cscope 15 $HOME/STM32F429_FreeRTOS/sys               0002561882
	@inc/cmsis/arm_common_tables.h

41 #ide
_ARM_COMMON_TABLES_H


42 
	#_ARM_COMMON_TABLES_H


	)

44 
	~"m_mh.h
"

46 cڡ 
ut16_t
 
mBRevTab
[1024];

47 cڡ 
q15_t
 
mRecTabQ15
[64];

48 cڡ 
q31_t
 
mRecTabQ31
[64];

49 cڡ 
q31_t
 
CfAQ31
[1024];

50 cڡ 
q31_t
 
CfBQ31
[1024];

51 cڡ 
t32_t
 
twiddCf_16
[32];

52 cڡ 
t32_t
 
twiddCf_32
[64];

53 cڡ 
t32_t
 
twiddCf_64
[128];

54 cڡ 
t32_t
 
twiddCf_128
[256];

55 cڡ 
t32_t
 
twiddCf_256
[512];

56 cڡ 
t32_t
 
twiddCf_512
[1024];

57 cڡ 
t32_t
 
twiddCf_1024
[2048];

58 cڡ 
t32_t
 
twiddCf_2048
[4096];

59 cڡ 
t32_t
 
twiddCf_4096
[8192];

60 
	#twiddCf
 
twiddCf_4096


	)

61 cڡ 
q31_t
 
twiddCfQ31
[6144];

62 cڡ 
q15_t
 
twiddCfQ15
[6144];

63 cڡ 
t32_t
 
twiddCf_rf_32
[32];

64 cڡ 
t32_t
 
twiddCf_rf_64
[64];

65 cڡ 
t32_t
 
twiddCf_rf_128
[128];

66 cڡ 
t32_t
 
twiddCf_rf_256
[256];

67 cڡ 
t32_t
 
twiddCf_rf_512
[512];

68 cڡ 
t32_t
 
twiddCf_rf_1024
[1024];

69 cڡ 
t32_t
 
twiddCf_rf_2048
[2048];

70 cڡ 
t32_t
 
twiddCf_rf_4096
[4096];

73 
	#ARMBITREVINDEXTABLE__16_TABLE_LENGTH
 ((
ut16_t
)20 )

	)

74 
	#ARMBITREVINDEXTABLE__32_TABLE_LENGTH
 ((
ut16_t
)48 )

	)

75 
	#ARMBITREVINDEXTABLE__64_TABLE_LENGTH
 ((
ut16_t
)56 )

	)

76 
	#ARMBITREVINDEXTABLE_128_TABLE_LENGTH
 ((
ut16_t
)208 )

	)

77 
	#ARMBITREVINDEXTABLE_256_TABLE_LENGTH
 ((
ut16_t
)440 )

	)

78 
	#ARMBITREVINDEXTABLE_512_TABLE_LENGTH
 ((
ut16_t
)448 )

	)

79 
	#ARMBITREVINDEXTABLE1024_TABLE_LENGTH
 ((
ut16_t
)1800)

	)

80 
	#ARMBITREVINDEXTABLE2048_TABLE_LENGTH
 ((
ut16_t
)3808)

	)

81 
	#ARMBITREVINDEXTABLE4096_TABLE_LENGTH
 ((
ut16_t
)4032)

	)

83 cڡ 
ut16_t
 
mBRevIndexTab16
[
ARMBITREVINDEXTABLE__16_TABLE_LENGTH
];

84 cڡ 
ut16_t
 
mBRevIndexTab32
[
ARMBITREVINDEXTABLE__32_TABLE_LENGTH
];

85 cڡ 
ut16_t
 
mBRevIndexTab64
[
ARMBITREVINDEXTABLE__64_TABLE_LENGTH
];

86 cڡ 
ut16_t
 
mBRevIndexTab128
[
ARMBITREVINDEXTABLE_128_TABLE_LENGTH
];

87 cڡ 
ut16_t
 
mBRevIndexTab256
[
ARMBITREVINDEXTABLE_256_TABLE_LENGTH
];

88 cڡ 
ut16_t
 
mBRevIndexTab512
[
ARMBITREVINDEXTABLE_512_TABLE_LENGTH
];

89 cڡ 
ut16_t
 
mBRevIndexTab1024
[
ARMBITREVINDEXTABLE1024_TABLE_LENGTH
];

90 cڡ 
ut16_t
 
mBRevIndexTab2048
[
ARMBITREVINDEXTABLE2048_TABLE_LENGTH
];

91 cڡ 
ut16_t
 
mBRevIndexTab4096
[
ARMBITREVINDEXTABLE4096_TABLE_LENGTH
];

	@inc/cmsis/arm_const_structs.h

43 #ide
_ARM_CONST_STRUCTS_H


44 
	#_ARM_CONST_STRUCTS_H


	)

46 
	~"m_mh.h
"

47 
	~"m_comm_bs.h
"

49 cڡ 
m_cf__f32
 
	gm_cf_sR_f32_n16
 = {

50 16, 
twiddCf_16
, 
mBRevIndexTab16
, 
ARMBITREVINDEXTABLE__16_TABLE_LENGTH


53 cڡ 
m_cf__f32
 
	gm_cf_sR_f32_n32
 = {

54 32, 
twiddCf_32
, 
mBRevIndexTab32
, 
ARMBITREVINDEXTABLE__32_TABLE_LENGTH


57 cڡ 
m_cf__f32
 
	gm_cf_sR_f32_n64
 = {

58 64, 
twiddCf_64
, 
mBRevIndexTab64
, 
ARMBITREVINDEXTABLE__64_TABLE_LENGTH


61 cڡ 
m_cf__f32
 
	gm_cf_sR_f32_n128
 = {

62 128, 
twiddCf_128
, 
mBRevIndexTab128
, 
ARMBITREVINDEXTABLE_128_TABLE_LENGTH


65 cڡ 
m_cf__f32
 
	gm_cf_sR_f32_n256
 = {

66 256, 
twiddCf_256
, 
mBRevIndexTab256
, 
ARMBITREVINDEXTABLE_256_TABLE_LENGTH


69 cڡ 
m_cf__f32
 
	gm_cf_sR_f32_n512
 = {

70 512, 
twiddCf_512
, 
mBRevIndexTab512
, 
ARMBITREVINDEXTABLE_512_TABLE_LENGTH


73 cڡ 
m_cf__f32
 
	gm_cf_sR_f32_n1024
 = {

74 1024, 
twiddCf_1024
, 
mBRevIndexTab1024
, 
ARMBITREVINDEXTABLE1024_TABLE_LENGTH


77 cڡ 
m_cf__f32
 
	gm_cf_sR_f32_n2048
 = {

78 2048, 
twiddCf_2048
, 
mBRevIndexTab2048
, 
ARMBITREVINDEXTABLE2048_TABLE_LENGTH


81 cڡ 
m_cf__f32
 
	gm_cf_sR_f32_n4096
 = {

82 4096, 
twiddCf_4096
, 
mBRevIndexTab4096
, 
ARMBITREVINDEXTABLE4096_TABLE_LENGTH


	@inc/cmsis/arm_math.h

264 #ide
_ARM_MATH_H


265 
	#_ARM_MATH_H


	)

267 
	#__CMSIS_GENERIC


	)

269 #i
defed
 (
ARM_MATH_CM4
)

270 
	~"ce_cm4.h
"

271 #i
defed
 (
ARM_MATH_CM3
)

272 
	~"ce_cm3.h
"

273 #i
defed
 (
ARM_MATH_CM0
)

274 
	~"ce_cm0.h
"

275 
	#ARM_MATH_CM0_FAMILY


	)

276 #i
defed
 (
ARM_MATH_CM0PLUS
)

277 
	~"ce_cm0us.h
"

278 
	#ARM_MATH_CM0_FAMILY


	)

280 
	~"ARMCM4.h
"

284 #unde
__CMSIS_GENERIC


285 
	~"rg.h
"

286 
	~"mh.h
"

287 #ifdef 
__lulus


297 
	#DELTA_Q31
 (0x100)

	)

298 
	#DELTA_Q15
 0x5

	)

299 
	#INDEX_MASK
 0x0000003F

	)

300 #ide
PI


301 
	#PI
 3.14159265358979f

	)

308 
	#TABLE_SIZE
 256

	)

309 
	#TABLE_SPACING_Q31
 0x800000

	)

310 
	#TABLE_SPACING_Q15
 0x80

	)

317 
	#INPUT_SPACING
 0xB60B61

	)

322 #ide
UNALIGNED_SUPPORT_DISABLE


323 
	#ALIGN4


	)

325 #i
defed
 (
__GNUC__
)

326 
	#ALIGN4
 
	`__ibu__
((
	`igd
(4)))

	)

328 
	#ALIGN4
 
	`__ign
(4)

	)

338 
ARM_MATH_SUCCESS
 = 0,

339 
ARM_MATH_ARGUMENT_ERROR
 = -1,

340 
ARM_MATH_LENGTH_ERROR
 = -2,

341 
ARM_MATH_SIZE_MISMATCH
 = -3,

342 
ARM_MATH_NANINF
 = -4,

343 
ARM_MATH_SINGULAR
 = -5,

344 
ARM_MATH_TEST_FAILURE
 = -6

345 } 
	tm_us
;

350 
t8_t
 
	tq7_t
;

355 
t16_t
 
	tq15_t
;

360 
t32_t
 
	tq31_t
;

365 
t64_t
 
	tq63_t
;

370 
	tt32_t
;

375 
	tt64_t
;

380 #i
defed
 
__CC_ARM


381 
	#__SIMD32_TYPE
 
t32_t
 
__cked


	)

382 
	#CMSIS_UNUSED
 
	`__ibu__
((
unud
))

	)

383 #i
defed
 
__ICCARM__


384 
	#CMSIS_UNUSED


	)

385 
	#__SIMD32_TYPE
 
t32_t
 
__cked


	)

386 #i
defed
 
__GNUC__


387 
	#__SIMD32_TYPE
 
t32_t


	)

388 
	#CMSIS_UNUSED
 
	`__ibu__
((
unud
))

	)

390 #r 
Unknown
 
comp


393 
	#__SIMD32
(
addr
(*(
__SIMD32_TYPE
 **& (addr))

	)

394 
	#__SIMD32_CONST
(
addr
((
__SIMD32_TYPE
 *)ddr))

	)

396 
	#_SIMD32_OFFSET
(
addr
(*(
__SIMD32_TYPE
 *ddr))

	)

398 
	#__SIMD64
(
addr
(*(
t64_t
 **& (addr))

	)

400 #i
defed
 (
ARM_MATH_CM3
|| defed (
ARM_MATH_CM0_FAMILY
)

404 
	#__PKHBT
(
ARG1
, 
ARG2
, 
ARG3
(((
t32_t
)(ARG1<< 0& (t32_t)0x0000FFFF| \

	)

405 (((
t32_t
)(
ARG2
<< 
ARG3
) & (int32_t)0xFFFF0000) )

406 
	#__PKHTB
(
ARG1
, 
ARG2
, 
ARG3
(((
t32_t
)(ARG1<< 0& (t32_t)0xFFFF0000| \

	)

407 (((
t32_t
)(
ARG2
>> 
ARG3
) & (int32_t)0x0000FFFF) )

415 #ide
ARM_MATH_BIG_ENDIAN


417 
	#__PACKq7
(
v0
,
v1
,
v2
,
v3
(((
t32_t
)(v0<< 0& (t32_t)0x000000FF| \

	)

418 (((
t32_t
)(
v1
) << 8) & (int32_t)0x0000FF00) | \

419 (((
t32_t
)(
v2
) << 16) & (int32_t)0x00FF0000) | \

420 (((
t32_t
)(
v3
) << 24) & (int32_t)0xFF000000) )

423 
	#__PACKq7
(
v0
,
v1
,
v2
,
v3
(((
t32_t
)(v3<< 0& (t32_t)0x000000FF| \

	)

424 (((
t32_t
)(
v2
) << 8) & (int32_t)0x0000FF00) | \

425 (((
t32_t
)(
v1
) << 16) & (int32_t)0x00FF0000) | \

426 (((
t32_t
)(
v0
) << 24) & (int32_t)0xFF000000) )

434 
__INLINE
 
q31_t
 
_q63_to_q31
(

435 
q63_t
 
x
)

437  ((
q31_t
(
x
 >> 32) != ((q31_t) x >> 31)) ?

438 ((0x7FFFFFFF ^ ((
q31_t
(
x
 >> 63)))) : (q31_t) x;

444 
__INLINE
 
q15_t
 
_q63_to_q15
(

445 
q63_t
 
x
)

447  ((
q31_t
(
x
 >> 32) != ((q31_t) x >> 31)) ?

448 ((0x7FFF ^ ((
q15_t
(
x
 >> 63)))) : (q15_t) (x >> 15);

454 
__INLINE
 
q7_t
 
_q31_to_q7
(

455 
q31_t
 
x
)

457  ((
q31_t
(
x
 >> 24) != ((q31_t) x >> 23)) ?

458 ((0x7F ^ ((
q7_t
(
x
 >> 31)))) : (q7_t) x;

464 
__INLINE
 
q15_t
 
_q31_to_q15
(

465 
q31_t
 
x
)

467  ((
q31_t
(
x
 >> 16) != ((q31_t) x >> 15)) ?

468 ((0x7FFF ^ ((
q15_t
(
x
 >> 31)))) : (q15_t) x;

475 
__INLINE
 
q63_t
 
mu32x64
(

476 
q63_t
 
x
,

477 
q31_t
 
y
)

479  ((((
q63_t
(
x
 & 0x00000000FFFFFFFF* 
y
) >> 32) +

480 (((
q63_t
(
x
 >> 32* 
y
)));

484 #i
defed
 (
ARM_MATH_CM0_FAMILY
&& defed ( 
__CC_ARM
 )

485 
	#__CLZ
 
__z


	)

488 #i
defed
 (
ARM_MATH_CM0_FAMILY
&& ((defed (
__ICCARM__
)||(defed (
__GNUC__
)|| defed (
__TASKING__
) )

490 
__INLINE
 
ut32_t
 
__CLZ
(

491 
q31_t
 
da
);

494 
__INLINE
 
ut32_t
 
__CLZ
(

495 
q31_t
 
da
)

497 
ut32_t
 
cou
 = 0;

498 
ut32_t
 
mask
 = 0x80000000;

500 (
da
 & 
mask
) == 0)

502 
cou
 += 1u;

503 
mask
 = mask >> 1u;

506  (
cou
);

516 
__INLINE
 
ut32_t
 
m_c_q31
(

517 
q31_t
 

,

518 
q31_t
 * 
d
,

519 
q31_t
 * 
pRecTab
)

522 
ut32_t
 
out
, 
mpV
;

523 
ut32_t
 
dex
, 
i
;

524 
ut32_t
 
signBs
;

526 if(

 > 0)

528 
signBs
 = 
__CLZ
(

) - 1;

532 
signBs
 = 
__CLZ
(-

) - 1;

536 

 = i<< 
signBs
;

539 
dex
 = (
ut32_t
(

 >> 24u);

540 
dex
 = (dex & 
INDEX_MASK
);

543 
out
 = 
pRecTab
[
dex
];

547 
i
 = 0u; i < 2u; i++)

549 
mpV
 = (
q31_t
(((
q63_t


 * 
out
) >> 31u);

550 
mpV
 = 0x7FFFFFFF -empVal;

553 
out
 = (
q31_t

_q63_to_q31
(((
q63_t
ou* 
mpV
) >> 30u);

557 *
d
 = 
out
;

560  (
signBs
 + 1u);

567 
__INLINE
 
ut32_t
 
m_c_q15
(

568 
q15_t
 

,

569 
q15_t
 * 
d
,

570 
q15_t
 * 
pRecTab
)

573 
ut32_t
 
out
 = 0, 
mpV
 = 0;

574 
ut32_t
 
dex
 = 0, 
i
 = 0;

575 
ut32_t
 
signBs
 = 0;

577 if(

 > 0)

579 
signBs
 = 
__CLZ
(

) - 17;

583 
signBs
 = 
__CLZ
(-

) - 17;

587 

 = i<< 
signBs
;

590 
dex
 = 

 >> 8;

591 
dex
 = (dex & 
INDEX_MASK
);

594 
out
 = 
pRecTab
[
dex
];

598 
i
 = 0; i < 2; i++)

600 
mpV
 = (
q15_t
(((
q31_t


 * 
out
) >> 15);

601 
mpV
 = 0x7FFF -empVal;

603 
out
 = (
q15_t
(((
q31_t
ou* 
mpV
) >> 14);

607 *
d
 = 
out
;

610  (
signBs
 + 1);

618 #i
defed
(
ARM_MATH_CM0_FAMILY
)

620 
__INLINE
 
q31_t
 
__SSAT
(

621 
q31_t
 
x
,

622 
ut32_t
 
y
)

624 
t32_t
 
posMax
, 
gM
;

625 
ut32_t
 
i
;

627 
posMax
 = 1;

628 
i
 = 0; i < (
y
 - 1); i++)

630 
posMax
 =osMax * 2;

633 if(
x
 > 0)

635 
posMax
 = (posMax - 1);

637 if(
x
 > 
posMax
)

639 
x
 = 
posMax
;

644 
gM
 = -
posMax
;

646 if(
x
 < 
gM
)

648 
x
 = 
gM
;

651  (
x
);

663 #i
defed
 (
ARM_MATH_CM3
|| defed (
ARM_MATH_CM0_FAMILY
)

668 
__INLINE
 
q31_t
 
__QADD8
(

669 
q31_t
 
x
,

670 
q31_t
 
y
)

673 
q31_t
 
sum
;

674 
q7_t
 
r
, 
s
, 
t
, 
u
;

676 
r
 = (
q7_t

x
;

677 
s
 = (
q7_t

y
;

679 
r
 = 
__SSAT
((
q31_t
 + 
s
), 8);

680 
s
 = 
__SSAT
(((
q31_t
(((
x
 << 16>> 24+ ((
y
 << 16) >> 24))), 8);

681 
t
 = 
__SSAT
(((
q31_t
(((
x
 << 8>> 24+ ((
y
 << 8) >> 24))), 8);

682 
u
 = 
__SSAT
(((
q31_t
((
x
 >> 24+ (
y
 >> 24))), 8);

684 
sum
 =

685 (((
q31_t

u
 << 24& 0xFF000000| (((q31_t
t
 << 16) & 0x00FF0000) |

686 (((
q31_t

s
 << 8& 0x0000FF00| (
r
 & 0x000000FF);

688  
sum
;

695 
__INLINE
 
q31_t
 
__QSUB8
(

696 
q31_t
 
x
,

697 
q31_t
 
y
)

700 
q31_t
 
sum
;

701 
q31_t
 
r
, 
s
, 
t
, 
u
;

703 
r
 = (
q7_t

x
;

704 
s
 = (
q7_t

y
;

706 
r
 = 
__SSAT
( - 
s
), 8);

707 
s
 = 
__SSAT
(((
q31_t
(((
x
 << 16>> 24- ((
y
 << 16) >> 24))), 8) << 8;

708 
t
 = 
__SSAT
(((
q31_t
(((
x
 << 8>> 24- ((
y
 << 8) >> 24))), 8) << 16;

709 
u
 = 
__SSAT
(((
q31_t
((
x
 >> 24- (
y
 >> 24))), 8) << 24;

711 
sum
 =

712 (
u
 & 0xFF000000| (
t
 & 0x00FF0000| (
s
 & 0x0000FF00| (
r
 &

715  
sum
;

725 
__INLINE
 
q31_t
 
__QADD16
(

726 
q31_t
 
x
,

727 
q31_t
 
y
)

730 
q31_t
 
sum
;

731 
q31_t
 
r
, 
s
;

733 
r
 = (
x
;

734 
s
 = (
y
;

736 
r
 = 
__SSAT
 + 
s
, 16);

737 
s
 = 
__SSAT
(((
q31_t
((
x
 >> 16+ (
y
 >> 16))), 16) << 16;

739 
sum
 = (
s
 & 0xFFFF0000| (
r
 & 0x0000FFFF);

741  
sum
;

748 
__INLINE
 
q31_t
 
__SHADD16
(

749 
q31_t
 
x
,

750 
q31_t
 
y
)

753 
q31_t
 
sum
;

754 
q31_t
 
r
, 
s
;

756 
r
 = (
x
;

757 
s
 = (
y
;

759 
r
 = ( >> 1+ (
s
 >> 1));

760 
s
 = ((
q31_t
((
x
 >> 17+ (
y
 >> 17))) << 16;

762 
sum
 = (
s
 & 0xFFFF0000| (
r
 & 0x0000FFFF);

764  
sum
;

771 
__INLINE
 
q31_t
 
__QSUB16
(

772 
q31_t
 
x
,

773 
q31_t
 
y
)

776 
q31_t
 
sum
;

777 
q31_t
 
r
, 
s
;

779 
r
 = (
x
;

780 
s
 = (
y
;

782 
r
 = 
__SSAT
 - 
s
, 16);

783 
s
 = 
__SSAT
(((
q31_t
((
x
 >> 16- (
y
 >> 16))), 16) << 16;

785 
sum
 = (
s
 & 0xFFFF0000| (
r
 & 0x0000FFFF);

787  
sum
;

793 
__INLINE
 
q31_t
 
__SHSUB16
(

794 
q31_t
 
x
,

795 
q31_t
 
y
)

798 
q31_t
 
diff
;

799 
q31_t
 
r
, 
s
;

801 
r
 = (
x
;

802 
s
 = (
y
;

804 
r
 = ( >> 1- (
s
 >> 1));

805 
s
 = (((
x
 >> 17- (
y
 >> 17)) << 16);

807 
diff
 = (
s
 & 0xFFFF0000| (
r
 & 0x0000FFFF);

809  
diff
;

815 
__INLINE
 
q31_t
 
__QASX
(

816 
q31_t
 
x
,

817 
q31_t
 
y
)

820 
q31_t
 
sum
 = 0;

822 
sum
 =

823 ((
sum
 +

824 
_q31_to_q15
((
q31_t
(((
x
 >> 16+ (
y
))) << 16) +

825 
_q31_to_q15
((
q31_t
((
x
 - ((
y
 >> 16)));

827  
sum
;

833 
__INLINE
 
q31_t
 
__SHASX
(

834 
q31_t
 
x
,

835 
q31_t
 
y
)

838 
q31_t
 
sum
;

839 
q31_t
 
r
, 
s
;

841 
r
 = (
x
;

842 
s
 = (
y
;

844 
r
 = ( >> 1- (
y
 >> 17));

845 
s
 = (((
x
 >> 17) + (s >> 1)) << 16);

847 
sum
 = (
s
 & 0xFFFF0000| (
r
 & 0x0000FFFF);

849  
sum
;

856 
__INLINE
 
q31_t
 
__QSAX
(

857 
q31_t
 
x
,

858 
q31_t
 
y
)

861 
q31_t
 
sum
 = 0;

863 
sum
 =

864 ((
sum
 +

865 
_q31_to_q15
((
q31_t
(((
x
 >> 16- (
y
))) << 16) +

866 
_q31_to_q15
((
q31_t
((
x
 + ((
y
 >> 16)));

868  
sum
;

874 
__INLINE
 
q31_t
 
__SHSAX
(

875 
q31_t
 
x
,

876 
q31_t
 
y
)

879 
q31_t
 
sum
;

880 
q31_t
 
r
, 
s
;

882 
r
 = (
x
;

883 
s
 = (
y
;

885 
r
 = ( >> 1+ (
y
 >> 17));

886 
s
 = (((
x
 >> 17) - (s >> 1)) << 16);

888 
sum
 = (
s
 & 0xFFFF0000| (
r
 & 0x0000FFFF);

890  
sum
;

896 
__INLINE
 
q31_t
 
__SMUSDX
(

897 
q31_t
 
x
,

898 
q31_t
 
y
)

901  ((
q31_t
(((
x
 * ((
y
 >> 16)) -

902 (((
x
 >> 16* (
y
)));

908 
__INLINE
 
q31_t
 
__SMUADX
(

909 
q31_t
 
x
,

910 
q31_t
 
y
)

913  ((
q31_t
(((
x
 * ((
y
 >> 16)) +

914 (((
x
 >> 16* (
y
)));

920 
__INLINE
 
q31_t
 
__QADD
(

921 
q31_t
 
x
,

922 
q31_t
 
y
)

924  
_q63_to_q31
((
q63_t

x
 + 
y
);

930 
__INLINE
 
q31_t
 
__QSUB
(

931 
q31_t
 
x
,

932 
q31_t
 
y
)

934  
_q63_to_q31
((
q63_t

x
 - 
y
);

940 
__INLINE
 
q31_t
 
__SMLAD
(

941 
q31_t
 
x
,

942 
q31_t
 
y
,

943 
q31_t
 
sum
)

946  (
sum
 + (((
x
 >> 16* ((
y
 >> 16)) +

947 ((
x
 * (
y
));

953 
__INLINE
 
q31_t
 
__SMLADX
(

954 
q31_t
 
x
,

955 
q31_t
 
y
,

956 
q31_t
 
sum
)

959  (
sum
 + (((
x
 >> 16* ((
y
)) +

960 ((
x
 * ((
y
 >> 16)));

966 
__INLINE
 
q31_t
 
__SMLSDX
(

967 
q31_t
 
x
,

968 
q31_t
 
y
,

969 
q31_t
 
sum
)

972  (
sum
 - (((
x
 >> 16* ((
y
)) +

973 ((
x
 * ((
y
 >> 16)));

979 
__INLINE
 
q63_t
 
__SMLALD
(

980 
q31_t
 
x
,

981 
q31_t
 
y
,

982 
q63_t
 
sum
)

985  (
sum
 + (((
x
 >> 16* ((
y
 >> 16)) +

986 ((
x
 * (
y
));

992 
__INLINE
 
q63_t
 
__SMLALDX
(

993 
q31_t
 
x
,

994 
q31_t
 
y
,

995 
q63_t
 
sum
)

998  (
sum
 + (((
x
 >> 16* (
y
)) +

999 ((
x
 * ((
y
 >> 16));

1005 
__INLINE
 
q31_t
 
__SMUAD
(

1006 
q31_t
 
x
,

1007 
q31_t
 
y
)

1010  (((
x
 >> 16* (
y
 >> 16)) +

1011 (((
x
 << 16>> 16* ((
y
 << 16) >> 16)));

1017 
__INLINE
 
q31_t
 
__SMUSD
(

1018 
q31_t
 
x
,

1019 
q31_t
 
y
)

1022  (-((
x
 >> 16* (
y
 >> 16)) +

1023 (((
x
 << 16>> 16* ((
y
 << 16) >> 16)));

1030 
__INLINE
 
q31_t
 
__SXTB16
(

1031 
q31_t
 
x
)

1034  ((((
x
 << 24) >> 24) & 0x0000FFFF) |

1035 (((
x
 << 8) >> 8) & 0xFFFF0000));

1047 
ut16_t
 
numTs
;

1048 
q7_t
 *
pS
;

1049 
q7_t
 *
pCffs
;

1050 } 
	tm_f__q7
;

1057 
ut16_t
 
numTs
;

1058 
q15_t
 *
pS
;

1059 
q15_t
 *
pCffs
;

1060 } 
	tm_f__q15
;

1067 
ut16_t
 
numTs
;

1068 
q31_t
 *
pS
;

1069 
q31_t
 *
pCffs
;

1070 } 
	tm_f__q31
;

1077 
ut16_t
 
numTs
;

1078 
t32_t
 *
pS
;

1079 
t32_t
 *
pCffs
;

1080 } 
	tm_f__f32
;

1091 
m_f_q7
(

1092 cڡ 
m_f__q7
 * 
S
,

1093 
q7_t
 * 
pSrc
,

1094 
q7_t
 * 
pD
,

1095 
ut32_t
 
blockSize
);

1107 
m_f__q7
(

1108 
m_f__q7
 * 
S
,

1109 
ut16_t
 
numTs
,

1110 
q7_t
 * 
pCffs
,

1111 
q7_t
 * 
pS
,

1112 
ut32_t
 
blockSize
);

1123 
m_f_q15
(

1124 cڡ 
m_f__q15
 * 
S
,

1125 
q15_t
 * 
pSrc
,

1126 
q15_t
 * 
pD
,

1127 
ut32_t
 
blockSize
);

1137 
m_f__q15
(

1138 cڡ 
m_f__q15
 * 
S
,

1139 
q15_t
 * 
pSrc
,

1140 
q15_t
 * 
pD
,

1141 
ut32_t
 
blockSize
);

1154 
m_us
 
m_f__q15
(

1155 
m_f__q15
 * 
S
,

1156 
ut16_t
 
numTs
,

1157 
q15_t
 * 
pCffs
,

1158 
q15_t
 * 
pS
,

1159 
ut32_t
 
blockSize
);

1169 
m_f_q31
(

1170 cڡ 
m_f__q31
 * 
S
,

1171 
q31_t
 * 
pSrc
,

1172 
q31_t
 * 
pD
,

1173 
ut32_t
 
blockSize
);

1183 
m_f__q31
(

1184 cڡ 
m_f__q31
 * 
S
,

1185 
q31_t
 * 
pSrc
,

1186 
q31_t
 * 
pD
,

1187 
ut32_t
 
blockSize
);

1198 
m_f__q31
(

1199 
m_f__q31
 * 
S
,

1200 
ut16_t
 
numTs
,

1201 
q31_t
 * 
pCffs
,

1202 
q31_t
 * 
pS
,

1203 
ut32_t
 
blockSize
);

1213 
m_f_f32
(

1214 cڡ 
m_f__f32
 * 
S
,

1215 
t32_t
 * 
pSrc
,

1216 
t32_t
 * 
pD
,

1217 
ut32_t
 
blockSize
);

1228 
m_f__f32
(

1229 
m_f__f32
 * 
S
,

1230 
ut16_t
 
numTs
,

1231 
t32_t
 * 
pCffs
,

1232 
t32_t
 * 
pS
,

1233 
ut32_t
 
blockSize
);

1241 
t8_t
 
numSges
;

1242 
q15_t
 *
pS
;

1243 
q15_t
 *
pCffs
;

1244 
t8_t
 
poShi
;

1246 } 
	tm_biquad_sd_df1__q15
;

1254 
ut32_t
 
numSges
;

1255 
q31_t
 *
pS
;

1256 
q31_t
 *
pCffs
;

1257 
ut8_t
 
poShi
;

1259 } 
	tm_biquad_sd_df1__q31
;

1266 
ut32_t
 
numSges
;

1267 
t32_t
 *
pS
;

1268 
t32_t
 *
pCffs
;

1271 } 
	tm_biquad_sd_df1__f32
;

1284 
m_biquad_sde_df1_q15
(

1285 cڡ 
m_biquad_sd_df1__q15
 * 
S
,

1286 
q15_t
 * 
pSrc
,

1287 
q15_t
 * 
pD
,

1288 
ut32_t
 
blockSize
);

1300 
m_biquad_sde_df1__q15
(

1301 
m_biquad_sd_df1__q15
 * 
S
,

1302 
ut8_t
 
numSges
,

1303 
q15_t
 * 
pCffs
,

1304 
q15_t
 * 
pS
,

1305 
t8_t
 
poShi
);

1317 
m_biquad_sde_df1__q15
(

1318 cڡ 
m_biquad_sd_df1__q15
 * 
S
,

1319 
q15_t
 * 
pSrc
,

1320 
q15_t
 * 
pD
,

1321 
ut32_t
 
blockSize
);

1333 
m_biquad_sde_df1_q31
(

1334 cڡ 
m_biquad_sd_df1__q31
 * 
S
,

1335 
q31_t
 * 
pSrc
,

1336 
q31_t
 * 
pD
,

1337 
ut32_t
 
blockSize
);

1348 
m_biquad_sde_df1__q31
(

1349 cڡ 
m_biquad_sd_df1__q31
 * 
S
,

1350 
q31_t
 * 
pSrc
,

1351 
q31_t
 * 
pD
,

1352 
ut32_t
 
blockSize
);

1364 
m_biquad_sde_df1__q31
(

1365 
m_biquad_sd_df1__q31
 * 
S
,

1366 
ut8_t
 
numSges
,

1367 
q31_t
 * 
pCffs
,

1368 
q31_t
 * 
pS
,

1369 
t8_t
 
poShi
);

1380 
m_biquad_sde_df1_f32
(

1381 cڡ 
m_biquad_sd_df1__f32
 * 
S
,

1382 
t32_t
 * 
pSrc
,

1383 
t32_t
 * 
pD
,

1384 
ut32_t
 
blockSize
);

1395 
m_biquad_sde_df1__f32
(

1396 
m_biquad_sd_df1__f32
 * 
S
,

1397 
ut8_t
 
numSges
,

1398 
t32_t
 * 
pCffs
,

1399 
t32_t
 * 
pS
);

1408 
ut16_t
 
numRows
;

1409 
ut16_t
 
numCs
;

1410 
t32_t
 *
pDa
;

1411 } 
	tm_mrix__f32
;

1419 
ut16_t
 
numRows
;

1420 
ut16_t
 
numCs
;

1421 
q15_t
 *
pDa
;

1423 } 
	tm_mrix__q15
;

1431 
ut16_t
 
numRows
;

1432 
ut16_t
 
numCs
;

1433 
q31_t
 *
pDa
;

1435 } 
	tm_mrix__q31
;

1448 
m_us
 
m_m_add_f32
(

1449 cڡ 
m_mrix__f32
 * 
pSrcA
,

1450 cڡ 
m_mrix__f32
 * 
pSrcB
,

1451 
m_mrix__f32
 * 
pD
);

1462 
m_us
 
m_m_add_q15
(

1463 cڡ 
m_mrix__q15
 * 
pSrcA
,

1464 cڡ 
m_mrix__q15
 * 
pSrcB
,

1465 
m_mrix__q15
 * 
pD
);

1476 
m_us
 
m_m_add_q31
(

1477 cڡ 
m_mrix__q31
 * 
pSrcA
,

1478 cڡ 
m_mrix__q31
 * 
pSrcB
,

1479 
m_mrix__q31
 * 
pD
);

1490 
m_us
 
m_m_s_f32
(

1491 cڡ 
m_mrix__f32
 * 
pSrc
,

1492 
m_mrix__f32
 * 
pD
);

1503 
m_us
 
m_m_s_q15
(

1504 cڡ 
m_mrix__q15
 * 
pSrc
,

1505 
m_mrix__q15
 * 
pD
);

1515 
m_us
 
m_m_s_q31
(

1516 cڡ 
m_mrix__q31
 * 
pSrc
,

1517 
m_mrix__q31
 * 
pD
);

1529 
m_us
 
m_m_mu_f32
(

1530 cڡ 
m_mrix__f32
 * 
pSrcA
,

1531 cڡ 
m_mrix__f32
 * 
pSrcB
,

1532 
m_mrix__f32
 * 
pD
);

1544 
m_us
 
m_m_mu_q15
(

1545 cڡ 
m_mrix__q15
 * 
pSrcA
,

1546 cڡ 
m_mrix__q15
 * 
pSrcB
,

1547 
m_mrix__q15
 * 
pD
,

1548 
q15_t
 * 
pS
);

1560 
m_us
 
m_m_mu__q15
(

1561 cڡ 
m_mrix__q15
 * 
pSrcA
,

1562 cڡ 
m_mrix__q15
 * 
pSrcB
,

1563 
m_mrix__q15
 * 
pD
,

1564 
q15_t
 * 
pS
);

1575 
m_us
 
m_m_mu_q31
(

1576 cڡ 
m_mrix__q31
 * 
pSrcA
,

1577 cڡ 
m_mrix__q31
 * 
pSrcB
,

1578 
m_mrix__q31
 * 
pD
);

1589 
m_us
 
m_m_mu__q31
(

1590 cڡ 
m_mrix__q31
 * 
pSrcA
,

1591 cڡ 
m_mrix__q31
 * 
pSrcB
,

1592 
m_mrix__q31
 * 
pD
);

1604 
m_us
 
m_m_sub_f32
(

1605 cڡ 
m_mrix__f32
 * 
pSrcA
,

1606 cڡ 
m_mrix__f32
 * 
pSrcB
,

1607 
m_mrix__f32
 * 
pD
);

1618 
m_us
 
m_m_sub_q15
(

1619 cڡ 
m_mrix__q15
 * 
pSrcA
,

1620 cڡ 
m_mrix__q15
 * 
pSrcB
,

1621 
m_mrix__q15
 * 
pD
);

1632 
m_us
 
m_m_sub_q31
(

1633 cڡ 
m_mrix__q31
 * 
pSrcA
,

1634 cڡ 
m_mrix__q31
 * 
pSrcB
,

1635 
m_mrix__q31
 * 
pD
);

1646 
m_us
 
m_m_s_f32
(

1647 cڡ 
m_mrix__f32
 * 
pSrc
,

1648 
t32_t
 
s
,

1649 
m_mrix__f32
 * 
pD
);

1661 
m_us
 
m_m_s_q15
(

1662 cڡ 
m_mrix__q15
 * 
pSrc
,

1663 
q15_t
 
sF
,

1664 
t32_t
 
shi
,

1665 
m_mrix__q15
 * 
pD
);

1677 
m_us
 
m_m_s_q31
(

1678 cڡ 
m_mrix__q31
 * 
pSrc
,

1679 
q31_t
 
sF
,

1680 
t32_t
 
shi
,

1681 
m_mrix__q31
 * 
pD
);

1693 
m_m__q31
(

1694 
m_mrix__q31
 * 
S
,

1695 
ut16_t
 
nRows
,

1696 
ut16_t
 
nCumns
,

1697 
q31_t
 * 
pDa
);

1708 
m_m__q15
(

1709 
m_mrix__q15
 * 
S
,

1710 
ut16_t
 
nRows
,

1711 
ut16_t
 
nCumns
,

1712 
q15_t
 * 
pDa
);

1723 
m_m__f32
(

1724 
m_mrix__f32
 * 
S
,

1725 
ut16_t
 
nRows
,

1726 
ut16_t
 
nCumns
,

1727 
t32_t
 * 
pDa
);

1736 
q15_t
 
A0
;

1737 #ifde
ARM_MATH_CM0_FAMILY


1738 
q15_t
 
A1
;

1739 
q15_t
 
A2
;

1741 
q31_t
 
A1
;

1743 
q15_t
 
e
[3];

1744 
q15_t
 
Kp
;

1745 
q15_t
 
Ki
;

1746 
q15_t
 
Kd
;

1747 } 
	tm_pid__q15
;

1754 
q31_t
 
A0
;

1755 
q31_t
 
A1
;

1756 
q31_t
 
A2
;

1757 
q31_t
 
e
[3];

1758 
q31_t
 
Kp
;

1759 
q31_t
 
Ki
;

1760 
q31_t
 
Kd
;

1762 } 
	tm_pid__q31
;

1769 
t32_t
 
A0
;

1770 
t32_t
 
A1
;

1771 
t32_t
 
A2
;

1772 
t32_t
 
e
[3];

1773 
t32_t
 
Kp
;

1774 
t32_t
 
Ki
;

1775 
t32_t
 
Kd
;

1776 } 
	tm_pid__f32
;

1786 
m_pid__f32
(

1787 
m_pid__f32
 * 
S
,

1788 
t32_t
 
tSFg
);

1795 
m_pid_t_f32
(

1796 
m_pid__f32
 * 
S
);

1805 
m_pid__q31
(

1806 
m_pid__q31
 * 
S
,

1807 
t32_t
 
tSFg
);

1816 
m_pid_t_q31
(

1817 
m_pid__q31
 * 
S
);

1825 
m_pid__q15
(

1826 
m_pid__q15
 * 
S
,

1827 
t32_t
 
tSFg
);

1834 
m_pid_t_q15
(

1835 
m_pid__q15
 * 
S
);

1843 
ut32_t
 
nVues
;

1844 
t32_t
 
x1
;

1845 
t32_t
 
xScg
;

1846 
t32_t
 *
pYDa
;

1847 } 
	tm_lr___f32
;

1855 
ut16_t
 
numRows
;

1856 
ut16_t
 
numCs
;

1857 
t32_t
 *
pDa
;

1858 } 
	tm_br___f32
;

1866 
ut16_t
 
numRows
;

1867 
ut16_t
 
numCs
;

1868 
q31_t
 *
pDa
;

1869 } 
	tm_br___q31
;

1877 
ut16_t
 
numRows
;

1878 
ut16_t
 
numCs
;

1879 
q15_t
 *
pDa
;

1880 } 
	tm_br___q15
;

1888 
ut16_t
 
numRows
;

1889 
ut16_t
 
numCs
;

1890 
q7_t
 *
pDa
;

1891 } 
	tm_br___q7
;

1903 
m_mu_q7
(

1904 
q7_t
 * 
pSrcA
,

1905 
q7_t
 * 
pSrcB
,

1906 
q7_t
 * 
pD
,

1907 
ut32_t
 
blockSize
);

1918 
m_mu_q15
(

1919 
q15_t
 * 
pSrcA
,

1920 
q15_t
 * 
pSrcB
,

1921 
q15_t
 * 
pD
,

1922 
ut32_t
 
blockSize
);

1933 
m_mu_q31
(

1934 
q31_t
 * 
pSrcA
,

1935 
q31_t
 * 
pSrcB
,

1936 
q31_t
 * 
pD
,

1937 
ut32_t
 
blockSize
);

1948 
m_mu_f32
(

1949 
t32_t
 * 
pSrcA
,

1950 
t32_t
 * 
pSrcB
,

1951 
t32_t
 * 
pD
,

1952 
ut32_t
 
blockSize
);

1965 
ut16_t
 
fL
;

1966 
ut8_t
 
ifFg
;

1967 
ut8_t
 
bRevFg
;

1968 
q15_t
 *
pTwidd
;

1969 
ut16_t
 *
pBRevTab
;

1970 
ut16_t
 
twidCfModifr
;

1971 
ut16_t
 
bRevFa
;

1972 } 
	tm_cf_dix2__q15
;

1974 
m_us
 
m_cf_dix2__q15
(

1975 
m_cf_dix2__q15
 * 
S
,

1976 
ut16_t
 
fL
,

1977 
ut8_t
 
ifFg
,

1978 
ut8_t
 
bRevFg
);

1980 
m_cf_dix2_q15
(

1981 cڡ 
m_cf_dix2__q15
 * 
S
,

1982 
q15_t
 * 
pSrc
);

1992 
ut16_t
 
fL
;

1993 
ut8_t
 
ifFg
;

1994 
ut8_t
 
bRevFg
;

1995 
q15_t
 *
pTwidd
;

1996 
ut16_t
 *
pBRevTab
;

1997 
ut16_t
 
twidCfModifr
;

1998 
ut16_t
 
bRevFa
;

1999 } 
	tm_cf_dix4__q15
;

2001 
m_us
 
m_cf_dix4__q15
(

2002 
m_cf_dix4__q15
 * 
S
,

2003 
ut16_t
 
fL
,

2004 
ut8_t
 
ifFg
,

2005 
ut8_t
 
bRevFg
);

2007 
m_cf_dix4_q15
(

2008 cڡ 
m_cf_dix4__q15
 * 
S
,

2009 
q15_t
 * 
pSrc
);

2017 
ut16_t
 
fL
;

2018 
ut8_t
 
ifFg
;

2019 
ut8_t
 
bRevFg
;

2020 
q31_t
 *
pTwidd
;

2021 
ut16_t
 *
pBRevTab
;

2022 
ut16_t
 
twidCfModifr
;

2023 
ut16_t
 
bRevFa
;

2024 } 
	tm_cf_dix2__q31
;

2026 
m_us
 
m_cf_dix2__q31
(

2027 
m_cf_dix2__q31
 * 
S
,

2028 
ut16_t
 
fL
,

2029 
ut8_t
 
ifFg
,

2030 
ut8_t
 
bRevFg
);

2032 
m_cf_dix2_q31
(

2033 cڡ 
m_cf_dix2__q31
 * 
S
,

2034 
q31_t
 * 
pSrc
);

2042 
ut16_t
 
fL
;

2043 
ut8_t
 
ifFg
;

2044 
ut8_t
 
bRevFg
;

2045 
q31_t
 *
pTwidd
;

2046 
ut16_t
 *
pBRevTab
;

2047 
ut16_t
 
twidCfModifr
;

2048 
ut16_t
 
bRevFa
;

2049 } 
	tm_cf_dix4__q31
;

2052 
m_cf_dix4_q31
(

2053 cڡ 
m_cf_dix4__q31
 * 
S
,

2054 
q31_t
 * 
pSrc
);

2056 
m_us
 
m_cf_dix4__q31
(

2057 
m_cf_dix4__q31
 * 
S
,

2058 
ut16_t
 
fL
,

2059 
ut8_t
 
ifFg
,

2060 
ut8_t
 
bRevFg
);

2068 
ut16_t
 
fL
;

2069 
ut8_t
 
ifFg
;

2070 
ut8_t
 
bRevFg
;

2071 
t32_t
 *
pTwidd
;

2072 
ut16_t
 *
pBRevTab
;

2073 
ut16_t
 
twidCfModifr
;

2074 
ut16_t
 
bRevFa
;

2075 
t32_t
 
ebyfL
;

2076 } 
	tm_cf_dix2__f32
;

2079 
m_us
 
m_cf_dix2__f32
(

2080 
m_cf_dix2__f32
 * 
S
,

2081 
ut16_t
 
fL
,

2082 
ut8_t
 
ifFg
,

2083 
ut8_t
 
bRevFg
);

2086 
m_cf_dix2_f32
(

2087 cڡ 
m_cf_dix2__f32
 * 
S
,

2088 
t32_t
 * 
pSrc
);

2096 
ut16_t
 
fL
;

2097 
ut8_t
 
ifFg
;

2098 
ut8_t
 
bRevFg
;

2099 
t32_t
 *
pTwidd
;

2100 
ut16_t
 *
pBRevTab
;

2101 
ut16_t
 
twidCfModifr
;

2102 
ut16_t
 
bRevFa
;

2103 
t32_t
 
ebyfL
;

2104 } 
	tm_cf_dix4__f32
;

2107 
m_us
 
m_cf_dix4__f32
(

2108 
m_cf_dix4__f32
 * 
S
,

2109 
ut16_t
 
fL
,

2110 
ut8_t
 
ifFg
,

2111 
ut8_t
 
bRevFg
);

2114 
m_cf_dix4_f32
(

2115 cڡ 
m_cf_dix4__f32
 * 
S
,

2116 
t32_t
 * 
pSrc
);

2124 
ut16_t
 
fL
;

2125 cڡ 
t32_t
 *
pTwidd
;

2126 cڡ 
ut16_t
 *
pBRevTab
;

2127 
ut16_t
 
bRevLgth
;

2128 } 
	tm_cf__f32
;

2130 
m_cf_f32
(

2131 cڡ 
m_cf__f32
 * 
S
,

2132 
t32_t
 * 
p1
,

2133 
ut8_t
 
ifFg
,

2134 
ut8_t
 
bRevFg
);

2142 
ut32_t
 
fLRl
;

2143 
ut32_t
 
fLBy2
;

2144 
ut8_t
 
ifFgR
;

2145 
ut8_t
 
bRevFgR
;

2146 
ut32_t
 
twidCfRModifr
;

2147 
q15_t
 *
pTwiddARl
;

2148 
q15_t
 *
pTwiddBRl
;

2149 
m_cf_dix4__q15
 *
pCf
;

2150 } 
	tm_rf__q15
;

2152 
m_us
 
m_rf__q15
(

2153 
m_rf__q15
 * 
S
,

2154 
m_cf_dix4__q15
 * 
S_CFFT
,

2155 
ut32_t
 
fLRl
,

2156 
ut32_t
 
ifFgR
,

2157 
ut32_t
 
bRevFg
);

2159 
m_rf_q15
(

2160 cڡ 
m_rf__q15
 * 
S
,

2161 
q15_t
 * 
pSrc
,

2162 
q15_t
 * 
pD
);

2170 
ut32_t
 
fLRl
;

2171 
ut32_t
 
fLBy2
;

2172 
ut8_t
 
ifFgR
;

2173 
ut8_t
 
bRevFgR
;

2174 
ut32_t
 
twidCfRModifr
;

2175 
q31_t
 *
pTwiddARl
;

2176 
q31_t
 *
pTwiddBRl
;

2177 
m_cf_dix4__q31
 *
pCf
;

2178 } 
	tm_rf__q31
;

2180 
m_us
 
m_rf__q31
(

2181 
m_rf__q31
 * 
S
,

2182 
m_cf_dix4__q31
 * 
S_CFFT
,

2183 
ut32_t
 
fLRl
,

2184 
ut32_t
 
ifFgR
,

2185 
ut32_t
 
bRevFg
);

2187 
m_rf_q31
(

2188 cڡ 
m_rf__q31
 * 
S
,

2189 
q31_t
 * 
pSrc
,

2190 
q31_t
 * 
pD
);

2198 
ut32_t
 
fLRl
;

2199 
ut16_t
 
fLBy2
;

2200 
ut8_t
 
ifFgR
;

2201 
ut8_t
 
bRevFgR
;

2202 
ut32_t
 
twidCfRModifr
;

2203 
t32_t
 *
pTwiddARl
;

2204 
t32_t
 *
pTwiddBRl
;

2205 
m_cf_dix4__f32
 *
pCf
;

2206 } 
	tm_rf__f32
;

2208 
m_us
 
m_rf__f32
(

2209 
m_rf__f32
 * 
S
,

2210 
m_cf_dix4__f32
 * 
S_CFFT
,

2211 
ut32_t
 
fLRl
,

2212 
ut32_t
 
ifFgR
,

2213 
ut32_t
 
bRevFg
);

2215 
m_rf_f32
(

2216 cڡ 
m_rf__f32
 * 
S
,

2217 
t32_t
 * 
pSrc
,

2218 
t32_t
 * 
pD
);

2226 
m_cf__f32
 
St
;

2227 
ut16_t
 
fLRFFT
;

2228 
t32_t
 * 
pTwiddRFFT
;

2229 } 
	tm_rf___f32
 ;

2231 
m_us
 
m_rf___f32
 (

2232 
m_rf___f32
 * 
S
,

2233 
ut16_t
 
fL
);

2235 
m_rf__f32
(

2236 
m_rf___f32
 * 
S
,

2237 
t32_t
 * 
p
, flt32_* 
pOut
,

2238 
ut8_t
 
ifFg
);

2246 
ut16_t
 
N
;

2247 
ut16_t
 
Nby2
;

2248 
t32_t
 
nmize
;

2249 
t32_t
 *
pTwidd
;

2250 
t32_t
 *
pCosFa
;

2251 
m_rf__f32
 *
pRf
;

2252 
m_cf_dix4__f32
 *
pCf
;

2253 } 
	tm_d4__f32
;

2266 
m_us
 
m_d4__f32
(

2267 
m_d4__f32
 * 
S
,

2268 
m_rf__f32
 * 
S_RFFT
,

2269 
m_cf_dix4__f32
 * 
S_CFFT
,

2270 
ut16_t
 
N
,

2271 
ut16_t
 
Nby2
,

2272 
t32_t
 
nmize
);

2282 
m_d4_f32
(

2283 cڡ 
m_d4__f32
 * 
S
,

2284 
t32_t
 * 
pS
,

2285 
t32_t
 * 
pIƚeBufr
);

2293 
ut16_t
 
N
;

2294 
ut16_t
 
Nby2
;

2295 
q31_t
 
nmize
;

2296 
q31_t
 *
pTwidd
;

2297 
q31_t
 *
pCosFa
;

2298 
m_rf__q31
 *
pRf
;

2299 
m_cf_dix4__q31
 *
pCf
;

2300 } 
	tm_d4__q31
;

2313 
m_us
 
m_d4__q31
(

2314 
m_d4__q31
 * 
S
,

2315 
m_rf__q31
 * 
S_RFFT
,

2316 
m_cf_dix4__q31
 * 
S_CFFT
,

2317 
ut16_t
 
N
,

2318 
ut16_t
 
Nby2
,

2319 
q31_t
 
nmize
);

2329 
m_d4_q31
(

2330 cڡ 
m_d4__q31
 * 
S
,

2331 
q31_t
 * 
pS
,

2332 
q31_t
 * 
pIƚeBufr
);

2340 
ut16_t
 
N
;

2341 
ut16_t
 
Nby2
;

2342 
q15_t
 
nmize
;

2343 
q15_t
 *
pTwidd
;

2344 
q15_t
 *
pCosFa
;

2345 
m_rf__q15
 *
pRf
;

2346 
m_cf_dix4__q15
 *
pCf
;

2347 } 
	tm_d4__q15
;

2360 
m_us
 
m_d4__q15
(

2361 
m_d4__q15
 * 
S
,

2362 
m_rf__q15
 * 
S_RFFT
,

2363 
m_cf_dix4__q15
 * 
S_CFFT
,

2364 
ut16_t
 
N
,

2365 
ut16_t
 
Nby2
,

2366 
q15_t
 
nmize
);

2376 
m_d4_q15
(

2377 cڡ 
m_d4__q15
 * 
S
,

2378 
q15_t
 * 
pS
,

2379 
q15_t
 * 
pIƚeBufr
);

2390 
m_add_f32
(

2391 
t32_t
 * 
pSrcA
,

2392 
t32_t
 * 
pSrcB
,

2393 
t32_t
 * 
pD
,

2394 
ut32_t
 
blockSize
);

2405 
m_add_q7
(

2406 
q7_t
 * 
pSrcA
,

2407 
q7_t
 * 
pSrcB
,

2408 
q7_t
 * 
pD
,

2409 
ut32_t
 
blockSize
);

2420 
m_add_q15
(

2421 
q15_t
 * 
pSrcA
,

2422 
q15_t
 * 
pSrcB
,

2423 
q15_t
 * 
pD
,

2424 
ut32_t
 
blockSize
);

2435 
m_add_q31
(

2436 
q31_t
 * 
pSrcA
,

2437 
q31_t
 * 
pSrcB
,

2438 
q31_t
 * 
pD
,

2439 
ut32_t
 
blockSize
);

2450 
m_sub_f32
(

2451 
t32_t
 * 
pSrcA
,

2452 
t32_t
 * 
pSrcB
,

2453 
t32_t
 * 
pD
,

2454 
ut32_t
 
blockSize
);

2465 
m_sub_q7
(

2466 
q7_t
 * 
pSrcA
,

2467 
q7_t
 * 
pSrcB
,

2468 
q7_t
 * 
pD
,

2469 
ut32_t
 
blockSize
);

2480 
m_sub_q15
(

2481 
q15_t
 * 
pSrcA
,

2482 
q15_t
 * 
pSrcB
,

2483 
q15_t
 * 
pD
,

2484 
ut32_t
 
blockSize
);

2495 
m_sub_q31
(

2496 
q31_t
 * 
pSrcA
,

2497 
q31_t
 * 
pSrcB
,

2498 
q31_t
 * 
pD
,

2499 
ut32_t
 
blockSize
);

2510 
m_s_f32
(

2511 
t32_t
 * 
pSrc
,

2512 
t32_t
 
s
,

2513 
t32_t
 * 
pD
,

2514 
ut32_t
 
blockSize
);

2526 
m_s_q7
(

2527 
q7_t
 * 
pSrc
,

2528 
q7_t
 
sF
,

2529 
t8_t
 
shi
,

2530 
q7_t
 * 
pD
,

2531 
ut32_t
 
blockSize
);

2543 
m_s_q15
(

2544 
q15_t
 * 
pSrc
,

2545 
q15_t
 
sF
,

2546 
t8_t
 
shi
,

2547 
q15_t
 * 
pD
,

2548 
ut32_t
 
blockSize
);

2560 
m_s_q31
(

2561 
q31_t
 * 
pSrc
,

2562 
q31_t
 
sF
,

2563 
t8_t
 
shi
,

2564 
q31_t
 * 
pD
,

2565 
ut32_t
 
blockSize
);

2575 
m_abs_q7
(

2576 
q7_t
 * 
pSrc
,

2577 
q7_t
 * 
pD
,

2578 
ut32_t
 
blockSize
);

2588 
m_abs_f32
(

2589 
t32_t
 * 
pSrc
,

2590 
t32_t
 * 
pD
,

2591 
ut32_t
 
blockSize
);

2601 
m_abs_q15
(

2602 
q15_t
 * 
pSrc
,

2603 
q15_t
 * 
pD
,

2604 
ut32_t
 
blockSize
);

2614 
m_abs_q31
(

2615 
q31_t
 * 
pSrc
,

2616 
q31_t
 * 
pD
,

2617 
ut32_t
 
blockSize
);

2628 
m_d_od_f32
(

2629 
t32_t
 * 
pSrcA
,

2630 
t32_t
 * 
pSrcB
,

2631 
ut32_t
 
blockSize
,

2632 
t32_t
 * 
su
);

2643 
m_d_od_q7
(

2644 
q7_t
 * 
pSrcA
,

2645 
q7_t
 * 
pSrcB
,

2646 
ut32_t
 
blockSize
,

2647 
q31_t
 * 
su
);

2658 
m_d_od_q15
(

2659 
q15_t
 * 
pSrcA
,

2660 
q15_t
 * 
pSrcB
,

2661 
ut32_t
 
blockSize
,

2662 
q63_t
 * 
su
);

2673 
m_d_od_q31
(

2674 
q31_t
 * 
pSrcA
,

2675 
q31_t
 * 
pSrcB
,

2676 
ut32_t
 
blockSize
,

2677 
q63_t
 * 
su
);

2688 
m_shi_q7
(

2689 
q7_t
 * 
pSrc
,

2690 
t8_t
 
shiBs
,

2691 
q7_t
 * 
pD
,

2692 
ut32_t
 
blockSize
);

2703 
m_shi_q15
(

2704 
q15_t
 * 
pSrc
,

2705 
t8_t
 
shiBs
,

2706 
q15_t
 * 
pD
,

2707 
ut32_t
 
blockSize
);

2718 
m_shi_q31
(

2719 
q31_t
 * 
pSrc
,

2720 
t8_t
 
shiBs
,

2721 
q31_t
 * 
pD
,

2722 
ut32_t
 
blockSize
);

2733 
m_offt_f32
(

2734 
t32_t
 * 
pSrc
,

2735 
t32_t
 
offt
,

2736 
t32_t
 * 
pD
,

2737 
ut32_t
 
blockSize
);

2748 
m_offt_q7
(

2749 
q7_t
 * 
pSrc
,

2750 
q7_t
 
offt
,

2751 
q7_t
 * 
pD
,

2752 
ut32_t
 
blockSize
);

2763 
m_offt_q15
(

2764 
q15_t
 * 
pSrc
,

2765 
q15_t
 
offt
,

2766 
q15_t
 * 
pD
,

2767 
ut32_t
 
blockSize
);

2778 
m_offt_q31
(

2779 
q31_t
 * 
pSrc
,

2780 
q31_t
 
offt
,

2781 
q31_t
 * 
pD
,

2782 
ut32_t
 
blockSize
);

2792 
m_ge_f32
(

2793 
t32_t
 * 
pSrc
,

2794 
t32_t
 * 
pD
,

2795 
ut32_t
 
blockSize
);

2805 
m_ge_q7
(

2806 
q7_t
 * 
pSrc
,

2807 
q7_t
 * 
pD
,

2808 
ut32_t
 
blockSize
);

2818 
m_ge_q15
(

2819 
q15_t
 * 
pSrc
,

2820 
q15_t
 * 
pD
,

2821 
ut32_t
 
blockSize
);

2831 
m_ge_q31
(

2832 
q31_t
 * 
pSrc
,

2833 
q31_t
 * 
pD
,

2834 
ut32_t
 
blockSize
);

2842 
m_cy_f32
(

2843 
t32_t
 * 
pSrc
,

2844 
t32_t
 * 
pD
,

2845 
ut32_t
 
blockSize
);

2854 
m_cy_q7
(

2855 
q7_t
 * 
pSrc
,

2856 
q7_t
 * 
pD
,

2857 
ut32_t
 
blockSize
);

2866 
m_cy_q15
(

2867 
q15_t
 * 
pSrc
,

2868 
q15_t
 * 
pD
,

2869 
ut32_t
 
blockSize
);

2878 
m_cy_q31
(

2879 
q31_t
 * 
pSrc
,

2880 
q31_t
 * 
pD
,

2881 
ut32_t
 
blockSize
);

2889 
m_fl_f32
(

2890 
t32_t
 
vue
,

2891 
t32_t
 * 
pD
,

2892 
ut32_t
 
blockSize
);

2901 
m_fl_q7
(

2902 
q7_t
 
vue
,

2903 
q7_t
 * 
pD
,

2904 
ut32_t
 
blockSize
);

2913 
m_fl_q15
(

2914 
q15_t
 
vue
,

2915 
q15_t
 * 
pD
,

2916 
ut32_t
 
blockSize
);

2925 
m_fl_q31
(

2926 
q31_t
 
vue
,

2927 
q31_t
 * 
pD
,

2928 
ut32_t
 
blockSize
);

2940 
m_cv_f32
(

2941 
t32_t
 * 
pSrcA
,

2942 
ut32_t
 
cAL
,

2943 
t32_t
 * 
pSrcB
,

2944 
ut32_t
 
cBL
,

2945 
t32_t
 * 
pD
);

2961 
m_cv_t_q15
(

2962 
q15_t
 * 
pSrcA
,

2963 
ut32_t
 
cAL
,

2964 
q15_t
 * 
pSrcB
,

2965 
ut32_t
 
cBL
,

2966 
q15_t
 * 
pD
,

2967 
q15_t
 * 
pSch1
,

2968 
q15_t
 * 
pSch2
);

2981 
m_cv_q15
(

2982 
q15_t
 * 
pSrcA
,

2983 
ut32_t
 
cAL
,

2984 
q15_t
 * 
pSrcB
,

2985 
ut32_t
 
cBL
,

2986 
q15_t
 * 
pD
);

2998 
m_cv__q15
(

2999 
q15_t
 * 
pSrcA
,

3000 
ut32_t
 
cAL
,

3001 
q15_t
 * 
pSrcB
,

3002 
ut32_t
 
cBL
,

3003 
q15_t
 * 
pD
);

3017 
m_cv__t_q15
(

3018 
q15_t
 * 
pSrcA
,

3019 
ut32_t
 
cAL
,

3020 
q15_t
 * 
pSrcB
,

3021 
ut32_t
 
cBL
,

3022 
q15_t
 * 
pD
,

3023 
q15_t
 * 
pSch1
,

3024 
q15_t
 * 
pSch2
);

3038 
m_cv_q31
(

3039 
q31_t
 * 
pSrcA
,

3040 
ut32_t
 
cAL
,

3041 
q31_t
 * 
pSrcB
,

3042 
ut32_t
 
cBL
,

3043 
q31_t
 * 
pD
);

3055 
m_cv__q31
(

3056 
q31_t
 * 
pSrcA
,

3057 
ut32_t
 
cAL
,

3058 
q31_t
 * 
pSrcB
,

3059 
ut32_t
 
cBL
,

3060 
q31_t
 * 
pD
);

3075 
m_cv_t_q7
(

3076 
q7_t
 * 
pSrcA
,

3077 
ut32_t
 
cAL
,

3078 
q7_t
 * 
pSrcB
,

3079 
ut32_t
 
cBL
,

3080 
q7_t
 * 
pD
,

3081 
q15_t
 * 
pSch1
,

3082 
q15_t
 * 
pSch2
);

3096 
m_cv_q7
(

3097 
q7_t
 * 
pSrcA
,

3098 
ut32_t
 
cAL
,

3099 
q7_t
 * 
pSrcB
,

3100 
ut32_t
 
cBL
,

3101 
q7_t
 * 
pD
);

3116 
m_us
 
m_cv_l_f32
(

3117 
t32_t
 * 
pSrcA
,

3118 
ut32_t
 
cAL
,

3119 
t32_t
 * 
pSrcB
,

3120 
ut32_t
 
cBL
,

3121 
t32_t
 * 
pD
,

3122 
ut32_t
 
fIndex
,

3123 
ut32_t
 
numPots
);

3139 
m_us
 
m_cv_l_t_q15
(

3140 
q15_t
 * 
pSrcA
,

3141 
ut32_t
 
cAL
,

3142 
q15_t
 * 
pSrcB
,

3143 
ut32_t
 
cBL
,

3144 
q15_t
 * 
pD
,

3145 
ut32_t
 
fIndex
,

3146 
ut32_t
 
numPots
,

3147 
q15_t
 * 
pSch1
,

3148 
q15_t
 * 
pSch2
);

3163 
m_us
 
m_cv_l_q15
(

3164 
q15_t
 * 
pSrcA
,

3165 
ut32_t
 
cAL
,

3166 
q15_t
 * 
pSrcB
,

3167 
ut32_t
 
cBL
,

3168 
q15_t
 * 
pD
,

3169 
ut32_t
 
fIndex
,

3170 
ut32_t
 
numPots
);

3184 
m_us
 
m_cv_l__q15
(

3185 
q15_t
 * 
pSrcA
,

3186 
ut32_t
 
cAL
,

3187 
q15_t
 * 
pSrcB
,

3188 
ut32_t
 
cBL
,

3189 
q15_t
 * 
pD
,

3190 
ut32_t
 
fIndex
,

3191 
ut32_t
 
numPots
);

3208 
m_us
 
m_cv_l__t_q15
(

3209 
q15_t
 * 
pSrcA
,

3210 
ut32_t
 
cAL
,

3211 
q15_t
 * 
pSrcB
,

3212 
ut32_t
 
cBL
,

3213 
q15_t
 * 
pD
,

3214 
ut32_t
 
fIndex
,

3215 
ut32_t
 
numPots
,

3216 
q15_t
 * 
pSch1
,

3217 
q15_t
 * 
pSch2
);

3232 
m_us
 
m_cv_l_q31
(

3233 
q31_t
 * 
pSrcA
,

3234 
ut32_t
 
cAL
,

3235 
q31_t
 * 
pSrcB
,

3236 
ut32_t
 
cBL
,

3237 
q31_t
 * 
pD
,

3238 
ut32_t
 
fIndex
,

3239 
ut32_t
 
numPots
);

3254 
m_us
 
m_cv_l__q31
(

3255 
q31_t
 * 
pSrcA
,

3256 
ut32_t
 
cAL
,

3257 
q31_t
 * 
pSrcB
,

3258 
ut32_t
 
cBL
,

3259 
q31_t
 * 
pD
,

3260 
ut32_t
 
fIndex
,

3261 
ut32_t
 
numPots
);

3278 
m_us
 
m_cv_l_t_q7
(

3279 
q7_t
 * 
pSrcA
,

3280 
ut32_t
 
cAL
,

3281 
q7_t
 * 
pSrcB
,

3282 
ut32_t
 
cBL
,

3283 
q7_t
 * 
pD
,

3284 
ut32_t
 
fIndex
,

3285 
ut32_t
 
numPots
,

3286 
q15_t
 * 
pSch1
,

3287 
q15_t
 * 
pSch2
);

3302 
m_us
 
m_cv_l_q7
(

3303 
q7_t
 * 
pSrcA
,

3304 
ut32_t
 
cAL
,

3305 
q7_t
 * 
pSrcB
,

3306 
ut32_t
 
cBL
,

3307 
q7_t
 * 
pD
,

3308 
ut32_t
 
fIndex
,

3309 
ut32_t
 
numPots
);

3319 
ut8_t
 
M
;

3320 
ut16_t
 
numTs
;

3321 
q15_t
 *
pCffs
;

3322 
q15_t
 *
pS
;

3323 } 
	tm_f_decime__q15
;

3331 
ut8_t
 
M
;

3332 
ut16_t
 
numTs
;

3333 
q31_t
 *
pCffs
;

3334 
q31_t
 *
pS
;

3336 } 
	tm_f_decime__q31
;

3344 
ut8_t
 
M
;

3345 
ut16_t
 
numTs
;

3346 
t32_t
 *
pCffs
;

3347 
t32_t
 *
pS
;

3349 } 
	tm_f_decime__f32
;

3362 
m_f_decime_f32
(

3363 cڡ 
m_f_decime__f32
 * 
S
,

3364 
t32_t
 * 
pSrc
,

3365 
t32_t
 * 
pD
,

3366 
ut32_t
 
blockSize
);

3381 
m_us
 
m_f_decime__f32
(

3382 
m_f_decime__f32
 * 
S
,

3383 
ut16_t
 
numTs
,

3384 
ut8_t
 
M
,

3385 
t32_t
 * 
pCffs
,

3386 
t32_t
 * 
pS
,

3387 
ut32_t
 
blockSize
);

3398 
m_f_decime_q15
(

3399 cڡ 
m_f_decime__q15
 * 
S
,

3400 
q15_t
 * 
pSrc
,

3401 
q15_t
 * 
pD
,

3402 
ut32_t
 
blockSize
);

3413 
m_f_decime__q15
(

3414 cڡ 
m_f_decime__q15
 * 
S
,

3415 
q15_t
 * 
pSrc
,

3416 
q15_t
 * 
pD
,

3417 
ut32_t
 
blockSize
);

3433 
m_us
 
m_f_decime__q15
(

3434 
m_f_decime__q15
 * 
S
,

3435 
ut16_t
 
numTs
,

3436 
ut8_t
 
M
,

3437 
q15_t
 * 
pCffs
,

3438 
q15_t
 * 
pS
,

3439 
ut32_t
 
blockSize
);

3450 
m_f_decime_q31
(

3451 cڡ 
m_f_decime__q31
 * 
S
,

3452 
q31_t
 * 
pSrc
,

3453 
q31_t
 * 
pD
,

3454 
ut32_t
 
blockSize
);

3465 
m_f_decime__q31
(

3466 
m_f_decime__q31
 * 
S
,

3467 
q31_t
 * 
pSrc
,

3468 
q31_t
 * 
pD
,

3469 
ut32_t
 
blockSize
);

3484 
m_us
 
m_f_decime__q31
(

3485 
m_f_decime__q31
 * 
S
,

3486 
ut16_t
 
numTs
,

3487 
ut8_t
 
M
,

3488 
q31_t
 * 
pCffs
,

3489 
q31_t
 * 
pS
,

3490 
ut32_t
 
blockSize
);

3500 
ut8_t
 
L
;

3501 
ut16_t
 
phaLgth
;

3502 
q15_t
 *
pCffs
;

3503 
q15_t
 *
pS
;

3504 } 
	tm_f_ީe__q15
;

3512 
ut8_t
 
L
;

3513 
ut16_t
 
phaLgth
;

3514 
q31_t
 *
pCffs
;

3515 
q31_t
 *
pS
;

3516 } 
	tm_f_ީe__q31
;

3524 
ut8_t
 
L
;

3525 
ut16_t
 
phaLgth
;

3526 
t32_t
 *
pCffs
;

3527 
t32_t
 *
pS
;

3528 } 
	tm_f_ީe__f32
;

3540 
m_f_ީe_q15
(

3541 cڡ 
m_f_ީe__q15
 * 
S
,

3542 
q15_t
 * 
pSrc
,

3543 
q15_t
 * 
pD
,

3544 
ut32_t
 
blockSize
);

3559 
m_us
 
m_f_ީe__q15
(

3560 
m_f_ީe__q15
 * 
S
,

3561 
ut8_t
 
L
,

3562 
ut16_t
 
numTs
,

3563 
q15_t
 * 
pCffs
,

3564 
q15_t
 * 
pS
,

3565 
ut32_t
 
blockSize
);

3576 
m_f_ީe_q31
(

3577 cڡ 
m_f_ީe__q31
 * 
S
,

3578 
q31_t
 * 
pSrc
,

3579 
q31_t
 * 
pD
,

3580 
ut32_t
 
blockSize
);

3594 
m_us
 
m_f_ީe__q31
(

3595 
m_f_ީe__q31
 * 
S
,

3596 
ut8_t
 
L
,

3597 
ut16_t
 
numTs
,

3598 
q31_t
 * 
pCffs
,

3599 
q31_t
 * 
pS
,

3600 
ut32_t
 
blockSize
);

3612 
m_f_ީe_f32
(

3613 cڡ 
m_f_ީe__f32
 * 
S
,

3614 
t32_t
 * 
pSrc
,

3615 
t32_t
 * 
pD
,

3616 
ut32_t
 
blockSize
);

3630 
m_us
 
m_f_ީe__f32
(

3631 
m_f_ީe__f32
 * 
S
,

3632 
ut8_t
 
L
,

3633 
ut16_t
 
numTs
,

3634 
t32_t
 * 
pCffs
,

3635 
t32_t
 * 
pS
,

3636 
ut32_t
 
blockSize
);

3644 
ut8_t
 
numSges
;

3645 
q63_t
 *
pS
;

3646 
q31_t
 *
pCffs
;

3647 
ut8_t
 
poShi
;

3649 } 
	tm_biquad_s_df1_32x64_s_q31
;

3660 
m_biquad_s_df1_32x64_q31
(

3661 cڡ 
m_biquad_s_df1_32x64_s_q31
 * 
S
,

3662 
q31_t
 * 
pSrc
,

3663 
q31_t
 * 
pD
,

3664 
ut32_t
 
blockSize
);

3676 
m_biquad_s_df1_32x64__q31
(

3677 
m_biquad_s_df1_32x64_s_q31
 * 
S
,

3678 
ut8_t
 
numSges
,

3679 
q31_t
 * 
pCffs
,

3680 
q63_t
 * 
pS
,

3681 
ut8_t
 
poShi
);

3691 
ut8_t
 
numSges
;

3692 
t32_t
 *
pS
;

3693 
t32_t
 *
pCffs
;

3694 } 
	tm_biquad_sde_df2T__f32
;

3706 
m_biquad_sde_df2T_f32
(

3707 cڡ 
m_biquad_sde_df2T__f32
 * 
S
,

3708 
t32_t
 * 
pSrc
,

3709 
t32_t
 * 
pD
,

3710 
ut32_t
 
blockSize
);

3722 
m_biquad_sde_df2T__f32
(

3723 
m_biquad_sde_df2T__f32
 * 
S
,

3724 
ut8_t
 
numSges
,

3725 
t32_t
 * 
pCffs
,

3726 
t32_t
 * 
pS
);

3736 
ut16_t
 
numSges
;

3737 
q15_t
 *
pS
;

3738 
q15_t
 *
pCffs
;

3739 } 
	tm_f_ωi__q15
;

3747 
ut16_t
 
numSges
;

3748 
q31_t
 *
pS
;

3749 
q31_t
 *
pCffs
;

3750 } 
	tm_f_ωi__q31
;

3758 
ut16_t
 
numSges
;

3759 
t32_t
 *
pS
;

3760 
t32_t
 *
pCffs
;

3761 } 
	tm_f_ωi__f32
;

3772 
m_f_ωi__q15
(

3773 
m_f_ωi__q15
 * 
S
,

3774 
ut16_t
 
numSges
,

3775 
q15_t
 * 
pCffs
,

3776 
q15_t
 * 
pS
);

3787 
m_f_ωi_q15
(

3788 cڡ 
m_f_ωi__q15
 * 
S
,

3789 
q15_t
 * 
pSrc
,

3790 
q15_t
 * 
pD
,

3791 
ut32_t
 
blockSize
);

3802 
m_f_ωi__q31
(

3803 
m_f_ωi__q31
 * 
S
,

3804 
ut16_t
 
numSges
,

3805 
q31_t
 * 
pCffs
,

3806 
q31_t
 * 
pS
);

3818 
m_f_ωi_q31
(

3819 cڡ 
m_f_ωi__q31
 * 
S
,

3820 
q31_t
 * 
pSrc
,

3821 
q31_t
 * 
pD
,

3822 
ut32_t
 
blockSize
);

3833 
m_f_ωi__f32
(

3834 
m_f_ωi__f32
 * 
S
,

3835 
ut16_t
 
numSges
,

3836 
t32_t
 * 
pCffs
,

3837 
t32_t
 * 
pS
);

3848 
m_f_ωi_f32
(

3849 cڡ 
m_f_ωi__f32
 * 
S
,

3850 
t32_t
 * 
pSrc
,

3851 
t32_t
 * 
pD
,

3852 
ut32_t
 
blockSize
);

3859 
ut16_t
 
numSges
;

3860 
q15_t
 *
pS
;

3861 
q15_t
 *
pkCffs
;

3862 
q15_t
 *
pvCffs
;

3863 } 
	tm_i_ωi__q15
;

3870 
ut16_t
 
numSges
;

3871 
q31_t
 *
pS
;

3872 
q31_t
 *
pkCffs
;

3873 
q31_t
 *
pvCffs
;

3874 } 
	tm_i_ωi__q31
;

3881 
ut16_t
 
numSges
;

3882 
t32_t
 *
pS
;

3883 
t32_t
 *
pkCffs
;

3884 
t32_t
 *
pvCffs
;

3885 } 
	tm_i_ωi__f32
;

3896 
m_i_ωi_f32
(

3897 cڡ 
m_i_ωi__f32
 * 
S
,

3898 
t32_t
 * 
pSrc
,

3899 
t32_t
 * 
pD
,

3900 
ut32_t
 
blockSize
);

3913 
m_i_ωi__f32
(

3914 
m_i_ωi__f32
 * 
S
,

3915 
ut16_t
 
numSges
,

3916 
t32_t
 * 
pkCffs
,

3917 
t32_t
 * 
pvCffs
,

3918 
t32_t
 * 
pS
,

3919 
ut32_t
 
blockSize
);

3931 
m_i_ωi_q31
(

3932 cڡ 
m_i_ωi__q31
 * 
S
,

3933 
q31_t
 * 
pSrc
,

3934 
q31_t
 * 
pD
,

3935 
ut32_t
 
blockSize
);

3949 
m_i_ωi__q31
(

3950 
m_i_ωi__q31
 * 
S
,

3951 
ut16_t
 
numSges
,

3952 
q31_t
 * 
pkCffs
,

3953 
q31_t
 * 
pvCffs
,

3954 
q31_t
 * 
pS
,

3955 
ut32_t
 
blockSize
);

3967 
m_i_ωi_q15
(

3968 cڡ 
m_i_ωi__q15
 * 
S
,

3969 
q15_t
 * 
pSrc
,

3970 
q15_t
 * 
pD
,

3971 
ut32_t
 
blockSize
);

3985 
m_i_ωi__q15
(

3986 
m_i_ωi__q15
 * 
S
,

3987 
ut16_t
 
numSges
,

3988 
q15_t
 * 
pkCffs
,

3989 
q15_t
 * 
pvCffs
,

3990 
q15_t
 * 
pS
,

3991 
ut32_t
 
blockSize
);

3999 
ut16_t
 
numTs
;

4000 
t32_t
 *
pS
;

4001 
t32_t
 *
pCffs
;

4002 
t32_t
 
mu
;

4003 } 
	tm_lms__f32
;

4016 
m_lms_f32
(

4017 cڡ 
m_lms__f32
 * 
S
,

4018 
t32_t
 * 
pSrc
,

4019 
t32_t
 * 
pRef
,

4020 
t32_t
 * 
pOut
,

4021 
t32_t
 * 
pE
,

4022 
ut32_t
 
blockSize
);

4035 
m_lms__f32
(

4036 
m_lms__f32
 * 
S
,

4037 
ut16_t
 
numTs
,

4038 
t32_t
 * 
pCffs
,

4039 
t32_t
 * 
pS
,

4040 
t32_t
 
mu
,

4041 
ut32_t
 
blockSize
);

4049 
ut16_t
 
numTs
;

4050 
q15_t
 *
pS
;

4051 
q15_t
 *
pCffs
;

4052 
q15_t
 
mu
;

4053 
ut32_t
 
poShi
;

4054 } 
	tm_lms__q15
;

4069 
m_lms__q15
(

4070 
m_lms__q15
 * 
S
,

4071 
ut16_t
 
numTs
,

4072 
q15_t
 * 
pCffs
,

4073 
q15_t
 * 
pS
,

4074 
q15_t
 
mu
,

4075 
ut32_t
 
blockSize
,

4076 
ut32_t
 
poShi
);

4089 
m_lms_q15
(

4090 cڡ 
m_lms__q15
 * 
S
,

4091 
q15_t
 * 
pSrc
,

4092 
q15_t
 * 
pRef
,

4093 
q15_t
 * 
pOut
,

4094 
q15_t
 * 
pE
,

4095 
ut32_t
 
blockSize
);

4104 
ut16_t
 
numTs
;

4105 
q31_t
 *
pS
;

4106 
q31_t
 *
pCffs
;

4107 
q31_t
 
mu
;

4108 
ut32_t
 
poShi
;

4110 } 
	tm_lms__q31
;

4123 
m_lms_q31
(

4124 cڡ 
m_lms__q31
 * 
S
,

4125 
q31_t
 * 
pSrc
,

4126 
q31_t
 * 
pRef
,

4127 
q31_t
 * 
pOut
,

4128 
q31_t
 * 
pE
,

4129 
ut32_t
 
blockSize
);

4143 
m_lms__q31
(

4144 
m_lms__q31
 * 
S
,

4145 
ut16_t
 
numTs
,

4146 
q31_t
 * 
pCffs
,

4147 
q31_t
 * 
pS
,

4148 
q31_t
 
mu
,

4149 
ut32_t
 
blockSize
,

4150 
ut32_t
 
poShi
);

4158 
ut16_t
 
numTs
;

4159 
t32_t
 *
pS
;

4160 
t32_t
 *
pCffs
;

4161 
t32_t
 
mu
;

4162 
t32_t
 
gy
;

4163 
t32_t
 
x0
;

4164 } 
	tm_lms_nm__f32
;

4177 
m_lms_nm_f32
(

4178 
m_lms_nm__f32
 * 
S
,

4179 
t32_t
 * 
pSrc
,

4180 
t32_t
 * 
pRef
,

4181 
t32_t
 * 
pOut
,

4182 
t32_t
 * 
pE
,

4183 
ut32_t
 
blockSize
);

4196 
m_lms_nm__f32
(

4197 
m_lms_nm__f32
 * 
S
,

4198 
ut16_t
 
numTs
,

4199 
t32_t
 * 
pCffs
,

4200 
t32_t
 * 
pS
,

4201 
t32_t
 
mu
,

4202 
ut32_t
 
blockSize
);

4210 
ut16_t
 
numTs
;

4211 
q31_t
 *
pS
;

4212 
q31_t
 *
pCffs
;

4213 
q31_t
 
mu
;

4214 
ut8_t
 
poShi
;

4215 
q31_t
 *
cTab
;

4216 
q31_t
 
gy
;

4217 
q31_t
 
x0
;

4218 } 
	tm_lms_nm__q31
;

4231 
m_lms_nm_q31
(

4232 
m_lms_nm__q31
 * 
S
,

4233 
q31_t
 * 
pSrc
,

4234 
q31_t
 * 
pRef
,

4235 
q31_t
 * 
pOut
,

4236 
q31_t
 * 
pE
,

4237 
ut32_t
 
blockSize
);

4251 
m_lms_nm__q31
(

4252 
m_lms_nm__q31
 * 
S
,

4253 
ut16_t
 
numTs
,

4254 
q31_t
 * 
pCffs
,

4255 
q31_t
 * 
pS
,

4256 
q31_t
 
mu
,

4257 
ut32_t
 
blockSize
,

4258 
ut8_t
 
poShi
);

4266 
ut16_t
 
numTs
;

4267 
q15_t
 *
pS
;

4268 
q15_t
 *
pCffs
;

4269 
q15_t
 
mu
;

4270 
ut8_t
 
poShi
;

4271 
q15_t
 *
cTab
;

4272 
q15_t
 
gy
;

4273 
q15_t
 
x0
;

4274 } 
	tm_lms_nm__q15
;

4287 
m_lms_nm_q15
(

4288 
m_lms_nm__q15
 * 
S
,

4289 
q15_t
 * 
pSrc
,

4290 
q15_t
 * 
pRef
,

4291 
q15_t
 * 
pOut
,

4292 
q15_t
 * 
pE
,

4293 
ut32_t
 
blockSize
);

4308 
m_lms_nm__q15
(

4309 
m_lms_nm__q15
 * 
S
,

4310 
ut16_t
 
numTs
,

4311 
q15_t
 * 
pCffs
,

4312 
q15_t
 * 
pS
,

4313 
q15_t
 
mu
,

4314 
ut32_t
 
blockSize
,

4315 
ut8_t
 
poShi
);

4327 
m_cܻϋ_f32
(

4328 
t32_t
 * 
pSrcA
,

4329 
ut32_t
 
cAL
,

4330 
t32_t
 * 
pSrcB
,

4331 
ut32_t
 
cBL
,

4332 
t32_t
 * 
pD
);

4345 
m_cܻϋ_t_q15
(

4346 
q15_t
 * 
pSrcA
,

4347 
ut32_t
 
cAL
,

4348 
q15_t
 * 
pSrcB
,

4349 
ut32_t
 
cBL
,

4350 
q15_t
 * 
pD
,

4351 
q15_t
 * 
pSch
);

4364 
m_cܻϋ_q15
(

4365 
q15_t
 * 
pSrcA
,

4366 
ut32_t
 
cAL
,

4367 
q15_t
 * 
pSrcB
,

4368 
ut32_t
 
cBL
,

4369 
q15_t
 * 
pD
);

4381 
m_cܻϋ__q15
(

4382 
q15_t
 * 
pSrcA
,

4383 
ut32_t
 
cAL
,

4384 
q15_t
 * 
pSrcB
,

4385 
ut32_t
 
cBL
,

4386 
q15_t
 * 
pD
);

4401 
m_cܻϋ__t_q15
(

4402 
q15_t
 * 
pSrcA
,

4403 
ut32_t
 
cAL
,

4404 
q15_t
 * 
pSrcB
,

4405 
ut32_t
 
cBL
,

4406 
q15_t
 * 
pD
,

4407 
q15_t
 * 
pSch
);

4419 
m_cܻϋ_q31
(

4420 
q31_t
 * 
pSrcA
,

4421 
ut32_t
 
cAL
,

4422 
q31_t
 * 
pSrcB
,

4423 
ut32_t
 
cBL
,

4424 
q31_t
 * 
pD
);

4436 
m_cܻϋ__q31
(

4437 
q31_t
 * 
pSrcA
,

4438 
ut32_t
 
cAL
,

4439 
q31_t
 * 
pSrcB
,

4440 
ut32_t
 
cBL
,

4441 
q31_t
 * 
pD
);

4457 
m_cܻϋ_t_q7
(

4458 
q7_t
 * 
pSrcA
,

4459 
ut32_t
 
cAL
,

4460 
q7_t
 * 
pSrcB
,

4461 
ut32_t
 
cBL
,

4462 
q7_t
 * 
pD
,

4463 
q15_t
 * 
pSch1
,

4464 
q15_t
 * 
pSch2
);

4477 
m_cܻϋ_q7
(

4478 
q7_t
 * 
pSrcA
,

4479 
ut32_t
 
cAL
,

4480 
q7_t
 * 
pSrcB
,

4481 
ut32_t
 
cBL
,

4482 
q7_t
 * 
pD
);

4490 
ut16_t
 
numTs
;

4491 
ut16_t
 
eIndex
;

4492 
t32_t
 *
pS
;

4493 
t32_t
 *
pCffs
;

4494 
ut16_t
 
maxDay
;

4495 
t32_t
 *
pTDay
;

4496 } 
	tm_f___f32
;

4504 
ut16_t
 
numTs
;

4505 
ut16_t
 
eIndex
;

4506 
q31_t
 *
pS
;

4507 
q31_t
 *
pCffs
;

4508 
ut16_t
 
maxDay
;

4509 
t32_t
 *
pTDay
;

4510 } 
	tm_f___q31
;

4518 
ut16_t
 
numTs
;

4519 
ut16_t
 
eIndex
;

4520 
q15_t
 *
pS
;

4521 
q15_t
 *
pCffs
;

4522 
ut16_t
 
maxDay
;

4523 
t32_t
 *
pTDay
;

4524 } 
	tm_f___q15
;

4532 
ut16_t
 
numTs
;

4533 
ut16_t
 
eIndex
;

4534 
q7_t
 *
pS
;

4535 
q7_t
 *
pCffs
;

4536 
ut16_t
 
maxDay
;

4537 
t32_t
 *
pTDay
;

4538 } 
	tm_f___q7
;

4550 
m_f__f32
(

4551 
m_f___f32
 * 
S
,

4552 
t32_t
 * 
pSrc
,

4553 
t32_t
 * 
pD
,

4554 
t32_t
 * 
pSchIn
,

4555 
ut32_t
 
blockSize
);

4569 
m_f___f32
(

4570 
m_f___f32
 * 
S
,

4571 
ut16_t
 
numTs
,

4572 
t32_t
 * 
pCffs
,

4573 
t32_t
 * 
pS
,

4574 
t32_t
 * 
pTDay
,

4575 
ut16_t
 
maxDay
,

4576 
ut32_t
 
blockSize
);

4588 
m_f__q31
(

4589 
m_f___q31
 * 
S
,

4590 
q31_t
 * 
pSrc
,

4591 
q31_t
 * 
pD
,

4592 
q31_t
 * 
pSchIn
,

4593 
ut32_t
 
blockSize
);

4607 
m_f___q31
(

4608 
m_f___q31
 * 
S
,

4609 
ut16_t
 
numTs
,

4610 
q31_t
 * 
pCffs
,

4611 
q31_t
 * 
pS
,

4612 
t32_t
 * 
pTDay
,

4613 
ut16_t
 
maxDay
,

4614 
ut32_t
 
blockSize
);

4627 
m_f__q15
(

4628 
m_f___q15
 * 
S
,

4629 
q15_t
 * 
pSrc
,

4630 
q15_t
 * 
pD
,

4631 
q15_t
 * 
pSchIn
,

4632 
q31_t
 * 
pSchOut
,

4633 
ut32_t
 
blockSize
);

4648 
m_f___q15
(

4649 
m_f___q15
 * 
S
,

4650 
ut16_t
 
numTs
,

4651 
q15_t
 * 
pCffs
,

4652 
q15_t
 * 
pS
,

4653 
t32_t
 * 
pTDay
,

4654 
ut16_t
 
maxDay
,

4655 
ut32_t
 
blockSize
);

4668 
m_f__q7
(

4669 
m_f___q7
 * 
S
,

4670 
q7_t
 * 
pSrc
,

4671 
q7_t
 * 
pD
,

4672 
q7_t
 * 
pSchIn
,

4673 
q31_t
 * 
pSchOut
,

4674 
ut32_t
 
blockSize
);

4688 
m_f___q7
(

4689 
m_f___q7
 * 
S
,

4690 
ut16_t
 
numTs
,

4691 
q7_t
 * 
pCffs
,

4692 
q7_t
 * 
pS
,

4693 
t32_t
 * 
pTDay
,

4694 
ut16_t
 
maxDay
,

4695 
ut32_t
 
blockSize
);

4706 
m_s_cos_f32
(

4707 
t32_t
 
tha
,

4708 
t32_t
 * 
pSV
,

4709 
t32_t
 * 
pCcosV
);

4719 
m_s_cos_q31
(

4720 
q31_t
 
tha
,

4721 
q31_t
 * 
pSV
,

4722 
q31_t
 * 
pCosV
);

4733 
m_cmx_cj_f32
(

4734 
t32_t
 * 
pSrc
,

4735 
t32_t
 * 
pD
,

4736 
ut32_t
 
numSames
);

4746 
m_cmx_cj_q31
(

4747 
q31_t
 * 
pSrc
,

4748 
q31_t
 * 
pD
,

4749 
ut32_t
 
numSames
);

4759 
m_cmx_cj_q15
(

4760 
q15_t
 * 
pSrc
,

4761 
q15_t
 * 
pD
,

4762 
ut32_t
 
numSames
);

4774 
m_cmx_mag_squed_f32
(

4775 
t32_t
 * 
pSrc
,

4776 
t32_t
 * 
pD
,

4777 
ut32_t
 
numSames
);

4787 
m_cmx_mag_squed_q31
(

4788 
q31_t
 * 
pSrc
,

4789 
q31_t
 * 
pD
,

4790 
ut32_t
 
numSames
);

4800 
m_cmx_mag_squed_q15
(

4801 
q15_t
 * 
pSrc
,

4802 
q15_t
 * 
pD
,

4803 
ut32_t
 
numSames
);

4880 
__INLINE
 
t32_t
 
m_pid_f32
(

4881 
m_pid__f32
 * 
S
,

4882 
t32_t
 

)

4884 
t32_t
 
out
;

4887 
out
 = (
S
->
A0
 * 

) +

4888 (
S
->
A1
 * S->
e
[0]+ (S->
A2
 * S->state[1]) + (S->state[2]);

4891 
S
->
e
[1] = S->state[0];

4892 
S
->
e
[0] = 

;

4893 
S
->
e
[2] = 
out
;

4896  (
out
);

4915 
__INLINE
 
q31_t
 
m_pid_q31
(

4916 
m_pid__q31
 * 
S
,

4917 
q31_t
 

)

4919 
q63_t
 
acc
;

4920 
q31_t
 
out
;

4923 
acc
 = (
q63_t

S
->
A0
 * 

;

4926 
acc
 +(
q63_t

S
->
A1
 * S->
e
[0];

4929 
acc
 +(
q63_t

S
->
A2
 * S->
e
[1];

4932 
out
 = (
q31_t
(
acc
 >> 31u);

4935 
out
 +
S
->
e
[2];

4938 
S
->
e
[1] = S->state[0];

4939 
S
->
e
[0] = 

;

4940 
S
->
e
[2] = 
out
;

4943  (
out
);

4963 
__INLINE
 
q15_t
 
m_pid_q15
(

4964 
m_pid__q15
 * 
S
,

4965 
q15_t
 

)

4967 
q63_t
 
acc
;

4968 
q15_t
 
out
;

4970 #ide
ARM_MATH_CM0_FAMILY


4971 
__SIMD32_TYPE
 *
ve
;

4976 
acc
 = (
q31_t

__SMUAD
(
S
->
A0
, 

);

4979 
ve
 = 
__SIMD32_CONST
(
S
->
e
);

4980 
acc
 = 
__SMLALD
(
S
->
A1
, (
q31_t
*
ve
,cc);

4984 
acc
 = ((
q31_t

S
->
A0
* 

;

4987 
acc
 +(
q31_t

S
->
A1
 * S->
e
[0];

4988 
acc
 +(
q31_t

S
->
A2
 * S->
e
[1];

4993 
acc
 +(
q31_t

S
->
e
[2] << 15;

4996 
out
 = (
q15_t
(
__SSAT
((
acc
 >> 15), 16));

4999 
S
->
e
[1] = S->state[0];

5000 
S
->
e
[0] = 

;

5001 
S
->
e
[2] = 
out
;

5004  (
out
);

5021 
m_us
 
m_m_v_f32
(

5022 cڡ 
m_mrix__f32
 * 
c
,

5023 
m_mrix__f32
 * 
d
);

5069 
__INLINE
 
m_ke_f32
(

5070 
t32_t
 
Ia
,

5071 
t32_t
 
Ib
,

5072 
t32_t
 * 
pIpha
,

5073 
t32_t
 * 
pIba
)

5076 *
pIpha
 = 
Ia
;

5079 *
pIba
 =

5080 ((
t32_t
0.57735026919 * 
Ia
 + (t32_t1.15470053838 * 
Ib
);

5099 
__INLINE
 
m_ke_q31
(

5100 
q31_t
 
Ia
,

5101 
q31_t
 
Ib
,

5102 
q31_t
 * 
pIpha
,

5103 
q31_t
 * 
pIba
)

5105 
q31_t
 
odu1
, 
odu2
;

5108 *
pIpha
 = 
Ia
;

5111 
odu1
 = (
q31_t
(((
q63_t

Ia
 * 0x24F34E8B) >> 30);

5114 
odu2
 = (
q31_t
(((
q63_t

Ib
 * 0x49E69D16) >> 30);

5117 *
pIba
 = 
__QADD
(
odu1
, 
odu2
);

5131 
m_q7_to_q31
(

5132 
q7_t
 * 
pSrc
,

5133 
q31_t
 * 
pD
,

5134 
ut32_t
 
blockSize
);

5174 
__INLINE
 
m_v_ke_f32
(

5175 
t32_t
 
Ipha
,

5176 
t32_t
 
Iba
,

5177 
t32_t
 * 
pIa
,

5178 
t32_t
 * 
pIb
)

5181 *
pIa
 = 
Ipha
;

5184 *
pIb
 = -0.5 * 
Ipha
 + (
t32_t
0.8660254039 *
Iba
;

5203 
__INLINE
 
m_v_ke_q31
(

5204 
q31_t
 
Ipha
,

5205 
q31_t
 
Iba
,

5206 
q31_t
 * 
pIa
,

5207 
q31_t
 * 
pIb
)

5209 
q31_t
 
odu1
, 
odu2
;

5212 *
pIa
 = 
Ipha
;

5215 
odu1
 = (
q31_t
(((
q63_t
(
Ipha
) * (0x40000000)) >> 31);

5218 
odu2
 = (
q31_t
(((
q63_t
(
Iba
) * (0x6ED9EBA1)) >> 31);

5221 *
pIb
 = 
__QSUB
(
odu2
, 
odu1
);

5236 
m_q7_to_q15
(

5237 
q7_t
 * 
pSrc
,

5238 
q15_t
 * 
pD
,

5239 
ut32_t
 
blockSize
);

5290 
__INLINE
 
m_rk_f32
(

5291 
t32_t
 
Ipha
,

5292 
t32_t
 
Iba
,

5293 
t32_t
 * 
pId
,

5294 
t32_t
 * 
pIq
,

5295 
t32_t
 
sV
,

5296 
t32_t
 
cosV
)

5299 *
pId
 = 
Ipha
 * 
cosV
 + 
Iba
 * 
sV
;

5302 *
pIq
 = -
Ipha
 * 
sV
 + 
Iba
 * 
cosV
;

5324 
__INLINE
 
m_rk_q31
(

5325 
q31_t
 
Ipha
,

5326 
q31_t
 
Iba
,

5327 
q31_t
 * 
pId
,

5328 
q31_t
 * 
pIq
,

5329 
q31_t
 
sV
,

5330 
q31_t
 
cosV
)

5332 
q31_t
 
odu1
, 
odu2
;

5333 
q31_t
 
odu3
, 
odu4
;

5336 
odu1
 = (
q31_t
(((
q63_t
(
Ipha
* (
cosV
)) >> 31);

5339 
odu2
 = (
q31_t
(((
q63_t
(
Iba
* (
sV
)) >> 31);

5343 
odu3
 = (
q31_t
(((
q63_t
(
Ipha
* (
sV
)) >> 31);

5346 
odu4
 = (
q31_t
(((
q63_t
(
Iba
* (
cosV
)) >> 31);

5349 *
pId
 = 
__QADD
(
odu1
, 
odu2
);

5352 *
pIq
 = 
__QSUB
(
odu4
, 
odu3
);

5366 
m_q7_to_t
(

5367 
q7_t
 * 
pSrc
,

5368 
t32_t
 * 
pD
,

5369 
ut32_t
 
blockSize
);

5409 
__INLINE
 
m_v_rk_f32
(

5410 
t32_t
 
Id
,

5411 
t32_t
 
Iq
,

5412 
t32_t
 * 
pIpha
,

5413 
t32_t
 * 
pIba
,

5414 
t32_t
 
sV
,

5415 
t32_t
 
cosV
)

5418 *
pIpha
 = 
Id
 * 
cosV
 - 
Iq
 * 
sV
;

5421 *
pIba
 = 
Id
 * 
sV
 + 
Iq
 * 
cosV
;

5444 
__INLINE
 
m_v_rk_q31
(

5445 
q31_t
 
Id
,

5446 
q31_t
 
Iq
,

5447 
q31_t
 * 
pIpha
,

5448 
q31_t
 * 
pIba
,

5449 
q31_t
 
sV
,

5450 
q31_t
 
cosV
)

5452 
q31_t
 
odu1
, 
odu2
;

5453 
q31_t
 
odu3
, 
odu4
;

5456 
odu1
 = (
q31_t
(((
q63_t
(
Id
* (
cosV
)) >> 31);

5459 
odu2
 = (
q31_t
(((
q63_t
(
Iq
* (
sV
)) >> 31);

5463 
odu3
 = (
q31_t
(((
q63_t
(
Id
* (
sV
)) >> 31);

5466 
odu4
 = (
q31_t
(((
q63_t
(
Iq
* (
cosV
)) >> 31);

5469 *
pIpha
 = 
__QSUB
(
odu1
, 
odu2
);

5472 *
pIba
 = 
__QADD
(
odu4
, 
odu3
);

5488 
m_q31_to_t
(

5489 
q31_t
 * 
pSrc
,

5490 
t32_t
 * 
pD
,

5491 
ut32_t
 
blockSize
);

5542 
__INLINE
 
t32_t
 
m_lr__f32
(

5543 
m_lr___f32
 * 
S
,

5544 
t32_t
 
x
)

5547 
t32_t
 
y
;

5548 
t32_t
 
x0
, 
x1
;

5549 
t32_t
 
y0
, 
y1
;

5550 
t32_t
 
xScg
 = 
S
->xSpacing;

5551 
t32_t
 
i
;

5552 
t32_t
 *
pYDa
 = 
S
->pYData;

5555 
i
 = (
t32_t
((
x
 - 
S
->
x1
/ 
xScg
);

5557 if(
i
 < 0)

5560 
y
 = 
pYDa
[0];

5562 if((
ut32_t
)
i
 >
S
->
nVues
)

5565 
y
 = 
pYDa
[
S
->
nVues
 - 1];

5570 
x0
 = 
S
->
x1
 + 
i
 * 
xScg
;

5571 
x1
 = 
S
->x1 + (
i
 + 1* 
xScg
;

5574 
y0
 = 
pYDa
[
i
];

5575 
y1
 = 
pYDa
[
i
 + 1];

5578 
y
 = 
y0
 + (
x
 - 
x0
* ((
y1
 - y0/ (
x1
 - x0));

5583  (
y
);

5601 
__INLINE
 
q31_t
 
m_lr__q31
(

5602 
q31_t
 * 
pYDa
,

5603 
q31_t
 
x
,

5604 
ut32_t
 
nVues
)

5606 
q31_t
 
y
;

5607 
q31_t
 
y0
, 
y1
;

5608 
q31_t
 
a
;

5609 
t32_t
 
dex
;

5614 
dex
 = ((
x
 & 0xFFF00000) >> 20);

5616 if(
dex
 >(
t32_t
)(
nVues
 - 1))

5618  (
pYDa
[
nVues
 - 1]);

5620 if(
dex
 < 0)

5622  (
pYDa
[0]);

5629 
a
 = (
x
 & 0x000FFFFF) << 11;

5632 
y0
 = 
pYDa
[
dex
];

5633 
y1
 = 
pYDa
[
dex
 + 1u];

5636 
y
 = ((
q31_t
((
q63_t

y0
 * (0x7FFFFFFF - 
a
) >> 32));

5639 
y
 +((
q31_t
(((
q63_t

y1
 * 
a
) >> 32));

5642  (
y
 << 1u);

5663 
__INLINE
 
q15_t
 
m_lr__q15
(

5664 
q15_t
 * 
pYDa
,

5665 
q31_t
 
x
,

5666 
ut32_t
 
nVues
)

5668 
q63_t
 
y
;

5669 
q15_t
 
y0
, 
y1
;

5670 
q31_t
 
a
;

5671 
t32_t
 
dex
;

5676 
dex
 = ((
x
 & 0xFFF00000) >> 20u);

5678 if(
dex
 >(
t32_t
)(
nVues
 - 1))

5680  (
pYDa
[
nVues
 - 1]);

5682 if(
dex
 < 0)

5684  (
pYDa
[0]);

5690 
a
 = (
x
 & 0x000FFFFF);

5693 
y0
 = 
pYDa
[
dex
];

5694 
y1
 = 
pYDa
[
dex
 + 1u];

5697 
y
 = ((
q63_t

y0
 * (0xFFFFF - 
a
));

5700 
y
 +((
q63_t

y1
 * (
a
));

5703  (
y
 >> 20);

5723 
__INLINE
 
q7_t
 
m_lr__q7
(

5724 
q7_t
 * 
pYDa
,

5725 
q31_t
 
x
,

5726 
ut32_t
 
nVues
)

5728 
q31_t
 
y
;

5729 
q7_t
 
y0
, 
y1
;

5730 
q31_t
 
a
;

5731 
ut32_t
 
dex
;

5736 i(
x
 < 0)

5738  (
pYDa
[0]);

5740 
dex
 = (
x
 >> 20) & 0xfff;

5743 if(
dex
 >(
nVues
 - 1))

5745  (
pYDa
[
nVues
 - 1]);

5752 
a
 = (
x
 & 0x000FFFFF);

5755 
y0
 = 
pYDa
[
dex
];

5756 
y1
 = 
pYDa
[
dex
 + 1u];

5759 
y
 = ((
y0
 * (0xFFFFF - 
a
)));

5762 
y
 +(
y1
 * 
a
);

5765  (
y
 >> 20u);

5780 
t32_t
 
m_s_f32
(

5781 
t32_t
 
x
);

5789 
q31_t
 
m_s_q31
(

5790 
q31_t
 
x
);

5798 
q15_t
 
m_s_q15
(

5799 
q15_t
 
x
);

5807 
t32_t
 
m_cos_f32
(

5808 
t32_t
 
x
);

5816 
q31_t
 
m_cos_q31
(

5817 
q31_t
 
x
);

5825 
q15_t
 
m_cos_q15
(

5826 
q15_t
 
x
);

5868 
__INLINE
 
m_us
 
m_sq_f32
(

5869 
t32_t
 

,

5870 
t32_t
 * 
pOut
)

5872 if(

 > 0)

5876 #i(
__FPU_USED
 =1&& 
defed
 ( 
__CC_ARM
 )

5877 *
pOut
 = 
__sqf
(

);

5879 *
pOut
 = 
sqf
(

);

5882  (
ARM_MATH_SUCCESS
);

5886 *
pOut
 = 0.0f;

5887  (
ARM_MATH_ARGUMENT_ERROR
);

5900 
m_us
 
m_sq_q31
(

5901 
q31_t
 

,

5902 
q31_t
 * 
pOut
);

5911 
m_us
 
m_sq_q15
(

5912 
q15_t
 

,

5913 
q15_t
 * 
pOut
);

5928 
__INLINE
 
m_ccurWre_f32
(

5929 
t32_t
 * 
ccBufr
,

5930 
t32_t
 
L
,

5931 
ut16_t
 * 
wreOfft
,

5932 
t32_t
 
bufrInc
,

5933 cڡ 
t32_t
 * 
c
,

5934 
t32_t
 
cInc
,

5935 
ut32_t
 
blockSize
)

5937 
ut32_t
 
i
 = 0u;

5938 
t32_t
 
wOfft
;

5942 
wOfft
 = *
wreOfft
;

5945 
i
 = 
blockSize
;

5947 
i
 > 0u)

5950 
ccBufr
[
wOfft
] = *
c
;

5953 
c
 +
cInc
;

5956 
wOfft
 +
bufrInc
;

5957 if(
wOfft
 >
L
)

5958 
wOfft
 -
L
;

5961 
i
--;

5965 *
wreOfft
 = 
wOfft
;

5973 
__INLINE
 
m_ccurRd_f32
(

5974 
t32_t
 * 
ccBufr
,

5975 
t32_t
 
L
,

5976 
t32_t
 * 
adOfft
,

5977 
t32_t
 
bufrInc
,

5978 
t32_t
 * 
d
,

5979 
t32_t
 * 
d_ba
,

5980 
t32_t
 
d_ngth
,

5981 
t32_t
 
dInc
,

5982 
ut32_t
 
blockSize
)

5984 
ut32_t
 
i
 = 0u;

5985 
t32_t
 
rOfft
, 
d_d
;

5989 
rOfft
 = *
adOfft
;

5990 
d_d
 = (
t32_t
(
d_ba
 + 
d_ngth
);

5993 
i
 = 
blockSize
;

5995 
i
 > 0u)

5998 *
d
 = 
ccBufr
[
rOfft
];

6001 
d
 +
dInc
;

6003 if(
d
 =(
t32_t
 *
d_d
)

6005 
d
 = 
d_ba
;

6009 
rOfft
 +
bufrInc
;

6011 if(
rOfft
 >
L
)

6013 
rOfft
 -
L
;

6017 
i
--;

6021 *
adOfft
 = 
rOfft
;

6028 
__INLINE
 
m_ccurWre_q15
(

6029 
q15_t
 * 
ccBufr
,

6030 
t32_t
 
L
,

6031 
ut16_t
 * 
wreOfft
,

6032 
t32_t
 
bufrInc
,

6033 cڡ 
q15_t
 * 
c
,

6034 
t32_t
 
cInc
,

6035 
ut32_t
 
blockSize
)

6037 
ut32_t
 
i
 = 0u;

6038 
t32_t
 
wOfft
;

6042 
wOfft
 = *
wreOfft
;

6045 
i
 = 
blockSize
;

6047 
i
 > 0u)

6050 
ccBufr
[
wOfft
] = *
c
;

6053 
c
 +
cInc
;

6056 
wOfft
 +
bufrInc
;

6057 if(
wOfft
 >
L
)

6058 
wOfft
 -
L
;

6061 
i
--;

6065 *
wreOfft
 = 
wOfft
;

6073 
__INLINE
 
m_ccurRd_q15
(

6074 
q15_t
 * 
ccBufr
,

6075 
t32_t
 
L
,

6076 
t32_t
 * 
adOfft
,

6077 
t32_t
 
bufrInc
,

6078 
q15_t
 * 
d
,

6079 
q15_t
 * 
d_ba
,

6080 
t32_t
 
d_ngth
,

6081 
t32_t
 
dInc
,

6082 
ut32_t
 
blockSize
)

6084 
ut32_t
 
i
 = 0;

6085 
t32_t
 
rOfft
, 
d_d
;

6089 
rOfft
 = *
adOfft
;

6091 
d_d
 = (
t32_t
(
d_ba
 + 
d_ngth
);

6094 
i
 = 
blockSize
;

6096 
i
 > 0u)

6099 *
d
 = 
ccBufr
[
rOfft
];

6102 
d
 +
dInc
;

6104 if(
d
 =(
q15_t
 *
d_d
)

6106 
d
 = 
d_ba
;

6110 
rOfft
 +
bufrInc
;

6112 if(
rOfft
 >
L
)

6114 
rOfft
 -
L
;

6118 
i
--;

6122 *
adOfft
 = 
rOfft
;

6130 
__INLINE
 
m_ccurWre_q7
(

6131 
q7_t
 * 
ccBufr
,

6132 
t32_t
 
L
,

6133 
ut16_t
 * 
wreOfft
,

6134 
t32_t
 
bufrInc
,

6135 cڡ 
q7_t
 * 
c
,

6136 
t32_t
 
cInc
,

6137 
ut32_t
 
blockSize
)

6139 
ut32_t
 
i
 = 0u;

6140 
t32_t
 
wOfft
;

6144 
wOfft
 = *
wreOfft
;

6147 
i
 = 
blockSize
;

6149 
i
 > 0u)

6152 
ccBufr
[
wOfft
] = *
c
;

6155 
c
 +
cInc
;

6158 
wOfft
 +
bufrInc
;

6159 if(
wOfft
 >
L
)

6160 
wOfft
 -
L
;

6163 
i
--;

6167 *
wreOfft
 = 
wOfft
;

6175 
__INLINE
 
m_ccurRd_q7
(

6176 
q7_t
 * 
ccBufr
,

6177 
t32_t
 
L
,

6178 
t32_t
 * 
adOfft
,

6179 
t32_t
 
bufrInc
,

6180 
q7_t
 * 
d
,

6181 
q7_t
 * 
d_ba
,

6182 
t32_t
 
d_ngth
,

6183 
t32_t
 
dInc
,

6184 
ut32_t
 
blockSize
)

6186 
ut32_t
 
i
 = 0;

6187 
t32_t
 
rOfft
, 
d_d
;

6191 
rOfft
 = *
adOfft
;

6193 
d_d
 = (
t32_t
(
d_ba
 + 
d_ngth
);

6196 
i
 = 
blockSize
;

6198 
i
 > 0u)

6201 *
d
 = 
ccBufr
[
rOfft
];

6204 
d
 +
dInc
;

6206 if(
d
 =(
q7_t
 *
d_d
)

6208 
d
 = 
d_ba
;

6212 
rOfft
 +
bufrInc
;

6214 if(
rOfft
 >
L
)

6216 
rOfft
 -
L
;

6220 
i
--;

6224 *
adOfft
 = 
rOfft
;

6236 
m_pow_q31
(

6237 
q31_t
 * 
pSrc
,

6238 
ut32_t
 
blockSize
,

6239 
q63_t
 * 
pResu
);

6249 
m_pow_f32
(

6250 
t32_t
 * 
pSrc
,

6251 
ut32_t
 
blockSize
,

6252 
t32_t
 * 
pResu
);

6262 
m_pow_q15
(

6263 
q15_t
 * 
pSrc
,

6264 
ut32_t
 
blockSize
,

6265 
q63_t
 * 
pResu
);

6275 
m_pow_q7
(

6276 
q7_t
 * 
pSrc
,

6277 
ut32_t
 
blockSize
,

6278 
q31_t
 * 
pResu
);

6288 
m_mn_q7
(

6289 
q7_t
 * 
pSrc
,

6290 
ut32_t
 
blockSize
,

6291 
q7_t
 * 
pResu
);

6300 
m_mn_q15
(

6301 
q15_t
 * 
pSrc
,

6302 
ut32_t
 
blockSize
,

6303 
q15_t
 * 
pResu
);

6312 
m_mn_q31
(

6313 
q31_t
 * 
pSrc
,

6314 
ut32_t
 
blockSize
,

6315 
q31_t
 * 
pResu
);

6324 
m_mn_f32
(

6325 
t32_t
 * 
pSrc
,

6326 
ut32_t
 
blockSize
,

6327 
t32_t
 * 
pResu
);

6337 
m_v_f32
(

6338 
t32_t
 * 
pSrc
,

6339 
ut32_t
 
blockSize
,

6340 
t32_t
 * 
pResu
);

6350 
m_v_q31
(

6351 
q31_t
 * 
pSrc
,

6352 
ut32_t
 
blockSize
,

6353 
q63_t
 * 
pResu
);

6363 
m_v_q15
(

6364 
q15_t
 * 
pSrc
,

6365 
ut32_t
 
blockSize
,

6366 
q31_t
 * 
pResu
);

6376 
m_rms_f32
(

6377 
t32_t
 * 
pSrc
,

6378 
ut32_t
 
blockSize
,

6379 
t32_t
 * 
pResu
);

6389 
m_rms_q31
(

6390 
q31_t
 * 
pSrc
,

6391 
ut32_t
 
blockSize
,

6392 
q31_t
 * 
pResu
);

6402 
m_rms_q15
(

6403 
q15_t
 * 
pSrc
,

6404 
ut32_t
 
blockSize
,

6405 
q15_t
 * 
pResu
);

6415 
m_d_f32
(

6416 
t32_t
 * 
pSrc
,

6417 
ut32_t
 
blockSize
,

6418 
t32_t
 * 
pResu
);

6428 
m_d_q31
(

6429 
q31_t
 * 
pSrc
,

6430 
ut32_t
 
blockSize
,

6431 
q31_t
 * 
pResu
);

6441 
m_d_q15
(

6442 
q15_t
 * 
pSrc
,

6443 
ut32_t
 
blockSize
,

6444 
q15_t
 * 
pResu
);

6454 
m_cmx_mag_f32
(

6455 
t32_t
 * 
pSrc
,

6456 
t32_t
 * 
pD
,

6457 
ut32_t
 
numSames
);

6467 
m_cmx_mag_q31
(

6468 
q31_t
 * 
pSrc
,

6469 
q31_t
 * 
pD
,

6470 
ut32_t
 
numSames
);

6480 
m_cmx_mag_q15
(

6481 
q15_t
 * 
pSrc
,

6482 
q15_t
 * 
pD
,

6483 
ut32_t
 
numSames
);

6495 
m_cmx_d_od_q15
(

6496 
q15_t
 * 
pSrcA
,

6497 
q15_t
 * 
pSrcB
,

6498 
ut32_t
 
numSames
,

6499 
q31_t
 * 
Resu
,

6500 
q31_t
 * 
imagResu
);

6512 
m_cmx_d_od_q31
(

6513 
q31_t
 * 
pSrcA
,

6514 
q31_t
 * 
pSrcB
,

6515 
ut32_t
 
numSames
,

6516 
q63_t
 * 
Resu
,

6517 
q63_t
 * 
imagResu
);

6529 
m_cmx_d_od_f32
(

6530 
t32_t
 * 
pSrcA
,

6531 
t32_t
 * 
pSrcB
,

6532 
ut32_t
 
numSames
,

6533 
t32_t
 * 
Resu
,

6534 
t32_t
 * 
imagResu
);

6545 
m_cmx_mu__q15
(

6546 
q15_t
 * 
pSrcCmx
,

6547 
q15_t
 * 
pSrcRl
,

6548 
q15_t
 * 
pCmxD
,

6549 
ut32_t
 
numSames
);

6560 
m_cmx_mu__q31
(

6561 
q31_t
 * 
pSrcCmx
,

6562 
q31_t
 * 
pSrcRl
,

6563 
q31_t
 * 
pCmxD
,

6564 
ut32_t
 
numSames
);

6575 
m_cmx_mu__f32
(

6576 
t32_t
 * 
pSrcCmx
,

6577 
t32_t
 * 
pSrcRl
,

6578 
t32_t
 * 
pCmxD
,

6579 
ut32_t
 
numSames
);

6590 
m_m_q7
(

6591 
q7_t
 * 
pSrc
,

6592 
ut32_t
 
blockSize
,

6593 
q7_t
 * 
su
,

6594 
ut32_t
 * 
dex
);

6605 
m_m_q15
(

6606 
q15_t
 * 
pSrc
,

6607 
ut32_t
 
blockSize
,

6608 
q15_t
 * 
pResu
,

6609 
ut32_t
 * 
pIndex
);

6619 
m_m_q31
(

6620 
q31_t
 * 
pSrc
,

6621 
ut32_t
 
blockSize
,

6622 
q31_t
 * 
pResu
,

6623 
ut32_t
 * 
pIndex
);

6634 
m_m_f32
(

6635 
t32_t
 * 
pSrc
,

6636 
ut32_t
 
blockSize
,

6637 
t32_t
 * 
pResu
,

6638 
ut32_t
 * 
pIndex
);

6649 
m_max_q7
(

6650 
q7_t
 * 
pSrc
,

6651 
ut32_t
 
blockSize
,

6652 
q7_t
 * 
pResu
,

6653 
ut32_t
 * 
pIndex
);

6664 
m_max_q15
(

6665 
q15_t
 * 
pSrc
,

6666 
ut32_t
 
blockSize
,

6667 
q15_t
 * 
pResu
,

6668 
ut32_t
 * 
pIndex
);

6679 
m_max_q31
(

6680 
q31_t
 * 
pSrc
,

6681 
ut32_t
 
blockSize
,

6682 
q31_t
 * 
pResu
,

6683 
ut32_t
 * 
pIndex
);

6694 
m_max_f32
(

6695 
t32_t
 * 
pSrc
,

6696 
ut32_t
 
blockSize
,

6697 
t32_t
 * 
pResu
,

6698 
ut32_t
 * 
pIndex
);

6709 
m_cmx_mu_cmx_q15
(

6710 
q15_t
 * 
pSrcA
,

6711 
q15_t
 * 
pSrcB
,

6712 
q15_t
 * 
pD
,

6713 
ut32_t
 
numSames
);

6724 
m_cmx_mu_cmx_q31
(

6725 
q31_t
 * 
pSrcA
,

6726 
q31_t
 * 
pSrcB
,

6727 
q31_t
 * 
pD
,

6728 
ut32_t
 
numSames
);

6739 
m_cmx_mu_cmx_f32
(

6740 
t32_t
 * 
pSrcA
,

6741 
t32_t
 * 
pSrcB
,

6742 
t32_t
 * 
pD
,

6743 
ut32_t
 
numSames
);

6752 
m_t_to_q31
(

6753 
t32_t
 * 
pSrc
,

6754 
q31_t
 * 
pD
,

6755 
ut32_t
 
blockSize
);

6764 
m_t_to_q15
(

6765 
t32_t
 * 
pSrc
,

6766 
q15_t
 * 
pD
,

6767 
ut32_t
 
blockSize
);

6776 
m_t_to_q7
(

6777 
t32_t
 * 
pSrc
,

6778 
q7_t
 * 
pD
,

6779 
ut32_t
 
blockSize
);

6789 
m_q31_to_q15
(

6790 
q31_t
 * 
pSrc
,

6791 
q15_t
 * 
pD
,

6792 
ut32_t
 
blockSize
);

6801 
m_q31_to_q7
(

6802 
q31_t
 * 
pSrc
,

6803 
q7_t
 * 
pD
,

6804 
ut32_t
 
blockSize
);

6813 
m_q15_to_t
(

6814 
q15_t
 * 
pSrc
,

6815 
t32_t
 * 
pD
,

6816 
ut32_t
 
blockSize
);

6826 
m_q15_to_q31
(

6827 
q15_t
 * 
pSrc
,

6828 
q31_t
 * 
pD
,

6829 
ut32_t
 
blockSize
);

6839 
m_q15_to_q7
(

6840 
q15_t
 * 
pSrc
,

6841 
q7_t
 * 
pD
,

6842 
ut32_t
 
blockSize
);

6916 
__INLINE
 
t32_t
 
m_br__f32
(

6917 cڡ 
m_br___f32
 * 
S
,

6918 
t32_t
 
X
,

6919 
t32_t
 
Y
)

6921 
t32_t
 
out
;

6922 
t32_t
 
f00
, 
f01
, 
f10
, 
f11
;

6923 
t32_t
 *
pDa
 = 
S
->pData;

6924 
t32_t
 
xIndex
, 
yIndex
, 
dex
;

6925 
t32_t
 
xdiff
, 
ydiff
;

6926 
t32_t
 
b1
, 
b2
, 
b3
, 
b4
;

6928 
xIndex
 = (
t32_t

X
;

6929 
yIndex
 = (
t32_t

Y
;

6933 if(
xIndex
 < 0 || xIndex > (
S
->
numRows
 - 1|| 
yIndex
 < 0

6934 || 
yIndex
 > (
S
->
numCs
 - 1))

6940 
dex
 = (
xIndex
 - 1+ (
yIndex
 - 1* 
S
->
numCs
;

6944 
f00
 = 
pDa
[
dex
];

6945 
f01
 = 
pDa
[
dex
 + 1];

6948 
dex
 = (
xIndex
 - 1+ (
yIndex
* 
S
->
numCs
;

6952 
f10
 = 
pDa
[
dex
];

6953 
f11
 = 
pDa
[
dex
 + 1];

6956 
b1
 = 
f00
;

6957 
b2
 = 
f01
 - 
f00
;

6958 
b3
 = 
f10
 - 
f00
;

6959 
b4
 = 
f00
 - 
f01
 - 
f10
 + 
f11
;

6962 
xdiff
 = 
X
 - 
xIndex
;

6965 
ydiff
 = 
Y
 - 
yIndex
;

6968 
out
 = 
b1
 + 
b2
 * 
xdiff
 + 
b3
 * 
ydiff
 + 
b4
 * xdiff * ydiff;

6971  (
out
);

6984 
__INLINE
 
q31_t
 
m_br__q31
(

6985 
m_br___q31
 * 
S
,

6986 
q31_t
 
X
,

6987 
q31_t
 
Y
)

6989 
q31_t
 
out
;

6990 
q31_t
 
acc
 = 0;

6991 
q31_t
 
xa
, 
ya
;

6992 
q31_t
 
x1
, 
x2
, 
y1
, 
y2
;

6993 
t32_t
 
rI
, 
cI
;

6994 
q31_t
 *
pYDa
 = 
S
->
pDa
;

6995 
ut32_t
 
nCs
 = 
S
->
numCs
;

7001 
rI
 = ((
X
 & 0xFFF00000) >> 20u);

7006 
cI
 = ((
Y
 & 0xFFF00000) >> 20u);

7010 if(
rI
 < 0 ||I > (
S
->
numRows
 - 1|| 
cI
 < 0 || cI > (S->
numCs
 - 1))

7017 
xa
 = (
X
 & 0x000FFFFF) << 11u;

7020 
x1
 = 
pYDa
[(
rI
+ 
nCs
 * (
cI
)];

7021 
x2
 = 
pYDa
[(
rI
+ 
nCs
 * (
cI
) + 1u];

7025 
ya
 = (
Y
 & 0x000FFFFF) << 11u;

7028 
y1
 = 
pYDa
[(
rI
+ 
nCs
 * (
cI
 + 1)];

7029 
y2
 = 
pYDa
[(
rI
+ 
nCs
 * (
cI
 + 1) + 1u];

7032 
out
 = ((
q31_t
(((
q63_t

x1
 * (0x7FFFFFFF - 
xa
)) >> 32));

7033 
acc
 = ((
q31_t
(((
q63_t

out
 * (0x7FFFFFFF - 
ya
)) >> 32));

7036 
out
 = ((
q31_t
((
q63_t

x2
 * (0x7FFFFFFF - 
ya
) >> 32));

7037 
acc
 +((
q31_t
((
q63_t

out
 * (
xa
) >> 32));

7040 
out
 = ((
q31_t
((
q63_t

y1
 * (0x7FFFFFFF - 
xa
) >> 32));

7041 
acc
 +((
q31_t
((
q63_t

out
 * (
ya
) >> 32));

7044 
out
 = ((
q31_t
((
q63_t

y2
 * (
xa
) >> 32));

7045 
acc
 +((
q31_t
((
q63_t

out
 * (
ya
) >> 32));

7048  (
acc
 << 2u);

7060 
__INLINE
 
q15_t
 
m_br__q15
(

7061 
m_br___q15
 * 
S
,

7062 
q31_t
 
X
,

7063 
q31_t
 
Y
)

7065 
q63_t
 
acc
 = 0;

7066 
q31_t
 
out
;

7067 
q15_t
 
x1
, 
x2
, 
y1
, 
y2
;

7068 
q31_t
 
xa
, 
ya
;

7069 
t32_t
 
rI
, 
cI
;

7070 
q15_t
 *
pYDa
 = 
S
->
pDa
;

7071 
ut32_t
 
nCs
 = 
S
->
numCs
;

7076 
rI
 = ((
X
 & 0xFFF00000) >> 20);

7081 
cI
 = ((
Y
 & 0xFFF00000) >> 20);

7085 if(
rI
 < 0 ||I > (
S
->
numRows
 - 1|| 
cI
 < 0 || cI > (S->
numCs
 - 1))

7092 
xa
 = (
X
 & 0x000FFFFF);

7095 
x1
 = 
pYDa
[(
rI
+ 
nCs
 * (
cI
)];

7096 
x2
 = 
pYDa
[(
rI
+ 
nCs
 * (
cI
) + 1u];

7101 
ya
 = (
Y
 & 0x000FFFFF);

7104 
y1
 = 
pYDa
[(
rI
+ 
nCs
 * (
cI
 + 1)];

7105 
y2
 = 
pYDa
[(
rI
+ 
nCs
 * (
cI
 + 1) + 1u];

7111 
out
 = (
q31_t
(((
q63_t

x1
 * (0xFFFFF - 
xa
)) >> 4u);

7112 
acc
 = ((
q63_t

out
 * (0xFFFFF - 
ya
));

7115 
out
 = (
q31_t
(((
q63_t

x2
 * (0xFFFFF - 
ya
)) >> 4u);

7116 
acc
 +((
q63_t

out
 * (
xa
));

7119 
out
 = (
q31_t
(((
q63_t

y1
 * (0xFFFFF - 
xa
)) >> 4u);

7120 
acc
 +((
q63_t

out
 * (
ya
));

7123 
out
 = (
q31_t
(((
q63_t

y2
 * (
xa
)) >> 4u);

7124 
acc
 +((
q63_t

out
 * (
ya
));

7128  (
acc
 >> 36);

7140 
__INLINE
 
q7_t
 
m_br__q7
(

7141 
m_br___q7
 * 
S
,

7142 
q31_t
 
X
,

7143 
q31_t
 
Y
)

7145 
q63_t
 
acc
 = 0;

7146 
q31_t
 
out
;

7147 
q31_t
 
xa
, 
ya
;

7148 
q7_t
 
x1
, 
x2
, 
y1
, 
y2
;

7149 
t32_t
 
rI
, 
cI
;

7150 
q7_t
 *
pYDa
 = 
S
->
pDa
;

7151 
ut32_t
 
nCs
 = 
S
->
numCs
;

7156 
rI
 = ((
X
 & 0xFFF00000) >> 20);

7161 
cI
 = ((
Y
 & 0xFFF00000) >> 20);

7165 if(
rI
 < 0 ||I > (
S
->
numRows
 - 1|| 
cI
 < 0 || cI > (S->
numCs
 - 1))

7172 
xa
 = (
X
 & 0x000FFFFF);

7175 
x1
 = 
pYDa
[(
rI
+ 
nCs
 * (
cI
)];

7176 
x2
 = 
pYDa
[(
rI
+ 
nCs
 * (
cI
) + 1u];

7181 
ya
 = (
Y
 & 0x000FFFFF);

7184 
y1
 = 
pYDa
[(
rI
+ 
nCs
 * (
cI
 + 1)];

7185 
y2
 = 
pYDa
[(
rI
+ 
nCs
 * (
cI
 + 1) + 1u];

7188 
out
 = ((
x1
 * (0xFFFFF - 
xa
)));

7189 
acc
 = (((
q63_t

out
 * (0xFFFFF - 
ya
)));

7192 
out
 = ((
x2
 * (0xFFFFF - 
ya
)));

7193 
acc
 +(((
q63_t

out
 * (
xa
)));

7196 
out
 = ((
y1
 * (0xFFFFF - 
xa
)));

7197 
acc
 +(((
q63_t

out
 * (
ya
)));

7200 
out
 = ((
y2
 * (
ya
)));

7201 
acc
 +(((
q63_t

out
 * (
xa
)));

7204  (
acc
 >> 40);

7213 #i 
defed
 ( 
__CC_ARM
 )

7215 
	#muAcc_32x32_kp32_R
(
a
, 
x
, 
y
\

	)

7216 
a
 = (
q31_t
(((((
q63_t
a<< 32+ ((q63_t
x
 * 
y
) + 0x80000000LL ) >> 32)

7219 
	#muSub_32x32_kp32_R
(
a
, 
x
, 
y
\

	)

7220 
a
 = (
q31_t
(((((
q63_t
a<< 32- ((q63_t
x
 * 
y
) + 0x80000000LL ) >> 32)

7223 
	#mu_32x32_kp32_R
(
a
, 
x
, 
y
\

	)

7224 
a
 = (
q31_t
(((
q63_t

x
 * 
y
 + 0x80000000LL ) >> 32)

7227 
	#LOW_OPTIMIZATION_ENTER
 \

	)

7228 
_Pgma
 ("push") \

7229 
_Pgma
 ("O1")

7232 
	#LOW_OPTIMIZATION_EXIT
 \

	)

7233 
_Pgma
 ("pop")

7236 
	#IAR_ONLY_LOW_OPTIMIZATION_ENTER


	)

7239 
	#IAR_ONLY_LOW_OPTIMIZATION_EXIT


	)

7241 #i
defed
(
__ICCARM__
)

7243 
	#muAcc_32x32_kp32_R
(
a
, 
x
, 
y
\

	)

7244 
a
 +(
q31_t
(((
q63_t

x
 * 
y
) >> 32)

7247 
	#muSub_32x32_kp32_R
(
a
, 
x
, 
y
\

	)

7248 
a
 -(
q31_t
(((
q63_t

x
 * 
y
) >> 32)

7251 
	#mu_32x32_kp32_R
(
a
, 
x
, 
y
\

	)

7252 
a
 = (
q31_t
(((
q63_t

x
 * 
y
 ) >> 32)

7255 
	#LOW_OPTIMIZATION_ENTER
 \

	)

7256 
_Pgma
 ("optimize=low")

7259 
	#LOW_OPTIMIZATION_EXIT


	)

7262 
	#IAR_ONLY_LOW_OPTIMIZATION_ENTER
 \

	)

7263 
_Pgma
 ("optimize=low")

7266 
	#IAR_ONLY_LOW_OPTIMIZATION_EXIT


	)

7268 #i
defed
(
__GNUC__
)

7270 
	#muAcc_32x32_kp32_R
(
a
, 
x
, 
y
\

	)

7271 
a
 +(
q31_t
(((
q63_t

x
 * 
y
) >> 32)

7274 
	#muSub_32x32_kp32_R
(
a
, 
x
, 
y
\

	)

7275 
a
 -(
q31_t
(((
q63_t

x
 * 
y
) >> 32)

7278 
	#mu_32x32_kp32_R
(
a
, 
x
, 
y
\

	)

7279 
a
 = (
q31_t
(((
q63_t

x
 * 
y
 ) >> 32)

7281 
	#LOW_OPTIMIZATION_ENTER
 
	`__ibu__
(
	`timize
("-O1"))

	)

7283 
	#LOW_OPTIMIZATION_EXIT


	)

7285 
	#IAR_ONLY_LOW_OPTIMIZATION_ENTER


	)

7287 
	#IAR_ONLY_LOW_OPTIMIZATION_EXIT


	)

7295 #ifdef 
__lulus


	@inc/cmsis/core_cm0.h

38 #i
defed
 ( 
__ICCARM__
 )

39 #agm
syem_ude


42 #ifde
__lulus


46 #ide
__CORE_CM0_H_GENERIC


47 
	#__CORE_CM0_H_GENERIC


	)

71 
	#__CM0_CMSIS_VERSION_MAIN
 (0x03

	)

72 
	#__CM0_CMSIS_VERSION_SUB
 (0x20

	)

73 
	#__CM0_CMSIS_VERSION
 ((
__CM0_CMSIS_VERSION_MAIN
 << 16| \

	)

74 
__CM0_CMSIS_VERSION_SUB
 )

76 
	#__CORTEX_M
 (0x00

	)

79 #i 
defed
 ( 
__CC_ARM
 )

80 
	#__ASM
 
__asm


	)

81 
	#__INLINE
 
__le


	)

82 
	#__STATIC_INLINE
 
__le


	)

84 #i
defed
 ( 
__ICCARM__
 )

85 
	#__ASM
 
__asm


	)

86 
	#__INLINE
 
le


	)

87 
	#__STATIC_INLINE
 
le


	)

89 #i
defed
 ( 
__GNUC__
 )

90 
	#__ASM
 
__asm


	)

91 
	#__INLINE
 
le


	)

92 
	#__STATIC_INLINE
 
le


	)

94 #i
defed
 ( 
__TASKING__
 )

95 
	#__ASM
 
__asm


	)

96 
	#__INLINE
 
le


	)

97 
	#__STATIC_INLINE
 
le


	)

103 
	#__FPU_USED
 0

	)

105 #i
defed
 ( 
__CC_ARM
 )

106 #i
defed
 
__TARGET_FPU_VFP


110 #i
defed
 ( 
__ICCARM__
 )

111 #i
defed
 
__ARMVFP__


115 #i
defed
 ( 
__GNUC__
 )

116 #i
defed
 (
__VFP_FP__
&& !defed(
__SOFTFP__
)

120 #i
defed
 ( 
__TASKING__
 )

121 #i
defed
 
__FPU_VFP__


126 
	~<dt.h
>

127 
	~<ce_cmInr.h
>

128 
	~<ce_cmFunc.h
>

132 #ide
__CMSIS_GENERIC


134 #ide
__CORE_CM0_H_DEPENDANT


135 
	#__CORE_CM0_H_DEPENDANT


	)

138 #i
defed
 
__CHECK_DEVICE_DEFINES


139 #ide
__CM0_REV


140 
	#__CM0_REV
 0x0000

	)

144 #ide
__NVIC_PRIO_BITS


145 
	#__NVIC_PRIO_BITS
 2

	)

149 #ide
__Vd_SysTickCfig


150 
	#__Vd_SysTickCfig
 0

	)

163 #ifde
__lulus


164 
	#__I
 vީ

	)

166 
	#__I
 vީcڡ

	)

168 
	#__O
 vީ

	)

169 
	#__IO
 vީ

	)

199 #i(
__CORTEX_M
 != 0x04)

200 
ut32_t
 
_rved0
:27;

202 
ut32_t
 
_rved0
:16;

203 
ut32_t
 
GE
:4;

204 
ut32_t
 
_rved1
:7;

206 
ut32_t
 
Q
:1;

207 
ut32_t
 
V
:1;

208 
ut32_t
 
C
:1;

209 
ut32_t
 
Z
:1;

210 
ut32_t
 
N
:1;

211 } 
b
;

212 
ut32_t
 
w
;

213 } 
	tAPSR_Ty
;

222 
ut32_t
 
	mISR
:9;

223 
ut32_t
 
	m_rved0
:23;

224 } 
	mb
;

225 
ut32_t
 
	mw
;

226 } 
	tIPSR_Ty
;

235 
ut32_t
 
	mISR
:9;

236 #i(
__CORTEX_M
 != 0x04)

237 
ut32_t
 
	m_rved0
:15;

239 
ut32_t
 
	m_rved0
:7;

240 
ut32_t
 
	mGE
:4;

241 
ut32_t
 
	m_rved1
:4;

243 
ut32_t
 
	mT
:1;

244 
ut32_t
 
	mIT
:2;

245 
ut32_t
 
	mQ
:1;

246 
ut32_t
 
	mV
:1;

247 
ut32_t
 
	mC
:1;

248 
ut32_t
 
	mZ
:1;

249 
ut32_t
 
	mN
:1;

250 } 
	mb
;

251 
ut32_t
 
	mw
;

252 } 
	txPSR_Ty
;

261 
ut32_t
 
	mnPRIV
:1;

262 
ut32_t
 
	mSPSEL
:1;

263 
ut32_t
 
	mFPCA
:1;

264 
ut32_t
 
	m_rved0
:29;

265 } 
	mb
;

266 
ut32_t
 
	mw
;

267 } 
	tCONTROL_Ty
;

282 
__IO
 
ut32_t
 
	mISER
[1];

283 
ut32_t
 
	mRESERVED0
[31];

284 
__IO
 
ut32_t
 
	mICER
[1];

285 
ut32_t
 
	mRSERVED1
[31];

286 
__IO
 
ut32_t
 
	mISPR
[1];

287 
ut32_t
 
	mRESERVED2
[31];

288 
__IO
 
ut32_t
 
	mICPR
[1];

289 
ut32_t
 
	mRESERVED3
[31];

290 
ut32_t
 
	mRESERVED4
[64];

291 
__IO
 
ut32_t
 
	mIP
[8];

292 } 
	tNVIC_Ty
;

307 
__I
 
ut32_t
 
	mCPUID
;

308 
__IO
 
ut32_t
 
	mICSR
;

309 
ut32_t
 
	mRESERVED0
;

310 
__IO
 
ut32_t
 
	mAIRCR
;

311 
__IO
 
ut32_t
 
	mSCR
;

312 
__IO
 
ut32_t
 
	mCCR
;

313 
ut32_t
 
	mRESERVED1
;

314 
__IO
 
ut32_t
 
	mSHP
[2];

315 
__IO
 
ut32_t
 
	mSHCSR
;

316 } 
	tSCB_Ty
;

319 
	#SCB_CPUID_IMPLEMENTER_Pos
 24

	)

320 
	#SCB_CPUID_IMPLEMENTER_Msk
 (0xFFUL << 
SCB_CPUID_IMPLEMENTER_Pos


	)

322 
	#SCB_CPUID_VARIANT_Pos
 20

	)

323 
	#SCB_CPUID_VARIANT_Msk
 (0xFUL << 
SCB_CPUID_VARIANT_Pos


	)

325 
	#SCB_CPUID_ARCHITECTURE_Pos
 16

	)

326 
	#SCB_CPUID_ARCHITECTURE_Msk
 (0xFUL << 
SCB_CPUID_ARCHITECTURE_Pos


	)

328 
	#SCB_CPUID_PARTNO_Pos
 4

	)

329 
	#SCB_CPUID_PARTNO_Msk
 (0xFFFUL << 
SCB_CPUID_PARTNO_Pos


	)

331 
	#SCB_CPUID_REVISION_Pos
 0

	)

332 
	#SCB_CPUID_REVISION_Msk
 (0xFUL << 
SCB_CPUID_REVISION_Pos


	)

335 
	#SCB_ICSR_NMIPENDSET_Pos
 31

	)

336 
	#SCB_ICSR_NMIPENDSET_Msk
 (1UL << 
SCB_ICSR_NMIPENDSET_Pos


	)

338 
	#SCB_ICSR_PENDSVSET_Pos
 28

	)

339 
	#SCB_ICSR_PENDSVSET_Msk
 (1UL << 
SCB_ICSR_PENDSVSET_Pos


	)

341 
	#SCB_ICSR_PENDSVCLR_Pos
 27

	)

342 
	#SCB_ICSR_PENDSVCLR_Msk
 (1UL << 
SCB_ICSR_PENDSVCLR_Pos


	)

344 
	#SCB_ICSR_PENDSTSET_Pos
 26

	)

345 
	#SCB_ICSR_PENDSTSET_Msk
 (1UL << 
SCB_ICSR_PENDSTSET_Pos


	)

347 
	#SCB_ICSR_PENDSTCLR_Pos
 25

	)

348 
	#SCB_ICSR_PENDSTCLR_Msk
 (1UL << 
SCB_ICSR_PENDSTCLR_Pos


	)

350 
	#SCB_ICSR_ISRPREEMPT_Pos
 23

	)

351 
	#SCB_ICSR_ISRPREEMPT_Msk
 (1UL << 
SCB_ICSR_ISRPREEMPT_Pos


	)

353 
	#SCB_ICSR_ISRPENDING_Pos
 22

	)

354 
	#SCB_ICSR_ISRPENDING_Msk
 (1UL << 
SCB_ICSR_ISRPENDING_Pos


	)

356 
	#SCB_ICSR_VECTPENDING_Pos
 12

	)

357 
	#SCB_ICSR_VECTPENDING_Msk
 (0x1FFUL << 
SCB_ICSR_VECTPENDING_Pos


	)

359 
	#SCB_ICSR_VECTACTIVE_Pos
 0

	)

360 
	#SCB_ICSR_VECTACTIVE_Msk
 (0x1FFUL << 
SCB_ICSR_VECTACTIVE_Pos


	)

363 
	#SCB_AIRCR_VECTKEY_Pos
 16

	)

364 
	#SCB_AIRCR_VECTKEY_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEY_Pos


	)

366 
	#SCB_AIRCR_VECTKEYSTAT_Pos
 16

	)

367 
	#SCB_AIRCR_VECTKEYSTAT_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEYSTAT_Pos


	)

369 
	#SCB_AIRCR_ENDIANESS_Pos
 15

	)

370 
	#SCB_AIRCR_ENDIANESS_Msk
 (1UL << 
SCB_AIRCR_ENDIANESS_Pos


	)

372 
	#SCB_AIRCR_SYSRESETREQ_Pos
 2

	)

373 
	#SCB_AIRCR_SYSRESETREQ_Msk
 (1UL << 
SCB_AIRCR_SYSRESETREQ_Pos


	)

375 
	#SCB_AIRCR_VECTCLRACTIVE_Pos
 1

	)

376 
	#SCB_AIRCR_VECTCLRACTIVE_Msk
 (1UL << 
SCB_AIRCR_VECTCLRACTIVE_Pos


	)

379 
	#SCB_SCR_SEVONPEND_Pos
 4

	)

380 
	#SCB_SCR_SEVONPEND_Msk
 (1UL << 
SCB_SCR_SEVONPEND_Pos


	)

382 
	#SCB_SCR_SLEEPDEEP_Pos
 2

	)

383 
	#SCB_SCR_SLEEPDEEP_Msk
 (1UL << 
SCB_SCR_SLEEPDEEP_Pos


	)

385 
	#SCB_SCR_SLEEPONEXIT_Pos
 1

	)

386 
	#SCB_SCR_SLEEPONEXIT_Msk
 (1UL << 
SCB_SCR_SLEEPONEXIT_Pos


	)

389 
	#SCB_CCR_STKALIGN_Pos
 9

	)

390 
	#SCB_CCR_STKALIGN_Msk
 (1UL << 
SCB_CCR_STKALIGN_Pos


	)

392 
	#SCB_CCR_UNALIGN_TRP_Pos
 3

	)

393 
	#SCB_CCR_UNALIGN_TRP_Msk
 (1UL << 
SCB_CCR_UNALIGN_TRP_Pos


	)

396 
	#SCB_SHCSR_SVCALLPENDED_Pos
 15

	)

397 
	#SCB_SHCSR_SVCALLPENDED_Msk
 (1UL << 
SCB_SHCSR_SVCALLPENDED_Pos


	)

412 
__IO
 
ut32_t
 
	mCTRL
;

413 
__IO
 
ut32_t
 
	mLOAD
;

414 
__IO
 
ut32_t
 
	mVAL
;

415 
__I
 
ut32_t
 
	mCALIB
;

416 } 
	tSysTick_Ty
;

419 
	#SysTick_CTRL_COUNTFLAG_Pos
 16

	)

420 
	#SysTick_CTRL_COUNTFLAG_Msk
 (1UL << 
SysTick_CTRL_COUNTFLAG_Pos


	)

422 
	#SysTick_CTRL_CLKSOURCE_Pos
 2

	)

423 
	#SysTick_CTRL_CLKSOURCE_Msk
 (1UL << 
SysTick_CTRL_CLKSOURCE_Pos


	)

425 
	#SysTick_CTRL_TICKINT_Pos
 1

	)

426 
	#SysTick_CTRL_TICKINT_Msk
 (1UL << 
SysTick_CTRL_TICKINT_Pos


	)

428 
	#SysTick_CTRL_ENABLE_Pos
 0

	)

429 
	#SysTick_CTRL_ENABLE_Msk
 (1UL << 
SysTick_CTRL_ENABLE_Pos


	)

432 
	#SysTick_LOAD_RELOAD_Pos
 0

	)

433 
	#SysTick_LOAD_RELOAD_Msk
 (0xFFFFFFUL << 
SysTick_LOAD_RELOAD_Pos


	)

436 
	#SysTick_VAL_CURRENT_Pos
 0

	)

437 
	#SysTick_VAL_CURRENT_Msk
 (0xFFFFFFUL << 
SysTick_VAL_CURRENT_Pos


	)

440 
	#SysTick_CALIB_NOREF_Pos
 31

	)

441 
	#SysTick_CALIB_NOREF_Msk
 (1UL << 
SysTick_CALIB_NOREF_Pos


	)

443 
	#SysTick_CALIB_SKEW_Pos
 30

	)

444 
	#SysTick_CALIB_SKEW_Msk
 (1UL << 
SysTick_CALIB_SKEW_Pos


	)

446 
	#SysTick_CALIB_TENMS_Pos
 0

	)

447 
	#SysTick_CALIB_TENMS_Msk
 (0xFFFFFFUL << 
SysTick_VAL_CURRENT_Pos


	)

469 
	#SCS_BASE
 (0xE000E000UL

	)

470 
	#SysTick_BASE
 (
SCS_BASE
 + 0x0010UL

	)

471 
	#NVIC_BASE
 (
SCS_BASE
 + 0x0100UL

	)

472 
	#SCB_BASE
 (
SCS_BASE
 + 0x0D00UL

	)

474 
	#SCB
 ((
SCB_Ty
 *
SCB_BASE
 )

	)

475 
	#SysTick
 ((
SysTick_Ty
 *
SysTick_BASE
 )

	)

476 
	#NVIC
 ((
NVIC_Ty
 *
NVIC_BASE
 )

	)

504 
	#_BIT_SHIFT
(
IRQn
(((
ut32_t
)(IRQn& 0x03* 8 )

	)

505 
	#_SHP_IDX
(
IRQn
((((
ut32_t
)(IRQn& 0x0F)-8>> 2)

	)

506 
	#_IP_IDX
(
IRQn
((
ut32_t
)(IRQn>> 2)

	)

515 
__STATIC_INLINE
 
	$NVIC_EbIRQ
(
IRQn_Ty
 
IRQn
)

517 
NVIC
->
ISER
[0] = (1 << ((
ut32_t
)(
IRQn
) & 0x1F));

518 
	}
}

527 
__STATIC_INLINE
 
	$NVIC_DibIRQ
(
IRQn_Ty
 
IRQn
)

529 
NVIC
->
ICER
[0] = (1 << ((
ut32_t
)(
IRQn
) & 0x1F));

530 
	}
}

543 
__STATIC_INLINE
 
ut32_t
 
	$NVIC_GPdgIRQ
(
IRQn_Ty
 
IRQn
)

545 ((
ut32_t
((
NVIC
->
ISPR
[0] & (1 << ((ut32_t)(
IRQn
) & 0x1F)))?1:0));

546 
	}
}

555 
__STATIC_INLINE
 
	$NVIC_SPdgIRQ
(
IRQn_Ty
 
IRQn
)

557 
NVIC
->
ISPR
[0] = (1 << ((
ut32_t
)(
IRQn
) & 0x1F));

558 
	}
}

567 
__STATIC_INLINE
 
	$NVIC_CˬPdgIRQ
(
IRQn_Ty
 
IRQn
)

569 
NVIC
->
ICPR
[0] = (1 << ((
ut32_t
)(
IRQn
) & 0x1F));

570 
	}
}

582 
__STATIC_INLINE
 
	$NVIC_SPriܙy
(
IRQn_Ty
 
IRQn
, 
ut32_t
 
iܙy
)

584 if(
IRQn
 < 0) {

585 
SCB
->
SHP
[
	`_SHP_IDX
(
IRQn
)] = (SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFF << 
	`_BIT_SHIFT
(IRQn))) |

586 (((
iܙy
 << (8 - 
__NVIC_PRIO_BITS
)& 0xFF<< 
	`_BIT_SHIFT
(
IRQn
)); }

588 
NVIC
->
IP
[
	`_IP_IDX
(
IRQn
)] = (NVIC->IP[_IP_IDX(IRQn)] & ~(0xFF << 
	`_BIT_SHIFT
(IRQn))) |

589 (((
iܙy
 << (8 - 
__NVIC_PRIO_BITS
)& 0xFF<< 
	`_BIT_SHIFT
(
IRQn
)); }

590 
	}
}

604 
__STATIC_INLINE
 
ut32_t
 
	$NVIC_GPriܙy
(
IRQn_Ty
 
IRQn
)

607 if(
IRQn
 < 0) {

608 ((
ut32_t
)(((
SCB
->
SHP
[
	`_SHP_IDX
(
IRQn
)] >> 
	`_BIT_SHIFT
(IRQn& 0xFF>> (8 - 
__NVIC_PRIO_BITS
))); }

610 ((
ut32_t
)(((
NVIC
->
IP
[ 
	`_IP_IDX
(
IRQn
)] >> 
	`_BIT_SHIFT
(IRQn& 0xFF>> (8 - 
__NVIC_PRIO_BITS
))); }

611 
	}
}

618 
__STATIC_INLINE
 
	$NVIC_SyemRet
()

620 
	`__DSB
();

622 
SCB
->
AIRCR
 = ((0x5FA << 
SCB_AIRCR_VECTKEY_Pos
) |

623 
SCB_AIRCR_SYSRESETREQ_Msk
);

624 
	`__DSB
();

626 
	}
}

639 #i(
__Vd_SysTickCfig
 == 0)

656 
__STATIC_INLINE
 
ut32_t
 
	$SysTick_Cfig
(
ut32_t
 
ticks
)

658 i((
ticks
 - 1> 
SysTick_LOAD_RELOAD_Msk
)  (1);

660 
SysTick
->
LOAD
 = 
ticks
 - 1;

661 
	`NVIC_SPriܙy
 (
SysTick_IRQn
, (1<<
__NVIC_PRIO_BITS
) - 1);

662 
SysTick
->
VAL
 = 0;

663 
SysTick
->
CTRL
 = 
SysTick_CTRL_CLKSOURCE_Msk
 |

664 
SysTick_CTRL_TICKINT_Msk
 |

665 
SysTick_CTRL_ENABLE_Msk
;

667 
	}
}

680 #ifde
__lulus


	@inc/cmsis/core_cm0plus.h

38 #i
defed
 ( 
__ICCARM__
 )

39 #agm
syem_ude


42 #ifde
__lulus


46 #ide
__CORE_CM0PLUS_H_GENERIC


47 
	#__CORE_CM0PLUS_H_GENERIC


	)

71 
	#__CM0PLUS_CMSIS_VERSION_MAIN
 (0x03

	)

72 
	#__CM0PLUS_CMSIS_VERSION_SUB
 (0x20

	)

73 
	#__CM0PLUS_CMSIS_VERSION
 ((
__CM0PLUS_CMSIS_VERSION_MAIN
 << 16| \

	)

74 
__CM0PLUS_CMSIS_VERSION_SUB
)

76 
	#__CORTEX_M
 (0x00

	)

79 #i 
defed
 ( 
__CC_ARM
 )

80 
	#__ASM
 
__asm


	)

81 
	#__INLINE
 
__le


	)

82 
	#__STATIC_INLINE
 
__le


	)

84 #i
defed
 ( 
__ICCARM__
 )

85 
	#__ASM
 
__asm


	)

86 
	#__INLINE
 
le


	)

87 
	#__STATIC_INLINE
 
le


	)

89 #i
defed
 ( 
__GNUC__
 )

90 
	#__ASM
 
__asm


	)

91 
	#__INLINE
 
le


	)

92 
	#__STATIC_INLINE
 
le


	)

94 #i
defed
 ( 
__TASKING__
 )

95 
	#__ASM
 
__asm


	)

96 
	#__INLINE
 
le


	)

97 
	#__STATIC_INLINE
 
le


	)

103 
	#__FPU_USED
 0

	)

105 #i
defed
 ( 
__CC_ARM
 )

106 #i
defed
 
__TARGET_FPU_VFP


110 #i
defed
 ( 
__ICCARM__
 )

111 #i
defed
 
__ARMVFP__


115 #i
defed
 ( 
__GNUC__
 )

116 #i
defed
 (
__VFP_FP__
&& !defed(
__SOFTFP__
)

120 #i
defed
 ( 
__TASKING__
 )

121 #i
defed
 
__FPU_VFP__


126 
	~<dt.h
>

127 
	~<ce_cmInr.h
>

128 
	~<ce_cmFunc.h
>

132 #ide
__CMSIS_GENERIC


134 #ide
__CORE_CM0PLUS_H_DEPENDANT


135 
	#__CORE_CM0PLUS_H_DEPENDANT


	)

138 #i
defed
 
__CHECK_DEVICE_DEFINES


139 #ide
__CM0PLUS_REV


140 
	#__CM0PLUS_REV
 0x0000

	)

144 #ide
__MPU_PRESENT


145 
	#__MPU_PRESENT
 0

	)

149 #ide
__VTOR_PRESENT


150 
	#__VTOR_PRESENT
 0

	)

154 #ide
__NVIC_PRIO_BITS


155 
	#__NVIC_PRIO_BITS
 2

	)

159 #ide
__Vd_SysTickCfig


160 
	#__Vd_SysTickCfig
 0

	)

173 #ifde
__lulus


174 
	#__I
 vީ

	)

176 
	#__I
 vީcڡ

	)

178 
	#__O
 vީ

	)

179 
	#__IO
 vީ

	)

210 #i(
__CORTEX_M
 != 0x04)

211 
ut32_t
 
_rved0
:27;

213 
ut32_t
 
_rved0
:16;

214 
ut32_t
 
GE
:4;

215 
ut32_t
 
_rved1
:7;

217 
ut32_t
 
Q
:1;

218 
ut32_t
 
V
:1;

219 
ut32_t
 
C
:1;

220 
ut32_t
 
Z
:1;

221 
ut32_t
 
N
:1;

222 } 
b
;

223 
ut32_t
 
w
;

224 } 
	tAPSR_Ty
;

233 
ut32_t
 
	mISR
:9;

234 
ut32_t
 
	m_rved0
:23;

235 } 
	mb
;

236 
ut32_t
 
	mw
;

237 } 
	tIPSR_Ty
;

246 
ut32_t
 
	mISR
:9;

247 #i(
__CORTEX_M
 != 0x04)

248 
ut32_t
 
	m_rved0
:15;

250 
ut32_t
 
	m_rved0
:7;

251 
ut32_t
 
	mGE
:4;

252 
ut32_t
 
	m_rved1
:4;

254 
ut32_t
 
	mT
:1;

255 
ut32_t
 
	mIT
:2;

256 
ut32_t
 
	mQ
:1;

257 
ut32_t
 
	mV
:1;

258 
ut32_t
 
	mC
:1;

259 
ut32_t
 
	mZ
:1;

260 
ut32_t
 
	mN
:1;

261 } 
	mb
;

262 
ut32_t
 
	mw
;

263 } 
	txPSR_Ty
;

272 
ut32_t
 
	mnPRIV
:1;

273 
ut32_t
 
	mSPSEL
:1;

274 
ut32_t
 
	mFPCA
:1;

275 
ut32_t
 
	m_rved0
:29;

276 } 
	mb
;

277 
ut32_t
 
	mw
;

278 } 
	tCONTROL_Ty
;

293 
__IO
 
ut32_t
 
	mISER
[1];

294 
ut32_t
 
	mRESERVED0
[31];

295 
__IO
 
ut32_t
 
	mICER
[1];

296 
ut32_t
 
	mRSERVED1
[31];

297 
__IO
 
ut32_t
 
	mISPR
[1];

298 
ut32_t
 
	mRESERVED2
[31];

299 
__IO
 
ut32_t
 
	mICPR
[1];

300 
ut32_t
 
	mRESERVED3
[31];

301 
ut32_t
 
	mRESERVED4
[64];

302 
__IO
 
ut32_t
 
	mIP
[8];

303 } 
	tNVIC_Ty
;

318 
__I
 
ut32_t
 
	mCPUID
;

319 
__IO
 
ut32_t
 
	mICSR
;

320 #i(
__VTOR_PRESENT
 == 1)

321 
__IO
 
ut32_t
 
	mVTOR
;

323 
ut32_t
 
	mRESERVED0
;

325 
__IO
 
ut32_t
 
	mAIRCR
;

326 
__IO
 
ut32_t
 
	mSCR
;

327 
__IO
 
ut32_t
 
	mCCR
;

328 
ut32_t
 
	mRESERVED1
;

329 
__IO
 
ut32_t
 
	mSHP
[2];

330 
__IO
 
ut32_t
 
	mSHCSR
;

331 } 
	tSCB_Ty
;

334 
	#SCB_CPUID_IMPLEMENTER_Pos
 24

	)

335 
	#SCB_CPUID_IMPLEMENTER_Msk
 (0xFFUL << 
SCB_CPUID_IMPLEMENTER_Pos


	)

337 
	#SCB_CPUID_VARIANT_Pos
 20

	)

338 
	#SCB_CPUID_VARIANT_Msk
 (0xFUL << 
SCB_CPUID_VARIANT_Pos


	)

340 
	#SCB_CPUID_ARCHITECTURE_Pos
 16

	)

341 
	#SCB_CPUID_ARCHITECTURE_Msk
 (0xFUL << 
SCB_CPUID_ARCHITECTURE_Pos


	)

343 
	#SCB_CPUID_PARTNO_Pos
 4

	)

344 
	#SCB_CPUID_PARTNO_Msk
 (0xFFFUL << 
SCB_CPUID_PARTNO_Pos


	)

346 
	#SCB_CPUID_REVISION_Pos
 0

	)

347 
	#SCB_CPUID_REVISION_Msk
 (0xFUL << 
SCB_CPUID_REVISION_Pos


	)

350 
	#SCB_ICSR_NMIPENDSET_Pos
 31

	)

351 
	#SCB_ICSR_NMIPENDSET_Msk
 (1UL << 
SCB_ICSR_NMIPENDSET_Pos


	)

353 
	#SCB_ICSR_PENDSVSET_Pos
 28

	)

354 
	#SCB_ICSR_PENDSVSET_Msk
 (1UL << 
SCB_ICSR_PENDSVSET_Pos


	)

356 
	#SCB_ICSR_PENDSVCLR_Pos
 27

	)

357 
	#SCB_ICSR_PENDSVCLR_Msk
 (1UL << 
SCB_ICSR_PENDSVCLR_Pos


	)

359 
	#SCB_ICSR_PENDSTSET_Pos
 26

	)

360 
	#SCB_ICSR_PENDSTSET_Msk
 (1UL << 
SCB_ICSR_PENDSTSET_Pos


	)

362 
	#SCB_ICSR_PENDSTCLR_Pos
 25

	)

363 
	#SCB_ICSR_PENDSTCLR_Msk
 (1UL << 
SCB_ICSR_PENDSTCLR_Pos


	)

365 
	#SCB_ICSR_ISRPREEMPT_Pos
 23

	)

366 
	#SCB_ICSR_ISRPREEMPT_Msk
 (1UL << 
SCB_ICSR_ISRPREEMPT_Pos


	)

368 
	#SCB_ICSR_ISRPENDING_Pos
 22

	)

369 
	#SCB_ICSR_ISRPENDING_Msk
 (1UL << 
SCB_ICSR_ISRPENDING_Pos


	)

371 
	#SCB_ICSR_VECTPENDING_Pos
 12

	)

372 
	#SCB_ICSR_VECTPENDING_Msk
 (0x1FFUL << 
SCB_ICSR_VECTPENDING_Pos


	)

374 
	#SCB_ICSR_VECTACTIVE_Pos
 0

	)

375 
	#SCB_ICSR_VECTACTIVE_Msk
 (0x1FFUL << 
SCB_ICSR_VECTACTIVE_Pos


	)

377 #i(
__VTOR_PRESENT
 == 1)

379 
	#SCB_VTOR_TBLOFF_Pos
 8

	)

380 
	#SCB_VTOR_TBLOFF_Msk
 (0xFFFFFFUL << 
SCB_VTOR_TBLOFF_Pos


	)

384 
	#SCB_AIRCR_VECTKEY_Pos
 16

	)

385 
	#SCB_AIRCR_VECTKEY_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEY_Pos


	)

387 
	#SCB_AIRCR_VECTKEYSTAT_Pos
 16

	)

388 
	#SCB_AIRCR_VECTKEYSTAT_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEYSTAT_Pos


	)

390 
	#SCB_AIRCR_ENDIANESS_Pos
 15

	)

391 
	#SCB_AIRCR_ENDIANESS_Msk
 (1UL << 
SCB_AIRCR_ENDIANESS_Pos


	)

393 
	#SCB_AIRCR_SYSRESETREQ_Pos
 2

	)

394 
	#SCB_AIRCR_SYSRESETREQ_Msk
 (1UL << 
SCB_AIRCR_SYSRESETREQ_Pos


	)

396 
	#SCB_AIRCR_VECTCLRACTIVE_Pos
 1

	)

397 
	#SCB_AIRCR_VECTCLRACTIVE_Msk
 (1UL << 
SCB_AIRCR_VECTCLRACTIVE_Pos


	)

400 
	#SCB_SCR_SEVONPEND_Pos
 4

	)

401 
	#SCB_SCR_SEVONPEND_Msk
 (1UL << 
SCB_SCR_SEVONPEND_Pos


	)

403 
	#SCB_SCR_SLEEPDEEP_Pos
 2

	)

404 
	#SCB_SCR_SLEEPDEEP_Msk
 (1UL << 
SCB_SCR_SLEEPDEEP_Pos


	)

406 
	#SCB_SCR_SLEEPONEXIT_Pos
 1

	)

407 
	#SCB_SCR_SLEEPONEXIT_Msk
 (1UL << 
SCB_SCR_SLEEPONEXIT_Pos


	)

410 
	#SCB_CCR_STKALIGN_Pos
 9

	)

411 
	#SCB_CCR_STKALIGN_Msk
 (1UL << 
SCB_CCR_STKALIGN_Pos


	)

413 
	#SCB_CCR_UNALIGN_TRP_Pos
 3

	)

414 
	#SCB_CCR_UNALIGN_TRP_Msk
 (1UL << 
SCB_CCR_UNALIGN_TRP_Pos


	)

417 
	#SCB_SHCSR_SVCALLPENDED_Pos
 15

	)

418 
	#SCB_SHCSR_SVCALLPENDED_Msk
 (1UL << 
SCB_SHCSR_SVCALLPENDED_Pos


	)

433 
__IO
 
ut32_t
 
	mCTRL
;

434 
__IO
 
ut32_t
 
	mLOAD
;

435 
__IO
 
ut32_t
 
	mVAL
;

436 
__I
 
ut32_t
 
	mCALIB
;

437 } 
	tSysTick_Ty
;

440 
	#SysTick_CTRL_COUNTFLAG_Pos
 16

	)

441 
	#SysTick_CTRL_COUNTFLAG_Msk
 (1UL << 
SysTick_CTRL_COUNTFLAG_Pos


	)

443 
	#SysTick_CTRL_CLKSOURCE_Pos
 2

	)

444 
	#SysTick_CTRL_CLKSOURCE_Msk
 (1UL << 
SysTick_CTRL_CLKSOURCE_Pos


	)

446 
	#SysTick_CTRL_TICKINT_Pos
 1

	)

447 
	#SysTick_CTRL_TICKINT_Msk
 (1UL << 
SysTick_CTRL_TICKINT_Pos


	)

449 
	#SysTick_CTRL_ENABLE_Pos
 0

	)

450 
	#SysTick_CTRL_ENABLE_Msk
 (1UL << 
SysTick_CTRL_ENABLE_Pos


	)

453 
	#SysTick_LOAD_RELOAD_Pos
 0

	)

454 
	#SysTick_LOAD_RELOAD_Msk
 (0xFFFFFFUL << 
SysTick_LOAD_RELOAD_Pos


	)

457 
	#SysTick_VAL_CURRENT_Pos
 0

	)

458 
	#SysTick_VAL_CURRENT_Msk
 (0xFFFFFFUL << 
SysTick_VAL_CURRENT_Pos


	)

461 
	#SysTick_CALIB_NOREF_Pos
 31

	)

462 
	#SysTick_CALIB_NOREF_Msk
 (1UL << 
SysTick_CALIB_NOREF_Pos


	)

464 
	#SysTick_CALIB_SKEW_Pos
 30

	)

465 
	#SysTick_CALIB_SKEW_Msk
 (1UL << 
SysTick_CALIB_SKEW_Pos


	)

467 
	#SysTick_CALIB_TENMS_Pos
 0

	)

468 
	#SysTick_CALIB_TENMS_Msk
 (0xFFFFFFUL << 
SysTick_VAL_CURRENT_Pos


	)

472 #i(
__MPU_PRESENT
 == 1)

483 
__I
 
ut32_t
 
	mTYPE
;

484 
__IO
 
ut32_t
 
	mCTRL
;

485 
__IO
 
ut32_t
 
	mRNR
;

486 
__IO
 
ut32_t
 
	mRBAR
;

487 
__IO
 
ut32_t
 
	mRASR
;

488 } 
	tMPU_Ty
;

491 
	#MPU_TYPE_IREGION_Pos
 16

	)

492 
	#MPU_TYPE_IREGION_Msk
 (0xFFUL << 
MPU_TYPE_IREGION_Pos


	)

494 
	#MPU_TYPE_DREGION_Pos
 8

	)

495 
	#MPU_TYPE_DREGION_Msk
 (0xFFUL << 
MPU_TYPE_DREGION_Pos


	)

497 
	#MPU_TYPE_SEPARATE_Pos
 0

	)

498 
	#MPU_TYPE_SEPARATE_Msk
 (1UL << 
MPU_TYPE_SEPARATE_Pos


	)

501 
	#MPU_CTRL_PRIVDEFENA_Pos
 2

	)

502 
	#MPU_CTRL_PRIVDEFENA_Msk
 (1UL << 
MPU_CTRL_PRIVDEFENA_Pos


	)

504 
	#MPU_CTRL_HFNMIENA_Pos
 1

	)

505 
	#MPU_CTRL_HFNMIENA_Msk
 (1UL << 
MPU_CTRL_HFNMIENA_Pos


	)

507 
	#MPU_CTRL_ENABLE_Pos
 0

	)

508 
	#MPU_CTRL_ENABLE_Msk
 (1UL << 
MPU_CTRL_ENABLE_Pos


	)

511 
	#MPU_RNR_REGION_Pos
 0

	)

512 
	#MPU_RNR_REGION_Msk
 (0xFFUL << 
MPU_RNR_REGION_Pos


	)

515 
	#MPU_RBAR_ADDR_Pos
 8

	)

516 
	#MPU_RBAR_ADDR_Msk
 (0xFFFFFFUL << 
MPU_RBAR_ADDR_Pos


	)

518 
	#MPU_RBAR_VALID_Pos
 4

	)

519 
	#MPU_RBAR_VALID_Msk
 (1UL << 
MPU_RBAR_VALID_Pos


	)

521 
	#MPU_RBAR_REGION_Pos
 0

	)

522 
	#MPU_RBAR_REGION_Msk
 (0xFUL << 
MPU_RBAR_REGION_Pos


	)

525 
	#MPU_RASR_ATTRS_Pos
 16

	)

526 
	#MPU_RASR_ATTRS_Msk
 (0xFFFFUL << 
MPU_RASR_ATTRS_Pos


	)

528 
	#MPU_RASR_XN_Pos
 28

	)

529 
	#MPU_RASR_XN_Msk
 (1UL << 
MPU_RASR_XN_Pos


	)

531 
	#MPU_RASR_AP_Pos
 24

	)

532 
	#MPU_RASR_AP_Msk
 (0x7UL << 
MPU_RASR_AP_Pos


	)

534 
	#MPU_RASR_TEX_Pos
 19

	)

535 
	#MPU_RASR_TEX_Msk
 (0x7UL << 
MPU_RASR_TEX_Pos


	)

537 
	#MPU_RASR_S_Pos
 18

	)

538 
	#MPU_RASR_S_Msk
 (1UL << 
MPU_RASR_S_Pos


	)

540 
	#MPU_RASR_C_Pos
 17

	)

541 
	#MPU_RASR_C_Msk
 (1UL << 
MPU_RASR_C_Pos


	)

543 
	#MPU_RASR_B_Pos
 16

	)

544 
	#MPU_RASR_B_Msk
 (1UL << 
MPU_RASR_B_Pos


	)

546 
	#MPU_RASR_SRD_Pos
 8

	)

547 
	#MPU_RASR_SRD_Msk
 (0xFFUL << 
MPU_RASR_SRD_Pos


	)

549 
	#MPU_RASR_SIZE_Pos
 1

	)

550 
	#MPU_RASR_SIZE_Msk
 (0x1FUL << 
MPU_RASR_SIZE_Pos


	)

552 
	#MPU_RASR_ENABLE_Pos
 0

	)

553 
	#MPU_RASR_ENABLE_Msk
 (1UL << 
MPU_RASR_ENABLE_Pos


	)

576 
	#SCS_BASE
 (0xE000E000UL

	)

577 
	#SysTick_BASE
 (
SCS_BASE
 + 0x0010UL

	)

578 
	#NVIC_BASE
 (
SCS_BASE
 + 0x0100UL

	)

579 
	#SCB_BASE
 (
SCS_BASE
 + 0x0D00UL

	)

581 
	#SCB
 ((
SCB_Ty
 *
SCB_BASE
 )

	)

582 
	#SysTick
 ((
SysTick_Ty
 *
SysTick_BASE
 )

	)

583 
	#NVIC
 ((
NVIC_Ty
 *
NVIC_BASE
 )

	)

585 #i(
__MPU_PRESENT
 == 1)

586 
	#MPU_BASE
 (
SCS_BASE
 + 0x0D90UL

	)

587 
	#MPU
 ((
MPU_Ty
 *
MPU_BASE
 )

	)

615 
	#_BIT_SHIFT
(
IRQn
(((
ut32_t
)(IRQn& 0x03* 8 )

	)

616 
	#_SHP_IDX
(
IRQn
((((
ut32_t
)(IRQn& 0x0F)-8>> 2)

	)

617 
	#_IP_IDX
(
IRQn
((
ut32_t
)(IRQn>> 2)

	)

626 
__STATIC_INLINE
 
	$NVIC_EbIRQ
(
IRQn_Ty
 
IRQn
)

628 
NVIC
->
ISER
[0] = (1 << ((
ut32_t
)(
IRQn
) & 0x1F));

629 
	}
}

638 
__STATIC_INLINE
 
	$NVIC_DibIRQ
(
IRQn_Ty
 
IRQn
)

640 
NVIC
->
ICER
[0] = (1 << ((
ut32_t
)(
IRQn
) & 0x1F));

641 
	}
}

654 
__STATIC_INLINE
 
ut32_t
 
	$NVIC_GPdgIRQ
(
IRQn_Ty
 
IRQn
)

656 ((
ut32_t
((
NVIC
->
ISPR
[0] & (1 << ((ut32_t)(
IRQn
) & 0x1F)))?1:0));

657 
	}
}

666 
__STATIC_INLINE
 
	$NVIC_SPdgIRQ
(
IRQn_Ty
 
IRQn
)

668 
NVIC
->
ISPR
[0] = (1 << ((
ut32_t
)(
IRQn
) & 0x1F));

669 
	}
}

678 
__STATIC_INLINE
 
	$NVIC_CˬPdgIRQ
(
IRQn_Ty
 
IRQn
)

680 
NVIC
->
ICPR
[0] = (1 << ((
ut32_t
)(
IRQn
) & 0x1F));

681 
	}
}

693 
__STATIC_INLINE
 
	$NVIC_SPriܙy
(
IRQn_Ty
 
IRQn
, 
ut32_t
 
iܙy
)

695 if(
IRQn
 < 0) {

696 
SCB
->
SHP
[
	`_SHP_IDX
(
IRQn
)] = (SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFF << 
	`_BIT_SHIFT
(IRQn))) |

697 (((
iܙy
 << (8 - 
__NVIC_PRIO_BITS
)& 0xFF<< 
	`_BIT_SHIFT
(
IRQn
)); }

699 
NVIC
->
IP
[
	`_IP_IDX
(
IRQn
)] = (NVIC->IP[_IP_IDX(IRQn)] & ~(0xFF << 
	`_BIT_SHIFT
(IRQn))) |

700 (((
iܙy
 << (8 - 
__NVIC_PRIO_BITS
)& 0xFF<< 
	`_BIT_SHIFT
(
IRQn
)); }

701 
	}
}

715 
__STATIC_INLINE
 
ut32_t
 
	$NVIC_GPriܙy
(
IRQn_Ty
 
IRQn
)

718 if(
IRQn
 < 0) {

719 ((
ut32_t
)(((
SCB
->
SHP
[
	`_SHP_IDX
(
IRQn
)] >> 
	`_BIT_SHIFT
(IRQn& 0xFF>> (8 - 
__NVIC_PRIO_BITS
))); }

721 ((
ut32_t
)(((
NVIC
->
IP
[ 
	`_IP_IDX
(
IRQn
)] >> 
	`_BIT_SHIFT
(IRQn& 0xFF>> (8 - 
__NVIC_PRIO_BITS
))); }

722 
	}
}

729 
__STATIC_INLINE
 
	$NVIC_SyemRet
()

731 
	`__DSB
();

733 
SCB
->
AIRCR
 = ((0x5FA << 
SCB_AIRCR_VECTKEY_Pos
) |

734 
SCB_AIRCR_SYSRESETREQ_Msk
);

735 
	`__DSB
();

737 
	}
}

750 #i(
__Vd_SysTickCfig
 == 0)

767 
__STATIC_INLINE
 
ut32_t
 
	$SysTick_Cfig
(
ut32_t
 
ticks
)

769 i((
ticks
 - 1> 
SysTick_LOAD_RELOAD_Msk
)  (1);

771 
SysTick
->
LOAD
 = 
ticks
 - 1;

772 
	`NVIC_SPriܙy
 (
SysTick_IRQn
, (1<<
__NVIC_PRIO_BITS
) - 1);

773 
SysTick
->
VAL
 = 0;

774 
SysTick
->
CTRL
 = 
SysTick_CTRL_CLKSOURCE_Msk
 |

775 
SysTick_CTRL_TICKINT_Msk
 |

776 
SysTick_CTRL_ENABLE_Msk
;

778 
	}
}

791 #ifde
__lulus


	@inc/cmsis/core_cm3.h

38 #i
defed
 ( 
__ICCARM__
 )

39 #agm
syem_ude


42 #ifde
__lulus


46 #ide
__CORE_CM3_H_GENERIC


47 
	#__CORE_CM3_H_GENERIC


	)

71 
	#__CM3_CMSIS_VERSION_MAIN
 (0x03

	)

72 
	#__CM3_CMSIS_VERSION_SUB
 (0x20

	)

73 
	#__CM3_CMSIS_VERSION
 ((
__CM3_CMSIS_VERSION_MAIN
 << 16| \

	)

74 
__CM3_CMSIS_VERSION_SUB
 )

76 
	#__CORTEX_M
 (0x03

	)

79 #i 
defed
 ( 
__CC_ARM
 )

80 
	#__ASM
 
__asm


	)

81 
	#__INLINE
 
__le


	)

82 
	#__STATIC_INLINE
 
__le


	)

84 #i
defed
 ( 
__ICCARM__
 )

85 
	#__ASM
 
__asm


	)

86 
	#__INLINE
 
le


	)

87 
	#__STATIC_INLINE
 
le


	)

89 #i
defed
 ( 
__TMS470__
 )

90 
	#__ASM
 
__asm


	)

91 
	#__STATIC_INLINE
 
le


	)

93 #i
defed
 ( 
__GNUC__
 )

94 
	#__ASM
 
__asm


	)

95 
	#__INLINE
 
le


	)

96 
	#__STATIC_INLINE
 
le


	)

98 #i
defed
 ( 
__TASKING__
 )

99 
	#__ASM
 
__asm


	)

100 
	#__INLINE
 
le


	)

101 
	#__STATIC_INLINE
 
le


	)

107 
	#__FPU_USED
 0

	)

109 #i
defed
 ( 
__CC_ARM
 )

110 #i
defed
 
__TARGET_FPU_VFP


114 #i
defed
 ( 
__ICCARM__
 )

115 #i
defed
 
__ARMVFP__


119 #i
defed
 ( 
__TMS470__
 )

120 #i
defed
 
__TI__VFP_SUPPORT____


124 #i
defed
 ( 
__GNUC__
 )

125 #i
defed
 (
__VFP_FP__
&& !defed(
__SOFTFP__
)

129 #i
defed
 ( 
__TASKING__
 )

130 #i
defed
 
__FPU_VFP__


135 
	~<dt.h
>

136 
	~<ce_cmInr.h
>

137 
	~<ce_cmFunc.h
>

141 #ide
__CMSIS_GENERIC


143 #ide
__CORE_CM3_H_DEPENDANT


144 
	#__CORE_CM3_H_DEPENDANT


	)

147 #i
defed
 
__CHECK_DEVICE_DEFINES


148 #ide
__CM3_REV


149 
	#__CM3_REV
 0x0200

	)

153 #ide
__MPU_PRESENT


154 
	#__MPU_PRESENT
 0

	)

158 #ide
__NVIC_PRIO_BITS


159 
	#__NVIC_PRIO_BITS
 4

	)

163 #ide
__Vd_SysTickCfig


164 
	#__Vd_SysTickCfig
 0

	)

177 #ifde
__lulus


178 
	#__I
 vީ

	)

180 
	#__I
 vީcڡ

	)

182 
	#__O
 vީ

	)

183 
	#__IO
 vީ

	)

215 #i(
__CORTEX_M
 != 0x04)

216 
ut32_t
 
_rved0
:27;

218 
ut32_t
 
_rved0
:16;

219 
ut32_t
 
GE
:4;

220 
ut32_t
 
_rved1
:7;

222 
ut32_t
 
Q
:1;

223 
ut32_t
 
V
:1;

224 
ut32_t
 
C
:1;

225 
ut32_t
 
Z
:1;

226 
ut32_t
 
N
:1;

227 } 
b
;

228 
ut32_t
 
w
;

229 } 
	tAPSR_Ty
;

238 
ut32_t
 
	mISR
:9;

239 
ut32_t
 
	m_rved0
:23;

240 } 
	mb
;

241 
ut32_t
 
	mw
;

242 } 
	tIPSR_Ty
;

251 
ut32_t
 
	mISR
:9;

252 #i(
__CORTEX_M
 != 0x04)

253 
ut32_t
 
	m_rved0
:15;

255 
ut32_t
 
	m_rved0
:7;

256 
ut32_t
 
	mGE
:4;

257 
ut32_t
 
	m_rved1
:4;

259 
ut32_t
 
	mT
:1;

260 
ut32_t
 
	mIT
:2;

261 
ut32_t
 
	mQ
:1;

262 
ut32_t
 
	mV
:1;

263 
ut32_t
 
	mC
:1;

264 
ut32_t
 
	mZ
:1;

265 
ut32_t
 
	mN
:1;

266 } 
	mb
;

267 
ut32_t
 
	mw
;

268 } 
	txPSR_Ty
;

277 
ut32_t
 
	mnPRIV
:1;

278 
ut32_t
 
	mSPSEL
:1;

279 
ut32_t
 
	mFPCA
:1;

280 
ut32_t
 
	m_rved0
:29;

281 } 
	mb
;

282 
ut32_t
 
	mw
;

283 } 
	tCONTROL_Ty
;

298 
__IO
 
ut32_t
 
	mISER
[8];

299 
ut32_t
 
	mRESERVED0
[24];

300 
__IO
 
ut32_t
 
	mICER
[8];

301 
ut32_t
 
	mRSERVED1
[24];

302 
__IO
 
ut32_t
 
	mISPR
[8];

303 
ut32_t
 
	mRESERVED2
[24];

304 
__IO
 
ut32_t
 
	mICPR
[8];

305 
ut32_t
 
	mRESERVED3
[24];

306 
__IO
 
ut32_t
 
	mIABR
[8];

307 
ut32_t
 
	mRESERVED4
[56];

308 
__IO
 
ut8_t
 
	mIP
[240];

309 
ut32_t
 
	mRESERVED5
[644];

310 
__O
 
ut32_t
 
	mSTIR
;

311 } 
	tNVIC_Ty
;

314 
	#NVIC_STIR_INTID_Pos
 0

	)

315 
	#NVIC_STIR_INTID_Msk
 (0x1FFUL << 
NVIC_STIR_INTID_Pos


	)

330 
__I
 
ut32_t
 
	mCPUID
;

331 
__IO
 
ut32_t
 
	mICSR
;

332 
__IO
 
ut32_t
 
	mVTOR
;

333 
__IO
 
ut32_t
 
	mAIRCR
;

334 
__IO
 
ut32_t
 
	mSCR
;

335 
__IO
 
ut32_t
 
	mCCR
;

336 
__IO
 
ut8_t
 
	mSHP
[12];

337 
__IO
 
ut32_t
 
	mSHCSR
;

338 
__IO
 
ut32_t
 
	mCFSR
;

339 
__IO
 
ut32_t
 
	mHFSR
;

340 
__IO
 
ut32_t
 
	mDFSR
;

341 
__IO
 
ut32_t
 
	mMMFAR
;

342 
__IO
 
ut32_t
 
	mBFAR
;

343 
__IO
 
ut32_t
 
	mAFSR
;

344 
__I
 
ut32_t
 
	mPFR
[2];

345 
__I
 
ut32_t
 
	mDFR
;

346 
__I
 
ut32_t
 
	mADR
;

347 
__I
 
ut32_t
 
	mMMFR
[4];

348 
__I
 
ut32_t
 
	mISAR
[5];

349 
ut32_t
 
	mRESERVED0
[5];

350 
__IO
 
ut32_t
 
	mCPACR
;

351 } 
	tSCB_Ty
;

354 
	#SCB_CPUID_IMPLEMENTER_Pos
 24

	)

355 
	#SCB_CPUID_IMPLEMENTER_Msk
 (0xFFUL << 
SCB_CPUID_IMPLEMENTER_Pos


	)

357 
	#SCB_CPUID_VARIANT_Pos
 20

	)

358 
	#SCB_CPUID_VARIANT_Msk
 (0xFUL << 
SCB_CPUID_VARIANT_Pos


	)

360 
	#SCB_CPUID_ARCHITECTURE_Pos
 16

	)

361 
	#SCB_CPUID_ARCHITECTURE_Msk
 (0xFUL << 
SCB_CPUID_ARCHITECTURE_Pos


	)

363 
	#SCB_CPUID_PARTNO_Pos
 4

	)

364 
	#SCB_CPUID_PARTNO_Msk
 (0xFFFUL << 
SCB_CPUID_PARTNO_Pos


	)

366 
	#SCB_CPUID_REVISION_Pos
 0

	)

367 
	#SCB_CPUID_REVISION_Msk
 (0xFUL << 
SCB_CPUID_REVISION_Pos


	)

370 
	#SCB_ICSR_NMIPENDSET_Pos
 31

	)

371 
	#SCB_ICSR_NMIPENDSET_Msk
 (1UL << 
SCB_ICSR_NMIPENDSET_Pos


	)

373 
	#SCB_ICSR_PENDSVSET_Pos
 28

	)

374 
	#SCB_ICSR_PENDSVSET_Msk
 (1UL << 
SCB_ICSR_PENDSVSET_Pos


	)

376 
	#SCB_ICSR_PENDSVCLR_Pos
 27

	)

377 
	#SCB_ICSR_PENDSVCLR_Msk
 (1UL << 
SCB_ICSR_PENDSVCLR_Pos


	)

379 
	#SCB_ICSR_PENDSTSET_Pos
 26

	)

380 
	#SCB_ICSR_PENDSTSET_Msk
 (1UL << 
SCB_ICSR_PENDSTSET_Pos


	)

382 
	#SCB_ICSR_PENDSTCLR_Pos
 25

	)

383 
	#SCB_ICSR_PENDSTCLR_Msk
 (1UL << 
SCB_ICSR_PENDSTCLR_Pos


	)

385 
	#SCB_ICSR_ISRPREEMPT_Pos
 23

	)

386 
	#SCB_ICSR_ISRPREEMPT_Msk
 (1UL << 
SCB_ICSR_ISRPREEMPT_Pos


	)

388 
	#SCB_ICSR_ISRPENDING_Pos
 22

	)

389 
	#SCB_ICSR_ISRPENDING_Msk
 (1UL << 
SCB_ICSR_ISRPENDING_Pos


	)

391 
	#SCB_ICSR_VECTPENDING_Pos
 12

	)

392 
	#SCB_ICSR_VECTPENDING_Msk
 (0x1FFUL << 
SCB_ICSR_VECTPENDING_Pos


	)

394 
	#SCB_ICSR_RETTOBASE_Pos
 11

	)

395 
	#SCB_ICSR_RETTOBASE_Msk
 (1UL << 
SCB_ICSR_RETTOBASE_Pos


	)

397 
	#SCB_ICSR_VECTACTIVE_Pos
 0

	)

398 
	#SCB_ICSR_VECTACTIVE_Msk
 (0x1FFUL << 
SCB_ICSR_VECTACTIVE_Pos


	)

401 #i(
__CM3_REV
 < 0x0201)

402 
	#SCB_VTOR_TBLBASE_Pos
 29

	)

403 
	#SCB_VTOR_TBLBASE_Msk
 (1UL << 
SCB_VTOR_TBLBASE_Pos


	)

405 
	#SCB_VTOR_TBLOFF_Pos
 7

	)

406 
	#SCB_VTOR_TBLOFF_Msk
 (0x3FFFFFUL << 
SCB_VTOR_TBLOFF_Pos


	)

408 
	#SCB_VTOR_TBLOFF_Pos
 7

	)

409 
	#SCB_VTOR_TBLOFF_Msk
 (0x1FFFFFFUL << 
SCB_VTOR_TBLOFF_Pos


	)

413 
	#SCB_AIRCR_VECTKEY_Pos
 16

	)

414 
	#SCB_AIRCR_VECTKEY_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEY_Pos


	)

416 
	#SCB_AIRCR_VECTKEYSTAT_Pos
 16

	)

417 
	#SCB_AIRCR_VECTKEYSTAT_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEYSTAT_Pos


	)

419 
	#SCB_AIRCR_ENDIANESS_Pos
 15

	)

420 
	#SCB_AIRCR_ENDIANESS_Msk
 (1UL << 
SCB_AIRCR_ENDIANESS_Pos


	)

422 
	#SCB_AIRCR_PRIGROUP_Pos
 8

	)

423 
	#SCB_AIRCR_PRIGROUP_Msk
 (7UL << 
SCB_AIRCR_PRIGROUP_Pos


	)

425 
	#SCB_AIRCR_SYSRESETREQ_Pos
 2

	)

426 
	#SCB_AIRCR_SYSRESETREQ_Msk
 (1UL << 
SCB_AIRCR_SYSRESETREQ_Pos


	)

428 
	#SCB_AIRCR_VECTCLRACTIVE_Pos
 1

	)

429 
	#SCB_AIRCR_VECTCLRACTIVE_Msk
 (1UL << 
SCB_AIRCR_VECTCLRACTIVE_Pos


	)

431 
	#SCB_AIRCR_VECTRESET_Pos
 0

	)

432 
	#SCB_AIRCR_VECTRESET_Msk
 (1UL << 
SCB_AIRCR_VECTRESET_Pos


	)

435 
	#SCB_SCR_SEVONPEND_Pos
 4

	)

436 
	#SCB_SCR_SEVONPEND_Msk
 (1UL << 
SCB_SCR_SEVONPEND_Pos


	)

438 
	#SCB_SCR_SLEEPDEEP_Pos
 2

	)

439 
	#SCB_SCR_SLEEPDEEP_Msk
 (1UL << 
SCB_SCR_SLEEPDEEP_Pos


	)

441 
	#SCB_SCR_SLEEPONEXIT_Pos
 1

	)

442 
	#SCB_SCR_SLEEPONEXIT_Msk
 (1UL << 
SCB_SCR_SLEEPONEXIT_Pos


	)

445 
	#SCB_CCR_STKALIGN_Pos
 9

	)

446 
	#SCB_CCR_STKALIGN_Msk
 (1UL << 
SCB_CCR_STKALIGN_Pos


	)

448 
	#SCB_CCR_BFHFNMIGN_Pos
 8

	)

449 
	#SCB_CCR_BFHFNMIGN_Msk
 (1UL << 
SCB_CCR_BFHFNMIGN_Pos


	)

451 
	#SCB_CCR_DIV_0_TRP_Pos
 4

	)

452 
	#SCB_CCR_DIV_0_TRP_Msk
 (1UL << 
SCB_CCR_DIV_0_TRP_Pos


	)

454 
	#SCB_CCR_UNALIGN_TRP_Pos
 3

	)

455 
	#SCB_CCR_UNALIGN_TRP_Msk
 (1UL << 
SCB_CCR_UNALIGN_TRP_Pos


	)

457 
	#SCB_CCR_USERSETMPEND_Pos
 1

	)

458 
	#SCB_CCR_USERSETMPEND_Msk
 (1UL << 
SCB_CCR_USERSETMPEND_Pos


	)

460 
	#SCB_CCR_NONBASETHRDENA_Pos
 0

	)

461 
	#SCB_CCR_NONBASETHRDENA_Msk
 (1UL << 
SCB_CCR_NONBASETHRDENA_Pos


	)

464 
	#SCB_SHCSR_USGFAULTENA_Pos
 18

	)

465 
	#SCB_SHCSR_USGFAULTENA_Msk
 (1UL << 
SCB_SHCSR_USGFAULTENA_Pos


	)

467 
	#SCB_SHCSR_BUSFAULTENA_Pos
 17

	)

468 
	#SCB_SHCSR_BUSFAULTENA_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTENA_Pos


	)

470 
	#SCB_SHCSR_MEMFAULTENA_Pos
 16

	)

471 
	#SCB_SHCSR_MEMFAULTENA_Msk
 (1UL << 
SCB_SHCSR_MEMFAULTENA_Pos


	)

473 
	#SCB_SHCSR_SVCALLPENDED_Pos
 15

	)

474 
	#SCB_SHCSR_SVCALLPENDED_Msk
 (1UL << 
SCB_SHCSR_SVCALLPENDED_Pos


	)

476 
	#SCB_SHCSR_BUSFAULTPENDED_Pos
 14

	)

477 
	#SCB_SHCSR_BUSFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTPENDED_Pos


	)

479 
	#SCB_SHCSR_MEMFAULTPENDED_Pos
 13

	)

480 
	#SCB_SHCSR_MEMFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_MEMFAULTPENDED_Pos


	)

482 
	#SCB_SHCSR_USGFAULTPENDED_Pos
 12

	)

483 
	#SCB_SHCSR_USGFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_USGFAULTPENDED_Pos


	)

485 
	#SCB_SHCSR_SYSTICKACT_Pos
 11

	)

486 
	#SCB_SHCSR_SYSTICKACT_Msk
 (1UL << 
SCB_SHCSR_SYSTICKACT_Pos


	)

488 
	#SCB_SHCSR_PENDSVACT_Pos
 10

	)

489 
	#SCB_SHCSR_PENDSVACT_Msk
 (1UL << 
SCB_SHCSR_PENDSVACT_Pos


	)

491 
	#SCB_SHCSR_MONITORACT_Pos
 8

	)

492 
	#SCB_SHCSR_MONITORACT_Msk
 (1UL << 
SCB_SHCSR_MONITORACT_Pos


	)

494 
	#SCB_SHCSR_SVCALLACT_Pos
 7

	)

495 
	#SCB_SHCSR_SVCALLACT_Msk
 (1UL << 
SCB_SHCSR_SVCALLACT_Pos


	)

497 
	#SCB_SHCSR_USGFAULTACT_Pos
 3

	)

498 
	#SCB_SHCSR_USGFAULTACT_Msk
 (1UL << 
SCB_SHCSR_USGFAULTACT_Pos


	)

500 
	#SCB_SHCSR_BUSFAULTACT_Pos
 1

	)

501 
	#SCB_SHCSR_BUSFAULTACT_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTACT_Pos


	)

503 
	#SCB_SHCSR_MEMFAULTACT_Pos
 0

	)

504 
	#SCB_SHCSR_MEMFAULTACT_Msk
 (1UL << 
SCB_SHCSR_MEMFAULTACT_Pos


	)

507 
	#SCB_CFSR_USGFAULTSR_Pos
 16

	)

508 
	#SCB_CFSR_USGFAULTSR_Msk
 (0xFFFFUL << 
SCB_CFSR_USGFAULTSR_Pos


	)

510 
	#SCB_CFSR_BUSFAULTSR_Pos
 8

	)

511 
	#SCB_CFSR_BUSFAULTSR_Msk
 (0xFFUL << 
SCB_CFSR_BUSFAULTSR_Pos


	)

513 
	#SCB_CFSR_MEMFAULTSR_Pos
 0

	)

514 
	#SCB_CFSR_MEMFAULTSR_Msk
 (0xFFUL << 
SCB_CFSR_MEMFAULTSR_Pos


	)

517 
	#SCB_HFSR_DEBUGEVT_Pos
 31

	)

518 
	#SCB_HFSR_DEBUGEVT_Msk
 (1UL << 
SCB_HFSR_DEBUGEVT_Pos


	)

520 
	#SCB_HFSR_FORCED_Pos
 30

	)

521 
	#SCB_HFSR_FORCED_Msk
 (1UL << 
SCB_HFSR_FORCED_Pos


	)

523 
	#SCB_HFSR_VECTTBL_Pos
 1

	)

524 
	#SCB_HFSR_VECTTBL_Msk
 (1UL << 
SCB_HFSR_VECTTBL_Pos


	)

527 
	#SCB_DFSR_EXTERNAL_Pos
 4

	)

528 
	#SCB_DFSR_EXTERNAL_Msk
 (1UL << 
SCB_DFSR_EXTERNAL_Pos


	)

530 
	#SCB_DFSR_VCATCH_Pos
 3

	)

531 
	#SCB_DFSR_VCATCH_Msk
 (1UL << 
SCB_DFSR_VCATCH_Pos


	)

533 
	#SCB_DFSR_DWTTRAP_Pos
 2

	)

534 
	#SCB_DFSR_DWTTRAP_Msk
 (1UL << 
SCB_DFSR_DWTTRAP_Pos


	)

536 
	#SCB_DFSR_BKPT_Pos
 1

	)

537 
	#SCB_DFSR_BKPT_Msk
 (1UL << 
SCB_DFSR_BKPT_Pos


	)

539 
	#SCB_DFSR_HALTED_Pos
 0

	)

540 
	#SCB_DFSR_HALTED_Msk
 (1UL << 
SCB_DFSR_HALTED_Pos


	)

555 
ut32_t
 
	mRESERVED0
[1];

556 
__I
 
ut32_t
 
	mICTR
;

557 #i((
defed
 
__CM3_REV
) && (__CM3_REV >= 0x200))

558 
__IO
 
ut32_t
 
	mACTLR
;

560 
ut32_t
 
	mRESERVED1
[1];

562 } 
	tSCnSCB_Ty
;

565 
	#SCnSCB_ICTR_INTLINESNUM_Pos
 0

	)

566 
	#SCnSCB_ICTR_INTLINESNUM_Msk
 (0xFUL << 
SCnSCB_ICTR_INTLINESNUM_Pos


	)

570 
	#SCnSCB_ACTLR_DISFOLD_Pos
 2

	)

571 
	#SCnSCB_ACTLR_DISFOLD_Msk
 (1UL << 
SCnSCB_ACTLR_DISFOLD_Pos


	)

573 
	#SCnSCB_ACTLR_DISDEFWBUF_Pos
 1

	)

574 
	#SCnSCB_ACTLR_DISDEFWBUF_Msk
 (1UL << 
SCnSCB_ACTLR_DISDEFWBUF_Pos


	)

576 
	#SCnSCB_ACTLR_DISMCYCINT_Pos
 0

	)

577 
	#SCnSCB_ACTLR_DISMCYCINT_Msk
 (1UL << 
SCnSCB_ACTLR_DISMCYCINT_Pos


	)

592 
__IO
 
ut32_t
 
	mCTRL
;

593 
__IO
 
ut32_t
 
	mLOAD
;

594 
__IO
 
ut32_t
 
	mVAL
;

595 
__I
 
ut32_t
 
	mCALIB
;

596 } 
	tSysTick_Ty
;

599 
	#SysTick_CTRL_COUNTFLAG_Pos
 16

	)

600 
	#SysTick_CTRL_COUNTFLAG_Msk
 (1UL << 
SysTick_CTRL_COUNTFLAG_Pos


	)

602 
	#SysTick_CTRL_CLKSOURCE_Pos
 2

	)

603 
	#SysTick_CTRL_CLKSOURCE_Msk
 (1UL << 
SysTick_CTRL_CLKSOURCE_Pos


	)

605 
	#SysTick_CTRL_TICKINT_Pos
 1

	)

606 
	#SysTick_CTRL_TICKINT_Msk
 (1UL << 
SysTick_CTRL_TICKINT_Pos


	)

608 
	#SysTick_CTRL_ENABLE_Pos
 0

	)

609 
	#SysTick_CTRL_ENABLE_Msk
 (1UL << 
SysTick_CTRL_ENABLE_Pos


	)

612 
	#SysTick_LOAD_RELOAD_Pos
 0

	)

613 
	#SysTick_LOAD_RELOAD_Msk
 (0xFFFFFFUL << 
SysTick_LOAD_RELOAD_Pos


	)

616 
	#SysTick_VAL_CURRENT_Pos
 0

	)

617 
	#SysTick_VAL_CURRENT_Msk
 (0xFFFFFFUL << 
SysTick_VAL_CURRENT_Pos


	)

620 
	#SysTick_CALIB_NOREF_Pos
 31

	)

621 
	#SysTick_CALIB_NOREF_Msk
 (1UL << 
SysTick_CALIB_NOREF_Pos


	)

623 
	#SysTick_CALIB_SKEW_Pos
 30

	)

624 
	#SysTick_CALIB_SKEW_Msk
 (1UL << 
SysTick_CALIB_SKEW_Pos


	)

626 
	#SysTick_CALIB_TENMS_Pos
 0

	)

627 
	#SysTick_CALIB_TENMS_Msk
 (0xFFFFFFUL << 
SysTick_VAL_CURRENT_Pos


	)

642 
__O
 union

644 
__O
 
ut8_t
 
	mu8
;

645 
__O
 
ut16_t
 
	mu16
;

646 
__O
 
ut32_t
 
	mu32
;

647 } 
	mPORT
 [32];

648 
ut32_t
 
	mRESERVED0
[864];

649 
__IO
 
ut32_t
 
	mTER
;

650 
ut32_t
 
	mRESERVED1
[15];

651 
__IO
 
ut32_t
 
	mTPR
;

652 
ut32_t
 
	mRESERVED2
[15];

653 
__IO
 
ut32_t
 
	mTCR
;

654 
ut32_t
 
	mRESERVED3
[29];

655 
__O
 
ut32_t
 
	mIWR
;

656 
__I
 
ut32_t
 
	mIRR
;

657 
__IO
 
ut32_t
 
	mIMCR
;

658 
ut32_t
 
	mRESERVED4
[43];

659 
__O
 
ut32_t
 
	mLAR
;

660 
__I
 
ut32_t
 
	mLSR
;

661 
ut32_t
 
	mRESERVED5
[6];

662 
__I
 
ut32_t
 
	mPID4
;

663 
__I
 
ut32_t
 
	mPID5
;

664 
__I
 
ut32_t
 
	mPID6
;

665 
__I
 
ut32_t
 
	mPID7
;

666 
__I
 
ut32_t
 
	mPID0
;

667 
__I
 
ut32_t
 
	mPID1
;

668 
__I
 
ut32_t
 
	mPID2
;

669 
__I
 
ut32_t
 
	mPID3
;

670 
__I
 
ut32_t
 
	mCID0
;

671 
__I
 
ut32_t
 
	mCID1
;

672 
__I
 
ut32_t
 
	mCID2
;

673 
__I
 
ut32_t
 
	mCID3
;

674 } 
	tITM_Ty
;

677 
	#ITM_TPR_PRIVMASK_Pos
 0

	)

678 
	#ITM_TPR_PRIVMASK_Msk
 (0xFUL << 
ITM_TPR_PRIVMASK_Pos


	)

681 
	#ITM_TCR_BUSY_Pos
 23

	)

682 
	#ITM_TCR_BUSY_Msk
 (1UL << 
ITM_TCR_BUSY_Pos


	)

684 
	#ITM_TCR_TBusID_Pos
 16

	)

685 
	#ITM_TCR_TBusID_Msk
 (0x7FUL << 
ITM_TCR_TBusID_Pos


	)

687 
	#ITM_TCR_GTSFREQ_Pos
 10

	)

688 
	#ITM_TCR_GTSFREQ_Msk
 (3UL << 
ITM_TCR_GTSFREQ_Pos


	)

690 
	#ITM_TCR_TSPs_Pos
 8

	)

691 
	#ITM_TCR_TSPs_Msk
 (3UL << 
ITM_TCR_TSPs_Pos


	)

693 
	#ITM_TCR_SWOENA_Pos
 4

	)

694 
	#ITM_TCR_SWOENA_Msk
 (1UL << 
ITM_TCR_SWOENA_Pos


	)

696 
	#ITM_TCR_DWTENA_Pos
 3

	)

697 
	#ITM_TCR_DWTENA_Msk
 (1UL << 
ITM_TCR_DWTENA_Pos


	)

699 
	#ITM_TCR_SYNCENA_Pos
 2

	)

700 
	#ITM_TCR_SYNCENA_Msk
 (1UL << 
ITM_TCR_SYNCENA_Pos


	)

702 
	#ITM_TCR_TSENA_Pos
 1

	)

703 
	#ITM_TCR_TSENA_Msk
 (1UL << 
ITM_TCR_TSENA_Pos


	)

705 
	#ITM_TCR_ITMENA_Pos
 0

	)

706 
	#ITM_TCR_ITMENA_Msk
 (1UL << 
ITM_TCR_ITMENA_Pos


	)

709 
	#ITM_IWR_ATVALIDM_Pos
 0

	)

710 
	#ITM_IWR_ATVALIDM_Msk
 (1UL << 
ITM_IWR_ATVALIDM_Pos


	)

713 
	#ITM_IRR_ATREADYM_Pos
 0

	)

714 
	#ITM_IRR_ATREADYM_Msk
 (1UL << 
ITM_IRR_ATREADYM_Pos


	)

717 
	#ITM_IMCR_INTEGRATION_Pos
 0

	)

718 
	#ITM_IMCR_INTEGRATION_Msk
 (1UL << 
ITM_IMCR_INTEGRATION_Pos


	)

721 
	#ITM_LSR_ByAcc_Pos
 2

	)

722 
	#ITM_LSR_ByAcc_Msk
 (1UL << 
ITM_LSR_ByAcc_Pos


	)

724 
	#ITM_LSR_Acss_Pos
 1

	)

725 
	#ITM_LSR_Acss_Msk
 (1UL << 
ITM_LSR_Acss_Pos


	)

727 
	#ITM_LSR_P_Pos
 0

	)

728 
	#ITM_LSR_P_Msk
 (1UL << 
ITM_LSR_P_Pos


	)

743 
__IO
 
ut32_t
 
	mCTRL
;

744 
__IO
 
ut32_t
 
	mCYCCNT
;

745 
__IO
 
ut32_t
 
	mCPICNT
;

746 
__IO
 
ut32_t
 
	mEXCCNT
;

747 
__IO
 
ut32_t
 
	mSLEEPCNT
;

748 
__IO
 
ut32_t
 
	mLSUCNT
;

749 
__IO
 
ut32_t
 
	mFOLDCNT
;

750 
__I
 
ut32_t
 
	mPCSR
;

751 
__IO
 
ut32_t
 
	mCOMP0
;

752 
__IO
 
ut32_t
 
	mMASK0
;

753 
__IO
 
ut32_t
 
	mFUNCTION0
;

754 
ut32_t
 
	mRESERVED0
[1];

755 
__IO
 
ut32_t
 
	mCOMP1
;

756 
__IO
 
ut32_t
 
	mMASK1
;

757 
__IO
 
ut32_t
 
	mFUNCTION1
;

758 
ut32_t
 
	mRESERVED1
[1];

759 
__IO
 
ut32_t
 
	mCOMP2
;

760 
__IO
 
ut32_t
 
	mMASK2
;

761 
__IO
 
ut32_t
 
	mFUNCTION2
;

762 
ut32_t
 
	mRESERVED2
[1];

763 
__IO
 
ut32_t
 
	mCOMP3
;

764 
__IO
 
ut32_t
 
	mMASK3
;

765 
__IO
 
ut32_t
 
	mFUNCTION3
;

766 } 
	tDWT_Ty
;

769 
	#DWT_CTRL_NUMCOMP_Pos
 28

	)

770 
	#DWT_CTRL_NUMCOMP_Msk
 (0xFUL << 
DWT_CTRL_NUMCOMP_Pos


	)

772 
	#DWT_CTRL_NOTRCPKT_Pos
 27

	)

773 
	#DWT_CTRL_NOTRCPKT_Msk
 (0x1UL << 
DWT_CTRL_NOTRCPKT_Pos


	)

775 
	#DWT_CTRL_NOEXTTRIG_Pos
 26

	)

776 
	#DWT_CTRL_NOEXTTRIG_Msk
 (0x1UL << 
DWT_CTRL_NOEXTTRIG_Pos


	)

778 
	#DWT_CTRL_NOCYCCNT_Pos
 25

	)

779 
	#DWT_CTRL_NOCYCCNT_Msk
 (0x1UL << 
DWT_CTRL_NOCYCCNT_Pos


	)

781 
	#DWT_CTRL_NOPRFCNT_Pos
 24

	)

782 
	#DWT_CTRL_NOPRFCNT_Msk
 (0x1UL << 
DWT_CTRL_NOPRFCNT_Pos


	)

784 
	#DWT_CTRL_CYCEVTENA_Pos
 22

	)

785 
	#DWT_CTRL_CYCEVTENA_Msk
 (0x1UL << 
DWT_CTRL_CYCEVTENA_Pos


	)

787 
	#DWT_CTRL_FOLDEVTENA_Pos
 21

	)

788 
	#DWT_CTRL_FOLDEVTENA_Msk
 (0x1UL << 
DWT_CTRL_FOLDEVTENA_Pos


	)

790 
	#DWT_CTRL_LSUEVTENA_Pos
 20

	)

791 
	#DWT_CTRL_LSUEVTENA_Msk
 (0x1UL << 
DWT_CTRL_LSUEVTENA_Pos


	)

793 
	#DWT_CTRL_SLEEPEVTENA_Pos
 19

	)

794 
	#DWT_CTRL_SLEEPEVTENA_Msk
 (0x1UL << 
DWT_CTRL_SLEEPEVTENA_Pos


	)

796 
	#DWT_CTRL_EXCEVTENA_Pos
 18

	)

797 
	#DWT_CTRL_EXCEVTENA_Msk
 (0x1UL << 
DWT_CTRL_EXCEVTENA_Pos


	)

799 
	#DWT_CTRL_CPIEVTENA_Pos
 17

	)

800 
	#DWT_CTRL_CPIEVTENA_Msk
 (0x1UL << 
DWT_CTRL_CPIEVTENA_Pos


	)

802 
	#DWT_CTRL_EXCTRCENA_Pos
 16

	)

803 
	#DWT_CTRL_EXCTRCENA_Msk
 (0x1UL << 
DWT_CTRL_EXCTRCENA_Pos


	)

805 
	#DWT_CTRL_PCSAMPLENA_Pos
 12

	)

806 
	#DWT_CTRL_PCSAMPLENA_Msk
 (0x1UL << 
DWT_CTRL_PCSAMPLENA_Pos


	)

808 
	#DWT_CTRL_SYNCTAP_Pos
 10

	)

809 
	#DWT_CTRL_SYNCTAP_Msk
 (0x3UL << 
DWT_CTRL_SYNCTAP_Pos


	)

811 
	#DWT_CTRL_CYCTAP_Pos
 9

	)

812 
	#DWT_CTRL_CYCTAP_Msk
 (0x1UL << 
DWT_CTRL_CYCTAP_Pos


	)

814 
	#DWT_CTRL_POSTINIT_Pos
 5

	)

815 
	#DWT_CTRL_POSTINIT_Msk
 (0xFUL << 
DWT_CTRL_POSTINIT_Pos


	)

817 
	#DWT_CTRL_POSTPRESET_Pos
 1

	)

818 
	#DWT_CTRL_POSTPRESET_Msk
 (0xFUL << 
DWT_CTRL_POSTPRESET_Pos


	)

820 
	#DWT_CTRL_CYCCNTENA_Pos
 0

	)

821 
	#DWT_CTRL_CYCCNTENA_Msk
 (0x1UL << 
DWT_CTRL_CYCCNTENA_Pos


	)

824 
	#DWT_CPICNT_CPICNT_Pos
 0

	)

825 
	#DWT_CPICNT_CPICNT_Msk
 (0xFFUL << 
DWT_CPICNT_CPICNT_Pos


	)

828 
	#DWT_EXCCNT_EXCCNT_Pos
 0

	)

829 
	#DWT_EXCCNT_EXCCNT_Msk
 (0xFFUL << 
DWT_EXCCNT_EXCCNT_Pos


	)

832 
	#DWT_SLEEPCNT_SLEEPCNT_Pos
 0

	)

833 
	#DWT_SLEEPCNT_SLEEPCNT_Msk
 (0xFFUL << 
DWT_SLEEPCNT_SLEEPCNT_Pos


	)

836 
	#DWT_LSUCNT_LSUCNT_Pos
 0

	)

837 
	#DWT_LSUCNT_LSUCNT_Msk
 (0xFFUL << 
DWT_LSUCNT_LSUCNT_Pos


	)

840 
	#DWT_FOLDCNT_FOLDCNT_Pos
 0

	)

841 
	#DWT_FOLDCNT_FOLDCNT_Msk
 (0xFFUL << 
DWT_FOLDCNT_FOLDCNT_Pos


	)

844 
	#DWT_MASK_MASK_Pos
 0

	)

845 
	#DWT_MASK_MASK_Msk
 (0x1FUL << 
DWT_MASK_MASK_Pos


	)

848 
	#DWT_FUNCTION_MATCHED_Pos
 24

	)

849 
	#DWT_FUNCTION_MATCHED_Msk
 (0x1UL << 
DWT_FUNCTION_MATCHED_Pos


	)

851 
	#DWT_FUNCTION_DATAVADDR1_Pos
 16

	)

852 
	#DWT_FUNCTION_DATAVADDR1_Msk
 (0xFUL << 
DWT_FUNCTION_DATAVADDR1_Pos


	)

854 
	#DWT_FUNCTION_DATAVADDR0_Pos
 12

	)

855 
	#DWT_FUNCTION_DATAVADDR0_Msk
 (0xFUL << 
DWT_FUNCTION_DATAVADDR0_Pos


	)

857 
	#DWT_FUNCTION_DATAVSIZE_Pos
 10

	)

858 
	#DWT_FUNCTION_DATAVSIZE_Msk
 (0x3UL << 
DWT_FUNCTION_DATAVSIZE_Pos


	)

860 
	#DWT_FUNCTION_LNK1ENA_Pos
 9

	)

861 
	#DWT_FUNCTION_LNK1ENA_Msk
 (0x1UL << 
DWT_FUNCTION_LNK1ENA_Pos


	)

863 
	#DWT_FUNCTION_DATAVMATCH_Pos
 8

	)

864 
	#DWT_FUNCTION_DATAVMATCH_Msk
 (0x1UL << 
DWT_FUNCTION_DATAVMATCH_Pos


	)

866 
	#DWT_FUNCTION_CYCMATCH_Pos
 7

	)

867 
	#DWT_FUNCTION_CYCMATCH_Msk
 (0x1UL << 
DWT_FUNCTION_CYCMATCH_Pos


	)

869 
	#DWT_FUNCTION_EMITRANGE_Pos
 5

	)

870 
	#DWT_FUNCTION_EMITRANGE_Msk
 (0x1UL << 
DWT_FUNCTION_EMITRANGE_Pos


	)

872 
	#DWT_FUNCTION_FUNCTION_Pos
 0

	)

873 
	#DWT_FUNCTION_FUNCTION_Msk
 (0xFUL << 
DWT_FUNCTION_FUNCTION_Pos


	)

888 
__IO
 
ut32_t
 
	mSSPSR
;

889 
__IO
 
ut32_t
 
	mCSPSR
;

890 
ut32_t
 
	mRESERVED0
[2];

891 
__IO
 
ut32_t
 
	mACPR
;

892 
ut32_t
 
	mRESERVED1
[55];

893 
__IO
 
ut32_t
 
	mSPPR
;

894 
ut32_t
 
	mRESERVED2
[131];

895 
__I
 
ut32_t
 
	mFFSR
;

896 
__IO
 
ut32_t
 
	mFFCR
;

897 
__I
 
ut32_t
 
	mFSCR
;

898 
ut32_t
 
	mRESERVED3
[759];

899 
__I
 
ut32_t
 
	mTRIGGER
;

900 
__I
 
ut32_t
 
	mFIFO0
;

901 
__I
 
ut32_t
 
	mITATBCTR2
;

902 
ut32_t
 
	mRESERVED4
[1];

903 
__I
 
ut32_t
 
	mITATBCTR0
;

904 
__I
 
ut32_t
 
	mFIFO1
;

905 
__IO
 
ut32_t
 
	mITCTRL
;

906 
ut32_t
 
	mRESERVED5
[39];

907 
__IO
 
ut32_t
 
	mCLAIMSET
;

908 
__IO
 
ut32_t
 
	mCLAIMCLR
;

909 
ut32_t
 
	mRESERVED7
[8];

910 
__I
 
ut32_t
 
	mDEVID
;

911 
__I
 
ut32_t
 
	mDEVTYPE
;

912 } 
	tTPI_Ty
;

915 
	#TPI_ACPR_PRESCALER_Pos
 0

	)

916 
	#TPI_ACPR_PRESCALER_Msk
 (0x1FFFUL << 
TPI_ACPR_PRESCALER_Pos


	)

919 
	#TPI_SPPR_TXMODE_Pos
 0

	)

920 
	#TPI_SPPR_TXMODE_Msk
 (0x3UL << 
TPI_SPPR_TXMODE_Pos


	)

923 
	#TPI_FFSR_FtNSt_Pos
 3

	)

924 
	#TPI_FFSR_FtNSt_Msk
 (0x1UL << 
TPI_FFSR_FtNSt_Pos


	)

926 
	#TPI_FFSR_TCP_Pos
 2

	)

927 
	#TPI_FFSR_TCP_Msk
 (0x1UL << 
TPI_FFSR_TCP_Pos


	)

929 
	#TPI_FFSR_FtStݳd_Pos
 1

	)

930 
	#TPI_FFSR_FtStݳd_Msk
 (0x1UL << 
TPI_FFSR_FtStݳd_Pos


	)

932 
	#TPI_FFSR_FlInProg_Pos
 0

	)

933 
	#TPI_FFSR_FlInProg_Msk
 (0x1UL << 
TPI_FFSR_FlInProg_Pos


	)

936 
	#TPI_FFCR_TrigIn_Pos
 8

	)

937 
	#TPI_FFCR_TrigIn_Msk
 (0x1UL << 
TPI_FFCR_TrigIn_Pos


	)

939 
	#TPI_FFCR_EnFCt_Pos
 1

	)

940 
	#TPI_FFCR_EnFCt_Msk
 (0x1UL << 
TPI_FFCR_EnFCt_Pos


	)

943 
	#TPI_TRIGGER_TRIGGER_Pos
 0

	)

944 
	#TPI_TRIGGER_TRIGGER_Msk
 (0x1UL << 
TPI_TRIGGER_TRIGGER_Pos


	)

947 
	#TPI_FIFO0_ITM_ATVALID_Pos
 29

	)

948 
	#TPI_FIFO0_ITM_ATVALID_Msk
 (0x3UL << 
TPI_FIFO0_ITM_ATVALID_Pos


	)

950 
	#TPI_FIFO0_ITM_bycou_Pos
 27

	)

951 
	#TPI_FIFO0_ITM_bycou_Msk
 (0x3UL << 
TPI_FIFO0_ITM_bycou_Pos


	)

953 
	#TPI_FIFO0_ETM_ATVALID_Pos
 26

	)

954 
	#TPI_FIFO0_ETM_ATVALID_Msk
 (0x3UL << 
TPI_FIFO0_ETM_ATVALID_Pos


	)

956 
	#TPI_FIFO0_ETM_bycou_Pos
 24

	)

957 
	#TPI_FIFO0_ETM_bycou_Msk
 (0x3UL << 
TPI_FIFO0_ETM_bycou_Pos


	)

959 
	#TPI_FIFO0_ETM2_Pos
 16

	)

960 
	#TPI_FIFO0_ETM2_Msk
 (0xFFUL << 
TPI_FIFO0_ETM2_Pos


	)

962 
	#TPI_FIFO0_ETM1_Pos
 8

	)

963 
	#TPI_FIFO0_ETM1_Msk
 (0xFFUL << 
TPI_FIFO0_ETM1_Pos


	)

965 
	#TPI_FIFO0_ETM0_Pos
 0

	)

966 
	#TPI_FIFO0_ETM0_Msk
 (0xFFUL << 
TPI_FIFO0_ETM0_Pos


	)

969 
	#TPI_ITATBCTR2_ATREADY_Pos
 0

	)

970 
	#TPI_ITATBCTR2_ATREADY_Msk
 (0x1UL << 
TPI_ITATBCTR2_ATREADY_Pos


	)

973 
	#TPI_FIFO1_ITM_ATVALID_Pos
 29

	)

974 
	#TPI_FIFO1_ITM_ATVALID_Msk
 (0x3UL << 
TPI_FIFO1_ITM_ATVALID_Pos


	)

976 
	#TPI_FIFO1_ITM_bycou_Pos
 27

	)

977 
	#TPI_FIFO1_ITM_bycou_Msk
 (0x3UL << 
TPI_FIFO1_ITM_bycou_Pos


	)

979 
	#TPI_FIFO1_ETM_ATVALID_Pos
 26

	)

980 
	#TPI_FIFO1_ETM_ATVALID_Msk
 (0x3UL << 
TPI_FIFO1_ETM_ATVALID_Pos


	)

982 
	#TPI_FIFO1_ETM_bycou_Pos
 24

	)

983 
	#TPI_FIFO1_ETM_bycou_Msk
 (0x3UL << 
TPI_FIFO1_ETM_bycou_Pos


	)

985 
	#TPI_FIFO1_ITM2_Pos
 16

	)

986 
	#TPI_FIFO1_ITM2_Msk
 (0xFFUL << 
TPI_FIFO1_ITM2_Pos


	)

988 
	#TPI_FIFO1_ITM1_Pos
 8

	)

989 
	#TPI_FIFO1_ITM1_Msk
 (0xFFUL << 
TPI_FIFO1_ITM1_Pos


	)

991 
	#TPI_FIFO1_ITM0_Pos
 0

	)

992 
	#TPI_FIFO1_ITM0_Msk
 (0xFFUL << 
TPI_FIFO1_ITM0_Pos


	)

995 
	#TPI_ITATBCTR0_ATREADY_Pos
 0

	)

996 
	#TPI_ITATBCTR0_ATREADY_Msk
 (0x1UL << 
TPI_ITATBCTR0_ATREADY_Pos


	)

999 
	#TPI_ITCTRL_Mode_Pos
 0

	)

1000 
	#TPI_ITCTRL_Mode_Msk
 (0x1UL << 
TPI_ITCTRL_Mode_Pos


	)

1003 
	#TPI_DEVID_NRZVALID_Pos
 11

	)

1004 
	#TPI_DEVID_NRZVALID_Msk
 (0x1UL << 
TPI_DEVID_NRZVALID_Pos


	)

1006 
	#TPI_DEVID_MANCVALID_Pos
 10

	)

1007 
	#TPI_DEVID_MANCVALID_Msk
 (0x1UL << 
TPI_DEVID_MANCVALID_Pos


	)

1009 
	#TPI_DEVID_PTINVALID_Pos
 9

	)

1010 
	#TPI_DEVID_PTINVALID_Msk
 (0x1UL << 
TPI_DEVID_PTINVALID_Pos


	)

1012 
	#TPI_DEVID_MBufSz_Pos
 6

	)

1013 
	#TPI_DEVID_MBufSz_Msk
 (0x7UL << 
TPI_DEVID_MBufSz_Pos


	)

1015 
	#TPI_DEVID_AsynClkIn_Pos
 5

	)

1016 
	#TPI_DEVID_AsynClkIn_Msk
 (0x1UL << 
TPI_DEVID_AsynClkIn_Pos


	)

1018 
	#TPI_DEVID_NrTIut_Pos
 0

	)

1019 
	#TPI_DEVID_NrTIut_Msk
 (0x1FUL << 
TPI_DEVID_NrTIut_Pos


	)

1022 
	#TPI_DEVTYPE_SubTy_Pos
 0

	)

1023 
	#TPI_DEVTYPE_SubTy_Msk
 (0xFUL << 
TPI_DEVTYPE_SubTy_Pos


	)

1025 
	#TPI_DEVTYPE_MajTy_Pos
 4

	)

1026 
	#TPI_DEVTYPE_MajTy_Msk
 (0xFUL << 
TPI_DEVTYPE_MajTy_Pos


	)

1031 #i(
__MPU_PRESENT
 == 1)

1042 
__I
 
ut32_t
 
	mTYPE
;

1043 
__IO
 
ut32_t
 
	mCTRL
;

1044 
__IO
 
ut32_t
 
	mRNR
;

1045 
__IO
 
ut32_t
 
	mRBAR
;

1046 
__IO
 
ut32_t
 
	mRASR
;

1047 
__IO
 
ut32_t
 
	mRBAR_A1
;

1048 
__IO
 
ut32_t
 
	mRASR_A1
;

1049 
__IO
 
ut32_t
 
	mRBAR_A2
;

1050 
__IO
 
ut32_t
 
	mRASR_A2
;

1051 
__IO
 
ut32_t
 
	mRBAR_A3
;

1052 
__IO
 
ut32_t
 
	mRASR_A3
;

1053 } 
	tMPU_Ty
;

1056 
	#MPU_TYPE_IREGION_Pos
 16

	)

1057 
	#MPU_TYPE_IREGION_Msk
 (0xFFUL << 
MPU_TYPE_IREGION_Pos


	)

1059 
	#MPU_TYPE_DREGION_Pos
 8

	)

1060 
	#MPU_TYPE_DREGION_Msk
 (0xFFUL << 
MPU_TYPE_DREGION_Pos


	)

1062 
	#MPU_TYPE_SEPARATE_Pos
 0

	)

1063 
	#MPU_TYPE_SEPARATE_Msk
 (1UL << 
MPU_TYPE_SEPARATE_Pos


	)

1066 
	#MPU_CTRL_PRIVDEFENA_Pos
 2

	)

1067 
	#MPU_CTRL_PRIVDEFENA_Msk
 (1UL << 
MPU_CTRL_PRIVDEFENA_Pos


	)

1069 
	#MPU_CTRL_HFNMIENA_Pos
 1

	)

1070 
	#MPU_CTRL_HFNMIENA_Msk
 (1UL << 
MPU_CTRL_HFNMIENA_Pos


	)

1072 
	#MPU_CTRL_ENABLE_Pos
 0

	)

1073 
	#MPU_CTRL_ENABLE_Msk
 (1UL << 
MPU_CTRL_ENABLE_Pos


	)

1076 
	#MPU_RNR_REGION_Pos
 0

	)

1077 
	#MPU_RNR_REGION_Msk
 (0xFFUL << 
MPU_RNR_REGION_Pos


	)

1080 
	#MPU_RBAR_ADDR_Pos
 5

	)

1081 
	#MPU_RBAR_ADDR_Msk
 (0x7FFFFFFUL << 
MPU_RBAR_ADDR_Pos


	)

1083 
	#MPU_RBAR_VALID_Pos
 4

	)

1084 
	#MPU_RBAR_VALID_Msk
 (1UL << 
MPU_RBAR_VALID_Pos


	)

1086 
	#MPU_RBAR_REGION_Pos
 0

	)

1087 
	#MPU_RBAR_REGION_Msk
 (0xFUL << 
MPU_RBAR_REGION_Pos


	)

1090 
	#MPU_RASR_ATTRS_Pos
 16

	)

1091 
	#MPU_RASR_ATTRS_Msk
 (0xFFFFUL << 
MPU_RASR_ATTRS_Pos


	)

1093 
	#MPU_RASR_XN_Pos
 28

	)

1094 
	#MPU_RASR_XN_Msk
 (1UL << 
MPU_RASR_XN_Pos


	)

1096 
	#MPU_RASR_AP_Pos
 24

	)

1097 
	#MPU_RASR_AP_Msk
 (0x7UL << 
MPU_RASR_AP_Pos


	)

1099 
	#MPU_RASR_TEX_Pos
 19

	)

1100 
	#MPU_RASR_TEX_Msk
 (0x7UL << 
MPU_RASR_TEX_Pos


	)

1102 
	#MPU_RASR_S_Pos
 18

	)

1103 
	#MPU_RASR_S_Msk
 (1UL << 
MPU_RASR_S_Pos


	)

1105 
	#MPU_RASR_C_Pos
 17

	)

1106 
	#MPU_RASR_C_Msk
 (1UL << 
MPU_RASR_C_Pos


	)

1108 
	#MPU_RASR_B_Pos
 16

	)

1109 
	#MPU_RASR_B_Msk
 (1UL << 
MPU_RASR_B_Pos


	)

1111 
	#MPU_RASR_SRD_Pos
 8

	)

1112 
	#MPU_RASR_SRD_Msk
 (0xFFUL << 
MPU_RASR_SRD_Pos


	)

1114 
	#MPU_RASR_SIZE_Pos
 1

	)

1115 
	#MPU_RASR_SIZE_Msk
 (0x1FUL << 
MPU_RASR_SIZE_Pos


	)

1117 
	#MPU_RASR_ENABLE_Pos
 0

	)

1118 
	#MPU_RASR_ENABLE_Msk
 (1UL << 
MPU_RASR_ENABLE_Pos


	)

1134 
__IO
 
ut32_t
 
	mDHCSR
;

1135 
__O
 
ut32_t
 
	mDCRSR
;

1136 
__IO
 
ut32_t
 
	mDCRDR
;

1137 
__IO
 
ut32_t
 
	mDEMCR
;

1138 } 
	tCeDebug_Ty
;

1141 
	#CeDebug_DHCSR_DBGKEY_Pos
 16

	)

1142 
	#CeDebug_DHCSR_DBGKEY_Msk
 (0xFFFFUL << 
CeDebug_DHCSR_DBGKEY_Pos


	)

1144 
	#CeDebug_DHCSR_S_RESET_ST_Pos
 25

	)

1145 
	#CeDebug_DHCSR_S_RESET_ST_Msk
 (1UL << 
CeDebug_DHCSR_S_RESET_ST_Pos


	)

1147 
	#CeDebug_DHCSR_S_RETIRE_ST_Pos
 24

	)

1148 
	#CeDebug_DHCSR_S_RETIRE_ST_Msk
 (1UL << 
CeDebug_DHCSR_S_RETIRE_ST_Pos


	)

1150 
	#CeDebug_DHCSR_S_LOCKUP_Pos
 19

	)

1151 
	#CeDebug_DHCSR_S_LOCKUP_Msk
 (1UL << 
CeDebug_DHCSR_S_LOCKUP_Pos


	)

1153 
	#CeDebug_DHCSR_S_SLEEP_Pos
 18

	)

1154 
	#CeDebug_DHCSR_S_SLEEP_Msk
 (1UL << 
CeDebug_DHCSR_S_SLEEP_Pos


	)

1156 
	#CeDebug_DHCSR_S_HALT_Pos
 17

	)

1157 
	#CeDebug_DHCSR_S_HALT_Msk
 (1UL << 
CeDebug_DHCSR_S_HALT_Pos


	)

1159 
	#CeDebug_DHCSR_S_REGRDY_Pos
 16

	)

1160 
	#CeDebug_DHCSR_S_REGRDY_Msk
 (1UL << 
CeDebug_DHCSR_S_REGRDY_Pos


	)

1162 
	#CeDebug_DHCSR_C_SNAPSTALL_Pos
 5

	)

1163 
	#CeDebug_DHCSR_C_SNAPSTALL_Msk
 (1UL << 
CeDebug_DHCSR_C_SNAPSTALL_Pos


	)

1165 
	#CeDebug_DHCSR_C_MASKINTS_Pos
 3

	)

1166 
	#CeDebug_DHCSR_C_MASKINTS_Msk
 (1UL << 
CeDebug_DHCSR_C_MASKINTS_Pos


	)

1168 
	#CeDebug_DHCSR_C_STEP_Pos
 2

	)

1169 
	#CeDebug_DHCSR_C_STEP_Msk
 (1UL << 
CeDebug_DHCSR_C_STEP_Pos


	)

1171 
	#CeDebug_DHCSR_C_HALT_Pos
 1

	)

1172 
	#CeDebug_DHCSR_C_HALT_Msk
 (1UL << 
CeDebug_DHCSR_C_HALT_Pos


	)

1174 
	#CeDebug_DHCSR_C_DEBUGEN_Pos
 0

	)

1175 
	#CeDebug_DHCSR_C_DEBUGEN_Msk
 (1UL << 
CeDebug_DHCSR_C_DEBUGEN_Pos


	)

1178 
	#CeDebug_DCRSR_REGWnR_Pos
 16

	)

1179 
	#CeDebug_DCRSR_REGWnR_Msk
 (1UL << 
CeDebug_DCRSR_REGWnR_Pos


	)

1181 
	#CeDebug_DCRSR_REGSEL_Pos
 0

	)

1182 
	#CeDebug_DCRSR_REGSEL_Msk
 (0x1FUL << 
CeDebug_DCRSR_REGSEL_Pos


	)

1185 
	#CeDebug_DEMCR_TRCENA_Pos
 24

	)

1186 
	#CeDebug_DEMCR_TRCENA_Msk
 (1UL << 
CeDebug_DEMCR_TRCENA_Pos


	)

1188 
	#CeDebug_DEMCR_MON_REQ_Pos
 19

	)

1189 
	#CeDebug_DEMCR_MON_REQ_Msk
 (1UL << 
CeDebug_DEMCR_MON_REQ_Pos


	)

1191 
	#CeDebug_DEMCR_MON_STEP_Pos
 18

	)

1192 
	#CeDebug_DEMCR_MON_STEP_Msk
 (1UL << 
CeDebug_DEMCR_MON_STEP_Pos


	)

1194 
	#CeDebug_DEMCR_MON_PEND_Pos
 17

	)

1195 
	#CeDebug_DEMCR_MON_PEND_Msk
 (1UL << 
CeDebug_DEMCR_MON_PEND_Pos


	)

1197 
	#CeDebug_DEMCR_MON_EN_Pos
 16

	)

1198 
	#CeDebug_DEMCR_MON_EN_Msk
 (1UL << 
CeDebug_DEMCR_MON_EN_Pos


	)

1200 
	#CeDebug_DEMCR_VC_HARDERR_Pos
 10

	)

1201 
	#CeDebug_DEMCR_VC_HARDERR_Msk
 (1UL << 
CeDebug_DEMCR_VC_HARDERR_Pos


	)

1203 
	#CeDebug_DEMCR_VC_INTERR_Pos
 9

	)

1204 
	#CeDebug_DEMCR_VC_INTERR_Msk
 (1UL << 
CeDebug_DEMCR_VC_INTERR_Pos


	)

1206 
	#CeDebug_DEMCR_VC_BUSERR_Pos
 8

	)

1207 
	#CeDebug_DEMCR_VC_BUSERR_Msk
 (1UL << 
CeDebug_DEMCR_VC_BUSERR_Pos


	)

1209 
	#CeDebug_DEMCR_VC_STATERR_Pos
 7

	)

1210 
	#CeDebug_DEMCR_VC_STATERR_Msk
 (1UL << 
CeDebug_DEMCR_VC_STATERR_Pos


	)

1212 
	#CeDebug_DEMCR_VC_CHKERR_Pos
 6

	)

1213 
	#CeDebug_DEMCR_VC_CHKERR_Msk
 (1UL << 
CeDebug_DEMCR_VC_CHKERR_Pos


	)

1215 
	#CeDebug_DEMCR_VC_NOCPERR_Pos
 5

	)

1216 
	#CeDebug_DEMCR_VC_NOCPERR_Msk
 (1UL << 
CeDebug_DEMCR_VC_NOCPERR_Pos


	)

1218 
	#CeDebug_DEMCR_VC_MMERR_Pos
 4

	)

1219 
	#CeDebug_DEMCR_VC_MMERR_Msk
 (1UL << 
CeDebug_DEMCR_VC_MMERR_Pos


	)

1221 
	#CeDebug_DEMCR_VC_CORERESET_Pos
 0

	)

1222 
	#CeDebug_DEMCR_VC_CORERESET_Msk
 (1UL << 
CeDebug_DEMCR_VC_CORERESET_Pos


	)

1234 
	#SCS_BASE
 (0xE000E000UL

	)

1235 
	#ITM_BASE
 (0xE0000000UL

	)

1236 
	#DWT_BASE
 (0xE0001000UL

	)

1237 
	#TPI_BASE
 (0xE0040000UL

	)

1238 
	#CeDebug_BASE
 (0xE000EDF0UL

	)

1239 
	#SysTick_BASE
 (
SCS_BASE
 + 0x0010UL

	)

1240 
	#NVIC_BASE
 (
SCS_BASE
 + 0x0100UL

	)

1241 
	#SCB_BASE
 (
SCS_BASE
 + 0x0D00UL

	)

1243 
	#SCnSCB
 ((
SCnSCB_Ty
 *
SCS_BASE
 )

	)

1244 
	#SCB
 ((
SCB_Ty
 *
SCB_BASE
 )

	)

1245 
	#SysTick
 ((
SysTick_Ty
 *
SysTick_BASE
 )

	)

1246 
	#NVIC
 ((
NVIC_Ty
 *
NVIC_BASE
 )

	)

1247 
	#ITM
 ((
ITM_Ty
 *
ITM_BASE
 )

	)

1248 
	#DWT
 ((
DWT_Ty
 *
DWT_BASE
 )

	)

1249 
	#TPI
 ((
TPI_Ty
 *
TPI_BASE
 )

	)

1250 
	#CeDebug
 ((
CeDebug_Ty
 *
CeDebug_BASE


	)

1252 #i(
__MPU_PRESENT
 == 1)

1253 
	#MPU_BASE
 (
SCS_BASE
 + 0x0D90UL

	)

1254 
	#MPU
 ((
MPU_Ty
 *
MPU_BASE
 )

	)

1291 
__STATIC_INLINE
 
	$NVIC_SPriܙyGroupg
(
ut32_t
 
PriܙyGroup
)

1293 
ut32_t
 
g_vue
;

1294 
ut32_t
 
PriܙyGroupTmp
 = (
PriܙyGroup
 & (uint32_t)0x07);

1296 
g_vue
 = 
SCB
->
AIRCR
;

1297 
g_vue
 &~(
SCB_AIRCR_VECTKEY_Msk
 | 
SCB_AIRCR_PRIGROUP_Msk
);

1298 
g_vue
 = (reg_value |

1299 ((
ut32_t
)0x5FA << 
SCB_AIRCR_VECTKEY_Pos
) |

1300 (
PriܙyGroupTmp
 << 8));

1301 
SCB
->
AIRCR
 = 
g_vue
;

1302 
	}
}

1311 
__STATIC_INLINE
 
ut32_t
 
	$NVIC_GPriܙyGroupg
()

1313  ((
SCB
->
AIRCR
 & 
SCB_AIRCR_PRIGROUP_Msk
>> 
SCB_AIRCR_PRIGROUP_Pos
);

1314 
	}
}

1323 
__STATIC_INLINE
 
	$NVIC_EbIRQ
(
IRQn_Ty
 
IRQn
)

1325 
NVIC
->
ISER
[((
ut32_t
)(
IRQn
) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));

1326 
	}
}

1335 
__STATIC_INLINE
 
	$NVIC_DibIRQ
(
IRQn_Ty
 
IRQn
)

1337 
NVIC
->
ICER
[((
ut32_t
)(
IRQn
) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));

1338 
	}
}

1351 
__STATIC_INLINE
 
ut32_t
 
	$NVIC_GPdgIRQ
(
IRQn_Ty
 
IRQn
)

1353 ((
ut32_t
((
NVIC
->
ISPR
[(ut32_t)(
IRQn
) >> 5] & (1 << ((uint32_t)(IRQn) & 0x1F)))?1:0));

1354 
	}
}

1363 
__STATIC_INLINE
 
	$NVIC_SPdgIRQ
(
IRQn_Ty
 
IRQn
)

1365 
NVIC
->
ISPR
[((
ut32_t
)(
IRQn
) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));

1366 
	}
}

1375 
__STATIC_INLINE
 
	$NVIC_CˬPdgIRQ
(
IRQn_Ty
 
IRQn
)

1377 
NVIC
->
ICPR
[((
ut32_t
)(
IRQn
) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));

1378 
	}
}

1390 
__STATIC_INLINE
 
ut32_t
 
	$NVIC_GAive
(
IRQn_Ty
 
IRQn
)

1392 ((
ut32_t
)((
NVIC
->
IABR
[(ut32_t)(
IRQn
) >> 5] & (1 << ((uint32_t)(IRQn) & 0x1F)))?1:0));

1393 
	}
}

1405 
__STATIC_INLINE
 
	$NVIC_SPriܙy
(
IRQn_Ty
 
IRQn
, 
ut32_t
 
iܙy
)

1407 if(
IRQn
 < 0) {

1408 
SCB
->
SHP
[((
ut32_t
)(
IRQn
& 0xF)-4] = ((
iܙy
 << (8 - 
__NVIC_PRIO_BITS
)) & 0xff); }

1410 
NVIC
->
IP
[(
ut32_t
)(
IRQn
)] = ((
iܙy
 << (8 - 
__NVIC_PRIO_BITS
)) & 0xff); }

1411 
	}
}

1425 
__STATIC_INLINE
 
ut32_t
 
	$NVIC_GPriܙy
(
IRQn_Ty
 
IRQn
)

1428 if(
IRQn
 < 0) {

1429 ((
ut32_t
)(
SCB
->
SHP
[((ut32_t)(
IRQn
& 0xF)-4] >> (8 - 
__NVIC_PRIO_BITS
))); }

1431 ((
ut32_t
)(
NVIC
->
IP
[(ut32_t)(
IRQn
)] >> (8 - 
__NVIC_PRIO_BITS
))); }

1432 
	}
}

1447 
__STATIC_INLINE
 
ut32_t
 
	$NVIC_EncodePriܙy
 (
ut32_t
 
PriܙyGroup
, ut32_
PemPriܙy
, ut32_
SubPriܙy
)

1449 
ut32_t
 
PriܙyGroupTmp
 = (
PriܙyGroup
 & 0x07);

1450 
ut32_t
 
PemPriܙyBs
;

1451 
ut32_t
 
SubPriܙyBs
;

1453 
PemPriܙyBs
 = ((7 - 
PriܙyGroupTmp
> 
__NVIC_PRIO_BITS
) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp;

1454 
SubPriܙyBs
 = ((
PriܙyGroupTmp
 + 
__NVIC_PRIO_BITS
) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;

1457 ((
PemPriܙy
 & ((1 << (
PemPriܙyBs
)- 1)<< 
SubPriܙyBs
) |

1458 ((
SubPriܙy
 & ((1 << (
SubPriܙyBs
 )) - 1)))

1460 
	}
}

1475 
__STATIC_INLINE
 
	$NVIC_DecodePriܙy
 (
ut32_t
 
Priܙy
, ut32_
PriܙyGroup
, ut32_t* 
pPemPriܙy
, ut32_t* 
pSubPriܙy
)

1477 
ut32_t
 
PriܙyGroupTmp
 = (
PriܙyGroup
 & 0x07);

1478 
ut32_t
 
PemPriܙyBs
;

1479 
ut32_t
 
SubPriܙyBs
;

1481 
PemPriܙyBs
 = ((7 - 
PriܙyGroupTmp
> 
__NVIC_PRIO_BITS
) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp;

1482 
SubPriܙyBs
 = ((
PriܙyGroupTmp
 + 
__NVIC_PRIO_BITS
) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;

1484 *
pPemPriܙy
 = (
Priܙy
 >> 
SubPriܙyBs
& ((1 << (
PemPriܙyBs
)) - 1);

1485 *
pSubPriܙy
 = (
Priܙy
 ) & ((1 << (
SubPriܙyBs
 )) - 1);

1486 
	}
}

1493 
__STATIC_INLINE
 
	$NVIC_SyemRet
()

1495 
	`__DSB
();

1497 
SCB
->
AIRCR
 = ((0x5FA << 
SCB_AIRCR_VECTKEY_Pos
) |

1498 (
SCB
->
AIRCR
 & 
SCB_AIRCR_PRIGROUP_Msk
) |

1499 
SCB_AIRCR_SYSRESETREQ_Msk
);

1500 
	`__DSB
();

1502 
	}
}

1515 #i(
__Vd_SysTickCfig
 == 0)

1532 
__STATIC_INLINE
 
ut32_t
 
	$SysTick_Cfig
(
ut32_t
 
ticks
)

1534 i((
ticks
 - 1> 
SysTick_LOAD_RELOAD_Msk
)  (1);

1536 
SysTick
->
LOAD
 = 
ticks
 - 1;

1537 
	`NVIC_SPriܙy
 (
SysTick_IRQn
, (1<<
__NVIC_PRIO_BITS
) - 1);

1538 
SysTick
->
VAL
 = 0;

1539 
SysTick
->
CTRL
 = 
SysTick_CTRL_CLKSOURCE_Msk
 |

1540 
SysTick_CTRL_TICKINT_Msk
 |

1541 
SysTick_CTRL_ENABLE_Msk
;

1543 
	}
}

1558 vީ
t32_t
 
ITM_RxBufr
;

1559 
	#ITM_RXBUFFER_EMPTY
 0x5AA55AA5

	)

1572 
__STATIC_INLINE
 
ut32_t
 
	$ITM_SdCh
 (
ut32_t
 
ch
)

1574 i((
ITM
->
TCR
 & 
ITM_TCR_ITMENA_Msk
) &&

1575 (
ITM
->
TER
 & (1UL << 0) ) )

1577 
ITM
->
PORT
[0].
u32
 == 0);

1578 
ITM
->
PORT
[0].
u8
 = (
ut8_t

ch
;

1580  (
ch
);

1581 
	}
}

1591 
__STATIC_INLINE
 
t32_t
 
	$ITM_ReiveCh
 () {

1592 
t32_t
 
ch
 = -1;

1594 i(
ITM_RxBufr
 !
ITM_RXBUFFER_EMPTY
) {

1595 
ch
 = 
ITM_RxBufr
;

1596 
ITM_RxBufr
 = 
ITM_RXBUFFER_EMPTY
;

1599  (
ch
);

1600 
	}
}

1610 
__STATIC_INLINE
 
t32_t
 
	$ITM_CheckCh
 () {

1612 i(
ITM_RxBufr
 =
ITM_RXBUFFER_EMPTY
) {

1617 
	}
}

1625 #ifde
__lulus


	@inc/cmsis/core_cm4.h

38 #i
defed
 ( 
__ICCARM__
 )

39 #agm
syem_ude


42 #ifde
__lulus


46 #ide
__CORE_CM4_H_GENERIC


47 
	#__CORE_CM4_H_GENERIC


	)

71 
	#__CM4_CMSIS_VERSION_MAIN
 (0x03

	)

72 
	#__CM4_CMSIS_VERSION_SUB
 (0x20

	)

73 
	#__CM4_CMSIS_VERSION
 ((
__CM4_CMSIS_VERSION_MAIN
 << 16| \

	)

74 
__CM4_CMSIS_VERSION_SUB
 )

76 
	#__CORTEX_M
 (0x04

	)

79 #i 
defed
 ( 
__CC_ARM
 )

80 
	#__ASM
 
__asm


	)

81 
	#__INLINE
 
__le


	)

82 
	#__STATIC_INLINE
 
__le


	)

84 #i
defed
 ( 
__ICCARM__
 )

85 
	#__ASM
 
__asm


	)

86 
	#__INLINE
 
le


	)

87 
	#__STATIC_INLINE
 
le


	)

89 #i
defed
 ( 
__TMS470__
 )

90 
	#__ASM
 
__asm


	)

91 
	#__STATIC_INLINE
 
le


	)

93 #i
defed
 ( 
__GNUC__
 )

94 
	#__ASM
 
__asm


	)

95 
	#__INLINE
 
le


	)

96 
	#__STATIC_INLINE
 
le


	)

98 #i
defed
 ( 
__TASKING__
 )

99 
	#__ASM
 
__asm


	)

100 
	#__INLINE
 
le


	)

101 
	#__STATIC_INLINE
 
le


	)

107 #i
defed
 ( 
__CC_ARM
 )

108 #i
defed
 
__TARGET_FPU_VFP


109 #i(
__FPU_PRESENT
 == 1)

110 
	#__FPU_USED
 1

	)

113 
	#__FPU_USED
 0

	)

116 
	#__FPU_USED
 0

	)

119 #i
defed
 ( 
__ICCARM__
 )

120 #i
defed
 
__ARMVFP__


121 #i(
__FPU_PRESENT
 == 1)

122 
	#__FPU_USED
 1

	)

125 
	#__FPU_USED
 0

	)

128 
	#__FPU_USED
 0

	)

131 #i
defed
 ( 
__TMS470__
 )

132 #i
defed
 
__TI_VFP_SUPPORT__


133 #i(
__FPU_PRESENT
 == 1)

134 
	#__FPU_USED
 1

	)

137 
	#__FPU_USED
 0

	)

140 
	#__FPU_USED
 0

	)

143 #i
defed
 ( 
__GNUC__
 )

144 #i
defed
 (
__VFP_FP__
&& !defed(
__SOFTFP__
)

145 #i(
__FPU_PRESENT
 == 1)

146 
	#__FPU_USED
 1

	)

149 
	#__FPU_USED
 0

	)

152 
	#__FPU_USED
 0

	)

155 #i
defed
 ( 
__TASKING__
 )

156 #i
defed
 
__FPU_VFP__


157 #i(
__FPU_PRESENT
 == 1)

158 
	#__FPU_USED
 1

	)

161 
	#__FPU_USED
 0

	)

164 
	#__FPU_USED
 0

	)

168 
	~<dt.h
>

169 
	~<ce_cmInr.h
>

170 
	~<ce_cmFunc.h
>

171 
	~<ce_cm4_simd.h
>

175 #ide
__CMSIS_GENERIC


177 #ide
__CORE_CM4_H_DEPENDANT


178 
	#__CORE_CM4_H_DEPENDANT


	)

181 #i
defed
 
__CHECK_DEVICE_DEFINES


182 #ide
__CM4_REV


183 
	#__CM4_REV
 0x0000

	)

187 #ide
__FPU_PRESENT


188 
	#__FPU_PRESENT
 0

	)

192 #ide
__MPU_PRESENT


193 
	#__MPU_PRESENT
 0

	)

197 #ide
__NVIC_PRIO_BITS


198 
	#__NVIC_PRIO_BITS
 4

	)

202 #ide
__Vd_SysTickCfig


203 
	#__Vd_SysTickCfig
 0

	)

216 #ifde
__lulus


217 
	#__I
 vީ

	)

219 
	#__I
 vީcڡ

	)

221 
	#__O
 vީ

	)

222 
	#__IO
 vީ

	)

255 #i(
__CORTEX_M
 != 0x04)

256 
ut32_t
 
_rved0
:27;

258 
ut32_t
 
_rved0
:16;

259 
ut32_t
 
GE
:4;

260 
ut32_t
 
_rved1
:7;

262 
ut32_t
 
Q
:1;

263 
ut32_t
 
V
:1;

264 
ut32_t
 
C
:1;

265 
ut32_t
 
Z
:1;

266 
ut32_t
 
N
:1;

267 } 
b
;

268 
ut32_t
 
w
;

269 } 
	tAPSR_Ty
;

278 
ut32_t
 
ISR
:9;

279 
ut32_t
 
_rved0
:23;

280 } 
b
;

281 
ut32_t
 
w
;

282 } 
	tIPSR_Ty
;

291 
ut32_t
 
ISR
:9;

292 #i(
__CORTEX_M
 != 0x04)

293 
ut32_t
 
_rved0
:15;

295 
ut32_t
 
_rved0
:7;

296 
ut32_t
 
GE
:4;

297 
ut32_t
 
_rved1
:4;

299 
ut32_t
 
T
:1;

300 
ut32_t
 
IT
:2;

301 
ut32_t
 
Q
:1;

302 
ut32_t
 
V
:1;

303 
ut32_t
 
C
:1;

304 
ut32_t
 
Z
:1;

305 
ut32_t
 
N
:1;

306 } 
b
;

307 
ut32_t
 
w
;

308 } 
	txPSR_Ty
;

317 
ut32_t
 
nPRIV
:1;

318 
ut32_t
 
SPSEL
:1;

319 
ut32_t
 
FPCA
:1;

320 
ut32_t
 
_rved0
:29;

321 } 
b
;

322 
ut32_t
 
w
;

323 } 
	tCONTROL_Ty
;

338 
__IO
 
ut32_t
 
ISER
[8];

339 
ut32_t
 
RESERVED0
[24];

340 
__IO
 
ut32_t
 
ICER
[8];

341 
ut32_t
 
RSERVED1
[24];

342 
__IO
 
ut32_t
 
ISPR
[8];

343 
ut32_t
 
RESERVED2
[24];

344 
__IO
 
ut32_t
 
ICPR
[8];

345 
ut32_t
 
RESERVED3
[24];

346 
__IO
 
ut32_t
 
IABR
[8];

347 
ut32_t
 
RESERVED4
[56];

348 
__IO
 
ut8_t
 
IP
[240];

349 
ut32_t
 
RESERVED5
[644];

350 
__O
 
ut32_t
 
STIR
;

351 } 
	tNVIC_Ty
;

354 
	#NVIC_STIR_INTID_Pos
 0

	)

355 
	#NVIC_STIR_INTID_Msk
 (0x1FFUL << 
NVIC_STIR_INTID_Pos


	)

370 
__I
 
ut32_t
 
CPUID
;

371 
__IO
 
ut32_t
 
ICSR
;

372 
__IO
 
ut32_t
 
VTOR
;

373 
__IO
 
ut32_t
 
AIRCR
;

374 
__IO
 
ut32_t
 
SCR
;

375 
__IO
 
ut32_t
 
CCR
;

376 
__IO
 
ut8_t
 
SHP
[12];

377 
__IO
 
ut32_t
 
SHCSR
;

378 
__IO
 
ut32_t
 
CFSR
;

379 
__IO
 
ut32_t
 
HFSR
;

380 
__IO
 
ut32_t
 
DFSR
;

381 
__IO
 
ut32_t
 
MMFAR
;

382 
__IO
 
ut32_t
 
BFAR
;

383 
__IO
 
ut32_t
 
AFSR
;

384 
__I
 
ut32_t
 
PFR
[2];

385 
__I
 
ut32_t
 
DFR
;

386 
__I
 
ut32_t
 
ADR
;

387 
__I
 
ut32_t
 
MMFR
[4];

388 
__I
 
ut32_t
 
ISAR
[5];

389 
ut32_t
 
RESERVED0
[5];

390 
__IO
 
ut32_t
 
CPACR
;

391 } 
	tSCB_Ty
;

394 
	#SCB_CPUID_IMPLEMENTER_Pos
 24

	)

395 
	#SCB_CPUID_IMPLEMENTER_Msk
 (0xFFUL << 
SCB_CPUID_IMPLEMENTER_Pos


	)

397 
	#SCB_CPUID_VARIANT_Pos
 20

	)

398 
	#SCB_CPUID_VARIANT_Msk
 (0xFUL << 
SCB_CPUID_VARIANT_Pos


	)

400 
	#SCB_CPUID_ARCHITECTURE_Pos
 16

	)

401 
	#SCB_CPUID_ARCHITECTURE_Msk
 (0xFUL << 
SCB_CPUID_ARCHITECTURE_Pos


	)

403 
	#SCB_CPUID_PARTNO_Pos
 4

	)

404 
	#SCB_CPUID_PARTNO_Msk
 (0xFFFUL << 
SCB_CPUID_PARTNO_Pos


	)

406 
	#SCB_CPUID_REVISION_Pos
 0

	)

407 
	#SCB_CPUID_REVISION_Msk
 (0xFUL << 
SCB_CPUID_REVISION_Pos


	)

410 
	#SCB_ICSR_NMIPENDSET_Pos
 31

	)

411 
	#SCB_ICSR_NMIPENDSET_Msk
 (1UL << 
SCB_ICSR_NMIPENDSET_Pos


	)

413 
	#SCB_ICSR_PENDSVSET_Pos
 28

	)

414 
	#SCB_ICSR_PENDSVSET_Msk
 (1UL << 
SCB_ICSR_PENDSVSET_Pos


	)

416 
	#SCB_ICSR_PENDSVCLR_Pos
 27

	)

417 
	#SCB_ICSR_PENDSVCLR_Msk
 (1UL << 
SCB_ICSR_PENDSVCLR_Pos


	)

419 
	#SCB_ICSR_PENDSTSET_Pos
 26

	)

420 
	#SCB_ICSR_PENDSTSET_Msk
 (1UL << 
SCB_ICSR_PENDSTSET_Pos


	)

422 
	#SCB_ICSR_PENDSTCLR_Pos
 25

	)

423 
	#SCB_ICSR_PENDSTCLR_Msk
 (1UL << 
SCB_ICSR_PENDSTCLR_Pos


	)

425 
	#SCB_ICSR_ISRPREEMPT_Pos
 23

	)

426 
	#SCB_ICSR_ISRPREEMPT_Msk
 (1UL << 
SCB_ICSR_ISRPREEMPT_Pos


	)

428 
	#SCB_ICSR_ISRPENDING_Pos
 22

	)

429 
	#SCB_ICSR_ISRPENDING_Msk
 (1UL << 
SCB_ICSR_ISRPENDING_Pos


	)

431 
	#SCB_ICSR_VECTPENDING_Pos
 12

	)

432 
	#SCB_ICSR_VECTPENDING_Msk
 (0x1FFUL << 
SCB_ICSR_VECTPENDING_Pos


	)

434 
	#SCB_ICSR_RETTOBASE_Pos
 11

	)

435 
	#SCB_ICSR_RETTOBASE_Msk
 (1UL << 
SCB_ICSR_RETTOBASE_Pos


	)

437 
	#SCB_ICSR_VECTACTIVE_Pos
 0

	)

438 
	#SCB_ICSR_VECTACTIVE_Msk
 (0x1FFUL << 
SCB_ICSR_VECTACTIVE_Pos


	)

441 
	#SCB_VTOR_TBLOFF_Pos
 7

	)

442 
	#SCB_VTOR_TBLOFF_Msk
 (0x1FFFFFFUL << 
SCB_VTOR_TBLOFF_Pos


	)

445 
	#SCB_AIRCR_VECTKEY_Pos
 16

	)

446 
	#SCB_AIRCR_VECTKEY_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEY_Pos


	)

448 
	#SCB_AIRCR_VECTKEYSTAT_Pos
 16

	)

449 
	#SCB_AIRCR_VECTKEYSTAT_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEYSTAT_Pos


	)

451 
	#SCB_AIRCR_ENDIANESS_Pos
 15

	)

452 
	#SCB_AIRCR_ENDIANESS_Msk
 (1UL << 
SCB_AIRCR_ENDIANESS_Pos


	)

454 
	#SCB_AIRCR_PRIGROUP_Pos
 8

	)

455 
	#SCB_AIRCR_PRIGROUP_Msk
 (7UL << 
SCB_AIRCR_PRIGROUP_Pos


	)

457 
	#SCB_AIRCR_SYSRESETREQ_Pos
 2

	)

458 
	#SCB_AIRCR_SYSRESETREQ_Msk
 (1UL << 
SCB_AIRCR_SYSRESETREQ_Pos


	)

460 
	#SCB_AIRCR_VECTCLRACTIVE_Pos
 1

	)

461 
	#SCB_AIRCR_VECTCLRACTIVE_Msk
 (1UL << 
SCB_AIRCR_VECTCLRACTIVE_Pos


	)

463 
	#SCB_AIRCR_VECTRESET_Pos
 0

	)

464 
	#SCB_AIRCR_VECTRESET_Msk
 (1UL << 
SCB_AIRCR_VECTRESET_Pos


	)

467 
	#SCB_SCR_SEVONPEND_Pos
 4

	)

468 
	#SCB_SCR_SEVONPEND_Msk
 (1UL << 
SCB_SCR_SEVONPEND_Pos


	)

470 
	#SCB_SCR_SLEEPDEEP_Pos
 2

	)

471 
	#SCB_SCR_SLEEPDEEP_Msk
 (1UL << 
SCB_SCR_SLEEPDEEP_Pos


	)

473 
	#SCB_SCR_SLEEPONEXIT_Pos
 1

	)

474 
	#SCB_SCR_SLEEPONEXIT_Msk
 (1UL << 
SCB_SCR_SLEEPONEXIT_Pos


	)

477 
	#SCB_CCR_STKALIGN_Pos
 9

	)

478 
	#SCB_CCR_STKALIGN_Msk
 (1UL << 
SCB_CCR_STKALIGN_Pos


	)

480 
	#SCB_CCR_BFHFNMIGN_Pos
 8

	)

481 
	#SCB_CCR_BFHFNMIGN_Msk
 (1UL << 
SCB_CCR_BFHFNMIGN_Pos


	)

483 
	#SCB_CCR_DIV_0_TRP_Pos
 4

	)

484 
	#SCB_CCR_DIV_0_TRP_Msk
 (1UL << 
SCB_CCR_DIV_0_TRP_Pos


	)

486 
	#SCB_CCR_UNALIGN_TRP_Pos
 3

	)

487 
	#SCB_CCR_UNALIGN_TRP_Msk
 (1UL << 
SCB_CCR_UNALIGN_TRP_Pos


	)

489 
	#SCB_CCR_USERSETMPEND_Pos
 1

	)

490 
	#SCB_CCR_USERSETMPEND_Msk
 (1UL << 
SCB_CCR_USERSETMPEND_Pos


	)

492 
	#SCB_CCR_NONBASETHRDENA_Pos
 0

	)

493 
	#SCB_CCR_NONBASETHRDENA_Msk
 (1UL << 
SCB_CCR_NONBASETHRDENA_Pos


	)

496 
	#SCB_SHCSR_USGFAULTENA_Pos
 18

	)

497 
	#SCB_SHCSR_USGFAULTENA_Msk
 (1UL << 
SCB_SHCSR_USGFAULTENA_Pos


	)

499 
	#SCB_SHCSR_BUSFAULTENA_Pos
 17

	)

500 
	#SCB_SHCSR_BUSFAULTENA_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTENA_Pos


	)

502 
	#SCB_SHCSR_MEMFAULTENA_Pos
 16

	)

503 
	#SCB_SHCSR_MEMFAULTENA_Msk
 (1UL << 
SCB_SHCSR_MEMFAULTENA_Pos


	)

505 
	#SCB_SHCSR_SVCALLPENDED_Pos
 15

	)

506 
	#SCB_SHCSR_SVCALLPENDED_Msk
 (1UL << 
SCB_SHCSR_SVCALLPENDED_Pos


	)

508 
	#SCB_SHCSR_BUSFAULTPENDED_Pos
 14

	)

509 
	#SCB_SHCSR_BUSFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTPENDED_Pos


	)

511 
	#SCB_SHCSR_MEMFAULTPENDED_Pos
 13

	)

512 
	#SCB_SHCSR_MEMFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_MEMFAULTPENDED_Pos


	)

514 
	#SCB_SHCSR_USGFAULTPENDED_Pos
 12

	)

515 
	#SCB_SHCSR_USGFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_USGFAULTPENDED_Pos


	)

517 
	#SCB_SHCSR_SYSTICKACT_Pos
 11

	)

518 
	#SCB_SHCSR_SYSTICKACT_Msk
 (1UL << 
SCB_SHCSR_SYSTICKACT_Pos


	)

520 
	#SCB_SHCSR_PENDSVACT_Pos
 10

	)

521 
	#SCB_SHCSR_PENDSVACT_Msk
 (1UL << 
SCB_SHCSR_PENDSVACT_Pos


	)

523 
	#SCB_SHCSR_MONITORACT_Pos
 8

	)

524 
	#SCB_SHCSR_MONITORACT_Msk
 (1UL << 
SCB_SHCSR_MONITORACT_Pos


	)

526 
	#SCB_SHCSR_SVCALLACT_Pos
 7

	)

527 
	#SCB_SHCSR_SVCALLACT_Msk
 (1UL << 
SCB_SHCSR_SVCALLACT_Pos


	)

529 
	#SCB_SHCSR_USGFAULTACT_Pos
 3

	)

530 
	#SCB_SHCSR_USGFAULTACT_Msk
 (1UL << 
SCB_SHCSR_USGFAULTACT_Pos


	)

532 
	#SCB_SHCSR_BUSFAULTACT_Pos
 1

	)

533 
	#SCB_SHCSR_BUSFAULTACT_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTACT_Pos


	)

535 
	#SCB_SHCSR_MEMFAULTACT_Pos
 0

	)

536 
	#SCB_SHCSR_MEMFAULTACT_Msk
 (1UL << 
SCB_SHCSR_MEMFAULTACT_Pos


	)

539 
	#SCB_CFSR_USGFAULTSR_Pos
 16

	)

540 
	#SCB_CFSR_USGFAULTSR_Msk
 (0xFFFFUL << 
SCB_CFSR_USGFAULTSR_Pos


	)

542 
	#SCB_CFSR_BUSFAULTSR_Pos
 8

	)

543 
	#SCB_CFSR_BUSFAULTSR_Msk
 (0xFFUL << 
SCB_CFSR_BUSFAULTSR_Pos


	)

545 
	#SCB_CFSR_MEMFAULTSR_Pos
 0

	)

546 
	#SCB_CFSR_MEMFAULTSR_Msk
 (0xFFUL << 
SCB_CFSR_MEMFAULTSR_Pos


	)

549 
	#SCB_HFSR_DEBUGEVT_Pos
 31

	)

550 
	#SCB_HFSR_DEBUGEVT_Msk
 (1UL << 
SCB_HFSR_DEBUGEVT_Pos


	)

552 
	#SCB_HFSR_FORCED_Pos
 30

	)

553 
	#SCB_HFSR_FORCED_Msk
 (1UL << 
SCB_HFSR_FORCED_Pos


	)

555 
	#SCB_HFSR_VECTTBL_Pos
 1

	)

556 
	#SCB_HFSR_VECTTBL_Msk
 (1UL << 
SCB_HFSR_VECTTBL_Pos


	)

559 
	#SCB_DFSR_EXTERNAL_Pos
 4

	)

560 
	#SCB_DFSR_EXTERNAL_Msk
 (1UL << 
SCB_DFSR_EXTERNAL_Pos


	)

562 
	#SCB_DFSR_VCATCH_Pos
 3

	)

563 
	#SCB_DFSR_VCATCH_Msk
 (1UL << 
SCB_DFSR_VCATCH_Pos


	)

565 
	#SCB_DFSR_DWTTRAP_Pos
 2

	)

566 
	#SCB_DFSR_DWTTRAP_Msk
 (1UL << 
SCB_DFSR_DWTTRAP_Pos


	)

568 
	#SCB_DFSR_BKPT_Pos
 1

	)

569 
	#SCB_DFSR_BKPT_Msk
 (1UL << 
SCB_DFSR_BKPT_Pos


	)

571 
	#SCB_DFSR_HALTED_Pos
 0

	)

572 
	#SCB_DFSR_HALTED_Msk
 (1UL << 
SCB_DFSR_HALTED_Pos


	)

587 
ut32_t
 
RESERVED0
[1];

588 
__I
 
ut32_t
 
ICTR
;

589 
__IO
 
ut32_t
 
ACTLR
;

590 } 
	tSCnSCB_Ty
;

593 
	#SCnSCB_ICTR_INTLINESNUM_Pos
 0

	)

594 
	#SCnSCB_ICTR_INTLINESNUM_Msk
 (0xFUL << 
SCnSCB_ICTR_INTLINESNUM_Pos


	)

597 
	#SCnSCB_ACTLR_DISOOFP_Pos
 9

	)

598 
	#SCnSCB_ACTLR_DISOOFP_Msk
 (1UL << 
SCnSCB_ACTLR_DISOOFP_Pos


	)

600 
	#SCnSCB_ACTLR_DISFPCA_Pos
 8

	)

601 
	#SCnSCB_ACTLR_DISFPCA_Msk
 (1UL << 
SCnSCB_ACTLR_DISFPCA_Pos


	)

603 
	#SCnSCB_ACTLR_DISFOLD_Pos
 2

	)

604 
	#SCnSCB_ACTLR_DISFOLD_Msk
 (1UL << 
SCnSCB_ACTLR_DISFOLD_Pos


	)

606 
	#SCnSCB_ACTLR_DISDEFWBUF_Pos
 1

	)

607 
	#SCnSCB_ACTLR_DISDEFWBUF_Msk
 (1UL << 
SCnSCB_ACTLR_DISDEFWBUF_Pos


	)

609 
	#SCnSCB_ACTLR_DISMCYCINT_Pos
 0

	)

610 
	#SCnSCB_ACTLR_DISMCYCINT_Msk
 (1UL << 
SCnSCB_ACTLR_DISMCYCINT_Pos


	)

625 
__IO
 
ut32_t
 
CTRL
;

626 
__IO
 
ut32_t
 
LOAD
;

627 
__IO
 
ut32_t
 
VAL
;

628 
__I
 
ut32_t
 
CALIB
;

629 } 
	tSysTick_Ty
;

632 
	#SysTick_CTRL_COUNTFLAG_Pos
 16

	)

633 
	#SysTick_CTRL_COUNTFLAG_Msk
 (1UL << 
SysTick_CTRL_COUNTFLAG_Pos


	)

635 
	#SysTick_CTRL_CLKSOURCE_Pos
 2

	)

636 
	#SysTick_CTRL_CLKSOURCE_Msk
 (1UL << 
SysTick_CTRL_CLKSOURCE_Pos


	)

638 
	#SysTick_CTRL_TICKINT_Pos
 1

	)

639 
	#SysTick_CTRL_TICKINT_Msk
 (1UL << 
SysTick_CTRL_TICKINT_Pos


	)

641 
	#SysTick_CTRL_ENABLE_Pos
 0

	)

642 
	#SysTick_CTRL_ENABLE_Msk
 (1UL << 
SysTick_CTRL_ENABLE_Pos


	)

645 
	#SysTick_LOAD_RELOAD_Pos
 0

	)

646 
	#SysTick_LOAD_RELOAD_Msk
 (0xFFFFFFUL << 
SysTick_LOAD_RELOAD_Pos


	)

649 
	#SysTick_VAL_CURRENT_Pos
 0

	)

650 
	#SysTick_VAL_CURRENT_Msk
 (0xFFFFFFUL << 
SysTick_VAL_CURRENT_Pos


	)

653 
	#SysTick_CALIB_NOREF_Pos
 31

	)

654 
	#SysTick_CALIB_NOREF_Msk
 (1UL << 
SysTick_CALIB_NOREF_Pos


	)

656 
	#SysTick_CALIB_SKEW_Pos
 30

	)

657 
	#SysTick_CALIB_SKEW_Msk
 (1UL << 
SysTick_CALIB_SKEW_Pos


	)

659 
	#SysTick_CALIB_TENMS_Pos
 0

	)

660 
	#SysTick_CALIB_TENMS_Msk
 (0xFFFFFFUL << 
SysTick_VAL_CURRENT_Pos


	)

675 
__O
 union

677 
__O
 
ut8_t
 
u8
;

678 
__O
 
ut16_t
 
u16
;

679 
__O
 
ut32_t
 
u32
;

680 } 
PORT
 [32];

681 
ut32_t
 
RESERVED0
[864];

682 
__IO
 
ut32_t
 
TER
;

683 
ut32_t
 
RESERVED1
[15];

684 
__IO
 
ut32_t
 
TPR
;

685 
ut32_t
 
RESERVED2
[15];

686 
__IO
 
ut32_t
 
TCR
;

687 
ut32_t
 
RESERVED3
[29];

688 
__O
 
ut32_t
 
IWR
;

689 
__I
 
ut32_t
 
IRR
;

690 
__IO
 
ut32_t
 
IMCR
;

691 
ut32_t
 
RESERVED4
[43];

692 
__O
 
ut32_t
 
LAR
;

693 
__I
 
ut32_t
 
LSR
;

694 
ut32_t
 
RESERVED5
[6];

695 
__I
 
ut32_t
 
PID4
;

696 
__I
 
ut32_t
 
PID5
;

697 
__I
 
ut32_t
 
PID6
;

698 
__I
 
ut32_t
 
PID7
;

699 
__I
 
ut32_t
 
PID0
;

700 
__I
 
ut32_t
 
PID1
;

701 
__I
 
ut32_t
 
PID2
;

702 
__I
 
ut32_t
 
PID3
;

703 
__I
 
ut32_t
 
CID0
;

704 
__I
 
ut32_t
 
CID1
;

705 
__I
 
ut32_t
 
CID2
;

706 
__I
 
ut32_t
 
CID3
;

707 } 
	tITM_Ty
;

710 
	#ITM_TPR_PRIVMASK_Pos
 0

	)

711 
	#ITM_TPR_PRIVMASK_Msk
 (0xFUL << 
ITM_TPR_PRIVMASK_Pos


	)

714 
	#ITM_TCR_BUSY_Pos
 23

	)

715 
	#ITM_TCR_BUSY_Msk
 (1UL << 
ITM_TCR_BUSY_Pos


	)

717 
	#ITM_TCR_TBusID_Pos
 16

	)

718 
	#ITM_TCR_TBusID_Msk
 (0x7FUL << 
ITM_TCR_TBusID_Pos


	)

720 
	#ITM_TCR_GTSFREQ_Pos
 10

	)

721 
	#ITM_TCR_GTSFREQ_Msk
 (3UL << 
ITM_TCR_GTSFREQ_Pos


	)

723 
	#ITM_TCR_TSPs_Pos
 8

	)

724 
	#ITM_TCR_TSPs_Msk
 (3UL << 
ITM_TCR_TSPs_Pos


	)

726 
	#ITM_TCR_SWOENA_Pos
 4

	)

727 
	#ITM_TCR_SWOENA_Msk
 (1UL << 
ITM_TCR_SWOENA_Pos


	)

729 
	#ITM_TCR_DWTENA_Pos
 3

	)

730 
	#ITM_TCR_DWTENA_Msk
 (1UL << 
ITM_TCR_DWTENA_Pos


	)

732 
	#ITM_TCR_SYNCENA_Pos
 2

	)

733 
	#ITM_TCR_SYNCENA_Msk
 (1UL << 
ITM_TCR_SYNCENA_Pos


	)

735 
	#ITM_TCR_TSENA_Pos
 1

	)

736 
	#ITM_TCR_TSENA_Msk
 (1UL << 
ITM_TCR_TSENA_Pos


	)

738 
	#ITM_TCR_ITMENA_Pos
 0

	)

739 
	#ITM_TCR_ITMENA_Msk
 (1UL << 
ITM_TCR_ITMENA_Pos


	)

742 
	#ITM_IWR_ATVALIDM_Pos
 0

	)

743 
	#ITM_IWR_ATVALIDM_Msk
 (1UL << 
ITM_IWR_ATVALIDM_Pos


	)

746 
	#ITM_IRR_ATREADYM_Pos
 0

	)

747 
	#ITM_IRR_ATREADYM_Msk
 (1UL << 
ITM_IRR_ATREADYM_Pos


	)

750 
	#ITM_IMCR_INTEGRATION_Pos
 0

	)

751 
	#ITM_IMCR_INTEGRATION_Msk
 (1UL << 
ITM_IMCR_INTEGRATION_Pos


	)

754 
	#ITM_LSR_ByAcc_Pos
 2

	)

755 
	#ITM_LSR_ByAcc_Msk
 (1UL << 
ITM_LSR_ByAcc_Pos


	)

757 
	#ITM_LSR_Acss_Pos
 1

	)

758 
	#ITM_LSR_Acss_Msk
 (1UL << 
ITM_LSR_Acss_Pos


	)

760 
	#ITM_LSR_P_Pos
 0

	)

761 
	#ITM_LSR_P_Msk
 (1UL << 
ITM_LSR_P_Pos


	)

776 
__IO
 
ut32_t
 
CTRL
;

777 
__IO
 
ut32_t
 
CYCCNT
;

778 
__IO
 
ut32_t
 
CPICNT
;

779 
__IO
 
ut32_t
 
EXCCNT
;

780 
__IO
 
ut32_t
 
SLEEPCNT
;

781 
__IO
 
ut32_t
 
LSUCNT
;

782 
__IO
 
ut32_t
 
FOLDCNT
;

783 
__I
 
ut32_t
 
PCSR
;

784 
__IO
 
ut32_t
 
COMP0
;

785 
__IO
 
ut32_t
 
MASK0
;

786 
__IO
 
ut32_t
 
FUNCTION0
;

787 
ut32_t
 
RESERVED0
[1];

788 
__IO
 
ut32_t
 
COMP1
;

789 
__IO
 
ut32_t
 
MASK1
;

790 
__IO
 
ut32_t
 
FUNCTION1
;

791 
ut32_t
 
RESERVED1
[1];

792 
__IO
 
ut32_t
 
COMP2
;

793 
__IO
 
ut32_t
 
MASK2
;

794 
__IO
 
ut32_t
 
FUNCTION2
;

795 
ut32_t
 
RESERVED2
[1];

796 
__IO
 
ut32_t
 
COMP3
;

797 
__IO
 
ut32_t
 
MASK3
;

798 
__IO
 
ut32_t
 
FUNCTION3
;

799 } 
	tDWT_Ty
;

802 
	#DWT_CTRL_NUMCOMP_Pos
 28

	)

803 
	#DWT_CTRL_NUMCOMP_Msk
 (0xFUL << 
DWT_CTRL_NUMCOMP_Pos


	)

805 
	#DWT_CTRL_NOTRCPKT_Pos
 27

	)

806 
	#DWT_CTRL_NOTRCPKT_Msk
 (0x1UL << 
DWT_CTRL_NOTRCPKT_Pos


	)

808 
	#DWT_CTRL_NOEXTTRIG_Pos
 26

	)

809 
	#DWT_CTRL_NOEXTTRIG_Msk
 (0x1UL << 
DWT_CTRL_NOEXTTRIG_Pos


	)

811 
	#DWT_CTRL_NOCYCCNT_Pos
 25

	)

812 
	#DWT_CTRL_NOCYCCNT_Msk
 (0x1UL << 
DWT_CTRL_NOCYCCNT_Pos


	)

814 
	#DWT_CTRL_NOPRFCNT_Pos
 24

	)

815 
	#DWT_CTRL_NOPRFCNT_Msk
 (0x1UL << 
DWT_CTRL_NOPRFCNT_Pos


	)

817 
	#DWT_CTRL_CYCEVTENA_Pos
 22

	)

818 
	#DWT_CTRL_CYCEVTENA_Msk
 (0x1UL << 
DWT_CTRL_CYCEVTENA_Pos


	)

820 
	#DWT_CTRL_FOLDEVTENA_Pos
 21

	)

821 
	#DWT_CTRL_FOLDEVTENA_Msk
 (0x1UL << 
DWT_CTRL_FOLDEVTENA_Pos


	)

823 
	#DWT_CTRL_LSUEVTENA_Pos
 20

	)

824 
	#DWT_CTRL_LSUEVTENA_Msk
 (0x1UL << 
DWT_CTRL_LSUEVTENA_Pos


	)

826 
	#DWT_CTRL_SLEEPEVTENA_Pos
 19

	)

827 
	#DWT_CTRL_SLEEPEVTENA_Msk
 (0x1UL << 
DWT_CTRL_SLEEPEVTENA_Pos


	)

829 
	#DWT_CTRL_EXCEVTENA_Pos
 18

	)

830 
	#DWT_CTRL_EXCEVTENA_Msk
 (0x1UL << 
DWT_CTRL_EXCEVTENA_Pos


	)

832 
	#DWT_CTRL_CPIEVTENA_Pos
 17

	)

833 
	#DWT_CTRL_CPIEVTENA_Msk
 (0x1UL << 
DWT_CTRL_CPIEVTENA_Pos


	)

835 
	#DWT_CTRL_EXCTRCENA_Pos
 16

	)

836 
	#DWT_CTRL_EXCTRCENA_Msk
 (0x1UL << 
DWT_CTRL_EXCTRCENA_Pos


	)

838 
	#DWT_CTRL_PCSAMPLENA_Pos
 12

	)

839 
	#DWT_CTRL_PCSAMPLENA_Msk
 (0x1UL << 
DWT_CTRL_PCSAMPLENA_Pos


	)

841 
	#DWT_CTRL_SYNCTAP_Pos
 10

	)

842 
	#DWT_CTRL_SYNCTAP_Msk
 (0x3UL << 
DWT_CTRL_SYNCTAP_Pos


	)

844 
	#DWT_CTRL_CYCTAP_Pos
 9

	)

845 
	#DWT_CTRL_CYCTAP_Msk
 (0x1UL << 
DWT_CTRL_CYCTAP_Pos


	)

847 
	#DWT_CTRL_POSTINIT_Pos
 5

	)

848 
	#DWT_CTRL_POSTINIT_Msk
 (0xFUL << 
DWT_CTRL_POSTINIT_Pos


	)

850 
	#DWT_CTRL_POSTPRESET_Pos
 1

	)

851 
	#DWT_CTRL_POSTPRESET_Msk
 (0xFUL << 
DWT_CTRL_POSTPRESET_Pos


	)

853 
	#DWT_CTRL_CYCCNTENA_Pos
 0

	)

854 
	#DWT_CTRL_CYCCNTENA_Msk
 (0x1UL << 
DWT_CTRL_CYCCNTENA_Pos


	)

857 
	#DWT_CPICNT_CPICNT_Pos
 0

	)

858 
	#DWT_CPICNT_CPICNT_Msk
 (0xFFUL << 
DWT_CPICNT_CPICNT_Pos


	)

861 
	#DWT_EXCCNT_EXCCNT_Pos
 0

	)

862 
	#DWT_EXCCNT_EXCCNT_Msk
 (0xFFUL << 
DWT_EXCCNT_EXCCNT_Pos


	)

865 
	#DWT_SLEEPCNT_SLEEPCNT_Pos
 0

	)

866 
	#DWT_SLEEPCNT_SLEEPCNT_Msk
 (0xFFUL << 
DWT_SLEEPCNT_SLEEPCNT_Pos


	)

869 
	#DWT_LSUCNT_LSUCNT_Pos
 0

	)

870 
	#DWT_LSUCNT_LSUCNT_Msk
 (0xFFUL << 
DWT_LSUCNT_LSUCNT_Pos


	)

873 
	#DWT_FOLDCNT_FOLDCNT_Pos
 0

	)

874 
	#DWT_FOLDCNT_FOLDCNT_Msk
 (0xFFUL << 
DWT_FOLDCNT_FOLDCNT_Pos


	)

877 
	#DWT_MASK_MASK_Pos
 0

	)

878 
	#DWT_MASK_MASK_Msk
 (0x1FUL << 
DWT_MASK_MASK_Pos


	)

881 
	#DWT_FUNCTION_MATCHED_Pos
 24

	)

882 
	#DWT_FUNCTION_MATCHED_Msk
 (0x1UL << 
DWT_FUNCTION_MATCHED_Pos


	)

884 
	#DWT_FUNCTION_DATAVADDR1_Pos
 16

	)

885 
	#DWT_FUNCTION_DATAVADDR1_Msk
 (0xFUL << 
DWT_FUNCTION_DATAVADDR1_Pos


	)

887 
	#DWT_FUNCTION_DATAVADDR0_Pos
 12

	)

888 
	#DWT_FUNCTION_DATAVADDR0_Msk
 (0xFUL << 
DWT_FUNCTION_DATAVADDR0_Pos


	)

890 
	#DWT_FUNCTION_DATAVSIZE_Pos
 10

	)

891 
	#DWT_FUNCTION_DATAVSIZE_Msk
 (0x3UL << 
DWT_FUNCTION_DATAVSIZE_Pos


	)

893 
	#DWT_FUNCTION_LNK1ENA_Pos
 9

	)

894 
	#DWT_FUNCTION_LNK1ENA_Msk
 (0x1UL << 
DWT_FUNCTION_LNK1ENA_Pos


	)

896 
	#DWT_FUNCTION_DATAVMATCH_Pos
 8

	)

897 
	#DWT_FUNCTION_DATAVMATCH_Msk
 (0x1UL << 
DWT_FUNCTION_DATAVMATCH_Pos


	)

899 
	#DWT_FUNCTION_CYCMATCH_Pos
 7

	)

900 
	#DWT_FUNCTION_CYCMATCH_Msk
 (0x1UL << 
DWT_FUNCTION_CYCMATCH_Pos


	)

902 
	#DWT_FUNCTION_EMITRANGE_Pos
 5

	)

903 
	#DWT_FUNCTION_EMITRANGE_Msk
 (0x1UL << 
DWT_FUNCTION_EMITRANGE_Pos


	)

905 
	#DWT_FUNCTION_FUNCTION_Pos
 0

	)

906 
	#DWT_FUNCTION_FUNCTION_Msk
 (0xFUL << 
DWT_FUNCTION_FUNCTION_Pos


	)

921 
__IO
 
ut32_t
 
SSPSR
;

922 
__IO
 
ut32_t
 
CSPSR
;

923 
ut32_t
 
RESERVED0
[2];

924 
__IO
 
ut32_t
 
ACPR
;

925 
ut32_t
 
RESERVED1
[55];

926 
__IO
 
ut32_t
 
SPPR
;

927 
ut32_t
 
RESERVED2
[131];

928 
__I
 
ut32_t
 
FFSR
;

929 
__IO
 
ut32_t
 
FFCR
;

930 
__I
 
ut32_t
 
FSCR
;

931 
ut32_t
 
RESERVED3
[759];

932 
__I
 
ut32_t
 
TRIGGER
;

933 
__I
 
ut32_t
 
FIFO0
;

934 
__I
 
ut32_t
 
ITATBCTR2
;

935 
ut32_t
 
RESERVED4
[1];

936 
__I
 
ut32_t
 
ITATBCTR0
;

937 
__I
 
ut32_t
 
FIFO1
;

938 
__IO
 
ut32_t
 
ITCTRL
;

939 
ut32_t
 
RESERVED5
[39];

940 
__IO
 
ut32_t
 
CLAIMSET
;

941 
__IO
 
ut32_t
 
CLAIMCLR
;

942 
ut32_t
 
RESERVED7
[8];

943 
__I
 
ut32_t
 
DEVID
;

944 
__I
 
ut32_t
 
DEVTYPE
;

945 } 
	tTPI_Ty
;

948 
	#TPI_ACPR_PRESCALER_Pos
 0

	)

949 
	#TPI_ACPR_PRESCALER_Msk
 (0x1FFFUL << 
TPI_ACPR_PRESCALER_Pos


	)

952 
	#TPI_SPPR_TXMODE_Pos
 0

	)

953 
	#TPI_SPPR_TXMODE_Msk
 (0x3UL << 
TPI_SPPR_TXMODE_Pos


	)

956 
	#TPI_FFSR_FtNSt_Pos
 3

	)

957 
	#TPI_FFSR_FtNSt_Msk
 (0x1UL << 
TPI_FFSR_FtNSt_Pos


	)

959 
	#TPI_FFSR_TCP_Pos
 2

	)

960 
	#TPI_FFSR_TCP_Msk
 (0x1UL << 
TPI_FFSR_TCP_Pos


	)

962 
	#TPI_FFSR_FtStݳd_Pos
 1

	)

963 
	#TPI_FFSR_FtStݳd_Msk
 (0x1UL << 
TPI_FFSR_FtStݳd_Pos


	)

965 
	#TPI_FFSR_FlInProg_Pos
 0

	)

966 
	#TPI_FFSR_FlInProg_Msk
 (0x1UL << 
TPI_FFSR_FlInProg_Pos


	)

969 
	#TPI_FFCR_TrigIn_Pos
 8

	)

970 
	#TPI_FFCR_TrigIn_Msk
 (0x1UL << 
TPI_FFCR_TrigIn_Pos


	)

972 
	#TPI_FFCR_EnFCt_Pos
 1

	)

973 
	#TPI_FFCR_EnFCt_Msk
 (0x1UL << 
TPI_FFCR_EnFCt_Pos


	)

976 
	#TPI_TRIGGER_TRIGGER_Pos
 0

	)

977 
	#TPI_TRIGGER_TRIGGER_Msk
 (0x1UL << 
TPI_TRIGGER_TRIGGER_Pos


	)

980 
	#TPI_FIFO0_ITM_ATVALID_Pos
 29

	)

981 
	#TPI_FIFO0_ITM_ATVALID_Msk
 (0x3UL << 
TPI_FIFO0_ITM_ATVALID_Pos


	)

983 
	#TPI_FIFO0_ITM_bycou_Pos
 27

	)

984 
	#TPI_FIFO0_ITM_bycou_Msk
 (0x3UL << 
TPI_FIFO0_ITM_bycou_Pos


	)

986 
	#TPI_FIFO0_ETM_ATVALID_Pos
 26

	)

987 
	#TPI_FIFO0_ETM_ATVALID_Msk
 (0x3UL << 
TPI_FIFO0_ETM_ATVALID_Pos


	)

989 
	#TPI_FIFO0_ETM_bycou_Pos
 24

	)

990 
	#TPI_FIFO0_ETM_bycou_Msk
 (0x3UL << 
TPI_FIFO0_ETM_bycou_Pos


	)

992 
	#TPI_FIFO0_ETM2_Pos
 16

	)

993 
	#TPI_FIFO0_ETM2_Msk
 (0xFFUL << 
TPI_FIFO0_ETM2_Pos


	)

995 
	#TPI_FIFO0_ETM1_Pos
 8

	)

996 
	#TPI_FIFO0_ETM1_Msk
 (0xFFUL << 
TPI_FIFO0_ETM1_Pos


	)

998 
	#TPI_FIFO0_ETM0_Pos
 0

	)

999 
	#TPI_FIFO0_ETM0_Msk
 (0xFFUL << 
TPI_FIFO0_ETM0_Pos


	)

1002 
	#TPI_ITATBCTR2_ATREADY_Pos
 0

	)

1003 
	#TPI_ITATBCTR2_ATREADY_Msk
 (0x1UL << 
TPI_ITATBCTR2_ATREADY_Pos


	)

1006 
	#TPI_FIFO1_ITM_ATVALID_Pos
 29

	)

1007 
	#TPI_FIFO1_ITM_ATVALID_Msk
 (0x3UL << 
TPI_FIFO1_ITM_ATVALID_Pos


	)

1009 
	#TPI_FIFO1_ITM_bycou_Pos
 27

	)

1010 
	#TPI_FIFO1_ITM_bycou_Msk
 (0x3UL << 
TPI_FIFO1_ITM_bycou_Pos


	)

1012 
	#TPI_FIFO1_ETM_ATVALID_Pos
 26

	)

1013 
	#TPI_FIFO1_ETM_ATVALID_Msk
 (0x3UL << 
TPI_FIFO1_ETM_ATVALID_Pos


	)

1015 
	#TPI_FIFO1_ETM_bycou_Pos
 24

	)

1016 
	#TPI_FIFO1_ETM_bycou_Msk
 (0x3UL << 
TPI_FIFO1_ETM_bycou_Pos


	)

1018 
	#TPI_FIFO1_ITM2_Pos
 16

	)

1019 
	#TPI_FIFO1_ITM2_Msk
 (0xFFUL << 
TPI_FIFO1_ITM2_Pos


	)

1021 
	#TPI_FIFO1_ITM1_Pos
 8

	)

1022 
	#TPI_FIFO1_ITM1_Msk
 (0xFFUL << 
TPI_FIFO1_ITM1_Pos


	)

1024 
	#TPI_FIFO1_ITM0_Pos
 0

	)

1025 
	#TPI_FIFO1_ITM0_Msk
 (0xFFUL << 
TPI_FIFO1_ITM0_Pos


	)

1028 
	#TPI_ITATBCTR0_ATREADY_Pos
 0

	)

1029 
	#TPI_ITATBCTR0_ATREADY_Msk
 (0x1UL << 
TPI_ITATBCTR0_ATREADY_Pos


	)

1032 
	#TPI_ITCTRL_Mode_Pos
 0

	)

1033 
	#TPI_ITCTRL_Mode_Msk
 (0x1UL << 
TPI_ITCTRL_Mode_Pos


	)

1036 
	#TPI_DEVID_NRZVALID_Pos
 11

	)

1037 
	#TPI_DEVID_NRZVALID_Msk
 (0x1UL << 
TPI_DEVID_NRZVALID_Pos


	)

1039 
	#TPI_DEVID_MANCVALID_Pos
 10

	)

1040 
	#TPI_DEVID_MANCVALID_Msk
 (0x1UL << 
TPI_DEVID_MANCVALID_Pos


	)

1042 
	#TPI_DEVID_PTINVALID_Pos
 9

	)

1043 
	#TPI_DEVID_PTINVALID_Msk
 (0x1UL << 
TPI_DEVID_PTINVALID_Pos


	)

1045 
	#TPI_DEVID_MBufSz_Pos
 6

	)

1046 
	#TPI_DEVID_MBufSz_Msk
 (0x7UL << 
TPI_DEVID_MBufSz_Pos


	)

1048 
	#TPI_DEVID_AsynClkIn_Pos
 5

	)

1049 
	#TPI_DEVID_AsynClkIn_Msk
 (0x1UL << 
TPI_DEVID_AsynClkIn_Pos


	)

1051 
	#TPI_DEVID_NrTIut_Pos
 0

	)

1052 
	#TPI_DEVID_NrTIut_Msk
 (0x1FUL << 
TPI_DEVID_NrTIut_Pos


	)

1055 
	#TPI_DEVTYPE_SubTy_Pos
 0

	)

1056 
	#TPI_DEVTYPE_SubTy_Msk
 (0xFUL << 
TPI_DEVTYPE_SubTy_Pos


	)

1058 
	#TPI_DEVTYPE_MajTy_Pos
 4

	)

1059 
	#TPI_DEVTYPE_MajTy_Msk
 (0xFUL << 
TPI_DEVTYPE_MajTy_Pos


	)

1064 #i(
__MPU_PRESENT
 == 1)

1075 
__I
 
ut32_t
 
TYPE
;

1076 
__IO
 
ut32_t
 
CTRL
;

1077 
__IO
 
ut32_t
 
RNR
;

1078 
__IO
 
ut32_t
 
RBAR
;

1079 
__IO
 
ut32_t
 
RASR
;

1080 
__IO
 
ut32_t
 
RBAR_A1
;

1081 
__IO
 
ut32_t
 
RASR_A1
;

1082 
__IO
 
ut32_t
 
RBAR_A2
;

1083 
__IO
 
ut32_t
 
RASR_A2
;

1084 
__IO
 
ut32_t
 
RBAR_A3
;

1085 
__IO
 
ut32_t
 
RASR_A3
;

1086 } 
	tMPU_Ty
;

1089 
	#MPU_TYPE_IREGION_Pos
 16

	)

1090 
	#MPU_TYPE_IREGION_Msk
 (0xFFUL << 
MPU_TYPE_IREGION_Pos


	)

1092 
	#MPU_TYPE_DREGION_Pos
 8

	)

1093 
	#MPU_TYPE_DREGION_Msk
 (0xFFUL << 
MPU_TYPE_DREGION_Pos


	)

1095 
	#MPU_TYPE_SEPARATE_Pos
 0

	)

1096 
	#MPU_TYPE_SEPARATE_Msk
 (1UL << 
MPU_TYPE_SEPARATE_Pos


	)

1099 
	#MPU_CTRL_PRIVDEFENA_Pos
 2

	)

1100 
	#MPU_CTRL_PRIVDEFENA_Msk
 (1UL << 
MPU_CTRL_PRIVDEFENA_Pos


	)

1102 
	#MPU_CTRL_HFNMIENA_Pos
 1

	)

1103 
	#MPU_CTRL_HFNMIENA_Msk
 (1UL << 
MPU_CTRL_HFNMIENA_Pos


	)

1105 
	#MPU_CTRL_ENABLE_Pos
 0

	)

1106 
	#MPU_CTRL_ENABLE_Msk
 (1UL << 
MPU_CTRL_ENABLE_Pos


	)

1109 
	#MPU_RNR_REGION_Pos
 0

	)

1110 
	#MPU_RNR_REGION_Msk
 (0xFFUL << 
MPU_RNR_REGION_Pos


	)

1113 
	#MPU_RBAR_ADDR_Pos
 5

	)

1114 
	#MPU_RBAR_ADDR_Msk
 (0x7FFFFFFUL << 
MPU_RBAR_ADDR_Pos


	)

1116 
	#MPU_RBAR_VALID_Pos
 4

	)

1117 
	#MPU_RBAR_VALID_Msk
 (1UL << 
MPU_RBAR_VALID_Pos


	)

1119 
	#MPU_RBAR_REGION_Pos
 0

	)

1120 
	#MPU_RBAR_REGION_Msk
 (0xFUL << 
MPU_RBAR_REGION_Pos


	)

1123 
	#MPU_RASR_ATTRS_Pos
 16

	)

1124 
	#MPU_RASR_ATTRS_Msk
 (0xFFFFUL << 
MPU_RASR_ATTRS_Pos


	)

1126 
	#MPU_RASR_XN_Pos
 28

	)

1127 
	#MPU_RASR_XN_Msk
 (1UL << 
MPU_RASR_XN_Pos


	)

1129 
	#MPU_RASR_AP_Pos
 24

	)

1130 
	#MPU_RASR_AP_Msk
 (0x7UL << 
MPU_RASR_AP_Pos


	)

1132 
	#MPU_RASR_TEX_Pos
 19

	)

1133 
	#MPU_RASR_TEX_Msk
 (0x7UL << 
MPU_RASR_TEX_Pos


	)

1135 
	#MPU_RASR_S_Pos
 18

	)

1136 
	#MPU_RASR_S_Msk
 (1UL << 
MPU_RASR_S_Pos


	)

1138 
	#MPU_RASR_C_Pos
 17

	)

1139 
	#MPU_RASR_C_Msk
 (1UL << 
MPU_RASR_C_Pos


	)

1141 
	#MPU_RASR_B_Pos
 16

	)

1142 
	#MPU_RASR_B_Msk
 (1UL << 
MPU_RASR_B_Pos


	)

1144 
	#MPU_RASR_SRD_Pos
 8

	)

1145 
	#MPU_RASR_SRD_Msk
 (0xFFUL << 
MPU_RASR_SRD_Pos


	)

1147 
	#MPU_RASR_SIZE_Pos
 1

	)

1148 
	#MPU_RASR_SIZE_Msk
 (0x1FUL << 
MPU_RASR_SIZE_Pos


	)

1150 
	#MPU_RASR_ENABLE_Pos
 0

	)

1151 
	#MPU_RASR_ENABLE_Msk
 (1UL << 
MPU_RASR_ENABLE_Pos


	)

1157 #i(
__FPU_PRESENT
 == 1)

1168 
ut32_t
 
RESERVED0
[1];

1169 
__IO
 
ut32_t
 
FPCCR
;

1170 
__IO
 
ut32_t
 
FPCAR
;

1171 
__IO
 
ut32_t
 
FPDSCR
;

1172 
__I
 
ut32_t
 
MVFR0
;

1173 
__I
 
ut32_t
 
MVFR1
;

1174 } 
	tFPU_Ty
;

1177 
	#FPU_FPCCR_ASPEN_Pos
 31

	)

1178 
	#FPU_FPCCR_ASPEN_Msk
 (1UL << 
FPU_FPCCR_ASPEN_Pos


	)

1180 
	#FPU_FPCCR_LSPEN_Pos
 30

	)

1181 
	#FPU_FPCCR_LSPEN_Msk
 (1UL << 
FPU_FPCCR_LSPEN_Pos


	)

1183 
	#FPU_FPCCR_MONRDY_Pos
 8

	)

1184 
	#FPU_FPCCR_MONRDY_Msk
 (1UL << 
FPU_FPCCR_MONRDY_Pos


	)

1186 
	#FPU_FPCCR_BFRDY_Pos
 6

	)

1187 
	#FPU_FPCCR_BFRDY_Msk
 (1UL << 
FPU_FPCCR_BFRDY_Pos


	)

1189 
	#FPU_FPCCR_MMRDY_Pos
 5

	)

1190 
	#FPU_FPCCR_MMRDY_Msk
 (1UL << 
FPU_FPCCR_MMRDY_Pos


	)

1192 
	#FPU_FPCCR_HFRDY_Pos
 4

	)

1193 
	#FPU_FPCCR_HFRDY_Msk
 (1UL << 
FPU_FPCCR_HFRDY_Pos


	)

1195 
	#FPU_FPCCR_THREAD_Pos
 3

	)

1196 
	#FPU_FPCCR_THREAD_Msk
 (1UL << 
FPU_FPCCR_THREAD_Pos


	)

1198 
	#FPU_FPCCR_USER_Pos
 1

	)

1199 
	#FPU_FPCCR_USER_Msk
 (1UL << 
FPU_FPCCR_USER_Pos


	)

1201 
	#FPU_FPCCR_LSPACT_Pos
 0

	)

1202 
	#FPU_FPCCR_LSPACT_Msk
 (1UL << 
FPU_FPCCR_LSPACT_Pos


	)

1205 
	#FPU_FPCAR_ADDRESS_Pos
 3

	)

1206 
	#FPU_FPCAR_ADDRESS_Msk
 (0x1FFFFFFFUL << 
FPU_FPCAR_ADDRESS_Pos


	)

1209 
	#FPU_FPDSCR_AHP_Pos
 26

	)

1210 
	#FPU_FPDSCR_AHP_Msk
 (1UL << 
FPU_FPDSCR_AHP_Pos


	)

1212 
	#FPU_FPDSCR_DN_Pos
 25

	)

1213 
	#FPU_FPDSCR_DN_Msk
 (1UL << 
FPU_FPDSCR_DN_Pos


	)

1215 
	#FPU_FPDSCR_FZ_Pos
 24

	)

1216 
	#FPU_FPDSCR_FZ_Msk
 (1UL << 
FPU_FPDSCR_FZ_Pos


	)

1218 
	#FPU_FPDSCR_RMode_Pos
 22

	)

1219 
	#FPU_FPDSCR_RMode_Msk
 (3UL << 
FPU_FPDSCR_RMode_Pos


	)

1222 
	#FPU_MVFR0_FP_roundg_modes_Pos
 28

	)

1223 
	#FPU_MVFR0_FP_roundg_modes_Msk
 (0xFUL << 
FPU_MVFR0_FP_roundg_modes_Pos


	)

1225 
	#FPU_MVFR0_Sht_ves_Pos
 24

	)

1226 
	#FPU_MVFR0_Sht_ves_Msk
 (0xFUL << 
FPU_MVFR0_Sht_ves_Pos


	)

1228 
	#FPU_MVFR0_Sque_ro_Pos
 20

	)

1229 
	#FPU_MVFR0_Sque_ro_Msk
 (0xFUL << 
FPU_MVFR0_Sque_ro_Pos


	)

1231 
	#FPU_MVFR0_Divide_Pos
 16

	)

1232 
	#FPU_MVFR0_Divide_Msk
 (0xFUL << 
FPU_MVFR0_Divide_Pos


	)

1234 
	#FPU_MVFR0_FP_exp_pg_Pos
 12

	)

1235 
	#FPU_MVFR0_FP_exp_pg_Msk
 (0xFUL << 
FPU_MVFR0_FP_exp_pg_Pos


	)

1237 
	#FPU_MVFR0_Doub_ecisi_Pos
 8

	)

1238 
	#FPU_MVFR0_Doub_ecisi_Msk
 (0xFUL << 
FPU_MVFR0_Doub_ecisi_Pos


	)

1240 
	#FPU_MVFR0_Sg_ecisi_Pos
 4

	)

1241 
	#FPU_MVFR0_Sg_ecisi_Msk
 (0xFUL << 
FPU_MVFR0_Sg_ecisi_Pos


	)

1243 
	#FPU_MVFR0_A_SIMD_gis_Pos
 0

	)

1244 
	#FPU_MVFR0_A_SIMD_gis_Msk
 (0xFUL << 
FPU_MVFR0_A_SIMD_gis_Pos


	)

1247 
	#FPU_MVFR1_FP_fud_MAC_Pos
 28

	)

1248 
	#FPU_MVFR1_FP_fud_MAC_Msk
 (0xFUL << 
FPU_MVFR1_FP_fud_MAC_Pos


	)

1250 
	#FPU_MVFR1_FP_HPFP_Pos
 24

	)

1251 
	#FPU_MVFR1_FP_HPFP_Msk
 (0xFUL << 
FPU_MVFR1_FP_HPFP_Pos


	)

1253 
	#FPU_MVFR1_D_NaN_mode_Pos
 4

	)

1254 
	#FPU_MVFR1_D_NaN_mode_Msk
 (0xFUL << 
FPU_MVFR1_D_NaN_mode_Pos


	)

1256 
	#FPU_MVFR1_FtZ_mode_Pos
 0

	)

1257 
	#FPU_MVFR1_FtZ_mode_Msk
 (0xFUL << 
FPU_MVFR1_FtZ_mode_Pos


	)

1273 
__IO
 
ut32_t
 
DHCSR
;

1274 
__O
 
ut32_t
 
DCRSR
;

1275 
__IO
 
ut32_t
 
DCRDR
;

1276 
__IO
 
ut32_t
 
DEMCR
;

1277 } 
	tCeDebug_Ty
;

1280 
	#CeDebug_DHCSR_DBGKEY_Pos
 16

	)

1281 
	#CeDebug_DHCSR_DBGKEY_Msk
 (0xFFFFUL << 
CeDebug_DHCSR_DBGKEY_Pos


	)

1283 
	#CeDebug_DHCSR_S_RESET_ST_Pos
 25

	)

1284 
	#CeDebug_DHCSR_S_RESET_ST_Msk
 (1UL << 
CeDebug_DHCSR_S_RESET_ST_Pos


	)

1286 
	#CeDebug_DHCSR_S_RETIRE_ST_Pos
 24

	)

1287 
	#CeDebug_DHCSR_S_RETIRE_ST_Msk
 (1UL << 
CeDebug_DHCSR_S_RETIRE_ST_Pos


	)

1289 
	#CeDebug_DHCSR_S_LOCKUP_Pos
 19

	)

1290 
	#CeDebug_DHCSR_S_LOCKUP_Msk
 (1UL << 
CeDebug_DHCSR_S_LOCKUP_Pos


	)

1292 
	#CeDebug_DHCSR_S_SLEEP_Pos
 18

	)

1293 
	#CeDebug_DHCSR_S_SLEEP_Msk
 (1UL << 
CeDebug_DHCSR_S_SLEEP_Pos


	)

1295 
	#CeDebug_DHCSR_S_HALT_Pos
 17

	)

1296 
	#CeDebug_DHCSR_S_HALT_Msk
 (1UL << 
CeDebug_DHCSR_S_HALT_Pos


	)

1298 
	#CeDebug_DHCSR_S_REGRDY_Pos
 16

	)

1299 
	#CeDebug_DHCSR_S_REGRDY_Msk
 (1UL << 
CeDebug_DHCSR_S_REGRDY_Pos


	)

1301 
	#CeDebug_DHCSR_C_SNAPSTALL_Pos
 5

	)

1302 
	#CeDebug_DHCSR_C_SNAPSTALL_Msk
 (1UL << 
CeDebug_DHCSR_C_SNAPSTALL_Pos


	)

1304 
	#CeDebug_DHCSR_C_MASKINTS_Pos
 3

	)

1305 
	#CeDebug_DHCSR_C_MASKINTS_Msk
 (1UL << 
CeDebug_DHCSR_C_MASKINTS_Pos


	)

1307 
	#CeDebug_DHCSR_C_STEP_Pos
 2

	)

1308 
	#CeDebug_DHCSR_C_STEP_Msk
 (1UL << 
CeDebug_DHCSR_C_STEP_Pos


	)

1310 
	#CeDebug_DHCSR_C_HALT_Pos
 1

	)

1311 
	#CeDebug_DHCSR_C_HALT_Msk
 (1UL << 
CeDebug_DHCSR_C_HALT_Pos


	)

1313 
	#CeDebug_DHCSR_C_DEBUGEN_Pos
 0

	)

1314 
	#CeDebug_DHCSR_C_DEBUGEN_Msk
 (1UL << 
CeDebug_DHCSR_C_DEBUGEN_Pos


	)

1317 
	#CeDebug_DCRSR_REGWnR_Pos
 16

	)

1318 
	#CeDebug_DCRSR_REGWnR_Msk
 (1UL << 
CeDebug_DCRSR_REGWnR_Pos


	)

1320 
	#CeDebug_DCRSR_REGSEL_Pos
 0

	)

1321 
	#CeDebug_DCRSR_REGSEL_Msk
 (0x1FUL << 
CeDebug_DCRSR_REGSEL_Pos


	)

1324 
	#CeDebug_DEMCR_TRCENA_Pos
 24

	)

1325 
	#CeDebug_DEMCR_TRCENA_Msk
 (1UL << 
CeDebug_DEMCR_TRCENA_Pos


	)

1327 
	#CeDebug_DEMCR_MON_REQ_Pos
 19

	)

1328 
	#CeDebug_DEMCR_MON_REQ_Msk
 (1UL << 
CeDebug_DEMCR_MON_REQ_Pos


	)

1330 
	#CeDebug_DEMCR_MON_STEP_Pos
 18

	)

1331 
	#CeDebug_DEMCR_MON_STEP_Msk
 (1UL << 
CeDebug_DEMCR_MON_STEP_Pos


	)

1333 
	#CeDebug_DEMCR_MON_PEND_Pos
 17

	)

1334 
	#CeDebug_DEMCR_MON_PEND_Msk
 (1UL << 
CeDebug_DEMCR_MON_PEND_Pos


	)

1336 
	#CeDebug_DEMCR_MON_EN_Pos
 16

	)

1337 
	#CeDebug_DEMCR_MON_EN_Msk
 (1UL << 
CeDebug_DEMCR_MON_EN_Pos


	)

1339 
	#CeDebug_DEMCR_VC_HARDERR_Pos
 10

	)

1340 
	#CeDebug_DEMCR_VC_HARDERR_Msk
 (1UL << 
CeDebug_DEMCR_VC_HARDERR_Pos


	)

1342 
	#CeDebug_DEMCR_VC_INTERR_Pos
 9

	)

1343 
	#CeDebug_DEMCR_VC_INTERR_Msk
 (1UL << 
CeDebug_DEMCR_VC_INTERR_Pos


	)

1345 
	#CeDebug_DEMCR_VC_BUSERR_Pos
 8

	)

1346 
	#CeDebug_DEMCR_VC_BUSERR_Msk
 (1UL << 
CeDebug_DEMCR_VC_BUSERR_Pos


	)

1348 
	#CeDebug_DEMCR_VC_STATERR_Pos
 7

	)

1349 
	#CeDebug_DEMCR_VC_STATERR_Msk
 (1UL << 
CeDebug_DEMCR_VC_STATERR_Pos


	)

1351 
	#CeDebug_DEMCR_VC_CHKERR_Pos
 6

	)

1352 
	#CeDebug_DEMCR_VC_CHKERR_Msk
 (1UL << 
CeDebug_DEMCR_VC_CHKERR_Pos


	)

1354 
	#CeDebug_DEMCR_VC_NOCPERR_Pos
 5

	)

1355 
	#CeDebug_DEMCR_VC_NOCPERR_Msk
 (1UL << 
CeDebug_DEMCR_VC_NOCPERR_Pos


	)

1357 
	#CeDebug_DEMCR_VC_MMERR_Pos
 4

	)

1358 
	#CeDebug_DEMCR_VC_MMERR_Msk
 (1UL << 
CeDebug_DEMCR_VC_MMERR_Pos


	)

1360 
	#CeDebug_DEMCR_VC_CORERESET_Pos
 0

	)

1361 
	#CeDebug_DEMCR_VC_CORERESET_Msk
 (1UL << 
CeDebug_DEMCR_VC_CORERESET_Pos


	)

1373 
	#SCS_BASE
 (0xE000E000UL

	)

1374 
	#ITM_BASE
 (0xE0000000UL

	)

1375 
	#DWT_BASE
 (0xE0001000UL

	)

1376 
	#TPI_BASE
 (0xE0040000UL

	)

1377 
	#CeDebug_BASE
 (0xE000EDF0UL

	)

1378 
	#SysTick_BASE
 (
SCS_BASE
 + 0x0010UL

	)

1379 
	#NVIC_BASE
 (
SCS_BASE
 + 0x0100UL

	)

1380 
	#SCB_BASE
 (
SCS_BASE
 + 0x0D00UL

	)

1382 
	#SCnSCB
 ((
SCnSCB_Ty
 *
SCS_BASE
 )

	)

1383 
	#SCB
 ((
SCB_Ty
 *
SCB_BASE
 )

	)

1384 
	#SysTick
 ((
SysTick_Ty
 *
SysTick_BASE
 )

	)

1385 
	#NVIC
 ((
NVIC_Ty
 *
NVIC_BASE
 )

	)

1386 
	#ITM
 ((
ITM_Ty
 *
ITM_BASE
 )

	)

1387 
	#DWT
 ((
DWT_Ty
 *
DWT_BASE
 )

	)

1388 
	#TPI
 ((
TPI_Ty
 *
TPI_BASE
 )

	)

1389 
	#CeDebug
 ((
CeDebug_Ty
 *
CeDebug_BASE


	)

1391 #i(
__MPU_PRESENT
 == 1)

1392 
	#MPU_BASE
 (
SCS_BASE
 + 0x0D90UL

	)

1393 
	#MPU
 ((
MPU_Ty
 *
MPU_BASE
 )

	)

1396 #i(
__FPU_PRESENT
 == 1)

1397 
	#FPU_BASE
 (
SCS_BASE
 + 0x0F30UL

	)

1398 
	#FPU
 ((
FPU_Ty
 *
FPU_BASE
 )

	)

1435 
__STATIC_INLINE
 
NVIC_SPriܙyGroupg
(
ut32_t
 
PriܙyGroup
)

1437 
ut32_t
 
g_vue
;

1438 
ut32_t
 
PriܙyGroupTmp
 = (
PriܙyGroup
 & (uint32_t)0x07);

1440 
g_vue
 = 
SCB
->
AIRCR
;

1441 
g_vue
 &~(
SCB_AIRCR_VECTKEY_Msk
 | 
SCB_AIRCR_PRIGROUP_Msk
);

1442 
g_vue
 = (reg_value |

1443 ((
ut32_t
)0x5FA << 
SCB_AIRCR_VECTKEY_Pos
) |

1444 (
PriܙyGroupTmp
 << 8));

1445 
SCB
->
AIRCR
 = 
g_vue
;

1455 
__STATIC_INLINE
 
ut32_t
 
NVIC_GPriܙyGroupg
()

1457  ((
SCB
->
AIRCR
 & 
SCB_AIRCR_PRIGROUP_Msk
>> 
SCB_AIRCR_PRIGROUP_Pos
);

1467 
__STATIC_INLINE
 
NVIC_EbIRQ
(
IRQn_Ty
 
IRQn
)

1470 
NVIC
->
ISER
[(
ut32_t
)((
t32_t
)
IRQn
) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F));

1480 
__STATIC_INLINE
 
NVIC_DibIRQ
(
IRQn_Ty
 
IRQn
)

1482 
NVIC
->
ICER
[((
ut32_t
)(
IRQn
) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));

1496 
__STATIC_INLINE
 
ut32_t
 
NVIC_GPdgIRQ
(
IRQn_Ty
 
IRQn
)

1498 ((
ut32_t
((
NVIC
->
ISPR
[(ut32_t)(
IRQn
) >> 5] & (1 << ((uint32_t)(IRQn) & 0x1F)))?1:0));

1508 
__STATIC_INLINE
 
NVIC_SPdgIRQ
(
IRQn_Ty
 
IRQn
)

1510 
NVIC
->
ISPR
[((
ut32_t
)(
IRQn
) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));

1520 
__STATIC_INLINE
 
NVIC_CˬPdgIRQ
(
IRQn_Ty
 
IRQn
)

1522 
NVIC
->
ICPR
[((
ut32_t
)(
IRQn
) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));

1535 
__STATIC_INLINE
 
ut32_t
 
NVIC_GAive
(
IRQn_Ty
 
IRQn
)

1537 ((
ut32_t
)((
NVIC
->
IABR
[(ut32_t)(
IRQn
) >> 5] & (1 << ((uint32_t)(IRQn) & 0x1F)))?1:0));

1550 
__STATIC_INLINE
 
NVIC_SPriܙy
(
IRQn_Ty
 
IRQn
, 
ut32_t
 
iܙy
)

1552 if(
IRQn
 < 0) {

1553 
SCB
->
SHP
[((
ut32_t
)(
IRQn
& 0xF)-4] = ((
iܙy
 << (8 - 
__NVIC_PRIO_BITS
)) & 0xff); }

1555 
NVIC
->
IP
[(
ut32_t
)(
IRQn
)] = ((
iܙy
 << (8 - 
__NVIC_PRIO_BITS
)) & 0xff); }

1570 
__STATIC_INLINE
 
ut32_t
 
NVIC_GPriܙy
(
IRQn_Ty
 
IRQn
)

1573 if(
IRQn
 < 0) {

1574 ((
ut32_t
)(
SCB
->
SHP
[((ut32_t)(
IRQn
& 0xF)-4] >> (8 - 
__NVIC_PRIO_BITS
))); }

1576 ((
ut32_t
)(
NVIC
->
IP
[(ut32_t)(
IRQn
)] >> (8 - 
__NVIC_PRIO_BITS
))); }

1592 
__STATIC_INLINE
 
ut32_t
 
NVIC_EncodePriܙy
 (ut32_
PriܙyGroup
, ut32_
PemPriܙy
, ut32_
SubPriܙy
)

1594 
ut32_t
 
PriܙyGroupTmp
 = (
PriܙyGroup
 & 0x07);

1595 
ut32_t
 
PemPriܙyBs
;

1596 
ut32_t
 
SubPriܙyBs
;

1598 
PemPriܙyBs
 = ((7 - 
PriܙyGroupTmp
> 
__NVIC_PRIO_BITS
) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp;

1599 
SubPriܙyBs
 = ((
PriܙyGroupTmp
 + 
__NVIC_PRIO_BITS
) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;

1602 ((
PemPriܙy
 & ((1 << (
PemPriܙyBs
)- 1)<< 
SubPriܙyBs
) |

1603 ((
SubPriܙy
 & ((1 << (
SubPriܙyBs
 )) - 1)))

1620 
__STATIC_INLINE
 
NVIC_DecodePriܙy
 (
ut32_t
 
Priܙy
, ut32_
PriܙyGroup
, ut32_t* 
pPemPriܙy
, ut32_t* 
pSubPriܙy
)

1622 
ut32_t
 
PriܙyGroupTmp
 = (
PriܙyGroup
 & 0x07);

1623 
ut32_t
 
PemPriܙyBs
;

1624 
ut32_t
 
SubPriܙyBs
;

1626 
PemPriܙyBs
 = ((7 - 
PriܙyGroupTmp
> 
__NVIC_PRIO_BITS
) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp;

1627 
SubPriܙyBs
 = ((
PriܙyGroupTmp
 + 
__NVIC_PRIO_BITS
) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;

1629 *
pPemPriܙy
 = (
Priܙy
 >> 
SubPriܙyBs
& ((1 << (
PemPriܙyBs
)) - 1);

1630 *
pSubPriܙy
 = (
Priܙy
 ) & ((1 << (
SubPriܙyBs
 )) - 1);

1638 
__STATIC_INLINE
 
NVIC_SyemRet
()

1640 
__DSB
();

1642 
SCB
->
AIRCR
 = ((0x5FA << 
SCB_AIRCR_VECTKEY_Pos
) |

1643 (
SCB
->
AIRCR
 & 
SCB_AIRCR_PRIGROUP_Msk
) |

1644 
SCB_AIRCR_SYSRESETREQ_Msk
);

1645 
__DSB
();

1660 #i(
__Vd_SysTickCfig
 == 0)

1677 
__STATIC_INLINE
 
ut32_t
 
SysTick_Cfig
(ut32_
ticks
)

1679 i((
ticks
 - 1> 
SysTick_LOAD_RELOAD_Msk
)  (1);

1681 
SysTick
->
LOAD
 = 
ticks
 - 1;

1682 
NVIC_SPriܙy
 (
SysTick_IRQn
, (1<<
__NVIC_PRIO_BITS
) - 1);

1683 
SysTick
->
VAL
 = 0;

1684 
SysTick
->
CTRL
 = 
SysTick_CTRL_CLKSOURCE_Msk
 |

1685 
SysTick_CTRL_TICKINT_Msk
 |

1686 
SysTick_CTRL_ENABLE_Msk
;

1703 vީ
t32_t
 
ITM_RxBufr
;

1704 
	#ITM_RXBUFFER_EMPTY
 0x5AA55AA5

	)

1717 
__STATIC_INLINE
 
ut32_t
 
ITM_SdCh
 (ut32_
ch
)

1719 i((
	gITM
->
	gTCR
 & 
	gITM_TCR_ITMENA_Msk
) &&

1720 (
	gITM
->
	gTER
 & (1UL << 0) ) )

1722 
	gITM
->
	gPORT
[0].
	gu32
 == 0);

1723 
	gITM
->
	gPORT
[0].
	gu8
 = (
ut8_t

ch
;

1725  (
	gch
);

1736 
__STATIC_INLINE
 
t32_t
 
ITM_ReiveCh
 () {

1737 
t32_t
 
	gch
 = -1;

1739 i(
	gITM_RxBufr
 !
ITM_RXBUFFER_EMPTY
) {

1740 
ch
 = 
ITM_RxBufr
;

1741 
	gITM_RxBufr
 = 
ITM_RXBUFFER_EMPTY
;

1744  (
	gch
);

1755 
__STATIC_INLINE
 
t32_t
 
ITM_CheckCh
 () {

1757 i(
	gITM_RxBufr
 =
ITM_RXBUFFER_EMPTY
) {

1770 #ifde
__lulus


	@inc/cmsis/core_cm4_simd.h

38 #ifde
__lulus


42 #ide
__CORE_CM4_SIMD_H


43 
	#__CORE_CM4_SIMD_H


	)

57 #i 
defed
 ( 
__CC_ARM
 )

61 
	#__SADD8
 
__dd8


	)

62 
	#__QADD8
 
__qadd8


	)

63 
	#__SHADD8
 
__shadd8


	)

64 
	#__UADD8
 
__uadd8


	)

65 
	#__UQADD8
 
__uqadd8


	)

66 
	#__UHADD8
 
__uhadd8


	)

67 
	#__SSUB8
 
__ssub8


	)

68 
	#__QSUB8
 
__qsub8


	)

69 
	#__SHSUB8
 
__shsub8


	)

70 
	#__USUB8
 
__usub8


	)

71 
	#__UQSUB8
 
__uqsub8


	)

72 
	#__UHSUB8
 
__uhsub8


	)

73 
	#__SADD16
 
__dd16


	)

74 
	#__QADD16
 
__qadd16


	)

75 
	#__SHADD16
 
__shadd16


	)

76 
	#__UADD16
 
__uadd16


	)

77 
	#__UQADD16
 
__uqadd16


	)

78 
	#__UHADD16
 
__uhadd16


	)

79 
	#__SSUB16
 
__ssub16


	)

80 
	#__QSUB16
 
__qsub16


	)

81 
	#__SHSUB16
 
__shsub16


	)

82 
	#__USUB16
 
__usub16


	)

83 
	#__UQSUB16
 
__uqsub16


	)

84 
	#__UHSUB16
 
__uhsub16


	)

85 
	#__SASX
 
__sx


	)

86 
	#__QASX
 
__qasx


	)

87 
	#__SHASX
 
__shasx


	)

88 
	#__UASX
 
__uasx


	)

89 
	#__UQASX
 
__uqasx


	)

90 
	#__UHASX
 
__uhasx


	)

91 
	#__SSAX
 
__sx


	)

92 
	#__QSAX
 
__qx


	)

93 
	#__SHSAX
 
__shx


	)

94 
	#__USAX
 
__ux


	)

95 
	#__UQSAX
 
__uqx


	)

96 
	#__UHSAX
 
__uhx


	)

97 
	#__USAD8
 
__ud8


	)

98 
	#__USADA8
 
__uda8


	)

99 
	#__SSAT16
 
__st16


	)

100 
	#__USAT16
 
__ut16


	)

101 
	#__UXTB16
 
__uxtb16


	)

102 
	#__UXTAB16
 
__uxb16


	)

103 
	#__SXTB16
 
__sxtb16


	)

104 
	#__SXTAB16
 
__sxb16


	)

105 
	#__SMUAD
 
__smuad


	)

106 
	#__SMUADX
 
__smuadx


	)

107 
	#__SMLAD
 
__smd


	)

108 
	#__SMLADX
 
__smdx


	)

109 
	#__SMLALD
 
__smld


	)

110 
	#__SMLALDX
 
__smldx


	)

111 
	#__SMUSD
 
__smusd


	)

112 
	#__SMUSDX
 
__smusdx


	)

113 
	#__SMLSD
 
__smlsd


	)

114 
	#__SMLSDX
 
__smlsdx


	)

115 
	#__SMLSLD
 
__smld


	)

116 
	#__SMLSLDX
 
__smldx


	)

117 
	#__SEL
 
__l


	)

118 
	#__QADD
 
__qadd


	)

119 
	#__QSUB
 
__qsub


	)

121 
	#__PKHBT
(
ARG1
,
ARG2
,
ARG3
((((
ut32_t
)(ARG1)& 0x0000FFFFUL| \

	)

122 ((((
ut32_t
)(
ARG2
)<< (
ARG3
)) & 0xFFFF0000UL) )

124 
	#__PKHTB
(
ARG1
,
ARG2
,
ARG3
((((
ut32_t
)(ARG1)& 0xFFFF0000UL| \

	)

125 ((((
ut32_t
)(
ARG2
)>> (
ARG3
)) & 0x0000FFFFUL) )

127 
	#__SMMLA
(
ARG1
,
ARG2
,
ARG3
(
t32_t
)((((
t64_t
)(ARG1* (ARG2)+ \

	)

128 ((
t64_t
)(
ARG3
) << 32) ) >> 32))

134 #i
defed
 ( 
__ICCARM__
 )

138 
	~<cmsis_r.h
>

144 #i
defed
 ( 
__TMS470__
 )

148 
	~<cmsis_ccs.h
>

154 #i
defed
 ( 
__GNUC__
 )

158 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut32_t
 
	$__SADD8
(
ut32_t
 
1
, ut32_
2
)

160 
ut32_t
 
su
;

162 
__ASM
 vީ("dd8 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

163 (
su
);

164 
	}
}

166 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut32_t
 
	$__QADD8
(
ut32_t
 
1
, ut32_
2
)

168 
ut32_t
 
su
;

170 
__ASM
 vީ("qadd8 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

171 (
su
);

172 
	}
}

174 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut32_t
 
	$__SHADD8
(
ut32_t
 
1
, ut32_
2
)

176 
ut32_t
 
su
;

178 
__ASM
 vީ("shadd8 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

179 (
su
);

180 
	}
}

182 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut32_t
 
	$__UADD8
(
ut32_t
 
1
, ut32_
2
)

184 
ut32_t
 
su
;

186 
__ASM
 vީ("uadd8 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

187 (
su
);

188 
	}
}

190 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut32_t
 
	$__UQADD8
(
ut32_t
 
1
, ut32_
2
)

192 
ut32_t
 
su
;

194 
__ASM
 vީ("uqadd8 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

195 (
su
);

196 
	}
}

198 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut32_t
 
	$__UHADD8
(
ut32_t
 
1
, ut32_
2
)

200 
ut32_t
 
su
;

202 
__ASM
 vީ("uhadd8 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

203 (
su
);

204 
	}
}

207 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut32_t
 
	$__SSUB8
(
ut32_t
 
1
, ut32_
2
)

209 
ut32_t
 
su
;

211 
__ASM
 vީ("ssub8 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

212 (
su
);

213 
	}
}

215 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut32_t
 
	$__QSUB8
(
ut32_t
 
1
, ut32_
2
)

217 
ut32_t
 
su
;

219 
__ASM
 vީ("qsub8 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

220 (
su
);

221 
	}
}

223 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut32_t
 
	$__SHSUB8
(
ut32_t
 
1
, ut32_
2
)

225 
ut32_t
 
su
;

227 
__ASM
 vީ("shsub8 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

228 (
su
);

229 
	}
}

231 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut32_t
 
	$__USUB8
(
ut32_t
 
1
, ut32_
2
)

233 
ut32_t
 
su
;

235 
__ASM
 vީ("usub8 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

236 (
su
);

237 
	}
}

239 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut32_t
 
	$__UQSUB8
(
ut32_t
 
1
, ut32_
2
)

241 
ut32_t
 
su
;

243 
__ASM
 vީ("uqsub8 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

244 (
su
);

245 
	}
}

247 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut32_t
 
	$__UHSUB8
(
ut32_t
 
1
, ut32_
2
)

249 
ut32_t
 
su
;

251 
__ASM
 vީ("uhsub8 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

252 (
su
);

253 
	}
}

256 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut32_t
 
	$__SADD16
(
ut32_t
 
1
, ut32_
2
)

258 
ut32_t
 
su
;

260 
__ASM
 vީ("dd16 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

261 (
su
);

262 
	}
}

264 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut32_t
 
	$__QADD16
(
ut32_t
 
1
, ut32_
2
)

266 
ut32_t
 
su
;

268 
__ASM
 vީ("qadd16 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

269 (
su
);

270 
	}
}

272 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut32_t
 
	$__SHADD16
(
ut32_t
 
1
, ut32_
2
)

274 
ut32_t
 
su
;

276 
__ASM
 vީ("shadd16 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

277 (
su
);

278 
	}
}

280 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut32_t
 
	$__UADD16
(
ut32_t
 
1
, ut32_
2
)

282 
ut32_t
 
su
;

284 
__ASM
 vީ("uadd16 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

285 (
su
);

286 
	}
}

288 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut32_t
 
	$__UQADD16
(
ut32_t
 
1
, ut32_
2
)

290 
ut32_t
 
su
;

292 
__ASM
 vީ("uqadd16 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

293 (
su
);

294 
	}
}

296 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut32_t
 
	$__UHADD16
(
ut32_t
 
1
, ut32_
2
)

298 
ut32_t
 
su
;

300 
__ASM
 vީ("uhadd16 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

301 (
su
);

302 
	}
}

304 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut32_t
 
	$__SSUB16
(
ut32_t
 
1
, ut32_
2
)

306 
ut32_t
 
su
;

308 
__ASM
 vީ("ssub16 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

309 (
su
);

310 
	}
}

312 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut32_t
 
	$__QSUB16
(
ut32_t
 
1
, ut32_
2
)

314 
ut32_t
 
su
;

316 
__ASM
 vީ("qsub16 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

317 (
su
);

318 
	}
}

320 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut32_t
 
	$__SHSUB16
(
ut32_t
 
1
, ut32_
2
)

322 
ut32_t
 
su
;

324 
__ASM
 vީ("shsub16 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

325 (
su
);

326 
	}
}

328 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut32_t
 
	$__USUB16
(
ut32_t
 
1
, ut32_
2
)

330 
ut32_t
 
su
;

332 
__ASM
 vީ("usub16 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

333 (
su
);

334 
	}
}

336 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut32_t
 
	$__UQSUB16
(
ut32_t
 
1
, ut32_
2
)

338 
ut32_t
 
su
;

340 
__ASM
 vީ("uqsub16 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

341 (
su
);

342 
	}
}

344 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut32_t
 
	$__UHSUB16
(
ut32_t
 
1
, ut32_
2
)

346 
ut32_t
 
su
;

348 
__ASM
 vީ("uhsub16 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

349 (
su
);

350 
	}
}

352 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut32_t
 
	$__SASX
(
ut32_t
 
1
, ut32_
2
)

354 
ut32_t
 
su
;

356 
__ASM
 vީ("sx %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

357 (
su
);

358 
	}
}

360 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut32_t
 
	$__QASX
(
ut32_t
 
1
, ut32_
2
)

362 
ut32_t
 
su
;

364 
__ASM
 vީ("qasx %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

365 (
su
);

366 
	}
}

368 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut32_t
 
	$__SHASX
(
ut32_t
 
1
, ut32_
2
)

370 
ut32_t
 
su
;

372 
__ASM
 vީ("shasx %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

373 (
su
);

374 
	}
}

376 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut32_t
 
	$__UASX
(
ut32_t
 
1
, ut32_
2
)

378 
ut32_t
 
su
;

380 
__ASM
 vީ("uasx %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

381 (
su
);

382 
	}
}

384 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut32_t
 
	$__UQASX
(
ut32_t
 
1
, ut32_
2
)

386 
ut32_t
 
su
;

388 
__ASM
 vީ("uqasx %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

389 (
su
);

390 
	}
}

392 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut32_t
 
	$__UHASX
(
ut32_t
 
1
, ut32_
2
)

394 
ut32_t
 
su
;

396 
__ASM
 vީ("uhasx %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

397 (
su
);

398 
	}
}

400 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut32_t
 
	$__SSAX
(
ut32_t
 
1
, ut32_
2
)

402 
ut32_t
 
su
;

404 
__ASM
 vީ("sx %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

405 (
su
);

406 
	}
}

408 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut32_t
 
	$__QSAX
(
ut32_t
 
1
, ut32_
2
)

410 
ut32_t
 
su
;

412 
__ASM
 vީ("qx %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

413 (
su
);

414 
	}
}

416 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut32_t
 
	$__SHSAX
(
ut32_t
 
1
, ut32_
2
)

418 
ut32_t
 
su
;

420 
__ASM
 vީ("shx %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

421 (
su
);

422 
	}
}

424 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut32_t
 
	$__USAX
(
ut32_t
 
1
, ut32_
2
)

426 
ut32_t
 
su
;

428 
__ASM
 vީ("ux %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

429 (
su
);

430 
	}
}

432 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut32_t
 
	$__UQSAX
(
ut32_t
 
1
, ut32_
2
)

434 
ut32_t
 
su
;

436 
__ASM
 vީ("uqx %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

437 (
su
);

438 
	}
}

440 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut32_t
 
	$__UHSAX
(
ut32_t
 
1
, ut32_
2
)

442 
ut32_t
 
su
;

444 
__ASM
 vީ("uhx %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

445 (
su
);

446 
	}
}

448 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut32_t
 
	$__USAD8
(
ut32_t
 
1
, ut32_
2
)

450 
ut32_t
 
su
;

452 
__ASM
 vީ("ud8 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

453 (
su
);

454 
	}
}

456 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut32_t
 
	$__USADA8
(
ut32_t
 
1
, ut32_
2
, ut32_
3
)

458 
ut32_t
 
su
;

460 
__ASM
 vީ("uda8 %0, %1, %2, %3" : "" (
su
: "r" (
1
), "r" (
2
), "r" (
3
) );

461 (
su
);

462 
	}
}

464 
	#__SSAT16
(
ARG1
,
ARG2
\

	)

466 
ut32_t
 
__RES
, 
__ARG1
 = (
ARG1
); \

467 
__ASM
 ("st16 %0, %1, %2" : "" (
__RES
: "I" (
ARG2
), "r" (
__ARG1
) ); \

468 
__RES
; \

471 
	#__USAT16
(
ARG1
,
ARG2
\

	)

473 
ut32_t
 
__RES
, 
__ARG1
 = (
ARG1
); \

474 
__ASM
 ("ut16 %0, %1, %2" : "" (
__RES
: "I" (
ARG2
), "r" (
__ARG1
) ); \

475 
__RES
; \

478 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut32_t
 
	$__UXTB16
(
ut32_t
 
1
)

480 
ut32_t
 
su
;

482 
__ASM
 vީ("uxtb16 %0, %1" : "" (
su
: "r" (
1
));

483 (
su
);

484 
	}
}

486 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut32_t
 
	$__UXTAB16
(
ut32_t
 
1
, ut32_
2
)

488 
ut32_t
 
su
;

490 
__ASM
 vީ("uxb16 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

491 (
su
);

492 
	}
}

494 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut32_t
 
	$__SXTB16
(
ut32_t
 
1
)

496 
ut32_t
 
su
;

498 
__ASM
 vީ("sxtb16 %0, %1" : "" (
su
: "r" (
1
));

499 (
su
);

500 
	}
}

502 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut32_t
 
	$__SXTAB16
(
ut32_t
 
1
, ut32_
2
)

504 
ut32_t
 
su
;

506 
__ASM
 vީ("sxb16 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

507 (
su
);

508 
	}
}

510 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut32_t
 
	$__SMUAD
 (
ut32_t
 
1
, ut32_
2
)

512 
ut32_t
 
su
;

514 
__ASM
 vީ("smuad %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

515 (
su
);

516 
	}
}

518 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut32_t
 
	$__SMUADX
 (
ut32_t
 
1
, ut32_
2
)

520 
ut32_t
 
su
;

522 
__ASM
 vީ("smuadx %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

523 (
su
);

524 
	}
}

526 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut32_t
 
	$__SMLAD
 (
ut32_t
 
1
, ut32_
2
, ut32_
3
)

528 
ut32_t
 
su
;

530 
__ASM
 vީ("smd %0, %1, %2, %3" : "" (
su
: "r" (
1
), "r" (
2
), "r" (
3
) );

531 (
su
);

532 
	}
}

534 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut32_t
 
	$__SMLADX
 (
ut32_t
 
1
, ut32_
2
, ut32_
3
)

536 
ut32_t
 
su
;

538 
__ASM
 vީ("smdx %0, %1, %2, %3" : "" (
su
: "r" (
1
), "r" (
2
), "r" (
3
) );

539 (
su
);

540 
	}
}

542 
	#__SMLALD
(
ARG1
,
ARG2
,
ARG3
\

	)

544 
ut32_t
 
__ARG1
 = (
ARG1
), 
__ARG2
 = (
ARG2
), 
__ARG3_H
 = (ut32_t)((
ut64_t
)(
ARG3
>> 32), 
__ARG3_L
 = (uint32_t)((uint64_t)(ARG3) & 0xFFFFFFFFUL); \

545 
__ASM
 vީ("smld %0, %1, %2, %3" : "" (
__ARG3_L
), "" (
__ARG3_H
: "r" (
__ARG1
), "r" (
__ARG2
), "0" (__ARG3_L), "1" (__ARG3_H) ); \

546 (
ut64_t
)(((ut64_t)
__ARG3_H
 << 32| 
__ARG3_L
); \

549 
	#__SMLALDX
(
ARG1
,
ARG2
,
ARG3
\

	)

551 
ut32_t
 
__ARG1
 = (
ARG1
), 
__ARG2
 = (
ARG2
), 
__ARG3_H
 = (ut32_t)((
ut64_t
)(
ARG3
>> 32), 
__ARG3_L
 = (uint32_t)((uint64_t)(ARG3) & 0xFFFFFFFFUL); \

552 
__ASM
 vީ("smldx %0, %1, %2, %3" : "" (
__ARG3_L
), "" (
__ARG3_H
: "r" (
__ARG1
), "r" (
__ARG2
), "0" (__ARG3_L), "1" (__ARG3_H) ); \

553 (
ut64_t
)(((ut64_t)
__ARG3_H
 << 32| 
__ARG3_L
); \

556 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut32_t
 
	$__SMUSD
 (
ut32_t
 
1
, ut32_
2
)

558 
ut32_t
 
su
;

560 
__ASM
 vީ("smusd %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

561 (
su
);

562 
	}
}

564 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut32_t
 
	$__SMUSDX
 (
ut32_t
 
1
, ut32_
2
)

566 
ut32_t
 
su
;

568 
__ASM
 vީ("smusdx %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

569 (
su
);

570 
	}
}

572 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut32_t
 
	$__SMLSD
 (
ut32_t
 
1
, ut32_
2
, ut32_
3
)

574 
ut32_t
 
su
;

576 
__ASM
 vީ("smlsd %0, %1, %2, %3" : "" (
su
: "r" (
1
), "r" (
2
), "r" (
3
) );

577 (
su
);

578 
	}
}

580 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut32_t
 
	$__SMLSDX
 (
ut32_t
 
1
, ut32_
2
, ut32_
3
)

582 
ut32_t
 
su
;

584 
__ASM
 vީ("smlsdx %0, %1, %2, %3" : "" (
su
: "r" (
1
), "r" (
2
), "r" (
3
) );

585 (
su
);

586 
	}
}

588 
	#__SMLSLD
(
ARG1
,
ARG2
,
ARG3
\

	)

590 
ut32_t
 
__ARG1
 = (
ARG1
), 
__ARG2
 = (
ARG2
), 
__ARG3_H
 = (ut32_t)((
ARG3
>> 32), 
__ARG3_L
 = (uint32_t)((ARG3) & 0xFFFFFFFFUL); \

591 
__ASM
 vީ("smld %0, %1, %2, %3" : "" (
__ARG3_L
), "" (
__ARG3_H
: "r" (
__ARG1
), "r" (
__ARG2
), "0" (__ARG3_L), "1" (__ARG3_H) ); \

592 (
ut64_t
)(((ut64_t)
__ARG3_H
 << 32| 
__ARG3_L
); \

595 
	#__SMLSLDX
(
ARG1
,
ARG2
,
ARG3
\

	)

597 
ut32_t
 
__ARG1
 = (
ARG1
), 
__ARG2
 = (
ARG2
), 
__ARG3_H
 = (ut32_t)((
ARG3
>> 32), 
__ARG3_L
 = (uint32_t)((ARG3) & 0xFFFFFFFFUL); \

598 
__ASM
 vީ("smldx %0, %1, %2, %3" : "" (
__ARG3_L
), "" (
__ARG3_H
: "r" (
__ARG1
), "r" (
__ARG2
), "0" (__ARG3_L), "1" (__ARG3_H) ); \

599 (
ut64_t
)(((ut64_t)
__ARG3_H
 << 32| 
__ARG3_L
); \

602 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut32_t
 
	$__SEL
 (
ut32_t
 
1
, ut32_
2
)

604 
ut32_t
 
su
;

606 
__ASM
 vީ("%0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

607 (
su
);

608 
	}
}

610 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut32_t
 
	$__QADD
(
ut32_t
 
1
, ut32_
2
)

612 
ut32_t
 
su
;

614 
__ASM
 vީ("qadd %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

615 (
su
);

616 
	}
}

618 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut32_t
 
	$__QSUB
(
ut32_t
 
1
, ut32_
2
)

620 
ut32_t
 
su
;

622 
__ASM
 vީ("qsub %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

623 (
su
);

624 
	}
}

626 
	#__PKHBT
(
ARG1
,
ARG2
,
ARG3
\

	)

628 
ut32_t
 
__RES
, 
__ARG1
 = (
ARG1
), 
__ARG2
 = (
ARG2
); \

629 
__ASM
 ("pkhb%0, %1, %2, %3" : "" (
__RES
: "r" (
__ARG1
), "r" (
__ARG2
), "I" (
ARG3
) ); \

630 
__RES
; \

633 
	#__PKHTB
(
ARG1
,
ARG2
,
ARG3
\

	)

635 
ut32_t
 
__RES
, 
__ARG1
 = (
ARG1
), 
__ARG2
 = (
ARG2
); \

636 i(
ARG3
 == 0) \

637 
__ASM
 ("pkhtb %0, %1, %2" : "" (
__RES
: "r" (
__ARG1
), "r" (
__ARG2
) ); \

639 
__ASM
 ("pkhtb %0, %1, %2, %3" : "" (
__RES
: "r" (
__ARG1
), "r" (
__ARG2
), "I" (
ARG3
) ); \

640 
__RES
; \

643 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut32_t
 
	$__SMMLA
 (
t32_t
 
1
, i32_
2
, i32_
3
)

645 
t32_t
 
su
;

647 
__ASM
 vީ("smm %0, %1, %2, %3" : "" (
su
): "r" (
1
), "r" (
2
), "r" (
3
) );

648 (
su
);

649 
	}
}

655 #i
defed
 ( 
__TASKING__
 )

671 #ifde
__lulus


	@inc/cmsis/core_cmFunc.h

38 #ide
__CORE_CMFUNC_H


39 
	#__CORE_CMFUNC_H


	)

48 #i 
defed
 ( 
__CC_ARM
 )

51 #i(
__ARMCC_VERSION
 < 400677)

64 
__STATIC_INLINE
 
ut32_t
 
	$__g_CONTROL
()

66 
ut32_t
 
__gCڌ
 
	`__ASM
("control");

67 (
__gCڌ
);

68 
	}
}

77 
__STATIC_INLINE
 
	$__t_CONTROL
(
ut32_t
 
cڌ
)

79 
ut32_t
 
__gCڌ
 
	`__ASM
("control");

80 
__gCڌ
 = 
cڌ
;

81 
	}
}

90 
__STATIC_INLINE
 
ut32_t
 
	$__g_IPSR
()

92 
ut32_t
 
__gIPSR
 
	`__ASM
("ipsr");

93 (
__gIPSR
);

94 
	}
}

103 
__STATIC_INLINE
 
ut32_t
 
	$__g_APSR
()

105 
ut32_t
 
__gAPSR
 
	`__ASM
("apsr");

106 (
__gAPSR
);

107 
	}
}

116 
__STATIC_INLINE
 
ut32_t
 
	$__g_xPSR
()

118 
ut32_t
 
__gXPSR
 
	`__ASM
("xpsr");

119 (
__gXPSR
);

120 
	}
}

129 
__STATIC_INLINE
 
ut32_t
 
	$__g_PSP
()

131 
ut32_t
 
__gProssSckPor
 
	`__ASM
("psp");

132 (
__gProssSckPor
);

133 
	}
}

142 
__STATIC_INLINE
 
	$__t_PSP
(
ut32_t
 
tOfProcSck
)

144 
ut32_t
 
__gProssSckPor
 
	`__ASM
("psp");

145 
__gProssSckPor
 = 
tOfProcSck
;

146 
	}
}

155 
__STATIC_INLINE
 
ut32_t
 
	$__g_MSP
()

157 
ut32_t
 
__gMaSckPor
 
	`__ASM
("msp");

158 (
__gMaSckPor
);

159 
	}
}

168 
__STATIC_INLINE
 
	$__t_MSP
(
ut32_t
 
tOfMaSck
)

170 
ut32_t
 
__gMaSckPor
 
	`__ASM
("msp");

171 
__gMaSckPor
 = 
tOfMaSck
;

172 
	}
}

181 
__STATIC_INLINE
 
ut32_t
 
	$__g_PRIMASK
()

183 
ut32_t
 
__gPriMask
 
	`__ASM
("primask");

184 (
__gPriMask
);

185 
	}
}

194 
__STATIC_INLINE
 
	$__t_PRIMASK
(
ut32_t
 
iMask
)

196 
ut32_t
 
__gPriMask
 
	`__ASM
("primask");

197 
__gPriMask
 = (
iMask
);

198 
	}
}

201 #i (
__CORTEX_M
 >= 0x03)

208 
	#__ab_u_q
 
__ab_fiq


	)

216 
	#__dib_u_q
 
__dib_fiq


	)

225 
__STATIC_INLINE
 
ut32_t
 
	$__g_BASEPRI
()

227 
ut32_t
 
__gBaPri
 
	`__ASM
("basepri");

228 (
__gBaPri
);

229 
	}
}

238 
__STATIC_INLINE
 
	$__t_BASEPRI
(
ut32_t
 
baPri
)

240 
ut32_t
 
__gBaPri
 
	`__ASM
("basepri");

241 
__gBaPri
 = (
baPri
 & 0xff);

242 
	}
}

251 
__STATIC_INLINE
 
ut32_t
 
	$__g_FAULTMASK
()

253 
ut32_t
 
__gFauMask
 
	`__ASM
("faultmask");

254 (
__gFauMask
);

255 
	}
}

264 
__STATIC_INLINE
 
	$__t_FAULTMASK
(
ut32_t
 
uMask
)

266 
ut32_t
 
__gFauMask
 
	`__ASM
("faultmask");

267 
__gFauMask
 = (
uMask
 & (
ut32_t
)1);

268 
	}
}

273 #i (
__CORTEX_M
 == 0x04)

281 
__STATIC_INLINE
 
ut32_t
 
	$__g_FPSCR
()

283 #i(
__FPU_PRESENT
 =1&& (
__FPU_USED
 == 1)

284 
ut32_t
 
__gs
 
	`__ASM
("fpscr");

285 (
__gs
);

289 
	}
}

298 
__STATIC_INLINE
 
	$__t_FPSCR
(
ut32_t
 
s
)

300 #i(
__FPU_PRESENT
 =1&& (
__FPU_USED
 == 1)

301 
ut32_t
 
__gs
 
	`__ASM
("fpscr");

302 
__gs
 = (
s
);

304 
	}
}

309 #i
defed
 ( 
__ICCARM__
 )

312 
	~<cmsis_r.h
>

315 #i
defed
 ( 
__TMS470__
 )

318 
	~<cmsis_ccs.h
>

321 #i
defed
 ( 
__GNUC__
 )

329 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
	$__ab_q
()

331 
__ASM
 volatile ("cpsie i" : : : "memory");

332 
	}
}

340 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
	$__dib_q
()

342 
__ASM
 volatile ("cpsid i" : : : "memory");

343 
	}
}

352 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut32_t
 
	$__g_CONTROL
()

354 
ut32_t
 
su
;

356 
__ASM
 vީ("MRS %0, cڌ" : "" (
su
) );

357 (
su
);

358 
	}
}

367 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
	$__t_CONTROL
(
ut32_t
 
cڌ
)

369 
__ASM
 vީ("MSR cڌ, %0" : : "r" (
cڌ
) : "memory");

370 
	}
}

379 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut32_t
 
	$__g_IPSR
()

381 
ut32_t
 
su
;

383 
__ASM
 vީ("MRS %0, ip" : "" (
su
) );

384 (
su
);

385 
	}
}

394 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut32_t
 
	$__g_APSR
()

396 
ut32_t
 
su
;

398 
__ASM
 vީ("MRS %0,p" : "" (
su
) );

399 (
su
);

400 
	}
}

409 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut32_t
 
	$__g_xPSR
()

411 
ut32_t
 
su
;

413 
__ASM
 vީ("MRS %0, xp" : "" (
su
) );

414 (
su
);

415 
	}
}

424 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut32_t
 
	$__g_PSP
()

426 
ut32_t
 
su
;

428 
__ASM
 vީ("MRS %0,\n" : "" (
su
) );

429 (
su
);

430 
	}
}

439 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
	$__t_PSP
(
ut32_t
 
tOfProcSck
)

441 
__ASM
 vީ("MSR, %0\n" : : "r" (
tOfProcSck
) : "sp");

442 
	}
}

451 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut32_t
 
	$__g_MSP
()

453 
ut32_t
 
su
;

455 
__ASM
 vީ("MRS %0, m\n" : "" (
su
) );

456 (
su
);

457 
	}
}

466 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
	$__t_MSP
(
ut32_t
 
tOfMaSck
)

468 
__ASM
 vީ("MSR m, %0\n" : : "r" (
tOfMaSck
) : "sp");

469 
	}
}

478 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut32_t
 
	$__g_PRIMASK
()

480 
ut32_t
 
su
;

482 
__ASM
 vީ("MRS %0,rimask" : "" (
su
) );

483 (
su
);

484 
	}
}

493 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
	$__t_PRIMASK
(
ut32_t
 
iMask
)

495 
__ASM
 vީ("MSRrimask, %0" : : "r" (
iMask
) : "memory");

496 
	}
}

499 #i (
__CORTEX_M
 >= 0x03)

506 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
	$__ab_u_q
()

508 
__ASM
 volatile ("cpsie f" : : : "memory");

509 
	}
}

517 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
	$__dib_u_q
()

519 
__ASM
 volatile ("cpsid f" : : : "memory");

520 
	}
}

529 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut32_t
 
	$__g_BASEPRI
()

531 
ut32_t
 
su
;

533 
__ASM
 vީ("MRS %0, bai_max" : "" (
su
) );

534 (
su
);

535 
	}
}

544 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
	$__t_BASEPRI
(
ut32_t
 
vue
)

546 
__ASM
 vީ("MSR bai, %0" : : "r" (
vue
) : "memory");

547 
	}
}

556 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut32_t
 
	$__g_FAULTMASK
()

558 
ut32_t
 
su
;

560 
__ASM
 vީ("MRS %0, faumask" : "" (
su
) );

561 (
su
);

562 
	}
}

571 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
	$__t_FAULTMASK
(
ut32_t
 
uMask
)

573 
__ASM
 vީ("MSR faumask, %0" : : "r" (
uMask
) : "memory");

574 
	}
}

579 #i (
__CORTEX_M
 == 0x04)

587 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut32_t
 
	$__g_FPSCR
()

589 #i(
__FPU_PRESENT
 =1&& (
__FPU_USED
 == 1)

590 
ut32_t
 
su
;

593 
__ASM
 volatile ("");

594 
__ASM
 vީ("VMRS %0, fps" : "" (
su
) );

595 
__ASM
 volatile ("");

596 (
su
);

600 
	}
}

609 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
	$__t_FPSCR
(
ut32_t
 
s
)

611 #i(
__FPU_PRESENT
 =1&& (
__FPU_USED
 == 1)

613 
__ASM
 volatile ("");

614 
__ASM
 vީ("VMSR fps, %0" : : "r" (
s
) : "vfpcc");

615 
__ASM
 volatile ("");

617 
	}
}

622 #i
defed
 ( 
__TASKING__
 )

	@inc/cmsis/core_cmInstr.h

38 #ide
__CORE_CMINSTR_H


39 
	#__CORE_CMINSTR_H


	)

48 #i 
defed
 ( 
__CC_ARM
 )

51 #i(
__ARMCC_VERSION
 < 400677)

60 
	#__NOP
 
__n


	)

68 
	#__WFI
 
__wfi


	)

76 
	#__WFE
 
__w


	)

83 
	#__SEV
 
__v


	)

92 
	#__ISB
(
	`__isb
(0xF)

	)

100 
	#__DSB
(
	`__dsb
(0xF)

	)

108 
	#__DMB
(
	`__dmb
(0xF)

	)

118 
	#__REV
 
__v


	)

128 #ide
__NO_EMBEDDED_ASM


129 
__ibu__
((
i
(".v16_xt"))
__STATIC_INLINE
 
__ASM
 
ut32_t
 
	$__REV16
(
ut32_t
 
vue
)

131 
v16
 
r0
,0

132 
bx
 



133 
	}
}

143 #ide
__NO_EMBEDDED_ASM


144 
__ibu__
((
i
(".vsh_xt"))
__STATIC_INLINE
 
__ASM
 
t32_t
 
	$__REVSH
(
t32_t
 
vue
)

146 
vsh
 
r0
,0

147 
bx
 



148 
	}
}

160 
	#__ROR
 
__r


	)

171 
	#__BKPT
(
vue

	`__bakpot
(vue)

	)

174 #i (
__CORTEX_M
 >= 0x03)

183 
	#__RBIT
 
__rb


	)

193 
	#__LDREXB
(
r
((
ut8_t
 ) 
	`__ldx
Ռ))

	)

203 
	#__LDREXH
(
r
((
ut16_t

	`__ldx
Ռ))

	)

213 
	#__LDREXW
(
r
((
ut32_t
 ) 
	`__ldx
Ռ))

	)

225 
	#__STREXB
(
vue
, 
r

	`__x
(vue,)

	)

237 
	#__STREXH
(
vue
, 
r

	`__x
(vue,)

	)

249 
	#__STREXW
(
vue
, 
r

	`__x
(vue,)

	)

257 
	#__CLREX
 
__x


	)

268 
	#__SSAT
 
__st


	)

279 
	#__USAT
 
__ut


	)

289 
	#__CLZ
 
__z


	)

295 #i
defed
 ( 
__ICCARM__
 )

298 
	~<cmsis_r.h
>

301 #i
defed
 ( 
__TMS470__
 )

304 
	~<cmsis_ccs.h
>

307 #i
defed
 ( 
__GNUC__
 )

313 #i
defed
 (
__thumb__
&& !defed (
__thumb2__
)

314 
	#__CMSIS_GCC_OUT_REG
(
r
"" (r)

	)

315 
	#__CMSIS_GCC_USE_REG
(
r
"l" (r)

	)

317 
	#__CMSIS_GCC_OUT_REG
(
r
"" (r)

	)

318 
	#__CMSIS_GCC_USE_REG
(
r
"r" (r)

	)

325 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
	$__NOP
()

327 
__ASM
 volatile ("nop");

328 
	}
}

336 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
	$__WFI
()

338 
__ASM
 volatile ("wfi");

339 
	}
}

347 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
	$__WFE
()

349 
__ASM
 volatile ("wfe");

350 
	}
}

357 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
	$__SEV
()

359 
__ASM
 volatile ("sev");

360 
	}
}

369 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
	$__ISB
()

371 
__ASM
 volatile ("isb");

372 
	}
}

380 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
	$__DSB
()

382 
__ASM
 volatile ("dsb");

383 
	}
}

391 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
	$__DMB
()

393 
__ASM
 volatile ("dmb");

394 
	}
}

404 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut32_t
 
	$__REV
(
ut32_t
 
vue
)

406 #i(
__GNUC__
 > 4|| (__GNUC__ =4 && 
__GNUC_MINOR__
 >= 5)

407  
	`__but_bsw32
(
vue
);

409 
ut32_t
 
su
;

411 
__ASM
 vީ("v %0, %1" : 
	`__CMSIS_GCC_OUT_REG
 (
su
: 
	`__CMSIS_GCC_USE_REG
 (
vue
) );

412 (
su
);

414 
	}
}

424 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut32_t
 
	$__REV16
(
ut32_t
 
vue
)

426 
ut32_t
 
su
;

428 
__ASM
 vީ("v16 %0, %1" : 
	`__CMSIS_GCC_OUT_REG
 (
su
: 
	`__CMSIS_GCC_USE_REG
 (
vue
) );

429 (
su
);

430 
	}
}

440 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
t32_t
 
	$__REVSH
(
t32_t
 
vue
)

442 #i(
__GNUC__
 > 4|| (__GNUC__ =4 && 
__GNUC_MINOR__
 >= 8)

443  ()
	`__but_bsw16
(
vue
);

445 
ut32_t
 
su
;

447 
__ASM
 vީ("vsh %0, %1" : 
	`__CMSIS_GCC_OUT_REG
 (
su
: 
	`__CMSIS_GCC_USE_REG
 (
vue
) );

448 (
su
);

450 
	}
}

461 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut32_t
 
	$__ROR
(
ut32_t
 
1
, ut32_
2
)

463  (
1
 >> 
2
) | (op1 << (32 - op2));

464 
	}
}

475 
	#__BKPT
(
vue

__ASM
 vީ("bk "#vue)

	)

478 #i (
__CORTEX_M
 >= 0x03)

487 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut32_t
 
	$__RBIT
(
ut32_t
 
vue
)

489 
ut32_t
 
su
;

491 
__ASM
 vީ("rb %0, %1" : "" (
su
: "r" (
vue
) );

492 (
su
);

493 
	}
}

503 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut8_t
 
	$__LDREXB
(vީ
ut8_t
 *
addr
)

505 
ut32_t
 
su
;

507 #i(
__GNUC__
 > 4|| (__GNUC__ =4 && 
__GNUC_MINOR__
 >= 8)

508 
__ASM
 vީ("ldxb %0, %1" : "" (
su
: "Q" (*
addr
) );

513 
__ASM
 vީ("ldxb %0, [%1]" : "" (
su
: "r" (
addr
) : "memory" );

515 (
su
);

516 
	}
}

526 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut16_t
 
	$__LDREXH
(vީ
ut16_t
 *
addr
)

528 
ut32_t
 
su
;

530 #i(
__GNUC__
 > 4|| (__GNUC__ =4 && 
__GNUC_MINOR__
 >= 8)

531 
__ASM
 vީ("ldxh %0, %1" : "" (
su
: "Q" (*
addr
) );

536 
__ASM
 vީ("ldxh %0, [%1]" : "" (
su
: "r" (
addr
) : "memory" );

538 (
su
);

539 
	}
}

549 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut32_t
 
	$__LDREXW
(vީ
ut32_t
 *
addr
)

551 
ut32_t
 
su
;

553 
__ASM
 vީ("ldx %0, %1" : "" (
su
: "Q" (*
addr
) );

554 (
su
);

555 
	}
}

567 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut32_t
 
	$__STREXB
(
ut8_t
 
vue
, vީut8_*
addr
)

569 
ut32_t
 
su
;

571 
__ASM
 vީ("xb %0, %2, %1" : "=&r" (
su
), "=Q" (*
addr
: "r" (
vue
) );

572 (
su
);

573 
	}
}

585 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut32_t
 
	$__STREXH
(
ut16_t
 
vue
, vީut16_*
addr
)

587 
ut32_t
 
su
;

589 
__ASM
 vީ("xh %0, %2, %1" : "=&r" (
su
), "=Q" (*
addr
: "r" (
vue
) );

590 (
su
);

591 
	}
}

603 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut32_t
 
	$__STREXW
(
ut32_t
 
vue
, vީut32_*
addr
)

605 
ut32_t
 
su
;

607 
__ASM
 vީ("x %0, %2, %1" : "=&r" (
su
), "=Q" (*
addr
: "r" (
vue
) );

608 (
su
);

609 
	}
}

617 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
	$__CLREX
()

619 
__ASM
 volatile ("clrex" ::: "memory");

620 
	}
}

631 
	#__SSAT
(
ARG1
,
ARG2
\

	)

633 
ut32_t
 
	g__RES
, 
	g__ARG1
 = (
ARG1
); \

634 
__ASM
 ("s%0, %1, %2" : "" (
__RES
: "I" (
ARG2
), "r" (
__ARG1
) ); \

635 
	g__RES
; \

647 
	#__USAT
(
ARG1
,
ARG2
\

	)

649 
ut32_t
 
	g__RES
, 
	g__ARG1
 = (
ARG1
); \

650 
__ASM
 ("u%0, %1, %2" : "" (
__RES
: "I" (
ARG2
), "r" (
__ARG1
) ); \

651 
	g__RES
; \

662 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut8_t
 
	$__CLZ
(
ut32_t
 
vue
)

664 
ut32_t
 
su
;

666 
__ASM
 vީ("z %0, %1" : "" (
su
: "r" (
vue
) );

667 (
su
);

668 
	}
}

675 #i
defed
 ( 
__TASKING__
 )

	@inc/cmsis/core_sc000.h

38 #i
defed
 ( 
__ICCARM__
 )

39 #agm
syem_ude


42 #ifde
__lulus


46 #ide
__CORE_SC000_H_GENERIC


47 
	#__CORE_SC000_H_GENERIC


	)

71 
	#__SC000_CMSIS_VERSION_MAIN
 (0x03

	)

72 
	#__SC000_CMSIS_VERSION_SUB
 (0x20

	)

73 
	#__SC000_CMSIS_VERSION
 ((
__SC000_CMSIS_VERSION_MAIN
 << 16| \

	)

74 
__SC000_CMSIS_VERSION_SUB
 )

76 
	#__CORTEX_SC
 (0

	)

79 #i 
defed
 ( 
__CC_ARM
 )

80 
	#__ASM
 
__asm


	)

81 
	#__INLINE
 
__le


	)

82 
	#__STATIC_INLINE
 
__le


	)

84 #i
defed
 ( 
__ICCARM__
 )

85 
	#__ASM
 
__asm


	)

86 
	#__INLINE
 
le


	)

87 
	#__STATIC_INLINE
 
le


	)

89 #i
defed
 ( 
__GNUC__
 )

90 
	#__ASM
 
__asm


	)

91 
	#__INLINE
 
le


	)

92 
	#__STATIC_INLINE
 
le


	)

94 #i
defed
 ( 
__TASKING__
 )

95 
	#__ASM
 
__asm


	)

96 
	#__INLINE
 
le


	)

97 
	#__STATIC_INLINE
 
le


	)

103 
	#__FPU_USED
 0

	)

105 #i
defed
 ( 
__CC_ARM
 )

106 #i
defed
 
__TARGET_FPU_VFP


110 #i
defed
 ( 
__ICCARM__
 )

111 #i
defed
 
__ARMVFP__


115 #i
defed
 ( 
__GNUC__
 )

116 #i
defed
 (
__VFP_FP__
&& !defed(
__SOFTFP__
)

120 #i
defed
 ( 
__TASKING__
 )

121 #i
defed
 
__FPU_VFP__


126 
	~<dt.h
>

127 
	~<ce_cmInr.h
>

128 
	~<ce_cmFunc.h
>

132 #ide
__CMSIS_GENERIC


134 #ide
__CORE_SC000_H_DEPENDANT


135 
	#__CORE_SC000_H_DEPENDANT


	)

138 #i
defed
 
__CHECK_DEVICE_DEFINES


139 #ide
__SC000_REV


140 
	#__SC000_REV
 0x0000

	)

144 #ide
__MPU_PRESENT


145 
	#__MPU_PRESENT
 0

	)

149 #ide
__NVIC_PRIO_BITS


150 
	#__NVIC_PRIO_BITS
 2

	)

154 #ide
__Vd_SysTickCfig


155 
	#__Vd_SysTickCfig
 0

	)

168 #ifde
__lulus


169 
	#__I
 vީ

	)

171 
	#__I
 vީcڡ

	)

173 
	#__O
 vީ

	)

174 
	#__IO
 vީ

	)

205 #i(
__CORTEX_M
 != 0x04)

206 
ut32_t
 
_rved0
:27;

208 
ut32_t
 
_rved0
:16;

209 
ut32_t
 
GE
:4;

210 
ut32_t
 
_rved1
:7;

212 
ut32_t
 
Q
:1;

213 
ut32_t
 
V
:1;

214 
ut32_t
 
C
:1;

215 
ut32_t
 
Z
:1;

216 
ut32_t
 
N
:1;

217 } 
b
;

218 
ut32_t
 
w
;

219 } 
	tAPSR_Ty
;

228 
ut32_t
 
	mISR
:9;

229 
ut32_t
 
	m_rved0
:23;

230 } 
	mb
;

231 
ut32_t
 
	mw
;

232 } 
	tIPSR_Ty
;

241 
ut32_t
 
	mISR
:9;

242 #i(
__CORTEX_M
 != 0x04)

243 
ut32_t
 
	m_rved0
:15;

245 
ut32_t
 
	m_rved0
:7;

246 
ut32_t
 
	mGE
:4;

247 
ut32_t
 
	m_rved1
:4;

249 
ut32_t
 
	mT
:1;

250 
ut32_t
 
	mIT
:2;

251 
ut32_t
 
	mQ
:1;

252 
ut32_t
 
	mV
:1;

253 
ut32_t
 
	mC
:1;

254 
ut32_t
 
	mZ
:1;

255 
ut32_t
 
	mN
:1;

256 } 
	mb
;

257 
ut32_t
 
	mw
;

258 } 
	txPSR_Ty
;

267 
ut32_t
 
	mnPRIV
:1;

268 
ut32_t
 
	mSPSEL
:1;

269 
ut32_t
 
	mFPCA
:1;

270 
ut32_t
 
	m_rved0
:29;

271 } 
	mb
;

272 
ut32_t
 
	mw
;

273 } 
	tCONTROL_Ty
;

288 
__IO
 
ut32_t
 
	mISER
[1];

289 
ut32_t
 
	mRESERVED0
[31];

290 
__IO
 
ut32_t
 
	mICER
[1];

291 
ut32_t
 
	mRSERVED1
[31];

292 
__IO
 
ut32_t
 
	mISPR
[1];

293 
ut32_t
 
	mRESERVED2
[31];

294 
__IO
 
ut32_t
 
	mICPR
[1];

295 
ut32_t
 
	mRESERVED3
[31];

296 
ut32_t
 
	mRESERVED4
[64];

297 
__IO
 
ut32_t
 
	mIP
[8];

298 } 
	tNVIC_Ty
;

313 
__I
 
ut32_t
 
	mCPUID
;

314 
__IO
 
ut32_t
 
	mICSR
;

315 
__IO
 
ut32_t
 
	mVTOR
;

316 
__IO
 
ut32_t
 
	mAIRCR
;

317 
__IO
 
ut32_t
 
	mSCR
;

318 
__IO
 
ut32_t
 
	mCCR
;

319 
ut32_t
 
	mRESERVED0
[1];

320 
__IO
 
ut32_t
 
	mSHP
[2];

321 
__IO
 
ut32_t
 
	mSHCSR
;

322 
ut32_t
 
	mRESERVED1
[154];

323 
__IO
 
ut32_t
 
	mSFCR
;

324 } 
	tSCB_Ty
;

327 
	#SCB_CPUID_IMPLEMENTER_Pos
 24

	)

328 
	#SCB_CPUID_IMPLEMENTER_Msk
 (0xFFUL << 
SCB_CPUID_IMPLEMENTER_Pos


	)

330 
	#SCB_CPUID_VARIANT_Pos
 20

	)

331 
	#SCB_CPUID_VARIANT_Msk
 (0xFUL << 
SCB_CPUID_VARIANT_Pos


	)

333 
	#SCB_CPUID_ARCHITECTURE_Pos
 16

	)

334 
	#SCB_CPUID_ARCHITECTURE_Msk
 (0xFUL << 
SCB_CPUID_ARCHITECTURE_Pos


	)

336 
	#SCB_CPUID_PARTNO_Pos
 4

	)

337 
	#SCB_CPUID_PARTNO_Msk
 (0xFFFUL << 
SCB_CPUID_PARTNO_Pos


	)

339 
	#SCB_CPUID_REVISION_Pos
 0

	)

340 
	#SCB_CPUID_REVISION_Msk
 (0xFUL << 
SCB_CPUID_REVISION_Pos


	)

343 
	#SCB_ICSR_NMIPENDSET_Pos
 31

	)

344 
	#SCB_ICSR_NMIPENDSET_Msk
 (1UL << 
SCB_ICSR_NMIPENDSET_Pos


	)

346 
	#SCB_ICSR_PENDSVSET_Pos
 28

	)

347 
	#SCB_ICSR_PENDSVSET_Msk
 (1UL << 
SCB_ICSR_PENDSVSET_Pos


	)

349 
	#SCB_ICSR_PENDSVCLR_Pos
 27

	)

350 
	#SCB_ICSR_PENDSVCLR_Msk
 (1UL << 
SCB_ICSR_PENDSVCLR_Pos


	)

352 
	#SCB_ICSR_PENDSTSET_Pos
 26

	)

353 
	#SCB_ICSR_PENDSTSET_Msk
 (1UL << 
SCB_ICSR_PENDSTSET_Pos


	)

355 
	#SCB_ICSR_PENDSTCLR_Pos
 25

	)

356 
	#SCB_ICSR_PENDSTCLR_Msk
 (1UL << 
SCB_ICSR_PENDSTCLR_Pos


	)

358 
	#SCB_ICSR_ISRPREEMPT_Pos
 23

	)

359 
	#SCB_ICSR_ISRPREEMPT_Msk
 (1UL << 
SCB_ICSR_ISRPREEMPT_Pos


	)

361 
	#SCB_ICSR_ISRPENDING_Pos
 22

	)

362 
	#SCB_ICSR_ISRPENDING_Msk
 (1UL << 
SCB_ICSR_ISRPENDING_Pos


	)

364 
	#SCB_ICSR_VECTPENDING_Pos
 12

	)

365 
	#SCB_ICSR_VECTPENDING_Msk
 (0x1FFUL << 
SCB_ICSR_VECTPENDING_Pos


	)

367 
	#SCB_ICSR_VECTACTIVE_Pos
 0

	)

368 
	#SCB_ICSR_VECTACTIVE_Msk
 (0x1FFUL << 
SCB_ICSR_VECTACTIVE_Pos


	)

371 
	#SCB_VTOR_TBLOFF_Pos
 7

	)

372 
	#SCB_VTOR_TBLOFF_Msk
 (0x1FFFFFFUL << 
SCB_VTOR_TBLOFF_Pos


	)

375 
	#SCB_AIRCR_VECTKEY_Pos
 16

	)

376 
	#SCB_AIRCR_VECTKEY_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEY_Pos


	)

378 
	#SCB_AIRCR_VECTKEYSTAT_Pos
 16

	)

379 
	#SCB_AIRCR_VECTKEYSTAT_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEYSTAT_Pos


	)

381 
	#SCB_AIRCR_ENDIANESS_Pos
 15

	)

382 
	#SCB_AIRCR_ENDIANESS_Msk
 (1UL << 
SCB_AIRCR_ENDIANESS_Pos


	)

384 
	#SCB_AIRCR_SYSRESETREQ_Pos
 2

	)

385 
	#SCB_AIRCR_SYSRESETREQ_Msk
 (1UL << 
SCB_AIRCR_SYSRESETREQ_Pos


	)

387 
	#SCB_AIRCR_VECTCLRACTIVE_Pos
 1

	)

388 
	#SCB_AIRCR_VECTCLRACTIVE_Msk
 (1UL << 
SCB_AIRCR_VECTCLRACTIVE_Pos


	)

391 
	#SCB_SCR_SEVONPEND_Pos
 4

	)

392 
	#SCB_SCR_SEVONPEND_Msk
 (1UL << 
SCB_SCR_SEVONPEND_Pos


	)

394 
	#SCB_SCR_SLEEPDEEP_Pos
 2

	)

395 
	#SCB_SCR_SLEEPDEEP_Msk
 (1UL << 
SCB_SCR_SLEEPDEEP_Pos


	)

397 
	#SCB_SCR_SLEEPONEXIT_Pos
 1

	)

398 
	#SCB_SCR_SLEEPONEXIT_Msk
 (1UL << 
SCB_SCR_SLEEPONEXIT_Pos


	)

401 
	#SCB_CCR_STKALIGN_Pos
 9

	)

402 
	#SCB_CCR_STKALIGN_Msk
 (1UL << 
SCB_CCR_STKALIGN_Pos


	)

404 
	#SCB_CCR_UNALIGN_TRP_Pos
 3

	)

405 
	#SCB_CCR_UNALIGN_TRP_Msk
 (1UL << 
SCB_CCR_UNALIGN_TRP_Pos


	)

408 
	#SCB_SHCSR_SVCALLPENDED_Pos
 15

	)

409 
	#SCB_SHCSR_SVCALLPENDED_Msk
 (1UL << 
SCB_SHCSR_SVCALLPENDED_Pos


	)

412 
	#SCB_SFCR_UNIBRTIMING_Pos
 0

	)

413 
	#SCB_SFCR_UNIBRTIMING_Msk
 (1UL << 
SCB_SHCSR_SVCALLPENDED_Pos


	)

415 
	#SCB_SFCR_SECKEY_Pos
 16

	)

416 
	#SCB_SFCR_SECKEY_Msk
 (0xFFFFUL << 
SCB_SHCSR_SVCALLPENDED_Pos


	)

431 
ut32_t
 
	mRESERVED0
[2];

432 
__IO
 
ut32_t
 
	mACTLR
;

433 } 
	tSCnSCB_Ty
;

436 
	#SCnSCB_ACTLR_DISMCYCINT_Pos
 0

	)

437 
	#SCnSCB_ACTLR_DISMCYCINT_Msk
 (1UL << 
SCnSCB_ACTLR_DISMCYCINT_Pos


	)

452 
__IO
 
ut32_t
 
	mCTRL
;

453 
__IO
 
ut32_t
 
	mLOAD
;

454 
__IO
 
ut32_t
 
	mVAL
;

455 
__I
 
ut32_t
 
	mCALIB
;

456 } 
	tSysTick_Ty
;

459 
	#SysTick_CTRL_COUNTFLAG_Pos
 16

	)

460 
	#SysTick_CTRL_COUNTFLAG_Msk
 (1UL << 
SysTick_CTRL_COUNTFLAG_Pos


	)

462 
	#SysTick_CTRL_CLKSOURCE_Pos
 2

	)

463 
	#SysTick_CTRL_CLKSOURCE_Msk
 (1UL << 
SysTick_CTRL_CLKSOURCE_Pos


	)

465 
	#SysTick_CTRL_TICKINT_Pos
 1

	)

466 
	#SysTick_CTRL_TICKINT_Msk
 (1UL << 
SysTick_CTRL_TICKINT_Pos


	)

468 
	#SysTick_CTRL_ENABLE_Pos
 0

	)

469 
	#SysTick_CTRL_ENABLE_Msk
 (1UL << 
SysTick_CTRL_ENABLE_Pos


	)

472 
	#SysTick_LOAD_RELOAD_Pos
 0

	)

473 
	#SysTick_LOAD_RELOAD_Msk
 (0xFFFFFFUL << 
SysTick_LOAD_RELOAD_Pos


	)

476 
	#SysTick_VAL_CURRENT_Pos
 0

	)

477 
	#SysTick_VAL_CURRENT_Msk
 (0xFFFFFFUL << 
SysTick_VAL_CURRENT_Pos


	)

480 
	#SysTick_CALIB_NOREF_Pos
 31

	)

481 
	#SysTick_CALIB_NOREF_Msk
 (1UL << 
SysTick_CALIB_NOREF_Pos


	)

483 
	#SysTick_CALIB_SKEW_Pos
 30

	)

484 
	#SysTick_CALIB_SKEW_Msk
 (1UL << 
SysTick_CALIB_SKEW_Pos


	)

486 
	#SysTick_CALIB_TENMS_Pos
 0

	)

487 
	#SysTick_CALIB_TENMS_Msk
 (0xFFFFFFUL << 
SysTick_VAL_CURRENT_Pos


	)

491 #i(
__MPU_PRESENT
 == 1)

502 
__I
 
ut32_t
 
	mTYPE
;

503 
__IO
 
ut32_t
 
	mCTRL
;

504 
__IO
 
ut32_t
 
	mRNR
;

505 
__IO
 
ut32_t
 
	mRBAR
;

506 
__IO
 
ut32_t
 
	mRASR
;

507 } 
	tMPU_Ty
;

510 
	#MPU_TYPE_IREGION_Pos
 16

	)

511 
	#MPU_TYPE_IREGION_Msk
 (0xFFUL << 
MPU_TYPE_IREGION_Pos


	)

513 
	#MPU_TYPE_DREGION_Pos
 8

	)

514 
	#MPU_TYPE_DREGION_Msk
 (0xFFUL << 
MPU_TYPE_DREGION_Pos


	)

516 
	#MPU_TYPE_SEPARATE_Pos
 0

	)

517 
	#MPU_TYPE_SEPARATE_Msk
 (1UL << 
MPU_TYPE_SEPARATE_Pos


	)

520 
	#MPU_CTRL_PRIVDEFENA_Pos
 2

	)

521 
	#MPU_CTRL_PRIVDEFENA_Msk
 (1UL << 
MPU_CTRL_PRIVDEFENA_Pos


	)

523 
	#MPU_CTRL_HFNMIENA_Pos
 1

	)

524 
	#MPU_CTRL_HFNMIENA_Msk
 (1UL << 
MPU_CTRL_HFNMIENA_Pos


	)

526 
	#MPU_CTRL_ENABLE_Pos
 0

	)

527 
	#MPU_CTRL_ENABLE_Msk
 (1UL << 
MPU_CTRL_ENABLE_Pos


	)

530 
	#MPU_RNR_REGION_Pos
 0

	)

531 
	#MPU_RNR_REGION_Msk
 (0xFFUL << 
MPU_RNR_REGION_Pos


	)

534 
	#MPU_RBAR_ADDR_Pos
 8

	)

535 
	#MPU_RBAR_ADDR_Msk
 (0xFFFFFFUL << 
MPU_RBAR_ADDR_Pos


	)

537 
	#MPU_RBAR_VALID_Pos
 4

	)

538 
	#MPU_RBAR_VALID_Msk
 (1UL << 
MPU_RBAR_VALID_Pos


	)

540 
	#MPU_RBAR_REGION_Pos
 0

	)

541 
	#MPU_RBAR_REGION_Msk
 (0xFUL << 
MPU_RBAR_REGION_Pos


	)

544 
	#MPU_RASR_ATTRS_Pos
 16

	)

545 
	#MPU_RASR_ATTRS_Msk
 (0xFFFFUL << 
MPU_RASR_ATTRS_Pos


	)

547 
	#MPU_RASR_XN_Pos
 28

	)

548 
	#MPU_RASR_XN_Msk
 (1UL << 
MPU_RASR_XN_Pos


	)

550 
	#MPU_RASR_AP_Pos
 24

	)

551 
	#MPU_RASR_AP_Msk
 (0x7UL << 
MPU_RASR_AP_Pos


	)

553 
	#MPU_RASR_TEX_Pos
 19

	)

554 
	#MPU_RASR_TEX_Msk
 (0x7UL << 
MPU_RASR_TEX_Pos


	)

556 
	#MPU_RASR_S_Pos
 18

	)

557 
	#MPU_RASR_S_Msk
 (1UL << 
MPU_RASR_S_Pos


	)

559 
	#MPU_RASR_C_Pos
 17

	)

560 
	#MPU_RASR_C_Msk
 (1UL << 
MPU_RASR_C_Pos


	)

562 
	#MPU_RASR_B_Pos
 16

	)

563 
	#MPU_RASR_B_Msk
 (1UL << 
MPU_RASR_B_Pos


	)

565 
	#MPU_RASR_SRD_Pos
 8

	)

566 
	#MPU_RASR_SRD_Msk
 (0xFFUL << 
MPU_RASR_SRD_Pos


	)

568 
	#MPU_RASR_SIZE_Pos
 1

	)

569 
	#MPU_RASR_SIZE_Msk
 (0x1FUL << 
MPU_RASR_SIZE_Pos


	)

571 
	#MPU_RASR_ENABLE_Pos
 0

	)

572 
	#MPU_RASR_ENABLE_Msk
 (1UL << 
MPU_RASR_ENABLE_Pos


	)

595 
	#SCS_BASE
 (0xE000E000UL

	)

596 
	#SysTick_BASE
 (
SCS_BASE
 + 0x0010UL

	)

597 
	#NVIC_BASE
 (
SCS_BASE
 + 0x0100UL

	)

598 
	#SCB_BASE
 (
SCS_BASE
 + 0x0D00UL

	)

600 
	#SCnSCB
 ((
SCnSCB_Ty
 *
SCS_BASE
 )

	)

601 
	#SCB
 ((
SCB_Ty
 *
SCB_BASE
 )

	)

602 
	#SysTick
 ((
SysTick_Ty
 *
SysTick_BASE
 )

	)

603 
	#NVIC
 ((
NVIC_Ty
 *
NVIC_BASE
 )

	)

605 #i(
__MPU_PRESENT
 == 1)

606 
	#MPU_BASE
 (
SCS_BASE
 + 0x0D90UL

	)

607 
	#MPU
 ((
MPU_Ty
 *
MPU_BASE
 )

	)

635 
	#_BIT_SHIFT
(
IRQn
(((
ut32_t
)(IRQn& 0x03* 8 )

	)

636 
	#_SHP_IDX
(
IRQn
((((
ut32_t
)(IRQn& 0x0F)-8>> 2)

	)

637 
	#_IP_IDX
(
IRQn
((
ut32_t
)(IRQn>> 2)

	)

646 
__STATIC_INLINE
 
	$NVIC_EbIRQ
(
IRQn_Ty
 
IRQn
)

648 
NVIC
->
ISER
[0] = (1 << ((
ut32_t
)(
IRQn
) & 0x1F));

649 
	}
}

658 
__STATIC_INLINE
 
	$NVIC_DibIRQ
(
IRQn_Ty
 
IRQn
)

660 
NVIC
->
ICER
[0] = (1 << ((
ut32_t
)(
IRQn
) & 0x1F));

661 
	}
}

674 
__STATIC_INLINE
 
ut32_t
 
	$NVIC_GPdgIRQ
(
IRQn_Ty
 
IRQn
)

676 ((
ut32_t
((
NVIC
->
ISPR
[0] & (1 << ((ut32_t)(
IRQn
) & 0x1F)))?1:0));

677 
	}
}

686 
__STATIC_INLINE
 
	$NVIC_SPdgIRQ
(
IRQn_Ty
 
IRQn
)

688 
NVIC
->
ISPR
[0] = (1 << ((
ut32_t
)(
IRQn
) & 0x1F));

689 
	}
}

698 
__STATIC_INLINE
 
	$NVIC_CˬPdgIRQ
(
IRQn_Ty
 
IRQn
)

700 
NVIC
->
ICPR
[0] = (1 << ((
ut32_t
)(
IRQn
) & 0x1F));

701 
	}
}

713 
__STATIC_INLINE
 
	$NVIC_SPriܙy
(
IRQn_Ty
 
IRQn
, 
ut32_t
 
iܙy
)

715 if(
IRQn
 < 0) {

716 
SCB
->
SHP
[
	`_SHP_IDX
(
IRQn
)] = (SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFF << 
	`_BIT_SHIFT
(IRQn))) |

717 (((
iܙy
 << (8 - 
__NVIC_PRIO_BITS
)& 0xFF<< 
	`_BIT_SHIFT
(
IRQn
)); }

719 
NVIC
->
IP
[
	`_IP_IDX
(
IRQn
)] = (NVIC->IP[_IP_IDX(IRQn)] & ~(0xFF << 
	`_BIT_SHIFT
(IRQn))) |

720 (((
iܙy
 << (8 - 
__NVIC_PRIO_BITS
)& 0xFF<< 
	`_BIT_SHIFT
(
IRQn
)); }

721 
	}
}

735 
__STATIC_INLINE
 
ut32_t
 
	$NVIC_GPriܙy
(
IRQn_Ty
 
IRQn
)

738 if(
IRQn
 < 0) {

739 ((
ut32_t
)(((
SCB
->
SHP
[
	`_SHP_IDX
(
IRQn
)] >> 
	`_BIT_SHIFT
(IRQn& 0xFF>> (8 - 
__NVIC_PRIO_BITS
))); }

741 ((
ut32_t
)(((
NVIC
->
IP
[ 
	`_IP_IDX
(
IRQn
)] >> 
	`_BIT_SHIFT
(IRQn& 0xFF>> (8 - 
__NVIC_PRIO_BITS
))); }

742 
	}
}

749 
__STATIC_INLINE
 
	$NVIC_SyemRet
()

751 
	`__DSB
();

753 
SCB
->
AIRCR
 = ((0x5FA << 
SCB_AIRCR_VECTKEY_Pos
) |

754 
SCB_AIRCR_SYSRESETREQ_Msk
);

755 
	`__DSB
();

757 
	}
}

770 #i(
__Vd_SysTickCfig
 == 0)

787 
__STATIC_INLINE
 
ut32_t
 
	$SysTick_Cfig
(
ut32_t
 
ticks
)

789 i((
ticks
 - 1> 
SysTick_LOAD_RELOAD_Msk
)  (1);

791 
SysTick
->
LOAD
 = 
ticks
 - 1;

792 
	`NVIC_SPriܙy
 (
SysTick_IRQn
, (1<<
__NVIC_PRIO_BITS
) - 1);

793 
SysTick
->
VAL
 = 0;

794 
SysTick
->
CTRL
 = 
SysTick_CTRL_CLKSOURCE_Msk
 |

795 
SysTick_CTRL_TICKINT_Msk
 |

796 
SysTick_CTRL_ENABLE_Msk
;

798 
	}
}

811 #ifde
__lulus


	@inc/cmsis/core_sc300.h

38 #i
defed
 ( 
__ICCARM__
 )

39 #agm
syem_ude


42 #ifde
__lulus


46 #ide
__CORE_SC300_H_GENERIC


47 
	#__CORE_SC300_H_GENERIC


	)

71 
	#__SC300_CMSIS_VERSION_MAIN
 (0x03

	)

72 
	#__SC300_CMSIS_VERSION_SUB
 (0x20

	)

73 
	#__SC300_CMSIS_VERSION
 ((
__SC300_CMSIS_VERSION_MAIN
 << 16| \

	)

74 
__SC300_CMSIS_VERSION_SUB
 )

76 
	#__CORTEX_SC
 (300

	)

79 #i 
defed
 ( 
__CC_ARM
 )

80 
	#__ASM
 
__asm


	)

81 
	#__INLINE
 
__le


	)

82 
	#__STATIC_INLINE
 
__le


	)

84 #i
defed
 ( 
__ICCARM__
 )

85 
	#__ASM
 
__asm


	)

86 
	#__INLINE
 
le


	)

87 
	#__STATIC_INLINE
 
le


	)

89 #i
defed
 ( 
__GNUC__
 )

90 
	#__ASM
 
__asm


	)

91 
	#__INLINE
 
le


	)

92 
	#__STATIC_INLINE
 
le


	)

94 #i
defed
 ( 
__TASKING__
 )

95 
	#__ASM
 
__asm


	)

96 
	#__INLINE
 
le


	)

97 
	#__STATIC_INLINE
 
le


	)

103 
	#__FPU_USED
 0

	)

105 #i
defed
 ( 
__CC_ARM
 )

106 #i
defed
 
__TARGET_FPU_VFP


110 #i
defed
 ( 
__ICCARM__
 )

111 #i
defed
 
__ARMVFP__


115 #i
defed
 ( 
__GNUC__
 )

116 #i
defed
 (
__VFP_FP__
&& !defed(
__SOFTFP__
)

120 #i
defed
 ( 
__TASKING__
 )

121 #i
defed
 
__FPU_VFP__


126 
	~<dt.h
>

127 
	~<ce_cmInr.h
>

128 
	~<ce_cmFunc.h
>

132 #ide
__CMSIS_GENERIC


134 #ide
__CORE_SC300_H_DEPENDANT


135 
	#__CORE_SC300_H_DEPENDANT


	)

138 #i
defed
 
__CHECK_DEVICE_DEFINES


139 #ide
__SC300_REV


140 
	#__SC300_REV
 0x0000

	)

144 #ide
__MPU_PRESENT


145 
	#__MPU_PRESENT
 0

	)

149 #ide
__NVIC_PRIO_BITS


150 
	#__NVIC_PRIO_BITS
 4

	)

154 #ide
__Vd_SysTickCfig


155 
	#__Vd_SysTickCfig
 0

	)

168 #ifde
__lulus


169 
	#__I
 vީ

	)

171 
	#__I
 vީcڡ

	)

173 
	#__O
 vީ

	)

174 
	#__IO
 vީ

	)

206 #i(
__CORTEX_M
 != 0x04)

207 
ut32_t
 
_rved0
:27;

209 
ut32_t
 
_rved0
:16;

210 
ut32_t
 
GE
:4;

211 
ut32_t
 
_rved1
:7;

213 
ut32_t
 
Q
:1;

214 
ut32_t
 
V
:1;

215 
ut32_t
 
C
:1;

216 
ut32_t
 
Z
:1;

217 
ut32_t
 
N
:1;

218 } 
b
;

219 
ut32_t
 
w
;

220 } 
	tAPSR_Ty
;

229 
ut32_t
 
	mISR
:9;

230 
ut32_t
 
	m_rved0
:23;

231 } 
	mb
;

232 
ut32_t
 
	mw
;

233 } 
	tIPSR_Ty
;

242 
ut32_t
 
	mISR
:9;

243 #i(
__CORTEX_M
 != 0x04)

244 
ut32_t
 
	m_rved0
:15;

246 
ut32_t
 
	m_rved0
:7;

247 
ut32_t
 
	mGE
:4;

248 
ut32_t
 
	m_rved1
:4;

250 
ut32_t
 
	mT
:1;

251 
ut32_t
 
	mIT
:2;

252 
ut32_t
 
	mQ
:1;

253 
ut32_t
 
	mV
:1;

254 
ut32_t
 
	mC
:1;

255 
ut32_t
 
	mZ
:1;

256 
ut32_t
 
	mN
:1;

257 } 
	mb
;

258 
ut32_t
 
	mw
;

259 } 
	txPSR_Ty
;

268 
ut32_t
 
	mnPRIV
:1;

269 
ut32_t
 
	mSPSEL
:1;

270 
ut32_t
 
	mFPCA
:1;

271 
ut32_t
 
	m_rved0
:29;

272 } 
	mb
;

273 
ut32_t
 
	mw
;

274 } 
	tCONTROL_Ty
;

289 
__IO
 
ut32_t
 
	mISER
[8];

290 
ut32_t
 
	mRESERVED0
[24];

291 
__IO
 
ut32_t
 
	mICER
[8];

292 
ut32_t
 
	mRSERVED1
[24];

293 
__IO
 
ut32_t
 
	mISPR
[8];

294 
ut32_t
 
	mRESERVED2
[24];

295 
__IO
 
ut32_t
 
	mICPR
[8];

296 
ut32_t
 
	mRESERVED3
[24];

297 
__IO
 
ut32_t
 
	mIABR
[8];

298 
ut32_t
 
	mRESERVED4
[56];

299 
__IO
 
ut8_t
 
	mIP
[240];

300 
ut32_t
 
	mRESERVED5
[644];

301 
__O
 
ut32_t
 
	mSTIR
;

302 } 
	tNVIC_Ty
;

305 
	#NVIC_STIR_INTID_Pos
 0

	)

306 
	#NVIC_STIR_INTID_Msk
 (0x1FFUL << 
NVIC_STIR_INTID_Pos


	)

321 
__I
 
ut32_t
 
	mCPUID
;

322 
__IO
 
ut32_t
 
	mICSR
;

323 
__IO
 
ut32_t
 
	mVTOR
;

324 
__IO
 
ut32_t
 
	mAIRCR
;

325 
__IO
 
ut32_t
 
	mSCR
;

326 
__IO
 
ut32_t
 
	mCCR
;

327 
__IO
 
ut8_t
 
	mSHP
[12];

328 
__IO
 
ut32_t
 
	mSHCSR
;

329 
__IO
 
ut32_t
 
	mCFSR
;

330 
__IO
 
ut32_t
 
	mHFSR
;

331 
__IO
 
ut32_t
 
	mDFSR
;

332 
__IO
 
ut32_t
 
	mMMFAR
;

333 
__IO
 
ut32_t
 
	mBFAR
;

334 
__IO
 
ut32_t
 
	mAFSR
;

335 
__I
 
ut32_t
 
	mPFR
[2];

336 
__I
 
ut32_t
 
	mDFR
;

337 
__I
 
ut32_t
 
	mADR
;

338 
__I
 
ut32_t
 
	mMMFR
[4];

339 
__I
 
ut32_t
 
	mISAR
[5];

340 
ut32_t
 
	mRESERVED0
[5];

341 
__IO
 
ut32_t
 
	mCPACR
;

342 } 
	tSCB_Ty
;

345 
	#SCB_CPUID_IMPLEMENTER_Pos
 24

	)

346 
	#SCB_CPUID_IMPLEMENTER_Msk
 (0xFFUL << 
SCB_CPUID_IMPLEMENTER_Pos


	)

348 
	#SCB_CPUID_VARIANT_Pos
 20

	)

349 
	#SCB_CPUID_VARIANT_Msk
 (0xFUL << 
SCB_CPUID_VARIANT_Pos


	)

351 
	#SCB_CPUID_ARCHITECTURE_Pos
 16

	)

352 
	#SCB_CPUID_ARCHITECTURE_Msk
 (0xFUL << 
SCB_CPUID_ARCHITECTURE_Pos


	)

354 
	#SCB_CPUID_PARTNO_Pos
 4

	)

355 
	#SCB_CPUID_PARTNO_Msk
 (0xFFFUL << 
SCB_CPUID_PARTNO_Pos


	)

357 
	#SCB_CPUID_REVISION_Pos
 0

	)

358 
	#SCB_CPUID_REVISION_Msk
 (0xFUL << 
SCB_CPUID_REVISION_Pos


	)

361 
	#SCB_ICSR_NMIPENDSET_Pos
 31

	)

362 
	#SCB_ICSR_NMIPENDSET_Msk
 (1UL << 
SCB_ICSR_NMIPENDSET_Pos


	)

364 
	#SCB_ICSR_PENDSVSET_Pos
 28

	)

365 
	#SCB_ICSR_PENDSVSET_Msk
 (1UL << 
SCB_ICSR_PENDSVSET_Pos


	)

367 
	#SCB_ICSR_PENDSVCLR_Pos
 27

	)

368 
	#SCB_ICSR_PENDSVCLR_Msk
 (1UL << 
SCB_ICSR_PENDSVCLR_Pos


	)

370 
	#SCB_ICSR_PENDSTSET_Pos
 26

	)

371 
	#SCB_ICSR_PENDSTSET_Msk
 (1UL << 
SCB_ICSR_PENDSTSET_Pos


	)

373 
	#SCB_ICSR_PENDSTCLR_Pos
 25

	)

374 
	#SCB_ICSR_PENDSTCLR_Msk
 (1UL << 
SCB_ICSR_PENDSTCLR_Pos


	)

376 
	#SCB_ICSR_ISRPREEMPT_Pos
 23

	)

377 
	#SCB_ICSR_ISRPREEMPT_Msk
 (1UL << 
SCB_ICSR_ISRPREEMPT_Pos


	)

379 
	#SCB_ICSR_ISRPENDING_Pos
 22

	)

380 
	#SCB_ICSR_ISRPENDING_Msk
 (1UL << 
SCB_ICSR_ISRPENDING_Pos


	)

382 
	#SCB_ICSR_VECTPENDING_Pos
 12

	)

383 
	#SCB_ICSR_VECTPENDING_Msk
 (0x1FFUL << 
SCB_ICSR_VECTPENDING_Pos


	)

385 
	#SCB_ICSR_RETTOBASE_Pos
 11

	)

386 
	#SCB_ICSR_RETTOBASE_Msk
 (1UL << 
SCB_ICSR_RETTOBASE_Pos


	)

388 
	#SCB_ICSR_VECTACTIVE_Pos
 0

	)

389 
	#SCB_ICSR_VECTACTIVE_Msk
 (0x1FFUL << 
SCB_ICSR_VECTACTIVE_Pos


	)

392 
	#SCB_VTOR_TBLBASE_Pos
 29

	)

393 
	#SCB_VTOR_TBLBASE_Msk
 (1UL << 
SCB_VTOR_TBLBASE_Pos


	)

395 
	#SCB_VTOR_TBLOFF_Pos
 7

	)

396 
	#SCB_VTOR_TBLOFF_Msk
 (0x3FFFFFUL << 
SCB_VTOR_TBLOFF_Pos


	)

399 
	#SCB_AIRCR_VECTKEY_Pos
 16

	)

400 
	#SCB_AIRCR_VECTKEY_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEY_Pos


	)

402 
	#SCB_AIRCR_VECTKEYSTAT_Pos
 16

	)

403 
	#SCB_AIRCR_VECTKEYSTAT_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEYSTAT_Pos


	)

405 
	#SCB_AIRCR_ENDIANESS_Pos
 15

	)

406 
	#SCB_AIRCR_ENDIANESS_Msk
 (1UL << 
SCB_AIRCR_ENDIANESS_Pos


	)

408 
	#SCB_AIRCR_PRIGROUP_Pos
 8

	)

409 
	#SCB_AIRCR_PRIGROUP_Msk
 (7UL << 
SCB_AIRCR_PRIGROUP_Pos


	)

411 
	#SCB_AIRCR_SYSRESETREQ_Pos
 2

	)

412 
	#SCB_AIRCR_SYSRESETREQ_Msk
 (1UL << 
SCB_AIRCR_SYSRESETREQ_Pos


	)

414 
	#SCB_AIRCR_VECTCLRACTIVE_Pos
 1

	)

415 
	#SCB_AIRCR_VECTCLRACTIVE_Msk
 (1UL << 
SCB_AIRCR_VECTCLRACTIVE_Pos


	)

417 
	#SCB_AIRCR_VECTRESET_Pos
 0

	)

418 
	#SCB_AIRCR_VECTRESET_Msk
 (1UL << 
SCB_AIRCR_VECTRESET_Pos


	)

421 
	#SCB_SCR_SEVONPEND_Pos
 4

	)

422 
	#SCB_SCR_SEVONPEND_Msk
 (1UL << 
SCB_SCR_SEVONPEND_Pos


	)

424 
	#SCB_SCR_SLEEPDEEP_Pos
 2

	)

425 
	#SCB_SCR_SLEEPDEEP_Msk
 (1UL << 
SCB_SCR_SLEEPDEEP_Pos


	)

427 
	#SCB_SCR_SLEEPONEXIT_Pos
 1

	)

428 
	#SCB_SCR_SLEEPONEXIT_Msk
 (1UL << 
SCB_SCR_SLEEPONEXIT_Pos


	)

431 
	#SCB_CCR_STKALIGN_Pos
 9

	)

432 
	#SCB_CCR_STKALIGN_Msk
 (1UL << 
SCB_CCR_STKALIGN_Pos


	)

434 
	#SCB_CCR_BFHFNMIGN_Pos
 8

	)

435 
	#SCB_CCR_BFHFNMIGN_Msk
 (1UL << 
SCB_CCR_BFHFNMIGN_Pos


	)

437 
	#SCB_CCR_DIV_0_TRP_Pos
 4

	)

438 
	#SCB_CCR_DIV_0_TRP_Msk
 (1UL << 
SCB_CCR_DIV_0_TRP_Pos


	)

440 
	#SCB_CCR_UNALIGN_TRP_Pos
 3

	)

441 
	#SCB_CCR_UNALIGN_TRP_Msk
 (1UL << 
SCB_CCR_UNALIGN_TRP_Pos


	)

443 
	#SCB_CCR_USERSETMPEND_Pos
 1

	)

444 
	#SCB_CCR_USERSETMPEND_Msk
 (1UL << 
SCB_CCR_USERSETMPEND_Pos


	)

446 
	#SCB_CCR_NONBASETHRDENA_Pos
 0

	)

447 
	#SCB_CCR_NONBASETHRDENA_Msk
 (1UL << 
SCB_CCR_NONBASETHRDENA_Pos


	)

450 
	#SCB_SHCSR_USGFAULTENA_Pos
 18

	)

451 
	#SCB_SHCSR_USGFAULTENA_Msk
 (1UL << 
SCB_SHCSR_USGFAULTENA_Pos


	)

453 
	#SCB_SHCSR_BUSFAULTENA_Pos
 17

	)

454 
	#SCB_SHCSR_BUSFAULTENA_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTENA_Pos


	)

456 
	#SCB_SHCSR_MEMFAULTENA_Pos
 16

	)

457 
	#SCB_SHCSR_MEMFAULTENA_Msk
 (1UL << 
SCB_SHCSR_MEMFAULTENA_Pos


	)

459 
	#SCB_SHCSR_SVCALLPENDED_Pos
 15

	)

460 
	#SCB_SHCSR_SVCALLPENDED_Msk
 (1UL << 
SCB_SHCSR_SVCALLPENDED_Pos


	)

462 
	#SCB_SHCSR_BUSFAULTPENDED_Pos
 14

	)

463 
	#SCB_SHCSR_BUSFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTPENDED_Pos


	)

465 
	#SCB_SHCSR_MEMFAULTPENDED_Pos
 13

	)

466 
	#SCB_SHCSR_MEMFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_MEMFAULTPENDED_Pos


	)

468 
	#SCB_SHCSR_USGFAULTPENDED_Pos
 12

	)

469 
	#SCB_SHCSR_USGFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_USGFAULTPENDED_Pos


	)

471 
	#SCB_SHCSR_SYSTICKACT_Pos
 11

	)

472 
	#SCB_SHCSR_SYSTICKACT_Msk
 (1UL << 
SCB_SHCSR_SYSTICKACT_Pos


	)

474 
	#SCB_SHCSR_PENDSVACT_Pos
 10

	)

475 
	#SCB_SHCSR_PENDSVACT_Msk
 (1UL << 
SCB_SHCSR_PENDSVACT_Pos


	)

477 
	#SCB_SHCSR_MONITORACT_Pos
 8

	)

478 
	#SCB_SHCSR_MONITORACT_Msk
 (1UL << 
SCB_SHCSR_MONITORACT_Pos


	)

480 
	#SCB_SHCSR_SVCALLACT_Pos
 7

	)

481 
	#SCB_SHCSR_SVCALLACT_Msk
 (1UL << 
SCB_SHCSR_SVCALLACT_Pos


	)

483 
	#SCB_SHCSR_USGFAULTACT_Pos
 3

	)

484 
	#SCB_SHCSR_USGFAULTACT_Msk
 (1UL << 
SCB_SHCSR_USGFAULTACT_Pos


	)

486 
	#SCB_SHCSR_BUSFAULTACT_Pos
 1

	)

487 
	#SCB_SHCSR_BUSFAULTACT_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTACT_Pos


	)

489 
	#SCB_SHCSR_MEMFAULTACT_Pos
 0

	)

490 
	#SCB_SHCSR_MEMFAULTACT_Msk
 (1UL << 
SCB_SHCSR_MEMFAULTACT_Pos


	)

493 
	#SCB_CFSR_USGFAULTSR_Pos
 16

	)

494 
	#SCB_CFSR_USGFAULTSR_Msk
 (0xFFFFUL << 
SCB_CFSR_USGFAULTSR_Pos


	)

496 
	#SCB_CFSR_BUSFAULTSR_Pos
 8

	)

497 
	#SCB_CFSR_BUSFAULTSR_Msk
 (0xFFUL << 
SCB_CFSR_BUSFAULTSR_Pos


	)

499 
	#SCB_CFSR_MEMFAULTSR_Pos
 0

	)

500 
	#SCB_CFSR_MEMFAULTSR_Msk
 (0xFFUL << 
SCB_CFSR_MEMFAULTSR_Pos


	)

503 
	#SCB_HFSR_DEBUGEVT_Pos
 31

	)

504 
	#SCB_HFSR_DEBUGEVT_Msk
 (1UL << 
SCB_HFSR_DEBUGEVT_Pos


	)

506 
	#SCB_HFSR_FORCED_Pos
 30

	)

507 
	#SCB_HFSR_FORCED_Msk
 (1UL << 
SCB_HFSR_FORCED_Pos


	)

509 
	#SCB_HFSR_VECTTBL_Pos
 1

	)

510 
	#SCB_HFSR_VECTTBL_Msk
 (1UL << 
SCB_HFSR_VECTTBL_Pos


	)

513 
	#SCB_DFSR_EXTERNAL_Pos
 4

	)

514 
	#SCB_DFSR_EXTERNAL_Msk
 (1UL << 
SCB_DFSR_EXTERNAL_Pos


	)

516 
	#SCB_DFSR_VCATCH_Pos
 3

	)

517 
	#SCB_DFSR_VCATCH_Msk
 (1UL << 
SCB_DFSR_VCATCH_Pos


	)

519 
	#SCB_DFSR_DWTTRAP_Pos
 2

	)

520 
	#SCB_DFSR_DWTTRAP_Msk
 (1UL << 
SCB_DFSR_DWTTRAP_Pos


	)

522 
	#SCB_DFSR_BKPT_Pos
 1

	)

523 
	#SCB_DFSR_BKPT_Msk
 (1UL << 
SCB_DFSR_BKPT_Pos


	)

525 
	#SCB_DFSR_HALTED_Pos
 0

	)

526 
	#SCB_DFSR_HALTED_Msk
 (1UL << 
SCB_DFSR_HALTED_Pos


	)

541 
ut32_t
 
	mRESERVED0
[1];

542 
__I
 
ut32_t
 
	mICTR
;

543 
ut32_t
 
	mRESERVED1
[1];

544 } 
	tSCnSCB_Ty
;

547 
	#SCnSCB_ICTR_INTLINESNUM_Pos
 0

	)

548 
	#SCnSCB_ICTR_INTLINESNUM_Msk
 (0xFUL << 
SCnSCB_ICTR_INTLINESNUM_Pos


	)

563 
__IO
 
ut32_t
 
	mCTRL
;

564 
__IO
 
ut32_t
 
	mLOAD
;

565 
__IO
 
ut32_t
 
	mVAL
;

566 
__I
 
ut32_t
 
	mCALIB
;

567 } 
	tSysTick_Ty
;

570 
	#SysTick_CTRL_COUNTFLAG_Pos
 16

	)

571 
	#SysTick_CTRL_COUNTFLAG_Msk
 (1UL << 
SysTick_CTRL_COUNTFLAG_Pos


	)

573 
	#SysTick_CTRL_CLKSOURCE_Pos
 2

	)

574 
	#SysTick_CTRL_CLKSOURCE_Msk
 (1UL << 
SysTick_CTRL_CLKSOURCE_Pos


	)

576 
	#SysTick_CTRL_TICKINT_Pos
 1

	)

577 
	#SysTick_CTRL_TICKINT_Msk
 (1UL << 
SysTick_CTRL_TICKINT_Pos


	)

579 
	#SysTick_CTRL_ENABLE_Pos
 0

	)

580 
	#SysTick_CTRL_ENABLE_Msk
 (1UL << 
SysTick_CTRL_ENABLE_Pos


	)

583 
	#SysTick_LOAD_RELOAD_Pos
 0

	)

584 
	#SysTick_LOAD_RELOAD_Msk
 (0xFFFFFFUL << 
SysTick_LOAD_RELOAD_Pos


	)

587 
	#SysTick_VAL_CURRENT_Pos
 0

	)

588 
	#SysTick_VAL_CURRENT_Msk
 (0xFFFFFFUL << 
SysTick_VAL_CURRENT_Pos


	)

591 
	#SysTick_CALIB_NOREF_Pos
 31

	)

592 
	#SysTick_CALIB_NOREF_Msk
 (1UL << 
SysTick_CALIB_NOREF_Pos


	)

594 
	#SysTick_CALIB_SKEW_Pos
 30

	)

595 
	#SysTick_CALIB_SKEW_Msk
 (1UL << 
SysTick_CALIB_SKEW_Pos


	)

597 
	#SysTick_CALIB_TENMS_Pos
 0

	)

598 
	#SysTick_CALIB_TENMS_Msk
 (0xFFFFFFUL << 
SysTick_VAL_CURRENT_Pos


	)

613 
__O
 union

615 
__O
 
ut8_t
 
	mu8
;

616 
__O
 
ut16_t
 
	mu16
;

617 
__O
 
ut32_t
 
	mu32
;

618 } 
	mPORT
 [32];

619 
ut32_t
 
	mRESERVED0
[864];

620 
__IO
 
ut32_t
 
	mTER
;

621 
ut32_t
 
	mRESERVED1
[15];

622 
__IO
 
ut32_t
 
	mTPR
;

623 
ut32_t
 
	mRESERVED2
[15];

624 
__IO
 
ut32_t
 
	mTCR
;

625 
ut32_t
 
	mRESERVED3
[29];

626 
__O
 
ut32_t
 
	mIWR
;

627 
__I
 
ut32_t
 
	mIRR
;

628 
__IO
 
ut32_t
 
	mIMCR
;

629 
ut32_t
 
	mRESERVED4
[43];

630 
__O
 
ut32_t
 
	mLAR
;

631 
__I
 
ut32_t
 
	mLSR
;

632 
ut32_t
 
	mRESERVED5
[6];

633 
__I
 
ut32_t
 
	mPID4
;

634 
__I
 
ut32_t
 
	mPID5
;

635 
__I
 
ut32_t
 
	mPID6
;

636 
__I
 
ut32_t
 
	mPID7
;

637 
__I
 
ut32_t
 
	mPID0
;

638 
__I
 
ut32_t
 
	mPID1
;

639 
__I
 
ut32_t
 
	mPID2
;

640 
__I
 
ut32_t
 
	mPID3
;

641 
__I
 
ut32_t
 
	mCID0
;

642 
__I
 
ut32_t
 
	mCID1
;

643 
__I
 
ut32_t
 
	mCID2
;

644 
__I
 
ut32_t
 
	mCID3
;

645 } 
	tITM_Ty
;

648 
	#ITM_TPR_PRIVMASK_Pos
 0

	)

649 
	#ITM_TPR_PRIVMASK_Msk
 (0xFUL << 
ITM_TPR_PRIVMASK_Pos


	)

652 
	#ITM_TCR_BUSY_Pos
 23

	)

653 
	#ITM_TCR_BUSY_Msk
 (1UL << 
ITM_TCR_BUSY_Pos


	)

655 
	#ITM_TCR_TBusID_Pos
 16

	)

656 
	#ITM_TCR_TBusID_Msk
 (0x7FUL << 
ITM_TCR_TBusID_Pos


	)

658 
	#ITM_TCR_GTSFREQ_Pos
 10

	)

659 
	#ITM_TCR_GTSFREQ_Msk
 (3UL << 
ITM_TCR_GTSFREQ_Pos


	)

661 
	#ITM_TCR_TSPs_Pos
 8

	)

662 
	#ITM_TCR_TSPs_Msk
 (3UL << 
ITM_TCR_TSPs_Pos


	)

664 
	#ITM_TCR_SWOENA_Pos
 4

	)

665 
	#ITM_TCR_SWOENA_Msk
 (1UL << 
ITM_TCR_SWOENA_Pos


	)

667 
	#ITM_TCR_DWTENA_Pos
 3

	)

668 
	#ITM_TCR_DWTENA_Msk
 (1UL << 
ITM_TCR_DWTENA_Pos


	)

670 
	#ITM_TCR_SYNCENA_Pos
 2

	)

671 
	#ITM_TCR_SYNCENA_Msk
 (1UL << 
ITM_TCR_SYNCENA_Pos


	)

673 
	#ITM_TCR_TSENA_Pos
 1

	)

674 
	#ITM_TCR_TSENA_Msk
 (1UL << 
ITM_TCR_TSENA_Pos


	)

676 
	#ITM_TCR_ITMENA_Pos
 0

	)

677 
	#ITM_TCR_ITMENA_Msk
 (1UL << 
ITM_TCR_ITMENA_Pos


	)

680 
	#ITM_IWR_ATVALIDM_Pos
 0

	)

681 
	#ITM_IWR_ATVALIDM_Msk
 (1UL << 
ITM_IWR_ATVALIDM_Pos


	)

684 
	#ITM_IRR_ATREADYM_Pos
 0

	)

685 
	#ITM_IRR_ATREADYM_Msk
 (1UL << 
ITM_IRR_ATREADYM_Pos


	)

688 
	#ITM_IMCR_INTEGRATION_Pos
 0

	)

689 
	#ITM_IMCR_INTEGRATION_Msk
 (1UL << 
ITM_IMCR_INTEGRATION_Pos


	)

692 
	#ITM_LSR_ByAcc_Pos
 2

	)

693 
	#ITM_LSR_ByAcc_Msk
 (1UL << 
ITM_LSR_ByAcc_Pos


	)

695 
	#ITM_LSR_Acss_Pos
 1

	)

696 
	#ITM_LSR_Acss_Msk
 (1UL << 
ITM_LSR_Acss_Pos


	)

698 
	#ITM_LSR_P_Pos
 0

	)

699 
	#ITM_LSR_P_Msk
 (1UL << 
ITM_LSR_P_Pos


	)

714 
__IO
 
ut32_t
 
	mCTRL
;

715 
__IO
 
ut32_t
 
	mCYCCNT
;

716 
__IO
 
ut32_t
 
	mCPICNT
;

717 
__IO
 
ut32_t
 
	mEXCCNT
;

718 
__IO
 
ut32_t
 
	mSLEEPCNT
;

719 
__IO
 
ut32_t
 
	mLSUCNT
;

720 
__IO
 
ut32_t
 
	mFOLDCNT
;

721 
__I
 
ut32_t
 
	mPCSR
;

722 
__IO
 
ut32_t
 
	mCOMP0
;

723 
__IO
 
ut32_t
 
	mMASK0
;

724 
__IO
 
ut32_t
 
	mFUNCTION0
;

725 
ut32_t
 
	mRESERVED0
[1];

726 
__IO
 
ut32_t
 
	mCOMP1
;

727 
__IO
 
ut32_t
 
	mMASK1
;

728 
__IO
 
ut32_t
 
	mFUNCTION1
;

729 
ut32_t
 
	mRESERVED1
[1];

730 
__IO
 
ut32_t
 
	mCOMP2
;

731 
__IO
 
ut32_t
 
	mMASK2
;

732 
__IO
 
ut32_t
 
	mFUNCTION2
;

733 
ut32_t
 
	mRESERVED2
[1];

734 
__IO
 
ut32_t
 
	mCOMP3
;

735 
__IO
 
ut32_t
 
	mMASK3
;

736 
__IO
 
ut32_t
 
	mFUNCTION3
;

737 } 
	tDWT_Ty
;

740 
	#DWT_CTRL_NUMCOMP_Pos
 28

	)

741 
	#DWT_CTRL_NUMCOMP_Msk
 (0xFUL << 
DWT_CTRL_NUMCOMP_Pos


	)

743 
	#DWT_CTRL_NOTRCPKT_Pos
 27

	)

744 
	#DWT_CTRL_NOTRCPKT_Msk
 (0x1UL << 
DWT_CTRL_NOTRCPKT_Pos


	)

746 
	#DWT_CTRL_NOEXTTRIG_Pos
 26

	)

747 
	#DWT_CTRL_NOEXTTRIG_Msk
 (0x1UL << 
DWT_CTRL_NOEXTTRIG_Pos


	)

749 
	#DWT_CTRL_NOCYCCNT_Pos
 25

	)

750 
	#DWT_CTRL_NOCYCCNT_Msk
 (0x1UL << 
DWT_CTRL_NOCYCCNT_Pos


	)

752 
	#DWT_CTRL_NOPRFCNT_Pos
 24

	)

753 
	#DWT_CTRL_NOPRFCNT_Msk
 (0x1UL << 
DWT_CTRL_NOPRFCNT_Pos


	)

755 
	#DWT_CTRL_CYCEVTENA_Pos
 22

	)

756 
	#DWT_CTRL_CYCEVTENA_Msk
 (0x1UL << 
DWT_CTRL_CYCEVTENA_Pos


	)

758 
	#DWT_CTRL_FOLDEVTENA_Pos
 21

	)

759 
	#DWT_CTRL_FOLDEVTENA_Msk
 (0x1UL << 
DWT_CTRL_FOLDEVTENA_Pos


	)

761 
	#DWT_CTRL_LSUEVTENA_Pos
 20

	)

762 
	#DWT_CTRL_LSUEVTENA_Msk
 (0x1UL << 
DWT_CTRL_LSUEVTENA_Pos


	)

764 
	#DWT_CTRL_SLEEPEVTENA_Pos
 19

	)

765 
	#DWT_CTRL_SLEEPEVTENA_Msk
 (0x1UL << 
DWT_CTRL_SLEEPEVTENA_Pos


	)

767 
	#DWT_CTRL_EXCEVTENA_Pos
 18

	)

768 
	#DWT_CTRL_EXCEVTENA_Msk
 (0x1UL << 
DWT_CTRL_EXCEVTENA_Pos


	)

770 
	#DWT_CTRL_CPIEVTENA_Pos
 17

	)

771 
	#DWT_CTRL_CPIEVTENA_Msk
 (0x1UL << 
DWT_CTRL_CPIEVTENA_Pos


	)

773 
	#DWT_CTRL_EXCTRCENA_Pos
 16

	)

774 
	#DWT_CTRL_EXCTRCENA_Msk
 (0x1UL << 
DWT_CTRL_EXCTRCENA_Pos


	)

776 
	#DWT_CTRL_PCSAMPLENA_Pos
 12

	)

777 
	#DWT_CTRL_PCSAMPLENA_Msk
 (0x1UL << 
DWT_CTRL_PCSAMPLENA_Pos


	)

779 
	#DWT_CTRL_SYNCTAP_Pos
 10

	)

780 
	#DWT_CTRL_SYNCTAP_Msk
 (0x3UL << 
DWT_CTRL_SYNCTAP_Pos


	)

782 
	#DWT_CTRL_CYCTAP_Pos
 9

	)

783 
	#DWT_CTRL_CYCTAP_Msk
 (0x1UL << 
DWT_CTRL_CYCTAP_Pos


	)

785 
	#DWT_CTRL_POSTINIT_Pos
 5

	)

786 
	#DWT_CTRL_POSTINIT_Msk
 (0xFUL << 
DWT_CTRL_POSTINIT_Pos


	)

788 
	#DWT_CTRL_POSTPRESET_Pos
 1

	)

789 
	#DWT_CTRL_POSTPRESET_Msk
 (0xFUL << 
DWT_CTRL_POSTPRESET_Pos


	)

791 
	#DWT_CTRL_CYCCNTENA_Pos
 0

	)

792 
	#DWT_CTRL_CYCCNTENA_Msk
 (0x1UL << 
DWT_CTRL_CYCCNTENA_Pos


	)

795 
	#DWT_CPICNT_CPICNT_Pos
 0

	)

796 
	#DWT_CPICNT_CPICNT_Msk
 (0xFFUL << 
DWT_CPICNT_CPICNT_Pos


	)

799 
	#DWT_EXCCNT_EXCCNT_Pos
 0

	)

800 
	#DWT_EXCCNT_EXCCNT_Msk
 (0xFFUL << 
DWT_EXCCNT_EXCCNT_Pos


	)

803 
	#DWT_SLEEPCNT_SLEEPCNT_Pos
 0

	)

804 
	#DWT_SLEEPCNT_SLEEPCNT_Msk
 (0xFFUL << 
DWT_SLEEPCNT_SLEEPCNT_Pos


	)

807 
	#DWT_LSUCNT_LSUCNT_Pos
 0

	)

808 
	#DWT_LSUCNT_LSUCNT_Msk
 (0xFFUL << 
DWT_LSUCNT_LSUCNT_Pos


	)

811 
	#DWT_FOLDCNT_FOLDCNT_Pos
 0

	)

812 
	#DWT_FOLDCNT_FOLDCNT_Msk
 (0xFFUL << 
DWT_FOLDCNT_FOLDCNT_Pos


	)

815 
	#DWT_MASK_MASK_Pos
 0

	)

816 
	#DWT_MASK_MASK_Msk
 (0x1FUL << 
DWT_MASK_MASK_Pos


	)

819 
	#DWT_FUNCTION_MATCHED_Pos
 24

	)

820 
	#DWT_FUNCTION_MATCHED_Msk
 (0x1UL << 
DWT_FUNCTION_MATCHED_Pos


	)

822 
	#DWT_FUNCTION_DATAVADDR1_Pos
 16

	)

823 
	#DWT_FUNCTION_DATAVADDR1_Msk
 (0xFUL << 
DWT_FUNCTION_DATAVADDR1_Pos


	)

825 
	#DWT_FUNCTION_DATAVADDR0_Pos
 12

	)

826 
	#DWT_FUNCTION_DATAVADDR0_Msk
 (0xFUL << 
DWT_FUNCTION_DATAVADDR0_Pos


	)

828 
	#DWT_FUNCTION_DATAVSIZE_Pos
 10

	)

829 
	#DWT_FUNCTION_DATAVSIZE_Msk
 (0x3UL << 
DWT_FUNCTION_DATAVSIZE_Pos


	)

831 
	#DWT_FUNCTION_LNK1ENA_Pos
 9

	)

832 
	#DWT_FUNCTION_LNK1ENA_Msk
 (0x1UL << 
DWT_FUNCTION_LNK1ENA_Pos


	)

834 
	#DWT_FUNCTION_DATAVMATCH_Pos
 8

	)

835 
	#DWT_FUNCTION_DATAVMATCH_Msk
 (0x1UL << 
DWT_FUNCTION_DATAVMATCH_Pos


	)

837 
	#DWT_FUNCTION_CYCMATCH_Pos
 7

	)

838 
	#DWT_FUNCTION_CYCMATCH_Msk
 (0x1UL << 
DWT_FUNCTION_CYCMATCH_Pos


	)

840 
	#DWT_FUNCTION_EMITRANGE_Pos
 5

	)

841 
	#DWT_FUNCTION_EMITRANGE_Msk
 (0x1UL << 
DWT_FUNCTION_EMITRANGE_Pos


	)

843 
	#DWT_FUNCTION_FUNCTION_Pos
 0

	)

844 
	#DWT_FUNCTION_FUNCTION_Msk
 (0xFUL << 
DWT_FUNCTION_FUNCTION_Pos


	)

859 
__IO
 
ut32_t
 
	mSSPSR
;

860 
__IO
 
ut32_t
 
	mCSPSR
;

861 
ut32_t
 
	mRESERVED0
[2];

862 
__IO
 
ut32_t
 
	mACPR
;

863 
ut32_t
 
	mRESERVED1
[55];

864 
__IO
 
ut32_t
 
	mSPPR
;

865 
ut32_t
 
	mRESERVED2
[131];

866 
__I
 
ut32_t
 
	mFFSR
;

867 
__IO
 
ut32_t
 
	mFFCR
;

868 
__I
 
ut32_t
 
	mFSCR
;

869 
ut32_t
 
	mRESERVED3
[759];

870 
__I
 
ut32_t
 
	mTRIGGER
;

871 
__I
 
ut32_t
 
	mFIFO0
;

872 
__I
 
ut32_t
 
	mITATBCTR2
;

873 
ut32_t
 
	mRESERVED4
[1];

874 
__I
 
ut32_t
 
	mITATBCTR0
;

875 
__I
 
ut32_t
 
	mFIFO1
;

876 
__IO
 
ut32_t
 
	mITCTRL
;

877 
ut32_t
 
	mRESERVED5
[39];

878 
__IO
 
ut32_t
 
	mCLAIMSET
;

879 
__IO
 
ut32_t
 
	mCLAIMCLR
;

880 
ut32_t
 
	mRESERVED7
[8];

881 
__I
 
ut32_t
 
	mDEVID
;

882 
__I
 
ut32_t
 
	mDEVTYPE
;

883 } 
	tTPI_Ty
;

886 
	#TPI_ACPR_PRESCALER_Pos
 0

	)

887 
	#TPI_ACPR_PRESCALER_Msk
 (0x1FFFUL << 
TPI_ACPR_PRESCALER_Pos


	)

890 
	#TPI_SPPR_TXMODE_Pos
 0

	)

891 
	#TPI_SPPR_TXMODE_Msk
 (0x3UL << 
TPI_SPPR_TXMODE_Pos


	)

894 
	#TPI_FFSR_FtNSt_Pos
 3

	)

895 
	#TPI_FFSR_FtNSt_Msk
 (0x1UL << 
TPI_FFSR_FtNSt_Pos


	)

897 
	#TPI_FFSR_TCP_Pos
 2

	)

898 
	#TPI_FFSR_TCP_Msk
 (0x1UL << 
TPI_FFSR_TCP_Pos


	)

900 
	#TPI_FFSR_FtStݳd_Pos
 1

	)

901 
	#TPI_FFSR_FtStݳd_Msk
 (0x1UL << 
TPI_FFSR_FtStݳd_Pos


	)

903 
	#TPI_FFSR_FlInProg_Pos
 0

	)

904 
	#TPI_FFSR_FlInProg_Msk
 (0x1UL << 
TPI_FFSR_FlInProg_Pos


	)

907 
	#TPI_FFCR_TrigIn_Pos
 8

	)

908 
	#TPI_FFCR_TrigIn_Msk
 (0x1UL << 
TPI_FFCR_TrigIn_Pos


	)

910 
	#TPI_FFCR_EnFCt_Pos
 1

	)

911 
	#TPI_FFCR_EnFCt_Msk
 (0x1UL << 
TPI_FFCR_EnFCt_Pos


	)

914 
	#TPI_TRIGGER_TRIGGER_Pos
 0

	)

915 
	#TPI_TRIGGER_TRIGGER_Msk
 (0x1UL << 
TPI_TRIGGER_TRIGGER_Pos


	)

918 
	#TPI_FIFO0_ITM_ATVALID_Pos
 29

	)

919 
	#TPI_FIFO0_ITM_ATVALID_Msk
 (0x3UL << 
TPI_FIFO0_ITM_ATVALID_Pos


	)

921 
	#TPI_FIFO0_ITM_bycou_Pos
 27

	)

922 
	#TPI_FIFO0_ITM_bycou_Msk
 (0x3UL << 
TPI_FIFO0_ITM_bycou_Pos


	)

924 
	#TPI_FIFO0_ETM_ATVALID_Pos
 26

	)

925 
	#TPI_FIFO0_ETM_ATVALID_Msk
 (0x3UL << 
TPI_FIFO0_ETM_ATVALID_Pos


	)

927 
	#TPI_FIFO0_ETM_bycou_Pos
 24

	)

928 
	#TPI_FIFO0_ETM_bycou_Msk
 (0x3UL << 
TPI_FIFO0_ETM_bycou_Pos


	)

930 
	#TPI_FIFO0_ETM2_Pos
 16

	)

931 
	#TPI_FIFO0_ETM2_Msk
 (0xFFUL << 
TPI_FIFO0_ETM2_Pos


	)

933 
	#TPI_FIFO0_ETM1_Pos
 8

	)

934 
	#TPI_FIFO0_ETM1_Msk
 (0xFFUL << 
TPI_FIFO0_ETM1_Pos


	)

936 
	#TPI_FIFO0_ETM0_Pos
 0

	)

937 
	#TPI_FIFO0_ETM0_Msk
 (0xFFUL << 
TPI_FIFO0_ETM0_Pos


	)

940 
	#TPI_ITATBCTR2_ATREADY_Pos
 0

	)

941 
	#TPI_ITATBCTR2_ATREADY_Msk
 (0x1UL << 
TPI_ITATBCTR2_ATREADY_Pos


	)

944 
	#TPI_FIFO1_ITM_ATVALID_Pos
 29

	)

945 
	#TPI_FIFO1_ITM_ATVALID_Msk
 (0x3UL << 
TPI_FIFO1_ITM_ATVALID_Pos


	)

947 
	#TPI_FIFO1_ITM_bycou_Pos
 27

	)

948 
	#TPI_FIFO1_ITM_bycou_Msk
 (0x3UL << 
TPI_FIFO1_ITM_bycou_Pos


	)

950 
	#TPI_FIFO1_ETM_ATVALID_Pos
 26

	)

951 
	#TPI_FIFO1_ETM_ATVALID_Msk
 (0x3UL << 
TPI_FIFO1_ETM_ATVALID_Pos


	)

953 
	#TPI_FIFO1_ETM_bycou_Pos
 24

	)

954 
	#TPI_FIFO1_ETM_bycou_Msk
 (0x3UL << 
TPI_FIFO1_ETM_bycou_Pos


	)

956 
	#TPI_FIFO1_ITM2_Pos
 16

	)

957 
	#TPI_FIFO1_ITM2_Msk
 (0xFFUL << 
TPI_FIFO1_ITM2_Pos


	)

959 
	#TPI_FIFO1_ITM1_Pos
 8

	)

960 
	#TPI_FIFO1_ITM1_Msk
 (0xFFUL << 
TPI_FIFO1_ITM1_Pos


	)

962 
	#TPI_FIFO1_ITM0_Pos
 0

	)

963 
	#TPI_FIFO1_ITM0_Msk
 (0xFFUL << 
TPI_FIFO1_ITM0_Pos


	)

966 
	#TPI_ITATBCTR0_ATREADY_Pos
 0

	)

967 
	#TPI_ITATBCTR0_ATREADY_Msk
 (0x1UL << 
TPI_ITATBCTR0_ATREADY_Pos


	)

970 
	#TPI_ITCTRL_Mode_Pos
 0

	)

971 
	#TPI_ITCTRL_Mode_Msk
 (0x1UL << 
TPI_ITCTRL_Mode_Pos


	)

974 
	#TPI_DEVID_NRZVALID_Pos
 11

	)

975 
	#TPI_DEVID_NRZVALID_Msk
 (0x1UL << 
TPI_DEVID_NRZVALID_Pos


	)

977 
	#TPI_DEVID_MANCVALID_Pos
 10

	)

978 
	#TPI_DEVID_MANCVALID_Msk
 (0x1UL << 
TPI_DEVID_MANCVALID_Pos


	)

980 
	#TPI_DEVID_PTINVALID_Pos
 9

	)

981 
	#TPI_DEVID_PTINVALID_Msk
 (0x1UL << 
TPI_DEVID_PTINVALID_Pos


	)

983 
	#TPI_DEVID_MBufSz_Pos
 6

	)

984 
	#TPI_DEVID_MBufSz_Msk
 (0x7UL << 
TPI_DEVID_MBufSz_Pos


	)

986 
	#TPI_DEVID_AsynClkIn_Pos
 5

	)

987 
	#TPI_DEVID_AsynClkIn_Msk
 (0x1UL << 
TPI_DEVID_AsynClkIn_Pos


	)

989 
	#TPI_DEVID_NrTIut_Pos
 0

	)

990 
	#TPI_DEVID_NrTIut_Msk
 (0x1FUL << 
TPI_DEVID_NrTIut_Pos


	)

993 
	#TPI_DEVTYPE_SubTy_Pos
 0

	)

994 
	#TPI_DEVTYPE_SubTy_Msk
 (0xFUL << 
TPI_DEVTYPE_SubTy_Pos


	)

996 
	#TPI_DEVTYPE_MajTy_Pos
 4

	)

997 
	#TPI_DEVTYPE_MajTy_Msk
 (0xFUL << 
TPI_DEVTYPE_MajTy_Pos


	)

1002 #i(
__MPU_PRESENT
 == 1)

1013 
__I
 
ut32_t
 
	mTYPE
;

1014 
__IO
 
ut32_t
 
	mCTRL
;

1015 
__IO
 
ut32_t
 
	mRNR
;

1016 
__IO
 
ut32_t
 
	mRBAR
;

1017 
__IO
 
ut32_t
 
	mRASR
;

1018 
__IO
 
ut32_t
 
	mRBAR_A1
;

1019 
__IO
 
ut32_t
 
	mRASR_A1
;

1020 
__IO
 
ut32_t
 
	mRBAR_A2
;

1021 
__IO
 
ut32_t
 
	mRASR_A2
;

1022 
__IO
 
ut32_t
 
	mRBAR_A3
;

1023 
__IO
 
ut32_t
 
	mRASR_A3
;

1024 } 
	tMPU_Ty
;

1027 
	#MPU_TYPE_IREGION_Pos
 16

	)

1028 
	#MPU_TYPE_IREGION_Msk
 (0xFFUL << 
MPU_TYPE_IREGION_Pos


	)

1030 
	#MPU_TYPE_DREGION_Pos
 8

	)

1031 
	#MPU_TYPE_DREGION_Msk
 (0xFFUL << 
MPU_TYPE_DREGION_Pos


	)

1033 
	#MPU_TYPE_SEPARATE_Pos
 0

	)

1034 
	#MPU_TYPE_SEPARATE_Msk
 (1UL << 
MPU_TYPE_SEPARATE_Pos


	)

1037 
	#MPU_CTRL_PRIVDEFENA_Pos
 2

	)

1038 
	#MPU_CTRL_PRIVDEFENA_Msk
 (1UL << 
MPU_CTRL_PRIVDEFENA_Pos


	)

1040 
	#MPU_CTRL_HFNMIENA_Pos
 1

	)

1041 
	#MPU_CTRL_HFNMIENA_Msk
 (1UL << 
MPU_CTRL_HFNMIENA_Pos


	)

1043 
	#MPU_CTRL_ENABLE_Pos
 0

	)

1044 
	#MPU_CTRL_ENABLE_Msk
 (1UL << 
MPU_CTRL_ENABLE_Pos


	)

1047 
	#MPU_RNR_REGION_Pos
 0

	)

1048 
	#MPU_RNR_REGION_Msk
 (0xFFUL << 
MPU_RNR_REGION_Pos


	)

1051 
	#MPU_RBAR_ADDR_Pos
 5

	)

1052 
	#MPU_RBAR_ADDR_Msk
 (0x7FFFFFFUL << 
MPU_RBAR_ADDR_Pos


	)

1054 
	#MPU_RBAR_VALID_Pos
 4

	)

1055 
	#MPU_RBAR_VALID_Msk
 (1UL << 
MPU_RBAR_VALID_Pos


	)

1057 
	#MPU_RBAR_REGION_Pos
 0

	)

1058 
	#MPU_RBAR_REGION_Msk
 (0xFUL << 
MPU_RBAR_REGION_Pos


	)

1061 
	#MPU_RASR_ATTRS_Pos
 16

	)

1062 
	#MPU_RASR_ATTRS_Msk
 (0xFFFFUL << 
MPU_RASR_ATTRS_Pos


	)

1064 
	#MPU_RASR_XN_Pos
 28

	)

1065 
	#MPU_RASR_XN_Msk
 (1UL << 
MPU_RASR_XN_Pos


	)

1067 
	#MPU_RASR_AP_Pos
 24

	)

1068 
	#MPU_RASR_AP_Msk
 (0x7UL << 
MPU_RASR_AP_Pos


	)

1070 
	#MPU_RASR_TEX_Pos
 19

	)

1071 
	#MPU_RASR_TEX_Msk
 (0x7UL << 
MPU_RASR_TEX_Pos


	)

1073 
	#MPU_RASR_S_Pos
 18

	)

1074 
	#MPU_RASR_S_Msk
 (1UL << 
MPU_RASR_S_Pos


	)

1076 
	#MPU_RASR_C_Pos
 17

	)

1077 
	#MPU_RASR_C_Msk
 (1UL << 
MPU_RASR_C_Pos


	)

1079 
	#MPU_RASR_B_Pos
 16

	)

1080 
	#MPU_RASR_B_Msk
 (1UL << 
MPU_RASR_B_Pos


	)

1082 
	#MPU_RASR_SRD_Pos
 8

	)

1083 
	#MPU_RASR_SRD_Msk
 (0xFFUL << 
MPU_RASR_SRD_Pos


	)

1085 
	#MPU_RASR_SIZE_Pos
 1

	)

1086 
	#MPU_RASR_SIZE_Msk
 (0x1FUL << 
MPU_RASR_SIZE_Pos


	)

1088 
	#MPU_RASR_ENABLE_Pos
 0

	)

1089 
	#MPU_RASR_ENABLE_Msk
 (1UL << 
MPU_RASR_ENABLE_Pos


	)

1105 
__IO
 
ut32_t
 
	mDHCSR
;

1106 
__O
 
ut32_t
 
	mDCRSR
;

1107 
__IO
 
ut32_t
 
	mDCRDR
;

1108 
__IO
 
ut32_t
 
	mDEMCR
;

1109 } 
	tCeDebug_Ty
;

1112 
	#CeDebug_DHCSR_DBGKEY_Pos
 16

	)

1113 
	#CeDebug_DHCSR_DBGKEY_Msk
 (0xFFFFUL << 
CeDebug_DHCSR_DBGKEY_Pos


	)

1115 
	#CeDebug_DHCSR_S_RESET_ST_Pos
 25

	)

1116 
	#CeDebug_DHCSR_S_RESET_ST_Msk
 (1UL << 
CeDebug_DHCSR_S_RESET_ST_Pos


	)

1118 
	#CeDebug_DHCSR_S_RETIRE_ST_Pos
 24

	)

1119 
	#CeDebug_DHCSR_S_RETIRE_ST_Msk
 (1UL << 
CeDebug_DHCSR_S_RETIRE_ST_Pos


	)

1121 
	#CeDebug_DHCSR_S_LOCKUP_Pos
 19

	)

1122 
	#CeDebug_DHCSR_S_LOCKUP_Msk
 (1UL << 
CeDebug_DHCSR_S_LOCKUP_Pos


	)

1124 
	#CeDebug_DHCSR_S_SLEEP_Pos
 18

	)

1125 
	#CeDebug_DHCSR_S_SLEEP_Msk
 (1UL << 
CeDebug_DHCSR_S_SLEEP_Pos


	)

1127 
	#CeDebug_DHCSR_S_HALT_Pos
 17

	)

1128 
	#CeDebug_DHCSR_S_HALT_Msk
 (1UL << 
CeDebug_DHCSR_S_HALT_Pos


	)

1130 
	#CeDebug_DHCSR_S_REGRDY_Pos
 16

	)

1131 
	#CeDebug_DHCSR_S_REGRDY_Msk
 (1UL << 
CeDebug_DHCSR_S_REGRDY_Pos


	)

1133 
	#CeDebug_DHCSR_C_SNAPSTALL_Pos
 5

	)

1134 
	#CeDebug_DHCSR_C_SNAPSTALL_Msk
 (1UL << 
CeDebug_DHCSR_C_SNAPSTALL_Pos


	)

1136 
	#CeDebug_DHCSR_C_MASKINTS_Pos
 3

	)

1137 
	#CeDebug_DHCSR_C_MASKINTS_Msk
 (1UL << 
CeDebug_DHCSR_C_MASKINTS_Pos


	)

1139 
	#CeDebug_DHCSR_C_STEP_Pos
 2

	)

1140 
	#CeDebug_DHCSR_C_STEP_Msk
 (1UL << 
CeDebug_DHCSR_C_STEP_Pos


	)

1142 
	#CeDebug_DHCSR_C_HALT_Pos
 1

	)

1143 
	#CeDebug_DHCSR_C_HALT_Msk
 (1UL << 
CeDebug_DHCSR_C_HALT_Pos


	)

1145 
	#CeDebug_DHCSR_C_DEBUGEN_Pos
 0

	)

1146 
	#CeDebug_DHCSR_C_DEBUGEN_Msk
 (1UL << 
CeDebug_DHCSR_C_DEBUGEN_Pos


	)

1149 
	#CeDebug_DCRSR_REGWnR_Pos
 16

	)

1150 
	#CeDebug_DCRSR_REGWnR_Msk
 (1UL << 
CeDebug_DCRSR_REGWnR_Pos


	)

1152 
	#CeDebug_DCRSR_REGSEL_Pos
 0

	)

1153 
	#CeDebug_DCRSR_REGSEL_Msk
 (0x1FUL << 
CeDebug_DCRSR_REGSEL_Pos


	)

1156 
	#CeDebug_DEMCR_TRCENA_Pos
 24

	)

1157 
	#CeDebug_DEMCR_TRCENA_Msk
 (1UL << 
CeDebug_DEMCR_TRCENA_Pos


	)

1159 
	#CeDebug_DEMCR_MON_REQ_Pos
 19

	)

1160 
	#CeDebug_DEMCR_MON_REQ_Msk
 (1UL << 
CeDebug_DEMCR_MON_REQ_Pos


	)

1162 
	#CeDebug_DEMCR_MON_STEP_Pos
 18

	)

1163 
	#CeDebug_DEMCR_MON_STEP_Msk
 (1UL << 
CeDebug_DEMCR_MON_STEP_Pos


	)

1165 
	#CeDebug_DEMCR_MON_PEND_Pos
 17

	)

1166 
	#CeDebug_DEMCR_MON_PEND_Msk
 (1UL << 
CeDebug_DEMCR_MON_PEND_Pos


	)

1168 
	#CeDebug_DEMCR_MON_EN_Pos
 16

	)

1169 
	#CeDebug_DEMCR_MON_EN_Msk
 (1UL << 
CeDebug_DEMCR_MON_EN_Pos


	)

1171 
	#CeDebug_DEMCR_VC_HARDERR_Pos
 10

	)

1172 
	#CeDebug_DEMCR_VC_HARDERR_Msk
 (1UL << 
CeDebug_DEMCR_VC_HARDERR_Pos


	)

1174 
	#CeDebug_DEMCR_VC_INTERR_Pos
 9

	)

1175 
	#CeDebug_DEMCR_VC_INTERR_Msk
 (1UL << 
CeDebug_DEMCR_VC_INTERR_Pos


	)

1177 
	#CeDebug_DEMCR_VC_BUSERR_Pos
 8

	)

1178 
	#CeDebug_DEMCR_VC_BUSERR_Msk
 (1UL << 
CeDebug_DEMCR_VC_BUSERR_Pos


	)

1180 
	#CeDebug_DEMCR_VC_STATERR_Pos
 7

	)

1181 
	#CeDebug_DEMCR_VC_STATERR_Msk
 (1UL << 
CeDebug_DEMCR_VC_STATERR_Pos


	)

1183 
	#CeDebug_DEMCR_VC_CHKERR_Pos
 6

	)

1184 
	#CeDebug_DEMCR_VC_CHKERR_Msk
 (1UL << 
CeDebug_DEMCR_VC_CHKERR_Pos


	)

1186 
	#CeDebug_DEMCR_VC_NOCPERR_Pos
 5

	)

1187 
	#CeDebug_DEMCR_VC_NOCPERR_Msk
 (1UL << 
CeDebug_DEMCR_VC_NOCPERR_Pos


	)

1189 
	#CeDebug_DEMCR_VC_MMERR_Pos
 4

	)

1190 
	#CeDebug_DEMCR_VC_MMERR_Msk
 (1UL << 
CeDebug_DEMCR_VC_MMERR_Pos


	)

1192 
	#CeDebug_DEMCR_VC_CORERESET_Pos
 0

	)

1193 
	#CeDebug_DEMCR_VC_CORERESET_Msk
 (1UL << 
CeDebug_DEMCR_VC_CORERESET_Pos


	)

1205 
	#SCS_BASE
 (0xE000E000UL

	)

1206 
	#ITM_BASE
 (0xE0000000UL

	)

1207 
	#DWT_BASE
 (0xE0001000UL

	)

1208 
	#TPI_BASE
 (0xE0040000UL

	)

1209 
	#CeDebug_BASE
 (0xE000EDF0UL

	)

1210 
	#SysTick_BASE
 (
SCS_BASE
 + 0x0010UL

	)

1211 
	#NVIC_BASE
 (
SCS_BASE
 + 0x0100UL

	)

1212 
	#SCB_BASE
 (
SCS_BASE
 + 0x0D00UL

	)

1214 
	#SCnSCB
 ((
SCnSCB_Ty
 *
SCS_BASE
 )

	)

1215 
	#SCB
 ((
SCB_Ty
 *
SCB_BASE
 )

	)

1216 
	#SysTick
 ((
SysTick_Ty
 *
SysTick_BASE
 )

	)

1217 
	#NVIC
 ((
NVIC_Ty
 *
NVIC_BASE
 )

	)

1218 
	#ITM
 ((
ITM_Ty
 *
ITM_BASE
 )

	)

1219 
	#DWT
 ((
DWT_Ty
 *
DWT_BASE
 )

	)

1220 
	#TPI
 ((
TPI_Ty
 *
TPI_BASE
 )

	)

1221 
	#CeDebug
 ((
CeDebug_Ty
 *
CeDebug_BASE


	)

1223 #i(
__MPU_PRESENT
 == 1)

1224 
	#MPU_BASE
 (
SCS_BASE
 + 0x0D90UL

	)

1225 
	#MPU
 ((
MPU_Ty
 *
MPU_BASE
 )

	)

1262 
__STATIC_INLINE
 
	$NVIC_SPriܙyGroupg
(
ut32_t
 
PriܙyGroup
)

1264 
ut32_t
 
g_vue
;

1265 
ut32_t
 
PriܙyGroupTmp
 = (
PriܙyGroup
 & (uint32_t)0x07);

1267 
g_vue
 = 
SCB
->
AIRCR
;

1268 
g_vue
 &~(
SCB_AIRCR_VECTKEY_Msk
 | 
SCB_AIRCR_PRIGROUP_Msk
);

1269 
g_vue
 = (reg_value |

1270 ((
ut32_t
)0x5FA << 
SCB_AIRCR_VECTKEY_Pos
) |

1271 (
PriܙyGroupTmp
 << 8));

1272 
SCB
->
AIRCR
 = 
g_vue
;

1273 
	}
}

1282 
__STATIC_INLINE
 
ut32_t
 
	$NVIC_GPriܙyGroupg
()

1284  ((
SCB
->
AIRCR
 & 
SCB_AIRCR_PRIGROUP_Msk
>> 
SCB_AIRCR_PRIGROUP_Pos
);

1285 
	}
}

1294 
__STATIC_INLINE
 
	$NVIC_EbIRQ
(
IRQn_Ty
 
IRQn
)

1296 
NVIC
->
ISER
[((
ut32_t
)(
IRQn
) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));

1297 
	}
}

1306 
__STATIC_INLINE
 
	$NVIC_DibIRQ
(
IRQn_Ty
 
IRQn
)

1308 
NVIC
->
ICER
[((
ut32_t
)(
IRQn
) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));

1309 
	}
}

1322 
__STATIC_INLINE
 
ut32_t
 
	$NVIC_GPdgIRQ
(
IRQn_Ty
 
IRQn
)

1324 ((
ut32_t
((
NVIC
->
ISPR
[(ut32_t)(
IRQn
) >> 5] & (1 << ((uint32_t)(IRQn) & 0x1F)))?1:0));

1325 
	}
}

1334 
__STATIC_INLINE
 
	$NVIC_SPdgIRQ
(
IRQn_Ty
 
IRQn
)

1336 
NVIC
->
ISPR
[((
ut32_t
)(
IRQn
) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));

1337 
	}
}

1346 
__STATIC_INLINE
 
	$NVIC_CˬPdgIRQ
(
IRQn_Ty
 
IRQn
)

1348 
NVIC
->
ICPR
[((
ut32_t
)(
IRQn
) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));

1349 
	}
}

1361 
__STATIC_INLINE
 
ut32_t
 
	$NVIC_GAive
(
IRQn_Ty
 
IRQn
)

1363 ((
ut32_t
)((
NVIC
->
IABR
[(ut32_t)(
IRQn
) >> 5] & (1 << ((uint32_t)(IRQn) & 0x1F)))?1:0));

1364 
	}
}

1376 
__STATIC_INLINE
 
	$NVIC_SPriܙy
(
IRQn_Ty
 
IRQn
, 
ut32_t
 
iܙy
)

1378 if(
IRQn
 < 0) {

1379 
SCB
->
SHP
[((
ut32_t
)(
IRQn
& 0xF)-4] = ((
iܙy
 << (8 - 
__NVIC_PRIO_BITS
)) & 0xff); }

1381 
NVIC
->
IP
[(
ut32_t
)(
IRQn
)] = ((
iܙy
 << (8 - 
__NVIC_PRIO_BITS
)) & 0xff); }

1382 
	}
}

1396 
__STATIC_INLINE
 
ut32_t
 
	$NVIC_GPriܙy
(
IRQn_Ty
 
IRQn
)

1399 if(
IRQn
 < 0) {

1400 ((
ut32_t
)(
SCB
->
SHP
[((ut32_t)(
IRQn
& 0xF)-4] >> (8 - 
__NVIC_PRIO_BITS
))); }

1402 ((
ut32_t
)(
NVIC
->
IP
[(ut32_t)(
IRQn
)] >> (8 - 
__NVIC_PRIO_BITS
))); }

1403 
	}
}

1418 
__STATIC_INLINE
 
ut32_t
 
	$NVIC_EncodePriܙy
 (
ut32_t
 
PriܙyGroup
, ut32_
PemPriܙy
, ut32_
SubPriܙy
)

1420 
ut32_t
 
PriܙyGroupTmp
 = (
PriܙyGroup
 & 0x07);

1421 
ut32_t
 
PemPriܙyBs
;

1422 
ut32_t
 
SubPriܙyBs
;

1424 
PemPriܙyBs
 = ((7 - 
PriܙyGroupTmp
> 
__NVIC_PRIO_BITS
) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp;

1425 
SubPriܙyBs
 = ((
PriܙyGroupTmp
 + 
__NVIC_PRIO_BITS
) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;

1428 ((
PemPriܙy
 & ((1 << (
PemPriܙyBs
)- 1)<< 
SubPriܙyBs
) |

1429 ((
SubPriܙy
 & ((1 << (
SubPriܙyBs
 )) - 1)))

1431 
	}
}

1446 
__STATIC_INLINE
 
	$NVIC_DecodePriܙy
 (
ut32_t
 
Priܙy
, ut32_
PriܙyGroup
, ut32_t* 
pPemPriܙy
, ut32_t* 
pSubPriܙy
)

1448 
ut32_t
 
PriܙyGroupTmp
 = (
PriܙyGroup
 & 0x07);

1449 
ut32_t
 
PemPriܙyBs
;

1450 
ut32_t
 
SubPriܙyBs
;

1452 
PemPriܙyBs
 = ((7 - 
PriܙyGroupTmp
> 
__NVIC_PRIO_BITS
) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp;

1453 
SubPriܙyBs
 = ((
PriܙyGroupTmp
 + 
__NVIC_PRIO_BITS
) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;

1455 *
pPemPriܙy
 = (
Priܙy
 >> 
SubPriܙyBs
& ((1 << (
PemPriܙyBs
)) - 1);

1456 *
pSubPriܙy
 = (
Priܙy
 ) & ((1 << (
SubPriܙyBs
 )) - 1);

1457 
	}
}

1464 
__STATIC_INLINE
 
	$NVIC_SyemRet
()

1466 
	`__DSB
();

1468 
SCB
->
AIRCR
 = ((0x5FA << 
SCB_AIRCR_VECTKEY_Pos
) |

1469 (
SCB
->
AIRCR
 & 
SCB_AIRCR_PRIGROUP_Msk
) |

1470 
SCB_AIRCR_SYSRESETREQ_Msk
);

1471 
	`__DSB
();

1473 
	}
}

1486 #i(
__Vd_SysTickCfig
 == 0)

1503 
__STATIC_INLINE
 
ut32_t
 
	$SysTick_Cfig
(
ut32_t
 
ticks
)

1505 i((
ticks
 - 1> 
SysTick_LOAD_RELOAD_Msk
)  (1);

1507 
SysTick
->
LOAD
 = 
ticks
 - 1;

1508 
	`NVIC_SPriܙy
 (
SysTick_IRQn
, (1<<
__NVIC_PRIO_BITS
) - 1);

1509 
SysTick
->
VAL
 = 0;

1510 
SysTick
->
CTRL
 = 
SysTick_CTRL_CLKSOURCE_Msk
 |

1511 
SysTick_CTRL_TICKINT_Msk
 |

1512 
SysTick_CTRL_ENABLE_Msk
;

1514 
	}
}

1529 vީ
t32_t
 
ITM_RxBufr
;

1530 
	#ITM_RXBUFFER_EMPTY
 0x5AA55AA5

	)

1543 
__STATIC_INLINE
 
ut32_t
 
	$ITM_SdCh
 (
ut32_t
 
ch
)

1545 i((
ITM
->
TCR
 & 
ITM_TCR_ITMENA_Msk
) &&

1546 (
ITM
->
TER
 & (1UL << 0) ) )

1548 
ITM
->
PORT
[0].
u32
 == 0);

1549 
ITM
->
PORT
[0].
u8
 = (
ut8_t

ch
;

1551  (
ch
);

1552 
	}
}

1562 
__STATIC_INLINE
 
t32_t
 
	$ITM_ReiveCh
 () {

1563 
t32_t
 
ch
 = -1;

1565 i(
ITM_RxBufr
 !
ITM_RXBUFFER_EMPTY
) {

1566 
ch
 = 
ITM_RxBufr
;

1567 
ITM_RxBufr
 = 
ITM_RXBUFFER_EMPTY
;

1570  (
ch
);

1571 
	}
}

1581 
__STATIC_INLINE
 
t32_t
 
	$ITM_CheckCh
 () {

1583 i(
ITM_RxBufr
 =
ITM_RXBUFFER_EMPTY
) {

1588 
	}
}

1596 #ifde
__lulus


	@inc/cmsis/stm32f429xx.h

52 #ide
__STM32F429xx_H


53 
	#__STM32F429xx_H


	)

55 #ifde
__lulus


66 
	#__CM4_REV
 0x0001

	)

67 
	#__MPU_PRESENT
 1

	)

68 
	#__NVIC_PRIO_BITS
 4

	)

69 
	#__Vd_SysTickCfig
 0

	)

70 
	#__FPU_PRESENT
 1

	)

87 
NMaskabI_IRQn
 = -14,

88 
MemyMagemt_IRQn
 = -12,

89 
BusFau_IRQn
 = -11,

90 
UgeFau_IRQn
 = -10,

91 
SVCl_IRQn
 = -5,

92 
DebugMڙ_IRQn
 = -4,

93 
PdSV_IRQn
 = -2,

94 
SysTick_IRQn
 = -1,

96 
WWDG_IRQn
 = 0,

97 
PVD_IRQn
 = 1,

98 
TAMP_STAMP_IRQn
 = 2,

99 
RTC_WKUP_IRQn
 = 3,

100 
FLASH_IRQn
 = 4,

101 
RCC_IRQn
 = 5,

102 
EXTI0_IRQn
 = 6,

103 
EXTI1_IRQn
 = 7,

104 
EXTI2_IRQn
 = 8,

105 
EXTI3_IRQn
 = 9,

106 
EXTI4_IRQn
 = 10,

107 
DMA1_Sm0_IRQn
 = 11,

108 
DMA1_Sm1_IRQn
 = 12,

109 
DMA1_Sm2_IRQn
 = 13,

110 
DMA1_Sm3_IRQn
 = 14,

111 
DMA1_Sm4_IRQn
 = 15,

112 
DMA1_Sm5_IRQn
 = 16,

113 
DMA1_Sm6_IRQn
 = 17,

114 
ADC_IRQn
 = 18,

115 
CAN1_TX_IRQn
 = 19,

116 
CAN1_RX0_IRQn
 = 20,

117 
CAN1_RX1_IRQn
 = 21,

118 
CAN1_SCE_IRQn
 = 22,

119 
EXTI9_5_IRQn
 = 23,

120 
TIM1_BRK_TIM9_IRQn
 = 24,

121 
TIM1_UP_TIM10_IRQn
 = 25,

122 
TIM1_TRG_COM_TIM11_IRQn
 = 26,

123 
TIM1_CC_IRQn
 = 27,

124 
TIM2_IRQn
 = 28,

125 
TIM3_IRQn
 = 29,

126 
TIM4_IRQn
 = 30,

127 
I2C1_EV_IRQn
 = 31,

128 
I2C1_ER_IRQn
 = 32,

129 
I2C2_EV_IRQn
 = 33,

130 
I2C2_ER_IRQn
 = 34,

131 
SPI1_IRQn
 = 35,

132 
SPI2_IRQn
 = 36,

133 
USART1_IRQn
 = 37,

134 
USART2_IRQn
 = 38,

135 
USART3_IRQn
 = 39,

136 
EXTI15_10_IRQn
 = 40,

137 
RTC_Arm_IRQn
 = 41,

138 
OTG_FS_WKUP_IRQn
 = 42,

139 
TIM8_BRK_TIM12_IRQn
 = 43,

140 
TIM8_UP_TIM13_IRQn
 = 44,

141 
TIM8_TRG_COM_TIM14_IRQn
 = 45,

142 
TIM8_CC_IRQn
 = 46,

143 
DMA1_Sm7_IRQn
 = 47,

144 
FMC_IRQn
 = 48,

145 
SDIO_IRQn
 = 49,

146 
TIM5_IRQn
 = 50,

147 
SPI3_IRQn
 = 51,

148 
UART4_IRQn
 = 52,

149 
UART5_IRQn
 = 53,

150 
TIM6_DAC_IRQn
 = 54,

151 
TIM7_IRQn
 = 55,

152 
DMA2_Sm0_IRQn
 = 56,

153 
DMA2_Sm1_IRQn
 = 57,

154 
DMA2_Sm2_IRQn
 = 58,

155 
DMA2_Sm3_IRQn
 = 59,

156 
DMA2_Sm4_IRQn
 = 60,

157 
ETH_IRQn
 = 61,

158 
ETH_WKUP_IRQn
 = 62,

159 
CAN2_TX_IRQn
 = 63,

160 
CAN2_RX0_IRQn
 = 64,

161 
CAN2_RX1_IRQn
 = 65,

162 
CAN2_SCE_IRQn
 = 66,

163 
OTG_FS_IRQn
 = 67,

164 
DMA2_Sm5_IRQn
 = 68,

165 
DMA2_Sm6_IRQn
 = 69,

166 
DMA2_Sm7_IRQn
 = 70,

167 
USART6_IRQn
 = 71,

168 
I2C3_EV_IRQn
 = 72,

169 
I2C3_ER_IRQn
 = 73,

170 
OTG_HS_EP1_OUT_IRQn
 = 74,

171 
OTG_HS_EP1_IN_IRQn
 = 75,

172 
OTG_HS_WKUP_IRQn
 = 76,

173 
OTG_HS_IRQn
 = 77,

174 
DCMI_IRQn
 = 78,

175 
HASH_RNG_IRQn
 = 80,

176 
FPU_IRQn
 = 81,

177 
UART7_IRQn
 = 82,

178 
UART8_IRQn
 = 83,

179 
SPI4_IRQn
 = 84,

180 
SPI5_IRQn
 = 85,

181 
SPI6_IRQn
 = 86,

182 
SAI1_IRQn
 = 87,

183 
LTDC_IRQn
 = 88,

184 
LTDC_ER_IRQn
 = 89,

185 
DMA2D_IRQn
 = 90

186 } 
	tIRQn_Ty
;

192 
	~"ce_cm4.h
"

193 
	~"syem_m32f4xx.h
"

194 
	~<dt.h
>

206 
__IO
 
ut32_t
 
SR
;

207 
__IO
 
ut32_t
 
CR1
;

208 
__IO
 
ut32_t
 
CR2
;

209 
__IO
 
ut32_t
 
SMPR1
;

210 
__IO
 
ut32_t
 
SMPR2
;

211 
__IO
 
ut32_t
 
JOFR1
;

212 
__IO
 
ut32_t
 
JOFR2
;

213 
__IO
 
ut32_t
 
JOFR3
;

214 
__IO
 
ut32_t
 
JOFR4
;

215 
__IO
 
ut32_t
 
HTR
;

216 
__IO
 
ut32_t
 
LTR
;

217 
__IO
 
ut32_t
 
SQR1
;

218 
__IO
 
ut32_t
 
SQR2
;

219 
__IO
 
ut32_t
 
SQR3
;

220 
__IO
 
ut32_t
 
JSQR
;

221 
__IO
 
ut32_t
 
JDR1
;

222 
__IO
 
ut32_t
 
JDR2
;

223 
__IO
 
ut32_t
 
JDR3
;

224 
__IO
 
ut32_t
 
JDR4
;

225 
__IO
 
ut32_t
 
DR
;

226 } 
	tADC_TyDef
;

230 
__IO
 
ut32_t
 
CSR
;

231 
__IO
 
ut32_t
 
CCR
;

232 
__IO
 
ut32_t
 
CDR
;

234 } 
	tADC_Comm_TyDef
;

243 
__IO
 
ut32_t
 
TIR
;

244 
__IO
 
ut32_t
 
TDTR
;

245 
__IO
 
ut32_t
 
TDLR
;

246 
__IO
 
ut32_t
 
TDHR
;

247 } 
	tCAN_TxMaBox_TyDef
;

255 
__IO
 
ut32_t
 
RIR
;

256 
__IO
 
ut32_t
 
RDTR
;

257 
__IO
 
ut32_t
 
RDLR
;

258 
__IO
 
ut32_t
 
RDHR
;

259 } 
	tCAN_FIFOMaBox_TyDef
;

267 
__IO
 
ut32_t
 
FR1
;

268 
__IO
 
ut32_t
 
FR2
;

269 } 
	tCAN_FrRegi_TyDef
;

277 
__IO
 
ut32_t
 
MCR
;

278 
__IO
 
ut32_t
 
MSR
;

279 
__IO
 
ut32_t
 
TSR
;

280 
__IO
 
ut32_t
 
RF0R
;

281 
__IO
 
ut32_t
 
RF1R
;

282 
__IO
 
ut32_t
 
IER
;

283 
__IO
 
ut32_t
 
ESR
;

284 
__IO
 
ut32_t
 
BTR
;

285 
ut32_t
 
RESERVED0
[88];

286 
CAN_TxMaBox_TyDef
 
sTxMaBox
[3];

287 
CAN_FIFOMaBox_TyDef
 
sFIFOMaBox
[2];

288 
ut32_t
 
RESERVED1
[12];

289 
__IO
 
ut32_t
 
FMR
;

290 
__IO
 
ut32_t
 
FM1R
;

291 
ut32_t
 
RESERVED2
;

292 
__IO
 
ut32_t
 
FS1R
;

293 
ut32_t
 
RESERVED3
;

294 
__IO
 
ut32_t
 
FFA1R
;

295 
ut32_t
 
RESERVED4
;

296 
__IO
 
ut32_t
 
FA1R
;

297 
ut32_t
 
RESERVED5
[8];

298 
CAN_FrRegi_TyDef
 
sFrRegi
[28];

299 } 
	tCAN_TyDef
;

307 
__IO
 
ut32_t
 
DR
;

308 
__IO
 
ut8_t
 
IDR
;

309 
ut8_t
 
RESERVED0
;

310 
ut16_t
 
RESERVED1
;

311 
__IO
 
ut32_t
 
CR
;

312 } 
	tCRC_TyDef
;

320 
__IO
 
ut32_t
 
CR
;

321 
__IO
 
ut32_t
 
SWTRIGR
;

322 
__IO
 
ut32_t
 
DHR12R1
;

323 
__IO
 
ut32_t
 
DHR12L1
;

324 
__IO
 
ut32_t
 
DHR8R1
;

325 
__IO
 
ut32_t
 
DHR12R2
;

326 
__IO
 
ut32_t
 
DHR12L2
;

327 
__IO
 
ut32_t
 
DHR8R2
;

328 
__IO
 
ut32_t
 
DHR12RD
;

329 
__IO
 
ut32_t
 
DHR12LD
;

330 
__IO
 
ut32_t
 
DHR8RD
;

331 
__IO
 
ut32_t
 
DOR1
;

332 
__IO
 
ut32_t
 
DOR2
;

333 
__IO
 
ut32_t
 
SR
;

334 } 
	tDAC_TyDef
;

342 
__IO
 
ut32_t
 
IDCODE
;

343 
__IO
 
ut32_t
 
CR
;

344 
__IO
 
ut32_t
 
APB1FZ
;

345 
__IO
 
ut32_t
 
APB2FZ
;

346 }
	tDBGMCU_TyDef
;

354 
__IO
 
ut32_t
 
CR
;

355 
__IO
 
ut32_t
 
SR
;

356 
__IO
 
ut32_t
 
RISR
;

357 
__IO
 
ut32_t
 
IER
;

358 
__IO
 
ut32_t
 
MISR
;

359 
__IO
 
ut32_t
 
ICR
;

360 
__IO
 
ut32_t
 
ESCR
;

361 
__IO
 
ut32_t
 
ESUR
;

362 
__IO
 
ut32_t
 
CWSTRTR
;

363 
__IO
 
ut32_t
 
CWSIZER
;

364 
__IO
 
ut32_t
 
DR
;

365 } 
	tDCMI_TyDef
;

373 
__IO
 
ut32_t
 
CR
;

374 
__IO
 
ut32_t
 
NDTR
;

375 
__IO
 
ut32_t
 
PAR
;

376 
__IO
 
ut32_t
 
M0AR
;

377 
__IO
 
ut32_t
 
M1AR
;

378 
__IO
 
ut32_t
 
FCR
;

379 } 
	tDMA_Sm_TyDef
;

383 
__IO
 
ut32_t
 
LISR
;

384 
__IO
 
ut32_t
 
HISR
;

385 
__IO
 
ut32_t
 
LIFCR
;

386 
__IO
 
ut32_t
 
HIFCR
;

387 } 
	tDMA_TyDef
;

395 
__IO
 
ut32_t
 
CR
;

396 
__IO
 
ut32_t
 
ISR
;

397 
__IO
 
ut32_t
 
IFCR
;

398 
__IO
 
ut32_t
 
FGMAR
;

399 
__IO
 
ut32_t
 
FGOR
;

400 
__IO
 
ut32_t
 
BGMAR
;

401 
__IO
 
ut32_t
 
BGOR
;

402 
__IO
 
ut32_t
 
FGPFCCR
;

403 
__IO
 
ut32_t
 
FGCOLR
;

404 
__IO
 
ut32_t
 
BGPFCCR
;

405 
__IO
 
ut32_t
 
BGCOLR
;

406 
__IO
 
ut32_t
 
FGCMAR
;

407 
__IO
 
ut32_t
 
BGCMAR
;

408 
__IO
 
ut32_t
 
OPFCCR
;

409 
__IO
 
ut32_t
 
OCOLR
;

410 
__IO
 
ut32_t
 
OMAR
;

411 
__IO
 
ut32_t
 
OOR
;

412 
__IO
 
ut32_t
 
NLR
;

413 
__IO
 
ut32_t
 
LWR
;

414 
__IO
 
ut32_t
 
AMTCR
;

415 
ut32_t
 
RESERVED
[236];

416 
__IO
 
ut32_t
 
FGCLUT
[256];

417 
__IO
 
ut32_t
 
BGCLUT
[256];

418 } 
	tDMA2D_TyDef
;

426 
__IO
 
ut32_t
 
MACCR
;

427 
__IO
 
ut32_t
 
MACFFR
;

428 
__IO
 
ut32_t
 
MACHTHR
;

429 
__IO
 
ut32_t
 
MACHTLR
;

430 
__IO
 
ut32_t
 
MACMIIAR
;

431 
__IO
 
ut32_t
 
MACMIIDR
;

432 
__IO
 
ut32_t
 
MACFCR
;

433 
__IO
 
ut32_t
 
MACVLANTR
;

434 
ut32_t
 
RESERVED0
[2];

435 
__IO
 
ut32_t
 
MACRWUFFR
;

436 
__IO
 
ut32_t
 
MACPMTCSR
;

437 
ut32_t
 
RESERVED1
[2];

438 
__IO
 
ut32_t
 
MACSR
;

439 
__IO
 
ut32_t
 
MACIMR
;

440 
__IO
 
ut32_t
 
MACA0HR
;

441 
__IO
 
ut32_t
 
MACA0LR
;

442 
__IO
 
ut32_t
 
MACA1HR
;

443 
__IO
 
ut32_t
 
MACA1LR
;

444 
__IO
 
ut32_t
 
MACA2HR
;

445 
__IO
 
ut32_t
 
MACA2LR
;

446 
__IO
 
ut32_t
 
MACA3HR
;

447 
__IO
 
ut32_t
 
MACA3LR
;

448 
ut32_t
 
RESERVED2
[40];

449 
__IO
 
ut32_t
 
MMCCR
;

450 
__IO
 
ut32_t
 
MMCRIR
;

451 
__IO
 
ut32_t
 
MMCTIR
;

452 
__IO
 
ut32_t
 
MMCRIMR
;

453 
__IO
 
ut32_t
 
MMCTIMR
;

454 
ut32_t
 
RESERVED3
[14];

455 
__IO
 
ut32_t
 
MMCTGFSCCR
;

456 
__IO
 
ut32_t
 
MMCTGFMSCCR
;

457 
ut32_t
 
RESERVED4
[5];

458 
__IO
 
ut32_t
 
MMCTGFCR
;

459 
ut32_t
 
RESERVED5
[10];

460 
__IO
 
ut32_t
 
MMCRFCECR
;

461 
__IO
 
ut32_t
 
MMCRFAECR
;

462 
ut32_t
 
RESERVED6
[10];

463 
__IO
 
ut32_t
 
MMCRGUFCR
;

464 
ut32_t
 
RESERVED7
[334];

465 
__IO
 
ut32_t
 
PTPTSCR
;

466 
__IO
 
ut32_t
 
PTPSSIR
;

467 
__IO
 
ut32_t
 
PTPTSHR
;

468 
__IO
 
ut32_t
 
PTPTSLR
;

469 
__IO
 
ut32_t
 
PTPTSHUR
;

470 
__IO
 
ut32_t
 
PTPTSLUR
;

471 
__IO
 
ut32_t
 
PTPTSAR
;

472 
__IO
 
ut32_t
 
PTPTTHR
;

473 
__IO
 
ut32_t
 
PTPTTLR
;

474 
__IO
 
ut32_t
 
RESERVED8
;

475 
__IO
 
ut32_t
 
PTPTSSR
;

476 
ut32_t
 
RESERVED9
[565];

477 
__IO
 
ut32_t
 
DMABMR
;

478 
__IO
 
ut32_t
 
DMATPDR
;

479 
__IO
 
ut32_t
 
DMARPDR
;

480 
__IO
 
ut32_t
 
DMARDLAR
;

481 
__IO
 
ut32_t
 
DMATDLAR
;

482 
__IO
 
ut32_t
 
DMASR
;

483 
__IO
 
ut32_t
 
DMAOMR
;

484 
__IO
 
ut32_t
 
DMAIER
;

485 
__IO
 
ut32_t
 
DMAMFBOCR
;

486 
__IO
 
ut32_t
 
DMARSWTR
;

487 
ut32_t
 
RESERVED10
[8];

488 
__IO
 
ut32_t
 
DMACHTDR
;

489 
__IO
 
ut32_t
 
DMACHRDR
;

490 
__IO
 
ut32_t
 
DMACHTBAR
;

491 
__IO
 
ut32_t
 
DMACHRBAR
;

492 } 
	tETH_TyDef
;

500 
__IO
 
ut32_t
 
IMR
;

501 
__IO
 
ut32_t
 
EMR
;

502 
__IO
 
ut32_t
 
RTSR
;

503 
__IO
 
ut32_t
 
FTSR
;

504 
__IO
 
ut32_t
 
SWIER
;

505 
__IO
 
ut32_t
 
PR
;

506 } 
	tEXTI_TyDef
;

514 
__IO
 
ut32_t
 
ACR
;

515 
__IO
 
ut32_t
 
KEYR
;

516 
__IO
 
ut32_t
 
OPTKEYR
;

517 
__IO
 
ut32_t
 
SR
;

518 
__IO
 
ut32_t
 
CR
;

519 
__IO
 
ut32_t
 
OPTCR
;

520 
__IO
 
ut32_t
 
OPTCR1
;

521 } 
	tFLASH_TyDef
;

529 
__IO
 
ut32_t
 
BTCR
[8];

530 } 
	tFMC_Bk1_TyDef
;

538 
__IO
 
ut32_t
 
BWTR
[7];

539 } 
	tFMC_Bk1E_TyDef
;

547 
__IO
 
ut32_t
 
PCR2
;

548 
__IO
 
ut32_t
 
SR2
;

549 
__IO
 
ut32_t
 
PMEM2
;

550 
__IO
 
ut32_t
 
PATT2
;

551 
ut32_t
 
RESERVED0
;

552 
__IO
 
ut32_t
 
ECCR2
;

553 
ut32_t
 
RESERVED1
;

554 
ut32_t
 
RESERVED2
;

555 
__IO
 
ut32_t
 
PCR3
;

556 
__IO
 
ut32_t
 
SR3
;

557 
__IO
 
ut32_t
 
PMEM3
;

558 
__IO
 
ut32_t
 
PATT3
;

559 
ut32_t
 
RESERVED3
;

560 
__IO
 
ut32_t
 
ECCR3
;

561 } 
	tFMC_Bk2_3_TyDef
;

569 
__IO
 
ut32_t
 
PCR4
;

570 
__IO
 
ut32_t
 
SR4
;

571 
__IO
 
ut32_t
 
PMEM4
;

572 
__IO
 
ut32_t
 
PATT4
;

573 
__IO
 
ut32_t
 
PIO4
;

574 } 
	tFMC_Bk4_TyDef
;

582 
__IO
 
ut32_t
 
SDCR
[2];

583 
__IO
 
ut32_t
 
SDTR
[2];

584 
__IO
 
ut32_t
 
SDCMR
;

585 
__IO
 
ut32_t
 
SDRTR
;

586 
__IO
 
ut32_t
 
SDSR
;

587 } 
	tFMC_Bk5_6_TyDef
;

595 
__IO
 
ut32_t
 
MODER
;

596 
__IO
 
ut32_t
 
OTYPER
;

597 
__IO
 
ut32_t
 
OSPEEDR
;

598 
__IO
 
ut32_t
 
PUPDR
;

599 
__IO
 
ut32_t
 
IDR
;

600 
__IO
 
ut32_t
 
ODR
;

601 
__IO
 
ut32_t
 
BSRR
;

602 
__IO
 
ut32_t
 
LCKR
;

603 
__IO
 
ut32_t
 
AFR
[2];

604 } 
	tGPIO_TyDef
;

612 
__IO
 
ut32_t
 
MEMRMP
;

613 
__IO
 
ut32_t
 
PMC
;

614 
__IO
 
ut32_t
 
EXTICR
[4];

615 
ut32_t
 
RESERVED
[2];

616 
__IO
 
ut32_t
 
CMPCR
;

617 } 
	tSYSCFG_TyDef
;

625 
__IO
 
ut32_t
 
CR1
;

626 
__IO
 
ut32_t
 
CR2
;

627 
__IO
 
ut32_t
 
OAR1
;

628 
__IO
 
ut32_t
 
OAR2
;

629 
__IO
 
ut32_t
 
DR
;

630 
__IO
 
ut32_t
 
SR1
;

631 
__IO
 
ut32_t
 
SR2
;

632 
__IO
 
ut32_t
 
CCR
;

633 
__IO
 
ut32_t
 
TRISE
;

634 
__IO
 
ut32_t
 
FLTR
;

635 } 
	tI2C_TyDef
;

643 
__IO
 
ut32_t
 
KR
;

644 
__IO
 
ut32_t
 
PR
;

645 
__IO
 
ut32_t
 
RLR
;

646 
__IO
 
ut32_t
 
SR
;

647 } 
	tIWDG_TyDef
;

655 
ut32_t
 
RESERVED0
[2];

656 
__IO
 
ut32_t
 
SSCR
;

657 
__IO
 
ut32_t
 
BPCR
;

658 
__IO
 
ut32_t
 
AWCR
;

659 
__IO
 
ut32_t
 
TWCR
;

660 
__IO
 
ut32_t
 
GCR
;

661 
ut32_t
 
RESERVED1
[2];

662 
__IO
 
ut32_t
 
SRCR
;

663 
ut32_t
 
RESERVED2
[1];

664 
__IO
 
ut32_t
 
BCCR
;

665 
ut32_t
 
RESERVED3
[1];

666 
__IO
 
ut32_t
 
IER
;

667 
__IO
 
ut32_t
 
ISR
;

668 
__IO
 
ut32_t
 
ICR
;

669 
__IO
 
ut32_t
 
LIPCR
;

670 
__IO
 
ut32_t
 
CPSR
;

671 
__IO
 
ut32_t
 
CDSR
;

672 } 
	tLTDC_TyDef
;

680 
__IO
 
ut32_t
 
CR
;

681 
__IO
 
ut32_t
 
WHPCR
;

682 
__IO
 
ut32_t
 
WVPCR
;

683 
__IO
 
ut32_t
 
CKCR
;

684 
__IO
 
ut32_t
 
PFCR
;

685 
__IO
 
ut32_t
 
CACR
;

686 
__IO
 
ut32_t
 
DCCR
;

687 
__IO
 
ut32_t
 
BFCR
;

688 
ut32_t
 
RESERVED0
[2];

689 
__IO
 
ut32_t
 
CFBAR
;

690 
__IO
 
ut32_t
 
CFBLR
;

691 
__IO
 
ut32_t
 
CFBLNR
;

692 
ut32_t
 
RESERVED1
[3];

693 
__IO
 
ut32_t
 
CLUTWR
;

695 } 
	tLTDC_Lay_TyDef
;

703 
__IO
 
ut32_t
 
CR
;

704 
__IO
 
ut32_t
 
CSR
;

705 } 
	tPWR_TyDef
;

713 
__IO
 
ut32_t
 
CR
;

714 
__IO
 
ut32_t
 
PLLCFGR
;

715 
__IO
 
ut32_t
 
CFGR
;

716 
__IO
 
ut32_t
 
CIR
;

717 
__IO
 
ut32_t
 
AHB1RSTR
;

718 
__IO
 
ut32_t
 
AHB2RSTR
;

719 
__IO
 
ut32_t
 
AHB3RSTR
;

720 
ut32_t
 
RESERVED0
;

721 
__IO
 
ut32_t
 
APB1RSTR
;

722 
__IO
 
ut32_t
 
APB2RSTR
;

723 
ut32_t
 
RESERVED1
[2];

724 
__IO
 
ut32_t
 
AHB1ENR
;

725 
__IO
 
ut32_t
 
AHB2ENR
;

726 
__IO
 
ut32_t
 
AHB3ENR
;

727 
ut32_t
 
RESERVED2
;

728 
__IO
 
ut32_t
 
APB1ENR
;

729 
__IO
 
ut32_t
 
APB2ENR
;

730 
ut32_t
 
RESERVED3
[2];

731 
__IO
 
ut32_t
 
AHB1LPENR
;

732 
__IO
 
ut32_t
 
AHB2LPENR
;

733 
__IO
 
ut32_t
 
AHB3LPENR
;

734 
ut32_t
 
RESERVED4
;

735 
__IO
 
ut32_t
 
APB1LPENR
;

736 
__IO
 
ut32_t
 
APB2LPENR
;

737 
ut32_t
 
RESERVED5
[2];

738 
__IO
 
ut32_t
 
BDCR
;

739 
__IO
 
ut32_t
 
CSR
;

740 
ut32_t
 
RESERVED6
[2];

741 
__IO
 
ut32_t
 
SSCGR
;

742 
__IO
 
ut32_t
 
PLLI2SCFGR
;

743 
__IO
 
ut32_t
 
PLLSAICFGR
;

744 
__IO
 
ut32_t
 
DCKCFGR
;

746 } 
	tRCC_TyDef
;

754 
__IO
 
ut32_t
 
TR
;

755 
__IO
 
ut32_t
 
DR
;

756 
__IO
 
ut32_t
 
CR
;

757 
__IO
 
ut32_t
 
ISR
;

758 
__IO
 
ut32_t
 
PRER
;

759 
__IO
 
ut32_t
 
WUTR
;

760 
__IO
 
ut32_t
 
CALIBR
;

761 
__IO
 
ut32_t
 
ALRMAR
;

762 
__IO
 
ut32_t
 
ALRMBR
;

763 
__IO
 
ut32_t
 
WPR
;

764 
__IO
 
ut32_t
 
SSR
;

765 
__IO
 
ut32_t
 
SHIFTR
;

766 
__IO
 
ut32_t
 
TSTR
;

767 
__IO
 
ut32_t
 
TSDR
;

768 
__IO
 
ut32_t
 
TSSSR
;

769 
__IO
 
ut32_t
 
CALR
;

770 
__IO
 
ut32_t
 
TAFCR
;

771 
__IO
 
ut32_t
 
ALRMASSR
;

772 
__IO
 
ut32_t
 
ALRMBSSR
;

773 
ut32_t
 
RESERVED7
;

774 
__IO
 
ut32_t
 
BKP0R
;

775 
__IO
 
ut32_t
 
BKP1R
;

776 
__IO
 
ut32_t
 
BKP2R
;

777 
__IO
 
ut32_t
 
BKP3R
;

778 
__IO
 
ut32_t
 
BKP4R
;

779 
__IO
 
ut32_t
 
BKP5R
;

780 
__IO
 
ut32_t
 
BKP6R
;

781 
__IO
 
ut32_t
 
BKP7R
;

782 
__IO
 
ut32_t
 
BKP8R
;

783 
__IO
 
ut32_t
 
BKP9R
;

784 
__IO
 
ut32_t
 
BKP10R
;

785 
__IO
 
ut32_t
 
BKP11R
;

786 
__IO
 
ut32_t
 
BKP12R
;

787 
__IO
 
ut32_t
 
BKP13R
;

788 
__IO
 
ut32_t
 
BKP14R
;

789 
__IO
 
ut32_t
 
BKP15R
;

790 
__IO
 
ut32_t
 
BKP16R
;

791 
__IO
 
ut32_t
 
BKP17R
;

792 
__IO
 
ut32_t
 
BKP18R
;

793 
__IO
 
ut32_t
 
BKP19R
;

794 } 
	tRTC_TyDef
;

802 
__IO
 
ut32_t
 
GCR
;

803 } 
	tSAI_TyDef
;

807 
__IO
 
ut32_t
 
CR1
;

808 
__IO
 
ut32_t
 
CR2
;

809 
__IO
 
ut32_t
 
FRCR
;

810 
__IO
 
ut32_t
 
SLOTR
;

811 
__IO
 
ut32_t
 
IMR
;

812 
__IO
 
ut32_t
 
SR
;

813 
__IO
 
ut32_t
 
CLRFR
;

814 
__IO
 
ut32_t
 
DR
;

815 } 
	tSAI_Block_TyDef
;

823 
__IO
 
ut32_t
 
POWER
;

824 
__IO
 
ut32_t
 
CLKCR
;

825 
__IO
 
ut32_t
 
ARG
;

826 
__IO
 
ut32_t
 
CMD
;

827 
__I
 
ut32_t
 
RESPCMD
;

828 
__I
 
ut32_t
 
RESP1
;

829 
__I
 
ut32_t
 
RESP2
;

830 
__I
 
ut32_t
 
RESP3
;

831 
__I
 
ut32_t
 
RESP4
;

832 
__IO
 
ut32_t
 
DTIMER
;

833 
__IO
 
ut32_t
 
DLEN
;

834 
__IO
 
ut32_t
 
DCTRL
;

835 
__I
 
ut32_t
 
DCOUNT
;

836 
__I
 
ut32_t
 
STA
;

837 
__IO
 
ut32_t
 
ICR
;

838 
__IO
 
ut32_t
 
MASK
;

839 
ut32_t
 
RESERVED0
[2];

840 
__I
 
ut32_t
 
FIFOCNT
;

841 
ut32_t
 
RESERVED1
[13];

842 
__IO
 
ut32_t
 
FIFO
;

843 } 
	tSDIO_TyDef
;

851 
__IO
 
ut32_t
 
CR1
;

852 
__IO
 
ut32_t
 
CR2
;

853 
__IO
 
ut32_t
 
SR
;

854 
__IO
 
ut32_t
 
DR
;

855 
__IO
 
ut32_t
 
CRCPR
;

856 
__IO
 
ut32_t
 
RXCRCR
;

857 
__IO
 
ut32_t
 
TXCRCR
;

858 
__IO
 
ut32_t
 
I2SCFGR
;

859 
__IO
 
ut32_t
 
I2SPR
;

860 } 
	tSPI_TyDef
;

868 
__IO
 
ut32_t
 
CR1
;

869 
__IO
 
ut32_t
 
CR2
;

870 
__IO
 
ut32_t
 
SMCR
;

871 
__IO
 
ut32_t
 
DIER
;

872 
__IO
 
ut32_t
 
SR
;

873 
__IO
 
ut32_t
 
EGR
;

874 
__IO
 
ut32_t
 
CCMR1
;

875 
__IO
 
ut32_t
 
CCMR2
;

876 
__IO
 
ut32_t
 
CCER
;

877 
__IO
 
ut32_t
 
CNT
;

878 
__IO
 
ut32_t
 
PSC
;

879 
__IO
 
ut32_t
 
ARR
;

880 
__IO
 
ut32_t
 
RCR
;

881 
__IO
 
ut32_t
 
CCR1
;

882 
__IO
 
ut32_t
 
CCR2
;

883 
__IO
 
ut32_t
 
CCR3
;

884 
__IO
 
ut32_t
 
CCR4
;

885 
__IO
 
ut32_t
 
BDTR
;

886 
__IO
 
ut32_t
 
DCR
;

887 
__IO
 
ut32_t
 
DMAR
;

888 
__IO
 
ut32_t
 
OR
;

889 } 
	tTIM_TyDef
;

897 
__IO
 
ut32_t
 
SR
;

898 
__IO
 
ut32_t
 
DR
;

899 
__IO
 
ut32_t
 
BRR
;

900 
__IO
 
ut32_t
 
CR1
;

901 
__IO
 
ut32_t
 
CR2
;

902 
__IO
 
ut32_t
 
CR3
;

903 
__IO
 
ut32_t
 
GTPR
;

904 } 
	tUSART_TyDef
;

912 
__IO
 
ut32_t
 
CR
;

913 
__IO
 
ut32_t
 
CFR
;

914 
__IO
 
ut32_t
 
SR
;

915 } 
	tWWDG_TyDef
;

924 
__IO
 
ut32_t
 
CR
;

925 
__IO
 
ut32_t
 
SR
;

926 
__IO
 
ut32_t
 
DR
;

927 } 
	tRNG_TyDef
;

935 
__IO
 
ut32_t
 
GOTGCTL
;

936 
__IO
 
ut32_t
 
GOTGINT
;

937 
__IO
 
ut32_t
 
GAHBCFG
;

938 
__IO
 
ut32_t
 
GUSBCFG
;

939 
__IO
 
ut32_t
 
GRSTCTL
;

940 
__IO
 
ut32_t
 
GINTSTS
;

941 
__IO
 
ut32_t
 
GINTMSK
;

942 
__IO
 
ut32_t
 
GRXSTSR
;

943 
__IO
 
ut32_t
 
GRXSTSP
;

944 
__IO
 
ut32_t
 
GRXFSIZ
;

945 
__IO
 
ut32_t
 
DIEPTXF0_HNPTXFSIZ
;

946 
__IO
 
ut32_t
 
HNPTXSTS
;

947 
ut32_t
 
Rerved30
[2];

948 
__IO
 
ut32_t
 
GCCFG
;

949 
__IO
 
ut32_t
 
CID
;

950 
ut32_t
 
Rerved40
[48];

951 
__IO
 
ut32_t
 
HPTXFSIZ
;

952 
__IO
 
ut32_t
 
DIEPTXF
[0x0F];

954 
	tUSB_OTG_GlobTyDef
;

962 
__IO
 
ut32_t
 
DCFG
;

963 
__IO
 
ut32_t
 
DCTL
;

964 
__IO
 
ut32_t
 
DSTS
;

965 
ut32_t
 
Rerved0C
;

966 
__IO
 
ut32_t
 
DIEPMSK
;

967 
__IO
 
ut32_t
 
DOEPMSK
;

968 
__IO
 
ut32_t
 
DAINT
;

969 
__IO
 
ut32_t
 
DAINTMSK
;

970 
ut32_t
 
Rerved20
;

971 
ut32_t
 
Rerved9
;

972 
__IO
 
ut32_t
 
DVBUSDIS
;

973 
__IO
 
ut32_t
 
DVBUSPULSE
;

974 
__IO
 
ut32_t
 
DTHRCTL
;

975 
__IO
 
ut32_t
 
DIEPEMPMSK
;

976 
__IO
 
ut32_t
 
DEACHINT
;

977 
__IO
 
ut32_t
 
DEACHMSK
;

978 
ut32_t
 
Rerved40
;

979 
__IO
 
ut32_t
 
DINEP1MSK
;

980 
ut32_t
 
Rerved44
[15];

981 
__IO
 
ut32_t
 
DOUTEP1MSK
;

983 
	tUSB_OTG_DeviTyDef
;

991 
__IO
 
ut32_t
 
DIEPCTL
;

992 
ut32_t
 
Rerved04
;

993 
__IO
 
ut32_t
 
DIEPINT
;

994 
ut32_t
 
Rerved0C
;

995 
__IO
 
ut32_t
 
DIEPTSIZ
;

996 
__IO
 
ut32_t
 
DIEPDMA
;

997 
__IO
 
ut32_t
 
DTXFSTS
;

998 
ut32_t
 
Rerved18
;

1000 
	tUSB_OTG_INEndpotTyDef
;

1008 
__IO
 
ut32_t
 
DOEPCTL
;

1009 
ut32_t
 
Rerved04
;

1010 
__IO
 
ut32_t
 
DOEPINT
;

1011 
ut32_t
 
Rerved0C
;

1012 
__IO
 
ut32_t
 
DOEPTSIZ
;

1013 
__IO
 
ut32_t
 
DOEPDMA
;

1014 
ut32_t
 
Rerved18
[2];

1016 
	tUSB_OTG_OUTEndpotTyDef
;

1024 
__IO
 
ut32_t
 
HCFG
;

1025 
__IO
 
ut32_t
 
HFIR
;

1026 
__IO
 
ut32_t
 
HFNUM
;

1027 
ut32_t
 
Rerved40C
;

1028 
__IO
 
ut32_t
 
HPTXSTS
;

1029 
__IO
 
ut32_t
 
HAINT
;

1030 
__IO
 
ut32_t
 
HAINTMSK
;

1032 
	tUSB_OTG_HoTyDef
;

1039 
__IO
 
ut32_t
 
HCCHAR
;

1040 
__IO
 
ut32_t
 
HCSPLT
;

1041 
__IO
 
ut32_t
 
HCINT
;

1042 
__IO
 
ut32_t
 
HCINTMSK
;

1043 
__IO
 
ut32_t
 
HCTSIZ
;

1044 
__IO
 
ut32_t
 
HCDMA
;

1045 
ut32_t
 
Rerved
[2];

1047 
	tUSB_OTG_HoChlTyDef
;

1055 
	#FLASH_BASE
 ((
ut32_t
)0x08000000

	)

1056 
	#CCMDATARAM_BASE
 ((
ut32_t
)0x10000000

	)

1057 
	#SRAM1_BASE
 ((
ut32_t
)0x20000000

	)

1058 
	#SRAM2_BASE
 ((
ut32_t
)0x2001C000

	)

1059 
	#SRAM3_BASE
 ((
ut32_t
)0x20020000

	)

1060 
	#PERIPH_BASE
 ((
ut32_t
)0x40000000

	)

1061 
	#BKPSRAM_BASE
 ((
ut32_t
)0x40024000

	)

1062 
	#FMC_R_BASE
 ((
ut32_t
)0xA0000000

	)

1063 
	#SRAM1_BB_BASE
 ((
ut32_t
)0x22000000

	)

1064 
	#SRAM2_BB_BASE
 ((
ut32_t
)0x22380000

	)

1065 
	#SRAM3_BB_BASE
 ((
ut32_t
)0x22400000

	)

1066 
	#PERIPH_BB_BASE
 ((
ut32_t
)0x42000000

	)

1067 
	#BKPSRAM_BB_BASE
 ((
ut32_t
)0x42480000

	)

1068 
	#FLASH_END
 ((
ut32_t
)0x081FFFFF

	)

1069 
	#CCMDATARAM_END
 ((
ut32_t
)0x1000FFFF

	)

1072 
	#SRAM_BASE
 
SRAM1_BASE


	)

1073 
	#SRAM_BB_BASE
 
SRAM1_BB_BASE


	)

1077 
	#APB1PERIPH_BASE
 
PERIPH_BASE


	)

1078 
	#APB2PERIPH_BASE
 (
PERIPH_BASE
 + 0x00010000)

	)

1079 
	#AHB1PERIPH_BASE
 (
PERIPH_BASE
 + 0x00020000)

	)

1080 
	#AHB2PERIPH_BASE
 (
PERIPH_BASE
 + 0x10000000)

	)

1083 
	#TIM2_BASE
 (
APB1PERIPH_BASE
 + 0x0000)

	)

1084 
	#TIM3_BASE
 (
APB1PERIPH_BASE
 + 0x0400)

	)

1085 
	#TIM4_BASE
 (
APB1PERIPH_BASE
 + 0x0800)

	)

1086 
	#TIM5_BASE
 (
APB1PERIPH_BASE
 + 0x0C00)

	)

1087 
	#TIM6_BASE
 (
APB1PERIPH_BASE
 + 0x1000)

	)

1088 
	#TIM7_BASE
 (
APB1PERIPH_BASE
 + 0x1400)

	)

1089 
	#TIM12_BASE
 (
APB1PERIPH_BASE
 + 0x1800)

	)

1090 
	#TIM13_BASE
 (
APB1PERIPH_BASE
 + 0x1C00)

	)

1091 
	#TIM14_BASE
 (
APB1PERIPH_BASE
 + 0x2000)

	)

1092 
	#RTC_BASE
 (
APB1PERIPH_BASE
 + 0x2800)

	)

1093 
	#WWDG_BASE
 (
APB1PERIPH_BASE
 + 0x2C00)

	)

1094 
	#IWDG_BASE
 (
APB1PERIPH_BASE
 + 0x3000)

	)

1095 
	#I2S2ext_BASE
 (
APB1PERIPH_BASE
 + 0x3400)

	)

1096 
	#SPI2_BASE
 (
APB1PERIPH_BASE
 + 0x3800)

	)

1097 
	#SPI3_BASE
 (
APB1PERIPH_BASE
 + 0x3C00)

	)

1098 
	#I2S3ext_BASE
 (
APB1PERIPH_BASE
 + 0x4000)

	)

1099 
	#USART2_BASE
 (
APB1PERIPH_BASE
 + 0x4400)

	)

1100 
	#USART3_BASE
 (
APB1PERIPH_BASE
 + 0x4800)

	)

1101 
	#UART4_BASE
 (
APB1PERIPH_BASE
 + 0x4C00)

	)

1102 
	#UART5_BASE
 (
APB1PERIPH_BASE
 + 0x5000)

	)

1103 
	#I2C1_BASE
 (
APB1PERIPH_BASE
 + 0x5400)

	)

1104 
	#I2C2_BASE
 (
APB1PERIPH_BASE
 + 0x5800)

	)

1105 
	#I2C3_BASE
 (
APB1PERIPH_BASE
 + 0x5C00)

	)

1106 
	#CAN1_BASE
 (
APB1PERIPH_BASE
 + 0x6400)

	)

1107 
	#CAN2_BASE
 (
APB1PERIPH_BASE
 + 0x6800)

	)

1108 
	#PWR_BASE
 (
APB1PERIPH_BASE
 + 0x7000)

	)

1109 
	#DAC_BASE
 (
APB1PERIPH_BASE
 + 0x7400)

	)

1110 
	#UART7_BASE
 (
APB1PERIPH_BASE
 + 0x7800)

	)

1111 
	#UART8_BASE
 (
APB1PERIPH_BASE
 + 0x7C00)

	)

1114 
	#TIM1_BASE
 (
APB2PERIPH_BASE
 + 0x0000)

	)

1115 
	#TIM8_BASE
 (
APB2PERIPH_BASE
 + 0x0400)

	)

1116 
	#USART1_BASE
 (
APB2PERIPH_BASE
 + 0x1000)

	)

1117 
	#USART6_BASE
 (
APB2PERIPH_BASE
 + 0x1400)

	)

1118 
	#ADC1_BASE
 (
APB2PERIPH_BASE
 + 0x2000)

	)

1119 
	#ADC2_BASE
 (
APB2PERIPH_BASE
 + 0x2100)

	)

1120 
	#ADC3_BASE
 (
APB2PERIPH_BASE
 + 0x2200)

	)

1121 
	#ADC_BASE
 (
APB2PERIPH_BASE
 + 0x2300)

	)

1122 
	#SDIO_BASE
 (
APB2PERIPH_BASE
 + 0x2C00)

	)

1123 
	#SPI1_BASE
 (
APB2PERIPH_BASE
 + 0x3000)

	)

1124 
	#SPI4_BASE
 (
APB2PERIPH_BASE
 + 0x3400)

	)

1125 
	#SYSCFG_BASE
 (
APB2PERIPH_BASE
 + 0x3800)

	)

1126 
	#EXTI_BASE
 (
APB2PERIPH_BASE
 + 0x3C00)

	)

1127 
	#TIM9_BASE
 (
APB2PERIPH_BASE
 + 0x4000)

	)

1128 
	#TIM10_BASE
 (
APB2PERIPH_BASE
 + 0x4400)

	)

1129 
	#TIM11_BASE
 (
APB2PERIPH_BASE
 + 0x4800)

	)

1130 
	#SPI5_BASE
 (
APB2PERIPH_BASE
 + 0x5000)

	)

1131 
	#SPI6_BASE
 (
APB2PERIPH_BASE
 + 0x5400)

	)

1132 
	#SAI1_BASE
 (
APB2PERIPH_BASE
 + 0x5800)

	)

1133 
	#SAI1_Block_A_BASE
 (
SAI1_BASE
 + 0x004)

	)

1134 
	#SAI1_Block_B_BASE
 (
SAI1_BASE
 + 0x024)

	)

1135 
	#LTDC_BASE
 (
APB2PERIPH_BASE
 + 0x6800)

	)

1136 
	#LTDC_Lay1_BASE
 (
LTDC_BASE
 + 0x84)

	)

1137 
	#LTDC_Lay2_BASE
 (
LTDC_BASE
 + 0x104)

	)

1140 
	#GPIOA_BASE
 (
AHB1PERIPH_BASE
 + 0x0000)

	)

1141 
	#GPIOB_BASE
 (
AHB1PERIPH_BASE
 + 0x0400)

	)

1142 
	#GPIOC_BASE
 (
AHB1PERIPH_BASE
 + 0x0800)

	)

1143 
	#GPIOD_BASE
 (
AHB1PERIPH_BASE
 + 0x0C00)

	)

1144 
	#GPIOE_BASE
 (
AHB1PERIPH_BASE
 + 0x1000)

	)

1145 
	#GPIOF_BASE
 (
AHB1PERIPH_BASE
 + 0x1400)

	)

1146 
	#GPIOG_BASE
 (
AHB1PERIPH_BASE
 + 0x1800)

	)

1147 
	#GPIOH_BASE
 (
AHB1PERIPH_BASE
 + 0x1C00)

	)

1148 
	#GPIOI_BASE
 (
AHB1PERIPH_BASE
 + 0x2000)

	)

1149 
	#GPIOJ_BASE
 (
AHB1PERIPH_BASE
 + 0x2400)

	)

1150 
	#GPIOK_BASE
 (
AHB1PERIPH_BASE
 + 0x2800)

	)

1151 
	#CRC_BASE
 (
AHB1PERIPH_BASE
 + 0x3000)

	)

1152 
	#RCC_BASE
 (
AHB1PERIPH_BASE
 + 0x3800)

	)

1153 
	#FLASH_R_BASE
 (
AHB1PERIPH_BASE
 + 0x3C00)

	)

1154 
	#DMA1_BASE
 (
AHB1PERIPH_BASE
 + 0x6000)

	)

1155 
	#DMA1_Sm0_BASE
 (
DMA1_BASE
 + 0x010)

	)

1156 
	#DMA1_Sm1_BASE
 (
DMA1_BASE
 + 0x028)

	)

1157 
	#DMA1_Sm2_BASE
 (
DMA1_BASE
 + 0x040)

	)

1158 
	#DMA1_Sm3_BASE
 (
DMA1_BASE
 + 0x058)

	)

1159 
	#DMA1_Sm4_BASE
 (
DMA1_BASE
 + 0x070)

	)

1160 
	#DMA1_Sm5_BASE
 (
DMA1_BASE
 + 0x088)

	)

1161 
	#DMA1_Sm6_BASE
 (
DMA1_BASE
 + 0x0A0)

	)

1162 
	#DMA1_Sm7_BASE
 (
DMA1_BASE
 + 0x0B8)

	)

1163 
	#DMA2_BASE
 (
AHB1PERIPH_BASE
 + 0x6400)

	)

1164 
	#DMA2_Sm0_BASE
 (
DMA2_BASE
 + 0x010)

	)

1165 
	#DMA2_Sm1_BASE
 (
DMA2_BASE
 + 0x028)

	)

1166 
	#DMA2_Sm2_BASE
 (
DMA2_BASE
 + 0x040)

	)

1167 
	#DMA2_Sm3_BASE
 (
DMA2_BASE
 + 0x058)

	)

1168 
	#DMA2_Sm4_BASE
 (
DMA2_BASE
 + 0x070)

	)

1169 
	#DMA2_Sm5_BASE
 (
DMA2_BASE
 + 0x088)

	)

1170 
	#DMA2_Sm6_BASE
 (
DMA2_BASE
 + 0x0A0)

	)

1171 
	#DMA2_Sm7_BASE
 (
DMA2_BASE
 + 0x0B8)

	)

1172 
	#ETH_BASE
 (
AHB1PERIPH_BASE
 + 0x8000)

	)

1173 
	#ETH_MAC_BASE
 (
ETH_BASE
)

	)

1174 
	#ETH_MMC_BASE
 (
ETH_BASE
 + 0x0100)

	)

1175 
	#ETH_PTP_BASE
 (
ETH_BASE
 + 0x0700)

	)

1176 
	#ETH_DMA_BASE
 (
ETH_BASE
 + 0x1000)

	)

1177 
	#DMA2D_BASE
 (
AHB1PERIPH_BASE
 + 0xB000)

	)

1180 
	#DCMI_BASE
 (
AHB2PERIPH_BASE
 + 0x50000)

	)

1181 
	#RNG_BASE
 (
AHB2PERIPH_BASE
 + 0x60800)

	)

1184 
	#FMC_Bk1_R_BASE
 (
FMC_R_BASE
 + 0x0000)

	)

1185 
	#FMC_Bk1E_R_BASE
 (
FMC_R_BASE
 + 0x0104)

	)

1186 
	#FMC_Bk2_3_R_BASE
 (
FMC_R_BASE
 + 0x0060)

	)

1187 
	#FMC_Bk4_R_BASE
 (
FMC_R_BASE
 + 0x00A0)

	)

1188 
	#FMC_Bk5_6_R_BASE
 (
FMC_R_BASE
 + 0x0140)

	)

1191 
	#DBGMCU_BASE
 ((
ut32_t
 )0xE0042000)

	)

1194 
	#USB_OTG_HS_PERIPH_BASE
 ((
ut32_t
 )0x40040000)

	)

1195 
	#USB_OTG_FS_PERIPH_BASE
 ((
ut32_t
 )0x50000000)

	)

1197 
	#USB_OTG_GLOBAL_BASE
 ((
ut32_t
 )0x000)

	)

1198 
	#USB_OTG_DEVICE_BASE
 ((
ut32_t
 )0x800)

	)

1199 
	#USB_OTG_IN_ENDPOINT_BASE
 ((
ut32_t
 )0x900)

	)

1200 
	#USB_OTG_OUT_ENDPOINT_BASE
 ((
ut32_t
 )0xB00)

	)

1201 
	#USB_OTG_EP_REG_SIZE
 ((
ut32_t
 )0x20)

	)

1202 
	#USB_OTG_HOST_BASE
 ((
ut32_t
 )0x400)

	)

1203 
	#USB_OTG_HOST_PORT_BASE
 ((
ut32_t
 )0x440)

	)

1204 
	#USB_OTG_HOST_CHANNEL_BASE
 ((
ut32_t
 )0x500)

	)

1205 
	#USB_OTG_HOST_CHANNEL_SIZE
 ((
ut32_t
 )0x20)

	)

1206 
	#USB_OTG_PCGCCTL_BASE
 ((
ut32_t
 )0xE00)

	)

1207 
	#USB_OTG_FIFO_BASE
 ((
ut32_t
 )0x1000)

	)

1208 
	#USB_OTG_FIFO_SIZE
 ((
ut32_t
 )0x1000)

	)

1217 
	#TIM2
 ((
TIM_TyDef
 *
TIM2_BASE
)

	)

1218 
	#TIM3
 ((
TIM_TyDef
 *
TIM3_BASE
)

	)

1219 
	#TIM4
 ((
TIM_TyDef
 *
TIM4_BASE
)

	)

1220 
	#TIM5
 ((
TIM_TyDef
 *
TIM5_BASE
)

	)

1221 
	#TIM6
 ((
TIM_TyDef
 *
TIM6_BASE
)

	)

1222 
	#TIM7
 ((
TIM_TyDef
 *
TIM7_BASE
)

	)

1223 
	#TIM12
 ((
TIM_TyDef
 *
TIM12_BASE
)

	)

1224 
	#TIM13
 ((
TIM_TyDef
 *
TIM13_BASE
)

	)

1225 
	#TIM14
 ((
TIM_TyDef
 *
TIM14_BASE
)

	)

1226 
	#RTC
 ((
RTC_TyDef
 *
RTC_BASE
)

	)

1227 
	#WWDG
 ((
WWDG_TyDef
 *
WWDG_BASE
)

	)

1228 
	#IWDG
 ((
IWDG_TyDef
 *
IWDG_BASE
)

	)

1229 
	#I2S2ext
 ((
SPI_TyDef
 *
I2S2ext_BASE
)

	)

1230 
	#SPI2
 ((
SPI_TyDef
 *
SPI2_BASE
)

	)

1231 
	#SPI3
 ((
SPI_TyDef
 *
SPI3_BASE
)

	)

1232 
	#I2S3ext
 ((
SPI_TyDef
 *
I2S3ext_BASE
)

	)

1233 
	#USART2
 ((
USART_TyDef
 *
USART2_BASE
)

	)

1234 
	#USART3
 ((
USART_TyDef
 *
USART3_BASE
)

	)

1235 
	#UART4
 ((
USART_TyDef
 *
UART4_BASE
)

	)

1236 
	#UART5
 ((
USART_TyDef
 *
UART5_BASE
)

	)

1237 
	#I2C1
 ((
I2C_TyDef
 *
I2C1_BASE
)

	)

1238 
	#I2C2
 ((
I2C_TyDef
 *
I2C2_BASE
)

	)

1239 
	#I2C3
 ((
I2C_TyDef
 *
I2C3_BASE
)

	)

1240 
	#CAN1
 ((
CAN_TyDef
 *
CAN1_BASE
)

	)

1241 
	#CAN2
 ((
CAN_TyDef
 *
CAN2_BASE
)

	)

1242 
	#PWR
 ((
PWR_TyDef
 *
PWR_BASE
)

	)

1243 
	#DAC
 ((
DAC_TyDef
 *
DAC_BASE
)

	)

1244 
	#UART7
 ((
USART_TyDef
 *
UART7_BASE
)

	)

1245 
	#UART8
 ((
USART_TyDef
 *
UART8_BASE
)

	)

1246 
	#TIM1
 ((
TIM_TyDef
 *
TIM1_BASE
)

	)

1247 
	#TIM8
 ((
TIM_TyDef
 *
TIM8_BASE
)

	)

1248 
	#USART1
 ((
USART_TyDef
 *
USART1_BASE
)

	)

1249 
	#USART6
 ((
USART_TyDef
 *
USART6_BASE
)

	)

1250 
	#ADC
 ((
ADC_Comm_TyDef
 *
ADC_BASE
)

	)

1251 
	#ADC1
 ((
ADC_TyDef
 *
ADC1_BASE
)

	)

1252 
	#ADC2
 ((
ADC_TyDef
 *
ADC2_BASE
)

	)

1253 
	#ADC3
 ((
ADC_TyDef
 *
ADC3_BASE
)

	)

1254 
	#SDIO
 ((
SDIO_TyDef
 *
SDIO_BASE
)

	)

1255 
	#SPI1
 ((
SPI_TyDef
 *
SPI1_BASE
)

	)

1256 
	#SPI4
 ((
SPI_TyDef
 *
SPI4_BASE
)

	)

1257 
	#SYSCFG
 ((
SYSCFG_TyDef
 *
SYSCFG_BASE
)

	)

1258 
	#EXTI
 ((
EXTI_TyDef
 *
EXTI_BASE
)

	)

1259 
	#TIM9
 ((
TIM_TyDef
 *
TIM9_BASE
)

	)

1260 
	#TIM10
 ((
TIM_TyDef
 *
TIM10_BASE
)

	)

1261 
	#TIM11
 ((
TIM_TyDef
 *
TIM11_BASE
)

	)

1262 
	#SPI5
 ((
SPI_TyDef
 *
SPI5_BASE
)

	)

1263 
	#SPI6
 ((
SPI_TyDef
 *
SPI6_BASE
)

	)

1264 
	#SAI1
 ((
SAI_TyDef
 *
SAI1_BASE
)

	)

1265 
	#SAI1_Block_A
 ((
SAI_Block_TyDef
 *)
SAI1_Block_A_BASE
)

	)

1266 
	#SAI1_Block_B
 ((
SAI_Block_TyDef
 *)
SAI1_Block_B_BASE
)

	)

1267 
	#LTDC
 ((
LTDC_TyDef
 *)
LTDC_BASE
)

	)

1268 
	#LTDC_Lay1
 ((
LTDC_Lay_TyDef
 *)
LTDC_Lay1_BASE
)

	)

1269 
	#LTDC_Lay2
 ((
LTDC_Lay_TyDef
 *)
LTDC_Lay2_BASE
)

	)

1271 
	#GPIOA
 ((
GPIO_TyDef
 *
GPIOA_BASE
)

	)

1272 
	#GPIOB
 ((
GPIO_TyDef
 *
GPIOB_BASE
)

	)

1273 
	#GPIOC
 ((
GPIO_TyDef
 *
GPIOC_BASE
)

	)

1274 
	#GPIOD
 ((
GPIO_TyDef
 *
GPIOD_BASE
)

	)

1275 
	#GPIOE
 ((
GPIO_TyDef
 *
GPIOE_BASE
)

	)

1276 
	#GPIOF
 ((
GPIO_TyDef
 *
GPIOF_BASE
)

	)

1277 
	#GPIOG
 ((
GPIO_TyDef
 *
GPIOG_BASE
)

	)

1278 
	#GPIOH
 ((
GPIO_TyDef
 *
GPIOH_BASE
)

	)

1279 
	#GPIOI
 ((
GPIO_TyDef
 *
GPIOI_BASE
)

	)

1280 
	#GPIOJ
 ((
GPIO_TyDef
 *
GPIOJ_BASE
)

	)

1281 
	#GPIOK
 ((
GPIO_TyDef
 *
GPIOK_BASE
)

	)

1282 
	#CRC
 ((
CRC_TyDef
 *
CRC_BASE
)

	)

1283 
	#RCC
 ((
RCC_TyDef
 *
RCC_BASE
)

	)

1284 
	#FLASH
 ((
FLASH_TyDef
 *
FLASH_R_BASE
)

	)

1285 
	#DMA1
 ((
DMA_TyDef
 *
DMA1_BASE
)

	)

1286 
	#DMA1_Sm0
 ((
DMA_Sm_TyDef
 *
DMA1_Sm0_BASE
)

	)

1287 
	#DMA1_Sm1
 ((
DMA_Sm_TyDef
 *
DMA1_Sm1_BASE
)

	)

1288 
	#DMA1_Sm2
 ((
DMA_Sm_TyDef
 *
DMA1_Sm2_BASE
)

	)

1289 
	#DMA1_Sm3
 ((
DMA_Sm_TyDef
 *
DMA1_Sm3_BASE
)

	)

1290 
	#DMA1_Sm4
 ((
DMA_Sm_TyDef
 *
DMA1_Sm4_BASE
)

	)

1291 
	#DMA1_Sm5
 ((
DMA_Sm_TyDef
 *
DMA1_Sm5_BASE
)

	)

1292 
	#DMA1_Sm6
 ((
DMA_Sm_TyDef
 *
DMA1_Sm6_BASE
)

	)

1293 
	#DMA1_Sm7
 ((
DMA_Sm_TyDef
 *
DMA1_Sm7_BASE
)

	)

1294 
	#DMA2
 ((
DMA_TyDef
 *
DMA2_BASE
)

	)

1295 
	#DMA2_Sm0
 ((
DMA_Sm_TyDef
 *
DMA2_Sm0_BASE
)

	)

1296 
	#DMA2_Sm1
 ((
DMA_Sm_TyDef
 *
DMA2_Sm1_BASE
)

	)

1297 
	#DMA2_Sm2
 ((
DMA_Sm_TyDef
 *
DMA2_Sm2_BASE
)

	)

1298 
	#DMA2_Sm3
 ((
DMA_Sm_TyDef
 *
DMA2_Sm3_BASE
)

	)

1299 
	#DMA2_Sm4
 ((
DMA_Sm_TyDef
 *
DMA2_Sm4_BASE
)

	)

1300 
	#DMA2_Sm5
 ((
DMA_Sm_TyDef
 *
DMA2_Sm5_BASE
)

	)

1301 
	#DMA2_Sm6
 ((
DMA_Sm_TyDef
 *
DMA2_Sm6_BASE
)

	)

1302 
	#DMA2_Sm7
 ((
DMA_Sm_TyDef
 *
DMA2_Sm7_BASE
)

	)

1303 
	#ETH
 ((
ETH_TyDef
 *
ETH_BASE
)

	)

1304 
	#DMA2D
 ((
DMA2D_TyDef
 *)
DMA2D_BASE
)

	)

1305 
	#DCMI
 ((
DCMI_TyDef
 *
DCMI_BASE
)

	)

1306 
	#RNG
 ((
RNG_TyDef
 *
RNG_BASE
)

	)

1307 
	#FMC_Bk1
 ((
FMC_Bk1_TyDef
 *
FMC_Bk1_R_BASE
)

	)

1308 
	#FMC_Bk1E
 ((
FMC_Bk1E_TyDef
 *
FMC_Bk1E_R_BASE
)

	)

1309 
	#FMC_Bk2_3
 ((
FMC_Bk2_3_TyDef
 *
FMC_Bk2_3_R_BASE
)

	)

1310 
	#FMC_Bk4
 ((
FMC_Bk4_TyDef
 *
FMC_Bk4_R_BASE
)

	)

1311 
	#FMC_Bk5_6
 ((
FMC_Bk5_6_TyDef
 *
FMC_Bk5_6_R_BASE
)

	)

1313 
	#DBGMCU
 ((
DBGMCU_TyDef
 *
DBGMCU_BASE
)

	)

1315 
	#USB_OTG_FS
 ((
USB_OTG_GlobTyDef
 *
USB_OTG_FS_PERIPH_BASE
)

	)

1316 
	#USB_OTG_HS
 ((
USB_OTG_GlobTyDef
 *
USB_OTG_HS_PERIPH_BASE
)

	)

1340 
	#ADC_SR_AWD
 ((
ut32_t
)0x00000001

	)

1341 
	#ADC_SR_EOC
 ((
ut32_t
)0x00000002

	)

1342 
	#ADC_SR_JEOC
 ((
ut32_t
)0x00000004

	)

1343 
	#ADC_SR_JSTRT
 ((
ut32_t
)0x00000008

	)

1344 
	#ADC_SR_STRT
 ((
ut32_t
)0x00000010

	)

1345 
	#ADC_SR_OVR
 ((
ut32_t
)0x00000020

	)

1348 
	#ADC_CR1_AWDCH
 ((
ut32_t
)0x0000001F

	)

1349 
	#ADC_CR1_AWDCH_0
 ((
ut32_t
)0x00000001

	)

1350 
	#ADC_CR1_AWDCH_1
 ((
ut32_t
)0x00000002

	)

1351 
	#ADC_CR1_AWDCH_2
 ((
ut32_t
)0x00000004

	)

1352 
	#ADC_CR1_AWDCH_3
 ((
ut32_t
)0x00000008

	)

1353 
	#ADC_CR1_AWDCH_4
 ((
ut32_t
)0x00000010

	)

1354 
	#ADC_CR1_EOCIE
 ((
ut32_t
)0x00000020

	)

1355 
	#ADC_CR1_AWDIE
 ((
ut32_t
)0x00000040

	)

1356 
	#ADC_CR1_JEOCIE
 ((
ut32_t
)0x00000080

	)

1357 
	#ADC_CR1_SCAN
 ((
ut32_t
)0x00000100

	)

1358 
	#ADC_CR1_AWDSGL
 ((
ut32_t
)0x00000200

	)

1359 
	#ADC_CR1_JAUTO
 ((
ut32_t
)0x00000400

	)

1360 
	#ADC_CR1_DISCEN
 ((
ut32_t
)0x00000800

	)

1361 
	#ADC_CR1_JDISCEN
 ((
ut32_t
)0x00001000

	)

1362 
	#ADC_CR1_DISCNUM
 ((
ut32_t
)0x0000E000

	)

1363 
	#ADC_CR1_DISCNUM_0
 ((
ut32_t
)0x00002000

	)

1364 
	#ADC_CR1_DISCNUM_1
 ((
ut32_t
)0x00004000

	)

1365 
	#ADC_CR1_DISCNUM_2
 ((
ut32_t
)0x00008000

	)

1366 
	#ADC_CR1_JAWDEN
 ((
ut32_t
)0x00400000

	)

1367 
	#ADC_CR1_AWDEN
 ((
ut32_t
)0x00800000

	)

1368 
	#ADC_CR1_RES
 ((
ut32_t
)0x03000000

	)

1369 
	#ADC_CR1_RES_0
 ((
ut32_t
)0x01000000

	)

1370 
	#ADC_CR1_RES_1
 ((
ut32_t
)0x02000000

	)

1371 
	#ADC_CR1_OVRIE
 ((
ut32_t
)0x04000000

	)

1374 
	#ADC_CR2_ADON
 ((
ut32_t
)0x00000001

	)

1375 
	#ADC_CR2_CONT
 ((
ut32_t
)0x00000002

	)

1376 
	#ADC_CR2_DMA
 ((
ut32_t
)0x00000100

	)

1377 
	#ADC_CR2_DDS
 ((
ut32_t
)0x00000200

	)

1378 
	#ADC_CR2_EOCS
 ((
ut32_t
)0x00000400

	)

1379 
	#ADC_CR2_ALIGN
 ((
ut32_t
)0x00000800

	)

1380 
	#ADC_CR2_JEXTSEL
 ((
ut32_t
)0x000F0000

	)

1381 
	#ADC_CR2_JEXTSEL_0
 ((
ut32_t
)0x00010000

	)

1382 
	#ADC_CR2_JEXTSEL_1
 ((
ut32_t
)0x00020000

	)

1383 
	#ADC_CR2_JEXTSEL_2
 ((
ut32_t
)0x00040000

	)

1384 
	#ADC_CR2_JEXTSEL_3
 ((
ut32_t
)0x00080000

	)

1385 
	#ADC_CR2_JEXTEN
 ((
ut32_t
)0x00300000

	)

1386 
	#ADC_CR2_JEXTEN_0
 ((
ut32_t
)0x00100000

	)

1387 
	#ADC_CR2_JEXTEN_1
 ((
ut32_t
)0x00200000

	)

1388 
	#ADC_CR2_JSWSTART
 ((
ut32_t
)0x00400000

	)

1389 
	#ADC_CR2_EXTSEL
 ((
ut32_t
)0x0F000000

	)

1390 
	#ADC_CR2_EXTSEL_0
 ((
ut32_t
)0x01000000

	)

1391 
	#ADC_CR2_EXTSEL_1
 ((
ut32_t
)0x02000000

	)

1392 
	#ADC_CR2_EXTSEL_2
 ((
ut32_t
)0x04000000

	)

1393 
	#ADC_CR2_EXTSEL_3
 ((
ut32_t
)0x08000000

	)

1394 
	#ADC_CR2_EXTEN
 ((
ut32_t
)0x30000000

	)

1395 
	#ADC_CR2_EXTEN_0
 ((
ut32_t
)0x10000000

	)

1396 
	#ADC_CR2_EXTEN_1
 ((
ut32_t
)0x20000000

	)

1397 
	#ADC_CR2_SWSTART
 ((
ut32_t
)0x40000000

	)

1400 
	#ADC_SMPR1_SMP10
 ((
ut32_t
)0x00000007

	)

1401 
	#ADC_SMPR1_SMP10_0
 ((
ut32_t
)0x00000001

	)

1402 
	#ADC_SMPR1_SMP10_1
 ((
ut32_t
)0x00000002

	)

1403 
	#ADC_SMPR1_SMP10_2
 ((
ut32_t
)0x00000004

	)

1404 
	#ADC_SMPR1_SMP11
 ((
ut32_t
)0x00000038

	)

1405 
	#ADC_SMPR1_SMP11_0
 ((
ut32_t
)0x00000008

	)

1406 
	#ADC_SMPR1_SMP11_1
 ((
ut32_t
)0x00000010

	)

1407 
	#ADC_SMPR1_SMP11_2
 ((
ut32_t
)0x00000020

	)

1408 
	#ADC_SMPR1_SMP12
 ((
ut32_t
)0x000001C0

	)

1409 
	#ADC_SMPR1_SMP12_0
 ((
ut32_t
)0x00000040

	)

1410 
	#ADC_SMPR1_SMP12_1
 ((
ut32_t
)0x00000080

	)

1411 
	#ADC_SMPR1_SMP12_2
 ((
ut32_t
)0x00000100

	)

1412 
	#ADC_SMPR1_SMP13
 ((
ut32_t
)0x00000E00

	)

1413 
	#ADC_SMPR1_SMP13_0
 ((
ut32_t
)0x00000200

	)

1414 
	#ADC_SMPR1_SMP13_1
 ((
ut32_t
)0x00000400

	)

1415 
	#ADC_SMPR1_SMP13_2
 ((
ut32_t
)0x00000800

	)

1416 
	#ADC_SMPR1_SMP14
 ((
ut32_t
)0x00007000

	)

1417 
	#ADC_SMPR1_SMP14_0
 ((
ut32_t
)0x00001000

	)

1418 
	#ADC_SMPR1_SMP14_1
 ((
ut32_t
)0x00002000

	)

1419 
	#ADC_SMPR1_SMP14_2
 ((
ut32_t
)0x00004000

	)

1420 
	#ADC_SMPR1_SMP15
 ((
ut32_t
)0x00038000

	)

1421 
	#ADC_SMPR1_SMP15_0
 ((
ut32_t
)0x00008000

	)

1422 
	#ADC_SMPR1_SMP15_1
 ((
ut32_t
)0x00010000

	)

1423 
	#ADC_SMPR1_SMP15_2
 ((
ut32_t
)0x00020000

	)

1424 
	#ADC_SMPR1_SMP16
 ((
ut32_t
)0x001C0000

	)

1425 
	#ADC_SMPR1_SMP16_0
 ((
ut32_t
)0x00040000

	)

1426 
	#ADC_SMPR1_SMP16_1
 ((
ut32_t
)0x00080000

	)

1427 
	#ADC_SMPR1_SMP16_2
 ((
ut32_t
)0x00100000

	)

1428 
	#ADC_SMPR1_SMP17
 ((
ut32_t
)0x00E00000

	)

1429 
	#ADC_SMPR1_SMP17_0
 ((
ut32_t
)0x00200000

	)

1430 
	#ADC_SMPR1_SMP17_1
 ((
ut32_t
)0x00400000

	)

1431 
	#ADC_SMPR1_SMP17_2
 ((
ut32_t
)0x00800000

	)

1432 
	#ADC_SMPR1_SMP18
 ((
ut32_t
)0x07000000

	)

1433 
	#ADC_SMPR1_SMP18_0
 ((
ut32_t
)0x01000000

	)

1434 
	#ADC_SMPR1_SMP18_1
 ((
ut32_t
)0x02000000

	)

1435 
	#ADC_SMPR1_SMP18_2
 ((
ut32_t
)0x04000000

	)

1438 
	#ADC_SMPR2_SMP0
 ((
ut32_t
)0x00000007

	)

1439 
	#ADC_SMPR2_SMP0_0
 ((
ut32_t
)0x00000001

	)

1440 
	#ADC_SMPR2_SMP0_1
 ((
ut32_t
)0x00000002

	)

1441 
	#ADC_SMPR2_SMP0_2
 ((
ut32_t
)0x00000004

	)

1442 
	#ADC_SMPR2_SMP1
 ((
ut32_t
)0x00000038

	)

1443 
	#ADC_SMPR2_SMP1_0
 ((
ut32_t
)0x00000008

	)

1444 
	#ADC_SMPR2_SMP1_1
 ((
ut32_t
)0x00000010

	)

1445 
	#ADC_SMPR2_SMP1_2
 ((
ut32_t
)0x00000020

	)

1446 
	#ADC_SMPR2_SMP2
 ((
ut32_t
)0x000001C0

	)

1447 
	#ADC_SMPR2_SMP2_0
 ((
ut32_t
)0x00000040

	)

1448 
	#ADC_SMPR2_SMP2_1
 ((
ut32_t
)0x00000080

	)

1449 
	#ADC_SMPR2_SMP2_2
 ((
ut32_t
)0x00000100

	)

1450 
	#ADC_SMPR2_SMP3
 ((
ut32_t
)0x00000E00

	)

1451 
	#ADC_SMPR2_SMP3_0
 ((
ut32_t
)0x00000200

	)

1452 
	#ADC_SMPR2_SMP3_1
 ((
ut32_t
)0x00000400

	)

1453 
	#ADC_SMPR2_SMP3_2
 ((
ut32_t
)0x00000800

	)

1454 
	#ADC_SMPR2_SMP4
 ((
ut32_t
)0x00007000

	)

1455 
	#ADC_SMPR2_SMP4_0
 ((
ut32_t
)0x00001000

	)

1456 
	#ADC_SMPR2_SMP4_1
 ((
ut32_t
)0x00002000

	)

1457 
	#ADC_SMPR2_SMP4_2
 ((
ut32_t
)0x00004000

	)

1458 
	#ADC_SMPR2_SMP5
 ((
ut32_t
)0x00038000

	)

1459 
	#ADC_SMPR2_SMP5_0
 ((
ut32_t
)0x00008000

	)

1460 
	#ADC_SMPR2_SMP5_1
 ((
ut32_t
)0x00010000

	)

1461 
	#ADC_SMPR2_SMP5_2
 ((
ut32_t
)0x00020000

	)

1462 
	#ADC_SMPR2_SMP6
 ((
ut32_t
)0x001C0000

	)

1463 
	#ADC_SMPR2_SMP6_0
 ((
ut32_t
)0x00040000

	)

1464 
	#ADC_SMPR2_SMP6_1
 ((
ut32_t
)0x00080000

	)

1465 
	#ADC_SMPR2_SMP6_2
 ((
ut32_t
)0x00100000

	)

1466 
	#ADC_SMPR2_SMP7
 ((
ut32_t
)0x00E00000

	)

1467 
	#ADC_SMPR2_SMP7_0
 ((
ut32_t
)0x00200000

	)

1468 
	#ADC_SMPR2_SMP7_1
 ((
ut32_t
)0x00400000

	)

1469 
	#ADC_SMPR2_SMP7_2
 ((
ut32_t
)0x00800000

	)

1470 
	#ADC_SMPR2_SMP8
 ((
ut32_t
)0x07000000

	)

1471 
	#ADC_SMPR2_SMP8_0
 ((
ut32_t
)0x01000000

	)

1472 
	#ADC_SMPR2_SMP8_1
 ((
ut32_t
)0x02000000

	)

1473 
	#ADC_SMPR2_SMP8_2
 ((
ut32_t
)0x04000000

	)

1474 
	#ADC_SMPR2_SMP9
 ((
ut32_t
)0x38000000

	)

1475 
	#ADC_SMPR2_SMP9_0
 ((
ut32_t
)0x08000000

	)

1476 
	#ADC_SMPR2_SMP9_1
 ((
ut32_t
)0x10000000

	)

1477 
	#ADC_SMPR2_SMP9_2
 ((
ut32_t
)0x20000000

	)

1480 
	#ADC_JOFR1_JOFFSET1
 ((
ut32_t
)0x0FFF

	)

1483 
	#ADC_JOFR2_JOFFSET2
 ((
ut32_t
)0x0FFF

	)

1486 
	#ADC_JOFR3_JOFFSET3
 ((
ut32_t
)0x0FFF

	)

1489 
	#ADC_JOFR4_JOFFSET4
 ((
ut32_t
)0x0FFF

	)

1492 
	#ADC_HTR_HT
 ((
ut32_t
)0x0FFF

	)

1495 
	#ADC_LTR_LT
 ((
ut32_t
)0x0FFF

	)

1498 
	#ADC_SQR1_SQ13
 ((
ut32_t
)0x0000001F

	)

1499 
	#ADC_SQR1_SQ13_0
 ((
ut32_t
)0x00000001

	)

1500 
	#ADC_SQR1_SQ13_1
 ((
ut32_t
)0x00000002

	)

1501 
	#ADC_SQR1_SQ13_2
 ((
ut32_t
)0x00000004

	)

1502 
	#ADC_SQR1_SQ13_3
 ((
ut32_t
)0x00000008

	)

1503 
	#ADC_SQR1_SQ13_4
 ((
ut32_t
)0x00000010

	)

1504 
	#ADC_SQR1_SQ14
 ((
ut32_t
)0x000003E0

	)

1505 
	#ADC_SQR1_SQ14_0
 ((
ut32_t
)0x00000020

	)

1506 
	#ADC_SQR1_SQ14_1
 ((
ut32_t
)0x00000040

	)

1507 
	#ADC_SQR1_SQ14_2
 ((
ut32_t
)0x00000080

	)

1508 
	#ADC_SQR1_SQ14_3
 ((
ut32_t
)0x00000100

	)

1509 
	#ADC_SQR1_SQ14_4
 ((
ut32_t
)0x00000200

	)

1510 
	#ADC_SQR1_SQ15
 ((
ut32_t
)0x00007C00

	)

1511 
	#ADC_SQR1_SQ15_0
 ((
ut32_t
)0x00000400

	)

1512 
	#ADC_SQR1_SQ15_1
 ((
ut32_t
)0x00000800

	)

1513 
	#ADC_SQR1_SQ15_2
 ((
ut32_t
)0x00001000

	)

1514 
	#ADC_SQR1_SQ15_3
 ((
ut32_t
)0x00002000

	)

1515 
	#ADC_SQR1_SQ15_4
 ((
ut32_t
)0x00004000

	)

1516 
	#ADC_SQR1_SQ16
 ((
ut32_t
)0x000F8000

	)

1517 
	#ADC_SQR1_SQ16_0
 ((
ut32_t
)0x00008000

	)

1518 
	#ADC_SQR1_SQ16_1
 ((
ut32_t
)0x00010000

	)

1519 
	#ADC_SQR1_SQ16_2
 ((
ut32_t
)0x00020000

	)

1520 
	#ADC_SQR1_SQ16_3
 ((
ut32_t
)0x00040000

	)

1521 
	#ADC_SQR1_SQ16_4
 ((
ut32_t
)0x00080000

	)

1522 
	#ADC_SQR1_L
 ((
ut32_t
)0x00F00000

	)

1523 
	#ADC_SQR1_L_0
 ((
ut32_t
)0x00100000

	)

1524 
	#ADC_SQR1_L_1
 ((
ut32_t
)0x00200000

	)

1525 
	#ADC_SQR1_L_2
 ((
ut32_t
)0x00400000

	)

1526 
	#ADC_SQR1_L_3
 ((
ut32_t
)0x00800000

	)

1529 
	#ADC_SQR2_SQ7
 ((
ut32_t
)0x0000001F

	)

1530 
	#ADC_SQR2_SQ7_0
 ((
ut32_t
)0x00000001

	)

1531 
	#ADC_SQR2_SQ7_1
 ((
ut32_t
)0x00000002

	)

1532 
	#ADC_SQR2_SQ7_2
 ((
ut32_t
)0x00000004

	)

1533 
	#ADC_SQR2_SQ7_3
 ((
ut32_t
)0x00000008

	)

1534 
	#ADC_SQR2_SQ7_4
 ((
ut32_t
)0x00000010

	)

1535 
	#ADC_SQR2_SQ8
 ((
ut32_t
)0x000003E0

	)

1536 
	#ADC_SQR2_SQ8_0
 ((
ut32_t
)0x00000020

	)

1537 
	#ADC_SQR2_SQ8_1
 ((
ut32_t
)0x00000040

	)

1538 
	#ADC_SQR2_SQ8_2
 ((
ut32_t
)0x00000080

	)

1539 
	#ADC_SQR2_SQ8_3
 ((
ut32_t
)0x00000100

	)

1540 
	#ADC_SQR2_SQ8_4
 ((
ut32_t
)0x00000200

	)

1541 
	#ADC_SQR2_SQ9
 ((
ut32_t
)0x00007C00

	)

1542 
	#ADC_SQR2_SQ9_0
 ((
ut32_t
)0x00000400

	)

1543 
	#ADC_SQR2_SQ9_1
 ((
ut32_t
)0x00000800

	)

1544 
	#ADC_SQR2_SQ9_2
 ((
ut32_t
)0x00001000

	)

1545 
	#ADC_SQR2_SQ9_3
 ((
ut32_t
)0x00002000

	)

1546 
	#ADC_SQR2_SQ9_4
 ((
ut32_t
)0x00004000

	)

1547 
	#ADC_SQR2_SQ10
 ((
ut32_t
)0x000F8000

	)

1548 
	#ADC_SQR2_SQ10_0
 ((
ut32_t
)0x00008000

	)

1549 
	#ADC_SQR2_SQ10_1
 ((
ut32_t
)0x00010000

	)

1550 
	#ADC_SQR2_SQ10_2
 ((
ut32_t
)0x00020000

	)

1551 
	#ADC_SQR2_SQ10_3
 ((
ut32_t
)0x00040000

	)

1552 
	#ADC_SQR2_SQ10_4
 ((
ut32_t
)0x00080000

	)

1553 
	#ADC_SQR2_SQ11
 ((
ut32_t
)0x01F00000

	)

1554 
	#ADC_SQR2_SQ11_0
 ((
ut32_t
)0x00100000

	)

1555 
	#ADC_SQR2_SQ11_1
 ((
ut32_t
)0x00200000

	)

1556 
	#ADC_SQR2_SQ11_2
 ((
ut32_t
)0x00400000

	)

1557 
	#ADC_SQR2_SQ11_3
 ((
ut32_t
)0x00800000

	)

1558 
	#ADC_SQR2_SQ11_4
 ((
ut32_t
)0x01000000

	)

1559 
	#ADC_SQR2_SQ12
 ((
ut32_t
)0x3E000000

	)

1560 
	#ADC_SQR2_SQ12_0
 ((
ut32_t
)0x02000000

	)

1561 
	#ADC_SQR2_SQ12_1
 ((
ut32_t
)0x04000000

	)

1562 
	#ADC_SQR2_SQ12_2
 ((
ut32_t
)0x08000000

	)

1563 
	#ADC_SQR2_SQ12_3
 ((
ut32_t
)0x10000000

	)

1564 
	#ADC_SQR2_SQ12_4
 ((
ut32_t
)0x20000000

	)

1567 
	#ADC_SQR3_SQ1
 ((
ut32_t
)0x0000001F

	)

1568 
	#ADC_SQR3_SQ1_0
 ((
ut32_t
)0x00000001

	)

1569 
	#ADC_SQR3_SQ1_1
 ((
ut32_t
)0x00000002

	)

1570 
	#ADC_SQR3_SQ1_2
 ((
ut32_t
)0x00000004

	)

1571 
	#ADC_SQR3_SQ1_3
 ((
ut32_t
)0x00000008

	)

1572 
	#ADC_SQR3_SQ1_4
 ((
ut32_t
)0x00000010

	)

1573 
	#ADC_SQR3_SQ2
 ((
ut32_t
)0x000003E0

	)

1574 
	#ADC_SQR3_SQ2_0
 ((
ut32_t
)0x00000020

	)

1575 
	#ADC_SQR3_SQ2_1
 ((
ut32_t
)0x00000040

	)

1576 
	#ADC_SQR3_SQ2_2
 ((
ut32_t
)0x00000080

	)

1577 
	#ADC_SQR3_SQ2_3
 ((
ut32_t
)0x00000100

	)

1578 
	#ADC_SQR3_SQ2_4
 ((
ut32_t
)0x00000200

	)

1579 
	#ADC_SQR3_SQ3
 ((
ut32_t
)0x00007C00

	)

1580 
	#ADC_SQR3_SQ3_0
 ((
ut32_t
)0x00000400

	)

1581 
	#ADC_SQR3_SQ3_1
 ((
ut32_t
)0x00000800

	)

1582 
	#ADC_SQR3_SQ3_2
 ((
ut32_t
)0x00001000

	)

1583 
	#ADC_SQR3_SQ3_3
 ((
ut32_t
)0x00002000

	)

1584 
	#ADC_SQR3_SQ3_4
 ((
ut32_t
)0x00004000

	)

1585 
	#ADC_SQR3_SQ4
 ((
ut32_t
)0x000F8000

	)

1586 
	#ADC_SQR3_SQ4_0
 ((
ut32_t
)0x00008000

	)

1587 
	#ADC_SQR3_SQ4_1
 ((
ut32_t
)0x00010000

	)

1588 
	#ADC_SQR3_SQ4_2
 ((
ut32_t
)0x00020000

	)

1589 
	#ADC_SQR3_SQ4_3
 ((
ut32_t
)0x00040000

	)

1590 
	#ADC_SQR3_SQ4_4
 ((
ut32_t
)0x00080000

	)

1591 
	#ADC_SQR3_SQ5
 ((
ut32_t
)0x01F00000

	)

1592 
	#ADC_SQR3_SQ5_0
 ((
ut32_t
)0x00100000

	)

1593 
	#ADC_SQR3_SQ5_1
 ((
ut32_t
)0x00200000

	)

1594 
	#ADC_SQR3_SQ5_2
 ((
ut32_t
)0x00400000

	)

1595 
	#ADC_SQR3_SQ5_3
 ((
ut32_t
)0x00800000

	)

1596 
	#ADC_SQR3_SQ5_4
 ((
ut32_t
)0x01000000

	)

1597 
	#ADC_SQR3_SQ6
 ((
ut32_t
)0x3E000000

	)

1598 
	#ADC_SQR3_SQ6_0
 ((
ut32_t
)0x02000000

	)

1599 
	#ADC_SQR3_SQ6_1
 ((
ut32_t
)0x04000000

	)

1600 
	#ADC_SQR3_SQ6_2
 ((
ut32_t
)0x08000000

	)

1601 
	#ADC_SQR3_SQ6_3
 ((
ut32_t
)0x10000000

	)

1602 
	#ADC_SQR3_SQ6_4
 ((
ut32_t
)0x20000000

	)

1605 
	#ADC_JSQR_JSQ1
 ((
ut32_t
)0x0000001F

	)

1606 
	#ADC_JSQR_JSQ1_0
 ((
ut32_t
)0x00000001

	)

1607 
	#ADC_JSQR_JSQ1_1
 ((
ut32_t
)0x00000002

	)

1608 
	#ADC_JSQR_JSQ1_2
 ((
ut32_t
)0x00000004

	)

1609 
	#ADC_JSQR_JSQ1_3
 ((
ut32_t
)0x00000008

	)

1610 
	#ADC_JSQR_JSQ1_4
 ((
ut32_t
)0x00000010

	)

1611 
	#ADC_JSQR_JSQ2
 ((
ut32_t
)0x000003E0

	)

1612 
	#ADC_JSQR_JSQ2_0
 ((
ut32_t
)0x00000020

	)

1613 
	#ADC_JSQR_JSQ2_1
 ((
ut32_t
)0x00000040

	)

1614 
	#ADC_JSQR_JSQ2_2
 ((
ut32_t
)0x00000080

	)

1615 
	#ADC_JSQR_JSQ2_3
 ((
ut32_t
)0x00000100

	)

1616 
	#ADC_JSQR_JSQ2_4
 ((
ut32_t
)0x00000200

	)

1617 
	#ADC_JSQR_JSQ3
 ((
ut32_t
)0x00007C00

	)

1618 
	#ADC_JSQR_JSQ3_0
 ((
ut32_t
)0x00000400

	)

1619 
	#ADC_JSQR_JSQ3_1
 ((
ut32_t
)0x00000800

	)

1620 
	#ADC_JSQR_JSQ3_2
 ((
ut32_t
)0x00001000

	)

1621 
	#ADC_JSQR_JSQ3_3
 ((
ut32_t
)0x00002000

	)

1622 
	#ADC_JSQR_JSQ3_4
 ((
ut32_t
)0x00004000

	)

1623 
	#ADC_JSQR_JSQ4
 ((
ut32_t
)0x000F8000

	)

1624 
	#ADC_JSQR_JSQ4_0
 ((
ut32_t
)0x00008000

	)

1625 
	#ADC_JSQR_JSQ4_1
 ((
ut32_t
)0x00010000

	)

1626 
	#ADC_JSQR_JSQ4_2
 ((
ut32_t
)0x00020000

	)

1627 
	#ADC_JSQR_JSQ4_3
 ((
ut32_t
)0x00040000

	)

1628 
	#ADC_JSQR_JSQ4_4
 ((
ut32_t
)0x00080000

	)

1629 
	#ADC_JSQR_JL
 ((
ut32_t
)0x00300000

	)

1630 
	#ADC_JSQR_JL_0
 ((
ut32_t
)0x00100000

	)

1631 
	#ADC_JSQR_JL_1
 ((
ut32_t
)0x00200000

	)

1634 
	#ADC_JDR1_JDATA
 ((
ut32_t
)0xFFFF

	)

1637 
	#ADC_JDR2_JDATA
 ((
ut32_t
)0xFFFF

	)

1640 
	#ADC_JDR3_JDATA
 ((
ut32_t
)0xFFFF

	)

1643 
	#ADC_JDR4_JDATA
 ((
ut32_t
)0xFFFF

	)

1646 
	#ADC_DR_DATA
 ((
ut32_t
)0x0000FFFF

	)

1647 
	#ADC_DR_ADC2DATA
 ((
ut32_t
)0xFFFF0000

	)

1650 
	#ADC_CSR_AWD1
 ((
ut32_t
)0x00000001

	)

1651 
	#ADC_CSR_EOC1
 ((
ut32_t
)0x00000002

	)

1652 
	#ADC_CSR_JEOC1
 ((
ut32_t
)0x00000004

	)

1653 
	#ADC_CSR_JSTRT1
 ((
ut32_t
)0x00000008

	)

1654 
	#ADC_CSR_STRT1
 ((
ut32_t
)0x00000010

	)

1655 
	#ADC_CSR_DOVR1
 ((
ut32_t
)0x00000020

	)

1656 
	#ADC_CSR_AWD2
 ((
ut32_t
)0x00000100

	)

1657 
	#ADC_CSR_EOC2
 ((
ut32_t
)0x00000200

	)

1658 
	#ADC_CSR_JEOC2
 ((
ut32_t
)0x00000400

	)

1659 
	#ADC_CSR_JSTRT2
 ((
ut32_t
)0x00000800

	)

1660 
	#ADC_CSR_STRT2
 ((
ut32_t
)0x00001000

	)

1661 
	#ADC_CSR_DOVR2
 ((
ut32_t
)0x00002000

	)

1662 
	#ADC_CSR_AWD3
 ((
ut32_t
)0x00010000

	)

1663 
	#ADC_CSR_EOC3
 ((
ut32_t
)0x00020000

	)

1664 
	#ADC_CSR_JEOC3
 ((
ut32_t
)0x00040000

	)

1665 
	#ADC_CSR_JSTRT3
 ((
ut32_t
)0x00080000

	)

1666 
	#ADC_CSR_STRT3
 ((
ut32_t
)0x00100000

	)

1667 
	#ADC_CSR_DOVR3
 ((
ut32_t
)0x00200000

	)

1670 
	#ADC_CCR_MULTI
 ((
ut32_t
)0x0000001F

	)

1671 
	#ADC_CCR_MULTI_0
 ((
ut32_t
)0x00000001

	)

1672 
	#ADC_CCR_MULTI_1
 ((
ut32_t
)0x00000002

	)

1673 
	#ADC_CCR_MULTI_2
 ((
ut32_t
)0x00000004

	)

1674 
	#ADC_CCR_MULTI_3
 ((
ut32_t
)0x00000008

	)

1675 
	#ADC_CCR_MULTI_4
 ((
ut32_t
)0x00000010

	)

1676 
	#ADC_CCR_DELAY
 ((
ut32_t
)0x00000F00

	)

1677 
	#ADC_CCR_DELAY_0
 ((
ut32_t
)0x00000100

	)

1678 
	#ADC_CCR_DELAY_1
 ((
ut32_t
)0x00000200

	)

1679 
	#ADC_CCR_DELAY_2
 ((
ut32_t
)0x00000400

	)

1680 
	#ADC_CCR_DELAY_3
 ((
ut32_t
)0x00000800

	)

1681 
	#ADC_CCR_DDS
 ((
ut32_t
)0x00002000

	)

1682 
	#ADC_CCR_DMA
 ((
ut32_t
)0x0000C000

	)

1683 
	#ADC_CCR_DMA_0
 ((
ut32_t
)0x00004000

	)

1684 
	#ADC_CCR_DMA_1
 ((
ut32_t
)0x00008000

	)

1685 
	#ADC_CCR_ADCPRE
 ((
ut32_t
)0x00030000

	)

1686 
	#ADC_CCR_ADCPRE_0
 ((
ut32_t
)0x00010000

	)

1687 
	#ADC_CCR_ADCPRE_1
 ((
ut32_t
)0x00020000

	)

1688 
	#ADC_CCR_VBATE
 ((
ut32_t
)0x00400000

	)

1689 
	#ADC_CCR_TSVREFE
 ((
ut32_t
)0x00800000

	)

1692 
	#ADC_CDR_DATA1
 ((
ut32_t
)0x0000FFFF

	)

1693 
	#ADC_CDR_DATA2
 ((
ut32_t
)0xFFFF0000

	)

1702 
	#CAN_MCR_INRQ
 ((
ut32_t
)0x00000001

	)

1703 
	#CAN_MCR_SLEEP
 ((
ut32_t
)0x00000002

	)

1704 
	#CAN_MCR_TXFP
 ((
ut32_t
)0x00000004

	)

1705 
	#CAN_MCR_RFLM
 ((
ut32_t
)0x00000008

	)

1706 
	#CAN_MCR_NART
 ((
ut32_t
)0x00000010

	)

1707 
	#CAN_MCR_AWUM
 ((
ut32_t
)0x00000020

	)

1708 
	#CAN_MCR_ABOM
 ((
ut32_t
)0x00000040

	)

1709 
	#CAN_MCR_TTCM
 ((
ut32_t
)0x00000080

	)

1710 
	#CAN_MCR_RESET
 ((
ut32_t
)0x00008000

	)

1711 
	#CAN_MCR_DBF
 ((
ut32_t
)0x00010000

	)

1713 
	#CAN_MSR_INAK
 ((
ut32_t
)0x0001

	)

1714 
	#CAN_MSR_SLAK
 ((
ut32_t
)0x0002

	)

1715 
	#CAN_MSR_ERRI
 ((
ut32_t
)0x0004

	)

1716 
	#CAN_MSR_WKUI
 ((
ut32_t
)0x0008

	)

1717 
	#CAN_MSR_SLAKI
 ((
ut32_t
)0x0010

	)

1718 
	#CAN_MSR_TXM
 ((
ut32_t
)0x0100

	)

1719 
	#CAN_MSR_RXM
 ((
ut32_t
)0x0200

	)

1720 
	#CAN_MSR_SAMP
 ((
ut32_t
)0x0400

	)

1721 
	#CAN_MSR_RX
 ((
ut32_t
)0x0800

	)

1724 
	#CAN_TSR_RQCP0
 ((
ut32_t
)0x00000001

	)

1725 
	#CAN_TSR_TXOK0
 ((
ut32_t
)0x00000002

	)

1726 
	#CAN_TSR_ALST0
 ((
ut32_t
)0x00000004

	)

1727 
	#CAN_TSR_TERR0
 ((
ut32_t
)0x00000008

	)

1728 
	#CAN_TSR_ABRQ0
 ((
ut32_t
)0x00000080

	)

1729 
	#CAN_TSR_RQCP1
 ((
ut32_t
)0x00000100

	)

1730 
	#CAN_TSR_TXOK1
 ((
ut32_t
)0x00000200

	)

1731 
	#CAN_TSR_ALST1
 ((
ut32_t
)0x00000400

	)

1732 
	#CAN_TSR_TERR1
 ((
ut32_t
)0x00000800

	)

1733 
	#CAN_TSR_ABRQ1
 ((
ut32_t
)0x00008000

	)

1734 
	#CAN_TSR_RQCP2
 ((
ut32_t
)0x00010000

	)

1735 
	#CAN_TSR_TXOK2
 ((
ut32_t
)0x00020000

	)

1736 
	#CAN_TSR_ALST2
 ((
ut32_t
)0x00040000

	)

1737 
	#CAN_TSR_TERR2
 ((
ut32_t
)0x00080000

	)

1738 
	#CAN_TSR_ABRQ2
 ((
ut32_t
)0x00800000

	)

1739 
	#CAN_TSR_CODE
 ((
ut32_t
)0x03000000

	)

1741 
	#CAN_TSR_TME
 ((
ut32_t
)0x1C000000

	)

1742 
	#CAN_TSR_TME0
 ((
ut32_t
)0x04000000

	)

1743 
	#CAN_TSR_TME1
 ((
ut32_t
)0x08000000

	)

1744 
	#CAN_TSR_TME2
 ((
ut32_t
)0x10000000

	)

1746 
	#CAN_TSR_LOW
 ((
ut32_t
)0xE0000000

	)

1747 
	#CAN_TSR_LOW0
 ((
ut32_t
)0x20000000

	)

1748 
	#CAN_TSR_LOW1
 ((
ut32_t
)0x40000000

	)

1749 
	#CAN_TSR_LOW2
 ((
ut32_t
)0x80000000

	)

1752 
	#CAN_RF0R_FMP0
 ((
ut32_t
)0x03

	)

1753 
	#CAN_RF0R_FULL0
 ((
ut32_t
)0x08

	)

1754 
	#CAN_RF0R_FOVR0
 ((
ut32_t
)0x10

	)

1755 
	#CAN_RF0R_RFOM0
 ((
ut32_t
)0x20

	)

1758 
	#CAN_RF1R_FMP1
 ((
ut32_t
)0x03

	)

1759 
	#CAN_RF1R_FULL1
 ((
ut32_t
)0x08

	)

1760 
	#CAN_RF1R_FOVR1
 ((
ut32_t
)0x10

	)

1761 
	#CAN_RF1R_RFOM1
 ((
ut32_t
)0x20

	)

1764 
	#CAN_IER_TMEIE
 ((
ut32_t
)0x00000001

	)

1765 
	#CAN_IER_FMPIE0
 ((
ut32_t
)0x00000002

	)

1766 
	#CAN_IER_FFIE0
 ((
ut32_t
)0x00000004

	)

1767 
	#CAN_IER_FOVIE0
 ((
ut32_t
)0x00000008

	)

1768 
	#CAN_IER_FMPIE1
 ((
ut32_t
)0x00000010

	)

1769 
	#CAN_IER_FFIE1
 ((
ut32_t
)0x00000020

	)

1770 
	#CAN_IER_FOVIE1
 ((
ut32_t
)0x00000040

	)

1771 
	#CAN_IER_EWGIE
 ((
ut32_t
)0x00000100

	)

1772 
	#CAN_IER_EPVIE
 ((
ut32_t
)0x00000200

	)

1773 
	#CAN_IER_BOFIE
 ((
ut32_t
)0x00000400

	)

1774 
	#CAN_IER_LECIE
 ((
ut32_t
)0x00000800

	)

1775 
	#CAN_IER_ERRIE
 ((
ut32_t
)0x00008000

	)

1776 
	#CAN_IER_WKUIE
 ((
ut32_t
)0x00010000

	)

1777 
	#CAN_IER_SLKIE
 ((
ut32_t
)0x00020000

	)

1778 
	#CAN_IER_EWGIE
 ((
ut32_t
)0x00000100

	)

1779 
	#CAN_IER_EPVIE
 ((
ut32_t
)0x00000200

	)

1780 
	#CAN_IER_BOFIE
 ((
ut32_t
)0x00000400

	)

1781 
	#CAN_IER_LECIE
 ((
ut32_t
)0x00000800

	)

1782 
	#CAN_IER_ERRIE
 ((
ut32_t
)0x00008000

	)

1786 
	#CAN_ESR_EWGF
 ((
ut32_t
)0x00000001

	)

1787 
	#CAN_ESR_EPVF
 ((
ut32_t
)0x00000002

	)

1788 
	#CAN_ESR_BOFF
 ((
ut32_t
)0x00000004

	)

1790 
	#CAN_ESR_LEC
 ((
ut32_t
)0x00000070

	)

1791 
	#CAN_ESR_LEC_0
 ((
ut32_t
)0x00000010

	)

1792 
	#CAN_ESR_LEC_1
 ((
ut32_t
)0x00000020

	)

1793 
	#CAN_ESR_LEC_2
 ((
ut32_t
)0x00000040

	)

1795 
	#CAN_ESR_TEC
 ((
ut32_t
)0x00FF0000

	)

1796 
	#CAN_ESR_REC
 ((
ut32_t
)0xFF000000

	)

1799 
	#CAN_BTR_BRP
 ((
ut32_t
)0x000003FF

	)

1800 
	#CAN_BTR_TS1
 ((
ut32_t
)0x000F0000

	)

1801 
	#CAN_BTR_TS1_0
 ((
ut32_t
)0x00010000

	)

1802 
	#CAN_BTR_TS1_1
 ((
ut32_t
)0x00020000

	)

1803 
	#CAN_BTR_TS1_2
 ((
ut32_t
)0x00040000

	)

1804 
	#CAN_BTR_TS1_3
 ((
ut32_t
)0x00080000

	)

1805 
	#CAN_BTR_TS2
 ((
ut32_t
)0x00700000

	)

1806 
	#CAN_BTR_TS2_0
 ((
ut32_t
)0x00100000

	)

1807 
	#CAN_BTR_TS2_1
 ((
ut32_t
)0x00200000

	)

1808 
	#CAN_BTR_TS2_2
 ((
ut32_t
)0x00400000

	)

1809 
	#CAN_BTR_SJW
 ((
ut32_t
)0x03000000

	)

1810 
	#CAN_BTR_SJW_0
 ((
ut32_t
)0x01000000

	)

1811 
	#CAN_BTR_SJW_1
 ((
ut32_t
)0x02000000

	)

1812 
	#CAN_BTR_LBKM
 ((
ut32_t
)0x40000000

	)

1813 
	#CAN_BTR_SILM
 ((
ut32_t
)0x80000000

	)

1818 
	#CAN_TI0R_TXRQ
 ((
ut32_t
)0x00000001

	)

1819 
	#CAN_TI0R_RTR
 ((
ut32_t
)0x00000002

	)

1820 
	#CAN_TI0R_IDE
 ((
ut32_t
)0x00000004

	)

1821 
	#CAN_TI0R_EXID
 ((
ut32_t
)0x001FFFF8

	)

1822 
	#CAN_TI0R_STID
 ((
ut32_t
)0xFFE00000

	)

1825 
	#CAN_TDT0R_DLC
 ((
ut32_t
)0x0000000F

	)

1826 
	#CAN_TDT0R_TGT
 ((
ut32_t
)0x00000100

	)

1827 
	#CAN_TDT0R_TIME
 ((
ut32_t
)0xFFFF0000

	)

1830 
	#CAN_TDL0R_DATA0
 ((
ut32_t
)0x000000FF

	)

1831 
	#CAN_TDL0R_DATA1
 ((
ut32_t
)0x0000FF00

	)

1832 
	#CAN_TDL0R_DATA2
 ((
ut32_t
)0x00FF0000

	)

1833 
	#CAN_TDL0R_DATA3
 ((
ut32_t
)0xFF000000

	)

1836 
	#CAN_TDH0R_DATA4
 ((
ut32_t
)0x000000FF

	)

1837 
	#CAN_TDH0R_DATA5
 ((
ut32_t
)0x0000FF00

	)

1838 
	#CAN_TDH0R_DATA6
 ((
ut32_t
)0x00FF0000

	)

1839 
	#CAN_TDH0R_DATA7
 ((
ut32_t
)0xFF000000

	)

1842 
	#CAN_TI1R_TXRQ
 ((
ut32_t
)0x00000001

	)

1843 
	#CAN_TI1R_RTR
 ((
ut32_t
)0x00000002

	)

1844 
	#CAN_TI1R_IDE
 ((
ut32_t
)0x00000004

	)

1845 
	#CAN_TI1R_EXID
 ((
ut32_t
)0x001FFFF8

	)

1846 
	#CAN_TI1R_STID
 ((
ut32_t
)0xFFE00000

	)

1849 
	#CAN_TDT1R_DLC
 ((
ut32_t
)0x0000000F

	)

1850 
	#CAN_TDT1R_TGT
 ((
ut32_t
)0x00000100

	)

1851 
	#CAN_TDT1R_TIME
 ((
ut32_t
)0xFFFF0000

	)

1854 
	#CAN_TDL1R_DATA0
 ((
ut32_t
)0x000000FF

	)

1855 
	#CAN_TDL1R_DATA1
 ((
ut32_t
)0x0000FF00

	)

1856 
	#CAN_TDL1R_DATA2
 ((
ut32_t
)0x00FF0000

	)

1857 
	#CAN_TDL1R_DATA3
 ((
ut32_t
)0xFF000000

	)

1860 
	#CAN_TDH1R_DATA4
 ((
ut32_t
)0x000000FF

	)

1861 
	#CAN_TDH1R_DATA5
 ((
ut32_t
)0x0000FF00

	)

1862 
	#CAN_TDH1R_DATA6
 ((
ut32_t
)0x00FF0000

	)

1863 
	#CAN_TDH1R_DATA7
 ((
ut32_t
)0xFF000000

	)

1866 
	#CAN_TI2R_TXRQ
 ((
ut32_t
)0x00000001

	)

1867 
	#CAN_TI2R_RTR
 ((
ut32_t
)0x00000002

	)

1868 
	#CAN_TI2R_IDE
 ((
ut32_t
)0x00000004

	)

1869 
	#CAN_TI2R_EXID
 ((
ut32_t
)0x001FFFF8

	)

1870 
	#CAN_TI2R_STID
 ((
ut32_t
)0xFFE00000

	)

1873 
	#CAN_TDT2R_DLC
 ((
ut32_t
)0x0000000F

	)

1874 
	#CAN_TDT2R_TGT
 ((
ut32_t
)0x00000100

	)

1875 
	#CAN_TDT2R_TIME
 ((
ut32_t
)0xFFFF0000

	)

1878 
	#CAN_TDL2R_DATA0
 ((
ut32_t
)0x000000FF

	)

1879 
	#CAN_TDL2R_DATA1
 ((
ut32_t
)0x0000FF00

	)

1880 
	#CAN_TDL2R_DATA2
 ((
ut32_t
)0x00FF0000

	)

1881 
	#CAN_TDL2R_DATA3
 ((
ut32_t
)0xFF000000

	)

1884 
	#CAN_TDH2R_DATA4
 ((
ut32_t
)0x000000FF

	)

1885 
	#CAN_TDH2R_DATA5
 ((
ut32_t
)0x0000FF00

	)

1886 
	#CAN_TDH2R_DATA6
 ((
ut32_t
)0x00FF0000

	)

1887 
	#CAN_TDH2R_DATA7
 ((
ut32_t
)0xFF000000

	)

1890 
	#CAN_RI0R_RTR
 ((
ut32_t
)0x00000002

	)

1891 
	#CAN_RI0R_IDE
 ((
ut32_t
)0x00000004

	)

1892 
	#CAN_RI0R_EXID
 ((
ut32_t
)0x001FFFF8

	)

1893 
	#CAN_RI0R_STID
 ((
ut32_t
)0xFFE00000

	)

1896 
	#CAN_RDT0R_DLC
 ((
ut32_t
)0x0000000F

	)

1897 
	#CAN_RDT0R_FMI
 ((
ut32_t
)0x0000FF00

	)

1898 
	#CAN_RDT0R_TIME
 ((
ut32_t
)0xFFFF0000

	)

1901 
	#CAN_RDL0R_DATA0
 ((
ut32_t
)0x000000FF

	)

1902 
	#CAN_RDL0R_DATA1
 ((
ut32_t
)0x0000FF00

	)

1903 
	#CAN_RDL0R_DATA2
 ((
ut32_t
)0x00FF0000

	)

1904 
	#CAN_RDL0R_DATA3
 ((
ut32_t
)0xFF000000

	)

1907 
	#CAN_RDH0R_DATA4
 ((
ut32_t
)0x000000FF

	)

1908 
	#CAN_RDH0R_DATA5
 ((
ut32_t
)0x0000FF00

	)

1909 
	#CAN_RDH0R_DATA6
 ((
ut32_t
)0x00FF0000

	)

1910 
	#CAN_RDH0R_DATA7
 ((
ut32_t
)0xFF000000

	)

1913 
	#CAN_RI1R_RTR
 ((
ut32_t
)0x00000002

	)

1914 
	#CAN_RI1R_IDE
 ((
ut32_t
)0x00000004

	)

1915 
	#CAN_RI1R_EXID
 ((
ut32_t
)0x001FFFF8

	)

1916 
	#CAN_RI1R_STID
 ((
ut32_t
)0xFFE00000

	)

1919 
	#CAN_RDT1R_DLC
 ((
ut32_t
)0x0000000F

	)

1920 
	#CAN_RDT1R_FMI
 ((
ut32_t
)0x0000FF00

	)

1921 
	#CAN_RDT1R_TIME
 ((
ut32_t
)0xFFFF0000

	)

1924 
	#CAN_RDL1R_DATA0
 ((
ut32_t
)0x000000FF

	)

1925 
	#CAN_RDL1R_DATA1
 ((
ut32_t
)0x0000FF00

	)

1926 
	#CAN_RDL1R_DATA2
 ((
ut32_t
)0x00FF0000

	)

1927 
	#CAN_RDL1R_DATA3
 ((
ut32_t
)0xFF000000

	)

1930 
	#CAN_RDH1R_DATA4
 ((
ut32_t
)0x000000FF

	)

1931 
	#CAN_RDH1R_DATA5
 ((
ut32_t
)0x0000FF00

	)

1932 
	#CAN_RDH1R_DATA6
 ((
ut32_t
)0x00FF0000

	)

1933 
	#CAN_RDH1R_DATA7
 ((
ut32_t
)0xFF000000

	)

1937 
	#CAN_FMR_FINIT
 ((
ut32_t
)0x01

	)

1938 
	#CAN_FMR_CAN2SB
 ((
ut32_t
)0x00003F00

	)

1941 
	#CAN_FM1R_FBM
 ((
ut32_t
)0x0FFFFFFF

	)

1942 
	#CAN_FM1R_FBM0
 ((
ut32_t
)0x00000001

	)

1943 
	#CAN_FM1R_FBM1
 ((
ut32_t
)0x00000002

	)

1944 
	#CAN_FM1R_FBM2
 ((
ut32_t
)0x00000004

	)

1945 
	#CAN_FM1R_FBM3
 ((
ut32_t
)0x00000008

	)

1946 
	#CAN_FM1R_FBM4
 ((
ut32_t
)0x00000010

	)

1947 
	#CAN_FM1R_FBM5
 ((
ut32_t
)0x00000020

	)

1948 
	#CAN_FM1R_FBM6
 ((
ut32_t
)0x00000040

	)

1949 
	#CAN_FM1R_FBM7
 ((
ut32_t
)0x00000080

	)

1950 
	#CAN_FM1R_FBM8
 ((
ut32_t
)0x00000100

	)

1951 
	#CAN_FM1R_FBM9
 ((
ut32_t
)0x00000200

	)

1952 
	#CAN_FM1R_FBM10
 ((
ut32_t
)0x00000400

	)

1953 
	#CAN_FM1R_FBM11
 ((
ut32_t
)0x00000800

	)

1954 
	#CAN_FM1R_FBM12
 ((
ut32_t
)0x00001000

	)

1955 
	#CAN_FM1R_FBM13
 ((
ut32_t
)0x00002000

	)

1956 
	#CAN_FM1R_FBM14
 ((
ut32_t
)0x00004000

	)

1957 
	#CAN_FM1R_FBM15
 ((
ut32_t
)0x00008000

	)

1958 
	#CAN_FM1R_FBM16
 ((
ut32_t
)0x00010000

	)

1959 
	#CAN_FM1R_FBM17
 ((
ut32_t
)0x00020000

	)

1960 
	#CAN_FM1R_FBM18
 ((
ut32_t
)0x00040000

	)

1961 
	#CAN_FM1R_FBM19
 ((
ut32_t
)0x00080000

	)

1962 
	#CAN_FM1R_FBM20
 ((
ut32_t
)0x00100000

	)

1963 
	#CAN_FM1R_FBM21
 ((
ut32_t
)0x00200000

	)

1964 
	#CAN_FM1R_FBM22
 ((
ut32_t
)0x00400000

	)

1965 
	#CAN_FM1R_FBM23
 ((
ut32_t
)0x00800000

	)

1966 
	#CAN_FM1R_FBM24
 ((
ut32_t
)0x01000000

	)

1967 
	#CAN_FM1R_FBM25
 ((
ut32_t
)0x02000000

	)

1968 
	#CAN_FM1R_FBM26
 ((
ut32_t
)0x04000000

	)

1969 
	#CAN_FM1R_FBM27
 ((
ut32_t
)0x08000000

	)

1972 
	#CAN_FS1R_FSC
 ((
ut32_t
)0x0FFFFFFF

	)

1973 
	#CAN_FS1R_FSC0
 ((
ut32_t
)0x00000001

	)

1974 
	#CAN_FS1R_FSC1
 ((
ut32_t
)0x00000002

	)

1975 
	#CAN_FS1R_FSC2
 ((
ut32_t
)0x00000004

	)

1976 
	#CAN_FS1R_FSC3
 ((
ut32_t
)0x00000008

	)

1977 
	#CAN_FS1R_FSC4
 ((
ut32_t
)0x00000010

	)

1978 
	#CAN_FS1R_FSC5
 ((
ut32_t
)0x00000020

	)

1979 
	#CAN_FS1R_FSC6
 ((
ut32_t
)0x00000040

	)

1980 
	#CAN_FS1R_FSC7
 ((
ut32_t
)0x00000080

	)

1981 
	#CAN_FS1R_FSC8
 ((
ut32_t
)0x00000100

	)

1982 
	#CAN_FS1R_FSC9
 ((
ut32_t
)0x00000200

	)

1983 
	#CAN_FS1R_FSC10
 ((
ut32_t
)0x00000400

	)

1984 
	#CAN_FS1R_FSC11
 ((
ut32_t
)0x00000800

	)

1985 
	#CAN_FS1R_FSC12
 ((
ut32_t
)0x00001000

	)

1986 
	#CAN_FS1R_FSC13
 ((
ut32_t
)0x00002000

	)

1987 
	#CAN_FS1R_FSC14
 ((
ut32_t
)0x00004000

	)

1988 
	#CAN_FS1R_FSC15
 ((
ut32_t
)0x00008000

	)

1989 
	#CAN_FS1R_FSC16
 ((
ut32_t
)0x00010000

	)

1990 
	#CAN_FS1R_FSC17
 ((
ut32_t
)0x00020000

	)

1991 
	#CAN_FS1R_FSC18
 ((
ut32_t
)0x00040000

	)

1992 
	#CAN_FS1R_FSC19
 ((
ut32_t
)0x00080000

	)

1993 
	#CAN_FS1R_FSC20
 ((
ut32_t
)0x00100000

	)

1994 
	#CAN_FS1R_FSC21
 ((
ut32_t
)0x00200000

	)

1995 
	#CAN_FS1R_FSC22
 ((
ut32_t
)0x00400000

	)

1996 
	#CAN_FS1R_FSC23
 ((
ut32_t
)0x00800000

	)

1997 
	#CAN_FS1R_FSC24
 ((
ut32_t
)0x01000000

	)

1998 
	#CAN_FS1R_FSC25
 ((
ut32_t
)0x02000000

	)

1999 
	#CAN_FS1R_FSC26
 ((
ut32_t
)0x04000000

	)

2000 
	#CAN_FS1R_FSC27
 ((
ut32_t
)0x08000000

	)

2003 
	#CAN_FFA1R_FFA
 ((
ut32_t
)0x0FFFFFFF

	)

2004 
	#CAN_FFA1R_FFA0
 ((
ut32_t
)0x00000001

	)

2005 
	#CAN_FFA1R_FFA1
 ((
ut32_t
)0x00000002

	)

2006 
	#CAN_FFA1R_FFA2
 ((
ut32_t
)0x00000004

	)

2007 
	#CAN_FFA1R_FFA3
 ((
ut32_t
)0x00000008

	)

2008 
	#CAN_FFA1R_FFA4
 ((
ut32_t
)0x00000010

	)

2009 
	#CAN_FFA1R_FFA5
 ((
ut32_t
)0x00000020

	)

2010 
	#CAN_FFA1R_FFA6
 ((
ut32_t
)0x00000040

	)

2011 
	#CAN_FFA1R_FFA7
 ((
ut32_t
)0x00000080

	)

2012 
	#CAN_FFA1R_FFA8
 ((
ut32_t
)0x00000100

	)

2013 
	#CAN_FFA1R_FFA9
 ((
ut32_t
)0x00000200

	)

2014 
	#CAN_FFA1R_FFA10
 ((
ut32_t
)0x00000400

	)

2015 
	#CAN_FFA1R_FFA11
 ((
ut32_t
)0x00000800

	)

2016 
	#CAN_FFA1R_FFA12
 ((
ut32_t
)0x00001000

	)

2017 
	#CAN_FFA1R_FFA13
 ((
ut32_t
)0x00002000

	)

2018 
	#CAN_FFA1R_FFA14
 ((
ut32_t
)0x00004000

	)

2019 
	#CAN_FFA1R_FFA15
 ((
ut32_t
)0x00008000

	)

2020 
	#CAN_FFA1R_FFA16
 ((
ut32_t
)0x00010000

	)

2021 
	#CAN_FFA1R_FFA17
 ((
ut32_t
)0x00020000

	)

2022 
	#CAN_FFA1R_FFA18
 ((
ut32_t
)0x00040000

	)

2023 
	#CAN_FFA1R_FFA19
 ((
ut32_t
)0x00080000

	)

2024 
	#CAN_FFA1R_FFA20
 ((
ut32_t
)0x00100000

	)

2025 
	#CAN_FFA1R_FFA21
 ((
ut32_t
)0x00200000

	)

2026 
	#CAN_FFA1R_FFA22
 ((
ut32_t
)0x00400000

	)

2027 
	#CAN_FFA1R_FFA23
 ((
ut32_t
)0x00800000

	)

2028 
	#CAN_FFA1R_FFA24
 ((
ut32_t
)0x01000000

	)

2029 
	#CAN_FFA1R_FFA25
 ((
ut32_t
)0x02000000

	)

2030 
	#CAN_FFA1R_FFA26
 ((
ut32_t
)0x04000000

	)

2031 
	#CAN_FFA1R_FFA27
 ((
ut32_t
)0x08000000

	)

2034 
	#CAN_FA1R_FACT
 ((
ut32_t
)0x0FFFFFFF

	)

2035 
	#CAN_FA1R_FACT0
 ((
ut32_t
)0x00000001

	)

2036 
	#CAN_FA1R_FACT1
 ((
ut32_t
)0x00000002

	)

2037 
	#CAN_FA1R_FACT2
 ((
ut32_t
)0x00000004

	)

2038 
	#CAN_FA1R_FACT3
 ((
ut32_t
)0x00000008

	)

2039 
	#CAN_FA1R_FACT4
 ((
ut32_t
)0x00000010

	)

2040 
	#CAN_FA1R_FACT5
 ((
ut32_t
)0x00000020

	)

2041 
	#CAN_FA1R_FACT6
 ((
ut32_t
)0x00000040

	)

2042 
	#CAN_FA1R_FACT7
 ((
ut32_t
)0x00000080

	)

2043 
	#CAN_FA1R_FACT8
 ((
ut32_t
)0x00000100

	)

2044 
	#CAN_FA1R_FACT9
 ((
ut32_t
)0x00000200

	)

2045 
	#CAN_FA1R_FACT10
 ((
ut32_t
)0x00000400

	)

2046 
	#CAN_FA1R_FACT11
 ((
ut32_t
)0x00000800

	)

2047 
	#CAN_FA1R_FACT12
 ((
ut32_t
)0x00001000

	)

2048 
	#CAN_FA1R_FACT13
 ((
ut32_t
)0x00002000

	)

2049 
	#CAN_FA1R_FACT14
 ((
ut32_t
)0x00004000

	)

2050 
	#CAN_FA1R_FACT15
 ((
ut32_t
)0x00008000

	)

2051 
	#CAN_FA1R_FACT16
 ((
ut32_t
)0x00010000

	)

2052 
	#CAN_FA1R_FACT17
 ((
ut32_t
)0x00020000

	)

2053 
	#CAN_FA1R_FACT18
 ((
ut32_t
)0x00040000

	)

2054 
	#CAN_FA1R_FACT19
 ((
ut32_t
)0x00080000

	)

2055 
	#CAN_FA1R_FACT20
 ((
ut32_t
)0x00100000

	)

2056 
	#CAN_FA1R_FACT21
 ((
ut32_t
)0x00200000

	)

2057 
	#CAN_FA1R_FACT22
 ((
ut32_t
)0x00400000

	)

2058 
	#CAN_FA1R_FACT23
 ((
ut32_t
)0x00800000

	)

2059 
	#CAN_FA1R_FACT24
 ((
ut32_t
)0x01000000

	)

2060 
	#CAN_FA1R_FACT25
 ((
ut32_t
)0x02000000

	)

2061 
	#CAN_FA1R_FACT26
 ((
ut32_t
)0x04000000

	)

2062 
	#CAN_FA1R_FACT27
 ((
ut32_t
)0x08000000

	)

2065 
	#CAN_F0R1_FB0
 ((
ut32_t
)0x00000001

	)

2066 
	#CAN_F0R1_FB1
 ((
ut32_t
)0x00000002

	)

2067 
	#CAN_F0R1_FB2
 ((
ut32_t
)0x00000004

	)

2068 
	#CAN_F0R1_FB3
 ((
ut32_t
)0x00000008

	)

2069 
	#CAN_F0R1_FB4
 ((
ut32_t
)0x00000010

	)

2070 
	#CAN_F0R1_FB5
 ((
ut32_t
)0x00000020

	)

2071 
	#CAN_F0R1_FB6
 ((
ut32_t
)0x00000040

	)

2072 
	#CAN_F0R1_FB7
 ((
ut32_t
)0x00000080

	)

2073 
	#CAN_F0R1_FB8
 ((
ut32_t
)0x00000100

	)

2074 
	#CAN_F0R1_FB9
 ((
ut32_t
)0x00000200

	)

2075 
	#CAN_F0R1_FB10
 ((
ut32_t
)0x00000400

	)

2076 
	#CAN_F0R1_FB11
 ((
ut32_t
)0x00000800

	)

2077 
	#CAN_F0R1_FB12
 ((
ut32_t
)0x00001000

	)

2078 
	#CAN_F0R1_FB13
 ((
ut32_t
)0x00002000

	)

2079 
	#CAN_F0R1_FB14
 ((
ut32_t
)0x00004000

	)

2080 
	#CAN_F0R1_FB15
 ((
ut32_t
)0x00008000

	)

2081 
	#CAN_F0R1_FB16
 ((
ut32_t
)0x00010000

	)

2082 
	#CAN_F0R1_FB17
 ((
ut32_t
)0x00020000

	)

2083 
	#CAN_F0R1_FB18
 ((
ut32_t
)0x00040000

	)

2084 
	#CAN_F0R1_FB19
 ((
ut32_t
)0x00080000

	)

2085 
	#CAN_F0R1_FB20
 ((
ut32_t
)0x00100000

	)

2086 
	#CAN_F0R1_FB21
 ((
ut32_t
)0x00200000

	)

2087 
	#CAN_F0R1_FB22
 ((
ut32_t
)0x00400000

	)

2088 
	#CAN_F0R1_FB23
 ((
ut32_t
)0x00800000

	)

2089 
	#CAN_F0R1_FB24
 ((
ut32_t
)0x01000000

	)

2090 
	#CAN_F0R1_FB25
 ((
ut32_t
)0x02000000

	)

2091 
	#CAN_F0R1_FB26
 ((
ut32_t
)0x04000000

	)

2092 
	#CAN_F0R1_FB27
 ((
ut32_t
)0x08000000

	)

2093 
	#CAN_F0R1_FB28
 ((
ut32_t
)0x10000000

	)

2094 
	#CAN_F0R1_FB29
 ((
ut32_t
)0x20000000

	)

2095 
	#CAN_F0R1_FB30
 ((
ut32_t
)0x40000000

	)

2096 
	#CAN_F0R1_FB31
 ((
ut32_t
)0x80000000

	)

2099 
	#CAN_F1R1_FB0
 ((
ut32_t
)0x00000001

	)

2100 
	#CAN_F1R1_FB1
 ((
ut32_t
)0x00000002

	)

2101 
	#CAN_F1R1_FB2
 ((
ut32_t
)0x00000004

	)

2102 
	#CAN_F1R1_FB3
 ((
ut32_t
)0x00000008

	)

2103 
	#CAN_F1R1_FB4
 ((
ut32_t
)0x00000010

	)

2104 
	#CAN_F1R1_FB5
 ((
ut32_t
)0x00000020

	)

2105 
	#CAN_F1R1_FB6
 ((
ut32_t
)0x00000040

	)

2106 
	#CAN_F1R1_FB7
 ((
ut32_t
)0x00000080

	)

2107 
	#CAN_F1R1_FB8
 ((
ut32_t
)0x00000100

	)

2108 
	#CAN_F1R1_FB9
 ((
ut32_t
)0x00000200

	)

2109 
	#CAN_F1R1_FB10
 ((
ut32_t
)0x00000400

	)

2110 
	#CAN_F1R1_FB11
 ((
ut32_t
)0x00000800

	)

2111 
	#CAN_F1R1_FB12
 ((
ut32_t
)0x00001000

	)

2112 
	#CAN_F1R1_FB13
 ((
ut32_t
)0x00002000

	)

2113 
	#CAN_F1R1_FB14
 ((
ut32_t
)0x00004000

	)

2114 
	#CAN_F1R1_FB15
 ((
ut32_t
)0x00008000

	)

2115 
	#CAN_F1R1_FB16
 ((
ut32_t
)0x00010000

	)

2116 
	#CAN_F1R1_FB17
 ((
ut32_t
)0x00020000

	)

2117 
	#CAN_F1R1_FB18
 ((
ut32_t
)0x00040000

	)

2118 
	#CAN_F1R1_FB19
 ((
ut32_t
)0x00080000

	)

2119 
	#CAN_F1R1_FB20
 ((
ut32_t
)0x00100000

	)

2120 
	#CAN_F1R1_FB21
 ((
ut32_t
)0x00200000

	)

2121 
	#CAN_F1R1_FB22
 ((
ut32_t
)0x00400000

	)

2122 
	#CAN_F1R1_FB23
 ((
ut32_t
)0x00800000

	)

2123 
	#CAN_F1R1_FB24
 ((
ut32_t
)0x01000000

	)

2124 
	#CAN_F1R1_FB25
 ((
ut32_t
)0x02000000

	)

2125 
	#CAN_F1R1_FB26
 ((
ut32_t
)0x04000000

	)

2126 
	#CAN_F1R1_FB27
 ((
ut32_t
)0x08000000

	)

2127 
	#CAN_F1R1_FB28
 ((
ut32_t
)0x10000000

	)

2128 
	#CAN_F1R1_FB29
 ((
ut32_t
)0x20000000

	)

2129 
	#CAN_F1R1_FB30
 ((
ut32_t
)0x40000000

	)

2130 
	#CAN_F1R1_FB31
 ((
ut32_t
)0x80000000

	)

2133 
	#CAN_F2R1_FB0
 ((
ut32_t
)0x00000001

	)

2134 
	#CAN_F2R1_FB1
 ((
ut32_t
)0x00000002

	)

2135 
	#CAN_F2R1_FB2
 ((
ut32_t
)0x00000004

	)

2136 
	#CAN_F2R1_FB3
 ((
ut32_t
)0x00000008

	)

2137 
	#CAN_F2R1_FB4
 ((
ut32_t
)0x00000010

	)

2138 
	#CAN_F2R1_FB5
 ((
ut32_t
)0x00000020

	)

2139 
	#CAN_F2R1_FB6
 ((
ut32_t
)0x00000040

	)

2140 
	#CAN_F2R1_FB7
 ((
ut32_t
)0x00000080

	)

2141 
	#CAN_F2R1_FB8
 ((
ut32_t
)0x00000100

	)

2142 
	#CAN_F2R1_FB9
 ((
ut32_t
)0x00000200

	)

2143 
	#CAN_F2R1_FB10
 ((
ut32_t
)0x00000400

	)

2144 
	#CAN_F2R1_FB11
 ((
ut32_t
)0x00000800

	)

2145 
	#CAN_F2R1_FB12
 ((
ut32_t
)0x00001000

	)

2146 
	#CAN_F2R1_FB13
 ((
ut32_t
)0x00002000

	)

2147 
	#CAN_F2R1_FB14
 ((
ut32_t
)0x00004000

	)

2148 
	#CAN_F2R1_FB15
 ((
ut32_t
)0x00008000

	)

2149 
	#CAN_F2R1_FB16
 ((
ut32_t
)0x00010000

	)

2150 
	#CAN_F2R1_FB17
 ((
ut32_t
)0x00020000

	)

2151 
	#CAN_F2R1_FB18
 ((
ut32_t
)0x00040000

	)

2152 
	#CAN_F2R1_FB19
 ((
ut32_t
)0x00080000

	)

2153 
	#CAN_F2R1_FB20
 ((
ut32_t
)0x00100000

	)

2154 
	#CAN_F2R1_FB21
 ((
ut32_t
)0x00200000

	)

2155 
	#CAN_F2R1_FB22
 ((
ut32_t
)0x00400000

	)

2156 
	#CAN_F2R1_FB23
 ((
ut32_t
)0x00800000

	)

2157 
	#CAN_F2R1_FB24
 ((
ut32_t
)0x01000000

	)

2158 
	#CAN_F2R1_FB25
 ((
ut32_t
)0x02000000

	)

2159 
	#CAN_F2R1_FB26
 ((
ut32_t
)0x04000000

	)

2160 
	#CAN_F2R1_FB27
 ((
ut32_t
)0x08000000

	)

2161 
	#CAN_F2R1_FB28
 ((
ut32_t
)0x10000000

	)

2162 
	#CAN_F2R1_FB29
 ((
ut32_t
)0x20000000

	)

2163 
	#CAN_F2R1_FB30
 ((
ut32_t
)0x40000000

	)

2164 
	#CAN_F2R1_FB31
 ((
ut32_t
)0x80000000

	)

2167 
	#CAN_F3R1_FB0
 ((
ut32_t
)0x00000001

	)

2168 
	#CAN_F3R1_FB1
 ((
ut32_t
)0x00000002

	)

2169 
	#CAN_F3R1_FB2
 ((
ut32_t
)0x00000004

	)

2170 
	#CAN_F3R1_FB3
 ((
ut32_t
)0x00000008

	)

2171 
	#CAN_F3R1_FB4
 ((
ut32_t
)0x00000010

	)

2172 
	#CAN_F3R1_FB5
 ((
ut32_t
)0x00000020

	)

2173 
	#CAN_F3R1_FB6
 ((
ut32_t
)0x00000040

	)

2174 
	#CAN_F3R1_FB7
 ((
ut32_t
)0x00000080

	)

2175 
	#CAN_F3R1_FB8
 ((
ut32_t
)0x00000100

	)

2176 
	#CAN_F3R1_FB9
 ((
ut32_t
)0x00000200

	)

2177 
	#CAN_F3R1_FB10
 ((
ut32_t
)0x00000400

	)

2178 
	#CAN_F3R1_FB11
 ((
ut32_t
)0x00000800

	)

2179 
	#CAN_F3R1_FB12
 ((
ut32_t
)0x00001000

	)

2180 
	#CAN_F3R1_FB13
 ((
ut32_t
)0x00002000

	)

2181 
	#CAN_F3R1_FB14
 ((
ut32_t
)0x00004000

	)

2182 
	#CAN_F3R1_FB15
 ((
ut32_t
)0x00008000

	)

2183 
	#CAN_F3R1_FB16
 ((
ut32_t
)0x00010000

	)

2184 
	#CAN_F3R1_FB17
 ((
ut32_t
)0x00020000

	)

2185 
	#CAN_F3R1_FB18
 ((
ut32_t
)0x00040000

	)

2186 
	#CAN_F3R1_FB19
 ((
ut32_t
)0x00080000

	)

2187 
	#CAN_F3R1_FB20
 ((
ut32_t
)0x00100000

	)

2188 
	#CAN_F3R1_FB21
 ((
ut32_t
)0x00200000

	)

2189 
	#CAN_F3R1_FB22
 ((
ut32_t
)0x00400000

	)

2190 
	#CAN_F3R1_FB23
 ((
ut32_t
)0x00800000

	)

2191 
	#CAN_F3R1_FB24
 ((
ut32_t
)0x01000000

	)

2192 
	#CAN_F3R1_FB25
 ((
ut32_t
)0x02000000

	)

2193 
	#CAN_F3R1_FB26
 ((
ut32_t
)0x04000000

	)

2194 
	#CAN_F3R1_FB27
 ((
ut32_t
)0x08000000

	)

2195 
	#CAN_F3R1_FB28
 ((
ut32_t
)0x10000000

	)

2196 
	#CAN_F3R1_FB29
 ((
ut32_t
)0x20000000

	)

2197 
	#CAN_F3R1_FB30
 ((
ut32_t
)0x40000000

	)

2198 
	#CAN_F3R1_FB31
 ((
ut32_t
)0x80000000

	)

2201 
	#CAN_F4R1_FB0
 ((
ut32_t
)0x00000001

	)

2202 
	#CAN_F4R1_FB1
 ((
ut32_t
)0x00000002

	)

2203 
	#CAN_F4R1_FB2
 ((
ut32_t
)0x00000004

	)

2204 
	#CAN_F4R1_FB3
 ((
ut32_t
)0x00000008

	)

2205 
	#CAN_F4R1_FB4
 ((
ut32_t
)0x00000010

	)

2206 
	#CAN_F4R1_FB5
 ((
ut32_t
)0x00000020

	)

2207 
	#CAN_F4R1_FB6
 ((
ut32_t
)0x00000040

	)

2208 
	#CAN_F4R1_FB7
 ((
ut32_t
)0x00000080

	)

2209 
	#CAN_F4R1_FB8
 ((
ut32_t
)0x00000100

	)

2210 
	#CAN_F4R1_FB9
 ((
ut32_t
)0x00000200

	)

2211 
	#CAN_F4R1_FB10
 ((
ut32_t
)0x00000400

	)

2212 
	#CAN_F4R1_FB11
 ((
ut32_t
)0x00000800

	)

2213 
	#CAN_F4R1_FB12
 ((
ut32_t
)0x00001000

	)

2214 
	#CAN_F4R1_FB13
 ((
ut32_t
)0x00002000

	)

2215 
	#CAN_F4R1_FB14
 ((
ut32_t
)0x00004000

	)

2216 
	#CAN_F4R1_FB15
 ((
ut32_t
)0x00008000

	)

2217 
	#CAN_F4R1_FB16
 ((
ut32_t
)0x00010000

	)

2218 
	#CAN_F4R1_FB17
 ((
ut32_t
)0x00020000

	)

2219 
	#CAN_F4R1_FB18
 ((
ut32_t
)0x00040000

	)

2220 
	#CAN_F4R1_FB19
 ((
ut32_t
)0x00080000

	)

2221 
	#CAN_F4R1_FB20
 ((
ut32_t
)0x00100000

	)

2222 
	#CAN_F4R1_FB21
 ((
ut32_t
)0x00200000

	)

2223 
	#CAN_F4R1_FB22
 ((
ut32_t
)0x00400000

	)

2224 
	#CAN_F4R1_FB23
 ((
ut32_t
)0x00800000

	)

2225 
	#CAN_F4R1_FB24
 ((
ut32_t
)0x01000000

	)

2226 
	#CAN_F4R1_FB25
 ((
ut32_t
)0x02000000

	)

2227 
	#CAN_F4R1_FB26
 ((
ut32_t
)0x04000000

	)

2228 
	#CAN_F4R1_FB27
 ((
ut32_t
)0x08000000

	)

2229 
	#CAN_F4R1_FB28
 ((
ut32_t
)0x10000000

	)

2230 
	#CAN_F4R1_FB29
 ((
ut32_t
)0x20000000

	)

2231 
	#CAN_F4R1_FB30
 ((
ut32_t
)0x40000000

	)

2232 
	#CAN_F4R1_FB31
 ((
ut32_t
)0x80000000

	)

2235 
	#CAN_F5R1_FB0
 ((
ut32_t
)0x00000001

	)

2236 
	#CAN_F5R1_FB1
 ((
ut32_t
)0x00000002

	)

2237 
	#CAN_F5R1_FB2
 ((
ut32_t
)0x00000004

	)

2238 
	#CAN_F5R1_FB3
 ((
ut32_t
)0x00000008

	)

2239 
	#CAN_F5R1_FB4
 ((
ut32_t
)0x00000010

	)

2240 
	#CAN_F5R1_FB5
 ((
ut32_t
)0x00000020

	)

2241 
	#CAN_F5R1_FB6
 ((
ut32_t
)0x00000040

	)

2242 
	#CAN_F5R1_FB7
 ((
ut32_t
)0x00000080

	)

2243 
	#CAN_F5R1_FB8
 ((
ut32_t
)0x00000100

	)

2244 
	#CAN_F5R1_FB9
 ((
ut32_t
)0x00000200

	)

2245 
	#CAN_F5R1_FB10
 ((
ut32_t
)0x00000400

	)

2246 
	#CAN_F5R1_FB11
 ((
ut32_t
)0x00000800

	)

2247 
	#CAN_F5R1_FB12
 ((
ut32_t
)0x00001000

	)

2248 
	#CAN_F5R1_FB13
 ((
ut32_t
)0x00002000

	)

2249 
	#CAN_F5R1_FB14
 ((
ut32_t
)0x00004000

	)

2250 
	#CAN_F5R1_FB15
 ((
ut32_t
)0x00008000

	)

2251 
	#CAN_F5R1_FB16
 ((
ut32_t
)0x00010000

	)

2252 
	#CAN_F5R1_FB17
 ((
ut32_t
)0x00020000

	)

2253 
	#CAN_F5R1_FB18
 ((
ut32_t
)0x00040000

	)

2254 
	#CAN_F5R1_FB19
 ((
ut32_t
)0x00080000

	)

2255 
	#CAN_F5R1_FB20
 ((
ut32_t
)0x00100000

	)

2256 
	#CAN_F5R1_FB21
 ((
ut32_t
)0x00200000

	)

2257 
	#CAN_F5R1_FB22
 ((
ut32_t
)0x00400000

	)

2258 
	#CAN_F5R1_FB23
 ((
ut32_t
)0x00800000

	)

2259 
	#CAN_F5R1_FB24
 ((
ut32_t
)0x01000000

	)

2260 
	#CAN_F5R1_FB25
 ((
ut32_t
)0x02000000

	)

2261 
	#CAN_F5R1_FB26
 ((
ut32_t
)0x04000000

	)

2262 
	#CAN_F5R1_FB27
 ((
ut32_t
)0x08000000

	)

2263 
	#CAN_F5R1_FB28
 ((
ut32_t
)0x10000000

	)

2264 
	#CAN_F5R1_FB29
 ((
ut32_t
)0x20000000

	)

2265 
	#CAN_F5R1_FB30
 ((
ut32_t
)0x40000000

	)

2266 
	#CAN_F5R1_FB31
 ((
ut32_t
)0x80000000

	)

2269 
	#CAN_F6R1_FB0
 ((
ut32_t
)0x00000001

	)

2270 
	#CAN_F6R1_FB1
 ((
ut32_t
)0x00000002

	)

2271 
	#CAN_F6R1_FB2
 ((
ut32_t
)0x00000004

	)

2272 
	#CAN_F6R1_FB3
 ((
ut32_t
)0x00000008

	)

2273 
	#CAN_F6R1_FB4
 ((
ut32_t
)0x00000010

	)

2274 
	#CAN_F6R1_FB5
 ((
ut32_t
)0x00000020

	)

2275 
	#CAN_F6R1_FB6
 ((
ut32_t
)0x00000040

	)

2276 
	#CAN_F6R1_FB7
 ((
ut32_t
)0x00000080

	)

2277 
	#CAN_F6R1_FB8
 ((
ut32_t
)0x00000100

	)

2278 
	#CAN_F6R1_FB9
 ((
ut32_t
)0x00000200

	)

2279 
	#CAN_F6R1_FB10
 ((
ut32_t
)0x00000400

	)

2280 
	#CAN_F6R1_FB11
 ((
ut32_t
)0x00000800

	)

2281 
	#CAN_F6R1_FB12
 ((
ut32_t
)0x00001000

	)

2282 
	#CAN_F6R1_FB13
 ((
ut32_t
)0x00002000

	)

2283 
	#CAN_F6R1_FB14
 ((
ut32_t
)0x00004000

	)

2284 
	#CAN_F6R1_FB15
 ((
ut32_t
)0x00008000

	)

2285 
	#CAN_F6R1_FB16
 ((
ut32_t
)0x00010000

	)

2286 
	#CAN_F6R1_FB17
 ((
ut32_t
)0x00020000

	)

2287 
	#CAN_F6R1_FB18
 ((
ut32_t
)0x00040000

	)

2288 
	#CAN_F6R1_FB19
 ((
ut32_t
)0x00080000

	)

2289 
	#CAN_F6R1_FB20
 ((
ut32_t
)0x00100000

	)

2290 
	#CAN_F6R1_FB21
 ((
ut32_t
)0x00200000

	)

2291 
	#CAN_F6R1_FB22
 ((
ut32_t
)0x00400000

	)

2292 
	#CAN_F6R1_FB23
 ((
ut32_t
)0x00800000

	)

2293 
	#CAN_F6R1_FB24
 ((
ut32_t
)0x01000000

	)

2294 
	#CAN_F6R1_FB25
 ((
ut32_t
)0x02000000

	)

2295 
	#CAN_F6R1_FB26
 ((
ut32_t
)0x04000000

	)

2296 
	#CAN_F6R1_FB27
 ((
ut32_t
)0x08000000

	)

2297 
	#CAN_F6R1_FB28
 ((
ut32_t
)0x10000000

	)

2298 
	#CAN_F6R1_FB29
 ((
ut32_t
)0x20000000

	)

2299 
	#CAN_F6R1_FB30
 ((
ut32_t
)0x40000000

	)

2300 
	#CAN_F6R1_FB31
 ((
ut32_t
)0x80000000

	)

2303 
	#CAN_F7R1_FB0
 ((
ut32_t
)0x00000001

	)

2304 
	#CAN_F7R1_FB1
 ((
ut32_t
)0x00000002

	)

2305 
	#CAN_F7R1_FB2
 ((
ut32_t
)0x00000004

	)

2306 
	#CAN_F7R1_FB3
 ((
ut32_t
)0x00000008

	)

2307 
	#CAN_F7R1_FB4
 ((
ut32_t
)0x00000010

	)

2308 
	#CAN_F7R1_FB5
 ((
ut32_t
)0x00000020

	)

2309 
	#CAN_F7R1_FB6
 ((
ut32_t
)0x00000040

	)

2310 
	#CAN_F7R1_FB7
 ((
ut32_t
)0x00000080

	)

2311 
	#CAN_F7R1_FB8
 ((
ut32_t
)0x00000100

	)

2312 
	#CAN_F7R1_FB9
 ((
ut32_t
)0x00000200

	)

2313 
	#CAN_F7R1_FB10
 ((
ut32_t
)0x00000400

	)

2314 
	#CAN_F7R1_FB11
 ((
ut32_t
)0x00000800

	)

2315 
	#CAN_F7R1_FB12
 ((
ut32_t
)0x00001000

	)

2316 
	#CAN_F7R1_FB13
 ((
ut32_t
)0x00002000

	)

2317 
	#CAN_F7R1_FB14
 ((
ut32_t
)0x00004000

	)

2318 
	#CAN_F7R1_FB15
 ((
ut32_t
)0x00008000

	)

2319 
	#CAN_F7R1_FB16
 ((
ut32_t
)0x00010000

	)

2320 
	#CAN_F7R1_FB17
 ((
ut32_t
)0x00020000

	)

2321 
	#CAN_F7R1_FB18
 ((
ut32_t
)0x00040000

	)

2322 
	#CAN_F7R1_FB19
 ((
ut32_t
)0x00080000

	)

2323 
	#CAN_F7R1_FB20
 ((
ut32_t
)0x00100000

	)

2324 
	#CAN_F7R1_FB21
 ((
ut32_t
)0x00200000

	)

2325 
	#CAN_F7R1_FB22
 ((
ut32_t
)0x00400000

	)

2326 
	#CAN_F7R1_FB23
 ((
ut32_t
)0x00800000

	)

2327 
	#CAN_F7R1_FB24
 ((
ut32_t
)0x01000000

	)

2328 
	#CAN_F7R1_FB25
 ((
ut32_t
)0x02000000

	)

2329 
	#CAN_F7R1_FB26
 ((
ut32_t
)0x04000000

	)

2330 
	#CAN_F7R1_FB27
 ((
ut32_t
)0x08000000

	)

2331 
	#CAN_F7R1_FB28
 ((
ut32_t
)0x10000000

	)

2332 
	#CAN_F7R1_FB29
 ((
ut32_t
)0x20000000

	)

2333 
	#CAN_F7R1_FB30
 ((
ut32_t
)0x40000000

	)

2334 
	#CAN_F7R1_FB31
 ((
ut32_t
)0x80000000

	)

2337 
	#CAN_F8R1_FB0
 ((
ut32_t
)0x00000001

	)

2338 
	#CAN_F8R1_FB1
 ((
ut32_t
)0x00000002

	)

2339 
	#CAN_F8R1_FB2
 ((
ut32_t
)0x00000004

	)

2340 
	#CAN_F8R1_FB3
 ((
ut32_t
)0x00000008

	)

2341 
	#CAN_F8R1_FB4
 ((
ut32_t
)0x00000010

	)

2342 
	#CAN_F8R1_FB5
 ((
ut32_t
)0x00000020

	)

2343 
	#CAN_F8R1_FB6
 ((
ut32_t
)0x00000040

	)

2344 
	#CAN_F8R1_FB7
 ((
ut32_t
)0x00000080

	)

2345 
	#CAN_F8R1_FB8
 ((
ut32_t
)0x00000100

	)

2346 
	#CAN_F8R1_FB9
 ((
ut32_t
)0x00000200

	)

2347 
	#CAN_F8R1_FB10
 ((
ut32_t
)0x00000400

	)

2348 
	#CAN_F8R1_FB11
 ((
ut32_t
)0x00000800

	)

2349 
	#CAN_F8R1_FB12
 ((
ut32_t
)0x00001000

	)

2350 
	#CAN_F8R1_FB13
 ((
ut32_t
)0x00002000

	)

2351 
	#CAN_F8R1_FB14
 ((
ut32_t
)0x00004000

	)

2352 
	#CAN_F8R1_FB15
 ((
ut32_t
)0x00008000

	)

2353 
	#CAN_F8R1_FB16
 ((
ut32_t
)0x00010000

	)

2354 
	#CAN_F8R1_FB17
 ((
ut32_t
)0x00020000

	)

2355 
	#CAN_F8R1_FB18
 ((
ut32_t
)0x00040000

	)

2356 
	#CAN_F8R1_FB19
 ((
ut32_t
)0x00080000

	)

2357 
	#CAN_F8R1_FB20
 ((
ut32_t
)0x00100000

	)

2358 
	#CAN_F8R1_FB21
 ((
ut32_t
)0x00200000

	)

2359 
	#CAN_F8R1_FB22
 ((
ut32_t
)0x00400000

	)

2360 
	#CAN_F8R1_FB23
 ((
ut32_t
)0x00800000

	)

2361 
	#CAN_F8R1_FB24
 ((
ut32_t
)0x01000000

	)

2362 
	#CAN_F8R1_FB25
 ((
ut32_t
)0x02000000

	)

2363 
	#CAN_F8R1_FB26
 ((
ut32_t
)0x04000000

	)

2364 
	#CAN_F8R1_FB27
 ((
ut32_t
)0x08000000

	)

2365 
	#CAN_F8R1_FB28
 ((
ut32_t
)0x10000000

	)

2366 
	#CAN_F8R1_FB29
 ((
ut32_t
)0x20000000

	)

2367 
	#CAN_F8R1_FB30
 ((
ut32_t
)0x40000000

	)

2368 
	#CAN_F8R1_FB31
 ((
ut32_t
)0x80000000

	)

2371 
	#CAN_F9R1_FB0
 ((
ut32_t
)0x00000001

	)

2372 
	#CAN_F9R1_FB1
 ((
ut32_t
)0x00000002

	)

2373 
	#CAN_F9R1_FB2
 ((
ut32_t
)0x00000004

	)

2374 
	#CAN_F9R1_FB3
 ((
ut32_t
)0x00000008

	)

2375 
	#CAN_F9R1_FB4
 ((
ut32_t
)0x00000010

	)

2376 
	#CAN_F9R1_FB5
 ((
ut32_t
)0x00000020

	)

2377 
	#CAN_F9R1_FB6
 ((
ut32_t
)0x00000040

	)

2378 
	#CAN_F9R1_FB7
 ((
ut32_t
)0x00000080

	)

2379 
	#CAN_F9R1_FB8
 ((
ut32_t
)0x00000100

	)

2380 
	#CAN_F9R1_FB9
 ((
ut32_t
)0x00000200

	)

2381 
	#CAN_F9R1_FB10
 ((
ut32_t
)0x00000400

	)

2382 
	#CAN_F9R1_FB11
 ((
ut32_t
)0x00000800

	)

2383 
	#CAN_F9R1_FB12
 ((
ut32_t
)0x00001000

	)

2384 
	#CAN_F9R1_FB13
 ((
ut32_t
)0x00002000

	)

2385 
	#CAN_F9R1_FB14
 ((
ut32_t
)0x00004000

	)

2386 
	#CAN_F9R1_FB15
 ((
ut32_t
)0x00008000

	)

2387 
	#CAN_F9R1_FB16
 ((
ut32_t
)0x00010000

	)

2388 
	#CAN_F9R1_FB17
 ((
ut32_t
)0x00020000

	)

2389 
	#CAN_F9R1_FB18
 ((
ut32_t
)0x00040000

	)

2390 
	#CAN_F9R1_FB19
 ((
ut32_t
)0x00080000

	)

2391 
	#CAN_F9R1_FB20
 ((
ut32_t
)0x00100000

	)

2392 
	#CAN_F9R1_FB21
 ((
ut32_t
)0x00200000

	)

2393 
	#CAN_F9R1_FB22
 ((
ut32_t
)0x00400000

	)

2394 
	#CAN_F9R1_FB23
 ((
ut32_t
)0x00800000

	)

2395 
	#CAN_F9R1_FB24
 ((
ut32_t
)0x01000000

	)

2396 
	#CAN_F9R1_FB25
 ((
ut32_t
)0x02000000

	)

2397 
	#CAN_F9R1_FB26
 ((
ut32_t
)0x04000000

	)

2398 
	#CAN_F9R1_FB27
 ((
ut32_t
)0x08000000

	)

2399 
	#CAN_F9R1_FB28
 ((
ut32_t
)0x10000000

	)

2400 
	#CAN_F9R1_FB29
 ((
ut32_t
)0x20000000

	)

2401 
	#CAN_F9R1_FB30
 ((
ut32_t
)0x40000000

	)

2402 
	#CAN_F9R1_FB31
 ((
ut32_t
)0x80000000

	)

2405 
	#CAN_F10R1_FB0
 ((
ut32_t
)0x00000001

	)

2406 
	#CAN_F10R1_FB1
 ((
ut32_t
)0x00000002

	)

2407 
	#CAN_F10R1_FB2
 ((
ut32_t
)0x00000004

	)

2408 
	#CAN_F10R1_FB3
 ((
ut32_t
)0x00000008

	)

2409 
	#CAN_F10R1_FB4
 ((
ut32_t
)0x00000010

	)

2410 
	#CAN_F10R1_FB5
 ((
ut32_t
)0x00000020

	)

2411 
	#CAN_F10R1_FB6
 ((
ut32_t
)0x00000040

	)

2412 
	#CAN_F10R1_FB7
 ((
ut32_t
)0x00000080

	)

2413 
	#CAN_F10R1_FB8
 ((
ut32_t
)0x00000100

	)

2414 
	#CAN_F10R1_FB9
 ((
ut32_t
)0x00000200

	)

2415 
	#CAN_F10R1_FB10
 ((
ut32_t
)0x00000400

	)

2416 
	#CAN_F10R1_FB11
 ((
ut32_t
)0x00000800

	)

2417 
	#CAN_F10R1_FB12
 ((
ut32_t
)0x00001000

	)

2418 
	#CAN_F10R1_FB13
 ((
ut32_t
)0x00002000

	)

2419 
	#CAN_F10R1_FB14
 ((
ut32_t
)0x00004000

	)

2420 
	#CAN_F10R1_FB15
 ((
ut32_t
)0x00008000

	)

2421 
	#CAN_F10R1_FB16
 ((
ut32_t
)0x00010000

	)

2422 
	#CAN_F10R1_FB17
 ((
ut32_t
)0x00020000

	)

2423 
	#CAN_F10R1_FB18
 ((
ut32_t
)0x00040000

	)

2424 
	#CAN_F10R1_FB19
 ((
ut32_t
)0x00080000

	)

2425 
	#CAN_F10R1_FB20
 ((
ut32_t
)0x00100000

	)

2426 
	#CAN_F10R1_FB21
 ((
ut32_t
)0x00200000

	)

2427 
	#CAN_F10R1_FB22
 ((
ut32_t
)0x00400000

	)

2428 
	#CAN_F10R1_FB23
 ((
ut32_t
)0x00800000

	)

2429 
	#CAN_F10R1_FB24
 ((
ut32_t
)0x01000000

	)

2430 
	#CAN_F10R1_FB25
 ((
ut32_t
)0x02000000

	)

2431 
	#CAN_F10R1_FB26
 ((
ut32_t
)0x04000000

	)

2432 
	#CAN_F10R1_FB27
 ((
ut32_t
)0x08000000

	)

2433 
	#CAN_F10R1_FB28
 ((
ut32_t
)0x10000000

	)

2434 
	#CAN_F10R1_FB29
 ((
ut32_t
)0x20000000

	)

2435 
	#CAN_F10R1_FB30
 ((
ut32_t
)0x40000000

	)

2436 
	#CAN_F10R1_FB31
 ((
ut32_t
)0x80000000

	)

2439 
	#CAN_F11R1_FB0
 ((
ut32_t
)0x00000001

	)

2440 
	#CAN_F11R1_FB1
 ((
ut32_t
)0x00000002

	)

2441 
	#CAN_F11R1_FB2
 ((
ut32_t
)0x00000004

	)

2442 
	#CAN_F11R1_FB3
 ((
ut32_t
)0x00000008

	)

2443 
	#CAN_F11R1_FB4
 ((
ut32_t
)0x00000010

	)

2444 
	#CAN_F11R1_FB5
 ((
ut32_t
)0x00000020

	)

2445 
	#CAN_F11R1_FB6
 ((
ut32_t
)0x00000040

	)

2446 
	#CAN_F11R1_FB7
 ((
ut32_t
)0x00000080

	)

2447 
	#CAN_F11R1_FB8
 ((
ut32_t
)0x00000100

	)

2448 
	#CAN_F11R1_FB9
 ((
ut32_t
)0x00000200

	)

2449 
	#CAN_F11R1_FB10
 ((
ut32_t
)0x00000400

	)

2450 
	#CAN_F11R1_FB11
 ((
ut32_t
)0x00000800

	)

2451 
	#CAN_F11R1_FB12
 ((
ut32_t
)0x00001000

	)

2452 
	#CAN_F11R1_FB13
 ((
ut32_t
)0x00002000

	)

2453 
	#CAN_F11R1_FB14
 ((
ut32_t
)0x00004000

	)

2454 
	#CAN_F11R1_FB15
 ((
ut32_t
)0x00008000

	)

2455 
	#CAN_F11R1_FB16
 ((
ut32_t
)0x00010000

	)

2456 
	#CAN_F11R1_FB17
 ((
ut32_t
)0x00020000

	)

2457 
	#CAN_F11R1_FB18
 ((
ut32_t
)0x00040000

	)

2458 
	#CAN_F11R1_FB19
 ((
ut32_t
)0x00080000

	)

2459 
	#CAN_F11R1_FB20
 ((
ut32_t
)0x00100000

	)

2460 
	#CAN_F11R1_FB21
 ((
ut32_t
)0x00200000

	)

2461 
	#CAN_F11R1_FB22
 ((
ut32_t
)0x00400000

	)

2462 
	#CAN_F11R1_FB23
 ((
ut32_t
)0x00800000

	)

2463 
	#CAN_F11R1_FB24
 ((
ut32_t
)0x01000000

	)

2464 
	#CAN_F11R1_FB25
 ((
ut32_t
)0x02000000

	)

2465 
	#CAN_F11R1_FB26
 ((
ut32_t
)0x04000000

	)

2466 
	#CAN_F11R1_FB27
 ((
ut32_t
)0x08000000

	)

2467 
	#CAN_F11R1_FB28
 ((
ut32_t
)0x10000000

	)

2468 
	#CAN_F11R1_FB29
 ((
ut32_t
)0x20000000

	)

2469 
	#CAN_F11R1_FB30
 ((
ut32_t
)0x40000000

	)

2470 
	#CAN_F11R1_FB31
 ((
ut32_t
)0x80000000

	)

2473 
	#CAN_F12R1_FB0
 ((
ut32_t
)0x00000001

	)

2474 
	#CAN_F12R1_FB1
 ((
ut32_t
)0x00000002

	)

2475 
	#CAN_F12R1_FB2
 ((
ut32_t
)0x00000004

	)

2476 
	#CAN_F12R1_FB3
 ((
ut32_t
)0x00000008

	)

2477 
	#CAN_F12R1_FB4
 ((
ut32_t
)0x00000010

	)

2478 
	#CAN_F12R1_FB5
 ((
ut32_t
)0x00000020

	)

2479 
	#CAN_F12R1_FB6
 ((
ut32_t
)0x00000040

	)

2480 
	#CAN_F12R1_FB7
 ((
ut32_t
)0x00000080

	)

2481 
	#CAN_F12R1_FB8
 ((
ut32_t
)0x00000100

	)

2482 
	#CAN_F12R1_FB9
 ((
ut32_t
)0x00000200

	)

2483 
	#CAN_F12R1_FB10
 ((
ut32_t
)0x00000400

	)

2484 
	#CAN_F12R1_FB11
 ((
ut32_t
)0x00000800

	)

2485 
	#CAN_F12R1_FB12
 ((
ut32_t
)0x00001000

	)

2486 
	#CAN_F12R1_FB13
 ((
ut32_t
)0x00002000

	)

2487 
	#CAN_F12R1_FB14
 ((
ut32_t
)0x00004000

	)

2488 
	#CAN_F12R1_FB15
 ((
ut32_t
)0x00008000

	)

2489 
	#CAN_F12R1_FB16
 ((
ut32_t
)0x00010000

	)

2490 
	#CAN_F12R1_FB17
 ((
ut32_t
)0x00020000

	)

2491 
	#CAN_F12R1_FB18
 ((
ut32_t
)0x00040000

	)

2492 
	#CAN_F12R1_FB19
 ((
ut32_t
)0x00080000

	)

2493 
	#CAN_F12R1_FB20
 ((
ut32_t
)0x00100000

	)

2494 
	#CAN_F12R1_FB21
 ((
ut32_t
)0x00200000

	)

2495 
	#CAN_F12R1_FB22
 ((
ut32_t
)0x00400000

	)

2496 
	#CAN_F12R1_FB23
 ((
ut32_t
)0x00800000

	)

2497 
	#CAN_F12R1_FB24
 ((
ut32_t
)0x01000000

	)

2498 
	#CAN_F12R1_FB25
 ((
ut32_t
)0x02000000

	)

2499 
	#CAN_F12R1_FB26
 ((
ut32_t
)0x04000000

	)

2500 
	#CAN_F12R1_FB27
 ((
ut32_t
)0x08000000

	)

2501 
	#CAN_F12R1_FB28
 ((
ut32_t
)0x10000000

	)

2502 
	#CAN_F12R1_FB29
 ((
ut32_t
)0x20000000

	)

2503 
	#CAN_F12R1_FB30
 ((
ut32_t
)0x40000000

	)

2504 
	#CAN_F12R1_FB31
 ((
ut32_t
)0x80000000

	)

2507 
	#CAN_F13R1_FB0
 ((
ut32_t
)0x00000001

	)

2508 
	#CAN_F13R1_FB1
 ((
ut32_t
)0x00000002

	)

2509 
	#CAN_F13R1_FB2
 ((
ut32_t
)0x00000004

	)

2510 
	#CAN_F13R1_FB3
 ((
ut32_t
)0x00000008

	)

2511 
	#CAN_F13R1_FB4
 ((
ut32_t
)0x00000010

	)

2512 
	#CAN_F13R1_FB5
 ((
ut32_t
)0x00000020

	)

2513 
	#CAN_F13R1_FB6
 ((
ut32_t
)0x00000040

	)

2514 
	#CAN_F13R1_FB7
 ((
ut32_t
)0x00000080

	)

2515 
	#CAN_F13R1_FB8
 ((
ut32_t
)0x00000100

	)

2516 
	#CAN_F13R1_FB9
 ((
ut32_t
)0x00000200

	)

2517 
	#CAN_F13R1_FB10
 ((
ut32_t
)0x00000400

	)

2518 
	#CAN_F13R1_FB11
 ((
ut32_t
)0x00000800

	)

2519 
	#CAN_F13R1_FB12
 ((
ut32_t
)0x00001000

	)

2520 
	#CAN_F13R1_FB13
 ((
ut32_t
)0x00002000

	)

2521 
	#CAN_F13R1_FB14
 ((
ut32_t
)0x00004000

	)

2522 
	#CAN_F13R1_FB15
 ((
ut32_t
)0x00008000

	)

2523 
	#CAN_F13R1_FB16
 ((
ut32_t
)0x00010000

	)

2524 
	#CAN_F13R1_FB17
 ((
ut32_t
)0x00020000

	)

2525 
	#CAN_F13R1_FB18
 ((
ut32_t
)0x00040000

	)

2526 
	#CAN_F13R1_FB19
 ((
ut32_t
)0x00080000

	)

2527 
	#CAN_F13R1_FB20
 ((
ut32_t
)0x00100000

	)

2528 
	#CAN_F13R1_FB21
 ((
ut32_t
)0x00200000

	)

2529 
	#CAN_F13R1_FB22
 ((
ut32_t
)0x00400000

	)

2530 
	#CAN_F13R1_FB23
 ((
ut32_t
)0x00800000

	)

2531 
	#CAN_F13R1_FB24
 ((
ut32_t
)0x01000000

	)

2532 
	#CAN_F13R1_FB25
 ((
ut32_t
)0x02000000

	)

2533 
	#CAN_F13R1_FB26
 ((
ut32_t
)0x04000000

	)

2534 
	#CAN_F13R1_FB27
 ((
ut32_t
)0x08000000

	)

2535 
	#CAN_F13R1_FB28
 ((
ut32_t
)0x10000000

	)

2536 
	#CAN_F13R1_FB29
 ((
ut32_t
)0x20000000

	)

2537 
	#CAN_F13R1_FB30
 ((
ut32_t
)0x40000000

	)

2538 
	#CAN_F13R1_FB31
 ((
ut32_t
)0x80000000

	)

2541 
	#CAN_F0R2_FB0
 ((
ut32_t
)0x00000001

	)

2542 
	#CAN_F0R2_FB1
 ((
ut32_t
)0x00000002

	)

2543 
	#CAN_F0R2_FB2
 ((
ut32_t
)0x00000004

	)

2544 
	#CAN_F0R2_FB3
 ((
ut32_t
)0x00000008

	)

2545 
	#CAN_F0R2_FB4
 ((
ut32_t
)0x00000010

	)

2546 
	#CAN_F0R2_FB5
 ((
ut32_t
)0x00000020

	)

2547 
	#CAN_F0R2_FB6
 ((
ut32_t
)0x00000040

	)

2548 
	#CAN_F0R2_FB7
 ((
ut32_t
)0x00000080

	)

2549 
	#CAN_F0R2_FB8
 ((
ut32_t
)0x00000100

	)

2550 
	#CAN_F0R2_FB9
 ((
ut32_t
)0x00000200

	)

2551 
	#CAN_F0R2_FB10
 ((
ut32_t
)0x00000400

	)

2552 
	#CAN_F0R2_FB11
 ((
ut32_t
)0x00000800

	)

2553 
	#CAN_F0R2_FB12
 ((
ut32_t
)0x00001000

	)

2554 
	#CAN_F0R2_FB13
 ((
ut32_t
)0x00002000

	)

2555 
	#CAN_F0R2_FB14
 ((
ut32_t
)0x00004000

	)

2556 
	#CAN_F0R2_FB15
 ((
ut32_t
)0x00008000

	)

2557 
	#CAN_F0R2_FB16
 ((
ut32_t
)0x00010000

	)

2558 
	#CAN_F0R2_FB17
 ((
ut32_t
)0x00020000

	)

2559 
	#CAN_F0R2_FB18
 ((
ut32_t
)0x00040000

	)

2560 
	#CAN_F0R2_FB19
 ((
ut32_t
)0x00080000

	)

2561 
	#CAN_F0R2_FB20
 ((
ut32_t
)0x00100000

	)

2562 
	#CAN_F0R2_FB21
 ((
ut32_t
)0x00200000

	)

2563 
	#CAN_F0R2_FB22
 ((
ut32_t
)0x00400000

	)

2564 
	#CAN_F0R2_FB23
 ((
ut32_t
)0x00800000

	)

2565 
	#CAN_F0R2_FB24
 ((
ut32_t
)0x01000000

	)

2566 
	#CAN_F0R2_FB25
 ((
ut32_t
)0x02000000

	)

2567 
	#CAN_F0R2_FB26
 ((
ut32_t
)0x04000000

	)

2568 
	#CAN_F0R2_FB27
 ((
ut32_t
)0x08000000

	)

2569 
	#CAN_F0R2_FB28
 ((
ut32_t
)0x10000000

	)

2570 
	#CAN_F0R2_FB29
 ((
ut32_t
)0x20000000

	)

2571 
	#CAN_F0R2_FB30
 ((
ut32_t
)0x40000000

	)

2572 
	#CAN_F0R2_FB31
 ((
ut32_t
)0x80000000

	)

2575 
	#CAN_F1R2_FB0
 ((
ut32_t
)0x00000001

	)

2576 
	#CAN_F1R2_FB1
 ((
ut32_t
)0x00000002

	)

2577 
	#CAN_F1R2_FB2
 ((
ut32_t
)0x00000004

	)

2578 
	#CAN_F1R2_FB3
 ((
ut32_t
)0x00000008

	)

2579 
	#CAN_F1R2_FB4
 ((
ut32_t
)0x00000010

	)

2580 
	#CAN_F1R2_FB5
 ((
ut32_t
)0x00000020

	)

2581 
	#CAN_F1R2_FB6
 ((
ut32_t
)0x00000040

	)

2582 
	#CAN_F1R2_FB7
 ((
ut32_t
)0x00000080

	)

2583 
	#CAN_F1R2_FB8
 ((
ut32_t
)0x00000100

	)

2584 
	#CAN_F1R2_FB9
 ((
ut32_t
)0x00000200

	)

2585 
	#CAN_F1R2_FB10
 ((
ut32_t
)0x00000400

	)

2586 
	#CAN_F1R2_FB11
 ((
ut32_t
)0x00000800

	)

2587 
	#CAN_F1R2_FB12
 ((
ut32_t
)0x00001000

	)

2588 
	#CAN_F1R2_FB13
 ((
ut32_t
)0x00002000

	)

2589 
	#CAN_F1R2_FB14
 ((
ut32_t
)0x00004000

	)

2590 
	#CAN_F1R2_FB15
 ((
ut32_t
)0x00008000

	)

2591 
	#CAN_F1R2_FB16
 ((
ut32_t
)0x00010000

	)

2592 
	#CAN_F1R2_FB17
 ((
ut32_t
)0x00020000

	)

2593 
	#CAN_F1R2_FB18
 ((
ut32_t
)0x00040000

	)

2594 
	#CAN_F1R2_FB19
 ((
ut32_t
)0x00080000

	)

2595 
	#CAN_F1R2_FB20
 ((
ut32_t
)0x00100000

	)

2596 
	#CAN_F1R2_FB21
 ((
ut32_t
)0x00200000

	)

2597 
	#CAN_F1R2_FB22
 ((
ut32_t
)0x00400000

	)

2598 
	#CAN_F1R2_FB23
 ((
ut32_t
)0x00800000

	)

2599 
	#CAN_F1R2_FB24
 ((
ut32_t
)0x01000000

	)

2600 
	#CAN_F1R2_FB25
 ((
ut32_t
)0x02000000

	)

2601 
	#CAN_F1R2_FB26
 ((
ut32_t
)0x04000000

	)

2602 
	#CAN_F1R2_FB27
 ((
ut32_t
)0x08000000

	)

2603 
	#CAN_F1R2_FB28
 ((
ut32_t
)0x10000000

	)

2604 
	#CAN_F1R2_FB29
 ((
ut32_t
)0x20000000

	)

2605 
	#CAN_F1R2_FB30
 ((
ut32_t
)0x40000000

	)

2606 
	#CAN_F1R2_FB31
 ((
ut32_t
)0x80000000

	)

2609 
	#CAN_F2R2_FB0
 ((
ut32_t
)0x00000001

	)

2610 
	#CAN_F2R2_FB1
 ((
ut32_t
)0x00000002

	)

2611 
	#CAN_F2R2_FB2
 ((
ut32_t
)0x00000004

	)

2612 
	#CAN_F2R2_FB3
 ((
ut32_t
)0x00000008

	)

2613 
	#CAN_F2R2_FB4
 ((
ut32_t
)0x00000010

	)

2614 
	#CAN_F2R2_FB5
 ((
ut32_t
)0x00000020

	)

2615 
	#CAN_F2R2_FB6
 ((
ut32_t
)0x00000040

	)

2616 
	#CAN_F2R2_FB7
 ((
ut32_t
)0x00000080

	)

2617 
	#CAN_F2R2_FB8
 ((
ut32_t
)0x00000100

	)

2618 
	#CAN_F2R2_FB9
 ((
ut32_t
)0x00000200

	)

2619 
	#CAN_F2R2_FB10
 ((
ut32_t
)0x00000400

	)

2620 
	#CAN_F2R2_FB11
 ((
ut32_t
)0x00000800

	)

2621 
	#CAN_F2R2_FB12
 ((
ut32_t
)0x00001000

	)

2622 
	#CAN_F2R2_FB13
 ((
ut32_t
)0x00002000

	)

2623 
	#CAN_F2R2_FB14
 ((
ut32_t
)0x00004000

	)

2624 
	#CAN_F2R2_FB15
 ((
ut32_t
)0x00008000

	)

2625 
	#CAN_F2R2_FB16
 ((
ut32_t
)0x00010000

	)

2626 
	#CAN_F2R2_FB17
 ((
ut32_t
)0x00020000

	)

2627 
	#CAN_F2R2_FB18
 ((
ut32_t
)0x00040000

	)

2628 
	#CAN_F2R2_FB19
 ((
ut32_t
)0x00080000

	)

2629 
	#CAN_F2R2_FB20
 ((
ut32_t
)0x00100000

	)

2630 
	#CAN_F2R2_FB21
 ((
ut32_t
)0x00200000

	)

2631 
	#CAN_F2R2_FB22
 ((
ut32_t
)0x00400000

	)

2632 
	#CAN_F2R2_FB23
 ((
ut32_t
)0x00800000

	)

2633 
	#CAN_F2R2_FB24
 ((
ut32_t
)0x01000000

	)

2634 
	#CAN_F2R2_FB25
 ((
ut32_t
)0x02000000

	)

2635 
	#CAN_F2R2_FB26
 ((
ut32_t
)0x04000000

	)

2636 
	#CAN_F2R2_FB27
 ((
ut32_t
)0x08000000

	)

2637 
	#CAN_F2R2_FB28
 ((
ut32_t
)0x10000000

	)

2638 
	#CAN_F2R2_FB29
 ((
ut32_t
)0x20000000

	)

2639 
	#CAN_F2R2_FB30
 ((
ut32_t
)0x40000000

	)

2640 
	#CAN_F2R2_FB31
 ((
ut32_t
)0x80000000

	)

2643 
	#CAN_F3R2_FB0
 ((
ut32_t
)0x00000001

	)

2644 
	#CAN_F3R2_FB1
 ((
ut32_t
)0x00000002

	)

2645 
	#CAN_F3R2_FB2
 ((
ut32_t
)0x00000004

	)

2646 
	#CAN_F3R2_FB3
 ((
ut32_t
)0x00000008

	)

2647 
	#CAN_F3R2_FB4
 ((
ut32_t
)0x00000010

	)

2648 
	#CAN_F3R2_FB5
 ((
ut32_t
)0x00000020

	)

2649 
	#CAN_F3R2_FB6
 ((
ut32_t
)0x00000040

	)

2650 
	#CAN_F3R2_FB7
 ((
ut32_t
)0x00000080

	)

2651 
	#CAN_F3R2_FB8
 ((
ut32_t
)0x00000100

	)

2652 
	#CAN_F3R2_FB9
 ((
ut32_t
)0x00000200

	)

2653 
	#CAN_F3R2_FB10
 ((
ut32_t
)0x00000400

	)

2654 
	#CAN_F3R2_FB11
 ((
ut32_t
)0x00000800

	)

2655 
	#CAN_F3R2_FB12
 ((
ut32_t
)0x00001000

	)

2656 
	#CAN_F3R2_FB13
 ((
ut32_t
)0x00002000

	)

2657 
	#CAN_F3R2_FB14
 ((
ut32_t
)0x00004000

	)

2658 
	#CAN_F3R2_FB15
 ((
ut32_t
)0x00008000

	)

2659 
	#CAN_F3R2_FB16
 ((
ut32_t
)0x00010000

	)

2660 
	#CAN_F3R2_FB17
 ((
ut32_t
)0x00020000

	)

2661 
	#CAN_F3R2_FB18
 ((
ut32_t
)0x00040000

	)

2662 
	#CAN_F3R2_FB19
 ((
ut32_t
)0x00080000

	)

2663 
	#CAN_F3R2_FB20
 ((
ut32_t
)0x00100000

	)

2664 
	#CAN_F3R2_FB21
 ((
ut32_t
)0x00200000

	)

2665 
	#CAN_F3R2_FB22
 ((
ut32_t
)0x00400000

	)

2666 
	#CAN_F3R2_FB23
 ((
ut32_t
)0x00800000

	)

2667 
	#CAN_F3R2_FB24
 ((
ut32_t
)0x01000000

	)

2668 
	#CAN_F3R2_FB25
 ((
ut32_t
)0x02000000

	)

2669 
	#CAN_F3R2_FB26
 ((
ut32_t
)0x04000000

	)

2670 
	#CAN_F3R2_FB27
 ((
ut32_t
)0x08000000

	)

2671 
	#CAN_F3R2_FB28
 ((
ut32_t
)0x10000000

	)

2672 
	#CAN_F3R2_FB29
 ((
ut32_t
)0x20000000

	)

2673 
	#CAN_F3R2_FB30
 ((
ut32_t
)0x40000000

	)

2674 
	#CAN_F3R2_FB31
 ((
ut32_t
)0x80000000

	)

2677 
	#CAN_F4R2_FB0
 ((
ut32_t
)0x00000001

	)

2678 
	#CAN_F4R2_FB1
 ((
ut32_t
)0x00000002

	)

2679 
	#CAN_F4R2_FB2
 ((
ut32_t
)0x00000004

	)

2680 
	#CAN_F4R2_FB3
 ((
ut32_t
)0x00000008

	)

2681 
	#CAN_F4R2_FB4
 ((
ut32_t
)0x00000010

	)

2682 
	#CAN_F4R2_FB5
 ((
ut32_t
)0x00000020

	)

2683 
	#CAN_F4R2_FB6
 ((
ut32_t
)0x00000040

	)

2684 
	#CAN_F4R2_FB7
 ((
ut32_t
)0x00000080

	)

2685 
	#CAN_F4R2_FB8
 ((
ut32_t
)0x00000100

	)

2686 
	#CAN_F4R2_FB9
 ((
ut32_t
)0x00000200

	)

2687 
	#CAN_F4R2_FB10
 ((
ut32_t
)0x00000400

	)

2688 
	#CAN_F4R2_FB11
 ((
ut32_t
)0x00000800

	)

2689 
	#CAN_F4R2_FB12
 ((
ut32_t
)0x00001000

	)

2690 
	#CAN_F4R2_FB13
 ((
ut32_t
)0x00002000

	)

2691 
	#CAN_F4R2_FB14
 ((
ut32_t
)0x00004000

	)

2692 
	#CAN_F4R2_FB15
 ((
ut32_t
)0x00008000

	)

2693 
	#CAN_F4R2_FB16
 ((
ut32_t
)0x00010000

	)

2694 
	#CAN_F4R2_FB17
 ((
ut32_t
)0x00020000

	)

2695 
	#CAN_F4R2_FB18
 ((
ut32_t
)0x00040000

	)

2696 
	#CAN_F4R2_FB19
 ((
ut32_t
)0x00080000

	)

2697 
	#CAN_F4R2_FB20
 ((
ut32_t
)0x00100000

	)

2698 
	#CAN_F4R2_FB21
 ((
ut32_t
)0x00200000

	)

2699 
	#CAN_F4R2_FB22
 ((
ut32_t
)0x00400000

	)

2700 
	#CAN_F4R2_FB23
 ((
ut32_t
)0x00800000

	)

2701 
	#CAN_F4R2_FB24
 ((
ut32_t
)0x01000000

	)

2702 
	#CAN_F4R2_FB25
 ((
ut32_t
)0x02000000

	)

2703 
	#CAN_F4R2_FB26
 ((
ut32_t
)0x04000000

	)

2704 
	#CAN_F4R2_FB27
 ((
ut32_t
)0x08000000

	)

2705 
	#CAN_F4R2_FB28
 ((
ut32_t
)0x10000000

	)

2706 
	#CAN_F4R2_FB29
 ((
ut32_t
)0x20000000

	)

2707 
	#CAN_F4R2_FB30
 ((
ut32_t
)0x40000000

	)

2708 
	#CAN_F4R2_FB31
 ((
ut32_t
)0x80000000

	)

2711 
	#CAN_F5R2_FB0
 ((
ut32_t
)0x00000001

	)

2712 
	#CAN_F5R2_FB1
 ((
ut32_t
)0x00000002

	)

2713 
	#CAN_F5R2_FB2
 ((
ut32_t
)0x00000004

	)

2714 
	#CAN_F5R2_FB3
 ((
ut32_t
)0x00000008

	)

2715 
	#CAN_F5R2_FB4
 ((
ut32_t
)0x00000010

	)

2716 
	#CAN_F5R2_FB5
 ((
ut32_t
)0x00000020

	)

2717 
	#CAN_F5R2_FB6
 ((
ut32_t
)0x00000040

	)

2718 
	#CAN_F5R2_FB7
 ((
ut32_t
)0x00000080

	)

2719 
	#CAN_F5R2_FB8
 ((
ut32_t
)0x00000100

	)

2720 
	#CAN_F5R2_FB9
 ((
ut32_t
)0x00000200

	)

2721 
	#CAN_F5R2_FB10
 ((
ut32_t
)0x00000400

	)

2722 
	#CAN_F5R2_FB11
 ((
ut32_t
)0x00000800

	)

2723 
	#CAN_F5R2_FB12
 ((
ut32_t
)0x00001000

	)

2724 
	#CAN_F5R2_FB13
 ((
ut32_t
)0x00002000

	)

2725 
	#CAN_F5R2_FB14
 ((
ut32_t
)0x00004000

	)

2726 
	#CAN_F5R2_FB15
 ((
ut32_t
)0x00008000

	)

2727 
	#CAN_F5R2_FB16
 ((
ut32_t
)0x00010000

	)

2728 
	#CAN_F5R2_FB17
 ((
ut32_t
)0x00020000

	)

2729 
	#CAN_F5R2_FB18
 ((
ut32_t
)0x00040000

	)

2730 
	#CAN_F5R2_FB19
 ((
ut32_t
)0x00080000

	)

2731 
	#CAN_F5R2_FB20
 ((
ut32_t
)0x00100000

	)

2732 
	#CAN_F5R2_FB21
 ((
ut32_t
)0x00200000

	)

2733 
	#CAN_F5R2_FB22
 ((
ut32_t
)0x00400000

	)

2734 
	#CAN_F5R2_FB23
 ((
ut32_t
)0x00800000

	)

2735 
	#CAN_F5R2_FB24
 ((
ut32_t
)0x01000000

	)

2736 
	#CAN_F5R2_FB25
 ((
ut32_t
)0x02000000

	)

2737 
	#CAN_F5R2_FB26
 ((
ut32_t
)0x04000000

	)

2738 
	#CAN_F5R2_FB27
 ((
ut32_t
)0x08000000

	)

2739 
	#CAN_F5R2_FB28
 ((
ut32_t
)0x10000000

	)

2740 
	#CAN_F5R2_FB29
 ((
ut32_t
)0x20000000

	)

2741 
	#CAN_F5R2_FB30
 ((
ut32_t
)0x40000000

	)

2742 
	#CAN_F5R2_FB31
 ((
ut32_t
)0x80000000

	)

2745 
	#CAN_F6R2_FB0
 ((
ut32_t
)0x00000001

	)

2746 
	#CAN_F6R2_FB1
 ((
ut32_t
)0x00000002

	)

2747 
	#CAN_F6R2_FB2
 ((
ut32_t
)0x00000004

	)

2748 
	#CAN_F6R2_FB3
 ((
ut32_t
)0x00000008

	)

2749 
	#CAN_F6R2_FB4
 ((
ut32_t
)0x00000010

	)

2750 
	#CAN_F6R2_FB5
 ((
ut32_t
)0x00000020

	)

2751 
	#CAN_F6R2_FB6
 ((
ut32_t
)0x00000040

	)

2752 
	#CAN_F6R2_FB7
 ((
ut32_t
)0x00000080

	)

2753 
	#CAN_F6R2_FB8
 ((
ut32_t
)0x00000100

	)

2754 
	#CAN_F6R2_FB9
 ((
ut32_t
)0x00000200

	)

2755 
	#CAN_F6R2_FB10
 ((
ut32_t
)0x00000400

	)

2756 
	#CAN_F6R2_FB11
 ((
ut32_t
)0x00000800

	)

2757 
	#CAN_F6R2_FB12
 ((
ut32_t
)0x00001000

	)

2758 
	#CAN_F6R2_FB13
 ((
ut32_t
)0x00002000

	)

2759 
	#CAN_F6R2_FB14
 ((
ut32_t
)0x00004000

	)

2760 
	#CAN_F6R2_FB15
 ((
ut32_t
)0x00008000

	)

2761 
	#CAN_F6R2_FB16
 ((
ut32_t
)0x00010000

	)

2762 
	#CAN_F6R2_FB17
 ((
ut32_t
)0x00020000

	)

2763 
	#CAN_F6R2_FB18
 ((
ut32_t
)0x00040000

	)

2764 
	#CAN_F6R2_FB19
 ((
ut32_t
)0x00080000

	)

2765 
	#CAN_F6R2_FB20
 ((
ut32_t
)0x00100000

	)

2766 
	#CAN_F6R2_FB21
 ((
ut32_t
)0x00200000

	)

2767 
	#CAN_F6R2_FB22
 ((
ut32_t
)0x00400000

	)

2768 
	#CAN_F6R2_FB23
 ((
ut32_t
)0x00800000

	)

2769 
	#CAN_F6R2_FB24
 ((
ut32_t
)0x01000000

	)

2770 
	#CAN_F6R2_FB25
 ((
ut32_t
)0x02000000

	)

2771 
	#CAN_F6R2_FB26
 ((
ut32_t
)0x04000000

	)

2772 
	#CAN_F6R2_FB27
 ((
ut32_t
)0x08000000

	)

2773 
	#CAN_F6R2_FB28
 ((
ut32_t
)0x10000000

	)

2774 
	#CAN_F6R2_FB29
 ((
ut32_t
)0x20000000

	)

2775 
	#CAN_F6R2_FB30
 ((
ut32_t
)0x40000000

	)

2776 
	#CAN_F6R2_FB31
 ((
ut32_t
)0x80000000

	)

2779 
	#CAN_F7R2_FB0
 ((
ut32_t
)0x00000001

	)

2780 
	#CAN_F7R2_FB1
 ((
ut32_t
)0x00000002

	)

2781 
	#CAN_F7R2_FB2
 ((
ut32_t
)0x00000004

	)

2782 
	#CAN_F7R2_FB3
 ((
ut32_t
)0x00000008

	)

2783 
	#CAN_F7R2_FB4
 ((
ut32_t
)0x00000010

	)

2784 
	#CAN_F7R2_FB5
 ((
ut32_t
)0x00000020

	)

2785 
	#CAN_F7R2_FB6
 ((
ut32_t
)0x00000040

	)

2786 
	#CAN_F7R2_FB7
 ((
ut32_t
)0x00000080

	)

2787 
	#CAN_F7R2_FB8
 ((
ut32_t
)0x00000100

	)

2788 
	#CAN_F7R2_FB9
 ((
ut32_t
)0x00000200

	)

2789 
	#CAN_F7R2_FB10
 ((
ut32_t
)0x00000400

	)

2790 
	#CAN_F7R2_FB11
 ((
ut32_t
)0x00000800

	)

2791 
	#CAN_F7R2_FB12
 ((
ut32_t
)0x00001000

	)

2792 
	#CAN_F7R2_FB13
 ((
ut32_t
)0x00002000

	)

2793 
	#CAN_F7R2_FB14
 ((
ut32_t
)0x00004000

	)

2794 
	#CAN_F7R2_FB15
 ((
ut32_t
)0x00008000

	)

2795 
	#CAN_F7R2_FB16
 ((
ut32_t
)0x00010000

	)

2796 
	#CAN_F7R2_FB17
 ((
ut32_t
)0x00020000

	)

2797 
	#CAN_F7R2_FB18
 ((
ut32_t
)0x00040000

	)

2798 
	#CAN_F7R2_FB19
 ((
ut32_t
)0x00080000

	)

2799 
	#CAN_F7R2_FB20
 ((
ut32_t
)0x00100000

	)

2800 
	#CAN_F7R2_FB21
 ((
ut32_t
)0x00200000

	)

2801 
	#CAN_F7R2_FB22
 ((
ut32_t
)0x00400000

	)

2802 
	#CAN_F7R2_FB23
 ((
ut32_t
)0x00800000

	)

2803 
	#CAN_F7R2_FB24
 ((
ut32_t
)0x01000000

	)

2804 
	#CAN_F7R2_FB25
 ((
ut32_t
)0x02000000

	)

2805 
	#CAN_F7R2_FB26
 ((
ut32_t
)0x04000000

	)

2806 
	#CAN_F7R2_FB27
 ((
ut32_t
)0x08000000

	)

2807 
	#CAN_F7R2_FB28
 ((
ut32_t
)0x10000000

	)

2808 
	#CAN_F7R2_FB29
 ((
ut32_t
)0x20000000

	)

2809 
	#CAN_F7R2_FB30
 ((
ut32_t
)0x40000000

	)

2810 
	#CAN_F7R2_FB31
 ((
ut32_t
)0x80000000

	)

2813 
	#CAN_F8R2_FB0
 ((
ut32_t
)0x00000001

	)

2814 
	#CAN_F8R2_FB1
 ((
ut32_t
)0x00000002

	)

2815 
	#CAN_F8R2_FB2
 ((
ut32_t
)0x00000004

	)

2816 
	#CAN_F8R2_FB3
 ((
ut32_t
)0x00000008

	)

2817 
	#CAN_F8R2_FB4
 ((
ut32_t
)0x00000010

	)

2818 
	#CAN_F8R2_FB5
 ((
ut32_t
)0x00000020

	)

2819 
	#CAN_F8R2_FB6
 ((
ut32_t
)0x00000040

	)

2820 
	#CAN_F8R2_FB7
 ((
ut32_t
)0x00000080

	)

2821 
	#CAN_F8R2_FB8
 ((
ut32_t
)0x00000100

	)

2822 
	#CAN_F8R2_FB9
 ((
ut32_t
)0x00000200

	)

2823 
	#CAN_F8R2_FB10
 ((
ut32_t
)0x00000400

	)

2824 
	#CAN_F8R2_FB11
 ((
ut32_t
)0x00000800

	)

2825 
	#CAN_F8R2_FB12
 ((
ut32_t
)0x00001000

	)

2826 
	#CAN_F8R2_FB13
 ((
ut32_t
)0x00002000

	)

2827 
	#CAN_F8R2_FB14
 ((
ut32_t
)0x00004000

	)

2828 
	#CAN_F8R2_FB15
 ((
ut32_t
)0x00008000

	)

2829 
	#CAN_F8R2_FB16
 ((
ut32_t
)0x00010000

	)

2830 
	#CAN_F8R2_FB17
 ((
ut32_t
)0x00020000

	)

2831 
	#CAN_F8R2_FB18
 ((
ut32_t
)0x00040000

	)

2832 
	#CAN_F8R2_FB19
 ((
ut32_t
)0x00080000

	)

2833 
	#CAN_F8R2_FB20
 ((
ut32_t
)0x00100000

	)

2834 
	#CAN_F8R2_FB21
 ((
ut32_t
)0x00200000

	)

2835 
	#CAN_F8R2_FB22
 ((
ut32_t
)0x00400000

	)

2836 
	#CAN_F8R2_FB23
 ((
ut32_t
)0x00800000

	)

2837 
	#CAN_F8R2_FB24
 ((
ut32_t
)0x01000000

	)

2838 
	#CAN_F8R2_FB25
 ((
ut32_t
)0x02000000

	)

2839 
	#CAN_F8R2_FB26
 ((
ut32_t
)0x04000000

	)

2840 
	#CAN_F8R2_FB27
 ((
ut32_t
)0x08000000

	)

2841 
	#CAN_F8R2_FB28
 ((
ut32_t
)0x10000000

	)

2842 
	#CAN_F8R2_FB29
 ((
ut32_t
)0x20000000

	)

2843 
	#CAN_F8R2_FB30
 ((
ut32_t
)0x40000000

	)

2844 
	#CAN_F8R2_FB31
 ((
ut32_t
)0x80000000

	)

2847 
	#CAN_F9R2_FB0
 ((
ut32_t
)0x00000001

	)

2848 
	#CAN_F9R2_FB1
 ((
ut32_t
)0x00000002

	)

2849 
	#CAN_F9R2_FB2
 ((
ut32_t
)0x00000004

	)

2850 
	#CAN_F9R2_FB3
 ((
ut32_t
)0x00000008

	)

2851 
	#CAN_F9R2_FB4
 ((
ut32_t
)0x00000010

	)

2852 
	#CAN_F9R2_FB5
 ((
ut32_t
)0x00000020

	)

2853 
	#CAN_F9R2_FB6
 ((
ut32_t
)0x00000040

	)

2854 
	#CAN_F9R2_FB7
 ((
ut32_t
)0x00000080

	)

2855 
	#CAN_F9R2_FB8
 ((
ut32_t
)0x00000100

	)

2856 
	#CAN_F9R2_FB9
 ((
ut32_t
)0x00000200

	)

2857 
	#CAN_F9R2_FB10
 ((
ut32_t
)0x00000400

	)

2858 
	#CAN_F9R2_FB11
 ((
ut32_t
)0x00000800

	)

2859 
	#CAN_F9R2_FB12
 ((
ut32_t
)0x00001000

	)

2860 
	#CAN_F9R2_FB13
 ((
ut32_t
)0x00002000

	)

2861 
	#CAN_F9R2_FB14
 ((
ut32_t
)0x00004000

	)

2862 
	#CAN_F9R2_FB15
 ((
ut32_t
)0x00008000

	)

2863 
	#CAN_F9R2_FB16
 ((
ut32_t
)0x00010000

	)

2864 
	#CAN_F9R2_FB17
 ((
ut32_t
)0x00020000

	)

2865 
	#CAN_F9R2_FB18
 ((
ut32_t
)0x00040000

	)

2866 
	#CAN_F9R2_FB19
 ((
ut32_t
)0x00080000

	)

2867 
	#CAN_F9R2_FB20
 ((
ut32_t
)0x00100000

	)

2868 
	#CAN_F9R2_FB21
 ((
ut32_t
)0x00200000

	)

2869 
	#CAN_F9R2_FB22
 ((
ut32_t
)0x00400000

	)

2870 
	#CAN_F9R2_FB23
 ((
ut32_t
)0x00800000

	)

2871 
	#CAN_F9R2_FB24
 ((
ut32_t
)0x01000000

	)

2872 
	#CAN_F9R2_FB25
 ((
ut32_t
)0x02000000

	)

2873 
	#CAN_F9R2_FB26
 ((
ut32_t
)0x04000000

	)

2874 
	#CAN_F9R2_FB27
 ((
ut32_t
)0x08000000

	)

2875 
	#CAN_F9R2_FB28
 ((
ut32_t
)0x10000000

	)

2876 
	#CAN_F9R2_FB29
 ((
ut32_t
)0x20000000

	)

2877 
	#CAN_F9R2_FB30
 ((
ut32_t
)0x40000000

	)

2878 
	#CAN_F9R2_FB31
 ((
ut32_t
)0x80000000

	)

2881 
	#CAN_F10R2_FB0
 ((
ut32_t
)0x00000001

	)

2882 
	#CAN_F10R2_FB1
 ((
ut32_t
)0x00000002

	)

2883 
	#CAN_F10R2_FB2
 ((
ut32_t
)0x00000004

	)

2884 
	#CAN_F10R2_FB3
 ((
ut32_t
)0x00000008

	)

2885 
	#CAN_F10R2_FB4
 ((
ut32_t
)0x00000010

	)

2886 
	#CAN_F10R2_FB5
 ((
ut32_t
)0x00000020

	)

2887 
	#CAN_F10R2_FB6
 ((
ut32_t
)0x00000040

	)

2888 
	#CAN_F10R2_FB7
 ((
ut32_t
)0x00000080

	)

2889 
	#CAN_F10R2_FB8
 ((
ut32_t
)0x00000100

	)

2890 
	#CAN_F10R2_FB9
 ((
ut32_t
)0x00000200

	)

2891 
	#CAN_F10R2_FB10
 ((
ut32_t
)0x00000400

	)

2892 
	#CAN_F10R2_FB11
 ((
ut32_t
)0x00000800

	)

2893 
	#CAN_F10R2_FB12
 ((
ut32_t
)0x00001000

	)

2894 
	#CAN_F10R2_FB13
 ((
ut32_t
)0x00002000

	)

2895 
	#CAN_F10R2_FB14
 ((
ut32_t
)0x00004000

	)

2896 
	#CAN_F10R2_FB15
 ((
ut32_t
)0x00008000

	)

2897 
	#CAN_F10R2_FB16
 ((
ut32_t
)0x00010000

	)

2898 
	#CAN_F10R2_FB17
 ((
ut32_t
)0x00020000

	)

2899 
	#CAN_F10R2_FB18
 ((
ut32_t
)0x00040000

	)

2900 
	#CAN_F10R2_FB19
 ((
ut32_t
)0x00080000

	)

2901 
	#CAN_F10R2_FB20
 ((
ut32_t
)0x00100000

	)

2902 
	#CAN_F10R2_FB21
 ((
ut32_t
)0x00200000

	)

2903 
	#CAN_F10R2_FB22
 ((
ut32_t
)0x00400000

	)

2904 
	#CAN_F10R2_FB23
 ((
ut32_t
)0x00800000

	)

2905 
	#CAN_F10R2_FB24
 ((
ut32_t
)0x01000000

	)

2906 
	#CAN_F10R2_FB25
 ((
ut32_t
)0x02000000

	)

2907 
	#CAN_F10R2_FB26
 ((
ut32_t
)0x04000000

	)

2908 
	#CAN_F10R2_FB27
 ((
ut32_t
)0x08000000

	)

2909 
	#CAN_F10R2_FB28
 ((
ut32_t
)0x10000000

	)

2910 
	#CAN_F10R2_FB29
 ((
ut32_t
)0x20000000

	)

2911 
	#CAN_F10R2_FB30
 ((
ut32_t
)0x40000000

	)

2912 
	#CAN_F10R2_FB31
 ((
ut32_t
)0x80000000

	)

2915 
	#CAN_F11R2_FB0
 ((
ut32_t
)0x00000001

	)

2916 
	#CAN_F11R2_FB1
 ((
ut32_t
)0x00000002

	)

2917 
	#CAN_F11R2_FB2
 ((
ut32_t
)0x00000004

	)

2918 
	#CAN_F11R2_FB3
 ((
ut32_t
)0x00000008

	)

2919 
	#CAN_F11R2_FB4
 ((
ut32_t
)0x00000010

	)

2920 
	#CAN_F11R2_FB5
 ((
ut32_t
)0x00000020

	)

2921 
	#CAN_F11R2_FB6
 ((
ut32_t
)0x00000040

	)

2922 
	#CAN_F11R2_FB7
 ((
ut32_t
)0x00000080

	)

2923 
	#CAN_F11R2_FB8
 ((
ut32_t
)0x00000100

	)

2924 
	#CAN_F11R2_FB9
 ((
ut32_t
)0x00000200

	)

2925 
	#CAN_F11R2_FB10
 ((
ut32_t
)0x00000400

	)

2926 
	#CAN_F11R2_FB11
 ((
ut32_t
)0x00000800

	)

2927 
	#CAN_F11R2_FB12
 ((
ut32_t
)0x00001000

	)

2928 
	#CAN_F11R2_FB13
 ((
ut32_t
)0x00002000

	)

2929 
	#CAN_F11R2_FB14
 ((
ut32_t
)0x00004000

	)

2930 
	#CAN_F11R2_FB15
 ((
ut32_t
)0x00008000

	)

2931 
	#CAN_F11R2_FB16
 ((
ut32_t
)0x00010000

	)

2932 
	#CAN_F11R2_FB17
 ((
ut32_t
)0x00020000

	)

2933 
	#CAN_F11R2_FB18
 ((
ut32_t
)0x00040000

	)

2934 
	#CAN_F11R2_FB19
 ((
ut32_t
)0x00080000

	)

2935 
	#CAN_F11R2_FB20
 ((
ut32_t
)0x00100000

	)

2936 
	#CAN_F11R2_FB21
 ((
ut32_t
)0x00200000

	)

2937 
	#CAN_F11R2_FB22
 ((
ut32_t
)0x00400000

	)

2938 
	#CAN_F11R2_FB23
 ((
ut32_t
)0x00800000

	)

2939 
	#CAN_F11R2_FB24
 ((
ut32_t
)0x01000000

	)

2940 
	#CAN_F11R2_FB25
 ((
ut32_t
)0x02000000

	)

2941 
	#CAN_F11R2_FB26
 ((
ut32_t
)0x04000000

	)

2942 
	#CAN_F11R2_FB27
 ((
ut32_t
)0x08000000

	)

2943 
	#CAN_F11R2_FB28
 ((
ut32_t
)0x10000000

	)

2944 
	#CAN_F11R2_FB29
 ((
ut32_t
)0x20000000

	)

2945 
	#CAN_F11R2_FB30
 ((
ut32_t
)0x40000000

	)

2946 
	#CAN_F11R2_FB31
 ((
ut32_t
)0x80000000

	)

2949 
	#CAN_F12R2_FB0
 ((
ut32_t
)0x00000001

	)

2950 
	#CAN_F12R2_FB1
 ((
ut32_t
)0x00000002

	)

2951 
	#CAN_F12R2_FB2
 ((
ut32_t
)0x00000004

	)

2952 
	#CAN_F12R2_FB3
 ((
ut32_t
)0x00000008

	)

2953 
	#CAN_F12R2_FB4
 ((
ut32_t
)0x00000010

	)

2954 
	#CAN_F12R2_FB5
 ((
ut32_t
)0x00000020

	)

2955 
	#CAN_F12R2_FB6
 ((
ut32_t
)0x00000040

	)

2956 
	#CAN_F12R2_FB7
 ((
ut32_t
)0x00000080

	)

2957 
	#CAN_F12R2_FB8
 ((
ut32_t
)0x00000100

	)

2958 
	#CAN_F12R2_FB9
 ((
ut32_t
)0x00000200

	)

2959 
	#CAN_F12R2_FB10
 ((
ut32_t
)0x00000400

	)

2960 
	#CAN_F12R2_FB11
 ((
ut32_t
)0x00000800

	)

2961 
	#CAN_F12R2_FB12
 ((
ut32_t
)0x00001000

	)

2962 
	#CAN_F12R2_FB13
 ((
ut32_t
)0x00002000

	)

2963 
	#CAN_F12R2_FB14
 ((
ut32_t
)0x00004000

	)

2964 
	#CAN_F12R2_FB15
 ((
ut32_t
)0x00008000

	)

2965 
	#CAN_F12R2_FB16
 ((
ut32_t
)0x00010000

	)

2966 
	#CAN_F12R2_FB17
 ((
ut32_t
)0x00020000

	)

2967 
	#CAN_F12R2_FB18
 ((
ut32_t
)0x00040000

	)

2968 
	#CAN_F12R2_FB19
 ((
ut32_t
)0x00080000

	)

2969 
	#CAN_F12R2_FB20
 ((
ut32_t
)0x00100000

	)

2970 
	#CAN_F12R2_FB21
 ((
ut32_t
)0x00200000

	)

2971 
	#CAN_F12R2_FB22
 ((
ut32_t
)0x00400000

	)

2972 
	#CAN_F12R2_FB23
 ((
ut32_t
)0x00800000

	)

2973 
	#CAN_F12R2_FB24
 ((
ut32_t
)0x01000000

	)

2974 
	#CAN_F12R2_FB25
 ((
ut32_t
)0x02000000

	)

2975 
	#CAN_F12R2_FB26
 ((
ut32_t
)0x04000000

	)

2976 
	#CAN_F12R2_FB27
 ((
ut32_t
)0x08000000

	)

2977 
	#CAN_F12R2_FB28
 ((
ut32_t
)0x10000000

	)

2978 
	#CAN_F12R2_FB29
 ((
ut32_t
)0x20000000

	)

2979 
	#CAN_F12R2_FB30
 ((
ut32_t
)0x40000000

	)

2980 
	#CAN_F12R2_FB31
 ((
ut32_t
)0x80000000

	)

2983 
	#CAN_F13R2_FB0
 ((
ut32_t
)0x00000001

	)

2984 
	#CAN_F13R2_FB1
 ((
ut32_t
)0x00000002

	)

2985 
	#CAN_F13R2_FB2
 ((
ut32_t
)0x00000004

	)

2986 
	#CAN_F13R2_FB3
 ((
ut32_t
)0x00000008

	)

2987 
	#CAN_F13R2_FB4
 ((
ut32_t
)0x00000010

	)

2988 
	#CAN_F13R2_FB5
 ((
ut32_t
)0x00000020

	)

2989 
	#CAN_F13R2_FB6
 ((
ut32_t
)0x00000040

	)

2990 
	#CAN_F13R2_FB7
 ((
ut32_t
)0x00000080

	)

2991 
	#CAN_F13R2_FB8
 ((
ut32_t
)0x00000100

	)

2992 
	#CAN_F13R2_FB9
 ((
ut32_t
)0x00000200

	)

2993 
	#CAN_F13R2_FB10
 ((
ut32_t
)0x00000400

	)

2994 
	#CAN_F13R2_FB11
 ((
ut32_t
)0x00000800

	)

2995 
	#CAN_F13R2_FB12
 ((
ut32_t
)0x00001000

	)

2996 
	#CAN_F13R2_FB13
 ((
ut32_t
)0x00002000

	)

2997 
	#CAN_F13R2_FB14
 ((
ut32_t
)0x00004000

	)

2998 
	#CAN_F13R2_FB15
 ((
ut32_t
)0x00008000

	)

2999 
	#CAN_F13R2_FB16
 ((
ut32_t
)0x00010000

	)

3000 
	#CAN_F13R2_FB17
 ((
ut32_t
)0x00020000

	)

3001 
	#CAN_F13R2_FB18
 ((
ut32_t
)0x00040000

	)

3002 
	#CAN_F13R2_FB19
 ((
ut32_t
)0x00080000

	)

3003 
	#CAN_F13R2_FB20
 ((
ut32_t
)0x00100000

	)

3004 
	#CAN_F13R2_FB21
 ((
ut32_t
)0x00200000

	)

3005 
	#CAN_F13R2_FB22
 ((
ut32_t
)0x00400000

	)

3006 
	#CAN_F13R2_FB23
 ((
ut32_t
)0x00800000

	)

3007 
	#CAN_F13R2_FB24
 ((
ut32_t
)0x01000000

	)

3008 
	#CAN_F13R2_FB25
 ((
ut32_t
)0x02000000

	)

3009 
	#CAN_F13R2_FB26
 ((
ut32_t
)0x04000000

	)

3010 
	#CAN_F13R2_FB27
 ((
ut32_t
)0x08000000

	)

3011 
	#CAN_F13R2_FB28
 ((
ut32_t
)0x10000000

	)

3012 
	#CAN_F13R2_FB29
 ((
ut32_t
)0x20000000

	)

3013 
	#CAN_F13R2_FB30
 ((
ut32_t
)0x40000000

	)

3014 
	#CAN_F13R2_FB31
 ((
ut32_t
)0x80000000

	)

3022 
	#CRC_DR_DR
 ((
ut32_t
)0xFFFFFFFF

	)

3026 
	#CRC_IDR_IDR
 ((
ut32_t
)0xFF

	)

3030 
	#CRC_CR_RESET
 ((
ut32_t
)0x01

	)

3038 
	#DAC_CR_EN1
 ((
ut32_t
)0x00000001

	)

3039 
	#DAC_CR_BOFF1
 ((
ut32_t
)0x00000002

	)

3040 
	#DAC_CR_TEN1
 ((
ut32_t
)0x00000004

	)

3042 
	#DAC_CR_TSEL1
 ((
ut32_t
)0x00000038

	)

3043 
	#DAC_CR_TSEL1_0
 ((
ut32_t
)0x00000008

	)

3044 
	#DAC_CR_TSEL1_1
 ((
ut32_t
)0x00000010

	)

3045 
	#DAC_CR_TSEL1_2
 ((
ut32_t
)0x00000020

	)

3047 
	#DAC_CR_WAVE1
 ((
ut32_t
)0x000000C0

	)

3048 
	#DAC_CR_WAVE1_0
 ((
ut32_t
)0x00000040

	)

3049 
	#DAC_CR_WAVE1_1
 ((
ut32_t
)0x00000080

	)

3051 
	#DAC_CR_MAMP1
 ((
ut32_t
)0x00000F00

	)

3052 
	#DAC_CR_MAMP1_0
 ((
ut32_t
)0x00000100

	)

3053 
	#DAC_CR_MAMP1_1
 ((
ut32_t
)0x00000200

	)

3054 
	#DAC_CR_MAMP1_2
 ((
ut32_t
)0x00000400

	)

3055 
	#DAC_CR_MAMP1_3
 ((
ut32_t
)0x00000800

	)

3057 
	#DAC_CR_DMAEN1
 ((
ut32_t
)0x00001000

	)

3058 
	#DAC_CR_EN2
 ((
ut32_t
)0x00010000

	)

3059 
	#DAC_CR_BOFF2
 ((
ut32_t
)0x00020000

	)

3060 
	#DAC_CR_TEN2
 ((
ut32_t
)0x00040000

	)

3062 
	#DAC_CR_TSEL2
 ((
ut32_t
)0x00380000

	)

3063 
	#DAC_CR_TSEL2_0
 ((
ut32_t
)0x00080000

	)

3064 
	#DAC_CR_TSEL2_1
 ((
ut32_t
)0x00100000

	)

3065 
	#DAC_CR_TSEL2_2
 ((
ut32_t
)0x00200000

	)

3067 
	#DAC_CR_WAVE2
 ((
ut32_t
)0x00C00000

	)

3068 
	#DAC_CR_WAVE2_0
 ((
ut32_t
)0x00400000

	)

3069 
	#DAC_CR_WAVE2_1
 ((
ut32_t
)0x00800000

	)

3071 
	#DAC_CR_MAMP2
 ((
ut32_t
)0x0F000000

	)

3072 
	#DAC_CR_MAMP2_0
 ((
ut32_t
)0x01000000

	)

3073 
	#DAC_CR_MAMP2_1
 ((
ut32_t
)0x02000000

	)

3074 
	#DAC_CR_MAMP2_2
 ((
ut32_t
)0x04000000

	)

3075 
	#DAC_CR_MAMP2_3
 ((
ut32_t
)0x08000000

	)

3077 
	#DAC_CR_DMAEN2
 ((
ut32_t
)0x10000000

	)

3080 
	#DAC_SWTRIGR_SWTRIG1
 ((
ut32_t
)0x01

	)

3081 
	#DAC_SWTRIGR_SWTRIG2
 ((
ut32_t
)0x02

	)

3084 
	#DAC_DHR12R1_DACC1DHR
 ((
ut32_t
)0x0FFF

	)

3087 
	#DAC_DHR12L1_DACC1DHR
 ((
ut32_t
)0xFFF0

	)

3090 
	#DAC_DHR8R1_DACC1DHR
 ((
ut32_t
)0xFF

	)

3093 
	#DAC_DHR12R2_DACC2DHR
 ((
ut32_t
)0x0FFF

	)

3096 
	#DAC_DHR12L2_DACC2DHR
 ((
ut32_t
)0xFFF0

	)

3099 
	#DAC_DHR8R2_DACC2DHR
 ((
ut32_t
)0xFF

	)

3102 
	#DAC_DHR12RD_DACC1DHR
 ((
ut32_t
)0x00000FFF

	)

3103 
	#DAC_DHR12RD_DACC2DHR
 ((
ut32_t
)0x0FFF0000

	)

3106 
	#DAC_DHR12LD_DACC1DHR
 ((
ut32_t
)0x0000FFF0

	)

3107 
	#DAC_DHR12LD_DACC2DHR
 ((
ut32_t
)0xFFF00000

	)

3110 
	#DAC_DHR8RD_DACC1DHR
 ((
ut32_t
)0x00FF

	)

3111 
	#DAC_DHR8RD_DACC2DHR
 ((
ut32_t
)0xFF00

	)

3114 
	#DAC_DOR1_DACC1DOR
 ((
ut32_t
)0x0FFF

	)

3117 
	#DAC_DOR2_DACC2DOR
 ((
ut32_t
)0x0FFF

	)

3120 
	#DAC_SR_DMAUDR1
 ((
ut32_t
)0x00002000

	)

3121 
	#DAC_SR_DMAUDR2
 ((
ut32_t
)0x20000000

	)

3135 
	#DCMI_CR_CAPTURE
 ((
ut32_t
)0x00000001)

	)

3136 
	#DCMI_CR_CM
 ((
ut32_t
)0x00000002)

	)

3137 
	#DCMI_CR_CROP
 ((
ut32_t
)0x00000004)

	)

3138 
	#DCMI_CR_JPEG
 ((
ut32_t
)0x00000008)

	)

3139 
	#DCMI_CR_ESS
 ((
ut32_t
)0x00000010)

	)

3140 
	#DCMI_CR_PCKPOL
 ((
ut32_t
)0x00000020)

	)

3141 
	#DCMI_CR_HSPOL
 ((
ut32_t
)0x00000040)

	)

3142 
	#DCMI_CR_VSPOL
 ((
ut32_t
)0x00000080)

	)

3143 
	#DCMI_CR_FCRC_0
 ((
ut32_t
)0x00000100)

	)

3144 
	#DCMI_CR_FCRC_1
 ((
ut32_t
)0x00000200)

	)

3145 
	#DCMI_CR_EDM_0
 ((
ut32_t
)0x00000400)

	)

3146 
	#DCMI_CR_EDM_1
 ((
ut32_t
)0x00000800)

	)

3147 
	#DCMI_CR_CRE
 ((
ut32_t
)0x00001000)

	)

3148 
	#DCMI_CR_ENABLE
 ((
ut32_t
)0x00004000)

	)

3151 
	#DCMI_SR_HSYNC
 ((
ut32_t
)0x00000001)

	)

3152 
	#DCMI_SR_VSYNC
 ((
ut32_t
)0x00000002)

	)

3153 
	#DCMI_SR_FNE
 ((
ut32_t
)0x00000004)

	)

3156 
	#DCMI_RISR_FRAME_RIS
 ((
ut32_t
)0x00000001)

	)

3157 
	#DCMI_RISR_OVF_RIS
 ((
ut32_t
)0x00000002)

	)

3158 
	#DCMI_RISR_ERR_RIS
 ((
ut32_t
)0x00000004)

	)

3159 
	#DCMI_RISR_VSYNC_RIS
 ((
ut32_t
)0x00000008)

	)

3160 
	#DCMI_RISR_LINE_RIS
 ((
ut32_t
)0x00000010)

	)

3163 
	#DCMI_IER_FRAME_IE
 ((
ut32_t
)0x00000001)

	)

3164 
	#DCMI_IER_OVF_IE
 ((
ut32_t
)0x00000002)

	)

3165 
	#DCMI_IER_ERR_IE
 ((
ut32_t
)0x00000004)

	)

3166 
	#DCMI_IER_VSYNC_IE
 ((
ut32_t
)0x00000008)

	)

3167 
	#DCMI_IER_LINE_IE
 ((
ut32_t
)0x00000010)

	)

3170 
	#DCMI_MISR_FRAME_MIS
 ((
ut32_t
)0x00000001)

	)

3171 
	#DCMI_MISR_OVF_MIS
 ((
ut32_t
)0x00000002)

	)

3172 
	#DCMI_MISR_ERR_MIS
 ((
ut32_t
)0x00000004)

	)

3173 
	#DCMI_MISR_VSYNC_MIS
 ((
ut32_t
)0x00000008)

	)

3174 
	#DCMI_MISR_LINE_MIS
 ((
ut32_t
)0x00000010)

	)

3177 
	#DCMI_ICR_FRAME_ISC
 ((
ut32_t
)0x00000001)

	)

3178 
	#DCMI_ICR_OVF_ISC
 ((
ut32_t
)0x00000002)

	)

3179 
	#DCMI_ICR_ERR_ISC
 ((
ut32_t
)0x00000004)

	)

3180 
	#DCMI_ICR_VSYNC_ISC
 ((
ut32_t
)0x00000008)

	)

3181 
	#DCMI_ICR_LINE_ISC
 ((
ut32_t
)0x00000010)

	)

3189 
	#DMA_SxCR_CHSEL
 ((
ut32_t
)0x0E000000)

	)

3190 
	#DMA_SxCR_CHSEL_0
 ((
ut32_t
)0x02000000)

	)

3191 
	#DMA_SxCR_CHSEL_1
 ((
ut32_t
)0x04000000)

	)

3192 
	#DMA_SxCR_CHSEL_2
 ((
ut32_t
)0x08000000)

	)

3193 
	#DMA_SxCR_MBURST
 ((
ut32_t
)0x01800000)

	)

3194 
	#DMA_SxCR_MBURST_0
 ((
ut32_t
)0x00800000)

	)

3195 
	#DMA_SxCR_MBURST_1
 ((
ut32_t
)0x01000000)

	)

3196 
	#DMA_SxCR_PBURST
 ((
ut32_t
)0x00600000)

	)

3197 
	#DMA_SxCR_PBURST_0
 ((
ut32_t
)0x00200000)

	)

3198 
	#DMA_SxCR_PBURST_1
 ((
ut32_t
)0x00400000)

	)

3199 
	#DMA_SxCR_ACK
 ((
ut32_t
)0x00100000)

	)

3200 
	#DMA_SxCR_CT
 ((
ut32_t
)0x00080000)

	)

3201 
	#DMA_SxCR_DBM
 ((
ut32_t
)0x00040000)

	)

3202 
	#DMA_SxCR_PL
 ((
ut32_t
)0x00030000)

	)

3203 
	#DMA_SxCR_PL_0
 ((
ut32_t
)0x00010000)

	)

3204 
	#DMA_SxCR_PL_1
 ((
ut32_t
)0x00020000)

	)

3205 
	#DMA_SxCR_PINCOS
 ((
ut32_t
)0x00008000)

	)

3206 
	#DMA_SxCR_MSIZE
 ((
ut32_t
)0x00006000)

	)

3207 
	#DMA_SxCR_MSIZE_0
 ((
ut32_t
)0x00002000)

	)

3208 
	#DMA_SxCR_MSIZE_1
 ((
ut32_t
)0x00004000)

	)

3209 
	#DMA_SxCR_PSIZE
 ((
ut32_t
)0x00001800)

	)

3210 
	#DMA_SxCR_PSIZE_0
 ((
ut32_t
)0x00000800)

	)

3211 
	#DMA_SxCR_PSIZE_1
 ((
ut32_t
)0x00001000)

	)

3212 
	#DMA_SxCR_MINC
 ((
ut32_t
)0x00000400)

	)

3213 
	#DMA_SxCR_PINC
 ((
ut32_t
)0x00000200)

	)

3214 
	#DMA_SxCR_CIRC
 ((
ut32_t
)0x00000100)

	)

3215 
	#DMA_SxCR_DIR
 ((
ut32_t
)0x000000C0)

	)

3216 
	#DMA_SxCR_DIR_0
 ((
ut32_t
)0x00000040)

	)

3217 
	#DMA_SxCR_DIR_1
 ((
ut32_t
)0x00000080)

	)

3218 
	#DMA_SxCR_PFCTRL
 ((
ut32_t
)0x00000020)

	)

3219 
	#DMA_SxCR_TCIE
 ((
ut32_t
)0x00000010)

	)

3220 
	#DMA_SxCR_HTIE
 ((
ut32_t
)0x00000008)

	)

3221 
	#DMA_SxCR_TEIE
 ((
ut32_t
)0x00000004)

	)

3222 
	#DMA_SxCR_DMEIE
 ((
ut32_t
)0x00000002)

	)

3223 
	#DMA_SxCR_EN
 ((
ut32_t
)0x00000001)

	)

3226 
	#DMA_SxNDT
 ((
ut32_t
)0x0000FFFF)

	)

3227 
	#DMA_SxNDT_0
 ((
ut32_t
)0x00000001)

	)

3228 
	#DMA_SxNDT_1
 ((
ut32_t
)0x00000002)

	)

3229 
	#DMA_SxNDT_2
 ((
ut32_t
)0x00000004)

	)

3230 
	#DMA_SxNDT_3
 ((
ut32_t
)0x00000008)

	)

3231 
	#DMA_SxNDT_4
 ((
ut32_t
)0x00000010)

	)

3232 
	#DMA_SxNDT_5
 ((
ut32_t
)0x00000020)

	)

3233 
	#DMA_SxNDT_6
 ((
ut32_t
)0x00000040)

	)

3234 
	#DMA_SxNDT_7
 ((
ut32_t
)0x00000080)

	)

3235 
	#DMA_SxNDT_8
 ((
ut32_t
)0x00000100)

	)

3236 
	#DMA_SxNDT_9
 ((
ut32_t
)0x00000200)

	)

3237 
	#DMA_SxNDT_10
 ((
ut32_t
)0x00000400)

	)

3238 
	#DMA_SxNDT_11
 ((
ut32_t
)0x00000800)

	)

3239 
	#DMA_SxNDT_12
 ((
ut32_t
)0x00001000)

	)

3240 
	#DMA_SxNDT_13
 ((
ut32_t
)0x00002000)

	)

3241 
	#DMA_SxNDT_14
 ((
ut32_t
)0x00004000)

	)

3242 
	#DMA_SxNDT_15
 ((
ut32_t
)0x00008000)

	)

3245 
	#DMA_SxFCR_FEIE
 ((
ut32_t
)0x00000080)

	)

3246 
	#DMA_SxFCR_FS
 ((
ut32_t
)0x00000038)

	)

3247 
	#DMA_SxFCR_FS_0
 ((
ut32_t
)0x00000008)

	)

3248 
	#DMA_SxFCR_FS_1
 ((
ut32_t
)0x00000010)

	)

3249 
	#DMA_SxFCR_FS_2
 ((
ut32_t
)0x00000020)

	)

3250 
	#DMA_SxFCR_DMDIS
 ((
ut32_t
)0x00000004)

	)

3251 
	#DMA_SxFCR_FTH
 ((
ut32_t
)0x00000003)

	)

3252 
	#DMA_SxFCR_FTH_0
 ((
ut32_t
)0x00000001)

	)

3253 
	#DMA_SxFCR_FTH_1
 ((
ut32_t
)0x00000002)

	)

3256 
	#DMA_LISR_TCIF3
 ((
ut32_t
)0x08000000)

	)

3257 
	#DMA_LISR_HTIF3
 ((
ut32_t
)0x04000000)

	)

3258 
	#DMA_LISR_TEIF3
 ((
ut32_t
)0x02000000)

	)

3259 
	#DMA_LISR_DMEIF3
 ((
ut32_t
)0x01000000)

	)

3260 
	#DMA_LISR_FEIF3
 ((
ut32_t
)0x00400000)

	)

3261 
	#DMA_LISR_TCIF2
 ((
ut32_t
)0x00200000)

	)

3262 
	#DMA_LISR_HTIF2
 ((
ut32_t
)0x00100000)

	)

3263 
	#DMA_LISR_TEIF2
 ((
ut32_t
)0x00080000)

	)

3264 
	#DMA_LISR_DMEIF2
 ((
ut32_t
)0x00040000)

	)

3265 
	#DMA_LISR_FEIF2
 ((
ut32_t
)0x00010000)

	)

3266 
	#DMA_LISR_TCIF1
 ((
ut32_t
)0x00000800)

	)

3267 
	#DMA_LISR_HTIF1
 ((
ut32_t
)0x00000400)

	)

3268 
	#DMA_LISR_TEIF1
 ((
ut32_t
)0x00000200)

	)

3269 
	#DMA_LISR_DMEIF1
 ((
ut32_t
)0x00000100)

	)

3270 
	#DMA_LISR_FEIF1
 ((
ut32_t
)0x00000040)

	)

3271 
	#DMA_LISR_TCIF0
 ((
ut32_t
)0x00000020)

	)

3272 
	#DMA_LISR_HTIF0
 ((
ut32_t
)0x00000010)

	)

3273 
	#DMA_LISR_TEIF0
 ((
ut32_t
)0x00000008)

	)

3274 
	#DMA_LISR_DMEIF0
 ((
ut32_t
)0x00000004)

	)

3275 
	#DMA_LISR_FEIF0
 ((
ut32_t
)0x00000001)

	)

3278 
	#DMA_HISR_TCIF7
 ((
ut32_t
)0x08000000)

	)

3279 
	#DMA_HISR_HTIF7
 ((
ut32_t
)0x04000000)

	)

3280 
	#DMA_HISR_TEIF7
 ((
ut32_t
)0x02000000)

	)

3281 
	#DMA_HISR_DMEIF7
 ((
ut32_t
)0x01000000)

	)

3282 
	#DMA_HISR_FEIF7
 ((
ut32_t
)0x00400000)

	)

3283 
	#DMA_HISR_TCIF6
 ((
ut32_t
)0x00200000)

	)

3284 
	#DMA_HISR_HTIF6
 ((
ut32_t
)0x00100000)

	)

3285 
	#DMA_HISR_TEIF6
 ((
ut32_t
)0x00080000)

	)

3286 
	#DMA_HISR_DMEIF6
 ((
ut32_t
)0x00040000)

	)

3287 
	#DMA_HISR_FEIF6
 ((
ut32_t
)0x00010000)

	)

3288 
	#DMA_HISR_TCIF5
 ((
ut32_t
)0x00000800)

	)

3289 
	#DMA_HISR_HTIF5
 ((
ut32_t
)0x00000400)

	)

3290 
	#DMA_HISR_TEIF5
 ((
ut32_t
)0x00000200)

	)

3291 
	#DMA_HISR_DMEIF5
 ((
ut32_t
)0x00000100)

	)

3292 
	#DMA_HISR_FEIF5
 ((
ut32_t
)0x00000040)

	)

3293 
	#DMA_HISR_TCIF4
 ((
ut32_t
)0x00000020)

	)

3294 
	#DMA_HISR_HTIF4
 ((
ut32_t
)0x00000010)

	)

3295 
	#DMA_HISR_TEIF4
 ((
ut32_t
)0x00000008)

	)

3296 
	#DMA_HISR_DMEIF4
 ((
ut32_t
)0x00000004)

	)

3297 
	#DMA_HISR_FEIF4
 ((
ut32_t
)0x00000001)

	)

3300 
	#DMA_LIFCR_CTCIF3
 ((
ut32_t
)0x08000000)

	)

3301 
	#DMA_LIFCR_CHTIF3
 ((
ut32_t
)0x04000000)

	)

3302 
	#DMA_LIFCR_CTEIF3
 ((
ut32_t
)0x02000000)

	)

3303 
	#DMA_LIFCR_CDMEIF3
 ((
ut32_t
)0x01000000)

	)

3304 
	#DMA_LIFCR_CFEIF3
 ((
ut32_t
)0x00400000)

	)

3305 
	#DMA_LIFCR_CTCIF2
 ((
ut32_t
)0x00200000)

	)

3306 
	#DMA_LIFCR_CHTIF2
 ((
ut32_t
)0x00100000)

	)

3307 
	#DMA_LIFCR_CTEIF2
 ((
ut32_t
)0x00080000)

	)

3308 
	#DMA_LIFCR_CDMEIF2
 ((
ut32_t
)0x00040000)

	)

3309 
	#DMA_LIFCR_CFEIF2
 ((
ut32_t
)0x00010000)

	)

3310 
	#DMA_LIFCR_CTCIF1
 ((
ut32_t
)0x00000800)

	)

3311 
	#DMA_LIFCR_CHTIF1
 ((
ut32_t
)0x00000400)

	)

3312 
	#DMA_LIFCR_CTEIF1
 ((
ut32_t
)0x00000200)

	)

3313 
	#DMA_LIFCR_CDMEIF1
 ((
ut32_t
)0x00000100)

	)

3314 
	#DMA_LIFCR_CFEIF1
 ((
ut32_t
)0x00000040)

	)

3315 
	#DMA_LIFCR_CTCIF0
 ((
ut32_t
)0x00000020)

	)

3316 
	#DMA_LIFCR_CHTIF0
 ((
ut32_t
)0x00000010)

	)

3317 
	#DMA_LIFCR_CTEIF0
 ((
ut32_t
)0x00000008)

	)

3318 
	#DMA_LIFCR_CDMEIF0
 ((
ut32_t
)0x00000004)

	)

3319 
	#DMA_LIFCR_CFEIF0
 ((
ut32_t
)0x00000001)

	)

3322 
	#DMA_HIFCR_CTCIF7
 ((
ut32_t
)0x08000000)

	)

3323 
	#DMA_HIFCR_CHTIF7
 ((
ut32_t
)0x04000000)

	)

3324 
	#DMA_HIFCR_CTEIF7
 ((
ut32_t
)0x02000000)

	)

3325 
	#DMA_HIFCR_CDMEIF7
 ((
ut32_t
)0x01000000)

	)

3326 
	#DMA_HIFCR_CFEIF7
 ((
ut32_t
)0x00400000)

	)

3327 
	#DMA_HIFCR_CTCIF6
 ((
ut32_t
)0x00200000)

	)

3328 
	#DMA_HIFCR_CHTIF6
 ((
ut32_t
)0x00100000)

	)

3329 
	#DMA_HIFCR_CTEIF6
 ((
ut32_t
)0x00080000)

	)

3330 
	#DMA_HIFCR_CDMEIF6
 ((
ut32_t
)0x00040000)

	)

3331 
	#DMA_HIFCR_CFEIF6
 ((
ut32_t
)0x00010000)

	)

3332 
	#DMA_HIFCR_CTCIF5
 ((
ut32_t
)0x00000800)

	)

3333 
	#DMA_HIFCR_CHTIF5
 ((
ut32_t
)0x00000400)

	)

3334 
	#DMA_HIFCR_CTEIF5
 ((
ut32_t
)0x00000200)

	)

3335 
	#DMA_HIFCR_CDMEIF5
 ((
ut32_t
)0x00000100)

	)

3336 
	#DMA_HIFCR_CFEIF5
 ((
ut32_t
)0x00000040)

	)

3337 
	#DMA_HIFCR_CTCIF4
 ((
ut32_t
)0x00000020)

	)

3338 
	#DMA_HIFCR_CHTIF4
 ((
ut32_t
)0x00000010)

	)

3339 
	#DMA_HIFCR_CTEIF4
 ((
ut32_t
)0x00000008)

	)

3340 
	#DMA_HIFCR_CDMEIF4
 ((
ut32_t
)0x00000004)

	)

3341 
	#DMA_HIFCR_CFEIF4
 ((
ut32_t
)0x00000001)

	)

3352 
	#DMA2D_CR_START
 ((
ut32_t
)0x00000001

	)

3353 
	#DMA2D_CR_SUSP
 ((
ut32_t
)0x00000002

	)

3354 
	#DMA2D_CR_ABORT
 ((
ut32_t
)0x00000004

	)

3355 
	#DMA2D_CR_TEIE
 ((
ut32_t
)0x00000100

	)

3356 
	#DMA2D_CR_TCIE
 ((
ut32_t
)0x00000200

	)

3357 
	#DMA2D_CR_TWIE
 ((
ut32_t
)0x00000400

	)

3358 
	#DMA2D_CR_CAEIE
 ((
ut32_t
)0x00000800

	)

3359 
	#DMA2D_CR_CTCIE
 ((
ut32_t
)0x00001000

	)

3360 
	#DMA2D_CR_CEIE
 ((
ut32_t
)0x00002000

	)

3361 
	#DMA2D_CR_MODE
 ((
ut32_t
)0x00030000

	)

3365 
	#DMA2D_ISR_TEIF
 ((
ut32_t
)0x00000001

	)

3366 
	#DMA2D_ISR_TCIF
 ((
ut32_t
)0x00000002

	)

3367 
	#DMA2D_ISR_TWIF
 ((
ut32_t
)0x00000004

	)

3368 
	#DMA2D_ISR_CAEIF
 ((
ut32_t
)0x00000008

	)

3369 
	#DMA2D_ISR_CTCIF
 ((
ut32_t
)0x00000010

	)

3370 
	#DMA2D_ISR_CEIF
 ((
ut32_t
)0x00000020

	)

3374 
	#DMA2D_IFSR_CTEIF
 ((
ut32_t
)0x00000001

	)

3375 
	#DMA2D_IFSR_CTCIF
 ((
ut32_t
)0x00000002

	)

3376 
	#DMA2D_IFSR_CTWIF
 ((
ut32_t
)0x00000004

	)

3377 
	#DMA2D_IFSR_CCAEIF
 ((
ut32_t
)0x00000008

	)

3378 
	#DMA2D_IFSR_CCTCIF
 ((
ut32_t
)0x00000010

	)

3379 
	#DMA2D_IFSR_CCEIF
 ((
ut32_t
)0x00000020

	)

3383 
	#DMA2D_FGMAR_MA
 ((
ut32_t
)0xFFFFFFFF

	)

3387 
	#DMA2D_FGOR_LO
 ((
ut32_t
)0x00003FFF

	)

3391 
	#DMA2D_BGMAR_MA
 ((
ut32_t
)0xFFFFFFFF

	)

3395 
	#DMA2D_BGOR_LO
 ((
ut32_t
)0x00003FFF

	)

3399 
	#DMA2D_FGPFCCR_CM
 ((
ut32_t
)0x0000000F

	)

3400 
	#DMA2D_FGPFCCR_CCM
 ((
ut32_t
)0x00000010

	)

3401 
	#DMA2D_FGPFCCR_START
 ((
ut32_t
)0x00000020

	)

3402 
	#DMA2D_FGPFCCR_CS
 ((
ut32_t
)0x0000FF00

	)

3403 
	#DMA2D_FGPFCCR_AM
 ((
ut32_t
)0x00030000

	)

3404 
	#DMA2D_FGPFCCR_ALPHA
 ((
ut32_t
)0xFF000000

	)

3408 
	#DMA2D_FGCOLR_BLUE
 ((
ut32_t
)0x000000FF

	)

3409 
	#DMA2D_FGCOLR_GREEN
 ((
ut32_t
)0x0000FF00

	)

3410 
	#DMA2D_FGCOLR_RED
 ((
ut32_t
)0x00FF0000

	)

3414 
	#DMA2D_BGPFCCR_CM
 ((
ut32_t
)0x0000000F

	)

3415 
	#DMA2D_BGPFCCR_CCM
 ((
ut32_t
)0x00000010

	)

3416 
	#DMA2D_BGPFCCR_START
 ((
ut32_t
)0x00000020

	)

3417 
	#DMA2D_BGPFCCR_CS
 ((
ut32_t
)0x0000FF00

	)

3418 
	#DMA2D_BGPFCCR_AM
 ((
ut32_t
)0x00030000

	)

3419 
	#DMA2D_BGPFCCR_ALPHA
 ((
ut32_t
)0xFF000000

	)

3423 
	#DMA2D_BGCOLR_BLUE
 ((
ut32_t
)0x000000FF

	)

3424 
	#DMA2D_BGCOLR_GREEN
 ((
ut32_t
)0x0000FF00

	)

3425 
	#DMA2D_BGCOLR_RED
 ((
ut32_t
)0x00FF0000

	)

3429 
	#DMA2D_FGCMAR_MA
 ((
ut32_t
)0xFFFFFFFF

	)

3433 
	#DMA2D_BGCMAR_MA
 ((
ut32_t
)0xFFFFFFFF

	)

3437 
	#DMA2D_OPFCCR_CM
 ((
ut32_t
)0x00000007

	)

3443 
	#DMA2D_OCOLR_BLUE_1
 ((
ut32_t
)0x000000FF

	)

3444 
	#DMA2D_OCOLR_GREEN_1
 ((
ut32_t
)0x0000FF00

	)

3445 
	#DMA2D_OCOLR_RED_1
 ((
ut32_t
)0x00FF0000

	)

3446 
	#DMA2D_OCOLR_ALPHA_1
 ((
ut32_t
)0xFF000000

	)

3449 
	#DMA2D_OCOLR_BLUE_2
 ((
ut32_t
)0x0000001F

	)

3450 
	#DMA2D_OCOLR_GREEN_2
 ((
ut32_t
)0x000007E0

	)

3451 
	#DMA2D_OCOLR_RED_2
 ((
ut32_t
)0x0000F800

	)

3454 
	#DMA2D_OCOLR_BLUE_3
 ((
ut32_t
)0x0000001F

	)

3455 
	#DMA2D_OCOLR_GREEN_3
 ((
ut32_t
)0x000003E0

	)

3456 
	#DMA2D_OCOLR_RED_3
 ((
ut32_t
)0x00007C00

	)

3457 
	#DMA2D_OCOLR_ALPHA_3
 ((
ut32_t
)0x00008000

	)

3460 
	#DMA2D_OCOLR_BLUE_4
 ((
ut32_t
)0x0000000F

	)

3461 
	#DMA2D_OCOLR_GREEN_4
 ((
ut32_t
)0x000000F0

	)

3462 
	#DMA2D_OCOLR_RED_4
 ((
ut32_t
)0x00000F00

	)

3463 
	#DMA2D_OCOLR_ALPHA_4
 ((
ut32_t
)0x0000F000

	)

3467 
	#DMA2D_OMAR_MA
 ((
ut32_t
)0xFFFFFFFF

	)

3471 
	#DMA2D_OOR_LO
 ((
ut32_t
)0x00003FFF

	)

3475 
	#DMA2D_NLR_NL
 ((
ut32_t
)0x0000FFFF

	)

3476 
	#DMA2D_NLR_PL
 ((
ut32_t
)0x3FFF0000

	)

3480 
	#DMA2D_LWR_LW
 ((
ut32_t
)0x0000FFFF

	)

3484 
	#DMA2D_AMTCR_EN
 ((
ut32_t
)0x00000001

	)

3485 
	#DMA2D_AMTCR_DT
 ((
ut32_t
)0x0000FF00

	)

3500 
	#EXTI_IMR_MR0
 ((
ut32_t
)0x00000001

	)

3501 
	#EXTI_IMR_MR1
 ((
ut32_t
)0x00000002

	)

3502 
	#EXTI_IMR_MR2
 ((
ut32_t
)0x00000004

	)

3503 
	#EXTI_IMR_MR3
 ((
ut32_t
)0x00000008

	)

3504 
	#EXTI_IMR_MR4
 ((
ut32_t
)0x00000010

	)

3505 
	#EXTI_IMR_MR5
 ((
ut32_t
)0x00000020

	)

3506 
	#EXTI_IMR_MR6
 ((
ut32_t
)0x00000040

	)

3507 
	#EXTI_IMR_MR7
 ((
ut32_t
)0x00000080

	)

3508 
	#EXTI_IMR_MR8
 ((
ut32_t
)0x00000100

	)

3509 
	#EXTI_IMR_MR9
 ((
ut32_t
)0x00000200

	)

3510 
	#EXTI_IMR_MR10
 ((
ut32_t
)0x00000400

	)

3511 
	#EXTI_IMR_MR11
 ((
ut32_t
)0x00000800

	)

3512 
	#EXTI_IMR_MR12
 ((
ut32_t
)0x00001000

	)

3513 
	#EXTI_IMR_MR13
 ((
ut32_t
)0x00002000

	)

3514 
	#EXTI_IMR_MR14
 ((
ut32_t
)0x00004000

	)

3515 
	#EXTI_IMR_MR15
 ((
ut32_t
)0x00008000

	)

3516 
	#EXTI_IMR_MR16
 ((
ut32_t
)0x00010000

	)

3517 
	#EXTI_IMR_MR17
 ((
ut32_t
)0x00020000

	)

3518 
	#EXTI_IMR_MR18
 ((
ut32_t
)0x00040000

	)

3519 
	#EXTI_IMR_MR19
 ((
ut32_t
)0x00080000

	)

3520 
	#EXTI_IMR_MR20
 ((
ut32_t
)0x00100000

	)

3521 
	#EXTI_IMR_MR21
 ((
ut32_t
)0x00200000

	)

3522 
	#EXTI_IMR_MR22
 ((
ut32_t
)0x00400000

	)

3525 
	#EXTI_EMR_MR0
 ((
ut32_t
)0x00000001

	)

3526 
	#EXTI_EMR_MR1
 ((
ut32_t
)0x00000002

	)

3527 
	#EXTI_EMR_MR2
 ((
ut32_t
)0x00000004

	)

3528 
	#EXTI_EMR_MR3
 ((
ut32_t
)0x00000008

	)

3529 
	#EXTI_EMR_MR4
 ((
ut32_t
)0x00000010

	)

3530 
	#EXTI_EMR_MR5
 ((
ut32_t
)0x00000020

	)

3531 
	#EXTI_EMR_MR6
 ((
ut32_t
)0x00000040

	)

3532 
	#EXTI_EMR_MR7
 ((
ut32_t
)0x00000080

	)

3533 
	#EXTI_EMR_MR8
 ((
ut32_t
)0x00000100

	)

3534 
	#EXTI_EMR_MR9
 ((
ut32_t
)0x00000200

	)

3535 
	#EXTI_EMR_MR10
 ((
ut32_t
)0x00000400

	)

3536 
	#EXTI_EMR_MR11
 ((
ut32_t
)0x00000800

	)

3537 
	#EXTI_EMR_MR12
 ((
ut32_t
)0x00001000

	)

3538 
	#EXTI_EMR_MR13
 ((
ut32_t
)0x00002000

	)

3539 
	#EXTI_EMR_MR14
 ((
ut32_t
)0x00004000

	)

3540 
	#EXTI_EMR_MR15
 ((
ut32_t
)0x00008000

	)

3541 
	#EXTI_EMR_MR16
 ((
ut32_t
)0x00010000

	)

3542 
	#EXTI_EMR_MR17
 ((
ut32_t
)0x00020000

	)

3543 
	#EXTI_EMR_MR18
 ((
ut32_t
)0x00040000

	)

3544 
	#EXTI_EMR_MR19
 ((
ut32_t
)0x00080000

	)

3545 
	#EXTI_EMR_MR20
 ((
ut32_t
)0x00100000

	)

3546 
	#EXTI_EMR_MR21
 ((
ut32_t
)0x00200000

	)

3547 
	#EXTI_EMR_MR22
 ((
ut32_t
)0x00400000

	)

3550 
	#EXTI_RTSR_TR0
 ((
ut32_t
)0x00000001

	)

3551 
	#EXTI_RTSR_TR1
 ((
ut32_t
)0x00000002

	)

3552 
	#EXTI_RTSR_TR2
 ((
ut32_t
)0x00000004

	)

3553 
	#EXTI_RTSR_TR3
 ((
ut32_t
)0x00000008

	)

3554 
	#EXTI_RTSR_TR4
 ((
ut32_t
)0x00000010

	)

3555 
	#EXTI_RTSR_TR5
 ((
ut32_t
)0x00000020

	)

3556 
	#EXTI_RTSR_TR6
 ((
ut32_t
)0x00000040

	)

3557 
	#EXTI_RTSR_TR7
 ((
ut32_t
)0x00000080

	)

3558 
	#EXTI_RTSR_TR8
 ((
ut32_t
)0x00000100

	)

3559 
	#EXTI_RTSR_TR9
 ((
ut32_t
)0x00000200

	)

3560 
	#EXTI_RTSR_TR10
 ((
ut32_t
)0x00000400

	)

3561 
	#EXTI_RTSR_TR11
 ((
ut32_t
)0x00000800

	)

3562 
	#EXTI_RTSR_TR12
 ((
ut32_t
)0x00001000

	)

3563 
	#EXTI_RTSR_TR13
 ((
ut32_t
)0x00002000

	)

3564 
	#EXTI_RTSR_TR14
 ((
ut32_t
)0x00004000

	)

3565 
	#EXTI_RTSR_TR15
 ((
ut32_t
)0x00008000

	)

3566 
	#EXTI_RTSR_TR16
 ((
ut32_t
)0x00010000

	)

3567 
	#EXTI_RTSR_TR17
 ((
ut32_t
)0x00020000

	)

3568 
	#EXTI_RTSR_TR18
 ((
ut32_t
)0x00040000

	)

3569 
	#EXTI_RTSR_TR19
 ((
ut32_t
)0x00080000

	)

3570 
	#EXTI_RTSR_TR20
 ((
ut32_t
)0x00100000

	)

3571 
	#EXTI_RTSR_TR21
 ((
ut32_t
)0x00200000

	)

3572 
	#EXTI_RTSR_TR22
 ((
ut32_t
)0x00400000

	)

3575 
	#EXTI_FTSR_TR0
 ((
ut32_t
)0x00000001

	)

3576 
	#EXTI_FTSR_TR1
 ((
ut32_t
)0x00000002

	)

3577 
	#EXTI_FTSR_TR2
 ((
ut32_t
)0x00000004

	)

3578 
	#EXTI_FTSR_TR3
 ((
ut32_t
)0x00000008

	)

3579 
	#EXTI_FTSR_TR4
 ((
ut32_t
)0x00000010

	)

3580 
	#EXTI_FTSR_TR5
 ((
ut32_t
)0x00000020

	)

3581 
	#EXTI_FTSR_TR6
 ((
ut32_t
)0x00000040

	)

3582 
	#EXTI_FTSR_TR7
 ((
ut32_t
)0x00000080

	)

3583 
	#EXTI_FTSR_TR8
 ((
ut32_t
)0x00000100

	)

3584 
	#EXTI_FTSR_TR9
 ((
ut32_t
)0x00000200

	)

3585 
	#EXTI_FTSR_TR10
 ((
ut32_t
)0x00000400

	)

3586 
	#EXTI_FTSR_TR11
 ((
ut32_t
)0x00000800

	)

3587 
	#EXTI_FTSR_TR12
 ((
ut32_t
)0x00001000

	)

3588 
	#EXTI_FTSR_TR13
 ((
ut32_t
)0x00002000

	)

3589 
	#EXTI_FTSR_TR14
 ((
ut32_t
)0x00004000

	)

3590 
	#EXTI_FTSR_TR15
 ((
ut32_t
)0x00008000

	)

3591 
	#EXTI_FTSR_TR16
 ((
ut32_t
)0x00010000

	)

3592 
	#EXTI_FTSR_TR17
 ((
ut32_t
)0x00020000

	)

3593 
	#EXTI_FTSR_TR18
 ((
ut32_t
)0x00040000

	)

3594 
	#EXTI_FTSR_TR19
 ((
ut32_t
)0x00080000

	)

3595 
	#EXTI_FTSR_TR20
 ((
ut32_t
)0x00100000

	)

3596 
	#EXTI_FTSR_TR21
 ((
ut32_t
)0x00200000

	)

3597 
	#EXTI_FTSR_TR22
 ((
ut32_t
)0x00400000

	)

3600 
	#EXTI_SWIER_SWIER0
 ((
ut32_t
)0x00000001

	)

3601 
	#EXTI_SWIER_SWIER1
 ((
ut32_t
)0x00000002

	)

3602 
	#EXTI_SWIER_SWIER2
 ((
ut32_t
)0x00000004

	)

3603 
	#EXTI_SWIER_SWIER3
 ((
ut32_t
)0x00000008

	)

3604 
	#EXTI_SWIER_SWIER4
 ((
ut32_t
)0x00000010

	)

3605 
	#EXTI_SWIER_SWIER5
 ((
ut32_t
)0x00000020

	)

3606 
	#EXTI_SWIER_SWIER6
 ((
ut32_t
)0x00000040

	)

3607 
	#EXTI_SWIER_SWIER7
 ((
ut32_t
)0x00000080

	)

3608 
	#EXTI_SWIER_SWIER8
 ((
ut32_t
)0x00000100

	)

3609 
	#EXTI_SWIER_SWIER9
 ((
ut32_t
)0x00000200

	)

3610 
	#EXTI_SWIER_SWIER10
 ((
ut32_t
)0x00000400

	)

3611 
	#EXTI_SWIER_SWIER11
 ((
ut32_t
)0x00000800

	)

3612 
	#EXTI_SWIER_SWIER12
 ((
ut32_t
)0x00001000

	)

3613 
	#EXTI_SWIER_SWIER13
 ((
ut32_t
)0x00002000

	)

3614 
	#EXTI_SWIER_SWIER14
 ((
ut32_t
)0x00004000

	)

3615 
	#EXTI_SWIER_SWIER15
 ((
ut32_t
)0x00008000

	)

3616 
	#EXTI_SWIER_SWIER16
 ((
ut32_t
)0x00010000

	)

3617 
	#EXTI_SWIER_SWIER17
 ((
ut32_t
)0x00020000

	)

3618 
	#EXTI_SWIER_SWIER18
 ((
ut32_t
)0x00040000

	)

3619 
	#EXTI_SWIER_SWIER19
 ((
ut32_t
)0x00080000

	)

3620 
	#EXTI_SWIER_SWIER20
 ((
ut32_t
)0x00100000

	)

3621 
	#EXTI_SWIER_SWIER21
 ((
ut32_t
)0x00200000

	)

3622 
	#EXTI_SWIER_SWIER22
 ((
ut32_t
)0x00400000

	)

3625 
	#EXTI_PR_PR0
 ((
ut32_t
)0x00000001

	)

3626 
	#EXTI_PR_PR1
 ((
ut32_t
)0x00000002

	)

3627 
	#EXTI_PR_PR2
 ((
ut32_t
)0x00000004

	)

3628 
	#EXTI_PR_PR3
 ((
ut32_t
)0x00000008

	)

3629 
	#EXTI_PR_PR4
 ((
ut32_t
)0x00000010

	)

3630 
	#EXTI_PR_PR5
 ((
ut32_t
)0x00000020

	)

3631 
	#EXTI_PR_PR6
 ((
ut32_t
)0x00000040

	)

3632 
	#EXTI_PR_PR7
 ((
ut32_t
)0x00000080

	)

3633 
	#EXTI_PR_PR8
 ((
ut32_t
)0x00000100

	)

3634 
	#EXTI_PR_PR9
 ((
ut32_t
)0x00000200

	)

3635 
	#EXTI_PR_PR10
 ((
ut32_t
)0x00000400

	)

3636 
	#EXTI_PR_PR11
 ((
ut32_t
)0x00000800

	)

3637 
	#EXTI_PR_PR12
 ((
ut32_t
)0x00001000

	)

3638 
	#EXTI_PR_PR13
 ((
ut32_t
)0x00002000

	)

3639 
	#EXTI_PR_PR14
 ((
ut32_t
)0x00004000

	)

3640 
	#EXTI_PR_PR15
 ((
ut32_t
)0x00008000

	)

3641 
	#EXTI_PR_PR16
 ((
ut32_t
)0x00010000

	)

3642 
	#EXTI_PR_PR17
 ((
ut32_t
)0x00020000

	)

3643 
	#EXTI_PR_PR18
 ((
ut32_t
)0x00040000

	)

3644 
	#EXTI_PR_PR19
 ((
ut32_t
)0x00080000

	)

3645 
	#EXTI_PR_PR20
 ((
ut32_t
)0x00100000

	)

3646 
	#EXTI_PR_PR21
 ((
ut32_t
)0x00200000

	)

3647 
	#EXTI_PR_PR22
 ((
ut32_t
)0x00400000

	)

3655 
	#FLASH_ACR_LATENCY
 ((
ut32_t
)0x0000000F)

	)

3656 
	#FLASH_ACR_LATENCY_0WS
 ((
ut32_t
)0x00000000)

	)

3657 
	#FLASH_ACR_LATENCY_1WS
 ((
ut32_t
)0x00000001)

	)

3658 
	#FLASH_ACR_LATENCY_2WS
 ((
ut32_t
)0x00000002)

	)

3659 
	#FLASH_ACR_LATENCY_3WS
 ((
ut32_t
)0x00000003)

	)

3660 
	#FLASH_ACR_LATENCY_4WS
 ((
ut32_t
)0x00000004)

	)

3661 
	#FLASH_ACR_LATENCY_5WS
 ((
ut32_t
)0x00000005)

	)

3662 
	#FLASH_ACR_LATENCY_6WS
 ((
ut32_t
)0x00000006)

	)

3663 
	#FLASH_ACR_LATENCY_7WS
 ((
ut32_t
)0x00000007)

	)

3664 
	#FLASH_ACR_LATENCY_8WS
 ((
ut32_t
)0x00000008)

	)

3665 
	#FLASH_ACR_LATENCY_9WS
 ((
ut32_t
)0x00000009)

	)

3666 
	#FLASH_ACR_LATENCY_10WS
 ((
ut32_t
)0x0000000A)

	)

3667 
	#FLASH_ACR_LATENCY_11WS
 ((
ut32_t
)0x0000000B)

	)

3668 
	#FLASH_ACR_LATENCY_12WS
 ((
ut32_t
)0x0000000C)

	)

3669 
	#FLASH_ACR_LATENCY_13WS
 ((
ut32_t
)0x0000000D)

	)

3670 
	#FLASH_ACR_LATENCY_14WS
 ((
ut32_t
)0x0000000E)

	)

3671 
	#FLASH_ACR_LATENCY_15WS
 ((
ut32_t
)0x0000000F)

	)

3672 
	#FLASH_ACR_PRFTEN
 ((
ut32_t
)0x00000100)

	)

3673 
	#FLASH_ACR_ICEN
 ((
ut32_t
)0x00000200)

	)

3674 
	#FLASH_ACR_DCEN
 ((
ut32_t
)0x00000400)

	)

3675 
	#FLASH_ACR_ICRST
 ((
ut32_t
)0x00000800)

	)

3676 
	#FLASH_ACR_DCRST
 ((
ut32_t
)0x00001000)

	)

3677 
	#FLASH_ACR_BYTE0_ADDRESS
 ((
ut32_t
)0x40023C00)

	)

3678 
	#FLASH_ACR_BYTE2_ADDRESS
 ((
ut32_t
)0x40023C03)

	)

3681 
	#FLASH_SR_EOP
 ((
ut32_t
)0x00000001)

	)

3682 
	#FLASH_SR_SOP
 ((
ut32_t
)0x00000002)

	)

3683 
	#FLASH_SR_WRPERR
 ((
ut32_t
)0x00000010)

	)

3684 
	#FLASH_SR_PGAERR
 ((
ut32_t
)0x00000020)

	)

3685 
	#FLASH_SR_PGPERR
 ((
ut32_t
)0x00000040)

	)

3686 
	#FLASH_SR_PGSERR
 ((
ut32_t
)0x00000080)

	)

3687 
	#FLASH_SR_BSY
 ((
ut32_t
)0x00010000)

	)

3690 
	#FLASH_CR_PG
 ((
ut32_t
)0x00000001)

	)

3691 
	#FLASH_CR_SER
 ((
ut32_t
)0x00000002)

	)

3692 
	#FLASH_CR_MER
 ((
ut32_t
)0x00000004)

	)

3693 
	#FLASH_CR_MER1
 
FLASH_CR_MER


	)

3694 
	#FLASH_CR_SNB
 ((
ut32_t
)0x000000F8)

	)

3695 
	#FLASH_CR_SNB_0
 ((
ut32_t
)0x00000008)

	)

3696 
	#FLASH_CR_SNB_1
 ((
ut32_t
)0x00000010)

	)

3697 
	#FLASH_CR_SNB_2
 ((
ut32_t
)0x00000020)

	)

3698 
	#FLASH_CR_SNB_3
 ((
ut32_t
)0x00000040)

	)

3699 
	#FLASH_CR_SNB_4
 ((
ut32_t
)0x00000080)

	)

3700 
	#FLASH_CR_PSIZE
 ((
ut32_t
)0x00000300)

	)

3701 
	#FLASH_CR_PSIZE_0
 ((
ut32_t
)0x00000100)

	)

3702 
	#FLASH_CR_PSIZE_1
 ((
ut32_t
)0x00000200)

	)

3703 
	#FLASH_CR_MER2
 ((
ut32_t
)0x00008000)

	)

3704 
	#FLASH_CR_STRT
 ((
ut32_t
)0x00010000)

	)

3705 
	#FLASH_CR_EOPIE
 ((
ut32_t
)0x01000000)

	)

3706 
	#FLASH_CR_LOCK
 ((
ut32_t
)0x80000000)

	)

3709 
	#FLASH_OPTCR_OPTLOCK
 ((
ut32_t
)0x00000001)

	)

3710 
	#FLASH_OPTCR_OPTSTRT
 ((
ut32_t
)0x00000002)

	)

3711 
	#FLASH_OPTCR_BOR_LEV_0
 ((
ut32_t
)0x00000004)

	)

3712 
	#FLASH_OPTCR_BOR_LEV_1
 ((
ut32_t
)0x00000008)

	)

3713 
	#FLASH_OPTCR_BOR_LEV
 ((
ut32_t
)0x0000000C)

	)

3714 
	#FLASH_OPTCR_BFB2
 ((
ut32_t
)0x00000010)

	)

3715 
	#FLASH_OPTCR_WDG_SW
 ((
ut32_t
)0x00000020)

	)

3716 
	#FLASH_OPTCR_nRST_STOP
 ((
ut32_t
)0x00000040)

	)

3717 
	#FLASH_OPTCR_nRST_STDBY
 ((
ut32_t
)0x00000080)

	)

3718 
	#FLASH_OPTCR_RDP
 ((
ut32_t
)0x0000FF00)

	)

3719 
	#FLASH_OPTCR_RDP_0
 ((
ut32_t
)0x00000100)

	)

3720 
	#FLASH_OPTCR_RDP_1
 ((
ut32_t
)0x00000200)

	)

3721 
	#FLASH_OPTCR_RDP_2
 ((
ut32_t
)0x00000400)

	)

3722 
	#FLASH_OPTCR_RDP_3
 ((
ut32_t
)0x00000800)

	)

3723 
	#FLASH_OPTCR_RDP_4
 ((
ut32_t
)0x00001000)

	)

3724 
	#FLASH_OPTCR_RDP_5
 ((
ut32_t
)0x00002000)

	)

3725 
	#FLASH_OPTCR_RDP_6
 ((
ut32_t
)0x00004000)

	)

3726 
	#FLASH_OPTCR_RDP_7
 ((
ut32_t
)0x00008000)

	)

3727 
	#FLASH_OPTCR_nWRP
 ((
ut32_t
)0x0FFF0000)

	)

3728 
	#FLASH_OPTCR_nWRP_0
 ((
ut32_t
)0x00010000)

	)

3729 
	#FLASH_OPTCR_nWRP_1
 ((
ut32_t
)0x00020000)

	)

3730 
	#FLASH_OPTCR_nWRP_2
 ((
ut32_t
)0x00040000)

	)

3731 
	#FLASH_OPTCR_nWRP_3
 ((
ut32_t
)0x00080000)

	)

3732 
	#FLASH_OPTCR_nWRP_4
 ((
ut32_t
)0x00100000)

	)

3733 
	#FLASH_OPTCR_nWRP_5
 ((
ut32_t
)0x00200000)

	)

3734 
	#FLASH_OPTCR_nWRP_6
 ((
ut32_t
)0x00400000)

	)

3735 
	#FLASH_OPTCR_nWRP_7
 ((
ut32_t
)0x00800000)

	)

3736 
	#FLASH_OPTCR_nWRP_8
 ((
ut32_t
)0x01000000)

	)

3737 
	#FLASH_OPTCR_nWRP_9
 ((
ut32_t
)0x02000000)

	)

3738 
	#FLASH_OPTCR_nWRP_10
 ((
ut32_t
)0x04000000)

	)

3739 
	#FLASH_OPTCR_nWRP_11
 ((
ut32_t
)0x08000000)

	)

3740 
	#FLASH_OPTCR_DB1M
 ((
ut32_t
)0x40000000)

	)

3741 
	#FLASH_OPTCR_SPRMOD
 ((
ut32_t
)0x80000000)

	)

3744 
	#FLASH_OPTCR1_nWRP
 ((
ut32_t
)0x0FFF0000)

	)

3745 
	#FLASH_OPTCR1_nWRP_0
 ((
ut32_t
)0x00010000)

	)

3746 
	#FLASH_OPTCR1_nWRP_1
 ((
ut32_t
)0x00020000)

	)

3747 
	#FLASH_OPTCR1_nWRP_2
 ((
ut32_t
)0x00040000)

	)

3748 
	#FLASH_OPTCR1_nWRP_3
 ((
ut32_t
)0x00080000)

	)

3749 
	#FLASH_OPTCR1_nWRP_4
 ((
ut32_t
)0x00100000)

	)

3750 
	#FLASH_OPTCR1_nWRP_5
 ((
ut32_t
)0x00200000)

	)

3751 
	#FLASH_OPTCR1_nWRP_6
 ((
ut32_t
)0x00400000)

	)

3752 
	#FLASH_OPTCR1_nWRP_7
 ((
ut32_t
)0x00800000)

	)

3753 
	#FLASH_OPTCR1_nWRP_8
 ((
ut32_t
)0x01000000)

	)

3754 
	#FLASH_OPTCR1_nWRP_9
 ((
ut32_t
)0x02000000)

	)

3755 
	#FLASH_OPTCR1_nWRP_10
 ((
ut32_t
)0x04000000)

	)

3756 
	#FLASH_OPTCR1_nWRP_11
 ((
ut32_t
)0x08000000)

	)

3764 
	#FMC_BCR1_MBKEN
 ((
ut32_t
)0x00000001

	)

3765 
	#FMC_BCR1_MUXEN
 ((
ut32_t
)0x00000002

	)

3767 
	#FMC_BCR1_MTYP
 ((
ut32_t
)0x0000000C

	)

3768 
	#FMC_BCR1_MTYP_0
 ((
ut32_t
)0x00000004

	)

3769 
	#FMC_BCR1_MTYP_1
 ((
ut32_t
)0x00000008

	)

3771 
	#FMC_BCR1_MWID
 ((
ut32_t
)0x00000030

	)

3772 
	#FMC_BCR1_MWID_0
 ((
ut32_t
)0x00000010

	)

3773 
	#FMC_BCR1_MWID_1
 ((
ut32_t
)0x00000020

	)

3775 
	#FMC_BCR1_FACCEN
 ((
ut32_t
)0x00000040

	)

3776 
	#FMC_BCR1_BURSTEN
 ((
ut32_t
)0x00000100

	)

3777 
	#FMC_BCR1_WAITPOL
 ((
ut32_t
)0x00000200

	)

3778 
	#FMC_BCR1_WRAPMOD
 ((
ut32_t
)0x00000400

	)

3779 
	#FMC_BCR1_WAITCFG
 ((
ut32_t
)0x00000800

	)

3780 
	#FMC_BCR1_WREN
 ((
ut32_t
)0x00001000

	)

3781 
	#FMC_BCR1_WAITEN
 ((
ut32_t
)0x00002000

	)

3782 
	#FMC_BCR1_EXTMOD
 ((
ut32_t
)0x00004000

	)

3783 
	#FMC_BCR1_ASYNCWAIT
 ((
ut32_t
)0x00008000

	)

3784 
	#FMC_BCR1_CPSIZE
 ((
ut32_t
)0x00070000

	)

3785 
	#FMC_BCR1_CPSIZE_0
 ((
ut32_t
)0x00010000

	)

3786 
	#FMC_BCR1_CPSIZE_1
 ((
ut32_t
)0x00020000

	)

3787 
	#FMC_BCR1_CPSIZE_2
 ((
ut32_t
)0x00040000

	)

3788 
	#FMC_BCR1_CBURSTRW
 ((
ut32_t
)0x00080000

	)

3789 
	#FMC_BCR1_CCLKEN
 ((
ut32_t
)0x00100000

	)

3792 
	#FMC_BCR2_MBKEN
 ((
ut32_t
)0x00000001

	)

3793 
	#FMC_BCR2_MUXEN
 ((
ut32_t
)0x00000002

	)

3795 
	#FMC_BCR2_MTYP
 ((
ut32_t
)0x0000000C

	)

3796 
	#FMC_BCR2_MTYP_0
 ((
ut32_t
)0x00000004

	)

3797 
	#FMC_BCR2_MTYP_1
 ((
ut32_t
)0x00000008

	)

3799 
	#FMC_BCR2_MWID
 ((
ut32_t
)0x00000030

	)

3800 
	#FMC_BCR2_MWID_0
 ((
ut32_t
)0x00000010

	)

3801 
	#FMC_BCR2_MWID_1
 ((
ut32_t
)0x00000020

	)

3803 
	#FMC_BCR2_FACCEN
 ((
ut32_t
)0x00000040

	)

3804 
	#FMC_BCR2_BURSTEN
 ((
ut32_t
)0x00000100

	)

3805 
	#FMC_BCR2_WAITPOL
 ((
ut32_t
)0x00000200

	)

3806 
	#FMC_BCR2_WRAPMOD
 ((
ut32_t
)0x00000400

	)

3807 
	#FMC_BCR2_WAITCFG
 ((
ut32_t
)0x00000800

	)

3808 
	#FMC_BCR2_WREN
 ((
ut32_t
)0x00001000

	)

3809 
	#FMC_BCR2_WAITEN
 ((
ut32_t
)0x00002000

	)

3810 
	#FMC_BCR2_EXTMOD
 ((
ut32_t
)0x00004000

	)

3811 
	#FMC_BCR2_ASYNCWAIT
 ((
ut32_t
)0x00008000

	)

3812 
	#FMC_BCR2_CPSIZE
 ((
ut32_t
)0x00070000

	)

3813 
	#FMC_BCR2_CPSIZE_0
 ((
ut32_t
)0x00010000

	)

3814 
	#FMC_BCR2_CPSIZE_1
 ((
ut32_t
)0x00020000

	)

3815 
	#FMC_BCR2_CPSIZE_2
 ((
ut32_t
)0x00040000

	)

3816 
	#FMC_BCR2_CBURSTRW
 ((
ut32_t
)0x00080000

	)

3819 
	#FMC_BCR3_MBKEN
 ((
ut32_t
)0x00000001

	)

3820 
	#FMC_BCR3_MUXEN
 ((
ut32_t
)0x00000002

	)

3822 
	#FMC_BCR3_MTYP
 ((
ut32_t
)0x0000000C

	)

3823 
	#FMC_BCR3_MTYP_0
 ((
ut32_t
)0x00000004

	)

3824 
	#FMC_BCR3_MTYP_1
 ((
ut32_t
)0x00000008

	)

3826 
	#FMC_BCR3_MWID
 ((
ut32_t
)0x00000030

	)

3827 
	#FMC_BCR3_MWID_0
 ((
ut32_t
)0x00000010

	)

3828 
	#FMC_BCR3_MWID_1
 ((
ut32_t
)0x00000020

	)

3830 
	#FMC_BCR3_FACCEN
 ((
ut32_t
)0x00000040

	)

3831 
	#FMC_BCR3_BURSTEN
 ((
ut32_t
)0x00000100

	)

3832 
	#FMC_BCR3_WAITPOL
 ((
ut32_t
)0x00000200

	)

3833 
	#FMC_BCR3_WRAPMOD
 ((
ut32_t
)0x00000400

	)

3834 
	#FMC_BCR3_WAITCFG
 ((
ut32_t
)0x00000800

	)

3835 
	#FMC_BCR3_WREN
 ((
ut32_t
)0x00001000

	)

3836 
	#FMC_BCR3_WAITEN
 ((
ut32_t
)0x00002000

	)

3837 
	#FMC_BCR3_EXTMOD
 ((
ut32_t
)0x00004000

	)

3838 
	#FMC_BCR3_ASYNCWAIT
 ((
ut32_t
)0x00008000

	)

3839 
	#FMC_BCR3_CPSIZE
 ((
ut32_t
)0x00070000

	)

3840 
	#FMC_BCR3_CPSIZE_0
 ((
ut32_t
)0x00010000

	)

3841 
	#FMC_BCR3_CPSIZE_1
 ((
ut32_t
)0x00020000

	)

3842 
	#FMC_BCR3_CPSIZE_2
 ((
ut32_t
)0x00040000

	)

3843 
	#FMC_BCR3_CBURSTRW
 ((
ut32_t
)0x00080000

	)

3846 
	#FMC_BCR4_MBKEN
 ((
ut32_t
)0x00000001

	)

3847 
	#FMC_BCR4_MUXEN
 ((
ut32_t
)0x00000002

	)

3849 
	#FMC_BCR4_MTYP
 ((
ut32_t
)0x0000000C

	)

3850 
	#FMC_BCR4_MTYP_0
 ((
ut32_t
)0x00000004

	)

3851 
	#FMC_BCR4_MTYP_1
 ((
ut32_t
)0x00000008

	)

3853 
	#FMC_BCR4_MWID
 ((
ut32_t
)0x00000030

	)

3854 
	#FMC_BCR4_MWID_0
 ((
ut32_t
)0x00000010

	)

3855 
	#FMC_BCR4_MWID_1
 ((
ut32_t
)0x00000020

	)

3857 
	#FMC_BCR4_FACCEN
 ((
ut32_t
)0x00000040

	)

3858 
	#FMC_BCR4_BURSTEN
 ((
ut32_t
)0x00000100

	)

3859 
	#FMC_BCR4_WAITPOL
 ((
ut32_t
)0x00000200

	)

3860 
	#FMC_BCR4_WRAPMOD
 ((
ut32_t
)0x00000400

	)

3861 
	#FMC_BCR4_WAITCFG
 ((
ut32_t
)0x00000800

	)

3862 
	#FMC_BCR4_WREN
 ((
ut32_t
)0x00001000

	)

3863 
	#FMC_BCR4_WAITEN
 ((
ut32_t
)0x00002000

	)

3864 
	#FMC_BCR4_EXTMOD
 ((
ut32_t
)0x00004000

	)

3865 
	#FMC_BCR4_ASYNCWAIT
 ((
ut32_t
)0x00008000

	)

3866 
	#FMC_BCR4_CPSIZE
 ((
ut32_t
)0x00070000

	)

3867 
	#FMC_BCR4_CPSIZE_0
 ((
ut32_t
)0x00010000

	)

3868 
	#FMC_BCR4_CPSIZE_1
 ((
ut32_t
)0x00020000

	)

3869 
	#FMC_BCR4_CPSIZE_2
 ((
ut32_t
)0x00040000

	)

3870 
	#FMC_BCR4_CBURSTRW
 ((
ut32_t
)0x00080000

	)

3873 
	#FMC_BTR1_ADDSET
 ((
ut32_t
)0x0000000F

	)

3874 
	#FMC_BTR1_ADDSET_0
 ((
ut32_t
)0x00000001

	)

3875 
	#FMC_BTR1_ADDSET_1
 ((
ut32_t
)0x00000002

	)

3876 
	#FMC_BTR1_ADDSET_2
 ((
ut32_t
)0x00000004

	)

3877 
	#FMC_BTR1_ADDSET_3
 ((
ut32_t
)0x00000008

	)

3879 
	#FMC_BTR1_ADDHLD
 ((
ut32_t
)0x000000F0

	)

3880 
	#FMC_BTR1_ADDHLD_0
 ((
ut32_t
)0x00000010

	)

3881 
	#FMC_BTR1_ADDHLD_1
 ((
ut32_t
)0x00000020

	)

3882 
	#FMC_BTR1_ADDHLD_2
 ((
ut32_t
)0x00000040

	)

3883 
	#FMC_BTR1_ADDHLD_3
 ((
ut32_t
)0x00000080

	)

3885 
	#FMC_BTR1_DATAST
 ((
ut32_t
)0x0000FF00

	)

3886 
	#FMC_BTR1_DATAST_0
 ((
ut32_t
)0x00000100

	)

3887 
	#FMC_BTR1_DATAST_1
 ((
ut32_t
)0x00000200

	)

3888 
	#FMC_BTR1_DATAST_2
 ((
ut32_t
)0x00000400

	)

3889 
	#FMC_BTR1_DATAST_3
 ((
ut32_t
)0x00000800

	)

3890 
	#FMC_BTR1_DATAST_4
 ((
ut32_t
)0x00001000

	)

3891 
	#FMC_BTR1_DATAST_5
 ((
ut32_t
)0x00002000

	)

3892 
	#FMC_BTR1_DATAST_6
 ((
ut32_t
)0x00004000

	)

3893 
	#FMC_BTR1_DATAST_7
 ((
ut32_t
)0x00008000

	)

3895 
	#FMC_BTR1_BUSTURN
 ((
ut32_t
)0x000F0000

	)

3896 
	#FMC_BTR1_BUSTURN_0
 ((
ut32_t
)0x00010000

	)

3897 
	#FMC_BTR1_BUSTURN_1
 ((
ut32_t
)0x00020000

	)

3898 
	#FMC_BTR1_BUSTURN_2
 ((
ut32_t
)0x00040000

	)

3899 
	#FMC_BTR1_BUSTURN_3
 ((
ut32_t
)0x00080000

	)

3901 
	#FMC_BTR1_CLKDIV
 ((
ut32_t
)0x00F00000

	)

3902 
	#FMC_BTR1_CLKDIV_0
 ((
ut32_t
)0x00100000

	)

3903 
	#FMC_BTR1_CLKDIV_1
 ((
ut32_t
)0x00200000

	)

3904 
	#FMC_BTR1_CLKDIV_2
 ((
ut32_t
)0x00400000

	)

3905 
	#FMC_BTR1_CLKDIV_3
 ((
ut32_t
)0x00800000

	)

3907 
	#FMC_BTR1_DATLAT
 ((
ut32_t
)0x0F000000

	)

3908 
	#FMC_BTR1_DATLAT_0
 ((
ut32_t
)0x01000000

	)

3909 
	#FMC_BTR1_DATLAT_1
 ((
ut32_t
)0x02000000

	)

3910 
	#FMC_BTR1_DATLAT_2
 ((
ut32_t
)0x04000000

	)

3911 
	#FMC_BTR1_DATLAT_3
 ((
ut32_t
)0x08000000

	)

3913 
	#FMC_BTR1_ACCMOD
 ((
ut32_t
)0x30000000

	)

3914 
	#FMC_BTR1_ACCMOD_0
 ((
ut32_t
)0x10000000

	)

3915 
	#FMC_BTR1_ACCMOD_1
 ((
ut32_t
)0x20000000

	)

3918 
	#FMC_BTR2_ADDSET
 ((
ut32_t
)0x0000000F

	)

3919 
	#FMC_BTR2_ADDSET_0
 ((
ut32_t
)0x00000001

	)

3920 
	#FMC_BTR2_ADDSET_1
 ((
ut32_t
)0x00000002

	)

3921 
	#FMC_BTR2_ADDSET_2
 ((
ut32_t
)0x00000004

	)

3922 
	#FMC_BTR2_ADDSET_3
 ((
ut32_t
)0x00000008

	)

3924 
	#FMC_BTR2_ADDHLD
 ((
ut32_t
)0x000000F0

	)

3925 
	#FMC_BTR2_ADDHLD_0
 ((
ut32_t
)0x00000010

	)

3926 
	#FMC_BTR2_ADDHLD_1
 ((
ut32_t
)0x00000020

	)

3927 
	#FMC_BTR2_ADDHLD_2
 ((
ut32_t
)0x00000040

	)

3928 
	#FMC_BTR2_ADDHLD_3
 ((
ut32_t
)0x00000080

	)

3930 
	#FMC_BTR2_DATAST
 ((
ut32_t
)0x0000FF00

	)

3931 
	#FMC_BTR2_DATAST_0
 ((
ut32_t
)0x00000100

	)

3932 
	#FMC_BTR2_DATAST_1
 ((
ut32_t
)0x00000200

	)

3933 
	#FMC_BTR2_DATAST_2
 ((
ut32_t
)0x00000400

	)

3934 
	#FMC_BTR2_DATAST_3
 ((
ut32_t
)0x00000800

	)

3935 
	#FMC_BTR2_DATAST_4
 ((
ut32_t
)0x00001000

	)

3936 
	#FMC_BTR2_DATAST_5
 ((
ut32_t
)0x00002000

	)

3937 
	#FMC_BTR2_DATAST_6
 ((
ut32_t
)0x00004000

	)

3938 
	#FMC_BTR2_DATAST_7
 ((
ut32_t
)0x00008000

	)

3940 
	#FMC_BTR2_BUSTURN
 ((
ut32_t
)0x000F0000

	)

3941 
	#FMC_BTR2_BUSTURN_0
 ((
ut32_t
)0x00010000

	)

3942 
	#FMC_BTR2_BUSTURN_1
 ((
ut32_t
)0x00020000

	)

3943 
	#FMC_BTR2_BUSTURN_2
 ((
ut32_t
)0x00040000

	)

3944 
	#FMC_BTR2_BUSTURN_3
 ((
ut32_t
)0x00080000

	)

3946 
	#FMC_BTR2_CLKDIV
 ((
ut32_t
)0x00F00000

	)

3947 
	#FMC_BTR2_CLKDIV_0
 ((
ut32_t
)0x00100000

	)

3948 
	#FMC_BTR2_CLKDIV_1
 ((
ut32_t
)0x00200000

	)

3949 
	#FMC_BTR2_CLKDIV_2
 ((
ut32_t
)0x00400000

	)

3950 
	#FMC_BTR2_CLKDIV_3
 ((
ut32_t
)0x00800000

	)

3952 
	#FMC_BTR2_DATLAT
 ((
ut32_t
)0x0F000000

	)

3953 
	#FMC_BTR2_DATLAT_0
 ((
ut32_t
)0x01000000

	)

3954 
	#FMC_BTR2_DATLAT_1
 ((
ut32_t
)0x02000000

	)

3955 
	#FMC_BTR2_DATLAT_2
 ((
ut32_t
)0x04000000

	)

3956 
	#FMC_BTR2_DATLAT_3
 ((
ut32_t
)0x08000000

	)

3958 
	#FMC_BTR2_ACCMOD
 ((
ut32_t
)0x30000000

	)

3959 
	#FMC_BTR2_ACCMOD_0
 ((
ut32_t
)0x10000000

	)

3960 
	#FMC_BTR2_ACCMOD_1
 ((
ut32_t
)0x20000000

	)

3963 
	#FMC_BTR3_ADDSET
 ((
ut32_t
)0x0000000F

	)

3964 
	#FMC_BTR3_ADDSET_0
 ((
ut32_t
)0x00000001

	)

3965 
	#FMC_BTR3_ADDSET_1
 ((
ut32_t
)0x00000002

	)

3966 
	#FMC_BTR3_ADDSET_2
 ((
ut32_t
)0x00000004

	)

3967 
	#FMC_BTR3_ADDSET_3
 ((
ut32_t
)0x00000008

	)

3969 
	#FMC_BTR3_ADDHLD
 ((
ut32_t
)0x000000F0

	)

3970 
	#FMC_BTR3_ADDHLD_0
 ((
ut32_t
)0x00000010

	)

3971 
	#FMC_BTR3_ADDHLD_1
 ((
ut32_t
)0x00000020

	)

3972 
	#FMC_BTR3_ADDHLD_2
 ((
ut32_t
)0x00000040

	)

3973 
	#FMC_BTR3_ADDHLD_3
 ((
ut32_t
)0x00000080

	)

3975 
	#FMC_BTR3_DATAST
 ((
ut32_t
)0x0000FF00

	)

3976 
	#FMC_BTR3_DATAST_0
 ((
ut32_t
)0x00000100

	)

3977 
	#FMC_BTR3_DATAST_1
 ((
ut32_t
)0x00000200

	)

3978 
	#FMC_BTR3_DATAST_2
 ((
ut32_t
)0x00000400

	)

3979 
	#FMC_BTR3_DATAST_3
 ((
ut32_t
)0x00000800

	)

3980 
	#FMC_BTR3_DATAST_4
 ((
ut32_t
)0x00001000

	)

3981 
	#FMC_BTR3_DATAST_5
 ((
ut32_t
)0x00002000

	)

3982 
	#FMC_BTR3_DATAST_6
 ((
ut32_t
)0x00004000

	)

3983 
	#FMC_BTR3_DATAST_7
 ((
ut32_t
)0x00008000

	)

3985 
	#FMC_BTR3_BUSTURN
 ((
ut32_t
)0x000F0000

	)

3986 
	#FMC_BTR3_BUSTURN_0
 ((
ut32_t
)0x00010000

	)

3987 
	#FMC_BTR3_BUSTURN_1
 ((
ut32_t
)0x00020000

	)

3988 
	#FMC_BTR3_BUSTURN_2
 ((
ut32_t
)0x00040000

	)

3989 
	#FMC_BTR3_BUSTURN_3
 ((
ut32_t
)0x00080000

	)

3991 
	#FMC_BTR3_CLKDIV
 ((
ut32_t
)0x00F00000

	)

3992 
	#FMC_BTR3_CLKDIV_0
 ((
ut32_t
)0x00100000

	)

3993 
	#FMC_BTR3_CLKDIV_1
 ((
ut32_t
)0x00200000

	)

3994 
	#FMC_BTR3_CLKDIV_2
 ((
ut32_t
)0x00400000

	)

3995 
	#FMC_BTR3_CLKDIV_3
 ((
ut32_t
)0x00800000

	)

3997 
	#FMC_BTR3_DATLAT
 ((
ut32_t
)0x0F000000

	)

3998 
	#FMC_BTR3_DATLAT_0
 ((
ut32_t
)0x01000000

	)

3999 
	#FMC_BTR3_DATLAT_1
 ((
ut32_t
)0x02000000

	)

4000 
	#FMC_BTR3_DATLAT_2
 ((
ut32_t
)0x04000000

	)

4001 
	#FMC_BTR3_DATLAT_3
 ((
ut32_t
)0x08000000

	)

4003 
	#FMC_BTR3_ACCMOD
 ((
ut32_t
)0x30000000

	)

4004 
	#FMC_BTR3_ACCMOD_0
 ((
ut32_t
)0x10000000

	)

4005 
	#FMC_BTR3_ACCMOD_1
 ((
ut32_t
)0x20000000

	)

4008 
	#FMC_BTR4_ADDSET
 ((
ut32_t
)0x0000000F

	)

4009 
	#FMC_BTR4_ADDSET_0
 ((
ut32_t
)0x00000001

	)

4010 
	#FMC_BTR4_ADDSET_1
 ((
ut32_t
)0x00000002

	)

4011 
	#FMC_BTR4_ADDSET_2
 ((
ut32_t
)0x00000004

	)

4012 
	#FMC_BTR4_ADDSET_3
 ((
ut32_t
)0x00000008

	)

4014 
	#FMC_BTR4_ADDHLD
 ((
ut32_t
)0x000000F0

	)

4015 
	#FMC_BTR4_ADDHLD_0
 ((
ut32_t
)0x00000010

	)

4016 
	#FMC_BTR4_ADDHLD_1
 ((
ut32_t
)0x00000020

	)

4017 
	#FMC_BTR4_ADDHLD_2
 ((
ut32_t
)0x00000040

	)

4018 
	#FMC_BTR4_ADDHLD_3
 ((
ut32_t
)0x00000080

	)

4020 
	#FMC_BTR4_DATAST
 ((
ut32_t
)0x0000FF00

	)

4021 
	#FMC_BTR4_DATAST_0
 ((
ut32_t
)0x00000100

	)

4022 
	#FMC_BTR4_DATAST_1
 ((
ut32_t
)0x00000200

	)

4023 
	#FMC_BTR4_DATAST_2
 ((
ut32_t
)0x00000400

	)

4024 
	#FMC_BTR4_DATAST_3
 ((
ut32_t
)0x00000800

	)

4025 
	#FMC_BTR4_DATAST_4
 ((
ut32_t
)0x00001000

	)

4026 
	#FMC_BTR4_DATAST_5
 ((
ut32_t
)0x00002000

	)

4027 
	#FMC_BTR4_DATAST_6
 ((
ut32_t
)0x00004000

	)

4028 
	#FMC_BTR4_DATAST_7
 ((
ut32_t
)0x00008000

	)

4030 
	#FMC_BTR4_BUSTURN
 ((
ut32_t
)0x000F0000

	)

4031 
	#FMC_BTR4_BUSTURN_0
 ((
ut32_t
)0x00010000

	)

4032 
	#FMC_BTR4_BUSTURN_1
 ((
ut32_t
)0x00020000

	)

4033 
	#FMC_BTR4_BUSTURN_2
 ((
ut32_t
)0x00040000

	)

4034 
	#FMC_BTR4_BUSTURN_3
 ((
ut32_t
)0x00080000

	)

4036 
	#FMC_BTR4_CLKDIV
 ((
ut32_t
)0x00F00000

	)

4037 
	#FMC_BTR4_CLKDIV_0
 ((
ut32_t
)0x00100000

	)

4038 
	#FMC_BTR4_CLKDIV_1
 ((
ut32_t
)0x00200000

	)

4039 
	#FMC_BTR4_CLKDIV_2
 ((
ut32_t
)0x00400000

	)

4040 
	#FMC_BTR4_CLKDIV_3
 ((
ut32_t
)0x00800000

	)

4042 
	#FMC_BTR4_DATLAT
 ((
ut32_t
)0x0F000000

	)

4043 
	#FMC_BTR4_DATLAT_0
 ((
ut32_t
)0x01000000

	)

4044 
	#FMC_BTR4_DATLAT_1
 ((
ut32_t
)0x02000000

	)

4045 
	#FMC_BTR4_DATLAT_2
 ((
ut32_t
)0x04000000

	)

4046 
	#FMC_BTR4_DATLAT_3
 ((
ut32_t
)0x08000000

	)

4048 
	#FMC_BTR4_ACCMOD
 ((
ut32_t
)0x30000000

	)

4049 
	#FMC_BTR4_ACCMOD_0
 ((
ut32_t
)0x10000000

	)

4050 
	#FMC_BTR4_ACCMOD_1
 ((
ut32_t
)0x20000000

	)

4053 
	#FMC_BWTR1_ADDSET
 ((
ut32_t
)0x0000000F

	)

4054 
	#FMC_BWTR1_ADDSET_0
 ((
ut32_t
)0x00000001

	)

4055 
	#FMC_BWTR1_ADDSET_1
 ((
ut32_t
)0x00000002

	)

4056 
	#FMC_BWTR1_ADDSET_2
 ((
ut32_t
)0x00000004

	)

4057 
	#FMC_BWTR1_ADDSET_3
 ((
ut32_t
)0x00000008

	)

4059 
	#FMC_BWTR1_ADDHLD
 ((
ut32_t
)0x000000F0

	)

4060 
	#FMC_BWTR1_ADDHLD_0
 ((
ut32_t
)0x00000010

	)

4061 
	#FMC_BWTR1_ADDHLD_1
 ((
ut32_t
)0x00000020

	)

4062 
	#FMC_BWTR1_ADDHLD_2
 ((
ut32_t
)0x00000040

	)

4063 
	#FMC_BWTR1_ADDHLD_3
 ((
ut32_t
)0x00000080

	)

4065 
	#FMC_BWTR1_DATAST
 ((
ut32_t
)0x0000FF00

	)

4066 
	#FMC_BWTR1_DATAST_0
 ((
ut32_t
)0x00000100

	)

4067 
	#FMC_BWTR1_DATAST_1
 ((
ut32_t
)0x00000200

	)

4068 
	#FMC_BWTR1_DATAST_2
 ((
ut32_t
)0x00000400

	)

4069 
	#FMC_BWTR1_DATAST_3
 ((
ut32_t
)0x00000800

	)

4070 
	#FMC_BWTR1_DATAST_4
 ((
ut32_t
)0x00001000

	)

4071 
	#FMC_BWTR1_DATAST_5
 ((
ut32_t
)0x00002000

	)

4072 
	#FMC_BWTR1_DATAST_6
 ((
ut32_t
)0x00004000

	)

4073 
	#FMC_BWTR1_DATAST_7
 ((
ut32_t
)0x00008000

	)

4075 
	#FMC_BWTR1_BUSTURN
 ((
ut32_t
)0x000F0000

	)

4076 
	#FMC_BWTR1_BUSTURN_0
 ((
ut32_t
)0x00010000

	)

4077 
	#FMC_BWTR1_BUSTURN_1
 ((
ut32_t
)0x00020000

	)

4078 
	#FMC_BWTR1_BUSTURN_2
 ((
ut32_t
)0x00040000

	)

4079 
	#FMC_BWTR1_BUSTURN_3
 ((
ut32_t
)0x00080000

	)

4081 
	#FMC_BWTR1_ACCMOD
 ((
ut32_t
)0x30000000

	)

4082 
	#FMC_BWTR1_ACCMOD_0
 ((
ut32_t
)0x10000000

	)

4083 
	#FMC_BWTR1_ACCMOD_1
 ((
ut32_t
)0x20000000

	)

4086 
	#FMC_BWTR2_ADDSET
 ((
ut32_t
)0x0000000F

	)

4087 
	#FMC_BWTR2_ADDSET_0
 ((
ut32_t
)0x00000001

	)

4088 
	#FMC_BWTR2_ADDSET_1
 ((
ut32_t
)0x00000002

	)

4089 
	#FMC_BWTR2_ADDSET_2
 ((
ut32_t
)0x00000004

	)

4090 
	#FMC_BWTR2_ADDSET_3
 ((
ut32_t
)0x00000008

	)

4092 
	#FMC_BWTR2_ADDHLD
 ((
ut32_t
)0x000000F0

	)

4093 
	#FMC_BWTR2_ADDHLD_0
 ((
ut32_t
)0x00000010

	)

4094 
	#FMC_BWTR2_ADDHLD_1
 ((
ut32_t
)0x00000020

	)

4095 
	#FMC_BWTR2_ADDHLD_2
 ((
ut32_t
)0x00000040

	)

4096 
	#FMC_BWTR2_ADDHLD_3
 ((
ut32_t
)0x00000080

	)

4098 
	#FMC_BWTR2_DATAST
 ((
ut32_t
)0x0000FF00

	)

4099 
	#FMC_BWTR2_DATAST_0
 ((
ut32_t
)0x00000100

	)

4100 
	#FMC_BWTR2_DATAST_1
 ((
ut32_t
)0x00000200

	)

4101 
	#FMC_BWTR2_DATAST_2
 ((
ut32_t
)0x00000400

	)

4102 
	#FMC_BWTR2_DATAST_3
 ((
ut32_t
)0x00000800

	)

4103 
	#FMC_BWTR2_DATAST_4
 ((
ut32_t
)0x00001000

	)

4104 
	#FMC_BWTR2_DATAST_5
 ((
ut32_t
)0x00002000

	)

4105 
	#FMC_BWTR2_DATAST_6
 ((
ut32_t
)0x00004000

	)

4106 
	#FMC_BWTR2_DATAST_7
 ((
ut32_t
)0x00008000

	)

4108 
	#FMC_BWTR2_BUSTURN
 ((
ut32_t
)0x000F0000

	)

4109 
	#FMC_BWTR2_BUSTURN_0
 ((
ut32_t
)0x00010000

	)

4110 
	#FMC_BWTR2_BUSTURN_1
 ((
ut32_t
)0x00020000

	)

4111 
	#FMC_BWTR2_BUSTURN_2
 ((
ut32_t
)0x00040000

	)

4112 
	#FMC_BWTR2_BUSTURN_3
 ((
ut32_t
)0x00080000

	)

4114 
	#FMC_BWTR2_ACCMOD
 ((
ut32_t
)0x30000000

	)

4115 
	#FMC_BWTR2_ACCMOD_0
 ((
ut32_t
)0x10000000

	)

4116 
	#FMC_BWTR2_ACCMOD_1
 ((
ut32_t
)0x20000000

	)

4119 
	#FMC_BWTR3_ADDSET
 ((
ut32_t
)0x0000000F

	)

4120 
	#FMC_BWTR3_ADDSET_0
 ((
ut32_t
)0x00000001

	)

4121 
	#FMC_BWTR3_ADDSET_1
 ((
ut32_t
)0x00000002

	)

4122 
	#FMC_BWTR3_ADDSET_2
 ((
ut32_t
)0x00000004

	)

4123 
	#FMC_BWTR3_ADDSET_3
 ((
ut32_t
)0x00000008

	)

4125 
	#FMC_BWTR3_ADDHLD
 ((
ut32_t
)0x000000F0

	)

4126 
	#FMC_BWTR3_ADDHLD_0
 ((
ut32_t
)0x00000010

	)

4127 
	#FMC_BWTR3_ADDHLD_1
 ((
ut32_t
)0x00000020

	)

4128 
	#FMC_BWTR3_ADDHLD_2
 ((
ut32_t
)0x00000040

	)

4129 
	#FMC_BWTR3_ADDHLD_3
 ((
ut32_t
)0x00000080

	)

4131 
	#FMC_BWTR3_DATAST
 ((
ut32_t
)0x0000FF00

	)

4132 
	#FMC_BWTR3_DATAST_0
 ((
ut32_t
)0x00000100

	)

4133 
	#FMC_BWTR3_DATAST_1
 ((
ut32_t
)0x00000200

	)

4134 
	#FMC_BWTR3_DATAST_2
 ((
ut32_t
)0x00000400

	)

4135 
	#FMC_BWTR3_DATAST_3
 ((
ut32_t
)0x00000800

	)

4136 
	#FMC_BWTR3_DATAST_4
 ((
ut32_t
)0x00001000

	)

4137 
	#FMC_BWTR3_DATAST_5
 ((
ut32_t
)0x00002000

	)

4138 
	#FMC_BWTR3_DATAST_6
 ((
ut32_t
)0x00004000

	)

4139 
	#FMC_BWTR3_DATAST_7
 ((
ut32_t
)0x00008000

	)

4141 
	#FMC_BWTR3_BUSTURN
 ((
ut32_t
)0x000F0000

	)

4142 
	#FMC_BWTR3_BUSTURN_0
 ((
ut32_t
)0x00010000

	)

4143 
	#FMC_BWTR3_BUSTURN_1
 ((
ut32_t
)0x00020000

	)

4144 
	#FMC_BWTR3_BUSTURN_2
 ((
ut32_t
)0x00040000

	)

4145 
	#FMC_BWTR3_BUSTURN_3
 ((
ut32_t
)0x00080000

	)

4147 
	#FMC_BWTR3_ACCMOD
 ((
ut32_t
)0x30000000

	)

4148 
	#FMC_BWTR3_ACCMOD_0
 ((
ut32_t
)0x10000000

	)

4149 
	#FMC_BWTR3_ACCMOD_1
 ((
ut32_t
)0x20000000

	)

4152 
	#FMC_BWTR4_ADDSET
 ((
ut32_t
)0x0000000F

	)

4153 
	#FMC_BWTR4_ADDSET_0
 ((
ut32_t
)0x00000001

	)

4154 
	#FMC_BWTR4_ADDSET_1
 ((
ut32_t
)0x00000002

	)

4155 
	#FMC_BWTR4_ADDSET_2
 ((
ut32_t
)0x00000004

	)

4156 
	#FMC_BWTR4_ADDSET_3
 ((
ut32_t
)0x00000008

	)

4158 
	#FMC_BWTR4_ADDHLD
 ((
ut32_t
)0x000000F0

	)

4159 
	#FMC_BWTR4_ADDHLD_0
 ((
ut32_t
)0x00000010

	)

4160 
	#FMC_BWTR4_ADDHLD_1
 ((
ut32_t
)0x00000020

	)

4161 
	#FMC_BWTR4_ADDHLD_2
 ((
ut32_t
)0x00000040

	)

4162 
	#FMC_BWTR4_ADDHLD_3
 ((
ut32_t
)0x00000080

	)

4164 
	#FMC_BWTR4_DATAST
 ((
ut32_t
)0x0000FF00

	)

4165 
	#FMC_BWTR4_DATAST_0
 ((
ut32_t
)0x00000100

	)

4166 
	#FMC_BWTR4_DATAST_1
 ((
ut32_t
)0x00000200

	)

4167 
	#FMC_BWTR4_DATAST_2
 ((
ut32_t
)0x00000400

	)

4168 
	#FMC_BWTR4_DATAST_3
 ((
ut32_t
)0x00000800

	)

4169 
	#FMC_BWTR4_DATAST_4
 ((
ut32_t
)0x00001000

	)

4170 
	#FMC_BWTR4_DATAST_5
 ((
ut32_t
)0x00002000

	)

4171 
	#FMC_BWTR4_DATAST_6
 ((
ut32_t
)0x00004000

	)

4172 
	#FMC_BWTR4_DATAST_7
 ((
ut32_t
)0x00008000

	)

4174 
	#FMC_BWTR4_BUSTURN
 ((
ut32_t
)0x000F0000

	)

4175 
	#FMC_BWTR4_BUSTURN_0
 ((
ut32_t
)0x00010000

	)

4176 
	#FMC_BWTR4_BUSTURN_1
 ((
ut32_t
)0x00020000

	)

4177 
	#FMC_BWTR4_BUSTURN_2
 ((
ut32_t
)0x00040000

	)

4178 
	#FMC_BWTR4_BUSTURN_3
 ((
ut32_t
)0x00080000

	)

4180 
	#FMC_BWTR4_ACCMOD
 ((
ut32_t
)0x30000000

	)

4181 
	#FMC_BWTR4_ACCMOD_0
 ((
ut32_t
)0x10000000

	)

4182 
	#FMC_BWTR4_ACCMOD_1
 ((
ut32_t
)0x20000000

	)

4185 
	#FMC_PCR2_PWAITEN
 ((
ut32_t
)0x00000002

	)

4186 
	#FMC_PCR2_PBKEN
 ((
ut32_t
)0x00000004

	)

4187 
	#FMC_PCR2_PTYP
 ((
ut32_t
)0x00000008

	)

4189 
	#FMC_PCR2_PWID
 ((
ut32_t
)0x00000030

	)

4190 
	#FMC_PCR2_PWID_0
 ((
ut32_t
)0x00000010

	)

4191 
	#FMC_PCR2_PWID_1
 ((
ut32_t
)0x00000020

	)

4193 
	#FMC_PCR2_ECCEN
 ((
ut32_t
)0x00000040

	)

4195 
	#FMC_PCR2_TCLR
 ((
ut32_t
)0x00001E00

	)

4196 
	#FMC_PCR2_TCLR_0
 ((
ut32_t
)0x00000200

	)

4197 
	#FMC_PCR2_TCLR_1
 ((
ut32_t
)0x00000400

	)

4198 
	#FMC_PCR2_TCLR_2
 ((
ut32_t
)0x00000800

	)

4199 
	#FMC_PCR2_TCLR_3
 ((
ut32_t
)0x00001000

	)

4201 
	#FMC_PCR2_TAR
 ((
ut32_t
)0x0001E000

	)

4202 
	#FMC_PCR2_TAR_0
 ((
ut32_t
)0x00002000

	)

4203 
	#FMC_PCR2_TAR_1
 ((
ut32_t
)0x00004000

	)

4204 
	#FMC_PCR2_TAR_2
 ((
ut32_t
)0x00008000

	)

4205 
	#FMC_PCR2_TAR_3
 ((
ut32_t
)0x00010000

	)

4207 
	#FMC_PCR2_ECCPS
 ((
ut32_t
)0x000E0000

	)

4208 
	#FMC_PCR2_ECCPS_0
 ((
ut32_t
)0x00020000

	)

4209 
	#FMC_PCR2_ECCPS_1
 ((
ut32_t
)0x00040000

	)

4210 
	#FMC_PCR2_ECCPS_2
 ((
ut32_t
)0x00080000

	)

4213 
	#FMC_PCR3_PWAITEN
 ((
ut32_t
)0x00000002

	)

4214 
	#FMC_PCR3_PBKEN
 ((
ut32_t
)0x00000004

	)

4215 
	#FMC_PCR3_PTYP
 ((
ut32_t
)0x00000008

	)

4217 
	#FMC_PCR3_PWID
 ((
ut32_t
)0x00000030

	)

4218 
	#FMC_PCR3_PWID_0
 ((
ut32_t
)0x00000010

	)

4219 
	#FMC_PCR3_PWID_1
 ((
ut32_t
)0x00000020

	)

4221 
	#FMC_PCR3_ECCEN
 ((
ut32_t
)0x00000040

	)

4223 
	#FMC_PCR3_TCLR
 ((
ut32_t
)0x00001E00

	)

4224 
	#FMC_PCR3_TCLR_0
 ((
ut32_t
)0x00000200

	)

4225 
	#FMC_PCR3_TCLR_1
 ((
ut32_t
)0x00000400

	)

4226 
	#FMC_PCR3_TCLR_2
 ((
ut32_t
)0x00000800

	)

4227 
	#FMC_PCR3_TCLR_3
 ((
ut32_t
)0x00001000

	)

4229 
	#FMC_PCR3_TAR
 ((
ut32_t
)0x0001E000

	)

4230 
	#FMC_PCR3_TAR_0
 ((
ut32_t
)0x00002000

	)

4231 
	#FMC_PCR3_TAR_1
 ((
ut32_t
)0x00004000

	)

4232 
	#FMC_PCR3_TAR_2
 ((
ut32_t
)0x00008000

	)

4233 
	#FMC_PCR3_TAR_3
 ((
ut32_t
)0x00010000

	)

4235 
	#FMC_PCR3_ECCPS
 ((
ut32_t
)0x000E0000

	)

4236 
	#FMC_PCR3_ECCPS_0
 ((
ut32_t
)0x00020000

	)

4237 
	#FMC_PCR3_ECCPS_1
 ((
ut32_t
)0x00040000

	)

4238 
	#FMC_PCR3_ECCPS_2
 ((
ut32_t
)0x00080000

	)

4241 
	#FMC_PCR4_PWAITEN
 ((
ut32_t
)0x00000002

	)

4242 
	#FMC_PCR4_PBKEN
 ((
ut32_t
)0x00000004

	)

4243 
	#FMC_PCR4_PTYP
 ((
ut32_t
)0x00000008

	)

4245 
	#FMC_PCR4_PWID
 ((
ut32_t
)0x00000030

	)

4246 
	#FMC_PCR4_PWID_0
 ((
ut32_t
)0x00000010

	)

4247 
	#FMC_PCR4_PWID_1
 ((
ut32_t
)0x00000020

	)

4249 
	#FMC_PCR4_ECCEN
 ((
ut32_t
)0x00000040

	)

4251 
	#FMC_PCR4_TCLR
 ((
ut32_t
)0x00001E00

	)

4252 
	#FMC_PCR4_TCLR_0
 ((
ut32_t
)0x00000200

	)

4253 
	#FMC_PCR4_TCLR_1
 ((
ut32_t
)0x00000400

	)

4254 
	#FMC_PCR4_TCLR_2
 ((
ut32_t
)0x00000800

	)

4255 
	#FMC_PCR4_TCLR_3
 ((
ut32_t
)0x00001000

	)

4257 
	#FMC_PCR4_TAR
 ((
ut32_t
)0x0001E000

	)

4258 
	#FMC_PCR4_TAR_0
 ((
ut32_t
)0x00002000

	)

4259 
	#FMC_PCR4_TAR_1
 ((
ut32_t
)0x00004000

	)

4260 
	#FMC_PCR4_TAR_2
 ((
ut32_t
)0x00008000

	)

4261 
	#FMC_PCR4_TAR_3
 ((
ut32_t
)0x00010000

	)

4263 
	#FMC_PCR4_ECCPS
 ((
ut32_t
)0x000E0000

	)

4264 
	#FMC_PCR4_ECCPS_0
 ((
ut32_t
)0x00020000

	)

4265 
	#FMC_PCR4_ECCPS_1
 ((
ut32_t
)0x00040000

	)

4266 
	#FMC_PCR4_ECCPS_2
 ((
ut32_t
)0x00080000

	)

4269 
	#FMC_SR2_IRS
 ((
ut32_t
)0x01

	)

4270 
	#FMC_SR2_ILS
 ((
ut32_t
)0x02

	)

4271 
	#FMC_SR2_IFS
 ((
ut32_t
)0x04

	)

4272 
	#FMC_SR2_IREN
 ((
ut32_t
)0x08

	)

4273 
	#FMC_SR2_ILEN
 ((
ut32_t
)0x10

	)

4274 
	#FMC_SR2_IFEN
 ((
ut32_t
)0x20

	)

4275 
	#FMC_SR2_FEMPT
 ((
ut32_t
)0x40

	)

4278 
	#FMC_SR3_IRS
 ((
ut32_t
)0x01

	)

4279 
	#FMC_SR3_ILS
 ((
ut32_t
)0x02

	)

4280 
	#FMC_SR3_IFS
 ((
ut32_t
)0x04

	)

4281 
	#FMC_SR3_IREN
 ((
ut32_t
)0x08

	)

4282 
	#FMC_SR3_ILEN
 ((
ut32_t
)0x10

	)

4283 
	#FMC_SR3_IFEN
 ((
ut32_t
)0x20

	)

4284 
	#FMC_SR3_FEMPT
 ((
ut32_t
)0x40

	)

4287 
	#FMC_SR4_IRS
 ((
ut32_t
)0x01

	)

4288 
	#FMC_SR4_ILS
 ((
ut32_t
)0x02

	)

4289 
	#FMC_SR4_IFS
 ((
ut32_t
)0x04

	)

4290 
	#FMC_SR4_IREN
 ((
ut32_t
)0x08

	)

4291 
	#FMC_SR4_ILEN
 ((
ut32_t
)0x10

	)

4292 
	#FMC_SR4_IFEN
 ((
ut32_t
)0x20

	)

4293 
	#FMC_SR4_FEMPT
 ((
ut32_t
)0x40

	)

4296 
	#FMC_PMEM2_MEMSET2
 ((
ut32_t
)0x000000FF

	)

4297 
	#FMC_PMEM2_MEMSET2_0
 ((
ut32_t
)0x00000001

	)

4298 
	#FMC_PMEM2_MEMSET2_1
 ((
ut32_t
)0x00000002

	)

4299 
	#FMC_PMEM2_MEMSET2_2
 ((
ut32_t
)0x00000004

	)

4300 
	#FMC_PMEM2_MEMSET2_3
 ((
ut32_t
)0x00000008

	)

4301 
	#FMC_PMEM2_MEMSET2_4
 ((
ut32_t
)0x00000010

	)

4302 
	#FMC_PMEM2_MEMSET2_5
 ((
ut32_t
)0x00000020

	)

4303 
	#FMC_PMEM2_MEMSET2_6
 ((
ut32_t
)0x00000040

	)

4304 
	#FMC_PMEM2_MEMSET2_7
 ((
ut32_t
)0x00000080

	)

4306 
	#FMC_PMEM2_MEMWAIT2
 ((
ut32_t
)0x0000FF00

	)

4307 
	#FMC_PMEM2_MEMWAIT2_0
 ((
ut32_t
)0x00000100

	)

4308 
	#FMC_PMEM2_MEMWAIT2_1
 ((
ut32_t
)0x00000200

	)

4309 
	#FMC_PMEM2_MEMWAIT2_2
 ((
ut32_t
)0x00000400

	)

4310 
	#FMC_PMEM2_MEMWAIT2_3
 ((
ut32_t
)0x00000800

	)

4311 
	#FMC_PMEM2_MEMWAIT2_4
 ((
ut32_t
)0x00001000

	)

4312 
	#FMC_PMEM2_MEMWAIT2_5
 ((
ut32_t
)0x00002000

	)

4313 
	#FMC_PMEM2_MEMWAIT2_6
 ((
ut32_t
)0x00004000

	)

4314 
	#FMC_PMEM2_MEMWAIT2_7
 ((
ut32_t
)0x00008000

	)

4316 
	#FMC_PMEM2_MEMHOLD2
 ((
ut32_t
)0x00FF0000

	)

4317 
	#FMC_PMEM2_MEMHOLD2_0
 ((
ut32_t
)0x00010000

	)

4318 
	#FMC_PMEM2_MEMHOLD2_1
 ((
ut32_t
)0x00020000

	)

4319 
	#FMC_PMEM2_MEMHOLD2_2
 ((
ut32_t
)0x00040000

	)

4320 
	#FMC_PMEM2_MEMHOLD2_3
 ((
ut32_t
)0x00080000

	)

4321 
	#FMC_PMEM2_MEMHOLD2_4
 ((
ut32_t
)0x00100000

	)

4322 
	#FMC_PMEM2_MEMHOLD2_5
 ((
ut32_t
)0x00200000

	)

4323 
	#FMC_PMEM2_MEMHOLD2_6
 ((
ut32_t
)0x00400000

	)

4324 
	#FMC_PMEM2_MEMHOLD2_7
 ((
ut32_t
)0x00800000

	)

4326 
	#FMC_PMEM2_MEMHIZ2
 ((
ut32_t
)0xFF000000

	)

4327 
	#FMC_PMEM2_MEMHIZ2_0
 ((
ut32_t
)0x01000000

	)

4328 
	#FMC_PMEM2_MEMHIZ2_1
 ((
ut32_t
)0x02000000

	)

4329 
	#FMC_PMEM2_MEMHIZ2_2
 ((
ut32_t
)0x04000000

	)

4330 
	#FMC_PMEM2_MEMHIZ2_3
 ((
ut32_t
)0x08000000

	)

4331 
	#FMC_PMEM2_MEMHIZ2_4
 ((
ut32_t
)0x10000000

	)

4332 
	#FMC_PMEM2_MEMHIZ2_5
 ((
ut32_t
)0x20000000

	)

4333 
	#FMC_PMEM2_MEMHIZ2_6
 ((
ut32_t
)0x40000000

	)

4334 
	#FMC_PMEM2_MEMHIZ2_7
 ((
ut32_t
)0x80000000

	)

4337 
	#FMC_PMEM3_MEMSET3
 ((
ut32_t
)0x000000FF

	)

4338 
	#FMC_PMEM3_MEMSET3_0
 ((
ut32_t
)0x00000001

	)

4339 
	#FMC_PMEM3_MEMSET3_1
 ((
ut32_t
)0x00000002

	)

4340 
	#FMC_PMEM3_MEMSET3_2
 ((
ut32_t
)0x00000004

	)

4341 
	#FMC_PMEM3_MEMSET3_3
 ((
ut32_t
)0x00000008

	)

4342 
	#FMC_PMEM3_MEMSET3_4
 ((
ut32_t
)0x00000010

	)

4343 
	#FMC_PMEM3_MEMSET3_5
 ((
ut32_t
)0x00000020

	)

4344 
	#FMC_PMEM3_MEMSET3_6
 ((
ut32_t
)0x00000040

	)

4345 
	#FMC_PMEM3_MEMSET3_7
 ((
ut32_t
)0x00000080

	)

4347 
	#FMC_PMEM3_MEMWAIT3
 ((
ut32_t
)0x0000FF00

	)

4348 
	#FMC_PMEM3_MEMWAIT3_0
 ((
ut32_t
)0x00000100

	)

4349 
	#FMC_PMEM3_MEMWAIT3_1
 ((
ut32_t
)0x00000200

	)

4350 
	#FMC_PMEM3_MEMWAIT3_2
 ((
ut32_t
)0x00000400

	)

4351 
	#FMC_PMEM3_MEMWAIT3_3
 ((
ut32_t
)0x00000800

	)

4352 
	#FMC_PMEM3_MEMWAIT3_4
 ((
ut32_t
)0x00001000

	)

4353 
	#FMC_PMEM3_MEMWAIT3_5
 ((
ut32_t
)0x00002000

	)

4354 
	#FMC_PMEM3_MEMWAIT3_6
 ((
ut32_t
)0x00004000

	)

4355 
	#FMC_PMEM3_MEMWAIT3_7
 ((
ut32_t
)0x00008000

	)

4357 
	#FMC_PMEM3_MEMHOLD3
 ((
ut32_t
)0x00FF0000

	)

4358 
	#FMC_PMEM3_MEMHOLD3_0
 ((
ut32_t
)0x00010000

	)

4359 
	#FMC_PMEM3_MEMHOLD3_1
 ((
ut32_t
)0x00020000

	)

4360 
	#FMC_PMEM3_MEMHOLD3_2
 ((
ut32_t
)0x00040000

	)

4361 
	#FMC_PMEM3_MEMHOLD3_3
 ((
ut32_t
)0x00080000

	)

4362 
	#FMC_PMEM3_MEMHOLD3_4
 ((
ut32_t
)0x00100000

	)

4363 
	#FMC_PMEM3_MEMHOLD3_5
 ((
ut32_t
)0x00200000

	)

4364 
	#FMC_PMEM3_MEMHOLD3_6
 ((
ut32_t
)0x00400000

	)

4365 
	#FMC_PMEM3_MEMHOLD3_7
 ((
ut32_t
)0x00800000

	)

4367 
	#FMC_PMEM3_MEMHIZ3
 ((
ut32_t
)0xFF000000

	)

4368 
	#FMC_PMEM3_MEMHIZ3_0
 ((
ut32_t
)0x01000000

	)

4369 
	#FMC_PMEM3_MEMHIZ3_1
 ((
ut32_t
)0x02000000

	)

4370 
	#FMC_PMEM3_MEMHIZ3_2
 ((
ut32_t
)0x04000000

	)

4371 
	#FMC_PMEM3_MEMHIZ3_3
 ((
ut32_t
)0x08000000

	)

4372 
	#FMC_PMEM3_MEMHIZ3_4
 ((
ut32_t
)0x10000000

	)

4373 
	#FMC_PMEM3_MEMHIZ3_5
 ((
ut32_t
)0x20000000

	)

4374 
	#FMC_PMEM3_MEMHIZ3_6
 ((
ut32_t
)0x40000000

	)

4375 
	#FMC_PMEM3_MEMHIZ3_7
 ((
ut32_t
)0x80000000

	)

4378 
	#FMC_PMEM4_MEMSET4
 ((
ut32_t
)0x000000FF

	)

4379 
	#FMC_PMEM4_MEMSET4_0
 ((
ut32_t
)0x00000001

	)

4380 
	#FMC_PMEM4_MEMSET4_1
 ((
ut32_t
)0x00000002

	)

4381 
	#FMC_PMEM4_MEMSET4_2
 ((
ut32_t
)0x00000004

	)

4382 
	#FMC_PMEM4_MEMSET4_3
 ((
ut32_t
)0x00000008

	)

4383 
	#FMC_PMEM4_MEMSET4_4
 ((
ut32_t
)0x00000010

	)

4384 
	#FMC_PMEM4_MEMSET4_5
 ((
ut32_t
)0x00000020

	)

4385 
	#FMC_PMEM4_MEMSET4_6
 ((
ut32_t
)0x00000040

	)

4386 
	#FMC_PMEM4_MEMSET4_7
 ((
ut32_t
)0x00000080

	)

4388 
	#FMC_PMEM4_MEMWAIT4
 ((
ut32_t
)0x0000FF00

	)

4389 
	#FMC_PMEM4_MEMWAIT4_0
 ((
ut32_t
)0x00000100

	)

4390 
	#FMC_PMEM4_MEMWAIT4_1
 ((
ut32_t
)0x00000200

	)

4391 
	#FMC_PMEM4_MEMWAIT4_2
 ((
ut32_t
)0x00000400

	)

4392 
	#FMC_PMEM4_MEMWAIT4_3
 ((
ut32_t
)0x00000800

	)

4393 
	#FMC_PMEM4_MEMWAIT4_4
 ((
ut32_t
)0x00001000

	)

4394 
	#FMC_PMEM4_MEMWAIT4_5
 ((
ut32_t
)0x00002000

	)

4395 
	#FMC_PMEM4_MEMWAIT4_6
 ((
ut32_t
)0x00004000

	)

4396 
	#FMC_PMEM4_MEMWAIT4_7
 ((
ut32_t
)0x00008000

	)

4398 
	#FMC_PMEM4_MEMHOLD4
 ((
ut32_t
)0x00FF0000

	)

4399 
	#FMC_PMEM4_MEMHOLD4_0
 ((
ut32_t
)0x00010000

	)

4400 
	#FMC_PMEM4_MEMHOLD4_1
 ((
ut32_t
)0x00020000

	)

4401 
	#FMC_PMEM4_MEMHOLD4_2
 ((
ut32_t
)0x00040000

	)

4402 
	#FMC_PMEM4_MEMHOLD4_3
 ((
ut32_t
)0x00080000

	)

4403 
	#FMC_PMEM4_MEMHOLD4_4
 ((
ut32_t
)0x00100000

	)

4404 
	#FMC_PMEM4_MEMHOLD4_5
 ((
ut32_t
)0x00200000

	)

4405 
	#FMC_PMEM4_MEMHOLD4_6
 ((
ut32_t
)0x00400000

	)

4406 
	#FMC_PMEM4_MEMHOLD4_7
 ((
ut32_t
)0x00800000

	)

4408 
	#FMC_PMEM4_MEMHIZ4
 ((
ut32_t
)0xFF000000

	)

4409 
	#FMC_PMEM4_MEMHIZ4_0
 ((
ut32_t
)0x01000000

	)

4410 
	#FMC_PMEM4_MEMHIZ4_1
 ((
ut32_t
)0x02000000

	)

4411 
	#FMC_PMEM4_MEMHIZ4_2
 ((
ut32_t
)0x04000000

	)

4412 
	#FMC_PMEM4_MEMHIZ4_3
 ((
ut32_t
)0x08000000

	)

4413 
	#FMC_PMEM4_MEMHIZ4_4
 ((
ut32_t
)0x10000000

	)

4414 
	#FMC_PMEM4_MEMHIZ4_5
 ((
ut32_t
)0x20000000

	)

4415 
	#FMC_PMEM4_MEMHIZ4_6
 ((
ut32_t
)0x40000000

	)

4416 
	#FMC_PMEM4_MEMHIZ4_7
 ((
ut32_t
)0x80000000

	)

4419 
	#FMC_PATT2_ATTSET2
 ((
ut32_t
)0x000000FF

	)

4420 
	#FMC_PATT2_ATTSET2_0
 ((
ut32_t
)0x00000001

	)

4421 
	#FMC_PATT2_ATTSET2_1
 ((
ut32_t
)0x00000002

	)

4422 
	#FMC_PATT2_ATTSET2_2
 ((
ut32_t
)0x00000004

	)

4423 
	#FMC_PATT2_ATTSET2_3
 ((
ut32_t
)0x00000008

	)

4424 
	#FMC_PATT2_ATTSET2_4
 ((
ut32_t
)0x00000010

	)

4425 
	#FMC_PATT2_ATTSET2_5
 ((
ut32_t
)0x00000020

	)

4426 
	#FMC_PATT2_ATTSET2_6
 ((
ut32_t
)0x00000040

	)

4427 
	#FMC_PATT2_ATTSET2_7
 ((
ut32_t
)0x00000080

	)

4429 
	#FMC_PATT2_ATTWAIT2
 ((
ut32_t
)0x0000FF00

	)

4430 
	#FMC_PATT2_ATTWAIT2_0
 ((
ut32_t
)0x00000100

	)

4431 
	#FMC_PATT2_ATTWAIT2_1
 ((
ut32_t
)0x00000200

	)

4432 
	#FMC_PATT2_ATTWAIT2_2
 ((
ut32_t
)0x00000400

	)

4433 
	#FMC_PATT2_ATTWAIT2_3
 ((
ut32_t
)0x00000800

	)

4434 
	#FMC_PATT2_ATTWAIT2_4
 ((
ut32_t
)0x00001000

	)

4435 
	#FMC_PATT2_ATTWAIT2_5
 ((
ut32_t
)0x00002000

	)

4436 
	#FMC_PATT2_ATTWAIT2_6
 ((
ut32_t
)0x00004000

	)

4437 
	#FMC_PATT2_ATTWAIT2_7
 ((
ut32_t
)0x00008000

	)

4439 
	#FMC_PATT2_ATTHOLD2
 ((
ut32_t
)0x00FF0000

	)

4440 
	#FMC_PATT2_ATTHOLD2_0
 ((
ut32_t
)0x00010000

	)

4441 
	#FMC_PATT2_ATTHOLD2_1
 ((
ut32_t
)0x00020000

	)

4442 
	#FMC_PATT2_ATTHOLD2_2
 ((
ut32_t
)0x00040000

	)

4443 
	#FMC_PATT2_ATTHOLD2_3
 ((
ut32_t
)0x00080000

	)

4444 
	#FMC_PATT2_ATTHOLD2_4
 ((
ut32_t
)0x00100000

	)

4445 
	#FMC_PATT2_ATTHOLD2_5
 ((
ut32_t
)0x00200000

	)

4446 
	#FMC_PATT2_ATTHOLD2_6
 ((
ut32_t
)0x00400000

	)

4447 
	#FMC_PATT2_ATTHOLD2_7
 ((
ut32_t
)0x00800000

	)

4449 
	#FMC_PATT2_ATTHIZ2
 ((
ut32_t
)0xFF000000

	)

4450 
	#FMC_PATT2_ATTHIZ2_0
 ((
ut32_t
)0x01000000

	)

4451 
	#FMC_PATT2_ATTHIZ2_1
 ((
ut32_t
)0x02000000

	)

4452 
	#FMC_PATT2_ATTHIZ2_2
 ((
ut32_t
)0x04000000

	)

4453 
	#FMC_PATT2_ATTHIZ2_3
 ((
ut32_t
)0x08000000

	)

4454 
	#FMC_PATT2_ATTHIZ2_4
 ((
ut32_t
)0x10000000

	)

4455 
	#FMC_PATT2_ATTHIZ2_5
 ((
ut32_t
)0x20000000

	)

4456 
	#FMC_PATT2_ATTHIZ2_6
 ((
ut32_t
)0x40000000

	)

4457 
	#FMC_PATT2_ATTHIZ2_7
 ((
ut32_t
)0x80000000

	)

4460 
	#FMC_PATT3_ATTSET3
 ((
ut32_t
)0x000000FF

	)

4461 
	#FMC_PATT3_ATTSET3_0
 ((
ut32_t
)0x00000001

	)

4462 
	#FMC_PATT3_ATTSET3_1
 ((
ut32_t
)0x00000002

	)

4463 
	#FMC_PATT3_ATTSET3_2
 ((
ut32_t
)0x00000004

	)

4464 
	#FMC_PATT3_ATTSET3_3
 ((
ut32_t
)0x00000008

	)

4465 
	#FMC_PATT3_ATTSET3_4
 ((
ut32_t
)0x00000010

	)

4466 
	#FMC_PATT3_ATTSET3_5
 ((
ut32_t
)0x00000020

	)

4467 
	#FMC_PATT3_ATTSET3_6
 ((
ut32_t
)0x00000040

	)

4468 
	#FMC_PATT3_ATTSET3_7
 ((
ut32_t
)0x00000080

	)

4470 
	#FMC_PATT3_ATTWAIT3
 ((
ut32_t
)0x0000FF00

	)

4471 
	#FMC_PATT3_ATTWAIT3_0
 ((
ut32_t
)0x00000100

	)

4472 
	#FMC_PATT3_ATTWAIT3_1
 ((
ut32_t
)0x00000200

	)

4473 
	#FMC_PATT3_ATTWAIT3_2
 ((
ut32_t
)0x00000400

	)

4474 
	#FMC_PATT3_ATTWAIT3_3
 ((
ut32_t
)0x00000800

	)

4475 
	#FMC_PATT3_ATTWAIT3_4
 ((
ut32_t
)0x00001000

	)

4476 
	#FMC_PATT3_ATTWAIT3_5
 ((
ut32_t
)0x00002000

	)

4477 
	#FMC_PATT3_ATTWAIT3_6
 ((
ut32_t
)0x00004000

	)

4478 
	#FMC_PATT3_ATTWAIT3_7
 ((
ut32_t
)0x00008000

	)

4480 
	#FMC_PATT3_ATTHOLD3
 ((
ut32_t
)0x00FF0000

	)

4481 
	#FMC_PATT3_ATTHOLD3_0
 ((
ut32_t
)0x00010000

	)

4482 
	#FMC_PATT3_ATTHOLD3_1
 ((
ut32_t
)0x00020000

	)

4483 
	#FMC_PATT3_ATTHOLD3_2
 ((
ut32_t
)0x00040000

	)

4484 
	#FMC_PATT3_ATTHOLD3_3
 ((
ut32_t
)0x00080000

	)

4485 
	#FMC_PATT3_ATTHOLD3_4
 ((
ut32_t
)0x00100000

	)

4486 
	#FMC_PATT3_ATTHOLD3_5
 ((
ut32_t
)0x00200000

	)

4487 
	#FMC_PATT3_ATTHOLD3_6
 ((
ut32_t
)0x00400000

	)

4488 
	#FMC_PATT3_ATTHOLD3_7
 ((
ut32_t
)0x00800000

	)

4490 
	#FMC_PATT3_ATTHIZ3
 ((
ut32_t
)0xFF000000

	)

4491 
	#FMC_PATT3_ATTHIZ3_0
 ((
ut32_t
)0x01000000

	)

4492 
	#FMC_PATT3_ATTHIZ3_1
 ((
ut32_t
)0x02000000

	)

4493 
	#FMC_PATT3_ATTHIZ3_2
 ((
ut32_t
)0x04000000

	)

4494 
	#FMC_PATT3_ATTHIZ3_3
 ((
ut32_t
)0x08000000

	)

4495 
	#FMC_PATT3_ATTHIZ3_4
 ((
ut32_t
)0x10000000

	)

4496 
	#FMC_PATT3_ATTHIZ3_5
 ((
ut32_t
)0x20000000

	)

4497 
	#FMC_PATT3_ATTHIZ3_6
 ((
ut32_t
)0x40000000

	)

4498 
	#FMC_PATT3_ATTHIZ3_7
 ((
ut32_t
)0x80000000

	)

4501 
	#FMC_PATT4_ATTSET4
 ((
ut32_t
)0x000000FF

	)

4502 
	#FMC_PATT4_ATTSET4_0
 ((
ut32_t
)0x00000001

	)

4503 
	#FMC_PATT4_ATTSET4_1
 ((
ut32_t
)0x00000002

	)

4504 
	#FMC_PATT4_ATTSET4_2
 ((
ut32_t
)0x00000004

	)

4505 
	#FMC_PATT4_ATTSET4_3
 ((
ut32_t
)0x00000008

	)

4506 
	#FMC_PATT4_ATTSET4_4
 ((
ut32_t
)0x00000010

	)

4507 
	#FMC_PATT4_ATTSET4_5
 ((
ut32_t
)0x00000020

	)

4508 
	#FMC_PATT4_ATTSET4_6
 ((
ut32_t
)0x00000040

	)

4509 
	#FMC_PATT4_ATTSET4_7
 ((
ut32_t
)0x00000080

	)

4511 
	#FMC_PATT4_ATTWAIT4
 ((
ut32_t
)0x0000FF00

	)

4512 
	#FMC_PATT4_ATTWAIT4_0
 ((
ut32_t
)0x00000100

	)

4513 
	#FMC_PATT4_ATTWAIT4_1
 ((
ut32_t
)0x00000200

	)

4514 
	#FMC_PATT4_ATTWAIT4_2
 ((
ut32_t
)0x00000400

	)

4515 
	#FMC_PATT4_ATTWAIT4_3
 ((
ut32_t
)0x00000800

	)

4516 
	#FMC_PATT4_ATTWAIT4_4
 ((
ut32_t
)0x00001000

	)

4517 
	#FMC_PATT4_ATTWAIT4_5
 ((
ut32_t
)0x00002000

	)

4518 
	#FMC_PATT4_ATTWAIT4_6
 ((
ut32_t
)0x00004000

	)

4519 
	#FMC_PATT4_ATTWAIT4_7
 ((
ut32_t
)0x00008000

	)

4521 
	#FMC_PATT4_ATTHOLD4
 ((
ut32_t
)0x00FF0000

	)

4522 
	#FMC_PATT4_ATTHOLD4_0
 ((
ut32_t
)0x00010000

	)

4523 
	#FMC_PATT4_ATTHOLD4_1
 ((
ut32_t
)0x00020000

	)

4524 
	#FMC_PATT4_ATTHOLD4_2
 ((
ut32_t
)0x00040000

	)

4525 
	#FMC_PATT4_ATTHOLD4_3
 ((
ut32_t
)0x00080000

	)

4526 
	#FMC_PATT4_ATTHOLD4_4
 ((
ut32_t
)0x00100000

	)

4527 
	#FMC_PATT4_ATTHOLD4_5
 ((
ut32_t
)0x00200000

	)

4528 
	#FMC_PATT4_ATTHOLD4_6
 ((
ut32_t
)0x00400000

	)

4529 
	#FMC_PATT4_ATTHOLD4_7
 ((
ut32_t
)0x00800000

	)

4531 
	#FMC_PATT4_ATTHIZ4
 ((
ut32_t
)0xFF000000

	)

4532 
	#FMC_PATT4_ATTHIZ4_0
 ((
ut32_t
)0x01000000

	)

4533 
	#FMC_PATT4_ATTHIZ4_1
 ((
ut32_t
)0x02000000

	)

4534 
	#FMC_PATT4_ATTHIZ4_2
 ((
ut32_t
)0x04000000

	)

4535 
	#FMC_PATT4_ATTHIZ4_3
 ((
ut32_t
)0x08000000

	)

4536 
	#FMC_PATT4_ATTHIZ4_4
 ((
ut32_t
)0x10000000

	)

4537 
	#FMC_PATT4_ATTHIZ4_5
 ((
ut32_t
)0x20000000

	)

4538 
	#FMC_PATT4_ATTHIZ4_6
 ((
ut32_t
)0x40000000

	)

4539 
	#FMC_PATT4_ATTHIZ4_7
 ((
ut32_t
)0x80000000

	)

4542 
	#FMC_PIO4_IOSET4
 ((
ut32_t
)0x000000FF

	)

4543 
	#FMC_PIO4_IOSET4_0
 ((
ut32_t
)0x00000001

	)

4544 
	#FMC_PIO4_IOSET4_1
 ((
ut32_t
)0x00000002

	)

4545 
	#FMC_PIO4_IOSET4_2
 ((
ut32_t
)0x00000004

	)

4546 
	#FMC_PIO4_IOSET4_3
 ((
ut32_t
)0x00000008

	)

4547 
	#FMC_PIO4_IOSET4_4
 ((
ut32_t
)0x00000010

	)

4548 
	#FMC_PIO4_IOSET4_5
 ((
ut32_t
)0x00000020

	)

4549 
	#FMC_PIO4_IOSET4_6
 ((
ut32_t
)0x00000040

	)

4550 
	#FMC_PIO4_IOSET4_7
 ((
ut32_t
)0x00000080

	)

4552 
	#FMC_PIO4_IOWAIT4
 ((
ut32_t
)0x0000FF00

	)

4553 
	#FMC_PIO4_IOWAIT4_0
 ((
ut32_t
)0x00000100

	)

4554 
	#FMC_PIO4_IOWAIT4_1
 ((
ut32_t
)0x00000200

	)

4555 
	#FMC_PIO4_IOWAIT4_2
 ((
ut32_t
)0x00000400

	)

4556 
	#FMC_PIO4_IOWAIT4_3
 ((
ut32_t
)0x00000800

	)

4557 
	#FMC_PIO4_IOWAIT4_4
 ((
ut32_t
)0x00001000

	)

4558 
	#FMC_PIO4_IOWAIT4_5
 ((
ut32_t
)0x00002000

	)

4559 
	#FMC_PIO4_IOWAIT4_6
 ((
ut32_t
)0x00004000

	)

4560 
	#FMC_PIO4_IOWAIT4_7
 ((
ut32_t
)0x00008000

	)

4562 
	#FMC_PIO4_IOHOLD4
 ((
ut32_t
)0x00FF0000

	)

4563 
	#FMC_PIO4_IOHOLD4_0
 ((
ut32_t
)0x00010000

	)

4564 
	#FMC_PIO4_IOHOLD4_1
 ((
ut32_t
)0x00020000

	)

4565 
	#FMC_PIO4_IOHOLD4_2
 ((
ut32_t
)0x00040000

	)

4566 
	#FMC_PIO4_IOHOLD4_3
 ((
ut32_t
)0x00080000

	)

4567 
	#FMC_PIO4_IOHOLD4_4
 ((
ut32_t
)0x00100000

	)

4568 
	#FMC_PIO4_IOHOLD4_5
 ((
ut32_t
)0x00200000

	)

4569 
	#FMC_PIO4_IOHOLD4_6
 ((
ut32_t
)0x00400000

	)

4570 
	#FMC_PIO4_IOHOLD4_7
 ((
ut32_t
)0x00800000

	)

4572 
	#FMC_PIO4_IOHIZ4
 ((
ut32_t
)0xFF000000

	)

4573 
	#FMC_PIO4_IOHIZ4_0
 ((
ut32_t
)0x01000000

	)

4574 
	#FMC_PIO4_IOHIZ4_1
 ((
ut32_t
)0x02000000

	)

4575 
	#FMC_PIO4_IOHIZ4_2
 ((
ut32_t
)0x04000000

	)

4576 
	#FMC_PIO4_IOHIZ4_3
 ((
ut32_t
)0x08000000

	)

4577 
	#FMC_PIO4_IOHIZ4_4
 ((
ut32_t
)0x10000000

	)

4578 
	#FMC_PIO4_IOHIZ4_5
 ((
ut32_t
)0x20000000

	)

4579 
	#FMC_PIO4_IOHIZ4_6
 ((
ut32_t
)0x40000000

	)

4580 
	#FMC_PIO4_IOHIZ4_7
 ((
ut32_t
)0x80000000

	)

4583 
	#FMC_ECCR2_ECC2
 ((
ut32_t
)0xFFFFFFFF

	)

4586 
	#FMC_ECCR3_ECC3
 ((
ut32_t
)0xFFFFFFFF

	)

4589 
	#FMC_SDCR1_NC
 ((
ut32_t
)0x00000003

	)

4590 
	#FMC_SDCR1_NC_0
 ((
ut32_t
)0x00000001

	)

4591 
	#FMC_SDCR1_NC_1
 ((
ut32_t
)0x00000002

	)

4593 
	#FMC_SDCR1_NR
 ((
ut32_t
)0x0000000C

	)

4594 
	#FMC_SDCR1_NR_0
 ((
ut32_t
)0x00000004

	)

4595 
	#FMC_SDCR1_NR_1
 ((
ut32_t
)0x00000008

	)

4597 
	#FMC_SDCR1_MWID
 ((
ut32_t
)0x00000030

	)

4598 
	#FMC_SDCR1_MWID_0
 ((
ut32_t
)0x00000010

	)

4599 
	#FMC_SDCR1_MWID_1
 ((
ut32_t
)0x00000020

	)

4601 
	#FMC_SDCR1_NB
 ((
ut32_t
)0x00000040

	)

4603 
	#FMC_SDCR1_CAS
 ((
ut32_t
)0x00000180

	)

4604 
	#FMC_SDCR1_CAS_0
 ((
ut32_t
)0x00000080

	)

4605 
	#FMC_SDCR1_CAS_1
 ((
ut32_t
)0x00000100

	)

4607 
	#FMC_SDCR1_WP
 ((
ut32_t
)0x00000200

	)

4609 
	#FMC_SDCR1_SDCLK
 ((
ut32_t
)0x00000C00

	)

4610 
	#FMC_SDCR1_SDCLK_0
 ((
ut32_t
)0x00000400

	)

4611 
	#FMC_SDCR1_SDCLK_1
 ((
ut32_t
)0x00000800

	)

4613 
	#FMC_SDCR1_RBURST
 ((
ut32_t
)0x00001000

	)

4615 
	#FMC_SDCR1_RPIPE
 ((
ut32_t
)0x00006000

	)

4616 
	#FMC_SDCR1_RPIPE_0
 ((
ut32_t
)0x00002000

	)

4617 
	#FMC_SDCR1_RPIPE_1
 ((
ut32_t
)0x00004000

	)

4620 
	#FMC_SDCR2_NC
 ((
ut32_t
)0x00000003

	)

4621 
	#FMC_SDCR2_NC_0
 ((
ut32_t
)0x00000001

	)

4622 
	#FMC_SDCR2_NC_1
 ((
ut32_t
)0x00000002

	)

4624 
	#FMC_SDCR2_NR
 ((
ut32_t
)0x0000000C

	)

4625 
	#FMC_SDCR2_NR_0
 ((
ut32_t
)0x00000004

	)

4626 
	#FMC_SDCR2_NR_1
 ((
ut32_t
)0x00000008

	)

4628 
	#FMC_SDCR2_MWID
 ((
ut32_t
)0x00000030

	)

4629 
	#FMC_SDCR2_MWID_0
 ((
ut32_t
)0x00000010

	)

4630 
	#FMC_SDCR2_MWID_1
 ((
ut32_t
)0x00000020

	)

4632 
	#FMC_SDCR2_NB
 ((
ut32_t
)0x00000040

	)

4634 
	#FMC_SDCR2_CAS
 ((
ut32_t
)0x00000180

	)

4635 
	#FMC_SDCR2_CAS_0
 ((
ut32_t
)0x00000080

	)

4636 
	#FMC_SDCR2_CAS_1
 ((
ut32_t
)0x00000100

	)

4638 
	#FMC_SDCR2_WP
 ((
ut32_t
)0x00000200

	)

4640 
	#FMC_SDCR2_SDCLK
 ((
ut32_t
)0x00000C00

	)

4641 
	#FMC_SDCR2_SDCLK_0
 ((
ut32_t
)0x00000400

	)

4642 
	#FMC_SDCR2_SDCLK_1
 ((
ut32_t
)0x00000800

	)

4644 
	#FMC_SDCR2_RBURST
 ((
ut32_t
)0x00001000

	)

4646 
	#FMC_SDCR2_RPIPE
 ((
ut32_t
)0x00006000

	)

4647 
	#FMC_SDCR2_RPIPE_0
 ((
ut32_t
)0x00002000

	)

4648 
	#FMC_SDCR2_RPIPE_1
 ((
ut32_t
)0x00004000

	)

4651 
	#FMC_SDTR1_TMRD
 ((
ut32_t
)0x0000000F

	)

4652 
	#FMC_SDTR1_TMRD_0
 ((
ut32_t
)0x00000001

	)

4653 
	#FMC_SDTR1_TMRD_1
 ((
ut32_t
)0x00000002

	)

4654 
	#FMC_SDTR1_TMRD_2
 ((
ut32_t
)0x00000004

	)

4655 
	#FMC_SDTR1_TMRD_3
 ((
ut32_t
)0x00000008

	)

4657 
	#FMC_SDTR1_TXSR
 ((
ut32_t
)0x000000F0

	)

4658 
	#FMC_SDTR1_TXSR_0
 ((
ut32_t
)0x00000010

	)

4659 
	#FMC_SDTR1_TXSR_1
 ((
ut32_t
)0x00000020

	)

4660 
	#FMC_SDTR1_TXSR_2
 ((
ut32_t
)0x00000040

	)

4661 
	#FMC_SDTR1_TXSR_3
 ((
ut32_t
)0x00000080

	)

4663 
	#FMC_SDTR1_TRAS
 ((
ut32_t
)0x00000F00

	)

4664 
	#FMC_SDTR1_TRAS_0
 ((
ut32_t
)0x00000100

	)

4665 
	#FMC_SDTR1_TRAS_1
 ((
ut32_t
)0x00000200

	)

4666 
	#FMC_SDTR1_TRAS_2
 ((
ut32_t
)0x00000400

	)

4667 
	#FMC_SDTR1_TRAS_3
 ((
ut32_t
)0x00000800

	)

4669 
	#FMC_SDTR1_TRC
 ((
ut32_t
)0x0000F000

	)

4670 
	#FMC_SDTR1_TRC_0
 ((
ut32_t
)0x00001000

	)

4671 
	#FMC_SDTR1_TRC_1
 ((
ut32_t
)0x00002000

	)

4672 
	#FMC_SDTR1_TRC_2
 ((
ut32_t
)0x00004000

	)

4674 
	#FMC_SDTR1_TWR
 ((
ut32_t
)0x000F0000

	)

4675 
	#FMC_SDTR1_TWR_0
 ((
ut32_t
)0x00010000

	)

4676 
	#FMC_SDTR1_TWR_1
 ((
ut32_t
)0x00020000

	)

4677 
	#FMC_SDTR1_TWR_2
 ((
ut32_t
)0x00040000

	)

4679 
	#FMC_SDTR1_TRP
 ((
ut32_t
)0x00F00000

	)

4680 
	#FMC_SDTR1_TRP_0
 ((
ut32_t
)0x00100000

	)

4681 
	#FMC_SDTR1_TRP_1
 ((
ut32_t
)0x00200000

	)

4682 
	#FMC_SDTR1_TRP_2
 ((
ut32_t
)0x00400000

	)

4684 
	#FMC_SDTR1_TRCD
 ((
ut32_t
)0x0F000000

	)

4685 
	#FMC_SDTR1_TRCD_0
 ((
ut32_t
)0x01000000

	)

4686 
	#FMC_SDTR1_TRCD_1
 ((
ut32_t
)0x02000000

	)

4687 
	#FMC_SDTR1_TRCD_2
 ((
ut32_t
)0x04000000

	)

4690 
	#FMC_SDTR2_TMRD
 ((
ut32_t
)0x0000000F

	)

4691 
	#FMC_SDTR2_TMRD_0
 ((
ut32_t
)0x00000001

	)

4692 
	#FMC_SDTR2_TMRD_1
 ((
ut32_t
)0x00000002

	)

4693 
	#FMC_SDTR2_TMRD_2
 ((
ut32_t
)0x00000004

	)

4694 
	#FMC_SDTR2_TMRD_3
 ((
ut32_t
)0x00000008

	)

4696 
	#FMC_SDTR2_TXSR
 ((
ut32_t
)0x000000F0

	)

4697 
	#FMC_SDTR2_TXSR_0
 ((
ut32_t
)0x00000010

	)

4698 
	#FMC_SDTR2_TXSR_1
 ((
ut32_t
)0x00000020

	)

4699 
	#FMC_SDTR2_TXSR_2
 ((
ut32_t
)0x00000040

	)

4700 
	#FMC_SDTR2_TXSR_3
 ((
ut32_t
)0x00000080

	)

4702 
	#FMC_SDTR2_TRAS
 ((
ut32_t
)0x00000F00

	)

4703 
	#FMC_SDTR2_TRAS_0
 ((
ut32_t
)0x00000100

	)

4704 
	#FMC_SDTR2_TRAS_1
 ((
ut32_t
)0x00000200

	)

4705 
	#FMC_SDTR2_TRAS_2
 ((
ut32_t
)0x00000400

	)

4706 
	#FMC_SDTR2_TRAS_3
 ((
ut32_t
)0x00000800

	)

4708 
	#FMC_SDTR2_TRC
 ((
ut32_t
)0x0000F000

	)

4709 
	#FMC_SDTR2_TRC_0
 ((
ut32_t
)0x00001000

	)

4710 
	#FMC_SDTR2_TRC_1
 ((
ut32_t
)0x00002000

	)

4711 
	#FMC_SDTR2_TRC_2
 ((
ut32_t
)0x00004000

	)

4713 
	#FMC_SDTR2_TWR
 ((
ut32_t
)0x000F0000

	)

4714 
	#FMC_SDTR2_TWR_0
 ((
ut32_t
)0x00010000

	)

4715 
	#FMC_SDTR2_TWR_1
 ((
ut32_t
)0x00020000

	)

4716 
	#FMC_SDTR2_TWR_2
 ((
ut32_t
)0x00040000

	)

4718 
	#FMC_SDTR2_TRP
 ((
ut32_t
)0x00F00000

	)

4719 
	#FMC_SDTR2_TRP_0
 ((
ut32_t
)0x00100000

	)

4720 
	#FMC_SDTR2_TRP_1
 ((
ut32_t
)0x00200000

	)

4721 
	#FMC_SDTR2_TRP_2
 ((
ut32_t
)0x00400000

	)

4723 
	#FMC_SDTR2_TRCD
 ((
ut32_t
)0x0F000000

	)

4724 
	#FMC_SDTR2_TRCD_0
 ((
ut32_t
)0x01000000

	)

4725 
	#FMC_SDTR2_TRCD_1
 ((
ut32_t
)0x02000000

	)

4726 
	#FMC_SDTR2_TRCD_2
 ((
ut32_t
)0x04000000

	)

4729 
	#FMC_SDCMR_MODE
 ((
ut32_t
)0x00000007

	)

4730 
	#FMC_SDCMR_MODE_0
 ((
ut32_t
)0x00000001

	)

4731 
	#FMC_SDCMR_MODE_1
 ((
ut32_t
)0x00000002

	)

4732 
	#FMC_SDCMR_MODE_2
 ((
ut32_t
)0x00000004

	)

4734 
	#FMC_SDCMR_CTB2
 ((
ut32_t
)0x00000008

	)

4736 
	#FMC_SDCMR_CTB1
 ((
ut32_t
)0x00000010

	)

4738 
	#FMC_SDCMR_NRFS
 ((
ut32_t
)0x000001E0

	)

4739 
	#FMC_SDCMR_NRFS_0
 ((
ut32_t
)0x00000020

	)

4740 
	#FMC_SDCMR_NRFS_1
 ((
ut32_t
)0x00000040

	)

4741 
	#FMC_SDCMR_NRFS_2
 ((
ut32_t
)0x00000080

	)

4742 
	#FMC_SDCMR_NRFS_3
 ((
ut32_t
)0x00000100

	)

4744 
	#FMC_SDCMR_MRD
 ((
ut32_t
)0x003FFE00

	)

4747 
	#FMC_SDRTR_CRE
 ((
ut32_t
)0x00000001

	)

4749 
	#FMC_SDRTR_COUNT
 ((
ut32_t
)0x00003FFE

	)

4751 
	#FMC_SDRTR_REIE
 ((
ut32_t
)0x00004000

	)

4754 
	#FMC_SDSR_RE
 ((
ut32_t
)0x00000001

	)

4756 
	#FMC_SDSR_MODES1
 ((
ut32_t
)0x00000006

	)

4757 
	#FMC_SDSR_MODES1_0
 ((
ut32_t
)0x00000002

	)

4758 
	#FMC_SDSR_MODES1_1
 ((
ut32_t
)0x00000004

	)

4760 
	#FMC_SDSR_MODES2
 ((
ut32_t
)0x00000018

	)

4761 
	#FMC_SDSR_MODES2_0
 ((
ut32_t
)0x00000008

	)

4762 
	#FMC_SDSR_MODES2_1
 ((
ut32_t
)0x00000010

	)

4763 
	#FMC_SDSR_BUSY
 ((
ut32_t
)0x00000020

	)

4773 
	#GPIO_MODER_MODER0
 ((
ut32_t
)0x00000003)

	)

4774 
	#GPIO_MODER_MODER0_0
 ((
ut32_t
)0x00000001)

	)

4775 
	#GPIO_MODER_MODER0_1
 ((
ut32_t
)0x00000002)

	)

4777 
	#GPIO_MODER_MODER1
 ((
ut32_t
)0x0000000C)

	)

4778 
	#GPIO_MODER_MODER1_0
 ((
ut32_t
)0x00000004)

	)

4779 
	#GPIO_MODER_MODER1_1
 ((
ut32_t
)0x00000008)

	)

4781 
	#GPIO_MODER_MODER2
 ((
ut32_t
)0x00000030)

	)

4782 
	#GPIO_MODER_MODER2_0
 ((
ut32_t
)0x00000010)

	)

4783 
	#GPIO_MODER_MODER2_1
 ((
ut32_t
)0x00000020)

	)

4785 
	#GPIO_MODER_MODER3
 ((
ut32_t
)0x000000C0)

	)

4786 
	#GPIO_MODER_MODER3_0
 ((
ut32_t
)0x00000040)

	)

4787 
	#GPIO_MODER_MODER3_1
 ((
ut32_t
)0x00000080)

	)

4789 
	#GPIO_MODER_MODER4
 ((
ut32_t
)0x00000300)

	)

4790 
	#GPIO_MODER_MODER4_0
 ((
ut32_t
)0x00000100)

	)

4791 
	#GPIO_MODER_MODER4_1
 ((
ut32_t
)0x00000200)

	)

4793 
	#GPIO_MODER_MODER5
 ((
ut32_t
)0x00000C00)

	)

4794 
	#GPIO_MODER_MODER5_0
 ((
ut32_t
)0x00000400)

	)

4795 
	#GPIO_MODER_MODER5_1
 ((
ut32_t
)0x00000800)

	)

4797 
	#GPIO_MODER_MODER6
 ((
ut32_t
)0x00003000)

	)

4798 
	#GPIO_MODER_MODER6_0
 ((
ut32_t
)0x00001000)

	)

4799 
	#GPIO_MODER_MODER6_1
 ((
ut32_t
)0x00002000)

	)

4801 
	#GPIO_MODER_MODER7
 ((
ut32_t
)0x0000C000)

	)

4802 
	#GPIO_MODER_MODER7_0
 ((
ut32_t
)0x00004000)

	)

4803 
	#GPIO_MODER_MODER7_1
 ((
ut32_t
)0x00008000)

	)

4805 
	#GPIO_MODER_MODER8
 ((
ut32_t
)0x00030000)

	)

4806 
	#GPIO_MODER_MODER8_0
 ((
ut32_t
)0x00010000)

	)

4807 
	#GPIO_MODER_MODER8_1
 ((
ut32_t
)0x00020000)

	)

4809 
	#GPIO_MODER_MODER9
 ((
ut32_t
)0x000C0000)

	)

4810 
	#GPIO_MODER_MODER9_0
 ((
ut32_t
)0x00040000)

	)

4811 
	#GPIO_MODER_MODER9_1
 ((
ut32_t
)0x00080000)

	)

4813 
	#GPIO_MODER_MODER10
 ((
ut32_t
)0x00300000)

	)

4814 
	#GPIO_MODER_MODER10_0
 ((
ut32_t
)0x00100000)

	)

4815 
	#GPIO_MODER_MODER10_1
 ((
ut32_t
)0x00200000)

	)

4817 
	#GPIO_MODER_MODER11
 ((
ut32_t
)0x00C00000)

	)

4818 
	#GPIO_MODER_MODER11_0
 ((
ut32_t
)0x00400000)

	)

4819 
	#GPIO_MODER_MODER11_1
 ((
ut32_t
)0x00800000)

	)

4821 
	#GPIO_MODER_MODER12
 ((
ut32_t
)0x03000000)

	)

4822 
	#GPIO_MODER_MODER12_0
 ((
ut32_t
)0x01000000)

	)

4823 
	#GPIO_MODER_MODER12_1
 ((
ut32_t
)0x02000000)

	)

4825 
	#GPIO_MODER_MODER13
 ((
ut32_t
)0x0C000000)

	)

4826 
	#GPIO_MODER_MODER13_0
 ((
ut32_t
)0x04000000)

	)

4827 
	#GPIO_MODER_MODER13_1
 ((
ut32_t
)0x08000000)

	)

4829 
	#GPIO_MODER_MODER14
 ((
ut32_t
)0x30000000)

	)

4830 
	#GPIO_MODER_MODER14_0
 ((
ut32_t
)0x10000000)

	)

4831 
	#GPIO_MODER_MODER14_1
 ((
ut32_t
)0x20000000)

	)

4833 
	#GPIO_MODER_MODER15
 ((
ut32_t
)0xC0000000)

	)

4834 
	#GPIO_MODER_MODER15_0
 ((
ut32_t
)0x40000000)

	)

4835 
	#GPIO_MODER_MODER15_1
 ((
ut32_t
)0x80000000)

	)

4838 
	#GPIO_OTYPER_OT_0
 ((
ut32_t
)0x00000001)

	)

4839 
	#GPIO_OTYPER_OT_1
 ((
ut32_t
)0x00000002)

	)

4840 
	#GPIO_OTYPER_OT_2
 ((
ut32_t
)0x00000004)

	)

4841 
	#GPIO_OTYPER_OT_3
 ((
ut32_t
)0x00000008)

	)

4842 
	#GPIO_OTYPER_OT_4
 ((
ut32_t
)0x00000010)

	)

4843 
	#GPIO_OTYPER_OT_5
 ((
ut32_t
)0x00000020)

	)

4844 
	#GPIO_OTYPER_OT_6
 ((
ut32_t
)0x00000040)

	)

4845 
	#GPIO_OTYPER_OT_7
 ((
ut32_t
)0x00000080)

	)

4846 
	#GPIO_OTYPER_OT_8
 ((
ut32_t
)0x00000100)

	)

4847 
	#GPIO_OTYPER_OT_9
 ((
ut32_t
)0x00000200)

	)

4848 
	#GPIO_OTYPER_OT_10
 ((
ut32_t
)0x00000400)

	)

4849 
	#GPIO_OTYPER_OT_11
 ((
ut32_t
)0x00000800)

	)

4850 
	#GPIO_OTYPER_OT_12
 ((
ut32_t
)0x00001000)

	)

4851 
	#GPIO_OTYPER_OT_13
 ((
ut32_t
)0x00002000)

	)

4852 
	#GPIO_OTYPER_OT_14
 ((
ut32_t
)0x00004000)

	)

4853 
	#GPIO_OTYPER_OT_15
 ((
ut32_t
)0x00008000)

	)

4856 
	#GPIO_OSPEEDER_OSPEEDR0
 ((
ut32_t
)0x00000003)

	)

4857 
	#GPIO_OSPEEDER_OSPEEDR0_0
 ((
ut32_t
)0x00000001)

	)

4858 
	#GPIO_OSPEEDER_OSPEEDR0_1
 ((
ut32_t
)0x00000002)

	)

4860 
	#GPIO_OSPEEDER_OSPEEDR1
 ((
ut32_t
)0x0000000C)

	)

4861 
	#GPIO_OSPEEDER_OSPEEDR1_0
 ((
ut32_t
)0x00000004)

	)

4862 
	#GPIO_OSPEEDER_OSPEEDR1_1
 ((
ut32_t
)0x00000008)

	)

4864 
	#GPIO_OSPEEDER_OSPEEDR2
 ((
ut32_t
)0x00000030)

	)

4865 
	#GPIO_OSPEEDER_OSPEEDR2_0
 ((
ut32_t
)0x00000010)

	)

4866 
	#GPIO_OSPEEDER_OSPEEDR2_1
 ((
ut32_t
)0x00000020)

	)

4868 
	#GPIO_OSPEEDER_OSPEEDR3
 ((
ut32_t
)0x000000C0)

	)

4869 
	#GPIO_OSPEEDER_OSPEEDR3_0
 ((
ut32_t
)0x00000040)

	)

4870 
	#GPIO_OSPEEDER_OSPEEDR3_1
 ((
ut32_t
)0x00000080)

	)

4872 
	#GPIO_OSPEEDER_OSPEEDR4
 ((
ut32_t
)0x00000300)

	)

4873 
	#GPIO_OSPEEDER_OSPEEDR4_0
 ((
ut32_t
)0x00000100)

	)

4874 
	#GPIO_OSPEEDER_OSPEEDR4_1
 ((
ut32_t
)0x00000200)

	)

4876 
	#GPIO_OSPEEDER_OSPEEDR5
 ((
ut32_t
)0x00000C00)

	)

4877 
	#GPIO_OSPEEDER_OSPEEDR5_0
 ((
ut32_t
)0x00000400)

	)

4878 
	#GPIO_OSPEEDER_OSPEEDR5_1
 ((
ut32_t
)0x00000800)

	)

4880 
	#GPIO_OSPEEDER_OSPEEDR6
 ((
ut32_t
)0x00003000)

	)

4881 
	#GPIO_OSPEEDER_OSPEEDR6_0
 ((
ut32_t
)0x00001000)

	)

4882 
	#GPIO_OSPEEDER_OSPEEDR6_1
 ((
ut32_t
)0x00002000)

	)

4884 
	#GPIO_OSPEEDER_OSPEEDR7
 ((
ut32_t
)0x0000C000)

	)

4885 
	#GPIO_OSPEEDER_OSPEEDR7_0
 ((
ut32_t
)0x00004000)

	)

4886 
	#GPIO_OSPEEDER_OSPEEDR7_1
 ((
ut32_t
)0x00008000)

	)

4888 
	#GPIO_OSPEEDER_OSPEEDR8
 ((
ut32_t
)0x00030000)

	)

4889 
	#GPIO_OSPEEDER_OSPEEDR8_0
 ((
ut32_t
)0x00010000)

	)

4890 
	#GPIO_OSPEEDER_OSPEEDR8_1
 ((
ut32_t
)0x00020000)

	)

4892 
	#GPIO_OSPEEDER_OSPEEDR9
 ((
ut32_t
)0x000C0000)

	)

4893 
	#GPIO_OSPEEDER_OSPEEDR9_0
 ((
ut32_t
)0x00040000)

	)

4894 
	#GPIO_OSPEEDER_OSPEEDR9_1
 ((
ut32_t
)0x00080000)

	)

4896 
	#GPIO_OSPEEDER_OSPEEDR10
 ((
ut32_t
)0x00300000)

	)

4897 
	#GPIO_OSPEEDER_OSPEEDR10_0
 ((
ut32_t
)0x00100000)

	)

4898 
	#GPIO_OSPEEDER_OSPEEDR10_1
 ((
ut32_t
)0x00200000)

	)

4900 
	#GPIO_OSPEEDER_OSPEEDR11
 ((
ut32_t
)0x00C00000)

	)

4901 
	#GPIO_OSPEEDER_OSPEEDR11_0
 ((
ut32_t
)0x00400000)

	)

4902 
	#GPIO_OSPEEDER_OSPEEDR11_1
 ((
ut32_t
)0x00800000)

	)

4904 
	#GPIO_OSPEEDER_OSPEEDR12
 ((
ut32_t
)0x03000000)

	)

4905 
	#GPIO_OSPEEDER_OSPEEDR12_0
 ((
ut32_t
)0x01000000)

	)

4906 
	#GPIO_OSPEEDER_OSPEEDR12_1
 ((
ut32_t
)0x02000000)

	)

4908 
	#GPIO_OSPEEDER_OSPEEDR13
 ((
ut32_t
)0x0C000000)

	)

4909 
	#GPIO_OSPEEDER_OSPEEDR13_0
 ((
ut32_t
)0x04000000)

	)

4910 
	#GPIO_OSPEEDER_OSPEEDR13_1
 ((
ut32_t
)0x08000000)

	)

4912 
	#GPIO_OSPEEDER_OSPEEDR14
 ((
ut32_t
)0x30000000)

	)

4913 
	#GPIO_OSPEEDER_OSPEEDR14_0
 ((
ut32_t
)0x10000000)

	)

4914 
	#GPIO_OSPEEDER_OSPEEDR14_1
 ((
ut32_t
)0x20000000)

	)

4916 
	#GPIO_OSPEEDER_OSPEEDR15
 ((
ut32_t
)0xC0000000)

	)

4917 
	#GPIO_OSPEEDER_OSPEEDR15_0
 ((
ut32_t
)0x40000000)

	)

4918 
	#GPIO_OSPEEDER_OSPEEDR15_1
 ((
ut32_t
)0x80000000)

	)

4921 
	#GPIO_PUPDR_PUPDR0
 ((
ut32_t
)0x00000003)

	)

4922 
	#GPIO_PUPDR_PUPDR0_0
 ((
ut32_t
)0x00000001)

	)

4923 
	#GPIO_PUPDR_PUPDR0_1
 ((
ut32_t
)0x00000002)

	)

4925 
	#GPIO_PUPDR_PUPDR1
 ((
ut32_t
)0x0000000C)

	)

4926 
	#GPIO_PUPDR_PUPDR1_0
 ((
ut32_t
)0x00000004)

	)

4927 
	#GPIO_PUPDR_PUPDR1_1
 ((
ut32_t
)0x00000008)

	)

4929 
	#GPIO_PUPDR_PUPDR2
 ((
ut32_t
)0x00000030)

	)

4930 
	#GPIO_PUPDR_PUPDR2_0
 ((
ut32_t
)0x00000010)

	)

4931 
	#GPIO_PUPDR_PUPDR2_1
 ((
ut32_t
)0x00000020)

	)

4933 
	#GPIO_PUPDR_PUPDR3
 ((
ut32_t
)0x000000C0)

	)

4934 
	#GPIO_PUPDR_PUPDR3_0
 ((
ut32_t
)0x00000040)

	)

4935 
	#GPIO_PUPDR_PUPDR3_1
 ((
ut32_t
)0x00000080)

	)

4937 
	#GPIO_PUPDR_PUPDR4
 ((
ut32_t
)0x00000300)

	)

4938 
	#GPIO_PUPDR_PUPDR4_0
 ((
ut32_t
)0x00000100)

	)

4939 
	#GPIO_PUPDR_PUPDR4_1
 ((
ut32_t
)0x00000200)

	)

4941 
	#GPIO_PUPDR_PUPDR5
 ((
ut32_t
)0x00000C00)

	)

4942 
	#GPIO_PUPDR_PUPDR5_0
 ((
ut32_t
)0x00000400)

	)

4943 
	#GPIO_PUPDR_PUPDR5_1
 ((
ut32_t
)0x00000800)

	)

4945 
	#GPIO_PUPDR_PUPDR6
 ((
ut32_t
)0x00003000)

	)

4946 
	#GPIO_PUPDR_PUPDR6_0
 ((
ut32_t
)0x00001000)

	)

4947 
	#GPIO_PUPDR_PUPDR6_1
 ((
ut32_t
)0x00002000)

	)

4949 
	#GPIO_PUPDR_PUPDR7
 ((
ut32_t
)0x0000C000)

	)

4950 
	#GPIO_PUPDR_PUPDR7_0
 ((
ut32_t
)0x00004000)

	)

4951 
	#GPIO_PUPDR_PUPDR7_1
 ((
ut32_t
)0x00008000)

	)

4953 
	#GPIO_PUPDR_PUPDR8
 ((
ut32_t
)0x00030000)

	)

4954 
	#GPIO_PUPDR_PUPDR8_0
 ((
ut32_t
)0x00010000)

	)

4955 
	#GPIO_PUPDR_PUPDR8_1
 ((
ut32_t
)0x00020000)

	)

4957 
	#GPIO_PUPDR_PUPDR9
 ((
ut32_t
)0x000C0000)

	)

4958 
	#GPIO_PUPDR_PUPDR9_0
 ((
ut32_t
)0x00040000)

	)

4959 
	#GPIO_PUPDR_PUPDR9_1
 ((
ut32_t
)0x00080000)

	)

4961 
	#GPIO_PUPDR_PUPDR10
 ((
ut32_t
)0x00300000)

	)

4962 
	#GPIO_PUPDR_PUPDR10_0
 ((
ut32_t
)0x00100000)

	)

4963 
	#GPIO_PUPDR_PUPDR10_1
 ((
ut32_t
)0x00200000)

	)

4965 
	#GPIO_PUPDR_PUPDR11
 ((
ut32_t
)0x00C00000)

	)

4966 
	#GPIO_PUPDR_PUPDR11_0
 ((
ut32_t
)0x00400000)

	)

4967 
	#GPIO_PUPDR_PUPDR11_1
 ((
ut32_t
)0x00800000)

	)

4969 
	#GPIO_PUPDR_PUPDR12
 ((
ut32_t
)0x03000000)

	)

4970 
	#GPIO_PUPDR_PUPDR12_0
 ((
ut32_t
)0x01000000)

	)

4971 
	#GPIO_PUPDR_PUPDR12_1
 ((
ut32_t
)0x02000000)

	)

4973 
	#GPIO_PUPDR_PUPDR13
 ((
ut32_t
)0x0C000000)

	)

4974 
	#GPIO_PUPDR_PUPDR13_0
 ((
ut32_t
)0x04000000)

	)

4975 
	#GPIO_PUPDR_PUPDR13_1
 ((
ut32_t
)0x08000000)

	)

4977 
	#GPIO_PUPDR_PUPDR14
 ((
ut32_t
)0x30000000)

	)

4978 
	#GPIO_PUPDR_PUPDR14_0
 ((
ut32_t
)0x10000000)

	)

4979 
	#GPIO_PUPDR_PUPDR14_1
 ((
ut32_t
)0x20000000)

	)

4981 
	#GPIO_PUPDR_PUPDR15
 ((
ut32_t
)0xC0000000)

	)

4982 
	#GPIO_PUPDR_PUPDR15_0
 ((
ut32_t
)0x40000000)

	)

4983 
	#GPIO_PUPDR_PUPDR15_1
 ((
ut32_t
)0x80000000)

	)

4986 
	#GPIO_IDR_IDR_0
 ((
ut32_t
)0x00000001)

	)

4987 
	#GPIO_IDR_IDR_1
 ((
ut32_t
)0x00000002)

	)

4988 
	#GPIO_IDR_IDR_2
 ((
ut32_t
)0x00000004)

	)

4989 
	#GPIO_IDR_IDR_3
 ((
ut32_t
)0x00000008)

	)

4990 
	#GPIO_IDR_IDR_4
 ((
ut32_t
)0x00000010)

	)

4991 
	#GPIO_IDR_IDR_5
 ((
ut32_t
)0x00000020)

	)

4992 
	#GPIO_IDR_IDR_6
 ((
ut32_t
)0x00000040)

	)

4993 
	#GPIO_IDR_IDR_7
 ((
ut32_t
)0x00000080)

	)

4994 
	#GPIO_IDR_IDR_8
 ((
ut32_t
)0x00000100)

	)

4995 
	#GPIO_IDR_IDR_9
 ((
ut32_t
)0x00000200)

	)

4996 
	#GPIO_IDR_IDR_10
 ((
ut32_t
)0x00000400)

	)

4997 
	#GPIO_IDR_IDR_11
 ((
ut32_t
)0x00000800)

	)

4998 
	#GPIO_IDR_IDR_12
 ((
ut32_t
)0x00001000)

	)

4999 
	#GPIO_IDR_IDR_13
 ((
ut32_t
)0x00002000)

	)

5000 
	#GPIO_IDR_IDR_14
 ((
ut32_t
)0x00004000)

	)

5001 
	#GPIO_IDR_IDR_15
 ((
ut32_t
)0x00008000)

	)

5003 
	#GPIO_OTYPER_IDR_0
 
GPIO_IDR_IDR_0


	)

5004 
	#GPIO_OTYPER_IDR_1
 
GPIO_IDR_IDR_1


	)

5005 
	#GPIO_OTYPER_IDR_2
 
GPIO_IDR_IDR_2


	)

5006 
	#GPIO_OTYPER_IDR_3
 
GPIO_IDR_IDR_3


	)

5007 
	#GPIO_OTYPER_IDR_4
 
GPIO_IDR_IDR_4


	)

5008 
	#GPIO_OTYPER_IDR_5
 
GPIO_IDR_IDR_5


	)

5009 
	#GPIO_OTYPER_IDR_6
 
GPIO_IDR_IDR_6


	)

5010 
	#GPIO_OTYPER_IDR_7
 
GPIO_IDR_IDR_7


	)

5011 
	#GPIO_OTYPER_IDR_8
 
GPIO_IDR_IDR_8


	)

5012 
	#GPIO_OTYPER_IDR_9
 
GPIO_IDR_IDR_9


	)

5013 
	#GPIO_OTYPER_IDR_10
 
GPIO_IDR_IDR_10


	)

5014 
	#GPIO_OTYPER_IDR_11
 
GPIO_IDR_IDR_11


	)

5015 
	#GPIO_OTYPER_IDR_12
 
GPIO_IDR_IDR_12


	)

5016 
	#GPIO_OTYPER_IDR_13
 
GPIO_IDR_IDR_13


	)

5017 
	#GPIO_OTYPER_IDR_14
 
GPIO_IDR_IDR_14


	)

5018 
	#GPIO_OTYPER_IDR_15
 
GPIO_IDR_IDR_15


	)

5021 
	#GPIO_ODR_ODR_0
 ((
ut32_t
)0x00000001)

	)

5022 
	#GPIO_ODR_ODR_1
 ((
ut32_t
)0x00000002)

	)

5023 
	#GPIO_ODR_ODR_2
 ((
ut32_t
)0x00000004)

	)

5024 
	#GPIO_ODR_ODR_3
 ((
ut32_t
)0x00000008)

	)

5025 
	#GPIO_ODR_ODR_4
 ((
ut32_t
)0x00000010)

	)

5026 
	#GPIO_ODR_ODR_5
 ((
ut32_t
)0x00000020)

	)

5027 
	#GPIO_ODR_ODR_6
 ((
ut32_t
)0x00000040)

	)

5028 
	#GPIO_ODR_ODR_7
 ((
ut32_t
)0x00000080)

	)

5029 
	#GPIO_ODR_ODR_8
 ((
ut32_t
)0x00000100)

	)

5030 
	#GPIO_ODR_ODR_9
 ((
ut32_t
)0x00000200)

	)

5031 
	#GPIO_ODR_ODR_10
 ((
ut32_t
)0x00000400)

	)

5032 
	#GPIO_ODR_ODR_11
 ((
ut32_t
)0x00000800)

	)

5033 
	#GPIO_ODR_ODR_12
 ((
ut32_t
)0x00001000)

	)

5034 
	#GPIO_ODR_ODR_13
 ((
ut32_t
)0x00002000)

	)

5035 
	#GPIO_ODR_ODR_14
 ((
ut32_t
)0x00004000)

	)

5036 
	#GPIO_ODR_ODR_15
 ((
ut32_t
)0x00008000)

	)

5038 
	#GPIO_OTYPER_ODR_0
 
GPIO_ODR_ODR_0


	)

5039 
	#GPIO_OTYPER_ODR_1
 
GPIO_ODR_ODR_1


	)

5040 
	#GPIO_OTYPER_ODR_2
 
GPIO_ODR_ODR_2


	)

5041 
	#GPIO_OTYPER_ODR_3
 
GPIO_ODR_ODR_3


	)

5042 
	#GPIO_OTYPER_ODR_4
 
GPIO_ODR_ODR_4


	)

5043 
	#GPIO_OTYPER_ODR_5
 
GPIO_ODR_ODR_5


	)

5044 
	#GPIO_OTYPER_ODR_6
 
GPIO_ODR_ODR_6


	)

5045 
	#GPIO_OTYPER_ODR_7
 
GPIO_ODR_ODR_7


	)

5046 
	#GPIO_OTYPER_ODR_8
 
GPIO_ODR_ODR_8


	)

5047 
	#GPIO_OTYPER_ODR_9
 
GPIO_ODR_ODR_9


	)

5048 
	#GPIO_OTYPER_ODR_10
 
GPIO_ODR_ODR_10


	)

5049 
	#GPIO_OTYPER_ODR_11
 
GPIO_ODR_ODR_11


	)

5050 
	#GPIO_OTYPER_ODR_12
 
GPIO_ODR_ODR_12


	)

5051 
	#GPIO_OTYPER_ODR_13
 
GPIO_ODR_ODR_13


	)

5052 
	#GPIO_OTYPER_ODR_14
 
GPIO_ODR_ODR_14


	)

5053 
	#GPIO_OTYPER_ODR_15
 
GPIO_ODR_ODR_15


	)

5056 
	#GPIO_BSRR_BS_0
 ((
ut32_t
)0x00000001)

	)

5057 
	#GPIO_BSRR_BS_1
 ((
ut32_t
)0x00000002)

	)

5058 
	#GPIO_BSRR_BS_2
 ((
ut32_t
)0x00000004)

	)

5059 
	#GPIO_BSRR_BS_3
 ((
ut32_t
)0x00000008)

	)

5060 
	#GPIO_BSRR_BS_4
 ((
ut32_t
)0x00000010)

	)

5061 
	#GPIO_BSRR_BS_5
 ((
ut32_t
)0x00000020)

	)

5062 
	#GPIO_BSRR_BS_6
 ((
ut32_t
)0x00000040)

	)

5063 
	#GPIO_BSRR_BS_7
 ((
ut32_t
)0x00000080)

	)

5064 
	#GPIO_BSRR_BS_8
 ((
ut32_t
)0x00000100)

	)

5065 
	#GPIO_BSRR_BS_9
 ((
ut32_t
)0x00000200)

	)

5066 
	#GPIO_BSRR_BS_10
 ((
ut32_t
)0x00000400)

	)

5067 
	#GPIO_BSRR_BS_11
 ((
ut32_t
)0x00000800)

	)

5068 
	#GPIO_BSRR_BS_12
 ((
ut32_t
)0x00001000)

	)

5069 
	#GPIO_BSRR_BS_13
 ((
ut32_t
)0x00002000)

	)

5070 
	#GPIO_BSRR_BS_14
 ((
ut32_t
)0x00004000)

	)

5071 
	#GPIO_BSRR_BS_15
 ((
ut32_t
)0x00008000)

	)

5072 
	#GPIO_BSRR_BR_0
 ((
ut32_t
)0x00010000)

	)

5073 
	#GPIO_BSRR_BR_1
 ((
ut32_t
)0x00020000)

	)

5074 
	#GPIO_BSRR_BR_2
 ((
ut32_t
)0x00040000)

	)

5075 
	#GPIO_BSRR_BR_3
 ((
ut32_t
)0x00080000)

	)

5076 
	#GPIO_BSRR_BR_4
 ((
ut32_t
)0x00100000)

	)

5077 
	#GPIO_BSRR_BR_5
 ((
ut32_t
)0x00200000)

	)

5078 
	#GPIO_BSRR_BR_6
 ((
ut32_t
)0x00400000)

	)

5079 
	#GPIO_BSRR_BR_7
 ((
ut32_t
)0x00800000)

	)

5080 
	#GPIO_BSRR_BR_8
 ((
ut32_t
)0x01000000)

	)

5081 
	#GPIO_BSRR_BR_9
 ((
ut32_t
)0x02000000)

	)

5082 
	#GPIO_BSRR_BR_10
 ((
ut32_t
)0x04000000)

	)

5083 
	#GPIO_BSRR_BR_11
 ((
ut32_t
)0x08000000)

	)

5084 
	#GPIO_BSRR_BR_12
 ((
ut32_t
)0x10000000)

	)

5085 
	#GPIO_BSRR_BR_13
 ((
ut32_t
)0x20000000)

	)

5086 
	#GPIO_BSRR_BR_14
 ((
ut32_t
)0x40000000)

	)

5087 
	#GPIO_BSRR_BR_15
 ((
ut32_t
)0x80000000)

	)

5090 
	#GPIO_LCKR_LCK0
 ((
ut32_t
)0x00000001)

	)

5091 
	#GPIO_LCKR_LCK1
 ((
ut32_t
)0x00000002)

	)

5092 
	#GPIO_LCKR_LCK2
 ((
ut32_t
)0x00000004)

	)

5093 
	#GPIO_LCKR_LCK3
 ((
ut32_t
)0x00000008)

	)

5094 
	#GPIO_LCKR_LCK4
 ((
ut32_t
)0x00000010)

	)

5095 
	#GPIO_LCKR_LCK5
 ((
ut32_t
)0x00000020)

	)

5096 
	#GPIO_LCKR_LCK6
 ((
ut32_t
)0x00000040)

	)

5097 
	#GPIO_LCKR_LCK7
 ((
ut32_t
)0x00000080)

	)

5098 
	#GPIO_LCKR_LCK8
 ((
ut32_t
)0x00000100)

	)

5099 
	#GPIO_LCKR_LCK9
 ((
ut32_t
)0x00000200)

	)

5100 
	#GPIO_LCKR_LCK10
 ((
ut32_t
)0x00000400)

	)

5101 
	#GPIO_LCKR_LCK11
 ((
ut32_t
)0x00000800)

	)

5102 
	#GPIO_LCKR_LCK12
 ((
ut32_t
)0x00001000)

	)

5103 
	#GPIO_LCKR_LCK13
 ((
ut32_t
)0x00002000)

	)

5104 
	#GPIO_LCKR_LCK14
 ((
ut32_t
)0x00004000)

	)

5105 
	#GPIO_LCKR_LCK15
 ((
ut32_t
)0x00008000)

	)

5106 
	#GPIO_LCKR_LCKK
 ((
ut32_t
)0x00010000)

	)

5114 
	#I2C_CR1_PE
 ((
ut32_t
)0x00000001

	)

5115 
	#I2C_CR1_SMBUS
 ((
ut32_t
)0x00000002

	)

5116 
	#I2C_CR1_SMBTYPE
 ((
ut32_t
)0x00000008

	)

5117 
	#I2C_CR1_ENARP
 ((
ut32_t
)0x00000010

	)

5118 
	#I2C_CR1_ENPEC
 ((
ut32_t
)0x00000020

	)

5119 
	#I2C_CR1_ENGC
 ((
ut32_t
)0x00000040

	)

5120 
	#I2C_CR1_NOSTRETCH
 ((
ut32_t
)0x00000080

	)

5121 
	#I2C_CR1_START
 ((
ut32_t
)0x00000100

	)

5122 
	#I2C_CR1_STOP
 ((
ut32_t
)0x00000200

	)

5123 
	#I2C_CR1_ACK
 ((
ut32_t
)0x00000400

	)

5124 
	#I2C_CR1_POS
 ((
ut32_t
)0x00000800

	)

5125 
	#I2C_CR1_PEC
 ((
ut32_t
)0x00001000

	)

5126 
	#I2C_CR1_ALERT
 ((
ut32_t
)0x00002000

	)

5127 
	#I2C_CR1_SWRST
 ((
ut32_t
)0x00008000

	)

5130 
	#I2C_CR2_FREQ
 ((
ut32_t
)0x0000003F

	)

5131 
	#I2C_CR2_FREQ_0
 ((
ut32_t
)0x00000001

	)

5132 
	#I2C_CR2_FREQ_1
 ((
ut32_t
)0x00000002

	)

5133 
	#I2C_CR2_FREQ_2
 ((
ut32_t
)0x00000004

	)

5134 
	#I2C_CR2_FREQ_3
 ((
ut32_t
)0x00000008

	)

5135 
	#I2C_CR2_FREQ_4
 ((
ut32_t
)0x00000010

	)

5136 
	#I2C_CR2_FREQ_5
 ((
ut32_t
)0x00000020

	)

5138 
	#I2C_CR2_ITERREN
 ((
ut32_t
)0x00000100

	)

5139 
	#I2C_CR2_ITEVTEN
 ((
ut32_t
)0x00000200

	)

5140 
	#I2C_CR2_ITBUFEN
 ((
ut32_t
)0x00000400

	)

5141 
	#I2C_CR2_DMAEN
 ((
ut32_t
)0x00000800

	)

5142 
	#I2C_CR2_LAST
 ((
ut32_t
)0x00001000

	)

5145 
	#I2C_OAR1_ADD1_7
 ((
ut32_t
)0x000000FE

	)

5146 
	#I2C_OAR1_ADD8_9
 ((
ut32_t
)0x00000300

	)

5148 
	#I2C_OAR1_ADD0
 ((
ut32_t
)0x00000001

	)

5149 
	#I2C_OAR1_ADD1
 ((
ut32_t
)0x00000002

	)

5150 
	#I2C_OAR1_ADD2
 ((
ut32_t
)0x00000004

	)

5151 
	#I2C_OAR1_ADD3
 ((
ut32_t
)0x00000008

	)

5152 
	#I2C_OAR1_ADD4
 ((
ut32_t
)0x00000010

	)

5153 
	#I2C_OAR1_ADD5
 ((
ut32_t
)0x00000020

	)

5154 
	#I2C_OAR1_ADD6
 ((
ut32_t
)0x00000040

	)

5155 
	#I2C_OAR1_ADD7
 ((
ut32_t
)0x00000080

	)

5156 
	#I2C_OAR1_ADD8
 ((
ut32_t
)0x00000100

	)

5157 
	#I2C_OAR1_ADD9
 ((
ut32_t
)0x00000200

	)

5159 
	#I2C_OAR1_ADDMODE
 ((
ut32_t
)0x00008000

	)

5162 
	#I2C_OAR2_ENDUAL
 ((
ut32_t
)0x00000001

	)

5163 
	#I2C_OAR2_ADD2
 ((
ut32_t
)0x000000FE

	)

5166 
	#I2C_DR_DR
 ((
ut32_t
)0x000000FF

	)

5169 
	#I2C_SR1_SB
 ((
ut32_t
)0x00000001

	)

5170 
	#I2C_SR1_ADDR
 ((
ut32_t
)0x00000002

	)

5171 
	#I2C_SR1_BTF
 ((
ut32_t
)0x00000004

	)

5172 
	#I2C_SR1_ADD10
 ((
ut32_t
)0x00000008

	)

5173 
	#I2C_SR1_STOPF
 ((
ut32_t
)0x00000010

	)

5174 
	#I2C_SR1_RXNE
 ((
ut32_t
)0x00000040

	)

5175 
	#I2C_SR1_TXE
 ((
ut32_t
)0x00000080

	)

5176 
	#I2C_SR1_BERR
 ((
ut32_t
)0x00000100

	)

5177 
	#I2C_SR1_ARLO
 ((
ut32_t
)0x00000200

	)

5178 
	#I2C_SR1_AF
 ((
ut32_t
)0x00000400

	)

5179 
	#I2C_SR1_OVR
 ((
ut32_t
)0x00000800

	)

5180 
	#I2C_SR1_PECERR
 ((
ut32_t
)0x00001000

	)

5181 
	#I2C_SR1_TIMEOUT
 ((
ut32_t
)0x00004000

	)

5182 
	#I2C_SR1_SMBALERT
 ((
ut32_t
)0x00008000

	)

5185 
	#I2C_SR2_MSL
 ((
ut32_t
)0x00000001

	)

5186 
	#I2C_SR2_BUSY
 ((
ut32_t
)0x00000002

	)

5187 
	#I2C_SR2_TRA
 ((
ut32_t
)0x00000004

	)

5188 
	#I2C_SR2_GENCALL
 ((
ut32_t
)0x00000010

	)

5189 
	#I2C_SR2_SMBDEFAULT
 ((
ut32_t
)0x00000020

	)

5190 
	#I2C_SR2_SMBHOST
 ((
ut32_t
)0x00000040

	)

5191 
	#I2C_SR2_DUALF
 ((
ut32_t
)0x00000080

	)

5192 
	#I2C_SR2_PEC
 ((
ut32_t
)0x0000FF00

	)

5195 
	#I2C_CCR_CCR
 ((
ut32_t
)0x00000FFF

	)

5196 
	#I2C_CCR_DUTY
 ((
ut32_t
)0x00004000

	)

5197 
	#I2C_CCR_FS
 ((
ut32_t
)0x00008000

	)

5200 
	#I2C_TRISE_TRISE
 ((
ut32_t
)0x0000003F

	)

5203 
	#I2C_FLTR_DNF
 ((
ut32_t
)0x0000000F

	)

5204 
	#I2C_FLTR_ANOFF
 ((
ut32_t
)0x00000010

	)

5212 
	#IWDG_KR_KEY
 ((
ut32_t
)0xFFFF

	)

5215 
	#IWDG_PR_PR
 ((
ut32_t
)0x07

	)

5216 
	#IWDG_PR_PR_0
 ((
ut32_t
)0x01

	)

5217 
	#IWDG_PR_PR_1
 ((
ut32_t
)0x02

	)

5218 
	#IWDG_PR_PR_2
 ((
ut32_t
)0x04

	)

5221 
	#IWDG_RLR_RL
 ((
ut32_t
)0x0FFF

	)

5224 
	#IWDG_SR_PVU
 ((
ut32_t
)0x01

	)

5225 
	#IWDG_SR_RVU
 ((
ut32_t
)0x02

	)

5236 
	#LTDC_SSCR_VSH
 ((
ut32_t
)0x000007FF

	)

5237 
	#LTDC_SSCR_HSW
 ((
ut32_t
)0x0FFF0000

	)

5241 
	#LTDC_BPCR_AVBP
 ((
ut32_t
)0x000007FF

	)

5242 
	#LTDC_BPCR_AHBP
 ((
ut32_t
)0x0FFF0000

	)

5246 
	#LTDC_AWCR_AAH
 ((
ut32_t
)0x000007FF

	)

5247 
	#LTDC_AWCR_AAW
 ((
ut32_t
)0x0FFF0000

	)

5251 
	#LTDC_TWCR_TOTALH
 ((
ut32_t
)0x000007FF

	)

5252 
	#LTDC_TWCR_TOTALW
 ((
ut32_t
)0x0FFF0000

	)

5256 
	#LTDC_GCR_LTDCEN
 ((
ut32_t
)0x00000001

	)

5257 
	#LTDC_GCR_DBW
 ((
ut32_t
)0x00000070

	)

5258 
	#LTDC_GCR_DGW
 ((
ut32_t
)0x00000700

	)

5259 
	#LTDC_GCR_DRW
 ((
ut32_t
)0x00007000

	)

5260 
	#LTDC_GCR_DTEN
 ((
ut32_t
)0x00010000

	)

5261 
	#LTDC_GCR_PCPOL
 ((
ut32_t
)0x10000000

	)

5262 
	#LTDC_GCR_DEPOL
 ((
ut32_t
)0x20000000

	)

5263 
	#LTDC_GCR_VSPOL
 ((
ut32_t
)0x40000000

	)

5264 
	#LTDC_GCR_HSPOL
 ((
ut32_t
)0x80000000

	)

5268 
	#LTDC_SRCR_IMR
 ((
ut32_t
)0x00000001

	)

5269 
	#LTDC_SRCR_VBR
 ((
ut32_t
)0x00000002

	)

5273 
	#LTDC_BCCR_BCBLUE
 ((
ut32_t
)0x000000FF

	)

5274 
	#LTDC_BCCR_BCGREEN
 ((
ut32_t
)0x0000FF00

	)

5275 
	#LTDC_BCCR_BCRED
 ((
ut32_t
)0x00FF0000

	)

5279 
	#LTDC_IER_LIE
 ((
ut32_t
)0x00000001

	)

5280 
	#LTDC_IER_FUIE
 ((
ut32_t
)0x00000002

	)

5281 
	#LTDC_IER_TERRIE
 ((
ut32_t
)0x00000004

	)

5282 
	#LTDC_IER_RRIE
 ((
ut32_t
)0x00000008

	)

5286 
	#LTDC_ISR_LIF
 ((
ut32_t
)0x00000001

	)

5287 
	#LTDC_ISR_FUIF
 ((
ut32_t
)0x00000002

	)

5288 
	#LTDC_ISR_TERRIF
 ((
ut32_t
)0x00000004

	)

5289 
	#LTDC_ISR_RRIF
 ((
ut32_t
)0x00000008

	)

5293 
	#LTDC_ICR_CLIF
 ((
ut32_t
)0x00000001

	)

5294 
	#LTDC_ICR_CFUIF
 ((
ut32_t
)0x00000002

	)

5295 
	#LTDC_ICR_CTERRIF
 ((
ut32_t
)0x00000004

	)

5296 
	#LTDC_ICR_CRRIF
 ((
ut32_t
)0x00000008

	)

5300 
	#LTDC_LIPCR_LIPOS
 ((
ut32_t
)0x000007FF

	)

5304 
	#LTDC_CPSR_CYPOS
 ((
ut32_t
)0x0000FFFF

	)

5305 
	#LTDC_CPSR_CXPOS
 ((
ut32_t
)0xFFFF0000

	)

5309 
	#LTDC_CDSR_VDES
 ((
ut32_t
)0x00000001

	)

5310 
	#LTDC_CDSR_HDES
 ((
ut32_t
)0x00000002

	)

5311 
	#LTDC_CDSR_VSYNCS
 ((
ut32_t
)0x00000004

	)

5312 
	#LTDC_CDSR_HSYNCS
 ((
ut32_t
)0x00000008

	)

5316 
	#LTDC_LxCR_LEN
 ((
ut32_t
)0x00000001

	)

5317 
	#LTDC_LxCR_COLKEN
 ((
ut32_t
)0x00000002

	)

5318 
	#LTDC_LxCR_CLUTEN
 ((
ut32_t
)0x00000010

	)

5322 
	#LTDC_LxWHPCR_WHSTPOS
 ((
ut32_t
)0x00000FFF

	)

5323 
	#LTDC_LxWHPCR_WHSPPOS
 ((
ut32_t
)0xFFFF0000

	)

5327 
	#LTDC_LxWVPCR_WVSTPOS
 ((
ut32_t
)0x00000FFF

	)

5328 
	#LTDC_LxWVPCR_WVSPPOS
 ((
ut32_t
)0xFFFF0000

	)

5332 
	#LTDC_LxCKCR_CKBLUE
 ((
ut32_t
)0x000000FF

	)

5333 
	#LTDC_LxCKCR_CKGREEN
 ((
ut32_t
)0x0000FF00

	)

5334 
	#LTDC_LxCKCR_CKRED
 ((
ut32_t
)0x00FF0000

	)

5338 
	#LTDC_LxPFCR_PF
 ((
ut32_t
)0x00000007

	)

5342 
	#LTDC_LxCACR_CONSTA
 ((
ut32_t
)0x000000FF

	)

5346 
	#LTDC_LxDCCR_DCBLUE
 ((
ut32_t
)0x000000FF

	)

5347 
	#LTDC_LxDCCR_DCGREEN
 ((
ut32_t
)0x0000FF00

	)

5348 
	#LTDC_LxDCCR_DCRED
 ((
ut32_t
)0x00FF0000

	)

5349 
	#LTDC_LxDCCR_DCALPHA
 ((
ut32_t
)0xFF000000

	)

5353 
	#LTDC_LxBFCR_BF2
 ((
ut32_t
)0x00000007

	)

5354 
	#LTDC_LxBFCR_BF1
 ((
ut32_t
)0x00000700

	)

5358 
	#LTDC_LxCFBAR_CFBADD
 ((
ut32_t
)0xFFFFFFFF

	)

5362 
	#LTDC_LxCFBLR_CFBLL
 ((
ut32_t
)0x00001FFF

	)

5363 
	#LTDC_LxCFBLR_CFBP
 ((
ut32_t
)0x1FFF0000

	)

5367 
	#LTDC_LxCFBLNR_CFBLNBR
 ((
ut32_t
)0x000007FF

	)

5371 
	#LTDC_LxCLUTWR_BLUE
 ((
ut32_t
)0x000000FF

	)

5372 
	#LTDC_LxCLUTWR_GREEN
 ((
ut32_t
)0x0000FF00

	)

5373 
	#LTDC_LxCLUTWR_RED
 ((
ut32_t
)0x00FF0000

	)

5374 
	#LTDC_LxCLUTWR_CLUTADD
 ((
ut32_t
)0xFF000000

	)

5383 
	#PWR_CR_LPDS
 ((
ut32_t
)0x00000001

	)

5384 
	#PWR_CR_PDDS
 ((
ut32_t
)0x00000002

	)

5385 
	#PWR_CR_CWUF
 ((
ut32_t
)0x00000004

	)

5386 
	#PWR_CR_CSBF
 ((
ut32_t
)0x00000008

	)

5387 
	#PWR_CR_PVDE
 ((
ut32_t
)0x00000010

	)

5389 
	#PWR_CR_PLS
 ((
ut32_t
)0x000000E0

	)

5390 
	#PWR_CR_PLS_0
 ((
ut32_t
)0x00000020

	)

5391 
	#PWR_CR_PLS_1
 ((
ut32_t
)0x00000040

	)

5392 
	#PWR_CR_PLS_2
 ((
ut32_t
)0x00000080

	)

5395 
	#PWR_CR_PLS_LEV0
 ((
ut32_t
)0x00000000

	)

5396 
	#PWR_CR_PLS_LEV1
 ((
ut32_t
)0x00000020

	)

5397 
	#PWR_CR_PLS_LEV2
 ((
ut32_t
)0x00000040

	)

5398 
	#PWR_CR_PLS_LEV3
 ((
ut32_t
)0x00000060

	)

5399 
	#PWR_CR_PLS_LEV4
 ((
ut32_t
)0x00000080

	)

5400 
	#PWR_CR_PLS_LEV5
 ((
ut32_t
)0x000000A0

	)

5401 
	#PWR_CR_PLS_LEV6
 ((
ut32_t
)0x000000C0

	)

5402 
	#PWR_CR_PLS_LEV7
 ((
ut32_t
)0x000000E0

	)

5403 
	#PWR_CR_DBP
 ((
ut32_t
)0x00000100

	)

5404 
	#PWR_CR_FPDS
 ((
ut32_t
)0x00000200

	)

5405 
	#PWR_CR_LPLVDS
 ((
ut32_t
)0x00000400

	)

5406 
	#PWR_CR_MRLVDS
 ((
ut32_t
)0x00000800

	)

5407 
	#PWR_CR_ADCDC1
 ((
ut32_t
)0x00002000

	)

5408 
	#PWR_CR_VOS
 ((
ut32_t
)0x0000C000

	)

5409 
	#PWR_CR_VOS_0
 ((
ut32_t
)0x00004000

	)

5410 
	#PWR_CR_VOS_1
 ((
ut32_t
)0x00008000

	)

5411 
	#PWR_CR_ODEN
 ((
ut32_t
)0x00010000

	)

5412 
	#PWR_CR_ODSWEN
 ((
ut32_t
)0x00020000

	)

5413 
	#PWR_CR_UDEN
 ((
ut32_t
)0x000C0000

	)

5414 
	#PWR_CR_UDEN_0
 ((
ut32_t
)0x00040000

	)

5415 
	#PWR_CR_UDEN_1
 ((
ut32_t
)0x00080000

	)

5418 
	#PWR_CR_PMODE
 
PWR_CR_VOS


	)

5419 
	#PWR_CR_LPUDS
 
PWR_CR_LPLVDS


	)

5420 
	#PWR_CR_MRUDS
 
PWR_CR_MRLVDS


	)

5423 
	#PWR_CSR_WUF
 ((
ut32_t
)0x00000001

	)

5424 
	#PWR_CSR_SBF
 ((
ut32_t
)0x00000002

	)

5425 
	#PWR_CSR_PVDO
 ((
ut32_t
)0x00000004

	)

5426 
	#PWR_CSR_BRR
 ((
ut32_t
)0x00000008

	)

5427 
	#PWR_CSR_EWUP
 ((
ut32_t
)0x00000100

	)

5428 
	#PWR_CSR_BRE
 ((
ut32_t
)0x00000200

	)

5429 
	#PWR_CSR_VOSRDY
 ((
ut32_t
)0x00004000

	)

5430 
	#PWR_CSR_ODRDY
 ((
ut32_t
)0x00010000

	)

5431 
	#PWR_CSR_ODSWRDY
 ((
ut32_t
)0x00020000

	)

5432 
	#PWR_CSR_UDSWRDY
 ((
ut32_t
)0x000C0000

	)

5435 
	#PWR_CSR_REGRDY
 
PWR_CSR_VOSRDY


	)

5443 
	#RCC_CR_HSION
 ((
ut32_t
)0x00000001)

	)

5444 
	#RCC_CR_HSIRDY
 ((
ut32_t
)0x00000002)

	)

5446 
	#RCC_CR_HSITRIM
 ((
ut32_t
)0x000000F8)

	)

5447 
	#RCC_CR_HSITRIM_0
 ((
ut32_t
)0x00000008)

	)

5448 
	#RCC_CR_HSITRIM_1
 ((
ut32_t
)0x00000010)

	)

5449 
	#RCC_CR_HSITRIM_2
 ((
ut32_t
)0x00000020)

	)

5450 
	#RCC_CR_HSITRIM_3
 ((
ut32_t
)0x00000040)

	)

5451 
	#RCC_CR_HSITRIM_4
 ((
ut32_t
)0x00000080)

	)

5453 
	#RCC_CR_HSICAL
 ((
ut32_t
)0x0000FF00)

	)

5454 
	#RCC_CR_HSICAL_0
 ((
ut32_t
)0x00000100)

	)

5455 
	#RCC_CR_HSICAL_1
 ((
ut32_t
)0x00000200)

	)

5456 
	#RCC_CR_HSICAL_2
 ((
ut32_t
)0x00000400)

	)

5457 
	#RCC_CR_HSICAL_3
 ((
ut32_t
)0x00000800)

	)

5458 
	#RCC_CR_HSICAL_4
 ((
ut32_t
)0x00001000)

	)

5459 
	#RCC_CR_HSICAL_5
 ((
ut32_t
)0x00002000)

	)

5460 
	#RCC_CR_HSICAL_6
 ((
ut32_t
)0x00004000)

	)

5461 
	#RCC_CR_HSICAL_7
 ((
ut32_t
)0x00008000)

	)

5463 
	#RCC_CR_HSEON
 ((
ut32_t
)0x00010000)

	)

5464 
	#RCC_CR_HSERDY
 ((
ut32_t
)0x00020000)

	)

5465 
	#RCC_CR_HSEBYP
 ((
ut32_t
)0x00040000)

	)

5466 
	#RCC_CR_CSSON
 ((
ut32_t
)0x00080000)

	)

5467 
	#RCC_CR_PLLON
 ((
ut32_t
)0x01000000)

	)

5468 
	#RCC_CR_PLLRDY
 ((
ut32_t
)0x02000000)

	)

5469 
	#RCC_CR_PLLI2SON
 ((
ut32_t
)0x04000000)

	)

5470 
	#RCC_CR_PLLI2SRDY
 ((
ut32_t
)0x08000000)

	)

5471 
	#RCC_CR_PLLSAION
 ((
ut32_t
)0x10000000)

	)

5472 
	#RCC_CR_PLLSAIRDY
 ((
ut32_t
)0x20000000)

	)

5475 
	#RCC_PLLCFGR_PLLM
 ((
ut32_t
)0x0000003F)

	)

5476 
	#RCC_PLLCFGR_PLLM_0
 ((
ut32_t
)0x00000001)

	)

5477 
	#RCC_PLLCFGR_PLLM_1
 ((
ut32_t
)0x00000002)

	)

5478 
	#RCC_PLLCFGR_PLLM_2
 ((
ut32_t
)0x00000004)

	)

5479 
	#RCC_PLLCFGR_PLLM_3
 ((
ut32_t
)0x00000008)

	)

5480 
	#RCC_PLLCFGR_PLLM_4
 ((
ut32_t
)0x00000010)

	)

5481 
	#RCC_PLLCFGR_PLLM_5
 ((
ut32_t
)0x00000020)

	)

5483 
	#RCC_PLLCFGR_PLLN
 ((
ut32_t
)0x00007FC0)

	)

5484 
	#RCC_PLLCFGR_PLLN_0
 ((
ut32_t
)0x00000040)

	)

5485 
	#RCC_PLLCFGR_PLLN_1
 ((
ut32_t
)0x00000080)

	)

5486 
	#RCC_PLLCFGR_PLLN_2
 ((
ut32_t
)0x00000100)

	)

5487 
	#RCC_PLLCFGR_PLLN_3
 ((
ut32_t
)0x00000200)

	)

5488 
	#RCC_PLLCFGR_PLLN_4
 ((
ut32_t
)0x00000400)

	)

5489 
	#RCC_PLLCFGR_PLLN_5
 ((
ut32_t
)0x00000800)

	)

5490 
	#RCC_PLLCFGR_PLLN_6
 ((
ut32_t
)0x00001000)

	)

5491 
	#RCC_PLLCFGR_PLLN_7
 ((
ut32_t
)0x00002000)

	)

5492 
	#RCC_PLLCFGR_PLLN_8
 ((
ut32_t
)0x00004000)

	)

5494 
	#RCC_PLLCFGR_PLLP
 ((
ut32_t
)0x00030000)

	)

5495 
	#RCC_PLLCFGR_PLLP_0
 ((
ut32_t
)0x00010000)

	)

5496 
	#RCC_PLLCFGR_PLLP_1
 ((
ut32_t
)0x00020000)

	)

5498 
	#RCC_PLLCFGR_PLLSRC
 ((
ut32_t
)0x00400000)

	)

5499 
	#RCC_PLLCFGR_PLLSRC_HSE
 ((
ut32_t
)0x00400000)

	)

5500 
	#RCC_PLLCFGR_PLLSRC_HSI
 ((
ut32_t
)0x00000000)

	)

5502 
	#RCC_PLLCFGR_PLLQ
 ((
ut32_t
)0x0F000000)

	)

5503 
	#RCC_PLLCFGR_PLLQ_0
 ((
ut32_t
)0x01000000)

	)

5504 
	#RCC_PLLCFGR_PLLQ_1
 ((
ut32_t
)0x02000000)

	)

5505 
	#RCC_PLLCFGR_PLLQ_2
 ((
ut32_t
)0x04000000)

	)

5506 
	#RCC_PLLCFGR_PLLQ_3
 ((
ut32_t
)0x08000000)

	)

5510 
	#RCC_CFGR_SW
 ((
ut32_t
)0x00000003

	)

5511 
	#RCC_CFGR_SW_0
 ((
ut32_t
)0x00000001

	)

5512 
	#RCC_CFGR_SW_1
 ((
ut32_t
)0x00000002

	)

5514 
	#RCC_CFGR_SW_HSI
 ((
ut32_t
)0x00000000

	)

5515 
	#RCC_CFGR_SW_HSE
 ((
ut32_t
)0x00000001

	)

5516 
	#RCC_CFGR_SW_PLL
 ((
ut32_t
)0x00000002

	)

5519 
	#RCC_CFGR_SWS
 ((
ut32_t
)0x0000000C

	)

5520 
	#RCC_CFGR_SWS_0
 ((
ut32_t
)0x00000004

	)

5521 
	#RCC_CFGR_SWS_1
 ((
ut32_t
)0x00000008

	)

5523 
	#RCC_CFGR_SWS_HSI
 ((
ut32_t
)0x00000000

	)

5524 
	#RCC_CFGR_SWS_HSE
 ((
ut32_t
)0x00000004

	)

5525 
	#RCC_CFGR_SWS_PLL
 ((
ut32_t
)0x00000008

	)

5528 
	#RCC_CFGR_HPRE
 ((
ut32_t
)0x000000F0

	)

5529 
	#RCC_CFGR_HPRE_0
 ((
ut32_t
)0x00000010

	)

5530 
	#RCC_CFGR_HPRE_1
 ((
ut32_t
)0x00000020

	)

5531 
	#RCC_CFGR_HPRE_2
 ((
ut32_t
)0x00000040

	)

5532 
	#RCC_CFGR_HPRE_3
 ((
ut32_t
)0x00000080

	)

5534 
	#RCC_CFGR_HPRE_DIV1
 ((
ut32_t
)0x00000000

	)

5535 
	#RCC_CFGR_HPRE_DIV2
 ((
ut32_t
)0x00000080

	)

5536 
	#RCC_CFGR_HPRE_DIV4
 ((
ut32_t
)0x00000090

	)

5537 
	#RCC_CFGR_HPRE_DIV8
 ((
ut32_t
)0x000000A0

	)

5538 
	#RCC_CFGR_HPRE_DIV16
 ((
ut32_t
)0x000000B0

	)

5539 
	#RCC_CFGR_HPRE_DIV64
 ((
ut32_t
)0x000000C0

	)

5540 
	#RCC_CFGR_HPRE_DIV128
 ((
ut32_t
)0x000000D0

	)

5541 
	#RCC_CFGR_HPRE_DIV256
 ((
ut32_t
)0x000000E0

	)

5542 
	#RCC_CFGR_HPRE_DIV512
 ((
ut32_t
)0x000000F0

	)

5545 
	#RCC_CFGR_PPRE1
 ((
ut32_t
)0x00001C00

	)

5546 
	#RCC_CFGR_PPRE1_0
 ((
ut32_t
)0x00000400

	)

5547 
	#RCC_CFGR_PPRE1_1
 ((
ut32_t
)0x00000800

	)

5548 
	#RCC_CFGR_PPRE1_2
 ((
ut32_t
)0x00001000

	)

5550 
	#RCC_CFGR_PPRE1_DIV1
 ((
ut32_t
)0x00000000

	)

5551 
	#RCC_CFGR_PPRE1_DIV2
 ((
ut32_t
)0x00001000

	)

5552 
	#RCC_CFGR_PPRE1_DIV4
 ((
ut32_t
)0x00001400

	)

5553 
	#RCC_CFGR_PPRE1_DIV8
 ((
ut32_t
)0x00001800

	)

5554 
	#RCC_CFGR_PPRE1_DIV16
 ((
ut32_t
)0x00001C00

	)

5557 
	#RCC_CFGR_PPRE2
 ((
ut32_t
)0x0000E000

	)

5558 
	#RCC_CFGR_PPRE2_0
 ((
ut32_t
)0x00002000

	)

5559 
	#RCC_CFGR_PPRE2_1
 ((
ut32_t
)0x00004000

	)

5560 
	#RCC_CFGR_PPRE2_2
 ((
ut32_t
)0x00008000

	)

5562 
	#RCC_CFGR_PPRE2_DIV1
 ((
ut32_t
)0x00000000

	)

5563 
	#RCC_CFGR_PPRE2_DIV2
 ((
ut32_t
)0x00008000

	)

5564 
	#RCC_CFGR_PPRE2_DIV4
 ((
ut32_t
)0x0000A000

	)

5565 
	#RCC_CFGR_PPRE2_DIV8
 ((
ut32_t
)0x0000C000

	)

5566 
	#RCC_CFGR_PPRE2_DIV16
 ((
ut32_t
)0x0000E000

	)

5569 
	#RCC_CFGR_RTCPRE
 ((
ut32_t
)0x001F0000)

	)

5570 
	#RCC_CFGR_RTCPRE_0
 ((
ut32_t
)0x00010000)

	)

5571 
	#RCC_CFGR_RTCPRE_1
 ((
ut32_t
)0x00020000)

	)

5572 
	#RCC_CFGR_RTCPRE_2
 ((
ut32_t
)0x00040000)

	)

5573 
	#RCC_CFGR_RTCPRE_3
 ((
ut32_t
)0x00080000)

	)

5574 
	#RCC_CFGR_RTCPRE_4
 ((
ut32_t
)0x00100000)

	)

5577 
	#RCC_CFGR_MCO1
 ((
ut32_t
)0x00600000)

	)

5578 
	#RCC_CFGR_MCO1_0
 ((
ut32_t
)0x00200000)

	)

5579 
	#RCC_CFGR_MCO1_1
 ((
ut32_t
)0x00400000)

	)

5581 
	#RCC_CFGR_I2SSRC
 ((
ut32_t
)0x00800000)

	)

5583 
	#RCC_CFGR_MCO1PRE
 ((
ut32_t
)0x07000000)

	)

5584 
	#RCC_CFGR_MCO1PRE_0
 ((
ut32_t
)0x01000000)

	)

5585 
	#RCC_CFGR_MCO1PRE_1
 ((
ut32_t
)0x02000000)

	)

5586 
	#RCC_CFGR_MCO1PRE_2
 ((
ut32_t
)0x04000000)

	)

5588 
	#RCC_CFGR_MCO2PRE
 ((
ut32_t
)0x38000000)

	)

5589 
	#RCC_CFGR_MCO2PRE_0
 ((
ut32_t
)0x08000000)

	)

5590 
	#RCC_CFGR_MCO2PRE_1
 ((
ut32_t
)0x10000000)

	)

5591 
	#RCC_CFGR_MCO2PRE_2
 ((
ut32_t
)0x20000000)

	)

5593 
	#RCC_CFGR_MCO2
 ((
ut32_t
)0xC0000000)

	)

5594 
	#RCC_CFGR_MCO2_0
 ((
ut32_t
)0x40000000)

	)

5595 
	#RCC_CFGR_MCO2_1
 ((
ut32_t
)0x80000000)

	)

5598 
	#RCC_CIR_LSIRDYF
 ((
ut32_t
)0x00000001)

	)

5599 
	#RCC_CIR_LSERDYF
 ((
ut32_t
)0x00000002)

	)

5600 
	#RCC_CIR_HSIRDYF
 ((
ut32_t
)0x00000004)

	)

5601 
	#RCC_CIR_HSERDYF
 ((
ut32_t
)0x00000008)

	)

5602 
	#RCC_CIR_PLLRDYF
 ((
ut32_t
)0x00000010)

	)

5603 
	#RCC_CIR_PLLI2SRDYF
 ((
ut32_t
)0x00000020)

	)

5604 
	#RCC_CIR_PLLSAIRDYF
 ((
ut32_t
)0x00000040)

	)

5605 
	#RCC_CIR_CSSF
 ((
ut32_t
)0x00000080)

	)

5606 
	#RCC_CIR_LSIRDYIE
 ((
ut32_t
)0x00000100)

	)

5607 
	#RCC_CIR_LSERDYIE
 ((
ut32_t
)0x00000200)

	)

5608 
	#RCC_CIR_HSIRDYIE
 ((
ut32_t
)0x00000400)

	)

5609 
	#RCC_CIR_HSERDYIE
 ((
ut32_t
)0x00000800)

	)

5610 
	#RCC_CIR_PLLRDYIE
 ((
ut32_t
)0x00001000)

	)

5611 
	#RCC_CIR_PLLI2SRDYIE
 ((
ut32_t
)0x00002000)

	)

5612 
	#RCC_CIR_PLLSAIRDYIE
 ((
ut32_t
)0x00004000)

	)

5613 
	#RCC_CIR_LSIRDYC
 ((
ut32_t
)0x00010000)

	)

5614 
	#RCC_CIR_LSERDYC
 ((
ut32_t
)0x00020000)

	)

5615 
	#RCC_CIR_HSIRDYC
 ((
ut32_t
)0x00040000)

	)

5616 
	#RCC_CIR_HSERDYC
 ((
ut32_t
)0x00080000)

	)

5617 
	#RCC_CIR_PLLRDYC
 ((
ut32_t
)0x00100000)

	)

5618 
	#RCC_CIR_PLLI2SRDYC
 ((
ut32_t
)0x00200000)

	)

5619 
	#RCC_CIR_PLLSAIRDYC
 ((
ut32_t
)0x00400000)

	)

5620 
	#RCC_CIR_CSSC
 ((
ut32_t
)0x00800000)

	)

5623 
	#RCC_AHB1RSTR_GPIOARST
 ((
ut32_t
)0x00000001)

	)

5624 
	#RCC_AHB1RSTR_GPIOBRST
 ((
ut32_t
)0x00000002)

	)

5625 
	#RCC_AHB1RSTR_GPIOCRST
 ((
ut32_t
)0x00000004)

	)

5626 
	#RCC_AHB1RSTR_GPIODRST
 ((
ut32_t
)0x00000008)

	)

5627 
	#RCC_AHB1RSTR_GPIOERST
 ((
ut32_t
)0x00000010)

	)

5628 
	#RCC_AHB1RSTR_GPIOFRST
 ((
ut32_t
)0x00000020)

	)

5629 
	#RCC_AHB1RSTR_GPIOGRST
 ((
ut32_t
)0x00000040)

	)

5630 
	#RCC_AHB1RSTR_GPIOHRST
 ((
ut32_t
)0x00000080)

	)

5631 
	#RCC_AHB1RSTR_GPIOIRST
 ((
ut32_t
)0x00000100)

	)

5632 
	#RCC_AHB1RSTR_GPIOJRST
 ((
ut32_t
)0x00000200)

	)

5633 
	#RCC_AHB1RSTR_GPIOKRST
 ((
ut32_t
)0x00000400)

	)

5634 
	#RCC_AHB1RSTR_CRCRST
 ((
ut32_t
)0x00001000)

	)

5635 
	#RCC_AHB1RSTR_DMA1RST
 ((
ut32_t
)0x00200000)

	)

5636 
	#RCC_AHB1RSTR_DMA2RST
 ((
ut32_t
)0x00400000)

	)

5637 
	#RCC_AHB1RSTR_DMA2DRST
 ((
ut32_t
)0x00800000)

	)

5638 
	#RCC_AHB1RSTR_ETHMACRST
 ((
ut32_t
)0x02000000)

	)

5639 
	#RCC_AHB1RSTR_OTGHRST
 ((
ut32_t
)0x20000000)

	)

5642 
	#RCC_AHB2RSTR_DCMIRST
 ((
ut32_t
)0x00000001)

	)

5643 
	#RCC_AHB2RSTR_RNGRST
 ((
ut32_t
)0x00000040)

	)

5644 
	#RCC_AHB2RSTR_OTGFSRST
 ((
ut32_t
)0x00000080)

	)

5647 
	#RCC_AHB3RSTR_FMCRST
 ((
ut32_t
)0x00000001)

	)

5650 
	#RCC_APB1RSTR_TIM2RST
 ((
ut32_t
)0x00000001)

	)

5651 
	#RCC_APB1RSTR_TIM3RST
 ((
ut32_t
)0x00000002)

	)

5652 
	#RCC_APB1RSTR_TIM4RST
 ((
ut32_t
)0x00000004)

	)

5653 
	#RCC_APB1RSTR_TIM5RST
 ((
ut32_t
)0x00000008)

	)

5654 
	#RCC_APB1RSTR_TIM6RST
 ((
ut32_t
)0x00000010)

	)

5655 
	#RCC_APB1RSTR_TIM7RST
 ((
ut32_t
)0x00000020)

	)

5656 
	#RCC_APB1RSTR_TIM12RST
 ((
ut32_t
)0x00000040)

	)

5657 
	#RCC_APB1RSTR_TIM13RST
 ((
ut32_t
)0x00000080)

	)

5658 
	#RCC_APB1RSTR_TIM14RST
 ((
ut32_t
)0x00000100)

	)

5659 
	#RCC_APB1RSTR_WWDGRST
 ((
ut32_t
)0x00000800)

	)

5660 
	#RCC_APB1RSTR_SPI2RST
 ((
ut32_t
)0x00004000)

	)

5661 
	#RCC_APB1RSTR_SPI3RST
 ((
ut32_t
)0x00008000)

	)

5662 
	#RCC_APB1RSTR_USART2RST
 ((
ut32_t
)0x00020000)

	)

5663 
	#RCC_APB1RSTR_USART3RST
 ((
ut32_t
)0x00040000)

	)

5664 
	#RCC_APB1RSTR_UART4RST
 ((
ut32_t
)0x00080000)

	)

5665 
	#RCC_APB1RSTR_UART5RST
 ((
ut32_t
)0x00100000)

	)

5666 
	#RCC_APB1RSTR_I2C1RST
 ((
ut32_t
)0x00200000)

	)

5667 
	#RCC_APB1RSTR_I2C2RST
 ((
ut32_t
)0x00400000)

	)

5668 
	#RCC_APB1RSTR_I2C3RST
 ((
ut32_t
)0x00800000)

	)

5669 
	#RCC_APB1RSTR_CAN1RST
 ((
ut32_t
)0x02000000)

	)

5670 
	#RCC_APB1RSTR_CAN2RST
 ((
ut32_t
)0x04000000)

	)

5671 
	#RCC_APB1RSTR_PWRRST
 ((
ut32_t
)0x10000000)

	)

5672 
	#RCC_APB1RSTR_DACRST
 ((
ut32_t
)0x20000000)

	)

5673 
	#RCC_APB1RSTR_UART7RST
 ((
ut32_t
)0x40000000)

	)

5674 
	#RCC_APB1RSTR_UART8RST
 ((
ut32_t
)0x80000000)

	)

5677 
	#RCC_APB2RSTR_TIM1RST
 ((
ut32_t
)0x00000001)

	)

5678 
	#RCC_APB2RSTR_TIM8RST
 ((
ut32_t
)0x00000002)

	)

5679 
	#RCC_APB2RSTR_USART1RST
 ((
ut32_t
)0x00000010)

	)

5680 
	#RCC_APB2RSTR_USART6RST
 ((
ut32_t
)0x00000020)

	)

5681 
	#RCC_APB2RSTR_ADCRST
 ((
ut32_t
)0x00000100)

	)

5682 
	#RCC_APB2RSTR_SDIORST
 ((
ut32_t
)0x00000800)

	)

5683 
	#RCC_APB2RSTR_SPI1RST
 ((
ut32_t
)0x00001000)

	)

5684 
	#RCC_APB2RSTR_SPI4RST
 ((
ut32_t
)0x00002000)

	)

5685 
	#RCC_APB2RSTR_SYSCFGRST
 ((
ut32_t
)0x00004000)

	)

5686 
	#RCC_APB2RSTR_TIM9RST
 ((
ut32_t
)0x00010000)

	)

5687 
	#RCC_APB2RSTR_TIM10RST
 ((
ut32_t
)0x00020000)

	)

5688 
	#RCC_APB2RSTR_TIM11RST
 ((
ut32_t
)0x00040000)

	)

5689 
	#RCC_APB2RSTR_SPI5RST
 ((
ut32_t
)0x00100000)

	)

5690 
	#RCC_APB2RSTR_SPI6RST
 ((
ut32_t
)0x00200000)

	)

5691 
	#RCC_APB2RSTR_SAI1RST
 ((
ut32_t
)0x00400000)

	)

5692 
	#RCC_APB2RSTR_LTDCRST
 ((
ut32_t
)0x04000000)

	)

5695 
	#RCC_APB2RSTR_SPI1
 
RCC_APB2RSTR_SPI1RST


	)

5698 
	#RCC_AHB1ENR_GPIOAEN
 ((
ut32_t
)0x00000001)

	)

5699 
	#RCC_AHB1ENR_GPIOBEN
 ((
ut32_t
)0x00000002)

	)

5700 
	#RCC_AHB1ENR_GPIOCEN
 ((
ut32_t
)0x00000004)

	)

5701 
	#RCC_AHB1ENR_GPIODEN
 ((
ut32_t
)0x00000008)

	)

5702 
	#RCC_AHB1ENR_GPIOEEN
 ((
ut32_t
)0x00000010)

	)

5703 
	#RCC_AHB1ENR_GPIOFEN
 ((
ut32_t
)0x00000020)

	)

5704 
	#RCC_AHB1ENR_GPIOGEN
 ((
ut32_t
)0x00000040)

	)

5705 
	#RCC_AHB1ENR_GPIOHEN
 ((
ut32_t
)0x00000080)

	)

5706 
	#RCC_AHB1ENR_GPIOIEN
 ((
ut32_t
)0x00000100)

	)

5707 
	#RCC_AHB1ENR_GPIOJEN
 ((
ut32_t
)0x00000200)

	)

5708 
	#RCC_AHB1ENR_GPIOKEN
 ((
ut32_t
)0x00000400)

	)

5710 
	#RCC_AHB1ENR_CRCEN
 ((
ut32_t
)0x00001000)

	)

5711 
	#RCC_AHB1ENR_BKPSRAMEN
 ((
ut32_t
)0x00040000)

	)

5712 
	#RCC_AHB1ENR_CCMDATARAMEN
 ((
ut32_t
)0x00100000)

	)

5713 
	#RCC_AHB1ENR_DMA1EN
 ((
ut32_t
)0x00200000)

	)

5714 
	#RCC_AHB1ENR_DMA2EN
 ((
ut32_t
)0x00400000)

	)

5715 
	#RCC_AHB1ENR_DMA2DEN
 ((
ut32_t
)0x00800000)

	)

5717 
	#RCC_AHB1ENR_ETHMACEN
 ((
ut32_t
)0x02000000)

	)

5718 
	#RCC_AHB1ENR_ETHMACTXEN
 ((
ut32_t
)0x04000000)

	)

5719 
	#RCC_AHB1ENR_ETHMACRXEN
 ((
ut32_t
)0x08000000)

	)

5720 
	#RCC_AHB1ENR_ETHMACPTPEN
 ((
ut32_t
)0x10000000)

	)

5721 
	#RCC_AHB1ENR_OTGHSEN
 ((
ut32_t
)0x20000000)

	)

5722 
	#RCC_AHB1ENR_OTGHSULPIEN
 ((
ut32_t
)0x40000000)

	)

5725 
	#RCC_AHB2ENR_DCMIEN
 ((
ut32_t
)0x00000001)

	)

5726 
	#RCC_AHB2ENR_RNGEN
 ((
ut32_t
)0x00000040)

	)

5727 
	#RCC_AHB2ENR_OTGFSEN
 ((
ut32_t
)0x00000080)

	)

5730 
	#RCC_AHB3ENR_FMCEN
 ((
ut32_t
)0x00000001)

	)

5733 
	#RCC_APB1ENR_TIM2EN
 ((
ut32_t
)0x00000001)

	)

5734 
	#RCC_APB1ENR_TIM3EN
 ((
ut32_t
)0x00000002)

	)

5735 
	#RCC_APB1ENR_TIM4EN
 ((
ut32_t
)0x00000004)

	)

5736 
	#RCC_APB1ENR_TIM5EN
 ((
ut32_t
)0x00000008)

	)

5737 
	#RCC_APB1ENR_TIM6EN
 ((
ut32_t
)0x00000010)

	)

5738 
	#RCC_APB1ENR_TIM7EN
 ((
ut32_t
)0x00000020)

	)

5739 
	#RCC_APB1ENR_TIM12EN
 ((
ut32_t
)0x00000040)

	)

5740 
	#RCC_APB1ENR_TIM13EN
 ((
ut32_t
)0x00000080)

	)

5741 
	#RCC_APB1ENR_TIM14EN
 ((
ut32_t
)0x00000100)

	)

5742 
	#RCC_APB1ENR_WWDGEN
 ((
ut32_t
)0x00000800)

	)

5743 
	#RCC_APB1ENR_SPI2EN
 ((
ut32_t
)0x00004000)

	)

5744 
	#RCC_APB1ENR_SPI3EN
 ((
ut32_t
)0x00008000)

	)

5745 
	#RCC_APB1ENR_USART2EN
 ((
ut32_t
)0x00020000)

	)

5746 
	#RCC_APB1ENR_USART3EN
 ((
ut32_t
)0x00040000)

	)

5747 
	#RCC_APB1ENR_UART4EN
 ((
ut32_t
)0x00080000)

	)

5748 
	#RCC_APB1ENR_UART5EN
 ((
ut32_t
)0x00100000)

	)

5749 
	#RCC_APB1ENR_I2C1EN
 ((
ut32_t
)0x00200000)

	)

5750 
	#RCC_APB1ENR_I2C2EN
 ((
ut32_t
)0x00400000)

	)

5751 
	#RCC_APB1ENR_I2C3EN
 ((
ut32_t
)0x00800000)

	)

5752 
	#RCC_APB1ENR_CAN1EN
 ((
ut32_t
)0x02000000)

	)

5753 
	#RCC_APB1ENR_CAN2EN
 ((
ut32_t
)0x04000000)

	)

5754 
	#RCC_APB1ENR_PWREN
 ((
ut32_t
)0x10000000)

	)

5755 
	#RCC_APB1ENR_DACEN
 ((
ut32_t
)0x20000000)

	)

5756 
	#RCC_APB1ENR_UART7EN
 ((
ut32_t
)0x40000000)

	)

5757 
	#RCC_APB1ENR_UART8EN
 ((
ut32_t
)0x80000000)

	)

5760 
	#RCC_APB2ENR_TIM1EN
 ((
ut32_t
)0x00000001)

	)

5761 
	#RCC_APB2ENR_TIM8EN
 ((
ut32_t
)0x00000002)

	)

5762 
	#RCC_APB2ENR_USART1EN
 ((
ut32_t
)0x00000010)

	)

5763 
	#RCC_APB2ENR_USART6EN
 ((
ut32_t
)0x00000020)

	)

5764 
	#RCC_APB2ENR_ADC1EN
 ((
ut32_t
)0x00000100)

	)

5765 
	#RCC_APB2ENR_ADC2EN
 ((
ut32_t
)0x00000200)

	)

5766 
	#RCC_APB2ENR_ADC3EN
 ((
ut32_t
)0x00000400)

	)

5767 
	#RCC_APB2ENR_SDIOEN
 ((
ut32_t
)0x00000800)

	)

5768 
	#RCC_APB2ENR_SPI1EN
 ((
ut32_t
)0x00001000)

	)

5769 
	#RCC_APB2ENR_SPI4EN
 ((
ut32_t
)0x00002000)

	)

5770 
	#RCC_APB2ENR_SYSCFGEN
 ((
ut32_t
)0x00004000)

	)

5771 
	#RCC_APB2ENR_TIM9EN
 ((
ut32_t
)0x00010000)

	)

5772 
	#RCC_APB2ENR_TIM10EN
 ((
ut32_t
)0x00020000)

	)

5773 
	#RCC_APB2ENR_TIM11EN
 ((
ut32_t
)0x00040000)

	)

5774 
	#RCC_APB2ENR_SPI5EN
 ((
ut32_t
)0x00100000)

	)

5775 
	#RCC_APB2ENR_SPI6EN
 ((
ut32_t
)0x00200000)

	)

5776 
	#RCC_APB2ENR_SAI1EN
 ((
ut32_t
)0x00400000)

	)

5777 
	#RCC_APB2ENR_LTDCEN
 ((
ut32_t
)0x04000000)

	)

5780 
	#RCC_AHB1LPENR_GPIOALPEN
 ((
ut32_t
)0x00000001)

	)

5781 
	#RCC_AHB1LPENR_GPIOBLPEN
 ((
ut32_t
)0x00000002)

	)

5782 
	#RCC_AHB1LPENR_GPIOCLPEN
 ((
ut32_t
)0x00000004)

	)

5783 
	#RCC_AHB1LPENR_GPIODLPEN
 ((
ut32_t
)0x00000008)

	)

5784 
	#RCC_AHB1LPENR_GPIOELPEN
 ((
ut32_t
)0x00000010)

	)

5785 
	#RCC_AHB1LPENR_GPIOFLPEN
 ((
ut32_t
)0x00000020)

	)

5786 
	#RCC_AHB1LPENR_GPIOGLPEN
 ((
ut32_t
)0x00000040)

	)

5787 
	#RCC_AHB1LPENR_GPIOHLPEN
 ((
ut32_t
)0x00000080)

	)

5788 
	#RCC_AHB1LPENR_GPIOILPEN
 ((
ut32_t
)0x00000100)

	)

5789 
	#RCC_AHB1LPENR_GPIOJLPEN
 ((
ut32_t
)0x00000200)

	)

5790 
	#RCC_AHB1LPENR_GPIOKLPEN
 ((
ut32_t
)0x00000400)

	)

5792 
	#RCC_AHB1LPENR_CRCLPEN
 ((
ut32_t
)0x00001000)

	)

5793 
	#RCC_AHB1LPENR_FLITFLPEN
 ((
ut32_t
)0x00008000)

	)

5794 
	#RCC_AHB1LPENR_SRAM1LPEN
 ((
ut32_t
)0x00010000)

	)

5795 
	#RCC_AHB1LPENR_SRAM2LPEN
 ((
ut32_t
)0x00020000)

	)

5796 
	#RCC_AHB1LPENR_BKPSRAMLPEN
 ((
ut32_t
)0x00040000)

	)

5797 
	#RCC_AHB1LPENR_SRAM3LPEN
 ((
ut32_t
)0x00080000)

	)

5798 
	#RCC_AHB1LPENR_DMA1LPEN
 ((
ut32_t
)0x00200000)

	)

5799 
	#RCC_AHB1LPENR_DMA2LPEN
 ((
ut32_t
)0x00400000)

	)

5800 
	#RCC_AHB1LPENR_DMA2DLPEN
 ((
ut32_t
)0x00800000)

	)

5802 
	#RCC_AHB1LPENR_ETHMACLPEN
 ((
ut32_t
)0x02000000)

	)

5803 
	#RCC_AHB1LPENR_ETHMACTXLPEN
 ((
ut32_t
)0x04000000)

	)

5804 
	#RCC_AHB1LPENR_ETHMACRXLPEN
 ((
ut32_t
)0x08000000)

	)

5805 
	#RCC_AHB1LPENR_ETHMACPTPLPEN
 ((
ut32_t
)0x10000000)

	)

5806 
	#RCC_AHB1LPENR_OTGHSLPEN
 ((
ut32_t
)0x20000000)

	)

5807 
	#RCC_AHB1LPENR_OTGHSULPILPEN
 ((
ut32_t
)0x40000000)

	)

5810 
	#RCC_AHB2LPENR_DCMILPEN
 ((
ut32_t
)0x00000001)

	)

5811 
	#RCC_AHB2LPENR_RNGLPEN
 ((
ut32_t
)0x00000040)

	)

5812 
	#RCC_AHB2LPENR_OTGFSLPEN
 ((
ut32_t
)0x00000080)

	)

5815 
	#RCC_AHB3LPENR_FMCLPEN
 ((
ut32_t
)0x00000001)

	)

5818 
	#RCC_APB1LPENR_TIM2LPEN
 ((
ut32_t
)0x00000001)

	)

5819 
	#RCC_APB1LPENR_TIM3LPEN
 ((
ut32_t
)0x00000002)

	)

5820 
	#RCC_APB1LPENR_TIM4LPEN
 ((
ut32_t
)0x00000004)

	)

5821 
	#RCC_APB1LPENR_TIM5LPEN
 ((
ut32_t
)0x00000008)

	)

5822 
	#RCC_APB1LPENR_TIM6LPEN
 ((
ut32_t
)0x00000010)

	)

5823 
	#RCC_APB1LPENR_TIM7LPEN
 ((
ut32_t
)0x00000020)

	)

5824 
	#RCC_APB1LPENR_TIM12LPEN
 ((
ut32_t
)0x00000040)

	)

5825 
	#RCC_APB1LPENR_TIM13LPEN
 ((
ut32_t
)0x00000080)

	)

5826 
	#RCC_APB1LPENR_TIM14LPEN
 ((
ut32_t
)0x00000100)

	)

5827 
	#RCC_APB1LPENR_WWDGLPEN
 ((
ut32_t
)0x00000800)

	)

5828 
	#RCC_APB1LPENR_SPI2LPEN
 ((
ut32_t
)0x00004000)

	)

5829 
	#RCC_APB1LPENR_SPI3LPEN
 ((
ut32_t
)0x00008000)

	)

5830 
	#RCC_APB1LPENR_USART2LPEN
 ((
ut32_t
)0x00020000)

	)

5831 
	#RCC_APB1LPENR_USART3LPEN
 ((
ut32_t
)0x00040000)

	)

5832 
	#RCC_APB1LPENR_UART4LPEN
 ((
ut32_t
)0x00080000)

	)

5833 
	#RCC_APB1LPENR_UART5LPEN
 ((
ut32_t
)0x00100000)

	)

5834 
	#RCC_APB1LPENR_I2C1LPEN
 ((
ut32_t
)0x00200000)

	)

5835 
	#RCC_APB1LPENR_I2C2LPEN
 ((
ut32_t
)0x00400000)

	)

5836 
	#RCC_APB1LPENR_I2C3LPEN
 ((
ut32_t
)0x00800000)

	)

5837 
	#RCC_APB1LPENR_CAN1LPEN
 ((
ut32_t
)0x02000000)

	)

5838 
	#RCC_APB1LPENR_CAN2LPEN
 ((
ut32_t
)0x04000000)

	)

5839 
	#RCC_APB1LPENR_PWRLPEN
 ((
ut32_t
)0x10000000)

	)

5840 
	#RCC_APB1LPENR_DACLPEN
 ((
ut32_t
)0x20000000)

	)

5841 
	#RCC_APB1LPENR_UART7LPEN
 ((
ut32_t
)0x40000000)

	)

5842 
	#RCC_APB1LPENR_UART8LPEN
 ((
ut32_t
)0x80000000)

	)

5845 
	#RCC_APB2LPENR_TIM1LPEN
 ((
ut32_t
)0x00000001)

	)

5846 
	#RCC_APB2LPENR_TIM8LPEN
 ((
ut32_t
)0x00000002)

	)

5847 
	#RCC_APB2LPENR_USART1LPEN
 ((
ut32_t
)0x00000010)

	)

5848 
	#RCC_APB2LPENR_USART6LPEN
 ((
ut32_t
)0x00000020)

	)

5849 
	#RCC_APB2LPENR_ADC1LPEN
 ((
ut32_t
)0x00000100)

	)

5850 
	#RCC_APB2LPENR_ADC2LPEN
 ((
ut32_t
)0x00000200)

	)

5851 
	#RCC_APB2LPENR_ADC3LPEN
 ((
ut32_t
)0x00000400)

	)

5852 
	#RCC_APB2LPENR_SDIOLPEN
 ((
ut32_t
)0x00000800)

	)

5853 
	#RCC_APB2LPENR_SPI1LPEN
 ((
ut32_t
)0x00001000)

	)

5854 
	#RCC_APB2LPENR_SPI4LPEN
 ((
ut32_t
)0x00002000)

	)

5855 
	#RCC_APB2LPENR_SYSCFGLPEN
 ((
ut32_t
)0x00004000)

	)

5856 
	#RCC_APB2LPENR_TIM9LPEN
 ((
ut32_t
)0x00010000)

	)

5857 
	#RCC_APB2LPENR_TIM10LPEN
 ((
ut32_t
)0x00020000)

	)

5858 
	#RCC_APB2LPENR_TIM11LPEN
 ((
ut32_t
)0x00040000)

	)

5859 
	#RCC_APB2LPENR_SPI5LPEN
 ((
ut32_t
)0x00100000)

	)

5860 
	#RCC_APB2LPENR_SPI6LPEN
 ((
ut32_t
)0x00200000)

	)

5861 
	#RCC_APB2LPENR_SAI1LPEN
 ((
ut32_t
)0x00400000)

	)

5862 
	#RCC_APB2LPENR_LTDCLPEN
 ((
ut32_t
)0x04000000)

	)

5865 
	#RCC_BDCR_LSEON
 ((
ut32_t
)0x00000001)

	)

5866 
	#RCC_BDCR_LSERDY
 ((
ut32_t
)0x00000002)

	)

5867 
	#RCC_BDCR_LSEBYP
 ((
ut32_t
)0x00000004)

	)

5869 
	#RCC_BDCR_RTCSEL
 ((
ut32_t
)0x00000300)

	)

5870 
	#RCC_BDCR_RTCSEL_0
 ((
ut32_t
)0x00000100)

	)

5871 
	#RCC_BDCR_RTCSEL_1
 ((
ut32_t
)0x00000200)

	)

5873 
	#RCC_BDCR_RTCEN
 ((
ut32_t
)0x00008000)

	)

5874 
	#RCC_BDCR_BDRST
 ((
ut32_t
)0x00010000)

	)

5877 
	#RCC_CSR_LSION
 ((
ut32_t
)0x00000001)

	)

5878 
	#RCC_CSR_LSIRDY
 ((
ut32_t
)0x00000002)

	)

5879 
	#RCC_CSR_RMVF
 ((
ut32_t
)0x01000000)

	)

5880 
	#RCC_CSR_BORRSTF
 ((
ut32_t
)0x02000000)

	)

5881 
	#RCC_CSR_PADRSTF
 ((
ut32_t
)0x04000000)

	)

5882 
	#RCC_CSR_PORRSTF
 ((
ut32_t
)0x08000000)

	)

5883 
	#RCC_CSR_SFTRSTF
 ((
ut32_t
)0x10000000)

	)

5884 
	#RCC_CSR_WDGRSTF
 ((
ut32_t
)0x20000000)

	)

5885 
	#RCC_CSR_WWDGRSTF
 ((
ut32_t
)0x40000000)

	)

5886 
	#RCC_CSR_LPWRRSTF
 ((
ut32_t
)0x80000000)

	)

5889 
	#RCC_SSCGR_MODPER
 ((
ut32_t
)0x00001FFF)

	)

5890 
	#RCC_SSCGR_INCSTEP
 ((
ut32_t
)0x0FFFE000)

	)

5891 
	#RCC_SSCGR_SPREADSEL
 ((
ut32_t
)0x40000000)

	)

5892 
	#RCC_SSCGR_SSCGEN
 ((
ut32_t
)0x80000000)

	)

5895 
	#RCC_PLLI2SCFGR_PLLI2SN
 ((
ut32_t
)0x00007FC0)

	)

5896 
	#RCC_PLLI2SCFGR_PLLI2SN_0
 ((
ut32_t
)0x00000040)

	)

5897 
	#RCC_PLLI2SCFGR_PLLI2SN_1
 ((
ut32_t
)0x00000080)

	)

5898 
	#RCC_PLLI2SCFGR_PLLI2SN_2
 ((
ut32_t
)0x00000100)

	)

5899 
	#RCC_PLLI2SCFGR_PLLI2SN_3
 ((
ut32_t
)0x00000200)

	)

5900 
	#RCC_PLLI2SCFGR_PLLI2SN_4
 ((
ut32_t
)0x00000400)

	)

5901 
	#RCC_PLLI2SCFGR_PLLI2SN_5
 ((
ut32_t
)0x00000800)

	)

5902 
	#RCC_PLLI2SCFGR_PLLI2SN_6
 ((
ut32_t
)0x00001000)

	)

5903 
	#RCC_PLLI2SCFGR_PLLI2SN_7
 ((
ut32_t
)0x00002000)

	)

5904 
	#RCC_PLLI2SCFGR_PLLI2SN_8
 ((
ut32_t
)0x00004000)

	)

5906 
	#RCC_PLLI2SCFGR_PLLI2SQ
 ((
ut32_t
)0x0F000000)

	)

5907 
	#RCC_PLLI2SCFGR_PLLI2SQ_0
 ((
ut32_t
)0x01000000)

	)

5908 
	#RCC_PLLI2SCFGR_PLLI2SQ_1
 ((
ut32_t
)0x02000000)

	)

5909 
	#RCC_PLLI2SCFGR_PLLI2SQ_2
 ((
ut32_t
)0x04000000)

	)

5910 
	#RCC_PLLI2SCFGR_PLLI2SQ_3
 ((
ut32_t
)0x08000000)

	)

5912 
	#RCC_PLLI2SCFGR_PLLI2SR
 ((
ut32_t
)0x70000000)

	)

5913 
	#RCC_PLLI2SCFGR_PLLI2SR_0
 ((
ut32_t
)0x10000000)

	)

5914 
	#RCC_PLLI2SCFGR_PLLI2SR_1
 ((
ut32_t
)0x20000000)

	)

5915 
	#RCC_PLLI2SCFGR_PLLI2SR_2
 ((
ut32_t
)0x40000000)

	)

5919 
	#RCC_PLLSAICFGR_PLLSAIN
 ((
ut32_t
)0x00007FC0)

	)

5920 
	#RCC_PLLSAICFGR_PLLSAIN_0
 ((
ut32_t
)0x00000040)

	)

5921 
	#RCC_PLLSAICFGR_PLLSAIN_1
 ((
ut32_t
)0x00000080)

	)

5922 
	#RCC_PLLSAICFGR_PLLSAIN_2
 ((
ut32_t
)0x00000100)

	)

5923 
	#RCC_PLLSAICFGR_PLLSAIN_3
 ((
ut32_t
)0x00000200)

	)

5924 
	#RCC_PLLSAICFGR_PLLSAIN_4
 ((
ut32_t
)0x00000400)

	)

5925 
	#RCC_PLLSAICFGR_PLLSAIN_5
 ((
ut32_t
)0x00000800)

	)

5926 
	#RCC_PLLSAICFGR_PLLSAIN_6
 ((
ut32_t
)0x00001000)

	)

5927 
	#RCC_PLLSAICFGR_PLLSAIN_7
 ((
ut32_t
)0x00002000)

	)

5928 
	#RCC_PLLSAICFGR_PLLSAIN_8
 ((
ut32_t
)0x00004000)

	)

5930 
	#RCC_PLLSAICFGR_PLLSAIQ
 ((
ut32_t
)0x0F000000)

	)

5931 
	#RCC_PLLSAICFGR_PLLSAIQ_0
 ((
ut32_t
)0x01000000)

	)

5932 
	#RCC_PLLSAICFGR_PLLSAIQ_1
 ((
ut32_t
)0x02000000)

	)

5933 
	#RCC_PLLSAICFGR_PLLSAIQ_2
 ((
ut32_t
)0x04000000)

	)

5934 
	#RCC_PLLSAICFGR_PLLSAIQ_3
 ((
ut32_t
)0x08000000)

	)

5936 
	#RCC_PLLSAICFGR_PLLSAIR
 ((
ut32_t
)0x70000000)

	)

5937 
	#RCC_PLLSAICFGR_PLLSAIR_0
 ((
ut32_t
)0x10000000)

	)

5938 
	#RCC_PLLSAICFGR_PLLSAIR_1
 ((
ut32_t
)0x20000000)

	)

5939 
	#RCC_PLLSAICFGR_PLLSAIR_2
 ((
ut32_t
)0x40000000)

	)

5942 
	#RCC_DCKCFGR_PLLI2SDIVQ
 ((
ut32_t
)0x0000001F)

	)

5943 
	#RCC_DCKCFGR_PLLSAIDIVQ
 ((
ut32_t
)0x00001F00)

	)

5944 
	#RCC_DCKCFGR_PLLSAIDIVR
 ((
ut32_t
)0x00030000)

	)

5945 
	#RCC_DCKCFGR_SAI1ASRC
 ((
ut32_t
)0x00300000)

	)

5946 
	#RCC_DCKCFGR_SAI1ASRC_0
 ((
ut32_t
)0x00100000)

	)

5947 
	#RCC_DCKCFGR_SAI1ASRC_1
 ((
ut32_t
)0x00200000)

	)

5948 
	#RCC_DCKCFGR_SAI1BSRC
 ((
ut32_t
)0x00C00000)

	)

5949 
	#RCC_DCKCFGR_SAI1BSRC_0
 ((
ut32_t
)0x00400000)

	)

5950 
	#RCC_DCKCFGR_SAI1BSRC_1
 ((
ut32_t
)0x00800000)

	)

5951 
	#RCC_DCKCFGR_TIMPRE
 ((
ut32_t
)0x01000000)

	)

5960 
	#RNG_CR_RNGEN
 ((
ut32_t
)0x00000004)

	)

5961 
	#RNG_CR_IE
 ((
ut32_t
)0x00000008)

	)

5964 
	#RNG_SR_DRDY
 ((
ut32_t
)0x00000001)

	)

5965 
	#RNG_SR_CECS
 ((
ut32_t
)0x00000002)

	)

5966 
	#RNG_SR_SECS
 ((
ut32_t
)0x00000004)

	)

5967 
	#RNG_SR_CEIS
 ((
ut32_t
)0x00000020)

	)

5968 
	#RNG_SR_SEIS
 ((
ut32_t
)0x00000040)

	)

5976 
	#RTC_TR_PM
 ((
ut32_t
)0x00400000)

	)

5977 
	#RTC_TR_HT
 ((
ut32_t
)0x00300000)

	)

5978 
	#RTC_TR_HT_0
 ((
ut32_t
)0x00100000)

	)

5979 
	#RTC_TR_HT_1
 ((
ut32_t
)0x00200000)

	)

5980 
	#RTC_TR_HU
 ((
ut32_t
)0x000F0000)

	)

5981 
	#RTC_TR_HU_0
 ((
ut32_t
)0x00010000)

	)

5982 
	#RTC_TR_HU_1
 ((
ut32_t
)0x00020000)

	)

5983 
	#RTC_TR_HU_2
 ((
ut32_t
)0x00040000)

	)

5984 
	#RTC_TR_HU_3
 ((
ut32_t
)0x00080000)

	)

5985 
	#RTC_TR_MNT
 ((
ut32_t
)0x00007000)

	)

5986 
	#RTC_TR_MNT_0
 ((
ut32_t
)0x00001000)

	)

5987 
	#RTC_TR_MNT_1
 ((
ut32_t
)0x00002000)

	)

5988 
	#RTC_TR_MNT_2
 ((
ut32_t
)0x00004000)

	)

5989 
	#RTC_TR_MNU
 ((
ut32_t
)0x00000F00)

	)

5990 
	#RTC_TR_MNU_0
 ((
ut32_t
)0x00000100)

	)

5991 
	#RTC_TR_MNU_1
 ((
ut32_t
)0x00000200)

	)

5992 
	#RTC_TR_MNU_2
 ((
ut32_t
)0x00000400)

	)

5993 
	#RTC_TR_MNU_3
 ((
ut32_t
)0x00000800)

	)

5994 
	#RTC_TR_ST
 ((
ut32_t
)0x00000070)

	)

5995 
	#RTC_TR_ST_0
 ((
ut32_t
)0x00000010)

	)

5996 
	#RTC_TR_ST_1
 ((
ut32_t
)0x00000020)

	)

5997 
	#RTC_TR_ST_2
 ((
ut32_t
)0x00000040)

	)

5998 
	#RTC_TR_SU
 ((
ut32_t
)0x0000000F)

	)

5999 
	#RTC_TR_SU_0
 ((
ut32_t
)0x00000001)

	)

6000 
	#RTC_TR_SU_1
 ((
ut32_t
)0x00000002)

	)

6001 
	#RTC_TR_SU_2
 ((
ut32_t
)0x00000004)

	)

6002 
	#RTC_TR_SU_3
 ((
ut32_t
)0x00000008)

	)

6005 
	#RTC_DR_YT
 ((
ut32_t
)0x00F00000)

	)

6006 
	#RTC_DR_YT_0
 ((
ut32_t
)0x00100000)

	)

6007 
	#RTC_DR_YT_1
 ((
ut32_t
)0x00200000)

	)

6008 
	#RTC_DR_YT_2
 ((
ut32_t
)0x00400000)

	)

6009 
	#RTC_DR_YT_3
 ((
ut32_t
)0x00800000)

	)

6010 
	#RTC_DR_YU
 ((
ut32_t
)0x000F0000)

	)

6011 
	#RTC_DR_YU_0
 ((
ut32_t
)0x00010000)

	)

6012 
	#RTC_DR_YU_1
 ((
ut32_t
)0x00020000)

	)

6013 
	#RTC_DR_YU_2
 ((
ut32_t
)0x00040000)

	)

6014 
	#RTC_DR_YU_3
 ((
ut32_t
)0x00080000)

	)

6015 
	#RTC_DR_WDU
 ((
ut32_t
)0x0000E000)

	)

6016 
	#RTC_DR_WDU_0
 ((
ut32_t
)0x00002000)

	)

6017 
	#RTC_DR_WDU_1
 ((
ut32_t
)0x00004000)

	)

6018 
	#RTC_DR_WDU_2
 ((
ut32_t
)0x00008000)

	)

6019 
	#RTC_DR_MT
 ((
ut32_t
)0x00001000)

	)

6020 
	#RTC_DR_MU
 ((
ut32_t
)0x00000F00)

	)

6021 
	#RTC_DR_MU_0
 ((
ut32_t
)0x00000100)

	)

6022 
	#RTC_DR_MU_1
 ((
ut32_t
)0x00000200)

	)

6023 
	#RTC_DR_MU_2
 ((
ut32_t
)0x00000400)

	)

6024 
	#RTC_DR_MU_3
 ((
ut32_t
)0x00000800)

	)

6025 
	#RTC_DR_DT
 ((
ut32_t
)0x00000030)

	)

6026 
	#RTC_DR_DT_0
 ((
ut32_t
)0x00000010)

	)

6027 
	#RTC_DR_DT_1
 ((
ut32_t
)0x00000020)

	)

6028 
	#RTC_DR_DU
 ((
ut32_t
)0x0000000F)

	)

6029 
	#RTC_DR_DU_0
 ((
ut32_t
)0x00000001)

	)

6030 
	#RTC_DR_DU_1
 ((
ut32_t
)0x00000002)

	)

6031 
	#RTC_DR_DU_2
 ((
ut32_t
)0x00000004)

	)

6032 
	#RTC_DR_DU_3
 ((
ut32_t
)0x00000008)

	)

6035 
	#RTC_CR_COE
 ((
ut32_t
)0x00800000)

	)

6036 
	#RTC_CR_OSEL
 ((
ut32_t
)0x00600000)

	)

6037 
	#RTC_CR_OSEL_0
 ((
ut32_t
)0x00200000)

	)

6038 
	#RTC_CR_OSEL_1
 ((
ut32_t
)0x00400000)

	)

6039 
	#RTC_CR_POL
 ((
ut32_t
)0x00100000)

	)

6040 
	#RTC_CR_COSEL
 ((
ut32_t
)0x00080000)

	)

6041 
	#RTC_CR_BCK
 ((
ut32_t
)0x00040000)

	)

6042 
	#RTC_CR_SUB1H
 ((
ut32_t
)0x00020000)

	)

6043 
	#RTC_CR_ADD1H
 ((
ut32_t
)0x00010000)

	)

6044 
	#RTC_CR_TSIE
 ((
ut32_t
)0x00008000)

	)

6045 
	#RTC_CR_WUTIE
 ((
ut32_t
)0x00004000)

	)

6046 
	#RTC_CR_ALRBIE
 ((
ut32_t
)0x00002000)

	)

6047 
	#RTC_CR_ALRAIE
 ((
ut32_t
)0x00001000)

	)

6048 
	#RTC_CR_TSE
 ((
ut32_t
)0x00000800)

	)

6049 
	#RTC_CR_WUTE
 ((
ut32_t
)0x00000400)

	)

6050 
	#RTC_CR_ALRBE
 ((
ut32_t
)0x00000200)

	)

6051 
	#RTC_CR_ALRAE
 ((
ut32_t
)0x00000100)

	)

6052 
	#RTC_CR_DCE
 ((
ut32_t
)0x00000080)

	)

6053 
	#RTC_CR_FMT
 ((
ut32_t
)0x00000040)

	)

6054 
	#RTC_CR_BYPSHAD
 ((
ut32_t
)0x00000020)

	)

6055 
	#RTC_CR_REFCKON
 ((
ut32_t
)0x00000010)

	)

6056 
	#RTC_CR_TSEDGE
 ((
ut32_t
)0x00000008)

	)

6057 
	#RTC_CR_WUCKSEL
 ((
ut32_t
)0x00000007)

	)

6058 
	#RTC_CR_WUCKSEL_0
 ((
ut32_t
)0x00000001)

	)

6059 
	#RTC_CR_WUCKSEL_1
 ((
ut32_t
)0x00000002)

	)

6060 
	#RTC_CR_WUCKSEL_2
 ((
ut32_t
)0x00000004)

	)

6063 
	#RTC_ISR_RECALPF
 ((
ut32_t
)0x00010000)

	)

6064 
	#RTC_ISR_TAMP1F
 ((
ut32_t
)0x00002000)

	)

6065 
	#RTC_ISR_TAMP2F
 ((
ut32_t
)0x00004000)

	)

6066 
	#RTC_ISR_TSOVF
 ((
ut32_t
)0x00001000)

	)

6067 
	#RTC_ISR_TSF
 ((
ut32_t
)0x00000800)

	)

6068 
	#RTC_ISR_WUTF
 ((
ut32_t
)0x00000400)

	)

6069 
	#RTC_ISR_ALRBF
 ((
ut32_t
)0x00000200)

	)

6070 
	#RTC_ISR_ALRAF
 ((
ut32_t
)0x00000100)

	)

6071 
	#RTC_ISR_INIT
 ((
ut32_t
)0x00000080)

	)

6072 
	#RTC_ISR_INITF
 ((
ut32_t
)0x00000040)

	)

6073 
	#RTC_ISR_RSF
 ((
ut32_t
)0x00000020)

	)

6074 
	#RTC_ISR_INITS
 ((
ut32_t
)0x00000010)

	)

6075 
	#RTC_ISR_SHPF
 ((
ut32_t
)0x00000008)

	)

6076 
	#RTC_ISR_WUTWF
 ((
ut32_t
)0x00000004)

	)

6077 
	#RTC_ISR_ALRBWF
 ((
ut32_t
)0x00000002)

	)

6078 
	#RTC_ISR_ALRAWF
 ((
ut32_t
)0x00000001)

	)

6081 
	#RTC_PRER_PREDIV_A
 ((
ut32_t
)0x007F0000)

	)

6082 
	#RTC_PRER_PREDIV_S
 ((
ut32_t
)0x00007FFF)

	)

6085 
	#RTC_WUTR_WUT
 ((
ut32_t
)0x0000FFFF)

	)

6088 
	#RTC_CALIBR_DCS
 ((
ut32_t
)0x00000080)

	)

6089 
	#RTC_CALIBR_DC
 ((
ut32_t
)0x0000001F)

	)

6092 
	#RTC_ALRMAR_MSK4
 ((
ut32_t
)0x80000000)

	)

6093 
	#RTC_ALRMAR_WDSEL
 ((
ut32_t
)0x40000000)

	)

6094 
	#RTC_ALRMAR_DT
 ((
ut32_t
)0x30000000)

	)

6095 
	#RTC_ALRMAR_DT_0
 ((
ut32_t
)0x10000000)

	)

6096 
	#RTC_ALRMAR_DT_1
 ((
ut32_t
)0x20000000)

	)

6097 
	#RTC_ALRMAR_DU
 ((
ut32_t
)0x0F000000)

	)

6098 
	#RTC_ALRMAR_DU_0
 ((
ut32_t
)0x01000000)

	)

6099 
	#RTC_ALRMAR_DU_1
 ((
ut32_t
)0x02000000)

	)

6100 
	#RTC_ALRMAR_DU_2
 ((
ut32_t
)0x04000000)

	)

6101 
	#RTC_ALRMAR_DU_3
 ((
ut32_t
)0x08000000)

	)

6102 
	#RTC_ALRMAR_MSK3
 ((
ut32_t
)0x00800000)

	)

6103 
	#RTC_ALRMAR_PM
 ((
ut32_t
)0x00400000)

	)

6104 
	#RTC_ALRMAR_HT
 ((
ut32_t
)0x00300000)

	)

6105 
	#RTC_ALRMAR_HT_0
 ((
ut32_t
)0x00100000)

	)

6106 
	#RTC_ALRMAR_HT_1
 ((
ut32_t
)0x00200000)

	)

6107 
	#RTC_ALRMAR_HU
 ((
ut32_t
)0x000F0000)

	)

6108 
	#RTC_ALRMAR_HU_0
 ((
ut32_t
)0x00010000)

	)

6109 
	#RTC_ALRMAR_HU_1
 ((
ut32_t
)0x00020000)

	)

6110 
	#RTC_ALRMAR_HU_2
 ((
ut32_t
)0x00040000)

	)

6111 
	#RTC_ALRMAR_HU_3
 ((
ut32_t
)0x00080000)

	)

6112 
	#RTC_ALRMAR_MSK2
 ((
ut32_t
)0x00008000)

	)

6113 
	#RTC_ALRMAR_MNT
 ((
ut32_t
)0x00007000)

	)

6114 
	#RTC_ALRMAR_MNT_0
 ((
ut32_t
)0x00001000)

	)

6115 
	#RTC_ALRMAR_MNT_1
 ((
ut32_t
)0x00002000)

	)

6116 
	#RTC_ALRMAR_MNT_2
 ((
ut32_t
)0x00004000)

	)

6117 
	#RTC_ALRMAR_MNU
 ((
ut32_t
)0x00000F00)

	)

6118 
	#RTC_ALRMAR_MNU_0
 ((
ut32_t
)0x00000100)

	)

6119 
	#RTC_ALRMAR_MNU_1
 ((
ut32_t
)0x00000200)

	)

6120 
	#RTC_ALRMAR_MNU_2
 ((
ut32_t
)0x00000400)

	)

6121 
	#RTC_ALRMAR_MNU_3
 ((
ut32_t
)0x00000800)

	)

6122 
	#RTC_ALRMAR_MSK1
 ((
ut32_t
)0x00000080)

	)

6123 
	#RTC_ALRMAR_ST
 ((
ut32_t
)0x00000070)

	)

6124 
	#RTC_ALRMAR_ST_0
 ((
ut32_t
)0x00000010)

	)

6125 
	#RTC_ALRMAR_ST_1
 ((
ut32_t
)0x00000020)

	)

6126 
	#RTC_ALRMAR_ST_2
 ((
ut32_t
)0x00000040)

	)

6127 
	#RTC_ALRMAR_SU
 ((
ut32_t
)0x0000000F)

	)

6128 
	#RTC_ALRMAR_SU_0
 ((
ut32_t
)0x00000001)

	)

6129 
	#RTC_ALRMAR_SU_1
 ((
ut32_t
)0x00000002)

	)

6130 
	#RTC_ALRMAR_SU_2
 ((
ut32_t
)0x00000004)

	)

6131 
	#RTC_ALRMAR_SU_3
 ((
ut32_t
)0x00000008)

	)

6134 
	#RTC_ALRMBR_MSK4
 ((
ut32_t
)0x80000000)

	)

6135 
	#RTC_ALRMBR_WDSEL
 ((
ut32_t
)0x40000000)

	)

6136 
	#RTC_ALRMBR_DT
 ((
ut32_t
)0x30000000)

	)

6137 
	#RTC_ALRMBR_DT_0
 ((
ut32_t
)0x10000000)

	)

6138 
	#RTC_ALRMBR_DT_1
 ((
ut32_t
)0x20000000)

	)

6139 
	#RTC_ALRMBR_DU
 ((
ut32_t
)0x0F000000)

	)

6140 
	#RTC_ALRMBR_DU_0
 ((
ut32_t
)0x01000000)

	)

6141 
	#RTC_ALRMBR_DU_1
 ((
ut32_t
)0x02000000)

	)

6142 
	#RTC_ALRMBR_DU_2
 ((
ut32_t
)0x04000000)

	)

6143 
	#RTC_ALRMBR_DU_3
 ((
ut32_t
)0x08000000)

	)

6144 
	#RTC_ALRMBR_MSK3
 ((
ut32_t
)0x00800000)

	)

6145 
	#RTC_ALRMBR_PM
 ((
ut32_t
)0x00400000)

	)

6146 
	#RTC_ALRMBR_HT
 ((
ut32_t
)0x00300000)

	)

6147 
	#RTC_ALRMBR_HT_0
 ((
ut32_t
)0x00100000)

	)

6148 
	#RTC_ALRMBR_HT_1
 ((
ut32_t
)0x00200000)

	)

6149 
	#RTC_ALRMBR_HU
 ((
ut32_t
)0x000F0000)

	)

6150 
	#RTC_ALRMBR_HU_0
 ((
ut32_t
)0x00010000)

	)

6151 
	#RTC_ALRMBR_HU_1
 ((
ut32_t
)0x00020000)

	)

6152 
	#RTC_ALRMBR_HU_2
 ((
ut32_t
)0x00040000)

	)

6153 
	#RTC_ALRMBR_HU_3
 ((
ut32_t
)0x00080000)

	)

6154 
	#RTC_ALRMBR_MSK2
 ((
ut32_t
)0x00008000)

	)

6155 
	#RTC_ALRMBR_MNT
 ((
ut32_t
)0x00007000)

	)

6156 
	#RTC_ALRMBR_MNT_0
 ((
ut32_t
)0x00001000)

	)

6157 
	#RTC_ALRMBR_MNT_1
 ((
ut32_t
)0x00002000)

	)

6158 
	#RTC_ALRMBR_MNT_2
 ((
ut32_t
)0x00004000)

	)

6159 
	#RTC_ALRMBR_MNU
 ((
ut32_t
)0x00000F00)

	)

6160 
	#RTC_ALRMBR_MNU_0
 ((
ut32_t
)0x00000100)

	)

6161 
	#RTC_ALRMBR_MNU_1
 ((
ut32_t
)0x00000200)

	)

6162 
	#RTC_ALRMBR_MNU_2
 ((
ut32_t
)0x00000400)

	)

6163 
	#RTC_ALRMBR_MNU_3
 ((
ut32_t
)0x00000800)

	)

6164 
	#RTC_ALRMBR_MSK1
 ((
ut32_t
)0x00000080)

	)

6165 
	#RTC_ALRMBR_ST
 ((
ut32_t
)0x00000070)

	)

6166 
	#RTC_ALRMBR_ST_0
 ((
ut32_t
)0x00000010)

	)

6167 
	#RTC_ALRMBR_ST_1
 ((
ut32_t
)0x00000020)

	)

6168 
	#RTC_ALRMBR_ST_2
 ((
ut32_t
)0x00000040)

	)

6169 
	#RTC_ALRMBR_SU
 ((
ut32_t
)0x0000000F)

	)

6170 
	#RTC_ALRMBR_SU_0
 ((
ut32_t
)0x00000001)

	)

6171 
	#RTC_ALRMBR_SU_1
 ((
ut32_t
)0x00000002)

	)

6172 
	#RTC_ALRMBR_SU_2
 ((
ut32_t
)0x00000004)

	)

6173 
	#RTC_ALRMBR_SU_3
 ((
ut32_t
)0x00000008)

	)

6176 
	#RTC_WPR_KEY
 ((
ut32_t
)0x000000FF)

	)

6179 
	#RTC_SSR_SS
 ((
ut32_t
)0x0000FFFF)

	)

6182 
	#RTC_SHIFTR_SUBFS
 ((
ut32_t
)0x00007FFF)

	)

6183 
	#RTC_SHIFTR_ADD1S
 ((
ut32_t
)0x80000000)

	)

6186 
	#RTC_TSTR_PM
 ((
ut32_t
)0x00400000)

	)

6187 
	#RTC_TSTR_HT
 ((
ut32_t
)0x00300000)

	)

6188 
	#RTC_TSTR_HT_0
 ((
ut32_t
)0x00100000)

	)

6189 
	#RTC_TSTR_HT_1
 ((
ut32_t
)0x00200000)

	)

6190 
	#RTC_TSTR_HU
 ((
ut32_t
)0x000F0000)

	)

6191 
	#RTC_TSTR_HU_0
 ((
ut32_t
)0x00010000)

	)

6192 
	#RTC_TSTR_HU_1
 ((
ut32_t
)0x00020000)

	)

6193 
	#RTC_TSTR_HU_2
 ((
ut32_t
)0x00040000)

	)

6194 
	#RTC_TSTR_HU_3
 ((
ut32_t
)0x00080000)

	)

6195 
	#RTC_TSTR_MNT
 ((
ut32_t
)0x00007000)

	)

6196 
	#RTC_TSTR_MNT_0
 ((
ut32_t
)0x00001000)

	)

6197 
	#RTC_TSTR_MNT_1
 ((
ut32_t
)0x00002000)

	)

6198 
	#RTC_TSTR_MNT_2
 ((
ut32_t
)0x00004000)

	)

6199 
	#RTC_TSTR_MNU
 ((
ut32_t
)0x00000F00)

	)

6200 
	#RTC_TSTR_MNU_0
 ((
ut32_t
)0x00000100)

	)

6201 
	#RTC_TSTR_MNU_1
 ((
ut32_t
)0x00000200)

	)

6202 
	#RTC_TSTR_MNU_2
 ((
ut32_t
)0x00000400)

	)

6203 
	#RTC_TSTR_MNU_3
 ((
ut32_t
)0x00000800)

	)

6204 
	#RTC_TSTR_ST
 ((
ut32_t
)0x00000070)

	)

6205 
	#RTC_TSTR_ST_0
 ((
ut32_t
)0x00000010)

	)

6206 
	#RTC_TSTR_ST_1
 ((
ut32_t
)0x00000020)

	)

6207 
	#RTC_TSTR_ST_2
 ((
ut32_t
)0x00000040)

	)

6208 
	#RTC_TSTR_SU
 ((
ut32_t
)0x0000000F)

	)

6209 
	#RTC_TSTR_SU_0
 ((
ut32_t
)0x00000001)

	)

6210 
	#RTC_TSTR_SU_1
 ((
ut32_t
)0x00000002)

	)

6211 
	#RTC_TSTR_SU_2
 ((
ut32_t
)0x00000004)

	)

6212 
	#RTC_TSTR_SU_3
 ((
ut32_t
)0x00000008)

	)

6215 
	#RTC_TSDR_WDU
 ((
ut32_t
)0x0000E000)

	)

6216 
	#RTC_TSDR_WDU_0
 ((
ut32_t
)0x00002000)

	)

6217 
	#RTC_TSDR_WDU_1
 ((
ut32_t
)0x00004000)

	)

6218 
	#RTC_TSDR_WDU_2
 ((
ut32_t
)0x00008000)

	)

6219 
	#RTC_TSDR_MT
 ((
ut32_t
)0x00001000)

	)

6220 
	#RTC_TSDR_MU
 ((
ut32_t
)0x00000F00)

	)

6221 
	#RTC_TSDR_MU_0
 ((
ut32_t
)0x00000100)

	)

6222 
	#RTC_TSDR_MU_1
 ((
ut32_t
)0x00000200)

	)

6223 
	#RTC_TSDR_MU_2
 ((
ut32_t
)0x00000400)

	)

6224 
	#RTC_TSDR_MU_3
 ((
ut32_t
)0x00000800)

	)

6225 
	#RTC_TSDR_DT
 ((
ut32_t
)0x00000030)

	)

6226 
	#RTC_TSDR_DT_0
 ((
ut32_t
)0x00000010)

	)

6227 
	#RTC_TSDR_DT_1
 ((
ut32_t
)0x00000020)

	)

6228 
	#RTC_TSDR_DU
 ((
ut32_t
)0x0000000F)

	)

6229 
	#RTC_TSDR_DU_0
 ((
ut32_t
)0x00000001)

	)

6230 
	#RTC_TSDR_DU_1
 ((
ut32_t
)0x00000002)

	)

6231 
	#RTC_TSDR_DU_2
 ((
ut32_t
)0x00000004)

	)

6232 
	#RTC_TSDR_DU_3
 ((
ut32_t
)0x00000008)

	)

6235 
	#RTC_TSSSR_SS
 ((
ut32_t
)0x0000FFFF)

	)

6238 
	#RTC_CALR_CALP
 ((
ut32_t
)0x00008000)

	)

6239 
	#RTC_CALR_CALW8
 ((
ut32_t
)0x00004000)

	)

6240 
	#RTC_CALR_CALW16
 ((
ut32_t
)0x00002000)

	)

6241 
	#RTC_CALR_CALM
 ((
ut32_t
)0x000001FF)

	)

6242 
	#RTC_CALR_CALM_0
 ((
ut32_t
)0x00000001)

	)

6243 
	#RTC_CALR_CALM_1
 ((
ut32_t
)0x00000002)

	)

6244 
	#RTC_CALR_CALM_2
 ((
ut32_t
)0x00000004)

	)

6245 
	#RTC_CALR_CALM_3
 ((
ut32_t
)0x00000008)

	)

6246 
	#RTC_CALR_CALM_4
 ((
ut32_t
)0x00000010)

	)

6247 
	#RTC_CALR_CALM_5
 ((
ut32_t
)0x00000020)

	)

6248 
	#RTC_CALR_CALM_6
 ((
ut32_t
)0x00000040)

	)

6249 
	#RTC_CALR_CALM_7
 ((
ut32_t
)0x00000080)

	)

6250 
	#RTC_CALR_CALM_8
 ((
ut32_t
)0x00000100)

	)

6253 
	#RTC_TAFCR_ALARMOUTTYPE
 ((
ut32_t
)0x00040000)

	)

6254 
	#RTC_TAFCR_TSINSEL
 ((
ut32_t
)0x00020000)

	)

6255 
	#RTC_TAFCR_TAMPINSEL
 ((
ut32_t
)0x00010000)

	)

6256 
	#RTC_TAFCR_TAMPPUDIS
 ((
ut32_t
)0x00008000)

	)

6257 
	#RTC_TAFCR_TAMPPRCH
 ((
ut32_t
)0x00006000)

	)

6258 
	#RTC_TAFCR_TAMPPRCH_0
 ((
ut32_t
)0x00002000)

	)

6259 
	#RTC_TAFCR_TAMPPRCH_1
 ((
ut32_t
)0x00004000)

	)

6260 
	#RTC_TAFCR_TAMPFLT
 ((
ut32_t
)0x00001800)

	)

6261 
	#RTC_TAFCR_TAMPFLT_0
 ((
ut32_t
)0x00000800)

	)

6262 
	#RTC_TAFCR_TAMPFLT_1
 ((
ut32_t
)0x00001000)

	)

6263 
	#RTC_TAFCR_TAMPFREQ
 ((
ut32_t
)0x00000700)

	)

6264 
	#RTC_TAFCR_TAMPFREQ_0
 ((
ut32_t
)0x00000100)

	)

6265 
	#RTC_TAFCR_TAMPFREQ_1
 ((
ut32_t
)0x00000200)

	)

6266 
	#RTC_TAFCR_TAMPFREQ_2
 ((
ut32_t
)0x00000400)

	)

6267 
	#RTC_TAFCR_TAMPTS
 ((
ut32_t
)0x00000080)

	)

6268 
	#RTC_TAFCR_TAMP2TRG
 ((
ut32_t
)0x00000010)

	)

6269 
	#RTC_TAFCR_TAMP2E
 ((
ut32_t
)0x00000008)

	)

6270 
	#RTC_TAFCR_TAMPIE
 ((
ut32_t
)0x00000004)

	)

6271 
	#RTC_TAFCR_TAMP1TRG
 ((
ut32_t
)0x00000002)

	)

6272 
	#RTC_TAFCR_TAMP1E
 ((
ut32_t
)0x00000001)

	)

6275 
	#RTC_ALRMASSR_MASKSS
 ((
ut32_t
)0x0F000000)

	)

6276 
	#RTC_ALRMASSR_MASKSS_0
 ((
ut32_t
)0x01000000)

	)

6277 
	#RTC_ALRMASSR_MASKSS_1
 ((
ut32_t
)0x02000000)

	)

6278 
	#RTC_ALRMASSR_MASKSS_2
 ((
ut32_t
)0x04000000)

	)

6279 
	#RTC_ALRMASSR_MASKSS_3
 ((
ut32_t
)0x08000000)

	)

6280 
	#RTC_ALRMASSR_SS
 ((
ut32_t
)0x00007FFF)

	)

6283 
	#RTC_ALRMBSSR_MASKSS
 ((
ut32_t
)0x0F000000)

	)

6284 
	#RTC_ALRMBSSR_MASKSS_0
 ((
ut32_t
)0x01000000)

	)

6285 
	#RTC_ALRMBSSR_MASKSS_1
 ((
ut32_t
)0x02000000)

	)

6286 
	#RTC_ALRMBSSR_MASKSS_2
 ((
ut32_t
)0x04000000)

	)

6287 
	#RTC_ALRMBSSR_MASKSS_3
 ((
ut32_t
)0x08000000)

	)

6288 
	#RTC_ALRMBSSR_SS
 ((
ut32_t
)0x00007FFF)

	)

6291 
	#RTC_BKP0R
 ((
ut32_t
)0xFFFFFFFF)

	)

6294 
	#RTC_BKP1R
 ((
ut32_t
)0xFFFFFFFF)

	)

6297 
	#RTC_BKP2R
 ((
ut32_t
)0xFFFFFFFF)

	)

6300 
	#RTC_BKP3R
 ((
ut32_t
)0xFFFFFFFF)

	)

6303 
	#RTC_BKP4R
 ((
ut32_t
)0xFFFFFFFF)

	)

6306 
	#RTC_BKP5R
 ((
ut32_t
)0xFFFFFFFF)

	)

6309 
	#RTC_BKP6R
 ((
ut32_t
)0xFFFFFFFF)

	)

6312 
	#RTC_BKP7R
 ((
ut32_t
)0xFFFFFFFF)

	)

6315 
	#RTC_BKP8R
 ((
ut32_t
)0xFFFFFFFF)

	)

6318 
	#RTC_BKP9R
 ((
ut32_t
)0xFFFFFFFF)

	)

6321 
	#RTC_BKP10R
 ((
ut32_t
)0xFFFFFFFF)

	)

6324 
	#RTC_BKP11R
 ((
ut32_t
)0xFFFFFFFF)

	)

6327 
	#RTC_BKP12R
 ((
ut32_t
)0xFFFFFFFF)

	)

6330 
	#RTC_BKP13R
 ((
ut32_t
)0xFFFFFFFF)

	)

6333 
	#RTC_BKP14R
 ((
ut32_t
)0xFFFFFFFF)

	)

6336 
	#RTC_BKP15R
 ((
ut32_t
)0xFFFFFFFF)

	)

6339 
	#RTC_BKP16R
 ((
ut32_t
)0xFFFFFFFF)

	)

6342 
	#RTC_BKP17R
 ((
ut32_t
)0xFFFFFFFF)

	)

6345 
	#RTC_BKP18R
 ((
ut32_t
)0xFFFFFFFF)

	)

6348 
	#RTC_BKP19R
 ((
ut32_t
)0xFFFFFFFF)

	)

6356 
	#SAI_GCR_SYNCIN
 ((
ut32_t
)0x00000003

	)

6357 
	#SAI_GCR_SYNCIN_0
 ((
ut32_t
)0x00000001

	)

6358 
	#SAI_GCR_SYNCIN_1
 ((
ut32_t
)0x00000002

	)

6360 
	#SAI_GCR_SYNCOUT
 ((
ut32_t
)0x00000030

	)

6361 
	#SAI_GCR_SYNCOUT_0
 ((
ut32_t
)0x00000010

	)

6362 
	#SAI_GCR_SYNCOUT_1
 ((
ut32_t
)0x00000020

	)

6365 
	#SAI_xCR1_MODE
 ((
ut32_t
)0x00000003

	)

6366 
	#SAI_xCR1_MODE_0
 ((
ut32_t
)0x00000001

	)

6367 
	#SAI_xCR1_MODE_1
 ((
ut32_t
)0x00000002

	)

6369 
	#SAI_xCR1_PRTCFG
 ((
ut32_t
)0x0000000C

	)

6370 
	#SAI_xCR1_PRTCFG_0
 ((
ut32_t
)0x00000004

	)

6371 
	#SAI_xCR1_PRTCFG_1
 ((
ut32_t
)0x00000008

	)

6373 
	#SAI_xCR1_DS
 ((
ut32_t
)0x000000E0

	)

6374 
	#SAI_xCR1_DS_0
 ((
ut32_t
)0x00000020

	)

6375 
	#SAI_xCR1_DS_1
 ((
ut32_t
)0x00000040

	)

6376 
	#SAI_xCR1_DS_2
 ((
ut32_t
)0x00000080

	)

6378 
	#SAI_xCR1_LSBFIRST
 ((
ut32_t
)0x00000100

	)

6379 
	#SAI_xCR1_CKSTR
 ((
ut32_t
)0x00000200

	)

6381 
	#SAI_xCR1_SYNCEN
 ((
ut32_t
)0x00000C00

	)

6382 
	#SAI_xCR1_SYNCEN_0
 ((
ut32_t
)0x00000400

	)

6383 
	#SAI_xCR1_SYNCEN_1
 ((
ut32_t
)0x00000800

	)

6385 
	#SAI_xCR1_MONO
 ((
ut32_t
)0x00001000

	)

6386 
	#SAI_xCR1_OUTDRIV
 ((
ut32_t
)0x00002000

	)

6387 
	#SAI_xCR1_SAIEN
 ((
ut32_t
)0x00010000

	)

6388 
	#SAI_xCR1_DMAEN
 ((
ut32_t
)0x00020000

	)

6389 
	#SAI_xCR1_NODIV
 ((
ut32_t
)0x00080000

	)

6391 
	#SAI_xCR1_MCKDIV
 ((
ut32_t
)0x00F00000

	)

6392 
	#SAI_xCR1_MCKDIV_0
 ((
ut32_t
)0x00100000

	)

6393 
	#SAI_xCR1_MCKDIV_1
 ((
ut32_t
)0x00200000

	)

6394 
	#SAI_xCR1_MCKDIV_2
 ((
ut32_t
)0x00400000

	)

6395 
	#SAI_xCR1_MCKDIV_3
 ((
ut32_t
)0x00800000

	)

6398 
	#SAI_xCR2_FTH
 ((
ut32_t
)0x00000007

	)

6399 
	#SAI_xCR2_FTH_0
 ((
ut32_t
)0x00000001

	)

6400 
	#SAI_xCR2_FTH_1
 ((
ut32_t
)0x00000002

	)

6401 
	#SAI_xCR2_FTH_2
 ((
ut32_t
)0x00000004

	)

6403 
	#SAI_xCR2_FFLUSH
 ((
ut32_t
)0x00000008

	)

6404 
	#SAI_xCR2_TRIS
 ((
ut32_t
)0x00000010

	)

6405 
	#SAI_xCR2_MUTE
 ((
ut32_t
)0x00000020

	)

6406 
	#SAI_xCR2_MUTEVAL
 ((
ut32_t
)0x00000040

	)

6408 
	#SAI_xCR2_MUTECNT
 ((
ut32_t
)0x00001F80

	)

6409 
	#SAI_xCR2_MUTECNT_0
 ((
ut32_t
)0x00000080

	)

6410 
	#SAI_xCR2_MUTECNT_1
 ((
ut32_t
)0x00000100

	)

6411 
	#SAI_xCR2_MUTECNT_2
 ((
ut32_t
)0x00000200

	)

6412 
	#SAI_xCR2_MUTECNT_3
 ((
ut32_t
)0x00000400

	)

6413 
	#SAI_xCR2_MUTECNT_4
 ((
ut32_t
)0x00000800

	)

6414 
	#SAI_xCR2_MUTECNT_5
 ((
ut32_t
)0x00001000

	)

6416 
	#SAI_xCR2_CPL
 ((
ut32_t
)0x00080000

	)

6418 
	#SAI_xCR2_COMP
 ((
ut32_t
)0x0000C000

	)

6419 
	#SAI_xCR2_COMP_0
 ((
ut32_t
)0x00004000

	)

6420 
	#SAI_xCR2_COMP_1
 ((
ut32_t
)0x00008000

	)

6423 
	#SAI_xFRCR_FRL
 ((
ut32_t
)0x000000FF

	)

6424 
	#SAI_xFRCR_FRL_0
 ((
ut32_t
)0x00000001

	)

6425 
	#SAI_xFRCR_FRL_1
 ((
ut32_t
)0x00000002

	)

6426 
	#SAI_xFRCR_FRL_2
 ((
ut32_t
)0x00000004

	)

6427 
	#SAI_xFRCR_FRL_3
 ((
ut32_t
)0x00000008

	)

6428 
	#SAI_xFRCR_FRL_4
 ((
ut32_t
)0x00000010

	)

6429 
	#SAI_xFRCR_FRL_5
 ((
ut32_t
)0x00000020

	)

6430 
	#SAI_xFRCR_FRL_6
 ((
ut32_t
)0x00000040

	)

6431 
	#SAI_xFRCR_FRL_7
 ((
ut32_t
)0x00000080

	)

6433 
	#SAI_xFRCR_FSALL
 ((
ut32_t
)0x00007F00

	)

6434 
	#SAI_xFRCR_FSALL_0
 ((
ut32_t
)0x00000100

	)

6435 
	#SAI_xFRCR_FSALL_1
 ((
ut32_t
)0x00000200

	)

6436 
	#SAI_xFRCR_FSALL_2
 ((
ut32_t
)0x00000400

	)

6437 
	#SAI_xFRCR_FSALL_3
 ((
ut32_t
)0x00000800

	)

6438 
	#SAI_xFRCR_FSALL_4
 ((
ut32_t
)0x00001000

	)

6439 
	#SAI_xFRCR_FSALL_5
 ((
ut32_t
)0x00002000

	)

6440 
	#SAI_xFRCR_FSALL_6
 ((
ut32_t
)0x00004000

	)

6442 
	#SAI_xFRCR_FSDEF
 ((
ut32_t
)0x00010000

	)

6443 
	#SAI_xFRCR_FSPO
 ((
ut32_t
)0x00020000

	)

6444 
	#SAI_xFRCR_FSOFF
 ((
ut32_t
)0x00040000

	)

6447 
	#SAI_xSLOTR_FBOFF
 ((
ut32_t
)0x0000001F

	)

6448 
	#SAI_xSLOTR_FBOFF_0
 ((
ut32_t
)0x00000001

	)

6449 
	#SAI_xSLOTR_FBOFF_1
 ((
ut32_t
)0x00000002

	)

6450 
	#SAI_xSLOTR_FBOFF_2
 ((
ut32_t
)0x00000004

	)

6451 
	#SAI_xSLOTR_FBOFF_3
 ((
ut32_t
)0x00000008

	)

6452 
	#SAI_xSLOTR_FBOFF_4
 ((
ut32_t
)0x00000010

	)

6454 
	#SAI_xSLOTR_SLOTSZ
 ((
ut32_t
)0x000000C0

	)

6455 
	#SAI_xSLOTR_SLOTSZ_0
 ((
ut32_t
)0x00000040

	)

6456 
	#SAI_xSLOTR_SLOTSZ_1
 ((
ut32_t
)0x00000080

	)

6458 
	#SAI_xSLOTR_NBSLOT
 ((
ut32_t
)0x00000F00

	)

6459 
	#SAI_xSLOTR_NBSLOT_0
 ((
ut32_t
)0x00000100

	)

6460 
	#SAI_xSLOTR_NBSLOT_1
 ((
ut32_t
)0x00000200

	)

6461 
	#SAI_xSLOTR_NBSLOT_2
 ((
ut32_t
)0x00000400

	)

6462 
	#SAI_xSLOTR_NBSLOT_3
 ((
ut32_t
)0x00000800

	)

6464 
	#SAI_xSLOTR_SLOTEN
 ((
ut32_t
)0xFFFF0000

	)

6467 
	#SAI_xIMR_OVRUDRIE
 ((
ut32_t
)0x00000001

	)

6468 
	#SAI_xIMR_MUTEDETIE
 ((
ut32_t
)0x00000002

	)

6469 
	#SAI_xIMR_WCKCFGIE
 ((
ut32_t
)0x00000004

	)

6470 
	#SAI_xIMR_FREQIE
 ((
ut32_t
)0x00000008

	)

6471 
	#SAI_xIMR_CNRDYIE
 ((
ut32_t
)0x00000010

	)

6472 
	#SAI_xIMR_AFSDETIE
 ((
ut32_t
)0x00000020

	)

6473 
	#SAI_xIMR_LFSDETIE
 ((
ut32_t
)0x00000040

	)

6476 
	#SAI_xSR_OVRUDR
 ((
ut32_t
)0x00000001

	)

6477 
	#SAI_xSR_MUTEDET
 ((
ut32_t
)0x00000002

	)

6478 
	#SAI_xSR_WCKCFG
 ((
ut32_t
)0x00000004

	)

6479 
	#SAI_xSR_FREQ
 ((
ut32_t
)0x00000008

	)

6480 
	#SAI_xSR_CNRDY
 ((
ut32_t
)0x00000010

	)

6481 
	#SAI_xSR_AFSDET
 ((
ut32_t
)0x00000020

	)

6482 
	#SAI_xSR_LFSDET
 ((
ut32_t
)0x00000040

	)

6484 
	#SAI_xSR_FLVL
 ((
ut32_t
)0x00070000

	)

6485 
	#SAI_xSR_FLVL_0
 ((
ut32_t
)0x00010000

	)

6486 
	#SAI_xSR_FLVL_1
 ((
ut32_t
)0x00020000

	)

6487 
	#SAI_xSR_FLVL_2
 ((
ut32_t
)0x00040000

	)

6490 
	#SAI_xCLRFR_COVRUDR
 ((
ut32_t
)0x00000001

	)

6491 
	#SAI_xCLRFR_CMUTEDET
 ((
ut32_t
)0x00000002

	)

6492 
	#SAI_xCLRFR_CWCKCFG
 ((
ut32_t
)0x00000004

	)

6493 
	#SAI_xCLRFR_CFREQ
 ((
ut32_t
)0x00000008

	)

6494 
	#SAI_xCLRFR_CCNRDY
 ((
ut32_t
)0x00000010

	)

6495 
	#SAI_xCLRFR_CAFSDET
 ((
ut32_t
)0x00000020

	)

6496 
	#SAI_xCLRFR_CLFSDET
 ((
ut32_t
)0x00000040

	)

6499 
	#SAI_xDR_DATA
 ((
ut32_t
)0xFFFFFFFF)

	)

6508 
	#SDIO_POWER_PWRCTRL
 ((
ut32_t
)0x03

	)

6509 
	#SDIO_POWER_PWRCTRL_0
 ((
ut32_t
)0x01

	)

6510 
	#SDIO_POWER_PWRCTRL_1
 ((
ut32_t
)0x02

	)

6513 
	#SDIO_CLKCR_CLKDIV
 ((
ut32_t
)0x00FF

	)

6514 
	#SDIO_CLKCR_CLKEN
 ((
ut32_t
)0x0100

	)

6515 
	#SDIO_CLKCR_PWRSAV
 ((
ut32_t
)0x0200

	)

6516 
	#SDIO_CLKCR_BYPASS
 ((
ut32_t
)0x0400

	)

6518 
	#SDIO_CLKCR_WIDBUS
 ((
ut32_t
)0x1800

	)

6519 
	#SDIO_CLKCR_WIDBUS_0
 ((
ut32_t
)0x0800

	)

6520 
	#SDIO_CLKCR_WIDBUS_1
 ((
ut32_t
)0x1000

	)

6522 
	#SDIO_CLKCR_NEGEDGE
 ((
ut32_t
)0x2000

	)

6523 
	#SDIO_CLKCR_HWFC_EN
 ((
ut32_t
)0x4000

	)

6526 
	#SDIO_ARG_CMDARG
 ((
ut32_t
)0xFFFFFFFF

	)

6529 
	#SDIO_CMD_CMDINDEX
 ((
ut32_t
)0x003F

	)

6531 
	#SDIO_CMD_WAITRESP
 ((
ut32_t
)0x00C0

	)

6532 
	#SDIO_CMD_WAITRESP_0
 ((
ut32_t
)0x0040

	)

6533 
	#SDIO_CMD_WAITRESP_1
 ((
ut32_t
)0x0080

	)

6535 
	#SDIO_CMD_WAITINT
 ((
ut32_t
)0x0100

	)

6536 
	#SDIO_CMD_WAITPEND
 ((
ut32_t
)0x0200

	)

6537 
	#SDIO_CMD_CPSMEN
 ((
ut32_t
)0x0400

	)

6538 
	#SDIO_CMD_SDIOSUSPEND
 ((
ut32_t
)0x0800

	)

6539 
	#SDIO_CMD_ENCMDCOMPL
 ((
ut32_t
)0x1000

	)

6540 
	#SDIO_CMD_NIEN
 ((
ut32_t
)0x2000

	)

6541 
	#SDIO_CMD_CEATACMD
 ((
ut32_t
)0x4000

	)

6544 
	#SDIO_RESPCMD_RESPCMD
 ((
ut32_t
)0x3F

	)

6547 
	#SDIO_RESP0_CARDSTATUS0
 ((
ut32_t
)0xFFFFFFFF

	)

6550 
	#SDIO_RESP1_CARDSTATUS1
 ((
ut32_t
)0xFFFFFFFF

	)

6553 
	#SDIO_RESP2_CARDSTATUS2
 ((
ut32_t
)0xFFFFFFFF

	)

6556 
	#SDIO_RESP3_CARDSTATUS3
 ((
ut32_t
)0xFFFFFFFF

	)

6559 
	#SDIO_RESP4_CARDSTATUS4
 ((
ut32_t
)0xFFFFFFFF

	)

6562 
	#SDIO_DTIMER_DATATIME
 ((
ut32_t
)0xFFFFFFFF

	)

6565 
	#SDIO_DLEN_DATALENGTH
 ((
ut32_t
)0x01FFFFFF

	)

6568 
	#SDIO_DCTRL_DTEN
 ((
ut32_t
)0x0001

	)

6569 
	#SDIO_DCTRL_DTDIR
 ((
ut32_t
)0x0002

	)

6570 
	#SDIO_DCTRL_DTMODE
 ((
ut32_t
)0x0004

	)

6571 
	#SDIO_DCTRL_DMAEN
 ((
ut32_t
)0x0008

	)

6573 
	#SDIO_DCTRL_DBLOCKSIZE
 ((
ut32_t
)0x00F0

	)

6574 
	#SDIO_DCTRL_DBLOCKSIZE_0
 ((
ut32_t
)0x0010

	)

6575 
	#SDIO_DCTRL_DBLOCKSIZE_1
 ((
ut32_t
)0x0020

	)

6576 
	#SDIO_DCTRL_DBLOCKSIZE_2
 ((
ut32_t
)0x0040

	)

6577 
	#SDIO_DCTRL_DBLOCKSIZE_3
 ((
ut32_t
)0x0080

	)

6579 
	#SDIO_DCTRL_RWSTART
 ((
ut32_t
)0x0100

	)

6580 
	#SDIO_DCTRL_RWSTOP
 ((
ut32_t
)0x0200

	)

6581 
	#SDIO_DCTRL_RWMOD
 ((
ut32_t
)0x0400

	)

6582 
	#SDIO_DCTRL_SDIOEN
 ((
ut32_t
)0x0800

	)

6585 
	#SDIO_DCOUNT_DATACOUNT
 ((
ut32_t
)0x01FFFFFF

	)

6588 
	#SDIO_STA_CCRCFAIL
 ((
ut32_t
)0x00000001

	)

6589 
	#SDIO_STA_DCRCFAIL
 ((
ut32_t
)0x00000002

	)

6590 
	#SDIO_STA_CTIMEOUT
 ((
ut32_t
)0x00000004

	)

6591 
	#SDIO_STA_DTIMEOUT
 ((
ut32_t
)0x00000008

	)

6592 
	#SDIO_STA_TXUNDERR
 ((
ut32_t
)0x00000010

	)

6593 
	#SDIO_STA_RXOVERR
 ((
ut32_t
)0x00000020

	)

6594 
	#SDIO_STA_CMDREND
 ((
ut32_t
)0x00000040

	)

6595 
	#SDIO_STA_CMDSENT
 ((
ut32_t
)0x00000080

	)

6596 
	#SDIO_STA_DATAEND
 ((
ut32_t
)0x00000100

	)

6597 
	#SDIO_STA_STBITERR
 ((
ut32_t
)0x00000200

	)

6598 
	#SDIO_STA_DBCKEND
 ((
ut32_t
)0x00000400

	)

6599 
	#SDIO_STA_CMDACT
 ((
ut32_t
)0x00000800

	)

6600 
	#SDIO_STA_TXACT
 ((
ut32_t
)0x00001000

	)

6601 
	#SDIO_STA_RXACT
 ((
ut32_t
)0x00002000

	)

6602 
	#SDIO_STA_TXFIFOHE
 ((
ut32_t
)0x00004000

	)

6603 
	#SDIO_STA_RXFIFOHF
 ((
ut32_t
)0x00008000

	)

6604 
	#SDIO_STA_TXFIFOF
 ((
ut32_t
)0x00010000

	)

6605 
	#SDIO_STA_RXFIFOF
 ((
ut32_t
)0x00020000

	)

6606 
	#SDIO_STA_TXFIFOE
 ((
ut32_t
)0x00040000

	)

6607 
	#SDIO_STA_RXFIFOE
 ((
ut32_t
)0x00080000

	)

6608 
	#SDIO_STA_TXDAVL
 ((
ut32_t
)0x00100000

	)

6609 
	#SDIO_STA_RXDAVL
 ((
ut32_t
)0x00200000

	)

6610 
	#SDIO_STA_SDIOIT
 ((
ut32_t
)0x00400000

	)

6611 
	#SDIO_STA_CEATAEND
 ((
ut32_t
)0x00800000

	)

6614 
	#SDIO_ICR_CCRCFAILC
 ((
ut32_t
)0x00000001

	)

6615 
	#SDIO_ICR_DCRCFAILC
 ((
ut32_t
)0x00000002

	)

6616 
	#SDIO_ICR_CTIMEOUTC
 ((
ut32_t
)0x00000004

	)

6617 
	#SDIO_ICR_DTIMEOUTC
 ((
ut32_t
)0x00000008

	)

6618 
	#SDIO_ICR_TXUNDERRC
 ((
ut32_t
)0x00000010

	)

6619 
	#SDIO_ICR_RXOVERRC
 ((
ut32_t
)0x00000020

	)

6620 
	#SDIO_ICR_CMDRENDC
 ((
ut32_t
)0x00000040

	)

6621 
	#SDIO_ICR_CMDSENTC
 ((
ut32_t
)0x00000080

	)

6622 
	#SDIO_ICR_DATAENDC
 ((
ut32_t
)0x00000100

	)

6623 
	#SDIO_ICR_STBITERRC
 ((
ut32_t
)0x00000200

	)

6624 
	#SDIO_ICR_DBCKENDC
 ((
ut32_t
)0x00000400

	)

6625 
	#SDIO_ICR_SDIOITC
 ((
ut32_t
)0x00400000

	)

6626 
	#SDIO_ICR_CEATAENDC
 ((
ut32_t
)0x00800000

	)

6629 
	#SDIO_MASK_CCRCFAILIE
 ((
ut32_t
)0x00000001

	)

6630 
	#SDIO_MASK_DCRCFAILIE
 ((
ut32_t
)0x00000002

	)

6631 
	#SDIO_MASK_CTIMEOUTIE
 ((
ut32_t
)0x00000004

	)

6632 
	#SDIO_MASK_DTIMEOUTIE
 ((
ut32_t
)0x00000008

	)

6633 
	#SDIO_MASK_TXUNDERRIE
 ((
ut32_t
)0x00000010

	)

6634 
	#SDIO_MASK_RXOVERRIE
 ((
ut32_t
)0x00000020

	)

6635 
	#SDIO_MASK_CMDRENDIE
 ((
ut32_t
)0x00000040

	)

6636 
	#SDIO_MASK_CMDSENTIE
 ((
ut32_t
)0x00000080

	)

6637 
	#SDIO_MASK_DATAENDIE
 ((
ut32_t
)0x00000100

	)

6638 
	#SDIO_MASK_STBITERRIE
 ((
ut32_t
)0x00000200

	)

6639 
	#SDIO_MASK_DBCKENDIE
 ((
ut32_t
)0x00000400

	)

6640 
	#SDIO_MASK_CMDACTIE
 ((
ut32_t
)0x00000800

	)

6641 
	#SDIO_MASK_TXACTIE
 ((
ut32_t
)0x00001000

	)

6642 
	#SDIO_MASK_RXACTIE
 ((
ut32_t
)0x00002000

	)

6643 
	#SDIO_MASK_TXFIFOHEIE
 ((
ut32_t
)0x00004000

	)

6644 
	#SDIO_MASK_RXFIFOHFIE
 ((
ut32_t
)0x00008000

	)

6645 
	#SDIO_MASK_TXFIFOFIE
 ((
ut32_t
)0x00010000

	)

6646 
	#SDIO_MASK_RXFIFOFIE
 ((
ut32_t
)0x00020000

	)

6647 
	#SDIO_MASK_TXFIFOEIE
 ((
ut32_t
)0x00040000

	)

6648 
	#SDIO_MASK_RXFIFOEIE
 ((
ut32_t
)0x00080000

	)

6649 
	#SDIO_MASK_TXDAVLIE
 ((
ut32_t
)0x00100000

	)

6650 
	#SDIO_MASK_RXDAVLIE
 ((
ut32_t
)0x00200000

	)

6651 
	#SDIO_MASK_SDIOITIE
 ((
ut32_t
)0x00400000

	)

6652 
	#SDIO_MASK_CEATAENDIE
 ((
ut32_t
)0x00800000

	)

6655 
	#SDIO_FIFOCNT_FIFOCOUNT
 ((
ut32_t
)0x00FFFFFF

	)

6658 
	#SDIO_FIFO_FIFODATA
 ((
ut32_t
)0xFFFFFFFF

	)

6666 
	#SPI_CR1_CPHA
 ((
ut32_t
)0x00000001

	)

6667 
	#SPI_CR1_CPOL
 ((
ut32_t
)0x00000002

	)

6668 
	#SPI_CR1_MSTR
 ((
ut32_t
)0x00000004

	)

6670 
	#SPI_CR1_BR
 ((
ut32_t
)0x00000038

	)

6671 
	#SPI_CR1_BR_0
 ((
ut32_t
)0x00000008

	)

6672 
	#SPI_CR1_BR_1
 ((
ut32_t
)0x00000010

	)

6673 
	#SPI_CR1_BR_2
 ((
ut32_t
)0x00000020

	)

6675 
	#SPI_CR1_SPE
 ((
ut32_t
)0x00000040

	)

6676 
	#SPI_CR1_LSBFIRST
 ((
ut32_t
)0x00000080

	)

6677 
	#SPI_CR1_SSI
 ((
ut32_t
)0x00000100

	)

6678 
	#SPI_CR1_SSM
 ((
ut32_t
)0x00000200

	)

6679 
	#SPI_CR1_RXONLY
 ((
ut32_t
)0x00000400

	)

6680 
	#SPI_CR1_DFF
 ((
ut32_t
)0x00000800

	)

6681 
	#SPI_CR1_CRCNEXT
 ((
ut32_t
)0x00001000

	)

6682 
	#SPI_CR1_CRCEN
 ((
ut32_t
)0x00002000

	)

6683 
	#SPI_CR1_BIDIOE
 ((
ut32_t
)0x00004000

	)

6684 
	#SPI_CR1_BIDIMODE
 ((
ut32_t
)0x00008000

	)

6687 
	#SPI_CR2_RXDMAEN
 ((
ut32_t
)0x00000001

	)

6688 
	#SPI_CR2_TXDMAEN
 ((
ut32_t
)0x00000002

	)

6689 
	#SPI_CR2_SSOE
 ((
ut32_t
)0x00000004

	)

6690 
	#SPI_CR2_FRF
 ((
ut32_t
)0x00000010

	)

6691 
	#SPI_CR2_ERRIE
 ((
ut32_t
)0x00000020

	)

6692 
	#SPI_CR2_RXNEIE
 ((
ut32_t
)0x00000040

	)

6693 
	#SPI_CR2_TXEIE
 ((
ut32_t
)0x00000080

	)

6696 
	#SPI_SR_RXNE
 ((
ut32_t
)0x00000001

	)

6697 
	#SPI_SR_TXE
 ((
ut32_t
)0x00000002

	)

6698 
	#SPI_SR_CHSIDE
 ((
ut32_t
)0x00000004

	)

6699 
	#SPI_SR_UDR
 ((
ut32_t
)0x00000008

	)

6700 
	#SPI_SR_CRCERR
 ((
ut32_t
)0x00000010

	)

6701 
	#SPI_SR_MODF
 ((
ut32_t
)0x00000020

	)

6702 
	#SPI_SR_OVR
 ((
ut32_t
)0x00000040

	)

6703 
	#SPI_SR_BSY
 ((
ut32_t
)0x00000080

	)

6704 
	#SPI_SR_FRE
 ((
ut32_t
)0x00000100

	)

6707 
	#SPI_DR_DR
 ((
ut32_t
)0x0000FFFF

	)

6710 
	#SPI_CRCPR_CRCPOLY
 ((
ut32_t
)0x0000FFFF

	)

6713 
	#SPI_RXCRCR_RXCRC
 ((
ut32_t
)0x0000FFFF

	)

6716 
	#SPI_TXCRCR_TXCRC
 ((
ut32_t
)0x0000FFFF

	)

6719 
	#SPI_I2SCFGR_CHLEN
 ((
ut32_t
)0x00000001

	)

6721 
	#SPI_I2SCFGR_DATLEN
 ((
ut32_t
)0x00000006

	)

6722 
	#SPI_I2SCFGR_DATLEN_0
 ((
ut32_t
)0x00000002

	)

6723 
	#SPI_I2SCFGR_DATLEN_1
 ((
ut32_t
)0x00000004

	)

6725 
	#SPI_I2SCFGR_CKPOL
 ((
ut32_t
)0x00000008

	)

6727 
	#SPI_I2SCFGR_I2SSTD
 ((
ut32_t
)0x00000030

	)

6728 
	#SPI_I2SCFGR_I2SSTD_0
 ((
ut32_t
)0x00000010

	)

6729 
	#SPI_I2SCFGR_I2SSTD_1
 ((
ut32_t
)0x00000020

	)

6731 
	#SPI_I2SCFGR_PCMSYNC
 ((
ut32_t
)0x00000080

	)

6733 
	#SPI_I2SCFGR_I2SCFG
 ((
ut32_t
)0x00000300

	)

6734 
	#SPI_I2SCFGR_I2SCFG_0
 ((
ut32_t
)0x00000100

	)

6735 
	#SPI_I2SCFGR_I2SCFG_1
 ((
ut32_t
)0x00000200

	)

6737 
	#SPI_I2SCFGR_I2SE
 ((
ut32_t
)0x00000400

	)

6738 
	#SPI_I2SCFGR_I2SMOD
 ((
ut32_t
)0x00000800

	)

6741 
	#SPI_I2SPR_I2SDIV
 ((
ut32_t
)0x000000FF

	)

6742 
	#SPI_I2SPR_ODD
 ((
ut32_t
)0x00000100

	)

6743 
	#SPI_I2SPR_MCKOE
 ((
ut32_t
)0x00000200

	)

6751 
	#SYSCFG_MEMRMP_MEM_MODE
 ((
ut32_t
)0x00000007

	)

6752 
	#SYSCFG_MEMRMP_MEM_MODE_0
 ((
ut32_t
)0x00000001)

	)

6753 
	#SYSCFG_MEMRMP_MEM_MODE_1
 ((
ut32_t
)0x00000002)

	)

6754 
	#SYSCFG_MEMRMP_MEM_MODE_2
 ((
ut32_t
)0x00000004)

	)

6756 
	#SYSCFG_MEMRMP_UFB_MODE
 ((
ut32_t
)0x00000100

	)

6757 
	#SYSCFG_SWP_FMC
 ((
ut32_t
)0x00000C00

	)

6760 
	#SYSCFG_PMC_ADCxDC2
 ((
ut32_t
)0x00070000

	)

6761 
	#SYSCFG_PMC_ADC1DC2
 ((
ut32_t
)0x00010000

	)

6762 
	#SYSCFG_PMC_ADC2DC2
 ((
ut32_t
)0x00020000

	)

6763 
	#SYSCFG_PMC_ADC3DC2
 ((
ut32_t
)0x00040000

	)

6765 
	#SYSCFG_PMC_MII_RMII_SEL
 ((
ut32_t
)0x00800000

	)

6767 
	#SYSCFG_PMC_MII_RMII
 
SYSCFG_PMC_MII_RMII_SEL


	)

6770 
	#SYSCFG_EXTICR1_EXTI0
 ((
ut32_t
)0x000F

	)

6771 
	#SYSCFG_EXTICR1_EXTI1
 ((
ut32_t
)0x00F0

	)

6772 
	#SYSCFG_EXTICR1_EXTI2
 ((
ut32_t
)0x0F00

	)

6773 
	#SYSCFG_EXTICR1_EXTI3
 ((
ut32_t
)0xF000

	)

6777 
	#SYSCFG_EXTICR1_EXTI0_PA
 ((
ut32_t
)0x0000

	)

6778 
	#SYSCFG_EXTICR1_EXTI0_PB
 ((
ut32_t
)0x0001

	)

6779 
	#SYSCFG_EXTICR1_EXTI0_PC
 ((
ut32_t
)0x0002

	)

6780 
	#SYSCFG_EXTICR1_EXTI0_PD
 ((
ut32_t
)0x0003

	)

6781 
	#SYSCFG_EXTICR1_EXTI0_PE
 ((
ut32_t
)0x0004

	)

6782 
	#SYSCFG_EXTICR1_EXTI0_PF
 ((
ut32_t
)0x0005

	)

6783 
	#SYSCFG_EXTICR1_EXTI0_PG
 ((
ut32_t
)0x0006

	)

6784 
	#SYSCFG_EXTICR1_EXTI0_PH
 ((
ut32_t
)0x0007

	)

6785 
	#SYSCFG_EXTICR1_EXTI0_PI
 ((
ut32_t
)0x0008

	)

6786 
	#SYSCFG_EXTICR1_EXTI0_PJ
 ((
ut32_t
)0x0009

	)

6787 
	#SYSCFG_EXTICR1_EXTI0_PK
 ((
ut32_t
)0x000A

	)

6792 
	#SYSCFG_EXTICR1_EXTI1_PA
 ((
ut32_t
)0x0000

	)

6793 
	#SYSCFG_EXTICR1_EXTI1_PB
 ((
ut32_t
)0x0010

	)

6794 
	#SYSCFG_EXTICR1_EXTI1_PC
 ((
ut32_t
)0x0020

	)

6795 
	#SYSCFG_EXTICR1_EXTI1_PD
 ((
ut32_t
)0x0030

	)

6796 
	#SYSCFG_EXTICR1_EXTI1_PE
 ((
ut32_t
)0x0040

	)

6797 
	#SYSCFG_EXTICR1_EXTI1_PF
 ((
ut32_t
)0x0050

	)

6798 
	#SYSCFG_EXTICR1_EXTI1_PG
 ((
ut32_t
)0x0060

	)

6799 
	#SYSCFG_EXTICR1_EXTI1_PH
 ((
ut32_t
)0x0070

	)

6800 
	#SYSCFG_EXTICR1_EXTI1_PI
 ((
ut32_t
)0x0080

	)

6801 
	#SYSCFG_EXTICR1_EXTI1_PJ
 ((
ut32_t
)0x0090

	)

6802 
	#SYSCFG_EXTICR1_EXTI1_PK
 ((
ut32_t
)0x00A0

	)

6808 
	#SYSCFG_EXTICR1_EXTI2_PA
 ((
ut32_t
)0x0000

	)

6809 
	#SYSCFG_EXTICR1_EXTI2_PB
 ((
ut32_t
)0x0100

	)

6810 
	#SYSCFG_EXTICR1_EXTI2_PC
 ((
ut32_t
)0x0200

	)

6811 
	#SYSCFG_EXTICR1_EXTI2_PD
 ((
ut32_t
)0x0300

	)

6812 
	#SYSCFG_EXTICR1_EXTI2_PE
 ((
ut32_t
)0x0400

	)

6813 
	#SYSCFG_EXTICR1_EXTI2_PF
 ((
ut32_t
)0x0500

	)

6814 
	#SYSCFG_EXTICR1_EXTI2_PG
 ((
ut32_t
)0x0600

	)

6815 
	#SYSCFG_EXTICR1_EXTI2_PH
 ((
ut32_t
)0x0700

	)

6816 
	#SYSCFG_EXTICR1_EXTI2_PI
 ((
ut32_t
)0x0800

	)

6817 
	#SYSCFG_EXTICR1_EXTI2_PJ
 ((
ut32_t
)0x0900

	)

6818 
	#SYSCFG_EXTICR1_EXTI2_PK
 ((
ut32_t
)0x0A00

	)

6824 
	#SYSCFG_EXTICR1_EXTI3_PA
 ((
ut32_t
)0x0000

	)

6825 
	#SYSCFG_EXTICR1_EXTI3_PB
 ((
ut32_t
)0x1000

	)

6826 
	#SYSCFG_EXTICR1_EXTI3_PC
 ((
ut32_t
)0x2000

	)

6827 
	#SYSCFG_EXTICR1_EXTI3_PD
 ((
ut32_t
)0x3000

	)

6828 
	#SYSCFG_EXTICR1_EXTI3_PE
 ((
ut32_t
)0x4000

	)

6829 
	#SYSCFG_EXTICR1_EXTI3_PF
 ((
ut32_t
)0x5000

	)

6830 
	#SYSCFG_EXTICR1_EXTI3_PG
 ((
ut32_t
)0x6000

	)

6831 
	#SYSCFG_EXTICR1_EXTI3_PH
 ((
ut32_t
)0x7000

	)

6832 
	#SYSCFG_EXTICR1_EXTI3_PI
 ((
ut32_t
)0x8000

	)

6833 
	#SYSCFG_EXTICR1_EXTI3_PJ
 ((
ut32_t
)0x9000

	)

6834 
	#SYSCFG_EXTICR1_EXTI3_PK
 ((
ut32_t
)0xA000

	)

6838 
	#SYSCFG_EXTICR2_EXTI4
 ((
ut32_t
)0x000F

	)

6839 
	#SYSCFG_EXTICR2_EXTI5
 ((
ut32_t
)0x00F0

	)

6840 
	#SYSCFG_EXTICR2_EXTI6
 ((
ut32_t
)0x0F00

	)

6841 
	#SYSCFG_EXTICR2_EXTI7
 ((
ut32_t
)0xF000

	)

6845 
	#SYSCFG_EXTICR2_EXTI4_PA
 ((
ut32_t
)0x0000

	)

6846 
	#SYSCFG_EXTICR2_EXTI4_PB
 ((
ut32_t
)0x0001

	)

6847 
	#SYSCFG_EXTICR2_EXTI4_PC
 ((
ut32_t
)0x0002

	)

6848 
	#SYSCFG_EXTICR2_EXTI4_PD
 ((
ut32_t
)0x0003

	)

6849 
	#SYSCFG_EXTICR2_EXTI4_PE
 ((
ut32_t
)0x0004

	)

6850 
	#SYSCFG_EXTICR2_EXTI4_PF
 ((
ut32_t
)0x0005

	)

6851 
	#SYSCFG_EXTICR2_EXTI4_PG
 ((
ut32_t
)0x0006

	)

6852 
	#SYSCFG_EXTICR2_EXTI4_PH
 ((
ut32_t
)0x0007

	)

6853 
	#SYSCFG_EXTICR2_EXTI4_PI
 ((
ut32_t
)0x0008

	)

6854 
	#SYSCFG_EXTICR2_EXTI4_PJ
 ((
ut32_t
)0x0009

	)

6855 
	#SYSCFG_EXTICR2_EXTI4_PK
 ((
ut32_t
)0x000A

	)

6860 
	#SYSCFG_EXTICR2_EXTI5_PA
 ((
ut32_t
)0x0000

	)

6861 
	#SYSCFG_EXTICR2_EXTI5_PB
 ((
ut32_t
)0x0010

	)

6862 
	#SYSCFG_EXTICR2_EXTI5_PC
 ((
ut32_t
)0x0020

	)

6863 
	#SYSCFG_EXTICR2_EXTI5_PD
 ((
ut32_t
)0x0030

	)

6864 
	#SYSCFG_EXTICR2_EXTI5_PE
 ((
ut32_t
)0x0040

	)

6865 
	#SYSCFG_EXTICR2_EXTI5_PF
 ((
ut32_t
)0x0050

	)

6866 
	#SYSCFG_EXTICR2_EXTI5_PG
 ((
ut32_t
)0x0060

	)

6867 
	#SYSCFG_EXTICR2_EXTI5_PH
 ((
ut32_t
)0x0070

	)

6868 
	#SYSCFG_EXTICR2_EXTI5_PI
 ((
ut32_t
)0x0080

	)

6869 
	#SYSCFG_EXTICR2_EXTI5_PJ
 ((
ut32_t
)0x0090

	)

6870 
	#SYSCFG_EXTICR2_EXTI5_PK
 ((
ut32_t
)0x00A0

	)

6875 
	#SYSCFG_EXTICR2_EXTI6_PA
 ((
ut32_t
)0x0000

	)

6876 
	#SYSCFG_EXTICR2_EXTI6_PB
 ((
ut32_t
)0x0100

	)

6877 
	#SYSCFG_EXTICR2_EXTI6_PC
 ((
ut32_t
)0x0200

	)

6878 
	#SYSCFG_EXTICR2_EXTI6_PD
 ((
ut32_t
)0x0300

	)

6879 
	#SYSCFG_EXTICR2_EXTI6_PE
 ((
ut32_t
)0x0400

	)

6880 
	#SYSCFG_EXTICR2_EXTI6_PF
 ((
ut32_t
)0x0500

	)

6881 
	#SYSCFG_EXTICR2_EXTI6_PG
 ((
ut32_t
)0x0600

	)

6882 
	#SYSCFG_EXTICR2_EXTI6_PH
 ((
ut32_t
)0x0700

	)

6883 
	#SYSCFG_EXTICR2_EXTI6_PI
 ((
ut32_t
)0x0800

	)

6884 
	#SYSCFG_EXTICR2_EXTI6_PJ
 ((
ut32_t
)0x0900

	)

6885 
	#SYSCFG_EXTICR2_EXTI6_PK
 ((
ut32_t
)0x0A00

	)

6891 
	#SYSCFG_EXTICR2_EXTI7_PA
 ((
ut32_t
)0x0000

	)

6892 
	#SYSCFG_EXTICR2_EXTI7_PB
 ((
ut32_t
)0x1000

	)

6893 
	#SYSCFG_EXTICR2_EXTI7_PC
 ((
ut32_t
)0x2000

	)

6894 
	#SYSCFG_EXTICR2_EXTI7_PD
 ((
ut32_t
)0x3000

	)

6895 
	#SYSCFG_EXTICR2_EXTI7_PE
 ((
ut32_t
)0x4000

	)

6896 
	#SYSCFG_EXTICR2_EXTI7_PF
 ((
ut32_t
)0x5000

	)

6897 
	#SYSCFG_EXTICR2_EXTI7_PG
 ((
ut32_t
)0x6000

	)

6898 
	#SYSCFG_EXTICR2_EXTI7_PH
 ((
ut32_t
)0x7000

	)

6899 
	#SYSCFG_EXTICR2_EXTI7_PI
 ((
ut32_t
)0x8000

	)

6900 
	#SYSCFG_EXTICR2_EXTI7_PJ
 ((
ut32_t
)0x9000

	)

6901 
	#SYSCFG_EXTICR2_EXTI7_PK
 ((
ut32_t
)0xA000

	)

6904 
	#SYSCFG_EXTICR3_EXTI8
 ((
ut32_t
)0x000F

	)

6905 
	#SYSCFG_EXTICR3_EXTI9
 ((
ut32_t
)0x00F0

	)

6906 
	#SYSCFG_EXTICR3_EXTI10
 ((
ut32_t
)0x0F00

	)

6907 
	#SYSCFG_EXTICR3_EXTI11
 ((
ut32_t
)0xF000

	)

6912 
	#SYSCFG_EXTICR3_EXTI8_PA
 ((
ut32_t
)0x0000

	)

6913 
	#SYSCFG_EXTICR3_EXTI8_PB
 ((
ut32_t
)0x0001

	)

6914 
	#SYSCFG_EXTICR3_EXTI8_PC
 ((
ut32_t
)0x0002

	)

6915 
	#SYSCFG_EXTICR3_EXTI8_PD
 ((
ut32_t
)0x0003

	)

6916 
	#SYSCFG_EXTICR3_EXTI8_PE
 ((
ut32_t
)0x0004

	)

6917 
	#SYSCFG_EXTICR3_EXTI8_PF
 ((
ut32_t
)0x0005

	)

6918 
	#SYSCFG_EXTICR3_EXTI8_PG
 ((
ut32_t
)0x0006

	)

6919 
	#SYSCFG_EXTICR3_EXTI8_PH
 ((
ut32_t
)0x0007

	)

6920 
	#SYSCFG_EXTICR3_EXTI8_PI
 ((
ut32_t
)0x0008

	)

6921 
	#SYSCFG_EXTICR3_EXTI8_PJ
 ((
ut32_t
)0x0009

	)

6926 
	#SYSCFG_EXTICR3_EXTI9_PA
 ((
ut32_t
)0x0000

	)

6927 
	#SYSCFG_EXTICR3_EXTI9_PB
 ((
ut32_t
)0x0010

	)

6928 
	#SYSCFG_EXTICR3_EXTI9_PC
 ((
ut32_t
)0x0020

	)

6929 
	#SYSCFG_EXTICR3_EXTI9_PD
 ((
ut32_t
)0x0030

	)

6930 
	#SYSCFG_EXTICR3_EXTI9_PE
 ((
ut32_t
)0x0040

	)

6931 
	#SYSCFG_EXTICR3_EXTI9_PF
 ((
ut32_t
)0x0050

	)

6932 
	#SYSCFG_EXTICR3_EXTI9_PG
 ((
ut32_t
)0x0060

	)

6933 
	#SYSCFG_EXTICR3_EXTI9_PH
 ((
ut32_t
)0x0070

	)

6934 
	#SYSCFG_EXTICR3_EXTI9_PI
 ((
ut32_t
)0x0080

	)

6935 
	#SYSCFG_EXTICR3_EXTI9_PJ
 ((
ut32_t
)0x0090

	)

6941 
	#SYSCFG_EXTICR3_EXTI10_PA
 ((
ut32_t
)0x0000

	)

6942 
	#SYSCFG_EXTICR3_EXTI10_PB
 ((
ut32_t
)0x0100

	)

6943 
	#SYSCFG_EXTICR3_EXTI10_PC
 ((
ut32_t
)0x0200

	)

6944 
	#SYSCFG_EXTICR3_EXTI10_PD
 ((
ut32_t
)0x0300

	)

6945 
	#SYSCFG_EXTICR3_EXTI10_PE
 ((
ut32_t
)0x0400

	)

6946 
	#SYSCFG_EXTICR3_EXTI10_PF
 ((
ut32_t
)0x0500

	)

6947 
	#SYSCFG_EXTICR3_EXTI10_PG
 ((
ut32_t
)0x0600

	)

6948 
	#SYSCFG_EXTICR3_EXTI10_PH
 ((
ut32_t
)0x0700

	)

6949 
	#SYSCFG_EXTICR3_EXTI10_PI
 ((
ut32_t
)0x0800

	)

6950 
	#SYSCFG_EXTICR3_EXTI10_PJ
 ((
ut32_t
)0x0900

	)

6956 
	#SYSCFG_EXTICR3_EXTI11_PA
 ((
ut32_t
)0x0000

	)

6957 
	#SYSCFG_EXTICR3_EXTI11_PB
 ((
ut32_t
)0x1000

	)

6958 
	#SYSCFG_EXTICR3_EXTI11_PC
 ((
ut32_t
)0x2000

	)

6959 
	#SYSCFG_EXTICR3_EXTI11_PD
 ((
ut32_t
)0x3000

	)

6960 
	#SYSCFG_EXTICR3_EXTI11_PE
 ((
ut32_t
)0x4000

	)

6961 
	#SYSCFG_EXTICR3_EXTI11_PF
 ((
ut32_t
)0x5000

	)

6962 
	#SYSCFG_EXTICR3_EXTI11_PG
 ((
ut32_t
)0x6000

	)

6963 
	#SYSCFG_EXTICR3_EXTI11_PH
 ((
ut32_t
)0x7000

	)

6964 
	#SYSCFG_EXTICR3_EXTI11_PI
 ((
ut32_t
)0x8000

	)

6965 
	#SYSCFG_EXTICR3_EXTI11_PJ
 ((
ut32_t
)0x9000

	)

6969 
	#SYSCFG_EXTICR4_EXTI12
 ((
ut32_t
)0x000F

	)

6970 
	#SYSCFG_EXTICR4_EXTI13
 ((
ut32_t
)0x00F0

	)

6971 
	#SYSCFG_EXTICR4_EXTI14
 ((
ut32_t
)0x0F00

	)

6972 
	#SYSCFG_EXTICR4_EXTI15
 ((
ut32_t
)0xF000

	)

6976 
	#SYSCFG_EXTICR4_EXTI12_PA
 ((
ut32_t
)0x0000

	)

6977 
	#SYSCFG_EXTICR4_EXTI12_PB
 ((
ut32_t
)0x0001

	)

6978 
	#SYSCFG_EXTICR4_EXTI12_PC
 ((
ut32_t
)0x0002

	)

6979 
	#SYSCFG_EXTICR4_EXTI12_PD
 ((
ut32_t
)0x0003

	)

6980 
	#SYSCFG_EXTICR4_EXTI12_PE
 ((
ut32_t
)0x0004

	)

6981 
	#SYSCFG_EXTICR4_EXTI12_PF
 ((
ut32_t
)0x0005

	)

6982 
	#SYSCFG_EXTICR4_EXTI12_PG
 ((
ut32_t
)0x0006

	)

6983 
	#SYSCFG_EXTICR4_EXTI12_PH
 ((
ut32_t
)0x0007

	)

6984 
	#SYSCFG_EXTICR4_EXTI12_PI
 ((
ut32_t
)0x0008

	)

6985 
	#SYSCFG_EXTICR4_EXTI12_PJ
 ((
ut32_t
)0x0009

	)

6991 
	#SYSCFG_EXTICR4_EXTI13_PA
 ((
ut32_t
)0x0000

	)

6992 
	#SYSCFG_EXTICR4_EXTI13_PB
 ((
ut32_t
)0x0010

	)

6993 
	#SYSCFG_EXTICR4_EXTI13_PC
 ((
ut32_t
)0x0020

	)

6994 
	#SYSCFG_EXTICR4_EXTI13_PD
 ((
ut32_t
)0x0030

	)

6995 
	#SYSCFG_EXTICR4_EXTI13_PE
 ((
ut32_t
)0x0040

	)

6996 
	#SYSCFG_EXTICR4_EXTI13_PF
 ((
ut32_t
)0x0050

	)

6997 
	#SYSCFG_EXTICR4_EXTI13_PG
 ((
ut32_t
)0x0060

	)

6998 
	#SYSCFG_EXTICR4_EXTI13_PH
 ((
ut32_t
)0x0070

	)

6999 
	#SYSCFG_EXTICR4_EXTI13_PI
 ((
ut32_t
)0x0008

	)

7000 
	#SYSCFG_EXTICR4_EXTI13_PJ
 ((
ut32_t
)0x0009

	)

7006 
	#SYSCFG_EXTICR4_EXTI14_PA
 ((
ut32_t
)0x0000

	)

7007 
	#SYSCFG_EXTICR4_EXTI14_PB
 ((
ut32_t
)0x0100

	)

7008 
	#SYSCFG_EXTICR4_EXTI14_PC
 ((
ut32_t
)0x0200

	)

7009 
	#SYSCFG_EXTICR4_EXTI14_PD
 ((
ut32_t
)0x0300

	)

7010 
	#SYSCFG_EXTICR4_EXTI14_PE
 ((
ut32_t
)0x0400

	)

7011 
	#SYSCFG_EXTICR4_EXTI14_PF
 ((
ut32_t
)0x0500

	)

7012 
	#SYSCFG_EXTICR4_EXTI14_PG
 ((
ut32_t
)0x0600

	)

7013 
	#SYSCFG_EXTICR4_EXTI14_PH
 ((
ut32_t
)0x0700

	)

7014 
	#SYSCFG_EXTICR4_EXTI14_PI
 ((
ut32_t
)0x0800

	)

7015 
	#SYSCFG_EXTICR4_EXTI14_PJ
 ((
ut32_t
)0x0900

	)

7021 
	#SYSCFG_EXTICR4_EXTI15_PA
 ((
ut32_t
)0x0000

	)

7022 
	#SYSCFG_EXTICR4_EXTI15_PB
 ((
ut32_t
)0x1000

	)

7023 
	#SYSCFG_EXTICR4_EXTI15_PC
 ((
ut32_t
)0x2000

	)

7024 
	#SYSCFG_EXTICR4_EXTI15_PD
 ((
ut32_t
)0x3000

	)

7025 
	#SYSCFG_EXTICR4_EXTI15_PE
 ((
ut32_t
)0x4000

	)

7026 
	#SYSCFG_EXTICR4_EXTI15_PF
 ((
ut32_t
)0x5000

	)

7027 
	#SYSCFG_EXTICR4_EXTI15_PG
 ((
ut32_t
)0x6000

	)

7028 
	#SYSCFG_EXTICR4_EXTI15_PH
 ((
ut32_t
)0x7000

	)

7029 
	#SYSCFG_EXTICR4_EXTI15_PI
 ((
ut32_t
)0x8000

	)

7030 
	#SYSCFG_EXTICR4_EXTI15_PJ
 ((
ut32_t
)0x9000

	)

7033 
	#SYSCFG_CMPCR_CMP_PD
 ((
ut32_t
)0x00000001

	)

7034 
	#SYSCFG_CMPCR_READY
 ((
ut32_t
)0x00000100

	)

7042 
	#TIM_CR1_CEN
 ((
ut32_t
)0x0001

	)

7043 
	#TIM_CR1_UDIS
 ((
ut32_t
)0x0002

	)

7044 
	#TIM_CR1_URS
 ((
ut32_t
)0x0004

	)

7045 
	#TIM_CR1_OPM
 ((
ut32_t
)0x0008

	)

7046 
	#TIM_CR1_DIR
 ((
ut32_t
)0x0010

	)

7048 
	#TIM_CR1_CMS
 ((
ut32_t
)0x0060

	)

7049 
	#TIM_CR1_CMS_0
 ((
ut32_t
)0x0020

	)

7050 
	#TIM_CR1_CMS_1
 ((
ut32_t
)0x0040

	)

7052 
	#TIM_CR1_ARPE
 ((
ut32_t
)0x0080

	)

7054 
	#TIM_CR1_CKD
 ((
ut32_t
)0x0300

	)

7055 
	#TIM_CR1_CKD_0
 ((
ut32_t
)0x0100

	)

7056 
	#TIM_CR1_CKD_1
 ((
ut32_t
)0x0200

	)

7059 
	#TIM_CR2_CCPC
 ((
ut32_t
)0x0001

	)

7060 
	#TIM_CR2_CCUS
 ((
ut32_t
)0x0004

	)

7061 
	#TIM_CR2_CCDS
 ((
ut32_t
)0x0008

	)

7063 
	#TIM_CR2_MMS
 ((
ut32_t
)0x0070

	)

7064 
	#TIM_CR2_MMS_0
 ((
ut32_t
)0x0010

	)

7065 
	#TIM_CR2_MMS_1
 ((
ut32_t
)0x0020

	)

7066 
	#TIM_CR2_MMS_2
 ((
ut32_t
)0x0040

	)

7068 
	#TIM_CR2_TI1S
 ((
ut32_t
)0x0080

	)

7069 
	#TIM_CR2_OIS1
 ((
ut32_t
)0x0100

	)

7070 
	#TIM_CR2_OIS1N
 ((
ut32_t
)0x0200

	)

7071 
	#TIM_CR2_OIS2
 ((
ut32_t
)0x0400

	)

7072 
	#TIM_CR2_OIS2N
 ((
ut32_t
)0x0800

	)

7073 
	#TIM_CR2_OIS3
 ((
ut32_t
)0x1000

	)

7074 
	#TIM_CR2_OIS3N
 ((
ut32_t
)0x2000

	)

7075 
	#TIM_CR2_OIS4
 ((
ut32_t
)0x4000

	)

7078 
	#TIM_SMCR_SMS
 ((
ut32_t
)0x0007

	)

7079 
	#TIM_SMCR_SMS_0
 ((
ut32_t
)0x0001

	)

7080 
	#TIM_SMCR_SMS_1
 ((
ut32_t
)0x0002

	)

7081 
	#TIM_SMCR_SMS_2
 ((
ut32_t
)0x0004

	)

7083 
	#TIM_SMCR_TS
 ((
ut32_t
)0x0070

	)

7084 
	#TIM_SMCR_TS_0
 ((
ut32_t
)0x0010

	)

7085 
	#TIM_SMCR_TS_1
 ((
ut32_t
)0x0020

	)

7086 
	#TIM_SMCR_TS_2
 ((
ut32_t
)0x0040

	)

7088 
	#TIM_SMCR_MSM
 ((
ut32_t
)0x0080

	)

7090 
	#TIM_SMCR_ETF
 ((
ut32_t
)0x0F00

	)

7091 
	#TIM_SMCR_ETF_0
 ((
ut32_t
)0x0100

	)

7092 
	#TIM_SMCR_ETF_1
 ((
ut32_t
)0x0200

	)

7093 
	#TIM_SMCR_ETF_2
 ((
ut32_t
)0x0400

	)

7094 
	#TIM_SMCR_ETF_3
 ((
ut32_t
)0x0800

	)

7096 
	#TIM_SMCR_ETPS
 ((
ut32_t
)0x3000

	)

7097 
	#TIM_SMCR_ETPS_0
 ((
ut32_t
)0x1000

	)

7098 
	#TIM_SMCR_ETPS_1
 ((
ut32_t
)0x2000

	)

7100 
	#TIM_SMCR_ECE
 ((
ut32_t
)0x4000

	)

7101 
	#TIM_SMCR_ETP
 ((
ut32_t
)0x8000

	)

7104 
	#TIM_DIER_UIE
 ((
ut32_t
)0x0001

	)

7105 
	#TIM_DIER_CC1IE
 ((
ut32_t
)0x0002

	)

7106 
	#TIM_DIER_CC2IE
 ((
ut32_t
)0x0004

	)

7107 
	#TIM_DIER_CC3IE
 ((
ut32_t
)0x0008

	)

7108 
	#TIM_DIER_CC4IE
 ((
ut32_t
)0x0010

	)

7109 
	#TIM_DIER_COMIE
 ((
ut32_t
)0x0020

	)

7110 
	#TIM_DIER_TIE
 ((
ut32_t
)0x0040

	)

7111 
	#TIM_DIER_BIE
 ((
ut32_t
)0x0080

	)

7112 
	#TIM_DIER_UDE
 ((
ut32_t
)0x0100

	)

7113 
	#TIM_DIER_CC1DE
 ((
ut32_t
)0x0200

	)

7114 
	#TIM_DIER_CC2DE
 ((
ut32_t
)0x0400

	)

7115 
	#TIM_DIER_CC3DE
 ((
ut32_t
)0x0800

	)

7116 
	#TIM_DIER_CC4DE
 ((
ut32_t
)0x1000

	)

7117 
	#TIM_DIER_COMDE
 ((
ut32_t
)0x2000

	)

7118 
	#TIM_DIER_TDE
 ((
ut32_t
)0x4000

	)

7121 
	#TIM_SR_UIF
 ((
ut32_t
)0x0001

	)

7122 
	#TIM_SR_CC1IF
 ((
ut32_t
)0x0002

	)

7123 
	#TIM_SR_CC2IF
 ((
ut32_t
)0x0004

	)

7124 
	#TIM_SR_CC3IF
 ((
ut32_t
)0x0008

	)

7125 
	#TIM_SR_CC4IF
 ((
ut32_t
)0x0010

	)

7126 
	#TIM_SR_COMIF
 ((
ut32_t
)0x0020

	)

7127 
	#TIM_SR_TIF
 ((
ut32_t
)0x0040

	)

7128 
	#TIM_SR_BIF
 ((
ut32_t
)0x0080

	)

7129 
	#TIM_SR_CC1OF
 ((
ut32_t
)0x0200

	)

7130 
	#TIM_SR_CC2OF
 ((
ut32_t
)0x0400

	)

7131 
	#TIM_SR_CC3OF
 ((
ut32_t
)0x0800

	)

7132 
	#TIM_SR_CC4OF
 ((
ut32_t
)0x1000

	)

7135 
	#TIM_EGR_UG
 ((
ut32_t
)0x01

	)

7136 
	#TIM_EGR_CC1G
 ((
ut32_t
)0x02

	)

7137 
	#TIM_EGR_CC2G
 ((
ut32_t
)0x04

	)

7138 
	#TIM_EGR_CC3G
 ((
ut32_t
)0x08

	)

7139 
	#TIM_EGR_CC4G
 ((
ut32_t
)0x10

	)

7140 
	#TIM_EGR_COMG
 ((
ut32_t
)0x20

	)

7141 
	#TIM_EGR_TG
 ((
ut32_t
)0x40

	)

7142 
	#TIM_EGR_BG
 ((
ut32_t
)0x80

	)

7145 
	#TIM_CCMR1_CC1S
 ((
ut32_t
)0x0003

	)

7146 
	#TIM_CCMR1_CC1S_0
 ((
ut32_t
)0x0001

	)

7147 
	#TIM_CCMR1_CC1S_1
 ((
ut32_t
)0x0002

	)

7149 
	#TIM_CCMR1_OC1FE
 ((
ut32_t
)0x0004

	)

7150 
	#TIM_CCMR1_OC1PE
 ((
ut32_t
)0x0008

	)

7152 
	#TIM_CCMR1_OC1M
 ((
ut32_t
)0x0070

	)

7153 
	#TIM_CCMR1_OC1M_0
 ((
ut32_t
)0x0010

	)

7154 
	#TIM_CCMR1_OC1M_1
 ((
ut32_t
)0x0020

	)

7155 
	#TIM_CCMR1_OC1M_2
 ((
ut32_t
)0x0040

	)

7157 
	#TIM_CCMR1_OC1CE
 ((
ut32_t
)0x0080

	)

7159 
	#TIM_CCMR1_CC2S
 ((
ut32_t
)0x0300

	)

7160 
	#TIM_CCMR1_CC2S_0
 ((
ut32_t
)0x0100

	)

7161 
	#TIM_CCMR1_CC2S_1
 ((
ut32_t
)0x0200

	)

7163 
	#TIM_CCMR1_OC2FE
 ((
ut32_t
)0x0400

	)

7164 
	#TIM_CCMR1_OC2PE
 ((
ut32_t
)0x0800

	)

7166 
	#TIM_CCMR1_OC2M
 ((
ut32_t
)0x7000

	)

7167 
	#TIM_CCMR1_OC2M_0
 ((
ut32_t
)0x1000

	)

7168 
	#TIM_CCMR1_OC2M_1
 ((
ut32_t
)0x2000

	)

7169 
	#TIM_CCMR1_OC2M_2
 ((
ut32_t
)0x4000

	)

7171 
	#TIM_CCMR1_OC2CE
 ((
ut32_t
)0x8000

	)

7175 
	#TIM_CCMR1_IC1PSC
 ((
ut32_t
)0x000C

	)

7176 
	#TIM_CCMR1_IC1PSC_0
 ((
ut32_t
)0x0004

	)

7177 
	#TIM_CCMR1_IC1PSC_1
 ((
ut32_t
)0x0008

	)

7179 
	#TIM_CCMR1_IC1F
 ((
ut32_t
)0x00F0

	)

7180 
	#TIM_CCMR1_IC1F_0
 ((
ut32_t
)0x0010

	)

7181 
	#TIM_CCMR1_IC1F_1
 ((
ut32_t
)0x0020

	)

7182 
	#TIM_CCMR1_IC1F_2
 ((
ut32_t
)0x0040

	)

7183 
	#TIM_CCMR1_IC1F_3
 ((
ut32_t
)0x0080

	)

7185 
	#TIM_CCMR1_IC2PSC
 ((
ut32_t
)0x0C00

	)

7186 
	#TIM_CCMR1_IC2PSC_0
 ((
ut32_t
)0x0400

	)

7187 
	#TIM_CCMR1_IC2PSC_1
 ((
ut32_t
)0x0800

	)

7189 
	#TIM_CCMR1_IC2F
 ((
ut32_t
)0xF000

	)

7190 
	#TIM_CCMR1_IC2F_0
 ((
ut32_t
)0x1000

	)

7191 
	#TIM_CCMR1_IC2F_1
 ((
ut32_t
)0x2000

	)

7192 
	#TIM_CCMR1_IC2F_2
 ((
ut32_t
)0x4000

	)

7193 
	#TIM_CCMR1_IC2F_3
 ((
ut32_t
)0x8000

	)

7196 
	#TIM_CCMR2_CC3S
 ((
ut32_t
)0x0003

	)

7197 
	#TIM_CCMR2_CC3S_0
 ((
ut32_t
)0x0001

	)

7198 
	#TIM_CCMR2_CC3S_1
 ((
ut32_t
)0x0002

	)

7200 
	#TIM_CCMR2_OC3FE
 ((
ut32_t
)0x0004

	)

7201 
	#TIM_CCMR2_OC3PE
 ((
ut32_t
)0x0008

	)

7203 
	#TIM_CCMR2_OC3M
 ((
ut32_t
)0x0070

	)

7204 
	#TIM_CCMR2_OC3M_0
 ((
ut32_t
)0x0010

	)

7205 
	#TIM_CCMR2_OC3M_1
 ((
ut32_t
)0x0020

	)

7206 
	#TIM_CCMR2_OC3M_2
 ((
ut32_t
)0x0040

	)

7208 
	#TIM_CCMR2_OC3CE
 ((
ut32_t
)0x0080

	)

7210 
	#TIM_CCMR2_CC4S
 ((
ut32_t
)0x0300

	)

7211 
	#TIM_CCMR2_CC4S_0
 ((
ut32_t
)0x0100

	)

7212 
	#TIM_CCMR2_CC4S_1
 ((
ut32_t
)0x0200

	)

7214 
	#TIM_CCMR2_OC4FE
 ((
ut32_t
)0x0400

	)

7215 
	#TIM_CCMR2_OC4PE
 ((
ut32_t
)0x0800

	)

7217 
	#TIM_CCMR2_OC4M
 ((
ut32_t
)0x7000

	)

7218 
	#TIM_CCMR2_OC4M_0
 ((
ut32_t
)0x1000

	)

7219 
	#TIM_CCMR2_OC4M_1
 ((
ut32_t
)0x2000

	)

7220 
	#TIM_CCMR2_OC4M_2
 ((
ut32_t
)0x4000

	)

7222 
	#TIM_CCMR2_OC4CE
 ((
ut32_t
)0x8000

	)

7226 
	#TIM_CCMR2_IC3PSC
 ((
ut32_t
)0x000C

	)

7227 
	#TIM_CCMR2_IC3PSC_0
 ((
ut32_t
)0x0004

	)

7228 
	#TIM_CCMR2_IC3PSC_1
 ((
ut32_t
)0x0008

	)

7230 
	#TIM_CCMR2_IC3F
 ((
ut32_t
)0x00F0

	)

7231 
	#TIM_CCMR2_IC3F_0
 ((
ut32_t
)0x0010

	)

7232 
	#TIM_CCMR2_IC3F_1
 ((
ut32_t
)0x0020

	)

7233 
	#TIM_CCMR2_IC3F_2
 ((
ut32_t
)0x0040

	)

7234 
	#TIM_CCMR2_IC3F_3
 ((
ut32_t
)0x0080

	)

7236 
	#TIM_CCMR2_IC4PSC
 ((
ut32_t
)0x0C00

	)

7237 
	#TIM_CCMR2_IC4PSC_0
 ((
ut32_t
)0x0400

	)

7238 
	#TIM_CCMR2_IC4PSC_1
 ((
ut32_t
)0x0800

	)

7240 
	#TIM_CCMR2_IC4F
 ((
ut32_t
)0xF000

	)

7241 
	#TIM_CCMR2_IC4F_0
 ((
ut32_t
)0x1000

	)

7242 
	#TIM_CCMR2_IC4F_1
 ((
ut32_t
)0x2000

	)

7243 
	#TIM_CCMR2_IC4F_2
 ((
ut32_t
)0x4000

	)

7244 
	#TIM_CCMR2_IC4F_3
 ((
ut32_t
)0x8000

	)

7247 
	#TIM_CCER_CC1E
 ((
ut32_t
)0x0001

	)

7248 
	#TIM_CCER_CC1P
 ((
ut32_t
)0x0002

	)

7249 
	#TIM_CCER_CC1NE
 ((
ut32_t
)0x0004

	)

7250 
	#TIM_CCER_CC1NP
 ((
ut32_t
)0x0008

	)

7251 
	#TIM_CCER_CC2E
 ((
ut32_t
)0x0010

	)

7252 
	#TIM_CCER_CC2P
 ((
ut32_t
)0x0020

	)

7253 
	#TIM_CCER_CC2NE
 ((
ut32_t
)0x0040

	)

7254 
	#TIM_CCER_CC2NP
 ((
ut32_t
)0x0080

	)

7255 
	#TIM_CCER_CC3E
 ((
ut32_t
)0x0100

	)

7256 
	#TIM_CCER_CC3P
 ((
ut32_t
)0x0200

	)

7257 
	#TIM_CCER_CC3NE
 ((
ut32_t
)0x0400

	)

7258 
	#TIM_CCER_CC3NP
 ((
ut32_t
)0x0800

	)

7259 
	#TIM_CCER_CC4E
 ((
ut32_t
)0x1000

	)

7260 
	#TIM_CCER_CC4P
 ((
ut32_t
)0x2000

	)

7261 
	#TIM_CCER_CC4NP
 ((
ut32_t
)0x8000

	)

7264 
	#TIM_CNT_CNT
 ((
ut32_t
)0xFFFF

	)

7267 
	#TIM_PSC_PSC
 ((
ut32_t
)0xFFFF

	)

7270 
	#TIM_ARR_ARR
 ((
ut32_t
)0xFFFF

	)

7273 
	#TIM_RCR_REP
 ((
ut32_t
)0xFF

	)

7276 
	#TIM_CCR1_CCR1
 ((
ut32_t
)0xFFFF

	)

7279 
	#TIM_CCR2_CCR2
 ((
ut32_t
)0xFFFF

	)

7282 
	#TIM_CCR3_CCR3
 ((
ut32_t
)0xFFFF

	)

7285 
	#TIM_CCR4_CCR4
 ((
ut32_t
)0xFFFF

	)

7288 
	#TIM_BDTR_DTG
 ((
ut32_t
)0x00FF

	)

7289 
	#TIM_BDTR_DTG_0
 ((
ut32_t
)0x0001

	)

7290 
	#TIM_BDTR_DTG_1
 ((
ut32_t
)0x0002

	)

7291 
	#TIM_BDTR_DTG_2
 ((
ut32_t
)0x0004

	)

7292 
	#TIM_BDTR_DTG_3
 ((
ut32_t
)0x0008

	)

7293 
	#TIM_BDTR_DTG_4
 ((
ut32_t
)0x0010

	)

7294 
	#TIM_BDTR_DTG_5
 ((
ut32_t
)0x0020

	)

7295 
	#TIM_BDTR_DTG_6
 ((
ut32_t
)0x0040

	)

7296 
	#TIM_BDTR_DTG_7
 ((
ut32_t
)0x0080

	)

7298 
	#TIM_BDTR_LOCK
 ((
ut32_t
)0x0300

	)

7299 
	#TIM_BDTR_LOCK_0
 ((
ut32_t
)0x0100

	)

7300 
	#TIM_BDTR_LOCK_1
 ((
ut32_t
)0x0200

	)

7302 
	#TIM_BDTR_OSSI
 ((
ut32_t
)0x0400

	)

7303 
	#TIM_BDTR_OSSR
 ((
ut32_t
)0x0800

	)

7304 
	#TIM_BDTR_BKE
 ((
ut32_t
)0x1000

	)

7305 
	#TIM_BDTR_BKP
 ((
ut32_t
)0x2000

	)

7306 
	#TIM_BDTR_AOE
 ((
ut32_t
)0x4000

	)

7307 
	#TIM_BDTR_MOE
 ((
ut32_t
)0x8000

	)

7310 
	#TIM_DCR_DBA
 ((
ut32_t
)0x001F

	)

7311 
	#TIM_DCR_DBA_0
 ((
ut32_t
)0x0001

	)

7312 
	#TIM_DCR_DBA_1
 ((
ut32_t
)0x0002

	)

7313 
	#TIM_DCR_DBA_2
 ((
ut32_t
)0x0004

	)

7314 
	#TIM_DCR_DBA_3
 ((
ut32_t
)0x0008

	)

7315 
	#TIM_DCR_DBA_4
 ((
ut32_t
)0x0010

	)

7317 
	#TIM_DCR_DBL
 ((
ut32_t
)0x1F00

	)

7318 
	#TIM_DCR_DBL_0
 ((
ut32_t
)0x0100

	)

7319 
	#TIM_DCR_DBL_1
 ((
ut32_t
)0x0200

	)

7320 
	#TIM_DCR_DBL_2
 ((
ut32_t
)0x0400

	)

7321 
	#TIM_DCR_DBL_3
 ((
ut32_t
)0x0800

	)

7322 
	#TIM_DCR_DBL_4
 ((
ut32_t
)0x1000

	)

7325 
	#TIM_DMAR_DMAB
 ((
ut32_t
)0xFFFF

	)

7328 
	#TIM_OR_TI4_RMP
 ((
ut32_t
)0x00C0

	)

7329 
	#TIM_OR_TI4_RMP_0
 ((
ut32_t
)0x0040

	)

7330 
	#TIM_OR_TI4_RMP_1
 ((
ut32_t
)0x0080

	)

7331 
	#TIM_OR_ITR1_RMP
 ((
ut32_t
)0x0C00

	)

7332 
	#TIM_OR_ITR1_RMP_0
 ((
ut32_t
)0x0400

	)

7333 
	#TIM_OR_ITR1_RMP_1
 ((
ut32_t
)0x0800

	)

7342 
	#USART_SR_PE
 ((
ut32_t
)0x0001

	)

7343 
	#USART_SR_FE
 ((
ut32_t
)0x0002

	)

7344 
	#USART_SR_NE
 ((
ut32_t
)0x0004

	)

7345 
	#USART_SR_ORE
 ((
ut32_t
)0x0008

	)

7346 
	#USART_SR_IDLE
 ((
ut32_t
)0x0010

	)

7347 
	#USART_SR_RXNE
 ((
ut32_t
)0x0020

	)

7348 
	#USART_SR_TC
 ((
ut32_t
)0x0040

	)

7349 
	#USART_SR_TXE
 ((
ut32_t
)0x0080

	)

7350 
	#USART_SR_LBD
 ((
ut32_t
)0x0100

	)

7351 
	#USART_SR_CTS
 ((
ut32_t
)0x0200

	)

7354 
	#USART_DR_DR
 ((
ut32_t
)0x01FF

	)

7357 
	#USART_BRR_DIV_Fi
 ((
ut32_t
)0x000F

	)

7358 
	#USART_BRR_DIV_Mtis
 ((
ut32_t
)0xFFF0

	)

7361 
	#USART_CR1_SBK
 ((
ut32_t
)0x0001

	)

7362 
	#USART_CR1_RWU
 ((
ut32_t
)0x0002

	)

7363 
	#USART_CR1_RE
 ((
ut32_t
)0x0004

	)

7364 
	#USART_CR1_TE
 ((
ut32_t
)0x0008

	)

7365 
	#USART_CR1_IDLEIE
 ((
ut32_t
)0x0010

	)

7366 
	#USART_CR1_RXNEIE
 ((
ut32_t
)0x0020

	)

7367 
	#USART_CR1_TCIE
 ((
ut32_t
)0x0040

	)

7368 
	#USART_CR1_TXEIE
 ((
ut32_t
)0x0080

	)

7369 
	#USART_CR1_PEIE
 ((
ut32_t
)0x0100

	)

7370 
	#USART_CR1_PS
 ((
ut32_t
)0x0200

	)

7371 
	#USART_CR1_PCE
 ((
ut32_t
)0x0400

	)

7372 
	#USART_CR1_WAKE
 ((
ut32_t
)0x0800

	)

7373 
	#USART_CR1_M
 ((
ut32_t
)0x1000

	)

7374 
	#USART_CR1_UE
 ((
ut32_t
)0x2000

	)

7375 
	#USART_CR1_OVER8
 ((
ut32_t
)0x8000

	)

7378 
	#USART_CR2_ADD
 ((
ut32_t
)0x000F

	)

7379 
	#USART_CR2_LBDL
 ((
ut32_t
)0x0020

	)

7380 
	#USART_CR2_LBDIE
 ((
ut32_t
)0x0040

	)

7381 
	#USART_CR2_LBCL
 ((
ut32_t
)0x0100

	)

7382 
	#USART_CR2_CPHA
 ((
ut32_t
)0x0200

	)

7383 
	#USART_CR2_CPOL
 ((
ut32_t
)0x0400

	)

7384 
	#USART_CR2_CLKEN
 ((
ut32_t
)0x0800

	)

7386 
	#USART_CR2_STOP
 ((
ut32_t
)0x3000

	)

7387 
	#USART_CR2_STOP_0
 ((
ut32_t
)0x1000

	)

7388 
	#USART_CR2_STOP_1
 ((
ut32_t
)0x2000

	)

7390 
	#USART_CR2_LINEN
 ((
ut32_t
)0x4000

	)

7393 
	#USART_CR3_EIE
 ((
ut32_t
)0x0001

	)

7394 
	#USART_CR3_IREN
 ((
ut32_t
)0x0002

	)

7395 
	#USART_CR3_IRLP
 ((
ut32_t
)0x0004

	)

7396 
	#USART_CR3_HDSEL
 ((
ut32_t
)0x0008

	)

7397 
	#USART_CR3_NACK
 ((
ut32_t
)0x0010

	)

7398 
	#USART_CR3_SCEN
 ((
ut32_t
)0x0020

	)

7399 
	#USART_CR3_DMAR
 ((
ut32_t
)0x0040

	)

7400 
	#USART_CR3_DMAT
 ((
ut32_t
)0x0080

	)

7401 
	#USART_CR3_RTSE
 ((
ut32_t
)0x0100

	)

7402 
	#USART_CR3_CTSE
 ((
ut32_t
)0x0200

	)

7403 
	#USART_CR3_CTSIE
 ((
ut32_t
)0x0400

	)

7404 
	#USART_CR3_ONEBIT
 ((
ut32_t
)0x0800

	)

7407 
	#USART_GTPR_PSC
 ((
ut32_t
)0x00FF

	)

7408 
	#USART_GTPR_PSC_0
 ((
ut32_t
)0x0001

	)

7409 
	#USART_GTPR_PSC_1
 ((
ut32_t
)0x0002

	)

7410 
	#USART_GTPR_PSC_2
 ((
ut32_t
)0x0004

	)

7411 
	#USART_GTPR_PSC_3
 ((
ut32_t
)0x0008

	)

7412 
	#USART_GTPR_PSC_4
 ((
ut32_t
)0x0010

	)

7413 
	#USART_GTPR_PSC_5
 ((
ut32_t
)0x0020

	)

7414 
	#USART_GTPR_PSC_6
 ((
ut32_t
)0x0040

	)

7415 
	#USART_GTPR_PSC_7
 ((
ut32_t
)0x0080

	)

7417 
	#USART_GTPR_GT
 ((
ut32_t
)0xFF00

	)

7425 
	#WWDG_CR_T
 ((
ut32_t
)0x7F

	)

7426 
	#WWDG_CR_T0
 ((
ut32_t
)0x01

	)

7427 
	#WWDG_CR_T1
 ((
ut32_t
)0x02

	)

7428 
	#WWDG_CR_T2
 ((
ut32_t
)0x04

	)

7429 
	#WWDG_CR_T3
 ((
ut32_t
)0x08

	)

7430 
	#WWDG_CR_T4
 ((
ut32_t
)0x10

	)

7431 
	#WWDG_CR_T5
 ((
ut32_t
)0x20

	)

7432 
	#WWDG_CR_T6
 ((
ut32_t
)0x40

	)

7434 
	#WWDG_CR_WDGA
 ((
ut32_t
)0x80

	)

7437 
	#WWDG_CFR_W
 ((
ut32_t
)0x007F

	)

7438 
	#WWDG_CFR_W0
 ((
ut32_t
)0x0001

	)

7439 
	#WWDG_CFR_W1
 ((
ut32_t
)0x0002

	)

7440 
	#WWDG_CFR_W2
 ((
ut32_t
)0x0004

	)

7441 
	#WWDG_CFR_W3
 ((
ut32_t
)0x0008

	)

7442 
	#WWDG_CFR_W4
 ((
ut32_t
)0x0010

	)

7443 
	#WWDG_CFR_W5
 ((
ut32_t
)0x0020

	)

7444 
	#WWDG_CFR_W6
 ((
ut32_t
)0x0040

	)

7446 
	#WWDG_CFR_WDGTB
 ((
ut32_t
)0x0180

	)

7447 
	#WWDG_CFR_WDGTB0
 ((
ut32_t
)0x0080

	)

7448 
	#WWDG_CFR_WDGTB1
 ((
ut32_t
)0x0100

	)

7450 
	#WWDG_CFR_EWI
 ((
ut32_t
)0x0200

	)

7453 
	#WWDG_SR_EWIF
 ((
ut32_t
)0x01

	)

7462 
	#DBGMCU_IDCODE_DEV_ID
 ((
ut32_t
)0x00000FFF)

	)

7463 
	#DBGMCU_IDCODE_REV_ID
 ((
ut32_t
)0xFFFF0000)

	)

7466 
	#DBGMCU_CR_DBG_SLEEP
 ((
ut32_t
)0x00000001)

	)

7467 
	#DBGMCU_CR_DBG_STOP
 ((
ut32_t
)0x00000002)

	)

7468 
	#DBGMCU_CR_DBG_STANDBY
 ((
ut32_t
)0x00000004)

	)

7469 
	#DBGMCU_CR_TRACE_IOEN
 ((
ut32_t
)0x00000020)

	)

7471 
	#DBGMCU_CR_TRACE_MODE
 ((
ut32_t
)0x000000C0)

	)

7472 
	#DBGMCU_CR_TRACE_MODE_0
 ((
ut32_t
)0x00000040)

	)

7473 
	#DBGMCU_CR_TRACE_MODE_1
 ((
ut32_t
)0x00000080)

	)

7476 
	#DBGMCU_APB1_FZ_DBG_TIM2_STOP
 ((
ut32_t
)0x00000001)

	)

7477 
	#DBGMCU_APB1_FZ_DBG_TIM3_STOP
 ((
ut32_t
)0x00000002)

	)

7478 
	#DBGMCU_APB1_FZ_DBG_TIM4_STOP
 ((
ut32_t
)0x00000004)

	)

7479 
	#DBGMCU_APB1_FZ_DBG_TIM5_STOP
 ((
ut32_t
)0x00000008)

	)

7480 
	#DBGMCU_APB1_FZ_DBG_TIM6_STOP
 ((
ut32_t
)0x00000010)

	)

7481 
	#DBGMCU_APB1_FZ_DBG_TIM7_STOP
 ((
ut32_t
)0x00000020)

	)

7482 
	#DBGMCU_APB1_FZ_DBG_TIM12_STOP
 ((
ut32_t
)0x00000040)

	)

7483 
	#DBGMCU_APB1_FZ_DBG_TIM13_STOP
 ((
ut32_t
)0x00000080)

	)

7484 
	#DBGMCU_APB1_FZ_DBG_TIM14_STOP
 ((
ut32_t
)0x00000100)

	)

7485 
	#DBGMCU_APB1_FZ_DBG_RTC_STOP
 ((
ut32_t
)0x00000400)

	)

7486 
	#DBGMCU_APB1_FZ_DBG_WWDG_STOP
 ((
ut32_t
)0x00000800)

	)

7487 
	#DBGMCU_APB1_FZ_DBG_IWDG_STOP
 ((
ut32_t
)0x00001000)

	)

7488 
	#DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT
 ((
ut32_t
)0x00200000)

	)

7489 
	#DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT
 ((
ut32_t
)0x00400000)

	)

7490 
	#DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT
 ((
ut32_t
)0x00800000)

	)

7491 
	#DBGMCU_APB1_FZ_DBG_CAN1_STOP
 ((
ut32_t
)0x02000000)

	)

7492 
	#DBGMCU_APB1_FZ_DBG_CAN2_STOP
 ((
ut32_t
)0x04000000)

	)

7494 
	#DBGMCU_APB1_FZ_DBG_IWDEG_STOP
 
DBGMCU_APB1_FZ_DBG_IWDG_STOP


	)

7497 
	#DBGMCU_APB2_FZ_DBG_TIM1_STOP
 ((
ut32_t
)0x00000001)

	)

7498 
	#DBGMCU_APB2_FZ_DBG_TIM8_STOP
 ((
ut32_t
)0x00000002)

	)

7499 
	#DBGMCU_APB2_FZ_DBG_TIM9_STOP
 ((
ut32_t
)0x00010000)

	)

7500 
	#DBGMCU_APB2_FZ_DBG_TIM10_STOP
 ((
ut32_t
)0x00020000)

	)

7501 
	#DBGMCU_APB2_FZ_DBG_TIM11_STOP
 ((
ut32_t
)0x00040000)

	)

7509 
	#ETH_MACCR_WD
 ((
ut32_t
)0x00800000

	)

7510 
	#ETH_MACCR_JD
 ((
ut32_t
)0x00400000

	)

7511 
	#ETH_MACCR_IFG
 ((
ut32_t
)0x000E0000

	)

7512 
	#ETH_MACCR_IFG_96B
 ((
ut32_t
)0x00000000

	)

7513 
	#ETH_MACCR_IFG_88B
 ((
ut32_t
)0x00020000

	)

7514 
	#ETH_MACCR_IFG_80B
 ((
ut32_t
)0x00040000

	)

7515 
	#ETH_MACCR_IFG_72B
 ((
ut32_t
)0x00060000

	)

7516 
	#ETH_MACCR_IFG_64B
 ((
ut32_t
)0x00080000

	)

7517 
	#ETH_MACCR_IFG_56B
 ((
ut32_t
)0x000A0000

	)

7518 
	#ETH_MACCR_IFG_48B
 ((
ut32_t
)0x000C0000

	)

7519 
	#ETH_MACCR_IFG_40B
 ((
ut32_t
)0x000E0000

	)

7520 
	#ETH_MACCR_CSD
 ((
ut32_t
)0x00010000

	)

7521 
	#ETH_MACCR_FES
 ((
ut32_t
)0x00004000

	)

7522 
	#ETH_MACCR_ROD
 ((
ut32_t
)0x00002000

	)

7523 
	#ETH_MACCR_LM
 ((
ut32_t
)0x00001000

	)

7524 
	#ETH_MACCR_DM
 ((
ut32_t
)0x00000800

	)

7525 
	#ETH_MACCR_IPCO
 ((
ut32_t
)0x00000400

	)

7526 
	#ETH_MACCR_RD
 ((
ut32_t
)0x00000200

	)

7527 
	#ETH_MACCR_APCS
 ((
ut32_t
)0x00000080

	)

7528 
	#ETH_MACCR_BL
 ((
ut32_t
)0x00000060

	)

7530 
	#ETH_MACCR_BL_10
 ((
ut32_t
)0x00000000

	)

7531 
	#ETH_MACCR_BL_8
 ((
ut32_t
)0x00000020

	)

7532 
	#ETH_MACCR_BL_4
 ((
ut32_t
)0x00000040

	)

7533 
	#ETH_MACCR_BL_1
 ((
ut32_t
)0x00000060

	)

7534 
	#ETH_MACCR_DC
 ((
ut32_t
)0x00000010

	)

7535 
	#ETH_MACCR_TE
 ((
ut32_t
)0x00000008

	)

7536 
	#ETH_MACCR_RE
 ((
ut32_t
)0x00000004

	)

7539 
	#ETH_MACFFR_RA
 ((
ut32_t
)0x80000000

	)

7540 
	#ETH_MACFFR_HPF
 ((
ut32_t
)0x00000400

	)

7541 
	#ETH_MACFFR_SAF
 ((
ut32_t
)0x00000200

	)

7542 
	#ETH_MACFFR_SAIF
 ((
ut32_t
)0x00000100

	)

7543 
	#ETH_MACFFR_PCF
 ((
ut32_t
)0x000000C0

	)

7544 
	#ETH_MACFFR_PCF_BlockA
 ((
ut32_t
)0x00000040

	)

7545 
	#ETH_MACFFR_PCF_FwdA
 ((
ut32_t
)0x00000080

	)

7546 
	#ETH_MACFFR_PCF_FwdPasdAddrFr
 ((
ut32_t
)0x000000C0

	)

7547 
	#ETH_MACFFR_BFD
 ((
ut32_t
)0x00000020

	)

7548 
	#ETH_MACFFR_PAM
 ((
ut32_t
)0x00000010

	)

7549 
	#ETH_MACFFR_DAIF
 ((
ut32_t
)0x00000008

	)

7550 
	#ETH_MACFFR_HM
 ((
ut32_t
)0x00000004

	)

7551 
	#ETH_MACFFR_HU
 ((
ut32_t
)0x00000002

	)

7552 
	#ETH_MACFFR_PM
 ((
ut32_t
)0x00000001

	)

7555 
	#ETH_MACHTHR_HTH
 ((
ut32_t
)0xFFFFFFFF

	)

7558 
	#ETH_MACHTLR_HTL
 ((
ut32_t
)0xFFFFFFFF

	)

7561 
	#ETH_MACMIIAR_PA
 ((
ut32_t
)0x0000F800

	)

7562 
	#ETH_MACMIIAR_MR
 ((
ut32_t
)0x000007C0

	)

7563 
	#ETH_MACMIIAR_CR
 ((
ut32_t
)0x0000001C

	)

7564 
	#ETH_MACMIIAR_CR_Div42
 ((
ut32_t
)0x00000000

	)

7565 
	#ETH_MACMIIAR_CR_Div62
 ((
ut32_t
)0x00000004

	)

7566 
	#ETH_MACMIIAR_CR_Div16
 ((
ut32_t
)0x00000008

	)

7567 
	#ETH_MACMIIAR_CR_Div26
 ((
ut32_t
)0x0000000C

	)

7568 
	#ETH_MACMIIAR_CR_Div102
 ((
ut32_t
)0x00000010

	)

7569 
	#ETH_MACMIIAR_MW
 ((
ut32_t
)0x00000002

	)

7570 
	#ETH_MACMIIAR_MB
 ((
ut32_t
)0x00000001

	)

7573 
	#ETH_MACMIIDR_MD
 ((
ut32_t
)0x0000FFFF

	)

7576 
	#ETH_MACFCR_PT
 ((
ut32_t
)0xFFFF0000

	)

7577 
	#ETH_MACFCR_ZQPD
 ((
ut32_t
)0x00000080

	)

7578 
	#ETH_MACFCR_PLT
 ((
ut32_t
)0x00000030

	)

7579 
	#ETH_MACFCR_PLT_Mus4
 ((
ut32_t
)0x00000000

	)

7580 
	#ETH_MACFCR_PLT_Mus28
 ((
ut32_t
)0x00000010

	)

7581 
	#ETH_MACFCR_PLT_Mus144
 ((
ut32_t
)0x00000020

	)

7582 
	#ETH_MACFCR_PLT_Mus256
 ((
ut32_t
)0x00000030

	)

7583 
	#ETH_MACFCR_UPFD
 ((
ut32_t
)0x00000008

	)

7584 
	#ETH_MACFCR_RFCE
 ((
ut32_t
)0x00000004

	)

7585 
	#ETH_MACFCR_TFCE
 ((
ut32_t
)0x00000002

	)

7586 
	#ETH_MACFCR_FCBBPA
 ((
ut32_t
)0x00000001

	)

7589 
	#ETH_MACVLANTR_VLANTC
 ((
ut32_t
)0x00010000

	)

7590 
	#ETH_MACVLANTR_VLANTI
 ((
ut32_t
)0x0000FFFF

	)

7593 
	#ETH_MACRWUFFR_D
 ((
ut32_t
)0xFFFFFFFF

	)

7607 
	#ETH_MACPMTCSR_WFFRPR
 ((
ut32_t
)0x80000000

	)

7608 
	#ETH_MACPMTCSR_GU
 ((
ut32_t
)0x00000200

	)

7609 
	#ETH_MACPMTCSR_WFR
 ((
ut32_t
)0x00000040

	)

7610 
	#ETH_MACPMTCSR_MPR
 ((
ut32_t
)0x00000020

	)

7611 
	#ETH_MACPMTCSR_WFE
 ((
ut32_t
)0x00000004

	)

7612 
	#ETH_MACPMTCSR_MPE
 ((
ut32_t
)0x00000002

	)

7613 
	#ETH_MACPMTCSR_PD
 ((
ut32_t
)0x00000001

	)

7616 
	#ETH_MACSR_TSTS
 ((
ut32_t
)0x00000200

	)

7617 
	#ETH_MACSR_MMCTS
 ((
ut32_t
)0x00000040

	)

7618 
	#ETH_MACSR_MMMCRS
 ((
ut32_t
)0x00000020

	)

7619 
	#ETH_MACSR_MMCS
 ((
ut32_t
)0x00000010

	)

7620 
	#ETH_MACSR_PMTS
 ((
ut32_t
)0x00000008

	)

7623 
	#ETH_MACIMR_TSTIM
 ((
ut32_t
)0x00000200

	)

7624 
	#ETH_MACIMR_PMTIM
 ((
ut32_t
)0x00000008

	)

7627 
	#ETH_MACA0HR_MACA0H
 ((
ut32_t
)0x0000FFFF

	)

7630 
	#ETH_MACA0LR_MACA0L
 ((
ut32_t
)0xFFFFFFFF

	)

7633 
	#ETH_MACA1HR_AE
 ((
ut32_t
)0x80000000

	)

7634 
	#ETH_MACA1HR_SA
 ((
ut32_t
)0x40000000

	)

7635 
	#ETH_MACA1HR_MBC
 ((
ut32_t
)0x3F000000

	)

7636 
	#ETH_MACA1HR_MBC_HBs15_8
 ((
ut32_t
)0x20000000

	)

7637 
	#ETH_MACA1HR_MBC_HBs7_0
 ((
ut32_t
)0x10000000

	)

7638 
	#ETH_MACA1HR_MBC_LBs31_24
 ((
ut32_t
)0x08000000

	)

7639 
	#ETH_MACA1HR_MBC_LBs23_16
 ((
ut32_t
)0x04000000

	)

7640 
	#ETH_MACA1HR_MBC_LBs15_8
 ((
ut32_t
)0x02000000

	)

7641 
	#ETH_MACA1HR_MBC_LBs7_0
 ((
ut32_t
)0x01000000

	)

7642 
	#ETH_MACA1HR_MACA1H
 ((
ut32_t
)0x0000FFFF

	)

7645 
	#ETH_MACA1LR_MACA1L
 ((
ut32_t
)0xFFFFFFFF

	)

7648 
	#ETH_MACA2HR_AE
 ((
ut32_t
)0x80000000

	)

7649 
	#ETH_MACA2HR_SA
 ((
ut32_t
)0x40000000

	)

7650 
	#ETH_MACA2HR_MBC
 ((
ut32_t
)0x3F000000

	)

7651 
	#ETH_MACA2HR_MBC_HBs15_8
 ((
ut32_t
)0x20000000

	)

7652 
	#ETH_MACA2HR_MBC_HBs7_0
 ((
ut32_t
)0x10000000

	)

7653 
	#ETH_MACA2HR_MBC_LBs31_24
 ((
ut32_t
)0x08000000

	)

7654 
	#ETH_MACA2HR_MBC_LBs23_16
 ((
ut32_t
)0x04000000

	)

7655 
	#ETH_MACA2HR_MBC_LBs15_8
 ((
ut32_t
)0x02000000

	)

7656 
	#ETH_MACA2HR_MBC_LBs7_0
 ((
ut32_t
)0x01000000

	)

7657 
	#ETH_MACA2HR_MACA2H
 ((
ut32_t
)0x0000FFFF

	)

7660 
	#ETH_MACA2LR_MACA2L
 ((
ut32_t
)0xFFFFFFFF

	)

7663 
	#ETH_MACA3HR_AE
 ((
ut32_t
)0x80000000

	)

7664 
	#ETH_MACA3HR_SA
 ((
ut32_t
)0x40000000

	)

7665 
	#ETH_MACA3HR_MBC
 ((
ut32_t
)0x3F000000

	)

7666 
	#ETH_MACA3HR_MBC_HBs15_8
 ((
ut32_t
)0x20000000

	)

7667 
	#ETH_MACA3HR_MBC_HBs7_0
 ((
ut32_t
)0x10000000

	)

7668 
	#ETH_MACA3HR_MBC_LBs31_24
 ((
ut32_t
)0x08000000

	)

7669 
	#ETH_MACA3HR_MBC_LBs23_16
 ((
ut32_t
)0x04000000

	)

7670 
	#ETH_MACA3HR_MBC_LBs15_8
 ((
ut32_t
)0x02000000

	)

7671 
	#ETH_MACA3HR_MBC_LBs7_0
 ((
ut32_t
)0x01000000

	)

7672 
	#ETH_MACA3HR_MACA3H
 ((
ut32_t
)0x0000FFFF

	)

7675 
	#ETH_MACA3LR_MACA3L
 ((
ut32_t
)0xFFFFFFFF

	)

7682 
	#ETH_MMCCR_MCFHP
 ((
ut32_t
)0x00000020

	)

7683 
	#ETH_MMCCR_MCP
 ((
ut32_t
)0x00000010

	)

7684 
	#ETH_MMCCR_MCF
 ((
ut32_t
)0x00000008

	)

7685 
	#ETH_MMCCR_ROR
 ((
ut32_t
)0x00000004

	)

7686 
	#ETH_MMCCR_CSR
 ((
ut32_t
)0x00000002

	)

7687 
	#ETH_MMCCR_CR
 ((
ut32_t
)0x00000001

	)

7690 
	#ETH_MMCRIR_RGUFS
 ((
ut32_t
)0x00020000

	)

7691 
	#ETH_MMCRIR_RFAES
 ((
ut32_t
)0x00000040

	)

7692 
	#ETH_MMCRIR_RFCES
 ((
ut32_t
)0x00000020

	)

7695 
	#ETH_MMCTIR_TGFS
 ((
ut32_t
)0x00200000

	)

7696 
	#ETH_MMCTIR_TGFMSCS
 ((
ut32_t
)0x00008000

	)

7697 
	#ETH_MMCTIR_TGFSCS
 ((
ut32_t
)0x00004000

	)

7700 
	#ETH_MMCRIMR_RGUFM
 ((
ut32_t
)0x00020000

	)

7701 
	#ETH_MMCRIMR_RFAEM
 ((
ut32_t
)0x00000040

	)

7702 
	#ETH_MMCRIMR_RFCEM
 ((
ut32_t
)0x00000020

	)

7705 
	#ETH_MMCTIMR_TGFM
 ((
ut32_t
)0x00200000

	)

7706 
	#ETH_MMCTIMR_TGFMSCM
 ((
ut32_t
)0x00008000

	)

7707 
	#ETH_MMCTIMR_TGFSCM
 ((
ut32_t
)0x00004000

	)

7710 
	#ETH_MMCTGFSCCR_TGFSCC
 ((
ut32_t
)0xFFFFFFFF

	)

7713 
	#ETH_MMCTGFMSCCR_TGFMSCC
 ((
ut32_t
)0xFFFFFFFF

	)

7716 
	#ETH_MMCTGFCR_TGFC
 ((
ut32_t
)0xFFFFFFFF

	)

7719 
	#ETH_MMCRFCECR_RFCEC
 ((
ut32_t
)0xFFFFFFFF

	)

7722 
	#ETH_MMCRFAECR_RFAEC
 ((
ut32_t
)0xFFFFFFFF

	)

7725 
	#ETH_MMCRGUFCR_RGUFC
 ((
ut32_t
)0xFFFFFFFF

	)

7732 
	#ETH_PTPTSCR_TSCNT
 ((
ut32_t
)0x00030000

	)

7733 
	#ETH_PTPTSSR_TSSMRME
 ((
ut32_t
)0x00008000

	)

7734 
	#ETH_PTPTSSR_TSSEME
 ((
ut32_t
)0x00004000

	)

7735 
	#ETH_PTPTSSR_TSSIPV4FE
 ((
ut32_t
)0x00002000

	)

7736 
	#ETH_PTPTSSR_TSSIPV6FE
 ((
ut32_t
)0x00001000

	)

7737 
	#ETH_PTPTSSR_TSSPTPOEFE
 ((
ut32_t
)0x00000800

	)

7738 
	#ETH_PTPTSSR_TSPTPPSV2E
 ((
ut32_t
)0x00000400

	)

7739 
	#ETH_PTPTSSR_TSSSR
 ((
ut32_t
)0x00000200

	)

7740 
	#ETH_PTPTSSR_TSSARFE
 ((
ut32_t
)0x00000100

	)

7742 
	#ETH_PTPTSCR_TSARU
 ((
ut32_t
)0x00000020

	)

7743 
	#ETH_PTPTSCR_TSITE
 ((
ut32_t
)0x00000010

	)

7744 
	#ETH_PTPTSCR_TSSTU
 ((
ut32_t
)0x00000008

	)

7745 
	#ETH_PTPTSCR_TSSTI
 ((
ut32_t
)0x00000004

	)

7746 
	#ETH_PTPTSCR_TSFCU
 ((
ut32_t
)0x00000002

	)

7747 
	#ETH_PTPTSCR_TSE
 ((
ut32_t
)0x00000001

	)

7750 
	#ETH_PTPSSIR_STSSI
 ((
ut32_t
)0x000000FF

	)

7753 
	#ETH_PTPTSHR_STS
 ((
ut32_t
)0xFFFFFFFF

	)

7756 
	#ETH_PTPTSLR_STPNS
 ((
ut32_t
)0x80000000

	)

7757 
	#ETH_PTPTSLR_STSS
 ((
ut32_t
)0x7FFFFFFF

	)

7760 
	#ETH_PTPTSHUR_TSUS
 ((
ut32_t
)0xFFFFFFFF

	)

7763 
	#ETH_PTPTSLUR_TSUPNS
 ((
ut32_t
)0x80000000

	)

7764 
	#ETH_PTPTSLUR_TSUSS
 ((
ut32_t
)0x7FFFFFFF

	)

7767 
	#ETH_PTPTSAR_TSA
 ((
ut32_t
)0xFFFFFFFF

	)

7770 
	#ETH_PTPTTHR_TTSH
 ((
ut32_t
)0xFFFFFFFF

	)

7773 
	#ETH_PTPTTLR_TTSL
 ((
ut32_t
)0xFFFFFFFF

	)

7776 
	#ETH_PTPTSSR_TSTTR
 ((
ut32_t
)0x00000020

	)

7777 
	#ETH_PTPTSSR_TSSO
 ((
ut32_t
)0x00000010

	)

7784 
	#ETH_DMABMR_AAB
 ((
ut32_t
)0x02000000

	)

7785 
	#ETH_DMABMR_FPM
 ((
ut32_t
)0x01000000

	)

7786 
	#ETH_DMABMR_USP
 ((
ut32_t
)0x00800000

	)

7787 
	#ETH_DMABMR_RDP
 ((
ut32_t
)0x007E0000

	)

7788 
	#ETH_DMABMR_RDP_1Bt
 ((
ut32_t
)0x00020000

	)

7789 
	#ETH_DMABMR_RDP_2Bt
 ((
ut32_t
)0x00040000

	)

7790 
	#ETH_DMABMR_RDP_4Bt
 ((
ut32_t
)0x00080000

	)

7791 
	#ETH_DMABMR_RDP_8Bt
 ((
ut32_t
)0x00100000

	)

7792 
	#ETH_DMABMR_RDP_16Bt
 ((
ut32_t
)0x00200000

	)

7793 
	#ETH_DMABMR_RDP_32Bt
 ((
ut32_t
)0x00400000

	)

7794 
	#ETH_DMABMR_RDP_4xPBL_4Bt
 ((
ut32_t
)0x01020000

	)

7795 
	#ETH_DMABMR_RDP_4xPBL_8Bt
 ((
ut32_t
)0x01040000

	)

7796 
	#ETH_DMABMR_RDP_4xPBL_16Bt
 ((
ut32_t
)0x01080000

	)

7797 
	#ETH_DMABMR_RDP_4xPBL_32Bt
 ((
ut32_t
)0x01100000

	)

7798 
	#ETH_DMABMR_RDP_4xPBL_64Bt
 ((
ut32_t
)0x01200000

	)

7799 
	#ETH_DMABMR_RDP_4xPBL_128Bt
 ((
ut32_t
)0x01400000

	)

7800 
	#ETH_DMABMR_FB
 ((
ut32_t
)0x00010000

	)

7801 
	#ETH_DMABMR_RTPR
 ((
ut32_t
)0x0000C000

	)

7802 
	#ETH_DMABMR_RTPR_1_1
 ((
ut32_t
)0x00000000

	)

7803 
	#ETH_DMABMR_RTPR_2_1
 ((
ut32_t
)0x00004000

	)

7804 
	#ETH_DMABMR_RTPR_3_1
 ((
ut32_t
)0x00008000

	)

7805 
	#ETH_DMABMR_RTPR_4_1
 ((
ut32_t
)0x0000C000

	)

7806 
	#ETH_DMABMR_PBL
 ((
ut32_t
)0x00003F00

	)

7807 
	#ETH_DMABMR_PBL_1Bt
 ((
ut32_t
)0x00000100

	)

7808 
	#ETH_DMABMR_PBL_2Bt
 ((
ut32_t
)0x00000200

	)

7809 
	#ETH_DMABMR_PBL_4Bt
 ((
ut32_t
)0x00000400

	)

7810 
	#ETH_DMABMR_PBL_8Bt
 ((
ut32_t
)0x00000800

	)

7811 
	#ETH_DMABMR_PBL_16Bt
 ((
ut32_t
)0x00001000

	)

7812 
	#ETH_DMABMR_PBL_32Bt
 ((
ut32_t
)0x00002000

	)

7813 
	#ETH_DMABMR_PBL_4xPBL_4Bt
 ((
ut32_t
)0x01000100

	)

7814 
	#ETH_DMABMR_PBL_4xPBL_8Bt
 ((
ut32_t
)0x01000200

	)

7815 
	#ETH_DMABMR_PBL_4xPBL_16Bt
 ((
ut32_t
)0x01000400

	)

7816 
	#ETH_DMABMR_PBL_4xPBL_32Bt
 ((
ut32_t
)0x01000800

	)

7817 
	#ETH_DMABMR_PBL_4xPBL_64Bt
 ((
ut32_t
)0x01001000

	)

7818 
	#ETH_DMABMR_PBL_4xPBL_128Bt
 ((
ut32_t
)0x01002000

	)

7819 
	#ETH_DMABMR_EDE
 ((
ut32_t
)0x00000080

	)

7820 
	#ETH_DMABMR_DSL
 ((
ut32_t
)0x0000007C

	)

7821 
	#ETH_DMABMR_DA
 ((
ut32_t
)0x00000002

	)

7822 
	#ETH_DMABMR_SR
 ((
ut32_t
)0x00000001

	)

7825 
	#ETH_DMATPDR_TPD
 ((
ut32_t
)0xFFFFFFFF

	)

7828 
	#ETH_DMARPDR_RPD
 ((
ut32_t
)0xFFFFFFFF

	)

7831 
	#ETH_DMARDLAR_SRL
 ((
ut32_t
)0xFFFFFFFF

	)

7834 
	#ETH_DMATDLAR_STL
 ((
ut32_t
)0xFFFFFFFF

	)

7837 
	#ETH_DMASR_TSTS
 ((
ut32_t
)0x20000000

	)

7838 
	#ETH_DMASR_PMTS
 ((
ut32_t
)0x10000000

	)

7839 
	#ETH_DMASR_MMCS
 ((
ut32_t
)0x08000000

	)

7840 
	#ETH_DMASR_EBS
 ((
ut32_t
)0x03800000

	)

7842 
	#ETH_DMASR_EBS_DescAcss
 ((
ut32_t
)0x02000000

	)

7843 
	#ETH_DMASR_EBS_RdTnsf
 ((
ut32_t
)0x01000000

	)

7844 
	#ETH_DMASR_EBS_DaTnsfTx
 ((
ut32_t
)0x00800000

	)

7845 
	#ETH_DMASR_TPS
 ((
ut32_t
)0x00700000

	)

7846 
	#ETH_DMASR_TPS_Stݳd
 ((
ut32_t
)0x00000000

	)

7847 
	#ETH_DMASR_TPS_Fchg
 ((
ut32_t
)0x00100000

	)

7848 
	#ETH_DMASR_TPS_Wag
 ((
ut32_t
)0x00200000

	)

7849 
	#ETH_DMASR_TPS_Rdg
 ((
ut32_t
)0x00300000

	)

7850 
	#ETH_DMASR_TPS_Suded
 ((
ut32_t
)0x00600000

	)

7851 
	#ETH_DMASR_TPS_Closg
 ((
ut32_t
)0x00700000

	)

7852 
	#ETH_DMASR_RPS
 ((
ut32_t
)0x000E0000

	)

7853 
	#ETH_DMASR_RPS_Stݳd
 ((
ut32_t
)0x00000000

	)

7854 
	#ETH_DMASR_RPS_Fchg
 ((
ut32_t
)0x00020000

	)

7855 
	#ETH_DMASR_RPS_Wag
 ((
ut32_t
)0x00060000

	)

7856 
	#ETH_DMASR_RPS_Suded
 ((
ut32_t
)0x00080000

	)

7857 
	#ETH_DMASR_RPS_Closg
 ((
ut32_t
)0x000A0000

	)

7858 
	#ETH_DMASR_RPS_Queug
 ((
ut32_t
)0x000E0000

	)

7859 
	#ETH_DMASR_NIS
 ((
ut32_t
)0x00010000

	)

7860 
	#ETH_DMASR_AIS
 ((
ut32_t
)0x00008000

	)

7861 
	#ETH_DMASR_ERS
 ((
ut32_t
)0x00004000

	)

7862 
	#ETH_DMASR_FBES
 ((
ut32_t
)0x00002000

	)

7863 
	#ETH_DMASR_ETS
 ((
ut32_t
)0x00000400

	)

7864 
	#ETH_DMASR_RWTS
 ((
ut32_t
)0x00000200

	)

7865 
	#ETH_DMASR_RPSS
 ((
ut32_t
)0x00000100

	)

7866 
	#ETH_DMASR_RBUS
 ((
ut32_t
)0x00000080

	)

7867 
	#ETH_DMASR_RS
 ((
ut32_t
)0x00000040

	)

7868 
	#ETH_DMASR_TUS
 ((
ut32_t
)0x00000020

	)

7869 
	#ETH_DMASR_ROS
 ((
ut32_t
)0x00000010

	)

7870 
	#ETH_DMASR_TJTS
 ((
ut32_t
)0x00000008

	)

7871 
	#ETH_DMASR_TBUS
 ((
ut32_t
)0x00000004

	)

7872 
	#ETH_DMASR_TPSS
 ((
ut32_t
)0x00000002

	)

7873 
	#ETH_DMASR_TS
 ((
ut32_t
)0x00000001

	)

7876 
	#ETH_DMAOMR_DTCEFD
 ((
ut32_t
)0x04000000

	)

7877 
	#ETH_DMAOMR_RSF
 ((
ut32_t
)0x02000000

	)

7878 
	#ETH_DMAOMR_DFRF
 ((
ut32_t
)0x01000000

	)

7879 
	#ETH_DMAOMR_TSF
 ((
ut32_t
)0x00200000

	)

7880 
	#ETH_DMAOMR_FTF
 ((
ut32_t
)0x00100000

	)

7881 
	#ETH_DMAOMR_TTC
 ((
ut32_t
)0x0001C000

	)

7882 
	#ETH_DMAOMR_TTC_64Bys
 ((
ut32_t
)0x00000000

	)

7883 
	#ETH_DMAOMR_TTC_128Bys
 ((
ut32_t
)0x00004000

	)

7884 
	#ETH_DMAOMR_TTC_192Bys
 ((
ut32_t
)0x00008000

	)

7885 
	#ETH_DMAOMR_TTC_256Bys
 ((
ut32_t
)0x0000C000

	)

7886 
	#ETH_DMAOMR_TTC_40Bys
 ((
ut32_t
)0x00010000

	)

7887 
	#ETH_DMAOMR_TTC_32Bys
 ((
ut32_t
)0x00014000

	)

7888 
	#ETH_DMAOMR_TTC_24Bys
 ((
ut32_t
)0x00018000

	)

7889 
	#ETH_DMAOMR_TTC_16Bys
 ((
ut32_t
)0x0001C000

	)

7890 
	#ETH_DMAOMR_ST
 ((
ut32_t
)0x00002000

	)

7891 
	#ETH_DMAOMR_FEF
 ((
ut32_t
)0x00000080

	)

7892 
	#ETH_DMAOMR_FUGF
 ((
ut32_t
)0x00000040

	)

7893 
	#ETH_DMAOMR_RTC
 ((
ut32_t
)0x00000018

	)

7894 
	#ETH_DMAOMR_RTC_64Bys
 ((
ut32_t
)0x00000000

	)

7895 
	#ETH_DMAOMR_RTC_32Bys
 ((
ut32_t
)0x00000008

	)

7896 
	#ETH_DMAOMR_RTC_96Bys
 ((
ut32_t
)0x00000010

	)

7897 
	#ETH_DMAOMR_RTC_128Bys
 ((
ut32_t
)0x00000018

	)

7898 
	#ETH_DMAOMR_OSF
 ((
ut32_t
)0x00000004

	)

7899 
	#ETH_DMAOMR_SR
 ((
ut32_t
)0x00000002

	)

7902 
	#ETH_DMAIER_NISE
 ((
ut32_t
)0x00010000

	)

7903 
	#ETH_DMAIER_AISE
 ((
ut32_t
)0x00008000

	)

7904 
	#ETH_DMAIER_ERIE
 ((
ut32_t
)0x00004000

	)

7905 
	#ETH_DMAIER_FBEIE
 ((
ut32_t
)0x00002000

	)

7906 
	#ETH_DMAIER_ETIE
 ((
ut32_t
)0x00000400

	)

7907 
	#ETH_DMAIER_RWTIE
 ((
ut32_t
)0x00000200

	)

7908 
	#ETH_DMAIER_RPSIE
 ((
ut32_t
)0x00000100

	)

7909 
	#ETH_DMAIER_RBUIE
 ((
ut32_t
)0x00000080

	)

7910 
	#ETH_DMAIER_RIE
 ((
ut32_t
)0x00000040

	)

7911 
	#ETH_DMAIER_TUIE
 ((
ut32_t
)0x00000020

	)

7912 
	#ETH_DMAIER_ROIE
 ((
ut32_t
)0x00000010

	)

7913 
	#ETH_DMAIER_TJTIE
 ((
ut32_t
)0x00000008

	)

7914 
	#ETH_DMAIER_TBUIE
 ((
ut32_t
)0x00000004

	)

7915 
	#ETH_DMAIER_TPSIE
 ((
ut32_t
)0x00000002

	)

7916 
	#ETH_DMAIER_TIE
 ((
ut32_t
)0x00000001

	)

7919 
	#ETH_DMAMFBOCR_OFOC
 ((
ut32_t
)0x10000000

	)

7920 
	#ETH_DMAMFBOCR_MFA
 ((
ut32_t
)0x0FFE0000

	)

7921 
	#ETH_DMAMFBOCR_OMFC
 ((
ut32_t
)0x00010000

	)

7922 
	#ETH_DMAMFBOCR_MFC
 ((
ut32_t
)0x0000FFFF

	)

7925 
	#ETH_DMACHTDR_HTDAP
 ((
ut32_t
)0xFFFFFFFF

	)

7928 
	#ETH_DMACHRDR_HRDAP
 ((
ut32_t
)0xFFFFFFFF

	)

7931 
	#ETH_DMACHTBAR_HTBAP
 ((
ut32_t
)0xFFFFFFFF

	)

7934 
	#ETH_DMACHRBAR_HRBAP
 ((
ut32_t
)0xFFFFFFFF

	)

7942 
	#USB_OTG_GOTGCTL_SRQSCS
 ((
ut32_t
)0x00000001

	)

7943 
	#USB_OTG_GOTGCTL_SRQ
 ((
ut32_t
)0x00000002

	)

7944 
	#USB_OTG_GOTGCTL_HNGSCS
 ((
ut32_t
)0x00000100

	)

7945 
	#USB_OTG_GOTGCTL_HNPRQ
 ((
ut32_t
)0x00000200

	)

7946 
	#USB_OTG_GOTGCTL_HSHNPEN
 ((
ut32_t
)0x00000400

	)

7947 
	#USB_OTG_GOTGCTL_DHNPEN
 ((
ut32_t
)0x00000800

	)

7948 
	#USB_OTG_GOTGCTL_CIDSTS
 ((
ut32_t
)0x00010000

	)

7949 
	#USB_OTG_GOTGCTL_DBCT
 ((
ut32_t
)0x00020000

	)

7950 
	#USB_OTG_GOTGCTL_ASVLD
 ((
ut32_t
)0x00040000

	)

7951 
	#USB_OTG_GOTGCTL_BSVLD
 ((
ut32_t
)0x00080000

	)

7955 
	#USB_OTG_HCFG_FSLSPCS
 ((
ut32_t
)0x00000003

	)

7956 
	#USB_OTG_HCFG_FSLSPCS_0
 ((
ut32_t
)0x00000001

	)

7957 
	#USB_OTG_HCFG_FSLSPCS_1
 ((
ut32_t
)0x00000002

	)

7958 
	#USB_OTG_HCFG_FSLSS
 ((
ut32_t
)0x00000004

	)

7962 
	#USB_OTG_DCFG_DSPD
 ((
ut32_t
)0x00000003

	)

7963 
	#USB_OTG_DCFG_DSPD_0
 ((
ut32_t
)0x00000001

	)

7964 
	#USB_OTG_DCFG_DSPD_1
 ((
ut32_t
)0x00000002

	)

7965 
	#USB_OTG_DCFG_NZLSOHSK
 ((
ut32_t
)0x00000004

	)

7967 
	#USB_OTG_DCFG_DAD
 ((
ut32_t
)0x000007F0

	)

7968 
	#USB_OTG_DCFG_DAD_0
 ((
ut32_t
)0x00000010

	)

7969 
	#USB_OTG_DCFG_DAD_1
 ((
ut32_t
)0x00000020

	)

7970 
	#USB_OTG_DCFG_DAD_2
 ((
ut32_t
)0x00000040

	)

7971 
	#USB_OTG_DCFG_DAD_3
 ((
ut32_t
)0x00000080

	)

7972 
	#USB_OTG_DCFG_DAD_4
 ((
ut32_t
)0x00000100

	)

7973 
	#USB_OTG_DCFG_DAD_5
 ((
ut32_t
)0x00000200

	)

7974 
	#USB_OTG_DCFG_DAD_6
 ((
ut32_t
)0x00000400

	)

7976 
	#USB_OTG_DCFG_PFIVL
 ((
ut32_t
)0x00001800

	)

7977 
	#USB_OTG_DCFG_PFIVL_0
 ((
ut32_t
)0x00000800

	)

7978 
	#USB_OTG_DCFG_PFIVL_1
 ((
ut32_t
)0x00001000

	)

7980 
	#USB_OTG_DCFG_PERSCHIVL
 ((
ut32_t
)0x03000000

	)

7981 
	#USB_OTG_DCFG_PERSCHIVL_0
 ((
ut32_t
)0x01000000

	)

7982 
	#USB_OTG_DCFG_PERSCHIVL_1
 ((
ut32_t
)0x02000000

	)

7985 
	#USB_OTG_PCGCR_STPPCLK
 ((
ut32_t
)0x00000001

	)

7986 
	#USB_OTG_PCGCR_GATEHCLK
 ((
ut32_t
)0x00000002

	)

7987 
	#USB_OTG_PCGCR_PHYSUSP
 ((
ut32_t
)0x00000010

	)

7990 
	#USB_OTG_GOTGINT_SEDET
 ((
ut32_t
)0x00000004

	)

7991 
	#USB_OTG_GOTGINT_SRSSCHG
 ((
ut32_t
)0x00000100

	)

7992 
	#USB_OTG_GOTGINT_HNSSCHG
 ((
ut32_t
)0x00000200

	)

7993 
	#USB_OTG_GOTGINT_HNGDET
 ((
ut32_t
)0x00020000

	)

7994 
	#USB_OTG_GOTGINT_ADTOCHG
 ((
ut32_t
)0x00040000

	)

7995 
	#USB_OTG_GOTGINT_DBCDNE
 ((
ut32_t
)0x00080000

	)

7998 
	#USB_OTG_DCTL_RWUSIG
 ((
ut32_t
)0x00000001

	)

7999 
	#USB_OTG_DCTL_SDIS
 ((
ut32_t
)0x00000002

	)

8000 
	#USB_OTG_DCTL_GINSTS
 ((
ut32_t
)0x00000004

	)

8001 
	#USB_OTG_DCTL_GONSTS
 ((
ut32_t
)0x00000008

	)

8003 
	#USB_OTG_DCTL_TCTL
 ((
ut32_t
)0x00000070

	)

8004 
	#USB_OTG_DCTL_TCTL_0
 ((
ut32_t
)0x00000010

	)

8005 
	#USB_OTG_DCTL_TCTL_1
 ((
ut32_t
)0x00000020

	)

8006 
	#USB_OTG_DCTL_TCTL_2
 ((
ut32_t
)0x00000040

	)

8007 
	#USB_OTG_DCTL_SGINAK
 ((
ut32_t
)0x00000080

	)

8008 
	#USB_OTG_DCTL_CGINAK
 ((
ut32_t
)0x00000100

	)

8009 
	#USB_OTG_DCTL_SGONAK
 ((
ut32_t
)0x00000200

	)

8010 
	#USB_OTG_DCTL_CGONAK
 ((
ut32_t
)0x00000400

	)

8011 
	#USB_OTG_DCTL_POPRGDNE
 ((
ut32_t
)0x00000800

	)

8014 
	#USB_OTG_HFIR_FRIVL
 ((
ut32_t
)0x0000FFFF

	)

8017 
	#USB_OTG_HFNUM_FRNUM
 ((
ut32_t
)0x0000FFFF

	)

8018 
	#USB_OTG_HFNUM_FTREM
 ((
ut32_t
)0xFFFF0000

	)

8021 
	#USB_OTG_DSTS_SUSPSTS
 ((
ut32_t
)0x00000001

	)

8023 
	#USB_OTG_DSTS_ENUMSPD
 ((
ut32_t
)0x00000006

	)

8024 
	#USB_OTG_DSTS_ENUMSPD_0
 ((
ut32_t
)0x00000002

	)

8025 
	#USB_OTG_DSTS_ENUMSPD_1
 ((
ut32_t
)0x00000004

	)

8026 
	#USB_OTG_DSTS_EERR
 ((
ut32_t
)0x00000008

	)

8027 
	#USB_OTG_DSTS_FNSOF
 ((
ut32_t
)0x003FFF00

	)

8030 
	#USB_OTG_GAHBCFG_GINT
 ((
ut32_t
)0x00000001

	)

8032 
	#USB_OTG_GAHBCFG_HBSTLEN
 ((
ut32_t
)0x0000001E

	)

8033 
	#USB_OTG_GAHBCFG_HBSTLEN_0
 ((
ut32_t
)0x00000002

	)

8034 
	#USB_OTG_GAHBCFG_HBSTLEN_1
 ((
ut32_t
)0x00000004

	)

8035 
	#USB_OTG_GAHBCFG_HBSTLEN_2
 ((
ut32_t
)0x00000008

	)

8036 
	#USB_OTG_GAHBCFG_HBSTLEN_3
 ((
ut32_t
)0x00000010

	)

8037 
	#USB_OTG_GAHBCFG_DMAEN
 ((
ut32_t
)0x00000020

	)

8038 
	#USB_OTG_GAHBCFG_TXFELVL
 ((
ut32_t
)0x00000080

	)

8039 
	#USB_OTG_GAHBCFG_PTXFELVL
 ((
ut32_t
)0x00000100

	)

8043 
	#USB_OTG_GUSBCFG_TOCAL
 ((
ut32_t
)0x00000007

	)

8044 
	#USB_OTG_GUSBCFG_TOCAL_0
 ((
ut32_t
)0x00000001

	)

8045 
	#USB_OTG_GUSBCFG_TOCAL_1
 ((
ut32_t
)0x00000002

	)

8046 
	#USB_OTG_GUSBCFG_TOCAL_2
 ((
ut32_t
)0x00000004

	)

8047 
	#USB_OTG_GUSBCFG_PHYSEL
 ((
ut32_t
)0x00000040

	)

8048 
	#USB_OTG_GUSBCFG_SRPCAP
 ((
ut32_t
)0x00000100

	)

8049 
	#USB_OTG_GUSBCFG_HNPCAP
 ((
ut32_t
)0x00000200

	)

8051 
	#USB_OTG_GUSBCFG_TRDT
 ((
ut32_t
)0x00003C00

	)

8052 
	#USB_OTG_GUSBCFG_TRDT_0
 ((
ut32_t
)0x00000400

	)

8053 
	#USB_OTG_GUSBCFG_TRDT_1
 ((
ut32_t
)0x00000800

	)

8054 
	#USB_OTG_GUSBCFG_TRDT_2
 ((
ut32_t
)0x00001000

	)

8055 
	#USB_OTG_GUSBCFG_TRDT_3
 ((
ut32_t
)0x00002000

	)

8056 
	#USB_OTG_GUSBCFG_PHYLPCS
 ((
ut32_t
)0x00008000

	)

8057 
	#USB_OTG_GUSBCFG_ULPIFSLS
 ((
ut32_t
)0x00020000

	)

8058 
	#USB_OTG_GUSBCFG_ULPIAR
 ((
ut32_t
)0x00040000

	)

8059 
	#USB_OTG_GUSBCFG_ULPICSM
 ((
ut32_t
)0x00080000

	)

8060 
	#USB_OTG_GUSBCFG_ULPIEVBUSD
 ((
ut32_t
)0x00100000

	)

8061 
	#USB_OTG_GUSBCFG_ULPIEVBUSI
 ((
ut32_t
)0x00200000

	)

8062 
	#USB_OTG_GUSBCFG_TSDPS
 ((
ut32_t
)0x00400000

	)

8063 
	#USB_OTG_GUSBCFG_PCCI
 ((
ut32_t
)0x00800000

	)

8064 
	#USB_OTG_GUSBCFG_PTCI
 ((
ut32_t
)0x01000000

	)

8065 
	#USB_OTG_GUSBCFG_ULPIIPD
 ((
ut32_t
)0x02000000

	)

8066 
	#USB_OTG_GUSBCFG_FHMOD
 ((
ut32_t
)0x20000000

	)

8067 
	#USB_OTG_GUSBCFG_FDMOD
 ((
ut32_t
)0x40000000

	)

8068 
	#USB_OTG_GUSBCFG_CTXPKT
 ((
ut32_t
)0x80000000

	)

8071 
	#USB_OTG_GRSTCTL_CSRST
 ((
ut32_t
)0x00000001

	)

8072 
	#USB_OTG_GRSTCTL_HSRST
 ((
ut32_t
)0x00000002

	)

8073 
	#USB_OTG_GRSTCTL_FCRST
 ((
ut32_t
)0x00000004

	)

8074 
	#USB_OTG_GRSTCTL_RXFFLSH
 ((
ut32_t
)0x00000010

	)

8075 
	#USB_OTG_GRSTCTL_TXFFLSH
 ((
ut32_t
)0x00000020

	)

8077 
	#USB_OTG_GRSTCTL_TXFNUM
 ((
ut32_t
)0x000007C0

	)

8078 
	#USB_OTG_GRSTCTL_TXFNUM_0
 ((
ut32_t
)0x00000040

	)

8079 
	#USB_OTG_GRSTCTL_TXFNUM_1
 ((
ut32_t
)0x00000080

	)

8080 
	#USB_OTG_GRSTCTL_TXFNUM_2
 ((
ut32_t
)0x00000100

	)

8081 
	#USB_OTG_GRSTCTL_TXFNUM_3
 ((
ut32_t
)0x00000200

	)

8082 
	#USB_OTG_GRSTCTL_TXFNUM_4
 ((
ut32_t
)0x00000400

	)

8083 
	#USB_OTG_GRSTCTL_DMAREQ
 ((
ut32_t
)0x40000000

	)

8084 
	#USB_OTG_GRSTCTL_AHBIDL
 ((
ut32_t
)0x80000000

	)

8087 
	#USB_OTG_DIEPMSK_XFRCM
 ((
ut32_t
)0x00000001

	)

8088 
	#USB_OTG_DIEPMSK_EPDM
 ((
ut32_t
)0x00000002

	)

8089 
	#USB_OTG_DIEPMSK_TOM
 ((
ut32_t
)0x00000008

	)

8090 
	#USB_OTG_DIEPMSK_ITTXFEMSK
 ((
ut32_t
)0x00000010

	)

8091 
	#USB_OTG_DIEPMSK_INEPNMM
 ((
ut32_t
)0x00000020

	)

8092 
	#USB_OTG_DIEPMSK_INEPNEM
 ((
ut32_t
)0x00000040

	)

8093 
	#USB_OTG_DIEPMSK_TXFURM
 ((
ut32_t
)0x00000100

	)

8094 
	#USB_OTG_DIEPMSK_BIM
 ((
ut32_t
)0x00000200

	)

8097 
	#USB_OTG_HPTXSTS_PTXFSAVL
 ((
ut32_t
)0x0000FFFF

	)

8099 
	#USB_OTG_HPTXSTS_PTXQSAV
 ((
ut32_t
)0x00FF0000

	)

8100 
	#USB_OTG_HPTXSTS_PTXQSAV_0
 ((
ut32_t
)0x00010000

	)

8101 
	#USB_OTG_HPTXSTS_PTXQSAV_1
 ((
ut32_t
)0x00020000

	)

8102 
	#USB_OTG_HPTXSTS_PTXQSAV_2
 ((
ut32_t
)0x00040000

	)

8103 
	#USB_OTG_HPTXSTS_PTXQSAV_3
 ((
ut32_t
)0x00080000

	)

8104 
	#USB_OTG_HPTXSTS_PTXQSAV_4
 ((
ut32_t
)0x00100000

	)

8105 
	#USB_OTG_HPTXSTS_PTXQSAV_5
 ((
ut32_t
)0x00200000

	)

8106 
	#USB_OTG_HPTXSTS_PTXQSAV_6
 ((
ut32_t
)0x00400000

	)

8107 
	#USB_OTG_HPTXSTS_PTXQSAV_7
 ((
ut32_t
)0x00800000

	)

8109 
	#USB_OTG_HPTXSTS_PTXQTOP
 ((
ut32_t
)0xFF000000

	)

8110 
	#USB_OTG_HPTXSTS_PTXQTOP_0
 ((
ut32_t
)0x01000000

	)

8111 
	#USB_OTG_HPTXSTS_PTXQTOP_1
 ((
ut32_t
)0x02000000

	)

8112 
	#USB_OTG_HPTXSTS_PTXQTOP_2
 ((
ut32_t
)0x04000000

	)

8113 
	#USB_OTG_HPTXSTS_PTXQTOP_3
 ((
ut32_t
)0x08000000

	)

8114 
	#USB_OTG_HPTXSTS_PTXQTOP_4
 ((
ut32_t
)0x10000000

	)

8115 
	#USB_OTG_HPTXSTS_PTXQTOP_5
 ((
ut32_t
)0x20000000

	)

8116 
	#USB_OTG_HPTXSTS_PTXQTOP_6
 ((
ut32_t
)0x40000000

	)

8117 
	#USB_OTG_HPTXSTS_PTXQTOP_7
 ((
ut32_t
)0x80000000

	)

8120 
	#USB_OTG_HAINT_HAINT
 ((
ut32_t
)0x0000FFFF

	)

8123 
	#USB_OTG_DOEPMSK_XFRCM
 ((
ut32_t
)0x00000001

	)

8124 
	#USB_OTG_DOEPMSK_EPDM
 ((
ut32_t
)0x00000002

	)

8125 
	#USB_OTG_DOEPMSK_STUPM
 ((
ut32_t
)0x00000008

	)

8126 
	#USB_OTG_DOEPMSK_OTEPDM
 ((
ut32_t
)0x00000010

	)

8127 
	#USB_OTG_DOEPMSK_B2BSTUP
 ((
ut32_t
)0x00000040

	)

8128 
	#USB_OTG_DOEPMSK_OPEM
 ((
ut32_t
)0x00000100

	)

8129 
	#USB_OTG_DOEPMSK_BOIM
 ((
ut32_t
)0x00000200

	)

8132 
	#USB_OTG_GINTSTS_CMOD
 ((
ut32_t
)0x00000001

	)

8133 
	#USB_OTG_GINTSTS_MMIS
 ((
ut32_t
)0x00000002

	)

8134 
	#USB_OTG_GINTSTS_OTGINT
 ((
ut32_t
)0x00000004

	)

8135 
	#USB_OTG_GINTSTS_SOF
 ((
ut32_t
)0x00000008

	)

8136 
	#USB_OTG_GINTSTS_RXFLVL
 ((
ut32_t
)0x00000010

	)

8137 
	#USB_OTG_GINTSTS_NPTXFE
 ((
ut32_t
)0x00000020

	)

8138 
	#USB_OTG_GINTSTS_GINAKEFF
 ((
ut32_t
)0x00000040

	)

8139 
	#USB_OTG_GINTSTS_BOUTNAKEFF
 ((
ut32_t
)0x00000080

	)

8140 
	#USB_OTG_GINTSTS_ESUSP
 ((
ut32_t
)0x00000400

	)

8141 
	#USB_OTG_GINTSTS_USBSUSP
 ((
ut32_t
)0x00000800

	)

8142 
	#USB_OTG_GINTSTS_USBRST
 ((
ut32_t
)0x00001000

	)

8143 
	#USB_OTG_GINTSTS_ENUMDNE
 ((
ut32_t
)0x00002000

	)

8144 
	#USB_OTG_GINTSTS_ISOODRP
 ((
ut32_t
)0x00004000

	)

8145 
	#USB_OTG_GINTSTS_EOPF
 ((
ut32_t
)0x00008000

	)

8146 
	#USB_OTG_GINTSTS_IEPINT
 ((
ut32_t
)0x00040000

	)

8147 
	#USB_OTG_GINTSTS_OEPINT
 ((
ut32_t
)0x00080000

	)

8148 
	#USB_OTG_GINTSTS_IISOIXFR
 ((
ut32_t
)0x00100000

	)

8149 
	#USB_OTG_GINTSTS_PXFR_INCOMPISOOUT
 ((
ut32_t
)0x00200000

	)

8150 
	#USB_OTG_GINTSTS_DATAFSUSP
 ((
ut32_t
)0x00400000

	)

8151 
	#USB_OTG_GINTSTS_HPRTINT
 ((
ut32_t
)0x01000000

	)

8152 
	#USB_OTG_GINTSTS_HCINT
 ((
ut32_t
)0x02000000

	)

8153 
	#USB_OTG_GINTSTS_PTXFE
 ((
ut32_t
)0x04000000

	)

8154 
	#USB_OTG_GINTSTS_CIDSCHG
 ((
ut32_t
)0x10000000

	)

8155 
	#USB_OTG_GINTSTS_DISCINT
 ((
ut32_t
)0x20000000

	)

8156 
	#USB_OTG_GINTSTS_SRQINT
 ((
ut32_t
)0x40000000

	)

8157 
	#USB_OTG_GINTSTS_WKUINT
 ((
ut32_t
)0x80000000

	)

8160 
	#USB_OTG_GINTMSK_MMISM
 ((
ut32_t
)0x00000002

	)

8161 
	#USB_OTG_GINTMSK_OTGINT
 ((
ut32_t
)0x00000004

	)

8162 
	#USB_OTG_GINTMSK_SOFM
 ((
ut32_t
)0x00000008

	)

8163 
	#USB_OTG_GINTMSK_RXFLVLM
 ((
ut32_t
)0x00000010

	)

8164 
	#USB_OTG_GINTMSK_NPTXFEM
 ((
ut32_t
)0x00000020

	)

8165 
	#USB_OTG_GINTMSK_GINAKEFFM
 ((
ut32_t
)0x00000040

	)

8166 
	#USB_OTG_GINTMSK_GONAKEFFM
 ((
ut32_t
)0x00000080

	)

8167 
	#USB_OTG_GINTMSK_ESUSPM
 ((
ut32_t
)0x00000400

	)

8168 
	#USB_OTG_GINTMSK_USBSUSPM
 ((
ut32_t
)0x00000800

	)

8169 
	#USB_OTG_GINTMSK_USBRST
 ((
ut32_t
)0x00001000

	)

8170 
	#USB_OTG_GINTMSK_ENUMDNEM
 ((
ut32_t
)0x00002000

	)

8171 
	#USB_OTG_GINTMSK_ISOODRPM
 ((
ut32_t
)0x00004000

	)

8172 
	#USB_OTG_GINTMSK_EOPFM
 ((
ut32_t
)0x00008000

	)

8173 
	#USB_OTG_GINTMSK_EPMISM
 ((
ut32_t
)0x00020000

	)

8174 
	#USB_OTG_GINTMSK_IEPINT
 ((
ut32_t
)0x00040000

	)

8175 
	#USB_OTG_GINTMSK_OEPINT
 ((
ut32_t
)0x00080000

	)

8176 
	#USB_OTG_GINTMSK_IISOIXFRM
 ((
ut32_t
)0x00100000

	)

8177 
	#USB_OTG_GINTMSK_PXFRM_IISOOXFRM
 ((
ut32_t
)0x00200000

	)

8178 
	#USB_OTG_GINTMSK_FSUSPM
 ((
ut32_t
)0x00400000

	)

8179 
	#USB_OTG_GINTMSK_PRTIM
 ((
ut32_t
)0x01000000

	)

8180 
	#USB_OTG_GINTMSK_HCIM
 ((
ut32_t
)0x02000000

	)

8181 
	#USB_OTG_GINTMSK_PTXFEM
 ((
ut32_t
)0x04000000

	)

8182 
	#USB_OTG_GINTMSK_CIDSCHGM
 ((
ut32_t
)0x10000000

	)

8183 
	#USB_OTG_GINTMSK_DISCINT
 ((
ut32_t
)0x20000000

	)

8184 
	#USB_OTG_GINTMSK_SRQIM
 ((
ut32_t
)0x40000000

	)

8185 
	#USB_OTG_GINTMSK_WUIM
 ((
ut32_t
)0x80000000

	)

8188 
	#USB_OTG_DAINT_IEPINT
 ((
ut32_t
)0x0000FFFF

	)

8189 
	#USB_OTG_DAINT_OEPINT
 ((
ut32_t
)0xFFFF0000

	)

8192 
	#USB_OTG_HAINTMSK_HAINTM
 ((
ut32_t
)0x0000FFFF

	)

8195 
	#USB_OTG_GRXSTSP_EPNUM
 ((
ut32_t
)0x0000000F

	)

8196 
	#USB_OTG_GRXSTSP_BCNT
 ((
ut32_t
)0x00007FF0

	)

8197 
	#USB_OTG_GRXSTSP_DPID
 ((
ut32_t
)0x00018000

	)

8198 
	#USB_OTG_GRXSTSP_PKTSTS
 ((
ut32_t
)0x001E0000

	)

8201 
	#USB_OTG_DAINTMSK_IEPM
 ((
ut32_t
)0x0000FFFF

	)

8202 
	#USB_OTG_DAINTMSK_OEPM
 ((
ut32_t
)0xFFFF0000

	)

8206 
	#USB_OTG_CHNUM
 ((
ut32_t
)0x0000000F

	)

8207 
	#USB_OTG_CHNUM_0
 ((
ut32_t
)0x00000001

	)

8208 
	#USB_OTG_CHNUM_1
 ((
ut32_t
)0x00000002

	)

8209 
	#USB_OTG_CHNUM_2
 ((
ut32_t
)0x00000004

	)

8210 
	#USB_OTG_CHNUM_3
 ((
ut32_t
)0x00000008

	)

8211 
	#USB_OTG_BCNT
 ((
ut32_t
)0x00007FF0

	)

8213 
	#USB_OTG_DPID
 ((
ut32_t
)0x00018000

	)

8214 
	#USB_OTG_DPID_0
 ((
ut32_t
)0x00008000

	)

8215 
	#USB_OTG_DPID_1
 ((
ut32_t
)0x00010000

	)

8217 
	#USB_OTG_PKTSTS
 ((
ut32_t
)0x001E0000

	)

8218 
	#USB_OTG_PKTSTS_0
 ((
ut32_t
)0x00020000

	)

8219 
	#USB_OTG_PKTSTS_1
 ((
ut32_t
)0x00040000

	)

8220 
	#USB_OTG_PKTSTS_2
 ((
ut32_t
)0x00080000

	)

8221 
	#USB_OTG_PKTSTS_3
 ((
ut32_t
)0x00100000

	)

8223 
	#USB_OTG_EPNUM
 ((
ut32_t
)0x0000000F

	)

8224 
	#USB_OTG_EPNUM_0
 ((
ut32_t
)0x00000001

	)

8225 
	#USB_OTG_EPNUM_1
 ((
ut32_t
)0x00000002

	)

8226 
	#USB_OTG_EPNUM_2
 ((
ut32_t
)0x00000004

	)

8227 
	#USB_OTG_EPNUM_3
 ((
ut32_t
)0x00000008

	)

8229 
	#USB_OTG_FRMNUM
 ((
ut32_t
)0x01E00000

	)

8230 
	#USB_OTG_FRMNUM_0
 ((
ut32_t
)0x00200000

	)

8231 
	#USB_OTG_FRMNUM_1
 ((
ut32_t
)0x00400000

	)

8232 
	#USB_OTG_FRMNUM_2
 ((
ut32_t
)0x00800000

	)

8233 
	#USB_OTG_FRMNUM_3
 ((
ut32_t
)0x01000000

	)

8237 
	#USB_OTG_CHNUM
 ((
ut32_t
)0x0000000F

	)

8238 
	#USB_OTG_CHNUM_0
 ((
ut32_t
)0x00000001

	)

8239 
	#USB_OTG_CHNUM_1
 ((
ut32_t
)0x00000002

	)

8240 
	#USB_OTG_CHNUM_2
 ((
ut32_t
)0x00000004

	)

8241 
	#USB_OTG_CHNUM_3
 ((
ut32_t
)0x00000008

	)

8242 
	#USB_OTG_BCNT
 ((
ut32_t
)0x00007FF0

	)

8244 
	#USB_OTG_DPID
 ((
ut32_t
)0x00018000

	)

8245 
	#USB_OTG_DPID_0
 ((
ut32_t
)0x00008000

	)

8246 
	#USB_OTG_DPID_1
 ((
ut32_t
)0x00010000

	)

8248 
	#USB_OTG_PKTSTS
 ((
ut32_t
)0x001E0000

	)

8249 
	#USB_OTG_PKTSTS_0
 ((
ut32_t
)0x00020000

	)

8250 
	#USB_OTG_PKTSTS_1
 ((
ut32_t
)0x00040000

	)

8251 
	#USB_OTG_PKTSTS_2
 ((
ut32_t
)0x00080000

	)

8252 
	#USB_OTG_PKTSTS_3
 ((
ut32_t
)0x00100000

	)

8254 
	#USB_OTG_EPNUM
 ((
ut32_t
)0x0000000F

	)

8255 
	#USB_OTG_EPNUM_0
 ((
ut32_t
)0x00000001

	)

8256 
	#USB_OTG_EPNUM_1
 ((
ut32_t
)0x00000002

	)

8257 
	#USB_OTG_EPNUM_2
 ((
ut32_t
)0x00000004

	)

8258 
	#USB_OTG_EPNUM_3
 ((
ut32_t
)0x00000008

	)

8260 
	#USB_OTG_FRMNUM
 ((
ut32_t
)0x01E00000

	)

8261 
	#USB_OTG_FRMNUM_0
 ((
ut32_t
)0x00200000

	)

8262 
	#USB_OTG_FRMNUM_1
 ((
ut32_t
)0x00400000

	)

8263 
	#USB_OTG_FRMNUM_2
 ((
ut32_t
)0x00800000

	)

8264 
	#USB_OTG_FRMNUM_3
 ((
ut32_t
)0x01000000

	)

8267 
	#USB_OTG_GRXFSIZ_RXFD
 ((
ut32_t
)0x0000FFFF

	)

8270 
	#USB_OTG_DVBUSDIS_VBUSDT
 ((
ut32_t
)0x0000FFFF

	)

8273 
	#USB_OTG_NPTXFSA
 ((
ut32_t
)0x0000FFFF

	)

8274 
	#USB_OTG_NPTXFD
 ((
ut32_t
)0xFFFF0000

	)

8275 
	#USB_OTG_TX0FSA
 ((
ut32_t
)0x0000FFFF

	)

8276 
	#USB_OTG_TX0FD
 ((
ut32_t
)0xFFFF0000

	)

8279 
	#USB_OTG_DVBUSPULSE_DVBUSP
 ((
ut32_t
)0x00000FFF

	)

8282 
	#USB_OTG_GNPTXSTS_NPTXFSAV
 ((
ut32_t
)0x0000FFFF

	)

8284 
	#USB_OTG_GNPTXSTS_NPTQXSAV
 ((
ut32_t
)0x00FF0000

	)

8285 
	#USB_OTG_GNPTXSTS_NPTQXSAV_0
 ((
ut32_t
)0x00010000

	)

8286 
	#USB_OTG_GNPTXSTS_NPTQXSAV_1
 ((
ut32_t
)0x00020000

	)

8287 
	#USB_OTG_GNPTXSTS_NPTQXSAV_2
 ((
ut32_t
)0x00040000

	)

8288 
	#USB_OTG_GNPTXSTS_NPTQXSAV_3
 ((
ut32_t
)0x00080000

	)

8289 
	#USB_OTG_GNPTXSTS_NPTQXSAV_4
 ((
ut32_t
)0x00100000

	)

8290 
	#USB_OTG_GNPTXSTS_NPTQXSAV_5
 ((
ut32_t
)0x00200000

	)

8291 
	#USB_OTG_GNPTXSTS_NPTQXSAV_6
 ((
ut32_t
)0x00400000

	)

8292 
	#USB_OTG_GNPTXSTS_NPTQXSAV_7
 ((
ut32_t
)0x00800000

	)

8294 
	#USB_OTG_GNPTXSTS_NPTXQTOP
 ((
ut32_t
)0x7F000000

	)

8295 
	#USB_OTG_GNPTXSTS_NPTXQTOP_0
 ((
ut32_t
)0x01000000

	)

8296 
	#USB_OTG_GNPTXSTS_NPTXQTOP_1
 ((
ut32_t
)0x02000000

	)

8297 
	#USB_OTG_GNPTXSTS_NPTXQTOP_2
 ((
ut32_t
)0x04000000

	)

8298 
	#USB_OTG_GNPTXSTS_NPTXQTOP_3
 ((
ut32_t
)0x08000000

	)

8299 
	#USB_OTG_GNPTXSTS_NPTXQTOP_4
 ((
ut32_t
)0x10000000

	)

8300 
	#USB_OTG_GNPTXSTS_NPTXQTOP_5
 ((
ut32_t
)0x20000000

	)

8301 
	#USB_OTG_GNPTXSTS_NPTXQTOP_6
 ((
ut32_t
)0x40000000

	)

8304 
	#USB_OTG_DTHRCTL_NONISOTHREN
 ((
ut32_t
)0x00000001

	)

8305 
	#USB_OTG_DTHRCTL_ISOTHREN
 ((
ut32_t
)0x00000002

	)

8307 
	#USB_OTG_DTHRCTL_TXTHRLEN
 ((
ut32_t
)0x000007FC

	)

8308 
	#USB_OTG_DTHRCTL_TXTHRLEN_0
 ((
ut32_t
)0x00000004

	)

8309 
	#USB_OTG_DTHRCTL_TXTHRLEN_1
 ((
ut32_t
)0x00000008

	)

8310 
	#USB_OTG_DTHRCTL_TXTHRLEN_2
 ((
ut32_t
)0x00000010

	)

8311 
	#USB_OTG_DTHRCTL_TXTHRLEN_3
 ((
ut32_t
)0x00000020

	)

8312 
	#USB_OTG_DTHRCTL_TXTHRLEN_4
 ((
ut32_t
)0x00000040

	)

8313 
	#USB_OTG_DTHRCTL_TXTHRLEN_5
 ((
ut32_t
)0x00000080

	)

8314 
	#USB_OTG_DTHRCTL_TXTHRLEN_6
 ((
ut32_t
)0x00000100

	)

8315 
	#USB_OTG_DTHRCTL_TXTHRLEN_7
 ((
ut32_t
)0x00000200

	)

8316 
	#USB_OTG_DTHRCTL_TXTHRLEN_8
 ((
ut32_t
)0x00000400

	)

8317 
	#USB_OTG_DTHRCTL_RXTHREN
 ((
ut32_t
)0x00010000

	)

8319 
	#USB_OTG_DTHRCTL_RXTHRLEN
 ((
ut32_t
)0x03FE0000

	)

8320 
	#USB_OTG_DTHRCTL_RXTHRLEN_0
 ((
ut32_t
)0x00020000

	)

8321 
	#USB_OTG_DTHRCTL_RXTHRLEN_1
 ((
ut32_t
)0x00040000

	)

8322 
	#USB_OTG_DTHRCTL_RXTHRLEN_2
 ((
ut32_t
)0x00080000

	)

8323 
	#USB_OTG_DTHRCTL_RXTHRLEN_3
 ((
ut32_t
)0x00100000

	)

8324 
	#USB_OTG_DTHRCTL_RXTHRLEN_4
 ((
ut32_t
)0x00200000

	)

8325 
	#USB_OTG_DTHRCTL_RXTHRLEN_5
 ((
ut32_t
)0x00400000

	)

8326 
	#USB_OTG_DTHRCTL_RXTHRLEN_6
 ((
ut32_t
)0x00800000

	)

8327 
	#USB_OTG_DTHRCTL_RXTHRLEN_7
 ((
ut32_t
)0x01000000

	)

8328 
	#USB_OTG_DTHRCTL_RXTHRLEN_8
 ((
ut32_t
)0x02000000

	)

8329 
	#USB_OTG_DTHRCTL_ARPEN
 ((
ut32_t
)0x08000000

	)

8332 
	#USB_OTG_DIEPEMPMSK_INEPTXFEM
 ((
ut32_t
)0x0000FFFF

	)

8335 
	#USB_OTG_DEACHINT_IEP1INT
 ((
ut32_t
)0x00000002

	)

8336 
	#USB_OTG_DEACHINT_OEP1INT
 ((
ut32_t
)0x00020000

	)

8339 
	#USB_OTG_GCCFG_PWRDWN
 ((
ut32_t
)0x00010000

	)

8340 
	#USB_OTG_GCCFG_I2CPADEN
 ((
ut32_t
)0x00020000

	)

8341 
	#USB_OTG_GCCFG_VBUSASEN
 ((
ut32_t
)0x00040000

	)

8342 
	#USB_OTG_GCCFG_VBUSBSEN
 ((
ut32_t
)0x00080000

	)

8343 
	#USB_OTG_GCCFG_SOFOUTEN
 ((
ut32_t
)0x00100000

	)

8344 
	#USB_OTG_GCCFG_NOVBUSSENS
 ((
ut32_t
)0x00200000

	)

8347 
	#USB_OTG_DEACHINTMSK_IEP1INTM
 ((
ut32_t
)0x00000002

	)

8348 
	#USB_OTG_DEACHINTMSK_OEP1INTM
 ((
ut32_t
)0x00020000

	)

8351 
	#USB_OTG_CID_PRODUCT_ID
 ((
ut32_t
)0xFFFFFFFF

	)

8354 
	#USB_OTG_DIEPEACHMSK1_XFRCM
 ((
ut32_t
)0x00000001

	)

8355 
	#USB_OTG_DIEPEACHMSK1_EPDM
 ((
ut32_t
)0x00000002

	)

8356 
	#USB_OTG_DIEPEACHMSK1_TOM
 ((
ut32_t
)0x00000008

	)

8357 
	#USB_OTG_DIEPEACHMSK1_ITTXFEMSK
 ((
ut32_t
)0x00000010

	)

8358 
	#USB_OTG_DIEPEACHMSK1_INEPNMM
 ((
ut32_t
)0x00000020

	)

8359 
	#USB_OTG_DIEPEACHMSK1_INEPNEM
 ((
ut32_t
)0x00000040

	)

8360 
	#USB_OTG_DIEPEACHMSK1_TXFURM
 ((
ut32_t
)0x00000100

	)

8361 
	#USB_OTG_DIEPEACHMSK1_BIM
 ((
ut32_t
)0x00000200

	)

8362 
	#USB_OTG_DIEPEACHMSK1_NAKM
 ((
ut32_t
)0x00002000

	)

8365 
	#USB_OTG_HPRT_PCSTS
 ((
ut32_t
)0x00000001

	)

8366 
	#USB_OTG_HPRT_PCDET
 ((
ut32_t
)0x00000002

	)

8367 
	#USB_OTG_HPRT_PENA
 ((
ut32_t
)0x00000004

	)

8368 
	#USB_OTG_HPRT_PENCHNG
 ((
ut32_t
)0x00000008

	)

8369 
	#USB_OTG_HPRT_POCA
 ((
ut32_t
)0x00000010

	)

8370 
	#USB_OTG_HPRT_POCCHNG
 ((
ut32_t
)0x00000020

	)

8371 
	#USB_OTG_HPRT_PRES
 ((
ut32_t
)0x00000040

	)

8372 
	#USB_OTG_HPRT_PSUSP
 ((
ut32_t
)0x00000080

	)

8373 
	#USB_OTG_HPRT_PRST
 ((
ut32_t
)0x00000100

	)

8375 
	#USB_OTG_HPRT_PLSTS
 ((
ut32_t
)0x00000C00

	)

8376 
	#USB_OTG_HPRT_PLSTS_0
 ((
ut32_t
)0x00000400

	)

8377 
	#USB_OTG_HPRT_PLSTS_1
 ((
ut32_t
)0x00000800

	)

8378 
	#USB_OTG_HPRT_PPWR
 ((
ut32_t
)0x00001000

	)

8380 
	#USB_OTG_HPRT_PTCTL
 ((
ut32_t
)0x0001E000

	)

8381 
	#USB_OTG_HPRT_PTCTL_0
 ((
ut32_t
)0x00002000

	)

8382 
	#USB_OTG_HPRT_PTCTL_1
 ((
ut32_t
)0x00004000

	)

8383 
	#USB_OTG_HPRT_PTCTL_2
 ((
ut32_t
)0x00008000

	)

8384 
	#USB_OTG_HPRT_PTCTL_3
 ((
ut32_t
)0x00010000

	)

8386 
	#USB_OTG_HPRT_PSPD
 ((
ut32_t
)0x00060000

	)

8387 
	#USB_OTG_HPRT_PSPD_0
 ((
ut32_t
)0x00020000

	)

8388 
	#USB_OTG_HPRT_PSPD_1
 ((
ut32_t
)0x00040000

	)

8391 
	#USB_OTG_DOEPEACHMSK1_XFRCM
 ((
ut32_t
)0x00000001

	)

8392 
	#USB_OTG_DOEPEACHMSK1_EPDM
 ((
ut32_t
)0x00000002

	)

8393 
	#USB_OTG_DOEPEACHMSK1_TOM
 ((
ut32_t
)0x00000008

	)

8394 
	#USB_OTG_DOEPEACHMSK1_ITTXFEMSK
 ((
ut32_t
)0x00000010

	)

8395 
	#USB_OTG_DOEPEACHMSK1_INEPNMM
 ((
ut32_t
)0x00000020

	)

8396 
	#USB_OTG_DOEPEACHMSK1_INEPNEM
 ((
ut32_t
)0x00000040

	)

8397 
	#USB_OTG_DOEPEACHMSK1_TXFURM
 ((
ut32_t
)0x00000100

	)

8398 
	#USB_OTG_DOEPEACHMSK1_BIM
 ((
ut32_t
)0x00000200

	)

8399 
	#USB_OTG_DOEPEACHMSK1_BERRM
 ((
ut32_t
)0x00001000

	)

8400 
	#USB_OTG_DOEPEACHMSK1_NAKM
 ((
ut32_t
)0x00002000

	)

8401 
	#USB_OTG_DOEPEACHMSK1_NYETM
 ((
ut32_t
)0x00004000

	)

8404 
	#USB_OTG_HPTXFSIZ_PTXSA
 ((
ut32_t
)0x0000FFFF

	)

8405 
	#USB_OTG_HPTXFSIZ_PTXFD
 ((
ut32_t
)0xFFFF0000

	)

8408 
	#USB_OTG_DIEPCTL_MPSIZ
 ((
ut32_t
)0x000007FF

	)

8409 
	#USB_OTG_DIEPCTL_USBAEP
 ((
ut32_t
)0x00008000

	)

8410 
	#USB_OTG_DIEPCTL_EONUM_DPID
 ((
ut32_t
)0x00010000

	)

8411 
	#USB_OTG_DIEPCTL_NAKSTS
 ((
ut32_t
)0x00020000

	)

8413 
	#USB_OTG_DIEPCTL_EPTYP
 ((
ut32_t
)0x000C0000

	)

8414 
	#USB_OTG_DIEPCTL_EPTYP_0
 ((
ut32_t
)0x00040000

	)

8415 
	#USB_OTG_DIEPCTL_EPTYP_1
 ((
ut32_t
)0x00080000

	)

8416 
	#USB_OTG_DIEPCTL_STALL
 ((
ut32_t
)0x00200000

	)

8418 
	#USB_OTG_DIEPCTL_TXFNUM
 ((
ut32_t
)0x03C00000

	)

8419 
	#USB_OTG_DIEPCTL_TXFNUM_0
 ((
ut32_t
)0x00400000

	)

8420 
	#USB_OTG_DIEPCTL_TXFNUM_1
 ((
ut32_t
)0x00800000

	)

8421 
	#USB_OTG_DIEPCTL_TXFNUM_2
 ((
ut32_t
)0x01000000

	)

8422 
	#USB_OTG_DIEPCTL_TXFNUM_3
 ((
ut32_t
)0x02000000

	)

8423 
	#USB_OTG_DIEPCTL_CNAK
 ((
ut32_t
)0x04000000

	)

8424 
	#USB_OTG_DIEPCTL_SNAK
 ((
ut32_t
)0x08000000

	)

8425 
	#USB_OTG_DIEPCTL_SD0PID_SEVNFRM
 ((
ut32_t
)0x10000000

	)

8426 
	#USB_OTG_DIEPCTL_SODDFRM
 ((
ut32_t
)0x20000000

	)

8427 
	#USB_OTG_DIEPCTL_EPDIS
 ((
ut32_t
)0x40000000

	)

8428 
	#USB_OTG_DIEPCTL_EPENA
 ((
ut32_t
)0x80000000

	)

8431 
	#USB_OTG_HCCHAR_MPSIZ
 ((
ut32_t
)0x000007FF

	)

8433 
	#USB_OTG_HCCHAR_EPNUM
 ((
ut32_t
)0x00007800

	)

8434 
	#USB_OTG_HCCHAR_EPNUM_0
 ((
ut32_t
)0x00000800

	)

8435 
	#USB_OTG_HCCHAR_EPNUM_1
 ((
ut32_t
)0x00001000

	)

8436 
	#USB_OTG_HCCHAR_EPNUM_2
 ((
ut32_t
)0x00002000

	)

8437 
	#USB_OTG_HCCHAR_EPNUM_3
 ((
ut32_t
)0x00004000

	)

8438 
	#USB_OTG_HCCHAR_EPDIR
 ((
ut32_t
)0x00008000

	)

8439 
	#USB_OTG_HCCHAR_LSDEV
 ((
ut32_t
)0x00020000

	)

8441 
	#USB_OTG_HCCHAR_EPTYP
 ((
ut32_t
)0x000C0000

	)

8442 
	#USB_OTG_HCCHAR_EPTYP_0
 ((
ut32_t
)0x00040000

	)

8443 
	#USB_OTG_HCCHAR_EPTYP_1
 ((
ut32_t
)0x00080000

	)

8445 
	#USB_OTG_HCCHAR_MC
 ((
ut32_t
)0x00300000

	)

8446 
	#USB_OTG_HCCHAR_MC_0
 ((
ut32_t
)0x00100000

	)

8447 
	#USB_OTG_HCCHAR_MC_1
 ((
ut32_t
)0x00200000

	)

8449 
	#USB_OTG_HCCHAR_DAD
 ((
ut32_t
)0x1FC00000

	)

8450 
	#USB_OTG_HCCHAR_DAD_0
 ((
ut32_t
)0x00400000

	)

8451 
	#USB_OTG_HCCHAR_DAD_1
 ((
ut32_t
)0x00800000

	)

8452 
	#USB_OTG_HCCHAR_DAD_2
 ((
ut32_t
)0x01000000

	)

8453 
	#USB_OTG_HCCHAR_DAD_3
 ((
ut32_t
)0x02000000

	)

8454 
	#USB_OTG_HCCHAR_DAD_4
 ((
ut32_t
)0x04000000

	)

8455 
	#USB_OTG_HCCHAR_DAD_5
 ((
ut32_t
)0x08000000

	)

8456 
	#USB_OTG_HCCHAR_DAD_6
 ((
ut32_t
)0x10000000

	)

8457 
	#USB_OTG_HCCHAR_ODDFRM
 ((
ut32_t
)0x20000000

	)

8458 
	#USB_OTG_HCCHAR_CHDIS
 ((
ut32_t
)0x40000000

	)

8459 
	#USB_OTG_HCCHAR_CHENA
 ((
ut32_t
)0x80000000

	)

8463 
	#USB_OTG_HCSPLT_PRTADDR
 ((
ut32_t
)0x0000007F

	)

8464 
	#USB_OTG_HCSPLT_PRTADDR_0
 ((
ut32_t
)0x00000001

	)

8465 
	#USB_OTG_HCSPLT_PRTADDR_1
 ((
ut32_t
)0x00000002

	)

8466 
	#USB_OTG_HCSPLT_PRTADDR_2
 ((
ut32_t
)0x00000004

	)

8467 
	#USB_OTG_HCSPLT_PRTADDR_3
 ((
ut32_t
)0x00000008

	)

8468 
	#USB_OTG_HCSPLT_PRTADDR_4
 ((
ut32_t
)0x00000010

	)

8469 
	#USB_OTG_HCSPLT_PRTADDR_5
 ((
ut32_t
)0x00000020

	)

8470 
	#USB_OTG_HCSPLT_PRTADDR_6
 ((
ut32_t
)0x00000040

	)

8472 
	#USB_OTG_HCSPLT_HUBADDR
 ((
ut32_t
)0x00003F80

	)

8473 
	#USB_OTG_HCSPLT_HUBADDR_0
 ((
ut32_t
)0x00000080

	)

8474 
	#USB_OTG_HCSPLT_HUBADDR_1
 ((
ut32_t
)0x00000100

	)

8475 
	#USB_OTG_HCSPLT_HUBADDR_2
 ((
ut32_t
)0x00000200

	)

8476 
	#USB_OTG_HCSPLT_HUBADDR_3
 ((
ut32_t
)0x00000400

	)

8477 
	#USB_OTG_HCSPLT_HUBADDR_4
 ((
ut32_t
)0x00000800

	)

8478 
	#USB_OTG_HCSPLT_HUBADDR_5
 ((
ut32_t
)0x00001000

	)

8479 
	#USB_OTG_HCSPLT_HUBADDR_6
 ((
ut32_t
)0x00002000

	)

8481 
	#USB_OTG_HCSPLT_XACTPOS
 ((
ut32_t
)0x0000C000

	)

8482 
	#USB_OTG_HCSPLT_XACTPOS_0
 ((
ut32_t
)0x00004000

	)

8483 
	#USB_OTG_HCSPLT_XACTPOS_1
 ((
ut32_t
)0x00008000

	)

8484 
	#USB_OTG_HCSPLT_COMPLSPLT
 ((
ut32_t
)0x00010000

	)

8485 
	#USB_OTG_HCSPLT_SPLITEN
 ((
ut32_t
)0x80000000

	)

8488 
	#USB_OTG_HCINT_XFRC
 ((
ut32_t
)0x00000001

	)

8489 
	#USB_OTG_HCINT_CHH
 ((
ut32_t
)0x00000002

	)

8490 
	#USB_OTG_HCINT_AHBERR
 ((
ut32_t
)0x00000004

	)

8491 
	#USB_OTG_HCINT_STALL
 ((
ut32_t
)0x00000008

	)

8492 
	#USB_OTG_HCINT_NAK
 ((
ut32_t
)0x00000010

	)

8493 
	#USB_OTG_HCINT_ACK
 ((
ut32_t
)0x00000020

	)

8494 
	#USB_OTG_HCINT_NYET
 ((
ut32_t
)0x00000040

	)

8495 
	#USB_OTG_HCINT_TXERR
 ((
ut32_t
)0x00000080

	)

8496 
	#USB_OTG_HCINT_BBERR
 ((
ut32_t
)0x00000100

	)

8497 
	#USB_OTG_HCINT_FRMOR
 ((
ut32_t
)0x00000200

	)

8498 
	#USB_OTG_HCINT_DTERR
 ((
ut32_t
)0x00000400

	)

8501 
	#USB_OTG_DIEPINT_XFRC
 ((
ut32_t
)0x00000001

	)

8502 
	#USB_OTG_DIEPINT_EPDISD
 ((
ut32_t
)0x00000002

	)

8503 
	#USB_OTG_DIEPINT_TOC
 ((
ut32_t
)0x00000008

	)

8504 
	#USB_OTG_DIEPINT_ITTXFE
 ((
ut32_t
)0x00000010

	)

8505 
	#USB_OTG_DIEPINT_INEPNE
 ((
ut32_t
)0x00000040

	)

8506 
	#USB_OTG_DIEPINT_TXFE
 ((
ut32_t
)0x00000080

	)

8507 
	#USB_OTG_DIEPINT_TXFIFOUDRN
 ((
ut32_t
)0x00000100

	)

8508 
	#USB_OTG_DIEPINT_BNA
 ((
ut32_t
)0x00000200

	)

8509 
	#USB_OTG_DIEPINT_PKTDRPSTS
 ((
ut32_t
)0x00000800

	)

8510 
	#USB_OTG_DIEPINT_BERR
 ((
ut32_t
)0x00001000

	)

8511 
	#USB_OTG_DIEPINT_NAK
 ((
ut32_t
)0x00002000

	)

8514 
	#USB_OTG_HCINTMSK_XFRCM
 ((
ut32_t
)0x00000001

	)

8515 
	#USB_OTG_HCINTMSK_CHHM
 ((
ut32_t
)0x00000002

	)

8516 
	#USB_OTG_HCINTMSK_AHBERR
 ((
ut32_t
)0x00000004

	)

8517 
	#USB_OTG_HCINTMSK_STALLM
 ((
ut32_t
)0x00000008

	)

8518 
	#USB_OTG_HCINTMSK_NAKM
 ((
ut32_t
)0x00000010

	)

8519 
	#USB_OTG_HCINTMSK_ACKM
 ((
ut32_t
)0x00000020

	)

8520 
	#USB_OTG_HCINTMSK_NYET
 ((
ut32_t
)0x00000040

	)

8521 
	#USB_OTG_HCINTMSK_TXERRM
 ((
ut32_t
)0x00000080

	)

8522 
	#USB_OTG_HCINTMSK_BBERRM
 ((
ut32_t
)0x00000100

	)

8523 
	#USB_OTG_HCINTMSK_FRMORM
 ((
ut32_t
)0x00000200

	)

8524 
	#USB_OTG_HCINTMSK_DTERRM
 ((
ut32_t
)0x00000400

	)

8528 
	#USB_OTG_DIEPTSIZ_XFRSIZ
 ((
ut32_t
)0x0007FFFF

	)

8529 
	#USB_OTG_DIEPTSIZ_PKTCNT
 ((
ut32_t
)0x1FF80000

	)

8530 
	#USB_OTG_DIEPTSIZ_MULCNT
 ((
ut32_t
)0x60000000

	)

8532 
	#USB_OTG_HCTSIZ_XFRSIZ
 ((
ut32_t
)0x0007FFFF

	)

8533 
	#USB_OTG_HCTSIZ_PKTCNT
 ((
ut32_t
)0x1FF80000

	)

8534 
	#USB_OTG_HCTSIZ_DOPING
 ((
ut32_t
)0x80000000

	)

8535 
	#USB_OTG_HCTSIZ_DPID
 ((
ut32_t
)0x60000000

	)

8536 
	#USB_OTG_HCTSIZ_DPID_0
 ((
ut32_t
)0x20000000

	)

8537 
	#USB_OTG_HCTSIZ_DPID_1
 ((
ut32_t
)0x40000000

	)

8540 
	#USB_OTG_DIEPDMA_DMAADDR
 ((
ut32_t
)0xFFFFFFFF

	)

8543 
	#USB_OTG_HCDMA_DMAADDR
 ((
ut32_t
)0xFFFFFFFF

	)

8546 
	#USB_OTG_DTXFSTS_INEPTFSAV
 ((
ut32_t
)0x0000FFFF

	)

8549 
	#USB_OTG_DIEPTXF_INEPTXSA
 ((
ut32_t
)0x0000FFFF

	)

8550 
	#USB_OTG_DIEPTXF_INEPTXFD
 ((
ut32_t
)0xFFFF0000

	)

8554 
	#USB_OTG_DOEPCTL_MPSIZ
 ((
ut32_t
)0x000007FF

	)

8555 
	#USB_OTG_DOEPCTL_USBAEP
 ((
ut32_t
)0x00008000

	)

8556 
	#USB_OTG_DOEPCTL_NAKSTS
 ((
ut32_t
)0x00020000

	)

8557 
	#USB_OTG_DOEPCTL_SD0PID_SEVNFRM
 ((
ut32_t
)0x10000000

	)

8558 
	#USB_OTG_DOEPCTL_SODDFRM
 ((
ut32_t
)0x20000000

	)

8559 
	#USB_OTG_DOEPCTL_EPTYP
 ((
ut32_t
)0x000C0000

	)

8560 
	#USB_OTG_DOEPCTL_EPTYP_0
 ((
ut32_t
)0x00040000

	)

8561 
	#USB_OTG_DOEPCTL_EPTYP_1
 ((
ut32_t
)0x00080000

	)

8562 
	#USB_OTG_DOEPCTL_SNPM
 ((
ut32_t
)0x00100000

	)

8563 
	#USB_OTG_DOEPCTL_STALL
 ((
ut32_t
)0x00200000

	)

8564 
	#USB_OTG_DOEPCTL_CNAK
 ((
ut32_t
)0x04000000

	)

8565 
	#USB_OTG_DOEPCTL_SNAK
 ((
ut32_t
)0x08000000

	)

8566 
	#USB_OTG_DOEPCTL_EPDIS
 ((
ut32_t
)0x40000000

	)

8567 
	#USB_OTG_DOEPCTL_EPENA
 ((
ut32_t
)0x80000000

	)

8570 
	#USB_OTG_DOEPINT_XFRC
 ((
ut32_t
)0x00000001

	)

8571 
	#USB_OTG_DOEPINT_EPDISD
 ((
ut32_t
)0x00000002

	)

8572 
	#USB_OTG_DOEPINT_STUP
 ((
ut32_t
)0x00000008

	)

8573 
	#USB_OTG_DOEPINT_OTEPDIS
 ((
ut32_t
)0x00000010

	)

8574 
	#USB_OTG_DOEPINT_B2BSTUP
 ((
ut32_t
)0x00000040

	)

8575 
	#USB_OTG_DOEPINT_NYET
 ((
ut32_t
)0x00004000

	)

8579 
	#USB_OTG_DOEPTSIZ_XFRSIZ
 ((
ut32_t
)0x0007FFFF

	)

8580 
	#USB_OTG_DOEPTSIZ_PKTCNT
 ((
ut32_t
)0x1FF80000

	)

8582 
	#USB_OTG_DOEPTSIZ_STUPCNT
 ((
ut32_t
)0x60000000

	)

8583 
	#USB_OTG_DOEPTSIZ_STUPCNT_0
 ((
ut32_t
)0x20000000

	)

8584 
	#USB_OTG_DOEPTSIZ_STUPCNT_1
 ((
ut32_t
)0x40000000

	)

8587 
	#USB_OTG_PCGCCTL_STOPCLK
 ((
ut32_t
)0x00000001

	)

8588 
	#USB_OTG_PCGCCTL_GATECLK
 ((
ut32_t
)0x00000002

	)

8589 
	#USB_OTG_PCGCCTL_PHYSUSP
 ((
ut32_t
)0x00000010

	)

8605 
	#IS_ADC_ALL_INSTANCE
(
INSTANCE
(((INSTANCE=
ADC1
) || \

8606 ((
INSTANCE
=
ADC2
) || \

8607 ((
INSTANCE
=
ADC3
))

	)

8610 
	#IS_CAN_ALL_INSTANCE
(
INSTANCE
(((INSTANCE=
CAN1
) || \

8611 ((
INSTANCE
=
CAN2
))

	)

8614 
	#IS_CRC_ALL_INSTANCE
(
INSTANCE
((INSTANCE=
CRC
)

	)

8617 
	#IS_DAC_ALL_INSTANCE
(
INSTANCE
((INSTANCE=
DAC
)

	)

8620 
	#IS_DCMI_ALL_INSTANCE
(
INSTANCE
((INSTANCE=
DCMI
)

	)

8623 
	#IS_DMA2D_ALL_INSTANCE
(
INSTANCE
((INSTANCE=
DMA2D
)

	)

8626 
	#IS_DMA_STREAM_ALL_INSTANCE
(
INSTANCE
(((INSTANCE=
DMA1_Sm0
) || \

8627 ((
INSTANCE
=
DMA1_Sm1
) || \

8628 ((
INSTANCE
=
DMA1_Sm2
) || \

8629 ((
INSTANCE
=
DMA1_Sm3
) || \

8630 ((
INSTANCE
=
DMA1_Sm4
) || \

8631 ((
INSTANCE
=
DMA1_Sm5
) || \

8632 ((
INSTANCE
=
DMA1_Sm6
) || \

8633 ((
INSTANCE
=
DMA1_Sm7
) || \

8634 ((
INSTANCE
=
DMA2_Sm0
) || \

8635 ((
INSTANCE
=
DMA2_Sm1
) || \

8636 ((
INSTANCE
=
DMA2_Sm2
) || \

8637 ((
INSTANCE
=
DMA2_Sm3
) || \

8638 ((
INSTANCE
=
DMA2_Sm4
) || \

8639 ((
INSTANCE
=
DMA2_Sm5
) || \

8640 ((
INSTANCE
=
DMA2_Sm6
) || \

8641 ((
INSTANCE
=
DMA2_Sm7
))

	)

8644 
	#IS_GPIO_ALL_INSTANCE
(
INSTANCE
(((INSTANCE=
GPIOA
) || \

8645 ((
INSTANCE
=
GPIOB
) || \

8646 ((
INSTANCE
=
GPIOC
) || \

8647 ((
INSTANCE
=
GPIOD
) || \

8648 ((
INSTANCE
=
GPIOE
) || \

8649 ((
INSTANCE
=
GPIOF
) || \

8650 ((
INSTANCE
=
GPIOG
) || \

8651 ((
INSTANCE
=
GPIOH
) || \

8652 ((
INSTANCE
=
GPIOI
) || \

8653 ((
INSTANCE
=
GPIOJ
) || \

8654 ((
INSTANCE
=
GPIOK
))

	)

8657 
	#IS_I2C_ALL_INSTANCE
(
INSTANCE
(((INSTANCE=
I2C1
) || \

8658 ((
INSTANCE
=
I2C2
) || \

8659 ((
INSTANCE
=
I2C3
))

	)

8662 
	#IS_I2S_ALL_INSTANCE
(
INSTANCE
(((INSTANCE=
SPI2
) || \

8663 ((
INSTANCE
=
SPI3
))

	)

8666 
	#IS_I2S_ALL_INSTANCE_EXT
(
PERIPH
(((
INSTANCE
=
SPI2
) || \

8667 ((
INSTANCE
=
SPI3
) || \

8668 ((
INSTANCE
=
I2S2ext
) || \

8669 ((
INSTANCE
=
I2S3ext
))

	)

8672 
	#IS_LTDC_ALL_INSTANCE
(
INSTANCE
((INSTANCE=
LTDC
)

	)

8675 
	#IS_RNG_ALL_INSTANCE
(
INSTANCE
((INSTANCE=
RNG
)

	)

8678 
	#IS_RTC_ALL_INSTANCE
(
INSTANCE
((INSTANCE=
RTC
)

	)

8681 
	#IS_SAI_BLOCK_PERIPH
(
PERIPH
(((PERIPH=
SAI1_Block_A
) || \

8682 ((
PERIPH
=
SAI1_Block_B
))

	)

8685 
	#IS_SPI_ALL_INSTANCE
(
INSTANCE
(((INSTANCE=
SPI1
) || \

8686 ((
INSTANCE
=
SPI2
) || \

8687 ((
INSTANCE
=
SPI3
) || \

8688 ((
INSTANCE
=
SPI4
) || \

8689 ((
INSTANCE
=
SPI5
) || \

8690 ((
INSTANCE
=
SPI6
))

	)

8693 
	#IS_SPI_ALL_INSTANCE_EXT
(
INSTANCE
(((INSTANCE=
SPI1
) || \

8694 ((
INSTANCE
=
SPI2
) || \

8695 ((
INSTANCE
=
SPI3
) || \

8696 ((
INSTANCE
=
SPI4
) || \

8697 ((
INSTANCE
=
SPI5
) || \

8698 ((
INSTANCE
=
SPI6
) || \

8699 ((
INSTANCE
=
I2S2ext
) || \

8700 ((
INSTANCE
=
I2S3ext
))

	)

8703 
	#IS_TIM_INSTANCE
(
INSTANCE
(((INSTANCE=
TIM1
) || \

8704 ((
INSTANCE
=
TIM2
) || \

8705 ((
INSTANCE
=
TIM3
) || \

8706 ((
INSTANCE
=
TIM4
) || \

8707 ((
INSTANCE
=
TIM5
) || \

8708 ((
INSTANCE
=
TIM6
) || \

8709 ((
INSTANCE
=
TIM7
) || \

8710 ((
INSTANCE
=
TIM8
) || \

8711 ((
INSTANCE
=
TIM9
) || \

8712 ((
INSTANCE
=
TIM10
) || \

8713 ((
INSTANCE
=
TIM11
) || \

8714 ((
INSTANCE
=
TIM12
) || \

8715 ((
INSTANCE
=
TIM13
) || \

8716 ((
INSTANCE
=
TIM14
))

	)

8719 
	#IS_TIM_CC1_INSTANCE
(
INSTANCE
(((INSTANCE=
TIM1
) || \

8720 ((
INSTANCE
=
TIM2
) || \

8721 ((
INSTANCE
=
TIM3
) || \

8722 ((
INSTANCE
=
TIM4
) || \

8723 ((
INSTANCE
=
TIM5
) || \

8724 ((
INSTANCE
=
TIM8
) || \

8725 ((
INSTANCE
=
TIM9
) || \

8726 ((
INSTANCE
=
TIM10
) || \

8727 ((
INSTANCE
=
TIM11
) || \

8728 ((
INSTANCE
=
TIM12
) || \

8729 ((
INSTANCE
=
TIM13
) || \

8730 ((
INSTANCE
=
TIM14
))

	)

8733 
	#IS_TIM_CC2_INSTANCE
(
INSTANCE
(((INSTANCE=
TIM1
) || \

8734 ((
INSTANCE
=
TIM2
) || \

8735 ((
INSTANCE
=
TIM3
) || \

8736 ((
INSTANCE
=
TIM4
) || \

8737 ((
INSTANCE
=
TIM5
) || \

8738 ((
INSTANCE
=
TIM8
) || \

8739 ((
INSTANCE
=
TIM9
) || \

8740 ((
INSTANCE
=
TIM12
))

	)

8743 
	#IS_TIM_CC3_INSTANCE
(
INSTANCE
(((INSTANCE=
TIM1
) || \

8744 ((
INSTANCE
=
TIM2
) || \

8745 ((
INSTANCE
=
TIM3
) || \

8746 ((
INSTANCE
=
TIM4
) || \

8747 ((
INSTANCE
=
TIM5
) || \

8748 ((
INSTANCE
=
TIM8
))

	)

8751 
	#IS_TIM_CC4_INSTANCE
(
INSTANCE
(((INSTANCE=
TIM1
) || \

8752 ((
INSTANCE
=
TIM2
) || \

8753 ((
INSTANCE
=
TIM3
) || \

8754 ((
INSTANCE
=
TIM4
) || \

8755 ((
INSTANCE
=
TIM5
) || \

8756 ((
INSTANCE
=
TIM8
))

	)

8759 
	#IS_TIM_ADVANCED_INSTANCE
(
INSTANCE
(((INSTANCE=
TIM1
) || \

8760 ((
INSTANCE
=
TIM8
))

	)

8763 
	#IS_TIM_XOR_INSTANCE
(
INSTANCE
(((INSTANCE=
TIM1
) || \

8764 ((
INSTANCE
=
TIM2
) || \

8765 ((
INSTANCE
=
TIM3
) || \

8766 ((
INSTANCE
=
TIM4
) || \

8767 ((
INSTANCE
=
TIM5
) || \

8768 ((
INSTANCE
=
TIM8
))

	)

8771 
	#IS_TIM_DMA_INSTANCE
(
INSTANCE
(((INSTANCE=
TIM1
) || \

8772 ((
INSTANCE
=
TIM2
) || \

8773 ((
INSTANCE
=
TIM3
) || \

8774 ((
INSTANCE
=
TIM4
) || \

8775 ((
INSTANCE
=
TIM5
) || \

8776 ((
INSTANCE
=
TIM6
) || \

8777 ((
INSTANCE
=
TIM7
) || \

8778 ((
INSTANCE
=
TIM8
))

	)

8781 
	#IS_TIM_DMA_CC_INSTANCE
(
INSTANCE
(((INSTANCE=
TIM1
) || \

8782 ((
INSTANCE
=
TIM2
) || \

8783 ((
INSTANCE
=
TIM3
) || \

8784 ((
INSTANCE
=
TIM4
) || \

8785 ((
INSTANCE
=
TIM5
) || \

8786 ((
INSTANCE
=
TIM8
))

	)

8789 
	#IS_TIM_CCDMA_INSTANCE
(
INSTANCE
(((INSTANCE=
TIM1
) || \

8790 ((
INSTANCE
=
TIM2
) || \

8791 ((
INSTANCE
=
TIM3
) || \

8792 ((
INSTANCE
=
TIM4
) || \

8793 ((
INSTANCE
=
TIM5
) || \

8794 ((
INSTANCE
=
TIM8
))

	)

8797 
	#IS_TIM_DMABURST_INSTANCE
(
INSTANCE
(((INSTANCE=
TIM1
) || \

8798 ((
INSTANCE
=
TIM2
) || \

8799 ((
INSTANCE
=
TIM3
) || \

8800 ((
INSTANCE
=
TIM4
) || \

8801 ((
INSTANCE
=
TIM5
) || \

8802 ((
INSTANCE
=
TIM8
))

	)

8805 
	#IS_TIM_MASTER_INSTANCE
(
INSTANCE
(((INSTANCE=
TIM1
) || \

8806 ((
INSTANCE
=
TIM2
) || \

8807 ((
INSTANCE
=
TIM3
) || \

8808 ((
INSTANCE
=
TIM4
) || \

8809 ((
INSTANCE
=
TIM5
) || \

8810 ((
INSTANCE
=
TIM6
) || \

8811 ((
INSTANCE
=
TIM7
) || \

8812 ((
INSTANCE
=
TIM8
) || \

8813 ((
INSTANCE
=
TIM9
) || \

8814 ((
INSTANCE
=
TIM12
))

	)

8817 
	#IS_TIM_SLAVE_INSTANCE
(
INSTANCE
(((INSTANCE=
TIM1
) || \

8818 ((
INSTANCE
=
TIM2
) || \

8819 ((
INSTANCE
=
TIM3
) || \

8820 ((
INSTANCE
=
TIM4
) || \

8821 ((
INSTANCE
=
TIM5
) || \

8822 ((
INSTANCE
=
TIM8
) || \

8823 ((
INSTANCE
=
TIM9
) || \

8824 ((
INSTANCE
=
TIM12
))

	)

8827 
	#IS_TIM_32B_COUNTER_INSTANCE
(
INSTANCE
)(((INSTANCE=
TIM2
) || \

8828 ((
INSTANCE
=
TIM5
))

	)

8831 
	#IS_TIM_ETR_INSTANCE
(
INSTANCE
(((INSTANCE=
TIM1
) || \

8832 ((
INSTANCE
=
TIM2
) || \

8833 ((
INSTANCE
=
TIM3
) || \

8834 ((
INSTANCE
=
TIM4
) || \

8835 ((
INSTANCE
=
TIM5
) || \

8836 ((
INSTANCE
=
TIM8
))

	)

8839 
	#IS_TIM_REMAP_INSTANCE
(
INSTANCE
(((INSTANCE=
TIM2
) || \

8840 ((
INSTANCE
=
TIM5
) || \

8841 ((
INSTANCE
=
TIM11
))

	)

8844 
	#IS_TIM_CCX_INSTANCE
(
INSTANCE
, 
CHANNEL
) \

8845 ((((
INSTANCE
=
TIM1
) && \

8846 (((
CHANNEL
=
TIM_CHANNEL_1
) || \

8847 ((
CHANNEL
=
TIM_CHANNEL_2
) || \

8848 ((
CHANNEL
=
TIM_CHANNEL_3
) || \

8849 ((
CHANNEL
=
TIM_CHANNEL_4
))) \

8851 (((
INSTANCE
=
TIM2
) && \

8852 (((
CHANNEL
=
TIM_CHANNEL_1
) || \

8853 ((
CHANNEL
=
TIM_CHANNEL_2
) || \

8854 ((
CHANNEL
=
TIM_CHANNEL_3
) || \

8855 ((
CHANNEL
=
TIM_CHANNEL_4
))) \

8857 (((
INSTANCE
=
TIM3
) && \

8858 (((
CHANNEL
=
TIM_CHANNEL_1
) || \

8859 ((
CHANNEL
=
TIM_CHANNEL_2
) || \

8860 ((
CHANNEL
=
TIM_CHANNEL_3
) || \

8861 ((
CHANNEL
=
TIM_CHANNEL_4
))) \

8863 (((
INSTANCE
=
TIM4
) && \

8864 (((
CHANNEL
=
TIM_CHANNEL_1
) || \

8865 ((
CHANNEL
=
TIM_CHANNEL_2
) || \

8866 ((
CHANNEL
=
TIM_CHANNEL_3
) || \

8867 ((
CHANNEL
=
TIM_CHANNEL_4
))) \

8869 (((
INSTANCE
=
TIM5
) && \

8870 (((
CHANNEL
=
TIM_CHANNEL_1
) || \

8871 ((
CHANNEL
=
TIM_CHANNEL_2
) || \

8872 ((
CHANNEL
=
TIM_CHANNEL_3
) || \

8873 ((
CHANNEL
=
TIM_CHANNEL_4
))) \

8875 (((
INSTANCE
=
TIM8
) && \

8876 (((
CHANNEL
=
TIM_CHANNEL_1
) || \

8877 ((
CHANNEL
=
TIM_CHANNEL_2
) || \

8878 ((
CHANNEL
=
TIM_CHANNEL_3
) || \

8879 ((
CHANNEL
=
TIM_CHANNEL_4
))) \

8881 (((
INSTANCE
=
TIM9
) && \

8882 (((
CHANNEL
=
TIM_CHANNEL_1
) || \

8883 ((
CHANNEL
=
TIM_CHANNEL_2
))) \

8885 (((
INSTANCE
=
TIM10
) && \

8886 (((
CHANNEL
=
TIM_CHANNEL_1
))) \

8888 (((
INSTANCE
=
TIM11
) && \

8889 (((
CHANNEL
=
TIM_CHANNEL_1
))) \

8891 (((
INSTANCE
=
TIM12
) && \

8892 (((
CHANNEL
=
TIM_CHANNEL_1
) || \

8893 ((
CHANNEL
=
TIM_CHANNEL_2
))) \

8895 (((
INSTANCE
=
TIM13
) && \

8896 (((
CHANNEL
=
TIM_CHANNEL_1
))) \

8898 (((
INSTANCE
=
TIM14
) && \

8899 (((
CHANNEL
=
TIM_CHANNEL_1
))))

	)

8902 
	#IS_TIM_CCXN_INSTANCE
(
INSTANCE
, 
CHANNEL
) \

8903 ((((
INSTANCE
=
TIM1
) && \

8904 (((
CHANNEL
=
TIM_CHANNEL_1
) || \

8905 ((
CHANNEL
=
TIM_CHANNEL_2
) || \

8906 ((
CHANNEL
=
TIM_CHANNEL_3
))) \

8908 (((
INSTANCE
=
TIM8
) && \

8909 (((
CHANNEL
=
TIM_CHANNEL_1
) || \

8910 ((
CHANNEL
=
TIM_CHANNEL_2
) || \

8911 ((
CHANNEL
=
TIM_CHANNEL_3
))))

	)

8914 
	#IS_USART_INSTANCE
(
INSTANCE
(((INSTANCE=
USART1
) || \

8915 ((
INSTANCE
=
USART2
) || \

8916 ((
INSTANCE
=
USART3
) || \

8917 ((
INSTANCE
=
USART6
))

	)

8920 
	#IS_UART_INSTANCE
(
INSTANCE
(((INSTANCE=
USART1
) || \

8921 ((
INSTANCE
=
USART2
) || \

8922 ((
INSTANCE
=
USART3
) || \

8923 ((
INSTANCE
=
UART4
) || \

8924 ((
INSTANCE
=
UART5
) || \

8925 ((
INSTANCE
=
USART6
) || \

8926 ((
INSTANCE
=
UART7
) || \

8927 ((
INSTANCE
=
UART8
))

	)

8930 
	#IS_UART_HWFLOW_INSTANCE
(
INSTANCE
(((INSTANCE=
USART1
) || \

8931 ((
INSTANCE
=
USART2
) || \

8932 ((
INSTANCE
=
USART3
) || \

8933 ((
INSTANCE
=
USART6
))

	)

8936 
	#IS_SMARTCARD_INSTANCE
(
INSTANCE
(((INSTANCE=
USART1
) || \

8937 ((
INSTANCE
=
USART2
) || \

8938 ((
INSTANCE
=
USART3
) || \

8939 ((
INSTANCE
=
USART6
))

	)

8942 
	#IS_IRDA_INSTANCE
(
INSTANCE
(((INSTANCE=
USART1
) || \

8943 ((
INSTANCE
=
USART2
) || \

8944 ((
INSTANCE
=
USART3
) || \

8945 ((
INSTANCE
=
UART4
) || \

8946 ((
INSTANCE
=
UART5
) || \

8947 ((
INSTANCE
=
USART6
) || \

8948 ((
INSTANCE
=
UART7
) || \

8949 ((
INSTANCE
=
UART8
))

	)

8952 
	#IS_PCD_ALL_INSTANCE
(
INSTANCE
(((INSTANCE=
USB_OTG_FS
) || \

8953 ((
INSTANCE
=
USB_OTG_HS
))

	)

8956 
	#IS_HCD_ALL_INSTANCE
(
INSTANCE
(((INSTANCE=
USB_OTG_FS
) || \

8957 ((
INSTANCE
=
USB_OTG_HS
))

	)

8961 
	#IS_IWDG_ALL_INSTANCE
(
INSTANCE
((INSTANCE=
IWDG
)

	)

8964 
	#IS_WWDG_ALL_INSTANCE
(
INSTANCE
((INSTANCE=
WWDG
)

	)

8967 
	#IS_SDIO_ALL_INSTANCE
(
INSTANCE
((INSTANCE=
SDIO
)

	)

8970 
	#USB_OTG_FS_HOST_MAX_CHANNEL_NBR
 8

	)

8971 
	#USB_OTG_FS_MAX_IN_ENDPOINTS
 4

	)

8972 
	#USB_OTG_FS_MAX_OUT_ENDPOINTS
 4

	)

8973 
	#USB_OTG_FS_TOTAL_FIFO_SIZE
 1280

	)

8975 
	#USB_OTG_HS_HOST_MAX_CHANNEL_NBR
 12

	)

8976 
	#USB_OTG_HS_MAX_IN_ENDPOINTS
 6

	)

8977 
	#USB_OTG_HS_MAX_IN_ENDPOINTS
 6

	)

8978 
	#USB_OTG_HS_TOTAL_FIFO_SIZE
 4096

	)

8989 
	#FSMC_IRQn
 
FMC_IRQn


	)

8992 
	#FSMC_IRQHdr
 
FMC_IRQHdr


	)

9006 #ifde
__lulus


	@inc/cmsis/stm32f4xx.h

53 #ide
__STM32F4xx_H


54 
	#__STM32F4xx_H


	)

56 #ifde
__lulus


68 #i!
defed
 (
STM32F40_41xxx
&& !defed (
STM32F427_437xx
&& !defed (
STM32F429_439xx
&& !defed (
STM32F401xx
&& !defed (
STM32F411xE
)

88 #ifde
STM32F40XX


89 
	#STM32F40_41xxx


	)

93 #ifde
STM32F427X


94 
	#STM32F427_437xx


	)

101 #i!
defed
 (
STM32F40_41xxx
&& !defed (
STM32F427_437xx
&& !defed (
STM32F429_439xx
&& !defed (
STM32F401xx
&& !defed (
STM32F411xE
)

105 #i!
defed
 (
USE_STDPERIPH_DRIVER
)

122 #i!
defed
 (
HSE_VALUE
)

123 
	#HSE_VALUE
 ((
ut32_t
)8000000

	)

131 #i!
defed
 (
HSE_STARTUP_TIMEOUT
)

132 
	#HSE_STARTUP_TIMEOUT
 ((
ut16_t
)0x05000

	)

135 #i!
defed
 (
HSI_VALUE
)

136 
	#HSI_VALUE
 ((
ut32_t
)16000000

	)

142 
	#__STM32F4XX_STDPERIPH_VERSION_MAIN
 (0x01

	)

143 
	#__STM32F4XX_STDPERIPH_VERSION_SUB1
 (0x04

	)

144 
	#__STM32F4XX_STDPERIPH_VERSION_SUB2
 (0x00

	)

145 
	#__STM32F4XX_STDPERIPH_VERSION_RC
 (0x00

	)

146 
	#__STM32F4XX_STDPERIPH_VERSION
 ((
__STM32F4XX_STDPERIPH_VERSION_MAIN
 << 24)\

147 |(
__STM32F4XX_STDPERIPH_VERSION_SUB1
 << 16)\

148 |(
__STM32F4XX_STDPERIPH_VERSION_SUB2
 << 8)\

149 |(
__STM32F4XX_STDPERIPH_VERSION_RC
))

	)

162 
	#__CM4_REV
 0x0001

	)

163 
	#__MPU_PRESENT
 1

	)

164 
	#__NVIC_PRIO_BITS
 4

	)

165 
	#__Vd_SysTickCfig
 0

	)

166 
	#__FPU_PRESENT
 1

	)

172 
	eIRQn


175 
NMaskabI_IRQn
 = -14,

176 
MemyMagemt_IRQn
 = -12,

177 
BusFau_IRQn
 = -11,

178 
UgeFau_IRQn
 = -10,

179 
SVCl_IRQn
 = -5,

180 
DebugMڙ_IRQn
 = -4,

181 
PdSV_IRQn
 = -2,

182 
SysTick_IRQn
 = -1,

184 
WWDG_IRQn
 = 0,

185 
PVD_IRQn
 = 1,

186 
TAMP_STAMP_IRQn
 = 2,

187 
RTC_WKUP_IRQn
 = 3,

188 
FLASH_IRQn
 = 4,

189 
RCC_IRQn
 = 5,

190 
EXTI0_IRQn
 = 6,

191 
EXTI1_IRQn
 = 7,

192 
EXTI2_IRQn
 = 8,

193 
EXTI3_IRQn
 = 9,

194 
EXTI4_IRQn
 = 10,

195 
DMA1_Sm0_IRQn
 = 11,

196 
DMA1_Sm1_IRQn
 = 12,

197 
DMA1_Sm2_IRQn
 = 13,

198 
DMA1_Sm3_IRQn
 = 14,

199 
DMA1_Sm4_IRQn
 = 15,

200 
DMA1_Sm5_IRQn
 = 16,

201 
DMA1_Sm6_IRQn
 = 17,

202 
ADC_IRQn
 = 18,

204 #i
defed
 (
STM32F40_41xxx
)

205 
CAN1_TX_IRQn
 = 19,

206 
CAN1_RX0_IRQn
 = 20,

207 
CAN1_RX1_IRQn
 = 21,

208 
CAN1_SCE_IRQn
 = 22,

209 
EXTI9_5_IRQn
 = 23,

210 
TIM1_BRK_TIM9_IRQn
 = 24,

211 
TIM1_UP_TIM10_IRQn
 = 25,

212 
TIM1_TRG_COM_TIM11_IRQn
 = 26,

213 
TIM1_CC_IRQn
 = 27,

214 
TIM2_IRQn
 = 28,

215 
TIM3_IRQn
 = 29,

216 
TIM4_IRQn
 = 30,

217 
I2C1_EV_IRQn
 = 31,

218 
I2C1_ER_IRQn
 = 32,

219 
I2C2_EV_IRQn
 = 33,

220 
I2C2_ER_IRQn
 = 34,

221 
SPI1_IRQn
 = 35,

222 
SPI2_IRQn
 = 36,

223 
USART1_IRQn
 = 37,

224 
USART2_IRQn
 = 38,

225 
USART3_IRQn
 = 39,

226 
EXTI15_10_IRQn
 = 40,

227 
RTC_Arm_IRQn
 = 41,

228 
OTG_FS_WKUP_IRQn
 = 42,

229 
TIM8_BRK_TIM12_IRQn
 = 43,

230 
TIM8_UP_TIM13_IRQn
 = 44,

231 
TIM8_TRG_COM_TIM14_IRQn
 = 45,

232 
TIM8_CC_IRQn
 = 46,

233 
DMA1_Sm7_IRQn
 = 47,

234 
FSMC_IRQn
 = 48,

235 
SDIO_IRQn
 = 49,

236 
TIM5_IRQn
 = 50,

237 
SPI3_IRQn
 = 51,

238 
UART4_IRQn
 = 52,

239 
UART5_IRQn
 = 53,

240 
TIM6_DAC_IRQn
 = 54,

241 
TIM7_IRQn
 = 55,

242 
DMA2_Sm0_IRQn
 = 56,

243 
DMA2_Sm1_IRQn
 = 57,

244 
DMA2_Sm2_IRQn
 = 58,

245 
DMA2_Sm3_IRQn
 = 59,

246 
DMA2_Sm4_IRQn
 = 60,

247 
ETH_IRQn
 = 61,

248 
ETH_WKUP_IRQn
 = 62,

249 
CAN2_TX_IRQn
 = 63,

250 
CAN2_RX0_IRQn
 = 64,

251 
CAN2_RX1_IRQn
 = 65,

252 
CAN2_SCE_IRQn
 = 66,

253 
OTG_FS_IRQn
 = 67,

254 
DMA2_Sm5_IRQn
 = 68,

255 
DMA2_Sm6_IRQn
 = 69,

256 
DMA2_Sm7_IRQn
 = 70,

257 
USART6_IRQn
 = 71,

258 
I2C3_EV_IRQn
 = 72,

259 
I2C3_ER_IRQn
 = 73,

260 
OTG_HS_EP1_OUT_IRQn
 = 74,

261 
OTG_HS_EP1_IN_IRQn
 = 75,

262 
OTG_HS_WKUP_IRQn
 = 76,

263 
OTG_HS_IRQn
 = 77,

264 
DCMI_IRQn
 = 78,

265 
CRYP_IRQn
 = 79,

266 
HASH_RNG_IRQn
 = 80,

267 
FPU_IRQn
 = 81

270 #i
defed
 (
STM32F427_437xx
)

271 
CAN1_TX_IRQn
 = 19,

272 
CAN1_RX0_IRQn
 = 20,

273 
CAN1_RX1_IRQn
 = 21,

274 
CAN1_SCE_IRQn
 = 22,

275 
EXTI9_5_IRQn
 = 23,

276 
TIM1_BRK_TIM9_IRQn
 = 24,

277 
TIM1_UP_TIM10_IRQn
 = 25,

278 
TIM1_TRG_COM_TIM11_IRQn
 = 26,

279 
TIM1_CC_IRQn
 = 27,

280 
TIM2_IRQn
 = 28,

281 
TIM3_IRQn
 = 29,

282 
TIM4_IRQn
 = 30,

283 
I2C1_EV_IRQn
 = 31,

284 
I2C1_ER_IRQn
 = 32,

285 
I2C2_EV_IRQn
 = 33,

286 
I2C2_ER_IRQn
 = 34,

287 
SPI1_IRQn
 = 35,

288 
SPI2_IRQn
 = 36,

289 
USART1_IRQn
 = 37,

290 
USART2_IRQn
 = 38,

291 
USART3_IRQn
 = 39,

292 
EXTI15_10_IRQn
 = 40,

293 
RTC_Arm_IRQn
 = 41,

294 
OTG_FS_WKUP_IRQn
 = 42,

295 
TIM8_BRK_TIM12_IRQn
 = 43,

296 
TIM8_UP_TIM13_IRQn
 = 44,

297 
TIM8_TRG_COM_TIM14_IRQn
 = 45,

298 
TIM8_CC_IRQn
 = 46,

299 
DMA1_Sm7_IRQn
 = 47,

300 
FMC_IRQn
 = 48,

301 
SDIO_IRQn
 = 49,

302 
TIM5_IRQn
 = 50,

303 
SPI3_IRQn
 = 51,

304 
UART4_IRQn
 = 52,

305 
UART5_IRQn
 = 53,

306 
TIM6_DAC_IRQn
 = 54,

307 
TIM7_IRQn
 = 55,

308 
DMA2_Sm0_IRQn
 = 56,

309 
DMA2_Sm1_IRQn
 = 57,

310 
DMA2_Sm2_IRQn
 = 58,

311 
DMA2_Sm3_IRQn
 = 59,

312 
DMA2_Sm4_IRQn
 = 60,

313 
ETH_IRQn
 = 61,

314 
ETH_WKUP_IRQn
 = 62,

315 
CAN2_TX_IRQn
 = 63,

316 
CAN2_RX0_IRQn
 = 64,

317 
CAN2_RX1_IRQn
 = 65,

318 
CAN2_SCE_IRQn
 = 66,

319 
OTG_FS_IRQn
 = 67,

320 
DMA2_Sm5_IRQn
 = 68,

321 
DMA2_Sm6_IRQn
 = 69,

322 
DMA2_Sm7_IRQn
 = 70,

323 
USART6_IRQn
 = 71,

324 
I2C3_EV_IRQn
 = 72,

325 
I2C3_ER_IRQn
 = 73,

326 
OTG_HS_EP1_OUT_IRQn
 = 74,

327 
OTG_HS_EP1_IN_IRQn
 = 75,

328 
OTG_HS_WKUP_IRQn
 = 76,

329 
OTG_HS_IRQn
 = 77,

330 
DCMI_IRQn
 = 78,

331 
CRYP_IRQn
 = 79,

332 
HASH_RNG_IRQn
 = 80,

333 
FPU_IRQn
 = 81,

334 
UART7_IRQn
 = 82,

335 
UART8_IRQn
 = 83,

336 
SPI4_IRQn
 = 84,

337 
SPI5_IRQn
 = 85,

338 
SPI6_IRQn
 = 86,

339 
SAI1_IRQn
 = 87,

340 
DMA2D_IRQn
 = 90

343 #i
defed
 (
STM32F429_439xx
)

344 
CAN1_TX_IRQn
 = 19,

345 
CAN1_RX0_IRQn
 = 20,

346 
CAN1_RX1_IRQn
 = 21,

347 
CAN1_SCE_IRQn
 = 22,

348 
EXTI9_5_IRQn
 = 23,

349 
TIM1_BRK_TIM9_IRQn
 = 24,

350 
TIM1_UP_TIM10_IRQn
 = 25,

351 
TIM1_TRG_COM_TIM11_IRQn
 = 26,

352 
TIM1_CC_IRQn
 = 27,

353 
TIM2_IRQn
 = 28,

354 
TIM3_IRQn
 = 29,

355 
TIM4_IRQn
 = 30,

356 
I2C1_EV_IRQn
 = 31,

357 
I2C1_ER_IRQn
 = 32,

358 
I2C2_EV_IRQn
 = 33,

359 
I2C2_ER_IRQn
 = 34,

360 
SPI1_IRQn
 = 35,

361 
SPI2_IRQn
 = 36,

362 
USART1_IRQn
 = 37,

363 
USART2_IRQn
 = 38,

364 
USART3_IRQn
 = 39,

365 
EXTI15_10_IRQn
 = 40,

366 
RTC_Arm_IRQn
 = 41,

367 
OTG_FS_WKUP_IRQn
 = 42,

368 
TIM8_BRK_TIM12_IRQn
 = 43,

369 
TIM8_UP_TIM13_IRQn
 = 44,

370 
TIM8_TRG_COM_TIM14_IRQn
 = 45,

371 
TIM8_CC_IRQn
 = 46,

372 
DMA1_Sm7_IRQn
 = 47,

373 
FMC_IRQn
 = 48,

374 
SDIO_IRQn
 = 49,

375 
TIM5_IRQn
 = 50,

376 
SPI3_IRQn
 = 51,

377 
UART4_IRQn
 = 52,

378 
UART5_IRQn
 = 53,

379 
TIM6_DAC_IRQn
 = 54,

380 
TIM7_IRQn
 = 55,

381 
DMA2_Sm0_IRQn
 = 56,

382 
DMA2_Sm1_IRQn
 = 57,

383 
DMA2_Sm2_IRQn
 = 58,

384 
DMA2_Sm3_IRQn
 = 59,

385 
DMA2_Sm4_IRQn
 = 60,

386 
ETH_IRQn
 = 61,

387 
ETH_WKUP_IRQn
 = 62,

388 
CAN2_TX_IRQn
 = 63,

389 
CAN2_RX0_IRQn
 = 64,

390 
CAN2_RX1_IRQn
 = 65,

391 
CAN2_SCE_IRQn
 = 66,

392 
OTG_FS_IRQn
 = 67,

393 
DMA2_Sm5_IRQn
 = 68,

394 
DMA2_Sm6_IRQn
 = 69,

395 
DMA2_Sm7_IRQn
 = 70,

396 
USART6_IRQn
 = 71,

397 
I2C3_EV_IRQn
 = 72,

398 
I2C3_ER_IRQn
 = 73,

399 
OTG_HS_EP1_OUT_IRQn
 = 74,

400 
OTG_HS_EP1_IN_IRQn
 = 75,

401 
OTG_HS_WKUP_IRQn
 = 76,

402 
OTG_HS_IRQn
 = 77,

403 
DCMI_IRQn
 = 78,

404 
CRYP_IRQn
 = 79,

405 
HASH_RNG_IRQn
 = 80,

406 
FPU_IRQn
 = 81,

407 
UART7_IRQn
 = 82,

408 
UART8_IRQn
 = 83,

409 
SPI4_IRQn
 = 84,

410 
SPI5_IRQn
 = 85,

411 
SPI6_IRQn
 = 86,

412 
SAI1_IRQn
 = 87,

413 
LTDC_IRQn
 = 88,

414 
LTDC_ER_IRQn
 = 89,

415 
DMA2D_IRQn
 = 90

418 #i
defed
 (
STM32F401xx
|| defed (
STM32F411xE
)

419 
EXTI9_5_IRQn
 = 23,

420 
TIM1_BRK_TIM9_IRQn
 = 24,

421 
TIM1_UP_TIM10_IRQn
 = 25,

422 
TIM1_TRG_COM_TIM11_IRQn
 = 26,

423 
TIM1_CC_IRQn
 = 27,

424 
TIM2_IRQn
 = 28,

425 
TIM3_IRQn
 = 29,

426 
TIM4_IRQn
 = 30,

427 
I2C1_EV_IRQn
 = 31,

428 
I2C1_ER_IRQn
 = 32,

429 
I2C2_EV_IRQn
 = 33,

430 
I2C2_ER_IRQn
 = 34,

431 
SPI1_IRQn
 = 35,

432 
SPI2_IRQn
 = 36,

433 
USART1_IRQn
 = 37,

434 
USART2_IRQn
 = 38,

435 
EXTI15_10_IRQn
 = 40,

436 
RTC_Arm_IRQn
 = 41,

437 
OTG_FS_WKUP_IRQn
 = 42,

438 
DMA1_Sm7_IRQn
 = 47,

439 
SDIO_IRQn
 = 49,

440 
TIM5_IRQn
 = 50,

441 
SPI3_IRQn
 = 51,

442 
DMA2_Sm0_IRQn
 = 56,

443 
DMA2_Sm1_IRQn
 = 57,

444 
DMA2_Sm2_IRQn
 = 58,

445 
DMA2_Sm3_IRQn
 = 59,

446 
DMA2_Sm4_IRQn
 = 60,

447 
OTG_FS_IRQn
 = 67,

448 
DMA2_Sm5_IRQn
 = 68,

449 
DMA2_Sm6_IRQn
 = 69,

450 
DMA2_Sm7_IRQn
 = 70,

451 
USART6_IRQn
 = 71,

452 
I2C3_EV_IRQn
 = 72,

453 
I2C3_ER_IRQn
 = 73,

454 
FPU_IRQn
 = 81,

455 #i
defed
 (
STM32F401xx
)

456 
SPI4_IRQn
 = 84

458 #i
defed
 (
STM32F411xE
)

459 
SPI4_IRQn
 = 84,

460 
SPI5_IRQn
 = 85

464 } 
	tIRQn_Ty
;

470 
	~"ce_cm4.h
"

471 
	~"syem_m32f4xx.h
"

472 
	~<dt.h
>

478 
t32_t
 
	ts32
;

479 
t16_t
 
	ts16
;

480 
t8_t
 
	ts8
;

482 cڡ 
	tt32_t
 
	tsc32
;

483 cڡ 
	tt16_t
 
	tsc16
;

484 cڡ 
	tt8_t
 
	tsc8
;

486 
__IO
 
	tt32_t
 
	tvs32
;

487 
__IO
 
	tt16_t
 
	tvs16
;

488 
__IO
 
	tt8_t
 
	tvs8
;

490 
__I
 
	tt32_t
 
	tvsc32
;

491 
__I
 
	tt16_t
 
	tvsc16
;

492 
__I
 
	tt8_t
 
	tvsc8
;

494 
ut32_t
 
	tu32
;

495 
ut16_t
 
	tu16
;

496 
ut8_t
 
	tu8
;

498 cڡ 
	tut32_t
 
	tuc32
;

499 cڡ 
	tut16_t
 
	tuc16
;

500 cڡ 
	tut8_t
 
	tuc8
;

502 
__IO
 
	tut32_t
 
	tvu32
;

503 
__IO
 
	tut16_t
 
	tvu16
;

504 
__IO
 
	tut8_t
 
	tvu8
;

506 
__I
 
	tut32_t
 
	tvuc32
;

507 
__I
 
	tut16_t
 
	tvuc16
;

508 
__I
 
	tut8_t
 
	tvuc8
;

510 um {
RESET
 = 0, 
SET
 = !RESET} 
	tFgStus
, 
	tITStus
;

512 um {
DISABLE
 = 0, 
ENABLE
 = !DISABLE} 
	tFuniڮS
;

513 
	#IS_FUNCTIONAL_STATE
(
STATE
(((STATE=
DISABLE
|| ((STATE=
ENABLE
))

	)

515 um {
ERROR
 = 0, 
SUCCESS
 = !ERROR} 
	tEStus
;

531 
__IO
 
ut32_t
 
SR
;

532 
__IO
 
ut32_t
 
CR1
;

533 
__IO
 
ut32_t
 
CR2
;

534 
__IO
 
ut32_t
 
SMPR1
;

535 
__IO
 
ut32_t
 
SMPR2
;

536 
__IO
 
ut32_t
 
JOFR1
;

537 
__IO
 
ut32_t
 
JOFR2
;

538 
__IO
 
ut32_t
 
JOFR3
;

539 
__IO
 
ut32_t
 
JOFR4
;

540 
__IO
 
ut32_t
 
HTR
;

541 
__IO
 
ut32_t
 
LTR
;

542 
__IO
 
ut32_t
 
SQR1
;

543 
__IO
 
ut32_t
 
SQR2
;

544 
__IO
 
ut32_t
 
SQR3
;

545 
__IO
 
ut32_t
 
JSQR
;

546 
__IO
 
ut32_t
 
JDR1
;

547 
__IO
 
ut32_t
 
JDR2
;

548 
__IO
 
ut32_t
 
JDR3
;

549 
__IO
 
ut32_t
 
JDR4
;

550 
__IO
 
ut32_t
 
DR
;

551 } 
	tADC_TyDef
;

555 
__IO
 
ut32_t
 
CSR
;

556 
__IO
 
ut32_t
 
CCR
;

557 
__IO
 
ut32_t
 
CDR
;

559 } 
	tADC_Comm_TyDef
;

568 
__IO
 
ut32_t
 
TIR
;

569 
__IO
 
ut32_t
 
TDTR
;

570 
__IO
 
ut32_t
 
TDLR
;

571 
__IO
 
ut32_t
 
TDHR
;

572 } 
	tCAN_TxMaBox_TyDef
;

580 
__IO
 
ut32_t
 
RIR
;

581 
__IO
 
ut32_t
 
RDTR
;

582 
__IO
 
ut32_t
 
RDLR
;

583 
__IO
 
ut32_t
 
RDHR
;

584 } 
	tCAN_FIFOMaBox_TyDef
;

592 
__IO
 
ut32_t
 
FR1
;

593 
__IO
 
ut32_t
 
FR2
;

594 } 
	tCAN_FrRegi_TyDef
;

602 
__IO
 
ut32_t
 
MCR
;

603 
__IO
 
ut32_t
 
MSR
;

604 
__IO
 
ut32_t
 
TSR
;

605 
__IO
 
ut32_t
 
RF0R
;

606 
__IO
 
ut32_t
 
RF1R
;

607 
__IO
 
ut32_t
 
IER
;

608 
__IO
 
ut32_t
 
ESR
;

609 
__IO
 
ut32_t
 
BTR
;

610 
ut32_t
 
RESERVED0
[88];

611 
CAN_TxMaBox_TyDef
 
sTxMaBox
[3];

612 
CAN_FIFOMaBox_TyDef
 
sFIFOMaBox
[2];

613 
ut32_t
 
RESERVED1
[12];

614 
__IO
 
ut32_t
 
FMR
;

615 
__IO
 
ut32_t
 
FM1R
;

616 
ut32_t
 
RESERVED2
;

617 
__IO
 
ut32_t
 
FS1R
;

618 
ut32_t
 
RESERVED3
;

619 
__IO
 
ut32_t
 
FFA1R
;

620 
ut32_t
 
RESERVED4
;

621 
__IO
 
ut32_t
 
FA1R
;

622 
ut32_t
 
RESERVED5
[8];

623 
CAN_FrRegi_TyDef
 
sFrRegi
[28];

624 } 
	tCAN_TyDef
;

632 
__IO
 
ut32_t
 
DR
;

633 
__IO
 
ut8_t
 
IDR
;

634 
ut8_t
 
RESERVED0
;

635 
ut16_t
 
RESERVED1
;

636 
__IO
 
ut32_t
 
CR
;

637 } 
	tCRC_TyDef
;

645 
__IO
 
ut32_t
 
CR
;

646 
__IO
 
ut32_t
 
SWTRIGR
;

647 
__IO
 
ut32_t
 
DHR12R1
;

648 
__IO
 
ut32_t
 
DHR12L1
;

649 
__IO
 
ut32_t
 
DHR8R1
;

650 
__IO
 
ut32_t
 
DHR12R2
;

651 
__IO
 
ut32_t
 
DHR12L2
;

652 
__IO
 
ut32_t
 
DHR8R2
;

653 
__IO
 
ut32_t
 
DHR12RD
;

654 
__IO
 
ut32_t
 
DHR12LD
;

655 
__IO
 
ut32_t
 
DHR8RD
;

656 
__IO
 
ut32_t
 
DOR1
;

657 
__IO
 
ut32_t
 
DOR2
;

658 
__IO
 
ut32_t
 
SR
;

659 } 
	tDAC_TyDef
;

667 
__IO
 
ut32_t
 
IDCODE
;

668 
__IO
 
ut32_t
 
CR
;

669 
__IO
 
ut32_t
 
APB1FZ
;

670 
__IO
 
ut32_t
 
APB2FZ
;

671 }
	tDBGMCU_TyDef
;

679 
__IO
 
ut32_t
 
CR
;

680 
__IO
 
ut32_t
 
SR
;

681 
__IO
 
ut32_t
 
RISR
;

682 
__IO
 
ut32_t
 
IER
;

683 
__IO
 
ut32_t
 
MISR
;

684 
__IO
 
ut32_t
 
ICR
;

685 
__IO
 
ut32_t
 
ESCR
;

686 
__IO
 
ut32_t
 
ESUR
;

687 
__IO
 
ut32_t
 
CWSTRTR
;

688 
__IO
 
ut32_t
 
CWSIZER
;

689 
__IO
 
ut32_t
 
DR
;

690 } 
	tDCMI_TyDef
;

698 
__IO
 
ut32_t
 
CR
;

699 
__IO
 
ut32_t
 
NDTR
;

700 
__IO
 
ut32_t
 
PAR
;

701 
__IO
 
ut32_t
 
M0AR
;

702 
__IO
 
ut32_t
 
M1AR
;

703 
__IO
 
ut32_t
 
FCR
;

704 } 
	tDMA_Sm_TyDef
;

708 
__IO
 
ut32_t
 
LISR
;

709 
__IO
 
ut32_t
 
HISR
;

710 
__IO
 
ut32_t
 
LIFCR
;

711 
__IO
 
ut32_t
 
HIFCR
;

712 } 
	tDMA_TyDef
;

720 
__IO
 
ut32_t
 
CR
;

721 
__IO
 
ut32_t
 
ISR
;

722 
__IO
 
ut32_t
 
IFCR
;

723 
__IO
 
ut32_t
 
FGMAR
;

724 
__IO
 
ut32_t
 
FGOR
;

725 
__IO
 
ut32_t
 
BGMAR
;

726 
__IO
 
ut32_t
 
BGOR
;

727 
__IO
 
ut32_t
 
FGPFCCR
;

728 
__IO
 
ut32_t
 
FGCOLR
;

729 
__IO
 
ut32_t
 
BGPFCCR
;

730 
__IO
 
ut32_t
 
BGCOLR
;

731 
__IO
 
ut32_t
 
FGCMAR
;

732 
__IO
 
ut32_t
 
BGCMAR
;

733 
__IO
 
ut32_t
 
OPFCCR
;

734 
__IO
 
ut32_t
 
OCOLR
;

735 
__IO
 
ut32_t
 
OMAR
;

736 
__IO
 
ut32_t
 
OOR
;

737 
__IO
 
ut32_t
 
NLR
;

738 
__IO
 
ut32_t
 
LWR
;

739 
__IO
 
ut32_t
 
AMTCR
;

740 
ut32_t
 
RESERVED
[236];

741 
__IO
 
ut32_t
 
FGCLUT
[256];

742 
__IO
 
ut32_t
 
BGCLUT
[256];

743 } 
	tDMA2D_TyDef
;

751 
__IO
 
ut32_t
 
MACCR
;

752 
__IO
 
ut32_t
 
MACFFR
;

753 
__IO
 
ut32_t
 
MACHTHR
;

754 
__IO
 
ut32_t
 
MACHTLR
;

755 
__IO
 
ut32_t
 
MACMIIAR
;

756 
__IO
 
ut32_t
 
MACMIIDR
;

757 
__IO
 
ut32_t
 
MACFCR
;

758 
__IO
 
ut32_t
 
MACVLANTR
;

759 
ut32_t
 
RESERVED0
[2];

760 
__IO
 
ut32_t
 
MACRWUFFR
;

761 
__IO
 
ut32_t
 
MACPMTCSR
;

762 
ut32_t
 
RESERVED1
[2];

763 
__IO
 
ut32_t
 
MACSR
;

764 
__IO
 
ut32_t
 
MACIMR
;

765 
__IO
 
ut32_t
 
MACA0HR
;

766 
__IO
 
ut32_t
 
MACA0LR
;

767 
__IO
 
ut32_t
 
MACA1HR
;

768 
__IO
 
ut32_t
 
MACA1LR
;

769 
__IO
 
ut32_t
 
MACA2HR
;

770 
__IO
 
ut32_t
 
MACA2LR
;

771 
__IO
 
ut32_t
 
MACA3HR
;

772 
__IO
 
ut32_t
 
MACA3LR
;

773 
ut32_t
 
RESERVED2
[40];

774 
__IO
 
ut32_t
 
MMCCR
;

775 
__IO
 
ut32_t
 
MMCRIR
;

776 
__IO
 
ut32_t
 
MMCTIR
;

777 
__IO
 
ut32_t
 
MMCRIMR
;

778 
__IO
 
ut32_t
 
MMCTIMR
;

779 
ut32_t
 
RESERVED3
[14];

780 
__IO
 
ut32_t
 
MMCTGFSCCR
;

781 
__IO
 
ut32_t
 
MMCTGFMSCCR
;

782 
ut32_t
 
RESERVED4
[5];

783 
__IO
 
ut32_t
 
MMCTGFCR
;

784 
ut32_t
 
RESERVED5
[10];

785 
__IO
 
ut32_t
 
MMCRFCECR
;

786 
__IO
 
ut32_t
 
MMCRFAECR
;

787 
ut32_t
 
RESERVED6
[10];

788 
__IO
 
ut32_t
 
MMCRGUFCR
;

789 
ut32_t
 
RESERVED7
[334];

790 
__IO
 
ut32_t
 
PTPTSCR
;

791 
__IO
 
ut32_t
 
PTPSSIR
;

792 
__IO
 
ut32_t
 
PTPTSHR
;

793 
__IO
 
ut32_t
 
PTPTSLR
;

794 
__IO
 
ut32_t
 
PTPTSHUR
;

795 
__IO
 
ut32_t
 
PTPTSLUR
;

796 
__IO
 
ut32_t
 
PTPTSAR
;

797 
__IO
 
ut32_t
 
PTPTTHR
;

798 
__IO
 
ut32_t
 
PTPTTLR
;

799 
__IO
 
ut32_t
 
RESERVED8
;

800 
__IO
 
ut32_t
 
PTPTSSR
;

801 
ut32_t
 
RESERVED9
[565];

802 
__IO
 
ut32_t
 
DMABMR
;

803 
__IO
 
ut32_t
 
DMATPDR
;

804 
__IO
 
ut32_t
 
DMARPDR
;

805 
__IO
 
ut32_t
 
DMARDLAR
;

806 
__IO
 
ut32_t
 
DMATDLAR
;

807 
__IO
 
ut32_t
 
DMASR
;

808 
__IO
 
ut32_t
 
DMAOMR
;

809 
__IO
 
ut32_t
 
DMAIER
;

810 
__IO
 
ut32_t
 
DMAMFBOCR
;

811 
__IO
 
ut32_t
 
DMARSWTR
;

812 
ut32_t
 
RESERVED10
[8];

813 
__IO
 
ut32_t
 
DMACHTDR
;

814 
__IO
 
ut32_t
 
DMACHRDR
;

815 
__IO
 
ut32_t
 
DMACHTBAR
;

816 
__IO
 
ut32_t
 
DMACHRBAR
;

817 } 
	tETH_TyDef
;

825 
__IO
 
ut32_t
 
IMR
;

826 
__IO
 
ut32_t
 
EMR
;

827 
__IO
 
ut32_t
 
RTSR
;

828 
__IO
 
ut32_t
 
FTSR
;

829 
__IO
 
ut32_t
 
SWIER
;

830 
__IO
 
ut32_t
 
PR
;

831 } 
	tEXTI_TyDef
;

839 
__IO
 
ut32_t
 
ACR
;

840 
__IO
 
ut32_t
 
KEYR
;

841 
__IO
 
ut32_t
 
OPTKEYR
;

842 
__IO
 
ut32_t
 
SR
;

843 
__IO
 
ut32_t
 
CR
;

844 
__IO
 
ut32_t
 
OPTCR
;

845 
__IO
 
ut32_t
 
OPTCR1
;

846 } 
	tFLASH_TyDef
;

848 #i
defed
 (
STM32F40_41xxx
)

855 
__IO
 
ut32_t
 
BTCR
[8];

856 } 
	tFSMC_Bk1_TyDef
;

864 
__IO
 
ut32_t
 
BWTR
[7];

865 } 
	tFSMC_Bk1E_TyDef
;

873 
__IO
 
ut32_t
 
PCR2
;

874 
__IO
 
ut32_t
 
SR2
;

875 
__IO
 
ut32_t
 
PMEM2
;

876 
__IO
 
ut32_t
 
PATT2
;

877 
ut32_t
 
RESERVED0
;

878 
__IO
 
ut32_t
 
ECCR2
;

879 } 
	tFSMC_Bk2_TyDef
;

887 
__IO
 
ut32_t
 
PCR3
;

888 
__IO
 
ut32_t
 
SR3
;

889 
__IO
 
ut32_t
 
PMEM3
;

890 
__IO
 
ut32_t
 
PATT3
;

891 
ut32_t
 
RESERVED0
;

892 
__IO
 
ut32_t
 
ECCR3
;

893 } 
	tFSMC_Bk3_TyDef
;

901 
__IO
 
ut32_t
 
PCR4
;

902 
__IO
 
ut32_t
 
SR4
;

903 
__IO
 
ut32_t
 
PMEM4
;

904 
__IO
 
ut32_t
 
PATT4
;

905 
__IO
 
ut32_t
 
PIO4
;

906 } 
	tFSMC_Bk4_TyDef
;

909 #i
defed
 (
STM32F427_437xx
|| defed (
STM32F429_439xx
)

916 
__IO
 
ut32_t
 
BTCR
[8];

917 } 
	tFMC_Bk1_TyDef
;

925 
__IO
 
ut32_t
 
BWTR
[7];

926 } 
	tFMC_Bk1E_TyDef
;

934 
__IO
 
ut32_t
 
PCR2
;

935 
__IO
 
ut32_t
 
SR2
;

936 
__IO
 
ut32_t
 
PMEM2
;

937 
__IO
 
ut32_t
 
PATT2
;

938 
ut32_t
 
RESERVED0
;

939 
__IO
 
ut32_t
 
ECCR2
;

940 } 
	tFMC_Bk2_TyDef
;

948 
__IO
 
ut32_t
 
PCR3
;

949 
__IO
 
ut32_t
 
SR3
;

950 
__IO
 
ut32_t
 
PMEM3
;

951 
__IO
 
ut32_t
 
PATT3
;

952 
ut32_t
 
RESERVED0
;

953 
__IO
 
ut32_t
 
ECCR3
;

954 } 
	tFMC_Bk3_TyDef
;

962 
__IO
 
ut32_t
 
PCR4
;

963 
__IO
 
ut32_t
 
SR4
;

964 
__IO
 
ut32_t
 
PMEM4
;

965 
__IO
 
ut32_t
 
PATT4
;

966 
__IO
 
ut32_t
 
PIO4
;

967 } 
	tFMC_Bk4_TyDef
;

975 
__IO
 
ut32_t
 
SDCR
[2];

976 
__IO
 
ut32_t
 
SDTR
[2];

977 
__IO
 
ut32_t
 
SDCMR
;

978 
__IO
 
ut32_t
 
SDRTR
;

979 
__IO
 
ut32_t
 
SDSR
;

980 } 
	tFMC_Bk5_6_TyDef
;

989 
__IO
 
ut32_t
 
MODER
;

990 
__IO
 
ut32_t
 
OTYPER
;

991 
__IO
 
ut32_t
 
OSPEEDR
;

992 
__IO
 
ut32_t
 
PUPDR
;

993 
__IO
 
ut32_t
 
IDR
;

994 
__IO
 
ut32_t
 
ODR
;

995 
__IO
 
ut16_t
 
BSRRL
;

996 
__IO
 
ut16_t
 
BSRRH
;

997 
__IO
 
ut32_t
 
LCKR
;

998 
__IO
 
ut32_t
 
AFR
[2];

999 } 
	tGPIO_TyDef
;

1007 
__IO
 
ut32_t
 
MEMRMP
;

1008 
__IO
 
ut32_t
 
PMC
;

1009 
__IO
 
ut32_t
 
EXTICR
[4];

1010 
ut32_t
 
RESERVED
[2];

1011 
__IO
 
ut32_t
 
CMPCR
;

1012 } 
	tSYSCFG_TyDef
;

1020 
__IO
 
ut16_t
 
CR1
;

1021 
ut16_t
 
RESERVED0
;

1022 
__IO
 
ut16_t
 
CR2
;

1023 
ut16_t
 
RESERVED1
;

1024 
__IO
 
ut16_t
 
OAR1
;

1025 
ut16_t
 
RESERVED2
;

1026 
__IO
 
ut16_t
 
OAR2
;

1027 
ut16_t
 
RESERVED3
;

1028 
__IO
 
ut16_t
 
DR
;

1029 
ut16_t
 
RESERVED4
;

1030 
__IO
 
ut16_t
 
SR1
;

1031 
ut16_t
 
RESERVED5
;

1032 
__IO
 
ut16_t
 
SR2
;

1033 
ut16_t
 
RESERVED6
;

1034 
__IO
 
ut16_t
 
CCR
;

1035 
ut16_t
 
RESERVED7
;

1036 
__IO
 
ut16_t
 
TRISE
;

1037 
ut16_t
 
RESERVED8
;

1038 
__IO
 
ut16_t
 
FLTR
;

1039 
ut16_t
 
RESERVED9
;

1040 } 
	tI2C_TyDef
;

1048 
__IO
 
ut32_t
 
KR
;

1049 
__IO
 
ut32_t
 
PR
;

1050 
__IO
 
ut32_t
 
RLR
;

1051 
__IO
 
ut32_t
 
SR
;

1052 } 
	tIWDG_TyDef
;

1060 
ut32_t
 
RESERVED0
[2];

1061 
__IO
 
ut32_t
 
SSCR
;

1062 
__IO
 
ut32_t
 
BPCR
;

1063 
__IO
 
ut32_t
 
AWCR
;

1064 
__IO
 
ut32_t
 
TWCR
;

1065 
__IO
 
ut32_t
 
GCR
;

1066 
ut32_t
 
RESERVED1
[2];

1067 
__IO
 
ut32_t
 
SRCR
;

1068 
ut32_t
 
RESERVED2
[1];

1069 
__IO
 
ut32_t
 
BCCR
;

1070 
ut32_t
 
RESERVED3
[1];

1071 
__IO
 
ut32_t
 
IER
;

1072 
__IO
 
ut32_t
 
ISR
;

1073 
__IO
 
ut32_t
 
ICR
;

1074 
__IO
 
ut32_t
 
LIPCR
;

1075 
__IO
 
ut32_t
 
CPSR
;

1076 
__IO
 
ut32_t
 
CDSR
;

1077 } 
	tLTDC_TyDef
;

1085 
__IO
 
ut32_t
 
CR
;

1086 
__IO
 
ut32_t
 
WHPCR
;

1087 
__IO
 
ut32_t
 
WVPCR
;

1088 
__IO
 
ut32_t
 
CKCR
;

1089 
__IO
 
ut32_t
 
PFCR
;

1090 
__IO
 
ut32_t
 
CACR
;

1091 
__IO
 
ut32_t
 
DCCR
;

1092 
__IO
 
ut32_t
 
BFCR
;

1093 
ut32_t
 
RESERVED0
[2];

1094 
__IO
 
ut32_t
 
CFBAR
;

1095 
__IO
 
ut32_t
 
CFBLR
;

1096 
__IO
 
ut32_t
 
CFBLNR
;

1097 
ut32_t
 
RESERVED1
[3];

1098 
__IO
 
ut32_t
 
CLUTWR
;

1100 } 
	tLTDC_Lay_TyDef
;

1108 
__IO
 
ut32_t
 
CR
;

1109 
__IO
 
ut32_t
 
CSR
;

1110 } 
	tPWR_TyDef
;

1118 
__IO
 
ut32_t
 
CR
;

1119 
__IO
 
ut32_t
 
PLLCFGR
;

1120 
__IO
 
ut32_t
 
CFGR
;

1121 
__IO
 
ut32_t
 
CIR
;

1122 
__IO
 
ut32_t
 
AHB1RSTR
;

1123 
__IO
 
ut32_t
 
AHB2RSTR
;

1124 
__IO
 
ut32_t
 
AHB3RSTR
;

1125 
ut32_t
 
RESERVED0
;

1126 
__IO
 
ut32_t
 
APB1RSTR
;

1127 
__IO
 
ut32_t
 
APB2RSTR
;

1128 
ut32_t
 
RESERVED1
[2];

1129 
__IO
 
ut32_t
 
AHB1ENR
;

1130 
__IO
 
ut32_t
 
AHB2ENR
;

1131 
__IO
 
ut32_t
 
AHB3ENR
;

1132 
ut32_t
 
RESERVED2
;

1133 
__IO
 
ut32_t
 
APB1ENR
;

1134 
__IO
 
ut32_t
 
APB2ENR
;

1135 
ut32_t
 
RESERVED3
[2];

1136 
__IO
 
ut32_t
 
AHB1LPENR
;

1137 
__IO
 
ut32_t
 
AHB2LPENR
;

1138 
__IO
 
ut32_t
 
AHB3LPENR
;

1139 
ut32_t
 
RESERVED4
;

1140 
__IO
 
ut32_t
 
APB1LPENR
;

1141 
__IO
 
ut32_t
 
APB2LPENR
;

1142 
ut32_t
 
RESERVED5
[2];

1143 
__IO
 
ut32_t
 
BDCR
;

1144 
__IO
 
ut32_t
 
CSR
;

1145 
ut32_t
 
RESERVED6
[2];

1146 
__IO
 
ut32_t
 
SSCGR
;

1147 
__IO
 
ut32_t
 
PLLI2SCFGR
;

1148 
__IO
 
ut32_t
 
PLLSAICFGR
;

1149 
__IO
 
ut32_t
 
DCKCFGR
;

1151 } 
	tRCC_TyDef
;

1159 
__IO
 
ut32_t
 
TR
;

1160 
__IO
 
ut32_t
 
DR
;

1161 
__IO
 
ut32_t
 
CR
;

1162 
__IO
 
ut32_t
 
ISR
;

1163 
__IO
 
ut32_t
 
PRER
;

1164 
__IO
 
ut32_t
 
WUTR
;

1165 
__IO
 
ut32_t
 
CALIBR
;

1166 
__IO
 
ut32_t
 
ALRMAR
;

1167 
__IO
 
ut32_t
 
ALRMBR
;

1168 
__IO
 
ut32_t
 
WPR
;

1169 
__IO
 
ut32_t
 
SSR
;

1170 
__IO
 
ut32_t
 
SHIFTR
;

1171 
__IO
 
ut32_t
 
TSTR
;

1172 
__IO
 
ut32_t
 
TSDR
;

1173 
__IO
 
ut32_t
 
TSSSR
;

1174 
__IO
 
ut32_t
 
CALR
;

1175 
__IO
 
ut32_t
 
TAFCR
;

1176 
__IO
 
ut32_t
 
ALRMASSR
;

1177 
__IO
 
ut32_t
 
ALRMBSSR
;

1178 
ut32_t
 
RESERVED7
;

1179 
__IO
 
ut32_t
 
BKP0R
;

1180 
__IO
 
ut32_t
 
BKP1R
;

1181 
__IO
 
ut32_t
 
BKP2R
;

1182 
__IO
 
ut32_t
 
BKP3R
;

1183 
__IO
 
ut32_t
 
BKP4R
;

1184 
__IO
 
ut32_t
 
BKP5R
;

1185 
__IO
 
ut32_t
 
BKP6R
;

1186 
__IO
 
ut32_t
 
BKP7R
;

1187 
__IO
 
ut32_t
 
BKP8R
;

1188 
__IO
 
ut32_t
 
BKP9R
;

1189 
__IO
 
ut32_t
 
BKP10R
;

1190 
__IO
 
ut32_t
 
BKP11R
;

1191 
__IO
 
ut32_t
 
BKP12R
;

1192 
__IO
 
ut32_t
 
BKP13R
;

1193 
__IO
 
ut32_t
 
BKP14R
;

1194 
__IO
 
ut32_t
 
BKP15R
;

1195 
__IO
 
ut32_t
 
BKP16R
;

1196 
__IO
 
ut32_t
 
BKP17R
;

1197 
__IO
 
ut32_t
 
BKP18R
;

1198 
__IO
 
ut32_t
 
BKP19R
;

1199 } 
	tRTC_TyDef
;

1208 
__IO
 
ut32_t
 
GCR
;

1209 } 
	tSAI_TyDef
;

1213 
__IO
 
ut32_t
 
CR1
;

1214 
__IO
 
ut32_t
 
CR2
;

1215 
__IO
 
ut32_t
 
FRCR
;

1216 
__IO
 
ut32_t
 
SLOTR
;

1217 
__IO
 
ut32_t
 
IMR
;

1218 
__IO
 
ut32_t
 
SR
;

1219 
__IO
 
ut32_t
 
CLRFR
;

1220 
__IO
 
ut32_t
 
DR
;

1221 } 
	tSAI_Block_TyDef
;

1229 
__IO
 
ut32_t
 
POWER
;

1230 
__IO
 
ut32_t
 
CLKCR
;

1231 
__IO
 
ut32_t
 
ARG
;

1232 
__IO
 
ut32_t
 
CMD
;

1233 
__I
 
ut32_t
 
RESPCMD
;

1234 
__I
 
ut32_t
 
RESP1
;

1235 
__I
 
ut32_t
 
RESP2
;

1236 
__I
 
ut32_t
 
RESP3
;

1237 
__I
 
ut32_t
 
RESP4
;

1238 
__IO
 
ut32_t
 
DTIMER
;

1239 
__IO
 
ut32_t
 
DLEN
;

1240 
__IO
 
ut32_t
 
DCTRL
;

1241 
__I
 
ut32_t
 
DCOUNT
;

1242 
__I
 
ut32_t
 
STA
;

1243 
__IO
 
ut32_t
 
ICR
;

1244 
__IO
 
ut32_t
 
MASK
;

1245 
ut32_t
 
RESERVED0
[2];

1246 
__I
 
ut32_t
 
FIFOCNT
;

1247 
ut32_t
 
RESERVED1
[13];

1248 
__IO
 
ut32_t
 
FIFO
;

1249 } 
	tSDIO_TyDef
;

1257 
__IO
 
ut16_t
 
CR1
;

1258 
ut16_t
 
RESERVED0
;

1259 
__IO
 
ut16_t
 
CR2
;

1260 
ut16_t
 
RESERVED1
;

1261 
__IO
 
ut16_t
 
SR
;

1262 
ut16_t
 
RESERVED2
;

1263 
__IO
 
ut16_t
 
DR
;

1264 
ut16_t
 
RESERVED3
;

1265 
__IO
 
ut16_t
 
CRCPR
;

1266 
ut16_t
 
RESERVED4
;

1267 
__IO
 
ut16_t
 
RXCRCR
;

1268 
ut16_t
 
RESERVED5
;

1269 
__IO
 
ut16_t
 
TXCRCR
;

1270 
ut16_t
 
RESERVED6
;

1271 
__IO
 
ut16_t
 
I2SCFGR
;

1272 
ut16_t
 
RESERVED7
;

1273 
__IO
 
ut16_t
 
I2SPR
;

1274 
ut16_t
 
RESERVED8
;

1275 } 
	tSPI_TyDef
;

1283 
__IO
 
ut16_t
 
CR1
;

1284 
ut16_t
 
RESERVED0
;

1285 
__IO
 
ut16_t
 
CR2
;

1286 
ut16_t
 
RESERVED1
;

1287 
__IO
 
ut16_t
 
SMCR
;

1288 
ut16_t
 
RESERVED2
;

1289 
__IO
 
ut16_t
 
DIER
;

1290 
ut16_t
 
RESERVED3
;

1291 
__IO
 
ut16_t
 
SR
;

1292 
ut16_t
 
RESERVED4
;

1293 
__IO
 
ut16_t
 
EGR
;

1294 
ut16_t
 
RESERVED5
;

1295 
__IO
 
ut16_t
 
CCMR1
;

1296 
ut16_t
 
RESERVED6
;

1297 
__IO
 
ut16_t
 
CCMR2
;

1298 
ut16_t
 
RESERVED7
;

1299 
__IO
 
ut16_t
 
CCER
;

1300 
ut16_t
 
RESERVED8
;

1301 
__IO
 
ut32_t
 
CNT
;

1302 
__IO
 
ut16_t
 
PSC
;

1303 
ut16_t
 
RESERVED9
;

1304 
__IO
 
ut32_t
 
ARR
;

1305 
__IO
 
ut16_t
 
RCR
;

1306 
ut16_t
 
RESERVED10
;

1307 
__IO
 
ut32_t
 
CCR1
;

1308 
__IO
 
ut32_t
 
CCR2
;

1309 
__IO
 
ut32_t
 
CCR3
;

1310 
__IO
 
ut32_t
 
CCR4
;

1311 
__IO
 
ut16_t
 
BDTR
;

1312 
ut16_t
 
RESERVED11
;

1313 
__IO
 
ut16_t
 
DCR
;

1314 
ut16_t
 
RESERVED12
;

1315 
__IO
 
ut16_t
 
DMAR
;

1316 
ut16_t
 
RESERVED13
;

1317 
__IO
 
ut16_t
 
OR
;

1318 
ut16_t
 
RESERVED14
;

1319 } 
	tTIM_TyDef
;

1327 
__IO
 
ut16_t
 
SR
;

1328 
ut16_t
 
RESERVED0
;

1329 
__IO
 
ut16_t
 
DR
;

1330 
ut16_t
 
RESERVED1
;

1331 
__IO
 
ut16_t
 
BRR
;

1332 
ut16_t
 
RESERVED2
;

1333 
__IO
 
ut16_t
 
CR1
;

1334 
ut16_t
 
RESERVED3
;

1335 
__IO
 
ut16_t
 
CR2
;

1336 
ut16_t
 
RESERVED4
;

1337 
__IO
 
ut16_t
 
CR3
;

1338 
ut16_t
 
RESERVED5
;

1339 
__IO
 
ut16_t
 
GTPR
;

1340 
ut16_t
 
RESERVED6
;

1341 } 
	tUSART_TyDef
;

1349 
__IO
 
ut32_t
 
CR
;

1350 
__IO
 
ut32_t
 
CFR
;

1351 
__IO
 
ut32_t
 
SR
;

1352 } 
	tWWDG_TyDef
;

1360 
__IO
 
ut32_t
 
CR
;

1361 
__IO
 
ut32_t
 
SR
;

1362 
__IO
 
ut32_t
 
DR
;

1363 
__IO
 
ut32_t
 
DOUT
;

1364 
__IO
 
ut32_t
 
DMACR
;

1365 
__IO
 
ut32_t
 
IMSCR
;

1366 
__IO
 
ut32_t
 
RISR
;

1367 
__IO
 
ut32_t
 
MISR
;

1368 
__IO
 
ut32_t
 
K0LR
;

1369 
__IO
 
ut32_t
 
K0RR
;

1370 
__IO
 
ut32_t
 
K1LR
;

1371 
__IO
 
ut32_t
 
K1RR
;

1372 
__IO
 
ut32_t
 
K2LR
;

1373 
__IO
 
ut32_t
 
K2RR
;

1374 
__IO
 
ut32_t
 
K3LR
;

1375 
__IO
 
ut32_t
 
K3RR
;

1376 
__IO
 
ut32_t
 
IV0LR
;

1377 
__IO
 
ut32_t
 
IV0RR
;

1378 
__IO
 
ut32_t
 
IV1LR
;

1379 
__IO
 
ut32_t
 
IV1RR
;

1380 
__IO
 
ut32_t
 
CSGCMCCM0R
;

1381 
__IO
 
ut32_t
 
CSGCMCCM1R
;

1382 
__IO
 
ut32_t
 
CSGCMCCM2R
;

1383 
__IO
 
ut32_t
 
CSGCMCCM3R
;

1384 
__IO
 
ut32_t
 
CSGCMCCM4R
;

1385 
__IO
 
ut32_t
 
CSGCMCCM5R
;

1386 
__IO
 
ut32_t
 
CSGCMCCM6R
;

1387 
__IO
 
ut32_t
 
CSGCMCCM7R
;

1388 
__IO
 
ut32_t
 
CSGCM0R
;

1389 
__IO
 
ut32_t
 
CSGCM1R
;

1390 
__IO
 
ut32_t
 
CSGCM2R
;

1391 
__IO
 
ut32_t
 
CSGCM3R
;

1392 
__IO
 
ut32_t
 
CSGCM4R
;

1393 
__IO
 
ut32_t
 
CSGCM5R
;

1394 
__IO
 
ut32_t
 
CSGCM6R
;

1395 
__IO
 
ut32_t
 
CSGCM7R
;

1396 } 
	tCRYP_TyDef
;

1404 
__IO
 
ut32_t
 
CR
;

1405 
__IO
 
ut32_t
 
DIN
;

1406 
__IO
 
ut32_t
 
STR
;

1407 
__IO
 
ut32_t
 
HR
[5];

1408 
__IO
 
ut32_t
 
IMR
;

1409 
__IO
 
ut32_t
 
SR
;

1410 
ut32_t
 
RESERVED
[52];

1411 
__IO
 
ut32_t
 
CSR
[54];

1412 } 
	tHASH_TyDef
;

1420 
__IO
 
ut32_t
 
HR
[8];

1421 } 
	tHASH_DIGEST_TyDef
;

1429 
__IO
 
ut32_t
 
CR
;

1430 
__IO
 
ut32_t
 
SR
;

1431 
__IO
 
ut32_t
 
DR
;

1432 } 
	tRNG_TyDef
;

1441 
	#FLASH_BASE
 ((
ut32_t
)0x08000000

	)

1442 
	#CCMDATARAM_BASE
 ((
ut32_t
)0x10000000

	)

1443 
	#SRAM1_BASE
 ((
ut32_t
)0x20000000

	)

1444 
	#SRAM2_BASE
 ((
ut32_t
)0x2001C000

	)

1445 
	#SRAM3_BASE
 ((
ut32_t
)0x20020000

	)

1446 
	#PERIPH_BASE
 ((
ut32_t
)0x40000000

	)

1447 
	#BKPSRAM_BASE
 ((
ut32_t
)0x40024000

	)

1449 #i
defed
 (
STM32F40_41xxx
)

1450 
	#FSMC_R_BASE
 ((
ut32_t
)0xA0000000

	)

1453 #i
defed
 (
STM32F427_437xx
|| defed (
STM32F429_439xx
)

1454 
	#FMC_R_BASE
 ((
ut32_t
)0xA0000000

	)

1457 
	#CCMDATARAM_BB_BASE
 ((
ut32_t
)0x12000000

	)

1458 
	#SRAM1_BB_BASE
 ((
ut32_t
)0x22000000

	)

1459 
	#SRAM2_BB_BASE
 ((
ut32_t
)0x2201C000

	)

1460 
	#SRAM3_BB_BASE
 ((
ut32_t
)0x22400000

	)

1461 
	#PERIPH_BB_BASE
 ((
ut32_t
)0x42000000

	)

1462 
	#BKPSRAM_BB_BASE
 ((
ut32_t
)0x42024000

	)

1465 
	#SRAM_BASE
 
SRAM1_BASE


	)

1466 
	#SRAM_BB_BASE
 
SRAM1_BB_BASE


	)

1470 
	#APB1PERIPH_BASE
 
PERIPH_BASE


	)

1471 
	#APB2PERIPH_BASE
 (
PERIPH_BASE
 + 0x00010000)

	)

1472 
	#AHB1PERIPH_BASE
 (
PERIPH_BASE
 + 0x00020000)

	)

1473 
	#AHB2PERIPH_BASE
 (
PERIPH_BASE
 + 0x10000000)

	)

1476 
	#TIM2_BASE
 (
APB1PERIPH_BASE
 + 0x0000)

	)

1477 
	#TIM3_BASE
 (
APB1PERIPH_BASE
 + 0x0400)

	)

1478 
	#TIM4_BASE
 (
APB1PERIPH_BASE
 + 0x0800)

	)

1479 
	#TIM5_BASE
 (
APB1PERIPH_BASE
 + 0x0C00)

	)

1480 
	#TIM6_BASE
 (
APB1PERIPH_BASE
 + 0x1000)

	)

1481 
	#TIM7_BASE
 (
APB1PERIPH_BASE
 + 0x1400)

	)

1482 
	#TIM12_BASE
 (
APB1PERIPH_BASE
 + 0x1800)

	)

1483 
	#TIM13_BASE
 (
APB1PERIPH_BASE
 + 0x1C00)

	)

1484 
	#TIM14_BASE
 (
APB1PERIPH_BASE
 + 0x2000)

	)

1485 
	#RTC_BASE
 (
APB1PERIPH_BASE
 + 0x2800)

	)

1486 
	#WWDG_BASE
 (
APB1PERIPH_BASE
 + 0x2C00)

	)

1487 
	#IWDG_BASE
 (
APB1PERIPH_BASE
 + 0x3000)

	)

1488 
	#I2S2ext_BASE
 (
APB1PERIPH_BASE
 + 0x3400)

	)

1489 
	#SPI2_BASE
 (
APB1PERIPH_BASE
 + 0x3800)

	)

1490 
	#SPI3_BASE
 (
APB1PERIPH_BASE
 + 0x3C00)

	)

1491 
	#I2S3ext_BASE
 (
APB1PERIPH_BASE
 + 0x4000)

	)

1492 
	#USART2_BASE
 (
APB1PERIPH_BASE
 + 0x4400)

	)

1493 
	#USART3_BASE
 (
APB1PERIPH_BASE
 + 0x4800)

	)

1494 
	#UART4_BASE
 (
APB1PERIPH_BASE
 + 0x4C00)

	)

1495 
	#UART5_BASE
 (
APB1PERIPH_BASE
 + 0x5000)

	)

1496 
	#I2C1_BASE
 (
APB1PERIPH_BASE
 + 0x5400)

	)

1497 
	#I2C2_BASE
 (
APB1PERIPH_BASE
 + 0x5800)

	)

1498 
	#I2C3_BASE
 (
APB1PERIPH_BASE
 + 0x5C00)

	)

1499 
	#CAN1_BASE
 (
APB1PERIPH_BASE
 + 0x6400)

	)

1500 
	#CAN2_BASE
 (
APB1PERIPH_BASE
 + 0x6800)

	)

1501 
	#PWR_BASE
 (
APB1PERIPH_BASE
 + 0x7000)

	)

1502 
	#DAC_BASE
 (
APB1PERIPH_BASE
 + 0x7400)

	)

1503 
	#UART7_BASE
 (
APB1PERIPH_BASE
 + 0x7800)

	)

1504 
	#UART8_BASE
 (
APB1PERIPH_BASE
 + 0x7C00)

	)

1507 
	#TIM1_BASE
 (
APB2PERIPH_BASE
 + 0x0000)

	)

1508 
	#TIM8_BASE
 (
APB2PERIPH_BASE
 + 0x0400)

	)

1509 
	#USART1_BASE
 (
APB2PERIPH_BASE
 + 0x1000)

	)

1510 
	#USART6_BASE
 (
APB2PERIPH_BASE
 + 0x1400)

	)

1511 
	#ADC1_BASE
 (
APB2PERIPH_BASE
 + 0x2000)

	)

1512 
	#ADC2_BASE
 (
APB2PERIPH_BASE
 + 0x2100)

	)

1513 
	#ADC3_BASE
 (
APB2PERIPH_BASE
 + 0x2200)

	)

1514 
	#ADC_BASE
 (
APB2PERIPH_BASE
 + 0x2300)

	)

1515 
	#SDIO_BASE
 (
APB2PERIPH_BASE
 + 0x2C00)

	)

1516 
	#SPI1_BASE
 (
APB2PERIPH_BASE
 + 0x3000)

	)

1517 
	#SPI4_BASE
 (
APB2PERIPH_BASE
 + 0x3400)

	)

1518 
	#SYSCFG_BASE
 (
APB2PERIPH_BASE
 + 0x3800)

	)

1519 
	#EXTI_BASE
 (
APB2PERIPH_BASE
 + 0x3C00)

	)

1520 
	#TIM9_BASE
 (
APB2PERIPH_BASE
 + 0x4000)

	)

1521 
	#TIM10_BASE
 (
APB2PERIPH_BASE
 + 0x4400)

	)

1522 
	#TIM11_BASE
 (
APB2PERIPH_BASE
 + 0x4800)

	)

1523 
	#SPI5_BASE
 (
APB2PERIPH_BASE
 + 0x5000)

	)

1524 
	#SPI6_BASE
 (
APB2PERIPH_BASE
 + 0x5400)

	)

1525 
	#SAI1_BASE
 (
APB2PERIPH_BASE
 + 0x5800)

	)

1526 
	#SAI1_Block_A_BASE
 (
SAI1_BASE
 + 0x004)

	)

1527 
	#SAI1_Block_B_BASE
 (
SAI1_BASE
 + 0x024)

	)

1528 
	#LTDC_BASE
 (
APB2PERIPH_BASE
 + 0x6800)

	)

1529 
	#LTDC_Lay1_BASE
 (
LTDC_BASE
 + 0x84)

	)

1530 
	#LTDC_Lay2_BASE
 (
LTDC_BASE
 + 0x104)

	)

1533 
	#GPIOA_BASE
 (
AHB1PERIPH_BASE
 + 0x0000)

	)

1534 
	#GPIOB_BASE
 (
AHB1PERIPH_BASE
 + 0x0400)

	)

1535 
	#GPIOC_BASE
 (
AHB1PERIPH_BASE
 + 0x0800)

	)

1536 
	#GPIOD_BASE
 (
AHB1PERIPH_BASE
 + 0x0C00)

	)

1537 
	#GPIOE_BASE
 (
AHB1PERIPH_BASE
 + 0x1000)

	)

1538 
	#GPIOF_BASE
 (
AHB1PERIPH_BASE
 + 0x1400)

	)

1539 
	#GPIOG_BASE
 (
AHB1PERIPH_BASE
 + 0x1800)

	)

1540 
	#GPIOH_BASE
 (
AHB1PERIPH_BASE
 + 0x1C00)

	)

1541 
	#GPIOI_BASE
 (
AHB1PERIPH_BASE
 + 0x2000)

	)

1542 
	#GPIOJ_BASE
 (
AHB1PERIPH_BASE
 + 0x2400)

	)

1543 
	#GPIOK_BASE
 (
AHB1PERIPH_BASE
 + 0x2800)

	)

1544 
	#CRC_BASE
 (
AHB1PERIPH_BASE
 + 0x3000)

	)

1545 
	#RCC_BASE
 (
AHB1PERIPH_BASE
 + 0x3800)

	)

1546 
	#FLASH_R_BASE
 (
AHB1PERIPH_BASE
 + 0x3C00)

	)

1547 
	#DMA1_BASE
 (
AHB1PERIPH_BASE
 + 0x6000)

	)

1548 
	#DMA1_Sm0_BASE
 (
DMA1_BASE
 + 0x010)

	)

1549 
	#DMA1_Sm1_BASE
 (
DMA1_BASE
 + 0x028)

	)

1550 
	#DMA1_Sm2_BASE
 (
DMA1_BASE
 + 0x040)

	)

1551 
	#DMA1_Sm3_BASE
 (
DMA1_BASE
 + 0x058)

	)

1552 
	#DMA1_Sm4_BASE
 (
DMA1_BASE
 + 0x070)

	)

1553 
	#DMA1_Sm5_BASE
 (
DMA1_BASE
 + 0x088)

	)

1554 
	#DMA1_Sm6_BASE
 (
DMA1_BASE
 + 0x0A0)

	)

1555 
	#DMA1_Sm7_BASE
 (
DMA1_BASE
 + 0x0B8)

	)

1556 
	#DMA2_BASE
 (
AHB1PERIPH_BASE
 + 0x6400)

	)

1557 
	#DMA2_Sm0_BASE
 (
DMA2_BASE
 + 0x010)

	)

1558 
	#DMA2_Sm1_BASE
 (
DMA2_BASE
 + 0x028)

	)

1559 
	#DMA2_Sm2_BASE
 (
DMA2_BASE
 + 0x040)

	)

1560 
	#DMA2_Sm3_BASE
 (
DMA2_BASE
 + 0x058)

	)

1561 
	#DMA2_Sm4_BASE
 (
DMA2_BASE
 + 0x070)

	)

1562 
	#DMA2_Sm5_BASE
 (
DMA2_BASE
 + 0x088)

	)

1563 
	#DMA2_Sm6_BASE
 (
DMA2_BASE
 + 0x0A0)

	)

1564 
	#DMA2_Sm7_BASE
 (
DMA2_BASE
 + 0x0B8)

	)

1565 
	#ETH_BASE
 (
AHB1PERIPH_BASE
 + 0x8000)

	)

1566 
	#ETH_MAC_BASE
 (
ETH_BASE
)

	)

1567 
	#ETH_MMC_BASE
 (
ETH_BASE
 + 0x0100)

	)

1568 
	#ETH_PTP_BASE
 (
ETH_BASE
 + 0x0700)

	)

1569 
	#ETH_DMA_BASE
 (
ETH_BASE
 + 0x1000)

	)

1570 
	#DMA2D_BASE
 (
AHB1PERIPH_BASE
 + 0xB000)

	)

1573 
	#DCMI_BASE
 (
AHB2PERIPH_BASE
 + 0x50000)

	)

1574 
	#CRYP_BASE
 (
AHB2PERIPH_BASE
 + 0x60000)

	)

1575 
	#HASH_BASE
 (
AHB2PERIPH_BASE
 + 0x60400)

	)

1576 
	#HASH_DIGEST_BASE
 (
AHB2PERIPH_BASE
 + 0x60710)

	)

1577 
	#RNG_BASE
 (
AHB2PERIPH_BASE
 + 0x60800)

	)

1579 #i
defed
 (
STM32F40_41xxx
)

1581 
	#FSMC_Bk1_R_BASE
 (
FSMC_R_BASE
 + 0x0000)

	)

1582 
	#FSMC_Bk1E_R_BASE
 (
FSMC_R_BASE
 + 0x0104)

	)

1583 
	#FSMC_Bk2_R_BASE
 (
FSMC_R_BASE
 + 0x0060)

	)

1584 
	#FSMC_Bk3_R_BASE
 (
FSMC_R_BASE
 + 0x0080)

	)

1585 
	#FSMC_Bk4_R_BASE
 (
FSMC_R_BASE
 + 0x00A0)

	)

1588 #i
defed
 (
STM32F427_437xx
|| defed (
STM32F429_439xx
)

1590 
	#FMC_Bk1_R_BASE
 (
FMC_R_BASE
 + 0x0000)

	)

1591 
	#FMC_Bk1E_R_BASE
 (
FMC_R_BASE
 + 0x0104)

	)

1592 
	#FMC_Bk2_R_BASE
 (
FMC_R_BASE
 + 0x0060)

	)

1593 
	#FMC_Bk3_R_BASE
 (
FMC_R_BASE
 + 0x0080)

	)

1594 
	#FMC_Bk4_R_BASE
 (
FMC_R_BASE
 + 0x00A0)

	)

1595 
	#FMC_Bk5_6_R_BASE
 (
FMC_R_BASE
 + 0x0140)

	)

1599 
	#DBGMCU_BASE
 ((
ut32_t
 )0xE0042000)

	)

1608 
	#TIM2
 ((
TIM_TyDef
 *
TIM2_BASE
)

	)

1609 
	#TIM3
 ((
TIM_TyDef
 *
TIM3_BASE
)

	)

1610 
	#TIM4
 ((
TIM_TyDef
 *
TIM4_BASE
)

	)

1611 
	#TIM5
 ((
TIM_TyDef
 *
TIM5_BASE
)

	)

1612 
	#TIM6
 ((
TIM_TyDef
 *
TIM6_BASE
)

	)

1613 
	#TIM7
 ((
TIM_TyDef
 *
TIM7_BASE
)

	)

1614 
	#TIM12
 ((
TIM_TyDef
 *
TIM12_BASE
)

	)

1615 
	#TIM13
 ((
TIM_TyDef
 *
TIM13_BASE
)

	)

1616 
	#TIM14
 ((
TIM_TyDef
 *
TIM14_BASE
)

	)

1617 
	#RTC
 ((
RTC_TyDef
 *
RTC_BASE
)

	)

1618 
	#WWDG
 ((
WWDG_TyDef
 *
WWDG_BASE
)

	)

1619 
	#IWDG
 ((
IWDG_TyDef
 *
IWDG_BASE
)

	)

1620 
	#I2S2ext
 ((
SPI_TyDef
 *
I2S2ext_BASE
)

	)

1621 
	#SPI2
 ((
SPI_TyDef
 *
SPI2_BASE
)

	)

1622 
	#SPI3
 ((
SPI_TyDef
 *
SPI3_BASE
)

	)

1623 
	#I2S3ext
 ((
SPI_TyDef
 *
I2S3ext_BASE
)

	)

1624 
	#USART2
 ((
USART_TyDef
 *
USART2_BASE
)

	)

1625 
	#USART3
 ((
USART_TyDef
 *
USART3_BASE
)

	)

1626 
	#UART4
 ((
USART_TyDef
 *
UART4_BASE
)

	)

1627 
	#UART5
 ((
USART_TyDef
 *
UART5_BASE
)

	)

1628 
	#I2C1
 ((
I2C_TyDef
 *
I2C1_BASE
)

	)

1629 
	#I2C2
 ((
I2C_TyDef
 *
I2C2_BASE
)

	)

1630 
	#I2C3
 ((
I2C_TyDef
 *
I2C3_BASE
)

	)

1631 
	#CAN1
 ((
CAN_TyDef
 *
CAN1_BASE
)

	)

1632 
	#CAN2
 ((
CAN_TyDef
 *
CAN2_BASE
)

	)

1633 
	#PWR
 ((
PWR_TyDef
 *
PWR_BASE
)

	)

1634 
	#DAC
 ((
DAC_TyDef
 *
DAC_BASE
)

	)

1635 
	#UART7
 ((
USART_TyDef
 *
UART7_BASE
)

	)

1636 
	#UART8
 ((
USART_TyDef
 *
UART8_BASE
)

	)

1637 
	#TIM1
 ((
TIM_TyDef
 *
TIM1_BASE
)

	)

1638 
	#TIM8
 ((
TIM_TyDef
 *
TIM8_BASE
)

	)

1639 
	#USART1
 ((
USART_TyDef
 *
USART1_BASE
)

	)

1640 
	#USART6
 ((
USART_TyDef
 *
USART6_BASE
)

	)

1641 
	#ADC
 ((
ADC_Comm_TyDef
 *
ADC_BASE
)

	)

1642 
	#ADC1
 ((
ADC_TyDef
 *
ADC1_BASE
)

	)

1643 
	#ADC2
 ((
ADC_TyDef
 *
ADC2_BASE
)

	)

1644 
	#ADC3
 ((
ADC_TyDef
 *
ADC3_BASE
)

	)

1645 
	#SDIO
 ((
SDIO_TyDef
 *
SDIO_BASE
)

	)

1646 
	#SPI1
 ((
SPI_TyDef
 *
SPI1_BASE
)

	)

1647 
	#SPI4
 ((
SPI_TyDef
 *
SPI4_BASE
)

	)

1648 
	#SYSCFG
 ((
SYSCFG_TyDef
 *
SYSCFG_BASE
)

	)

1649 
	#EXTI
 ((
EXTI_TyDef
 *
EXTI_BASE
)

	)

1650 
	#TIM9
 ((
TIM_TyDef
 *
TIM9_BASE
)

	)

1651 
	#TIM10
 ((
TIM_TyDef
 *
TIM10_BASE
)

	)

1652 
	#TIM11
 ((
TIM_TyDef
 *
TIM11_BASE
)

	)

1653 
	#SPI5
 ((
SPI_TyDef
 *
SPI5_BASE
)

	)

1654 
	#SPI6
 ((
SPI_TyDef
 *
SPI6_BASE
)

	)

1655 
	#SAI1
 ((
SAI_TyDef
 *
SAI1_BASE
)

	)

1656 
	#SAI1_Block_A
 ((
SAI_Block_TyDef
 *)
SAI1_Block_A_BASE
)

	)

1657 
	#SAI1_Block_B
 ((
SAI_Block_TyDef
 *)
SAI1_Block_B_BASE
)

	)

1658 
	#LTDC
 ((
LTDC_TyDef
 *)
LTDC_BASE
)

	)

1659 
	#LTDC_Lay1
 ((
LTDC_Lay_TyDef
 *)
LTDC_Lay1_BASE
)

	)

1660 
	#LTDC_Lay2
 ((
LTDC_Lay_TyDef
 *)
LTDC_Lay2_BASE
)

	)

1661 
	#GPIOA
 ((
GPIO_TyDef
 *
GPIOA_BASE
)

	)

1662 
	#GPIOB
 ((
GPIO_TyDef
 *
GPIOB_BASE
)

	)

1663 
	#GPIOC
 ((
GPIO_TyDef
 *
GPIOC_BASE
)

	)

1664 
	#GPIOD
 ((
GPIO_TyDef
 *
GPIOD_BASE
)

	)

1665 
	#GPIOE
 ((
GPIO_TyDef
 *
GPIOE_BASE
)

	)

1666 
	#GPIOF
 ((
GPIO_TyDef
 *
GPIOF_BASE
)

	)

1667 
	#GPIOG
 ((
GPIO_TyDef
 *
GPIOG_BASE
)

	)

1668 
	#GPIOH
 ((
GPIO_TyDef
 *
GPIOH_BASE
)

	)

1669 
	#GPIOI
 ((
GPIO_TyDef
 *
GPIOI_BASE
)

	)

1670 
	#GPIOJ
 ((
GPIO_TyDef
 *
GPIOJ_BASE
)

	)

1671 
	#GPIOK
 ((
GPIO_TyDef
 *
GPIOK_BASE
)

	)

1672 
	#CRC
 ((
CRC_TyDef
 *
CRC_BASE
)

	)

1673 
	#RCC
 ((
RCC_TyDef
 *
RCC_BASE
)

	)

1674 
	#FLASH
 ((
FLASH_TyDef
 *
FLASH_R_BASE
)

	)

1675 
	#DMA1
 ((
DMA_TyDef
 *
DMA1_BASE
)

	)

1676 
	#DMA1_Sm0
 ((
DMA_Sm_TyDef
 *
DMA1_Sm0_BASE
)

	)

1677 
	#DMA1_Sm1
 ((
DMA_Sm_TyDef
 *
DMA1_Sm1_BASE
)

	)

1678 
	#DMA1_Sm2
 ((
DMA_Sm_TyDef
 *
DMA1_Sm2_BASE
)

	)

1679 
	#DMA1_Sm3
 ((
DMA_Sm_TyDef
 *
DMA1_Sm3_BASE
)

	)

1680 
	#DMA1_Sm4
 ((
DMA_Sm_TyDef
 *
DMA1_Sm4_BASE
)

	)

1681 
	#DMA1_Sm5
 ((
DMA_Sm_TyDef
 *
DMA1_Sm5_BASE
)

	)

1682 
	#DMA1_Sm6
 ((
DMA_Sm_TyDef
 *
DMA1_Sm6_BASE
)

	)

1683 
	#DMA1_Sm7
 ((
DMA_Sm_TyDef
 *
DMA1_Sm7_BASE
)

	)

1684 
	#DMA2
 ((
DMA_TyDef
 *
DMA2_BASE
)

	)

1685 
	#DMA2_Sm0
 ((
DMA_Sm_TyDef
 *
DMA2_Sm0_BASE
)

	)

1686 
	#DMA2_Sm1
 ((
DMA_Sm_TyDef
 *
DMA2_Sm1_BASE
)

	)

1687 
	#DMA2_Sm2
 ((
DMA_Sm_TyDef
 *
DMA2_Sm2_BASE
)

	)

1688 
	#DMA2_Sm3
 ((
DMA_Sm_TyDef
 *
DMA2_Sm3_BASE
)

	)

1689 
	#DMA2_Sm4
 ((
DMA_Sm_TyDef
 *
DMA2_Sm4_BASE
)

	)

1690 
	#DMA2_Sm5
 ((
DMA_Sm_TyDef
 *
DMA2_Sm5_BASE
)

	)

1691 
	#DMA2_Sm6
 ((
DMA_Sm_TyDef
 *
DMA2_Sm6_BASE
)

	)

1692 
	#DMA2_Sm7
 ((
DMA_Sm_TyDef
 *
DMA2_Sm7_BASE
)

	)

1693 
	#ETH
 ((
ETH_TyDef
 *
ETH_BASE
)

	)

1694 
	#DMA2D
 ((
DMA2D_TyDef
 *)
DMA2D_BASE
)

	)

1695 
	#DCMI
 ((
DCMI_TyDef
 *
DCMI_BASE
)

	)

1696 
	#CRYP
 ((
CRYP_TyDef
 *
CRYP_BASE
)

	)

1697 
	#HASH
 ((
HASH_TyDef
 *
HASH_BASE
)

	)

1698 
	#HASH_DIGEST
 ((
HASH_DIGEST_TyDef
 *
HASH_DIGEST_BASE
)

	)

1699 
	#RNG
 ((
RNG_TyDef
 *
RNG_BASE
)

	)

1701 #i
defed
 (
STM32F40_41xxx
)

1702 
	#FSMC_Bk1
 ((
FSMC_Bk1_TyDef
 *
FSMC_Bk1_R_BASE
)

	)

1703 
	#FSMC_Bk1E
 ((
FSMC_Bk1E_TyDef
 *
FSMC_Bk1E_R_BASE
)

	)

1704 
	#FSMC_Bk2
 ((
FSMC_Bk2_TyDef
 *
FSMC_Bk2_R_BASE
)

	)

1705 
	#FSMC_Bk3
 ((
FSMC_Bk3_TyDef
 *
FSMC_Bk3_R_BASE
)

	)

1706 
	#FSMC_Bk4
 ((
FSMC_Bk4_TyDef
 *
FSMC_Bk4_R_BASE
)

	)

1709 #i
defed
 (
STM32F427_437xx
|| defed (
STM32F429_439xx
)

1710 
	#FMC_Bk1
 ((
FMC_Bk1_TyDef
 *
FMC_Bk1_R_BASE
)

	)

1711 
	#FMC_Bk1E
 ((
FMC_Bk1E_TyDef
 *
FMC_Bk1E_R_BASE
)

	)

1712 
	#FMC_Bk2
 ((
FMC_Bk2_TyDef
 *
FMC_Bk2_R_BASE
)

	)

1713 
	#FMC_Bk3
 ((
FMC_Bk3_TyDef
 *
FMC_Bk3_R_BASE
)

	)

1714 
	#FMC_Bk4
 ((
FMC_Bk4_TyDef
 *
FMC_Bk4_R_BASE
)

	)

1715 
	#FMC_Bk5_6
 ((
FMC_Bk5_6_TyDef
 *
FMC_Bk5_6_R_BASE
)

	)

1718 
	#DBGMCU
 ((
DBGMCU_TyDef
 *
DBGMCU_BASE
)

	)

1742 
	#ADC_SR_AWD
 ((
ut8_t
)0x01

	)

1743 
	#ADC_SR_EOC
 ((
ut8_t
)0x02

	)

1744 
	#ADC_SR_JEOC
 ((
ut8_t
)0x04

	)

1745 
	#ADC_SR_JSTRT
 ((
ut8_t
)0x08

	)

1746 
	#ADC_SR_STRT
 ((
ut8_t
)0x10

	)

1747 
	#ADC_SR_OVR
 ((
ut8_t
)0x20

	)

1750 
	#ADC_CR1_AWDCH
 ((
ut32_t
)0x0000001F

	)

1751 
	#ADC_CR1_AWDCH_0
 ((
ut32_t
)0x00000001

	)

1752 
	#ADC_CR1_AWDCH_1
 ((
ut32_t
)0x00000002

	)

1753 
	#ADC_CR1_AWDCH_2
 ((
ut32_t
)0x00000004

	)

1754 
	#ADC_CR1_AWDCH_3
 ((
ut32_t
)0x00000008

	)

1755 
	#ADC_CR1_AWDCH_4
 ((
ut32_t
)0x00000010

	)

1756 
	#ADC_CR1_EOCIE
 ((
ut32_t
)0x00000020

	)

1757 
	#ADC_CR1_AWDIE
 ((
ut32_t
)0x00000040

	)

1758 
	#ADC_CR1_JEOCIE
 ((
ut32_t
)0x00000080

	)

1759 
	#ADC_CR1_SCAN
 ((
ut32_t
)0x00000100

	)

1760 
	#ADC_CR1_AWDSGL
 ((
ut32_t
)0x00000200

	)

1761 
	#ADC_CR1_JAUTO
 ((
ut32_t
)0x00000400

	)

1762 
	#ADC_CR1_DISCEN
 ((
ut32_t
)0x00000800

	)

1763 
	#ADC_CR1_JDISCEN
 ((
ut32_t
)0x00001000

	)

1764 
	#ADC_CR1_DISCNUM
 ((
ut32_t
)0x0000E000

	)

1765 
	#ADC_CR1_DISCNUM_0
 ((
ut32_t
)0x00002000

	)

1766 
	#ADC_CR1_DISCNUM_1
 ((
ut32_t
)0x00004000

	)

1767 
	#ADC_CR1_DISCNUM_2
 ((
ut32_t
)0x00008000

	)

1768 
	#ADC_CR1_JAWDEN
 ((
ut32_t
)0x00400000

	)

1769 
	#ADC_CR1_AWDEN
 ((
ut32_t
)0x00800000

	)

1770 
	#ADC_CR1_RES
 ((
ut32_t
)0x03000000

	)

1771 
	#ADC_CR1_RES_0
 ((
ut32_t
)0x01000000

	)

1772 
	#ADC_CR1_RES_1
 ((
ut32_t
)0x02000000

	)

1773 
	#ADC_CR1_OVRIE
 ((
ut32_t
)0x04000000

	)

1776 
	#ADC_CR2_ADON
 ((
ut32_t
)0x00000001

	)

1777 
	#ADC_CR2_CONT
 ((
ut32_t
)0x00000002

	)

1778 
	#ADC_CR2_DMA
 ((
ut32_t
)0x00000100

	)

1779 
	#ADC_CR2_DDS
 ((
ut32_t
)0x00000200

	)

1780 
	#ADC_CR2_EOCS
 ((
ut32_t
)0x00000400

	)

1781 
	#ADC_CR2_ALIGN
 ((
ut32_t
)0x00000800

	)

1782 
	#ADC_CR2_JEXTSEL
 ((
ut32_t
)0x000F0000

	)

1783 
	#ADC_CR2_JEXTSEL_0
 ((
ut32_t
)0x00010000

	)

1784 
	#ADC_CR2_JEXTSEL_1
 ((
ut32_t
)0x00020000

	)

1785 
	#ADC_CR2_JEXTSEL_2
 ((
ut32_t
)0x00040000

	)

1786 
	#ADC_CR2_JEXTSEL_3
 ((
ut32_t
)0x00080000

	)

1787 
	#ADC_CR2_JEXTEN
 ((
ut32_t
)0x00300000

	)

1788 
	#ADC_CR2_JEXTEN_0
 ((
ut32_t
)0x00100000

	)

1789 
	#ADC_CR2_JEXTEN_1
 ((
ut32_t
)0x00200000

	)

1790 
	#ADC_CR2_JSWSTART
 ((
ut32_t
)0x00400000

	)

1791 
	#ADC_CR2_EXTSEL
 ((
ut32_t
)0x0F000000

	)

1792 
	#ADC_CR2_EXTSEL_0
 ((
ut32_t
)0x01000000

	)

1793 
	#ADC_CR2_EXTSEL_1
 ((
ut32_t
)0x02000000

	)

1794 
	#ADC_CR2_EXTSEL_2
 ((
ut32_t
)0x04000000

	)

1795 
	#ADC_CR2_EXTSEL_3
 ((
ut32_t
)0x08000000

	)

1796 
	#ADC_CR2_EXTEN
 ((
ut32_t
)0x30000000

	)

1797 
	#ADC_CR2_EXTEN_0
 ((
ut32_t
)0x10000000

	)

1798 
	#ADC_CR2_EXTEN_1
 ((
ut32_t
)0x20000000

	)

1799 
	#ADC_CR2_SWSTART
 ((
ut32_t
)0x40000000

	)

1802 
	#ADC_SMPR1_SMP10
 ((
ut32_t
)0x00000007

	)

1803 
	#ADC_SMPR1_SMP10_0
 ((
ut32_t
)0x00000001

	)

1804 
	#ADC_SMPR1_SMP10_1
 ((
ut32_t
)0x00000002

	)

1805 
	#ADC_SMPR1_SMP10_2
 ((
ut32_t
)0x00000004

	)

1806 
	#ADC_SMPR1_SMP11
 ((
ut32_t
)0x00000038

	)

1807 
	#ADC_SMPR1_SMP11_0
 ((
ut32_t
)0x00000008

	)

1808 
	#ADC_SMPR1_SMP11_1
 ((
ut32_t
)0x00000010

	)

1809 
	#ADC_SMPR1_SMP11_2
 ((
ut32_t
)0x00000020

	)

1810 
	#ADC_SMPR1_SMP12
 ((
ut32_t
)0x000001C0

	)

1811 
	#ADC_SMPR1_SMP12_0
 ((
ut32_t
)0x00000040

	)

1812 
	#ADC_SMPR1_SMP12_1
 ((
ut32_t
)0x00000080

	)

1813 
	#ADC_SMPR1_SMP12_2
 ((
ut32_t
)0x00000100

	)

1814 
	#ADC_SMPR1_SMP13
 ((
ut32_t
)0x00000E00

	)

1815 
	#ADC_SMPR1_SMP13_0
 ((
ut32_t
)0x00000200

	)

1816 
	#ADC_SMPR1_SMP13_1
 ((
ut32_t
)0x00000400

	)

1817 
	#ADC_SMPR1_SMP13_2
 ((
ut32_t
)0x00000800

	)

1818 
	#ADC_SMPR1_SMP14
 ((
ut32_t
)0x00007000

	)

1819 
	#ADC_SMPR1_SMP14_0
 ((
ut32_t
)0x00001000

	)

1820 
	#ADC_SMPR1_SMP14_1
 ((
ut32_t
)0x00002000

	)

1821 
	#ADC_SMPR1_SMP14_2
 ((
ut32_t
)0x00004000

	)

1822 
	#ADC_SMPR1_SMP15
 ((
ut32_t
)0x00038000

	)

1823 
	#ADC_SMPR1_SMP15_0
 ((
ut32_t
)0x00008000

	)

1824 
	#ADC_SMPR1_SMP15_1
 ((
ut32_t
)0x00010000

	)

1825 
	#ADC_SMPR1_SMP15_2
 ((
ut32_t
)0x00020000

	)

1826 
	#ADC_SMPR1_SMP16
 ((
ut32_t
)0x001C0000

	)

1827 
	#ADC_SMPR1_SMP16_0
 ((
ut32_t
)0x00040000

	)

1828 
	#ADC_SMPR1_SMP16_1
 ((
ut32_t
)0x00080000

	)

1829 
	#ADC_SMPR1_SMP16_2
 ((
ut32_t
)0x00100000

	)

1830 
	#ADC_SMPR1_SMP17
 ((
ut32_t
)0x00E00000

	)

1831 
	#ADC_SMPR1_SMP17_0
 ((
ut32_t
)0x00200000

	)

1832 
	#ADC_SMPR1_SMP17_1
 ((
ut32_t
)0x00400000

	)

1833 
	#ADC_SMPR1_SMP17_2
 ((
ut32_t
)0x00800000

	)

1834 
	#ADC_SMPR1_SMP18
 ((
ut32_t
)0x07000000

	)

1835 
	#ADC_SMPR1_SMP18_0
 ((
ut32_t
)0x01000000

	)

1836 
	#ADC_SMPR1_SMP18_1
 ((
ut32_t
)0x02000000

	)

1837 
	#ADC_SMPR1_SMP18_2
 ((
ut32_t
)0x04000000

	)

1840 
	#ADC_SMPR2_SMP0
 ((
ut32_t
)0x00000007

	)

1841 
	#ADC_SMPR2_SMP0_0
 ((
ut32_t
)0x00000001

	)

1842 
	#ADC_SMPR2_SMP0_1
 ((
ut32_t
)0x00000002

	)

1843 
	#ADC_SMPR2_SMP0_2
 ((
ut32_t
)0x00000004

	)

1844 
	#ADC_SMPR2_SMP1
 ((
ut32_t
)0x00000038

	)

1845 
	#ADC_SMPR2_SMP1_0
 ((
ut32_t
)0x00000008

	)

1846 
	#ADC_SMPR2_SMP1_1
 ((
ut32_t
)0x00000010

	)

1847 
	#ADC_SMPR2_SMP1_2
 ((
ut32_t
)0x00000020

	)

1848 
	#ADC_SMPR2_SMP2
 ((
ut32_t
)0x000001C0

	)

1849 
	#ADC_SMPR2_SMP2_0
 ((
ut32_t
)0x00000040

	)

1850 
	#ADC_SMPR2_SMP2_1
 ((
ut32_t
)0x00000080

	)

1851 
	#ADC_SMPR2_SMP2_2
 ((
ut32_t
)0x00000100

	)

1852 
	#ADC_SMPR2_SMP3
 ((
ut32_t
)0x00000E00

	)

1853 
	#ADC_SMPR2_SMP3_0
 ((
ut32_t
)0x00000200

	)

1854 
	#ADC_SMPR2_SMP3_1
 ((
ut32_t
)0x00000400

	)

1855 
	#ADC_SMPR2_SMP3_2
 ((
ut32_t
)0x00000800

	)

1856 
	#ADC_SMPR2_SMP4
 ((
ut32_t
)0x00007000

	)

1857 
	#ADC_SMPR2_SMP4_0
 ((
ut32_t
)0x00001000

	)

1858 
	#ADC_SMPR2_SMP4_1
 ((
ut32_t
)0x00002000

	)

1859 
	#ADC_SMPR2_SMP4_2
 ((
ut32_t
)0x00004000

	)

1860 
	#ADC_SMPR2_SMP5
 ((
ut32_t
)0x00038000

	)

1861 
	#ADC_SMPR2_SMP5_0
 ((
ut32_t
)0x00008000

	)

1862 
	#ADC_SMPR2_SMP5_1
 ((
ut32_t
)0x00010000

	)

1863 
	#ADC_SMPR2_SMP5_2
 ((
ut32_t
)0x00020000

	)

1864 
	#ADC_SMPR2_SMP6
 ((
ut32_t
)0x001C0000

	)

1865 
	#ADC_SMPR2_SMP6_0
 ((
ut32_t
)0x00040000

	)

1866 
	#ADC_SMPR2_SMP6_1
 ((
ut32_t
)0x00080000

	)

1867 
	#ADC_SMPR2_SMP6_2
 ((
ut32_t
)0x00100000

	)

1868 
	#ADC_SMPR2_SMP7
 ((
ut32_t
)0x00E00000

	)

1869 
	#ADC_SMPR2_SMP7_0
 ((
ut32_t
)0x00200000

	)

1870 
	#ADC_SMPR2_SMP7_1
 ((
ut32_t
)0x00400000

	)

1871 
	#ADC_SMPR2_SMP7_2
 ((
ut32_t
)0x00800000

	)

1872 
	#ADC_SMPR2_SMP8
 ((
ut32_t
)0x07000000

	)

1873 
	#ADC_SMPR2_SMP8_0
 ((
ut32_t
)0x01000000

	)

1874 
	#ADC_SMPR2_SMP8_1
 ((
ut32_t
)0x02000000

	)

1875 
	#ADC_SMPR2_SMP8_2
 ((
ut32_t
)0x04000000

	)

1876 
	#ADC_SMPR2_SMP9
 ((
ut32_t
)0x38000000

	)

1877 
	#ADC_SMPR2_SMP9_0
 ((
ut32_t
)0x08000000

	)

1878 
	#ADC_SMPR2_SMP9_1
 ((
ut32_t
)0x10000000

	)

1879 
	#ADC_SMPR2_SMP9_2
 ((
ut32_t
)0x20000000

	)

1882 
	#ADC_JOFR1_JOFFSET1
 ((
ut16_t
)0x0FFF

	)

1885 
	#ADC_JOFR2_JOFFSET2
 ((
ut16_t
)0x0FFF

	)

1888 
	#ADC_JOFR3_JOFFSET3
 ((
ut16_t
)0x0FFF

	)

1891 
	#ADC_JOFR4_JOFFSET4
 ((
ut16_t
)0x0FFF

	)

1894 
	#ADC_HTR_HT
 ((
ut16_t
)0x0FFF

	)

1897 
	#ADC_LTR_LT
 ((
ut16_t
)0x0FFF

	)

1900 
	#ADC_SQR1_SQ13
 ((
ut32_t
)0x0000001F

	)

1901 
	#ADC_SQR1_SQ13_0
 ((
ut32_t
)0x00000001

	)

1902 
	#ADC_SQR1_SQ13_1
 ((
ut32_t
)0x00000002

	)

1903 
	#ADC_SQR1_SQ13_2
 ((
ut32_t
)0x00000004

	)

1904 
	#ADC_SQR1_SQ13_3
 ((
ut32_t
)0x00000008

	)

1905 
	#ADC_SQR1_SQ13_4
 ((
ut32_t
)0x00000010

	)

1906 
	#ADC_SQR1_SQ14
 ((
ut32_t
)0x000003E0

	)

1907 
	#ADC_SQR1_SQ14_0
 ((
ut32_t
)0x00000020

	)

1908 
	#ADC_SQR1_SQ14_1
 ((
ut32_t
)0x00000040

	)

1909 
	#ADC_SQR1_SQ14_2
 ((
ut32_t
)0x00000080

	)

1910 
	#ADC_SQR1_SQ14_3
 ((
ut32_t
)0x00000100

	)

1911 
	#ADC_SQR1_SQ14_4
 ((
ut32_t
)0x00000200

	)

1912 
	#ADC_SQR1_SQ15
 ((
ut32_t
)0x00007C00

	)

1913 
	#ADC_SQR1_SQ15_0
 ((
ut32_t
)0x00000400

	)

1914 
	#ADC_SQR1_SQ15_1
 ((
ut32_t
)0x00000800

	)

1915 
	#ADC_SQR1_SQ15_2
 ((
ut32_t
)0x00001000

	)

1916 
	#ADC_SQR1_SQ15_3
 ((
ut32_t
)0x00002000

	)

1917 
	#ADC_SQR1_SQ15_4
 ((
ut32_t
)0x00004000

	)

1918 
	#ADC_SQR1_SQ16
 ((
ut32_t
)0x000F8000

	)

1919 
	#ADC_SQR1_SQ16_0
 ((
ut32_t
)0x00008000

	)

1920 
	#ADC_SQR1_SQ16_1
 ((
ut32_t
)0x00010000

	)

1921 
	#ADC_SQR1_SQ16_2
 ((
ut32_t
)0x00020000

	)

1922 
	#ADC_SQR1_SQ16_3
 ((
ut32_t
)0x00040000

	)

1923 
	#ADC_SQR1_SQ16_4
 ((
ut32_t
)0x00080000

	)

1924 
	#ADC_SQR1_L
 ((
ut32_t
)0x00F00000

	)

1925 
	#ADC_SQR1_L_0
 ((
ut32_t
)0x00100000

	)

1926 
	#ADC_SQR1_L_1
 ((
ut32_t
)0x00200000

	)

1927 
	#ADC_SQR1_L_2
 ((
ut32_t
)0x00400000

	)

1928 
	#ADC_SQR1_L_3
 ((
ut32_t
)0x00800000

	)

1931 
	#ADC_SQR2_SQ7
 ((
ut32_t
)0x0000001F

	)

1932 
	#ADC_SQR2_SQ7_0
 ((
ut32_t
)0x00000001

	)

1933 
	#ADC_SQR2_SQ7_1
 ((
ut32_t
)0x00000002

	)

1934 
	#ADC_SQR2_SQ7_2
 ((
ut32_t
)0x00000004

	)

1935 
	#ADC_SQR2_SQ7_3
 ((
ut32_t
)0x00000008

	)

1936 
	#ADC_SQR2_SQ7_4
 ((
ut32_t
)0x00000010

	)

1937 
	#ADC_SQR2_SQ8
 ((
ut32_t
)0x000003E0

	)

1938 
	#ADC_SQR2_SQ8_0
 ((
ut32_t
)0x00000020

	)

1939 
	#ADC_SQR2_SQ8_1
 ((
ut32_t
)0x00000040

	)

1940 
	#ADC_SQR2_SQ8_2
 ((
ut32_t
)0x00000080

	)

1941 
	#ADC_SQR2_SQ8_3
 ((
ut32_t
)0x00000100

	)

1942 
	#ADC_SQR2_SQ8_4
 ((
ut32_t
)0x00000200

	)

1943 
	#ADC_SQR2_SQ9
 ((
ut32_t
)0x00007C00

	)

1944 
	#ADC_SQR2_SQ9_0
 ((
ut32_t
)0x00000400

	)

1945 
	#ADC_SQR2_SQ9_1
 ((
ut32_t
)0x00000800

	)

1946 
	#ADC_SQR2_SQ9_2
 ((
ut32_t
)0x00001000

	)

1947 
	#ADC_SQR2_SQ9_3
 ((
ut32_t
)0x00002000

	)

1948 
	#ADC_SQR2_SQ9_4
 ((
ut32_t
)0x00004000

	)

1949 
	#ADC_SQR2_SQ10
 ((
ut32_t
)0x000F8000

	)

1950 
	#ADC_SQR2_SQ10_0
 ((
ut32_t
)0x00008000

	)

1951 
	#ADC_SQR2_SQ10_1
 ((
ut32_t
)0x00010000

	)

1952 
	#ADC_SQR2_SQ10_2
 ((
ut32_t
)0x00020000

	)

1953 
	#ADC_SQR2_SQ10_3
 ((
ut32_t
)0x00040000

	)

1954 
	#ADC_SQR2_SQ10_4
 ((
ut32_t
)0x00080000

	)

1955 
	#ADC_SQR2_SQ11
 ((
ut32_t
)0x01F00000

	)

1956 
	#ADC_SQR2_SQ11_0
 ((
ut32_t
)0x00100000

	)

1957 
	#ADC_SQR2_SQ11_1
 ((
ut32_t
)0x00200000

	)

1958 
	#ADC_SQR2_SQ11_2
 ((
ut32_t
)0x00400000

	)

1959 
	#ADC_SQR2_SQ11_3
 ((
ut32_t
)0x00800000

	)

1960 
	#ADC_SQR2_SQ11_4
 ((
ut32_t
)0x01000000

	)

1961 
	#ADC_SQR2_SQ12
 ((
ut32_t
)0x3E000000

	)

1962 
	#ADC_SQR2_SQ12_0
 ((
ut32_t
)0x02000000

	)

1963 
	#ADC_SQR2_SQ12_1
 ((
ut32_t
)0x04000000

	)

1964 
	#ADC_SQR2_SQ12_2
 ((
ut32_t
)0x08000000

	)

1965 
	#ADC_SQR2_SQ12_3
 ((
ut32_t
)0x10000000

	)

1966 
	#ADC_SQR2_SQ12_4
 ((
ut32_t
)0x20000000

	)

1969 
	#ADC_SQR3_SQ1
 ((
ut32_t
)0x0000001F

	)

1970 
	#ADC_SQR3_SQ1_0
 ((
ut32_t
)0x00000001

	)

1971 
	#ADC_SQR3_SQ1_1
 ((
ut32_t
)0x00000002

	)

1972 
	#ADC_SQR3_SQ1_2
 ((
ut32_t
)0x00000004

	)

1973 
	#ADC_SQR3_SQ1_3
 ((
ut32_t
)0x00000008

	)

1974 
	#ADC_SQR3_SQ1_4
 ((
ut32_t
)0x00000010

	)

1975 
	#ADC_SQR3_SQ2
 ((
ut32_t
)0x000003E0

	)

1976 
	#ADC_SQR3_SQ2_0
 ((
ut32_t
)0x00000020

	)

1977 
	#ADC_SQR3_SQ2_1
 ((
ut32_t
)0x00000040

	)

1978 
	#ADC_SQR3_SQ2_2
 ((
ut32_t
)0x00000080

	)

1979 
	#ADC_SQR3_SQ2_3
 ((
ut32_t
)0x00000100

	)

1980 
	#ADC_SQR3_SQ2_4
 ((
ut32_t
)0x00000200

	)

1981 
	#ADC_SQR3_SQ3
 ((
ut32_t
)0x00007C00

	)

1982 
	#ADC_SQR3_SQ3_0
 ((
ut32_t
)0x00000400

	)

1983 
	#ADC_SQR3_SQ3_1
 ((
ut32_t
)0x00000800

	)

1984 
	#ADC_SQR3_SQ3_2
 ((
ut32_t
)0x00001000

	)

1985 
	#ADC_SQR3_SQ3_3
 ((
ut32_t
)0x00002000

	)

1986 
	#ADC_SQR3_SQ3_4
 ((
ut32_t
)0x00004000

	)

1987 
	#ADC_SQR3_SQ4
 ((
ut32_t
)0x000F8000

	)

1988 
	#ADC_SQR3_SQ4_0
 ((
ut32_t
)0x00008000

	)

1989 
	#ADC_SQR3_SQ4_1
 ((
ut32_t
)0x00010000

	)

1990 
	#ADC_SQR3_SQ4_2
 ((
ut32_t
)0x00020000

	)

1991 
	#ADC_SQR3_SQ4_3
 ((
ut32_t
)0x00040000

	)

1992 
	#ADC_SQR3_SQ4_4
 ((
ut32_t
)0x00080000

	)

1993 
	#ADC_SQR3_SQ5
 ((
ut32_t
)0x01F00000

	)

1994 
	#ADC_SQR3_SQ5_0
 ((
ut32_t
)0x00100000

	)

1995 
	#ADC_SQR3_SQ5_1
 ((
ut32_t
)0x00200000

	)

1996 
	#ADC_SQR3_SQ5_2
 ((
ut32_t
)0x00400000

	)

1997 
	#ADC_SQR3_SQ5_3
 ((
ut32_t
)0x00800000

	)

1998 
	#ADC_SQR3_SQ5_4
 ((
ut32_t
)0x01000000

	)

1999 
	#ADC_SQR3_SQ6
 ((
ut32_t
)0x3E000000

	)

2000 
	#ADC_SQR3_SQ6_0
 ((
ut32_t
)0x02000000

	)

2001 
	#ADC_SQR3_SQ6_1
 ((
ut32_t
)0x04000000

	)

2002 
	#ADC_SQR3_SQ6_2
 ((
ut32_t
)0x08000000

	)

2003 
	#ADC_SQR3_SQ6_3
 ((
ut32_t
)0x10000000

	)

2004 
	#ADC_SQR3_SQ6_4
 ((
ut32_t
)0x20000000

	)

2007 
	#ADC_JSQR_JSQ1
 ((
ut32_t
)0x0000001F

	)

2008 
	#ADC_JSQR_JSQ1_0
 ((
ut32_t
)0x00000001

	)

2009 
	#ADC_JSQR_JSQ1_1
 ((
ut32_t
)0x00000002

	)

2010 
	#ADC_JSQR_JSQ1_2
 ((
ut32_t
)0x00000004

	)

2011 
	#ADC_JSQR_JSQ1_3
 ((
ut32_t
)0x00000008

	)

2012 
	#ADC_JSQR_JSQ1_4
 ((
ut32_t
)0x00000010

	)

2013 
	#ADC_JSQR_JSQ2
 ((
ut32_t
)0x000003E0

	)

2014 
	#ADC_JSQR_JSQ2_0
 ((
ut32_t
)0x00000020

	)

2015 
	#ADC_JSQR_JSQ2_1
 ((
ut32_t
)0x00000040

	)

2016 
	#ADC_JSQR_JSQ2_2
 ((
ut32_t
)0x00000080

	)

2017 
	#ADC_JSQR_JSQ2_3
 ((
ut32_t
)0x00000100

	)

2018 
	#ADC_JSQR_JSQ2_4
 ((
ut32_t
)0x00000200

	)

2019 
	#ADC_JSQR_JSQ3
 ((
ut32_t
)0x00007C00

	)

2020 
	#ADC_JSQR_JSQ3_0
 ((
ut32_t
)0x00000400

	)

2021 
	#ADC_JSQR_JSQ3_1
 ((
ut32_t
)0x00000800

	)

2022 
	#ADC_JSQR_JSQ3_2
 ((
ut32_t
)0x00001000

	)

2023 
	#ADC_JSQR_JSQ3_3
 ((
ut32_t
)0x00002000

	)

2024 
	#ADC_JSQR_JSQ3_4
 ((
ut32_t
)0x00004000

	)

2025 
	#ADC_JSQR_JSQ4
 ((
ut32_t
)0x000F8000

	)

2026 
	#ADC_JSQR_JSQ4_0
 ((
ut32_t
)0x00008000

	)

2027 
	#ADC_JSQR_JSQ4_1
 ((
ut32_t
)0x00010000

	)

2028 
	#ADC_JSQR_JSQ4_2
 ((
ut32_t
)0x00020000

	)

2029 
	#ADC_JSQR_JSQ4_3
 ((
ut32_t
)0x00040000

	)

2030 
	#ADC_JSQR_JSQ4_4
 ((
ut32_t
)0x00080000

	)

2031 
	#ADC_JSQR_JL
 ((
ut32_t
)0x00300000

	)

2032 
	#ADC_JSQR_JL_0
 ((
ut32_t
)0x00100000

	)

2033 
	#ADC_JSQR_JL_1
 ((
ut32_t
)0x00200000

	)

2036 
	#ADC_JDR1_JDATA
 ((
ut16_t
)0xFFFF

	)

2039 
	#ADC_JDR2_JDATA
 ((
ut16_t
)0xFFFF

	)

2042 
	#ADC_JDR3_JDATA
 ((
ut16_t
)0xFFFF

	)

2045 
	#ADC_JDR4_JDATA
 ((
ut16_t
)0xFFFF

	)

2048 
	#ADC_DR_DATA
 ((
ut32_t
)0x0000FFFF

	)

2049 
	#ADC_DR_ADC2DATA
 ((
ut32_t
)0xFFFF0000

	)

2052 
	#ADC_CSR_AWD1
 ((
ut32_t
)0x00000001

	)

2053 
	#ADC_CSR_EOC1
 ((
ut32_t
)0x00000002

	)

2054 
	#ADC_CSR_JEOC1
 ((
ut32_t
)0x00000004

	)

2055 
	#ADC_CSR_JSTRT1
 ((
ut32_t
)0x00000008

	)

2056 
	#ADC_CSR_STRT1
 ((
ut32_t
)0x00000010

	)

2057 
	#ADC_CSR_DOVR1
 ((
ut32_t
)0x00000020

	)

2058 
	#ADC_CSR_AWD2
 ((
ut32_t
)0x00000100

	)

2059 
	#ADC_CSR_EOC2
 ((
ut32_t
)0x00000200

	)

2060 
	#ADC_CSR_JEOC2
 ((
ut32_t
)0x00000400

	)

2061 
	#ADC_CSR_JSTRT2
 ((
ut32_t
)0x00000800

	)

2062 
	#ADC_CSR_STRT2
 ((
ut32_t
)0x00001000

	)

2063 
	#ADC_CSR_DOVR2
 ((
ut32_t
)0x00002000

	)

2064 
	#ADC_CSR_AWD3
 ((
ut32_t
)0x00010000

	)

2065 
	#ADC_CSR_EOC3
 ((
ut32_t
)0x00020000

	)

2066 
	#ADC_CSR_JEOC3
 ((
ut32_t
)0x00040000

	)

2067 
	#ADC_CSR_JSTRT3
 ((
ut32_t
)0x00080000

	)

2068 
	#ADC_CSR_STRT3
 ((
ut32_t
)0x00100000

	)

2069 
	#ADC_CSR_DOVR3
 ((
ut32_t
)0x00200000

	)

2072 
	#ADC_CCR_MULTI
 ((
ut32_t
)0x0000001F

	)

2073 
	#ADC_CCR_MULTI_0
 ((
ut32_t
)0x00000001

	)

2074 
	#ADC_CCR_MULTI_1
 ((
ut32_t
)0x00000002

	)

2075 
	#ADC_CCR_MULTI_2
 ((
ut32_t
)0x00000004

	)

2076 
	#ADC_CCR_MULTI_3
 ((
ut32_t
)0x00000008

	)

2077 
	#ADC_CCR_MULTI_4
 ((
ut32_t
)0x00000010

	)

2078 
	#ADC_CCR_DELAY
 ((
ut32_t
)0x00000F00

	)

2079 
	#ADC_CCR_DELAY_0
 ((
ut32_t
)0x00000100

	)

2080 
	#ADC_CCR_DELAY_1
 ((
ut32_t
)0x00000200

	)

2081 
	#ADC_CCR_DELAY_2
 ((
ut32_t
)0x00000400

	)

2082 
	#ADC_CCR_DELAY_3
 ((
ut32_t
)0x00000800

	)

2083 
	#ADC_CCR_DDS
 ((
ut32_t
)0x00002000

	)

2084 
	#ADC_CCR_DMA
 ((
ut32_t
)0x0000C000

	)

2085 
	#ADC_CCR_DMA_0
 ((
ut32_t
)0x00004000

	)

2086 
	#ADC_CCR_DMA_1
 ((
ut32_t
)0x00008000

	)

2087 
	#ADC_CCR_ADCPRE
 ((
ut32_t
)0x00030000

	)

2088 
	#ADC_CCR_ADCPRE_0
 ((
ut32_t
)0x00010000

	)

2089 
	#ADC_CCR_ADCPRE_1
 ((
ut32_t
)0x00020000

	)

2090 
	#ADC_CCR_VBATE
 ((
ut32_t
)0x00400000

	)

2091 
	#ADC_CCR_TSVREFE
 ((
ut32_t
)0x00800000

	)

2094 
	#ADC_CDR_DATA1
 ((
ut32_t
)0x0000FFFF

	)

2095 
	#ADC_CDR_DATA2
 ((
ut32_t
)0xFFFF0000

	)

2104 
	#CAN_MCR_INRQ
 ((
ut16_t
)0x0001

	)

2105 
	#CAN_MCR_SLEEP
 ((
ut16_t
)0x0002

	)

2106 
	#CAN_MCR_TXFP
 ((
ut16_t
)0x0004

	)

2107 
	#CAN_MCR_RFLM
 ((
ut16_t
)0x0008

	)

2108 
	#CAN_MCR_NART
 ((
ut16_t
)0x0010

	)

2109 
	#CAN_MCR_AWUM
 ((
ut16_t
)0x0020

	)

2110 
	#CAN_MCR_ABOM
 ((
ut16_t
)0x0040

	)

2111 
	#CAN_MCR_TTCM
 ((
ut16_t
)0x0080

	)

2112 
	#CAN_MCR_RESET
 ((
ut16_t
)0x8000

	)

2115 
	#CAN_MSR_INAK
 ((
ut16_t
)0x0001

	)

2116 
	#CAN_MSR_SLAK
 ((
ut16_t
)0x0002

	)

2117 
	#CAN_MSR_ERRI
 ((
ut16_t
)0x0004

	)

2118 
	#CAN_MSR_WKUI
 ((
ut16_t
)0x0008

	)

2119 
	#CAN_MSR_SLAKI
 ((
ut16_t
)0x0010

	)

2120 
	#CAN_MSR_TXM
 ((
ut16_t
)0x0100

	)

2121 
	#CAN_MSR_RXM
 ((
ut16_t
)0x0200

	)

2122 
	#CAN_MSR_SAMP
 ((
ut16_t
)0x0400

	)

2123 
	#CAN_MSR_RX
 ((
ut16_t
)0x0800

	)

2126 
	#CAN_TSR_RQCP0
 ((
ut32_t
)0x00000001

	)

2127 
	#CAN_TSR_TXOK0
 ((
ut32_t
)0x00000002

	)

2128 
	#CAN_TSR_ALST0
 ((
ut32_t
)0x00000004

	)

2129 
	#CAN_TSR_TERR0
 ((
ut32_t
)0x00000008

	)

2130 
	#CAN_TSR_ABRQ0
 ((
ut32_t
)0x00000080

	)

2131 
	#CAN_TSR_RQCP1
 ((
ut32_t
)0x00000100

	)

2132 
	#CAN_TSR_TXOK1
 ((
ut32_t
)0x00000200

	)

2133 
	#CAN_TSR_ALST1
 ((
ut32_t
)0x00000400

	)

2134 
	#CAN_TSR_TERR1
 ((
ut32_t
)0x00000800

	)

2135 
	#CAN_TSR_ABRQ1
 ((
ut32_t
)0x00008000

	)

2136 
	#CAN_TSR_RQCP2
 ((
ut32_t
)0x00010000

	)

2137 
	#CAN_TSR_TXOK2
 ((
ut32_t
)0x00020000

	)

2138 
	#CAN_TSR_ALST2
 ((
ut32_t
)0x00040000

	)

2139 
	#CAN_TSR_TERR2
 ((
ut32_t
)0x00080000

	)

2140 
	#CAN_TSR_ABRQ2
 ((
ut32_t
)0x00800000

	)

2141 
	#CAN_TSR_CODE
 ((
ut32_t
)0x03000000

	)

2143 
	#CAN_TSR_TME
 ((
ut32_t
)0x1C000000

	)

2144 
	#CAN_TSR_TME0
 ((
ut32_t
)0x04000000

	)

2145 
	#CAN_TSR_TME1
 ((
ut32_t
)0x08000000

	)

2146 
	#CAN_TSR_TME2
 ((
ut32_t
)0x10000000

	)

2148 
	#CAN_TSR_LOW
 ((
ut32_t
)0xE0000000

	)

2149 
	#CAN_TSR_LOW0
 ((
ut32_t
)0x20000000

	)

2150 
	#CAN_TSR_LOW1
 ((
ut32_t
)0x40000000

	)

2151 
	#CAN_TSR_LOW2
 ((
ut32_t
)0x80000000

	)

2154 
	#CAN_RF0R_FMP0
 ((
ut8_t
)0x03

	)

2155 
	#CAN_RF0R_FULL0
 ((
ut8_t
)0x08

	)

2156 
	#CAN_RF0R_FOVR0
 ((
ut8_t
)0x10

	)

2157 
	#CAN_RF0R_RFOM0
 ((
ut8_t
)0x20

	)

2160 
	#CAN_RF1R_FMP1
 ((
ut8_t
)0x03

	)

2161 
	#CAN_RF1R_FULL1
 ((
ut8_t
)0x08

	)

2162 
	#CAN_RF1R_FOVR1
 ((
ut8_t
)0x10

	)

2163 
	#CAN_RF1R_RFOM1
 ((
ut8_t
)0x20

	)

2166 
	#CAN_IER_TMEIE
 ((
ut32_t
)0x00000001

	)

2167 
	#CAN_IER_FMPIE0
 ((
ut32_t
)0x00000002

	)

2168 
	#CAN_IER_FFIE0
 ((
ut32_t
)0x00000004

	)

2169 
	#CAN_IER_FOVIE0
 ((
ut32_t
)0x00000008

	)

2170 
	#CAN_IER_FMPIE1
 ((
ut32_t
)0x00000010

	)

2171 
	#CAN_IER_FFIE1
 ((
ut32_t
)0x00000020

	)

2172 
	#CAN_IER_FOVIE1
 ((
ut32_t
)0x00000040

	)

2173 
	#CAN_IER_EWGIE
 ((
ut32_t
)0x00000100

	)

2174 
	#CAN_IER_EPVIE
 ((
ut32_t
)0x00000200

	)

2175 
	#CAN_IER_BOFIE
 ((
ut32_t
)0x00000400

	)

2176 
	#CAN_IER_LECIE
 ((
ut32_t
)0x00000800

	)

2177 
	#CAN_IER_ERRIE
 ((
ut32_t
)0x00008000

	)

2178 
	#CAN_IER_WKUIE
 ((
ut32_t
)0x00010000

	)

2179 
	#CAN_IER_SLKIE
 ((
ut32_t
)0x00020000

	)

2182 
	#CAN_ESR_EWGF
 ((
ut32_t
)0x00000001

	)

2183 
	#CAN_ESR_EPVF
 ((
ut32_t
)0x00000002

	)

2184 
	#CAN_ESR_BOFF
 ((
ut32_t
)0x00000004

	)

2186 
	#CAN_ESR_LEC
 ((
ut32_t
)0x00000070

	)

2187 
	#CAN_ESR_LEC_0
 ((
ut32_t
)0x00000010

	)

2188 
	#CAN_ESR_LEC_1
 ((
ut32_t
)0x00000020

	)

2189 
	#CAN_ESR_LEC_2
 ((
ut32_t
)0x00000040

	)

2191 
	#CAN_ESR_TEC
 ((
ut32_t
)0x00FF0000

	)

2192 
	#CAN_ESR_REC
 ((
ut32_t
)0xFF000000

	)

2195 
	#CAN_BTR_BRP
 ((
ut32_t
)0x000003FF

	)

2196 
	#CAN_BTR_TS1
 ((
ut32_t
)0x000F0000

	)

2197 
	#CAN_BTR_TS2
 ((
ut32_t
)0x00700000

	)

2198 
	#CAN_BTR_SJW
 ((
ut32_t
)0x03000000

	)

2199 
	#CAN_BTR_LBKM
 ((
ut32_t
)0x40000000

	)

2200 
	#CAN_BTR_SILM
 ((
ut32_t
)0x80000000

	)

2204 
	#CAN_TI0R_TXRQ
 ((
ut32_t
)0x00000001

	)

2205 
	#CAN_TI0R_RTR
 ((
ut32_t
)0x00000002

	)

2206 
	#CAN_TI0R_IDE
 ((
ut32_t
)0x00000004

	)

2207 
	#CAN_TI0R_EXID
 ((
ut32_t
)0x001FFFF8

	)

2208 
	#CAN_TI0R_STID
 ((
ut32_t
)0xFFE00000

	)

2211 
	#CAN_TDT0R_DLC
 ((
ut32_t
)0x0000000F

	)

2212 
	#CAN_TDT0R_TGT
 ((
ut32_t
)0x00000100

	)

2213 
	#CAN_TDT0R_TIME
 ((
ut32_t
)0xFFFF0000

	)

2216 
	#CAN_TDL0R_DATA0
 ((
ut32_t
)0x000000FF

	)

2217 
	#CAN_TDL0R_DATA1
 ((
ut32_t
)0x0000FF00

	)

2218 
	#CAN_TDL0R_DATA2
 ((
ut32_t
)0x00FF0000

	)

2219 
	#CAN_TDL0R_DATA3
 ((
ut32_t
)0xFF000000

	)

2222 
	#CAN_TDH0R_DATA4
 ((
ut32_t
)0x000000FF

	)

2223 
	#CAN_TDH0R_DATA5
 ((
ut32_t
)0x0000FF00

	)

2224 
	#CAN_TDH0R_DATA6
 ((
ut32_t
)0x00FF0000

	)

2225 
	#CAN_TDH0R_DATA7
 ((
ut32_t
)0xFF000000

	)

2228 
	#CAN_TI1R_TXRQ
 ((
ut32_t
)0x00000001

	)

2229 
	#CAN_TI1R_RTR
 ((
ut32_t
)0x00000002

	)

2230 
	#CAN_TI1R_IDE
 ((
ut32_t
)0x00000004

	)

2231 
	#CAN_TI1R_EXID
 ((
ut32_t
)0x001FFFF8

	)

2232 
	#CAN_TI1R_STID
 ((
ut32_t
)0xFFE00000

	)

2235 
	#CAN_TDT1R_DLC
 ((
ut32_t
)0x0000000F

	)

2236 
	#CAN_TDT1R_TGT
 ((
ut32_t
)0x00000100

	)

2237 
	#CAN_TDT1R_TIME
 ((
ut32_t
)0xFFFF0000

	)

2240 
	#CAN_TDL1R_DATA0
 ((
ut32_t
)0x000000FF

	)

2241 
	#CAN_TDL1R_DATA1
 ((
ut32_t
)0x0000FF00

	)

2242 
	#CAN_TDL1R_DATA2
 ((
ut32_t
)0x00FF0000

	)

2243 
	#CAN_TDL1R_DATA3
 ((
ut32_t
)0xFF000000

	)

2246 
	#CAN_TDH1R_DATA4
 ((
ut32_t
)0x000000FF

	)

2247 
	#CAN_TDH1R_DATA5
 ((
ut32_t
)0x0000FF00

	)

2248 
	#CAN_TDH1R_DATA6
 ((
ut32_t
)0x00FF0000

	)

2249 
	#CAN_TDH1R_DATA7
 ((
ut32_t
)0xFF000000

	)

2252 
	#CAN_TI2R_TXRQ
 ((
ut32_t
)0x00000001

	)

2253 
	#CAN_TI2R_RTR
 ((
ut32_t
)0x00000002

	)

2254 
	#CAN_TI2R_IDE
 ((
ut32_t
)0x00000004

	)

2255 
	#CAN_TI2R_EXID
 ((
ut32_t
)0x001FFFF8

	)

2256 
	#CAN_TI2R_STID
 ((
ut32_t
)0xFFE00000

	)

2259 
	#CAN_TDT2R_DLC
 ((
ut32_t
)0x0000000F

	)

2260 
	#CAN_TDT2R_TGT
 ((
ut32_t
)0x00000100

	)

2261 
	#CAN_TDT2R_TIME
 ((
ut32_t
)0xFFFF0000

	)

2264 
	#CAN_TDL2R_DATA0
 ((
ut32_t
)0x000000FF

	)

2265 
	#CAN_TDL2R_DATA1
 ((
ut32_t
)0x0000FF00

	)

2266 
	#CAN_TDL2R_DATA2
 ((
ut32_t
)0x00FF0000

	)

2267 
	#CAN_TDL2R_DATA3
 ((
ut32_t
)0xFF000000

	)

2270 
	#CAN_TDH2R_DATA4
 ((
ut32_t
)0x000000FF

	)

2271 
	#CAN_TDH2R_DATA5
 ((
ut32_t
)0x0000FF00

	)

2272 
	#CAN_TDH2R_DATA6
 ((
ut32_t
)0x00FF0000

	)

2273 
	#CAN_TDH2R_DATA7
 ((
ut32_t
)0xFF000000

	)

2276 
	#CAN_RI0R_RTR
 ((
ut32_t
)0x00000002

	)

2277 
	#CAN_RI0R_IDE
 ((
ut32_t
)0x00000004

	)

2278 
	#CAN_RI0R_EXID
 ((
ut32_t
)0x001FFFF8

	)

2279 
	#CAN_RI0R_STID
 ((
ut32_t
)0xFFE00000

	)

2282 
	#CAN_RDT0R_DLC
 ((
ut32_t
)0x0000000F

	)

2283 
	#CAN_RDT0R_FMI
 ((
ut32_t
)0x0000FF00

	)

2284 
	#CAN_RDT0R_TIME
 ((
ut32_t
)0xFFFF0000

	)

2287 
	#CAN_RDL0R_DATA0
 ((
ut32_t
)0x000000FF

	)

2288 
	#CAN_RDL0R_DATA1
 ((
ut32_t
)0x0000FF00

	)

2289 
	#CAN_RDL0R_DATA2
 ((
ut32_t
)0x00FF0000

	)

2290 
	#CAN_RDL0R_DATA3
 ((
ut32_t
)0xFF000000

	)

2293 
	#CAN_RDH0R_DATA4
 ((
ut32_t
)0x000000FF

	)

2294 
	#CAN_RDH0R_DATA5
 ((
ut32_t
)0x0000FF00

	)

2295 
	#CAN_RDH0R_DATA6
 ((
ut32_t
)0x00FF0000

	)

2296 
	#CAN_RDH0R_DATA7
 ((
ut32_t
)0xFF000000

	)

2299 
	#CAN_RI1R_RTR
 ((
ut32_t
)0x00000002

	)

2300 
	#CAN_RI1R_IDE
 ((
ut32_t
)0x00000004

	)

2301 
	#CAN_RI1R_EXID
 ((
ut32_t
)0x001FFFF8

	)

2302 
	#CAN_RI1R_STID
 ((
ut32_t
)0xFFE00000

	)

2305 
	#CAN_RDT1R_DLC
 ((
ut32_t
)0x0000000F

	)

2306 
	#CAN_RDT1R_FMI
 ((
ut32_t
)0x0000FF00

	)

2307 
	#CAN_RDT1R_TIME
 ((
ut32_t
)0xFFFF0000

	)

2310 
	#CAN_RDL1R_DATA0
 ((
ut32_t
)0x000000FF

	)

2311 
	#CAN_RDL1R_DATA1
 ((
ut32_t
)0x0000FF00

	)

2312 
	#CAN_RDL1R_DATA2
 ((
ut32_t
)0x00FF0000

	)

2313 
	#CAN_RDL1R_DATA3
 ((
ut32_t
)0xFF000000

	)

2316 
	#CAN_RDH1R_DATA4
 ((
ut32_t
)0x000000FF

	)

2317 
	#CAN_RDH1R_DATA5
 ((
ut32_t
)0x0000FF00

	)

2318 
	#CAN_RDH1R_DATA6
 ((
ut32_t
)0x00FF0000

	)

2319 
	#CAN_RDH1R_DATA7
 ((
ut32_t
)0xFF000000

	)

2323 
	#CAN_FMR_FINIT
 ((
ut8_t
)0x01

	)

2326 
	#CAN_FM1R_FBM
 ((
ut16_t
)0x3FFF

	)

2327 
	#CAN_FM1R_FBM0
 ((
ut16_t
)0x0001

	)

2328 
	#CAN_FM1R_FBM1
 ((
ut16_t
)0x0002

	)

2329 
	#CAN_FM1R_FBM2
 ((
ut16_t
)0x0004

	)

2330 
	#CAN_FM1R_FBM3
 ((
ut16_t
)0x0008

	)

2331 
	#CAN_FM1R_FBM4
 ((
ut16_t
)0x0010

	)

2332 
	#CAN_FM1R_FBM5
 ((
ut16_t
)0x0020

	)

2333 
	#CAN_FM1R_FBM6
 ((
ut16_t
)0x0040

	)

2334 
	#CAN_FM1R_FBM7
 ((
ut16_t
)0x0080

	)

2335 
	#CAN_FM1R_FBM8
 ((
ut16_t
)0x0100

	)

2336 
	#CAN_FM1R_FBM9
 ((
ut16_t
)0x0200

	)

2337 
	#CAN_FM1R_FBM10
 ((
ut16_t
)0x0400

	)

2338 
	#CAN_FM1R_FBM11
 ((
ut16_t
)0x0800

	)

2339 
	#CAN_FM1R_FBM12
 ((
ut16_t
)0x1000

	)

2340 
	#CAN_FM1R_FBM13
 ((
ut16_t
)0x2000

	)

2343 
	#CAN_FS1R_FSC
 ((
ut16_t
)0x3FFF

	)

2344 
	#CAN_FS1R_FSC0
 ((
ut16_t
)0x0001

	)

2345 
	#CAN_FS1R_FSC1
 ((
ut16_t
)0x0002

	)

2346 
	#CAN_FS1R_FSC2
 ((
ut16_t
)0x0004

	)

2347 
	#CAN_FS1R_FSC3
 ((
ut16_t
)0x0008

	)

2348 
	#CAN_FS1R_FSC4
 ((
ut16_t
)0x0010

	)

2349 
	#CAN_FS1R_FSC5
 ((
ut16_t
)0x0020

	)

2350 
	#CAN_FS1R_FSC6
 ((
ut16_t
)0x0040

	)

2351 
	#CAN_FS1R_FSC7
 ((
ut16_t
)0x0080

	)

2352 
	#CAN_FS1R_FSC8
 ((
ut16_t
)0x0100

	)

2353 
	#CAN_FS1R_FSC9
 ((
ut16_t
)0x0200

	)

2354 
	#CAN_FS1R_FSC10
 ((
ut16_t
)0x0400

	)

2355 
	#CAN_FS1R_FSC11
 ((
ut16_t
)0x0800

	)

2356 
	#CAN_FS1R_FSC12
 ((
ut16_t
)0x1000

	)

2357 
	#CAN_FS1R_FSC13
 ((
ut16_t
)0x2000

	)

2360 
	#CAN_FFA1R_FFA
 ((
ut16_t
)0x3FFF

	)

2361 
	#CAN_FFA1R_FFA0
 ((
ut16_t
)0x0001

	)

2362 
	#CAN_FFA1R_FFA1
 ((
ut16_t
)0x0002

	)

2363 
	#CAN_FFA1R_FFA2
 ((
ut16_t
)0x0004

	)

2364 
	#CAN_FFA1R_FFA3
 ((
ut16_t
)0x0008

	)

2365 
	#CAN_FFA1R_FFA4
 ((
ut16_t
)0x0010

	)

2366 
	#CAN_FFA1R_FFA5
 ((
ut16_t
)0x0020

	)

2367 
	#CAN_FFA1R_FFA6
 ((
ut16_t
)0x0040

	)

2368 
	#CAN_FFA1R_FFA7
 ((
ut16_t
)0x0080

	)

2369 
	#CAN_FFA1R_FFA8
 ((
ut16_t
)0x0100

	)

2370 
	#CAN_FFA1R_FFA9
 ((
ut16_t
)0x0200

	)

2371 
	#CAN_FFA1R_FFA10
 ((
ut16_t
)0x0400

	)

2372 
	#CAN_FFA1R_FFA11
 ((
ut16_t
)0x0800

	)

2373 
	#CAN_FFA1R_FFA12
 ((
ut16_t
)0x1000

	)

2374 
	#CAN_FFA1R_FFA13
 ((
ut16_t
)0x2000

	)

2377 
	#CAN_FA1R_FACT
 ((
ut16_t
)0x3FFF

	)

2378 
	#CAN_FA1R_FACT0
 ((
ut16_t
)0x0001

	)

2379 
	#CAN_FA1R_FACT1
 ((
ut16_t
)0x0002

	)

2380 
	#CAN_FA1R_FACT2
 ((
ut16_t
)0x0004

	)

2381 
	#CAN_FA1R_FACT3
 ((
ut16_t
)0x0008

	)

2382 
	#CAN_FA1R_FACT4
 ((
ut16_t
)0x0010

	)

2383 
	#CAN_FA1R_FACT5
 ((
ut16_t
)0x0020

	)

2384 
	#CAN_FA1R_FACT6
 ((
ut16_t
)0x0040

	)

2385 
	#CAN_FA1R_FACT7
 ((
ut16_t
)0x0080

	)

2386 
	#CAN_FA1R_FACT8
 ((
ut16_t
)0x0100

	)

2387 
	#CAN_FA1R_FACT9
 ((
ut16_t
)0x0200

	)

2388 
	#CAN_FA1R_FACT10
 ((
ut16_t
)0x0400

	)

2389 
	#CAN_FA1R_FACT11
 ((
ut16_t
)0x0800

	)

2390 
	#CAN_FA1R_FACT12
 ((
ut16_t
)0x1000

	)

2391 
	#CAN_FA1R_FACT13
 ((
ut16_t
)0x2000

	)

2394 
	#CAN_F0R1_FB0
 ((
ut32_t
)0x00000001

	)

2395 
	#CAN_F0R1_FB1
 ((
ut32_t
)0x00000002

	)

2396 
	#CAN_F0R1_FB2
 ((
ut32_t
)0x00000004

	)

2397 
	#CAN_F0R1_FB3
 ((
ut32_t
)0x00000008

	)

2398 
	#CAN_F0R1_FB4
 ((
ut32_t
)0x00000010

	)

2399 
	#CAN_F0R1_FB5
 ((
ut32_t
)0x00000020

	)

2400 
	#CAN_F0R1_FB6
 ((
ut32_t
)0x00000040

	)

2401 
	#CAN_F0R1_FB7
 ((
ut32_t
)0x00000080

	)

2402 
	#CAN_F0R1_FB8
 ((
ut32_t
)0x00000100

	)

2403 
	#CAN_F0R1_FB9
 ((
ut32_t
)0x00000200

	)

2404 
	#CAN_F0R1_FB10
 ((
ut32_t
)0x00000400

	)

2405 
	#CAN_F0R1_FB11
 ((
ut32_t
)0x00000800

	)

2406 
	#CAN_F0R1_FB12
 ((
ut32_t
)0x00001000

	)

2407 
	#CAN_F0R1_FB13
 ((
ut32_t
)0x00002000

	)

2408 
	#CAN_F0R1_FB14
 ((
ut32_t
)0x00004000

	)

2409 
	#CAN_F0R1_FB15
 ((
ut32_t
)0x00008000

	)

2410 
	#CAN_F0R1_FB16
 ((
ut32_t
)0x00010000

	)

2411 
	#CAN_F0R1_FB17
 ((
ut32_t
)0x00020000

	)

2412 
	#CAN_F0R1_FB18
 ((
ut32_t
)0x00040000

	)

2413 
	#CAN_F0R1_FB19
 ((
ut32_t
)0x00080000

	)

2414 
	#CAN_F0R1_FB20
 ((
ut32_t
)0x00100000

	)

2415 
	#CAN_F0R1_FB21
 ((
ut32_t
)0x00200000

	)

2416 
	#CAN_F0R1_FB22
 ((
ut32_t
)0x00400000

	)

2417 
	#CAN_F0R1_FB23
 ((
ut32_t
)0x00800000

	)

2418 
	#CAN_F0R1_FB24
 ((
ut32_t
)0x01000000

	)

2419 
	#CAN_F0R1_FB25
 ((
ut32_t
)0x02000000

	)

2420 
	#CAN_F0R1_FB26
 ((
ut32_t
)0x04000000

	)

2421 
	#CAN_F0R1_FB27
 ((
ut32_t
)0x08000000

	)

2422 
	#CAN_F0R1_FB28
 ((
ut32_t
)0x10000000

	)

2423 
	#CAN_F0R1_FB29
 ((
ut32_t
)0x20000000

	)

2424 
	#CAN_F0R1_FB30
 ((
ut32_t
)0x40000000

	)

2425 
	#CAN_F0R1_FB31
 ((
ut32_t
)0x80000000

	)

2428 
	#CAN_F1R1_FB0
 ((
ut32_t
)0x00000001

	)

2429 
	#CAN_F1R1_FB1
 ((
ut32_t
)0x00000002

	)

2430 
	#CAN_F1R1_FB2
 ((
ut32_t
)0x00000004

	)

2431 
	#CAN_F1R1_FB3
 ((
ut32_t
)0x00000008

	)

2432 
	#CAN_F1R1_FB4
 ((
ut32_t
)0x00000010

	)

2433 
	#CAN_F1R1_FB5
 ((
ut32_t
)0x00000020

	)

2434 
	#CAN_F1R1_FB6
 ((
ut32_t
)0x00000040

	)

2435 
	#CAN_F1R1_FB7
 ((
ut32_t
)0x00000080

	)

2436 
	#CAN_F1R1_FB8
 ((
ut32_t
)0x00000100

	)

2437 
	#CAN_F1R1_FB9
 ((
ut32_t
)0x00000200

	)

2438 
	#CAN_F1R1_FB10
 ((
ut32_t
)0x00000400

	)

2439 
	#CAN_F1R1_FB11
 ((
ut32_t
)0x00000800

	)

2440 
	#CAN_F1R1_FB12
 ((
ut32_t
)0x00001000

	)

2441 
	#CAN_F1R1_FB13
 ((
ut32_t
)0x00002000

	)

2442 
	#CAN_F1R1_FB14
 ((
ut32_t
)0x00004000

	)

2443 
	#CAN_F1R1_FB15
 ((
ut32_t
)0x00008000

	)

2444 
	#CAN_F1R1_FB16
 ((
ut32_t
)0x00010000

	)

2445 
	#CAN_F1R1_FB17
 ((
ut32_t
)0x00020000

	)

2446 
	#CAN_F1R1_FB18
 ((
ut32_t
)0x00040000

	)

2447 
	#CAN_F1R1_FB19
 ((
ut32_t
)0x00080000

	)

2448 
	#CAN_F1R1_FB20
 ((
ut32_t
)0x00100000

	)

2449 
	#CAN_F1R1_FB21
 ((
ut32_t
)0x00200000

	)

2450 
	#CAN_F1R1_FB22
 ((
ut32_t
)0x00400000

	)

2451 
	#CAN_F1R1_FB23
 ((
ut32_t
)0x00800000

	)

2452 
	#CAN_F1R1_FB24
 ((
ut32_t
)0x01000000

	)

2453 
	#CAN_F1R1_FB25
 ((
ut32_t
)0x02000000

	)

2454 
	#CAN_F1R1_FB26
 ((
ut32_t
)0x04000000

	)

2455 
	#CAN_F1R1_FB27
 ((
ut32_t
)0x08000000

	)

2456 
	#CAN_F1R1_FB28
 ((
ut32_t
)0x10000000

	)

2457 
	#CAN_F1R1_FB29
 ((
ut32_t
)0x20000000

	)

2458 
	#CAN_F1R1_FB30
 ((
ut32_t
)0x40000000

	)

2459 
	#CAN_F1R1_FB31
 ((
ut32_t
)0x80000000

	)

2462 
	#CAN_F2R1_FB0
 ((
ut32_t
)0x00000001

	)

2463 
	#CAN_F2R1_FB1
 ((
ut32_t
)0x00000002

	)

2464 
	#CAN_F2R1_FB2
 ((
ut32_t
)0x00000004

	)

2465 
	#CAN_F2R1_FB3
 ((
ut32_t
)0x00000008

	)

2466 
	#CAN_F2R1_FB4
 ((
ut32_t
)0x00000010

	)

2467 
	#CAN_F2R1_FB5
 ((
ut32_t
)0x00000020

	)

2468 
	#CAN_F2R1_FB6
 ((
ut32_t
)0x00000040

	)

2469 
	#CAN_F2R1_FB7
 ((
ut32_t
)0x00000080

	)

2470 
	#CAN_F2R1_FB8
 ((
ut32_t
)0x00000100

	)

2471 
	#CAN_F2R1_FB9
 ((
ut32_t
)0x00000200

	)

2472 
	#CAN_F2R1_FB10
 ((
ut32_t
)0x00000400

	)

2473 
	#CAN_F2R1_FB11
 ((
ut32_t
)0x00000800

	)

2474 
	#CAN_F2R1_FB12
 ((
ut32_t
)0x00001000

	)

2475 
	#CAN_F2R1_FB13
 ((
ut32_t
)0x00002000

	)

2476 
	#CAN_F2R1_FB14
 ((
ut32_t
)0x00004000

	)

2477 
	#CAN_F2R1_FB15
 ((
ut32_t
)0x00008000

	)

2478 
	#CAN_F2R1_FB16
 ((
ut32_t
)0x00010000

	)

2479 
	#CAN_F2R1_FB17
 ((
ut32_t
)0x00020000

	)

2480 
	#CAN_F2R1_FB18
 ((
ut32_t
)0x00040000

	)

2481 
	#CAN_F2R1_FB19
 ((
ut32_t
)0x00080000

	)

2482 
	#CAN_F2R1_FB20
 ((
ut32_t
)0x00100000

	)

2483 
	#CAN_F2R1_FB21
 ((
ut32_t
)0x00200000

	)

2484 
	#CAN_F2R1_FB22
 ((
ut32_t
)0x00400000

	)

2485 
	#CAN_F2R1_FB23
 ((
ut32_t
)0x00800000

	)

2486 
	#CAN_F2R1_FB24
 ((
ut32_t
)0x01000000

	)

2487 
	#CAN_F2R1_FB25
 ((
ut32_t
)0x02000000

	)

2488 
	#CAN_F2R1_FB26
 ((
ut32_t
)0x04000000

	)

2489 
	#CAN_F2R1_FB27
 ((
ut32_t
)0x08000000

	)

2490 
	#CAN_F2R1_FB28
 ((
ut32_t
)0x10000000

	)

2491 
	#CAN_F2R1_FB29
 ((
ut32_t
)0x20000000

	)

2492 
	#CAN_F2R1_FB30
 ((
ut32_t
)0x40000000

	)

2493 
	#CAN_F2R1_FB31
 ((
ut32_t
)0x80000000

	)

2496 
	#CAN_F3R1_FB0
 ((
ut32_t
)0x00000001

	)

2497 
	#CAN_F3R1_FB1
 ((
ut32_t
)0x00000002

	)

2498 
	#CAN_F3R1_FB2
 ((
ut32_t
)0x00000004

	)

2499 
	#CAN_F3R1_FB3
 ((
ut32_t
)0x00000008

	)

2500 
	#CAN_F3R1_FB4
 ((
ut32_t
)0x00000010

	)

2501 
	#CAN_F3R1_FB5
 ((
ut32_t
)0x00000020

	)

2502 
	#CAN_F3R1_FB6
 ((
ut32_t
)0x00000040

	)

2503 
	#CAN_F3R1_FB7
 ((
ut32_t
)0x00000080

	)

2504 
	#CAN_F3R1_FB8
 ((
ut32_t
)0x00000100

	)

2505 
	#CAN_F3R1_FB9
 ((
ut32_t
)0x00000200

	)

2506 
	#CAN_F3R1_FB10
 ((
ut32_t
)0x00000400

	)

2507 
	#CAN_F3R1_FB11
 ((
ut32_t
)0x00000800

	)

2508 
	#CAN_F3R1_FB12
 ((
ut32_t
)0x00001000

	)

2509 
	#CAN_F3R1_FB13
 ((
ut32_t
)0x00002000

	)

2510 
	#CAN_F3R1_FB14
 ((
ut32_t
)0x00004000

	)

2511 
	#CAN_F3R1_FB15
 ((
ut32_t
)0x00008000

	)

2512 
	#CAN_F3R1_FB16
 ((
ut32_t
)0x00010000

	)

2513 
	#CAN_F3R1_FB17
 ((
ut32_t
)0x00020000

	)

2514 
	#CAN_F3R1_FB18
 ((
ut32_t
)0x00040000

	)

2515 
	#CAN_F3R1_FB19
 ((
ut32_t
)0x00080000

	)

2516 
	#CAN_F3R1_FB20
 ((
ut32_t
)0x00100000

	)

2517 
	#CAN_F3R1_FB21
 ((
ut32_t
)0x00200000

	)

2518 
	#CAN_F3R1_FB22
 ((
ut32_t
)0x00400000

	)

2519 
	#CAN_F3R1_FB23
 ((
ut32_t
)0x00800000

	)

2520 
	#CAN_F3R1_FB24
 ((
ut32_t
)0x01000000

	)

2521 
	#CAN_F3R1_FB25
 ((
ut32_t
)0x02000000

	)

2522 
	#CAN_F3R1_FB26
 ((
ut32_t
)0x04000000

	)

2523 
	#CAN_F3R1_FB27
 ((
ut32_t
)0x08000000

	)

2524 
	#CAN_F3R1_FB28
 ((
ut32_t
)0x10000000

	)

2525 
	#CAN_F3R1_FB29
 ((
ut32_t
)0x20000000

	)

2526 
	#CAN_F3R1_FB30
 ((
ut32_t
)0x40000000

	)

2527 
	#CAN_F3R1_FB31
 ((
ut32_t
)0x80000000

	)

2530 
	#CAN_F4R1_FB0
 ((
ut32_t
)0x00000001

	)

2531 
	#CAN_F4R1_FB1
 ((
ut32_t
)0x00000002

	)

2532 
	#CAN_F4R1_FB2
 ((
ut32_t
)0x00000004

	)

2533 
	#CAN_F4R1_FB3
 ((
ut32_t
)0x00000008

	)

2534 
	#CAN_F4R1_FB4
 ((
ut32_t
)0x00000010

	)

2535 
	#CAN_F4R1_FB5
 ((
ut32_t
)0x00000020

	)

2536 
	#CAN_F4R1_FB6
 ((
ut32_t
)0x00000040

	)

2537 
	#CAN_F4R1_FB7
 ((
ut32_t
)0x00000080

	)

2538 
	#CAN_F4R1_FB8
 ((
ut32_t
)0x00000100

	)

2539 
	#CAN_F4R1_FB9
 ((
ut32_t
)0x00000200

	)

2540 
	#CAN_F4R1_FB10
 ((
ut32_t
)0x00000400

	)

2541 
	#CAN_F4R1_FB11
 ((
ut32_t
)0x00000800

	)

2542 
	#CAN_F4R1_FB12
 ((
ut32_t
)0x00001000

	)

2543 
	#CAN_F4R1_FB13
 ((
ut32_t
)0x00002000

	)

2544 
	#CAN_F4R1_FB14
 ((
ut32_t
)0x00004000

	)

2545 
	#CAN_F4R1_FB15
 ((
ut32_t
)0x00008000

	)

2546 
	#CAN_F4R1_FB16
 ((
ut32_t
)0x00010000

	)

2547 
	#CAN_F4R1_FB17
 ((
ut32_t
)0x00020000

	)

2548 
	#CAN_F4R1_FB18
 ((
ut32_t
)0x00040000

	)

2549 
	#CAN_F4R1_FB19
 ((
ut32_t
)0x00080000

	)

2550 
	#CAN_F4R1_FB20
 ((
ut32_t
)0x00100000

	)

2551 
	#CAN_F4R1_FB21
 ((
ut32_t
)0x00200000

	)

2552 
	#CAN_F4R1_FB22
 ((
ut32_t
)0x00400000

	)

2553 
	#CAN_F4R1_FB23
 ((
ut32_t
)0x00800000

	)

2554 
	#CAN_F4R1_FB24
 ((
ut32_t
)0x01000000

	)

2555 
	#CAN_F4R1_FB25
 ((
ut32_t
)0x02000000

	)

2556 
	#CAN_F4R1_FB26
 ((
ut32_t
)0x04000000

	)

2557 
	#CAN_F4R1_FB27
 ((
ut32_t
)0x08000000

	)

2558 
	#CAN_F4R1_FB28
 ((
ut32_t
)0x10000000

	)

2559 
	#CAN_F4R1_FB29
 ((
ut32_t
)0x20000000

	)

2560 
	#CAN_F4R1_FB30
 ((
ut32_t
)0x40000000

	)

2561 
	#CAN_F4R1_FB31
 ((
ut32_t
)0x80000000

	)

2564 
	#CAN_F5R1_FB0
 ((
ut32_t
)0x00000001

	)

2565 
	#CAN_F5R1_FB1
 ((
ut32_t
)0x00000002

	)

2566 
	#CAN_F5R1_FB2
 ((
ut32_t
)0x00000004

	)

2567 
	#CAN_F5R1_FB3
 ((
ut32_t
)0x00000008

	)

2568 
	#CAN_F5R1_FB4
 ((
ut32_t
)0x00000010

	)

2569 
	#CAN_F5R1_FB5
 ((
ut32_t
)0x00000020

	)

2570 
	#CAN_F5R1_FB6
 ((
ut32_t
)0x00000040

	)

2571 
	#CAN_F5R1_FB7
 ((
ut32_t
)0x00000080

	)

2572 
	#CAN_F5R1_FB8
 ((
ut32_t
)0x00000100

	)

2573 
	#CAN_F5R1_FB9
 ((
ut32_t
)0x00000200

	)

2574 
	#CAN_F5R1_FB10
 ((
ut32_t
)0x00000400

	)

2575 
	#CAN_F5R1_FB11
 ((
ut32_t
)0x00000800

	)

2576 
	#CAN_F5R1_FB12
 ((
ut32_t
)0x00001000

	)

2577 
	#CAN_F5R1_FB13
 ((
ut32_t
)0x00002000

	)

2578 
	#CAN_F5R1_FB14
 ((
ut32_t
)0x00004000

	)

2579 
	#CAN_F5R1_FB15
 ((
ut32_t
)0x00008000

	)

2580 
	#CAN_F5R1_FB16
 ((
ut32_t
)0x00010000

	)

2581 
	#CAN_F5R1_FB17
 ((
ut32_t
)0x00020000

	)

2582 
	#CAN_F5R1_FB18
 ((
ut32_t
)0x00040000

	)

2583 
	#CAN_F5R1_FB19
 ((
ut32_t
)0x00080000

	)

2584 
	#CAN_F5R1_FB20
 ((
ut32_t
)0x00100000

	)

2585 
	#CAN_F5R1_FB21
 ((
ut32_t
)0x00200000

	)

2586 
	#CAN_F5R1_FB22
 ((
ut32_t
)0x00400000

	)

2587 
	#CAN_F5R1_FB23
 ((
ut32_t
)0x00800000

	)

2588 
	#CAN_F5R1_FB24
 ((
ut32_t
)0x01000000

	)

2589 
	#CAN_F5R1_FB25
 ((
ut32_t
)0x02000000

	)

2590 
	#CAN_F5R1_FB26
 ((
ut32_t
)0x04000000

	)

2591 
	#CAN_F5R1_FB27
 ((
ut32_t
)0x08000000

	)

2592 
	#CAN_F5R1_FB28
 ((
ut32_t
)0x10000000

	)

2593 
	#CAN_F5R1_FB29
 ((
ut32_t
)0x20000000

	)

2594 
	#CAN_F5R1_FB30
 ((
ut32_t
)0x40000000

	)

2595 
	#CAN_F5R1_FB31
 ((
ut32_t
)0x80000000

	)

2598 
	#CAN_F6R1_FB0
 ((
ut32_t
)0x00000001

	)

2599 
	#CAN_F6R1_FB1
 ((
ut32_t
)0x00000002

	)

2600 
	#CAN_F6R1_FB2
 ((
ut32_t
)0x00000004

	)

2601 
	#CAN_F6R1_FB3
 ((
ut32_t
)0x00000008

	)

2602 
	#CAN_F6R1_FB4
 ((
ut32_t
)0x00000010

	)

2603 
	#CAN_F6R1_FB5
 ((
ut32_t
)0x00000020

	)

2604 
	#CAN_F6R1_FB6
 ((
ut32_t
)0x00000040

	)

2605 
	#CAN_F6R1_FB7
 ((
ut32_t
)0x00000080

	)

2606 
	#CAN_F6R1_FB8
 ((
ut32_t
)0x00000100

	)

2607 
	#CAN_F6R1_FB9
 ((
ut32_t
)0x00000200

	)

2608 
	#CAN_F6R1_FB10
 ((
ut32_t
)0x00000400

	)

2609 
	#CAN_F6R1_FB11
 ((
ut32_t
)0x00000800

	)

2610 
	#CAN_F6R1_FB12
 ((
ut32_t
)0x00001000

	)

2611 
	#CAN_F6R1_FB13
 ((
ut32_t
)0x00002000

	)

2612 
	#CAN_F6R1_FB14
 ((
ut32_t
)0x00004000

	)

2613 
	#CAN_F6R1_FB15
 ((
ut32_t
)0x00008000

	)

2614 
	#CAN_F6R1_FB16
 ((
ut32_t
)0x00010000

	)

2615 
	#CAN_F6R1_FB17
 ((
ut32_t
)0x00020000

	)

2616 
	#CAN_F6R1_FB18
 ((
ut32_t
)0x00040000

	)

2617 
	#CAN_F6R1_FB19
 ((
ut32_t
)0x00080000

	)

2618 
	#CAN_F6R1_FB20
 ((
ut32_t
)0x00100000

	)

2619 
	#CAN_F6R1_FB21
 ((
ut32_t
)0x00200000

	)

2620 
	#CAN_F6R1_FB22
 ((
ut32_t
)0x00400000

	)

2621 
	#CAN_F6R1_FB23
 ((
ut32_t
)0x00800000

	)

2622 
	#CAN_F6R1_FB24
 ((
ut32_t
)0x01000000

	)

2623 
	#CAN_F6R1_FB25
 ((
ut32_t
)0x02000000

	)

2624 
	#CAN_F6R1_FB26
 ((
ut32_t
)0x04000000

	)

2625 
	#CAN_F6R1_FB27
 ((
ut32_t
)0x08000000

	)

2626 
	#CAN_F6R1_FB28
 ((
ut32_t
)0x10000000

	)

2627 
	#CAN_F6R1_FB29
 ((
ut32_t
)0x20000000

	)

2628 
	#CAN_F6R1_FB30
 ((
ut32_t
)0x40000000

	)

2629 
	#CAN_F6R1_FB31
 ((
ut32_t
)0x80000000

	)

2632 
	#CAN_F7R1_FB0
 ((
ut32_t
)0x00000001

	)

2633 
	#CAN_F7R1_FB1
 ((
ut32_t
)0x00000002

	)

2634 
	#CAN_F7R1_FB2
 ((
ut32_t
)0x00000004

	)

2635 
	#CAN_F7R1_FB3
 ((
ut32_t
)0x00000008

	)

2636 
	#CAN_F7R1_FB4
 ((
ut32_t
)0x00000010

	)

2637 
	#CAN_F7R1_FB5
 ((
ut32_t
)0x00000020

	)

2638 
	#CAN_F7R1_FB6
 ((
ut32_t
)0x00000040

	)

2639 
	#CAN_F7R1_FB7
 ((
ut32_t
)0x00000080

	)

2640 
	#CAN_F7R1_FB8
 ((
ut32_t
)0x00000100

	)

2641 
	#CAN_F7R1_FB9
 ((
ut32_t
)0x00000200

	)

2642 
	#CAN_F7R1_FB10
 ((
ut32_t
)0x00000400

	)

2643 
	#CAN_F7R1_FB11
 ((
ut32_t
)0x00000800

	)

2644 
	#CAN_F7R1_FB12
 ((
ut32_t
)0x00001000

	)

2645 
	#CAN_F7R1_FB13
 ((
ut32_t
)0x00002000

	)

2646 
	#CAN_F7R1_FB14
 ((
ut32_t
)0x00004000

	)

2647 
	#CAN_F7R1_FB15
 ((
ut32_t
)0x00008000

	)

2648 
	#CAN_F7R1_FB16
 ((
ut32_t
)0x00010000

	)

2649 
	#CAN_F7R1_FB17
 ((
ut32_t
)0x00020000

	)

2650 
	#CAN_F7R1_FB18
 ((
ut32_t
)0x00040000

	)

2651 
	#CAN_F7R1_FB19
 ((
ut32_t
)0x00080000

	)

2652 
	#CAN_F7R1_FB20
 ((
ut32_t
)0x00100000

	)

2653 
	#CAN_F7R1_FB21
 ((
ut32_t
)0x00200000

	)

2654 
	#CAN_F7R1_FB22
 ((
ut32_t
)0x00400000

	)

2655 
	#CAN_F7R1_FB23
 ((
ut32_t
)0x00800000

	)

2656 
	#CAN_F7R1_FB24
 ((
ut32_t
)0x01000000

	)

2657 
	#CAN_F7R1_FB25
 ((
ut32_t
)0x02000000

	)

2658 
	#CAN_F7R1_FB26
 ((
ut32_t
)0x04000000

	)

2659 
	#CAN_F7R1_FB27
 ((
ut32_t
)0x08000000

	)

2660 
	#CAN_F7R1_FB28
 ((
ut32_t
)0x10000000

	)

2661 
	#CAN_F7R1_FB29
 ((
ut32_t
)0x20000000

	)

2662 
	#CAN_F7R1_FB30
 ((
ut32_t
)0x40000000

	)

2663 
	#CAN_F7R1_FB31
 ((
ut32_t
)0x80000000

	)

2666 
	#CAN_F8R1_FB0
 ((
ut32_t
)0x00000001

	)

2667 
	#CAN_F8R1_FB1
 ((
ut32_t
)0x00000002

	)

2668 
	#CAN_F8R1_FB2
 ((
ut32_t
)0x00000004

	)

2669 
	#CAN_F8R1_FB3
 ((
ut32_t
)0x00000008

	)

2670 
	#CAN_F8R1_FB4
 ((
ut32_t
)0x00000010

	)

2671 
	#CAN_F8R1_FB5
 ((
ut32_t
)0x00000020

	)

2672 
	#CAN_F8R1_FB6
 ((
ut32_t
)0x00000040

	)

2673 
	#CAN_F8R1_FB7
 ((
ut32_t
)0x00000080

	)

2674 
	#CAN_F8R1_FB8
 ((
ut32_t
)0x00000100

	)

2675 
	#CAN_F8R1_FB9
 ((
ut32_t
)0x00000200

	)

2676 
	#CAN_F8R1_FB10
 ((
ut32_t
)0x00000400

	)

2677 
	#CAN_F8R1_FB11
 ((
ut32_t
)0x00000800

	)

2678 
	#CAN_F8R1_FB12
 ((
ut32_t
)0x00001000

	)

2679 
	#CAN_F8R1_FB13
 ((
ut32_t
)0x00002000

	)

2680 
	#CAN_F8R1_FB14
 ((
ut32_t
)0x00004000

	)

2681 
	#CAN_F8R1_FB15
 ((
ut32_t
)0x00008000

	)

2682 
	#CAN_F8R1_FB16
 ((
ut32_t
)0x00010000

	)

2683 
	#CAN_F8R1_FB17
 ((
ut32_t
)0x00020000

	)

2684 
	#CAN_F8R1_FB18
 ((
ut32_t
)0x00040000

	)

2685 
	#CAN_F8R1_FB19
 ((
ut32_t
)0x00080000

	)

2686 
	#CAN_F8R1_FB20
 ((
ut32_t
)0x00100000

	)

2687 
	#CAN_F8R1_FB21
 ((
ut32_t
)0x00200000

	)

2688 
	#CAN_F8R1_FB22
 ((
ut32_t
)0x00400000

	)

2689 
	#CAN_F8R1_FB23
 ((
ut32_t
)0x00800000

	)

2690 
	#CAN_F8R1_FB24
 ((
ut32_t
)0x01000000

	)

2691 
	#CAN_F8R1_FB25
 ((
ut32_t
)0x02000000

	)

2692 
	#CAN_F8R1_FB26
 ((
ut32_t
)0x04000000

	)

2693 
	#CAN_F8R1_FB27
 ((
ut32_t
)0x08000000

	)

2694 
	#CAN_F8R1_FB28
 ((
ut32_t
)0x10000000

	)

2695 
	#CAN_F8R1_FB29
 ((
ut32_t
)0x20000000

	)

2696 
	#CAN_F8R1_FB30
 ((
ut32_t
)0x40000000

	)

2697 
	#CAN_F8R1_FB31
 ((
ut32_t
)0x80000000

	)

2700 
	#CAN_F9R1_FB0
 ((
ut32_t
)0x00000001

	)

2701 
	#CAN_F9R1_FB1
 ((
ut32_t
)0x00000002

	)

2702 
	#CAN_F9R1_FB2
 ((
ut32_t
)0x00000004

	)

2703 
	#CAN_F9R1_FB3
 ((
ut32_t
)0x00000008

	)

2704 
	#CAN_F9R1_FB4
 ((
ut32_t
)0x00000010

	)

2705 
	#CAN_F9R1_FB5
 ((
ut32_t
)0x00000020

	)

2706 
	#CAN_F9R1_FB6
 ((
ut32_t
)0x00000040

	)

2707 
	#CAN_F9R1_FB7
 ((
ut32_t
)0x00000080

	)

2708 
	#CAN_F9R1_FB8
 ((
ut32_t
)0x00000100

	)

2709 
	#CAN_F9R1_FB9
 ((
ut32_t
)0x00000200

	)

2710 
	#CAN_F9R1_FB10
 ((
ut32_t
)0x00000400

	)

2711 
	#CAN_F9R1_FB11
 ((
ut32_t
)0x00000800

	)

2712 
	#CAN_F9R1_FB12
 ((
ut32_t
)0x00001000

	)

2713 
	#CAN_F9R1_FB13
 ((
ut32_t
)0x00002000

	)

2714 
	#CAN_F9R1_FB14
 ((
ut32_t
)0x00004000

	)

2715 
	#CAN_F9R1_FB15
 ((
ut32_t
)0x00008000

	)

2716 
	#CAN_F9R1_FB16
 ((
ut32_t
)0x00010000

	)

2717 
	#CAN_F9R1_FB17
 ((
ut32_t
)0x00020000

	)

2718 
	#CAN_F9R1_FB18
 ((
ut32_t
)0x00040000

	)

2719 
	#CAN_F9R1_FB19
 ((
ut32_t
)0x00080000

	)

2720 
	#CAN_F9R1_FB20
 ((
ut32_t
)0x00100000

	)

2721 
	#CAN_F9R1_FB21
 ((
ut32_t
)0x00200000

	)

2722 
	#CAN_F9R1_FB22
 ((
ut32_t
)0x00400000

	)

2723 
	#CAN_F9R1_FB23
 ((
ut32_t
)0x00800000

	)

2724 
	#CAN_F9R1_FB24
 ((
ut32_t
)0x01000000

	)

2725 
	#CAN_F9R1_FB25
 ((
ut32_t
)0x02000000

	)

2726 
	#CAN_F9R1_FB26
 ((
ut32_t
)0x04000000

	)

2727 
	#CAN_F9R1_FB27
 ((
ut32_t
)0x08000000

	)

2728 
	#CAN_F9R1_FB28
 ((
ut32_t
)0x10000000

	)

2729 
	#CAN_F9R1_FB29
 ((
ut32_t
)0x20000000

	)

2730 
	#CAN_F9R1_FB30
 ((
ut32_t
)0x40000000

	)

2731 
	#CAN_F9R1_FB31
 ((
ut32_t
)0x80000000

	)

2734 
	#CAN_F10R1_FB0
 ((
ut32_t
)0x00000001

	)

2735 
	#CAN_F10R1_FB1
 ((
ut32_t
)0x00000002

	)

2736 
	#CAN_F10R1_FB2
 ((
ut32_t
)0x00000004

	)

2737 
	#CAN_F10R1_FB3
 ((
ut32_t
)0x00000008

	)

2738 
	#CAN_F10R1_FB4
 ((
ut32_t
)0x00000010

	)

2739 
	#CAN_F10R1_FB5
 ((
ut32_t
)0x00000020

	)

2740 
	#CAN_F10R1_FB6
 ((
ut32_t
)0x00000040

	)

2741 
	#CAN_F10R1_FB7
 ((
ut32_t
)0x00000080

	)

2742 
	#CAN_F10R1_FB8
 ((
ut32_t
)0x00000100

	)

2743 
	#CAN_F10R1_FB9
 ((
ut32_t
)0x00000200

	)

2744 
	#CAN_F10R1_FB10
 ((
ut32_t
)0x00000400

	)

2745 
	#CAN_F10R1_FB11
 ((
ut32_t
)0x00000800

	)

2746 
	#CAN_F10R1_FB12
 ((
ut32_t
)0x00001000

	)

2747 
	#CAN_F10R1_FB13
 ((
ut32_t
)0x00002000

	)

2748 
	#CAN_F10R1_FB14
 ((
ut32_t
)0x00004000

	)

2749 
	#CAN_F10R1_FB15
 ((
ut32_t
)0x00008000

	)

2750 
	#CAN_F10R1_FB16
 ((
ut32_t
)0x00010000

	)

2751 
	#CAN_F10R1_FB17
 ((
ut32_t
)0x00020000

	)

2752 
	#CAN_F10R1_FB18
 ((
ut32_t
)0x00040000

	)

2753 
	#CAN_F10R1_FB19
 ((
ut32_t
)0x00080000

	)

2754 
	#CAN_F10R1_FB20
 ((
ut32_t
)0x00100000

	)

2755 
	#CAN_F10R1_FB21
 ((
ut32_t
)0x00200000

	)

2756 
	#CAN_F10R1_FB22
 ((
ut32_t
)0x00400000

	)

2757 
	#CAN_F10R1_FB23
 ((
ut32_t
)0x00800000

	)

2758 
	#CAN_F10R1_FB24
 ((
ut32_t
)0x01000000

	)

2759 
	#CAN_F10R1_FB25
 ((
ut32_t
)0x02000000

	)

2760 
	#CAN_F10R1_FB26
 ((
ut32_t
)0x04000000

	)

2761 
	#CAN_F10R1_FB27
 ((
ut32_t
)0x08000000

	)

2762 
	#CAN_F10R1_FB28
 ((
ut32_t
)0x10000000

	)

2763 
	#CAN_F10R1_FB29
 ((
ut32_t
)0x20000000

	)

2764 
	#CAN_F10R1_FB30
 ((
ut32_t
)0x40000000

	)

2765 
	#CAN_F10R1_FB31
 ((
ut32_t
)0x80000000

	)

2768 
	#CAN_F11R1_FB0
 ((
ut32_t
)0x00000001

	)

2769 
	#CAN_F11R1_FB1
 ((
ut32_t
)0x00000002

	)

2770 
	#CAN_F11R1_FB2
 ((
ut32_t
)0x00000004

	)

2771 
	#CAN_F11R1_FB3
 ((
ut32_t
)0x00000008

	)

2772 
	#CAN_F11R1_FB4
 ((
ut32_t
)0x00000010

	)

2773 
	#CAN_F11R1_FB5
 ((
ut32_t
)0x00000020

	)

2774 
	#CAN_F11R1_FB6
 ((
ut32_t
)0x00000040

	)

2775 
	#CAN_F11R1_FB7
 ((
ut32_t
)0x00000080

	)

2776 
	#CAN_F11R1_FB8
 ((
ut32_t
)0x00000100

	)

2777 
	#CAN_F11R1_FB9
 ((
ut32_t
)0x00000200

	)

2778 
	#CAN_F11R1_FB10
 ((
ut32_t
)0x00000400

	)

2779 
	#CAN_F11R1_FB11
 ((
ut32_t
)0x00000800

	)

2780 
	#CAN_F11R1_FB12
 ((
ut32_t
)0x00001000

	)

2781 
	#CAN_F11R1_FB13
 ((
ut32_t
)0x00002000

	)

2782 
	#CAN_F11R1_FB14
 ((
ut32_t
)0x00004000

	)

2783 
	#CAN_F11R1_FB15
 ((
ut32_t
)0x00008000

	)

2784 
	#CAN_F11R1_FB16
 ((
ut32_t
)0x00010000

	)

2785 
	#CAN_F11R1_FB17
 ((
ut32_t
)0x00020000

	)

2786 
	#CAN_F11R1_FB18
 ((
ut32_t
)0x00040000

	)

2787 
	#CAN_F11R1_FB19
 ((
ut32_t
)0x00080000

	)

2788 
	#CAN_F11R1_FB20
 ((
ut32_t
)0x00100000

	)

2789 
	#CAN_F11R1_FB21
 ((
ut32_t
)0x00200000

	)

2790 
	#CAN_F11R1_FB22
 ((
ut32_t
)0x00400000

	)

2791 
	#CAN_F11R1_FB23
 ((
ut32_t
)0x00800000

	)

2792 
	#CAN_F11R1_FB24
 ((
ut32_t
)0x01000000

	)

2793 
	#CAN_F11R1_FB25
 ((
ut32_t
)0x02000000

	)

2794 
	#CAN_F11R1_FB26
 ((
ut32_t
)0x04000000

	)

2795 
	#CAN_F11R1_FB27
 ((
ut32_t
)0x08000000

	)

2796 
	#CAN_F11R1_FB28
 ((
ut32_t
)0x10000000

	)

2797 
	#CAN_F11R1_FB29
 ((
ut32_t
)0x20000000

	)

2798 
	#CAN_F11R1_FB30
 ((
ut32_t
)0x40000000

	)

2799 
	#CAN_F11R1_FB31
 ((
ut32_t
)0x80000000

	)

2802 
	#CAN_F12R1_FB0
 ((
ut32_t
)0x00000001

	)

2803 
	#CAN_F12R1_FB1
 ((
ut32_t
)0x00000002

	)

2804 
	#CAN_F12R1_FB2
 ((
ut32_t
)0x00000004

	)

2805 
	#CAN_F12R1_FB3
 ((
ut32_t
)0x00000008

	)

2806 
	#CAN_F12R1_FB4
 ((
ut32_t
)0x00000010

	)

2807 
	#CAN_F12R1_FB5
 ((
ut32_t
)0x00000020

	)

2808 
	#CAN_F12R1_FB6
 ((
ut32_t
)0x00000040

	)

2809 
	#CAN_F12R1_FB7
 ((
ut32_t
)0x00000080

	)

2810 
	#CAN_F12R1_FB8
 ((
ut32_t
)0x00000100

	)

2811 
	#CAN_F12R1_FB9
 ((
ut32_t
)0x00000200

	)

2812 
	#CAN_F12R1_FB10
 ((
ut32_t
)0x00000400

	)

2813 
	#CAN_F12R1_FB11
 ((
ut32_t
)0x00000800

	)

2814 
	#CAN_F12R1_FB12
 ((
ut32_t
)0x00001000

	)

2815 
	#CAN_F12R1_FB13
 ((
ut32_t
)0x00002000

	)

2816 
	#CAN_F12R1_FB14
 ((
ut32_t
)0x00004000

	)

2817 
	#CAN_F12R1_FB15
 ((
ut32_t
)0x00008000

	)

2818 
	#CAN_F12R1_FB16
 ((
ut32_t
)0x00010000

	)

2819 
	#CAN_F12R1_FB17
 ((
ut32_t
)0x00020000

	)

2820 
	#CAN_F12R1_FB18
 ((
ut32_t
)0x00040000

	)

2821 
	#CAN_F12R1_FB19
 ((
ut32_t
)0x00080000

	)

2822 
	#CAN_F12R1_FB20
 ((
ut32_t
)0x00100000

	)

2823 
	#CAN_F12R1_FB21
 ((
ut32_t
)0x00200000

	)

2824 
	#CAN_F12R1_FB22
 ((
ut32_t
)0x00400000

	)

2825 
	#CAN_F12R1_FB23
 ((
ut32_t
)0x00800000

	)

2826 
	#CAN_F12R1_FB24
 ((
ut32_t
)0x01000000

	)

2827 
	#CAN_F12R1_FB25
 ((
ut32_t
)0x02000000

	)

2828 
	#CAN_F12R1_FB26
 ((
ut32_t
)0x04000000

	)

2829 
	#CAN_F12R1_FB27
 ((
ut32_t
)0x08000000

	)

2830 
	#CAN_F12R1_FB28
 ((
ut32_t
)0x10000000

	)

2831 
	#CAN_F12R1_FB29
 ((
ut32_t
)0x20000000

	)

2832 
	#CAN_F12R1_FB30
 ((
ut32_t
)0x40000000

	)

2833 
	#CAN_F12R1_FB31
 ((
ut32_t
)0x80000000

	)

2836 
	#CAN_F13R1_FB0
 ((
ut32_t
)0x00000001

	)

2837 
	#CAN_F13R1_FB1
 ((
ut32_t
)0x00000002

	)

2838 
	#CAN_F13R1_FB2
 ((
ut32_t
)0x00000004

	)

2839 
	#CAN_F13R1_FB3
 ((
ut32_t
)0x00000008

	)

2840 
	#CAN_F13R1_FB4
 ((
ut32_t
)0x00000010

	)

2841 
	#CAN_F13R1_FB5
 ((
ut32_t
)0x00000020

	)

2842 
	#CAN_F13R1_FB6
 ((
ut32_t
)0x00000040

	)

2843 
	#CAN_F13R1_FB7
 ((
ut32_t
)0x00000080

	)

2844 
	#CAN_F13R1_FB8
 ((
ut32_t
)0x00000100

	)

2845 
	#CAN_F13R1_FB9
 ((
ut32_t
)0x00000200

	)

2846 
	#CAN_F13R1_FB10
 ((
ut32_t
)0x00000400

	)

2847 
	#CAN_F13R1_FB11
 ((
ut32_t
)0x00000800

	)

2848 
	#CAN_F13R1_FB12
 ((
ut32_t
)0x00001000

	)

2849 
	#CAN_F13R1_FB13
 ((
ut32_t
)0x00002000

	)

2850 
	#CAN_F13R1_FB14
 ((
ut32_t
)0x00004000

	)

2851 
	#CAN_F13R1_FB15
 ((
ut32_t
)0x00008000

	)

2852 
	#CAN_F13R1_FB16
 ((
ut32_t
)0x00010000

	)

2853 
	#CAN_F13R1_FB17
 ((
ut32_t
)0x00020000

	)

2854 
	#CAN_F13R1_FB18
 ((
ut32_t
)0x00040000

	)

2855 
	#CAN_F13R1_FB19
 ((
ut32_t
)0x00080000

	)

2856 
	#CAN_F13R1_FB20
 ((
ut32_t
)0x00100000

	)

2857 
	#CAN_F13R1_FB21
 ((
ut32_t
)0x00200000

	)

2858 
	#CAN_F13R1_FB22
 ((
ut32_t
)0x00400000

	)

2859 
	#CAN_F13R1_FB23
 ((
ut32_t
)0x00800000

	)

2860 
	#CAN_F13R1_FB24
 ((
ut32_t
)0x01000000

	)

2861 
	#CAN_F13R1_FB25
 ((
ut32_t
)0x02000000

	)

2862 
	#CAN_F13R1_FB26
 ((
ut32_t
)0x04000000

	)

2863 
	#CAN_F13R1_FB27
 ((
ut32_t
)0x08000000

	)

2864 
	#CAN_F13R1_FB28
 ((
ut32_t
)0x10000000

	)

2865 
	#CAN_F13R1_FB29
 ((
ut32_t
)0x20000000

	)

2866 
	#CAN_F13R1_FB30
 ((
ut32_t
)0x40000000

	)

2867 
	#CAN_F13R1_FB31
 ((
ut32_t
)0x80000000

	)

2870 
	#CAN_F0R2_FB0
 ((
ut32_t
)0x00000001

	)

2871 
	#CAN_F0R2_FB1
 ((
ut32_t
)0x00000002

	)

2872 
	#CAN_F0R2_FB2
 ((
ut32_t
)0x00000004

	)

2873 
	#CAN_F0R2_FB3
 ((
ut32_t
)0x00000008

	)

2874 
	#CAN_F0R2_FB4
 ((
ut32_t
)0x00000010

	)

2875 
	#CAN_F0R2_FB5
 ((
ut32_t
)0x00000020

	)

2876 
	#CAN_F0R2_FB6
 ((
ut32_t
)0x00000040

	)

2877 
	#CAN_F0R2_FB7
 ((
ut32_t
)0x00000080

	)

2878 
	#CAN_F0R2_FB8
 ((
ut32_t
)0x00000100

	)

2879 
	#CAN_F0R2_FB9
 ((
ut32_t
)0x00000200

	)

2880 
	#CAN_F0R2_FB10
 ((
ut32_t
)0x00000400

	)

2881 
	#CAN_F0R2_FB11
 ((
ut32_t
)0x00000800

	)

2882 
	#CAN_F0R2_FB12
 ((
ut32_t
)0x00001000

	)

2883 
	#CAN_F0R2_FB13
 ((
ut32_t
)0x00002000

	)

2884 
	#CAN_F0R2_FB14
 ((
ut32_t
)0x00004000

	)

2885 
	#CAN_F0R2_FB15
 ((
ut32_t
)0x00008000

	)

2886 
	#CAN_F0R2_FB16
 ((
ut32_t
)0x00010000

	)

2887 
	#CAN_F0R2_FB17
 ((
ut32_t
)0x00020000

	)

2888 
	#CAN_F0R2_FB18
 ((
ut32_t
)0x00040000

	)

2889 
	#CAN_F0R2_FB19
 ((
ut32_t
)0x00080000

	)

2890 
	#CAN_F0R2_FB20
 ((
ut32_t
)0x00100000

	)

2891 
	#CAN_F0R2_FB21
 ((
ut32_t
)0x00200000

	)

2892 
	#CAN_F0R2_FB22
 ((
ut32_t
)0x00400000

	)

2893 
	#CAN_F0R2_FB23
 ((
ut32_t
)0x00800000

	)

2894 
	#CAN_F0R2_FB24
 ((
ut32_t
)0x01000000

	)

2895 
	#CAN_F0R2_FB25
 ((
ut32_t
)0x02000000

	)

2896 
	#CAN_F0R2_FB26
 ((
ut32_t
)0x04000000

	)

2897 
	#CAN_F0R2_FB27
 ((
ut32_t
)0x08000000

	)

2898 
	#CAN_F0R2_FB28
 ((
ut32_t
)0x10000000

	)

2899 
	#CAN_F0R2_FB29
 ((
ut32_t
)0x20000000

	)

2900 
	#CAN_F0R2_FB30
 ((
ut32_t
)0x40000000

	)

2901 
	#CAN_F0R2_FB31
 ((
ut32_t
)0x80000000

	)

2904 
	#CAN_F1R2_FB0
 ((
ut32_t
)0x00000001

	)

2905 
	#CAN_F1R2_FB1
 ((
ut32_t
)0x00000002

	)

2906 
	#CAN_F1R2_FB2
 ((
ut32_t
)0x00000004

	)

2907 
	#CAN_F1R2_FB3
 ((
ut32_t
)0x00000008

	)

2908 
	#CAN_F1R2_FB4
 ((
ut32_t
)0x00000010

	)

2909 
	#CAN_F1R2_FB5
 ((
ut32_t
)0x00000020

	)

2910 
	#CAN_F1R2_FB6
 ((
ut32_t
)0x00000040

	)

2911 
	#CAN_F1R2_FB7
 ((
ut32_t
)0x00000080

	)

2912 
	#CAN_F1R2_FB8
 ((
ut32_t
)0x00000100

	)

2913 
	#CAN_F1R2_FB9
 ((
ut32_t
)0x00000200

	)

2914 
	#CAN_F1R2_FB10
 ((
ut32_t
)0x00000400

	)

2915 
	#CAN_F1R2_FB11
 ((
ut32_t
)0x00000800

	)

2916 
	#CAN_F1R2_FB12
 ((
ut32_t
)0x00001000

	)

2917 
	#CAN_F1R2_FB13
 ((
ut32_t
)0x00002000

	)

2918 
	#CAN_F1R2_FB14
 ((
ut32_t
)0x00004000

	)

2919 
	#CAN_F1R2_FB15
 ((
ut32_t
)0x00008000

	)

2920 
	#CAN_F1R2_FB16
 ((
ut32_t
)0x00010000

	)

2921 
	#CAN_F1R2_FB17
 ((
ut32_t
)0x00020000

	)

2922 
	#CAN_F1R2_FB18
 ((
ut32_t
)0x00040000

	)

2923 
	#CAN_F1R2_FB19
 ((
ut32_t
)0x00080000

	)

2924 
	#CAN_F1R2_FB20
 ((
ut32_t
)0x00100000

	)

2925 
	#CAN_F1R2_FB21
 ((
ut32_t
)0x00200000

	)

2926 
	#CAN_F1R2_FB22
 ((
ut32_t
)0x00400000

	)

2927 
	#CAN_F1R2_FB23
 ((
ut32_t
)0x00800000

	)

2928 
	#CAN_F1R2_FB24
 ((
ut32_t
)0x01000000

	)

2929 
	#CAN_F1R2_FB25
 ((
ut32_t
)0x02000000

	)

2930 
	#CAN_F1R2_FB26
 ((
ut32_t
)0x04000000

	)

2931 
	#CAN_F1R2_FB27
 ((
ut32_t
)0x08000000

	)

2932 
	#CAN_F1R2_FB28
 ((
ut32_t
)0x10000000

	)

2933 
	#CAN_F1R2_FB29
 ((
ut32_t
)0x20000000

	)

2934 
	#CAN_F1R2_FB30
 ((
ut32_t
)0x40000000

	)

2935 
	#CAN_F1R2_FB31
 ((
ut32_t
)0x80000000

	)

2938 
	#CAN_F2R2_FB0
 ((
ut32_t
)0x00000001

	)

2939 
	#CAN_F2R2_FB1
 ((
ut32_t
)0x00000002

	)

2940 
	#CAN_F2R2_FB2
 ((
ut32_t
)0x00000004

	)

2941 
	#CAN_F2R2_FB3
 ((
ut32_t
)0x00000008

	)

2942 
	#CAN_F2R2_FB4
 ((
ut32_t
)0x00000010

	)

2943 
	#CAN_F2R2_FB5
 ((
ut32_t
)0x00000020

	)

2944 
	#CAN_F2R2_FB6
 ((
ut32_t
)0x00000040

	)

2945 
	#CAN_F2R2_FB7
 ((
ut32_t
)0x00000080

	)

2946 
	#CAN_F2R2_FB8
 ((
ut32_t
)0x00000100

	)

2947 
	#CAN_F2R2_FB9
 ((
ut32_t
)0x00000200

	)

2948 
	#CAN_F2R2_FB10
 ((
ut32_t
)0x00000400

	)

2949 
	#CAN_F2R2_FB11
 ((
ut32_t
)0x00000800

	)

2950 
	#CAN_F2R2_FB12
 ((
ut32_t
)0x00001000

	)

2951 
	#CAN_F2R2_FB13
 ((
ut32_t
)0x00002000

	)

2952 
	#CAN_F2R2_FB14
 ((
ut32_t
)0x00004000

	)

2953 
	#CAN_F2R2_FB15
 ((
ut32_t
)0x00008000

	)

2954 
	#CAN_F2R2_FB16
 ((
ut32_t
)0x00010000

	)

2955 
	#CAN_F2R2_FB17
 ((
ut32_t
)0x00020000

	)

2956 
	#CAN_F2R2_FB18
 ((
ut32_t
)0x00040000

	)

2957 
	#CAN_F2R2_FB19
 ((
ut32_t
)0x00080000

	)

2958 
	#CAN_F2R2_FB20
 ((
ut32_t
)0x00100000

	)

2959 
	#CAN_F2R2_FB21
 ((
ut32_t
)0x00200000

	)

2960 
	#CAN_F2R2_FB22
 ((
ut32_t
)0x00400000

	)

2961 
	#CAN_F2R2_FB23
 ((
ut32_t
)0x00800000

	)

2962 
	#CAN_F2R2_FB24
 ((
ut32_t
)0x01000000

	)

2963 
	#CAN_F2R2_FB25
 ((
ut32_t
)0x02000000

	)

2964 
	#CAN_F2R2_FB26
 ((
ut32_t
)0x04000000

	)

2965 
	#CAN_F2R2_FB27
 ((
ut32_t
)0x08000000

	)

2966 
	#CAN_F2R2_FB28
 ((
ut32_t
)0x10000000

	)

2967 
	#CAN_F2R2_FB29
 ((
ut32_t
)0x20000000

	)

2968 
	#CAN_F2R2_FB30
 ((
ut32_t
)0x40000000

	)

2969 
	#CAN_F2R2_FB31
 ((
ut32_t
)0x80000000

	)

2972 
	#CAN_F3R2_FB0
 ((
ut32_t
)0x00000001

	)

2973 
	#CAN_F3R2_FB1
 ((
ut32_t
)0x00000002

	)

2974 
	#CAN_F3R2_FB2
 ((
ut32_t
)0x00000004

	)

2975 
	#CAN_F3R2_FB3
 ((
ut32_t
)0x00000008

	)

2976 
	#CAN_F3R2_FB4
 ((
ut32_t
)0x00000010

	)

2977 
	#CAN_F3R2_FB5
 ((
ut32_t
)0x00000020

	)

2978 
	#CAN_F3R2_FB6
 ((
ut32_t
)0x00000040

	)

2979 
	#CAN_F3R2_FB7
 ((
ut32_t
)0x00000080

	)

2980 
	#CAN_F3R2_FB8
 ((
ut32_t
)0x00000100

	)

2981 
	#CAN_F3R2_FB9
 ((
ut32_t
)0x00000200

	)

2982 
	#CAN_F3R2_FB10
 ((
ut32_t
)0x00000400

	)

2983 
	#CAN_F3R2_FB11
 ((
ut32_t
)0x00000800

	)

2984 
	#CAN_F3R2_FB12
 ((
ut32_t
)0x00001000

	)

2985 
	#CAN_F3R2_FB13
 ((
ut32_t
)0x00002000

	)

2986 
	#CAN_F3R2_FB14
 ((
ut32_t
)0x00004000

	)

2987 
	#CAN_F3R2_FB15
 ((
ut32_t
)0x00008000

	)

2988 
	#CAN_F3R2_FB16
 ((
ut32_t
)0x00010000

	)

2989 
	#CAN_F3R2_FB17
 ((
ut32_t
)0x00020000

	)

2990 
	#CAN_F3R2_FB18
 ((
ut32_t
)0x00040000

	)

2991 
	#CAN_F3R2_FB19
 ((
ut32_t
)0x00080000

	)

2992 
	#CAN_F3R2_FB20
 ((
ut32_t
)0x00100000

	)

2993 
	#CAN_F3R2_FB21
 ((
ut32_t
)0x00200000

	)

2994 
	#CAN_F3R2_FB22
 ((
ut32_t
)0x00400000

	)

2995 
	#CAN_F3R2_FB23
 ((
ut32_t
)0x00800000

	)

2996 
	#CAN_F3R2_FB24
 ((
ut32_t
)0x01000000

	)

2997 
	#CAN_F3R2_FB25
 ((
ut32_t
)0x02000000

	)

2998 
	#CAN_F3R2_FB26
 ((
ut32_t
)0x04000000

	)

2999 
	#CAN_F3R2_FB27
 ((
ut32_t
)0x08000000

	)

3000 
	#CAN_F3R2_FB28
 ((
ut32_t
)0x10000000

	)

3001 
	#CAN_F3R2_FB29
 ((
ut32_t
)0x20000000

	)

3002 
	#CAN_F3R2_FB30
 ((
ut32_t
)0x40000000

	)

3003 
	#CAN_F3R2_FB31
 ((
ut32_t
)0x80000000

	)

3006 
	#CAN_F4R2_FB0
 ((
ut32_t
)0x00000001

	)

3007 
	#CAN_F4R2_FB1
 ((
ut32_t
)0x00000002

	)

3008 
	#CAN_F4R2_FB2
 ((
ut32_t
)0x00000004

	)

3009 
	#CAN_F4R2_FB3
 ((
ut32_t
)0x00000008

	)

3010 
	#CAN_F4R2_FB4
 ((
ut32_t
)0x00000010

	)

3011 
	#CAN_F4R2_FB5
 ((
ut32_t
)0x00000020

	)

3012 
	#CAN_F4R2_FB6
 ((
ut32_t
)0x00000040

	)

3013 
	#CAN_F4R2_FB7
 ((
ut32_t
)0x00000080

	)

3014 
	#CAN_F4R2_FB8
 ((
ut32_t
)0x00000100

	)

3015 
	#CAN_F4R2_FB9
 ((
ut32_t
)0x00000200

	)

3016 
	#CAN_F4R2_FB10
 ((
ut32_t
)0x00000400

	)

3017 
	#CAN_F4R2_FB11
 ((
ut32_t
)0x00000800

	)

3018 
	#CAN_F4R2_FB12
 ((
ut32_t
)0x00001000

	)

3019 
	#CAN_F4R2_FB13
 ((
ut32_t
)0x00002000

	)

3020 
	#CAN_F4R2_FB14
 ((
ut32_t
)0x00004000

	)

3021 
	#CAN_F4R2_FB15
 ((
ut32_t
)0x00008000

	)

3022 
	#CAN_F4R2_FB16
 ((
ut32_t
)0x00010000

	)

3023 
	#CAN_F4R2_FB17
 ((
ut32_t
)0x00020000

	)

3024 
	#CAN_F4R2_FB18
 ((
ut32_t
)0x00040000

	)

3025 
	#CAN_F4R2_FB19
 ((
ut32_t
)0x00080000

	)

3026 
	#CAN_F4R2_FB20
 ((
ut32_t
)0x00100000

	)

3027 
	#CAN_F4R2_FB21
 ((
ut32_t
)0x00200000

	)

3028 
	#CAN_F4R2_FB22
 ((
ut32_t
)0x00400000

	)

3029 
	#CAN_F4R2_FB23
 ((
ut32_t
)0x00800000

	)

3030 
	#CAN_F4R2_FB24
 ((
ut32_t
)0x01000000

	)

3031 
	#CAN_F4R2_FB25
 ((
ut32_t
)0x02000000

	)

3032 
	#CAN_F4R2_FB26
 ((
ut32_t
)0x04000000

	)

3033 
	#CAN_F4R2_FB27
 ((
ut32_t
)0x08000000

	)

3034 
	#CAN_F4R2_FB28
 ((
ut32_t
)0x10000000

	)

3035 
	#CAN_F4R2_FB29
 ((
ut32_t
)0x20000000

	)

3036 
	#CAN_F4R2_FB30
 ((
ut32_t
)0x40000000

	)

3037 
	#CAN_F4R2_FB31
 ((
ut32_t
)0x80000000

	)

3040 
	#CAN_F5R2_FB0
 ((
ut32_t
)0x00000001

	)

3041 
	#CAN_F5R2_FB1
 ((
ut32_t
)0x00000002

	)

3042 
	#CAN_F5R2_FB2
 ((
ut32_t
)0x00000004

	)

3043 
	#CAN_F5R2_FB3
 ((
ut32_t
)0x00000008

	)

3044 
	#CAN_F5R2_FB4
 ((
ut32_t
)0x00000010

	)

3045 
	#CAN_F5R2_FB5
 ((
ut32_t
)0x00000020

	)

3046 
	#CAN_F5R2_FB6
 ((
ut32_t
)0x00000040

	)

3047 
	#CAN_F5R2_FB7
 ((
ut32_t
)0x00000080

	)

3048 
	#CAN_F5R2_FB8
 ((
ut32_t
)0x00000100

	)

3049 
	#CAN_F5R2_FB9
 ((
ut32_t
)0x00000200

	)

3050 
	#CAN_F5R2_FB10
 ((
ut32_t
)0x00000400

	)

3051 
	#CAN_F5R2_FB11
 ((
ut32_t
)0x00000800

	)

3052 
	#CAN_F5R2_FB12
 ((
ut32_t
)0x00001000

	)

3053 
	#CAN_F5R2_FB13
 ((
ut32_t
)0x00002000

	)

3054 
	#CAN_F5R2_FB14
 ((
ut32_t
)0x00004000

	)

3055 
	#CAN_F5R2_FB15
 ((
ut32_t
)0x00008000

	)

3056 
	#CAN_F5R2_FB16
 ((
ut32_t
)0x00010000

	)

3057 
	#CAN_F5R2_FB17
 ((
ut32_t
)0x00020000

	)

3058 
	#CAN_F5R2_FB18
 ((
ut32_t
)0x00040000

	)

3059 
	#CAN_F5R2_FB19
 ((
ut32_t
)0x00080000

	)

3060 
	#CAN_F5R2_FB20
 ((
ut32_t
)0x00100000

	)

3061 
	#CAN_F5R2_FB21
 ((
ut32_t
)0x00200000

	)

3062 
	#CAN_F5R2_FB22
 ((
ut32_t
)0x00400000

	)

3063 
	#CAN_F5R2_FB23
 ((
ut32_t
)0x00800000

	)

3064 
	#CAN_F5R2_FB24
 ((
ut32_t
)0x01000000

	)

3065 
	#CAN_F5R2_FB25
 ((
ut32_t
)0x02000000

	)

3066 
	#CAN_F5R2_FB26
 ((
ut32_t
)0x04000000

	)

3067 
	#CAN_F5R2_FB27
 ((
ut32_t
)0x08000000

	)

3068 
	#CAN_F5R2_FB28
 ((
ut32_t
)0x10000000

	)

3069 
	#CAN_F5R2_FB29
 ((
ut32_t
)0x20000000

	)

3070 
	#CAN_F5R2_FB30
 ((
ut32_t
)0x40000000

	)

3071 
	#CAN_F5R2_FB31
 ((
ut32_t
)0x80000000

	)

3074 
	#CAN_F6R2_FB0
 ((
ut32_t
)0x00000001

	)

3075 
	#CAN_F6R2_FB1
 ((
ut32_t
)0x00000002

	)

3076 
	#CAN_F6R2_FB2
 ((
ut32_t
)0x00000004

	)

3077 
	#CAN_F6R2_FB3
 ((
ut32_t
)0x00000008

	)

3078 
	#CAN_F6R2_FB4
 ((
ut32_t
)0x00000010

	)

3079 
	#CAN_F6R2_FB5
 ((
ut32_t
)0x00000020

	)

3080 
	#CAN_F6R2_FB6
 ((
ut32_t
)0x00000040

	)

3081 
	#CAN_F6R2_FB7
 ((
ut32_t
)0x00000080

	)

3082 
	#CAN_F6R2_FB8
 ((
ut32_t
)0x00000100

	)

3083 
	#CAN_F6R2_FB9
 ((
ut32_t
)0x00000200

	)

3084 
	#CAN_F6R2_FB10
 ((
ut32_t
)0x00000400

	)

3085 
	#CAN_F6R2_FB11
 ((
ut32_t
)0x00000800

	)

3086 
	#CAN_F6R2_FB12
 ((
ut32_t
)0x00001000

	)

3087 
	#CAN_F6R2_FB13
 ((
ut32_t
)0x00002000

	)

3088 
	#CAN_F6R2_FB14
 ((
ut32_t
)0x00004000

	)

3089 
	#CAN_F6R2_FB15
 ((
ut32_t
)0x00008000

	)

3090 
	#CAN_F6R2_FB16
 ((
ut32_t
)0x00010000

	)

3091 
	#CAN_F6R2_FB17
 ((
ut32_t
)0x00020000

	)

3092 
	#CAN_F6R2_FB18
 ((
ut32_t
)0x00040000

	)

3093 
	#CAN_F6R2_FB19
 ((
ut32_t
)0x00080000

	)

3094 
	#CAN_F6R2_FB20
 ((
ut32_t
)0x00100000

	)

3095 
	#CAN_F6R2_FB21
 ((
ut32_t
)0x00200000

	)

3096 
	#CAN_F6R2_FB22
 ((
ut32_t
)0x00400000

	)

3097 
	#CAN_F6R2_FB23
 ((
ut32_t
)0x00800000

	)

3098 
	#CAN_F6R2_FB24
 ((
ut32_t
)0x01000000

	)

3099 
	#CAN_F6R2_FB25
 ((
ut32_t
)0x02000000

	)

3100 
	#CAN_F6R2_FB26
 ((
ut32_t
)0x04000000

	)

3101 
	#CAN_F6R2_FB27
 ((
ut32_t
)0x08000000

	)

3102 
	#CAN_F6R2_FB28
 ((
ut32_t
)0x10000000

	)

3103 
	#CAN_F6R2_FB29
 ((
ut32_t
)0x20000000

	)

3104 
	#CAN_F6R2_FB30
 ((
ut32_t
)0x40000000

	)

3105 
	#CAN_F6R2_FB31
 ((
ut32_t
)0x80000000

	)

3108 
	#CAN_F7R2_FB0
 ((
ut32_t
)0x00000001

	)

3109 
	#CAN_F7R2_FB1
 ((
ut32_t
)0x00000002

	)

3110 
	#CAN_F7R2_FB2
 ((
ut32_t
)0x00000004

	)

3111 
	#CAN_F7R2_FB3
 ((
ut32_t
)0x00000008

	)

3112 
	#CAN_F7R2_FB4
 ((
ut32_t
)0x00000010

	)

3113 
	#CAN_F7R2_FB5
 ((
ut32_t
)0x00000020

	)

3114 
	#CAN_F7R2_FB6
 ((
ut32_t
)0x00000040

	)

3115 
	#CAN_F7R2_FB7
 ((
ut32_t
)0x00000080

	)

3116 
	#CAN_F7R2_FB8
 ((
ut32_t
)0x00000100

	)

3117 
	#CAN_F7R2_FB9
 ((
ut32_t
)0x00000200

	)

3118 
	#CAN_F7R2_FB10
 ((
ut32_t
)0x00000400

	)

3119 
	#CAN_F7R2_FB11
 ((
ut32_t
)0x00000800

	)

3120 
	#CAN_F7R2_FB12
 ((
ut32_t
)0x00001000

	)

3121 
	#CAN_F7R2_FB13
 ((
ut32_t
)0x00002000

	)

3122 
	#CAN_F7R2_FB14
 ((
ut32_t
)0x00004000

	)

3123 
	#CAN_F7R2_FB15
 ((
ut32_t
)0x00008000

	)

3124 
	#CAN_F7R2_FB16
 ((
ut32_t
)0x00010000

	)

3125 
	#CAN_F7R2_FB17
 ((
ut32_t
)0x00020000

	)

3126 
	#CAN_F7R2_FB18
 ((
ut32_t
)0x00040000

	)

3127 
	#CAN_F7R2_FB19
 ((
ut32_t
)0x00080000

	)

3128 
	#CAN_F7R2_FB20
 ((
ut32_t
)0x00100000

	)

3129 
	#CAN_F7R2_FB21
 ((
ut32_t
)0x00200000

	)

3130 
	#CAN_F7R2_FB22
 ((
ut32_t
)0x00400000

	)

3131 
	#CAN_F7R2_FB23
 ((
ut32_t
)0x00800000

	)

3132 
	#CAN_F7R2_FB24
 ((
ut32_t
)0x01000000

	)

3133 
	#CAN_F7R2_FB25
 ((
ut32_t
)0x02000000

	)

3134 
	#CAN_F7R2_FB26
 ((
ut32_t
)0x04000000

	)

3135 
	#CAN_F7R2_FB27
 ((
ut32_t
)0x08000000

	)

3136 
	#CAN_F7R2_FB28
 ((
ut32_t
)0x10000000

	)

3137 
	#CAN_F7R2_FB29
 ((
ut32_t
)0x20000000

	)

3138 
	#CAN_F7R2_FB30
 ((
ut32_t
)0x40000000

	)

3139 
	#CAN_F7R2_FB31
 ((
ut32_t
)0x80000000

	)

3142 
	#CAN_F8R2_FB0
 ((
ut32_t
)0x00000001

	)

3143 
	#CAN_F8R2_FB1
 ((
ut32_t
)0x00000002

	)

3144 
	#CAN_F8R2_FB2
 ((
ut32_t
)0x00000004

	)

3145 
	#CAN_F8R2_FB3
 ((
ut32_t
)0x00000008

	)

3146 
	#CAN_F8R2_FB4
 ((
ut32_t
)0x00000010

	)

3147 
	#CAN_F8R2_FB5
 ((
ut32_t
)0x00000020

	)

3148 
	#CAN_F8R2_FB6
 ((
ut32_t
)0x00000040

	)

3149 
	#CAN_F8R2_FB7
 ((
ut32_t
)0x00000080

	)

3150 
	#CAN_F8R2_FB8
 ((
ut32_t
)0x00000100

	)

3151 
	#CAN_F8R2_FB9
 ((
ut32_t
)0x00000200

	)

3152 
	#CAN_F8R2_FB10
 ((
ut32_t
)0x00000400

	)

3153 
	#CAN_F8R2_FB11
 ((
ut32_t
)0x00000800

	)

3154 
	#CAN_F8R2_FB12
 ((
ut32_t
)0x00001000

	)

3155 
	#CAN_F8R2_FB13
 ((
ut32_t
)0x00002000

	)

3156 
	#CAN_F8R2_FB14
 ((
ut32_t
)0x00004000

	)

3157 
	#CAN_F8R2_FB15
 ((
ut32_t
)0x00008000

	)

3158 
	#CAN_F8R2_FB16
 ((
ut32_t
)0x00010000

	)

3159 
	#CAN_F8R2_FB17
 ((
ut32_t
)0x00020000

	)

3160 
	#CAN_F8R2_FB18
 ((
ut32_t
)0x00040000

	)

3161 
	#CAN_F8R2_FB19
 ((
ut32_t
)0x00080000

	)

3162 
	#CAN_F8R2_FB20
 ((
ut32_t
)0x00100000

	)

3163 
	#CAN_F8R2_FB21
 ((
ut32_t
)0x00200000

	)

3164 
	#CAN_F8R2_FB22
 ((
ut32_t
)0x00400000

	)

3165 
	#CAN_F8R2_FB23
 ((
ut32_t
)0x00800000

	)

3166 
	#CAN_F8R2_FB24
 ((
ut32_t
)0x01000000

	)

3167 
	#CAN_F8R2_FB25
 ((
ut32_t
)0x02000000

	)

3168 
	#CAN_F8R2_FB26
 ((
ut32_t
)0x04000000

	)

3169 
	#CAN_F8R2_FB27
 ((
ut32_t
)0x08000000

	)

3170 
	#CAN_F8R2_FB28
 ((
ut32_t
)0x10000000

	)

3171 
	#CAN_F8R2_FB29
 ((
ut32_t
)0x20000000

	)

3172 
	#CAN_F8R2_FB30
 ((
ut32_t
)0x40000000

	)

3173 
	#CAN_F8R2_FB31
 ((
ut32_t
)0x80000000

	)

3176 
	#CAN_F9R2_FB0
 ((
ut32_t
)0x00000001

	)

3177 
	#CAN_F9R2_FB1
 ((
ut32_t
)0x00000002

	)

3178 
	#CAN_F9R2_FB2
 ((
ut32_t
)0x00000004

	)

3179 
	#CAN_F9R2_FB3
 ((
ut32_t
)0x00000008

	)

3180 
	#CAN_F9R2_FB4
 ((
ut32_t
)0x00000010

	)

3181 
	#CAN_F9R2_FB5
 ((
ut32_t
)0x00000020

	)

3182 
	#CAN_F9R2_FB6
 ((
ut32_t
)0x00000040

	)

3183 
	#CAN_F9R2_FB7
 ((
ut32_t
)0x00000080

	)

3184 
	#CAN_F9R2_FB8
 ((
ut32_t
)0x00000100

	)

3185 
	#CAN_F9R2_FB9
 ((
ut32_t
)0x00000200

	)

3186 
	#CAN_F9R2_FB10
 ((
ut32_t
)0x00000400

	)

3187 
	#CAN_F9R2_FB11
 ((
ut32_t
)0x00000800

	)

3188 
	#CAN_F9R2_FB12
 ((
ut32_t
)0x00001000

	)

3189 
	#CAN_F9R2_FB13
 ((
ut32_t
)0x00002000

	)

3190 
	#CAN_F9R2_FB14
 ((
ut32_t
)0x00004000

	)

3191 
	#CAN_F9R2_FB15
 ((
ut32_t
)0x00008000

	)

3192 
	#CAN_F9R2_FB16
 ((
ut32_t
)0x00010000

	)

3193 
	#CAN_F9R2_FB17
 ((
ut32_t
)0x00020000

	)

3194 
	#CAN_F9R2_FB18
 ((
ut32_t
)0x00040000

	)

3195 
	#CAN_F9R2_FB19
 ((
ut32_t
)0x00080000

	)

3196 
	#CAN_F9R2_FB20
 ((
ut32_t
)0x00100000

	)

3197 
	#CAN_F9R2_FB21
 ((
ut32_t
)0x00200000

	)

3198 
	#CAN_F9R2_FB22
 ((
ut32_t
)0x00400000

	)

3199 
	#CAN_F9R2_FB23
 ((
ut32_t
)0x00800000

	)

3200 
	#CAN_F9R2_FB24
 ((
ut32_t
)0x01000000

	)

3201 
	#CAN_F9R2_FB25
 ((
ut32_t
)0x02000000

	)

3202 
	#CAN_F9R2_FB26
 ((
ut32_t
)0x04000000

	)

3203 
	#CAN_F9R2_FB27
 ((
ut32_t
)0x08000000

	)

3204 
	#CAN_F9R2_FB28
 ((
ut32_t
)0x10000000

	)

3205 
	#CAN_F9R2_FB29
 ((
ut32_t
)0x20000000

	)

3206 
	#CAN_F9R2_FB30
 ((
ut32_t
)0x40000000

	)

3207 
	#CAN_F9R2_FB31
 ((
ut32_t
)0x80000000

	)

3210 
	#CAN_F10R2_FB0
 ((
ut32_t
)0x00000001

	)

3211 
	#CAN_F10R2_FB1
 ((
ut32_t
)0x00000002

	)

3212 
	#CAN_F10R2_FB2
 ((
ut32_t
)0x00000004

	)

3213 
	#CAN_F10R2_FB3
 ((
ut32_t
)0x00000008

	)

3214 
	#CAN_F10R2_FB4
 ((
ut32_t
)0x00000010

	)

3215 
	#CAN_F10R2_FB5
 ((
ut32_t
)0x00000020

	)

3216 
	#CAN_F10R2_FB6
 ((
ut32_t
)0x00000040

	)

3217 
	#CAN_F10R2_FB7
 ((
ut32_t
)0x00000080

	)

3218 
	#CAN_F10R2_FB8
 ((
ut32_t
)0x00000100

	)

3219 
	#CAN_F10R2_FB9
 ((
ut32_t
)0x00000200

	)

3220 
	#CAN_F10R2_FB10
 ((
ut32_t
)0x00000400

	)

3221 
	#CAN_F10R2_FB11
 ((
ut32_t
)0x00000800

	)

3222 
	#CAN_F10R2_FB12
 ((
ut32_t
)0x00001000

	)

3223 
	#CAN_F10R2_FB13
 ((
ut32_t
)0x00002000

	)

3224 
	#CAN_F10R2_FB14
 ((
ut32_t
)0x00004000

	)

3225 
	#CAN_F10R2_FB15
 ((
ut32_t
)0x00008000

	)

3226 
	#CAN_F10R2_FB16
 ((
ut32_t
)0x00010000

	)

3227 
	#CAN_F10R2_FB17
 ((
ut32_t
)0x00020000

	)

3228 
	#CAN_F10R2_FB18
 ((
ut32_t
)0x00040000

	)

3229 
	#CAN_F10R2_FB19
 ((
ut32_t
)0x00080000

	)

3230 
	#CAN_F10R2_FB20
 ((
ut32_t
)0x00100000

	)

3231 
	#CAN_F10R2_FB21
 ((
ut32_t
)0x00200000

	)

3232 
	#CAN_F10R2_FB22
 ((
ut32_t
)0x00400000

	)

3233 
	#CAN_F10R2_FB23
 ((
ut32_t
)0x00800000

	)

3234 
	#CAN_F10R2_FB24
 ((
ut32_t
)0x01000000

	)

3235 
	#CAN_F10R2_FB25
 ((
ut32_t
)0x02000000

	)

3236 
	#CAN_F10R2_FB26
 ((
ut32_t
)0x04000000

	)

3237 
	#CAN_F10R2_FB27
 ((
ut32_t
)0x08000000

	)

3238 
	#CAN_F10R2_FB28
 ((
ut32_t
)0x10000000

	)

3239 
	#CAN_F10R2_FB29
 ((
ut32_t
)0x20000000

	)

3240 
	#CAN_F10R2_FB30
 ((
ut32_t
)0x40000000

	)

3241 
	#CAN_F10R2_FB31
 ((
ut32_t
)0x80000000

	)

3244 
	#CAN_F11R2_FB0
 ((
ut32_t
)0x00000001

	)

3245 
	#CAN_F11R2_FB1
 ((
ut32_t
)0x00000002

	)

3246 
	#CAN_F11R2_FB2
 ((
ut32_t
)0x00000004

	)

3247 
	#CAN_F11R2_FB3
 ((
ut32_t
)0x00000008

	)

3248 
	#CAN_F11R2_FB4
 ((
ut32_t
)0x00000010

	)

3249 
	#CAN_F11R2_FB5
 ((
ut32_t
)0x00000020

	)

3250 
	#CAN_F11R2_FB6
 ((
ut32_t
)0x00000040

	)

3251 
	#CAN_F11R2_FB7
 ((
ut32_t
)0x00000080

	)

3252 
	#CAN_F11R2_FB8
 ((
ut32_t
)0x00000100

	)

3253 
	#CAN_F11R2_FB9
 ((
ut32_t
)0x00000200

	)

3254 
	#CAN_F11R2_FB10
 ((
ut32_t
)0x00000400

	)

3255 
	#CAN_F11R2_FB11
 ((
ut32_t
)0x00000800

	)

3256 
	#CAN_F11R2_FB12
 ((
ut32_t
)0x00001000

	)

3257 
	#CAN_F11R2_FB13
 ((
ut32_t
)0x00002000

	)

3258 
	#CAN_F11R2_FB14
 ((
ut32_t
)0x00004000

	)

3259 
	#CAN_F11R2_FB15
 ((
ut32_t
)0x00008000

	)

3260 
	#CAN_F11R2_FB16
 ((
ut32_t
)0x00010000

	)

3261 
	#CAN_F11R2_FB17
 ((
ut32_t
)0x00020000

	)

3262 
	#CAN_F11R2_FB18
 ((
ut32_t
)0x00040000

	)

3263 
	#CAN_F11R2_FB19
 ((
ut32_t
)0x00080000

	)

3264 
	#CAN_F11R2_FB20
 ((
ut32_t
)0x00100000

	)

3265 
	#CAN_F11R2_FB21
 ((
ut32_t
)0x00200000

	)

3266 
	#CAN_F11R2_FB22
 ((
ut32_t
)0x00400000

	)

3267 
	#CAN_F11R2_FB23
 ((
ut32_t
)0x00800000

	)

3268 
	#CAN_F11R2_FB24
 ((
ut32_t
)0x01000000

	)

3269 
	#CAN_F11R2_FB25
 ((
ut32_t
)0x02000000

	)

3270 
	#CAN_F11R2_FB26
 ((
ut32_t
)0x04000000

	)

3271 
	#CAN_F11R2_FB27
 ((
ut32_t
)0x08000000

	)

3272 
	#CAN_F11R2_FB28
 ((
ut32_t
)0x10000000

	)

3273 
	#CAN_F11R2_FB29
 ((
ut32_t
)0x20000000

	)

3274 
	#CAN_F11R2_FB30
 ((
ut32_t
)0x40000000

	)

3275 
	#CAN_F11R2_FB31
 ((
ut32_t
)0x80000000

	)

3278 
	#CAN_F12R2_FB0
 ((
ut32_t
)0x00000001

	)

3279 
	#CAN_F12R2_FB1
 ((
ut32_t
)0x00000002

	)

3280 
	#CAN_F12R2_FB2
 ((
ut32_t
)0x00000004

	)

3281 
	#CAN_F12R2_FB3
 ((
ut32_t
)0x00000008

	)

3282 
	#CAN_F12R2_FB4
 ((
ut32_t
)0x00000010

	)

3283 
	#CAN_F12R2_FB5
 ((
ut32_t
)0x00000020

	)

3284 
	#CAN_F12R2_FB6
 ((
ut32_t
)0x00000040

	)

3285 
	#CAN_F12R2_FB7
 ((
ut32_t
)0x00000080

	)

3286 
	#CAN_F12R2_FB8
 ((
ut32_t
)0x00000100

	)

3287 
	#CAN_F12R2_FB9
 ((
ut32_t
)0x00000200

	)

3288 
	#CAN_F12R2_FB10
 ((
ut32_t
)0x00000400

	)

3289 
	#CAN_F12R2_FB11
 ((
ut32_t
)0x00000800

	)

3290 
	#CAN_F12R2_FB12
 ((
ut32_t
)0x00001000

	)

3291 
	#CAN_F12R2_FB13
 ((
ut32_t
)0x00002000

	)

3292 
	#CAN_F12R2_FB14
 ((
ut32_t
)0x00004000

	)

3293 
	#CAN_F12R2_FB15
 ((
ut32_t
)0x00008000

	)

3294 
	#CAN_F12R2_FB16
 ((
ut32_t
)0x00010000

	)

3295 
	#CAN_F12R2_FB17
 ((
ut32_t
)0x00020000

	)

3296 
	#CAN_F12R2_FB18
 ((
ut32_t
)0x00040000

	)

3297 
	#CAN_F12R2_FB19
 ((
ut32_t
)0x00080000

	)

3298 
	#CAN_F12R2_FB20
 ((
ut32_t
)0x00100000

	)

3299 
	#CAN_F12R2_FB21
 ((
ut32_t
)0x00200000

	)

3300 
	#CAN_F12R2_FB22
 ((
ut32_t
)0x00400000

	)

3301 
	#CAN_F12R2_FB23
 ((
ut32_t
)0x00800000

	)

3302 
	#CAN_F12R2_FB24
 ((
ut32_t
)0x01000000

	)

3303 
	#CAN_F12R2_FB25
 ((
ut32_t
)0x02000000

	)

3304 
	#CAN_F12R2_FB26
 ((
ut32_t
)0x04000000

	)

3305 
	#CAN_F12R2_FB27
 ((
ut32_t
)0x08000000

	)

3306 
	#CAN_F12R2_FB28
 ((
ut32_t
)0x10000000

	)

3307 
	#CAN_F12R2_FB29
 ((
ut32_t
)0x20000000

	)

3308 
	#CAN_F12R2_FB30
 ((
ut32_t
)0x40000000

	)

3309 
	#CAN_F12R2_FB31
 ((
ut32_t
)0x80000000

	)

3312 
	#CAN_F13R2_FB0
 ((
ut32_t
)0x00000001

	)

3313 
	#CAN_F13R2_FB1
 ((
ut32_t
)0x00000002

	)

3314 
	#CAN_F13R2_FB2
 ((
ut32_t
)0x00000004

	)

3315 
	#CAN_F13R2_FB3
 ((
ut32_t
)0x00000008

	)

3316 
	#CAN_F13R2_FB4
 ((
ut32_t
)0x00000010

	)

3317 
	#CAN_F13R2_FB5
 ((
ut32_t
)0x00000020

	)

3318 
	#CAN_F13R2_FB6
 ((
ut32_t
)0x00000040

	)

3319 
	#CAN_F13R2_FB7
 ((
ut32_t
)0x00000080

	)

3320 
	#CAN_F13R2_FB8
 ((
ut32_t
)0x00000100

	)

3321 
	#CAN_F13R2_FB9
 ((
ut32_t
)0x00000200

	)

3322 
	#CAN_F13R2_FB10
 ((
ut32_t
)0x00000400

	)

3323 
	#CAN_F13R2_FB11
 ((
ut32_t
)0x00000800

	)

3324 
	#CAN_F13R2_FB12
 ((
ut32_t
)0x00001000

	)

3325 
	#CAN_F13R2_FB13
 ((
ut32_t
)0x00002000

	)

3326 
	#CAN_F13R2_FB14
 ((
ut32_t
)0x00004000

	)

3327 
	#CAN_F13R2_FB15
 ((
ut32_t
)0x00008000

	)

3328 
	#CAN_F13R2_FB16
 ((
ut32_t
)0x00010000

	)

3329 
	#CAN_F13R2_FB17
 ((
ut32_t
)0x00020000

	)

3330 
	#CAN_F13R2_FB18
 ((
ut32_t
)0x00040000

	)

3331 
	#CAN_F13R2_FB19
 ((
ut32_t
)0x00080000

	)

3332 
	#CAN_F13R2_FB20
 ((
ut32_t
)0x00100000

	)

3333 
	#CAN_F13R2_FB21
 ((
ut32_t
)0x00200000

	)

3334 
	#CAN_F13R2_FB22
 ((
ut32_t
)0x00400000

	)

3335 
	#CAN_F13R2_FB23
 ((
ut32_t
)0x00800000

	)

3336 
	#CAN_F13R2_FB24
 ((
ut32_t
)0x01000000

	)

3337 
	#CAN_F13R2_FB25
 ((
ut32_t
)0x02000000

	)

3338 
	#CAN_F13R2_FB26
 ((
ut32_t
)0x04000000

	)

3339 
	#CAN_F13R2_FB27
 ((
ut32_t
)0x08000000

	)

3340 
	#CAN_F13R2_FB28
 ((
ut32_t
)0x10000000

	)

3341 
	#CAN_F13R2_FB29
 ((
ut32_t
)0x20000000

	)

3342 
	#CAN_F13R2_FB30
 ((
ut32_t
)0x40000000

	)

3343 
	#CAN_F13R2_FB31
 ((
ut32_t
)0x80000000

	)

3351 
	#CRC_DR_DR
 ((
ut32_t
)0xFFFFFFFF

	)

3355 
	#CRC_IDR_IDR
 ((
ut8_t
)0xFF

	)

3359 
	#CRC_CR_RESET
 ((
ut8_t
)0x01

	)

3367 
	#CRYP_CR_ALGODIR
 ((
ut32_t
)0x00000004)

	)

3369 
	#CRYP_CR_ALGOMODE
 ((
ut32_t
)0x00080038)

	)

3370 
	#CRYP_CR_ALGOMODE_0
 ((
ut32_t
)0x00000008)

	)

3371 
	#CRYP_CR_ALGOMODE_1
 ((
ut32_t
)0x00000010)

	)

3372 
	#CRYP_CR_ALGOMODE_2
 ((
ut32_t
)0x00000020)

	)

3373 
	#CRYP_CR_ALGOMODE_TDES_ECB
 ((
ut32_t
)0x00000000)

	)

3374 
	#CRYP_CR_ALGOMODE_TDES_CBC
 ((
ut32_t
)0x00000008)

	)

3375 
	#CRYP_CR_ALGOMODE_DES_ECB
 ((
ut32_t
)0x00000010)

	)

3376 
	#CRYP_CR_ALGOMODE_DES_CBC
 ((
ut32_t
)0x00000018)

	)

3377 
	#CRYP_CR_ALGOMODE_AES_ECB
 ((
ut32_t
)0x00000020)

	)

3378 
	#CRYP_CR_ALGOMODE_AES_CBC
 ((
ut32_t
)0x00000028)

	)

3379 
	#CRYP_CR_ALGOMODE_AES_CTR
 ((
ut32_t
)0x00000030)

	)

3380 
	#CRYP_CR_ALGOMODE_AES_KEY
 ((
ut32_t
)0x00000038)

	)

3382 
	#CRYP_CR_DATATYPE
 ((
ut32_t
)0x000000C0)

	)

3383 
	#CRYP_CR_DATATYPE_0
 ((
ut32_t
)0x00000040)

	)

3384 
	#CRYP_CR_DATATYPE_1
 ((
ut32_t
)0x00000080)

	)

3385 
	#CRYP_CR_KEYSIZE
 ((
ut32_t
)0x00000300)

	)

3386 
	#CRYP_CR_KEYSIZE_0
 ((
ut32_t
)0x00000100)

	)

3387 
	#CRYP_CR_KEYSIZE_1
 ((
ut32_t
)0x00000200)

	)

3388 
	#CRYP_CR_FFLUSH
 ((
ut32_t
)0x00004000)

	)

3389 
	#CRYP_CR_CRYPEN
 ((
ut32_t
)0x00008000)

	)

3391 
	#CRYP_CR_GCM_CCMPH
 ((
ut32_t
)0x00030000)

	)

3392 
	#CRYP_CR_GCM_CCMPH_0
 ((
ut32_t
)0x00010000)

	)

3393 
	#CRYP_CR_GCM_CCMPH_1
 ((
ut32_t
)0x00020000)

	)

3394 
	#CRYP_CR_ALGOMODE_3
 ((
ut32_t
)0x00080000)

	)

3397 
	#CRYP_SR_IFEM
 ((
ut32_t
)0x00000001)

	)

3398 
	#CRYP_SR_IFNF
 ((
ut32_t
)0x00000002)

	)

3399 
	#CRYP_SR_OFNE
 ((
ut32_t
)0x00000004)

	)

3400 
	#CRYP_SR_OFFU
 ((
ut32_t
)0x00000008)

	)

3401 
	#CRYP_SR_BUSY
 ((
ut32_t
)0x00000010)

	)

3403 
	#CRYP_DMACR_DIEN
 ((
ut32_t
)0x00000001)

	)

3404 
	#CRYP_DMACR_DOEN
 ((
ut32_t
)0x00000002)

	)

3406 
	#CRYP_IMSCR_INIM
 ((
ut32_t
)0x00000001)

	)

3407 
	#CRYP_IMSCR_OUTIM
 ((
ut32_t
)0x00000002)

	)

3409 
	#CRYP_RISR_OUTRIS
 ((
ut32_t
)0x00000001)

	)

3410 
	#CRYP_RISR_INRIS
 ((
ut32_t
)0x00000002)

	)

3412 
	#CRYP_MISR_INMIS
 ((
ut32_t
)0x00000001)

	)

3413 
	#CRYP_MISR_OUTMIS
 ((
ut32_t
)0x00000002)

	)

3421 
	#DAC_CR_EN1
 ((
ut32_t
)0x00000001

	)

3422 
	#DAC_CR_BOFF1
 ((
ut32_t
)0x00000002

	)

3423 
	#DAC_CR_TEN1
 ((
ut32_t
)0x00000004

	)

3425 
	#DAC_CR_TSEL1
 ((
ut32_t
)0x00000038

	)

3426 
	#DAC_CR_TSEL1_0
 ((
ut32_t
)0x00000008

	)

3427 
	#DAC_CR_TSEL1_1
 ((
ut32_t
)0x00000010

	)

3428 
	#DAC_CR_TSEL1_2
 ((
ut32_t
)0x00000020

	)

3430 
	#DAC_CR_WAVE1
 ((
ut32_t
)0x000000C0

	)

3431 
	#DAC_CR_WAVE1_0
 ((
ut32_t
)0x00000040

	)

3432 
	#DAC_CR_WAVE1_1
 ((
ut32_t
)0x00000080

	)

3434 
	#DAC_CR_MAMP1
 ((
ut32_t
)0x00000F00

	)

3435 
	#DAC_CR_MAMP1_0
 ((
ut32_t
)0x00000100

	)

3436 
	#DAC_CR_MAMP1_1
 ((
ut32_t
)0x00000200

	)

3437 
	#DAC_CR_MAMP1_2
 ((
ut32_t
)0x00000400

	)

3438 
	#DAC_CR_MAMP1_3
 ((
ut32_t
)0x00000800

	)

3440 
	#DAC_CR_DMAEN1
 ((
ut32_t
)0x00001000

	)

3441 
	#DAC_CR_EN2
 ((
ut32_t
)0x00010000

	)

3442 
	#DAC_CR_BOFF2
 ((
ut32_t
)0x00020000

	)

3443 
	#DAC_CR_TEN2
 ((
ut32_t
)0x00040000

	)

3445 
	#DAC_CR_TSEL2
 ((
ut32_t
)0x00380000

	)

3446 
	#DAC_CR_TSEL2_0
 ((
ut32_t
)0x00080000

	)

3447 
	#DAC_CR_TSEL2_1
 ((
ut32_t
)0x00100000

	)

3448 
	#DAC_CR_TSEL2_2
 ((
ut32_t
)0x00200000

	)

3450 
	#DAC_CR_WAVE2
 ((
ut32_t
)0x00C00000

	)

3451 
	#DAC_CR_WAVE2_0
 ((
ut32_t
)0x00400000

	)

3452 
	#DAC_CR_WAVE2_1
 ((
ut32_t
)0x00800000

	)

3454 
	#DAC_CR_MAMP2
 ((
ut32_t
)0x0F000000

	)

3455 
	#DAC_CR_MAMP2_0
 ((
ut32_t
)0x01000000

	)

3456 
	#DAC_CR_MAMP2_1
 ((
ut32_t
)0x02000000

	)

3457 
	#DAC_CR_MAMP2_2
 ((
ut32_t
)0x04000000

	)

3458 
	#DAC_CR_MAMP2_3
 ((
ut32_t
)0x08000000

	)

3460 
	#DAC_CR_DMAEN2
 ((
ut32_t
)0x10000000

	)

3463 
	#DAC_SWTRIGR_SWTRIG1
 ((
ut8_t
)0x01

	)

3464 
	#DAC_SWTRIGR_SWTRIG2
 ((
ut8_t
)0x02

	)

3467 
	#DAC_DHR12R1_DACC1DHR
 ((
ut16_t
)0x0FFF

	)

3470 
	#DAC_DHR12L1_DACC1DHR
 ((
ut16_t
)0xFFF0

	)

3473 
	#DAC_DHR8R1_DACC1DHR
 ((
ut8_t
)0xFF

	)

3476 
	#DAC_DHR12R2_DACC2DHR
 ((
ut16_t
)0x0FFF

	)

3479 
	#DAC_DHR12L2_DACC2DHR
 ((
ut16_t
)0xFFF0

	)

3482 
	#DAC_DHR8R2_DACC2DHR
 ((
ut8_t
)0xFF

	)

3485 
	#DAC_DHR12RD_DACC1DHR
 ((
ut32_t
)0x00000FFF

	)

3486 
	#DAC_DHR12RD_DACC2DHR
 ((
ut32_t
)0x0FFF0000

	)

3489 
	#DAC_DHR12LD_DACC1DHR
 ((
ut32_t
)0x0000FFF0

	)

3490 
	#DAC_DHR12LD_DACC2DHR
 ((
ut32_t
)0xFFF00000

	)

3493 
	#DAC_DHR8RD_DACC1DHR
 ((
ut16_t
)0x00FF

	)

3494 
	#DAC_DHR8RD_DACC2DHR
 ((
ut16_t
)0xFF00

	)

3497 
	#DAC_DOR1_DACC1DOR
 ((
ut16_t
)0x0FFF

	)

3500 
	#DAC_DOR2_DACC2DOR
 ((
ut16_t
)0x0FFF

	)

3503 
	#DAC_SR_DMAUDR1
 ((
ut32_t
)0x00002000

	)

3504 
	#DAC_SR_DMAUDR2
 ((
ut32_t
)0x20000000

	)

3518 
	#DCMI_CR_CAPTURE
 ((
ut32_t
)0x00000001)

	)

3519 
	#DCMI_CR_CM
 ((
ut32_t
)0x00000002)

	)

3520 
	#DCMI_CR_CROP
 ((
ut32_t
)0x00000004)

	)

3521 
	#DCMI_CR_JPEG
 ((
ut32_t
)0x00000008)

	)

3522 
	#DCMI_CR_ESS
 ((
ut32_t
)0x00000010)

	)

3523 
	#DCMI_CR_PCKPOL
 ((
ut32_t
)0x00000020)

	)

3524 
	#DCMI_CR_HSPOL
 ((
ut32_t
)0x00000040)

	)

3525 
	#DCMI_CR_VSPOL
 ((
ut32_t
)0x00000080)

	)

3526 
	#DCMI_CR_FCRC_0
 ((
ut32_t
)0x00000100)

	)

3527 
	#DCMI_CR_FCRC_1
 ((
ut32_t
)0x00000200)

	)

3528 
	#DCMI_CR_EDM_0
 ((
ut32_t
)0x00000400)

	)

3529 
	#DCMI_CR_EDM_1
 ((
ut32_t
)0x00000800)

	)

3530 
	#DCMI_CR_CRE
 ((
ut32_t
)0x00001000)

	)

3531 
	#DCMI_CR_ENABLE
 ((
ut32_t
)0x00004000)

	)

3534 
	#DCMI_SR_HSYNC
 ((
ut32_t
)0x00000001)

	)

3535 
	#DCMI_SR_VSYNC
 ((
ut32_t
)0x00000002)

	)

3536 
	#DCMI_SR_FNE
 ((
ut32_t
)0x00000004)

	)

3539 
	#DCMI_RISR_FRAME_RIS
 ((
ut32_t
)0x00000001)

	)

3540 
	#DCMI_RISR_OVF_RIS
 ((
ut32_t
)0x00000002)

	)

3541 
	#DCMI_RISR_ERR_RIS
 ((
ut32_t
)0x00000004)

	)

3542 
	#DCMI_RISR_VSYNC_RIS
 ((
ut32_t
)0x00000008)

	)

3543 
	#DCMI_RISR_LINE_RIS
 ((
ut32_t
)0x00000010)

	)

3546 
	#DCMI_IER_FRAME_IE
 ((
ut32_t
)0x00000001)

	)

3547 
	#DCMI_IER_OVF_IE
 ((
ut32_t
)0x00000002)

	)

3548 
	#DCMI_IER_ERR_IE
 ((
ut32_t
)0x00000004)

	)

3549 
	#DCMI_IER_VSYNC_IE
 ((
ut32_t
)0x00000008)

	)

3550 
	#DCMI_IER_LINE_IE
 ((
ut32_t
)0x00000010)

	)

3553 
	#DCMI_MISR_FRAME_MIS
 ((
ut32_t
)0x00000001)

	)

3554 
	#DCMI_MISR_OVF_MIS
 ((
ut32_t
)0x00000002)

	)

3555 
	#DCMI_MISR_ERR_MIS
 ((
ut32_t
)0x00000004)

	)

3556 
	#DCMI_MISR_VSYNC_MIS
 ((
ut32_t
)0x00000008)

	)

3557 
	#DCMI_MISR_LINE_MIS
 ((
ut32_t
)0x00000010)

	)

3560 
	#DCMI_ICR_FRAME_ISC
 ((
ut32_t
)0x00000001)

	)

3561 
	#DCMI_ICR_OVF_ISC
 ((
ut32_t
)0x00000002)

	)

3562 
	#DCMI_ICR_ERR_ISC
 ((
ut32_t
)0x00000004)

	)

3563 
	#DCMI_ICR_VSYNC_ISC
 ((
ut32_t
)0x00000008)

	)

3564 
	#DCMI_ICR_LINE_ISC
 ((
ut32_t
)0x00000010)

	)

3572 
	#DMA_SxCR_CHSEL
 ((
ut32_t
)0x0E000000)

	)

3573 
	#DMA_SxCR_CHSEL_0
 ((
ut32_t
)0x02000000)

	)

3574 
	#DMA_SxCR_CHSEL_1
 ((
ut32_t
)0x04000000)

	)

3575 
	#DMA_SxCR_CHSEL_2
 ((
ut32_t
)0x08000000)

	)

3576 
	#DMA_SxCR_MBURST
 ((
ut32_t
)0x01800000)

	)

3577 
	#DMA_SxCR_MBURST_0
 ((
ut32_t
)0x00800000)

	)

3578 
	#DMA_SxCR_MBURST_1
 ((
ut32_t
)0x01000000)

	)

3579 
	#DMA_SxCR_PBURST
 ((
ut32_t
)0x00600000)

	)

3580 
	#DMA_SxCR_PBURST_0
 ((
ut32_t
)0x00200000)

	)

3581 
	#DMA_SxCR_PBURST_1
 ((
ut32_t
)0x00400000)

	)

3582 
	#DMA_SxCR_ACK
 ((
ut32_t
)0x00100000)

	)

3583 
	#DMA_SxCR_CT
 ((
ut32_t
)0x00080000)

	)

3584 
	#DMA_SxCR_DBM
 ((
ut32_t
)0x00040000)

	)

3585 
	#DMA_SxCR_PL
 ((
ut32_t
)0x00030000)

	)

3586 
	#DMA_SxCR_PL_0
 ((
ut32_t
)0x00010000)

	)

3587 
	#DMA_SxCR_PL_1
 ((
ut32_t
)0x00020000)

	)

3588 
	#DMA_SxCR_PINCOS
 ((
ut32_t
)0x00008000)

	)

3589 
	#DMA_SxCR_MSIZE
 ((
ut32_t
)0x00006000)

	)

3590 
	#DMA_SxCR_MSIZE_0
 ((
ut32_t
)0x00002000)

	)

3591 
	#DMA_SxCR_MSIZE_1
 ((
ut32_t
)0x00004000)

	)

3592 
	#DMA_SxCR_PSIZE
 ((
ut32_t
)0x00001800)

	)

3593 
	#DMA_SxCR_PSIZE_0
 ((
ut32_t
)0x00000800)

	)

3594 
	#DMA_SxCR_PSIZE_1
 ((
ut32_t
)0x00001000)

	)

3595 
	#DMA_SxCR_MINC
 ((
ut32_t
)0x00000400)

	)

3596 
	#DMA_SxCR_PINC
 ((
ut32_t
)0x00000200)

	)

3597 
	#DMA_SxCR_CIRC
 ((
ut32_t
)0x00000100)

	)

3598 
	#DMA_SxCR_DIR
 ((
ut32_t
)0x000000C0)

	)

3599 
	#DMA_SxCR_DIR_0
 ((
ut32_t
)0x00000040)

	)

3600 
	#DMA_SxCR_DIR_1
 ((
ut32_t
)0x00000080)

	)

3601 
	#DMA_SxCR_PFCTRL
 ((
ut32_t
)0x00000020)

	)

3602 
	#DMA_SxCR_TCIE
 ((
ut32_t
)0x00000010)

	)

3603 
	#DMA_SxCR_HTIE
 ((
ut32_t
)0x00000008)

	)

3604 
	#DMA_SxCR_TEIE
 ((
ut32_t
)0x00000004)

	)

3605 
	#DMA_SxCR_DMEIE
 ((
ut32_t
)0x00000002)

	)

3606 
	#DMA_SxCR_EN
 ((
ut32_t
)0x00000001)

	)

3609 
	#DMA_SxNDT
 ((
ut32_t
)0x0000FFFF)

	)

3610 
	#DMA_SxNDT_0
 ((
ut32_t
)0x00000001)

	)

3611 
	#DMA_SxNDT_1
 ((
ut32_t
)0x00000002)

	)

3612 
	#DMA_SxNDT_2
 ((
ut32_t
)0x00000004)

	)

3613 
	#DMA_SxNDT_3
 ((
ut32_t
)0x00000008)

	)

3614 
	#DMA_SxNDT_4
 ((
ut32_t
)0x00000010)

	)

3615 
	#DMA_SxNDT_5
 ((
ut32_t
)0x00000020)

	)

3616 
	#DMA_SxNDT_6
 ((
ut32_t
)0x00000040)

	)

3617 
	#DMA_SxNDT_7
 ((
ut32_t
)0x00000080)

	)

3618 
	#DMA_SxNDT_8
 ((
ut32_t
)0x00000100)

	)

3619 
	#DMA_SxNDT_9
 ((
ut32_t
)0x00000200)

	)

3620 
	#DMA_SxNDT_10
 ((
ut32_t
)0x00000400)

	)

3621 
	#DMA_SxNDT_11
 ((
ut32_t
)0x00000800)

	)

3622 
	#DMA_SxNDT_12
 ((
ut32_t
)0x00001000)

	)

3623 
	#DMA_SxNDT_13
 ((
ut32_t
)0x00002000)

	)

3624 
	#DMA_SxNDT_14
 ((
ut32_t
)0x00004000)

	)

3625 
	#DMA_SxNDT_15
 ((
ut32_t
)0x00008000)

	)

3628 
	#DMA_SxFCR_FEIE
 ((
ut32_t
)0x00000080)

	)

3629 
	#DMA_SxFCR_FS
 ((
ut32_t
)0x00000038)

	)

3630 
	#DMA_SxFCR_FS_0
 ((
ut32_t
)0x00000008)

	)

3631 
	#DMA_SxFCR_FS_1
 ((
ut32_t
)0x00000010)

	)

3632 
	#DMA_SxFCR_FS_2
 ((
ut32_t
)0x00000020)

	)

3633 
	#DMA_SxFCR_DMDIS
 ((
ut32_t
)0x00000004)

	)

3634 
	#DMA_SxFCR_FTH
 ((
ut32_t
)0x00000003)

	)

3635 
	#DMA_SxFCR_FTH_0
 ((
ut32_t
)0x00000001)

	)

3636 
	#DMA_SxFCR_FTH_1
 ((
ut32_t
)0x00000002)

	)

3639 
	#DMA_LISR_TCIF3
 ((
ut32_t
)0x08000000)

	)

3640 
	#DMA_LISR_HTIF3
 ((
ut32_t
)0x04000000)

	)

3641 
	#DMA_LISR_TEIF3
 ((
ut32_t
)0x02000000)

	)

3642 
	#DMA_LISR_DMEIF3
 ((
ut32_t
)0x01000000)

	)

3643 
	#DMA_LISR_FEIF3
 ((
ut32_t
)0x00400000)

	)

3644 
	#DMA_LISR_TCIF2
 ((
ut32_t
)0x00200000)

	)

3645 
	#DMA_LISR_HTIF2
 ((
ut32_t
)0x00100000)

	)

3646 
	#DMA_LISR_TEIF2
 ((
ut32_t
)0x00080000)

	)

3647 
	#DMA_LISR_DMEIF2
 ((
ut32_t
)0x00040000)

	)

3648 
	#DMA_LISR_FEIF2
 ((
ut32_t
)0x00010000)

	)

3649 
	#DMA_LISR_TCIF1
 ((
ut32_t
)0x00000800)

	)

3650 
	#DMA_LISR_HTIF1
 ((
ut32_t
)0x00000400)

	)

3651 
	#DMA_LISR_TEIF1
 ((
ut32_t
)0x00000200)

	)

3652 
	#DMA_LISR_DMEIF1
 ((
ut32_t
)0x00000100)

	)

3653 
	#DMA_LISR_FEIF1
 ((
ut32_t
)0x00000040)

	)

3654 
	#DMA_LISR_TCIF0
 ((
ut32_t
)0x00000020)

	)

3655 
	#DMA_LISR_HTIF0
 ((
ut32_t
)0x00000010)

	)

3656 
	#DMA_LISR_TEIF0
 ((
ut32_t
)0x00000008)

	)

3657 
	#DMA_LISR_DMEIF0
 ((
ut32_t
)0x00000004)

	)

3658 
	#DMA_LISR_FEIF0
 ((
ut32_t
)0x00000001)

	)

3661 
	#DMA_HISR_TCIF7
 ((
ut32_t
)0x08000000)

	)

3662 
	#DMA_HISR_HTIF7
 ((
ut32_t
)0x04000000)

	)

3663 
	#DMA_HISR_TEIF7
 ((
ut32_t
)0x02000000)

	)

3664 
	#DMA_HISR_DMEIF7
 ((
ut32_t
)0x01000000)

	)

3665 
	#DMA_HISR_FEIF7
 ((
ut32_t
)0x00400000)

	)

3666 
	#DMA_HISR_TCIF6
 ((
ut32_t
)0x00200000)

	)

3667 
	#DMA_HISR_HTIF6
 ((
ut32_t
)0x00100000)

	)

3668 
	#DMA_HISR_TEIF6
 ((
ut32_t
)0x00080000)

	)

3669 
	#DMA_HISR_DMEIF6
 ((
ut32_t
)0x00040000)

	)

3670 
	#DMA_HISR_FEIF6
 ((
ut32_t
)0x00010000)

	)

3671 
	#DMA_HISR_TCIF5
 ((
ut32_t
)0x00000800)

	)

3672 
	#DMA_HISR_HTIF5
 ((
ut32_t
)0x00000400)

	)

3673 
	#DMA_HISR_TEIF5
 ((
ut32_t
)0x00000200)

	)

3674 
	#DMA_HISR_DMEIF5
 ((
ut32_t
)0x00000100)

	)

3675 
	#DMA_HISR_FEIF5
 ((
ut32_t
)0x00000040)

	)

3676 
	#DMA_HISR_TCIF4
 ((
ut32_t
)0x00000020)

	)

3677 
	#DMA_HISR_HTIF4
 ((
ut32_t
)0x00000010)

	)

3678 
	#DMA_HISR_TEIF4
 ((
ut32_t
)0x00000008)

	)

3679 
	#DMA_HISR_DMEIF4
 ((
ut32_t
)0x00000004)

	)

3680 
	#DMA_HISR_FEIF4
 ((
ut32_t
)0x00000001)

	)

3683 
	#DMA_LIFCR_CTCIF3
 ((
ut32_t
)0x08000000)

	)

3684 
	#DMA_LIFCR_CHTIF3
 ((
ut32_t
)0x04000000)

	)

3685 
	#DMA_LIFCR_CTEIF3
 ((
ut32_t
)0x02000000)

	)

3686 
	#DMA_LIFCR_CDMEIF3
 ((
ut32_t
)0x01000000)

	)

3687 
	#DMA_LIFCR_CFEIF3
 ((
ut32_t
)0x00400000)

	)

3688 
	#DMA_LIFCR_CTCIF2
 ((
ut32_t
)0x00200000)

	)

3689 
	#DMA_LIFCR_CHTIF2
 ((
ut32_t
)0x00100000)

	)

3690 
	#DMA_LIFCR_CTEIF2
 ((
ut32_t
)0x00080000)

	)

3691 
	#DMA_LIFCR_CDMEIF2
 ((
ut32_t
)0x00040000)

	)

3692 
	#DMA_LIFCR_CFEIF2
 ((
ut32_t
)0x00010000)

	)

3693 
	#DMA_LIFCR_CTCIF1
 ((
ut32_t
)0x00000800)

	)

3694 
	#DMA_LIFCR_CHTIF1
 ((
ut32_t
)0x00000400)

	)

3695 
	#DMA_LIFCR_CTEIF1
 ((
ut32_t
)0x00000200)

	)

3696 
	#DMA_LIFCR_CDMEIF1
 ((
ut32_t
)0x00000100)

	)

3697 
	#DMA_LIFCR_CFEIF1
 ((
ut32_t
)0x00000040)

	)

3698 
	#DMA_LIFCR_CTCIF0
 ((
ut32_t
)0x00000020)

	)

3699 
	#DMA_LIFCR_CHTIF0
 ((
ut32_t
)0x00000010)

	)

3700 
	#DMA_LIFCR_CTEIF0
 ((
ut32_t
)0x00000008)

	)

3701 
	#DMA_LIFCR_CDMEIF0
 ((
ut32_t
)0x00000004)

	)

3702 
	#DMA_LIFCR_CFEIF0
 ((
ut32_t
)0x00000001)

	)

3705 
	#DMA_HIFCR_CTCIF7
 ((
ut32_t
)0x08000000)

	)

3706 
	#DMA_HIFCR_CHTIF7
 ((
ut32_t
)0x04000000)

	)

3707 
	#DMA_HIFCR_CTEIF7
 ((
ut32_t
)0x02000000)

	)

3708 
	#DMA_HIFCR_CDMEIF7
 ((
ut32_t
)0x01000000)

	)

3709 
	#DMA_HIFCR_CFEIF7
 ((
ut32_t
)0x00400000)

	)

3710 
	#DMA_HIFCR_CTCIF6
 ((
ut32_t
)0x00200000)

	)

3711 
	#DMA_HIFCR_CHTIF6
 ((
ut32_t
)0x00100000)

	)

3712 
	#DMA_HIFCR_CTEIF6
 ((
ut32_t
)0x00080000)

	)

3713 
	#DMA_HIFCR_CDMEIF6
 ((
ut32_t
)0x00040000)

	)

3714 
	#DMA_HIFCR_CFEIF6
 ((
ut32_t
)0x00010000)

	)

3715 
	#DMA_HIFCR_CTCIF5
 ((
ut32_t
)0x00000800)

	)

3716 
	#DMA_HIFCR_CHTIF5
 ((
ut32_t
)0x00000400)

	)

3717 
	#DMA_HIFCR_CTEIF5
 ((
ut32_t
)0x00000200)

	)

3718 
	#DMA_HIFCR_CDMEIF5
 ((
ut32_t
)0x00000100)

	)

3719 
	#DMA_HIFCR_CFEIF5
 ((
ut32_t
)0x00000040)

	)

3720 
	#DMA_HIFCR_CTCIF4
 ((
ut32_t
)0x00000020)

	)

3721 
	#DMA_HIFCR_CHTIF4
 ((
ut32_t
)0x00000010)

	)

3722 
	#DMA_HIFCR_CTEIF4
 ((
ut32_t
)0x00000008)

	)

3723 
	#DMA_HIFCR_CDMEIF4
 ((
ut32_t
)0x00000004)

	)

3724 
	#DMA_HIFCR_CFEIF4
 ((
ut32_t
)0x00000001)

	)

3734 
	#DMA2D_CR_START
 ((
ut32_t
)0x00000001

	)

3735 
	#DMA2D_CR_SUSP
 ((
ut32_t
)0x00000002

	)

3736 
	#DMA2D_CR_ABORT
 ((
ut32_t
)0x00000004

	)

3737 
	#DMA2D_CR_TEIE
 ((
ut32_t
)0x00000100

	)

3738 
	#DMA2D_CR_TCIE
 ((
ut32_t
)0x00000200

	)

3739 
	#DMA2D_CR_TWIE
 ((
ut32_t
)0x00000400

	)

3740 
	#DMA2D_CR_CAEIE
 ((
ut32_t
)0x00000800

	)

3741 
	#DMA2D_CR_CTCIE
 ((
ut32_t
)0x00001000

	)

3742 
	#DMA2D_CR_CEIE
 ((
ut32_t
)0x00002000

	)

3743 
	#DMA2D_CR_MODE
 ((
ut32_t
)0x00030000

	)

3747 
	#DMA2D_ISR_TEIF
 ((
ut32_t
)0x00000001

	)

3748 
	#DMA2D_ISR_TCIF
 ((
ut32_t
)0x00000002

	)

3749 
	#DMA2D_ISR_TWIF
 ((
ut32_t
)0x00000004

	)

3750 
	#DMA2D_ISR_CAEIF
 ((
ut32_t
)0x00000008

	)

3751 
	#DMA2D_ISR_CTCIF
 ((
ut32_t
)0x00000010

	)

3752 
	#DMA2D_ISR_CEIF
 ((
ut32_t
)0x00000020

	)

3756 
	#DMA2D_IFSR_CTEIF
 ((
ut32_t
)0x00000001

	)

3757 
	#DMA2D_IFSR_CTCIF
 ((
ut32_t
)0x00000002

	)

3758 
	#DMA2D_IFSR_CTWIF
 ((
ut32_t
)0x00000004

	)

3759 
	#DMA2D_IFSR_CCAEIF
 ((
ut32_t
)0x00000008

	)

3760 
	#DMA2D_IFSR_CCTCIF
 ((
ut32_t
)0x00000010

	)

3761 
	#DMA2D_IFSR_CCEIF
 ((
ut32_t
)0x00000020

	)

3765 
	#DMA2D_FGMAR_MA
 ((
ut32_t
)0xFFFFFFFF

	)

3769 
	#DMA2D_FGOR_LO
 ((
ut32_t
)0x00003FFF

	)

3773 
	#DMA2D_BGMAR_MA
 ((
ut32_t
)0xFFFFFFFF

	)

3777 
	#DMA2D_BGOR_LO
 ((
ut32_t
)0x00003FFF

	)

3781 
	#DMA2D_FGPFCCR_CM
 ((
ut32_t
)0x0000000F

	)

3782 
	#DMA2D_FGPFCCR_CCM
 ((
ut32_t
)0x00000010

	)

3783 
	#DMA2D_FGPFCCR_START
 ((
ut32_t
)0x00000020

	)

3784 
	#DMA2D_FGPFCCR_CS
 ((
ut32_t
)0x0000FF00

	)

3785 
	#DMA2D_FGPFCCR_AM
 ((
ut32_t
)0x00030000

	)

3786 
	#DMA2D_FGPFCCR_ALPHA
 ((
ut32_t
)0xFF000000

	)

3790 
	#DMA2D_FGCOLR_BLUE
 ((
ut32_t
)0x000000FF

	)

3791 
	#DMA2D_FGCOLR_GREEN
 ((
ut32_t
)0x0000FF00

	)

3792 
	#DMA2D_FGCOLR_RED
 ((
ut32_t
)0x00FF0000

	)

3796 
	#DMA2D_BGPFCCR_CM
 ((
ut32_t
)0x0000000F

	)

3797 
	#DMA2D_BGPFCCR_CCM
 ((
ut32_t
)0x00000010

	)

3798 
	#DMA2D_BGPFCCR_START
 ((
ut32_t
)0x00000020

	)

3799 
	#DMA2D_BGPFCCR_CS
 ((
ut32_t
)0x0000FF00

	)

3800 
	#DMA2D_BGPFCCR_AM
 ((
ut32_t
)0x00030000

	)

3801 
	#DMA2D_BGPFCCR_ALPHA
 ((
ut32_t
)0xFF000000

	)

3805 
	#DMA2D_BGCOLR_BLUE
 ((
ut32_t
)0x000000FF

	)

3806 
	#DMA2D_BGCOLR_GREEN
 ((
ut32_t
)0x0000FF00

	)

3807 
	#DMA2D_BGCOLR_RED
 ((
ut32_t
)0x00FF0000

	)

3811 
	#DMA2D_FGCMAR_MA
 ((
ut32_t
)0xFFFFFFFF

	)

3815 
	#DMA2D_BGCMAR_MA
 ((
ut32_t
)0xFFFFFFFF

	)

3819 
	#DMA2D_OPFCCR_CM
 ((
ut32_t
)0x00000007

	)

3825 
	#DMA2D_OCOLR_BLUE_1
 ((
ut32_t
)0x000000FF

	)

3826 
	#DMA2D_OCOLR_GREEN_1
 ((
ut32_t
)0x0000FF00

	)

3827 
	#DMA2D_OCOLR_RED_1
 ((
ut32_t
)0x00FF0000

	)

3828 
	#DMA2D_OCOLR_ALPHA_1
 ((
ut32_t
)0xFF000000

	)

3831 
	#DMA2D_OCOLR_BLUE_2
 ((
ut32_t
)0x0000001F

	)

3832 
	#DMA2D_OCOLR_GREEN_2
 ((
ut32_t
)0x000007E0

	)

3833 
	#DMA2D_OCOLR_RED_2
 ((
ut32_t
)0x0000F800

	)

3836 
	#DMA2D_OCOLR_BLUE_3
 ((
ut32_t
)0x0000001F

	)

3837 
	#DMA2D_OCOLR_GREEN_3
 ((
ut32_t
)0x000003E0

	)

3838 
	#DMA2D_OCOLR_RED_3
 ((
ut32_t
)0x00007C00

	)

3839 
	#DMA2D_OCOLR_ALPHA_3
 ((
ut32_t
)0x00008000

	)

3842 
	#DMA2D_OCOLR_BLUE_4
 ((
ut32_t
)0x0000000F

	)

3843 
	#DMA2D_OCOLR_GREEN_4
 ((
ut32_t
)0x000000F0

	)

3844 
	#DMA2D_OCOLR_RED_4
 ((
ut32_t
)0x00000F00

	)

3845 
	#DMA2D_OCOLR_ALPHA_4
 ((
ut32_t
)0x0000F000

	)

3849 
	#DMA2D_OMAR_MA
 ((
ut32_t
)0xFFFFFFFF

	)

3853 
	#DMA2D_OOR_LO
 ((
ut32_t
)0x00003FFF

	)

3857 
	#DMA2D_NLR_NL
 ((
ut32_t
)0x0000FFFF

	)

3858 
	#DMA2D_NLR_PL
 ((
ut32_t
)0x3FFF0000

	)

3862 
	#DMA2D_LWR_LW
 ((
ut32_t
)0x0000FFFF

	)

3866 
	#DMA2D_AMTCR_EN
 ((
ut32_t
)0x00000001

	)

3867 
	#DMA2D_AMTCR_DT
 ((
ut32_t
)0x0000FF00

	)

3882 
	#EXTI_IMR_MR0
 ((
ut32_t
)0x00000001

	)

3883 
	#EXTI_IMR_MR1
 ((
ut32_t
)0x00000002

	)

3884 
	#EXTI_IMR_MR2
 ((
ut32_t
)0x00000004

	)

3885 
	#EXTI_IMR_MR3
 ((
ut32_t
)0x00000008

	)

3886 
	#EXTI_IMR_MR4
 ((
ut32_t
)0x00000010

	)

3887 
	#EXTI_IMR_MR5
 ((
ut32_t
)0x00000020

	)

3888 
	#EXTI_IMR_MR6
 ((
ut32_t
)0x00000040

	)

3889 
	#EXTI_IMR_MR7
 ((
ut32_t
)0x00000080

	)

3890 
	#EXTI_IMR_MR8
 ((
ut32_t
)0x00000100

	)

3891 
	#EXTI_IMR_MR9
 ((
ut32_t
)0x00000200

	)

3892 
	#EXTI_IMR_MR10
 ((
ut32_t
)0x00000400

	)

3893 
	#EXTI_IMR_MR11
 ((
ut32_t
)0x00000800

	)

3894 
	#EXTI_IMR_MR12
 ((
ut32_t
)0x00001000

	)

3895 
	#EXTI_IMR_MR13
 ((
ut32_t
)0x00002000

	)

3896 
	#EXTI_IMR_MR14
 ((
ut32_t
)0x00004000

	)

3897 
	#EXTI_IMR_MR15
 ((
ut32_t
)0x00008000

	)

3898 
	#EXTI_IMR_MR16
 ((
ut32_t
)0x00010000

	)

3899 
	#EXTI_IMR_MR17
 ((
ut32_t
)0x00020000

	)

3900 
	#EXTI_IMR_MR18
 ((
ut32_t
)0x00040000

	)

3901 
	#EXTI_IMR_MR19
 ((
ut32_t
)0x00080000

	)

3904 
	#EXTI_EMR_MR0
 ((
ut32_t
)0x00000001

	)

3905 
	#EXTI_EMR_MR1
 ((
ut32_t
)0x00000002

	)

3906 
	#EXTI_EMR_MR2
 ((
ut32_t
)0x00000004

	)

3907 
	#EXTI_EMR_MR3
 ((
ut32_t
)0x00000008

	)

3908 
	#EXTI_EMR_MR4
 ((
ut32_t
)0x00000010

	)

3909 
	#EXTI_EMR_MR5
 ((
ut32_t
)0x00000020

	)

3910 
	#EXTI_EMR_MR6
 ((
ut32_t
)0x00000040

	)

3911 
	#EXTI_EMR_MR7
 ((
ut32_t
)0x00000080

	)

3912 
	#EXTI_EMR_MR8
 ((
ut32_t
)0x00000100

	)

3913 
	#EXTI_EMR_MR9
 ((
ut32_t
)0x00000200

	)

3914 
	#EXTI_EMR_MR10
 ((
ut32_t
)0x00000400

	)

3915 
	#EXTI_EMR_MR11
 ((
ut32_t
)0x00000800

	)

3916 
	#EXTI_EMR_MR12
 ((
ut32_t
)0x00001000

	)

3917 
	#EXTI_EMR_MR13
 ((
ut32_t
)0x00002000

	)

3918 
	#EXTI_EMR_MR14
 ((
ut32_t
)0x00004000

	)

3919 
	#EXTI_EMR_MR15
 ((
ut32_t
)0x00008000

	)

3920 
	#EXTI_EMR_MR16
 ((
ut32_t
)0x00010000

	)

3921 
	#EXTI_EMR_MR17
 ((
ut32_t
)0x00020000

	)

3922 
	#EXTI_EMR_MR18
 ((
ut32_t
)0x00040000

	)

3923 
	#EXTI_EMR_MR19
 ((
ut32_t
)0x00080000

	)

3926 
	#EXTI_RTSR_TR0
 ((
ut32_t
)0x00000001

	)

3927 
	#EXTI_RTSR_TR1
 ((
ut32_t
)0x00000002

	)

3928 
	#EXTI_RTSR_TR2
 ((
ut32_t
)0x00000004

	)

3929 
	#EXTI_RTSR_TR3
 ((
ut32_t
)0x00000008

	)

3930 
	#EXTI_RTSR_TR4
 ((
ut32_t
)0x00000010

	)

3931 
	#EXTI_RTSR_TR5
 ((
ut32_t
)0x00000020

	)

3932 
	#EXTI_RTSR_TR6
 ((
ut32_t
)0x00000040

	)

3933 
	#EXTI_RTSR_TR7
 ((
ut32_t
)0x00000080

	)

3934 
	#EXTI_RTSR_TR8
 ((
ut32_t
)0x00000100

	)

3935 
	#EXTI_RTSR_TR9
 ((
ut32_t
)0x00000200

	)

3936 
	#EXTI_RTSR_TR10
 ((
ut32_t
)0x00000400

	)

3937 
	#EXTI_RTSR_TR11
 ((
ut32_t
)0x00000800

	)

3938 
	#EXTI_RTSR_TR12
 ((
ut32_t
)0x00001000

	)

3939 
	#EXTI_RTSR_TR13
 ((
ut32_t
)0x00002000

	)

3940 
	#EXTI_RTSR_TR14
 ((
ut32_t
)0x00004000

	)

3941 
	#EXTI_RTSR_TR15
 ((
ut32_t
)0x00008000

	)

3942 
	#EXTI_RTSR_TR16
 ((
ut32_t
)0x00010000

	)

3943 
	#EXTI_RTSR_TR17
 ((
ut32_t
)0x00020000

	)

3944 
	#EXTI_RTSR_TR18
 ((
ut32_t
)0x00040000

	)

3945 
	#EXTI_RTSR_TR19
 ((
ut32_t
)0x00080000

	)

3948 
	#EXTI_FTSR_TR0
 ((
ut32_t
)0x00000001

	)

3949 
	#EXTI_FTSR_TR1
 ((
ut32_t
)0x00000002

	)

3950 
	#EXTI_FTSR_TR2
 ((
ut32_t
)0x00000004

	)

3951 
	#EXTI_FTSR_TR3
 ((
ut32_t
)0x00000008

	)

3952 
	#EXTI_FTSR_TR4
 ((
ut32_t
)0x00000010

	)

3953 
	#EXTI_FTSR_TR5
 ((
ut32_t
)0x00000020

	)

3954 
	#EXTI_FTSR_TR6
 ((
ut32_t
)0x00000040

	)

3955 
	#EXTI_FTSR_TR7
 ((
ut32_t
)0x00000080

	)

3956 
	#EXTI_FTSR_TR8
 ((
ut32_t
)0x00000100

	)

3957 
	#EXTI_FTSR_TR9
 ((
ut32_t
)0x00000200

	)

3958 
	#EXTI_FTSR_TR10
 ((
ut32_t
)0x00000400

	)

3959 
	#EXTI_FTSR_TR11
 ((
ut32_t
)0x00000800

	)

3960 
	#EXTI_FTSR_TR12
 ((
ut32_t
)0x00001000

	)

3961 
	#EXTI_FTSR_TR13
 ((
ut32_t
)0x00002000

	)

3962 
	#EXTI_FTSR_TR14
 ((
ut32_t
)0x00004000

	)

3963 
	#EXTI_FTSR_TR15
 ((
ut32_t
)0x00008000

	)

3964 
	#EXTI_FTSR_TR16
 ((
ut32_t
)0x00010000

	)

3965 
	#EXTI_FTSR_TR17
 ((
ut32_t
)0x00020000

	)

3966 
	#EXTI_FTSR_TR18
 ((
ut32_t
)0x00040000

	)

3967 
	#EXTI_FTSR_TR19
 ((
ut32_t
)0x00080000

	)

3970 
	#EXTI_SWIER_SWIER0
 ((
ut32_t
)0x00000001

	)

3971 
	#EXTI_SWIER_SWIER1
 ((
ut32_t
)0x00000002

	)

3972 
	#EXTI_SWIER_SWIER2
 ((
ut32_t
)0x00000004

	)

3973 
	#EXTI_SWIER_SWIER3
 ((
ut32_t
)0x00000008

	)

3974 
	#EXTI_SWIER_SWIER4
 ((
ut32_t
)0x00000010

	)

3975 
	#EXTI_SWIER_SWIER5
 ((
ut32_t
)0x00000020

	)

3976 
	#EXTI_SWIER_SWIER6
 ((
ut32_t
)0x00000040

	)

3977 
	#EXTI_SWIER_SWIER7
 ((
ut32_t
)0x00000080

	)

3978 
	#EXTI_SWIER_SWIER8
 ((
ut32_t
)0x00000100

	)

3979 
	#EXTI_SWIER_SWIER9
 ((
ut32_t
)0x00000200

	)

3980 
	#EXTI_SWIER_SWIER10
 ((
ut32_t
)0x00000400

	)

3981 
	#EXTI_SWIER_SWIER11
 ((
ut32_t
)0x00000800

	)

3982 
	#EXTI_SWIER_SWIER12
 ((
ut32_t
)0x00001000

	)

3983 
	#EXTI_SWIER_SWIER13
 ((
ut32_t
)0x00002000

	)

3984 
	#EXTI_SWIER_SWIER14
 ((
ut32_t
)0x00004000

	)

3985 
	#EXTI_SWIER_SWIER15
 ((
ut32_t
)0x00008000

	)

3986 
	#EXTI_SWIER_SWIER16
 ((
ut32_t
)0x00010000

	)

3987 
	#EXTI_SWIER_SWIER17
 ((
ut32_t
)0x00020000

	)

3988 
	#EXTI_SWIER_SWIER18
 ((
ut32_t
)0x00040000

	)

3989 
	#EXTI_SWIER_SWIER19
 ((
ut32_t
)0x00080000

	)

3992 
	#EXTI_PR_PR0
 ((
ut32_t
)0x00000001

	)

3993 
	#EXTI_PR_PR1
 ((
ut32_t
)0x00000002

	)

3994 
	#EXTI_PR_PR2
 ((
ut32_t
)0x00000004

	)

3995 
	#EXTI_PR_PR3
 ((
ut32_t
)0x00000008

	)

3996 
	#EXTI_PR_PR4
 ((
ut32_t
)0x00000010

	)

3997 
	#EXTI_PR_PR5
 ((
ut32_t
)0x00000020

	)

3998 
	#EXTI_PR_PR6
 ((
ut32_t
)0x00000040

	)

3999 
	#EXTI_PR_PR7
 ((
ut32_t
)0x00000080

	)

4000 
	#EXTI_PR_PR8
 ((
ut32_t
)0x00000100

	)

4001 
	#EXTI_PR_PR9
 ((
ut32_t
)0x00000200

	)

4002 
	#EXTI_PR_PR10
 ((
ut32_t
)0x00000400

	)

4003 
	#EXTI_PR_PR11
 ((
ut32_t
)0x00000800

	)

4004 
	#EXTI_PR_PR12
 ((
ut32_t
)0x00001000

	)

4005 
	#EXTI_PR_PR13
 ((
ut32_t
)0x00002000

	)

4006 
	#EXTI_PR_PR14
 ((
ut32_t
)0x00004000

	)

4007 
	#EXTI_PR_PR15
 ((
ut32_t
)0x00008000

	)

4008 
	#EXTI_PR_PR16
 ((
ut32_t
)0x00010000

	)

4009 
	#EXTI_PR_PR17
 ((
ut32_t
)0x00020000

	)

4010 
	#EXTI_PR_PR18
 ((
ut32_t
)0x00040000

	)

4011 
	#EXTI_PR_PR19
 ((
ut32_t
)0x00080000

	)

4019 
	#FLASH_ACR_LATENCY
 ((
ut32_t
)0x0000000F)

	)

4020 
	#FLASH_ACR_LATENCY_0WS
 ((
ut32_t
)0x00000000)

	)

4021 
	#FLASH_ACR_LATENCY_1WS
 ((
ut32_t
)0x00000001)

	)

4022 
	#FLASH_ACR_LATENCY_2WS
 ((
ut32_t
)0x00000002)

	)

4023 
	#FLASH_ACR_LATENCY_3WS
 ((
ut32_t
)0x00000003)

	)

4024 
	#FLASH_ACR_LATENCY_4WS
 ((
ut32_t
)0x00000004)

	)

4025 
	#FLASH_ACR_LATENCY_5WS
 ((
ut32_t
)0x00000005)

	)

4026 
	#FLASH_ACR_LATENCY_6WS
 ((
ut32_t
)0x00000006)

	)

4027 
	#FLASH_ACR_LATENCY_7WS
 ((
ut32_t
)0x00000007)

	)

4028 
	#FLASH_ACR_LATENCY_8WS
 ((
ut32_t
)0x00000008)

	)

4029 
	#FLASH_ACR_LATENCY_9WS
 ((
ut32_t
)0x00000009)

	)

4030 
	#FLASH_ACR_LATENCY_10WS
 ((
ut32_t
)0x0000000A)

	)

4031 
	#FLASH_ACR_LATENCY_11WS
 ((
ut32_t
)0x0000000B)

	)

4032 
	#FLASH_ACR_LATENCY_12WS
 ((
ut32_t
)0x0000000C)

	)

4033 
	#FLASH_ACR_LATENCY_13WS
 ((
ut32_t
)0x0000000D)

	)

4034 
	#FLASH_ACR_LATENCY_14WS
 ((
ut32_t
)0x0000000E)

	)

4035 
	#FLASH_ACR_LATENCY_15WS
 ((
ut32_t
)0x0000000F)

	)

4037 
	#FLASH_ACR_PRFTEN
 ((
ut32_t
)0x00000100)

	)

4038 
	#FLASH_ACR_ICEN
 ((
ut32_t
)0x00000200)

	)

4039 
	#FLASH_ACR_DCEN
 ((
ut32_t
)0x00000400)

	)

4040 
	#FLASH_ACR_ICRST
 ((
ut32_t
)0x00000800)

	)

4041 
	#FLASH_ACR_DCRST
 ((
ut32_t
)0x00001000)

	)

4042 
	#FLASH_ACR_BYTE0_ADDRESS
 ((
ut32_t
)0x40023C00)

	)

4043 
	#FLASH_ACR_BYTE2_ADDRESS
 ((
ut32_t
)0x40023C03)

	)

4046 
	#FLASH_SR_EOP
 ((
ut32_t
)0x00000001)

	)

4047 
	#FLASH_SR_SOP
 ((
ut32_t
)0x00000002)

	)

4048 
	#FLASH_SR_WRPERR
 ((
ut32_t
)0x00000010)

	)

4049 
	#FLASH_SR_PGAERR
 ((
ut32_t
)0x00000020)

	)

4050 
	#FLASH_SR_PGPERR
 ((
ut32_t
)0x00000040)

	)

4051 
	#FLASH_SR_PGSERR
 ((
ut32_t
)0x00000080)

	)

4052 
	#FLASH_SR_BSY
 ((
ut32_t
)0x00010000)

	)

4055 
	#FLASH_CR_PG
 ((
ut32_t
)0x00000001)

	)

4056 
	#FLASH_CR_SER
 ((
ut32_t
)0x00000002)

	)

4057 
	#FLASH_CR_MER
 ((
ut32_t
)0x00000004)

	)

4058 
	#FLASH_CR_MER1
 
FLASH_CR_MER


	)

4059 
	#FLASH_CR_SNB
 ((
ut32_t
)0x000000F8)

	)

4060 
	#FLASH_CR_SNB_0
 ((
ut32_t
)0x00000008)

	)

4061 
	#FLASH_CR_SNB_1
 ((
ut32_t
)0x00000010)

	)

4062 
	#FLASH_CR_SNB_2
 ((
ut32_t
)0x00000020)

	)

4063 
	#FLASH_CR_SNB_3
 ((
ut32_t
)0x00000040)

	)

4064 
	#FLASH_CR_SNB_4
 ((
ut32_t
)0x00000040)

	)

4065 
	#FLASH_CR_PSIZE
 ((
ut32_t
)0x00000300)

	)

4066 
	#FLASH_CR_PSIZE_0
 ((
ut32_t
)0x00000100)

	)

4067 
	#FLASH_CR_PSIZE_1
 ((
ut32_t
)0x00000200)

	)

4068 
	#FLASH_CR_MER2
 ((
ut32_t
)0x00008000)

	)

4069 
	#FLASH_CR_STRT
 ((
ut32_t
)0x00010000)

	)

4070 
	#FLASH_CR_EOPIE
 ((
ut32_t
)0x01000000)

	)

4071 
	#FLASH_CR_LOCK
 ((
ut32_t
)0x80000000)

	)

4074 
	#FLASH_OPTCR_OPTLOCK
 ((
ut32_t
)0x00000001)

	)

4075 
	#FLASH_OPTCR_OPTSTRT
 ((
ut32_t
)0x00000002)

	)

4076 
	#FLASH_OPTCR_BOR_LEV_0
 ((
ut32_t
)0x00000004)

	)

4077 
	#FLASH_OPTCR_BOR_LEV_1
 ((
ut32_t
)0x00000008)

	)

4078 
	#FLASH_OPTCR_BOR_LEV
 ((
ut32_t
)0x0000000C)

	)

4079 
	#FLASH_OPTCR_BFB2
 ((
ut32_t
)0x00000010)

	)

4081 
	#FLASH_OPTCR_WDG_SW
 ((
ut32_t
)0x00000020)

	)

4082 
	#FLASH_OPTCR_nRST_STOP
 ((
ut32_t
)0x00000040)

	)

4083 
	#FLASH_OPTCR_nRST_STDBY
 ((
ut32_t
)0x00000080)

	)

4084 
	#FLASH_OPTCR_RDP
 ((
ut32_t
)0x0000FF00)

	)

4085 
	#FLASH_OPTCR_RDP_0
 ((
ut32_t
)0x00000100)

	)

4086 
	#FLASH_OPTCR_RDP_1
 ((
ut32_t
)0x00000200)

	)

4087 
	#FLASH_OPTCR_RDP_2
 ((
ut32_t
)0x00000400)

	)

4088 
	#FLASH_OPTCR_RDP_3
 ((
ut32_t
)0x00000800)

	)

4089 
	#FLASH_OPTCR_RDP_4
 ((
ut32_t
)0x00001000)

	)

4090 
	#FLASH_OPTCR_RDP_5
 ((
ut32_t
)0x00002000)

	)

4091 
	#FLASH_OPTCR_RDP_6
 ((
ut32_t
)0x00004000)

	)

4092 
	#FLASH_OPTCR_RDP_7
 ((
ut32_t
)0x00008000)

	)

4093 
	#FLASH_OPTCR_nWRP
 ((
ut32_t
)0x0FFF0000)

	)

4094 
	#FLASH_OPTCR_nWRP_0
 ((
ut32_t
)0x00010000)

	)

4095 
	#FLASH_OPTCR_nWRP_1
 ((
ut32_t
)0x00020000)

	)

4096 
	#FLASH_OPTCR_nWRP_2
 ((
ut32_t
)0x00040000)

	)

4097 
	#FLASH_OPTCR_nWRP_3
 ((
ut32_t
)0x00080000)

	)

4098 
	#FLASH_OPTCR_nWRP_4
 ((
ut32_t
)0x00100000)

	)

4099 
	#FLASH_OPTCR_nWRP_5
 ((
ut32_t
)0x00200000)

	)

4100 
	#FLASH_OPTCR_nWRP_6
 ((
ut32_t
)0x00400000)

	)

4101 
	#FLASH_OPTCR_nWRP_7
 ((
ut32_t
)0x00800000)

	)

4102 
	#FLASH_OPTCR_nWRP_8
 ((
ut32_t
)0x01000000)

	)

4103 
	#FLASH_OPTCR_nWRP_9
 ((
ut32_t
)0x02000000)

	)

4104 
	#FLASH_OPTCR_nWRP_10
 ((
ut32_t
)0x04000000)

	)

4105 
	#FLASH_OPTCR_nWRP_11
 ((
ut32_t
)0x08000000)

	)

4107 
	#FLASH_OPTCR_DB1M
 ((
ut32_t
)0x40000000)

	)

4108 
	#FLASH_OPTCR_SPRMOD
 ((
ut32_t
)0x80000000)

	)

4111 
	#FLASH_OPTCR1_nWRP
 ((
ut32_t
)0x0FFF0000)

	)

4112 
	#FLASH_OPTCR1_nWRP_0
 ((
ut32_t
)0x00010000)

	)

4113 
	#FLASH_OPTCR1_nWRP_1
 ((
ut32_t
)0x00020000)

	)

4114 
	#FLASH_OPTCR1_nWRP_2
 ((
ut32_t
)0x00040000)

	)

4115 
	#FLASH_OPTCR1_nWRP_3
 ((
ut32_t
)0x00080000)

	)

4116 
	#FLASH_OPTCR1_nWRP_4
 ((
ut32_t
)0x00100000)

	)

4117 
	#FLASH_OPTCR1_nWRP_5
 ((
ut32_t
)0x00200000)

	)

4118 
	#FLASH_OPTCR1_nWRP_6
 ((
ut32_t
)0x00400000)

	)

4119 
	#FLASH_OPTCR1_nWRP_7
 ((
ut32_t
)0x00800000)

	)

4120 
	#FLASH_OPTCR1_nWRP_8
 ((
ut32_t
)0x01000000)

	)

4121 
	#FLASH_OPTCR1_nWRP_9
 ((
ut32_t
)0x02000000)

	)

4122 
	#FLASH_OPTCR1_nWRP_10
 ((
ut32_t
)0x04000000)

	)

4123 
	#FLASH_OPTCR1_nWRP_11
 ((
ut32_t
)0x08000000)

	)

4125 #i
defed
 (
STM32F40_41xxx
)

4132 
	#FSMC_BCR1_MBKEN
 ((
ut32_t
)0x00000001

	)

4133 
	#FSMC_BCR1_MUXEN
 ((
ut32_t
)0x00000002

	)

4135 
	#FSMC_BCR1_MTYP
 ((
ut32_t
)0x0000000C

	)

4136 
	#FSMC_BCR1_MTYP_0
 ((
ut32_t
)0x00000004

	)

4137 
	#FSMC_BCR1_MTYP_1
 ((
ut32_t
)0x00000008

	)

4139 
	#FSMC_BCR1_MWID
 ((
ut32_t
)0x00000030

	)

4140 
	#FSMC_BCR1_MWID_0
 ((
ut32_t
)0x00000010

	)

4141 
	#FSMC_BCR1_MWID_1
 ((
ut32_t
)0x00000020

	)

4143 
	#FSMC_BCR1_FACCEN
 ((
ut32_t
)0x00000040

	)

4144 
	#FSMC_BCR1_BURSTEN
 ((
ut32_t
)0x00000100

	)

4145 
	#FSMC_BCR1_WAITPOL
 ((
ut32_t
)0x00000200

	)

4146 
	#FSMC_BCR1_WRAPMOD
 ((
ut32_t
)0x00000400

	)

4147 
	#FSMC_BCR1_WAITCFG
 ((
ut32_t
)0x00000800

	)

4148 
	#FSMC_BCR1_WREN
 ((
ut32_t
)0x00001000

	)

4149 
	#FSMC_BCR1_WAITEN
 ((
ut32_t
)0x00002000

	)

4150 
	#FSMC_BCR1_EXTMOD
 ((
ut32_t
)0x00004000

	)

4151 
	#FSMC_BCR1_ASYNCWAIT
 ((
ut32_t
)0x00008000

	)

4152 
	#FSMC_BCR1_CBURSTRW
 ((
ut32_t
)0x00080000

	)

4155 
	#FSMC_BCR2_MBKEN
 ((
ut32_t
)0x00000001

	)

4156 
	#FSMC_BCR2_MUXEN
 ((
ut32_t
)0x00000002

	)

4158 
	#FSMC_BCR2_MTYP
 ((
ut32_t
)0x0000000C

	)

4159 
	#FSMC_BCR2_MTYP_0
 ((
ut32_t
)0x00000004

	)

4160 
	#FSMC_BCR2_MTYP_1
 ((
ut32_t
)0x00000008

	)

4162 
	#FSMC_BCR2_MWID
 ((
ut32_t
)0x00000030

	)

4163 
	#FSMC_BCR2_MWID_0
 ((
ut32_t
)0x00000010

	)

4164 
	#FSMC_BCR2_MWID_1
 ((
ut32_t
)0x00000020

	)

4166 
	#FSMC_BCR2_FACCEN
 ((
ut32_t
)0x00000040

	)

4167 
	#FSMC_BCR2_BURSTEN
 ((
ut32_t
)0x00000100

	)

4168 
	#FSMC_BCR2_WAITPOL
 ((
ut32_t
)0x00000200

	)

4169 
	#FSMC_BCR2_WRAPMOD
 ((
ut32_t
)0x00000400

	)

4170 
	#FSMC_BCR2_WAITCFG
 ((
ut32_t
)0x00000800

	)

4171 
	#FSMC_BCR2_WREN
 ((
ut32_t
)0x00001000

	)

4172 
	#FSMC_BCR2_WAITEN
 ((
ut32_t
)0x00002000

	)

4173 
	#FSMC_BCR2_EXTMOD
 ((
ut32_t
)0x00004000

	)

4174 
	#FSMC_BCR2_ASYNCWAIT
 ((
ut32_t
)0x00008000

	)

4175 
	#FSMC_BCR2_CBURSTRW
 ((
ut32_t
)0x00080000

	)

4178 
	#FSMC_BCR3_MBKEN
 ((
ut32_t
)0x00000001

	)

4179 
	#FSMC_BCR3_MUXEN
 ((
ut32_t
)0x00000002

	)

4181 
	#FSMC_BCR3_MTYP
 ((
ut32_t
)0x0000000C

	)

4182 
	#FSMC_BCR3_MTYP_0
 ((
ut32_t
)0x00000004

	)

4183 
	#FSMC_BCR3_MTYP_1
 ((
ut32_t
)0x00000008

	)

4185 
	#FSMC_BCR3_MWID
 ((
ut32_t
)0x00000030

	)

4186 
	#FSMC_BCR3_MWID_0
 ((
ut32_t
)0x00000010

	)

4187 
	#FSMC_BCR3_MWID_1
 ((
ut32_t
)0x00000020

	)

4189 
	#FSMC_BCR3_FACCEN
 ((
ut32_t
)0x00000040

	)

4190 
	#FSMC_BCR3_BURSTEN
 ((
ut32_t
)0x00000100

	)

4191 
	#FSMC_BCR3_WAITPOL
 ((
ut32_t
)0x00000200

	)

4192 
	#FSMC_BCR3_WRAPMOD
 ((
ut32_t
)0x00000400

	)

4193 
	#FSMC_BCR3_WAITCFG
 ((
ut32_t
)0x00000800

	)

4194 
	#FSMC_BCR3_WREN
 ((
ut32_t
)0x00001000

	)

4195 
	#FSMC_BCR3_WAITEN
 ((
ut32_t
)0x00002000

	)

4196 
	#FSMC_BCR3_EXTMOD
 ((
ut32_t
)0x00004000

	)

4197 
	#FSMC_BCR3_ASYNCWAIT
 ((
ut32_t
)0x00008000

	)

4198 
	#FSMC_BCR3_CBURSTRW
 ((
ut32_t
)0x00080000

	)

4201 
	#FSMC_BCR4_MBKEN
 ((
ut32_t
)0x00000001

	)

4202 
	#FSMC_BCR4_MUXEN
 ((
ut32_t
)0x00000002

	)

4204 
	#FSMC_BCR4_MTYP
 ((
ut32_t
)0x0000000C

	)

4205 
	#FSMC_BCR4_MTYP_0
 ((
ut32_t
)0x00000004

	)

4206 
	#FSMC_BCR4_MTYP_1
 ((
ut32_t
)0x00000008

	)

4208 
	#FSMC_BCR4_MWID
 ((
ut32_t
)0x00000030

	)

4209 
	#FSMC_BCR4_MWID_0
 ((
ut32_t
)0x00000010

	)

4210 
	#FSMC_BCR4_MWID_1
 ((
ut32_t
)0x00000020

	)

4212 
	#FSMC_BCR4_FACCEN
 ((
ut32_t
)0x00000040

	)

4213 
	#FSMC_BCR4_BURSTEN
 ((
ut32_t
)0x00000100

	)

4214 
	#FSMC_BCR4_WAITPOL
 ((
ut32_t
)0x00000200

	)

4215 
	#FSMC_BCR4_WRAPMOD
 ((
ut32_t
)0x00000400

	)

4216 
	#FSMC_BCR4_WAITCFG
 ((
ut32_t
)0x00000800

	)

4217 
	#FSMC_BCR4_WREN
 ((
ut32_t
)0x00001000

	)

4218 
	#FSMC_BCR4_WAITEN
 ((
ut32_t
)0x00002000

	)

4219 
	#FSMC_BCR4_EXTMOD
 ((
ut32_t
)0x00004000

	)

4220 
	#FSMC_BCR4_ASYNCWAIT
 ((
ut32_t
)0x00008000

	)

4221 
	#FSMC_BCR4_CBURSTRW
 ((
ut32_t
)0x00080000

	)

4224 
	#FSMC_BTR1_ADDSET
 ((
ut32_t
)0x0000000F

	)

4225 
	#FSMC_BTR1_ADDSET_0
 ((
ut32_t
)0x00000001

	)

4226 
	#FSMC_BTR1_ADDSET_1
 ((
ut32_t
)0x00000002

	)

4227 
	#FSMC_BTR1_ADDSET_2
 ((
ut32_t
)0x00000004

	)

4228 
	#FSMC_BTR1_ADDSET_3
 ((
ut32_t
)0x00000008

	)

4230 
	#FSMC_BTR1_ADDHLD
 ((
ut32_t
)0x000000F0

	)

4231 
	#FSMC_BTR1_ADDHLD_0
 ((
ut32_t
)0x00000010

	)

4232 
	#FSMC_BTR1_ADDHLD_1
 ((
ut32_t
)0x00000020

	)

4233 
	#FSMC_BTR1_ADDHLD_2
 ((
ut32_t
)0x00000040

	)

4234 
	#FSMC_BTR1_ADDHLD_3
 ((
ut32_t
)0x00000080

	)

4236 
	#FSMC_BTR1_DATAST
 ((
ut32_t
)0x0000FF00

	)

4237 
	#FSMC_BTR1_DATAST_0
 ((
ut32_t
)0x00000100

	)

4238 
	#FSMC_BTR1_DATAST_1
 ((
ut32_t
)0x00000200

	)

4239 
	#FSMC_BTR1_DATAST_2
 ((
ut32_t
)0x00000400

	)

4240 
	#FSMC_BTR1_DATAST_3
 ((
ut32_t
)0x00000800

	)

4242 
	#FSMC_BTR1_BUSTURN
 ((
ut32_t
)0x000F0000

	)

4243 
	#FSMC_BTR1_BUSTURN_0
 ((
ut32_t
)0x00010000

	)

4244 
	#FSMC_BTR1_BUSTURN_1
 ((
ut32_t
)0x00020000

	)

4245 
	#FSMC_BTR1_BUSTURN_2
 ((
ut32_t
)0x00040000

	)

4246 
	#FSMC_BTR1_BUSTURN_3
 ((
ut32_t
)0x00080000

	)

4248 
	#FSMC_BTR1_CLKDIV
 ((
ut32_t
)0x00F00000

	)

4249 
	#FSMC_BTR1_CLKDIV_0
 ((
ut32_t
)0x00100000

	)

4250 
	#FSMC_BTR1_CLKDIV_1
 ((
ut32_t
)0x00200000

	)

4251 
	#FSMC_BTR1_CLKDIV_2
 ((
ut32_t
)0x00400000

	)

4252 
	#FSMC_BTR1_CLKDIV_3
 ((
ut32_t
)0x00800000

	)

4254 
	#FSMC_BTR1_DATLAT
 ((
ut32_t
)0x0F000000

	)

4255 
	#FSMC_BTR1_DATLAT_0
 ((
ut32_t
)0x01000000

	)

4256 
	#FSMC_BTR1_DATLAT_1
 ((
ut32_t
)0x02000000

	)

4257 
	#FSMC_BTR1_DATLAT_2
 ((
ut32_t
)0x04000000

	)

4258 
	#FSMC_BTR1_DATLAT_3
 ((
ut32_t
)0x08000000

	)

4260 
	#FSMC_BTR1_ACCMOD
 ((
ut32_t
)0x30000000

	)

4261 
	#FSMC_BTR1_ACCMOD_0
 ((
ut32_t
)0x10000000

	)

4262 
	#FSMC_BTR1_ACCMOD_1
 ((
ut32_t
)0x20000000

	)

4265 
	#FSMC_BTR2_ADDSET
 ((
ut32_t
)0x0000000F

	)

4266 
	#FSMC_BTR2_ADDSET_0
 ((
ut32_t
)0x00000001

	)

4267 
	#FSMC_BTR2_ADDSET_1
 ((
ut32_t
)0x00000002

	)

4268 
	#FSMC_BTR2_ADDSET_2
 ((
ut32_t
)0x00000004

	)

4269 
	#FSMC_BTR2_ADDSET_3
 ((
ut32_t
)0x00000008

	)

4271 
	#FSMC_BTR2_ADDHLD
 ((
ut32_t
)0x000000F0

	)

4272 
	#FSMC_BTR2_ADDHLD_0
 ((
ut32_t
)0x00000010

	)

4273 
	#FSMC_BTR2_ADDHLD_1
 ((
ut32_t
)0x00000020

	)

4274 
	#FSMC_BTR2_ADDHLD_2
 ((
ut32_t
)0x00000040

	)

4275 
	#FSMC_BTR2_ADDHLD_3
 ((
ut32_t
)0x00000080

	)

4277 
	#FSMC_BTR2_DATAST
 ((
ut32_t
)0x0000FF00

	)

4278 
	#FSMC_BTR2_DATAST_0
 ((
ut32_t
)0x00000100

	)

4279 
	#FSMC_BTR2_DATAST_1
 ((
ut32_t
)0x00000200

	)

4280 
	#FSMC_BTR2_DATAST_2
 ((
ut32_t
)0x00000400

	)

4281 
	#FSMC_BTR2_DATAST_3
 ((
ut32_t
)0x00000800

	)

4283 
	#FSMC_BTR2_BUSTURN
 ((
ut32_t
)0x000F0000

	)

4284 
	#FSMC_BTR2_BUSTURN_0
 ((
ut32_t
)0x00010000

	)

4285 
	#FSMC_BTR2_BUSTURN_1
 ((
ut32_t
)0x00020000

	)

4286 
	#FSMC_BTR2_BUSTURN_2
 ((
ut32_t
)0x00040000

	)

4287 
	#FSMC_BTR2_BUSTURN_3
 ((
ut32_t
)0x00080000

	)

4289 
	#FSMC_BTR2_CLKDIV
 ((
ut32_t
)0x00F00000

	)

4290 
	#FSMC_BTR2_CLKDIV_0
 ((
ut32_t
)0x00100000

	)

4291 
	#FSMC_BTR2_CLKDIV_1
 ((
ut32_t
)0x00200000

	)

4292 
	#FSMC_BTR2_CLKDIV_2
 ((
ut32_t
)0x00400000

	)

4293 
	#FSMC_BTR2_CLKDIV_3
 ((
ut32_t
)0x00800000

	)

4295 
	#FSMC_BTR2_DATLAT
 ((
ut32_t
)0x0F000000

	)

4296 
	#FSMC_BTR2_DATLAT_0
 ((
ut32_t
)0x01000000

	)

4297 
	#FSMC_BTR2_DATLAT_1
 ((
ut32_t
)0x02000000

	)

4298 
	#FSMC_BTR2_DATLAT_2
 ((
ut32_t
)0x04000000

	)

4299 
	#FSMC_BTR2_DATLAT_3
 ((
ut32_t
)0x08000000

	)

4301 
	#FSMC_BTR2_ACCMOD
 ((
ut32_t
)0x30000000

	)

4302 
	#FSMC_BTR2_ACCMOD_0
 ((
ut32_t
)0x10000000

	)

4303 
	#FSMC_BTR2_ACCMOD_1
 ((
ut32_t
)0x20000000

	)

4306 
	#FSMC_BTR3_ADDSET
 ((
ut32_t
)0x0000000F

	)

4307 
	#FSMC_BTR3_ADDSET_0
 ((
ut32_t
)0x00000001

	)

4308 
	#FSMC_BTR3_ADDSET_1
 ((
ut32_t
)0x00000002

	)

4309 
	#FSMC_BTR3_ADDSET_2
 ((
ut32_t
)0x00000004

	)

4310 
	#FSMC_BTR3_ADDSET_3
 ((
ut32_t
)0x00000008

	)

4312 
	#FSMC_BTR3_ADDHLD
 ((
ut32_t
)0x000000F0

	)

4313 
	#FSMC_BTR3_ADDHLD_0
 ((
ut32_t
)0x00000010

	)

4314 
	#FSMC_BTR3_ADDHLD_1
 ((
ut32_t
)0x00000020

	)

4315 
	#FSMC_BTR3_ADDHLD_2
 ((
ut32_t
)0x00000040

	)

4316 
	#FSMC_BTR3_ADDHLD_3
 ((
ut32_t
)0x00000080

	)

4318 
	#FSMC_BTR3_DATAST
 ((
ut32_t
)0x0000FF00

	)

4319 
	#FSMC_BTR3_DATAST_0
 ((
ut32_t
)0x00000100

	)

4320 
	#FSMC_BTR3_DATAST_1
 ((
ut32_t
)0x00000200

	)

4321 
	#FSMC_BTR3_DATAST_2
 ((
ut32_t
)0x00000400

	)

4322 
	#FSMC_BTR3_DATAST_3
 ((
ut32_t
)0x00000800

	)

4324 
	#FSMC_BTR3_BUSTURN
 ((
ut32_t
)0x000F0000

	)

4325 
	#FSMC_BTR3_BUSTURN_0
 ((
ut32_t
)0x00010000

	)

4326 
	#FSMC_BTR3_BUSTURN_1
 ((
ut32_t
)0x00020000

	)

4327 
	#FSMC_BTR3_BUSTURN_2
 ((
ut32_t
)0x00040000

	)

4328 
	#FSMC_BTR3_BUSTURN_3
 ((
ut32_t
)0x00080000

	)

4330 
	#FSMC_BTR3_CLKDIV
 ((
ut32_t
)0x00F00000

	)

4331 
	#FSMC_BTR3_CLKDIV_0
 ((
ut32_t
)0x00100000

	)

4332 
	#FSMC_BTR3_CLKDIV_1
 ((
ut32_t
)0x00200000

	)

4333 
	#FSMC_BTR3_CLKDIV_2
 ((
ut32_t
)0x00400000

	)

4334 
	#FSMC_BTR3_CLKDIV_3
 ((
ut32_t
)0x00800000

	)

4336 
	#FSMC_BTR3_DATLAT
 ((
ut32_t
)0x0F000000

	)

4337 
	#FSMC_BTR3_DATLAT_0
 ((
ut32_t
)0x01000000

	)

4338 
	#FSMC_BTR3_DATLAT_1
 ((
ut32_t
)0x02000000

	)

4339 
	#FSMC_BTR3_DATLAT_2
 ((
ut32_t
)0x04000000

	)

4340 
	#FSMC_BTR3_DATLAT_3
 ((
ut32_t
)0x08000000

	)

4342 
	#FSMC_BTR3_ACCMOD
 ((
ut32_t
)0x30000000

	)

4343 
	#FSMC_BTR3_ACCMOD_0
 ((
ut32_t
)0x10000000

	)

4344 
	#FSMC_BTR3_ACCMOD_1
 ((
ut32_t
)0x20000000

	)

4347 
	#FSMC_BTR4_ADDSET
 ((
ut32_t
)0x0000000F

	)

4348 
	#FSMC_BTR4_ADDSET_0
 ((
ut32_t
)0x00000001

	)

4349 
	#FSMC_BTR4_ADDSET_1
 ((
ut32_t
)0x00000002

	)

4350 
	#FSMC_BTR4_ADDSET_2
 ((
ut32_t
)0x00000004

	)

4351 
	#FSMC_BTR4_ADDSET_3
 ((
ut32_t
)0x00000008

	)

4353 
	#FSMC_BTR4_ADDHLD
 ((
ut32_t
)0x000000F0

	)

4354 
	#FSMC_BTR4_ADDHLD_0
 ((
ut32_t
)0x00000010

	)

4355 
	#FSMC_BTR4_ADDHLD_1
 ((
ut32_t
)0x00000020

	)

4356 
	#FSMC_BTR4_ADDHLD_2
 ((
ut32_t
)0x00000040

	)

4357 
	#FSMC_BTR4_ADDHLD_3
 ((
ut32_t
)0x00000080

	)

4359 
	#FSMC_BTR4_DATAST
 ((
ut32_t
)0x0000FF00

	)

4360 
	#FSMC_BTR4_DATAST_0
 ((
ut32_t
)0x00000100

	)

4361 
	#FSMC_BTR4_DATAST_1
 ((
ut32_t
)0x00000200

	)

4362 
	#FSMC_BTR4_DATAST_2
 ((
ut32_t
)0x00000400

	)

4363 
	#FSMC_BTR4_DATAST_3
 ((
ut32_t
)0x00000800

	)

4365 
	#FSMC_BTR4_BUSTURN
 ((
ut32_t
)0x000F0000

	)

4366 
	#FSMC_BTR4_BUSTURN_0
 ((
ut32_t
)0x00010000

	)

4367 
	#FSMC_BTR4_BUSTURN_1
 ((
ut32_t
)0x00020000

	)

4368 
	#FSMC_BTR4_BUSTURN_2
 ((
ut32_t
)0x00040000

	)

4369 
	#FSMC_BTR4_BUSTURN_3
 ((
ut32_t
)0x00080000

	)

4371 
	#FSMC_BTR4_CLKDIV
 ((
ut32_t
)0x00F00000

	)

4372 
	#FSMC_BTR4_CLKDIV_0
 ((
ut32_t
)0x00100000

	)

4373 
	#FSMC_BTR4_CLKDIV_1
 ((
ut32_t
)0x00200000

	)

4374 
	#FSMC_BTR4_CLKDIV_2
 ((
ut32_t
)0x00400000

	)

4375 
	#FSMC_BTR4_CLKDIV_3
 ((
ut32_t
)0x00800000

	)

4377 
	#FSMC_BTR4_DATLAT
 ((
ut32_t
)0x0F000000

	)

4378 
	#FSMC_BTR4_DATLAT_0
 ((
ut32_t
)0x01000000

	)

4379 
	#FSMC_BTR4_DATLAT_1
 ((
ut32_t
)0x02000000

	)

4380 
	#FSMC_BTR4_DATLAT_2
 ((
ut32_t
)0x04000000

	)

4381 
	#FSMC_BTR4_DATLAT_3
 ((
ut32_t
)0x08000000

	)

4383 
	#FSMC_BTR4_ACCMOD
 ((
ut32_t
)0x30000000

	)

4384 
	#FSMC_BTR4_ACCMOD_0
 ((
ut32_t
)0x10000000

	)

4385 
	#FSMC_BTR4_ACCMOD_1
 ((
ut32_t
)0x20000000

	)

4388 
	#FSMC_BWTR1_ADDSET
 ((
ut32_t
)0x0000000F

	)

4389 
	#FSMC_BWTR1_ADDSET_0
 ((
ut32_t
)0x00000001

	)

4390 
	#FSMC_BWTR1_ADDSET_1
 ((
ut32_t
)0x00000002

	)

4391 
	#FSMC_BWTR1_ADDSET_2
 ((
ut32_t
)0x00000004

	)

4392 
	#FSMC_BWTR1_ADDSET_3
 ((
ut32_t
)0x00000008

	)

4394 
	#FSMC_BWTR1_ADDHLD
 ((
ut32_t
)0x000000F0

	)

4395 
	#FSMC_BWTR1_ADDHLD_0
 ((
ut32_t
)0x00000010

	)

4396 
	#FSMC_BWTR1_ADDHLD_1
 ((
ut32_t
)0x00000020

	)

4397 
	#FSMC_BWTR1_ADDHLD_2
 ((
ut32_t
)0x00000040

	)

4398 
	#FSMC_BWTR1_ADDHLD_3
 ((
ut32_t
)0x00000080

	)

4400 
	#FSMC_BWTR1_DATAST
 ((
ut32_t
)0x0000FF00

	)

4401 
	#FSMC_BWTR1_DATAST_0
 ((
ut32_t
)0x00000100

	)

4402 
	#FSMC_BWTR1_DATAST_1
 ((
ut32_t
)0x00000200

	)

4403 
	#FSMC_BWTR1_DATAST_2
 ((
ut32_t
)0x00000400

	)

4404 
	#FSMC_BWTR1_DATAST_3
 ((
ut32_t
)0x00000800

	)

4406 
	#FSMC_BWTR1_CLKDIV
 ((
ut32_t
)0x00F00000

	)

4407 
	#FSMC_BWTR1_CLKDIV_0
 ((
ut32_t
)0x00100000

	)

4408 
	#FSMC_BWTR1_CLKDIV_1
 ((
ut32_t
)0x00200000

	)

4409 
	#FSMC_BWTR1_CLKDIV_2
 ((
ut32_t
)0x00400000

	)

4410 
	#FSMC_BWTR1_CLKDIV_3
 ((
ut32_t
)0x00800000

	)

4412 
	#FSMC_BWTR1_DATLAT
 ((
ut32_t
)0x0F000000

	)

4413 
	#FSMC_BWTR1_DATLAT_0
 ((
ut32_t
)0x01000000

	)

4414 
	#FSMC_BWTR1_DATLAT_1
 ((
ut32_t
)0x02000000

	)

4415 
	#FSMC_BWTR1_DATLAT_2
 ((
ut32_t
)0x04000000

	)

4416 
	#FSMC_BWTR1_DATLAT_3
 ((
ut32_t
)0x08000000

	)

4418 
	#FSMC_BWTR1_ACCMOD
 ((
ut32_t
)0x30000000

	)

4419 
	#FSMC_BWTR1_ACCMOD_0
 ((
ut32_t
)0x10000000

	)

4420 
	#FSMC_BWTR1_ACCMOD_1
 ((
ut32_t
)0x20000000

	)

4423 
	#FSMC_BWTR2_ADDSET
 ((
ut32_t
)0x0000000F

	)

4424 
	#FSMC_BWTR2_ADDSET_0
 ((
ut32_t
)0x00000001

	)

4425 
	#FSMC_BWTR2_ADDSET_1
 ((
ut32_t
)0x00000002

	)

4426 
	#FSMC_BWTR2_ADDSET_2
 ((
ut32_t
)0x00000004

	)

4427 
	#FSMC_BWTR2_ADDSET_3
 ((
ut32_t
)0x00000008

	)

4429 
	#FSMC_BWTR2_ADDHLD
 ((
ut32_t
)0x000000F0

	)

4430 
	#FSMC_BWTR2_ADDHLD_0
 ((
ut32_t
)0x00000010

	)

4431 
	#FSMC_BWTR2_ADDHLD_1
 ((
ut32_t
)0x00000020

	)

4432 
	#FSMC_BWTR2_ADDHLD_2
 ((
ut32_t
)0x00000040

	)

4433 
	#FSMC_BWTR2_ADDHLD_3
 ((
ut32_t
)0x00000080

	)

4435 
	#FSMC_BWTR2_DATAST
 ((
ut32_t
)0x0000FF00

	)

4436 
	#FSMC_BWTR2_DATAST_0
 ((
ut32_t
)0x00000100

	)

4437 
	#FSMC_BWTR2_DATAST_1
 ((
ut32_t
)0x00000200

	)

4438 
	#FSMC_BWTR2_DATAST_2
 ((
ut32_t
)0x00000400

	)

4439 
	#FSMC_BWTR2_DATAST_3
 ((
ut32_t
)0x00000800

	)

4441 
	#FSMC_BWTR2_CLKDIV
 ((
ut32_t
)0x00F00000

	)

4442 
	#FSMC_BWTR2_CLKDIV_0
 ((
ut32_t
)0x00100000

	)

4443 
	#FSMC_BWTR2_CLKDIV_1
 ((
ut32_t
)0x00200000

	)

4444 
	#FSMC_BWTR2_CLKDIV_2
 ((
ut32_t
)0x00400000

	)

4445 
	#FSMC_BWTR2_CLKDIV_3
 ((
ut32_t
)0x00800000

	)

4447 
	#FSMC_BWTR2_DATLAT
 ((
ut32_t
)0x0F000000

	)

4448 
	#FSMC_BWTR2_DATLAT_0
 ((
ut32_t
)0x01000000

	)

4449 
	#FSMC_BWTR2_DATLAT_1
 ((
ut32_t
)0x02000000

	)

4450 
	#FSMC_BWTR2_DATLAT_2
 ((
ut32_t
)0x04000000

	)

4451 
	#FSMC_BWTR2_DATLAT_3
 ((
ut32_t
)0x08000000

	)

4453 
	#FSMC_BWTR2_ACCMOD
 ((
ut32_t
)0x30000000

	)

4454 
	#FSMC_BWTR2_ACCMOD_0
 ((
ut32_t
)0x10000000

	)

4455 
	#FSMC_BWTR2_ACCMOD_1
 ((
ut32_t
)0x20000000

	)

4458 
	#FSMC_BWTR3_ADDSET
 ((
ut32_t
)0x0000000F

	)

4459 
	#FSMC_BWTR3_ADDSET_0
 ((
ut32_t
)0x00000001

	)

4460 
	#FSMC_BWTR3_ADDSET_1
 ((
ut32_t
)0x00000002

	)

4461 
	#FSMC_BWTR3_ADDSET_2
 ((
ut32_t
)0x00000004

	)

4462 
	#FSMC_BWTR3_ADDSET_3
 ((
ut32_t
)0x00000008

	)

4464 
	#FSMC_BWTR3_ADDHLD
 ((
ut32_t
)0x000000F0

	)

4465 
	#FSMC_BWTR3_ADDHLD_0
 ((
ut32_t
)0x00000010

	)

4466 
	#FSMC_BWTR3_ADDHLD_1
 ((
ut32_t
)0x00000020

	)

4467 
	#FSMC_BWTR3_ADDHLD_2
 ((
ut32_t
)0x00000040

	)

4468 
	#FSMC_BWTR3_ADDHLD_3
 ((
ut32_t
)0x00000080

	)

4470 
	#FSMC_BWTR3_DATAST
 ((
ut32_t
)0x0000FF00

	)

4471 
	#FSMC_BWTR3_DATAST_0
 ((
ut32_t
)0x00000100

	)

4472 
	#FSMC_BWTR3_DATAST_1
 ((
ut32_t
)0x00000200

	)

4473 
	#FSMC_BWTR3_DATAST_2
 ((
ut32_t
)0x00000400

	)

4474 
	#FSMC_BWTR3_DATAST_3
 ((
ut32_t
)0x00000800

	)

4476 
	#FSMC_BWTR3_CLKDIV
 ((
ut32_t
)0x00F00000

	)

4477 
	#FSMC_BWTR3_CLKDIV_0
 ((
ut32_t
)0x00100000

	)

4478 
	#FSMC_BWTR3_CLKDIV_1
 ((
ut32_t
)0x00200000

	)

4479 
	#FSMC_BWTR3_CLKDIV_2
 ((
ut32_t
)0x00400000

	)

4480 
	#FSMC_BWTR3_CLKDIV_3
 ((
ut32_t
)0x00800000

	)

4482 
	#FSMC_BWTR3_DATLAT
 ((
ut32_t
)0x0F000000

	)

4483 
	#FSMC_BWTR3_DATLAT_0
 ((
ut32_t
)0x01000000

	)

4484 
	#FSMC_BWTR3_DATLAT_1
 ((
ut32_t
)0x02000000

	)

4485 
	#FSMC_BWTR3_DATLAT_2
 ((
ut32_t
)0x04000000

	)

4486 
	#FSMC_BWTR3_DATLAT_3
 ((
ut32_t
)0x08000000

	)

4488 
	#FSMC_BWTR3_ACCMOD
 ((
ut32_t
)0x30000000

	)

4489 
	#FSMC_BWTR3_ACCMOD_0
 ((
ut32_t
)0x10000000

	)

4490 
	#FSMC_BWTR3_ACCMOD_1
 ((
ut32_t
)0x20000000

	)

4493 
	#FSMC_BWTR4_ADDSET
 ((
ut32_t
)0x0000000F

	)

4494 
	#FSMC_BWTR4_ADDSET_0
 ((
ut32_t
)0x00000001

	)

4495 
	#FSMC_BWTR4_ADDSET_1
 ((
ut32_t
)0x00000002

	)

4496 
	#FSMC_BWTR4_ADDSET_2
 ((
ut32_t
)0x00000004

	)

4497 
	#FSMC_BWTR4_ADDSET_3
 ((
ut32_t
)0x00000008

	)

4499 
	#FSMC_BWTR4_ADDHLD
 ((
ut32_t
)0x000000F0

	)

4500 
	#FSMC_BWTR4_ADDHLD_0
 ((
ut32_t
)0x00000010

	)

4501 
	#FSMC_BWTR4_ADDHLD_1
 ((
ut32_t
)0x00000020

	)

4502 
	#FSMC_BWTR4_ADDHLD_2
 ((
ut32_t
)0x00000040

	)

4503 
	#FSMC_BWTR4_ADDHLD_3
 ((
ut32_t
)0x00000080

	)

4505 
	#FSMC_BWTR4_DATAST
 ((
ut32_t
)0x0000FF00

	)

4506 
	#FSMC_BWTR4_DATAST_0
 ((
ut32_t
)0x00000100

	)

4507 
	#FSMC_BWTR4_DATAST_1
 ((
ut32_t
)0x00000200

	)

4508 
	#FSMC_BWTR4_DATAST_2
 ((
ut32_t
)0x00000400

	)

4509 
	#FSMC_BWTR4_DATAST_3
 ((
ut32_t
)0x00000800

	)

4511 
	#FSMC_BWTR4_CLKDIV
 ((
ut32_t
)0x00F00000

	)

4512 
	#FSMC_BWTR4_CLKDIV_0
 ((
ut32_t
)0x00100000

	)

4513 
	#FSMC_BWTR4_CLKDIV_1
 ((
ut32_t
)0x00200000

	)

4514 
	#FSMC_BWTR4_CLKDIV_2
 ((
ut32_t
)0x00400000

	)

4515 
	#FSMC_BWTR4_CLKDIV_3
 ((
ut32_t
)0x00800000

	)

4517 
	#FSMC_BWTR4_DATLAT
 ((
ut32_t
)0x0F000000

	)

4518 
	#FSMC_BWTR4_DATLAT_0
 ((
ut32_t
)0x01000000

	)

4519 
	#FSMC_BWTR4_DATLAT_1
 ((
ut32_t
)0x02000000

	)

4520 
	#FSMC_BWTR4_DATLAT_2
 ((
ut32_t
)0x04000000

	)

4521 
	#FSMC_BWTR4_DATLAT_3
 ((
ut32_t
)0x08000000

	)

4523 
	#FSMC_BWTR4_ACCMOD
 ((
ut32_t
)0x30000000

	)

4524 
	#FSMC_BWTR4_ACCMOD_0
 ((
ut32_t
)0x10000000

	)

4525 
	#FSMC_BWTR4_ACCMOD_1
 ((
ut32_t
)0x20000000

	)

4528 
	#FSMC_PCR2_PWAITEN
 ((
ut32_t
)0x00000002

	)

4529 
	#FSMC_PCR2_PBKEN
 ((
ut32_t
)0x00000004

	)

4530 
	#FSMC_PCR2_PTYP
 ((
ut32_t
)0x00000008

	)

4532 
	#FSMC_PCR2_PWID
 ((
ut32_t
)0x00000030

	)

4533 
	#FSMC_PCR2_PWID_0
 ((
ut32_t
)0x00000010

	)

4534 
	#FSMC_PCR2_PWID_1
 ((
ut32_t
)0x00000020

	)

4536 
	#FSMC_PCR2_ECCEN
 ((
ut32_t
)0x00000040

	)

4538 
	#FSMC_PCR2_TCLR
 ((
ut32_t
)0x00001E00

	)

4539 
	#FSMC_PCR2_TCLR_0
 ((
ut32_t
)0x00000200

	)

4540 
	#FSMC_PCR2_TCLR_1
 ((
ut32_t
)0x00000400

	)

4541 
	#FSMC_PCR2_TCLR_2
 ((
ut32_t
)0x00000800

	)

4542 
	#FSMC_PCR2_TCLR_3
 ((
ut32_t
)0x00001000

	)

4544 
	#FSMC_PCR2_TAR
 ((
ut32_t
)0x0001E000

	)

4545 
	#FSMC_PCR2_TAR_0
 ((
ut32_t
)0x00002000

	)

4546 
	#FSMC_PCR2_TAR_1
 ((
ut32_t
)0x00004000

	)

4547 
	#FSMC_PCR2_TAR_2
 ((
ut32_t
)0x00008000

	)

4548 
	#FSMC_PCR2_TAR_3
 ((
ut32_t
)0x00010000

	)

4550 
	#FSMC_PCR2_ECCPS
 ((
ut32_t
)0x000E0000

	)

4551 
	#FSMC_PCR2_ECCPS_0
 ((
ut32_t
)0x00020000

	)

4552 
	#FSMC_PCR2_ECCPS_1
 ((
ut32_t
)0x00040000

	)

4553 
	#FSMC_PCR2_ECCPS_2
 ((
ut32_t
)0x00080000

	)

4556 
	#FSMC_PCR3_PWAITEN
 ((
ut32_t
)0x00000002

	)

4557 
	#FSMC_PCR3_PBKEN
 ((
ut32_t
)0x00000004

	)

4558 
	#FSMC_PCR3_PTYP
 ((
ut32_t
)0x00000008

	)

4560 
	#FSMC_PCR3_PWID
 ((
ut32_t
)0x00000030

	)

4561 
	#FSMC_PCR3_PWID_0
 ((
ut32_t
)0x00000010

	)

4562 
	#FSMC_PCR3_PWID_1
 ((
ut32_t
)0x00000020

	)

4564 
	#FSMC_PCR3_ECCEN
 ((
ut32_t
)0x00000040

	)

4566 
	#FSMC_PCR3_TCLR
 ((
ut32_t
)0x00001E00

	)

4567 
	#FSMC_PCR3_TCLR_0
 ((
ut32_t
)0x00000200

	)

4568 
	#FSMC_PCR3_TCLR_1
 ((
ut32_t
)0x00000400

	)

4569 
	#FSMC_PCR3_TCLR_2
 ((
ut32_t
)0x00000800

	)

4570 
	#FSMC_PCR3_TCLR_3
 ((
ut32_t
)0x00001000

	)

4572 
	#FSMC_PCR3_TAR
 ((
ut32_t
)0x0001E000

	)

4573 
	#FSMC_PCR3_TAR_0
 ((
ut32_t
)0x00002000

	)

4574 
	#FSMC_PCR3_TAR_1
 ((
ut32_t
)0x00004000

	)

4575 
	#FSMC_PCR3_TAR_2
 ((
ut32_t
)0x00008000

	)

4576 
	#FSMC_PCR3_TAR_3
 ((
ut32_t
)0x00010000

	)

4578 
	#FSMC_PCR3_ECCPS
 ((
ut32_t
)0x000E0000

	)

4579 
	#FSMC_PCR3_ECCPS_0
 ((
ut32_t
)0x00020000

	)

4580 
	#FSMC_PCR3_ECCPS_1
 ((
ut32_t
)0x00040000

	)

4581 
	#FSMC_PCR3_ECCPS_2
 ((
ut32_t
)0x00080000

	)

4584 
	#FSMC_PCR4_PWAITEN
 ((
ut32_t
)0x00000002

	)

4585 
	#FSMC_PCR4_PBKEN
 ((
ut32_t
)0x00000004

	)

4586 
	#FSMC_PCR4_PTYP
 ((
ut32_t
)0x00000008

	)

4588 
	#FSMC_PCR4_PWID
 ((
ut32_t
)0x00000030

	)

4589 
	#FSMC_PCR4_PWID_0
 ((
ut32_t
)0x00000010

	)

4590 
	#FSMC_PCR4_PWID_1
 ((
ut32_t
)0x00000020

	)

4592 
	#FSMC_PCR4_ECCEN
 ((
ut32_t
)0x00000040

	)

4594 
	#FSMC_PCR4_TCLR
 ((
ut32_t
)0x00001E00

	)

4595 
	#FSMC_PCR4_TCLR_0
 ((
ut32_t
)0x00000200

	)

4596 
	#FSMC_PCR4_TCLR_1
 ((
ut32_t
)0x00000400

	)

4597 
	#FSMC_PCR4_TCLR_2
 ((
ut32_t
)0x00000800

	)

4598 
	#FSMC_PCR4_TCLR_3
 ((
ut32_t
)0x00001000

	)

4600 
	#FSMC_PCR4_TAR
 ((
ut32_t
)0x0001E000

	)

4601 
	#FSMC_PCR4_TAR_0
 ((
ut32_t
)0x00002000

	)

4602 
	#FSMC_PCR4_TAR_1
 ((
ut32_t
)0x00004000

	)

4603 
	#FSMC_PCR4_TAR_2
 ((
ut32_t
)0x00008000

	)

4604 
	#FSMC_PCR4_TAR_3
 ((
ut32_t
)0x00010000

	)

4606 
	#FSMC_PCR4_ECCPS
 ((
ut32_t
)0x000E0000

	)

4607 
	#FSMC_PCR4_ECCPS_0
 ((
ut32_t
)0x00020000

	)

4608 
	#FSMC_PCR4_ECCPS_1
 ((
ut32_t
)0x00040000

	)

4609 
	#FSMC_PCR4_ECCPS_2
 ((
ut32_t
)0x00080000

	)

4612 
	#FSMC_SR2_IRS
 ((
ut8_t
)0x01

	)

4613 
	#FSMC_SR2_ILS
 ((
ut8_t
)0x02

	)

4614 
	#FSMC_SR2_IFS
 ((
ut8_t
)0x04

	)

4615 
	#FSMC_SR2_IREN
 ((
ut8_t
)0x08

	)

4616 
	#FSMC_SR2_ILEN
 ((
ut8_t
)0x10

	)

4617 
	#FSMC_SR2_IFEN
 ((
ut8_t
)0x20

	)

4618 
	#FSMC_SR2_FEMPT
 ((
ut8_t
)0x40

	)

4621 
	#FSMC_SR3_IRS
 ((
ut8_t
)0x01

	)

4622 
	#FSMC_SR3_ILS
 ((
ut8_t
)0x02

	)

4623 
	#FSMC_SR3_IFS
 ((
ut8_t
)0x04

	)

4624 
	#FSMC_SR3_IREN
 ((
ut8_t
)0x08

	)

4625 
	#FSMC_SR3_ILEN
 ((
ut8_t
)0x10

	)

4626 
	#FSMC_SR3_IFEN
 ((
ut8_t
)0x20

	)

4627 
	#FSMC_SR3_FEMPT
 ((
ut8_t
)0x40

	)

4630 
	#FSMC_SR4_IRS
 ((
ut8_t
)0x01

	)

4631 
	#FSMC_SR4_ILS
 ((
ut8_t
)0x02

	)

4632 
	#FSMC_SR4_IFS
 ((
ut8_t
)0x04

	)

4633 
	#FSMC_SR4_IREN
 ((
ut8_t
)0x08

	)

4634 
	#FSMC_SR4_ILEN
 ((
ut8_t
)0x10

	)

4635 
	#FSMC_SR4_IFEN
 ((
ut8_t
)0x20

	)

4636 
	#FSMC_SR4_FEMPT
 ((
ut8_t
)0x40

	)

4639 
	#FSMC_PMEM2_MEMSET2
 ((
ut32_t
)0x000000FF

	)

4640 
	#FSMC_PMEM2_MEMSET2_0
 ((
ut32_t
)0x00000001

	)

4641 
	#FSMC_PMEM2_MEMSET2_1
 ((
ut32_t
)0x00000002

	)

4642 
	#FSMC_PMEM2_MEMSET2_2
 ((
ut32_t
)0x00000004

	)

4643 
	#FSMC_PMEM2_MEMSET2_3
 ((
ut32_t
)0x00000008

	)

4644 
	#FSMC_PMEM2_MEMSET2_4
 ((
ut32_t
)0x00000010

	)

4645 
	#FSMC_PMEM2_MEMSET2_5
 ((
ut32_t
)0x00000020

	)

4646 
	#FSMC_PMEM2_MEMSET2_6
 ((
ut32_t
)0x00000040

	)

4647 
	#FSMC_PMEM2_MEMSET2_7
 ((
ut32_t
)0x00000080

	)

4649 
	#FSMC_PMEM2_MEMWAIT2
 ((
ut32_t
)0x0000FF00

	)

4650 
	#FSMC_PMEM2_MEMWAIT2_0
 ((
ut32_t
)0x00000100

	)

4651 
	#FSMC_PMEM2_MEMWAIT2_1
 ((
ut32_t
)0x00000200

	)

4652 
	#FSMC_PMEM2_MEMWAIT2_2
 ((
ut32_t
)0x00000400

	)

4653 
	#FSMC_PMEM2_MEMWAIT2_3
 ((
ut32_t
)0x00000800

	)

4654 
	#FSMC_PMEM2_MEMWAIT2_4
 ((
ut32_t
)0x00001000

	)

4655 
	#FSMC_PMEM2_MEMWAIT2_5
 ((
ut32_t
)0x00002000

	)

4656 
	#FSMC_PMEM2_MEMWAIT2_6
 ((
ut32_t
)0x00004000

	)

4657 
	#FSMC_PMEM2_MEMWAIT2_7
 ((
ut32_t
)0x00008000

	)

4659 
	#FSMC_PMEM2_MEMHOLD2
 ((
ut32_t
)0x00FF0000

	)

4660 
	#FSMC_PMEM2_MEMHOLD2_0
 ((
ut32_t
)0x00010000

	)

4661 
	#FSMC_PMEM2_MEMHOLD2_1
 ((
ut32_t
)0x00020000

	)

4662 
	#FSMC_PMEM2_MEMHOLD2_2
 ((
ut32_t
)0x00040000

	)

4663 
	#FSMC_PMEM2_MEMHOLD2_3
 ((
ut32_t
)0x00080000

	)

4664 
	#FSMC_PMEM2_MEMHOLD2_4
 ((
ut32_t
)0x00100000

	)

4665 
	#FSMC_PMEM2_MEMHOLD2_5
 ((
ut32_t
)0x00200000

	)

4666 
	#FSMC_PMEM2_MEMHOLD2_6
 ((
ut32_t
)0x00400000

	)

4667 
	#FSMC_PMEM2_MEMHOLD2_7
 ((
ut32_t
)0x00800000

	)

4669 
	#FSMC_PMEM2_MEMHIZ2
 ((
ut32_t
)0xFF000000

	)

4670 
	#FSMC_PMEM2_MEMHIZ2_0
 ((
ut32_t
)0x01000000

	)

4671 
	#FSMC_PMEM2_MEMHIZ2_1
 ((
ut32_t
)0x02000000

	)

4672 
	#FSMC_PMEM2_MEMHIZ2_2
 ((
ut32_t
)0x04000000

	)

4673 
	#FSMC_PMEM2_MEMHIZ2_3
 ((
ut32_t
)0x08000000

	)

4674 
	#FSMC_PMEM2_MEMHIZ2_4
 ((
ut32_t
)0x10000000

	)

4675 
	#FSMC_PMEM2_MEMHIZ2_5
 ((
ut32_t
)0x20000000

	)

4676 
	#FSMC_PMEM2_MEMHIZ2_6
 ((
ut32_t
)0x40000000

	)

4677 
	#FSMC_PMEM2_MEMHIZ2_7
 ((
ut32_t
)0x80000000

	)

4680 
	#FSMC_PMEM3_MEMSET3
 ((
ut32_t
)0x000000FF

	)

4681 
	#FSMC_PMEM3_MEMSET3_0
 ((
ut32_t
)0x00000001

	)

4682 
	#FSMC_PMEM3_MEMSET3_1
 ((
ut32_t
)0x00000002

	)

4683 
	#FSMC_PMEM3_MEMSET3_2
 ((
ut32_t
)0x00000004

	)

4684 
	#FSMC_PMEM3_MEMSET3_3
 ((
ut32_t
)0x00000008

	)

4685 
	#FSMC_PMEM3_MEMSET3_4
 ((
ut32_t
)0x00000010

	)

4686 
	#FSMC_PMEM3_MEMSET3_5
 ((
ut32_t
)0x00000020

	)

4687 
	#FSMC_PMEM3_MEMSET3_6
 ((
ut32_t
)0x00000040

	)

4688 
	#FSMC_PMEM3_MEMSET3_7
 ((
ut32_t
)0x00000080

	)

4690 
	#FSMC_PMEM3_MEMWAIT3
 ((
ut32_t
)0x0000FF00

	)

4691 
	#FSMC_PMEM3_MEMWAIT3_0
 ((
ut32_t
)0x00000100

	)

4692 
	#FSMC_PMEM3_MEMWAIT3_1
 ((
ut32_t
)0x00000200

	)

4693 
	#FSMC_PMEM3_MEMWAIT3_2
 ((
ut32_t
)0x00000400

	)

4694 
	#FSMC_PMEM3_MEMWAIT3_3
 ((
ut32_t
)0x00000800

	)

4695 
	#FSMC_PMEM3_MEMWAIT3_4
 ((
ut32_t
)0x00001000

	)

4696 
	#FSMC_PMEM3_MEMWAIT3_5
 ((
ut32_t
)0x00002000

	)

4697 
	#FSMC_PMEM3_MEMWAIT3_6
 ((
ut32_t
)0x00004000

	)

4698 
	#FSMC_PMEM3_MEMWAIT3_7
 ((
ut32_t
)0x00008000

	)

4700 
	#FSMC_PMEM3_MEMHOLD3
 ((
ut32_t
)0x00FF0000

	)

4701 
	#FSMC_PMEM3_MEMHOLD3_0
 ((
ut32_t
)0x00010000

	)

4702 
	#FSMC_PMEM3_MEMHOLD3_1
 ((
ut32_t
)0x00020000

	)

4703 
	#FSMC_PMEM3_MEMHOLD3_2
 ((
ut32_t
)0x00040000

	)

4704 
	#FSMC_PMEM3_MEMHOLD3_3
 ((
ut32_t
)0x00080000

	)

4705 
	#FSMC_PMEM3_MEMHOLD3_4
 ((
ut32_t
)0x00100000

	)

4706 
	#FSMC_PMEM3_MEMHOLD3_5
 ((
ut32_t
)0x00200000

	)

4707 
	#FSMC_PMEM3_MEMHOLD3_6
 ((
ut32_t
)0x00400000

	)

4708 
	#FSMC_PMEM3_MEMHOLD3_7
 ((
ut32_t
)0x00800000

	)

4710 
	#FSMC_PMEM3_MEMHIZ3
 ((
ut32_t
)0xFF000000

	)

4711 
	#FSMC_PMEM3_MEMHIZ3_0
 ((
ut32_t
)0x01000000

	)

4712 
	#FSMC_PMEM3_MEMHIZ3_1
 ((
ut32_t
)0x02000000

	)

4713 
	#FSMC_PMEM3_MEMHIZ3_2
 ((
ut32_t
)0x04000000

	)

4714 
	#FSMC_PMEM3_MEMHIZ3_3
 ((
ut32_t
)0x08000000

	)

4715 
	#FSMC_PMEM3_MEMHIZ3_4
 ((
ut32_t
)0x10000000

	)

4716 
	#FSMC_PMEM3_MEMHIZ3_5
 ((
ut32_t
)0x20000000

	)

4717 
	#FSMC_PMEM3_MEMHIZ3_6
 ((
ut32_t
)0x40000000

	)

4718 
	#FSMC_PMEM3_MEMHIZ3_7
 ((
ut32_t
)0x80000000

	)

4721 
	#FSMC_PMEM4_MEMSET4
 ((
ut32_t
)0x000000FF

	)

4722 
	#FSMC_PMEM4_MEMSET4_0
 ((
ut32_t
)0x00000001

	)

4723 
	#FSMC_PMEM4_MEMSET4_1
 ((
ut32_t
)0x00000002

	)

4724 
	#FSMC_PMEM4_MEMSET4_2
 ((
ut32_t
)0x00000004

	)

4725 
	#FSMC_PMEM4_MEMSET4_3
 ((
ut32_t
)0x00000008

	)

4726 
	#FSMC_PMEM4_MEMSET4_4
 ((
ut32_t
)0x00000010

	)

4727 
	#FSMC_PMEM4_MEMSET4_5
 ((
ut32_t
)0x00000020

	)

4728 
	#FSMC_PMEM4_MEMSET4_6
 ((
ut32_t
)0x00000040

	)

4729 
	#FSMC_PMEM4_MEMSET4_7
 ((
ut32_t
)0x00000080

	)

4731 
	#FSMC_PMEM4_MEMWAIT4
 ((
ut32_t
)0x0000FF00

	)

4732 
	#FSMC_PMEM4_MEMWAIT4_0
 ((
ut32_t
)0x00000100

	)

4733 
	#FSMC_PMEM4_MEMWAIT4_1
 ((
ut32_t
)0x00000200

	)

4734 
	#FSMC_PMEM4_MEMWAIT4_2
 ((
ut32_t
)0x00000400

	)

4735 
	#FSMC_PMEM4_MEMWAIT4_3
 ((
ut32_t
)0x00000800

	)

4736 
	#FSMC_PMEM4_MEMWAIT4_4
 ((
ut32_t
)0x00001000

	)

4737 
	#FSMC_PMEM4_MEMWAIT4_5
 ((
ut32_t
)0x00002000

	)

4738 
	#FSMC_PMEM4_MEMWAIT4_6
 ((
ut32_t
)0x00004000

	)

4739 
	#FSMC_PMEM4_MEMWAIT4_7
 ((
ut32_t
)0x00008000

	)

4741 
	#FSMC_PMEM4_MEMHOLD4
 ((
ut32_t
)0x00FF0000

	)

4742 
	#FSMC_PMEM4_MEMHOLD4_0
 ((
ut32_t
)0x00010000

	)

4743 
	#FSMC_PMEM4_MEMHOLD4_1
 ((
ut32_t
)0x00020000

	)

4744 
	#FSMC_PMEM4_MEMHOLD4_2
 ((
ut32_t
)0x00040000

	)

4745 
	#FSMC_PMEM4_MEMHOLD4_3
 ((
ut32_t
)0x00080000

	)

4746 
	#FSMC_PMEM4_MEMHOLD4_4
 ((
ut32_t
)0x00100000

	)

4747 
	#FSMC_PMEM4_MEMHOLD4_5
 ((
ut32_t
)0x00200000

	)

4748 
	#FSMC_PMEM4_MEMHOLD4_6
 ((
ut32_t
)0x00400000

	)

4749 
	#FSMC_PMEM4_MEMHOLD4_7
 ((
ut32_t
)0x00800000

	)

4751 
	#FSMC_PMEM4_MEMHIZ4
 ((
ut32_t
)0xFF000000

	)

4752 
	#FSMC_PMEM4_MEMHIZ4_0
 ((
ut32_t
)0x01000000

	)

4753 
	#FSMC_PMEM4_MEMHIZ4_1
 ((
ut32_t
)0x02000000

	)

4754 
	#FSMC_PMEM4_MEMHIZ4_2
 ((
ut32_t
)0x04000000

	)

4755 
	#FSMC_PMEM4_MEMHIZ4_3
 ((
ut32_t
)0x08000000

	)

4756 
	#FSMC_PMEM4_MEMHIZ4_4
 ((
ut32_t
)0x10000000

	)

4757 
	#FSMC_PMEM4_MEMHIZ4_5
 ((
ut32_t
)0x20000000

	)

4758 
	#FSMC_PMEM4_MEMHIZ4_6
 ((
ut32_t
)0x40000000

	)

4759 
	#FSMC_PMEM4_MEMHIZ4_7
 ((
ut32_t
)0x80000000

	)

4762 
	#FSMC_PATT2_ATTSET2
 ((
ut32_t
)0x000000FF

	)

4763 
	#FSMC_PATT2_ATTSET2_0
 ((
ut32_t
)0x00000001

	)

4764 
	#FSMC_PATT2_ATTSET2_1
 ((
ut32_t
)0x00000002

	)

4765 
	#FSMC_PATT2_ATTSET2_2
 ((
ut32_t
)0x00000004

	)

4766 
	#FSMC_PATT2_ATTSET2_3
 ((
ut32_t
)0x00000008

	)

4767 
	#FSMC_PATT2_ATTSET2_4
 ((
ut32_t
)0x00000010

	)

4768 
	#FSMC_PATT2_ATTSET2_5
 ((
ut32_t
)0x00000020

	)

4769 
	#FSMC_PATT2_ATTSET2_6
 ((
ut32_t
)0x00000040

	)

4770 
	#FSMC_PATT2_ATTSET2_7
 ((
ut32_t
)0x00000080

	)

4772 
	#FSMC_PATT2_ATTWAIT2
 ((
ut32_t
)0x0000FF00

	)

4773 
	#FSMC_PATT2_ATTWAIT2_0
 ((
ut32_t
)0x00000100

	)

4774 
	#FSMC_PATT2_ATTWAIT2_1
 ((
ut32_t
)0x00000200

	)

4775 
	#FSMC_PATT2_ATTWAIT2_2
 ((
ut32_t
)0x00000400

	)

4776 
	#FSMC_PATT2_ATTWAIT2_3
 ((
ut32_t
)0x00000800

	)

4777 
	#FSMC_PATT2_ATTWAIT2_4
 ((
ut32_t
)0x00001000

	)

4778 
	#FSMC_PATT2_ATTWAIT2_5
 ((
ut32_t
)0x00002000

	)

4779 
	#FSMC_PATT2_ATTWAIT2_6
 ((
ut32_t
)0x00004000

	)

4780 
	#FSMC_PATT2_ATTWAIT2_7
 ((
ut32_t
)0x00008000

	)

4782 
	#FSMC_PATT2_ATTHOLD2
 ((
ut32_t
)0x00FF0000

	)

4783 
	#FSMC_PATT2_ATTHOLD2_0
 ((
ut32_t
)0x00010000

	)

4784 
	#FSMC_PATT2_ATTHOLD2_1
 ((
ut32_t
)0x00020000

	)

4785 
	#FSMC_PATT2_ATTHOLD2_2
 ((
ut32_t
)0x00040000

	)

4786 
	#FSMC_PATT2_ATTHOLD2_3
 ((
ut32_t
)0x00080000

	)

4787 
	#FSMC_PATT2_ATTHOLD2_4
 ((
ut32_t
)0x00100000

	)

4788 
	#FSMC_PATT2_ATTHOLD2_5
 ((
ut32_t
)0x00200000

	)

4789 
	#FSMC_PATT2_ATTHOLD2_6
 ((
ut32_t
)0x00400000

	)

4790 
	#FSMC_PATT2_ATTHOLD2_7
 ((
ut32_t
)0x00800000

	)

4792 
	#FSMC_PATT2_ATTHIZ2
 ((
ut32_t
)0xFF000000

	)

4793 
	#FSMC_PATT2_ATTHIZ2_0
 ((
ut32_t
)0x01000000

	)

4794 
	#FSMC_PATT2_ATTHIZ2_1
 ((
ut32_t
)0x02000000

	)

4795 
	#FSMC_PATT2_ATTHIZ2_2
 ((
ut32_t
)0x04000000

	)

4796 
	#FSMC_PATT2_ATTHIZ2_3
 ((
ut32_t
)0x08000000

	)

4797 
	#FSMC_PATT2_ATTHIZ2_4
 ((
ut32_t
)0x10000000

	)

4798 
	#FSMC_PATT2_ATTHIZ2_5
 ((
ut32_t
)0x20000000

	)

4799 
	#FSMC_PATT2_ATTHIZ2_6
 ((
ut32_t
)0x40000000

	)

4800 
	#FSMC_PATT2_ATTHIZ2_7
 ((
ut32_t
)0x80000000

	)

4803 
	#FSMC_PATT3_ATTSET3
 ((
ut32_t
)0x000000FF

	)

4804 
	#FSMC_PATT3_ATTSET3_0
 ((
ut32_t
)0x00000001

	)

4805 
	#FSMC_PATT3_ATTSET3_1
 ((
ut32_t
)0x00000002

	)

4806 
	#FSMC_PATT3_ATTSET3_2
 ((
ut32_t
)0x00000004

	)

4807 
	#FSMC_PATT3_ATTSET3_3
 ((
ut32_t
)0x00000008

	)

4808 
	#FSMC_PATT3_ATTSET3_4
 ((
ut32_t
)0x00000010

	)

4809 
	#FSMC_PATT3_ATTSET3_5
 ((
ut32_t
)0x00000020

	)

4810 
	#FSMC_PATT3_ATTSET3_6
 ((
ut32_t
)0x00000040

	)

4811 
	#FSMC_PATT3_ATTSET3_7
 ((
ut32_t
)0x00000080

	)

4813 
	#FSMC_PATT3_ATTWAIT3
 ((
ut32_t
)0x0000FF00

	)

4814 
	#FSMC_PATT3_ATTWAIT3_0
 ((
ut32_t
)0x00000100

	)

4815 
	#FSMC_PATT3_ATTWAIT3_1
 ((
ut32_t
)0x00000200

	)

4816 
	#FSMC_PATT3_ATTWAIT3_2
 ((
ut32_t
)0x00000400

	)

4817 
	#FSMC_PATT3_ATTWAIT3_3
 ((
ut32_t
)0x00000800

	)

4818 
	#FSMC_PATT3_ATTWAIT3_4
 ((
ut32_t
)0x00001000

	)

4819 
	#FSMC_PATT3_ATTWAIT3_5
 ((
ut32_t
)0x00002000

	)

4820 
	#FSMC_PATT3_ATTWAIT3_6
 ((
ut32_t
)0x00004000

	)

4821 
	#FSMC_PATT3_ATTWAIT3_7
 ((
ut32_t
)0x00008000

	)

4823 
	#FSMC_PATT3_ATTHOLD3
 ((
ut32_t
)0x00FF0000

	)

4824 
	#FSMC_PATT3_ATTHOLD3_0
 ((
ut32_t
)0x00010000

	)

4825 
	#FSMC_PATT3_ATTHOLD3_1
 ((
ut32_t
)0x00020000

	)

4826 
	#FSMC_PATT3_ATTHOLD3_2
 ((
ut32_t
)0x00040000

	)

4827 
	#FSMC_PATT3_ATTHOLD3_3
 ((
ut32_t
)0x00080000

	)

4828 
	#FSMC_PATT3_ATTHOLD3_4
 ((
ut32_t
)0x00100000

	)

4829 
	#FSMC_PATT3_ATTHOLD3_5
 ((
ut32_t
)0x00200000

	)

4830 
	#FSMC_PATT3_ATTHOLD3_6
 ((
ut32_t
)0x00400000

	)

4831 
	#FSMC_PATT3_ATTHOLD3_7
 ((
ut32_t
)0x00800000

	)

4833 
	#FSMC_PATT3_ATTHIZ3
 ((
ut32_t
)0xFF000000

	)

4834 
	#FSMC_PATT3_ATTHIZ3_0
 ((
ut32_t
)0x01000000

	)

4835 
	#FSMC_PATT3_ATTHIZ3_1
 ((
ut32_t
)0x02000000

	)

4836 
	#FSMC_PATT3_ATTHIZ3_2
 ((
ut32_t
)0x04000000

	)

4837 
	#FSMC_PATT3_ATTHIZ3_3
 ((
ut32_t
)0x08000000

	)

4838 
	#FSMC_PATT3_ATTHIZ3_4
 ((
ut32_t
)0x10000000

	)

4839 
	#FSMC_PATT3_ATTHIZ3_5
 ((
ut32_t
)0x20000000

	)

4840 
	#FSMC_PATT3_ATTHIZ3_6
 ((
ut32_t
)0x40000000

	)

4841 
	#FSMC_PATT3_ATTHIZ3_7
 ((
ut32_t
)0x80000000

	)

4844 
	#FSMC_PATT4_ATTSET4
 ((
ut32_t
)0x000000FF

	)

4845 
	#FSMC_PATT4_ATTSET4_0
 ((
ut32_t
)0x00000001

	)

4846 
	#FSMC_PATT4_ATTSET4_1
 ((
ut32_t
)0x00000002

	)

4847 
	#FSMC_PATT4_ATTSET4_2
 ((
ut32_t
)0x00000004

	)

4848 
	#FSMC_PATT4_ATTSET4_3
 ((
ut32_t
)0x00000008

	)

4849 
	#FSMC_PATT4_ATTSET4_4
 ((
ut32_t
)0x00000010

	)

4850 
	#FSMC_PATT4_ATTSET4_5
 ((
ut32_t
)0x00000020

	)

4851 
	#FSMC_PATT4_ATTSET4_6
 ((
ut32_t
)0x00000040

	)

4852 
	#FSMC_PATT4_ATTSET4_7
 ((
ut32_t
)0x00000080

	)

4854 
	#FSMC_PATT4_ATTWAIT4
 ((
ut32_t
)0x0000FF00

	)

4855 
	#FSMC_PATT4_ATTWAIT4_0
 ((
ut32_t
)0x00000100

	)

4856 
	#FSMC_PATT4_ATTWAIT4_1
 ((
ut32_t
)0x00000200

	)

4857 
	#FSMC_PATT4_ATTWAIT4_2
 ((
ut32_t
)0x00000400

	)

4858 
	#FSMC_PATT4_ATTWAIT4_3
 ((
ut32_t
)0x00000800

	)

4859 
	#FSMC_PATT4_ATTWAIT4_4
 ((
ut32_t
)0x00001000

	)

4860 
	#FSMC_PATT4_ATTWAIT4_5
 ((
ut32_t
)0x00002000

	)

4861 
	#FSMC_PATT4_ATTWAIT4_6
 ((
ut32_t
)0x00004000

	)

4862 
	#FSMC_PATT4_ATTWAIT4_7
 ((
ut32_t
)0x00008000

	)

4864 
	#FSMC_PATT4_ATTHOLD4
 ((
ut32_t
)0x00FF0000

	)

4865 
	#FSMC_PATT4_ATTHOLD4_0
 ((
ut32_t
)0x00010000

	)

4866 
	#FSMC_PATT4_ATTHOLD4_1
 ((
ut32_t
)0x00020000

	)

4867 
	#FSMC_PATT4_ATTHOLD4_2
 ((
ut32_t
)0x00040000

	)

4868 
	#FSMC_PATT4_ATTHOLD4_3
 ((
ut32_t
)0x00080000

	)

4869 
	#FSMC_PATT4_ATTHOLD4_4
 ((
ut32_t
)0x00100000

	)

4870 
	#FSMC_PATT4_ATTHOLD4_5
 ((
ut32_t
)0x00200000

	)

4871 
	#FSMC_PATT4_ATTHOLD4_6
 ((
ut32_t
)0x00400000

	)

4872 
	#FSMC_PATT4_ATTHOLD4_7
 ((
ut32_t
)0x00800000

	)

4874 
	#FSMC_PATT4_ATTHIZ4
 ((
ut32_t
)0xFF000000

	)

4875 
	#FSMC_PATT4_ATTHIZ4_0
 ((
ut32_t
)0x01000000

	)

4876 
	#FSMC_PATT4_ATTHIZ4_1
 ((
ut32_t
)0x02000000

	)

4877 
	#FSMC_PATT4_ATTHIZ4_2
 ((
ut32_t
)0x04000000

	)

4878 
	#FSMC_PATT4_ATTHIZ4_3
 ((
ut32_t
)0x08000000

	)

4879 
	#FSMC_PATT4_ATTHIZ4_4
 ((
ut32_t
)0x10000000

	)

4880 
	#FSMC_PATT4_ATTHIZ4_5
 ((
ut32_t
)0x20000000

	)

4881 
	#FSMC_PATT4_ATTHIZ4_6
 ((
ut32_t
)0x40000000

	)

4882 
	#FSMC_PATT4_ATTHIZ4_7
 ((
ut32_t
)0x80000000

	)

4885 
	#FSMC_PIO4_IOSET4
 ((
ut32_t
)0x000000FF

	)

4886 
	#FSMC_PIO4_IOSET4_0
 ((
ut32_t
)0x00000001

	)

4887 
	#FSMC_PIO4_IOSET4_1
 ((
ut32_t
)0x00000002

	)

4888 
	#FSMC_PIO4_IOSET4_2
 ((
ut32_t
)0x00000004

	)

4889 
	#FSMC_PIO4_IOSET4_3
 ((
ut32_t
)0x00000008

	)

4890 
	#FSMC_PIO4_IOSET4_4
 ((
ut32_t
)0x00000010

	)

4891 
	#FSMC_PIO4_IOSET4_5
 ((
ut32_t
)0x00000020

	)

4892 
	#FSMC_PIO4_IOSET4_6
 ((
ut32_t
)0x00000040

	)

4893 
	#FSMC_PIO4_IOSET4_7
 ((
ut32_t
)0x00000080

	)

4895 
	#FSMC_PIO4_IOWAIT4
 ((
ut32_t
)0x0000FF00

	)

4896 
	#FSMC_PIO4_IOWAIT4_0
 ((
ut32_t
)0x00000100

	)

4897 
	#FSMC_PIO4_IOWAIT4_1
 ((
ut32_t
)0x00000200

	)

4898 
	#FSMC_PIO4_IOWAIT4_2
 ((
ut32_t
)0x00000400

	)

4899 
	#FSMC_PIO4_IOWAIT4_3
 ((
ut32_t
)0x00000800

	)

4900 
	#FSMC_PIO4_IOWAIT4_4
 ((
ut32_t
)0x00001000

	)

4901 
	#FSMC_PIO4_IOWAIT4_5
 ((
ut32_t
)0x00002000

	)

4902 
	#FSMC_PIO4_IOWAIT4_6
 ((
ut32_t
)0x00004000

	)

4903 
	#FSMC_PIO4_IOWAIT4_7
 ((
ut32_t
)0x00008000

	)

4905 
	#FSMC_PIO4_IOHOLD4
 ((
ut32_t
)0x00FF0000

	)

4906 
	#FSMC_PIO4_IOHOLD4_0
 ((
ut32_t
)0x00010000

	)

4907 
	#FSMC_PIO4_IOHOLD4_1
 ((
ut32_t
)0x00020000

	)

4908 
	#FSMC_PIO4_IOHOLD4_2
 ((
ut32_t
)0x00040000

	)

4909 
	#FSMC_PIO4_IOHOLD4_3
 ((
ut32_t
)0x00080000

	)

4910 
	#FSMC_PIO4_IOHOLD4_4
 ((
ut32_t
)0x00100000

	)

4911 
	#FSMC_PIO4_IOHOLD4_5
 ((
ut32_t
)0x00200000

	)

4912 
	#FSMC_PIO4_IOHOLD4_6
 ((
ut32_t
)0x00400000

	)

4913 
	#FSMC_PIO4_IOHOLD4_7
 ((
ut32_t
)0x00800000

	)

4915 
	#FSMC_PIO4_IOHIZ4
 ((
ut32_t
)0xFF000000

	)

4916 
	#FSMC_PIO4_IOHIZ4_0
 ((
ut32_t
)0x01000000

	)

4917 
	#FSMC_PIO4_IOHIZ4_1
 ((
ut32_t
)0x02000000

	)

4918 
	#FSMC_PIO4_IOHIZ4_2
 ((
ut32_t
)0x04000000

	)

4919 
	#FSMC_PIO4_IOHIZ4_3
 ((
ut32_t
)0x08000000

	)

4920 
	#FSMC_PIO4_IOHIZ4_4
 ((
ut32_t
)0x10000000

	)

4921 
	#FSMC_PIO4_IOHIZ4_5
 ((
ut32_t
)0x20000000

	)

4922 
	#FSMC_PIO4_IOHIZ4_6
 ((
ut32_t
)0x40000000

	)

4923 
	#FSMC_PIO4_IOHIZ4_7
 ((
ut32_t
)0x80000000

	)

4926 
	#FSMC_ECCR2_ECC2
 ((
ut32_t
)0xFFFFFFFF

	)

4929 
	#FSMC_ECCR3_ECC3
 ((
ut32_t
)0xFFFFFFFF

	)

4932 #i
defed
 (
STM32F427_437xx
|| defed (
STM32F429_439xx
)

4939 
	#FMC_BCR1_MBKEN
 ((
ut32_t
)0x00000001

	)

4940 
	#FMC_BCR1_MUXEN
 ((
ut32_t
)0x00000002

	)

4942 
	#FMC_BCR1_MTYP
 ((
ut32_t
)0x0000000C

	)

4943 
	#FMC_BCR1_MTYP_0
 ((
ut32_t
)0x00000004

	)

4944 
	#FMC_BCR1_MTYP_1
 ((
ut32_t
)0x00000008

	)

4946 
	#FMC_BCR1_MWID
 ((
ut32_t
)0x00000030

	)

4947 
	#FMC_BCR1_MWID_0
 ((
ut32_t
)0x00000010

	)

4948 
	#FMC_BCR1_MWID_1
 ((
ut32_t
)0x00000020

	)

4950 
	#FMC_BCR1_FACCEN
 ((
ut32_t
)0x00000040

	)

4951 
	#FMC_BCR1_BURSTEN
 ((
ut32_t
)0x00000100

	)

4952 
	#FMC_BCR1_WAITPOL
 ((
ut32_t
)0x00000200

	)

4953 
	#FMC_BCR1_WRAPMOD
 ((
ut32_t
)0x00000400

	)

4954 
	#FMC_BCR1_WAITCFG
 ((
ut32_t
)0x00000800

	)

4955 
	#FMC_BCR1_WREN
 ((
ut32_t
)0x00001000

	)

4956 
	#FMC_BCR1_WAITEN
 ((
ut32_t
)0x00002000

	)

4957 
	#FMC_BCR1_EXTMOD
 ((
ut32_t
)0x00004000

	)

4958 
	#FMC_BCR1_ASYNCWAIT
 ((
ut32_t
)0x00008000

	)

4959 
	#FMC_BCR1_CBURSTRW
 ((
ut32_t
)0x00080000

	)

4960 
	#FMC_BCR1_CCLKEN
 ((
ut32_t
)0x00100000

	)

4963 
	#FMC_BCR2_MBKEN
 ((
ut32_t
)0x00000001

	)

4964 
	#FMC_BCR2_MUXEN
 ((
ut32_t
)0x00000002

	)

4966 
	#FMC_BCR2_MTYP
 ((
ut32_t
)0x0000000C

	)

4967 
	#FMC_BCR2_MTYP_0
 ((
ut32_t
)0x00000004

	)

4968 
	#FMC_BCR2_MTYP_1
 ((
ut32_t
)0x00000008

	)

4970 
	#FMC_BCR2_MWID
 ((
ut32_t
)0x00000030

	)

4971 
	#FMC_BCR2_MWID_0
 ((
ut32_t
)0x00000010

	)

4972 
	#FMC_BCR2_MWID_1
 ((
ut32_t
)0x00000020

	)

4974 
	#FMC_BCR2_FACCEN
 ((
ut32_t
)0x00000040

	)

4975 
	#FMC_BCR2_BURSTEN
 ((
ut32_t
)0x00000100

	)

4976 
	#FMC_BCR2_WAITPOL
 ((
ut32_t
)0x00000200

	)

4977 
	#FMC_BCR2_WRAPMOD
 ((
ut32_t
)0x00000400

	)

4978 
	#FMC_BCR2_WAITCFG
 ((
ut32_t
)0x00000800

	)

4979 
	#FMC_BCR2_WREN
 ((
ut32_t
)0x00001000

	)

4980 
	#FMC_BCR2_WAITEN
 ((
ut32_t
)0x00002000

	)

4981 
	#FMC_BCR2_EXTMOD
 ((
ut32_t
)0x00004000

	)

4982 
	#FMC_BCR2_ASYNCWAIT
 ((
ut32_t
)0x00008000

	)

4983 
	#FMC_BCR2_CBURSTRW
 ((
ut32_t
)0x00080000

	)

4986 
	#FMC_BCR3_MBKEN
 ((
ut32_t
)0x00000001

	)

4987 
	#FMC_BCR3_MUXEN
 ((
ut32_t
)0x00000002

	)

4989 
	#FMC_BCR3_MTYP
 ((
ut32_t
)0x0000000C

	)

4990 
	#FMC_BCR3_MTYP_0
 ((
ut32_t
)0x00000004

	)

4991 
	#FMC_BCR3_MTYP_1
 ((
ut32_t
)0x00000008

	)

4993 
	#FMC_BCR3_MWID
 ((
ut32_t
)0x00000030

	)

4994 
	#FMC_BCR3_MWID_0
 ((
ut32_t
)0x00000010

	)

4995 
	#FMC_BCR3_MWID_1
 ((
ut32_t
)0x00000020

	)

4997 
	#FMC_BCR3_FACCEN
 ((
ut32_t
)0x00000040

	)

4998 
	#FMC_BCR3_BURSTEN
 ((
ut32_t
)0x00000100

	)

4999 
	#FMC_BCR3_WAITPOL
 ((
ut32_t
)0x00000200

	)

5000 
	#FMC_BCR3_WRAPMOD
 ((
ut32_t
)0x00000400

	)

5001 
	#FMC_BCR3_WAITCFG
 ((
ut32_t
)0x00000800

	)

5002 
	#FMC_BCR3_WREN
 ((
ut32_t
)0x00001000

	)

5003 
	#FMC_BCR3_WAITEN
 ((
ut32_t
)0x00002000

	)

5004 
	#FMC_BCR3_EXTMOD
 ((
ut32_t
)0x00004000

	)

5005 
	#FMC_BCR3_ASYNCWAIT
 ((
ut32_t
)0x00008000

	)

5006 
	#FMC_BCR3_CBURSTRW
 ((
ut32_t
)0x00080000

	)

5009 
	#FMC_BCR4_MBKEN
 ((
ut32_t
)0x00000001

	)

5010 
	#FMC_BCR4_MUXEN
 ((
ut32_t
)0x00000002

	)

5012 
	#FMC_BCR4_MTYP
 ((
ut32_t
)0x0000000C

	)

5013 
	#FMC_BCR4_MTYP_0
 ((
ut32_t
)0x00000004

	)

5014 
	#FMC_BCR4_MTYP_1
 ((
ut32_t
)0x00000008

	)

5016 
	#FMC_BCR4_MWID
 ((
ut32_t
)0x00000030

	)

5017 
	#FMC_BCR4_MWID_0
 ((
ut32_t
)0x00000010

	)

5018 
	#FMC_BCR4_MWID_1
 ((
ut32_t
)0x00000020

	)

5020 
	#FMC_BCR4_FACCEN
 ((
ut32_t
)0x00000040

	)

5021 
	#FMC_BCR4_BURSTEN
 ((
ut32_t
)0x00000100

	)

5022 
	#FMC_BCR4_WAITPOL
 ((
ut32_t
)0x00000200

	)

5023 
	#FMC_BCR4_WRAPMOD
 ((
ut32_t
)0x00000400

	)

5024 
	#FMC_BCR4_WAITCFG
 ((
ut32_t
)0x00000800

	)

5025 
	#FMC_BCR4_WREN
 ((
ut32_t
)0x00001000

	)

5026 
	#FMC_BCR4_WAITEN
 ((
ut32_t
)0x00002000

	)

5027 
	#FMC_BCR4_EXTMOD
 ((
ut32_t
)0x00004000

	)

5028 
	#FMC_BCR4_ASYNCWAIT
 ((
ut32_t
)0x00008000

	)

5029 
	#FMC_BCR4_CBURSTRW
 ((
ut32_t
)0x00080000

	)

5032 
	#FMC_BTR1_ADDSET
 ((
ut32_t
)0x0000000F

	)

5033 
	#FMC_BTR1_ADDSET_0
 ((
ut32_t
)0x00000001

	)

5034 
	#FMC_BTR1_ADDSET_1
 ((
ut32_t
)0x00000002

	)

5035 
	#FMC_BTR1_ADDSET_2
 ((
ut32_t
)0x00000004

	)

5036 
	#FMC_BTR1_ADDSET_3
 ((
ut32_t
)0x00000008

	)

5038 
	#FMC_BTR1_ADDHLD
 ((
ut32_t
)0x000000F0

	)

5039 
	#FMC_BTR1_ADDHLD_0
 ((
ut32_t
)0x00000010

	)

5040 
	#FMC_BTR1_ADDHLD_1
 ((
ut32_t
)0x00000020

	)

5041 
	#FMC_BTR1_ADDHLD_2
 ((
ut32_t
)0x00000040

	)

5042 
	#FMC_BTR1_ADDHLD_3
 ((
ut32_t
)0x00000080

	)

5044 
	#FMC_BTR1_DATAST
 ((
ut32_t
)0x0000FF00

	)

5045 
	#FMC_BTR1_DATAST_0
 ((
ut32_t
)0x00000100

	)

5046 
	#FMC_BTR1_DATAST_1
 ((
ut32_t
)0x00000200

	)

5047 
	#FMC_BTR1_DATAST_2
 ((
ut32_t
)0x00000400

	)

5048 
	#FMC_BTR1_DATAST_3
 ((
ut32_t
)0x00000800

	)

5049 
	#FMC_BTR1_DATAST_4
 ((
ut32_t
)0x00001000

	)

5050 
	#FMC_BTR1_DATAST_5
 ((
ut32_t
)0x00002000

	)

5051 
	#FMC_BTR1_DATAST_6
 ((
ut32_t
)0x00004000

	)

5052 
	#FMC_BTR1_DATAST_7
 ((
ut32_t
)0x00008000

	)

5054 
	#FMC_BTR1_BUSTURN
 ((
ut32_t
)0x000F0000

	)

5055 
	#FMC_BTR1_BUSTURN_0
 ((
ut32_t
)0x00010000

	)

5056 
	#FMC_BTR1_BUSTURN_1
 ((
ut32_t
)0x00020000

	)

5057 
	#FMC_BTR1_BUSTURN_2
 ((
ut32_t
)0x00040000

	)

5058 
	#FMC_BTR1_BUSTURN_3
 ((
ut32_t
)0x00080000

	)

5060 
	#FMC_BTR1_CLKDIV
 ((
ut32_t
)0x00F00000

	)

5061 
	#FMC_BTR1_CLKDIV_0
 ((
ut32_t
)0x00100000

	)

5062 
	#FMC_BTR1_CLKDIV_1
 ((
ut32_t
)0x00200000

	)

5063 
	#FMC_BTR1_CLKDIV_2
 ((
ut32_t
)0x00400000

	)

5064 
	#FMC_BTR1_CLKDIV_3
 ((
ut32_t
)0x00800000

	)

5066 
	#FMC_BTR1_DATLAT
 ((
ut32_t
)0x0F000000

	)

5067 
	#FMC_BTR1_DATLAT_0
 ((
ut32_t
)0x01000000

	)

5068 
	#FMC_BTR1_DATLAT_1
 ((
ut32_t
)0x02000000

	)

5069 
	#FMC_BTR1_DATLAT_2
 ((
ut32_t
)0x04000000

	)

5070 
	#FMC_BTR1_DATLAT_3
 ((
ut32_t
)0x08000000

	)

5072 
	#FMC_BTR1_ACCMOD
 ((
ut32_t
)0x30000000

	)

5073 
	#FMC_BTR1_ACCMOD_0
 ((
ut32_t
)0x10000000

	)

5074 
	#FMC_BTR1_ACCMOD_1
 ((
ut32_t
)0x20000000

	)

5077 
	#FMC_BTR2_ADDSET
 ((
ut32_t
)0x0000000F

	)

5078 
	#FMC_BTR2_ADDSET_0
 ((
ut32_t
)0x00000001

	)

5079 
	#FMC_BTR2_ADDSET_1
 ((
ut32_t
)0x00000002

	)

5080 
	#FMC_BTR2_ADDSET_2
 ((
ut32_t
)0x00000004

	)

5081 
	#FMC_BTR2_ADDSET_3
 ((
ut32_t
)0x00000008

	)

5083 
	#FMC_BTR2_ADDHLD
 ((
ut32_t
)0x000000F0

	)

5084 
	#FMC_BTR2_ADDHLD_0
 ((
ut32_t
)0x00000010

	)

5085 
	#FMC_BTR2_ADDHLD_1
 ((
ut32_t
)0x00000020

	)

5086 
	#FMC_BTR2_ADDHLD_2
 ((
ut32_t
)0x00000040

	)

5087 
	#FMC_BTR2_ADDHLD_3
 ((
ut32_t
)0x00000080

	)

5089 
	#FMC_BTR2_DATAST
 ((
ut32_t
)0x0000FF00

	)

5090 
	#FMC_BTR2_DATAST_0
 ((
ut32_t
)0x00000100

	)

5091 
	#FMC_BTR2_DATAST_1
 ((
ut32_t
)0x00000200

	)

5092 
	#FMC_BTR2_DATAST_2
 ((
ut32_t
)0x00000400

	)

5093 
	#FMC_BTR2_DATAST_3
 ((
ut32_t
)0x00000800

	)

5094 
	#FMC_BTR2_DATAST_4
 ((
ut32_t
)0x00001000

	)

5095 
	#FMC_BTR2_DATAST_5
 ((
ut32_t
)0x00002000

	)

5096 
	#FMC_BTR2_DATAST_6
 ((
ut32_t
)0x00004000

	)

5097 
	#FMC_BTR2_DATAST_7
 ((
ut32_t
)0x00008000

	)

5099 
	#FMC_BTR2_BUSTURN
 ((
ut32_t
)0x000F0000

	)

5100 
	#FMC_BTR2_BUSTURN_0
 ((
ut32_t
)0x00010000

	)

5101 
	#FMC_BTR2_BUSTURN_1
 ((
ut32_t
)0x00020000

	)

5102 
	#FMC_BTR2_BUSTURN_2
 ((
ut32_t
)0x00040000

	)

5103 
	#FMC_BTR2_BUSTURN_3
 ((
ut32_t
)0x00080000

	)

5105 
	#FMC_BTR2_CLKDIV
 ((
ut32_t
)0x00F00000

	)

5106 
	#FMC_BTR2_CLKDIV_0
 ((
ut32_t
)0x00100000

	)

5107 
	#FMC_BTR2_CLKDIV_1
 ((
ut32_t
)0x00200000

	)

5108 
	#FMC_BTR2_CLKDIV_2
 ((
ut32_t
)0x00400000

	)

5109 
	#FMC_BTR2_CLKDIV_3
 ((
ut32_t
)0x00800000

	)

5111 
	#FMC_BTR2_DATLAT
 ((
ut32_t
)0x0F000000

	)

5112 
	#FMC_BTR2_DATLAT_0
 ((
ut32_t
)0x01000000

	)

5113 
	#FMC_BTR2_DATLAT_1
 ((
ut32_t
)0x02000000

	)

5114 
	#FMC_BTR2_DATLAT_2
 ((
ut32_t
)0x04000000

	)

5115 
	#FMC_BTR2_DATLAT_3
 ((
ut32_t
)0x08000000

	)

5117 
	#FMC_BTR2_ACCMOD
 ((
ut32_t
)0x30000000

	)

5118 
	#FMC_BTR2_ACCMOD_0
 ((
ut32_t
)0x10000000

	)

5119 
	#FMC_BTR2_ACCMOD_1
 ((
ut32_t
)0x20000000

	)

5122 
	#FMC_BTR3_ADDSET
 ((
ut32_t
)0x0000000F

	)

5123 
	#FMC_BTR3_ADDSET_0
 ((
ut32_t
)0x00000001

	)

5124 
	#FMC_BTR3_ADDSET_1
 ((
ut32_t
)0x00000002

	)

5125 
	#FMC_BTR3_ADDSET_2
 ((
ut32_t
)0x00000004

	)

5126 
	#FMC_BTR3_ADDSET_3
 ((
ut32_t
)0x00000008

	)

5128 
	#FMC_BTR3_ADDHLD
 ((
ut32_t
)0x000000F0

	)

5129 
	#FMC_BTR3_ADDHLD_0
 ((
ut32_t
)0x00000010

	)

5130 
	#FMC_BTR3_ADDHLD_1
 ((
ut32_t
)0x00000020

	)

5131 
	#FMC_BTR3_ADDHLD_2
 ((
ut32_t
)0x00000040

	)

5132 
	#FMC_BTR3_ADDHLD_3
 ((
ut32_t
)0x00000080

	)

5134 
	#FMC_BTR3_DATAST
 ((
ut32_t
)0x0000FF00

	)

5135 
	#FMC_BTR3_DATAST_0
 ((
ut32_t
)0x00000100

	)

5136 
	#FMC_BTR3_DATAST_1
 ((
ut32_t
)0x00000200

	)

5137 
	#FMC_BTR3_DATAST_2
 ((
ut32_t
)0x00000400

	)

5138 
	#FMC_BTR3_DATAST_3
 ((
ut32_t
)0x00000800

	)

5139 
	#FMC_BTR3_DATAST_4
 ((
ut32_t
)0x00001000

	)

5140 
	#FMC_BTR3_DATAST_5
 ((
ut32_t
)0x00002000

	)

5141 
	#FMC_BTR3_DATAST_6
 ((
ut32_t
)0x00004000

	)

5142 
	#FMC_BTR3_DATAST_7
 ((
ut32_t
)0x00008000

	)

5144 
	#FMC_BTR3_BUSTURN
 ((
ut32_t
)0x000F0000

	)

5145 
	#FMC_BTR3_BUSTURN_0
 ((
ut32_t
)0x00010000

	)

5146 
	#FMC_BTR3_BUSTURN_1
 ((
ut32_t
)0x00020000

	)

5147 
	#FMC_BTR3_BUSTURN_2
 ((
ut32_t
)0x00040000

	)

5148 
	#FMC_BTR3_BUSTURN_3
 ((
ut32_t
)0x00080000

	)

5150 
	#FMC_BTR3_CLKDIV
 ((
ut32_t
)0x00F00000

	)

5151 
	#FMC_BTR3_CLKDIV_0
 ((
ut32_t
)0x00100000

	)

5152 
	#FMC_BTR3_CLKDIV_1
 ((
ut32_t
)0x00200000

	)

5153 
	#FMC_BTR3_CLKDIV_2
 ((
ut32_t
)0x00400000

	)

5154 
	#FMC_BTR3_CLKDIV_3
 ((
ut32_t
)0x00800000

	)

5156 
	#FMC_BTR3_DATLAT
 ((
ut32_t
)0x0F000000

	)

5157 
	#FMC_BTR3_DATLAT_0
 ((
ut32_t
)0x01000000

	)

5158 
	#FMC_BTR3_DATLAT_1
 ((
ut32_t
)0x02000000

	)

5159 
	#FMC_BTR3_DATLAT_2
 ((
ut32_t
)0x04000000

	)

5160 
	#FMC_BTR3_DATLAT_3
 ((
ut32_t
)0x08000000

	)

5162 
	#FMC_BTR3_ACCMOD
 ((
ut32_t
)0x30000000

	)

5163 
	#FMC_BTR3_ACCMOD_0
 ((
ut32_t
)0x10000000

	)

5164 
	#FMC_BTR3_ACCMOD_1
 ((
ut32_t
)0x20000000

	)

5167 
	#FMC_BTR4_ADDSET
 ((
ut32_t
)0x0000000F

	)

5168 
	#FMC_BTR4_ADDSET_0
 ((
ut32_t
)0x00000001

	)

5169 
	#FMC_BTR4_ADDSET_1
 ((
ut32_t
)0x00000002

	)

5170 
	#FMC_BTR4_ADDSET_2
 ((
ut32_t
)0x00000004

	)

5171 
	#FMC_BTR4_ADDSET_3
 ((
ut32_t
)0x00000008

	)

5173 
	#FMC_BTR4_ADDHLD
 ((
ut32_t
)0x000000F0

	)

5174 
	#FMC_BTR4_ADDHLD_0
 ((
ut32_t
)0x00000010

	)

5175 
	#FMC_BTR4_ADDHLD_1
 ((
ut32_t
)0x00000020

	)

5176 
	#FMC_BTR4_ADDHLD_2
 ((
ut32_t
)0x00000040

	)

5177 
	#FMC_BTR4_ADDHLD_3
 ((
ut32_t
)0x00000080

	)

5179 
	#FMC_BTR4_DATAST
 ((
ut32_t
)0x0000FF00

	)

5180 
	#FMC_BTR4_DATAST_0
 ((
ut32_t
)0x00000100

	)

5181 
	#FMC_BTR4_DATAST_1
 ((
ut32_t
)0x00000200

	)

5182 
	#FMC_BTR4_DATAST_2
 ((
ut32_t
)0x00000400

	)

5183 
	#FMC_BTR4_DATAST_3
 ((
ut32_t
)0x00000800

	)

5184 
	#FMC_BTR4_DATAST_4
 ((
ut32_t
)0x00001000

	)

5185 
	#FMC_BTR4_DATAST_5
 ((
ut32_t
)0x00002000

	)

5186 
	#FMC_BTR4_DATAST_6
 ((
ut32_t
)0x00004000

	)

5187 
	#FMC_BTR4_DATAST_7
 ((
ut32_t
)0x00008000

	)

5189 
	#FMC_BTR4_BUSTURN
 ((
ut32_t
)0x000F0000

	)

5190 
	#FMC_BTR4_BUSTURN_0
 ((
ut32_t
)0x00010000

	)

5191 
	#FMC_BTR4_BUSTURN_1
 ((
ut32_t
)0x00020000

	)

5192 
	#FMC_BTR4_BUSTURN_2
 ((
ut32_t
)0x00040000

	)

5193 
	#FMC_BTR4_BUSTURN_3
 ((
ut32_t
)0x00080000

	)

5195 
	#FMC_BTR4_CLKDIV
 ((
ut32_t
)0x00F00000

	)

5196 
	#FMC_BTR4_CLKDIV_0
 ((
ut32_t
)0x00100000

	)

5197 
	#FMC_BTR4_CLKDIV_1
 ((
ut32_t
)0x00200000

	)

5198 
	#FMC_BTR4_CLKDIV_2
 ((
ut32_t
)0x00400000

	)

5199 
	#FMC_BTR4_CLKDIV_3
 ((
ut32_t
)0x00800000

	)

5201 
	#FMC_BTR4_DATLAT
 ((
ut32_t
)0x0F000000

	)

5202 
	#FMC_BTR4_DATLAT_0
 ((
ut32_t
)0x01000000

	)

5203 
	#FMC_BTR4_DATLAT_1
 ((
ut32_t
)0x02000000

	)

5204 
	#FMC_BTR4_DATLAT_2
 ((
ut32_t
)0x04000000

	)

5205 
	#FMC_BTR4_DATLAT_3
 ((
ut32_t
)0x08000000

	)

5207 
	#FMC_BTR4_ACCMOD
 ((
ut32_t
)0x30000000

	)

5208 
	#FMC_BTR4_ACCMOD_0
 ((
ut32_t
)0x10000000

	)

5209 
	#FMC_BTR4_ACCMOD_1
 ((
ut32_t
)0x20000000

	)

5212 
	#FMC_BWTR1_ADDSET
 ((
ut32_t
)0x0000000F

	)

5213 
	#FMC_BWTR1_ADDSET_0
 ((
ut32_t
)0x00000001

	)

5214 
	#FMC_BWTR1_ADDSET_1
 ((
ut32_t
)0x00000002

	)

5215 
	#FMC_BWTR1_ADDSET_2
 ((
ut32_t
)0x00000004

	)

5216 
	#FMC_BWTR1_ADDSET_3
 ((
ut32_t
)0x00000008

	)

5218 
	#FMC_BWTR1_ADDHLD
 ((
ut32_t
)0x000000F0

	)

5219 
	#FMC_BWTR1_ADDHLD_0
 ((
ut32_t
)0x00000010

	)

5220 
	#FMC_BWTR1_ADDHLD_1
 ((
ut32_t
)0x00000020

	)

5221 
	#FMC_BWTR1_ADDHLD_2
 ((
ut32_t
)0x00000040

	)

5222 
	#FMC_BWTR1_ADDHLD_3
 ((
ut32_t
)0x00000080

	)

5224 
	#FMC_BWTR1_DATAST
 ((
ut32_t
)0x0000FF00

	)

5225 
	#FMC_BWTR1_DATAST_0
 ((
ut32_t
)0x00000100

	)

5226 
	#FMC_BWTR1_DATAST_1
 ((
ut32_t
)0x00000200

	)

5227 
	#FMC_BWTR1_DATAST_2
 ((
ut32_t
)0x00000400

	)

5228 
	#FMC_BWTR1_DATAST_3
 ((
ut32_t
)0x00000800

	)

5229 
	#FMC_BWTR1_DATAST_4
 ((
ut32_t
)0x00001000

	)

5230 
	#FMC_BWTR1_DATAST_5
 ((
ut32_t
)0x00002000

	)

5231 
	#FMC_BWTR1_DATAST_6
 ((
ut32_t
)0x00004000

	)

5232 
	#FMC_BWTR1_DATAST_7
 ((
ut32_t
)0x00008000

	)

5234 
	#FMC_BWTR1_CLKDIV
 ((
ut32_t
)0x00F00000

	)

5235 
	#FMC_BWTR1_CLKDIV_0
 ((
ut32_t
)0x00100000

	)

5236 
	#FMC_BWTR1_CLKDIV_1
 ((
ut32_t
)0x00200000

	)

5237 
	#FMC_BWTR1_CLKDIV_2
 ((
ut32_t
)0x00400000

	)

5238 
	#FMC_BWTR1_CLKDIV_3
 ((
ut32_t
)0x00800000

	)

5240 
	#FMC_BWTR1_DATLAT
 ((
ut32_t
)0x0F000000

	)

5241 
	#FMC_BWTR1_DATLAT_0
 ((
ut32_t
)0x01000000

	)

5242 
	#FMC_BWTR1_DATLAT_1
 ((
ut32_t
)0x02000000

	)

5243 
	#FMC_BWTR1_DATLAT_2
 ((
ut32_t
)0x04000000

	)

5244 
	#FMC_BWTR1_DATLAT_3
 ((
ut32_t
)0x08000000

	)

5246 
	#FMC_BWTR1_ACCMOD
 ((
ut32_t
)0x30000000

	)

5247 
	#FMC_BWTR1_ACCMOD_0
 ((
ut32_t
)0x10000000

	)

5248 
	#FMC_BWTR1_ACCMOD_1
 ((
ut32_t
)0x20000000

	)

5251 
	#FMC_BWTR2_ADDSET
 ((
ut32_t
)0x0000000F

	)

5252 
	#FMC_BWTR2_ADDSET_0
 ((
ut32_t
)0x00000001

	)

5253 
	#FMC_BWTR2_ADDSET_1
 ((
ut32_t
)0x00000002

	)

5254 
	#FMC_BWTR2_ADDSET_2
 ((
ut32_t
)0x00000004

	)

5255 
	#FMC_BWTR2_ADDSET_3
 ((
ut32_t
)0x00000008

	)

5257 
	#FMC_BWTR2_ADDHLD
 ((
ut32_t
)0x000000F0

	)

5258 
	#FMC_BWTR2_ADDHLD_0
 ((
ut32_t
)0x00000010

	)

5259 
	#FMC_BWTR2_ADDHLD_1
 ((
ut32_t
)0x00000020

	)

5260 
	#FMC_BWTR2_ADDHLD_2
 ((
ut32_t
)0x00000040

	)

5261 
	#FMC_BWTR2_ADDHLD_3
 ((
ut32_t
)0x00000080

	)

5263 
	#FMC_BWTR2_DATAST
 ((
ut32_t
)0x0000FF00

	)

5264 
	#FMC_BWTR2_DATAST_0
 ((
ut32_t
)0x00000100

	)

5265 
	#FMC_BWTR2_DATAST_1
 ((
ut32_t
)0x00000200

	)

5266 
	#FMC_BWTR2_DATAST_2
 ((
ut32_t
)0x00000400

	)

5267 
	#FMC_BWTR2_DATAST_3
 ((
ut32_t
)0x00000800

	)

5268 
	#FMC_BWTR2_DATAST_4
 ((
ut32_t
)0x00001000

	)

5269 
	#FMC_BWTR2_DATAST_5
 ((
ut32_t
)0x00002000

	)

5270 
	#FMC_BWTR2_DATAST_6
 ((
ut32_t
)0x00004000

	)

5271 
	#FMC_BWTR2_DATAST_7
 ((
ut32_t
)0x00008000

	)

5273 
	#FMC_BWTR2_CLKDIV
 ((
ut32_t
)0x00F00000

	)

5274 
	#FMC_BWTR2_CLKDIV_0
 ((
ut32_t
)0x00100000

	)

5275 
	#FMC_BWTR2_CLKDIV_1
 ((
ut32_t
)0x00200000

	)

5276 
	#FMC_BWTR2_CLKDIV_2
 ((
ut32_t
)0x00400000

	)

5277 
	#FMC_BWTR2_CLKDIV_3
 ((
ut32_t
)0x00800000

	)

5279 
	#FMC_BWTR2_DATLAT
 ((
ut32_t
)0x0F000000

	)

5280 
	#FMC_BWTR2_DATLAT_0
 ((
ut32_t
)0x01000000

	)

5281 
	#FMC_BWTR2_DATLAT_1
 ((
ut32_t
)0x02000000

	)

5282 
	#FMC_BWTR2_DATLAT_2
 ((
ut32_t
)0x04000000

	)

5283 
	#FMC_BWTR2_DATLAT_3
 ((
ut32_t
)0x08000000

	)

5285 
	#FMC_BWTR2_ACCMOD
 ((
ut32_t
)0x30000000

	)

5286 
	#FMC_BWTR2_ACCMOD_0
 ((
ut32_t
)0x10000000

	)

5287 
	#FMC_BWTR2_ACCMOD_1
 ((
ut32_t
)0x20000000

	)

5290 
	#FMC_BWTR3_ADDSET
 ((
ut32_t
)0x0000000F

	)

5291 
	#FMC_BWTR3_ADDSET_0
 ((
ut32_t
)0x00000001

	)

5292 
	#FMC_BWTR3_ADDSET_1
 ((
ut32_t
)0x00000002

	)

5293 
	#FMC_BWTR3_ADDSET_2
 ((
ut32_t
)0x00000004

	)

5294 
	#FMC_BWTR3_ADDSET_3
 ((
ut32_t
)0x00000008

	)

5296 
	#FMC_BWTR3_ADDHLD
 ((
ut32_t
)0x000000F0

	)

5297 
	#FMC_BWTR3_ADDHLD_0
 ((
ut32_t
)0x00000010

	)

5298 
	#FMC_BWTR3_ADDHLD_1
 ((
ut32_t
)0x00000020

	)

5299 
	#FMC_BWTR3_ADDHLD_2
 ((
ut32_t
)0x00000040

	)

5300 
	#FMC_BWTR3_ADDHLD_3
 ((
ut32_t
)0x00000080

	)

5302 
	#FMC_BWTR3_DATAST
 ((
ut32_t
)0x0000FF00

	)

5303 
	#FMC_BWTR3_DATAST_0
 ((
ut32_t
)0x00000100

	)

5304 
	#FMC_BWTR3_DATAST_1
 ((
ut32_t
)0x00000200

	)

5305 
	#FMC_BWTR3_DATAST_2
 ((
ut32_t
)0x00000400

	)

5306 
	#FMC_BWTR3_DATAST_3
 ((
ut32_t
)0x00000800

	)

5307 
	#FMC_BWTR3_DATAST_4
 ((
ut32_t
)0x00001000

	)

5308 
	#FMC_BWTR3_DATAST_5
 ((
ut32_t
)0x00002000

	)

5309 
	#FMC_BWTR3_DATAST_6
 ((
ut32_t
)0x00004000

	)

5310 
	#FMC_BWTR3_DATAST_7
 ((
ut32_t
)0x00008000

	)

5312 
	#FMC_BWTR3_CLKDIV
 ((
ut32_t
)0x00F00000

	)

5313 
	#FMC_BWTR3_CLKDIV_0
 ((
ut32_t
)0x00100000

	)

5314 
	#FMC_BWTR3_CLKDIV_1
 ((
ut32_t
)0x00200000

	)

5315 
	#FMC_BWTR3_CLKDIV_2
 ((
ut32_t
)0x00400000

	)

5316 
	#FMC_BWTR3_CLKDIV_3
 ((
ut32_t
)0x00800000

	)

5318 
	#FMC_BWTR3_DATLAT
 ((
ut32_t
)0x0F000000

	)

5319 
	#FMC_BWTR3_DATLAT_0
 ((
ut32_t
)0x01000000

	)

5320 
	#FMC_BWTR3_DATLAT_1
 ((
ut32_t
)0x02000000

	)

5321 
	#FMC_BWTR3_DATLAT_2
 ((
ut32_t
)0x04000000

	)

5322 
	#FMC_BWTR3_DATLAT_3
 ((
ut32_t
)0x08000000

	)

5324 
	#FMC_BWTR3_ACCMOD
 ((
ut32_t
)0x30000000

	)

5325 
	#FMC_BWTR3_ACCMOD_0
 ((
ut32_t
)0x10000000

	)

5326 
	#FMC_BWTR3_ACCMOD_1
 ((
ut32_t
)0x20000000

	)

5329 
	#FMC_BWTR4_ADDSET
 ((
ut32_t
)0x0000000F

	)

5330 
	#FMC_BWTR4_ADDSET_0
 ((
ut32_t
)0x00000001

	)

5331 
	#FMC_BWTR4_ADDSET_1
 ((
ut32_t
)0x00000002

	)

5332 
	#FMC_BWTR4_ADDSET_2
 ((
ut32_t
)0x00000004

	)

5333 
	#FMC_BWTR4_ADDSET_3
 ((
ut32_t
)0x00000008

	)

5335 
	#FMC_BWTR4_ADDHLD
 ((
ut32_t
)0x000000F0

	)

5336 
	#FMC_BWTR4_ADDHLD_0
 ((
ut32_t
)0x00000010

	)

5337 
	#FMC_BWTR4_ADDHLD_1
 ((
ut32_t
)0x00000020

	)

5338 
	#FMC_BWTR4_ADDHLD_2
 ((
ut32_t
)0x00000040

	)

5339 
	#FMC_BWTR4_ADDHLD_3
 ((
ut32_t
)0x00000080

	)

5341 
	#FMC_BWTR4_DATAST
 ((
ut32_t
)0x0000FF00

	)

5342 
	#FMC_BWTR4_DATAST_0
 ((
ut32_t
)0x00000100

	)

5343 
	#FMC_BWTR4_DATAST_1
 ((
ut32_t
)0x00000200

	)

5344 
	#FMC_BWTR4_DATAST_2
 ((
ut32_t
)0x00000400

	)

5345 
	#FMC_BWTR4_DATAST_3
 ((
ut32_t
)0x00000800

	)

5346 
	#FMC_BWTR4_DATAST_4
 ((
ut32_t
)0x00001000

	)

5347 
	#FMC_BWTR4_DATAST_5
 ((
ut32_t
)0x00002000

	)

5348 
	#FMC_BWTR4_DATAST_6
 ((
ut32_t
)0x00004000

	)

5349 
	#FMC_BWTR4_DATAST_7
 ((
ut32_t
)0x00008000

	)

5351 
	#FMC_BWTR4_CLKDIV
 ((
ut32_t
)0x00F00000

	)

5352 
	#FMC_BWTR4_CLKDIV_0
 ((
ut32_t
)0x00100000

	)

5353 
	#FMC_BWTR4_CLKDIV_1
 ((
ut32_t
)0x00200000

	)

5354 
	#FMC_BWTR4_CLKDIV_2
 ((
ut32_t
)0x00400000

	)

5355 
	#FMC_BWTR4_CLKDIV_3
 ((
ut32_t
)0x00800000

	)

5357 
	#FMC_BWTR4_DATLAT
 ((
ut32_t
)0x0F000000

	)

5358 
	#FMC_BWTR4_DATLAT_0
 ((
ut32_t
)0x01000000

	)

5359 
	#FMC_BWTR4_DATLAT_1
 ((
ut32_t
)0x02000000

	)

5360 
	#FMC_BWTR4_DATLAT_2
 ((
ut32_t
)0x04000000

	)

5361 
	#FMC_BWTR4_DATLAT_3
 ((
ut32_t
)0x08000000

	)

5363 
	#FMC_BWTR4_ACCMOD
 ((
ut32_t
)0x30000000

	)

5364 
	#FMC_BWTR4_ACCMOD_0
 ((
ut32_t
)0x10000000

	)

5365 
	#FMC_BWTR4_ACCMOD_1
 ((
ut32_t
)0x20000000

	)

5368 
	#FMC_PCR2_PWAITEN
 ((
ut32_t
)0x00000002

	)

5369 
	#FMC_PCR2_PBKEN
 ((
ut32_t
)0x00000004

	)

5370 
	#FMC_PCR2_PTYP
 ((
ut32_t
)0x00000008

	)

5372 
	#FMC_PCR2_PWID
 ((
ut32_t
)0x00000030

	)

5373 
	#FMC_PCR2_PWID_0
 ((
ut32_t
)0x00000010

	)

5374 
	#FMC_PCR2_PWID_1
 ((
ut32_t
)0x00000020

	)

5376 
	#FMC_PCR2_ECCEN
 ((
ut32_t
)0x00000040

	)

5378 
	#FMC_PCR2_TCLR
 ((
ut32_t
)0x00001E00

	)

5379 
	#FMC_PCR2_TCLR_0
 ((
ut32_t
)0x00000200

	)

5380 
	#FMC_PCR2_TCLR_1
 ((
ut32_t
)0x00000400

	)

5381 
	#FMC_PCR2_TCLR_2
 ((
ut32_t
)0x00000800

	)

5382 
	#FMC_PCR2_TCLR_3
 ((
ut32_t
)0x00001000

	)

5384 
	#FMC_PCR2_TAR
 ((
ut32_t
)0x0001E000

	)

5385 
	#FMC_PCR2_TAR_0
 ((
ut32_t
)0x00002000

	)

5386 
	#FMC_PCR2_TAR_1
 ((
ut32_t
)0x00004000

	)

5387 
	#FMC_PCR2_TAR_2
 ((
ut32_t
)0x00008000

	)

5388 
	#FMC_PCR2_TAR_3
 ((
ut32_t
)0x00010000

	)

5390 
	#FMC_PCR2_ECCPS
 ((
ut32_t
)0x000E0000

	)

5391 
	#FMC_PCR2_ECCPS_0
 ((
ut32_t
)0x00020000

	)

5392 
	#FMC_PCR2_ECCPS_1
 ((
ut32_t
)0x00040000

	)

5393 
	#FMC_PCR2_ECCPS_2
 ((
ut32_t
)0x00080000

	)

5396 
	#FMC_PCR3_PWAITEN
 ((
ut32_t
)0x00000002

	)

5397 
	#FMC_PCR3_PBKEN
 ((
ut32_t
)0x00000004

	)

5398 
	#FMC_PCR3_PTYP
 ((
ut32_t
)0x00000008

	)

5400 
	#FMC_PCR3_PWID
 ((
ut32_t
)0x00000030

	)

5401 
	#FMC_PCR3_PWID_0
 ((
ut32_t
)0x00000010

	)

5402 
	#FMC_PCR3_PWID_1
 ((
ut32_t
)0x00000020

	)

5404 
	#FMC_PCR3_ECCEN
 ((
ut32_t
)0x00000040

	)

5406 
	#FMC_PCR3_TCLR
 ((
ut32_t
)0x00001E00

	)

5407 
	#FMC_PCR3_TCLR_0
 ((
ut32_t
)0x00000200

	)

5408 
	#FMC_PCR3_TCLR_1
 ((
ut32_t
)0x00000400

	)

5409 
	#FMC_PCR3_TCLR_2
 ((
ut32_t
)0x00000800

	)

5410 
	#FMC_PCR3_TCLR_3
 ((
ut32_t
)0x00001000

	)

5412 
	#FMC_PCR3_TAR
 ((
ut32_t
)0x0001E000

	)

5413 
	#FMC_PCR3_TAR_0
 ((
ut32_t
)0x00002000

	)

5414 
	#FMC_PCR3_TAR_1
 ((
ut32_t
)0x00004000

	)

5415 
	#FMC_PCR3_TAR_2
 ((
ut32_t
)0x00008000

	)

5416 
	#FMC_PCR3_TAR_3
 ((
ut32_t
)0x00010000

	)

5418 
	#FMC_PCR3_ECCPS
 ((
ut32_t
)0x000E0000

	)

5419 
	#FMC_PCR3_ECCPS_0
 ((
ut32_t
)0x00020000

	)

5420 
	#FMC_PCR3_ECCPS_1
 ((
ut32_t
)0x00040000

	)

5421 
	#FMC_PCR3_ECCPS_2
 ((
ut32_t
)0x00080000

	)

5424 
	#FMC_PCR4_PWAITEN
 ((
ut32_t
)0x00000002

	)

5425 
	#FMC_PCR4_PBKEN
 ((
ut32_t
)0x00000004

	)

5426 
	#FMC_PCR4_PTYP
 ((
ut32_t
)0x00000008

	)

5428 
	#FMC_PCR4_PWID
 ((
ut32_t
)0x00000030

	)

5429 
	#FMC_PCR4_PWID_0
 ((
ut32_t
)0x00000010

	)

5430 
	#FMC_PCR4_PWID_1
 ((
ut32_t
)0x00000020

	)

5432 
	#FMC_PCR4_ECCEN
 ((
ut32_t
)0x00000040

	)

5434 
	#FMC_PCR4_TCLR
 ((
ut32_t
)0x00001E00

	)

5435 
	#FMC_PCR4_TCLR_0
 ((
ut32_t
)0x00000200

	)

5436 
	#FMC_PCR4_TCLR_1
 ((
ut32_t
)0x00000400

	)

5437 
	#FMC_PCR4_TCLR_2
 ((
ut32_t
)0x00000800

	)

5438 
	#FMC_PCR4_TCLR_3
 ((
ut32_t
)0x00001000

	)

5440 
	#FMC_PCR4_TAR
 ((
ut32_t
)0x0001E000

	)

5441 
	#FMC_PCR4_TAR_0
 ((
ut32_t
)0x00002000

	)

5442 
	#FMC_PCR4_TAR_1
 ((
ut32_t
)0x00004000

	)

5443 
	#FMC_PCR4_TAR_2
 ((
ut32_t
)0x00008000

	)

5444 
	#FMC_PCR4_TAR_3
 ((
ut32_t
)0x00010000

	)

5446 
	#FMC_PCR4_ECCPS
 ((
ut32_t
)0x000E0000

	)

5447 
	#FMC_PCR4_ECCPS_0
 ((
ut32_t
)0x00020000

	)

5448 
	#FMC_PCR4_ECCPS_1
 ((
ut32_t
)0x00040000

	)

5449 
	#FMC_PCR4_ECCPS_2
 ((
ut32_t
)0x00080000

	)

5452 
	#FMC_SR2_IRS
 ((
ut8_t
)0x01

	)

5453 
	#FMC_SR2_ILS
 ((
ut8_t
)0x02

	)

5454 
	#FMC_SR2_IFS
 ((
ut8_t
)0x04

	)

5455 
	#FMC_SR2_IREN
 ((
ut8_t
)0x08

	)

5456 
	#FMC_SR2_ILEN
 ((
ut8_t
)0x10

	)

5457 
	#FMC_SR2_IFEN
 ((
ut8_t
)0x20

	)

5458 
	#FMC_SR2_FEMPT
 ((
ut8_t
)0x40

	)

5461 
	#FMC_SR3_IRS
 ((
ut8_t
)0x01

	)

5462 
	#FMC_SR3_ILS
 ((
ut8_t
)0x02

	)

5463 
	#FMC_SR3_IFS
 ((
ut8_t
)0x04

	)

5464 
	#FMC_SR3_IREN
 ((
ut8_t
)0x08

	)

5465 
	#FMC_SR3_ILEN
 ((
ut8_t
)0x10

	)

5466 
	#FMC_SR3_IFEN
 ((
ut8_t
)0x20

	)

5467 
	#FMC_SR3_FEMPT
 ((
ut8_t
)0x40

	)

5470 
	#FMC_SR4_IRS
 ((
ut8_t
)0x01

	)

5471 
	#FMC_SR4_ILS
 ((
ut8_t
)0x02

	)

5472 
	#FMC_SR4_IFS
 ((
ut8_t
)0x04

	)

5473 
	#FMC_SR4_IREN
 ((
ut8_t
)0x08

	)

5474 
	#FMC_SR4_ILEN
 ((
ut8_t
)0x10

	)

5475 
	#FMC_SR4_IFEN
 ((
ut8_t
)0x20

	)

5476 
	#FMC_SR4_FEMPT
 ((
ut8_t
)0x40

	)

5479 
	#FMC_PMEM2_MEMSET2
 ((
ut32_t
)0x000000FF

	)

5480 
	#FMC_PMEM2_MEMSET2_0
 ((
ut32_t
)0x00000001

	)

5481 
	#FMC_PMEM2_MEMSET2_1
 ((
ut32_t
)0x00000002

	)

5482 
	#FMC_PMEM2_MEMSET2_2
 ((
ut32_t
)0x00000004

	)

5483 
	#FMC_PMEM2_MEMSET2_3
 ((
ut32_t
)0x00000008

	)

5484 
	#FMC_PMEM2_MEMSET2_4
 ((
ut32_t
)0x00000010

	)

5485 
	#FMC_PMEM2_MEMSET2_5
 ((
ut32_t
)0x00000020

	)

5486 
	#FMC_PMEM2_MEMSET2_6
 ((
ut32_t
)0x00000040

	)

5487 
	#FMC_PMEM2_MEMSET2_7
 ((
ut32_t
)0x00000080

	)

5489 
	#FMC_PMEM2_MEMWAIT2
 ((
ut32_t
)0x0000FF00

	)

5490 
	#FMC_PMEM2_MEMWAIT2_0
 ((
ut32_t
)0x00000100

	)

5491 
	#FMC_PMEM2_MEMWAIT2_1
 ((
ut32_t
)0x00000200

	)

5492 
	#FMC_PMEM2_MEMWAIT2_2
 ((
ut32_t
)0x00000400

	)

5493 
	#FMC_PMEM2_MEMWAIT2_3
 ((
ut32_t
)0x00000800

	)

5494 
	#FMC_PMEM2_MEMWAIT2_4
 ((
ut32_t
)0x00001000

	)

5495 
	#FMC_PMEM2_MEMWAIT2_5
 ((
ut32_t
)0x00002000

	)

5496 
	#FMC_PMEM2_MEMWAIT2_6
 ((
ut32_t
)0x00004000

	)

5497 
	#FMC_PMEM2_MEMWAIT2_7
 ((
ut32_t
)0x00008000

	)

5499 
	#FMC_PMEM2_MEMHOLD2
 ((
ut32_t
)0x00FF0000

	)

5500 
	#FMC_PMEM2_MEMHOLD2_0
 ((
ut32_t
)0x00010000

	)

5501 
	#FMC_PMEM2_MEMHOLD2_1
 ((
ut32_t
)0x00020000

	)

5502 
	#FMC_PMEM2_MEMHOLD2_2
 ((
ut32_t
)0x00040000

	)

5503 
	#FMC_PMEM2_MEMHOLD2_3
 ((
ut32_t
)0x00080000

	)

5504 
	#FMC_PMEM2_MEMHOLD2_4
 ((
ut32_t
)0x00100000

	)

5505 
	#FMC_PMEM2_MEMHOLD2_5
 ((
ut32_t
)0x00200000

	)

5506 
	#FMC_PMEM2_MEMHOLD2_6
 ((
ut32_t
)0x00400000

	)

5507 
	#FMC_PMEM2_MEMHOLD2_7
 ((
ut32_t
)0x00800000

	)

5509 
	#FMC_PMEM2_MEMHIZ2
 ((
ut32_t
)0xFF000000

	)

5510 
	#FMC_PMEM2_MEMHIZ2_0
 ((
ut32_t
)0x01000000

	)

5511 
	#FMC_PMEM2_MEMHIZ2_1
 ((
ut32_t
)0x02000000

	)

5512 
	#FMC_PMEM2_MEMHIZ2_2
 ((
ut32_t
)0x04000000

	)

5513 
	#FMC_PMEM2_MEMHIZ2_3
 ((
ut32_t
)0x08000000

	)

5514 
	#FMC_PMEM2_MEMHIZ2_4
 ((
ut32_t
)0x10000000

	)

5515 
	#FMC_PMEM2_MEMHIZ2_5
 ((
ut32_t
)0x20000000

	)

5516 
	#FMC_PMEM2_MEMHIZ2_6
 ((
ut32_t
)0x40000000

	)

5517 
	#FMC_PMEM2_MEMHIZ2_7
 ((
ut32_t
)0x80000000

	)

5520 
	#FMC_PMEM3_MEMSET3
 ((
ut32_t
)0x000000FF

	)

5521 
	#FMC_PMEM3_MEMSET3_0
 ((
ut32_t
)0x00000001

	)

5522 
	#FMC_PMEM3_MEMSET3_1
 ((
ut32_t
)0x00000002

	)

5523 
	#FMC_PMEM3_MEMSET3_2
 ((
ut32_t
)0x00000004

	)

5524 
	#FMC_PMEM3_MEMSET3_3
 ((
ut32_t
)0x00000008

	)

5525 
	#FMC_PMEM3_MEMSET3_4
 ((
ut32_t
)0x00000010

	)

5526 
	#FMC_PMEM3_MEMSET3_5
 ((
ut32_t
)0x00000020

	)

5527 
	#FMC_PMEM3_MEMSET3_6
 ((
ut32_t
)0x00000040

	)

5528 
	#FMC_PMEM3_MEMSET3_7
 ((
ut32_t
)0x00000080

	)

5530 
	#FMC_PMEM3_MEMWAIT3
 ((
ut32_t
)0x0000FF00

	)

5531 
	#FMC_PMEM3_MEMWAIT3_0
 ((
ut32_t
)0x00000100

	)

5532 
	#FMC_PMEM3_MEMWAIT3_1
 ((
ut32_t
)0x00000200

	)

5533 
	#FMC_PMEM3_MEMWAIT3_2
 ((
ut32_t
)0x00000400

	)

5534 
	#FMC_PMEM3_MEMWAIT3_3
 ((
ut32_t
)0x00000800

	)

5535 
	#FMC_PMEM3_MEMWAIT3_4
 ((
ut32_t
)0x00001000

	)

5536 
	#FMC_PMEM3_MEMWAIT3_5
 ((
ut32_t
)0x00002000

	)

5537 
	#FMC_PMEM3_MEMWAIT3_6
 ((
ut32_t
)0x00004000

	)

5538 
	#FMC_PMEM3_MEMWAIT3_7
 ((
ut32_t
)0x00008000

	)

5540 
	#FMC_PMEM3_MEMHOLD3
 ((
ut32_t
)0x00FF0000

	)

5541 
	#FMC_PMEM3_MEMHOLD3_0
 ((
ut32_t
)0x00010000

	)

5542 
	#FMC_PMEM3_MEMHOLD3_1
 ((
ut32_t
)0x00020000

	)

5543 
	#FMC_PMEM3_MEMHOLD3_2
 ((
ut32_t
)0x00040000

	)

5544 
	#FMC_PMEM3_MEMHOLD3_3
 ((
ut32_t
)0x00080000

	)

5545 
	#FMC_PMEM3_MEMHOLD3_4
 ((
ut32_t
)0x00100000

	)

5546 
	#FMC_PMEM3_MEMHOLD3_5
 ((
ut32_t
)0x00200000

	)

5547 
	#FMC_PMEM3_MEMHOLD3_6
 ((
ut32_t
)0x00400000

	)

5548 
	#FMC_PMEM3_MEMHOLD3_7
 ((
ut32_t
)0x00800000

	)

5550 
	#FMC_PMEM3_MEMHIZ3
 ((
ut32_t
)0xFF000000

	)

5551 
	#FMC_PMEM3_MEMHIZ3_0
 ((
ut32_t
)0x01000000

	)

5552 
	#FMC_PMEM3_MEMHIZ3_1
 ((
ut32_t
)0x02000000

	)

5553 
	#FMC_PMEM3_MEMHIZ3_2
 ((
ut32_t
)0x04000000

	)

5554 
	#FMC_PMEM3_MEMHIZ3_3
 ((
ut32_t
)0x08000000

	)

5555 
	#FMC_PMEM3_MEMHIZ3_4
 ((
ut32_t
)0x10000000

	)

5556 
	#FMC_PMEM3_MEMHIZ3_5
 ((
ut32_t
)0x20000000

	)

5557 
	#FMC_PMEM3_MEMHIZ3_6
 ((
ut32_t
)0x40000000

	)

5558 
	#FMC_PMEM3_MEMHIZ3_7
 ((
ut32_t
)0x80000000

	)

5561 
	#FMC_PMEM4_MEMSET4
 ((
ut32_t
)0x000000FF

	)

5562 
	#FMC_PMEM4_MEMSET4_0
 ((
ut32_t
)0x00000001

	)

5563 
	#FMC_PMEM4_MEMSET4_1
 ((
ut32_t
)0x00000002

	)

5564 
	#FMC_PMEM4_MEMSET4_2
 ((
ut32_t
)0x00000004

	)

5565 
	#FMC_PMEM4_MEMSET4_3
 ((
ut32_t
)0x00000008

	)

5566 
	#FMC_PMEM4_MEMSET4_4
 ((
ut32_t
)0x00000010

	)

5567 
	#FMC_PMEM4_MEMSET4_5
 ((
ut32_t
)0x00000020

	)

5568 
	#FMC_PMEM4_MEMSET4_6
 ((
ut32_t
)0x00000040

	)

5569 
	#FMC_PMEM4_MEMSET4_7
 ((
ut32_t
)0x00000080

	)

5571 
	#FMC_PMEM4_MEMWAIT4
 ((
ut32_t
)0x0000FF00

	)

5572 
	#FMC_PMEM4_MEMWAIT4_0
 ((
ut32_t
)0x00000100

	)

5573 
	#FMC_PMEM4_MEMWAIT4_1
 ((
ut32_t
)0x00000200

	)

5574 
	#FMC_PMEM4_MEMWAIT4_2
 ((
ut32_t
)0x00000400

	)

5575 
	#FMC_PMEM4_MEMWAIT4_3
 ((
ut32_t
)0x00000800

	)

5576 
	#FMC_PMEM4_MEMWAIT4_4
 ((
ut32_t
)0x00001000

	)

5577 
	#FMC_PMEM4_MEMWAIT4_5
 ((
ut32_t
)0x00002000

	)

5578 
	#FMC_PMEM4_MEMWAIT4_6
 ((
ut32_t
)0x00004000

	)

5579 
	#FMC_PMEM4_MEMWAIT4_7
 ((
ut32_t
)0x00008000

	)

5581 
	#FMC_PMEM4_MEMHOLD4
 ((
ut32_t
)0x00FF0000

	)

5582 
	#FMC_PMEM4_MEMHOLD4_0
 ((
ut32_t
)0x00010000

	)

5583 
	#FMC_PMEM4_MEMHOLD4_1
 ((
ut32_t
)0x00020000

	)

5584 
	#FMC_PMEM4_MEMHOLD4_2
 ((
ut32_t
)0x00040000

	)

5585 
	#FMC_PMEM4_MEMHOLD4_3
 ((
ut32_t
)0x00080000

	)

5586 
	#FMC_PMEM4_MEMHOLD4_4
 ((
ut32_t
)0x00100000

	)

5587 
	#FMC_PMEM4_MEMHOLD4_5
 ((
ut32_t
)0x00200000

	)

5588 
	#FMC_PMEM4_MEMHOLD4_6
 ((
ut32_t
)0x00400000

	)

5589 
	#FMC_PMEM4_MEMHOLD4_7
 ((
ut32_t
)0x00800000

	)

5591 
	#FMC_PMEM4_MEMHIZ4
 ((
ut32_t
)0xFF000000

	)

5592 
	#FMC_PMEM4_MEMHIZ4_0
 ((
ut32_t
)0x01000000

	)

5593 
	#FMC_PMEM4_MEMHIZ4_1
 ((
ut32_t
)0x02000000

	)

5594 
	#FMC_PMEM4_MEMHIZ4_2
 ((
ut32_t
)0x04000000

	)

5595 
	#FMC_PMEM4_MEMHIZ4_3
 ((
ut32_t
)0x08000000

	)

5596 
	#FMC_PMEM4_MEMHIZ4_4
 ((
ut32_t
)0x10000000

	)

5597 
	#FMC_PMEM4_MEMHIZ4_5
 ((
ut32_t
)0x20000000

	)

5598 
	#FMC_PMEM4_MEMHIZ4_6
 ((
ut32_t
)0x40000000

	)

5599 
	#FMC_PMEM4_MEMHIZ4_7
 ((
ut32_t
)0x80000000

	)

5602 
	#FMC_PATT2_ATTSET2
 ((
ut32_t
)0x000000FF

	)

5603 
	#FMC_PATT2_ATTSET2_0
 ((
ut32_t
)0x00000001

	)

5604 
	#FMC_PATT2_ATTSET2_1
 ((
ut32_t
)0x00000002

	)

5605 
	#FMC_PATT2_ATTSET2_2
 ((
ut32_t
)0x00000004

	)

5606 
	#FMC_PATT2_ATTSET2_3
 ((
ut32_t
)0x00000008

	)

5607 
	#FMC_PATT2_ATTSET2_4
 ((
ut32_t
)0x00000010

	)

5608 
	#FMC_PATT2_ATTSET2_5
 ((
ut32_t
)0x00000020

	)

5609 
	#FMC_PATT2_ATTSET2_6
 ((
ut32_t
)0x00000040

	)

5610 
	#FMC_PATT2_ATTSET2_7
 ((
ut32_t
)0x00000080

	)

5612 
	#FMC_PATT2_ATTWAIT2
 ((
ut32_t
)0x0000FF00

	)

5613 
	#FMC_PATT2_ATTWAIT2_0
 ((
ut32_t
)0x00000100

	)

5614 
	#FMC_PATT2_ATTWAIT2_1
 ((
ut32_t
)0x00000200

	)

5615 
	#FMC_PATT2_ATTWAIT2_2
 ((
ut32_t
)0x00000400

	)

5616 
	#FMC_PATT2_ATTWAIT2_3
 ((
ut32_t
)0x00000800

	)

5617 
	#FMC_PATT2_ATTWAIT2_4
 ((
ut32_t
)0x00001000

	)

5618 
	#FMC_PATT2_ATTWAIT2_5
 ((
ut32_t
)0x00002000

	)

5619 
	#FMC_PATT2_ATTWAIT2_6
 ((
ut32_t
)0x00004000

	)

5620 
	#FMC_PATT2_ATTWAIT2_7
 ((
ut32_t
)0x00008000

	)

5622 
	#FMC_PATT2_ATTHOLD2
 ((
ut32_t
)0x00FF0000

	)

5623 
	#FMC_PATT2_ATTHOLD2_0
 ((
ut32_t
)0x00010000

	)

5624 
	#FMC_PATT2_ATTHOLD2_1
 ((
ut32_t
)0x00020000

	)

5625 
	#FMC_PATT2_ATTHOLD2_2
 ((
ut32_t
)0x00040000

	)

5626 
	#FMC_PATT2_ATTHOLD2_3
 ((
ut32_t
)0x00080000

	)

5627 
	#FMC_PATT2_ATTHOLD2_4
 ((
ut32_t
)0x00100000

	)

5628 
	#FMC_PATT2_ATTHOLD2_5
 ((
ut32_t
)0x00200000

	)

5629 
	#FMC_PATT2_ATTHOLD2_6
 ((
ut32_t
)0x00400000

	)

5630 
	#FMC_PATT2_ATTHOLD2_7
 ((
ut32_t
)0x00800000

	)

5632 
	#FMC_PATT2_ATTHIZ2
 ((
ut32_t
)0xFF000000

	)

5633 
	#FMC_PATT2_ATTHIZ2_0
 ((
ut32_t
)0x01000000

	)

5634 
	#FMC_PATT2_ATTHIZ2_1
 ((
ut32_t
)0x02000000

	)

5635 
	#FMC_PATT2_ATTHIZ2_2
 ((
ut32_t
)0x04000000

	)

5636 
	#FMC_PATT2_ATTHIZ2_3
 ((
ut32_t
)0x08000000

	)

5637 
	#FMC_PATT2_ATTHIZ2_4
 ((
ut32_t
)0x10000000

	)

5638 
	#FMC_PATT2_ATTHIZ2_5
 ((
ut32_t
)0x20000000

	)

5639 
	#FMC_PATT2_ATTHIZ2_6
 ((
ut32_t
)0x40000000

	)

5640 
	#FMC_PATT2_ATTHIZ2_7
 ((
ut32_t
)0x80000000

	)

5643 
	#FMC_PATT3_ATTSET3
 ((
ut32_t
)0x000000FF

	)

5644 
	#FMC_PATT3_ATTSET3_0
 ((
ut32_t
)0x00000001

	)

5645 
	#FMC_PATT3_ATTSET3_1
 ((
ut32_t
)0x00000002

	)

5646 
	#FMC_PATT3_ATTSET3_2
 ((
ut32_t
)0x00000004

	)

5647 
	#FMC_PATT3_ATTSET3_3
 ((
ut32_t
)0x00000008

	)

5648 
	#FMC_PATT3_ATTSET3_4
 ((
ut32_t
)0x00000010

	)

5649 
	#FMC_PATT3_ATTSET3_5
 ((
ut32_t
)0x00000020

	)

5650 
	#FMC_PATT3_ATTSET3_6
 ((
ut32_t
)0x00000040

	)

5651 
	#FMC_PATT3_ATTSET3_7
 ((
ut32_t
)0x00000080

	)

5653 
	#FMC_PATT3_ATTWAIT3
 ((
ut32_t
)0x0000FF00

	)

5654 
	#FMC_PATT3_ATTWAIT3_0
 ((
ut32_t
)0x00000100

	)

5655 
	#FMC_PATT3_ATTWAIT3_1
 ((
ut32_t
)0x00000200

	)

5656 
	#FMC_PATT3_ATTWAIT3_2
 ((
ut32_t
)0x00000400

	)

5657 
	#FMC_PATT3_ATTWAIT3_3
 ((
ut32_t
)0x00000800

	)

5658 
	#FMC_PATT3_ATTWAIT3_4
 ((
ut32_t
)0x00001000

	)

5659 
	#FMC_PATT3_ATTWAIT3_5
 ((
ut32_t
)0x00002000

	)

5660 
	#FMC_PATT3_ATTWAIT3_6
 ((
ut32_t
)0x00004000

	)

5661 
	#FMC_PATT3_ATTWAIT3_7
 ((
ut32_t
)0x00008000

	)

5663 
	#FMC_PATT3_ATTHOLD3
 ((
ut32_t
)0x00FF0000

	)

5664 
	#FMC_PATT3_ATTHOLD3_0
 ((
ut32_t
)0x00010000

	)

5665 
	#FMC_PATT3_ATTHOLD3_1
 ((
ut32_t
)0x00020000

	)

5666 
	#FMC_PATT3_ATTHOLD3_2
 ((
ut32_t
)0x00040000

	)

5667 
	#FMC_PATT3_ATTHOLD3_3
 ((
ut32_t
)0x00080000

	)

5668 
	#FMC_PATT3_ATTHOLD3_4
 ((
ut32_t
)0x00100000

	)

5669 
	#FMC_PATT3_ATTHOLD3_5
 ((
ut32_t
)0x00200000

	)

5670 
	#FMC_PATT3_ATTHOLD3_6
 ((
ut32_t
)0x00400000

	)

5671 
	#FMC_PATT3_ATTHOLD3_7
 ((
ut32_t
)0x00800000

	)

5673 
	#FMC_PATT3_ATTHIZ3
 ((
ut32_t
)0xFF000000

	)

5674 
	#FMC_PATT3_ATTHIZ3_0
 ((
ut32_t
)0x01000000

	)

5675 
	#FMC_PATT3_ATTHIZ3_1
 ((
ut32_t
)0x02000000

	)

5676 
	#FMC_PATT3_ATTHIZ3_2
 ((
ut32_t
)0x04000000

	)

5677 
	#FMC_PATT3_ATTHIZ3_3
 ((
ut32_t
)0x08000000

	)

5678 
	#FMC_PATT3_ATTHIZ3_4
 ((
ut32_t
)0x10000000

	)

5679 
	#FMC_PATT3_ATTHIZ3_5
 ((
ut32_t
)0x20000000

	)

5680 
	#FMC_PATT3_ATTHIZ3_6
 ((
ut32_t
)0x40000000

	)

5681 
	#FMC_PATT3_ATTHIZ3_7
 ((
ut32_t
)0x80000000

	)

5684 
	#FMC_PATT4_ATTSET4
 ((
ut32_t
)0x000000FF

	)

5685 
	#FMC_PATT4_ATTSET4_0
 ((
ut32_t
)0x00000001

	)

5686 
	#FMC_PATT4_ATTSET4_1
 ((
ut32_t
)0x00000002

	)

5687 
	#FMC_PATT4_ATTSET4_2
 ((
ut32_t
)0x00000004

	)

5688 
	#FMC_PATT4_ATTSET4_3
 ((
ut32_t
)0x00000008

	)

5689 
	#FMC_PATT4_ATTSET4_4
 ((
ut32_t
)0x00000010

	)

5690 
	#FMC_PATT4_ATTSET4_5
 ((
ut32_t
)0x00000020

	)

5691 
	#FMC_PATT4_ATTSET4_6
 ((
ut32_t
)0x00000040

	)

5692 
	#FMC_PATT4_ATTSET4_7
 ((
ut32_t
)0x00000080

	)

5694 
	#FMC_PATT4_ATTWAIT4
 ((
ut32_t
)0x0000FF00

	)

5695 
	#FMC_PATT4_ATTWAIT4_0
 ((
ut32_t
)0x00000100

	)

5696 
	#FMC_PATT4_ATTWAIT4_1
 ((
ut32_t
)0x00000200

	)

5697 
	#FMC_PATT4_ATTWAIT4_2
 ((
ut32_t
)0x00000400

	)

5698 
	#FMC_PATT4_ATTWAIT4_3
 ((
ut32_t
)0x00000800

	)

5699 
	#FMC_PATT4_ATTWAIT4_4
 ((
ut32_t
)0x00001000

	)

5700 
	#FMC_PATT4_ATTWAIT4_5
 ((
ut32_t
)0x00002000

	)

5701 
	#FMC_PATT4_ATTWAIT4_6
 ((
ut32_t
)0x00004000

	)

5702 
	#FMC_PATT4_ATTWAIT4_7
 ((
ut32_t
)0x00008000

	)

5704 
	#FMC_PATT4_ATTHOLD4
 ((
ut32_t
)0x00FF0000

	)

5705 
	#FMC_PATT4_ATTHOLD4_0
 ((
ut32_t
)0x00010000

	)

5706 
	#FMC_PATT4_ATTHOLD4_1
 ((
ut32_t
)0x00020000

	)

5707 
	#FMC_PATT4_ATTHOLD4_2
 ((
ut32_t
)0x00040000

	)

5708 
	#FMC_PATT4_ATTHOLD4_3
 ((
ut32_t
)0x00080000

	)

5709 
	#FMC_PATT4_ATTHOLD4_4
 ((
ut32_t
)0x00100000

	)

5710 
	#FMC_PATT4_ATTHOLD4_5
 ((
ut32_t
)0x00200000

	)

5711 
	#FMC_PATT4_ATTHOLD4_6
 ((
ut32_t
)0x00400000

	)

5712 
	#FMC_PATT4_ATTHOLD4_7
 ((
ut32_t
)0x00800000

	)

5714 
	#FMC_PATT4_ATTHIZ4
 ((
ut32_t
)0xFF000000

	)

5715 
	#FMC_PATT4_ATTHIZ4_0
 ((
ut32_t
)0x01000000

	)

5716 
	#FMC_PATT4_ATTHIZ4_1
 ((
ut32_t
)0x02000000

	)

5717 
	#FMC_PATT4_ATTHIZ4_2
 ((
ut32_t
)0x04000000

	)

5718 
	#FMC_PATT4_ATTHIZ4_3
 ((
ut32_t
)0x08000000

	)

5719 
	#FMC_PATT4_ATTHIZ4_4
 ((
ut32_t
)0x10000000

	)

5720 
	#FMC_PATT4_ATTHIZ4_5
 ((
ut32_t
)0x20000000

	)

5721 
	#FMC_PATT4_ATTHIZ4_6
 ((
ut32_t
)0x40000000

	)

5722 
	#FMC_PATT4_ATTHIZ4_7
 ((
ut32_t
)0x80000000

	)

5725 
	#FMC_PIO4_IOSET4
 ((
ut32_t
)0x000000FF

	)

5726 
	#FMC_PIO4_IOSET4_0
 ((
ut32_t
)0x00000001

	)

5727 
	#FMC_PIO4_IOSET4_1
 ((
ut32_t
)0x00000002

	)

5728 
	#FMC_PIO4_IOSET4_2
 ((
ut32_t
)0x00000004

	)

5729 
	#FMC_PIO4_IOSET4_3
 ((
ut32_t
)0x00000008

	)

5730 
	#FMC_PIO4_IOSET4_4
 ((
ut32_t
)0x00000010

	)

5731 
	#FMC_PIO4_IOSET4_5
 ((
ut32_t
)0x00000020

	)

5732 
	#FMC_PIO4_IOSET4_6
 ((
ut32_t
)0x00000040

	)

5733 
	#FMC_PIO4_IOSET4_7
 ((
ut32_t
)0x00000080

	)

5735 
	#FMC_PIO4_IOWAIT4
 ((
ut32_t
)0x0000FF00

	)

5736 
	#FMC_PIO4_IOWAIT4_0
 ((
ut32_t
)0x00000100

	)

5737 
	#FMC_PIO4_IOWAIT4_1
 ((
ut32_t
)0x00000200

	)

5738 
	#FMC_PIO4_IOWAIT4_2
 ((
ut32_t
)0x00000400

	)

5739 
	#FMC_PIO4_IOWAIT4_3
 ((
ut32_t
)0x00000800

	)

5740 
	#FMC_PIO4_IOWAIT4_4
 ((
ut32_t
)0x00001000

	)

5741 
	#FMC_PIO4_IOWAIT4_5
 ((
ut32_t
)0x00002000

	)

5742 
	#FMC_PIO4_IOWAIT4_6
 ((
ut32_t
)0x00004000

	)

5743 
	#FMC_PIO4_IOWAIT4_7
 ((
ut32_t
)0x00008000

	)

5745 
	#FMC_PIO4_IOHOLD4
 ((
ut32_t
)0x00FF0000

	)

5746 
	#FMC_PIO4_IOHOLD4_0
 ((
ut32_t
)0x00010000

	)

5747 
	#FMC_PIO4_IOHOLD4_1
 ((
ut32_t
)0x00020000

	)

5748 
	#FMC_PIO4_IOHOLD4_2
 ((
ut32_t
)0x00040000

	)

5749 
	#FMC_PIO4_IOHOLD4_3
 ((
ut32_t
)0x00080000

	)

5750 
	#FMC_PIO4_IOHOLD4_4
 ((
ut32_t
)0x00100000

	)

5751 
	#FMC_PIO4_IOHOLD4_5
 ((
ut32_t
)0x00200000

	)

5752 
	#FMC_PIO4_IOHOLD4_6
 ((
ut32_t
)0x00400000

	)

5753 
	#FMC_PIO4_IOHOLD4_7
 ((
ut32_t
)0x00800000

	)

5755 
	#FMC_PIO4_IOHIZ4
 ((
ut32_t
)0xFF000000

	)

5756 
	#FMC_PIO4_IOHIZ4_0
 ((
ut32_t
)0x01000000

	)

5757 
	#FMC_PIO4_IOHIZ4_1
 ((
ut32_t
)0x02000000

	)

5758 
	#FMC_PIO4_IOHIZ4_2
 ((
ut32_t
)0x04000000

	)

5759 
	#FMC_PIO4_IOHIZ4_3
 ((
ut32_t
)0x08000000

	)

5760 
	#FMC_PIO4_IOHIZ4_4
 ((
ut32_t
)0x10000000

	)

5761 
	#FMC_PIO4_IOHIZ4_5
 ((
ut32_t
)0x20000000

	)

5762 
	#FMC_PIO4_IOHIZ4_6
 ((
ut32_t
)0x40000000

	)

5763 
	#FMC_PIO4_IOHIZ4_7
 ((
ut32_t
)0x80000000

	)

5766 
	#FMC_ECCR2_ECC2
 ((
ut32_t
)0xFFFFFFFF

	)

5769 
	#FMC_ECCR3_ECC3
 ((
ut32_t
)0xFFFFFFFF

	)

5772 
	#FMC_SDCR1_NC
 ((
ut32_t
)0x00000003

	)

5773 
	#FMC_SDCR1_NC_0
 ((
ut32_t
)0x00000001

	)

5774 
	#FMC_SDCR1_NC_1
 ((
ut32_t
)0x00000002

	)

5776 
	#FMC_SDCR1_NR
 ((
ut32_t
)0x0000000C

	)

5777 
	#FMC_SDCR1_NR_0
 ((
ut32_t
)0x00000004

	)

5778 
	#FMC_SDCR1_NR_1
 ((
ut32_t
)0x00000008

	)

5780 
	#FMC_SDCR1_MWID
 ((
ut32_t
)0x00000030

	)

5781 
	#FMC_SDCR1_MWID_0
 ((
ut32_t
)0x00000010

	)

5782 
	#FMC_SDCR1_MWID_1
 ((
ut32_t
)0x00000020

	)

5784 
	#FMC_SDCR1_NB
 ((
ut32_t
)0x00000040

	)

5786 
	#FMC_SDCR1_CAS
 ((
ut32_t
)0x00000180

	)

5787 
	#FMC_SDCR1_CAS_0
 ((
ut32_t
)0x00000080

	)

5788 
	#FMC_SDCR1_CAS_1
 ((
ut32_t
)0x00000100

	)

5790 
	#FMC_SDCR1_WP
 ((
ut32_t
)0x00000200

	)

5792 
	#FMC_SDCR1_SDCLK
 ((
ut32_t
)0x00000C00

	)

5793 
	#FMC_SDCR1_SDCLK_0
 ((
ut32_t
)0x00000400

	)

5794 
	#FMC_SDCR1_SDCLK_1
 ((
ut32_t
)0x00000800

	)

5796 
	#FMC_SDCR1_RBURST
 ((
ut32_t
)0x00001000

	)

5798 
	#FMC_SDCR1_RPIPE
 ((
ut32_t
)0x00006000

	)

5799 
	#FMC_SDCR1_RPIPE_0
 ((
ut32_t
)0x00002000

	)

5800 
	#FMC_SDCR1_RPIPE_1
 ((
ut32_t
)0x00004000

	)

5803 
	#FMC_SDCR2_NC
 ((
ut32_t
)0x00000003

	)

5804 
	#FMC_SDCR2_NC_0
 ((
ut32_t
)0x00000001

	)

5805 
	#FMC_SDCR2_NC_1
 ((
ut32_t
)0x00000002

	)

5807 
	#FMC_SDCR2_NR
 ((
ut32_t
)0x0000000C

	)

5808 
	#FMC_SDCR2_NR_0
 ((
ut32_t
)0x00000004

	)

5809 
	#FMC_SDCR2_NR_1
 ((
ut32_t
)0x00000008

	)

5811 
	#FMC_SDCR2_MWID
 ((
ut32_t
)0x00000030

	)

5812 
	#FMC_SDCR2_MWID_0
 ((
ut32_t
)0x00000010

	)

5813 
	#FMC_SDCR2_MWID_1
 ((
ut32_t
)0x00000020

	)

5815 
	#FMC_SDCR2_NB
 ((
ut32_t
)0x00000040

	)

5817 
	#FMC_SDCR2_CAS
 ((
ut32_t
)0x00000180

	)

5818 
	#FMC_SDCR2_CAS_0
 ((
ut32_t
)0x00000080

	)

5819 
	#FMC_SDCR2_CAS_1
 ((
ut32_t
)0x00000100

	)

5821 
	#FMC_SDCR2_WP
 ((
ut32_t
)0x00000200

	)

5823 
	#FMC_SDCR2_SDCLK
 ((
ut32_t
)0x00000C00

	)

5824 
	#FMC_SDCR2_SDCLK_0
 ((
ut32_t
)0x00000400

	)

5825 
	#FMC_SDCR2_SDCLK_1
 ((
ut32_t
)0x00000800

	)

5827 
	#FMC_SDCR2_RBURST
 ((
ut32_t
)0x00001000

	)

5829 
	#FMC_SDCR2_RPIPE
 ((
ut32_t
)0x00006000

	)

5830 
	#FMC_SDCR2_RPIPE_0
 ((
ut32_t
)0x00002000

	)

5831 
	#FMC_SDCR2_RPIPE_1
 ((
ut32_t
)0x00004000

	)

5834 
	#FMC_SDTR1_TMRD
 ((
ut32_t
)0x0000000F

	)

5835 
	#FMC_SDTR1_TMRD_0
 ((
ut32_t
)0x00000001

	)

5836 
	#FMC_SDTR1_TMRD_1
 ((
ut32_t
)0x00000002

	)

5837 
	#FMC_SDTR1_TMRD_2
 ((
ut32_t
)0x00000004

	)

5838 
	#FMC_SDTR1_TMRD_3
 ((
ut32_t
)0x00000008

	)

5840 
	#FMC_SDTR1_TXSR
 ((
ut32_t
)0x000000F0

	)

5841 
	#FMC_SDTR1_TXSR_0
 ((
ut32_t
)0x00000010

	)

5842 
	#FMC_SDTR1_TXSR_1
 ((
ut32_t
)0x00000020

	)

5843 
	#FMC_SDTR1_TXSR_2
 ((
ut32_t
)0x00000040

	)

5844 
	#FMC_SDTR1_TXSR_3
 ((
ut32_t
)0x00000080

	)

5846 
	#FMC_SDTR1_TRAS
 ((
ut32_t
)0x00000F00

	)

5847 
	#FMC_SDTR1_TRAS_0
 ((
ut32_t
)0x00000100

	)

5848 
	#FMC_SDTR1_TRAS_1
 ((
ut32_t
)0x00000200

	)

5849 
	#FMC_SDTR1_TRAS_2
 ((
ut32_t
)0x00000400

	)

5850 
	#FMC_SDTR1_TRAS_3
 ((
ut32_t
)0x00000800

	)

5852 
	#FMC_SDTR1_TRC
 ((
ut32_t
)0x0000F000

	)

5853 
	#FMC_SDTR1_TRC_0
 ((
ut32_t
)0x00001000

	)

5854 
	#FMC_SDTR1_TRC_1
 ((
ut32_t
)0x00002000

	)

5855 
	#FMC_SDTR1_TRC_2
 ((
ut32_t
)0x00004000

	)

5857 
	#FMC_SDTR1_TWR
 ((
ut32_t
)0x000F0000

	)

5858 
	#FMC_SDTR1_TWR_0
 ((
ut32_t
)0x00010000

	)

5859 
	#FMC_SDTR1_TWR_1
 ((
ut32_t
)0x00020000

	)

5860 
	#FMC_SDTR1_TWR_2
 ((
ut32_t
)0x00040000

	)

5862 
	#FMC_SDTR1_TRP
 ((
ut32_t
)0x00F00000

	)

5863 
	#FMC_SDTR1_TRP_0
 ((
ut32_t
)0x00100000

	)

5864 
	#FMC_SDTR1_TRP_1
 ((
ut32_t
)0x00200000

	)

5865 
	#FMC_SDTR1_TRP_2
 ((
ut32_t
)0x00400000

	)

5867 
	#FMC_SDTR1_TRCD
 ((
ut32_t
)0x0F000000

	)

5868 
	#FMC_SDTR1_TRCD_0
 ((
ut32_t
)0x01000000

	)

5869 
	#FMC_SDTR1_TRCD_1
 ((
ut32_t
)0x02000000

	)

5870 
	#FMC_SDTR1_TRCD_2
 ((
ut32_t
)0x04000000

	)

5873 
	#FMC_SDTR2_TMRD
 ((
ut32_t
)0x0000000F

	)

5874 
	#FMC_SDTR2_TMRD_0
 ((
ut32_t
)0x00000001

	)

5875 
	#FMC_SDTR2_TMRD_1
 ((
ut32_t
)0x00000002

	)

5876 
	#FMC_SDTR2_TMRD_2
 ((
ut32_t
)0x00000004

	)

5877 
	#FMC_SDTR2_TMRD_3
 ((
ut32_t
)0x00000008

	)

5879 
	#FMC_SDTR2_TXSR
 ((
ut32_t
)0x000000F0

	)

5880 
	#FMC_SDTR2_TXSR_0
 ((
ut32_t
)0x00000010

	)

5881 
	#FMC_SDTR2_TXSR_1
 ((
ut32_t
)0x00000020

	)

5882 
	#FMC_SDTR2_TXSR_2
 ((
ut32_t
)0x00000040

	)

5883 
	#FMC_SDTR2_TXSR_3
 ((
ut32_t
)0x00000080

	)

5885 
	#FMC_SDTR2_TRAS
 ((
ut32_t
)0x00000F00

	)

5886 
	#FMC_SDTR2_TRAS_0
 ((
ut32_t
)0x00000100

	)

5887 
	#FMC_SDTR2_TRAS_1
 ((
ut32_t
)0x00000200

	)

5888 
	#FMC_SDTR2_TRAS_2
 ((
ut32_t
)0x00000400

	)

5889 
	#FMC_SDTR2_TRAS_3
 ((
ut32_t
)0x00000800

	)

5891 
	#FMC_SDTR2_TRC
 ((
ut32_t
)0x0000F000

	)

5892 
	#FMC_SDTR2_TRC_0
 ((
ut32_t
)0x00001000

	)

5893 
	#FMC_SDTR2_TRC_1
 ((
ut32_t
)0x00002000

	)

5894 
	#FMC_SDTR2_TRC_2
 ((
ut32_t
)0x00004000

	)

5896 
	#FMC_SDTR2_TWR
 ((
ut32_t
)0x000F0000

	)

5897 
	#FMC_SDTR2_TWR_0
 ((
ut32_t
)0x00010000

	)

5898 
	#FMC_SDTR2_TWR_1
 ((
ut32_t
)0x00020000

	)

5899 
	#FMC_SDTR2_TWR_2
 ((
ut32_t
)0x00040000

	)

5901 
	#FMC_SDTR2_TRP
 ((
ut32_t
)0x00F00000

	)

5902 
	#FMC_SDTR2_TRP_0
 ((
ut32_t
)0x00100000

	)

5903 
	#FMC_SDTR2_TRP_1
 ((
ut32_t
)0x00200000

	)

5904 
	#FMC_SDTR2_TRP_2
 ((
ut32_t
)0x00400000

	)

5906 
	#FMC_SDTR2_TRCD
 ((
ut32_t
)0x0F000000

	)

5907 
	#FMC_SDTR2_TRCD_0
 ((
ut32_t
)0x01000000

	)

5908 
	#FMC_SDTR2_TRCD_1
 ((
ut32_t
)0x02000000

	)

5909 
	#FMC_SDTR2_TRCD_2
 ((
ut32_t
)0x04000000

	)

5912 
	#FMC_SDCMR_MODE
 ((
ut32_t
)0x00000007

	)

5913 
	#FMC_SDCMR_MODE_0
 ((
ut32_t
)0x00000001

	)

5914 
	#FMC_SDCMR_MODE_1
 ((
ut32_t
)0x00000002

	)

5915 
	#FMC_SDCMR_MODE_2
 ((
ut32_t
)0x00000003

	)

5917 
	#FMC_SDCMR_CTB2
 ((
ut32_t
)0x00000008

	)

5919 
	#FMC_SDCMR_CTB1
 ((
ut32_t
)0x00000010

	)

5921 
	#FMC_SDCMR_NRFS
 ((
ut32_t
)0x000001E0

	)

5922 
	#FMC_SDCMR_NRFS_0
 ((
ut32_t
)0x00000020

	)

5923 
	#FMC_SDCMR_NRFS_1
 ((
ut32_t
)0x00000040

	)

5924 
	#FMC_SDCMR_NRFS_2
 ((
ut32_t
)0x00000080

	)

5925 
	#FMC_SDCMR_NRFS_3
 ((
ut32_t
)0x00000100

	)

5927 
	#FMC_SDCMR_MRD
 ((
ut32_t
)0x003FFE00

	)

5930 
	#FMC_SDRTR_CRE
 ((
ut32_t
)0x00000001

	)

5932 
	#FMC_SDRTR_COUNT
 ((
ut32_t
)0x00003FFE

	)

5934 
	#FMC_SDRTR_REIE
 ((
ut32_t
)0x00004000

	)

5937 
	#FMC_SDSR_RE
 ((
ut32_t
)0x00000001

	)

5939 
	#FMC_SDSR_MODES1
 ((
ut32_t
)0x00000006

	)

5940 
	#FMC_SDSR_MODES1_0
 ((
ut32_t
)0x00000002

	)

5941 
	#FMC_SDSR_MODES1_1
 ((
ut32_t
)0x00000004

	)

5943 
	#FMC_SDSR_MODES2
 ((
ut32_t
)0x00000018

	)

5944 
	#FMC_SDSR_MODES2_0
 ((
ut32_t
)0x00000008

	)

5945 
	#FMC_SDSR_MODES2_1
 ((
ut32_t
)0x00000010

	)

5947 
	#FMC_SDSR_BUSY
 ((
ut32_t
)0x00000020

	)

5957 
	#GPIO_MODER_MODER0
 ((
ut32_t
)0x00000003)

	)

5958 
	#GPIO_MODER_MODER0_0
 ((
ut32_t
)0x00000001)

	)

5959 
	#GPIO_MODER_MODER0_1
 ((
ut32_t
)0x00000002)

	)

5961 
	#GPIO_MODER_MODER1
 ((
ut32_t
)0x0000000C)

	)

5962 
	#GPIO_MODER_MODER1_0
 ((
ut32_t
)0x00000004)

	)

5963 
	#GPIO_MODER_MODER1_1
 ((
ut32_t
)0x00000008)

	)

5965 
	#GPIO_MODER_MODER2
 ((
ut32_t
)0x00000030)

	)

5966 
	#GPIO_MODER_MODER2_0
 ((
ut32_t
)0x00000010)

	)

5967 
	#GPIO_MODER_MODER2_1
 ((
ut32_t
)0x00000020)

	)

5969 
	#GPIO_MODER_MODER3
 ((
ut32_t
)0x000000C0)

	)

5970 
	#GPIO_MODER_MODER3_0
 ((
ut32_t
)0x00000040)

	)

5971 
	#GPIO_MODER_MODER3_1
 ((
ut32_t
)0x00000080)

	)

5973 
	#GPIO_MODER_MODER4
 ((
ut32_t
)0x00000300)

	)

5974 
	#GPIO_MODER_MODER4_0
 ((
ut32_t
)0x00000100)

	)

5975 
	#GPIO_MODER_MODER4_1
 ((
ut32_t
)0x00000200)

	)

5977 
	#GPIO_MODER_MODER5
 ((
ut32_t
)0x00000C00)

	)

5978 
	#GPIO_MODER_MODER5_0
 ((
ut32_t
)0x00000400)

	)

5979 
	#GPIO_MODER_MODER5_1
 ((
ut32_t
)0x00000800)

	)

5981 
	#GPIO_MODER_MODER6
 ((
ut32_t
)0x00003000)

	)

5982 
	#GPIO_MODER_MODER6_0
 ((
ut32_t
)0x00001000)

	)

5983 
	#GPIO_MODER_MODER6_1
 ((
ut32_t
)0x00002000)

	)

5985 
	#GPIO_MODER_MODER7
 ((
ut32_t
)0x0000C000)

	)

5986 
	#GPIO_MODER_MODER7_0
 ((
ut32_t
)0x00004000)

	)

5987 
	#GPIO_MODER_MODER7_1
 ((
ut32_t
)0x00008000)

	)

5989 
	#GPIO_MODER_MODER8
 ((
ut32_t
)0x00030000)

	)

5990 
	#GPIO_MODER_MODER8_0
 ((
ut32_t
)0x00010000)

	)

5991 
	#GPIO_MODER_MODER8_1
 ((
ut32_t
)0x00020000)

	)

5993 
	#GPIO_MODER_MODER9
 ((
ut32_t
)0x000C0000)

	)

5994 
	#GPIO_MODER_MODER9_0
 ((
ut32_t
)0x00040000)

	)

5995 
	#GPIO_MODER_MODER9_1
 ((
ut32_t
)0x00080000)

	)

5997 
	#GPIO_MODER_MODER10
 ((
ut32_t
)0x00300000)

	)

5998 
	#GPIO_MODER_MODER10_0
 ((
ut32_t
)0x00100000)

	)

5999 
	#GPIO_MODER_MODER10_1
 ((
ut32_t
)0x00200000)

	)

6001 
	#GPIO_MODER_MODER11
 ((
ut32_t
)0x00C00000)

	)

6002 
	#GPIO_MODER_MODER11_0
 ((
ut32_t
)0x00400000)

	)

6003 
	#GPIO_MODER_MODER11_1
 ((
ut32_t
)0x00800000)

	)

6005 
	#GPIO_MODER_MODER12
 ((
ut32_t
)0x03000000)

	)

6006 
	#GPIO_MODER_MODER12_0
 ((
ut32_t
)0x01000000)

	)

6007 
	#GPIO_MODER_MODER12_1
 ((
ut32_t
)0x02000000)

	)

6009 
	#GPIO_MODER_MODER13
 ((
ut32_t
)0x0C000000)

	)

6010 
	#GPIO_MODER_MODER13_0
 ((
ut32_t
)0x04000000)

	)

6011 
	#GPIO_MODER_MODER13_1
 ((
ut32_t
)0x08000000)

	)

6013 
	#GPIO_MODER_MODER14
 ((
ut32_t
)0x30000000)

	)

6014 
	#GPIO_MODER_MODER14_0
 ((
ut32_t
)0x10000000)

	)

6015 
	#GPIO_MODER_MODER14_1
 ((
ut32_t
)0x20000000)

	)

6017 
	#GPIO_MODER_MODER15
 ((
ut32_t
)0xC0000000)

	)

6018 
	#GPIO_MODER_MODER15_0
 ((
ut32_t
)0x40000000)

	)

6019 
	#GPIO_MODER_MODER15_1
 ((
ut32_t
)0x80000000)

	)

6022 
	#GPIO_OTYPER_OT_0
 ((
ut32_t
)0x00000001)

	)

6023 
	#GPIO_OTYPER_OT_1
 ((
ut32_t
)0x00000002)

	)

6024 
	#GPIO_OTYPER_OT_2
 ((
ut32_t
)0x00000004)

	)

6025 
	#GPIO_OTYPER_OT_3
 ((
ut32_t
)0x00000008)

	)

6026 
	#GPIO_OTYPER_OT_4
 ((
ut32_t
)0x00000010)

	)

6027 
	#GPIO_OTYPER_OT_5
 ((
ut32_t
)0x00000020)

	)

6028 
	#GPIO_OTYPER_OT_6
 ((
ut32_t
)0x00000040)

	)

6029 
	#GPIO_OTYPER_OT_7
 ((
ut32_t
)0x00000080)

	)

6030 
	#GPIO_OTYPER_OT_8
 ((
ut32_t
)0x00000100)

	)

6031 
	#GPIO_OTYPER_OT_9
 ((
ut32_t
)0x00000200)

	)

6032 
	#GPIO_OTYPER_OT_10
 ((
ut32_t
)0x00000400)

	)

6033 
	#GPIO_OTYPER_OT_11
 ((
ut32_t
)0x00000800)

	)

6034 
	#GPIO_OTYPER_OT_12
 ((
ut32_t
)0x00001000)

	)

6035 
	#GPIO_OTYPER_OT_13
 ((
ut32_t
)0x00002000)

	)

6036 
	#GPIO_OTYPER_OT_14
 ((
ut32_t
)0x00004000)

	)

6037 
	#GPIO_OTYPER_OT_15
 ((
ut32_t
)0x00008000)

	)

6040 
	#GPIO_OSPEEDER_OSPEEDR0
 ((
ut32_t
)0x00000003)

	)

6041 
	#GPIO_OSPEEDER_OSPEEDR0_0
 ((
ut32_t
)0x00000001)

	)

6042 
	#GPIO_OSPEEDER_OSPEEDR0_1
 ((
ut32_t
)0x00000002)

	)

6044 
	#GPIO_OSPEEDER_OSPEEDR1
 ((
ut32_t
)0x0000000C)

	)

6045 
	#GPIO_OSPEEDER_OSPEEDR1_0
 ((
ut32_t
)0x00000004)

	)

6046 
	#GPIO_OSPEEDER_OSPEEDR1_1
 ((
ut32_t
)0x00000008)

	)

6048 
	#GPIO_OSPEEDER_OSPEEDR2
 ((
ut32_t
)0x00000030)

	)

6049 
	#GPIO_OSPEEDER_OSPEEDR2_0
 ((
ut32_t
)0x00000010)

	)

6050 
	#GPIO_OSPEEDER_OSPEEDR2_1
 ((
ut32_t
)0x00000020)

	)

6052 
	#GPIO_OSPEEDER_OSPEEDR3
 ((
ut32_t
)0x000000C0)

	)

6053 
	#GPIO_OSPEEDER_OSPEEDR3_0
 ((
ut32_t
)0x00000040)

	)

6054 
	#GPIO_OSPEEDER_OSPEEDR3_1
 ((
ut32_t
)0x00000080)

	)

6056 
	#GPIO_OSPEEDER_OSPEEDR4
 ((
ut32_t
)0x00000300)

	)

6057 
	#GPIO_OSPEEDER_OSPEEDR4_0
 ((
ut32_t
)0x00000100)

	)

6058 
	#GPIO_OSPEEDER_OSPEEDR4_1
 ((
ut32_t
)0x00000200)

	)

6060 
	#GPIO_OSPEEDER_OSPEEDR5
 ((
ut32_t
)0x00000C00)

	)

6061 
	#GPIO_OSPEEDER_OSPEEDR5_0
 ((
ut32_t
)0x00000400)

	)

6062 
	#GPIO_OSPEEDER_OSPEEDR5_1
 ((
ut32_t
)0x00000800)

	)

6064 
	#GPIO_OSPEEDER_OSPEEDR6
 ((
ut32_t
)0x00003000)

	)

6065 
	#GPIO_OSPEEDER_OSPEEDR6_0
 ((
ut32_t
)0x00001000)

	)

6066 
	#GPIO_OSPEEDER_OSPEEDR6_1
 ((
ut32_t
)0x00002000)

	)

6068 
	#GPIO_OSPEEDER_OSPEEDR7
 ((
ut32_t
)0x0000C000)

	)

6069 
	#GPIO_OSPEEDER_OSPEEDR7_0
 ((
ut32_t
)0x00004000)

	)

6070 
	#GPIO_OSPEEDER_OSPEEDR7_1
 ((
ut32_t
)0x00008000)

	)

6072 
	#GPIO_OSPEEDER_OSPEEDR8
 ((
ut32_t
)0x00030000)

	)

6073 
	#GPIO_OSPEEDER_OSPEEDR8_0
 ((
ut32_t
)0x00010000)

	)

6074 
	#GPIO_OSPEEDER_OSPEEDR8_1
 ((
ut32_t
)0x00020000)

	)

6076 
	#GPIO_OSPEEDER_OSPEEDR9
 ((
ut32_t
)0x000C0000)

	)

6077 
	#GPIO_OSPEEDER_OSPEEDR9_0
 ((
ut32_t
)0x00040000)

	)

6078 
	#GPIO_OSPEEDER_OSPEEDR9_1
 ((
ut32_t
)0x00080000)

	)

6080 
	#GPIO_OSPEEDER_OSPEEDR10
 ((
ut32_t
)0x00300000)

	)

6081 
	#GPIO_OSPEEDER_OSPEEDR10_0
 ((
ut32_t
)0x00100000)

	)

6082 
	#GPIO_OSPEEDER_OSPEEDR10_1
 ((
ut32_t
)0x00200000)

	)

6084 
	#GPIO_OSPEEDER_OSPEEDR11
 ((
ut32_t
)0x00C00000)

	)

6085 
	#GPIO_OSPEEDER_OSPEEDR11_0
 ((
ut32_t
)0x00400000)

	)

6086 
	#GPIO_OSPEEDER_OSPEEDR11_1
 ((
ut32_t
)0x00800000)

	)

6088 
	#GPIO_OSPEEDER_OSPEEDR12
 ((
ut32_t
)0x03000000)

	)

6089 
	#GPIO_OSPEEDER_OSPEEDR12_0
 ((
ut32_t
)0x01000000)

	)

6090 
	#GPIO_OSPEEDER_OSPEEDR12_1
 ((
ut32_t
)0x02000000)

	)

6092 
	#GPIO_OSPEEDER_OSPEEDR13
 ((
ut32_t
)0x0C000000)

	)

6093 
	#GPIO_OSPEEDER_OSPEEDR13_0
 ((
ut32_t
)0x04000000)

	)

6094 
	#GPIO_OSPEEDER_OSPEEDR13_1
 ((
ut32_t
)0x08000000)

	)

6096 
	#GPIO_OSPEEDER_OSPEEDR14
 ((
ut32_t
)0x30000000)

	)

6097 
	#GPIO_OSPEEDER_OSPEEDR14_0
 ((
ut32_t
)0x10000000)

	)

6098 
	#GPIO_OSPEEDER_OSPEEDR14_1
 ((
ut32_t
)0x20000000)

	)

6100 
	#GPIO_OSPEEDER_OSPEEDR15
 ((
ut32_t
)0xC0000000)

	)

6101 
	#GPIO_OSPEEDER_OSPEEDR15_0
 ((
ut32_t
)0x40000000)

	)

6102 
	#GPIO_OSPEEDER_OSPEEDR15_1
 ((
ut32_t
)0x80000000)

	)

6105 
	#GPIO_PUPDR_PUPDR0
 ((
ut32_t
)0x00000003)

	)

6106 
	#GPIO_PUPDR_PUPDR0_0
 ((
ut32_t
)0x00000001)

	)

6107 
	#GPIO_PUPDR_PUPDR0_1
 ((
ut32_t
)0x00000002)

	)

6109 
	#GPIO_PUPDR_PUPDR1
 ((
ut32_t
)0x0000000C)

	)

6110 
	#GPIO_PUPDR_PUPDR1_0
 ((
ut32_t
)0x00000004)

	)

6111 
	#GPIO_PUPDR_PUPDR1_1
 ((
ut32_t
)0x00000008)

	)

6113 
	#GPIO_PUPDR_PUPDR2
 ((
ut32_t
)0x00000030)

	)

6114 
	#GPIO_PUPDR_PUPDR2_0
 ((
ut32_t
)0x00000010)

	)

6115 
	#GPIO_PUPDR_PUPDR2_1
 ((
ut32_t
)0x00000020)

	)

6117 
	#GPIO_PUPDR_PUPDR3
 ((
ut32_t
)0x000000C0)

	)

6118 
	#GPIO_PUPDR_PUPDR3_0
 ((
ut32_t
)0x00000040)

	)

6119 
	#GPIO_PUPDR_PUPDR3_1
 ((
ut32_t
)0x00000080)

	)

6121 
	#GPIO_PUPDR_PUPDR4
 ((
ut32_t
)0x00000300)

	)

6122 
	#GPIO_PUPDR_PUPDR4_0
 ((
ut32_t
)0x00000100)

	)

6123 
	#GPIO_PUPDR_PUPDR4_1
 ((
ut32_t
)0x00000200)

	)

6125 
	#GPIO_PUPDR_PUPDR5
 ((
ut32_t
)0x00000C00)

	)

6126 
	#GPIO_PUPDR_PUPDR5_0
 ((
ut32_t
)0x00000400)

	)

6127 
	#GPIO_PUPDR_PUPDR5_1
 ((
ut32_t
)0x00000800)

	)

6129 
	#GPIO_PUPDR_PUPDR6
 ((
ut32_t
)0x00003000)

	)

6130 
	#GPIO_PUPDR_PUPDR6_0
 ((
ut32_t
)0x00001000)

	)

6131 
	#GPIO_PUPDR_PUPDR6_1
 ((
ut32_t
)0x00002000)

	)

6133 
	#GPIO_PUPDR_PUPDR7
 ((
ut32_t
)0x0000C000)

	)

6134 
	#GPIO_PUPDR_PUPDR7_0
 ((
ut32_t
)0x00004000)

	)

6135 
	#GPIO_PUPDR_PUPDR7_1
 ((
ut32_t
)0x00008000)

	)

6137 
	#GPIO_PUPDR_PUPDR8
 ((
ut32_t
)0x00030000)

	)

6138 
	#GPIO_PUPDR_PUPDR8_0
 ((
ut32_t
)0x00010000)

	)

6139 
	#GPIO_PUPDR_PUPDR8_1
 ((
ut32_t
)0x00020000)

	)

6141 
	#GPIO_PUPDR_PUPDR9
 ((
ut32_t
)0x000C0000)

	)

6142 
	#GPIO_PUPDR_PUPDR9_0
 ((
ut32_t
)0x00040000)

	)

6143 
	#GPIO_PUPDR_PUPDR9_1
 ((
ut32_t
)0x00080000)

	)

6145 
	#GPIO_PUPDR_PUPDR10
 ((
ut32_t
)0x00300000)

	)

6146 
	#GPIO_PUPDR_PUPDR10_0
 ((
ut32_t
)0x00100000)

	)

6147 
	#GPIO_PUPDR_PUPDR10_1
 ((
ut32_t
)0x00200000)

	)

6149 
	#GPIO_PUPDR_PUPDR11
 ((
ut32_t
)0x00C00000)

	)

6150 
	#GPIO_PUPDR_PUPDR11_0
 ((
ut32_t
)0x00400000)

	)

6151 
	#GPIO_PUPDR_PUPDR11_1
 ((
ut32_t
)0x00800000)

	)

6153 
	#GPIO_PUPDR_PUPDR12
 ((
ut32_t
)0x03000000)

	)

6154 
	#GPIO_PUPDR_PUPDR12_0
 ((
ut32_t
)0x01000000)

	)

6155 
	#GPIO_PUPDR_PUPDR12_1
 ((
ut32_t
)0x02000000)

	)

6157 
	#GPIO_PUPDR_PUPDR13
 ((
ut32_t
)0x0C000000)

	)

6158 
	#GPIO_PUPDR_PUPDR13_0
 ((
ut32_t
)0x04000000)

	)

6159 
	#GPIO_PUPDR_PUPDR13_1
 ((
ut32_t
)0x08000000)

	)

6161 
	#GPIO_PUPDR_PUPDR14
 ((
ut32_t
)0x30000000)

	)

6162 
	#GPIO_PUPDR_PUPDR14_0
 ((
ut32_t
)0x10000000)

	)

6163 
	#GPIO_PUPDR_PUPDR14_1
 ((
ut32_t
)0x20000000)

	)

6165 
	#GPIO_PUPDR_PUPDR15
 ((
ut32_t
)0xC0000000)

	)

6166 
	#GPIO_PUPDR_PUPDR15_0
 ((
ut32_t
)0x40000000)

	)

6167 
	#GPIO_PUPDR_PUPDR15_1
 ((
ut32_t
)0x80000000)

	)

6170 
	#GPIO_IDR_IDR_0
 ((
ut32_t
)0x00000001)

	)

6171 
	#GPIO_IDR_IDR_1
 ((
ut32_t
)0x00000002)

	)

6172 
	#GPIO_IDR_IDR_2
 ((
ut32_t
)0x00000004)

	)

6173 
	#GPIO_IDR_IDR_3
 ((
ut32_t
)0x00000008)

	)

6174 
	#GPIO_IDR_IDR_4
 ((
ut32_t
)0x00000010)

	)

6175 
	#GPIO_IDR_IDR_5
 ((
ut32_t
)0x00000020)

	)

6176 
	#GPIO_IDR_IDR_6
 ((
ut32_t
)0x00000040)

	)

6177 
	#GPIO_IDR_IDR_7
 ((
ut32_t
)0x00000080)

	)

6178 
	#GPIO_IDR_IDR_8
 ((
ut32_t
)0x00000100)

	)

6179 
	#GPIO_IDR_IDR_9
 ((
ut32_t
)0x00000200)

	)

6180 
	#GPIO_IDR_IDR_10
 ((
ut32_t
)0x00000400)

	)

6181 
	#GPIO_IDR_IDR_11
 ((
ut32_t
)0x00000800)

	)

6182 
	#GPIO_IDR_IDR_12
 ((
ut32_t
)0x00001000)

	)

6183 
	#GPIO_IDR_IDR_13
 ((
ut32_t
)0x00002000)

	)

6184 
	#GPIO_IDR_IDR_14
 ((
ut32_t
)0x00004000)

	)

6185 
	#GPIO_IDR_IDR_15
 ((
ut32_t
)0x00008000)

	)

6187 
	#GPIO_OTYPER_IDR_0
 
GPIO_IDR_IDR_0


	)

6188 
	#GPIO_OTYPER_IDR_1
 
GPIO_IDR_IDR_1


	)

6189 
	#GPIO_OTYPER_IDR_2
 
GPIO_IDR_IDR_2


	)

6190 
	#GPIO_OTYPER_IDR_3
 
GPIO_IDR_IDR_3


	)

6191 
	#GPIO_OTYPER_IDR_4
 
GPIO_IDR_IDR_4


	)

6192 
	#GPIO_OTYPER_IDR_5
 
GPIO_IDR_IDR_5


	)

6193 
	#GPIO_OTYPER_IDR_6
 
GPIO_IDR_IDR_6


	)

6194 
	#GPIO_OTYPER_IDR_7
 
GPIO_IDR_IDR_7


	)

6195 
	#GPIO_OTYPER_IDR_8
 
GPIO_IDR_IDR_8


	)

6196 
	#GPIO_OTYPER_IDR_9
 
GPIO_IDR_IDR_9


	)

6197 
	#GPIO_OTYPER_IDR_10
 
GPIO_IDR_IDR_10


	)

6198 
	#GPIO_OTYPER_IDR_11
 
GPIO_IDR_IDR_11


	)

6199 
	#GPIO_OTYPER_IDR_12
 
GPIO_IDR_IDR_12


	)

6200 
	#GPIO_OTYPER_IDR_13
 
GPIO_IDR_IDR_13


	)

6201 
	#GPIO_OTYPER_IDR_14
 
GPIO_IDR_IDR_14


	)

6202 
	#GPIO_OTYPER_IDR_15
 
GPIO_IDR_IDR_15


	)

6205 
	#GPIO_ODR_ODR_0
 ((
ut32_t
)0x00000001)

	)

6206 
	#GPIO_ODR_ODR_1
 ((
ut32_t
)0x00000002)

	)

6207 
	#GPIO_ODR_ODR_2
 ((
ut32_t
)0x00000004)

	)

6208 
	#GPIO_ODR_ODR_3
 ((
ut32_t
)0x00000008)

	)

6209 
	#GPIO_ODR_ODR_4
 ((
ut32_t
)0x00000010)

	)

6210 
	#GPIO_ODR_ODR_5
 ((
ut32_t
)0x00000020)

	)

6211 
	#GPIO_ODR_ODR_6
 ((
ut32_t
)0x00000040)

	)

6212 
	#GPIO_ODR_ODR_7
 ((
ut32_t
)0x00000080)

	)

6213 
	#GPIO_ODR_ODR_8
 ((
ut32_t
)0x00000100)

	)

6214 
	#GPIO_ODR_ODR_9
 ((
ut32_t
)0x00000200)

	)

6215 
	#GPIO_ODR_ODR_10
 ((
ut32_t
)0x00000400)

	)

6216 
	#GPIO_ODR_ODR_11
 ((
ut32_t
)0x00000800)

	)

6217 
	#GPIO_ODR_ODR_12
 ((
ut32_t
)0x00001000)

	)

6218 
	#GPIO_ODR_ODR_13
 ((
ut32_t
)0x00002000)

	)

6219 
	#GPIO_ODR_ODR_14
 ((
ut32_t
)0x00004000)

	)

6220 
	#GPIO_ODR_ODR_15
 ((
ut32_t
)0x00008000)

	)

6222 
	#GPIO_OTYPER_ODR_0
 
GPIO_ODR_ODR_0


	)

6223 
	#GPIO_OTYPER_ODR_1
 
GPIO_ODR_ODR_1


	)

6224 
	#GPIO_OTYPER_ODR_2
 
GPIO_ODR_ODR_2


	)

6225 
	#GPIO_OTYPER_ODR_3
 
GPIO_ODR_ODR_3


	)

6226 
	#GPIO_OTYPER_ODR_4
 
GPIO_ODR_ODR_4


	)

6227 
	#GPIO_OTYPER_ODR_5
 
GPIO_ODR_ODR_5


	)

6228 
	#GPIO_OTYPER_ODR_6
 
GPIO_ODR_ODR_6


	)

6229 
	#GPIO_OTYPER_ODR_7
 
GPIO_ODR_ODR_7


	)

6230 
	#GPIO_OTYPER_ODR_8
 
GPIO_ODR_ODR_8


	)

6231 
	#GPIO_OTYPER_ODR_9
 
GPIO_ODR_ODR_9


	)

6232 
	#GPIO_OTYPER_ODR_10
 
GPIO_ODR_ODR_10


	)

6233 
	#GPIO_OTYPER_ODR_11
 
GPIO_ODR_ODR_11


	)

6234 
	#GPIO_OTYPER_ODR_12
 
GPIO_ODR_ODR_12


	)

6235 
	#GPIO_OTYPER_ODR_13
 
GPIO_ODR_ODR_13


	)

6236 
	#GPIO_OTYPER_ODR_14
 
GPIO_ODR_ODR_14


	)

6237 
	#GPIO_OTYPER_ODR_15
 
GPIO_ODR_ODR_15


	)

6240 
	#GPIO_BSRR_BS_0
 ((
ut32_t
)0x00000001)

	)

6241 
	#GPIO_BSRR_BS_1
 ((
ut32_t
)0x00000002)

	)

6242 
	#GPIO_BSRR_BS_2
 ((
ut32_t
)0x00000004)

	)

6243 
	#GPIO_BSRR_BS_3
 ((
ut32_t
)0x00000008)

	)

6244 
	#GPIO_BSRR_BS_4
 ((
ut32_t
)0x00000010)

	)

6245 
	#GPIO_BSRR_BS_5
 ((
ut32_t
)0x00000020)

	)

6246 
	#GPIO_BSRR_BS_6
 ((
ut32_t
)0x00000040)

	)

6247 
	#GPIO_BSRR_BS_7
 ((
ut32_t
)0x00000080)

	)

6248 
	#GPIO_BSRR_BS_8
 ((
ut32_t
)0x00000100)

	)

6249 
	#GPIO_BSRR_BS_9
 ((
ut32_t
)0x00000200)

	)

6250 
	#GPIO_BSRR_BS_10
 ((
ut32_t
)0x00000400)

	)

6251 
	#GPIO_BSRR_BS_11
 ((
ut32_t
)0x00000800)

	)

6252 
	#GPIO_BSRR_BS_12
 ((
ut32_t
)0x00001000)

	)

6253 
	#GPIO_BSRR_BS_13
 ((
ut32_t
)0x00002000)

	)

6254 
	#GPIO_BSRR_BS_14
 ((
ut32_t
)0x00004000)

	)

6255 
	#GPIO_BSRR_BS_15
 ((
ut32_t
)0x00008000)

	)

6256 
	#GPIO_BSRR_BR_0
 ((
ut32_t
)0x00010000)

	)

6257 
	#GPIO_BSRR_BR_1
 ((
ut32_t
)0x00020000)

	)

6258 
	#GPIO_BSRR_BR_2
 ((
ut32_t
)0x00040000)

	)

6259 
	#GPIO_BSRR_BR_3
 ((
ut32_t
)0x00080000)

	)

6260 
	#GPIO_BSRR_BR_4
 ((
ut32_t
)0x00100000)

	)

6261 
	#GPIO_BSRR_BR_5
 ((
ut32_t
)0x00200000)

	)

6262 
	#GPIO_BSRR_BR_6
 ((
ut32_t
)0x00400000)

	)

6263 
	#GPIO_BSRR_BR_7
 ((
ut32_t
)0x00800000)

	)

6264 
	#GPIO_BSRR_BR_8
 ((
ut32_t
)0x01000000)

	)

6265 
	#GPIO_BSRR_BR_9
 ((
ut32_t
)0x02000000)

	)

6266 
	#GPIO_BSRR_BR_10
 ((
ut32_t
)0x04000000)

	)

6267 
	#GPIO_BSRR_BR_11
 ((
ut32_t
)0x08000000)

	)

6268 
	#GPIO_BSRR_BR_12
 ((
ut32_t
)0x10000000)

	)

6269 
	#GPIO_BSRR_BR_13
 ((
ut32_t
)0x20000000)

	)

6270 
	#GPIO_BSRR_BR_14
 ((
ut32_t
)0x40000000)

	)

6271 
	#GPIO_BSRR_BR_15
 ((
ut32_t
)0x80000000)

	)

6279 
	#HASH_CR_INIT
 ((
ut32_t
)0x00000004)

	)

6280 
	#HASH_CR_DMAE
 ((
ut32_t
)0x00000008)

	)

6281 
	#HASH_CR_DATATYPE
 ((
ut32_t
)0x00000030)

	)

6282 
	#HASH_CR_DATATYPE_0
 ((
ut32_t
)0x00000010)

	)

6283 
	#HASH_CR_DATATYPE_1
 ((
ut32_t
)0x00000020)

	)

6284 
	#HASH_CR_MODE
 ((
ut32_t
)0x00000040)

	)

6285 
	#HASH_CR_ALGO
 ((
ut32_t
)0x00040080)

	)

6286 
	#HASH_CR_ALGO_0
 ((
ut32_t
)0x00000080)

	)

6287 
	#HASH_CR_ALGO_1
 ((
ut32_t
)0x00040000)

	)

6288 
	#HASH_CR_NBW
 ((
ut32_t
)0x00000F00)

	)

6289 
	#HASH_CR_NBW_0
 ((
ut32_t
)0x00000100)

	)

6290 
	#HASH_CR_NBW_1
 ((
ut32_t
)0x00000200)

	)

6291 
	#HASH_CR_NBW_2
 ((
ut32_t
)0x00000400)

	)

6292 
	#HASH_CR_NBW_3
 ((
ut32_t
)0x00000800)

	)

6293 
	#HASH_CR_DINNE
 ((
ut32_t
)0x00001000)

	)

6294 
	#HASH_CR_MDMAT
 ((
ut32_t
)0x00002000)

	)

6295 
	#HASH_CR_LKEY
 ((
ut32_t
)0x00010000)

	)

6298 
	#HASH_STR_NBW
 ((
ut32_t
)0x0000001F)

	)

6299 
	#HASH_STR_NBW_0
 ((
ut32_t
)0x00000001)

	)

6300 
	#HASH_STR_NBW_1
 ((
ut32_t
)0x00000002)

	)

6301 
	#HASH_STR_NBW_2
 ((
ut32_t
)0x00000004)

	)

6302 
	#HASH_STR_NBW_3
 ((
ut32_t
)0x00000008)

	)

6303 
	#HASH_STR_NBW_4
 ((
ut32_t
)0x00000010)

	)

6304 
	#HASH_STR_DCAL
 ((
ut32_t
)0x00000100)

	)

6307 
	#HASH_IMR_DINIM
 ((
ut32_t
)0x00000001)

	)

6308 
	#HASH_IMR_DCIM
 ((
ut32_t
)0x00000002)

	)

6311 
	#HASH_SR_DINIS
 ((
ut32_t
)0x00000001)

	)

6312 
	#HASH_SR_DCIS
 ((
ut32_t
)0x00000002)

	)

6313 
	#HASH_SR_DMAS
 ((
ut32_t
)0x00000004)

	)

6314 
	#HASH_SR_BUSY
 ((
ut32_t
)0x00000008)

	)

6322 
	#I2C_CR1_PE
 ((
ut16_t
)0x0001

	)

6323 
	#I2C_CR1_SMBUS
 ((
ut16_t
)0x0002

	)

6324 
	#I2C_CR1_SMBTYPE
 ((
ut16_t
)0x0008

	)

6325 
	#I2C_CR1_ENARP
 ((
ut16_t
)0x0010

	)

6326 
	#I2C_CR1_ENPEC
 ((
ut16_t
)0x0020

	)

6327 
	#I2C_CR1_ENGC
 ((
ut16_t
)0x0040

	)

6328 
	#I2C_CR1_NOSTRETCH
 ((
ut16_t
)0x0080

	)

6329 
	#I2C_CR1_START
 ((
ut16_t
)0x0100

	)

6330 
	#I2C_CR1_STOP
 ((
ut16_t
)0x0200

	)

6331 
	#I2C_CR1_ACK
 ((
ut16_t
)0x0400

	)

6332 
	#I2C_CR1_POS
 ((
ut16_t
)0x0800

	)

6333 
	#I2C_CR1_PEC
 ((
ut16_t
)0x1000

	)

6334 
	#I2C_CR1_ALERT
 ((
ut16_t
)0x2000

	)

6335 
	#I2C_CR1_SWRST
 ((
ut16_t
)0x8000

	)

6338 
	#I2C_CR2_FREQ
 ((
ut16_t
)0x003F

	)

6339 
	#I2C_CR2_FREQ_0
 ((
ut16_t
)0x0001

	)

6340 
	#I2C_CR2_FREQ_1
 ((
ut16_t
)0x0002

	)

6341 
	#I2C_CR2_FREQ_2
 ((
ut16_t
)0x0004

	)

6342 
	#I2C_CR2_FREQ_3
 ((
ut16_t
)0x0008

	)

6343 
	#I2C_CR2_FREQ_4
 ((
ut16_t
)0x0010

	)

6344 
	#I2C_CR2_FREQ_5
 ((
ut16_t
)0x0020

	)

6346 
	#I2C_CR2_ITERREN
 ((
ut16_t
)0x0100

	)

6347 
	#I2C_CR2_ITEVTEN
 ((
ut16_t
)0x0200

	)

6348 
	#I2C_CR2_ITBUFEN
 ((
ut16_t
)0x0400

	)

6349 
	#I2C_CR2_DMAEN
 ((
ut16_t
)0x0800

	)

6350 
	#I2C_CR2_LAST
 ((
ut16_t
)0x1000

	)

6353 
	#I2C_OAR1_ADD1_7
 ((
ut16_t
)0x00FE

	)

6354 
	#I2C_OAR1_ADD8_9
 ((
ut16_t
)0x0300

	)

6356 
	#I2C_OAR1_ADD0
 ((
ut16_t
)0x0001

	)

6357 
	#I2C_OAR1_ADD1
 ((
ut16_t
)0x0002

	)

6358 
	#I2C_OAR1_ADD2
 ((
ut16_t
)0x0004

	)

6359 
	#I2C_OAR1_ADD3
 ((
ut16_t
)0x0008

	)

6360 
	#I2C_OAR1_ADD4
 ((
ut16_t
)0x0010

	)

6361 
	#I2C_OAR1_ADD5
 ((
ut16_t
)0x0020

	)

6362 
	#I2C_OAR1_ADD6
 ((
ut16_t
)0x0040

	)

6363 
	#I2C_OAR1_ADD7
 ((
ut16_t
)0x0080

	)

6364 
	#I2C_OAR1_ADD8
 ((
ut16_t
)0x0100

	)

6365 
	#I2C_OAR1_ADD9
 ((
ut16_t
)0x0200

	)

6367 
	#I2C_OAR1_ADDMODE
 ((
ut16_t
)0x8000

	)

6370 
	#I2C_OAR2_ENDUAL
 ((
ut8_t
)0x01

	)

6371 
	#I2C_OAR2_ADD2
 ((
ut8_t
)0xFE

	)

6374 
	#I2C_DR_DR
 ((
ut8_t
)0xFF

	)

6377 
	#I2C_SR1_SB
 ((
ut16_t
)0x0001

	)

6378 
	#I2C_SR1_ADDR
 ((
ut16_t
)0x0002

	)

6379 
	#I2C_SR1_BTF
 ((
ut16_t
)0x0004

	)

6380 
	#I2C_SR1_ADD10
 ((
ut16_t
)0x0008

	)

6381 
	#I2C_SR1_STOPF
 ((
ut16_t
)0x0010

	)

6382 
	#I2C_SR1_RXNE
 ((
ut16_t
)0x0040

	)

6383 
	#I2C_SR1_TXE
 ((
ut16_t
)0x0080

	)

6384 
	#I2C_SR1_BERR
 ((
ut16_t
)0x0100

	)

6385 
	#I2C_SR1_ARLO
 ((
ut16_t
)0x0200

	)

6386 
	#I2C_SR1_AF
 ((
ut16_t
)0x0400

	)

6387 
	#I2C_SR1_OVR
 ((
ut16_t
)0x0800

	)

6388 
	#I2C_SR1_PECERR
 ((
ut16_t
)0x1000

	)

6389 
	#I2C_SR1_TIMEOUT
 ((
ut16_t
)0x4000

	)

6390 
	#I2C_SR1_SMBALERT
 ((
ut16_t
)0x8000

	)

6393 
	#I2C_SR2_MSL
 ((
ut16_t
)0x0001

	)

6394 
	#I2C_SR2_BUSY
 ((
ut16_t
)0x0002

	)

6395 
	#I2C_SR2_TRA
 ((
ut16_t
)0x0004

	)

6396 
	#I2C_SR2_GENCALL
 ((
ut16_t
)0x0010

	)

6397 
	#I2C_SR2_SMBDEFAULT
 ((
ut16_t
)0x0020

	)

6398 
	#I2C_SR2_SMBHOST
 ((
ut16_t
)0x0040

	)

6399 
	#I2C_SR2_DUALF
 ((
ut16_t
)0x0080

	)

6400 
	#I2C_SR2_PEC
 ((
ut16_t
)0xFF00

	)

6403 
	#I2C_CCR_CCR
 ((
ut16_t
)0x0FFF

	)

6404 
	#I2C_CCR_DUTY
 ((
ut16_t
)0x4000

	)

6405 
	#I2C_CCR_FS
 ((
ut16_t
)0x8000

	)

6408 
	#I2C_TRISE_TRISE
 ((
ut8_t
)0x3F

	)

6411 
	#I2C_FLTR_DNF
 ((
ut8_t
)0x0F

	)

6412 
	#I2C_FLTR_ANOFF
 ((
ut8_t
)0x10

	)

6420 
	#IWDG_KR_KEY
 ((
ut16_t
)0xFFFF

	)

6423 
	#IWDG_PR_PR
 ((
ut8_t
)0x07

	)

6424 
	#IWDG_PR_PR_0
 ((
ut8_t
)0x01

	)

6425 
	#IWDG_PR_PR_1
 ((
ut8_t
)0x02

	)

6426 
	#IWDG_PR_PR_2
 ((
ut8_t
)0x04

	)

6429 
	#IWDG_RLR_RL
 ((
ut16_t
)0x0FFF

	)

6432 
	#IWDG_SR_PVU
 ((
ut8_t
)0x01

	)

6433 
	#IWDG_SR_RVU
 ((
ut8_t
)0x02

	)

6443 
	#LTDC_SSCR_VSH
 ((
ut32_t
)0x000007FF

	)

6444 
	#LTDC_SSCR_HSW
 ((
ut32_t
)0x0FFF0000

	)

6448 
	#LTDC_BPCR_AVBP
 ((
ut32_t
)0x000007FF

	)

6449 
	#LTDC_BPCR_AHBP
 ((
ut32_t
)0x0FFF0000

	)

6453 
	#LTDC_AWCR_AAH
 ((
ut32_t
)0x000007FF

	)

6454 
	#LTDC_AWCR_AAW
 ((
ut32_t
)0x0FFF0000

	)

6458 
	#LTDC_TWCR_TOTALH
 ((
ut32_t
)0x000007FF

	)

6459 
	#LTDC_TWCR_TOTALW
 ((
ut32_t
)0x0FFF0000

	)

6463 
	#LTDC_GCR_LTDCEN
 ((
ut32_t
)0x00000001

	)

6464 
	#LTDC_GCR_DBW
 ((
ut32_t
)0x00000070

	)

6465 
	#LTDC_GCR_DGW
 ((
ut32_t
)0x00000700

	)

6466 
	#LTDC_GCR_DRW
 ((
ut32_t
)0x00007000

	)

6467 
	#LTDC_GCR_DTEN
 ((
ut32_t
)0x00010000

	)

6468 
	#LTDC_GCR_PCPOL
 ((
ut32_t
)0x10000000

	)

6469 
	#LTDC_GCR_DEPOL
 ((
ut32_t
)0x20000000

	)

6470 
	#LTDC_GCR_VSPOL
 ((
ut32_t
)0x40000000

	)

6471 
	#LTDC_GCR_HSPOL
 ((
ut32_t
)0x80000000

	)

6475 
	#LTDC_SRCR_IMR
 ((
ut32_t
)0x00000001

	)

6476 
	#LTDC_SRCR_VBR
 ((
ut32_t
)0x00000002

	)

6480 
	#LTDC_BCCR_BCBLUE
 ((
ut32_t
)0x000000FF

	)

6481 
	#LTDC_BCCR_BCGREEN
 ((
ut32_t
)0x0000FF00

	)

6482 
	#LTDC_BCCR_BCRED
 ((
ut32_t
)0x00FF0000

	)

6486 
	#LTDC_IER_LIE
 ((
ut32_t
)0x00000001

	)

6487 
	#LTDC_IER_FUIE
 ((
ut32_t
)0x00000002

	)

6488 
	#LTDC_IER_TERRIE
 ((
ut32_t
)0x00000004

	)

6489 
	#LTDC_IER_RRIE
 ((
ut32_t
)0x00000008

	)

6493 
	#LTDC_ISR_LIF
 ((
ut32_t
)0x00000001

	)

6494 
	#LTDC_ISR_FUIF
 ((
ut32_t
)0x00000002

	)

6495 
	#LTDC_ISR_TERRIF
 ((
ut32_t
)0x00000004

	)

6496 
	#LTDC_ISR_RRIF
 ((
ut32_t
)0x00000008

	)

6500 
	#LTDC_ICR_CLIF
 ((
ut32_t
)0x00000001

	)

6501 
	#LTDC_ICR_CFUIF
 ((
ut32_t
)0x00000002

	)

6502 
	#LTDC_ICR_CTERRIF
 ((
ut32_t
)0x00000004

	)

6503 
	#LTDC_ICR_CRRIF
 ((
ut32_t
)0x00000008

	)

6507 
	#LTDC_LIPCR_LIPOS
 ((
ut32_t
)0x000007FF

	)

6511 
	#LTDC_CPSR_CYPOS
 ((
ut32_t
)0x0000FFFF

	)

6512 
	#LTDC_CPSR_CXPOS
 ((
ut32_t
)0xFFFF0000

	)

6516 
	#LTDC_CDSR_VDES
 ((
ut32_t
)0x00000001

	)

6517 
	#LTDC_CDSR_HDES
 ((
ut32_t
)0x00000002

	)

6518 
	#LTDC_CDSR_VSYNCS
 ((
ut32_t
)0x00000004

	)

6519 
	#LTDC_CDSR_HSYNCS
 ((
ut32_t
)0x00000008

	)

6523 
	#LTDC_LxCR_LEN
 ((
ut32_t
)0x00000001

	)

6524 
	#LTDC_LxCR_COLKEN
 ((
ut32_t
)0x00000002

	)

6525 
	#LTDC_LxCR_CLUTEN
 ((
ut32_t
)0x00000010

	)

6529 
	#LTDC_LxWHPCR_WHSTPOS
 ((
ut32_t
)0x00000FFF

	)

6530 
	#LTDC_LxWHPCR_WHSPPOS
 ((
ut32_t
)0xFFFF0000

	)

6534 
	#LTDC_LxWVPCR_WVSTPOS
 ((
ut32_t
)0x00000FFF

	)

6535 
	#LTDC_LxWVPCR_WVSPPOS
 ((
ut32_t
)0xFFFF0000

	)

6539 
	#LTDC_LxCKCR_CKBLUE
 ((
ut32_t
)0x000000FF

	)

6540 
	#LTDC_LxCKCR_CKGREEN
 ((
ut32_t
)0x0000FF00

	)

6541 
	#LTDC_LxCKCR_CKRED
 ((
ut32_t
)0x00FF0000

	)

6545 
	#LTDC_LxPFCR_PF
 ((
ut32_t
)0x00000007

	)

6549 
	#LTDC_LxCACR_CONSTA
 ((
ut32_t
)0x000000FF

	)

6553 
	#LTDC_LxDCCR_DCBLUE
 ((
ut32_t
)0x000000FF

	)

6554 
	#LTDC_LxDCCR_DCGREEN
 ((
ut32_t
)0x0000FF00

	)

6555 
	#LTDC_LxDCCR_DCRED
 ((
ut32_t
)0x00FF0000

	)

6556 
	#LTDC_LxDCCR_DCALPHA
 ((
ut32_t
)0xFF000000

	)

6560 
	#LTDC_LxBFCR_BF2
 ((
ut32_t
)0x00000007

	)

6561 
	#LTDC_LxBFCR_BF1
 ((
ut32_t
)0x00000700

	)

6565 
	#LTDC_LxCFBAR_CFBADD
 ((
ut32_t
)0xFFFFFFFF

	)

6569 
	#LTDC_LxCFBLR_CFBLL
 ((
ut32_t
)0x00001FFF

	)

6570 
	#LTDC_LxCFBLR_CFBP
 ((
ut32_t
)0x1FFF0000

	)

6574 
	#LTDC_LxCFBLNR_CFBLNBR
 ((
ut32_t
)0x000007FF

	)

6578 
	#LTDC_LxCLUTWR_BLUE
 ((
ut32_t
)0x000000FF

	)

6579 
	#LTDC_LxCLUTWR_GREEN
 ((
ut32_t
)0x0000FF00

	)

6580 
	#LTDC_LxCLUTWR_RED
 ((
ut32_t
)0x00FF0000

	)

6581 
	#LTDC_LxCLUTWR_CLUTADD
 ((
ut32_t
)0xFF000000

	)

6589 
	#PWR_CR_LPDS
 ((
ut32_t
)0x00000001

	)

6590 
	#PWR_CR_PDDS
 ((
ut32_t
)0x00000002

	)

6591 
	#PWR_CR_CWUF
 ((
ut32_t
)0x00000004

	)

6592 
	#PWR_CR_CSBF
 ((
ut32_t
)0x00000008

	)

6593 
	#PWR_CR_PVDE
 ((
ut32_t
)0x00000010

	)

6595 
	#PWR_CR_PLS
 ((
ut32_t
)0x000000E0

	)

6596 
	#PWR_CR_PLS_0
 ((
ut32_t
)0x00000020

	)

6597 
	#PWR_CR_PLS_1
 ((
ut32_t
)0x00000040

	)

6598 
	#PWR_CR_PLS_2
 ((
ut32_t
)0x00000080

	)

6601 
	#PWR_CR_PLS_LEV0
 ((
ut32_t
)0x00000000

	)

6602 
	#PWR_CR_PLS_LEV1
 ((
ut32_t
)0x00000020

	)

6603 
	#PWR_CR_PLS_LEV2
 ((
ut32_t
)0x00000040

	)

6604 
	#PWR_CR_PLS_LEV3
 ((
ut32_t
)0x00000060

	)

6605 
	#PWR_CR_PLS_LEV4
 ((
ut32_t
)0x00000080

	)

6606 
	#PWR_CR_PLS_LEV5
 ((
ut32_t
)0x000000A0

	)

6607 
	#PWR_CR_PLS_LEV6
 ((
ut32_t
)0x000000C0

	)

6608 
	#PWR_CR_PLS_LEV7
 ((
ut32_t
)0x000000E0

	)

6610 
	#PWR_CR_DBP
 ((
ut32_t
)0x00000100

	)

6611 
	#PWR_CR_FPDS
 ((
ut32_t
)0x00000200

	)

6612 
	#PWR_CR_LPUDS
 ((
ut32_t
)0x00000400

	)

6613 
	#PWR_CR_MRUDS
 ((
ut32_t
)0x00000800

	)

6614 
	#PWR_CR_LPLVDS
 ((
ut32_t
)0x00000400

	)

6615 
	#PWR_CR_MRLVDS
 ((
ut32_t
)0x00000800

	)

6617 
	#PWR_CR_ADCDC1
 ((
ut32_t
)0x00002000

	)

6619 
	#PWR_CR_VOS
 ((
ut32_t
)0x0000C000

	)

6620 
	#PWR_CR_VOS_0
 ((
ut32_t
)0x00004000

	)

6621 
	#PWR_CR_VOS_1
 ((
ut32_t
)0x00008000

	)

6623 
	#PWR_CR_ODEN
 ((
ut32_t
)0x00010000

	)

6624 
	#PWR_CR_ODSWEN
 ((
ut32_t
)0x00020000

	)

6625 
	#PWR_CR_UDEN
 ((
ut32_t
)0x000C0000

	)

6626 
	#PWR_CR_UDEN_0
 ((
ut32_t
)0x00040000

	)

6627 
	#PWR_CR_UDEN_1
 ((
ut32_t
)0x00080000

	)

6629 
	#PWR_CR_FMSSR
 ((
ut32_t
)0x00100000

	)

6630 
	#PWR_CR_FISSR
 ((
ut32_t
)0x00200000

	)

6633 
	#PWR_CR_PMODE
 
PWR_CR_VOS


	)

6636 
	#PWR_CSR_WUF
 ((
ut32_t
)0x00000001

	)

6637 
	#PWR_CSR_SBF
 ((
ut32_t
)0x00000002

	)

6638 
	#PWR_CSR_PVDO
 ((
ut32_t
)0x00000004

	)

6639 
	#PWR_CSR_BRR
 ((
ut32_t
)0x00000008

	)

6640 
	#PWR_CSR_EWUP
 ((
ut32_t
)0x00000100

	)

6641 
	#PWR_CSR_BRE
 ((
ut32_t
)0x00000200

	)

6642 
	#PWR_CSR_VOSRDY
 ((
ut32_t
)0x00004000

	)

6643 
	#PWR_CSR_ODRDY
 ((
ut32_t
)0x00010000

	)

6644 
	#PWR_CSR_ODSWRDY
 ((
ut32_t
)0x00020000

	)

6645 
	#PWR_CSR_UDSWRDY
 ((
ut32_t
)0x000C0000

	)

6648 
	#PWR_CSR_REGRDY
 
PWR_CSR_VOSRDY


	)

6656 
	#RCC_CR_HSION
 ((
ut32_t
)0x00000001)

	)

6657 
	#RCC_CR_HSIRDY
 ((
ut32_t
)0x00000002)

	)

6659 
	#RCC_CR_HSITRIM
 ((
ut32_t
)0x000000F8)

	)

6660 
	#RCC_CR_HSITRIM_0
 ((
ut32_t
)0x00000008)

	)

6661 
	#RCC_CR_HSITRIM_1
 ((
ut32_t
)0x00000010)

	)

6662 
	#RCC_CR_HSITRIM_2
 ((
ut32_t
)0x00000020)

	)

6663 
	#RCC_CR_HSITRIM_3
 ((
ut32_t
)0x00000040)

	)

6664 
	#RCC_CR_HSITRIM_4
 ((
ut32_t
)0x00000080)

	)

6666 
	#RCC_CR_HSICAL
 ((
ut32_t
)0x0000FF00)

	)

6667 
	#RCC_CR_HSICAL_0
 ((
ut32_t
)0x00000100)

	)

6668 
	#RCC_CR_HSICAL_1
 ((
ut32_t
)0x00000200)

	)

6669 
	#RCC_CR_HSICAL_2
 ((
ut32_t
)0x00000400)

	)

6670 
	#RCC_CR_HSICAL_3
 ((
ut32_t
)0x00000800)

	)

6671 
	#RCC_CR_HSICAL_4
 ((
ut32_t
)0x00001000)

	)

6672 
	#RCC_CR_HSICAL_5
 ((
ut32_t
)0x00002000)

	)

6673 
	#RCC_CR_HSICAL_6
 ((
ut32_t
)0x00004000)

	)

6674 
	#RCC_CR_HSICAL_7
 ((
ut32_t
)0x00008000)

	)

6676 
	#RCC_CR_HSEON
 ((
ut32_t
)0x00010000)

	)

6677 
	#RCC_CR_HSERDY
 ((
ut32_t
)0x00020000)

	)

6678 
	#RCC_CR_HSEBYP
 ((
ut32_t
)0x00040000)

	)

6679 
	#RCC_CR_CSSON
 ((
ut32_t
)0x00080000)

	)

6680 
	#RCC_CR_PLLON
 ((
ut32_t
)0x01000000)

	)

6681 
	#RCC_CR_PLLRDY
 ((
ut32_t
)0x02000000)

	)

6682 
	#RCC_CR_PLLI2SON
 ((
ut32_t
)0x04000000)

	)

6683 
	#RCC_CR_PLLI2SRDY
 ((
ut32_t
)0x08000000)

	)

6684 
	#RCC_CR_PLLSAION
 ((
ut32_t
)0x10000000)

	)

6685 
	#RCC_CR_PLLSAIRDY
 ((
ut32_t
)0x20000000)

	)

6688 
	#RCC_PLLCFGR_PLLM
 ((
ut32_t
)0x0000003F)

	)

6689 
	#RCC_PLLCFGR_PLLM_0
 ((
ut32_t
)0x00000001)

	)

6690 
	#RCC_PLLCFGR_PLLM_1
 ((
ut32_t
)0x00000002)

	)

6691 
	#RCC_PLLCFGR_PLLM_2
 ((
ut32_t
)0x00000004)

	)

6692 
	#RCC_PLLCFGR_PLLM_3
 ((
ut32_t
)0x00000008)

	)

6693 
	#RCC_PLLCFGR_PLLM_4
 ((
ut32_t
)0x00000010)

	)

6694 
	#RCC_PLLCFGR_PLLM_5
 ((
ut32_t
)0x00000020)

	)

6696 
	#RCC_PLLCFGR_PLLN
 ((
ut32_t
)0x00007FC0)

	)

6697 
	#RCC_PLLCFGR_PLLN_0
 ((
ut32_t
)0x00000040)

	)

6698 
	#RCC_PLLCFGR_PLLN_1
 ((
ut32_t
)0x00000080)

	)

6699 
	#RCC_PLLCFGR_PLLN_2
 ((
ut32_t
)0x00000100)

	)

6700 
	#RCC_PLLCFGR_PLLN_3
 ((
ut32_t
)0x00000200)

	)

6701 
	#RCC_PLLCFGR_PLLN_4
 ((
ut32_t
)0x00000400)

	)

6702 
	#RCC_PLLCFGR_PLLN_5
 ((
ut32_t
)0x00000800)

	)

6703 
	#RCC_PLLCFGR_PLLN_6
 ((
ut32_t
)0x00001000)

	)

6704 
	#RCC_PLLCFGR_PLLN_7
 ((
ut32_t
)0x00002000)

	)

6705 
	#RCC_PLLCFGR_PLLN_8
 ((
ut32_t
)0x00004000)

	)

6707 
	#RCC_PLLCFGR_PLLP
 ((
ut32_t
)0x00030000)

	)

6708 
	#RCC_PLLCFGR_PLLP_0
 ((
ut32_t
)0x00010000)

	)

6709 
	#RCC_PLLCFGR_PLLP_1
 ((
ut32_t
)0x00020000)

	)

6711 
	#RCC_PLLCFGR_PLLSRC
 ((
ut32_t
)0x00400000)

	)

6712 
	#RCC_PLLCFGR_PLLSRC_HSE
 ((
ut32_t
)0x00400000)

	)

6713 
	#RCC_PLLCFGR_PLLSRC_HSI
 ((
ut32_t
)0x00000000)

	)

6715 
	#RCC_PLLCFGR_PLLQ
 ((
ut32_t
)0x0F000000)

	)

6716 
	#RCC_PLLCFGR_PLLQ_0
 ((
ut32_t
)0x01000000)

	)

6717 
	#RCC_PLLCFGR_PLLQ_1
 ((
ut32_t
)0x02000000)

	)

6718 
	#RCC_PLLCFGR_PLLQ_2
 ((
ut32_t
)0x04000000)

	)

6719 
	#RCC_PLLCFGR_PLLQ_3
 ((
ut32_t
)0x08000000)

	)

6723 
	#RCC_CFGR_SW
 ((
ut32_t
)0x00000003

	)

6724 
	#RCC_CFGR_SW_0
 ((
ut32_t
)0x00000001

	)

6725 
	#RCC_CFGR_SW_1
 ((
ut32_t
)0x00000002

	)

6727 
	#RCC_CFGR_SW_HSI
 ((
ut32_t
)0x00000000

	)

6728 
	#RCC_CFGR_SW_HSE
 ((
ut32_t
)0x00000001

	)

6729 
	#RCC_CFGR_SW_PLL
 ((
ut32_t
)0x00000002

	)

6732 
	#RCC_CFGR_SWS
 ((
ut32_t
)0x0000000C

	)

6733 
	#RCC_CFGR_SWS_0
 ((
ut32_t
)0x00000004

	)

6734 
	#RCC_CFGR_SWS_1
 ((
ut32_t
)0x00000008

	)

6736 
	#RCC_CFGR_SWS_HSI
 ((
ut32_t
)0x00000000

	)

6737 
	#RCC_CFGR_SWS_HSE
 ((
ut32_t
)0x00000004

	)

6738 
	#RCC_CFGR_SWS_PLL
 ((
ut32_t
)0x00000008

	)

6741 
	#RCC_CFGR_HPRE
 ((
ut32_t
)0x000000F0

	)

6742 
	#RCC_CFGR_HPRE_0
 ((
ut32_t
)0x00000010

	)

6743 
	#RCC_CFGR_HPRE_1
 ((
ut32_t
)0x00000020

	)

6744 
	#RCC_CFGR_HPRE_2
 ((
ut32_t
)0x00000040

	)

6745 
	#RCC_CFGR_HPRE_3
 ((
ut32_t
)0x00000080

	)

6747 
	#RCC_CFGR_HPRE_DIV1
 ((
ut32_t
)0x00000000

	)

6748 
	#RCC_CFGR_HPRE_DIV2
 ((
ut32_t
)0x00000080

	)

6749 
	#RCC_CFGR_HPRE_DIV4
 ((
ut32_t
)0x00000090

	)

6750 
	#RCC_CFGR_HPRE_DIV8
 ((
ut32_t
)0x000000A0

	)

6751 
	#RCC_CFGR_HPRE_DIV16
 ((
ut32_t
)0x000000B0

	)

6752 
	#RCC_CFGR_HPRE_DIV64
 ((
ut32_t
)0x000000C0

	)

6753 
	#RCC_CFGR_HPRE_DIV128
 ((
ut32_t
)0x000000D0

	)

6754 
	#RCC_CFGR_HPRE_DIV256
 ((
ut32_t
)0x000000E0

	)

6755 
	#RCC_CFGR_HPRE_DIV512
 ((
ut32_t
)0x000000F0

	)

6758 
	#RCC_CFGR_PPRE1
 ((
ut32_t
)0x00001C00

	)

6759 
	#RCC_CFGR_PPRE1_0
 ((
ut32_t
)0x00000400

	)

6760 
	#RCC_CFGR_PPRE1_1
 ((
ut32_t
)0x00000800

	)

6761 
	#RCC_CFGR_PPRE1_2
 ((
ut32_t
)0x00001000

	)

6763 
	#RCC_CFGR_PPRE1_DIV1
 ((
ut32_t
)0x00000000

	)

6764 
	#RCC_CFGR_PPRE1_DIV2
 ((
ut32_t
)0x00001000

	)

6765 
	#RCC_CFGR_PPRE1_DIV4
 ((
ut32_t
)0x00001400

	)

6766 
	#RCC_CFGR_PPRE1_DIV8
 ((
ut32_t
)0x00001800

	)

6767 
	#RCC_CFGR_PPRE1_DIV16
 ((
ut32_t
)0x00001C00

	)

6770 
	#RCC_CFGR_PPRE2
 ((
ut32_t
)0x0000E000

	)

6771 
	#RCC_CFGR_PPRE2_0
 ((
ut32_t
)0x00002000

	)

6772 
	#RCC_CFGR_PPRE2_1
 ((
ut32_t
)0x00004000

	)

6773 
	#RCC_CFGR_PPRE2_2
 ((
ut32_t
)0x00008000

	)

6775 
	#RCC_CFGR_PPRE2_DIV1
 ((
ut32_t
)0x00000000

	)

6776 
	#RCC_CFGR_PPRE2_DIV2
 ((
ut32_t
)0x00008000

	)

6777 
	#RCC_CFGR_PPRE2_DIV4
 ((
ut32_t
)0x0000A000

	)

6778 
	#RCC_CFGR_PPRE2_DIV8
 ((
ut32_t
)0x0000C000

	)

6779 
	#RCC_CFGR_PPRE2_DIV16
 ((
ut32_t
)0x0000E000

	)

6782 
	#RCC_CFGR_RTCPRE
 ((
ut32_t
)0x001F0000)

	)

6783 
	#RCC_CFGR_RTCPRE_0
 ((
ut32_t
)0x00010000)

	)

6784 
	#RCC_CFGR_RTCPRE_1
 ((
ut32_t
)0x00020000)

	)

6785 
	#RCC_CFGR_RTCPRE_2
 ((
ut32_t
)0x00040000)

	)

6786 
	#RCC_CFGR_RTCPRE_3
 ((
ut32_t
)0x00080000)

	)

6787 
	#RCC_CFGR_RTCPRE_4
 ((
ut32_t
)0x00100000)

	)

6790 
	#RCC_CFGR_MCO1
 ((
ut32_t
)0x00600000)

	)

6791 
	#RCC_CFGR_MCO1_0
 ((
ut32_t
)0x00200000)

	)

6792 
	#RCC_CFGR_MCO1_1
 ((
ut32_t
)0x00400000)

	)

6794 
	#RCC_CFGR_I2SSRC
 ((
ut32_t
)0x00800000)

	)

6796 
	#RCC_CFGR_MCO1PRE
 ((
ut32_t
)0x07000000)

	)

6797 
	#RCC_CFGR_MCO1PRE_0
 ((
ut32_t
)0x01000000)

	)

6798 
	#RCC_CFGR_MCO1PRE_1
 ((
ut32_t
)0x02000000)

	)

6799 
	#RCC_CFGR_MCO1PRE_2
 ((
ut32_t
)0x04000000)

	)

6801 
	#RCC_CFGR_MCO2PRE
 ((
ut32_t
)0x38000000)

	)

6802 
	#RCC_CFGR_MCO2PRE_0
 ((
ut32_t
)0x08000000)

	)

6803 
	#RCC_CFGR_MCO2PRE_1
 ((
ut32_t
)0x10000000)

	)

6804 
	#RCC_CFGR_MCO2PRE_2
 ((
ut32_t
)0x20000000)

	)

6806 
	#RCC_CFGR_MCO2
 ((
ut32_t
)0xC0000000)

	)

6807 
	#RCC_CFGR_MCO2_0
 ((
ut32_t
)0x40000000)

	)

6808 
	#RCC_CFGR_MCO2_1
 ((
ut32_t
)0x80000000)

	)

6811 
	#RCC_CIR_LSIRDYF
 ((
ut32_t
)0x00000001)

	)

6812 
	#RCC_CIR_LSERDYF
 ((
ut32_t
)0x00000002)

	)

6813 
	#RCC_CIR_HSIRDYF
 ((
ut32_t
)0x00000004)

	)

6814 
	#RCC_CIR_HSERDYF
 ((
ut32_t
)0x00000008)

	)

6815 
	#RCC_CIR_PLLRDYF
 ((
ut32_t
)0x00000010)

	)

6816 
	#RCC_CIR_PLLI2SRDYF
 ((
ut32_t
)0x00000020)

	)

6817 
	#RCC_CIR_PLLSAIRDYF
 ((
ut32_t
)0x00000040)

	)

6818 
	#RCC_CIR_CSSF
 ((
ut32_t
)0x00000080)

	)

6819 
	#RCC_CIR_LSIRDYIE
 ((
ut32_t
)0x00000100)

	)

6820 
	#RCC_CIR_LSERDYIE
 ((
ut32_t
)0x00000200)

	)

6821 
	#RCC_CIR_HSIRDYIE
 ((
ut32_t
)0x00000400)

	)

6822 
	#RCC_CIR_HSERDYIE
 ((
ut32_t
)0x00000800)

	)

6823 
	#RCC_CIR_PLLRDYIE
 ((
ut32_t
)0x00001000)

	)

6824 
	#RCC_CIR_PLLI2SRDYIE
 ((
ut32_t
)0x00002000)

	)

6825 
	#RCC_CIR_PLLSAIRDYIE
 ((
ut32_t
)0x00004000)

	)

6826 
	#RCC_CIR_LSIRDYC
 ((
ut32_t
)0x00010000)

	)

6827 
	#RCC_CIR_LSERDYC
 ((
ut32_t
)0x00020000)

	)

6828 
	#RCC_CIR_HSIRDYC
 ((
ut32_t
)0x00040000)

	)

6829 
	#RCC_CIR_HSERDYC
 ((
ut32_t
)0x00080000)

	)

6830 
	#RCC_CIR_PLLRDYC
 ((
ut32_t
)0x00100000)

	)

6831 
	#RCC_CIR_PLLI2SRDYC
 ((
ut32_t
)0x00200000)

	)

6832 
	#RCC_CIR_PLLSAIRDYC
 ((
ut32_t
)0x00400000)

	)

6833 
	#RCC_CIR_CSSC
 ((
ut32_t
)0x00800000)

	)

6836 
	#RCC_AHB1RSTR_GPIOARST
 ((
ut32_t
)0x00000001)

	)

6837 
	#RCC_AHB1RSTR_GPIOBRST
 ((
ut32_t
)0x00000002)

	)

6838 
	#RCC_AHB1RSTR_GPIOCRST
 ((
ut32_t
)0x00000004)

	)

6839 
	#RCC_AHB1RSTR_GPIODRST
 ((
ut32_t
)0x00000008)

	)

6840 
	#RCC_AHB1RSTR_GPIOERST
 ((
ut32_t
)0x00000010)

	)

6841 
	#RCC_AHB1RSTR_GPIOFRST
 ((
ut32_t
)0x00000020)

	)

6842 
	#RCC_AHB1RSTR_GPIOGRST
 ((
ut32_t
)0x00000040)

	)

6843 
	#RCC_AHB1RSTR_GPIOHRST
 ((
ut32_t
)0x00000080)

	)

6844 
	#RCC_AHB1RSTR_GPIOIRST
 ((
ut32_t
)0x00000100)

	)

6845 
	#RCC_AHB1RSTR_GPIOJRST
 ((
ut32_t
)0x00000200)

	)

6846 
	#RCC_AHB1RSTR_GPIOKRST
 ((
ut32_t
)0x00000400)

	)

6847 
	#RCC_AHB1RSTR_CRCRST
 ((
ut32_t
)0x00001000)

	)

6848 
	#RCC_AHB1RSTR_DMA1RST
 ((
ut32_t
)0x00200000)

	)

6849 
	#RCC_AHB1RSTR_DMA2RST
 ((
ut32_t
)0x00400000)

	)

6850 
	#RCC_AHB1RSTR_DMA2DRST
 ((
ut32_t
)0x00800000)

	)

6851 
	#RCC_AHB1RSTR_ETHMACRST
 ((
ut32_t
)0x02000000)

	)

6852 
	#RCC_AHB1RSTR_OTGHRST
 ((
ut32_t
)0x10000000)

	)

6855 
	#RCC_AHB2RSTR_DCMIRST
 ((
ut32_t
)0x00000001)

	)

6856 
	#RCC_AHB2RSTR_CRYPRST
 ((
ut32_t
)0x00000010)

	)

6857 
	#RCC_AHB2RSTR_HASHRST
 ((
ut32_t
)0x00000020)

	)

6859 
	#RCC_AHB2RSTR_HSAHRST
 
RCC_AHB2RSTR_HASHRST


	)

6860 
	#RCC_AHB2RSTR_RNGRST
 ((
ut32_t
)0x00000040)

	)

6861 
	#RCC_AHB2RSTR_OTGFSRST
 ((
ut32_t
)0x00000080)

	)

6864 #i
defed
(
STM32F40_41xxx
)

6865 
	#RCC_AHB3RSTR_FSMCRST
 ((
ut32_t
)0x00000001)

	)

6868 #i
defed
 (
STM32F427_437xx
|| defed (
STM32F429_439xx
)

6869 
	#RCC_AHB3RSTR_FMCRST
 ((
ut32_t
)0x00000001)

	)

6872 
	#RCC_APB1RSTR_TIM2RST
 ((
ut32_t
)0x00000001)

	)

6873 
	#RCC_APB1RSTR_TIM3RST
 ((
ut32_t
)0x00000002)

	)

6874 
	#RCC_APB1RSTR_TIM4RST
 ((
ut32_t
)0x00000004)

	)

6875 
	#RCC_APB1RSTR_TIM5RST
 ((
ut32_t
)0x00000008)

	)

6876 
	#RCC_APB1RSTR_TIM6RST
 ((
ut32_t
)0x00000010)

	)

6877 
	#RCC_APB1RSTR_TIM7RST
 ((
ut32_t
)0x00000020)

	)

6878 
	#RCC_APB1RSTR_TIM12RST
 ((
ut32_t
)0x00000040)

	)

6879 
	#RCC_APB1RSTR_TIM13RST
 ((
ut32_t
)0x00000080)

	)

6880 
	#RCC_APB1RSTR_TIM14RST
 ((
ut32_t
)0x00000100)

	)

6881 
	#RCC_APB1RSTR_WWDGRST
 ((
ut32_t
)0x00000800)

	)

6882 
	#RCC_APB1RSTR_SPI2RST
 ((
ut32_t
)0x00004000)

	)

6883 
	#RCC_APB1RSTR_SPI3RST
 ((
ut32_t
)0x00008000)

	)

6884 
	#RCC_APB1RSTR_USART2RST
 ((
ut32_t
)0x00020000)

	)

6885 
	#RCC_APB1RSTR_USART3RST
 ((
ut32_t
)0x00040000)

	)

6886 
	#RCC_APB1RSTR_UART4RST
 ((
ut32_t
)0x00080000)

	)

6887 
	#RCC_APB1RSTR_UART5RST
 ((
ut32_t
)0x00100000)

	)

6888 
	#RCC_APB1RSTR_I2C1RST
 ((
ut32_t
)0x00200000)

	)

6889 
	#RCC_APB1RSTR_I2C2RST
 ((
ut32_t
)0x00400000)

	)

6890 
	#RCC_APB1RSTR_I2C3RST
 ((
ut32_t
)0x00800000)

	)

6891 
	#RCC_APB1RSTR_CAN1RST
 ((
ut32_t
)0x02000000)

	)

6892 
	#RCC_APB1RSTR_CAN2RST
 ((
ut32_t
)0x04000000)

	)

6893 
	#RCC_APB1RSTR_PWRRST
 ((
ut32_t
)0x10000000)

	)

6894 
	#RCC_APB1RSTR_DACRST
 ((
ut32_t
)0x20000000)

	)

6895 
	#RCC_APB1RSTR_UART7RST
 ((
ut32_t
)0x40000000)

	)

6896 
	#RCC_APB1RSTR_UART8RST
 ((
ut32_t
)0x80000000)

	)

6899 
	#RCC_APB2RSTR_TIM1RST
 ((
ut32_t
)0x00000001)

	)

6900 
	#RCC_APB2RSTR_TIM8RST
 ((
ut32_t
)0x00000002)

	)

6901 
	#RCC_APB2RSTR_USART1RST
 ((
ut32_t
)0x00000010)

	)

6902 
	#RCC_APB2RSTR_USART6RST
 ((
ut32_t
)0x00000020)

	)

6903 
	#RCC_APB2RSTR_ADCRST
 ((
ut32_t
)0x00000100)

	)

6904 
	#RCC_APB2RSTR_SDIORST
 ((
ut32_t
)0x00000800)

	)

6905 
	#RCC_APB2RSTR_SPI1RST
 ((
ut32_t
)0x00001000)

	)

6906 
	#RCC_APB2RSTR_SPI4RST
 ((
ut32_t
)0x00002000)

	)

6907 
	#RCC_APB2RSTR_SYSCFGRST
 ((
ut32_t
)0x00004000)

	)

6908 
	#RCC_APB2RSTR_TIM9RST
 ((
ut32_t
)0x00010000)

	)

6909 
	#RCC_APB2RSTR_TIM10RST
 ((
ut32_t
)0x00020000)

	)

6910 
	#RCC_APB2RSTR_TIM11RST
 ((
ut32_t
)0x00040000)

	)

6911 
	#RCC_APB2RSTR_SPI5RST
 ((
ut32_t
)0x00100000)

	)

6912 
	#RCC_APB2RSTR_SPI6RST
 ((
ut32_t
)0x00200000)

	)

6913 
	#RCC_APB2RSTR_SAI1RST
 ((
ut32_t
)0x00400000)

	)

6914 
	#RCC_APB2RSTR_LTDCRST
 ((
ut32_t
)0x04000000)

	)

6917 
	#RCC_APB2RSTR_SPI1
 
RCC_APB2RSTR_SPI1RST


	)

6920 
	#RCC_AHB1ENR_GPIOAEN
 ((
ut32_t
)0x00000001)

	)

6921 
	#RCC_AHB1ENR_GPIOBEN
 ((
ut32_t
)0x00000002)

	)

6922 
	#RCC_AHB1ENR_GPIOCEN
 ((
ut32_t
)0x00000004)

	)

6923 
	#RCC_AHB1ENR_GPIODEN
 ((
ut32_t
)0x00000008)

	)

6924 
	#RCC_AHB1ENR_GPIOEEN
 ((
ut32_t
)0x00000010)

	)

6925 
	#RCC_AHB1ENR_GPIOFEN
 ((
ut32_t
)0x00000020)

	)

6926 
	#RCC_AHB1ENR_GPIOGEN
 ((
ut32_t
)0x00000040)

	)

6927 
	#RCC_AHB1ENR_GPIOHEN
 ((
ut32_t
)0x00000080)

	)

6928 
	#RCC_AHB1ENR_GPIOIEN
 ((
ut32_t
)0x00000100)

	)

6929 
	#RCC_AHB1ENR_GPIOJEN
 ((
ut32_t
)0x00000200)

	)

6930 
	#RCC_AHB1ENR_GPIOKEN
 ((
ut32_t
)0x00000400)

	)

6931 
	#RCC_AHB1ENR_CRCEN
 ((
ut32_t
)0x00001000)

	)

6932 
	#RCC_AHB1ENR_BKPSRAMEN
 ((
ut32_t
)0x00040000)

	)

6933 
	#RCC_AHB1ENR_CCMDATARAMEN
 ((
ut32_t
)0x00100000)

	)

6934 
	#RCC_AHB1ENR_DMA1EN
 ((
ut32_t
)0x00200000)

	)

6935 
	#RCC_AHB1ENR_DMA2EN
 ((
ut32_t
)0x00400000)

	)

6936 
	#RCC_AHB1ENR_DMA2DEN
 ((
ut32_t
)0x00800000)

	)

6937 
	#RCC_AHB1ENR_ETHMACEN
 ((
ut32_t
)0x02000000)

	)

6938 
	#RCC_AHB1ENR_ETHMACTXEN
 ((
ut32_t
)0x04000000)

	)

6939 
	#RCC_AHB1ENR_ETHMACRXEN
 ((
ut32_t
)0x08000000)

	)

6940 
	#RCC_AHB1ENR_ETHMACPTPEN
 ((
ut32_t
)0x10000000)

	)

6941 
	#RCC_AHB1ENR_OTGHSEN
 ((
ut32_t
)0x20000000)

	)

6942 
	#RCC_AHB1ENR_OTGHSULPIEN
 ((
ut32_t
)0x40000000)

	)

6945 
	#RCC_AHB2ENR_DCMIEN
 ((
ut32_t
)0x00000001)

	)

6946 
	#RCC_AHB2ENR_CRYPEN
 ((
ut32_t
)0x00000010)

	)

6947 
	#RCC_AHB2ENR_HASHEN
 ((
ut32_t
)0x00000020)

	)

6948 
	#RCC_AHB2ENR_RNGEN
 ((
ut32_t
)0x00000040)

	)

6949 
	#RCC_AHB2ENR_OTGFSEN
 ((
ut32_t
)0x00000080)

	)

6953 #i
defed
(
STM32F40_41xxx
)

6954 
	#RCC_AHB3ENR_FSMCEN
 ((
ut32_t
)0x00000001)

	)

6957 #i
defed
 (
STM32F427_437xx
|| defed (
STM32F429_439xx
)

6958 
	#RCC_AHB3ENR_FMCEN
 ((
ut32_t
)0x00000001)

	)

6962 
	#RCC_APB1ENR_TIM2EN
 ((
ut32_t
)0x00000001)

	)

6963 
	#RCC_APB1ENR_TIM3EN
 ((
ut32_t
)0x00000002)

	)

6964 
	#RCC_APB1ENR_TIM4EN
 ((
ut32_t
)0x00000004)

	)

6965 
	#RCC_APB1ENR_TIM5EN
 ((
ut32_t
)0x00000008)

	)

6966 
	#RCC_APB1ENR_TIM6EN
 ((
ut32_t
)0x00000010)

	)

6967 
	#RCC_APB1ENR_TIM7EN
 ((
ut32_t
)0x00000020)

	)

6968 
	#RCC_APB1ENR_TIM12EN
 ((
ut32_t
)0x00000040)

	)

6969 
	#RCC_APB1ENR_TIM13EN
 ((
ut32_t
)0x00000080)

	)

6970 
	#RCC_APB1ENR_TIM14EN
 ((
ut32_t
)0x00000100)

	)

6971 
	#RCC_APB1ENR_WWDGEN
 ((
ut32_t
)0x00000800)

	)

6972 
	#RCC_APB1ENR_SPI2EN
 ((
ut32_t
)0x00004000)

	)

6973 
	#RCC_APB1ENR_SPI3EN
 ((
ut32_t
)0x00008000)

	)

6974 
	#RCC_APB1ENR_USART2EN
 ((
ut32_t
)0x00020000)

	)

6975 
	#RCC_APB1ENR_USART3EN
 ((
ut32_t
)0x00040000)

	)

6976 
	#RCC_APB1ENR_UART4EN
 ((
ut32_t
)0x00080000)

	)

6977 
	#RCC_APB1ENR_UART5EN
 ((
ut32_t
)0x00100000)

	)

6978 
	#RCC_APB1ENR_I2C1EN
 ((
ut32_t
)0x00200000)

	)

6979 
	#RCC_APB1ENR_I2C2EN
 ((
ut32_t
)0x00400000)

	)

6980 
	#RCC_APB1ENR_I2C3EN
 ((
ut32_t
)0x00800000)

	)

6981 
	#RCC_APB1ENR_CAN1EN
 ((
ut32_t
)0x02000000)

	)

6982 
	#RCC_APB1ENR_CAN2EN
 ((
ut32_t
)0x04000000)

	)

6983 
	#RCC_APB1ENR_PWREN
 ((
ut32_t
)0x10000000)

	)

6984 
	#RCC_APB1ENR_DACEN
 ((
ut32_t
)0x20000000)

	)

6985 
	#RCC_APB1ENR_UART7EN
 ((
ut32_t
)0x40000000)

	)

6986 
	#RCC_APB1ENR_UART8EN
 ((
ut32_t
)0x80000000)

	)

6989 
	#RCC_APB2ENR_TIM1EN
 ((
ut32_t
)0x00000001)

	)

6990 
	#RCC_APB2ENR_TIM8EN
 ((
ut32_t
)0x00000002)

	)

6991 
	#RCC_APB2ENR_USART1EN
 ((
ut32_t
)0x00000010)

	)

6992 
	#RCC_APB2ENR_USART6EN
 ((
ut32_t
)0x00000020)

	)

6993 
	#RCC_APB2ENR_ADC1EN
 ((
ut32_t
)0x00000100)

	)

6994 
	#RCC_APB2ENR_ADC2EN
 ((
ut32_t
)0x00000200)

	)

6995 
	#RCC_APB2ENR_ADC3EN
 ((
ut32_t
)0x00000400)

	)

6996 
	#RCC_APB2ENR_SDIOEN
 ((
ut32_t
)0x00000800)

	)

6997 
	#RCC_APB2ENR_SPI1EN
 ((
ut32_t
)0x00001000)

	)

6998 
	#RCC_APB2ENR_SPI4EN
 ((
ut32_t
)0x00002000)

	)

6999 
	#RCC_APB2ENR_SYSCFGEN
 ((
ut32_t
)0x00004000)

	)

7000 
	#RCC_APB2ENR_TIM9EN
 ((
ut32_t
)0x00010000)

	)

7001 
	#RCC_APB2ENR_TIM10EN
 ((
ut32_t
)0x00020000)

	)

7002 
	#RCC_APB2ENR_TIM11EN
 ((
ut32_t
)0x00040000)

	)

7003 
	#RCC_APB2ENR_SPI5EN
 ((
ut32_t
)0x00100000)

	)

7004 
	#RCC_APB2ENR_SPI6EN
 ((
ut32_t
)0x00200000)

	)

7005 
	#RCC_APB2ENR_SAI1EN
 ((
ut32_t
)0x00400000)

	)

7006 
	#RCC_APB2ENR_LTDCEN
 ((
ut32_t
)0x04000000)

	)

7009 
	#RCC_AHB1LPENR_GPIOALPEN
 ((
ut32_t
)0x00000001)

	)

7010 
	#RCC_AHB1LPENR_GPIOBLPEN
 ((
ut32_t
)0x00000002)

	)

7011 
	#RCC_AHB1LPENR_GPIOCLPEN
 ((
ut32_t
)0x00000004)

	)

7012 
	#RCC_AHB1LPENR_GPIODLPEN
 ((
ut32_t
)0x00000008)

	)

7013 
	#RCC_AHB1LPENR_GPIOELPEN
 ((
ut32_t
)0x00000010)

	)

7014 
	#RCC_AHB1LPENR_GPIOFLPEN
 ((
ut32_t
)0x00000020)

	)

7015 
	#RCC_AHB1LPENR_GPIOGLPEN
 ((
ut32_t
)0x00000040)

	)

7016 
	#RCC_AHB1LPENR_GPIOHLPEN
 ((
ut32_t
)0x00000080)

	)

7017 
	#RCC_AHB1LPENR_GPIOILPEN
 ((
ut32_t
)0x00000100)

	)

7018 
	#RCC_AHB1LPENR_GPIOJLPEN
 ((
ut32_t
)0x00000200)

	)

7019 
	#RCC_AHB1LPENR_GPIOKLPEN
 ((
ut32_t
)0x00000400)

	)

7020 
	#RCC_AHB1LPENR_CRCLPEN
 ((
ut32_t
)0x00001000)

	)

7021 
	#RCC_AHB1LPENR_FLITFLPEN
 ((
ut32_t
)0x00008000)

	)

7022 
	#RCC_AHB1LPENR_SRAM1LPEN
 ((
ut32_t
)0x00010000)

	)

7023 
	#RCC_AHB1LPENR_SRAM2LPEN
 ((
ut32_t
)0x00020000)

	)

7024 
	#RCC_AHB1LPENR_BKPSRAMLPEN
 ((
ut32_t
)0x00040000)

	)

7025 
	#RCC_AHB1LPENR_SRAM3LPEN
 ((
ut32_t
)0x00080000)

	)

7026 
	#RCC_AHB1LPENR_DMA1LPEN
 ((
ut32_t
)0x00200000)

	)

7027 
	#RCC_AHB1LPENR_DMA2LPEN
 ((
ut32_t
)0x00400000)

	)

7028 
	#RCC_AHB1LPENR_DMA2DLPEN
 ((
ut32_t
)0x00800000)

	)

7029 
	#RCC_AHB1LPENR_ETHMACLPEN
 ((
ut32_t
)0x02000000)

	)

7030 
	#RCC_AHB1LPENR_ETHMACTXLPEN
 ((
ut32_t
)0x04000000)

	)

7031 
	#RCC_AHB1LPENR_ETHMACRXLPEN
 ((
ut32_t
)0x08000000)

	)

7032 
	#RCC_AHB1LPENR_ETHMACPTPLPEN
 ((
ut32_t
)0x10000000)

	)

7033 
	#RCC_AHB1LPENR_OTGHSLPEN
 ((
ut32_t
)0x20000000)

	)

7034 
	#RCC_AHB1LPENR_OTGHSULPILPEN
 ((
ut32_t
)0x40000000)

	)

7037 
	#RCC_AHB2LPENR_DCMILPEN
 ((
ut32_t
)0x00000001)

	)

7038 
	#RCC_AHB2LPENR_CRYPLPEN
 ((
ut32_t
)0x00000010)

	)

7039 
	#RCC_AHB2LPENR_HASHLPEN
 ((
ut32_t
)0x00000020)

	)

7040 
	#RCC_AHB2LPENR_RNGLPEN
 ((
ut32_t
)0x00000040)

	)

7041 
	#RCC_AHB2LPENR_OTGFSLPEN
 ((
ut32_t
)0x00000080)

	)

7044 #i
defed
(
STM32F40_41xxx
)

7045 
	#RCC_AHB3LPENR_FSMCLPEN
 ((
ut32_t
)0x00000001)

	)

7048 #i
defed
 (
STM32F427_437xx
|| defed (
STM32F429_439xx
)

7049 
	#RCC_AHB3LPENR_FMCLPEN
 ((
ut32_t
)0x00000001)

	)

7053 
	#RCC_APB1LPENR_TIM2LPEN
 ((
ut32_t
)0x00000001)

	)

7054 
	#RCC_APB1LPENR_TIM3LPEN
 ((
ut32_t
)0x00000002)

	)

7055 
	#RCC_APB1LPENR_TIM4LPEN
 ((
ut32_t
)0x00000004)

	)

7056 
	#RCC_APB1LPENR_TIM5LPEN
 ((
ut32_t
)0x00000008)

	)

7057 
	#RCC_APB1LPENR_TIM6LPEN
 ((
ut32_t
)0x00000010)

	)

7058 
	#RCC_APB1LPENR_TIM7LPEN
 ((
ut32_t
)0x00000020)

	)

7059 
	#RCC_APB1LPENR_TIM12LPEN
 ((
ut32_t
)0x00000040)

	)

7060 
	#RCC_APB1LPENR_TIM13LPEN
 ((
ut32_t
)0x00000080)

	)

7061 
	#RCC_APB1LPENR_TIM14LPEN
 ((
ut32_t
)0x00000100)

	)

7062 
	#RCC_APB1LPENR_WWDGLPEN
 ((
ut32_t
)0x00000800)

	)

7063 
	#RCC_APB1LPENR_SPI2LPEN
 ((
ut32_t
)0x00004000)

	)

7064 
	#RCC_APB1LPENR_SPI3LPEN
 ((
ut32_t
)0x00008000)

	)

7065 
	#RCC_APB1LPENR_USART2LPEN
 ((
ut32_t
)0x00020000)

	)

7066 
	#RCC_APB1LPENR_USART3LPEN
 ((
ut32_t
)0x00040000)

	)

7067 
	#RCC_APB1LPENR_UART4LPEN
 ((
ut32_t
)0x00080000)

	)

7068 
	#RCC_APB1LPENR_UART5LPEN
 ((
ut32_t
)0x00100000)

	)

7069 
	#RCC_APB1LPENR_I2C1LPEN
 ((
ut32_t
)0x00200000)

	)

7070 
	#RCC_APB1LPENR_I2C2LPEN
 ((
ut32_t
)0x00400000)

	)

7071 
	#RCC_APB1LPENR_I2C3LPEN
 ((
ut32_t
)0x00800000)

	)

7072 
	#RCC_APB1LPENR_CAN1LPEN
 ((
ut32_t
)0x02000000)

	)

7073 
	#RCC_APB1LPENR_CAN2LPEN
 ((
ut32_t
)0x04000000)

	)

7074 
	#RCC_APB1LPENR_PWRLPEN
 ((
ut32_t
)0x10000000)

	)

7075 
	#RCC_APB1LPENR_DACLPEN
 ((
ut32_t
)0x20000000)

	)

7076 
	#RCC_APB1LPENR_UART7LPEN
 ((
ut32_t
)0x40000000)

	)

7077 
	#RCC_APB1LPENR_UART8LPEN
 ((
ut32_t
)0x80000000)

	)

7080 
	#RCC_APB2LPENR_TIM1LPEN
 ((
ut32_t
)0x00000001)

	)

7081 
	#RCC_APB2LPENR_TIM8LPEN
 ((
ut32_t
)0x00000002)

	)

7082 
	#RCC_APB2LPENR_USART1LPEN
 ((
ut32_t
)0x00000010)

	)

7083 
	#RCC_APB2LPENR_USART6LPEN
 ((
ut32_t
)0x00000020)

	)

7084 
	#RCC_APB2LPENR_ADC1LPEN
 ((
ut32_t
)0x00000100)

	)

7085 
	#RCC_APB2LPENR_ADC2PEN
 ((
ut32_t
)0x00000200)

	)

7086 
	#RCC_APB2LPENR_ADC3LPEN
 ((
ut32_t
)0x00000400)

	)

7087 
	#RCC_APB2LPENR_SDIOLPEN
 ((
ut32_t
)0x00000800)

	)

7088 
	#RCC_APB2LPENR_SPI1LPEN
 ((
ut32_t
)0x00001000)

	)

7089 
	#RCC_APB2LPENR_SPI4LPEN
 ((
ut32_t
)0x00002000)

	)

7090 
	#RCC_APB2LPENR_SYSCFGLPEN
 ((
ut32_t
)0x00004000)

	)

7091 
	#RCC_APB2LPENR_TIM9LPEN
 ((
ut32_t
)0x00010000)

	)

7092 
	#RCC_APB2LPENR_TIM10LPEN
 ((
ut32_t
)0x00020000)

	)

7093 
	#RCC_APB2LPENR_TIM11LPEN
 ((
ut32_t
)0x00040000)

	)

7094 
	#RCC_APB2LPENR_SPI5LPEN
 ((
ut32_t
)0x00100000)

	)

7095 
	#RCC_APB2LPENR_SPI6LPEN
 ((
ut32_t
)0x00200000)

	)

7096 
	#RCC_APB2LPENR_SAI1LPEN
 ((
ut32_t
)0x00400000)

	)

7097 
	#RCC_APB2LPENR_LTDCLPEN
 ((
ut32_t
)0x04000000)

	)

7100 
	#RCC_BDCR_LSEON
 ((
ut32_t
)0x00000001)

	)

7101 
	#RCC_BDCR_LSERDY
 ((
ut32_t
)0x00000002)

	)

7102 
	#RCC_BDCR_LSEBYP
 ((
ut32_t
)0x00000004)

	)

7103 
	#RCC_BDCR_LSEMOD
 ((
ut32_t
)0x00000008)

	)

7105 
	#RCC_BDCR_RTCSEL
 ((
ut32_t
)0x00000300)

	)

7106 
	#RCC_BDCR_RTCSEL_0
 ((
ut32_t
)0x00000100)

	)

7107 
	#RCC_BDCR_RTCSEL_1
 ((
ut32_t
)0x00000200)

	)

7109 
	#RCC_BDCR_RTCEN
 ((
ut32_t
)0x00008000)

	)

7110 
	#RCC_BDCR_BDRST
 ((
ut32_t
)0x00010000)

	)

7113 
	#RCC_CSR_LSION
 ((
ut32_t
)0x00000001)

	)

7114 
	#RCC_CSR_LSIRDY
 ((
ut32_t
)0x00000002)

	)

7115 
	#RCC_CSR_RMVF
 ((
ut32_t
)0x01000000)

	)

7116 
	#RCC_CSR_BORRSTF
 ((
ut32_t
)0x02000000)

	)

7117 
	#RCC_CSR_PADRSTF
 ((
ut32_t
)0x04000000)

	)

7118 
	#RCC_CSR_PORRSTF
 ((
ut32_t
)0x08000000)

	)

7119 
	#RCC_CSR_SFTRSTF
 ((
ut32_t
)0x10000000)

	)

7120 
	#RCC_CSR_WDGRSTF
 ((
ut32_t
)0x20000000)

	)

7121 
	#RCC_CSR_WWDGRSTF
 ((
ut32_t
)0x40000000)

	)

7122 
	#RCC_CSR_LPWRRSTF
 ((
ut32_t
)0x80000000)

	)

7125 
	#RCC_SSCGR_MODPER
 ((
ut32_t
)0x00001FFF)

	)

7126 
	#RCC_SSCGR_INCSTEP
 ((
ut32_t
)0x0FFFE000)

	)

7127 
	#RCC_SSCGR_SPREADSEL
 ((
ut32_t
)0x40000000)

	)

7128 
	#RCC_SSCGR_SSCGEN
 ((
ut32_t
)0x80000000)

	)

7131 
	#RCC_PLLI2SCFGR_PLLI2SM
 ((
ut32_t
)0x0000003F)

	)

7132 
	#RCC_PLLI2SCFGR_PLLI2SM_0
 ((
ut32_t
)0x00000001)

	)

7133 
	#RCC_PLLI2SCFGR_PLLI2SM_1
 ((
ut32_t
)0x00000002)

	)

7134 
	#RCC_PLLI2SCFGR_PLLI2SM_2
 ((
ut32_t
)0x00000004)

	)

7135 
	#RCC_PLLI2SCFGR_PLLI2SM_3
 ((
ut32_t
)0x00000008)

	)

7136 
	#RCC_PLLI2SCFGR_PLLI2SM_4
 ((
ut32_t
)0x00000010)

	)

7137 
	#RCC_PLLI2SCFGR_PLLI2SM_5
 ((
ut32_t
)0x00000020)

	)

7140 
	#RCC_PLLI2SCFGR_PLLI2SN
 ((
ut32_t
)0x00007FC0)

	)

7141 
	#RCC_PLLI2SCFGR_PLLI2SQ
 ((
ut32_t
)0x0F000000)

	)

7142 
	#RCC_PLLI2SCFGR_PLLI2SR
 ((
ut32_t
)0x70000000)

	)

7145 
	#RCC_PLLSAICFGR_PLLI2SN
 ((
ut32_t
)0x00007FC0)

	)

7146 
	#RCC_PLLSAICFGR_PLLI2SQ
 ((
ut32_t
)0x0F000000)

	)

7147 
	#RCC_PLLSAICFGR_PLLI2SR
 ((
ut32_t
)0x70000000)

	)

7150 
	#RCC_DCKCFGR_PLLI2SDIVQ
 ((
ut32_t
)0x0000001F)

	)

7151 
	#RCC_DCKCFGR_PLLSAIDIVQ
 ((
ut32_t
)0x00001F00)

	)

7152 
	#RCC_DCKCFGR_PLLSAIDIVR
 ((
ut32_t
)0x00030000)

	)

7153 
	#RCC_DCKCFGR_SAI1ASRC
 ((
ut32_t
)0x00300000)

	)

7154 
	#RCC_DCKCFGR_SAI1BSRC
 ((
ut32_t
)0x00C00000)

	)

7155 
	#RCC_DCKCFGR_TIMPRE
 ((
ut32_t
)0x01000000)

	)

7164 
	#RNG_CR_RNGEN
 ((
ut32_t
)0x00000004)

	)

7165 
	#RNG_CR_IE
 ((
ut32_t
)0x00000008)

	)

7168 
	#RNG_SR_DRDY
 ((
ut32_t
)0x00000001)

	)

7169 
	#RNG_SR_CECS
 ((
ut32_t
)0x00000002)

	)

7170 
	#RNG_SR_SECS
 ((
ut32_t
)0x00000004)

	)

7171 
	#RNG_SR_CEIS
 ((
ut32_t
)0x00000020)

	)

7172 
	#RNG_SR_SEIS
 ((
ut32_t
)0x00000040)

	)

7180 
	#RTC_TR_PM
 ((
ut32_t
)0x00400000)

	)

7181 
	#RTC_TR_HT
 ((
ut32_t
)0x00300000)

	)

7182 
	#RTC_TR_HT_0
 ((
ut32_t
)0x00100000)

	)

7183 
	#RTC_TR_HT_1
 ((
ut32_t
)0x00200000)

	)

7184 
	#RTC_TR_HU
 ((
ut32_t
)0x000F0000)

	)

7185 
	#RTC_TR_HU_0
 ((
ut32_t
)0x00010000)

	)

7186 
	#RTC_TR_HU_1
 ((
ut32_t
)0x00020000)

	)

7187 
	#RTC_TR_HU_2
 ((
ut32_t
)0x00040000)

	)

7188 
	#RTC_TR_HU_3
 ((
ut32_t
)0x00080000)

	)

7189 
	#RTC_TR_MNT
 ((
ut32_t
)0x00007000)

	)

7190 
	#RTC_TR_MNT_0
 ((
ut32_t
)0x00001000)

	)

7191 
	#RTC_TR_MNT_1
 ((
ut32_t
)0x00002000)

	)

7192 
	#RTC_TR_MNT_2
 ((
ut32_t
)0x00004000)

	)

7193 
	#RTC_TR_MNU
 ((
ut32_t
)0x00000F00)

	)

7194 
	#RTC_TR_MNU_0
 ((
ut32_t
)0x00000100)

	)

7195 
	#RTC_TR_MNU_1
 ((
ut32_t
)0x00000200)

	)

7196 
	#RTC_TR_MNU_2
 ((
ut32_t
)0x00000400)

	)

7197 
	#RTC_TR_MNU_3
 ((
ut32_t
)0x00000800)

	)

7198 
	#RTC_TR_ST
 ((
ut32_t
)0x00000070)

	)

7199 
	#RTC_TR_ST_0
 ((
ut32_t
)0x00000010)

	)

7200 
	#RTC_TR_ST_1
 ((
ut32_t
)0x00000020)

	)

7201 
	#RTC_TR_ST_2
 ((
ut32_t
)0x00000040)

	)

7202 
	#RTC_TR_SU
 ((
ut32_t
)0x0000000F)

	)

7203 
	#RTC_TR_SU_0
 ((
ut32_t
)0x00000001)

	)

7204 
	#RTC_TR_SU_1
 ((
ut32_t
)0x00000002)

	)

7205 
	#RTC_TR_SU_2
 ((
ut32_t
)0x00000004)

	)

7206 
	#RTC_TR_SU_3
 ((
ut32_t
)0x00000008)

	)

7209 
	#RTC_DR_YT
 ((
ut32_t
)0x00F00000)

	)

7210 
	#RTC_DR_YT_0
 ((
ut32_t
)0x00100000)

	)

7211 
	#RTC_DR_YT_1
 ((
ut32_t
)0x00200000)

	)

7212 
	#RTC_DR_YT_2
 ((
ut32_t
)0x00400000)

	)

7213 
	#RTC_DR_YT_3
 ((
ut32_t
)0x00800000)

	)

7214 
	#RTC_DR_YU
 ((
ut32_t
)0x000F0000)

	)

7215 
	#RTC_DR_YU_0
 ((
ut32_t
)0x00010000)

	)

7216 
	#RTC_DR_YU_1
 ((
ut32_t
)0x00020000)

	)

7217 
	#RTC_DR_YU_2
 ((
ut32_t
)0x00040000)

	)

7218 
	#RTC_DR_YU_3
 ((
ut32_t
)0x00080000)

	)

7219 
	#RTC_DR_WDU
 ((
ut32_t
)0x0000E000)

	)

7220 
	#RTC_DR_WDU_0
 ((
ut32_t
)0x00002000)

	)

7221 
	#RTC_DR_WDU_1
 ((
ut32_t
)0x00004000)

	)

7222 
	#RTC_DR_WDU_2
 ((
ut32_t
)0x00008000)

	)

7223 
	#RTC_DR_MT
 ((
ut32_t
)0x00001000)

	)

7224 
	#RTC_DR_MU
 ((
ut32_t
)0x00000F00)

	)

7225 
	#RTC_DR_MU_0
 ((
ut32_t
)0x00000100)

	)

7226 
	#RTC_DR_MU_1
 ((
ut32_t
)0x00000200)

	)

7227 
	#RTC_DR_MU_2
 ((
ut32_t
)0x00000400)

	)

7228 
	#RTC_DR_MU_3
 ((
ut32_t
)0x00000800)

	)

7229 
	#RTC_DR_DT
 ((
ut32_t
)0x00000030)

	)

7230 
	#RTC_DR_DT_0
 ((
ut32_t
)0x00000010)

	)

7231 
	#RTC_DR_DT_1
 ((
ut32_t
)0x00000020)

	)

7232 
	#RTC_DR_DU
 ((
ut32_t
)0x0000000F)

	)

7233 
	#RTC_DR_DU_0
 ((
ut32_t
)0x00000001)

	)

7234 
	#RTC_DR_DU_1
 ((
ut32_t
)0x00000002)

	)

7235 
	#RTC_DR_DU_2
 ((
ut32_t
)0x00000004)

	)

7236 
	#RTC_DR_DU_3
 ((
ut32_t
)0x00000008)

	)

7239 
	#RTC_CR_COE
 ((
ut32_t
)0x00800000)

	)

7240 
	#RTC_CR_OSEL
 ((
ut32_t
)0x00600000)

	)

7241 
	#RTC_CR_OSEL_0
 ((
ut32_t
)0x00200000)

	)

7242 
	#RTC_CR_OSEL_1
 ((
ut32_t
)0x00400000)

	)

7243 
	#RTC_CR_POL
 ((
ut32_t
)0x00100000)

	)

7244 
	#RTC_CR_COSEL
 ((
ut32_t
)0x00080000)

	)

7245 
	#RTC_CR_BCK
 ((
ut32_t
)0x00040000)

	)

7246 
	#RTC_CR_SUB1H
 ((
ut32_t
)0x00020000)

	)

7247 
	#RTC_CR_ADD1H
 ((
ut32_t
)0x00010000)

	)

7248 
	#RTC_CR_TSIE
 ((
ut32_t
)0x00008000)

	)

7249 
	#RTC_CR_WUTIE
 ((
ut32_t
)0x00004000)

	)

7250 
	#RTC_CR_ALRBIE
 ((
ut32_t
)0x00002000)

	)

7251 
	#RTC_CR_ALRAIE
 ((
ut32_t
)0x00001000)

	)

7252 
	#RTC_CR_TSE
 ((
ut32_t
)0x00000800)

	)

7253 
	#RTC_CR_WUTE
 ((
ut32_t
)0x00000400)

	)

7254 
	#RTC_CR_ALRBE
 ((
ut32_t
)0x00000200)

	)

7255 
	#RTC_CR_ALRAE
 ((
ut32_t
)0x00000100)

	)

7256 
	#RTC_CR_DCE
 ((
ut32_t
)0x00000080)

	)

7257 
	#RTC_CR_FMT
 ((
ut32_t
)0x00000040)

	)

7258 
	#RTC_CR_BYPSHAD
 ((
ut32_t
)0x00000020)

	)

7259 
	#RTC_CR_REFCKON
 ((
ut32_t
)0x00000010)

	)

7260 
	#RTC_CR_TSEDGE
 ((
ut32_t
)0x00000008)

	)

7261 
	#RTC_CR_WUCKSEL
 ((
ut32_t
)0x00000007)

	)

7262 
	#RTC_CR_WUCKSEL_0
 ((
ut32_t
)0x00000001)

	)

7263 
	#RTC_CR_WUCKSEL_1
 ((
ut32_t
)0x00000002)

	)

7264 
	#RTC_CR_WUCKSEL_2
 ((
ut32_t
)0x00000004)

	)

7267 
	#RTC_ISR_RECALPF
 ((
ut32_t
)0x00010000)

	)

7268 
	#RTC_ISR_TAMP1F
 ((
ut32_t
)0x00002000)

	)

7269 
	#RTC_ISR_TSOVF
 ((
ut32_t
)0x00001000)

	)

7270 
	#RTC_ISR_TSF
 ((
ut32_t
)0x00000800)

	)

7271 
	#RTC_ISR_WUTF
 ((
ut32_t
)0x00000400)

	)

7272 
	#RTC_ISR_ALRBF
 ((
ut32_t
)0x00000200)

	)

7273 
	#RTC_ISR_ALRAF
 ((
ut32_t
)0x00000100)

	)

7274 
	#RTC_ISR_INIT
 ((
ut32_t
)0x00000080)

	)

7275 
	#RTC_ISR_INITF
 ((
ut32_t
)0x00000040)

	)

7276 
	#RTC_ISR_RSF
 ((
ut32_t
)0x00000020)

	)

7277 
	#RTC_ISR_INITS
 ((
ut32_t
)0x00000010)

	)

7278 
	#RTC_ISR_SHPF
 ((
ut32_t
)0x00000008)

	)

7279 
	#RTC_ISR_WUTWF
 ((
ut32_t
)0x00000004)

	)

7280 
	#RTC_ISR_ALRBWF
 ((
ut32_t
)0x00000002)

	)

7281 
	#RTC_ISR_ALRAWF
 ((
ut32_t
)0x00000001)

	)

7284 
	#RTC_PRER_PREDIV_A
 ((
ut32_t
)0x007F0000)

	)

7285 
	#RTC_PRER_PREDIV_S
 ((
ut32_t
)0x00001FFF)

	)

7288 
	#RTC_WUTR_WUT
 ((
ut32_t
)0x0000FFFF)

	)

7291 
	#RTC_CALIBR_DCS
 ((
ut32_t
)0x00000080)

	)

7292 
	#RTC_CALIBR_DC
 ((
ut32_t
)0x0000001F)

	)

7295 
	#RTC_ALRMAR_MSK4
 ((
ut32_t
)0x80000000)

	)

7296 
	#RTC_ALRMAR_WDSEL
 ((
ut32_t
)0x40000000)

	)

7297 
	#RTC_ALRMAR_DT
 ((
ut32_t
)0x30000000)

	)

7298 
	#RTC_ALRMAR_DT_0
 ((
ut32_t
)0x10000000)

	)

7299 
	#RTC_ALRMAR_DT_1
 ((
ut32_t
)0x20000000)

	)

7300 
	#RTC_ALRMAR_DU
 ((
ut32_t
)0x0F000000)

	)

7301 
	#RTC_ALRMAR_DU_0
 ((
ut32_t
)0x01000000)

	)

7302 
	#RTC_ALRMAR_DU_1
 ((
ut32_t
)0x02000000)

	)

7303 
	#RTC_ALRMAR_DU_2
 ((
ut32_t
)0x04000000)

	)

7304 
	#RTC_ALRMAR_DU_3
 ((
ut32_t
)0x08000000)

	)

7305 
	#RTC_ALRMAR_MSK3
 ((
ut32_t
)0x00800000)

	)

7306 
	#RTC_ALRMAR_PM
 ((
ut32_t
)0x00400000)

	)

7307 
	#RTC_ALRMAR_HT
 ((
ut32_t
)0x00300000)

	)

7308 
	#RTC_ALRMAR_HT_0
 ((
ut32_t
)0x00100000)

	)

7309 
	#RTC_ALRMAR_HT_1
 ((
ut32_t
)0x00200000)

	)

7310 
	#RTC_ALRMAR_HU
 ((
ut32_t
)0x000F0000)

	)

7311 
	#RTC_ALRMAR_HU_0
 ((
ut32_t
)0x00010000)

	)

7312 
	#RTC_ALRMAR_HU_1
 ((
ut32_t
)0x00020000)

	)

7313 
	#RTC_ALRMAR_HU_2
 ((
ut32_t
)0x00040000)

	)

7314 
	#RTC_ALRMAR_HU_3
 ((
ut32_t
)0x00080000)

	)

7315 
	#RTC_ALRMAR_MSK2
 ((
ut32_t
)0x00008000)

	)

7316 
	#RTC_ALRMAR_MNT
 ((
ut32_t
)0x00007000)

	)

7317 
	#RTC_ALRMAR_MNT_0
 ((
ut32_t
)0x00001000)

	)

7318 
	#RTC_ALRMAR_MNT_1
 ((
ut32_t
)0x00002000)

	)

7319 
	#RTC_ALRMAR_MNT_2
 ((
ut32_t
)0x00004000)

	)

7320 
	#RTC_ALRMAR_MNU
 ((
ut32_t
)0x00000F00)

	)

7321 
	#RTC_ALRMAR_MNU_0
 ((
ut32_t
)0x00000100)

	)

7322 
	#RTC_ALRMAR_MNU_1
 ((
ut32_t
)0x00000200)

	)

7323 
	#RTC_ALRMAR_MNU_2
 ((
ut32_t
)0x00000400)

	)

7324 
	#RTC_ALRMAR_MNU_3
 ((
ut32_t
)0x00000800)

	)

7325 
	#RTC_ALRMAR_MSK1
 ((
ut32_t
)0x00000080)

	)

7326 
	#RTC_ALRMAR_ST
 ((
ut32_t
)0x00000070)

	)

7327 
	#RTC_ALRMAR_ST_0
 ((
ut32_t
)0x00000010)

	)

7328 
	#RTC_ALRMAR_ST_1
 ((
ut32_t
)0x00000020)

	)

7329 
	#RTC_ALRMAR_ST_2
 ((
ut32_t
)0x00000040)

	)

7330 
	#RTC_ALRMAR_SU
 ((
ut32_t
)0x0000000F)

	)

7331 
	#RTC_ALRMAR_SU_0
 ((
ut32_t
)0x00000001)

	)

7332 
	#RTC_ALRMAR_SU_1
 ((
ut32_t
)0x00000002)

	)

7333 
	#RTC_ALRMAR_SU_2
 ((
ut32_t
)0x00000004)

	)

7334 
	#RTC_ALRMAR_SU_3
 ((
ut32_t
)0x00000008)

	)

7337 
	#RTC_ALRMBR_MSK4
 ((
ut32_t
)0x80000000)

	)

7338 
	#RTC_ALRMBR_WDSEL
 ((
ut32_t
)0x40000000)

	)

7339 
	#RTC_ALRMBR_DT
 ((
ut32_t
)0x30000000)

	)

7340 
	#RTC_ALRMBR_DT_0
 ((
ut32_t
)0x10000000)

	)

7341 
	#RTC_ALRMBR_DT_1
 ((
ut32_t
)0x20000000)

	)

7342 
	#RTC_ALRMBR_DU
 ((
ut32_t
)0x0F000000)

	)

7343 
	#RTC_ALRMBR_DU_0
 ((
ut32_t
)0x01000000)

	)

7344 
	#RTC_ALRMBR_DU_1
 ((
ut32_t
)0x02000000)

	)

7345 
	#RTC_ALRMBR_DU_2
 ((
ut32_t
)0x04000000)

	)

7346 
	#RTC_ALRMBR_DU_3
 ((
ut32_t
)0x08000000)

	)

7347 
	#RTC_ALRMBR_MSK3
 ((
ut32_t
)0x00800000)

	)

7348 
	#RTC_ALRMBR_PM
 ((
ut32_t
)0x00400000)

	)

7349 
	#RTC_ALRMBR_HT
 ((
ut32_t
)0x00300000)

	)

7350 
	#RTC_ALRMBR_HT_0
 ((
ut32_t
)0x00100000)

	)

7351 
	#RTC_ALRMBR_HT_1
 ((
ut32_t
)0x00200000)

	)

7352 
	#RTC_ALRMBR_HU
 ((
ut32_t
)0x000F0000)

	)

7353 
	#RTC_ALRMBR_HU_0
 ((
ut32_t
)0x00010000)

	)

7354 
	#RTC_ALRMBR_HU_1
 ((
ut32_t
)0x00020000)

	)

7355 
	#RTC_ALRMBR_HU_2
 ((
ut32_t
)0x00040000)

	)

7356 
	#RTC_ALRMBR_HU_3
 ((
ut32_t
)0x00080000)

	)

7357 
	#RTC_ALRMBR_MSK2
 ((
ut32_t
)0x00008000)

	)

7358 
	#RTC_ALRMBR_MNT
 ((
ut32_t
)0x00007000)

	)

7359 
	#RTC_ALRMBR_MNT_0
 ((
ut32_t
)0x00001000)

	)

7360 
	#RTC_ALRMBR_MNT_1
 ((
ut32_t
)0x00002000)

	)

7361 
	#RTC_ALRMBR_MNT_2
 ((
ut32_t
)0x00004000)

	)

7362 
	#RTC_ALRMBR_MNU
 ((
ut32_t
)0x00000F00)

	)

7363 
	#RTC_ALRMBR_MNU_0
 ((
ut32_t
)0x00000100)

	)

7364 
	#RTC_ALRMBR_MNU_1
 ((
ut32_t
)0x00000200)

	)

7365 
	#RTC_ALRMBR_MNU_2
 ((
ut32_t
)0x00000400)

	)

7366 
	#RTC_ALRMBR_MNU_3
 ((
ut32_t
)0x00000800)

	)

7367 
	#RTC_ALRMBR_MSK1
 ((
ut32_t
)0x00000080)

	)

7368 
	#RTC_ALRMBR_ST
 ((
ut32_t
)0x00000070)

	)

7369 
	#RTC_ALRMBR_ST_0
 ((
ut32_t
)0x00000010)

	)

7370 
	#RTC_ALRMBR_ST_1
 ((
ut32_t
)0x00000020)

	)

7371 
	#RTC_ALRMBR_ST_2
 ((
ut32_t
)0x00000040)

	)

7372 
	#RTC_ALRMBR_SU
 ((
ut32_t
)0x0000000F)

	)

7373 
	#RTC_ALRMBR_SU_0
 ((
ut32_t
)0x00000001)

	)

7374 
	#RTC_ALRMBR_SU_1
 ((
ut32_t
)0x00000002)

	)

7375 
	#RTC_ALRMBR_SU_2
 ((
ut32_t
)0x00000004)

	)

7376 
	#RTC_ALRMBR_SU_3
 ((
ut32_t
)0x00000008)

	)

7379 
	#RTC_WPR_KEY
 ((
ut32_t
)0x000000FF)

	)

7382 
	#RTC_SSR_SS
 ((
ut32_t
)0x0000FFFF)

	)

7385 
	#RTC_SHIFTR_SUBFS
 ((
ut32_t
)0x00007FFF)

	)

7386 
	#RTC_SHIFTR_ADD1S
 ((
ut32_t
)0x80000000)

	)

7389 
	#RTC_TSTR_PM
 ((
ut32_t
)0x00400000)

	)

7390 
	#RTC_TSTR_HT
 ((
ut32_t
)0x00300000)

	)

7391 
	#RTC_TSTR_HT_0
 ((
ut32_t
)0x00100000)

	)

7392 
	#RTC_TSTR_HT_1
 ((
ut32_t
)0x00200000)

	)

7393 
	#RTC_TSTR_HU
 ((
ut32_t
)0x000F0000)

	)

7394 
	#RTC_TSTR_HU_0
 ((
ut32_t
)0x00010000)

	)

7395 
	#RTC_TSTR_HU_1
 ((
ut32_t
)0x00020000)

	)

7396 
	#RTC_TSTR_HU_2
 ((
ut32_t
)0x00040000)

	)

7397 
	#RTC_TSTR_HU_3
 ((
ut32_t
)0x00080000)

	)

7398 
	#RTC_TSTR_MNT
 ((
ut32_t
)0x00007000)

	)

7399 
	#RTC_TSTR_MNT_0
 ((
ut32_t
)0x00001000)

	)

7400 
	#RTC_TSTR_MNT_1
 ((
ut32_t
)0x00002000)

	)

7401 
	#RTC_TSTR_MNT_2
 ((
ut32_t
)0x00004000)

	)

7402 
	#RTC_TSTR_MNU
 ((
ut32_t
)0x00000F00)

	)

7403 
	#RTC_TSTR_MNU_0
 ((
ut32_t
)0x00000100)

	)

7404 
	#RTC_TSTR_MNU_1
 ((
ut32_t
)0x00000200)

	)

7405 
	#RTC_TSTR_MNU_2
 ((
ut32_t
)0x00000400)

	)

7406 
	#RTC_TSTR_MNU_3
 ((
ut32_t
)0x00000800)

	)

7407 
	#RTC_TSTR_ST
 ((
ut32_t
)0x00000070)

	)

7408 
	#RTC_TSTR_ST_0
 ((
ut32_t
)0x00000010)

	)

7409 
	#RTC_TSTR_ST_1
 ((
ut32_t
)0x00000020)

	)

7410 
	#RTC_TSTR_ST_2
 ((
ut32_t
)0x00000040)

	)

7411 
	#RTC_TSTR_SU
 ((
ut32_t
)0x0000000F)

	)

7412 
	#RTC_TSTR_SU_0
 ((
ut32_t
)0x00000001)

	)

7413 
	#RTC_TSTR_SU_1
 ((
ut32_t
)0x00000002)

	)

7414 
	#RTC_TSTR_SU_2
 ((
ut32_t
)0x00000004)

	)

7415 
	#RTC_TSTR_SU_3
 ((
ut32_t
)0x00000008)

	)

7418 
	#RTC_TSDR_WDU
 ((
ut32_t
)0x0000E000)

	)

7419 
	#RTC_TSDR_WDU_0
 ((
ut32_t
)0x00002000)

	)

7420 
	#RTC_TSDR_WDU_1
 ((
ut32_t
)0x00004000)

	)

7421 
	#RTC_TSDR_WDU_2
 ((
ut32_t
)0x00008000)

	)

7422 
	#RTC_TSDR_MT
 ((
ut32_t
)0x00001000)

	)

7423 
	#RTC_TSDR_MU
 ((
ut32_t
)0x00000F00)

	)

7424 
	#RTC_TSDR_MU_0
 ((
ut32_t
)0x00000100)

	)

7425 
	#RTC_TSDR_MU_1
 ((
ut32_t
)0x00000200)

	)

7426 
	#RTC_TSDR_MU_2
 ((
ut32_t
)0x00000400)

	)

7427 
	#RTC_TSDR_MU_3
 ((
ut32_t
)0x00000800)

	)

7428 
	#RTC_TSDR_DT
 ((
ut32_t
)0x00000030)

	)

7429 
	#RTC_TSDR_DT_0
 ((
ut32_t
)0x00000010)

	)

7430 
	#RTC_TSDR_DT_1
 ((
ut32_t
)0x00000020)

	)

7431 
	#RTC_TSDR_DU
 ((
ut32_t
)0x0000000F)

	)

7432 
	#RTC_TSDR_DU_0
 ((
ut32_t
)0x00000001)

	)

7433 
	#RTC_TSDR_DU_1
 ((
ut32_t
)0x00000002)

	)

7434 
	#RTC_TSDR_DU_2
 ((
ut32_t
)0x00000004)

	)

7435 
	#RTC_TSDR_DU_3
 ((
ut32_t
)0x00000008)

	)

7438 
	#RTC_TSSSR_SS
 ((
ut32_t
)0x0000FFFF)

	)

7441 
	#RTC_CALR_CALP
 ((
ut32_t
)0x00008000)

	)

7442 
	#RTC_CALR_CALW8
 ((
ut32_t
)0x00004000)

	)

7443 
	#RTC_CALR_CALW16
 ((
ut32_t
)0x00002000)

	)

7444 
	#RTC_CALR_CALM
 ((
ut32_t
)0x000001FF)

	)

7445 
	#RTC_CALR_CALM_0
 ((
ut32_t
)0x00000001)

	)

7446 
	#RTC_CALR_CALM_1
 ((
ut32_t
)0x00000002)

	)

7447 
	#RTC_CALR_CALM_2
 ((
ut32_t
)0x00000004)

	)

7448 
	#RTC_CALR_CALM_3
 ((
ut32_t
)0x00000008)

	)

7449 
	#RTC_CALR_CALM_4
 ((
ut32_t
)0x00000010)

	)

7450 
	#RTC_CALR_CALM_5
 ((
ut32_t
)0x00000020)

	)

7451 
	#RTC_CALR_CALM_6
 ((
ut32_t
)0x00000040)

	)

7452 
	#RTC_CALR_CALM_7
 ((
ut32_t
)0x00000080)

	)

7453 
	#RTC_CALR_CALM_8
 ((
ut32_t
)0x00000100)

	)

7456 
	#RTC_TAFCR_ALARMOUTTYPE
 ((
ut32_t
)0x00040000)

	)

7457 
	#RTC_TAFCR_TSINSEL
 ((
ut32_t
)0x00020000)

	)

7458 
	#RTC_TAFCR_TAMPINSEL
 ((
ut32_t
)0x00010000)

	)

7459 
	#RTC_TAFCR_TAMPPUDIS
 ((
ut32_t
)0x00008000)

	)

7460 
	#RTC_TAFCR_TAMPPRCH
 ((
ut32_t
)0x00006000)

	)

7461 
	#RTC_TAFCR_TAMPPRCH_0
 ((
ut32_t
)0x00002000)

	)

7462 
	#RTC_TAFCR_TAMPPRCH_1
 ((
ut32_t
)0x00004000)

	)

7463 
	#RTC_TAFCR_TAMPFLT
 ((
ut32_t
)0x00001800)

	)

7464 
	#RTC_TAFCR_TAMPFLT_0
 ((
ut32_t
)0x00000800)

	)

7465 
	#RTC_TAFCR_TAMPFLT_1
 ((
ut32_t
)0x00001000)

	)

7466 
	#RTC_TAFCR_TAMPFREQ
 ((
ut32_t
)0x00000700)

	)

7467 
	#RTC_TAFCR_TAMPFREQ_0
 ((
ut32_t
)0x00000100)

	)

7468 
	#RTC_TAFCR_TAMPFREQ_1
 ((
ut32_t
)0x00000200)

	)

7469 
	#RTC_TAFCR_TAMPFREQ_2
 ((
ut32_t
)0x00000400)

	)

7470 
	#RTC_TAFCR_TAMPTS
 ((
ut32_t
)0x00000080)

	)

7471 
	#RTC_TAFCR_TAMPIE
 ((
ut32_t
)0x00000004)

	)

7472 
	#RTC_TAFCR_TAMP1TRG
 ((
ut32_t
)0x00000002)

	)

7473 
	#RTC_TAFCR_TAMP1E
 ((
ut32_t
)0x00000001)

	)

7476 
	#RTC_ALRMASSR_MASKSS
 ((
ut32_t
)0x0F000000)

	)

7477 
	#RTC_ALRMASSR_MASKSS_0
 ((
ut32_t
)0x01000000)

	)

7478 
	#RTC_ALRMASSR_MASKSS_1
 ((
ut32_t
)0x02000000)

	)

7479 
	#RTC_ALRMASSR_MASKSS_2
 ((
ut32_t
)0x04000000)

	)

7480 
	#RTC_ALRMASSR_MASKSS_3
 ((
ut32_t
)0x08000000)

	)

7481 
	#RTC_ALRMASSR_SS
 ((
ut32_t
)0x00007FFF)

	)

7484 
	#RTC_ALRMBSSR_MASKSS
 ((
ut32_t
)0x0F000000)

	)

7485 
	#RTC_ALRMBSSR_MASKSS_0
 ((
ut32_t
)0x01000000)

	)

7486 
	#RTC_ALRMBSSR_MASKSS_1
 ((
ut32_t
)0x02000000)

	)

7487 
	#RTC_ALRMBSSR_MASKSS_2
 ((
ut32_t
)0x04000000)

	)

7488 
	#RTC_ALRMBSSR_MASKSS_3
 ((
ut32_t
)0x08000000)

	)

7489 
	#RTC_ALRMBSSR_SS
 ((
ut32_t
)0x00007FFF)

	)

7492 
	#RTC_BKP0R
 ((
ut32_t
)0xFFFFFFFF)

	)

7495 
	#RTC_BKP1R
 ((
ut32_t
)0xFFFFFFFF)

	)

7498 
	#RTC_BKP2R
 ((
ut32_t
)0xFFFFFFFF)

	)

7501 
	#RTC_BKP3R
 ((
ut32_t
)0xFFFFFFFF)

	)

7504 
	#RTC_BKP4R
 ((
ut32_t
)0xFFFFFFFF)

	)

7507 
	#RTC_BKP5R
 ((
ut32_t
)0xFFFFFFFF)

	)

7510 
	#RTC_BKP6R
 ((
ut32_t
)0xFFFFFFFF)

	)

7513 
	#RTC_BKP7R
 ((
ut32_t
)0xFFFFFFFF)

	)

7516 
	#RTC_BKP8R
 ((
ut32_t
)0xFFFFFFFF)

	)

7519 
	#RTC_BKP9R
 ((
ut32_t
)0xFFFFFFFF)

	)

7522 
	#RTC_BKP10R
 ((
ut32_t
)0xFFFFFFFF)

	)

7525 
	#RTC_BKP11R
 ((
ut32_t
)0xFFFFFFFF)

	)

7528 
	#RTC_BKP12R
 ((
ut32_t
)0xFFFFFFFF)

	)

7531 
	#RTC_BKP13R
 ((
ut32_t
)0xFFFFFFFF)

	)

7534 
	#RTC_BKP14R
 ((
ut32_t
)0xFFFFFFFF)

	)

7537 
	#RTC_BKP15R
 ((
ut32_t
)0xFFFFFFFF)

	)

7540 
	#RTC_BKP16R
 ((
ut32_t
)0xFFFFFFFF)

	)

7543 
	#RTC_BKP17R
 ((
ut32_t
)0xFFFFFFFF)

	)

7546 
	#RTC_BKP18R
 ((
ut32_t
)0xFFFFFFFF)

	)

7549 
	#RTC_BKP19R
 ((
ut32_t
)0xFFFFFFFF)

	)

7557 
	#SAI_GCR_SYNCIN
 ((
ut32_t
)0x00000003

	)

7558 
	#SAI_GCR_SYNCIN_0
 ((
ut32_t
)0x00000001

	)

7559 
	#SAI_GCR_SYNCIN_1
 ((
ut32_t
)0x00000002

	)

7561 
	#SAI_GCR_SYNCOUT
 ((
ut32_t
)0x00000030

	)

7562 
	#SAI_GCR_SYNCOUT_0
 ((
ut32_t
)0x00000010

	)

7563 
	#SAI_GCR_SYNCOUT_1
 ((
ut32_t
)0x00000020

	)

7566 
	#SAI_xCR1_MODE
 ((
ut32_t
)0x00000003

	)

7567 
	#SAI_xCR1_MODE_0
 ((
ut32_t
)0x00000001

	)

7568 
	#SAI_xCR1_MODE_1
 ((
ut32_t
)0x00000002

	)

7570 
	#SAI_xCR1_PRTCFG
 ((
ut32_t
)0x0000000C

	)

7571 
	#SAI_xCR1_PRTCFG_0
 ((
ut32_t
)0x00000004

	)

7572 
	#SAI_xCR1_PRTCFG_1
 ((
ut32_t
)0x00000008

	)

7574 
	#SAI_xCR1_DS
 ((
ut32_t
)0x000000E0

	)

7575 
	#SAI_xCR1_DS_0
 ((
ut32_t
)0x00000020

	)

7576 
	#SAI_xCR1_DS_1
 ((
ut32_t
)0x00000040

	)

7577 
	#SAI_xCR1_DS_2
 ((
ut32_t
)0x00000080

	)

7579 
	#SAI_xCR1_LSBFIRST
 ((
ut32_t
)0x00000100

	)

7580 
	#SAI_xCR1_CKSTR
 ((
ut32_t
)0x00000200

	)

7582 
	#SAI_xCR1_SYNCEN
 ((
ut32_t
)0x00000C00

	)

7583 
	#SAI_xCR1_SYNCEN_0
 ((
ut32_t
)0x00000400

	)

7584 
	#SAI_xCR1_SYNCEN_1
 ((
ut32_t
)0x00000800

	)

7586 
	#SAI_xCR1_MONO
 ((
ut32_t
)0x00001000

	)

7587 
	#SAI_xCR1_OUTDRIV
 ((
ut32_t
)0x00002000

	)

7588 
	#SAI_xCR1_SAIEN
 ((
ut32_t
)0x00010000

	)

7589 
	#SAI_xCR1_DMAEN
 ((
ut32_t
)0x00020000

	)

7590 
	#SAI_xCR1_NODIV
 ((
ut32_t
)0x00080000

	)

7592 
	#SAI_xCR1_MCKDIV
 ((
ut32_t
)0x00780000

	)

7593 
	#SAI_xCR1_MCKDIV_0
 ((
ut32_t
)0x00080000

	)

7594 
	#SAI_xCR1_MCKDIV_1
 ((
ut32_t
)0x00100000

	)

7595 
	#SAI_xCR1_MCKDIV_2
 ((
ut32_t
)0x00200000

	)

7596 
	#SAI_xCR1_MCKDIV_3
 ((
ut32_t
)0x00400000

	)

7599 
	#SAI_xCR2_FTH
 ((
ut32_t
)0x00000003

	)

7600 
	#SAI_xCR2_FTH_0
 ((
ut32_t
)0x00000001

	)

7601 
	#SAI_xCR2_FTH_1
 ((
ut32_t
)0x00000002

	)

7603 
	#SAI_xCR2_FFLUSH
 ((
ut32_t
)0x00000008

	)

7604 
	#SAI_xCR2_TRIS
 ((
ut32_t
)0x00000010

	)

7605 
	#SAI_xCR2_MUTE
 ((
ut32_t
)0x00000020

	)

7606 
	#SAI_xCR2_MUTEVAL
 ((
ut32_t
)0x00000040

	)

7608 
	#SAI_xCR2_MUTECNT
 ((
ut32_t
)0x00001F80

	)

7609 
	#SAI_xCR2_MUTECNT_0
 ((
ut32_t
)0x00000080

	)

7610 
	#SAI_xCR2_MUTECNT_1
 ((
ut32_t
)0x00000100

	)

7611 
	#SAI_xCR2_MUTECNT_2
 ((
ut32_t
)0x00000200

	)

7612 
	#SAI_xCR2_MUTECNT_3
 ((
ut32_t
)0x00000400

	)

7613 
	#SAI_xCR2_MUTECNT_4
 ((
ut32_t
)0x00000800

	)

7614 
	#SAI_xCR2_MUTECNT_5
 ((
ut32_t
)0x00001000

	)

7616 
	#SAI_xCR2_CPL
 ((
ut32_t
)0x00080000

	)

7618 
	#SAI_xCR2_COMP
 ((
ut32_t
)0x0000C000

	)

7619 
	#SAI_xCR2_COMP_0
 ((
ut32_t
)0x00004000

	)

7620 
	#SAI_xCR2_COMP_1
 ((
ut32_t
)0x00008000

	)

7623 
	#SAI_xFRCR_FRL
 ((
ut32_t
)0x000000FF

	)

7624 
	#SAI_xFRCR_FRL_0
 ((
ut32_t
)0x00000001

	)

7625 
	#SAI_xFRCR_FRL_1
 ((
ut32_t
)0x00000002

	)

7626 
	#SAI_xFRCR_FRL_2
 ((
ut32_t
)0x00000004

	)

7627 
	#SAI_xFRCR_FRL_3
 ((
ut32_t
)0x00000008

	)

7628 
	#SAI_xFRCR_FRL_4
 ((
ut32_t
)0x00000010

	)

7629 
	#SAI_xFRCR_FRL_5
 ((
ut32_t
)0x00000020

	)

7630 
	#SAI_xFRCR_FRL_6
 ((
ut32_t
)0x00000040

	)

7631 
	#SAI_xFRCR_FRL_7
 ((
ut32_t
)0x00000080

	)

7633 
	#SAI_xFRCR_FSALL
 ((
ut32_t
)0x00007F00

	)

7634 
	#SAI_xFRCR_FSALL_0
 ((
ut32_t
)0x00000100

	)

7635 
	#SAI_xFRCR_FSALL_1
 ((
ut32_t
)0x00000200

	)

7636 
	#SAI_xFRCR_FSALL_2
 ((
ut32_t
)0x00000400

	)

7637 
	#SAI_xFRCR_FSALL_3
 ((
ut32_t
)0x00000800

	)

7638 
	#SAI_xFRCR_FSALL_4
 ((
ut32_t
)0x00001000

	)

7639 
	#SAI_xFRCR_FSALL_5
 ((
ut32_t
)0x00002000

	)

7640 
	#SAI_xFRCR_FSALL_6
 ((
ut32_t
)0x00004000

	)

7642 
	#SAI_xFRCR_FSDEF
 ((
ut32_t
)0x00010000

	)

7643 
	#SAI_xFRCR_FSPO
 ((
ut32_t
)0x00020000

	)

7644 
	#SAI_xFRCR_FSOFF
 ((
ut32_t
)0x00040000

	)

7647 
	#SAI_xSLOTR_FBOFF
 ((
ut32_t
)0x0000001F

	)

7648 
	#SAI_xSLOTR_FBOFF_0
 ((
ut32_t
)0x00000001

	)

7649 
	#SAI_xSLOTR_FBOFF_1
 ((
ut32_t
)0x00000002

	)

7650 
	#SAI_xSLOTR_FBOFF_2
 ((
ut32_t
)0x00000004

	)

7651 
	#SAI_xSLOTR_FBOFF_3
 ((
ut32_t
)0x00000008

	)

7652 
	#SAI_xSLOTR_FBOFF_4
 ((
ut32_t
)0x00000010

	)

7654 
	#SAI_xSLOTR_SLOTSZ
 ((
ut32_t
)0x000000C0

	)

7655 
	#SAI_xSLOTR_SLOTSZ_0
 ((
ut32_t
)0x00000040

	)

7656 
	#SAI_xSLOTR_SLOTSZ_1
 ((
ut32_t
)0x00000080

	)

7658 
	#SAI_xSLOTR_NBSLOT
 ((
ut32_t
)0x00000F00

	)

7659 
	#SAI_xSLOTR_NBSLOT_0
 ((
ut32_t
)0x00000100

	)

7660 
	#SAI_xSLOTR_NBSLOT_1
 ((
ut32_t
)0x00000200

	)

7661 
	#SAI_xSLOTR_NBSLOT_2
 ((
ut32_t
)0x00000400

	)

7662 
	#SAI_xSLOTR_NBSLOT_3
 ((
ut32_t
)0x00000800

	)

7664 
	#SAI_xSLOTR_SLOTEN
 ((
ut32_t
)0xFFFF0000

	)

7667 
	#SAI_xIMR_OVRUDRIE
 ((
ut32_t
)0x00000001

	)

7668 
	#SAI_xIMR_MUTEDETIE
 ((
ut32_t
)0x00000002

	)

7669 
	#SAI_xIMR_WCKCFGIE
 ((
ut32_t
)0x00000004

	)

7670 
	#SAI_xIMR_FREQIE
 ((
ut32_t
)0x00000008

	)

7671 
	#SAI_xIMR_CNRDYIE
 ((
ut32_t
)0x00000010

	)

7672 
	#SAI_xIMR_AFSDETIE
 ((
ut32_t
)0x00000020

	)

7673 
	#SAI_xIMR_LFSDETIE
 ((
ut32_t
)0x00000040

	)

7676 
	#SAI_xSR_OVRUDR
 ((
ut32_t
)0x00000001

	)

7677 
	#SAI_xSR_MUTEDET
 ((
ut32_t
)0x00000002

	)

7678 
	#SAI_xSR_WCKCFG
 ((
ut32_t
)0x00000004

	)

7679 
	#SAI_xSR_FREQ
 ((
ut32_t
)0x00000008

	)

7680 
	#SAI_xSR_CNRDY
 ((
ut32_t
)0x00000010

	)

7681 
	#SAI_xSR_AFSDET
 ((
ut32_t
)0x00000020

	)

7682 
	#SAI_xSR_LFSDET
 ((
ut32_t
)0x00000040

	)

7684 
	#SAI_xSR_FLVL
 ((
ut32_t
)0x00070000

	)

7685 
	#SAI_xSR_FLVL_0
 ((
ut32_t
)0x00010000

	)

7686 
	#SAI_xSR_FLVL_1
 ((
ut32_t
)0x00020000

	)

7687 
	#SAI_xSR_FLVL_2
 ((
ut32_t
)0x00030000

	)

7690 
	#SAI_xCLRFR_COVRUDR
 ((
ut32_t
)0x00000001

	)

7691 
	#SAI_xCLRFR_CMUTEDET
 ((
ut32_t
)0x00000002

	)

7692 
	#SAI_xCLRFR_CWCKCFG
 ((
ut32_t
)0x00000004

	)

7693 
	#SAI_xCLRFR_CFREQ
 ((
ut32_t
)0x00000008

	)

7694 
	#SAI_xCLRFR_CCNRDY
 ((
ut32_t
)0x00000010

	)

7695 
	#SAI_xCLRFR_CAFSDET
 ((
ut32_t
)0x00000020

	)

7696 
	#SAI_xCLRFR_CLFSDET
 ((
ut32_t
)0x00000040

	)

7699 
	#SAI_xDR_DATA
 ((
ut32_t
)0xFFFFFFFF)

	)

7707 
	#SDIO_POWER_PWRCTRL
 ((
ut8_t
)0x03

	)

7708 
	#SDIO_POWER_PWRCTRL_0
 ((
ut8_t
)0x01

	)

7709 
	#SDIO_POWER_PWRCTRL_1
 ((
ut8_t
)0x02

	)

7712 
	#SDIO_CLKCR_CLKDIV
 ((
ut16_t
)0x00FF

	)

7713 
	#SDIO_CLKCR_CLKEN
 ((
ut16_t
)0x0100

	)

7714 
	#SDIO_CLKCR_PWRSAV
 ((
ut16_t
)0x0200

	)

7715 
	#SDIO_CLKCR_BYPASS
 ((
ut16_t
)0x0400

	)

7717 
	#SDIO_CLKCR_WIDBUS
 ((
ut16_t
)0x1800

	)

7718 
	#SDIO_CLKCR_WIDBUS_0
 ((
ut16_t
)0x0800

	)

7719 
	#SDIO_CLKCR_WIDBUS_1
 ((
ut16_t
)0x1000

	)

7721 
	#SDIO_CLKCR_NEGEDGE
 ((
ut16_t
)0x2000

	)

7722 
	#SDIO_CLKCR_HWFC_EN
 ((
ut16_t
)0x4000

	)

7725 
	#SDIO_ARG_CMDARG
 ((
ut32_t
)0xFFFFFFFF

	)

7728 
	#SDIO_CMD_CMDINDEX
 ((
ut16_t
)0x003F

	)

7730 
	#SDIO_CMD_WAITRESP
 ((
ut16_t
)0x00C0

	)

7731 
	#SDIO_CMD_WAITRESP_0
 ((
ut16_t
)0x0040

	)

7732 
	#SDIO_CMD_WAITRESP_1
 ((
ut16_t
)0x0080

	)

7734 
	#SDIO_CMD_WAITINT
 ((
ut16_t
)0x0100

	)

7735 
	#SDIO_CMD_WAITPEND
 ((
ut16_t
)0x0200

	)

7736 
	#SDIO_CMD_CPSMEN
 ((
ut16_t
)0x0400

	)

7737 
	#SDIO_CMD_SDIOSUSPEND
 ((
ut16_t
)0x0800

	)

7738 
	#SDIO_CMD_ENCMDCOMPL
 ((
ut16_t
)0x1000

	)

7739 
	#SDIO_CMD_NIEN
 ((
ut16_t
)0x2000

	)

7740 
	#SDIO_CMD_CEATACMD
 ((
ut16_t
)0x4000

	)

7743 
	#SDIO_RESPCMD_RESPCMD
 ((
ut8_t
)0x3F

	)

7746 
	#SDIO_RESP0_CARDSTATUS0
 ((
ut32_t
)0xFFFFFFFF

	)

7749 
	#SDIO_RESP1_CARDSTATUS1
 ((
ut32_t
)0xFFFFFFFF

	)

7752 
	#SDIO_RESP2_CARDSTATUS2
 ((
ut32_t
)0xFFFFFFFF

	)

7755 
	#SDIO_RESP3_CARDSTATUS3
 ((
ut32_t
)0xFFFFFFFF

	)

7758 
	#SDIO_RESP4_CARDSTATUS4
 ((
ut32_t
)0xFFFFFFFF

	)

7761 
	#SDIO_DTIMER_DATATIME
 ((
ut32_t
)0xFFFFFFFF

	)

7764 
	#SDIO_DLEN_DATALENGTH
 ((
ut32_t
)0x01FFFFFF

	)

7767 
	#SDIO_DCTRL_DTEN
 ((
ut16_t
)0x0001

	)

7768 
	#SDIO_DCTRL_DTDIR
 ((
ut16_t
)0x0002

	)

7769 
	#SDIO_DCTRL_DTMODE
 ((
ut16_t
)0x0004

	)

7770 
	#SDIO_DCTRL_DMAEN
 ((
ut16_t
)0x0008

	)

7772 
	#SDIO_DCTRL_DBLOCKSIZE
 ((
ut16_t
)0x00F0

	)

7773 
	#SDIO_DCTRL_DBLOCKSIZE_0
 ((
ut16_t
)0x0010

	)

7774 
	#SDIO_DCTRL_DBLOCKSIZE_1
 ((
ut16_t
)0x0020

	)

7775 
	#SDIO_DCTRL_DBLOCKSIZE_2
 ((
ut16_t
)0x0040

	)

7776 
	#SDIO_DCTRL_DBLOCKSIZE_3
 ((
ut16_t
)0x0080

	)

7778 
	#SDIO_DCTRL_RWSTART
 ((
ut16_t
)0x0100

	)

7779 
	#SDIO_DCTRL_RWSTOP
 ((
ut16_t
)0x0200

	)

7780 
	#SDIO_DCTRL_RWMOD
 ((
ut16_t
)0x0400

	)

7781 
	#SDIO_DCTRL_SDIOEN
 ((
ut16_t
)0x0800

	)

7784 
	#SDIO_DCOUNT_DATACOUNT
 ((
ut32_t
)0x01FFFFFF

	)

7787 
	#SDIO_STA_CCRCFAIL
 ((
ut32_t
)0x00000001

	)

7788 
	#SDIO_STA_DCRCFAIL
 ((
ut32_t
)0x00000002

	)

7789 
	#SDIO_STA_CTIMEOUT
 ((
ut32_t
)0x00000004

	)

7790 
	#SDIO_STA_DTIMEOUT
 ((
ut32_t
)0x00000008

	)

7791 
	#SDIO_STA_TXUNDERR
 ((
ut32_t
)0x00000010

	)

7792 
	#SDIO_STA_RXOVERR
 ((
ut32_t
)0x00000020

	)

7793 
	#SDIO_STA_CMDREND
 ((
ut32_t
)0x00000040

	)

7794 
	#SDIO_STA_CMDSENT
 ((
ut32_t
)0x00000080

	)

7795 
	#SDIO_STA_DATAEND
 ((
ut32_t
)0x00000100

	)

7796 
	#SDIO_STA_STBITERR
 ((
ut32_t
)0x00000200

	)

7797 
	#SDIO_STA_DBCKEND
 ((
ut32_t
)0x00000400

	)

7798 
	#SDIO_STA_CMDACT
 ((
ut32_t
)0x00000800

	)

7799 
	#SDIO_STA_TXACT
 ((
ut32_t
)0x00001000

	)

7800 
	#SDIO_STA_RXACT
 ((
ut32_t
)0x00002000

	)

7801 
	#SDIO_STA_TXFIFOHE
 ((
ut32_t
)0x00004000

	)

7802 
	#SDIO_STA_RXFIFOHF
 ((
ut32_t
)0x00008000

	)

7803 
	#SDIO_STA_TXFIFOF
 ((
ut32_t
)0x00010000

	)

7804 
	#SDIO_STA_RXFIFOF
 ((
ut32_t
)0x00020000

	)

7805 
	#SDIO_STA_TXFIFOE
 ((
ut32_t
)0x00040000

	)

7806 
	#SDIO_STA_RXFIFOE
 ((
ut32_t
)0x00080000

	)

7807 
	#SDIO_STA_TXDAVL
 ((
ut32_t
)0x00100000

	)

7808 
	#SDIO_STA_RXDAVL
 ((
ut32_t
)0x00200000

	)

7809 
	#SDIO_STA_SDIOIT
 ((
ut32_t
)0x00400000

	)

7810 
	#SDIO_STA_CEATAEND
 ((
ut32_t
)0x00800000

	)

7813 
	#SDIO_ICR_CCRCFAILC
 ((
ut32_t
)0x00000001

	)

7814 
	#SDIO_ICR_DCRCFAILC
 ((
ut32_t
)0x00000002

	)

7815 
	#SDIO_ICR_CTIMEOUTC
 ((
ut32_t
)0x00000004

	)

7816 
	#SDIO_ICR_DTIMEOUTC
 ((
ut32_t
)0x00000008

	)

7817 
	#SDIO_ICR_TXUNDERRC
 ((
ut32_t
)0x00000010

	)

7818 
	#SDIO_ICR_RXOVERRC
 ((
ut32_t
)0x00000020

	)

7819 
	#SDIO_ICR_CMDRENDC
 ((
ut32_t
)0x00000040

	)

7820 
	#SDIO_ICR_CMDSENTC
 ((
ut32_t
)0x00000080

	)

7821 
	#SDIO_ICR_DATAENDC
 ((
ut32_t
)0x00000100

	)

7822 
	#SDIO_ICR_STBITERRC
 ((
ut32_t
)0x00000200

	)

7823 
	#SDIO_ICR_DBCKENDC
 ((
ut32_t
)0x00000400

	)

7824 
	#SDIO_ICR_SDIOITC
 ((
ut32_t
)0x00400000

	)

7825 
	#SDIO_ICR_CEATAENDC
 ((
ut32_t
)0x00800000

	)

7828 
	#SDIO_MASK_CCRCFAILIE
 ((
ut32_t
)0x00000001

	)

7829 
	#SDIO_MASK_DCRCFAILIE
 ((
ut32_t
)0x00000002

	)

7830 
	#SDIO_MASK_CTIMEOUTIE
 ((
ut32_t
)0x00000004

	)

7831 
	#SDIO_MASK_DTIMEOUTIE
 ((
ut32_t
)0x00000008

	)

7832 
	#SDIO_MASK_TXUNDERRIE
 ((
ut32_t
)0x00000010

	)

7833 
	#SDIO_MASK_RXOVERRIE
 ((
ut32_t
)0x00000020

	)

7834 
	#SDIO_MASK_CMDRENDIE
 ((
ut32_t
)0x00000040

	)

7835 
	#SDIO_MASK_CMDSENTIE
 ((
ut32_t
)0x00000080

	)

7836 
	#SDIO_MASK_DATAENDIE
 ((
ut32_t
)0x00000100

	)

7837 
	#SDIO_MASK_STBITERRIE
 ((
ut32_t
)0x00000200

	)

7838 
	#SDIO_MASK_DBCKENDIE
 ((
ut32_t
)0x00000400

	)

7839 
	#SDIO_MASK_CMDACTIE
 ((
ut32_t
)0x00000800

	)

7840 
	#SDIO_MASK_TXACTIE
 ((
ut32_t
)0x00001000

	)

7841 
	#SDIO_MASK_RXACTIE
 ((
ut32_t
)0x00002000

	)

7842 
	#SDIO_MASK_TXFIFOHEIE
 ((
ut32_t
)0x00004000

	)

7843 
	#SDIO_MASK_RXFIFOHFIE
 ((
ut32_t
)0x00008000

	)

7844 
	#SDIO_MASK_TXFIFOFIE
 ((
ut32_t
)0x00010000

	)

7845 
	#SDIO_MASK_RXFIFOFIE
 ((
ut32_t
)0x00020000

	)

7846 
	#SDIO_MASK_TXFIFOEIE
 ((
ut32_t
)0x00040000

	)

7847 
	#SDIO_MASK_RXFIFOEIE
 ((
ut32_t
)0x00080000

	)

7848 
	#SDIO_MASK_TXDAVLIE
 ((
ut32_t
)0x00100000

	)

7849 
	#SDIO_MASK_RXDAVLIE
 ((
ut32_t
)0x00200000

	)

7850 
	#SDIO_MASK_SDIOITIE
 ((
ut32_t
)0x00400000

	)

7851 
	#SDIO_MASK_CEATAENDIE
 ((
ut32_t
)0x00800000

	)

7854 
	#SDIO_FIFOCNT_FIFOCOUNT
 ((
ut32_t
)0x00FFFFFF

	)

7857 
	#SDIO_FIFO_FIFODATA
 ((
ut32_t
)0xFFFFFFFF

	)

7865 
	#SPI_CR1_CPHA
 ((
ut16_t
)0x0001

	)

7866 
	#SPI_CR1_CPOL
 ((
ut16_t
)0x0002

	)

7867 
	#SPI_CR1_MSTR
 ((
ut16_t
)0x0004

	)

7869 
	#SPI_CR1_BR
 ((
ut16_t
)0x0038

	)

7870 
	#SPI_CR1_BR_0
 ((
ut16_t
)0x0008

	)

7871 
	#SPI_CR1_BR_1
 ((
ut16_t
)0x0010

	)

7872 
	#SPI_CR1_BR_2
 ((
ut16_t
)0x0020

	)

7874 
	#SPI_CR1_SPE
 ((
ut16_t
)0x0040

	)

7875 
	#SPI_CR1_LSBFIRST
 ((
ut16_t
)0x0080

	)

7876 
	#SPI_CR1_SSI
 ((
ut16_t
)0x0100

	)

7877 
	#SPI_CR1_SSM
 ((
ut16_t
)0x0200

	)

7878 
	#SPI_CR1_RXONLY
 ((
ut16_t
)0x0400

	)

7879 
	#SPI_CR1_DFF
 ((
ut16_t
)0x0800

	)

7880 
	#SPI_CR1_CRCNEXT
 ((
ut16_t
)0x1000

	)

7881 
	#SPI_CR1_CRCEN
 ((
ut16_t
)0x2000

	)

7882 
	#SPI_CR1_BIDIOE
 ((
ut16_t
)0x4000

	)

7883 
	#SPI_CR1_BIDIMODE
 ((
ut16_t
)0x8000

	)

7886 
	#SPI_CR2_RXDMAEN
 ((
ut8_t
)0x01

	)

7887 
	#SPI_CR2_TXDMAEN
 ((
ut8_t
)0x02

	)

7888 
	#SPI_CR2_SSOE
 ((
ut8_t
)0x04

	)

7889 
	#SPI_CR2_ERRIE
 ((
ut8_t
)0x20

	)

7890 
	#SPI_CR2_RXNEIE
 ((
ut8_t
)0x40

	)

7891 
	#SPI_CR2_TXEIE
 ((
ut8_t
)0x80

	)

7894 
	#SPI_SR_RXNE
 ((
ut8_t
)0x01

	)

7895 
	#SPI_SR_TXE
 ((
ut8_t
)0x02

	)

7896 
	#SPI_SR_CHSIDE
 ((
ut8_t
)0x04

	)

7897 
	#SPI_SR_UDR
 ((
ut8_t
)0x08

	)

7898 
	#SPI_SR_CRCERR
 ((
ut8_t
)0x10

	)

7899 
	#SPI_SR_MODF
 ((
ut8_t
)0x20

	)

7900 
	#SPI_SR_OVR
 ((
ut8_t
)0x40

	)

7901 
	#SPI_SR_BSY
 ((
ut8_t
)0x80

	)

7904 
	#SPI_DR_DR
 ((
ut16_t
)0xFFFF

	)

7907 
	#SPI_CRCPR_CRCPOLY
 ((
ut16_t
)0xFFFF

	)

7910 
	#SPI_RXCRCR_RXCRC
 ((
ut16_t
)0xFFFF

	)

7913 
	#SPI_TXCRCR_TXCRC
 ((
ut16_t
)0xFFFF

	)

7916 
	#SPI_I2SCFGR_CHLEN
 ((
ut16_t
)0x0001

	)

7918 
	#SPI_I2SCFGR_DATLEN
 ((
ut16_t
)0x0006

	)

7919 
	#SPI_I2SCFGR_DATLEN_0
 ((
ut16_t
)0x0002

	)

7920 
	#SPI_I2SCFGR_DATLEN_1
 ((
ut16_t
)0x0004

	)

7922 
	#SPI_I2SCFGR_CKPOL
 ((
ut16_t
)0x0008

	)

7924 
	#SPI_I2SCFGR_I2SSTD
 ((
ut16_t
)0x0030

	)

7925 
	#SPI_I2SCFGR_I2SSTD_0
 ((
ut16_t
)0x0010

	)

7926 
	#SPI_I2SCFGR_I2SSTD_1
 ((
ut16_t
)0x0020

	)

7928 
	#SPI_I2SCFGR_PCMSYNC
 ((
ut16_t
)0x0080

	)

7930 
	#SPI_I2SCFGR_I2SCFG
 ((
ut16_t
)0x0300

	)

7931 
	#SPI_I2SCFGR_I2SCFG_0
 ((
ut16_t
)0x0100

	)

7932 
	#SPI_I2SCFGR_I2SCFG_1
 ((
ut16_t
)0x0200

	)

7934 
	#SPI_I2SCFGR_I2SE
 ((
ut16_t
)0x0400

	)

7935 
	#SPI_I2SCFGR_I2SMOD
 ((
ut16_t
)0x0800

	)

7938 
	#SPI_I2SPR_I2SDIV
 ((
ut16_t
)0x00FF

	)

7939 
	#SPI_I2SPR_ODD
 ((
ut16_t
)0x0100

	)

7940 
	#SPI_I2SPR_MCKOE
 ((
ut16_t
)0x0200

	)

7948 
	#SYSCFG_MEMRMP_MEM_MODE
 ((
ut32_t
)0x00000007

	)

7949 
	#SYSCFG_MEMRMP_MEM_MODE_0
 ((
ut32_t
)0x00000001

	)

7950 
	#SYSCFG_MEMRMP_MEM_MODE_1
 ((
ut32_t
)0x00000002

	)

7951 
	#SYSCFG_MEMRMP_MEM_MODE_2
 ((
ut32_t
)0x00000004

	)

7953 
	#SYSCFG_MEMRMP_FB_MODE
 ((
ut32_t
)0x00000100

	)

7955 
	#SYSCFG_MEMRMP_SWP_FMC
 ((
ut32_t
)0x00000C00

	)

7956 
	#SYSCFG_MEMRMP_SWP_FMC_0
 ((
ut32_t
)0x00000400

	)

7957 
	#SYSCFG_MEMRMP_SWP_FMC_1
 ((
ut32_t
)0x00000800

	)

7961 
	#SYSCFG_PMC_ADCxDC2
 ((
ut32_t
)0x00070000

	)

7962 
	#SYSCFG_PMC_ADC1DC2
 ((
ut32_t
)0x00010000

	)

7963 
	#SYSCFG_PMC_ADC2DC2
 ((
ut32_t
)0x00020000

	)

7964 
	#SYSCFG_PMC_ADC3DC2
 ((
ut32_t
)0x00040000

	)

7966 
	#SYSCFG_PMC_MII_RMII_SEL
 ((
ut32_t
)0x00800000

	)

7968 
	#SYSCFG_PMC_MII_RMII
 
SYSCFG_PMC_MII_RMII_SEL


	)

7971 
	#SYSCFG_EXTICR1_EXTI0
 ((
ut16_t
)0x000F

	)

7972 
	#SYSCFG_EXTICR1_EXTI1
 ((
ut16_t
)0x00F0

	)

7973 
	#SYSCFG_EXTICR1_EXTI2
 ((
ut16_t
)0x0F00

	)

7974 
	#SYSCFG_EXTICR1_EXTI3
 ((
ut16_t
)0xF000

	)

7978 
	#SYSCFG_EXTICR1_EXTI0_PA
 ((
ut16_t
)0x0000

	)

7979 
	#SYSCFG_EXTICR1_EXTI0_PB
 ((
ut16_t
)0x0001

	)

7980 
	#SYSCFG_EXTICR1_EXTI0_PC
 ((
ut16_t
)0x0002

	)

7981 
	#SYSCFG_EXTICR1_EXTI0_PD
 ((
ut16_t
)0x0003

	)

7982 
	#SYSCFG_EXTICR1_EXTI0_PE
 ((
ut16_t
)0x0004

	)

7983 
	#SYSCFG_EXTICR1_EXTI0_PF
 ((
ut16_t
)0x0005

	)

7984 
	#SYSCFG_EXTICR1_EXTI0_PG
 ((
ut16_t
)0x0006

	)

7985 
	#SYSCFG_EXTICR1_EXTI0_PH
 ((
ut16_t
)0x0007

	)

7986 
	#SYSCFG_EXTICR1_EXTI0_PI
 ((
ut16_t
)0x0008

	)

7987 
	#SYSCFG_EXTICR1_EXTI0_PJ
 ((
ut16_t
)0x0009

	)

7988 
	#SYSCFG_EXTICR1_EXTI0_PK
 ((
ut16_t
)0x000A

	)

7993 
	#SYSCFG_EXTICR1_EXTI1_PA
 ((
ut16_t
)0x0000

	)

7994 
	#SYSCFG_EXTICR1_EXTI1_PB
 ((
ut16_t
)0x0010

	)

7995 
	#SYSCFG_EXTICR1_EXTI1_PC
 ((
ut16_t
)0x0020

	)

7996 
	#SYSCFG_EXTICR1_EXTI1_PD
 ((
ut16_t
)0x0030

	)

7997 
	#SYSCFG_EXTICR1_EXTI1_PE
 ((
ut16_t
)0x0040

	)

7998 
	#SYSCFG_EXTICR1_EXTI1_PF
 ((
ut16_t
)0x0050

	)

7999 
	#SYSCFG_EXTICR1_EXTI1_PG
 ((
ut16_t
)0x0060

	)

8000 
	#SYSCFG_EXTICR1_EXTI1_PH
 ((
ut16_t
)0x0070

	)

8001 
	#SYSCFG_EXTICR1_EXTI1_PI
 ((
ut16_t
)0x0080

	)

8002 
	#SYSCFG_EXTICR1_EXTI1_PJ
 ((
ut16_t
)0x0090

	)

8003 
	#SYSCFG_EXTICR1_EXTI1_PK
 ((
ut16_t
)0x00A0

	)

8008 
	#SYSCFG_EXTICR1_EXTI2_PA
 ((
ut16_t
)0x0000

	)

8009 
	#SYSCFG_EXTICR1_EXTI2_PB
 ((
ut16_t
)0x0100

	)

8010 
	#SYSCFG_EXTICR1_EXTI2_PC
 ((
ut16_t
)0x0200

	)

8011 
	#SYSCFG_EXTICR1_EXTI2_PD
 ((
ut16_t
)0x0300

	)

8012 
	#SYSCFG_EXTICR1_EXTI2_PE
 ((
ut16_t
)0x0400

	)

8013 
	#SYSCFG_EXTICR1_EXTI2_PF
 ((
ut16_t
)0x0500

	)

8014 
	#SYSCFG_EXTICR1_EXTI2_PG
 ((
ut16_t
)0x0600

	)

8015 
	#SYSCFG_EXTICR1_EXTI2_PH
 ((
ut16_t
)0x0700

	)

8016 
	#SYSCFG_EXTICR1_EXTI2_PI
 ((
ut16_t
)0x0800

	)

8017 
	#SYSCFG_EXTICR1_EXTI2_PJ
 ((
ut16_t
)0x0900

	)

8018 
	#SYSCFG_EXTICR1_EXTI2_PK
 ((
ut16_t
)0x0A00

	)

8023 
	#SYSCFG_EXTICR1_EXTI3_PA
 ((
ut16_t
)0x0000

	)

8024 
	#SYSCFG_EXTICR1_EXTI3_PB
 ((
ut16_t
)0x1000

	)

8025 
	#SYSCFG_EXTICR1_EXTI3_PC
 ((
ut16_t
)0x2000

	)

8026 
	#SYSCFG_EXTICR1_EXTI3_PD
 ((
ut16_t
)0x3000

	)

8027 
	#SYSCFG_EXTICR1_EXTI3_PE
 ((
ut16_t
)0x4000

	)

8028 
	#SYSCFG_EXTICR1_EXTI3_PF
 ((
ut16_t
)0x5000

	)

8029 
	#SYSCFG_EXTICR1_EXTI3_PG
 ((
ut16_t
)0x6000

	)

8030 
	#SYSCFG_EXTICR1_EXTI3_PH
 ((
ut16_t
)0x7000

	)

8031 
	#SYSCFG_EXTICR1_EXTI3_PI
 ((
ut16_t
)0x8000

	)

8032 
	#SYSCFG_EXTICR1_EXTI3_PJ
 ((
ut16_t
)0x9000

	)

8033 
	#SYSCFG_EXTICR1_EXTI3_PK
 ((
ut16_t
)0xA000

	)

8036 
	#SYSCFG_EXTICR2_EXTI4
 ((
ut16_t
)0x000F

	)

8037 
	#SYSCFG_EXTICR2_EXTI5
 ((
ut16_t
)0x00F0

	)

8038 
	#SYSCFG_EXTICR2_EXTI6
 ((
ut16_t
)0x0F00

	)

8039 
	#SYSCFG_EXTICR2_EXTI7
 ((
ut16_t
)0xF000

	)

8043 
	#SYSCFG_EXTICR2_EXTI4_PA
 ((
ut16_t
)0x0000

	)

8044 
	#SYSCFG_EXTICR2_EXTI4_PB
 ((
ut16_t
)0x0001

	)

8045 
	#SYSCFG_EXTICR2_EXTI4_PC
 ((
ut16_t
)0x0002

	)

8046 
	#SYSCFG_EXTICR2_EXTI4_PD
 ((
ut16_t
)0x0003

	)

8047 
	#SYSCFG_EXTICR2_EXTI4_PE
 ((
ut16_t
)0x0004

	)

8048 
	#SYSCFG_EXTICR2_EXTI4_PF
 ((
ut16_t
)0x0005

	)

8049 
	#SYSCFG_EXTICR2_EXTI4_PG
 ((
ut16_t
)0x0006

	)

8050 
	#SYSCFG_EXTICR2_EXTI4_PH
 ((
ut16_t
)0x0007

	)

8051 
	#SYSCFG_EXTICR2_EXTI4_PI
 ((
ut16_t
)0x0008

	)

8052 
	#SYSCFG_EXTICR2_EXTI4_PJ
 ((
ut16_t
)0x0009

	)

8053 
	#SYSCFG_EXTICR2_EXTI4_PK
 ((
ut16_t
)0x000A

	)

8058 
	#SYSCFG_EXTICR2_EXTI5_PA
 ((
ut16_t
)0x0000

	)

8059 
	#SYSCFG_EXTICR2_EXTI5_PB
 ((
ut16_t
)0x0010

	)

8060 
	#SYSCFG_EXTICR2_EXTI5_PC
 ((
ut16_t
)0x0020

	)

8061 
	#SYSCFG_EXTICR2_EXTI5_PD
 ((
ut16_t
)0x0030

	)

8062 
	#SYSCFG_EXTICR2_EXTI5_PE
 ((
ut16_t
)0x0040

	)

8063 
	#SYSCFG_EXTICR2_EXTI5_PF
 ((
ut16_t
)0x0050

	)

8064 
	#SYSCFG_EXTICR2_EXTI5_PG
 ((
ut16_t
)0x0060

	)

8065 
	#SYSCFG_EXTICR2_EXTI5_PH
 ((
ut16_t
)0x0070

	)

8066 
	#SYSCFG_EXTICR2_EXTI5_PI
 ((
ut16_t
)0x0080

	)

8067 
	#SYSCFG_EXTICR2_EXTI5_PJ
 ((
ut16_t
)0x0090

	)

8068 
	#SYSCFG_EXTICR2_EXTI5_PK
 ((
ut16_t
)0x00A0

	)

8073 
	#SYSCFG_EXTICR2_EXTI6_PA
 ((
ut16_t
)0x0000

	)

8074 
	#SYSCFG_EXTICR2_EXTI6_PB
 ((
ut16_t
)0x0100

	)

8075 
	#SYSCFG_EXTICR2_EXTI6_PC
 ((
ut16_t
)0x0200

	)

8076 
	#SYSCFG_EXTICR2_EXTI6_PD
 ((
ut16_t
)0x0300

	)

8077 
	#SYSCFG_EXTICR2_EXTI6_PE
 ((
ut16_t
)0x0400

	)

8078 
	#SYSCFG_EXTICR2_EXTI6_PF
 ((
ut16_t
)0x0500

	)

8079 
	#SYSCFG_EXTICR2_EXTI6_PG
 ((
ut16_t
)0x0600

	)

8080 
	#SYSCFG_EXTICR2_EXTI6_PH
 ((
ut16_t
)0x0700

	)

8081 
	#SYSCFG_EXTICR2_EXTI6_PI
 ((
ut16_t
)0x0800

	)

8082 
	#SYSCFG_EXTICR2_EXTI6_PJ
 ((
ut16_t
)0x0900

	)

8083 
	#SYSCFG_EXTICR2_EXTI6_PK
 ((
ut16_t
)0x0A00

	)

8088 
	#SYSCFG_EXTICR2_EXTI7_PA
 ((
ut16_t
)0x0000

	)

8089 
	#SYSCFG_EXTICR2_EXTI7_PB
 ((
ut16_t
)0x1000

	)

8090 
	#SYSCFG_EXTICR2_EXTI7_PC
 ((
ut16_t
)0x2000

	)

8091 
	#SYSCFG_EXTICR2_EXTI7_PD
 ((
ut16_t
)0x3000

	)

8092 
	#SYSCFG_EXTICR2_EXTI7_PE
 ((
ut16_t
)0x4000

	)

8093 
	#SYSCFG_EXTICR2_EXTI7_PF
 ((
ut16_t
)0x5000

	)

8094 
	#SYSCFG_EXTICR2_EXTI7_PG
 ((
ut16_t
)0x6000

	)

8095 
	#SYSCFG_EXTICR2_EXTI7_PH
 ((
ut16_t
)0x7000

	)

8096 
	#SYSCFG_EXTICR2_EXTI7_PI
 ((
ut16_t
)0x8000

	)

8097 
	#SYSCFG_EXTICR2_EXTI7_PJ
 ((
ut16_t
)0x9000

	)

8098 
	#SYSCFG_EXTICR2_EXTI7_PK
 ((
ut16_t
)0xA000

	)

8101 
	#SYSCFG_EXTICR3_EXTI8
 ((
ut16_t
)0x000F

	)

8102 
	#SYSCFG_EXTICR3_EXTI9
 ((
ut16_t
)0x00F0

	)

8103 
	#SYSCFG_EXTICR3_EXTI10
 ((
ut16_t
)0x0F00

	)

8104 
	#SYSCFG_EXTICR3_EXTI11
 ((
ut16_t
)0xF000

	)

8109 
	#SYSCFG_EXTICR3_EXTI8_PA
 ((
ut16_t
)0x0000

	)

8110 
	#SYSCFG_EXTICR3_EXTI8_PB
 ((
ut16_t
)0x0001

	)

8111 
	#SYSCFG_EXTICR3_EXTI8_PC
 ((
ut16_t
)0x0002

	)

8112 
	#SYSCFG_EXTICR3_EXTI8_PD
 ((
ut16_t
)0x0003

	)

8113 
	#SYSCFG_EXTICR3_EXTI8_PE
 ((
ut16_t
)0x0004

	)

8114 
	#SYSCFG_EXTICR3_EXTI8_PF
 ((
ut16_t
)0x0005

	)

8115 
	#SYSCFG_EXTICR3_EXTI8_PG
 ((
ut16_t
)0x0006

	)

8116 
	#SYSCFG_EXTICR3_EXTI8_PH
 ((
ut16_t
)0x0007

	)

8117 
	#SYSCFG_EXTICR3_EXTI8_PI
 ((
ut16_t
)0x0008

	)

8118 
	#SYSCFG_EXTICR3_EXTI8_PJ
 ((
ut16_t
)0x0009

	)

8123 
	#SYSCFG_EXTICR3_EXTI9_PA
 ((
ut16_t
)0x0000

	)

8124 
	#SYSCFG_EXTICR3_EXTI9_PB
 ((
ut16_t
)0x0010

	)

8125 
	#SYSCFG_EXTICR3_EXTI9_PC
 ((
ut16_t
)0x0020

	)

8126 
	#SYSCFG_EXTICR3_EXTI9_PD
 ((
ut16_t
)0x0030

	)

8127 
	#SYSCFG_EXTICR3_EXTI9_PE
 ((
ut16_t
)0x0040

	)

8128 
	#SYSCFG_EXTICR3_EXTI9_PF
 ((
ut16_t
)0x0050

	)

8129 
	#SYSCFG_EXTICR3_EXTI9_PG
 ((
ut16_t
)0x0060

	)

8130 
	#SYSCFG_EXTICR3_EXTI9_PH
 ((
ut16_t
)0x0070

	)

8131 
	#SYSCFG_EXTICR3_EXTI9_PI
 ((
ut16_t
)0x0080

	)

8132 
	#SYSCFG_EXTICR3_EXTI9_PJ
 ((
ut16_t
)0x0090

	)

8137 
	#SYSCFG_EXTICR3_EXTI10_PA
 ((
ut16_t
)0x0000

	)

8138 
	#SYSCFG_EXTICR3_EXTI10_PB
 ((
ut16_t
)0x0100

	)

8139 
	#SYSCFG_EXTICR3_EXTI10_PC
 ((
ut16_t
)0x0200

	)

8140 
	#SYSCFG_EXTICR3_EXTI10_PD
 ((
ut16_t
)0x0300

	)

8141 
	#SYSCFG_EXTICR3_EXTI10_PE
 ((
ut16_t
)0x0400

	)

8142 
	#SYSCFG_EXTICR3_EXTI10_PF
 ((
ut16_t
)0x0500

	)

8143 
	#SYSCFG_EXTICR3_EXTI10_PG
 ((
ut16_t
)0x0600

	)

8144 
	#SYSCFG_EXTICR3_EXTI10_PH
 ((
ut16_t
)0x0700

	)

8145 
	#SYSCFG_EXTICR3_EXTI10_PI
 ((
ut16_t
)0x0800

	)

8146 
	#SYSCFG_EXTICR3_EXTI10_PJ
 ((
ut16_t
)0x0900

	)

8151 
	#SYSCFG_EXTICR3_EXTI11_PA
 ((
ut16_t
)0x0000

	)

8152 
	#SYSCFG_EXTICR3_EXTI11_PB
 ((
ut16_t
)0x1000

	)

8153 
	#SYSCFG_EXTICR3_EXTI11_PC
 ((
ut16_t
)0x2000

	)

8154 
	#SYSCFG_EXTICR3_EXTI11_PD
 ((
ut16_t
)0x3000

	)

8155 
	#SYSCFG_EXTICR3_EXTI11_PE
 ((
ut16_t
)0x4000

	)

8156 
	#SYSCFG_EXTICR3_EXTI11_PF
 ((
ut16_t
)0x5000

	)

8157 
	#SYSCFG_EXTICR3_EXTI11_PG
 ((
ut16_t
)0x6000

	)

8158 
	#SYSCFG_EXTICR3_EXTI11_PH
 ((
ut16_t
)0x7000

	)

8159 
	#SYSCFG_EXTICR3_EXTI11_PI
 ((
ut16_t
)0x8000

	)

8160 
	#SYSCFG_EXTICR3_EXTI11_PJ
 ((
ut16_t
)0x9000

	)

8163 
	#SYSCFG_EXTICR4_EXTI12
 ((
ut16_t
)0x000F

	)

8164 
	#SYSCFG_EXTICR4_EXTI13
 ((
ut16_t
)0x00F0

	)

8165 
	#SYSCFG_EXTICR4_EXTI14
 ((
ut16_t
)0x0F00

	)

8166 
	#SYSCFG_EXTICR4_EXTI15
 ((
ut16_t
)0xF000

	)

8170 
	#SYSCFG_EXTICR4_EXTI12_PA
 ((
ut16_t
)0x0000

	)

8171 
	#SYSCFG_EXTICR4_EXTI12_PB
 ((
ut16_t
)0x0001

	)

8172 
	#SYSCFG_EXTICR4_EXTI12_PC
 ((
ut16_t
)0x0002

	)

8173 
	#SYSCFG_EXTICR4_EXTI12_PD
 ((
ut16_t
)0x0003

	)

8174 
	#SYSCFG_EXTICR4_EXTI12_PE
 ((
ut16_t
)0x0004

	)

8175 
	#SYSCFG_EXTICR4_EXTI12_PF
 ((
ut16_t
)0x0005

	)

8176 
	#SYSCFG_EXTICR4_EXTI12_PG
 ((
ut16_t
)0x0006

	)

8177 
	#SYSCFG_EXTICR4_EXTI12_PH
 ((
ut16_t
)0x0007

	)

8178 
	#SYSCFG_EXTICR4_EXTI12_PI
 ((
ut16_t
)0x0008

	)

8179 
	#SYSCFG_EXTICR4_EXTI12_PJ
 ((
ut16_t
)0x0009

	)

8184 
	#SYSCFG_EXTICR4_EXTI13_PA
 ((
ut16_t
)0x0000

	)

8185 
	#SYSCFG_EXTICR4_EXTI13_PB
 ((
ut16_t
)0x0010

	)

8186 
	#SYSCFG_EXTICR4_EXTI13_PC
 ((
ut16_t
)0x0020

	)

8187 
	#SYSCFG_EXTICR4_EXTI13_PD
 ((
ut16_t
)0x0030

	)

8188 
	#SYSCFG_EXTICR4_EXTI13_PE
 ((
ut16_t
)0x0040

	)

8189 
	#SYSCFG_EXTICR4_EXTI13_PF
 ((
ut16_t
)0x0050

	)

8190 
	#SYSCFG_EXTICR4_EXTI13_PG
 ((
ut16_t
)0x0060

	)

8191 
	#SYSCFG_EXTICR4_EXTI13_PH
 ((
ut16_t
)0x0070

	)

8192 
	#SYSCFG_EXTICR4_EXTI13_PI
 ((
ut16_t
)0x0008

	)

8193 
	#SYSCFG_EXTICR4_EXTI13_PJ
 ((
ut16_t
)0x0009

	)

8198 
	#SYSCFG_EXTICR4_EXTI14_PA
 ((
ut16_t
)0x0000

	)

8199 
	#SYSCFG_EXTICR4_EXTI14_PB
 ((
ut16_t
)0x0100

	)

8200 
	#SYSCFG_EXTICR4_EXTI14_PC
 ((
ut16_t
)0x0200

	)

8201 
	#SYSCFG_EXTICR4_EXTI14_PD
 ((
ut16_t
)0x0300

	)

8202 
	#SYSCFG_EXTICR4_EXTI14_PE
 ((
ut16_t
)0x0400

	)

8203 
	#SYSCFG_EXTICR4_EXTI14_PF
 ((
ut16_t
)0x0500

	)

8204 
	#SYSCFG_EXTICR4_EXTI14_PG
 ((
ut16_t
)0x0600

	)

8205 
	#SYSCFG_EXTICR4_EXTI14_PH
 ((
ut16_t
)0x0700

	)

8206 
	#SYSCFG_EXTICR4_EXTI14_PI
 ((
ut16_t
)0x0800

	)

8207 
	#SYSCFG_EXTICR4_EXTI14_PJ
 ((
ut16_t
)0x0900

	)

8212 
	#SYSCFG_EXTICR4_EXTI15_PA
 ((
ut16_t
)0x0000

	)

8213 
	#SYSCFG_EXTICR4_EXTI15_PB
 ((
ut16_t
)0x1000

	)

8214 
	#SYSCFG_EXTICR4_EXTI15_PC
 ((
ut16_t
)0x2000

	)

8215 
	#SYSCFG_EXTICR4_EXTI15_PD
 ((
ut16_t
)0x3000

	)

8216 
	#SYSCFG_EXTICR4_EXTI15_PE
 ((
ut16_t
)0x4000

	)

8217 
	#SYSCFG_EXTICR4_EXTI15_PF
 ((
ut16_t
)0x5000

	)

8218 
	#SYSCFG_EXTICR4_EXTI15_PG
 ((
ut16_t
)0x6000

	)

8219 
	#SYSCFG_EXTICR4_EXTI15_PH
 ((
ut16_t
)0x7000

	)

8220 
	#SYSCFG_EXTICR4_EXTI15_PI
 ((
ut16_t
)0x8000

	)

8221 
	#SYSCFG_EXTICR4_EXTI15_PJ
 ((
ut16_t
)0x9000

	)

8224 
	#SYSCFG_CMPCR_CMP_PD
 ((
ut32_t
)0x00000001

	)

8225 
	#SYSCFG_CMPCR_READY
 ((
ut32_t
)0x00000100

	)

8233 
	#TIM_CR1_CEN
 ((
ut16_t
)0x0001

	)

8234 
	#TIM_CR1_UDIS
 ((
ut16_t
)0x0002

	)

8235 
	#TIM_CR1_URS
 ((
ut16_t
)0x0004

	)

8236 
	#TIM_CR1_OPM
 ((
ut16_t
)0x0008

	)

8237 
	#TIM_CR1_DIR
 ((
ut16_t
)0x0010

	)

8239 
	#TIM_CR1_CMS
 ((
ut16_t
)0x0060

	)

8240 
	#TIM_CR1_CMS_0
 ((
ut16_t
)0x0020

	)

8241 
	#TIM_CR1_CMS_1
 ((
ut16_t
)0x0040

	)

8243 
	#TIM_CR1_ARPE
 ((
ut16_t
)0x0080

	)

8245 
	#TIM_CR1_CKD
 ((
ut16_t
)0x0300

	)

8246 
	#TIM_CR1_CKD_0
 ((
ut16_t
)0x0100

	)

8247 
	#TIM_CR1_CKD_1
 ((
ut16_t
)0x0200

	)

8250 
	#TIM_CR2_CCPC
 ((
ut16_t
)0x0001

	)

8251 
	#TIM_CR2_CCUS
 ((
ut16_t
)0x0004

	)

8252 
	#TIM_CR2_CCDS
 ((
ut16_t
)0x0008

	)

8254 
	#TIM_CR2_MMS
 ((
ut16_t
)0x0070

	)

8255 
	#TIM_CR2_MMS_0
 ((
ut16_t
)0x0010

	)

8256 
	#TIM_CR2_MMS_1
 ((
ut16_t
)0x0020

	)

8257 
	#TIM_CR2_MMS_2
 ((
ut16_t
)0x0040

	)

8259 
	#TIM_CR2_TI1S
 ((
ut16_t
)0x0080

	)

8260 
	#TIM_CR2_OIS1
 ((
ut16_t
)0x0100

	)

8261 
	#TIM_CR2_OIS1N
 ((
ut16_t
)0x0200

	)

8262 
	#TIM_CR2_OIS2
 ((
ut16_t
)0x0400

	)

8263 
	#TIM_CR2_OIS2N
 ((
ut16_t
)0x0800

	)

8264 
	#TIM_CR2_OIS3
 ((
ut16_t
)0x1000

	)

8265 
	#TIM_CR2_OIS3N
 ((
ut16_t
)0x2000

	)

8266 
	#TIM_CR2_OIS4
 ((
ut16_t
)0x4000

	)

8269 
	#TIM_SMCR_SMS
 ((
ut16_t
)0x0007

	)

8270 
	#TIM_SMCR_SMS_0
 ((
ut16_t
)0x0001

	)

8271 
	#TIM_SMCR_SMS_1
 ((
ut16_t
)0x0002

	)

8272 
	#TIM_SMCR_SMS_2
 ((
ut16_t
)0x0004

	)

8274 
	#TIM_SMCR_TS
 ((
ut16_t
)0x0070

	)

8275 
	#TIM_SMCR_TS_0
 ((
ut16_t
)0x0010

	)

8276 
	#TIM_SMCR_TS_1
 ((
ut16_t
)0x0020

	)

8277 
	#TIM_SMCR_TS_2
 ((
ut16_t
)0x0040

	)

8279 
	#TIM_SMCR_MSM
 ((
ut16_t
)0x0080

	)

8281 
	#TIM_SMCR_ETF
 ((
ut16_t
)0x0F00

	)

8282 
	#TIM_SMCR_ETF_0
 ((
ut16_t
)0x0100

	)

8283 
	#TIM_SMCR_ETF_1
 ((
ut16_t
)0x0200

	)

8284 
	#TIM_SMCR_ETF_2
 ((
ut16_t
)0x0400

	)

8285 
	#TIM_SMCR_ETF_3
 ((
ut16_t
)0x0800

	)

8287 
	#TIM_SMCR_ETPS
 ((
ut16_t
)0x3000

	)

8288 
	#TIM_SMCR_ETPS_0
 ((
ut16_t
)0x1000

	)

8289 
	#TIM_SMCR_ETPS_1
 ((
ut16_t
)0x2000

	)

8291 
	#TIM_SMCR_ECE
 ((
ut16_t
)0x4000

	)

8292 
	#TIM_SMCR_ETP
 ((
ut16_t
)0x8000

	)

8295 
	#TIM_DIER_UIE
 ((
ut16_t
)0x0001

	)

8296 
	#TIM_DIER_CC1IE
 ((
ut16_t
)0x0002

	)

8297 
	#TIM_DIER_CC2IE
 ((
ut16_t
)0x0004

	)

8298 
	#TIM_DIER_CC3IE
 ((
ut16_t
)0x0008

	)

8299 
	#TIM_DIER_CC4IE
 ((
ut16_t
)0x0010

	)

8300 
	#TIM_DIER_COMIE
 ((
ut16_t
)0x0020

	)

8301 
	#TIM_DIER_TIE
 ((
ut16_t
)0x0040

	)

8302 
	#TIM_DIER_BIE
 ((
ut16_t
)0x0080

	)

8303 
	#TIM_DIER_UDE
 ((
ut16_t
)0x0100

	)

8304 
	#TIM_DIER_CC1DE
 ((
ut16_t
)0x0200

	)

8305 
	#TIM_DIER_CC2DE
 ((
ut16_t
)0x0400

	)

8306 
	#TIM_DIER_CC3DE
 ((
ut16_t
)0x0800

	)

8307 
	#TIM_DIER_CC4DE
 ((
ut16_t
)0x1000

	)

8308 
	#TIM_DIER_COMDE
 ((
ut16_t
)0x2000

	)

8309 
	#TIM_DIER_TDE
 ((
ut16_t
)0x4000

	)

8312 
	#TIM_SR_UIF
 ((
ut16_t
)0x0001

	)

8313 
	#TIM_SR_CC1IF
 ((
ut16_t
)0x0002

	)

8314 
	#TIM_SR_CC2IF
 ((
ut16_t
)0x0004

	)

8315 
	#TIM_SR_CC3IF
 ((
ut16_t
)0x0008

	)

8316 
	#TIM_SR_CC4IF
 ((
ut16_t
)0x0010

	)

8317 
	#TIM_SR_COMIF
 ((
ut16_t
)0x0020

	)

8318 
	#TIM_SR_TIF
 ((
ut16_t
)0x0040

	)

8319 
	#TIM_SR_BIF
 ((
ut16_t
)0x0080

	)

8320 
	#TIM_SR_CC1OF
 ((
ut16_t
)0x0200

	)

8321 
	#TIM_SR_CC2OF
 ((
ut16_t
)0x0400

	)

8322 
	#TIM_SR_CC3OF
 ((
ut16_t
)0x0800

	)

8323 
	#TIM_SR_CC4OF
 ((
ut16_t
)0x1000

	)

8326 
	#TIM_EGR_UG
 ((
ut8_t
)0x01

	)

8327 
	#TIM_EGR_CC1G
 ((
ut8_t
)0x02

	)

8328 
	#TIM_EGR_CC2G
 ((
ut8_t
)0x04

	)

8329 
	#TIM_EGR_CC3G
 ((
ut8_t
)0x08

	)

8330 
	#TIM_EGR_CC4G
 ((
ut8_t
)0x10

	)

8331 
	#TIM_EGR_COMG
 ((
ut8_t
)0x20

	)

8332 
	#TIM_EGR_TG
 ((
ut8_t
)0x40

	)

8333 
	#TIM_EGR_BG
 ((
ut8_t
)0x80

	)

8336 
	#TIM_CCMR1_CC1S
 ((
ut16_t
)0x0003

	)

8337 
	#TIM_CCMR1_CC1S_0
 ((
ut16_t
)0x0001

	)

8338 
	#TIM_CCMR1_CC1S_1
 ((
ut16_t
)0x0002

	)

8340 
	#TIM_CCMR1_OC1FE
 ((
ut16_t
)0x0004

	)

8341 
	#TIM_CCMR1_OC1PE
 ((
ut16_t
)0x0008

	)

8343 
	#TIM_CCMR1_OC1M
 ((
ut16_t
)0x0070

	)

8344 
	#TIM_CCMR1_OC1M_0
 ((
ut16_t
)0x0010

	)

8345 
	#TIM_CCMR1_OC1M_1
 ((
ut16_t
)0x0020

	)

8346 
	#TIM_CCMR1_OC1M_2
 ((
ut16_t
)0x0040

	)

8348 
	#TIM_CCMR1_OC1CE
 ((
ut16_t
)0x0080

	)

8350 
	#TIM_CCMR1_CC2S
 ((
ut16_t
)0x0300

	)

8351 
	#TIM_CCMR1_CC2S_0
 ((
ut16_t
)0x0100

	)

8352 
	#TIM_CCMR1_CC2S_1
 ((
ut16_t
)0x0200

	)

8354 
	#TIM_CCMR1_OC2FE
 ((
ut16_t
)0x0400

	)

8355 
	#TIM_CCMR1_OC2PE
 ((
ut16_t
)0x0800

	)

8357 
	#TIM_CCMR1_OC2M
 ((
ut16_t
)0x7000

	)

8358 
	#TIM_CCMR1_OC2M_0
 ((
ut16_t
)0x1000

	)

8359 
	#TIM_CCMR1_OC2M_1
 ((
ut16_t
)0x2000

	)

8360 
	#TIM_CCMR1_OC2M_2
 ((
ut16_t
)0x4000

	)

8362 
	#TIM_CCMR1_OC2CE
 ((
ut16_t
)0x8000

	)

8366 
	#TIM_CCMR1_IC1PSC
 ((
ut16_t
)0x000C

	)

8367 
	#TIM_CCMR1_IC1PSC_0
 ((
ut16_t
)0x0004

	)

8368 
	#TIM_CCMR1_IC1PSC_1
 ((
ut16_t
)0x0008

	)

8370 
	#TIM_CCMR1_IC1F
 ((
ut16_t
)0x00F0

	)

8371 
	#TIM_CCMR1_IC1F_0
 ((
ut16_t
)0x0010

	)

8372 
	#TIM_CCMR1_IC1F_1
 ((
ut16_t
)0x0020

	)

8373 
	#TIM_CCMR1_IC1F_2
 ((
ut16_t
)0x0040

	)

8374 
	#TIM_CCMR1_IC1F_3
 ((
ut16_t
)0x0080

	)

8376 
	#TIM_CCMR1_IC2PSC
 ((
ut16_t
)0x0C00

	)

8377 
	#TIM_CCMR1_IC2PSC_0
 ((
ut16_t
)0x0400

	)

8378 
	#TIM_CCMR1_IC2PSC_1
 ((
ut16_t
)0x0800

	)

8380 
	#TIM_CCMR1_IC2F
 ((
ut16_t
)0xF000

	)

8381 
	#TIM_CCMR1_IC2F_0
 ((
ut16_t
)0x1000

	)

8382 
	#TIM_CCMR1_IC2F_1
 ((
ut16_t
)0x2000

	)

8383 
	#TIM_CCMR1_IC2F_2
 ((
ut16_t
)0x4000

	)

8384 
	#TIM_CCMR1_IC2F_3
 ((
ut16_t
)0x8000

	)

8387 
	#TIM_CCMR2_CC3S
 ((
ut16_t
)0x0003

	)

8388 
	#TIM_CCMR2_CC3S_0
 ((
ut16_t
)0x0001

	)

8389 
	#TIM_CCMR2_CC3S_1
 ((
ut16_t
)0x0002

	)

8391 
	#TIM_CCMR2_OC3FE
 ((
ut16_t
)0x0004

	)

8392 
	#TIM_CCMR2_OC3PE
 ((
ut16_t
)0x0008

	)

8394 
	#TIM_CCMR2_OC3M
 ((
ut16_t
)0x0070

	)

8395 
	#TIM_CCMR2_OC3M_0
 ((
ut16_t
)0x0010

	)

8396 
	#TIM_CCMR2_OC3M_1
 ((
ut16_t
)0x0020

	)

8397 
	#TIM_CCMR2_OC3M_2
 ((
ut16_t
)0x0040

	)

8399 
	#TIM_CCMR2_OC3CE
 ((
ut16_t
)0x0080

	)

8401 
	#TIM_CCMR2_CC4S
 ((
ut16_t
)0x0300

	)

8402 
	#TIM_CCMR2_CC4S_0
 ((
ut16_t
)0x0100

	)

8403 
	#TIM_CCMR2_CC4S_1
 ((
ut16_t
)0x0200

	)

8405 
	#TIM_CCMR2_OC4FE
 ((
ut16_t
)0x0400

	)

8406 
	#TIM_CCMR2_OC4PE
 ((
ut16_t
)0x0800

	)

8408 
	#TIM_CCMR2_OC4M
 ((
ut16_t
)0x7000

	)

8409 
	#TIM_CCMR2_OC4M_0
 ((
ut16_t
)0x1000

	)

8410 
	#TIM_CCMR2_OC4M_1
 ((
ut16_t
)0x2000

	)

8411 
	#TIM_CCMR2_OC4M_2
 ((
ut16_t
)0x4000

	)

8413 
	#TIM_CCMR2_OC4CE
 ((
ut16_t
)0x8000

	)

8417 
	#TIM_CCMR2_IC3PSC
 ((
ut16_t
)0x000C

	)

8418 
	#TIM_CCMR2_IC3PSC_0
 ((
ut16_t
)0x0004

	)

8419 
	#TIM_CCMR2_IC3PSC_1
 ((
ut16_t
)0x0008

	)

8421 
	#TIM_CCMR2_IC3F
 ((
ut16_t
)0x00F0

	)

8422 
	#TIM_CCMR2_IC3F_0
 ((
ut16_t
)0x0010

	)

8423 
	#TIM_CCMR2_IC3F_1
 ((
ut16_t
)0x0020

	)

8424 
	#TIM_CCMR2_IC3F_2
 ((
ut16_t
)0x0040

	)

8425 
	#TIM_CCMR2_IC3F_3
 ((
ut16_t
)0x0080

	)

8427 
	#TIM_CCMR2_IC4PSC
 ((
ut16_t
)0x0C00

	)

8428 
	#TIM_CCMR2_IC4PSC_0
 ((
ut16_t
)0x0400

	)

8429 
	#TIM_CCMR2_IC4PSC_1
 ((
ut16_t
)0x0800

	)

8431 
	#TIM_CCMR2_IC4F
 ((
ut16_t
)0xF000

	)

8432 
	#TIM_CCMR2_IC4F_0
 ((
ut16_t
)0x1000

	)

8433 
	#TIM_CCMR2_IC4F_1
 ((
ut16_t
)0x2000

	)

8434 
	#TIM_CCMR2_IC4F_2
 ((
ut16_t
)0x4000

	)

8435 
	#TIM_CCMR2_IC4F_3
 ((
ut16_t
)0x8000

	)

8438 
	#TIM_CCER_CC1E
 ((
ut16_t
)0x0001

	)

8439 
	#TIM_CCER_CC1P
 ((
ut16_t
)0x0002

	)

8440 
	#TIM_CCER_CC1NE
 ((
ut16_t
)0x0004

	)

8441 
	#TIM_CCER_CC1NP
 ((
ut16_t
)0x0008

	)

8442 
	#TIM_CCER_CC2E
 ((
ut16_t
)0x0010

	)

8443 
	#TIM_CCER_CC2P
 ((
ut16_t
)0x0020

	)

8444 
	#TIM_CCER_CC2NE
 ((
ut16_t
)0x0040

	)

8445 
	#TIM_CCER_CC2NP
 ((
ut16_t
)0x0080

	)

8446 
	#TIM_CCER_CC3E
 ((
ut16_t
)0x0100

	)

8447 
	#TIM_CCER_CC3P
 ((
ut16_t
)0x0200

	)

8448 
	#TIM_CCER_CC3NE
 ((
ut16_t
)0x0400

	)

8449 
	#TIM_CCER_CC3NP
 ((
ut16_t
)0x0800

	)

8450 
	#TIM_CCER_CC4E
 ((
ut16_t
)0x1000

	)

8451 
	#TIM_CCER_CC4P
 ((
ut16_t
)0x2000

	)

8452 
	#TIM_CCER_CC4NP
 ((
ut16_t
)0x8000

	)

8455 
	#TIM_CNT_CNT
 ((
ut16_t
)0xFFFF

	)

8458 
	#TIM_PSC_PSC
 ((
ut16_t
)0xFFFF

	)

8461 
	#TIM_ARR_ARR
 ((
ut16_t
)0xFFFF

	)

8464 
	#TIM_RCR_REP
 ((
ut8_t
)0xFF

	)

8467 
	#TIM_CCR1_CCR1
 ((
ut16_t
)0xFFFF

	)

8470 
	#TIM_CCR2_CCR2
 ((
ut16_t
)0xFFFF

	)

8473 
	#TIM_CCR3_CCR3
 ((
ut16_t
)0xFFFF

	)

8476 
	#TIM_CCR4_CCR4
 ((
ut16_t
)0xFFFF

	)

8479 
	#TIM_BDTR_DTG
 ((
ut16_t
)0x00FF

	)

8480 
	#TIM_BDTR_DTG_0
 ((
ut16_t
)0x0001

	)

8481 
	#TIM_BDTR_DTG_1
 ((
ut16_t
)0x0002

	)

8482 
	#TIM_BDTR_DTG_2
 ((
ut16_t
)0x0004

	)

8483 
	#TIM_BDTR_DTG_3
 ((
ut16_t
)0x0008

	)

8484 
	#TIM_BDTR_DTG_4
 ((
ut16_t
)0x0010

	)

8485 
	#TIM_BDTR_DTG_5
 ((
ut16_t
)0x0020

	)

8486 
	#TIM_BDTR_DTG_6
 ((
ut16_t
)0x0040

	)

8487 
	#TIM_BDTR_DTG_7
 ((
ut16_t
)0x0080

	)

8489 
	#TIM_BDTR_LOCK
 ((
ut16_t
)0x0300

	)

8490 
	#TIM_BDTR_LOCK_0
 ((
ut16_t
)0x0100

	)

8491 
	#TIM_BDTR_LOCK_1
 ((
ut16_t
)0x0200

	)

8493 
	#TIM_BDTR_OSSI
 ((
ut16_t
)0x0400

	)

8494 
	#TIM_BDTR_OSSR
 ((
ut16_t
)0x0800

	)

8495 
	#TIM_BDTR_BKE
 ((
ut16_t
)0x1000

	)

8496 
	#TIM_BDTR_BKP
 ((
ut16_t
)0x2000

	)

8497 
	#TIM_BDTR_AOE
 ((
ut16_t
)0x4000

	)

8498 
	#TIM_BDTR_MOE
 ((
ut16_t
)0x8000

	)

8501 
	#TIM_DCR_DBA
 ((
ut16_t
)0x001F

	)

8502 
	#TIM_DCR_DBA_0
 ((
ut16_t
)0x0001

	)

8503 
	#TIM_DCR_DBA_1
 ((
ut16_t
)0x0002

	)

8504 
	#TIM_DCR_DBA_2
 ((
ut16_t
)0x0004

	)

8505 
	#TIM_DCR_DBA_3
 ((
ut16_t
)0x0008

	)

8506 
	#TIM_DCR_DBA_4
 ((
ut16_t
)0x0010

	)

8508 
	#TIM_DCR_DBL
 ((
ut16_t
)0x1F00

	)

8509 
	#TIM_DCR_DBL_0
 ((
ut16_t
)0x0100

	)

8510 
	#TIM_DCR_DBL_1
 ((
ut16_t
)0x0200

	)

8511 
	#TIM_DCR_DBL_2
 ((
ut16_t
)0x0400

	)

8512 
	#TIM_DCR_DBL_3
 ((
ut16_t
)0x0800

	)

8513 
	#TIM_DCR_DBL_4
 ((
ut16_t
)0x1000

	)

8516 
	#TIM_DMAR_DMAB
 ((
ut16_t
)0xFFFF

	)

8519 
	#TIM_OR_TI4_RMP
 ((
ut16_t
)0x00C0

	)

8520 
	#TIM_OR_TI4_RMP_0
 ((
ut16_t
)0x0040

	)

8521 
	#TIM_OR_TI4_RMP_1
 ((
ut16_t
)0x0080

	)

8522 
	#TIM_OR_ITR1_RMP
 ((
ut16_t
)0x0C00

	)

8523 
	#TIM_OR_ITR1_RMP_0
 ((
ut16_t
)0x0400

	)

8524 
	#TIM_OR_ITR1_RMP_1
 ((
ut16_t
)0x0800

	)

8533 
	#USART_SR_PE
 ((
ut16_t
)0x0001

	)

8534 
	#USART_SR_FE
 ((
ut16_t
)0x0002

	)

8535 
	#USART_SR_NE
 ((
ut16_t
)0x0004

	)

8536 
	#USART_SR_ORE
 ((
ut16_t
)0x0008

	)

8537 
	#USART_SR_IDLE
 ((
ut16_t
)0x0010

	)

8538 
	#USART_SR_RXNE
 ((
ut16_t
)0x0020

	)

8539 
	#USART_SR_TC
 ((
ut16_t
)0x0040

	)

8540 
	#USART_SR_TXE
 ((
ut16_t
)0x0080

	)

8541 
	#USART_SR_LBD
 ((
ut16_t
)0x0100

	)

8542 
	#USART_SR_CTS
 ((
ut16_t
)0x0200

	)

8545 
	#USART_DR_DR
 ((
ut16_t
)0x01FF

	)

8548 
	#USART_BRR_DIV_Fi
 ((
ut16_t
)0x000F

	)

8549 
	#USART_BRR_DIV_Mtis
 ((
ut16_t
)0xFFF0

	)

8552 
	#USART_CR1_SBK
 ((
ut16_t
)0x0001

	)

8553 
	#USART_CR1_RWU
 ((
ut16_t
)0x0002

	)

8554 
	#USART_CR1_RE
 ((
ut16_t
)0x0004

	)

8555 
	#USART_CR1_TE
 ((
ut16_t
)0x0008

	)

8556 
	#USART_CR1_IDLEIE
 ((
ut16_t
)0x0010

	)

8557 
	#USART_CR1_RXNEIE
 ((
ut16_t
)0x0020

	)

8558 
	#USART_CR1_TCIE
 ((
ut16_t
)0x0040

	)

8559 
	#USART_CR1_TXEIE
 ((
ut16_t
)0x0080

	)

8560 
	#USART_CR1_PEIE
 ((
ut16_t
)0x0100

	)

8561 
	#USART_CR1_PS
 ((
ut16_t
)0x0200

	)

8562 
	#USART_CR1_PCE
 ((
ut16_t
)0x0400

	)

8563 
	#USART_CR1_WAKE
 ((
ut16_t
)0x0800

	)

8564 
	#USART_CR1_M
 ((
ut16_t
)0x1000

	)

8565 
	#USART_CR1_UE
 ((
ut16_t
)0x2000

	)

8566 
	#USART_CR1_OVER8
 ((
ut16_t
)0x8000

	)

8569 
	#USART_CR2_ADD
 ((
ut16_t
)0x000F

	)

8570 
	#USART_CR2_LBDL
 ((
ut16_t
)0x0020

	)

8571 
	#USART_CR2_LBDIE
 ((
ut16_t
)0x0040

	)

8572 
	#USART_CR2_LBCL
 ((
ut16_t
)0x0100

	)

8573 
	#USART_CR2_CPHA
 ((
ut16_t
)0x0200

	)

8574 
	#USART_CR2_CPOL
 ((
ut16_t
)0x0400

	)

8575 
	#USART_CR2_CLKEN
 ((
ut16_t
)0x0800

	)

8577 
	#USART_CR2_STOP
 ((
ut16_t
)0x3000

	)

8578 
	#USART_CR2_STOP_0
 ((
ut16_t
)0x1000

	)

8579 
	#USART_CR2_STOP_1
 ((
ut16_t
)0x2000

	)

8581 
	#USART_CR2_LINEN
 ((
ut16_t
)0x4000

	)

8584 
	#USART_CR3_EIE
 ((
ut16_t
)0x0001

	)

8585 
	#USART_CR3_IREN
 ((
ut16_t
)0x0002

	)

8586 
	#USART_CR3_IRLP
 ((
ut16_t
)0x0004

	)

8587 
	#USART_CR3_HDSEL
 ((
ut16_t
)0x0008

	)

8588 
	#USART_CR3_NACK
 ((
ut16_t
)0x0010

	)

8589 
	#USART_CR3_SCEN
 ((
ut16_t
)0x0020

	)

8590 
	#USART_CR3_DMAR
 ((
ut16_t
)0x0040

	)

8591 
	#USART_CR3_DMAT
 ((
ut16_t
)0x0080

	)

8592 
	#USART_CR3_RTSE
 ((
ut16_t
)0x0100

	)

8593 
	#USART_CR3_CTSE
 ((
ut16_t
)0x0200

	)

8594 
	#USART_CR3_CTSIE
 ((
ut16_t
)0x0400

	)

8595 
	#USART_CR3_ONEBIT
 ((
ut16_t
)0x0800

	)

8598 
	#USART_GTPR_PSC
 ((
ut16_t
)0x00FF

	)

8599 
	#USART_GTPR_PSC_0
 ((
ut16_t
)0x0001

	)

8600 
	#USART_GTPR_PSC_1
 ((
ut16_t
)0x0002

	)

8601 
	#USART_GTPR_PSC_2
 ((
ut16_t
)0x0004

	)

8602 
	#USART_GTPR_PSC_3
 ((
ut16_t
)0x0008

	)

8603 
	#USART_GTPR_PSC_4
 ((
ut16_t
)0x0010

	)

8604 
	#USART_GTPR_PSC_5
 ((
ut16_t
)0x0020

	)

8605 
	#USART_GTPR_PSC_6
 ((
ut16_t
)0x0040

	)

8606 
	#USART_GTPR_PSC_7
 ((
ut16_t
)0x0080

	)

8608 
	#USART_GTPR_GT
 ((
ut16_t
)0xFF00

	)

8616 
	#WWDG_CR_T
 ((
ut8_t
)0x7F

	)

8617 
	#WWDG_CR_T0
 ((
ut8_t
)0x01

	)

8618 
	#WWDG_CR_T1
 ((
ut8_t
)0x02

	)

8619 
	#WWDG_CR_T2
 ((
ut8_t
)0x04

	)

8620 
	#WWDG_CR_T3
 ((
ut8_t
)0x08

	)

8621 
	#WWDG_CR_T4
 ((
ut8_t
)0x10

	)

8622 
	#WWDG_CR_T5
 ((
ut8_t
)0x20

	)

8623 
	#WWDG_CR_T6
 ((
ut8_t
)0x40

	)

8625 
	#WWDG_CR_WDGA
 ((
ut8_t
)0x80

	)

8628 
	#WWDG_CFR_W
 ((
ut16_t
)0x007F

	)

8629 
	#WWDG_CFR_W0
 ((
ut16_t
)0x0001

	)

8630 
	#WWDG_CFR_W1
 ((
ut16_t
)0x0002

	)

8631 
	#WWDG_CFR_W2
 ((
ut16_t
)0x0004

	)

8632 
	#WWDG_CFR_W3
 ((
ut16_t
)0x0008

	)

8633 
	#WWDG_CFR_W4
 ((
ut16_t
)0x0010

	)

8634 
	#WWDG_CFR_W5
 ((
ut16_t
)0x0020

	)

8635 
	#WWDG_CFR_W6
 ((
ut16_t
)0x0040

	)

8637 
	#WWDG_CFR_WDGTB
 ((
ut16_t
)0x0180

	)

8638 
	#WWDG_CFR_WDGTB0
 ((
ut16_t
)0x0080

	)

8639 
	#WWDG_CFR_WDGTB1
 ((
ut16_t
)0x0100

	)

8641 
	#WWDG_CFR_EWI
 ((
ut16_t
)0x0200

	)

8644 
	#WWDG_SR_EWIF
 ((
ut8_t
)0x01

	)

8653 
	#DBGMCU_IDCODE_DEV_ID
 ((
ut32_t
)0x00000FFF)

	)

8654 
	#DBGMCU_IDCODE_REV_ID
 ((
ut32_t
)0xFFFF0000)

	)

8657 
	#DBGMCU_CR_DBG_SLEEP
 ((
ut32_t
)0x00000001)

	)

8658 
	#DBGMCU_CR_DBG_STOP
 ((
ut32_t
)0x00000002)

	)

8659 
	#DBGMCU_CR_DBG_STANDBY
 ((
ut32_t
)0x00000004)

	)

8660 
	#DBGMCU_CR_TRACE_IOEN
 ((
ut32_t
)0x00000020)

	)

8662 
	#DBGMCU_CR_TRACE_MODE
 ((
ut32_t
)0x000000C0)

	)

8663 
	#DBGMCU_CR_TRACE_MODE_0
 ((
ut32_t
)0x00000040)

	)

8664 
	#DBGMCU_CR_TRACE_MODE_1
 ((
ut32_t
)0x00000080)

	)

8667 
	#DBGMCU_APB1_FZ_DBG_TIM2_STOP
 ((
ut32_t
)0x00000001)

	)

8668 
	#DBGMCU_APB1_FZ_DBG_TIM3_STOP
 ((
ut32_t
)0x00000002)

	)

8669 
	#DBGMCU_APB1_FZ_DBG_TIM4_STOP
 ((
ut32_t
)0x00000004)

	)

8670 
	#DBGMCU_APB1_FZ_DBG_TIM5_STOP
 ((
ut32_t
)0x00000008)

	)

8671 
	#DBGMCU_APB1_FZ_DBG_TIM6_STOP
 ((
ut32_t
)0x00000010)

	)

8672 
	#DBGMCU_APB1_FZ_DBG_TIM7_STOP
 ((
ut32_t
)0x00000020)

	)

8673 
	#DBGMCU_APB1_FZ_DBG_TIM12_STOP
 ((
ut32_t
)0x00000040)

	)

8674 
	#DBGMCU_APB1_FZ_DBG_TIM13_STOP
 ((
ut32_t
)0x00000080)

	)

8675 
	#DBGMCU_APB1_FZ_DBG_TIM14_STOP
 ((
ut32_t
)0x00000100)

	)

8676 
	#DBGMCU_APB1_FZ_DBG_RTC_STOP
 ((
ut32_t
)0x00000400)

	)

8677 
	#DBGMCU_APB1_FZ_DBG_WWDG_STOP
 ((
ut32_t
)0x00000800)

	)

8678 
	#DBGMCU_APB1_FZ_DBG_IWDG_STOP
 ((
ut32_t
)0x00001000)

	)

8679 
	#DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT
 ((
ut32_t
)0x00200000)

	)

8680 
	#DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT
 ((
ut32_t
)0x00400000)

	)

8681 
	#DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT
 ((
ut32_t
)0x00800000)

	)

8682 
	#DBGMCU_APB1_FZ_DBG_CAN1_STOP
 ((
ut32_t
)0x02000000)

	)

8683 
	#DBGMCU_APB1_FZ_DBG_CAN2_STOP
 ((
ut32_t
)0x04000000)

	)

8685 
	#DBGMCU_APB1_FZ_DBG_IWDEG_STOP
 
DBGMCU_APB1_FZ_DBG_IWDG_STOP


	)

8688 
	#DBGMCU_APB1_FZ_DBG_TIM1_STOP
 ((
ut32_t
)0x00000001)

	)

8689 
	#DBGMCU_APB1_FZ_DBG_TIM8_STOP
 ((
ut32_t
)0x00000002)

	)

8690 
	#DBGMCU_APB1_FZ_DBG_TIM9_STOP
 ((
ut32_t
)0x00010000)

	)

8691 
	#DBGMCU_APB1_FZ_DBG_TIM10_STOP
 ((
ut32_t
)0x00020000)

	)

8692 
	#DBGMCU_APB1_FZ_DBG_TIM11_STOP
 ((
ut32_t
)0x00040000)

	)

8700 
	#ETH_MACCR_WD
 ((
ut32_t
)0x00800000

	)

8701 
	#ETH_MACCR_JD
 ((
ut32_t
)0x00400000

	)

8702 
	#ETH_MACCR_IFG
 ((
ut32_t
)0x000E0000

	)

8703 
	#ETH_MACCR_IFG_96B
 ((
ut32_t
)0x00000000

	)

8704 
	#ETH_MACCR_IFG_88B
 ((
ut32_t
)0x00020000

	)

8705 
	#ETH_MACCR_IFG_80B
 ((
ut32_t
)0x00040000

	)

8706 
	#ETH_MACCR_IFG_72B
 ((
ut32_t
)0x00060000

	)

8707 
	#ETH_MACCR_IFG_64B
 ((
ut32_t
)0x00080000

	)

8708 
	#ETH_MACCR_IFG_56B
 ((
ut32_t
)0x000A0000

	)

8709 
	#ETH_MACCR_IFG_48B
 ((
ut32_t
)0x000C0000

	)

8710 
	#ETH_MACCR_IFG_40B
 ((
ut32_t
)0x000E0000

	)

8711 
	#ETH_MACCR_CSD
 ((
ut32_t
)0x00010000

	)

8712 
	#ETH_MACCR_FES
 ((
ut32_t
)0x00004000

	)

8713 
	#ETH_MACCR_ROD
 ((
ut32_t
)0x00002000

	)

8714 
	#ETH_MACCR_LM
 ((
ut32_t
)0x00001000

	)

8715 
	#ETH_MACCR_DM
 ((
ut32_t
)0x00000800

	)

8716 
	#ETH_MACCR_IPCO
 ((
ut32_t
)0x00000400

	)

8717 
	#ETH_MACCR_RD
 ((
ut32_t
)0x00000200

	)

8718 
	#ETH_MACCR_APCS
 ((
ut32_t
)0x00000080

	)

8719 
	#ETH_MACCR_BL
 ((
ut32_t
)0x00000060

	)

8721 
	#ETH_MACCR_BL_10
 ((
ut32_t
)0x00000000

	)

8722 
	#ETH_MACCR_BL_8
 ((
ut32_t
)0x00000020

	)

8723 
	#ETH_MACCR_BL_4
 ((
ut32_t
)0x00000040

	)

8724 
	#ETH_MACCR_BL_1
 ((
ut32_t
)0x00000060

	)

8725 
	#ETH_MACCR_DC
 ((
ut32_t
)0x00000010

	)

8726 
	#ETH_MACCR_TE
 ((
ut32_t
)0x00000008

	)

8727 
	#ETH_MACCR_RE
 ((
ut32_t
)0x00000004

	)

8730 
	#ETH_MACFFR_RA
 ((
ut32_t
)0x80000000

	)

8731 
	#ETH_MACFFR_HPF
 ((
ut32_t
)0x00000400

	)

8732 
	#ETH_MACFFR_SAF
 ((
ut32_t
)0x00000200

	)

8733 
	#ETH_MACFFR_SAIF
 ((
ut32_t
)0x00000100

	)

8734 
	#ETH_MACFFR_PCF
 ((
ut32_t
)0x000000C0

	)

8735 
	#ETH_MACFFR_PCF_BlockA
 ((
ut32_t
)0x00000040

	)

8736 
	#ETH_MACFFR_PCF_FwdA
 ((
ut32_t
)0x00000080

	)

8737 
	#ETH_MACFFR_PCF_FwdPasdAddrFr
 ((
ut32_t
)0x000000C0

	)

8738 
	#ETH_MACFFR_BFD
 ((
ut32_t
)0x00000020

	)

8739 
	#ETH_MACFFR_PAM
 ((
ut32_t
)0x00000010

	)

8740 
	#ETH_MACFFR_DAIF
 ((
ut32_t
)0x00000008

	)

8741 
	#ETH_MACFFR_HM
 ((
ut32_t
)0x00000004

	)

8742 
	#ETH_MACFFR_HU
 ((
ut32_t
)0x00000002

	)

8743 
	#ETH_MACFFR_PM
 ((
ut32_t
)0x00000001

	)

8746 
	#ETH_MACHTHR_HTH
 ((
ut32_t
)0xFFFFFFFF

	)

8749 
	#ETH_MACHTLR_HTL
 ((
ut32_t
)0xFFFFFFFF

	)

8752 
	#ETH_MACMIIAR_PA
 ((
ut32_t
)0x0000F800

	)

8753 
	#ETH_MACMIIAR_MR
 ((
ut32_t
)0x000007C0

	)

8754 
	#ETH_MACMIIAR_CR
 ((
ut32_t
)0x0000001C

	)

8755 
	#ETH_MACMIIAR_CR_Div42
 ((
ut32_t
)0x00000000

	)

8756 
	#ETH_MACMIIAR_CR_Div62
 ((
ut32_t
)0x00000004

	)

8757 
	#ETH_MACMIIAR_CR_Div16
 ((
ut32_t
)0x00000008

	)

8758 
	#ETH_MACMIIAR_CR_Div26
 ((
ut32_t
)0x0000000C

	)

8759 
	#ETH_MACMIIAR_CR_Div102
 ((
ut32_t
)0x00000010

	)

8760 
	#ETH_MACMIIAR_MW
 ((
ut32_t
)0x00000002

	)

8761 
	#ETH_MACMIIAR_MB
 ((
ut32_t
)0x00000001

	)

8764 
	#ETH_MACMIIDR_MD
 ((
ut32_t
)0x0000FFFF

	)

8767 
	#ETH_MACFCR_PT
 ((
ut32_t
)0xFFFF0000

	)

8768 
	#ETH_MACFCR_ZQPD
 ((
ut32_t
)0x00000080

	)

8769 
	#ETH_MACFCR_PLT
 ((
ut32_t
)0x00000030

	)

8770 
	#ETH_MACFCR_PLT_Mus4
 ((
ut32_t
)0x00000000

	)

8771 
	#ETH_MACFCR_PLT_Mus28
 ((
ut32_t
)0x00000010

	)

8772 
	#ETH_MACFCR_PLT_Mus144
 ((
ut32_t
)0x00000020

	)

8773 
	#ETH_MACFCR_PLT_Mus256
 ((
ut32_t
)0x00000030

	)

8774 
	#ETH_MACFCR_UPFD
 ((
ut32_t
)0x00000008

	)

8775 
	#ETH_MACFCR_RFCE
 ((
ut32_t
)0x00000004

	)

8776 
	#ETH_MACFCR_TFCE
 ((
ut32_t
)0x00000002

	)

8777 
	#ETH_MACFCR_FCBBPA
 ((
ut32_t
)0x00000001

	)

8780 
	#ETH_MACVLANTR_VLANTC
 ((
ut32_t
)0x00010000

	)

8781 
	#ETH_MACVLANTR_VLANTI
 ((
ut32_t
)0x0000FFFF

	)

8784 
	#ETH_MACRWUFFR_D
 ((
ut32_t
)0xFFFFFFFF

	)

8798 
	#ETH_MACPMTCSR_WFFRPR
 ((
ut32_t
)0x80000000

	)

8799 
	#ETH_MACPMTCSR_GU
 ((
ut32_t
)0x00000200

	)

8800 
	#ETH_MACPMTCSR_WFR
 ((
ut32_t
)0x00000040

	)

8801 
	#ETH_MACPMTCSR_MPR
 ((
ut32_t
)0x00000020

	)

8802 
	#ETH_MACPMTCSR_WFE
 ((
ut32_t
)0x00000004

	)

8803 
	#ETH_MACPMTCSR_MPE
 ((
ut32_t
)0x00000002

	)

8804 
	#ETH_MACPMTCSR_PD
 ((
ut32_t
)0x00000001

	)

8807 
	#ETH_MACSR_TSTS
 ((
ut32_t
)0x00000200

	)

8808 
	#ETH_MACSR_MMCTS
 ((
ut32_t
)0x00000040

	)

8809 
	#ETH_MACSR_MMMCRS
 ((
ut32_t
)0x00000020

	)

8810 
	#ETH_MACSR_MMCS
 ((
ut32_t
)0x00000010

	)

8811 
	#ETH_MACSR_PMTS
 ((
ut32_t
)0x00000008

	)

8814 
	#ETH_MACIMR_TSTIM
 ((
ut32_t
)0x00000200

	)

8815 
	#ETH_MACIMR_PMTIM
 ((
ut32_t
)0x00000008

	)

8818 
	#ETH_MACA0HR_MACA0H
 ((
ut32_t
)0x0000FFFF

	)

8821 
	#ETH_MACA0LR_MACA0L
 ((
ut32_t
)0xFFFFFFFF

	)

8824 
	#ETH_MACA1HR_AE
 ((
ut32_t
)0x80000000

	)

8825 
	#ETH_MACA1HR_SA
 ((
ut32_t
)0x40000000

	)

8826 
	#ETH_MACA1HR_MBC
 ((
ut32_t
)0x3F000000

	)

8827 
	#ETH_MACA1HR_MBC_HBs15_8
 ((
ut32_t
)0x20000000

	)

8828 
	#ETH_MACA1HR_MBC_HBs7_0
 ((
ut32_t
)0x10000000

	)

8829 
	#ETH_MACA1HR_MBC_LBs31_24
 ((
ut32_t
)0x08000000

	)

8830 
	#ETH_MACA1HR_MBC_LBs23_16
 ((
ut32_t
)0x04000000

	)

8831 
	#ETH_MACA1HR_MBC_LBs15_8
 ((
ut32_t
)0x02000000

	)

8832 
	#ETH_MACA1HR_MBC_LBs7_0
 ((
ut32_t
)0x01000000

	)

8833 
	#ETH_MACA1HR_MACA1H
 ((
ut32_t
)0x0000FFFF

	)

8836 
	#ETH_MACA1LR_MACA1L
 ((
ut32_t
)0xFFFFFFFF

	)

8839 
	#ETH_MACA2HR_AE
 ((
ut32_t
)0x80000000

	)

8840 
	#ETH_MACA2HR_SA
 ((
ut32_t
)0x40000000

	)

8841 
	#ETH_MACA2HR_MBC
 ((
ut32_t
)0x3F000000

	)

8842 
	#ETH_MACA2HR_MBC_HBs15_8
 ((
ut32_t
)0x20000000

	)

8843 
	#ETH_MACA2HR_MBC_HBs7_0
 ((
ut32_t
)0x10000000

	)

8844 
	#ETH_MACA2HR_MBC_LBs31_24
 ((
ut32_t
)0x08000000

	)

8845 
	#ETH_MACA2HR_MBC_LBs23_16
 ((
ut32_t
)0x04000000

	)

8846 
	#ETH_MACA2HR_MBC_LBs15_8
 ((
ut32_t
)0x02000000

	)

8847 
	#ETH_MACA2HR_MBC_LBs7_0
 ((
ut32_t
)0x01000000

	)

8848 
	#ETH_MACA2HR_MACA2H
 ((
ut32_t
)0x0000FFFF

	)

8851 
	#ETH_MACA2LR_MACA2L
 ((
ut32_t
)0xFFFFFFFF

	)

8854 
	#ETH_MACA3HR_AE
 ((
ut32_t
)0x80000000

	)

8855 
	#ETH_MACA3HR_SA
 ((
ut32_t
)0x40000000

	)

8856 
	#ETH_MACA3HR_MBC
 ((
ut32_t
)0x3F000000

	)

8857 
	#ETH_MACA3HR_MBC_HBs15_8
 ((
ut32_t
)0x20000000

	)

8858 
	#ETH_MACA3HR_MBC_HBs7_0
 ((
ut32_t
)0x10000000

	)

8859 
	#ETH_MACA3HR_MBC_LBs31_24
 ((
ut32_t
)0x08000000

	)

8860 
	#ETH_MACA3HR_MBC_LBs23_16
 ((
ut32_t
)0x04000000

	)

8861 
	#ETH_MACA3HR_MBC_LBs15_8
 ((
ut32_t
)0x02000000

	)

8862 
	#ETH_MACA3HR_MBC_LBs7_0
 ((
ut32_t
)0x01000000

	)

8863 
	#ETH_MACA3HR_MACA3H
 ((
ut32_t
)0x0000FFFF

	)

8866 
	#ETH_MACA3LR_MACA3L
 ((
ut32_t
)0xFFFFFFFF

	)

8873 
	#ETH_MMCCR_MCFHP
 ((
ut32_t
)0x00000020

	)

8874 
	#ETH_MMCCR_MCP
 ((
ut32_t
)0x00000010

	)

8875 
	#ETH_MMCCR_MCF
 ((
ut32_t
)0x00000008

	)

8876 
	#ETH_MMCCR_ROR
 ((
ut32_t
)0x00000004

	)

8877 
	#ETH_MMCCR_CSR
 ((
ut32_t
)0x00000002

	)

8878 
	#ETH_MMCCR_CR
 ((
ut32_t
)0x00000001

	)

8881 
	#ETH_MMCRIR_RGUFS
 ((
ut32_t
)0x00020000

	)

8882 
	#ETH_MMCRIR_RFAES
 ((
ut32_t
)0x00000040

	)

8883 
	#ETH_MMCRIR_RFCES
 ((
ut32_t
)0x00000020

	)

8886 
	#ETH_MMCTIR_TGFS
 ((
ut32_t
)0x00200000

	)

8887 
	#ETH_MMCTIR_TGFMSCS
 ((
ut32_t
)0x00008000

	)

8888 
	#ETH_MMCTIR_TGFSCS
 ((
ut32_t
)0x00004000

	)

8891 
	#ETH_MMCRIMR_RGUFM
 ((
ut32_t
)0x00020000

	)

8892 
	#ETH_MMCRIMR_RFAEM
 ((
ut32_t
)0x00000040

	)

8893 
	#ETH_MMCRIMR_RFCEM
 ((
ut32_t
)0x00000020

	)

8896 
	#ETH_MMCTIMR_TGFM
 ((
ut32_t
)0x00200000

	)

8897 
	#ETH_MMCTIMR_TGFMSCM
 ((
ut32_t
)0x00008000

	)

8898 
	#ETH_MMCTIMR_TGFSCM
 ((
ut32_t
)0x00004000

	)

8901 
	#ETH_MMCTGFSCCR_TGFSCC
 ((
ut32_t
)0xFFFFFFFF

	)

8904 
	#ETH_MMCTGFMSCCR_TGFMSCC
 ((
ut32_t
)0xFFFFFFFF

	)

8907 
	#ETH_MMCTGFCR_TGFC
 ((
ut32_t
)0xFFFFFFFF

	)

8910 
	#ETH_MMCRFCECR_RFCEC
 ((
ut32_t
)0xFFFFFFFF

	)

8913 
	#ETH_MMCRFAECR_RFAEC
 ((
ut32_t
)0xFFFFFFFF

	)

8916 
	#ETH_MMCRGUFCR_RGUFC
 ((
ut32_t
)0xFFFFFFFF

	)

8923 
	#ETH_PTPTSCR_TSCNT
 ((
ut32_t
)0x00030000

	)

8924 
	#ETH_PTPTSSR_TSSMRME
 ((
ut32_t
)0x00008000

	)

8925 
	#ETH_PTPTSSR_TSSEME
 ((
ut32_t
)0x00004000

	)

8926 
	#ETH_PTPTSSR_TSSIPV4FE
 ((
ut32_t
)0x00002000

	)

8927 
	#ETH_PTPTSSR_TSSIPV6FE
 ((
ut32_t
)0x00001000

	)

8928 
	#ETH_PTPTSSR_TSSPTPOEFE
 ((
ut32_t
)0x00000800

	)

8929 
	#ETH_PTPTSSR_TSPTPPSV2E
 ((
ut32_t
)0x00000400

	)

8930 
	#ETH_PTPTSSR_TSSSR
 ((
ut32_t
)0x00000200

	)

8931 
	#ETH_PTPTSSR_TSSARFE
 ((
ut32_t
)0x00000100

	)

8933 
	#ETH_PTPTSCR_TSARU
 ((
ut32_t
)0x00000020

	)

8934 
	#ETH_PTPTSCR_TSITE
 ((
ut32_t
)0x00000010

	)

8935 
	#ETH_PTPTSCR_TSSTU
 ((
ut32_t
)0x00000008

	)

8936 
	#ETH_PTPTSCR_TSSTI
 ((
ut32_t
)0x00000004

	)

8937 
	#ETH_PTPTSCR_TSFCU
 ((
ut32_t
)0x00000002

	)

8938 
	#ETH_PTPTSCR_TSE
 ((
ut32_t
)0x00000001

	)

8941 
	#ETH_PTPSSIR_STSSI
 ((
ut32_t
)0x000000FF

	)

8944 
	#ETH_PTPTSHR_STS
 ((
ut32_t
)0xFFFFFFFF

	)

8947 
	#ETH_PTPTSLR_STPNS
 ((
ut32_t
)0x80000000

	)

8948 
	#ETH_PTPTSLR_STSS
 ((
ut32_t
)0x7FFFFFFF

	)

8951 
	#ETH_PTPTSHUR_TSUS
 ((
ut32_t
)0xFFFFFFFF

	)

8954 
	#ETH_PTPTSLUR_TSUPNS
 ((
ut32_t
)0x80000000

	)

8955 
	#ETH_PTPTSLUR_TSUSS
 ((
ut32_t
)0x7FFFFFFF

	)

8958 
	#ETH_PTPTSAR_TSA
 ((
ut32_t
)0xFFFFFFFF

	)

8961 
	#ETH_PTPTTHR_TTSH
 ((
ut32_t
)0xFFFFFFFF

	)

8964 
	#ETH_PTPTTLR_TTSL
 ((
ut32_t
)0xFFFFFFFF

	)

8967 
	#ETH_PTPTSSR_TSTTR
 ((
ut32_t
)0x00000020

	)

8968 
	#ETH_PTPTSSR_TSSO
 ((
ut32_t
)0x00000010

	)

8975 
	#ETH_DMABMR_AAB
 ((
ut32_t
)0x02000000

	)

8976 
	#ETH_DMABMR_FPM
 ((
ut32_t
)0x01000000

	)

8977 
	#ETH_DMABMR_USP
 ((
ut32_t
)0x00800000

	)

8978 
	#ETH_DMABMR_RDP
 ((
ut32_t
)0x007E0000

	)

8979 
	#ETH_DMABMR_RDP_1Bt
 ((
ut32_t
)0x00020000

	)

8980 
	#ETH_DMABMR_RDP_2Bt
 ((
ut32_t
)0x00040000

	)

8981 
	#ETH_DMABMR_RDP_4Bt
 ((
ut32_t
)0x00080000

	)

8982 
	#ETH_DMABMR_RDP_8Bt
 ((
ut32_t
)0x00100000

	)

8983 
	#ETH_DMABMR_RDP_16Bt
 ((
ut32_t
)0x00200000

	)

8984 
	#ETH_DMABMR_RDP_32Bt
 ((
ut32_t
)0x00400000

	)

8985 
	#ETH_DMABMR_RDP_4xPBL_4Bt
 ((
ut32_t
)0x01020000

	)

8986 
	#ETH_DMABMR_RDP_4xPBL_8Bt
 ((
ut32_t
)0x01040000

	)

8987 
	#ETH_DMABMR_RDP_4xPBL_16Bt
 ((
ut32_t
)0x01080000

	)

8988 
	#ETH_DMABMR_RDP_4xPBL_32Bt
 ((
ut32_t
)0x01100000

	)

8989 
	#ETH_DMABMR_RDP_4xPBL_64Bt
 ((
ut32_t
)0x01200000

	)

8990 
	#ETH_DMABMR_RDP_4xPBL_128Bt
 ((
ut32_t
)0x01400000

	)

8991 
	#ETH_DMABMR_FB
 ((
ut32_t
)0x00010000

	)

8992 
	#ETH_DMABMR_RTPR
 ((
ut32_t
)0x0000C000

	)

8993 
	#ETH_DMABMR_RTPR_1_1
 ((
ut32_t
)0x00000000

	)

8994 
	#ETH_DMABMR_RTPR_2_1
 ((
ut32_t
)0x00004000

	)

8995 
	#ETH_DMABMR_RTPR_3_1
 ((
ut32_t
)0x00008000

	)

8996 
	#ETH_DMABMR_RTPR_4_1
 ((
ut32_t
)0x0000C000

	)

8997 
	#ETH_DMABMR_PBL
 ((
ut32_t
)0x00003F00

	)

8998 
	#ETH_DMABMR_PBL_1Bt
 ((
ut32_t
)0x00000100

	)

8999 
	#ETH_DMABMR_PBL_2Bt
 ((
ut32_t
)0x00000200

	)

9000 
	#ETH_DMABMR_PBL_4Bt
 ((
ut32_t
)0x00000400

	)

9001 
	#ETH_DMABMR_PBL_8Bt
 ((
ut32_t
)0x00000800

	)

9002 
	#ETH_DMABMR_PBL_16Bt
 ((
ut32_t
)0x00001000

	)

9003 
	#ETH_DMABMR_PBL_32Bt
 ((
ut32_t
)0x00002000

	)

9004 
	#ETH_DMABMR_PBL_4xPBL_4Bt
 ((
ut32_t
)0x01000100

	)

9005 
	#ETH_DMABMR_PBL_4xPBL_8Bt
 ((
ut32_t
)0x01000200

	)

9006 
	#ETH_DMABMR_PBL_4xPBL_16Bt
 ((
ut32_t
)0x01000400

	)

9007 
	#ETH_DMABMR_PBL_4xPBL_32Bt
 ((
ut32_t
)0x01000800

	)

9008 
	#ETH_DMABMR_PBL_4xPBL_64Bt
 ((
ut32_t
)0x01001000

	)

9009 
	#ETH_DMABMR_PBL_4xPBL_128Bt
 ((
ut32_t
)0x01002000

	)

9010 
	#ETH_DMABMR_EDE
 ((
ut32_t
)0x00000080

	)

9011 
	#ETH_DMABMR_DSL
 ((
ut32_t
)0x0000007C

	)

9012 
	#ETH_DMABMR_DA
 ((
ut32_t
)0x00000002

	)

9013 
	#ETH_DMABMR_SR
 ((
ut32_t
)0x00000001

	)

9016 
	#ETH_DMATPDR_TPD
 ((
ut32_t
)0xFFFFFFFF

	)

9019 
	#ETH_DMARPDR_RPD
 ((
ut32_t
)0xFFFFFFFF

	)

9022 
	#ETH_DMARDLAR_SRL
 ((
ut32_t
)0xFFFFFFFF

	)

9025 
	#ETH_DMATDLAR_STL
 ((
ut32_t
)0xFFFFFFFF

	)

9028 
	#ETH_DMASR_TSTS
 ((
ut32_t
)0x20000000

	)

9029 
	#ETH_DMASR_PMTS
 ((
ut32_t
)0x10000000

	)

9030 
	#ETH_DMASR_MMCS
 ((
ut32_t
)0x08000000

	)

9031 
	#ETH_DMASR_EBS
 ((
ut32_t
)0x03800000

	)

9033 
	#ETH_DMASR_EBS_DescAcss
 ((
ut32_t
)0x02000000

	)

9034 
	#ETH_DMASR_EBS_RdTnsf
 ((
ut32_t
)0x01000000

	)

9035 
	#ETH_DMASR_EBS_DaTnsfTx
 ((
ut32_t
)0x00800000

	)

9036 
	#ETH_DMASR_TPS
 ((
ut32_t
)0x00700000

	)

9037 
	#ETH_DMASR_TPS_Stݳd
 ((
ut32_t
)0x00000000

	)

9038 
	#ETH_DMASR_TPS_Fchg
 ((
ut32_t
)0x00100000

	)

9039 
	#ETH_DMASR_TPS_Wag
 ((
ut32_t
)0x00200000

	)

9040 
	#ETH_DMASR_TPS_Rdg
 ((
ut32_t
)0x00300000

	)

9041 
	#ETH_DMASR_TPS_Suded
 ((
ut32_t
)0x00600000

	)

9042 
	#ETH_DMASR_TPS_Closg
 ((
ut32_t
)0x00700000

	)

9043 
	#ETH_DMASR_RPS
 ((
ut32_t
)0x000E0000

	)

9044 
	#ETH_DMASR_RPS_Stݳd
 ((
ut32_t
)0x00000000

	)

9045 
	#ETH_DMASR_RPS_Fchg
 ((
ut32_t
)0x00020000

	)

9046 
	#ETH_DMASR_RPS_Wag
 ((
ut32_t
)0x00060000

	)

9047 
	#ETH_DMASR_RPS_Suded
 ((
ut32_t
)0x00080000

	)

9048 
	#ETH_DMASR_RPS_Closg
 ((
ut32_t
)0x000A0000

	)

9049 
	#ETH_DMASR_RPS_Queug
 ((
ut32_t
)0x000E0000

	)

9050 
	#ETH_DMASR_NIS
 ((
ut32_t
)0x00010000

	)

9051 
	#ETH_DMASR_AIS
 ((
ut32_t
)0x00008000

	)

9052 
	#ETH_DMASR_ERS
 ((
ut32_t
)0x00004000

	)

9053 
	#ETH_DMASR_FBES
 ((
ut32_t
)0x00002000

	)

9054 
	#ETH_DMASR_ETS
 ((
ut32_t
)0x00000400

	)

9055 
	#ETH_DMASR_RWTS
 ((
ut32_t
)0x00000200

	)

9056 
	#ETH_DMASR_RPSS
 ((
ut32_t
)0x00000100

	)

9057 
	#ETH_DMASR_RBUS
 ((
ut32_t
)0x00000080

	)

9058 
	#ETH_DMASR_RS
 ((
ut32_t
)0x00000040

	)

9059 
	#ETH_DMASR_TUS
 ((
ut32_t
)0x00000020

	)

9060 
	#ETH_DMASR_ROS
 ((
ut32_t
)0x00000010

	)

9061 
	#ETH_DMASR_TJTS
 ((
ut32_t
)0x00000008

	)

9062 
	#ETH_DMASR_TBUS
 ((
ut32_t
)0x00000004

	)

9063 
	#ETH_DMASR_TPSS
 ((
ut32_t
)0x00000002

	)

9064 
	#ETH_DMASR_TS
 ((
ut32_t
)0x00000001

	)

9067 
	#ETH_DMAOMR_DTCEFD
 ((
ut32_t
)0x04000000

	)

9068 
	#ETH_DMAOMR_RSF
 ((
ut32_t
)0x02000000

	)

9069 
	#ETH_DMAOMR_DFRF
 ((
ut32_t
)0x01000000

	)

9070 
	#ETH_DMAOMR_TSF
 ((
ut32_t
)0x00200000

	)

9071 
	#ETH_DMAOMR_FTF
 ((
ut32_t
)0x00100000

	)

9072 
	#ETH_DMAOMR_TTC
 ((
ut32_t
)0x0001C000

	)

9073 
	#ETH_DMAOMR_TTC_64Bys
 ((
ut32_t
)0x00000000

	)

9074 
	#ETH_DMAOMR_TTC_128Bys
 ((
ut32_t
)0x00004000

	)

9075 
	#ETH_DMAOMR_TTC_192Bys
 ((
ut32_t
)0x00008000

	)

9076 
	#ETH_DMAOMR_TTC_256Bys
 ((
ut32_t
)0x0000C000

	)

9077 
	#ETH_DMAOMR_TTC_40Bys
 ((
ut32_t
)0x00010000

	)

9078 
	#ETH_DMAOMR_TTC_32Bys
 ((
ut32_t
)0x00014000

	)

9079 
	#ETH_DMAOMR_TTC_24Bys
 ((
ut32_t
)0x00018000

	)

9080 
	#ETH_DMAOMR_TTC_16Bys
 ((
ut32_t
)0x0001C000

	)

9081 
	#ETH_DMAOMR_ST
 ((
ut32_t
)0x00002000

	)

9082 
	#ETH_DMAOMR_FEF
 ((
ut32_t
)0x00000080

	)

9083 
	#ETH_DMAOMR_FUGF
 ((
ut32_t
)0x00000040

	)

9084 
	#ETH_DMAOMR_RTC
 ((
ut32_t
)0x00000018

	)

9085 
	#ETH_DMAOMR_RTC_64Bys
 ((
ut32_t
)0x00000000

	)

9086 
	#ETH_DMAOMR_RTC_32Bys
 ((
ut32_t
)0x00000008

	)

9087 
	#ETH_DMAOMR_RTC_96Bys
 ((
ut32_t
)0x00000010

	)

9088 
	#ETH_DMAOMR_RTC_128Bys
 ((
ut32_t
)0x00000018

	)

9089 
	#ETH_DMAOMR_OSF
 ((
ut32_t
)0x00000004

	)

9090 
	#ETH_DMAOMR_SR
 ((
ut32_t
)0x00000002

	)

9093 
	#ETH_DMAIER_NISE
 ((
ut32_t
)0x00010000

	)

9094 
	#ETH_DMAIER_AISE
 ((
ut32_t
)0x00008000

	)

9095 
	#ETH_DMAIER_ERIE
 ((
ut32_t
)0x00004000

	)

9096 
	#ETH_DMAIER_FBEIE
 ((
ut32_t
)0x00002000

	)

9097 
	#ETH_DMAIER_ETIE
 ((
ut32_t
)0x00000400

	)

9098 
	#ETH_DMAIER_RWTIE
 ((
ut32_t
)0x00000200

	)

9099 
	#ETH_DMAIER_RPSIE
 ((
ut32_t
)0x00000100

	)

9100 
	#ETH_DMAIER_RBUIE
 ((
ut32_t
)0x00000080

	)

9101 
	#ETH_DMAIER_RIE
 ((
ut32_t
)0x00000040

	)

9102 
	#ETH_DMAIER_TUIE
 ((
ut32_t
)0x00000020

	)

9103 
	#ETH_DMAIER_ROIE
 ((
ut32_t
)0x00000010

	)

9104 
	#ETH_DMAIER_TJTIE
 ((
ut32_t
)0x00000008

	)

9105 
	#ETH_DMAIER_TBUIE
 ((
ut32_t
)0x00000004

	)

9106 
	#ETH_DMAIER_TPSIE
 ((
ut32_t
)0x00000002

	)

9107 
	#ETH_DMAIER_TIE
 ((
ut32_t
)0x00000001

	)

9110 
	#ETH_DMAMFBOCR_OFOC
 ((
ut32_t
)0x10000000

	)

9111 
	#ETH_DMAMFBOCR_MFA
 ((
ut32_t
)0x0FFE0000

	)

9112 
	#ETH_DMAMFBOCR_OMFC
 ((
ut32_t
)0x00010000

	)

9113 
	#ETH_DMAMFBOCR_MFC
 ((
ut32_t
)0x0000FFFF

	)

9116 
	#ETH_DMACHTDR_HTDAP
 ((
ut32_t
)0xFFFFFFFF

	)

9119 
	#ETH_DMACHRDR_HRDAP
 ((
ut32_t
)0xFFFFFFFF

	)

9122 
	#ETH_DMACHTBAR_HTBAP
 ((
ut32_t
)0xFFFFFFFF

	)

9125 
	#ETH_DMACHRBAR_HRBAP
 ((
ut32_t
)0xFFFFFFFF

	)

9135 #ifde
USE_STDPERIPH_DRIVER


9143 
	#SET_BIT
(
REG
, 
BIT
((REG|(BIT))

	)

9145 
	#CLEAR_BIT
(
REG
, 
BIT
((REG&~(BIT))

	)

9147 
	#READ_BIT
(
REG
, 
BIT
((REG& (BIT))

	)

9149 
	#CLEAR_REG
(
REG
((REG(0x0))

	)

9151 
	#WRITE_REG
(
REG
, 
VAL
((REG(VAL))

	)

9153 
	#READ_REG
(
REG
((REG))

	)

9155 
	#MODIFY_REG
(
REG
, 
CLEARMASK
, 
SETMASK

	`WRITE_REG
((REG), (((
	`READ_REG
(REG)& (~(CLEARMASK))| (SETMASK)))

	)

9161 #ifde
__lulus


	@inc/cmsis/system_stm32f4xx.h

39 #ide
__SYSTEM_STM32F4XX_H


40 
	#__SYSTEM_STM32F4XX_H


	)

42 #ifde
__lulus


59 
ut32_t
 
SyemCeClock
;

86 
SyemIn
();

87 
SyemCeClockUpde
();

92 #ifde
__lulus


	@inc/spl/misc.h

30 #ide
__MISC_H


31 
	#__MISC_H


	)

33 #ifde
__lulus


38 
	~"m32f4xx.h
"

56 
ut8_t
 
NVIC_IRQChl
;

61 
ut8_t
 
NVIC_IRQChlPemiPriܙy
;

66 
ut8_t
 
NVIC_IRQChlSubPriܙy
;

71 
FuniڮS
 
NVIC_IRQChlCmd
;

74 } 
	tNVIC_InTyDef
;

86 
	#NVIC_VeTab_RAM
 ((
ut32_t
)0x20000000)

	)

87 
	#NVIC_VeTab_FLASH
 ((
ut32_t
)0x08000000)

	)

88 
	#IS_NVIC_VECTTAB
(
VECTTAB
(((VECTTAB=
NVIC_VeTab_RAM
|| \

	)

89 ((
VECTTAB
=
NVIC_VeTab_FLASH
))

98 
	#NVIC_LP_SEVONPEND
 ((
ut8_t
)0x10)

	)

99 
	#NVIC_LP_SLEEPDEEP
 ((
ut8_t
)0x04)

	)

100 
	#NVIC_LP_SLEEPONEXIT
 ((
ut8_t
)0x02)

	)

101 
	#IS_NVIC_LP
(
LP
(((LP=
NVIC_LP_SEVONPEND
|| \

	)

102 ((
LP
=
NVIC_LP_SLEEPDEEP
) || \

103 ((
LP
=
NVIC_LP_SLEEPONEXIT
))

112 
	#NVIC_PriܙyGroup_0
 ((
ut32_t
)0x700

	)

114 
	#NVIC_PriܙyGroup_1
 ((
ut32_t
)0x600

	)

116 
	#NVIC_PriܙyGroup_2
 ((
ut32_t
)0x500

	)

118 
	#NVIC_PriܙyGroup_3
 ((
ut32_t
)0x400

	)

120 
	#NVIC_PriܙyGroup_4
 ((
ut32_t
)0x300

	)

123 
	#IS_NVIC_PRIORITY_GROUP
(
GROUP
(((GROUP=
NVIC_PriܙyGroup_0
|| \

	)

124 ((
GROUP
=
NVIC_PriܙyGroup_1
) || \

125 ((
GROUP
=
NVIC_PriܙyGroup_2
) || \

126 ((
GROUP
=
NVIC_PriܙyGroup_3
) || \

127 ((
GROUP
=
NVIC_PriܙyGroup_4
))

129 
	#IS_NVIC_PREEMPTION_PRIORITY
(
PRIORITY
((PRIORITY< 0x10)

	)

131 
	#IS_NVIC_SUB_PRIORITY
(
PRIORITY
((PRIORITY< 0x10)

	)

133 
	#IS_NVIC_OFFSET
(
OFFSET
((OFFSET< 0x000FFFFF)

	)

143 
	#SysTick_CLKSour_HCLK_Div8
 ((
ut32_t
)0xFFFFFFFB)

	)

144 
	#SysTick_CLKSour_HCLK
 ((
ut32_t
)0x00000004)

	)

145 
	#IS_SYSTICK_CLK_SOURCE
(
SOURCE
(((SOURCE=
SysTick_CLKSour_HCLK
|| \

	)

146 ((
SOURCE
=
SysTick_CLKSour_HCLK_Div8
))

158 
NVIC_PriܙyGroupCfig
(
ut32_t
 
NVIC_PriܙyGroup
);

159 
NVIC_In
(
NVIC_InTyDef
* 
NVIC_InSu
);

160 
NVIC_SVeTab
(
ut32_t
 
NVIC_VeTab
, ut32_
Offt
);

161 
NVIC_SyemLPCfig
(
ut8_t
 
LowPowMode
, 
FuniڮS
 
NewS
);

162 
SysTick_CLKSourCfig
(
ut32_t
 
SysTick_CLKSour
);

164 #ifde
__lulus


	@inc/spl/stm32f4xx.h

53 #ide
__STM32F4xx_H


54 
	#__STM32F4xx_H


	)

56 #ifde
__lulus


68 #i!
defed
 (
STM32F40_41xxx
&& !defed (
STM32F427_437xx
&& !defed (
STM32F429_439xx
&& !defed (
STM32F401xx
&& !defed (
STM32F411xE
)

76 
	#STM32F429_439xx
 
STM32F429ZI


	)

88 #ifde
STM32F40XX


89 
	#STM32F40_41xxx


	)

93 #ifde
STM32F427X


94 
	#STM32F427_437xx


	)

101 #i!
defed
 (
STM32F40_41xxx
&& !defed (
STM32F427_437xx
&& !defed (
STM32F429_439xx
&& !defed (
STM32F401xx
&& !defed (
STM32F411xE
)

105 #i!
defed
 (
USE_STDPERIPH_DRIVER
)

111 
	#USE_STDPERIPH_DRIVER


	)

122 #i!
defed
 (
HSE_VALUE
)

123 
	#HSE_VALUE
 ((
ut32_t
)8000000

	)

131 #i!
defed
 (
HSE_STARTUP_TIMEOUT
)

132 
	#HSE_STARTUP_TIMEOUT
 ((
ut16_t
)0x05000

	)

135 #i!
defed
 (
HSI_VALUE
)

136 
	#HSI_VALUE
 ((
ut32_t
)16000000

	)

142 
	#__STM32F4XX_STDPERIPH_VERSION_MAIN
 (0x01

	)

143 
	#__STM32F4XX_STDPERIPH_VERSION_SUB1
 (0x04

	)

144 
	#__STM32F4XX_STDPERIPH_VERSION_SUB2
 (0x00

	)

145 
	#__STM32F4XX_STDPERIPH_VERSION_RC
 (0x00

	)

146 
	#__STM32F4XX_STDPERIPH_VERSION
 ((
__STM32F4XX_STDPERIPH_VERSION_MAIN
 << 24)\

	)

147 |(
__STM32F4XX_STDPERIPH_VERSION_SUB1
 << 16)\

148 |(
__STM32F4XX_STDPERIPH_VERSION_SUB2
 << 8)\

149 |(
__STM32F4XX_STDPERIPH_VERSION_RC
))

162 
	#__CM4_REV
 0x0001

	)

163 
	#__MPU_PRESENT
 1

	)

164 
	#__NVIC_PRIO_BITS
 4

	)

165 
	#__Vd_SysTickCfig
 0

	)

166 
	#__FPU_PRESENT
 1

	)

172 
	eIRQn


175 
NMaskabI_IRQn
 = -14,

176 
MemyMagemt_IRQn
 = -12,

177 
BusFau_IRQn
 = -11,

178 
UgeFau_IRQn
 = -10,

179 
SVCl_IRQn
 = -5,

180 
DebugMڙ_IRQn
 = -4,

181 
PdSV_IRQn
 = -2,

182 
SysTick_IRQn
 = -1,

184 
WWDG_IRQn
 = 0,

185 
PVD_IRQn
 = 1,

186 
TAMP_STAMP_IRQn
 = 2,

187 
RTC_WKUP_IRQn
 = 3,

188 
FLASH_IRQn
 = 4,

189 
RCC_IRQn
 = 5,

190 
EXTI0_IRQn
 = 6,

191 
EXTI1_IRQn
 = 7,

192 
EXTI2_IRQn
 = 8,

193 
EXTI3_IRQn
 = 9,

194 
EXTI4_IRQn
 = 10,

195 
DMA1_Sm0_IRQn
 = 11,

196 
DMA1_Sm1_IRQn
 = 12,

197 
DMA1_Sm2_IRQn
 = 13,

198 
DMA1_Sm3_IRQn
 = 14,

199 
DMA1_Sm4_IRQn
 = 15,

200 
DMA1_Sm5_IRQn
 = 16,

201 
DMA1_Sm6_IRQn
 = 17,

202 
ADC_IRQn
 = 18,

204 #i
defed
 (
STM32F40_41xxx
)

205 
CAN1_TX_IRQn
 = 19,

206 
CAN1_RX0_IRQn
 = 20,

207 
CAN1_RX1_IRQn
 = 21,

208 
CAN1_SCE_IRQn
 = 22,

209 
EXTI9_5_IRQn
 = 23,

210 
TIM1_BRK_TIM9_IRQn
 = 24,

211 
TIM1_UP_TIM10_IRQn
 = 25,

212 
TIM1_TRG_COM_TIM11_IRQn
 = 26,

213 
TIM1_CC_IRQn
 = 27,

214 
TIM2_IRQn
 = 28,

215 
TIM3_IRQn
 = 29,

216 
TIM4_IRQn
 = 30,

217 
I2C1_EV_IRQn
 = 31,

218 
I2C1_ER_IRQn
 = 32,

219 
I2C2_EV_IRQn
 = 33,

220 
I2C2_ER_IRQn
 = 34,

221 
SPI1_IRQn
 = 35,

222 
SPI2_IRQn
 = 36,

223 
USART1_IRQn
 = 37,

224 
USART2_IRQn
 = 38,

225 
USART3_IRQn
 = 39,

226 
EXTI15_10_IRQn
 = 40,

227 
RTC_Arm_IRQn
 = 41,

228 
OTG_FS_WKUP_IRQn
 = 42,

229 
TIM8_BRK_TIM12_IRQn
 = 43,

230 
TIM8_UP_TIM13_IRQn
 = 44,

231 
TIM8_TRG_COM_TIM14_IRQn
 = 45,

232 
TIM8_CC_IRQn
 = 46,

233 
DMA1_Sm7_IRQn
 = 47,

234 
FSMC_IRQn
 = 48,

235 
SDIO_IRQn
 = 49,

236 
TIM5_IRQn
 = 50,

237 
SPI3_IRQn
 = 51,

238 
UART4_IRQn
 = 52,

239 
UART5_IRQn
 = 53,

240 
TIM6_DAC_IRQn
 = 54,

241 
TIM7_IRQn
 = 55,

242 
DMA2_Sm0_IRQn
 = 56,

243 
DMA2_Sm1_IRQn
 = 57,

244 
DMA2_Sm2_IRQn
 = 58,

245 
DMA2_Sm3_IRQn
 = 59,

246 
DMA2_Sm4_IRQn
 = 60,

247 
ETH_IRQn
 = 61,

248 
ETH_WKUP_IRQn
 = 62,

249 
CAN2_TX_IRQn
 = 63,

250 
CAN2_RX0_IRQn
 = 64,

251 
CAN2_RX1_IRQn
 = 65,

252 
CAN2_SCE_IRQn
 = 66,

253 
OTG_FS_IRQn
 = 67,

254 
DMA2_Sm5_IRQn
 = 68,

255 
DMA2_Sm6_IRQn
 = 69,

256 
DMA2_Sm7_IRQn
 = 70,

257 
USART6_IRQn
 = 71,

258 
I2C3_EV_IRQn
 = 72,

259 
I2C3_ER_IRQn
 = 73,

260 
OTG_HS_EP1_OUT_IRQn
 = 74,

261 
OTG_HS_EP1_IN_IRQn
 = 75,

262 
OTG_HS_WKUP_IRQn
 = 76,

263 
OTG_HS_IRQn
 = 77,

264 
DCMI_IRQn
 = 78,

265 
CRYP_IRQn
 = 79,

266 
HASH_RNG_IRQn
 = 80,

267 
FPU_IRQn
 = 81

270 #i
defed
 (
STM32F427_437xx
)

271 
CAN1_TX_IRQn
 = 19,

272 
CAN1_RX0_IRQn
 = 20,

273 
CAN1_RX1_IRQn
 = 21,

274 
CAN1_SCE_IRQn
 = 22,

275 
EXTI9_5_IRQn
 = 23,

276 
TIM1_BRK_TIM9_IRQn
 = 24,

277 
TIM1_UP_TIM10_IRQn
 = 25,

278 
TIM1_TRG_COM_TIM11_IRQn
 = 26,

279 
TIM1_CC_IRQn
 = 27,

280 
TIM2_IRQn
 = 28,

281 
TIM3_IRQn
 = 29,

282 
TIM4_IRQn
 = 30,

283 
I2C1_EV_IRQn
 = 31,

284 
I2C1_ER_IRQn
 = 32,

285 
I2C2_EV_IRQn
 = 33,

286 
I2C2_ER_IRQn
 = 34,

287 
SPI1_IRQn
 = 35,

288 
SPI2_IRQn
 = 36,

289 
USART1_IRQn
 = 37,

290 
USART2_IRQn
 = 38,

291 
USART3_IRQn
 = 39,

292 
EXTI15_10_IRQn
 = 40,

293 
RTC_Arm_IRQn
 = 41,

294 
OTG_FS_WKUP_IRQn
 = 42,

295 
TIM8_BRK_TIM12_IRQn
 = 43,

296 
TIM8_UP_TIM13_IRQn
 = 44,

297 
TIM8_TRG_COM_TIM14_IRQn
 = 45,

298 
TIM8_CC_IRQn
 = 46,

299 
DMA1_Sm7_IRQn
 = 47,

300 
FMC_IRQn
 = 48,

301 
SDIO_IRQn
 = 49,

302 
TIM5_IRQn
 = 50,

303 
SPI3_IRQn
 = 51,

304 
UART4_IRQn
 = 52,

305 
UART5_IRQn
 = 53,

306 
TIM6_DAC_IRQn
 = 54,

307 
TIM7_IRQn
 = 55,

308 
DMA2_Sm0_IRQn
 = 56,

309 
DMA2_Sm1_IRQn
 = 57,

310 
DMA2_Sm2_IRQn
 = 58,

311 
DMA2_Sm3_IRQn
 = 59,

312 
DMA2_Sm4_IRQn
 = 60,

313 
ETH_IRQn
 = 61,

314 
ETH_WKUP_IRQn
 = 62,

315 
CAN2_TX_IRQn
 = 63,

316 
CAN2_RX0_IRQn
 = 64,

317 
CAN2_RX1_IRQn
 = 65,

318 
CAN2_SCE_IRQn
 = 66,

319 
OTG_FS_IRQn
 = 67,

320 
DMA2_Sm5_IRQn
 = 68,

321 
DMA2_Sm6_IRQn
 = 69,

322 
DMA2_Sm7_IRQn
 = 70,

323 
USART6_IRQn
 = 71,

324 
I2C3_EV_IRQn
 = 72,

325 
I2C3_ER_IRQn
 = 73,

326 
OTG_HS_EP1_OUT_IRQn
 = 74,

327 
OTG_HS_EP1_IN_IRQn
 = 75,

328 
OTG_HS_WKUP_IRQn
 = 76,

329 
OTG_HS_IRQn
 = 77,

330 
DCMI_IRQn
 = 78,

331 
CRYP_IRQn
 = 79,

332 
HASH_RNG_IRQn
 = 80,

333 
FPU_IRQn
 = 81,

334 
UART7_IRQn
 = 82,

335 
UART8_IRQn
 = 83,

336 
SPI4_IRQn
 = 84,

337 
SPI5_IRQn
 = 85,

338 
SPI6_IRQn
 = 86,

339 
SAI1_IRQn
 = 87,

340 
DMA2D_IRQn
 = 90

343 #i
defed
 (
STM32F429_439xx
)

344 
CAN1_TX_IRQn
 = 19,

345 
CAN1_RX0_IRQn
 = 20,

346 
CAN1_RX1_IRQn
 = 21,

347 
CAN1_SCE_IRQn
 = 22,

348 
EXTI9_5_IRQn
 = 23,

349 
TIM1_BRK_TIM9_IRQn
 = 24,

350 
TIM1_UP_TIM10_IRQn
 = 25,

351 
TIM1_TRG_COM_TIM11_IRQn
 = 26,

352 
TIM1_CC_IRQn
 = 27,

353 
TIM2_IRQn
 = 28,

354 
TIM3_IRQn
 = 29,

355 
TIM4_IRQn
 = 30,

356 
I2C1_EV_IRQn
 = 31,

357 
I2C1_ER_IRQn
 = 32,

358 
I2C2_EV_IRQn
 = 33,

359 
I2C2_ER_IRQn
 = 34,

360 
SPI1_IRQn
 = 35,

361 
SPI2_IRQn
 = 36,

362 
USART1_IRQn
 = 37,

363 
USART2_IRQn
 = 38,

364 
USART3_IRQn
 = 39,

365 
EXTI15_10_IRQn
 = 40,

366 
RTC_Arm_IRQn
 = 41,

367 
OTG_FS_WKUP_IRQn
 = 42,

368 
TIM8_BRK_TIM12_IRQn
 = 43,

369 
TIM8_UP_TIM13_IRQn
 = 44,

370 
TIM8_TRG_COM_TIM14_IRQn
 = 45,

371 
TIM8_CC_IRQn
 = 46,

372 
DMA1_Sm7_IRQn
 = 47,

373 
FMC_IRQn
 = 48,

374 
SDIO_IRQn
 = 49,

375 
TIM5_IRQn
 = 50,

376 
SPI3_IRQn
 = 51,

377 
UART4_IRQn
 = 52,

378 
UART5_IRQn
 = 53,

379 
TIM6_DAC_IRQn
 = 54,

380 
TIM7_IRQn
 = 55,

381 
DMA2_Sm0_IRQn
 = 56,

382 
DMA2_Sm1_IRQn
 = 57,

383 
DMA2_Sm2_IRQn
 = 58,

384 
DMA2_Sm3_IRQn
 = 59,

385 
DMA2_Sm4_IRQn
 = 60,

386 
ETH_IRQn
 = 61,

387 
ETH_WKUP_IRQn
 = 62,

388 
CAN2_TX_IRQn
 = 63,

389 
CAN2_RX0_IRQn
 = 64,

390 
CAN2_RX1_IRQn
 = 65,

391 
CAN2_SCE_IRQn
 = 66,

392 
OTG_FS_IRQn
 = 67,

393 
DMA2_Sm5_IRQn
 = 68,

394 
DMA2_Sm6_IRQn
 = 69,

395 
DMA2_Sm7_IRQn
 = 70,

396 
USART6_IRQn
 = 71,

397 
I2C3_EV_IRQn
 = 72,

398 
I2C3_ER_IRQn
 = 73,

399 
OTG_HS_EP1_OUT_IRQn
 = 74,

400 
OTG_HS_EP1_IN_IRQn
 = 75,

401 
OTG_HS_WKUP_IRQn
 = 76,

402 
OTG_HS_IRQn
 = 77,

403 
DCMI_IRQn
 = 78,

404 
CRYP_IRQn
 = 79,

405 
HASH_RNG_IRQn
 = 80,

406 
FPU_IRQn
 = 81,

407 
UART7_IRQn
 = 82,

408 
UART8_IRQn
 = 83,

409 
SPI4_IRQn
 = 84,

410 
SPI5_IRQn
 = 85,

411 
SPI6_IRQn
 = 86,

412 
SAI1_IRQn
 = 87,

413 
LTDC_IRQn
 = 88,

414 
LTDC_ER_IRQn
 = 89,

415 
DMA2D_IRQn
 = 90

418 #i
defed
 (
STM32F401xx
|| defed (
STM32F411xE
)

419 
EXTI9_5_IRQn
 = 23,

420 
TIM1_BRK_TIM9_IRQn
 = 24,

421 
TIM1_UP_TIM10_IRQn
 = 25,

422 
TIM1_TRG_COM_TIM11_IRQn
 = 26,

423 
TIM1_CC_IRQn
 = 27,

424 
TIM2_IRQn
 = 28,

425 
TIM3_IRQn
 = 29,

426 
TIM4_IRQn
 = 30,

427 
I2C1_EV_IRQn
 = 31,

428 
I2C1_ER_IRQn
 = 32,

429 
I2C2_EV_IRQn
 = 33,

430 
I2C2_ER_IRQn
 = 34,

431 
SPI1_IRQn
 = 35,

432 
SPI2_IRQn
 = 36,

433 
USART1_IRQn
 = 37,

434 
USART2_IRQn
 = 38,

435 
EXTI15_10_IRQn
 = 40,

436 
RTC_Arm_IRQn
 = 41,

437 
OTG_FS_WKUP_IRQn
 = 42,

438 
DMA1_Sm7_IRQn
 = 47,

439 
SDIO_IRQn
 = 49,

440 
TIM5_IRQn
 = 50,

441 
SPI3_IRQn
 = 51,

442 
DMA2_Sm0_IRQn
 = 56,

443 
DMA2_Sm1_IRQn
 = 57,

444 
DMA2_Sm2_IRQn
 = 58,

445 
DMA2_Sm3_IRQn
 = 59,

446 
DMA2_Sm4_IRQn
 = 60,

447 
OTG_FS_IRQn
 = 67,

448 
DMA2_Sm5_IRQn
 = 68,

449 
DMA2_Sm6_IRQn
 = 69,

450 
DMA2_Sm7_IRQn
 = 70,

451 
USART6_IRQn
 = 71,

452 
I2C3_EV_IRQn
 = 72,

453 
I2C3_ER_IRQn
 = 73,

454 
FPU_IRQn
 = 81,

455 #i
defed
 (
STM32F401xx
)

456 
SPI4_IRQn
 = 84

458 #i
defed
 (
STM32F411xE
)

459 
SPI4_IRQn
 = 84,

460 
SPI5_IRQn
 = 85

464 } 
	tIRQn_Ty
;

470 
	~"ce_cm4.h
"

471 
	~"syem_m32f4xx.h
"

472 
	~<dt.h
>

478 
t32_t
 
	ts32
;

479 
t16_t
 
	ts16
;

480 
t8_t
 
	ts8
;

482 cڡ 
	tt32_t
 
	tsc32
;

483 cڡ 
	tt16_t
 
	tsc16
;

484 cڡ 
	tt8_t
 
	tsc8
;

486 
__IO
 
	tt32_t
 
	tvs32
;

487 
__IO
 
	tt16_t
 
	tvs16
;

488 
__IO
 
	tt8_t
 
	tvs8
;

490 
__I
 
	tt32_t
 
	tvsc32
;

491 
__I
 
	tt16_t
 
	tvsc16
;

492 
__I
 
	tt8_t
 
	tvsc8
;

494 
ut32_t
 
	tu32
;

495 
ut16_t
 
	tu16
;

496 
ut8_t
 
	tu8
;

498 cڡ 
	tut32_t
 
	tuc32
;

499 cڡ 
	tut16_t
 
	tuc16
;

500 cڡ 
	tut8_t
 
	tuc8
;

502 
__IO
 
	tut32_t
 
	tvu32
;

503 
__IO
 
	tut16_t
 
	tvu16
;

504 
__IO
 
	tut8_t
 
	tvu8
;

506 
__I
 
	tut32_t
 
	tvuc32
;

507 
__I
 
	tut16_t
 
	tvuc16
;

508 
__I
 
	tut8_t
 
	tvuc8
;

510 um {
RESET
 = 0, 
SET
 = !RESET} 
	tFgStus
, 
	tITStus
;

512 um {
DISABLE
 = 0, 
ENABLE
 = !DISABLE} 
	tFuniڮS
;

513 
	#IS_FUNCTIONAL_STATE
(
STATE
(((STATE=
DISABLE
|| ((STATE=
ENABLE
))

	)

515 um {
ERROR
 = 0, 
SUCCESS
 = !ERROR} 
	tEStus
;

531 
__IO
 
ut32_t
 
SR
;

532 
__IO
 
ut32_t
 
CR1
;

533 
__IO
 
ut32_t
 
CR2
;

534 
__IO
 
ut32_t
 
SMPR1
;

535 
__IO
 
ut32_t
 
SMPR2
;

536 
__IO
 
ut32_t
 
JOFR1
;

537 
__IO
 
ut32_t
 
JOFR2
;

538 
__IO
 
ut32_t
 
JOFR3
;

539 
__IO
 
ut32_t
 
JOFR4
;

540 
__IO
 
ut32_t
 
HTR
;

541 
__IO
 
ut32_t
 
LTR
;

542 
__IO
 
ut32_t
 
SQR1
;

543 
__IO
 
ut32_t
 
SQR2
;

544 
__IO
 
ut32_t
 
SQR3
;

545 
__IO
 
ut32_t
 
JSQR
;

546 
__IO
 
ut32_t
 
JDR1
;

547 
__IO
 
ut32_t
 
JDR2
;

548 
__IO
 
ut32_t
 
JDR3
;

549 
__IO
 
ut32_t
 
JDR4
;

550 
__IO
 
ut32_t
 
DR
;

551 } 
	tADC_TyDef
;

555 
__IO
 
ut32_t
 
CSR
;

556 
__IO
 
ut32_t
 
CCR
;

557 
__IO
 
ut32_t
 
CDR
;

559 } 
	tADC_Comm_TyDef
;

568 
__IO
 
ut32_t
 
TIR
;

569 
__IO
 
ut32_t
 
TDTR
;

570 
__IO
 
ut32_t
 
TDLR
;

571 
__IO
 
ut32_t
 
TDHR
;

572 } 
	tCAN_TxMaBox_TyDef
;

580 
__IO
 
ut32_t
 
RIR
;

581 
__IO
 
ut32_t
 
RDTR
;

582 
__IO
 
ut32_t
 
RDLR
;

583 
__IO
 
ut32_t
 
RDHR
;

584 } 
	tCAN_FIFOMaBox_TyDef
;

592 
__IO
 
ut32_t
 
FR1
;

593 
__IO
 
ut32_t
 
FR2
;

594 } 
	tCAN_FrRegi_TyDef
;

602 
__IO
 
ut32_t
 
MCR
;

603 
__IO
 
ut32_t
 
MSR
;

604 
__IO
 
ut32_t
 
TSR
;

605 
__IO
 
ut32_t
 
RF0R
;

606 
__IO
 
ut32_t
 
RF1R
;

607 
__IO
 
ut32_t
 
IER
;

608 
__IO
 
ut32_t
 
ESR
;

609 
__IO
 
ut32_t
 
BTR
;

610 
ut32_t
 
RESERVED0
[88];

611 
CAN_TxMaBox_TyDef
 
sTxMaBox
[3];

612 
CAN_FIFOMaBox_TyDef
 
sFIFOMaBox
[2];

613 
ut32_t
 
RESERVED1
[12];

614 
__IO
 
ut32_t
 
FMR
;

615 
__IO
 
ut32_t
 
FM1R
;

616 
ut32_t
 
RESERVED2
;

617 
__IO
 
ut32_t
 
FS1R
;

618 
ut32_t
 
RESERVED3
;

619 
__IO
 
ut32_t
 
FFA1R
;

620 
ut32_t
 
RESERVED4
;

621 
__IO
 
ut32_t
 
FA1R
;

622 
ut32_t
 
RESERVED5
[8];

623 
CAN_FrRegi_TyDef
 
sFrRegi
[28];

624 } 
	tCAN_TyDef
;

632 
__IO
 
ut32_t
 
DR
;

633 
__IO
 
ut8_t
 
IDR
;

634 
ut8_t
 
RESERVED0
;

635 
ut16_t
 
RESERVED1
;

636 
__IO
 
ut32_t
 
CR
;

637 } 
	tCRC_TyDef
;

645 
__IO
 
ut32_t
 
CR
;

646 
__IO
 
ut32_t
 
SWTRIGR
;

647 
__IO
 
ut32_t
 
DHR12R1
;

648 
__IO
 
ut32_t
 
DHR12L1
;

649 
__IO
 
ut32_t
 
DHR8R1
;

650 
__IO
 
ut32_t
 
DHR12R2
;

651 
__IO
 
ut32_t
 
DHR12L2
;

652 
__IO
 
ut32_t
 
DHR8R2
;

653 
__IO
 
ut32_t
 
DHR12RD
;

654 
__IO
 
ut32_t
 
DHR12LD
;

655 
__IO
 
ut32_t
 
DHR8RD
;

656 
__IO
 
ut32_t
 
DOR1
;

657 
__IO
 
ut32_t
 
DOR2
;

658 
__IO
 
ut32_t
 
SR
;

659 } 
	tDAC_TyDef
;

667 
__IO
 
ut32_t
 
IDCODE
;

668 
__IO
 
ut32_t
 
CR
;

669 
__IO
 
ut32_t
 
APB1FZ
;

670 
__IO
 
ut32_t
 
APB2FZ
;

671 }
	tDBGMCU_TyDef
;

679 
__IO
 
ut32_t
 
CR
;

680 
__IO
 
ut32_t
 
SR
;

681 
__IO
 
ut32_t
 
RISR
;

682 
__IO
 
ut32_t
 
IER
;

683 
__IO
 
ut32_t
 
MISR
;

684 
__IO
 
ut32_t
 
ICR
;

685 
__IO
 
ut32_t
 
ESCR
;

686 
__IO
 
ut32_t
 
ESUR
;

687 
__IO
 
ut32_t
 
CWSTRTR
;

688 
__IO
 
ut32_t
 
CWSIZER
;

689 
__IO
 
ut32_t
 
DR
;

690 } 
	tDCMI_TyDef
;

698 
__IO
 
ut32_t
 
CR
;

699 
__IO
 
ut32_t
 
NDTR
;

700 
__IO
 
ut32_t
 
PAR
;

701 
__IO
 
ut32_t
 
M0AR
;

702 
__IO
 
ut32_t
 
M1AR
;

703 
__IO
 
ut32_t
 
FCR
;

704 } 
	tDMA_Sm_TyDef
;

708 
__IO
 
ut32_t
 
LISR
;

709 
__IO
 
ut32_t
 
HISR
;

710 
__IO
 
ut32_t
 
LIFCR
;

711 
__IO
 
ut32_t
 
HIFCR
;

712 } 
	tDMA_TyDef
;

720 
__IO
 
ut32_t
 
CR
;

721 
__IO
 
ut32_t
 
ISR
;

722 
__IO
 
ut32_t
 
IFCR
;

723 
__IO
 
ut32_t
 
FGMAR
;

724 
__IO
 
ut32_t
 
FGOR
;

725 
__IO
 
ut32_t
 
BGMAR
;

726 
__IO
 
ut32_t
 
BGOR
;

727 
__IO
 
ut32_t
 
FGPFCCR
;

728 
__IO
 
ut32_t
 
FGCOLR
;

729 
__IO
 
ut32_t
 
BGPFCCR
;

730 
__IO
 
ut32_t
 
BGCOLR
;

731 
__IO
 
ut32_t
 
FGCMAR
;

732 
__IO
 
ut32_t
 
BGCMAR
;

733 
__IO
 
ut32_t
 
OPFCCR
;

734 
__IO
 
ut32_t
 
OCOLR
;

735 
__IO
 
ut32_t
 
OMAR
;

736 
__IO
 
ut32_t
 
OOR
;

737 
__IO
 
ut32_t
 
NLR
;

738 
__IO
 
ut32_t
 
LWR
;

739 
__IO
 
ut32_t
 
AMTCR
;

740 
ut32_t
 
RESERVED
[236];

741 
__IO
 
ut32_t
 
FGCLUT
[256];

742 
__IO
 
ut32_t
 
BGCLUT
[256];

743 } 
	tDMA2D_TyDef
;

751 
__IO
 
ut32_t
 
MACCR
;

752 
__IO
 
ut32_t
 
MACFFR
;

753 
__IO
 
ut32_t
 
MACHTHR
;

754 
__IO
 
ut32_t
 
MACHTLR
;

755 
__IO
 
ut32_t
 
MACMIIAR
;

756 
__IO
 
ut32_t
 
MACMIIDR
;

757 
__IO
 
ut32_t
 
MACFCR
;

758 
__IO
 
ut32_t
 
MACVLANTR
;

759 
ut32_t
 
RESERVED0
[2];

760 
__IO
 
ut32_t
 
MACRWUFFR
;

761 
__IO
 
ut32_t
 
MACPMTCSR
;

762 
ut32_t
 
RESERVED1
[2];

763 
__IO
 
ut32_t
 
MACSR
;

764 
__IO
 
ut32_t
 
MACIMR
;

765 
__IO
 
ut32_t
 
MACA0HR
;

766 
__IO
 
ut32_t
 
MACA0LR
;

767 
__IO
 
ut32_t
 
MACA1HR
;

768 
__IO
 
ut32_t
 
MACA1LR
;

769 
__IO
 
ut32_t
 
MACA2HR
;

770 
__IO
 
ut32_t
 
MACA2LR
;

771 
__IO
 
ut32_t
 
MACA3HR
;

772 
__IO
 
ut32_t
 
MACA3LR
;

773 
ut32_t
 
RESERVED2
[40];

774 
__IO
 
ut32_t
 
MMCCR
;

775 
__IO
 
ut32_t
 
MMCRIR
;

776 
__IO
 
ut32_t
 
MMCTIR
;

777 
__IO
 
ut32_t
 
MMCRIMR
;

778 
__IO
 
ut32_t
 
MMCTIMR
;

779 
ut32_t
 
RESERVED3
[14];

780 
__IO
 
ut32_t
 
MMCTGFSCCR
;

781 
__IO
 
ut32_t
 
MMCTGFMSCCR
;

782 
ut32_t
 
RESERVED4
[5];

783 
__IO
 
ut32_t
 
MMCTGFCR
;

784 
ut32_t
 
RESERVED5
[10];

785 
__IO
 
ut32_t
 
MMCRFCECR
;

786 
__IO
 
ut32_t
 
MMCRFAECR
;

787 
ut32_t
 
RESERVED6
[10];

788 
__IO
 
ut32_t
 
MMCRGUFCR
;

789 
ut32_t
 
RESERVED7
[334];

790 
__IO
 
ut32_t
 
PTPTSCR
;

791 
__IO
 
ut32_t
 
PTPSSIR
;

792 
__IO
 
ut32_t
 
PTPTSHR
;

793 
__IO
 
ut32_t
 
PTPTSLR
;

794 
__IO
 
ut32_t
 
PTPTSHUR
;

795 
__IO
 
ut32_t
 
PTPTSLUR
;

796 
__IO
 
ut32_t
 
PTPTSAR
;

797 
__IO
 
ut32_t
 
PTPTTHR
;

798 
__IO
 
ut32_t
 
PTPTTLR
;

799 
__IO
 
ut32_t
 
RESERVED8
;

800 
__IO
 
ut32_t
 
PTPTSSR
;

801 
ut32_t
 
RESERVED9
[565];

802 
__IO
 
ut32_t
 
DMABMR
;

803 
__IO
 
ut32_t
 
DMATPDR
;

804 
__IO
 
ut32_t
 
DMARPDR
;

805 
__IO
 
ut32_t
 
DMARDLAR
;

806 
__IO
 
ut32_t
 
DMATDLAR
;

807 
__IO
 
ut32_t
 
DMASR
;

808 
__IO
 
ut32_t
 
DMAOMR
;

809 
__IO
 
ut32_t
 
DMAIER
;

810 
__IO
 
ut32_t
 
DMAMFBOCR
;

811 
__IO
 
ut32_t
 
DMARSWTR
;

812 
ut32_t
 
RESERVED10
[8];

813 
__IO
 
ut32_t
 
DMACHTDR
;

814 
__IO
 
ut32_t
 
DMACHRDR
;

815 
__IO
 
ut32_t
 
DMACHTBAR
;

816 
__IO
 
ut32_t
 
DMACHRBAR
;

817 } 
	tETH_TyDef
;

825 
__IO
 
ut32_t
 
IMR
;

826 
__IO
 
ut32_t
 
EMR
;

827 
__IO
 
ut32_t
 
RTSR
;

828 
__IO
 
ut32_t
 
FTSR
;

829 
__IO
 
ut32_t
 
SWIER
;

830 
__IO
 
ut32_t
 
PR
;

831 } 
	tEXTI_TyDef
;

839 
__IO
 
ut32_t
 
ACR
;

840 
__IO
 
ut32_t
 
KEYR
;

841 
__IO
 
ut32_t
 
OPTKEYR
;

842 
__IO
 
ut32_t
 
SR
;

843 
__IO
 
ut32_t
 
CR
;

844 
__IO
 
ut32_t
 
OPTCR
;

845 
__IO
 
ut32_t
 
OPTCR1
;

846 } 
	tFLASH_TyDef
;

848 #i
defed
 (
STM32F40_41xxx
)

855 
__IO
 
ut32_t
 
BTCR
[8];

856 } 
	tFSMC_Bk1_TyDef
;

864 
__IO
 
ut32_t
 
BWTR
[7];

865 } 
	tFSMC_Bk1E_TyDef
;

873 
__IO
 
ut32_t
 
PCR2
;

874 
__IO
 
ut32_t
 
SR2
;

875 
__IO
 
ut32_t
 
PMEM2
;

876 
__IO
 
ut32_t
 
PATT2
;

877 
ut32_t
 
RESERVED0
;

878 
__IO
 
ut32_t
 
ECCR2
;

879 } 
	tFSMC_Bk2_TyDef
;

887 
__IO
 
ut32_t
 
PCR3
;

888 
__IO
 
ut32_t
 
SR3
;

889 
__IO
 
ut32_t
 
PMEM3
;

890 
__IO
 
ut32_t
 
PATT3
;

891 
ut32_t
 
RESERVED0
;

892 
__IO
 
ut32_t
 
ECCR3
;

893 } 
	tFSMC_Bk3_TyDef
;

901 
__IO
 
ut32_t
 
PCR4
;

902 
__IO
 
ut32_t
 
SR4
;

903 
__IO
 
ut32_t
 
PMEM4
;

904 
__IO
 
ut32_t
 
PATT4
;

905 
__IO
 
ut32_t
 
PIO4
;

906 } 
	tFSMC_Bk4_TyDef
;

909 #i
defed
 (
STM32F427_437xx
|| defed (
STM32F429_439xx
)

916 
__IO
 
ut32_t
 
BTCR
[8];

917 } 
	tFMC_Bk1_TyDef
;

925 
__IO
 
ut32_t
 
BWTR
[7];

926 } 
	tFMC_Bk1E_TyDef
;

934 
__IO
 
ut32_t
 
PCR2
;

935 
__IO
 
ut32_t
 
SR2
;

936 
__IO
 
ut32_t
 
PMEM2
;

937 
__IO
 
ut32_t
 
PATT2
;

938 
ut32_t
 
RESERVED0
;

939 
__IO
 
ut32_t
 
ECCR2
;

940 } 
	tFMC_Bk2_TyDef
;

948 
__IO
 
ut32_t
 
PCR3
;

949 
__IO
 
ut32_t
 
SR3
;

950 
__IO
 
ut32_t
 
PMEM3
;

951 
__IO
 
ut32_t
 
PATT3
;

952 
ut32_t
 
RESERVED0
;

953 
__IO
 
ut32_t
 
ECCR3
;

954 } 
	tFMC_Bk3_TyDef
;

962 
__IO
 
ut32_t
 
PCR4
;

963 
__IO
 
ut32_t
 
SR4
;

964 
__IO
 
ut32_t
 
PMEM4
;

965 
__IO
 
ut32_t
 
PATT4
;

966 
__IO
 
ut32_t
 
PIO4
;

967 } 
	tFMC_Bk4_TyDef
;

975 
__IO
 
ut32_t
 
SDCR
[2];

976 
__IO
 
ut32_t
 
SDTR
[2];

977 
__IO
 
ut32_t
 
SDCMR
;

978 
__IO
 
ut32_t
 
SDRTR
;

979 
__IO
 
ut32_t
 
SDSR
;

980 } 
	tFMC_Bk5_6_TyDef
;

989 
__IO
 
ut32_t
 
MODER
;

990 
__IO
 
ut32_t
 
OTYPER
;

991 
__IO
 
ut32_t
 
OSPEEDR
;

992 
__IO
 
ut32_t
 
PUPDR
;

993 
__IO
 
ut32_t
 
IDR
;

994 
__IO
 
ut32_t
 
ODR
;

995 
__IO
 
ut16_t
 
BSRRL
;

996 
__IO
 
ut16_t
 
BSRRH
;

997 
__IO
 
ut32_t
 
LCKR
;

998 
__IO
 
ut32_t
 
AFR
[2];

999 } 
	tGPIO_TyDef
;

1007 
__IO
 
ut32_t
 
MEMRMP
;

1008 
__IO
 
ut32_t
 
PMC
;

1009 
__IO
 
ut32_t
 
EXTICR
[4];

1010 
ut32_t
 
RESERVED
[2];

1011 
__IO
 
ut32_t
 
CMPCR
;

1012 } 
	tSYSCFG_TyDef
;

1020 
__IO
 
ut16_t
 
CR1
;

1021 
ut16_t
 
RESERVED0
;

1022 
__IO
 
ut16_t
 
CR2
;

1023 
ut16_t
 
RESERVED1
;

1024 
__IO
 
ut16_t
 
OAR1
;

1025 
ut16_t
 
RESERVED2
;

1026 
__IO
 
ut16_t
 
OAR2
;

1027 
ut16_t
 
RESERVED3
;

1028 
__IO
 
ut16_t
 
DR
;

1029 
ut16_t
 
RESERVED4
;

1030 
__IO
 
ut16_t
 
SR1
;

1031 
ut16_t
 
RESERVED5
;

1032 
__IO
 
ut16_t
 
SR2
;

1033 
ut16_t
 
RESERVED6
;

1034 
__IO
 
ut16_t
 
CCR
;

1035 
ut16_t
 
RESERVED7
;

1036 
__IO
 
ut16_t
 
TRISE
;

1037 
ut16_t
 
RESERVED8
;

1038 
__IO
 
ut16_t
 
FLTR
;

1039 
ut16_t
 
RESERVED9
;

1040 } 
	tI2C_TyDef
;

1048 
__IO
 
ut32_t
 
KR
;

1049 
__IO
 
ut32_t
 
PR
;

1050 
__IO
 
ut32_t
 
RLR
;

1051 
__IO
 
ut32_t
 
SR
;

1052 } 
	tIWDG_TyDef
;

1060 
ut32_t
 
RESERVED0
[2];

1061 
__IO
 
ut32_t
 
SSCR
;

1062 
__IO
 
ut32_t
 
BPCR
;

1063 
__IO
 
ut32_t
 
AWCR
;

1064 
__IO
 
ut32_t
 
TWCR
;

1065 
__IO
 
ut32_t
 
GCR
;

1066 
ut32_t
 
RESERVED1
[2];

1067 
__IO
 
ut32_t
 
SRCR
;

1068 
ut32_t
 
RESERVED2
[1];

1069 
__IO
 
ut32_t
 
BCCR
;

1070 
ut32_t
 
RESERVED3
[1];

1071 
__IO
 
ut32_t
 
IER
;

1072 
__IO
 
ut32_t
 
ISR
;

1073 
__IO
 
ut32_t
 
ICR
;

1074 
__IO
 
ut32_t
 
LIPCR
;

1075 
__IO
 
ut32_t
 
CPSR
;

1076 
__IO
 
ut32_t
 
CDSR
;

1077 } 
	tLTDC_TyDef
;

1085 
__IO
 
ut32_t
 
CR
;

1086 
__IO
 
ut32_t
 
WHPCR
;

1087 
__IO
 
ut32_t
 
WVPCR
;

1088 
__IO
 
ut32_t
 
CKCR
;

1089 
__IO
 
ut32_t
 
PFCR
;

1090 
__IO
 
ut32_t
 
CACR
;

1091 
__IO
 
ut32_t
 
DCCR
;

1092 
__IO
 
ut32_t
 
BFCR
;

1093 
ut32_t
 
RESERVED0
[2];

1094 
__IO
 
ut32_t
 
CFBAR
;

1095 
__IO
 
ut32_t
 
CFBLR
;

1096 
__IO
 
ut32_t
 
CFBLNR
;

1097 
ut32_t
 
RESERVED1
[3];

1098 
__IO
 
ut32_t
 
CLUTWR
;

1100 } 
	tLTDC_Lay_TyDef
;

1108 
__IO
 
ut32_t
 
CR
;

1109 
__IO
 
ut32_t
 
CSR
;

1110 } 
	tPWR_TyDef
;

1118 
__IO
 
ut32_t
 
CR
;

1119 
__IO
 
ut32_t
 
PLLCFGR
;

1120 
__IO
 
ut32_t
 
CFGR
;

1121 
__IO
 
ut32_t
 
CIR
;

1122 
__IO
 
ut32_t
 
AHB1RSTR
;

1123 
__IO
 
ut32_t
 
AHB2RSTR
;

1124 
__IO
 
ut32_t
 
AHB3RSTR
;

1125 
ut32_t
 
RESERVED0
;

1126 
__IO
 
ut32_t
 
APB1RSTR
;

1127 
__IO
 
ut32_t
 
APB2RSTR
;

1128 
ut32_t
 
RESERVED1
[2];

1129 
__IO
 
ut32_t
 
AHB1ENR
;

1130 
__IO
 
ut32_t
 
AHB2ENR
;

1131 
__IO
 
ut32_t
 
AHB3ENR
;

1132 
ut32_t
 
RESERVED2
;

1133 
__IO
 
ut32_t
 
APB1ENR
;

1134 
__IO
 
ut32_t
 
APB2ENR
;

1135 
ut32_t
 
RESERVED3
[2];

1136 
__IO
 
ut32_t
 
AHB1LPENR
;

1137 
__IO
 
ut32_t
 
AHB2LPENR
;

1138 
__IO
 
ut32_t
 
AHB3LPENR
;

1139 
ut32_t
 
RESERVED4
;

1140 
__IO
 
ut32_t
 
APB1LPENR
;

1141 
__IO
 
ut32_t
 
APB2LPENR
;

1142 
ut32_t
 
RESERVED5
[2];

1143 
__IO
 
ut32_t
 
BDCR
;

1144 
__IO
 
ut32_t
 
CSR
;

1145 
ut32_t
 
RESERVED6
[2];

1146 
__IO
 
ut32_t
 
SSCGR
;

1147 
__IO
 
ut32_t
 
PLLI2SCFGR
;

1148 
__IO
 
ut32_t
 
PLLSAICFGR
;

1149 
__IO
 
ut32_t
 
DCKCFGR
;

1151 } 
	tRCC_TyDef
;

1159 
__IO
 
ut32_t
 
TR
;

1160 
__IO
 
ut32_t
 
DR
;

1161 
__IO
 
ut32_t
 
CR
;

1162 
__IO
 
ut32_t
 
ISR
;

1163 
__IO
 
ut32_t
 
PRER
;

1164 
__IO
 
ut32_t
 
WUTR
;

1165 
__IO
 
ut32_t
 
CALIBR
;

1166 
__IO
 
ut32_t
 
ALRMAR
;

1167 
__IO
 
ut32_t
 
ALRMBR
;

1168 
__IO
 
ut32_t
 
WPR
;

1169 
__IO
 
ut32_t
 
SSR
;

1170 
__IO
 
ut32_t
 
SHIFTR
;

1171 
__IO
 
ut32_t
 
TSTR
;

1172 
__IO
 
ut32_t
 
TSDR
;

1173 
__IO
 
ut32_t
 
TSSSR
;

1174 
__IO
 
ut32_t
 
CALR
;

1175 
__IO
 
ut32_t
 
TAFCR
;

1176 
__IO
 
ut32_t
 
ALRMASSR
;

1177 
__IO
 
ut32_t
 
ALRMBSSR
;

1178 
ut32_t
 
RESERVED7
;

1179 
__IO
 
ut32_t
 
BKP0R
;

1180 
__IO
 
ut32_t
 
BKP1R
;

1181 
__IO
 
ut32_t
 
BKP2R
;

1182 
__IO
 
ut32_t
 
BKP3R
;

1183 
__IO
 
ut32_t
 
BKP4R
;

1184 
__IO
 
ut32_t
 
BKP5R
;

1185 
__IO
 
ut32_t
 
BKP6R
;

1186 
__IO
 
ut32_t
 
BKP7R
;

1187 
__IO
 
ut32_t
 
BKP8R
;

1188 
__IO
 
ut32_t
 
BKP9R
;

1189 
__IO
 
ut32_t
 
BKP10R
;

1190 
__IO
 
ut32_t
 
BKP11R
;

1191 
__IO
 
ut32_t
 
BKP12R
;

1192 
__IO
 
ut32_t
 
BKP13R
;

1193 
__IO
 
ut32_t
 
BKP14R
;

1194 
__IO
 
ut32_t
 
BKP15R
;

1195 
__IO
 
ut32_t
 
BKP16R
;

1196 
__IO
 
ut32_t
 
BKP17R
;

1197 
__IO
 
ut32_t
 
BKP18R
;

1198 
__IO
 
ut32_t
 
BKP19R
;

1199 } 
	tRTC_TyDef
;

1208 
__IO
 
ut32_t
 
GCR
;

1209 } 
	tSAI_TyDef
;

1213 
__IO
 
ut32_t
 
CR1
;

1214 
__IO
 
ut32_t
 
CR2
;

1215 
__IO
 
ut32_t
 
FRCR
;

1216 
__IO
 
ut32_t
 
SLOTR
;

1217 
__IO
 
ut32_t
 
IMR
;

1218 
__IO
 
ut32_t
 
SR
;

1219 
__IO
 
ut32_t
 
CLRFR
;

1220 
__IO
 
ut32_t
 
DR
;

1221 } 
	tSAI_Block_TyDef
;

1229 
__IO
 
ut32_t
 
POWER
;

1230 
__IO
 
ut32_t
 
CLKCR
;

1231 
__IO
 
ut32_t
 
ARG
;

1232 
__IO
 
ut32_t
 
CMD
;

1233 
__I
 
ut32_t
 
RESPCMD
;

1234 
__I
 
ut32_t
 
RESP1
;

1235 
__I
 
ut32_t
 
RESP2
;

1236 
__I
 
ut32_t
 
RESP3
;

1237 
__I
 
ut32_t
 
RESP4
;

1238 
__IO
 
ut32_t
 
DTIMER
;

1239 
__IO
 
ut32_t
 
DLEN
;

1240 
__IO
 
ut32_t
 
DCTRL
;

1241 
__I
 
ut32_t
 
DCOUNT
;

1242 
__I
 
ut32_t
 
STA
;

1243 
__IO
 
ut32_t
 
ICR
;

1244 
__IO
 
ut32_t
 
MASK
;

1245 
ut32_t
 
RESERVED0
[2];

1246 
__I
 
ut32_t
 
FIFOCNT
;

1247 
ut32_t
 
RESERVED1
[13];

1248 
__IO
 
ut32_t
 
FIFO
;

1249 } 
	tSDIO_TyDef
;

1257 
__IO
 
ut16_t
 
CR1
;

1258 
ut16_t
 
RESERVED0
;

1259 
__IO
 
ut16_t
 
CR2
;

1260 
ut16_t
 
RESERVED1
;

1261 
__IO
 
ut16_t
 
SR
;

1262 
ut16_t
 
RESERVED2
;

1263 
__IO
 
ut16_t
 
DR
;

1264 
ut16_t
 
RESERVED3
;

1265 
__IO
 
ut16_t
 
CRCPR
;

1266 
ut16_t
 
RESERVED4
;

1267 
__IO
 
ut16_t
 
RXCRCR
;

1268 
ut16_t
 
RESERVED5
;

1269 
__IO
 
ut16_t
 
TXCRCR
;

1270 
ut16_t
 
RESERVED6
;

1271 
__IO
 
ut16_t
 
I2SCFGR
;

1272 
ut16_t
 
RESERVED7
;

1273 
__IO
 
ut16_t
 
I2SPR
;

1274 
ut16_t
 
RESERVED8
;

1275 } 
	tSPI_TyDef
;

1283 
__IO
 
ut16_t
 
CR1
;

1284 
ut16_t
 
RESERVED0
;

1285 
__IO
 
ut16_t
 
CR2
;

1286 
ut16_t
 
RESERVED1
;

1287 
__IO
 
ut16_t
 
SMCR
;

1288 
ut16_t
 
RESERVED2
;

1289 
__IO
 
ut16_t
 
DIER
;

1290 
ut16_t
 
RESERVED3
;

1291 
__IO
 
ut16_t
 
SR
;

1292 
ut16_t
 
RESERVED4
;

1293 
__IO
 
ut16_t
 
EGR
;

1294 
ut16_t
 
RESERVED5
;

1295 
__IO
 
ut16_t
 
CCMR1
;

1296 
ut16_t
 
RESERVED6
;

1297 
__IO
 
ut16_t
 
CCMR2
;

1298 
ut16_t
 
RESERVED7
;

1299 
__IO
 
ut16_t
 
CCER
;

1300 
ut16_t
 
RESERVED8
;

1301 
__IO
 
ut32_t
 
CNT
;

1302 
__IO
 
ut16_t
 
PSC
;

1303 
ut16_t
 
RESERVED9
;

1304 
__IO
 
ut32_t
 
ARR
;

1305 
__IO
 
ut16_t
 
RCR
;

1306 
ut16_t
 
RESERVED10
;

1307 
__IO
 
ut32_t
 
CCR1
;

1308 
__IO
 
ut32_t
 
CCR2
;

1309 
__IO
 
ut32_t
 
CCR3
;

1310 
__IO
 
ut32_t
 
CCR4
;

1311 
__IO
 
ut16_t
 
BDTR
;

1312 
ut16_t
 
RESERVED11
;

1313 
__IO
 
ut16_t
 
DCR
;

1314 
ut16_t
 
RESERVED12
;

1315 
__IO
 
ut16_t
 
DMAR
;

1316 
ut16_t
 
RESERVED13
;

1317 
__IO
 
ut16_t
 
OR
;

1318 
ut16_t
 
RESERVED14
;

1319 } 
	tTIM_TyDef
;

1327 
__IO
 
ut16_t
 
SR
;

1328 
ut16_t
 
RESERVED0
;

1329 
__IO
 
ut16_t
 
DR
;

1330 
ut16_t
 
RESERVED1
;

1331 
__IO
 
ut16_t
 
BRR
;

1332 
ut16_t
 
RESERVED2
;

1333 
__IO
 
ut16_t
 
CR1
;

1334 
ut16_t
 
RESERVED3
;

1335 
__IO
 
ut16_t
 
CR2
;

1336 
ut16_t
 
RESERVED4
;

1337 
__IO
 
ut16_t
 
CR3
;

1338 
ut16_t
 
RESERVED5
;

1339 
__IO
 
ut16_t
 
GTPR
;

1340 
ut16_t
 
RESERVED6
;

1341 } 
	tUSART_TyDef
;

1349 
__IO
 
ut32_t
 
CR
;

1350 
__IO
 
ut32_t
 
CFR
;

1351 
__IO
 
ut32_t
 
SR
;

1352 } 
	tWWDG_TyDef
;

1360 
__IO
 
ut32_t
 
CR
;

1361 
__IO
 
ut32_t
 
SR
;

1362 
__IO
 
ut32_t
 
DR
;

1363 
__IO
 
ut32_t
 
DOUT
;

1364 
__IO
 
ut32_t
 
DMACR
;

1365 
__IO
 
ut32_t
 
IMSCR
;

1366 
__IO
 
ut32_t
 
RISR
;

1367 
__IO
 
ut32_t
 
MISR
;

1368 
__IO
 
ut32_t
 
K0LR
;

1369 
__IO
 
ut32_t
 
K0RR
;

1370 
__IO
 
ut32_t
 
K1LR
;

1371 
__IO
 
ut32_t
 
K1RR
;

1372 
__IO
 
ut32_t
 
K2LR
;

1373 
__IO
 
ut32_t
 
K2RR
;

1374 
__IO
 
ut32_t
 
K3LR
;

1375 
__IO
 
ut32_t
 
K3RR
;

1376 
__IO
 
ut32_t
 
IV0LR
;

1377 
__IO
 
ut32_t
 
IV0RR
;

1378 
__IO
 
ut32_t
 
IV1LR
;

1379 
__IO
 
ut32_t
 
IV1RR
;

1380 
__IO
 
ut32_t
 
CSGCMCCM0R
;

1381 
__IO
 
ut32_t
 
CSGCMCCM1R
;

1382 
__IO
 
ut32_t
 
CSGCMCCM2R
;

1383 
__IO
 
ut32_t
 
CSGCMCCM3R
;

1384 
__IO
 
ut32_t
 
CSGCMCCM4R
;

1385 
__IO
 
ut32_t
 
CSGCMCCM5R
;

1386 
__IO
 
ut32_t
 
CSGCMCCM6R
;

1387 
__IO
 
ut32_t
 
CSGCMCCM7R
;

1388 
__IO
 
ut32_t
 
CSGCM0R
;

1389 
__IO
 
ut32_t
 
CSGCM1R
;

1390 
__IO
 
ut32_t
 
CSGCM2R
;

1391 
__IO
 
ut32_t
 
CSGCM3R
;

1392 
__IO
 
ut32_t
 
CSGCM4R
;

1393 
__IO
 
ut32_t
 
CSGCM5R
;

1394 
__IO
 
ut32_t
 
CSGCM6R
;

1395 
__IO
 
ut32_t
 
CSGCM7R
;

1396 } 
	tCRYP_TyDef
;

1404 
__IO
 
ut32_t
 
CR
;

1405 
__IO
 
ut32_t
 
DIN
;

1406 
__IO
 
ut32_t
 
STR
;

1407 
__IO
 
ut32_t
 
HR
[5];

1408 
__IO
 
ut32_t
 
IMR
;

1409 
__IO
 
ut32_t
 
SR
;

1410 
ut32_t
 
RESERVED
[52];

1411 
__IO
 
ut32_t
 
CSR
[54];

1412 } 
	tHASH_TyDef
;

1420 
__IO
 
ut32_t
 
HR
[8];

1421 } 
	tHASH_DIGEST_TyDef
;

1429 
__IO
 
ut32_t
 
CR
;

1430 
__IO
 
ut32_t
 
SR
;

1431 
__IO
 
ut32_t
 
DR
;

1432 } 
	tRNG_TyDef
;

1441 
	#FLASH_BASE
 ((
ut32_t
)0x08000000

	)

1442 
	#CCMDATARAM_BASE
 ((
ut32_t
)0x10000000

	)

1443 
	#SRAM1_BASE
 ((
ut32_t
)0x20000000

	)

1444 
	#SRAM2_BASE
 ((
ut32_t
)0x2001C000

	)

1445 
	#SRAM3_BASE
 ((
ut32_t
)0x20020000

	)

1446 
	#PERIPH_BASE
 ((
ut32_t
)0x40000000

	)

1447 
	#BKPSRAM_BASE
 ((
ut32_t
)0x40024000

	)

1449 #i
defed
 (
STM32F40_41xxx
)

1450 
	#FSMC_R_BASE
 ((
ut32_t
)0xA0000000

	)

1453 #i
defed
 (
STM32F427_437xx
|| defed (
STM32F429_439xx
)

1454 
	#FMC_R_BASE
 ((
ut32_t
)0xA0000000

	)

1457 
	#CCMDATARAM_BB_BASE
 ((
ut32_t
)0x12000000

	)

1458 
	#SRAM1_BB_BASE
 ((
ut32_t
)0x22000000

	)

1459 
	#SRAM2_BB_BASE
 ((
ut32_t
)0x2201C000

	)

1460 
	#SRAM3_BB_BASE
 ((
ut32_t
)0x22400000

	)

1461 
	#PERIPH_BB_BASE
 ((
ut32_t
)0x42000000

	)

1462 
	#BKPSRAM_BB_BASE
 ((
ut32_t
)0x42024000

	)

1465 
	#SRAM_BASE
 
SRAM1_BASE


	)

1466 
	#SRAM_BB_BASE
 
SRAM1_BB_BASE


	)

1470 
	#APB1PERIPH_BASE
 
PERIPH_BASE


	)

1471 
	#APB2PERIPH_BASE
 (
PERIPH_BASE
 + 0x00010000)

	)

1472 
	#AHB1PERIPH_BASE
 (
PERIPH_BASE
 + 0x00020000)

	)

1473 
	#AHB2PERIPH_BASE
 (
PERIPH_BASE
 + 0x10000000)

	)

1476 
	#TIM2_BASE
 (
APB1PERIPH_BASE
 + 0x0000)

	)

1477 
	#TIM3_BASE
 (
APB1PERIPH_BASE
 + 0x0400)

	)

1478 
	#TIM4_BASE
 (
APB1PERIPH_BASE
 + 0x0800)

	)

1479 
	#TIM5_BASE
 (
APB1PERIPH_BASE
 + 0x0C00)

	)

1480 
	#TIM6_BASE
 (
APB1PERIPH_BASE
 + 0x1000)

	)

1481 
	#TIM7_BASE
 (
APB1PERIPH_BASE
 + 0x1400)

	)

1482 
	#TIM12_BASE
 (
APB1PERIPH_BASE
 + 0x1800)

	)

1483 
	#TIM13_BASE
 (
APB1PERIPH_BASE
 + 0x1C00)

	)

1484 
	#TIM14_BASE
 (
APB1PERIPH_BASE
 + 0x2000)

	)

1485 
	#RTC_BASE
 (
APB1PERIPH_BASE
 + 0x2800)

	)

1486 
	#WWDG_BASE
 (
APB1PERIPH_BASE
 + 0x2C00)

	)

1487 
	#IWDG_BASE
 (
APB1PERIPH_BASE
 + 0x3000)

	)

1488 
	#I2S2ext_BASE
 (
APB1PERIPH_BASE
 + 0x3400)

	)

1489 
	#SPI2_BASE
 (
APB1PERIPH_BASE
 + 0x3800)

	)

1490 
	#SPI3_BASE
 (
APB1PERIPH_BASE
 + 0x3C00)

	)

1491 
	#I2S3ext_BASE
 (
APB1PERIPH_BASE
 + 0x4000)

	)

1492 
	#USART2_BASE
 (
APB1PERIPH_BASE
 + 0x4400)

	)

1493 
	#USART3_BASE
 (
APB1PERIPH_BASE
 + 0x4800)

	)

1494 
	#UART4_BASE
 (
APB1PERIPH_BASE
 + 0x4C00)

	)

1495 
	#UART5_BASE
 (
APB1PERIPH_BASE
 + 0x5000)

	)

1496 
	#I2C1_BASE
 (
APB1PERIPH_BASE
 + 0x5400)

	)

1497 
	#I2C2_BASE
 (
APB1PERIPH_BASE
 + 0x5800)

	)

1498 
	#I2C3_BASE
 (
APB1PERIPH_BASE
 + 0x5C00)

	)

1499 
	#CAN1_BASE
 (
APB1PERIPH_BASE
 + 0x6400)

	)

1500 
	#CAN2_BASE
 (
APB1PERIPH_BASE
 + 0x6800)

	)

1501 
	#PWR_BASE
 (
APB1PERIPH_BASE
 + 0x7000)

	)

1502 
	#DAC_BASE
 (
APB1PERIPH_BASE
 + 0x7400)

	)

1503 
	#UART7_BASE
 (
APB1PERIPH_BASE
 + 0x7800)

	)

1504 
	#UART8_BASE
 (
APB1PERIPH_BASE
 + 0x7C00)

	)

1507 
	#TIM1_BASE
 (
APB2PERIPH_BASE
 + 0x0000)

	)

1508 
	#TIM8_BASE
 (
APB2PERIPH_BASE
 + 0x0400)

	)

1509 
	#USART1_BASE
 (
APB2PERIPH_BASE
 + 0x1000)

	)

1510 
	#USART6_BASE
 (
APB2PERIPH_BASE
 + 0x1400)

	)

1511 
	#ADC1_BASE
 (
APB2PERIPH_BASE
 + 0x2000)

	)

1512 
	#ADC2_BASE
 (
APB2PERIPH_BASE
 + 0x2100)

	)

1513 
	#ADC3_BASE
 (
APB2PERIPH_BASE
 + 0x2200)

	)

1514 
	#ADC_BASE
 (
APB2PERIPH_BASE
 + 0x2300)

	)

1515 
	#SDIO_BASE
 (
APB2PERIPH_BASE
 + 0x2C00)

	)

1516 
	#SPI1_BASE
 (
APB2PERIPH_BASE
 + 0x3000)

	)

1517 
	#SPI4_BASE
 (
APB2PERIPH_BASE
 + 0x3400)

	)

1518 
	#SYSCFG_BASE
 (
APB2PERIPH_BASE
 + 0x3800)

	)

1519 
	#EXTI_BASE
 (
APB2PERIPH_BASE
 + 0x3C00)

	)

1520 
	#TIM9_BASE
 (
APB2PERIPH_BASE
 + 0x4000)

	)

1521 
	#TIM10_BASE
 (
APB2PERIPH_BASE
 + 0x4400)

	)

1522 
	#TIM11_BASE
 (
APB2PERIPH_BASE
 + 0x4800)

	)

1523 
	#SPI5_BASE
 (
APB2PERIPH_BASE
 + 0x5000)

	)

1524 
	#SPI6_BASE
 (
APB2PERIPH_BASE
 + 0x5400)

	)

1525 
	#SAI1_BASE
 (
APB2PERIPH_BASE
 + 0x5800)

	)

1526 
	#SAI1_Block_A_BASE
 (
SAI1_BASE
 + 0x004)

	)

1527 
	#SAI1_Block_B_BASE
 (
SAI1_BASE
 + 0x024)

	)

1528 
	#LTDC_BASE
 (
APB2PERIPH_BASE
 + 0x6800)

	)

1529 
	#LTDC_Lay1_BASE
 (
LTDC_BASE
 + 0x84)

	)

1530 
	#LTDC_Lay2_BASE
 (
LTDC_BASE
 + 0x104)

	)

1533 
	#GPIOA_BASE
 (
AHB1PERIPH_BASE
 + 0x0000)

	)

1534 
	#GPIOB_BASE
 (
AHB1PERIPH_BASE
 + 0x0400)

	)

1535 
	#GPIOC_BASE
 (
AHB1PERIPH_BASE
 + 0x0800)

	)

1536 
	#GPIOD_BASE
 (
AHB1PERIPH_BASE
 + 0x0C00)

	)

1537 
	#GPIOE_BASE
 (
AHB1PERIPH_BASE
 + 0x1000)

	)

1538 
	#GPIOF_BASE
 (
AHB1PERIPH_BASE
 + 0x1400)

	)

1539 
	#GPIOG_BASE
 (
AHB1PERIPH_BASE
 + 0x1800)

	)

1540 
	#GPIOH_BASE
 (
AHB1PERIPH_BASE
 + 0x1C00)

	)

1541 
	#GPIOI_BASE
 (
AHB1PERIPH_BASE
 + 0x2000)

	)

1542 
	#GPIOJ_BASE
 (
AHB1PERIPH_BASE
 + 0x2400)

	)

1543 
	#GPIOK_BASE
 (
AHB1PERIPH_BASE
 + 0x2800)

	)

1544 
	#CRC_BASE
 (
AHB1PERIPH_BASE
 + 0x3000)

	)

1545 
	#RCC_BASE
 (
AHB1PERIPH_BASE
 + 0x3800)

	)

1546 
	#FLASH_R_BASE
 (
AHB1PERIPH_BASE
 + 0x3C00)

	)

1547 
	#DMA1_BASE
 (
AHB1PERIPH_BASE
 + 0x6000)

	)

1548 
	#DMA1_Sm0_BASE
 (
DMA1_BASE
 + 0x010)

	)

1549 
	#DMA1_Sm1_BASE
 (
DMA1_BASE
 + 0x028)

	)

1550 
	#DMA1_Sm2_BASE
 (
DMA1_BASE
 + 0x040)

	)

1551 
	#DMA1_Sm3_BASE
 (
DMA1_BASE
 + 0x058)

	)

1552 
	#DMA1_Sm4_BASE
 (
DMA1_BASE
 + 0x070)

	)

1553 
	#DMA1_Sm5_BASE
 (
DMA1_BASE
 + 0x088)

	)

1554 
	#DMA1_Sm6_BASE
 (
DMA1_BASE
 + 0x0A0)

	)

1555 
	#DMA1_Sm7_BASE
 (
DMA1_BASE
 + 0x0B8)

	)

1556 
	#DMA2_BASE
 (
AHB1PERIPH_BASE
 + 0x6400)

	)

1557 
	#DMA2_Sm0_BASE
 (
DMA2_BASE
 + 0x010)

	)

1558 
	#DMA2_Sm1_BASE
 (
DMA2_BASE
 + 0x028)

	)

1559 
	#DMA2_Sm2_BASE
 (
DMA2_BASE
 + 0x040)

	)

1560 
	#DMA2_Sm3_BASE
 (
DMA2_BASE
 + 0x058)

	)

1561 
	#DMA2_Sm4_BASE
 (
DMA2_BASE
 + 0x070)

	)

1562 
	#DMA2_Sm5_BASE
 (
DMA2_BASE
 + 0x088)

	)

1563 
	#DMA2_Sm6_BASE
 (
DMA2_BASE
 + 0x0A0)

	)

1564 
	#DMA2_Sm7_BASE
 (
DMA2_BASE
 + 0x0B8)

	)

1565 
	#ETH_BASE
 (
AHB1PERIPH_BASE
 + 0x8000)

	)

1566 
	#ETH_MAC_BASE
 (
ETH_BASE
)

	)

1567 
	#ETH_MMC_BASE
 (
ETH_BASE
 + 0x0100)

	)

1568 
	#ETH_PTP_BASE
 (
ETH_BASE
 + 0x0700)

	)

1569 
	#ETH_DMA_BASE
 (
ETH_BASE
 + 0x1000)

	)

1570 
	#DMA2D_BASE
 (
AHB1PERIPH_BASE
 + 0xB000)

	)

1573 
	#DCMI_BASE
 (
AHB2PERIPH_BASE
 + 0x50000)

	)

1574 
	#CRYP_BASE
 (
AHB2PERIPH_BASE
 + 0x60000)

	)

1575 
	#HASH_BASE
 (
AHB2PERIPH_BASE
 + 0x60400)

	)

1576 
	#HASH_DIGEST_BASE
 (
AHB2PERIPH_BASE
 + 0x60710)

	)

1577 
	#RNG_BASE
 (
AHB2PERIPH_BASE
 + 0x60800)

	)

1579 #i
defed
 (
STM32F40_41xxx
)

1581 
	#FSMC_Bk1_R_BASE
 (
FSMC_R_BASE
 + 0x0000)

	)

1582 
	#FSMC_Bk1E_R_BASE
 (
FSMC_R_BASE
 + 0x0104)

	)

1583 
	#FSMC_Bk2_R_BASE
 (
FSMC_R_BASE
 + 0x0060)

	)

1584 
	#FSMC_Bk3_R_BASE
 (
FSMC_R_BASE
 + 0x0080)

	)

1585 
	#FSMC_Bk4_R_BASE
 (
FSMC_R_BASE
 + 0x00A0)

	)

1588 #i
defed
 (
STM32F427_437xx
|| defed (
STM32F429_439xx
)

1590 
	#FMC_Bk1_R_BASE
 (
FMC_R_BASE
 + 0x0000)

	)

1591 
	#FMC_Bk1E_R_BASE
 (
FMC_R_BASE
 + 0x0104)

	)

1592 
	#FMC_Bk2_R_BASE
 (
FMC_R_BASE
 + 0x0060)

	)

1593 
	#FMC_Bk3_R_BASE
 (
FMC_R_BASE
 + 0x0080)

	)

1594 
	#FMC_Bk4_R_BASE
 (
FMC_R_BASE
 + 0x00A0)

	)

1595 
	#FMC_Bk5_6_R_BASE
 (
FMC_R_BASE
 + 0x0140)

	)

1599 
	#DBGMCU_BASE
 ((
ut32_t
 )0xE0042000)

	)

1608 
	#TIM2
 ((
TIM_TyDef
 *
TIM2_BASE
)

	)

1609 
	#TIM3
 ((
TIM_TyDef
 *
TIM3_BASE
)

	)

1610 
	#TIM4
 ((
TIM_TyDef
 *
TIM4_BASE
)

	)

1611 
	#TIM5
 ((
TIM_TyDef
 *
TIM5_BASE
)

	)

1612 
	#TIM6
 ((
TIM_TyDef
 *
TIM6_BASE
)

	)

1613 
	#TIM7
 ((
TIM_TyDef
 *
TIM7_BASE
)

	)

1614 
	#TIM12
 ((
TIM_TyDef
 *
TIM12_BASE
)

	)

1615 
	#TIM13
 ((
TIM_TyDef
 *
TIM13_BASE
)

	)

1616 
	#TIM14
 ((
TIM_TyDef
 *
TIM14_BASE
)

	)

1617 
	#RTC
 ((
RTC_TyDef
 *
RTC_BASE
)

	)

1618 
	#WWDG
 ((
WWDG_TyDef
 *
WWDG_BASE
)

	)

1619 
	#IWDG
 ((
IWDG_TyDef
 *
IWDG_BASE
)

	)

1620 
	#I2S2ext
 ((
SPI_TyDef
 *
I2S2ext_BASE
)

	)

1621 
	#SPI2
 ((
SPI_TyDef
 *
SPI2_BASE
)

	)

1622 
	#SPI3
 ((
SPI_TyDef
 *
SPI3_BASE
)

	)

1623 
	#I2S3ext
 ((
SPI_TyDef
 *
I2S3ext_BASE
)

	)

1624 
	#USART2
 ((
USART_TyDef
 *
USART2_BASE
)

	)

1625 
	#USART3
 ((
USART_TyDef
 *
USART3_BASE
)

	)

1626 
	#UART4
 ((
USART_TyDef
 *
UART4_BASE
)

	)

1627 
	#UART5
 ((
USART_TyDef
 *
UART5_BASE
)

	)

1628 
	#I2C1
 ((
I2C_TyDef
 *
I2C1_BASE
)

	)

1629 
	#I2C2
 ((
I2C_TyDef
 *
I2C2_BASE
)

	)

1630 
	#I2C3
 ((
I2C_TyDef
 *
I2C3_BASE
)

	)

1631 
	#CAN1
 ((
CAN_TyDef
 *
CAN1_BASE
)

	)

1632 
	#CAN2
 ((
CAN_TyDef
 *
CAN2_BASE
)

	)

1633 
	#PWR
 ((
PWR_TyDef
 *
PWR_BASE
)

	)

1634 
	#DAC
 ((
DAC_TyDef
 *
DAC_BASE
)

	)

1635 
	#UART7
 ((
USART_TyDef
 *
UART7_BASE
)

	)

1636 
	#UART8
 ((
USART_TyDef
 *
UART8_BASE
)

	)

1637 
	#TIM1
 ((
TIM_TyDef
 *
TIM1_BASE
)

	)

1638 
	#TIM8
 ((
TIM_TyDef
 *
TIM8_BASE
)

	)

1639 
	#USART1
 ((
USART_TyDef
 *
USART1_BASE
)

	)

1640 
	#USART6
 ((
USART_TyDef
 *
USART6_BASE
)

	)

1641 
	#ADC
 ((
ADC_Comm_TyDef
 *
ADC_BASE
)

	)

1642 
	#ADC1
 ((
ADC_TyDef
 *
ADC1_BASE
)

	)

1643 
	#ADC2
 ((
ADC_TyDef
 *
ADC2_BASE
)

	)

1644 
	#ADC3
 ((
ADC_TyDef
 *
ADC3_BASE
)

	)

1645 
	#SDIO
 ((
SDIO_TyDef
 *
SDIO_BASE
)

	)

1646 
	#SPI1
 ((
SPI_TyDef
 *
SPI1_BASE
)

	)

1647 
	#SPI4
 ((
SPI_TyDef
 *
SPI4_BASE
)

	)

1648 
	#SYSCFG
 ((
SYSCFG_TyDef
 *
SYSCFG_BASE
)

	)

1649 
	#EXTI
 ((
EXTI_TyDef
 *
EXTI_BASE
)

	)

1650 
	#TIM9
 ((
TIM_TyDef
 *
TIM9_BASE
)

	)

1651 
	#TIM10
 ((
TIM_TyDef
 *
TIM10_BASE
)

	)

1652 
	#TIM11
 ((
TIM_TyDef
 *
TIM11_BASE
)

	)

1653 
	#SPI5
 ((
SPI_TyDef
 *
SPI5_BASE
)

	)

1654 
	#SPI6
 ((
SPI_TyDef
 *
SPI6_BASE
)

	)

1655 
	#SAI1
 ((
SAI_TyDef
 *
SAI1_BASE
)

	)

1656 
	#SAI1_Block_A
 ((
SAI_Block_TyDef
 *)
SAI1_Block_A_BASE
)

	)

1657 
	#SAI1_Block_B
 ((
SAI_Block_TyDef
 *)
SAI1_Block_B_BASE
)

	)

1658 
	#LTDC
 ((
LTDC_TyDef
 *)
LTDC_BASE
)

	)

1659 
	#LTDC_Lay1
 ((
LTDC_Lay_TyDef
 *)
LTDC_Lay1_BASE
)

	)

1660 
	#LTDC_Lay2
 ((
LTDC_Lay_TyDef
 *)
LTDC_Lay2_BASE
)

	)

1661 
	#GPIOA
 ((
GPIO_TyDef
 *
GPIOA_BASE
)

	)

1662 
	#GPIOB
 ((
GPIO_TyDef
 *
GPIOB_BASE
)

	)

1663 
	#GPIOC
 ((
GPIO_TyDef
 *
GPIOC_BASE
)

	)

1664 
	#GPIOD
 ((
GPIO_TyDef
 *
GPIOD_BASE
)

	)

1665 
	#GPIOE
 ((
GPIO_TyDef
 *
GPIOE_BASE
)

	)

1666 
	#GPIOF
 ((
GPIO_TyDef
 *
GPIOF_BASE
)

	)

1667 
	#GPIOG
 ((
GPIO_TyDef
 *
GPIOG_BASE
)

	)

1668 
	#GPIOH
 ((
GPIO_TyDef
 *
GPIOH_BASE
)

	)

1669 
	#GPIOI
 ((
GPIO_TyDef
 *
GPIOI_BASE
)

	)

1670 
	#GPIOJ
 ((
GPIO_TyDef
 *
GPIOJ_BASE
)

	)

1671 
	#GPIOK
 ((
GPIO_TyDef
 *
GPIOK_BASE
)

	)

1672 
	#CRC
 ((
CRC_TyDef
 *
CRC_BASE
)

	)

1673 
	#RCC
 ((
RCC_TyDef
 *
RCC_BASE
)

	)

1674 
	#FLASH
 ((
FLASH_TyDef
 *
FLASH_R_BASE
)

	)

1675 
	#DMA1
 ((
DMA_TyDef
 *
DMA1_BASE
)

	)

1676 
	#DMA1_Sm0
 ((
DMA_Sm_TyDef
 *
DMA1_Sm0_BASE
)

	)

1677 
	#DMA1_Sm1
 ((
DMA_Sm_TyDef
 *
DMA1_Sm1_BASE
)

	)

1678 
	#DMA1_Sm2
 ((
DMA_Sm_TyDef
 *
DMA1_Sm2_BASE
)

	)

1679 
	#DMA1_Sm3
 ((
DMA_Sm_TyDef
 *
DMA1_Sm3_BASE
)

	)

1680 
	#DMA1_Sm4
 ((
DMA_Sm_TyDef
 *
DMA1_Sm4_BASE
)

	)

1681 
	#DMA1_Sm5
 ((
DMA_Sm_TyDef
 *
DMA1_Sm5_BASE
)

	)

1682 
	#DMA1_Sm6
 ((
DMA_Sm_TyDef
 *
DMA1_Sm6_BASE
)

	)

1683 
	#DMA1_Sm7
 ((
DMA_Sm_TyDef
 *
DMA1_Sm7_BASE
)

	)

1684 
	#DMA2
 ((
DMA_TyDef
 *
DMA2_BASE
)

	)

1685 
	#DMA2_Sm0
 ((
DMA_Sm_TyDef
 *
DMA2_Sm0_BASE
)

	)

1686 
	#DMA2_Sm1
 ((
DMA_Sm_TyDef
 *
DMA2_Sm1_BASE
)

	)

1687 
	#DMA2_Sm2
 ((
DMA_Sm_TyDef
 *
DMA2_Sm2_BASE
)

	)

1688 
	#DMA2_Sm3
 ((
DMA_Sm_TyDef
 *
DMA2_Sm3_BASE
)

	)

1689 
	#DMA2_Sm4
 ((
DMA_Sm_TyDef
 *
DMA2_Sm4_BASE
)

	)

1690 
	#DMA2_Sm5
 ((
DMA_Sm_TyDef
 *
DMA2_Sm5_BASE
)

	)

1691 
	#DMA2_Sm6
 ((
DMA_Sm_TyDef
 *
DMA2_Sm6_BASE
)

	)

1692 
	#DMA2_Sm7
 ((
DMA_Sm_TyDef
 *
DMA2_Sm7_BASE
)

	)

1693 
	#ETH
 ((
ETH_TyDef
 *
ETH_BASE
)

	)

1694 
	#DMA2D
 ((
DMA2D_TyDef
 *)
DMA2D_BASE
)

	)

1695 
	#DCMI
 ((
DCMI_TyDef
 *
DCMI_BASE
)

	)

1696 
	#CRYP
 ((
CRYP_TyDef
 *
CRYP_BASE
)

	)

1697 
	#HASH
 ((
HASH_TyDef
 *
HASH_BASE
)

	)

1698 
	#HASH_DIGEST
 ((
HASH_DIGEST_TyDef
 *
HASH_DIGEST_BASE
)

	)

1699 
	#RNG
 ((
RNG_TyDef
 *
RNG_BASE
)

	)

1701 #i
defed
 (
STM32F40_41xxx
)

1702 
	#FSMC_Bk1
 ((
FSMC_Bk1_TyDef
 *
FSMC_Bk1_R_BASE
)

	)

1703 
	#FSMC_Bk1E
 ((
FSMC_Bk1E_TyDef
 *
FSMC_Bk1E_R_BASE
)

	)

1704 
	#FSMC_Bk2
 ((
FSMC_Bk2_TyDef
 *
FSMC_Bk2_R_BASE
)

	)

1705 
	#FSMC_Bk3
 ((
FSMC_Bk3_TyDef
 *
FSMC_Bk3_R_BASE
)

	)

1706 
	#FSMC_Bk4
 ((
FSMC_Bk4_TyDef
 *
FSMC_Bk4_R_BASE
)

	)

1709 #i
defed
 (
STM32F427_437xx
|| defed (
STM32F429_439xx
)

1710 
	#FMC_Bk1
 ((
FMC_Bk1_TyDef
 *
FMC_Bk1_R_BASE
)

	)

1711 
	#FMC_Bk1E
 ((
FMC_Bk1E_TyDef
 *
FMC_Bk1E_R_BASE
)

	)

1712 
	#FMC_Bk2
 ((
FMC_Bk2_TyDef
 *
FMC_Bk2_R_BASE
)

	)

1713 
	#FMC_Bk3
 ((
FMC_Bk3_TyDef
 *
FMC_Bk3_R_BASE
)

	)

1714 
	#FMC_Bk4
 ((
FMC_Bk4_TyDef
 *
FMC_Bk4_R_BASE
)

	)

1715 
	#FMC_Bk5_6
 ((
FMC_Bk5_6_TyDef
 *
FMC_Bk5_6_R_BASE
)

	)

1718 
	#DBGMCU
 ((
DBGMCU_TyDef
 *
DBGMCU_BASE
)

	)

1742 
	#ADC_SR_AWD
 ((
ut8_t
)0x01

	)

1743 
	#ADC_SR_EOC
 ((
ut8_t
)0x02

	)

1744 
	#ADC_SR_JEOC
 ((
ut8_t
)0x04

	)

1745 
	#ADC_SR_JSTRT
 ((
ut8_t
)0x08

	)

1746 
	#ADC_SR_STRT
 ((
ut8_t
)0x10

	)

1747 
	#ADC_SR_OVR
 ((
ut8_t
)0x20

	)

1750 
	#ADC_CR1_AWDCH
 ((
ut32_t
)0x0000001F

	)

1751 
	#ADC_CR1_AWDCH_0
 ((
ut32_t
)0x00000001

	)

1752 
	#ADC_CR1_AWDCH_1
 ((
ut32_t
)0x00000002

	)

1753 
	#ADC_CR1_AWDCH_2
 ((
ut32_t
)0x00000004

	)

1754 
	#ADC_CR1_AWDCH_3
 ((
ut32_t
)0x00000008

	)

1755 
	#ADC_CR1_AWDCH_4
 ((
ut32_t
)0x00000010

	)

1756 
	#ADC_CR1_EOCIE
 ((
ut32_t
)0x00000020

	)

1757 
	#ADC_CR1_AWDIE
 ((
ut32_t
)0x00000040

	)

1758 
	#ADC_CR1_JEOCIE
 ((
ut32_t
)0x00000080

	)

1759 
	#ADC_CR1_SCAN
 ((
ut32_t
)0x00000100

	)

1760 
	#ADC_CR1_AWDSGL
 ((
ut32_t
)0x00000200

	)

1761 
	#ADC_CR1_JAUTO
 ((
ut32_t
)0x00000400

	)

1762 
	#ADC_CR1_DISCEN
 ((
ut32_t
)0x00000800

	)

1763 
	#ADC_CR1_JDISCEN
 ((
ut32_t
)0x00001000

	)

1764 
	#ADC_CR1_DISCNUM
 ((
ut32_t
)0x0000E000

	)

1765 
	#ADC_CR1_DISCNUM_0
 ((
ut32_t
)0x00002000

	)

1766 
	#ADC_CR1_DISCNUM_1
 ((
ut32_t
)0x00004000

	)

1767 
	#ADC_CR1_DISCNUM_2
 ((
ut32_t
)0x00008000

	)

1768 
	#ADC_CR1_JAWDEN
 ((
ut32_t
)0x00400000

	)

1769 
	#ADC_CR1_AWDEN
 ((
ut32_t
)0x00800000

	)

1770 
	#ADC_CR1_RES
 ((
ut32_t
)0x03000000

	)

1771 
	#ADC_CR1_RES_0
 ((
ut32_t
)0x01000000

	)

1772 
	#ADC_CR1_RES_1
 ((
ut32_t
)0x02000000

	)

1773 
	#ADC_CR1_OVRIE
 ((
ut32_t
)0x04000000

	)

1776 
	#ADC_CR2_ADON
 ((
ut32_t
)0x00000001

	)

1777 
	#ADC_CR2_CONT
 ((
ut32_t
)0x00000002

	)

1778 
	#ADC_CR2_DMA
 ((
ut32_t
)0x00000100

	)

1779 
	#ADC_CR2_DDS
 ((
ut32_t
)0x00000200

	)

1780 
	#ADC_CR2_EOCS
 ((
ut32_t
)0x00000400

	)

1781 
	#ADC_CR2_ALIGN
 ((
ut32_t
)0x00000800

	)

1782 
	#ADC_CR2_JEXTSEL
 ((
ut32_t
)0x000F0000

	)

1783 
	#ADC_CR2_JEXTSEL_0
 ((
ut32_t
)0x00010000

	)

1784 
	#ADC_CR2_JEXTSEL_1
 ((
ut32_t
)0x00020000

	)

1785 
	#ADC_CR2_JEXTSEL_2
 ((
ut32_t
)0x00040000

	)

1786 
	#ADC_CR2_JEXTSEL_3
 ((
ut32_t
)0x00080000

	)

1787 
	#ADC_CR2_JEXTEN
 ((
ut32_t
)0x00300000

	)

1788 
	#ADC_CR2_JEXTEN_0
 ((
ut32_t
)0x00100000

	)

1789 
	#ADC_CR2_JEXTEN_1
 ((
ut32_t
)0x00200000

	)

1790 
	#ADC_CR2_JSWSTART
 ((
ut32_t
)0x00400000

	)

1791 
	#ADC_CR2_EXTSEL
 ((
ut32_t
)0x0F000000

	)

1792 
	#ADC_CR2_EXTSEL_0
 ((
ut32_t
)0x01000000

	)

1793 
	#ADC_CR2_EXTSEL_1
 ((
ut32_t
)0x02000000

	)

1794 
	#ADC_CR2_EXTSEL_2
 ((
ut32_t
)0x04000000

	)

1795 
	#ADC_CR2_EXTSEL_3
 ((
ut32_t
)0x08000000

	)

1796 
	#ADC_CR2_EXTEN
 ((
ut32_t
)0x30000000

	)

1797 
	#ADC_CR2_EXTEN_0
 ((
ut32_t
)0x10000000

	)

1798 
	#ADC_CR2_EXTEN_1
 ((
ut32_t
)0x20000000

	)

1799 
	#ADC_CR2_SWSTART
 ((
ut32_t
)0x40000000

	)

1802 
	#ADC_SMPR1_SMP10
 ((
ut32_t
)0x00000007

	)

1803 
	#ADC_SMPR1_SMP10_0
 ((
ut32_t
)0x00000001

	)

1804 
	#ADC_SMPR1_SMP10_1
 ((
ut32_t
)0x00000002

	)

1805 
	#ADC_SMPR1_SMP10_2
 ((
ut32_t
)0x00000004

	)

1806 
	#ADC_SMPR1_SMP11
 ((
ut32_t
)0x00000038

	)

1807 
	#ADC_SMPR1_SMP11_0
 ((
ut32_t
)0x00000008

	)

1808 
	#ADC_SMPR1_SMP11_1
 ((
ut32_t
)0x00000010

	)

1809 
	#ADC_SMPR1_SMP11_2
 ((
ut32_t
)0x00000020

	)

1810 
	#ADC_SMPR1_SMP12
 ((
ut32_t
)0x000001C0

	)

1811 
	#ADC_SMPR1_SMP12_0
 ((
ut32_t
)0x00000040

	)

1812 
	#ADC_SMPR1_SMP12_1
 ((
ut32_t
)0x00000080

	)

1813 
	#ADC_SMPR1_SMP12_2
 ((
ut32_t
)0x00000100

	)

1814 
	#ADC_SMPR1_SMP13
 ((
ut32_t
)0x00000E00

	)

1815 
	#ADC_SMPR1_SMP13_0
 ((
ut32_t
)0x00000200

	)

1816 
	#ADC_SMPR1_SMP13_1
 ((
ut32_t
)0x00000400

	)

1817 
	#ADC_SMPR1_SMP13_2
 ((
ut32_t
)0x00000800

	)

1818 
	#ADC_SMPR1_SMP14
 ((
ut32_t
)0x00007000

	)

1819 
	#ADC_SMPR1_SMP14_0
 ((
ut32_t
)0x00001000

	)

1820 
	#ADC_SMPR1_SMP14_1
 ((
ut32_t
)0x00002000

	)

1821 
	#ADC_SMPR1_SMP14_2
 ((
ut32_t
)0x00004000

	)

1822 
	#ADC_SMPR1_SMP15
 ((
ut32_t
)0x00038000

	)

1823 
	#ADC_SMPR1_SMP15_0
 ((
ut32_t
)0x00008000

	)

1824 
	#ADC_SMPR1_SMP15_1
 ((
ut32_t
)0x00010000

	)

1825 
	#ADC_SMPR1_SMP15_2
 ((
ut32_t
)0x00020000

	)

1826 
	#ADC_SMPR1_SMP16
 ((
ut32_t
)0x001C0000

	)

1827 
	#ADC_SMPR1_SMP16_0
 ((
ut32_t
)0x00040000

	)

1828 
	#ADC_SMPR1_SMP16_1
 ((
ut32_t
)0x00080000

	)

1829 
	#ADC_SMPR1_SMP16_2
 ((
ut32_t
)0x00100000

	)

1830 
	#ADC_SMPR1_SMP17
 ((
ut32_t
)0x00E00000

	)

1831 
	#ADC_SMPR1_SMP17_0
 ((
ut32_t
)0x00200000

	)

1832 
	#ADC_SMPR1_SMP17_1
 ((
ut32_t
)0x00400000

	)

1833 
	#ADC_SMPR1_SMP17_2
 ((
ut32_t
)0x00800000

	)

1834 
	#ADC_SMPR1_SMP18
 ((
ut32_t
)0x07000000

	)

1835 
	#ADC_SMPR1_SMP18_0
 ((
ut32_t
)0x01000000

	)

1836 
	#ADC_SMPR1_SMP18_1
 ((
ut32_t
)0x02000000

	)

1837 
	#ADC_SMPR1_SMP18_2
 ((
ut32_t
)0x04000000

	)

1840 
	#ADC_SMPR2_SMP0
 ((
ut32_t
)0x00000007

	)

1841 
	#ADC_SMPR2_SMP0_0
 ((
ut32_t
)0x00000001

	)

1842 
	#ADC_SMPR2_SMP0_1
 ((
ut32_t
)0x00000002

	)

1843 
	#ADC_SMPR2_SMP0_2
 ((
ut32_t
)0x00000004

	)

1844 
	#ADC_SMPR2_SMP1
 ((
ut32_t
)0x00000038

	)

1845 
	#ADC_SMPR2_SMP1_0
 ((
ut32_t
)0x00000008

	)

1846 
	#ADC_SMPR2_SMP1_1
 ((
ut32_t
)0x00000010

	)

1847 
	#ADC_SMPR2_SMP1_2
 ((
ut32_t
)0x00000020

	)

1848 
	#ADC_SMPR2_SMP2
 ((
ut32_t
)0x000001C0

	)

1849 
	#ADC_SMPR2_SMP2_0
 ((
ut32_t
)0x00000040

	)

1850 
	#ADC_SMPR2_SMP2_1
 ((
ut32_t
)0x00000080

	)

1851 
	#ADC_SMPR2_SMP2_2
 ((
ut32_t
)0x00000100

	)

1852 
	#ADC_SMPR2_SMP3
 ((
ut32_t
)0x00000E00

	)

1853 
	#ADC_SMPR2_SMP3_0
 ((
ut32_t
)0x00000200

	)

1854 
	#ADC_SMPR2_SMP3_1
 ((
ut32_t
)0x00000400

	)

1855 
	#ADC_SMPR2_SMP3_2
 ((
ut32_t
)0x00000800

	)

1856 
	#ADC_SMPR2_SMP4
 ((
ut32_t
)0x00007000

	)

1857 
	#ADC_SMPR2_SMP4_0
 ((
ut32_t
)0x00001000

	)

1858 
	#ADC_SMPR2_SMP4_1
 ((
ut32_t
)0x00002000

	)

1859 
	#ADC_SMPR2_SMP4_2
 ((
ut32_t
)0x00004000

	)

1860 
	#ADC_SMPR2_SMP5
 ((
ut32_t
)0x00038000

	)

1861 
	#ADC_SMPR2_SMP5_0
 ((
ut32_t
)0x00008000

	)

1862 
	#ADC_SMPR2_SMP5_1
 ((
ut32_t
)0x00010000

	)

1863 
	#ADC_SMPR2_SMP5_2
 ((
ut32_t
)0x00020000

	)

1864 
	#ADC_SMPR2_SMP6
 ((
ut32_t
)0x001C0000

	)

1865 
	#ADC_SMPR2_SMP6_0
 ((
ut32_t
)0x00040000

	)

1866 
	#ADC_SMPR2_SMP6_1
 ((
ut32_t
)0x00080000

	)

1867 
	#ADC_SMPR2_SMP6_2
 ((
ut32_t
)0x00100000

	)

1868 
	#ADC_SMPR2_SMP7
 ((
ut32_t
)0x00E00000

	)

1869 
	#ADC_SMPR2_SMP7_0
 ((
ut32_t
)0x00200000

	)

1870 
	#ADC_SMPR2_SMP7_1
 ((
ut32_t
)0x00400000

	)

1871 
	#ADC_SMPR2_SMP7_2
 ((
ut32_t
)0x00800000

	)

1872 
	#ADC_SMPR2_SMP8
 ((
ut32_t
)0x07000000

	)

1873 
	#ADC_SMPR2_SMP8_0
 ((
ut32_t
)0x01000000

	)

1874 
	#ADC_SMPR2_SMP8_1
 ((
ut32_t
)0x02000000

	)

1875 
	#ADC_SMPR2_SMP8_2
 ((
ut32_t
)0x04000000

	)

1876 
	#ADC_SMPR2_SMP9
 ((
ut32_t
)0x38000000

	)

1877 
	#ADC_SMPR2_SMP9_0
 ((
ut32_t
)0x08000000

	)

1878 
	#ADC_SMPR2_SMP9_1
 ((
ut32_t
)0x10000000

	)

1879 
	#ADC_SMPR2_SMP9_2
 ((
ut32_t
)0x20000000

	)

1882 
	#ADC_JOFR1_JOFFSET1
 ((
ut16_t
)0x0FFF

	)

1885 
	#ADC_JOFR2_JOFFSET2
 ((
ut16_t
)0x0FFF

	)

1888 
	#ADC_JOFR3_JOFFSET3
 ((
ut16_t
)0x0FFF

	)

1891 
	#ADC_JOFR4_JOFFSET4
 ((
ut16_t
)0x0FFF

	)

1894 
	#ADC_HTR_HT
 ((
ut16_t
)0x0FFF

	)

1897 
	#ADC_LTR_LT
 ((
ut16_t
)0x0FFF

	)

1900 
	#ADC_SQR1_SQ13
 ((
ut32_t
)0x0000001F

	)

1901 
	#ADC_SQR1_SQ13_0
 ((
ut32_t
)0x00000001

	)

1902 
	#ADC_SQR1_SQ13_1
 ((
ut32_t
)0x00000002

	)

1903 
	#ADC_SQR1_SQ13_2
 ((
ut32_t
)0x00000004

	)

1904 
	#ADC_SQR1_SQ13_3
 ((
ut32_t
)0x00000008

	)

1905 
	#ADC_SQR1_SQ13_4
 ((
ut32_t
)0x00000010

	)

1906 
	#ADC_SQR1_SQ14
 ((
ut32_t
)0x000003E0

	)

1907 
	#ADC_SQR1_SQ14_0
 ((
ut32_t
)0x00000020

	)

1908 
	#ADC_SQR1_SQ14_1
 ((
ut32_t
)0x00000040

	)

1909 
	#ADC_SQR1_SQ14_2
 ((
ut32_t
)0x00000080

	)

1910 
	#ADC_SQR1_SQ14_3
 ((
ut32_t
)0x00000100

	)

1911 
	#ADC_SQR1_SQ14_4
 ((
ut32_t
)0x00000200

	)

1912 
	#ADC_SQR1_SQ15
 ((
ut32_t
)0x00007C00

	)

1913 
	#ADC_SQR1_SQ15_0
 ((
ut32_t
)0x00000400

	)

1914 
	#ADC_SQR1_SQ15_1
 ((
ut32_t
)0x00000800

	)

1915 
	#ADC_SQR1_SQ15_2
 ((
ut32_t
)0x00001000

	)

1916 
	#ADC_SQR1_SQ15_3
 ((
ut32_t
)0x00002000

	)

1917 
	#ADC_SQR1_SQ15_4
 ((
ut32_t
)0x00004000

	)

1918 
	#ADC_SQR1_SQ16
 ((
ut32_t
)0x000F8000

	)

1919 
	#ADC_SQR1_SQ16_0
 ((
ut32_t
)0x00008000

	)

1920 
	#ADC_SQR1_SQ16_1
 ((
ut32_t
)0x00010000

	)

1921 
	#ADC_SQR1_SQ16_2
 ((
ut32_t
)0x00020000

	)

1922 
	#ADC_SQR1_SQ16_3
 ((
ut32_t
)0x00040000

	)

1923 
	#ADC_SQR1_SQ16_4
 ((
ut32_t
)0x00080000

	)

1924 
	#ADC_SQR1_L
 ((
ut32_t
)0x00F00000

	)

1925 
	#ADC_SQR1_L_0
 ((
ut32_t
)0x00100000

	)

1926 
	#ADC_SQR1_L_1
 ((
ut32_t
)0x00200000

	)

1927 
	#ADC_SQR1_L_2
 ((
ut32_t
)0x00400000

	)

1928 
	#ADC_SQR1_L_3
 ((
ut32_t
)0x00800000

	)

1931 
	#ADC_SQR2_SQ7
 ((
ut32_t
)0x0000001F

	)

1932 
	#ADC_SQR2_SQ7_0
 ((
ut32_t
)0x00000001

	)

1933 
	#ADC_SQR2_SQ7_1
 ((
ut32_t
)0x00000002

	)

1934 
	#ADC_SQR2_SQ7_2
 ((
ut32_t
)0x00000004

	)

1935 
	#ADC_SQR2_SQ7_3
 ((
ut32_t
)0x00000008

	)

1936 
	#ADC_SQR2_SQ7_4
 ((
ut32_t
)0x00000010

	)

1937 
	#ADC_SQR2_SQ8
 ((
ut32_t
)0x000003E0

	)

1938 
	#ADC_SQR2_SQ8_0
 ((
ut32_t
)0x00000020

	)

1939 
	#ADC_SQR2_SQ8_1
 ((
ut32_t
)0x00000040

	)

1940 
	#ADC_SQR2_SQ8_2
 ((
ut32_t
)0x00000080

	)

1941 
	#ADC_SQR2_SQ8_3
 ((
ut32_t
)0x00000100

	)

1942 
	#ADC_SQR2_SQ8_4
 ((
ut32_t
)0x00000200

	)

1943 
	#ADC_SQR2_SQ9
 ((
ut32_t
)0x00007C00

	)

1944 
	#ADC_SQR2_SQ9_0
 ((
ut32_t
)0x00000400

	)

1945 
	#ADC_SQR2_SQ9_1
 ((
ut32_t
)0x00000800

	)

1946 
	#ADC_SQR2_SQ9_2
 ((
ut32_t
)0x00001000

	)

1947 
	#ADC_SQR2_SQ9_3
 ((
ut32_t
)0x00002000

	)

1948 
	#ADC_SQR2_SQ9_4
 ((
ut32_t
)0x00004000

	)

1949 
	#ADC_SQR2_SQ10
 ((
ut32_t
)0x000F8000

	)

1950 
	#ADC_SQR2_SQ10_0
 ((
ut32_t
)0x00008000

	)

1951 
	#ADC_SQR2_SQ10_1
 ((
ut32_t
)0x00010000

	)

1952 
	#ADC_SQR2_SQ10_2
 ((
ut32_t
)0x00020000

	)

1953 
	#ADC_SQR2_SQ10_3
 ((
ut32_t
)0x00040000

	)

1954 
	#ADC_SQR2_SQ10_4
 ((
ut32_t
)0x00080000

	)

1955 
	#ADC_SQR2_SQ11
 ((
ut32_t
)0x01F00000

	)

1956 
	#ADC_SQR2_SQ11_0
 ((
ut32_t
)0x00100000

	)

1957 
	#ADC_SQR2_SQ11_1
 ((
ut32_t
)0x00200000

	)

1958 
	#ADC_SQR2_SQ11_2
 ((
ut32_t
)0x00400000

	)

1959 
	#ADC_SQR2_SQ11_3
 ((
ut32_t
)0x00800000

	)

1960 
	#ADC_SQR2_SQ11_4
 ((
ut32_t
)0x01000000

	)

1961 
	#ADC_SQR2_SQ12
 ((
ut32_t
)0x3E000000

	)

1962 
	#ADC_SQR2_SQ12_0
 ((
ut32_t
)0x02000000

	)

1963 
	#ADC_SQR2_SQ12_1
 ((
ut32_t
)0x04000000

	)

1964 
	#ADC_SQR2_SQ12_2
 ((
ut32_t
)0x08000000

	)

1965 
	#ADC_SQR2_SQ12_3
 ((
ut32_t
)0x10000000

	)

1966 
	#ADC_SQR2_SQ12_4
 ((
ut32_t
)0x20000000

	)

1969 
	#ADC_SQR3_SQ1
 ((
ut32_t
)0x0000001F

	)

1970 
	#ADC_SQR3_SQ1_0
 ((
ut32_t
)0x00000001

	)

1971 
	#ADC_SQR3_SQ1_1
 ((
ut32_t
)0x00000002

	)

1972 
	#ADC_SQR3_SQ1_2
 ((
ut32_t
)0x00000004

	)

1973 
	#ADC_SQR3_SQ1_3
 ((
ut32_t
)0x00000008

	)

1974 
	#ADC_SQR3_SQ1_4
 ((
ut32_t
)0x00000010

	)

1975 
	#ADC_SQR3_SQ2
 ((
ut32_t
)0x000003E0

	)

1976 
	#ADC_SQR3_SQ2_0
 ((
ut32_t
)0x00000020

	)

1977 
	#ADC_SQR3_SQ2_1
 ((
ut32_t
)0x00000040

	)

1978 
	#ADC_SQR3_SQ2_2
 ((
ut32_t
)0x00000080

	)

1979 
	#ADC_SQR3_SQ2_3
 ((
ut32_t
)0x00000100

	)

1980 
	#ADC_SQR3_SQ2_4
 ((
ut32_t
)0x00000200

	)

1981 
	#ADC_SQR3_SQ3
 ((
ut32_t
)0x00007C00

	)

1982 
	#ADC_SQR3_SQ3_0
 ((
ut32_t
)0x00000400

	)

1983 
	#ADC_SQR3_SQ3_1
 ((
ut32_t
)0x00000800

	)

1984 
	#ADC_SQR3_SQ3_2
 ((
ut32_t
)0x00001000

	)

1985 
	#ADC_SQR3_SQ3_3
 ((
ut32_t
)0x00002000

	)

1986 
	#ADC_SQR3_SQ3_4
 ((
ut32_t
)0x00004000

	)

1987 
	#ADC_SQR3_SQ4
 ((
ut32_t
)0x000F8000

	)

1988 
	#ADC_SQR3_SQ4_0
 ((
ut32_t
)0x00008000

	)

1989 
	#ADC_SQR3_SQ4_1
 ((
ut32_t
)0x00010000

	)

1990 
	#ADC_SQR3_SQ4_2
 ((
ut32_t
)0x00020000

	)

1991 
	#ADC_SQR3_SQ4_3
 ((
ut32_t
)0x00040000

	)

1992 
	#ADC_SQR3_SQ4_4
 ((
ut32_t
)0x00080000

	)

1993 
	#ADC_SQR3_SQ5
 ((
ut32_t
)0x01F00000

	)

1994 
	#ADC_SQR3_SQ5_0
 ((
ut32_t
)0x00100000

	)

1995 
	#ADC_SQR3_SQ5_1
 ((
ut32_t
)0x00200000

	)

1996 
	#ADC_SQR3_SQ5_2
 ((
ut32_t
)0x00400000

	)

1997 
	#ADC_SQR3_SQ5_3
 ((
ut32_t
)0x00800000

	)

1998 
	#ADC_SQR3_SQ5_4
 ((
ut32_t
)0x01000000

	)

1999 
	#ADC_SQR3_SQ6
 ((
ut32_t
)0x3E000000

	)

2000 
	#ADC_SQR3_SQ6_0
 ((
ut32_t
)0x02000000

	)

2001 
	#ADC_SQR3_SQ6_1
 ((
ut32_t
)0x04000000

	)

2002 
	#ADC_SQR3_SQ6_2
 ((
ut32_t
)0x08000000

	)

2003 
	#ADC_SQR3_SQ6_3
 ((
ut32_t
)0x10000000

	)

2004 
	#ADC_SQR3_SQ6_4
 ((
ut32_t
)0x20000000

	)

2007 
	#ADC_JSQR_JSQ1
 ((
ut32_t
)0x0000001F

	)

2008 
	#ADC_JSQR_JSQ1_0
 ((
ut32_t
)0x00000001

	)

2009 
	#ADC_JSQR_JSQ1_1
 ((
ut32_t
)0x00000002

	)

2010 
	#ADC_JSQR_JSQ1_2
 ((
ut32_t
)0x00000004

	)

2011 
	#ADC_JSQR_JSQ1_3
 ((
ut32_t
)0x00000008

	)

2012 
	#ADC_JSQR_JSQ1_4
 ((
ut32_t
)0x00000010

	)

2013 
	#ADC_JSQR_JSQ2
 ((
ut32_t
)0x000003E0

	)

2014 
	#ADC_JSQR_JSQ2_0
 ((
ut32_t
)0x00000020

	)

2015 
	#ADC_JSQR_JSQ2_1
 ((
ut32_t
)0x00000040

	)

2016 
	#ADC_JSQR_JSQ2_2
 ((
ut32_t
)0x00000080

	)

2017 
	#ADC_JSQR_JSQ2_3
 ((
ut32_t
)0x00000100

	)

2018 
	#ADC_JSQR_JSQ2_4
 ((
ut32_t
)0x00000200

	)

2019 
	#ADC_JSQR_JSQ3
 ((
ut32_t
)0x00007C00

	)

2020 
	#ADC_JSQR_JSQ3_0
 ((
ut32_t
)0x00000400

	)

2021 
	#ADC_JSQR_JSQ3_1
 ((
ut32_t
)0x00000800

	)

2022 
	#ADC_JSQR_JSQ3_2
 ((
ut32_t
)0x00001000

	)

2023 
	#ADC_JSQR_JSQ3_3
 ((
ut32_t
)0x00002000

	)

2024 
	#ADC_JSQR_JSQ3_4
 ((
ut32_t
)0x00004000

	)

2025 
	#ADC_JSQR_JSQ4
 ((
ut32_t
)0x000F8000

	)

2026 
	#ADC_JSQR_JSQ4_0
 ((
ut32_t
)0x00008000

	)

2027 
	#ADC_JSQR_JSQ4_1
 ((
ut32_t
)0x00010000

	)

2028 
	#ADC_JSQR_JSQ4_2
 ((
ut32_t
)0x00020000

	)

2029 
	#ADC_JSQR_JSQ4_3
 ((
ut32_t
)0x00040000

	)

2030 
	#ADC_JSQR_JSQ4_4
 ((
ut32_t
)0x00080000

	)

2031 
	#ADC_JSQR_JL
 ((
ut32_t
)0x00300000

	)

2032 
	#ADC_JSQR_JL_0
 ((
ut32_t
)0x00100000

	)

2033 
	#ADC_JSQR_JL_1
 ((
ut32_t
)0x00200000

	)

2036 
	#ADC_JDR1_JDATA
 ((
ut16_t
)0xFFFF

	)

2039 
	#ADC_JDR2_JDATA
 ((
ut16_t
)0xFFFF

	)

2042 
	#ADC_JDR3_JDATA
 ((
ut16_t
)0xFFFF

	)

2045 
	#ADC_JDR4_JDATA
 ((
ut16_t
)0xFFFF

	)

2048 
	#ADC_DR_DATA
 ((
ut32_t
)0x0000FFFF

	)

2049 
	#ADC_DR_ADC2DATA
 ((
ut32_t
)0xFFFF0000

	)

2052 
	#ADC_CSR_AWD1
 ((
ut32_t
)0x00000001

	)

2053 
	#ADC_CSR_EOC1
 ((
ut32_t
)0x00000002

	)

2054 
	#ADC_CSR_JEOC1
 ((
ut32_t
)0x00000004

	)

2055 
	#ADC_CSR_JSTRT1
 ((
ut32_t
)0x00000008

	)

2056 
	#ADC_CSR_STRT1
 ((
ut32_t
)0x00000010

	)

2057 
	#ADC_CSR_DOVR1
 ((
ut32_t
)0x00000020

	)

2058 
	#ADC_CSR_AWD2
 ((
ut32_t
)0x00000100

	)

2059 
	#ADC_CSR_EOC2
 ((
ut32_t
)0x00000200

	)

2060 
	#ADC_CSR_JEOC2
 ((
ut32_t
)0x00000400

	)

2061 
	#ADC_CSR_JSTRT2
 ((
ut32_t
)0x00000800

	)

2062 
	#ADC_CSR_STRT2
 ((
ut32_t
)0x00001000

	)

2063 
	#ADC_CSR_DOVR2
 ((
ut32_t
)0x00002000

	)

2064 
	#ADC_CSR_AWD3
 ((
ut32_t
)0x00010000

	)

2065 
	#ADC_CSR_EOC3
 ((
ut32_t
)0x00020000

	)

2066 
	#ADC_CSR_JEOC3
 ((
ut32_t
)0x00040000

	)

2067 
	#ADC_CSR_JSTRT3
 ((
ut32_t
)0x00080000

	)

2068 
	#ADC_CSR_STRT3
 ((
ut32_t
)0x00100000

	)

2069 
	#ADC_CSR_DOVR3
 ((
ut32_t
)0x00200000

	)

2072 
	#ADC_CCR_MULTI
 ((
ut32_t
)0x0000001F

	)

2073 
	#ADC_CCR_MULTI_0
 ((
ut32_t
)0x00000001

	)

2074 
	#ADC_CCR_MULTI_1
 ((
ut32_t
)0x00000002

	)

2075 
	#ADC_CCR_MULTI_2
 ((
ut32_t
)0x00000004

	)

2076 
	#ADC_CCR_MULTI_3
 ((
ut32_t
)0x00000008

	)

2077 
	#ADC_CCR_MULTI_4
 ((
ut32_t
)0x00000010

	)

2078 
	#ADC_CCR_DELAY
 ((
ut32_t
)0x00000F00

	)

2079 
	#ADC_CCR_DELAY_0
 ((
ut32_t
)0x00000100

	)

2080 
	#ADC_CCR_DELAY_1
 ((
ut32_t
)0x00000200

	)

2081 
	#ADC_CCR_DELAY_2
 ((
ut32_t
)0x00000400

	)

2082 
	#ADC_CCR_DELAY_3
 ((
ut32_t
)0x00000800

	)

2083 
	#ADC_CCR_DDS
 ((
ut32_t
)0x00002000

	)

2084 
	#ADC_CCR_DMA
 ((
ut32_t
)0x0000C000

	)

2085 
	#ADC_CCR_DMA_0
 ((
ut32_t
)0x00004000

	)

2086 
	#ADC_CCR_DMA_1
 ((
ut32_t
)0x00008000

	)

2087 
	#ADC_CCR_ADCPRE
 ((
ut32_t
)0x00030000

	)

2088 
	#ADC_CCR_ADCPRE_0
 ((
ut32_t
)0x00010000

	)

2089 
	#ADC_CCR_ADCPRE_1
 ((
ut32_t
)0x00020000

	)

2090 
	#ADC_CCR_VBATE
 ((
ut32_t
)0x00400000

	)

2091 
	#ADC_CCR_TSVREFE
 ((
ut32_t
)0x00800000

	)

2094 
	#ADC_CDR_DATA1
 ((
ut32_t
)0x0000FFFF

	)

2095 
	#ADC_CDR_DATA2
 ((
ut32_t
)0xFFFF0000

	)

2104 
	#CAN_MCR_INRQ
 ((
ut16_t
)0x0001

	)

2105 
	#CAN_MCR_SLEEP
 ((
ut16_t
)0x0002

	)

2106 
	#CAN_MCR_TXFP
 ((
ut16_t
)0x0004

	)

2107 
	#CAN_MCR_RFLM
 ((
ut16_t
)0x0008

	)

2108 
	#CAN_MCR_NART
 ((
ut16_t
)0x0010

	)

2109 
	#CAN_MCR_AWUM
 ((
ut16_t
)0x0020

	)

2110 
	#CAN_MCR_ABOM
 ((
ut16_t
)0x0040

	)

2111 
	#CAN_MCR_TTCM
 ((
ut16_t
)0x0080

	)

2112 
	#CAN_MCR_RESET
 ((
ut16_t
)0x8000

	)

2115 
	#CAN_MSR_INAK
 ((
ut16_t
)0x0001

	)

2116 
	#CAN_MSR_SLAK
 ((
ut16_t
)0x0002

	)

2117 
	#CAN_MSR_ERRI
 ((
ut16_t
)0x0004

	)

2118 
	#CAN_MSR_WKUI
 ((
ut16_t
)0x0008

	)

2119 
	#CAN_MSR_SLAKI
 ((
ut16_t
)0x0010

	)

2120 
	#CAN_MSR_TXM
 ((
ut16_t
)0x0100

	)

2121 
	#CAN_MSR_RXM
 ((
ut16_t
)0x0200

	)

2122 
	#CAN_MSR_SAMP
 ((
ut16_t
)0x0400

	)

2123 
	#CAN_MSR_RX
 ((
ut16_t
)0x0800

	)

2126 
	#CAN_TSR_RQCP0
 ((
ut32_t
)0x00000001

	)

2127 
	#CAN_TSR_TXOK0
 ((
ut32_t
)0x00000002

	)

2128 
	#CAN_TSR_ALST0
 ((
ut32_t
)0x00000004

	)

2129 
	#CAN_TSR_TERR0
 ((
ut32_t
)0x00000008

	)

2130 
	#CAN_TSR_ABRQ0
 ((
ut32_t
)0x00000080

	)

2131 
	#CAN_TSR_RQCP1
 ((
ut32_t
)0x00000100

	)

2132 
	#CAN_TSR_TXOK1
 ((
ut32_t
)0x00000200

	)

2133 
	#CAN_TSR_ALST1
 ((
ut32_t
)0x00000400

	)

2134 
	#CAN_TSR_TERR1
 ((
ut32_t
)0x00000800

	)

2135 
	#CAN_TSR_ABRQ1
 ((
ut32_t
)0x00008000

	)

2136 
	#CAN_TSR_RQCP2
 ((
ut32_t
)0x00010000

	)

2137 
	#CAN_TSR_TXOK2
 ((
ut32_t
)0x00020000

	)

2138 
	#CAN_TSR_ALST2
 ((
ut32_t
)0x00040000

	)

2139 
	#CAN_TSR_TERR2
 ((
ut32_t
)0x00080000

	)

2140 
	#CAN_TSR_ABRQ2
 ((
ut32_t
)0x00800000

	)

2141 
	#CAN_TSR_CODE
 ((
ut32_t
)0x03000000

	)

2143 
	#CAN_TSR_TME
 ((
ut32_t
)0x1C000000

	)

2144 
	#CAN_TSR_TME0
 ((
ut32_t
)0x04000000

	)

2145 
	#CAN_TSR_TME1
 ((
ut32_t
)0x08000000

	)

2146 
	#CAN_TSR_TME2
 ((
ut32_t
)0x10000000

	)

2148 
	#CAN_TSR_LOW
 ((
ut32_t
)0xE0000000

	)

2149 
	#CAN_TSR_LOW0
 ((
ut32_t
)0x20000000

	)

2150 
	#CAN_TSR_LOW1
 ((
ut32_t
)0x40000000

	)

2151 
	#CAN_TSR_LOW2
 ((
ut32_t
)0x80000000

	)

2154 
	#CAN_RF0R_FMP0
 ((
ut8_t
)0x03

	)

2155 
	#CAN_RF0R_FULL0
 ((
ut8_t
)0x08

	)

2156 
	#CAN_RF0R_FOVR0
 ((
ut8_t
)0x10

	)

2157 
	#CAN_RF0R_RFOM0
 ((
ut8_t
)0x20

	)

2160 
	#CAN_RF1R_FMP1
 ((
ut8_t
)0x03

	)

2161 
	#CAN_RF1R_FULL1
 ((
ut8_t
)0x08

	)

2162 
	#CAN_RF1R_FOVR1
 ((
ut8_t
)0x10

	)

2163 
	#CAN_RF1R_RFOM1
 ((
ut8_t
)0x20

	)

2166 
	#CAN_IER_TMEIE
 ((
ut32_t
)0x00000001

	)

2167 
	#CAN_IER_FMPIE0
 ((
ut32_t
)0x00000002

	)

2168 
	#CAN_IER_FFIE0
 ((
ut32_t
)0x00000004

	)

2169 
	#CAN_IER_FOVIE0
 ((
ut32_t
)0x00000008

	)

2170 
	#CAN_IER_FMPIE1
 ((
ut32_t
)0x00000010

	)

2171 
	#CAN_IER_FFIE1
 ((
ut32_t
)0x00000020

	)

2172 
	#CAN_IER_FOVIE1
 ((
ut32_t
)0x00000040

	)

2173 
	#CAN_IER_EWGIE
 ((
ut32_t
)0x00000100

	)

2174 
	#CAN_IER_EPVIE
 ((
ut32_t
)0x00000200

	)

2175 
	#CAN_IER_BOFIE
 ((
ut32_t
)0x00000400

	)

2176 
	#CAN_IER_LECIE
 ((
ut32_t
)0x00000800

	)

2177 
	#CAN_IER_ERRIE
 ((
ut32_t
)0x00008000

	)

2178 
	#CAN_IER_WKUIE
 ((
ut32_t
)0x00010000

	)

2179 
	#CAN_IER_SLKIE
 ((
ut32_t
)0x00020000

	)

2182 
	#CAN_ESR_EWGF
 ((
ut32_t
)0x00000001

	)

2183 
	#CAN_ESR_EPVF
 ((
ut32_t
)0x00000002

	)

2184 
	#CAN_ESR_BOFF
 ((
ut32_t
)0x00000004

	)

2186 
	#CAN_ESR_LEC
 ((
ut32_t
)0x00000070

	)

2187 
	#CAN_ESR_LEC_0
 ((
ut32_t
)0x00000010

	)

2188 
	#CAN_ESR_LEC_1
 ((
ut32_t
)0x00000020

	)

2189 
	#CAN_ESR_LEC_2
 ((
ut32_t
)0x00000040

	)

2191 
	#CAN_ESR_TEC
 ((
ut32_t
)0x00FF0000

	)

2192 
	#CAN_ESR_REC
 ((
ut32_t
)0xFF000000

	)

2195 
	#CAN_BTR_BRP
 ((
ut32_t
)0x000003FF

	)

2196 
	#CAN_BTR_TS1
 ((
ut32_t
)0x000F0000

	)

2197 
	#CAN_BTR_TS2
 ((
ut32_t
)0x00700000

	)

2198 
	#CAN_BTR_SJW
 ((
ut32_t
)0x03000000

	)

2199 
	#CAN_BTR_LBKM
 ((
ut32_t
)0x40000000

	)

2200 
	#CAN_BTR_SILM
 ((
ut32_t
)0x80000000

	)

2204 
	#CAN_TI0R_TXRQ
 ((
ut32_t
)0x00000001

	)

2205 
	#CAN_TI0R_RTR
 ((
ut32_t
)0x00000002

	)

2206 
	#CAN_TI0R_IDE
 ((
ut32_t
)0x00000004

	)

2207 
	#CAN_TI0R_EXID
 ((
ut32_t
)0x001FFFF8

	)

2208 
	#CAN_TI0R_STID
 ((
ut32_t
)0xFFE00000

	)

2211 
	#CAN_TDT0R_DLC
 ((
ut32_t
)0x0000000F

	)

2212 
	#CAN_TDT0R_TGT
 ((
ut32_t
)0x00000100

	)

2213 
	#CAN_TDT0R_TIME
 ((
ut32_t
)0xFFFF0000

	)

2216 
	#CAN_TDL0R_DATA0
 ((
ut32_t
)0x000000FF

	)

2217 
	#CAN_TDL0R_DATA1
 ((
ut32_t
)0x0000FF00

	)

2218 
	#CAN_TDL0R_DATA2
 ((
ut32_t
)0x00FF0000

	)

2219 
	#CAN_TDL0R_DATA3
 ((
ut32_t
)0xFF000000

	)

2222 
	#CAN_TDH0R_DATA4
 ((
ut32_t
)0x000000FF

	)

2223 
	#CAN_TDH0R_DATA5
 ((
ut32_t
)0x0000FF00

	)

2224 
	#CAN_TDH0R_DATA6
 ((
ut32_t
)0x00FF0000

	)

2225 
	#CAN_TDH0R_DATA7
 ((
ut32_t
)0xFF000000

	)

2228 
	#CAN_TI1R_TXRQ
 ((
ut32_t
)0x00000001

	)

2229 
	#CAN_TI1R_RTR
 ((
ut32_t
)0x00000002

	)

2230 
	#CAN_TI1R_IDE
 ((
ut32_t
)0x00000004

	)

2231 
	#CAN_TI1R_EXID
 ((
ut32_t
)0x001FFFF8

	)

2232 
	#CAN_TI1R_STID
 ((
ut32_t
)0xFFE00000

	)

2235 
	#CAN_TDT1R_DLC
 ((
ut32_t
)0x0000000F

	)

2236 
	#CAN_TDT1R_TGT
 ((
ut32_t
)0x00000100

	)

2237 
	#CAN_TDT1R_TIME
 ((
ut32_t
)0xFFFF0000

	)

2240 
	#CAN_TDL1R_DATA0
 ((
ut32_t
)0x000000FF

	)

2241 
	#CAN_TDL1R_DATA1
 ((
ut32_t
)0x0000FF00

	)

2242 
	#CAN_TDL1R_DATA2
 ((
ut32_t
)0x00FF0000

	)

2243 
	#CAN_TDL1R_DATA3
 ((
ut32_t
)0xFF000000

	)

2246 
	#CAN_TDH1R_DATA4
 ((
ut32_t
)0x000000FF

	)

2247 
	#CAN_TDH1R_DATA5
 ((
ut32_t
)0x0000FF00

	)

2248 
	#CAN_TDH1R_DATA6
 ((
ut32_t
)0x00FF0000

	)

2249 
	#CAN_TDH1R_DATA7
 ((
ut32_t
)0xFF000000

	)

2252 
	#CAN_TI2R_TXRQ
 ((
ut32_t
)0x00000001

	)

2253 
	#CAN_TI2R_RTR
 ((
ut32_t
)0x00000002

	)

2254 
	#CAN_TI2R_IDE
 ((
ut32_t
)0x00000004

	)

2255 
	#CAN_TI2R_EXID
 ((
ut32_t
)0x001FFFF8

	)

2256 
	#CAN_TI2R_STID
 ((
ut32_t
)0xFFE00000

	)

2259 
	#CAN_TDT2R_DLC
 ((
ut32_t
)0x0000000F

	)

2260 
	#CAN_TDT2R_TGT
 ((
ut32_t
)0x00000100

	)

2261 
	#CAN_TDT2R_TIME
 ((
ut32_t
)0xFFFF0000

	)

2264 
	#CAN_TDL2R_DATA0
 ((
ut32_t
)0x000000FF

	)

2265 
	#CAN_TDL2R_DATA1
 ((
ut32_t
)0x0000FF00

	)

2266 
	#CAN_TDL2R_DATA2
 ((
ut32_t
)0x00FF0000

	)

2267 
	#CAN_TDL2R_DATA3
 ((
ut32_t
)0xFF000000

	)

2270 
	#CAN_TDH2R_DATA4
 ((
ut32_t
)0x000000FF

	)

2271 
	#CAN_TDH2R_DATA5
 ((
ut32_t
)0x0000FF00

	)

2272 
	#CAN_TDH2R_DATA6
 ((
ut32_t
)0x00FF0000

	)

2273 
	#CAN_TDH2R_DATA7
 ((
ut32_t
)0xFF000000

	)

2276 
	#CAN_RI0R_RTR
 ((
ut32_t
)0x00000002

	)

2277 
	#CAN_RI0R_IDE
 ((
ut32_t
)0x00000004

	)

2278 
	#CAN_RI0R_EXID
 ((
ut32_t
)0x001FFFF8

	)

2279 
	#CAN_RI0R_STID
 ((
ut32_t
)0xFFE00000

	)

2282 
	#CAN_RDT0R_DLC
 ((
ut32_t
)0x0000000F

	)

2283 
	#CAN_RDT0R_FMI
 ((
ut32_t
)0x0000FF00

	)

2284 
	#CAN_RDT0R_TIME
 ((
ut32_t
)0xFFFF0000

	)

2287 
	#CAN_RDL0R_DATA0
 ((
ut32_t
)0x000000FF

	)

2288 
	#CAN_RDL0R_DATA1
 ((
ut32_t
)0x0000FF00

	)

2289 
	#CAN_RDL0R_DATA2
 ((
ut32_t
)0x00FF0000

	)

2290 
	#CAN_RDL0R_DATA3
 ((
ut32_t
)0xFF000000

	)

2293 
	#CAN_RDH0R_DATA4
 ((
ut32_t
)0x000000FF

	)

2294 
	#CAN_RDH0R_DATA5
 ((
ut32_t
)0x0000FF00

	)

2295 
	#CAN_RDH0R_DATA6
 ((
ut32_t
)0x00FF0000

	)

2296 
	#CAN_RDH0R_DATA7
 ((
ut32_t
)0xFF000000

	)

2299 
	#CAN_RI1R_RTR
 ((
ut32_t
)0x00000002

	)

2300 
	#CAN_RI1R_IDE
 ((
ut32_t
)0x00000004

	)

2301 
	#CAN_RI1R_EXID
 ((
ut32_t
)0x001FFFF8

	)

2302 
	#CAN_RI1R_STID
 ((
ut32_t
)0xFFE00000

	)

2305 
	#CAN_RDT1R_DLC
 ((
ut32_t
)0x0000000F

	)

2306 
	#CAN_RDT1R_FMI
 ((
ut32_t
)0x0000FF00

	)

2307 
	#CAN_RDT1R_TIME
 ((
ut32_t
)0xFFFF0000

	)

2310 
	#CAN_RDL1R_DATA0
 ((
ut32_t
)0x000000FF

	)

2311 
	#CAN_RDL1R_DATA1
 ((
ut32_t
)0x0000FF00

	)

2312 
	#CAN_RDL1R_DATA2
 ((
ut32_t
)0x00FF0000

	)

2313 
	#CAN_RDL1R_DATA3
 ((
ut32_t
)0xFF000000

	)

2316 
	#CAN_RDH1R_DATA4
 ((
ut32_t
)0x000000FF

	)

2317 
	#CAN_RDH1R_DATA5
 ((
ut32_t
)0x0000FF00

	)

2318 
	#CAN_RDH1R_DATA6
 ((
ut32_t
)0x00FF0000

	)

2319 
	#CAN_RDH1R_DATA7
 ((
ut32_t
)0xFF000000

	)

2323 
	#CAN_FMR_FINIT
 ((
ut8_t
)0x01

	)

2326 
	#CAN_FM1R_FBM
 ((
ut16_t
)0x3FFF

	)

2327 
	#CAN_FM1R_FBM0
 ((
ut16_t
)0x0001

	)

2328 
	#CAN_FM1R_FBM1
 ((
ut16_t
)0x0002

	)

2329 
	#CAN_FM1R_FBM2
 ((
ut16_t
)0x0004

	)

2330 
	#CAN_FM1R_FBM3
 ((
ut16_t
)0x0008

	)

2331 
	#CAN_FM1R_FBM4
 ((
ut16_t
)0x0010

	)

2332 
	#CAN_FM1R_FBM5
 ((
ut16_t
)0x0020

	)

2333 
	#CAN_FM1R_FBM6
 ((
ut16_t
)0x0040

	)

2334 
	#CAN_FM1R_FBM7
 ((
ut16_t
)0x0080

	)

2335 
	#CAN_FM1R_FBM8
 ((
ut16_t
)0x0100

	)

2336 
	#CAN_FM1R_FBM9
 ((
ut16_t
)0x0200

	)

2337 
	#CAN_FM1R_FBM10
 ((
ut16_t
)0x0400

	)

2338 
	#CAN_FM1R_FBM11
 ((
ut16_t
)0x0800

	)

2339 
	#CAN_FM1R_FBM12
 ((
ut16_t
)0x1000

	)

2340 
	#CAN_FM1R_FBM13
 ((
ut16_t
)0x2000

	)

2343 
	#CAN_FS1R_FSC
 ((
ut16_t
)0x3FFF

	)

2344 
	#CAN_FS1R_FSC0
 ((
ut16_t
)0x0001

	)

2345 
	#CAN_FS1R_FSC1
 ((
ut16_t
)0x0002

	)

2346 
	#CAN_FS1R_FSC2
 ((
ut16_t
)0x0004

	)

2347 
	#CAN_FS1R_FSC3
 ((
ut16_t
)0x0008

	)

2348 
	#CAN_FS1R_FSC4
 ((
ut16_t
)0x0010

	)

2349 
	#CAN_FS1R_FSC5
 ((
ut16_t
)0x0020

	)

2350 
	#CAN_FS1R_FSC6
 ((
ut16_t
)0x0040

	)

2351 
	#CAN_FS1R_FSC7
 ((
ut16_t
)0x0080

	)

2352 
	#CAN_FS1R_FSC8
 ((
ut16_t
)0x0100

	)

2353 
	#CAN_FS1R_FSC9
 ((
ut16_t
)0x0200

	)

2354 
	#CAN_FS1R_FSC10
 ((
ut16_t
)0x0400

	)

2355 
	#CAN_FS1R_FSC11
 ((
ut16_t
)0x0800

	)

2356 
	#CAN_FS1R_FSC12
 ((
ut16_t
)0x1000

	)

2357 
	#CAN_FS1R_FSC13
 ((
ut16_t
)0x2000

	)

2360 
	#CAN_FFA1R_FFA
 ((
ut16_t
)0x3FFF

	)

2361 
	#CAN_FFA1R_FFA0
 ((
ut16_t
)0x0001

	)

2362 
	#CAN_FFA1R_FFA1
 ((
ut16_t
)0x0002

	)

2363 
	#CAN_FFA1R_FFA2
 ((
ut16_t
)0x0004

	)

2364 
	#CAN_FFA1R_FFA3
 ((
ut16_t
)0x0008

	)

2365 
	#CAN_FFA1R_FFA4
 ((
ut16_t
)0x0010

	)

2366 
	#CAN_FFA1R_FFA5
 ((
ut16_t
)0x0020

	)

2367 
	#CAN_FFA1R_FFA6
 ((
ut16_t
)0x0040

	)

2368 
	#CAN_FFA1R_FFA7
 ((
ut16_t
)0x0080

	)

2369 
	#CAN_FFA1R_FFA8
 ((
ut16_t
)0x0100

	)

2370 
	#CAN_FFA1R_FFA9
 ((
ut16_t
)0x0200

	)

2371 
	#CAN_FFA1R_FFA10
 ((
ut16_t
)0x0400

	)

2372 
	#CAN_FFA1R_FFA11
 ((
ut16_t
)0x0800

	)

2373 
	#CAN_FFA1R_FFA12
 ((
ut16_t
)0x1000

	)

2374 
	#CAN_FFA1R_FFA13
 ((
ut16_t
)0x2000

	)

2377 
	#CAN_FA1R_FACT
 ((
ut16_t
)0x3FFF

	)

2378 
	#CAN_FA1R_FACT0
 ((
ut16_t
)0x0001

	)

2379 
	#CAN_FA1R_FACT1
 ((
ut16_t
)0x0002

	)

2380 
	#CAN_FA1R_FACT2
 ((
ut16_t
)0x0004

	)

2381 
	#CAN_FA1R_FACT3
 ((
ut16_t
)0x0008

	)

2382 
	#CAN_FA1R_FACT4
 ((
ut16_t
)0x0010

	)

2383 
	#CAN_FA1R_FACT5
 ((
ut16_t
)0x0020

	)

2384 
	#CAN_FA1R_FACT6
 ((
ut16_t
)0x0040

	)

2385 
	#CAN_FA1R_FACT7
 ((
ut16_t
)0x0080

	)

2386 
	#CAN_FA1R_FACT8
 ((
ut16_t
)0x0100

	)

2387 
	#CAN_FA1R_FACT9
 ((
ut16_t
)0x0200

	)

2388 
	#CAN_FA1R_FACT10
 ((
ut16_t
)0x0400

	)

2389 
	#CAN_FA1R_FACT11
 ((
ut16_t
)0x0800

	)

2390 
	#CAN_FA1R_FACT12
 ((
ut16_t
)0x1000

	)

2391 
	#CAN_FA1R_FACT13
 ((
ut16_t
)0x2000

	)

2394 
	#CAN_F0R1_FB0
 ((
ut32_t
)0x00000001

	)

2395 
	#CAN_F0R1_FB1
 ((
ut32_t
)0x00000002

	)

2396 
	#CAN_F0R1_FB2
 ((
ut32_t
)0x00000004

	)

2397 
	#CAN_F0R1_FB3
 ((
ut32_t
)0x00000008

	)

2398 
	#CAN_F0R1_FB4
 ((
ut32_t
)0x00000010

	)

2399 
	#CAN_F0R1_FB5
 ((
ut32_t
)0x00000020

	)

2400 
	#CAN_F0R1_FB6
 ((
ut32_t
)0x00000040

	)

2401 
	#CAN_F0R1_FB7
 ((
ut32_t
)0x00000080

	)

2402 
	#CAN_F0R1_FB8
 ((
ut32_t
)0x00000100

	)

2403 
	#CAN_F0R1_FB9
 ((
ut32_t
)0x00000200

	)

2404 
	#CAN_F0R1_FB10
 ((
ut32_t
)0x00000400

	)

2405 
	#CAN_F0R1_FB11
 ((
ut32_t
)0x00000800

	)

2406 
	#CAN_F0R1_FB12
 ((
ut32_t
)0x00001000

	)

2407 
	#CAN_F0R1_FB13
 ((
ut32_t
)0x00002000

	)

2408 
	#CAN_F0R1_FB14
 ((
ut32_t
)0x00004000

	)

2409 
	#CAN_F0R1_FB15
 ((
ut32_t
)0x00008000

	)

2410 
	#CAN_F0R1_FB16
 ((
ut32_t
)0x00010000

	)

2411 
	#CAN_F0R1_FB17
 ((
ut32_t
)0x00020000

	)

2412 
	#CAN_F0R1_FB18
 ((
ut32_t
)0x00040000

	)

2413 
	#CAN_F0R1_FB19
 ((
ut32_t
)0x00080000

	)

2414 
	#CAN_F0R1_FB20
 ((
ut32_t
)0x00100000

	)

2415 
	#CAN_F0R1_FB21
 ((
ut32_t
)0x00200000

	)

2416 
	#CAN_F0R1_FB22
 ((
ut32_t
)0x00400000

	)

2417 
	#CAN_F0R1_FB23
 ((
ut32_t
)0x00800000

	)

2418 
	#CAN_F0R1_FB24
 ((
ut32_t
)0x01000000

	)

2419 
	#CAN_F0R1_FB25
 ((
ut32_t
)0x02000000

	)

2420 
	#CAN_F0R1_FB26
 ((
ut32_t
)0x04000000

	)

2421 
	#CAN_F0R1_FB27
 ((
ut32_t
)0x08000000

	)

2422 
	#CAN_F0R1_FB28
 ((
ut32_t
)0x10000000

	)

2423 
	#CAN_F0R1_FB29
 ((
ut32_t
)0x20000000

	)

2424 
	#CAN_F0R1_FB30
 ((
ut32_t
)0x40000000

	)

2425 
	#CAN_F0R1_FB31
 ((
ut32_t
)0x80000000

	)

2428 
	#CAN_F1R1_FB0
 ((
ut32_t
)0x00000001

	)

2429 
	#CAN_F1R1_FB1
 ((
ut32_t
)0x00000002

	)

2430 
	#CAN_F1R1_FB2
 ((
ut32_t
)0x00000004

	)

2431 
	#CAN_F1R1_FB3
 ((
ut32_t
)0x00000008

	)

2432 
	#CAN_F1R1_FB4
 ((
ut32_t
)0x00000010

	)

2433 
	#CAN_F1R1_FB5
 ((
ut32_t
)0x00000020

	)

2434 
	#CAN_F1R1_FB6
 ((
ut32_t
)0x00000040

	)

2435 
	#CAN_F1R1_FB7
 ((
ut32_t
)0x00000080

	)

2436 
	#CAN_F1R1_FB8
 ((
ut32_t
)0x00000100

	)

2437 
	#CAN_F1R1_FB9
 ((
ut32_t
)0x00000200

	)

2438 
	#CAN_F1R1_FB10
 ((
ut32_t
)0x00000400

	)

2439 
	#CAN_F1R1_FB11
 ((
ut32_t
)0x00000800

	)

2440 
	#CAN_F1R1_FB12
 ((
ut32_t
)0x00001000

	)

2441 
	#CAN_F1R1_FB13
 ((
ut32_t
)0x00002000

	)

2442 
	#CAN_F1R1_FB14
 ((
ut32_t
)0x00004000

	)

2443 
	#CAN_F1R1_FB15
 ((
ut32_t
)0x00008000

	)

2444 
	#CAN_F1R1_FB16
 ((
ut32_t
)0x00010000

	)

2445 
	#CAN_F1R1_FB17
 ((
ut32_t
)0x00020000

	)

2446 
	#CAN_F1R1_FB18
 ((
ut32_t
)0x00040000

	)

2447 
	#CAN_F1R1_FB19
 ((
ut32_t
)0x00080000

	)

2448 
	#CAN_F1R1_FB20
 ((
ut32_t
)0x00100000

	)

2449 
	#CAN_F1R1_FB21
 ((
ut32_t
)0x00200000

	)

2450 
	#CAN_F1R1_FB22
 ((
ut32_t
)0x00400000

	)

2451 
	#CAN_F1R1_FB23
 ((
ut32_t
)0x00800000

	)

2452 
	#CAN_F1R1_FB24
 ((
ut32_t
)0x01000000

	)

2453 
	#CAN_F1R1_FB25
 ((
ut32_t
)0x02000000

	)

2454 
	#CAN_F1R1_FB26
 ((
ut32_t
)0x04000000

	)

2455 
	#CAN_F1R1_FB27
 ((
ut32_t
)0x08000000

	)

2456 
	#CAN_F1R1_FB28
 ((
ut32_t
)0x10000000

	)

2457 
	#CAN_F1R1_FB29
 ((
ut32_t
)0x20000000

	)

2458 
	#CAN_F1R1_FB30
 ((
ut32_t
)0x40000000

	)

2459 
	#CAN_F1R1_FB31
 ((
ut32_t
)0x80000000

	)

2462 
	#CAN_F2R1_FB0
 ((
ut32_t
)0x00000001

	)

2463 
	#CAN_F2R1_FB1
 ((
ut32_t
)0x00000002

	)

2464 
	#CAN_F2R1_FB2
 ((
ut32_t
)0x00000004

	)

2465 
	#CAN_F2R1_FB3
 ((
ut32_t
)0x00000008

	)

2466 
	#CAN_F2R1_FB4
 ((
ut32_t
)0x00000010

	)

2467 
	#CAN_F2R1_FB5
 ((
ut32_t
)0x00000020

	)

2468 
	#CAN_F2R1_FB6
 ((
ut32_t
)0x00000040

	)

2469 
	#CAN_F2R1_FB7
 ((
ut32_t
)0x00000080

	)

2470 
	#CAN_F2R1_FB8
 ((
ut32_t
)0x00000100

	)

2471 
	#CAN_F2R1_FB9
 ((
ut32_t
)0x00000200

	)

2472 
	#CAN_F2R1_FB10
 ((
ut32_t
)0x00000400

	)

2473 
	#CAN_F2R1_FB11
 ((
ut32_t
)0x00000800

	)

2474 
	#CAN_F2R1_FB12
 ((
ut32_t
)0x00001000

	)

2475 
	#CAN_F2R1_FB13
 ((
ut32_t
)0x00002000

	)

2476 
	#CAN_F2R1_FB14
 ((
ut32_t
)0x00004000

	)

2477 
	#CAN_F2R1_FB15
 ((
ut32_t
)0x00008000

	)

2478 
	#CAN_F2R1_FB16
 ((
ut32_t
)0x00010000

	)

2479 
	#CAN_F2R1_FB17
 ((
ut32_t
)0x00020000

	)

2480 
	#CAN_F2R1_FB18
 ((
ut32_t
)0x00040000

	)

2481 
	#CAN_F2R1_FB19
 ((
ut32_t
)0x00080000

	)

2482 
	#CAN_F2R1_FB20
 ((
ut32_t
)0x00100000

	)

2483 
	#CAN_F2R1_FB21
 ((
ut32_t
)0x00200000

	)

2484 
	#CAN_F2R1_FB22
 ((
ut32_t
)0x00400000

	)

2485 
	#CAN_F2R1_FB23
 ((
ut32_t
)0x00800000

	)

2486 
	#CAN_F2R1_FB24
 ((
ut32_t
)0x01000000

	)

2487 
	#CAN_F2R1_FB25
 ((
ut32_t
)0x02000000

	)

2488 
	#CAN_F2R1_FB26
 ((
ut32_t
)0x04000000

	)

2489 
	#CAN_F2R1_FB27
 ((
ut32_t
)0x08000000

	)

2490 
	#CAN_F2R1_FB28
 ((
ut32_t
)0x10000000

	)

2491 
	#CAN_F2R1_FB29
 ((
ut32_t
)0x20000000

	)

2492 
	#CAN_F2R1_FB30
 ((
ut32_t
)0x40000000

	)

2493 
	#CAN_F2R1_FB31
 ((
ut32_t
)0x80000000

	)

2496 
	#CAN_F3R1_FB0
 ((
ut32_t
)0x00000001

	)

2497 
	#CAN_F3R1_FB1
 ((
ut32_t
)0x00000002

	)

2498 
	#CAN_F3R1_FB2
 ((
ut32_t
)0x00000004

	)

2499 
	#CAN_F3R1_FB3
 ((
ut32_t
)0x00000008

	)

2500 
	#CAN_F3R1_FB4
 ((
ut32_t
)0x00000010

	)

2501 
	#CAN_F3R1_FB5
 ((
ut32_t
)0x00000020

	)

2502 
	#CAN_F3R1_FB6
 ((
ut32_t
)0x00000040

	)

2503 
	#CAN_F3R1_FB7
 ((
ut32_t
)0x00000080

	)

2504 
	#CAN_F3R1_FB8
 ((
ut32_t
)0x00000100

	)

2505 
	#CAN_F3R1_FB9
 ((
ut32_t
)0x00000200

	)

2506 
	#CAN_F3R1_FB10
 ((
ut32_t
)0x00000400

	)

2507 
	#CAN_F3R1_FB11
 ((
ut32_t
)0x00000800

	)

2508 
	#CAN_F3R1_FB12
 ((
ut32_t
)0x00001000

	)

2509 
	#CAN_F3R1_FB13
 ((
ut32_t
)0x00002000

	)

2510 
	#CAN_F3R1_FB14
 ((
ut32_t
)0x00004000

	)

2511 
	#CAN_F3R1_FB15
 ((
ut32_t
)0x00008000

	)

2512 
	#CAN_F3R1_FB16
 ((
ut32_t
)0x00010000

	)

2513 
	#CAN_F3R1_FB17
 ((
ut32_t
)0x00020000

	)

2514 
	#CAN_F3R1_FB18
 ((
ut32_t
)0x00040000

	)

2515 
	#CAN_F3R1_FB19
 ((
ut32_t
)0x00080000

	)

2516 
	#CAN_F3R1_FB20
 ((
ut32_t
)0x00100000

	)

2517 
	#CAN_F3R1_FB21
 ((
ut32_t
)0x00200000

	)

2518 
	#CAN_F3R1_FB22
 ((
ut32_t
)0x00400000

	)

2519 
	#CAN_F3R1_FB23
 ((
ut32_t
)0x00800000

	)

2520 
	#CAN_F3R1_FB24
 ((
ut32_t
)0x01000000

	)

2521 
	#CAN_F3R1_FB25
 ((
ut32_t
)0x02000000

	)

2522 
	#CAN_F3R1_FB26
 ((
ut32_t
)0x04000000

	)

2523 
	#CAN_F3R1_FB27
 ((
ut32_t
)0x08000000

	)

2524 
	#CAN_F3R1_FB28
 ((
ut32_t
)0x10000000

	)

2525 
	#CAN_F3R1_FB29
 ((
ut32_t
)0x20000000

	)

2526 
	#CAN_F3R1_FB30
 ((
ut32_t
)0x40000000

	)

2527 
	#CAN_F3R1_FB31
 ((
ut32_t
)0x80000000

	)

2530 
	#CAN_F4R1_FB0
 ((
ut32_t
)0x00000001

	)

2531 
	#CAN_F4R1_FB1
 ((
ut32_t
)0x00000002

	)

2532 
	#CAN_F4R1_FB2
 ((
ut32_t
)0x00000004

	)

2533 
	#CAN_F4R1_FB3
 ((
ut32_t
)0x00000008

	)

2534 
	#CAN_F4R1_FB4
 ((
ut32_t
)0x00000010

	)

2535 
	#CAN_F4R1_FB5
 ((
ut32_t
)0x00000020

	)

2536 
	#CAN_F4R1_FB6
 ((
ut32_t
)0x00000040

	)

2537 
	#CAN_F4R1_FB7
 ((
ut32_t
)0x00000080

	)

2538 
	#CAN_F4R1_FB8
 ((
ut32_t
)0x00000100

	)

2539 
	#CAN_F4R1_FB9
 ((
ut32_t
)0x00000200

	)

2540 
	#CAN_F4R1_FB10
 ((
ut32_t
)0x00000400

	)

2541 
	#CAN_F4R1_FB11
 ((
ut32_t
)0x00000800

	)

2542 
	#CAN_F4R1_FB12
 ((
ut32_t
)0x00001000

	)

2543 
	#CAN_F4R1_FB13
 ((
ut32_t
)0x00002000

	)

2544 
	#CAN_F4R1_FB14
 ((
ut32_t
)0x00004000

	)

2545 
	#CAN_F4R1_FB15
 ((
ut32_t
)0x00008000

	)

2546 
	#CAN_F4R1_FB16
 ((
ut32_t
)0x00010000

	)

2547 
	#CAN_F4R1_FB17
 ((
ut32_t
)0x00020000

	)

2548 
	#CAN_F4R1_FB18
 ((
ut32_t
)0x00040000

	)

2549 
	#CAN_F4R1_FB19
 ((
ut32_t
)0x00080000

	)

2550 
	#CAN_F4R1_FB20
 ((
ut32_t
)0x00100000

	)

2551 
	#CAN_F4R1_FB21
 ((
ut32_t
)0x00200000

	)

2552 
	#CAN_F4R1_FB22
 ((
ut32_t
)0x00400000

	)

2553 
	#CAN_F4R1_FB23
 ((
ut32_t
)0x00800000

	)

2554 
	#CAN_F4R1_FB24
 ((
ut32_t
)0x01000000

	)

2555 
	#CAN_F4R1_FB25
 ((
ut32_t
)0x02000000

	)

2556 
	#CAN_F4R1_FB26
 ((
ut32_t
)0x04000000

	)

2557 
	#CAN_F4R1_FB27
 ((
ut32_t
)0x08000000

	)

2558 
	#CAN_F4R1_FB28
 ((
ut32_t
)0x10000000

	)

2559 
	#CAN_F4R1_FB29
 ((
ut32_t
)0x20000000

	)

2560 
	#CAN_F4R1_FB30
 ((
ut32_t
)0x40000000

	)

2561 
	#CAN_F4R1_FB31
 ((
ut32_t
)0x80000000

	)

2564 
	#CAN_F5R1_FB0
 ((
ut32_t
)0x00000001

	)

2565 
	#CAN_F5R1_FB1
 ((
ut32_t
)0x00000002

	)

2566 
	#CAN_F5R1_FB2
 ((
ut32_t
)0x00000004

	)

2567 
	#CAN_F5R1_FB3
 ((
ut32_t
)0x00000008

	)

2568 
	#CAN_F5R1_FB4
 ((
ut32_t
)0x00000010

	)

2569 
	#CAN_F5R1_FB5
 ((
ut32_t
)0x00000020

	)

2570 
	#CAN_F5R1_FB6
 ((
ut32_t
)0x00000040

	)

2571 
	#CAN_F5R1_FB7
 ((
ut32_t
)0x00000080

	)

2572 
	#CAN_F5R1_FB8
 ((
ut32_t
)0x00000100

	)

2573 
	#CAN_F5R1_FB9
 ((
ut32_t
)0x00000200

	)

2574 
	#CAN_F5R1_FB10
 ((
ut32_t
)0x00000400

	)

2575 
	#CAN_F5R1_FB11
 ((
ut32_t
)0x00000800

	)

2576 
	#CAN_F5R1_FB12
 ((
ut32_t
)0x00001000

	)

2577 
	#CAN_F5R1_FB13
 ((
ut32_t
)0x00002000

	)

2578 
	#CAN_F5R1_FB14
 ((
ut32_t
)0x00004000

	)

2579 
	#CAN_F5R1_FB15
 ((
ut32_t
)0x00008000

	)

2580 
	#CAN_F5R1_FB16
 ((
ut32_t
)0x00010000

	)

2581 
	#CAN_F5R1_FB17
 ((
ut32_t
)0x00020000

	)

2582 
	#CAN_F5R1_FB18
 ((
ut32_t
)0x00040000

	)

2583 
	#CAN_F5R1_FB19
 ((
ut32_t
)0x00080000

	)

2584 
	#CAN_F5R1_FB20
 ((
ut32_t
)0x00100000

	)

2585 
	#CAN_F5R1_FB21
 ((
ut32_t
)0x00200000

	)

2586 
	#CAN_F5R1_FB22
 ((
ut32_t
)0x00400000

	)

2587 
	#CAN_F5R1_FB23
 ((
ut32_t
)0x00800000

	)

2588 
	#CAN_F5R1_FB24
 ((
ut32_t
)0x01000000

	)

2589 
	#CAN_F5R1_FB25
 ((
ut32_t
)0x02000000

	)

2590 
	#CAN_F5R1_FB26
 ((
ut32_t
)0x04000000

	)

2591 
	#CAN_F5R1_FB27
 ((
ut32_t
)0x08000000

	)

2592 
	#CAN_F5R1_FB28
 ((
ut32_t
)0x10000000

	)

2593 
	#CAN_F5R1_FB29
 ((
ut32_t
)0x20000000

	)

2594 
	#CAN_F5R1_FB30
 ((
ut32_t
)0x40000000

	)

2595 
	#CAN_F5R1_FB31
 ((
ut32_t
)0x80000000

	)

2598 
	#CAN_F6R1_FB0
 ((
ut32_t
)0x00000001

	)

2599 
	#CAN_F6R1_FB1
 ((
ut32_t
)0x00000002

	)

2600 
	#CAN_F6R1_FB2
 ((
ut32_t
)0x00000004

	)

2601 
	#CAN_F6R1_FB3
 ((
ut32_t
)0x00000008

	)

2602 
	#CAN_F6R1_FB4
 ((
ut32_t
)0x00000010

	)

2603 
	#CAN_F6R1_FB5
 ((
ut32_t
)0x00000020

	)

2604 
	#CAN_F6R1_FB6
 ((
ut32_t
)0x00000040

	)

2605 
	#CAN_F6R1_FB7
 ((
ut32_t
)0x00000080

	)

2606 
	#CAN_F6R1_FB8
 ((
ut32_t
)0x00000100

	)

2607 
	#CAN_F6R1_FB9
 ((
ut32_t
)0x00000200

	)

2608 
	#CAN_F6R1_FB10
 ((
ut32_t
)0x00000400

	)

2609 
	#CAN_F6R1_FB11
 ((
ut32_t
)0x00000800

	)

2610 
	#CAN_F6R1_FB12
 ((
ut32_t
)0x00001000

	)

2611 
	#CAN_F6R1_FB13
 ((
ut32_t
)0x00002000

	)

2612 
	#CAN_F6R1_FB14
 ((
ut32_t
)0x00004000

	)

2613 
	#CAN_F6R1_FB15
 ((
ut32_t
)0x00008000

	)

2614 
	#CAN_F6R1_FB16
 ((
ut32_t
)0x00010000

	)

2615 
	#CAN_F6R1_FB17
 ((
ut32_t
)0x00020000

	)

2616 
	#CAN_F6R1_FB18
 ((
ut32_t
)0x00040000

	)

2617 
	#CAN_F6R1_FB19
 ((
ut32_t
)0x00080000

	)

2618 
	#CAN_F6R1_FB20
 ((
ut32_t
)0x00100000

	)

2619 
	#CAN_F6R1_FB21
 ((
ut32_t
)0x00200000

	)

2620 
	#CAN_F6R1_FB22
 ((
ut32_t
)0x00400000

	)

2621 
	#CAN_F6R1_FB23
 ((
ut32_t
)0x00800000

	)

2622 
	#CAN_F6R1_FB24
 ((
ut32_t
)0x01000000

	)

2623 
	#CAN_F6R1_FB25
 ((
ut32_t
)0x02000000

	)

2624 
	#CAN_F6R1_FB26
 ((
ut32_t
)0x04000000

	)

2625 
	#CAN_F6R1_FB27
 ((
ut32_t
)0x08000000

	)

2626 
	#CAN_F6R1_FB28
 ((
ut32_t
)0x10000000

	)

2627 
	#CAN_F6R1_FB29
 ((
ut32_t
)0x20000000

	)

2628 
	#CAN_F6R1_FB30
 ((
ut32_t
)0x40000000

	)

2629 
	#CAN_F6R1_FB31
 ((
ut32_t
)0x80000000

	)

2632 
	#CAN_F7R1_FB0
 ((
ut32_t
)0x00000001

	)

2633 
	#CAN_F7R1_FB1
 ((
ut32_t
)0x00000002

	)

2634 
	#CAN_F7R1_FB2
 ((
ut32_t
)0x00000004

	)

2635 
	#CAN_F7R1_FB3
 ((
ut32_t
)0x00000008

	)

2636 
	#CAN_F7R1_FB4
 ((
ut32_t
)0x00000010

	)

2637 
	#CAN_F7R1_FB5
 ((
ut32_t
)0x00000020

	)

2638 
	#CAN_F7R1_FB6
 ((
ut32_t
)0x00000040

	)

2639 
	#CAN_F7R1_FB7
 ((
ut32_t
)0x00000080

	)

2640 
	#CAN_F7R1_FB8
 ((
ut32_t
)0x00000100

	)

2641 
	#CAN_F7R1_FB9
 ((
ut32_t
)0x00000200

	)

2642 
	#CAN_F7R1_FB10
 ((
ut32_t
)0x00000400

	)

2643 
	#CAN_F7R1_FB11
 ((
ut32_t
)0x00000800

	)

2644 
	#CAN_F7R1_FB12
 ((
ut32_t
)0x00001000

	)

2645 
	#CAN_F7R1_FB13
 ((
ut32_t
)0x00002000

	)

2646 
	#CAN_F7R1_FB14
 ((
ut32_t
)0x00004000

	)

2647 
	#CAN_F7R1_FB15
 ((
ut32_t
)0x00008000

	)

2648 
	#CAN_F7R1_FB16
 ((
ut32_t
)0x00010000

	)

2649 
	#CAN_F7R1_FB17
 ((
ut32_t
)0x00020000

	)

2650 
	#CAN_F7R1_FB18
 ((
ut32_t
)0x00040000

	)

2651 
	#CAN_F7R1_FB19
 ((
ut32_t
)0x00080000

	)

2652 
	#CAN_F7R1_FB20
 ((
ut32_t
)0x00100000

	)

2653 
	#CAN_F7R1_FB21
 ((
ut32_t
)0x00200000

	)

2654 
	#CAN_F7R1_FB22
 ((
ut32_t
)0x00400000

	)

2655 
	#CAN_F7R1_FB23
 ((
ut32_t
)0x00800000

	)

2656 
	#CAN_F7R1_FB24
 ((
ut32_t
)0x01000000

	)

2657 
	#CAN_F7R1_FB25
 ((
ut32_t
)0x02000000

	)

2658 
	#CAN_F7R1_FB26
 ((
ut32_t
)0x04000000

	)

2659 
	#CAN_F7R1_FB27
 ((
ut32_t
)0x08000000

	)

2660 
	#CAN_F7R1_FB28
 ((
ut32_t
)0x10000000

	)

2661 
	#CAN_F7R1_FB29
 ((
ut32_t
)0x20000000

	)

2662 
	#CAN_F7R1_FB30
 ((
ut32_t
)0x40000000

	)

2663 
	#CAN_F7R1_FB31
 ((
ut32_t
)0x80000000

	)

2666 
	#CAN_F8R1_FB0
 ((
ut32_t
)0x00000001

	)

2667 
	#CAN_F8R1_FB1
 ((
ut32_t
)0x00000002

	)

2668 
	#CAN_F8R1_FB2
 ((
ut32_t
)0x00000004

	)

2669 
	#CAN_F8R1_FB3
 ((
ut32_t
)0x00000008

	)

2670 
	#CAN_F8R1_FB4
 ((
ut32_t
)0x00000010

	)

2671 
	#CAN_F8R1_FB5
 ((
ut32_t
)0x00000020

	)

2672 
	#CAN_F8R1_FB6
 ((
ut32_t
)0x00000040

	)

2673 
	#CAN_F8R1_FB7
 ((
ut32_t
)0x00000080

	)

2674 
	#CAN_F8R1_FB8
 ((
ut32_t
)0x00000100

	)

2675 
	#CAN_F8R1_FB9
 ((
ut32_t
)0x00000200

	)

2676 
	#CAN_F8R1_FB10
 ((
ut32_t
)0x00000400

	)

2677 
	#CAN_F8R1_FB11
 ((
ut32_t
)0x00000800

	)

2678 
	#CAN_F8R1_FB12
 ((
ut32_t
)0x00001000

	)

2679 
	#CAN_F8R1_FB13
 ((
ut32_t
)0x00002000

	)

2680 
	#CAN_F8R1_FB14
 ((
ut32_t
)0x00004000

	)

2681 
	#CAN_F8R1_FB15
 ((
ut32_t
)0x00008000

	)

2682 
	#CAN_F8R1_FB16
 ((
ut32_t
)0x00010000

	)

2683 
	#CAN_F8R1_FB17
 ((
ut32_t
)0x00020000

	)

2684 
	#CAN_F8R1_FB18
 ((
ut32_t
)0x00040000

	)

2685 
	#CAN_F8R1_FB19
 ((
ut32_t
)0x00080000

	)

2686 
	#CAN_F8R1_FB20
 ((
ut32_t
)0x00100000

	)

2687 
	#CAN_F8R1_FB21
 ((
ut32_t
)0x00200000

	)

2688 
	#CAN_F8R1_FB22
 ((
ut32_t
)0x00400000

	)

2689 
	#CAN_F8R1_FB23
 ((
ut32_t
)0x00800000

	)

2690 
	#CAN_F8R1_FB24
 ((
ut32_t
)0x01000000

	)

2691 
	#CAN_F8R1_FB25
 ((
ut32_t
)0x02000000

	)

2692 
	#CAN_F8R1_FB26
 ((
ut32_t
)0x04000000

	)

2693 
	#CAN_F8R1_FB27
 ((
ut32_t
)0x08000000

	)

2694 
	#CAN_F8R1_FB28
 ((
ut32_t
)0x10000000

	)

2695 
	#CAN_F8R1_FB29
 ((
ut32_t
)0x20000000

	)

2696 
	#CAN_F8R1_FB30
 ((
ut32_t
)0x40000000

	)

2697 
	#CAN_F8R1_FB31
 ((
ut32_t
)0x80000000

	)

2700 
	#CAN_F9R1_FB0
 ((
ut32_t
)0x00000001

	)

2701 
	#CAN_F9R1_FB1
 ((
ut32_t
)0x00000002

	)

2702 
	#CAN_F9R1_FB2
 ((
ut32_t
)0x00000004

	)

2703 
	#CAN_F9R1_FB3
 ((
ut32_t
)0x00000008

	)

2704 
	#CAN_F9R1_FB4
 ((
ut32_t
)0x00000010

	)

2705 
	#CAN_F9R1_FB5
 ((
ut32_t
)0x00000020

	)

2706 
	#CAN_F9R1_FB6
 ((
ut32_t
)0x00000040

	)

2707 
	#CAN_F9R1_FB7
 ((
ut32_t
)0x00000080

	)

2708 
	#CAN_F9R1_FB8
 ((
ut32_t
)0x00000100

	)

2709 
	#CAN_F9R1_FB9
 ((
ut32_t
)0x00000200

	)

2710 
	#CAN_F9R1_FB10
 ((
ut32_t
)0x00000400

	)

2711 
	#CAN_F9R1_FB11
 ((
ut32_t
)0x00000800

	)

2712 
	#CAN_F9R1_FB12
 ((
ut32_t
)0x00001000

	)

2713 
	#CAN_F9R1_FB13
 ((
ut32_t
)0x00002000

	)

2714 
	#CAN_F9R1_FB14
 ((
ut32_t
)0x00004000

	)

2715 
	#CAN_F9R1_FB15
 ((
ut32_t
)0x00008000

	)

2716 
	#CAN_F9R1_FB16
 ((
ut32_t
)0x00010000

	)

2717 
	#CAN_F9R1_FB17
 ((
ut32_t
)0x00020000

	)

2718 
	#CAN_F9R1_FB18
 ((
ut32_t
)0x00040000

	)

2719 
	#CAN_F9R1_FB19
 ((
ut32_t
)0x00080000

	)

2720 
	#CAN_F9R1_FB20
 ((
ut32_t
)0x00100000

	)

2721 
	#CAN_F9R1_FB21
 ((
ut32_t
)0x00200000

	)

2722 
	#CAN_F9R1_FB22
 ((
ut32_t
)0x00400000

	)

2723 
	#CAN_F9R1_FB23
 ((
ut32_t
)0x00800000

	)

2724 
	#CAN_F9R1_FB24
 ((
ut32_t
)0x01000000

	)

2725 
	#CAN_F9R1_FB25
 ((
ut32_t
)0x02000000

	)

2726 
	#CAN_F9R1_FB26
 ((
ut32_t
)0x04000000

	)

2727 
	#CAN_F9R1_FB27
 ((
ut32_t
)0x08000000

	)

2728 
	#CAN_F9R1_FB28
 ((
ut32_t
)0x10000000

	)

2729 
	#CAN_F9R1_FB29
 ((
ut32_t
)0x20000000

	)

2730 
	#CAN_F9R1_FB30
 ((
ut32_t
)0x40000000

	)

2731 
	#CAN_F9R1_FB31
 ((
ut32_t
)0x80000000

	)

2734 
	#CAN_F10R1_FB0
 ((
ut32_t
)0x00000001

	)

2735 
	#CAN_F10R1_FB1
 ((
ut32_t
)0x00000002

	)

2736 
	#CAN_F10R1_FB2
 ((
ut32_t
)0x00000004

	)

2737 
	#CAN_F10R1_FB3
 ((
ut32_t
)0x00000008

	)

2738 
	#CAN_F10R1_FB4
 ((
ut32_t
)0x00000010

	)

2739 
	#CAN_F10R1_FB5
 ((
ut32_t
)0x00000020

	)

2740 
	#CAN_F10R1_FB6
 ((
ut32_t
)0x00000040

	)

2741 
	#CAN_F10R1_FB7
 ((
ut32_t
)0x00000080

	)

2742 
	#CAN_F10R1_FB8
 ((
ut32_t
)0x00000100

	)

2743 
	#CAN_F10R1_FB9
 ((
ut32_t
)0x00000200

	)

2744 
	#CAN_F10R1_FB10
 ((
ut32_t
)0x00000400

	)

2745 
	#CAN_F10R1_FB11
 ((
ut32_t
)0x00000800

	)

2746 
	#CAN_F10R1_FB12
 ((
ut32_t
)0x00001000

	)

2747 
	#CAN_F10R1_FB13
 ((
ut32_t
)0x00002000

	)

2748 
	#CAN_F10R1_FB14
 ((
ut32_t
)0x00004000

	)

2749 
	#CAN_F10R1_FB15
 ((
ut32_t
)0x00008000

	)

2750 
	#CAN_F10R1_FB16
 ((
ut32_t
)0x00010000

	)

2751 
	#CAN_F10R1_FB17
 ((
ut32_t
)0x00020000

	)

2752 
	#CAN_F10R1_FB18
 ((
ut32_t
)0x00040000

	)

2753 
	#CAN_F10R1_FB19
 ((
ut32_t
)0x00080000

	)

2754 
	#CAN_F10R1_FB20
 ((
ut32_t
)0x00100000

	)

2755 
	#CAN_F10R1_FB21
 ((
ut32_t
)0x00200000

	)

2756 
	#CAN_F10R1_FB22
 ((
ut32_t
)0x00400000

	)

2757 
	#CAN_F10R1_FB23
 ((
ut32_t
)0x00800000

	)

2758 
	#CAN_F10R1_FB24
 ((
ut32_t
)0x01000000

	)

2759 
	#CAN_F10R1_FB25
 ((
ut32_t
)0x02000000

	)

2760 
	#CAN_F10R1_FB26
 ((
ut32_t
)0x04000000

	)

2761 
	#CAN_F10R1_FB27
 ((
ut32_t
)0x08000000

	)

2762 
	#CAN_F10R1_FB28
 ((
ut32_t
)0x10000000

	)

2763 
	#CAN_F10R1_FB29
 ((
ut32_t
)0x20000000

	)

2764 
	#CAN_F10R1_FB30
 ((
ut32_t
)0x40000000

	)

2765 
	#CAN_F10R1_FB31
 ((
ut32_t
)0x80000000

	)

2768 
	#CAN_F11R1_FB0
 ((
ut32_t
)0x00000001

	)

2769 
	#CAN_F11R1_FB1
 ((
ut32_t
)0x00000002

	)

2770 
	#CAN_F11R1_FB2
 ((
ut32_t
)0x00000004

	)

2771 
	#CAN_F11R1_FB3
 ((
ut32_t
)0x00000008

	)

2772 
	#CAN_F11R1_FB4
 ((
ut32_t
)0x00000010

	)

2773 
	#CAN_F11R1_FB5
 ((
ut32_t
)0x00000020

	)

2774 
	#CAN_F11R1_FB6
 ((
ut32_t
)0x00000040

	)

2775 
	#CAN_F11R1_FB7
 ((
ut32_t
)0x00000080

	)

2776 
	#CAN_F11R1_FB8
 ((
ut32_t
)0x00000100

	)

2777 
	#CAN_F11R1_FB9
 ((
ut32_t
)0x00000200

	)

2778 
	#CAN_F11R1_FB10
 ((
ut32_t
)0x00000400

	)

2779 
	#CAN_F11R1_FB11
 ((
ut32_t
)0x00000800

	)

2780 
	#CAN_F11R1_FB12
 ((
ut32_t
)0x00001000

	)

2781 
	#CAN_F11R1_FB13
 ((
ut32_t
)0x00002000

	)

2782 
	#CAN_F11R1_FB14
 ((
ut32_t
)0x00004000

	)

2783 
	#CAN_F11R1_FB15
 ((
ut32_t
)0x00008000

	)

2784 
	#CAN_F11R1_FB16
 ((
ut32_t
)0x00010000

	)

2785 
	#CAN_F11R1_FB17
 ((
ut32_t
)0x00020000

	)

2786 
	#CAN_F11R1_FB18
 ((
ut32_t
)0x00040000

	)

2787 
	#CAN_F11R1_FB19
 ((
ut32_t
)0x00080000

	)

2788 
	#CAN_F11R1_FB20
 ((
ut32_t
)0x00100000

	)

2789 
	#CAN_F11R1_FB21
 ((
ut32_t
)0x00200000

	)

2790 
	#CAN_F11R1_FB22
 ((
ut32_t
)0x00400000

	)

2791 
	#CAN_F11R1_FB23
 ((
ut32_t
)0x00800000

	)

2792 
	#CAN_F11R1_FB24
 ((
ut32_t
)0x01000000

	)

2793 
	#CAN_F11R1_FB25
 ((
ut32_t
)0x02000000

	)

2794 
	#CAN_F11R1_FB26
 ((
ut32_t
)0x04000000

	)

2795 
	#CAN_F11R1_FB27
 ((
ut32_t
)0x08000000

	)

2796 
	#CAN_F11R1_FB28
 ((
ut32_t
)0x10000000

	)

2797 
	#CAN_F11R1_FB29
 ((
ut32_t
)0x20000000

	)

2798 
	#CAN_F11R1_FB30
 ((
ut32_t
)0x40000000

	)

2799 
	#CAN_F11R1_FB31
 ((
ut32_t
)0x80000000

	)

2802 
	#CAN_F12R1_FB0
 ((
ut32_t
)0x00000001

	)

2803 
	#CAN_F12R1_FB1
 ((
ut32_t
)0x00000002

	)

2804 
	#CAN_F12R1_FB2
 ((
ut32_t
)0x00000004

	)

2805 
	#CAN_F12R1_FB3
 ((
ut32_t
)0x00000008

	)

2806 
	#CAN_F12R1_FB4
 ((
ut32_t
)0x00000010

	)

2807 
	#CAN_F12R1_FB5
 ((
ut32_t
)0x00000020

	)

2808 
	#CAN_F12R1_FB6
 ((
ut32_t
)0x00000040

	)

2809 
	#CAN_F12R1_FB7
 ((
ut32_t
)0x00000080

	)

2810 
	#CAN_F12R1_FB8
 ((
ut32_t
)0x00000100

	)

2811 
	#CAN_F12R1_FB9
 ((
ut32_t
)0x00000200

	)

2812 
	#CAN_F12R1_FB10
 ((
ut32_t
)0x00000400

	)

2813 
	#CAN_F12R1_FB11
 ((
ut32_t
)0x00000800

	)

2814 
	#CAN_F12R1_FB12
 ((
ut32_t
)0x00001000

	)

2815 
	#CAN_F12R1_FB13
 ((
ut32_t
)0x00002000

	)

2816 
	#CAN_F12R1_FB14
 ((
ut32_t
)0x00004000

	)

2817 
	#CAN_F12R1_FB15
 ((
ut32_t
)0x00008000

	)

2818 
	#CAN_F12R1_FB16
 ((
ut32_t
)0x00010000

	)

2819 
	#CAN_F12R1_FB17
 ((
ut32_t
)0x00020000

	)

2820 
	#CAN_F12R1_FB18
 ((
ut32_t
)0x00040000

	)

2821 
	#CAN_F12R1_FB19
 ((
ut32_t
)0x00080000

	)

2822 
	#CAN_F12R1_FB20
 ((
ut32_t
)0x00100000

	)

2823 
	#CAN_F12R1_FB21
 ((
ut32_t
)0x00200000

	)

2824 
	#CAN_F12R1_FB22
 ((
ut32_t
)0x00400000

	)

2825 
	#CAN_F12R1_FB23
 ((
ut32_t
)0x00800000

	)

2826 
	#CAN_F12R1_FB24
 ((
ut32_t
)0x01000000

	)

2827 
	#CAN_F12R1_FB25
 ((
ut32_t
)0x02000000

	)

2828 
	#CAN_F12R1_FB26
 ((
ut32_t
)0x04000000

	)

2829 
	#CAN_F12R1_FB27
 ((
ut32_t
)0x08000000

	)

2830 
	#CAN_F12R1_FB28
 ((
ut32_t
)0x10000000

	)

2831 
	#CAN_F12R1_FB29
 ((
ut32_t
)0x20000000

	)

2832 
	#CAN_F12R1_FB30
 ((
ut32_t
)0x40000000

	)

2833 
	#CAN_F12R1_FB31
 ((
ut32_t
)0x80000000

	)

2836 
	#CAN_F13R1_FB0
 ((
ut32_t
)0x00000001

	)

2837 
	#CAN_F13R1_FB1
 ((
ut32_t
)0x00000002

	)

2838 
	#CAN_F13R1_FB2
 ((
ut32_t
)0x00000004

	)

2839 
	#CAN_F13R1_FB3
 ((
ut32_t
)0x00000008

	)

2840 
	#CAN_F13R1_FB4
 ((
ut32_t
)0x00000010

	)

2841 
	#CAN_F13R1_FB5
 ((
ut32_t
)0x00000020

	)

2842 
	#CAN_F13R1_FB6
 ((
ut32_t
)0x00000040

	)

2843 
	#CAN_F13R1_FB7
 ((
ut32_t
)0x00000080

	)

2844 
	#CAN_F13R1_FB8
 ((
ut32_t
)0x00000100

	)

2845 
	#CAN_F13R1_FB9
 ((
ut32_t
)0x00000200

	)

2846 
	#CAN_F13R1_FB10
 ((
ut32_t
)0x00000400

	)

2847 
	#CAN_F13R1_FB11
 ((
ut32_t
)0x00000800

	)

2848 
	#CAN_F13R1_FB12
 ((
ut32_t
)0x00001000

	)

2849 
	#CAN_F13R1_FB13
 ((
ut32_t
)0x00002000

	)

2850 
	#CAN_F13R1_FB14
 ((
ut32_t
)0x00004000

	)

2851 
	#CAN_F13R1_FB15
 ((
ut32_t
)0x00008000

	)

2852 
	#CAN_F13R1_FB16
 ((
ut32_t
)0x00010000

	)

2853 
	#CAN_F13R1_FB17
 ((
ut32_t
)0x00020000

	)

2854 
	#CAN_F13R1_FB18
 ((
ut32_t
)0x00040000

	)

2855 
	#CAN_F13R1_FB19
 ((
ut32_t
)0x00080000

	)

2856 
	#CAN_F13R1_FB20
 ((
ut32_t
)0x00100000

	)

2857 
	#CAN_F13R1_FB21
 ((
ut32_t
)0x00200000

	)

2858 
	#CAN_F13R1_FB22
 ((
ut32_t
)0x00400000

	)

2859 
	#CAN_F13R1_FB23
 ((
ut32_t
)0x00800000

	)

2860 
	#CAN_F13R1_FB24
 ((
ut32_t
)0x01000000

	)

2861 
	#CAN_F13R1_FB25
 ((
ut32_t
)0x02000000

	)

2862 
	#CAN_F13R1_FB26
 ((
ut32_t
)0x04000000

	)

2863 
	#CAN_F13R1_FB27
 ((
ut32_t
)0x08000000

	)

2864 
	#CAN_F13R1_FB28
 ((
ut32_t
)0x10000000

	)

2865 
	#CAN_F13R1_FB29
 ((
ut32_t
)0x20000000

	)

2866 
	#CAN_F13R1_FB30
 ((
ut32_t
)0x40000000

	)

2867 
	#CAN_F13R1_FB31
 ((
ut32_t
)0x80000000

	)

2870 
	#CAN_F0R2_FB0
 ((
ut32_t
)0x00000001

	)

2871 
	#CAN_F0R2_FB1
 ((
ut32_t
)0x00000002

	)

2872 
	#CAN_F0R2_FB2
 ((
ut32_t
)0x00000004

	)

2873 
	#CAN_F0R2_FB3
 ((
ut32_t
)0x00000008

	)

2874 
	#CAN_F0R2_FB4
 ((
ut32_t
)0x00000010

	)

2875 
	#CAN_F0R2_FB5
 ((
ut32_t
)0x00000020

	)

2876 
	#CAN_F0R2_FB6
 ((
ut32_t
)0x00000040

	)

2877 
	#CAN_F0R2_FB7
 ((
ut32_t
)0x00000080

	)

2878 
	#CAN_F0R2_FB8
 ((
ut32_t
)0x00000100

	)

2879 
	#CAN_F0R2_FB9
 ((
ut32_t
)0x00000200

	)

2880 
	#CAN_F0R2_FB10
 ((
ut32_t
)0x00000400

	)

2881 
	#CAN_F0R2_FB11
 ((
ut32_t
)0x00000800

	)

2882 
	#CAN_F0R2_FB12
 ((
ut32_t
)0x00001000

	)

2883 
	#CAN_F0R2_FB13
 ((
ut32_t
)0x00002000

	)

2884 
	#CAN_F0R2_FB14
 ((
ut32_t
)0x00004000

	)

2885 
	#CAN_F0R2_FB15
 ((
ut32_t
)0x00008000

	)

2886 
	#CAN_F0R2_FB16
 ((
ut32_t
)0x00010000

	)

2887 
	#CAN_F0R2_FB17
 ((
ut32_t
)0x00020000

	)

2888 
	#CAN_F0R2_FB18
 ((
ut32_t
)0x00040000

	)

2889 
	#CAN_F0R2_FB19
 ((
ut32_t
)0x00080000

	)

2890 
	#CAN_F0R2_FB20
 ((
ut32_t
)0x00100000

	)

2891 
	#CAN_F0R2_FB21
 ((
ut32_t
)0x00200000

	)

2892 
	#CAN_F0R2_FB22
 ((
ut32_t
)0x00400000

	)

2893 
	#CAN_F0R2_FB23
 ((
ut32_t
)0x00800000

	)

2894 
	#CAN_F0R2_FB24
 ((
ut32_t
)0x01000000

	)

2895 
	#CAN_F0R2_FB25
 ((
ut32_t
)0x02000000

	)

2896 
	#CAN_F0R2_FB26
 ((
ut32_t
)0x04000000

	)

2897 
	#CAN_F0R2_FB27
 ((
ut32_t
)0x08000000

	)

2898 
	#CAN_F0R2_FB28
 ((
ut32_t
)0x10000000

	)

2899 
	#CAN_F0R2_FB29
 ((
ut32_t
)0x20000000

	)

2900 
	#CAN_F0R2_FB30
 ((
ut32_t
)0x40000000

	)

2901 
	#CAN_F0R2_FB31
 ((
ut32_t
)0x80000000

	)

2904 
	#CAN_F1R2_FB0
 ((
ut32_t
)0x00000001

	)

2905 
	#CAN_F1R2_FB1
 ((
ut32_t
)0x00000002

	)

2906 
	#CAN_F1R2_FB2
 ((
ut32_t
)0x00000004

	)

2907 
	#CAN_F1R2_FB3
 ((
ut32_t
)0x00000008

	)

2908 
	#CAN_F1R2_FB4
 ((
ut32_t
)0x00000010

	)

2909 
	#CAN_F1R2_FB5
 ((
ut32_t
)0x00000020

	)

2910 
	#CAN_F1R2_FB6
 ((
ut32_t
)0x00000040

	)

2911 
	#CAN_F1R2_FB7
 ((
ut32_t
)0x00000080

	)

2912 
	#CAN_F1R2_FB8
 ((
ut32_t
)0x00000100

	)

2913 
	#CAN_F1R2_FB9
 ((
ut32_t
)0x00000200

	)

2914 
	#CAN_F1R2_FB10
 ((
ut32_t
)0x00000400

	)

2915 
	#CAN_F1R2_FB11
 ((
ut32_t
)0x00000800

	)

2916 
	#CAN_F1R2_FB12
 ((
ut32_t
)0x00001000

	)

2917 
	#CAN_F1R2_FB13
 ((
ut32_t
)0x00002000

	)

2918 
	#CAN_F1R2_FB14
 ((
ut32_t
)0x00004000

	)

2919 
	#CAN_F1R2_FB15
 ((
ut32_t
)0x00008000

	)

2920 
	#CAN_F1R2_FB16
 ((
ut32_t
)0x00010000

	)

2921 
	#CAN_F1R2_FB17
 ((
ut32_t
)0x00020000

	)

2922 
	#CAN_F1R2_FB18
 ((
ut32_t
)0x00040000

	)

2923 
	#CAN_F1R2_FB19
 ((
ut32_t
)0x00080000

	)

2924 
	#CAN_F1R2_FB20
 ((
ut32_t
)0x00100000

	)

2925 
	#CAN_F1R2_FB21
 ((
ut32_t
)0x00200000

	)

2926 
	#CAN_F1R2_FB22
 ((
ut32_t
)0x00400000

	)

2927 
	#CAN_F1R2_FB23
 ((
ut32_t
)0x00800000

	)

2928 
	#CAN_F1R2_FB24
 ((
ut32_t
)0x01000000

	)

2929 
	#CAN_F1R2_FB25
 ((
ut32_t
)0x02000000

	)

2930 
	#CAN_F1R2_FB26
 ((
ut32_t
)0x04000000

	)

2931 
	#CAN_F1R2_FB27
 ((
ut32_t
)0x08000000

	)

2932 
	#CAN_F1R2_FB28
 ((
ut32_t
)0x10000000

	)

2933 
	#CAN_F1R2_FB29
 ((
ut32_t
)0x20000000

	)

2934 
	#CAN_F1R2_FB30
 ((
ut32_t
)0x40000000

	)

2935 
	#CAN_F1R2_FB31
 ((
ut32_t
)0x80000000

	)

2938 
	#CAN_F2R2_FB0
 ((
ut32_t
)0x00000001

	)

2939 
	#CAN_F2R2_FB1
 ((
ut32_t
)0x00000002

	)

2940 
	#CAN_F2R2_FB2
 ((
ut32_t
)0x00000004

	)

2941 
	#CAN_F2R2_FB3
 ((
ut32_t
)0x00000008

	)

2942 
	#CAN_F2R2_FB4
 ((
ut32_t
)0x00000010

	)

2943 
	#CAN_F2R2_FB5
 ((
ut32_t
)0x00000020

	)

2944 
	#CAN_F2R2_FB6
 ((
ut32_t
)0x00000040

	)

2945 
	#CAN_F2R2_FB7
 ((
ut32_t
)0x00000080

	)

2946 
	#CAN_F2R2_FB8
 ((
ut32_t
)0x00000100

	)

2947 
	#CAN_F2R2_FB9
 ((
ut32_t
)0x00000200

	)

2948 
	#CAN_F2R2_FB10
 ((
ut32_t
)0x00000400

	)

2949 
	#CAN_F2R2_FB11
 ((
ut32_t
)0x00000800

	)

2950 
	#CAN_F2R2_FB12
 ((
ut32_t
)0x00001000

	)

2951 
	#CAN_F2R2_FB13
 ((
ut32_t
)0x00002000

	)

2952 
	#CAN_F2R2_FB14
 ((
ut32_t
)0x00004000

	)

2953 
	#CAN_F2R2_FB15
 ((
ut32_t
)0x00008000

	)

2954 
	#CAN_F2R2_FB16
 ((
ut32_t
)0x00010000

	)

2955 
	#CAN_F2R2_FB17
 ((
ut32_t
)0x00020000

	)

2956 
	#CAN_F2R2_FB18
 ((
ut32_t
)0x00040000

	)

2957 
	#CAN_F2R2_FB19
 ((
ut32_t
)0x00080000

	)

2958 
	#CAN_F2R2_FB20
 ((
ut32_t
)0x00100000

	)

2959 
	#CAN_F2R2_FB21
 ((
ut32_t
)0x00200000

	)

2960 
	#CAN_F2R2_FB22
 ((
ut32_t
)0x00400000

	)

2961 
	#CAN_F2R2_FB23
 ((
ut32_t
)0x00800000

	)

2962 
	#CAN_F2R2_FB24
 ((
ut32_t
)0x01000000

	)

2963 
	#CAN_F2R2_FB25
 ((
ut32_t
)0x02000000

	)

2964 
	#CAN_F2R2_FB26
 ((
ut32_t
)0x04000000

	)

2965 
	#CAN_F2R2_FB27
 ((
ut32_t
)0x08000000

	)

2966 
	#CAN_F2R2_FB28
 ((
ut32_t
)0x10000000

	)

2967 
	#CAN_F2R2_FB29
 ((
ut32_t
)0x20000000

	)

2968 
	#CAN_F2R2_FB30
 ((
ut32_t
)0x40000000

	)

2969 
	#CAN_F2R2_FB31
 ((
ut32_t
)0x80000000

	)

2972 
	#CAN_F3R2_FB0
 ((
ut32_t
)0x00000001

	)

2973 
	#CAN_F3R2_FB1
 ((
ut32_t
)0x00000002

	)

2974 
	#CAN_F3R2_FB2
 ((
ut32_t
)0x00000004

	)

2975 
	#CAN_F3R2_FB3
 ((
ut32_t
)0x00000008

	)

2976 
	#CAN_F3R2_FB4
 ((
ut32_t
)0x00000010

	)

2977 
	#CAN_F3R2_FB5
 ((
ut32_t
)0x00000020

	)

2978 
	#CAN_F3R2_FB6
 ((
ut32_t
)0x00000040

	)

2979 
	#CAN_F3R2_FB7
 ((
ut32_t
)0x00000080

	)

2980 
	#CAN_F3R2_FB8
 ((
ut32_t
)0x00000100

	)

2981 
	#CAN_F3R2_FB9
 ((
ut32_t
)0x00000200

	)

2982 
	#CAN_F3R2_FB10
 ((
ut32_t
)0x00000400

	)

2983 
	#CAN_F3R2_FB11
 ((
ut32_t
)0x00000800

	)

2984 
	#CAN_F3R2_FB12
 ((
ut32_t
)0x00001000

	)

2985 
	#CAN_F3R2_FB13
 ((
ut32_t
)0x00002000

	)

2986 
	#CAN_F3R2_FB14
 ((
ut32_t
)0x00004000

	)

2987 
	#CAN_F3R2_FB15
 ((
ut32_t
)0x00008000

	)

2988 
	#CAN_F3R2_FB16
 ((
ut32_t
)0x00010000

	)

2989 
	#CAN_F3R2_FB17
 ((
ut32_t
)0x00020000

	)

2990 
	#CAN_F3R2_FB18
 ((
ut32_t
)0x00040000

	)

2991 
	#CAN_F3R2_FB19
 ((
ut32_t
)0x00080000

	)

2992 
	#CAN_F3R2_FB20
 ((
ut32_t
)0x00100000

	)

2993 
	#CAN_F3R2_FB21
 ((
ut32_t
)0x00200000

	)

2994 
	#CAN_F3R2_FB22
 ((
ut32_t
)0x00400000

	)

2995 
	#CAN_F3R2_FB23
 ((
ut32_t
)0x00800000

	)

2996 
	#CAN_F3R2_FB24
 ((
ut32_t
)0x01000000

	)

2997 
	#CAN_F3R2_FB25
 ((
ut32_t
)0x02000000

	)

2998 
	#CAN_F3R2_FB26
 ((
ut32_t
)0x04000000

	)

2999 
	#CAN_F3R2_FB27
 ((
ut32_t
)0x08000000

	)

3000 
	#CAN_F3R2_FB28
 ((
ut32_t
)0x10000000

	)

3001 
	#CAN_F3R2_FB29
 ((
ut32_t
)0x20000000

	)

3002 
	#CAN_F3R2_FB30
 ((
ut32_t
)0x40000000

	)

3003 
	#CAN_F3R2_FB31
 ((
ut32_t
)0x80000000

	)

3006 
	#CAN_F4R2_FB0
 ((
ut32_t
)0x00000001

	)

3007 
	#CAN_F4R2_FB1
 ((
ut32_t
)0x00000002

	)

3008 
	#CAN_F4R2_FB2
 ((
ut32_t
)0x00000004

	)

3009 
	#CAN_F4R2_FB3
 ((
ut32_t
)0x00000008

	)

3010 
	#CAN_F4R2_FB4
 ((
ut32_t
)0x00000010

	)

3011 
	#CAN_F4R2_FB5
 ((
ut32_t
)0x00000020

	)

3012 
	#CAN_F4R2_FB6
 ((
ut32_t
)0x00000040

	)

3013 
	#CAN_F4R2_FB7
 ((
ut32_t
)0x00000080

	)

3014 
	#CAN_F4R2_FB8
 ((
ut32_t
)0x00000100

	)

3015 
	#CAN_F4R2_FB9
 ((
ut32_t
)0x00000200

	)

3016 
	#CAN_F4R2_FB10
 ((
ut32_t
)0x00000400

	)

3017 
	#CAN_F4R2_FB11
 ((
ut32_t
)0x00000800

	)

3018 
	#CAN_F4R2_FB12
 ((
ut32_t
)0x00001000

	)

3019 
	#CAN_F4R2_FB13
 ((
ut32_t
)0x00002000

	)

3020 
	#CAN_F4R2_FB14
 ((
ut32_t
)0x00004000

	)

3021 
	#CAN_F4R2_FB15
 ((
ut32_t
)0x00008000

	)

3022 
	#CAN_F4R2_FB16
 ((
ut32_t
)0x00010000

	)

3023 
	#CAN_F4R2_FB17
 ((
ut32_t
)0x00020000

	)

3024 
	#CAN_F4R2_FB18
 ((
ut32_t
)0x00040000

	)

3025 
	#CAN_F4R2_FB19
 ((
ut32_t
)0x00080000

	)

3026 
	#CAN_F4R2_FB20
 ((
ut32_t
)0x00100000

	)

3027 
	#CAN_F4R2_FB21
 ((
ut32_t
)0x00200000

	)

3028 
	#CAN_F4R2_FB22
 ((
ut32_t
)0x00400000

	)

3029 
	#CAN_F4R2_FB23
 ((
ut32_t
)0x00800000

	)

3030 
	#CAN_F4R2_FB24
 ((
ut32_t
)0x01000000

	)

3031 
	#CAN_F4R2_FB25
 ((
ut32_t
)0x02000000

	)

3032 
	#CAN_F4R2_FB26
 ((
ut32_t
)0x04000000

	)

3033 
	#CAN_F4R2_FB27
 ((
ut32_t
)0x08000000

	)

3034 
	#CAN_F4R2_FB28
 ((
ut32_t
)0x10000000

	)

3035 
	#CAN_F4R2_FB29
 ((
ut32_t
)0x20000000

	)

3036 
	#CAN_F4R2_FB30
 ((
ut32_t
)0x40000000

	)

3037 
	#CAN_F4R2_FB31
 ((
ut32_t
)0x80000000

	)

3040 
	#CAN_F5R2_FB0
 ((
ut32_t
)0x00000001

	)

3041 
	#CAN_F5R2_FB1
 ((
ut32_t
)0x00000002

	)

3042 
	#CAN_F5R2_FB2
 ((
ut32_t
)0x00000004

	)

3043 
	#CAN_F5R2_FB3
 ((
ut32_t
)0x00000008

	)

3044 
	#CAN_F5R2_FB4
 ((
ut32_t
)0x00000010

	)

3045 
	#CAN_F5R2_FB5
 ((
ut32_t
)0x00000020

	)

3046 
	#CAN_F5R2_FB6
 ((
ut32_t
)0x00000040

	)

3047 
	#CAN_F5R2_FB7
 ((
ut32_t
)0x00000080

	)

3048 
	#CAN_F5R2_FB8
 ((
ut32_t
)0x00000100

	)

3049 
	#CAN_F5R2_FB9
 ((
ut32_t
)0x00000200

	)

3050 
	#CAN_F5R2_FB10
 ((
ut32_t
)0x00000400

	)

3051 
	#CAN_F5R2_FB11
 ((
ut32_t
)0x00000800

	)

3052 
	#CAN_F5R2_FB12
 ((
ut32_t
)0x00001000

	)

3053 
	#CAN_F5R2_FB13
 ((
ut32_t
)0x00002000

	)

3054 
	#CAN_F5R2_FB14
 ((
ut32_t
)0x00004000

	)

3055 
	#CAN_F5R2_FB15
 ((
ut32_t
)0x00008000

	)

3056 
	#CAN_F5R2_FB16
 ((
ut32_t
)0x00010000

	)

3057 
	#CAN_F5R2_FB17
 ((
ut32_t
)0x00020000

	)

3058 
	#CAN_F5R2_FB18
 ((
ut32_t
)0x00040000

	)

3059 
	#CAN_F5R2_FB19
 ((
ut32_t
)0x00080000

	)

3060 
	#CAN_F5R2_FB20
 ((
ut32_t
)0x00100000

	)

3061 
	#CAN_F5R2_FB21
 ((
ut32_t
)0x00200000

	)

3062 
	#CAN_F5R2_FB22
 ((
ut32_t
)0x00400000

	)

3063 
	#CAN_F5R2_FB23
 ((
ut32_t
)0x00800000

	)

3064 
	#CAN_F5R2_FB24
 ((
ut32_t
)0x01000000

	)

3065 
	#CAN_F5R2_FB25
 ((
ut32_t
)0x02000000

	)

3066 
	#CAN_F5R2_FB26
 ((
ut32_t
)0x04000000

	)

3067 
	#CAN_F5R2_FB27
 ((
ut32_t
)0x08000000

	)

3068 
	#CAN_F5R2_FB28
 ((
ut32_t
)0x10000000

	)

3069 
	#CAN_F5R2_FB29
 ((
ut32_t
)0x20000000

	)

3070 
	#CAN_F5R2_FB30
 ((
ut32_t
)0x40000000

	)

3071 
	#CAN_F5R2_FB31
 ((
ut32_t
)0x80000000

	)

3074 
	#CAN_F6R2_FB0
 ((
ut32_t
)0x00000001

	)

3075 
	#CAN_F6R2_FB1
 ((
ut32_t
)0x00000002

	)

3076 
	#CAN_F6R2_FB2
 ((
ut32_t
)0x00000004

	)

3077 
	#CAN_F6R2_FB3
 ((
ut32_t
)0x00000008

	)

3078 
	#CAN_F6R2_FB4
 ((
ut32_t
)0x00000010

	)

3079 
	#CAN_F6R2_FB5
 ((
ut32_t
)0x00000020

	)

3080 
	#CAN_F6R2_FB6
 ((
ut32_t
)0x00000040

	)

3081 
	#CAN_F6R2_FB7
 ((
ut32_t
)0x00000080

	)

3082 
	#CAN_F6R2_FB8
 ((
ut32_t
)0x00000100

	)

3083 
	#CAN_F6R2_FB9
 ((
ut32_t
)0x00000200

	)

3084 
	#CAN_F6R2_FB10
 ((
ut32_t
)0x00000400

	)

3085 
	#CAN_F6R2_FB11
 ((
ut32_t
)0x00000800

	)

3086 
	#CAN_F6R2_FB12
 ((
ut32_t
)0x00001000

	)

3087 
	#CAN_F6R2_FB13
 ((
ut32_t
)0x00002000

	)

3088 
	#CAN_F6R2_FB14
 ((
ut32_t
)0x00004000

	)

3089 
	#CAN_F6R2_FB15
 ((
ut32_t
)0x00008000

	)

3090 
	#CAN_F6R2_FB16
 ((
ut32_t
)0x00010000

	)

3091 
	#CAN_F6R2_FB17
 ((
ut32_t
)0x00020000

	)

3092 
	#CAN_F6R2_FB18
 ((
ut32_t
)0x00040000

	)

3093 
	#CAN_F6R2_FB19
 ((
ut32_t
)0x00080000

	)

3094 
	#CAN_F6R2_FB20
 ((
ut32_t
)0x00100000

	)

3095 
	#CAN_F6R2_FB21
 ((
ut32_t
)0x00200000

	)

3096 
	#CAN_F6R2_FB22
 ((
ut32_t
)0x00400000

	)

3097 
	#CAN_F6R2_FB23
 ((
ut32_t
)0x00800000

	)

3098 
	#CAN_F6R2_FB24
 ((
ut32_t
)0x01000000

	)

3099 
	#CAN_F6R2_FB25
 ((
ut32_t
)0x02000000

	)

3100 
	#CAN_F6R2_FB26
 ((
ut32_t
)0x04000000

	)

3101 
	#CAN_F6R2_FB27
 ((
ut32_t
)0x08000000

	)

3102 
	#CAN_F6R2_FB28
 ((
ut32_t
)0x10000000

	)

3103 
	#CAN_F6R2_FB29
 ((
ut32_t
)0x20000000

	)

3104 
	#CAN_F6R2_FB30
 ((
ut32_t
)0x40000000

	)

3105 
	#CAN_F6R2_FB31
 ((
ut32_t
)0x80000000

	)

3108 
	#CAN_F7R2_FB0
 ((
ut32_t
)0x00000001

	)

3109 
	#CAN_F7R2_FB1
 ((
ut32_t
)0x00000002

	)

3110 
	#CAN_F7R2_FB2
 ((
ut32_t
)0x00000004

	)

3111 
	#CAN_F7R2_FB3
 ((
ut32_t
)0x00000008

	)

3112 
	#CAN_F7R2_FB4
 ((
ut32_t
)0x00000010

	)

3113 
	#CAN_F7R2_FB5
 ((
ut32_t
)0x00000020

	)

3114 
	#CAN_F7R2_FB6
 ((
ut32_t
)0x00000040

	)

3115 
	#CAN_F7R2_FB7
 ((
ut32_t
)0x00000080

	)

3116 
	#CAN_F7R2_FB8
 ((
ut32_t
)0x00000100

	)

3117 
	#CAN_F7R2_FB9
 ((
ut32_t
)0x00000200

	)

3118 
	#CAN_F7R2_FB10
 ((
ut32_t
)0x00000400

	)

3119 
	#CAN_F7R2_FB11
 ((
ut32_t
)0x00000800

	)

3120 
	#CAN_F7R2_FB12
 ((
ut32_t
)0x00001000

	)

3121 
	#CAN_F7R2_FB13
 ((
ut32_t
)0x00002000

	)

3122 
	#CAN_F7R2_FB14
 ((
ut32_t
)0x00004000

	)

3123 
	#CAN_F7R2_FB15
 ((
ut32_t
)0x00008000

	)

3124 
	#CAN_F7R2_FB16
 ((
ut32_t
)0x00010000

	)

3125 
	#CAN_F7R2_FB17
 ((
ut32_t
)0x00020000

	)

3126 
	#CAN_F7R2_FB18
 ((
ut32_t
)0x00040000

	)

3127 
	#CAN_F7R2_FB19
 ((
ut32_t
)0x00080000

	)

3128 
	#CAN_F7R2_FB20
 ((
ut32_t
)0x00100000

	)

3129 
	#CAN_F7R2_FB21
 ((
ut32_t
)0x00200000

	)

3130 
	#CAN_F7R2_FB22
 ((
ut32_t
)0x00400000

	)

3131 
	#CAN_F7R2_FB23
 ((
ut32_t
)0x00800000

	)

3132 
	#CAN_F7R2_FB24
 ((
ut32_t
)0x01000000

	)

3133 
	#CAN_F7R2_FB25
 ((
ut32_t
)0x02000000

	)

3134 
	#CAN_F7R2_FB26
 ((
ut32_t
)0x04000000

	)

3135 
	#CAN_F7R2_FB27
 ((
ut32_t
)0x08000000

	)

3136 
	#CAN_F7R2_FB28
 ((
ut32_t
)0x10000000

	)

3137 
	#CAN_F7R2_FB29
 ((
ut32_t
)0x20000000

	)

3138 
	#CAN_F7R2_FB30
 ((
ut32_t
)0x40000000

	)

3139 
	#CAN_F7R2_FB31
 ((
ut32_t
)0x80000000

	)

3142 
	#CAN_F8R2_FB0
 ((
ut32_t
)0x00000001

	)

3143 
	#CAN_F8R2_FB1
 ((
ut32_t
)0x00000002

	)

3144 
	#CAN_F8R2_FB2
 ((
ut32_t
)0x00000004

	)

3145 
	#CAN_F8R2_FB3
 ((
ut32_t
)0x00000008

	)

3146 
	#CAN_F8R2_FB4
 ((
ut32_t
)0x00000010

	)

3147 
	#CAN_F8R2_FB5
 ((
ut32_t
)0x00000020

	)

3148 
	#CAN_F8R2_FB6
 ((
ut32_t
)0x00000040

	)

3149 
	#CAN_F8R2_FB7
 ((
ut32_t
)0x00000080

	)

3150 
	#CAN_F8R2_FB8
 ((
ut32_t
)0x00000100

	)

3151 
	#CAN_F8R2_FB9
 ((
ut32_t
)0x00000200

	)

3152 
	#CAN_F8R2_FB10
 ((
ut32_t
)0x00000400

	)

3153 
	#CAN_F8R2_FB11
 ((
ut32_t
)0x00000800

	)

3154 
	#CAN_F8R2_FB12
 ((
ut32_t
)0x00001000

	)

3155 
	#CAN_F8R2_FB13
 ((
ut32_t
)0x00002000

	)

3156 
	#CAN_F8R2_FB14
 ((
ut32_t
)0x00004000

	)

3157 
	#CAN_F8R2_FB15
 ((
ut32_t
)0x00008000

	)

3158 
	#CAN_F8R2_FB16
 ((
ut32_t
)0x00010000

	)

3159 
	#CAN_F8R2_FB17
 ((
ut32_t
)0x00020000

	)

3160 
	#CAN_F8R2_FB18
 ((
ut32_t
)0x00040000

	)

3161 
	#CAN_F8R2_FB19
 ((
ut32_t
)0x00080000

	)

3162 
	#CAN_F8R2_FB20
 ((
ut32_t
)0x00100000

	)

3163 
	#CAN_F8R2_FB21
 ((
ut32_t
)0x00200000

	)

3164 
	#CAN_F8R2_FB22
 ((
ut32_t
)0x00400000

	)

3165 
	#CAN_F8R2_FB23
 ((
ut32_t
)0x00800000

	)

3166 
	#CAN_F8R2_FB24
 ((
ut32_t
)0x01000000

	)

3167 
	#CAN_F8R2_FB25
 ((
ut32_t
)0x02000000

	)

3168 
	#CAN_F8R2_FB26
 ((
ut32_t
)0x04000000

	)

3169 
	#CAN_F8R2_FB27
 ((
ut32_t
)0x08000000

	)

3170 
	#CAN_F8R2_FB28
 ((
ut32_t
)0x10000000

	)

3171 
	#CAN_F8R2_FB29
 ((
ut32_t
)0x20000000

	)

3172 
	#CAN_F8R2_FB30
 ((
ut32_t
)0x40000000

	)

3173 
	#CAN_F8R2_FB31
 ((
ut32_t
)0x80000000

	)

3176 
	#CAN_F9R2_FB0
 ((
ut32_t
)0x00000001

	)

3177 
	#CAN_F9R2_FB1
 ((
ut32_t
)0x00000002

	)

3178 
	#CAN_F9R2_FB2
 ((
ut32_t
)0x00000004

	)

3179 
	#CAN_F9R2_FB3
 ((
ut32_t
)0x00000008

	)

3180 
	#CAN_F9R2_FB4
 ((
ut32_t
)0x00000010

	)

3181 
	#CAN_F9R2_FB5
 ((
ut32_t
)0x00000020

	)

3182 
	#CAN_F9R2_FB6
 ((
ut32_t
)0x00000040

	)

3183 
	#CAN_F9R2_FB7
 ((
ut32_t
)0x00000080

	)

3184 
	#CAN_F9R2_FB8
 ((
ut32_t
)0x00000100

	)

3185 
	#CAN_F9R2_FB9
 ((
ut32_t
)0x00000200

	)

3186 
	#CAN_F9R2_FB10
 ((
ut32_t
)0x00000400

	)

3187 
	#CAN_F9R2_FB11
 ((
ut32_t
)0x00000800

	)

3188 
	#CAN_F9R2_FB12
 ((
ut32_t
)0x00001000

	)

3189 
	#CAN_F9R2_FB13
 ((
ut32_t
)0x00002000

	)

3190 
	#CAN_F9R2_FB14
 ((
ut32_t
)0x00004000

	)

3191 
	#CAN_F9R2_FB15
 ((
ut32_t
)0x00008000

	)

3192 
	#CAN_F9R2_FB16
 ((
ut32_t
)0x00010000

	)

3193 
	#CAN_F9R2_FB17
 ((
ut32_t
)0x00020000

	)

3194 
	#CAN_F9R2_FB18
 ((
ut32_t
)0x00040000

	)

3195 
	#CAN_F9R2_FB19
 ((
ut32_t
)0x00080000

	)

3196 
	#CAN_F9R2_FB20
 ((
ut32_t
)0x00100000

	)

3197 
	#CAN_F9R2_FB21
 ((
ut32_t
)0x00200000

	)

3198 
	#CAN_F9R2_FB22
 ((
ut32_t
)0x00400000

	)

3199 
	#CAN_F9R2_FB23
 ((
ut32_t
)0x00800000

	)

3200 
	#CAN_F9R2_FB24
 ((
ut32_t
)0x01000000

	)

3201 
	#CAN_F9R2_FB25
 ((
ut32_t
)0x02000000

	)

3202 
	#CAN_F9R2_FB26
 ((
ut32_t
)0x04000000

	)

3203 
	#CAN_F9R2_FB27
 ((
ut32_t
)0x08000000

	)

3204 
	#CAN_F9R2_FB28
 ((
ut32_t
)0x10000000

	)

3205 
	#CAN_F9R2_FB29
 ((
ut32_t
)0x20000000

	)

3206 
	#CAN_F9R2_FB30
 ((
ut32_t
)0x40000000

	)

3207 
	#CAN_F9R2_FB31
 ((
ut32_t
)0x80000000

	)

3210 
	#CAN_F10R2_FB0
 ((
ut32_t
)0x00000001

	)

3211 
	#CAN_F10R2_FB1
 ((
ut32_t
)0x00000002

	)

3212 
	#CAN_F10R2_FB2
 ((
ut32_t
)0x00000004

	)

3213 
	#CAN_F10R2_FB3
 ((
ut32_t
)0x00000008

	)

3214 
	#CAN_F10R2_FB4
 ((
ut32_t
)0x00000010

	)

3215 
	#CAN_F10R2_FB5
 ((
ut32_t
)0x00000020

	)

3216 
	#CAN_F10R2_FB6
 ((
ut32_t
)0x00000040

	)

3217 
	#CAN_F10R2_FB7
 ((
ut32_t
)0x00000080

	)

3218 
	#CAN_F10R2_FB8
 ((
ut32_t
)0x00000100

	)

3219 
	#CAN_F10R2_FB9
 ((
ut32_t
)0x00000200

	)

3220 
	#CAN_F10R2_FB10
 ((
ut32_t
)0x00000400

	)

3221 
	#CAN_F10R2_FB11
 ((
ut32_t
)0x00000800

	)

3222 
	#CAN_F10R2_FB12
 ((
ut32_t
)0x00001000

	)

3223 
	#CAN_F10R2_FB13
 ((
ut32_t
)0x00002000

	)

3224 
	#CAN_F10R2_FB14
 ((
ut32_t
)0x00004000

	)

3225 
	#CAN_F10R2_FB15
 ((
ut32_t
)0x00008000

	)

3226 
	#CAN_F10R2_FB16
 ((
ut32_t
)0x00010000

	)

3227 
	#CAN_F10R2_FB17
 ((
ut32_t
)0x00020000

	)

3228 
	#CAN_F10R2_FB18
 ((
ut32_t
)0x00040000

	)

3229 
	#CAN_F10R2_FB19
 ((
ut32_t
)0x00080000

	)

3230 
	#CAN_F10R2_FB20
 ((
ut32_t
)0x00100000

	)

3231 
	#CAN_F10R2_FB21
 ((
ut32_t
)0x00200000

	)

3232 
	#CAN_F10R2_FB22
 ((
ut32_t
)0x00400000

	)

3233 
	#CAN_F10R2_FB23
 ((
ut32_t
)0x00800000

	)

3234 
	#CAN_F10R2_FB24
 ((
ut32_t
)0x01000000

	)

3235 
	#CAN_F10R2_FB25
 ((
ut32_t
)0x02000000

	)

3236 
	#CAN_F10R2_FB26
 ((
ut32_t
)0x04000000

	)

3237 
	#CAN_F10R2_FB27
 ((
ut32_t
)0x08000000

	)

3238 
	#CAN_F10R2_FB28
 ((
ut32_t
)0x10000000

	)

3239 
	#CAN_F10R2_FB29
 ((
ut32_t
)0x20000000

	)

3240 
	#CAN_F10R2_FB30
 ((
ut32_t
)0x40000000

	)

3241 
	#CAN_F10R2_FB31
 ((
ut32_t
)0x80000000

	)

3244 
	#CAN_F11R2_FB0
 ((
ut32_t
)0x00000001

	)

3245 
	#CAN_F11R2_FB1
 ((
ut32_t
)0x00000002

	)

3246 
	#CAN_F11R2_FB2
 ((
ut32_t
)0x00000004

	)

3247 
	#CAN_F11R2_FB3
 ((
ut32_t
)0x00000008

	)

3248 
	#CAN_F11R2_FB4
 ((
ut32_t
)0x00000010

	)

3249 
	#CAN_F11R2_FB5
 ((
ut32_t
)0x00000020

	)

3250 
	#CAN_F11R2_FB6
 ((
ut32_t
)0x00000040

	)

3251 
	#CAN_F11R2_FB7
 ((
ut32_t
)0x00000080

	)

3252 
	#CAN_F11R2_FB8
 ((
ut32_t
)0x00000100

	)

3253 
	#CAN_F11R2_FB9
 ((
ut32_t
)0x00000200

	)

3254 
	#CAN_F11R2_FB10
 ((
ut32_t
)0x00000400

	)

3255 
	#CAN_F11R2_FB11
 ((
ut32_t
)0x00000800

	)

3256 
	#CAN_F11R2_FB12
 ((
ut32_t
)0x00001000

	)

3257 
	#CAN_F11R2_FB13
 ((
ut32_t
)0x00002000

	)

3258 
	#CAN_F11R2_FB14
 ((
ut32_t
)0x00004000

	)

3259 
	#CAN_F11R2_FB15
 ((
ut32_t
)0x00008000

	)

3260 
	#CAN_F11R2_FB16
 ((
ut32_t
)0x00010000

	)

3261 
	#CAN_F11R2_FB17
 ((
ut32_t
)0x00020000

	)

3262 
	#CAN_F11R2_FB18
 ((
ut32_t
)0x00040000

	)

3263 
	#CAN_F11R2_FB19
 ((
ut32_t
)0x00080000

	)

3264 
	#CAN_F11R2_FB20
 ((
ut32_t
)0x00100000

	)

3265 
	#CAN_F11R2_FB21
 ((
ut32_t
)0x00200000

	)

3266 
	#CAN_F11R2_FB22
 ((
ut32_t
)0x00400000

	)

3267 
	#CAN_F11R2_FB23
 ((
ut32_t
)0x00800000

	)

3268 
	#CAN_F11R2_FB24
 ((
ut32_t
)0x01000000

	)

3269 
	#CAN_F11R2_FB25
 ((
ut32_t
)0x02000000

	)

3270 
	#CAN_F11R2_FB26
 ((
ut32_t
)0x04000000

	)

3271 
	#CAN_F11R2_FB27
 ((
ut32_t
)0x08000000

	)

3272 
	#CAN_F11R2_FB28
 ((
ut32_t
)0x10000000

	)

3273 
	#CAN_F11R2_FB29
 ((
ut32_t
)0x20000000

	)

3274 
	#CAN_F11R2_FB30
 ((
ut32_t
)0x40000000

	)

3275 
	#CAN_F11R2_FB31
 ((
ut32_t
)0x80000000

	)

3278 
	#CAN_F12R2_FB0
 ((
ut32_t
)0x00000001

	)

3279 
	#CAN_F12R2_FB1
 ((
ut32_t
)0x00000002

	)

3280 
	#CAN_F12R2_FB2
 ((
ut32_t
)0x00000004

	)

3281 
	#CAN_F12R2_FB3
 ((
ut32_t
)0x00000008

	)

3282 
	#CAN_F12R2_FB4
 ((
ut32_t
)0x00000010

	)

3283 
	#CAN_F12R2_FB5
 ((
ut32_t
)0x00000020

	)

3284 
	#CAN_F12R2_FB6
 ((
ut32_t
)0x00000040

	)

3285 
	#CAN_F12R2_FB7
 ((
ut32_t
)0x00000080

	)

3286 
	#CAN_F12R2_FB8
 ((
ut32_t
)0x00000100

	)

3287 
	#CAN_F12R2_FB9
 ((
ut32_t
)0x00000200

	)

3288 
	#CAN_F12R2_FB10
 ((
ut32_t
)0x00000400

	)

3289 
	#CAN_F12R2_FB11
 ((
ut32_t
)0x00000800

	)

3290 
	#CAN_F12R2_FB12
 ((
ut32_t
)0x00001000

	)

3291 
	#CAN_F12R2_FB13
 ((
ut32_t
)0x00002000

	)

3292 
	#CAN_F12R2_FB14
 ((
ut32_t
)0x00004000

	)

3293 
	#CAN_F12R2_FB15
 ((
ut32_t
)0x00008000

	)

3294 
	#CAN_F12R2_FB16
 ((
ut32_t
)0x00010000

	)

3295 
	#CAN_F12R2_FB17
 ((
ut32_t
)0x00020000

	)

3296 
	#CAN_F12R2_FB18
 ((
ut32_t
)0x00040000

	)

3297 
	#CAN_F12R2_FB19
 ((
ut32_t
)0x00080000

	)

3298 
	#CAN_F12R2_FB20
 ((
ut32_t
)0x00100000

	)

3299 
	#CAN_F12R2_FB21
 ((
ut32_t
)0x00200000

	)

3300 
	#CAN_F12R2_FB22
 ((
ut32_t
)0x00400000

	)

3301 
	#CAN_F12R2_FB23
 ((
ut32_t
)0x00800000

	)

3302 
	#CAN_F12R2_FB24
 ((
ut32_t
)0x01000000

	)

3303 
	#CAN_F12R2_FB25
 ((
ut32_t
)0x02000000

	)

3304 
	#CAN_F12R2_FB26
 ((
ut32_t
)0x04000000

	)

3305 
	#CAN_F12R2_FB27
 ((
ut32_t
)0x08000000

	)

3306 
	#CAN_F12R2_FB28
 ((
ut32_t
)0x10000000

	)

3307 
	#CAN_F12R2_FB29
 ((
ut32_t
)0x20000000

	)

3308 
	#CAN_F12R2_FB30
 ((
ut32_t
)0x40000000

	)

3309 
	#CAN_F12R2_FB31
 ((
ut32_t
)0x80000000

	)

3312 
	#CAN_F13R2_FB0
 ((
ut32_t
)0x00000001

	)

3313 
	#CAN_F13R2_FB1
 ((
ut32_t
)0x00000002

	)

3314 
	#CAN_F13R2_FB2
 ((
ut32_t
)0x00000004

	)

3315 
	#CAN_F13R2_FB3
 ((
ut32_t
)0x00000008

	)

3316 
	#CAN_F13R2_FB4
 ((
ut32_t
)0x00000010

	)

3317 
	#CAN_F13R2_FB5
 ((
ut32_t
)0x00000020

	)

3318 
	#CAN_F13R2_FB6
 ((
ut32_t
)0x00000040

	)

3319 
	#CAN_F13R2_FB7
 ((
ut32_t
)0x00000080

	)

3320 
	#CAN_F13R2_FB8
 ((
ut32_t
)0x00000100

	)

3321 
	#CAN_F13R2_FB9
 ((
ut32_t
)0x00000200

	)

3322 
	#CAN_F13R2_FB10
 ((
ut32_t
)0x00000400

	)

3323 
	#CAN_F13R2_FB11
 ((
ut32_t
)0x00000800

	)

3324 
	#CAN_F13R2_FB12
 ((
ut32_t
)0x00001000

	)

3325 
	#CAN_F13R2_FB13
 ((
ut32_t
)0x00002000

	)

3326 
	#CAN_F13R2_FB14
 ((
ut32_t
)0x00004000

	)

3327 
	#CAN_F13R2_FB15
 ((
ut32_t
)0x00008000

	)

3328 
	#CAN_F13R2_FB16
 ((
ut32_t
)0x00010000

	)

3329 
	#CAN_F13R2_FB17
 ((
ut32_t
)0x00020000

	)

3330 
	#CAN_F13R2_FB18
 ((
ut32_t
)0x00040000

	)

3331 
	#CAN_F13R2_FB19
 ((
ut32_t
)0x00080000

	)

3332 
	#CAN_F13R2_FB20
 ((
ut32_t
)0x00100000

	)

3333 
	#CAN_F13R2_FB21
 ((
ut32_t
)0x00200000

	)

3334 
	#CAN_F13R2_FB22
 ((
ut32_t
)0x00400000

	)

3335 
	#CAN_F13R2_FB23
 ((
ut32_t
)0x00800000

	)

3336 
	#CAN_F13R2_FB24
 ((
ut32_t
)0x01000000

	)

3337 
	#CAN_F13R2_FB25
 ((
ut32_t
)0x02000000

	)

3338 
	#CAN_F13R2_FB26
 ((
ut32_t
)0x04000000

	)

3339 
	#CAN_F13R2_FB27
 ((
ut32_t
)0x08000000

	)

3340 
	#CAN_F13R2_FB28
 ((
ut32_t
)0x10000000

	)

3341 
	#CAN_F13R2_FB29
 ((
ut32_t
)0x20000000

	)

3342 
	#CAN_F13R2_FB30
 ((
ut32_t
)0x40000000

	)

3343 
	#CAN_F13R2_FB31
 ((
ut32_t
)0x80000000

	)

3351 
	#CRC_DR_DR
 ((
ut32_t
)0xFFFFFFFF

	)

3355 
	#CRC_IDR_IDR
 ((
ut8_t
)0xFF

	)

3359 
	#CRC_CR_RESET
 ((
ut8_t
)0x01

	)

3367 
	#CRYP_CR_ALGODIR
 ((
ut32_t
)0x00000004)

	)

3369 
	#CRYP_CR_ALGOMODE
 ((
ut32_t
)0x00080038)

	)

3370 
	#CRYP_CR_ALGOMODE_0
 ((
ut32_t
)0x00000008)

	)

3371 
	#CRYP_CR_ALGOMODE_1
 ((
ut32_t
)0x00000010)

	)

3372 
	#CRYP_CR_ALGOMODE_2
 ((
ut32_t
)0x00000020)

	)

3373 
	#CRYP_CR_ALGOMODE_TDES_ECB
 ((
ut32_t
)0x00000000)

	)

3374 
	#CRYP_CR_ALGOMODE_TDES_CBC
 ((
ut32_t
)0x00000008)

	)

3375 
	#CRYP_CR_ALGOMODE_DES_ECB
 ((
ut32_t
)0x00000010)

	)

3376 
	#CRYP_CR_ALGOMODE_DES_CBC
 ((
ut32_t
)0x00000018)

	)

3377 
	#CRYP_CR_ALGOMODE_AES_ECB
 ((
ut32_t
)0x00000020)

	)

3378 
	#CRYP_CR_ALGOMODE_AES_CBC
 ((
ut32_t
)0x00000028)

	)

3379 
	#CRYP_CR_ALGOMODE_AES_CTR
 ((
ut32_t
)0x00000030)

	)

3380 
	#CRYP_CR_ALGOMODE_AES_KEY
 ((
ut32_t
)0x00000038)

	)

3382 
	#CRYP_CR_DATATYPE
 ((
ut32_t
)0x000000C0)

	)

3383 
	#CRYP_CR_DATATYPE_0
 ((
ut32_t
)0x00000040)

	)

3384 
	#CRYP_CR_DATATYPE_1
 ((
ut32_t
)0x00000080)

	)

3385 
	#CRYP_CR_KEYSIZE
 ((
ut32_t
)0x00000300)

	)

3386 
	#CRYP_CR_KEYSIZE_0
 ((
ut32_t
)0x00000100)

	)

3387 
	#CRYP_CR_KEYSIZE_1
 ((
ut32_t
)0x00000200)

	)

3388 
	#CRYP_CR_FFLUSH
 ((
ut32_t
)0x00004000)

	)

3389 
	#CRYP_CR_CRYPEN
 ((
ut32_t
)0x00008000)

	)

3391 
	#CRYP_CR_GCM_CCMPH
 ((
ut32_t
)0x00030000)

	)

3392 
	#CRYP_CR_GCM_CCMPH_0
 ((
ut32_t
)0x00010000)

	)

3393 
	#CRYP_CR_GCM_CCMPH_1
 ((
ut32_t
)0x00020000)

	)

3394 
	#CRYP_CR_ALGOMODE_3
 ((
ut32_t
)0x00080000)

	)

3397 
	#CRYP_SR_IFEM
 ((
ut32_t
)0x00000001)

	)

3398 
	#CRYP_SR_IFNF
 ((
ut32_t
)0x00000002)

	)

3399 
	#CRYP_SR_OFNE
 ((
ut32_t
)0x00000004)

	)

3400 
	#CRYP_SR_OFFU
 ((
ut32_t
)0x00000008)

	)

3401 
	#CRYP_SR_BUSY
 ((
ut32_t
)0x00000010)

	)

3403 
	#CRYP_DMACR_DIEN
 ((
ut32_t
)0x00000001)

	)

3404 
	#CRYP_DMACR_DOEN
 ((
ut32_t
)0x00000002)

	)

3406 
	#CRYP_IMSCR_INIM
 ((
ut32_t
)0x00000001)

	)

3407 
	#CRYP_IMSCR_OUTIM
 ((
ut32_t
)0x00000002)

	)

3409 
	#CRYP_RISR_OUTRIS
 ((
ut32_t
)0x00000001)

	)

3410 
	#CRYP_RISR_INRIS
 ((
ut32_t
)0x00000002)

	)

3412 
	#CRYP_MISR_INMIS
 ((
ut32_t
)0x00000001)

	)

3413 
	#CRYP_MISR_OUTMIS
 ((
ut32_t
)0x00000002)

	)

3421 
	#DAC_CR_EN1
 ((
ut32_t
)0x00000001

	)

3422 
	#DAC_CR_BOFF1
 ((
ut32_t
)0x00000002

	)

3423 
	#DAC_CR_TEN1
 ((
ut32_t
)0x00000004

	)

3425 
	#DAC_CR_TSEL1
 ((
ut32_t
)0x00000038

	)

3426 
	#DAC_CR_TSEL1_0
 ((
ut32_t
)0x00000008

	)

3427 
	#DAC_CR_TSEL1_1
 ((
ut32_t
)0x00000010

	)

3428 
	#DAC_CR_TSEL1_2
 ((
ut32_t
)0x00000020

	)

3430 
	#DAC_CR_WAVE1
 ((
ut32_t
)0x000000C0

	)

3431 
	#DAC_CR_WAVE1_0
 ((
ut32_t
)0x00000040

	)

3432 
	#DAC_CR_WAVE1_1
 ((
ut32_t
)0x00000080

	)

3434 
	#DAC_CR_MAMP1
 ((
ut32_t
)0x00000F00

	)

3435 
	#DAC_CR_MAMP1_0
 ((
ut32_t
)0x00000100

	)

3436 
	#DAC_CR_MAMP1_1
 ((
ut32_t
)0x00000200

	)

3437 
	#DAC_CR_MAMP1_2
 ((
ut32_t
)0x00000400

	)

3438 
	#DAC_CR_MAMP1_3
 ((
ut32_t
)0x00000800

	)

3440 
	#DAC_CR_DMAEN1
 ((
ut32_t
)0x00001000

	)

3441 
	#DAC_CR_EN2
 ((
ut32_t
)0x00010000

	)

3442 
	#DAC_CR_BOFF2
 ((
ut32_t
)0x00020000

	)

3443 
	#DAC_CR_TEN2
 ((
ut32_t
)0x00040000

	)

3445 
	#DAC_CR_TSEL2
 ((
ut32_t
)0x00380000

	)

3446 
	#DAC_CR_TSEL2_0
 ((
ut32_t
)0x00080000

	)

3447 
	#DAC_CR_TSEL2_1
 ((
ut32_t
)0x00100000

	)

3448 
	#DAC_CR_TSEL2_2
 ((
ut32_t
)0x00200000

	)

3450 
	#DAC_CR_WAVE2
 ((
ut32_t
)0x00C00000

	)

3451 
	#DAC_CR_WAVE2_0
 ((
ut32_t
)0x00400000

	)

3452 
	#DAC_CR_WAVE2_1
 ((
ut32_t
)0x00800000

	)

3454 
	#DAC_CR_MAMP2
 ((
ut32_t
)0x0F000000

	)

3455 
	#DAC_CR_MAMP2_0
 ((
ut32_t
)0x01000000

	)

3456 
	#DAC_CR_MAMP2_1
 ((
ut32_t
)0x02000000

	)

3457 
	#DAC_CR_MAMP2_2
 ((
ut32_t
)0x04000000

	)

3458 
	#DAC_CR_MAMP2_3
 ((
ut32_t
)0x08000000

	)

3460 
	#DAC_CR_DMAEN2
 ((
ut32_t
)0x10000000

	)

3463 
	#DAC_SWTRIGR_SWTRIG1
 ((
ut8_t
)0x01

	)

3464 
	#DAC_SWTRIGR_SWTRIG2
 ((
ut8_t
)0x02

	)

3467 
	#DAC_DHR12R1_DACC1DHR
 ((
ut16_t
)0x0FFF

	)

3470 
	#DAC_DHR12L1_DACC1DHR
 ((
ut16_t
)0xFFF0

	)

3473 
	#DAC_DHR8R1_DACC1DHR
 ((
ut8_t
)0xFF

	)

3476 
	#DAC_DHR12R2_DACC2DHR
 ((
ut16_t
)0x0FFF

	)

3479 
	#DAC_DHR12L2_DACC2DHR
 ((
ut16_t
)0xFFF0

	)

3482 
	#DAC_DHR8R2_DACC2DHR
 ((
ut8_t
)0xFF

	)

3485 
	#DAC_DHR12RD_DACC1DHR
 ((
ut32_t
)0x00000FFF

	)

3486 
	#DAC_DHR12RD_DACC2DHR
 ((
ut32_t
)0x0FFF0000

	)

3489 
	#DAC_DHR12LD_DACC1DHR
 ((
ut32_t
)0x0000FFF0

	)

3490 
	#DAC_DHR12LD_DACC2DHR
 ((
ut32_t
)0xFFF00000

	)

3493 
	#DAC_DHR8RD_DACC1DHR
 ((
ut16_t
)0x00FF

	)

3494 
	#DAC_DHR8RD_DACC2DHR
 ((
ut16_t
)0xFF00

	)

3497 
	#DAC_DOR1_DACC1DOR
 ((
ut16_t
)0x0FFF

	)

3500 
	#DAC_DOR2_DACC2DOR
 ((
ut16_t
)0x0FFF

	)

3503 
	#DAC_SR_DMAUDR1
 ((
ut32_t
)0x00002000

	)

3504 
	#DAC_SR_DMAUDR2
 ((
ut32_t
)0x20000000

	)

3518 
	#DCMI_CR_CAPTURE
 ((
ut32_t
)0x00000001)

	)

3519 
	#DCMI_CR_CM
 ((
ut32_t
)0x00000002)

	)

3520 
	#DCMI_CR_CROP
 ((
ut32_t
)0x00000004)

	)

3521 
	#DCMI_CR_JPEG
 ((
ut32_t
)0x00000008)

	)

3522 
	#DCMI_CR_ESS
 ((
ut32_t
)0x00000010)

	)

3523 
	#DCMI_CR_PCKPOL
 ((
ut32_t
)0x00000020)

	)

3524 
	#DCMI_CR_HSPOL
 ((
ut32_t
)0x00000040)

	)

3525 
	#DCMI_CR_VSPOL
 ((
ut32_t
)0x00000080)

	)

3526 
	#DCMI_CR_FCRC_0
 ((
ut32_t
)0x00000100)

	)

3527 
	#DCMI_CR_FCRC_1
 ((
ut32_t
)0x00000200)

	)

3528 
	#DCMI_CR_EDM_0
 ((
ut32_t
)0x00000400)

	)

3529 
	#DCMI_CR_EDM_1
 ((
ut32_t
)0x00000800)

	)

3530 
	#DCMI_CR_CRE
 ((
ut32_t
)0x00001000)

	)

3531 
	#DCMI_CR_ENABLE
 ((
ut32_t
)0x00004000)

	)

3534 
	#DCMI_SR_HSYNC
 ((
ut32_t
)0x00000001)

	)

3535 
	#DCMI_SR_VSYNC
 ((
ut32_t
)0x00000002)

	)

3536 
	#DCMI_SR_FNE
 ((
ut32_t
)0x00000004)

	)

3539 
	#DCMI_RISR_FRAME_RIS
 ((
ut32_t
)0x00000001)

	)

3540 
	#DCMI_RISR_OVF_RIS
 ((
ut32_t
)0x00000002)

	)

3541 
	#DCMI_RISR_ERR_RIS
 ((
ut32_t
)0x00000004)

	)

3542 
	#DCMI_RISR_VSYNC_RIS
 ((
ut32_t
)0x00000008)

	)

3543 
	#DCMI_RISR_LINE_RIS
 ((
ut32_t
)0x00000010)

	)

3546 
	#DCMI_IER_FRAME_IE
 ((
ut32_t
)0x00000001)

	)

3547 
	#DCMI_IER_OVF_IE
 ((
ut32_t
)0x00000002)

	)

3548 
	#DCMI_IER_ERR_IE
 ((
ut32_t
)0x00000004)

	)

3549 
	#DCMI_IER_VSYNC_IE
 ((
ut32_t
)0x00000008)

	)

3550 
	#DCMI_IER_LINE_IE
 ((
ut32_t
)0x00000010)

	)

3553 
	#DCMI_MISR_FRAME_MIS
 ((
ut32_t
)0x00000001)

	)

3554 
	#DCMI_MISR_OVF_MIS
 ((
ut32_t
)0x00000002)

	)

3555 
	#DCMI_MISR_ERR_MIS
 ((
ut32_t
)0x00000004)

	)

3556 
	#DCMI_MISR_VSYNC_MIS
 ((
ut32_t
)0x00000008)

	)

3557 
	#DCMI_MISR_LINE_MIS
 ((
ut32_t
)0x00000010)

	)

3560 
	#DCMI_ICR_FRAME_ISC
 ((
ut32_t
)0x00000001)

	)

3561 
	#DCMI_ICR_OVF_ISC
 ((
ut32_t
)0x00000002)

	)

3562 
	#DCMI_ICR_ERR_ISC
 ((
ut32_t
)0x00000004)

	)

3563 
	#DCMI_ICR_VSYNC_ISC
 ((
ut32_t
)0x00000008)

	)

3564 
	#DCMI_ICR_LINE_ISC
 ((
ut32_t
)0x00000010)

	)

3572 
	#DMA_SxCR_CHSEL
 ((
ut32_t
)0x0E000000)

	)

3573 
	#DMA_SxCR_CHSEL_0
 ((
ut32_t
)0x02000000)

	)

3574 
	#DMA_SxCR_CHSEL_1
 ((
ut32_t
)0x04000000)

	)

3575 
	#DMA_SxCR_CHSEL_2
 ((
ut32_t
)0x08000000)

	)

3576 
	#DMA_SxCR_MBURST
 ((
ut32_t
)0x01800000)

	)

3577 
	#DMA_SxCR_MBURST_0
 ((
ut32_t
)0x00800000)

	)

3578 
	#DMA_SxCR_MBURST_1
 ((
ut32_t
)0x01000000)

	)

3579 
	#DMA_SxCR_PBURST
 ((
ut32_t
)0x00600000)

	)

3580 
	#DMA_SxCR_PBURST_0
 ((
ut32_t
)0x00200000)

	)

3581 
	#DMA_SxCR_PBURST_1
 ((
ut32_t
)0x00400000)

	)

3582 
	#DMA_SxCR_ACK
 ((
ut32_t
)0x00100000)

	)

3583 
	#DMA_SxCR_CT
 ((
ut32_t
)0x00080000)

	)

3584 
	#DMA_SxCR_DBM
 ((
ut32_t
)0x00040000)

	)

3585 
	#DMA_SxCR_PL
 ((
ut32_t
)0x00030000)

	)

3586 
	#DMA_SxCR_PL_0
 ((
ut32_t
)0x00010000)

	)

3587 
	#DMA_SxCR_PL_1
 ((
ut32_t
)0x00020000)

	)

3588 
	#DMA_SxCR_PINCOS
 ((
ut32_t
)0x00008000)

	)

3589 
	#DMA_SxCR_MSIZE
 ((
ut32_t
)0x00006000)

	)

3590 
	#DMA_SxCR_MSIZE_0
 ((
ut32_t
)0x00002000)

	)

3591 
	#DMA_SxCR_MSIZE_1
 ((
ut32_t
)0x00004000)

	)

3592 
	#DMA_SxCR_PSIZE
 ((
ut32_t
)0x00001800)

	)

3593 
	#DMA_SxCR_PSIZE_0
 ((
ut32_t
)0x00000800)

	)

3594 
	#DMA_SxCR_PSIZE_1
 ((
ut32_t
)0x00001000)

	)

3595 
	#DMA_SxCR_MINC
 ((
ut32_t
)0x00000400)

	)

3596 
	#DMA_SxCR_PINC
 ((
ut32_t
)0x00000200)

	)

3597 
	#DMA_SxCR_CIRC
 ((
ut32_t
)0x00000100)

	)

3598 
	#DMA_SxCR_DIR
 ((
ut32_t
)0x000000C0)

	)

3599 
	#DMA_SxCR_DIR_0
 ((
ut32_t
)0x00000040)

	)

3600 
	#DMA_SxCR_DIR_1
 ((
ut32_t
)0x00000080)

	)

3601 
	#DMA_SxCR_PFCTRL
 ((
ut32_t
)0x00000020)

	)

3602 
	#DMA_SxCR_TCIE
 ((
ut32_t
)0x00000010)

	)

3603 
	#DMA_SxCR_HTIE
 ((
ut32_t
)0x00000008)

	)

3604 
	#DMA_SxCR_TEIE
 ((
ut32_t
)0x00000004)

	)

3605 
	#DMA_SxCR_DMEIE
 ((
ut32_t
)0x00000002)

	)

3606 
	#DMA_SxCR_EN
 ((
ut32_t
)0x00000001)

	)

3609 
	#DMA_SxNDT
 ((
ut32_t
)0x0000FFFF)

	)

3610 
	#DMA_SxNDT_0
 ((
ut32_t
)0x00000001)

	)

3611 
	#DMA_SxNDT_1
 ((
ut32_t
)0x00000002)

	)

3612 
	#DMA_SxNDT_2
 ((
ut32_t
)0x00000004)

	)

3613 
	#DMA_SxNDT_3
 ((
ut32_t
)0x00000008)

	)

3614 
	#DMA_SxNDT_4
 ((
ut32_t
)0x00000010)

	)

3615 
	#DMA_SxNDT_5
 ((
ut32_t
)0x00000020)

	)

3616 
	#DMA_SxNDT_6
 ((
ut32_t
)0x00000040)

	)

3617 
	#DMA_SxNDT_7
 ((
ut32_t
)0x00000080)

	)

3618 
	#DMA_SxNDT_8
 ((
ut32_t
)0x00000100)

	)

3619 
	#DMA_SxNDT_9
 ((
ut32_t
)0x00000200)

	)

3620 
	#DMA_SxNDT_10
 ((
ut32_t
)0x00000400)

	)

3621 
	#DMA_SxNDT_11
 ((
ut32_t
)0x00000800)

	)

3622 
	#DMA_SxNDT_12
 ((
ut32_t
)0x00001000)

	)

3623 
	#DMA_SxNDT_13
 ((
ut32_t
)0x00002000)

	)

3624 
	#DMA_SxNDT_14
 ((
ut32_t
)0x00004000)

	)

3625 
	#DMA_SxNDT_15
 ((
ut32_t
)0x00008000)

	)

3628 
	#DMA_SxFCR_FEIE
 ((
ut32_t
)0x00000080)

	)

3629 
	#DMA_SxFCR_FS
 ((
ut32_t
)0x00000038)

	)

3630 
	#DMA_SxFCR_FS_0
 ((
ut32_t
)0x00000008)

	)

3631 
	#DMA_SxFCR_FS_1
 ((
ut32_t
)0x00000010)

	)

3632 
	#DMA_SxFCR_FS_2
 ((
ut32_t
)0x00000020)

	)

3633 
	#DMA_SxFCR_DMDIS
 ((
ut32_t
)0x00000004)

	)

3634 
	#DMA_SxFCR_FTH
 ((
ut32_t
)0x00000003)

	)

3635 
	#DMA_SxFCR_FTH_0
 ((
ut32_t
)0x00000001)

	)

3636 
	#DMA_SxFCR_FTH_1
 ((
ut32_t
)0x00000002)

	)

3639 
	#DMA_LISR_TCIF3
 ((
ut32_t
)0x08000000)

	)

3640 
	#DMA_LISR_HTIF3
 ((
ut32_t
)0x04000000)

	)

3641 
	#DMA_LISR_TEIF3
 ((
ut32_t
)0x02000000)

	)

3642 
	#DMA_LISR_DMEIF3
 ((
ut32_t
)0x01000000)

	)

3643 
	#DMA_LISR_FEIF3
 ((
ut32_t
)0x00400000)

	)

3644 
	#DMA_LISR_TCIF2
 ((
ut32_t
)0x00200000)

	)

3645 
	#DMA_LISR_HTIF2
 ((
ut32_t
)0x00100000)

	)

3646 
	#DMA_LISR_TEIF2
 ((
ut32_t
)0x00080000)

	)

3647 
	#DMA_LISR_DMEIF2
 ((
ut32_t
)0x00040000)

	)

3648 
	#DMA_LISR_FEIF2
 ((
ut32_t
)0x00010000)

	)

3649 
	#DMA_LISR_TCIF1
 ((
ut32_t
)0x00000800)

	)

3650 
	#DMA_LISR_HTIF1
 ((
ut32_t
)0x00000400)

	)

3651 
	#DMA_LISR_TEIF1
 ((
ut32_t
)0x00000200)

	)

3652 
	#DMA_LISR_DMEIF1
 ((
ut32_t
)0x00000100)

	)

3653 
	#DMA_LISR_FEIF1
 ((
ut32_t
)0x00000040)

	)

3654 
	#DMA_LISR_TCIF0
 ((
ut32_t
)0x00000020)

	)

3655 
	#DMA_LISR_HTIF0
 ((
ut32_t
)0x00000010)

	)

3656 
	#DMA_LISR_TEIF0
 ((
ut32_t
)0x00000008)

	)

3657 
	#DMA_LISR_DMEIF0
 ((
ut32_t
)0x00000004)

	)

3658 
	#DMA_LISR_FEIF0
 ((
ut32_t
)0x00000001)

	)

3661 
	#DMA_HISR_TCIF7
 ((
ut32_t
)0x08000000)

	)

3662 
	#DMA_HISR_HTIF7
 ((
ut32_t
)0x04000000)

	)

3663 
	#DMA_HISR_TEIF7
 ((
ut32_t
)0x02000000)

	)

3664 
	#DMA_HISR_DMEIF7
 ((
ut32_t
)0x01000000)

	)

3665 
	#DMA_HISR_FEIF7
 ((
ut32_t
)0x00400000)

	)

3666 
	#DMA_HISR_TCIF6
 ((
ut32_t
)0x00200000)

	)

3667 
	#DMA_HISR_HTIF6
 ((
ut32_t
)0x00100000)

	)

3668 
	#DMA_HISR_TEIF6
 ((
ut32_t
)0x00080000)

	)

3669 
	#DMA_HISR_DMEIF6
 ((
ut32_t
)0x00040000)

	)

3670 
	#DMA_HISR_FEIF6
 ((
ut32_t
)0x00010000)

	)

3671 
	#DMA_HISR_TCIF5
 ((
ut32_t
)0x00000800)

	)

3672 
	#DMA_HISR_HTIF5
 ((
ut32_t
)0x00000400)

	)

3673 
	#DMA_HISR_TEIF5
 ((
ut32_t
)0x00000200)

	)

3674 
	#DMA_HISR_DMEIF5
 ((
ut32_t
)0x00000100)

	)

3675 
	#DMA_HISR_FEIF5
 ((
ut32_t
)0x00000040)

	)

3676 
	#DMA_HISR_TCIF4
 ((
ut32_t
)0x00000020)

	)

3677 
	#DMA_HISR_HTIF4
 ((
ut32_t
)0x00000010)

	)

3678 
	#DMA_HISR_TEIF4
 ((
ut32_t
)0x00000008)

	)

3679 
	#DMA_HISR_DMEIF4
 ((
ut32_t
)0x00000004)

	)

3680 
	#DMA_HISR_FEIF4
 ((
ut32_t
)0x00000001)

	)

3683 
	#DMA_LIFCR_CTCIF3
 ((
ut32_t
)0x08000000)

	)

3684 
	#DMA_LIFCR_CHTIF3
 ((
ut32_t
)0x04000000)

	)

3685 
	#DMA_LIFCR_CTEIF3
 ((
ut32_t
)0x02000000)

	)

3686 
	#DMA_LIFCR_CDMEIF3
 ((
ut32_t
)0x01000000)

	)

3687 
	#DMA_LIFCR_CFEIF3
 ((
ut32_t
)0x00400000)

	)

3688 
	#DMA_LIFCR_CTCIF2
 ((
ut32_t
)0x00200000)

	)

3689 
	#DMA_LIFCR_CHTIF2
 ((
ut32_t
)0x00100000)

	)

3690 
	#DMA_LIFCR_CTEIF2
 ((
ut32_t
)0x00080000)

	)

3691 
	#DMA_LIFCR_CDMEIF2
 ((
ut32_t
)0x00040000)

	)

3692 
	#DMA_LIFCR_CFEIF2
 ((
ut32_t
)0x00010000)

	)

3693 
	#DMA_LIFCR_CTCIF1
 ((
ut32_t
)0x00000800)

	)

3694 
	#DMA_LIFCR_CHTIF1
 ((
ut32_t
)0x00000400)

	)

3695 
	#DMA_LIFCR_CTEIF1
 ((
ut32_t
)0x00000200)

	)

3696 
	#DMA_LIFCR_CDMEIF1
 ((
ut32_t
)0x00000100)

	)

3697 
	#DMA_LIFCR_CFEIF1
 ((
ut32_t
)0x00000040)

	)

3698 
	#DMA_LIFCR_CTCIF0
 ((
ut32_t
)0x00000020)

	)

3699 
	#DMA_LIFCR_CHTIF0
 ((
ut32_t
)0x00000010)

	)

3700 
	#DMA_LIFCR_CTEIF0
 ((
ut32_t
)0x00000008)

	)

3701 
	#DMA_LIFCR_CDMEIF0
 ((
ut32_t
)0x00000004)

	)

3702 
	#DMA_LIFCR_CFEIF0
 ((
ut32_t
)0x00000001)

	)

3705 
	#DMA_HIFCR_CTCIF7
 ((
ut32_t
)0x08000000)

	)

3706 
	#DMA_HIFCR_CHTIF7
 ((
ut32_t
)0x04000000)

	)

3707 
	#DMA_HIFCR_CTEIF7
 ((
ut32_t
)0x02000000)

	)

3708 
	#DMA_HIFCR_CDMEIF7
 ((
ut32_t
)0x01000000)

	)

3709 
	#DMA_HIFCR_CFEIF7
 ((
ut32_t
)0x00400000)

	)

3710 
	#DMA_HIFCR_CTCIF6
 ((
ut32_t
)0x00200000)

	)

3711 
	#DMA_HIFCR_CHTIF6
 ((
ut32_t
)0x00100000)

	)

3712 
	#DMA_HIFCR_CTEIF6
 ((
ut32_t
)0x00080000)

	)

3713 
	#DMA_HIFCR_CDMEIF6
 ((
ut32_t
)0x00040000)

	)

3714 
	#DMA_HIFCR_CFEIF6
 ((
ut32_t
)0x00010000)

	)

3715 
	#DMA_HIFCR_CTCIF5
 ((
ut32_t
)0x00000800)

	)

3716 
	#DMA_HIFCR_CHTIF5
 ((
ut32_t
)0x00000400)

	)

3717 
	#DMA_HIFCR_CTEIF5
 ((
ut32_t
)0x00000200)

	)

3718 
	#DMA_HIFCR_CDMEIF5
 ((
ut32_t
)0x00000100)

	)

3719 
	#DMA_HIFCR_CFEIF5
 ((
ut32_t
)0x00000040)

	)

3720 
	#DMA_HIFCR_CTCIF4
 ((
ut32_t
)0x00000020)

	)

3721 
	#DMA_HIFCR_CHTIF4
 ((
ut32_t
)0x00000010)

	)

3722 
	#DMA_HIFCR_CTEIF4
 ((
ut32_t
)0x00000008)

	)

3723 
	#DMA_HIFCR_CDMEIF4
 ((
ut32_t
)0x00000004)

	)

3724 
	#DMA_HIFCR_CFEIF4
 ((
ut32_t
)0x00000001)

	)

3734 
	#DMA2D_CR_START
 ((
ut32_t
)0x00000001

	)

3735 
	#DMA2D_CR_SUSP
 ((
ut32_t
)0x00000002

	)

3736 
	#DMA2D_CR_ABORT
 ((
ut32_t
)0x00000004

	)

3737 
	#DMA2D_CR_TEIE
 ((
ut32_t
)0x00000100

	)

3738 
	#DMA2D_CR_TCIE
 ((
ut32_t
)0x00000200

	)

3739 
	#DMA2D_CR_TWIE
 ((
ut32_t
)0x00000400

	)

3740 
	#DMA2D_CR_CAEIE
 ((
ut32_t
)0x00000800

	)

3741 
	#DMA2D_CR_CTCIE
 ((
ut32_t
)0x00001000

	)

3742 
	#DMA2D_CR_CEIE
 ((
ut32_t
)0x00002000

	)

3743 
	#DMA2D_CR_MODE
 ((
ut32_t
)0x00030000

	)

3747 
	#DMA2D_ISR_TEIF
 ((
ut32_t
)0x00000001

	)

3748 
	#DMA2D_ISR_TCIF
 ((
ut32_t
)0x00000002

	)

3749 
	#DMA2D_ISR_TWIF
 ((
ut32_t
)0x00000004

	)

3750 
	#DMA2D_ISR_CAEIF
 ((
ut32_t
)0x00000008

	)

3751 
	#DMA2D_ISR_CTCIF
 ((
ut32_t
)0x00000010

	)

3752 
	#DMA2D_ISR_CEIF
 ((
ut32_t
)0x00000020

	)

3756 
	#DMA2D_IFSR_CTEIF
 ((
ut32_t
)0x00000001

	)

3757 
	#DMA2D_IFSR_CTCIF
 ((
ut32_t
)0x00000002

	)

3758 
	#DMA2D_IFSR_CTWIF
 ((
ut32_t
)0x00000004

	)

3759 
	#DMA2D_IFSR_CCAEIF
 ((
ut32_t
)0x00000008

	)

3760 
	#DMA2D_IFSR_CCTCIF
 ((
ut32_t
)0x00000010

	)

3761 
	#DMA2D_IFSR_CCEIF
 ((
ut32_t
)0x00000020

	)

3765 
	#DMA2D_FGMAR_MA
 ((
ut32_t
)0xFFFFFFFF

	)

3769 
	#DMA2D_FGOR_LO
 ((
ut32_t
)0x00003FFF

	)

3773 
	#DMA2D_BGMAR_MA
 ((
ut32_t
)0xFFFFFFFF

	)

3777 
	#DMA2D_BGOR_LO
 ((
ut32_t
)0x00003FFF

	)

3781 
	#DMA2D_FGPFCCR_CM
 ((
ut32_t
)0x0000000F

	)

3782 
	#DMA2D_FGPFCCR_CCM
 ((
ut32_t
)0x00000010

	)

3783 
	#DMA2D_FGPFCCR_START
 ((
ut32_t
)0x00000020

	)

3784 
	#DMA2D_FGPFCCR_CS
 ((
ut32_t
)0x0000FF00

	)

3785 
	#DMA2D_FGPFCCR_AM
 ((
ut32_t
)0x00030000

	)

3786 
	#DMA2D_FGPFCCR_ALPHA
 ((
ut32_t
)0xFF000000

	)

3790 
	#DMA2D_FGCOLR_BLUE
 ((
ut32_t
)0x000000FF

	)

3791 
	#DMA2D_FGCOLR_GREEN
 ((
ut32_t
)0x0000FF00

	)

3792 
	#DMA2D_FGCOLR_RED
 ((
ut32_t
)0x00FF0000

	)

3796 
	#DMA2D_BGPFCCR_CM
 ((
ut32_t
)0x0000000F

	)

3797 
	#DMA2D_BGPFCCR_CCM
 ((
ut32_t
)0x00000010

	)

3798 
	#DMA2D_BGPFCCR_START
 ((
ut32_t
)0x00000020

	)

3799 
	#DMA2D_BGPFCCR_CS
 ((
ut32_t
)0x0000FF00

	)

3800 
	#DMA2D_BGPFCCR_AM
 ((
ut32_t
)0x00030000

	)

3801 
	#DMA2D_BGPFCCR_ALPHA
 ((
ut32_t
)0xFF000000

	)

3805 
	#DMA2D_BGCOLR_BLUE
 ((
ut32_t
)0x000000FF

	)

3806 
	#DMA2D_BGCOLR_GREEN
 ((
ut32_t
)0x0000FF00

	)

3807 
	#DMA2D_BGCOLR_RED
 ((
ut32_t
)0x00FF0000

	)

3811 
	#DMA2D_FGCMAR_MA
 ((
ut32_t
)0xFFFFFFFF

	)

3815 
	#DMA2D_BGCMAR_MA
 ((
ut32_t
)0xFFFFFFFF

	)

3819 
	#DMA2D_OPFCCR_CM
 ((
ut32_t
)0x00000007

	)

3825 
	#DMA2D_OCOLR_BLUE_1
 ((
ut32_t
)0x000000FF

	)

3826 
	#DMA2D_OCOLR_GREEN_1
 ((
ut32_t
)0x0000FF00

	)

3827 
	#DMA2D_OCOLR_RED_1
 ((
ut32_t
)0x00FF0000

	)

3828 
	#DMA2D_OCOLR_ALPHA_1
 ((
ut32_t
)0xFF000000

	)

3831 
	#DMA2D_OCOLR_BLUE_2
 ((
ut32_t
)0x0000001F

	)

3832 
	#DMA2D_OCOLR_GREEN_2
 ((
ut32_t
)0x000007E0

	)

3833 
	#DMA2D_OCOLR_RED_2
 ((
ut32_t
)0x0000F800

	)

3836 
	#DMA2D_OCOLR_BLUE_3
 ((
ut32_t
)0x0000001F

	)

3837 
	#DMA2D_OCOLR_GREEN_3
 ((
ut32_t
)0x000003E0

	)

3838 
	#DMA2D_OCOLR_RED_3
 ((
ut32_t
)0x00007C00

	)

3839 
	#DMA2D_OCOLR_ALPHA_3
 ((
ut32_t
)0x00008000

	)

3842 
	#DMA2D_OCOLR_BLUE_4
 ((
ut32_t
)0x0000000F

	)

3843 
	#DMA2D_OCOLR_GREEN_4
 ((
ut32_t
)0x000000F0

	)

3844 
	#DMA2D_OCOLR_RED_4
 ((
ut32_t
)0x00000F00

	)

3845 
	#DMA2D_OCOLR_ALPHA_4
 ((
ut32_t
)0x0000F000

	)

3849 
	#DMA2D_OMAR_MA
 ((
ut32_t
)0xFFFFFFFF

	)

3853 
	#DMA2D_OOR_LO
 ((
ut32_t
)0x00003FFF

	)

3857 
	#DMA2D_NLR_NL
 ((
ut32_t
)0x0000FFFF

	)

3858 
	#DMA2D_NLR_PL
 ((
ut32_t
)0x3FFF0000

	)

3862 
	#DMA2D_LWR_LW
 ((
ut32_t
)0x0000FFFF

	)

3866 
	#DMA2D_AMTCR_EN
 ((
ut32_t
)0x00000001

	)

3867 
	#DMA2D_AMTCR_DT
 ((
ut32_t
)0x0000FF00

	)

3882 
	#EXTI_IMR_MR0
 ((
ut32_t
)0x00000001

	)

3883 
	#EXTI_IMR_MR1
 ((
ut32_t
)0x00000002

	)

3884 
	#EXTI_IMR_MR2
 ((
ut32_t
)0x00000004

	)

3885 
	#EXTI_IMR_MR3
 ((
ut32_t
)0x00000008

	)

3886 
	#EXTI_IMR_MR4
 ((
ut32_t
)0x00000010

	)

3887 
	#EXTI_IMR_MR5
 ((
ut32_t
)0x00000020

	)

3888 
	#EXTI_IMR_MR6
 ((
ut32_t
)0x00000040

	)

3889 
	#EXTI_IMR_MR7
 ((
ut32_t
)0x00000080

	)

3890 
	#EXTI_IMR_MR8
 ((
ut32_t
)0x00000100

	)

3891 
	#EXTI_IMR_MR9
 ((
ut32_t
)0x00000200

	)

3892 
	#EXTI_IMR_MR10
 ((
ut32_t
)0x00000400

	)

3893 
	#EXTI_IMR_MR11
 ((
ut32_t
)0x00000800

	)

3894 
	#EXTI_IMR_MR12
 ((
ut32_t
)0x00001000

	)

3895 
	#EXTI_IMR_MR13
 ((
ut32_t
)0x00002000

	)

3896 
	#EXTI_IMR_MR14
 ((
ut32_t
)0x00004000

	)

3897 
	#EXTI_IMR_MR15
 ((
ut32_t
)0x00008000

	)

3898 
	#EXTI_IMR_MR16
 ((
ut32_t
)0x00010000

	)

3899 
	#EXTI_IMR_MR17
 ((
ut32_t
)0x00020000

	)

3900 
	#EXTI_IMR_MR18
 ((
ut32_t
)0x00040000

	)

3901 
	#EXTI_IMR_MR19
 ((
ut32_t
)0x00080000

	)

3904 
	#EXTI_EMR_MR0
 ((
ut32_t
)0x00000001

	)

3905 
	#EXTI_EMR_MR1
 ((
ut32_t
)0x00000002

	)

3906 
	#EXTI_EMR_MR2
 ((
ut32_t
)0x00000004

	)

3907 
	#EXTI_EMR_MR3
 ((
ut32_t
)0x00000008

	)

3908 
	#EXTI_EMR_MR4
 ((
ut32_t
)0x00000010

	)

3909 
	#EXTI_EMR_MR5
 ((
ut32_t
)0x00000020

	)

3910 
	#EXTI_EMR_MR6
 ((
ut32_t
)0x00000040

	)

3911 
	#EXTI_EMR_MR7
 ((
ut32_t
)0x00000080

	)

3912 
	#EXTI_EMR_MR8
 ((
ut32_t
)0x00000100

	)

3913 
	#EXTI_EMR_MR9
 ((
ut32_t
)0x00000200

	)

3914 
	#EXTI_EMR_MR10
 ((
ut32_t
)0x00000400

	)

3915 
	#EXTI_EMR_MR11
 ((
ut32_t
)0x00000800

	)

3916 
	#EXTI_EMR_MR12
 ((
ut32_t
)0x00001000

	)

3917 
	#EXTI_EMR_MR13
 ((
ut32_t
)0x00002000

	)

3918 
	#EXTI_EMR_MR14
 ((
ut32_t
)0x00004000

	)

3919 
	#EXTI_EMR_MR15
 ((
ut32_t
)0x00008000

	)

3920 
	#EXTI_EMR_MR16
 ((
ut32_t
)0x00010000

	)

3921 
	#EXTI_EMR_MR17
 ((
ut32_t
)0x00020000

	)

3922 
	#EXTI_EMR_MR18
 ((
ut32_t
)0x00040000

	)

3923 
	#EXTI_EMR_MR19
 ((
ut32_t
)0x00080000

	)

3926 
	#EXTI_RTSR_TR0
 ((
ut32_t
)0x00000001

	)

3927 
	#EXTI_RTSR_TR1
 ((
ut32_t
)0x00000002

	)

3928 
	#EXTI_RTSR_TR2
 ((
ut32_t
)0x00000004

	)

3929 
	#EXTI_RTSR_TR3
 ((
ut32_t
)0x00000008

	)

3930 
	#EXTI_RTSR_TR4
 ((
ut32_t
)0x00000010

	)

3931 
	#EXTI_RTSR_TR5
 ((
ut32_t
)0x00000020

	)

3932 
	#EXTI_RTSR_TR6
 ((
ut32_t
)0x00000040

	)

3933 
	#EXTI_RTSR_TR7
 ((
ut32_t
)0x00000080

	)

3934 
	#EXTI_RTSR_TR8
 ((
ut32_t
)0x00000100

	)

3935 
	#EXTI_RTSR_TR9
 ((
ut32_t
)0x00000200

	)

3936 
	#EXTI_RTSR_TR10
 ((
ut32_t
)0x00000400

	)

3937 
	#EXTI_RTSR_TR11
 ((
ut32_t
)0x00000800

	)

3938 
	#EXTI_RTSR_TR12
 ((
ut32_t
)0x00001000

	)

3939 
	#EXTI_RTSR_TR13
 ((
ut32_t
)0x00002000

	)

3940 
	#EXTI_RTSR_TR14
 ((
ut32_t
)0x00004000

	)

3941 
	#EXTI_RTSR_TR15
 ((
ut32_t
)0x00008000

	)

3942 
	#EXTI_RTSR_TR16
 ((
ut32_t
)0x00010000

	)

3943 
	#EXTI_RTSR_TR17
 ((
ut32_t
)0x00020000

	)

3944 
	#EXTI_RTSR_TR18
 ((
ut32_t
)0x00040000

	)

3945 
	#EXTI_RTSR_TR19
 ((
ut32_t
)0x00080000

	)

3948 
	#EXTI_FTSR_TR0
 ((
ut32_t
)0x00000001

	)

3949 
	#EXTI_FTSR_TR1
 ((
ut32_t
)0x00000002

	)

3950 
	#EXTI_FTSR_TR2
 ((
ut32_t
)0x00000004

	)

3951 
	#EXTI_FTSR_TR3
 ((
ut32_t
)0x00000008

	)

3952 
	#EXTI_FTSR_TR4
 ((
ut32_t
)0x00000010

	)

3953 
	#EXTI_FTSR_TR5
 ((
ut32_t
)0x00000020

	)

3954 
	#EXTI_FTSR_TR6
 ((
ut32_t
)0x00000040

	)

3955 
	#EXTI_FTSR_TR7
 ((
ut32_t
)0x00000080

	)

3956 
	#EXTI_FTSR_TR8
 ((
ut32_t
)0x00000100

	)

3957 
	#EXTI_FTSR_TR9
 ((
ut32_t
)0x00000200

	)

3958 
	#EXTI_FTSR_TR10
 ((
ut32_t
)0x00000400

	)

3959 
	#EXTI_FTSR_TR11
 ((
ut32_t
)0x00000800

	)

3960 
	#EXTI_FTSR_TR12
 ((
ut32_t
)0x00001000

	)

3961 
	#EXTI_FTSR_TR13
 ((
ut32_t
)0x00002000

	)

3962 
	#EXTI_FTSR_TR14
 ((
ut32_t
)0x00004000

	)

3963 
	#EXTI_FTSR_TR15
 ((
ut32_t
)0x00008000

	)

3964 
	#EXTI_FTSR_TR16
 ((
ut32_t
)0x00010000

	)

3965 
	#EXTI_FTSR_TR17
 ((
ut32_t
)0x00020000

	)

3966 
	#EXTI_FTSR_TR18
 ((
ut32_t
)0x00040000

	)

3967 
	#EXTI_FTSR_TR19
 ((
ut32_t
)0x00080000

	)

3970 
	#EXTI_SWIER_SWIER0
 ((
ut32_t
)0x00000001

	)

3971 
	#EXTI_SWIER_SWIER1
 ((
ut32_t
)0x00000002

	)

3972 
	#EXTI_SWIER_SWIER2
 ((
ut32_t
)0x00000004

	)

3973 
	#EXTI_SWIER_SWIER3
 ((
ut32_t
)0x00000008

	)

3974 
	#EXTI_SWIER_SWIER4
 ((
ut32_t
)0x00000010

	)

3975 
	#EXTI_SWIER_SWIER5
 ((
ut32_t
)0x00000020

	)

3976 
	#EXTI_SWIER_SWIER6
 ((
ut32_t
)0x00000040

	)

3977 
	#EXTI_SWIER_SWIER7
 ((
ut32_t
)0x00000080

	)

3978 
	#EXTI_SWIER_SWIER8
 ((
ut32_t
)0x00000100

	)

3979 
	#EXTI_SWIER_SWIER9
 ((
ut32_t
)0x00000200

	)

3980 
	#EXTI_SWIER_SWIER10
 ((
ut32_t
)0x00000400

	)

3981 
	#EXTI_SWIER_SWIER11
 ((
ut32_t
)0x00000800

	)

3982 
	#EXTI_SWIER_SWIER12
 ((
ut32_t
)0x00001000

	)

3983 
	#EXTI_SWIER_SWIER13
 ((
ut32_t
)0x00002000

	)

3984 
	#EXTI_SWIER_SWIER14
 ((
ut32_t
)0x00004000

	)

3985 
	#EXTI_SWIER_SWIER15
 ((
ut32_t
)0x00008000

	)

3986 
	#EXTI_SWIER_SWIER16
 ((
ut32_t
)0x00010000

	)

3987 
	#EXTI_SWIER_SWIER17
 ((
ut32_t
)0x00020000

	)

3988 
	#EXTI_SWIER_SWIER18
 ((
ut32_t
)0x00040000

	)

3989 
	#EXTI_SWIER_SWIER19
 ((
ut32_t
)0x00080000

	)

3992 
	#EXTI_PR_PR0
 ((
ut32_t
)0x00000001

	)

3993 
	#EXTI_PR_PR1
 ((
ut32_t
)0x00000002

	)

3994 
	#EXTI_PR_PR2
 ((
ut32_t
)0x00000004

	)

3995 
	#EXTI_PR_PR3
 ((
ut32_t
)0x00000008

	)

3996 
	#EXTI_PR_PR4
 ((
ut32_t
)0x00000010

	)

3997 
	#EXTI_PR_PR5
 ((
ut32_t
)0x00000020

	)

3998 
	#EXTI_PR_PR6
 ((
ut32_t
)0x00000040

	)

3999 
	#EXTI_PR_PR7
 ((
ut32_t
)0x00000080

	)

4000 
	#EXTI_PR_PR8
 ((
ut32_t
)0x00000100

	)

4001 
	#EXTI_PR_PR9
 ((
ut32_t
)0x00000200

	)

4002 
	#EXTI_PR_PR10
 ((
ut32_t
)0x00000400

	)

4003 
	#EXTI_PR_PR11
 ((
ut32_t
)0x00000800

	)

4004 
	#EXTI_PR_PR12
 ((
ut32_t
)0x00001000

	)

4005 
	#EXTI_PR_PR13
 ((
ut32_t
)0x00002000

	)

4006 
	#EXTI_PR_PR14
 ((
ut32_t
)0x00004000

	)

4007 
	#EXTI_PR_PR15
 ((
ut32_t
)0x00008000

	)

4008 
	#EXTI_PR_PR16
 ((
ut32_t
)0x00010000

	)

4009 
	#EXTI_PR_PR17
 ((
ut32_t
)0x00020000

	)

4010 
	#EXTI_PR_PR18
 ((
ut32_t
)0x00040000

	)

4011 
	#EXTI_PR_PR19
 ((
ut32_t
)0x00080000

	)

4019 
	#FLASH_ACR_LATENCY
 ((
ut32_t
)0x0000000F)

	)

4020 
	#FLASH_ACR_LATENCY_0WS
 ((
ut32_t
)0x00000000)

	)

4021 
	#FLASH_ACR_LATENCY_1WS
 ((
ut32_t
)0x00000001)

	)

4022 
	#FLASH_ACR_LATENCY_2WS
 ((
ut32_t
)0x00000002)

	)

4023 
	#FLASH_ACR_LATENCY_3WS
 ((
ut32_t
)0x00000003)

	)

4024 
	#FLASH_ACR_LATENCY_4WS
 ((
ut32_t
)0x00000004)

	)

4025 
	#FLASH_ACR_LATENCY_5WS
 ((
ut32_t
)0x00000005)

	)

4026 
	#FLASH_ACR_LATENCY_6WS
 ((
ut32_t
)0x00000006)

	)

4027 
	#FLASH_ACR_LATENCY_7WS
 ((
ut32_t
)0x00000007)

	)

4028 
	#FLASH_ACR_LATENCY_8WS
 ((
ut32_t
)0x00000008)

	)

4029 
	#FLASH_ACR_LATENCY_9WS
 ((
ut32_t
)0x00000009)

	)

4030 
	#FLASH_ACR_LATENCY_10WS
 ((
ut32_t
)0x0000000A)

	)

4031 
	#FLASH_ACR_LATENCY_11WS
 ((
ut32_t
)0x0000000B)

	)

4032 
	#FLASH_ACR_LATENCY_12WS
 ((
ut32_t
)0x0000000C)

	)

4033 
	#FLASH_ACR_LATENCY_13WS
 ((
ut32_t
)0x0000000D)

	)

4034 
	#FLASH_ACR_LATENCY_14WS
 ((
ut32_t
)0x0000000E)

	)

4035 
	#FLASH_ACR_LATENCY_15WS
 ((
ut32_t
)0x0000000F)

	)

4037 
	#FLASH_ACR_PRFTEN
 ((
ut32_t
)0x00000100)

	)

4038 
	#FLASH_ACR_ICEN
 ((
ut32_t
)0x00000200)

	)

4039 
	#FLASH_ACR_DCEN
 ((
ut32_t
)0x00000400)

	)

4040 
	#FLASH_ACR_ICRST
 ((
ut32_t
)0x00000800)

	)

4041 
	#FLASH_ACR_DCRST
 ((
ut32_t
)0x00001000)

	)

4042 
	#FLASH_ACR_BYTE0_ADDRESS
 ((
ut32_t
)0x40023C00)

	)

4043 
	#FLASH_ACR_BYTE2_ADDRESS
 ((
ut32_t
)0x40023C03)

	)

4046 
	#FLASH_SR_EOP
 ((
ut32_t
)0x00000001)

	)

4047 
	#FLASH_SR_SOP
 ((
ut32_t
)0x00000002)

	)

4048 
	#FLASH_SR_WRPERR
 ((
ut32_t
)0x00000010)

	)

4049 
	#FLASH_SR_PGAERR
 ((
ut32_t
)0x00000020)

	)

4050 
	#FLASH_SR_PGPERR
 ((
ut32_t
)0x00000040)

	)

4051 
	#FLASH_SR_PGSERR
 ((
ut32_t
)0x00000080)

	)

4052 
	#FLASH_SR_BSY
 ((
ut32_t
)0x00010000)

	)

4055 
	#FLASH_CR_PG
 ((
ut32_t
)0x00000001)

	)

4056 
	#FLASH_CR_SER
 ((
ut32_t
)0x00000002)

	)

4057 
	#FLASH_CR_MER
 ((
ut32_t
)0x00000004)

	)

4058 
	#FLASH_CR_MER1
 
FLASH_CR_MER


	)

4059 
	#FLASH_CR_SNB
 ((
ut32_t
)0x000000F8)

	)

4060 
	#FLASH_CR_SNB_0
 ((
ut32_t
)0x00000008)

	)

4061 
	#FLASH_CR_SNB_1
 ((
ut32_t
)0x00000010)

	)

4062 
	#FLASH_CR_SNB_2
 ((
ut32_t
)0x00000020)

	)

4063 
	#FLASH_CR_SNB_3
 ((
ut32_t
)0x00000040)

	)

4064 
	#FLASH_CR_SNB_4
 ((
ut32_t
)0x00000040)

	)

4065 
	#FLASH_CR_PSIZE
 ((
ut32_t
)0x00000300)

	)

4066 
	#FLASH_CR_PSIZE_0
 ((
ut32_t
)0x00000100)

	)

4067 
	#FLASH_CR_PSIZE_1
 ((
ut32_t
)0x00000200)

	)

4068 
	#FLASH_CR_MER2
 ((
ut32_t
)0x00008000)

	)

4069 
	#FLASH_CR_STRT
 ((
ut32_t
)0x00010000)

	)

4070 
	#FLASH_CR_EOPIE
 ((
ut32_t
)0x01000000)

	)

4071 
	#FLASH_CR_LOCK
 ((
ut32_t
)0x80000000)

	)

4074 
	#FLASH_OPTCR_OPTLOCK
 ((
ut32_t
)0x00000001)

	)

4075 
	#FLASH_OPTCR_OPTSTRT
 ((
ut32_t
)0x00000002)

	)

4076 
	#FLASH_OPTCR_BOR_LEV_0
 ((
ut32_t
)0x00000004)

	)

4077 
	#FLASH_OPTCR_BOR_LEV_1
 ((
ut32_t
)0x00000008)

	)

4078 
	#FLASH_OPTCR_BOR_LEV
 ((
ut32_t
)0x0000000C)

	)

4079 
	#FLASH_OPTCR_BFB2
 ((
ut32_t
)0x00000010)

	)

4081 
	#FLASH_OPTCR_WDG_SW
 ((
ut32_t
)0x00000020)

	)

4082 
	#FLASH_OPTCR_nRST_STOP
 ((
ut32_t
)0x00000040)

	)

4083 
	#FLASH_OPTCR_nRST_STDBY
 ((
ut32_t
)0x00000080)

	)

4084 
	#FLASH_OPTCR_RDP
 ((
ut32_t
)0x0000FF00)

	)

4085 
	#FLASH_OPTCR_RDP_0
 ((
ut32_t
)0x00000100)

	)

4086 
	#FLASH_OPTCR_RDP_1
 ((
ut32_t
)0x00000200)

	)

4087 
	#FLASH_OPTCR_RDP_2
 ((
ut32_t
)0x00000400)

	)

4088 
	#FLASH_OPTCR_RDP_3
 ((
ut32_t
)0x00000800)

	)

4089 
	#FLASH_OPTCR_RDP_4
 ((
ut32_t
)0x00001000)

	)

4090 
	#FLASH_OPTCR_RDP_5
 ((
ut32_t
)0x00002000)

	)

4091 
	#FLASH_OPTCR_RDP_6
 ((
ut32_t
)0x00004000)

	)

4092 
	#FLASH_OPTCR_RDP_7
 ((
ut32_t
)0x00008000)

	)

4093 
	#FLASH_OPTCR_nWRP
 ((
ut32_t
)0x0FFF0000)

	)

4094 
	#FLASH_OPTCR_nWRP_0
 ((
ut32_t
)0x00010000)

	)

4095 
	#FLASH_OPTCR_nWRP_1
 ((
ut32_t
)0x00020000)

	)

4096 
	#FLASH_OPTCR_nWRP_2
 ((
ut32_t
)0x00040000)

	)

4097 
	#FLASH_OPTCR_nWRP_3
 ((
ut32_t
)0x00080000)

	)

4098 
	#FLASH_OPTCR_nWRP_4
 ((
ut32_t
)0x00100000)

	)

4099 
	#FLASH_OPTCR_nWRP_5
 ((
ut32_t
)0x00200000)

	)

4100 
	#FLASH_OPTCR_nWRP_6
 ((
ut32_t
)0x00400000)

	)

4101 
	#FLASH_OPTCR_nWRP_7
 ((
ut32_t
)0x00800000)

	)

4102 
	#FLASH_OPTCR_nWRP_8
 ((
ut32_t
)0x01000000)

	)

4103 
	#FLASH_OPTCR_nWRP_9
 ((
ut32_t
)0x02000000)

	)

4104 
	#FLASH_OPTCR_nWRP_10
 ((
ut32_t
)0x04000000)

	)

4105 
	#FLASH_OPTCR_nWRP_11
 ((
ut32_t
)0x08000000)

	)

4107 
	#FLASH_OPTCR_DB1M
 ((
ut32_t
)0x40000000)

	)

4108 
	#FLASH_OPTCR_SPRMOD
 ((
ut32_t
)0x80000000)

	)

4111 
	#FLASH_OPTCR1_nWRP
 ((
ut32_t
)0x0FFF0000)

	)

4112 
	#FLASH_OPTCR1_nWRP_0
 ((
ut32_t
)0x00010000)

	)

4113 
	#FLASH_OPTCR1_nWRP_1
 ((
ut32_t
)0x00020000)

	)

4114 
	#FLASH_OPTCR1_nWRP_2
 ((
ut32_t
)0x00040000)

	)

4115 
	#FLASH_OPTCR1_nWRP_3
 ((
ut32_t
)0x00080000)

	)

4116 
	#FLASH_OPTCR1_nWRP_4
 ((
ut32_t
)0x00100000)

	)

4117 
	#FLASH_OPTCR1_nWRP_5
 ((
ut32_t
)0x00200000)

	)

4118 
	#FLASH_OPTCR1_nWRP_6
 ((
ut32_t
)0x00400000)

	)

4119 
	#FLASH_OPTCR1_nWRP_7
 ((
ut32_t
)0x00800000)

	)

4120 
	#FLASH_OPTCR1_nWRP_8
 ((
ut32_t
)0x01000000)

	)

4121 
	#FLASH_OPTCR1_nWRP_9
 ((
ut32_t
)0x02000000)

	)

4122 
	#FLASH_OPTCR1_nWRP_10
 ((
ut32_t
)0x04000000)

	)

4123 
	#FLASH_OPTCR1_nWRP_11
 ((
ut32_t
)0x08000000)

	)

4125 #i
defed
 (
STM32F40_41xxx
)

4132 
	#FSMC_BCR1_MBKEN
 ((
ut32_t
)0x00000001

	)

4133 
	#FSMC_BCR1_MUXEN
 ((
ut32_t
)0x00000002

	)

4135 
	#FSMC_BCR1_MTYP
 ((
ut32_t
)0x0000000C

	)

4136 
	#FSMC_BCR1_MTYP_0
 ((
ut32_t
)0x00000004

	)

4137 
	#FSMC_BCR1_MTYP_1
 ((
ut32_t
)0x00000008

	)

4139 
	#FSMC_BCR1_MWID
 ((
ut32_t
)0x00000030

	)

4140 
	#FSMC_BCR1_MWID_0
 ((
ut32_t
)0x00000010

	)

4141 
	#FSMC_BCR1_MWID_1
 ((
ut32_t
)0x00000020

	)

4143 
	#FSMC_BCR1_FACCEN
 ((
ut32_t
)0x00000040

	)

4144 
	#FSMC_BCR1_BURSTEN
 ((
ut32_t
)0x00000100

	)

4145 
	#FSMC_BCR1_WAITPOL
 ((
ut32_t
)0x00000200

	)

4146 
	#FSMC_BCR1_WRAPMOD
 ((
ut32_t
)0x00000400

	)

4147 
	#FSMC_BCR1_WAITCFG
 ((
ut32_t
)0x00000800

	)

4148 
	#FSMC_BCR1_WREN
 ((
ut32_t
)0x00001000

	)

4149 
	#FSMC_BCR1_WAITEN
 ((
ut32_t
)0x00002000

	)

4150 
	#FSMC_BCR1_EXTMOD
 ((
ut32_t
)0x00004000

	)

4151 
	#FSMC_BCR1_ASYNCWAIT
 ((
ut32_t
)0x00008000

	)

4152 
	#FSMC_BCR1_CBURSTRW
 ((
ut32_t
)0x00080000

	)

4155 
	#FSMC_BCR2_MBKEN
 ((
ut32_t
)0x00000001

	)

4156 
	#FSMC_BCR2_MUXEN
 ((
ut32_t
)0x00000002

	)

4158 
	#FSMC_BCR2_MTYP
 ((
ut32_t
)0x0000000C

	)

4159 
	#FSMC_BCR2_MTYP_0
 ((
ut32_t
)0x00000004

	)

4160 
	#FSMC_BCR2_MTYP_1
 ((
ut32_t
)0x00000008

	)

4162 
	#FSMC_BCR2_MWID
 ((
ut32_t
)0x00000030

	)

4163 
	#FSMC_BCR2_MWID_0
 ((
ut32_t
)0x00000010

	)

4164 
	#FSMC_BCR2_MWID_1
 ((
ut32_t
)0x00000020

	)

4166 
	#FSMC_BCR2_FACCEN
 ((
ut32_t
)0x00000040

	)

4167 
	#FSMC_BCR2_BURSTEN
 ((
ut32_t
)0x00000100

	)

4168 
	#FSMC_BCR2_WAITPOL
 ((
ut32_t
)0x00000200

	)

4169 
	#FSMC_BCR2_WRAPMOD
 ((
ut32_t
)0x00000400

	)

4170 
	#FSMC_BCR2_WAITCFG
 ((
ut32_t
)0x00000800

	)

4171 
	#FSMC_BCR2_WREN
 ((
ut32_t
)0x00001000

	)

4172 
	#FSMC_BCR2_WAITEN
 ((
ut32_t
)0x00002000

	)

4173 
	#FSMC_BCR2_EXTMOD
 ((
ut32_t
)0x00004000

	)

4174 
	#FSMC_BCR2_ASYNCWAIT
 ((
ut32_t
)0x00008000

	)

4175 
	#FSMC_BCR2_CBURSTRW
 ((
ut32_t
)0x00080000

	)

4178 
	#FSMC_BCR3_MBKEN
 ((
ut32_t
)0x00000001

	)

4179 
	#FSMC_BCR3_MUXEN
 ((
ut32_t
)0x00000002

	)

4181 
	#FSMC_BCR3_MTYP
 ((
ut32_t
)0x0000000C

	)

4182 
	#FSMC_BCR3_MTYP_0
 ((
ut32_t
)0x00000004

	)

4183 
	#FSMC_BCR3_MTYP_1
 ((
ut32_t
)0x00000008

	)

4185 
	#FSMC_BCR3_MWID
 ((
ut32_t
)0x00000030

	)

4186 
	#FSMC_BCR3_MWID_0
 ((
ut32_t
)0x00000010

	)

4187 
	#FSMC_BCR3_MWID_1
 ((
ut32_t
)0x00000020

	)

4189 
	#FSMC_BCR3_FACCEN
 ((
ut32_t
)0x00000040

	)

4190 
	#FSMC_BCR3_BURSTEN
 ((
ut32_t
)0x00000100

	)

4191 
	#FSMC_BCR3_WAITPOL
 ((
ut32_t
)0x00000200

	)

4192 
	#FSMC_BCR3_WRAPMOD
 ((
ut32_t
)0x00000400

	)

4193 
	#FSMC_BCR3_WAITCFG
 ((
ut32_t
)0x00000800

	)

4194 
	#FSMC_BCR3_WREN
 ((
ut32_t
)0x00001000

	)

4195 
	#FSMC_BCR3_WAITEN
 ((
ut32_t
)0x00002000

	)

4196 
	#FSMC_BCR3_EXTMOD
 ((
ut32_t
)0x00004000

	)

4197 
	#FSMC_BCR3_ASYNCWAIT
 ((
ut32_t
)0x00008000

	)

4198 
	#FSMC_BCR3_CBURSTRW
 ((
ut32_t
)0x00080000

	)

4201 
	#FSMC_BCR4_MBKEN
 ((
ut32_t
)0x00000001

	)

4202 
	#FSMC_BCR4_MUXEN
 ((
ut32_t
)0x00000002

	)

4204 
	#FSMC_BCR4_MTYP
 ((
ut32_t
)0x0000000C

	)

4205 
	#FSMC_BCR4_MTYP_0
 ((
ut32_t
)0x00000004

	)

4206 
	#FSMC_BCR4_MTYP_1
 ((
ut32_t
)0x00000008

	)

4208 
	#FSMC_BCR4_MWID
 ((
ut32_t
)0x00000030

	)

4209 
	#FSMC_BCR4_MWID_0
 ((
ut32_t
)0x00000010

	)

4210 
	#FSMC_BCR4_MWID_1
 ((
ut32_t
)0x00000020

	)

4212 
	#FSMC_BCR4_FACCEN
 ((
ut32_t
)0x00000040

	)

4213 
	#FSMC_BCR4_BURSTEN
 ((
ut32_t
)0x00000100

	)

4214 
	#FSMC_BCR4_WAITPOL
 ((
ut32_t
)0x00000200

	)

4215 
	#FSMC_BCR4_WRAPMOD
 ((
ut32_t
)0x00000400

	)

4216 
	#FSMC_BCR4_WAITCFG
 ((
ut32_t
)0x00000800

	)

4217 
	#FSMC_BCR4_WREN
 ((
ut32_t
)0x00001000

	)

4218 
	#FSMC_BCR4_WAITEN
 ((
ut32_t
)0x00002000

	)

4219 
	#FSMC_BCR4_EXTMOD
 ((
ut32_t
)0x00004000

	)

4220 
	#FSMC_BCR4_ASYNCWAIT
 ((
ut32_t
)0x00008000

	)

4221 
	#FSMC_BCR4_CBURSTRW
 ((
ut32_t
)0x00080000

	)

4224 
	#FSMC_BTR1_ADDSET
 ((
ut32_t
)0x0000000F

	)

4225 
	#FSMC_BTR1_ADDSET_0
 ((
ut32_t
)0x00000001

	)

4226 
	#FSMC_BTR1_ADDSET_1
 ((
ut32_t
)0x00000002

	)

4227 
	#FSMC_BTR1_ADDSET_2
 ((
ut32_t
)0x00000004

	)

4228 
	#FSMC_BTR1_ADDSET_3
 ((
ut32_t
)0x00000008

	)

4230 
	#FSMC_BTR1_ADDHLD
 ((
ut32_t
)0x000000F0

	)

4231 
	#FSMC_BTR1_ADDHLD_0
 ((
ut32_t
)0x00000010

	)

4232 
	#FSMC_BTR1_ADDHLD_1
 ((
ut32_t
)0x00000020

	)

4233 
	#FSMC_BTR1_ADDHLD_2
 ((
ut32_t
)0x00000040

	)

4234 
	#FSMC_BTR1_ADDHLD_3
 ((
ut32_t
)0x00000080

	)

4236 
	#FSMC_BTR1_DATAST
 ((
ut32_t
)0x0000FF00

	)

4237 
	#FSMC_BTR1_DATAST_0
 ((
ut32_t
)0x00000100

	)

4238 
	#FSMC_BTR1_DATAST_1
 ((
ut32_t
)0x00000200

	)

4239 
	#FSMC_BTR1_DATAST_2
 ((
ut32_t
)0x00000400

	)

4240 
	#FSMC_BTR1_DATAST_3
 ((
ut32_t
)0x00000800

	)

4242 
	#FSMC_BTR1_BUSTURN
 ((
ut32_t
)0x000F0000

	)

4243 
	#FSMC_BTR1_BUSTURN_0
 ((
ut32_t
)0x00010000

	)

4244 
	#FSMC_BTR1_BUSTURN_1
 ((
ut32_t
)0x00020000

	)

4245 
	#FSMC_BTR1_BUSTURN_2
 ((
ut32_t
)0x00040000

	)

4246 
	#FSMC_BTR1_BUSTURN_3
 ((
ut32_t
)0x00080000

	)

4248 
	#FSMC_BTR1_CLKDIV
 ((
ut32_t
)0x00F00000

	)

4249 
	#FSMC_BTR1_CLKDIV_0
 ((
ut32_t
)0x00100000

	)

4250 
	#FSMC_BTR1_CLKDIV_1
 ((
ut32_t
)0x00200000

	)

4251 
	#FSMC_BTR1_CLKDIV_2
 ((
ut32_t
)0x00400000

	)

4252 
	#FSMC_BTR1_CLKDIV_3
 ((
ut32_t
)0x00800000

	)

4254 
	#FSMC_BTR1_DATLAT
 ((
ut32_t
)0x0F000000

	)

4255 
	#FSMC_BTR1_DATLAT_0
 ((
ut32_t
)0x01000000

	)

4256 
	#FSMC_BTR1_DATLAT_1
 ((
ut32_t
)0x02000000

	)

4257 
	#FSMC_BTR1_DATLAT_2
 ((
ut32_t
)0x04000000

	)

4258 
	#FSMC_BTR1_DATLAT_3
 ((
ut32_t
)0x08000000

	)

4260 
	#FSMC_BTR1_ACCMOD
 ((
ut32_t
)0x30000000

	)

4261 
	#FSMC_BTR1_ACCMOD_0
 ((
ut32_t
)0x10000000

	)

4262 
	#FSMC_BTR1_ACCMOD_1
 ((
ut32_t
)0x20000000

	)

4265 
	#FSMC_BTR2_ADDSET
 ((
ut32_t
)0x0000000F

	)

4266 
	#FSMC_BTR2_ADDSET_0
 ((
ut32_t
)0x00000001

	)

4267 
	#FSMC_BTR2_ADDSET_1
 ((
ut32_t
)0x00000002

	)

4268 
	#FSMC_BTR2_ADDSET_2
 ((
ut32_t
)0x00000004

	)

4269 
	#FSMC_BTR2_ADDSET_3
 ((
ut32_t
)0x00000008

	)

4271 
	#FSMC_BTR2_ADDHLD
 ((
ut32_t
)0x000000F0

	)

4272 
	#FSMC_BTR2_ADDHLD_0
 ((
ut32_t
)0x00000010

	)

4273 
	#FSMC_BTR2_ADDHLD_1
 ((
ut32_t
)0x00000020

	)

4274 
	#FSMC_BTR2_ADDHLD_2
 ((
ut32_t
)0x00000040

	)

4275 
	#FSMC_BTR2_ADDHLD_3
 ((
ut32_t
)0x00000080

	)

4277 
	#FSMC_BTR2_DATAST
 ((
ut32_t
)0x0000FF00

	)

4278 
	#FSMC_BTR2_DATAST_0
 ((
ut32_t
)0x00000100

	)

4279 
	#FSMC_BTR2_DATAST_1
 ((
ut32_t
)0x00000200

	)

4280 
	#FSMC_BTR2_DATAST_2
 ((
ut32_t
)0x00000400

	)

4281 
	#FSMC_BTR2_DATAST_3
 ((
ut32_t
)0x00000800

	)

4283 
	#FSMC_BTR2_BUSTURN
 ((
ut32_t
)0x000F0000

	)

4284 
	#FSMC_BTR2_BUSTURN_0
 ((
ut32_t
)0x00010000

	)

4285 
	#FSMC_BTR2_BUSTURN_1
 ((
ut32_t
)0x00020000

	)

4286 
	#FSMC_BTR2_BUSTURN_2
 ((
ut32_t
)0x00040000

	)

4287 
	#FSMC_BTR2_BUSTURN_3
 ((
ut32_t
)0x00080000

	)

4289 
	#FSMC_BTR2_CLKDIV
 ((
ut32_t
)0x00F00000

	)

4290 
	#FSMC_BTR2_CLKDIV_0
 ((
ut32_t
)0x00100000

	)

4291 
	#FSMC_BTR2_CLKDIV_1
 ((
ut32_t
)0x00200000

	)

4292 
	#FSMC_BTR2_CLKDIV_2
 ((
ut32_t
)0x00400000

	)

4293 
	#FSMC_BTR2_CLKDIV_3
 ((
ut32_t
)0x00800000

	)

4295 
	#FSMC_BTR2_DATLAT
 ((
ut32_t
)0x0F000000

	)

4296 
	#FSMC_BTR2_DATLAT_0
 ((
ut32_t
)0x01000000

	)

4297 
	#FSMC_BTR2_DATLAT_1
 ((
ut32_t
)0x02000000

	)

4298 
	#FSMC_BTR2_DATLAT_2
 ((
ut32_t
)0x04000000

	)

4299 
	#FSMC_BTR2_DATLAT_3
 ((
ut32_t
)0x08000000

	)

4301 
	#FSMC_BTR2_ACCMOD
 ((
ut32_t
)0x30000000

	)

4302 
	#FSMC_BTR2_ACCMOD_0
 ((
ut32_t
)0x10000000

	)

4303 
	#FSMC_BTR2_ACCMOD_1
 ((
ut32_t
)0x20000000

	)

4306 
	#FSMC_BTR3_ADDSET
 ((
ut32_t
)0x0000000F

	)

4307 
	#FSMC_BTR3_ADDSET_0
 ((
ut32_t
)0x00000001

	)

4308 
	#FSMC_BTR3_ADDSET_1
 ((
ut32_t
)0x00000002

	)

4309 
	#FSMC_BTR3_ADDSET_2
 ((
ut32_t
)0x00000004

	)

4310 
	#FSMC_BTR3_ADDSET_3
 ((
ut32_t
)0x00000008

	)

4312 
	#FSMC_BTR3_ADDHLD
 ((
ut32_t
)0x000000F0

	)

4313 
	#FSMC_BTR3_ADDHLD_0
 ((
ut32_t
)0x00000010

	)

4314 
	#FSMC_BTR3_ADDHLD_1
 ((
ut32_t
)0x00000020

	)

4315 
	#FSMC_BTR3_ADDHLD_2
 ((
ut32_t
)0x00000040

	)

4316 
	#FSMC_BTR3_ADDHLD_3
 ((
ut32_t
)0x00000080

	)

4318 
	#FSMC_BTR3_DATAST
 ((
ut32_t
)0x0000FF00

	)

4319 
	#FSMC_BTR3_DATAST_0
 ((
ut32_t
)0x00000100

	)

4320 
	#FSMC_BTR3_DATAST_1
 ((
ut32_t
)0x00000200

	)

4321 
	#FSMC_BTR3_DATAST_2
 ((
ut32_t
)0x00000400

	)

4322 
	#FSMC_BTR3_DATAST_3
 ((
ut32_t
)0x00000800

	)

4324 
	#FSMC_BTR3_BUSTURN
 ((
ut32_t
)0x000F0000

	)

4325 
	#FSMC_BTR3_BUSTURN_0
 ((
ut32_t
)0x00010000

	)

4326 
	#FSMC_BTR3_BUSTURN_1
 ((
ut32_t
)0x00020000

	)

4327 
	#FSMC_BTR3_BUSTURN_2
 ((
ut32_t
)0x00040000

	)

4328 
	#FSMC_BTR3_BUSTURN_3
 ((
ut32_t
)0x00080000

	)

4330 
	#FSMC_BTR3_CLKDIV
 ((
ut32_t
)0x00F00000

	)

4331 
	#FSMC_BTR3_CLKDIV_0
 ((
ut32_t
)0x00100000

	)

4332 
	#FSMC_BTR3_CLKDIV_1
 ((
ut32_t
)0x00200000

	)

4333 
	#FSMC_BTR3_CLKDIV_2
 ((
ut32_t
)0x00400000

	)

4334 
	#FSMC_BTR3_CLKDIV_3
 ((
ut32_t
)0x00800000

	)

4336 
	#FSMC_BTR3_DATLAT
 ((
ut32_t
)0x0F000000

	)

4337 
	#FSMC_BTR3_DATLAT_0
 ((
ut32_t
)0x01000000

	)

4338 
	#FSMC_BTR3_DATLAT_1
 ((
ut32_t
)0x02000000

	)

4339 
	#FSMC_BTR3_DATLAT_2
 ((
ut32_t
)0x04000000

	)

4340 
	#FSMC_BTR3_DATLAT_3
 ((
ut32_t
)0x08000000

	)

4342 
	#FSMC_BTR3_ACCMOD
 ((
ut32_t
)0x30000000

	)

4343 
	#FSMC_BTR3_ACCMOD_0
 ((
ut32_t
)0x10000000

	)

4344 
	#FSMC_BTR3_ACCMOD_1
 ((
ut32_t
)0x20000000

	)

4347 
	#FSMC_BTR4_ADDSET
 ((
ut32_t
)0x0000000F

	)

4348 
	#FSMC_BTR4_ADDSET_0
 ((
ut32_t
)0x00000001

	)

4349 
	#FSMC_BTR4_ADDSET_1
 ((
ut32_t
)0x00000002

	)

4350 
	#FSMC_BTR4_ADDSET_2
 ((
ut32_t
)0x00000004

	)

4351 
	#FSMC_BTR4_ADDSET_3
 ((
ut32_t
)0x00000008

	)

4353 
	#FSMC_BTR4_ADDHLD
 ((
ut32_t
)0x000000F0

	)

4354 
	#FSMC_BTR4_ADDHLD_0
 ((
ut32_t
)0x00000010

	)

4355 
	#FSMC_BTR4_ADDHLD_1
 ((
ut32_t
)0x00000020

	)

4356 
	#FSMC_BTR4_ADDHLD_2
 ((
ut32_t
)0x00000040

	)

4357 
	#FSMC_BTR4_ADDHLD_3
 ((
ut32_t
)0x00000080

	)

4359 
	#FSMC_BTR4_DATAST
 ((
ut32_t
)0x0000FF00

	)

4360 
	#FSMC_BTR4_DATAST_0
 ((
ut32_t
)0x00000100

	)

4361 
	#FSMC_BTR4_DATAST_1
 ((
ut32_t
)0x00000200

	)

4362 
	#FSMC_BTR4_DATAST_2
 ((
ut32_t
)0x00000400

	)

4363 
	#FSMC_BTR4_DATAST_3
 ((
ut32_t
)0x00000800

	)

4365 
	#FSMC_BTR4_BUSTURN
 ((
ut32_t
)0x000F0000

	)

4366 
	#FSMC_BTR4_BUSTURN_0
 ((
ut32_t
)0x00010000

	)

4367 
	#FSMC_BTR4_BUSTURN_1
 ((
ut32_t
)0x00020000

	)

4368 
	#FSMC_BTR4_BUSTURN_2
 ((
ut32_t
)0x00040000

	)

4369 
	#FSMC_BTR4_BUSTURN_3
 ((
ut32_t
)0x00080000

	)

4371 
	#FSMC_BTR4_CLKDIV
 ((
ut32_t
)0x00F00000

	)

4372 
	#FSMC_BTR4_CLKDIV_0
 ((
ut32_t
)0x00100000

	)

4373 
	#FSMC_BTR4_CLKDIV_1
 ((
ut32_t
)0x00200000

	)

4374 
	#FSMC_BTR4_CLKDIV_2
 ((
ut32_t
)0x00400000

	)

4375 
	#FSMC_BTR4_CLKDIV_3
 ((
ut32_t
)0x00800000

	)

4377 
	#FSMC_BTR4_DATLAT
 ((
ut32_t
)0x0F000000

	)

4378 
	#FSMC_BTR4_DATLAT_0
 ((
ut32_t
)0x01000000

	)

4379 
	#FSMC_BTR4_DATLAT_1
 ((
ut32_t
)0x02000000

	)

4380 
	#FSMC_BTR4_DATLAT_2
 ((
ut32_t
)0x04000000

	)

4381 
	#FSMC_BTR4_DATLAT_3
 ((
ut32_t
)0x08000000

	)

4383 
	#FSMC_BTR4_ACCMOD
 ((
ut32_t
)0x30000000

	)

4384 
	#FSMC_BTR4_ACCMOD_0
 ((
ut32_t
)0x10000000

	)

4385 
	#FSMC_BTR4_ACCMOD_1
 ((
ut32_t
)0x20000000

	)

4388 
	#FSMC_BWTR1_ADDSET
 ((
ut32_t
)0x0000000F

	)

4389 
	#FSMC_BWTR1_ADDSET_0
 ((
ut32_t
)0x00000001

	)

4390 
	#FSMC_BWTR1_ADDSET_1
 ((
ut32_t
)0x00000002

	)

4391 
	#FSMC_BWTR1_ADDSET_2
 ((
ut32_t
)0x00000004

	)

4392 
	#FSMC_BWTR1_ADDSET_3
 ((
ut32_t
)0x00000008

	)

4394 
	#FSMC_BWTR1_ADDHLD
 ((
ut32_t
)0x000000F0

	)

4395 
	#FSMC_BWTR1_ADDHLD_0
 ((
ut32_t
)0x00000010

	)

4396 
	#FSMC_BWTR1_ADDHLD_1
 ((
ut32_t
)0x00000020

	)

4397 
	#FSMC_BWTR1_ADDHLD_2
 ((
ut32_t
)0x00000040

	)

4398 
	#FSMC_BWTR1_ADDHLD_3
 ((
ut32_t
)0x00000080

	)

4400 
	#FSMC_BWTR1_DATAST
 ((
ut32_t
)0x0000FF00

	)

4401 
	#FSMC_BWTR1_DATAST_0
 ((
ut32_t
)0x00000100

	)

4402 
	#FSMC_BWTR1_DATAST_1
 ((
ut32_t
)0x00000200

	)

4403 
	#FSMC_BWTR1_DATAST_2
 ((
ut32_t
)0x00000400

	)

4404 
	#FSMC_BWTR1_DATAST_3
 ((
ut32_t
)0x00000800

	)

4406 
	#FSMC_BWTR1_CLKDIV
 ((
ut32_t
)0x00F00000

	)

4407 
	#FSMC_BWTR1_CLKDIV_0
 ((
ut32_t
)0x00100000

	)

4408 
	#FSMC_BWTR1_CLKDIV_1
 ((
ut32_t
)0x00200000

	)

4409 
	#FSMC_BWTR1_CLKDIV_2
 ((
ut32_t
)0x00400000

	)

4410 
	#FSMC_BWTR1_CLKDIV_3
 ((
ut32_t
)0x00800000

	)

4412 
	#FSMC_BWTR1_DATLAT
 ((
ut32_t
)0x0F000000

	)

4413 
	#FSMC_BWTR1_DATLAT_0
 ((
ut32_t
)0x01000000

	)

4414 
	#FSMC_BWTR1_DATLAT_1
 ((
ut32_t
)0x02000000

	)

4415 
	#FSMC_BWTR1_DATLAT_2
 ((
ut32_t
)0x04000000

	)

4416 
	#FSMC_BWTR1_DATLAT_3
 ((
ut32_t
)0x08000000

	)

4418 
	#FSMC_BWTR1_ACCMOD
 ((
ut32_t
)0x30000000

	)

4419 
	#FSMC_BWTR1_ACCMOD_0
 ((
ut32_t
)0x10000000

	)

4420 
	#FSMC_BWTR1_ACCMOD_1
 ((
ut32_t
)0x20000000

	)

4423 
	#FSMC_BWTR2_ADDSET
 ((
ut32_t
)0x0000000F

	)

4424 
	#FSMC_BWTR2_ADDSET_0
 ((
ut32_t
)0x00000001

	)

4425 
	#FSMC_BWTR2_ADDSET_1
 ((
ut32_t
)0x00000002

	)

4426 
	#FSMC_BWTR2_ADDSET_2
 ((
ut32_t
)0x00000004

	)

4427 
	#FSMC_BWTR2_ADDSET_3
 ((
ut32_t
)0x00000008

	)

4429 
	#FSMC_BWTR2_ADDHLD
 ((
ut32_t
)0x000000F0

	)

4430 
	#FSMC_BWTR2_ADDHLD_0
 ((
ut32_t
)0x00000010

	)

4431 
	#FSMC_BWTR2_ADDHLD_1
 ((
ut32_t
)0x00000020

	)

4432 
	#FSMC_BWTR2_ADDHLD_2
 ((
ut32_t
)0x00000040

	)

4433 
	#FSMC_BWTR2_ADDHLD_3
 ((
ut32_t
)0x00000080

	)

4435 
	#FSMC_BWTR2_DATAST
 ((
ut32_t
)0x0000FF00

	)

4436 
	#FSMC_BWTR2_DATAST_0
 ((
ut32_t
)0x00000100

	)

4437 
	#FSMC_BWTR2_DATAST_1
 ((
ut32_t
)0x00000200

	)

4438 
	#FSMC_BWTR2_DATAST_2
 ((
ut32_t
)0x00000400

	)

4439 
	#FSMC_BWTR2_DATAST_3
 ((
ut32_t
)0x00000800

	)

4441 
	#FSMC_BWTR2_CLKDIV
 ((
ut32_t
)0x00F00000

	)

4442 
	#FSMC_BWTR2_CLKDIV_0
 ((
ut32_t
)0x00100000

	)

4443 
	#FSMC_BWTR2_CLKDIV_1
 ((
ut32_t
)0x00200000

	)

4444 
	#FSMC_BWTR2_CLKDIV_2
 ((
ut32_t
)0x00400000

	)

4445 
	#FSMC_BWTR2_CLKDIV_3
 ((
ut32_t
)0x00800000

	)

4447 
	#FSMC_BWTR2_DATLAT
 ((
ut32_t
)0x0F000000

	)

4448 
	#FSMC_BWTR2_DATLAT_0
 ((
ut32_t
)0x01000000

	)

4449 
	#FSMC_BWTR2_DATLAT_1
 ((
ut32_t
)0x02000000

	)

4450 
	#FSMC_BWTR2_DATLAT_2
 ((
ut32_t
)0x04000000

	)

4451 
	#FSMC_BWTR2_DATLAT_3
 ((
ut32_t
)0x08000000

	)

4453 
	#FSMC_BWTR2_ACCMOD
 ((
ut32_t
)0x30000000

	)

4454 
	#FSMC_BWTR2_ACCMOD_0
 ((
ut32_t
)0x10000000

	)

4455 
	#FSMC_BWTR2_ACCMOD_1
 ((
ut32_t
)0x20000000

	)

4458 
	#FSMC_BWTR3_ADDSET
 ((
ut32_t
)0x0000000F

	)

4459 
	#FSMC_BWTR3_ADDSET_0
 ((
ut32_t
)0x00000001

	)

4460 
	#FSMC_BWTR3_ADDSET_1
 ((
ut32_t
)0x00000002

	)

4461 
	#FSMC_BWTR3_ADDSET_2
 ((
ut32_t
)0x00000004

	)

4462 
	#FSMC_BWTR3_ADDSET_3
 ((
ut32_t
)0x00000008

	)

4464 
	#FSMC_BWTR3_ADDHLD
 ((
ut32_t
)0x000000F0

	)

4465 
	#FSMC_BWTR3_ADDHLD_0
 ((
ut32_t
)0x00000010

	)

4466 
	#FSMC_BWTR3_ADDHLD_1
 ((
ut32_t
)0x00000020

	)

4467 
	#FSMC_BWTR3_ADDHLD_2
 ((
ut32_t
)0x00000040

	)

4468 
	#FSMC_BWTR3_ADDHLD_3
 ((
ut32_t
)0x00000080

	)

4470 
	#FSMC_BWTR3_DATAST
 ((
ut32_t
)0x0000FF00

	)

4471 
	#FSMC_BWTR3_DATAST_0
 ((
ut32_t
)0x00000100

	)

4472 
	#FSMC_BWTR3_DATAST_1
 ((
ut32_t
)0x00000200

	)

4473 
	#FSMC_BWTR3_DATAST_2
 ((
ut32_t
)0x00000400

	)

4474 
	#FSMC_BWTR3_DATAST_3
 ((
ut32_t
)0x00000800

	)

4476 
	#FSMC_BWTR3_CLKDIV
 ((
ut32_t
)0x00F00000

	)

4477 
	#FSMC_BWTR3_CLKDIV_0
 ((
ut32_t
)0x00100000

	)

4478 
	#FSMC_BWTR3_CLKDIV_1
 ((
ut32_t
)0x00200000

	)

4479 
	#FSMC_BWTR3_CLKDIV_2
 ((
ut32_t
)0x00400000

	)

4480 
	#FSMC_BWTR3_CLKDIV_3
 ((
ut32_t
)0x00800000

	)

4482 
	#FSMC_BWTR3_DATLAT
 ((
ut32_t
)0x0F000000

	)

4483 
	#FSMC_BWTR3_DATLAT_0
 ((
ut32_t
)0x01000000

	)

4484 
	#FSMC_BWTR3_DATLAT_1
 ((
ut32_t
)0x02000000

	)

4485 
	#FSMC_BWTR3_DATLAT_2
 ((
ut32_t
)0x04000000

	)

4486 
	#FSMC_BWTR3_DATLAT_3
 ((
ut32_t
)0x08000000

	)

4488 
	#FSMC_BWTR3_ACCMOD
 ((
ut32_t
)0x30000000

	)

4489 
	#FSMC_BWTR3_ACCMOD_0
 ((
ut32_t
)0x10000000

	)

4490 
	#FSMC_BWTR3_ACCMOD_1
 ((
ut32_t
)0x20000000

	)

4493 
	#FSMC_BWTR4_ADDSET
 ((
ut32_t
)0x0000000F

	)

4494 
	#FSMC_BWTR4_ADDSET_0
 ((
ut32_t
)0x00000001

	)

4495 
	#FSMC_BWTR4_ADDSET_1
 ((
ut32_t
)0x00000002

	)

4496 
	#FSMC_BWTR4_ADDSET_2
 ((
ut32_t
)0x00000004

	)

4497 
	#FSMC_BWTR4_ADDSET_3
 ((
ut32_t
)0x00000008

	)

4499 
	#FSMC_BWTR4_ADDHLD
 ((
ut32_t
)0x000000F0

	)

4500 
	#FSMC_BWTR4_ADDHLD_0
 ((
ut32_t
)0x00000010

	)

4501 
	#FSMC_BWTR4_ADDHLD_1
 ((
ut32_t
)0x00000020

	)

4502 
	#FSMC_BWTR4_ADDHLD_2
 ((
ut32_t
)0x00000040

	)

4503 
	#FSMC_BWTR4_ADDHLD_3
 ((
ut32_t
)0x00000080

	)

4505 
	#FSMC_BWTR4_DATAST
 ((
ut32_t
)0x0000FF00

	)

4506 
	#FSMC_BWTR4_DATAST_0
 ((
ut32_t
)0x00000100

	)

4507 
	#FSMC_BWTR4_DATAST_1
 ((
ut32_t
)0x00000200

	)

4508 
	#FSMC_BWTR4_DATAST_2
 ((
ut32_t
)0x00000400

	)

4509 
	#FSMC_BWTR4_DATAST_3
 ((
ut32_t
)0x00000800

	)

4511 
	#FSMC_BWTR4_CLKDIV
 ((
ut32_t
)0x00F00000

	)

4512 
	#FSMC_BWTR4_CLKDIV_0
 ((
ut32_t
)0x00100000

	)

4513 
	#FSMC_BWTR4_CLKDIV_1
 ((
ut32_t
)0x00200000

	)

4514 
	#FSMC_BWTR4_CLKDIV_2
 ((
ut32_t
)0x00400000

	)

4515 
	#FSMC_BWTR4_CLKDIV_3
 ((
ut32_t
)0x00800000

	)

4517 
	#FSMC_BWTR4_DATLAT
 ((
ut32_t
)0x0F000000

	)

4518 
	#FSMC_BWTR4_DATLAT_0
 ((
ut32_t
)0x01000000

	)

4519 
	#FSMC_BWTR4_DATLAT_1
 ((
ut32_t
)0x02000000

	)

4520 
	#FSMC_BWTR4_DATLAT_2
 ((
ut32_t
)0x04000000

	)

4521 
	#FSMC_BWTR4_DATLAT_3
 ((
ut32_t
)0x08000000

	)

4523 
	#FSMC_BWTR4_ACCMOD
 ((
ut32_t
)0x30000000

	)

4524 
	#FSMC_BWTR4_ACCMOD_0
 ((
ut32_t
)0x10000000

	)

4525 
	#FSMC_BWTR4_ACCMOD_1
 ((
ut32_t
)0x20000000

	)

4528 
	#FSMC_PCR2_PWAITEN
 ((
ut32_t
)0x00000002

	)

4529 
	#FSMC_PCR2_PBKEN
 ((
ut32_t
)0x00000004

	)

4530 
	#FSMC_PCR2_PTYP
 ((
ut32_t
)0x00000008

	)

4532 
	#FSMC_PCR2_PWID
 ((
ut32_t
)0x00000030

	)

4533 
	#FSMC_PCR2_PWID_0
 ((
ut32_t
)0x00000010

	)

4534 
	#FSMC_PCR2_PWID_1
 ((
ut32_t
)0x00000020

	)

4536 
	#FSMC_PCR2_ECCEN
 ((
ut32_t
)0x00000040

	)

4538 
	#FSMC_PCR2_TCLR
 ((
ut32_t
)0x00001E00

	)

4539 
	#FSMC_PCR2_TCLR_0
 ((
ut32_t
)0x00000200

	)

4540 
	#FSMC_PCR2_TCLR_1
 ((
ut32_t
)0x00000400

	)

4541 
	#FSMC_PCR2_TCLR_2
 ((
ut32_t
)0x00000800

	)

4542 
	#FSMC_PCR2_TCLR_3
 ((
ut32_t
)0x00001000

	)

4544 
	#FSMC_PCR2_TAR
 ((
ut32_t
)0x0001E000

	)

4545 
	#FSMC_PCR2_TAR_0
 ((
ut32_t
)0x00002000

	)

4546 
	#FSMC_PCR2_TAR_1
 ((
ut32_t
)0x00004000

	)

4547 
	#FSMC_PCR2_TAR_2
 ((
ut32_t
)0x00008000

	)

4548 
	#FSMC_PCR2_TAR_3
 ((
ut32_t
)0x00010000

	)

4550 
	#FSMC_PCR2_ECCPS
 ((
ut32_t
)0x000E0000

	)

4551 
	#FSMC_PCR2_ECCPS_0
 ((
ut32_t
)0x00020000

	)

4552 
	#FSMC_PCR2_ECCPS_1
 ((
ut32_t
)0x00040000

	)

4553 
	#FSMC_PCR2_ECCPS_2
 ((
ut32_t
)0x00080000

	)

4556 
	#FSMC_PCR3_PWAITEN
 ((
ut32_t
)0x00000002

	)

4557 
	#FSMC_PCR3_PBKEN
 ((
ut32_t
)0x00000004

	)

4558 
	#FSMC_PCR3_PTYP
 ((
ut32_t
)0x00000008

	)

4560 
	#FSMC_PCR3_PWID
 ((
ut32_t
)0x00000030

	)

4561 
	#FSMC_PCR3_PWID_0
 ((
ut32_t
)0x00000010

	)

4562 
	#FSMC_PCR3_PWID_1
 ((
ut32_t
)0x00000020

	)

4564 
	#FSMC_PCR3_ECCEN
 ((
ut32_t
)0x00000040

	)

4566 
	#FSMC_PCR3_TCLR
 ((
ut32_t
)0x00001E00

	)

4567 
	#FSMC_PCR3_TCLR_0
 ((
ut32_t
)0x00000200

	)

4568 
	#FSMC_PCR3_TCLR_1
 ((
ut32_t
)0x00000400

	)

4569 
	#FSMC_PCR3_TCLR_2
 ((
ut32_t
)0x00000800

	)

4570 
	#FSMC_PCR3_TCLR_3
 ((
ut32_t
)0x00001000

	)

4572 
	#FSMC_PCR3_TAR
 ((
ut32_t
)0x0001E000

	)

4573 
	#FSMC_PCR3_TAR_0
 ((
ut32_t
)0x00002000

	)

4574 
	#FSMC_PCR3_TAR_1
 ((
ut32_t
)0x00004000

	)

4575 
	#FSMC_PCR3_TAR_2
 ((
ut32_t
)0x00008000

	)

4576 
	#FSMC_PCR3_TAR_3
 ((
ut32_t
)0x00010000

	)

4578 
	#FSMC_PCR3_ECCPS
 ((
ut32_t
)0x000E0000

	)

4579 
	#FSMC_PCR3_ECCPS_0
 ((
ut32_t
)0x00020000

	)

4580 
	#FSMC_PCR3_ECCPS_1
 ((
ut32_t
)0x00040000

	)

4581 
	#FSMC_PCR3_ECCPS_2
 ((
ut32_t
)0x00080000

	)

4584 
	#FSMC_PCR4_PWAITEN
 ((
ut32_t
)0x00000002

	)

4585 
	#FSMC_PCR4_PBKEN
 ((
ut32_t
)0x00000004

	)

4586 
	#FSMC_PCR4_PTYP
 ((
ut32_t
)0x00000008

	)

4588 
	#FSMC_PCR4_PWID
 ((
ut32_t
)0x00000030

	)

4589 
	#FSMC_PCR4_PWID_0
 ((
ut32_t
)0x00000010

	)

4590 
	#FSMC_PCR4_PWID_1
 ((
ut32_t
)0x00000020

	)

4592 
	#FSMC_PCR4_ECCEN
 ((
ut32_t
)0x00000040

	)

4594 
	#FSMC_PCR4_TCLR
 ((
ut32_t
)0x00001E00

	)

4595 
	#FSMC_PCR4_TCLR_0
 ((
ut32_t
)0x00000200

	)

4596 
	#FSMC_PCR4_TCLR_1
 ((
ut32_t
)0x00000400

	)

4597 
	#FSMC_PCR4_TCLR_2
 ((
ut32_t
)0x00000800

	)

4598 
	#FSMC_PCR4_TCLR_3
 ((
ut32_t
)0x00001000

	)

4600 
	#FSMC_PCR4_TAR
 ((
ut32_t
)0x0001E000

	)

4601 
	#FSMC_PCR4_TAR_0
 ((
ut32_t
)0x00002000

	)

4602 
	#FSMC_PCR4_TAR_1
 ((
ut32_t
)0x00004000

	)

4603 
	#FSMC_PCR4_TAR_2
 ((
ut32_t
)0x00008000

	)

4604 
	#FSMC_PCR4_TAR_3
 ((
ut32_t
)0x00010000

	)

4606 
	#FSMC_PCR4_ECCPS
 ((
ut32_t
)0x000E0000

	)

4607 
	#FSMC_PCR4_ECCPS_0
 ((
ut32_t
)0x00020000

	)

4608 
	#FSMC_PCR4_ECCPS_1
 ((
ut32_t
)0x00040000

	)

4609 
	#FSMC_PCR4_ECCPS_2
 ((
ut32_t
)0x00080000

	)

4612 
	#FSMC_SR2_IRS
 ((
ut8_t
)0x01

	)

4613 
	#FSMC_SR2_ILS
 ((
ut8_t
)0x02

	)

4614 
	#FSMC_SR2_IFS
 ((
ut8_t
)0x04

	)

4615 
	#FSMC_SR2_IREN
 ((
ut8_t
)0x08

	)

4616 
	#FSMC_SR2_ILEN
 ((
ut8_t
)0x10

	)

4617 
	#FSMC_SR2_IFEN
 ((
ut8_t
)0x20

	)

4618 
	#FSMC_SR2_FEMPT
 ((
ut8_t
)0x40

	)

4621 
	#FSMC_SR3_IRS
 ((
ut8_t
)0x01

	)

4622 
	#FSMC_SR3_ILS
 ((
ut8_t
)0x02

	)

4623 
	#FSMC_SR3_IFS
 ((
ut8_t
)0x04

	)

4624 
	#FSMC_SR3_IREN
 ((
ut8_t
)0x08

	)

4625 
	#FSMC_SR3_ILEN
 ((
ut8_t
)0x10

	)

4626 
	#FSMC_SR3_IFEN
 ((
ut8_t
)0x20

	)

4627 
	#FSMC_SR3_FEMPT
 ((
ut8_t
)0x40

	)

4630 
	#FSMC_SR4_IRS
 ((
ut8_t
)0x01

	)

4631 
	#FSMC_SR4_ILS
 ((
ut8_t
)0x02

	)

4632 
	#FSMC_SR4_IFS
 ((
ut8_t
)0x04

	)

4633 
	#FSMC_SR4_IREN
 ((
ut8_t
)0x08

	)

4634 
	#FSMC_SR4_ILEN
 ((
ut8_t
)0x10

	)

4635 
	#FSMC_SR4_IFEN
 ((
ut8_t
)0x20

	)

4636 
	#FSMC_SR4_FEMPT
 ((
ut8_t
)0x40

	)

4639 
	#FSMC_PMEM2_MEMSET2
 ((
ut32_t
)0x000000FF

	)

4640 
	#FSMC_PMEM2_MEMSET2_0
 ((
ut32_t
)0x00000001

	)

4641 
	#FSMC_PMEM2_MEMSET2_1
 ((
ut32_t
)0x00000002

	)

4642 
	#FSMC_PMEM2_MEMSET2_2
 ((
ut32_t
)0x00000004

	)

4643 
	#FSMC_PMEM2_MEMSET2_3
 ((
ut32_t
)0x00000008

	)

4644 
	#FSMC_PMEM2_MEMSET2_4
 ((
ut32_t
)0x00000010

	)

4645 
	#FSMC_PMEM2_MEMSET2_5
 ((
ut32_t
)0x00000020

	)

4646 
	#FSMC_PMEM2_MEMSET2_6
 ((
ut32_t
)0x00000040

	)

4647 
	#FSMC_PMEM2_MEMSET2_7
 ((
ut32_t
)0x00000080

	)

4649 
	#FSMC_PMEM2_MEMWAIT2
 ((
ut32_t
)0x0000FF00

	)

4650 
	#FSMC_PMEM2_MEMWAIT2_0
 ((
ut32_t
)0x00000100

	)

4651 
	#FSMC_PMEM2_MEMWAIT2_1
 ((
ut32_t
)0x00000200

	)

4652 
	#FSMC_PMEM2_MEMWAIT2_2
 ((
ut32_t
)0x00000400

	)

4653 
	#FSMC_PMEM2_MEMWAIT2_3
 ((
ut32_t
)0x00000800

	)

4654 
	#FSMC_PMEM2_MEMWAIT2_4
 ((
ut32_t
)0x00001000

	)

4655 
	#FSMC_PMEM2_MEMWAIT2_5
 ((
ut32_t
)0x00002000

	)

4656 
	#FSMC_PMEM2_MEMWAIT2_6
 ((
ut32_t
)0x00004000

	)

4657 
	#FSMC_PMEM2_MEMWAIT2_7
 ((
ut32_t
)0x00008000

	)

4659 
	#FSMC_PMEM2_MEMHOLD2
 ((
ut32_t
)0x00FF0000

	)

4660 
	#FSMC_PMEM2_MEMHOLD2_0
 ((
ut32_t
)0x00010000

	)

4661 
	#FSMC_PMEM2_MEMHOLD2_1
 ((
ut32_t
)0x00020000

	)

4662 
	#FSMC_PMEM2_MEMHOLD2_2
 ((
ut32_t
)0x00040000

	)

4663 
	#FSMC_PMEM2_MEMHOLD2_3
 ((
ut32_t
)0x00080000

	)

4664 
	#FSMC_PMEM2_MEMHOLD2_4
 ((
ut32_t
)0x00100000

	)

4665 
	#FSMC_PMEM2_MEMHOLD2_5
 ((
ut32_t
)0x00200000

	)

4666 
	#FSMC_PMEM2_MEMHOLD2_6
 ((
ut32_t
)0x00400000

	)

4667 
	#FSMC_PMEM2_MEMHOLD2_7
 ((
ut32_t
)0x00800000

	)

4669 
	#FSMC_PMEM2_MEMHIZ2
 ((
ut32_t
)0xFF000000

	)

4670 
	#FSMC_PMEM2_MEMHIZ2_0
 ((
ut32_t
)0x01000000

	)

4671 
	#FSMC_PMEM2_MEMHIZ2_1
 ((
ut32_t
)0x02000000

	)

4672 
	#FSMC_PMEM2_MEMHIZ2_2
 ((
ut32_t
)0x04000000

	)

4673 
	#FSMC_PMEM2_MEMHIZ2_3
 ((
ut32_t
)0x08000000

	)

4674 
	#FSMC_PMEM2_MEMHIZ2_4
 ((
ut32_t
)0x10000000

	)

4675 
	#FSMC_PMEM2_MEMHIZ2_5
 ((
ut32_t
)0x20000000

	)

4676 
	#FSMC_PMEM2_MEMHIZ2_6
 ((
ut32_t
)0x40000000

	)

4677 
	#FSMC_PMEM2_MEMHIZ2_7
 ((
ut32_t
)0x80000000

	)

4680 
	#FSMC_PMEM3_MEMSET3
 ((
ut32_t
)0x000000FF

	)

4681 
	#FSMC_PMEM3_MEMSET3_0
 ((
ut32_t
)0x00000001

	)

4682 
	#FSMC_PMEM3_MEMSET3_1
 ((
ut32_t
)0x00000002

	)

4683 
	#FSMC_PMEM3_MEMSET3_2
 ((
ut32_t
)0x00000004

	)

4684 
	#FSMC_PMEM3_MEMSET3_3
 ((
ut32_t
)0x00000008

	)

4685 
	#FSMC_PMEM3_MEMSET3_4
 ((
ut32_t
)0x00000010

	)

4686 
	#FSMC_PMEM3_MEMSET3_5
 ((
ut32_t
)0x00000020

	)

4687 
	#FSMC_PMEM3_MEMSET3_6
 ((
ut32_t
)0x00000040

	)

4688 
	#FSMC_PMEM3_MEMSET3_7
 ((
ut32_t
)0x00000080

	)

4690 
	#FSMC_PMEM3_MEMWAIT3
 ((
ut32_t
)0x0000FF00

	)

4691 
	#FSMC_PMEM3_MEMWAIT3_0
 ((
ut32_t
)0x00000100

	)

4692 
	#FSMC_PMEM3_MEMWAIT3_1
 ((
ut32_t
)0x00000200

	)

4693 
	#FSMC_PMEM3_MEMWAIT3_2
 ((
ut32_t
)0x00000400

	)

4694 
	#FSMC_PMEM3_MEMWAIT3_3
 ((
ut32_t
)0x00000800

	)

4695 
	#FSMC_PMEM3_MEMWAIT3_4
 ((
ut32_t
)0x00001000

	)

4696 
	#FSMC_PMEM3_MEMWAIT3_5
 ((
ut32_t
)0x00002000

	)

4697 
	#FSMC_PMEM3_MEMWAIT3_6
 ((
ut32_t
)0x00004000

	)

4698 
	#FSMC_PMEM3_MEMWAIT3_7
 ((
ut32_t
)0x00008000

	)

4700 
	#FSMC_PMEM3_MEMHOLD3
 ((
ut32_t
)0x00FF0000

	)

4701 
	#FSMC_PMEM3_MEMHOLD3_0
 ((
ut32_t
)0x00010000

	)

4702 
	#FSMC_PMEM3_MEMHOLD3_1
 ((
ut32_t
)0x00020000

	)

4703 
	#FSMC_PMEM3_MEMHOLD3_2
 ((
ut32_t
)0x00040000

	)

4704 
	#FSMC_PMEM3_MEMHOLD3_3
 ((
ut32_t
)0x00080000

	)

4705 
	#FSMC_PMEM3_MEMHOLD3_4
 ((
ut32_t
)0x00100000

	)

4706 
	#FSMC_PMEM3_MEMHOLD3_5
 ((
ut32_t
)0x00200000

	)

4707 
	#FSMC_PMEM3_MEMHOLD3_6
 ((
ut32_t
)0x00400000

	)

4708 
	#FSMC_PMEM3_MEMHOLD3_7
 ((
ut32_t
)0x00800000

	)

4710 
	#FSMC_PMEM3_MEMHIZ3
 ((
ut32_t
)0xFF000000

	)

4711 
	#FSMC_PMEM3_MEMHIZ3_0
 ((
ut32_t
)0x01000000

	)

4712 
	#FSMC_PMEM3_MEMHIZ3_1
 ((
ut32_t
)0x02000000

	)

4713 
	#FSMC_PMEM3_MEMHIZ3_2
 ((
ut32_t
)0x04000000

	)

4714 
	#FSMC_PMEM3_MEMHIZ3_3
 ((
ut32_t
)0x08000000

	)

4715 
	#FSMC_PMEM3_MEMHIZ3_4
 ((
ut32_t
)0x10000000

	)

4716 
	#FSMC_PMEM3_MEMHIZ3_5
 ((
ut32_t
)0x20000000

	)

4717 
	#FSMC_PMEM3_MEMHIZ3_6
 ((
ut32_t
)0x40000000

	)

4718 
	#FSMC_PMEM3_MEMHIZ3_7
 ((
ut32_t
)0x80000000

	)

4721 
	#FSMC_PMEM4_MEMSET4
 ((
ut32_t
)0x000000FF

	)

4722 
	#FSMC_PMEM4_MEMSET4_0
 ((
ut32_t
)0x00000001

	)

4723 
	#FSMC_PMEM4_MEMSET4_1
 ((
ut32_t
)0x00000002

	)

4724 
	#FSMC_PMEM4_MEMSET4_2
 ((
ut32_t
)0x00000004

	)

4725 
	#FSMC_PMEM4_MEMSET4_3
 ((
ut32_t
)0x00000008

	)

4726 
	#FSMC_PMEM4_MEMSET4_4
 ((
ut32_t
)0x00000010

	)

4727 
	#FSMC_PMEM4_MEMSET4_5
 ((
ut32_t
)0x00000020

	)

4728 
	#FSMC_PMEM4_MEMSET4_6
 ((
ut32_t
)0x00000040

	)

4729 
	#FSMC_PMEM4_MEMSET4_7
 ((
ut32_t
)0x00000080

	)

4731 
	#FSMC_PMEM4_MEMWAIT4
 ((
ut32_t
)0x0000FF00

	)

4732 
	#FSMC_PMEM4_MEMWAIT4_0
 ((
ut32_t
)0x00000100

	)

4733 
	#FSMC_PMEM4_MEMWAIT4_1
 ((
ut32_t
)0x00000200

	)

4734 
	#FSMC_PMEM4_MEMWAIT4_2
 ((
ut32_t
)0x00000400

	)

4735 
	#FSMC_PMEM4_MEMWAIT4_3
 ((
ut32_t
)0x00000800

	)

4736 
	#FSMC_PMEM4_MEMWAIT4_4
 ((
ut32_t
)0x00001000

	)

4737 
	#FSMC_PMEM4_MEMWAIT4_5
 ((
ut32_t
)0x00002000

	)

4738 
	#FSMC_PMEM4_MEMWAIT4_6
 ((
ut32_t
)0x00004000

	)

4739 
	#FSMC_PMEM4_MEMWAIT4_7
 ((
ut32_t
)0x00008000

	)

4741 
	#FSMC_PMEM4_MEMHOLD4
 ((
ut32_t
)0x00FF0000

	)

4742 
	#FSMC_PMEM4_MEMHOLD4_0
 ((
ut32_t
)0x00010000

	)

4743 
	#FSMC_PMEM4_MEMHOLD4_1
 ((
ut32_t
)0x00020000

	)

4744 
	#FSMC_PMEM4_MEMHOLD4_2
 ((
ut32_t
)0x00040000

	)

4745 
	#FSMC_PMEM4_MEMHOLD4_3
 ((
ut32_t
)0x00080000

	)

4746 
	#FSMC_PMEM4_MEMHOLD4_4
 ((
ut32_t
)0x00100000

	)

4747 
	#FSMC_PMEM4_MEMHOLD4_5
 ((
ut32_t
)0x00200000

	)

4748 
	#FSMC_PMEM4_MEMHOLD4_6
 ((
ut32_t
)0x00400000

	)

4749 
	#FSMC_PMEM4_MEMHOLD4_7
 ((
ut32_t
)0x00800000

	)

4751 
	#FSMC_PMEM4_MEMHIZ4
 ((
ut32_t
)0xFF000000

	)

4752 
	#FSMC_PMEM4_MEMHIZ4_0
 ((
ut32_t
)0x01000000

	)

4753 
	#FSMC_PMEM4_MEMHIZ4_1
 ((
ut32_t
)0x02000000

	)

4754 
	#FSMC_PMEM4_MEMHIZ4_2
 ((
ut32_t
)0x04000000

	)

4755 
	#FSMC_PMEM4_MEMHIZ4_3
 ((
ut32_t
)0x08000000

	)

4756 
	#FSMC_PMEM4_MEMHIZ4_4
 ((
ut32_t
)0x10000000

	)

4757 
	#FSMC_PMEM4_MEMHIZ4_5
 ((
ut32_t
)0x20000000

	)

4758 
	#FSMC_PMEM4_MEMHIZ4_6
 ((
ut32_t
)0x40000000

	)

4759 
	#FSMC_PMEM4_MEMHIZ4_7
 ((
ut32_t
)0x80000000

	)

4762 
	#FSMC_PATT2_ATTSET2
 ((
ut32_t
)0x000000FF

	)

4763 
	#FSMC_PATT2_ATTSET2_0
 ((
ut32_t
)0x00000001

	)

4764 
	#FSMC_PATT2_ATTSET2_1
 ((
ut32_t
)0x00000002

	)

4765 
	#FSMC_PATT2_ATTSET2_2
 ((
ut32_t
)0x00000004

	)

4766 
	#FSMC_PATT2_ATTSET2_3
 ((
ut32_t
)0x00000008

	)

4767 
	#FSMC_PATT2_ATTSET2_4
 ((
ut32_t
)0x00000010

	)

4768 
	#FSMC_PATT2_ATTSET2_5
 ((
ut32_t
)0x00000020

	)

4769 
	#FSMC_PATT2_ATTSET2_6
 ((
ut32_t
)0x00000040

	)

4770 
	#FSMC_PATT2_ATTSET2_7
 ((
ut32_t
)0x00000080

	)

4772 
	#FSMC_PATT2_ATTWAIT2
 ((
ut32_t
)0x0000FF00

	)

4773 
	#FSMC_PATT2_ATTWAIT2_0
 ((
ut32_t
)0x00000100

	)

4774 
	#FSMC_PATT2_ATTWAIT2_1
 ((
ut32_t
)0x00000200

	)

4775 
	#FSMC_PATT2_ATTWAIT2_2
 ((
ut32_t
)0x00000400

	)

4776 
	#FSMC_PATT2_ATTWAIT2_3
 ((
ut32_t
)0x00000800

	)

4777 
	#FSMC_PATT2_ATTWAIT2_4
 ((
ut32_t
)0x00001000

	)

4778 
	#FSMC_PATT2_ATTWAIT2_5
 ((
ut32_t
)0x00002000

	)

4779 
	#FSMC_PATT2_ATTWAIT2_6
 ((
ut32_t
)0x00004000

	)

4780 
	#FSMC_PATT2_ATTWAIT2_7
 ((
ut32_t
)0x00008000

	)

4782 
	#FSMC_PATT2_ATTHOLD2
 ((
ut32_t
)0x00FF0000

	)

4783 
	#FSMC_PATT2_ATTHOLD2_0
 ((
ut32_t
)0x00010000

	)

4784 
	#FSMC_PATT2_ATTHOLD2_1
 ((
ut32_t
)0x00020000

	)

4785 
	#FSMC_PATT2_ATTHOLD2_2
 ((
ut32_t
)0x00040000

	)

4786 
	#FSMC_PATT2_ATTHOLD2_3
 ((
ut32_t
)0x00080000

	)

4787 
	#FSMC_PATT2_ATTHOLD2_4
 ((
ut32_t
)0x00100000

	)

4788 
	#FSMC_PATT2_ATTHOLD2_5
 ((
ut32_t
)0x00200000

	)

4789 
	#FSMC_PATT2_ATTHOLD2_6
 ((
ut32_t
)0x00400000

	)

4790 
	#FSMC_PATT2_ATTHOLD2_7
 ((
ut32_t
)0x00800000

	)

4792 
	#FSMC_PATT2_ATTHIZ2
 ((
ut32_t
)0xFF000000

	)

4793 
	#FSMC_PATT2_ATTHIZ2_0
 ((
ut32_t
)0x01000000

	)

4794 
	#FSMC_PATT2_ATTHIZ2_1
 ((
ut32_t
)0x02000000

	)

4795 
	#FSMC_PATT2_ATTHIZ2_2
 ((
ut32_t
)0x04000000

	)

4796 
	#FSMC_PATT2_ATTHIZ2_3
 ((
ut32_t
)0x08000000

	)

4797 
	#FSMC_PATT2_ATTHIZ2_4
 ((
ut32_t
)0x10000000

	)

4798 
	#FSMC_PATT2_ATTHIZ2_5
 ((
ut32_t
)0x20000000

	)

4799 
	#FSMC_PATT2_ATTHIZ2_6
 ((
ut32_t
)0x40000000

	)

4800 
	#FSMC_PATT2_ATTHIZ2_7
 ((
ut32_t
)0x80000000

	)

4803 
	#FSMC_PATT3_ATTSET3
 ((
ut32_t
)0x000000FF

	)

4804 
	#FSMC_PATT3_ATTSET3_0
 ((
ut32_t
)0x00000001

	)

4805 
	#FSMC_PATT3_ATTSET3_1
 ((
ut32_t
)0x00000002

	)

4806 
	#FSMC_PATT3_ATTSET3_2
 ((
ut32_t
)0x00000004

	)

4807 
	#FSMC_PATT3_ATTSET3_3
 ((
ut32_t
)0x00000008

	)

4808 
	#FSMC_PATT3_ATTSET3_4
 ((
ut32_t
)0x00000010

	)

4809 
	#FSMC_PATT3_ATTSET3_5
 ((
ut32_t
)0x00000020

	)

4810 
	#FSMC_PATT3_ATTSET3_6
 ((
ut32_t
)0x00000040

	)

4811 
	#FSMC_PATT3_ATTSET3_7
 ((
ut32_t
)0x00000080

	)

4813 
	#FSMC_PATT3_ATTWAIT3
 ((
ut32_t
)0x0000FF00

	)

4814 
	#FSMC_PATT3_ATTWAIT3_0
 ((
ut32_t
)0x00000100

	)

4815 
	#FSMC_PATT3_ATTWAIT3_1
 ((
ut32_t
)0x00000200

	)

4816 
	#FSMC_PATT3_ATTWAIT3_2
 ((
ut32_t
)0x00000400

	)

4817 
	#FSMC_PATT3_ATTWAIT3_3
 ((
ut32_t
)0x00000800

	)

4818 
	#FSMC_PATT3_ATTWAIT3_4
 ((
ut32_t
)0x00001000

	)

4819 
	#FSMC_PATT3_ATTWAIT3_5
 ((
ut32_t
)0x00002000

	)

4820 
	#FSMC_PATT3_ATTWAIT3_6
 ((
ut32_t
)0x00004000

	)

4821 
	#FSMC_PATT3_ATTWAIT3_7
 ((
ut32_t
)0x00008000

	)

4823 
	#FSMC_PATT3_ATTHOLD3
 ((
ut32_t
)0x00FF0000

	)

4824 
	#FSMC_PATT3_ATTHOLD3_0
 ((
ut32_t
)0x00010000

	)

4825 
	#FSMC_PATT3_ATTHOLD3_1
 ((
ut32_t
)0x00020000

	)

4826 
	#FSMC_PATT3_ATTHOLD3_2
 ((
ut32_t
)0x00040000

	)

4827 
	#FSMC_PATT3_ATTHOLD3_3
 ((
ut32_t
)0x00080000

	)

4828 
	#FSMC_PATT3_ATTHOLD3_4
 ((
ut32_t
)0x00100000

	)

4829 
	#FSMC_PATT3_ATTHOLD3_5
 ((
ut32_t
)0x00200000

	)

4830 
	#FSMC_PATT3_ATTHOLD3_6
 ((
ut32_t
)0x00400000

	)

4831 
	#FSMC_PATT3_ATTHOLD3_7
 ((
ut32_t
)0x00800000

	)

4833 
	#FSMC_PATT3_ATTHIZ3
 ((
ut32_t
)0xFF000000

	)

4834 
	#FSMC_PATT3_ATTHIZ3_0
 ((
ut32_t
)0x01000000

	)

4835 
	#FSMC_PATT3_ATTHIZ3_1
 ((
ut32_t
)0x02000000

	)

4836 
	#FSMC_PATT3_ATTHIZ3_2
 ((
ut32_t
)0x04000000

	)

4837 
	#FSMC_PATT3_ATTHIZ3_3
 ((
ut32_t
)0x08000000

	)

4838 
	#FSMC_PATT3_ATTHIZ3_4
 ((
ut32_t
)0x10000000

	)

4839 
	#FSMC_PATT3_ATTHIZ3_5
 ((
ut32_t
)0x20000000

	)

4840 
	#FSMC_PATT3_ATTHIZ3_6
 ((
ut32_t
)0x40000000

	)

4841 
	#FSMC_PATT3_ATTHIZ3_7
 ((
ut32_t
)0x80000000

	)

4844 
	#FSMC_PATT4_ATTSET4
 ((
ut32_t
)0x000000FF

	)

4845 
	#FSMC_PATT4_ATTSET4_0
 ((
ut32_t
)0x00000001

	)

4846 
	#FSMC_PATT4_ATTSET4_1
 ((
ut32_t
)0x00000002

	)

4847 
	#FSMC_PATT4_ATTSET4_2
 ((
ut32_t
)0x00000004

	)

4848 
	#FSMC_PATT4_ATTSET4_3
 ((
ut32_t
)0x00000008

	)

4849 
	#FSMC_PATT4_ATTSET4_4
 ((
ut32_t
)0x00000010

	)

4850 
	#FSMC_PATT4_ATTSET4_5
 ((
ut32_t
)0x00000020

	)

4851 
	#FSMC_PATT4_ATTSET4_6
 ((
ut32_t
)0x00000040

	)

4852 
	#FSMC_PATT4_ATTSET4_7
 ((
ut32_t
)0x00000080

	)

4854 
	#FSMC_PATT4_ATTWAIT4
 ((
ut32_t
)0x0000FF00

	)

4855 
	#FSMC_PATT4_ATTWAIT4_0
 ((
ut32_t
)0x00000100

	)

4856 
	#FSMC_PATT4_ATTWAIT4_1
 ((
ut32_t
)0x00000200

	)

4857 
	#FSMC_PATT4_ATTWAIT4_2
 ((
ut32_t
)0x00000400

	)

4858 
	#FSMC_PATT4_ATTWAIT4_3
 ((
ut32_t
)0x00000800

	)

4859 
	#FSMC_PATT4_ATTWAIT4_4
 ((
ut32_t
)0x00001000

	)

4860 
	#FSMC_PATT4_ATTWAIT4_5
 ((
ut32_t
)0x00002000

	)

4861 
	#FSMC_PATT4_ATTWAIT4_6
 ((
ut32_t
)0x00004000

	)

4862 
	#FSMC_PATT4_ATTWAIT4_7
 ((
ut32_t
)0x00008000

	)

4864 
	#FSMC_PATT4_ATTHOLD4
 ((
ut32_t
)0x00FF0000

	)

4865 
	#FSMC_PATT4_ATTHOLD4_0
 ((
ut32_t
)0x00010000

	)

4866 
	#FSMC_PATT4_ATTHOLD4_1
 ((
ut32_t
)0x00020000

	)

4867 
	#FSMC_PATT4_ATTHOLD4_2
 ((
ut32_t
)0x00040000

	)

4868 
	#FSMC_PATT4_ATTHOLD4_3
 ((
ut32_t
)0x00080000

	)

4869 
	#FSMC_PATT4_ATTHOLD4_4
 ((
ut32_t
)0x00100000

	)

4870 
	#FSMC_PATT4_ATTHOLD4_5
 ((
ut32_t
)0x00200000

	)

4871 
	#FSMC_PATT4_ATTHOLD4_6
 ((
ut32_t
)0x00400000

	)

4872 
	#FSMC_PATT4_ATTHOLD4_7
 ((
ut32_t
)0x00800000

	)

4874 
	#FSMC_PATT4_ATTHIZ4
 ((
ut32_t
)0xFF000000

	)

4875 
	#FSMC_PATT4_ATTHIZ4_0
 ((
ut32_t
)0x01000000

	)

4876 
	#FSMC_PATT4_ATTHIZ4_1
 ((
ut32_t
)0x02000000

	)

4877 
	#FSMC_PATT4_ATTHIZ4_2
 ((
ut32_t
)0x04000000

	)

4878 
	#FSMC_PATT4_ATTHIZ4_3
 ((
ut32_t
)0x08000000

	)

4879 
	#FSMC_PATT4_ATTHIZ4_4
 ((
ut32_t
)0x10000000

	)

4880 
	#FSMC_PATT4_ATTHIZ4_5
 ((
ut32_t
)0x20000000

	)

4881 
	#FSMC_PATT4_ATTHIZ4_6
 ((
ut32_t
)0x40000000

	)

4882 
	#FSMC_PATT4_ATTHIZ4_7
 ((
ut32_t
)0x80000000

	)

4885 
	#FSMC_PIO4_IOSET4
 ((
ut32_t
)0x000000FF

	)

4886 
	#FSMC_PIO4_IOSET4_0
 ((
ut32_t
)0x00000001

	)

4887 
	#FSMC_PIO4_IOSET4_1
 ((
ut32_t
)0x00000002

	)

4888 
	#FSMC_PIO4_IOSET4_2
 ((
ut32_t
)0x00000004

	)

4889 
	#FSMC_PIO4_IOSET4_3
 ((
ut32_t
)0x00000008

	)

4890 
	#FSMC_PIO4_IOSET4_4
 ((
ut32_t
)0x00000010

	)

4891 
	#FSMC_PIO4_IOSET4_5
 ((
ut32_t
)0x00000020

	)

4892 
	#FSMC_PIO4_IOSET4_6
 ((
ut32_t
)0x00000040

	)

4893 
	#FSMC_PIO4_IOSET4_7
 ((
ut32_t
)0x00000080

	)

4895 
	#FSMC_PIO4_IOWAIT4
 ((
ut32_t
)0x0000FF00

	)

4896 
	#FSMC_PIO4_IOWAIT4_0
 ((
ut32_t
)0x00000100

	)

4897 
	#FSMC_PIO4_IOWAIT4_1
 ((
ut32_t
)0x00000200

	)

4898 
	#FSMC_PIO4_IOWAIT4_2
 ((
ut32_t
)0x00000400

	)

4899 
	#FSMC_PIO4_IOWAIT4_3
 ((
ut32_t
)0x00000800

	)

4900 
	#FSMC_PIO4_IOWAIT4_4
 ((
ut32_t
)0x00001000

	)

4901 
	#FSMC_PIO4_IOWAIT4_5
 ((
ut32_t
)0x00002000

	)

4902 
	#FSMC_PIO4_IOWAIT4_6
 ((
ut32_t
)0x00004000

	)

4903 
	#FSMC_PIO4_IOWAIT4_7
 ((
ut32_t
)0x00008000

	)

4905 
	#FSMC_PIO4_IOHOLD4
 ((
ut32_t
)0x00FF0000

	)

4906 
	#FSMC_PIO4_IOHOLD4_0
 ((
ut32_t
)0x00010000

	)

4907 
	#FSMC_PIO4_IOHOLD4_1
 ((
ut32_t
)0x00020000

	)

4908 
	#FSMC_PIO4_IOHOLD4_2
 ((
ut32_t
)0x00040000

	)

4909 
	#FSMC_PIO4_IOHOLD4_3
 ((
ut32_t
)0x00080000

	)

4910 
	#FSMC_PIO4_IOHOLD4_4
 ((
ut32_t
)0x00100000

	)

4911 
	#FSMC_PIO4_IOHOLD4_5
 ((
ut32_t
)0x00200000

	)

4912 
	#FSMC_PIO4_IOHOLD4_6
 ((
ut32_t
)0x00400000

	)

4913 
	#FSMC_PIO4_IOHOLD4_7
 ((
ut32_t
)0x00800000

	)

4915 
	#FSMC_PIO4_IOHIZ4
 ((
ut32_t
)0xFF000000

	)

4916 
	#FSMC_PIO4_IOHIZ4_0
 ((
ut32_t
)0x01000000

	)

4917 
	#FSMC_PIO4_IOHIZ4_1
 ((
ut32_t
)0x02000000

	)

4918 
	#FSMC_PIO4_IOHIZ4_2
 ((
ut32_t
)0x04000000

	)

4919 
	#FSMC_PIO4_IOHIZ4_3
 ((
ut32_t
)0x08000000

	)

4920 
	#FSMC_PIO4_IOHIZ4_4
 ((
ut32_t
)0x10000000

	)

4921 
	#FSMC_PIO4_IOHIZ4_5
 ((
ut32_t
)0x20000000

	)

4922 
	#FSMC_PIO4_IOHIZ4_6
 ((
ut32_t
)0x40000000

	)

4923 
	#FSMC_PIO4_IOHIZ4_7
 ((
ut32_t
)0x80000000

	)

4926 
	#FSMC_ECCR2_ECC2
 ((
ut32_t
)0xFFFFFFFF

	)

4929 
	#FSMC_ECCR3_ECC3
 ((
ut32_t
)0xFFFFFFFF

	)

4932 #i
defed
 (
STM32F427_437xx
|| defed (
STM32F429_439xx
)

4939 
	#FMC_BCR1_MBKEN
 ((
ut32_t
)0x00000001

	)

4940 
	#FMC_BCR1_MUXEN
 ((
ut32_t
)0x00000002

	)

4942 
	#FMC_BCR1_MTYP
 ((
ut32_t
)0x0000000C

	)

4943 
	#FMC_BCR1_MTYP_0
 ((
ut32_t
)0x00000004

	)

4944 
	#FMC_BCR1_MTYP_1
 ((
ut32_t
)0x00000008

	)

4946 
	#FMC_BCR1_MWID
 ((
ut32_t
)0x00000030

	)

4947 
	#FMC_BCR1_MWID_0
 ((
ut32_t
)0x00000010

	)

4948 
	#FMC_BCR1_MWID_1
 ((
ut32_t
)0x00000020

	)

4950 
	#FMC_BCR1_FACCEN
 ((
ut32_t
)0x00000040

	)

4951 
	#FMC_BCR1_BURSTEN
 ((
ut32_t
)0x00000100

	)

4952 
	#FMC_BCR1_WAITPOL
 ((
ut32_t
)0x00000200

	)

4953 
	#FMC_BCR1_WRAPMOD
 ((
ut32_t
)0x00000400

	)

4954 
	#FMC_BCR1_WAITCFG
 ((
ut32_t
)0x00000800

	)

4955 
	#FMC_BCR1_WREN
 ((
ut32_t
)0x00001000

	)

4956 
	#FMC_BCR1_WAITEN
 ((
ut32_t
)0x00002000

	)

4957 
	#FMC_BCR1_EXTMOD
 ((
ut32_t
)0x00004000

	)

4958 
	#FMC_BCR1_ASYNCWAIT
 ((
ut32_t
)0x00008000

	)

4959 
	#FMC_BCR1_CBURSTRW
 ((
ut32_t
)0x00080000

	)

4960 
	#FMC_BCR1_CCLKEN
 ((
ut32_t
)0x00100000

	)

4963 
	#FMC_BCR2_MBKEN
 ((
ut32_t
)0x00000001

	)

4964 
	#FMC_BCR2_MUXEN
 ((
ut32_t
)0x00000002

	)

4966 
	#FMC_BCR2_MTYP
 ((
ut32_t
)0x0000000C

	)

4967 
	#FMC_BCR2_MTYP_0
 ((
ut32_t
)0x00000004

	)

4968 
	#FMC_BCR2_MTYP_1
 ((
ut32_t
)0x00000008

	)

4970 
	#FMC_BCR2_MWID
 ((
ut32_t
)0x00000030

	)

4971 
	#FMC_BCR2_MWID_0
 ((
ut32_t
)0x00000010

	)

4972 
	#FMC_BCR2_MWID_1
 ((
ut32_t
)0x00000020

	)

4974 
	#FMC_BCR2_FACCEN
 ((
ut32_t
)0x00000040

	)

4975 
	#FMC_BCR2_BURSTEN
 ((
ut32_t
)0x00000100

	)

4976 
	#FMC_BCR2_WAITPOL
 ((
ut32_t
)0x00000200

	)

4977 
	#FMC_BCR2_WRAPMOD
 ((
ut32_t
)0x00000400

	)

4978 
	#FMC_BCR2_WAITCFG
 ((
ut32_t
)0x00000800

	)

4979 
	#FMC_BCR2_WREN
 ((
ut32_t
)0x00001000

	)

4980 
	#FMC_BCR2_WAITEN
 ((
ut32_t
)0x00002000

	)

4981 
	#FMC_BCR2_EXTMOD
 ((
ut32_t
)0x00004000

	)

4982 
	#FMC_BCR2_ASYNCWAIT
 ((
ut32_t
)0x00008000

	)

4983 
	#FMC_BCR2_CBURSTRW
 ((
ut32_t
)0x00080000

	)

4986 
	#FMC_BCR3_MBKEN
 ((
ut32_t
)0x00000001

	)

4987 
	#FMC_BCR3_MUXEN
 ((
ut32_t
)0x00000002

	)

4989 
	#FMC_BCR3_MTYP
 ((
ut32_t
)0x0000000C

	)

4990 
	#FMC_BCR3_MTYP_0
 ((
ut32_t
)0x00000004

	)

4991 
	#FMC_BCR3_MTYP_1
 ((
ut32_t
)0x00000008

	)

4993 
	#FMC_BCR3_MWID
 ((
ut32_t
)0x00000030

	)

4994 
	#FMC_BCR3_MWID_0
 ((
ut32_t
)0x00000010

	)

4995 
	#FMC_BCR3_MWID_1
 ((
ut32_t
)0x00000020

	)

4997 
	#FMC_BCR3_FACCEN
 ((
ut32_t
)0x00000040

	)

4998 
	#FMC_BCR3_BURSTEN
 ((
ut32_t
)0x00000100

	)

4999 
	#FMC_BCR3_WAITPOL
 ((
ut32_t
)0x00000200

	)

5000 
	#FMC_BCR3_WRAPMOD
 ((
ut32_t
)0x00000400

	)

5001 
	#FMC_BCR3_WAITCFG
 ((
ut32_t
)0x00000800

	)

5002 
	#FMC_BCR3_WREN
 ((
ut32_t
)0x00001000

	)

5003 
	#FMC_BCR3_WAITEN
 ((
ut32_t
)0x00002000

	)

5004 
	#FMC_BCR3_EXTMOD
 ((
ut32_t
)0x00004000

	)

5005 
	#FMC_BCR3_ASYNCWAIT
 ((
ut32_t
)0x00008000

	)

5006 
	#FMC_BCR3_CBURSTRW
 ((
ut32_t
)0x00080000

	)

5009 
	#FMC_BCR4_MBKEN
 ((
ut32_t
)0x00000001

	)

5010 
	#FMC_BCR4_MUXEN
 ((
ut32_t
)0x00000002

	)

5012 
	#FMC_BCR4_MTYP
 ((
ut32_t
)0x0000000C

	)

5013 
	#FMC_BCR4_MTYP_0
 ((
ut32_t
)0x00000004

	)

5014 
	#FMC_BCR4_MTYP_1
 ((
ut32_t
)0x00000008

	)

5016 
	#FMC_BCR4_MWID
 ((
ut32_t
)0x00000030

	)

5017 
	#FMC_BCR4_MWID_0
 ((
ut32_t
)0x00000010

	)

5018 
	#FMC_BCR4_MWID_1
 ((
ut32_t
)0x00000020

	)

5020 
	#FMC_BCR4_FACCEN
 ((
ut32_t
)0x00000040

	)

5021 
	#FMC_BCR4_BURSTEN
 ((
ut32_t
)0x00000100

	)

5022 
	#FMC_BCR4_WAITPOL
 ((
ut32_t
)0x00000200

	)

5023 
	#FMC_BCR4_WRAPMOD
 ((
ut32_t
)0x00000400

	)

5024 
	#FMC_BCR4_WAITCFG
 ((
ut32_t
)0x00000800

	)

5025 
	#FMC_BCR4_WREN
 ((
ut32_t
)0x00001000

	)

5026 
	#FMC_BCR4_WAITEN
 ((
ut32_t
)0x00002000

	)

5027 
	#FMC_BCR4_EXTMOD
 ((
ut32_t
)0x00004000

	)

5028 
	#FMC_BCR4_ASYNCWAIT
 ((
ut32_t
)0x00008000

	)

5029 
	#FMC_BCR4_CBURSTRW
 ((
ut32_t
)0x00080000

	)

5032 
	#FMC_BTR1_ADDSET
 ((
ut32_t
)0x0000000F

	)

5033 
	#FMC_BTR1_ADDSET_0
 ((
ut32_t
)0x00000001

	)

5034 
	#FMC_BTR1_ADDSET_1
 ((
ut32_t
)0x00000002

	)

5035 
	#FMC_BTR1_ADDSET_2
 ((
ut32_t
)0x00000004

	)

5036 
	#FMC_BTR1_ADDSET_3
 ((
ut32_t
)0x00000008

	)

5038 
	#FMC_BTR1_ADDHLD
 ((
ut32_t
)0x000000F0

	)

5039 
	#FMC_BTR1_ADDHLD_0
 ((
ut32_t
)0x00000010

	)

5040 
	#FMC_BTR1_ADDHLD_1
 ((
ut32_t
)0x00000020

	)

5041 
	#FMC_BTR1_ADDHLD_2
 ((
ut32_t
)0x00000040

	)

5042 
	#FMC_BTR1_ADDHLD_3
 ((
ut32_t
)0x00000080

	)

5044 
	#FMC_BTR1_DATAST
 ((
ut32_t
)0x0000FF00

	)

5045 
	#FMC_BTR1_DATAST_0
 ((
ut32_t
)0x00000100

	)

5046 
	#FMC_BTR1_DATAST_1
 ((
ut32_t
)0x00000200

	)

5047 
	#FMC_BTR1_DATAST_2
 ((
ut32_t
)0x00000400

	)

5048 
	#FMC_BTR1_DATAST_3
 ((
ut32_t
)0x00000800

	)

5049 
	#FMC_BTR1_DATAST_4
 ((
ut32_t
)0x00001000

	)

5050 
	#FMC_BTR1_DATAST_5
 ((
ut32_t
)0x00002000

	)

5051 
	#FMC_BTR1_DATAST_6
 ((
ut32_t
)0x00004000

	)

5052 
	#FMC_BTR1_DATAST_7
 ((
ut32_t
)0x00008000

	)

5054 
	#FMC_BTR1_BUSTURN
 ((
ut32_t
)0x000F0000

	)

5055 
	#FMC_BTR1_BUSTURN_0
 ((
ut32_t
)0x00010000

	)

5056 
	#FMC_BTR1_BUSTURN_1
 ((
ut32_t
)0x00020000

	)

5057 
	#FMC_BTR1_BUSTURN_2
 ((
ut32_t
)0x00040000

	)

5058 
	#FMC_BTR1_BUSTURN_3
 ((
ut32_t
)0x00080000

	)

5060 
	#FMC_BTR1_CLKDIV
 ((
ut32_t
)0x00F00000

	)

5061 
	#FMC_BTR1_CLKDIV_0
 ((
ut32_t
)0x00100000

	)

5062 
	#FMC_BTR1_CLKDIV_1
 ((
ut32_t
)0x00200000

	)

5063 
	#FMC_BTR1_CLKDIV_2
 ((
ut32_t
)0x00400000

	)

5064 
	#FMC_BTR1_CLKDIV_3
 ((
ut32_t
)0x00800000

	)

5066 
	#FMC_BTR1_DATLAT
 ((
ut32_t
)0x0F000000

	)

5067 
	#FMC_BTR1_DATLAT_0
 ((
ut32_t
)0x01000000

	)

5068 
	#FMC_BTR1_DATLAT_1
 ((
ut32_t
)0x02000000

	)

5069 
	#FMC_BTR1_DATLAT_2
 ((
ut32_t
)0x04000000

	)

5070 
	#FMC_BTR1_DATLAT_3
 ((
ut32_t
)0x08000000

	)

5072 
	#FMC_BTR1_ACCMOD
 ((
ut32_t
)0x30000000

	)

5073 
	#FMC_BTR1_ACCMOD_0
 ((
ut32_t
)0x10000000

	)

5074 
	#FMC_BTR1_ACCMOD_1
 ((
ut32_t
)0x20000000

	)

5077 
	#FMC_BTR2_ADDSET
 ((
ut32_t
)0x0000000F

	)

5078 
	#FMC_BTR2_ADDSET_0
 ((
ut32_t
)0x00000001

	)

5079 
	#FMC_BTR2_ADDSET_1
 ((
ut32_t
)0x00000002

	)

5080 
	#FMC_BTR2_ADDSET_2
 ((
ut32_t
)0x00000004

	)

5081 
	#FMC_BTR2_ADDSET_3
 ((
ut32_t
)0x00000008

	)

5083 
	#FMC_BTR2_ADDHLD
 ((
ut32_t
)0x000000F0

	)

5084 
	#FMC_BTR2_ADDHLD_0
 ((
ut32_t
)0x00000010

	)

5085 
	#FMC_BTR2_ADDHLD_1
 ((
ut32_t
)0x00000020

	)

5086 
	#FMC_BTR2_ADDHLD_2
 ((
ut32_t
)0x00000040

	)

5087 
	#FMC_BTR2_ADDHLD_3
 ((
ut32_t
)0x00000080

	)

5089 
	#FMC_BTR2_DATAST
 ((
ut32_t
)0x0000FF00

	)

5090 
	#FMC_BTR2_DATAST_0
 ((
ut32_t
)0x00000100

	)

5091 
	#FMC_BTR2_DATAST_1
 ((
ut32_t
)0x00000200

	)

5092 
	#FMC_BTR2_DATAST_2
 ((
ut32_t
)0x00000400

	)

5093 
	#FMC_BTR2_DATAST_3
 ((
ut32_t
)0x00000800

	)

5094 
	#FMC_BTR2_DATAST_4
 ((
ut32_t
)0x00001000

	)

5095 
	#FMC_BTR2_DATAST_5
 ((
ut32_t
)0x00002000

	)

5096 
	#FMC_BTR2_DATAST_6
 ((
ut32_t
)0x00004000

	)

5097 
	#FMC_BTR2_DATAST_7
 ((
ut32_t
)0x00008000

	)

5099 
	#FMC_BTR2_BUSTURN
 ((
ut32_t
)0x000F0000

	)

5100 
	#FMC_BTR2_BUSTURN_0
 ((
ut32_t
)0x00010000

	)

5101 
	#FMC_BTR2_BUSTURN_1
 ((
ut32_t
)0x00020000

	)

5102 
	#FMC_BTR2_BUSTURN_2
 ((
ut32_t
)0x00040000

	)

5103 
	#FMC_BTR2_BUSTURN_3
 ((
ut32_t
)0x00080000

	)

5105 
	#FMC_BTR2_CLKDIV
 ((
ut32_t
)0x00F00000

	)

5106 
	#FMC_BTR2_CLKDIV_0
 ((
ut32_t
)0x00100000

	)

5107 
	#FMC_BTR2_CLKDIV_1
 ((
ut32_t
)0x00200000

	)

5108 
	#FMC_BTR2_CLKDIV_2
 ((
ut32_t
)0x00400000

	)

5109 
	#FMC_BTR2_CLKDIV_3
 ((
ut32_t
)0x00800000

	)

5111 
	#FMC_BTR2_DATLAT
 ((
ut32_t
)0x0F000000

	)

5112 
	#FMC_BTR2_DATLAT_0
 ((
ut32_t
)0x01000000

	)

5113 
	#FMC_BTR2_DATLAT_1
 ((
ut32_t
)0x02000000

	)

5114 
	#FMC_BTR2_DATLAT_2
 ((
ut32_t
)0x04000000

	)

5115 
	#FMC_BTR2_DATLAT_3
 ((
ut32_t
)0x08000000

	)

5117 
	#FMC_BTR2_ACCMOD
 ((
ut32_t
)0x30000000

	)

5118 
	#FMC_BTR2_ACCMOD_0
 ((
ut32_t
)0x10000000

	)

5119 
	#FMC_BTR2_ACCMOD_1
 ((
ut32_t
)0x20000000

	)

5122 
	#FMC_BTR3_ADDSET
 ((
ut32_t
)0x0000000F

	)

5123 
	#FMC_BTR3_ADDSET_0
 ((
ut32_t
)0x00000001

	)

5124 
	#FMC_BTR3_ADDSET_1
 ((
ut32_t
)0x00000002

	)

5125 
	#FMC_BTR3_ADDSET_2
 ((
ut32_t
)0x00000004

	)

5126 
	#FMC_BTR3_ADDSET_3
 ((
ut32_t
)0x00000008

	)

5128 
	#FMC_BTR3_ADDHLD
 ((
ut32_t
)0x000000F0

	)

5129 
	#FMC_BTR3_ADDHLD_0
 ((
ut32_t
)0x00000010

	)

5130 
	#FMC_BTR3_ADDHLD_1
 ((
ut32_t
)0x00000020

	)

5131 
	#FMC_BTR3_ADDHLD_2
 ((
ut32_t
)0x00000040

	)

5132 
	#FMC_BTR3_ADDHLD_3
 ((
ut32_t
)0x00000080

	)

5134 
	#FMC_BTR3_DATAST
 ((
ut32_t
)0x0000FF00

	)

5135 
	#FMC_BTR3_DATAST_0
 ((
ut32_t
)0x00000100

	)

5136 
	#FMC_BTR3_DATAST_1
 ((
ut32_t
)0x00000200

	)

5137 
	#FMC_BTR3_DATAST_2
 ((
ut32_t
)0x00000400

	)

5138 
	#FMC_BTR3_DATAST_3
 ((
ut32_t
)0x00000800

	)

5139 
	#FMC_BTR3_DATAST_4
 ((
ut32_t
)0x00001000

	)

5140 
	#FMC_BTR3_DATAST_5
 ((
ut32_t
)0x00002000

	)

5141 
	#FMC_BTR3_DATAST_6
 ((
ut32_t
)0x00004000

	)

5142 
	#FMC_BTR3_DATAST_7
 ((
ut32_t
)0x00008000

	)

5144 
	#FMC_BTR3_BUSTURN
 ((
ut32_t
)0x000F0000

	)

5145 
	#FMC_BTR3_BUSTURN_0
 ((
ut32_t
)0x00010000

	)

5146 
	#FMC_BTR3_BUSTURN_1
 ((
ut32_t
)0x00020000

	)

5147 
	#FMC_BTR3_BUSTURN_2
 ((
ut32_t
)0x00040000

	)

5148 
	#FMC_BTR3_BUSTURN_3
 ((
ut32_t
)0x00080000

	)

5150 
	#FMC_BTR3_CLKDIV
 ((
ut32_t
)0x00F00000

	)

5151 
	#FMC_BTR3_CLKDIV_0
 ((
ut32_t
)0x00100000

	)

5152 
	#FMC_BTR3_CLKDIV_1
 ((
ut32_t
)0x00200000

	)

5153 
	#FMC_BTR3_CLKDIV_2
 ((
ut32_t
)0x00400000

	)

5154 
	#FMC_BTR3_CLKDIV_3
 ((
ut32_t
)0x00800000

	)

5156 
	#FMC_BTR3_DATLAT
 ((
ut32_t
)0x0F000000

	)

5157 
	#FMC_BTR3_DATLAT_0
 ((
ut32_t
)0x01000000

	)

5158 
	#FMC_BTR3_DATLAT_1
 ((
ut32_t
)0x02000000

	)

5159 
	#FMC_BTR3_DATLAT_2
 ((
ut32_t
)0x04000000

	)

5160 
	#FMC_BTR3_DATLAT_3
 ((
ut32_t
)0x08000000

	)

5162 
	#FMC_BTR3_ACCMOD
 ((
ut32_t
)0x30000000

	)

5163 
	#FMC_BTR3_ACCMOD_0
 ((
ut32_t
)0x10000000

	)

5164 
	#FMC_BTR3_ACCMOD_1
 ((
ut32_t
)0x20000000

	)

5167 
	#FMC_BTR4_ADDSET
 ((
ut32_t
)0x0000000F

	)

5168 
	#FMC_BTR4_ADDSET_0
 ((
ut32_t
)0x00000001

	)

5169 
	#FMC_BTR4_ADDSET_1
 ((
ut32_t
)0x00000002

	)

5170 
	#FMC_BTR4_ADDSET_2
 ((
ut32_t
)0x00000004

	)

5171 
	#FMC_BTR4_ADDSET_3
 ((
ut32_t
)0x00000008

	)

5173 
	#FMC_BTR4_ADDHLD
 ((
ut32_t
)0x000000F0

	)

5174 
	#FMC_BTR4_ADDHLD_0
 ((
ut32_t
)0x00000010

	)

5175 
	#FMC_BTR4_ADDHLD_1
 ((
ut32_t
)0x00000020

	)

5176 
	#FMC_BTR4_ADDHLD_2
 ((
ut32_t
)0x00000040

	)

5177 
	#FMC_BTR4_ADDHLD_3
 ((
ut32_t
)0x00000080

	)

5179 
	#FMC_BTR4_DATAST
 ((
ut32_t
)0x0000FF00

	)

5180 
	#FMC_BTR4_DATAST_0
 ((
ut32_t
)0x00000100

	)

5181 
	#FMC_BTR4_DATAST_1
 ((
ut32_t
)0x00000200

	)

5182 
	#FMC_BTR4_DATAST_2
 ((
ut32_t
)0x00000400

	)

5183 
	#FMC_BTR4_DATAST_3
 ((
ut32_t
)0x00000800

	)

5184 
	#FMC_BTR4_DATAST_4
 ((
ut32_t
)0x00001000

	)

5185 
	#FMC_BTR4_DATAST_5
 ((
ut32_t
)0x00002000

	)

5186 
	#FMC_BTR4_DATAST_6
 ((
ut32_t
)0x00004000

	)

5187 
	#FMC_BTR4_DATAST_7
 ((
ut32_t
)0x00008000

	)

5189 
	#FMC_BTR4_BUSTURN
 ((
ut32_t
)0x000F0000

	)

5190 
	#FMC_BTR4_BUSTURN_0
 ((
ut32_t
)0x00010000

	)

5191 
	#FMC_BTR4_BUSTURN_1
 ((
ut32_t
)0x00020000

	)

5192 
	#FMC_BTR4_BUSTURN_2
 ((
ut32_t
)0x00040000

	)

5193 
	#FMC_BTR4_BUSTURN_3
 ((
ut32_t
)0x00080000

	)

5195 
	#FMC_BTR4_CLKDIV
 ((
ut32_t
)0x00F00000

	)

5196 
	#FMC_BTR4_CLKDIV_0
 ((
ut32_t
)0x00100000

	)

5197 
	#FMC_BTR4_CLKDIV_1
 ((
ut32_t
)0x00200000

	)

5198 
	#FMC_BTR4_CLKDIV_2
 ((
ut32_t
)0x00400000

	)

5199 
	#FMC_BTR4_CLKDIV_3
 ((
ut32_t
)0x00800000

	)

5201 
	#FMC_BTR4_DATLAT
 ((
ut32_t
)0x0F000000

	)

5202 
	#FMC_BTR4_DATLAT_0
 ((
ut32_t
)0x01000000

	)

5203 
	#FMC_BTR4_DATLAT_1
 ((
ut32_t
)0x02000000

	)

5204 
	#FMC_BTR4_DATLAT_2
 ((
ut32_t
)0x04000000

	)

5205 
	#FMC_BTR4_DATLAT_3
 ((
ut32_t
)0x08000000

	)

5207 
	#FMC_BTR4_ACCMOD
 ((
ut32_t
)0x30000000

	)

5208 
	#FMC_BTR4_ACCMOD_0
 ((
ut32_t
)0x10000000

	)

5209 
	#FMC_BTR4_ACCMOD_1
 ((
ut32_t
)0x20000000

	)

5212 
	#FMC_BWTR1_ADDSET
 ((
ut32_t
)0x0000000F

	)

5213 
	#FMC_BWTR1_ADDSET_0
 ((
ut32_t
)0x00000001

	)

5214 
	#FMC_BWTR1_ADDSET_1
 ((
ut32_t
)0x00000002

	)

5215 
	#FMC_BWTR1_ADDSET_2
 ((
ut32_t
)0x00000004

	)

5216 
	#FMC_BWTR1_ADDSET_3
 ((
ut32_t
)0x00000008

	)

5218 
	#FMC_BWTR1_ADDHLD
 ((
ut32_t
)0x000000F0

	)

5219 
	#FMC_BWTR1_ADDHLD_0
 ((
ut32_t
)0x00000010

	)

5220 
	#FMC_BWTR1_ADDHLD_1
 ((
ut32_t
)0x00000020

	)

5221 
	#FMC_BWTR1_ADDHLD_2
 ((
ut32_t
)0x00000040

	)

5222 
	#FMC_BWTR1_ADDHLD_3
 ((
ut32_t
)0x00000080

	)

5224 
	#FMC_BWTR1_DATAST
 ((
ut32_t
)0x0000FF00

	)

5225 
	#FMC_BWTR1_DATAST_0
 ((
ut32_t
)0x00000100

	)

5226 
	#FMC_BWTR1_DATAST_1
 ((
ut32_t
)0x00000200

	)

5227 
	#FMC_BWTR1_DATAST_2
 ((
ut32_t
)0x00000400

	)

5228 
	#FMC_BWTR1_DATAST_3
 ((
ut32_t
)0x00000800

	)

5229 
	#FMC_BWTR1_DATAST_4
 ((
ut32_t
)0x00001000

	)

5230 
	#FMC_BWTR1_DATAST_5
 ((
ut32_t
)0x00002000

	)

5231 
	#FMC_BWTR1_DATAST_6
 ((
ut32_t
)0x00004000

	)

5232 
	#FMC_BWTR1_DATAST_7
 ((
ut32_t
)0x00008000

	)

5234 
	#FMC_BWTR1_CLKDIV
 ((
ut32_t
)0x00F00000

	)

5235 
	#FMC_BWTR1_CLKDIV_0
 ((
ut32_t
)0x00100000

	)

5236 
	#FMC_BWTR1_CLKDIV_1
 ((
ut32_t
)0x00200000

	)

5237 
	#FMC_BWTR1_CLKDIV_2
 ((
ut32_t
)0x00400000

	)

5238 
	#FMC_BWTR1_CLKDIV_3
 ((
ut32_t
)0x00800000

	)

5240 
	#FMC_BWTR1_DATLAT
 ((
ut32_t
)0x0F000000

	)

5241 
	#FMC_BWTR1_DATLAT_0
 ((
ut32_t
)0x01000000

	)

5242 
	#FMC_BWTR1_DATLAT_1
 ((
ut32_t
)0x02000000

	)

5243 
	#FMC_BWTR1_DATLAT_2
 ((
ut32_t
)0x04000000

	)

5244 
	#FMC_BWTR1_DATLAT_3
 ((
ut32_t
)0x08000000

	)

5246 
	#FMC_BWTR1_ACCMOD
 ((
ut32_t
)0x30000000

	)

5247 
	#FMC_BWTR1_ACCMOD_0
 ((
ut32_t
)0x10000000

	)

5248 
	#FMC_BWTR1_ACCMOD_1
 ((
ut32_t
)0x20000000

	)

5251 
	#FMC_BWTR2_ADDSET
 ((
ut32_t
)0x0000000F

	)

5252 
	#FMC_BWTR2_ADDSET_0
 ((
ut32_t
)0x00000001

	)

5253 
	#FMC_BWTR2_ADDSET_1
 ((
ut32_t
)0x00000002

	)

5254 
	#FMC_BWTR2_ADDSET_2
 ((
ut32_t
)0x00000004

	)

5255 
	#FMC_BWTR2_ADDSET_3
 ((
ut32_t
)0x00000008

	)

5257 
	#FMC_BWTR2_ADDHLD
 ((
ut32_t
)0x000000F0

	)

5258 
	#FMC_BWTR2_ADDHLD_0
 ((
ut32_t
)0x00000010

	)

5259 
	#FMC_BWTR2_ADDHLD_1
 ((
ut32_t
)0x00000020

	)

5260 
	#FMC_BWTR2_ADDHLD_2
 ((
ut32_t
)0x00000040

	)

5261 
	#FMC_BWTR2_ADDHLD_3
 ((
ut32_t
)0x00000080

	)

5263 
	#FMC_BWTR2_DATAST
 ((
ut32_t
)0x0000FF00

	)

5264 
	#FMC_BWTR2_DATAST_0
 ((
ut32_t
)0x00000100

	)

5265 
	#FMC_BWTR2_DATAST_1
 ((
ut32_t
)0x00000200

	)

5266 
	#FMC_BWTR2_DATAST_2
 ((
ut32_t
)0x00000400

	)

5267 
	#FMC_BWTR2_DATAST_3
 ((
ut32_t
)0x00000800

	)

5268 
	#FMC_BWTR2_DATAST_4
 ((
ut32_t
)0x00001000

	)

5269 
	#FMC_BWTR2_DATAST_5
 ((
ut32_t
)0x00002000

	)

5270 
	#FMC_BWTR2_DATAST_6
 ((
ut32_t
)0x00004000

	)

5271 
	#FMC_BWTR2_DATAST_7
 ((
ut32_t
)0x00008000

	)

5273 
	#FMC_BWTR2_CLKDIV
 ((
ut32_t
)0x00F00000

	)

5274 
	#FMC_BWTR2_CLKDIV_0
 ((
ut32_t
)0x00100000

	)

5275 
	#FMC_BWTR2_CLKDIV_1
 ((
ut32_t
)0x00200000

	)

5276 
	#FMC_BWTR2_CLKDIV_2
 ((
ut32_t
)0x00400000

	)

5277 
	#FMC_BWTR2_CLKDIV_3
 ((
ut32_t
)0x00800000

	)

5279 
	#FMC_BWTR2_DATLAT
 ((
ut32_t
)0x0F000000

	)

5280 
	#FMC_BWTR2_DATLAT_0
 ((
ut32_t
)0x01000000

	)

5281 
	#FMC_BWTR2_DATLAT_1
 ((
ut32_t
)0x02000000

	)

5282 
	#FMC_BWTR2_DATLAT_2
 ((
ut32_t
)0x04000000

	)

5283 
	#FMC_BWTR2_DATLAT_3
 ((
ut32_t
)0x08000000

	)

5285 
	#FMC_BWTR2_ACCMOD
 ((
ut32_t
)0x30000000

	)

5286 
	#FMC_BWTR2_ACCMOD_0
 ((
ut32_t
)0x10000000

	)

5287 
	#FMC_BWTR2_ACCMOD_1
 ((
ut32_t
)0x20000000

	)

5290 
	#FMC_BWTR3_ADDSET
 ((
ut32_t
)0x0000000F

	)

5291 
	#FMC_BWTR3_ADDSET_0
 ((
ut32_t
)0x00000001

	)

5292 
	#FMC_BWTR3_ADDSET_1
 ((
ut32_t
)0x00000002

	)

5293 
	#FMC_BWTR3_ADDSET_2
 ((
ut32_t
)0x00000004

	)

5294 
	#FMC_BWTR3_ADDSET_3
 ((
ut32_t
)0x00000008

	)

5296 
	#FMC_BWTR3_ADDHLD
 ((
ut32_t
)0x000000F0

	)

5297 
	#FMC_BWTR3_ADDHLD_0
 ((
ut32_t
)0x00000010

	)

5298 
	#FMC_BWTR3_ADDHLD_1
 ((
ut32_t
)0x00000020

	)

5299 
	#FMC_BWTR3_ADDHLD_2
 ((
ut32_t
)0x00000040

	)

5300 
	#FMC_BWTR3_ADDHLD_3
 ((
ut32_t
)0x00000080

	)

5302 
	#FMC_BWTR3_DATAST
 ((
ut32_t
)0x0000FF00

	)

5303 
	#FMC_BWTR3_DATAST_0
 ((
ut32_t
)0x00000100

	)

5304 
	#FMC_BWTR3_DATAST_1
 ((
ut32_t
)0x00000200

	)

5305 
	#FMC_BWTR3_DATAST_2
 ((
ut32_t
)0x00000400

	)

5306 
	#FMC_BWTR3_DATAST_3
 ((
ut32_t
)0x00000800

	)

5307 
	#FMC_BWTR3_DATAST_4
 ((
ut32_t
)0x00001000

	)

5308 
	#FMC_BWTR3_DATAST_5
 ((
ut32_t
)0x00002000

	)

5309 
	#FMC_BWTR3_DATAST_6
 ((
ut32_t
)0x00004000

	)

5310 
	#FMC_BWTR3_DATAST_7
 ((
ut32_t
)0x00008000

	)

5312 
	#FMC_BWTR3_CLKDIV
 ((
ut32_t
)0x00F00000

	)

5313 
	#FMC_BWTR3_CLKDIV_0
 ((
ut32_t
)0x00100000

	)

5314 
	#FMC_BWTR3_CLKDIV_1
 ((
ut32_t
)0x00200000

	)

5315 
	#FMC_BWTR3_CLKDIV_2
 ((
ut32_t
)0x00400000

	)

5316 
	#FMC_BWTR3_CLKDIV_3
 ((
ut32_t
)0x00800000

	)

5318 
	#FMC_BWTR3_DATLAT
 ((
ut32_t
)0x0F000000

	)

5319 
	#FMC_BWTR3_DATLAT_0
 ((
ut32_t
)0x01000000

	)

5320 
	#FMC_BWTR3_DATLAT_1
 ((
ut32_t
)0x02000000

	)

5321 
	#FMC_BWTR3_DATLAT_2
 ((
ut32_t
)0x04000000

	)

5322 
	#FMC_BWTR3_DATLAT_3
 ((
ut32_t
)0x08000000

	)

5324 
	#FMC_BWTR3_ACCMOD
 ((
ut32_t
)0x30000000

	)

5325 
	#FMC_BWTR3_ACCMOD_0
 ((
ut32_t
)0x10000000

	)

5326 
	#FMC_BWTR3_ACCMOD_1
 ((
ut32_t
)0x20000000

	)

5329 
	#FMC_BWTR4_ADDSET
 ((
ut32_t
)0x0000000F

	)

5330 
	#FMC_BWTR4_ADDSET_0
 ((
ut32_t
)0x00000001

	)

5331 
	#FMC_BWTR4_ADDSET_1
 ((
ut32_t
)0x00000002

	)

5332 
	#FMC_BWTR4_ADDSET_2
 ((
ut32_t
)0x00000004

	)

5333 
	#FMC_BWTR4_ADDSET_3
 ((
ut32_t
)0x00000008

	)

5335 
	#FMC_BWTR4_ADDHLD
 ((
ut32_t
)0x000000F0

	)

5336 
	#FMC_BWTR4_ADDHLD_0
 ((
ut32_t
)0x00000010

	)

5337 
	#FMC_BWTR4_ADDHLD_1
 ((
ut32_t
)0x00000020

	)

5338 
	#FMC_BWTR4_ADDHLD_2
 ((
ut32_t
)0x00000040

	)

5339 
	#FMC_BWTR4_ADDHLD_3
 ((
ut32_t
)0x00000080

	)

5341 
	#FMC_BWTR4_DATAST
 ((
ut32_t
)0x0000FF00

	)

5342 
	#FMC_BWTR4_DATAST_0
 ((
ut32_t
)0x00000100

	)

5343 
	#FMC_BWTR4_DATAST_1
 ((
ut32_t
)0x00000200

	)

5344 
	#FMC_BWTR4_DATAST_2
 ((
ut32_t
)0x00000400

	)

5345 
	#FMC_BWTR4_DATAST_3
 ((
ut32_t
)0x00000800

	)

5346 
	#FMC_BWTR4_DATAST_4
 ((
ut32_t
)0x00001000

	)

5347 
	#FMC_BWTR4_DATAST_5
 ((
ut32_t
)0x00002000

	)

5348 
	#FMC_BWTR4_DATAST_6
 ((
ut32_t
)0x00004000

	)

5349 
	#FMC_BWTR4_DATAST_7
 ((
ut32_t
)0x00008000

	)

5351 
	#FMC_BWTR4_CLKDIV
 ((
ut32_t
)0x00F00000

	)

5352 
	#FMC_BWTR4_CLKDIV_0
 ((
ut32_t
)0x00100000

	)

5353 
	#FMC_BWTR4_CLKDIV_1
 ((
ut32_t
)0x00200000

	)

5354 
	#FMC_BWTR4_CLKDIV_2
 ((
ut32_t
)0x00400000

	)

5355 
	#FMC_BWTR4_CLKDIV_3
 ((
ut32_t
)0x00800000

	)

5357 
	#FMC_BWTR4_DATLAT
 ((
ut32_t
)0x0F000000

	)

5358 
	#FMC_BWTR4_DATLAT_0
 ((
ut32_t
)0x01000000

	)

5359 
	#FMC_BWTR4_DATLAT_1
 ((
ut32_t
)0x02000000

	)

5360 
	#FMC_BWTR4_DATLAT_2
 ((
ut32_t
)0x04000000

	)

5361 
	#FMC_BWTR4_DATLAT_3
 ((
ut32_t
)0x08000000

	)

5363 
	#FMC_BWTR4_ACCMOD
 ((
ut32_t
)0x30000000

	)

5364 
	#FMC_BWTR4_ACCMOD_0
 ((
ut32_t
)0x10000000

	)

5365 
	#FMC_BWTR4_ACCMOD_1
 ((
ut32_t
)0x20000000

	)

5368 
	#FMC_PCR2_PWAITEN
 ((
ut32_t
)0x00000002

	)

5369 
	#FMC_PCR2_PBKEN
 ((
ut32_t
)0x00000004

	)

5370 
	#FMC_PCR2_PTYP
 ((
ut32_t
)0x00000008

	)

5372 
	#FMC_PCR2_PWID
 ((
ut32_t
)0x00000030

	)

5373 
	#FMC_PCR2_PWID_0
 ((
ut32_t
)0x00000010

	)

5374 
	#FMC_PCR2_PWID_1
 ((
ut32_t
)0x00000020

	)

5376 
	#FMC_PCR2_ECCEN
 ((
ut32_t
)0x00000040

	)

5378 
	#FMC_PCR2_TCLR
 ((
ut32_t
)0x00001E00

	)

5379 
	#FMC_PCR2_TCLR_0
 ((
ut32_t
)0x00000200

	)

5380 
	#FMC_PCR2_TCLR_1
 ((
ut32_t
)0x00000400

	)

5381 
	#FMC_PCR2_TCLR_2
 ((
ut32_t
)0x00000800

	)

5382 
	#FMC_PCR2_TCLR_3
 ((
ut32_t
)0x00001000

	)

5384 
	#FMC_PCR2_TAR
 ((
ut32_t
)0x0001E000

	)

5385 
	#FMC_PCR2_TAR_0
 ((
ut32_t
)0x00002000

	)

5386 
	#FMC_PCR2_TAR_1
 ((
ut32_t
)0x00004000

	)

5387 
	#FMC_PCR2_TAR_2
 ((
ut32_t
)0x00008000

	)

5388 
	#FMC_PCR2_TAR_3
 ((
ut32_t
)0x00010000

	)

5390 
	#FMC_PCR2_ECCPS
 ((
ut32_t
)0x000E0000

	)

5391 
	#FMC_PCR2_ECCPS_0
 ((
ut32_t
)0x00020000

	)

5392 
	#FMC_PCR2_ECCPS_1
 ((
ut32_t
)0x00040000

	)

5393 
	#FMC_PCR2_ECCPS_2
 ((
ut32_t
)0x00080000

	)

5396 
	#FMC_PCR3_PWAITEN
 ((
ut32_t
)0x00000002

	)

5397 
	#FMC_PCR3_PBKEN
 ((
ut32_t
)0x00000004

	)

5398 
	#FMC_PCR3_PTYP
 ((
ut32_t
)0x00000008

	)

5400 
	#FMC_PCR3_PWID
 ((
ut32_t
)0x00000030

	)

5401 
	#FMC_PCR3_PWID_0
 ((
ut32_t
)0x00000010

	)

5402 
	#FMC_PCR3_PWID_1
 ((
ut32_t
)0x00000020

	)

5404 
	#FMC_PCR3_ECCEN
 ((
ut32_t
)0x00000040

	)

5406 
	#FMC_PCR3_TCLR
 ((
ut32_t
)0x00001E00

	)

5407 
	#FMC_PCR3_TCLR_0
 ((
ut32_t
)0x00000200

	)

5408 
	#FMC_PCR3_TCLR_1
 ((
ut32_t
)0x00000400

	)

5409 
	#FMC_PCR3_TCLR_2
 ((
ut32_t
)0x00000800

	)

5410 
	#FMC_PCR3_TCLR_3
 ((
ut32_t
)0x00001000

	)

5412 
	#FMC_PCR3_TAR
 ((
ut32_t
)0x0001E000

	)

5413 
	#FMC_PCR3_TAR_0
 ((
ut32_t
)0x00002000

	)

5414 
	#FMC_PCR3_TAR_1
 ((
ut32_t
)0x00004000

	)

5415 
	#FMC_PCR3_TAR_2
 ((
ut32_t
)0x00008000

	)

5416 
	#FMC_PCR3_TAR_3
 ((
ut32_t
)0x00010000

	)

5418 
	#FMC_PCR3_ECCPS
 ((
ut32_t
)0x000E0000

	)

5419 
	#FMC_PCR3_ECCPS_0
 ((
ut32_t
)0x00020000

	)

5420 
	#FMC_PCR3_ECCPS_1
 ((
ut32_t
)0x00040000

	)

5421 
	#FMC_PCR3_ECCPS_2
 ((
ut32_t
)0x00080000

	)

5424 
	#FMC_PCR4_PWAITEN
 ((
ut32_t
)0x00000002

	)

5425 
	#FMC_PCR4_PBKEN
 ((
ut32_t
)0x00000004

	)

5426 
	#FMC_PCR4_PTYP
 ((
ut32_t
)0x00000008

	)

5428 
	#FMC_PCR4_PWID
 ((
ut32_t
)0x00000030

	)

5429 
	#FMC_PCR4_PWID_0
 ((
ut32_t
)0x00000010

	)

5430 
	#FMC_PCR4_PWID_1
 ((
ut32_t
)0x00000020

	)

5432 
	#FMC_PCR4_ECCEN
 ((
ut32_t
)0x00000040

	)

5434 
	#FMC_PCR4_TCLR
 ((
ut32_t
)0x00001E00

	)

5435 
	#FMC_PCR4_TCLR_0
 ((
ut32_t
)0x00000200

	)

5436 
	#FMC_PCR4_TCLR_1
 ((
ut32_t
)0x00000400

	)

5437 
	#FMC_PCR4_TCLR_2
 ((
ut32_t
)0x00000800

	)

5438 
	#FMC_PCR4_TCLR_3
 ((
ut32_t
)0x00001000

	)

5440 
	#FMC_PCR4_TAR
 ((
ut32_t
)0x0001E000

	)

5441 
	#FMC_PCR4_TAR_0
 ((
ut32_t
)0x00002000

	)

5442 
	#FMC_PCR4_TAR_1
 ((
ut32_t
)0x00004000

	)

5443 
	#FMC_PCR4_TAR_2
 ((
ut32_t
)0x00008000

	)

5444 
	#FMC_PCR4_TAR_3
 ((
ut32_t
)0x00010000

	)

5446 
	#FMC_PCR4_ECCPS
 ((
ut32_t
)0x000E0000

	)

5447 
	#FMC_PCR4_ECCPS_0
 ((
ut32_t
)0x00020000

	)

5448 
	#FMC_PCR4_ECCPS_1
 ((
ut32_t
)0x00040000

	)

5449 
	#FMC_PCR4_ECCPS_2
 ((
ut32_t
)0x00080000

	)

5452 
	#FMC_SR2_IRS
 ((
ut8_t
)0x01

	)

5453 
	#FMC_SR2_ILS
 ((
ut8_t
)0x02

	)

5454 
	#FMC_SR2_IFS
 ((
ut8_t
)0x04

	)

5455 
	#FMC_SR2_IREN
 ((
ut8_t
)0x08

	)

5456 
	#FMC_SR2_ILEN
 ((
ut8_t
)0x10

	)

5457 
	#FMC_SR2_IFEN
 ((
ut8_t
)0x20

	)

5458 
	#FMC_SR2_FEMPT
 ((
ut8_t
)0x40

	)

5461 
	#FMC_SR3_IRS
 ((
ut8_t
)0x01

	)

5462 
	#FMC_SR3_ILS
 ((
ut8_t
)0x02

	)

5463 
	#FMC_SR3_IFS
 ((
ut8_t
)0x04

	)

5464 
	#FMC_SR3_IREN
 ((
ut8_t
)0x08

	)

5465 
	#FMC_SR3_ILEN
 ((
ut8_t
)0x10

	)

5466 
	#FMC_SR3_IFEN
 ((
ut8_t
)0x20

	)

5467 
	#FMC_SR3_FEMPT
 ((
ut8_t
)0x40

	)

5470 
	#FMC_SR4_IRS
 ((
ut8_t
)0x01

	)

5471 
	#FMC_SR4_ILS
 ((
ut8_t
)0x02

	)

5472 
	#FMC_SR4_IFS
 ((
ut8_t
)0x04

	)

5473 
	#FMC_SR4_IREN
 ((
ut8_t
)0x08

	)

5474 
	#FMC_SR4_ILEN
 ((
ut8_t
)0x10

	)

5475 
	#FMC_SR4_IFEN
 ((
ut8_t
)0x20

	)

5476 
	#FMC_SR4_FEMPT
 ((
ut8_t
)0x40

	)

5479 
	#FMC_PMEM2_MEMSET2
 ((
ut32_t
)0x000000FF

	)

5480 
	#FMC_PMEM2_MEMSET2_0
 ((
ut32_t
)0x00000001

	)

5481 
	#FMC_PMEM2_MEMSET2_1
 ((
ut32_t
)0x00000002

	)

5482 
	#FMC_PMEM2_MEMSET2_2
 ((
ut32_t
)0x00000004

	)

5483 
	#FMC_PMEM2_MEMSET2_3
 ((
ut32_t
)0x00000008

	)

5484 
	#FMC_PMEM2_MEMSET2_4
 ((
ut32_t
)0x00000010

	)

5485 
	#FMC_PMEM2_MEMSET2_5
 ((
ut32_t
)0x00000020

	)

5486 
	#FMC_PMEM2_MEMSET2_6
 ((
ut32_t
)0x00000040

	)

5487 
	#FMC_PMEM2_MEMSET2_7
 ((
ut32_t
)0x00000080

	)

5489 
	#FMC_PMEM2_MEMWAIT2
 ((
ut32_t
)0x0000FF00

	)

5490 
	#FMC_PMEM2_MEMWAIT2_0
 ((
ut32_t
)0x00000100

	)

5491 
	#FMC_PMEM2_MEMWAIT2_1
 ((
ut32_t
)0x00000200

	)

5492 
	#FMC_PMEM2_MEMWAIT2_2
 ((
ut32_t
)0x00000400

	)

5493 
	#FMC_PMEM2_MEMWAIT2_3
 ((
ut32_t
)0x00000800

	)

5494 
	#FMC_PMEM2_MEMWAIT2_4
 ((
ut32_t
)0x00001000

	)

5495 
	#FMC_PMEM2_MEMWAIT2_5
 ((
ut32_t
)0x00002000

	)

5496 
	#FMC_PMEM2_MEMWAIT2_6
 ((
ut32_t
)0x00004000

	)

5497 
	#FMC_PMEM2_MEMWAIT2_7
 ((
ut32_t
)0x00008000

	)

5499 
	#FMC_PMEM2_MEMHOLD2
 ((
ut32_t
)0x00FF0000

	)

5500 
	#FMC_PMEM2_MEMHOLD2_0
 ((
ut32_t
)0x00010000

	)

5501 
	#FMC_PMEM2_MEMHOLD2_1
 ((
ut32_t
)0x00020000

	)

5502 
	#FMC_PMEM2_MEMHOLD2_2
 ((
ut32_t
)0x00040000

	)

5503 
	#FMC_PMEM2_MEMHOLD2_3
 ((
ut32_t
)0x00080000

	)

5504 
	#FMC_PMEM2_MEMHOLD2_4
 ((
ut32_t
)0x00100000

	)

5505 
	#FMC_PMEM2_MEMHOLD2_5
 ((
ut32_t
)0x00200000

	)

5506 
	#FMC_PMEM2_MEMHOLD2_6
 ((
ut32_t
)0x00400000

	)

5507 
	#FMC_PMEM2_MEMHOLD2_7
 ((
ut32_t
)0x00800000

	)

5509 
	#FMC_PMEM2_MEMHIZ2
 ((
ut32_t
)0xFF000000

	)

5510 
	#FMC_PMEM2_MEMHIZ2_0
 ((
ut32_t
)0x01000000

	)

5511 
	#FMC_PMEM2_MEMHIZ2_1
 ((
ut32_t
)0x02000000

	)

5512 
	#FMC_PMEM2_MEMHIZ2_2
 ((
ut32_t
)0x04000000

	)

5513 
	#FMC_PMEM2_MEMHIZ2_3
 ((
ut32_t
)0x08000000

	)

5514 
	#FMC_PMEM2_MEMHIZ2_4
 ((
ut32_t
)0x10000000

	)

5515 
	#FMC_PMEM2_MEMHIZ2_5
 ((
ut32_t
)0x20000000

	)

5516 
	#FMC_PMEM2_MEMHIZ2_6
 ((
ut32_t
)0x40000000

	)

5517 
	#FMC_PMEM2_MEMHIZ2_7
 ((
ut32_t
)0x80000000

	)

5520 
	#FMC_PMEM3_MEMSET3
 ((
ut32_t
)0x000000FF

	)

5521 
	#FMC_PMEM3_MEMSET3_0
 ((
ut32_t
)0x00000001

	)

5522 
	#FMC_PMEM3_MEMSET3_1
 ((
ut32_t
)0x00000002

	)

5523 
	#FMC_PMEM3_MEMSET3_2
 ((
ut32_t
)0x00000004

	)

5524 
	#FMC_PMEM3_MEMSET3_3
 ((
ut32_t
)0x00000008

	)

5525 
	#FMC_PMEM3_MEMSET3_4
 ((
ut32_t
)0x00000010

	)

5526 
	#FMC_PMEM3_MEMSET3_5
 ((
ut32_t
)0x00000020

	)

5527 
	#FMC_PMEM3_MEMSET3_6
 ((
ut32_t
)0x00000040

	)

5528 
	#FMC_PMEM3_MEMSET3_7
 ((
ut32_t
)0x00000080

	)

5530 
	#FMC_PMEM3_MEMWAIT3
 ((
ut32_t
)0x0000FF00

	)

5531 
	#FMC_PMEM3_MEMWAIT3_0
 ((
ut32_t
)0x00000100

	)

5532 
	#FMC_PMEM3_MEMWAIT3_1
 ((
ut32_t
)0x00000200

	)

5533 
	#FMC_PMEM3_MEMWAIT3_2
 ((
ut32_t
)0x00000400

	)

5534 
	#FMC_PMEM3_MEMWAIT3_3
 ((
ut32_t
)0x00000800

	)

5535 
	#FMC_PMEM3_MEMWAIT3_4
 ((
ut32_t
)0x00001000

	)

5536 
	#FMC_PMEM3_MEMWAIT3_5
 ((
ut32_t
)0x00002000

	)

5537 
	#FMC_PMEM3_MEMWAIT3_6
 ((
ut32_t
)0x00004000

	)

5538 
	#FMC_PMEM3_MEMWAIT3_7
 ((
ut32_t
)0x00008000

	)

5540 
	#FMC_PMEM3_MEMHOLD3
 ((
ut32_t
)0x00FF0000

	)

5541 
	#FMC_PMEM3_MEMHOLD3_0
 ((
ut32_t
)0x00010000

	)

5542 
	#FMC_PMEM3_MEMHOLD3_1
 ((
ut32_t
)0x00020000

	)

5543 
	#FMC_PMEM3_MEMHOLD3_2
 ((
ut32_t
)0x00040000

	)

5544 
	#FMC_PMEM3_MEMHOLD3_3
 ((
ut32_t
)0x00080000

	)

5545 
	#FMC_PMEM3_MEMHOLD3_4
 ((
ut32_t
)0x00100000

	)

5546 
	#FMC_PMEM3_MEMHOLD3_5
 ((
ut32_t
)0x00200000

	)

5547 
	#FMC_PMEM3_MEMHOLD3_6
 ((
ut32_t
)0x00400000

	)

5548 
	#FMC_PMEM3_MEMHOLD3_7
 ((
ut32_t
)0x00800000

	)

5550 
	#FMC_PMEM3_MEMHIZ3
 ((
ut32_t
)0xFF000000

	)

5551 
	#FMC_PMEM3_MEMHIZ3_0
 ((
ut32_t
)0x01000000

	)

5552 
	#FMC_PMEM3_MEMHIZ3_1
 ((
ut32_t
)0x02000000

	)

5553 
	#FMC_PMEM3_MEMHIZ3_2
 ((
ut32_t
)0x04000000

	)

5554 
	#FMC_PMEM3_MEMHIZ3_3
 ((
ut32_t
)0x08000000

	)

5555 
	#FMC_PMEM3_MEMHIZ3_4
 ((
ut32_t
)0x10000000

	)

5556 
	#FMC_PMEM3_MEMHIZ3_5
 ((
ut32_t
)0x20000000

	)

5557 
	#FMC_PMEM3_MEMHIZ3_6
 ((
ut32_t
)0x40000000

	)

5558 
	#FMC_PMEM3_MEMHIZ3_7
 ((
ut32_t
)0x80000000

	)

5561 
	#FMC_PMEM4_MEMSET4
 ((
ut32_t
)0x000000FF

	)

5562 
	#FMC_PMEM4_MEMSET4_0
 ((
ut32_t
)0x00000001

	)

5563 
	#FMC_PMEM4_MEMSET4_1
 ((
ut32_t
)0x00000002

	)

5564 
	#FMC_PMEM4_MEMSET4_2
 ((
ut32_t
)0x00000004

	)

5565 
	#FMC_PMEM4_MEMSET4_3
 ((
ut32_t
)0x00000008

	)

5566 
	#FMC_PMEM4_MEMSET4_4
 ((
ut32_t
)0x00000010

	)

5567 
	#FMC_PMEM4_MEMSET4_5
 ((
ut32_t
)0x00000020

	)

5568 
	#FMC_PMEM4_MEMSET4_6
 ((
ut32_t
)0x00000040

	)

5569 
	#FMC_PMEM4_MEMSET4_7
 ((
ut32_t
)0x00000080

	)

5571 
	#FMC_PMEM4_MEMWAIT4
 ((
ut32_t
)0x0000FF00

	)

5572 
	#FMC_PMEM4_MEMWAIT4_0
 ((
ut32_t
)0x00000100

	)

5573 
	#FMC_PMEM4_MEMWAIT4_1
 ((
ut32_t
)0x00000200

	)

5574 
	#FMC_PMEM4_MEMWAIT4_2
 ((
ut32_t
)0x00000400

	)

5575 
	#FMC_PMEM4_MEMWAIT4_3
 ((
ut32_t
)0x00000800

	)

5576 
	#FMC_PMEM4_MEMWAIT4_4
 ((
ut32_t
)0x00001000

	)

5577 
	#FMC_PMEM4_MEMWAIT4_5
 ((
ut32_t
)0x00002000

	)

5578 
	#FMC_PMEM4_MEMWAIT4_6
 ((
ut32_t
)0x00004000

	)

5579 
	#FMC_PMEM4_MEMWAIT4_7
 ((
ut32_t
)0x00008000

	)

5581 
	#FMC_PMEM4_MEMHOLD4
 ((
ut32_t
)0x00FF0000

	)

5582 
	#FMC_PMEM4_MEMHOLD4_0
 ((
ut32_t
)0x00010000

	)

5583 
	#FMC_PMEM4_MEMHOLD4_1
 ((
ut32_t
)0x00020000

	)

5584 
	#FMC_PMEM4_MEMHOLD4_2
 ((
ut32_t
)0x00040000

	)

5585 
	#FMC_PMEM4_MEMHOLD4_3
 ((
ut32_t
)0x00080000

	)

5586 
	#FMC_PMEM4_MEMHOLD4_4
 ((
ut32_t
)0x00100000

	)

5587 
	#FMC_PMEM4_MEMHOLD4_5
 ((
ut32_t
)0x00200000

	)

5588 
	#FMC_PMEM4_MEMHOLD4_6
 ((
ut32_t
)0x00400000

	)

5589 
	#FMC_PMEM4_MEMHOLD4_7
 ((
ut32_t
)0x00800000

	)

5591 
	#FMC_PMEM4_MEMHIZ4
 ((
ut32_t
)0xFF000000

	)

5592 
	#FMC_PMEM4_MEMHIZ4_0
 ((
ut32_t
)0x01000000

	)

5593 
	#FMC_PMEM4_MEMHIZ4_1
 ((
ut32_t
)0x02000000

	)

5594 
	#FMC_PMEM4_MEMHIZ4_2
 ((
ut32_t
)0x04000000

	)

5595 
	#FMC_PMEM4_MEMHIZ4_3
 ((
ut32_t
)0x08000000

	)

5596 
	#FMC_PMEM4_MEMHIZ4_4
 ((
ut32_t
)0x10000000

	)

5597 
	#FMC_PMEM4_MEMHIZ4_5
 ((
ut32_t
)0x20000000

	)

5598 
	#FMC_PMEM4_MEMHIZ4_6
 ((
ut32_t
)0x40000000

	)

5599 
	#FMC_PMEM4_MEMHIZ4_7
 ((
ut32_t
)0x80000000

	)

5602 
	#FMC_PATT2_ATTSET2
 ((
ut32_t
)0x000000FF

	)

5603 
	#FMC_PATT2_ATTSET2_0
 ((
ut32_t
)0x00000001

	)

5604 
	#FMC_PATT2_ATTSET2_1
 ((
ut32_t
)0x00000002

	)

5605 
	#FMC_PATT2_ATTSET2_2
 ((
ut32_t
)0x00000004

	)

5606 
	#FMC_PATT2_ATTSET2_3
 ((
ut32_t
)0x00000008

	)

5607 
	#FMC_PATT2_ATTSET2_4
 ((
ut32_t
)0x00000010

	)

5608 
	#FMC_PATT2_ATTSET2_5
 ((
ut32_t
)0x00000020

	)

5609 
	#FMC_PATT2_ATTSET2_6
 ((
ut32_t
)0x00000040

	)

5610 
	#FMC_PATT2_ATTSET2_7
 ((
ut32_t
)0x00000080

	)

5612 
	#FMC_PATT2_ATTWAIT2
 ((
ut32_t
)0x0000FF00

	)

5613 
	#FMC_PATT2_ATTWAIT2_0
 ((
ut32_t
)0x00000100

	)

5614 
	#FMC_PATT2_ATTWAIT2_1
 ((
ut32_t
)0x00000200

	)

5615 
	#FMC_PATT2_ATTWAIT2_2
 ((
ut32_t
)0x00000400

	)

5616 
	#FMC_PATT2_ATTWAIT2_3
 ((
ut32_t
)0x00000800

	)

5617 
	#FMC_PATT2_ATTWAIT2_4
 ((
ut32_t
)0x00001000

	)

5618 
	#FMC_PATT2_ATTWAIT2_5
 ((
ut32_t
)0x00002000

	)

5619 
	#FMC_PATT2_ATTWAIT2_6
 ((
ut32_t
)0x00004000

	)

5620 
	#FMC_PATT2_ATTWAIT2_7
 ((
ut32_t
)0x00008000

	)

5622 
	#FMC_PATT2_ATTHOLD2
 ((
ut32_t
)0x00FF0000

	)

5623 
	#FMC_PATT2_ATTHOLD2_0
 ((
ut32_t
)0x00010000

	)

5624 
	#FMC_PATT2_ATTHOLD2_1
 ((
ut32_t
)0x00020000

	)

5625 
	#FMC_PATT2_ATTHOLD2_2
 ((
ut32_t
)0x00040000

	)

5626 
	#FMC_PATT2_ATTHOLD2_3
 ((
ut32_t
)0x00080000

	)

5627 
	#FMC_PATT2_ATTHOLD2_4
 ((
ut32_t
)0x00100000

	)

5628 
	#FMC_PATT2_ATTHOLD2_5
 ((
ut32_t
)0x00200000

	)

5629 
	#FMC_PATT2_ATTHOLD2_6
 ((
ut32_t
)0x00400000

	)

5630 
	#FMC_PATT2_ATTHOLD2_7
 ((
ut32_t
)0x00800000

	)

5632 
	#FMC_PATT2_ATTHIZ2
 ((
ut32_t
)0xFF000000

	)

5633 
	#FMC_PATT2_ATTHIZ2_0
 ((
ut32_t
)0x01000000

	)

5634 
	#FMC_PATT2_ATTHIZ2_1
 ((
ut32_t
)0x02000000

	)

5635 
	#FMC_PATT2_ATTHIZ2_2
 ((
ut32_t
)0x04000000

	)

5636 
	#FMC_PATT2_ATTHIZ2_3
 ((
ut32_t
)0x08000000

	)

5637 
	#FMC_PATT2_ATTHIZ2_4
 ((
ut32_t
)0x10000000

	)

5638 
	#FMC_PATT2_ATTHIZ2_5
 ((
ut32_t
)0x20000000

	)

5639 
	#FMC_PATT2_ATTHIZ2_6
 ((
ut32_t
)0x40000000

	)

5640 
	#FMC_PATT2_ATTHIZ2_7
 ((
ut32_t
)0x80000000

	)

5643 
	#FMC_PATT3_ATTSET3
 ((
ut32_t
)0x000000FF

	)

5644 
	#FMC_PATT3_ATTSET3_0
 ((
ut32_t
)0x00000001

	)

5645 
	#FMC_PATT3_ATTSET3_1
 ((
ut32_t
)0x00000002

	)

5646 
	#FMC_PATT3_ATTSET3_2
 ((
ut32_t
)0x00000004

	)

5647 
	#FMC_PATT3_ATTSET3_3
 ((
ut32_t
)0x00000008

	)

5648 
	#FMC_PATT3_ATTSET3_4
 ((
ut32_t
)0x00000010

	)

5649 
	#FMC_PATT3_ATTSET3_5
 ((
ut32_t
)0x00000020

	)

5650 
	#FMC_PATT3_ATTSET3_6
 ((
ut32_t
)0x00000040

	)

5651 
	#FMC_PATT3_ATTSET3_7
 ((
ut32_t
)0x00000080

	)

5653 
	#FMC_PATT3_ATTWAIT3
 ((
ut32_t
)0x0000FF00

	)

5654 
	#FMC_PATT3_ATTWAIT3_0
 ((
ut32_t
)0x00000100

	)

5655 
	#FMC_PATT3_ATTWAIT3_1
 ((
ut32_t
)0x00000200

	)

5656 
	#FMC_PATT3_ATTWAIT3_2
 ((
ut32_t
)0x00000400

	)

5657 
	#FMC_PATT3_ATTWAIT3_3
 ((
ut32_t
)0x00000800

	)

5658 
	#FMC_PATT3_ATTWAIT3_4
 ((
ut32_t
)0x00001000

	)

5659 
	#FMC_PATT3_ATTWAIT3_5
 ((
ut32_t
)0x00002000

	)

5660 
	#FMC_PATT3_ATTWAIT3_6
 ((
ut32_t
)0x00004000

	)

5661 
	#FMC_PATT3_ATTWAIT3_7
 ((
ut32_t
)0x00008000

	)

5663 
	#FMC_PATT3_ATTHOLD3
 ((
ut32_t
)0x00FF0000

	)

5664 
	#FMC_PATT3_ATTHOLD3_0
 ((
ut32_t
)0x00010000

	)

5665 
	#FMC_PATT3_ATTHOLD3_1
 ((
ut32_t
)0x00020000

	)

5666 
	#FMC_PATT3_ATTHOLD3_2
 ((
ut32_t
)0x00040000

	)

5667 
	#FMC_PATT3_ATTHOLD3_3
 ((
ut32_t
)0x00080000

	)

5668 
	#FMC_PATT3_ATTHOLD3_4
 ((
ut32_t
)0x00100000

	)

5669 
	#FMC_PATT3_ATTHOLD3_5
 ((
ut32_t
)0x00200000

	)

5670 
	#FMC_PATT3_ATTHOLD3_6
 ((
ut32_t
)0x00400000

	)

5671 
	#FMC_PATT3_ATTHOLD3_7
 ((
ut32_t
)0x00800000

	)

5673 
	#FMC_PATT3_ATTHIZ3
 ((
ut32_t
)0xFF000000

	)

5674 
	#FMC_PATT3_ATTHIZ3_0
 ((
ut32_t
)0x01000000

	)

5675 
	#FMC_PATT3_ATTHIZ3_1
 ((
ut32_t
)0x02000000

	)

5676 
	#FMC_PATT3_ATTHIZ3_2
 ((
ut32_t
)0x04000000

	)

5677 
	#FMC_PATT3_ATTHIZ3_3
 ((
ut32_t
)0x08000000

	)

5678 
	#FMC_PATT3_ATTHIZ3_4
 ((
ut32_t
)0x10000000

	)

5679 
	#FMC_PATT3_ATTHIZ3_5
 ((
ut32_t
)0x20000000

	)

5680 
	#FMC_PATT3_ATTHIZ3_6
 ((
ut32_t
)0x40000000

	)

5681 
	#FMC_PATT3_ATTHIZ3_7
 ((
ut32_t
)0x80000000

	)

5684 
	#FMC_PATT4_ATTSET4
 ((
ut32_t
)0x000000FF

	)

5685 
	#FMC_PATT4_ATTSET4_0
 ((
ut32_t
)0x00000001

	)

5686 
	#FMC_PATT4_ATTSET4_1
 ((
ut32_t
)0x00000002

	)

5687 
	#FMC_PATT4_ATTSET4_2
 ((
ut32_t
)0x00000004

	)

5688 
	#FMC_PATT4_ATTSET4_3
 ((
ut32_t
)0x00000008

	)

5689 
	#FMC_PATT4_ATTSET4_4
 ((
ut32_t
)0x00000010

	)

5690 
	#FMC_PATT4_ATTSET4_5
 ((
ut32_t
)0x00000020

	)

5691 
	#FMC_PATT4_ATTSET4_6
 ((
ut32_t
)0x00000040

	)

5692 
	#FMC_PATT4_ATTSET4_7
 ((
ut32_t
)0x00000080

	)

5694 
	#FMC_PATT4_ATTWAIT4
 ((
ut32_t
)0x0000FF00

	)

5695 
	#FMC_PATT4_ATTWAIT4_0
 ((
ut32_t
)0x00000100

	)

5696 
	#FMC_PATT4_ATTWAIT4_1
 ((
ut32_t
)0x00000200

	)

5697 
	#FMC_PATT4_ATTWAIT4_2
 ((
ut32_t
)0x00000400

	)

5698 
	#FMC_PATT4_ATTWAIT4_3
 ((
ut32_t
)0x00000800

	)

5699 
	#FMC_PATT4_ATTWAIT4_4
 ((
ut32_t
)0x00001000

	)

5700 
	#FMC_PATT4_ATTWAIT4_5
 ((
ut32_t
)0x00002000

	)

5701 
	#FMC_PATT4_ATTWAIT4_6
 ((
ut32_t
)0x00004000

	)

5702 
	#FMC_PATT4_ATTWAIT4_7
 ((
ut32_t
)0x00008000

	)

5704 
	#FMC_PATT4_ATTHOLD4
 ((
ut32_t
)0x00FF0000

	)

5705 
	#FMC_PATT4_ATTHOLD4_0
 ((
ut32_t
)0x00010000

	)

5706 
	#FMC_PATT4_ATTHOLD4_1
 ((
ut32_t
)0x00020000

	)

5707 
	#FMC_PATT4_ATTHOLD4_2
 ((
ut32_t
)0x00040000

	)

5708 
	#FMC_PATT4_ATTHOLD4_3
 ((
ut32_t
)0x00080000

	)

5709 
	#FMC_PATT4_ATTHOLD4_4
 ((
ut32_t
)0x00100000

	)

5710 
	#FMC_PATT4_ATTHOLD4_5
 ((
ut32_t
)0x00200000

	)

5711 
	#FMC_PATT4_ATTHOLD4_6
 ((
ut32_t
)0x00400000

	)

5712 
	#FMC_PATT4_ATTHOLD4_7
 ((
ut32_t
)0x00800000

	)

5714 
	#FMC_PATT4_ATTHIZ4
 ((
ut32_t
)0xFF000000

	)

5715 
	#FMC_PATT4_ATTHIZ4_0
 ((
ut32_t
)0x01000000

	)

5716 
	#FMC_PATT4_ATTHIZ4_1
 ((
ut32_t
)0x02000000

	)

5717 
	#FMC_PATT4_ATTHIZ4_2
 ((
ut32_t
)0x04000000

	)

5718 
	#FMC_PATT4_ATTHIZ4_3
 ((
ut32_t
)0x08000000

	)

5719 
	#FMC_PATT4_ATTHIZ4_4
 ((
ut32_t
)0x10000000

	)

5720 
	#FMC_PATT4_ATTHIZ4_5
 ((
ut32_t
)0x20000000

	)

5721 
	#FMC_PATT4_ATTHIZ4_6
 ((
ut32_t
)0x40000000

	)

5722 
	#FMC_PATT4_ATTHIZ4_7
 ((
ut32_t
)0x80000000

	)

5725 
	#FMC_PIO4_IOSET4
 ((
ut32_t
)0x000000FF

	)

5726 
	#FMC_PIO4_IOSET4_0
 ((
ut32_t
)0x00000001

	)

5727 
	#FMC_PIO4_IOSET4_1
 ((
ut32_t
)0x00000002

	)

5728 
	#FMC_PIO4_IOSET4_2
 ((
ut32_t
)0x00000004

	)

5729 
	#FMC_PIO4_IOSET4_3
 ((
ut32_t
)0x00000008

	)

5730 
	#FMC_PIO4_IOSET4_4
 ((
ut32_t
)0x00000010

	)

5731 
	#FMC_PIO4_IOSET4_5
 ((
ut32_t
)0x00000020

	)

5732 
	#FMC_PIO4_IOSET4_6
 ((
ut32_t
)0x00000040

	)

5733 
	#FMC_PIO4_IOSET4_7
 ((
ut32_t
)0x00000080

	)

5735 
	#FMC_PIO4_IOWAIT4
 ((
ut32_t
)0x0000FF00

	)

5736 
	#FMC_PIO4_IOWAIT4_0
 ((
ut32_t
)0x00000100

	)

5737 
	#FMC_PIO4_IOWAIT4_1
 ((
ut32_t
)0x00000200

	)

5738 
	#FMC_PIO4_IOWAIT4_2
 ((
ut32_t
)0x00000400

	)

5739 
	#FMC_PIO4_IOWAIT4_3
 ((
ut32_t
)0x00000800

	)

5740 
	#FMC_PIO4_IOWAIT4_4
 ((
ut32_t
)0x00001000

	)

5741 
	#FMC_PIO4_IOWAIT4_5
 ((
ut32_t
)0x00002000

	)

5742 
	#FMC_PIO4_IOWAIT4_6
 ((
ut32_t
)0x00004000

	)

5743 
	#FMC_PIO4_IOWAIT4_7
 ((
ut32_t
)0x00008000

	)

5745 
	#FMC_PIO4_IOHOLD4
 ((
ut32_t
)0x00FF0000

	)

5746 
	#FMC_PIO4_IOHOLD4_0
 ((
ut32_t
)0x00010000

	)

5747 
	#FMC_PIO4_IOHOLD4_1
 ((
ut32_t
)0x00020000

	)

5748 
	#FMC_PIO4_IOHOLD4_2
 ((
ut32_t
)0x00040000

	)

5749 
	#FMC_PIO4_IOHOLD4_3
 ((
ut32_t
)0x00080000

	)

5750 
	#FMC_PIO4_IOHOLD4_4
 ((
ut32_t
)0x00100000

	)

5751 
	#FMC_PIO4_IOHOLD4_5
 ((
ut32_t
)0x00200000

	)

5752 
	#FMC_PIO4_IOHOLD4_6
 ((
ut32_t
)0x00400000

	)

5753 
	#FMC_PIO4_IOHOLD4_7
 ((
ut32_t
)0x00800000

	)

5755 
	#FMC_PIO4_IOHIZ4
 ((
ut32_t
)0xFF000000

	)

5756 
	#FMC_PIO4_IOHIZ4_0
 ((
ut32_t
)0x01000000

	)

5757 
	#FMC_PIO4_IOHIZ4_1
 ((
ut32_t
)0x02000000

	)

5758 
	#FMC_PIO4_IOHIZ4_2
 ((
ut32_t
)0x04000000

	)

5759 
	#FMC_PIO4_IOHIZ4_3
 ((
ut32_t
)0x08000000

	)

5760 
	#FMC_PIO4_IOHIZ4_4
 ((
ut32_t
)0x10000000

	)

5761 
	#FMC_PIO4_IOHIZ4_5
 ((
ut32_t
)0x20000000

	)

5762 
	#FMC_PIO4_IOHIZ4_6
 ((
ut32_t
)0x40000000

	)

5763 
	#FMC_PIO4_IOHIZ4_7
 ((
ut32_t
)0x80000000

	)

5766 
	#FMC_ECCR2_ECC2
 ((
ut32_t
)0xFFFFFFFF

	)

5769 
	#FMC_ECCR3_ECC3
 ((
ut32_t
)0xFFFFFFFF

	)

5772 
	#FMC_SDCR1_NC
 ((
ut32_t
)0x00000003

	)

5773 
	#FMC_SDCR1_NC_0
 ((
ut32_t
)0x00000001

	)

5774 
	#FMC_SDCR1_NC_1
 ((
ut32_t
)0x00000002

	)

5776 
	#FMC_SDCR1_NR
 ((
ut32_t
)0x0000000C

	)

5777 
	#FMC_SDCR1_NR_0
 ((
ut32_t
)0x00000004

	)

5778 
	#FMC_SDCR1_NR_1
 ((
ut32_t
)0x00000008

	)

5780 
	#FMC_SDCR1_MWID
 ((
ut32_t
)0x00000030

	)

5781 
	#FMC_SDCR1_MWID_0
 ((
ut32_t
)0x00000010

	)

5782 
	#FMC_SDCR1_MWID_1
 ((
ut32_t
)0x00000020

	)

5784 
	#FMC_SDCR1_NB
 ((
ut32_t
)0x00000040

	)

5786 
	#FMC_SDCR1_CAS
 ((
ut32_t
)0x00000180

	)

5787 
	#FMC_SDCR1_CAS_0
 ((
ut32_t
)0x00000080

	)

5788 
	#FMC_SDCR1_CAS_1
 ((
ut32_t
)0x00000100

	)

5790 
	#FMC_SDCR1_WP
 ((
ut32_t
)0x00000200

	)

5792 
	#FMC_SDCR1_SDCLK
 ((
ut32_t
)0x00000C00

	)

5793 
	#FMC_SDCR1_SDCLK_0
 ((
ut32_t
)0x00000400

	)

5794 
	#FMC_SDCR1_SDCLK_1
 ((
ut32_t
)0x00000800

	)

5796 
	#FMC_SDCR1_RBURST
 ((
ut32_t
)0x00001000

	)

5798 
	#FMC_SDCR1_RPIPE
 ((
ut32_t
)0x00006000

	)

5799 
	#FMC_SDCR1_RPIPE_0
 ((
ut32_t
)0x00002000

	)

5800 
	#FMC_SDCR1_RPIPE_1
 ((
ut32_t
)0x00004000

	)

5803 
	#FMC_SDCR2_NC
 ((
ut32_t
)0x00000003

	)

5804 
	#FMC_SDCR2_NC_0
 ((
ut32_t
)0x00000001

	)

5805 
	#FMC_SDCR2_NC_1
 ((
ut32_t
)0x00000002

	)

5807 
	#FMC_SDCR2_NR
 ((
ut32_t
)0x0000000C

	)

5808 
	#FMC_SDCR2_NR_0
 ((
ut32_t
)0x00000004

	)

5809 
	#FMC_SDCR2_NR_1
 ((
ut32_t
)0x00000008

	)

5811 
	#FMC_SDCR2_MWID
 ((
ut32_t
)0x00000030

	)

5812 
	#FMC_SDCR2_MWID_0
 ((
ut32_t
)0x00000010

	)

5813 
	#FMC_SDCR2_MWID_1
 ((
ut32_t
)0x00000020

	)

5815 
	#FMC_SDCR2_NB
 ((
ut32_t
)0x00000040

	)

5817 
	#FMC_SDCR2_CAS
 ((
ut32_t
)0x00000180

	)

5818 
	#FMC_SDCR2_CAS_0
 ((
ut32_t
)0x00000080

	)

5819 
	#FMC_SDCR2_CAS_1
 ((
ut32_t
)0x00000100

	)

5821 
	#FMC_SDCR2_WP
 ((
ut32_t
)0x00000200

	)

5823 
	#FMC_SDCR2_SDCLK
 ((
ut32_t
)0x00000C00

	)

5824 
	#FMC_SDCR2_SDCLK_0
 ((
ut32_t
)0x00000400

	)

5825 
	#FMC_SDCR2_SDCLK_1
 ((
ut32_t
)0x00000800

	)

5827 
	#FMC_SDCR2_RBURST
 ((
ut32_t
)0x00001000

	)

5829 
	#FMC_SDCR2_RPIPE
 ((
ut32_t
)0x00006000

	)

5830 
	#FMC_SDCR2_RPIPE_0
 ((
ut32_t
)0x00002000

	)

5831 
	#FMC_SDCR2_RPIPE_1
 ((
ut32_t
)0x00004000

	)

5834 
	#FMC_SDTR1_TMRD
 ((
ut32_t
)0x0000000F

	)

5835 
	#FMC_SDTR1_TMRD_0
 ((
ut32_t
)0x00000001

	)

5836 
	#FMC_SDTR1_TMRD_1
 ((
ut32_t
)0x00000002

	)

5837 
	#FMC_SDTR1_TMRD_2
 ((
ut32_t
)0x00000004

	)

5838 
	#FMC_SDTR1_TMRD_3
 ((
ut32_t
)0x00000008

	)

5840 
	#FMC_SDTR1_TXSR
 ((
ut32_t
)0x000000F0

	)

5841 
	#FMC_SDTR1_TXSR_0
 ((
ut32_t
)0x00000010

	)

5842 
	#FMC_SDTR1_TXSR_1
 ((
ut32_t
)0x00000020

	)

5843 
	#FMC_SDTR1_TXSR_2
 ((
ut32_t
)0x00000040

	)

5844 
	#FMC_SDTR1_TXSR_3
 ((
ut32_t
)0x00000080

	)

5846 
	#FMC_SDTR1_TRAS
 ((
ut32_t
)0x00000F00

	)

5847 
	#FMC_SDTR1_TRAS_0
 ((
ut32_t
)0x00000100

	)

5848 
	#FMC_SDTR1_TRAS_1
 ((
ut32_t
)0x00000200

	)

5849 
	#FMC_SDTR1_TRAS_2
 ((
ut32_t
)0x00000400

	)

5850 
	#FMC_SDTR1_TRAS_3
 ((
ut32_t
)0x00000800

	)

5852 
	#FMC_SDTR1_TRC
 ((
ut32_t
)0x0000F000

	)

5853 
	#FMC_SDTR1_TRC_0
 ((
ut32_t
)0x00001000

	)

5854 
	#FMC_SDTR1_TRC_1
 ((
ut32_t
)0x00002000

	)

5855 
	#FMC_SDTR1_TRC_2
 ((
ut32_t
)0x00004000

	)

5857 
	#FMC_SDTR1_TWR
 ((
ut32_t
)0x000F0000

	)

5858 
	#FMC_SDTR1_TWR_0
 ((
ut32_t
)0x00010000

	)

5859 
	#FMC_SDTR1_TWR_1
 ((
ut32_t
)0x00020000

	)

5860 
	#FMC_SDTR1_TWR_2
 ((
ut32_t
)0x00040000

	)

5862 
	#FMC_SDTR1_TRP
 ((
ut32_t
)0x00F00000

	)

5863 
	#FMC_SDTR1_TRP_0
 ((
ut32_t
)0x00100000

	)

5864 
	#FMC_SDTR1_TRP_1
 ((
ut32_t
)0x00200000

	)

5865 
	#FMC_SDTR1_TRP_2
 ((
ut32_t
)0x00400000

	)

5867 
	#FMC_SDTR1_TRCD
 ((
ut32_t
)0x0F000000

	)

5868 
	#FMC_SDTR1_TRCD_0
 ((
ut32_t
)0x01000000

	)

5869 
	#FMC_SDTR1_TRCD_1
 ((
ut32_t
)0x02000000

	)

5870 
	#FMC_SDTR1_TRCD_2
 ((
ut32_t
)0x04000000

	)

5873 
	#FMC_SDTR2_TMRD
 ((
ut32_t
)0x0000000F

	)

5874 
	#FMC_SDTR2_TMRD_0
 ((
ut32_t
)0x00000001

	)

5875 
	#FMC_SDTR2_TMRD_1
 ((
ut32_t
)0x00000002

	)

5876 
	#FMC_SDTR2_TMRD_2
 ((
ut32_t
)0x00000004

	)

5877 
	#FMC_SDTR2_TMRD_3
 ((
ut32_t
)0x00000008

	)

5879 
	#FMC_SDTR2_TXSR
 ((
ut32_t
)0x000000F0

	)

5880 
	#FMC_SDTR2_TXSR_0
 ((
ut32_t
)0x00000010

	)

5881 
	#FMC_SDTR2_TXSR_1
 ((
ut32_t
)0x00000020

	)

5882 
	#FMC_SDTR2_TXSR_2
 ((
ut32_t
)0x00000040

	)

5883 
	#FMC_SDTR2_TXSR_3
 ((
ut32_t
)0x00000080

	)

5885 
	#FMC_SDTR2_TRAS
 ((
ut32_t
)0x00000F00

	)

5886 
	#FMC_SDTR2_TRAS_0
 ((
ut32_t
)0x00000100

	)

5887 
	#FMC_SDTR2_TRAS_1
 ((
ut32_t
)0x00000200

	)

5888 
	#FMC_SDTR2_TRAS_2
 ((
ut32_t
)0x00000400

	)

5889 
	#FMC_SDTR2_TRAS_3
 ((
ut32_t
)0x00000800

	)

5891 
	#FMC_SDTR2_TRC
 ((
ut32_t
)0x0000F000

	)

5892 
	#FMC_SDTR2_TRC_0
 ((
ut32_t
)0x00001000

	)

5893 
	#FMC_SDTR2_TRC_1
 ((
ut32_t
)0x00002000

	)

5894 
	#FMC_SDTR2_TRC_2
 ((
ut32_t
)0x00004000

	)

5896 
	#FMC_SDTR2_TWR
 ((
ut32_t
)0x000F0000

	)

5897 
	#FMC_SDTR2_TWR_0
 ((
ut32_t
)0x00010000

	)

5898 
	#FMC_SDTR2_TWR_1
 ((
ut32_t
)0x00020000

	)

5899 
	#FMC_SDTR2_TWR_2
 ((
ut32_t
)0x00040000

	)

5901 
	#FMC_SDTR2_TRP
 ((
ut32_t
)0x00F00000

	)

5902 
	#FMC_SDTR2_TRP_0
 ((
ut32_t
)0x00100000

	)

5903 
	#FMC_SDTR2_TRP_1
 ((
ut32_t
)0x00200000

	)

5904 
	#FMC_SDTR2_TRP_2
 ((
ut32_t
)0x00400000

	)

5906 
	#FMC_SDTR2_TRCD
 ((
ut32_t
)0x0F000000

	)

5907 
	#FMC_SDTR2_TRCD_0
 ((
ut32_t
)0x01000000

	)

5908 
	#FMC_SDTR2_TRCD_1
 ((
ut32_t
)0x02000000

	)

5909 
	#FMC_SDTR2_TRCD_2
 ((
ut32_t
)0x04000000

	)

5912 
	#FMC_SDCMR_MODE
 ((
ut32_t
)0x00000007

	)

5913 
	#FMC_SDCMR_MODE_0
 ((
ut32_t
)0x00000001

	)

5914 
	#FMC_SDCMR_MODE_1
 ((
ut32_t
)0x00000002

	)

5915 
	#FMC_SDCMR_MODE_2
 ((
ut32_t
)0x00000003

	)

5917 
	#FMC_SDCMR_CTB2
 ((
ut32_t
)0x00000008

	)

5919 
	#FMC_SDCMR_CTB1
 ((
ut32_t
)0x00000010

	)

5921 
	#FMC_SDCMR_NRFS
 ((
ut32_t
)0x000001E0

	)

5922 
	#FMC_SDCMR_NRFS_0
 ((
ut32_t
)0x00000020

	)

5923 
	#FMC_SDCMR_NRFS_1
 ((
ut32_t
)0x00000040

	)

5924 
	#FMC_SDCMR_NRFS_2
 ((
ut32_t
)0x00000080

	)

5925 
	#FMC_SDCMR_NRFS_3
 ((
ut32_t
)0x00000100

	)

5927 
	#FMC_SDCMR_MRD
 ((
ut32_t
)0x003FFE00

	)

5930 
	#FMC_SDRTR_CRE
 ((
ut32_t
)0x00000001

	)

5932 
	#FMC_SDRTR_COUNT
 ((
ut32_t
)0x00003FFE

	)

5934 
	#FMC_SDRTR_REIE
 ((
ut32_t
)0x00004000

	)

5937 
	#FMC_SDSR_RE
 ((
ut32_t
)0x00000001

	)

5939 
	#FMC_SDSR_MODES1
 ((
ut32_t
)0x00000006

	)

5940 
	#FMC_SDSR_MODES1_0
 ((
ut32_t
)0x00000002

	)

5941 
	#FMC_SDSR_MODES1_1
 ((
ut32_t
)0x00000004

	)

5943 
	#FMC_SDSR_MODES2
 ((
ut32_t
)0x00000018

	)

5944 
	#FMC_SDSR_MODES2_0
 ((
ut32_t
)0x00000008

	)

5945 
	#FMC_SDSR_MODES2_1
 ((
ut32_t
)0x00000010

	)

5947 
	#FMC_SDSR_BUSY
 ((
ut32_t
)0x00000020

	)

5957 
	#GPIO_MODER_MODER0
 ((
ut32_t
)0x00000003)

	)

5958 
	#GPIO_MODER_MODER0_0
 ((
ut32_t
)0x00000001)

	)

5959 
	#GPIO_MODER_MODER0_1
 ((
ut32_t
)0x00000002)

	)

5961 
	#GPIO_MODER_MODER1
 ((
ut32_t
)0x0000000C)

	)

5962 
	#GPIO_MODER_MODER1_0
 ((
ut32_t
)0x00000004)

	)

5963 
	#GPIO_MODER_MODER1_1
 ((
ut32_t
)0x00000008)

	)

5965 
	#GPIO_MODER_MODER2
 ((
ut32_t
)0x00000030)

	)

5966 
	#GPIO_MODER_MODER2_0
 ((
ut32_t
)0x00000010)

	)

5967 
	#GPIO_MODER_MODER2_1
 ((
ut32_t
)0x00000020)

	)

5969 
	#GPIO_MODER_MODER3
 ((
ut32_t
)0x000000C0)

	)

5970 
	#GPIO_MODER_MODER3_0
 ((
ut32_t
)0x00000040)

	)

5971 
	#GPIO_MODER_MODER3_1
 ((
ut32_t
)0x00000080)

	)

5973 
	#GPIO_MODER_MODER4
 ((
ut32_t
)0x00000300)

	)

5974 
	#GPIO_MODER_MODER4_0
 ((
ut32_t
)0x00000100)

	)

5975 
	#GPIO_MODER_MODER4_1
 ((
ut32_t
)0x00000200)

	)

5977 
	#GPIO_MODER_MODER5
 ((
ut32_t
)0x00000C00)

	)

5978 
	#GPIO_MODER_MODER5_0
 ((
ut32_t
)0x00000400)

	)

5979 
	#GPIO_MODER_MODER5_1
 ((
ut32_t
)0x00000800)

	)

5981 
	#GPIO_MODER_MODER6
 ((
ut32_t
)0x00003000)

	)

5982 
	#GPIO_MODER_MODER6_0
 ((
ut32_t
)0x00001000)

	)

5983 
	#GPIO_MODER_MODER6_1
 ((
ut32_t
)0x00002000)

	)

5985 
	#GPIO_MODER_MODER7
 ((
ut32_t
)0x0000C000)

	)

5986 
	#GPIO_MODER_MODER7_0
 ((
ut32_t
)0x00004000)

	)

5987 
	#GPIO_MODER_MODER7_1
 ((
ut32_t
)0x00008000)

	)

5989 
	#GPIO_MODER_MODER8
 ((
ut32_t
)0x00030000)

	)

5990 
	#GPIO_MODER_MODER8_0
 ((
ut32_t
)0x00010000)

	)

5991 
	#GPIO_MODER_MODER8_1
 ((
ut32_t
)0x00020000)

	)

5993 
	#GPIO_MODER_MODER9
 ((
ut32_t
)0x000C0000)

	)

5994 
	#GPIO_MODER_MODER9_0
 ((
ut32_t
)0x00040000)

	)

5995 
	#GPIO_MODER_MODER9_1
 ((
ut32_t
)0x00080000)

	)

5997 
	#GPIO_MODER_MODER10
 ((
ut32_t
)0x00300000)

	)

5998 
	#GPIO_MODER_MODER10_0
 ((
ut32_t
)0x00100000)

	)

5999 
	#GPIO_MODER_MODER10_1
 ((
ut32_t
)0x00200000)

	)

6001 
	#GPIO_MODER_MODER11
 ((
ut32_t
)0x00C00000)

	)

6002 
	#GPIO_MODER_MODER11_0
 ((
ut32_t
)0x00400000)

	)

6003 
	#GPIO_MODER_MODER11_1
 ((
ut32_t
)0x00800000)

	)

6005 
	#GPIO_MODER_MODER12
 ((
ut32_t
)0x03000000)

	)

6006 
	#GPIO_MODER_MODER12_0
 ((
ut32_t
)0x01000000)

	)

6007 
	#GPIO_MODER_MODER12_1
 ((
ut32_t
)0x02000000)

	)

6009 
	#GPIO_MODER_MODER13
 ((
ut32_t
)0x0C000000)

	)

6010 
	#GPIO_MODER_MODER13_0
 ((
ut32_t
)0x04000000)

	)

6011 
	#GPIO_MODER_MODER13_1
 ((
ut32_t
)0x08000000)

	)

6013 
	#GPIO_MODER_MODER14
 ((
ut32_t
)0x30000000)

	)

6014 
	#GPIO_MODER_MODER14_0
 ((
ut32_t
)0x10000000)

	)

6015 
	#GPIO_MODER_MODER14_1
 ((
ut32_t
)0x20000000)

	)

6017 
	#GPIO_MODER_MODER15
 ((
ut32_t
)0xC0000000)

	)

6018 
	#GPIO_MODER_MODER15_0
 ((
ut32_t
)0x40000000)

	)

6019 
	#GPIO_MODER_MODER15_1
 ((
ut32_t
)0x80000000)

	)

6022 
	#GPIO_OTYPER_OT_0
 ((
ut32_t
)0x00000001)

	)

6023 
	#GPIO_OTYPER_OT_1
 ((
ut32_t
)0x00000002)

	)

6024 
	#GPIO_OTYPER_OT_2
 ((
ut32_t
)0x00000004)

	)

6025 
	#GPIO_OTYPER_OT_3
 ((
ut32_t
)0x00000008)

	)

6026 
	#GPIO_OTYPER_OT_4
 ((
ut32_t
)0x00000010)

	)

6027 
	#GPIO_OTYPER_OT_5
 ((
ut32_t
)0x00000020)

	)

6028 
	#GPIO_OTYPER_OT_6
 ((
ut32_t
)0x00000040)

	)

6029 
	#GPIO_OTYPER_OT_7
 ((
ut32_t
)0x00000080)

	)

6030 
	#GPIO_OTYPER_OT_8
 ((
ut32_t
)0x00000100)

	)

6031 
	#GPIO_OTYPER_OT_9
 ((
ut32_t
)0x00000200)

	)

6032 
	#GPIO_OTYPER_OT_10
 ((
ut32_t
)0x00000400)

	)

6033 
	#GPIO_OTYPER_OT_11
 ((
ut32_t
)0x00000800)

	)

6034 
	#GPIO_OTYPER_OT_12
 ((
ut32_t
)0x00001000)

	)

6035 
	#GPIO_OTYPER_OT_13
 ((
ut32_t
)0x00002000)

	)

6036 
	#GPIO_OTYPER_OT_14
 ((
ut32_t
)0x00004000)

	)

6037 
	#GPIO_OTYPER_OT_15
 ((
ut32_t
)0x00008000)

	)

6040 
	#GPIO_OSPEEDER_OSPEEDR0
 ((
ut32_t
)0x00000003)

	)

6041 
	#GPIO_OSPEEDER_OSPEEDR0_0
 ((
ut32_t
)0x00000001)

	)

6042 
	#GPIO_OSPEEDER_OSPEEDR0_1
 ((
ut32_t
)0x00000002)

	)

6044 
	#GPIO_OSPEEDER_OSPEEDR1
 ((
ut32_t
)0x0000000C)

	)

6045 
	#GPIO_OSPEEDER_OSPEEDR1_0
 ((
ut32_t
)0x00000004)

	)

6046 
	#GPIO_OSPEEDER_OSPEEDR1_1
 ((
ut32_t
)0x00000008)

	)

6048 
	#GPIO_OSPEEDER_OSPEEDR2
 ((
ut32_t
)0x00000030)

	)

6049 
	#GPIO_OSPEEDER_OSPEEDR2_0
 ((
ut32_t
)0x00000010)

	)

6050 
	#GPIO_OSPEEDER_OSPEEDR2_1
 ((
ut32_t
)0x00000020)

	)

6052 
	#GPIO_OSPEEDER_OSPEEDR3
 ((
ut32_t
)0x000000C0)

	)

6053 
	#GPIO_OSPEEDER_OSPEEDR3_0
 ((
ut32_t
)0x00000040)

	)

6054 
	#GPIO_OSPEEDER_OSPEEDR3_1
 ((
ut32_t
)0x00000080)

	)

6056 
	#GPIO_OSPEEDER_OSPEEDR4
 ((
ut32_t
)0x00000300)

	)

6057 
	#GPIO_OSPEEDER_OSPEEDR4_0
 ((
ut32_t
)0x00000100)

	)

6058 
	#GPIO_OSPEEDER_OSPEEDR4_1
 ((
ut32_t
)0x00000200)

	)

6060 
	#GPIO_OSPEEDER_OSPEEDR5
 ((
ut32_t
)0x00000C00)

	)

6061 
	#GPIO_OSPEEDER_OSPEEDR5_0
 ((
ut32_t
)0x00000400)

	)

6062 
	#GPIO_OSPEEDER_OSPEEDR5_1
 ((
ut32_t
)0x00000800)

	)

6064 
	#GPIO_OSPEEDER_OSPEEDR6
 ((
ut32_t
)0x00003000)

	)

6065 
	#GPIO_OSPEEDER_OSPEEDR6_0
 ((
ut32_t
)0x00001000)

	)

6066 
	#GPIO_OSPEEDER_OSPEEDR6_1
 ((
ut32_t
)0x00002000)

	)

6068 
	#GPIO_OSPEEDER_OSPEEDR7
 ((
ut32_t
)0x0000C000)

	)

6069 
	#GPIO_OSPEEDER_OSPEEDR7_0
 ((
ut32_t
)0x00004000)

	)

6070 
	#GPIO_OSPEEDER_OSPEEDR7_1
 ((
ut32_t
)0x00008000)

	)

6072 
	#GPIO_OSPEEDER_OSPEEDR8
 ((
ut32_t
)0x00030000)

	)

6073 
	#GPIO_OSPEEDER_OSPEEDR8_0
 ((
ut32_t
)0x00010000)

	)

6074 
	#GPIO_OSPEEDER_OSPEEDR8_1
 ((
ut32_t
)0x00020000)

	)

6076 
	#GPIO_OSPEEDER_OSPEEDR9
 ((
ut32_t
)0x000C0000)

	)

6077 
	#GPIO_OSPEEDER_OSPEEDR9_0
 ((
ut32_t
)0x00040000)

	)

6078 
	#GPIO_OSPEEDER_OSPEEDR9_1
 ((
ut32_t
)0x00080000)

	)

6080 
	#GPIO_OSPEEDER_OSPEEDR10
 ((
ut32_t
)0x00300000)

	)

6081 
	#GPIO_OSPEEDER_OSPEEDR10_0
 ((
ut32_t
)0x00100000)

	)

6082 
	#GPIO_OSPEEDER_OSPEEDR10_1
 ((
ut32_t
)0x00200000)

	)

6084 
	#GPIO_OSPEEDER_OSPEEDR11
 ((
ut32_t
)0x00C00000)

	)

6085 
	#GPIO_OSPEEDER_OSPEEDR11_0
 ((
ut32_t
)0x00400000)

	)

6086 
	#GPIO_OSPEEDER_OSPEEDR11_1
 ((
ut32_t
)0x00800000)

	)

6088 
	#GPIO_OSPEEDER_OSPEEDR12
 ((
ut32_t
)0x03000000)

	)

6089 
	#GPIO_OSPEEDER_OSPEEDR12_0
 ((
ut32_t
)0x01000000)

	)

6090 
	#GPIO_OSPEEDER_OSPEEDR12_1
 ((
ut32_t
)0x02000000)

	)

6092 
	#GPIO_OSPEEDER_OSPEEDR13
 ((
ut32_t
)0x0C000000)

	)

6093 
	#GPIO_OSPEEDER_OSPEEDR13_0
 ((
ut32_t
)0x04000000)

	)

6094 
	#GPIO_OSPEEDER_OSPEEDR13_1
 ((
ut32_t
)0x08000000)

	)

6096 
	#GPIO_OSPEEDER_OSPEEDR14
 ((
ut32_t
)0x30000000)

	)

6097 
	#GPIO_OSPEEDER_OSPEEDR14_0
 ((
ut32_t
)0x10000000)

	)

6098 
	#GPIO_OSPEEDER_OSPEEDR14_1
 ((
ut32_t
)0x20000000)

	)

6100 
	#GPIO_OSPEEDER_OSPEEDR15
 ((
ut32_t
)0xC0000000)

	)

6101 
	#GPIO_OSPEEDER_OSPEEDR15_0
 ((
ut32_t
)0x40000000)

	)

6102 
	#GPIO_OSPEEDER_OSPEEDR15_1
 ((
ut32_t
)0x80000000)

	)

6105 
	#GPIO_PUPDR_PUPDR0
 ((
ut32_t
)0x00000003)

	)

6106 
	#GPIO_PUPDR_PUPDR0_0
 ((
ut32_t
)0x00000001)

	)

6107 
	#GPIO_PUPDR_PUPDR0_1
 ((
ut32_t
)0x00000002)

	)

6109 
	#GPIO_PUPDR_PUPDR1
 ((
ut32_t
)0x0000000C)

	)

6110 
	#GPIO_PUPDR_PUPDR1_0
 ((
ut32_t
)0x00000004)

	)

6111 
	#GPIO_PUPDR_PUPDR1_1
 ((
ut32_t
)0x00000008)

	)

6113 
	#GPIO_PUPDR_PUPDR2
 ((
ut32_t
)0x00000030)

	)

6114 
	#GPIO_PUPDR_PUPDR2_0
 ((
ut32_t
)0x00000010)

	)

6115 
	#GPIO_PUPDR_PUPDR2_1
 ((
ut32_t
)0x00000020)

	)

6117 
	#GPIO_PUPDR_PUPDR3
 ((
ut32_t
)0x000000C0)

	)

6118 
	#GPIO_PUPDR_PUPDR3_0
 ((
ut32_t
)0x00000040)

	)

6119 
	#GPIO_PUPDR_PUPDR3_1
 ((
ut32_t
)0x00000080)

	)

6121 
	#GPIO_PUPDR_PUPDR4
 ((
ut32_t
)0x00000300)

	)

6122 
	#GPIO_PUPDR_PUPDR4_0
 ((
ut32_t
)0x00000100)

	)

6123 
	#GPIO_PUPDR_PUPDR4_1
 ((
ut32_t
)0x00000200)

	)

6125 
	#GPIO_PUPDR_PUPDR5
 ((
ut32_t
)0x00000C00)

	)

6126 
	#GPIO_PUPDR_PUPDR5_0
 ((
ut32_t
)0x00000400)

	)

6127 
	#GPIO_PUPDR_PUPDR5_1
 ((
ut32_t
)0x00000800)

	)

6129 
	#GPIO_PUPDR_PUPDR6
 ((
ut32_t
)0x00003000)

	)

6130 
	#GPIO_PUPDR_PUPDR6_0
 ((
ut32_t
)0x00001000)

	)

6131 
	#GPIO_PUPDR_PUPDR6_1
 ((
ut32_t
)0x00002000)

	)

6133 
	#GPIO_PUPDR_PUPDR7
 ((
ut32_t
)0x0000C000)

	)

6134 
	#GPIO_PUPDR_PUPDR7_0
 ((
ut32_t
)0x00004000)

	)

6135 
	#GPIO_PUPDR_PUPDR7_1
 ((
ut32_t
)0x00008000)

	)

6137 
	#GPIO_PUPDR_PUPDR8
 ((
ut32_t
)0x00030000)

	)

6138 
	#GPIO_PUPDR_PUPDR8_0
 ((
ut32_t
)0x00010000)

	)

6139 
	#GPIO_PUPDR_PUPDR8_1
 ((
ut32_t
)0x00020000)

	)

6141 
	#GPIO_PUPDR_PUPDR9
 ((
ut32_t
)0x000C0000)

	)

6142 
	#GPIO_PUPDR_PUPDR9_0
 ((
ut32_t
)0x00040000)

	)

6143 
	#GPIO_PUPDR_PUPDR9_1
 ((
ut32_t
)0x00080000)

	)

6145 
	#GPIO_PUPDR_PUPDR10
 ((
ut32_t
)0x00300000)

	)

6146 
	#GPIO_PUPDR_PUPDR10_0
 ((
ut32_t
)0x00100000)

	)

6147 
	#GPIO_PUPDR_PUPDR10_1
 ((
ut32_t
)0x00200000)

	)

6149 
	#GPIO_PUPDR_PUPDR11
 ((
ut32_t
)0x00C00000)

	)

6150 
	#GPIO_PUPDR_PUPDR11_0
 ((
ut32_t
)0x00400000)

	)

6151 
	#GPIO_PUPDR_PUPDR11_1
 ((
ut32_t
)0x00800000)

	)

6153 
	#GPIO_PUPDR_PUPDR12
 ((
ut32_t
)0x03000000)

	)

6154 
	#GPIO_PUPDR_PUPDR12_0
 ((
ut32_t
)0x01000000)

	)

6155 
	#GPIO_PUPDR_PUPDR12_1
 ((
ut32_t
)0x02000000)

	)

6157 
	#GPIO_PUPDR_PUPDR13
 ((
ut32_t
)0x0C000000)

	)

6158 
	#GPIO_PUPDR_PUPDR13_0
 ((
ut32_t
)0x04000000)

	)

6159 
	#GPIO_PUPDR_PUPDR13_1
 ((
ut32_t
)0x08000000)

	)

6161 
	#GPIO_PUPDR_PUPDR14
 ((
ut32_t
)0x30000000)

	)

6162 
	#GPIO_PUPDR_PUPDR14_0
 ((
ut32_t
)0x10000000)

	)

6163 
	#GPIO_PUPDR_PUPDR14_1
 ((
ut32_t
)0x20000000)

	)

6165 
	#GPIO_PUPDR_PUPDR15
 ((
ut32_t
)0xC0000000)

	)

6166 
	#GPIO_PUPDR_PUPDR15_0
 ((
ut32_t
)0x40000000)

	)

6167 
	#GPIO_PUPDR_PUPDR15_1
 ((
ut32_t
)0x80000000)

	)

6170 
	#GPIO_IDR_IDR_0
 ((
ut32_t
)0x00000001)

	)

6171 
	#GPIO_IDR_IDR_1
 ((
ut32_t
)0x00000002)

	)

6172 
	#GPIO_IDR_IDR_2
 ((
ut32_t
)0x00000004)

	)

6173 
	#GPIO_IDR_IDR_3
 ((
ut32_t
)0x00000008)

	)

6174 
	#GPIO_IDR_IDR_4
 ((
ut32_t
)0x00000010)

	)

6175 
	#GPIO_IDR_IDR_5
 ((
ut32_t
)0x00000020)

	)

6176 
	#GPIO_IDR_IDR_6
 ((
ut32_t
)0x00000040)

	)

6177 
	#GPIO_IDR_IDR_7
 ((
ut32_t
)0x00000080)

	)

6178 
	#GPIO_IDR_IDR_8
 ((
ut32_t
)0x00000100)

	)

6179 
	#GPIO_IDR_IDR_9
 ((
ut32_t
)0x00000200)

	)

6180 
	#GPIO_IDR_IDR_10
 ((
ut32_t
)0x00000400)

	)

6181 
	#GPIO_IDR_IDR_11
 ((
ut32_t
)0x00000800)

	)

6182 
	#GPIO_IDR_IDR_12
 ((
ut32_t
)0x00001000)

	)

6183 
	#GPIO_IDR_IDR_13
 ((
ut32_t
)0x00002000)

	)

6184 
	#GPIO_IDR_IDR_14
 ((
ut32_t
)0x00004000)

	)

6185 
	#GPIO_IDR_IDR_15
 ((
ut32_t
)0x00008000)

	)

6187 
	#GPIO_OTYPER_IDR_0
 
GPIO_IDR_IDR_0


	)

6188 
	#GPIO_OTYPER_IDR_1
 
GPIO_IDR_IDR_1


	)

6189 
	#GPIO_OTYPER_IDR_2
 
GPIO_IDR_IDR_2


	)

6190 
	#GPIO_OTYPER_IDR_3
 
GPIO_IDR_IDR_3


	)

6191 
	#GPIO_OTYPER_IDR_4
 
GPIO_IDR_IDR_4


	)

6192 
	#GPIO_OTYPER_IDR_5
 
GPIO_IDR_IDR_5


	)

6193 
	#GPIO_OTYPER_IDR_6
 
GPIO_IDR_IDR_6


	)

6194 
	#GPIO_OTYPER_IDR_7
 
GPIO_IDR_IDR_7


	)

6195 
	#GPIO_OTYPER_IDR_8
 
GPIO_IDR_IDR_8


	)

6196 
	#GPIO_OTYPER_IDR_9
 
GPIO_IDR_IDR_9


	)

6197 
	#GPIO_OTYPER_IDR_10
 
GPIO_IDR_IDR_10


	)

6198 
	#GPIO_OTYPER_IDR_11
 
GPIO_IDR_IDR_11


	)

6199 
	#GPIO_OTYPER_IDR_12
 
GPIO_IDR_IDR_12


	)

6200 
	#GPIO_OTYPER_IDR_13
 
GPIO_IDR_IDR_13


	)

6201 
	#GPIO_OTYPER_IDR_14
 
GPIO_IDR_IDR_14


	)

6202 
	#GPIO_OTYPER_IDR_15
 
GPIO_IDR_IDR_15


	)

6205 
	#GPIO_ODR_ODR_0
 ((
ut32_t
)0x00000001)

	)

6206 
	#GPIO_ODR_ODR_1
 ((
ut32_t
)0x00000002)

	)

6207 
	#GPIO_ODR_ODR_2
 ((
ut32_t
)0x00000004)

	)

6208 
	#GPIO_ODR_ODR_3
 ((
ut32_t
)0x00000008)

	)

6209 
	#GPIO_ODR_ODR_4
 ((
ut32_t
)0x00000010)

	)

6210 
	#GPIO_ODR_ODR_5
 ((
ut32_t
)0x00000020)

	)

6211 
	#GPIO_ODR_ODR_6
 ((
ut32_t
)0x00000040)

	)

6212 
	#GPIO_ODR_ODR_7
 ((
ut32_t
)0x00000080)

	)

6213 
	#GPIO_ODR_ODR_8
 ((
ut32_t
)0x00000100)

	)

6214 
	#GPIO_ODR_ODR_9
 ((
ut32_t
)0x00000200)

	)

6215 
	#GPIO_ODR_ODR_10
 ((
ut32_t
)0x00000400)

	)

6216 
	#GPIO_ODR_ODR_11
 ((
ut32_t
)0x00000800)

	)

6217 
	#GPIO_ODR_ODR_12
 ((
ut32_t
)0x00001000)

	)

6218 
	#GPIO_ODR_ODR_13
 ((
ut32_t
)0x00002000)

	)

6219 
	#GPIO_ODR_ODR_14
 ((
ut32_t
)0x00004000)

	)

6220 
	#GPIO_ODR_ODR_15
 ((
ut32_t
)0x00008000)

	)

6222 
	#GPIO_OTYPER_ODR_0
 
GPIO_ODR_ODR_0


	)

6223 
	#GPIO_OTYPER_ODR_1
 
GPIO_ODR_ODR_1


	)

6224 
	#GPIO_OTYPER_ODR_2
 
GPIO_ODR_ODR_2


	)

6225 
	#GPIO_OTYPER_ODR_3
 
GPIO_ODR_ODR_3


	)

6226 
	#GPIO_OTYPER_ODR_4
 
GPIO_ODR_ODR_4


	)

6227 
	#GPIO_OTYPER_ODR_5
 
GPIO_ODR_ODR_5


	)

6228 
	#GPIO_OTYPER_ODR_6
 
GPIO_ODR_ODR_6


	)

6229 
	#GPIO_OTYPER_ODR_7
 
GPIO_ODR_ODR_7


	)

6230 
	#GPIO_OTYPER_ODR_8
 
GPIO_ODR_ODR_8


	)

6231 
	#GPIO_OTYPER_ODR_9
 
GPIO_ODR_ODR_9


	)

6232 
	#GPIO_OTYPER_ODR_10
 
GPIO_ODR_ODR_10


	)

6233 
	#GPIO_OTYPER_ODR_11
 
GPIO_ODR_ODR_11


	)

6234 
	#GPIO_OTYPER_ODR_12
 
GPIO_ODR_ODR_12


	)

6235 
	#GPIO_OTYPER_ODR_13
 
GPIO_ODR_ODR_13


	)

6236 
	#GPIO_OTYPER_ODR_14
 
GPIO_ODR_ODR_14


	)

6237 
	#GPIO_OTYPER_ODR_15
 
GPIO_ODR_ODR_15


	)

6240 
	#GPIO_BSRR_BS_0
 ((
ut32_t
)0x00000001)

	)

6241 
	#GPIO_BSRR_BS_1
 ((
ut32_t
)0x00000002)

	)

6242 
	#GPIO_BSRR_BS_2
 ((
ut32_t
)0x00000004)

	)

6243 
	#GPIO_BSRR_BS_3
 ((
ut32_t
)0x00000008)

	)

6244 
	#GPIO_BSRR_BS_4
 ((
ut32_t
)0x00000010)

	)

6245 
	#GPIO_BSRR_BS_5
 ((
ut32_t
)0x00000020)

	)

6246 
	#GPIO_BSRR_BS_6
 ((
ut32_t
)0x00000040)

	)

6247 
	#GPIO_BSRR_BS_7
 ((
ut32_t
)0x00000080)

	)

6248 
	#GPIO_BSRR_BS_8
 ((
ut32_t
)0x00000100)

	)

6249 
	#GPIO_BSRR_BS_9
 ((
ut32_t
)0x00000200)

	)

6250 
	#GPIO_BSRR_BS_10
 ((
ut32_t
)0x00000400)

	)

6251 
	#GPIO_BSRR_BS_11
 ((
ut32_t
)0x00000800)

	)

6252 
	#GPIO_BSRR_BS_12
 ((
ut32_t
)0x00001000)

	)

6253 
	#GPIO_BSRR_BS_13
 ((
ut32_t
)0x00002000)

	)

6254 
	#GPIO_BSRR_BS_14
 ((
ut32_t
)0x00004000)

	)

6255 
	#GPIO_BSRR_BS_15
 ((
ut32_t
)0x00008000)

	)

6256 
	#GPIO_BSRR_BR_0
 ((
ut32_t
)0x00010000)

	)

6257 
	#GPIO_BSRR_BR_1
 ((
ut32_t
)0x00020000)

	)

6258 
	#GPIO_BSRR_BR_2
 ((
ut32_t
)0x00040000)

	)

6259 
	#GPIO_BSRR_BR_3
 ((
ut32_t
)0x00080000)

	)

6260 
	#GPIO_BSRR_BR_4
 ((
ut32_t
)0x00100000)

	)

6261 
	#GPIO_BSRR_BR_5
 ((
ut32_t
)0x00200000)

	)

6262 
	#GPIO_BSRR_BR_6
 ((
ut32_t
)0x00400000)

	)

6263 
	#GPIO_BSRR_BR_7
 ((
ut32_t
)0x00800000)

	)

6264 
	#GPIO_BSRR_BR_8
 ((
ut32_t
)0x01000000)

	)

6265 
	#GPIO_BSRR_BR_9
 ((
ut32_t
)0x02000000)

	)

6266 
	#GPIO_BSRR_BR_10
 ((
ut32_t
)0x04000000)

	)

6267 
	#GPIO_BSRR_BR_11
 ((
ut32_t
)0x08000000)

	)

6268 
	#GPIO_BSRR_BR_12
 ((
ut32_t
)0x10000000)

	)

6269 
	#GPIO_BSRR_BR_13
 ((
ut32_t
)0x20000000)

	)

6270 
	#GPIO_BSRR_BR_14
 ((
ut32_t
)0x40000000)

	)

6271 
	#GPIO_BSRR_BR_15
 ((
ut32_t
)0x80000000)

	)

6279 
	#HASH_CR_INIT
 ((
ut32_t
)0x00000004)

	)

6280 
	#HASH_CR_DMAE
 ((
ut32_t
)0x00000008)

	)

6281 
	#HASH_CR_DATATYPE
 ((
ut32_t
)0x00000030)

	)

6282 
	#HASH_CR_DATATYPE_0
 ((
ut32_t
)0x00000010)

	)

6283 
	#HASH_CR_DATATYPE_1
 ((
ut32_t
)0x00000020)

	)

6284 
	#HASH_CR_MODE
 ((
ut32_t
)0x00000040)

	)

6285 
	#HASH_CR_ALGO
 ((
ut32_t
)0x00040080)

	)

6286 
	#HASH_CR_ALGO_0
 ((
ut32_t
)0x00000080)

	)

6287 
	#HASH_CR_ALGO_1
 ((
ut32_t
)0x00040000)

	)

6288 
	#HASH_CR_NBW
 ((
ut32_t
)0x00000F00)

	)

6289 
	#HASH_CR_NBW_0
 ((
ut32_t
)0x00000100)

	)

6290 
	#HASH_CR_NBW_1
 ((
ut32_t
)0x00000200)

	)

6291 
	#HASH_CR_NBW_2
 ((
ut32_t
)0x00000400)

	)

6292 
	#HASH_CR_NBW_3
 ((
ut32_t
)0x00000800)

	)

6293 
	#HASH_CR_DINNE
 ((
ut32_t
)0x00001000)

	)

6294 
	#HASH_CR_MDMAT
 ((
ut32_t
)0x00002000)

	)

6295 
	#HASH_CR_LKEY
 ((
ut32_t
)0x00010000)

	)

6298 
	#HASH_STR_NBW
 ((
ut32_t
)0x0000001F)

	)

6299 
	#HASH_STR_NBW_0
 ((
ut32_t
)0x00000001)

	)

6300 
	#HASH_STR_NBW_1
 ((
ut32_t
)0x00000002)

	)

6301 
	#HASH_STR_NBW_2
 ((
ut32_t
)0x00000004)

	)

6302 
	#HASH_STR_NBW_3
 ((
ut32_t
)0x00000008)

	)

6303 
	#HASH_STR_NBW_4
 ((
ut32_t
)0x00000010)

	)

6304 
	#HASH_STR_DCAL
 ((
ut32_t
)0x00000100)

	)

6307 
	#HASH_IMR_DINIM
 ((
ut32_t
)0x00000001)

	)

6308 
	#HASH_IMR_DCIM
 ((
ut32_t
)0x00000002)

	)

6311 
	#HASH_SR_DINIS
 ((
ut32_t
)0x00000001)

	)

6312 
	#HASH_SR_DCIS
 ((
ut32_t
)0x00000002)

	)

6313 
	#HASH_SR_DMAS
 ((
ut32_t
)0x00000004)

	)

6314 
	#HASH_SR_BUSY
 ((
ut32_t
)0x00000008)

	)

6322 
	#I2C_CR1_PE
 ((
ut16_t
)0x0001

	)

6323 
	#I2C_CR1_SMBUS
 ((
ut16_t
)0x0002

	)

6324 
	#I2C_CR1_SMBTYPE
 ((
ut16_t
)0x0008

	)

6325 
	#I2C_CR1_ENARP
 ((
ut16_t
)0x0010

	)

6326 
	#I2C_CR1_ENPEC
 ((
ut16_t
)0x0020

	)

6327 
	#I2C_CR1_ENGC
 ((
ut16_t
)0x0040

	)

6328 
	#I2C_CR1_NOSTRETCH
 ((
ut16_t
)0x0080

	)

6329 
	#I2C_CR1_START
 ((
ut16_t
)0x0100

	)

6330 
	#I2C_CR1_STOP
 ((
ut16_t
)0x0200

	)

6331 
	#I2C_CR1_ACK
 ((
ut16_t
)0x0400

	)

6332 
	#I2C_CR1_POS
 ((
ut16_t
)0x0800

	)

6333 
	#I2C_CR1_PEC
 ((
ut16_t
)0x1000

	)

6334 
	#I2C_CR1_ALERT
 ((
ut16_t
)0x2000

	)

6335 
	#I2C_CR1_SWRST
 ((
ut16_t
)0x8000

	)

6338 
	#I2C_CR2_FREQ
 ((
ut16_t
)0x003F

	)

6339 
	#I2C_CR2_FREQ_0
 ((
ut16_t
)0x0001

	)

6340 
	#I2C_CR2_FREQ_1
 ((
ut16_t
)0x0002

	)

6341 
	#I2C_CR2_FREQ_2
 ((
ut16_t
)0x0004

	)

6342 
	#I2C_CR2_FREQ_3
 ((
ut16_t
)0x0008

	)

6343 
	#I2C_CR2_FREQ_4
 ((
ut16_t
)0x0010

	)

6344 
	#I2C_CR2_FREQ_5
 ((
ut16_t
)0x0020

	)

6346 
	#I2C_CR2_ITERREN
 ((
ut16_t
)0x0100

	)

6347 
	#I2C_CR2_ITEVTEN
 ((
ut16_t
)0x0200

	)

6348 
	#I2C_CR2_ITBUFEN
 ((
ut16_t
)0x0400

	)

6349 
	#I2C_CR2_DMAEN
 ((
ut16_t
)0x0800

	)

6350 
	#I2C_CR2_LAST
 ((
ut16_t
)0x1000

	)

6353 
	#I2C_OAR1_ADD1_7
 ((
ut16_t
)0x00FE

	)

6354 
	#I2C_OAR1_ADD8_9
 ((
ut16_t
)0x0300

	)

6356 
	#I2C_OAR1_ADD0
 ((
ut16_t
)0x0001

	)

6357 
	#I2C_OAR1_ADD1
 ((
ut16_t
)0x0002

	)

6358 
	#I2C_OAR1_ADD2
 ((
ut16_t
)0x0004

	)

6359 
	#I2C_OAR1_ADD3
 ((
ut16_t
)0x0008

	)

6360 
	#I2C_OAR1_ADD4
 ((
ut16_t
)0x0010

	)

6361 
	#I2C_OAR1_ADD5
 ((
ut16_t
)0x0020

	)

6362 
	#I2C_OAR1_ADD6
 ((
ut16_t
)0x0040

	)

6363 
	#I2C_OAR1_ADD7
 ((
ut16_t
)0x0080

	)

6364 
	#I2C_OAR1_ADD8
 ((
ut16_t
)0x0100

	)

6365 
	#I2C_OAR1_ADD9
 ((
ut16_t
)0x0200

	)

6367 
	#I2C_OAR1_ADDMODE
 ((
ut16_t
)0x8000

	)

6370 
	#I2C_OAR2_ENDUAL
 ((
ut8_t
)0x01

	)

6371 
	#I2C_OAR2_ADD2
 ((
ut8_t
)0xFE

	)

6374 
	#I2C_DR_DR
 ((
ut8_t
)0xFF

	)

6377 
	#I2C_SR1_SB
 ((
ut16_t
)0x0001

	)

6378 
	#I2C_SR1_ADDR
 ((
ut16_t
)0x0002

	)

6379 
	#I2C_SR1_BTF
 ((
ut16_t
)0x0004

	)

6380 
	#I2C_SR1_ADD10
 ((
ut16_t
)0x0008

	)

6381 
	#I2C_SR1_STOPF
 ((
ut16_t
)0x0010

	)

6382 
	#I2C_SR1_RXNE
 ((
ut16_t
)0x0040

	)

6383 
	#I2C_SR1_TXE
 ((
ut16_t
)0x0080

	)

6384 
	#I2C_SR1_BERR
 ((
ut16_t
)0x0100

	)

6385 
	#I2C_SR1_ARLO
 ((
ut16_t
)0x0200

	)

6386 
	#I2C_SR1_AF
 ((
ut16_t
)0x0400

	)

6387 
	#I2C_SR1_OVR
 ((
ut16_t
)0x0800

	)

6388 
	#I2C_SR1_PECERR
 ((
ut16_t
)0x1000

	)

6389 
	#I2C_SR1_TIMEOUT
 ((
ut16_t
)0x4000

	)

6390 
	#I2C_SR1_SMBALERT
 ((
ut16_t
)0x8000

	)

6393 
	#I2C_SR2_MSL
 ((
ut16_t
)0x0001

	)

6394 
	#I2C_SR2_BUSY
 ((
ut16_t
)0x0002

	)

6395 
	#I2C_SR2_TRA
 ((
ut16_t
)0x0004

	)

6396 
	#I2C_SR2_GENCALL
 ((
ut16_t
)0x0010

	)

6397 
	#I2C_SR2_SMBDEFAULT
 ((
ut16_t
)0x0020

	)

6398 
	#I2C_SR2_SMBHOST
 ((
ut16_t
)0x0040

	)

6399 
	#I2C_SR2_DUALF
 ((
ut16_t
)0x0080

	)

6400 
	#I2C_SR2_PEC
 ((
ut16_t
)0xFF00

	)

6403 
	#I2C_CCR_CCR
 ((
ut16_t
)0x0FFF

	)

6404 
	#I2C_CCR_DUTY
 ((
ut16_t
)0x4000

	)

6405 
	#I2C_CCR_FS
 ((
ut16_t
)0x8000

	)

6408 
	#I2C_TRISE_TRISE
 ((
ut8_t
)0x3F

	)

6411 
	#I2C_FLTR_DNF
 ((
ut8_t
)0x0F

	)

6412 
	#I2C_FLTR_ANOFF
 ((
ut8_t
)0x10

	)

6420 
	#IWDG_KR_KEY
 ((
ut16_t
)0xFFFF

	)

6423 
	#IWDG_PR_PR
 ((
ut8_t
)0x07

	)

6424 
	#IWDG_PR_PR_0
 ((
ut8_t
)0x01

	)

6425 
	#IWDG_PR_PR_1
 ((
ut8_t
)0x02

	)

6426 
	#IWDG_PR_PR_2
 ((
ut8_t
)0x04

	)

6429 
	#IWDG_RLR_RL
 ((
ut16_t
)0x0FFF

	)

6432 
	#IWDG_SR_PVU
 ((
ut8_t
)0x01

	)

6433 
	#IWDG_SR_RVU
 ((
ut8_t
)0x02

	)

6443 
	#LTDC_SSCR_VSH
 ((
ut32_t
)0x000007FF

	)

6444 
	#LTDC_SSCR_HSW
 ((
ut32_t
)0x0FFF0000

	)

6448 
	#LTDC_BPCR_AVBP
 ((
ut32_t
)0x000007FF

	)

6449 
	#LTDC_BPCR_AHBP
 ((
ut32_t
)0x0FFF0000

	)

6453 
	#LTDC_AWCR_AAH
 ((
ut32_t
)0x000007FF

	)

6454 
	#LTDC_AWCR_AAW
 ((
ut32_t
)0x0FFF0000

	)

6458 
	#LTDC_TWCR_TOTALH
 ((
ut32_t
)0x000007FF

	)

6459 
	#LTDC_TWCR_TOTALW
 ((
ut32_t
)0x0FFF0000

	)

6463 
	#LTDC_GCR_LTDCEN
 ((
ut32_t
)0x00000001

	)

6464 
	#LTDC_GCR_DBW
 ((
ut32_t
)0x00000070

	)

6465 
	#LTDC_GCR_DGW
 ((
ut32_t
)0x00000700

	)

6466 
	#LTDC_GCR_DRW
 ((
ut32_t
)0x00007000

	)

6467 
	#LTDC_GCR_DTEN
 ((
ut32_t
)0x00010000

	)

6468 
	#LTDC_GCR_PCPOL
 ((
ut32_t
)0x10000000

	)

6469 
	#LTDC_GCR_DEPOL
 ((
ut32_t
)0x20000000

	)

6470 
	#LTDC_GCR_VSPOL
 ((
ut32_t
)0x40000000

	)

6471 
	#LTDC_GCR_HSPOL
 ((
ut32_t
)0x80000000

	)

6475 
	#LTDC_SRCR_IMR
 ((
ut32_t
)0x00000001

	)

6476 
	#LTDC_SRCR_VBR
 ((
ut32_t
)0x00000002

	)

6480 
	#LTDC_BCCR_BCBLUE
 ((
ut32_t
)0x000000FF

	)

6481 
	#LTDC_BCCR_BCGREEN
 ((
ut32_t
)0x0000FF00

	)

6482 
	#LTDC_BCCR_BCRED
 ((
ut32_t
)0x00FF0000

	)

6486 
	#LTDC_IER_LIE
 ((
ut32_t
)0x00000001

	)

6487 
	#LTDC_IER_FUIE
 ((
ut32_t
)0x00000002

	)

6488 
	#LTDC_IER_TERRIE
 ((
ut32_t
)0x00000004

	)

6489 
	#LTDC_IER_RRIE
 ((
ut32_t
)0x00000008

	)

6493 
	#LTDC_ISR_LIF
 ((
ut32_t
)0x00000001

	)

6494 
	#LTDC_ISR_FUIF
 ((
ut32_t
)0x00000002

	)

6495 
	#LTDC_ISR_TERRIF
 ((
ut32_t
)0x00000004

	)

6496 
	#LTDC_ISR_RRIF
 ((
ut32_t
)0x00000008

	)

6500 
	#LTDC_ICR_CLIF
 ((
ut32_t
)0x00000001

	)

6501 
	#LTDC_ICR_CFUIF
 ((
ut32_t
)0x00000002

	)

6502 
	#LTDC_ICR_CTERRIF
 ((
ut32_t
)0x00000004

	)

6503 
	#LTDC_ICR_CRRIF
 ((
ut32_t
)0x00000008

	)

6507 
	#LTDC_LIPCR_LIPOS
 ((
ut32_t
)0x000007FF

	)

6511 
	#LTDC_CPSR_CYPOS
 ((
ut32_t
)0x0000FFFF

	)

6512 
	#LTDC_CPSR_CXPOS
 ((
ut32_t
)0xFFFF0000

	)

6516 
	#LTDC_CDSR_VDES
 ((
ut32_t
)0x00000001

	)

6517 
	#LTDC_CDSR_HDES
 ((
ut32_t
)0x00000002

	)

6518 
	#LTDC_CDSR_VSYNCS
 ((
ut32_t
)0x00000004

	)

6519 
	#LTDC_CDSR_HSYNCS
 ((
ut32_t
)0x00000008

	)

6523 
	#LTDC_LxCR_LEN
 ((
ut32_t
)0x00000001

	)

6524 
	#LTDC_LxCR_COLKEN
 ((
ut32_t
)0x00000002

	)

6525 
	#LTDC_LxCR_CLUTEN
 ((
ut32_t
)0x00000010

	)

6529 
	#LTDC_LxWHPCR_WHSTPOS
 ((
ut32_t
)0x00000FFF

	)

6530 
	#LTDC_LxWHPCR_WHSPPOS
 ((
ut32_t
)0xFFFF0000

	)

6534 
	#LTDC_LxWVPCR_WVSTPOS
 ((
ut32_t
)0x00000FFF

	)

6535 
	#LTDC_LxWVPCR_WVSPPOS
 ((
ut32_t
)0xFFFF0000

	)

6539 
	#LTDC_LxCKCR_CKBLUE
 ((
ut32_t
)0x000000FF

	)

6540 
	#LTDC_LxCKCR_CKGREEN
 ((
ut32_t
)0x0000FF00

	)

6541 
	#LTDC_LxCKCR_CKRED
 ((
ut32_t
)0x00FF0000

	)

6545 
	#LTDC_LxPFCR_PF
 ((
ut32_t
)0x00000007

	)

6549 
	#LTDC_LxCACR_CONSTA
 ((
ut32_t
)0x000000FF

	)

6553 
	#LTDC_LxDCCR_DCBLUE
 ((
ut32_t
)0x000000FF

	)

6554 
	#LTDC_LxDCCR_DCGREEN
 ((
ut32_t
)0x0000FF00

	)

6555 
	#LTDC_LxDCCR_DCRED
 ((
ut32_t
)0x00FF0000

	)

6556 
	#LTDC_LxDCCR_DCALPHA
 ((
ut32_t
)0xFF000000

	)

6560 
	#LTDC_LxBFCR_BF2
 ((
ut32_t
)0x00000007

	)

6561 
	#LTDC_LxBFCR_BF1
 ((
ut32_t
)0x00000700

	)

6565 
	#LTDC_LxCFBAR_CFBADD
 ((
ut32_t
)0xFFFFFFFF

	)

6569 
	#LTDC_LxCFBLR_CFBLL
 ((
ut32_t
)0x00001FFF

	)

6570 
	#LTDC_LxCFBLR_CFBP
 ((
ut32_t
)0x1FFF0000

	)

6574 
	#LTDC_LxCFBLNR_CFBLNBR
 ((
ut32_t
)0x000007FF

	)

6578 
	#LTDC_LxCLUTWR_BLUE
 ((
ut32_t
)0x000000FF

	)

6579 
	#LTDC_LxCLUTWR_GREEN
 ((
ut32_t
)0x0000FF00

	)

6580 
	#LTDC_LxCLUTWR_RED
 ((
ut32_t
)0x00FF0000

	)

6581 
	#LTDC_LxCLUTWR_CLUTADD
 ((
ut32_t
)0xFF000000

	)

6589 
	#PWR_CR_LPDS
 ((
ut32_t
)0x00000001

	)

6590 
	#PWR_CR_PDDS
 ((
ut32_t
)0x00000002

	)

6591 
	#PWR_CR_CWUF
 ((
ut32_t
)0x00000004

	)

6592 
	#PWR_CR_CSBF
 ((
ut32_t
)0x00000008

	)

6593 
	#PWR_CR_PVDE
 ((
ut32_t
)0x00000010

	)

6595 
	#PWR_CR_PLS
 ((
ut32_t
)0x000000E0

	)

6596 
	#PWR_CR_PLS_0
 ((
ut32_t
)0x00000020

	)

6597 
	#PWR_CR_PLS_1
 ((
ut32_t
)0x00000040

	)

6598 
	#PWR_CR_PLS_2
 ((
ut32_t
)0x00000080

	)

6601 
	#PWR_CR_PLS_LEV0
 ((
ut32_t
)0x00000000

	)

6602 
	#PWR_CR_PLS_LEV1
 ((
ut32_t
)0x00000020

	)

6603 
	#PWR_CR_PLS_LEV2
 ((
ut32_t
)0x00000040

	)

6604 
	#PWR_CR_PLS_LEV3
 ((
ut32_t
)0x00000060

	)

6605 
	#PWR_CR_PLS_LEV4
 ((
ut32_t
)0x00000080

	)

6606 
	#PWR_CR_PLS_LEV5
 ((
ut32_t
)0x000000A0

	)

6607 
	#PWR_CR_PLS_LEV6
 ((
ut32_t
)0x000000C0

	)

6608 
	#PWR_CR_PLS_LEV7
 ((
ut32_t
)0x000000E0

	)

6610 
	#PWR_CR_DBP
 ((
ut32_t
)0x00000100

	)

6611 
	#PWR_CR_FPDS
 ((
ut32_t
)0x00000200

	)

6612 
	#PWR_CR_LPUDS
 ((
ut32_t
)0x00000400

	)

6613 
	#PWR_CR_MRUDS
 ((
ut32_t
)0x00000800

	)

6614 
	#PWR_CR_LPLVDS
 ((
ut32_t
)0x00000400

	)

6615 
	#PWR_CR_MRLVDS
 ((
ut32_t
)0x00000800

	)

6617 
	#PWR_CR_ADCDC1
 ((
ut32_t
)0x00002000

	)

6619 
	#PWR_CR_VOS
 ((
ut32_t
)0x0000C000

	)

6620 
	#PWR_CR_VOS_0
 ((
ut32_t
)0x00004000

	)

6621 
	#PWR_CR_VOS_1
 ((
ut32_t
)0x00008000

	)

6623 
	#PWR_CR_ODEN
 ((
ut32_t
)0x00010000

	)

6624 
	#PWR_CR_ODSWEN
 ((
ut32_t
)0x00020000

	)

6625 
	#PWR_CR_UDEN
 ((
ut32_t
)0x000C0000

	)

6626 
	#PWR_CR_UDEN_0
 ((
ut32_t
)0x00040000

	)

6627 
	#PWR_CR_UDEN_1
 ((
ut32_t
)0x00080000

	)

6629 
	#PWR_CR_FMSSR
 ((
ut32_t
)0x00100000

	)

6630 
	#PWR_CR_FISSR
 ((
ut32_t
)0x00200000

	)

6633 
	#PWR_CR_PMODE
 
PWR_CR_VOS


	)

6636 
	#PWR_CSR_WUF
 ((
ut32_t
)0x00000001

	)

6637 
	#PWR_CSR_SBF
 ((
ut32_t
)0x00000002

	)

6638 
	#PWR_CSR_PVDO
 ((
ut32_t
)0x00000004

	)

6639 
	#PWR_CSR_BRR
 ((
ut32_t
)0x00000008

	)

6640 
	#PWR_CSR_EWUP
 ((
ut32_t
)0x00000100

	)

6641 
	#PWR_CSR_BRE
 ((
ut32_t
)0x00000200

	)

6642 
	#PWR_CSR_VOSRDY
 ((
ut32_t
)0x00004000

	)

6643 
	#PWR_CSR_ODRDY
 ((
ut32_t
)0x00010000

	)

6644 
	#PWR_CSR_ODSWRDY
 ((
ut32_t
)0x00020000

	)

6645 
	#PWR_CSR_UDSWRDY
 ((
ut32_t
)0x000C0000

	)

6648 
	#PWR_CSR_REGRDY
 
PWR_CSR_VOSRDY


	)

6656 
	#RCC_CR_HSION
 ((
ut32_t
)0x00000001)

	)

6657 
	#RCC_CR_HSIRDY
 ((
ut32_t
)0x00000002)

	)

6659 
	#RCC_CR_HSITRIM
 ((
ut32_t
)0x000000F8)

	)

6660 
	#RCC_CR_HSITRIM_0
 ((
ut32_t
)0x00000008)

	)

6661 
	#RCC_CR_HSITRIM_1
 ((
ut32_t
)0x00000010)

	)

6662 
	#RCC_CR_HSITRIM_2
 ((
ut32_t
)0x00000020)

	)

6663 
	#RCC_CR_HSITRIM_3
 ((
ut32_t
)0x00000040)

	)

6664 
	#RCC_CR_HSITRIM_4
 ((
ut32_t
)0x00000080)

	)

6666 
	#RCC_CR_HSICAL
 ((
ut32_t
)0x0000FF00)

	)

6667 
	#RCC_CR_HSICAL_0
 ((
ut32_t
)0x00000100)

	)

6668 
	#RCC_CR_HSICAL_1
 ((
ut32_t
)0x00000200)

	)

6669 
	#RCC_CR_HSICAL_2
 ((
ut32_t
)0x00000400)

	)

6670 
	#RCC_CR_HSICAL_3
 ((
ut32_t
)0x00000800)

	)

6671 
	#RCC_CR_HSICAL_4
 ((
ut32_t
)0x00001000)

	)

6672 
	#RCC_CR_HSICAL_5
 ((
ut32_t
)0x00002000)

	)

6673 
	#RCC_CR_HSICAL_6
 ((
ut32_t
)0x00004000)

	)

6674 
	#RCC_CR_HSICAL_7
 ((
ut32_t
)0x00008000)

	)

6676 
	#RCC_CR_HSEON
 ((
ut32_t
)0x00010000)

	)

6677 
	#RCC_CR_HSERDY
 ((
ut32_t
)0x00020000)

	)

6678 
	#RCC_CR_HSEBYP
 ((
ut32_t
)0x00040000)

	)

6679 
	#RCC_CR_CSSON
 ((
ut32_t
)0x00080000)

	)

6680 
	#RCC_CR_PLLON
 ((
ut32_t
)0x01000000)

	)

6681 
	#RCC_CR_PLLRDY
 ((
ut32_t
)0x02000000)

	)

6682 
	#RCC_CR_PLLI2SON
 ((
ut32_t
)0x04000000)

	)

6683 
	#RCC_CR_PLLI2SRDY
 ((
ut32_t
)0x08000000)

	)

6684 
	#RCC_CR_PLLSAION
 ((
ut32_t
)0x10000000)

	)

6685 
	#RCC_CR_PLLSAIRDY
 ((
ut32_t
)0x20000000)

	)

6688 
	#RCC_PLLCFGR_PLLM
 ((
ut32_t
)0x0000003F)

	)

6689 
	#RCC_PLLCFGR_PLLM_0
 ((
ut32_t
)0x00000001)

	)

6690 
	#RCC_PLLCFGR_PLLM_1
 ((
ut32_t
)0x00000002)

	)

6691 
	#RCC_PLLCFGR_PLLM_2
 ((
ut32_t
)0x00000004)

	)

6692 
	#RCC_PLLCFGR_PLLM_3
 ((
ut32_t
)0x00000008)

	)

6693 
	#RCC_PLLCFGR_PLLM_4
 ((
ut32_t
)0x00000010)

	)

6694 
	#RCC_PLLCFGR_PLLM_5
 ((
ut32_t
)0x00000020)

	)

6696 
	#RCC_PLLCFGR_PLLN
 ((
ut32_t
)0x00007FC0)

	)

6697 
	#RCC_PLLCFGR_PLLN_0
 ((
ut32_t
)0x00000040)

	)

6698 
	#RCC_PLLCFGR_PLLN_1
 ((
ut32_t
)0x00000080)

	)

6699 
	#RCC_PLLCFGR_PLLN_2
 ((
ut32_t
)0x00000100)

	)

6700 
	#RCC_PLLCFGR_PLLN_3
 ((
ut32_t
)0x00000200)

	)

6701 
	#RCC_PLLCFGR_PLLN_4
 ((
ut32_t
)0x00000400)

	)

6702 
	#RCC_PLLCFGR_PLLN_5
 ((
ut32_t
)0x00000800)

	)

6703 
	#RCC_PLLCFGR_PLLN_6
 ((
ut32_t
)0x00001000)

	)

6704 
	#RCC_PLLCFGR_PLLN_7
 ((
ut32_t
)0x00002000)

	)

6705 
	#RCC_PLLCFGR_PLLN_8
 ((
ut32_t
)0x00004000)

	)

6707 
	#RCC_PLLCFGR_PLLP
 ((
ut32_t
)0x00030000)

	)

6708 
	#RCC_PLLCFGR_PLLP_0
 ((
ut32_t
)0x00010000)

	)

6709 
	#RCC_PLLCFGR_PLLP_1
 ((
ut32_t
)0x00020000)

	)

6711 
	#RCC_PLLCFGR_PLLSRC
 ((
ut32_t
)0x00400000)

	)

6712 
	#RCC_PLLCFGR_PLLSRC_HSE
 ((
ut32_t
)0x00400000)

	)

6713 
	#RCC_PLLCFGR_PLLSRC_HSI
 ((
ut32_t
)0x00000000)

	)

6715 
	#RCC_PLLCFGR_PLLQ
 ((
ut32_t
)0x0F000000)

	)

6716 
	#RCC_PLLCFGR_PLLQ_0
 ((
ut32_t
)0x01000000)

	)

6717 
	#RCC_PLLCFGR_PLLQ_1
 ((
ut32_t
)0x02000000)

	)

6718 
	#RCC_PLLCFGR_PLLQ_2
 ((
ut32_t
)0x04000000)

	)

6719 
	#RCC_PLLCFGR_PLLQ_3
 ((
ut32_t
)0x08000000)

	)

6723 
	#RCC_CFGR_SW
 ((
ut32_t
)0x00000003

	)

6724 
	#RCC_CFGR_SW_0
 ((
ut32_t
)0x00000001

	)

6725 
	#RCC_CFGR_SW_1
 ((
ut32_t
)0x00000002

	)

6727 
	#RCC_CFGR_SW_HSI
 ((
ut32_t
)0x00000000

	)

6728 
	#RCC_CFGR_SW_HSE
 ((
ut32_t
)0x00000001

	)

6729 
	#RCC_CFGR_SW_PLL
 ((
ut32_t
)0x00000002

	)

6732 
	#RCC_CFGR_SWS
 ((
ut32_t
)0x0000000C

	)

6733 
	#RCC_CFGR_SWS_0
 ((
ut32_t
)0x00000004

	)

6734 
	#RCC_CFGR_SWS_1
 ((
ut32_t
)0x00000008

	)

6736 
	#RCC_CFGR_SWS_HSI
 ((
ut32_t
)0x00000000

	)

6737 
	#RCC_CFGR_SWS_HSE
 ((
ut32_t
)0x00000004

	)

6738 
	#RCC_CFGR_SWS_PLL
 ((
ut32_t
)0x00000008

	)

6741 
	#RCC_CFGR_HPRE
 ((
ut32_t
)0x000000F0

	)

6742 
	#RCC_CFGR_HPRE_0
 ((
ut32_t
)0x00000010

	)

6743 
	#RCC_CFGR_HPRE_1
 ((
ut32_t
)0x00000020

	)

6744 
	#RCC_CFGR_HPRE_2
 ((
ut32_t
)0x00000040

	)

6745 
	#RCC_CFGR_HPRE_3
 ((
ut32_t
)0x00000080

	)

6747 
	#RCC_CFGR_HPRE_DIV1
 ((
ut32_t
)0x00000000

	)

6748 
	#RCC_CFGR_HPRE_DIV2
 ((
ut32_t
)0x00000080

	)

6749 
	#RCC_CFGR_HPRE_DIV4
 ((
ut32_t
)0x00000090

	)

6750 
	#RCC_CFGR_HPRE_DIV8
 ((
ut32_t
)0x000000A0

	)

6751 
	#RCC_CFGR_HPRE_DIV16
 ((
ut32_t
)0x000000B0

	)

6752 
	#RCC_CFGR_HPRE_DIV64
 ((
ut32_t
)0x000000C0

	)

6753 
	#RCC_CFGR_HPRE_DIV128
 ((
ut32_t
)0x000000D0

	)

6754 
	#RCC_CFGR_HPRE_DIV256
 ((
ut32_t
)0x000000E0

	)

6755 
	#RCC_CFGR_HPRE_DIV512
 ((
ut32_t
)0x000000F0

	)

6758 
	#RCC_CFGR_PPRE1
 ((
ut32_t
)0x00001C00

	)

6759 
	#RCC_CFGR_PPRE1_0
 ((
ut32_t
)0x00000400

	)

6760 
	#RCC_CFGR_PPRE1_1
 ((
ut32_t
)0x00000800

	)

6761 
	#RCC_CFGR_PPRE1_2
 ((
ut32_t
)0x00001000

	)

6763 
	#RCC_CFGR_PPRE1_DIV1
 ((
ut32_t
)0x00000000

	)

6764 
	#RCC_CFGR_PPRE1_DIV2
 ((
ut32_t
)0x00001000

	)

6765 
	#RCC_CFGR_PPRE1_DIV4
 ((
ut32_t
)0x00001400

	)

6766 
	#RCC_CFGR_PPRE1_DIV8
 ((
ut32_t
)0x00001800

	)

6767 
	#RCC_CFGR_PPRE1_DIV16
 ((
ut32_t
)0x00001C00

	)

6770 
	#RCC_CFGR_PPRE2
 ((
ut32_t
)0x0000E000

	)

6771 
	#RCC_CFGR_PPRE2_0
 ((
ut32_t
)0x00002000

	)

6772 
	#RCC_CFGR_PPRE2_1
 ((
ut32_t
)0x00004000

	)

6773 
	#RCC_CFGR_PPRE2_2
 ((
ut32_t
)0x00008000

	)

6775 
	#RCC_CFGR_PPRE2_DIV1
 ((
ut32_t
)0x00000000

	)

6776 
	#RCC_CFGR_PPRE2_DIV2
 ((
ut32_t
)0x00008000

	)

6777 
	#RCC_CFGR_PPRE2_DIV4
 ((
ut32_t
)0x0000A000

	)

6778 
	#RCC_CFGR_PPRE2_DIV8
 ((
ut32_t
)0x0000C000

	)

6779 
	#RCC_CFGR_PPRE2_DIV16
 ((
ut32_t
)0x0000E000

	)

6782 
	#RCC_CFGR_RTCPRE
 ((
ut32_t
)0x001F0000)

	)

6783 
	#RCC_CFGR_RTCPRE_0
 ((
ut32_t
)0x00010000)

	)

6784 
	#RCC_CFGR_RTCPRE_1
 ((
ut32_t
)0x00020000)

	)

6785 
	#RCC_CFGR_RTCPRE_2
 ((
ut32_t
)0x00040000)

	)

6786 
	#RCC_CFGR_RTCPRE_3
 ((
ut32_t
)0x00080000)

	)

6787 
	#RCC_CFGR_RTCPRE_4
 ((
ut32_t
)0x00100000)

	)

6790 
	#RCC_CFGR_MCO1
 ((
ut32_t
)0x00600000)

	)

6791 
	#RCC_CFGR_MCO1_0
 ((
ut32_t
)0x00200000)

	)

6792 
	#RCC_CFGR_MCO1_1
 ((
ut32_t
)0x00400000)

	)

6794 
	#RCC_CFGR_I2SSRC
 ((
ut32_t
)0x00800000)

	)

6796 
	#RCC_CFGR_MCO1PRE
 ((
ut32_t
)0x07000000)

	)

6797 
	#RCC_CFGR_MCO1PRE_0
 ((
ut32_t
)0x01000000)

	)

6798 
	#RCC_CFGR_MCO1PRE_1
 ((
ut32_t
)0x02000000)

	)

6799 
	#RCC_CFGR_MCO1PRE_2
 ((
ut32_t
)0x04000000)

	)

6801 
	#RCC_CFGR_MCO2PRE
 ((
ut32_t
)0x38000000)

	)

6802 
	#RCC_CFGR_MCO2PRE_0
 ((
ut32_t
)0x08000000)

	)

6803 
	#RCC_CFGR_MCO2PRE_1
 ((
ut32_t
)0x10000000)

	)

6804 
	#RCC_CFGR_MCO2PRE_2
 ((
ut32_t
)0x20000000)

	)

6806 
	#RCC_CFGR_MCO2
 ((
ut32_t
)0xC0000000)

	)

6807 
	#RCC_CFGR_MCO2_0
 ((
ut32_t
)0x40000000)

	)

6808 
	#RCC_CFGR_MCO2_1
 ((
ut32_t
)0x80000000)

	)

6811 
	#RCC_CIR_LSIRDYF
 ((
ut32_t
)0x00000001)

	)

6812 
	#RCC_CIR_LSERDYF
 ((
ut32_t
)0x00000002)

	)

6813 
	#RCC_CIR_HSIRDYF
 ((
ut32_t
)0x00000004)

	)

6814 
	#RCC_CIR_HSERDYF
 ((
ut32_t
)0x00000008)

	)

6815 
	#RCC_CIR_PLLRDYF
 ((
ut32_t
)0x00000010)

	)

6816 
	#RCC_CIR_PLLI2SRDYF
 ((
ut32_t
)0x00000020)

	)

6817 
	#RCC_CIR_PLLSAIRDYF
 ((
ut32_t
)0x00000040)

	)

6818 
	#RCC_CIR_CSSF
 ((
ut32_t
)0x00000080)

	)

6819 
	#RCC_CIR_LSIRDYIE
 ((
ut32_t
)0x00000100)

	)

6820 
	#RCC_CIR_LSERDYIE
 ((
ut32_t
)0x00000200)

	)

6821 
	#RCC_CIR_HSIRDYIE
 ((
ut32_t
)0x00000400)

	)

6822 
	#RCC_CIR_HSERDYIE
 ((
ut32_t
)0x00000800)

	)

6823 
	#RCC_CIR_PLLRDYIE
 ((
ut32_t
)0x00001000)

	)

6824 
	#RCC_CIR_PLLI2SRDYIE
 ((
ut32_t
)0x00002000)

	)

6825 
	#RCC_CIR_PLLSAIRDYIE
 ((
ut32_t
)0x00004000)

	)

6826 
	#RCC_CIR_LSIRDYC
 ((
ut32_t
)0x00010000)

	)

6827 
	#RCC_CIR_LSERDYC
 ((
ut32_t
)0x00020000)

	)

6828 
	#RCC_CIR_HSIRDYC
 ((
ut32_t
)0x00040000)

	)

6829 
	#RCC_CIR_HSERDYC
 ((
ut32_t
)0x00080000)

	)

6830 
	#RCC_CIR_PLLRDYC
 ((
ut32_t
)0x00100000)

	)

6831 
	#RCC_CIR_PLLI2SRDYC
 ((
ut32_t
)0x00200000)

	)

6832 
	#RCC_CIR_PLLSAIRDYC
 ((
ut32_t
)0x00400000)

	)

6833 
	#RCC_CIR_CSSC
 ((
ut32_t
)0x00800000)

	)

6836 
	#RCC_AHB1RSTR_GPIOARST
 ((
ut32_t
)0x00000001)

	)

6837 
	#RCC_AHB1RSTR_GPIOBRST
 ((
ut32_t
)0x00000002)

	)

6838 
	#RCC_AHB1RSTR_GPIOCRST
 ((
ut32_t
)0x00000004)

	)

6839 
	#RCC_AHB1RSTR_GPIODRST
 ((
ut32_t
)0x00000008)

	)

6840 
	#RCC_AHB1RSTR_GPIOERST
 ((
ut32_t
)0x00000010)

	)

6841 
	#RCC_AHB1RSTR_GPIOFRST
 ((
ut32_t
)0x00000020)

	)

6842 
	#RCC_AHB1RSTR_GPIOGRST
 ((
ut32_t
)0x00000040)

	)

6843 
	#RCC_AHB1RSTR_GPIOHRST
 ((
ut32_t
)0x00000080)

	)

6844 
	#RCC_AHB1RSTR_GPIOIRST
 ((
ut32_t
)0x00000100)

	)

6845 
	#RCC_AHB1RSTR_GPIOJRST
 ((
ut32_t
)0x00000200)

	)

6846 
	#RCC_AHB1RSTR_GPIOKRST
 ((
ut32_t
)0x00000400)

	)

6847 
	#RCC_AHB1RSTR_CRCRST
 ((
ut32_t
)0x00001000)

	)

6848 
	#RCC_AHB1RSTR_DMA1RST
 ((
ut32_t
)0x00200000)

	)

6849 
	#RCC_AHB1RSTR_DMA2RST
 ((
ut32_t
)0x00400000)

	)

6850 
	#RCC_AHB1RSTR_DMA2DRST
 ((
ut32_t
)0x00800000)

	)

6851 
	#RCC_AHB1RSTR_ETHMACRST
 ((
ut32_t
)0x02000000)

	)

6852 
	#RCC_AHB1RSTR_OTGHRST
 ((
ut32_t
)0x10000000)

	)

6855 
	#RCC_AHB2RSTR_DCMIRST
 ((
ut32_t
)0x00000001)

	)

6856 
	#RCC_AHB2RSTR_CRYPRST
 ((
ut32_t
)0x00000010)

	)

6857 
	#RCC_AHB2RSTR_HASHRST
 ((
ut32_t
)0x00000020)

	)

6859 
	#RCC_AHB2RSTR_HSAHRST
 
RCC_AHB2RSTR_HASHRST


	)

6860 
	#RCC_AHB2RSTR_RNGRST
 ((
ut32_t
)0x00000040)

	)

6861 
	#RCC_AHB2RSTR_OTGFSRST
 ((
ut32_t
)0x00000080)

	)

6864 #i
defed
(
STM32F40_41xxx
)

6865 
	#RCC_AHB3RSTR_FSMCRST
 ((
ut32_t
)0x00000001)

	)

6868 #i
defed
 (
STM32F427_437xx
|| defed (
STM32F429_439xx
)

6869 
	#RCC_AHB3RSTR_FMCRST
 ((
ut32_t
)0x00000001)

	)

6872 
	#RCC_APB1RSTR_TIM2RST
 ((
ut32_t
)0x00000001)

	)

6873 
	#RCC_APB1RSTR_TIM3RST
 ((
ut32_t
)0x00000002)

	)

6874 
	#RCC_APB1RSTR_TIM4RST
 ((
ut32_t
)0x00000004)

	)

6875 
	#RCC_APB1RSTR_TIM5RST
 ((
ut32_t
)0x00000008)

	)

6876 
	#RCC_APB1RSTR_TIM6RST
 ((
ut32_t
)0x00000010)

	)

6877 
	#RCC_APB1RSTR_TIM7RST
 ((
ut32_t
)0x00000020)

	)

6878 
	#RCC_APB1RSTR_TIM12RST
 ((
ut32_t
)0x00000040)

	)

6879 
	#RCC_APB1RSTR_TIM13RST
 ((
ut32_t
)0x00000080)

	)

6880 
	#RCC_APB1RSTR_TIM14RST
 ((
ut32_t
)0x00000100)

	)

6881 
	#RCC_APB1RSTR_WWDGRST
 ((
ut32_t
)0x00000800)

	)

6882 
	#RCC_APB1RSTR_SPI2RST
 ((
ut32_t
)0x00004000)

	)

6883 
	#RCC_APB1RSTR_SPI3RST
 ((
ut32_t
)0x00008000)

	)

6884 
	#RCC_APB1RSTR_USART2RST
 ((
ut32_t
)0x00020000)

	)

6885 
	#RCC_APB1RSTR_USART3RST
 ((
ut32_t
)0x00040000)

	)

6886 
	#RCC_APB1RSTR_UART4RST
 ((
ut32_t
)0x00080000)

	)

6887 
	#RCC_APB1RSTR_UART5RST
 ((
ut32_t
)0x00100000)

	)

6888 
	#RCC_APB1RSTR_I2C1RST
 ((
ut32_t
)0x00200000)

	)

6889 
	#RCC_APB1RSTR_I2C2RST
 ((
ut32_t
)0x00400000)

	)

6890 
	#RCC_APB1RSTR_I2C3RST
 ((
ut32_t
)0x00800000)

	)

6891 
	#RCC_APB1RSTR_CAN1RST
 ((
ut32_t
)0x02000000)

	)

6892 
	#RCC_APB1RSTR_CAN2RST
 ((
ut32_t
)0x04000000)

	)

6893 
	#RCC_APB1RSTR_PWRRST
 ((
ut32_t
)0x10000000)

	)

6894 
	#RCC_APB1RSTR_DACRST
 ((
ut32_t
)0x20000000)

	)

6895 
	#RCC_APB1RSTR_UART7RST
 ((
ut32_t
)0x40000000)

	)

6896 
	#RCC_APB1RSTR_UART8RST
 ((
ut32_t
)0x80000000)

	)

6899 
	#RCC_APB2RSTR_TIM1RST
 ((
ut32_t
)0x00000001)

	)

6900 
	#RCC_APB2RSTR_TIM8RST
 ((
ut32_t
)0x00000002)

	)

6901 
	#RCC_APB2RSTR_USART1RST
 ((
ut32_t
)0x00000010)

	)

6902 
	#RCC_APB2RSTR_USART6RST
 ((
ut32_t
)0x00000020)

	)

6903 
	#RCC_APB2RSTR_ADCRST
 ((
ut32_t
)0x00000100)

	)

6904 
	#RCC_APB2RSTR_SDIORST
 ((
ut32_t
)0x00000800)

	)

6905 
	#RCC_APB2RSTR_SPI1RST
 ((
ut32_t
)0x00001000)

	)

6906 
	#RCC_APB2RSTR_SPI4RST
 ((
ut32_t
)0x00002000)

	)

6907 
	#RCC_APB2RSTR_SYSCFGRST
 ((
ut32_t
)0x00004000)

	)

6908 
	#RCC_APB2RSTR_TIM9RST
 ((
ut32_t
)0x00010000)

	)

6909 
	#RCC_APB2RSTR_TIM10RST
 ((
ut32_t
)0x00020000)

	)

6910 
	#RCC_APB2RSTR_TIM11RST
 ((
ut32_t
)0x00040000)

	)

6911 
	#RCC_APB2RSTR_SPI5RST
 ((
ut32_t
)0x00100000)

	)

6912 
	#RCC_APB2RSTR_SPI6RST
 ((
ut32_t
)0x00200000)

	)

6913 
	#RCC_APB2RSTR_SAI1RST
 ((
ut32_t
)0x00400000)

	)

6914 
	#RCC_APB2RSTR_LTDCRST
 ((
ut32_t
)0x04000000)

	)

6917 
	#RCC_APB2RSTR_SPI1
 
RCC_APB2RSTR_SPI1RST


	)

6920 
	#RCC_AHB1ENR_GPIOAEN
 ((
ut32_t
)0x00000001)

	)

6921 
	#RCC_AHB1ENR_GPIOBEN
 ((
ut32_t
)0x00000002)

	)

6922 
	#RCC_AHB1ENR_GPIOCEN
 ((
ut32_t
)0x00000004)

	)

6923 
	#RCC_AHB1ENR_GPIODEN
 ((
ut32_t
)0x00000008)

	)

6924 
	#RCC_AHB1ENR_GPIOEEN
 ((
ut32_t
)0x00000010)

	)

6925 
	#RCC_AHB1ENR_GPIOFEN
 ((
ut32_t
)0x00000020)

	)

6926 
	#RCC_AHB1ENR_GPIOGEN
 ((
ut32_t
)0x00000040)

	)

6927 
	#RCC_AHB1ENR_GPIOHEN
 ((
ut32_t
)0x00000080)

	)

6928 
	#RCC_AHB1ENR_GPIOIEN
 ((
ut32_t
)0x00000100)

	)

6929 
	#RCC_AHB1ENR_GPIOJEN
 ((
ut32_t
)0x00000200)

	)

6930 
	#RCC_AHB1ENR_GPIOKEN
 ((
ut32_t
)0x00000400)

	)

6931 
	#RCC_AHB1ENR_CRCEN
 ((
ut32_t
)0x00001000)

	)

6932 
	#RCC_AHB1ENR_BKPSRAMEN
 ((
ut32_t
)0x00040000)

	)

6933 
	#RCC_AHB1ENR_CCMDATARAMEN
 ((
ut32_t
)0x00100000)

	)

6934 
	#RCC_AHB1ENR_DMA1EN
 ((
ut32_t
)0x00200000)

	)

6935 
	#RCC_AHB1ENR_DMA2EN
 ((
ut32_t
)0x00400000)

	)

6936 
	#RCC_AHB1ENR_DMA2DEN
 ((
ut32_t
)0x00800000)

	)

6937 
	#RCC_AHB1ENR_ETHMACEN
 ((
ut32_t
)0x02000000)

	)

6938 
	#RCC_AHB1ENR_ETHMACTXEN
 ((
ut32_t
)0x04000000)

	)

6939 
	#RCC_AHB1ENR_ETHMACRXEN
 ((
ut32_t
)0x08000000)

	)

6940 
	#RCC_AHB1ENR_ETHMACPTPEN
 ((
ut32_t
)0x10000000)

	)

6941 
	#RCC_AHB1ENR_OTGHSEN
 ((
ut32_t
)0x20000000)

	)

6942 
	#RCC_AHB1ENR_OTGHSULPIEN
 ((
ut32_t
)0x40000000)

	)

6945 
	#RCC_AHB2ENR_DCMIEN
 ((
ut32_t
)0x00000001)

	)

6946 
	#RCC_AHB2ENR_CRYPEN
 ((
ut32_t
)0x00000010)

	)

6947 
	#RCC_AHB2ENR_HASHEN
 ((
ut32_t
)0x00000020)

	)

6948 
	#RCC_AHB2ENR_RNGEN
 ((
ut32_t
)0x00000040)

	)

6949 
	#RCC_AHB2ENR_OTGFSEN
 ((
ut32_t
)0x00000080)

	)

6953 #i
defed
(
STM32F40_41xxx
)

6954 
	#RCC_AHB3ENR_FSMCEN
 ((
ut32_t
)0x00000001)

	)

6957 #i
defed
 (
STM32F427_437xx
|| defed (
STM32F429_439xx
)

6958 
	#RCC_AHB3ENR_FMCEN
 ((
ut32_t
)0x00000001)

	)

6962 
	#RCC_APB1ENR_TIM2EN
 ((
ut32_t
)0x00000001)

	)

6963 
	#RCC_APB1ENR_TIM3EN
 ((
ut32_t
)0x00000002)

	)

6964 
	#RCC_APB1ENR_TIM4EN
 ((
ut32_t
)0x00000004)

	)

6965 
	#RCC_APB1ENR_TIM5EN
 ((
ut32_t
)0x00000008)

	)

6966 
	#RCC_APB1ENR_TIM6EN
 ((
ut32_t
)0x00000010)

	)

6967 
	#RCC_APB1ENR_TIM7EN
 ((
ut32_t
)0x00000020)

	)

6968 
	#RCC_APB1ENR_TIM12EN
 ((
ut32_t
)0x00000040)

	)

6969 
	#RCC_APB1ENR_TIM13EN
 ((
ut32_t
)0x00000080)

	)

6970 
	#RCC_APB1ENR_TIM14EN
 ((
ut32_t
)0x00000100)

	)

6971 
	#RCC_APB1ENR_WWDGEN
 ((
ut32_t
)0x00000800)

	)

6972 
	#RCC_APB1ENR_SPI2EN
 ((
ut32_t
)0x00004000)

	)

6973 
	#RCC_APB1ENR_SPI3EN
 ((
ut32_t
)0x00008000)

	)

6974 
	#RCC_APB1ENR_USART2EN
 ((
ut32_t
)0x00020000)

	)

6975 
	#RCC_APB1ENR_USART3EN
 ((
ut32_t
)0x00040000)

	)

6976 
	#RCC_APB1ENR_UART4EN
 ((
ut32_t
)0x00080000)

	)

6977 
	#RCC_APB1ENR_UART5EN
 ((
ut32_t
)0x00100000)

	)

6978 
	#RCC_APB1ENR_I2C1EN
 ((
ut32_t
)0x00200000)

	)

6979 
	#RCC_APB1ENR_I2C2EN
 ((
ut32_t
)0x00400000)

	)

6980 
	#RCC_APB1ENR_I2C3EN
 ((
ut32_t
)0x00800000)

	)

6981 
	#RCC_APB1ENR_CAN1EN
 ((
ut32_t
)0x02000000)

	)

6982 
	#RCC_APB1ENR_CAN2EN
 ((
ut32_t
)0x04000000)

	)

6983 
	#RCC_APB1ENR_PWREN
 ((
ut32_t
)0x10000000)

	)

6984 
	#RCC_APB1ENR_DACEN
 ((
ut32_t
)0x20000000)

	)

6985 
	#RCC_APB1ENR_UART7EN
 ((
ut32_t
)0x40000000)

	)

6986 
	#RCC_APB1ENR_UART8EN
 ((
ut32_t
)0x80000000)

	)

6989 
	#RCC_APB2ENR_TIM1EN
 ((
ut32_t
)0x00000001)

	)

6990 
	#RCC_APB2ENR_TIM8EN
 ((
ut32_t
)0x00000002)

	)

6991 
	#RCC_APB2ENR_USART1EN
 ((
ut32_t
)0x00000010)

	)

6992 
	#RCC_APB2ENR_USART6EN
 ((
ut32_t
)0x00000020)

	)

6993 
	#RCC_APB2ENR_ADC1EN
 ((
ut32_t
)0x00000100)

	)

6994 
	#RCC_APB2ENR_ADC2EN
 ((
ut32_t
)0x00000200)

	)

6995 
	#RCC_APB2ENR_ADC3EN
 ((
ut32_t
)0x00000400)

	)

6996 
	#RCC_APB2ENR_SDIOEN
 ((
ut32_t
)0x00000800)

	)

6997 
	#RCC_APB2ENR_SPI1EN
 ((
ut32_t
)0x00001000)

	)

6998 
	#RCC_APB2ENR_SPI4EN
 ((
ut32_t
)0x00002000)

	)

6999 
	#RCC_APB2ENR_SYSCFGEN
 ((
ut32_t
)0x00004000)

	)

7000 
	#RCC_APB2ENR_TIM9EN
 ((
ut32_t
)0x00010000)

	)

7001 
	#RCC_APB2ENR_TIM10EN
 ((
ut32_t
)0x00020000)

	)

7002 
	#RCC_APB2ENR_TIM11EN
 ((
ut32_t
)0x00040000)

	)

7003 
	#RCC_APB2ENR_SPI5EN
 ((
ut32_t
)0x00100000)

	)

7004 
	#RCC_APB2ENR_SPI6EN
 ((
ut32_t
)0x00200000)

	)

7005 
	#RCC_APB2ENR_SAI1EN
 ((
ut32_t
)0x00400000)

	)

7006 
	#RCC_APB2ENR_LTDCEN
 ((
ut32_t
)0x04000000)

	)

7009 
	#RCC_AHB1LPENR_GPIOALPEN
 ((
ut32_t
)0x00000001)

	)

7010 
	#RCC_AHB1LPENR_GPIOBLPEN
 ((
ut32_t
)0x00000002)

	)

7011 
	#RCC_AHB1LPENR_GPIOCLPEN
 ((
ut32_t
)0x00000004)

	)

7012 
	#RCC_AHB1LPENR_GPIODLPEN
 ((
ut32_t
)0x00000008)

	)

7013 
	#RCC_AHB1LPENR_GPIOELPEN
 ((
ut32_t
)0x00000010)

	)

7014 
	#RCC_AHB1LPENR_GPIOFLPEN
 ((
ut32_t
)0x00000020)

	)

7015 
	#RCC_AHB1LPENR_GPIOGLPEN
 ((
ut32_t
)0x00000040)

	)

7016 
	#RCC_AHB1LPENR_GPIOHLPEN
 ((
ut32_t
)0x00000080)

	)

7017 
	#RCC_AHB1LPENR_GPIOILPEN
 ((
ut32_t
)0x00000100)

	)

7018 
	#RCC_AHB1LPENR_GPIOJLPEN
 ((
ut32_t
)0x00000200)

	)

7019 
	#RCC_AHB1LPENR_GPIOKLPEN
 ((
ut32_t
)0x00000400)

	)

7020 
	#RCC_AHB1LPENR_CRCLPEN
 ((
ut32_t
)0x00001000)

	)

7021 
	#RCC_AHB1LPENR_FLITFLPEN
 ((
ut32_t
)0x00008000)

	)

7022 
	#RCC_AHB1LPENR_SRAM1LPEN
 ((
ut32_t
)0x00010000)

	)

7023 
	#RCC_AHB1LPENR_SRAM2LPEN
 ((
ut32_t
)0x00020000)

	)

7024 
	#RCC_AHB1LPENR_BKPSRAMLPEN
 ((
ut32_t
)0x00040000)

	)

7025 
	#RCC_AHB1LPENR_SRAM3LPEN
 ((
ut32_t
)0x00080000)

	)

7026 
	#RCC_AHB1LPENR_DMA1LPEN
 ((
ut32_t
)0x00200000)

	)

7027 
	#RCC_AHB1LPENR_DMA2LPEN
 ((
ut32_t
)0x00400000)

	)

7028 
	#RCC_AHB1LPENR_DMA2DLPEN
 ((
ut32_t
)0x00800000)

	)

7029 
	#RCC_AHB1LPENR_ETHMACLPEN
 ((
ut32_t
)0x02000000)

	)

7030 
	#RCC_AHB1LPENR_ETHMACTXLPEN
 ((
ut32_t
)0x04000000)

	)

7031 
	#RCC_AHB1LPENR_ETHMACRXLPEN
 ((
ut32_t
)0x08000000)

	)

7032 
	#RCC_AHB1LPENR_ETHMACPTPLPEN
 ((
ut32_t
)0x10000000)

	)

7033 
	#RCC_AHB1LPENR_OTGHSLPEN
 ((
ut32_t
)0x20000000)

	)

7034 
	#RCC_AHB1LPENR_OTGHSULPILPEN
 ((
ut32_t
)0x40000000)

	)

7037 
	#RCC_AHB2LPENR_DCMILPEN
 ((
ut32_t
)0x00000001)

	)

7038 
	#RCC_AHB2LPENR_CRYPLPEN
 ((
ut32_t
)0x00000010)

	)

7039 
	#RCC_AHB2LPENR_HASHLPEN
 ((
ut32_t
)0x00000020)

	)

7040 
	#RCC_AHB2LPENR_RNGLPEN
 ((
ut32_t
)0x00000040)

	)

7041 
	#RCC_AHB2LPENR_OTGFSLPEN
 ((
ut32_t
)0x00000080)

	)

7044 #i
defed
(
STM32F40_41xxx
)

7045 
	#RCC_AHB3LPENR_FSMCLPEN
 ((
ut32_t
)0x00000001)

	)

7048 #i
defed
 (
STM32F427_437xx
|| defed (
STM32F429_439xx
)

7049 
	#RCC_AHB3LPENR_FMCLPEN
 ((
ut32_t
)0x00000001)

	)

7053 
	#RCC_APB1LPENR_TIM2LPEN
 ((
ut32_t
)0x00000001)

	)

7054 
	#RCC_APB1LPENR_TIM3LPEN
 ((
ut32_t
)0x00000002)

	)

7055 
	#RCC_APB1LPENR_TIM4LPEN
 ((
ut32_t
)0x00000004)

	)

7056 
	#RCC_APB1LPENR_TIM5LPEN
 ((
ut32_t
)0x00000008)

	)

7057 
	#RCC_APB1LPENR_TIM6LPEN
 ((
ut32_t
)0x00000010)

	)

7058 
	#RCC_APB1LPENR_TIM7LPEN
 ((
ut32_t
)0x00000020)

	)

7059 
	#RCC_APB1LPENR_TIM12LPEN
 ((
ut32_t
)0x00000040)

	)

7060 
	#RCC_APB1LPENR_TIM13LPEN
 ((
ut32_t
)0x00000080)

	)

7061 
	#RCC_APB1LPENR_TIM14LPEN
 ((
ut32_t
)0x00000100)

	)

7062 
	#RCC_APB1LPENR_WWDGLPEN
 ((
ut32_t
)0x00000800)

	)

7063 
	#RCC_APB1LPENR_SPI2LPEN
 ((
ut32_t
)0x00004000)

	)

7064 
	#RCC_APB1LPENR_SPI3LPEN
 ((
ut32_t
)0x00008000)

	)

7065 
	#RCC_APB1LPENR_USART2LPEN
 ((
ut32_t
)0x00020000)

	)

7066 
	#RCC_APB1LPENR_USART3LPEN
 ((
ut32_t
)0x00040000)

	)

7067 
	#RCC_APB1LPENR_UART4LPEN
 ((
ut32_t
)0x00080000)

	)

7068 
	#RCC_APB1LPENR_UART5LPEN
 ((
ut32_t
)0x00100000)

	)

7069 
	#RCC_APB1LPENR_I2C1LPEN
 ((
ut32_t
)0x00200000)

	)

7070 
	#RCC_APB1LPENR_I2C2LPEN
 ((
ut32_t
)0x00400000)

	)

7071 
	#RCC_APB1LPENR_I2C3LPEN
 ((
ut32_t
)0x00800000)

	)

7072 
	#RCC_APB1LPENR_CAN1LPEN
 ((
ut32_t
)0x02000000)

	)

7073 
	#RCC_APB1LPENR_CAN2LPEN
 ((
ut32_t
)0x04000000)

	)

7074 
	#RCC_APB1LPENR_PWRLPEN
 ((
ut32_t
)0x10000000)

	)

7075 
	#RCC_APB1LPENR_DACLPEN
 ((
ut32_t
)0x20000000)

	)

7076 
	#RCC_APB1LPENR_UART7LPEN
 ((
ut32_t
)0x40000000)

	)

7077 
	#RCC_APB1LPENR_UART8LPEN
 ((
ut32_t
)0x80000000)

	)

7080 
	#RCC_APB2LPENR_TIM1LPEN
 ((
ut32_t
)0x00000001)

	)

7081 
	#RCC_APB2LPENR_TIM8LPEN
 ((
ut32_t
)0x00000002)

	)

7082 
	#RCC_APB2LPENR_USART1LPEN
 ((
ut32_t
)0x00000010)

	)

7083 
	#RCC_APB2LPENR_USART6LPEN
 ((
ut32_t
)0x00000020)

	)

7084 
	#RCC_APB2LPENR_ADC1LPEN
 ((
ut32_t
)0x00000100)

	)

7085 
	#RCC_APB2LPENR_ADC2PEN
 ((
ut32_t
)0x00000200)

	)

7086 
	#RCC_APB2LPENR_ADC3LPEN
 ((
ut32_t
)0x00000400)

	)

7087 
	#RCC_APB2LPENR_SDIOLPEN
 ((
ut32_t
)0x00000800)

	)

7088 
	#RCC_APB2LPENR_SPI1LPEN
 ((
ut32_t
)0x00001000)

	)

7089 
	#RCC_APB2LPENR_SPI4LPEN
 ((
ut32_t
)0x00002000)

	)

7090 
	#RCC_APB2LPENR_SYSCFGLPEN
 ((
ut32_t
)0x00004000)

	)

7091 
	#RCC_APB2LPENR_TIM9LPEN
 ((
ut32_t
)0x00010000)

	)

7092 
	#RCC_APB2LPENR_TIM10LPEN
 ((
ut32_t
)0x00020000)

	)

7093 
	#RCC_APB2LPENR_TIM11LPEN
 ((
ut32_t
)0x00040000)

	)

7094 
	#RCC_APB2LPENR_SPI5LPEN
 ((
ut32_t
)0x00100000)

	)

7095 
	#RCC_APB2LPENR_SPI6LPEN
 ((
ut32_t
)0x00200000)

	)

7096 
	#RCC_APB2LPENR_SAI1LPEN
 ((
ut32_t
)0x00400000)

	)

7097 
	#RCC_APB2LPENR_LTDCLPEN
 ((
ut32_t
)0x04000000)

	)

7100 
	#RCC_BDCR_LSEON
 ((
ut32_t
)0x00000001)

	)

7101 
	#RCC_BDCR_LSERDY
 ((
ut32_t
)0x00000002)

	)

7102 
	#RCC_BDCR_LSEBYP
 ((
ut32_t
)0x00000004)

	)

7103 
	#RCC_BDCR_LSEMOD
 ((
ut32_t
)0x00000008)

	)

7105 
	#RCC_BDCR_RTCSEL
 ((
ut32_t
)0x00000300)

	)

7106 
	#RCC_BDCR_RTCSEL_0
 ((
ut32_t
)0x00000100)

	)

7107 
	#RCC_BDCR_RTCSEL_1
 ((
ut32_t
)0x00000200)

	)

7109 
	#RCC_BDCR_RTCEN
 ((
ut32_t
)0x00008000)

	)

7110 
	#RCC_BDCR_BDRST
 ((
ut32_t
)0x00010000)

	)

7113 
	#RCC_CSR_LSION
 ((
ut32_t
)0x00000001)

	)

7114 
	#RCC_CSR_LSIRDY
 ((
ut32_t
)0x00000002)

	)

7115 
	#RCC_CSR_RMVF
 ((
ut32_t
)0x01000000)

	)

7116 
	#RCC_CSR_BORRSTF
 ((
ut32_t
)0x02000000)

	)

7117 
	#RCC_CSR_PADRSTF
 ((
ut32_t
)0x04000000)

	)

7118 
	#RCC_CSR_PORRSTF
 ((
ut32_t
)0x08000000)

	)

7119 
	#RCC_CSR_SFTRSTF
 ((
ut32_t
)0x10000000)

	)

7120 
	#RCC_CSR_WDGRSTF
 ((
ut32_t
)0x20000000)

	)

7121 
	#RCC_CSR_WWDGRSTF
 ((
ut32_t
)0x40000000)

	)

7122 
	#RCC_CSR_LPWRRSTF
 ((
ut32_t
)0x80000000)

	)

7125 
	#RCC_SSCGR_MODPER
 ((
ut32_t
)0x00001FFF)

	)

7126 
	#RCC_SSCGR_INCSTEP
 ((
ut32_t
)0x0FFFE000)

	)

7127 
	#RCC_SSCGR_SPREADSEL
 ((
ut32_t
)0x40000000)

	)

7128 
	#RCC_SSCGR_SSCGEN
 ((
ut32_t
)0x80000000)

	)

7131 
	#RCC_PLLI2SCFGR_PLLI2SM
 ((
ut32_t
)0x0000003F)

	)

7132 
	#RCC_PLLI2SCFGR_PLLI2SM_0
 ((
ut32_t
)0x00000001)

	)

7133 
	#RCC_PLLI2SCFGR_PLLI2SM_1
 ((
ut32_t
)0x00000002)

	)

7134 
	#RCC_PLLI2SCFGR_PLLI2SM_2
 ((
ut32_t
)0x00000004)

	)

7135 
	#RCC_PLLI2SCFGR_PLLI2SM_3
 ((
ut32_t
)0x00000008)

	)

7136 
	#RCC_PLLI2SCFGR_PLLI2SM_4
 ((
ut32_t
)0x00000010)

	)

7137 
	#RCC_PLLI2SCFGR_PLLI2SM_5
 ((
ut32_t
)0x00000020)

	)

7140 
	#RCC_PLLI2SCFGR_PLLI2SN
 ((
ut32_t
)0x00007FC0)

	)

7141 
	#RCC_PLLI2SCFGR_PLLI2SQ
 ((
ut32_t
)0x0F000000)

	)

7142 
	#RCC_PLLI2SCFGR_PLLI2SR
 ((
ut32_t
)0x70000000)

	)

7145 
	#RCC_PLLSAICFGR_PLLI2SN
 ((
ut32_t
)0x00007FC0)

	)

7146 
	#RCC_PLLSAICFGR_PLLI2SQ
 ((
ut32_t
)0x0F000000)

	)

7147 
	#RCC_PLLSAICFGR_PLLI2SR
 ((
ut32_t
)0x70000000)

	)

7150 
	#RCC_DCKCFGR_PLLI2SDIVQ
 ((
ut32_t
)0x0000001F)

	)

7151 
	#RCC_DCKCFGR_PLLSAIDIVQ
 ((
ut32_t
)0x00001F00)

	)

7152 
	#RCC_DCKCFGR_PLLSAIDIVR
 ((
ut32_t
)0x00030000)

	)

7153 
	#RCC_DCKCFGR_SAI1ASRC
 ((
ut32_t
)0x00300000)

	)

7154 
	#RCC_DCKCFGR_SAI1BSRC
 ((
ut32_t
)0x00C00000)

	)

7155 
	#RCC_DCKCFGR_TIMPRE
 ((
ut32_t
)0x01000000)

	)

7164 
	#RNG_CR_RNGEN
 ((
ut32_t
)0x00000004)

	)

7165 
	#RNG_CR_IE
 ((
ut32_t
)0x00000008)

	)

7168 
	#RNG_SR_DRDY
 ((
ut32_t
)0x00000001)

	)

7169 
	#RNG_SR_CECS
 ((
ut32_t
)0x00000002)

	)

7170 
	#RNG_SR_SECS
 ((
ut32_t
)0x00000004)

	)

7171 
	#RNG_SR_CEIS
 ((
ut32_t
)0x00000020)

	)

7172 
	#RNG_SR_SEIS
 ((
ut32_t
)0x00000040)

	)

7180 
	#RTC_TR_PM
 ((
ut32_t
)0x00400000)

	)

7181 
	#RTC_TR_HT
 ((
ut32_t
)0x00300000)

	)

7182 
	#RTC_TR_HT_0
 ((
ut32_t
)0x00100000)

	)

7183 
	#RTC_TR_HT_1
 ((
ut32_t
)0x00200000)

	)

7184 
	#RTC_TR_HU
 ((
ut32_t
)0x000F0000)

	)

7185 
	#RTC_TR_HU_0
 ((
ut32_t
)0x00010000)

	)

7186 
	#RTC_TR_HU_1
 ((
ut32_t
)0x00020000)

	)

7187 
	#RTC_TR_HU_2
 ((
ut32_t
)0x00040000)

	)

7188 
	#RTC_TR_HU_3
 ((
ut32_t
)0x00080000)

	)

7189 
	#RTC_TR_MNT
 ((
ut32_t
)0x00007000)

	)

7190 
	#RTC_TR_MNT_0
 ((
ut32_t
)0x00001000)

	)

7191 
	#RTC_TR_MNT_1
 ((
ut32_t
)0x00002000)

	)

7192 
	#RTC_TR_MNT_2
 ((
ut32_t
)0x00004000)

	)

7193 
	#RTC_TR_MNU
 ((
ut32_t
)0x00000F00)

	)

7194 
	#RTC_TR_MNU_0
 ((
ut32_t
)0x00000100)

	)

7195 
	#RTC_TR_MNU_1
 ((
ut32_t
)0x00000200)

	)

7196 
	#RTC_TR_MNU_2
 ((
ut32_t
)0x00000400)

	)

7197 
	#RTC_TR_MNU_3
 ((
ut32_t
)0x00000800)

	)

7198 
	#RTC_TR_ST
 ((
ut32_t
)0x00000070)

	)

7199 
	#RTC_TR_ST_0
 ((
ut32_t
)0x00000010)

	)

7200 
	#RTC_TR_ST_1
 ((
ut32_t
)0x00000020)

	)

7201 
	#RTC_TR_ST_2
 ((
ut32_t
)0x00000040)

	)

7202 
	#RTC_TR_SU
 ((
ut32_t
)0x0000000F)

	)

7203 
	#RTC_TR_SU_0
 ((
ut32_t
)0x00000001)

	)

7204 
	#RTC_TR_SU_1
 ((
ut32_t
)0x00000002)

	)

7205 
	#RTC_TR_SU_2
 ((
ut32_t
)0x00000004)

	)

7206 
	#RTC_TR_SU_3
 ((
ut32_t
)0x00000008)

	)

7209 
	#RTC_DR_YT
 ((
ut32_t
)0x00F00000)

	)

7210 
	#RTC_DR_YT_0
 ((
ut32_t
)0x00100000)

	)

7211 
	#RTC_DR_YT_1
 ((
ut32_t
)0x00200000)

	)

7212 
	#RTC_DR_YT_2
 ((
ut32_t
)0x00400000)

	)

7213 
	#RTC_DR_YT_3
 ((
ut32_t
)0x00800000)

	)

7214 
	#RTC_DR_YU
 ((
ut32_t
)0x000F0000)

	)

7215 
	#RTC_DR_YU_0
 ((
ut32_t
)0x00010000)

	)

7216 
	#RTC_DR_YU_1
 ((
ut32_t
)0x00020000)

	)

7217 
	#RTC_DR_YU_2
 ((
ut32_t
)0x00040000)

	)

7218 
	#RTC_DR_YU_3
 ((
ut32_t
)0x00080000)

	)

7219 
	#RTC_DR_WDU
 ((
ut32_t
)0x0000E000)

	)

7220 
	#RTC_DR_WDU_0
 ((
ut32_t
)0x00002000)

	)

7221 
	#RTC_DR_WDU_1
 ((
ut32_t
)0x00004000)

	)

7222 
	#RTC_DR_WDU_2
 ((
ut32_t
)0x00008000)

	)

7223 
	#RTC_DR_MT
 ((
ut32_t
)0x00001000)

	)

7224 
	#RTC_DR_MU
 ((
ut32_t
)0x00000F00)

	)

7225 
	#RTC_DR_MU_0
 ((
ut32_t
)0x00000100)

	)

7226 
	#RTC_DR_MU_1
 ((
ut32_t
)0x00000200)

	)

7227 
	#RTC_DR_MU_2
 ((
ut32_t
)0x00000400)

	)

7228 
	#RTC_DR_MU_3
 ((
ut32_t
)0x00000800)

	)

7229 
	#RTC_DR_DT
 ((
ut32_t
)0x00000030)

	)

7230 
	#RTC_DR_DT_0
 ((
ut32_t
)0x00000010)

	)

7231 
	#RTC_DR_DT_1
 ((
ut32_t
)0x00000020)

	)

7232 
	#RTC_DR_DU
 ((
ut32_t
)0x0000000F)

	)

7233 
	#RTC_DR_DU_0
 ((
ut32_t
)0x00000001)

	)

7234 
	#RTC_DR_DU_1
 ((
ut32_t
)0x00000002)

	)

7235 
	#RTC_DR_DU_2
 ((
ut32_t
)0x00000004)

	)

7236 
	#RTC_DR_DU_3
 ((
ut32_t
)0x00000008)

	)

7239 
	#RTC_CR_COE
 ((
ut32_t
)0x00800000)

	)

7240 
	#RTC_CR_OSEL
 ((
ut32_t
)0x00600000)

	)

7241 
	#RTC_CR_OSEL_0
 ((
ut32_t
)0x00200000)

	)

7242 
	#RTC_CR_OSEL_1
 ((
ut32_t
)0x00400000)

	)

7243 
	#RTC_CR_POL
 ((
ut32_t
)0x00100000)

	)

7244 
	#RTC_CR_COSEL
 ((
ut32_t
)0x00080000)

	)

7245 
	#RTC_CR_BCK
 ((
ut32_t
)0x00040000)

	)

7246 
	#RTC_CR_SUB1H
 ((
ut32_t
)0x00020000)

	)

7247 
	#RTC_CR_ADD1H
 ((
ut32_t
)0x00010000)

	)

7248 
	#RTC_CR_TSIE
 ((
ut32_t
)0x00008000)

	)

7249 
	#RTC_CR_WUTIE
 ((
ut32_t
)0x00004000)

	)

7250 
	#RTC_CR_ALRBIE
 ((
ut32_t
)0x00002000)

	)

7251 
	#RTC_CR_ALRAIE
 ((
ut32_t
)0x00001000)

	)

7252 
	#RTC_CR_TSE
 ((
ut32_t
)0x00000800)

	)

7253 
	#RTC_CR_WUTE
 ((
ut32_t
)0x00000400)

	)

7254 
	#RTC_CR_ALRBE
 ((
ut32_t
)0x00000200)

	)

7255 
	#RTC_CR_ALRAE
 ((
ut32_t
)0x00000100)

	)

7256 
	#RTC_CR_DCE
 ((
ut32_t
)0x00000080)

	)

7257 
	#RTC_CR_FMT
 ((
ut32_t
)0x00000040)

	)

7258 
	#RTC_CR_BYPSHAD
 ((
ut32_t
)0x00000020)

	)

7259 
	#RTC_CR_REFCKON
 ((
ut32_t
)0x00000010)

	)

7260 
	#RTC_CR_TSEDGE
 ((
ut32_t
)0x00000008)

	)

7261 
	#RTC_CR_WUCKSEL
 ((
ut32_t
)0x00000007)

	)

7262 
	#RTC_CR_WUCKSEL_0
 ((
ut32_t
)0x00000001)

	)

7263 
	#RTC_CR_WUCKSEL_1
 ((
ut32_t
)0x00000002)

	)

7264 
	#RTC_CR_WUCKSEL_2
 ((
ut32_t
)0x00000004)

	)

7267 
	#RTC_ISR_RECALPF
 ((
ut32_t
)0x00010000)

	)

7268 
	#RTC_ISR_TAMP1F
 ((
ut32_t
)0x00002000)

	)

7269 
	#RTC_ISR_TSOVF
 ((
ut32_t
)0x00001000)

	)

7270 
	#RTC_ISR_TSF
 ((
ut32_t
)0x00000800)

	)

7271 
	#RTC_ISR_WUTF
 ((
ut32_t
)0x00000400)

	)

7272 
	#RTC_ISR_ALRBF
 ((
ut32_t
)0x00000200)

	)

7273 
	#RTC_ISR_ALRAF
 ((
ut32_t
)0x00000100)

	)

7274 
	#RTC_ISR_INIT
 ((
ut32_t
)0x00000080)

	)

7275 
	#RTC_ISR_INITF
 ((
ut32_t
)0x00000040)

	)

7276 
	#RTC_ISR_RSF
 ((
ut32_t
)0x00000020)

	)

7277 
	#RTC_ISR_INITS
 ((
ut32_t
)0x00000010)

	)

7278 
	#RTC_ISR_SHPF
 ((
ut32_t
)0x00000008)

	)

7279 
	#RTC_ISR_WUTWF
 ((
ut32_t
)0x00000004)

	)

7280 
	#RTC_ISR_ALRBWF
 ((
ut32_t
)0x00000002)

	)

7281 
	#RTC_ISR_ALRAWF
 ((
ut32_t
)0x00000001)

	)

7284 
	#RTC_PRER_PREDIV_A
 ((
ut32_t
)0x007F0000)

	)

7285 
	#RTC_PRER_PREDIV_S
 ((
ut32_t
)0x00001FFF)

	)

7288 
	#RTC_WUTR_WUT
 ((
ut32_t
)0x0000FFFF)

	)

7291 
	#RTC_CALIBR_DCS
 ((
ut32_t
)0x00000080)

	)

7292 
	#RTC_CALIBR_DC
 ((
ut32_t
)0x0000001F)

	)

7295 
	#RTC_ALRMAR_MSK4
 ((
ut32_t
)0x80000000)

	)

7296 
	#RTC_ALRMAR_WDSEL
 ((
ut32_t
)0x40000000)

	)

7297 
	#RTC_ALRMAR_DT
 ((
ut32_t
)0x30000000)

	)

7298 
	#RTC_ALRMAR_DT_0
 ((
ut32_t
)0x10000000)

	)

7299 
	#RTC_ALRMAR_DT_1
 ((
ut32_t
)0x20000000)

	)

7300 
	#RTC_ALRMAR_DU
 ((
ut32_t
)0x0F000000)

	)

7301 
	#RTC_ALRMAR_DU_0
 ((
ut32_t
)0x01000000)

	)

7302 
	#RTC_ALRMAR_DU_1
 ((
ut32_t
)0x02000000)

	)

7303 
	#RTC_ALRMAR_DU_2
 ((
ut32_t
)0x04000000)

	)

7304 
	#RTC_ALRMAR_DU_3
 ((
ut32_t
)0x08000000)

	)

7305 
	#RTC_ALRMAR_MSK3
 ((
ut32_t
)0x00800000)

	)

7306 
	#RTC_ALRMAR_PM
 ((
ut32_t
)0x00400000)

	)

7307 
	#RTC_ALRMAR_HT
 ((
ut32_t
)0x00300000)

	)

7308 
	#RTC_ALRMAR_HT_0
 ((
ut32_t
)0x00100000)

	)

7309 
	#RTC_ALRMAR_HT_1
 ((
ut32_t
)0x00200000)

	)

7310 
	#RTC_ALRMAR_HU
 ((
ut32_t
)0x000F0000)

	)

7311 
	#RTC_ALRMAR_HU_0
 ((
ut32_t
)0x00010000)

	)

7312 
	#RTC_ALRMAR_HU_1
 ((
ut32_t
)0x00020000)

	)

7313 
	#RTC_ALRMAR_HU_2
 ((
ut32_t
)0x00040000)

	)

7314 
	#RTC_ALRMAR_HU_3
 ((
ut32_t
)0x00080000)

	)

7315 
	#RTC_ALRMAR_MSK2
 ((
ut32_t
)0x00008000)

	)

7316 
	#RTC_ALRMAR_MNT
 ((
ut32_t
)0x00007000)

	)

7317 
	#RTC_ALRMAR_MNT_0
 ((
ut32_t
)0x00001000)

	)

7318 
	#RTC_ALRMAR_MNT_1
 ((
ut32_t
)0x00002000)

	)

7319 
	#RTC_ALRMAR_MNT_2
 ((
ut32_t
)0x00004000)

	)

7320 
	#RTC_ALRMAR_MNU
 ((
ut32_t
)0x00000F00)

	)

7321 
	#RTC_ALRMAR_MNU_0
 ((
ut32_t
)0x00000100)

	)

7322 
	#RTC_ALRMAR_MNU_1
 ((
ut32_t
)0x00000200)

	)

7323 
	#RTC_ALRMAR_MNU_2
 ((
ut32_t
)0x00000400)

	)

7324 
	#RTC_ALRMAR_MNU_3
 ((
ut32_t
)0x00000800)

	)

7325 
	#RTC_ALRMAR_MSK1
 ((
ut32_t
)0x00000080)

	)

7326 
	#RTC_ALRMAR_ST
 ((
ut32_t
)0x00000070)

	)

7327 
	#RTC_ALRMAR_ST_0
 ((
ut32_t
)0x00000010)

	)

7328 
	#RTC_ALRMAR_ST_1
 ((
ut32_t
)0x00000020)

	)

7329 
	#RTC_ALRMAR_ST_2
 ((
ut32_t
)0x00000040)

	)

7330 
	#RTC_ALRMAR_SU
 ((
ut32_t
)0x0000000F)

	)

7331 
	#RTC_ALRMAR_SU_0
 ((
ut32_t
)0x00000001)

	)

7332 
	#RTC_ALRMAR_SU_1
 ((
ut32_t
)0x00000002)

	)

7333 
	#RTC_ALRMAR_SU_2
 ((
ut32_t
)0x00000004)

	)

7334 
	#RTC_ALRMAR_SU_3
 ((
ut32_t
)0x00000008)

	)

7337 
	#RTC_ALRMBR_MSK4
 ((
ut32_t
)0x80000000)

	)

7338 
	#RTC_ALRMBR_WDSEL
 ((
ut32_t
)0x40000000)

	)

7339 
	#RTC_ALRMBR_DT
 ((
ut32_t
)0x30000000)

	)

7340 
	#RTC_ALRMBR_DT_0
 ((
ut32_t
)0x10000000)

	)

7341 
	#RTC_ALRMBR_DT_1
 ((
ut32_t
)0x20000000)

	)

7342 
	#RTC_ALRMBR_DU
 ((
ut32_t
)0x0F000000)

	)

7343 
	#RTC_ALRMBR_DU_0
 ((
ut32_t
)0x01000000)

	)

7344 
	#RTC_ALRMBR_DU_1
 ((
ut32_t
)0x02000000)

	)

7345 
	#RTC_ALRMBR_DU_2
 ((
ut32_t
)0x04000000)

	)

7346 
	#RTC_ALRMBR_DU_3
 ((
ut32_t
)0x08000000)

	)

7347 
	#RTC_ALRMBR_MSK3
 ((
ut32_t
)0x00800000)

	)

7348 
	#RTC_ALRMBR_PM
 ((
ut32_t
)0x00400000)

	)

7349 
	#RTC_ALRMBR_HT
 ((
ut32_t
)0x00300000)

	)

7350 
	#RTC_ALRMBR_HT_0
 ((
ut32_t
)0x00100000)

	)

7351 
	#RTC_ALRMBR_HT_1
 ((
ut32_t
)0x00200000)

	)

7352 
	#RTC_ALRMBR_HU
 ((
ut32_t
)0x000F0000)

	)

7353 
	#RTC_ALRMBR_HU_0
 ((
ut32_t
)0x00010000)

	)

7354 
	#RTC_ALRMBR_HU_1
 ((
ut32_t
)0x00020000)

	)

7355 
	#RTC_ALRMBR_HU_2
 ((
ut32_t
)0x00040000)

	)

7356 
	#RTC_ALRMBR_HU_3
 ((
ut32_t
)0x00080000)

	)

7357 
	#RTC_ALRMBR_MSK2
 ((
ut32_t
)0x00008000)

	)

7358 
	#RTC_ALRMBR_MNT
 ((
ut32_t
)0x00007000)

	)

7359 
	#RTC_ALRMBR_MNT_0
 ((
ut32_t
)0x00001000)

	)

7360 
	#RTC_ALRMBR_MNT_1
 ((
ut32_t
)0x00002000)

	)

7361 
	#RTC_ALRMBR_MNT_2
 ((
ut32_t
)0x00004000)

	)

7362 
	#RTC_ALRMBR_MNU
 ((
ut32_t
)0x00000F00)

	)

7363 
	#RTC_ALRMBR_MNU_0
 ((
ut32_t
)0x00000100)

	)

7364 
	#RTC_ALRMBR_MNU_1
 ((
ut32_t
)0x00000200)

	)

7365 
	#RTC_ALRMBR_MNU_2
 ((
ut32_t
)0x00000400)

	)

7366 
	#RTC_ALRMBR_MNU_3
 ((
ut32_t
)0x00000800)

	)

7367 
	#RTC_ALRMBR_MSK1
 ((
ut32_t
)0x00000080)

	)

7368 
	#RTC_ALRMBR_ST
 ((
ut32_t
)0x00000070)

	)

7369 
	#RTC_ALRMBR_ST_0
 ((
ut32_t
)0x00000010)

	)

7370 
	#RTC_ALRMBR_ST_1
 ((
ut32_t
)0x00000020)

	)

7371 
	#RTC_ALRMBR_ST_2
 ((
ut32_t
)0x00000040)

	)

7372 
	#RTC_ALRMBR_SU
 ((
ut32_t
)0x0000000F)

	)

7373 
	#RTC_ALRMBR_SU_0
 ((
ut32_t
)0x00000001)

	)

7374 
	#RTC_ALRMBR_SU_1
 ((
ut32_t
)0x00000002)

	)

7375 
	#RTC_ALRMBR_SU_2
 ((
ut32_t
)0x00000004)

	)

7376 
	#RTC_ALRMBR_SU_3
 ((
ut32_t
)0x00000008)

	)

7379 
	#RTC_WPR_KEY
 ((
ut32_t
)0x000000FF)

	)

7382 
	#RTC_SSR_SS
 ((
ut32_t
)0x0000FFFF)

	)

7385 
	#RTC_SHIFTR_SUBFS
 ((
ut32_t
)0x00007FFF)

	)

7386 
	#RTC_SHIFTR_ADD1S
 ((
ut32_t
)0x80000000)

	)

7389 
	#RTC_TSTR_PM
 ((
ut32_t
)0x00400000)

	)

7390 
	#RTC_TSTR_HT
 ((
ut32_t
)0x00300000)

	)

7391 
	#RTC_TSTR_HT_0
 ((
ut32_t
)0x00100000)

	)

7392 
	#RTC_TSTR_HT_1
 ((
ut32_t
)0x00200000)

	)

7393 
	#RTC_TSTR_HU
 ((
ut32_t
)0x000F0000)

	)

7394 
	#RTC_TSTR_HU_0
 ((
ut32_t
)0x00010000)

	)

7395 
	#RTC_TSTR_HU_1
 ((
ut32_t
)0x00020000)

	)

7396 
	#RTC_TSTR_HU_2
 ((
ut32_t
)0x00040000)

	)

7397 
	#RTC_TSTR_HU_3
 ((
ut32_t
)0x00080000)

	)

7398 
	#RTC_TSTR_MNT
 ((
ut32_t
)0x00007000)

	)

7399 
	#RTC_TSTR_MNT_0
 ((
ut32_t
)0x00001000)

	)

7400 
	#RTC_TSTR_MNT_1
 ((
ut32_t
)0x00002000)

	)

7401 
	#RTC_TSTR_MNT_2
 ((
ut32_t
)0x00004000)

	)

7402 
	#RTC_TSTR_MNU
 ((
ut32_t
)0x00000F00)

	)

7403 
	#RTC_TSTR_MNU_0
 ((
ut32_t
)0x00000100)

	)

7404 
	#RTC_TSTR_MNU_1
 ((
ut32_t
)0x00000200)

	)

7405 
	#RTC_TSTR_MNU_2
 ((
ut32_t
)0x00000400)

	)

7406 
	#RTC_TSTR_MNU_3
 ((
ut32_t
)0x00000800)

	)

7407 
	#RTC_TSTR_ST
 ((
ut32_t
)0x00000070)

	)

7408 
	#RTC_TSTR_ST_0
 ((
ut32_t
)0x00000010)

	)

7409 
	#RTC_TSTR_ST_1
 ((
ut32_t
)0x00000020)

	)

7410 
	#RTC_TSTR_ST_2
 ((
ut32_t
)0x00000040)

	)

7411 
	#RTC_TSTR_SU
 ((
ut32_t
)0x0000000F)

	)

7412 
	#RTC_TSTR_SU_0
 ((
ut32_t
)0x00000001)

	)

7413 
	#RTC_TSTR_SU_1
 ((
ut32_t
)0x00000002)

	)

7414 
	#RTC_TSTR_SU_2
 ((
ut32_t
)0x00000004)

	)

7415 
	#RTC_TSTR_SU_3
 ((
ut32_t
)0x00000008)

	)

7418 
	#RTC_TSDR_WDU
 ((
ut32_t
)0x0000E000)

	)

7419 
	#RTC_TSDR_WDU_0
 ((
ut32_t
)0x00002000)

	)

7420 
	#RTC_TSDR_WDU_1
 ((
ut32_t
)0x00004000)

	)

7421 
	#RTC_TSDR_WDU_2
 ((
ut32_t
)0x00008000)

	)

7422 
	#RTC_TSDR_MT
 ((
ut32_t
)0x00001000)

	)

7423 
	#RTC_TSDR_MU
 ((
ut32_t
)0x00000F00)

	)

7424 
	#RTC_TSDR_MU_0
 ((
ut32_t
)0x00000100)

	)

7425 
	#RTC_TSDR_MU_1
 ((
ut32_t
)0x00000200)

	)

7426 
	#RTC_TSDR_MU_2
 ((
ut32_t
)0x00000400)

	)

7427 
	#RTC_TSDR_MU_3
 ((
ut32_t
)0x00000800)

	)

7428 
	#RTC_TSDR_DT
 ((
ut32_t
)0x00000030)

	)

7429 
	#RTC_TSDR_DT_0
 ((
ut32_t
)0x00000010)

	)

7430 
	#RTC_TSDR_DT_1
 ((
ut32_t
)0x00000020)

	)

7431 
	#RTC_TSDR_DU
 ((
ut32_t
)0x0000000F)

	)

7432 
	#RTC_TSDR_DU_0
 ((
ut32_t
)0x00000001)

	)

7433 
	#RTC_TSDR_DU_1
 ((
ut32_t
)0x00000002)

	)

7434 
	#RTC_TSDR_DU_2
 ((
ut32_t
)0x00000004)

	)

7435 
	#RTC_TSDR_DU_3
 ((
ut32_t
)0x00000008)

	)

7438 
	#RTC_TSSSR_SS
 ((
ut32_t
)0x0000FFFF)

	)

7441 
	#RTC_CALR_CALP
 ((
ut32_t
)0x00008000)

	)

7442 
	#RTC_CALR_CALW8
 ((
ut32_t
)0x00004000)

	)

7443 
	#RTC_CALR_CALW16
 ((
ut32_t
)0x00002000)

	)

7444 
	#RTC_CALR_CALM
 ((
ut32_t
)0x000001FF)

	)

7445 
	#RTC_CALR_CALM_0
 ((
ut32_t
)0x00000001)

	)

7446 
	#RTC_CALR_CALM_1
 ((
ut32_t
)0x00000002)

	)

7447 
	#RTC_CALR_CALM_2
 ((
ut32_t
)0x00000004)

	)

7448 
	#RTC_CALR_CALM_3
 ((
ut32_t
)0x00000008)

	)

7449 
	#RTC_CALR_CALM_4
 ((
ut32_t
)0x00000010)

	)

7450 
	#RTC_CALR_CALM_5
 ((
ut32_t
)0x00000020)

	)

7451 
	#RTC_CALR_CALM_6
 ((
ut32_t
)0x00000040)

	)

7452 
	#RTC_CALR_CALM_7
 ((
ut32_t
)0x00000080)

	)

7453 
	#RTC_CALR_CALM_8
 ((
ut32_t
)0x00000100)

	)

7456 
	#RTC_TAFCR_ALARMOUTTYPE
 ((
ut32_t
)0x00040000)

	)

7457 
	#RTC_TAFCR_TSINSEL
 ((
ut32_t
)0x00020000)

	)

7458 
	#RTC_TAFCR_TAMPINSEL
 ((
ut32_t
)0x00010000)

	)

7459 
	#RTC_TAFCR_TAMPPUDIS
 ((
ut32_t
)0x00008000)

	)

7460 
	#RTC_TAFCR_TAMPPRCH
 ((
ut32_t
)0x00006000)

	)

7461 
	#RTC_TAFCR_TAMPPRCH_0
 ((
ut32_t
)0x00002000)

	)

7462 
	#RTC_TAFCR_TAMPPRCH_1
 ((
ut32_t
)0x00004000)

	)

7463 
	#RTC_TAFCR_TAMPFLT
 ((
ut32_t
)0x00001800)

	)

7464 
	#RTC_TAFCR_TAMPFLT_0
 ((
ut32_t
)0x00000800)

	)

7465 
	#RTC_TAFCR_TAMPFLT_1
 ((
ut32_t
)0x00001000)

	)

7466 
	#RTC_TAFCR_TAMPFREQ
 ((
ut32_t
)0x00000700)

	)

7467 
	#RTC_TAFCR_TAMPFREQ_0
 ((
ut32_t
)0x00000100)

	)

7468 
	#RTC_TAFCR_TAMPFREQ_1
 ((
ut32_t
)0x00000200)

	)

7469 
	#RTC_TAFCR_TAMPFREQ_2
 ((
ut32_t
)0x00000400)

	)

7470 
	#RTC_TAFCR_TAMPTS
 ((
ut32_t
)0x00000080)

	)

7471 
	#RTC_TAFCR_TAMPIE
 ((
ut32_t
)0x00000004)

	)

7472 
	#RTC_TAFCR_TAMP1TRG
 ((
ut32_t
)0x00000002)

	)

7473 
	#RTC_TAFCR_TAMP1E
 ((
ut32_t
)0x00000001)

	)

7476 
	#RTC_ALRMASSR_MASKSS
 ((
ut32_t
)0x0F000000)

	)

7477 
	#RTC_ALRMASSR_MASKSS_0
 ((
ut32_t
)0x01000000)

	)

7478 
	#RTC_ALRMASSR_MASKSS_1
 ((
ut32_t
)0x02000000)

	)

7479 
	#RTC_ALRMASSR_MASKSS_2
 ((
ut32_t
)0x04000000)

	)

7480 
	#RTC_ALRMASSR_MASKSS_3
 ((
ut32_t
)0x08000000)

	)

7481 
	#RTC_ALRMASSR_SS
 ((
ut32_t
)0x00007FFF)

	)

7484 
	#RTC_ALRMBSSR_MASKSS
 ((
ut32_t
)0x0F000000)

	)

7485 
	#RTC_ALRMBSSR_MASKSS_0
 ((
ut32_t
)0x01000000)

	)

7486 
	#RTC_ALRMBSSR_MASKSS_1
 ((
ut32_t
)0x02000000)

	)

7487 
	#RTC_ALRMBSSR_MASKSS_2
 ((
ut32_t
)0x04000000)

	)

7488 
	#RTC_ALRMBSSR_MASKSS_3
 ((
ut32_t
)0x08000000)

	)

7489 
	#RTC_ALRMBSSR_SS
 ((
ut32_t
)0x00007FFF)

	)

7492 
	#RTC_BKP0R
 ((
ut32_t
)0xFFFFFFFF)

	)

7495 
	#RTC_BKP1R
 ((
ut32_t
)0xFFFFFFFF)

	)

7498 
	#RTC_BKP2R
 ((
ut32_t
)0xFFFFFFFF)

	)

7501 
	#RTC_BKP3R
 ((
ut32_t
)0xFFFFFFFF)

	)

7504 
	#RTC_BKP4R
 ((
ut32_t
)0xFFFFFFFF)

	)

7507 
	#RTC_BKP5R
 ((
ut32_t
)0xFFFFFFFF)

	)

7510 
	#RTC_BKP6R
 ((
ut32_t
)0xFFFFFFFF)

	)

7513 
	#RTC_BKP7R
 ((
ut32_t
)0xFFFFFFFF)

	)

7516 
	#RTC_BKP8R
 ((
ut32_t
)0xFFFFFFFF)

	)

7519 
	#RTC_BKP9R
 ((
ut32_t
)0xFFFFFFFF)

	)

7522 
	#RTC_BKP10R
 ((
ut32_t
)0xFFFFFFFF)

	)

7525 
	#RTC_BKP11R
 ((
ut32_t
)0xFFFFFFFF)

	)

7528 
	#RTC_BKP12R
 ((
ut32_t
)0xFFFFFFFF)

	)

7531 
	#RTC_BKP13R
 ((
ut32_t
)0xFFFFFFFF)

	)

7534 
	#RTC_BKP14R
 ((
ut32_t
)0xFFFFFFFF)

	)

7537 
	#RTC_BKP15R
 ((
ut32_t
)0xFFFFFFFF)

	)

7540 
	#RTC_BKP16R
 ((
ut32_t
)0xFFFFFFFF)

	)

7543 
	#RTC_BKP17R
 ((
ut32_t
)0xFFFFFFFF)

	)

7546 
	#RTC_BKP18R
 ((
ut32_t
)0xFFFFFFFF)

	)

7549 
	#RTC_BKP19R
 ((
ut32_t
)0xFFFFFFFF)

	)

7557 
	#SAI_GCR_SYNCIN
 ((
ut32_t
)0x00000003

	)

7558 
	#SAI_GCR_SYNCIN_0
 ((
ut32_t
)0x00000001

	)

7559 
	#SAI_GCR_SYNCIN_1
 ((
ut32_t
)0x00000002

	)

7561 
	#SAI_GCR_SYNCOUT
 ((
ut32_t
)0x00000030

	)

7562 
	#SAI_GCR_SYNCOUT_0
 ((
ut32_t
)0x00000010

	)

7563 
	#SAI_GCR_SYNCOUT_1
 ((
ut32_t
)0x00000020

	)

7566 
	#SAI_xCR1_MODE
 ((
ut32_t
)0x00000003

	)

7567 
	#SAI_xCR1_MODE_0
 ((
ut32_t
)0x00000001

	)

7568 
	#SAI_xCR1_MODE_1
 ((
ut32_t
)0x00000002

	)

7570 
	#SAI_xCR1_PRTCFG
 ((
ut32_t
)0x0000000C

	)

7571 
	#SAI_xCR1_PRTCFG_0
 ((
ut32_t
)0x00000004

	)

7572 
	#SAI_xCR1_PRTCFG_1
 ((
ut32_t
)0x00000008

	)

7574 
	#SAI_xCR1_DS
 ((
ut32_t
)0x000000E0

	)

7575 
	#SAI_xCR1_DS_0
 ((
ut32_t
)0x00000020

	)

7576 
	#SAI_xCR1_DS_1
 ((
ut32_t
)0x00000040

	)

7577 
	#SAI_xCR1_DS_2
 ((
ut32_t
)0x00000080

	)

7579 
	#SAI_xCR1_LSBFIRST
 ((
ut32_t
)0x00000100

	)

7580 
	#SAI_xCR1_CKSTR
 ((
ut32_t
)0x00000200

	)

7582 
	#SAI_xCR1_SYNCEN
 ((
ut32_t
)0x00000C00

	)

7583 
	#SAI_xCR1_SYNCEN_0
 ((
ut32_t
)0x00000400

	)

7584 
	#SAI_xCR1_SYNCEN_1
 ((
ut32_t
)0x00000800

	)

7586 
	#SAI_xCR1_MONO
 ((
ut32_t
)0x00001000

	)

7587 
	#SAI_xCR1_OUTDRIV
 ((
ut32_t
)0x00002000

	)

7588 
	#SAI_xCR1_SAIEN
 ((
ut32_t
)0x00010000

	)

7589 
	#SAI_xCR1_DMAEN
 ((
ut32_t
)0x00020000

	)

7590 
	#SAI_xCR1_NODIV
 ((
ut32_t
)0x00080000

	)

7592 
	#SAI_xCR1_MCKDIV
 ((
ut32_t
)0x00780000

	)

7593 
	#SAI_xCR1_MCKDIV_0
 ((
ut32_t
)0x00080000

	)

7594 
	#SAI_xCR1_MCKDIV_1
 ((
ut32_t
)0x00100000

	)

7595 
	#SAI_xCR1_MCKDIV_2
 ((
ut32_t
)0x00200000

	)

7596 
	#SAI_xCR1_MCKDIV_3
 ((
ut32_t
)0x00400000

	)

7599 
	#SAI_xCR2_FTH
 ((
ut32_t
)0x00000003

	)

7600 
	#SAI_xCR2_FTH_0
 ((
ut32_t
)0x00000001

	)

7601 
	#SAI_xCR2_FTH_1
 ((
ut32_t
)0x00000002

	)

7603 
	#SAI_xCR2_FFLUSH
 ((
ut32_t
)0x00000008

	)

7604 
	#SAI_xCR2_TRIS
 ((
ut32_t
)0x00000010

	)

7605 
	#SAI_xCR2_MUTE
 ((
ut32_t
)0x00000020

	)

7606 
	#SAI_xCR2_MUTEVAL
 ((
ut32_t
)0x00000040

	)

7608 
	#SAI_xCR2_MUTECNT
 ((
ut32_t
)0x00001F80

	)

7609 
	#SAI_xCR2_MUTECNT_0
 ((
ut32_t
)0x00000080

	)

7610 
	#SAI_xCR2_MUTECNT_1
 ((
ut32_t
)0x00000100

	)

7611 
	#SAI_xCR2_MUTECNT_2
 ((
ut32_t
)0x00000200

	)

7612 
	#SAI_xCR2_MUTECNT_3
 ((
ut32_t
)0x00000400

	)

7613 
	#SAI_xCR2_MUTECNT_4
 ((
ut32_t
)0x00000800

	)

7614 
	#SAI_xCR2_MUTECNT_5
 ((
ut32_t
)0x00001000

	)

7616 
	#SAI_xCR2_CPL
 ((
ut32_t
)0x00080000

	)

7618 
	#SAI_xCR2_COMP
 ((
ut32_t
)0x0000C000

	)

7619 
	#SAI_xCR2_COMP_0
 ((
ut32_t
)0x00004000

	)

7620 
	#SAI_xCR2_COMP_1
 ((
ut32_t
)0x00008000

	)

7623 
	#SAI_xFRCR_FRL
 ((
ut32_t
)0x000000FF

	)

7624 
	#SAI_xFRCR_FRL_0
 ((
ut32_t
)0x00000001

	)

7625 
	#SAI_xFRCR_FRL_1
 ((
ut32_t
)0x00000002

	)

7626 
	#SAI_xFRCR_FRL_2
 ((
ut32_t
)0x00000004

	)

7627 
	#SAI_xFRCR_FRL_3
 ((
ut32_t
)0x00000008

	)

7628 
	#SAI_xFRCR_FRL_4
 ((
ut32_t
)0x00000010

	)

7629 
	#SAI_xFRCR_FRL_5
 ((
ut32_t
)0x00000020

	)

7630 
	#SAI_xFRCR_FRL_6
 ((
ut32_t
)0x00000040

	)

7631 
	#SAI_xFRCR_FRL_7
 ((
ut32_t
)0x00000080

	)

7633 
	#SAI_xFRCR_FSALL
 ((
ut32_t
)0x00007F00

	)

7634 
	#SAI_xFRCR_FSALL_0
 ((
ut32_t
)0x00000100

	)

7635 
	#SAI_xFRCR_FSALL_1
 ((
ut32_t
)0x00000200

	)

7636 
	#SAI_xFRCR_FSALL_2
 ((
ut32_t
)0x00000400

	)

7637 
	#SAI_xFRCR_FSALL_3
 ((
ut32_t
)0x00000800

	)

7638 
	#SAI_xFRCR_FSALL_4
 ((
ut32_t
)0x00001000

	)

7639 
	#SAI_xFRCR_FSALL_5
 ((
ut32_t
)0x00002000

	)

7640 
	#SAI_xFRCR_FSALL_6
 ((
ut32_t
)0x00004000

	)

7642 
	#SAI_xFRCR_FSDEF
 ((
ut32_t
)0x00010000

	)

7643 
	#SAI_xFRCR_FSPO
 ((
ut32_t
)0x00020000

	)

7644 
	#SAI_xFRCR_FSOFF
 ((
ut32_t
)0x00040000

	)

7647 
	#SAI_xSLOTR_FBOFF
 ((
ut32_t
)0x0000001F

	)

7648 
	#SAI_xSLOTR_FBOFF_0
 ((
ut32_t
)0x00000001

	)

7649 
	#SAI_xSLOTR_FBOFF_1
 ((
ut32_t
)0x00000002

	)

7650 
	#SAI_xSLOTR_FBOFF_2
 ((
ut32_t
)0x00000004

	)

7651 
	#SAI_xSLOTR_FBOFF_3
 ((
ut32_t
)0x00000008

	)

7652 
	#SAI_xSLOTR_FBOFF_4
 ((
ut32_t
)0x00000010

	)

7654 
	#SAI_xSLOTR_SLOTSZ
 ((
ut32_t
)0x000000C0

	)

7655 
	#SAI_xSLOTR_SLOTSZ_0
 ((
ut32_t
)0x00000040

	)

7656 
	#SAI_xSLOTR_SLOTSZ_1
 ((
ut32_t
)0x00000080

	)

7658 
	#SAI_xSLOTR_NBSLOT
 ((
ut32_t
)0x00000F00

	)

7659 
	#SAI_xSLOTR_NBSLOT_0
 ((
ut32_t
)0x00000100

	)

7660 
	#SAI_xSLOTR_NBSLOT_1
 ((
ut32_t
)0x00000200

	)

7661 
	#SAI_xSLOTR_NBSLOT_2
 ((
ut32_t
)0x00000400

	)

7662 
	#SAI_xSLOTR_NBSLOT_3
 ((
ut32_t
)0x00000800

	)

7664 
	#SAI_xSLOTR_SLOTEN
 ((
ut32_t
)0xFFFF0000

	)

7667 
	#SAI_xIMR_OVRUDRIE
 ((
ut32_t
)0x00000001

	)

7668 
	#SAI_xIMR_MUTEDETIE
 ((
ut32_t
)0x00000002

	)

7669 
	#SAI_xIMR_WCKCFGIE
 ((
ut32_t
)0x00000004

	)

7670 
	#SAI_xIMR_FREQIE
 ((
ut32_t
)0x00000008

	)

7671 
	#SAI_xIMR_CNRDYIE
 ((
ut32_t
)0x00000010

	)

7672 
	#SAI_xIMR_AFSDETIE
 ((
ut32_t
)0x00000020

	)

7673 
	#SAI_xIMR_LFSDETIE
 ((
ut32_t
)0x00000040

	)

7676 
	#SAI_xSR_OVRUDR
 ((
ut32_t
)0x00000001

	)

7677 
	#SAI_xSR_MUTEDET
 ((
ut32_t
)0x00000002

	)

7678 
	#SAI_xSR_WCKCFG
 ((
ut32_t
)0x00000004

	)

7679 
	#SAI_xSR_FREQ
 ((
ut32_t
)0x00000008

	)

7680 
	#SAI_xSR_CNRDY
 ((
ut32_t
)0x00000010

	)

7681 
	#SAI_xSR_AFSDET
 ((
ut32_t
)0x00000020

	)

7682 
	#SAI_xSR_LFSDET
 ((
ut32_t
)0x00000040

	)

7684 
	#SAI_xSR_FLVL
 ((
ut32_t
)0x00070000

	)

7685 
	#SAI_xSR_FLVL_0
 ((
ut32_t
)0x00010000

	)

7686 
	#SAI_xSR_FLVL_1
 ((
ut32_t
)0x00020000

	)

7687 
	#SAI_xSR_FLVL_2
 ((
ut32_t
)0x00030000

	)

7690 
	#SAI_xCLRFR_COVRUDR
 ((
ut32_t
)0x00000001

	)

7691 
	#SAI_xCLRFR_CMUTEDET
 ((
ut32_t
)0x00000002

	)

7692 
	#SAI_xCLRFR_CWCKCFG
 ((
ut32_t
)0x00000004

	)

7693 
	#SAI_xCLRFR_CFREQ
 ((
ut32_t
)0x00000008

	)

7694 
	#SAI_xCLRFR_CCNRDY
 ((
ut32_t
)0x00000010

	)

7695 
	#SAI_xCLRFR_CAFSDET
 ((
ut32_t
)0x00000020

	)

7696 
	#SAI_xCLRFR_CLFSDET
 ((
ut32_t
)0x00000040

	)

7699 
	#SAI_xDR_DATA
 ((
ut32_t
)0xFFFFFFFF)

	)

7707 
	#SDIO_POWER_PWRCTRL
 ((
ut8_t
)0x03

	)

7708 
	#SDIO_POWER_PWRCTRL_0
 ((
ut8_t
)0x01

	)

7709 
	#SDIO_POWER_PWRCTRL_1
 ((
ut8_t
)0x02

	)

7712 
	#SDIO_CLKCR_CLKDIV
 ((
ut16_t
)0x00FF

	)

7713 
	#SDIO_CLKCR_CLKEN
 ((
ut16_t
)0x0100

	)

7714 
	#SDIO_CLKCR_PWRSAV
 ((
ut16_t
)0x0200

	)

7715 
	#SDIO_CLKCR_BYPASS
 ((
ut16_t
)0x0400

	)

7717 
	#SDIO_CLKCR_WIDBUS
 ((
ut16_t
)0x1800

	)

7718 
	#SDIO_CLKCR_WIDBUS_0
 ((
ut16_t
)0x0800

	)

7719 
	#SDIO_CLKCR_WIDBUS_1
 ((
ut16_t
)0x1000

	)

7721 
	#SDIO_CLKCR_NEGEDGE
 ((
ut16_t
)0x2000

	)

7722 
	#SDIO_CLKCR_HWFC_EN
 ((
ut16_t
)0x4000

	)

7725 
	#SDIO_ARG_CMDARG
 ((
ut32_t
)0xFFFFFFFF

	)

7728 
	#SDIO_CMD_CMDINDEX
 ((
ut16_t
)0x003F

	)

7730 
	#SDIO_CMD_WAITRESP
 ((
ut16_t
)0x00C0

	)

7731 
	#SDIO_CMD_WAITRESP_0
 ((
ut16_t
)0x0040

	)

7732 
	#SDIO_CMD_WAITRESP_1
 ((
ut16_t
)0x0080

	)

7734 
	#SDIO_CMD_WAITINT
 ((
ut16_t
)0x0100

	)

7735 
	#SDIO_CMD_WAITPEND
 ((
ut16_t
)0x0200

	)

7736 
	#SDIO_CMD_CPSMEN
 ((
ut16_t
)0x0400

	)

7737 
	#SDIO_CMD_SDIOSUSPEND
 ((
ut16_t
)0x0800

	)

7738 
	#SDIO_CMD_ENCMDCOMPL
 ((
ut16_t
)0x1000

	)

7739 
	#SDIO_CMD_NIEN
 ((
ut16_t
)0x2000

	)

7740 
	#SDIO_CMD_CEATACMD
 ((
ut16_t
)0x4000

	)

7743 
	#SDIO_RESPCMD_RESPCMD
 ((
ut8_t
)0x3F

	)

7746 
	#SDIO_RESP0_CARDSTATUS0
 ((
ut32_t
)0xFFFFFFFF

	)

7749 
	#SDIO_RESP1_CARDSTATUS1
 ((
ut32_t
)0xFFFFFFFF

	)

7752 
	#SDIO_RESP2_CARDSTATUS2
 ((
ut32_t
)0xFFFFFFFF

	)

7755 
	#SDIO_RESP3_CARDSTATUS3
 ((
ut32_t
)0xFFFFFFFF

	)

7758 
	#SDIO_RESP4_CARDSTATUS4
 ((
ut32_t
)0xFFFFFFFF

	)

7761 
	#SDIO_DTIMER_DATATIME
 ((
ut32_t
)0xFFFFFFFF

	)

7764 
	#SDIO_DLEN_DATALENGTH
 ((
ut32_t
)0x01FFFFFF

	)

7767 
	#SDIO_DCTRL_DTEN
 ((
ut16_t
)0x0001

	)

7768 
	#SDIO_DCTRL_DTDIR
 ((
ut16_t
)0x0002

	)

7769 
	#SDIO_DCTRL_DTMODE
 ((
ut16_t
)0x0004

	)

7770 
	#SDIO_DCTRL_DMAEN
 ((
ut16_t
)0x0008

	)

7772 
	#SDIO_DCTRL_DBLOCKSIZE
 ((
ut16_t
)0x00F0

	)

7773 
	#SDIO_DCTRL_DBLOCKSIZE_0
 ((
ut16_t
)0x0010

	)

7774 
	#SDIO_DCTRL_DBLOCKSIZE_1
 ((
ut16_t
)0x0020

	)

7775 
	#SDIO_DCTRL_DBLOCKSIZE_2
 ((
ut16_t
)0x0040

	)

7776 
	#SDIO_DCTRL_DBLOCKSIZE_3
 ((
ut16_t
)0x0080

	)

7778 
	#SDIO_DCTRL_RWSTART
 ((
ut16_t
)0x0100

	)

7779 
	#SDIO_DCTRL_RWSTOP
 ((
ut16_t
)0x0200

	)

7780 
	#SDIO_DCTRL_RWMOD
 ((
ut16_t
)0x0400

	)

7781 
	#SDIO_DCTRL_SDIOEN
 ((
ut16_t
)0x0800

	)

7784 
	#SDIO_DCOUNT_DATACOUNT
 ((
ut32_t
)0x01FFFFFF

	)

7787 
	#SDIO_STA_CCRCFAIL
 ((
ut32_t
)0x00000001

	)

7788 
	#SDIO_STA_DCRCFAIL
 ((
ut32_t
)0x00000002

	)

7789 
	#SDIO_STA_CTIMEOUT
 ((
ut32_t
)0x00000004

	)

7790 
	#SDIO_STA_DTIMEOUT
 ((
ut32_t
)0x00000008

	)

7791 
	#SDIO_STA_TXUNDERR
 ((
ut32_t
)0x00000010

	)

7792 
	#SDIO_STA_RXOVERR
 ((
ut32_t
)0x00000020

	)

7793 
	#SDIO_STA_CMDREND
 ((
ut32_t
)0x00000040

	)

7794 
	#SDIO_STA_CMDSENT
 ((
ut32_t
)0x00000080

	)

7795 
	#SDIO_STA_DATAEND
 ((
ut32_t
)0x00000100

	)

7796 
	#SDIO_STA_STBITERR
 ((
ut32_t
)0x00000200

	)

7797 
	#SDIO_STA_DBCKEND
 ((
ut32_t
)0x00000400

	)

7798 
	#SDIO_STA_CMDACT
 ((
ut32_t
)0x00000800

	)

7799 
	#SDIO_STA_TXACT
 ((
ut32_t
)0x00001000

	)

7800 
	#SDIO_STA_RXACT
 ((
ut32_t
)0x00002000

	)

7801 
	#SDIO_STA_TXFIFOHE
 ((
ut32_t
)0x00004000

	)

7802 
	#SDIO_STA_RXFIFOHF
 ((
ut32_t
)0x00008000

	)

7803 
	#SDIO_STA_TXFIFOF
 ((
ut32_t
)0x00010000

	)

7804 
	#SDIO_STA_RXFIFOF
 ((
ut32_t
)0x00020000

	)

7805 
	#SDIO_STA_TXFIFOE
 ((
ut32_t
)0x00040000

	)

7806 
	#SDIO_STA_RXFIFOE
 ((
ut32_t
)0x00080000

	)

7807 
	#SDIO_STA_TXDAVL
 ((
ut32_t
)0x00100000

	)

7808 
	#SDIO_STA_RXDAVL
 ((
ut32_t
)0x00200000

	)

7809 
	#SDIO_STA_SDIOIT
 ((
ut32_t
)0x00400000

	)

7810 
	#SDIO_STA_CEATAEND
 ((
ut32_t
)0x00800000

	)

7813 
	#SDIO_ICR_CCRCFAILC
 ((
ut32_t
)0x00000001

	)

7814 
	#SDIO_ICR_DCRCFAILC
 ((
ut32_t
)0x00000002

	)

7815 
	#SDIO_ICR_CTIMEOUTC
 ((
ut32_t
)0x00000004

	)

7816 
	#SDIO_ICR_DTIMEOUTC
 ((
ut32_t
)0x00000008

	)

7817 
	#SDIO_ICR_TXUNDERRC
 ((
ut32_t
)0x00000010

	)

7818 
	#SDIO_ICR_RXOVERRC
 ((
ut32_t
)0x00000020

	)

7819 
	#SDIO_ICR_CMDRENDC
 ((
ut32_t
)0x00000040

	)

7820 
	#SDIO_ICR_CMDSENTC
 ((
ut32_t
)0x00000080

	)

7821 
	#SDIO_ICR_DATAENDC
 ((
ut32_t
)0x00000100

	)

7822 
	#SDIO_ICR_STBITERRC
 ((
ut32_t
)0x00000200

	)

7823 
	#SDIO_ICR_DBCKENDC
 ((
ut32_t
)0x00000400

	)

7824 
	#SDIO_ICR_SDIOITC
 ((
ut32_t
)0x00400000

	)

7825 
	#SDIO_ICR_CEATAENDC
 ((
ut32_t
)0x00800000

	)

7828 
	#SDIO_MASK_CCRCFAILIE
 ((
ut32_t
)0x00000001

	)

7829 
	#SDIO_MASK_DCRCFAILIE
 ((
ut32_t
)0x00000002

	)

7830 
	#SDIO_MASK_CTIMEOUTIE
 ((
ut32_t
)0x00000004

	)

7831 
	#SDIO_MASK_DTIMEOUTIE
 ((
ut32_t
)0x00000008

	)

7832 
	#SDIO_MASK_TXUNDERRIE
 ((
ut32_t
)0x00000010

	)

7833 
	#SDIO_MASK_RXOVERRIE
 ((
ut32_t
)0x00000020

	)

7834 
	#SDIO_MASK_CMDRENDIE
 ((
ut32_t
)0x00000040

	)

7835 
	#SDIO_MASK_CMDSENTIE
 ((
ut32_t
)0x00000080

	)

7836 
	#SDIO_MASK_DATAENDIE
 ((
ut32_t
)0x00000100

	)

7837 
	#SDIO_MASK_STBITERRIE
 ((
ut32_t
)0x00000200

	)

7838 
	#SDIO_MASK_DBCKENDIE
 ((
ut32_t
)0x00000400

	)

7839 
	#SDIO_MASK_CMDACTIE
 ((
ut32_t
)0x00000800

	)

7840 
	#SDIO_MASK_TXACTIE
 ((
ut32_t
)0x00001000

	)

7841 
	#SDIO_MASK_RXACTIE
 ((
ut32_t
)0x00002000

	)

7842 
	#SDIO_MASK_TXFIFOHEIE
 ((
ut32_t
)0x00004000

	)

7843 
	#SDIO_MASK_RXFIFOHFIE
 ((
ut32_t
)0x00008000

	)

7844 
	#SDIO_MASK_TXFIFOFIE
 ((
ut32_t
)0x00010000

	)

7845 
	#SDIO_MASK_RXFIFOFIE
 ((
ut32_t
)0x00020000

	)

7846 
	#SDIO_MASK_TXFIFOEIE
 ((
ut32_t
)0x00040000

	)

7847 
	#SDIO_MASK_RXFIFOEIE
 ((
ut32_t
)0x00080000

	)

7848 
	#SDIO_MASK_TXDAVLIE
 ((
ut32_t
)0x00100000

	)

7849 
	#SDIO_MASK_RXDAVLIE
 ((
ut32_t
)0x00200000

	)

7850 
	#SDIO_MASK_SDIOITIE
 ((
ut32_t
)0x00400000

	)

7851 
	#SDIO_MASK_CEATAENDIE
 ((
ut32_t
)0x00800000

	)

7854 
	#SDIO_FIFOCNT_FIFOCOUNT
 ((
ut32_t
)0x00FFFFFF

	)

7857 
	#SDIO_FIFO_FIFODATA
 ((
ut32_t
)0xFFFFFFFF

	)

7865 
	#SPI_CR1_CPHA
 ((
ut16_t
)0x0001

	)

7866 
	#SPI_CR1_CPOL
 ((
ut16_t
)0x0002

	)

7867 
	#SPI_CR1_MSTR
 ((
ut16_t
)0x0004

	)

7869 
	#SPI_CR1_BR
 ((
ut16_t
)0x0038

	)

7870 
	#SPI_CR1_BR_0
 ((
ut16_t
)0x0008

	)

7871 
	#SPI_CR1_BR_1
 ((
ut16_t
)0x0010

	)

7872 
	#SPI_CR1_BR_2
 ((
ut16_t
)0x0020

	)

7874 
	#SPI_CR1_SPE
 ((
ut16_t
)0x0040

	)

7875 
	#SPI_CR1_LSBFIRST
 ((
ut16_t
)0x0080

	)

7876 
	#SPI_CR1_SSI
 ((
ut16_t
)0x0100

	)

7877 
	#SPI_CR1_SSM
 ((
ut16_t
)0x0200

	)

7878 
	#SPI_CR1_RXONLY
 ((
ut16_t
)0x0400

	)

7879 
	#SPI_CR1_DFF
 ((
ut16_t
)0x0800

	)

7880 
	#SPI_CR1_CRCNEXT
 ((
ut16_t
)0x1000

	)

7881 
	#SPI_CR1_CRCEN
 ((
ut16_t
)0x2000

	)

7882 
	#SPI_CR1_BIDIOE
 ((
ut16_t
)0x4000

	)

7883 
	#SPI_CR1_BIDIMODE
 ((
ut16_t
)0x8000

	)

7886 
	#SPI_CR2_RXDMAEN
 ((
ut8_t
)0x01

	)

7887 
	#SPI_CR2_TXDMAEN
 ((
ut8_t
)0x02

	)

7888 
	#SPI_CR2_SSOE
 ((
ut8_t
)0x04

	)

7889 
	#SPI_CR2_ERRIE
 ((
ut8_t
)0x20

	)

7890 
	#SPI_CR2_RXNEIE
 ((
ut8_t
)0x40

	)

7891 
	#SPI_CR2_TXEIE
 ((
ut8_t
)0x80

	)

7894 
	#SPI_SR_RXNE
 ((
ut8_t
)0x01

	)

7895 
	#SPI_SR_TXE
 ((
ut8_t
)0x02

	)

7896 
	#SPI_SR_CHSIDE
 ((
ut8_t
)0x04

	)

7897 
	#SPI_SR_UDR
 ((
ut8_t
)0x08

	)

7898 
	#SPI_SR_CRCERR
 ((
ut8_t
)0x10

	)

7899 
	#SPI_SR_MODF
 ((
ut8_t
)0x20

	)

7900 
	#SPI_SR_OVR
 ((
ut8_t
)0x40

	)

7901 
	#SPI_SR_BSY
 ((
ut8_t
)0x80

	)

7904 
	#SPI_DR_DR
 ((
ut16_t
)0xFFFF

	)

7907 
	#SPI_CRCPR_CRCPOLY
 ((
ut16_t
)0xFFFF

	)

7910 
	#SPI_RXCRCR_RXCRC
 ((
ut16_t
)0xFFFF

	)

7913 
	#SPI_TXCRCR_TXCRC
 ((
ut16_t
)0xFFFF

	)

7916 
	#SPI_I2SCFGR_CHLEN
 ((
ut16_t
)0x0001

	)

7918 
	#SPI_I2SCFGR_DATLEN
 ((
ut16_t
)0x0006

	)

7919 
	#SPI_I2SCFGR_DATLEN_0
 ((
ut16_t
)0x0002

	)

7920 
	#SPI_I2SCFGR_DATLEN_1
 ((
ut16_t
)0x0004

	)

7922 
	#SPI_I2SCFGR_CKPOL
 ((
ut16_t
)0x0008

	)

7924 
	#SPI_I2SCFGR_I2SSTD
 ((
ut16_t
)0x0030

	)

7925 
	#SPI_I2SCFGR_I2SSTD_0
 ((
ut16_t
)0x0010

	)

7926 
	#SPI_I2SCFGR_I2SSTD_1
 ((
ut16_t
)0x0020

	)

7928 
	#SPI_I2SCFGR_PCMSYNC
 ((
ut16_t
)0x0080

	)

7930 
	#SPI_I2SCFGR_I2SCFG
 ((
ut16_t
)0x0300

	)

7931 
	#SPI_I2SCFGR_I2SCFG_0
 ((
ut16_t
)0x0100

	)

7932 
	#SPI_I2SCFGR_I2SCFG_1
 ((
ut16_t
)0x0200

	)

7934 
	#SPI_I2SCFGR_I2SE
 ((
ut16_t
)0x0400

	)

7935 
	#SPI_I2SCFGR_I2SMOD
 ((
ut16_t
)0x0800

	)

7938 
	#SPI_I2SPR_I2SDIV
 ((
ut16_t
)0x00FF

	)

7939 
	#SPI_I2SPR_ODD
 ((
ut16_t
)0x0100

	)

7940 
	#SPI_I2SPR_MCKOE
 ((
ut16_t
)0x0200

	)

7948 
	#SYSCFG_MEMRMP_MEM_MODE
 ((
ut32_t
)0x00000007

	)

7949 
	#SYSCFG_MEMRMP_MEM_MODE_0
 ((
ut32_t
)0x00000001

	)

7950 
	#SYSCFG_MEMRMP_MEM_MODE_1
 ((
ut32_t
)0x00000002

	)

7951 
	#SYSCFG_MEMRMP_MEM_MODE_2
 ((
ut32_t
)0x00000004

	)

7953 
	#SYSCFG_MEMRMP_FB_MODE
 ((
ut32_t
)0x00000100

	)

7955 
	#SYSCFG_MEMRMP_SWP_FMC
 ((
ut32_t
)0x00000C00

	)

7956 
	#SYSCFG_MEMRMP_SWP_FMC_0
 ((
ut32_t
)0x00000400

	)

7957 
	#SYSCFG_MEMRMP_SWP_FMC_1
 ((
ut32_t
)0x00000800

	)

7961 
	#SYSCFG_PMC_ADCxDC2
 ((
ut32_t
)0x00070000

	)

7962 
	#SYSCFG_PMC_ADC1DC2
 ((
ut32_t
)0x00010000

	)

7963 
	#SYSCFG_PMC_ADC2DC2
 ((
ut32_t
)0x00020000

	)

7964 
	#SYSCFG_PMC_ADC3DC2
 ((
ut32_t
)0x00040000

	)

7966 
	#SYSCFG_PMC_MII_RMII_SEL
 ((
ut32_t
)0x00800000

	)

7968 
	#SYSCFG_PMC_MII_RMII
 
SYSCFG_PMC_MII_RMII_SEL


	)

7971 
	#SYSCFG_EXTICR1_EXTI0
 ((
ut16_t
)0x000F

	)

7972 
	#SYSCFG_EXTICR1_EXTI1
 ((
ut16_t
)0x00F0

	)

7973 
	#SYSCFG_EXTICR1_EXTI2
 ((
ut16_t
)0x0F00

	)

7974 
	#SYSCFG_EXTICR1_EXTI3
 ((
ut16_t
)0xF000

	)

7978 
	#SYSCFG_EXTICR1_EXTI0_PA
 ((
ut16_t
)0x0000

	)

7979 
	#SYSCFG_EXTICR1_EXTI0_PB
 ((
ut16_t
)0x0001

	)

7980 
	#SYSCFG_EXTICR1_EXTI0_PC
 ((
ut16_t
)0x0002

	)

7981 
	#SYSCFG_EXTICR1_EXTI0_PD
 ((
ut16_t
)0x0003

	)

7982 
	#SYSCFG_EXTICR1_EXTI0_PE
 ((
ut16_t
)0x0004

	)

7983 
	#SYSCFG_EXTICR1_EXTI0_PF
 ((
ut16_t
)0x0005

	)

7984 
	#SYSCFG_EXTICR1_EXTI0_PG
 ((
ut16_t
)0x0006

	)

7985 
	#SYSCFG_EXTICR1_EXTI0_PH
 ((
ut16_t
)0x0007

	)

7986 
	#SYSCFG_EXTICR1_EXTI0_PI
 ((
ut16_t
)0x0008

	)

7987 
	#SYSCFG_EXTICR1_EXTI0_PJ
 ((
ut16_t
)0x0009

	)

7988 
	#SYSCFG_EXTICR1_EXTI0_PK
 ((
ut16_t
)0x000A

	)

7993 
	#SYSCFG_EXTICR1_EXTI1_PA
 ((
ut16_t
)0x0000

	)

7994 
	#SYSCFG_EXTICR1_EXTI1_PB
 ((
ut16_t
)0x0010

	)

7995 
	#SYSCFG_EXTICR1_EXTI1_PC
 ((
ut16_t
)0x0020

	)

7996 
	#SYSCFG_EXTICR1_EXTI1_PD
 ((
ut16_t
)0x0030

	)

7997 
	#SYSCFG_EXTICR1_EXTI1_PE
 ((
ut16_t
)0x0040

	)

7998 
	#SYSCFG_EXTICR1_EXTI1_PF
 ((
ut16_t
)0x0050

	)

7999 
	#SYSCFG_EXTICR1_EXTI1_PG
 ((
ut16_t
)0x0060

	)

8000 
	#SYSCFG_EXTICR1_EXTI1_PH
 ((
ut16_t
)0x0070

	)

8001 
	#SYSCFG_EXTICR1_EXTI1_PI
 ((
ut16_t
)0x0080

	)

8002 
	#SYSCFG_EXTICR1_EXTI1_PJ
 ((
ut16_t
)0x0090

	)

8003 
	#SYSCFG_EXTICR1_EXTI1_PK
 ((
ut16_t
)0x00A0

	)

8008 
	#SYSCFG_EXTICR1_EXTI2_PA
 ((
ut16_t
)0x0000

	)

8009 
	#SYSCFG_EXTICR1_EXTI2_PB
 ((
ut16_t
)0x0100

	)

8010 
	#SYSCFG_EXTICR1_EXTI2_PC
 ((
ut16_t
)0x0200

	)

8011 
	#SYSCFG_EXTICR1_EXTI2_PD
 ((
ut16_t
)0x0300

	)

8012 
	#SYSCFG_EXTICR1_EXTI2_PE
 ((
ut16_t
)0x0400

	)

8013 
	#SYSCFG_EXTICR1_EXTI2_PF
 ((
ut16_t
)0x0500

	)

8014 
	#SYSCFG_EXTICR1_EXTI2_PG
 ((
ut16_t
)0x0600

	)

8015 
	#SYSCFG_EXTICR1_EXTI2_PH
 ((
ut16_t
)0x0700

	)

8016 
	#SYSCFG_EXTICR1_EXTI2_PI
 ((
ut16_t
)0x0800

	)

8017 
	#SYSCFG_EXTICR1_EXTI2_PJ
 ((
ut16_t
)0x0900

	)

8018 
	#SYSCFG_EXTICR1_EXTI2_PK
 ((
ut16_t
)0x0A00

	)

8023 
	#SYSCFG_EXTICR1_EXTI3_PA
 ((
ut16_t
)0x0000

	)

8024 
	#SYSCFG_EXTICR1_EXTI3_PB
 ((
ut16_t
)0x1000

	)

8025 
	#SYSCFG_EXTICR1_EXTI3_PC
 ((
ut16_t
)0x2000

	)

8026 
	#SYSCFG_EXTICR1_EXTI3_PD
 ((
ut16_t
)0x3000

	)

8027 
	#SYSCFG_EXTICR1_EXTI3_PE
 ((
ut16_t
)0x4000

	)

8028 
	#SYSCFG_EXTICR1_EXTI3_PF
 ((
ut16_t
)0x5000

	)

8029 
	#SYSCFG_EXTICR1_EXTI3_PG
 ((
ut16_t
)0x6000

	)

8030 
	#SYSCFG_EXTICR1_EXTI3_PH
 ((
ut16_t
)0x7000

	)

8031 
	#SYSCFG_EXTICR1_EXTI3_PI
 ((
ut16_t
)0x8000

	)

8032 
	#SYSCFG_EXTICR1_EXTI3_PJ
 ((
ut16_t
)0x9000

	)

8033 
	#SYSCFG_EXTICR1_EXTI3_PK
 ((
ut16_t
)0xA000

	)

8036 
	#SYSCFG_EXTICR2_EXTI4
 ((
ut16_t
)0x000F

	)

8037 
	#SYSCFG_EXTICR2_EXTI5
 ((
ut16_t
)0x00F0

	)

8038 
	#SYSCFG_EXTICR2_EXTI6
 ((
ut16_t
)0x0F00

	)

8039 
	#SYSCFG_EXTICR2_EXTI7
 ((
ut16_t
)0xF000

	)

8043 
	#SYSCFG_EXTICR2_EXTI4_PA
 ((
ut16_t
)0x0000

	)

8044 
	#SYSCFG_EXTICR2_EXTI4_PB
 ((
ut16_t
)0x0001

	)

8045 
	#SYSCFG_EXTICR2_EXTI4_PC
 ((
ut16_t
)0x0002

	)

8046 
	#SYSCFG_EXTICR2_EXTI4_PD
 ((
ut16_t
)0x0003

	)

8047 
	#SYSCFG_EXTICR2_EXTI4_PE
 ((
ut16_t
)0x0004

	)

8048 
	#SYSCFG_EXTICR2_EXTI4_PF
 ((
ut16_t
)0x0005

	)

8049 
	#SYSCFG_EXTICR2_EXTI4_PG
 ((
ut16_t
)0x0006

	)

8050 
	#SYSCFG_EXTICR2_EXTI4_PH
 ((
ut16_t
)0x0007

	)

8051 
	#SYSCFG_EXTICR2_EXTI4_PI
 ((
ut16_t
)0x0008

	)

8052 
	#SYSCFG_EXTICR2_EXTI4_PJ
 ((
ut16_t
)0x0009

	)

8053 
	#SYSCFG_EXTICR2_EXTI4_PK
 ((
ut16_t
)0x000A

	)

8058 
	#SYSCFG_EXTICR2_EXTI5_PA
 ((
ut16_t
)0x0000

	)

8059 
	#SYSCFG_EXTICR2_EXTI5_PB
 ((
ut16_t
)0x0010

	)

8060 
	#SYSCFG_EXTICR2_EXTI5_PC
 ((
ut16_t
)0x0020

	)

8061 
	#SYSCFG_EXTICR2_EXTI5_PD
 ((
ut16_t
)0x0030

	)

8062 
	#SYSCFG_EXTICR2_EXTI5_PE
 ((
ut16_t
)0x0040

	)

8063 
	#SYSCFG_EXTICR2_EXTI5_PF
 ((
ut16_t
)0x0050

	)

8064 
	#SYSCFG_EXTICR2_EXTI5_PG
 ((
ut16_t
)0x0060

	)

8065 
	#SYSCFG_EXTICR2_EXTI5_PH
 ((
ut16_t
)0x0070

	)

8066 
	#SYSCFG_EXTICR2_EXTI5_PI
 ((
ut16_t
)0x0080

	)

8067 
	#SYSCFG_EXTICR2_EXTI5_PJ
 ((
ut16_t
)0x0090

	)

8068 
	#SYSCFG_EXTICR2_EXTI5_PK
 ((
ut16_t
)0x00A0

	)

8073 
	#SYSCFG_EXTICR2_EXTI6_PA
 ((
ut16_t
)0x0000

	)

8074 
	#SYSCFG_EXTICR2_EXTI6_PB
 ((
ut16_t
)0x0100

	)

8075 
	#SYSCFG_EXTICR2_EXTI6_PC
 ((
ut16_t
)0x0200

	)

8076 
	#SYSCFG_EXTICR2_EXTI6_PD
 ((
ut16_t
)0x0300

	)

8077 
	#SYSCFG_EXTICR2_EXTI6_PE
 ((
ut16_t
)0x0400

	)

8078 
	#SYSCFG_EXTICR2_EXTI6_PF
 ((
ut16_t
)0x0500

	)

8079 
	#SYSCFG_EXTICR2_EXTI6_PG
 ((
ut16_t
)0x0600

	)

8080 
	#SYSCFG_EXTICR2_EXTI6_PH
 ((
ut16_t
)0x0700

	)

8081 
	#SYSCFG_EXTICR2_EXTI6_PI
 ((
ut16_t
)0x0800

	)

8082 
	#SYSCFG_EXTICR2_EXTI6_PJ
 ((
ut16_t
)0x0900

	)

8083 
	#SYSCFG_EXTICR2_EXTI6_PK
 ((
ut16_t
)0x0A00

	)

8088 
	#SYSCFG_EXTICR2_EXTI7_PA
 ((
ut16_t
)0x0000

	)

8089 
	#SYSCFG_EXTICR2_EXTI7_PB
 ((
ut16_t
)0x1000

	)

8090 
	#SYSCFG_EXTICR2_EXTI7_PC
 ((
ut16_t
)0x2000

	)

8091 
	#SYSCFG_EXTICR2_EXTI7_PD
 ((
ut16_t
)0x3000

	)

8092 
	#SYSCFG_EXTICR2_EXTI7_PE
 ((
ut16_t
)0x4000

	)

8093 
	#SYSCFG_EXTICR2_EXTI7_PF
 ((
ut16_t
)0x5000

	)

8094 
	#SYSCFG_EXTICR2_EXTI7_PG
 ((
ut16_t
)0x6000

	)

8095 
	#SYSCFG_EXTICR2_EXTI7_PH
 ((
ut16_t
)0x7000

	)

8096 
	#SYSCFG_EXTICR2_EXTI7_PI
 ((
ut16_t
)0x8000

	)

8097 
	#SYSCFG_EXTICR2_EXTI7_PJ
 ((
ut16_t
)0x9000

	)

8098 
	#SYSCFG_EXTICR2_EXTI7_PK
 ((
ut16_t
)0xA000

	)

8101 
	#SYSCFG_EXTICR3_EXTI8
 ((
ut16_t
)0x000F

	)

8102 
	#SYSCFG_EXTICR3_EXTI9
 ((
ut16_t
)0x00F0

	)

8103 
	#SYSCFG_EXTICR3_EXTI10
 ((
ut16_t
)0x0F00

	)

8104 
	#SYSCFG_EXTICR3_EXTI11
 ((
ut16_t
)0xF000

	)

8109 
	#SYSCFG_EXTICR3_EXTI8_PA
 ((
ut16_t
)0x0000

	)

8110 
	#SYSCFG_EXTICR3_EXTI8_PB
 ((
ut16_t
)0x0001

	)

8111 
	#SYSCFG_EXTICR3_EXTI8_PC
 ((
ut16_t
)0x0002

	)

8112 
	#SYSCFG_EXTICR3_EXTI8_PD
 ((
ut16_t
)0x0003

	)

8113 
	#SYSCFG_EXTICR3_EXTI8_PE
 ((
ut16_t
)0x0004

	)

8114 
	#SYSCFG_EXTICR3_EXTI8_PF
 ((
ut16_t
)0x0005

	)

8115 
	#SYSCFG_EXTICR3_EXTI8_PG
 ((
ut16_t
)0x0006

	)

8116 
	#SYSCFG_EXTICR3_EXTI8_PH
 ((
ut16_t
)0x0007

	)

8117 
	#SYSCFG_EXTICR3_EXTI8_PI
 ((
ut16_t
)0x0008

	)

8118 
	#SYSCFG_EXTICR3_EXTI8_PJ
 ((
ut16_t
)0x0009

	)

8123 
	#SYSCFG_EXTICR3_EXTI9_PA
 ((
ut16_t
)0x0000

	)

8124 
	#SYSCFG_EXTICR3_EXTI9_PB
 ((
ut16_t
)0x0010

	)

8125 
	#SYSCFG_EXTICR3_EXTI9_PC
 ((
ut16_t
)0x0020

	)

8126 
	#SYSCFG_EXTICR3_EXTI9_PD
 ((
ut16_t
)0x0030

	)

8127 
	#SYSCFG_EXTICR3_EXTI9_PE
 ((
ut16_t
)0x0040

	)

8128 
	#SYSCFG_EXTICR3_EXTI9_PF
 ((
ut16_t
)0x0050

	)

8129 
	#SYSCFG_EXTICR3_EXTI9_PG
 ((
ut16_t
)0x0060

	)

8130 
	#SYSCFG_EXTICR3_EXTI9_PH
 ((
ut16_t
)0x0070

	)

8131 
	#SYSCFG_EXTICR3_EXTI9_PI
 ((
ut16_t
)0x0080

	)

8132 
	#SYSCFG_EXTICR3_EXTI9_PJ
 ((
ut16_t
)0x0090

	)

8137 
	#SYSCFG_EXTICR3_EXTI10_PA
 ((
ut16_t
)0x0000

	)

8138 
	#SYSCFG_EXTICR3_EXTI10_PB
 ((
ut16_t
)0x0100

	)

8139 
	#SYSCFG_EXTICR3_EXTI10_PC
 ((
ut16_t
)0x0200

	)

8140 
	#SYSCFG_EXTICR3_EXTI10_PD
 ((
ut16_t
)0x0300

	)

8141 
	#SYSCFG_EXTICR3_EXTI10_PE
 ((
ut16_t
)0x0400

	)

8142 
	#SYSCFG_EXTICR3_EXTI10_PF
 ((
ut16_t
)0x0500

	)

8143 
	#SYSCFG_EXTICR3_EXTI10_PG
 ((
ut16_t
)0x0600

	)

8144 
	#SYSCFG_EXTICR3_EXTI10_PH
 ((
ut16_t
)0x0700

	)

8145 
	#SYSCFG_EXTICR3_EXTI10_PI
 ((
ut16_t
)0x0800

	)

8146 
	#SYSCFG_EXTICR3_EXTI10_PJ
 ((
ut16_t
)0x0900

	)

8151 
	#SYSCFG_EXTICR3_EXTI11_PA
 ((
ut16_t
)0x0000

	)

8152 
	#SYSCFG_EXTICR3_EXTI11_PB
 ((
ut16_t
)0x1000

	)

8153 
	#SYSCFG_EXTICR3_EXTI11_PC
 ((
ut16_t
)0x2000

	)

8154 
	#SYSCFG_EXTICR3_EXTI11_PD
 ((
ut16_t
)0x3000

	)

8155 
	#SYSCFG_EXTICR3_EXTI11_PE
 ((
ut16_t
)0x4000

	)

8156 
	#SYSCFG_EXTICR3_EXTI11_PF
 ((
ut16_t
)0x5000

	)

8157 
	#SYSCFG_EXTICR3_EXTI11_PG
 ((
ut16_t
)0x6000

	)

8158 
	#SYSCFG_EXTICR3_EXTI11_PH
 ((
ut16_t
)0x7000

	)

8159 
	#SYSCFG_EXTICR3_EXTI11_PI
 ((
ut16_t
)0x8000

	)

8160 
	#SYSCFG_EXTICR3_EXTI11_PJ
 ((
ut16_t
)0x9000

	)

8163 
	#SYSCFG_EXTICR4_EXTI12
 ((
ut16_t
)0x000F

	)

8164 
	#SYSCFG_EXTICR4_EXTI13
 ((
ut16_t
)0x00F0

	)

8165 
	#SYSCFG_EXTICR4_EXTI14
 ((
ut16_t
)0x0F00

	)

8166 
	#SYSCFG_EXTICR4_EXTI15
 ((
ut16_t
)0xF000

	)

8170 
	#SYSCFG_EXTICR4_EXTI12_PA
 ((
ut16_t
)0x0000

	)

8171 
	#SYSCFG_EXTICR4_EXTI12_PB
 ((
ut16_t
)0x0001

	)

8172 
	#SYSCFG_EXTICR4_EXTI12_PC
 ((
ut16_t
)0x0002

	)

8173 
	#SYSCFG_EXTICR4_EXTI12_PD
 ((
ut16_t
)0x0003

	)

8174 
	#SYSCFG_EXTICR4_EXTI12_PE
 ((
ut16_t
)0x0004

	)

8175 
	#SYSCFG_EXTICR4_EXTI12_PF
 ((
ut16_t
)0x0005

	)

8176 
	#SYSCFG_EXTICR4_EXTI12_PG
 ((
ut16_t
)0x0006

	)

8177 
	#SYSCFG_EXTICR4_EXTI12_PH
 ((
ut16_t
)0x0007

	)

8178 
	#SYSCFG_EXTICR4_EXTI12_PI
 ((
ut16_t
)0x0008

	)

8179 
	#SYSCFG_EXTICR4_EXTI12_PJ
 ((
ut16_t
)0x0009

	)

8184 
	#SYSCFG_EXTICR4_EXTI13_PA
 ((
ut16_t
)0x0000

	)

8185 
	#SYSCFG_EXTICR4_EXTI13_PB
 ((
ut16_t
)0x0010

	)

8186 
	#SYSCFG_EXTICR4_EXTI13_PC
 ((
ut16_t
)0x0020

	)

8187 
	#SYSCFG_EXTICR4_EXTI13_PD
 ((
ut16_t
)0x0030

	)

8188 
	#SYSCFG_EXTICR4_EXTI13_PE
 ((
ut16_t
)0x0040

	)

8189 
	#SYSCFG_EXTICR4_EXTI13_PF
 ((
ut16_t
)0x0050

	)

8190 
	#SYSCFG_EXTICR4_EXTI13_PG
 ((
ut16_t
)0x0060

	)

8191 
	#SYSCFG_EXTICR4_EXTI13_PH
 ((
ut16_t
)0x0070

	)

8192 
	#SYSCFG_EXTICR4_EXTI13_PI
 ((
ut16_t
)0x0008

	)

8193 
	#SYSCFG_EXTICR4_EXTI13_PJ
 ((
ut16_t
)0x0009

	)

8198 
	#SYSCFG_EXTICR4_EXTI14_PA
 ((
ut16_t
)0x0000

	)

8199 
	#SYSCFG_EXTICR4_EXTI14_PB
 ((
ut16_t
)0x0100

	)

8200 
	#SYSCFG_EXTICR4_EXTI14_PC
 ((
ut16_t
)0x0200

	)

8201 
	#SYSCFG_EXTICR4_EXTI14_PD
 ((
ut16_t
)0x0300

	)

8202 
	#SYSCFG_EXTICR4_EXTI14_PE
 ((
ut16_t
)0x0400

	)

8203 
	#SYSCFG_EXTICR4_EXTI14_PF
 ((
ut16_t
)0x0500

	)

8204 
	#SYSCFG_EXTICR4_EXTI14_PG
 ((
ut16_t
)0x0600

	)

8205 
	#SYSCFG_EXTICR4_EXTI14_PH
 ((
ut16_t
)0x0700

	)

8206 
	#SYSCFG_EXTICR4_EXTI14_PI
 ((
ut16_t
)0x0800

	)

8207 
	#SYSCFG_EXTICR4_EXTI14_PJ
 ((
ut16_t
)0x0900

	)

8212 
	#SYSCFG_EXTICR4_EXTI15_PA
 ((
ut16_t
)0x0000

	)

8213 
	#SYSCFG_EXTICR4_EXTI15_PB
 ((
ut16_t
)0x1000

	)

8214 
	#SYSCFG_EXTICR4_EXTI15_PC
 ((
ut16_t
)0x2000

	)

8215 
	#SYSCFG_EXTICR4_EXTI15_PD
 ((
ut16_t
)0x3000

	)

8216 
	#SYSCFG_EXTICR4_EXTI15_PE
 ((
ut16_t
)0x4000

	)

8217 
	#SYSCFG_EXTICR4_EXTI15_PF
 ((
ut16_t
)0x5000

	)

8218 
	#SYSCFG_EXTICR4_EXTI15_PG
 ((
ut16_t
)0x6000

	)

8219 
	#SYSCFG_EXTICR4_EXTI15_PH
 ((
ut16_t
)0x7000

	)

8220 
	#SYSCFG_EXTICR4_EXTI15_PI
 ((
ut16_t
)0x8000

	)

8221 
	#SYSCFG_EXTICR4_EXTI15_PJ
 ((
ut16_t
)0x9000

	)

8224 
	#SYSCFG_CMPCR_CMP_PD
 ((
ut32_t
)0x00000001

	)

8225 
	#SYSCFG_CMPCR_READY
 ((
ut32_t
)0x00000100

	)

8233 
	#TIM_CR1_CEN
 ((
ut16_t
)0x0001

	)

8234 
	#TIM_CR1_UDIS
 ((
ut16_t
)0x0002

	)

8235 
	#TIM_CR1_URS
 ((
ut16_t
)0x0004

	)

8236 
	#TIM_CR1_OPM
 ((
ut16_t
)0x0008

	)

8237 
	#TIM_CR1_DIR
 ((
ut16_t
)0x0010

	)

8239 
	#TIM_CR1_CMS
 ((
ut16_t
)0x0060

	)

8240 
	#TIM_CR1_CMS_0
 ((
ut16_t
)0x0020

	)

8241 
	#TIM_CR1_CMS_1
 ((
ut16_t
)0x0040

	)

8243 
	#TIM_CR1_ARPE
 ((
ut16_t
)0x0080

	)

8245 
	#TIM_CR1_CKD
 ((
ut16_t
)0x0300

	)

8246 
	#TIM_CR1_CKD_0
 ((
ut16_t
)0x0100

	)

8247 
	#TIM_CR1_CKD_1
 ((
ut16_t
)0x0200

	)

8250 
	#TIM_CR2_CCPC
 ((
ut16_t
)0x0001

	)

8251 
	#TIM_CR2_CCUS
 ((
ut16_t
)0x0004

	)

8252 
	#TIM_CR2_CCDS
 ((
ut16_t
)0x0008

	)

8254 
	#TIM_CR2_MMS
 ((
ut16_t
)0x0070

	)

8255 
	#TIM_CR2_MMS_0
 ((
ut16_t
)0x0010

	)

8256 
	#TIM_CR2_MMS_1
 ((
ut16_t
)0x0020

	)

8257 
	#TIM_CR2_MMS_2
 ((
ut16_t
)0x0040

	)

8259 
	#TIM_CR2_TI1S
 ((
ut16_t
)0x0080

	)

8260 
	#TIM_CR2_OIS1
 ((
ut16_t
)0x0100

	)

8261 
	#TIM_CR2_OIS1N
 ((
ut16_t
)0x0200

	)

8262 
	#TIM_CR2_OIS2
 ((
ut16_t
)0x0400

	)

8263 
	#TIM_CR2_OIS2N
 ((
ut16_t
)0x0800

	)

8264 
	#TIM_CR2_OIS3
 ((
ut16_t
)0x1000

	)

8265 
	#TIM_CR2_OIS3N
 ((
ut16_t
)0x2000

	)

8266 
	#TIM_CR2_OIS4
 ((
ut16_t
)0x4000

	)

8269 
	#TIM_SMCR_SMS
 ((
ut16_t
)0x0007

	)

8270 
	#TIM_SMCR_SMS_0
 ((
ut16_t
)0x0001

	)

8271 
	#TIM_SMCR_SMS_1
 ((
ut16_t
)0x0002

	)

8272 
	#TIM_SMCR_SMS_2
 ((
ut16_t
)0x0004

	)

8274 
	#TIM_SMCR_TS
 ((
ut16_t
)0x0070

	)

8275 
	#TIM_SMCR_TS_0
 ((
ut16_t
)0x0010

	)

8276 
	#TIM_SMCR_TS_1
 ((
ut16_t
)0x0020

	)

8277 
	#TIM_SMCR_TS_2
 ((
ut16_t
)0x0040

	)

8279 
	#TIM_SMCR_MSM
 ((
ut16_t
)0x0080

	)

8281 
	#TIM_SMCR_ETF
 ((
ut16_t
)0x0F00

	)

8282 
	#TIM_SMCR_ETF_0
 ((
ut16_t
)0x0100

	)

8283 
	#TIM_SMCR_ETF_1
 ((
ut16_t
)0x0200

	)

8284 
	#TIM_SMCR_ETF_2
 ((
ut16_t
)0x0400

	)

8285 
	#TIM_SMCR_ETF_3
 ((
ut16_t
)0x0800

	)

8287 
	#TIM_SMCR_ETPS
 ((
ut16_t
)0x3000

	)

8288 
	#TIM_SMCR_ETPS_0
 ((
ut16_t
)0x1000

	)

8289 
	#TIM_SMCR_ETPS_1
 ((
ut16_t
)0x2000

	)

8291 
	#TIM_SMCR_ECE
 ((
ut16_t
)0x4000

	)

8292 
	#TIM_SMCR_ETP
 ((
ut16_t
)0x8000

	)

8295 
	#TIM_DIER_UIE
 ((
ut16_t
)0x0001

	)

8296 
	#TIM_DIER_CC1IE
 ((
ut16_t
)0x0002

	)

8297 
	#TIM_DIER_CC2IE
 ((
ut16_t
)0x0004

	)

8298 
	#TIM_DIER_CC3IE
 ((
ut16_t
)0x0008

	)

8299 
	#TIM_DIER_CC4IE
 ((
ut16_t
)0x0010

	)

8300 
	#TIM_DIER_COMIE
 ((
ut16_t
)0x0020

	)

8301 
	#TIM_DIER_TIE
 ((
ut16_t
)0x0040

	)

8302 
	#TIM_DIER_BIE
 ((
ut16_t
)0x0080

	)

8303 
	#TIM_DIER_UDE
 ((
ut16_t
)0x0100

	)

8304 
	#TIM_DIER_CC1DE
 ((
ut16_t
)0x0200

	)

8305 
	#TIM_DIER_CC2DE
 ((
ut16_t
)0x0400

	)

8306 
	#TIM_DIER_CC3DE
 ((
ut16_t
)0x0800

	)

8307 
	#TIM_DIER_CC4DE
 ((
ut16_t
)0x1000

	)

8308 
	#TIM_DIER_COMDE
 ((
ut16_t
)0x2000

	)

8309 
	#TIM_DIER_TDE
 ((
ut16_t
)0x4000

	)

8312 
	#TIM_SR_UIF
 ((
ut16_t
)0x0001

	)

8313 
	#TIM_SR_CC1IF
 ((
ut16_t
)0x0002

	)

8314 
	#TIM_SR_CC2IF
 ((
ut16_t
)0x0004

	)

8315 
	#TIM_SR_CC3IF
 ((
ut16_t
)0x0008

	)

8316 
	#TIM_SR_CC4IF
 ((
ut16_t
)0x0010

	)

8317 
	#TIM_SR_COMIF
 ((
ut16_t
)0x0020

	)

8318 
	#TIM_SR_TIF
 ((
ut16_t
)0x0040

	)

8319 
	#TIM_SR_BIF
 ((
ut16_t
)0x0080

	)

8320 
	#TIM_SR_CC1OF
 ((
ut16_t
)0x0200

	)

8321 
	#TIM_SR_CC2OF
 ((
ut16_t
)0x0400

	)

8322 
	#TIM_SR_CC3OF
 ((
ut16_t
)0x0800

	)

8323 
	#TIM_SR_CC4OF
 ((
ut16_t
)0x1000

	)

8326 
	#TIM_EGR_UG
 ((
ut8_t
)0x01

	)

8327 
	#TIM_EGR_CC1G
 ((
ut8_t
)0x02

	)

8328 
	#TIM_EGR_CC2G
 ((
ut8_t
)0x04

	)

8329 
	#TIM_EGR_CC3G
 ((
ut8_t
)0x08

	)

8330 
	#TIM_EGR_CC4G
 ((
ut8_t
)0x10

	)

8331 
	#TIM_EGR_COMG
 ((
ut8_t
)0x20

	)

8332 
	#TIM_EGR_TG
 ((
ut8_t
)0x40

	)

8333 
	#TIM_EGR_BG
 ((
ut8_t
)0x80

	)

8336 
	#TIM_CCMR1_CC1S
 ((
ut16_t
)0x0003

	)

8337 
	#TIM_CCMR1_CC1S_0
 ((
ut16_t
)0x0001

	)

8338 
	#TIM_CCMR1_CC1S_1
 ((
ut16_t
)0x0002

	)

8340 
	#TIM_CCMR1_OC1FE
 ((
ut16_t
)0x0004

	)

8341 
	#TIM_CCMR1_OC1PE
 ((
ut16_t
)0x0008

	)

8343 
	#TIM_CCMR1_OC1M
 ((
ut16_t
)0x0070

	)

8344 
	#TIM_CCMR1_OC1M_0
 ((
ut16_t
)0x0010

	)

8345 
	#TIM_CCMR1_OC1M_1
 ((
ut16_t
)0x0020

	)

8346 
	#TIM_CCMR1_OC1M_2
 ((
ut16_t
)0x0040

	)

8348 
	#TIM_CCMR1_OC1CE
 ((
ut16_t
)0x0080

	)

8350 
	#TIM_CCMR1_CC2S
 ((
ut16_t
)0x0300

	)

8351 
	#TIM_CCMR1_CC2S_0
 ((
ut16_t
)0x0100

	)

8352 
	#TIM_CCMR1_CC2S_1
 ((
ut16_t
)0x0200

	)

8354 
	#TIM_CCMR1_OC2FE
 ((
ut16_t
)0x0400

	)

8355 
	#TIM_CCMR1_OC2PE
 ((
ut16_t
)0x0800

	)

8357 
	#TIM_CCMR1_OC2M
 ((
ut16_t
)0x7000

	)

8358 
	#TIM_CCMR1_OC2M_0
 ((
ut16_t
)0x1000

	)

8359 
	#TIM_CCMR1_OC2M_1
 ((
ut16_t
)0x2000

	)

8360 
	#TIM_CCMR1_OC2M_2
 ((
ut16_t
)0x4000

	)

8362 
	#TIM_CCMR1_OC2CE
 ((
ut16_t
)0x8000

	)

8366 
	#TIM_CCMR1_IC1PSC
 ((
ut16_t
)0x000C

	)

8367 
	#TIM_CCMR1_IC1PSC_0
 ((
ut16_t
)0x0004

	)

8368 
	#TIM_CCMR1_IC1PSC_1
 ((
ut16_t
)0x0008

	)

8370 
	#TIM_CCMR1_IC1F
 ((
ut16_t
)0x00F0

	)

8371 
	#TIM_CCMR1_IC1F_0
 ((
ut16_t
)0x0010

	)

8372 
	#TIM_CCMR1_IC1F_1
 ((
ut16_t
)0x0020

	)

8373 
	#TIM_CCMR1_IC1F_2
 ((
ut16_t
)0x0040

	)

8374 
	#TIM_CCMR1_IC1F_3
 ((
ut16_t
)0x0080

	)

8376 
	#TIM_CCMR1_IC2PSC
 ((
ut16_t
)0x0C00

	)

8377 
	#TIM_CCMR1_IC2PSC_0
 ((
ut16_t
)0x0400

	)

8378 
	#TIM_CCMR1_IC2PSC_1
 ((
ut16_t
)0x0800

	)

8380 
	#TIM_CCMR1_IC2F
 ((
ut16_t
)0xF000

	)

8381 
	#TIM_CCMR1_IC2F_0
 ((
ut16_t
)0x1000

	)

8382 
	#TIM_CCMR1_IC2F_1
 ((
ut16_t
)0x2000

	)

8383 
	#TIM_CCMR1_IC2F_2
 ((
ut16_t
)0x4000

	)

8384 
	#TIM_CCMR1_IC2F_3
 ((
ut16_t
)0x8000

	)

8387 
	#TIM_CCMR2_CC3S
 ((
ut16_t
)0x0003

	)

8388 
	#TIM_CCMR2_CC3S_0
 ((
ut16_t
)0x0001

	)

8389 
	#TIM_CCMR2_CC3S_1
 ((
ut16_t
)0x0002

	)

8391 
	#TIM_CCMR2_OC3FE
 ((
ut16_t
)0x0004

	)

8392 
	#TIM_CCMR2_OC3PE
 ((
ut16_t
)0x0008

	)

8394 
	#TIM_CCMR2_OC3M
 ((
ut16_t
)0x0070

	)

8395 
	#TIM_CCMR2_OC3M_0
 ((
ut16_t
)0x0010

	)

8396 
	#TIM_CCMR2_OC3M_1
 ((
ut16_t
)0x0020

	)

8397 
	#TIM_CCMR2_OC3M_2
 ((
ut16_t
)0x0040

	)

8399 
	#TIM_CCMR2_OC3CE
 ((
ut16_t
)0x0080

	)

8401 
	#TIM_CCMR2_CC4S
 ((
ut16_t
)0x0300

	)

8402 
	#TIM_CCMR2_CC4S_0
 ((
ut16_t
)0x0100

	)

8403 
	#TIM_CCMR2_CC4S_1
 ((
ut16_t
)0x0200

	)

8405 
	#TIM_CCMR2_OC4FE
 ((
ut16_t
)0x0400

	)

8406 
	#TIM_CCMR2_OC4PE
 ((
ut16_t
)0x0800

	)

8408 
	#TIM_CCMR2_OC4M
 ((
ut16_t
)0x7000

	)

8409 
	#TIM_CCMR2_OC4M_0
 ((
ut16_t
)0x1000

	)

8410 
	#TIM_CCMR2_OC4M_1
 ((
ut16_t
)0x2000

	)

8411 
	#TIM_CCMR2_OC4M_2
 ((
ut16_t
)0x4000

	)

8413 
	#TIM_CCMR2_OC4CE
 ((
ut16_t
)0x8000

	)

8417 
	#TIM_CCMR2_IC3PSC
 ((
ut16_t
)0x000C

	)

8418 
	#TIM_CCMR2_IC3PSC_0
 ((
ut16_t
)0x0004

	)

8419 
	#TIM_CCMR2_IC3PSC_1
 ((
ut16_t
)0x0008

	)

8421 
	#TIM_CCMR2_IC3F
 ((
ut16_t
)0x00F0

	)

8422 
	#TIM_CCMR2_IC3F_0
 ((
ut16_t
)0x0010

	)

8423 
	#TIM_CCMR2_IC3F_1
 ((
ut16_t
)0x0020

	)

8424 
	#TIM_CCMR2_IC3F_2
 ((
ut16_t
)0x0040

	)

8425 
	#TIM_CCMR2_IC3F_3
 ((
ut16_t
)0x0080

	)

8427 
	#TIM_CCMR2_IC4PSC
 ((
ut16_t
)0x0C00

	)

8428 
	#TIM_CCMR2_IC4PSC_0
 ((
ut16_t
)0x0400

	)

8429 
	#TIM_CCMR2_IC4PSC_1
 ((
ut16_t
)0x0800

	)

8431 
	#TIM_CCMR2_IC4F
 ((
ut16_t
)0xF000

	)

8432 
	#TIM_CCMR2_IC4F_0
 ((
ut16_t
)0x1000

	)

8433 
	#TIM_CCMR2_IC4F_1
 ((
ut16_t
)0x2000

	)

8434 
	#TIM_CCMR2_IC4F_2
 ((
ut16_t
)0x4000

	)

8435 
	#TIM_CCMR2_IC4F_3
 ((
ut16_t
)0x8000

	)

8438 
	#TIM_CCER_CC1E
 ((
ut16_t
)0x0001

	)

8439 
	#TIM_CCER_CC1P
 ((
ut16_t
)0x0002

	)

8440 
	#TIM_CCER_CC1NE
 ((
ut16_t
)0x0004

	)

8441 
	#TIM_CCER_CC1NP
 ((
ut16_t
)0x0008

	)

8442 
	#TIM_CCER_CC2E
 ((
ut16_t
)0x0010

	)

8443 
	#TIM_CCER_CC2P
 ((
ut16_t
)0x0020

	)

8444 
	#TIM_CCER_CC2NE
 ((
ut16_t
)0x0040

	)

8445 
	#TIM_CCER_CC2NP
 ((
ut16_t
)0x0080

	)

8446 
	#TIM_CCER_CC3E
 ((
ut16_t
)0x0100

	)

8447 
	#TIM_CCER_CC3P
 ((
ut16_t
)0x0200

	)

8448 
	#TIM_CCER_CC3NE
 ((
ut16_t
)0x0400

	)

8449 
	#TIM_CCER_CC3NP
 ((
ut16_t
)0x0800

	)

8450 
	#TIM_CCER_CC4E
 ((
ut16_t
)0x1000

	)

8451 
	#TIM_CCER_CC4P
 ((
ut16_t
)0x2000

	)

8452 
	#TIM_CCER_CC4NP
 ((
ut16_t
)0x8000

	)

8455 
	#TIM_CNT_CNT
 ((
ut16_t
)0xFFFF

	)

8458 
	#TIM_PSC_PSC
 ((
ut16_t
)0xFFFF

	)

8461 
	#TIM_ARR_ARR
 ((
ut16_t
)0xFFFF

	)

8464 
	#TIM_RCR_REP
 ((
ut8_t
)0xFF

	)

8467 
	#TIM_CCR1_CCR1
 ((
ut16_t
)0xFFFF

	)

8470 
	#TIM_CCR2_CCR2
 ((
ut16_t
)0xFFFF

	)

8473 
	#TIM_CCR3_CCR3
 ((
ut16_t
)0xFFFF

	)

8476 
	#TIM_CCR4_CCR4
 ((
ut16_t
)0xFFFF

	)

8479 
	#TIM_BDTR_DTG
 ((
ut16_t
)0x00FF

	)

8480 
	#TIM_BDTR_DTG_0
 ((
ut16_t
)0x0001

	)

8481 
	#TIM_BDTR_DTG_1
 ((
ut16_t
)0x0002

	)

8482 
	#TIM_BDTR_DTG_2
 ((
ut16_t
)0x0004

	)

8483 
	#TIM_BDTR_DTG_3
 ((
ut16_t
)0x0008

	)

8484 
	#TIM_BDTR_DTG_4
 ((
ut16_t
)0x0010

	)

8485 
	#TIM_BDTR_DTG_5
 ((
ut16_t
)0x0020

	)

8486 
	#TIM_BDTR_DTG_6
 ((
ut16_t
)0x0040

	)

8487 
	#TIM_BDTR_DTG_7
 ((
ut16_t
)0x0080

	)

8489 
	#TIM_BDTR_LOCK
 ((
ut16_t
)0x0300

	)

8490 
	#TIM_BDTR_LOCK_0
 ((
ut16_t
)0x0100

	)

8491 
	#TIM_BDTR_LOCK_1
 ((
ut16_t
)0x0200

	)

8493 
	#TIM_BDTR_OSSI
 ((
ut16_t
)0x0400

	)

8494 
	#TIM_BDTR_OSSR
 ((
ut16_t
)0x0800

	)

8495 
	#TIM_BDTR_BKE
 ((
ut16_t
)0x1000

	)

8496 
	#TIM_BDTR_BKP
 ((
ut16_t
)0x2000

	)

8497 
	#TIM_BDTR_AOE
 ((
ut16_t
)0x4000

	)

8498 
	#TIM_BDTR_MOE
 ((
ut16_t
)0x8000

	)

8501 
	#TIM_DCR_DBA
 ((
ut16_t
)0x001F

	)

8502 
	#TIM_DCR_DBA_0
 ((
ut16_t
)0x0001

	)

8503 
	#TIM_DCR_DBA_1
 ((
ut16_t
)0x0002

	)

8504 
	#TIM_DCR_DBA_2
 ((
ut16_t
)0x0004

	)

8505 
	#TIM_DCR_DBA_3
 ((
ut16_t
)0x0008

	)

8506 
	#TIM_DCR_DBA_4
 ((
ut16_t
)0x0010

	)

8508 
	#TIM_DCR_DBL
 ((
ut16_t
)0x1F00

	)

8509 
	#TIM_DCR_DBL_0
 ((
ut16_t
)0x0100

	)

8510 
	#TIM_DCR_DBL_1
 ((
ut16_t
)0x0200

	)

8511 
	#TIM_DCR_DBL_2
 ((
ut16_t
)0x0400

	)

8512 
	#TIM_DCR_DBL_3
 ((
ut16_t
)0x0800

	)

8513 
	#TIM_DCR_DBL_4
 ((
ut16_t
)0x1000

	)

8516 
	#TIM_DMAR_DMAB
 ((
ut16_t
)0xFFFF

	)

8519 
	#TIM_OR_TI4_RMP
 ((
ut16_t
)0x00C0

	)

8520 
	#TIM_OR_TI4_RMP_0
 ((
ut16_t
)0x0040

	)

8521 
	#TIM_OR_TI4_RMP_1
 ((
ut16_t
)0x0080

	)

8522 
	#TIM_OR_ITR1_RMP
 ((
ut16_t
)0x0C00

	)

8523 
	#TIM_OR_ITR1_RMP_0
 ((
ut16_t
)0x0400

	)

8524 
	#TIM_OR_ITR1_RMP_1
 ((
ut16_t
)0x0800

	)

8533 
	#USART_SR_PE
 ((
ut16_t
)0x0001

	)

8534 
	#USART_SR_FE
 ((
ut16_t
)0x0002

	)

8535 
	#USART_SR_NE
 ((
ut16_t
)0x0004

	)

8536 
	#USART_SR_ORE
 ((
ut16_t
)0x0008

	)

8537 
	#USART_SR_IDLE
 ((
ut16_t
)0x0010

	)

8538 
	#USART_SR_RXNE
 ((
ut16_t
)0x0020

	)

8539 
	#USART_SR_TC
 ((
ut16_t
)0x0040

	)

8540 
	#USART_SR_TXE
 ((
ut16_t
)0x0080

	)

8541 
	#USART_SR_LBD
 ((
ut16_t
)0x0100

	)

8542 
	#USART_SR_CTS
 ((
ut16_t
)0x0200

	)

8545 
	#USART_DR_DR
 ((
ut16_t
)0x01FF

	)

8548 
	#USART_BRR_DIV_Fi
 ((
ut16_t
)0x000F

	)

8549 
	#USART_BRR_DIV_Mtis
 ((
ut16_t
)0xFFF0

	)

8552 
	#USART_CR1_SBK
 ((
ut16_t
)0x0001

	)

8553 
	#USART_CR1_RWU
 ((
ut16_t
)0x0002

	)

8554 
	#USART_CR1_RE
 ((
ut16_t
)0x0004

	)

8555 
	#USART_CR1_TE
 ((
ut16_t
)0x0008

	)

8556 
	#USART_CR1_IDLEIE
 ((
ut16_t
)0x0010

	)

8557 
	#USART_CR1_RXNEIE
 ((
ut16_t
)0x0020

	)

8558 
	#USART_CR1_TCIE
 ((
ut16_t
)0x0040

	)

8559 
	#USART_CR1_TXEIE
 ((
ut16_t
)0x0080

	)

8560 
	#USART_CR1_PEIE
 ((
ut16_t
)0x0100

	)

8561 
	#USART_CR1_PS
 ((
ut16_t
)0x0200

	)

8562 
	#USART_CR1_PCE
 ((
ut16_t
)0x0400

	)

8563 
	#USART_CR1_WAKE
 ((
ut16_t
)0x0800

	)

8564 
	#USART_CR1_M
 ((
ut16_t
)0x1000

	)

8565 
	#USART_CR1_UE
 ((
ut16_t
)0x2000

	)

8566 
	#USART_CR1_OVER8
 ((
ut16_t
)0x8000

	)

8569 
	#USART_CR2_ADD
 ((
ut16_t
)0x000F

	)

8570 
	#USART_CR2_LBDL
 ((
ut16_t
)0x0020

	)

8571 
	#USART_CR2_LBDIE
 ((
ut16_t
)0x0040

	)

8572 
	#USART_CR2_LBCL
 ((
ut16_t
)0x0100

	)

8573 
	#USART_CR2_CPHA
 ((
ut16_t
)0x0200

	)

8574 
	#USART_CR2_CPOL
 ((
ut16_t
)0x0400

	)

8575 
	#USART_CR2_CLKEN
 ((
ut16_t
)0x0800

	)

8577 
	#USART_CR2_STOP
 ((
ut16_t
)0x3000

	)

8578 
	#USART_CR2_STOP_0
 ((
ut16_t
)0x1000

	)

8579 
	#USART_CR2_STOP_1
 ((
ut16_t
)0x2000

	)

8581 
	#USART_CR2_LINEN
 ((
ut16_t
)0x4000

	)

8584 
	#USART_CR3_EIE
 ((
ut16_t
)0x0001

	)

8585 
	#USART_CR3_IREN
 ((
ut16_t
)0x0002

	)

8586 
	#USART_CR3_IRLP
 ((
ut16_t
)0x0004

	)

8587 
	#USART_CR3_HDSEL
 ((
ut16_t
)0x0008

	)

8588 
	#USART_CR3_NACK
 ((
ut16_t
)0x0010

	)

8589 
	#USART_CR3_SCEN
 ((
ut16_t
)0x0020

	)

8590 
	#USART_CR3_DMAR
 ((
ut16_t
)0x0040

	)

8591 
	#USART_CR3_DMAT
 ((
ut16_t
)0x0080

	)

8592 
	#USART_CR3_RTSE
 ((
ut16_t
)0x0100

	)

8593 
	#USART_CR3_CTSE
 ((
ut16_t
)0x0200

	)

8594 
	#USART_CR3_CTSIE
 ((
ut16_t
)0x0400

	)

8595 
	#USART_CR3_ONEBIT
 ((
ut16_t
)0x0800

	)

8598 
	#USART_GTPR_PSC
 ((
ut16_t
)0x00FF

	)

8599 
	#USART_GTPR_PSC_0
 ((
ut16_t
)0x0001

	)

8600 
	#USART_GTPR_PSC_1
 ((
ut16_t
)0x0002

	)

8601 
	#USART_GTPR_PSC_2
 ((
ut16_t
)0x0004

	)

8602 
	#USART_GTPR_PSC_3
 ((
ut16_t
)0x0008

	)

8603 
	#USART_GTPR_PSC_4
 ((
ut16_t
)0x0010

	)

8604 
	#USART_GTPR_PSC_5
 ((
ut16_t
)0x0020

	)

8605 
	#USART_GTPR_PSC_6
 ((
ut16_t
)0x0040

	)

8606 
	#USART_GTPR_PSC_7
 ((
ut16_t
)0x0080

	)

8608 
	#USART_GTPR_GT
 ((
ut16_t
)0xFF00

	)

8616 
	#WWDG_CR_T
 ((
ut8_t
)0x7F

	)

8617 
	#WWDG_CR_T0
 ((
ut8_t
)0x01

	)

8618 
	#WWDG_CR_T1
 ((
ut8_t
)0x02

	)

8619 
	#WWDG_CR_T2
 ((
ut8_t
)0x04

	)

8620 
	#WWDG_CR_T3
 ((
ut8_t
)0x08

	)

8621 
	#WWDG_CR_T4
 ((
ut8_t
)0x10

	)

8622 
	#WWDG_CR_T5
 ((
ut8_t
)0x20

	)

8623 
	#WWDG_CR_T6
 ((
ut8_t
)0x40

	)

8625 
	#WWDG_CR_WDGA
 ((
ut8_t
)0x80

	)

8628 
	#WWDG_CFR_W
 ((
ut16_t
)0x007F

	)

8629 
	#WWDG_CFR_W0
 ((
ut16_t
)0x0001

	)

8630 
	#WWDG_CFR_W1
 ((
ut16_t
)0x0002

	)

8631 
	#WWDG_CFR_W2
 ((
ut16_t
)0x0004

	)

8632 
	#WWDG_CFR_W3
 ((
ut16_t
)0x0008

	)

8633 
	#WWDG_CFR_W4
 ((
ut16_t
)0x0010

	)

8634 
	#WWDG_CFR_W5
 ((
ut16_t
)0x0020

	)

8635 
	#WWDG_CFR_W6
 ((
ut16_t
)0x0040

	)

8637 
	#WWDG_CFR_WDGTB
 ((
ut16_t
)0x0180

	)

8638 
	#WWDG_CFR_WDGTB0
 ((
ut16_t
)0x0080

	)

8639 
	#WWDG_CFR_WDGTB1
 ((
ut16_t
)0x0100

	)

8641 
	#WWDG_CFR_EWI
 ((
ut16_t
)0x0200

	)

8644 
	#WWDG_SR_EWIF
 ((
ut8_t
)0x01

	)

8653 
	#DBGMCU_IDCODE_DEV_ID
 ((
ut32_t
)0x00000FFF)

	)

8654 
	#DBGMCU_IDCODE_REV_ID
 ((
ut32_t
)0xFFFF0000)

	)

8657 
	#DBGMCU_CR_DBG_SLEEP
 ((
ut32_t
)0x00000001)

	)

8658 
	#DBGMCU_CR_DBG_STOP
 ((
ut32_t
)0x00000002)

	)

8659 
	#DBGMCU_CR_DBG_STANDBY
 ((
ut32_t
)0x00000004)

	)

8660 
	#DBGMCU_CR_TRACE_IOEN
 ((
ut32_t
)0x00000020)

	)

8662 
	#DBGMCU_CR_TRACE_MODE
 ((
ut32_t
)0x000000C0)

	)

8663 
	#DBGMCU_CR_TRACE_MODE_0
 ((
ut32_t
)0x00000040)

	)

8664 
	#DBGMCU_CR_TRACE_MODE_1
 ((
ut32_t
)0x00000080)

	)

8667 
	#DBGMCU_APB1_FZ_DBG_TIM2_STOP
 ((
ut32_t
)0x00000001)

	)

8668 
	#DBGMCU_APB1_FZ_DBG_TIM3_STOP
 ((
ut32_t
)0x00000002)

	)

8669 
	#DBGMCU_APB1_FZ_DBG_TIM4_STOP
 ((
ut32_t
)0x00000004)

	)

8670 
	#DBGMCU_APB1_FZ_DBG_TIM5_STOP
 ((
ut32_t
)0x00000008)

	)

8671 
	#DBGMCU_APB1_FZ_DBG_TIM6_STOP
 ((
ut32_t
)0x00000010)

	)

8672 
	#DBGMCU_APB1_FZ_DBG_TIM7_STOP
 ((
ut32_t
)0x00000020)

	)

8673 
	#DBGMCU_APB1_FZ_DBG_TIM12_STOP
 ((
ut32_t
)0x00000040)

	)

8674 
	#DBGMCU_APB1_FZ_DBG_TIM13_STOP
 ((
ut32_t
)0x00000080)

	)

8675 
	#DBGMCU_APB1_FZ_DBG_TIM14_STOP
 ((
ut32_t
)0x00000100)

	)

8676 
	#DBGMCU_APB1_FZ_DBG_RTC_STOP
 ((
ut32_t
)0x00000400)

	)

8677 
	#DBGMCU_APB1_FZ_DBG_WWDG_STOP
 ((
ut32_t
)0x00000800)

	)

8678 
	#DBGMCU_APB1_FZ_DBG_IWDG_STOP
 ((
ut32_t
)0x00001000)

	)

8679 
	#DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT
 ((
ut32_t
)0x00200000)

	)

8680 
	#DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT
 ((
ut32_t
)0x00400000)

	)

8681 
	#DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT
 ((
ut32_t
)0x00800000)

	)

8682 
	#DBGMCU_APB1_FZ_DBG_CAN1_STOP
 ((
ut32_t
)0x02000000)

	)

8683 
	#DBGMCU_APB1_FZ_DBG_CAN2_STOP
 ((
ut32_t
)0x04000000)

	)

8685 
	#DBGMCU_APB1_FZ_DBG_IWDEG_STOP
 
DBGMCU_APB1_FZ_DBG_IWDG_STOP


	)

8688 
	#DBGMCU_APB1_FZ_DBG_TIM1_STOP
 ((
ut32_t
)0x00000001)

	)

8689 
	#DBGMCU_APB1_FZ_DBG_TIM8_STOP
 ((
ut32_t
)0x00000002)

	)

8690 
	#DBGMCU_APB1_FZ_DBG_TIM9_STOP
 ((
ut32_t
)0x00010000)

	)

8691 
	#DBGMCU_APB1_FZ_DBG_TIM10_STOP
 ((
ut32_t
)0x00020000)

	)

8692 
	#DBGMCU_APB1_FZ_DBG_TIM11_STOP
 ((
ut32_t
)0x00040000)

	)

8700 
	#ETH_MACCR_WD
 ((
ut32_t
)0x00800000

	)

8701 
	#ETH_MACCR_JD
 ((
ut32_t
)0x00400000

	)

8702 
	#ETH_MACCR_IFG
 ((
ut32_t
)0x000E0000

	)

8703 
	#ETH_MACCR_IFG_96B
 ((
ut32_t
)0x00000000

	)

8704 
	#ETH_MACCR_IFG_88B
 ((
ut32_t
)0x00020000

	)

8705 
	#ETH_MACCR_IFG_80B
 ((
ut32_t
)0x00040000

	)

8706 
	#ETH_MACCR_IFG_72B
 ((
ut32_t
)0x00060000

	)

8707 
	#ETH_MACCR_IFG_64B
 ((
ut32_t
)0x00080000

	)

8708 
	#ETH_MACCR_IFG_56B
 ((
ut32_t
)0x000A0000

	)

8709 
	#ETH_MACCR_IFG_48B
 ((
ut32_t
)0x000C0000

	)

8710 
	#ETH_MACCR_IFG_40B
 ((
ut32_t
)0x000E0000

	)

8711 
	#ETH_MACCR_CSD
 ((
ut32_t
)0x00010000

	)

8712 
	#ETH_MACCR_FES
 ((
ut32_t
)0x00004000

	)

8713 
	#ETH_MACCR_ROD
 ((
ut32_t
)0x00002000

	)

8714 
	#ETH_MACCR_LM
 ((
ut32_t
)0x00001000

	)

8715 
	#ETH_MACCR_DM
 ((
ut32_t
)0x00000800

	)

8716 
	#ETH_MACCR_IPCO
 ((
ut32_t
)0x00000400

	)

8717 
	#ETH_MACCR_RD
 ((
ut32_t
)0x00000200

	)

8718 
	#ETH_MACCR_APCS
 ((
ut32_t
)0x00000080

	)

8719 
	#ETH_MACCR_BL
 ((
ut32_t
)0x00000060

	)

8721 
	#ETH_MACCR_BL_10
 ((
ut32_t
)0x00000000

	)

8722 
	#ETH_MACCR_BL_8
 ((
ut32_t
)0x00000020

	)

8723 
	#ETH_MACCR_BL_4
 ((
ut32_t
)0x00000040

	)

8724 
	#ETH_MACCR_BL_1
 ((
ut32_t
)0x00000060

	)

8725 
	#ETH_MACCR_DC
 ((
ut32_t
)0x00000010

	)

8726 
	#ETH_MACCR_TE
 ((
ut32_t
)0x00000008

	)

8727 
	#ETH_MACCR_RE
 ((
ut32_t
)0x00000004

	)

8730 
	#ETH_MACFFR_RA
 ((
ut32_t
)0x80000000

	)

8731 
	#ETH_MACFFR_HPF
 ((
ut32_t
)0x00000400

	)

8732 
	#ETH_MACFFR_SAF
 ((
ut32_t
)0x00000200

	)

8733 
	#ETH_MACFFR_SAIF
 ((
ut32_t
)0x00000100

	)

8734 
	#ETH_MACFFR_PCF
 ((
ut32_t
)0x000000C0

	)

8735 
	#ETH_MACFFR_PCF_BlockA
 ((
ut32_t
)0x00000040

	)

8736 
	#ETH_MACFFR_PCF_FwdA
 ((
ut32_t
)0x00000080

	)

8737 
	#ETH_MACFFR_PCF_FwdPasdAddrFr
 ((
ut32_t
)0x000000C0

	)

8738 
	#ETH_MACFFR_BFD
 ((
ut32_t
)0x00000020

	)

8739 
	#ETH_MACFFR_PAM
 ((
ut32_t
)0x00000010

	)

8740 
	#ETH_MACFFR_DAIF
 ((
ut32_t
)0x00000008

	)

8741 
	#ETH_MACFFR_HM
 ((
ut32_t
)0x00000004

	)

8742 
	#ETH_MACFFR_HU
 ((
ut32_t
)0x00000002

	)

8743 
	#ETH_MACFFR_PM
 ((
ut32_t
)0x00000001

	)

8746 
	#ETH_MACHTHR_HTH
 ((
ut32_t
)0xFFFFFFFF

	)

8749 
	#ETH_MACHTLR_HTL
 ((
ut32_t
)0xFFFFFFFF

	)

8752 
	#ETH_MACMIIAR_PA
 ((
ut32_t
)0x0000F800

	)

8753 
	#ETH_MACMIIAR_MR
 ((
ut32_t
)0x000007C0

	)

8754 
	#ETH_MACMIIAR_CR
 ((
ut32_t
)0x0000001C

	)

8755 
	#ETH_MACMIIAR_CR_Div42
 ((
ut32_t
)0x00000000

	)

8756 
	#ETH_MACMIIAR_CR_Div62
 ((
ut32_t
)0x00000004

	)

8757 
	#ETH_MACMIIAR_CR_Div16
 ((
ut32_t
)0x00000008

	)

8758 
	#ETH_MACMIIAR_CR_Div26
 ((
ut32_t
)0x0000000C

	)

8759 
	#ETH_MACMIIAR_CR_Div102
 ((
ut32_t
)0x00000010

	)

8760 
	#ETH_MACMIIAR_MW
 ((
ut32_t
)0x00000002

	)

8761 
	#ETH_MACMIIAR_MB
 ((
ut32_t
)0x00000001

	)

8764 
	#ETH_MACMIIDR_MD
 ((
ut32_t
)0x0000FFFF

	)

8767 
	#ETH_MACFCR_PT
 ((
ut32_t
)0xFFFF0000

	)

8768 
	#ETH_MACFCR_ZQPD
 ((
ut32_t
)0x00000080

	)

8769 
	#ETH_MACFCR_PLT
 ((
ut32_t
)0x00000030

	)

8770 
	#ETH_MACFCR_PLT_Mus4
 ((
ut32_t
)0x00000000

	)

8771 
	#ETH_MACFCR_PLT_Mus28
 ((
ut32_t
)0x00000010

	)

8772 
	#ETH_MACFCR_PLT_Mus144
 ((
ut32_t
)0x00000020

	)

8773 
	#ETH_MACFCR_PLT_Mus256
 ((
ut32_t
)0x00000030

	)

8774 
	#ETH_MACFCR_UPFD
 ((
ut32_t
)0x00000008

	)

8775 
	#ETH_MACFCR_RFCE
 ((
ut32_t
)0x00000004

	)

8776 
	#ETH_MACFCR_TFCE
 ((
ut32_t
)0x00000002

	)

8777 
	#ETH_MACFCR_FCBBPA
 ((
ut32_t
)0x00000001

	)

8780 
	#ETH_MACVLANTR_VLANTC
 ((
ut32_t
)0x00010000

	)

8781 
	#ETH_MACVLANTR_VLANTI
 ((
ut32_t
)0x0000FFFF

	)

8784 
	#ETH_MACRWUFFR_D
 ((
ut32_t
)0xFFFFFFFF

	)

8798 
	#ETH_MACPMTCSR_WFFRPR
 ((
ut32_t
)0x80000000

	)

8799 
	#ETH_MACPMTCSR_GU
 ((
ut32_t
)0x00000200

	)

8800 
	#ETH_MACPMTCSR_WFR
 ((
ut32_t
)0x00000040

	)

8801 
	#ETH_MACPMTCSR_MPR
 ((
ut32_t
)0x00000020

	)

8802 
	#ETH_MACPMTCSR_WFE
 ((
ut32_t
)0x00000004

	)

8803 
	#ETH_MACPMTCSR_MPE
 ((
ut32_t
)0x00000002

	)

8804 
	#ETH_MACPMTCSR_PD
 ((
ut32_t
)0x00000001

	)

8807 
	#ETH_MACSR_TSTS
 ((
ut32_t
)0x00000200

	)

8808 
	#ETH_MACSR_MMCTS
 ((
ut32_t
)0x00000040

	)

8809 
	#ETH_MACSR_MMMCRS
 ((
ut32_t
)0x00000020

	)

8810 
	#ETH_MACSR_MMCS
 ((
ut32_t
)0x00000010

	)

8811 
	#ETH_MACSR_PMTS
 ((
ut32_t
)0x00000008

	)

8814 
	#ETH_MACIMR_TSTIM
 ((
ut32_t
)0x00000200

	)

8815 
	#ETH_MACIMR_PMTIM
 ((
ut32_t
)0x00000008

	)

8818 
	#ETH_MACA0HR_MACA0H
 ((
ut32_t
)0x0000FFFF

	)

8821 
	#ETH_MACA0LR_MACA0L
 ((
ut32_t
)0xFFFFFFFF

	)

8824 
	#ETH_MACA1HR_AE
 ((
ut32_t
)0x80000000

	)

8825 
	#ETH_MACA1HR_SA
 ((
ut32_t
)0x40000000

	)

8826 
	#ETH_MACA1HR_MBC
 ((
ut32_t
)0x3F000000

	)

8827 
	#ETH_MACA1HR_MBC_HBs15_8
 ((
ut32_t
)0x20000000

	)

8828 
	#ETH_MACA1HR_MBC_HBs7_0
 ((
ut32_t
)0x10000000

	)

8829 
	#ETH_MACA1HR_MBC_LBs31_24
 ((
ut32_t
)0x08000000

	)

8830 
	#ETH_MACA1HR_MBC_LBs23_16
 ((
ut32_t
)0x04000000

	)

8831 
	#ETH_MACA1HR_MBC_LBs15_8
 ((
ut32_t
)0x02000000

	)

8832 
	#ETH_MACA1HR_MBC_LBs7_0
 ((
ut32_t
)0x01000000

	)

8833 
	#ETH_MACA1HR_MACA1H
 ((
ut32_t
)0x0000FFFF

	)

8836 
	#ETH_MACA1LR_MACA1L
 ((
ut32_t
)0xFFFFFFFF

	)

8839 
	#ETH_MACA2HR_AE
 ((
ut32_t
)0x80000000

	)

8840 
	#ETH_MACA2HR_SA
 ((
ut32_t
)0x40000000

	)

8841 
	#ETH_MACA2HR_MBC
 ((
ut32_t
)0x3F000000

	)

8842 
	#ETH_MACA2HR_MBC_HBs15_8
 ((
ut32_t
)0x20000000

	)

8843 
	#ETH_MACA2HR_MBC_HBs7_0
 ((
ut32_t
)0x10000000

	)

8844 
	#ETH_MACA2HR_MBC_LBs31_24
 ((
ut32_t
)0x08000000

	)

8845 
	#ETH_MACA2HR_MBC_LBs23_16
 ((
ut32_t
)0x04000000

	)

8846 
	#ETH_MACA2HR_MBC_LBs15_8
 ((
ut32_t
)0x02000000

	)

8847 
	#ETH_MACA2HR_MBC_LBs7_0
 ((
ut32_t
)0x01000000

	)

8848 
	#ETH_MACA2HR_MACA2H
 ((
ut32_t
)0x0000FFFF

	)

8851 
	#ETH_MACA2LR_MACA2L
 ((
ut32_t
)0xFFFFFFFF

	)

8854 
	#ETH_MACA3HR_AE
 ((
ut32_t
)0x80000000

	)

8855 
	#ETH_MACA3HR_SA
 ((
ut32_t
)0x40000000

	)

8856 
	#ETH_MACA3HR_MBC
 ((
ut32_t
)0x3F000000

	)

8857 
	#ETH_MACA3HR_MBC_HBs15_8
 ((
ut32_t
)0x20000000

	)

8858 
	#ETH_MACA3HR_MBC_HBs7_0
 ((
ut32_t
)0x10000000

	)

8859 
	#ETH_MACA3HR_MBC_LBs31_24
 ((
ut32_t
)0x08000000

	)

8860 
	#ETH_MACA3HR_MBC_LBs23_16
 ((
ut32_t
)0x04000000

	)

8861 
	#ETH_MACA3HR_MBC_LBs15_8
 ((
ut32_t
)0x02000000

	)

8862 
	#ETH_MACA3HR_MBC_LBs7_0
 ((
ut32_t
)0x01000000

	)

8863 
	#ETH_MACA3HR_MACA3H
 ((
ut32_t
)0x0000FFFF

	)

8866 
	#ETH_MACA3LR_MACA3L
 ((
ut32_t
)0xFFFFFFFF

	)

8873 
	#ETH_MMCCR_MCFHP
 ((
ut32_t
)0x00000020

	)

8874 
	#ETH_MMCCR_MCP
 ((
ut32_t
)0x00000010

	)

8875 
	#ETH_MMCCR_MCF
 ((
ut32_t
)0x00000008

	)

8876 
	#ETH_MMCCR_ROR
 ((
ut32_t
)0x00000004

	)

8877 
	#ETH_MMCCR_CSR
 ((
ut32_t
)0x00000002

	)

8878 
	#ETH_MMCCR_CR
 ((
ut32_t
)0x00000001

	)

8881 
	#ETH_MMCRIR_RGUFS
 ((
ut32_t
)0x00020000

	)

8882 
	#ETH_MMCRIR_RFAES
 ((
ut32_t
)0x00000040

	)

8883 
	#ETH_MMCRIR_RFCES
 ((
ut32_t
)0x00000020

	)

8886 
	#ETH_MMCTIR_TGFS
 ((
ut32_t
)0x00200000

	)

8887 
	#ETH_MMCTIR_TGFMSCS
 ((
ut32_t
)0x00008000

	)

8888 
	#ETH_MMCTIR_TGFSCS
 ((
ut32_t
)0x00004000

	)

8891 
	#ETH_MMCRIMR_RGUFM
 ((
ut32_t
)0x00020000

	)

8892 
	#ETH_MMCRIMR_RFAEM
 ((
ut32_t
)0x00000040

	)

8893 
	#ETH_MMCRIMR_RFCEM
 ((
ut32_t
)0x00000020

	)

8896 
	#ETH_MMCTIMR_TGFM
 ((
ut32_t
)0x00200000

	)

8897 
	#ETH_MMCTIMR_TGFMSCM
 ((
ut32_t
)0x00008000

	)

8898 
	#ETH_MMCTIMR_TGFSCM
 ((
ut32_t
)0x00004000

	)

8901 
	#ETH_MMCTGFSCCR_TGFSCC
 ((
ut32_t
)0xFFFFFFFF

	)

8904 
	#ETH_MMCTGFMSCCR_TGFMSCC
 ((
ut32_t
)0xFFFFFFFF

	)

8907 
	#ETH_MMCTGFCR_TGFC
 ((
ut32_t
)0xFFFFFFFF

	)

8910 
	#ETH_MMCRFCECR_RFCEC
 ((
ut32_t
)0xFFFFFFFF

	)

8913 
	#ETH_MMCRFAECR_RFAEC
 ((
ut32_t
)0xFFFFFFFF

	)

8916 
	#ETH_MMCRGUFCR_RGUFC
 ((
ut32_t
)0xFFFFFFFF

	)

8923 
	#ETH_PTPTSCR_TSCNT
 ((
ut32_t
)0x00030000

	)

8924 
	#ETH_PTPTSSR_TSSMRME
 ((
ut32_t
)0x00008000

	)

8925 
	#ETH_PTPTSSR_TSSEME
 ((
ut32_t
)0x00004000

	)

8926 
	#ETH_PTPTSSR_TSSIPV4FE
 ((
ut32_t
)0x00002000

	)

8927 
	#ETH_PTPTSSR_TSSIPV6FE
 ((
ut32_t
)0x00001000

	)

8928 
	#ETH_PTPTSSR_TSSPTPOEFE
 ((
ut32_t
)0x00000800

	)

8929 
	#ETH_PTPTSSR_TSPTPPSV2E
 ((
ut32_t
)0x00000400

	)

8930 
	#ETH_PTPTSSR_TSSSR
 ((
ut32_t
)0x00000200

	)

8931 
	#ETH_PTPTSSR_TSSARFE
 ((
ut32_t
)0x00000100

	)

8933 
	#ETH_PTPTSCR_TSARU
 ((
ut32_t
)0x00000020

	)

8934 
	#ETH_PTPTSCR_TSITE
 ((
ut32_t
)0x00000010

	)

8935 
	#ETH_PTPTSCR_TSSTU
 ((
ut32_t
)0x00000008

	)

8936 
	#ETH_PTPTSCR_TSSTI
 ((
ut32_t
)0x00000004

	)

8937 
	#ETH_PTPTSCR_TSFCU
 ((
ut32_t
)0x00000002

	)

8938 
	#ETH_PTPTSCR_TSE
 ((
ut32_t
)0x00000001

	)

8941 
	#ETH_PTPSSIR_STSSI
 ((
ut32_t
)0x000000FF

	)

8944 
	#ETH_PTPTSHR_STS
 ((
ut32_t
)0xFFFFFFFF

	)

8947 
	#ETH_PTPTSLR_STPNS
 ((
ut32_t
)0x80000000

	)

8948 
	#ETH_PTPTSLR_STSS
 ((
ut32_t
)0x7FFFFFFF

	)

8951 
	#ETH_PTPTSHUR_TSUS
 ((
ut32_t
)0xFFFFFFFF

	)

8954 
	#ETH_PTPTSLUR_TSUPNS
 ((
ut32_t
)0x80000000

	)

8955 
	#ETH_PTPTSLUR_TSUSS
 ((
ut32_t
)0x7FFFFFFF

	)

8958 
	#ETH_PTPTSAR_TSA
 ((
ut32_t
)0xFFFFFFFF

	)

8961 
	#ETH_PTPTTHR_TTSH
 ((
ut32_t
)0xFFFFFFFF

	)

8964 
	#ETH_PTPTTLR_TTSL
 ((
ut32_t
)0xFFFFFFFF

	)

8967 
	#ETH_PTPTSSR_TSTTR
 ((
ut32_t
)0x00000020

	)

8968 
	#ETH_PTPTSSR_TSSO
 ((
ut32_t
)0x00000010

	)

8975 
	#ETH_DMABMR_AAB
 ((
ut32_t
)0x02000000

	)

8976 
	#ETH_DMABMR_FPM
 ((
ut32_t
)0x01000000

	)

8977 
	#ETH_DMABMR_USP
 ((
ut32_t
)0x00800000

	)

8978 
	#ETH_DMABMR_RDP
 ((
ut32_t
)0x007E0000

	)

8979 
	#ETH_DMABMR_RDP_1Bt
 ((
ut32_t
)0x00020000

	)

8980 
	#ETH_DMABMR_RDP_2Bt
 ((
ut32_t
)0x00040000

	)

8981 
	#ETH_DMABMR_RDP_4Bt
 ((
ut32_t
)0x00080000

	)

8982 
	#ETH_DMABMR_RDP_8Bt
 ((
ut32_t
)0x00100000

	)

8983 
	#ETH_DMABMR_RDP_16Bt
 ((
ut32_t
)0x00200000

	)

8984 
	#ETH_DMABMR_RDP_32Bt
 ((
ut32_t
)0x00400000

	)

8985 
	#ETH_DMABMR_RDP_4xPBL_4Bt
 ((
ut32_t
)0x01020000

	)

8986 
	#ETH_DMABMR_RDP_4xPBL_8Bt
 ((
ut32_t
)0x01040000

	)

8987 
	#ETH_DMABMR_RDP_4xPBL_16Bt
 ((
ut32_t
)0x01080000

	)

8988 
	#ETH_DMABMR_RDP_4xPBL_32Bt
 ((
ut32_t
)0x01100000

	)

8989 
	#ETH_DMABMR_RDP_4xPBL_64Bt
 ((
ut32_t
)0x01200000

	)

8990 
	#ETH_DMABMR_RDP_4xPBL_128Bt
 ((
ut32_t
)0x01400000

	)

8991 
	#ETH_DMABMR_FB
 ((
ut32_t
)0x00010000

	)

8992 
	#ETH_DMABMR_RTPR
 ((
ut32_t
)0x0000C000

	)

8993 
	#ETH_DMABMR_RTPR_1_1
 ((
ut32_t
)0x00000000

	)

8994 
	#ETH_DMABMR_RTPR_2_1
 ((
ut32_t
)0x00004000

	)

8995 
	#ETH_DMABMR_RTPR_3_1
 ((
ut32_t
)0x00008000

	)

8996 
	#ETH_DMABMR_RTPR_4_1
 ((
ut32_t
)0x0000C000

	)

8997 
	#ETH_DMABMR_PBL
 ((
ut32_t
)0x00003F00

	)

8998 
	#ETH_DMABMR_PBL_1Bt
 ((
ut32_t
)0x00000100

	)

8999 
	#ETH_DMABMR_PBL_2Bt
 ((
ut32_t
)0x00000200

	)

9000 
	#ETH_DMABMR_PBL_4Bt
 ((
ut32_t
)0x00000400

	)

9001 
	#ETH_DMABMR_PBL_8Bt
 ((
ut32_t
)0x00000800

	)

9002 
	#ETH_DMABMR_PBL_16Bt
 ((
ut32_t
)0x00001000

	)

9003 
	#ETH_DMABMR_PBL_32Bt
 ((
ut32_t
)0x00002000

	)

9004 
	#ETH_DMABMR_PBL_4xPBL_4Bt
 ((
ut32_t
)0x01000100

	)

9005 
	#ETH_DMABMR_PBL_4xPBL_8Bt
 ((
ut32_t
)0x01000200

	)

9006 
	#ETH_DMABMR_PBL_4xPBL_16Bt
 ((
ut32_t
)0x01000400

	)

9007 
	#ETH_DMABMR_PBL_4xPBL_32Bt
 ((
ut32_t
)0x01000800

	)

9008 
	#ETH_DMABMR_PBL_4xPBL_64Bt
 ((
ut32_t
)0x01001000

	)

9009 
	#ETH_DMABMR_PBL_4xPBL_128Bt
 ((
ut32_t
)0x01002000

	)

9010 
	#ETH_DMABMR_EDE
 ((
ut32_t
)0x00000080

	)

9011 
	#ETH_DMABMR_DSL
 ((
ut32_t
)0x0000007C

	)

9012 
	#ETH_DMABMR_DA
 ((
ut32_t
)0x00000002

	)

9013 
	#ETH_DMABMR_SR
 ((
ut32_t
)0x00000001

	)

9016 
	#ETH_DMATPDR_TPD
 ((
ut32_t
)0xFFFFFFFF

	)

9019 
	#ETH_DMARPDR_RPD
 ((
ut32_t
)0xFFFFFFFF

	)

9022 
	#ETH_DMARDLAR_SRL
 ((
ut32_t
)0xFFFFFFFF

	)

9025 
	#ETH_DMATDLAR_STL
 ((
ut32_t
)0xFFFFFFFF

	)

9028 
	#ETH_DMASR_TSTS
 ((
ut32_t
)0x20000000

	)

9029 
	#ETH_DMASR_PMTS
 ((
ut32_t
)0x10000000

	)

9030 
	#ETH_DMASR_MMCS
 ((
ut32_t
)0x08000000

	)

9031 
	#ETH_DMASR_EBS
 ((
ut32_t
)0x03800000

	)

9033 
	#ETH_DMASR_EBS_DescAcss
 ((
ut32_t
)0x02000000

	)

9034 
	#ETH_DMASR_EBS_RdTnsf
 ((
ut32_t
)0x01000000

	)

9035 
	#ETH_DMASR_EBS_DaTnsfTx
 ((
ut32_t
)0x00800000

	)

9036 
	#ETH_DMASR_TPS
 ((
ut32_t
)0x00700000

	)

9037 
	#ETH_DMASR_TPS_Stݳd
 ((
ut32_t
)0x00000000

	)

9038 
	#ETH_DMASR_TPS_Fchg
 ((
ut32_t
)0x00100000

	)

9039 
	#ETH_DMASR_TPS_Wag
 ((
ut32_t
)0x00200000

	)

9040 
	#ETH_DMASR_TPS_Rdg
 ((
ut32_t
)0x00300000

	)

9041 
	#ETH_DMASR_TPS_Suded
 ((
ut32_t
)0x00600000

	)

9042 
	#ETH_DMASR_TPS_Closg
 ((
ut32_t
)0x00700000

	)

9043 
	#ETH_DMASR_RPS
 ((
ut32_t
)0x000E0000

	)

9044 
	#ETH_DMASR_RPS_Stݳd
 ((
ut32_t
)0x00000000

	)

9045 
	#ETH_DMASR_RPS_Fchg
 ((
ut32_t
)0x00020000

	)

9046 
	#ETH_DMASR_RPS_Wag
 ((
ut32_t
)0x00060000

	)

9047 
	#ETH_DMASR_RPS_Suded
 ((
ut32_t
)0x00080000

	)

9048 
	#ETH_DMASR_RPS_Closg
 ((
ut32_t
)0x000A0000

	)

9049 
	#ETH_DMASR_RPS_Queug
 ((
ut32_t
)0x000E0000

	)

9050 
	#ETH_DMASR_NIS
 ((
ut32_t
)0x00010000

	)

9051 
	#ETH_DMASR_AIS
 ((
ut32_t
)0x00008000

	)

9052 
	#ETH_DMASR_ERS
 ((
ut32_t
)0x00004000

	)

9053 
	#ETH_DMASR_FBES
 ((
ut32_t
)0x00002000

	)

9054 
	#ETH_DMASR_ETS
 ((
ut32_t
)0x00000400

	)

9055 
	#ETH_DMASR_RWTS
 ((
ut32_t
)0x00000200

	)

9056 
	#ETH_DMASR_RPSS
 ((
ut32_t
)0x00000100

	)

9057 
	#ETH_DMASR_RBUS
 ((
ut32_t
)0x00000080

	)

9058 
	#ETH_DMASR_RS
 ((
ut32_t
)0x00000040

	)

9059 
	#ETH_DMASR_TUS
 ((
ut32_t
)0x00000020

	)

9060 
	#ETH_DMASR_ROS
 ((
ut32_t
)0x00000010

	)

9061 
	#ETH_DMASR_TJTS
 ((
ut32_t
)0x00000008

	)

9062 
	#ETH_DMASR_TBUS
 ((
ut32_t
)0x00000004

	)

9063 
	#ETH_DMASR_TPSS
 ((
ut32_t
)0x00000002

	)

9064 
	#ETH_DMASR_TS
 ((
ut32_t
)0x00000001

	)

9067 
	#ETH_DMAOMR_DTCEFD
 ((
ut32_t
)0x04000000

	)

9068 
	#ETH_DMAOMR_RSF
 ((
ut32_t
)0x02000000

	)

9069 
	#ETH_DMAOMR_DFRF
 ((
ut32_t
)0x01000000

	)

9070 
	#ETH_DMAOMR_TSF
 ((
ut32_t
)0x00200000

	)

9071 
	#ETH_DMAOMR_FTF
 ((
ut32_t
)0x00100000

	)

9072 
	#ETH_DMAOMR_TTC
 ((
ut32_t
)0x0001C000

	)

9073 
	#ETH_DMAOMR_TTC_64Bys
 ((
ut32_t
)0x00000000

	)

9074 
	#ETH_DMAOMR_TTC_128Bys
 ((
ut32_t
)0x00004000

	)

9075 
	#ETH_DMAOMR_TTC_192Bys
 ((
ut32_t
)0x00008000

	)

9076 
	#ETH_DMAOMR_TTC_256Bys
 ((
ut32_t
)0x0000C000

	)

9077 
	#ETH_DMAOMR_TTC_40Bys
 ((
ut32_t
)0x00010000

	)

9078 
	#ETH_DMAOMR_TTC_32Bys
 ((
ut32_t
)0x00014000

	)

9079 
	#ETH_DMAOMR_TTC_24Bys
 ((
ut32_t
)0x00018000

	)

9080 
	#ETH_DMAOMR_TTC_16Bys
 ((
ut32_t
)0x0001C000

	)

9081 
	#ETH_DMAOMR_ST
 ((
ut32_t
)0x00002000

	)

9082 
	#ETH_DMAOMR_FEF
 ((
ut32_t
)0x00000080

	)

9083 
	#ETH_DMAOMR_FUGF
 ((
ut32_t
)0x00000040

	)

9084 
	#ETH_DMAOMR_RTC
 ((
ut32_t
)0x00000018

	)

9085 
	#ETH_DMAOMR_RTC_64Bys
 ((
ut32_t
)0x00000000

	)

9086 
	#ETH_DMAOMR_RTC_32Bys
 ((
ut32_t
)0x00000008

	)

9087 
	#ETH_DMAOMR_RTC_96Bys
 ((
ut32_t
)0x00000010

	)

9088 
	#ETH_DMAOMR_RTC_128Bys
 ((
ut32_t
)0x00000018

	)

9089 
	#ETH_DMAOMR_OSF
 ((
ut32_t
)0x00000004

	)

9090 
	#ETH_DMAOMR_SR
 ((
ut32_t
)0x00000002

	)

9093 
	#ETH_DMAIER_NISE
 ((
ut32_t
)0x00010000

	)

9094 
	#ETH_DMAIER_AISE
 ((
ut32_t
)0x00008000

	)

9095 
	#ETH_DMAIER_ERIE
 ((
ut32_t
)0x00004000

	)

9096 
	#ETH_DMAIER_FBEIE
 ((
ut32_t
)0x00002000

	)

9097 
	#ETH_DMAIER_ETIE
 ((
ut32_t
)0x00000400

	)

9098 
	#ETH_DMAIER_RWTIE
 ((
ut32_t
)0x00000200

	)

9099 
	#ETH_DMAIER_RPSIE
 ((
ut32_t
)0x00000100

	)

9100 
	#ETH_DMAIER_RBUIE
 ((
ut32_t
)0x00000080

	)

9101 
	#ETH_DMAIER_RIE
 ((
ut32_t
)0x00000040

	)

9102 
	#ETH_DMAIER_TUIE
 ((
ut32_t
)0x00000020

	)

9103 
	#ETH_DMAIER_ROIE
 ((
ut32_t
)0x00000010

	)

9104 
	#ETH_DMAIER_TJTIE
 ((
ut32_t
)0x00000008

	)

9105 
	#ETH_DMAIER_TBUIE
 ((
ut32_t
)0x00000004

	)

9106 
	#ETH_DMAIER_TPSIE
 ((
ut32_t
)0x00000002

	)

9107 
	#ETH_DMAIER_TIE
 ((
ut32_t
)0x00000001

	)

9110 
	#ETH_DMAMFBOCR_OFOC
 ((
ut32_t
)0x10000000

	)

9111 
	#ETH_DMAMFBOCR_MFA
 ((
ut32_t
)0x0FFE0000

	)

9112 
	#ETH_DMAMFBOCR_OMFC
 ((
ut32_t
)0x00010000

	)

9113 
	#ETH_DMAMFBOCR_MFC
 ((
ut32_t
)0x0000FFFF

	)

9116 
	#ETH_DMACHTDR_HTDAP
 ((
ut32_t
)0xFFFFFFFF

	)

9119 
	#ETH_DMACHRDR_HRDAP
 ((
ut32_t
)0xFFFFFFFF

	)

9122 
	#ETH_DMACHTBAR_HTBAP
 ((
ut32_t
)0xFFFFFFFF

	)

9125 
	#ETH_DMACHRBAR_HRBAP
 ((
ut32_t
)0xFFFFFFFF

	)

9135 #ifde
USE_STDPERIPH_DRIVER


9136 
	~"m32f4xx_cf.h
"

9143 
	#SET_BIT
(
REG
, 
BIT
((REG|(BIT))

	)

9145 
	#CLEAR_BIT
(
REG
, 
BIT
((REG&~(BIT))

	)

9147 
	#READ_BIT
(
REG
, 
BIT
((REG& (BIT))

	)

9149 
	#CLEAR_REG
(
REG
((REG(0x0))

	)

9151 
	#WRITE_REG
(
REG
, 
VAL
((REG(VAL))

	)

9153 
	#READ_REG
(
REG
((REG))

	)

9155 
	#MODIFY_REG
(
REG
, 
CLEARMASK
, 
SETMASK

	`WRITE_REG
((REG), (((
	`READ_REG
(REG)& (~(CLEARMASK))| (SETMASK)))

	)

9161 #ifde
__lulus


	@inc/spl/stm32f4xx_adc.h

30 #ide
__STM32F4xx_ADC_H


31 
	#__STM32F4xx_ADC_H


	)

33 #ifde
__lulus


38 
	~"m32f4xx.h
"

55 
ut32_t
 
ADC_Resuti
;

57 
FuniڮS
 
ADC_SnCvMode
;

61 
FuniڮS
 
ADC_CtuousCvMode
;

64 
ut32_t
 
ADC_ExTrigCvEdge
;

68 
ut32_t
 
ADC_ExTrigCv
;

72 
ut32_t
 
ADC_DaAlign
;

75 
ut8_t
 
ADC_NbrOfCvsi
;

79 }
	tADC_InTyDef
;

86 
ut32_t
 
ADC_Mode
;

89 
ut32_t
 
ADC_Psr
;

92 
ut32_t
 
ADC_DMAAcssMode
;

96 
ut32_t
 
ADC_TwoSamgDay
;

100 }
	tADC_CommInTyDef
;

108 
	#IS_ADC_ALL_PERIPH
(
PERIPH
(((PERIPH=
ADC1
|| \

	)

109 ((
PERIPH
=
ADC2
) || \

110 ((
PERIPH
=
ADC3
))

115 
	#ADC_Mode_Inddt
 ((
ut32_t
)0x00000000)

	)

116 
	#ADC_DuMode_RegSimu_InjecSimu
 ((
ut32_t
)0x00000001)

	)

117 
	#ADC_DuMode_RegSimu_AɔTrig
 ((
ut32_t
)0x00000002)

	)

118 
	#ADC_DuMode_InjecSimu
 ((
ut32_t
)0x00000005)

	)

119 
	#ADC_DuMode_RegSimu
 ((
ut32_t
)0x00000006)

	)

120 
	#ADC_DuMode_Il
 ((
ut32_t
)0x00000007)

	)

121 
	#ADC_DuMode_AɔTrig
 ((
ut32_t
)0x00000009)

	)

122 
	#ADC_TrMode_RegSimu_InjecSimu
 ((
ut32_t
)0x00000011)

	)

123 
	#ADC_TrMode_RegSimu_AɔTrig
 ((
ut32_t
)0x00000012)

	)

124 
	#ADC_TrMode_InjecSimu
 ((
ut32_t
)0x00000015)

	)

125 
	#ADC_TrMode_RegSimu
 ((
ut32_t
)0x00000016)

	)

126 
	#ADC_TrMode_Il
 ((
ut32_t
)0x00000017)

	)

127 
	#ADC_TrMode_AɔTrig
 ((
ut32_t
)0x00000019)

	)

128 
	#IS_ADC_MODE
(
MODE
(((MODE=
ADC_Mode_Inddt
|| \

	)

129 ((
MODE
=
ADC_DuMode_RegSimu_InjecSimu
) || \

130 ((
MODE
=
ADC_DuMode_RegSimu_AɔTrig
) || \

131 ((
MODE
=
ADC_DuMode_InjecSimu
) || \

132 ((
MODE
=
ADC_DuMode_RegSimu
) || \

133 ((
MODE
=
ADC_DuMode_Il
) || \

134 ((
MODE
=
ADC_DuMode_AɔTrig
) || \

135 ((
MODE
=
ADC_TrMode_RegSimu_InjecSimu
) || \

136 ((
MODE
=
ADC_TrMode_RegSimu_AɔTrig
) || \

137 ((
MODE
=
ADC_TrMode_InjecSimu
) || \

138 ((
MODE
=
ADC_TrMode_RegSimu
) || \

139 ((
MODE
=
ADC_TrMode_Il
) || \

140 ((
MODE
=
ADC_TrMode_AɔTrig
))

149 
	#ADC_Psr_Div2
 ((
ut32_t
)0x00000000)

	)

150 
	#ADC_Psr_Div4
 ((
ut32_t
)0x00010000)

	)

151 
	#ADC_Psr_Div6
 ((
ut32_t
)0x00020000)

	)

152 
	#ADC_Psr_Div8
 ((
ut32_t
)0x00030000)

	)

153 
	#IS_ADC_PRESCALER
(
PRESCALER
(((PRESCALER=
ADC_Psr_Div2
|| \

	)

154 ((
PRESCALER
=
ADC_Psr_Div4
) || \

155 ((
PRESCALER
=
ADC_Psr_Div6
) || \

156 ((
PRESCALER
=
ADC_Psr_Div8
))

165 
	#ADC_DMAAcssMode_Dibd
 ((
ut32_t
)0x00000000

	)

166 
	#ADC_DMAAcssMode_1
 ((
ut32_t
)0x00004000

	)

167 
	#ADC_DMAAcssMode_2
 ((
ut32_t
)0x00008000

	)

168 
	#ADC_DMAAcssMode_3
 ((
ut32_t
)0x0000C000

	)

169 
	#IS_ADC_DMA_ACCESS_MODE
(
MODE
(((MODE=
ADC_DMAAcssMode_Dibd
|| \

	)

170 ((
MODE
=
ADC_DMAAcssMode_1
) || \

171 ((
MODE
=
ADC_DMAAcssMode_2
) || \

172 ((
MODE
=
ADC_DMAAcssMode_3
))

182 
	#ADC_TwoSamgDay_5Cyes
 ((
ut32_t
)0x00000000)

	)

183 
	#ADC_TwoSamgDay_6Cyes
 ((
ut32_t
)0x00000100)

	)

184 
	#ADC_TwoSamgDay_7Cyes
 ((
ut32_t
)0x00000200)

	)

185 
	#ADC_TwoSamgDay_8Cyes
 ((
ut32_t
)0x00000300)

	)

186 
	#ADC_TwoSamgDay_9Cyes
 ((
ut32_t
)0x00000400)

	)

187 
	#ADC_TwoSamgDay_10Cyes
 ((
ut32_t
)0x00000500)

	)

188 
	#ADC_TwoSamgDay_11Cyes
 ((
ut32_t
)0x00000600)

	)

189 
	#ADC_TwoSamgDay_12Cyes
 ((
ut32_t
)0x00000700)

	)

190 
	#ADC_TwoSamgDay_13Cyes
 ((
ut32_t
)0x00000800)

	)

191 
	#ADC_TwoSamgDay_14Cyes
 ((
ut32_t
)0x00000900)

	)

192 
	#ADC_TwoSamgDay_15Cyes
 ((
ut32_t
)0x00000A00)

	)

193 
	#ADC_TwoSamgDay_16Cyes
 ((
ut32_t
)0x00000B00)

	)

194 
	#ADC_TwoSamgDay_17Cyes
 ((
ut32_t
)0x00000C00)

	)

195 
	#ADC_TwoSamgDay_18Cyes
 ((
ut32_t
)0x00000D00)

	)

196 
	#ADC_TwoSamgDay_19Cyes
 ((
ut32_t
)0x00000E00)

	)

197 
	#ADC_TwoSamgDay_20Cyes
 ((
ut32_t
)0x00000F00)

	)

198 
	#IS_ADC_SAMPLING_DELAY
(
DELAY
(((DELAY=
ADC_TwoSamgDay_5Cyes
|| \

	)

199 ((
DELAY
=
ADC_TwoSamgDay_6Cyes
) || \

200 ((
DELAY
=
ADC_TwoSamgDay_7Cyes
) || \

201 ((
DELAY
=
ADC_TwoSamgDay_8Cyes
) || \

202 ((
DELAY
=
ADC_TwoSamgDay_9Cyes
) || \

203 ((
DELAY
=
ADC_TwoSamgDay_10Cyes
) || \

204 ((
DELAY
=
ADC_TwoSamgDay_11Cyes
) || \

205 ((
DELAY
=
ADC_TwoSamgDay_12Cyes
) || \

206 ((
DELAY
=
ADC_TwoSamgDay_13Cyes
) || \

207 ((
DELAY
=
ADC_TwoSamgDay_14Cyes
) || \

208 ((
DELAY
=
ADC_TwoSamgDay_15Cyes
) || \

209 ((
DELAY
=
ADC_TwoSamgDay_16Cyes
) || \

210 ((
DELAY
=
ADC_TwoSamgDay_17Cyes
) || \

211 ((
DELAY
=
ADC_TwoSamgDay_18Cyes
) || \

212 ((
DELAY
=
ADC_TwoSamgDay_19Cyes
) || \

213 ((
DELAY
=
ADC_TwoSamgDay_20Cyes
))

223 
	#ADC_Resuti_12b
 ((
ut32_t
)0x00000000)

	)

224 
	#ADC_Resuti_10b
 ((
ut32_t
)0x01000000)

	)

225 
	#ADC_Resuti_8b
 ((
ut32_t
)0x02000000)

	)

226 
	#ADC_Resuti_6b
 ((
ut32_t
)0x03000000)

	)

227 
	#IS_ADC_RESOLUTION
(
RESOLUTION
(((RESOLUTION=
ADC_Resuti_12b
|| \

	)

228 ((
RESOLUTION
=
ADC_Resuti_10b
) || \

229 ((
RESOLUTION
=
ADC_Resuti_8b
) || \

230 ((
RESOLUTION
=
ADC_Resuti_6b
))

240 
	#ADC_ExTrigCvEdge_Ne
 ((
ut32_t
)0x00000000)

	)

241 
	#ADC_ExTrigCvEdge_Risg
 ((
ut32_t
)0x10000000)

	)

242 
	#ADC_ExTrigCvEdge_Flg
 ((
ut32_t
)0x20000000)

	)

243 
	#ADC_ExTrigCvEdge_RisgFlg
 ((
ut32_t
)0x30000000)

	)

244 
	#IS_ADC_EXT_TRIG_EDGE
(
EDGE
(((EDGE=
ADC_ExTrigCvEdge_Ne
|| \

	)

245 ((
EDGE
=
ADC_ExTrigCvEdge_Risg
) || \

246 ((
EDGE
=
ADC_ExTrigCvEdge_Flg
) || \

247 ((
EDGE
=
ADC_ExTrigCvEdge_RisgFlg
))

256 
	#ADC_ExTrigCv_T1_CC1
 ((
ut32_t
)0x00000000)

	)

257 
	#ADC_ExTrigCv_T1_CC2
 ((
ut32_t
)0x01000000)

	)

258 
	#ADC_ExTrigCv_T1_CC3
 ((
ut32_t
)0x02000000)

	)

259 
	#ADC_ExTrigCv_T2_CC2
 ((
ut32_t
)0x03000000)

	)

260 
	#ADC_ExTrigCv_T2_CC3
 ((
ut32_t
)0x04000000)

	)

261 
	#ADC_ExTrigCv_T2_CC4
 ((
ut32_t
)0x05000000)

	)

262 
	#ADC_ExTrigCv_T2_TRGO
 ((
ut32_t
)0x06000000)

	)

263 
	#ADC_ExTrigCv_T3_CC1
 ((
ut32_t
)0x07000000)

	)

264 
	#ADC_ExTrigCv_T3_TRGO
 ((
ut32_t
)0x08000000)

	)

265 
	#ADC_ExTrigCv_T4_CC4
 ((
ut32_t
)0x09000000)

	)

266 
	#ADC_ExTrigCv_T5_CC1
 ((
ut32_t
)0x0A000000)

	)

267 
	#ADC_ExTrigCv_T5_CC2
 ((
ut32_t
)0x0B000000)

	)

268 
	#ADC_ExTrigCv_T5_CC3
 ((
ut32_t
)0x0C000000)

	)

269 
	#ADC_ExTrigCv_T8_CC1
 ((
ut32_t
)0x0D000000)

	)

270 
	#ADC_ExTrigCv_T8_TRGO
 ((
ut32_t
)0x0E000000)

	)

271 
	#ADC_ExTrigCv_Ext_IT11
 ((
ut32_t
)0x0F000000)

	)

272 
	#IS_ADC_EXT_TRIG
(
REGTRIG
(((REGTRIG=
ADC_ExTrigCv_T1_CC1
|| \

	)

273 ((
REGTRIG
=
ADC_ExTrigCv_T1_CC2
) || \

274 ((
REGTRIG
=
ADC_ExTrigCv_T1_CC3
) || \

275 ((
REGTRIG
=
ADC_ExTrigCv_T2_CC2
) || \

276 ((
REGTRIG
=
ADC_ExTrigCv_T2_CC3
) || \

277 ((
REGTRIG
=
ADC_ExTrigCv_T2_CC4
) || \

278 ((
REGTRIG
=
ADC_ExTrigCv_T2_TRGO
) || \

279 ((
REGTRIG
=
ADC_ExTrigCv_T3_CC1
) || \

280 ((
REGTRIG
=
ADC_ExTrigCv_T3_TRGO
) || \

281 ((
REGTRIG
=
ADC_ExTrigCv_T4_CC4
) || \

282 ((
REGTRIG
=
ADC_ExTrigCv_T5_CC1
) || \

283 ((
REGTRIG
=
ADC_ExTrigCv_T5_CC2
) || \

284 ((
REGTRIG
=
ADC_ExTrigCv_T5_CC3
) || \

285 ((
REGTRIG
=
ADC_ExTrigCv_T8_CC1
) || \

286 ((
REGTRIG
=
ADC_ExTrigCv_T8_TRGO
) || \

287 ((
REGTRIG
=
ADC_ExTrigCv_Ext_IT11
))

296 
	#ADC_DaAlign_Right
 ((
ut32_t
)0x00000000)

	)

297 
	#ADC_DaAlign_Le
 ((
ut32_t
)0x00000800)

	)

298 
	#IS_ADC_DATA_ALIGN
(
ALIGN
(((ALIGN=
ADC_DaAlign_Right
|| \

	)

299 ((
ALIGN
=
ADC_DaAlign_Le
))

308 
	#ADC_Chl_0
 ((
ut8_t
)0x00)

	)

309 
	#ADC_Chl_1
 ((
ut8_t
)0x01)

	)

310 
	#ADC_Chl_2
 ((
ut8_t
)0x02)

	)

311 
	#ADC_Chl_3
 ((
ut8_t
)0x03)

	)

312 
	#ADC_Chl_4
 ((
ut8_t
)0x04)

	)

313 
	#ADC_Chl_5
 ((
ut8_t
)0x05)

	)

314 
	#ADC_Chl_6
 ((
ut8_t
)0x06)

	)

315 
	#ADC_Chl_7
 ((
ut8_t
)0x07)

	)

316 
	#ADC_Chl_8
 ((
ut8_t
)0x08)

	)

317 
	#ADC_Chl_9
 ((
ut8_t
)0x09)

	)

318 
	#ADC_Chl_10
 ((
ut8_t
)0x0A)

	)

319 
	#ADC_Chl_11
 ((
ut8_t
)0x0B)

	)

320 
	#ADC_Chl_12
 ((
ut8_t
)0x0C)

	)

321 
	#ADC_Chl_13
 ((
ut8_t
)0x0D)

	)

322 
	#ADC_Chl_14
 ((
ut8_t
)0x0E)

	)

323 
	#ADC_Chl_15
 ((
ut8_t
)0x0F)

	)

324 
	#ADC_Chl_16
 ((
ut8_t
)0x10)

	)

325 
	#ADC_Chl_17
 ((
ut8_t
)0x11)

	)

326 
	#ADC_Chl_18
 ((
ut8_t
)0x12)

	)

328 #i
defed
 (
STM32F40_41xxx
)

329 
	#ADC_Chl_TempSs
 ((
ut8_t
)
ADC_Chl_16
)

	)

332 #i
defed
 (
STM32F427_437xx
|| defed (
STM32F429_439xx
|| defed (
STM32F401xx
|| defed (
STM32F411xE
)

333 
	#ADC_Chl_TempSs
 ((
ut8_t
)
ADC_Chl_18
)

	)

336 
	#ADC_Chl_Vft
 ((
ut8_t
)
ADC_Chl_17
)

	)

337 
	#ADC_Chl_Vb
 ((
ut8_t
)
ADC_Chl_18
)

	)

339 
	#IS_ADC_CHANNEL
(
CHANNEL
(((CHANNEL=
ADC_Chl_0
|| \

	)

340 ((
CHANNEL
=
ADC_Chl_1
) || \

341 ((
CHANNEL
=
ADC_Chl_2
) || \

342 ((
CHANNEL
=
ADC_Chl_3
) || \

343 ((
CHANNEL
=
ADC_Chl_4
) || \

344 ((
CHANNEL
=
ADC_Chl_5
) || \

345 ((
CHANNEL
=
ADC_Chl_6
) || \

346 ((
CHANNEL
=
ADC_Chl_7
) || \

347 ((
CHANNEL
=
ADC_Chl_8
) || \

348 ((
CHANNEL
=
ADC_Chl_9
) || \

349 ((
CHANNEL
=
ADC_Chl_10
) || \

350 ((
CHANNEL
=
ADC_Chl_11
) || \

351 ((
CHANNEL
=
ADC_Chl_12
) || \

352 ((
CHANNEL
=
ADC_Chl_13
) || \

353 ((
CHANNEL
=
ADC_Chl_14
) || \

354 ((
CHANNEL
=
ADC_Chl_15
) || \

355 ((
CHANNEL
=
ADC_Chl_16
) || \

356 ((
CHANNEL
=
ADC_Chl_17
) || \

357 ((
CHANNEL
=
ADC_Chl_18
))

366 
	#ADC_SameTime_3Cyes
 ((
ut8_t
)0x00)

	)

367 
	#ADC_SameTime_15Cyes
 ((
ut8_t
)0x01)

	)

368 
	#ADC_SameTime_28Cyes
 ((
ut8_t
)0x02)

	)

369 
	#ADC_SameTime_56Cyes
 ((
ut8_t
)0x03)

	)

370 
	#ADC_SameTime_84Cyes
 ((
ut8_t
)0x04)

	)

371 
	#ADC_SameTime_112Cyes
 ((
ut8_t
)0x05)

	)

372 
	#ADC_SameTime_144Cyes
 ((
ut8_t
)0x06)

	)

373 
	#ADC_SameTime_480Cyes
 ((
ut8_t
)0x07)

	)

374 
	#IS_ADC_SAMPLE_TIME
(
TIME
(((TIME=
ADC_SameTime_3Cyes
|| \

	)

375 ((
TIME
=
ADC_SameTime_15Cyes
) || \

376 ((
TIME
=
ADC_SameTime_28Cyes
) || \

377 ((
TIME
=
ADC_SameTime_56Cyes
) || \

378 ((
TIME
=
ADC_SameTime_84Cyes
) || \

379 ((
TIME
=
ADC_SameTime_112Cyes
) || \

380 ((
TIME
=
ADC_SameTime_144Cyes
) || \

381 ((
TIME
=
ADC_SameTime_480Cyes
))

390 
	#ADC_ExTrigInjecCvEdge_Ne
 ((
ut32_t
)0x00000000)

	)

391 
	#ADC_ExTrigInjecCvEdge_Risg
 ((
ut32_t
)0x00100000)

	)

392 
	#ADC_ExTrigInjecCvEdge_Flg
 ((
ut32_t
)0x00200000)

	)

393 
	#ADC_ExTrigInjecCvEdge_RisgFlg
 ((
ut32_t
)0x00300000)

	)

394 
	#IS_ADC_EXT_INJEC_TRIG_EDGE
(
EDGE
(((EDGE=
ADC_ExTrigInjecCvEdge_Ne
|| \

	)

395 ((
EDGE
=
ADC_ExTrigInjecCvEdge_Risg
) || \

396 ((
EDGE
=
ADC_ExTrigInjecCvEdge_Flg
) || \

397 ((
EDGE
=
ADC_ExTrigInjecCvEdge_RisgFlg
))

407 
	#ADC_ExTrigInjecCv_T1_CC4
 ((
ut32_t
)0x00000000)

	)

408 
	#ADC_ExTrigInjecCv_T1_TRGO
 ((
ut32_t
)0x00010000)

	)

409 
	#ADC_ExTrigInjecCv_T2_CC1
 ((
ut32_t
)0x00020000)

	)

410 
	#ADC_ExTrigInjecCv_T2_TRGO
 ((
ut32_t
)0x00030000)

	)

411 
	#ADC_ExTrigInjecCv_T3_CC2
 ((
ut32_t
)0x00040000)

	)

412 
	#ADC_ExTrigInjecCv_T3_CC4
 ((
ut32_t
)0x00050000)

	)

413 
	#ADC_ExTrigInjecCv_T4_CC1
 ((
ut32_t
)0x00060000)

	)

414 
	#ADC_ExTrigInjecCv_T4_CC2
 ((
ut32_t
)0x00070000)

	)

415 
	#ADC_ExTrigInjecCv_T4_CC3
 ((
ut32_t
)0x00080000)

	)

416 
	#ADC_ExTrigInjecCv_T4_TRGO
 ((
ut32_t
)0x00090000)

	)

417 
	#ADC_ExTrigInjecCv_T5_CC4
 ((
ut32_t
)0x000A0000)

	)

418 
	#ADC_ExTrigInjecCv_T5_TRGO
 ((
ut32_t
)0x000B0000)

	)

419 
	#ADC_ExTrigInjecCv_T8_CC2
 ((
ut32_t
)0x000C0000)

	)

420 
	#ADC_ExTrigInjecCv_T8_CC3
 ((
ut32_t
)0x000D0000)

	)

421 
	#ADC_ExTrigInjecCv_T8_CC4
 ((
ut32_t
)0x000E0000)

	)

422 
	#ADC_ExTrigInjecCv_Ext_IT15
 ((
ut32_t
)0x000F0000)

	)

423 
	#IS_ADC_EXT_INJEC_TRIG
(
INJTRIG
(((INJTRIG=
ADC_ExTrigInjecCv_T1_CC4
|| \

	)

424 ((
INJTRIG
=
ADC_ExTrigInjecCv_T1_TRGO
) || \

425 ((
INJTRIG
=
ADC_ExTrigInjecCv_T2_CC1
) || \

426 ((
INJTRIG
=
ADC_ExTrigInjecCv_T2_TRGO
) || \

427 ((
INJTRIG
=
ADC_ExTrigInjecCv_T3_CC2
) || \

428 ((
INJTRIG
=
ADC_ExTrigInjecCv_T3_CC4
) || \

429 ((
INJTRIG
=
ADC_ExTrigInjecCv_T4_CC1
) || \

430 ((
INJTRIG
=
ADC_ExTrigInjecCv_T4_CC2
) || \

431 ((
INJTRIG
=
ADC_ExTrigInjecCv_T4_CC3
) || \

432 ((
INJTRIG
=
ADC_ExTrigInjecCv_T4_TRGO
) || \

433 ((
INJTRIG
=
ADC_ExTrigInjecCv_T5_CC4
) || \

434 ((
INJTRIG
=
ADC_ExTrigInjecCv_T5_TRGO
) || \

435 ((
INJTRIG
=
ADC_ExTrigInjecCv_T8_CC2
) || \

436 ((
INJTRIG
=
ADC_ExTrigInjecCv_T8_CC3
) || \

437 ((
INJTRIG
=
ADC_ExTrigInjecCv_T8_CC4
) || \

438 ((
INJTRIG
=
ADC_ExTrigInjecCv_Ext_IT15
))

447 
	#ADC_InjeedChl_1
 ((
ut8_t
)0x14)

	)

448 
	#ADC_InjeedChl_2
 ((
ut8_t
)0x18)

	)

449 
	#ADC_InjeedChl_3
 ((
ut8_t
)0x1C)

	)

450 
	#ADC_InjeedChl_4
 ((
ut8_t
)0x20)

	)

451 
	#IS_ADC_INJECTED_CHANNEL
(
CHANNEL
(((CHANNEL=
ADC_InjeedChl_1
|| \

	)

452 ((
CHANNEL
=
ADC_InjeedChl_2
) || \

453 ((
CHANNEL
=
ADC_InjeedChl_3
) || \

454 ((
CHANNEL
=
ADC_InjeedChl_4
))

463 
	#ADC_AlogWchdog_SgRegEb
 ((
ut32_t
)0x00800200)

	)

464 
	#ADC_AlogWchdog_SgInjecEb
 ((
ut32_t
)0x00400200)

	)

465 
	#ADC_AlogWchdog_SgRegOrInjecEb
 ((
ut32_t
)0x00C00200)

	)

466 
	#ADC_AlogWchdog_ARegEb
 ((
ut32_t
)0x00800000)

	)

467 
	#ADC_AlogWchdog_AInjecEb
 ((
ut32_t
)0x00400000)

	)

468 
	#ADC_AlogWchdog_ARegAInjecEb
 ((
ut32_t
)0x00C00000)

	)

469 
	#ADC_AlogWchdog_Ne
 ((
ut32_t
)0x00000000)

	)

470 
	#IS_ADC_ANALOG_WATCHDOG
(
WATCHDOG
(((WATCHDOG=
ADC_AlogWchdog_SgRegEb
|| \

	)

471 ((
WATCHDOG
=
ADC_AlogWchdog_SgInjecEb
) || \

472 ((
WATCHDOG
=
ADC_AlogWchdog_SgRegOrInjecEb
) || \

473 ((
WATCHDOG
=
ADC_AlogWchdog_ARegEb
) || \

474 ((
WATCHDOG
=
ADC_AlogWchdog_AInjecEb
) || \

475 ((
WATCHDOG
=
ADC_AlogWchdog_ARegAInjecEb
) || \

476 ((
WATCHDOG
=
ADC_AlogWchdog_Ne
))

485 
	#ADC_IT_EOC
 ((
ut16_t
)0x0205)

	)

486 
	#ADC_IT_AWD
 ((
ut16_t
)0x0106)

	)

487 
	#ADC_IT_JEOC
 ((
ut16_t
)0x0407)

	)

488 
	#ADC_IT_OVR
 ((
ut16_t
)0x201A)

	)

489 
	#IS_ADC_IT
(
IT
(((IT=
ADC_IT_EOC
|| ((IT=
ADC_IT_AWD
|| \

	)

490 ((
IT
=
ADC_IT_JEOC
)|| ((IT=
ADC_IT_OVR
))

499 
	#ADC_FLAG_AWD
 ((
ut8_t
)0x01)

	)

500 
	#ADC_FLAG_EOC
 ((
ut8_t
)0x02)

	)

501 
	#ADC_FLAG_JEOC
 ((
ut8_t
)0x04)

	)

502 
	#ADC_FLAG_JSTRT
 ((
ut8_t
)0x08)

	)

503 
	#ADC_FLAG_STRT
 ((
ut8_t
)0x10)

	)

504 
	#ADC_FLAG_OVR
 ((
ut8_t
)0x20)

	)

506 
	#IS_ADC_CLEAR_FLAG
(
FLAG
((((FLAG& (
ut8_t
)0xC0=0x00&& ((FLAG!0x00))

	)

507 
	#IS_ADC_GET_FLAG
(
FLAG
(((FLAG=
ADC_FLAG_AWD
|| \

	)

508 ((
FLAG
=
ADC_FLAG_EOC
) || \

509 ((
FLAG
=
ADC_FLAG_JEOC
) || \

510 ((
FLAG
)=
ADC_FLAG_JSTRT
) || \

511 ((
FLAG
=
ADC_FLAG_STRT
) || \

512 ((
FLAG
)=
ADC_FLAG_OVR
))

521 
	#IS_ADC_THRESHOLD
(
THRESHOLD
((THRESHOLD<0xFFF)

	)

530 
	#IS_ADC_OFFSET
(
OFFSET
((OFFSET<0xFFF)

	)

539 
	#IS_ADC_INJECTED_LENGTH
(
LENGTH
(((LENGTH>0x1&& ((LENGTH<0x4))

	)

548 
	#IS_ADC_INJECTED_RANK
(
RANK
(((RANK>0x1&& ((RANK<0x4))

	)

557 
	#IS_ADC_REGULAR_LENGTH
(
LENGTH
(((LENGTH>0x1&& ((LENGTH<0x10))

	)

566 
	#IS_ADC_REGULAR_RANK
(
RANK
(((RANK>0x1&& ((RANK<0x10))

	)

575 
	#IS_ADC_REGULAR_DISC_NUMBER
(
NUMBER
(((NUMBER>0x1&& ((NUMBER<0x8))

	)

589 
ADC_DeIn
();

592 
ADC_In
(
ADC_TyDef
* 
ADCx
, 
ADC_InTyDef
* 
ADC_InSu
);

593 
ADC_SuIn
(
ADC_InTyDef
* 
ADC_InSu
);

594 
ADC_CommIn
(
ADC_CommInTyDef
* 
ADC_CommInSu
);

595 
ADC_CommSuIn
(
ADC_CommInTyDef
* 
ADC_CommInSu
);

596 
ADC_Cmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
);

599 
ADC_AlogWchdogCmd
(
ADC_TyDef
* 
ADCx
, 
ut32_t
 
ADC_AlogWchdog
);

600 
ADC_AlogWchdogThshdsCfig
(
ADC_TyDef
* 
ADCx
, 
ut16_t
 
HighThshd
,ut16_
LowThshd
);

601 
ADC_AlogWchdogSgChlCfig
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_Chl
);

604 
ADC_TempSsVftCmd
(
FuniڮS
 
NewS
);

605 
ADC_VBATCmd
(
FuniڮS
 
NewS
);

608 
ADC_RegurChlCfig
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_Chl
, ut8_
Rk
, ut8_
ADC_SameTime
);

609 
ADC_SoweSCv
(
ADC_TyDef
* 
ADCx
);

610 
FgStus
 
ADC_GSoweSCvStus
(
ADC_TyDef
* 
ADCx
);

611 
ADC_EOCOnEachRegurChlCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
);

612 
ADC_CtuousModeCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
);

613 
ADC_DiscModeChlCouCfig
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
Numb
);

614 
ADC_DiscModeCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
);

615 
ut16_t
 
ADC_GCvsiVue
(
ADC_TyDef
* 
ADCx
);

616 
ut32_t
 
ADC_GMuiModeCvsiVue
();

619 
ADC_DMACmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
);

620 
ADC_DMARequeALaTnsrCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
);

621 
ADC_MuiModeDMARequeALaTnsrCmd
(
FuniڮS
 
NewS
);

624 
ADC_InjeedChlCfig
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_Chl
, ut8_
Rk
, ut8_
ADC_SameTime
);

625 
ADC_InjeedSequrLgthCfig
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
Lgth
);

626 
ADC_SInjeedOfft
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_InjeedChl
, 
ut16_t
 
Offt
);

627 
ADC_ExTrigInjeedCvCfig
(
ADC_TyDef
* 
ADCx
, 
ut32_t
 
ADC_ExTrigInjecCv
);

628 
ADC_ExTrigInjeedCvEdgeCfig
(
ADC_TyDef
* 
ADCx
, 
ut32_t
 
ADC_ExTrigInjecCvEdge
);

629 
ADC_SoweSInjeedCv
(
ADC_TyDef
* 
ADCx
);

630 
FgStus
 
ADC_GSoweSInjeedCvCmdStus
(
ADC_TyDef
* 
ADCx
);

631 
ADC_AutoInjeedCvCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
);

632 
ADC_InjeedDiscModeCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
);

633 
ut16_t
 
ADC_GInjeedCvsiVue
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_InjeedChl
);

636 
ADC_ITCfig
(
ADC_TyDef
* 
ADCx
, 
ut16_t
 
ADC_IT
, 
FuniڮS
 
NewS
);

637 
FgStus
 
ADC_GFgStus
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_FLAG
);

638 
ADC_CˬFg
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_FLAG
);

639 
ITStus
 
ADC_GITStus
(
ADC_TyDef
* 
ADCx
, 
ut16_t
 
ADC_IT
);

640 
ADC_CˬITPdgB
(
ADC_TyDef
* 
ADCx
, 
ut16_t
 
ADC_IT
);

642 #ifde
__lulus


	@inc/spl/stm32f4xx_can.h

30 #ide
__STM32F4xx_CAN_H


31 
	#__STM32F4xx_CAN_H


	)

33 #ifde
__lulus


38 
	~"m32f4xx.h
"

50 
	#IS_CAN_ALL_PERIPH
(
PERIPH
(((PERIPH=
CAN1
|| \

	)

51 ((
PERIPH
=
CAN2
))

58 
ut16_t
 
CAN_Psr
;

61 
ut8_t
 
CAN_Mode
;

64 
ut8_t
 
CAN_SJW
;

69 
ut8_t
 
CAN_BS1
;

73 
ut8_t
 
CAN_BS2
;

76 
FuniڮS
 
CAN_TTCM
;

79 
FuniڮS
 
CAN_ABOM
;

82 
FuniڮS
 
CAN_AWUM
;

85 
FuniڮS
 
CAN_NART
;

88 
FuniڮS
 
CAN_RFLM
;

91 
FuniڮS
 
CAN_TXFP
;

93 } 
	tCAN_InTyDef
;

100 
ut16_t
 
CAN_FrIdHigh
;

104 
ut16_t
 
CAN_FrIdLow
;

108 
ut16_t
 
CAN_FrMaskIdHigh
;

113 
ut16_t
 
CAN_FrMaskIdLow
;

118 
ut16_t
 
CAN_FrFIFOAssignmt
;

121 
ut8_t
 
CAN_FrNumb
;

123 
ut8_t
 
CAN_FrMode
;

126 
ut8_t
 
CAN_FrS
;

129 
FuniڮS
 
CAN_FrAivi
;

131 } 
	tCAN_FrInTyDef
;

138 
ut32_t
 
StdId
;

141 
ut32_t
 
ExtId
;

144 
ut8_t
 
IDE
;

148 
ut8_t
 
RTR
;

152 
ut8_t
 
DLC
;

156 
ut8_t
 
Da
[8];

158 } 
	tCTxMsg
;

165 
ut32_t
 
StdId
;

168 
ut32_t
 
ExtId
;

171 
ut8_t
 
IDE
;

175 
ut8_t
 
RTR
;

179 
ut8_t
 
DLC
;

182 
ut8_t
 
Da
[8];

185 
ut8_t
 
FMI
;

188 } 
	tCRxMsg
;

200 
	#CAN_InStus_Faed
 ((
ut8_t
)0x00

	)

201 
	#CAN_InStus_Sucss
 ((
ut8_t
)0x01

	)

205 
	#CANINITFAILED
 
CAN_InStus_Faed


	)

206 
	#CANINITOK
 
CAN_InStus_Sucss


	)

215 
	#CAN_Mode_Nm
 ((
ut8_t
)0x00

	)

216 
	#CAN_Mode_LoBack
 ((
ut8_t
)0x01

	)

217 
	#CAN_Mode_St
 ((
ut8_t
)0x02

	)

218 
	#CAN_Mode_St_LoBack
 ((
ut8_t
)0x03

	)

220 
	#IS_CAN_MODE
(
MODE
(((MODE=
CAN_Mode_Nm
|| \

	)

221 ((
MODE
=
CAN_Mode_LoBack
)|| \

222 ((
MODE
=
CAN_Mode_St
) || \

223 ((
MODE
=
CAN_Mode_St_LoBack
))

233 
	#CAN_OtgMode_Inlizi
 ((
ut8_t
)0x00

	)

234 
	#CAN_OtgMode_Nm
 ((
ut8_t
)0x01

	)

235 
	#CAN_OtgMode_S˕
 ((
ut8_t
)0x02

	)

238 
	#IS_CAN_OPERATING_MODE
(
MODE
(((MODE=
CAN_OtgMode_Inlizi
||\

	)

239 ((
MODE
=
CAN_OtgMode_Nm
)|| \

240 ((
MODE
=
CAN_OtgMode_S˕
))

250 
	#CAN_ModeStus_Faed
 ((
ut8_t
)0x00

	)

251 
	#CAN_ModeStus_Sucss
 ((
ut8_t
)!
CAN_ModeStus_Faed


	)

259 
	#CAN_SJW_1tq
 ((
ut8_t
)0x00

	)

260 
	#CAN_SJW_2tq
 ((
ut8_t
)0x01

	)

261 
	#CAN_SJW_3tq
 ((
ut8_t
)0x02

	)

262 
	#CAN_SJW_4tq
 ((
ut8_t
)0x03

	)

264 
	#IS_CAN_SJW
(
SJW
(((SJW=
CAN_SJW_1tq
|| ((SJW=
CAN_SJW_2tq
)|| \

	)

265 ((
SJW
=
CAN_SJW_3tq
|| ((SJW=
CAN_SJW_4tq
))

273 
	#CAN_BS1_1tq
 ((
ut8_t
)0x00

	)

274 
	#CAN_BS1_2tq
 ((
ut8_t
)0x01

	)

275 
	#CAN_BS1_3tq
 ((
ut8_t
)0x02

	)

276 
	#CAN_BS1_4tq
 ((
ut8_t
)0x03

	)

277 
	#CAN_BS1_5tq
 ((
ut8_t
)0x04

	)

278 
	#CAN_BS1_6tq
 ((
ut8_t
)0x05

	)

279 
	#CAN_BS1_7tq
 ((
ut8_t
)0x06

	)

280 
	#CAN_BS1_8tq
 ((
ut8_t
)0x07

	)

281 
	#CAN_BS1_9tq
 ((
ut8_t
)0x08

	)

282 
	#CAN_BS1_10tq
 ((
ut8_t
)0x09

	)

283 
	#CAN_BS1_11tq
 ((
ut8_t
)0x0A

	)

284 
	#CAN_BS1_12tq
 ((
ut8_t
)0x0B

	)

285 
	#CAN_BS1_13tq
 ((
ut8_t
)0x0C

	)

286 
	#CAN_BS1_14tq
 ((
ut8_t
)0x0D

	)

287 
	#CAN_BS1_15tq
 ((
ut8_t
)0x0E

	)

288 
	#CAN_BS1_16tq
 ((
ut8_t
)0x0F

	)

290 
	#IS_CAN_BS1
(
BS1
((BS1<
CAN_BS1_16tq
)

	)

298 
	#CAN_BS2_1tq
 ((
ut8_t
)0x00

	)

299 
	#CAN_BS2_2tq
 ((
ut8_t
)0x01

	)

300 
	#CAN_BS2_3tq
 ((
ut8_t
)0x02

	)

301 
	#CAN_BS2_4tq
 ((
ut8_t
)0x03

	)

302 
	#CAN_BS2_5tq
 ((
ut8_t
)0x04

	)

303 
	#CAN_BS2_6tq
 ((
ut8_t
)0x05

	)

304 
	#CAN_BS2_7tq
 ((
ut8_t
)0x06

	)

305 
	#CAN_BS2_8tq
 ((
ut8_t
)0x07

	)

307 
	#IS_CAN_BS2
(
BS2
((BS2<
CAN_BS2_8tq
)

	)

315 
	#IS_CAN_PRESCALER
(
PRESCALER
(((PRESCALER>1&& ((PRESCALER<1024))

	)

323 
	#IS_CAN_FILTER_NUMBER
(
NUMBER
((NUMBER<27)

	)

331 
	#CAN_FrMode_IdMask
 ((
ut8_t
)0x00

	)

332 
	#CAN_FrMode_IdLi
 ((
ut8_t
)0x01

	)

334 
	#IS_CAN_FILTER_MODE
(
MODE
(((MODE=
CAN_FrMode_IdMask
|| \

	)

335 ((
MODE
=
CAN_FrMode_IdLi
))

343 
	#CAN_FrS_16b
 ((
ut8_t
)0x00

	)

344 
	#CAN_FrS_32b
 ((
ut8_t
)0x01

	)

346 
	#IS_CAN_FILTER_SCALE
(
SCALE
(((SCALE=
CAN_FrS_16b
|| \

	)

347 ((
SCALE
=
CAN_FrS_32b
))

355 
	#CAN_Fr_FIFO0
 ((
ut8_t
)0x00

	)

356 
	#CAN_Fr_FIFO1
 ((
ut8_t
)0x01

	)

357 
	#IS_CAN_FILTER_FIFO
(
FIFO
(((FIFO=
CAN_FrFIFO0
|| \

	)

358 ((
FIFO
=
CAN_FrFIFO1
))

361 
	#CAN_FrFIFO0
 
CAN_Fr_FIFO0


	)

362 
	#CAN_FrFIFO1
 
CAN_Fr_FIFO1


	)

370 
	#IS_CAN_BANKNUMBER
(
BANKNUMBER
(((BANKNUMBER>1&& ((BANKNUMBER<27))

	)

378 
	#IS_CAN_TRANSMITMAILBOX
(
TRANSMITMAILBOX
((TRANSMITMAILBOX<((
ut8_t
)0x02))

	)

379 
	#IS_CAN_STDID
(
STDID
((STDID<((
ut32_t
)0x7FF))

	)

380 
	#IS_CAN_EXTID
(
EXTID
((EXTID<((
ut32_t
)0x1FFFFFFF))

	)

381 
	#IS_CAN_DLC
(
DLC
((DLC<((
ut8_t
)0x08))

	)

389 
	#CAN_Id_Sndd
 ((
ut32_t
)0x00000000

	)

390 
	#CAN_Id_Exnded
 ((
ut32_t
)0x00000004

	)

391 
	#IS_CAN_IDTYPE
(
IDTYPE
(((IDTYPE=
CAN_Id_Sndd
|| \

	)

392 ((
IDTYPE
=
CAN_Id_Exnded
))

395 
	#CAN_ID_STD
 
CAN_Id_Sndd


	)

396 
	#CAN_ID_EXT
 
CAN_Id_Exnded


	)

404 
	#CAN_RTR_Da
 ((
ut32_t
)0x00000000

	)

405 
	#CAN_RTR_Reme
 ((
ut32_t
)0x00000002

	)

406 
	#IS_CAN_RTR
(
RTR
(((RTR=
CAN_RTR_Da
|| ((RTR=
CAN_RTR_Reme
))

	)

409 
	#CAN_RTR_DATA
 
CAN_RTR_Da


	)

410 
	#CAN_RTR_REMOTE
 
CAN_RTR_Reme


	)

418 
	#CAN_TxStus_Faed
 ((
ut8_t
)0x00)

	)

419 
	#CAN_TxStus_Ok
 ((
ut8_t
)0x01

	)

420 
	#CAN_TxStus_Pdg
 ((
ut8_t
)0x02

	)

421 
	#CAN_TxStus_NoMaBox
 ((
ut8_t
)0x04

	)

424 
	#CANTXFAILED
 
CAN_TxStus_Faed


	)

425 
	#CANTXOK
 
CAN_TxStus_Ok


	)

426 
	#CANTXPENDING
 
CAN_TxStus_Pdg


	)

427 
	#CAN_NO_MB
 
CAN_TxStus_NoMaBox


	)

435 
	#CAN_FIFO0
 ((
ut8_t
)0x00

	)

436 
	#CAN_FIFO1
 ((
ut8_t
)0x01

	)

438 
	#IS_CAN_FIFO
(
FIFO
(((FIFO=
CAN_FIFO0
|| ((FIFO=
CAN_FIFO1
))

	)

446 
	#CAN_S˕_Faed
 ((
ut8_t
)0x00

	)

447 
	#CAN_S˕_Ok
 ((
ut8_t
)0x01

	)

450 
	#CANSLEEPFAILED
 
CAN_S˕_Faed


	)

451 
	#CANSLEEPOK
 
CAN_S˕_Ok


	)

459 
	#CAN_WakeUp_Faed
 ((
ut8_t
)0x00

	)

460 
	#CAN_WakeUp_Ok
 ((
ut8_t
)0x01

	)

463 
	#CANWAKEUPFAILED
 
CAN_WakeUp_Faed


	)

464 
	#CANWAKEUPOK
 
CAN_WakeUp_Ok


	)

473 
	#CAN_ECode_NoE
 ((
ut8_t
)0x00

	)

474 
	#CAN_ECode_StuffE
 ((
ut8_t
)0x10

	)

475 
	#CAN_ECode_FmE
 ((
ut8_t
)0x20

	)

476 
	#CAN_ECode_ACKE
 ((
ut8_t
)0x30

	)

477 
	#CAN_ECode_BRessiveE
 ((
ut8_t
)0x40

	)

478 
	#CAN_ECode_BDomtE
 ((
ut8_t
)0x50

	)

479 
	#CAN_ECode_CRCE
 ((
ut8_t
)0x60

	)

480 
	#CAN_ECode_SoweSE
 ((
ut8_t
)0x70

	)

494 
	#CAN_FLAG_RQCP0
 ((
ut32_t
)0x38000001

	)

495 
	#CAN_FLAG_RQCP1
 ((
ut32_t
)0x38000100

	)

496 
	#CAN_FLAG_RQCP2
 ((
ut32_t
)0x38010000

	)

499 
	#CAN_FLAG_FMP0
 ((
ut32_t
)0x12000003

	)

500 
	#CAN_FLAG_FF0
 ((
ut32_t
)0x32000008

	)

501 
	#CAN_FLAG_FOV0
 ((
ut32_t
)0x32000010

	)

502 
	#CAN_FLAG_FMP1
 ((
ut32_t
)0x14000003

	)

503 
	#CAN_FLAG_FF1
 ((
ut32_t
)0x34000008

	)

504 
	#CAN_FLAG_FOV1
 ((
ut32_t
)0x34000010

	)

507 
	#CAN_FLAG_WKU
 ((
ut32_t
)0x31000008

	)

508 
	#CAN_FLAG_SLAK
 ((
ut32_t
)0x31000012

	)

513 
	#CAN_FLAG_EWG
 ((
ut32_t
)0x10F00001

	)

514 
	#CAN_FLAG_EPV
 ((
ut32_t
)0x10F00002

	)

515 
	#CAN_FLAG_BOF
 ((
ut32_t
)0x10F00004

	)

516 
	#CAN_FLAG_LEC
 ((
ut32_t
)0x30F00070

	)

518 
	#IS_CAN_GET_FLAG
(
FLAG
(((FLAG=
CAN_FLAG_LEC
|| ((FLAG=
CAN_FLAG_BOF
|| \

	)

519 ((
FLAG
=
CAN_FLAG_EPV
|| ((FLAG=
CAN_FLAG_EWG
) || \

520 ((
FLAG
=
CAN_FLAG_WKU
|| ((FLAG=
CAN_FLAG_FOV0
) || \

521 ((
FLAG
=
CAN_FLAG_FF0
|| ((FLAG=
CAN_FLAG_FMP0
) || \

522 ((
FLAG
=
CAN_FLAG_FOV1
|| ((FLAG=
CAN_FLAG_FF1
) || \

523 ((
FLAG
=
CAN_FLAG_FMP1
|| ((FLAG=
CAN_FLAG_RQCP2
) || \

524 ((
FLAG
=
CAN_FLAG_RQCP1
)|| ((FLAG=
CAN_FLAG_RQCP0
) || \

525 ((
FLAG
=
CAN_FLAG_SLAK
 ))

527 
	#IS_CAN_CLEAR_FLAG
(
FLAG
)(((FLAG=
CAN_FLAG_LEC
|| ((FLAG=
CAN_FLAG_RQCP2
|| \

	)

528 ((
FLAG
=
CAN_FLAG_RQCP1
|| ((FLAG=
CAN_FLAG_RQCP0
) || \

529 ((
FLAG
=
CAN_FLAG_FF0
|| ((FLAG=
CAN_FLAG_FOV0
) ||\

530 ((
FLAG
=
CAN_FLAG_FF1
|| ((FLAG=
CAN_FLAG_FOV1
) || \

531 ((
FLAG
=
CAN_FLAG_WKU
|| ((FLAG=
CAN_FLAG_SLAK
))

540 
	#CAN_IT_TME
 ((
ut32_t
)0x00000001

	)

543 
	#CAN_IT_FMP0
 ((
ut32_t
)0x00000002

	)

544 
	#CAN_IT_FF0
 ((
ut32_t
)0x00000004

	)

545 
	#CAN_IT_FOV0
 ((
ut32_t
)0x00000008

	)

546 
	#CAN_IT_FMP1
 ((
ut32_t
)0x00000010

	)

547 
	#CAN_IT_FF1
 ((
ut32_t
)0x00000020

	)

548 
	#CAN_IT_FOV1
 ((
ut32_t
)0x00000040

	)

551 
	#CAN_IT_WKU
 ((
ut32_t
)0x00010000

	)

552 
	#CAN_IT_SLK
 ((
ut32_t
)0x00020000

	)

555 
	#CAN_IT_EWG
 ((
ut32_t
)0x00000100

	)

556 
	#CAN_IT_EPV
 ((
ut32_t
)0x00000200

	)

557 
	#CAN_IT_BOF
 ((
ut32_t
)0x00000400

	)

558 
	#CAN_IT_LEC
 ((
ut32_t
)0x00000800

	)

559 
	#CAN_IT_ERR
 ((
ut32_t
)0x00008000

	)

562 
	#CAN_IT_RQCP0
 
CAN_IT_TME


	)

563 
	#CAN_IT_RQCP1
 
CAN_IT_TME


	)

564 
	#CAN_IT_RQCP2
 
CAN_IT_TME


	)

567 
	#IS_CAN_IT
(
IT
(((IT=
CAN_IT_TME
|| ((IT=
CAN_IT_FMP0
||\

	)

568 ((
IT
=
CAN_IT_FF0
|| ((IT=
CAN_IT_FOV0
) ||\

569 ((
IT
=
CAN_IT_FMP1
|| ((IT=
CAN_IT_FF1
) ||\

570 ((
IT
=
CAN_IT_FOV1
|| ((IT=
CAN_IT_EWG
) ||\

571 ((
IT
=
CAN_IT_EPV
|| ((IT=
CAN_IT_BOF
) ||\

572 ((
IT
=
CAN_IT_LEC
|| ((IT=
CAN_IT_ERR
) ||\

573 ((
IT
=
CAN_IT_WKU
|| ((IT=
CAN_IT_SLK
))

575 
	#IS_CAN_CLEAR_IT
(
IT
(((IT=
CAN_IT_TME
|| ((IT=
CAN_IT_FF0
||\

	)

576 ((
IT
=
CAN_IT_FOV0
)|| ((IT=
CAN_IT_FF1
) ||\

577 ((
IT
=
CAN_IT_FOV1
)|| ((IT=
CAN_IT_EWG
) ||\

578 ((
IT
=
CAN_IT_EPV
|| ((IT=
CAN_IT_BOF
) ||\

579 ((
IT
=
CAN_IT_LEC
|| ((IT=
CAN_IT_ERR
) ||\

580 ((
IT
=
CAN_IT_WKU
|| ((IT=
CAN_IT_SLK
))

593 
CAN_DeIn
(
CAN_TyDef
* 
CANx
);

596 
ut8_t
 
CAN_In
(
CAN_TyDef
* 
CANx
, 
CAN_InTyDef
* 
CAN_InSu
);

597 
CAN_FrIn
(
CAN_FrInTyDef
* 
CAN_FrInSu
);

598 
CAN_SuIn
(
CAN_InTyDef
* 
CAN_InSu
);

599 
CAN_SveSBk
(
ut8_t
 
CAN_BkNumb
);

600 
CAN_DBGFeze
(
CAN_TyDef
* 
CANx
, 
FuniڮS
 
NewS
);

601 
CAN_TTComModeCmd
(
CAN_TyDef
* 
CANx
, 
FuniڮS
 
NewS
);

604 
ut8_t
 
CAN_Tnsm
(
CAN_TyDef
* 
CANx
, 
CTxMsg
* 
TxMesge
);

605 
ut8_t
 
CAN_TnsmStus
(
CAN_TyDef
* 
CANx
, ut8_
TnsmMabox
);

606 
CAN_ClTnsm
(
CAN_TyDef
* 
CANx
, 
ut8_t
 
Mabox
);

609 
CAN_Reive
(
CAN_TyDef
* 
CANx
, 
ut8_t
 
FIFONumb
, 
CRxMsg
* 
RxMesge
);

610 
CAN_FIFOR
(
CAN_TyDef
* 
CANx
, 
ut8_t
 
FIFONumb
);

611 
ut8_t
 
CAN_MesgePdg
(
CAN_TyDef
* 
CANx
, ut8_
FIFONumb
);

614 
ut8_t
 
CAN_OtgModeReque
(
CAN_TyDef
* 
CANx
, ut8_
CAN_OtgMode
);

615 
ut8_t
 
CAN_S˕
(
CAN_TyDef
* 
CANx
);

616 
ut8_t
 
CAN_WakeUp
(
CAN_TyDef
* 
CANx
);

619 
ut8_t
 
CAN_GLaECode
(
CAN_TyDef
* 
CANx
);

620 
ut8_t
 
CAN_GReiveECou
(
CAN_TyDef
* 
CANx
);

621 
ut8_t
 
CAN_GLSBTnsmECou
(
CAN_TyDef
* 
CANx
);

624 
CAN_ITCfig
(
CAN_TyDef
* 
CANx
, 
ut32_t
 
CAN_IT
, 
FuniڮS
 
NewS
);

625 
FgStus
 
CAN_GFgStus
(
CAN_TyDef
* 
CANx
, 
ut32_t
 
CAN_FLAG
);

626 
CAN_CˬFg
(
CAN_TyDef
* 
CANx
, 
ut32_t
 
CAN_FLAG
);

627 
ITStus
 
CAN_GITStus
(
CAN_TyDef
* 
CANx
, 
ut32_t
 
CAN_IT
);

628 
CAN_CˬITPdgB
(
CAN_TyDef
* 
CANx
, 
ut32_t
 
CAN_IT
);

630 #ifde
__lulus


	@inc/spl/stm32f4xx_conf.h

29 #ide
__STM32F4xx_CONF_H


30 
	#__STM32F4xx_CONF_H


	)

32 #i
defed
 (
HSE_VALUE
)

34 #unde
HSE_VALUE


35 
	#HSE_VALUE
 ((
ut32_t
)8000000)

	)

47 
	~"m32f4xx_dma.h
"

48 
	~"m32f4xx_exti.h
"

49 
	~"m32f4xx_ash.h
"

51 
	~"m32f4xx_dma2d.h
"

52 
	~"m32f4xx_fmc.h
"

54 
	~"m32f4xx_gpio.h
"

56 
	~"m32f4xx_iwdg.h
"

57 
	~"m32f4xx_pwr.h
"

58 
	~"m32f4xx_rcc.h
"

60 
	~"m32f4xx_c.h
"

63 
	~"m32f4xx_syscfg.h
"

65 
	~"m32f4xx_u.h
"

67 
	~"misc.h
"

83 #ifde 
USE_FULL_ASSERT


93 
	#as_m
(
ex
(x? ()0 : 
	`as_ed
((
ut8_t
 *)
__FILE__
, 
__LINE__
))

	)

95 
as_ed
(
ut8_t
* 
fe
, 
ut32_t
 
le
);

97 
	#as_m
(
ex
(()0)

	)

	@inc/spl/stm32f4xx_crc.h

30 #ide
__STM32F4xx_CRC_H


31 
	#__STM32F4xx_CRC_H


	)

33 #ifde
__lulus


38 
	~"m32f4xx.h
"

62 
CRC_RetDR
();

63 
ut32_t
 
CRC_CcCRC
(ut32_
Da
);

64 
ut32_t
 
CRC_CcBlockCRC
(ut32_
pBufr
[], ut32_
BufrLgth
);

65 
ut32_t
 
CRC_GCRC
();

66 
CRC_SIDRegi
(
ut8_t
 
IDVue
);

67 
ut8_t
 
CRC_GIDRegi
();

69 #ifde
__lulus


	@inc/spl/stm32f4xx_cryp.h

30 #ide
__STM32F4xx_CRYP_H


31 
	#__STM32F4xx_CRYP_H


	)

33 #ifde
__lulus


38 
	~"m32f4xx.h
"

55 
ut32_t
 
CRYP_AlgoD
;

57 
ut32_t
 
CRYP_AlgoMode
;

60 
ut32_t
 
CRYP_DaTy
;

62 
ut32_t
 
CRYP_KeySize
;

65 }
	tCRYP_InTyDef
;

72 
ut32_t
 
CRYP_Key0Le
;

73 
ut32_t
 
CRYP_Key0Right
;

74 
ut32_t
 
CRYP_Key1Le
;

75 
ut32_t
 
CRYP_Key1Right
;

76 
ut32_t
 
CRYP_Key2Le
;

77 
ut32_t
 
CRYP_Key2Right
;

78 
ut32_t
 
CRYP_Key3Le
;

79 
ut32_t
 
CRYP_Key3Right
;

80 }
	tCRYP_KeyInTyDef
;

86 
ut32_t
 
CRYP_IV0Le
;

87 
ut32_t
 
CRYP_IV0Right
;

88 
ut32_t
 
CRYP_IV1Le
;

89 
ut32_t
 
CRYP_IV1Right
;

90 }
	tCRYP_IVInTyDef
;

98 
ut32_t
 
CR_CutCfig
;

100 
ut32_t
 
CRYP_IV0LR
;

101 
ut32_t
 
CRYP_IV0RR
;

102 
ut32_t
 
CRYP_IV1LR
;

103 
ut32_t
 
CRYP_IV1RR
;

105 
ut32_t
 
CRYP_K0LR
;

106 
ut32_t
 
CRYP_K0RR
;

107 
ut32_t
 
CRYP_K1LR
;

108 
ut32_t
 
CRYP_K1RR
;

109 
ut32_t
 
CRYP_K2LR
;

110 
ut32_t
 
CRYP_K2RR
;

111 
ut32_t
 
CRYP_K3LR
;

112 
ut32_t
 
CRYP_K3RR
;

113 
ut32_t
 
CRYP_CSGCMCCMR
[8];

114 
ut32_t
 
CRYP_CSGCMR
[8];

115 }
	tCRYP_Cڋxt
;

127 
	#CRYP_AlgoD_Eny
 ((
ut16_t
)0x0000)

	)

128 
	#CRYP_AlgoD_Dey
 ((
ut16_t
)0x0004)

	)

129 
	#IS_CRYP_ALGODIR
(
ALGODIR
(((ALGODIR=
CRYP_AlgoD_Eny
|| \

	)

130 ((
ALGODIR
=
CRYP_AlgoD_Dey
))

141 
	#CRYP_AlgoMode_TDES_ECB
 ((
ut32_t
)0x00000000)

	)

142 
	#CRYP_AlgoMode_TDES_CBC
 ((
ut32_t
)0x00000008)

	)

145 
	#CRYP_AlgoMode_DES_ECB
 ((
ut32_t
)0x00000010)

	)

146 
	#CRYP_AlgoMode_DES_CBC
 ((
ut32_t
)0x00000018)

	)

149 
	#CRYP_AlgoMode_AES_ECB
 ((
ut32_t
)0x00000020)

	)

150 
	#CRYP_AlgoMode_AES_CBC
 ((
ut32_t
)0x00000028)

	)

151 
	#CRYP_AlgoMode_AES_CTR
 ((
ut32_t
)0x00000030)

	)

152 
	#CRYP_AlgoMode_AES_Key
 ((
ut32_t
)0x00000038)

	)

153 
	#CRYP_AlgoMode_AES_GCM
 ((
ut32_t
)0x00080000)

	)

154 
	#CRYP_AlgoMode_AES_CCM
 ((
ut32_t
)0x00080008)

	)

156 
	#IS_CRYP_ALGOMODE
(
ALGOMODE
(((ALGOMODE=
CRYP_AlgoMode_TDES_ECB
|| \

	)

157 ((
ALGOMODE
=
CRYP_AlgoMode_TDES_CBC
)|| \

158 ((
ALGOMODE
=
CRYP_AlgoMode_DES_ECB
) || \

159 ((
ALGOMODE
=
CRYP_AlgoMode_DES_CBC
) || \

160 ((
ALGOMODE
=
CRYP_AlgoMode_AES_ECB
) || \

161 ((
ALGOMODE
=
CRYP_AlgoMode_AES_CBC
) || \

162 ((
ALGOMODE
=
CRYP_AlgoMode_AES_CTR
) || \

163 ((
ALGOMODE
=
CRYP_AlgoMode_AES_Key
) || \

164 ((
ALGOMODE
=
CRYP_AlgoMode_AES_GCM
) || \

165 ((
ALGOMODE
=
CRYP_AlgoMode_AES_CCM
))

175 
	#CRYP_Pha_In
 ((
ut32_t
)0x00000000)

	)

176 
	#CRYP_Pha_Hd
 
CRYP_CR_GCM_CCMPH_0


	)

177 
	#CRYP_Pha_Payld
 
CRYP_CR_GCM_CCMPH_1


	)

178 
	#CRYP_Pha_F
 
CRYP_CR_GCM_CCMPH


	)

180 
	#IS_CRYP_PHASE
(
PHASE
(((PHASE=
CRYP_Pha_In
|| \

	)

181 ((
PHASE
=
CRYP_Pha_Hd
) || \

182 ((
PHASE
=
CRYP_Pha_Payld
) || \

183 ((
PHASE
=
CRYP_Pha_F
))

192 
	#CRYP_DaTy_32b
 ((
ut16_t
)0x0000)

	)

193 
	#CRYP_DaTy_16b
 ((
ut16_t
)0x0040)

	)

194 
	#CRYP_DaTy_8b
 ((
ut16_t
)0x0080)

	)

195 
	#CRYP_DaTy_1b
 ((
ut16_t
)0x00C0)

	)

196 
	#IS_CRYP_DATATYPE
(
DATATYPE
(((DATATYPE=
CRYP_DaTy_32b
|| \

	)

197 ((
DATATYPE
=
CRYP_DaTy_16b
)|| \

198 ((
DATATYPE
=
CRYP_DaTy_8b
)|| \

199 ((
DATATYPE
=
CRYP_DaTy_1b
))

207 
	#CRYP_KeySize_128b
 ((
ut16_t
)0x0000)

	)

208 
	#CRYP_KeySize_192b
 ((
ut16_t
)0x0100)

	)

209 
	#CRYP_KeySize_256b
 ((
ut16_t
)0x0200)

	)

210 
	#IS_CRYP_KEYSIZE
(
KEYSIZE
(((KEYSIZE=
CRYP_KeySize_128b
)|| \

	)

211 ((
KEYSIZE
=
CRYP_KeySize_192b
)|| \

212 ((
KEYSIZE
=
CRYP_KeySize_256b
))

220 
	#CRYP_FLAG_BUSY
 ((
ut8_t
)0x10

	)

224 
	#CRYP_FLAG_IFEM
 ((
ut8_t
)0x01

	)

225 
	#CRYP_FLAG_IFNF
 ((
ut8_t
)0x02

	)

226 
	#CRYP_FLAG_INRIS
 ((
ut8_t
)0x22

	)

227 
	#CRYP_FLAG_OFNE
 ((
ut8_t
)0x04

	)

229 
	#CRYP_FLAG_OFFU
 ((
ut8_t
)0x08

	)

230 
	#CRYP_FLAG_OUTRIS
 ((
ut8_t
)0x21

	)

233 
	#IS_CRYP_GET_FLAG
(
FLAG
(((FLAG=
CRYP_FLAG_IFEM
|| \

	)

234 ((
FLAG
=
CRYP_FLAG_IFNF
) || \

235 ((
FLAG
=
CRYP_FLAG_OFNE
) || \

236 ((
FLAG
=
CRYP_FLAG_OFFU
) || \

237 ((
FLAG
=
CRYP_FLAG_BUSY
) || \

238 ((
FLAG
=
CRYP_FLAG_OUTRIS
)|| \

239 ((
FLAG
=
CRYP_FLAG_INRIS
))

247 
	#CRYP_IT_INI
 ((
ut8_t
)0x01

	)

248 
	#CRYP_IT_OUTI
 ((
ut8_t
)0x02

	)

249 
	#IS_CRYP_CONFIG_IT
(
IT
((((IT& (
ut8_t
)0xFC=0x00&& ((IT!0x00))

	)

250 
	#IS_CRYP_GET_IT
(
IT
(((IT=
CRYP_IT_INI
|| ((IT=
CRYP_IT_OUTI
))

	)

259 
	#MODE_ENCRYPT
 ((
ut8_t
)0x01)

	)

260 
	#MODE_DECRYPT
 ((
ut8_t
)0x00)

	)

269 
	#CRYP_DMAReq_DaIN
 ((
ut8_t
)0x01)

	)

270 
	#CRYP_DMAReq_DaOUT
 ((
ut8_t
)0x02)

	)

271 
	#IS_CRYP_DMAREQ
(
DMAREQ
((((DMAREQ& (
ut8_t
)0xFC=0x00&& ((DMAREQ!0x00))

	)

284 
CRYP_DeIn
();

287 
CRYP_In
(
CRYP_InTyDef
* 
CRYP_InSu
);

288 
CRYP_SuIn
(
CRYP_InTyDef
* 
CRYP_InSu
);

289 
CRYP_KeyIn
(
CRYP_KeyInTyDef
* 
CRYP_KeyInSu
);

290 
CRYP_KeySuIn
(
CRYP_KeyInTyDef
* 
CRYP_KeyInSu
);

291 
CRYP_IVIn
(
CRYP_IVInTyDef
* 
CRYP_IVInSu
);

292 
CRYP_IVSuIn
(
CRYP_IVInTyDef
* 
CRYP_IVInSu
);

293 
CRYP_Cmd
(
FuniڮS
 
NewS
);

294 
CRYP_PhaCfig
(
ut32_t
 
CRYP_Pha
);

295 
CRYP_FIFOFlush
();

297 
CRYP_DaIn
(
ut32_t
 
Da
);

298 
ut32_t
 
CRYP_DaOut
();

301 
EStus
 
CRYP_SaveCڋxt
(
CRYP_Cڋxt
* 
CRYP_CڋxtSave
,

302 
CRYP_KeyInTyDef
* 
CRYP_KeyInSu
);

303 
CRYP_ReeCڋxt
(
CRYP_Cڋxt
* 
CRYP_CڋxtRee
);

306 
CRYP_DMACmd
(
ut8_t
 
CRYP_DMAReq
, 
FuniڮS
 
NewS
);

309 
CRYP_ITCfig
(
ut8_t
 
CRYP_IT
, 
FuniڮS
 
NewS
);

310 
ITStus
 
CRYP_GITStus
(
ut8_t
 
CRYP_IT
);

311 
FuniڮS
 
CRYP_GCmdStus
();

312 
FgStus
 
CRYP_GFgStus
(
ut8_t
 
CRYP_FLAG
);

315 
EStus
 
CRYP_AES_ECB
(
ut8_t
 
Mode
,

316 
ut8_t
 *
Key
, 
ut16_t
 
Keysize
,

317 
ut8_t
 *
Iut
, 
ut32_t
 
Ingth
,

318 
ut8_t
 *
Ouut
);

320 
EStus
 
CRYP_AES_CBC
(
ut8_t
 
Mode
,

321 
ut8_t
 
InVes
[16],

322 
ut8_t
 *
Key
, 
ut16_t
 
Keysize
,

323 
ut8_t
 *
Iut
, 
ut32_t
 
Ingth
,

324 
ut8_t
 *
Ouut
);

326 
EStus
 
CRYP_AES_CTR
(
ut8_t
 
Mode
,

327 
ut8_t
 
InVes
[16],

328 
ut8_t
 *
Key
, 
ut16_t
 
Keysize
,

329 
ut8_t
 *
Iut
, 
ut32_t
 
Ingth
,

330 
ut8_t
 *
Ouut
);

332 
EStus
 
CRYP_AES_GCM
(
ut8_t
 
Mode
, ut8_
InVes
[16],

333 
ut8_t
 *
Key
, 
ut16_t
 
Keysize
,

334 
ut8_t
 *
Iut
, 
ut32_t
 
ILgth
,

335 
ut8_t
 *
Hd
, 
ut32_t
 
HLgth
,

336 
ut8_t
 *
Ouut
, ut8_*
AuthTAG
);

338 
EStus
 
CRYP_AES_CCM
(
ut8_t
 
Mode
,

339 
ut8_t
* 
N
, 
ut32_t
 
NSize
,

340 
ut8_t
* 
Key
, 
ut16_t
 
Keysize
,

341 
ut8_t
* 
Iut
, 
ut32_t
 
ILgth
,

342 
ut8_t
* 
Hd
, 
ut32_t
 
HLgth
, ut8_*
HBufr
,

343 
ut8_t
* 
Ouut
,

344 
ut8_t
* 
AuthTAG
, 
ut32_t
 
TAGSize
);

347 
EStus
 
CRYP_TDES_ECB
(
ut8_t
 
Mode
,

348 
ut8_t
 
Key
[24],

349 
ut8_t
 *
Iut
, 
ut32_t
 
Ingth
,

350 
ut8_t
 *
Ouut
);

352 
EStus
 
CRYP_TDES_CBC
(
ut8_t
 
Mode
,

353 
ut8_t
 
Key
[24],

354 
ut8_t
 
InVes
[8],

355 
ut8_t
 *
Iut
, 
ut32_t
 
Ingth
,

356 
ut8_t
 *
Ouut
);

359 
EStus
 
CRYP_DES_ECB
(
ut8_t
 
Mode
,

360 
ut8_t
 
Key
[8],

361 
ut8_t
 *
Iut
, 
ut32_t
 
Ingth
,

362 
ut8_t
 *
Ouut
);

364 
EStus
 
CRYP_DES_CBC
(
ut8_t
 
Mode
,

365 
ut8_t
 
Key
[8],

366 
ut8_t
 
InVes
[8],

367 
ut8_t
 *
Iut
,
ut32_t
 
Ingth
,

368 
ut8_t
 *
Ouut
);

370 #ifde
__lulus


	@inc/spl/stm32f4xx_dac.h

30 #ide
__STM32F4xx_DAC_H


31 
	#__STM32F4xx_DAC_H


	)

33 #ifde
__lulus


38 
	~"m32f4xx.h
"

56 
ut32_t
 
DAC_Trigg
;

59 
ut32_t
 
DAC_WaveGi
;

63 
ut32_t
 
DAC_LFSRUnmask_TrngAmude
;

67 
ut32_t
 
DAC_OuutBufr
;

69 }
	tDAC_InTyDef
;

81 
	#DAC_Trigg_Ne
 ((
ut32_t
)0x00000000

	)

83 
	#DAC_Trigg_T2_TRGO
 ((
ut32_t
)0x00000024

	)

84 
	#DAC_Trigg_T4_TRGO
 ((
ut32_t
)0x0000002C

	)

85 
	#DAC_Trigg_T5_TRGO
 ((
ut32_t
)0x0000001C

	)

86 
	#DAC_Trigg_T6_TRGO
 ((
ut32_t
)0x00000004

	)

87 
	#DAC_Trigg_T7_TRGO
 ((
ut32_t
)0x00000014

	)

88 
	#DAC_Trigg_T8_TRGO
 ((
ut32_t
)0x0000000C

	)

90 
	#DAC_Trigg_Ext_IT9
 ((
ut32_t
)0x00000034

	)

91 
	#DAC_Trigg_Sowe
 ((
ut32_t
)0x0000003C

	)

93 
	#IS_DAC_TRIGGER
(
TRIGGER
(((TRIGGER=
DAC_Trigg_Ne
|| \

	)

94 ((
TRIGGER
=
DAC_Trigg_T6_TRGO
) || \

95 ((
TRIGGER
=
DAC_Trigg_T8_TRGO
) || \

96 ((
TRIGGER
=
DAC_Trigg_T7_TRGO
) || \

97 ((
TRIGGER
=
DAC_Trigg_T5_TRGO
) || \

98 ((
TRIGGER
=
DAC_Trigg_T2_TRGO
) || \

99 ((
TRIGGER
=
DAC_Trigg_T4_TRGO
) || \

100 ((
TRIGGER
=
DAC_Trigg_Ext_IT9
) || \

101 ((
TRIGGER
=
DAC_Trigg_Sowe
))

111 
	#DAC_WaveGi_Ne
 ((
ut32_t
)0x00000000)

	)

112 
	#DAC_WaveGi_Noi
 ((
ut32_t
)0x00000040)

	)

113 
	#DAC_WaveGi_Trng
 ((
ut32_t
)0x00000080)

	)

114 
	#IS_DAC_GENERATE_WAVE
(
WAVE
(((WAVE=
DAC_WaveGi_Ne
|| \

	)

115 ((
WAVE
=
DAC_WaveGi_Noi
) || \

116 ((
WAVE
=
DAC_WaveGi_Trng
))

125 
	#DAC_LFSRUnmask_B0
 ((
ut32_t
)0x00000000

	)

126 
	#DAC_LFSRUnmask_Bs1_0
 ((
ut32_t
)0x00000100

	)

127 
	#DAC_LFSRUnmask_Bs2_0
 ((
ut32_t
)0x00000200

	)

128 
	#DAC_LFSRUnmask_Bs3_0
 ((
ut32_t
)0x00000300

	)

129 
	#DAC_LFSRUnmask_Bs4_0
 ((
ut32_t
)0x00000400

	)

130 
	#DAC_LFSRUnmask_Bs5_0
 ((
ut32_t
)0x00000500

	)

131 
	#DAC_LFSRUnmask_Bs6_0
 ((
ut32_t
)0x00000600

	)

132 
	#DAC_LFSRUnmask_Bs7_0
 ((
ut32_t
)0x00000700

	)

133 
	#DAC_LFSRUnmask_Bs8_0
 ((
ut32_t
)0x00000800

	)

134 
	#DAC_LFSRUnmask_Bs9_0
 ((
ut32_t
)0x00000900

	)

135 
	#DAC_LFSRUnmask_Bs10_0
 ((
ut32_t
)0x00000A00

	)

136 
	#DAC_LFSRUnmask_Bs11_0
 ((
ut32_t
)0x00000B00

	)

137 
	#DAC_TrngAmude_1
 ((
ut32_t
)0x00000000

	)

138 
	#DAC_TrngAmude_3
 ((
ut32_t
)0x00000100

	)

139 
	#DAC_TrngAmude_7
 ((
ut32_t
)0x00000200

	)

140 
	#DAC_TrngAmude_15
 ((
ut32_t
)0x00000300

	)

141 
	#DAC_TrngAmude_31
 ((
ut32_t
)0x00000400

	)

142 
	#DAC_TrngAmude_63
 ((
ut32_t
)0x00000500

	)

143 
	#DAC_TrngAmude_127
 ((
ut32_t
)0x00000600

	)

144 
	#DAC_TrngAmude_255
 ((
ut32_t
)0x00000700

	)

145 
	#DAC_TrngAmude_511
 ((
ut32_t
)0x00000800

	)

146 
	#DAC_TrngAmude_1023
 ((
ut32_t
)0x00000900

	)

147 
	#DAC_TrngAmude_2047
 ((
ut32_t
)0x00000A00

	)

148 
	#DAC_TrngAmude_4095
 ((
ut32_t
)0x00000B00

	)

150 
	#IS_DAC_LFSR_UNMASK_TRIANGLE_AMPLITUDE
(
VALUE
(((VALUE=
DAC_LFSRUnmask_B0
|| \

	)

151 ((
VALUE
=
DAC_LFSRUnmask_Bs1_0
) || \

152 ((
VALUE
=
DAC_LFSRUnmask_Bs2_0
) || \

153 ((
VALUE
=
DAC_LFSRUnmask_Bs3_0
) || \

154 ((
VALUE
=
DAC_LFSRUnmask_Bs4_0
) || \

155 ((
VALUE
=
DAC_LFSRUnmask_Bs5_0
) || \

156 ((
VALUE
=
DAC_LFSRUnmask_Bs6_0
) || \

157 ((
VALUE
=
DAC_LFSRUnmask_Bs7_0
) || \

158 ((
VALUE
=
DAC_LFSRUnmask_Bs8_0
) || \

159 ((
VALUE
=
DAC_LFSRUnmask_Bs9_0
) || \

160 ((
VALUE
=
DAC_LFSRUnmask_Bs10_0
) || \

161 ((
VALUE
=
DAC_LFSRUnmask_Bs11_0
) || \

162 ((
VALUE
=
DAC_TrngAmude_1
) || \

163 ((
VALUE
=
DAC_TrngAmude_3
) || \

164 ((
VALUE
=
DAC_TrngAmude_7
) || \

165 ((
VALUE
=
DAC_TrngAmude_15
) || \

166 ((
VALUE
=
DAC_TrngAmude_31
) || \

167 ((
VALUE
=
DAC_TrngAmude_63
) || \

168 ((
VALUE
=
DAC_TrngAmude_127
) || \

169 ((
VALUE
=
DAC_TrngAmude_255
) || \

170 ((
VALUE
=
DAC_TrngAmude_511
) || \

171 ((
VALUE
=
DAC_TrngAmude_1023
) || \

172 ((
VALUE
=
DAC_TrngAmude_2047
) || \

173 ((
VALUE
=
DAC_TrngAmude_4095
))

182 
	#DAC_OuutBufr_Eb
 ((
ut32_t
)0x00000000)

	)

183 
	#DAC_OuutBufr_Dib
 ((
ut32_t
)0x00000002)

	)

184 
	#IS_DAC_OUTPUT_BUFFER_STATE
(
STATE
(((STATE=
DAC_OuutBufr_Eb
|| \

	)

185 ((
STATE
=
DAC_OuutBufr_Dib
))

194 
	#DAC_Chl_1
 ((
ut32_t
)0x00000000)

	)

195 
	#DAC_Chl_2
 ((
ut32_t
)0x00000010)

	)

196 
	#IS_DAC_CHANNEL
(
CHANNEL
(((CHANNEL=
DAC_Chl_1
|| \

	)

197 ((
CHANNEL
=
DAC_Chl_2
))

206 
	#DAC_Align_12b_R
 ((
ut32_t
)0x00000000)

	)

207 
	#DAC_Align_12b_L
 ((
ut32_t
)0x00000004)

	)

208 
	#DAC_Align_8b_R
 ((
ut32_t
)0x00000008)

	)

209 
	#IS_DAC_ALIGN
(
ALIGN
(((ALIGN=
DAC_Align_12b_R
|| \

	)

210 ((
ALIGN
=
DAC_Align_12b_L
) || \

211 ((
ALIGN
=
DAC_Align_8b_R
))

220 
	#DAC_Wave_Noi
 ((
ut32_t
)0x00000040)

	)

221 
	#DAC_Wave_Trng
 ((
ut32_t
)0x00000080)

	)

222 
	#IS_DAC_WAVE
(
WAVE
(((WAVE=
DAC_Wave_Noi
|| \

	)

223 ((
WAVE
=
DAC_Wave_Trng
))

232 
	#IS_DAC_DATA
(
DATA
((DATA<0xFFF0)

	)

240 
	#DAC_IT_DMAUDR
 ((
ut32_t
)0x00002000)

	)

241 
	#IS_DAC_IT
(
IT
(((IT=
DAC_IT_DMAUDR
))

	)

251 
	#DAC_FLAG_DMAUDR
 ((
ut32_t
)0x00002000)

	)

252 
	#IS_DAC_FLAG
(
FLAG
(((FLAG=
DAC_FLAG_DMAUDR
))

	)

266 
DAC_DeIn
();

269 
DAC_In
(
ut32_t
 
DAC_Chl
, 
DAC_InTyDef
* 
DAC_InSu
);

270 
DAC_SuIn
(
DAC_InTyDef
* 
DAC_InSu
);

271 
DAC_Cmd
(
ut32_t
 
DAC_Chl
, 
FuniڮS
 
NewS
);

272 
DAC_SoweTriggCmd
(
ut32_t
 
DAC_Chl
, 
FuniڮS
 
NewS
);

273 
DAC_DuSoweTriggCmd
(
FuniڮS
 
NewS
);

274 
DAC_WaveGiCmd
(
ut32_t
 
DAC_Chl
, ut32_
DAC_Wave
, 
FuniڮS
 
NewS
);

275 
DAC_SChl1Da
(
ut32_t
 
DAC_Align
, 
ut16_t
 
Da
);

276 
DAC_SChl2Da
(
ut32_t
 
DAC_Align
, 
ut16_t
 
Da
);

277 
DAC_SDuChlDa
(
ut32_t
 
DAC_Align
, 
ut16_t
 
Da2
, ut16_
Da1
);

278 
ut16_t
 
DAC_GDaOuutVue
(
ut32_t
 
DAC_Chl
);

281 
DAC_DMACmd
(
ut32_t
 
DAC_Chl
, 
FuniڮS
 
NewS
);

284 
DAC_ITCfig
(
ut32_t
 
DAC_Chl
, ut32_
DAC_IT
, 
FuniڮS
 
NewS
);

285 
FgStus
 
DAC_GFgStus
(
ut32_t
 
DAC_Chl
, ut32_
DAC_FLAG
);

286 
DAC_CˬFg
(
ut32_t
 
DAC_Chl
, ut32_
DAC_FLAG
);

287 
ITStus
 
DAC_GITStus
(
ut32_t
 
DAC_Chl
, ut32_
DAC_IT
);

288 
DAC_CˬITPdgB
(
ut32_t
 
DAC_Chl
, ut32_
DAC_IT
);

290 #ifde
__lulus


	@inc/spl/stm32f4xx_dbgmcu.h

29 #ide
__STM32F4xx_DBGMCU_H


30 
	#__STM32F4xx_DBGMCU_H


	)

32 #ifde
__lulus


37 
	~"m32f4xx.h
"

53 
	#DBGMCU_SLEEP
 ((
ut32_t
)0x00000001)

	)

54 
	#DBGMCU_STOP
 ((
ut32_t
)0x00000002)

	)

55 
	#DBGMCU_STANDBY
 ((
ut32_t
)0x00000004)

	)

56 
	#IS_DBGMCU_PERIPH
(
PERIPH
((((PERIPH& 0xFFFFFFF8=0x00&& ((PERIPH!0x00))

	)

58 
	#DBGMCU_TIM2_STOP
 ((
ut32_t
)0x00000001)

	)

59 
	#DBGMCU_TIM3_STOP
 ((
ut32_t
)0x00000002)

	)

60 
	#DBGMCU_TIM4_STOP
 ((
ut32_t
)0x00000004)

	)

61 
	#DBGMCU_TIM5_STOP
 ((
ut32_t
)0x00000008)

	)

62 
	#DBGMCU_TIM6_STOP
 ((
ut32_t
)0x00000010)

	)

63 
	#DBGMCU_TIM7_STOP
 ((
ut32_t
)0x00000020)

	)

64 
	#DBGMCU_TIM12_STOP
 ((
ut32_t
)0x00000040)

	)

65 
	#DBGMCU_TIM13_STOP
 ((
ut32_t
)0x00000080)

	)

66 
	#DBGMCU_TIM14_STOP
 ((
ut32_t
)0x00000100)

	)

67 
	#DBGMCU_RTC_STOP
 ((
ut32_t
)0x00000400)

	)

68 
	#DBGMCU_WWDG_STOP
 ((
ut32_t
)0x00000800)

	)

69 
	#DBGMCU_IWDG_STOP
 ((
ut32_t
)0x00001000)

	)

70 
	#DBGMCU_I2C1_SMBUS_TIMEOUT
 ((
ut32_t
)0x00200000)

	)

71 
	#DBGMCU_I2C2_SMBUS_TIMEOUT
 ((
ut32_t
)0x00400000)

	)

72 
	#DBGMCU_I2C3_SMBUS_TIMEOUT
 ((
ut32_t
)0x00800000)

	)

73 
	#DBGMCU_CAN1_STOP
 ((
ut32_t
)0x02000000)

	)

74 
	#DBGMCU_CAN2_STOP
 ((
ut32_t
)0x04000000)

	)

75 
	#IS_DBGMCU_APB1PERIPH
(
PERIPH
((((PERIPH& 0xF91FE200=0x00&& ((PERIPH!0x00))

	)

77 
	#DBGMCU_TIM1_STOP
 ((
ut32_t
)0x00000001)

	)

78 
	#DBGMCU_TIM8_STOP
 ((
ut32_t
)0x00000002)

	)

79 
	#DBGMCU_TIM9_STOP
 ((
ut32_t
)0x00010000)

	)

80 
	#DBGMCU_TIM10_STOP
 ((
ut32_t
)0x00020000)

	)

81 
	#DBGMCU_TIM11_STOP
 ((
ut32_t
)0x00040000)

	)

82 
	#IS_DBGMCU_APB2PERIPH
(
PERIPH
((((PERIPH& 0xFFF8FFFC=0x00&& ((PERIPH!0x00))

	)

89 
ut32_t
 
DBGMCU_GREVID
();

90 
ut32_t
 
DBGMCU_GDEVID
();

91 
DBGMCU_Cfig
(
ut32_t
 
DBGMCU_Ph
, 
FuniڮS
 
NewS
);

92 
DBGMCU_APB1PhCfig
(
ut32_t
 
DBGMCU_Ph
, 
FuniڮS
 
NewS
);

93 
DBGMCU_APB2PhCfig
(
ut32_t
 
DBGMCU_Ph
, 
FuniڮS
 
NewS
);

95 #ifde
__lulus


	@inc/spl/stm32f4xx_dcmi.h

29 #ide
__STM32F4xx_DCMI_H


30 
	#__STM32F4xx_DCMI_H


	)

32 #ifde
__lulus


37 
	~"m32f4xx.h
"

53 
ut16_t
 
DCMI_CtuMode
;

56 
ut16_t
 
DCMI_SynchroMode
;

59 
ut16_t
 
DCMI_PCKPެy
;

62 
ut16_t
 
DCMI_VSPެy
;

65 
ut16_t
 
DCMI_HSPެy
;

68 
ut16_t
 
DCMI_CtuRe
;

71 
ut16_t
 
DCMI_ExndedDaMode
;

73 } 
	tDCMI_InTyDef
;

80 
ut16_t
 
DCMI_VtilSLe
;

83 
ut16_t
 
DCMI_HizڏlOfftCou
;

86 
ut16_t
 
DCMI_VtilLeCou
;

89 
ut16_t
 
DCMI_CtuCou
;

92 } 
	tDCMI_CROPInTyDef
;

99 
ut8_t
 
DCMI_FmeSCode
;

100 
ut8_t
 
DCMI_LeSCode
;

101 
ut8_t
 
DCMI_LeEndCode
;

102 
ut8_t
 
DCMI_FmeEndCode
;

103 } 
	tDCMI_CodesInTyDef
;

114 
	#DCMI_CtuMode_Ctuous
 ((
ut16_t
)0x0000

	)

116 
	#DCMI_CtuMode_SpSh
 ((
ut16_t
)0x0002

	)

118 
	#IS_DCMI_CAPTURE_MODE
(
MODE
)(((MODE=
DCMI_CtuMode_Ctuous
|| \

	)

119 ((
MODE
=
DCMI_CtuMode_SpSh
))

128 
	#DCMI_SynchroMode_Hdwe
 ((
ut16_t
)0x0000

	)

130 
	#DCMI_SynchroMode_Embedded
 ((
ut16_t
)0x0010

	)

132 
	#IS_DCMI_SYNCHRO
(
MODE
)(((MODE=
DCMI_SynchroMode_Hdwe
|| \

	)

133 ((
MODE
=
DCMI_SynchroMode_Embedded
))

142 
	#DCMI_PCKPެy_Flg
 ((
ut16_t
)0x0000

	)

143 
	#DCMI_PCKPެy_Risg
 ((
ut16_t
)0x0020

	)

144 
	#IS_DCMI_PCKPOLARITY
(
POLARITY
)(((POLARITY=
DCMI_PCKPެy_Flg
|| \

	)

145 ((
POLARITY
=
DCMI_PCKPެy_Risg
))

154 
	#DCMI_VSPެy_Low
 ((
ut16_t
)0x0000

	)

155 
	#DCMI_VSPެy_High
 ((
ut16_t
)0x0080

	)

156 
	#IS_DCMI_VSPOLARITY
(
POLARITY
)(((POLARITY=
DCMI_VSPެy_Low
|| \

	)

157 ((
POLARITY
=
DCMI_VSPެy_High
))

166 
	#DCMI_HSPެy_Low
 ((
ut16_t
)0x0000

	)

167 
	#DCMI_HSPެy_High
 ((
ut16_t
)0x0040

	)

168 
	#IS_DCMI_HSPOLARITY
(
POLARITY
)(((POLARITY=
DCMI_HSPެy_Low
|| \

	)

169 ((
POLARITY
=
DCMI_HSPެy_High
))

178 
	#DCMI_CtuRe_A_Fme
 ((
ut16_t
)0x0000

	)

179 
	#DCMI_CtuRe_1of2_Fme
 ((
ut16_t
)0x0100

	)

180 
	#DCMI_CtuRe_1of4_Fme
 ((
ut16_t
)0x0200

	)

181 
	#IS_DCMI_CAPTURE_RATE
(
RATE
(((RATE=
DCMI_CtuRe_A_Fme
|| \

	)

182 ((
RATE
=
DCMI_CtuRe_1of2_Fme
) ||\

183 ((
RATE
=
DCMI_CtuRe_1of4_Fme
))

192 
	#DCMI_ExndedDaMode_8b
 ((
ut16_t
)0x0000

	)

193 
	#DCMI_ExndedDaMode_10b
 ((
ut16_t
)0x0400

	)

194 
	#DCMI_ExndedDaMode_12b
 ((
ut16_t
)0x0800

	)

195 
	#DCMI_ExndedDaMode_14b
 ((
ut16_t
)0x0C00

	)

196 
	#IS_DCMI_EXTENDED_DATA
(
DATA
)(((DATA=
DCMI_ExndedDaMode_8b
|| \

	)

197 ((
DATA
=
DCMI_ExndedDaMode_10b
) ||\

198 ((
DATA
=
DCMI_ExndedDaMode_12b
) ||\

199 ((
DATA
=
DCMI_ExndedDaMode_14b
))

208 
	#DCMI_IT_FRAME
 ((
ut16_t
)0x0001)

	)

209 
	#DCMI_IT_OVF
 ((
ut16_t
)0x0002)

	)

210 
	#DCMI_IT_ERR
 ((
ut16_t
)0x0004)

	)

211 
	#DCMI_IT_VSYNC
 ((
ut16_t
)0x0008)

	)

212 
	#DCMI_IT_LINE
 ((
ut16_t
)0x0010)

	)

213 
	#IS_DCMI_CONFIG_IT
(
IT
((((IT& (
ut16_t
)0xFFE0=0x0000&& ((IT!0x0000))

	)

214 
	#IS_DCMI_GET_IT
(
IT
(((IT=
DCMI_IT_FRAME
|| \

	)

215 ((
IT
=
DCMI_IT_OVF
) || \

216 ((
IT
=
DCMI_IT_ERR
) || \

217 ((
IT
=
DCMI_IT_VSYNC
) || \

218 ((
IT
=
DCMI_IT_LINE
))

230 
	#DCMI_FLAG_HSYNC
 ((
ut16_t
)0x2001)

	)

231 
	#DCMI_FLAG_VSYNC
 ((
ut16_t
)0x2002)

	)

232 
	#DCMI_FLAG_FNE
 ((
ut16_t
)0x2004)

	)

236 
	#DCMI_FLAG_FRAMERI
 ((
ut16_t
)0x0001)

	)

237 
	#DCMI_FLAG_OVFRI
 ((
ut16_t
)0x0002)

	)

238 
	#DCMI_FLAG_ERRRI
 ((
ut16_t
)0x0004)

	)

239 
	#DCMI_FLAG_VSYNCRI
 ((
ut16_t
)0x0008)

	)

240 
	#DCMI_FLAG_LINERI
 ((
ut16_t
)0x0010)

	)

244 
	#DCMI_FLAG_FRAMEMI
 ((
ut16_t
)0x1001)

	)

245 
	#DCMI_FLAG_OVFMI
 ((
ut16_t
)0x1002)

	)

246 
	#DCMI_FLAG_ERRMI
 ((
ut16_t
)0x1004)

	)

247 
	#DCMI_FLAG_VSYNCMI
 ((
ut16_t
)0x1008)

	)

248 
	#DCMI_FLAG_LINEMI
 ((
ut16_t
)0x1010)

	)

249 
	#IS_DCMI_GET_FLAG
(
FLAG
(((FLAG=
DCMI_FLAG_HSYNC
|| \

	)

250 ((
FLAG
=
DCMI_FLAG_VSYNC
) || \

251 ((
FLAG
=
DCMI_FLAG_FNE
) || \

252 ((
FLAG
=
DCMI_FLAG_FRAMERI
) || \

253 ((
FLAG
=
DCMI_FLAG_OVFRI
) || \

254 ((
FLAG
=
DCMI_FLAG_ERRRI
) || \

255 ((
FLAG
=
DCMI_FLAG_VSYNCRI
) || \

256 ((
FLAG
=
DCMI_FLAG_LINERI
) || \

257 ((
FLAG
=
DCMI_FLAG_FRAMEMI
) || \

258 ((
FLAG
=
DCMI_FLAG_OVFMI
) || \

259 ((
FLAG
=
DCMI_FLAG_ERRMI
) || \

260 ((
FLAG
=
DCMI_FLAG_VSYNCMI
) || \

261 ((
FLAG
=
DCMI_FLAG_LINEMI
))

263 
	#IS_DCMI_CLEAR_FLAG
(
FLAG
((((FLAG& (
ut16_t
)0xFFE0=0x0000&& ((FLAG!0x0000))

	)

276 
DCMI_DeIn
();

279 
DCMI_In
(
DCMI_InTyDef
* 
DCMI_InSu
);

280 
DCMI_SuIn
(
DCMI_InTyDef
* 
DCMI_InSu
);

281 
DCMI_CROPCfig
(
DCMI_CROPInTyDef
* 
DCMI_CROPInSu
);

282 
DCMI_CROPCmd
(
FuniڮS
 
NewS
);

283 
DCMI_SEmbeddedSynchroCodes
(
DCMI_CodesInTyDef
* 
DCMI_CodesInSu
);

284 
DCMI_JPEGCmd
(
FuniڮS
 
NewS
);

287 
DCMI_Cmd
(
FuniڮS
 
NewS
);

288 
DCMI_CtuCmd
(
FuniڮS
 
NewS
);

289 
ut32_t
 
DCMI_RdDa
();

292 
DCMI_ITCfig
(
ut16_t
 
DCMI_IT
, 
FuniڮS
 
NewS
);

293 
FgStus
 
DCMI_GFgStus
(
ut16_t
 
DCMI_FLAG
);

294 
DCMI_CˬFg
(
ut16_t
 
DCMI_FLAG
);

295 
ITStus
 
DCMI_GITStus
(
ut16_t
 
DCMI_IT
);

296 
DCMI_CˬITPdgB
(
ut16_t
 
DCMI_IT
);

298 #ifde
__lulus


	@inc/spl/stm32f4xx_dma.h

30 #ide
__STM32F4xx_DMA_H


31 
	#__STM32F4xx_DMA_H


	)

33 #ifde
__lulus


38 
	~"m32f4xx.h
"

56 
ut32_t
 
DMA_Chl
;

59 
ut32_t
 
DMA_PhBaAddr
;

61 
ut32_t
 
DMA_Memy0BaAddr
;

65 
ut32_t
 
DMA_DIR
;

69 
ut32_t
 
DMA_BufrSize
;

73 
ut32_t
 
DMA_PhInc
;

76 
ut32_t
 
DMA_MemyInc
;

79 
ut32_t
 
DMA_PhDaSize
;

82 
ut32_t
 
DMA_MemyDaSize
;

85 
ut32_t
 
DMA_Mode
;

90 
ut32_t
 
DMA_Priܙy
;

93 
ut32_t
 
DMA_FIFOMode
;

98 
ut32_t
 
DMA_FIFOThshd
;

101 
ut32_t
 
DMA_MemyBur
;

106 
ut32_t
 
DMA_PhBur
;

110 }
	tDMA_InTyDef
;

118 
	#IS_DMA_ALL_PERIPH
(
PERIPH
(((PERIPH=
DMA1_Sm0
|| \

	)

119 ((
PERIPH
=
DMA1_Sm1
) || \

120 ((
PERIPH
=
DMA1_Sm2
) || \

121 ((
PERIPH
=
DMA1_Sm3
) || \

122 ((
PERIPH
=
DMA1_Sm4
) || \

123 ((
PERIPH
=
DMA1_Sm5
) || \

124 ((
PERIPH
=
DMA1_Sm6
) || \

125 ((
PERIPH
=
DMA1_Sm7
) || \

126 ((
PERIPH
=
DMA2_Sm0
) || \

127 ((
PERIPH
=
DMA2_Sm1
) || \

128 ((
PERIPH
=
DMA2_Sm2
) || \

129 ((
PERIPH
=
DMA2_Sm3
) || \

130 ((
PERIPH
=
DMA2_Sm4
) || \

131 ((
PERIPH
=
DMA2_Sm5
) || \

132 ((
PERIPH
=
DMA2_Sm6
) || \

133 ((
PERIPH
=
DMA2_Sm7
))

135 
	#IS_DMA_ALL_CONTROLLER
(
CONTROLLER
(((CONTROLLER=
DMA1
|| \

	)

136 ((
CONTROLLER
=
DMA2
))

141 
	#DMA_Chl_0
 ((
ut32_t
)0x00000000)

	)

142 
	#DMA_Chl_1
 ((
ut32_t
)0x02000000)

	)

143 
	#DMA_Chl_2
 ((
ut32_t
)0x04000000)

	)

144 
	#DMA_Chl_3
 ((
ut32_t
)0x06000000)

	)

145 
	#DMA_Chl_4
 ((
ut32_t
)0x08000000)

	)

146 
	#DMA_Chl_5
 ((
ut32_t
)0x0A000000)

	)

147 
	#DMA_Chl_6
 ((
ut32_t
)0x0C000000)

	)

148 
	#DMA_Chl_7
 ((
ut32_t
)0x0E000000)

	)

150 
	#IS_DMA_CHANNEL
(
CHANNEL
(((CHANNEL=
DMA_Chl_0
|| \

	)

151 ((
CHANNEL
=
DMA_Chl_1
) || \

152 ((
CHANNEL
=
DMA_Chl_2
) || \

153 ((
CHANNEL
=
DMA_Chl_3
) || \

154 ((
CHANNEL
=
DMA_Chl_4
) || \

155 ((
CHANNEL
=
DMA_Chl_5
) || \

156 ((
CHANNEL
=
DMA_Chl_6
) || \

157 ((
CHANNEL
=
DMA_Chl_7
))

166 
	#DMA_DIR_PhToMemy
 ((
ut32_t
)0x00000000)

	)

167 
	#DMA_DIR_MemyToPh
 ((
ut32_t
)0x00000040)

	)

168 
	#DMA_DIR_MemyToMemy
 ((
ut32_t
)0x00000080)

	)

170 
	#IS_DMA_DIRECTION
(
DIRECTION
(((DIRECTION=
DMA_DIR_PhToMemy
 ) || \

	)

171 ((
DIRECTION
=
DMA_DIR_MemyToPh
) || \

172 ((
DIRECTION
=
DMA_DIR_MemyToMemy
))

181 
	#IS_DMA_BUFFER_SIZE
(
SIZE
(((SIZE>0x1&& ((SIZE< 0x10000))

	)

190 
	#DMA_PhInc_Eb
 ((
ut32_t
)0x00000200)

	)

191 
	#DMA_PhInc_Dib
 ((
ut32_t
)0x00000000)

	)

193 
	#IS_DMA_PERIPHERAL_INC_STATE
(
STATE
(((STATE=
DMA_PhInc_Eb
|| \

	)

194 ((
STATE
=
DMA_PhInc_Dib
))

203 
	#DMA_MemyInc_Eb
 ((
ut32_t
)0x00000400)

	)

204 
	#DMA_MemyInc_Dib
 ((
ut32_t
)0x00000000)

	)

206 
	#IS_DMA_MEMORY_INC_STATE
(
STATE
(((STATE=
DMA_MemyInc_Eb
|| \

	)

207 ((
STATE
=
DMA_MemyInc_Dib
))

216 
	#DMA_PhDaSize_By
 ((
ut32_t
)0x00000000)

	)

217 
	#DMA_PhDaSize_HfWd
 ((
ut32_t
)0x00000800)

	)

218 
	#DMA_PhDaSize_Wd
 ((
ut32_t
)0x00001000)

	)

220 
	#IS_DMA_PERIPHERAL_DATA_SIZE
(
SIZE
(((SIZE=
DMA_PhDaSize_By
|| \

	)

221 ((
SIZE
=
DMA_PhDaSize_HfWd
) || \

222 ((
SIZE
=
DMA_PhDaSize_Wd
))

231 
	#DMA_MemyDaSize_By
 ((
ut32_t
)0x00000000)

	)

232 
	#DMA_MemyDaSize_HfWd
 ((
ut32_t
)0x00002000)

	)

233 
	#DMA_MemyDaSize_Wd
 ((
ut32_t
)0x00004000)

	)

235 
	#IS_DMA_MEMORY_DATA_SIZE
(
SIZE
(((SIZE=
DMA_MemyDaSize_By
|| \

	)

236 ((
SIZE
=
DMA_MemyDaSize_HfWd
) || \

237 ((
SIZE
=
DMA_MemyDaSize_Wd
 ))

246 
	#DMA_Mode_Nm
 ((
ut32_t
)0x00000000)

	)

247 
	#DMA_Mode_Ccur
 ((
ut32_t
)0x00000100)

	)

249 
	#IS_DMA_MODE
(
MODE
(((MODE=
DMA_Mode_Nm
 ) || \

	)

250 ((
MODE
=
DMA_Mode_Ccur
))

259 
	#DMA_Priܙy_Low
 ((
ut32_t
)0x00000000)

	)

260 
	#DMA_Priܙy_Medium
 ((
ut32_t
)0x00010000)

	)

261 
	#DMA_Priܙy_High
 ((
ut32_t
)0x00020000)

	)

262 
	#DMA_Priܙy_VyHigh
 ((
ut32_t
)0x00030000)

	)

264 
	#IS_DMA_PRIORITY
(
PRIORITY
(((PRIORITY=
DMA_Priܙy_Low
 ) || \

	)

265 ((
PRIORITY
=
DMA_Priܙy_Medium
) || \

266 ((
PRIORITY
=
DMA_Priܙy_High
) || \

267 ((
PRIORITY
=
DMA_Priܙy_VyHigh
))

276 
	#DMA_FIFOMode_Dib
 ((
ut32_t
)0x00000000)

	)

277 
	#DMA_FIFOMode_Eb
 ((
ut32_t
)0x00000004)

	)

279 
	#IS_DMA_FIFO_MODE_STATE
(
STATE
(((STATE=
DMA_FIFOMode_Dib
 ) || \

	)

280 ((
STATE
=
DMA_FIFOMode_Eb
))

289 
	#DMA_FIFOThshd_1QurFu
 ((
ut32_t
)0x00000000)

	)

290 
	#DMA_FIFOThshd_HfFu
 ((
ut32_t
)0x00000001)

	)

291 
	#DMA_FIFOThshd_3QursFu
 ((
ut32_t
)0x00000002)

	)

292 
	#DMA_FIFOThshd_Fu
 ((
ut32_t
)0x00000003)

	)

294 
	#IS_DMA_FIFO_THRESHOLD
(
THRESHOLD
(((THRESHOLD=
DMA_FIFOThshd_1QurFu
 ) || \

	)

295 ((
THRESHOLD
=
DMA_FIFOThshd_HfFu
) || \

296 ((
THRESHOLD
=
DMA_FIFOThshd_3QursFu
) || \

297 ((
THRESHOLD
=
DMA_FIFOThshd_Fu
))

306 
	#DMA_MemyBur_Sg
 ((
ut32_t
)0x00000000)

	)

307 
	#DMA_MemyBur_INC4
 ((
ut32_t
)0x00800000)

	)

308 
	#DMA_MemyBur_INC8
 ((
ut32_t
)0x01000000)

	)

309 
	#DMA_MemyBur_INC16
 ((
ut32_t
)0x01800000)

	)

311 
	#IS_DMA_MEMORY_BURST
(
BURST
(((BURST=
DMA_MemyBur_Sg
|| \

	)

312 ((
BURST
=
DMA_MemyBur_INC4
) || \

313 ((
BURST
=
DMA_MemyBur_INC8
) || \

314 ((
BURST
=
DMA_MemyBur_INC16
))

323 
	#DMA_PhBur_Sg
 ((
ut32_t
)0x00000000)

	)

324 
	#DMA_PhBur_INC4
 ((
ut32_t
)0x00200000)

	)

325 
	#DMA_PhBur_INC8
 ((
ut32_t
)0x00400000)

	)

326 
	#DMA_PhBur_INC16
 ((
ut32_t
)0x00600000)

	)

328 
	#IS_DMA_PERIPHERAL_BURST
(
BURST
(((BURST=
DMA_PhBur_Sg
|| \

	)

329 ((
BURST
=
DMA_PhBur_INC4
) || \

330 ((
BURST
=
DMA_PhBur_INC8
) || \

331 ((
BURST
=
DMA_PhBur_INC16
))

340 
	#DMA_FIFOStus_Less1QurFu
 ((
ut32_t
)0x00000000 << 3)

	)

341 
	#DMA_FIFOStus_1QurFu
 ((
ut32_t
)0x00000001 << 3)

	)

342 
	#DMA_FIFOStus_HfFu
 ((
ut32_t
)0x00000002 << 3)

	)

343 
	#DMA_FIFOStus_3QursFu
 ((
ut32_t
)0x00000003 << 3)

	)

344 
	#DMA_FIFOStus_Emy
 ((
ut32_t
)0x00000004 << 3)

	)

345 
	#DMA_FIFOStus_Fu
 ((
ut32_t
)0x00000005 << 3)

	)

347 
	#IS_DMA_FIFO_STATUS
(
STATUS
(((STATUS=
DMA_FIFOStus_Less1QurFu
 ) || \

	)

348 ((
STATUS
=
DMA_FIFOStus_HfFu
) || \

349 ((
STATUS
=
DMA_FIFOStus_1QurFu
) || \

350 ((
STATUS
=
DMA_FIFOStus_3QursFu
) || \

351 ((
STATUS
=
DMA_FIFOStus_Fu
) || \

352 ((
STATUS
=
DMA_FIFOStus_Emy
))

360 
	#DMA_FLAG_FEIF0
 ((
ut32_t
)0x10800001)

	)

361 
	#DMA_FLAG_DMEIF0
 ((
ut32_t
)0x10800004)

	)

362 
	#DMA_FLAG_TEIF0
 ((
ut32_t
)0x10000008)

	)

363 
	#DMA_FLAG_HTIF0
 ((
ut32_t
)0x10000010)

	)

364 
	#DMA_FLAG_TCIF0
 ((
ut32_t
)0x10000020)

	)

365 
	#DMA_FLAG_FEIF1
 ((
ut32_t
)0x10000040)

	)

366 
	#DMA_FLAG_DMEIF1
 ((
ut32_t
)0x10000100)

	)

367 
	#DMA_FLAG_TEIF1
 ((
ut32_t
)0x10000200)

	)

368 
	#DMA_FLAG_HTIF1
 ((
ut32_t
)0x10000400)

	)

369 
	#DMA_FLAG_TCIF1
 ((
ut32_t
)0x10000800)

	)

370 
	#DMA_FLAG_FEIF2
 ((
ut32_t
)0x10010000)

	)

371 
	#DMA_FLAG_DMEIF2
 ((
ut32_t
)0x10040000)

	)

372 
	#DMA_FLAG_TEIF2
 ((
ut32_t
)0x10080000)

	)

373 
	#DMA_FLAG_HTIF2
 ((
ut32_t
)0x10100000)

	)

374 
	#DMA_FLAG_TCIF2
 ((
ut32_t
)0x10200000)

	)

375 
	#DMA_FLAG_FEIF3
 ((
ut32_t
)0x10400000)

	)

376 
	#DMA_FLAG_DMEIF3
 ((
ut32_t
)0x11000000)

	)

377 
	#DMA_FLAG_TEIF3
 ((
ut32_t
)0x12000000)

	)

378 
	#DMA_FLAG_HTIF3
 ((
ut32_t
)0x14000000)

	)

379 
	#DMA_FLAG_TCIF3
 ((
ut32_t
)0x18000000)

	)

380 
	#DMA_FLAG_FEIF4
 ((
ut32_t
)0x20000001)

	)

381 
	#DMA_FLAG_DMEIF4
 ((
ut32_t
)0x20000004)

	)

382 
	#DMA_FLAG_TEIF4
 ((
ut32_t
)0x20000008)

	)

383 
	#DMA_FLAG_HTIF4
 ((
ut32_t
)0x20000010)

	)

384 
	#DMA_FLAG_TCIF4
 ((
ut32_t
)0x20000020)

	)

385 
	#DMA_FLAG_FEIF5
 ((
ut32_t
)0x20000040)

	)

386 
	#DMA_FLAG_DMEIF5
 ((
ut32_t
)0x20000100)

	)

387 
	#DMA_FLAG_TEIF5
 ((
ut32_t
)0x20000200)

	)

388 
	#DMA_FLAG_HTIF5
 ((
ut32_t
)0x20000400)

	)

389 
	#DMA_FLAG_TCIF5
 ((
ut32_t
)0x20000800)

	)

390 
	#DMA_FLAG_FEIF6
 ((
ut32_t
)0x20010000)

	)

391 
	#DMA_FLAG_DMEIF6
 ((
ut32_t
)0x20040000)

	)

392 
	#DMA_FLAG_TEIF6
 ((
ut32_t
)0x20080000)

	)

393 
	#DMA_FLAG_HTIF6
 ((
ut32_t
)0x20100000)

	)

394 
	#DMA_FLAG_TCIF6
 ((
ut32_t
)0x20200000)

	)

395 
	#DMA_FLAG_FEIF7
 ((
ut32_t
)0x20400000)

	)

396 
	#DMA_FLAG_DMEIF7
 ((
ut32_t
)0x21000000)

	)

397 
	#DMA_FLAG_TEIF7
 ((
ut32_t
)0x22000000)

	)

398 
	#DMA_FLAG_HTIF7
 ((
ut32_t
)0x24000000)

	)

399 
	#DMA_FLAG_TCIF7
 ((
ut32_t
)0x28000000)

	)

401 
	#IS_DMA_CLEAR_FLAG
(
FLAG
((((FLAG& 0x30000000!0x30000000&& (((FLAG& 0x30000000!0&& \

	)

402 (((
FLAG
) & 0xC002F082) == 0x00) && ((FLAG) != 0x00))

404 
	#IS_DMA_GET_FLAG
(
FLAG
(((FLAG=
DMA_FLAG_TCIF0
|| ((FLAG=
DMA_FLAG_HTIF0
|| \

	)

405 ((
FLAG
=
DMA_FLAG_TEIF0
|| ((FLAG=
DMA_FLAG_DMEIF0
) || \

406 ((
FLAG
=
DMA_FLAG_FEIF0
|| ((FLAG=
DMA_FLAG_TCIF1
) || \

407 ((
FLAG
=
DMA_FLAG_HTIF1
|| ((FLAG=
DMA_FLAG_TEIF1
) || \

408 ((
FLAG
=
DMA_FLAG_DMEIF1
|| ((FLAG=
DMA_FLAG_FEIF1
) || \

409 ((
FLAG
=
DMA_FLAG_TCIF2
|| ((FLAG=
DMA_FLAG_HTIF2
) || \

410 ((
FLAG
=
DMA_FLAG_TEIF2
|| ((FLAG=
DMA_FLAG_DMEIF2
) || \

411 ((
FLAG
=
DMA_FLAG_FEIF2
|| ((FLAG=
DMA_FLAG_TCIF3
) || \

412 ((
FLAG
=
DMA_FLAG_HTIF3
|| ((FLAG=
DMA_FLAG_TEIF3
) || \

413 ((
FLAG
=
DMA_FLAG_DMEIF3
|| ((FLAG=
DMA_FLAG_FEIF3
) || \

414 ((
FLAG
=
DMA_FLAG_TCIF4
|| ((FLAG=
DMA_FLAG_HTIF4
) || \

415 ((
FLAG
=
DMA_FLAG_TEIF4
|| ((FLAG=
DMA_FLAG_DMEIF4
) || \

416 ((
FLAG
=
DMA_FLAG_FEIF4
|| ((FLAG=
DMA_FLAG_TCIF5
) || \

417 ((
FLAG
=
DMA_FLAG_HTIF5
|| ((FLAG=
DMA_FLAG_TEIF5
) || \

418 ((
FLAG
=
DMA_FLAG_DMEIF5
|| ((FLAG=
DMA_FLAG_FEIF5
) || \

419 ((
FLAG
=
DMA_FLAG_TCIF6
|| ((FLAG=
DMA_FLAG_HTIF6
) || \

420 ((
FLAG
=
DMA_FLAG_TEIF6
|| ((FLAG=
DMA_FLAG_DMEIF6
) || \

421 ((
FLAG
=
DMA_FLAG_FEIF6
|| ((FLAG=
DMA_FLAG_TCIF7
) || \

422 ((
FLAG
=
DMA_FLAG_HTIF7
|| ((FLAG=
DMA_FLAG_TEIF7
) || \

423 ((
FLAG
=
DMA_FLAG_DMEIF7
|| ((FLAG=
DMA_FLAG_FEIF7
))

432 
	#DMA_IT_TC
 ((
ut32_t
)0x00000010)

	)

433 
	#DMA_IT_HT
 ((
ut32_t
)0x00000008)

	)

434 
	#DMA_IT_TE
 ((
ut32_t
)0x00000004)

	)

435 
	#DMA_IT_DME
 ((
ut32_t
)0x00000002)

	)

436 
	#DMA_IT_FE
 ((
ut32_t
)0x00000080)

	)

438 
	#IS_DMA_CONFIG_IT
(
IT
((((IT& 0xFFFFFF61=0x00&& ((IT!0x00))

	)

447 
	#DMA_IT_FEIF0
 ((
ut32_t
)0x90000001)

	)

448 
	#DMA_IT_DMEIF0
 ((
ut32_t
)0x10001004)

	)

449 
	#DMA_IT_TEIF0
 ((
ut32_t
)0x10002008)

	)

450 
	#DMA_IT_HTIF0
 ((
ut32_t
)0x10004010)

	)

451 
	#DMA_IT_TCIF0
 ((
ut32_t
)0x10008020)

	)

452 
	#DMA_IT_FEIF1
 ((
ut32_t
)0x90000040)

	)

453 
	#DMA_IT_DMEIF1
 ((
ut32_t
)0x10001100)

	)

454 
	#DMA_IT_TEIF1
 ((
ut32_t
)0x10002200)

	)

455 
	#DMA_IT_HTIF1
 ((
ut32_t
)0x10004400)

	)

456 
	#DMA_IT_TCIF1
 ((
ut32_t
)0x10008800)

	)

457 
	#DMA_IT_FEIF2
 ((
ut32_t
)0x90010000)

	)

458 
	#DMA_IT_DMEIF2
 ((
ut32_t
)0x10041000)

	)

459 
	#DMA_IT_TEIF2
 ((
ut32_t
)0x10082000)

	)

460 
	#DMA_IT_HTIF2
 ((
ut32_t
)0x10104000)

	)

461 
	#DMA_IT_TCIF2
 ((
ut32_t
)0x10208000)

	)

462 
	#DMA_IT_FEIF3
 ((
ut32_t
)0x90400000)

	)

463 
	#DMA_IT_DMEIF3
 ((
ut32_t
)0x11001000)

	)

464 
	#DMA_IT_TEIF3
 ((
ut32_t
)0x12002000)

	)

465 
	#DMA_IT_HTIF3
 ((
ut32_t
)0x14004000)

	)

466 
	#DMA_IT_TCIF3
 ((
ut32_t
)0x18008000)

	)

467 
	#DMA_IT_FEIF4
 ((
ut32_t
)0xA0000001)

	)

468 
	#DMA_IT_DMEIF4
 ((
ut32_t
)0x20001004)

	)

469 
	#DMA_IT_TEIF4
 ((
ut32_t
)0x20002008)

	)

470 
	#DMA_IT_HTIF4
 ((
ut32_t
)0x20004010)

	)

471 
	#DMA_IT_TCIF4
 ((
ut32_t
)0x20008020)

	)

472 
	#DMA_IT_FEIF5
 ((
ut32_t
)0xA0000040)

	)

473 
	#DMA_IT_DMEIF5
 ((
ut32_t
)0x20001100)

	)

474 
	#DMA_IT_TEIF5
 ((
ut32_t
)0x20002200)

	)

475 
	#DMA_IT_HTIF5
 ((
ut32_t
)0x20004400)

	)

476 
	#DMA_IT_TCIF5
 ((
ut32_t
)0x20008800)

	)

477 
	#DMA_IT_FEIF6
 ((
ut32_t
)0xA0010000)

	)

478 
	#DMA_IT_DMEIF6
 ((
ut32_t
)0x20041000)

	)

479 
	#DMA_IT_TEIF6
 ((
ut32_t
)0x20082000)

	)

480 
	#DMA_IT_HTIF6
 ((
ut32_t
)0x20104000)

	)

481 
	#DMA_IT_TCIF6
 ((
ut32_t
)0x20208000)

	)

482 
	#DMA_IT_FEIF7
 ((
ut32_t
)0xA0400000)

	)

483 
	#DMA_IT_DMEIF7
 ((
ut32_t
)0x21001000)

	)

484 
	#DMA_IT_TEIF7
 ((
ut32_t
)0x22002000)

	)

485 
	#DMA_IT_HTIF7
 ((
ut32_t
)0x24004000)

	)

486 
	#DMA_IT_TCIF7
 ((
ut32_t
)0x28008000)

	)

488 
	#IS_DMA_CLEAR_IT
(
IT
((((IT& 0x30000000!0x30000000&& \

	)

489 (((
IT
) & 0x30000000) != 0) && ((IT) != 0x00) && \

490 (((
IT
) & 0x40820082) == 0x00))

492 
	#IS_DMA_GET_IT
(
IT
(((IT=
DMA_IT_TCIF0
|| ((IT=
DMA_IT_HTIF0
|| \

	)

493 ((
IT
=
DMA_IT_TEIF0
|| ((IT=
DMA_IT_DMEIF0
) || \

494 ((
IT
=
DMA_IT_FEIF0
|| ((IT=
DMA_IT_TCIF1
) || \

495 ((
IT
=
DMA_IT_HTIF1
|| ((IT=
DMA_IT_TEIF1
) || \

496 ((
IT
=
DMA_IT_DMEIF1
)|| ((IT=
DMA_IT_FEIF1
) || \

497 ((
IT
=
DMA_IT_TCIF2
|| ((IT=
DMA_IT_HTIF2
) || \

498 ((
IT
=
DMA_IT_TEIF2
|| ((IT=
DMA_IT_DMEIF2
) || \

499 ((
IT
=
DMA_IT_FEIF2
|| ((IT=
DMA_IT_TCIF3
) || \

500 ((
IT
=
DMA_IT_HTIF3
|| ((IT=
DMA_IT_TEIF3
) || \

501 ((
IT
=
DMA_IT_DMEIF3
)|| ((IT=
DMA_IT_FEIF3
) || \

502 ((
IT
=
DMA_IT_TCIF4
|| ((IT=
DMA_IT_HTIF4
) || \

503 ((
IT
=
DMA_IT_TEIF4
|| ((IT=
DMA_IT_DMEIF4
) || \

504 ((
IT
=
DMA_IT_FEIF4
|| ((IT=
DMA_IT_TCIF5
) || \

505 ((
IT
=
DMA_IT_HTIF5
|| ((IT=
DMA_IT_TEIF5
) || \

506 ((
IT
=
DMA_IT_DMEIF5
)|| ((IT=
DMA_IT_FEIF5
) || \

507 ((
IT
=
DMA_IT_TCIF6
|| ((IT=
DMA_IT_HTIF6
) || \

508 ((
IT
=
DMA_IT_TEIF6
|| ((IT=
DMA_IT_DMEIF6
) || \

509 ((
IT
=
DMA_IT_FEIF6
|| ((IT=
DMA_IT_TCIF7
) || \

510 ((
IT
=
DMA_IT_HTIF7
|| ((IT=
DMA_IT_TEIF7
) || \

511 ((
IT
=
DMA_IT_DMEIF7
)|| ((IT=
DMA_IT_FEIF7
))

520 
	#DMA_PINCOS_Psize
 ((
ut32_t
)0x00000000)

	)

521 
	#DMA_PINCOS_WdAligd
 ((
ut32_t
)0x00008000)

	)

523 
	#IS_DMA_PINCOS_SIZE
(
SIZE
(((SIZE=
DMA_PINCOS_Psize
|| \

	)

524 ((
SIZE
=
DMA_PINCOS_WdAligd
))

533 
	#DMA_FlowCl_Memy
 ((
ut32_t
)0x00000000)

	)

534 
	#DMA_FlowCl_Ph
 ((
ut32_t
)0x00000020)

	)

536 
	#IS_DMA_FLOW_CTRL
(
CTRL
(((CTRL=
DMA_FlowCl_Memy
|| \

	)

537 ((
CTRL
=
DMA_FlowCl_Ph
))

546 
	#DMA_Memy_0
 ((
ut32_t
)0x00000000)

	)

547 
	#DMA_Memy_1
 ((
ut32_t
)0x00080000)

	)

549 
	#IS_DMA_CURRENT_MEM
(
MEM
(((MEM=
DMA_Memy_0
|| ((MEM=
DMA_Memy_1
))

	)

562 
DMA_DeIn
(
DMA_Sm_TyDef
* 
DMAy_Smx
);

565 
DMA_In
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
DMA_InTyDef
* 
DMA_InSu
);

566 
DMA_SuIn
(
DMA_InTyDef
* 
DMA_InSu
);

567 
DMA_Cmd
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
FuniڮS
 
NewS
);

570 
DMA_PhIncOfftSizeCfig
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
ut32_t
 
DMA_Pcos
);

571 
DMA_FlowCڌrCfig
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
ut32_t
 
DMA_FlowCl
);

574 
DMA_SCuDaCou
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
ut16_t
 
Cou
);

575 
ut16_t
 
DMA_GCuDaCou
(
DMA_Sm_TyDef
* 
DMAy_Smx
);

578 
DMA_DoubBufrModeCfig
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
ut32_t
 
Memy1BaAddr
,

579 
ut32_t
 
DMA_CutMemy
);

580 
DMA_DoubBufrModeCmd
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
FuniڮS
 
NewS
);

581 
DMA_MemyTgCfig
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
ut32_t
 
MemyBaAddr
,

582 
ut32_t
 
DMA_MemyTg
);

583 
ut32_t
 
DMA_GCutMemyTg
(
DMA_Sm_TyDef
* 
DMAy_Smx
);

586 
FuniڮS
 
DMA_GCmdStus
(
DMA_Sm_TyDef
* 
DMAy_Smx
);

587 
ut32_t
 
DMA_GFIFOStus
(
DMA_Sm_TyDef
* 
DMAy_Smx
);

588 
FgStus
 
DMA_GFgStus
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
ut32_t
 
DMA_FLAG
);

589 
DMA_CˬFg
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
ut32_t
 
DMA_FLAG
);

590 
DMA_ITCfig
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
ut32_t
 
DMA_IT
, 
FuniڮS
 
NewS
);

591 
ITStus
 
DMA_GITStus
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
ut32_t
 
DMA_IT
);

592 
DMA_CˬITPdgB
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
ut32_t
 
DMA_IT
);

594 #ifde
__lulus


	@inc/spl/stm32f4xx_dma2d.h

30 #ide
__STM32F4xx_DMA2D_H


31 
	#__STM32F4xx_DMA2D_H


	)

33 #ifde
__lulus


38 
	~"m32f4xx.h
"

56 
ut32_t
 
DMA2D_Mode
;

59 
ut32_t
 
DMA2D_CMode
;

62 
ut32_t
 
DMA2D_OuutBlue
;

70 
ut32_t
 
DMA2D_OuutG
;

78 
ut32_t
 
DMA2D_OuutRed
;

86 
ut32_t
 
DMA2D_OuutAha
;

92 
ut32_t
 
DMA2D_OuutMemyAdd
;

95 
ut32_t
 
DMA2D_OuutOfft
;

98 
ut32_t
 
DMA2D_NumbOfLe
;

101 
ut32_t
 
DMA2D_PixPLe
;

103 } 
	tDMA2D_InTyDef
;

109 
ut32_t
 
DMA2D_FGMA
;

112 
ut32_t
 
DMA2D_FGO
;

115 
ut32_t
 
DMA2D_FGCM
;

118 
ut32_t
 
DMA2D_FG_CLUT_CM
;

121 
ut32_t
 
DMA2D_FG_CLUT_SIZE
;

124 
ut32_t
 
DMA2D_FGPFC_ALPHA_MODE
;

127 
ut32_t
 
DMA2D_FGPFC_ALPHA_VALUE
;

130 
ut32_t
 
DMA2D_FGC_BLUE
;

133 
ut32_t
 
DMA2D_FGC_GREEN
;

136 
ut32_t
 
DMA2D_FGC_RED
;

139 
ut32_t
 
DMA2D_FGCMAR
;

141 } 
	tDMA2D_FG_InTyDef
;

146 
ut32_t
 
DMA2D_BGMA
;

149 
ut32_t
 
DMA2D_BGO
;

152 
ut32_t
 
DMA2D_BGCM
;

155 
ut32_t
 
DMA2D_BG_CLUT_CM
;

158 
ut32_t
 
DMA2D_BG_CLUT_SIZE
;

161 
ut32_t
 
DMA2D_BGPFC_ALPHA_MODE
;

164 
ut32_t
 
DMA2D_BGPFC_ALPHA_VALUE
;

167 
ut32_t
 
DMA2D_BGC_BLUE
;

170 
ut32_t
 
DMA2D_BGC_GREEN
;

173 
ut32_t
 
DMA2D_BGC_RED
;

176 
ut32_t
 
DMA2D_BGCMAR
;

178 } 
	tDMA2D_BG_InTyDef
;

193 
	#DMA2D_M2M
 ((
ut32_t
)0x00000000)

	)

194 
	#DMA2D_M2M_PFC
 ((
ut32_t
)0x00010000)

	)

195 
	#DMA2D_M2M_BLEND
 ((
ut32_t
)0x00020000)

	)

196 
	#DMA2D_R2M
 ((
ut32_t
)0x00030000)

	)

198 
	#IS_DMA2D_MODE
(
MODE
(((MODE=
DMA2D_M2M
|| ((MODE=
DMA2D_M2M_PFC
|| \

	)

199 ((
MODE
=
DMA2D_M2M_BLEND
|| ((MODE=
DMA2D_R2M
))

209 
	#DMA2D_ARGB8888
 ((
ut32_t
)0x00000000)

	)

210 
	#DMA2D_RGB888
 ((
ut32_t
)0x00000001)

	)

211 
	#DMA2D_RGB565
 ((
ut32_t
)0x00000002)

	)

212 
	#DMA2D_ARGB1555
 ((
ut32_t
)0x00000003)

	)

213 
	#DMA2D_ARGB4444
 ((
ut32_t
)0x00000004)

	)

215 
	#IS_DMA2D_CMODE
(
MODE_ARGB
(((MODE_ARGB=
DMA2D_ARGB8888
|| ((MODE_ARGB=
DMA2D_RGB888
|| \

	)

216 ((
MODE_ARGB
=
DMA2D_RGB565
|| ((MODE_ARGB=
DMA2D_ARGB1555
) || \

217 ((
MODE_ARGB
=
DMA2D_ARGB4444
))

227 
	#DMA2D_Ouut_C
 ((
ut32_t
)0x000000FF)

	)

229 
	#IS_DMA2D_OGREEN
(
OGREEN
((OGREEN<
DMA2D_Ouut_C
)

	)

230 
	#IS_DMA2D_ORED
(
ORED
((ORED<
DMA2D_Ouut_C
)

	)

231 
	#IS_DMA2D_OBLUE
(
OBLUE
((OBLUE<
DMA2D_Ouut_C
)

	)

232 
	#IS_DMA2D_OALPHA
(
OALPHA
((OALPHA<
DMA2D_Ouut_C
)

	)

241 
	#DMA2D_OUTPUT_OFFSET
 ((
ut32_t
)0x00003FFF)

	)

243 
	#IS_DMA2D_OUTPUT_OFFSET
(
OOFFSET
((OOFFSET<
DMA2D_OUTPUT_OFFSET
)

	)

254 
	#DMA2D_pix
 ((
ut32_t
)0x00003FFF)

	)

255 
	#DMA2D_Le
 ((
ut32_t
)0x0000FFFF)

	)

257 
	#IS_DMA2D_LINE
(
LINE
((LINE<
DMA2D_Le
)

	)

258 
	#IS_DMA2D_PIXEL
(
PIXEL
((PIXEL<
DMA2D_pix
)

	)

268 
	#OFFSET
 ((
ut32_t
)0x00003FFF)

	)

270 
	#IS_DMA2D_FGO
(
FGO
((FGO<
OFFSET
)

	)

272 
	#IS_DMA2D_BGO
(
BGO
((BGO<
OFFSET
)

	)

283 
	#CM_ARGB8888
 ((
ut32_t
)0x00000000)

	)

284 
	#CM_RGB888
 ((
ut32_t
)0x00000001)

	)

285 
	#CM_RGB565
 ((
ut32_t
)0x00000002)

	)

286 
	#CM_ARGB1555
 ((
ut32_t
)0x00000003)

	)

287 
	#CM_ARGB4444
 ((
ut32_t
)0x00000004)

	)

288 
	#CM_L8
 ((
ut32_t
)0x00000005)

	)

289 
	#CM_AL44
 ((
ut32_t
)0x00000006)

	)

290 
	#CM_AL88
 ((
ut32_t
)0x00000007)

	)

291 
	#CM_L4
 ((
ut32_t
)0x00000008)

	)

292 
	#CM_A8
 ((
ut32_t
)0x00000009)

	)

293 
	#CM_A4
 ((
ut32_t
)0x0000000A)

	)

295 
	#IS_DMA2D_FGCM
(
FGCM
(((FGCM=
CM_ARGB8888
|| ((FGCM=
CM_RGB888
|| \

	)

296 ((
FGCM
=
CM_RGB565
|| ((FGCM=
CM_ARGB1555
) || \

297 ((
FGCM
=
CM_ARGB4444
|| ((FGCM=
CM_L8
) || \

298 ((
FGCM
=
CM_AL44
|| ((FGCM=
CM_AL88
) || \

299 ((
FGCM
=
CM_L4
|| ((FGCM=
CM_A8
) || \

300 ((
FGCM
=
CM_A4
))

302 
	#IS_DMA2D_BGCM
(
BGCM
(((BGCM=
CM_ARGB8888
|| ((BGCM=
CM_RGB888
|| \

	)

303 ((
BGCM
=
CM_RGB565
|| ((BGCM=
CM_ARGB1555
) || \

304 ((
BGCM
=
CM_ARGB4444
|| ((BGCM=
CM_L8
) || \

305 ((
BGCM
=
CM_AL44
|| ((BGCM=
CM_AL88
) || \

306 ((
BGCM
=
CM_L4
|| ((BGCM=
CM_A8
) || \

307 ((
BGCM
=
CM_A4
))

317 
	#CLUT_CM_ARGB8888
 ((
ut32_t
)0x00000000)

	)

318 
	#CLUT_CM_RGB888
 ((
ut32_t
)0x00000001)

	)

320 
	#IS_DMA2D_FG_CLUT_CM
(
FG_CLUT_CM
(((FG_CLUT_CM=
CLUT_CM_ARGB8888
|| ((FG_CLUT_CM=
CLUT_CM_RGB888
))

	)

322 
	#IS_DMA2D_BG_CLUT_CM
(
BG_CLUT_CM
(((BG_CLUT_CM=
CLUT_CM_ARGB8888
|| ((BG_CLUT_CM=
CLUT_CM_RGB888
))

	)

332 
	#COLOR_VALUE
 ((
ut32_t
)0x000000FF)

	)

334 
	#IS_DMA2D_FG_CLUT_SIZE
(
FG_CLUT_SIZE
((FG_CLUT_SIZE<
COLOR_VALUE
)

	)

336 
	#IS_DMA2D_FG_ALPHA_VALUE
(
FG_ALPHA_VALUE
((FG_ALPHA_VALUE<
COLOR_VALUE
)

	)

337 
	#IS_DMA2D_FGC_BLUE
(
FGC_BLUE
((FGC_BLUE<
COLOR_VALUE
)

	)

338 
	#IS_DMA2D_FGC_GREEN
(
FGC_GREEN
((FGC_GREEN<
COLOR_VALUE
)

	)

339 
	#IS_DMA2D_FGC_RED
(
FGC_RED
((FGC_RED<
COLOR_VALUE
)

	)

341 
	#IS_DMA2D_BG_CLUT_SIZE
(
BG_CLUT_SIZE
((BG_CLUT_SIZE<
COLOR_VALUE
)

	)

343 
	#IS_DMA2D_BG_ALPHA_VALUE
(
BG_ALPHA_VALUE
((BG_ALPHA_VALUE<
COLOR_VALUE
)

	)

344 
	#IS_DMA2D_BGC_BLUE
(
BGC_BLUE
((BGC_BLUE<
COLOR_VALUE
)

	)

345 
	#IS_DMA2D_BGC_GREEN
(
BGC_GREEN
((BGC_GREEN<
COLOR_VALUE
)

	)

346 
	#IS_DMA2D_BGC_RED
(
BGC_RED
((BGC_RED<
COLOR_VALUE
)

	)

356 
	#NO_MODIF_ALPHA_VALUE
 ((
ut32_t
)0x00000000)

	)

357 
	#REPLACE_ALPHA_VALUE
 ((
ut32_t
)0x00000001)

	)

358 
	#COMBINE_ALPHA_VALUE
 ((
ut32_t
)0x00000002)

	)

360 
	#IS_DMA2D_FG_ALPHA_MODE
(
FG_ALPHA_MODE
(((FG_ALPHA_MODE=
NO_MODIF_ALPHA_VALUE
|| \

	)

361 ((
FG_ALPHA_MODE
=
REPLACE_ALPHA_VALUE
) || \

362 ((
FG_ALPHA_MODE
=
COMBINE_ALPHA_VALUE
))

364 
	#IS_DMA2D_BG_ALPHA_MODE
(
BG_ALPHA_MODE
(((BG_ALPHA_MODE=
NO_MODIF_ALPHA_VALUE
|| \

	)

365 ((
BG_ALPHA_MODE
=
REPLACE_ALPHA_VALUE
) || \

366 ((
BG_ALPHA_MODE
=
COMBINE_ALPHA_VALUE
))

376 
	#DMA2D_IT_CE
 
DMA2D_CR_CEIE


	)

377 
	#DMA2D_IT_CTC
 
DMA2D_CR_CTCIE


	)

378 
	#DMA2D_IT_CAE
 
DMA2D_CR_CAEIE


	)

379 
	#DMA2D_IT_TW
 
DMA2D_CR_TWIE


	)

380 
	#DMA2D_IT_TC
 
DMA2D_CR_TCIE


	)

381 
	#DMA2D_IT_TE
 
DMA2D_CR_TEIE


	)

383 
	#IS_DMA2D_IT
(
IT
(((IT=
DMA2D_IT_CTC
|| ((IT=
DMA2D_IT_CAE
|| \

	)

384 ((
IT
=
DMA2D_IT_TW
|| ((IT=
DMA2D_IT_TC
) || \

385 ((
IT
=
DMA2D_IT_TE
|| ((IT=
DMA2D_IT_CE
))

395 
	#DMA2D_FLAG_CE
 
DMA2D_ISR_CEIF


	)

396 
	#DMA2D_FLAG_CTC
 
DMA2D_ISR_CTCIF


	)

397 
	#DMA2D_FLAG_CAE
 
DMA2D_ISR_CAEIF


	)

398 
	#DMA2D_FLAG_TW
 
DMA2D_ISR_TWIF


	)

399 
	#DMA2D_FLAG_TC
 
DMA2D_ISR_TCIF


	)

400 
	#DMA2D_FLAG_TE
 
DMA2D_ISR_TEIF


	)

403 
	#IS_DMA2D_GET_FLAG
(
FLAG
(((FLAG=
DMA2D_FLAG_CTC
|| ((FLAG=
DMA2D_FLAG_CAE
|| \

	)

404 ((
FLAG
=
DMA2D_FLAG_TW
|| ((FLAG=
DMA2D_FLAG_TC
) || \

405 ((
FLAG
=
DMA2D_FLAG_TE
|| ((FLAG=
DMA2D_FLAG_CE
))

416 
	#DEADTIME
 ((
ut32_t
)0x000000FF)

	)

418 
	#IS_DMA2D_DEAD_TIME
(
DEAD_TIME
((DEAD_TIME<
DEADTIME
)

	)

421 
	#LINE_WATERMARK
 
DMA2D_LWR_LW


	)

423 
	#IS_DMA2D_LeWmk
(
LeWmk
((LeWmk<
LINE_WATERMARK
)

	)

437 
DMA2D_DeIn
();

440 
DMA2D_In
(
DMA2D_InTyDef
* 
DMA2D_InSu
);

441 
DMA2D_SuIn
(
DMA2D_InTyDef
* 
DMA2D_InSu
);

442 
DMA2D_STnsr
();

443 
DMA2D_AbtTnsr
();

444 
DMA2D_Sud
(
FuniڮS
 
NewS
);

445 
DMA2D_FGCfig
(
DMA2D_FG_InTyDef
* 
DMA2D_FG_InSu
);

446 
DMA2D_FG_SuIn
(
DMA2D_FG_InTyDef
* 
DMA2D_FG_InSu
);

447 
DMA2D_BGCfig
(
DMA2D_BG_InTyDef
* 
DMA2D_BG_InSu
);

448 
DMA2D_BG_SuIn
(
DMA2D_BG_InTyDef
* 
DMA2D_BG_InSu
);

449 
DMA2D_FGS
(
FuniڮS
 
NewS
);

450 
DMA2D_BGS
(
FuniڮS
 
NewS
);

451 
DMA2D_DdTimeCfig
(
ut32_t
 
DMA2D_DdTime
, 
FuniڮS
 
NewS
);

452 
DMA2D_LeWmkCfig
(
ut32_t
 
DMA2D_LWmkCfig
);

455 
DMA2D_ITCfig
(
ut32_t
 
DMA2D_IT
, 
FuniڮS
 
NewS
);

456 
FgStus
 
DMA2D_GFgStus
(
ut32_t
 
DMA2D_FLAG
);

457 
DMA2D_CˬFg
(
ut32_t
 
DMA2D_FLAG
);

458 
ITStus
 
DMA2D_GITStus
(
ut32_t
 
DMA2D_IT
);

459 
DMA2D_CˬITPdgB
(
ut32_t
 
DMA2D_IT
);

461 #ifde
__lulus


	@inc/spl/stm32f4xx_exti.h

30 #ide
__STM32F4xx_EXTI_H


31 
	#__STM32F4xx_EXTI_H


	)

33 #ifde
__lulus


38 
	~"m32f4xx.h
"

56 
EXTI_Mode_Iru
 = 0x00,

57 
EXTI_Mode_Evt
 = 0x04

58 }
	tEXTIMode_TyDef
;

60 
	#IS_EXTI_MODE
(
MODE
(((MODE=
EXTI_Mode_Iru
|| ((MODE=
EXTI_Mode_Evt
))

	)

68 
EXTI_Trigg_Risg
 = 0x08,

69 
EXTI_Trigg_Flg
 = 0x0C,

70 
EXTI_Trigg_Risg_Flg
 = 0x10

71 }
	tEXTITrigg_TyDef
;

73 
	#IS_EXTI_TRIGGER
(
TRIGGER
(((TRIGGER=
EXTI_Trigg_Risg
|| \

	)

74 ((
TRIGGER
=
EXTI_Trigg_Flg
) || \

75 ((
TRIGGER
=
EXTI_Trigg_Risg_Flg
))

82 
ut32_t
 
EXTI_Le
;

85 
EXTIMode_TyDef
 
EXTI_Mode
;

88 
EXTITrigg_TyDef
 
EXTI_Trigg
;

91 
FuniڮS
 
EXTI_LeCmd
;

93 }
	tEXTI_InTyDef
;

105 
	#EXTI_Le0
 ((
ut32_t
)0x00001

	)

106 
	#EXTI_Le1
 ((
ut32_t
)0x00002

	)

107 
	#EXTI_Le2
 ((
ut32_t
)0x00004

	)

108 
	#EXTI_Le3
 ((
ut32_t
)0x00008

	)

109 
	#EXTI_Le4
 ((
ut32_t
)0x00010

	)

110 
	#EXTI_Le5
 ((
ut32_t
)0x00020

	)

111 
	#EXTI_Le6
 ((
ut32_t
)0x00040

	)

112 
	#EXTI_Le7
 ((
ut32_t
)0x00080

	)

113 
	#EXTI_Le8
 ((
ut32_t
)0x00100

	)

114 
	#EXTI_Le9
 ((
ut32_t
)0x00200

	)

115 
	#EXTI_Le10
 ((
ut32_t
)0x00400

	)

116 
	#EXTI_Le11
 ((
ut32_t
)0x00800

	)

117 
	#EXTI_Le12
 ((
ut32_t
)0x01000

	)

118 
	#EXTI_Le13
 ((
ut32_t
)0x02000

	)

119 
	#EXTI_Le14
 ((
ut32_t
)0x04000

	)

120 
	#EXTI_Le15
 ((
ut32_t
)0x08000

	)

121 
	#EXTI_Le16
 ((
ut32_t
)0x10000

	)

122 
	#EXTI_Le17
 ((
ut32_t
)0x20000

	)

123 
	#EXTI_Le18
 ((
ut32_t
)0x40000

	)

124 
	#EXTI_Le19
 ((
ut32_t
)0x80000

	)

125 
	#EXTI_Le20
 ((
ut32_t
)0x00100000

	)

126 
	#EXTI_Le21
 ((
ut32_t
)0x00200000

	)

127 
	#EXTI_Le22
 ((
ut32_t
)0x00400000

	)

129 
	#IS_EXTI_LINE
(
LINE
((((LINE& (
ut32_t
)0xFF800000=0x00&& ((LINE!(
ut16_t
)0x00))

	)

131 
	#IS_GET_EXTI_LINE
(
LINE
(((LINE=
EXTI_Le0
|| ((LINE=
EXTI_Le1
|| \

	)

132 ((
LINE
=
EXTI_Le2
|| ((LINE=
EXTI_Le3
) || \

133 ((
LINE
=
EXTI_Le4
|| ((LINE=
EXTI_Le5
) || \

134 ((
LINE
=
EXTI_Le6
|| ((LINE=
EXTI_Le7
) || \

135 ((
LINE
=
EXTI_Le8
|| ((LINE=
EXTI_Le9
) || \

136 ((
LINE
=
EXTI_Le10
|| ((LINE=
EXTI_Le11
) || \

137 ((
LINE
=
EXTI_Le12
|| ((LINE=
EXTI_Le13
) || \

138 ((
LINE
=
EXTI_Le14
|| ((LINE=
EXTI_Le15
) || \

139 ((
LINE
=
EXTI_Le16
|| ((LINE=
EXTI_Le17
) || \

140 ((
LINE
=
EXTI_Le18
|| ((LINE=
EXTI_Le19
) || \

141 ((
LINE
=
EXTI_Le20
|| ((LINE=
EXTI_Le21
) ||\

142 ((
LINE
=
EXTI_Le22
))

156 
EXTI_DeIn
();

159 
EXTI_In
(
EXTI_InTyDef
* 
EXTI_InSu
);

160 
EXTI_SuIn
(
EXTI_InTyDef
* 
EXTI_InSu
);

161 
EXTI_GeSWIru
(
ut32_t
 
EXTI_Le
);

164 
FgStus
 
EXTI_GFgStus
(
ut32_t
 
EXTI_Le
);

165 
EXTI_CˬFg
(
ut32_t
 
EXTI_Le
);

166 
ITStus
 
EXTI_GITStus
(
ut32_t
 
EXTI_Le
);

167 
EXTI_CˬITPdgB
(
ut32_t
 
EXTI_Le
);

169 #ifde
__lulus


	@inc/spl/stm32f4xx_flash.h

30 #ide
__STM32F4xx_FLASH_H


31 
	#__STM32F4xx_FLASH_H


	)

33 #ifde
__lulus


38 
	~"m32f4xx.h
"

54 
FLASH_BUSY
 = 1,

55 
FLASH_ERROR_RD
,

56 
FLASH_ERROR_PGS
,

57 
FLASH_ERROR_PGP
,

58 
FLASH_ERROR_PGA
,

59 
FLASH_ERROR_WRP
,

60 
FLASH_ERROR_PROGRAM
,

61 
FLASH_ERROR_OPERATION
,

62 
FLASH_COMPLETE


63 }
	tFLASH_Stus
;

74 
	#FLASH_Lcy_0
 ((
ut8_t
)0x0000

	)

75 
	#FLASH_Lcy_1
 ((
ut8_t
)0x0001

	)

76 
	#FLASH_Lcy_2
 ((
ut8_t
)0x0002

	)

77 
	#FLASH_Lcy_3
 ((
ut8_t
)0x0003

	)

78 
	#FLASH_Lcy_4
 ((
ut8_t
)0x0004

	)

79 
	#FLASH_Lcy_5
 ((
ut8_t
)0x0005

	)

80 
	#FLASH_Lcy_6
 ((
ut8_t
)0x0006

	)

81 
	#FLASH_Lcy_7
 ((
ut8_t
)0x0007

	)

82 
	#FLASH_Lcy_8
 ((
ut8_t
)0x0008

	)

83 
	#FLASH_Lcy_9
 ((
ut8_t
)0x0009

	)

84 
	#FLASH_Lcy_10
 ((
ut8_t
)0x000A

	)

85 
	#FLASH_Lcy_11
 ((
ut8_t
)0x000B

	)

86 
	#FLASH_Lcy_12
 ((
ut8_t
)0x000C

	)

87 
	#FLASH_Lcy_13
 ((
ut8_t
)0x000D

	)

88 
	#FLASH_Lcy_14
 ((
ut8_t
)0x000E

	)

89 
	#FLASH_Lcy_15
 ((
ut8_t
)0x000F

	)

92 
	#IS_FLASH_LATENCY
(
LATENCY
(((LATENCY=
FLASH_Lcy_0
|| \

	)

93 ((
LATENCY
=
FLASH_Lcy_1
) || \

94 ((
LATENCY
=
FLASH_Lcy_2
) || \

95 ((
LATENCY
=
FLASH_Lcy_3
) || \

96 ((
LATENCY
=
FLASH_Lcy_4
) || \

97 ((
LATENCY
=
FLASH_Lcy_5
) || \

98 ((
LATENCY
=
FLASH_Lcy_6
) || \

99 ((
LATENCY
=
FLASH_Lcy_7
) || \

100 ((
LATENCY
=
FLASH_Lcy_8
) || \

101 ((
LATENCY
=
FLASH_Lcy_9
) || \

102 ((
LATENCY
=
FLASH_Lcy_10
) || \

103 ((
LATENCY
=
FLASH_Lcy_11
) || \

104 ((
LATENCY
=
FLASH_Lcy_12
) || \

105 ((
LATENCY
=
FLASH_Lcy_13
) || \

106 ((
LATENCY
=
FLASH_Lcy_14
) || \

107 ((
LATENCY
=
FLASH_Lcy_15
))

115 
	#VޏgeRge_1
 ((
ut8_t
)0x00

	)

116 
	#VޏgeRge_2
 ((
ut8_t
)0x01

	)

117 
	#VޏgeRge_3
 ((
ut8_t
)0x02

	)

118 
	#VޏgeRge_4
 ((
ut8_t
)0x03

	)

120 
	#IS_VOLTAGERANGE
(
RANGE
)(((RANGE=
VޏgeRge_1
|| \

	)

121 ((
RANGE
=
VޏgeRge_2
) || \

122 ((
RANGE
=
VޏgeRge_3
) || \

123 ((
RANGE
=
VޏgeRge_4
))

131 
	#FLASH_Se_0
 ((
ut16_t
)0x0000

	)

132 
	#FLASH_Se_1
 ((
ut16_t
)0x0008

	)

133 
	#FLASH_Se_2
 ((
ut16_t
)0x0010

	)

134 
	#FLASH_Se_3
 ((
ut16_t
)0x0018

	)

135 
	#FLASH_Se_4
 ((
ut16_t
)0x0020

	)

136 
	#FLASH_Se_5
 ((
ut16_t
)0x0028

	)

137 
	#FLASH_Se_6
 ((
ut16_t
)0x0030

	)

138 
	#FLASH_Se_7
 ((
ut16_t
)0x0038

	)

139 
	#FLASH_Se_8
 ((
ut16_t
)0x0040

	)

140 
	#FLASH_Se_9
 ((
ut16_t
)0x0048

	)

141 
	#FLASH_Se_10
 ((
ut16_t
)0x0050

	)

142 
	#FLASH_Se_11
 ((
ut16_t
)0x0058

	)

143 
	#FLASH_Se_12
 ((
ut16_t
)0x0080

	)

144 
	#FLASH_Se_13
 ((
ut16_t
)0x0088

	)

145 
	#FLASH_Se_14
 ((
ut16_t
)0x0090

	)

146 
	#FLASH_Se_15
 ((
ut16_t
)0x0098

	)

147 
	#FLASH_Se_16
 ((
ut16_t
)0x00A0

	)

148 
	#FLASH_Se_17
 ((
ut16_t
)0x00A8

	)

149 
	#FLASH_Se_18
 ((
ut16_t
)0x00B0

	)

150 
	#FLASH_Se_19
 ((
ut16_t
)0x00B8

	)

151 
	#FLASH_Se_20
 ((
ut16_t
)0x00C0

	)

152 
	#FLASH_Se_21
 ((
ut16_t
)0x00C8

	)

153 
	#FLASH_Se_22
 ((
ut16_t
)0x00D0

	)

154 
	#FLASH_Se_23
 ((
ut16_t
)0x00D8

	)

156 
	#IS_FLASH_SECTOR
(
SECTOR
(((SECTOR=
FLASH_Se_0
|| ((SECTOR=
FLASH_Se_1
||\

	)

157 ((
SECTOR
=
FLASH_Se_2
|| ((SECTOR=
FLASH_Se_3
) ||\

158 ((
SECTOR
=
FLASH_Se_4
|| ((SECTOR=
FLASH_Se_5
) ||\

159 ((
SECTOR
=
FLASH_Se_6
|| ((SECTOR=
FLASH_Se_7
) ||\

160 ((
SECTOR
=
FLASH_Se_8
|| ((SECTOR=
FLASH_Se_9
) ||\

161 ((
SECTOR
=
FLASH_Se_10
|| ((SECTOR=
FLASH_Se_11
) ||\

162 ((
SECTOR
=
FLASH_Se_12
|| ((SECTOR=
FLASH_Se_13
) ||\

163 ((
SECTOR
=
FLASH_Se_14
|| ((SECTOR=
FLASH_Se_15
) ||\

164 ((
SECTOR
=
FLASH_Se_16
|| ((SECTOR=
FLASH_Se_17
) ||\

165 ((
SECTOR
=
FLASH_Se_18
|| ((SECTOR=
FLASH_Se_19
) ||\

166 ((
SECTOR
=
FLASH_Se_20
|| ((SECTOR=
FLASH_Se_21
) ||\

167 ((
SECTOR
=
FLASH_Se_22
|| ((SECTOR=
FLASH_Se_23
))

169 #i
defed
 (
STM32F427_437xx
|| defed (
STM32F429_439xx
)

170 
	#IS_FLASH_ADDRESS
(
ADDRESS
((((ADDRESS>0x08000000&& ((ADDRESS<0x081FFFFF)||\

	)

171 (((
ADDRESS
) >= 0x1FFF7800) && ((ADDRESS) <= 0x1FFF7A0F)))

174 #i
defed
 (
STM32F40_41xxx
)

175 
	#IS_FLASH_ADDRESS
(
ADDRESS
((((ADDRESS>0x08000000&& ((ADDRESS<0x080FFFFF)||\

	)

176 (((
ADDRESS
) >= 0x1FFF7800) && ((ADDRESS) <= 0x1FFF7A0F)))

179 #i
defed
 (
STM32F401xx
)

180 
	#IS_FLASH_ADDRESS
(
ADDRESS
((((ADDRESS>0x08000000&& ((ADDRESS<0x0803FFFF)||\

	)

181 (((
ADDRESS
) >= 0x1FFF7800) && ((ADDRESS) <= 0x1FFF7A0F)))

184 #i
defed
 (
STM32F411xE
)

185 
	#IS_FLASH_ADDRESS
(
ADDRESS
((((ADDRESS>0x08000000&& ((ADDRESS<0x0807FFFF)||\

	)

186 (((
ADDRESS
) >= 0x1FFF7800) && ((ADDRESS) <= 0x1FFF7A0F)))

196 
	#OB_WRP_Se_0
 ((
ut32_t
)0x00000001

	)

197 
	#OB_WRP_Se_1
 ((
ut32_t
)0x00000002

	)

198 
	#OB_WRP_Se_2
 ((
ut32_t
)0x00000004

	)

199 
	#OB_WRP_Se_3
 ((
ut32_t
)0x00000008

	)

200 
	#OB_WRP_Se_4
 ((
ut32_t
)0x00000010

	)

201 
	#OB_WRP_Se_5
 ((
ut32_t
)0x00000020

	)

202 
	#OB_WRP_Se_6
 ((
ut32_t
)0x00000040

	)

203 
	#OB_WRP_Se_7
 ((
ut32_t
)0x00000080

	)

204 
	#OB_WRP_Se_8
 ((
ut32_t
)0x00000100

	)

205 
	#OB_WRP_Se_9
 ((
ut32_t
)0x00000200

	)

206 
	#OB_WRP_Se_10
 ((
ut32_t
)0x00000400

	)

207 
	#OB_WRP_Se_11
 ((
ut32_t
)0x00000800

	)

208 
	#OB_WRP_Se_12
 ((
ut32_t
)0x00000001

	)

209 
	#OB_WRP_Se_13
 ((
ut32_t
)0x00000002

	)

210 
	#OB_WRP_Se_14
 ((
ut32_t
)0x00000004

	)

211 
	#OB_WRP_Se_15
 ((
ut32_t
)0x00000008

	)

212 
	#OB_WRP_Se_16
 ((
ut32_t
)0x00000010

	)

213 
	#OB_WRP_Se_17
 ((
ut32_t
)0x00000020

	)

214 
	#OB_WRP_Se_18
 ((
ut32_t
)0x00000040

	)

215 
	#OB_WRP_Se_19
 ((
ut32_t
)0x00000080

	)

216 
	#OB_WRP_Se_20
 ((
ut32_t
)0x00000100

	)

217 
	#OB_WRP_Se_21
 ((
ut32_t
)0x00000200

	)

218 
	#OB_WRP_Se_22
 ((
ut32_t
)0x00000400

	)

219 
	#OB_WRP_Se_23
 ((
ut32_t
)0x00000800

	)

220 
	#OB_WRP_Se_A
 ((
ut32_t
)0x00000FFF

	)

222 
	#IS_OB_WRP
(
SECTOR
)((((SECTOR& (
ut32_t
)0xFFFFF000=0x00000000&& ((SECTOR!0x00000000))

	)

230 
	#OB_PcROP_Dib
 ((
ut8_t
)0x00

	)

231 
	#OB_PcROP_Eb
 ((
ut8_t
)0x80

	)

232 
	#IS_OB_PCROP_SELECT
(
PCROP
(((PCROP=
OB_PcROP_Dib
|| ((PCROP=
OB_PcROP_Eb
))

	)

240 
	#OB_PCROP_Se_0
 ((
ut32_t
)0x00000001

	)

241 
	#OB_PCROP_Se_1
 ((
ut32_t
)0x00000002

	)

242 
	#OB_PCROP_Se_2
 ((
ut32_t
)0x00000004

	)

243 
	#OB_PCROP_Se_3
 ((
ut32_t
)0x00000008

	)

244 
	#OB_PCROP_Se_4
 ((
ut32_t
)0x00000010

	)

245 
	#OB_PCROP_Se_5
 ((
ut32_t
)0x00000020

	)

246 
	#OB_PCROP_Se_6
 ((
ut32_t
)0x00000040

	)

247 
	#OB_PCROP_Se_7
 ((
ut32_t
)0x00000080

	)

248 
	#OB_PCROP_Se_8
 ((
ut32_t
)0x00000100

	)

249 
	#OB_PCROP_Se_9
 ((
ut32_t
)0x00000200

	)

250 
	#OB_PCROP_Se_10
 ((
ut32_t
)0x00000400

	)

251 
	#OB_PCROP_Se_11
 ((
ut32_t
)0x00000800

	)

252 
	#OB_PCROP_Se_12
 ((
ut32_t
)0x00000001

	)

253 
	#OB_PCROP_Se_13
 ((
ut32_t
)0x00000002

	)

254 
	#OB_PCROP_Se_14
 ((
ut32_t
)0x00000004

	)

255 
	#OB_PCROP_Se_15
 ((
ut32_t
)0x00000008

	)

256 
	#OB_PCROP_Se_16
 ((
ut32_t
)0x00000010

	)

257 
	#OB_PCROP_Se_17
 ((
ut32_t
)0x00000020

	)

258 
	#OB_PCROP_Se_18
 ((
ut32_t
)0x00000040

	)

259 
	#OB_PCROP_Se_19
 ((
ut32_t
)0x00000080

	)

260 
	#OB_PCROP_Se_20
 ((
ut32_t
)0x00000100

	)

261 
	#OB_PCROP_Se_21
 ((
ut32_t
)0x00000200

	)

262 
	#OB_PCROP_Se_22
 ((
ut32_t
)0x00000400

	)

263 
	#OB_PCROP_Se_23
 ((
ut32_t
)0x00000800

	)

264 
	#OB_PCROP_Se_A
 ((
ut32_t
)0x00000FFF

	)

266 
	#IS_OB_PCROP
(
SECTOR
)((((SECTOR& (
ut32_t
)0xFFFFF000=0x00000000&& ((SECTOR!0x00000000))

	)

274 
	#OB_RDP_Lev_0
 ((
ut8_t
)0xAA)

	)

275 
	#OB_RDP_Lev_1
 ((
ut8_t
)0x55)

	)

278 
	#IS_OB_RDP
(
LEVEL
(((LEVEL=
OB_RDP_Lev_0
)||\

	)

279 ((
LEVEL
=
OB_RDP_Lev_1
))

288 
	#OB_IWDG_SW
 ((
ut8_t
)0x20

	)

289 
	#OB_IWDG_HW
 ((
ut8_t
)0x00

	)

290 
	#IS_OB_IWDG_SOURCE
(
SOURCE
(((SOURCE=
OB_IWDG_SW
|| ((SOURCE=
OB_IWDG_HW
))

	)

298 
	#OB_STOP_NoRST
 ((
ut8_t
)0x40

	)

299 
	#OB_STOP_RST
 ((
ut8_t
)0x00

	)

300 
	#IS_OB_STOP_SOURCE
(
SOURCE
(((SOURCE=
OB_STOP_NoRST
|| ((SOURCE=
OB_STOP_RST
))

	)

309 
	#OB_STDBY_NoRST
 ((
ut8_t
)0x80

	)

310 
	#OB_STDBY_RST
 ((
ut8_t
)0x00

	)

311 
	#IS_OB_STDBY_SOURCE
(
SOURCE
(((SOURCE=
OB_STDBY_NoRST
|| ((SOURCE=
OB_STDBY_RST
))

	)

319 
	#OB_BOR_LEVEL3
 ((
ut8_t
)0x00

	)

320 
	#OB_BOR_LEVEL2
 ((
ut8_t
)0x04

	)

321 
	#OB_BOR_LEVEL1
 ((
ut8_t
)0x08

	)

322 
	#OB_BOR_OFF
 ((
ut8_t
)0x0C

	)

323 
	#IS_OB_BOR
(
LEVEL
(((LEVEL=
OB_BOR_LEVEL1
|| ((LEVEL=
OB_BOR_LEVEL2
||\

	)

324 ((
LEVEL
=
OB_BOR_LEVEL3
|| ((LEVEL=
OB_BOR_OFF
))

332 
	#OB_Du_BoEbd
 ((
ut8_t
)0x10

	)

333 
	#OB_Du_BoDibd
 ((
ut8_t
)0x00

	)

334 
	#IS_OB_BOOT
(
BOOT
(((BOOT=
OB_Du_BoEbd
|| ((BOOT=
OB_Du_BoDibd
))

	)

342 
	#FLASH_IT_EOP
 ((
ut32_t
)0x01000000

	)

343 
	#FLASH_IT_ERR
 ((
ut32_t
)0x02000000

	)

344 
	#IS_FLASH_IT
(
IT
((((IT& (
ut32_t
)0xFCFFFFFF=0x00000000&& ((IT!0x00000000))

	)

352 
	#FLASH_FLAG_EOP
 ((
ut32_t
)0x00000001

	)

353 
	#FLASH_FLAG_OPERR
 ((
ut32_t
)0x00000002

	)

354 
	#FLASH_FLAG_WRPERR
 ((
ut32_t
)0x00000010

	)

355 
	#FLASH_FLAG_PGAERR
 ((
ut32_t
)0x00000020

	)

356 
	#FLASH_FLAG_PGPERR
 ((
ut32_t
)0x00000040

	)

357 
	#FLASH_FLAG_PGSERR
 ((
ut32_t
)0x00000080

	)

358 
	#FLASH_FLAG_RDERR
 ((
ut32_t
)0x00000100

	)

359 
	#FLASH_FLAG_BSY
 ((
ut32_t
)0x00010000

	)

360 
	#IS_FLASH_CLEAR_FLAG
(
FLAG
((((FLAG& (
ut32_t
)0xFFFFFE0C=0x00000000&& ((FLAG!0x00000000))

	)

361 
	#IS_FLASH_GET_FLAG
(
FLAG
(((FLAG=
FLASH_FLAG_EOP
|| ((FLAG=
FLASH_FLAG_OPERR
|| \

	)

362 ((
FLAG
=
FLASH_FLAG_WRPERR
|| ((FLAG=
FLASH_FLAG_PGAERR
) || \

363 ((
FLAG
=
FLASH_FLAG_PGPERR
|| ((FLAG=
FLASH_FLAG_PGSERR
) || \

364 ((
FLAG
=
FLASH_FLAG_BSY
|| ((FLAG=
FLASH_FLAG_RDERR
))

372 
	#FLASH_PSIZE_BYTE
 ((
ut32_t
)0x00000000)

	)

373 
	#FLASH_PSIZE_HALF_WORD
 ((
ut32_t
)0x00000100)

	)

374 
	#FLASH_PSIZE_WORD
 ((
ut32_t
)0x00000200)

	)

375 
	#FLASH_PSIZE_DOUBLE_WORD
 ((
ut32_t
)0x00000300)

	)

376 
	#CR_PSIZE_MASK
 ((
ut32_t
)0xFFFFFCFF)

	)

384 
	#RDP_KEY
 ((
ut16_t
)0x00A5)

	)

385 
	#FLASH_KEY1
 ((
ut32_t
)0x45670123)

	)

386 
	#FLASH_KEY2
 ((
ut32_t
)0xCDEF89AB)

	)

387 
	#FLASH_OPT_KEY1
 ((
ut32_t
)0x08192A3B)

	)

388 
	#FLASH_OPT_KEY2
 ((
ut32_t
)0x4C5D6E7F)

	)

396 
	#ACR_BYTE0_ADDRESS
 ((
ut32_t
)0x40023C00)

	)

400 
	#OPTCR_BYTE0_ADDRESS
 ((
ut32_t
)0x40023C14)

	)

404 
	#OPTCR_BYTE1_ADDRESS
 ((
ut32_t
)0x40023C15)

	)

408 
	#OPTCR_BYTE2_ADDRESS
 ((
ut32_t
)0x40023C16)

	)

412 
	#OPTCR_BYTE3_ADDRESS
 ((
ut32_t
)0x40023C17)

	)

417 
	#OPTCR1_BYTE2_ADDRESS
 ((
ut32_t
)0x40023C1A)

	)

427 
FLASH_SLcy
(
ut32_t
 
FLASH_Lcy
);

428 
FLASH_PtchBufrCmd
(
FuniڮS
 
NewS
);

429 
FLASH_InruiCacheCmd
(
FuniڮS
 
NewS
);

430 
FLASH_DaCacheCmd
(
FuniڮS
 
NewS
);

431 
FLASH_InruiCacheRet
();

432 
FLASH_DaCacheRet
();

435 
FLASH_Uock
();

436 
FLASH_Lock
();

437 
FLASH_Stus
 
FLASH_ESe
(
ut32_t
 
FLASH_Se
, 
ut8_t
 
VޏgeRge
);

438 
FLASH_Stus
 
FLASH_EASes
(
ut8_t
 
VޏgeRge
);

439 
FLASH_Stus
 
FLASH_EABk1Ses
(
ut8_t
 
VޏgeRge
);

440 
FLASH_Stus
 
FLASH_EABk2Ses
(
ut8_t
 
VޏgeRge
);

441 
FLASH_Stus
 
FLASH_ProgmDoubWd
(
ut32_t
 
Addss
, 
ut64_t
 
Da
);

442 
FLASH_Stus
 
FLASH_ProgmWd
(
ut32_t
 
Addss
, ut32_
Da
);

443 
FLASH_Stus
 
FLASH_ProgmHfWd
(
ut32_t
 
Addss
, 
ut16_t
 
Da
);

444 
FLASH_Stus
 
FLASH_ProgmBy
(
ut32_t
 
Addss
, 
ut8_t
 
Da
);

447 
FLASH_OB_Uock
();

448 
FLASH_OB_Lock
();

449 
FLASH_OB_WRPCfig
(
ut32_t
 
OB_WRP
, 
FuniڮS
 
NewS
);

450 
FLASH_OB_WRP1Cfig
(
ut32_t
 
OB_WRP
, 
FuniڮS
 
NewS
);

451 
FLASH_OB_PCROPSeiCfig
(
ut8_t
 
OB_PcROP
);

452 
FLASH_OB_PCROPCfig
(
ut32_t
 
OB_PCROP
, 
FuniڮS
 
NewS
);

453 
FLASH_OB_PCROP1Cfig
(
ut32_t
 
OB_PCROP
, 
FuniڮS
 
NewS
);

454 
FLASH_OB_RDPCfig
(
ut8_t
 
OB_RDP
);

455 
FLASH_OB_UrCfig
(
ut8_t
 
OB_IWDG
, ut8_
OB_STOP
, ut8_
OB_STDBY
);

456 
FLASH_OB_BORCfig
(
ut8_t
 
OB_BOR
);

457 
FLASH_OB_BoCfig
(
ut8_t
 
OB_BOOT
);

458 
FLASH_Stus
 
FLASH_OB_Launch
();

459 
ut8_t
 
FLASH_OB_GUr
();

460 
ut16_t
 
FLASH_OB_GWRP
();

461 
ut16_t
 
FLASH_OB_GWRP1
();

462 
ut16_t
 
FLASH_OB_GPCROP
();

463 
ut16_t
 
FLASH_OB_GPCROP1
();

464 
FgStus
 
FLASH_OB_GRDP
();

465 
ut8_t
 
FLASH_OB_GBOR
();

468 
FLASH_ITCfig
(
ut32_t
 
FLASH_IT
, 
FuniڮS
 
NewS
);

469 
FgStus
 
FLASH_GFgStus
(
ut32_t
 
FLASH_FLAG
);

470 
FLASH_CˬFg
(
ut32_t
 
FLASH_FLAG
);

471 
FLASH_Stus
 
FLASH_GStus
();

472 
FLASH_Stus
 
FLASH_WaFLaOti
();

474 #ifde
__lulus


	@inc/spl/stm32f4xx_flash_ramfunc.h

30 #ide
__STM32F4xx_FLASH_RAMFUNC_H


31 
	#__STM32F4xx_FLASH_RAMFUNC_H


	)

33 #ifde
__lulus


38 
	~"m32f4xx.h
"

53 #i
defed
 ( 
__CC_ARM
 )

63 
	#__RAM_FUNC
 

	)

65 #i
defed
 ( 
__ICCARM__
 )

70 
	#__RAM_FUNC
 
__mfunc
 

	)

72 #i
defed
 ( 
__GNUC__
 )

78 
	#__RAM_FUNC
 
	`__ibu__
((
	`i
(".RamFunc")))

	)

84 
__RAM_FUNC
 
FLASH_FshICmd
(
FuniڮS
 
NewS
);

85 
__RAM_FUNC
 
FLASH_FshS˕ModeCmd
(
FuniڮS
 
NewS
);

88 #ifde
__lulus


	@inc/spl/stm32f4xx_fmc.h

30 #ide
__STM32F4xx_FMC_H


31 
	#__STM32F4xx_FMC_H


	)

33 #ifde
__lulus


38 
	~"m32f4xx.h
"

55 
ut32_t
 
FMC_AddssSupTime
;

60 
ut32_t
 
FMC_AddssHdTime
;

65 
ut32_t
 
FMC_DaSupTime
;

70 
ut32_t
 
FMC_BusTuAroundDuti
;

75 
ut32_t
 
FMC_CLKDivisi
;

79 
ut32_t
 
FMC_DaLcy
;

87 
ut32_t
 
FMC_AcssMode
;

89 }
	tFMC_NORSRAMTimgInTyDef
;

96 
ut32_t
 
FMC_Bk
;

99 
ut32_t
 
FMC_DaAddssMux
;

103 
ut32_t
 
FMC_MemyTy
;

107 
ut32_t
 
FMC_MemyDaWidth
;

110 
ut32_t
 
FMC_BurAcssMode
;

114 
ut32_t
 
FMC_WaSiglPެy
;

118 
ut32_t
 
FMC_WpMode
;

122 
ut32_t
 
FMC_WaSiglAive
;

127 
ut32_t
 
FMC_WreOti
;

130 
ut32_t
 
FMC_WaSigl
;

134 
ut32_t
 
FMC_ExndedMode
;

137 
ut32_t
 
FMC_AsynchrousWa
;

141 
ut32_t
 
FMC_WreBur
;

144 
ut32_t
 
FMC_CtousClock
;

150 
FMC_NORSRAMTimgInTyDef
* 
FMC_RdWreTimgSu
;

152 
FMC_NORSRAMTimgInTyDef
* 
FMC_WreTimgSu
;

153 }
	tFMC_NORSRAMInTyDef
;

160 
ut32_t
 
FMC_SupTime
;

166 
ut32_t
 
FMC_WaSupTime
;

172 
ut32_t
 
FMC_HdSupTime
;

179 
ut32_t
 
FMC_HiZSupTime
;

184 }
	tFMC_NAND_PCCARDTimgInTyDef
;

191 
ut32_t
 
FMC_Bk
;

194 
ut32_t
 
FMC_Wau
;

197 
ut32_t
 
FMC_MemyDaWidth
;

200 
ut32_t
 
FMC_ECC
;

203 
ut32_t
 
FMC_ECCPageSize
;

206 
ut32_t
 
FMC_TCLRSupTime
;

210 
ut32_t
 
FMC_TARSupTime
;

214 
FMC_NAND_PCCARDTimgInTyDef
* 
FMC_CommSTimgSu
;

216 
FMC_NAND_PCCARDTimgInTyDef
* 
FMC_AribuSTimgSu
;

217 }
	tFMC_NANDInTyDef
;

225 
ut32_t
 
FMC_Wau
;

228 
ut32_t
 
FMC_TCLRSupTime
;

232 
ut32_t
 
FMC_TARSupTime
;

237 
FMC_NAND_PCCARDTimgInTyDef
* 
FMC_CommSTimgSu
;

239 
FMC_NAND_PCCARDTimgInTyDef
* 
FMC_AribuSTimgSu
;

241 
FMC_NAND_PCCARDTimgInTyDef
* 
FMC_IOSTimgSu
;

242 }
	tFMC_PCCARDInTyDef
;

250 
ut32_t
 
FMC_LdToAiveDay
;

254 
ut32_t
 
FMC_ExSfReeshDay
;

258 
ut32_t
 
FMC_SfReeshTime
;

262 
ut32_t
 
FMC_RowCyeDay
;

267 
ut32_t
 
FMC_WreRecovyTime
;

270 
ut32_t
 
FMC_RPDay
;

274 
ut32_t
 
FMC_RCDDay
;

278 }
	tFMC_SDRAMTimgInTyDef
;

287 
ut32_t
 
FMC_CommdMode
;

290 
ut32_t
 
FMC_CommdTg
;

293 
ut32_t
 
FMC_AutoReeshNumb
;

297 
ut32_t
 
FMC_ModeRegiDefi
;

299 }
	tFMC_SDRAMCommdTyDef
;

307 
ut32_t
 
FMC_Bk
;

310 
ut32_t
 
FMC_CumnBsNumb
;

313 
ut32_t
 
FMC_RowBsNumb
;

316 
ut32_t
 
FMC_SDMemyDaWidth
;

319 
ut32_t
 
FMC_IlBkNumb
;

322 
ut32_t
 
FMC_CASLcy
;

325 
ut32_t
 
FMC_WrePrei
;

328 
ut32_t
 
FMC_SDClockPiod
;

332 
ut32_t
 
FMC_RdBur
;

336 
ut32_t
 
FMC_RdPeDay
;

339 
FMC_SDRAMTimgInTyDef
* 
FMC_SDRAMTimgSu
;

341 }
	tFMC_SDRAMInTyDef
;

353 
	#FMC_Bk1_NORSRAM1
 ((
ut32_t
)0x00000000)

	)

354 
	#FMC_Bk1_NORSRAM2
 ((
ut32_t
)0x00000002)

	)

355 
	#FMC_Bk1_NORSRAM3
 ((
ut32_t
)0x00000004)

	)

356 
	#FMC_Bk1_NORSRAM4
 ((
ut32_t
)0x00000006)

	)

358 
	#IS_FMC_NORSRAM_BANK
(
BANK
(((BANK=
FMC_Bk1_NORSRAM1
|| \

	)

359 ((
BANK
=
FMC_Bk1_NORSRAM2
) || \

360 ((
BANK
=
FMC_Bk1_NORSRAM3
) || \

361 ((
BANK
=
FMC_Bk1_NORSRAM4
))

369 
	#FMC_Bk2_NAND
 ((
ut32_t
)0x00000010)

	)

370 
	#FMC_Bk3_NAND
 ((
ut32_t
)0x00000100)

	)

372 
	#IS_FMC_NAND_BANK
(
BANK
(((BANK=
FMC_Bk2_NAND
|| \

	)

373 ((
BANK
=
FMC_Bk3_NAND
))

381 
	#FMC_Bk4_PCCARD
 ((
ut32_t
)0x00001000)

	)

389 
	#FMC_Bk1_SDRAM
 ((
ut32_t
)0x00000000)

	)

390 
	#FMC_Bk2_SDRAM
 ((
ut32_t
)0x00000001)

	)

392 
	#IS_FMC_SDRAM_BANK
(
BANK
(((BANK=
FMC_Bk1_SDRAM
|| \

	)

393 ((
BANK
=
FMC_Bk2_SDRAM
))

408 
	#FMC_DaAddssMux_Dib
 ((
ut32_t
)0x00000000)

	)

409 
	#FMC_DaAddssMux_Eb
 ((
ut32_t
)0x00000002)

	)

411 
	#IS_FMC_MUX
(
MUX
(((MUX=
FMC_DaAddssMux_Dib
|| \

	)

412 ((
MUX
=
FMC_DaAddssMux_Eb
))

421 
	#FMC_MemyTy_SRAM
 ((
ut32_t
)0x00000000)

	)

422 
	#FMC_MemyTy_PSRAM
 ((
ut32_t
)0x00000004)

	)

423 
	#FMC_MemyTy_NOR
 ((
ut32_t
)0x00000008)

	)

425 
	#IS_FMC_MEMORY
(
MEMORY
(((MEMORY=
FMC_MemyTy_SRAM
|| \

	)

426 ((
MEMORY
=
FMC_MemyTy_PSRAM
)|| \

427 ((
MEMORY
=
FMC_MemyTy_NOR
))

436 
	#FMC_NORSRAM_MemyDaWidth_8b
 ((
ut32_t
)0x00000000)

	)

437 
	#FMC_NORSRAM_MemyDaWidth_16b
 ((
ut32_t
)0x00000010)

	)

438 
	#FMC_NORSRAM_MemyDaWidth_32b
 ((
ut32_t
)0x00000020)

	)

440 
	#IS_FMC_NORSRAM_MEMORY_WIDTH
(
WIDTH
(((WIDTH=
FMC_NORSRAM_MemyDaWidth_8b
|| \

	)

441 ((
WIDTH
=
FMC_NORSRAM_MemyDaWidth_16b
) || \

442 ((
WIDTH
=
FMC_NORSRAM_MemyDaWidth_32b
))

451 
	#FMC_BurAcssMode_Dib
 ((
ut32_t
)0x00000000)

	)

452 
	#FMC_BurAcssMode_Eb
 ((
ut32_t
)0x00000100)

	)

454 
	#IS_FMC_BURSTMODE
(
STATE
(((STATE=
FMC_BurAcssMode_Dib
|| \

	)

455 ((
STATE
=
FMC_BurAcssMode_Eb
))

463 
	#FMC_AsynchrousWa_Dib
 ((
ut32_t
)0x00000000)

	)

464 
	#FMC_AsynchrousWa_Eb
 ((
ut32_t
)0x00008000)

	)

466 
	#IS_FMC_ASYNWAIT
(
STATE
(((STATE=
FMC_AsynchrousWa_Dib
|| \

	)

467 ((
STATE
=
FMC_AsynchrousWa_Eb
))

475 
	#FMC_WaSiglPެy_Low
 ((
ut32_t
)0x00000000)

	)

476 
	#FMC_WaSiglPެy_High
 ((
ut32_t
)0x00000200)

	)

478 
	#IS_FMC_WAIT_POLARITY
(
POLARITY
(((POLARITY=
FMC_WaSiglPެy_Low
|| \

	)

479 ((
POLARITY
=
FMC_WaSiglPެy_High
))

487 
	#FMC_WpMode_Dib
 ((
ut32_t
)0x00000000)

	)

488 
	#FMC_WpMode_Eb
 ((
ut32_t
)0x00000400)

	)

490 
	#IS_FMC_WRAP_MODE
(
MODE
(((MODE=
FMC_WpMode_Dib
|| \

	)

491 ((
MODE
=
FMC_WpMode_Eb
))

499 
	#FMC_WaSiglAive_BefeWaS
 ((
ut32_t
)0x00000000)

	)

500 
	#FMC_WaSiglAive_DurgWaS
 ((
ut32_t
)0x00000800)

	)

502 
	#IS_FMC_WAIT_SIGNAL_ACTIVE
(
ACTIVE
(((ACTIVE=
FMC_WaSiglAive_BefeWaS
|| \

	)

503 ((
ACTIVE
=
FMC_WaSiglAive_DurgWaS
))

511 
	#FMC_WreOti_Dib
 ((
ut32_t
)0x00000000)

	)

512 
	#FMC_WreOti_Eb
 ((
ut32_t
)0x00001000)

	)

514 
	#IS_FMC_WRITE_OPERATION
(
OPERATION
(((OPERATION=
FMC_WreOti_Dib
|| \

	)

515 ((
OPERATION
=
FMC_WreOti_Eb
))

523 
	#FMC_WaSigl_Dib
 ((
ut32_t
)0x00000000)

	)

524 
	#FMC_WaSigl_Eb
 ((
ut32_t
)0x00002000)

	)

526 
	#IS_FMC_WAITE_SIGNAL
(
SIGNAL
(((SIGNAL=
FMC_WaSigl_Dib
|| \

	)

527 ((
SIGNAL
=
FMC_WaSigl_Eb
))

535 
	#FMC_ExndedMode_Dib
 ((
ut32_t
)0x00000000)

	)

536 
	#FMC_ExndedMode_Eb
 ((
ut32_t
)0x00004000)

	)

538 
	#IS_FMC_EXTENDED_MODE
(
MODE
(((MODE=
FMC_ExndedMode_Dib
|| \

	)

539 ((
MODE
=
FMC_ExndedMode_Eb
))

548 
	#FMC_WreBur_Dib
 ((
ut32_t
)0x00000000)

	)

549 
	#FMC_WreBur_Eb
 ((
ut32_t
)0x00080000)

	)

551 
	#IS_FMC_WRITE_BURST
(
BURST
(((BURST=
FMC_WreBur_Dib
|| \

	)

552 ((
BURST
=
FMC_WreBur_Eb
))

561 
	#FMC_CClock_SyncOy
 ((
ut32_t
)0x00000000)

	)

562 
	#FMC_CClock_SyncAsync
 ((
ut32_t
)0x00100000)

	)

564 
	#IS_FMC_CONTINOUS_CLOCK
(
CCLOCK
(((CCLOCK=
FMC_CClock_SyncOy
|| \

	)

565 ((
CCLOCK
=
FMC_CClock_SyncAsync
))

573 
	#IS_FMC_ADDRESS_SETUP_TIME
(
TIME
((TIME<15)

	)

581 
	#IS_FMC_ADDRESS_HOLD_TIME
(
TIME
(((TIME> 0&& ((TIME<15))

	)

589 
	#IS_FMC_DATASETUP_TIME
(
TIME
(((TIME> 0&& ((TIME<255))

	)

597 
	#IS_FMC_TURNAROUND_TIME
(
TIME
((TIME<15)

	)

605 
	#IS_FMC_CLK_DIV
(
DIV
(((DIV> 0&& ((DIV<15))

	)

613 
	#IS_FMC_DATA_LATENCY
(
LATENCY
((LATENCY<15)

	)

621 
	#FMC_AcssMode_A
 ((
ut32_t
)0x00000000)

	)

622 
	#FMC_AcssMode_B
 ((
ut32_t
)0x10000000)

	)

623 
	#FMC_AcssMode_C
 ((
ut32_t
)0x20000000)

	)

624 
	#FMC_AcssMode_D
 ((
ut32_t
)0x30000000)

	)

626 
	#IS_FMC_ACCESS_MODE
(
MODE
(((MODE=
FMC_AcssMode_A
|| \

	)

627 ((
MODE
=
FMC_AcssMode_B
) || \

628 ((
MODE
=
FMC_AcssMode_C
) || \

629 ((
MODE
=
FMC_AcssMode_D
))

645 
	#FMC_Wau_Dib
 ((
ut32_t
)0x00000000)

	)

646 
	#FMC_Wau_Eb
 ((
ut32_t
)0x00000002)

	)

648 
	#IS_FMC_WAIT_FEATURE
(
FEATURE
(((FEATURE=
FMC_Wau_Dib
|| \

	)

649 ((
FEATURE
=
FMC_Wau_Eb
))

657 
	#FMC_NAND_MemyDaWidth_8b
 ((
ut32_t
)0x00000000)

	)

658 
	#FMC_NAND_MemyDaWidth_16b
 ((
ut32_t
)0x00000010)

	)

660 
	#IS_FMC_NAND_MEMORY_WIDTH
(
WIDTH
(((WIDTH=
FMC_NAND_MemyDaWidth_8b
|| \

	)

661 ((
WIDTH
=
FMC_NAND_MemyDaWidth_16b
))

669 
	#FMC_ECC_Dib
 ((
ut32_t
)0x00000000)

	)

670 
	#FMC_ECC_Eb
 ((
ut32_t
)0x00000040)

	)

672 
	#IS_FMC_ECC_STATE
(
STATE
(((STATE=
FMC_ECC_Dib
|| \

	)

673 ((
STATE
=
FMC_ECC_Eb
))

681 
	#FMC_ECCPageSize_256Bys
 ((
ut32_t
)0x00000000)

	)

682 
	#FMC_ECCPageSize_512Bys
 ((
ut32_t
)0x00020000)

	)

683 
	#FMC_ECCPageSize_1024Bys
 ((
ut32_t
)0x00040000)

	)

684 
	#FMC_ECCPageSize_2048Bys
 ((
ut32_t
)0x00060000)

	)

685 
	#FMC_ECCPageSize_4096Bys
 ((
ut32_t
)0x00080000)

	)

686 
	#FMC_ECCPageSize_8192Bys
 ((
ut32_t
)0x000A0000)

	)

688 
	#IS_FMC_ECCPAGE_SIZE
(
SIZE
(((SIZE=
FMC_ECCPageSize_256Bys
|| \

	)

689 ((
SIZE
=
FMC_ECCPageSize_512Bys
) || \

690 ((
SIZE
=
FMC_ECCPageSize_1024Bys
) || \

691 ((
SIZE
=
FMC_ECCPageSize_2048Bys
) || \

692 ((
SIZE
=
FMC_ECCPageSize_4096Bys
) || \

693 ((
SIZE
=
FMC_ECCPageSize_8192Bys
))

701 
	#IS_FMC_TCLR_TIME
(
TIME
((TIME<255)

	)

709 
	#IS_FMC_TAR_TIME
(
TIME
((TIME<255)

	)

717 
	#IS_FMC_SETUP_TIME
(
TIME
((TIME<255)

	)

725 
	#IS_FMC_WAIT_TIME
(
TIME
((TIME<255)

	)

733 
	#IS_FMC_HOLD_TIME
(
TIME
((TIME<255)

	)

741 
	#IS_FMC_HIZ_TIME
(
TIME
((TIME<255)

	)

758 
	#FMC_CumnBs_Numb_8b
 ((
ut32_t
)0x00000000)

	)

759 
	#FMC_CumnBs_Numb_9b
 ((
ut32_t
)0x00000001)

	)

760 
	#FMC_CumnBs_Numb_10b
 ((
ut32_t
)0x00000002)

	)

761 
	#FMC_CumnBs_Numb_11b
 ((
ut32_t
)0x00000003)

	)

763 
	#IS_FMC_COLUMNBITS_NUMBER
(
COLUMN
(((COLUMN=
FMC_CumnBs_Numb_8b
|| \

	)

764 ((
COLUMN
=
FMC_CumnBs_Numb_9b
) || \

765 ((
COLUMN
=
FMC_CumnBs_Numb_10b
) || \

766 ((
COLUMN
=
FMC_CumnBs_Numb_11b
))

775 
	#FMC_RowBs_Numb_11b
 ((
ut32_t
)0x00000000)

	)

776 
	#FMC_RowBs_Numb_12b
 ((
ut32_t
)0x00000004)

	)

777 
	#FMC_RowBs_Numb_13b
 ((
ut32_t
)0x00000008)

	)

779 
	#IS_FMC_ROWBITS_NUMBER
(
ROW
(((ROW=
FMC_RowBs_Numb_11b
|| \

	)

780 ((
ROW
=
FMC_RowBs_Numb_12b
) || \

781 ((
ROW
=
FMC_RowBs_Numb_13b
))

790 
	#FMC_SDMemy_Width_8b
 ((
ut32_t
)0x00000000)

	)

791 
	#FMC_SDMemy_Width_16b
 ((
ut32_t
)0x00000010)

	)

792 
	#FMC_SDMemy_Width_32b
 ((
ut32_t
)0x00000020)

	)

794 
	#IS_FMC_SDMEMORY_WIDTH
(
WIDTH
(((WIDTH=
FMC_SDMemy_Width_8b
|| \

	)

795 ((
WIDTH
=
FMC_SDMemy_Width_16b
) || \

796 ((
WIDTH
=
FMC_SDMemy_Width_32b
))

805 
	#FMC_IlBk_Numb_2
 ((
ut32_t
)0x00000000)

	)

806 
	#FMC_IlBk_Numb_4
 ((
ut32_t
)0x00000040)

	)

808 
	#IS_FMC_INTERNALBANK_NUMBER
(
NUMBER
(((NUMBER=
FMC_IlBk_Numb_2
|| \

	)

809 ((
NUMBER
=
FMC_IlBk_Numb_4
))

819 
	#FMC_CAS_Lcy_1
 ((
ut32_t
)0x00000080)

	)

820 
	#FMC_CAS_Lcy_2
 ((
ut32_t
)0x00000100)

	)

821 
	#FMC_CAS_Lcy_3
 ((
ut32_t
)0x00000180)

	)

823 
	#IS_FMC_CAS_LATENCY
(
LATENCY
(((LATENCY=
FMC_CAS_Lcy_1
|| \

	)

824 ((
LATENCY
=
FMC_CAS_Lcy_2
) || \

825 ((
LATENCY
=
FMC_CAS_Lcy_3
))

834 
	#FMC_Wre_Prei_Dib
 ((
ut32_t
)0x00000000)

	)

835 
	#FMC_Wre_Prei_Eb
 ((
ut32_t
)0x00000200)

	)

837 
	#IS_FMC_WRITE_PROTECTION
(
WRITE
(((WRITE=
FMC_Wre_Prei_Dib
|| \

	)

838 ((
WRITE
=
FMC_Wre_Prei_Eb
))

848 
	#FMC_SDClock_Dib
 ((
ut32_t
)0x00000000)

	)

849 
	#FMC_SDClock_Piod_2
 ((
ut32_t
)0x00000800)

	)

850 
	#FMC_SDClock_Piod_3
 ((
ut32_t
)0x00000C00)

	)

852 
	#IS_FMC_SDCLOCK_PERIOD
(
PERIOD
(((PERIOD=
FMC_SDClock_Dib
|| \

	)

853 ((
PERIOD
=
FMC_SDClock_Piod_2
) || \

854 ((
PERIOD
=
FMC_SDClock_Piod_3
))

863 
	#FMC_Rd_Bur_Dib
 ((
ut32_t
)0x00000000)

	)

864 
	#FMC_Rd_Bur_Eb
 ((
ut32_t
)0x00001000)

	)

866 
	#IS_FMC_READ_BURST
(
RBURST
(((RBURST=
FMC_Rd_Bur_Dib
|| \

	)

867 ((
RBURST
=
FMC_Rd_Bur_Eb
))

876 
	#FMC_RdPe_Day_0
 ((
ut32_t
)0x00000000)

	)

877 
	#FMC_RdPe_Day_1
 ((
ut32_t
)0x00002000)

	)

878 
	#FMC_RdPe_Day_2
 ((
ut32_t
)0x00004000)

	)

880 
	#IS_FMC_READPIPE_DELAY
(
DELAY
(((DELAY=
FMC_RdPe_Day_0
|| \

	)

881 ((
DELAY
=
FMC_RdPe_Day_1
) || \

882 ((
DELAY
=
FMC_RdPe_Day_2
))

891 
	#IS_FMC_LOADTOACTIVE_DELAY
(
DELAY
(((DELAY> 0&& ((DELAY<16))

	)

899 
	#IS_FMC_EXITSELFREFRESH_DELAY
(
DELAY
(((DELAY> 0&& ((DELAY<16))

	)

907 
	#IS_FMC_SELFREFRESH_TIME
(
TIME
(((TIME> 0&& ((TIME<16))

	)

915 
	#IS_FMC_ROWCYCLE_DELAY
(
DELAY
(((DELAY> 0&& ((DELAY<16))

	)

923 
	#IS_FMC_WRITE_RECOVERY_TIME
(
TIME
(((TIME> 0&& ((TIME<16))

	)

931 
	#IS_FMC_RP_DELAY
(
DELAY
(((DELAY> 0&& ((DELAY<16))

	)

939 
	#IS_FMC_RCD_DELAY
(
DELAY
(((DELAY> 0&& ((DELAY<16))

	)

948 
	#FMC_Commd_Mode_nm
 ((
ut32_t
)0x00000000)

	)

949 
	#FMC_Commd_Mode_CLK_Ebd
 ((
ut32_t
)0x00000001)

	)

950 
	#FMC_Commd_Mode_PALL
 ((
ut32_t
)0x00000002)

	)

951 
	#FMC_Commd_Mode_AutoReesh
 ((
ut32_t
)0x00000003)

	)

952 
	#FMC_Commd_Mode_LdMode
 ((
ut32_t
)0x00000004)

	)

953 
	#FMC_Commd_Mode_Seesh
 ((
ut32_t
)0x00000005)

	)

954 
	#FMC_Commd_Mode_PowDown
 ((
ut32_t
)0x00000006)

	)

956 
	#IS_FMC_COMMAND_MODE
(
COMMAND
(((COMMAND=
FMC_Commd_Mode_nm
|| \

	)

957 ((
COMMAND
=
FMC_Commd_Mode_CLK_Ebd
) || \

958 ((
COMMAND
=
FMC_Commd_Mode_PALL
) || \

959 ((
COMMAND
=
FMC_Commd_Mode_AutoReesh
) || \

960 ((
COMMAND
=
FMC_Commd_Mode_LdMode
) || \

961 ((
COMMAND
=
FMC_Commd_Mode_Seesh
) || \

962 ((
COMMAND
=
FMC_Commd_Mode_PowDown
))

971 
	#FMC_Commd_Tg_bk2
 ((
ut32_t
)0x00000008)

	)

972 
	#FMC_Commd_Tg_bk1
 ((
ut32_t
)0x00000010)

	)

973 
	#FMC_Commd_Tg_bk1_2
 ((
ut32_t
)0x00000018)

	)

975 
	#IS_FMC_COMMAND_TARGET
(
TARGET
(((TARGET=
FMC_Commd_Tg_bk1
|| \

	)

976 ((
TARGET
=
FMC_Commd_Tg_bk2
) || \

977 ((
TARGET
=
FMC_Commd_Tg_bk1_2
))

986 
	#IS_FMC_AUTOREFRESH_NUMBER
(
NUMBER
(((NUMBER> 0&& ((NUMBER<16))

	)

995 
	#IS_FMC_MODE_REGISTER
(
CONTENT
((CONTENT<8191)

	)

1005 
	#FMC_NmMode_Stus
 ((
ut32_t
)0x00000000)

	)

1006 
	#FMC_SfReeshMode_Stus
 
FMC_SDSR_MODES1_0


	)

1007 
	#FMC_PowDownMode_Stus
 
FMC_SDSR_MODES1_1


	)

1009 
	#IS_FMC_MODE_STATUS
(
STATUS
(((STATUS=
FMC_NmMode_Stus
|| \

	)

1010 ((
STATUS
=
FMC_SfReeshMode_Stus
) || \

1011 ((
STATUS
=
FMC_PowDownMode_Stus
))

1025 
	#FMC_IT_RisgEdge
 ((
ut32_t
)0x00000008)

	)

1026 
	#FMC_IT_Lev
 ((
ut32_t
)0x00000010)

	)

1027 
	#FMC_IT_FlgEdge
 ((
ut32_t
)0x00000020)

	)

1028 
	#FMC_IT_Reesh
 ((
ut32_t
)0x00004000)

	)

1030 
	#IS_FMC_IT
(
IT
((((IT& (
ut32_t
)0xFFFFBFC7=0x00000000&& ((IT!0x00000000))

	)

1031 
	#IS_FMC_GET_IT
(
IT
(((IT=
FMC_IT_RisgEdge
|| \

	)

1032 ((
IT
=
FMC_IT_Lev
) || \

1033 ((
IT
=
FMC_IT_FlgEdge
) || \

1034 ((
IT
=
FMC_IT_Reesh
))

1036 
	#IS_FMC_IT_BANK
(
BANK
(((BANK=
FMC_Bk2_NAND
|| \

	)

1037 ((
BANK
=
FMC_Bk3_NAND
) || \

1038 ((
BANK
=
FMC_Bk4_PCCARD
) || \

1039 ((
BANK
=
FMC_Bk1_SDRAM
) || \

1040 ((
BANK
=
FMC_Bk2_SDRAM
))

1048 
	#FMC_FLAG_RisgEdge
 ((
ut32_t
)0x00000001)

	)

1049 
	#FMC_FLAG_Lev
 ((
ut32_t
)0x00000002)

	)

1050 
	#FMC_FLAG_FlgEdge
 ((
ut32_t
)0x00000004)

	)

1051 
	#FMC_FLAG_FEMPT
 ((
ut32_t
)0x00000040)

	)

1052 
	#FMC_FLAG_Reesh
 
FMC_SDSR_RE


	)

1053 
	#FMC_FLAG_Busy
 
FMC_SDSR_BUSY


	)

1055 
	#IS_FMC_GET_FLAG
(
FLAG
(((FLAG=
FMC_FLAG_RisgEdge
|| \

	)

1056 ((
FLAG
=
FMC_FLAG_Lev
) || \

1057 ((
FLAG
=
FMC_FLAG_FlgEdge
) || \

1058 ((
FLAG
=
FMC_FLAG_FEMPT
) || \

1059 ((
FLAG
=
FMC_FLAG_Reesh
) || \

1060 ((
FLAG
=
FMC_SDSR_BUSY
))

1062 
	#IS_FMC_GETFLAG_BANK
(
BANK
(((BANK=
FMC_Bk2_NAND
|| \

	)

1063 ((
BANK
=
FMC_Bk3_NAND
) || \

1064 ((
BANK
=
FMC_Bk4_PCCARD
) || \

1065 ((
BANK
=
FMC_Bk1_SDRAM
) || \

1066 ((
BANK
=
FMC_Bk2_SDRAM
) || \

1067 ((
BANK
=(
FMC_Bk1_SDRAM
 | 
FMC_Bk2_SDRAM
)))

1069 
	#IS_FMC_CLEAR_FLAG
(
FLAG
((((FLAG& (
ut32_t
)0xFFFFFFF8=0x00000000&& ((FLAG!0x00000000))

	)

1079 
	#IS_FMC_REFRESH_COUNT
(
COUNT
((COUNT<8191)

	)

1094 
FMC_NORSRAMDeIn
(
ut32_t
 
FMC_Bk
);

1095 
FMC_NORSRAMIn
(
FMC_NORSRAMInTyDef
* 
FMC_NORSRAMInSu
);

1096 
FMC_NORSRAMSuIn
(
FMC_NORSRAMInTyDef
* 
FMC_NORSRAMInSu
);

1097 
FMC_NORSRAMCmd
(
ut32_t
 
FMC_Bk
, 
FuniڮS
 
NewS
);

1100 
FMC_NANDDeIn
(
ut32_t
 
FMC_Bk
);

1101 
FMC_NANDIn
(
FMC_NANDInTyDef
* 
FMC_NANDInSu
);

1102 
FMC_NANDSuIn
(
FMC_NANDInTyDef
* 
FMC_NANDInSu
);

1103 
FMC_NANDCmd
(
ut32_t
 
FMC_Bk
, 
FuniڮS
 
NewS
);

1104 
FMC_NANDECCCmd
(
ut32_t
 
FMC_Bk
, 
FuniڮS
 
NewS
);

1105 
ut32_t
 
FMC_GECC
(ut32_
FMC_Bk
);

1108 
FMC_PCCARDDeIn
();

1109 
FMC_PCCARDIn
(
FMC_PCCARDInTyDef
* 
FMC_PCCARDInSu
);

1110 
FMC_PCCARDSuIn
(
FMC_PCCARDInTyDef
* 
FMC_PCCARDInSu
);

1111 
FMC_PCCARDCmd
(
FuniڮS
 
NewS
);

1114 
FMC_SDRAMDeIn
(
ut32_t
 
FMC_Bk
);

1115 
FMC_SDRAMIn
(
FMC_SDRAMInTyDef
* 
FMC_SDRAMInSu
);

1116 
FMC_SDRAMSuIn
(
FMC_SDRAMInTyDef
* 
FMC_SDRAMInSu
);

1117 
FMC_SDRAMCmdCfig
(
FMC_SDRAMCommdTyDef
* 
FMC_SDRAMCommdSu
);

1118 
ut32_t
 
FMC_GModeStus
(ut32_
SDRAM_Bk
);

1119 
FMC_SReeshCou
(
ut32_t
 
FMC_Cou
);

1120 
FMC_SAutoReesh_Numb
(
ut32_t
 
FMC_Numb
);

1121 
FMC_SDRAMWrePreiCfig
(
ut32_t
 
SDRAM_Bk
, 
FuniڮS
 
NewS
);

1124 
FMC_ITCfig
(
ut32_t
 
FMC_Bk
, ut32_
FMC_IT
, 
FuniڮS
 
NewS
);

1125 
FgStus
 
FMC_GFgStus
(
ut32_t
 
FMC_Bk
, ut32_
FMC_FLAG
);

1126 
FMC_CˬFg
(
ut32_t
 
FMC_Bk
, ut32_
FMC_FLAG
);

1127 
ITStus
 
FMC_GITStus
(
ut32_t
 
FMC_Bk
, ut32_
FMC_IT
);

1128 
FMC_CˬITPdgB
(
ut32_t
 
FMC_Bk
, ut32_
FMC_IT
);

1130 #ifde
__lulus


	@inc/spl/stm32f4xx_fsmc.h

30 #ide
__STM32F4xx_FSMC_H


31 
	#__STM32F4xx_FSMC_H


	)

33 #ifde
__lulus


38 
	~"m32f4xx.h
"

55 
ut32_t
 
FSMC_AddssSupTime
;

60 
ut32_t
 
FSMC_AddssHdTime
;

65 
ut32_t
 
FSMC_DaSupTime
;

70 
ut32_t
 
FSMC_BusTuAroundDuti
;

75 
ut32_t
 
FSMC_CLKDivisi
;

79 
ut32_t
 
FSMC_DaLcy
;

87 
ut32_t
 
FSMC_AcssMode
;

89 }
	tFSMC_NORSRAMTimgInTyDef
;

96 
ut32_t
 
FSMC_Bk
;

99 
ut32_t
 
FSMC_DaAddssMux
;

103 
ut32_t
 
FSMC_MemyTy
;

107 
ut32_t
 
FSMC_MemyDaWidth
;

110 
ut32_t
 
FSMC_BurAcssMode
;

114 
ut32_t
 
FSMC_AsynchrousWa
;

118 
ut32_t
 
FSMC_WaSiglPެy
;

122 
ut32_t
 
FSMC_WpMode
;

126 
ut32_t
 
FSMC_WaSiglAive
;

131 
ut32_t
 
FSMC_WreOti
;

134 
ut32_t
 
FSMC_WaSigl
;

138 
ut32_t
 
FSMC_ExndedMode
;

141 
ut32_t
 
FSMC_WreBur
;

144 
FSMC_NORSRAMTimgInTyDef
* 
FSMC_RdWreTimgSu
;

146 
FSMC_NORSRAMTimgInTyDef
* 
FSMC_WreTimgSu
;

147 }
	tFSMC_NORSRAMInTyDef
;

154 
ut32_t
 
FSMC_SupTime
;

160 
ut32_t
 
FSMC_WaSupTime
;

166 
ut32_t
 
FSMC_HdSupTime
;

173 
ut32_t
 
FSMC_HiZSupTime
;

178 }
	tFSMC_NAND_PCCARDTimgInTyDef
;

185 
ut32_t
 
FSMC_Bk
;

188 
ut32_t
 
FSMC_Wau
;

191 
ut32_t
 
FSMC_MemyDaWidth
;

194 
ut32_t
 
FSMC_ECC
;

197 
ut32_t
 
FSMC_ECCPageSize
;

200 
ut32_t
 
FSMC_TCLRSupTime
;

204 
ut32_t
 
FSMC_TARSupTime
;

208 
FSMC_NAND_PCCARDTimgInTyDef
* 
FSMC_CommSTimgSu
;

210 
FSMC_NAND_PCCARDTimgInTyDef
* 
FSMC_AribuSTimgSu
;

211 }
	tFSMC_NANDInTyDef
;

219 
ut32_t
 
FSMC_Wau
;

222 
ut32_t
 
FSMC_TCLRSupTime
;

226 
ut32_t
 
FSMC_TARSupTime
;

231 
FSMC_NAND_PCCARDTimgInTyDef
* 
FSMC_CommSTimgSu
;

233 
FSMC_NAND_PCCARDTimgInTyDef
* 
FSMC_AribuSTimgSu
;

235 
FSMC_NAND_PCCARDTimgInTyDef
* 
FSMC_IOSTimgSu
;

236 }
	tFSMC_PCCARDInTyDef
;

247 
	#FSMC_Bk1_NORSRAM1
 ((
ut32_t
)0x00000000)

	)

248 
	#FSMC_Bk1_NORSRAM2
 ((
ut32_t
)0x00000002)

	)

249 
	#FSMC_Bk1_NORSRAM3
 ((
ut32_t
)0x00000004)

	)

250 
	#FSMC_Bk1_NORSRAM4
 ((
ut32_t
)0x00000006)

	)

258 
	#FSMC_Bk2_NAND
 ((
ut32_t
)0x00000010)

	)

259 
	#FSMC_Bk3_NAND
 ((
ut32_t
)0x00000100)

	)

267 
	#FSMC_Bk4_PCCARD
 ((
ut32_t
)0x00001000)

	)

272 
	#IS_FSMC_NORSRAM_BANK
(
BANK
(((BANK=
FSMC_Bk1_NORSRAM1
|| \

	)

273 ((
BANK
=
FSMC_Bk1_NORSRAM2
) || \

274 ((
BANK
=
FSMC_Bk1_NORSRAM3
) || \

275 ((
BANK
=
FSMC_Bk1_NORSRAM4
))

277 
	#IS_FSMC_NAND_BANK
(
BANK
(((BANK=
FSMC_Bk2_NAND
|| \

	)

278 ((
BANK
=
FSMC_Bk3_NAND
))

280 
	#IS_FSMC_GETFLAG_BANK
(
BANK
(((BANK=
FSMC_Bk2_NAND
|| \

	)

281 ((
BANK
=
FSMC_Bk3_NAND
) || \

282 ((
BANK
=
FSMC_Bk4_PCCARD
))

284 
	#IS_FSMC_IT_BANK
(
BANK
(((BANK=
FSMC_Bk2_NAND
|| \

	)

285 ((
BANK
=
FSMC_Bk3_NAND
) || \

286 ((
BANK
=
FSMC_Bk4_PCCARD
))

296 
	#FSMC_DaAddssMux_Dib
 ((
ut32_t
)0x00000000)

	)

297 
	#FSMC_DaAddssMux_Eb
 ((
ut32_t
)0x00000002)

	)

298 
	#IS_FSMC_MUX
(
MUX
(((MUX=
FSMC_DaAddssMux_Dib
|| \

	)

299 ((
MUX
=
FSMC_DaAddssMux_Eb
))

308 
	#FSMC_MemyTy_SRAM
 ((
ut32_t
)0x00000000)

	)

309 
	#FSMC_MemyTy_PSRAM
 ((
ut32_t
)0x00000004)

	)

310 
	#FSMC_MemyTy_NOR
 ((
ut32_t
)0x00000008)

	)

311 
	#IS_FSMC_MEMORY
(
MEMORY
(((MEMORY=
FSMC_MemyTy_SRAM
|| \

	)

312 ((
MEMORY
=
FSMC_MemyTy_PSRAM
)|| \

313 ((
MEMORY
=
FSMC_MemyTy_NOR
))

322 
	#FSMC_MemyDaWidth_8b
 ((
ut32_t
)0x00000000)

	)

323 
	#FSMC_MemyDaWidth_16b
 ((
ut32_t
)0x00000010)

	)

324 
	#IS_FSMC_MEMORY_WIDTH
(
WIDTH
(((WIDTH=
FSMC_MemyDaWidth_8b
|| \

	)

325 ((
WIDTH
=
FSMC_MemyDaWidth_16b
))

334 
	#FSMC_BurAcssMode_Dib
 ((
ut32_t
)0x00000000)

	)

335 
	#FSMC_BurAcssMode_Eb
 ((
ut32_t
)0x00000100)

	)

336 
	#IS_FSMC_BURSTMODE
(
STATE
(((STATE=
FSMC_BurAcssMode_Dib
|| \

	)

337 ((
STATE
=
FSMC_BurAcssMode_Eb
))

345 
	#FSMC_AsynchrousWa_Dib
 ((
ut32_t
)0x00000000)

	)

346 
	#FSMC_AsynchrousWa_Eb
 ((
ut32_t
)0x00008000)

	)

347 
	#IS_FSMC_ASYNWAIT
(
STATE
(((STATE=
FSMC_AsynchrousWa_Dib
|| \

	)

348 ((
STATE
=
FSMC_AsynchrousWa_Eb
))

356 
	#FSMC_WaSiglPެy_Low
 ((
ut32_t
)0x00000000)

	)

357 
	#FSMC_WaSiglPެy_High
 ((
ut32_t
)0x00000200)

	)

358 
	#IS_FSMC_WAIT_POLARITY
(
POLARITY
(((POLARITY=
FSMC_WaSiglPެy_Low
|| \

	)

359 ((
POLARITY
=
FSMC_WaSiglPެy_High
))

367 
	#FSMC_WpMode_Dib
 ((
ut32_t
)0x00000000)

	)

368 
	#FSMC_WpMode_Eb
 ((
ut32_t
)0x00000400)

	)

369 
	#IS_FSMC_WRAP_MODE
(
MODE
(((MODE=
FSMC_WpMode_Dib
|| \

	)

370 ((
MODE
=
FSMC_WpMode_Eb
))

378 
	#FSMC_WaSiglAive_BefeWaS
 ((
ut32_t
)0x00000000)

	)

379 
	#FSMC_WaSiglAive_DurgWaS
 ((
ut32_t
)0x00000800)

	)

380 
	#IS_FSMC_WAIT_SIGNAL_ACTIVE
(
ACTIVE
(((ACTIVE=
FSMC_WaSiglAive_BefeWaS
|| \

	)

381 ((
ACTIVE
=
FSMC_WaSiglAive_DurgWaS
))

389 
	#FSMC_WreOti_Dib
 ((
ut32_t
)0x00000000)

	)

390 
	#FSMC_WreOti_Eb
 ((
ut32_t
)0x00001000)

	)

391 
	#IS_FSMC_WRITE_OPERATION
(
OPERATION
(((OPERATION=
FSMC_WreOti_Dib
|| \

	)

392 ((
OPERATION
=
FSMC_WreOti_Eb
))

400 
	#FSMC_WaSigl_Dib
 ((
ut32_t
)0x00000000)

	)

401 
	#FSMC_WaSigl_Eb
 ((
ut32_t
)0x00002000)

	)

402 
	#IS_FSMC_WAITE_SIGNAL
(
SIGNAL
(((SIGNAL=
FSMC_WaSigl_Dib
|| \

	)

403 ((
SIGNAL
=
FSMC_WaSigl_Eb
))

411 
	#FSMC_ExndedMode_Dib
 ((
ut32_t
)0x00000000)

	)

412 
	#FSMC_ExndedMode_Eb
 ((
ut32_t
)0x00004000)

	)

414 
	#IS_FSMC_EXTENDED_MODE
(
MODE
(((MODE=
FSMC_ExndedMode_Dib
|| \

	)

415 ((
MODE
=
FSMC_ExndedMode_Eb
))

424 
	#FSMC_WreBur_Dib
 ((
ut32_t
)0x00000000)

	)

425 
	#FSMC_WreBur_Eb
 ((
ut32_t
)0x00080000)

	)

426 
	#IS_FSMC_WRITE_BURST
(
BURST
(((BURST=
FSMC_WreBur_Dib
|| \

	)

427 ((
BURST
=
FSMC_WreBur_Eb
))

435 
	#IS_FSMC_ADDRESS_SETUP_TIME
(
TIME
((TIME<0xF)

	)

443 
	#IS_FSMC_ADDRESS_HOLD_TIME
(
TIME
((TIME<0xF)

	)

451 
	#IS_FSMC_DATASETUP_TIME
(
TIME
(((TIME> 0&& ((TIME<0xFF))

	)

459 
	#IS_FSMC_TURNAROUND_TIME
(
TIME
((TIME<0xF)

	)

467 
	#IS_FSMC_CLK_DIV
(
DIV
((DIV<0xF)

	)

475 
	#IS_FSMC_DATA_LATENCY
(
LATENCY
((LATENCY<0xF)

	)

483 
	#FSMC_AcssMode_A
 ((
ut32_t
)0x00000000)

	)

484 
	#FSMC_AcssMode_B
 ((
ut32_t
)0x10000000)

	)

485 
	#FSMC_AcssMode_C
 ((
ut32_t
)0x20000000)

	)

486 
	#FSMC_AcssMode_D
 ((
ut32_t
)0x30000000)

	)

487 
	#IS_FSMC_ACCESS_MODE
(
MODE
(((MODE=
FSMC_AcssMode_A
|| \

	)

488 ((
MODE
=
FSMC_AcssMode_B
) || \

489 ((
MODE
=
FSMC_AcssMode_C
) || \

490 ((
MODE
=
FSMC_AcssMode_D
))

506 
	#FSMC_Wau_Dib
 ((
ut32_t
)0x00000000)

	)

507 
	#FSMC_Wau_Eb
 ((
ut32_t
)0x00000002)

	)

508 
	#IS_FSMC_WAIT_FEATURE
(
FEATURE
(((FEATURE=
FSMC_Wau_Dib
|| \

	)

509 ((
FEATURE
=
FSMC_Wau_Eb
))

518 
	#FSMC_ECC_Dib
 ((
ut32_t
)0x00000000)

	)

519 
	#FSMC_ECC_Eb
 ((
ut32_t
)0x00000040)

	)

520 
	#IS_FSMC_ECC_STATE
(
STATE
(((STATE=
FSMC_ECC_Dib
|| \

	)

521 ((
STATE
=
FSMC_ECC_Eb
))

529 
	#FSMC_ECCPageSize_256Bys
 ((
ut32_t
)0x00000000)

	)

530 
	#FSMC_ECCPageSize_512Bys
 ((
ut32_t
)0x00020000)

	)

531 
	#FSMC_ECCPageSize_1024Bys
 ((
ut32_t
)0x00040000)

	)

532 
	#FSMC_ECCPageSize_2048Bys
 ((
ut32_t
)0x00060000)

	)

533 
	#FSMC_ECCPageSize_4096Bys
 ((
ut32_t
)0x00080000)

	)

534 
	#FSMC_ECCPageSize_8192Bys
 ((
ut32_t
)0x000A0000)

	)

535 
	#IS_FSMC_ECCPAGE_SIZE
(
SIZE
(((SIZE=
FSMC_ECCPageSize_256Bys
|| \

	)

536 ((
SIZE
=
FSMC_ECCPageSize_512Bys
) || \

537 ((
SIZE
=
FSMC_ECCPageSize_1024Bys
) || \

538 ((
SIZE
=
FSMC_ECCPageSize_2048Bys
) || \

539 ((
SIZE
=
FSMC_ECCPageSize_4096Bys
) || \

540 ((
SIZE
=
FSMC_ECCPageSize_8192Bys
))

548 
	#IS_FSMC_TCLR_TIME
(
TIME
((TIME<0xFF)

	)

556 
	#IS_FSMC_TAR_TIME
(
TIME
((TIME<0xFF)

	)

564 
	#IS_FSMC_SETUP_TIME
(
TIME
((TIME<0xFF)

	)

572 
	#IS_FSMC_WAIT_TIME
(
TIME
((TIME<0xFF)

	)

580 
	#IS_FSMC_HOLD_TIME
(
TIME
((TIME<0xFF)

	)

588 
	#IS_FSMC_HIZ_TIME
(
TIME
((TIME<0xFF)

	)

596 
	#FSMC_IT_RisgEdge
 ((
ut32_t
)0x00000008)

	)

597 
	#FSMC_IT_Lev
 ((
ut32_t
)0x00000010)

	)

598 
	#FSMC_IT_FlgEdge
 ((
ut32_t
)0x00000020)

	)

599 
	#IS_FSMC_IT
(
IT
((((IT& (
ut32_t
)0xFFFFFFC7=0x00000000&& ((IT!0x00000000))

	)

600 
	#IS_FSMC_GET_IT
(
IT
(((IT=
FSMC_IT_RisgEdge
|| \

	)

601 ((
IT
=
FSMC_IT_Lev
) || \

602 ((
IT
=
FSMC_IT_FlgEdge
))

610 
	#FSMC_FLAG_RisgEdge
 ((
ut32_t
)0x00000001)

	)

611 
	#FSMC_FLAG_Lev
 ((
ut32_t
)0x00000002)

	)

612 
	#FSMC_FLAG_FlgEdge
 ((
ut32_t
)0x00000004)

	)

613 
	#FSMC_FLAG_FEMPT
 ((
ut32_t
)0x00000040)

	)

614 
	#IS_FSMC_GET_FLAG
(
FLAG
(((FLAG=
FSMC_FLAG_RisgEdge
|| \

	)

615 ((
FLAG
=
FSMC_FLAG_Lev
) || \

616 ((
FLAG
=
FSMC_FLAG_FlgEdge
) || \

617 ((
FLAG
=
FSMC_FLAG_FEMPT
))

619 
	#IS_FSMC_CLEAR_FLAG
(
FLAG
((((FLAG& (
ut32_t
)0xFFFFFFF8=0x00000000&& ((FLAG!0x00000000))

	)

636 
FSMC_NORSRAMDeIn
(
ut32_t
 
FSMC_Bk
);

637 
FSMC_NORSRAMIn
(
FSMC_NORSRAMInTyDef
* 
FSMC_NORSRAMInSu
);

638 
FSMC_NORSRAMSuIn
(
FSMC_NORSRAMInTyDef
* 
FSMC_NORSRAMInSu
);

639 
FSMC_NORSRAMCmd
(
ut32_t
 
FSMC_Bk
, 
FuniڮS
 
NewS
);

642 
FSMC_NANDDeIn
(
ut32_t
 
FSMC_Bk
);

643 
FSMC_NANDIn
(
FSMC_NANDInTyDef
* 
FSMC_NANDInSu
);

644 
FSMC_NANDSuIn
(
FSMC_NANDInTyDef
* 
FSMC_NANDInSu
);

645 
FSMC_NANDCmd
(
ut32_t
 
FSMC_Bk
, 
FuniڮS
 
NewS
);

646 
FSMC_NANDECCCmd
(
ut32_t
 
FSMC_Bk
, 
FuniڮS
 
NewS
);

647 
ut32_t
 
FSMC_GECC
(ut32_
FSMC_Bk
);

650 
FSMC_PCCARDDeIn
();

651 
FSMC_PCCARDIn
(
FSMC_PCCARDInTyDef
* 
FSMC_PCCARDInSu
);

652 
FSMC_PCCARDSuIn
(
FSMC_PCCARDInTyDef
* 
FSMC_PCCARDInSu
);

653 
FSMC_PCCARDCmd
(
FuniڮS
 
NewS
);

656 
FSMC_ITCfig
(
ut32_t
 
FSMC_Bk
, ut32_
FSMC_IT
, 
FuniڮS
 
NewS
);

657 
FgStus
 
FSMC_GFgStus
(
ut32_t
 
FSMC_Bk
, ut32_
FSMC_FLAG
);

658 
FSMC_CˬFg
(
ut32_t
 
FSMC_Bk
, ut32_
FSMC_FLAG
);

659 
ITStus
 
FSMC_GITStus
(
ut32_t
 
FSMC_Bk
, ut32_
FSMC_IT
);

660 
FSMC_CˬITPdgB
(
ut32_t
 
FSMC_Bk
, ut32_
FSMC_IT
);

662 #ifde
__lulus


	@inc/spl/stm32f4xx_gpio.h

30 #ide
__STM32F4xx_GPIO_H


31 
	#__STM32F4xx_GPIO_H


	)

33 #ifde
__lulus


38 
	~"m32f4xx.h
"

50 
	#IS_GPIO_ALL_PERIPH
(
PERIPH
(((PERIPH=
GPIOA
|| \

	)

51 ((
PERIPH
=
GPIOB
) || \

52 ((
PERIPH
=
GPIOC
) || \

53 ((
PERIPH
=
GPIOD
) || \

54 ((
PERIPH
=
GPIOE
) || \

55 ((
PERIPH
=
GPIOF
) || \

56 ((
PERIPH
=
GPIOG
) || \

57 ((
PERIPH
=
GPIOH
) || \

58 ((
PERIPH
=
GPIOI
) || \

59 ((
PERIPH
=
GPIOJ
) || \

60 ((
PERIPH
=
GPIOK
))

67 
GPIO_Mode_IN
 = 0x00,

68 
GPIO_Mode_OUT
 = 0x01,

69 
GPIO_Mode_AF
 = 0x02,

70 
GPIO_Mode_AN
 = 0x03

71 }
	tGPIOMode_TyDef
;

72 
	#IS_GPIO_MODE
(
MODE
(((MODE=
GPIO_Mode_IN
|| ((MODE=
GPIO_Mode_OUT
|| \

	)

73 ((
MODE
=
GPIO_Mode_AF
)|| ((MODE=
GPIO_Mode_AN
))

80 
GPIO_OTy_PP
 = 0x00,

81 
GPIO_OTy_OD
 = 0x01

82 }
	tGPIOOTy_TyDef
;

83 
	#IS_GPIO_OTYPE
(
OTYPE
(((OTYPE=
GPIO_OTy_PP
|| ((OTYPE=
GPIO_OTy_OD
))

	)

91 
GPIO_Low_Sed
 = 0x00,

92 
GPIO_Medium_Sed
 = 0x01,

93 
GPIO_Fa_Sed
 = 0x02,

94 
GPIO_High_Sed
 = 0x03

95 }
	tGPIOSed_TyDef
;

98 
	#GPIO_Sed_2MHz
 
GPIO_Low_Sed


	)

99 
	#GPIO_Sed_25MHz
 
GPIO_Medium_Sed


	)

100 
	#GPIO_Sed_50MHz
 
GPIO_Fa_Sed


	)

101 
	#GPIO_Sed_100MHz
 
GPIO_High_Sed


	)

103 
	#IS_GPIO_SPEED
(
SPEED
(((SPEED=
GPIO_Low_Sed
|| ((SPEED=
GPIO_Medium_Sed
|| \

	)

104 ((
SPEED
=
GPIO_Fa_Sed
)|| ((SPEED=
GPIO_High_Sed
))

111 
GPIO_PuPd_NOPULL
 = 0x00,

112 
GPIO_PuPd_UP
 = 0x01,

113 
GPIO_PuPd_DOWN
 = 0x02

114 }
	tGPIOPuPd_TyDef
;

115 
	#IS_GPIO_PUPD
(
PUPD
(((PUPD=
GPIO_PuPd_NOPULL
|| ((PUPD=
GPIO_PuPd_UP
|| \

	)

116 ((
PUPD
=
GPIO_PuPd_DOWN
))

123 
B_RESET
 = 0,

124 
B_SET


125 }
	tBAi
;

126 
	#IS_GPIO_BIT_ACTION
(
ACTION
(((ACTION=
B_RESET
|| ((ACTION=
B_SET
))

	)

134 
ut32_t
 
GPIO_P
;

137 
GPIOMode_TyDef
 
GPIO_Mode
;

140 
GPIOSed_TyDef
 
GPIO_Sed
;

143 
GPIOOTy_TyDef
 
GPIO_OTy
;

146 
GPIOPuPd_TyDef
 
GPIO_PuPd
;

148 }
	tGPIO_InTyDef
;

159 
	#GPIO_P_0
 ((
ut16_t
)0x0001

	)

160 
	#GPIO_P_1
 ((
ut16_t
)0x0002

	)

161 
	#GPIO_P_2
 ((
ut16_t
)0x0004

	)

162 
	#GPIO_P_3
 ((
ut16_t
)0x0008

	)

163 
	#GPIO_P_4
 ((
ut16_t
)0x0010

	)

164 
	#GPIO_P_5
 ((
ut16_t
)0x0020

	)

165 
	#GPIO_P_6
 ((
ut16_t
)0x0040

	)

166 
	#GPIO_P_7
 ((
ut16_t
)0x0080

	)

167 
	#GPIO_P_8
 ((
ut16_t
)0x0100

	)

168 
	#GPIO_P_9
 ((
ut16_t
)0x0200

	)

169 
	#GPIO_P_10
 ((
ut16_t
)0x0400

	)

170 
	#GPIO_P_11
 ((
ut16_t
)0x0800

	)

171 
	#GPIO_P_12
 ((
ut16_t
)0x1000

	)

172 
	#GPIO_P_13
 ((
ut16_t
)0x2000

	)

173 
	#GPIO_P_14
 ((
ut16_t
)0x4000

	)

174 
	#GPIO_P_15
 ((
ut16_t
)0x8000

	)

175 
	#GPIO_P_A
 ((
ut16_t
)0xFFFF

	)

177 
	#GPIO_PIN_MASK
 ((
ut32_t
)0x0000FFFF

	)

178 
	#IS_GPIO_PIN
(
PIN
(((PIN& 
GPIO_PIN_MASK
 ) !(
ut32_t
)0x00)

	)

179 
	#IS_GET_GPIO_PIN
(
PIN
(((PIN=
GPIO_P_0
|| \

	)

180 ((
PIN
=
GPIO_P_1
) || \

181 ((
PIN
=
GPIO_P_2
) || \

182 ((
PIN
=
GPIO_P_3
) || \

183 ((
PIN
=
GPIO_P_4
) || \

184 ((
PIN
=
GPIO_P_5
) || \

185 ((
PIN
=
GPIO_P_6
) || \

186 ((
PIN
=
GPIO_P_7
) || \

187 ((
PIN
=
GPIO_P_8
) || \

188 ((
PIN
=
GPIO_P_9
) || \

189 ((
PIN
=
GPIO_P_10
) || \

190 ((
PIN
=
GPIO_P_11
) || \

191 ((
PIN
=
GPIO_P_12
) || \

192 ((
PIN
=
GPIO_P_13
) || \

193 ((
PIN
=
GPIO_P_14
) || \

194 ((
PIN
=
GPIO_P_15
))

203 
	#GPIO_PSour0
 ((
ut8_t
)0x00)

	)

204 
	#GPIO_PSour1
 ((
ut8_t
)0x01)

	)

205 
	#GPIO_PSour2
 ((
ut8_t
)0x02)

	)

206 
	#GPIO_PSour3
 ((
ut8_t
)0x03)

	)

207 
	#GPIO_PSour4
 ((
ut8_t
)0x04)

	)

208 
	#GPIO_PSour5
 ((
ut8_t
)0x05)

	)

209 
	#GPIO_PSour6
 ((
ut8_t
)0x06)

	)

210 
	#GPIO_PSour7
 ((
ut8_t
)0x07)

	)

211 
	#GPIO_PSour8
 ((
ut8_t
)0x08)

	)

212 
	#GPIO_PSour9
 ((
ut8_t
)0x09)

	)

213 
	#GPIO_PSour10
 ((
ut8_t
)0x0A)

	)

214 
	#GPIO_PSour11
 ((
ut8_t
)0x0B)

	)

215 
	#GPIO_PSour12
 ((
ut8_t
)0x0C)

	)

216 
	#GPIO_PSour13
 ((
ut8_t
)0x0D)

	)

217 
	#GPIO_PSour14
 ((
ut8_t
)0x0E)

	)

218 
	#GPIO_PSour15
 ((
ut8_t
)0x0F)

	)

220 
	#IS_GPIO_PIN_SOURCE
(
PINSOURCE
(((PINSOURCE=
GPIO_PSour0
|| \

	)

221 ((
PINSOURCE
=
GPIO_PSour1
) || \

222 ((
PINSOURCE
=
GPIO_PSour2
) || \

223 ((
PINSOURCE
=
GPIO_PSour3
) || \

224 ((
PINSOURCE
=
GPIO_PSour4
) || \

225 ((
PINSOURCE
=
GPIO_PSour5
) || \

226 ((
PINSOURCE
=
GPIO_PSour6
) || \

227 ((
PINSOURCE
=
GPIO_PSour7
) || \

228 ((
PINSOURCE
=
GPIO_PSour8
) || \

229 ((
PINSOURCE
=
GPIO_PSour9
) || \

230 ((
PINSOURCE
=
GPIO_PSour10
) || \

231 ((
PINSOURCE
=
GPIO_PSour11
) || \

232 ((
PINSOURCE
=
GPIO_PSour12
) || \

233 ((
PINSOURCE
=
GPIO_PSour13
) || \

234 ((
PINSOURCE
=
GPIO_PSour14
) || \

235 ((
PINSOURCE
=
GPIO_PSour15
))

246 
	#GPIO_AF_RTC_50Hz
 ((
ut8_t
)0x00

	)

247 
	#GPIO_AF_MCO
 ((
ut8_t
)0x00

	)

248 
	#GPIO_AF_TAMPER
 ((
ut8_t
)0x00

	)

249 
	#GPIO_AF_SWJ
 ((
ut8_t
)0x00

	)

250 
	#GPIO_AF_TRACE
 ((
ut8_t
)0x00

	)

255 
	#GPIO_AF_TIM1
 ((
ut8_t
)0x01

	)

256 
	#GPIO_AF_TIM2
 ((
ut8_t
)0x01

	)

261 
	#GPIO_AF_TIM3
 ((
ut8_t
)0x02

	)

262 
	#GPIO_AF_TIM4
 ((
ut8_t
)0x02

	)

263 
	#GPIO_AF_TIM5
 ((
ut8_t
)0x02

	)

268 
	#GPIO_AF_TIM8
 ((
ut8_t
)0x03

	)

269 
	#GPIO_AF_TIM9
 ((
ut8_t
)0x03

	)

270 
	#GPIO_AF_TIM10
 ((
ut8_t
)0x03

	)

271 
	#GPIO_AF_TIM11
 ((
ut8_t
)0x03

	)

276 
	#GPIO_AF_I2C1
 ((
ut8_t
)0x04

	)

277 
	#GPIO_AF_I2C2
 ((
ut8_t
)0x04

	)

278 
	#GPIO_AF_I2C3
 ((
ut8_t
)0x04

	)

283 
	#GPIO_AF_SPI1
 ((
ut8_t
)0x05

	)

284 
	#GPIO_AF_SPI2
 ((
ut8_t
)0x05

	)

285 
	#GPIO_AF5_SPI3
 ((
ut8_t
)0x05

	)

286 
	#GPIO_AF_SPI4
 ((
ut8_t
)0x05

	)

287 
	#GPIO_AF_SPI5
 ((
ut8_t
)0x05

	)

288 
	#GPIO_AF_SPI6
 ((
ut8_t
)0x05

	)

293 
	#GPIO_AF_SPI3
 ((
ut8_t
)0x06

	)

294 
	#GPIO_AF6_SPI2
 ((
ut8_t
)0x06

	)

295 
	#GPIO_AF6_SPI4
 ((
ut8_t
)0x06

	)

296 
	#GPIO_AF6_SPI5
 ((
ut8_t
)0x06

	)

297 
	#GPIO_AF_SAI1
 ((
ut8_t
)0x06

	)

302 
	#GPIO_AF_USART1
 ((
ut8_t
)0x07

	)

303 
	#GPIO_AF_USART2
 ((
ut8_t
)0x07

	)

304 
	#GPIO_AF_USART3
 ((
ut8_t
)0x07

	)

305 
	#GPIO_AF7_SPI3
 ((
ut8_t
)0x07

	)

310 
	#GPIO_AF_I2S3ext
 
GPIO_AF7_SPI3


	)

315 
	#GPIO_AF_UART4
 ((
ut8_t
)0x08

	)

316 
	#GPIO_AF_UART5
 ((
ut8_t
)0x08

	)

317 
	#GPIO_AF_USART6
 ((
ut8_t
)0x08

	)

318 
	#GPIO_AF_UART7
 ((
ut8_t
)0x08

	)

319 
	#GPIO_AF_UART8
 ((
ut8_t
)0x08

	)

324 
	#GPIO_AF_CAN1
 ((
ut8_t
)0x09

	)

325 
	#GPIO_AF_CAN2
 ((
ut8_t
)0x09

	)

326 
	#GPIO_AF_TIM12
 ((
ut8_t
)0x09

	)

327 
	#GPIO_AF_TIM13
 ((
ut8_t
)0x09

	)

328 
	#GPIO_AF_TIM14
 ((
ut8_t
)0x09

	)

330 
	#GPIO_AF9_I2C2
 ((
ut8_t
)0x09

	)

331 
	#GPIO_AF9_I2C3
 ((
ut8_t
)0x09

	)

336 
	#GPIO_AF_OTG_FS
 ((
ut8_t
)0xA

	)

337 
	#GPIO_AF_OTG_HS
 ((
ut8_t
)0xA

	)

342 
	#GPIO_AF_ETH
 ((
ut8_t
)0x0B

	)

347 #i
defed
 (
STM32F40_41xxx
)

348 
	#GPIO_AF_FSMC
 ((
ut8_t
)0xC

	)

351 #i
defed
 (
STM32F427_437xx
|| defed (
STM32F429_439xx
)

352 
	#GPIO_AF_FMC
 ((
ut8_t
)0xC

	)

355 
	#GPIO_AF_OTG_HS_FS
 ((
ut8_t
)0xC

	)

356 
	#GPIO_AF_SDIO
 ((
ut8_t
)0xC

	)

361 
	#GPIO_AF_DCMI
 ((
ut8_t
)0x0D

	)

367 
	#GPIO_AF_LTDC
 ((
ut8_t
)0x0E

	)

372 
	#GPIO_AF_EVENTOUT
 ((
ut8_t
)0x0F

	)

374 #i
defed
 (
STM32F40_41xxx
)

375 
	#IS_GPIO_AF
(
AF
(((AF=
GPIO_AF_RTC_50Hz
|| ((AF=
GPIO_AF_TIM14
|| \

	)

376 ((
AF
=
GPIO_AF_MCO
|| ((AF=
GPIO_AF_TAMPER
) || \

377 ((
AF
=
GPIO_AF_SWJ
|| ((AF=
GPIO_AF_TRACE
) || \

378 ((
AF
=
GPIO_AF_TIM1
|| ((AF=
GPIO_AF_TIM2
) || \

379 ((
AF
=
GPIO_AF_TIM3
|| ((AF=
GPIO_AF_TIM4
) || \

380 ((
AF
=
GPIO_AF_TIM5
|| ((AF=
GPIO_AF_TIM8
) || \

381 ((
AF
=
GPIO_AF_I2C1
|| ((AF=
GPIO_AF_I2C2
) || \

382 ((
AF
=
GPIO_AF_I2C3
|| ((AF=
GPIO_AF_SPI1
) || \

383 ((
AF
=
GPIO_AF_SPI2
|| ((AF=
GPIO_AF_TIM13
) || \

384 ((
AF
=
GPIO_AF_SPI3
|| ((AF=
GPIO_AF_TIM14
) || \

385 ((
AF
=
GPIO_AF_USART1
|| ((AF=
GPIO_AF_USART2
) || \

386 ((
AF
=
GPIO_AF_USART3
|| ((AF=
GPIO_AF_UART4
) || \

387 ((
AF
=
GPIO_AF_UART5
|| ((AF=
GPIO_AF_USART6
) || \

388 ((
AF
=
GPIO_AF_CAN1
|| ((AF=
GPIO_AF_CAN2
) || \

389 ((
AF
=
GPIO_AF_OTG_FS
|| ((AF=
GPIO_AF_OTG_HS
) || \

390 ((
AF
=
GPIO_AF_ETH
|| ((AF=
GPIO_AF_OTG_HS_FS
) || \

391 ((
AF
=
GPIO_AF_SDIO
|| ((AF=
GPIO_AF_DCMI
) || \

392 ((
AF
=
GPIO_AF_EVENTOUT
|| ((AF=
GPIO_AF_FSMC
))

395 #i
defed
 (
STM32F401xx
)

396 
	#IS_GPIO_AF
(
AF
(((AF=
GPIO_AF_RTC_50Hz
|| ((AF=
GPIO_AF_TIM14
|| \

	)

397 ((
AF
=
GPIO_AF_MCO
|| ((AF=
GPIO_AF_TAMPER
) || \

398 ((
AF
=
GPIO_AF_SWJ
|| ((AF=
GPIO_AF_TRACE
) || \

399 ((
AF
=
GPIO_AF_TIM1
|| ((AF=
GPIO_AF_TIM2
) || \

400 ((
AF
=
GPIO_AF_TIM3
|| ((AF=
GPIO_AF_TIM4
) || \

401 ((
AF
=
GPIO_AF_TIM5
|| ((AF=
GPIO_AF_TIM8
) || \

402 ((
AF
=
GPIO_AF_I2C1
|| ((AF=
GPIO_AF_I2C2
) || \

403 ((
AF
=
GPIO_AF_I2C3
|| ((AF=
GPIO_AF_SPI1
) || \

404 ((
AF
=
GPIO_AF_SPI2
|| ((AF=
GPIO_AF_TIM13
) || \

405 ((
AF
=
GPIO_AF_SPI3
|| ((AF=
GPIO_AF_TIM14
) || \

406 ((
AF
=
GPIO_AF_USART1
|| ((AF=
GPIO_AF_USART2
) || \

407 ((
AF
=
GPIO_AF_SDIO
|| ((AF=
GPIO_AF_USART6
) || \

408 ((
AF
=
GPIO_AF_OTG_FS
|| ((AF=
GPIO_AF_OTG_HS
) || \

409 ((
AF
=
GPIO_AF_EVENTOUT
|| ((AF=
GPIO_AF_SPI4
))

412 #i
defed
 (
STM32F411xE
)

413 
	#IS_GPIO_AF
(
AF
(((AF< 16&& ((AF!11&& ((AF!13&& ((AF!14))

	)

416 #i
defed
 (
STM32F427_437xx
|| defed (
STM32F429_439xx
)

417 
	#IS_GPIO_AF
(
AF
(((AF=
GPIO_AF_RTC_50Hz
|| ((AF=
GPIO_AF_TIM14
|| \

	)

418 ((
AF
=
GPIO_AF_MCO
|| ((AF=
GPIO_AF_TAMPER
) || \

419 ((
AF
=
GPIO_AF_SWJ
|| ((AF=
GPIO_AF_TRACE
) || \

420 ((
AF
=
GPIO_AF_TIM1
|| ((AF=
GPIO_AF_TIM2
) || \

421 ((
AF
=
GPIO_AF_TIM3
|| ((AF=
GPIO_AF_TIM4
) || \

422 ((
AF
=
GPIO_AF_TIM5
|| ((AF=
GPIO_AF_TIM8
) || \

423 ((
AF
=
GPIO_AF_I2C1
|| ((AF=
GPIO_AF_I2C2
) || \

424 ((
AF
=
GPIO_AF_I2C3
|| ((AF=
GPIO_AF_SPI1
) || \

425 ((
AF
=
GPIO_AF_SPI2
|| ((AF=
GPIO_AF_TIM13
) || \

426 ((
AF
=
GPIO_AF_SPI3
|| ((AF=
GPIO_AF_TIM14
) || \

427 ((
AF
=
GPIO_AF_USART1
|| ((AF=
GPIO_AF_USART2
) || \

428 ((
AF
=
GPIO_AF_USART3
|| ((AF=
GPIO_AF_UART4
) || \

429 ((
AF
=
GPIO_AF_UART5
|| ((AF=
GPIO_AF_USART6
) || \

430 ((
AF
=
GPIO_AF_CAN1
|| ((AF=
GPIO_AF_CAN2
) || \

431 ((
AF
=
GPIO_AF_OTG_FS
|| ((AF=
GPIO_AF_OTG_HS
) || \

432 ((
AF
=
GPIO_AF_ETH
|| ((AF=
GPIO_AF_OTG_HS_FS
) || \

433 ((
AF
=
GPIO_AF_SDIO
|| ((AF=
GPIO_AF_DCMI
) || \

434 ((
AF
=
GPIO_AF_EVENTOUT
|| ((AF=
GPIO_AF_SPI4
) || \

435 ((
AF
=
GPIO_AF_SPI5
|| ((AF=
GPIO_AF_SPI6
) || \

436 ((
AF
=
GPIO_AF_UART7
|| ((AF=
GPIO_AF_UART8
) || \

437 ((
AF
=
GPIO_AF_FMC
|| ((AF=
GPIO_AF_SAI1
) || \

438 ((
AF
=
GPIO_AF_LTDC
))

449 
	#GPIO_Mode_AIN
 
GPIO_Mode_AN


	)

451 
	#GPIO_AF_OTG1_FS
 
GPIO_AF_OTG_FS


	)

452 
	#GPIO_AF_OTG2_HS
 
GPIO_AF_OTG_HS


	)

453 
	#GPIO_AF_OTG2_FS
 
GPIO_AF_OTG_HS_FS


	)

467 
GPIO_DeIn
(
GPIO_TyDef
* 
GPIOx
);

470 
GPIO_In
(
GPIO_TyDef
* 
GPIOx
, 
GPIO_InTyDef
* 
GPIO_InSu
);

471 
GPIO_SuIn
(
GPIO_InTyDef
* 
GPIO_InSu
);

472 
GPIO_PLockCfig
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
);

475 
ut8_t
 
GPIO_RdIutDaB
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
);

476 
ut16_t
 
GPIO_RdIutDa
(
GPIO_TyDef
* 
GPIOx
);

477 
ut8_t
 
GPIO_RdOuutDaB
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
);

478 
ut16_t
 
GPIO_RdOuutDa
(
GPIO_TyDef
* 
GPIOx
);

479 
GPIO_SBs
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
);

480 
GPIO_RetBs
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
);

481 
GPIO_WreB
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
, 
BAi
 
BV
);

482 
GPIO_Wre
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
PtV
);

483 
GPIO_ToggBs
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
);

486 
GPIO_PAFCfig
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_PSour
, 
ut8_t
 
GPIO_AF
);

488 #ifde
__lulus


	@inc/spl/stm32f4xx_hash.h

30 #ide
__STM32F4xx_HASH_H


31 
	#__STM32F4xx_HASH_H


	)

33 #ifde
__lulus


38 
	~"m32f4xx.h
"

55 
ut32_t
 
HASH_AlgoSei
;

57 
ut32_t
 
HASH_AlgoMode
;

59 
ut32_t
 
HASH_DaTy
;

62 
ut32_t
 
HASH_HMACKeyTy
;

64 }
	tHASH_InTyDef
;

71 
ut32_t
 
Da
[8];

75 } 
	tHASH_MsgDige
;

82 
ut32_t
 
HASH_IMR
;

83 
ut32_t
 
HASH_STR
;

84 
ut32_t
 
HASH_CR
;

85 
ut32_t
 
HASH_CSR
[54];

86 }
	tHASH_Cڋxt
;

97 
	#HASH_AlgoSei_SHA1
 ((
ut32_t
)0x0000

	)

98 
	#HASH_AlgoSei_SHA224
 
HASH_CR_ALGO_1


	)

99 
	#HASH_AlgoSei_SHA256
 
HASH_CR_ALGO


	)

100 
	#HASH_AlgoSei_MD5
 
HASH_CR_ALGO_0


	)

102 
	#IS_HASH_ALGOSELECTION
(
ALGOSELECTION
(((ALGOSELECTION=
HASH_AlgoSei_SHA1
|| \

	)

103 ((
ALGOSELECTION
=
HASH_AlgoSei_SHA224
) || \

104 ((
ALGOSELECTION
=
HASH_AlgoSei_SHA256
) || \

105 ((
ALGOSELECTION
=
HASH_AlgoSei_MD5
))

113 
	#HASH_AlgoMode_HASH
 ((
ut32_t
)0x00000000

	)

114 
	#HASH_AlgoMode_HMAC
 
HASH_CR_MODE


	)

116 
	#IS_HASH_ALGOMODE
(
ALGOMODE
(((ALGOMODE=
HASH_AlgoMode_HASH
|| \

	)

117 ((
ALGOMODE
=
HASH_AlgoMode_HMAC
))

125 
	#HASH_DaTy_32b
 ((
ut32_t
)0x0000

	)

126 
	#HASH_DaTy_16b
 
HASH_CR_DATATYPE_0


	)

127 
	#HASH_DaTy_8b
 
HASH_CR_DATATYPE_1


	)

128 
	#HASH_DaTy_1b
 
HASH_CR_DATATYPE


	)

130 
	#IS_HASH_DATATYPE
(
DATATYPE
(((DATATYPE=
HASH_DaTy_32b
)|| \

	)

131 ((
DATATYPE
=
HASH_DaTy_16b
)|| \

132 ((
DATATYPE
=
HASH_DaTy_8b
) || \

133 ((
DATATYPE
=
HASH_DaTy_1b
))

141 
	#HASH_HMACKeyTy_ShtKey
 ((
ut32_t
)0x00000000

	)

142 
	#HASH_HMACKeyTy_LgKey
 
HASH_CR_LKEY


	)

144 
	#IS_HASH_HMAC_KEYTYPE
(
KEYTYPE
(((KEYTYPE=
HASH_HMACKeyTy_ShtKey
|| \

	)

145 ((
KEYTYPE
=
HASH_HMACKeyTy_LgKey
))

153 
	#IS_HASH_VALIDBITSNUMBER
(
VALIDBITS
((VALIDBITS<0x1F)

	)

162 
	#HASH_IT_DINI
 
HASH_IMR_DINIM


	)

163 
	#HASH_IT_DCI
 
HASH_IMR_DCIM


	)

165 
	#IS_HASH_IT
(
IT
((((IT& (
ut32_t
)0xFFFFFFFC=0x00000000&& ((IT!0x00000000))

	)

166 
	#IS_HASH_GET_IT
(
IT
(((IT=
HASH_IT_DINI
|| ((IT=
HASH_IT_DCI
))

	)

175 
	#HASH_FLAG_DINIS
 
HASH_SR_DINIS


	)

176 
	#HASH_FLAG_DCIS
 
HASH_SR_DCIS


	)

177 
	#HASH_FLAG_DMAS
 
HASH_SR_DMAS


	)

178 
	#HASH_FLAG_BUSY
 
HASH_SR_BUSY


	)

179 
	#HASH_FLAG_DINNE
 
HASH_CR_DINNE


	)

181 
	#IS_HASH_GET_FLAG
(
FLAG
(((FLAG=
HASH_FLAG_DINIS
|| \

	)

182 ((
FLAG
=
HASH_FLAG_DCIS
) || \

183 ((
FLAG
=
HASH_FLAG_DMAS
) || \

184 ((
FLAG
=
HASH_FLAG_BUSY
) || \

185 ((
FLAG
=
HASH_FLAG_DINNE
))

187 
	#IS_HASH_CLEAR_FLAG
(
FLAG
)(((FLAG=
HASH_FLAG_DINIS
|| \

	)

188 ((
FLAG
=
HASH_FLAG_DCIS
))

202 
HASH_DeIn
();

205 
HASH_In
(
HASH_InTyDef
* 
HASH_InSu
);

206 
HASH_SuIn
(
HASH_InTyDef
* 
HASH_InSu
);

207 
HASH_Ret
();

210 
HASH_DaIn
(
ut32_t
 
Da
);

211 
ut8_t
 
HASH_GInFIFOWdsNbr
();

212 
HASH_SLaWdVidBsNbr
(
ut16_t
 
VidNumb
);

213 
HASH_SDige
();

214 
HASH_AutoSDige
(
FuniڮS
 
NewS
);

215 
HASH_GDige
(
HASH_MsgDige
* 
HASH_MesgeDige
);

218 
HASH_SaveCڋxt
(
HASH_Cڋxt
* 
HASH_CڋxtSave
);

219 
HASH_ReeCڋxt
(
HASH_Cڋxt
* 
HASH_CڋxtRee
);

222 
HASH_DMACmd
(
FuniڮS
 
NewS
);

225 
HASH_ITCfig
(
ut32_t
 
HASH_IT
, 
FuniڮS
 
NewS
);

226 
FgStus
 
HASH_GFgStus
(
ut32_t
 
HASH_FLAG
);

227 
HASH_CˬFg
(
ut32_t
 
HASH_FLAG
);

228 
ITStus
 
HASH_GITStus
(
ut32_t
 
HASH_IT
);

229 
HASH_CˬITPdgB
(
ut32_t
 
HASH_IT
);

232 
EStus
 
HASH_SHA1
(
ut8_t
 *
Iut
, 
ut32_t
 
In
, ut8_
Ouut
[20]);

233 
EStus
 
HMAC_SHA1
(
ut8_t
 *
Key
, 
ut32_t
 
Keyn
,

234 
ut8_t
 *
Iut
, 
ut32_t
 
In
,

235 
ut8_t
 
Ouut
[20]);

238 
EStus
 
HASH_MD5
(
ut8_t
 *
Iut
, 
ut32_t
 
In
, ut8_
Ouut
[16]);

239 
EStus
 
HMAC_MD5
(
ut8_t
 *
Key
, 
ut32_t
 
Keyn
,

240 
ut8_t
 *
Iut
, 
ut32_t
 
In
,

241 
ut8_t
 
Ouut
[16]);

243 #ifde
__lulus


	@inc/spl/stm32f4xx_i2c.h

30 #ide
__STM32F4xx_I2C_H


31 
	#__STM32F4xx_I2C_H


	)

33 #ifde
__lulus


38 
	~"m32f4xx.h
"

56 
ut32_t
 
I2C_ClockSed
;

59 
ut16_t
 
I2C_Mode
;

62 
ut16_t
 
I2C_DutyCye
;

65 
ut16_t
 
I2C_OwnAddss1
;

68 
ut16_t
 
I2C_Ack
;

71 
ut16_t
 
I2C_AcknowdgedAddss
;

73 }
	tI2C_InTyDef
;

82 
	#IS_I2C_ALL_PERIPH
(
PERIPH
(((PERIPH=
I2C1
|| \

	)

83 ((
PERIPH
=
I2C2
) || \

84 ((
PERIPH
=
I2C3
))

90 
	#IS_I2C_DIGITAL_FILTER
(
FILTER
((FILTER<0x0000000F)

	)

100 
	#I2C_Mode_I2C
 ((
ut16_t
)0x0000)

	)

101 
	#I2C_Mode_SMBusDevi
 ((
ut16_t
)0x0002)

	)

102 
	#I2C_Mode_SMBusHo
 ((
ut16_t
)0x000A)

	)

103 
	#IS_I2C_MODE
(
MODE
(((MODE=
I2C_Mode_I2C
|| \

	)

104 ((
MODE
=
I2C_Mode_SMBusDevi
) || \

105 ((
MODE
=
I2C_Mode_SMBusHo
))

114 
	#I2C_DutyCye_16_9
 ((
ut16_t
)0x4000

	)

115 
	#I2C_DutyCye_2
 ((
ut16_t
)0xBFFF

	)

116 
	#IS_I2C_DUTY_CYCLE
(
CYCLE
(((CYCLE=
I2C_DutyCye_16_9
|| \

	)

117 ((
CYCLE
=
I2C_DutyCye_2
))

126 
	#I2C_Ack_Eb
 ((
ut16_t
)0x0400)

	)

127 
	#I2C_Ack_Dib
 ((
ut16_t
)0x0000)

	)

128 
	#IS_I2C_ACK_STATE
(
STATE
(((STATE=
I2C_Ack_Eb
|| \

	)

129 ((
STATE
=
I2C_Ack_Dib
))

138 
	#I2C_Dei_Tnsmr
 ((
ut8_t
)0x00)

	)

139 
	#I2C_Dei_Reiv
 ((
ut8_t
)0x01)

	)

140 
	#IS_I2C_DIRECTION
(
DIRECTION
(((DIRECTION=
I2C_Dei_Tnsmr
|| \

	)

141 ((
DIRECTION
=
I2C_Dei_Reiv
))

150 
	#I2C_AcknowdgedAddss_7b
 ((
ut16_t
)0x4000)

	)

151 
	#I2C_AcknowdgedAddss_10b
 ((
ut16_t
)0xC000)

	)

152 
	#IS_I2C_ACKNOWLEDGE_ADDRESS
(
ADDRESS
(((ADDRESS=
I2C_AcknowdgedAddss_7b
|| \

	)

153 ((
ADDRESS
=
I2C_AcknowdgedAddss_10b
))

162 
	#I2C_Regi_CR1
 ((
ut8_t
)0x00)

	)

163 
	#I2C_Regi_CR2
 ((
ut8_t
)0x04)

	)

164 
	#I2C_Regi_OAR1
 ((
ut8_t
)0x08)

	)

165 
	#I2C_Regi_OAR2
 ((
ut8_t
)0x0C)

	)

166 
	#I2C_Regi_DR
 ((
ut8_t
)0x10)

	)

167 
	#I2C_Regi_SR1
 ((
ut8_t
)0x14)

	)

168 
	#I2C_Regi_SR2
 ((
ut8_t
)0x18)

	)

169 
	#I2C_Regi_CCR
 ((
ut8_t
)0x1C)

	)

170 
	#I2C_Regi_TRISE
 ((
ut8_t
)0x20)

	)

171 
	#IS_I2C_REGISTER
(
REGISTER
(((REGISTER=
I2C_Regi_CR1
|| \

	)

172 ((
REGISTER
=
I2C_Regi_CR2
) || \

173 ((
REGISTER
=
I2C_Regi_OAR1
) || \

174 ((
REGISTER
=
I2C_Regi_OAR2
) || \

175 ((
REGISTER
=
I2C_Regi_DR
) || \

176 ((
REGISTER
=
I2C_Regi_SR1
) || \

177 ((
REGISTER
=
I2C_Regi_SR2
) || \

178 ((
REGISTER
=
I2C_Regi_CCR
) || \

179 ((
REGISTER
=
I2C_Regi_TRISE
))

188 
	#I2C_NACKPosi_Next
 ((
ut16_t
)0x0800)

	)

189 
	#I2C_NACKPosi_Cut
 ((
ut16_t
)0xF7FF)

	)

190 
	#IS_I2C_NACK_POSITION
(
POSITION
(((POSITION=
I2C_NACKPosi_Next
|| \

	)

191 ((
POSITION
=
I2C_NACKPosi_Cut
))

200 
	#I2C_SMBusA˹_Low
 ((
ut16_t
)0x2000)

	)

201 
	#I2C_SMBusA˹_High
 ((
ut16_t
)0xDFFF)

	)

202 
	#IS_I2C_SMBUS_ALERT
(
ALERT
(((ALERT=
I2C_SMBusA˹_Low
|| \

	)

203 ((
ALERT
=
I2C_SMBusA˹_High
))

212 
	#I2C_PECPosi_Next
 ((
ut16_t
)0x0800)

	)

213 
	#I2C_PECPosi_Cut
 ((
ut16_t
)0xF7FF)

	)

214 
	#IS_I2C_PEC_POSITION
(
POSITION
(((POSITION=
I2C_PECPosi_Next
|| \

	)

215 ((
POSITION
=
I2C_PECPosi_Cut
))

224 
	#I2C_IT_BUF
 ((
ut16_t
)0x0400)

	)

225 
	#I2C_IT_EVT
 ((
ut16_t
)0x0200)

	)

226 
	#I2C_IT_ERR
 ((
ut16_t
)0x0100)

	)

227 
	#IS_I2C_CONFIG_IT
(
IT
((((IT& (
ut16_t
)0xF8FF=0x00&& ((IT!0x00))

	)

236 
	#I2C_IT_SMBALERT
 ((
ut32_t
)0x01008000)

	)

237 
	#I2C_IT_TIMEOUT
 ((
ut32_t
)0x01004000)

	)

238 
	#I2C_IT_PECERR
 ((
ut32_t
)0x01001000)

	)

239 
	#I2C_IT_OVR
 ((
ut32_t
)0x01000800)

	)

240 
	#I2C_IT_AF
 ((
ut32_t
)0x01000400)

	)

241 
	#I2C_IT_ARLO
 ((
ut32_t
)0x01000200)

	)

242 
	#I2C_IT_BERR
 ((
ut32_t
)0x01000100)

	)

243 
	#I2C_IT_TXE
 ((
ut32_t
)0x06000080)

	)

244 
	#I2C_IT_RXNE
 ((
ut32_t
)0x06000040)

	)

245 
	#I2C_IT_STOPF
 ((
ut32_t
)0x02000010)

	)

246 
	#I2C_IT_ADD10
 ((
ut32_t
)0x02000008)

	)

247 
	#I2C_IT_BTF
 ((
ut32_t
)0x02000004)

	)

248 
	#I2C_IT_ADDR
 ((
ut32_t
)0x02000002)

	)

249 
	#I2C_IT_SB
 ((
ut32_t
)0x02000001)

	)

251 
	#IS_I2C_CLEAR_IT
(
IT
((((IT& (
ut16_t
)0x20FF=0x00&& ((IT!(ut16_t)0x00))

	)

253 
	#IS_I2C_GET_IT
(
IT
(((IT=
I2C_IT_SMBALERT
|| ((IT=
I2C_IT_TIMEOUT
|| \

	)

254 ((
IT
=
I2C_IT_PECERR
|| ((IT=
I2C_IT_OVR
) || \

255 ((
IT
=
I2C_IT_AF
|| ((IT=
I2C_IT_ARLO
) || \

256 ((
IT
=
I2C_IT_BERR
|| ((IT=
I2C_IT_TXE
) || \

257 ((
IT
=
I2C_IT_RXNE
|| ((IT=
I2C_IT_STOPF
) || \

258 ((
IT
=
I2C_IT_ADD10
|| ((IT=
I2C_IT_BTF
) || \

259 ((
IT
=
I2C_IT_ADDR
|| ((IT=
I2C_IT_SB
))

272 
	#I2C_FLAG_DUALF
 ((
ut32_t
)0x00800000)

	)

273 
	#I2C_FLAG_SMBHOST
 ((
ut32_t
)0x00400000)

	)

274 
	#I2C_FLAG_SMBDEFAULT
 ((
ut32_t
)0x00200000)

	)

275 
	#I2C_FLAG_GENCALL
 ((
ut32_t
)0x00100000)

	)

276 
	#I2C_FLAG_TRA
 ((
ut32_t
)0x00040000)

	)

277 
	#I2C_FLAG_BUSY
 ((
ut32_t
)0x00020000)

	)

278 
	#I2C_FLAG_MSL
 ((
ut32_t
)0x00010000)

	)

284 
	#I2C_FLAG_SMBALERT
 ((
ut32_t
)0x10008000)

	)

285 
	#I2C_FLAG_TIMEOUT
 ((
ut32_t
)0x10004000)

	)

286 
	#I2C_FLAG_PECERR
 ((
ut32_t
)0x10001000)

	)

287 
	#I2C_FLAG_OVR
 ((
ut32_t
)0x10000800)

	)

288 
	#I2C_FLAG_AF
 ((
ut32_t
)0x10000400)

	)

289 
	#I2C_FLAG_ARLO
 ((
ut32_t
)0x10000200)

	)

290 
	#I2C_FLAG_BERR
 ((
ut32_t
)0x10000100)

	)

291 
	#I2C_FLAG_TXE
 ((
ut32_t
)0x10000080)

	)

292 
	#I2C_FLAG_RXNE
 ((
ut32_t
)0x10000040)

	)

293 
	#I2C_FLAG_STOPF
 ((
ut32_t
)0x10000010)

	)

294 
	#I2C_FLAG_ADD10
 ((
ut32_t
)0x10000008)

	)

295 
	#I2C_FLAG_BTF
 ((
ut32_t
)0x10000004)

	)

296 
	#I2C_FLAG_ADDR
 ((
ut32_t
)0x10000002)

	)

297 
	#I2C_FLAG_SB
 ((
ut32_t
)0x10000001)

	)

299 
	#IS_I2C_CLEAR_FLAG
(
FLAG
((((FLAG& (
ut16_t
)0x20FF=0x00&& ((FLAG!(ut16_t)0x00))

	)

301 
	#IS_I2C_GET_FLAG
(
FLAG
(((FLAG=
I2C_FLAG_DUALF
|| ((FLAG=
I2C_FLAG_SMBHOST
|| \

	)

302 ((
FLAG
=
I2C_FLAG_SMBDEFAULT
|| ((FLAG=
I2C_FLAG_GENCALL
) || \

303 ((
FLAG
=
I2C_FLAG_TRA
|| ((FLAG=
I2C_FLAG_BUSY
) || \

304 ((
FLAG
=
I2C_FLAG_MSL
|| ((FLAG=
I2C_FLAG_SMBALERT
) || \

305 ((
FLAG
=
I2C_FLAG_TIMEOUT
|| ((FLAG=
I2C_FLAG_PECERR
) || \

306 ((
FLAG
=
I2C_FLAG_OVR
|| ((FLAG=
I2C_FLAG_AF
) || \

307 ((
FLAG
=
I2C_FLAG_ARLO
|| ((FLAG=
I2C_FLAG_BERR
) || \

308 ((
FLAG
=
I2C_FLAG_TXE
|| ((FLAG=
I2C_FLAG_RXNE
) || \

309 ((
FLAG
=
I2C_FLAG_STOPF
|| ((FLAG=
I2C_FLAG_ADD10
) || \

310 ((
FLAG
=
I2C_FLAG_BTF
|| ((FLAG=
I2C_FLAG_ADDR
) || \

311 ((
FLAG
=
I2C_FLAG_SB
))

335 
	#I2C_EVENT_MASTER_MODE_SELECT
 ((
ut32_t
)0x00030001

	)

363 
	#I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED
 ((
ut32_t
)0x00070082

	)

364 
	#I2C_EVENT_MASTER_RECEIVER_MODE_SELECTED
 ((
ut32_t
)0x00030002

	)

366 
	#I2C_EVENT_MASTER_MODE_ADDRESS10
 ((
ut32_t
)0x00030008

	)

399 
	#I2C_EVENT_MASTER_BYTE_RECEIVED
 ((
ut32_t
)0x00030040

	)

403 
	#I2C_EVENT_MASTER_BYTE_TRANSMITTING
 ((
ut32_t
)0x00070080

	)

405 
	#I2C_EVENT_MASTER_BYTE_TRANSMITTED
 ((
ut32_t
)0x00070084

	)

442 
	#I2C_EVENT_SLAVE_RECEIVER_ADDRESS_MATCHED
 ((
ut32_t
)0x00020002

	)

443 
	#I2C_EVENT_SLAVE_TRANSMITTER_ADDRESS_MATCHED
 ((
ut32_t
)0x00060082

	)

446 
	#I2C_EVENT_SLAVE_RECEIVER_SECONDADDRESS_MATCHED
 ((
ut32_t
)0x00820000

	)

447 
	#I2C_EVENT_SLAVE_TRANSMITTER_SECONDADDRESS_MATCHED
 ((
ut32_t
)0x00860080

	)

450 
	#I2C_EVENT_SLAVE_GENERALCALLADDRESS_MATCHED
 ((
ut32_t
)0x00120000

	)

481 
	#I2C_EVENT_SLAVE_BYTE_RECEIVED
 ((
ut32_t
)0x00020040

	)

483 
	#I2C_EVENT_SLAVE_STOP_DETECTED
 ((
ut32_t
)0x00000010

	)

487 
	#I2C_EVENT_SLAVE_BYTE_TRANSMITTED
 ((
ut32_t
)0x00060084

	)

488 
	#I2C_EVENT_SLAVE_BYTE_TRANSMITTING
 ((
ut32_t
)0x00060080

	)

490 
	#I2C_EVENT_SLAVE_ACK_FAILURE
 ((
ut32_t
)0x00000400

	)

498 
	#IS_I2C_EVENT
(
EVENT
(((EVENT=
I2C_EVENT_SLAVE_TRANSMITTER_ADDRESS_MATCHED
|| \

	)

499 ((
EVENT
=
I2C_EVENT_SLAVE_RECEIVER_ADDRESS_MATCHED
) || \

500 ((
EVENT
=
I2C_EVENT_SLAVE_TRANSMITTER_SECONDADDRESS_MATCHED
) || \

501 ((
EVENT
=
I2C_EVENT_SLAVE_RECEIVER_SECONDADDRESS_MATCHED
) || \

502 ((
EVENT
=
I2C_EVENT_SLAVE_GENERALCALLADDRESS_MATCHED
) || \

503 ((
EVENT
=
I2C_EVENT_SLAVE_BYTE_RECEIVED
) || \

504 ((
EVENT
=(
I2C_EVENT_SLAVE_BYTE_RECEIVED
 | 
I2C_FLAG_DUALF
)) || \

505 ((
EVENT
=(
I2C_EVENT_SLAVE_BYTE_RECEIVED
 | 
I2C_FLAG_GENCALL
)) || \

506 ((
EVENT
=
I2C_EVENT_SLAVE_BYTE_TRANSMITTED
) || \

507 ((
EVENT
=(
I2C_EVENT_SLAVE_BYTE_TRANSMITTED
 | 
I2C_FLAG_DUALF
)) || \

508 ((
EVENT
=(
I2C_EVENT_SLAVE_BYTE_TRANSMITTED
 | 
I2C_FLAG_GENCALL
)) || \

509 ((
EVENT
=
I2C_EVENT_SLAVE_STOP_DETECTED
) || \

510 ((
EVENT
=
I2C_EVENT_MASTER_MODE_SELECT
) || \

511 ((
EVENT
=
I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED
) || \

512 ((
EVENT
=
I2C_EVENT_MASTER_RECEIVER_MODE_SELECTED
) || \

513 ((
EVENT
=
I2C_EVENT_MASTER_BYTE_RECEIVED
) || \

514 ((
EVENT
=
I2C_EVENT_MASTER_BYTE_TRANSMITTED
) || \

515 ((
EVENT
=
I2C_EVENT_MASTER_BYTE_TRANSMITTING
) || \

516 ((
EVENT
=
I2C_EVENT_MASTER_MODE_ADDRESS10
) || \

517 ((
EVENT
=
I2C_EVENT_SLAVE_ACK_FAILURE
))

526 
	#IS_I2C_OWN_ADDRESS1
(
ADDRESS1
((ADDRESS1<0x3FF)

	)

535 
	#IS_I2C_CLOCK_SPEED
(
SPEED
(((SPEED>0x1&& ((SPEED<400000))

	)

548 
I2C_DeIn
(
I2C_TyDef
* 
I2Cx
);

551 
I2C_In
(
I2C_TyDef
* 
I2Cx
, 
I2C_InTyDef
* 
I2C_InSu
);

552 
I2C_SuIn
(
I2C_InTyDef
* 
I2C_InSu
);

553 
I2C_Cmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

554 
I2C_DigFrCfig
(
I2C_TyDef
* 
I2Cx
, 
ut16_t
 
I2C_DigFr
);

555 
I2C_AlogFrCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

556 
I2C_GeSTART
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

557 
I2C_GeSTOP
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

558 
I2C_Sd7bAddss
(
I2C_TyDef
* 
I2Cx
, 
ut8_t
 
Addss
, ut8_
I2C_Dei
);

559 
I2C_AcknowdgeCfig
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

560 
I2C_OwnAddss2Cfig
(
I2C_TyDef
* 
I2Cx
, 
ut8_t
 
Addss
);

561 
I2C_DuAddssCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

562 
I2C_GClCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

563 
I2C_SoweRetCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

564 
I2C_SchClockCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

565 
I2C_FaModeDutyCyeCfig
(
I2C_TyDef
* 
I2Cx
, 
ut16_t
 
I2C_DutyCye
);

566 
I2C_NACKPosiCfig
(
I2C_TyDef
* 
I2Cx
, 
ut16_t
 
I2C_NACKPosi
);

567 
I2C_SMBusA˹Cfig
(
I2C_TyDef
* 
I2Cx
, 
ut16_t
 
I2C_SMBusA˹
);

568 
I2C_ARPCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

571 
I2C_SdDa
(
I2C_TyDef
* 
I2Cx
, 
ut8_t
 
Da
);

572 
ut8_t
 
I2C_ReiveDa
(
I2C_TyDef
* 
I2Cx
);

575 
I2C_TnsmPEC
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

576 
I2C_PECPosiCfig
(
I2C_TyDef
* 
I2Cx
, 
ut16_t
 
I2C_PECPosi
);

577 
I2C_CcuϋPEC
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

578 
ut8_t
 
I2C_GPEC
(
I2C_TyDef
* 
I2Cx
);

581 
I2C_DMACmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

582 
I2C_DMALaTnsrCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

585 
ut16_t
 
I2C_RdRegi
(
I2C_TyDef
* 
I2Cx
, 
ut8_t
 
I2C_Regi
);

586 
I2C_ITCfig
(
I2C_TyDef
* 
I2Cx
, 
ut16_t
 
I2C_IT
, 
FuniڮS
 
NewS
);

678 
EStus
 
I2C_CheckEvt
(
I2C_TyDef
* 
I2Cx
, 
ut32_t
 
I2C_EVENT
);

684 
ut32_t
 
I2C_GLaEvt
(
I2C_TyDef
* 
I2Cx
);

690 
FgStus
 
I2C_GFgStus
(
I2C_TyDef
* 
I2Cx
, 
ut32_t
 
I2C_FLAG
);

693 
I2C_CˬFg
(
I2C_TyDef
* 
I2Cx
, 
ut32_t
 
I2C_FLAG
);

694 
ITStus
 
I2C_GITStus
(
I2C_TyDef
* 
I2Cx
, 
ut32_t
 
I2C_IT
);

695 
I2C_CˬITPdgB
(
I2C_TyDef
* 
I2Cx
, 
ut32_t
 
I2C_IT
);

697 #ifde
__lulus


	@inc/spl/stm32f4xx_iwdg.h

30 #ide
__STM32F4xx_IWDG_H


31 
	#__STM32F4xx_IWDG_H


	)

33 #ifde
__lulus


38 
	~"m32f4xx.h
"

58 
	#IWDG_WreAcss_Eb
 ((
ut16_t
)0x5555)

	)

59 
	#IWDG_WreAcss_Dib
 ((
ut16_t
)0x0000)

	)

60 
	#IS_IWDG_WRITE_ACCESS
(
ACCESS
(((ACCESS=
IWDG_WreAcss_Eb
|| \

	)

61 ((
ACCESS
=
IWDG_WreAcss_Dib
))

69 
	#IWDG_Psr_4
 ((
ut8_t
)0x00)

	)

70 
	#IWDG_Psr_8
 ((
ut8_t
)0x01)

	)

71 
	#IWDG_Psr_16
 ((
ut8_t
)0x02)

	)

72 
	#IWDG_Psr_32
 ((
ut8_t
)0x03)

	)

73 
	#IWDG_Psr_64
 ((
ut8_t
)0x04)

	)

74 
	#IWDG_Psr_128
 ((
ut8_t
)0x05)

	)

75 
	#IWDG_Psr_256
 ((
ut8_t
)0x06)

	)

76 
	#IS_IWDG_PRESCALER
(
PRESCALER
(((PRESCALER=
IWDG_Psr_4
|| \

	)

77 ((
PRESCALER
=
IWDG_Psr_8
) || \

78 ((
PRESCALER
=
IWDG_Psr_16
) || \

79 ((
PRESCALER
=
IWDG_Psr_32
) || \

80 ((
PRESCALER
=
IWDG_Psr_64
) || \

81 ((
PRESCALER
=
IWDG_Psr_128
)|| \

82 ((
PRESCALER
=
IWDG_Psr_256
))

90 
	#IWDG_FLAG_PVU
 ((
ut16_t
)0x0001)

	)

91 
	#IWDG_FLAG_RVU
 ((
ut16_t
)0x0002)

	)

92 
	#IS_IWDG_FLAG
(
FLAG
(((FLAG=
IWDG_FLAG_PVU
|| ((FLAG=
IWDG_FLAG_RVU
))

	)

93 
	#IS_IWDG_RELOAD
(
RELOAD
((RELOAD<0xFFF)

	)

106 
IWDG_WreAcssCmd
(
ut16_t
 
IWDG_WreAcss
);

107 
IWDG_SPsr
(
ut8_t
 
IWDG_Psr
);

108 
IWDG_SRd
(
ut16_t
 
Rd
);

109 
IWDG_RdCou
();

112 
IWDG_Eb
();

115 
FgStus
 
IWDG_GFgStus
(
ut16_t
 
IWDG_FLAG
);

117 #ifde
__lulus


	@inc/spl/stm32f4xx_ltdc.h

30 #ide
__STM32F4xx_LTDC_H


31 
	#__STM32F4xx_LTDC_H


	)

33 #ifde
__lulus


38 
	~"m32f4xx.h
"

56 
ut32_t
 
LTDC_HSPެy
;

59 
ut32_t
 
LTDC_VSPެy
;

62 
ut32_t
 
LTDC_DEPެy
;

65 
ut32_t
 
LTDC_PCPެy
;

68 
ut32_t
 
LTDC_HizڏlSync
;

71 
ut32_t
 
LTDC_VtilSync
;

74 
ut32_t
 
LTDC_AccumuϋdHBP
;

77 
ut32_t
 
LTDC_AccumuϋdVBP
;

80 
ut32_t
 
LTDC_AccumuϋdAiveW
;

83 
ut32_t
 
LTDC_AccumuϋdAiveH
;

86 
ut32_t
 
LTDC_TٮWidth
;

89 
ut32_t
 
LTDC_TٮHeigh
;

92 
ut32_t
 
LTDC_BackgroundRedVue
;

95 
ut32_t
 
LTDC_BackgroundGVue
;

98 
ut32_t
 
LTDC_BackgroundBlueVue
;

100 } 
	tLTDC_InTyDef
;

108 
ut32_t
 
LTDC_HizڏlS
;

111 
ut32_t
 
LTDC_HizڏlSt
;

114 
ut32_t
 
LTDC_VtilS
;

117 
ut32_t
 
LTDC_VtilSt
;

120 
ut32_t
 
LTDC_PixFm
;

123 
ut32_t
 
LTDC_CڡtAha
;

126 
ut32_t
 
LTDC_DeuCBlue
;

129 
ut32_t
 
LTDC_DeuCG
;

132 
ut32_t
 
LTDC_DeuCRed
;

135 
ut32_t
 
LTDC_DeuCAha
;

138 
ut32_t
 
LTDC_BndgFa_1
;

141 
ut32_t
 
LTDC_BndgFa_2
;

144 
ut32_t
 
LTDC_CFBSAdss
;

146 
ut32_t
 
LTDC_CFBLeLgth
;

149 
ut32_t
 
LTDC_CFBPch
;

152 
ut32_t
 
LTDC_CFBLeNumb
;

154 } 
	tLTDC_Lay_InTyDef
;

162 
ut32_t
 
LTDC_POSX
;

163 
ut32_t
 
LTDC_POSY
;

164 } 
	tLTDC_PosTyDef
;

168 
ut32_t
 
LTDC_BlueWidth
;

169 
ut32_t
 
LTDC_GWidth
;

170 
ut32_t
 
LTDC_RedWidth
;

171 } 
	tLTDC_RGBTyDef
;

175 
ut32_t
 
LTDC_CKeyBlue
;

178 
ut32_t
 
LTDC_CKeyG
;

181 
ut32_t
 
LTDC_CKeyRed
;

183 } 
	tLTDC_CKeyg_InTyDef
;

187 
ut32_t
 
LTDC_CLUTAdss
;

190 
ut32_t
 
LTDC_BlueVue
;

193 
ut32_t
 
LTDC_GVue
;

196 
ut32_t
 
LTDC_RedVue
;

198 } 
	tLTDC_CLUT_InTyDef
;

210 
	#LTDC_HizڏlSYNC
 ((
ut32_t
)0x00000FFF)

	)

211 
	#LTDC_VtilSYNC
 ((
ut32_t
)0x000007FF)

	)

213 
	#IS_LTDC_HSYNC
(
HSYNC
((HSYNC<
LTDC_HizڏlSYNC
)

	)

214 
	#IS_LTDC_VSYNC
(
VSYNC
((VSYNC<
LTDC_VtilSYNC
)

	)

215 
	#IS_LTDC_AHBP
(
AHBP
((AHBP<
LTDC_HizڏlSYNC
)

	)

216 
	#IS_LTDC_AVBP
(
AVBP
((AVBP<
LTDC_VtilSYNC
)

	)

217 
	#IS_LTDC_AAW
(
AAW
((AAW<
LTDC_HizڏlSYNC
)

	)

218 
	#IS_LTDC_AAH
(
AAH
((AAH<
LTDC_VtilSYNC
)

	)

219 
	#IS_LTDC_TOTALW
(
TOTALW
((TOTALW<
LTDC_HizڏlSYNC
)

	)

220 
	#IS_LTDC_TOTALH
(
TOTALH
((TOTALH<
LTDC_VtilSYNC
)

	)

229 
	#LTDC_HSPެy_AL
 ((
ut32_t
)0x00000000

	)

230 
	#LTDC_HSPެy_AH
 
LTDC_GCR_HSPOL


	)

232 
	#IS_LTDC_HSPOL
(
HSPOL
(((HSPOL=
LTDC_HSPެy_AL
|| \

	)

233 ((
HSPOL
=
LTDC_HSPެy_AH
))

242 
	#LTDC_VSPެy_AL
 ((
ut32_t
)0x00000000

	)

243 
	#LTDC_VSPެy_AH
 
LTDC_GCR_VSPOL


	)

245 
	#IS_LTDC_VSPOL
(
VSPOL
(((VSPOL=
LTDC_VSPެy_AL
|| \

	)

246 ((
VSPOL
=
LTDC_VSPެy_AH
))

255 
	#LTDC_DEPެy_AL
 ((
ut32_t
)0x00000000

	)

256 
	#LTDC_DEPެy_AH
 
LTDC_GCR_DEPOL


	)

258 
	#IS_LTDC_DEPOL
(
DEPOL
(((DEPOL=
LTDC_VSPެy_AL
|| \

	)

259 ((
DEPOL
=
LTDC_DEPެy_AH
))

268 
	#LTDC_PCPެy_IPC
 ((
ut32_t
)0x00000000

	)

269 
	#LTDC_PCPެy_IIPC
 
LTDC_GCR_PCPOL


	)

271 
	#IS_LTDC_PCPOL
(
PCPOL
(((PCPOL=
LTDC_PCPެy_IPC
|| \

	)

272 ((
PCPOL
=
LTDC_PCPެy_IIPC
))

281 
	#LTDC_IMRd
 
LTDC_SRCR_IMR


	)

282 
	#LTDC_VBRd
 
LTDC_SRCR_VBR


	)

284 
	#IS_LTDC_RELOAD
(
RELOAD
(((RELOAD=
LTDC_IMRd
|| \

	)

285 ((
RELOAD
=
LTDC_VBRd
))

295 
	#LTDC_Back_C
 ((
ut32_t
)0x000000FF)

	)

297 
	#IS_LTDC_BackBlueVue
(
BBLUE
((BBLUE<
LTDC_Back_C
)

	)

298 
	#IS_LTDC_BackGVue
(
BGREEN
((BGREEN<
LTDC_Back_C
)

	)

299 
	#IS_LTDC_BackRedVue
(
BRED
((BRED<
LTDC_Back_C
)

	)

309 
	#LTDC_POS_CY
 
LTDC_CPSR_CYPOS


	)

310 
	#LTDC_POS_CX
 
LTDC_CPSR_CXPOS


	)

312 
	#IS_LTDC_GET_POS
(
POS
(((POS<
LTDC_POS_CY
))

	)

323 
	#IS_LTDC_LIPOS
(
LIPOS
((LIPOS<0x7FF)

	)

333 
	#LTDC_CD_VDES
 
LTDC_CDSR_VDES


	)

334 
	#LTDC_CD_HDES
 
LTDC_CDSR_HDES


	)

335 
	#LTDC_CD_VSYNC
 
LTDC_CDSR_VSYNCS


	)

336 
	#LTDC_CD_HSYNC
 
LTDC_CDSR_HSYNCS


	)

339 
	#IS_LTDC_GET_CD
(
CD
(((CD=
LTDC_CD_VDES
|| ((CD=
LTDC_CD_HDES
|| \

	)

340 ((
CD
=
LTDC_CD_VSYNC
|| ((CD=
LTDC_CD_HSYNC
))

351 
	#LTDC_IT_LI
 
LTDC_IER_LIE


	)

352 
	#LTDC_IT_FU
 
LTDC_IER_FUIE


	)

353 
	#LTDC_IT_TERR
 
LTDC_IER_TERRIE


	)

354 
	#LTDC_IT_RR
 
LTDC_IER_RRIE


	)

356 
	#IS_LTDC_IT
(
IT
((((IT& (
ut32_t
)0xFFFFFFF0=0x00&& ((IT!0x00))

	)

366 
	#LTDC_FLAG_LI
 
LTDC_ISR_LIF


	)

367 
	#LTDC_FLAG_FU
 
LTDC_ISR_FUIF


	)

368 
	#LTDC_FLAG_TERR
 
LTDC_ISR_TERRIF


	)

369 
	#LTDC_FLAG_RR
 
LTDC_ISR_RRIF


	)

372 
	#IS_LTDC_FLAG
(
FLAG
(((FLAG=
LTDC_FLAG_LI
|| ((FLAG=
LTDC_FLAG_FU
|| \

	)

373 ((
FLAG
=
LTDC_FLAG_TERR
|| ((FLAG=
LTDC_FLAG_RR
))

382 
	#LTDC_Pixfm_ARGB8888
 ((
ut32_t
)0x00000000)

	)

383 
	#LTDC_Pixfm_RGB888
 ((
ut32_t
)0x00000001)

	)

384 
	#LTDC_Pixfm_RGB565
 ((
ut32_t
)0x00000002)

	)

385 
	#LTDC_Pixfm_ARGB1555
 ((
ut32_t
)0x00000003)

	)

386 
	#LTDC_Pixfm_ARGB4444
 ((
ut32_t
)0x00000004)

	)

387 
	#LTDC_Pixfm_L8
 ((
ut32_t
)0x00000005)

	)

388 
	#LTDC_Pixfm_AL44
 ((
ut32_t
)0x00000006)

	)

389 
	#LTDC_Pixfm_AL88
 ((
ut32_t
)0x00000007)

	)

391 
	#IS_LTDC_Pixfm
(
Pixfm
(((Pixfm=
LTDC_Pixfm_ARGB8888
|| ((Pixfm=
LTDC_Pixfm_RGB888
|| \

	)

392 ((
Pixfm
=
LTDC_Pixfm_RGB565
|| ((Pixfm=
LTDC_Pixfm_ARGB1555
) || \

393 ((
Pixfm
=
LTDC_Pixfm_ARGB4444
|| ((Pixfm=
LTDC_Pixfm_L8
) || \

394 ((
Pixfm
=
LTDC_Pixfm_AL44
|| ((Pixfm=
LTDC_Pixfm_AL88
))

404 
	#LTDC_BndgFa1_CA
 ((
ut32_t
)0x00000400)

	)

405 
	#LTDC_BndgFa1_PAxCA
 ((
ut32_t
)0x00000600)

	)

407 
	#IS_LTDC_BndgFa1
(
BndgFa1
(((BndgFa1=
LTDC_BndgFa1_CA
|| ((BndgFa1=
LTDC_BndgFa1_PAxCA
))

	)

417 
	#LTDC_BndgFa2_CA
 ((
ut32_t
)0x00000005)

	)

418 
	#LTDC_BndgFa2_PAxCA
 ((
ut32_t
)0x00000007)

	)

420 
	#IS_LTDC_BndgFa2
(
BndgFa2
(((BndgFa2=
LTDC_BndgFa2_CA
|| ((BndgFa2=
LTDC_BndgFa2_PAxCA
))

	)

432 
	#LTDC_STOPPosi
 ((
ut32_t
)0x0000FFFF)

	)

433 
	#LTDC_STARTPosi
 ((
ut32_t
)0x00000FFF)

	)

435 
	#LTDC_DeuCCfig
 ((
ut32_t
)0x000000FF)

	)

436 
	#LTDC_CFmeBufr
 ((
ut32_t
)0x00001FFF)

	)

437 
	#LTDC_LeNumb
 ((
ut32_t
)0x000007FF)

	)

439 
	#IS_LTDC_HCONFIGST
(
HCONFIGST
((HCONFIGST<
LTDC_STARTPosi
)

	)

440 
	#IS_LTDC_HCONFIGSP
(
HCONFIGSP
((HCONFIGSP<
LTDC_STOPPosi
)

	)

441 
	#IS_LTDC_VCONFIGST
(
VCONFIGST
((VCONFIGST<
LTDC_STARTPosi
)

	)

442 
	#IS_LTDC_VCONFIGSP
(
VCONFIGSP
((VCONFIGSP<
LTDC_STOPPosi
)

	)

444 
	#IS_LTDC_DEFAULTCOLOR
(
DEFAULTCOLOR
((DEFAULTCOLOR<
LTDC_DeuCCfig
)

	)

446 
	#IS_LTDC_CFBP
(
CFBP
((CFBP<
LTDC_CFmeBufr
)

	)

447 
	#IS_LTDC_CFBLL
(
CFBLL
((CFBLL<
LTDC_CFmeBufr
)

	)

449 
	#IS_LTDC_CFBLNBR
(
CFBLNBR
((CFBLNBR<
LTDC_LeNumb
)

	)

461 
	#LTDC_ckeygCfig
 ((
ut32_t
)0x000000FF)

	)

463 
	#IS_LTDC_CKEYING
(
CKEYING
((CKEYING<
LTDC_ckeygCfig
)

	)

474 
	#LTDC_CLUTWR
 ((
ut32_t
)0x000000FF)

	)

476 
	#IS_LTDC_CLUTWR
(
CLUTWR
((CLUTWR<
LTDC_CLUTWR
)

	)

482 
LTDC_DeIn
();

485 
LTDC_In
(
LTDC_InTyDef
* 
LTDC_InSu
);

486 
LTDC_SuIn
(
LTDC_InTyDef
* 
LTDC_InSu
);

487 
LTDC_Cmd
(
FuniڮS
 
NewS
);

488 
LTDC_DhCmd
(
FuniڮS
 
NewS
);

489 
LTDC_RGBTyDef
 
LTDC_GRGBWidth
();

490 
LTDC_RGBSuIn
(
LTDC_RGBTyDef
* 
LTDC_RGB_InSu
);

491 
LTDC_LIPCfig
(
ut32_t
 
LTDC_LIPosiCfig
);

492 
LTDC_RdCfig
(
ut32_t
 
LTDC_Rd
);

493 
LTDC_LayIn
(
LTDC_Lay_TyDef
* 
LTDC_Layx
, 
LTDC_Lay_InTyDef
* 
LTDC_Lay_InSu
);

494 
LTDC_LaySuIn
(
LTDC_Lay_InTyDef
 * 
LTDC_Lay_InSu
);

495 
LTDC_LayCmd
(
LTDC_Lay_TyDef
* 
LTDC_Layx
, 
FuniڮS
 
NewS
);

496 
LTDC_PosTyDef
 
LTDC_GPosStus
();

497 
LTDC_PosSuIn
(
LTDC_PosTyDef
* 
LTDC_Pos_InSu
);

498 
FgStus
 
LTDC_GCDStus
(
ut32_t
 
LTDC_CD
);

499 
LTDC_CKeygCfig
(
LTDC_Lay_TyDef
* 
LTDC_Layx
, 
LTDC_CKeyg_InTyDef
* 
LTDC_ckeyg_InSu
, 
FuniڮS
 
NewS
);

500 
LTDC_CKeygSuIn
(
LTDC_CKeyg_InTyDef
* 
LTDC_ckeyg_InSu
);

501 
LTDC_CLUTCmd
(
LTDC_Lay_TyDef
* 
LTDC_Layx
, 
FuniڮS
 
NewS
);

502 
LTDC_CLUTIn
(
LTDC_Lay_TyDef
* 
LTDC_Layx
, 
LTDC_CLUT_InTyDef
* 
LTDC_CLUT_InSu
);

503 
LTDC_CLUTSuIn
(
LTDC_CLUT_InTyDef
* 
LTDC_CLUT_InSu
);

504 
LTDC_LayPosi
(
LTDC_Lay_TyDef
* 
LTDC_Layx
, 
ut16_t
 
OfftX
, ut16_
OfftY
);

505 
LTDC_LayAha
(
LTDC_Lay_TyDef
* 
LTDC_Layx
, 
ut8_t
 
CڡtAha
);

506 
LTDC_LayAddss
(
LTDC_Lay_TyDef
* 
LTDC_Layx
, 
ut32_t
 
Addss
);

507 
LTDC_LaySize
(
LTDC_Lay_TyDef
* 
LTDC_Layx
, 
ut32_t
 
Width
, ut32_
Height
);

508 
LTDC_LayPixFm
(
LTDC_Lay_TyDef
* 
LTDC_Layx
, 
ut32_t
 
PixFm
);

511 
LTDC_ITCfig
(
ut32_t
 
LTDC_IT
, 
FuniڮS
 
NewS
);

512 
FgStus
 
LTDC_GFgStus
(
ut32_t
 
LTDC_FLAG
);

513 
LTDC_CˬFg
(
ut32_t
 
LTDC_FLAG
);

514 
ITStus
 
LTDC_GITStus
(
ut32_t
 
LTDC_IT
);

515 
LTDC_CˬITPdgB
(
ut32_t
 
LTDC_IT
);

517 #ifde
__lulus


	@inc/spl/stm32f4xx_pwr.h

30 #ide
__STM32F4xx_PWR_H


31 
	#__STM32F4xx_PWR_H


	)

33 #ifde
__lulus


38 
	~"m32f4xx.h
"

58 
	#PWR_PVDLev_0
 
PWR_CR_PLS_LEV0


	)

59 
	#PWR_PVDLev_1
 
PWR_CR_PLS_LEV1


	)

60 
	#PWR_PVDLev_2
 
PWR_CR_PLS_LEV2


	)

61 
	#PWR_PVDLev_3
 
PWR_CR_PLS_LEV3


	)

62 
	#PWR_PVDLev_4
 
PWR_CR_PLS_LEV4


	)

63 
	#PWR_PVDLev_5
 
PWR_CR_PLS_LEV5


	)

64 
	#PWR_PVDLev_6
 
PWR_CR_PLS_LEV6


	)

65 
	#PWR_PVDLev_7
 
PWR_CR_PLS_LEV7


	)

67 
	#IS_PWR_PVD_LEVEL
(
LEVEL
(((LEVEL=
PWR_PVDLev_0
|| ((LEVEL=
PWR_PVDLev_1
)|| \

	)

68 ((
LEVEL
=
PWR_PVDLev_2
|| ((LEVEL=
PWR_PVDLev_3
)|| \

69 ((
LEVEL
=
PWR_PVDLev_4
|| ((LEVEL=
PWR_PVDLev_5
)|| \

70 ((
LEVEL
=
PWR_PVDLev_6
|| ((LEVEL=
PWR_PVDLev_7
))

79 
	#PWR_MaRegut_ON
 ((
ut32_t
)0x00000000)

	)

80 
	#PWR_LowPowRegut_ON
 
PWR_CR_LPDS


	)

83 
	#PWR_Regut_ON
 
PWR_MaRegut_ON


	)

84 
	#PWR_Regut_LowPow
 
PWR_LowPowRegut_ON


	)

86 
	#IS_PWR_REGULATOR
(
REGULATOR
(((REGULATOR=
PWR_MaRegut_ON
|| \

	)

87 ((
REGULATOR
=
PWR_LowPowRegut_ON
))

96 
	#PWR_MaRegut_UndDrive_ON
 
PWR_CR_MRUDS


	)

97 
	#PWR_LowPowRegut_UndDrive_ON
 ((
ut32_t
)(
PWR_CR_LPDS
 | 
PWR_CR_LPUDS
))

	)

99 
	#IS_PWR_REGULATOR_UNDERDRIVE
(
REGULATOR
(((REGULATOR=
PWR_MaRegut_UndDrive_ON
|| \

	)

100 ((
REGULATOR
=
PWR_LowPowRegut_UndDrive_ON
))

109 
	#PWR_STOPEry_WFI
 ((
ut8_t
)0x01)

	)

110 
	#PWR_STOPEry_WFE
 ((
ut8_t
)0x02)

	)

111 
	#IS_PWR_STOP_ENTRY
(
ENTRY
(((ENTRY=
PWR_STOPEry_WFI
|| ((ENTRY=
PWR_STOPEry_WFE
))

	)

119 
	#PWR_Regut_Vޏge_S1
 ((
ut32_t
)0x0000C000)

	)

120 
	#PWR_Regut_Vޏge_S2
 ((
ut32_t
)0x00008000)

	)

121 
	#PWR_Regut_Vޏge_S3
 ((
ut32_t
)0x00004000)

	)

122 
	#IS_PWR_REGULATOR_VOLTAGE
(
VOLTAGE
(((VOLTAGE=
PWR_Regut_Vޏge_S1
|| \

	)

123 ((
VOLTAGE
=
PWR_Regut_Vޏge_S2
) || \

124 ((
VOLTAGE
=
PWR_Regut_Vޏge_S3
))

132 
	#PWR_FLAG_WU
 
PWR_CSR_WUF


	)

133 
	#PWR_FLAG_SB
 
PWR_CSR_SBF


	)

134 
	#PWR_FLAG_PVDO
 
PWR_CSR_PVDO


	)

135 
	#PWR_FLAG_BRR
 
PWR_CSR_BRR


	)

136 
	#PWR_FLAG_VOSRDY
 
PWR_CSR_VOSRDY


	)

137 
	#PWR_FLAG_ODRDY
 
PWR_CSR_ODRDY


	)

138 
	#PWR_FLAG_ODSWRDY
 
PWR_CSR_ODSWRDY


	)

139 
	#PWR_FLAG_UDRDY
 
PWR_CSR_UDSWRDY


	)

142 
	#PWR_FLAG_REGRDY
 
PWR_FLAG_VOSRDY


	)

144 
	#IS_PWR_GET_FLAG
(
FLAG
(((FLAG=
PWR_FLAG_WU
|| ((FLAG=
PWR_FLAG_SB
|| \

	)

145 ((
FLAG
=
PWR_FLAG_PVDO
|| ((FLAG=
PWR_FLAG_BRR
) || \

146 ((
FLAG
=
PWR_FLAG_VOSRDY
|| ((FLAG=
PWR_FLAG_ODRDY
) || \

147 ((
FLAG
=
PWR_FLAG_ODSWRDY
|| ((FLAG=
PWR_FLAG_UDRDY
))

150 
	#IS_PWR_CLEAR_FLAG
(
FLAG
(((FLAG=
PWR_FLAG_WU
|| ((FLAG=
PWR_FLAG_SB
|| \

	)

151 ((
FLAG
=
PWR_FLAG_UDRDY
))

165 
PWR_DeIn
();

168 
PWR_BackupAcssCmd
(
FuniڮS
 
NewS
);

171 
PWR_PVDLevCfig
(
ut32_t
 
PWR_PVDLev
);

172 
PWR_PVDCmd
(
FuniڮS
 
NewS
);

175 
PWR_WakeUpPCmd
(
FuniڮS
 
NewS
);

178 
PWR_BackupRegutCmd
(
FuniڮS
 
NewS
);

179 
PWR_MaRegutModeCfig
(
ut32_t
 
PWR_Regut_Vޏge
);

180 
PWR_OvDriveCmd
(
FuniڮS
 
NewS
);

181 
PWR_OvDriveSWCmd
(
FuniڮS
 
NewS
);

182 
PWR_UndDriveCmd
(
FuniڮS
 
NewS
);

183 
PWR_MaRegutLowVޏgeCmd
(
FuniڮS
 
NewS
);

184 
PWR_LowRegutLowVޏgeCmd
(
FuniڮS
 
NewS
);

187 
PWR_FshPowDownCmd
(
FuniڮS
 
NewS
);

190 
PWR_ESTOPMode
(
ut32_t
 
PWR_Regut
, 
ut8_t
 
PWR_STOPEry
);

191 
PWR_EUndDriveSTOPMode
(
ut32_t
 
PWR_Regut
, 
ut8_t
 
PWR_STOPEry
);

192 
PWR_ESTANDBYMode
();

195 
FgStus
 
PWR_GFgStus
(
ut32_t
 
PWR_FLAG
);

196 
PWR_CˬFg
(
ut32_t
 
PWR_FLAG
);

198 #ifde
__lulus


	@inc/spl/stm32f4xx_rcc.h

29 #ide
__STM32F4xx_RCC_H


30 
	#__STM32F4xx_RCC_H


	)

32 #ifde
__lulus


37 
	~"m32f4xx.h
"

50 
ut32_t
 
SYSCLK_Fqucy
;

51 
ut32_t
 
HCLK_Fqucy
;

52 
ut32_t
 
PCLK1_Fqucy
;

53 
ut32_t
 
PCLK2_Fqucy
;

54 }
	tRCC_ClocksTyDef
;

65 
	#RCC_HSE_OFF
 ((
ut8_t
)0x00)

	)

66 
	#RCC_HSE_ON
 ((
ut8_t
)0x01)

	)

67 
	#RCC_HSE_Byss
 ((
ut8_t
)0x05)

	)

68 
	#IS_RCC_HSE
(
HSE
(((HSE=
RCC_HSE_OFF
|| ((HSE=
RCC_HSE_ON
|| \

	)

69 ((
HSE
=
RCC_HSE_Byss
))

77 
	#RCC_LSE_LOWPOWER_MODE
 ((
ut8_t
)0x00)

	)

78 
	#RCC_LSE_HIGHDRIVE_MODE
 ((
ut8_t
)0x01)

	)

79 
	#IS_RCC_LSE_MODE
(
MODE
(((MODE=
RCC_LSE_LOWPOWER_MODE
|| \

	)

80 ((
MODE
=
RCC_LSE_HIGHDRIVE_MODE
))

88 
	#RCC_PLLSour_HSI
 ((
ut32_t
)0x00000000)

	)

89 
	#RCC_PLLSour_HSE
 ((
ut32_t
)0x00400000)

	)

90 
	#IS_RCC_PLL_SOURCE
(
SOURCE
(((SOURCE=
RCC_PLLSour_HSI
|| \

	)

91 ((
SOURCE
=
RCC_PLLSour_HSE
))

92 
	#IS_RCC_PLLM_VALUE
(
VALUE
((VALUE<63)

	)

93 
	#IS_RCC_PLLN_VALUE
(
VALUE
((192 <(VALUE)&& ((VALUE<432))

	)

94 
	#IS_RCC_PLLP_VALUE
(
VALUE
(((VALUE=2|| ((VALUE=4|| ((VALUE=6|| ((VALUE=8))

	)

95 
	#IS_RCC_PLLQ_VALUE
(
VALUE
((4 <(VALUE)&& ((VALUE<15))

	)

97 
	#IS_RCC_PLLI2SN_VALUE
(
VALUE
((192 <(VALUE)&& ((VALUE<432))

	)

98 
	#IS_RCC_PLLI2SR_VALUE
(
VALUE
((2 <(VALUE)&& ((VALUE<7))

	)

99 
	#IS_RCC_PLLI2SM_VALUE
(
VALUE
((VALUE<63)

	)

101 
	#IS_RCC_PLLI2SQ_VALUE
(
VALUE
((2 <(VALUE)&& ((VALUE<15))

	)

102 
	#IS_RCC_PLLSAIN_VALUE
(
VALUE
((192 <(VALUE)&& ((VALUE<432))

	)

103 
	#IS_RCC_PLLSAIQ_VALUE
(
VALUE
((2 <(VALUE)&& ((VALUE<15))

	)

104 
	#IS_RCC_PLLSAIR_VALUE
(
VALUE
((2 <(VALUE)&& ((VALUE<7))

	)

106 
	#IS_RCC_PLLSAI_DIVQ_VALUE
(
VALUE
((1 <(VALUE)&& ((VALUE<32))

	)

107 
	#IS_RCC_PLLI2S_DIVQ_VALUE
(
VALUE
((1 <(VALUE)&& ((VALUE<32))

	)

109 
	#RCC_PLLSAIDivR_Div2
 ((
ut32_t
)0x00000000)

	)

110 
	#RCC_PLLSAIDivR_Div4
 ((
ut32_t
)0x00010000)

	)

111 
	#RCC_PLLSAIDivR_Div8
 ((
ut32_t
)0x00020000)

	)

112 
	#RCC_PLLSAIDivR_Div16
 ((
ut32_t
)0x00030000)

	)

113 
	#IS_RCC_PLLSAI_DIVR_VALUE
(
VALUE
(((VALUE=
RCC_PLLSAIDivR_Div2
||\

	)

114 ((
VALUE
=
RCC_PLLSAIDivR_Div4
) ||\

115 ((
VALUE
=
RCC_PLLSAIDivR_Div8
) ||\

116 ((
VALUE
=
RCC_PLLSAIDivR_Div16
))

125 
	#RCC_SYSCLKSour_HSI
 ((
ut32_t
)0x00000000)

	)

126 
	#RCC_SYSCLKSour_HSE
 ((
ut32_t
)0x00000001)

	)

127 
	#RCC_SYSCLKSour_PLLCLK
 ((
ut32_t
)0x00000002)

	)

128 
	#IS_RCC_SYSCLK_SOURCE
(
SOURCE
(((SOURCE=
RCC_SYSCLKSour_HSI
|| \

	)

129 ((
SOURCE
=
RCC_SYSCLKSour_HSE
) || \

130 ((
SOURCE
=
RCC_SYSCLKSour_PLLCLK
))

138 
	#RCC_SYSCLK_Div1
 ((
ut32_t
)0x00000000)

	)

139 
	#RCC_SYSCLK_Div2
 ((
ut32_t
)0x00000080)

	)

140 
	#RCC_SYSCLK_Div4
 ((
ut32_t
)0x00000090)

	)

141 
	#RCC_SYSCLK_Div8
 ((
ut32_t
)0x000000A0)

	)

142 
	#RCC_SYSCLK_Div16
 ((
ut32_t
)0x000000B0)

	)

143 
	#RCC_SYSCLK_Div64
 ((
ut32_t
)0x000000C0)

	)

144 
	#RCC_SYSCLK_Div128
 ((
ut32_t
)0x000000D0)

	)

145 
	#RCC_SYSCLK_Div256
 ((
ut32_t
)0x000000E0)

	)

146 
	#RCC_SYSCLK_Div512
 ((
ut32_t
)0x000000F0)

	)

147 
	#IS_RCC_HCLK
(
HCLK
(((HCLK=
RCC_SYSCLK_Div1
|| ((HCLK=
RCC_SYSCLK_Div2
|| \

	)

148 ((
HCLK
=
RCC_SYSCLK_Div4
|| ((HCLK=
RCC_SYSCLK_Div8
) || \

149 ((
HCLK
=
RCC_SYSCLK_Div16
|| ((HCLK=
RCC_SYSCLK_Div64
) || \

150 ((
HCLK
=
RCC_SYSCLK_Div128
|| ((HCLK=
RCC_SYSCLK_Div256
) || \

151 ((
HCLK
=
RCC_SYSCLK_Div512
))

159 
	#RCC_HCLK_Div1
 ((
ut32_t
)0x00000000)

	)

160 
	#RCC_HCLK_Div2
 ((
ut32_t
)0x00001000)

	)

161 
	#RCC_HCLK_Div4
 ((
ut32_t
)0x00001400)

	)

162 
	#RCC_HCLK_Div8
 ((
ut32_t
)0x00001800)

	)

163 
	#RCC_HCLK_Div16
 ((
ut32_t
)0x00001C00)

	)

164 
	#IS_RCC_PCLK
(
PCLK
(((PCLK=
RCC_HCLK_Div1
|| ((PCLK=
RCC_HCLK_Div2
|| \

	)

165 ((
PCLK
=
RCC_HCLK_Div4
|| ((PCLK=
RCC_HCLK_Div8
) || \

166 ((
PCLK
=
RCC_HCLK_Div16
))

174 
	#RCC_IT_LSIRDY
 ((
ut8_t
)0x01)

	)

175 
	#RCC_IT_LSERDY
 ((
ut8_t
)0x02)

	)

176 
	#RCC_IT_HSIRDY
 ((
ut8_t
)0x04)

	)

177 
	#RCC_IT_HSERDY
 ((
ut8_t
)0x08)

	)

178 
	#RCC_IT_PLLRDY
 ((
ut8_t
)0x10)

	)

179 
	#RCC_IT_PLLI2SRDY
 ((
ut8_t
)0x20)

	)

180 
	#RCC_IT_PLLSAIRDY
 ((
ut8_t
)0x40)

	)

181 
	#RCC_IT_CSS
 ((
ut8_t
)0x80)

	)

183 
	#IS_RCC_IT
(
IT
((((IT& (
ut8_t
)0x80=0x00&& ((IT!0x00))

	)

184 
	#IS_RCC_GET_IT
(
IT
(((IT=
RCC_IT_LSIRDY
|| ((IT=
RCC_IT_LSERDY
|| \

	)

185 ((
IT
=
RCC_IT_HSIRDY
|| ((IT=
RCC_IT_HSERDY
) || \

186 ((
IT
=
RCC_IT_PLLRDY
|| ((IT=
RCC_IT_CSS
) || \

187 ((
IT
=
RCC_IT_PLLSAIRDY
|| ((IT=
RCC_IT_PLLI2SRDY
))

188 
	#IS_RCC_CLEAR_IT
(
IT
)((IT!0x00)

	)

197 
	#RCC_LSE_OFF
 ((
ut8_t
)0x00)

	)

198 
	#RCC_LSE_ON
 ((
ut8_t
)0x01)

	)

199 
	#RCC_LSE_Byss
 ((
ut8_t
)0x04)

	)

200 
	#IS_RCC_LSE
(
LSE
(((LSE=
RCC_LSE_OFF
|| ((LSE=
RCC_LSE_ON
|| \

	)

201 ((
LSE
=
RCC_LSE_Byss
))

209 
	#RCC_RTCCLKSour_LSE
 ((
ut32_t
)0x00000100)

	)

210 
	#RCC_RTCCLKSour_LSI
 ((
ut32_t
)0x00000200)

	)

211 
	#RCC_RTCCLKSour_HSE_Div2
 ((
ut32_t
)0x00020300)

	)

212 
	#RCC_RTCCLKSour_HSE_Div3
 ((
ut32_t
)0x00030300)

	)

213 
	#RCC_RTCCLKSour_HSE_Div4
 ((
ut32_t
)0x00040300)

	)

214 
	#RCC_RTCCLKSour_HSE_Div5
 ((
ut32_t
)0x00050300)

	)

215 
	#RCC_RTCCLKSour_HSE_Div6
 ((
ut32_t
)0x00060300)

	)

216 
	#RCC_RTCCLKSour_HSE_Div7
 ((
ut32_t
)0x00070300)

	)

217 
	#RCC_RTCCLKSour_HSE_Div8
 ((
ut32_t
)0x00080300)

	)

218 
	#RCC_RTCCLKSour_HSE_Div9
 ((
ut32_t
)0x00090300)

	)

219 
	#RCC_RTCCLKSour_HSE_Div10
 ((
ut32_t
)0x000A0300)

	)

220 
	#RCC_RTCCLKSour_HSE_Div11
 ((
ut32_t
)0x000B0300)

	)

221 
	#RCC_RTCCLKSour_HSE_Div12
 ((
ut32_t
)0x000C0300)

	)

222 
	#RCC_RTCCLKSour_HSE_Div13
 ((
ut32_t
)0x000D0300)

	)

223 
	#RCC_RTCCLKSour_HSE_Div14
 ((
ut32_t
)0x000E0300)

	)

224 
	#RCC_RTCCLKSour_HSE_Div15
 ((
ut32_t
)0x000F0300)

	)

225 
	#RCC_RTCCLKSour_HSE_Div16
 ((
ut32_t
)0x00100300)

	)

226 
	#RCC_RTCCLKSour_HSE_Div17
 ((
ut32_t
)0x00110300)

	)

227 
	#RCC_RTCCLKSour_HSE_Div18
 ((
ut32_t
)0x00120300)

	)

228 
	#RCC_RTCCLKSour_HSE_Div19
 ((
ut32_t
)0x00130300)

	)

229 
	#RCC_RTCCLKSour_HSE_Div20
 ((
ut32_t
)0x00140300)

	)

230 
	#RCC_RTCCLKSour_HSE_Div21
 ((
ut32_t
)0x00150300)

	)

231 
	#RCC_RTCCLKSour_HSE_Div22
 ((
ut32_t
)0x00160300)

	)

232 
	#RCC_RTCCLKSour_HSE_Div23
 ((
ut32_t
)0x00170300)

	)

233 
	#RCC_RTCCLKSour_HSE_Div24
 ((
ut32_t
)0x00180300)

	)

234 
	#RCC_RTCCLKSour_HSE_Div25
 ((
ut32_t
)0x00190300)

	)

235 
	#RCC_RTCCLKSour_HSE_Div26
 ((
ut32_t
)0x001A0300)

	)

236 
	#RCC_RTCCLKSour_HSE_Div27
 ((
ut32_t
)0x001B0300)

	)

237 
	#RCC_RTCCLKSour_HSE_Div28
 ((
ut32_t
)0x001C0300)

	)

238 
	#RCC_RTCCLKSour_HSE_Div29
 ((
ut32_t
)0x001D0300)

	)

239 
	#RCC_RTCCLKSour_HSE_Div30
 ((
ut32_t
)0x001E0300)

	)

240 
	#RCC_RTCCLKSour_HSE_Div31
 ((
ut32_t
)0x001F0300)

	)

241 
	#IS_RCC_RTCCLK_SOURCE
(
SOURCE
(((SOURCE=
RCC_RTCCLKSour_LSE
|| \

	)

242 ((
SOURCE
=
RCC_RTCCLKSour_LSI
) || \

243 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div2
) || \

244 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div3
) || \

245 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div4
) || \

246 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div5
) || \

247 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div6
) || \

248 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div7
) || \

249 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div8
) || \

250 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div9
) || \

251 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div10
) || \

252 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div11
) || \

253 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div12
) || \

254 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div13
) || \

255 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div14
) || \

256 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div15
) || \

257 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div16
) || \

258 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div17
) || \

259 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div18
) || \

260 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div19
) || \

261 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div20
) || \

262 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div21
) || \

263 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div22
) || \

264 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div23
) || \

265 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div24
) || \

266 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div25
) || \

267 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div26
) || \

268 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div27
) || \

269 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div28
) || \

270 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div29
) || \

271 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div30
) || \

272 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div31
))

280 
	#RCC_I2S2CLKSour_PLLI2S
 ((
ut8_t
)0x00)

	)

281 
	#RCC_I2S2CLKSour_Ext
 ((
ut8_t
)0x01)

	)

283 
	#IS_RCC_I2SCLK_SOURCE
(
SOURCE
(((SOURCE=
RCC_I2S2CLKSour_PLLI2S
|| ((SOURCE=
RCC_I2S2CLKSour_Ext
))

	)

291 
	#RCC_SAIACLKSour_PLLSAI
 ((
ut32_t
)0x00000000)

	)

292 
	#RCC_SAIACLKSour_PLLI2S
 ((
ut32_t
)0x00100000)

	)

293 
	#RCC_SAIACLKSour_Ext
 ((
ut32_t
)0x00200000)

	)

295 
	#IS_RCC_SAIACLK_SOURCE
(
SOURCE
(((SOURCE=
RCC_SAIACLKSour_PLLI2S
||\

	)

296 ((
SOURCE
=
RCC_SAIACLKSour_PLLSAI
) ||\

297 ((
SOURCE
=
RCC_SAIACLKSour_Ext
))

305 
	#RCC_SAIBCLKSour_PLLSAI
 ((
ut32_t
)0x00000000)

	)

306 
	#RCC_SAIBCLKSour_PLLI2S
 ((
ut32_t
)0x00400000)

	)

307 
	#RCC_SAIBCLKSour_Ext
 ((
ut32_t
)0x00800000)

	)

309 
	#IS_RCC_SAIBCLK_SOURCE
(
SOURCE
(((SOURCE=
RCC_SAIBCLKSour_PLLI2S
||\

	)

310 ((
SOURCE
=
RCC_SAIBCLKSour_PLLSAI
) ||\

311 ((
SOURCE
=
RCC_SAIBCLKSour_Ext
))

319 
	#RCC_TIMPscDeived
 ((
ut8_t
)0x00)

	)

320 
	#RCC_TIMPscAived
 ((
ut8_t
)0x01)

	)

322 
	#IS_RCC_TIMCLK_PRESCALER
(
VALUE
(((VALUE=
RCC_TIMPscDeived
|| ((VALUE=
RCC_TIMPscAived
))

	)

330 
	#RCC_AHB1Ph_GPIOA
 ((
ut32_t
)0x00000001)

	)

331 
	#RCC_AHB1Ph_GPIOB
 ((
ut32_t
)0x00000002)

	)

332 
	#RCC_AHB1Ph_GPIOC
 ((
ut32_t
)0x00000004)

	)

333 
	#RCC_AHB1Ph_GPIOD
 ((
ut32_t
)0x00000008)

	)

334 
	#RCC_AHB1Ph_GPIOE
 ((
ut32_t
)0x00000010)

	)

335 
	#RCC_AHB1Ph_GPIOF
 ((
ut32_t
)0x00000020)

	)

336 
	#RCC_AHB1Ph_GPIOG
 ((
ut32_t
)0x00000040)

	)

337 
	#RCC_AHB1Ph_GPIOH
 ((
ut32_t
)0x00000080)

	)

338 
	#RCC_AHB1Ph_GPIOI
 ((
ut32_t
)0x00000100)

	)

339 
	#RCC_AHB1Ph_GPIOJ
 ((
ut32_t
)0x00000200)

	)

340 
	#RCC_AHB1Ph_GPIOK
 ((
ut32_t
)0x00000400)

	)

341 
	#RCC_AHB1Ph_CRC
 ((
ut32_t
)0x00001000)

	)

342 
	#RCC_AHB1Ph_FLITF
 ((
ut32_t
)0x00008000)

	)

343 
	#RCC_AHB1Ph_SRAM1
 ((
ut32_t
)0x00010000)

	)

344 
	#RCC_AHB1Ph_SRAM2
 ((
ut32_t
)0x00020000)

	)

345 
	#RCC_AHB1Ph_BKPSRAM
 ((
ut32_t
)0x00040000)

	)

346 
	#RCC_AHB1Ph_SRAM3
 ((
ut32_t
)0x00080000)

	)

347 
	#RCC_AHB1Ph_CCMDATARAMEN
 ((
ut32_t
)0x00100000)

	)

348 
	#RCC_AHB1Ph_DMA1
 ((
ut32_t
)0x00200000)

	)

349 
	#RCC_AHB1Ph_DMA2
 ((
ut32_t
)0x00400000)

	)

350 
	#RCC_AHB1Ph_DMA2D
 ((
ut32_t
)0x00800000)

	)

351 
	#RCC_AHB1Ph_ETH_MAC
 ((
ut32_t
)0x02000000)

	)

352 
	#RCC_AHB1Ph_ETH_MAC_Tx
 ((
ut32_t
)0x04000000)

	)

353 
	#RCC_AHB1Ph_ETH_MAC_Rx
 ((
ut32_t
)0x08000000)

	)

354 
	#RCC_AHB1Ph_ETH_MAC_PTP
 ((
ut32_t
)0x10000000)

	)

355 
	#RCC_AHB1Ph_OTG_HS
 ((
ut32_t
)0x20000000)

	)

356 
	#RCC_AHB1Ph_OTG_HS_ULPI
 ((
ut32_t
)0x40000000)

	)

358 
	#IS_RCC_AHB1_CLOCK_PERIPH
(
PERIPH
((((PERIPH& 0x810BE800=0x00&& ((PERIPH!0x00))

	)

359 
	#IS_RCC_AHB1_RESET_PERIPH
(
PERIPH
((((PERIPH& 0xDD1FE800=0x00&& ((PERIPH!0x00))

	)

360 
	#IS_RCC_AHB1_LPMODE_PERIPH
(
PERIPH
((((PERIPH& 0x81106800=0x00&& ((PERIPH!0x00))

	)

369 
	#RCC_AHB2Ph_DCMI
 ((
ut32_t
)0x00000001)

	)

370 
	#RCC_AHB2Ph_CRYP
 ((
ut32_t
)0x00000010)

	)

371 
	#RCC_AHB2Ph_HASH
 ((
ut32_t
)0x00000020)

	)

372 
	#RCC_AHB2Ph_RNG
 ((
ut32_t
)0x00000040)

	)

373 
	#RCC_AHB2Ph_OTG_FS
 ((
ut32_t
)0x00000080)

	)

374 
	#IS_RCC_AHB2_PERIPH
(
PERIPH
((((PERIPH& 0xFFFFFF0E=0x00&& ((PERIPH!0x00))

	)

382 #i
defed
 (
STM32F40_41xxx
)

383 
	#RCC_AHB3Ph_FSMC
 ((
ut32_t
)0x00000001)

	)

386 #i
defed
 (
STM32F427_437xx
|| defed (
STM32F429_439xx
)

387 
	#RCC_AHB3Ph_FMC
 ((
ut32_t
)0x00000001)

	)

390 
	#IS_RCC_AHB3_PERIPH
(
PERIPH
((((PERIPH& 0xFFFFFFFE=0x00&& ((PERIPH!0x00))

	)

398 
	#RCC_APB1Ph_TIM2
 ((
ut32_t
)0x00000001)

	)

399 
	#RCC_APB1Ph_TIM3
 ((
ut32_t
)0x00000002)

	)

400 
	#RCC_APB1Ph_TIM4
 ((
ut32_t
)0x00000004)

	)

401 
	#RCC_APB1Ph_TIM5
 ((
ut32_t
)0x00000008)

	)

402 
	#RCC_APB1Ph_TIM6
 ((
ut32_t
)0x00000010)

	)

403 
	#RCC_APB1Ph_TIM7
 ((
ut32_t
)0x00000020)

	)

404 
	#RCC_APB1Ph_TIM12
 ((
ut32_t
)0x00000040)

	)

405 
	#RCC_APB1Ph_TIM13
 ((
ut32_t
)0x00000080)

	)

406 
	#RCC_APB1Ph_TIM14
 ((
ut32_t
)0x00000100)

	)

407 
	#RCC_APB1Ph_WWDG
 ((
ut32_t
)0x00000800)

	)

408 
	#RCC_APB1Ph_SPI2
 ((
ut32_t
)0x00004000)

	)

409 
	#RCC_APB1Ph_SPI3
 ((
ut32_t
)0x00008000)

	)

410 
	#RCC_APB1Ph_USART2
 ((
ut32_t
)0x00020000)

	)

411 
	#RCC_APB1Ph_USART3
 ((
ut32_t
)0x00040000)

	)

412 
	#RCC_APB1Ph_UART4
 ((
ut32_t
)0x00080000)

	)

413 
	#RCC_APB1Ph_UART5
 ((
ut32_t
)0x00100000)

	)

414 
	#RCC_APB1Ph_I2C1
 ((
ut32_t
)0x00200000)

	)

415 
	#RCC_APB1Ph_I2C2
 ((
ut32_t
)0x00400000)

	)

416 
	#RCC_APB1Ph_I2C3
 ((
ut32_t
)0x00800000)

	)

417 
	#RCC_APB1Ph_CAN1
 ((
ut32_t
)0x02000000)

	)

418 
	#RCC_APB1Ph_CAN2
 ((
ut32_t
)0x04000000)

	)

419 
	#RCC_APB1Ph_PWR
 ((
ut32_t
)0x10000000)

	)

420 
	#RCC_APB1Ph_DAC
 ((
ut32_t
)0x20000000)

	)

421 
	#RCC_APB1Ph_UART7
 ((
ut32_t
)0x40000000)

	)

422 
	#RCC_APB1Ph_UART8
 ((
ut32_t
)0x80000000)

	)

423 
	#IS_RCC_APB1_PERIPH
(
PERIPH
((((PERIPH& 0x09013600=0x00&& ((PERIPH!0x00))

	)

431 
	#RCC_APB2Ph_TIM1
 ((
ut32_t
)0x00000001)

	)

432 
	#RCC_APB2Ph_TIM8
 ((
ut32_t
)0x00000002)

	)

433 
	#RCC_APB2Ph_USART1
 ((
ut32_t
)0x00000010)

	)

434 
	#RCC_APB2Ph_USART6
 ((
ut32_t
)0x00000020)

	)

435 
	#RCC_APB2Ph_ADC
 ((
ut32_t
)0x00000100)

	)

436 
	#RCC_APB2Ph_ADC1
 ((
ut32_t
)0x00000100)

	)

437 
	#RCC_APB2Ph_ADC2
 ((
ut32_t
)0x00000200)

	)

438 
	#RCC_APB2Ph_ADC3
 ((
ut32_t
)0x00000400)

	)

439 
	#RCC_APB2Ph_SDIO
 ((
ut32_t
)0x00000800)

	)

440 
	#RCC_APB2Ph_SPI1
 ((
ut32_t
)0x00001000)

	)

441 
	#RCC_APB2Ph_SPI4
 ((
ut32_t
)0x00002000)

	)

442 
	#RCC_APB2Ph_SYSCFG
 ((
ut32_t
)0x00004000)

	)

443 
	#RCC_APB2Ph_TIM9
 ((
ut32_t
)0x00010000)

	)

444 
	#RCC_APB2Ph_TIM10
 ((
ut32_t
)0x00020000)

	)

445 
	#RCC_APB2Ph_TIM11
 ((
ut32_t
)0x00040000)

	)

446 
	#RCC_APB2Ph_SPI5
 ((
ut32_t
)0x00100000)

	)

447 
	#RCC_APB2Ph_SPI6
 ((
ut32_t
)0x00200000)

	)

448 
	#RCC_APB2Ph_SAI1
 ((
ut32_t
)0x00400000)

	)

449 
	#RCC_APB2Ph_LTDC
 ((
ut32_t
)0x04000000)

	)

451 
	#IS_RCC_APB2_PERIPH
(
PERIPH
((((PERIPH& 0xFB8880CC=0x00&& ((PERIPH!0x00))

	)

452 
	#IS_RCC_APB2_RESET_PERIPH
(
PERIPH
((((PERIPH& 0xFB8886CC=0x00&& ((PERIPH!0x00))

	)

461 
	#RCC_MCO1Sour_HSI
 ((
ut32_t
)0x00000000)

	)

462 
	#RCC_MCO1Sour_LSE
 ((
ut32_t
)0x00200000)

	)

463 
	#RCC_MCO1Sour_HSE
 ((
ut32_t
)0x00400000)

	)

464 
	#RCC_MCO1Sour_PLLCLK
 ((
ut32_t
)0x00600000)

	)

465 
	#RCC_MCO1Div_1
 ((
ut32_t
)0x00000000)

	)

466 
	#RCC_MCO1Div_2
 ((
ut32_t
)0x04000000)

	)

467 
	#RCC_MCO1Div_3
 ((
ut32_t
)0x05000000)

	)

468 
	#RCC_MCO1Div_4
 ((
ut32_t
)0x06000000)

	)

469 
	#RCC_MCO1Div_5
 ((
ut32_t
)0x07000000)

	)

470 
	#IS_RCC_MCO1SOURCE
(
SOURCE
(((SOURCE=
RCC_MCO1Sour_HSI
|| ((SOURCE=
RCC_MCO1Sour_LSE
|| \

	)

471 ((
SOURCE
=
RCC_MCO1Sour_HSE
|| ((SOURCE=
RCC_MCO1Sour_PLLCLK
))

473 
	#IS_RCC_MCO1DIV
(
DIV
(((DIV=
RCC_MCO1Div_1
|| ((DIV=
RCC_MCO1Div_2
|| \

	)

474 ((
DIV
=
RCC_MCO1Div_3
|| ((DIV=
RCC_MCO1Div_4
) || \

475 ((
DIV
=
RCC_MCO1Div_5
))

483 
	#RCC_MCO2Sour_SYSCLK
 ((
ut32_t
)0x00000000)

	)

484 
	#RCC_MCO2Sour_PLLI2SCLK
 ((
ut32_t
)0x40000000)

	)

485 
	#RCC_MCO2Sour_HSE
 ((
ut32_t
)0x80000000)

	)

486 
	#RCC_MCO2Sour_PLLCLK
 ((
ut32_t
)0xC0000000)

	)

487 
	#RCC_MCO2Div_1
 ((
ut32_t
)0x00000000)

	)

488 
	#RCC_MCO2Div_2
 ((
ut32_t
)0x20000000)

	)

489 
	#RCC_MCO2Div_3
 ((
ut32_t
)0x28000000)

	)

490 
	#RCC_MCO2Div_4
 ((
ut32_t
)0x30000000)

	)

491 
	#RCC_MCO2Div_5
 ((
ut32_t
)0x38000000)

	)

492 
	#IS_RCC_MCO2SOURCE
(
SOURCE
(((SOURCE=
RCC_MCO2Sour_SYSCLK
|| ((SOURCE=
RCC_MCO2Sour_PLLI2SCLK
)|| \

	)

493 ((
SOURCE
=
RCC_MCO2Sour_HSE
|| ((SOURCE=
RCC_MCO2Sour_PLLCLK
))

495 
	#IS_RCC_MCO2DIV
(
DIV
(((DIV=
RCC_MCO2Div_1
|| ((DIV=
RCC_MCO2Div_2
|| \

	)

496 ((
DIV
=
RCC_MCO2Div_3
|| ((DIV=
RCC_MCO2Div_4
) || \

497 ((
DIV
=
RCC_MCO2Div_5
))

505 
	#RCC_FLAG_HSIRDY
 ((
ut8_t
)0x21)

	)

506 
	#RCC_FLAG_HSERDY
 ((
ut8_t
)0x31)

	)

507 
	#RCC_FLAG_PLLRDY
 ((
ut8_t
)0x39)

	)

508 
	#RCC_FLAG_PLLI2SRDY
 ((
ut8_t
)0x3B)

	)

509 
	#RCC_FLAG_PLLSAIRDY
 ((
ut8_t
)0x3D)

	)

510 
	#RCC_FLAG_LSERDY
 ((
ut8_t
)0x41)

	)

511 
	#RCC_FLAG_LSIRDY
 ((
ut8_t
)0x61)

	)

512 
	#RCC_FLAG_BORRST
 ((
ut8_t
)0x79)

	)

513 
	#RCC_FLAG_PINRST
 ((
ut8_t
)0x7A)

	)

514 
	#RCC_FLAG_PORRST
 ((
ut8_t
)0x7B)

	)

515 
	#RCC_FLAG_SFTRST
 ((
ut8_t
)0x7C)

	)

516 
	#RCC_FLAG_IWDGRST
 ((
ut8_t
)0x7D)

	)

517 
	#RCC_FLAG_WWDGRST
 ((
ut8_t
)0x7E)

	)

518 
	#RCC_FLAG_LPWRRST
 ((
ut8_t
)0x7F)

	)

520 
	#IS_RCC_FLAG
(
FLAG
(((FLAG=
RCC_FLAG_HSIRDY
|| ((FLAG=
RCC_FLAG_HSERDY
|| \

	)

521 ((
FLAG
=
RCC_FLAG_PLLRDY
|| ((FLAG=
RCC_FLAG_LSERDY
) || \

522 ((
FLAG
=
RCC_FLAG_LSIRDY
|| ((FLAG=
RCC_FLAG_BORRST
) || \

523 ((
FLAG
=
RCC_FLAG_PINRST
|| ((FLAG=
RCC_FLAG_PORRST
) || \

524 ((
FLAG
=
RCC_FLAG_SFTRST
|| ((FLAG=
RCC_FLAG_IWDGRST
)|| \

525 ((
FLAG
=
RCC_FLAG_WWDGRST
|| ((FLAG=
RCC_FLAG_LPWRRST
)|| \

526 ((
FLAG
=
RCC_FLAG_PLLI2SRDY
)|| ((FLAG=
RCC_FLAG_PLLSAIRDY
))

528 
	#IS_RCC_CALIBRATION_VALUE
(
VALUE
((VALUE<0x1F)

	)

541 
RCC_DeIn
();

544 
RCC_HSECfig
(
ut8_t
 
RCC_HSE
);

545 
EStus
 
RCC_WaFHSESUp
();

546 
RCC_AdjuHSICibtiVue
(
ut8_t
 
HSICibtiVue
);

547 
RCC_HSICmd
(
FuniڮS
 
NewS
);

548 
RCC_LSECfig
(
ut8_t
 
RCC_LSE
);

549 
RCC_LSICmd
(
FuniڮS
 
NewS
);

550 
RCC_PLLCfig
(
ut32_t
 
RCC_PLLSour
, ut32_
PLLM
, ut32_
PLLN
, ut32_
PLLP
, ut32_
PLLQ
);

551 
RCC_PLLCmd
(
FuniڮS
 
NewS
);

553 #i
defed
 (
STM32F40_41xxx
|| defed (
STM32F401xx
)

554 
RCC_PLLI2SCfig
(
ut32_t
 
PLLI2SN
, ut32_
PLLI2SR
);

555 #i
defed
 (
STM32F411xE
)

556 
RCC_PLLI2SCfig
(
ut32_t
 
PLLI2SN
, ut32_
PLLI2SR
, ut32_
PLLI2SM
);

557 #i
defed
 (
STM32F427_437xx
|| defed (
STM32F429_439xx
)

558 
RCC_PLLI2SCfig
(
ut32_t
 
PLLI2SN
, ut32_
PLLI2SQ
, ut32_
PLLI2SR
);

562 
RCC_PLLI2SCmd
(
FuniڮS
 
NewS
);

563 
RCC_PLLSAICfig
(
ut32_t
 
PLLSAIN
, ut32_
PLLSAIQ
, ut32_
PLLSAIR
);

564 
RCC_PLLSAICmd
(
FuniڮS
 
NewS
);

565 
RCC_ClockSecurySyemCmd
(
FuniڮS
 
NewS
);

566 
RCC_MCO1Cfig
(
ut32_t
 
RCC_MCO1Sour
, ut32_
RCC_MCO1Div
);

567 
RCC_MCO2Cfig
(
ut32_t
 
RCC_MCO2Sour
, ut32_
RCC_MCO2Div
);

570 
RCC_SYSCLKCfig
(
ut32_t
 
RCC_SYSCLKSour
);

571 
ut8_t
 
RCC_GSYSCLKSour
();

572 
RCC_HCLKCfig
(
ut32_t
 
RCC_SYSCLK
);

573 
RCC_PCLK1Cfig
(
ut32_t
 
RCC_HCLK
);

574 
RCC_PCLK2Cfig
(
ut32_t
 
RCC_HCLK
);

575 
RCC_GClocksFq
(
RCC_ClocksTyDef
* 
RCC_Clocks
);

578 
RCC_RTCCLKCfig
(
ut32_t
 
RCC_RTCCLKSour
);

579 
RCC_RTCCLKCmd
(
FuniڮS
 
NewS
);

580 
RCC_BackupRetCmd
(
FuniڮS
 
NewS
);

581 
RCC_I2SCLKCfig
(
ut32_t
 
RCC_I2SCLKSour
);

582 
RCC_SAIPLLI2SClkDivCfig
(
ut32_t
 
RCC_PLLI2SDivQ
);

583 
RCC_SAIPLLSAIClkDivCfig
(
ut32_t
 
RCC_PLLSAIDivQ
);

584 
RCC_SAIBlockACLKCfig
(
ut32_t
 
RCC_SAIBlockACLKSour
);

585 
RCC_SAIBlockBCLKCfig
(
ut32_t
 
RCC_SAIBlockBCLKSour
);

586 
RCC_LTDCCLKDivCfig
(
ut32_t
 
RCC_PLLSAIDivR
);

587 
RCC_TIMCLKPsCfig
(
ut32_t
 
RCC_TIMCLKPsr
);

589 
RCC_AHB1PhClockCmd
(
ut32_t
 
RCC_AHB1Ph
, 
FuniڮS
 
NewS
);

590 
RCC_AHB2PhClockCmd
(
ut32_t
 
RCC_AHB2Ph
, 
FuniڮS
 
NewS
);

591 
RCC_AHB3PhClockCmd
(
ut32_t
 
RCC_AHB3Ph
, 
FuniڮS
 
NewS
);

592 
RCC_APB1PhClockCmd
(
ut32_t
 
RCC_APB1Ph
, 
FuniڮS
 
NewS
);

593 
RCC_APB2PhClockCmd
(
ut32_t
 
RCC_APB2Ph
, 
FuniڮS
 
NewS
);

595 
RCC_AHB1PhRetCmd
(
ut32_t
 
RCC_AHB1Ph
, 
FuniڮS
 
NewS
);

596 
RCC_AHB2PhRetCmd
(
ut32_t
 
RCC_AHB2Ph
, 
FuniڮS
 
NewS
);

597 
RCC_AHB3PhRetCmd
(
ut32_t
 
RCC_AHB3Ph
, 
FuniڮS
 
NewS
);

598 
RCC_APB1PhRetCmd
(
ut32_t
 
RCC_APB1Ph
, 
FuniڮS
 
NewS
);

599 
RCC_APB2PhRetCmd
(
ut32_t
 
RCC_APB2Ph
, 
FuniڮS
 
NewS
);

601 
RCC_AHB1PhClockLPModeCmd
(
ut32_t
 
RCC_AHB1Ph
, 
FuniڮS
 
NewS
);

602 
RCC_AHB2PhClockLPModeCmd
(
ut32_t
 
RCC_AHB2Ph
, 
FuniڮS
 
NewS
);

603 
RCC_AHB3PhClockLPModeCmd
(
ut32_t
 
RCC_AHB3Ph
, 
FuniڮS
 
NewS
);

604 
RCC_APB1PhClockLPModeCmd
(
ut32_t
 
RCC_APB1Ph
, 
FuniڮS
 
NewS
);

605 
RCC_APB2PhClockLPModeCmd
(
ut32_t
 
RCC_APB2Ph
, 
FuniڮS
 
NewS
);

607 
RCC_LSEModeCfig
(
ut8_t
 
Mode
);

610 
RCC_ITCfig
(
ut8_t
 
RCC_IT
, 
FuniڮS
 
NewS
);

611 
FgStus
 
RCC_GFgStus
(
ut8_t
 
RCC_FLAG
);

612 
RCC_CˬFg
();

613 
ITStus
 
RCC_GITStus
(
ut8_t
 
RCC_IT
);

614 
RCC_CˬITPdgB
(
ut8_t
 
RCC_IT
);

616 #ifde
__lulus


	@inc/spl/stm32f4xx_rng.h

30 #ide
__STM32F4xx_RNG_H


31 
	#__STM32F4xx_RNG_H


	)

33 #ifde
__lulus


38 
	~"m32f4xx.h
"

58 
	#RNG_FLAG_DRDY
 ((
ut8_t
)0x0001

	)

59 
	#RNG_FLAG_CECS
 ((
ut8_t
)0x0002

	)

60 
	#RNG_FLAG_SECS
 ((
ut8_t
)0x0004

	)

62 
	#IS_RNG_GET_FLAG
(
RNG_FLAG
(((RNG_FLAG=
RNG_FLAG_DRDY
|| \

	)

63 ((
RNG_FLAG
=
RNG_FLAG_CECS
) || \

64 ((
RNG_FLAG
=
RNG_FLAG_SECS
))

65 
	#IS_RNG_CLEAR_FLAG
(
RNG_FLAG
(((RNG_FLAG=
RNG_FLAG_CECS
|| \

	)

66 ((
RNG_FLAG
=
RNG_FLAG_SECS
))

74 
	#RNG_IT_CEI
 ((
ut8_t
)0x20

	)

75 
	#RNG_IT_SEI
 ((
ut8_t
)0x40

	)

77 
	#IS_RNG_IT
(
IT
((((IT& (
ut8_t
)0x9F=0x00&& ((IT!0x00))

	)

78 
	#IS_RNG_GET_IT
(
RNG_IT
(((RNG_IT=
RNG_IT_CEI
|| ((RNG_IT=
RNG_IT_SEI
))

	)

91 
RNG_DeIn
();

94 
RNG_Cmd
(
FuniڮS
 
NewS
);

97 
ut32_t
 
RNG_GRdomNumb
();

100 
RNG_ITCfig
(
FuniڮS
 
NewS
);

101 
FgStus
 
RNG_GFgStus
(
ut8_t
 
RNG_FLAG
);

102 
RNG_CˬFg
(
ut8_t
 
RNG_FLAG
);

103 
ITStus
 
RNG_GITStus
(
ut8_t
 
RNG_IT
);

104 
RNG_CˬITPdgB
(
ut8_t
 
RNG_IT
);

106 #ifde
__lulus


	@inc/spl/stm32f4xx_rtc.h

30 #ide
__STM32F4xx_RTC_H


31 
	#__STM32F4xx_RTC_H


	)

33 #ifde
__lulus


38 
	~"m32f4xx.h
"

55 
ut32_t
 
RTC_HourFm
;

58 
ut32_t
 
RTC_AsynchPdiv
;

61 
ut32_t
 
RTC_SynchPdiv
;

63 }
	tRTC_InTyDef
;

70 
ut8_t
 
RTC_Hours
;

75 
ut8_t
 
RTC_Mus
;

78 
ut8_t
 
RTC_Secds
;

81 
ut8_t
 
RTC_H12
;

83 }
	tRTC_TimeTyDef
;

90 
ut8_t
 
RTC_WkDay
;

93 
ut8_t
 
RTC_Mth
;

96 
ut8_t
 
RTC_De
;

99 
ut8_t
 
RTC_Yr
;

101 }
	tRTC_DeTyDef
;

108 
RTC_TimeTyDef
 
RTC_ArmTime
;

110 
ut32_t
 
RTC_ArmMask
;

113 
ut32_t
 
RTC_ArmDeWkDayS
;

116 
ut8_t
 
RTC_ArmDeWkDay
;

121 }
	tRTC_ArmTyDef
;

133 
	#RTC_HourFm_24
 ((
ut32_t
)0x00000000)

	)

134 
	#RTC_HourFm_12
 ((
ut32_t
)0x00000040)

	)

135 
	#IS_RTC_HOUR_FORMAT
(
FORMAT
(((FORMAT=
RTC_HourFm_12
|| \

	)

136 ((
FORMAT
=
RTC_HourFm_24
))

144 
	#IS_RTC_ASYNCH_PREDIV
(
PREDIV
((PREDIV<0x7F)

	)

154 
	#IS_RTC_SYNCH_PREDIV
(
PREDIV
((PREDIV<0x7FFF)

	)

163 
	#IS_RTC_HOUR12
(
HOUR
(((HOUR> 0&& ((HOUR<12))

	)

164 
	#IS_RTC_HOUR24
(
HOUR
((HOUR<23)

	)

165 
	#IS_RTC_MINUTES
(
MINUTES
((MINUTES<59)

	)

166 
	#IS_RTC_SECONDS
(
SECONDS
((SECONDS<59)

	)

175 
	#RTC_H12_AM
 ((
ut8_t
)0x00)

	)

176 
	#RTC_H12_PM
 ((
ut8_t
)0x40)

	)

177 
	#IS_RTC_H12
(
PM
(((PM=
RTC_H12_AM
|| ((PM=
RTC_H12_PM
))

	)

186 
	#IS_RTC_YEAR
(
YEAR
((YEAR<99)

	)

197 
	#RTC_Mth_Juy
 ((
ut8_t
)0x01)

	)

198 
	#RTC_Mth_Februy
 ((
ut8_t
)0x02)

	)

199 
	#RTC_Mth_Mch
 ((
ut8_t
)0x03)

	)

200 
	#RTC_Mth_A
 ((
ut8_t
)0x04)

	)

201 
	#RTC_Mth_May
 ((
ut8_t
)0x05)

	)

202 
	#RTC_Mth_Ju
 ((
ut8_t
)0x06)

	)

203 
	#RTC_Mth_July
 ((
ut8_t
)0x07)

	)

204 
	#RTC_Mth_Augu
 ((
ut8_t
)0x08)

	)

205 
	#RTC_Mth_Smb
 ((
ut8_t
)0x09)

	)

206 
	#RTC_Mth_Oob
 ((
ut8_t
)0x10)

	)

207 
	#RTC_Mth_Novemb
 ((
ut8_t
)0x11)

	)

208 
	#RTC_Mth_Demb
 ((
ut8_t
)0x12)

	)

209 
	#IS_RTC_MONTH
(
MONTH
(((MONTH>1&& ((MONTH<12))

	)

210 
	#IS_RTC_DATE
(
DATE
(((DATE>1&& ((DATE<31))

	)

220 
	#RTC_Wkday_Mday
 ((
ut8_t
)0x01)

	)

221 
	#RTC_Wkday_Tuesday
 ((
ut8_t
)0x02)

	)

222 
	#RTC_Wkday_Wedsday
 ((
ut8_t
)0x03)

	)

223 
	#RTC_Wkday_Thursday
 ((
ut8_t
)0x04)

	)

224 
	#RTC_Wkday_Friday
 ((
ut8_t
)0x05)

	)

225 
	#RTC_Wkday_Surday
 ((
ut8_t
)0x06)

	)

226 
	#RTC_Wkday_Sunday
 ((
ut8_t
)0x07)

	)

227 
	#IS_RTC_WEEKDAY
(
WEEKDAY
(((WEEKDAY=
RTC_Wkday_Mday
|| \

	)

228 ((
WEEKDAY
=
RTC_Wkday_Tuesday
) || \

229 ((
WEEKDAY
=
RTC_Wkday_Wedsday
) || \

230 ((
WEEKDAY
=
RTC_Wkday_Thursday
) || \

231 ((
WEEKDAY
=
RTC_Wkday_Friday
) || \

232 ((
WEEKDAY
=
RTC_Wkday_Surday
) || \

233 ((
WEEKDAY
=
RTC_Wkday_Sunday
))

242 
	#IS_RTC_ALARM_DATE_WEEKDAY_DATE
(
DATE
(((DATE> 0&& ((DATE<31))

	)

243 
	#IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY
(
WEEKDAY
(((WEEKDAY=
RTC_Wkday_Mday
|| \

	)

244 ((
WEEKDAY
=
RTC_Wkday_Tuesday
) || \

245 ((
WEEKDAY
=
RTC_Wkday_Wedsday
) || \

246 ((
WEEKDAY
=
RTC_Wkday_Thursday
) || \

247 ((
WEEKDAY
=
RTC_Wkday_Friday
) || \

248 ((
WEEKDAY
=
RTC_Wkday_Surday
) || \

249 ((
WEEKDAY
=
RTC_Wkday_Sunday
))

259 
	#RTC_ArmDeWkDayS_De
 ((
ut32_t
)0x00000000)

	)

260 
	#RTC_ArmDeWkDayS_WkDay
 ((
ut32_t
)0x40000000)

	)

262 
	#IS_RTC_ALARM_DATE_WEEKDAY_SEL
(
SEL
(((SEL=
RTC_ArmDeWkDayS_De
|| \

	)

263 ((
SEL
=
RTC_ArmDeWkDayS_WkDay
))

273 
	#RTC_ArmMask_Ne
 ((
ut32_t
)0x00000000)

	)

274 
	#RTC_ArmMask_DeWkDay
 ((
ut32_t
)0x80000000)

	)

275 
	#RTC_ArmMask_Hours
 ((
ut32_t
)0x00800000)

	)

276 
	#RTC_ArmMask_Mus
 ((
ut32_t
)0x00008000)

	)

277 
	#RTC_ArmMask_Secds
 ((
ut32_t
)0x00000080)

	)

278 
	#RTC_ArmMask_A
 ((
ut32_t
)0x80808080)

	)

279 
	#IS_ALARM_MASK
(
MASK
(((MASK& 0x7F7F7F7F=(
ut32_t
)
RESET
)

	)

288 
	#RTC_Arm_A
 ((
ut32_t
)0x00000100)

	)

289 
	#RTC_Arm_B
 ((
ut32_t
)0x00000200)

	)

290 
	#IS_RTC_ALARM
(
ALARM
(((ALARM=
RTC_Arm_A
|| ((ALARM=
RTC_Arm_B
))

	)

291 
	#IS_RTC_CMD_ALARM
(
ALARM
(((ALARM& (
RTC_Arm_A
 | 
RTC_Arm_B
)!(
ut32_t
)
RESET
)

	)

300 
	#RTC_ArmSubSecdMask_A
 ((
ut32_t
)0x00000000

	)

303 
	#RTC_ArmSubSecdMask_SS14_1
 ((
ut32_t
)0x01000000

	)

305 
	#RTC_ArmSubSecdMask_SS14_2
 ((
ut32_t
)0x02000000

	)

307 
	#RTC_ArmSubSecdMask_SS14_3
 ((
ut32_t
)0x03000000

	)

309 
	#RTC_ArmSubSecdMask_SS14_4
 ((
ut32_t
)0x04000000

	)

311 
	#RTC_ArmSubSecdMask_SS14_5
 ((
ut32_t
)0x05000000

	)

313 
	#RTC_ArmSubSecdMask_SS14_6
 ((
ut32_t
)0x06000000

	)

315 
	#RTC_ArmSubSecdMask_SS14_7
 ((
ut32_t
)0x07000000

	)

317 
	#RTC_ArmSubSecdMask_SS14_8
 ((
ut32_t
)0x08000000

	)

319 
	#RTC_ArmSubSecdMask_SS14_9
 ((
ut32_t
)0x09000000

	)

321 
	#RTC_ArmSubSecdMask_SS14_10
 ((
ut32_t
)0x0A000000

	)

323 
	#RTC_ArmSubSecdMask_SS14_11
 ((
ut32_t
)0x0B000000

	)

325 
	#RTC_ArmSubSecdMask_SS14_12
 ((
ut32_t
)0x0C000000

	)

327 
	#RTC_ArmSubSecdMask_SS14_13
 ((
ut32_t
)0x0D000000

	)

329 
	#RTC_ArmSubSecdMask_SS14
 ((
ut32_t
)0x0E000000

	)

331 
	#RTC_ArmSubSecdMask_Ne
 ((
ut32_t
)0x0F000000

	)

333 
	#IS_RTC_ALARM_SUB_SECOND_MASK
(
MASK
(((MASK=
RTC_ArmSubSecdMask_A
|| \

	)

334 ((
MASK
=
RTC_ArmSubSecdMask_SS14_1
) || \

335 ((
MASK
=
RTC_ArmSubSecdMask_SS14_2
) || \

336 ((
MASK
=
RTC_ArmSubSecdMask_SS14_3
) || \

337 ((
MASK
=
RTC_ArmSubSecdMask_SS14_4
) || \

338 ((
MASK
=
RTC_ArmSubSecdMask_SS14_5
) || \

339 ((
MASK
=
RTC_ArmSubSecdMask_SS14_6
) || \

340 ((
MASK
=
RTC_ArmSubSecdMask_SS14_7
) || \

341 ((
MASK
=
RTC_ArmSubSecdMask_SS14_8
) || \

342 ((
MASK
=
RTC_ArmSubSecdMask_SS14_9
) || \

343 ((
MASK
=
RTC_ArmSubSecdMask_SS14_10
) || \

344 ((
MASK
=
RTC_ArmSubSecdMask_SS14_11
) || \

345 ((
MASK
=
RTC_ArmSubSecdMask_SS14_12
) || \

346 ((
MASK
=
RTC_ArmSubSecdMask_SS14_13
) || \

347 ((
MASK
=
RTC_ArmSubSecdMask_SS14
) || \

348 ((
MASK
=
RTC_ArmSubSecdMask_Ne
))

357 
	#IS_RTC_ALARM_SUB_SECOND_VALUE
(
VALUE
((VALUE<0x00007FFF)

	)

366 
	#RTC_WakeUpClock_RTCCLK_Div16
 ((
ut32_t
)0x00000000)

	)

367 
	#RTC_WakeUpClock_RTCCLK_Div8
 ((
ut32_t
)0x00000001)

	)

368 
	#RTC_WakeUpClock_RTCCLK_Div4
 ((
ut32_t
)0x00000002)

	)

369 
	#RTC_WakeUpClock_RTCCLK_Div2
 ((
ut32_t
)0x00000003)

	)

370 
	#RTC_WakeUpClock_CK_SPRE_16bs
 ((
ut32_t
)0x00000004)

	)

371 
	#RTC_WakeUpClock_CK_SPRE_17bs
 ((
ut32_t
)0x00000006)

	)

372 
	#IS_RTC_WAKEUP_CLOCK
(
CLOCK
(((CLOCK=
RTC_WakeUpClock_RTCCLK_Div16
|| \

	)

373 ((
CLOCK
=
RTC_WakeUpClock_RTCCLK_Div8
) || \

374 ((
CLOCK
=
RTC_WakeUpClock_RTCCLK_Div4
) || \

375 ((
CLOCK
=
RTC_WakeUpClock_RTCCLK_Div2
) || \

376 ((
CLOCK
=
RTC_WakeUpClock_CK_SPRE_16bs
) || \

377 ((
CLOCK
=
RTC_WakeUpClock_CK_SPRE_17bs
))

378 
	#IS_RTC_WAKEUP_COUNTER
(
COUNTER
((COUNTER<0xFFFF)

	)

386 
	#RTC_TimeSmpEdge_Risg
 ((
ut32_t
)0x00000000)

	)

387 
	#RTC_TimeSmpEdge_Flg
 ((
ut32_t
)0x00000008)

	)

388 
	#IS_RTC_TIMESTAMP_EDGE
(
EDGE
(((EDGE=
RTC_TimeSmpEdge_Risg
|| \

	)

389 ((
EDGE
=
RTC_TimeSmpEdge_Flg
))

397 
	#RTC_Ouut_Dib
 ((
ut32_t
)0x00000000)

	)

398 
	#RTC_Ouut_ArmA
 ((
ut32_t
)0x00200000)

	)

399 
	#RTC_Ouut_ArmB
 ((
ut32_t
)0x00400000)

	)

400 
	#RTC_Ouut_WakeUp
 ((
ut32_t
)0x00600000)

	)

402 
	#IS_RTC_OUTPUT
(
OUTPUT
(((OUTPUT=
RTC_Ouut_Dib
|| \

	)

403 ((
OUTPUT
=
RTC_Ouut_ArmA
) || \

404 ((
OUTPUT
=
RTC_Ouut_ArmB
) || \

405 ((
OUTPUT
=
RTC_Ouut_WakeUp
))

414 
	#RTC_OuutPެy_High
 ((
ut32_t
)0x00000000)

	)

415 
	#RTC_OuutPެy_Low
 ((
ut32_t
)0x00100000)

	)

416 
	#IS_RTC_OUTPUT_POL
(
POL
(((POL=
RTC_OuutPެy_High
|| \

	)

417 ((
POL
=
RTC_OuutPެy_Low
))

426 
	#RTC_CibSign_Posive
 ((
ut32_t
)0x00000000)

	)

427 
	#RTC_CibSign_Negive
 ((
ut32_t
)0x00000080)

	)

428 
	#IS_RTC_CALIB_SIGN
(
SIGN
(((SIGN=
RTC_CibSign_Posive
|| \

	)

429 ((
SIGN
=
RTC_CibSign_Negive
))

430 
	#IS_RTC_CALIB_VALUE
(
VALUE
((VALUE< 0x20)

	)

439 
	#RTC_CibOuut_512Hz
 ((
ut32_t
)0x00000000)

	)

440 
	#RTC_CibOuut_1Hz
 ((
ut32_t
)0x00080000)

	)

441 
	#IS_RTC_CALIB_OUTPUT
(
OUTPUT
(((OUTPUT=
RTC_CibOuut_512Hz
|| \

	)

442 ((
OUTPUT
=
RTC_CibOuut_1Hz
))

450 
	#RTC_SmohCibPiod_32c
 ((
ut32_t
)0x00000000

	)

452 
	#RTC_SmohCibPiod_16c
 ((
ut32_t
)0x00002000

	)

454 
	#RTC_SmohCibPiod_8c
 ((
ut32_t
)0x00004000

	)

456 
	#IS_RTC_SMOOTH_CALIB_PERIOD
(
PERIOD
(((PERIOD=
RTC_SmohCibPiod_32c
|| \

	)

457 ((
PERIOD
=
RTC_SmohCibPiod_16c
) || \

458 ((
PERIOD
=
RTC_SmohCibPiod_8c
))

467 
	#RTC_SmohCibPlusPuls_S
 ((
ut32_t
)0x00008000

	)

470 
	#RTC_SmohCibPlusPuls_Ret
 ((
ut32_t
)0x00000000

	)

472 
	#IS_RTC_SMOOTH_CALIB_PLUS
(
PLUS
(((PLUS=
RTC_SmohCibPlusPuls_S
|| \

	)

473 ((
PLUS
=
RTC_SmohCibPlusPuls_Ret
))

482 
	#IS_RTC_SMOOTH_CALIB_MINUS
(
VALUE
((VALUE<0x000001FF)

	)

491 
	#RTC_DayLightSavg_SUB1H
 ((
ut32_t
)0x00020000)

	)

492 
	#RTC_DayLightSavg_ADD1H
 ((
ut32_t
)0x00010000)

	)

493 
	#IS_RTC_DAYLIGHT_SAVING
(
SAVE
(((SAVE=
RTC_DayLightSavg_SUB1H
|| \

	)

494 ((
SAVE
=
RTC_DayLightSavg_ADD1H
))

496 
	#RTC_SteOti_Ret
 ((
ut32_t
)0x00000000)

	)

497 
	#RTC_SteOti_S
 ((
ut32_t
)0x00040000)

	)

498 
	#IS_RTC_STORE_OPERATION
(
OPERATION
(((OPERATION=
RTC_SteOti_Ret
|| \

	)

499 ((
OPERATION
=
RTC_SteOti_S
))

507 
	#RTC_TamrTrigg_RisgEdge
 ((
ut32_t
)0x00000000)

	)

508 
	#RTC_TamrTrigg_FlgEdge
 ((
ut32_t
)0x00000001)

	)

509 
	#RTC_TamrTrigg_LowLev
 ((
ut32_t
)0x00000000)

	)

510 
	#RTC_TamrTrigg_HighLev
 ((
ut32_t
)0x00000001)

	)

511 
	#IS_RTC_TAMPER_TRIGGER
(
TRIGGER
(((TRIGGER=
RTC_TamrTrigg_RisgEdge
|| \

	)

512 ((
TRIGGER
=
RTC_TamrTrigg_FlgEdge
) || \

513 ((
TRIGGER
=
RTC_TamrTrigg_LowLev
) || \

514 ((
TRIGGER
=
RTC_TamrTrigg_HighLev
))

523 
	#RTC_TamrFr_Dib
 ((
ut32_t
)0x00000000

	)

525 
	#RTC_TamrFr_2Same
 ((
ut32_t
)0x00000800

	)

527 
	#RTC_TamrFr_4Same
 ((
ut32_t
)0x00001000

	)

529 
	#RTC_TamrFr_8Same
 ((
ut32_t
)0x00001800

	)

531 
	#IS_RTC_TAMPER_FILTER
(
FILTER
(((FILTER=
RTC_TamrFr_Dib
|| \

	)

532 ((
FILTER
=
RTC_TamrFr_2Same
) || \

533 ((
FILTER
=
RTC_TamrFr_4Same
) || \

534 ((
FILTER
=
RTC_TamrFr_8Same
))

542 
	#RTC_TamrSamgFq_RTCCLK_Div32768
 ((
ut32_t
)0x00000000

	)

544 
	#RTC_TamrSamgFq_RTCCLK_Div16384
 ((
ut32_t
)0x000000100

	)

546 
	#RTC_TamrSamgFq_RTCCLK_Div8192
 ((
ut32_t
)0x00000200

	)

548 
	#RTC_TamrSamgFq_RTCCLK_Div4096
 ((
ut32_t
)0x00000300

	)

550 
	#RTC_TamrSamgFq_RTCCLK_Div2048
 ((
ut32_t
)0x00000400

	)

552 
	#RTC_TamrSamgFq_RTCCLK_Div1024
 ((
ut32_t
)0x00000500

	)

554 
	#RTC_TamrSamgFq_RTCCLK_Div512
 ((
ut32_t
)0x00000600

	)

556 
	#RTC_TamrSamgFq_RTCCLK_Div256
 ((
ut32_t
)0x00000700

	)

558 
	#IS_RTC_TAMPER_SAMPLING_FREQ
(
FREQ
(((FREQ==
RTC_TamrSamgFq_RTCCLK_Div32768
|| \

	)

559 ((
FREQ
==
RTC_TamrSamgFq_RTCCLK_Div16384
) || \

560 ((
FREQ
==
RTC_TamrSamgFq_RTCCLK_Div8192
) || \

561 ((
FREQ
==
RTC_TamrSamgFq_RTCCLK_Div4096
) || \

562 ((
FREQ
==
RTC_TamrSamgFq_RTCCLK_Div2048
) || \

563 ((
FREQ
==
RTC_TamrSamgFq_RTCCLK_Div1024
) || \

564 ((
FREQ
==
RTC_TamrSamgFq_RTCCLK_Div512
) || \

565 ((
FREQ
==
RTC_TamrSamgFq_RTCCLK_Div256
))

574 
	#RTC_TamrPchgeDuti_1RTCCLK
 ((
ut32_t
)0x00000000

	)

576 
	#RTC_TamrPchgeDuti_2RTCCLK
 ((
ut32_t
)0x00002000

	)

578 
	#RTC_TamrPchgeDuti_4RTCCLK
 ((
ut32_t
)0x00004000

	)

580 
	#RTC_TamrPchgeDuti_8RTCCLK
 ((
ut32_t
)0x00006000

	)

583 
	#IS_RTC_TAMPER_PRECHARGE_DURATION
(
DURATION
(((DURATION=
RTC_TamrPchgeDuti_1RTCCLK
|| \

	)

584 ((
DURATION
=
RTC_TamrPchgeDuti_2RTCCLK
) || \

585 ((
DURATION
=
RTC_TamrPchgeDuti_4RTCCLK
) || \

586 ((
DURATION
=
RTC_TamrPchgeDuti_8RTCCLK
))

594 
	#RTC_Tamr_1
 
RTC_TAFCR_TAMP1E


	)

595 
	#IS_RTC_TAMPER
(
TAMPER
(((TAMPER=
RTC_Tamr_1
))

	)

604 
	#RTC_TamrP_PC13
 ((
ut32_t
)0x00000000)

	)

605 
	#RTC_TamrP_PI8
 ((
ut32_t
)0x00010000)

	)

606 
	#IS_RTC_TAMPER_PIN
(
PIN
(((PIN=
RTC_TamrP_PC13
|| \

	)

607 ((
PIN
=
RTC_TamrP_PI8
))

615 
	#RTC_TimeSmpP_PC13
 ((
ut32_t
)0x00000000)

	)

616 
	#RTC_TimeSmpP_PI8
 ((
ut32_t
)0x00020000)

	)

617 
	#IS_RTC_TIMESTAMP_PIN
(
PIN
(((PIN=
RTC_TimeSmpP_PC13
|| \

	)

618 ((
PIN
=
RTC_TimeSmpP_PI8
))

626 
	#RTC_OuutTy_OnD
 ((
ut32_t
)0x00000000)

	)

627 
	#RTC_OuutTy_PushPu
 ((
ut32_t
)0x00040000)

	)

628 
	#IS_RTC_OUTPUT_TYPE
(
TYPE
(((TYPE=
RTC_OuutTy_OnD
|| \

	)

629 ((
TYPE
=
RTC_OuutTy_PushPu
))

638 
	#RTC_ShiAdd1S_Ret
 ((
ut32_t
)0x00000000)

	)

639 
	#RTC_ShiAdd1S_S
 ((
ut32_t
)0x80000000)

	)

640 
	#IS_RTC_SHIFT_ADD1S
(
SEL
(((SEL=
RTC_ShiAdd1S_Ret
|| \

	)

641 ((
SEL
=
RTC_ShiAdd1S_S
))

649 
	#IS_RTC_SHIFT_SUBFS
(
FS
((FS<0x00007FFF)

	)

659 
	#RTC_BKP_DR0
 ((
ut32_t
)0x00000000)

	)

660 
	#RTC_BKP_DR1
 ((
ut32_t
)0x00000001)

	)

661 
	#RTC_BKP_DR2
 ((
ut32_t
)0x00000002)

	)

662 
	#RTC_BKP_DR3
 ((
ut32_t
)0x00000003)

	)

663 
	#RTC_BKP_DR4
 ((
ut32_t
)0x00000004)

	)

664 
	#RTC_BKP_DR5
 ((
ut32_t
)0x00000005)

	)

665 
	#RTC_BKP_DR6
 ((
ut32_t
)0x00000006)

	)

666 
	#RTC_BKP_DR7
 ((
ut32_t
)0x00000007)

	)

667 
	#RTC_BKP_DR8
 ((
ut32_t
)0x00000008)

	)

668 
	#RTC_BKP_DR9
 ((
ut32_t
)0x00000009)

	)

669 
	#RTC_BKP_DR10
 ((
ut32_t
)0x0000000A)

	)

670 
	#RTC_BKP_DR11
 ((
ut32_t
)0x0000000B)

	)

671 
	#RTC_BKP_DR12
 ((
ut32_t
)0x0000000C)

	)

672 
	#RTC_BKP_DR13
 ((
ut32_t
)0x0000000D)

	)

673 
	#RTC_BKP_DR14
 ((
ut32_t
)0x0000000E)

	)

674 
	#RTC_BKP_DR15
 ((
ut32_t
)0x0000000F)

	)

675 
	#RTC_BKP_DR16
 ((
ut32_t
)0x00000010)

	)

676 
	#RTC_BKP_DR17
 ((
ut32_t
)0x00000011)

	)

677 
	#RTC_BKP_DR18
 ((
ut32_t
)0x00000012)

	)

678 
	#RTC_BKP_DR19
 ((
ut32_t
)0x00000013)

	)

679 
	#IS_RTC_BKP
(
BKP
(((BKP=
RTC_BKP_DR0
|| \

	)

680 ((
BKP
=
RTC_BKP_DR1
) || \

681 ((
BKP
=
RTC_BKP_DR2
) || \

682 ((
BKP
=
RTC_BKP_DR3
) || \

683 ((
BKP
=
RTC_BKP_DR4
) || \

684 ((
BKP
=
RTC_BKP_DR5
) || \

685 ((
BKP
=
RTC_BKP_DR6
) || \

686 ((
BKP
=
RTC_BKP_DR7
) || \

687 ((
BKP
=
RTC_BKP_DR8
) || \

688 ((
BKP
=
RTC_BKP_DR9
) || \

689 ((
BKP
=
RTC_BKP_DR10
) || \

690 ((
BKP
=
RTC_BKP_DR11
) || \

691 ((
BKP
=
RTC_BKP_DR12
) || \

692 ((
BKP
=
RTC_BKP_DR13
) || \

693 ((
BKP
=
RTC_BKP_DR14
) || \

694 ((
BKP
=
RTC_BKP_DR15
) || \

695 ((
BKP
=
RTC_BKP_DR16
) || \

696 ((
BKP
=
RTC_BKP_DR17
) || \

697 ((
BKP
=
RTC_BKP_DR18
) || \

698 ((
BKP
=
RTC_BKP_DR19
))

706 
	#RTC_Fm_BIN
 ((
ut32_t
)0x000000000)

	)

707 
	#RTC_Fm_BCD
 ((
ut32_t
)0x000000001)

	)

708 
	#IS_RTC_FORMAT
(
FORMAT
(((FORMAT=
RTC_Fm_BIN
|| ((FORMAT=
RTC_Fm_BCD
))

	)

717 
	#RTC_FLAG_RECALPF
 ((
ut32_t
)0x00010000)

	)

718 
	#RTC_FLAG_TAMP1F
 ((
ut32_t
)0x00002000)

	)

719 
	#RTC_FLAG_TSOVF
 ((
ut32_t
)0x00001000)

	)

720 
	#RTC_FLAG_TSF
 ((
ut32_t
)0x00000800)

	)

721 
	#RTC_FLAG_WUTF
 ((
ut32_t
)0x00000400)

	)

722 
	#RTC_FLAG_ALRBF
 ((
ut32_t
)0x00000200)

	)

723 
	#RTC_FLAG_ALRAF
 ((
ut32_t
)0x00000100)

	)

724 
	#RTC_FLAG_INITF
 ((
ut32_t
)0x00000040)

	)

725 
	#RTC_FLAG_RSF
 ((
ut32_t
)0x00000020)

	)

726 
	#RTC_FLAG_INITS
 ((
ut32_t
)0x00000010)

	)

727 
	#RTC_FLAG_SHPF
 ((
ut32_t
)0x00000008)

	)

728 
	#RTC_FLAG_WUTWF
 ((
ut32_t
)0x00000004)

	)

729 
	#RTC_FLAG_ALRBWF
 ((
ut32_t
)0x00000002)

	)

730 
	#RTC_FLAG_ALRAWF
 ((
ut32_t
)0x00000001)

	)

731 
	#IS_RTC_GET_FLAG
(
FLAG
(((FLAG=
RTC_FLAG_TSOVF
|| ((FLAG=
RTC_FLAG_TSF
|| \

	)

732 ((
FLAG
=
RTC_FLAG_WUTF
|| ((FLAG=
RTC_FLAG_ALRBF
) || \

733 ((
FLAG
=
RTC_FLAG_ALRAF
|| ((FLAG=
RTC_FLAG_INITF
) || \

734 ((
FLAG
=
RTC_FLAG_RSF
|| ((FLAG=
RTC_FLAG_WUTWF
) || \

735 ((
FLAG
=
RTC_FLAG_ALRBWF
|| ((FLAG=
RTC_FLAG_ALRAWF
) || \

736 ((
FLAG
=
RTC_FLAG_TAMP1F
|| ((FLAG=
RTC_FLAG_RECALPF
) || \

737 ((
FLAG
=
RTC_FLAG_SHPF
))

738 
	#IS_RTC_CLEAR_FLAG
(
FLAG
(((FLAG!(
ut32_t
)
RESET
&& (((FLAG& 0xFFFF00DF=(ut32_t)RESET))

	)

746 
	#RTC_IT_TS
 ((
ut32_t
)0x00008000)

	)

747 
	#RTC_IT_WUT
 ((
ut32_t
)0x00004000)

	)

748 
	#RTC_IT_ALRB
 ((
ut32_t
)0x00002000)

	)

749 
	#RTC_IT_ALRA
 ((
ut32_t
)0x00001000)

	)

750 
	#RTC_IT_TAMP
 ((
ut32_t
)0x00000004

	)

751 
	#RTC_IT_TAMP1
 ((
ut32_t
)0x00020000)

	)

753 
	#IS_RTC_CONFIG_IT
(
IT
(((IT!(
ut32_t
)
RESET
&& (((IT& 0xFFFF0FFB=(ut32_t)RESET))

	)

754 
	#IS_RTC_GET_IT
(
IT
(((IT=
RTC_IT_TS
|| ((IT=
RTC_IT_WUT
|| \

	)

755 ((
IT
=
RTC_IT_ALRB
|| ((IT=
RTC_IT_ALRA
) || \

756 ((
IT
=
RTC_IT_TAMP1
))

757 
	#IS_RTC_CLEAR_IT
(
IT
(((IT!(
ut32_t
)
RESET
&& (((IT& 0xFFFD0FFF=(ut32_t)RESET))

	)

766 
	#RTC_DigCibCfig
 
RTC_CrCibCfig


	)

767 
	#RTC_DigCibCmd
 
RTC_CrCibCmd


	)

781 
EStus
 
RTC_DeIn
();

784 
EStus
 
RTC_In
(
RTC_InTyDef
* 
RTC_InSu
);

785 
RTC_SuIn
(
RTC_InTyDef
* 
RTC_InSu
);

786 
RTC_WrePreiCmd
(
FuniڮS
 
NewS
);

787 
EStus
 
RTC_EInMode
();

788 
RTC_ExInMode
();

789 
EStus
 
RTC_WaFSynchro
();

790 
EStus
 
RTC_RefClockCmd
(
FuniڮS
 
NewS
);

791 
RTC_ByssShadowCmd
(
FuniڮS
 
NewS
);

794 
EStus
 
RTC_STime
(
ut32_t
 
RTC_Fm
, 
RTC_TimeTyDef
* 
RTC_TimeSu
);

795 
RTC_TimeSuIn
(
RTC_TimeTyDef
* 
RTC_TimeSu
);

796 
RTC_GTime
(
ut32_t
 
RTC_Fm
, 
RTC_TimeTyDef
* 
RTC_TimeSu
);

797 
ut32_t
 
RTC_GSubSecd
();

798 
EStus
 
RTC_SDe
(
ut32_t
 
RTC_Fm
, 
RTC_DeTyDef
* 
RTC_DeSu
);

799 
RTC_DeSuIn
(
RTC_DeTyDef
* 
RTC_DeSu
);

800 
RTC_GDe
(
ut32_t
 
RTC_Fm
, 
RTC_DeTyDef
* 
RTC_DeSu
);

803 
RTC_SArm
(
ut32_t
 
RTC_Fm
, ut32_
RTC_Arm
, 
RTC_ArmTyDef
* 
RTC_ArmSu
);

804 
RTC_ArmSuIn
(
RTC_ArmTyDef
* 
RTC_ArmSu
);

805 
RTC_GArm
(
ut32_t
 
RTC_Fm
, ut32_
RTC_Arm
, 
RTC_ArmTyDef
* 
RTC_ArmSu
);

806 
EStus
 
RTC_ArmCmd
(
ut32_t
 
RTC_Arm
, 
FuniڮS
 
NewS
);

807 
RTC_ArmSubSecdCfig
(
ut32_t
 
RTC_Arm
, ut32_
RTC_ArmSubSecdVue
, ut32_
RTC_ArmSubSecdMask
);

808 
ut32_t
 
RTC_GArmSubSecd
(ut32_
RTC_Arm
);

811 
RTC_WakeUpClockCfig
(
ut32_t
 
RTC_WakeUpClock
);

812 
RTC_SWakeUpCou
(
ut32_t
 
RTC_WakeUpCou
);

813 
ut32_t
 
RTC_GWakeUpCou
();

814 
EStus
 
RTC_WakeUpCmd
(
FuniڮS
 
NewS
);

817 
RTC_DayLightSavgCfig
(
ut32_t
 
RTC_DayLightSavg
, ut32_
RTC_SteOti
);

818 
ut32_t
 
RTC_GSteOti
();

821 
RTC_OuutCfig
(
ut32_t
 
RTC_Ouut
, ut32_
RTC_OuutPެy
);

824 
EStus
 
RTC_CrCibCfig
(
ut32_t
 
RTC_CibSign
, ut32_
Vue
);

825 
EStus
 
RTC_CrCibCmd
(
FuniڮS
 
NewS
);

826 
RTC_CibOuutCmd
(
FuniڮS
 
NewS
);

827 
RTC_CibOuutCfig
(
ut32_t
 
RTC_CibOuut
);

828 
EStus
 
RTC_SmohCibCfig
(
ut32_t
 
RTC_SmohCibPiod
,

829 
ut32_t
 
RTC_SmohCibPlusPuls
,

830 
ut32_t
 
RTC_SmouthCibMusPulsVue
);

833 
RTC_TimeSmpCmd
(
ut32_t
 
RTC_TimeSmpEdge
, 
FuniڮS
 
NewS
);

834 
RTC_GTimeSmp
(
ut32_t
 
RTC_Fm
, 
RTC_TimeTyDef
* 
RTC_SmpTimeSu
,

835 
RTC_DeTyDef
* 
RTC_SmpDeSu
);

836 
ut32_t
 
RTC_GTimeSmpSubSecd
();

839 
RTC_TamrTriggCfig
(
ut32_t
 
RTC_Tamr
, ut32_
RTC_TamrTrigg
);

840 
RTC_TamrCmd
(
ut32_t
 
RTC_Tamr
, 
FuniڮS
 
NewS
);

841 
RTC_TamrFrCfig
(
ut32_t
 
RTC_TamrFr
);

842 
RTC_TamrSamgFqCfig
(
ut32_t
 
RTC_TamrSamgFq
);

843 
RTC_TamrPsPchgeDuti
(
ut32_t
 
RTC_TamrPchgeDuti
);

844 
RTC_TimeSmpOnTamrDeiCmd
(
FuniڮS
 
NewS
);

845 
RTC_TamrPuUpCmd
(
FuniڮS
 
NewS
);

848 
RTC_WreBackupRegi
(
ut32_t
 
RTC_BKP_DR
, ut32_
Da
);

849 
ut32_t
 
RTC_RdBackupRegi
(ut32_
RTC_BKP_DR
);

853 
RTC_TamrPSei
(
ut32_t
 
RTC_TamrP
);

854 
RTC_TimeSmpPSei
(
ut32_t
 
RTC_TimeSmpP
);

855 
RTC_OuutTyCfig
(
ut32_t
 
RTC_OuutTy
);

858 
EStus
 
RTC_SynchroShiCfig
(
ut32_t
 
RTC_ShiAdd1S
, ut32_
RTC_ShiSubFS
);

861 
RTC_ITCfig
(
ut32_t
 
RTC_IT
, 
FuniڮS
 
NewS
);

862 
FgStus
 
RTC_GFgStus
(
ut32_t
 
RTC_FLAG
);

863 
RTC_CˬFg
(
ut32_t
 
RTC_FLAG
);

864 
ITStus
 
RTC_GITStus
(
ut32_t
 
RTC_IT
);

865 
RTC_CˬITPdgB
(
ut32_t
 
RTC_IT
);

867 #ifde
__lulus


	@inc/spl/stm32f4xx_sai.h

30 #ide
__STM32F4xx_SAI_H


31 
	#__STM32F4xx_SAI_H


	)

33 #ifde
__lulus


38 
	~"m32f4xx.h
"

56 
ut32_t
 
SAI_AudioMode
;

59 
ut32_t
 
SAI_Proc
;

62 
ut32_t
 
SAI_DaSize
;

66 
ut32_t
 
SAI_FB
;

70 
ut32_t
 
SAI_ClockSobg
;

73 
ut32_t
 
SAI_Synchro
;

76 
ut32_t
 
SAI_OUTDRIV
;

81 
ut32_t
 
SAI_NoDivid
;

84 
ut32_t
 
SAI_MaDivid
;

88 
ut32_t
 
SAI_FIFOThshd
;

90 }
	tSAI_InTyDef
;

99 
ut32_t
 
SAI_FmeLgth
;

107 
ut32_t
 
SAI_AiveFmeLgth
;

113 
ut32_t
 
SAI_FSDefi
;

117 
ut32_t
 
SAI_FSPެy
;

121 
ut32_t
 
SAI_FSOfft
;

125 }
	tSAI_FmeInTyDef
;

133 
ut32_t
 
SAI_FBOfft
;

137 
ut32_t
 
SAI_SlSize
;

141 
ut32_t
 
SAI_SlNumb
;

145 
ut32_t
 
SAI_SlAive
;

148 }
	tSAI_SlInTyDef
;

156 
	#IS_SAI_PERIPH
(
PERIPH
((PERIPH=
SAI1
)

	)

158 
	#IS_SAI_BLOCK_PERIPH
(
PERIPH
(((PERIPH=
SAI1_Block_A
|| \

	)

159 ((
PERIPH
=
SAI1_Block_B
))

165 
	#SAI_Mode_MaTx
 ((
ut32_t
)0x00000000)

	)

166 
	#SAI_Mode_MaRx
 ((
ut32_t
)0x00000001)

	)

167 
	#SAI_Mode_SveTx
 ((
ut32_t
)0x00000002)

	)

168 
	#SAI_Mode_SveRx
 ((
ut32_t
)0x00000003)

	)

169 
	#IS_SAI_BLOCK_MODE
(
MODE
(((MODE=
SAI_Mode_MaTx
|| \

	)

170 ((
MODE
=
SAI_Mode_MaRx
) || \

171 ((
MODE
=
SAI_Mode_SveTx
) || \

172 ((
MODE
=
SAI_Mode_SveRx
))

181 
	#SAI_Fe_Proc
 ((
ut32_t
)0x00000000)

	)

182 
	#SAI_SPDIF_Proc
 ((
ut32_t
)
SAI_xCR1_PRTCFG_0
)

	)

183 
	#SAI_AC97_Proc
 ((
ut32_t
)
SAI_xCR1_PRTCFG_1
)

	)

184 
	#IS_SAI_BLOCK_PROTOCOL
(
PROTOCOL
(((PROTOCOL=
SAI_Fe_Proc
|| \

	)

185 ((
PROTOCOL
=
SAI_SPDIF_Proc
) || \

186 ((
PROTOCOL
=
SAI_AC97_Proc
))

195 
	#SAI_DaSize_8b
 ((
ut32_t
)0x00000040)

	)

196 
	#SAI_DaSize_10b
 ((
ut32_t
)0x00000060)

	)

197 
	#SAI_DaSize_16b
 ((
ut32_t
)0x00000080)

	)

198 
	#SAI_DaSize_20b
 ((
ut32_t
)0x000000A0)

	)

199 
	#SAI_DaSize_24b
 ((
ut32_t
)0x000000C0)

	)

200 
	#SAI_DaSize_32b
 ((
ut32_t
)0x000000E0)

	)

201 
	#IS_SAI_BLOCK_DATASIZE
(
DATASIZE
(((DATASIZE=
SAI_DaSize_8b
|| \

	)

202 ((
DATASIZE
=
SAI_DaSize_10b
) || \

203 ((
DATASIZE
=
SAI_DaSize_16b
) || \

204 ((
DATASIZE
=
SAI_DaSize_20b
) || \

205 ((
DATASIZE
=
SAI_DaSize_24b
) || \

206 ((
DATASIZE
=
SAI_DaSize_32b
))

215 
	#SAI_FB_MSB
 ((
ut32_t
)0x00000000)

	)

216 
	#SAI_FB_LSB
 ((
ut32_t
)
SAI_xCR1_LSBFIRST
)

	)

217 
	#IS_SAI_BLOCK_FIRST_BIT
(
BIT
(((BIT=
SAI_FB_MSB
|| \

	)

218 ((
BIT
=
SAI_FB_LSB
))

227 
	#SAI_ClockSobg_FlgEdge
 ((
ut32_t
)0x00000000)

	)

228 
	#SAI_ClockSobg_RisgEdge
 ((
ut32_t
)
SAI_xCR1_CKSTR
)

	)

229 
	#IS_SAI_BLOCK_CLOCK_STROBING
(
CLOCK
(((CLOCK=
SAI_ClockSobg_FlgEdge
|| \

	)

230 ((
CLOCK
=
SAI_ClockSobg_RisgEdge
))

239 
	#SAI_Asynchrous
 ((
ut32_t
)0x00000000)

	)

240 
	#SAI_Synchrous
 ((
ut32_t
)
SAI_xCR1_SYNCEN_0
)

	)

241 
	#IS_SAI_BLOCK_SYNCHRO
(
SYNCHRO
(((SYNCHRO=
SAI_Synchrous
|| \

	)

242 ((
SYNCHRO
=
SAI_Asynchrous
))

251 
	#SAI_OuutDrive_Dibd
 ((
ut32_t
)0x00000000)

	)

252 
	#SAI_OuutDrive_Ebd
 ((
ut32_t
)
SAI_xCR1_OUTDRIV
)

	)

253 
	#IS_SAI_BLOCK_OUTPUT_DRIVE
(
DRIVE
(((DRIVE=
SAI_OuutDrive_Dibd
|| \

	)

254 ((
DRIVE
=
SAI_OuutDrive_Ebd
))

265 
	#SAI_MaDivid_Ebd
 ((
ut32_t
)0x00000000)

	)

266 
	#SAI_MaDivid_Dibd
 ((
ut32_t
)
SAI_xCR1_NODIV
)

	)

267 
	#IS_SAI_BLOCK_NODIVIDER
(
NODIVIDER
(((NODIVIDER=
SAI_MaDivid_Ebd
|| \

	)

268 ((
NODIVIDER
=
SAI_MaDivid_Dibd
))

277 
	#IS_SAI_BLOCK_MASTER_DIVIDER
(
DIVIDER
((DIVIDER<15)

	)

286 
	#IS_SAI_BLOCK_FRAME_LENGTH
(
LENGTH
((8 <(LENGTH)&& ((LENGTH<256))

	)

295 
	#IS_SAI_BLOCK_ACTIVE_FRAME
(
LENGTH
((1 <(LENGTH)&& ((LENGTH<128))

	)

305 
	#SAI_FS_SFme
 ((
ut32_t
)0x00000000)

	)

306 
	#I2S_FS_ChlIdtifiti
 ((
ut32_t
)
SAI_xFRCR_FSDEF
)

	)

307 
	#IS_SAI_BLOCK_FS_DEFINITION
(
DEFINITION
(((DEFINITION=
SAI_FS_SFme
|| \

	)

308 ((
DEFINITION
=
I2S_FS_ChlIdtifiti
))

317 
	#SAI_FS_AiveLow
 ((
ut32_t
)0x00000000)

	)

318 
	#SAI_FS_AiveHigh
 ((
ut32_t
)
SAI_xFRCR_FSPO
)

	)

319 
	#IS_SAI_BLOCK_FS_POLARITY
(
POLARITY
(((POLARITY=
SAI_FS_AiveLow
|| \

	)

320 ((
POLARITY
=
SAI_FS_AiveHigh
))

329 
	#SAI_FS_FB
 ((
ut32_t
)0x00000000)

	)

330 
	#SAI_FS_BefeFB
 ((
ut32_t
)
SAI_xFRCR_FSOFF
)

	)

331 
	#IS_SAI_BLOCK_FS_OFFSET
(
OFFSET
(((OFFSET=
SAI_FS_FB
|| \

	)

332 ((
OFFSET
=
SAI_FS_BefeFB
))

340 
	#IS_SAI_BLOCK_FIRSTBIT_OFFSET
(
OFFSET
((OFFSET<24)

	)

349 
	#SAI_SlSize_DaSize
 ((
ut32_t
)0x00000000)

	)

350 
	#SAI_SlSize_16b
 ((
ut32_t
)
SAI_xSLOTR_SLOTSZ_0
)

	)

351 
	#SAI_SlSize_32b
 ((
ut32_t
)
SAI_xSLOTR_SLOTSZ_1
)

	)

352 
	#IS_SAI_BLOCK_SLOT_SIZE
(
SIZE
(((SIZE=
SAI_SlSize_DaSize
|| \

	)

353 ((
SIZE
=
SAI_SlSize_16b
) || \

354 ((
SIZE
=
SAI_SlSize_32b
))

363 
	#IS_SAI_BLOCK_SLOT_NUMBER
(
NUMBER
((1 <(NUMBER)&& ((NUMBER<16))

	)

372 
	#SAI_Sl_NAive
 ((
ut32_t
)0x00000000)

	)

373 
	#SAI_SlAive_0
 ((
ut32_t
)0x00010000)

	)

374 
	#SAI_SlAive_1
 ((
ut32_t
)0x00020000)

	)

375 
	#SAI_SlAive_2
 ((
ut32_t
)0x00040000)

	)

376 
	#SAI_SlAive_3
 ((
ut32_t
)0x00080000)

	)

377 
	#SAI_SlAive_4
 ((
ut32_t
)0x00100000)

	)

378 
	#SAI_SlAive_5
 ((
ut32_t
)0x00200000)

	)

379 
	#SAI_SlAive_6
 ((
ut32_t
)0x00400000)

	)

380 
	#SAI_SlAive_7
 ((
ut32_t
)0x00800000)

	)

381 
	#SAI_SlAive_8
 ((
ut32_t
)0x01000000)

	)

382 
	#SAI_SlAive_9
 ((
ut32_t
)0x02000000)

	)

383 
	#SAI_SlAive_10
 ((
ut32_t
)0x04000000)

	)

384 
	#SAI_SlAive_11
 ((
ut32_t
)0x08000000)

	)

385 
	#SAI_SlAive_12
 ((
ut32_t
)0x10000000)

	)

386 
	#SAI_SlAive_13
 ((
ut32_t
)0x20000000)

	)

387 
	#SAI_SlAive_14
 ((
ut32_t
)0x40000000)

	)

388 
	#SAI_SlAive_15
 ((
ut32_t
)0x80000000)

	)

389 
	#SAI_SlAive_ALL
 ((
ut32_t
)0xFFFF0000)

	)

391 
	#IS_SAI_SLOT_ACTIVE
(
ACTIVE
((ACTIVE!0)

	)

401 
	#SAI_MoMode
 ((
ut32_t
)
SAI_xCR1_MONO
)

	)

402 
	#SAI_SeoMode
 ((
ut32_t
)0x00000000)

	)

403 
	#IS_SAI_BLOCK_MONO_STREO_MODE
(
MODE
(((MODE=
SAI_MoMode
||\

	)

404 ((
MODE
=
SAI_SeoMode
))

413 
	#SAI_Ouut_NRd
 ((
ut32_t
)0x00000000)

	)

414 
	#SAI_Ouut_Rd
 ((
ut32_t
)
SAI_xCR2_TRIS
)

	)

415 
	#IS_SAI_BLOCK_TRISTATE_MANAGEMENT
(
STATE
(((STATE=
SAI_Ouut_NRd
||\

	)

416 ((
STATE
=
SAI_Ouut_Rd
))

425 
	#SAI_Thshd_FIFOEmy
 ((
ut32_t
)0x00000000)

	)

426 
	#SAI_FIFOThshd_1QurFu
 ((
ut32_t
)0x00000001)

	)

427 
	#SAI_FIFOThshd_HfFu
 ((
ut32_t
)0x00000002)

	)

428 
	#SAI_FIFOThshd_3QursFu
 ((
ut32_t
)0x00000003)

	)

429 
	#SAI_FIFOThshd_Fu
 ((
ut32_t
)0x00000004)

	)

430 
	#IS_SAI_BLOCK_FIFO_THRESHOLD
(
THRESHOLD
(((THRESHOLD=
SAI_Thshd_FIFOEmy
|| \

	)

431 ((
THRESHOLD
=
SAI_FIFOThshd_1QurFu
) || \

432 ((
THRESHOLD
=
SAI_FIFOThshd_HfFu
) || \

433 ((
THRESHOLD
=
SAI_FIFOThshd_3QursFu
) || \

434 ((
THRESHOLD
=
SAI_FIFOThshd_Fu
))

443 
	#SAI_NoComndg
 ((
ut32_t
)0x00000000)

	)

444 
	#SAI_ULaw_1CPL_Comndg
 ((
ut32_t
)0x00008000)

	)

445 
	#SAI_ALaw_1CPL_Comndg
 ((
ut32_t
)0x0000C000)

	)

446 
	#SAI_ULaw_2CPL_Comndg
 ((
ut32_t
)0x0000A000)

	)

447 
	#SAI_ALaw_2CPL_Comndg
 ((
ut32_t
)0x0000E000)

	)

448 
	#IS_SAI_BLOCK_COMPANDING_MODE
(
MODE
(((MODE=
SAI_NoComndg
|| \

	)

449 ((
MODE
=
SAI_ULaw_1CPL_Comndg
) || \

450 ((
MODE
=
SAI_ALaw_1CPL_Comndg
) || \

451 ((
MODE
=
SAI_ULaw_2CPL_Comndg
) || \

452 ((
MODE
=
SAI_ALaw_2CPL_Comndg
))

461 
	#SAI_ZoVue
 ((
ut32_t
)0x00000000)

	)

462 
	#SAI_LaStVue
 ((
ut32_t
)
SAI_xCR2_MUTEVAL
)

	)

463 
	#IS_SAI_BLOCK_MUTE_VALUE
(
VALUE
(((VALUE=
SAI_ZoVue
|| \

	)

464 ((
VALUE
=
SAI_LaStVue
))

473 
	#IS_SAI_BLOCK_MUTE_COUNTER
(
COUNTER
((COUNTER<63)

	)

483 
	#SAI_IT_OVRUDR
 ((
ut32_t
)
SAI_xIMR_OVRUDRIE
)

	)

484 
	#SAI_IT_MUTEDET
 ((
ut32_t
)
SAI_xIMR_MUTEDETIE
)

	)

485 
	#SAI_IT_WCKCFG
 ((
ut32_t
)
SAI_xIMR_WCKCFGIE
)

	)

486 
	#SAI_IT_FREQ
 ((
ut32_t
)
SAI_xIMR_FREQIE
)

	)

487 
	#SAI_IT_CNRDY
 ((
ut32_t
)
SAI_xIMR_CNRDYIE
)

	)

488 
	#SAI_IT_AFSDET
 ((
ut32_t
)
SAI_xIMR_AFSDETIE
)

	)

489 
	#SAI_IT_LFSDET
 ((
ut32_t
)
SAI_xIMR_LFSDETIE
)

	)

491 
	#IS_SAI_BLOCK_CONFIG_IT
(
IT
(((IT=
SAI_IT_OVRUDR
|| \

	)

492 ((
IT
=
SAI_IT_MUTEDET
) || \

493 ((
IT
=
SAI_IT_WCKCFG
) || \

494 ((
IT
=
SAI_IT_FREQ
) || \

495 ((
IT
=
SAI_IT_CNRDY
) || \

496 ((
IT
=
SAI_IT_AFSDET
) || \

497 ((
IT
=
SAI_IT_LFSDET
))

506 
	#SAI_FLAG_OVRUDR
 ((
ut32_t
)
SAI_xSR_OVRUDR
)

	)

507 
	#SAI_FLAG_MUTEDET
 ((
ut32_t
)
SAI_xSR_MUTEDET
)

	)

508 
	#SAI_FLAG_WCKCFG
 ((
ut32_t
)
SAI_xSR_WCKCFG
)

	)

509 
	#SAI_FLAG_FREQ
 ((
ut32_t
)
SAI_xSR_FREQ
)

	)

510 
	#SAI_FLAG_CNRDY
 ((
ut32_t
)
SAI_xSR_CNRDY
)

	)

511 
	#SAI_FLAG_AFSDET
 ((
ut32_t
)
SAI_xSR_AFSDET
)

	)

512 
	#SAI_FLAG_LFSDET
 ((
ut32_t
)
SAI_xSR_LFSDET
)

	)

514 
	#IS_SAI_BLOCK_GET_FLAG
(
FLAG
(((FLAG=
SAI_FLAG_OVRUDR
|| \

	)

515 ((
FLAG
=
SAI_FLAG_MUTEDET
) || \

516 ((
FLAG
=
SAI_FLAG_WCKCFG
) || \

517 ((
FLAG
=
SAI_FLAG_FREQ
) || \

518 ((
FLAG
=
SAI_FLAG_CNRDY
) || \

519 ((
FLAG
=
SAI_FLAG_AFSDET
) || \

520 ((
FLAG
=
SAI_FLAG_LFSDET
))

522 
	#IS_SAI_BLOCK_CLEAR_FLAG
(
FLAG
(((FLAG=
SAI_FLAG_OVRUDR
|| \

	)

523 ((
FLAG
=
SAI_FLAG_MUTEDET
) || \

524 ((
FLAG
=
SAI_FLAG_WCKCFG
) || \

525 ((
FLAG
=
SAI_FLAG_FREQ
) || \

526 ((
FLAG
=
SAI_FLAG_CNRDY
) || \

527 ((
FLAG
=
SAI_FLAG_AFSDET
) || \

528 ((
FLAG
=
SAI_FLAG_LFSDET
))

536 
	#SAI_FIFOStus_Emy
 ((
ut32_t
)0x00000000)

	)

537 
	#SAI_FIFOStus_Less1QurFu
 ((
ut32_t
)0x00010000)

	)

538 
	#SAI_FIFOStus_1QurFu
 ((
ut32_t
)0x00020000)

	)

539 
	#SAI_FIFOStus_HfFu
 ((
ut32_t
)0x00030000)

	)

540 
	#SAI_FIFOStus_3QursFu
 ((
ut32_t
)0x00040000)

	)

541 
	#SAI_FIFOStus_Fu
 ((
ut32_t
)0x00050000)

	)

543 
	#IS_SAI_BLOCK_FIFO_STATUS
(
STATUS
(((STATUS=
SAI_FIFOStus_Less1QurFu
 ) || \

	)

544 ((
STATUS
=
SAI_FIFOStus_HfFu
) || \

545 ((
STATUS
=
SAI_FIFOStus_1QurFu
) || \

546 ((
STATUS
=
SAI_FIFOStus_3QursFu
) || \

547 ((
STATUS
=
SAI_FIFOStus_Fu
) || \

548 ((
STATUS
=
SAI_FIFOStus_Emy
))

562 
SAI_DeIn
(
SAI_TyDef
* 
SAIx
);

565 
SAI_In
(
SAI_Block_TyDef
* 
SAI_Block_x
, 
SAI_InTyDef
* 
SAI_InSu
);

566 
SAI_FmeIn
(
SAI_Block_TyDef
* 
SAI_Block_x
, 
SAI_FmeInTyDef
* 
SAI_FmeInSu
);

567 
SAI_SlIn
(
SAI_Block_TyDef
* 
SAI_Block_x
, 
SAI_SlInTyDef
* 
SAI_SlInSu
);

568 
SAI_SuIn
(
SAI_InTyDef
* 
SAI_InSu
);

569 
SAI_FmeSuIn
(
SAI_FmeInTyDef
* 
SAI_FmeInSu
);

570 
SAI_SlSuIn
(
SAI_SlInTyDef
* 
SAI_SlInSu
);

572 
SAI_Cmd
(
SAI_Block_TyDef
* 
SAI_Block_x
, 
FuniڮS
 
NewS
);

573 
SAI_MoModeCfig
(
SAI_Block_TyDef
* 
SAI_Block_x
, 
ut32_t
 
SAI_Mo_SeoMode
);

574 
SAI_TRISCfig
(
SAI_Block_TyDef
* 
SAI_Block_x
, 
ut32_t
 
SAI_TRIS
);

575 
SAI_ComndgModeCfig
(
SAI_Block_TyDef
* 
SAI_Block_x
, 
ut32_t
 
SAI_ComndgMode
);

576 
SAI_MuModeCmd
(
SAI_Block_TyDef
* 
SAI_Block_x
, 
FuniڮS
 
NewS
);

577 
SAI_MuVueCfig
(
SAI_Block_TyDef
* 
SAI_Block_x
, 
ut32_t
 
SAI_MuVue
);

578 
SAI_MuFmeCouCfig
(
SAI_Block_TyDef
* 
SAI_Block_x
, 
ut32_t
 
SAI_MuCou
);

579 
SAI_FlushFIFO
(
SAI_Block_TyDef
* 
SAI_Block_x
);

582 
SAI_SdDa
(
SAI_Block_TyDef
* 
SAI_Block_x
, 
ut32_t
 
Da
);

583 
ut32_t
 
SAI_ReiveDa
(
SAI_Block_TyDef
* 
SAI_Block_x
);

586 
SAI_DMACmd
(
SAI_Block_TyDef
* 
SAI_Block_x
, 
FuniڮS
 
NewS
);

589 
SAI_ITCfig
(
SAI_Block_TyDef
* 
SAI_Block_x
, 
ut32_t
 
SAI_IT
, 
FuniڮS
 
NewS
);

590 
FgStus
 
SAI_GFgStus
(
SAI_Block_TyDef
* 
SAI_Block_x
, 
ut32_t
 
SAI_FLAG
);

591 
SAI_CˬFg
(
SAI_Block_TyDef
* 
SAI_Block_x
, 
ut32_t
 
SAI_FLAG
);

592 
ITStus
 
SAI_GITStus
(
SAI_Block_TyDef
* 
SAI_Block_x
, 
ut32_t
 
SAI_IT
);

593 
SAI_CˬITPdgB
(
SAI_Block_TyDef
* 
SAI_Block_x
, 
ut32_t
 
SAI_IT
);

594 
FuniڮS
 
SAI_GCmdStus
(
SAI_Block_TyDef
* 
SAI_Block_x
);

595 
ut32_t
 
SAI_GFIFOStus
(
SAI_Block_TyDef
* 
SAI_Block_x
);

597 #ifde
__lulus


	@inc/spl/stm32f4xx_sdio.h

30 #ide
__STM32F4xx_SDIO_H


31 
	#__STM32F4xx_SDIO_H


	)

33 #ifde
__lulus


38 
	~"m32f4xx.h
"

52 
ut32_t
 
SDIO_ClockEdge
;

55 
ut32_t
 
SDIO_ClockByss
;

59 
ut32_t
 
SDIO_ClockPowSave
;

63 
ut32_t
 
SDIO_BusWide
;

66 
ut32_t
 
SDIO_HdweFlowCڌ
;

69 
ut8_t
 
SDIO_ClockDiv
;

72 } 
	tSDIO_InTyDef
;

76 
ut32_t
 
SDIO_Argumt
;

81 
ut32_t
 
SDIO_CmdIndex
;

83 
ut32_t
 
SDIO_Reڣ
;

86 
ut32_t
 
SDIO_Wa
;

89 
ut32_t
 
SDIO_CPSM
;

92 } 
	tSDIO_CmdInTyDef
;

96 
ut32_t
 
SDIO_DaTimeOut
;

98 
ut32_t
 
SDIO_DaLgth
;

100 
ut32_t
 
SDIO_DaBlockSize
;

103 
ut32_t
 
SDIO_TnsrD
;

107 
ut32_t
 
SDIO_TnsrMode
;

110 
ut32_t
 
SDIO_DPSM
;

113 } 
	tSDIO_DaInTyDef
;

126 
	#SDIO_ClockEdge_Risg
 ((
ut32_t
)0x00000000)

	)

127 
	#SDIO_ClockEdge_Flg
 ((
ut32_t
)0x00002000)

	)

128 
	#IS_SDIO_CLOCK_EDGE
(
EDGE
(((EDGE=
SDIO_ClockEdge_Risg
|| \

	)

129 ((
EDGE
=
SDIO_ClockEdge_Flg
))

138 
	#SDIO_ClockByss_Dib
 ((
ut32_t
)0x00000000)

	)

139 
	#SDIO_ClockByss_Eb
 ((
ut32_t
)0x00000400)

	)

140 
	#IS_SDIO_CLOCK_BYPASS
(
BYPASS
(((BYPASS=
SDIO_ClockByss_Dib
|| \

	)

141 ((
BYPASS
=
SDIO_ClockByss_Eb
))

150 
	#SDIO_ClockPowSave_Dib
 ((
ut32_t
)0x00000000)

	)

151 
	#SDIO_ClockPowSave_Eb
 ((
ut32_t
)0x00000200)

	)

152 
	#IS_SDIO_CLOCK_POWER_SAVE
(
SAVE
(((SAVE=
SDIO_ClockPowSave_Dib
|| \

	)

153 ((
SAVE
=
SDIO_ClockPowSave_Eb
))

162 
	#SDIO_BusWide_1b
 ((
ut32_t
)0x00000000)

	)

163 
	#SDIO_BusWide_4b
 ((
ut32_t
)0x00000800)

	)

164 
	#SDIO_BusWide_8b
 ((
ut32_t
)0x00001000)

	)

165 
	#IS_SDIO_BUS_WIDE
(
WIDE
(((WIDE=
SDIO_BusWide_1b
|| ((WIDE=
SDIO_BusWide_4b
|| \

	)

166 ((
WIDE
=
SDIO_BusWide_8b
))

176 
	#SDIO_HdweFlowCڌ_Dib
 ((
ut32_t
)0x00000000)

	)

177 
	#SDIO_HdweFlowCڌ_Eb
 ((
ut32_t
)0x00004000)

	)

178 
	#IS_SDIO_HARDWARE_FLOW_CONTROL
(
CONTROL
(((CONTROL=
SDIO_HdweFlowCڌ_Dib
|| \

	)

179 ((
CONTROL
=
SDIO_HdweFlowCڌ_Eb
))

188 
	#SDIO_PowS_OFF
 ((
ut32_t
)0x00000000)

	)

189 
	#SDIO_PowS_ON
 ((
ut32_t
)0x00000003)

	)

190 
	#IS_SDIO_POWER_STATE
(
STATE
(((STATE=
SDIO_PowS_OFF
|| ((STATE=
SDIO_PowS_ON
))

	)

200 
	#SDIO_IT_CCRCFAIL
 ((
ut32_t
)0x00000001)

	)

201 
	#SDIO_IT_DCRCFAIL
 ((
ut32_t
)0x00000002)

	)

202 
	#SDIO_IT_CTIMEOUT
 ((
ut32_t
)0x00000004)

	)

203 
	#SDIO_IT_DTIMEOUT
 ((
ut32_t
)0x00000008)

	)

204 
	#SDIO_IT_TXUNDERR
 ((
ut32_t
)0x00000010)

	)

205 
	#SDIO_IT_RXOVERR
 ((
ut32_t
)0x00000020)

	)

206 
	#SDIO_IT_CMDREND
 ((
ut32_t
)0x00000040)

	)

207 
	#SDIO_IT_CMDSENT
 ((
ut32_t
)0x00000080)

	)

208 
	#SDIO_IT_DATAEND
 ((
ut32_t
)0x00000100)

	)

209 
	#SDIO_IT_STBITERR
 ((
ut32_t
)0x00000200)

	)

210 
	#SDIO_IT_DBCKEND
 ((
ut32_t
)0x00000400)

	)

211 
	#SDIO_IT_CMDACT
 ((
ut32_t
)0x00000800)

	)

212 
	#SDIO_IT_TXACT
 ((
ut32_t
)0x00001000)

	)

213 
	#SDIO_IT_RXACT
 ((
ut32_t
)0x00002000)

	)

214 
	#SDIO_IT_TXFIFOHE
 ((
ut32_t
)0x00004000)

	)

215 
	#SDIO_IT_RXFIFOHF
 ((
ut32_t
)0x00008000)

	)

216 
	#SDIO_IT_TXFIFOF
 ((
ut32_t
)0x00010000)

	)

217 
	#SDIO_IT_RXFIFOF
 ((
ut32_t
)0x00020000)

	)

218 
	#SDIO_IT_TXFIFOE
 ((
ut32_t
)0x00040000)

	)

219 
	#SDIO_IT_RXFIFOE
 ((
ut32_t
)0x00080000)

	)

220 
	#SDIO_IT_TXDAVL
 ((
ut32_t
)0x00100000)

	)

221 
	#SDIO_IT_RXDAVL
 ((
ut32_t
)0x00200000)

	)

222 
	#SDIO_IT_SDIOIT
 ((
ut32_t
)0x00400000)

	)

223 
	#SDIO_IT_CEATAEND
 ((
ut32_t
)0x00800000)

	)

224 
	#IS_SDIO_IT
(
IT
((((IT& (
ut32_t
)0xFF000000=0x00&& ((IT!(ut32_t)0x00))

	)

233 
	#IS_SDIO_CMD_INDEX
(
INDEX
((INDEX< 0x40)

	)

242 
	#SDIO_Reڣ_No
 ((
ut32_t
)0x00000000)

	)

243 
	#SDIO_Reڣ_Sht
 ((
ut32_t
)0x00000040)

	)

244 
	#SDIO_Reڣ_Lg
 ((
ut32_t
)0x000000C0)

	)

245 
	#IS_SDIO_RESPONSE
(
RESPONSE
(((RESPONSE=
SDIO_Reڣ_No
|| \

	)

246 ((
RESPONSE
=
SDIO_Reڣ_Sht
) || \

247 ((
RESPONSE
=
SDIO_Reڣ_Lg
))

256 
	#SDIO_Wa_No
 ((
ut32_t
)0x00000000

	)

257 
	#SDIO_Wa_IT
 ((
ut32_t
)0x00000100

	)

258 
	#SDIO_Wa_Pd
 ((
ut32_t
)0x00000200

	)

259 
	#IS_SDIO_WAIT
(
WAIT
(((WAIT=
SDIO_Wa_No
|| ((WAIT=
SDIO_Wa_IT
|| \

	)

260 ((
WAIT
=
SDIO_Wa_Pd
))

269 
	#SDIO_CPSM_Dib
 ((
ut32_t
)0x00000000)

	)

270 
	#SDIO_CPSM_Eb
 ((
ut32_t
)0x00000400)

	)

271 
	#IS_SDIO_CPSM
(
CPSM
(((CPSM=
SDIO_CPSM_Eb
|| ((CPSM=
SDIO_CPSM_Dib
))

	)

280 
	#SDIO_RESP1
 ((
ut32_t
)0x00000000)

	)

281 
	#SDIO_RESP2
 ((
ut32_t
)0x00000004)

	)

282 
	#SDIO_RESP3
 ((
ut32_t
)0x00000008)

	)

283 
	#SDIO_RESP4
 ((
ut32_t
)0x0000000C)

	)

284 
	#IS_SDIO_RESP
(
RESP
(((RESP=
SDIO_RESP1
|| ((RESP=
SDIO_RESP2
|| \

	)

285 ((
RESP
=
SDIO_RESP3
|| ((RESP=
SDIO_RESP4
))

294 
	#IS_SDIO_DATA_LENGTH
(
LENGTH
((LENGTH<0x01FFFFFF)

	)

303 
	#SDIO_DaBlockSize_1b
 ((
ut32_t
)0x00000000)

	)

304 
	#SDIO_DaBlockSize_2b
 ((
ut32_t
)0x00000010)

	)

305 
	#SDIO_DaBlockSize_4b
 ((
ut32_t
)0x00000020)

	)

306 
	#SDIO_DaBlockSize_8b
 ((
ut32_t
)0x00000030)

	)

307 
	#SDIO_DaBlockSize_16b
 ((
ut32_t
)0x00000040)

	)

308 
	#SDIO_DaBlockSize_32b
 ((
ut32_t
)0x00000050)

	)

309 
	#SDIO_DaBlockSize_64b
 ((
ut32_t
)0x00000060)

	)

310 
	#SDIO_DaBlockSize_128b
 ((
ut32_t
)0x00000070)

	)

311 
	#SDIO_DaBlockSize_256b
 ((
ut32_t
)0x00000080)

	)

312 
	#SDIO_DaBlockSize_512b
 ((
ut32_t
)0x00000090)

	)

313 
	#SDIO_DaBlockSize_1024b
 ((
ut32_t
)0x000000A0)

	)

314 
	#SDIO_DaBlockSize_2048b
 ((
ut32_t
)0x000000B0)

	)

315 
	#SDIO_DaBlockSize_4096b
 ((
ut32_t
)0x000000C0)

	)

316 
	#SDIO_DaBlockSize_8192b
 ((
ut32_t
)0x000000D0)

	)

317 
	#SDIO_DaBlockSize_16384b
 ((
ut32_t
)0x000000E0)

	)

318 
	#IS_SDIO_BLOCK_SIZE
(
SIZE
(((SIZE=
SDIO_DaBlockSize_1b
|| \

	)

319 ((
SIZE
=
SDIO_DaBlockSize_2b
) || \

320 ((
SIZE
=
SDIO_DaBlockSize_4b
) || \

321 ((
SIZE
=
SDIO_DaBlockSize_8b
) || \

322 ((
SIZE
=
SDIO_DaBlockSize_16b
) || \

323 ((
SIZE
=
SDIO_DaBlockSize_32b
) || \

324 ((
SIZE
=
SDIO_DaBlockSize_64b
) || \

325 ((
SIZE
=
SDIO_DaBlockSize_128b
) || \

326 ((
SIZE
=
SDIO_DaBlockSize_256b
) || \

327 ((
SIZE
=
SDIO_DaBlockSize_512b
) || \

328 ((
SIZE
=
SDIO_DaBlockSize_1024b
) || \

329 ((
SIZE
=
SDIO_DaBlockSize_2048b
) || \

330 ((
SIZE
=
SDIO_DaBlockSize_4096b
) || \

331 ((
SIZE
=
SDIO_DaBlockSize_8192b
) || \

332 ((
SIZE
=
SDIO_DaBlockSize_16384b
))

341 
	#SDIO_TnsrD_ToCd
 ((
ut32_t
)0x00000000)

	)

342 
	#SDIO_TnsrD_ToSDIO
 ((
ut32_t
)0x00000002)

	)

343 
	#IS_SDIO_TRANSFER_DIR
(
DIR
(((DIR=
SDIO_TnsrD_ToCd
|| \

	)

344 ((
DIR
=
SDIO_TnsrD_ToSDIO
))

353 
	#SDIO_TnsrMode_Block
 ((
ut32_t
)0x00000000)

	)

354 
	#SDIO_TnsrMode_Sm
 ((
ut32_t
)0x00000004)

	)

355 
	#IS_SDIO_TRANSFER_MODE
(
MODE
(((MODE=
SDIO_TnsrMode_Sm
|| \

	)

356 ((
MODE
=
SDIO_TnsrMode_Block
))

365 
	#SDIO_DPSM_Dib
 ((
ut32_t
)0x00000000)

	)

366 
	#SDIO_DPSM_Eb
 ((
ut32_t
)0x00000001)

	)

367 
	#IS_SDIO_DPSM
(
DPSM
(((DPSM=
SDIO_DPSM_Eb
|| ((DPSM=
SDIO_DPSM_Dib
))

	)

376 
	#SDIO_FLAG_CCRCFAIL
 ((
ut32_t
)0x00000001)

	)

377 
	#SDIO_FLAG_DCRCFAIL
 ((
ut32_t
)0x00000002)

	)

378 
	#SDIO_FLAG_CTIMEOUT
 ((
ut32_t
)0x00000004)

	)

379 
	#SDIO_FLAG_DTIMEOUT
 ((
ut32_t
)0x00000008)

	)

380 
	#SDIO_FLAG_TXUNDERR
 ((
ut32_t
)0x00000010)

	)

381 
	#SDIO_FLAG_RXOVERR
 ((
ut32_t
)0x00000020)

	)

382 
	#SDIO_FLAG_CMDREND
 ((
ut32_t
)0x00000040)

	)

383 
	#SDIO_FLAG_CMDSENT
 ((
ut32_t
)0x00000080)

	)

384 
	#SDIO_FLAG_DATAEND
 ((
ut32_t
)0x00000100)

	)

385 
	#SDIO_FLAG_STBITERR
 ((
ut32_t
)0x00000200)

	)

386 
	#SDIO_FLAG_DBCKEND
 ((
ut32_t
)0x00000400)

	)

387 
	#SDIO_FLAG_CMDACT
 ((
ut32_t
)0x00000800)

	)

388 
	#SDIO_FLAG_TXACT
 ((
ut32_t
)0x00001000)

	)

389 
	#SDIO_FLAG_RXACT
 ((
ut32_t
)0x00002000)

	)

390 
	#SDIO_FLAG_TXFIFOHE
 ((
ut32_t
)0x00004000)

	)

391 
	#SDIO_FLAG_RXFIFOHF
 ((
ut32_t
)0x00008000)

	)

392 
	#SDIO_FLAG_TXFIFOF
 ((
ut32_t
)0x00010000)

	)

393 
	#SDIO_FLAG_RXFIFOF
 ((
ut32_t
)0x00020000)

	)

394 
	#SDIO_FLAG_TXFIFOE
 ((
ut32_t
)0x00040000)

	)

395 
	#SDIO_FLAG_RXFIFOE
 ((
ut32_t
)0x00080000)

	)

396 
	#SDIO_FLAG_TXDAVL
 ((
ut32_t
)0x00100000)

	)

397 
	#SDIO_FLAG_RXDAVL
 ((
ut32_t
)0x00200000)

	)

398 
	#SDIO_FLAG_SDIOIT
 ((
ut32_t
)0x00400000)

	)

399 
	#SDIO_FLAG_CEATAEND
 ((
ut32_t
)0x00800000)

	)

400 
	#IS_SDIO_FLAG
(
FLAG
(((FLAG=
SDIO_FLAG_CCRCFAIL
|| \

	)

401 ((
FLAG
=
SDIO_FLAG_DCRCFAIL
) || \

402 ((
FLAG
=
SDIO_FLAG_CTIMEOUT
) || \

403 ((
FLAG
=
SDIO_FLAG_DTIMEOUT
) || \

404 ((
FLAG
=
SDIO_FLAG_TXUNDERR
) || \

405 ((
FLAG
=
SDIO_FLAG_RXOVERR
) || \

406 ((
FLAG
=
SDIO_FLAG_CMDREND
) || \

407 ((
FLAG
=
SDIO_FLAG_CMDSENT
) || \

408 ((
FLAG
=
SDIO_FLAG_DATAEND
) || \

409 ((
FLAG
=
SDIO_FLAG_STBITERR
) || \

410 ((
FLAG
=
SDIO_FLAG_DBCKEND
) || \

411 ((
FLAG
=
SDIO_FLAG_CMDACT
) || \

412 ((
FLAG
=
SDIO_FLAG_TXACT
) || \

413 ((
FLAG
=
SDIO_FLAG_RXACT
) || \

414 ((
FLAG
=
SDIO_FLAG_TXFIFOHE
) || \

415 ((
FLAG
=
SDIO_FLAG_RXFIFOHF
) || \

416 ((
FLAG
=
SDIO_FLAG_TXFIFOF
) || \

417 ((
FLAG
=
SDIO_FLAG_RXFIFOF
) || \

418 ((
FLAG
=
SDIO_FLAG_TXFIFOE
) || \

419 ((
FLAG
=
SDIO_FLAG_RXFIFOE
) || \

420 ((
FLAG
=
SDIO_FLAG_TXDAVL
) || \

421 ((
FLAG
=
SDIO_FLAG_RXDAVL
) || \

422 ((
FLAG
=
SDIO_FLAG_SDIOIT
) || \

423 ((
FLAG
=
SDIO_FLAG_CEATAEND
))

425 
	#IS_SDIO_CLEAR_FLAG
(
FLAG
((((FLAG& (
ut32_t
)0xFF3FF800=0x00&& ((FLAG!(ut32_t)0x00))

	)

427 
	#IS_SDIO_GET_IT
(
IT
(((IT=
SDIO_IT_CCRCFAIL
|| \

	)

428 ((
IT
=
SDIO_IT_DCRCFAIL
) || \

429 ((
IT
=
SDIO_IT_CTIMEOUT
) || \

430 ((
IT
=
SDIO_IT_DTIMEOUT
) || \

431 ((
IT
=
SDIO_IT_TXUNDERR
) || \

432 ((
IT
=
SDIO_IT_RXOVERR
) || \

433 ((
IT
=
SDIO_IT_CMDREND
) || \

434 ((
IT
=
SDIO_IT_CMDSENT
) || \

435 ((
IT
=
SDIO_IT_DATAEND
) || \

436 ((
IT
=
SDIO_IT_STBITERR
) || \

437 ((
IT
=
SDIO_IT_DBCKEND
) || \

438 ((
IT
=
SDIO_IT_CMDACT
) || \

439 ((
IT
=
SDIO_IT_TXACT
) || \

440 ((
IT
=
SDIO_IT_RXACT
) || \

441 ((
IT
=
SDIO_IT_TXFIFOHE
) || \

442 ((
IT
=
SDIO_IT_RXFIFOHF
) || \

443 ((
IT
=
SDIO_IT_TXFIFOF
) || \

444 ((
IT
=
SDIO_IT_RXFIFOF
) || \

445 ((
IT
=
SDIO_IT_TXFIFOE
) || \

446 ((
IT
=
SDIO_IT_RXFIFOE
) || \

447 ((
IT
=
SDIO_IT_TXDAVL
) || \

448 ((
IT
=
SDIO_IT_RXDAVL
) || \

449 ((
IT
=
SDIO_IT_SDIOIT
) || \

450 ((
IT
=
SDIO_IT_CEATAEND
))

452 
	#IS_SDIO_CLEAR_IT
(
IT
((((IT& (
ut32_t
)0xFF3FF800=0x00&& ((IT!(ut32_t)0x00))

	)

462 
	#SDIO_RdWaMode_DATA2
 ((
ut32_t
)0x00000000)

	)

463 
	#SDIO_RdWaMode_CLK
 ((
ut32_t
)0x00000001)

	)

464 
	#IS_SDIO_READWAIT_MODE
(
MODE
(((MODE=
SDIO_RdWaMode_CLK
|| \

	)

465 ((
MODE
=
SDIO_RdWaMode_DATA2
))

477 
SDIO_DeIn
();

480 
SDIO_In
(
SDIO_InTyDef
* 
SDIO_InSu
);

481 
SDIO_SuIn
(
SDIO_InTyDef
* 
SDIO_InSu
);

482 
SDIO_ClockCmd
(
FuniڮS
 
NewS
);

483 
SDIO_SPowS
(
ut32_t
 
SDIO_PowS
);

484 
ut32_t
 
SDIO_GPowS
();

487 
SDIO_SdCommd
(
SDIO_CmdInTyDef
 *
SDIO_CmdInSu
);

488 
SDIO_CmdSuIn
(
SDIO_CmdInTyDef
* 
SDIO_CmdInSu
);

489 
ut8_t
 
SDIO_GCommdReڣ
();

490 
ut32_t
 
SDIO_GReڣ
(ut32_
SDIO_RESP
);

493 
SDIO_DaCfig
(
SDIO_DaInTyDef
* 
SDIO_DaInSu
);

494 
SDIO_DaSuIn
(
SDIO_DaInTyDef
* 
SDIO_DaInSu
);

495 
ut32_t
 
SDIO_GDaCou
();

496 
ut32_t
 
SDIO_RdDa
();

497 
SDIO_WreDa
(
ut32_t
 
Da
);

498 
ut32_t
 
SDIO_GFIFOCou
();

501 
SDIO_SSDIORdWa
(
FuniڮS
 
NewS
);

502 
SDIO_StSDIORdWa
(
FuniڮS
 
NewS
);

503 
SDIO_SSDIORdWaMode
(
ut32_t
 
SDIO_RdWaMode
);

504 
SDIO_SSDIOOti
(
FuniڮS
 
NewS
);

505 
SDIO_SdSDIOSudCmd
(
FuniڮS
 
NewS
);

508 
SDIO_CommdComiCmd
(
FuniڮS
 
NewS
);

509 
SDIO_CEATAITCmd
(
FuniڮS
 
NewS
);

510 
SDIO_SdCEATACmd
(
FuniڮS
 
NewS
);

513 
SDIO_DMACmd
(
FuniڮS
 
NewS
);

516 
SDIO_ITCfig
(
ut32_t
 
SDIO_IT
, 
FuniڮS
 
NewS
);

517 
FgStus
 
SDIO_GFgStus
(
ut32_t
 
SDIO_FLAG
);

518 
SDIO_CˬFg
(
ut32_t
 
SDIO_FLAG
);

519 
ITStus
 
SDIO_GITStus
(
ut32_t
 
SDIO_IT
);

520 
SDIO_CˬITPdgB
(
ut32_t
 
SDIO_IT
);

522 #ifde
__lulus


	@inc/spl/stm32f4xx_spi.h

30 #ide
__STM32F4xx_SPI_H


31 
	#__STM32F4xx_SPI_H


	)

33 #ifde
__lulus


38 
	~"m32f4xx.h
"

56 
ut16_t
 
SPI_Dei
;

59 
ut16_t
 
SPI_Mode
;

62 
ut16_t
 
SPI_DaSize
;

65 
ut16_t
 
SPI_CPOL
;

68 
ut16_t
 
SPI_CPHA
;

71 
ut16_t
 
SPI_NSS
;

75 
ut16_t
 
SPI_BaudRePsr
;

81 
ut16_t
 
SPI_FB
;

84 
ut16_t
 
SPI_CRCPynoml
;

85 }
	tSPI_InTyDef
;

94 
ut16_t
 
I2S_Mode
;

97 
ut16_t
 
I2S_Sndd
;

100 
ut16_t
 
I2S_DaFm
;

103 
ut16_t
 
I2S_MCLKOuut
;

106 
ut32_t
 
I2S_AudioFq
;

109 
ut16_t
 
I2S_CPOL
;

111 }
	tI2S_InTyDef
;

119 
	#IS_SPI_ALL_PERIPH
(
PERIPH
(((PERIPH=
SPI1
|| \

	)

120 ((
PERIPH
=
SPI2
) || \

121 ((
PERIPH
=
SPI3
) || \

122 ((
PERIPH
=
SPI4
) || \

123 ((
PERIPH
=
SPI5
) || \

124 ((
PERIPH
=
SPI6
))

126 
	#IS_SPI_ALL_PERIPH_EXT
(
PERIPH
(((PERIPH=
SPI1
|| \

	)

127 ((
PERIPH
=
SPI2
) || \

128 ((
PERIPH
=
SPI3
) || \

129 ((
PERIPH
=
SPI4
) || \

130 ((
PERIPH
=
SPI5
) || \

131 ((
PERIPH
=
SPI6
) || \

132 ((
PERIPH
=
I2S2ext
) || \

133 ((
PERIPH
=
I2S3ext
))

135 
	#IS_SPI_23_PERIPH
(
PERIPH
(((PERIPH=
SPI2
|| \

	)

136 ((
PERIPH
=
SPI3
))

138 
	#IS_SPI_23_PERIPH_EXT
(
PERIPH
(((PERIPH=
SPI2
|| \

	)

139 ((
PERIPH
=
SPI3
) || \

140 ((
PERIPH
=
I2S2ext
) || \

141 ((
PERIPH
=
I2S3ext
))

143 
	#IS_I2S_EXT_PERIPH
(
PERIPH
(((PERIPH=
I2S2ext
|| \

	)

144 ((
PERIPH
=
I2S3ext
))

151 
	#SPI_Dei_2Les_FuDuex
 ((
ut16_t
)0x0000)

	)

152 
	#SPI_Dei_2Les_RxOy
 ((
ut16_t
)0x0400)

	)

153 
	#SPI_Dei_1Le_Rx
 ((
ut16_t
)0x8000)

	)

154 
	#SPI_Dei_1Le_Tx
 ((
ut16_t
)0xC000)

	)

155 
	#IS_SPI_DIRECTION_MODE
(
MODE
(((MODE=
SPI_Dei_2Les_FuDuex
|| \

	)

156 ((
MODE
=
SPI_Dei_2Les_RxOy
) || \

157 ((
MODE
=
SPI_Dei_1Le_Rx
) || \

158 ((
MODE
=
SPI_Dei_1Le_Tx
))

167 
	#SPI_Mode_Ma
 ((
ut16_t
)0x0104)

	)

168 
	#SPI_Mode_Sve
 ((
ut16_t
)0x0000)

	)

169 
	#IS_SPI_MODE
(
MODE
(((MODE=
SPI_Mode_Ma
|| \

	)

170 ((
MODE
=
SPI_Mode_Sve
))

179 
	#SPI_DaSize_16b
 ((
ut16_t
)0x0800)

	)

180 
	#SPI_DaSize_8b
 ((
ut16_t
)0x0000)

	)

181 
	#IS_SPI_DATASIZE
(
DATASIZE
(((DATASIZE=
SPI_DaSize_16b
|| \

	)

182 ((
DATASIZE
=
SPI_DaSize_8b
))

191 
	#SPI_CPOL_Low
 ((
ut16_t
)0x0000)

	)

192 
	#SPI_CPOL_High
 ((
ut16_t
)0x0002)

	)

193 
	#IS_SPI_CPOL
(
CPOL
(((CPOL=
SPI_CPOL_Low
|| \

	)

194 ((
CPOL
=
SPI_CPOL_High
))

203 
	#SPI_CPHA_1Edge
 ((
ut16_t
)0x0000)

	)

204 
	#SPI_CPHA_2Edge
 ((
ut16_t
)0x0001)

	)

205 
	#IS_SPI_CPHA
(
CPHA
(((CPHA=
SPI_CPHA_1Edge
|| \

	)

206 ((
CPHA
=
SPI_CPHA_2Edge
))

215 
	#SPI_NSS_So
 ((
ut16_t
)0x0200)

	)

216 
	#SPI_NSS_Hd
 ((
ut16_t
)0x0000)

	)

217 
	#IS_SPI_NSS
(
NSS
(((NSS=
SPI_NSS_So
|| \

	)

218 ((
NSS
=
SPI_NSS_Hd
))

227 
	#SPI_BaudRePsr_2
 ((
ut16_t
)0x0000)

	)

228 
	#SPI_BaudRePsr_4
 ((
ut16_t
)0x0008)

	)

229 
	#SPI_BaudRePsr_8
 ((
ut16_t
)0x0010)

	)

230 
	#SPI_BaudRePsr_16
 ((
ut16_t
)0x0018)

	)

231 
	#SPI_BaudRePsr_32
 ((
ut16_t
)0x0020)

	)

232 
	#SPI_BaudRePsr_64
 ((
ut16_t
)0x0028)

	)

233 
	#SPI_BaudRePsr_128
 ((
ut16_t
)0x0030)

	)

234 
	#SPI_BaudRePsr_256
 ((
ut16_t
)0x0038)

	)

235 
	#IS_SPI_BAUDRATE_PRESCALER
(
PRESCALER
(((PRESCALER=
SPI_BaudRePsr_2
|| \

	)

236 ((
PRESCALER
=
SPI_BaudRePsr_4
) || \

237 ((
PRESCALER
=
SPI_BaudRePsr_8
) || \

238 ((
PRESCALER
=
SPI_BaudRePsr_16
) || \

239 ((
PRESCALER
=
SPI_BaudRePsr_32
) || \

240 ((
PRESCALER
=
SPI_BaudRePsr_64
) || \

241 ((
PRESCALER
=
SPI_BaudRePsr_128
) || \

242 ((
PRESCALER
=
SPI_BaudRePsr_256
))

251 
	#SPI_FB_MSB
 ((
ut16_t
)0x0000)

	)

252 
	#SPI_FB_LSB
 ((
ut16_t
)0x0080)

	)

253 
	#IS_SPI_FIRST_BIT
(
BIT
(((BIT=
SPI_FB_MSB
|| \

	)

254 ((
BIT
=
SPI_FB_LSB
))

263 
	#I2S_Mode_SveTx
 ((
ut16_t
)0x0000)

	)

264 
	#I2S_Mode_SveRx
 ((
ut16_t
)0x0100)

	)

265 
	#I2S_Mode_MaTx
 ((
ut16_t
)0x0200)

	)

266 
	#I2S_Mode_MaRx
 ((
ut16_t
)0x0300)

	)

267 
	#IS_I2S_MODE
(
MODE
(((MODE=
I2S_Mode_SveTx
|| \

	)

268 ((
MODE
=
I2S_Mode_SveRx
) || \

269 ((
MODE
=
I2S_Mode_MaTx
)|| \

270 ((
MODE
=
I2S_Mode_MaRx
))

280 
	#I2S_Sndd_Phls
 ((
ut16_t
)0x0000)

	)

281 
	#I2S_Sndd_MSB
 ((
ut16_t
)0x0010)

	)

282 
	#I2S_Sndd_LSB
 ((
ut16_t
)0x0020)

	)

283 
	#I2S_Sndd_PCMSht
 ((
ut16_t
)0x0030)

	)

284 
	#I2S_Sndd_PCMLg
 ((
ut16_t
)0x00B0)

	)

285 
	#IS_I2S_STANDARD
(
STANDARD
(((STANDARD=
I2S_Sndd_Phls
|| \

	)

286 ((
STANDARD
=
I2S_Sndd_MSB
) || \

287 ((
STANDARD
=
I2S_Sndd_LSB
) || \

288 ((
STANDARD
=
I2S_Sndd_PCMSht
) || \

289 ((
STANDARD
=
I2S_Sndd_PCMLg
))

298 
	#I2S_DaFm_16b
 ((
ut16_t
)0x0000)

	)

299 
	#I2S_DaFm_16bexnded
 ((
ut16_t
)0x0001)

	)

300 
	#I2S_DaFm_24b
 ((
ut16_t
)0x0003)

	)

301 
	#I2S_DaFm_32b
 ((
ut16_t
)0x0005)

	)

302 
	#IS_I2S_DATA_FORMAT
(
FORMAT
(((FORMAT=
I2S_DaFm_16b
|| \

	)

303 ((
FORMAT
=
I2S_DaFm_16bexnded
) || \

304 ((
FORMAT
=
I2S_DaFm_24b
) || \

305 ((
FORMAT
=
I2S_DaFm_32b
))

314 
	#I2S_MCLKOuut_Eb
 ((
ut16_t
)0x0200)

	)

315 
	#I2S_MCLKOuut_Dib
 ((
ut16_t
)0x0000)

	)

316 
	#IS_I2S_MCLK_OUTPUT
(
OUTPUT
(((OUTPUT=
I2S_MCLKOuut_Eb
|| \

	)

317 ((
OUTPUT
=
I2S_MCLKOuut_Dib
))

326 
	#I2S_AudioFq_192k
 ((
ut32_t
)192000)

	)

327 
	#I2S_AudioFq_96k
 ((
ut32_t
)96000)

	)

328 
	#I2S_AudioFq_48k
 ((
ut32_t
)48000)

	)

329 
	#I2S_AudioFq_44k
 ((
ut32_t
)44100)

	)

330 
	#I2S_AudioFq_32k
 ((
ut32_t
)32000)

	)

331 
	#I2S_AudioFq_22k
 ((
ut32_t
)22050)

	)

332 
	#I2S_AudioFq_16k
 ((
ut32_t
)16000)

	)

333 
	#I2S_AudioFq_11k
 ((
ut32_t
)11025)

	)

334 
	#I2S_AudioFq_8k
 ((
ut32_t
)8000)

	)

335 
	#I2S_AudioFq_Deu
 ((
ut32_t
)2)

	)

337 
	#IS_I2S_AUDIO_FREQ
(
FREQ
((((FREQ>
I2S_AudioFq_8k
&& \

	)

338 ((
FREQ
<
I2S_AudioFq_192k
)) || \

339 ((
FREQ
=
I2S_AudioFq_Deu
))

348 
	#I2S_CPOL_Low
 ((
ut16_t
)0x0000)

	)

349 
	#I2S_CPOL_High
 ((
ut16_t
)0x0008)

	)

350 
	#IS_I2S_CPOL
(
CPOL
(((CPOL=
I2S_CPOL_Low
|| \

	)

351 ((
CPOL
=
I2S_CPOL_High
))

360 
	#SPI_I2S_DMAReq_Tx
 ((
ut16_t
)0x0002)

	)

361 
	#SPI_I2S_DMAReq_Rx
 ((
ut16_t
)0x0001)

	)

362 
	#IS_SPI_I2S_DMAREQ
(
DMAREQ
((((DMAREQ& (
ut16_t
)0xFFFC=0x00&& ((DMAREQ!0x00))

	)

371 
	#SPI_NSSIlSo_S
 ((
ut16_t
)0x0100)

	)

372 
	#SPI_NSSIlSo_Ret
 ((
ut16_t
)0xFEFF)

	)

373 
	#IS_SPI_NSS_INTERNAL
(
INTERNAL
(((INTERNAL=
SPI_NSSIlSo_S
|| \

	)

374 ((
INTERNAL
=
SPI_NSSIlSo_Ret
))

383 
	#SPI_CRC_Tx
 ((
ut8_t
)0x00)

	)

384 
	#SPI_CRC_Rx
 ((
ut8_t
)0x01)

	)

385 
	#IS_SPI_CRC
(
CRC
(((CRC=
SPI_CRC_Tx
|| ((CRC=
SPI_CRC_Rx
))

	)

394 
	#SPI_Dei_Rx
 ((
ut16_t
)0xBFFF)

	)

395 
	#SPI_Dei_Tx
 ((
ut16_t
)0x4000)

	)

396 
	#IS_SPI_DIRECTION
(
DIRECTION
(((DIRECTION=
SPI_Dei_Rx
|| \

	)

397 ((
DIRECTION
=
SPI_Dei_Tx
))

406 
	#SPI_I2S_IT_TXE
 ((
ut8_t
)0x71)

	)

407 
	#SPI_I2S_IT_RXNE
 ((
ut8_t
)0x60)

	)

408 
	#SPI_I2S_IT_ERR
 ((
ut8_t
)0x50)

	)

409 
	#I2S_IT_UDR
 ((
ut8_t
)0x53)

	)

410 
	#SPI_I2S_IT_TIFRFE
 ((
ut8_t
)0x58)

	)

412 
	#IS_SPI_I2S_CONFIG_IT
(
IT
(((IT=
SPI_I2S_IT_TXE
|| \

	)

413 ((
IT
=
SPI_I2S_IT_RXNE
) || \

414 ((
IT
=
SPI_I2S_IT_ERR
))

416 
	#SPI_I2S_IT_OVR
 ((
ut8_t
)0x56)

	)

417 
	#SPI_IT_MODF
 ((
ut8_t
)0x55)

	)

418 
	#SPI_IT_CRCERR
 ((
ut8_t
)0x54)

	)

420 
	#IS_SPI_I2S_CLEAR_IT
(
IT
(((IT=
SPI_IT_CRCERR
))

	)

422 
	#IS_SPI_I2S_GET_IT
(
IT
(((IT=
SPI_I2S_IT_RXNE
)|| ((IT=
SPI_I2S_IT_TXE
|| \

	)

423 ((
IT
=
SPI_IT_CRCERR
|| ((IT=
SPI_IT_MODF
) || \

424 ((
IT
=
SPI_I2S_IT_OVR
|| ((IT=
I2S_IT_UDR
) ||\

425 ((
IT
=
SPI_I2S_IT_TIFRFE
))

434 
	#SPI_I2S_FLAG_RXNE
 ((
ut16_t
)0x0001)

	)

435 
	#SPI_I2S_FLAG_TXE
 ((
ut16_t
)0x0002)

	)

436 
	#I2S_FLAG_CHSIDE
 ((
ut16_t
)0x0004)

	)

437 
	#I2S_FLAG_UDR
 ((
ut16_t
)0x0008)

	)

438 
	#SPI_FLAG_CRCERR
 ((
ut16_t
)0x0010)

	)

439 
	#SPI_FLAG_MODF
 ((
ut16_t
)0x0020)

	)

440 
	#SPI_I2S_FLAG_OVR
 ((
ut16_t
)0x0040)

	)

441 
	#SPI_I2S_FLAG_BSY
 ((
ut16_t
)0x0080)

	)

442 
	#SPI_I2S_FLAG_TIFRFE
 ((
ut16_t
)0x0100)

	)

444 
	#IS_SPI_I2S_CLEAR_FLAG
(
FLAG
(((FLAG=
SPI_FLAG_CRCERR
))

	)

445 
	#IS_SPI_I2S_GET_FLAG
(
FLAG
(((FLAG=
SPI_I2S_FLAG_BSY
|| ((FLAG=
SPI_I2S_FLAG_OVR
|| \

	)

446 ((
FLAG
=
SPI_FLAG_MODF
|| ((FLAG=
SPI_FLAG_CRCERR
) || \

447 ((
FLAG
=
I2S_FLAG_UDR
|| ((FLAG=
I2S_FLAG_CHSIDE
) || \

448 ((
FLAG
=
SPI_I2S_FLAG_TXE
|| ((FLAG=
SPI_I2S_FLAG_RXNE
)|| \

449 ((
FLAG
=
SPI_I2S_FLAG_TIFRFE
))

458 
	#IS_SPI_CRC_POLYNOMIAL
(
POLYNOMIAL
((POLYNOMIAL>0x1)

	)

467 
	#SPI_DMAReq_Tx
 
SPI_I2S_DMAReq_Tx


	)

468 
	#SPI_DMAReq_Rx
 
SPI_I2S_DMAReq_Rx


	)

469 
	#SPI_IT_TXE
 
SPI_I2S_IT_TXE


	)

470 
	#SPI_IT_RXNE
 
SPI_I2S_IT_RXNE


	)

471 
	#SPI_IT_ERR
 
SPI_I2S_IT_ERR


	)

472 
	#SPI_IT_OVR
 
SPI_I2S_IT_OVR


	)

473 
	#SPI_FLAG_RXNE
 
SPI_I2S_FLAG_RXNE


	)

474 
	#SPI_FLAG_TXE
 
SPI_I2S_FLAG_TXE


	)

475 
	#SPI_FLAG_OVR
 
SPI_I2S_FLAG_OVR


	)

476 
	#SPI_FLAG_BSY
 
SPI_I2S_FLAG_BSY


	)

477 
	#SPI_DeIn
 
SPI_I2S_DeIn


	)

478 
	#SPI_ITCfig
 
SPI_I2S_ITCfig


	)

479 
	#SPI_DMACmd
 
SPI_I2S_DMACmd


	)

480 
	#SPI_SdDa
 
SPI_I2S_SdDa


	)

481 
	#SPI_ReiveDa
 
SPI_I2S_ReiveDa


	)

482 
	#SPI_GFgStus
 
SPI_I2S_GFgStus


	)

483 
	#SPI_CˬFg
 
SPI_I2S_CˬFg


	)

484 
	#SPI_GITStus
 
SPI_I2S_GITStus


	)

485 
	#SPI_CˬITPdgB
 
SPI_I2S_CˬITPdgB


	)

498 
SPI_I2S_DeIn
(
SPI_TyDef
* 
SPIx
);

501 
SPI_In
(
SPI_TyDef
* 
SPIx
, 
SPI_InTyDef
* 
SPI_InSu
);

502 
I2S_In
(
SPI_TyDef
* 
SPIx
, 
I2S_InTyDef
* 
I2S_InSu
);

503 
SPI_SuIn
(
SPI_InTyDef
* 
SPI_InSu
);

504 
I2S_SuIn
(
I2S_InTyDef
* 
I2S_InSu
);

505 
SPI_Cmd
(
SPI_TyDef
* 
SPIx
, 
FuniڮS
 
NewS
);

506 
I2S_Cmd
(
SPI_TyDef
* 
SPIx
, 
FuniڮS
 
NewS
);

507 
SPI_DaSizeCfig
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
SPI_DaSize
);

508 
SPI_BiDeiڮLeCfig
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
SPI_Dei
);

509 
SPI_NSSIlSoweCfig
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
SPI_NSSIlSo
);

510 
SPI_SSOuutCmd
(
SPI_TyDef
* 
SPIx
, 
FuniڮS
 
NewS
);

511 
SPI_TIModeCmd
(
SPI_TyDef
* 
SPIx
, 
FuniڮS
 
NewS
);

513 
I2S_FuDuexCfig
(
SPI_TyDef
* 
I2Sxext
, 
I2S_InTyDef
* 
I2S_InSu
);

516 
SPI_I2S_SdDa
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
Da
);

517 
ut16_t
 
SPI_I2S_ReiveDa
(
SPI_TyDef
* 
SPIx
);

520 
SPI_CcuϋCRC
(
SPI_TyDef
* 
SPIx
, 
FuniڮS
 
NewS
);

521 
SPI_TnsmCRC
(
SPI_TyDef
* 
SPIx
);

522 
ut16_t
 
SPI_GCRC
(
SPI_TyDef
* 
SPIx
, 
ut8_t
 
SPI_CRC
);

523 
ut16_t
 
SPI_GCRCPynoml
(
SPI_TyDef
* 
SPIx
);

526 
SPI_I2S_DMACmd
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
SPI_I2S_DMAReq
, 
FuniڮS
 
NewS
);

529 
SPI_I2S_ITCfig
(
SPI_TyDef
* 
SPIx
, 
ut8_t
 
SPI_I2S_IT
, 
FuniڮS
 
NewS
);

530 
FgStus
 
SPI_I2S_GFgStus
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
SPI_I2S_FLAG
);

531 
SPI_I2S_CˬFg
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
SPI_I2S_FLAG
);

532 
ITStus
 
SPI_I2S_GITStus
(
SPI_TyDef
* 
SPIx
, 
ut8_t
 
SPI_I2S_IT
);

533 
SPI_I2S_CˬITPdgB
(
SPI_TyDef
* 
SPIx
, 
ut8_t
 
SPI_I2S_IT
);

535 #ifde
__lulus


	@inc/spl/stm32f4xx_syscfg.h

30 #ide
__STM32F4xx_SYSCFG_H


31 
	#__STM32F4xx_SYSCFG_H


	)

33 #ifde
__lulus


38 
	~"m32f4xx.h
"

58 
	#EXTI_PtSourGPIOA
 ((
ut8_t
)0x00)

	)

59 
	#EXTI_PtSourGPIOB
 ((
ut8_t
)0x01)

	)

60 
	#EXTI_PtSourGPIOC
 ((
ut8_t
)0x02)

	)

61 
	#EXTI_PtSourGPIOD
 ((
ut8_t
)0x03)

	)

62 
	#EXTI_PtSourGPIOE
 ((
ut8_t
)0x04)

	)

63 
	#EXTI_PtSourGPIOF
 ((
ut8_t
)0x05)

	)

64 
	#EXTI_PtSourGPIOG
 ((
ut8_t
)0x06)

	)

65 
	#EXTI_PtSourGPIOH
 ((
ut8_t
)0x07)

	)

66 
	#EXTI_PtSourGPIOI
 ((
ut8_t
)0x08)

	)

67 
	#EXTI_PtSourGPIOJ
 ((
ut8_t
)0x09)

	)

68 
	#EXTI_PtSourGPIOK
 ((
ut8_t
)0x0A)

	)

70 
	#IS_EXTI_PORT_SOURCE
(
PORTSOURCE
(((PORTSOURCE=
EXTI_PtSourGPIOA
|| \

	)

71 ((
PORTSOURCE
=
EXTI_PtSourGPIOB
) || \

72 ((
PORTSOURCE
=
EXTI_PtSourGPIOC
) || \

73 ((
PORTSOURCE
=
EXTI_PtSourGPIOD
) || \

74 ((
PORTSOURCE
=
EXTI_PtSourGPIOE
) || \

75 ((
PORTSOURCE
=
EXTI_PtSourGPIOF
) || \

76 ((
PORTSOURCE
=
EXTI_PtSourGPIOG
) || \

77 ((
PORTSOURCE
=
EXTI_PtSourGPIOH
) || \

78 ((
PORTSOURCE
=
EXTI_PtSourGPIOI
) || \

79 ((
PORTSOURCE
=
EXTI_PtSourGPIOJ
) || \

80 ((
PORTSOURCE
=
EXTI_PtSourGPIOK
))

90 
	#EXTI_PSour0
 ((
ut8_t
)0x00)

	)

91 
	#EXTI_PSour1
 ((
ut8_t
)0x01)

	)

92 
	#EXTI_PSour2
 ((
ut8_t
)0x02)

	)

93 
	#EXTI_PSour3
 ((
ut8_t
)0x03)

	)

94 
	#EXTI_PSour4
 ((
ut8_t
)0x04)

	)

95 
	#EXTI_PSour5
 ((
ut8_t
)0x05)

	)

96 
	#EXTI_PSour6
 ((
ut8_t
)0x06)

	)

97 
	#EXTI_PSour7
 ((
ut8_t
)0x07)

	)

98 
	#EXTI_PSour8
 ((
ut8_t
)0x08)

	)

99 
	#EXTI_PSour9
 ((
ut8_t
)0x09)

	)

100 
	#EXTI_PSour10
 ((
ut8_t
)0x0A)

	)

101 
	#EXTI_PSour11
 ((
ut8_t
)0x0B)

	)

102 
	#EXTI_PSour12
 ((
ut8_t
)0x0C)

	)

103 
	#EXTI_PSour13
 ((
ut8_t
)0x0D)

	)

104 
	#EXTI_PSour14
 ((
ut8_t
)0x0E)

	)

105 
	#EXTI_PSour15
 ((
ut8_t
)0x0F)

	)

106 
	#IS_EXTI_PIN_SOURCE
(
PINSOURCE
(((PINSOURCE=
EXTI_PSour0
|| \

	)

107 ((
PINSOURCE
=
EXTI_PSour1
) || \

108 ((
PINSOURCE
=
EXTI_PSour2
) || \

109 ((
PINSOURCE
=
EXTI_PSour3
) || \

110 ((
PINSOURCE
=
EXTI_PSour4
) || \

111 ((
PINSOURCE
=
EXTI_PSour5
) || \

112 ((
PINSOURCE
=
EXTI_PSour6
) || \

113 ((
PINSOURCE
=
EXTI_PSour7
) || \

114 ((
PINSOURCE
=
EXTI_PSour8
) || \

115 ((
PINSOURCE
=
EXTI_PSour9
) || \

116 ((
PINSOURCE
=
EXTI_PSour10
) || \

117 ((
PINSOURCE
=
EXTI_PSour11
) || \

118 ((
PINSOURCE
=
EXTI_PSour12
) || \

119 ((
PINSOURCE
=
EXTI_PSour13
) || \

120 ((
PINSOURCE
=
EXTI_PSour14
) || \

121 ((
PINSOURCE
=
EXTI_PSour15
))

130 
	#SYSCFG_MemyRem_Fsh
 ((
ut8_t
)0x00)

	)

131 
	#SYSCFG_MemyRem_SyemFsh
 ((
ut8_t
)0x01)

	)

132 
	#SYSCFG_MemyRem_SRAM
 ((
ut8_t
)0x03)

	)

133 
	#SYSCFG_MemyRem_SDRAM
 ((
ut8_t
)0x04)

	)

135 #i
defed
 (
STM32F40_41xxx
)

136 
	#SYSCFG_MemyRem_FSMC
 ((
ut8_t
)0x02)

	)

139 #i
defed
 (
STM32F427_437xx
|| defed (
STM32F429_439xx
)

140 
	#SYSCFG_MemyRem_FMC
 ((
ut8_t
)0x02)

	)

143 #i
defed
 (
STM32F40_41xxx
)

144 
	#IS_SYSCFG_MEMORY_REMAP_CONFING
(
REMAP
(((REMAP=
SYSCFG_MemyRem_Fsh
|| \

	)

145 ((
REMAP
=
SYSCFG_MemyRem_SyemFsh
) || \

146 ((
REMAP
=
SYSCFG_MemyRem_SRAM
) || \

147 ((
REMAP
=
SYSCFG_MemyRem_FSMC
))

150 #i
defed
 (
STM32F401xx
|| defed (
STM32F411xE
)

151 
	#IS_SYSCFG_MEMORY_REMAP_CONFING
(
REMAP
(((REMAP=
SYSCFG_MemyRem_Fsh
|| \

	)

152 ((
REMAP
=
SYSCFG_MemyRem_SyemFsh
) || \

153 ((
REMAP
=
SYSCFG_MemyRem_SRAM
))

156 #i
defed
 (
STM32F427_437xx
|| defed (
STM32F429_439xx
)

157 
	#IS_SYSCFG_MEMORY_REMAP_CONFING
(
REMAP
(((REMAP=
SYSCFG_MemyRem_Fsh
|| \

	)

158 ((
REMAP
=
SYSCFG_MemyRem_SyemFsh
) || \

159 ((
REMAP
=
SYSCFG_MemyRem_SRAM
) || \

160 ((
REMAP
=
SYSCFG_MemyRem_SDRAM
) || \

161 ((
REMAP
=
SYSCFG_MemyRem_FMC
))

172 
	#SYSCFG_ETH_MedI_MII
 ((
ut32_t
)0x00000000)

	)

173 
	#SYSCFG_ETH_MedI_RMII
 ((
ut32_t
)0x00000001)

	)

175 
	#IS_SYSCFG_ETH_MEDIA_INTERFACE
(
INTERFACE
(((INTERFACE=
SYSCFG_ETH_MedI_MII
|| \

	)

176 ((
INTERFACE
=
SYSCFG_ETH_MedI_RMII
))

188 
SYSCFG_DeIn
();

189 
SYSCFG_MemyRemCfig
(
ut8_t
 
SYSCFG_MemyRem
);

190 
SYSCFG_MemySwpgBk
(
FuniڮS
 
NewS
);

191 
SYSCFG_EXTILeCfig
(
ut8_t
 
EXTI_PtSourGPIOx
, ut8_
EXTI_PSourx
);

192 
SYSCFG_ETH_MedICfig
(
ut32_t
 
SYSCFG_ETH_MedI
);

193 
SYSCFG_ComntiClCmd
(
FuniڮS
 
NewS
);

194 
FgStus
 
SYSCFG_GComntiClStus
();

196 #ifde
__lulus


	@inc/spl/stm32f4xx_tim.h

30 #ide
__STM32F4xx_TIM_H


31 
	#__STM32F4xx_TIM_H


	)

33 #ifde
__lulus


38 
	~"m32f4xx.h
"

57 
ut16_t
 
TIM_Psr
;

60 
ut16_t
 
TIM_CouMode
;

63 
ut32_t
 
TIM_Piod
;

67 
ut16_t
 
TIM_ClockDivisi
;

70 
ut8_t
 
TIM_RiCou
;

78 } 
	tTIM_TimeBaInTyDef
;

86 
ut16_t
 
TIM_OCMode
;

89 
ut16_t
 
TIM_OuutS
;

92 
ut16_t
 
TIM_OuutNS
;

96 
ut32_t
 
TIM_Pul
;

99 
ut16_t
 
TIM_OCPެy
;

102 
ut16_t
 
TIM_OCNPެy
;

106 
ut16_t
 
TIM_OCIdS
;

110 
ut16_t
 
TIM_OCNIdS
;

113 } 
	tTIM_OCInTyDef
;

122 
ut16_t
 
TIM_Chl
;

125 
ut16_t
 
TIM_ICPެy
;

128 
ut16_t
 
TIM_ICSei
;

131 
ut16_t
 
TIM_ICPsr
;

134 
ut16_t
 
TIM_ICFr
;

136 } 
	tTIM_ICInTyDef
;

146 
ut16_t
 
TIM_OSSRS
;

149 
ut16_t
 
TIM_OSSIS
;

152 
ut16_t
 
TIM_LOCKLev
;

155 
ut16_t
 
TIM_DdTime
;

159 
ut16_t
 
TIM_Bak
;

162 
ut16_t
 
TIM_BakPެy
;

165 
ut16_t
 
TIM_AutomicOuut
;

167 } 
	tTIM_BDTRInTyDef
;

175 
	#IS_TIM_ALL_PERIPH
(
PERIPH
(((PERIPH=
TIM1
|| \

	)

176 ((
PERIPH
=
TIM2
) || \

177 ((
PERIPH
=
TIM3
) || \

178 ((
PERIPH
=
TIM4
) || \

179 ((
PERIPH
=
TIM5
) || \

180 ((
PERIPH
=
TIM6
) || \

181 ((
PERIPH
=
TIM7
) || \

182 ((
PERIPH
=
TIM8
) || \

183 ((
PERIPH
=
TIM9
) || \

184 ((
PERIPH
=
TIM10
) || \

185 ((
PERIPH
=
TIM11
) || \

186 ((
PERIPH
=
TIM12
) || \

187 (((
PERIPH
=
TIM13
) || \

188 ((
PERIPH
=
TIM14
)))

190 
	#IS_TIM_LIST1_PERIPH
(
PERIPH
(((PERIPH=
TIM1
|| \

	)

191 ((
PERIPH
=
TIM2
) || \

192 ((
PERIPH
=
TIM3
) || \

193 ((
PERIPH
=
TIM4
) || \

194 ((
PERIPH
=
TIM5
) || \

195 ((
PERIPH
=
TIM8
) || \

196 ((
PERIPH
=
TIM9
) || \

197 ((
PERIPH
=
TIM10
) || \

198 ((
PERIPH
=
TIM11
) || \

199 ((
PERIPH
=
TIM12
) || \

200 ((
PERIPH
=
TIM13
) || \

201 ((
PERIPH
=
TIM14
))

204 
	#IS_TIM_LIST2_PERIPH
(
PERIPH
(((PERIPH=
TIM1
|| \

	)

205 ((
PERIPH
=
TIM2
) || \

206 ((
PERIPH
=
TIM3
) || \

207 ((
PERIPH
=
TIM4
) || \

208 ((
PERIPH
=
TIM5
) || \

209 ((
PERIPH
=
TIM8
) || \

210 ((
PERIPH
=
TIM9
) || \

211 ((
PERIPH
=
TIM12
))

213 
	#IS_TIM_LIST3_PERIPH
(
PERIPH
(((PERIPH=
TIM1
|| \

	)

214 ((
PERIPH
=
TIM2
) || \

215 ((
PERIPH
=
TIM3
) || \

216 ((
PERIPH
=
TIM4
) || \

217 ((
PERIPH
=
TIM5
) || \

218 ((
PERIPH
=
TIM8
))

220 
	#IS_TIM_LIST4_PERIPH
(
PERIPH
(((PERIPH=
TIM1
|| \

	)

221 ((
PERIPH
=
TIM8
))

223 
	#IS_TIM_LIST5_PERIPH
(
PERIPH
(((PERIPH=
TIM1
|| \

	)

224 ((
PERIPH
=
TIM2
) || \

225 ((
PERIPH
=
TIM3
) || \

226 ((
PERIPH
=
TIM4
) || \

227 ((
PERIPH
=
TIM5
) || \

228 ((
PERIPH
=
TIM6
) || \

229 ((
PERIPH
=
TIM7
) || \

230 ((
PERIPH
=
TIM8
))

232 
	#IS_TIM_LIST6_PERIPH
(
TIMx
)(((TIMx=
TIM2
|| \

	)

233 ((
TIMx
=
TIM5
) || \

234 ((
TIMx
=
TIM11
))

240 
	#TIM_OCMode_Timg
 ((
ut16_t
)0x0000)

	)

241 
	#TIM_OCMode_Aive
 ((
ut16_t
)0x0010)

	)

242 
	#TIM_OCMode_Iive
 ((
ut16_t
)0x0020)

	)

243 
	#TIM_OCMode_Togg
 ((
ut16_t
)0x0030)

	)

244 
	#TIM_OCMode_PWM1
 ((
ut16_t
)0x0060)

	)

245 
	#TIM_OCMode_PWM2
 ((
ut16_t
)0x0070)

	)

246 
	#IS_TIM_OC_MODE
(
MODE
(((MODE=
TIM_OCMode_Timg
|| \

	)

247 ((
MODE
=
TIM_OCMode_Aive
) || \

248 ((
MODE
=
TIM_OCMode_Iive
) || \

249 ((
MODE
=
TIM_OCMode_Togg
)|| \

250 ((
MODE
=
TIM_OCMode_PWM1
) || \

251 ((
MODE
=
TIM_OCMode_PWM2
))

252 
	#IS_TIM_OCM
(
MODE
(((MODE=
TIM_OCMode_Timg
|| \

	)

253 ((
MODE
=
TIM_OCMode_Aive
) || \

254 ((
MODE
=
TIM_OCMode_Iive
) || \

255 ((
MODE
=
TIM_OCMode_Togg
)|| \

256 ((
MODE
=
TIM_OCMode_PWM1
) || \

257 ((
MODE
=
TIM_OCMode_PWM2
) || \

258 ((
MODE
=
TIM_FdAi_Aive
) || \

259 ((
MODE
=
TIM_FdAi_InAive
))

268 
	#TIM_OPMode_Sg
 ((
ut16_t
)0x0008)

	)

269 
	#TIM_OPMode_Rive
 ((
ut16_t
)0x0000)

	)

270 
	#IS_TIM_OPM_MODE
(
MODE
(((MODE=
TIM_OPMode_Sg
|| \

	)

271 ((
MODE
=
TIM_OPMode_Rive
))

280 
	#TIM_Chl_1
 ((
ut16_t
)0x0000)

	)

281 
	#TIM_Chl_2
 ((
ut16_t
)0x0004)

	)

282 
	#TIM_Chl_3
 ((
ut16_t
)0x0008)

	)

283 
	#TIM_Chl_4
 ((
ut16_t
)0x000C)

	)

285 
	#IS_TIM_CHANNEL
(
CHANNEL
(((CHANNEL=
TIM_Chl_1
|| \

	)

286 ((
CHANNEL
=
TIM_Chl_2
) || \

287 ((
CHANNEL
=
TIM_Chl_3
) || \

288 ((
CHANNEL
=
TIM_Chl_4
))

290 
	#IS_TIM_PWMI_CHANNEL
(
CHANNEL
(((CHANNEL=
TIM_Chl_1
|| \

	)

291 ((
CHANNEL
=
TIM_Chl_2
))

292 
	#IS_TIM_COMPLEMENTARY_CHANNEL
(
CHANNEL
(((CHANNEL=
TIM_Chl_1
|| \

	)

293 ((
CHANNEL
=
TIM_Chl_2
) || \

294 ((
CHANNEL
=
TIM_Chl_3
))

303 
	#TIM_CKD_DIV1
 ((
ut16_t
)0x0000)

	)

304 
	#TIM_CKD_DIV2
 ((
ut16_t
)0x0100)

	)

305 
	#TIM_CKD_DIV4
 ((
ut16_t
)0x0200)

	)

306 
	#IS_TIM_CKD_DIV
(
DIV
(((DIV=
TIM_CKD_DIV1
|| \

	)

307 ((
DIV
=
TIM_CKD_DIV2
) || \

308 ((
DIV
=
TIM_CKD_DIV4
))

317 
	#TIM_CouMode_Up
 ((
ut16_t
)0x0000)

	)

318 
	#TIM_CouMode_Down
 ((
ut16_t
)0x0010)

	)

319 
	#TIM_CouMode_CrAligd1
 ((
ut16_t
)0x0020)

	)

320 
	#TIM_CouMode_CrAligd2
 ((
ut16_t
)0x0040)

	)

321 
	#TIM_CouMode_CrAligd3
 ((
ut16_t
)0x0060)

	)

322 
	#IS_TIM_COUNTER_MODE
(
MODE
(((MODE=
TIM_CouMode_Up
|| \

	)

323 ((
MODE
=
TIM_CouMode_Down
) || \

324 ((
MODE
=
TIM_CouMode_CrAligd1
) || \

325 ((
MODE
=
TIM_CouMode_CrAligd2
) || \

326 ((
MODE
=
TIM_CouMode_CrAligd3
))

335 
	#TIM_OCPެy_High
 ((
ut16_t
)0x0000)

	)

336 
	#TIM_OCPެy_Low
 ((
ut16_t
)0x0002)

	)

337 
	#IS_TIM_OC_POLARITY
(
POLARITY
(((POLARITY=
TIM_OCPެy_High
|| \

	)

338 ((
POLARITY
=
TIM_OCPެy_Low
))

347 
	#TIM_OCNPެy_High
 ((
ut16_t
)0x0000)

	)

348 
	#TIM_OCNPެy_Low
 ((
ut16_t
)0x0008)

	)

349 
	#IS_TIM_OCN_POLARITY
(
POLARITY
(((POLARITY=
TIM_OCNPެy_High
|| \

	)

350 ((
POLARITY
=
TIM_OCNPެy_Low
))

359 
	#TIM_OuutS_Dib
 ((
ut16_t
)0x0000)

	)

360 
	#TIM_OuutS_Eb
 ((
ut16_t
)0x0001)

	)

361 
	#IS_TIM_OUTPUT_STATE
(
STATE
(((STATE=
TIM_OuutS_Dib
|| \

	)

362 ((
STATE
=
TIM_OuutS_Eb
))

371 
	#TIM_OuutNS_Dib
 ((
ut16_t
)0x0000)

	)

372 
	#TIM_OuutNS_Eb
 ((
ut16_t
)0x0004)

	)

373 
	#IS_TIM_OUTPUTN_STATE
(
STATE
(((STATE=
TIM_OuutNS_Dib
|| \

	)

374 ((
STATE
=
TIM_OuutNS_Eb
))

383 
	#TIM_CCx_Eb
 ((
ut16_t
)0x0001)

	)

384 
	#TIM_CCx_Dib
 ((
ut16_t
)0x0000)

	)

385 
	#IS_TIM_CCX
(
CCX
(((CCX=
TIM_CCx_Eb
|| \

	)

386 ((
CCX
=
TIM_CCx_Dib
))

395 
	#TIM_CCxN_Eb
 ((
ut16_t
)0x0004)

	)

396 
	#TIM_CCxN_Dib
 ((
ut16_t
)0x0000)

	)

397 
	#IS_TIM_CCXN
(
CCXN
(((CCXN=
TIM_CCxN_Eb
|| \

	)

398 ((
CCXN
=
TIM_CCxN_Dib
))

407 
	#TIM_Bak_Eb
 ((
ut16_t
)0x1000)

	)

408 
	#TIM_Bak_Dib
 ((
ut16_t
)0x0000)

	)

409 
	#IS_TIM_BREAK_STATE
(
STATE
(((STATE=
TIM_Bak_Eb
|| \

	)

410 ((
STATE
=
TIM_Bak_Dib
))

419 
	#TIM_BakPެy_Low
 ((
ut16_t
)0x0000)

	)

420 
	#TIM_BakPެy_High
 ((
ut16_t
)0x2000)

	)

421 
	#IS_TIM_BREAK_POLARITY
(
POLARITY
(((POLARITY=
TIM_BakPެy_Low
|| \

	)

422 ((
POLARITY
=
TIM_BakPެy_High
))

431 
	#TIM_AutomicOuut_Eb
 ((
ut16_t
)0x4000)

	)

432 
	#TIM_AutomicOuut_Dib
 ((
ut16_t
)0x0000)

	)

433 
	#IS_TIM_AUTOMATIC_OUTPUT_STATE
(
STATE
(((STATE=
TIM_AutomicOuut_Eb
|| \

	)

434 ((
STATE
=
TIM_AutomicOuut_Dib
))

443 
	#TIM_LOCKLev_OFF
 ((
ut16_t
)0x0000)

	)

444 
	#TIM_LOCKLev_1
 ((
ut16_t
)0x0100)

	)

445 
	#TIM_LOCKLev_2
 ((
ut16_t
)0x0200)

	)

446 
	#TIM_LOCKLev_3
 ((
ut16_t
)0x0300)

	)

447 
	#IS_TIM_LOCK_LEVEL
(
LEVEL
(((LEVEL=
TIM_LOCKLev_OFF
|| \

	)

448 ((
LEVEL
=
TIM_LOCKLev_1
) || \

449 ((
LEVEL
=
TIM_LOCKLev_2
) || \

450 ((
LEVEL
=
TIM_LOCKLev_3
))

459 
	#TIM_OSSIS_Eb
 ((
ut16_t
)0x0400)

	)

460 
	#TIM_OSSIS_Dib
 ((
ut16_t
)0x0000)

	)

461 
	#IS_TIM_OSSI_STATE
(
STATE
(((STATE=
TIM_OSSIS_Eb
|| \

	)

462 ((
STATE
=
TIM_OSSIS_Dib
))

471 
	#TIM_OSSRS_Eb
 ((
ut16_t
)0x0800)

	)

472 
	#TIM_OSSRS_Dib
 ((
ut16_t
)0x0000)

	)

473 
	#IS_TIM_OSSR_STATE
(
STATE
(((STATE=
TIM_OSSRS_Eb
|| \

	)

474 ((
STATE
=
TIM_OSSRS_Dib
))

483 
	#TIM_OCIdS_S
 ((
ut16_t
)0x0100)

	)

484 
	#TIM_OCIdS_Ret
 ((
ut16_t
)0x0000)

	)

485 
	#IS_TIM_OCIDLE_STATE
(
STATE
(((STATE=
TIM_OCIdS_S
|| \

	)

486 ((
STATE
=
TIM_OCIdS_Ret
))

495 
	#TIM_OCNIdS_S
 ((
ut16_t
)0x0200)

	)

496 
	#TIM_OCNIdS_Ret
 ((
ut16_t
)0x0000)

	)

497 
	#IS_TIM_OCNIDLE_STATE
(
STATE
(((STATE=
TIM_OCNIdS_S
|| \

	)

498 ((
STATE
=
TIM_OCNIdS_Ret
))

507 
	#TIM_ICPެy_Risg
 ((
ut16_t
)0x0000)

	)

508 
	#TIM_ICPެy_Flg
 ((
ut16_t
)0x0002)

	)

509 
	#TIM_ICPެy_BhEdge
 ((
ut16_t
)0x000A)

	)

510 
	#IS_TIM_IC_POLARITY
(
POLARITY
(((POLARITY=
TIM_ICPެy_Risg
|| \

	)

511 ((
POLARITY
=
TIM_ICPެy_Flg
)|| \

512 ((
POLARITY
=
TIM_ICPެy_BhEdge
))

521 
	#TIM_ICSei_DeTI
 ((
ut16_t
)0x0001

	)

523 
	#TIM_ICSei_IndeTI
 ((
ut16_t
)0x0002

	)

525 
	#TIM_ICSei_TRC
 ((
ut16_t
)0x0003

	)

526 
	#IS_TIM_IC_SELECTION
(
SELECTION
(((SELECTION=
TIM_ICSei_DeTI
|| \

	)

527 ((
SELECTION
=
TIM_ICSei_IndeTI
) || \

528 ((
SELECTION
=
TIM_ICSei_TRC
))

537 
	#TIM_ICPSC_DIV1
 ((
ut16_t
)0x0000

	)

538 
	#TIM_ICPSC_DIV2
 ((
ut16_t
)0x0004

	)

539 
	#TIM_ICPSC_DIV4
 ((
ut16_t
)0x0008

	)

540 
	#TIM_ICPSC_DIV8
 ((
ut16_t
)0x000C

	)

541 
	#IS_TIM_IC_PRESCALER
(
PRESCALER
(((PRESCALER=
TIM_ICPSC_DIV1
|| \

	)

542 ((
PRESCALER
=
TIM_ICPSC_DIV2
) || \

543 ((
PRESCALER
=
TIM_ICPSC_DIV4
) || \

544 ((
PRESCALER
=
TIM_ICPSC_DIV8
))

553 
	#TIM_IT_Upde
 ((
ut16_t
)0x0001)

	)

554 
	#TIM_IT_CC1
 ((
ut16_t
)0x0002)

	)

555 
	#TIM_IT_CC2
 ((
ut16_t
)0x0004)

	)

556 
	#TIM_IT_CC3
 ((
ut16_t
)0x0008)

	)

557 
	#TIM_IT_CC4
 ((
ut16_t
)0x0010)

	)

558 
	#TIM_IT_COM
 ((
ut16_t
)0x0020)

	)

559 
	#TIM_IT_Trigg
 ((
ut16_t
)0x0040)

	)

560 
	#TIM_IT_Bak
 ((
ut16_t
)0x0080)

	)

561 
	#IS_TIM_IT
(
IT
((((IT& (
ut16_t
)0xFF00=0x0000&& ((IT!0x0000))

	)

563 
	#IS_TIM_GET_IT
(
IT
(((IT=
TIM_IT_Upde
|| \

	)

564 ((
IT
=
TIM_IT_CC1
) || \

565 ((
IT
=
TIM_IT_CC2
) || \

566 ((
IT
=
TIM_IT_CC3
) || \

567 ((
IT
=
TIM_IT_CC4
) || \

568 ((
IT
=
TIM_IT_COM
) || \

569 ((
IT
=
TIM_IT_Trigg
) || \

570 ((
IT
=
TIM_IT_Bak
))

579 
	#TIM_DMABa_CR1
 ((
ut16_t
)0x0000)

	)

580 
	#TIM_DMABa_CR2
 ((
ut16_t
)0x0001)

	)

581 
	#TIM_DMABa_SMCR
 ((
ut16_t
)0x0002)

	)

582 
	#TIM_DMABa_DIER
 ((
ut16_t
)0x0003)

	)

583 
	#TIM_DMABa_SR
 ((
ut16_t
)0x0004)

	)

584 
	#TIM_DMABa_EGR
 ((
ut16_t
)0x0005)

	)

585 
	#TIM_DMABa_CCMR1
 ((
ut16_t
)0x0006)

	)

586 
	#TIM_DMABa_CCMR2
 ((
ut16_t
)0x0007)

	)

587 
	#TIM_DMABa_CCER
 ((
ut16_t
)0x0008)

	)

588 
	#TIM_DMABa_CNT
 ((
ut16_t
)0x0009)

	)

589 
	#TIM_DMABa_PSC
 ((
ut16_t
)0x000A)

	)

590 
	#TIM_DMABa_ARR
 ((
ut16_t
)0x000B)

	)

591 
	#TIM_DMABa_RCR
 ((
ut16_t
)0x000C)

	)

592 
	#TIM_DMABa_CCR1
 ((
ut16_t
)0x000D)

	)

593 
	#TIM_DMABa_CCR2
 ((
ut16_t
)0x000E)

	)

594 
	#TIM_DMABa_CCR3
 ((
ut16_t
)0x000F)

	)

595 
	#TIM_DMABa_CCR4
 ((
ut16_t
)0x0010)

	)

596 
	#TIM_DMABa_BDTR
 ((
ut16_t
)0x0011)

	)

597 
	#TIM_DMABa_DCR
 ((
ut16_t
)0x0012)

	)

598 
	#TIM_DMABa_OR
 ((
ut16_t
)0x0013)

	)

599 
	#IS_TIM_DMA_BASE
(
BASE
(((BASE=
TIM_DMABa_CR1
|| \

	)

600 ((
BASE
=
TIM_DMABa_CR2
) || \

601 ((
BASE
=
TIM_DMABa_SMCR
) || \

602 ((
BASE
=
TIM_DMABa_DIER
) || \

603 ((
BASE
=
TIM_DMABa_SR
) || \

604 ((
BASE
=
TIM_DMABa_EGR
) || \

605 ((
BASE
=
TIM_DMABa_CCMR1
) || \

606 ((
BASE
=
TIM_DMABa_CCMR2
) || \

607 ((
BASE
=
TIM_DMABa_CCER
) || \

608 ((
BASE
=
TIM_DMABa_CNT
) || \

609 ((
BASE
=
TIM_DMABa_PSC
) || \

610 ((
BASE
=
TIM_DMABa_ARR
) || \

611 ((
BASE
=
TIM_DMABa_RCR
) || \

612 ((
BASE
=
TIM_DMABa_CCR1
) || \

613 ((
BASE
=
TIM_DMABa_CCR2
) || \

614 ((
BASE
=
TIM_DMABa_CCR3
) || \

615 ((
BASE
=
TIM_DMABa_CCR4
) || \

616 ((
BASE
=
TIM_DMABa_BDTR
) || \

617 ((
BASE
=
TIM_DMABa_DCR
) || \

618 ((
BASE
=
TIM_DMABa_OR
))

627 
	#TIM_DMABurLgth_1Tnsr
 ((
ut16_t
)0x0000)

	)

628 
	#TIM_DMABurLgth_2Tnsrs
 ((
ut16_t
)0x0100)

	)

629 
	#TIM_DMABurLgth_3Tnsrs
 ((
ut16_t
)0x0200)

	)

630 
	#TIM_DMABurLgth_4Tnsrs
 ((
ut16_t
)0x0300)

	)

631 
	#TIM_DMABurLgth_5Tnsrs
 ((
ut16_t
)0x0400)

	)

632 
	#TIM_DMABurLgth_6Tnsrs
 ((
ut16_t
)0x0500)

	)

633 
	#TIM_DMABurLgth_7Tnsrs
 ((
ut16_t
)0x0600)

	)

634 
	#TIM_DMABurLgth_8Tnsrs
 ((
ut16_t
)0x0700)

	)

635 
	#TIM_DMABurLgth_9Tnsrs
 ((
ut16_t
)0x0800)

	)

636 
	#TIM_DMABurLgth_10Tnsrs
 ((
ut16_t
)0x0900)

	)

637 
	#TIM_DMABurLgth_11Tnsrs
 ((
ut16_t
)0x0A00)

	)

638 
	#TIM_DMABurLgth_12Tnsrs
 ((
ut16_t
)0x0B00)

	)

639 
	#TIM_DMABurLgth_13Tnsrs
 ((
ut16_t
)0x0C00)

	)

640 
	#TIM_DMABurLgth_14Tnsrs
 ((
ut16_t
)0x0D00)

	)

641 
	#TIM_DMABurLgth_15Tnsrs
 ((
ut16_t
)0x0E00)

	)

642 
	#TIM_DMABurLgth_16Tnsrs
 ((
ut16_t
)0x0F00)

	)

643 
	#TIM_DMABurLgth_17Tnsrs
 ((
ut16_t
)0x1000)

	)

644 
	#TIM_DMABurLgth_18Tnsrs
 ((
ut16_t
)0x1100)

	)

645 
	#IS_TIM_DMA_LENGTH
(
LENGTH
(((LENGTH=
TIM_DMABurLgth_1Tnsr
|| \

	)

646 ((
LENGTH
=
TIM_DMABurLgth_2Tnsrs
) || \

647 ((
LENGTH
=
TIM_DMABurLgth_3Tnsrs
) || \

648 ((
LENGTH
=
TIM_DMABurLgth_4Tnsrs
) || \

649 ((
LENGTH
=
TIM_DMABurLgth_5Tnsrs
) || \

650 ((
LENGTH
=
TIM_DMABurLgth_6Tnsrs
) || \

651 ((
LENGTH
=
TIM_DMABurLgth_7Tnsrs
) || \

652 ((
LENGTH
=
TIM_DMABurLgth_8Tnsrs
) || \

653 ((
LENGTH
=
TIM_DMABurLgth_9Tnsrs
) || \

654 ((
LENGTH
=
TIM_DMABurLgth_10Tnsrs
) || \

655 ((
LENGTH
=
TIM_DMABurLgth_11Tnsrs
) || \

656 ((
LENGTH
=
TIM_DMABurLgth_12Tnsrs
) || \

657 ((
LENGTH
=
TIM_DMABurLgth_13Tnsrs
) || \

658 ((
LENGTH
=
TIM_DMABurLgth_14Tnsrs
) || \

659 ((
LENGTH
=
TIM_DMABurLgth_15Tnsrs
) || \

660 ((
LENGTH
=
TIM_DMABurLgth_16Tnsrs
) || \

661 ((
LENGTH
=
TIM_DMABurLgth_17Tnsrs
) || \

662 ((
LENGTH
=
TIM_DMABurLgth_18Tnsrs
))

671 
	#TIM_DMA_Upde
 ((
ut16_t
)0x0100)

	)

672 
	#TIM_DMA_CC1
 ((
ut16_t
)0x0200)

	)

673 
	#TIM_DMA_CC2
 ((
ut16_t
)0x0400)

	)

674 
	#TIM_DMA_CC3
 ((
ut16_t
)0x0800)

	)

675 
	#TIM_DMA_CC4
 ((
ut16_t
)0x1000)

	)

676 
	#TIM_DMA_COM
 ((
ut16_t
)0x2000)

	)

677 
	#TIM_DMA_Trigg
 ((
ut16_t
)0x4000)

	)

678 
	#IS_TIM_DMA_SOURCE
(
SOURCE
((((SOURCE& (
ut16_t
)0x80FF=0x0000&& ((SOURCE!0x0000))

	)

688 
	#TIM_ExtTRGPSC_OFF
 ((
ut16_t
)0x0000)

	)

689 
	#TIM_ExtTRGPSC_DIV2
 ((
ut16_t
)0x1000)

	)

690 
	#TIM_ExtTRGPSC_DIV4
 ((
ut16_t
)0x2000)

	)

691 
	#TIM_ExtTRGPSC_DIV8
 ((
ut16_t
)0x3000)

	)

692 
	#IS_TIM_EXT_PRESCALER
(
PRESCALER
(((PRESCALER=
TIM_ExtTRGPSC_OFF
|| \

	)

693 ((
PRESCALER
=
TIM_ExtTRGPSC_DIV2
) || \

694 ((
PRESCALER
=
TIM_ExtTRGPSC_DIV4
) || \

695 ((
PRESCALER
=
TIM_ExtTRGPSC_DIV8
))

704 
	#TIM_TS_ITR0
 ((
ut16_t
)0x0000)

	)

705 
	#TIM_TS_ITR1
 ((
ut16_t
)0x0010)

	)

706 
	#TIM_TS_ITR2
 ((
ut16_t
)0x0020)

	)

707 
	#TIM_TS_ITR3
 ((
ut16_t
)0x0030)

	)

708 
	#TIM_TS_TI1F_ED
 ((
ut16_t
)0x0040)

	)

709 
	#TIM_TS_TI1FP1
 ((
ut16_t
)0x0050)

	)

710 
	#TIM_TS_TI2FP2
 ((
ut16_t
)0x0060)

	)

711 
	#TIM_TS_ETRF
 ((
ut16_t
)0x0070)

	)

712 
	#IS_TIM_TRIGGER_SELECTION
(
SELECTION
(((SELECTION=
TIM_TS_ITR0
|| \

	)

713 ((
SELECTION
=
TIM_TS_ITR1
) || \

714 ((
SELECTION
=
TIM_TS_ITR2
) || \

715 ((
SELECTION
=
TIM_TS_ITR3
) || \

716 ((
SELECTION
=
TIM_TS_TI1F_ED
) || \

717 ((
SELECTION
=
TIM_TS_TI1FP1
) || \

718 ((
SELECTION
=
TIM_TS_TI2FP2
) || \

719 ((
SELECTION
=
TIM_TS_ETRF
))

720 
	#IS_TIM_INTERNAL_TRIGGER_SELECTION
(
SELECTION
(((SELECTION=
TIM_TS_ITR0
|| \

	)

721 ((
SELECTION
=
TIM_TS_ITR1
) || \

722 ((
SELECTION
=
TIM_TS_ITR2
) || \

723 ((
SELECTION
=
TIM_TS_ITR3
))

732 
	#TIM_TIxExCLK1Sour_TI1
 ((
ut16_t
)0x0050)

	)

733 
	#TIM_TIxExCLK1Sour_TI2
 ((
ut16_t
)0x0060)

	)

734 
	#TIM_TIxExCLK1Sour_TI1ED
 ((
ut16_t
)0x0040)

	)

743 
	#TIM_ExtTRGPެy_Invd
 ((
ut16_t
)0x8000)

	)

744 
	#TIM_ExtTRGPެy_NInvd
 ((
ut16_t
)0x0000)

	)

745 
	#IS_TIM_EXT_POLARITY
(
POLARITY
(((POLARITY=
TIM_ExtTRGPެy_Invd
|| \

	)

746 ((
POLARITY
=
TIM_ExtTRGPެy_NInvd
))

755 
	#TIM_PSCRdMode_Upde
 ((
ut16_t
)0x0000)

	)

756 
	#TIM_PSCRdMode_Immed
 ((
ut16_t
)0x0001)

	)

757 
	#IS_TIM_PRESCALER_RELOAD
(
RELOAD
(((RELOAD=
TIM_PSCRdMode_Upde
|| \

	)

758 ((
RELOAD
=
TIM_PSCRdMode_Immed
))

767 
	#TIM_FdAi_Aive
 ((
ut16_t
)0x0050)

	)

768 
	#TIM_FdAi_InAive
 ((
ut16_t
)0x0040)

	)

769 
	#IS_TIM_FORCED_ACTION
(
ACTION
(((ACTION=
TIM_FdAi_Aive
|| \

	)

770 ((
ACTION
=
TIM_FdAi_InAive
))

779 
	#TIM_EncodMode_TI1
 ((
ut16_t
)0x0001)

	)

780 
	#TIM_EncodMode_TI2
 ((
ut16_t
)0x0002)

	)

781 
	#TIM_EncodMode_TI12
 ((
ut16_t
)0x0003)

	)

782 
	#IS_TIM_ENCODER_MODE
(
MODE
(((MODE=
TIM_EncodMode_TI1
|| \

	)

783 ((
MODE
=
TIM_EncodMode_TI2
) || \

784 ((
MODE
=
TIM_EncodMode_TI12
))

794 
	#TIM_EvtSour_Upde
 ((
ut16_t
)0x0001)

	)

795 
	#TIM_EvtSour_CC1
 ((
ut16_t
)0x0002)

	)

796 
	#TIM_EvtSour_CC2
 ((
ut16_t
)0x0004)

	)

797 
	#TIM_EvtSour_CC3
 ((
ut16_t
)0x0008)

	)

798 
	#TIM_EvtSour_CC4
 ((
ut16_t
)0x0010)

	)

799 
	#TIM_EvtSour_COM
 ((
ut16_t
)0x0020)

	)

800 
	#TIM_EvtSour_Trigg
 ((
ut16_t
)0x0040)

	)

801 
	#TIM_EvtSour_Bak
 ((
ut16_t
)0x0080)

	)

802 
	#IS_TIM_EVENT_SOURCE
(
SOURCE
((((SOURCE& (
ut16_t
)0xFF00=0x0000&& ((SOURCE!0x0000))

	)

812 
	#TIM_UpdeSour_Glob
 ((
ut16_t
)0x0000

	)

815 
	#TIM_UpdeSour_Regur
 ((
ut16_t
)0x0001

	)

816 
	#IS_TIM_UPDATE_SOURCE
(
SOURCE
(((SOURCE=
TIM_UpdeSour_Glob
|| \

	)

817 ((
SOURCE
=
TIM_UpdeSour_Regur
))

826 
	#TIM_OCPld_Eb
 ((
ut16_t
)0x0008)

	)

827 
	#TIM_OCPld_Dib
 ((
ut16_t
)0x0000)

	)

828 
	#IS_TIM_OCPRELOAD_STATE
(
STATE
(((STATE=
TIM_OCPld_Eb
|| \

	)

829 ((
STATE
=
TIM_OCPld_Dib
))

838 
	#TIM_OCFa_Eb
 ((
ut16_t
)0x0004)

	)

839 
	#TIM_OCFa_Dib
 ((
ut16_t
)0x0000)

	)

840 
	#IS_TIM_OCFAST_STATE
(
STATE
(((STATE=
TIM_OCFa_Eb
|| \

	)

841 ((
STATE
=
TIM_OCFa_Dib
))

851 
	#TIM_OCCˬ_Eb
 ((
ut16_t
)0x0080)

	)

852 
	#TIM_OCCˬ_Dib
 ((
ut16_t
)0x0000)

	)

853 
	#IS_TIM_OCCLEAR_STATE
(
STATE
(((STATE=
TIM_OCCˬ_Eb
|| \

	)

854 ((
STATE
=
TIM_OCCˬ_Dib
))

863 
	#TIM_TRGOSour_Ret
 ((
ut16_t
)0x0000)

	)

864 
	#TIM_TRGOSour_Eb
 ((
ut16_t
)0x0010)

	)

865 
	#TIM_TRGOSour_Upde
 ((
ut16_t
)0x0020)

	)

866 
	#TIM_TRGOSour_OC1
 ((
ut16_t
)0x0030)

	)

867 
	#TIM_TRGOSour_OC1Ref
 ((
ut16_t
)0x0040)

	)

868 
	#TIM_TRGOSour_OC2Ref
 ((
ut16_t
)0x0050)

	)

869 
	#TIM_TRGOSour_OC3Ref
 ((
ut16_t
)0x0060)

	)

870 
	#TIM_TRGOSour_OC4Ref
 ((
ut16_t
)0x0070)

	)

871 
	#IS_TIM_TRGO_SOURCE
(
SOURCE
(((SOURCE=
TIM_TRGOSour_Ret
|| \

	)

872 ((
SOURCE
=
TIM_TRGOSour_Eb
) || \

873 ((
SOURCE
=
TIM_TRGOSour_Upde
) || \

874 ((
SOURCE
=
TIM_TRGOSour_OC1
) || \

875 ((
SOURCE
=
TIM_TRGOSour_OC1Ref
) || \

876 ((
SOURCE
=
TIM_TRGOSour_OC2Ref
) || \

877 ((
SOURCE
=
TIM_TRGOSour_OC3Ref
) || \

878 ((
SOURCE
=
TIM_TRGOSour_OC4Ref
))

887 
	#TIM_SveMode_Ret
 ((
ut16_t
)0x0004)

	)

888 
	#TIM_SveMode_Ged
 ((
ut16_t
)0x0005)

	)

889 
	#TIM_SveMode_Trigg
 ((
ut16_t
)0x0006)

	)

890 
	#TIM_SveMode_Ex1
 ((
ut16_t
)0x0007)

	)

891 
	#IS_TIM_SLAVE_MODE
(
MODE
(((MODE=
TIM_SveMode_Ret
|| \

	)

892 ((
MODE
=
TIM_SveMode_Ged
) || \

893 ((
MODE
=
TIM_SveMode_Trigg
) || \

894 ((
MODE
=
TIM_SveMode_Ex1
))

903 
	#TIM_MaSveMode_Eb
 ((
ut16_t
)0x0080)

	)

904 
	#TIM_MaSveMode_Dib
 ((
ut16_t
)0x0000)

	)

905 
	#IS_TIM_MSM_STATE
(
STATE
(((STATE=
TIM_MaSveMode_Eb
|| \

	)

906 ((
STATE
=
TIM_MaSveMode_Dib
))

914 
	#TIM2_TIM8_TRGO
 ((
ut16_t
)0x0000)

	)

915 
	#TIM2_ETH_PTP
 ((
ut16_t
)0x0400)

	)

916 
	#TIM2_USBFS_SOF
 ((
ut16_t
)0x0800)

	)

917 
	#TIM2_USBHS_SOF
 ((
ut16_t
)0x0C00)

	)

919 
	#TIM5_GPIO
 ((
ut16_t
)0x0000)

	)

920 
	#TIM5_LSI
 ((
ut16_t
)0x0040)

	)

921 
	#TIM5_LSE
 ((
ut16_t
)0x0080)

	)

922 
	#TIM5_RTC
 ((
ut16_t
)0x00C0)

	)

924 
	#TIM11_GPIO
 ((
ut16_t
)0x0000)

	)

925 
	#TIM11_HSE
 ((
ut16_t
)0x0002)

	)

927 
	#IS_TIM_REMAP
(
TIM_REMAP
(((TIM_REMAP=
TIM2_TIM8_TRGO
)||\

	)

928 ((
TIM_REMAP
=
TIM2_ETH_PTP
)||\

929 ((
TIM_REMAP
=
TIM2_USBFS_SOF
)||\

930 ((
TIM_REMAP
=
TIM2_USBHS_SOF
)||\

931 ((
TIM_REMAP
=
TIM5_GPIO
)||\

932 ((
TIM_REMAP
=
TIM5_LSI
)||\

933 ((
TIM_REMAP
=
TIM5_LSE
)||\

934 ((
TIM_REMAP
=
TIM5_RTC
)||\

935 ((
TIM_REMAP
=
TIM11_GPIO
)||\

936 ((
TIM_REMAP
=
TIM11_HSE
))

945 
	#TIM_FLAG_Upde
 ((
ut16_t
)0x0001)

	)

946 
	#TIM_FLAG_CC1
 ((
ut16_t
)0x0002)

	)

947 
	#TIM_FLAG_CC2
 ((
ut16_t
)0x0004)

	)

948 
	#TIM_FLAG_CC3
 ((
ut16_t
)0x0008)

	)

949 
	#TIM_FLAG_CC4
 ((
ut16_t
)0x0010)

	)

950 
	#TIM_FLAG_COM
 ((
ut16_t
)0x0020)

	)

951 
	#TIM_FLAG_Trigg
 ((
ut16_t
)0x0040)

	)

952 
	#TIM_FLAG_Bak
 ((
ut16_t
)0x0080)

	)

953 
	#TIM_FLAG_CC1OF
 ((
ut16_t
)0x0200)

	)

954 
	#TIM_FLAG_CC2OF
 ((
ut16_t
)0x0400)

	)

955 
	#TIM_FLAG_CC3OF
 ((
ut16_t
)0x0800)

	)

956 
	#TIM_FLAG_CC4OF
 ((
ut16_t
)0x1000)

	)

957 
	#IS_TIM_GET_FLAG
(
FLAG
(((FLAG=
TIM_FLAG_Upde
|| \

	)

958 ((
FLAG
=
TIM_FLAG_CC1
) || \

959 ((
FLAG
=
TIM_FLAG_CC2
) || \

960 ((
FLAG
=
TIM_FLAG_CC3
) || \

961 ((
FLAG
=
TIM_FLAG_CC4
) || \

962 ((
FLAG
=
TIM_FLAG_COM
) || \

963 ((
FLAG
=
TIM_FLAG_Trigg
) || \

964 ((
FLAG
=
TIM_FLAG_Bak
) || \

965 ((
FLAG
=
TIM_FLAG_CC1OF
) || \

966 ((
FLAG
=
TIM_FLAG_CC2OF
) || \

967 ((
FLAG
=
TIM_FLAG_CC3OF
) || \

968 ((
FLAG
=
TIM_FLAG_CC4OF
))

978 
	#IS_TIM_IC_FILTER
(
ICFILTER
((ICFILTER<0xF)

	)

987 
	#IS_TIM_EXT_FILTER
(
EXTFILTER
((EXTFILTER<0xF)

	)

996 
	#TIM_DMABurLgth_1By
 
TIM_DMABurLgth_1Tnsr


	)

997 
	#TIM_DMABurLgth_2Bys
 
TIM_DMABurLgth_2Tnsrs


	)

998 
	#TIM_DMABurLgth_3Bys
 
TIM_DMABurLgth_3Tnsrs


	)

999 
	#TIM_DMABurLgth_4Bys
 
TIM_DMABurLgth_4Tnsrs


	)

1000 
	#TIM_DMABurLgth_5Bys
 
TIM_DMABurLgth_5Tnsrs


	)

1001 
	#TIM_DMABurLgth_6Bys
 
TIM_DMABurLgth_6Tnsrs


	)

1002 
	#TIM_DMABurLgth_7Bys
 
TIM_DMABurLgth_7Tnsrs


	)

1003 
	#TIM_DMABurLgth_8Bys
 
TIM_DMABurLgth_8Tnsrs


	)

1004 
	#TIM_DMABurLgth_9Bys
 
TIM_DMABurLgth_9Tnsrs


	)

1005 
	#TIM_DMABurLgth_10Bys
 
TIM_DMABurLgth_10Tnsrs


	)

1006 
	#TIM_DMABurLgth_11Bys
 
TIM_DMABurLgth_11Tnsrs


	)

1007 
	#TIM_DMABurLgth_12Bys
 
TIM_DMABurLgth_12Tnsrs


	)

1008 
	#TIM_DMABurLgth_13Bys
 
TIM_DMABurLgth_13Tnsrs


	)

1009 
	#TIM_DMABurLgth_14Bys
 
TIM_DMABurLgth_14Tnsrs


	)

1010 
	#TIM_DMABurLgth_15Bys
 
TIM_DMABurLgth_15Tnsrs


	)

1011 
	#TIM_DMABurLgth_16Bys
 
TIM_DMABurLgth_16Tnsrs


	)

1012 
	#TIM_DMABurLgth_17Bys
 
TIM_DMABurLgth_17Tnsrs


	)

1013 
	#TIM_DMABurLgth_18Bys
 
TIM_DMABurLgth_18Tnsrs


	)

1026 
TIM_DeIn
(
TIM_TyDef
* 
TIMx
);

1027 
TIM_TimeBaIn
(
TIM_TyDef
* 
TIMx
, 
TIM_TimeBaInTyDef
* 
TIM_TimeBaInSu
);

1028 
TIM_TimeBaSuIn
(
TIM_TimeBaInTyDef
* 
TIM_TimeBaInSu
);

1029 
TIM_PsrCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
Psr
, ut16_
TIM_PSCRdMode
);

1030 
TIM_CouModeCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_CouMode
);

1031 
TIM_SCou
(
TIM_TyDef
* 
TIMx
, 
ut32_t
 
Cou
);

1032 
TIM_SAutܖd
(
TIM_TyDef
* 
TIMx
, 
ut32_t
 
Autܖd
);

1033 
ut32_t
 
TIM_GCou
(
TIM_TyDef
* 
TIMx
);

1034 
ut16_t
 
TIM_GPsr
(
TIM_TyDef
* 
TIMx
);

1035 
TIM_UpdeDibCfig
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
);

1036 
TIM_UpdeRequeCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_UpdeSour
);

1037 
TIM_ARRPldCfig
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
);

1038 
TIM_SeOPulMode
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OPMode
);

1039 
TIM_SClockDivisi
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_CKD
);

1040 
TIM_Cmd
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
);

1043 
TIM_OC1In
(
TIM_TyDef
* 
TIMx
, 
TIM_OCInTyDef
* 
TIM_OCInSu
);

1044 
TIM_OC2In
(
TIM_TyDef
* 
TIMx
, 
TIM_OCInTyDef
* 
TIM_OCInSu
);

1045 
TIM_OC3In
(
TIM_TyDef
* 
TIMx
, 
TIM_OCInTyDef
* 
TIM_OCInSu
);

1046 
TIM_OC4In
(
TIM_TyDef
* 
TIMx
, 
TIM_OCInTyDef
* 
TIM_OCInSu
);

1047 
TIM_OCSuIn
(
TIM_OCInTyDef
* 
TIM_OCInSu
);

1048 
TIM_SeOCxM
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_Chl
, ut16_
TIM_OCMode
);

1049 
TIM_SCom1
(
TIM_TyDef
* 
TIMx
, 
ut32_t
 
Com1
);

1050 
TIM_SCom2
(
TIM_TyDef
* 
TIMx
, 
ut32_t
 
Com2
);

1051 
TIM_SCom3
(
TIM_TyDef
* 
TIMx
, 
ut32_t
 
Com3
);

1052 
TIM_SCom4
(
TIM_TyDef
* 
TIMx
, 
ut32_t
 
Com4
);

1053 
TIM_FdOC1Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_FdAi
);

1054 
TIM_FdOC2Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_FdAi
);

1055 
TIM_FdOC3Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_FdAi
);

1056 
TIM_FdOC4Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_FdAi
);

1057 
TIM_OC1PldCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPld
);

1058 
TIM_OC2PldCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPld
);

1059 
TIM_OC3PldCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPld
);

1060 
TIM_OC4PldCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPld
);

1061 
TIM_OC1FaCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCFa
);

1062 
TIM_OC2FaCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCFa
);

1063 
TIM_OC3FaCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCFa
);

1064 
TIM_OC4FaCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCFa
);

1065 
TIM_CˬOC1Ref
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCCˬ
);

1066 
TIM_CˬOC2Ref
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCCˬ
);

1067 
TIM_CˬOC3Ref
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCCˬ
);

1068 
TIM_CˬOC4Ref
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCCˬ
);

1069 
TIM_OC1PެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPެy
);

1070 
TIM_OC1NPެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCNPެy
);

1071 
TIM_OC2PެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPެy
);

1072 
TIM_OC2NPެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCNPެy
);

1073 
TIM_OC3PެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPެy
);

1074 
TIM_OC3NPެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCNPެy
);

1075 
TIM_OC4PެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPެy
);

1076 
TIM_CCxCmd
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_Chl
, ut16_
TIM_CCx
);

1077 
TIM_CCxNCmd
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_Chl
, ut16_
TIM_CCxN
);

1080 
TIM_ICIn
(
TIM_TyDef
* 
TIMx
, 
TIM_ICInTyDef
* 
TIM_ICInSu
);

1081 
TIM_ICSuIn
(
TIM_ICInTyDef
* 
TIM_ICInSu
);

1082 
TIM_PWMICfig
(
TIM_TyDef
* 
TIMx
, 
TIM_ICInTyDef
* 
TIM_ICInSu
);

1083 
ut32_t
 
TIM_GCtu1
(
TIM_TyDef
* 
TIMx
);

1084 
ut32_t
 
TIM_GCtu2
(
TIM_TyDef
* 
TIMx
);

1085 
ut32_t
 
TIM_GCtu3
(
TIM_TyDef
* 
TIMx
);

1086 
ut32_t
 
TIM_GCtu4
(
TIM_TyDef
* 
TIMx
);

1087 
TIM_SIC1Psr
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPSC
);

1088 
TIM_SIC2Psr
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPSC
);

1089 
TIM_SIC3Psr
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPSC
);

1090 
TIM_SIC4Psr
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPSC
);

1093 
TIM_BDTRCfig
(
TIM_TyDef
* 
TIMx
, 
TIM_BDTRInTyDef
 *
TIM_BDTRInSu
);

1094 
TIM_BDTRSuIn
(
TIM_BDTRInTyDef
* 
TIM_BDTRInSu
);

1095 
TIM_ClPWMOuuts
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
);

1096 
TIM_SeCOM
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
);

1097 
TIM_CCPldCڌ
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
);

1100 
TIM_ITCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_IT
, 
FuniڮS
 
NewS
);

1101 
TIM_GeEvt
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_EvtSour
);

1102 
FgStus
 
TIM_GFgStus
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_FLAG
);

1103 
TIM_CˬFg
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_FLAG
);

1104 
ITStus
 
TIM_GITStus
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_IT
);

1105 
TIM_CˬITPdgB
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_IT
);

1106 
TIM_DMACfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_DMABa
, ut16_
TIM_DMABurLgth
);

1107 
TIM_DMACmd
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_DMASour
, 
FuniڮS
 
NewS
);

1108 
TIM_SeCCDMA
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
);

1111 
TIM_IlClockCfig
(
TIM_TyDef
* 
TIMx
);

1112 
TIM_ITRxExClockCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_IutTriggSour
);

1113 
TIM_TIxExClockCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_TIxExCLKSour
,

1114 
ut16_t
 
TIM_ICPެy
, ut16_
ICFr
);

1115 
TIM_ETRClockMode1Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ExtTRGPsr
, ut16_
TIM_ExtTRGPެy
,

1116 
ut16_t
 
ExtTRGFr
);

1117 
TIM_ETRClockMode2Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ExtTRGPsr
,

1118 
ut16_t
 
TIM_ExtTRGPެy
, ut16_
ExtTRGFr
);

1121 
TIM_SeIutTrigg
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_IutTriggSour
);

1122 
TIM_SeOuutTrigg
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_TRGOSour
);

1123 
TIM_SeSveMode
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_SveMode
);

1124 
TIM_SeMaSveMode
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_MaSveMode
);

1125 
TIM_ETRCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ExtTRGPsr
, ut16_
TIM_ExtTRGPެy
,

1126 
ut16_t
 
ExtTRGFr
);

1129 
TIM_EncodICfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_EncodMode
,

1130 
ut16_t
 
TIM_IC1Pެy
, ut16_
TIM_IC2Pެy
);

1131 
TIM_SeHlSs
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
);

1134 
TIM_RemCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_Rem
);

1136 #ifde
__lulus


	@inc/spl/stm32f4xx_usart.h

30 #ide
__STM32F4xx_USART_H


31 
	#__STM32F4xx_USART_H


	)

33 #ifde
__lulus


38 
	~"m32f4xx.h
"

56 
ut32_t
 
USART_BaudRe
;

62 
ut16_t
 
USART_WdLgth
;

65 
ut16_t
 
USART_StBs
;

68 
ut16_t
 
USART_Py
;

75 
ut16_t
 
USART_Mode
;

78 
ut16_t
 
USART_HdweFlowCڌ
;

81 } 
	tUSART_InTyDef
;

90 
ut16_t
 
USART_Clock
;

93 
ut16_t
 
USART_CPOL
;

96 
ut16_t
 
USART_CPHA
;

99 
ut16_t
 
USART_LaB
;

102 } 
	tUSART_ClockInTyDef
;

110 
	#IS_USART_ALL_PERIPH
(
PERIPH
(((PERIPH=
USART1
|| \

	)

111 ((
PERIPH
=
USART2
) || \

112 ((
PERIPH
=
USART3
) || \

113 ((
PERIPH
=
UART4
) || \

114 ((
PERIPH
=
UART5
) || \

115 ((
PERIPH
=
USART6
) || \

116 ((
PERIPH
=
UART7
) || \

117 ((
PERIPH
=
UART8
))

119 
	#IS_USART_1236_PERIPH
(
PERIPH
(((PERIPH=
USART1
|| \

	)

120 ((
PERIPH
=
USART2
) || \

121 ((
PERIPH
=
USART3
) || \

122 ((
PERIPH
=
USART6
))

128 
	#USART_WdLgth_8b
 ((
ut16_t
)0x0000)

	)

129 
	#USART_WdLgth_9b
 ((
ut16_t
)0x1000)

	)

131 
	#IS_USART_WORD_LENGTH
(
LENGTH
(((LENGTH=
USART_WdLgth_8b
|| \

	)

132 ((
LENGTH
=
USART_WdLgth_9b
))

141 
	#USART_StBs_1
 ((
ut16_t
)0x0000)

	)

142 
	#USART_StBs_0_5
 ((
ut16_t
)0x1000)

	)

143 
	#USART_StBs_2
 ((
ut16_t
)0x2000)

	)

144 
	#USART_StBs_1_5
 ((
ut16_t
)0x3000)

	)

145 
	#IS_USART_STOPBITS
(
STOPBITS
(((STOPBITS=
USART_StBs_1
|| \

	)

146 ((
STOPBITS
=
USART_StBs_0_5
) || \

147 ((
STOPBITS
=
USART_StBs_2
) || \

148 ((
STOPBITS
=
USART_StBs_1_5
))

157 
	#USART_Py_No
 ((
ut16_t
)0x0000)

	)

158 
	#USART_Py_Ev
 ((
ut16_t
)0x0400)

	)

159 
	#USART_Py_Odd
 ((
ut16_t
)0x0600)

	)

160 
	#IS_USART_PARITY
(
PARITY
(((PARITY=
USART_Py_No
|| \

	)

161 ((
PARITY
=
USART_Py_Ev
) || \

162 ((
PARITY
=
USART_Py_Odd
))

171 
	#USART_Mode_Rx
 ((
ut16_t
)0x0004)

	)

172 
	#USART_Mode_Tx
 ((
ut16_t
)0x0008)

	)

173 
	#IS_USART_MODE
(
MODE
((((MODE& (
ut16_t
)0xFFF3=0x00&& ((MODE!(ut16_t)0x00))

	)

181 
	#USART_HdweFlowCڌ_Ne
 ((
ut16_t
)0x0000)

	)

182 
	#USART_HdweFlowCڌ_RTS
 ((
ut16_t
)0x0100)

	)

183 
	#USART_HdweFlowCڌ_CTS
 ((
ut16_t
)0x0200)

	)

184 
	#USART_HdweFlowCڌ_RTS_CTS
 ((
ut16_t
)0x0300)

	)

185 
	#IS_USART_HARDWARE_FLOW_CONTROL
(
CONTROL
)\

	)

186 (((
CONTROL
=
USART_HdweFlowCڌ_Ne
) || \

187 ((
CONTROL
=
USART_HdweFlowCڌ_RTS
) || \

188 ((
CONTROL
=
USART_HdweFlowCڌ_CTS
) || \

189 ((
CONTROL
=
USART_HdweFlowCڌ_RTS_CTS
))

197 
	#USART_Clock_Dib
 ((
ut16_t
)0x0000)

	)

198 
	#USART_Clock_Eb
 ((
ut16_t
)0x0800)

	)

199 
	#IS_USART_CLOCK
(
CLOCK
(((CLOCK=
USART_Clock_Dib
|| \

	)

200 ((
CLOCK
=
USART_Clock_Eb
))

209 
	#USART_CPOL_Low
 ((
ut16_t
)0x0000)

	)

210 
	#USART_CPOL_High
 ((
ut16_t
)0x0400)

	)

211 
	#IS_USART_CPOL
(
CPOL
(((CPOL=
USART_CPOL_Low
|| ((CPOL=
USART_CPOL_High
))

	)

221 
	#USART_CPHA_1Edge
 ((
ut16_t
)0x0000)

	)

222 
	#USART_CPHA_2Edge
 ((
ut16_t
)0x0200)

	)

223 
	#IS_USART_CPHA
(
CPHA
(((CPHA=
USART_CPHA_1Edge
|| ((CPHA=
USART_CPHA_2Edge
))

	)

233 
	#USART_LaB_Dib
 ((
ut16_t
)0x0000)

	)

234 
	#USART_LaB_Eb
 ((
ut16_t
)0x0100)

	)

235 
	#IS_USART_LASTBIT
(
LASTBIT
(((LASTBIT=
USART_LaB_Dib
|| \

	)

236 ((
LASTBIT
=
USART_LaB_Eb
))

245 
	#USART_IT_PE
 ((
ut16_t
)0x0028)

	)

246 
	#USART_IT_TXE
 ((
ut16_t
)0x0727)

	)

247 
	#USART_IT_TC
 ((
ut16_t
)0x0626)

	)

248 
	#USART_IT_RXNE
 ((
ut16_t
)0x0525)

	)

249 
	#USART_IT_ORE_RX
 ((
ut16_t
)0x0325

	)

250 
	#USART_IT_IDLE
 ((
ut16_t
)0x0424)

	)

251 
	#USART_IT_LBD
 ((
ut16_t
)0x0846)

	)

252 
	#USART_IT_CTS
 ((
ut16_t
)0x096A)

	)

253 
	#USART_IT_ERR
 ((
ut16_t
)0x0060)

	)

254 
	#USART_IT_ORE_ER
 ((
ut16_t
)0x0360

	)

255 
	#USART_IT_NE
 ((
ut16_t
)0x0260)

	)

256 
	#USART_IT_FE
 ((
ut16_t
)0x0160)

	)

261 
	#USART_IT_ORE
 
USART_IT_ORE_ER


	)

266 
	#IS_USART_CONFIG_IT
(
IT
(((IT=
USART_IT_PE
|| ((IT=
USART_IT_TXE
|| \

	)

267 ((
IT
=
USART_IT_TC
|| ((IT=
USART_IT_RXNE
) || \

268 ((
IT
=
USART_IT_IDLE
|| ((IT=
USART_IT_LBD
) || \

269 ((
IT
=
USART_IT_CTS
|| ((IT=
USART_IT_ERR
))

270 
	#IS_USART_GET_IT
(
IT
(((IT=
USART_IT_PE
|| ((IT=
USART_IT_TXE
|| \

	)

271 ((
IT
=
USART_IT_TC
|| ((IT=
USART_IT_RXNE
) || \

272 ((
IT
=
USART_IT_IDLE
|| ((IT=
USART_IT_LBD
) || \

273 ((
IT
=
USART_IT_CTS
|| ((IT=
USART_IT_ORE
) || \

274 ((
IT
=
USART_IT_ORE_RX
|| ((IT=
USART_IT_ORE_ER
) || \

275 ((
IT
=
USART_IT_NE
|| ((IT=
USART_IT_FE
))

276 
	#IS_USART_CLEAR_IT
(
IT
(((IT=
USART_IT_TC
|| ((IT=
USART_IT_RXNE
|| \

	)

277 ((
IT
=
USART_IT_LBD
|| ((IT=
USART_IT_CTS
))

286 
	#USART_DMAReq_Tx
 ((
ut16_t
)0x0080)

	)

287 
	#USART_DMAReq_Rx
 ((
ut16_t
)0x0040)

	)

288 
	#IS_USART_DMAREQ
(
DMAREQ
((((DMAREQ& (
ut16_t
)0xFF3F=0x00&& ((DMAREQ!(ut16_t)0x00))

	)

298 
	#USART_WakeUp_IdLe
 ((
ut16_t
)0x0000)

	)

299 
	#USART_WakeUp_AddssMk
 ((
ut16_t
)0x0800)

	)

300 
	#IS_USART_WAKEUP
(
WAKEUP
(((WAKEUP=
USART_WakeUp_IdLe
|| \

	)

301 ((
WAKEUP
=
USART_WakeUp_AddssMk
))

310 
	#USART_LINBakDeLgth_10b
 ((
ut16_t
)0x0000)

	)

311 
	#USART_LINBakDeLgth_11b
 ((
ut16_t
)0x0020)

	)

312 
	#IS_USART_LIN_BREAK_DETECT_LENGTH
(
LENGTH
\

	)

313 (((
LENGTH
=
USART_LINBakDeLgth_10b
) || \

314 ((
LENGTH
=
USART_LINBakDeLgth_11b
))

323 
	#USART_IrDAMode_LowPow
 ((
ut16_t
)0x0004)

	)

324 
	#USART_IrDAMode_Nm
 ((
ut16_t
)0x0000)

	)

325 
	#IS_USART_IRDA_MODE
(
MODE
(((MODE=
USART_IrDAMode_LowPow
|| \

	)

326 ((
MODE
=
USART_IrDAMode_Nm
))

335 
	#USART_FLAG_CTS
 ((
ut16_t
)0x0200)

	)

336 
	#USART_FLAG_LBD
 ((
ut16_t
)0x0100)

	)

337 
	#USART_FLAG_TXE
 ((
ut16_t
)0x0080)

	)

338 
	#USART_FLAG_TC
 ((
ut16_t
)0x0040)

	)

339 
	#USART_FLAG_RXNE
 ((
ut16_t
)0x0020)

	)

340 
	#USART_FLAG_IDLE
 ((
ut16_t
)0x0010)

	)

341 
	#USART_FLAG_ORE
 ((
ut16_t
)0x0008)

	)

342 
	#USART_FLAG_NE
 ((
ut16_t
)0x0004)

	)

343 
	#USART_FLAG_FE
 ((
ut16_t
)0x0002)

	)

344 
	#USART_FLAG_PE
 ((
ut16_t
)0x0001)

	)

345 
	#IS_USART_FLAG
(
FLAG
(((FLAG=
USART_FLAG_PE
|| ((FLAG=
USART_FLAG_TXE
|| \

	)

346 ((
FLAG
=
USART_FLAG_TC
|| ((FLAG=
USART_FLAG_RXNE
) || \

347 ((
FLAG
=
USART_FLAG_IDLE
|| ((FLAG=
USART_FLAG_LBD
) || \

348 ((
FLAG
=
USART_FLAG_CTS
|| ((FLAG=
USART_FLAG_ORE
) || \

349 ((
FLAG
=
USART_FLAG_NE
|| ((FLAG=
USART_FLAG_FE
))

351 
	#IS_USART_CLEAR_FLAG
(
FLAG
((((FLAG& (
ut16_t
)0xFC9F=0x00&& ((FLAG!(ut16_t)0x00))

	)

353 
	#IS_USART_BAUDRATE
(
BAUDRATE
(((BAUDRATE> 0&& ((BAUDRATE< 7500001))

	)

354 
	#IS_USART_ADDRESS
(
ADDRESS
((ADDRESS<0xF)

	)

355 
	#IS_USART_DATA
(
DATA
((DATA<0x1FF)

	)

369 
USART_DeIn
(
USART_TyDef
* 
USARTx
);

372 
USART_In
(
USART_TyDef
* 
USARTx
, 
USART_InTyDef
* 
USART_InSu
);

373 
USART_SuIn
(
USART_InTyDef
* 
USART_InSu
);

374 
USART_ClockIn
(
USART_TyDef
* 
USARTx
, 
USART_ClockInTyDef
* 
USART_ClockInSu
);

375 
USART_ClockSuIn
(
USART_ClockInTyDef
* 
USART_ClockInSu
);

376 
USART_Cmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
);

377 
USART_SPsr
(
USART_TyDef
* 
USARTx
, 
ut8_t
 
USART_Psr
);

378 
USART_OvSamg8Cmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
);

379 
USART_OBMhodCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
);

382 
USART_SdDa
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
Da
);

383 
ut16_t
 
USART_ReiveDa
(
USART_TyDef
* 
USARTx
);

386 
USART_SAddss
(
USART_TyDef
* 
USARTx
, 
ut8_t
 
USART_Addss
);

387 
USART_WakeUpCfig
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_WakeUp
);

388 
USART_ReivWakeUpCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
);

391 
USART_LINBakDeLgthCfig
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_LINBakDeLgth
);

392 
USART_LINCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
);

393 
USART_SdBak
(
USART_TyDef
* 
USARTx
);

396 
USART_HfDuexCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
);

399 
USART_SmtCdCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
);

400 
USART_SmtCdNACKCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
);

401 
USART_SGudTime
(
USART_TyDef
* 
USARTx
, 
ut8_t
 
USART_GudTime
);

404 
USART_IrDACfig
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_IrDAMode
);

405 
USART_IrDACmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
);

408 
USART_DMACmd
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_DMAReq
, 
FuniڮS
 
NewS
);

411 
USART_ITCfig
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_IT
, 
FuniڮS
 
NewS
);

412 
FgStus
 
USART_GFgStus
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_FLAG
);

413 
USART_CˬFg
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_FLAG
);

414 
ITStus
 
USART_GITStus
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_IT
);

415 
USART_CˬITPdgB
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_IT
);

417 #ifde
__lulus


	@inc/spl/stm32f4xx_wwdg.h

30 #ide
__STM32F4xx_WWDG_H


31 
	#__STM32F4xx_WWDG_H


	)

33 #ifde
__lulus


38 
	~"m32f4xx.h
"

59 
	#WWDG_Psr_1
 ((
ut32_t
)0x00000000)

	)

60 
	#WWDG_Psr_2
 ((
ut32_t
)0x00000080)

	)

61 
	#WWDG_Psr_4
 ((
ut32_t
)0x00000100)

	)

62 
	#WWDG_Psr_8
 ((
ut32_t
)0x00000180)

	)

63 
	#IS_WWDG_PRESCALER
(
PRESCALER
(((PRESCALER=
WWDG_Psr_1
|| \

	)

64 ((
PRESCALER
=
WWDG_Psr_2
) || \

65 ((
PRESCALER
=
WWDG_Psr_4
) || \

66 ((
PRESCALER
=
WWDG_Psr_8
))

67 
	#IS_WWDG_WINDOW_VALUE
(
VALUE
((VALUE<0x7F)

	)

68 
	#IS_WWDG_COUNTER
(
COUNTER
(((COUNTER>0x40&& ((COUNTER<0x7F))

	)

82 
WWDG_DeIn
();

85 
WWDG_SPsr
(
ut32_t
 
WWDG_Psr
);

86 
WWDG_SWdowVue
(
ut8_t
 
WdowVue
);

87 
WWDG_EbIT
();

88 
WWDG_SCou
(
ut8_t
 
Cou
);

91 
WWDG_Eb
(
ut8_t
 
Cou
);

94 
FgStus
 
WWDG_GFgStus
();

95 
WWDG_CˬFg
();

97 #ifde
__lulus


	@inc/spl/system_stm32f4xx.h

39 #ide
__SYSTEM_STM32F4XX_H


40 
	#__SYSTEM_STM32F4XX_H


	)

42 #ifde
__lulus


59 
ut32_t
 
SyemCeClock
;

86 
SyemIn
();

87 
SyemCeClockUpde
();

92 #ifde
__lulus


	@src/cmsis/system_stm32f4xx.c

262 
	~"m32f4xx.h
"

283 #i
defed
 (
STM32F40_41xxx
|| defed (
STM32F427_437xx
|| defed (
STM32F429_439xx
)

287 #i
defed
 (
STM32F427_437xx
|| defed (
STM32F429_439xx
)

291 #i
defed
 (
STM32F411xE
)

301 #i
defed
 (
USE_HSE_BYPASS
)

302 
	#HSE_BYPASS_INPUT_FREQUENCY
 8000000

	)

309 
	#VECT_TAB_OFFSET
 0x00

	)

314 #i
defed
 (
STM32F40_41xxx
|| defed (
STM32F427_437xx
|| defed (
STM32F429_439xx
|| defed (
STM32F401xx
)

316 
	#PLL_M
 8

	)

318 #i
defed
 (
USE_HSE_BYPASS
)

319 
	#PLL_M
 8

	)

321 
	#PLL_M
 16

	)

326 
	#PLL_Q
 7

	)

328 #i
defed
 (
STM32F40_41xxx
)

329 
	#PLL_N
 336

	)

331 
	#PLL_P
 2

	)

334 #i
defed
 (
STM32F427_437xx
|| defed (
STM32F429_439xx
)

335 
	#PLL_N
 360

	)

337 
	#PLL_P
 2

	)

340 #i
defed
 (
STM32F401xx
)

341 
	#PLL_N
 336

	)

343 
	#PLL_P
 4

	)

346 #i
defed
 (
STM32F411xE
)

347 
	#PLL_N
 400

	)

349 
	#PLL_P
 4

	)

370 #i
defed
 (
STM32F40_41xxx
)

371 
ut32_t
 
	gSyemCeClock
 = 168000000;

374 #i
defed
 (
STM32F427_437xx
|| defed (
STM32F429_439xx
)

375 
ut32_t
 
	gSyemCeClock
 = 180000000;

378 #i
defed
 (
STM32F401xx
)

379 
ut32_t
 
	gSyemCeClock
 = 84000000;

382 #i
defed
 (
STM32F411xE
)

383 
ut32_t
 
	gSyemCeClock
 = 100000000;

386 
__I
 
ut8_t
 
	gAHBPscTab
[16] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9};

396 
SSysClock
();

398 #i
defed
 (
DATA_IN_ExtSRAM
|| defed (
DATA_IN_ExtSDRAM
)

399 
SyemIn_ExtMemC
();

417 
	$SyemIn
()

420 #i(
__FPU_PRESENT
 =1&& (
__FPU_USED
 == 1)

421 
SCB
->
CPACR
 |= ((3UL << 10*2)|(3UL << 11*2));

425 
RCC
->
CR
 |(
ut32_t
)0x00000001;

428 
RCC
->
CFGR
 = 0x00000000;

431 
RCC
->
CR
 &(
ut32_t
)0xFEF6FFFF;

434 
RCC
->
PLLCFGR
 = 0x24003010;

437 
RCC
->
CR
 &(
ut32_t
)0xFFFBFFFF;

440 
RCC
->
CIR
 = 0x00000000;

442 #i
	`defed
 (
DATA_IN_ExtSRAM
|| defed (
DATA_IN_ExtSDRAM
)

443 
	`SyemIn_ExtMemC
();

448 
	`SSysClock
();

451 #ifde
VECT_TAB_SRAM


452 
SCB
->
VTOR
 = 
SRAM_BASE
 | 
VECT_TAB_OFFSET
;

454 
SCB
->
VTOR
 = 
FLASH_BASE
 | 
VECT_TAB_OFFSET
;

456 
	}
}

494 
	$SyemCeClockUpde
()

496 
ut32_t
 
tmp
 = 0, 
lvco
 = 0, 

 = 2, 
lsour
 = 0, 
lm
 = 2;

499 
tmp
 = 
RCC
->
CFGR
 & 
RCC_CFGR_SWS
;

501 
tmp
)

504 
SyemCeClock
 = 
HSI_VALUE
;

507 
SyemCeClock
 = 
HSE_VALUE
;

513 
lsour
 = (
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
) >> 22;

514 
lm
 = 
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLM
;

516 #i
	`defed
 (
STM32F40_41xxx
|| defed (
STM32F427_437xx
|| defed (
STM32F429_439xx
|| defed (
STM32F401xx
)

517 i(
lsour
 != 0)

520 
lvco
 = (
HSE_VALUE
 / 
lm
* ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
) >> 6);

525 
lvco
 = (
HSI_VALUE
 / 
lm
* ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
) >> 6);

527 #i
	`defed
 (
STM32F411xE
)

528 #i
	`defed
 (
USE_HSE_BYPASS
)

529 i(
lsour
 != 0)

532 
lvco
 = (
HSE_BYPASS_INPUT_FREQUENCY
 / 
lm
* ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
) >> 6);

535 i(
lsour
 == 0)

538 
lvco
 = (
HSI_VALUE
 / 
lm
* ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
) >> 6);

542 

 = (((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLP
) >>16) + 1 ) *2;

543 
SyemCeClock
 = 
lvco
/

;

546 
SyemCeClock
 = 
HSI_VALUE
;

551 
tmp
 = 
AHBPscTab
[((
RCC
->
CFGR
 & 
RCC_CFGR_HPRE
) >> 4)];

553 
SyemCeClock
 >>
tmp
;

554 
	}
}

564 
	$SSysClock
()

566 #i
	`defed
 (
STM32F40_41xxx
|| defed (
STM32F427_437xx
|| defed (
STM32F429_439xx
|| defed (
STM32F401xx
)

570 
__IO
 
ut32_t
 
SUpCou
 = 0, 
HSEStus
 = 0;

573 
RCC
->
CR
 |((
ut32_t
)
RCC_CR_HSEON
);

578 
HSEStus
 = 
RCC
->
CR
 & 
RCC_CR_HSERDY
;

579 
SUpCou
++;

580 } (
HSEStus
 =0&& (
SUpCou
 !
HSE_STARTUP_TIMEOUT
));

582 i((
RCC
->
CR
 & 
RCC_CR_HSERDY
!
RESET
)

584 
HSEStus
 = (
ut32_t
)0x01;

588 
HSEStus
 = (
ut32_t
)0x00;

591 i(
HSEStus
 =(
ut32_t
)0x01)

594 
RCC
->
APB1ENR
 |
RCC_APB1ENR_PWREN
;

595 
PWR
->
CR
 |
PWR_CR_VOS
;

598 
RCC
->
CFGR
 |
RCC_CFGR_HPRE_DIV1
;

600 #i
	`defed
 (
STM32F40_41xxx
|| defed (
STM32F427_437xx
|| defed (
STM32F429_439xx
)

602 
RCC
->
CFGR
 |
RCC_CFGR_PPRE2_DIV2
;

605 
RCC
->
CFGR
 |
RCC_CFGR_PPRE1_DIV4
;

608 #i
	`defed
 (
STM32F401xx
)

610 
RCC
->
CFGR
 |
RCC_CFGR_PPRE2_DIV1
;

613 
RCC
->
CFGR
 |
RCC_CFGR_PPRE1_DIV2
;

617 
RCC
->
PLLCFGR
 = 
PLL_M
 | (
PLL_N
 << 6| (((
PLL_P
 >> 1) -1) << 16) |

618 (
RCC_PLLCFGR_PLLSRC_HSE
| (
PLL_Q
 << 24);

621 
RCC
->
CR
 |
RCC_CR_PLLON
;

624 (
RCC
->
CR
 & 
RCC_CR_PLLRDY
) == 0)

628 #i
	`defed
 (
STM32F427_437xx
|| defed (
STM32F429_439xx
)

630 
PWR
->
CR
 |
PWR_CR_ODEN
;

631 (
PWR
->
CSR
 & 
PWR_CSR_ODRDY
) == 0)

634 
PWR
->
CR
 |
PWR_CR_ODSWEN
;

635 (
PWR
->
CSR
 & 
PWR_CSR_ODSWRDY
) == 0)

639 
FLASH
->
ACR
 = 
FLASH_ACR_PRFTEN
 | 
FLASH_ACR_ICEN
 |
FLASH_ACR_DCEN
 |
FLASH_ACR_LATENCY_5WS
;

642 #i
	`defed
 (
STM32F40_41xxx
)

644 
FLASH
->
ACR
 = 
FLASH_ACR_PRFTEN
 | 
FLASH_ACR_ICEN
 |
FLASH_ACR_DCEN
 |
FLASH_ACR_LATENCY_5WS
;

647 #i
	`defed
 (
STM32F401xx
)

649 
FLASH
->
ACR
 = 
FLASH_ACR_PRFTEN
 | 
FLASH_ACR_ICEN
 |
FLASH_ACR_DCEN
 |
FLASH_ACR_LATENCY_2WS
;

653 
RCC
->
CFGR
 &(
ut32_t
)((ut32_t)~(
RCC_CFGR_SW
));

654 
RCC
->
CFGR
 |
RCC_CFGR_SW_PLL
;

657 (
RCC
->
CFGR
 & (
ut32_t
)
RCC_CFGR_SWS
 ) !
RCC_CFGR_SWS_PLL
);

665 #i
	`defed
 (
STM32F411xE
)

666 #i
	`defed
 (
USE_HSE_BYPASS
)

670 
__IO
 
ut32_t
 
SUpCou
 = 0, 
HSEStus
 = 0;

673 
RCC
->
CR
 |((
ut32_t
)
RCC_CR_HSEON
 | 
RCC_CR_HSEBYP
);

678 
HSEStus
 = 
RCC
->
CR
 & 
RCC_CR_HSERDY
;

679 
SUpCou
++;

680 } (
HSEStus
 =0&& (
SUpCou
 !
HSE_STARTUP_TIMEOUT
));

682 i((
RCC
->
CR
 & 
RCC_CR_HSERDY
!
RESET
)

684 
HSEStus
 = (
ut32_t
)0x01;

688 
HSEStus
 = (
ut32_t
)0x00;

691 i(
HSEStus
 =(
ut32_t
)0x01)

694 
RCC
->
APB1ENR
 |
RCC_APB1ENR_PWREN
;

695 
PWR
->
CR
 |
PWR_CR_VOS
;

698 
RCC
->
CFGR
 |
RCC_CFGR_HPRE_DIV1
;

701 
RCC
->
CFGR
 |
RCC_CFGR_PPRE2_DIV1
;

704 
RCC
->
CFGR
 |
RCC_CFGR_PPRE1_DIV2
;

707 
RCC
->
PLLCFGR
 = 
PLL_M
 | (
PLL_N
 << 6| (((
PLL_P
 >> 1) -1) << 16) |

708 (
RCC_PLLCFGR_PLLSRC_HSE
| (
PLL_Q
 << 24);

711 
RCC
->
CR
 |
RCC_CR_PLLON
;

714 (
RCC
->
CR
 & 
RCC_CR_PLLRDY
) == 0)

719 
FLASH
->
ACR
 = 
FLASH_ACR_PRFTEN
 | 
FLASH_ACR_ICEN
 |
FLASH_ACR_DCEN
 |
FLASH_ACR_LATENCY_2WS
;

722 
RCC
->
CFGR
 &(
ut32_t
)((ut32_t)~(
RCC_CFGR_SW
));

723 
RCC
->
CFGR
 |
RCC_CFGR_SW_PLL
;

726 (
RCC
->
CFGR
 & (
ut32_t
)
RCC_CFGR_SWS
 ) !
RCC_CFGR_SWS_PLL
);

736 
RCC
->
APB1ENR
 |
RCC_APB1ENR_PWREN
;

737 
PWR
->
CR
 |
PWR_CR_VOS
;

740 
RCC
->
CFGR
 |
RCC_CFGR_HPRE_DIV1
;

743 
RCC
->
CFGR
 |
RCC_CFGR_PPRE2_DIV1
;

746 
RCC
->
CFGR
 |
RCC_CFGR_PPRE1_DIV2
;

749 
RCC
->
PLLCFGR
 = 
PLL_M
 | (
PLL_N
 << 6| (((
PLL_P
 >> 1-1<< 16| (
PLL_Q
 << 24);

752 
RCC
->
CR
 |
RCC_CR_PLLON
;

755 (
RCC
->
CR
 & 
RCC_CR_PLLRDY
) == 0)

760 
FLASH
->
ACR
 = 
FLASH_ACR_PRFTEN
 | 
FLASH_ACR_ICEN
 |
FLASH_ACR_DCEN
 |
FLASH_ACR_LATENCY_2WS
;

763 
RCC
->
CFGR
 &(
ut32_t
)((ut32_t)~(
RCC_CFGR_SW
));

764 
RCC
->
CFGR
 |
RCC_CFGR_SW_PLL
;

767 (
RCC
->
CFGR
 & (
ut32_t
)
RCC_CFGR_SWS
 ) !
RCC_CFGR_SWS_PLL
);

772 
	}
}

780 #ifde
DATA_IN_ExtSRAM


789 
	$SyemIn_ExtMemC
()

812 
RCC
->
AHB1ENR
 |= 0x00000078;

815 
GPIOD
->
AFR
[0] = 0x00cc00cc;

816 
GPIOD
->
AFR
[1] = 0xcccccccc;

818 
GPIOD
->
MODER
 = 0xaaaa0a0a;

820 
GPIOD
->
OSPEEDR
 = 0xffff0f0f;

822 
GPIOD
->
OTYPER
 = 0x00000000;

824 
GPIOD
->
PUPDR
 = 0x00000000;

827 
GPIOE
->
AFR
[0] = 0xcccccccc;

828 
GPIOE
->
AFR
[1] = 0xcccccccc;

830 
GPIOE
->
MODER
 = 0xaaaaaaaa;

832 
GPIOE
->
OSPEEDR
 = 0xffffffff;

834 
GPIOE
->
OTYPER
 = 0x00000000;

836 
GPIOE
->
PUPDR
 = 0x00000000;

839 
GPIOF
->
AFR
[0] = 0x00cccccc;

840 
GPIOF
->
AFR
[1] = 0xcccc0000;

842 
GPIOF
->
MODER
 = 0xaa000aaa;

844 
GPIOF
->
OSPEEDR
 = 0xff000fff;

846 
GPIOF
->
OTYPER
 = 0x00000000;

848 
GPIOF
->
PUPDR
 = 0x00000000;

851 
GPIOG
->
AFR
[0] = 0x00cccccc;

852 
GPIOG
->
AFR
[1] = 0x000000c0;

854 
GPIOG
->
MODER
 = 0x00080aaa;

856 
GPIOG
->
OSPEEDR
 = 0x000c0fff;

858 
GPIOG
->
OTYPER
 = 0x00000000;

860 
GPIOG
->
PUPDR
 = 0x00000000;

864 
RCC
->
AHB3ENR
 |= 0x00000001;

866 #i
	`defed
 (
STM32F427_437xx
|| defed (
STM32F429_439xx
)

868 
FMC_Bk1
->
BTCR
[2] = 0x00001011;

869 
FMC_Bk1
->
BTCR
[3] = 0x00000201;

870 
FMC_Bk1E
->
BWTR
[2] = 0x0fffffff;

873 #i
	`defed
 (
STM32F40_41xxx
)

875 
FSMC_Bk1
->
BTCR
[2] = 0x00001011;

876 
FSMC_Bk1
->
BTCR
[3] = 0x00000201;

877 
FSMC_Bk1E
->
BWTR
[2] = 0x0fffffff;

934 
	}
}

937 #ifde
DATA_IN_ExtSDRAM


946 
	$SyemIn_ExtMemC
()

948 
ut32_t
 
tmeg
 = 0, 
timeout
 = 0xFFFF;

949 
ut32_t
 
dex
;

953 
RCC
->
AHB1ENR
 |= 0x000001FC;

956 
GPIOC
->
AFR
[0] = 0x0000000c;

957 
GPIOC
->
AFR
[1] = 0x00007700;

959 
GPIOC
->
MODER
 = 0x00a00002;

961 
GPIOC
->
OSPEEDR
 = 0x00a00002;

963 
GPIOC
->
OTYPER
 = 0x00000000;

965 
GPIOC
->
PUPDR
 = 0x00500000;

968 
GPIOD
->
AFR
[0] = 0x000000CC;

969 
GPIOD
->
AFR
[1] = 0xCC000CCC;

971 
GPIOD
->
MODER
 = 0xA02A000A;

973 
GPIOD
->
OSPEEDR
 = 0xA02A000A;

975 
GPIOD
->
OTYPER
 = 0x00000000;

977 
GPIOD
->
PUPDR
 = 0x00000000;

980 
GPIOE
->
AFR
[0] = 0xC00000CC;

981 
GPIOE
->
AFR
[1] = 0xCCCCCCCC;

983 
GPIOE
->
MODER
 = 0xAAAA800A;

985 
GPIOE
->
OSPEEDR
 = 0xAAAA800A;

987 
GPIOE
->
OTYPER
 = 0x00000000;

989 
GPIOE
->
PUPDR
 = 0x00000000;

992 
GPIOF
->
AFR
[0] = 0xcccccccc;

993 
GPIOF
->
AFR
[1] = 0xcccccccc;

995 
GPIOF
->
MODER
 = 0xAA800AAA;

997 
GPIOF
->
OSPEEDR
 = 0xAA800AAA;

999 
GPIOF
->
OTYPER
 = 0x00000000;

1001 
GPIOF
->
PUPDR
 = 0x00000000;

1004 
GPIOG
->
AFR
[0] = 0xcccccccc;

1005 
GPIOG
->
AFR
[1] = 0xcccccccc;

1007 
GPIOG
->
MODER
 = 0xaaaaaaaa;

1009 
GPIOG
->
OSPEEDR
 = 0xaaaaaaaa;

1011 
GPIOG
->
OTYPER
 = 0x00000000;

1013 
GPIOG
->
PUPDR
 = 0x00000000;

1016 
GPIOH
->
AFR
[0] = 0x00C0CC00;

1017 
GPIOH
->
AFR
[1] = 0xCCCCCCCC;

1019 
GPIOH
->
MODER
 = 0xAAAA08A0;

1021 
GPIOH
->
OSPEEDR
 = 0xAAAA08A0;

1023 
GPIOH
->
OTYPER
 = 0x00000000;

1025 
GPIOH
->
PUPDR
 = 0x00000000;

1028 
GPIOI
->
AFR
[0] = 0xCCCCCCCC;

1029 
GPIOI
->
AFR
[1] = 0x00000CC0;

1031 
GPIOI
->
MODER
 = 0x0028AAAA;

1033 
GPIOI
->
OSPEEDR
 = 0x0028AAAA;

1035 
GPIOI
->
OTYPER
 = 0x00000000;

1037 
GPIOI
->
PUPDR
 = 0x00000000;

1041 
RCC
->
AHB3ENR
 |= 0x00000001;

1044 
FMC_Bk5_6
->
SDCR
[0] = 0x000039D0;

1045 
FMC_Bk5_6
->
SDTR
[0] = 0x01115351;

1049 
FMC_Bk5_6
->
SDCMR
 = 0x00000011;

1050 
tmeg
 = 
FMC_Bk5_6
->
SDSR
 & 0x00000020;

1051 (
tmeg
 !0& (
timeout
-- > 0))

1053 
tmeg
 = 
FMC_Bk5_6
->
SDSR
 & 0x00000020;

1057 
dex
 = 0; index<1000; index++);

1060 
FMC_Bk5_6
->
SDCMR
 = 0x00000012;

1061 
timeout
 = 0xFFFF;

1062 (
tmeg
 !0& (
timeout
-- > 0))

1064 
tmeg
 = 
FMC_Bk5_6
->
SDSR
 & 0x00000020;

1068 
FMC_Bk5_6
->
SDCMR
 = 0x00000073;

1069 
timeout
 = 0xFFFF;

1070 (
tmeg
 !0& (
timeout
-- > 0))

1072 
tmeg
 = 
FMC_Bk5_6
->
SDSR
 & 0x00000020;

1076 
FMC_Bk5_6
->
SDCMR
 = 0x00046014;

1077 
timeout
 = 0xFFFF;

1078 (
tmeg
 !0& (
timeout
-- > 0))

1080 
tmeg
 = 
FMC_Bk5_6
->
SDSR
 & 0x00000020;

1084 
tmeg
 = 
FMC_Bk5_6
->
SDRTR
;

1085 
FMC_Bk5_6
->
SDRTR
 = (
tmeg
 | (0x0000027C<<1));

1088 
tmeg
 = 
FMC_Bk5_6
->
SDCR
[0];

1089 
FMC_Bk5_6
->
SDCR
[0] = (
tmeg
 & 0xFFFFFDFF);

1115 
	}
}

	@src/cmsis/vectors_stm32f429xx.c

10 
	~"c܋xm/ExiHdrs.h
"

14 
__ibu__
((
wk
))

15 
Deu_Hdr
();

22 
__ibu__
 ((
wk
, 
s
 ("Default_Handler")))

23 
WWDG_IRQHdr
();

24 
__ibu__
 ((
wk
, 
s
 ("Default_Handler")))

25 
PVD_IRQHdr
();

26 
__ibu__
 ((
wk
, 
s
 ("Default_Handler")))

27 
TAMP_STAMP_IRQHdr
();

28 
__ibu__
 ((
wk
, 
s
 ("Default_Handler")))

29 
RTC_WKUP_IRQHdr
();

30 
__ibu__
 ((
wk
, 
s
 ("Default_Handler")))

31 
FLASH_IRQHdr
();

32 
__ibu__
 ((
wk
, 
s
 ("Default_Handler")))

33 
RCC_IRQHdr
();

34 
__ibu__
 ((
wk
, 
s
 ("Default_Handler")))

35 
EXTI0_IRQHdr
();

36 
__ibu__
 ((
wk
, 
s
 ("Default_Handler")))

37 
EXTI1_IRQHdr
();

38 
__ibu__
 ((
wk
, 
s
 ("Default_Handler")))

39 
EXTI2_IRQHdr
();

40 
__ibu__
 ((
wk
, 
s
 ("Default_Handler")))

41 
EXTI3_IRQHdr
();

42 
__ibu__
 ((
wk
, 
s
 ("Default_Handler")))

43 
EXTI4_IRQHdr
();

44 
__ibu__
 ((
wk
, 
s
 ("Default_Handler")))

45 
DMA1_Sm0_IRQHdr
();

46 
__ibu__
 ((
wk
, 
s
 ("Default_Handler")))

47 
DMA1_Sm1_IRQHdr
();

48 
__ibu__
 ((
wk
, 
s
 ("Default_Handler")))

49 
DMA1_Sm2_IRQHdr
();

50 
__ibu__
 ((
wk
, 
s
 ("Default_Handler")))

51 
DMA1_Sm3_IRQHdr
();

52 
__ibu__
 ((
wk
, 
s
 ("Default_Handler")))

53 
DMA1_Sm4_IRQHdr
();

54 
__ibu__
 ((
wk
, 
s
 ("Default_Handler")))

55 
DMA1_Sm5_IRQHdr
();

56 
__ibu__
 ((
wk
, 
s
 ("Default_Handler")))

57 
DMA1_Sm6_IRQHdr
();

58 
__ibu__
 ((
wk
, 
s
 ("Default_Handler")))

59 
ADC_IRQHdr
();

60 
__ibu__
 ((
wk
, 
s
 ("Default_Handler")))

61 
CAN1_TX_IRQHdr
();

62 
__ibu__
 ((
wk
, 
s
 ("Default_Handler")))

63 
CAN1_RX0_IRQHdr
();

64 
__ibu__
 ((
wk
, 
s
 ("Default_Handler")))

65 
CAN1_RX1_IRQHdr
();

66 
__ibu__
 ((
wk
, 
s
 ("Default_Handler")))

67 
CAN1_SCE_IRQHdr
();

68 
__ibu__
 ((
wk
, 
s
 ("Default_Handler")))

69 
EXTI9_5_IRQHdr
();

70 
__ibu__
 ((
wk
, 
s
 ("Default_Handler")))

71 
TIM1_BRK_TIM9_IRQHdr
();

72 
__ibu__
 ((
wk
, 
s
 ("Default_Handler")))

73 
TIM1_UP_TIM10_IRQHdr
();

74 
__ibu__
 ((
wk
, 
s
 ("Default_Handler")))

75 
TIM1_TRG_COM_TIM11_IRQHdr
();

76 
__ibu__
 ((
wk
, 
s
 ("Default_Handler")))

77 
TIM1_CC_IRQHdr
();

78 
__ibu__
 ((
wk
, 
s
 ("Default_Handler")))

79 
TIM2_IRQHdr
();

80 
__ibu__
 ((
wk
, 
s
 ("Default_Handler")))

81 
TIM3_IRQHdr
();

82 
__ibu__
 ((
wk
, 
s
 ("Default_Handler")))

83 
TIM4_IRQHdr
();

84 
__ibu__
 ((
wk
, 
s
 ("Default_Handler")))

85 
I2C1_EV_IRQHdr
();

86 
__ibu__
 ((
wk
, 
s
 ("Default_Handler")))

87 
I2C1_ER_IRQHdr
();

88 
__ibu__
 ((
wk
, 
s
 ("Default_Handler")))

89 
I2C2_EV_IRQHdr
();

90 
__ibu__
 ((
wk
, 
s
 ("Default_Handler")))

91 
I2C2_ER_IRQHdr
();

92 
__ibu__
 ((
wk
, 
s
 ("Default_Handler")))

93 
SPI1_IRQHdr
();

94 
__ibu__
 ((
wk
, 
s
 ("Default_Handler")))

95 
SPI2_IRQHdr
();

96 
__ibu__
 ((
wk
, 
s
 ("Default_Handler")))

97 
USART1_IRQHdr
();

98 
__ibu__
 ((
wk
, 
s
 ("Default_Handler")))

99 
USART2_IRQHdr
();

100 
__ibu__
 ((
wk
, 
s
 ("Default_Handler")))

101 
USART3_IRQHdr
();

102 
__ibu__
 ((
wk
, 
s
 ("Default_Handler")))

103 
EXTI15_10_IRQHdr
();

104 
__ibu__
 ((
wk
, 
s
 ("Default_Handler")))

105 
RTC_Arm_IRQHdr
();

106 
__ibu__
 ((
wk
, 
s
 ("Default_Handler")))

107 
OTG_FS_WKUP_IRQHdr
();

108 
__ibu__
 ((
wk
, 
s
 ("Default_Handler")))

109 
TIM8_BRK_TIM12_IRQHdr
();

110 
__ibu__
 ((
wk
, 
s
 ("Default_Handler")))

111 
TIM8_UP_TIM13_IRQHdr
();

112 
__ibu__
 ((
wk
, 
s
 ("Default_Handler")))

113 
TIM8_TRG_COM_TIM14_IRQHdr
();

114 
__ibu__
 ((
wk
, 
s
 ("Default_Handler")))

115 
TIM8_CC_IRQHdr
();

116 
__ibu__
 ((
wk
, 
s
 ("Default_Handler")))

117 
DMA1_Sm7_IRQHdr
();

118 
__ibu__
 ((
wk
, 
s
 ("Default_Handler")))

119 
FMC_IRQHdr
();

120 
__ibu__
 ((
wk
, 
s
 ("Default_Handler")))

121 
SDIO_IRQHdr
();

122 
__ibu__
 ((
wk
, 
s
 ("Default_Handler")))

123 
TIM5_IRQHdr
();

124 
__ibu__
 ((
wk
, 
s
 ("Default_Handler")))

125 
SPI3_IRQHdr
();

126 
__ibu__
 ((
wk
, 
s
 ("Default_Handler")))

127 
UART4_IRQHdr
();

128 
__ibu__
 ((
wk
, 
s
 ("Default_Handler")))

129 
UART5_IRQHdr
();

130 
__ibu__
 ((
wk
, 
s
 ("Default_Handler")))

131 
TIM6_DAC_IRQHdr
();

132 
__ibu__
 ((
wk
, 
s
 ("Default_Handler")))

133 
TIM7_IRQHdr
();

134 
__ibu__
 ((
wk
, 
s
 ("Default_Handler")))

135 
DMA2_Sm0_IRQHdr
();

136 
__ibu__
 ((
wk
, 
s
 ("Default_Handler")))

137 
DMA2_Sm1_IRQHdr
();

138 
__ibu__
 ((
wk
, 
s
 ("Default_Handler")))

139 
DMA2_Sm2_IRQHdr
();

140 
__ibu__
 ((
wk
, 
s
 ("Default_Handler")))

141 
DMA2_Sm3_IRQHdr
();

142 
__ibu__
 ((
wk
, 
s
 ("Default_Handler")))

143 
DMA2_Sm4_IRQHdr
();

144 
__ibu__
 ((
wk
, 
s
 ("Default_Handler")))

145 
ETH_IRQHdr
();

146 
__ibu__
 ((
wk
, 
s
 ("Default_Handler")))

147 
ETH_WKUP_IRQHdr
();

148 
__ibu__
 ((
wk
, 
s
 ("Default_Handler")))

149 
CAN2_TX_IRQHdr
();

150 
__ibu__
 ((
wk
, 
s
 ("Default_Handler")))

151 
CAN2_RX0_IRQHdr
();

152 
__ibu__
 ((
wk
, 
s
 ("Default_Handler")))

153 
CAN2_RX1_IRQHdr
();

154 
__ibu__
 ((
wk
, 
s
 ("Default_Handler")))

155 
CAN2_SCE_IRQHdr
();

156 
__ibu__
 ((
wk
, 
s
 ("Default_Handler")))

157 
OTG_FS_IRQHdr
();

158 
__ibu__
 ((
wk
, 
s
 ("Default_Handler")))

159 
DMA2_Sm5_IRQHdr
();

160 
__ibu__
 ((
wk
, 
s
 ("Default_Handler")))

161 
DMA2_Sm6_IRQHdr
();

162 
__ibu__
 ((
wk
, 
s
 ("Default_Handler")))

163 
DMA2_Sm7_IRQHdr
();

164 
__ibu__
 ((
wk
, 
s
 ("Default_Handler")))

165 
USART6_IRQHdr
();

166 
__ibu__
 ((
wk
, 
s
 ("Default_Handler")))

167 
I2C3_EV_IRQHdr
();

168 
__ibu__
 ((
wk
, 
s
 ("Default_Handler")))

169 
I2C3_ER_IRQHdr
();

170 
__ibu__
 ((
wk
, 
s
 ("Default_Handler")))

171 
OTG_HS_EP1_OUT_IRQHdr
();

172 
__ibu__
 ((
wk
, 
s
 ("Default_Handler")))

173 
OTG_HS_EP1_IN_IRQHdr
();

174 
__ibu__
 ((
wk
, 
s
 ("Default_Handler")))

175 
OTG_HS_WKUP_IRQHdr
();

176 
__ibu__
 ((
wk
, 
s
 ("Default_Handler")))

177 
OTG_HS_IRQHdr
();

178 
__ibu__
 ((
wk
, 
s
 ("Default_Handler")))

179 
DCMI_IRQHdr
();

180 
__ibu__
 ((
wk
, 
s
 ("Default_Handler")))

181 
HASH_RNG_IRQHdr
();

182 
__ibu__
 ((
wk
, 
s
 ("Default_Handler")))

183 
FPU_IRQHdr
();

184 
__ibu__
 ((
wk
, 
s
 ("Default_Handler")))

185 
UART7_IRQHdr
();

186 
__ibu__
 ((
wk
, 
s
 ("Default_Handler")))

187 
UART8_IRQHdr
();

188 
__ibu__
 ((
wk
, 
s
 ("Default_Handler")))

189 
SPI4_IRQHdr
();

190 
__ibu__
 ((
wk
, 
s
 ("Default_Handler")))

191 
SPI5_IRQHdr
();

192 
__ibu__
 ((
wk
, 
s
 ("Default_Handler")))

193 
SPI6_IRQHdr
();

194 
__ibu__
 ((
wk
, 
s
 ("Default_Handler")))

195 
SAI1_IRQHdr
();

196 
__ibu__
 ((
wk
, 
s
 ("Default_Handler")))

197 
LTDC_IRQHdr
();

198 
__ibu__
 ((
wk
, 
s
 ("Default_Handler")))

199 
LTDC_ER_IRQHdr
();

200 
__ibu__
 ((
wk
, 
s
 ("Default_Handler")))

201 
DMA2D_IRQHdr
();

205 
_eack
;

208 (* cڡ 
	tpHdr
)();

216 
__ibu__
 ((
i
(".i_ve"),
ud
))

217 
pHdr
 
	g__i_ves
[] =

220 (
pHdr
&
_eack
,

221 
Ret_Hdr
,

223 
NMI_Hdr
,

224 
HdFau_Hdr
,

226 #i
defed
(
__ARM_ARCH_7M__
|| defed(
__ARM_ARCH_7EM__
)

227 
MemMage_Hdr
,

228 
BusFau_Hdr
,

229 
UgeFau_Hdr
,

239 
SVC_Hdr
,

240 #i
defed
(
__ARM_ARCH_7M__
|| defed(
__ARM_ARCH_7EM__
)

241 
DebugM_Hdr
,

246 
PdSV_Hdr
,

247 
SysTick_Hdr
,

251 
WWDG_IRQHdr
,

252 
PVD_IRQHdr
,

253 
TAMP_STAMP_IRQHdr
,

254 
RTC_WKUP_IRQHdr
,

255 
FLASH_IRQHdr
,

256 
RCC_IRQHdr
,

257 
EXTI0_IRQHdr
,

258 
EXTI1_IRQHdr
,

259 
EXTI2_IRQHdr
,

260 
EXTI3_IRQHdr
,

261 
EXTI4_IRQHdr
,

262 
DMA1_Sm0_IRQHdr
,

263 
DMA1_Sm1_IRQHdr
,

264 
DMA1_Sm2_IRQHdr
,

265 
DMA1_Sm3_IRQHdr
,

266 
DMA1_Sm4_IRQHdr
,

267 
DMA1_Sm5_IRQHdr
,

268 
DMA1_Sm6_IRQHdr
,

269 
ADC_IRQHdr
,

270 
CAN1_TX_IRQHdr
,

271 
CAN1_RX0_IRQHdr
,

272 
CAN1_RX1_IRQHdr
,

273 
CAN1_SCE_IRQHdr
,

274 
EXTI9_5_IRQHdr
,

275 
TIM1_BRK_TIM9_IRQHdr
,

276 
TIM1_UP_TIM10_IRQHdr
,

277 
TIM1_TRG_COM_TIM11_IRQHdr
,

278 
TIM1_CC_IRQHdr
,

279 
TIM2_IRQHdr
,

280 
TIM3_IRQHdr
,

281 
TIM4_IRQHdr
,

282 
I2C1_EV_IRQHdr
,

283 
I2C1_ER_IRQHdr
,

284 
I2C2_EV_IRQHdr
,

285 
I2C2_ER_IRQHdr
,

286 
SPI1_IRQHdr
,

287 
SPI2_IRQHdr
,

288 
USART1_IRQHdr
,

289 
USART2_IRQHdr
,

290 
USART3_IRQHdr
,

291 
EXTI15_10_IRQHdr
,

292 
RTC_Arm_IRQHdr
,

293 
OTG_FS_WKUP_IRQHdr
,

294 
TIM8_BRK_TIM12_IRQHdr
,

295 
TIM8_UP_TIM13_IRQHdr
,

296 
TIM8_TRG_COM_TIM14_IRQHdr
,

297 
TIM8_CC_IRQHdr
,

298 
DMA1_Sm7_IRQHdr
,

299 
FMC_IRQHdr
,

300 
SDIO_IRQHdr
,

301 
TIM5_IRQHdr
,

302 
SPI3_IRQHdr
,

303 
UART4_IRQHdr
,

304 
UART5_IRQHdr
,

305 
TIM6_DAC_IRQHdr
,

306 
TIM7_IRQHdr
,

307 
DMA2_Sm0_IRQHdr
,

308 
DMA2_Sm1_IRQHdr
,

309 
DMA2_Sm2_IRQHdr
,

310 
DMA2_Sm3_IRQHdr
,

311 
DMA2_Sm4_IRQHdr
,

312 
ETH_IRQHdr
,

313 
ETH_WKUP_IRQHdr
,

314 
CAN2_TX_IRQHdr
,

315 
CAN2_RX0_IRQHdr
,

316 
CAN2_RX1_IRQHdr
,

317 
CAN2_SCE_IRQHdr
,

318 
OTG_FS_IRQHdr
,

319 
DMA2_Sm5_IRQHdr
,

320 
DMA2_Sm6_IRQHdr
,

321 
DMA2_Sm7_IRQHdr
,

322 
USART6_IRQHdr
,

323 
I2C3_EV_IRQHdr
,

324 
I2C3_ER_IRQHdr
,

325 
OTG_HS_EP1_OUT_IRQHdr
,

326 
OTG_HS_EP1_IN_IRQHdr
,

327 
OTG_HS_WKUP_IRQHdr
,

328 
OTG_HS_IRQHdr
,

329 
DCMI_IRQHdr
,

331 
HASH_RNG_IRQHdr
,

332 
FPU_IRQHdr
,

333 
UART7_IRQHdr
,

334 
UART8_IRQHdr
,

335 
SPI4_IRQHdr
,

336 
SPI5_IRQHdr
,

337 
SPI6_IRQHdr
,

338 
SAI1_IRQHdr
,

339 
LTDC_IRQHdr
,

340 
LTDC_ER_IRQHdr
,

341 
DMA2D_IRQHdr
,

351 
__ibu__
 ((
i
(".after_vectors")))

352 
	$Deu_Hdr
()

354 #i
	`defed
(
DEBUG
)

355 
	`__DEBUG_BKPT
();

360 
	}
}

	@src/newlib/_cxx.cpp

13 
	~<cdlib
>

14 
	~<sys/tys.h
>

15 
	~"dg/T.h
"

19 
mea
 
	g__gnu_cxx


22 
__ibu__
((
nܑu
))

23 
__vbo_rme_hdr
();

26 
__vbo_rme_hdr
()

28 
a_puts
(
__func__
);

29 
abt
();

38 
__ibu__
((
nܑu
))

39 
__cxa_pu_vtu
();

42 
__cxa_pu_vtu
()

44 
a_puts
(
__func__
);

45 
abt
();

	@src/newlib/_exit.c

8 
	~<dlib.h
>

9 
	~"dg/T.h
"

13 #i!
defed
(
DEBUG
)

15 
__ibu__
((
nܑu
))

16 
__t_hdwe
();

24 
_ex
(
code
);

36 
__ibu__
((
wk
))

37 
_ex
(
code
 
__ibu__
((
unud
)))

39 #i!
defed
(
DEBUG
)

40 
__t_hdwe
();

51 
__ibu__
((
wk
,
nܑu
))

52 
	$abt
()

54 
	`a_puts
("abort(),xiting...");

56 
	`_ex
(1);

57 
	}
}

	@src/newlib/_sbrk.c

8 
	~<sys/tys.h
>

9 
	~<o.h
>

13 
ddr_t


14 
_sbrk
(

);

21 
ddr_t


22 
	$_sbrk
(

)

24 
_Hp_Beg
;

25 
_Hp_Lim
;

27 * 
cut_hp_d
;

28 * 
cut_block_addss
;

30 i(
cut_hp_d
 == 0)

32 
cut_hp_d
 = &
_Hp_Beg
;

35 
cut_block_addss
 = 
cut_hp_d
;

41 

 = (incr + 3) & (~3);

42 i(
cut_hp_d
 + 

 > &
_Hp_Lim
)

47 
	`abt
 ();

49 
	`_wre
 (1, "_sbrk: Heapnd stack collision\n", 32);

51 
	`abt
 ();

54 
o
 = 
ENOMEM
;

55  (
ddr_t
) - 1;

59 
cut_hp_d
 +

;

61  (
ddr_t

cut_block_addss
;

62 
	}
}

	@src/newlib/_syscalls.c

9 
	go
;

10 *
__dso_hd
 
__ibu__
 ((
wk
));

14 #i!
defed
(
OS_USE_SEMIHOSTING
)

16 
	~<_si.h
>

17 
	~<_syi.h
>

18 
	~<o.h
>

20 
	~<sys/.h
>

21 
	~<sys/time.h
>

22 
	~<sys/times.h
>

23 
	~<lims.h
>

24 
	~<sigl.h
>

27 
__lize_gs
(* 
p_gc
, *** 
p_gv
);

35 
__ibu__
((
wk
))

36 
	$__lize_gs
(* 
p_gc
, *** 
p_gv
)

43 
me
[] = "";

49 * 
gv
[2] =

50 { 
me
, 
NULL
 };

52 *
p_gc
 = 1;

53 *
p_gv
 = &
gv
[0];

55 
	}
}

65 
i
(
sig
 
__ibu__
((
unud
)))

67 
	go
 = 
ENOSYS
;

72 
kl
(
pid_t
 
pid
, 
sig
);

75 
kl
(
pid_t
 
pid
 
__ibu__
((
unud
)), 
sig
 __attribute__((unused)))

77 
	go
 = 
ENOSYS
;

87 #i
__STDC_HOSTED__
 == 1

89 * 
	g__v
[1] =

91 ** 
	gv
 = 
__v
;

93 #i!
defed
(
OS_USE_SEMIHOSTING
)

98 
_chown
(cڡ * 
th
, 
uid_t
 
owr
, 
gid_t
 
group
);

101 
_o
(
fdes
);

104 
_execve
(* 
me
, ** 
gv
, ** 
v
);

107 
_fk
();

110 
_f
(
fdes
, 

* 

);

113 
_gpid
();

116 
_gtimeofday
(
timev
* 
imev
, * 
imeze
);

119 
_iy
(
fe
);

122 
_kl
(
pid
, 
sig
);

125 
_lk
(* 
exig
, * 
_w
);

128 
_lek
(
fe
, 
r
, 
d
);

131 
_ݒ
(* 
fe
, 
ags
, 
mode
);

134 
_ad
(
fe
, * 
r
, 
n
);

137 
_adlk
(cڡ * 
th
, * 
buf
, 
size_t
 
bufsize
);

140 
_
(cڡ * 
fe
, 

* 

);

143 
_symlk
(cڡ * 
th1
, cڡ * 
th2
);

145 
ock_t


146 
_times
(
tms
* 
buf
);

149 
_uƚk
(* 
me
);

152 
_wa
(* 
us
);

155 
_wre
(
fe
, * 
r
, 
n
);

159 
__ibu__
((
wk
))

160 
_chown
(cڡ * 
th
 
__ibu__
((
unud
)),

161 
uid_t
 
owr
 
__ibu__
((
unud
)), 
gid_t
 
group
 __attribute__((unused)))

163 
	go
 = 
ENOSYS
;

167 
__ibu__
((
wk
))

168 
_o
(
fdes
 
__ibu__
((
unud
)))

170 
	go
 = 
ENOSYS
;

174 
__ibu__
((
wk
))

175 
_execve
(* 
me
 
__ibu__
((
unud
)), ** 
gv
 __attribute__((unused)),

176 ** 
v
 
__ibu__
((
unud
)))

178 
	go
 = 
ENOSYS
;

182 
__ibu__
((
wk
))

183 
	$_fk
()

185 
o
 = 
ENOSYS
;

187 
	}
}

189 
__ibu__
((
wk
))

190 
_f
(
fdes
 
__ibu__
((
unud
)),

191 

* 

 
__ibu__
((
unud
)))

193 
	go
 = 
ENOSYS
;

197 
__ibu__
((
wk
))

198 
	$_gpid
()

200 
o
 = 
ENOSYS
;

202 
	}
}

204 
__ibu__
((
wk
))

205 
_gtimeofday
(
timev
* 
imev
 
__ibu__
((
unud
)),

206 * 
imeze
 
__ibu__
((
unud
)))

208 
	go
 = 
ENOSYS
;

212 
__ibu__
((
wk
))

213 
_iy
(
fe
 
__ibu__
((
unud
)))

215 
	go
 = 
ENOSYS
;

219 
__ibu__
((
wk
))

220 
_kl
(
pid
 
__ibu__
((
unud
)), 
sig
 __attribute__((unused)))

222 
	go
 = 
ENOSYS
;

226 
__ibu__
((
wk
))

227 
_lk
(* 
exig
 
__ibu__
((
unud
)),

228 * 
_w
 
__ibu__
((
unud
)))

230 
	go
 = 
ENOSYS
;

234 
__ibu__
((
wk
))

235 
_lek
(
fe
 
__ibu__
((
unud
)), 
r
 __attribute__((unused)),

236 
d
 
__ibu__
((
unud
)))

238 
	go
 = 
ENOSYS
;

242 
__ibu__
((
wk
))

243 
_ݒ
(* 
fe
 
__ibu__
((
unud
)), 
ags
 __attribute__((unused)),

244 
mode
 
__ibu__
((
unud
)))

246 
	go
 = 
ENOSYS
;

250 
__ibu__
((
wk
))

251 
_ad
(
fe
 
__ibu__
((
unud
)), * 
r
 __attribute__((unused)),

252 
n
 
__ibu__
((
unud
)))

254 
	go
 = 
ENOSYS
;

258 
__ibu__
((
wk
))

259 
_adlk
(cڡ * 
th
 
__ibu__
((
unud
)),

260 * 
buf
 
__ibu__
((
unud
)), 
size_t
 
bufsize
 __attribute__((unused)))

262 
	go
 = 
ENOSYS
;

266 
__ibu__
((
wk
))

267 
_
(cڡ * 
fe
 
__ibu__
((
unud
)),

268 

* 

 
__ibu__
((
unud
)))

270 
	go
 = 
ENOSYS
;

274 
__ibu__
((
wk
))

275 
_symlk
(cڡ * 
th1
 
__ibu__
((
unud
)),

276 cڡ * 
th2
 
__ibu__
((
unud
)))

278 
	go
 = 
ENOSYS
;

282 
ock_t
 
__ibu__
((
wk
))

283 
_times
(
tms
* 
buf
 
__ibu__
((
unud
)))

285 
	go
 = 
ENOSYS
;

286  ((
	gock_t
) -1);

289 
__ibu__
((
wk
))

290 
_uƚk
(* 
me
 
__ibu__
((
unud
)))

292 
	go
 = 
ENOSYS
;

296 
__ibu__
((
wk
))

297 
_wa
(* 
us
 
__ibu__
((
unud
)))

299 
	go
 = 
ENOSYS
;

303 
__ibu__
((
wk
))

304 
_wre
(
fe
 
__ibu__
((
unud
)), * 
r
 __attribute__((unused)),

305 
n
 
__ibu__
((
unud
)))

307 
	go
 = 
ENOSYS
;

321 
	~<_si.h
>

322 
	~<dt.h
>

324 
	~<sys/.h
>

325 
	~<sys/f.h
>

326 
	~<dio.h
>

327 
	~<rg.h
>

328 
	~<time.h
>

329 
	~<sys/time.h
>

330 
	~<sys/times.h
>

331 
	~<o.h
>

332 
	~<t.h
>

333 
	~<unid.h
>

334 
	~<sys/wa.h
>

335 
	~<y.h
>

336 
	~<sigl.h
>

338 
	~"m/mihog.h
"

341 
_kl
 (
pid
, 
sig
);

344 
__ibu__
((
nܑu
))

345 
_ex
 (
us
);

349 
_syem
 (const *);

351 
_me
 (const *, const *);

353 
_iy
 ();

354 
ock_t


355 
_times
 (
tms
*);

357 
_gtimeofday
 (
timev
 *, *);

359 
_uƚk
 (const *);

361 
_lk
 ();

364 
_
 (cڡ *, 

*);

367 
_f
 (, 

*);

369 
_swi
 (
fd
, 

* 

);

371 
_gpid
 ();

373 
_o
 ();

374 
ock_t


375 
_ock
 ();

377 
_swio
 ();

379 
_ݒ
 (const *, , ...);

381 
_swiݒ
 (const *, );

383 
_wre
 (, *, );

385 
_swiwre
 (, *, );

387 
_lek
 (, , );

389 
_swek
 (, , );

391 
_ad
 (, *, );

393 
_swd
 (, *, );

396 
li_mڙ_hds
 ();

399 
__lize_gs
 (* 
p_gc
, *** 
p_gv
);

402 
checkr
 ();

404 
r
 ();

406 
g_o
 ();

410 
	#ARGS_BUF_ARRAY_SIZE
 80

	)

411 
	#ARGV_BUF_ARRAY_SIZE
 10

	)

415 * 
	mpCommdLe
;

416 
	msize
;

417 } 
	tCommdLeBlock
;

420 
	$__lize_gs
 (* 
p_gc
, *** 
p_gv
)

424 
gs_buf
[
ARGS_BUF_ARRAY_SIZE
];

428 * 
gv_buf
[
ARGV_BUF_ARRAY_SIZE
];

430 
gc
 = 0;

431 
isInArgumt
 = 0;

433 
CommdLeBlock
 
cmdBlock
;

434 
cmdBlock
.
pCommdLe
 = 
gs_buf
;

435 
cmdBlock
.
size
 = (
gs_buf
) - 1;

437 
t
 = 
	`_ho
 (
SEMIHOSTING_SYS_GET_CMDLINE
, &
cmdBlock
);

438 i(
t
 == 0)

443 
gs_buf
[
ARGS_BUF_ARRAY_SIZE
 - 1] = '\0';

446 * 
p
 = 
cmdBlock
.
pCommdLe
;

448 
dim
 = '\0';

449 
ch
;

451 (
ch
 = *
p
) != '\0')

453 i(
isInArgumt
 == 0)

455 i(!
	`isbnk
(
ch
))

457 i(
gc


458 >((((
gv_buf
) / (argv_buf[0])) - 1))

461 i(
ch
 == '"' || ch == '\'')

465 
dim
 = 
ch
;

466 ++
p
;

467 
ch
 = *
p
;

470 
gv_buf
[
gc
++] = 
p
;

471 
isInArgumt
 = 1;

474 i(
dim
 != '\0')

476 i((
ch
 =
dim
))

478 
dim
 = '\0';

479 *
p
 = '\0';

480 
isInArgumt
 = 0;

483 i(
	`isbnk
(
ch
))

485 
dim
 = '\0';

486 *
p
 = '\0';

487 
isInArgumt
 = 0;

489 ++
p
;

493 i(
gc
 == 0)

496 
gs_buf
[0] = '\0';

497 
gv_buf
[0] = &
gs_buf
[0];

498 ++
gc
;

502 
gv_buf
[
gc
] = 
NULL
;

504 *
p_gc
 = 
gc
;

505 *
p_gv
 = &
gv_buf
[0];

508 
	`li_mڙ_hds
 ();

511 
	}
}

516 
	$_ex
 (
us
)

523 
	`pt_exi
 (

524 
us
 =0 ? 
ADP_Stݳd_AlitiEx
 : 
ADP_Stݳd_RunTimeE
);

525 
	}
}

529 
__ibu__
((
wk
))

530 
_kl
 (
pid
 
__ibu__
((
unud
)), 
sig
 __attribute__((unused)))

532 
	go
 = 
ENOSYS
;

540 
	sfdt


542 
	mhd
;

543 
	mpos
;

546 
	#MAX_OPEN_FILES
 20

	)

563 
fdt
 
	gݒfes
[
MAX_OPEN_FILES
];

565 
fdt
*

566 
fd
 ();

568 
w
 ();

571 * 
ack_r
 
asm
 ("sp");

574 
_EXFUN
(
__s
,(
_t
*));

575 
	#CHECK_INIT
(
r
) \

578 i((
r
&& !Ռ)->
__sdid
) \

579 
	`__s
 (
r
); \

581 0)

	)

583 
	gmڙ_d
;

584 
	gmڙ_dout
;

585 
	gmڙ_dr
;

589 
fdt
*

590 
	$fd
 (
fd
)

592 
	`CHECK_INIT
(
_REENT
);

595 i((
fd
 >
MAX_OPEN_FILES
)

597  
NULL
;

601 i(
ݒfes
[
fd
].
hd
 == -1)

603  
NULL
;

607  &
ݒfes
[
fd
];

608 
	}
}

613 
	$w
 ()

615 
i
;

617 
i
 = 0; i < 
MAX_OPEN_FILES
; i++)

619 i(
ݒfes
[
i
].
hd
 == -1)

625 i(
i
 =
MAX_OPEN_FILES
)

630  
i
;

631 
	}
}

634 
	$li_mڙ_hds
 ()

636 
i
;

648 vީ
block
[3];

650 
block
[0] = () ":tt";

651 
block
[2] = 3;

652 
block
[1] = 0;

653 
mڙ_d
 = 
	`_ho
 (
SEMIHOSTING_SYS_OPEN
, (*
block
);

655 
block
[0] = () ":tt";

656 
block
[2] = 3;

657 
block
[1] = 4;

658 
mڙ_dout
 = 
	`_ho
 (
SEMIHOSTING_SYS_OPEN
, (*
block
);

660 
block
[0] = () ":tt";

661 
block
[2] = 3;

662 
block
[1] = 8;

663 
mڙ_dr
 = 
	`_ho
 (
SEMIHOSTING_SYS_OPEN
, (*
block
);

666 i(
mڙ_dr
 == -1)

668 
mڙ_dr
 = 
mڙ_dout
;

671 
i
 = 0; i < 
MAX_OPEN_FILES
; i++)

673 
ݒfes
[
i
].
hd
 = -1;

676 
ݒfes
[0].
hd
 = 
mڙ_d
;

677 
ݒfes
[0].
pos
 = 0;

678 
ݒfes
[1].
hd
 = 
mڙ_dout
;

679 
ݒfes
[1].
pos
 = 0;

680 
ݒfes
[2].
hd
 = 
mڙ_dr
;

681 
ݒfes
[2].
pos
 = 0;

682 
	}
}

685 
	$g_o
 ()

687  
	`_ho
 (
SEMIHOSTING_SYS_ERRNO
, 
NULL
);

688 
	}
}

692 
	$r
 (
su
)

694 
o
 = 
	`g_o
 ();

695  
su
;

696 
	}
}

700 
	$checkr
 (
su
)

702 i(
su
 == -1)

704  
	`r
 (-1);

707  
su
;

708 
	}
}

715 
	$_swd
 (
fh
, * 
r
, 
n
)

717 
block
[3];

719 
block
[0] = 
fh
;

720 
block
[1] = (
r
;

721 
block
[2] = 
n
;

723  
	`checkr
 (
	`_ho
 (
SEMIHOSTING_SYS_READ
, 
block
));

724 
	}
}

730 
	$_ad
 (
fd
, * 
r
, 
n
)

732 
s
;

733 
fdt
 *
pfd
;

735 
pfd
 = 
	`fd
 (
fd
);

736 i(
pfd
 =
NULL
)

738 
o
 = 
EBADF
;

742 
s
 = 
	`_swd
 (
pfd
->
hd
, 
r
, 
n
);

744 i(
s
 == -1)

746  
s
;

749 
pfd
->
pos
 +
n
 - 
s
;

753  
n
 - 
s
;

754 
	}
}

758 
	$_swek
 (
fd
, 
r
, 
d
)

760 
s
;

761 
fdt
 *
pfd
;

764 
pfd
 = 
	`fd
 (
fd
);

765 i(
pfd
 =
NULL
)

767 
o
 = 
EBADF
;

772 i((
d
 !
SEEK_CUR
&& (d !
SEEK_SET
&& (d !
SEEK_END
))

774 
o
 = 
EINVAL
;

779 i(
d
 =
SEEK_CUR
)

781 
r
 = 
pfd
->
pos
 +tr;

783 i(
r
 < 0)

785 
o
 = 
EINVAL
;

786 i((
pfd
->
pos
 > 0&& (
r
 > 0))

788 
o
 = 
EOVERFLOW
;

792 
d
 = 
SEEK_SET
;

795 
block
[2];

796 i(
d
 =
SEEK_END
)

798 
block
[0] = 
pfd
->
hd
;

799 
s
 = 
	`checkr
 (
	`_ho
 (
SEMIHOSTING_SYS_FLEN
, 
block
));

800 i(
s
 == -1)

804 
r
 +
s
;

808 
block
[0] = 
pfd
->
hd
;

809 
block
[1] = 
r
;

810 
s
 = 
	`checkr
 (
	`_ho
 (
SEMIHOSTING_SYS_SEEK
, 
block
));

813 i(
s
 >= 0)

815 
pfd
->
pos
 = 
r
;

816  
r
;

822 
	}
}

825 
	$_lek
 (
fd
, 
r
, 
d
)

827  
	`_swek
 (
fd
, 
r
, 
d
);

828 
	}
}

833 
	$_swiwre
 (
fh
, * 
r
, 
n
)

835 
block
[3];

837 
block
[0] = 
fh
;

838 
block
[1] = (
r
;

839 
block
[2] = 
n
;

841  
	`checkr
 (
	`_ho
 (
SEMIHOSTING_SYS_WRITE
, 
block
));

842 
	}
}

846 
	$_wre
 (
fd
, * 
r
, 
n
)

848 
s
;

849 
fdt
 *
pfd
;

851 
pfd
 = 
	`fd
 (
fd
);

852 i(
pfd
 =
NULL
)

854 
o
 = 
EBADF
;

858 
s
 = 
	`_swiwre
 (
pfd
->
hd
, 
r
, 
n
);

861 i(
s
 < 0)

866 
pfd
->
pos
 +
n
 - 
s
;

870 i((
n
 - 
s
) == 0)

872  
	`r
 (0);

875  (
n
 - 
s
);

876 
	}
}

879 
	$_swiݒ
 (cڡ * 
th
, 
ags
)

881 
aags
 = 0, 
fh
;

882 
ut32_t
 
block
[3];

884 
fd
 = 
	`w
 ();

886 i(
fd
 == -1)

888 
o
 = 
EMFILE
;

893 i((
ags
 & 
O_CREAT
&& (ag& 
O_EXCL
))

895 

 

;

896 
s
;

897 
s
 = 
	`_
 (
th
, &

);

898 i(
s
 != -1)

900 
o
 = 
EEXIST
;

906 #ifde
O_BINARY


907 i(
ags
 & 
O_BINARY
)

909 
aags
 |= 1;

915 i(
ags
 & 
O_RDWR
)

917 
aags
 |= 2;

920 i((
ags
 & 
O_CREAT
|| (ag& 
O_TRUNC
|| (ag& 
O_WRONLY
))

922 
aags
 |= 4;

925 i(
ags
 & 
O_APPEND
)

928 
aags
 &= ~4;

929 
aags
 |= 8;

932 
block
[0] = (
ut32_t

th
;

933 
block
[2] = 
	`
 (
th
);

934 
block
[1] = (
ut32_t

aags
;

936 
fh
 = 
	`_ho
 (
SEMIHOSTING_SYS_OPEN
, 
block
);

939 i(
fh
 >= 0)

941 
ݒfes
[
fd
].
hd
 = 
fh
;

942 
ݒfes
[
fd
].
pos
 = 0;

943  
fd
;

947  
	`r
 (
fh
);

949 
	}
}

952 
	$_ݒ
 (cڡ * 
th
, 
ags
, ...)

954  
	`_swiݒ
 (
th
, 
ags
);

955 
	}
}

959 
	$_swio
 (
fh
)

961  
	`checkr
 (
	`_ho
 (
SEMIHOSTING_SYS_CLOSE
, &
fh
));

962 
	}
}

966 
	$_o
 (
fd
)

968 
s
;

969 
fdt
 *
pfd
;

971 
pfd
 = 
	`fd
 (
fd
);

972 i(
pfd
 =
NULL
)

974 
o
 = 
EBADF
;

979 i((
fd
 =1 || fd =2&& (
ݒfes
[1].
hd
 == openfiles[2].handle))

981 
pfd
->
hd
 = -1;

986 
s
 = 
	`_swio
 (
pfd
->
hd
);

989 i(
s
 == 0)

991 
pfd
->
hd
 = -1;

994  
s
;

995 
	}
}

997 
__ibu__
((
wk
))

998 
_gpid
 (
n
 
__ibu__
 ((
unud
)))

1004 
	$_swi
 (
fd
, 

* 

)

1006 
fdt
 *
pfd
;

1007 
s
;

1009 
pfd
 = 
	`fd
 (
fd
);

1010 i(
pfd
 =
NULL
)

1012 
o
 = 
EBADF
;

1018 

->
_mode
 |
S_IFCHR
;

1019 

->
_blksize
 = 1024;

1020 
s
 = 
	`checkr
 (
	`_ho
 (
SEMIHOSTING_SYS_FLEN
, &
pfd
->
hd
));

1021 i(
s
 == -1)

1027 

->
_size
 = 
s
;

1029 
	}
}

1031 
__ibu__
((
wk
))

1032 
	$_f
 (
fd
, 

* 

)

1034 
	`memt
 (

, 0, (*st));

1035  
	`_swi
 (
fd
, 

);

1036 
	}
}

1038 
__ibu__
((
wk
))

1039 
	$_
 (cڡ *
ame
, 

 *

)

1041 
fd
, 
s
;

1042 
	`memt
 (

, 0, (*st));

1045 i((
fd
 = 
	`_ݒ
 (
ame
, 
O_RDONLY
)) == -1)

1049 

->
_mode
 |
S_IFREG
 | 
S_IREAD
;

1050 
s
 = 
	`_swi
 (
fd
, 

);

1052 
	`_o
 (
fd
);

1053  
s
;

1054 
	}
}

1056 
__ibu__
((
wk
))

1057 
	$_lk
 ()

1059 
o
 = 
ENOSYS
;

1061 
	}
}

1064 
	$_uƚk
 (cڡ * 
th
)

1066 
s
;

1067 
ut32_t
 
block
[2];

1068 
block
[0] = (
ut32_t

th
;

1069 
block
[1] = 
	`
 (
th
);

1070 
s
 = 
	`_ho
 (
SEMIHOSTING_SYS_REMOVE
, 
block
);

1072 i(
s
 == -1)

1074  
	`r
 (
s
);

1077 
	}
}

1080 
	$_gtimeofday
 (
timev
* 

, * 
tzvp
)

1082 
timeze
* 
tzp
 = 
tzvp
;

1083 i(

)

1086 

->
tv_c
 = 
	`_ho
 (
SEMIHOSTING_SYS_TIME
, 
NULL
);

1087 

->
tv_uc
 = 0;

1091 i(
tzp
)

1093 
tzp
->
tz_muswe
 = 0;

1094 
tzp
->
tz_dtime
 = 0;

1098 
	}
}

1101 
ock_t


1102 
	$_ock
 ()

1104 
ock_t
 
timev
;

1106 
timev
 = (
ock_t

	`_ho
 (
SEMIHOSTING_SYS_CLOCK
, 
NULL
);

1107  
timev
;

1108 
	}
}

1111 
ock_t


1112 
	$_times
 (
tms
* 

)

1114 
ock_t
 
timev
 = 
	`_ock
 ();

1116 i(

)

1118 

->
tms_utime
 = 
timev
;

1119 

->
tms_ime
 = 0;

1120 

->
tms_cutime
 = 0;

1121 

->
tms_cime
 = 0;

1124  
timev
;

1125 
	}
}

1128 
	$_iy
 (
fd
)

1130 
fdt
 *
pfd
;

1131 
y
;

1133 
pfd
 = 
	`fd
 (
fd
);

1134 i(
pfd
 =
NULL
)

1136 
o
 = 
EBADF
;

1140 
y
 = 
	`_ho
 (
SEMIHOSTING_SYS_ISTTY
, &
pfd
->
hd
);

1142 i(
y
 == 1)

1147 
o
 = 
	`g_o
 ();

1149 
	}
}

1152 
	$_syem
 (cڡ * 
s
)

1154 
ut32_t
 
block
[2];

1155 
e
;

1160 i(!
s
)

1164 
block
[0] = (
ut32_t

s
;

1165 
block
[1] = 
	`
 (
s
);

1166 
e
 = 
	`checkr
 (
	`_ho
 (
SEMIHOSTING_SYS_SYSTEM
, 
block
));

1167 i((
e
 >= 0) && (e < 256))

1172 
ex_code
;

1174 
ex_code
 = 
e
; && 
	`WEXITSTATUS
 (e) !=xit_code; <<= 1)

1179  
e
;

1180 
	}
}

1183 
	$_me
 (cڡ * 
dth
, cڡ * 
wth
)

1185 
ut32_t
 
block
[4];

1186 
block
[0] = (
ut32_t

dth
;

1187 
block
[1] = 
	`
 (
dth
);

1188 
block
[2] = (
ut32_t

wth
;

1189 
block
[3] = 
	`
 (
wth
);

1190  
	`checkr
 (
	`_ho
 (
SEMIHOSTING_SYS_RENAME
, 
block
)) ? -1 : 0;

1191 
	}
}

1197 
mkd
 (cڡ *
th
 
__ibu__
((
unud
)),

1198 
mode_t
 
mode
 
__ibu__
((
unud
)))

1204 
	go
 = 
ENOSYS
;

1210 
	$gcwd
 (*
buf
, 
size_t
 
size
)

1213 
	`y
 (
buf
, "/tmp", 
size
);

1214  
buf
;

1215 
	}
}

	@src/newlib/assert.c

6 
	~<as.h
>

7 
	~<dlib.h
>

8 
	~<dt.h
>

10 
	~"dg/T.h
"

15 
__ibu__
((
nܑu
))

16 
	$__as_func
 (cڡ *
fe
, 
le
, cڡ *
func
,

17 cڡ *
edex
)

19 
	`a_tf
 ("assertion \"%s\" failed: file \"%s\",ine %d%s%s\n",

20 
edex
, 
fe
, 
le
, 
func
 ? ", function: " : "",

21 
func
 ? func : "");

22 
	`abt
 ();

24 
	}
}

38 #i
defed
(
USE_FULL_ASSERT
)

41 
as_ed
 (
ut8_t
* 
fe
, 
ut32_t
 
le
);

45 
__ibu__
((
nܑu
, 
wk
))

46 
	$as_ed
 (
ut8_t
* 
fe
, 
ut32_t
 
le
)

48 
	`a_tf
 ("as_m(ed: f\"%s\",%d\n", 
fe
, 
le
);

49 
	`abt
 ();

51 
	}
}

	@src/spl/misc.c

76 
	~"misc.h
"

89 
	#AIRCR_VECTKEY_MASK
 ((
ut32_t
)0x05FA0000)

	)

118 
	$NVIC_PriܙyGroupCfig
(
ut32_t
 
NVIC_PriܙyGroup
)

121 
	`as_m
(
	`IS_NVIC_PRIORITY_GROUP
(
NVIC_PriܙyGroup
));

124 
SCB
->
AIRCR
 = 
AIRCR_VECTKEY_MASK
 | 
NVIC_PriܙyGroup
;

125 
	}
}

136 
	$NVIC_In
(
NVIC_InTyDef
* 
NVIC_InSu
)

138 
ut8_t
 
tmriܙy
 = 0x00, 
tm
 = 0x00, 
tmpsub
 = 0x0F;

141 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NVIC_InSu
->
NVIC_IRQChlCmd
));

142 
	`as_m
(
	`IS_NVIC_PREEMPTION_PRIORITY
(
NVIC_InSu
->
NVIC_IRQChlPemiPriܙy
));

143 
	`as_m
(
	`IS_NVIC_SUB_PRIORITY
(
NVIC_InSu
->
NVIC_IRQChlSubPriܙy
));

145 i(
NVIC_InSu
->
NVIC_IRQChlCmd
 !
DISABLE
)

148 
tmriܙy
 = (0x700 - ((
SCB
->
AIRCR
& (
ut32_t
)0x700))>> 0x08;

149 
tm
 = (0x4 - 
tmriܙy
);

150 
tmpsub
 =mpsub >> 
tmriܙy
;

152 
tmriܙy
 = 
NVIC_InSu
->
NVIC_IRQChlPemiPriܙy
 << 
tm
;

153 
tmriܙy
 |(
ut8_t
)(
NVIC_InSu
->
NVIC_IRQChlSubPriܙy
 & 
tmpsub
);

155 
tmriܙy
 =mppriority << 0x04;

157 
NVIC
->
IP
[
NVIC_InSu
->
NVIC_IRQChl
] = 
tmriܙy
;

160 
NVIC
->
ISER
[
NVIC_InSu
->
NVIC_IRQChl
 >> 0x05] =

161 (
ut32_t
)0x01 << (
NVIC_InSu
->
NVIC_IRQChl
 & (
ut8_t
)0x1F);

166 
NVIC
->
ICER
[
NVIC_InSu
->
NVIC_IRQChl
 >> 0x05] =

167 (
ut32_t
)0x01 << (
NVIC_InSu
->
NVIC_IRQChl
 & (
ut8_t
)0x1F);

169 
	}
}

180 
	$NVIC_SVeTab
(
ut32_t
 
NVIC_VeTab
, ut32_
Offt
)

183 
	`as_m
(
	`IS_NVIC_VECTTAB
(
NVIC_VeTab
));

184 
	`as_m
(
	`IS_NVIC_OFFSET
(
Offt
));

186 
SCB
->
VTOR
 = 
NVIC_VeTab
 | (
Offt
 & (
ut32_t
)0x1FFFFF80);

187 
	}
}

199 
	$NVIC_SyemLPCfig
(
ut8_t
 
LowPowMode
, 
FuniڮS
 
NewS
)

202 
	`as_m
(
	`IS_NVIC_LP
(
LowPowMode
));

203 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

205 i(
NewS
 !
DISABLE
)

207 
SCB
->
SCR
 |
LowPowMode
;

211 
SCB
->
SCR
 &(
ut32_t
)(~(ut32_t)
LowPowMode
);

213 
	}
}

223 
	$SysTick_CLKSourCfig
(
ut32_t
 
SysTick_CLKSour
)

226 
	`as_m
(
	`IS_SYSTICK_CLK_SOURCE
(
SysTick_CLKSour
));

227 i(
SysTick_CLKSour
 =
SysTick_CLKSour_HCLK
)

229 
SysTick
->
CTRL
 |
SysTick_CLKSour_HCLK
;

233 
SysTick
->
CTRL
 &
SysTick_CLKSour_HCLK_Div8
;

235 
	}
}

	@src/spl/stm32f4xx_adc.c

106 
	~"m32f4xx_adc.h
"

107 
	~"m32f4xx_rcc.h
"

122 
	#CR1_DISCNUM_RESET
 ((
ut32_t
)0xFFFF1FFF)

	)

125 
	#CR1_AWDCH_RESET
 ((
ut32_t
)0xFFFFFFE0)

	)

128 
	#CR1_AWDMode_RESET
 ((
ut32_t
)0xFF3FFDFF)

	)

131 
	#CR1_CLEAR_MASK
 ((
ut32_t
)0xFCFFFEFF)

	)

134 
	#CR2_EXTEN_RESET
 ((
ut32_t
)0xCFFFFFFF)

	)

137 
	#CR2_JEXTEN_RESET
 ((
ut32_t
)0xFFCFFFFF)

	)

140 
	#CR2_JEXTSEL_RESET
 ((
ut32_t
)0xFFF0FFFF)

	)

143 
	#CR2_CLEAR_MASK
 ((
ut32_t
)0xC0FFF7FD)

	)

146 
	#SQR3_SQ_SET
 ((
ut32_t
)0x0000001F)

	)

147 
	#SQR2_SQ_SET
 ((
ut32_t
)0x0000001F)

	)

148 
	#SQR1_SQ_SET
 ((
ut32_t
)0x0000001F)

	)

151 
	#SQR1_L_RESET
 ((
ut32_t
)0xFF0FFFFF)

	)

154 
	#JSQR_JSQ_SET
 ((
ut32_t
)0x0000001F)

	)

157 
	#JSQR_JL_SET
 ((
ut32_t
)0x00300000)

	)

158 
	#JSQR_JL_RESET
 ((
ut32_t
)0xFFCFFFFF)

	)

161 
	#SMPR1_SMP_SET
 ((
ut32_t
)0x00000007)

	)

162 
	#SMPR2_SMP_SET
 ((
ut32_t
)0x00000007)

	)

165 
	#JDR_OFFSET
 ((
ut8_t
)0x28)

	)

168 
	#CDR_ADDRESS
 ((
ut32_t
)0x40012308)

	)

171 
	#CR_CLEAR_MASK
 ((
ut32_t
)0xFFFC30E0)

	)

213 
	$ADC_DeIn
()

216 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_ADC
, 
ENABLE
);

219 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_ADC
, 
DISABLE
);

220 
	}
}

235 
	$ADC_In
(
ADC_TyDef
* 
ADCx
, 
ADC_InTyDef
* 
ADC_InSu
)

237 
ut32_t
 
tmeg1
 = 0;

238 
ut8_t
 
tmeg2
 = 0;

240 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

241 
	`as_m
(
	`IS_ADC_RESOLUTION
(
ADC_InSu
->
ADC_Resuti
));

242 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
ADC_InSu
->
ADC_SnCvMode
));

243 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
ADC_InSu
->
ADC_CtuousCvMode
));

244 
	`as_m
(
	`IS_ADC_EXT_TRIG_EDGE
(
ADC_InSu
->
ADC_ExTrigCvEdge
));

245 
	`as_m
(
	`IS_ADC_EXT_TRIG
(
ADC_InSu
->
ADC_ExTrigCv
));

246 
	`as_m
(
	`IS_ADC_DATA_ALIGN
(
ADC_InSu
->
ADC_DaAlign
));

247 
	`as_m
(
	`IS_ADC_REGULAR_LENGTH
(
ADC_InSu
->
ADC_NbrOfCvsi
));

251 
tmeg1
 = 
ADCx
->
CR1
;

254 
tmeg1
 &
CR1_CLEAR_MASK
;

259 
tmeg1
 |(
ut32_t
)(((ut32_t)
ADC_InSu
->
ADC_SnCvMode
 << 8) | \

260 
ADC_InSu
->
ADC_Resuti
);

262 
ADCx
->
CR1
 = 
tmeg1
;

265 
tmeg1
 = 
ADCx
->
CR2
;

268 
tmeg1
 &
CR2_CLEAR_MASK
;

276 
tmeg1
 |(
ut32_t
)(
ADC_InSu
->
ADC_DaAlign
 | \

277 
ADC_InSu
->
ADC_ExTrigCv
 |

278 
ADC_InSu
->
ADC_ExTrigCvEdge
 | \

279 ((
ut32_t
)
ADC_InSu
->
ADC_CtuousCvMode
 << 1));

282 
ADCx
->
CR2
 = 
tmeg1
;

285 
tmeg1
 = 
ADCx
->
SQR1
;

288 
tmeg1
 &
SQR1_L_RESET
;

292 
tmeg2
 |(
ut8_t
)(
ADC_InSu
->
ADC_NbrOfCvsi
 - (uint8_t)1);

293 
tmeg1
 |((
ut32_t
)
tmeg2
 << 20);

296 
ADCx
->
SQR1
 = 
tmeg1
;

297 
	}
}

310 
	$ADC_SuIn
(
ADC_InTyDef
* 
ADC_InSu
)

313 
ADC_InSu
->
ADC_Resuti
 = 
ADC_Resuti_12b
;

316 
ADC_InSu
->
ADC_SnCvMode
 = 
DISABLE
;

319 
ADC_InSu
->
ADC_CtuousCvMode
 = 
DISABLE
;

322 
ADC_InSu
->
ADC_ExTrigCvEdge
 = 
ADC_ExTrigCvEdge_Ne
;

325 
ADC_InSu
->
ADC_ExTrigCv
 = 
ADC_ExTrigCv_T1_CC1
;

328 
ADC_InSu
->
ADC_DaAlign
 = 
ADC_DaAlign_Right
;

331 
ADC_InSu
->
ADC_NbrOfCvsi
 = 1;

332 
	}
}

341 
	$ADC_CommIn
(
ADC_CommInTyDef
* 
ADC_CommInSu
)

343 
ut32_t
 
tmeg1
 = 0;

345 
	`as_m
(
	`IS_ADC_MODE
(
ADC_CommInSu
->
ADC_Mode
));

346 
	`as_m
(
	`IS_ADC_PRESCALER
(
ADC_CommInSu
->
ADC_Psr
));

347 
	`as_m
(
	`IS_ADC_DMA_ACCESS_MODE
(
ADC_CommInSu
->
ADC_DMAAcssMode
));

348 
	`as_m
(
	`IS_ADC_SAMPLING_DELAY
(
ADC_CommInSu
->
ADC_TwoSamgDay
));

351 
tmeg1
 = 
ADC
->
CCR
;

354 
tmeg1
 &
CR_CLEAR_MASK
;

362 
tmeg1
 |(
ut32_t
)(
ADC_CommInSu
->
ADC_Mode
 |

363 
ADC_CommInSu
->
ADC_Psr
 |

364 
ADC_CommInSu
->
ADC_DMAAcssMode
 |

365 
ADC_CommInSu
->
ADC_TwoSamgDay
);

368 
ADC
->
CCR
 = 
tmeg1
;

369 
	}
}

377 
	$ADC_CommSuIn
(
ADC_CommInTyDef
* 
ADC_CommInSu
)

380 
ADC_CommInSu
->
ADC_Mode
 = 
ADC_Mode_Inddt
;

383 
ADC_CommInSu
->
ADC_Psr
 = 
ADC_Psr_Div2
;

386 
ADC_CommInSu
->
ADC_DMAAcssMode
 = 
ADC_DMAAcssMode_Dibd
;

389 
ADC_CommInSu
->
ADC_TwoSamgDay
 = 
ADC_TwoSamgDay_5Cyes
;

390 
	}
}

399 
	$ADC_Cmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
)

402 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

403 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

404 i(
NewS
 !
DISABLE
)

407 
ADCx
->
CR2
 |(
ut32_t
)
ADC_CR2_ADON
;

412 
ADCx
->
CR2
 &(
ut32_t
)(~
ADC_CR2_ADON
);

414 
	}
}

455 
	$ADC_AlogWchdogCmd
(
ADC_TyDef
* 
ADCx
, 
ut32_t
 
ADC_AlogWchdog
)

457 
ut32_t
 
tmeg
 = 0;

459 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

460 
	`as_m
(
	`IS_ADC_ANALOG_WATCHDOG
(
ADC_AlogWchdog
));

463 
tmeg
 = 
ADCx
->
CR1
;

466 
tmeg
 &
CR1_AWDMode_RESET
;

469 
tmeg
 |
ADC_AlogWchdog
;

472 
ADCx
->
CR1
 = 
tmeg
;

473 
	}
}

484 
	$ADC_AlogWchdogThshdsCfig
(
ADC_TyDef
* 
ADCx
, 
ut16_t
 
HighThshd
,

485 
ut16_t
 
LowThshd
)

488 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

489 
	`as_m
(
	`IS_ADC_THRESHOLD
(
HighThshd
));

490 
	`as_m
(
	`IS_ADC_THRESHOLD
(
LowThshd
));

493 
ADCx
->
HTR
 = 
HighThshd
;

496 
ADCx
->
LTR
 = 
LowThshd
;

497 
	}
}

525 
	$ADC_AlogWchdogSgChlCfig
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_Chl
)

527 
ut32_t
 
tmeg
 = 0;

529 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

530 
	`as_m
(
	`IS_ADC_CHANNEL
(
ADC_Chl
));

533 
tmeg
 = 
ADCx
->
CR1
;

536 
tmeg
 &
CR1_AWDCH_RESET
;

539 
tmeg
 |
ADC_Chl
;

542 
ADCx
->
CR1
 = 
tmeg
;

543 
	}
}

589 
	$ADC_TempSsVftCmd
(
FuniڮS
 
NewS
)

592 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

593 i(
NewS
 !
DISABLE
)

596 
ADC
->
CCR
 |(
ut32_t
)
ADC_CCR_TSVREFE
;

601 
ADC
->
CCR
 &(
ut32_t
)(~
ADC_CCR_TSVREFE
);

603 
	}
}

615 
	$ADC_VBATCmd
(
FuniڮS
 
NewS
)

618 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

619 i(
NewS
 !
DISABLE
)

622 
ADC
->
CCR
 |(
ut32_t
)
ADC_CCR_VBATE
;

627 
ADC
->
CCR
 &(
ut32_t
)(~
ADC_CCR_VBATE
);

629 
	}
}

715 
	$ADC_RegurChlCfig
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_Chl
, ut8_
Rk
, ut8_
ADC_SameTime
)

717 
ut32_t
 
tmeg1
 = 0, 
tmeg2
 = 0;

719 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

720 
	`as_m
(
	`IS_ADC_CHANNEL
(
ADC_Chl
));

721 
	`as_m
(
	`IS_ADC_REGULAR_RANK
(
Rk
));

722 
	`as_m
(
	`IS_ADC_SAMPLE_TIME
(
ADC_SameTime
));

725 i(
ADC_Chl
 > 
ADC_Chl_9
)

728 
tmeg1
 = 
ADCx
->
SMPR1
;

731 
tmeg2
 = 
SMPR1_SMP_SET
 << (3 * (
ADC_Chl
 - 10));

734 
tmeg1
 &~
tmeg2
;

737 
tmeg2
 = (
ut32_t
)
ADC_SameTime
 << (3 * (
ADC_Chl
 - 10));

740 
tmeg1
 |
tmeg2
;

743 
ADCx
->
SMPR1
 = 
tmeg1
;

748 
tmeg1
 = 
ADCx
->
SMPR2
;

751 
tmeg2
 = 
SMPR2_SMP_SET
 << (3 * 
ADC_Chl
);

754 
tmeg1
 &~
tmeg2
;

757 
tmeg2
 = (
ut32_t
)
ADC_SameTime
 << (3 * 
ADC_Chl
);

760 
tmeg1
 |
tmeg2
;

763 
ADCx
->
SMPR2
 = 
tmeg1
;

766 i(
Rk
 < 7)

769 
tmeg1
 = 
ADCx
->
SQR3
;

772 
tmeg2
 = 
SQR3_SQ_SET
 << (5 * (
Rk
 - 1));

775 
tmeg1
 &~
tmeg2
;

778 
tmeg2
 = (
ut32_t
)
ADC_Chl
 << (5 * (
Rk
 - 1));

781 
tmeg1
 |
tmeg2
;

784 
ADCx
->
SQR3
 = 
tmeg1
;

787 i(
Rk
 < 13)

790 
tmeg1
 = 
ADCx
->
SQR2
;

793 
tmeg2
 = 
SQR2_SQ_SET
 << (5 * (
Rk
 - 7));

796 
tmeg1
 &~
tmeg2
;

799 
tmeg2
 = (
ut32_t
)
ADC_Chl
 << (5 * (
Rk
 - 7));

802 
tmeg1
 |
tmeg2
;

805 
ADCx
->
SQR2
 = 
tmeg1
;

811 
tmeg1
 = 
ADCx
->
SQR1
;

814 
tmeg2
 = 
SQR1_SQ_SET
 << (5 * (
Rk
 - 13));

817 
tmeg1
 &~
tmeg2
;

820 
tmeg2
 = (
ut32_t
)
ADC_Chl
 << (5 * (
Rk
 - 13));

823 
tmeg1
 |
tmeg2
;

826 
ADCx
->
SQR1
 = 
tmeg1
;

828 
	}
}

835 
	$ADC_SoweSCv
(
ADC_TyDef
* 
ADCx
)

838 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

841 
ADCx
->
CR2
 |(
ut32_t
)
ADC_CR2_SWSTART
;

842 
	}
}

849 
FgStus
 
	$ADC_GSoweSCvStus
(
ADC_TyDef
* 
ADCx
)

851 
FgStus
 
bus
 = 
RESET
;

853 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

856 i((
ADCx
->
CR2
 & 
ADC_CR2_SWSTART
!(
ut32_t
)
RESET
)

859 
bus
 = 
SET
;

864 
bus
 = 
RESET
;

868  
bus
;

869 
	}
}

879 
	$ADC_EOCOnEachRegurChlCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
)

882 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

883 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

885 i(
NewS
 !
DISABLE
)

888 
ADCx
->
CR2
 |(
ut32_t
)
ADC_CR2_EOCS
;

893 
ADCx
->
CR2
 &(
ut32_t
)(~
ADC_CR2_EOCS
);

895 
	}
}

904 
	$ADC_CtuousModeCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
)

907 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

908 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

910 i(
NewS
 !
DISABLE
)

913 
ADCx
->
CR2
 |(
ut32_t
)
ADC_CR2_CONT
;

918 
ADCx
->
CR2
 &(
ut32_t
)(~
ADC_CR2_CONT
);

920 
	}
}

930 
	$ADC_DiscModeChlCouCfig
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
Numb
)

932 
ut32_t
 
tmeg1
 = 0;

933 
ut32_t
 
tmeg2
 = 0;

936 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

937 
	`as_m
(
	`IS_ADC_REGULAR_DISC_NUMBER
(
Numb
));

940 
tmeg1
 = 
ADCx
->
CR1
;

943 
tmeg1
 &
CR1_DISCNUM_RESET
;

946 
tmeg2
 = 
Numb
 - 1;

947 
tmeg1
 |
tmeg2
 << 13;

950 
ADCx
->
CR1
 = 
tmeg1
;

951 
	}
}

962 
	$ADC_DiscModeCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
)

965 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

966 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

968 i(
NewS
 !
DISABLE
)

971 
ADCx
->
CR1
 |(
ut32_t
)
ADC_CR1_DISCEN
;

976 
ADCx
->
CR1
 &(
ut32_t
)(~
ADC_CR1_DISCEN
);

978 
	}
}

985 
ut16_t
 
	$ADC_GCvsiVue
(
ADC_TyDef
* 
ADCx
)

988 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

991  (
ut16_t

ADCx
->
DR
;

992 
	}
}

1006 
ut32_t
 
	$ADC_GMuiModeCvsiVue
()

1009  (*(
__IO
 
ut32_t
 *
CDR_ADDRESS
);

1010 
	}
}

1052 
	$ADC_DMACmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
)

1055 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1056 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1057 i(
NewS
 !
DISABLE
)

1060 
ADCx
->
CR2
 |(
ut32_t
)
ADC_CR2_DMA
;

1065 
ADCx
->
CR2
 &(
ut32_t
)(~
ADC_CR2_DMA
);

1067 
	}
}

1076 
	$ADC_DMARequeALaTnsrCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
)

1079 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1080 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1081 i(
NewS
 !
DISABLE
)

1084 
ADCx
->
CR2
 |(
ut32_t
)
ADC_CR2_DDS
;

1089 
ADCx
->
CR2
 &(
ut32_t
)(~
ADC_CR2_DDS
);

1091 
	}
}

1103 
	$ADC_MuiModeDMARequeALaTnsrCmd
(
FuniڮS
 
NewS
)

1106 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1107 i(
NewS
 !
DISABLE
)

1110 
ADC
->
CCR
 |(
ut32_t
)
ADC_CCR_DDS
;

1115 
ADC
->
CCR
 &(
ut32_t
)(~
ADC_CCR_DDS
);

1117 
	}
}

1190 
	$ADC_InjeedChlCfig
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_Chl
, ut8_
Rk
, ut8_
ADC_SameTime
)

1192 
ut32_t
 
tmeg1
 = 0, 
tmeg2
 = 0, 
tmeg3
 = 0;

1194 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1195 
	`as_m
(
	`IS_ADC_CHANNEL
(
ADC_Chl
));

1196 
	`as_m
(
	`IS_ADC_INJECTED_RANK
(
Rk
));

1197 
	`as_m
(
	`IS_ADC_SAMPLE_TIME
(
ADC_SameTime
));

1199 i(
ADC_Chl
 > 
ADC_Chl_9
)

1202 
tmeg1
 = 
ADCx
->
SMPR1
;

1204 
tmeg2
 = 
SMPR1_SMP_SET
 << (3*(
ADC_Chl
 - 10));

1206 
tmeg1
 &~
tmeg2
;

1208 
tmeg2
 = (
ut32_t
)
ADC_SameTime
 << (3*(
ADC_Chl
 - 10));

1210 
tmeg1
 |
tmeg2
;

1212 
ADCx
->
SMPR1
 = 
tmeg1
;

1217 
tmeg1
 = 
ADCx
->
SMPR2
;

1219 
tmeg2
 = 
SMPR2_SMP_SET
 << (3 * 
ADC_Chl
);

1221 
tmeg1
 &~
tmeg2
;

1223 
tmeg2
 = (
ut32_t
)
ADC_SameTime
 << (3 * 
ADC_Chl
);

1225 
tmeg1
 |
tmeg2
;

1227 
ADCx
->
SMPR2
 = 
tmeg1
;

1231 
tmeg1
 = 
ADCx
->
JSQR
;

1233 
tmeg3
 = (
tmeg1
 & 
JSQR_JL_SET
)>> 20;

1235 
tmeg2
 = 
JSQR_JSQ_SET
 << (5 * (
ut8_t
)((
Rk
 + 3- (
tmeg3
 + 1)));

1237 
tmeg1
 &~
tmeg2
;

1239 
tmeg2
 = (
ut32_t
)
ADC_Chl
 << (5 * (
ut8_t
)((
Rk
 + 3- (
tmeg3
 + 1)));

1241 
tmeg1
 |
tmeg2
;

1243 
ADCx
->
JSQR
 = 
tmeg1
;

1244 
	}
}

1253 
	$ADC_InjeedSequrLgthCfig
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
Lgth
)

1255 
ut32_t
 
tmeg1
 = 0;

1256 
ut32_t
 
tmeg2
 = 0;

1258 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1259 
	`as_m
(
	`IS_ADC_INJECTED_LENGTH
(
Lgth
));

1262 
tmeg1
 = 
ADCx
->
JSQR
;

1265 
tmeg1
 &
JSQR_JL_RESET
;

1268 
tmeg2
 = 
Lgth
 - 1;

1269 
tmeg1
 |
tmeg2
 << 20;

1272 
ADCx
->
JSQR
 = 
tmeg1
;

1273 
	}
}

1288 
	$ADC_SInjeedOfft
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_InjeedChl
, 
ut16_t
 
Offt
)

1290 
__IO
 
ut32_t
 
tmp
 = 0;

1292 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1293 
	`as_m
(
	`IS_ADC_INJECTED_CHANNEL
(
ADC_InjeedChl
));

1294 
	`as_m
(
	`IS_ADC_OFFSET
(
Offt
));

1296 
tmp
 = (
ut32_t
)
ADCx
;

1297 
tmp
 +
ADC_InjeedChl
;

1300 *(
__IO
 
ut32_t
 *
tmp
 = (ut32_t)
Offt
;

1301 
	}
}

1326 
	$ADC_ExTrigInjeedCvCfig
(
ADC_TyDef
* 
ADCx
, 
ut32_t
 
ADC_ExTrigInjecCv
)

1328 
ut32_t
 
tmeg
 = 0;

1330 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1331 
	`as_m
(
	`IS_ADC_EXT_INJEC_TRIG
(
ADC_ExTrigInjecCv
));

1334 
tmeg
 = 
ADCx
->
CR2
;

1337 
tmeg
 &
CR2_JEXTSEL_RESET
;

1340 
tmeg
 |
ADC_ExTrigInjecCv
;

1343 
ADCx
->
CR2
 = 
tmeg
;

1344 
	}
}

1360 
	$ADC_ExTrigInjeedCvEdgeCfig
(
ADC_TyDef
* 
ADCx
, 
ut32_t
 
ADC_ExTrigInjecCvEdge
)

1362 
ut32_t
 
tmeg
 = 0;

1364 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1365 
	`as_m
(
	`IS_ADC_EXT_INJEC_TRIG_EDGE
(
ADC_ExTrigInjecCvEdge
));

1367 
tmeg
 = 
ADCx
->
CR2
;

1369 
tmeg
 &
CR2_JEXTEN_RESET
;

1371 
tmeg
 |
ADC_ExTrigInjecCvEdge
;

1373 
ADCx
->
CR2
 = 
tmeg
;

1374 
	}
}

1381 
	$ADC_SoweSInjeedCv
(
ADC_TyDef
* 
ADCx
)

1384 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1386 
ADCx
->
CR2
 |(
ut32_t
)
ADC_CR2_JSWSTART
;

1387 
	}
}

1394 
FgStus
 
	$ADC_GSoweSInjeedCvCmdStus
(
ADC_TyDef
* 
ADCx
)

1396 
FgStus
 
bus
 = 
RESET
;

1398 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1401 i((
ADCx
->
CR2
 & 
ADC_CR2_JSWSTART
!(
ut32_t
)
RESET
)

1404 
bus
 = 
SET
;

1409 
bus
 = 
RESET
;

1412  
bus
;

1413 
	}
}

1423 
	$ADC_AutoInjeedCvCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
)

1426 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1427 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1428 i(
NewS
 !
DISABLE
)

1431 
ADCx
->
CR1
 |(
ut32_t
)
ADC_CR1_JAUTO
;

1436 
ADCx
->
CR1
 &(
ut32_t
)(~
ADC_CR1_JAUTO
);

1438 
	}
}

1449 
	$ADC_InjeedDiscModeCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
)

1452 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1453 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1454 i(
NewS
 !
DISABLE
)

1457 
ADCx
->
CR1
 |(
ut32_t
)
ADC_CR1_JDISCEN
;

1462 
ADCx
->
CR1
 &(
ut32_t
)(~
ADC_CR1_JDISCEN
);

1464 
	}
}

1477 
ut16_t
 
	$ADC_GInjeedCvsiVue
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_InjeedChl
)

1479 
__IO
 
ut32_t
 
tmp
 = 0;

1482 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1483 
	`as_m
(
	`IS_ADC_INJECTED_CHANNEL
(
ADC_InjeedChl
));

1485 
tmp
 = (
ut32_t
)
ADCx
;

1486 
tmp
 +
ADC_InjeedChl
 + 
JDR_OFFSET
;

1489  (
ut16_t
(*(
__IO
 
ut32_t
*
tmp
);

1490 
	}
}

1584 
	$ADC_ITCfig
(
ADC_TyDef
* 
ADCx
, 
ut16_t
 
ADC_IT
, 
FuniڮS
 
NewS
)

1586 
ut32_t
 
mask
 = 0;

1588 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1589 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1590 
	`as_m
(
	`IS_ADC_IT
(
ADC_IT
));

1593 
mask
 = (
ut8_t
)
ADC_IT
;

1594 
mask
 = (
ut32_t
)0x01 << itmask;

1596 i(
NewS
 !
DISABLE
)

1599 
ADCx
->
CR1
 |
mask
;

1604 
ADCx
->
CR1
 &(~(
ut32_t
)
mask
);

1606 
	}
}

1621 
FgStus
 
	$ADC_GFgStus
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_FLAG
)

1623 
FgStus
 
bus
 = 
RESET
;

1625 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1626 
	`as_m
(
	`IS_ADC_GET_FLAG
(
ADC_FLAG
));

1629 i((
ADCx
->
SR
 & 
ADC_FLAG
!(
ut8_t
)
RESET
)

1632 
bus
 = 
SET
;

1637 
bus
 = 
RESET
;

1640  
bus
;

1641 
	}
}

1656 
	$ADC_CˬFg
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_FLAG
)

1659 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1660 
	`as_m
(
	`IS_ADC_CLEAR_FLAG
(
ADC_FLAG
));

1663 
ADCx
->
SR
 = ~(
ut32_t
)
ADC_FLAG
;

1664 
	}
}

1677 
ITStus
 
	$ADC_GITStus
(
ADC_TyDef
* 
ADCx
, 
ut16_t
 
ADC_IT
)

1679 
ITStus
 
bus
 = 
RESET
;

1680 
ut32_t
 
mask
 = 0, 
abˡus
 = 0;

1683 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1684 
	`as_m
(
	`IS_ADC_IT
(
ADC_IT
));

1687 
mask
 = 
ADC_IT
 >> 8;

1690 
abˡus
 = (
ADCx
->
CR1
 & ((
ut32_t
)0x01 << (
ut8_t
)
ADC_IT
)) ;

1693 i(((
ADCx
->
SR
 & 
mask
!(
ut32_t
)
RESET
&& 
abˡus
)

1696 
bus
 = 
SET
;

1701 
bus
 = 
RESET
;

1704  
bus
;

1705 
	}
}

1718 
	$ADC_CˬITPdgB
(
ADC_TyDef
* 
ADCx
, 
ut16_t
 
ADC_IT
)

1720 
ut8_t
 
mask
 = 0;

1722 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1723 
	`as_m
(
	`IS_ADC_IT
(
ADC_IT
));

1725 
mask
 = (
ut8_t
)(
ADC_IT
 >> 8);

1727 
ADCx
->
SR
 = ~(
ut32_t
)
mask
;

1728 
	}
}

	@src/spl/stm32f4xx_can.c

84 
	~"m32f4xx_n.h
"

85 
	~"m32f4xx_rcc.h
"

99 
	#MCR_DBF
 ((
ut32_t
)0x00010000

	)

102 
	#TMIDxR_TXRQ
 ((
ut32_t
)0x00000001

	)

105 
	#FMR_FINIT
 ((
ut32_t
)0x00000001

	)

108 
	#INAK_TIMEOUT
 ((
ut32_t
)0x0000FFFF)

	)

110 
	#SLAK_TIMEOUT
 ((
ut32_t
)0x0000FFFF)

	)

113 
	#CAN_FLAGS_TSR
 ((
ut32_t
)0x08000000)

	)

115 
	#CAN_FLAGS_RF1R
 ((
ut32_t
)0x04000000)

	)

117 
	#CAN_FLAGS_RF0R
 ((
ut32_t
)0x02000000)

	)

119 
	#CAN_FLAGS_MSR
 ((
ut32_t
)0x01000000)

	)

121 
	#CAN_FLAGS_ESR
 ((
ut32_t
)0x00F00000)

	)

124 
	#CAN_TXMAILBOX_0
 ((
ut8_t
)0x00)

	)

125 
	#CAN_TXMAILBOX_1
 ((
ut8_t
)0x01)

	)

126 
	#CAN_TXMAILBOX_2
 ((
ut8_t
)0x02)

	)

128 
	#CAN_MODE_MASK
 ((
ut32_t
0x00000003)

	)

134 
ITStus
 
CheckITStus
(
ut32_t
 
CAN_Reg
, ut32_
It_B
);

166 
	$CAN_DeIn
(
CAN_TyDef
* 
CANx
)

169 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

171 i(
CANx
 =
CAN1
)

174 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_CAN1
, 
ENABLE
);

176 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_CAN1
, 
DISABLE
);

181 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_CAN2
, 
ENABLE
);

183 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_CAN2
, 
DISABLE
);

185 
	}
}

196 
ut8_t
 
	$CAN_In
(
CAN_TyDef
* 
CANx
, 
CAN_InTyDef
* 
CAN_InSu
)

198 
ut8_t
 
InStus
 = 
CAN_InStus_Faed
;

199 
ut32_t
 
wa_ack
 = 0x00000000;

201 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

202 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
CAN_InSu
->
CAN_TTCM
));

203 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
CAN_InSu
->
CAN_ABOM
));

204 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
CAN_InSu
->
CAN_AWUM
));

205 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
CAN_InSu
->
CAN_NART
));

206 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
CAN_InSu
->
CAN_RFLM
));

207 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
CAN_InSu
->
CAN_TXFP
));

208 
	`as_m
(
	`IS_CAN_MODE
(
CAN_InSu
->
CAN_Mode
));

209 
	`as_m
(
	`IS_CAN_SJW
(
CAN_InSu
->
CAN_SJW
));

210 
	`as_m
(
	`IS_CAN_BS1
(
CAN_InSu
->
CAN_BS1
));

211 
	`as_m
(
	`IS_CAN_BS2
(
CAN_InSu
->
CAN_BS2
));

212 
	`as_m
(
	`IS_CAN_PRESCALER
(
CAN_InSu
->
CAN_Psr
));

215 
CANx
->
MCR
 &(~(
ut32_t
)
CAN_MCR_SLEEP
);

218 
CANx
->
MCR
 |
CAN_MCR_INRQ
 ;

221 ((
CANx
->
MSR
 & 
CAN_MSR_INAK
!CAN_MSR_INAK&& (
wa_ack
 !
INAK_TIMEOUT
))

223 
wa_ack
++;

227 i((
CANx
->
MSR
 & 
CAN_MSR_INAK
) != CAN_MSR_INAK)

229 
InStus
 = 
CAN_InStus_Faed
;

234 i(
CAN_InSu
->
CAN_TTCM
 =
ENABLE
)

236 
CANx
->
MCR
 |
CAN_MCR_TTCM
;

240 
CANx
->
MCR
 &~(
ut32_t
)
CAN_MCR_TTCM
;

244 i(
CAN_InSu
->
CAN_ABOM
 =
ENABLE
)

246 
CANx
->
MCR
 |
CAN_MCR_ABOM
;

250 
CANx
->
MCR
 &~(
ut32_t
)
CAN_MCR_ABOM
;

254 i(
CAN_InSu
->
CAN_AWUM
 =
ENABLE
)

256 
CANx
->
MCR
 |
CAN_MCR_AWUM
;

260 
CANx
->
MCR
 &~(
ut32_t
)
CAN_MCR_AWUM
;

264 i(
CAN_InSu
->
CAN_NART
 =
ENABLE
)

266 
CANx
->
MCR
 |
CAN_MCR_NART
;

270 
CANx
->
MCR
 &~(
ut32_t
)
CAN_MCR_NART
;

274 i(
CAN_InSu
->
CAN_RFLM
 =
ENABLE
)

276 
CANx
->
MCR
 |
CAN_MCR_RFLM
;

280 
CANx
->
MCR
 &~(
ut32_t
)
CAN_MCR_RFLM
;

284 i(
CAN_InSu
->
CAN_TXFP
 =
ENABLE
)

286 
CANx
->
MCR
 |
CAN_MCR_TXFP
;

290 
CANx
->
MCR
 &~(
ut32_t
)
CAN_MCR_TXFP
;

294 
CANx
->
BTR
 = (
ut32_t
)((ut32_t)
CAN_InSu
->
CAN_Mode
 << 30) | \

295 ((
ut32_t
)
CAN_InSu
->
CAN_SJW
 << 24) | \

296 ((
ut32_t
)
CAN_InSu
->
CAN_BS1
 << 16) | \

297 ((
ut32_t
)
CAN_InSu
->
CAN_BS2
 << 20) | \

298 ((
ut32_t
)
CAN_InSu
->
CAN_Psr
 - 1);

301 
CANx
->
MCR
 &~(
ut32_t
)
CAN_MCR_INRQ
;

304 
wa_ack
 = 0;

306 ((
CANx
->
MSR
 & 
CAN_MSR_INAK
=CAN_MSR_INAK&& (
wa_ack
 !
INAK_TIMEOUT
))

308 
wa_ack
++;

312 i((
CANx
->
MSR
 & 
CAN_MSR_INAK
) == CAN_MSR_INAK)

314 
InStus
 = 
CAN_InStus_Faed
;

318 
InStus
 = 
CAN_InStus_Sucss
 ;

323  
InStus
;

324 
	}
}

333 
	$CAN_FrIn
(
CAN_FrInTyDef
* 
CAN_FrInSu
)

335 
ut32_t
 
fr_numb_b_pos
 = 0;

337 
	`as_m
(
	`IS_CAN_FILTER_NUMBER
(
CAN_FrInSu
->
CAN_FrNumb
));

338 
	`as_m
(
	`IS_CAN_FILTER_MODE
(
CAN_FrInSu
->
CAN_FrMode
));

339 
	`as_m
(
	`IS_CAN_FILTER_SCALE
(
CAN_FrInSu
->
CAN_FrS
));

340 
	`as_m
(
	`IS_CAN_FILTER_FIFO
(
CAN_FrInSu
->
CAN_FrFIFOAssignmt
));

341 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
CAN_FrInSu
->
CAN_FrAivi
));

343 
fr_numb_b_pos
 = ((
ut32_t
)1<< 
CAN_FrInSu
->
CAN_FrNumb
;

346 
CAN1
->
FMR
 |
FMR_FINIT
;

349 
CAN1
->
FA1R
 &~(
ut32_t
)
fr_numb_b_pos
;

352 i(
CAN_FrInSu
->
CAN_FrS
 =
CAN_FrS_16b
)

355 
CAN1
->
FS1R
 &~(
ut32_t
)
fr_numb_b_pos
;

359 
CAN1
->
sFrRegi
[
CAN_FrInSu
->
CAN_FrNumb
].
FR1
 =

360 ((0x0000FFFF & (
ut32_t
)
CAN_FrInSu
->
CAN_FrMaskIdLow
) << 16) |

361 (0x0000FFFF & (
ut32_t
)
CAN_FrInSu
->
CAN_FrIdLow
);

365 
CAN1
->
sFrRegi
[
CAN_FrInSu
->
CAN_FrNumb
].
FR2
 =

366 ((0x0000FFFF & (
ut32_t
)
CAN_FrInSu
->
CAN_FrMaskIdHigh
) << 16) |

367 (0x0000FFFF & (
ut32_t
)
CAN_FrInSu
->
CAN_FrIdHigh
);

370 i(
CAN_FrInSu
->
CAN_FrS
 =
CAN_FrS_32b
)

373 
CAN1
->
FS1R
 |
fr_numb_b_pos
;

375 
CAN1
->
sFrRegi
[
CAN_FrInSu
->
CAN_FrNumb
].
FR1
 =

376 ((0x0000FFFF & (
ut32_t
)
CAN_FrInSu
->
CAN_FrIdHigh
) << 16) |

377 (0x0000FFFF & (
ut32_t
)
CAN_FrInSu
->
CAN_FrIdLow
);

379 
CAN1
->
sFrRegi
[
CAN_FrInSu
->
CAN_FrNumb
].
FR2
 =

380 ((0x0000FFFF & (
ut32_t
)
CAN_FrInSu
->
CAN_FrMaskIdHigh
) << 16) |

381 (0x0000FFFF & (
ut32_t
)
CAN_FrInSu
->
CAN_FrMaskIdLow
);

385 i(
CAN_FrInSu
->
CAN_FrMode
 =
CAN_FrMode_IdMask
)

388 
CAN1
->
FM1R
 &~(
ut32_t
)
fr_numb_b_pos
;

393 
CAN1
->
FM1R
 |(
ut32_t
)
fr_numb_b_pos
;

397 i(
CAN_FrInSu
->
CAN_FrFIFOAssignmt
 =
CAN_Fr_FIFO0
)

400 
CAN1
->
FFA1R
 &~(
ut32_t
)
fr_numb_b_pos
;

403 i(
CAN_FrInSu
->
CAN_FrFIFOAssignmt
 =
CAN_Fr_FIFO1
)

406 
CAN1
->
FFA1R
 |(
ut32_t
)
fr_numb_b_pos
;

410 i(
CAN_FrInSu
->
CAN_FrAivi
 =
ENABLE
)

412 
CAN1
->
FA1R
 |
fr_numb_b_pos
;

416 
CAN1
->
FMR
 &~
FMR_FINIT
;

417 
	}
}

424 
	$CAN_SuIn
(
CAN_InTyDef
* 
CAN_InSu
)

429 
CAN_InSu
->
CAN_TTCM
 = 
DISABLE
;

432 
CAN_InSu
->
CAN_ABOM
 = 
DISABLE
;

435 
CAN_InSu
->
CAN_AWUM
 = 
DISABLE
;

438 
CAN_InSu
->
CAN_NART
 = 
DISABLE
;

441 
CAN_InSu
->
CAN_RFLM
 = 
DISABLE
;

444 
CAN_InSu
->
CAN_TXFP
 = 
DISABLE
;

447 
CAN_InSu
->
CAN_Mode
 = 
CAN_Mode_Nm
;

450 
CAN_InSu
->
CAN_SJW
 = 
CAN_SJW_1tq
;

453 
CAN_InSu
->
CAN_BS1
 = 
CAN_BS1_4tq
;

456 
CAN_InSu
->
CAN_BS2
 = 
CAN_BS2_3tq
;

459 
CAN_InSu
->
CAN_Psr
 = 1;

460 
	}
}

467 
	$CAN_SveSBk
(
ut8_t
 
CAN_BkNumb
)

470 
	`as_m
(
	`IS_CAN_BANKNUMBER
(
CAN_BkNumb
));

473 
CAN1
->
FMR
 |
FMR_FINIT
;

476 
CAN1
->
FMR
 &(
ut32_t
)0xFFFFC0F1 ;

477 
CAN1
->
FMR
 |(
ut32_t
)(
CAN_BkNumb
)<<8;

480 
CAN1
->
FMR
 &~
FMR_FINIT
;

481 
	}
}

492 
	$CAN_DBGFeze
(
CAN_TyDef
* 
CANx
, 
FuniڮS
 
NewS
)

495 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

496 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

498 i(
NewS
 !
DISABLE
)

501 
CANx
->
MCR
 |
MCR_DBF
;

506 
CANx
->
MCR
 &~
MCR_DBF
;

508 
	}
}

522 
	$CAN_TTComModeCmd
(
CAN_TyDef
* 
CANx
, 
FuniڮS
 
NewS
)

525 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

526 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

527 i(
NewS
 !
DISABLE
)

530 
CANx
->
MCR
 |
CAN_MCR_TTCM
;

533 
CANx
->
sTxMaBox
[0].
TDTR
 |((
ut32_t
)
CAN_TDT0R_TGT
);

534 
CANx
->
sTxMaBox
[1].
TDTR
 |((
ut32_t
)
CAN_TDT1R_TGT
);

535 
CANx
->
sTxMaBox
[2].
TDTR
 |((
ut32_t
)
CAN_TDT2R_TGT
);

540 
CANx
->
MCR
 &(
ut32_t
)(~(ut32_t)
CAN_MCR_TTCM
);

543 
CANx
->
sTxMaBox
[0].
TDTR
 &((
ut32_t
)~
CAN_TDT0R_TGT
);

544 
CANx
->
sTxMaBox
[1].
TDTR
 &((
ut32_t
)~
CAN_TDT1R_TGT
);

545 
CANx
->
sTxMaBox
[2].
TDTR
 &((
ut32_t
)~
CAN_TDT2R_TGT
);

547 
	}
}

576 
ut8_t
 
	$CAN_Tnsm
(
CAN_TyDef
* 
CANx
, 
CTxMsg
* 
TxMesge
)

578 
ut8_t
 
sm_mabox
 = 0;

580 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

581 
	`as_m
(
	`IS_CAN_IDTYPE
(
TxMesge
->
IDE
));

582 
	`as_m
(
	`IS_CAN_RTR
(
TxMesge
->
RTR
));

583 
	`as_m
(
	`IS_CAN_DLC
(
TxMesge
->
DLC
));

586 i((
CANx
->
TSR
&
CAN_TSR_TME0
) == CAN_TSR_TME0)

588 
sm_mabox
 = 0;

590 i((
CANx
->
TSR
&
CAN_TSR_TME1
) == CAN_TSR_TME1)

592 
sm_mabox
 = 1;

594 i((
CANx
->
TSR
&
CAN_TSR_TME2
) == CAN_TSR_TME2)

596 
sm_mabox
 = 2;

600 
sm_mabox
 = 
CAN_TxStus_NoMaBox
;

603 i(
sm_mabox
 !
CAN_TxStus_NoMaBox
)

606 
CANx
->
sTxMaBox
[
sm_mabox
].
TIR
 &
TMIDxR_TXRQ
;

607 i(
TxMesge
->
IDE
 =
CAN_Id_Sndd
)

609 
	`as_m
(
	`IS_CAN_STDID
(
TxMesge
->
StdId
));

610 
CANx
->
sTxMaBox
[
sm_mabox
].
TIR
 |((
TxMesge
->
StdId
 << 21) | \

611 
TxMesge
->
RTR
);

615 
	`as_m
(
	`IS_CAN_EXTID
(
TxMesge
->
ExtId
));

616 
CANx
->
sTxMaBox
[
sm_mabox
].
TIR
 |((
TxMesge
->
ExtId
 << 3) | \

617 
TxMesge
->
IDE
 | \

618 
TxMesge
->
RTR
);

622 
TxMesge
->
DLC
 &(
ut8_t
)0x0000000F;

623 
CANx
->
sTxMaBox
[
sm_mabox
].
TDTR
 &(
ut32_t
)0xFFFFFFF0;

624 
CANx
->
sTxMaBox
[
sm_mabox
].
TDTR
 |
TxMesge
->
DLC
;

627 
CANx
->
sTxMaBox
[
sm_mabox
].
TDLR
 = (((
ut32_t
)
TxMesge
->
Da
[3] << 24) |

628 ((
ut32_t
)
TxMesge
->
Da
[2] << 16) |

629 ((
ut32_t
)
TxMesge
->
Da
[1] << 8) |

630 ((
ut32_t
)
TxMesge
->
Da
[0]));

631 
CANx
->
sTxMaBox
[
sm_mabox
].
TDHR
 = (((
ut32_t
)
TxMesge
->
Da
[7] << 24) |

632 ((
ut32_t
)
TxMesge
->
Da
[6] << 16) |

633 ((
ut32_t
)
TxMesge
->
Da
[5] << 8) |

634 ((
ut32_t
)
TxMesge
->
Da
[4]));

636 
CANx
->
sTxMaBox
[
sm_mabox
].
TIR
 |
TMIDxR_TXRQ
;

638  
sm_mabox
;

639 
	}
}

648 
ut8_t
 
	$CAN_TnsmStus
(
CAN_TyDef
* 
CANx
, 
ut8_t
 
TnsmMabox
)

650 
ut32_t
 
e
 = 0;

653 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

654 
	`as_m
(
	`IS_CAN_TRANSMITMAILBOX
(
TnsmMabox
));

656 
TnsmMabox
)

658 (
CAN_TXMAILBOX_0
):

659 
e
 = 
CANx
->
TSR
 & (
CAN_TSR_RQCP0
 | 
CAN_TSR_TXOK0
 | 
CAN_TSR_TME0
);

661 (
CAN_TXMAILBOX_1
):

662 
e
 = 
CANx
->
TSR
 & (
CAN_TSR_RQCP1
 | 
CAN_TSR_TXOK1
 | 
CAN_TSR_TME1
);

664 (
CAN_TXMAILBOX_2
):

665 
e
 = 
CANx
->
TSR
 & (
CAN_TSR_RQCP2
 | 
CAN_TSR_TXOK2
 | 
CAN_TSR_TME2
);

668 
e
 = 
CAN_TxStus_Faed
;

671 
e
)

674 (0x0): 
e
 = 
CAN_TxStus_Pdg
;

677 (
CAN_TSR_RQCP0
 | 
CAN_TSR_TME0
): 
e
 = 
CAN_TxStus_Faed
;

679 (
CAN_TSR_RQCP1
 | 
CAN_TSR_TME1
): 
e
 = 
CAN_TxStus_Faed
;

681 (
CAN_TSR_RQCP2
 | 
CAN_TSR_TME2
): 
e
 = 
CAN_TxStus_Faed
;

684 (
CAN_TSR_RQCP0
 | 
CAN_TSR_TXOK0
 | 
CAN_TSR_TME0
):
e
 = 
CAN_TxStus_Ok
;

686 (
CAN_TSR_RQCP1
 | 
CAN_TSR_TXOK1
 | 
CAN_TSR_TME1
):
e
 = 
CAN_TxStus_Ok
;

688 (
CAN_TSR_RQCP2
 | 
CAN_TSR_TXOK2
 | 
CAN_TSR_TME2
):
e
 = 
CAN_TxStus_Ok
;

690 : 
e
 = 
CAN_TxStus_Faed
;

693  (
ut8_t

e
;

694 
	}
}

702 
	$CAN_ClTnsm
(
CAN_TyDef
* 
CANx
, 
ut8_t
 
Mabox
)

705 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

706 
	`as_m
(
	`IS_CAN_TRANSMITMAILBOX
(
Mabox
));

708 
Mabox
)

710 (
CAN_TXMAILBOX_0
): 
CANx
->
TSR
 |
CAN_TSR_ABRQ0
;

712 (
CAN_TXMAILBOX_1
): 
CANx
->
TSR
 |
CAN_TSR_ABRQ1
;

714 (
CAN_TXMAILBOX_2
): 
CANx
->
TSR
 |
CAN_TSR_ABRQ2
;

719 
	}
}

749 
	$CAN_Reive
(
CAN_TyDef
* 
CANx
, 
ut8_t
 
FIFONumb
, 
CRxMsg
* 
RxMesge
)

752 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

753 
	`as_m
(
	`IS_CAN_FIFO
(
FIFONumb
));

755 
RxMesge
->
IDE
 = (
ut8_t
)0x04 & 
CANx
->
sFIFOMaBox
[
FIFONumb
].
RIR
;

756 i(
RxMesge
->
IDE
 =
CAN_Id_Sndd
)

758 
RxMesge
->
StdId
 = (
ut32_t
)0x000007FF & (
CANx
->
sFIFOMaBox
[
FIFONumb
].
RIR
 >> 21);

762 
RxMesge
->
ExtId
 = (
ut32_t
)0x1FFFFFFF & (
CANx
->
sFIFOMaBox
[
FIFONumb
].
RIR
 >> 3);

765 
RxMesge
->
RTR
 = (
ut8_t
)0x02 & 
CANx
->
sFIFOMaBox
[
FIFONumb
].
RIR
;

767 
RxMesge
->
DLC
 = (
ut8_t
)0x0F & 
CANx
->
sFIFOMaBox
[
FIFONumb
].
RDTR
;

769 
RxMesge
->
FMI
 = (
ut8_t
)0xFF & (
CANx
->
sFIFOMaBox
[
FIFONumb
].
RDTR
 >> 8);

771 
RxMesge
->
Da
[0] = (
ut8_t
)0xFF & 
CANx
->
sFIFOMaBox
[
FIFONumb
].
RDLR
;

772 
RxMesge
->
Da
[1] = (
ut8_t
)0xFF & (
CANx
->
sFIFOMaBox
[
FIFONumb
].
RDLR
 >> 8);

773 
RxMesge
->
Da
[2] = (
ut8_t
)0xFF & (
CANx
->
sFIFOMaBox
[
FIFONumb
].
RDLR
 >> 16);

774 
RxMesge
->
Da
[3] = (
ut8_t
)0xFF & (
CANx
->
sFIFOMaBox
[
FIFONumb
].
RDLR
 >> 24);

775 
RxMesge
->
Da
[4] = (
ut8_t
)0xFF & 
CANx
->
sFIFOMaBox
[
FIFONumb
].
RDHR
;

776 
RxMesge
->
Da
[5] = (
ut8_t
)0xFF & (
CANx
->
sFIFOMaBox
[
FIFONumb
].
RDHR
 >> 8);

777 
RxMesge
->
Da
[6] = (
ut8_t
)0xFF & (
CANx
->
sFIFOMaBox
[
FIFONumb
].
RDHR
 >> 16);

778 
RxMesge
->
Da
[7] = (
ut8_t
)0xFF & (
CANx
->
sFIFOMaBox
[
FIFONumb
].
RDHR
 >> 24);

781 i(
FIFONumb
 =
CAN_FIFO0
)

783 
CANx
->
RF0R
 |
CAN_RF0R_RFOM0
;

788 
CANx
->
RF1R
 |
CAN_RF1R_RFOM1
;

790 
	}
}

798 
	$CAN_FIFOR
(
CAN_TyDef
* 
CANx
, 
ut8_t
 
FIFONumb
)

801 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

802 
	`as_m
(
	`IS_CAN_FIFO
(
FIFONumb
));

804 i(
FIFONumb
 =
CAN_FIFO0
)

806 
CANx
->
RF0R
 |
CAN_RF0R_RFOM0
;

811 
CANx
->
RF1R
 |
CAN_RF1R_RFOM1
;

813 
	}
}

821 
ut8_t
 
	$CAN_MesgePdg
(
CAN_TyDef
* 
CANx
, 
ut8_t
 
FIFONumb
)

823 
ut8_t
 
mesge_ndg
=0;

825 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

826 
	`as_m
(
	`IS_CAN_FIFO
(
FIFONumb
));

827 i(
FIFONumb
 =
CAN_FIFO0
)

829 
mesge_ndg
 = (
ut8_t
)(
CANx
->
RF0R
&(
ut32_t
)0x03);

831 i(
FIFONumb
 =
CAN_FIFO1
)

833 
mesge_ndg
 = (
ut8_t
)(
CANx
->
RF1R
&(
ut32_t
)0x03);

837 
mesge_ndg
 = 0;

839  
mesge_ndg
;

840 
	}
}

871 
ut8_t
 
	$CAN_OtgModeReque
(
CAN_TyDef
* 
CANx
, 
ut8_t
 
CAN_OtgMode
)

873 
ut8_t
 
us
 = 
CAN_ModeStus_Faed
;

876 
ut32_t
 
timeout
 = 
INAK_TIMEOUT
;

879 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

880 
	`as_m
(
	`IS_CAN_OPERATING_MODE
(
CAN_OtgMode
));

882 i(
CAN_OtgMode
 =
CAN_OtgMode_Inlizi
)

885 
CANx
->
MCR
 = (
ut32_t
)((CANx->MCR & (ut32_t)(~(ut32_t)
CAN_MCR_SLEEP
)| 
CAN_MCR_INRQ
);

888 ((
CANx
->
MSR
 & 
CAN_MODE_MASK
!
CAN_MSR_INAK
&& (
timeout
 != 0))

890 
timeout
--;

892 i((
CANx
->
MSR
 & 
CAN_MODE_MASK
!
CAN_MSR_INAK
)

894 
us
 = 
CAN_ModeStus_Faed
;

898 
us
 = 
CAN_ModeStus_Sucss
;

901 i(
CAN_OtgMode
 =
CAN_OtgMode_Nm
)

904 
CANx
->
MCR
 &(
ut32_t
)(~(
CAN_MCR_SLEEP
|
CAN_MCR_INRQ
));

907 ((
CANx
->
MSR
 & 
CAN_MODE_MASK
!0&& (
timeout
!=0))

909 
timeout
--;

911 i((
CANx
->
MSR
 & 
CAN_MODE_MASK
) != 0)

913 
us
 = 
CAN_ModeStus_Faed
;

917 
us
 = 
CAN_ModeStus_Sucss
;

920 i(
CAN_OtgMode
 =
CAN_OtgMode_S˕
)

923 
CANx
->
MCR
 = (
ut32_t
)((CANx->MCR & (ut32_t)(~(ut32_t)
CAN_MCR_INRQ
)| 
CAN_MCR_SLEEP
);

926 ((
CANx
->
MSR
 & 
CAN_MODE_MASK
!
CAN_MSR_SLAK
&& (
timeout
!=0))

928 
timeout
--;

930 i((
CANx
->
MSR
 & 
CAN_MODE_MASK
!
CAN_MSR_SLAK
)

932 
us
 = 
CAN_ModeStus_Faed
;

936 
us
 = 
CAN_ModeStus_Sucss
;

941 
us
 = 
CAN_ModeStus_Faed
;

944  (
ut8_t

us
;

945 
	}
}

952 
ut8_t
 
	$CAN_S˕
(
CAN_TyDef
* 
CANx
)

954 
ut8_t
 
pus
 = 
CAN_S˕_Faed
;

957 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

960 
CANx
->
MCR
 = (((CANx->MCR& (
ut32_t
)(~(ut32_t)
CAN_MCR_INRQ
)| 
CAN_MCR_SLEEP
);

963 i((
CANx
->
MSR
 & (
CAN_MSR_SLAK
|
CAN_MSR_INAK
)) == CAN_MSR_SLAK)

966 
pus
 = 
CAN_S˕_Ok
;

969  (
ut8_t
)
pus
;

970 
	}
}

977 
ut8_t
 
	$CAN_WakeUp
(
CAN_TyDef
* 
CANx
)

979 
ut32_t
 
wa_ak
 = 
SLAK_TIMEOUT
;

980 
ut8_t
 
wakeupus
 = 
CAN_WakeUp_Faed
;

983 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

986 
CANx
->
MCR
 &~(
ut32_t
)
CAN_MCR_SLEEP
;

989 ((
CANx
->
MSR
 & 
CAN_MSR_SLAK
=CAN_MSR_SLAK)&&(
wa_ak
!=0x00))

991 
wa_ak
--;

993 if((
CANx
->
MSR
 & 
CAN_MSR_SLAK
) != CAN_MSR_SLAK)

996 
wakeupus
 = 
CAN_WakeUp_Ok
;

999  (
ut8_t
)
wakeupus
;

1000 
	}
}

1039 
ut8_t
 
	$CAN_GLaECode
(
CAN_TyDef
* 
CANx
)

1041 
ut8_t
 
rcode
=0;

1044 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

1047 
rcode
 = (((
ut8_t
)
CANx
->
ESR
& (ut8_t)
CAN_ESR_LEC
);

1050  
rcode
;

1051 
	}
}

1064 
ut8_t
 
	$CAN_GReiveECou
(
CAN_TyDef
* 
CANx
)

1066 
ut8_t
 
cou
=0;

1069 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

1072 
cou
 = (
ut8_t
)((
CANx
->
ESR
 & 
CAN_ESR_REC
)>> 24);

1075  
cou
;

1076 
	}
}

1084 
ut8_t
 
	$CAN_GLSBTnsmECou
(
CAN_TyDef
* 
CANx
)

1086 
ut8_t
 
cou
=0;

1089 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

1092 
cou
 = (
ut8_t
)((
CANx
->
ESR
 & 
CAN_ESR_TEC
)>> 16);

1095  
cou
;

1096 
	}
}

1289 
	$CAN_ITCfig
(
CAN_TyDef
* 
CANx
, 
ut32_t
 
CAN_IT
, 
FuniڮS
 
NewS
)

1292 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

1293 
	`as_m
(
	`IS_CAN_IT
(
CAN_IT
));

1294 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1296 i(
NewS
 !
DISABLE
)

1299 
CANx
->
IER
 |
CAN_IT
;

1304 
CANx
->
IER
 &~
CAN_IT
;

1306 
	}
}

1329 
FgStus
 
	$CAN_GFgStus
(
CAN_TyDef
* 
CANx
, 
ut32_t
 
CAN_FLAG
)

1331 
FgStus
 
bus
 = 
RESET
;

1334 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

1335 
	`as_m
(
	`IS_CAN_GET_FLAG
(
CAN_FLAG
));

1338 if((
CAN_FLAG
 & 
CAN_FLAGS_ESR
!(
ut32_t
)
RESET
)

1341 i((
CANx
->
ESR
 & (
CAN_FLAG
 & 0x000FFFFF)!(
ut32_t
)
RESET
)

1344 
bus
 = 
SET
;

1349 
bus
 = 
RESET
;

1352 if((
CAN_FLAG
 & 
CAN_FLAGS_MSR
!(
ut32_t
)
RESET
)

1355 i((
CANx
->
MSR
 & (
CAN_FLAG
 & 0x000FFFFF)!(
ut32_t
)
RESET
)

1358 
bus
 = 
SET
;

1363 
bus
 = 
RESET
;

1366 if((
CAN_FLAG
 & 
CAN_FLAGS_TSR
!(
ut32_t
)
RESET
)

1369 i((
CANx
->
TSR
 & (
CAN_FLAG
 & 0x000FFFFF)!(
ut32_t
)
RESET
)

1372 
bus
 = 
SET
;

1377 
bus
 = 
RESET
;

1380 if((
CAN_FLAG
 & 
CAN_FLAGS_RF0R
!(
ut32_t
)
RESET
)

1383 i((
CANx
->
RF0R
 & (
CAN_FLAG
 & 0x000FFFFF)!(
ut32_t
)
RESET
)

1386 
bus
 = 
SET
;

1391 
bus
 = 
RESET
;

1397 i((
ut32_t
)(
CANx
->
RF1R
 & (
CAN_FLAG
 & 0x000FFFFF)!(ut32_t)
RESET
)

1400 
bus
 = 
SET
;

1405 
bus
 = 
RESET
;

1409  
bus
;

1410 
	}
}

1429 
	$CAN_CˬFg
(
CAN_TyDef
* 
CANx
, 
ut32_t
 
CAN_FLAG
)

1431 
ut32_t
 
agtmp
=0;

1433 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

1434 
	`as_m
(
	`IS_CAN_CLEAR_FLAG
(
CAN_FLAG
));

1436 i(
CAN_FLAG
 =
CAN_FLAG_LEC
)

1439 
CANx
->
ESR
 = (
ut32_t
)
RESET
;

1443 
agtmp
 = 
CAN_FLAG
 & 0x000FFFFF;

1445 i((
CAN_FLAG
 & 
CAN_FLAGS_RF0R
)!=(
ut32_t
)
RESET
)

1448 
CANx
->
RF0R
 = (
ut32_t
)(
agtmp
);

1450 i((
CAN_FLAG
 & 
CAN_FLAGS_RF1R
)!=(
ut32_t
)
RESET
)

1453 
CANx
->
RF1R
 = (
ut32_t
)(
agtmp
);

1455 i((
CAN_FLAG
 & 
CAN_FLAGS_TSR
)!=(
ut32_t
)
RESET
)

1458 
CANx
->
TSR
 = (
ut32_t
)(
agtmp
);

1463 
CANx
->
MSR
 = (
ut32_t
)(
agtmp
);

1466 
	}
}

1489 
ITStus
 
	$CAN_GITStus
(
CAN_TyDef
* 
CANx
, 
ut32_t
 
CAN_IT
)

1491 
ITStus
 
us
 = 
RESET
;

1493 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

1494 
	`as_m
(
	`IS_CAN_IT
(
CAN_IT
));

1497 if((
CANx
->
IER
 & 
CAN_IT
!
RESET
)

1500 
CAN_IT
)

1502 
CAN_IT_TME
:

1504 
us
 = 
	`CheckITStus
(
CANx
->
TSR
, 
CAN_TSR_RQCP0
|
CAN_TSR_RQCP1
|
CAN_TSR_RQCP2
);

1506 
CAN_IT_FMP0
:

1508 
us
 = 
	`CheckITStus
(
CANx
->
RF0R
, 
CAN_RF0R_FMP0
);

1510 
CAN_IT_FF0
:

1512 
us
 = 
	`CheckITStus
(
CANx
->
RF0R
, 
CAN_RF0R_FULL0
);

1514 
CAN_IT_FOV0
:

1516 
us
 = 
	`CheckITStus
(
CANx
->
RF0R
, 
CAN_RF0R_FOVR0
);

1518 
CAN_IT_FMP1
:

1520 
us
 = 
	`CheckITStus
(
CANx
->
RF1R
, 
CAN_RF1R_FMP1
);

1522 
CAN_IT_FF1
:

1524 
us
 = 
	`CheckITStus
(
CANx
->
RF1R
, 
CAN_RF1R_FULL1
);

1526 
CAN_IT_FOV1
:

1528 
us
 = 
	`CheckITStus
(
CANx
->
RF1R
, 
CAN_RF1R_FOVR1
);

1530 
CAN_IT_WKU
:

1532 
us
 = 
	`CheckITStus
(
CANx
->
MSR
, 
CAN_MSR_WKUI
);

1534 
CAN_IT_SLK
:

1536 
us
 = 
	`CheckITStus
(
CANx
->
MSR
, 
CAN_MSR_SLAKI
);

1538 
CAN_IT_EWG
:

1540 
us
 = 
	`CheckITStus
(
CANx
->
ESR
, 
CAN_ESR_EWGF
);

1542 
CAN_IT_EPV
:

1544 
us
 = 
	`CheckITStus
(
CANx
->
ESR
, 
CAN_ESR_EPVF
);

1546 
CAN_IT_BOF
:

1548 
us
 = 
	`CheckITStus
(
CANx
->
ESR
, 
CAN_ESR_BOFF
);

1550 
CAN_IT_LEC
:

1552 
us
 = 
	`CheckITStus
(
CANx
->
ESR
, 
CAN_ESR_LEC
);

1554 
CAN_IT_ERR
:

1556 
us
 = 
	`CheckITStus
(
CANx
->
MSR
, 
CAN_MSR_ERRI
);

1560 
us
 = 
RESET
;

1567 
us
 = 
RESET
;

1571  
us
;

1572 
	}
}

1593 
	$CAN_CˬITPdgB
(
CAN_TyDef
* 
CANx
, 
ut32_t
 
CAN_IT
)

1596 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

1597 
	`as_m
(
	`IS_CAN_CLEAR_IT
(
CAN_IT
));

1599 
CAN_IT
)

1601 
CAN_IT_TME
:

1603 
CANx
->
TSR
 = 
CAN_TSR_RQCP0
|
CAN_TSR_RQCP1
|
CAN_TSR_RQCP2
;

1605 
CAN_IT_FF0
:

1607 
CANx
->
RF0R
 = 
CAN_RF0R_FULL0
;

1609 
CAN_IT_FOV0
:

1611 
CANx
->
RF0R
 = 
CAN_RF0R_FOVR0
;

1613 
CAN_IT_FF1
:

1615 
CANx
->
RF1R
 = 
CAN_RF1R_FULL1
;

1617 
CAN_IT_FOV1
:

1619 
CANx
->
RF1R
 = 
CAN_RF1R_FOVR1
;

1621 
CAN_IT_WKU
:

1623 
CANx
->
MSR
 = 
CAN_MSR_WKUI
;

1625 
CAN_IT_SLK
:

1627 
CANx
->
MSR
 = 
CAN_MSR_SLAKI
;

1629 
CAN_IT_EWG
:

1631 
CANx
->
MSR
 = 
CAN_MSR_ERRI
;

1634 
CAN_IT_EPV
:

1636 
CANx
->
MSR
 = 
CAN_MSR_ERRI
;

1639 
CAN_IT_BOF
:

1641 
CANx
->
MSR
 = 
CAN_MSR_ERRI
;

1644 
CAN_IT_LEC
:

1646 
CANx
->
ESR
 = 
RESET
;

1648 
CANx
->
MSR
 = 
CAN_MSR_ERRI
;

1650 
CAN_IT_ERR
:

1652 
CANx
->
ESR
 = 
RESET
;

1654 
CANx
->
MSR
 = 
CAN_MSR_ERRI
;

1660 
	}
}

1671 
ITStus
 
	$CheckITStus
(
ut32_t
 
CAN_Reg
, ut32_
It_B
)

1673 
ITStus
 
ndgbus
 = 
RESET
;

1675 i((
CAN_Reg
 & 
It_B
!(
ut32_t
)
RESET
)

1678 
ndgbus
 = 
SET
;

1683 
ndgbus
 = 
RESET
;

1685  
ndgbus
;

1686 
	}
}

	@src/spl/stm32f4xx_crc.c

29 
	~"m32f4xx_c.h
"

56 
	$CRC_RetDR
()

59 
CRC
->
CR
 = 
CRC_CR_RESET
;

60 
	}
}

67 
ut32_t
 
	$CRC_CcCRC
(
ut32_t
 
Da
)

69 
CRC
->
DR
 = 
Da
;

71  (
CRC
->
DR
);

72 
	}
}

80 
ut32_t
 
	$CRC_CcBlockCRC
(
ut32_t
 
pBufr
[], ut32_
BufrLgth
)

82 
ut32_t
 
dex
 = 0;

84 
dex
 = 0; index < 
BufrLgth
; index++)

86 
CRC
->
DR
 = 
pBufr
[
dex
];

88  (
CRC
->
DR
);

89 
	}
}

96 
ut32_t
 
	$CRC_GCRC
()

98  (
CRC
->
DR
);

99 
	}
}

106 
	$CRC_SIDRegi
(
ut8_t
 
IDVue
)

108 
CRC
->
IDR
 = 
IDVue
;

109 
	}
}

116 
ut8_t
 
	$CRC_GIDRegi
()

118  (
CRC
->
IDR
);

119 
	}
}

	@src/spl/stm32f4xx_cryp.c

164 
	~"m32f4xx_yp.h
"

165 
	~"m32f4xx_rcc.h
"

178 
	#FLAG_MASK
 ((
ut8_t
)0x20)

	)

179 
	#MAX_TIMEOUT
 ((
ut16_t
)0xFFFF)

	)

219 
	$CRYP_DeIn
()

222 
	`RCC_AHB2PhRetCmd
(
RCC_AHB2Ph_CRYP
, 
ENABLE
);

225 
	`RCC_AHB2PhRetCmd
(
RCC_AHB2Ph_CRYP
, 
DISABLE
);

226 
	}
}

235 
	$CRYP_In
(
CRYP_InTyDef
* 
CRYP_InSu
)

238 
	`as_m
(
	`IS_CRYP_ALGOMODE
(
CRYP_InSu
->
CRYP_AlgoMode
));

239 
	`as_m
(
	`IS_CRYP_DATATYPE
(
CRYP_InSu
->
CRYP_DaTy
));

240 
	`as_m
(
	`IS_CRYP_ALGODIR
(
CRYP_InSu
->
CRYP_AlgoD
));

243 
CRYP
->
CR
 &~
CRYP_CR_ALGOMODE
;

244 
CRYP
->
CR
 |
CRYP_InSu
->
CRYP_AlgoMode
;

247 
CRYP
->
CR
 &~
CRYP_CR_DATATYPE
;

248 
CRYP
->
CR
 |
CRYP_InSu
->
CRYP_DaTy
;

251 i((
CRYP_InSu
->
CRYP_AlgoMode
 !
CRYP_AlgoMode_TDES_ECB
) &&

252 (
CRYP_InSu
->
CRYP_AlgoMode
 !
CRYP_AlgoMode_TDES_CBC
) &&

253 (
CRYP_InSu
->
CRYP_AlgoMode
 !
CRYP_AlgoMode_DES_ECB
) &&

254 (
CRYP_InSu
->
CRYP_AlgoMode
 !
CRYP_AlgoMode_DES_CBC
))

256 
	`as_m
(
	`IS_CRYP_KEYSIZE
(
CRYP_InSu
->
CRYP_KeySize
));

257 
CRYP
->
CR
 &~
CRYP_CR_KEYSIZE
;

258 
CRYP
->
CR
 |
CRYP_InSu
->
CRYP_KeySize
;

264 
CRYP
->
CR
 &~
CRYP_CR_ALGODIR
;

265 
CRYP
->
CR
 |
CRYP_InSu
->
CRYP_AlgoD
;

266 
	}
}

274 
	$CRYP_SuIn
(
CRYP_InTyDef
* 
CRYP_InSu
)

277 
CRYP_InSu
->
CRYP_AlgoD
 = 
CRYP_AlgoD_Eny
;

280 
CRYP_InSu
->
CRYP_AlgoMode
 = 
CRYP_AlgoMode_TDES_ECB
;

283 
CRYP_InSu
->
CRYP_DaTy
 = 
CRYP_DaTy_32b
;

286 
CRYP_InSu
->
CRYP_KeySize
 = 
CRYP_KeySize_128b
;

287 
	}
}

296 
	$CRYP_KeyIn
(
CRYP_KeyInTyDef
* 
CRYP_KeyInSu
)

299 
CRYP
->
K0LR
 = 
CRYP_KeyInSu
->
CRYP_Key0Le
;

300 
CRYP
->
K0RR
 = 
CRYP_KeyInSu
->
CRYP_Key0Right
;

301 
CRYP
->
K1LR
 = 
CRYP_KeyInSu
->
CRYP_Key1Le
;

302 
CRYP
->
K1RR
 = 
CRYP_KeyInSu
->
CRYP_Key1Right
;

303 
CRYP
->
K2LR
 = 
CRYP_KeyInSu
->
CRYP_Key2Le
;

304 
CRYP
->
K2RR
 = 
CRYP_KeyInSu
->
CRYP_Key2Right
;

305 
CRYP
->
K3LR
 = 
CRYP_KeyInSu
->
CRYP_Key3Le
;

306 
CRYP
->
K3RR
 = 
CRYP_KeyInSu
->
CRYP_Key3Right
;

307 
	}
}

315 
	$CRYP_KeySuIn
(
CRYP_KeyInTyDef
* 
CRYP_KeyInSu
)

317 
CRYP_KeyInSu
->
CRYP_Key0Le
 = 0;

318 
CRYP_KeyInSu
->
CRYP_Key0Right
 = 0;

319 
CRYP_KeyInSu
->
CRYP_Key1Le
 = 0;

320 
CRYP_KeyInSu
->
CRYP_Key1Right
 = 0;

321 
CRYP_KeyInSu
->
CRYP_Key2Le
 = 0;

322 
CRYP_KeyInSu
->
CRYP_Key2Right
 = 0;

323 
CRYP_KeyInSu
->
CRYP_Key3Le
 = 0;

324 
CRYP_KeyInSu
->
CRYP_Key3Right
 = 0;

325 
	}
}

333 
	$CRYP_IVIn
(
CRYP_IVInTyDef
* 
CRYP_IVInSu
)

335 
CRYP
->
IV0LR
 = 
CRYP_IVInSu
->
CRYP_IV0Le
;

336 
CRYP
->
IV0RR
 = 
CRYP_IVInSu
->
CRYP_IV0Right
;

337 
CRYP
->
IV1LR
 = 
CRYP_IVInSu
->
CRYP_IV1Le
;

338 
CRYP
->
IV1RR
 = 
CRYP_IVInSu
->
CRYP_IV1Right
;

339 
	}
}

347 
	$CRYP_IVSuIn
(
CRYP_IVInTyDef
* 
CRYP_IVInSu
)

349 
CRYP_IVInSu
->
CRYP_IV0Le
 = 0;

350 
CRYP_IVInSu
->
CRYP_IV0Right
 = 0;

351 
CRYP_IVInSu
->
CRYP_IV1Le
 = 0;

352 
CRYP_IVInSu
->
CRYP_IV1Right
 = 0;

353 
	}
}

366 
	$CRYP_PhaCfig
(
ut32_t
 
CRYP_Pha
)

367 { 
ut32_t
 
mp
 = 0;

370 
	`as_m
(
	`IS_CRYP_PHASE
(
CRYP_Pha
));

373 
mp
 = 
CRYP
->
CR
;

376 
mp
 &(
ut32_t
)(~
CRYP_CR_GCM_CCMPH
);

378 
mp
 |(
ut32_t
)
CRYP_Pha
;

381 
CRYP
->
CR
 = 
mp
;

382 
	}
}

391 
	$CRYP_FIFOFlush
()

394 
CRYP
->
CR
 |
CRYP_CR_FFLUSH
;

395 
	}
}

403 
	$CRYP_Cmd
(
FuniڮS
 
NewS
)

406 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

408 i(
NewS
 !
DISABLE
)

411 
CRYP
->
CR
 |
CRYP_CR_CRYPEN
;

416 
CRYP
->
CR
 &~
CRYP_CR_CRYPEN
;

418 
	}
}

446 
	$CRYP_DaIn
(
ut32_t
 
Da
)

448 
CRYP
->
DR
 = 
Da
;

449 
	}
}

456 
ut32_t
 
	$CRYP_DaOut
()

458  
CRYP
->
DOUT
;

459 
	}
}

497 
EStus
 
	$CRYP_SaveCڋxt
(
CRYP_Cڋxt
* 
CRYP_CڋxtSave
,

498 
CRYP_KeyInTyDef
* 
CRYP_KeyInSu
)

500 
__IO
 
ut32_t
 
timeout
 = 0;

501 
ut32_t
 
ckeckmask
 = 0, 
bus
;

502 
EStus
 
us
 = 
ERROR
;

505 
CRYP
->
DMACR
 &~(
ut32_t
)
CRYP_DMACR_DIEN
;

511 i((
CRYP
->
CR
 & (
ut32_t
)(
CRYP_CR_ALGOMODE_TDES_ECB
 | 
CRYP_CR_ALGOMODE_TDES_CBC
)) != (uint32_t)0 )

513 
ckeckmask
 = 
CRYP_SR_IFEM
 | 
CRYP_SR_BUSY
 ;

517 
ckeckmask
 = 
CRYP_SR_IFEM
 | 
CRYP_SR_BUSY
 | 
CRYP_SR_OFNE
;

522 
bus
 = 
CRYP
->
SR
 & 
ckeckmask
;

523 
timeout
++;

525 (
timeout
 !
MAX_TIMEOUT
&& (
bus
 !
CRYP_SR_IFEM
));

527 i((
CRYP
->
SR
 & 
ckeckmask
!
CRYP_SR_IFEM
)

529 
us
 = 
ERROR
;

537 
CRYP
->
DMACR
 &~(
ut32_t
)
CRYP_DMACR_DOEN
;

538 
CRYP
->
CR
 &~(
ut32_t
)
CRYP_CR_CRYPEN
;

541 
CRYP_CڋxtSave
->
CR_CutCfig
 = 
CRYP
->
CR
 & (
CRYP_CR_GCM_CCMPH
 |

542 
CRYP_CR_KEYSIZE
 |

543 
CRYP_CR_DATATYPE
 |

544 
CRYP_CR_ALGOMODE
 |

545 
CRYP_CR_ALGODIR
);

548 
CRYP_CڋxtSave
->
CRYP_IV0LR
 = 
CRYP
->
IV0LR
;

549 
CRYP_CڋxtSave
->
CRYP_IV0RR
 = 
CRYP
->
IV0RR
;

550 
CRYP_CڋxtSave
->
CRYP_IV1LR
 = 
CRYP
->
IV1LR
;

551 
CRYP_CڋxtSave
->
CRYP_IV1RR
 = 
CRYP
->
IV1RR
;

554 
CRYP_CڋxtSave
->
CRYP_K0LR
 = 
CRYP_KeyInSu
->
CRYP_Key0Le
;

555 
CRYP_CڋxtSave
->
CRYP_K0RR
 = 
CRYP_KeyInSu
->
CRYP_Key0Right
;

556 
CRYP_CڋxtSave
->
CRYP_K1LR
 = 
CRYP_KeyInSu
->
CRYP_Key1Le
;

557 
CRYP_CڋxtSave
->
CRYP_K1RR
 = 
CRYP_KeyInSu
->
CRYP_Key1Right
;

558 
CRYP_CڋxtSave
->
CRYP_K2LR
 = 
CRYP_KeyInSu
->
CRYP_Key2Le
;

559 
CRYP_CڋxtSave
->
CRYP_K2RR
 = 
CRYP_KeyInSu
->
CRYP_Key2Right
;

560 
CRYP_CڋxtSave
->
CRYP_K3LR
 = 
CRYP_KeyInSu
->
CRYP_Key3Le
;

561 
CRYP_CڋxtSave
->
CRYP_K3RR
 = 
CRYP_KeyInSu
->
CRYP_Key3Right
;

564 
CRYP_CڋxtSave
->
CRYP_CSGCMCCMR
[0] = 
CRYP
->
CSGCMCCM0R
;

565 
CRYP_CڋxtSave
->
CRYP_CSGCMCCMR
[1] = 
CRYP
->
CSGCMCCM1R
;

566 
CRYP_CڋxtSave
->
CRYP_CSGCMCCMR
[2] = 
CRYP
->
CSGCMCCM2R
;

567 
CRYP_CڋxtSave
->
CRYP_CSGCMCCMR
[3] = 
CRYP
->
CSGCMCCM3R
;

568 
CRYP_CڋxtSave
->
CRYP_CSGCMCCMR
[4] = 
CRYP
->
CSGCMCCM4R
;

569 
CRYP_CڋxtSave
->
CRYP_CSGCMCCMR
[5] = 
CRYP
->
CSGCMCCM5R
;

570 
CRYP_CڋxtSave
->
CRYP_CSGCMCCMR
[6] = 
CRYP
->
CSGCMCCM6R
;

571 
CRYP_CڋxtSave
->
CRYP_CSGCMCCMR
[7] = 
CRYP
->
CSGCMCCM7R
;

573 
CRYP_CڋxtSave
->
CRYP_CSGCMR
[0] = 
CRYP
->
CSGCM0R
;

574 
CRYP_CڋxtSave
->
CRYP_CSGCMR
[1] = 
CRYP
->
CSGCM1R
;

575 
CRYP_CڋxtSave
->
CRYP_CSGCMR
[2] = 
CRYP
->
CSGCM2R
;

576 
CRYP_CڋxtSave
->
CRYP_CSGCMR
[3] = 
CRYP
->
CSGCM3R
;

577 
CRYP_CڋxtSave
->
CRYP_CSGCMR
[4] = 
CRYP
->
CSGCM4R
;

578 
CRYP_CڋxtSave
->
CRYP_CSGCMR
[5] = 
CRYP
->
CSGCM5R
;

579 
CRYP_CڋxtSave
->
CRYP_CSGCMR
[6] = 
CRYP
->
CSGCM6R
;

580 
CRYP_CڋxtSave
->
CRYP_CSGCMR
[7] = 
CRYP
->
CSGCM7R
;

585 
us
 = 
SUCCESS
;

588  
us
;

589 
	}
}

602 
	$CRYP_ReeCڋxt
(
CRYP_Cڋxt
* 
CRYP_CڋxtRee
)

606 
CRYP
->
CR
 = 
CRYP_CڋxtRee
->
CR_CutCfig
;

609 
CRYP
->
K0LR
 = 
CRYP_CڋxtRee
->
CRYP_K0LR
;

610 
CRYP
->
K0RR
 = 
CRYP_CڋxtRee
->
CRYP_K0RR
;

611 
CRYP
->
K1LR
 = 
CRYP_CڋxtRee
->
CRYP_K1LR
;

612 
CRYP
->
K1RR
 = 
CRYP_CڋxtRee
->
CRYP_K1RR
;

613 
CRYP
->
K2LR
 = 
CRYP_CڋxtRee
->
CRYP_K2LR
;

614 
CRYP
->
K2RR
 = 
CRYP_CڋxtRee
->
CRYP_K2RR
;

615 
CRYP
->
K3LR
 = 
CRYP_CڋxtRee
->
CRYP_K3LR
;

616 
CRYP
->
K3RR
 = 
CRYP_CڋxtRee
->
CRYP_K3RR
;

619 
CRYP
->
IV0LR
 = 
CRYP_CڋxtRee
->
CRYP_IV0LR
;

620 
CRYP
->
IV0RR
 = 
CRYP_CڋxtRee
->
CRYP_IV0RR
;

621 
CRYP
->
IV1LR
 = 
CRYP_CڋxtRee
->
CRYP_IV1LR
;

622 
CRYP
->
IV1RR
 = 
CRYP_CڋxtRee
->
CRYP_IV1RR
;

625 
CRYP
->
CSGCMCCM0R
 = 
CRYP_CڋxtRee
->
CRYP_CSGCMCCMR
[0];

626 
CRYP
->
CSGCMCCM1R
 = 
CRYP_CڋxtRee
->
CRYP_CSGCMCCMR
[1];

627 
CRYP
->
CSGCMCCM2R
 = 
CRYP_CڋxtRee
->
CRYP_CSGCMCCMR
[2];

628 
CRYP
->
CSGCMCCM3R
 = 
CRYP_CڋxtRee
->
CRYP_CSGCMCCMR
[3];

629 
CRYP
->
CSGCMCCM4R
 = 
CRYP_CڋxtRee
->
CRYP_CSGCMCCMR
[4];

630 
CRYP
->
CSGCMCCM5R
 = 
CRYP_CڋxtRee
->
CRYP_CSGCMCCMR
[5];

631 
CRYP
->
CSGCMCCM6R
 = 
CRYP_CڋxtRee
->
CRYP_CSGCMCCMR
[6];

632 
CRYP
->
CSGCMCCM7R
 = 
CRYP_CڋxtRee
->
CRYP_CSGCMCCMR
[7];

634 
CRYP
->
CSGCM0R
 = 
CRYP_CڋxtRee
->
CRYP_CSGCMR
[0];

635 
CRYP
->
CSGCM1R
 = 
CRYP_CڋxtRee
->
CRYP_CSGCMR
[1];

636 
CRYP
->
CSGCM2R
 = 
CRYP_CڋxtRee
->
CRYP_CSGCMR
[2];

637 
CRYP
->
CSGCM3R
 = 
CRYP_CڋxtRee
->
CRYP_CSGCMR
[3];

638 
CRYP
->
CSGCM4R
 = 
CRYP_CڋxtRee
->
CRYP_CSGCMR
[4];

639 
CRYP
->
CSGCM5R
 = 
CRYP_CڋxtRee
->
CRYP_CSGCMR
[5];

640 
CRYP
->
CSGCM6R
 = 
CRYP_CڋxtRee
->
CRYP_CSGCMR
[6];

641 
CRYP
->
CSGCM7R
 = 
CRYP_CڋxtRee
->
CRYP_CSGCMR
[7];

644 
CRYP
->
CR
 |
CRYP_CR_CRYPEN
;

645 
	}
}

681 
	$CRYP_DMACmd
(
ut8_t
 
CRYP_DMAReq
, 
FuniڮS
 
NewS
)

684 
	`as_m
(
	`IS_CRYP_DMAREQ
(
CRYP_DMAReq
));

685 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

687 i(
NewS
 !
DISABLE
)

690 
CRYP
->
DMACR
 |
CRYP_DMAReq
;

695 
CRYP
->
DMACR
 &(
ut8_t
)~
CRYP_DMAReq
;

697 
	}
}

799 
	$CRYP_ITCfig
(
ut8_t
 
CRYP_IT
, 
FuniڮS
 
NewS
)

802 
	`as_m
(
	`IS_CRYP_CONFIG_IT
(
CRYP_IT
));

803 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

805 i(
NewS
 !
DISABLE
)

808 
CRYP
->
IMSCR
 |
CRYP_IT
;

813 
CRYP
->
IMSCR
 &(
ut8_t
)~
CRYP_IT
;

815 
	}
}

827 
ITStus
 
	$CRYP_GITStus
(
ut8_t
 
CRYP_IT
)

829 
ITStus
 
bus
 = 
RESET
;

831 
	`as_m
(
	`IS_CRYP_GET_IT
(
CRYP_IT
));

834 i((
CRYP
->
MISR
 & 
CRYP_IT
!(
ut8_t
)
RESET
)

837 
bus
 = 
SET
;

842 
bus
 = 
RESET
;

845  
bus
;

846 
	}
}

853 
FuniڮS
 
	$CRYP_GCmdStus
()

855 
FuniڮS
 
e
 = 
DISABLE
;

857 i((
CRYP
->
CR
 & 
CRYP_CR_CRYPEN
) != 0)

860 
e
 = 
ENABLE
;

865 
e
 = 
DISABLE
;

867  
e
;

868 
	}
}

883 
FgStus
 
	$CRYP_GFgStus
(
ut8_t
 
CRYP_FLAG
)

885 
FgStus
 
bus
 = 
RESET
;

886 
ut32_t
 
meg
 = 0;

889 
	`as_m
(
	`IS_CRYP_GET_FLAG
(
CRYP_FLAG
));

892 i((
CRYP_FLAG
 & 
FLAG_MASK
) != 0x00)

894 
meg
 = 
CRYP
->
RISR
;

898 
meg
 = 
CRYP
->
SR
;

903 i((
meg
 & 
CRYP_FLAG
 ) !(
ut8_t
)
RESET
)

906 
bus
 = 
SET
;

911 
bus
 = 
RESET
;

915  
bus
;

916 
	}
}

	@src/spl/stm32f4xx_cryp_aes.c

55 
	~"m32f4xx_yp.h
"

68 
	#AESBUSY_TIMEOUT
 ((
ut32_t
0x00010000)

	)

106 
EStus
 
	$CRYP_AES_ECB
(
ut8_t
 
Mode
, ut8_t* 
Key
, 
ut16_t
 
Keysize
,

107 
ut8_t
* 
Iut
, 
ut32_t
 
Ingth
, ut8_t* 
Ouut
)

109 
CRYP_InTyDef
 
AES_CRYP_InSuu
;

110 
CRYP_KeyInTyDef
 
AES_CRYP_KeyInSuu
;

111 
__IO
 
ut32_t
 
cou
 = 0;

112 
ut32_t
 
busyus
 = 0;

113 
EStus
 
us
 = 
SUCCESS
;

114 
ut32_t
 
keyaddr
 = (ut32_t)
Key
;

115 
ut32_t
 
puddr
 = (ut32_t)
Iut
;

116 
ut32_t
 
ouuddr
 = (ut32_t)
Ouut
;

117 
ut32_t
 
i
 = 0;

120 
	`CRYP_KeySuIn
(&
AES_CRYP_KeyInSuu
);

122 
Keysize
)

125 
AES_CRYP_InSuu
.
CRYP_KeySize
 = 
CRYP_KeySize_128b
;

126 
AES_CRYP_KeyInSuu
.
CRYP_Key2Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

127 
keyaddr
+=4;

128 
AES_CRYP_KeyInSuu
.
CRYP_Key2Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

129 
keyaddr
+=4;

130 
AES_CRYP_KeyInSuu
.
CRYP_Key3Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

131 
keyaddr
+=4;

132 
AES_CRYP_KeyInSuu
.
CRYP_Key3Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

135 
AES_CRYP_InSuu
.
CRYP_KeySize
 = 
CRYP_KeySize_192b
;

136 
AES_CRYP_KeyInSuu
.
CRYP_Key1Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

137 
keyaddr
+=4;

138 
AES_CRYP_KeyInSuu
.
CRYP_Key1Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

139 
keyaddr
+=4;

140 
AES_CRYP_KeyInSuu
.
CRYP_Key2Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

141 
keyaddr
+=4;

142 
AES_CRYP_KeyInSuu
.
CRYP_Key2Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

143 
keyaddr
+=4;

144 
AES_CRYP_KeyInSuu
.
CRYP_Key3Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

145 
keyaddr
+=4;

146 
AES_CRYP_KeyInSuu
.
CRYP_Key3Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

149 
AES_CRYP_InSuu
.
CRYP_KeySize
 = 
CRYP_KeySize_256b
;

150 
AES_CRYP_KeyInSuu
.
CRYP_Key0Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

151 
keyaddr
+=4;

152 
AES_CRYP_KeyInSuu
.
CRYP_Key0Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

153 
keyaddr
+=4;

154 
AES_CRYP_KeyInSuu
.
CRYP_Key1Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

155 
keyaddr
+=4;

156 
AES_CRYP_KeyInSuu
.
CRYP_Key1Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

157 
keyaddr
+=4;

158 
AES_CRYP_KeyInSuu
.
CRYP_Key2Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

159 
keyaddr
+=4;

160 
AES_CRYP_KeyInSuu
.
CRYP_Key2Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

161 
keyaddr
+=4;

162 
AES_CRYP_KeyInSuu
.
CRYP_Key3Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

163 
keyaddr
+=4;

164 
AES_CRYP_KeyInSuu
.
CRYP_Key3Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

171 if(
Mode
 =
MODE_DECRYPT
)

174 
	`CRYP_FIFOFlush
();

177 
AES_CRYP_InSuu
.
CRYP_AlgoD
 = 
CRYP_AlgoD_Dey
;

178 
AES_CRYP_InSuu
.
CRYP_AlgoMode
 = 
CRYP_AlgoMode_AES_Key
;

179 
AES_CRYP_InSuu
.
CRYP_DaTy
 = 
CRYP_DaTy_32b
;

180 
	`CRYP_In
(&
AES_CRYP_InSuu
);

183 
	`CRYP_KeyIn
(&
AES_CRYP_KeyInSuu
);

186 
	`CRYP_Cmd
(
ENABLE
);

191 
busyus
 = 
	`CRYP_GFgStus
(
CRYP_FLAG_BUSY
);

192 
cou
++;

193 }(
cou
 !
AESBUSY_TIMEOUT
&& (
busyus
 !
RESET
));

195 i(
busyus
 !
RESET
)

197 
us
 = 
ERROR
;

202 
AES_CRYP_InSuu
.
CRYP_AlgoD
 = 
CRYP_AlgoD_Dey
;

209 
	`CRYP_KeyIn
(&
AES_CRYP_KeyInSuu
);

212 
AES_CRYP_InSuu
.
CRYP_AlgoD
 = 
CRYP_AlgoD_Eny
;

215 
AES_CRYP_InSuu
.
CRYP_AlgoMode
 = 
CRYP_AlgoMode_AES_ECB
;

216 
AES_CRYP_InSuu
.
CRYP_DaTy
 = 
CRYP_DaTy_8b
;

217 
	`CRYP_In
(&
AES_CRYP_InSuu
);

220 
	`CRYP_FIFOFlush
();

223 
	`CRYP_Cmd
(
ENABLE
);

225 if(
	`CRYP_GCmdStus
(=
DISABLE
)

229 (
ERROR
);

232 
i
=0; ((i<
Ingth
&& (
us
 !
ERROR
)); i+=16)

236 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

237 
puddr
+=4;

238 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

239 
puddr
+=4;

240 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

241 
puddr
+=4;

242 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

243 
puddr
+=4;

246 
cou
 = 0;

249 
busyus
 = 
	`CRYP_GFgStus
(
CRYP_FLAG_BUSY
);

250 
cou
++;

251 }(
cou
 !
AESBUSY_TIMEOUT
&& (
busyus
 !
RESET
));

253 i(
busyus
 !
RESET
)

255 
us
 = 
ERROR
;

261 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

262 
ouuddr
+=4;

263 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

264 
ouuddr
+=4;

265 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

266 
ouuddr
+=4;

267 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

268 
ouuddr
+=4;

273 
	`CRYP_Cmd
(
DISABLE
);

275  
us
;

276 
	}
}

294 
EStus
 
	$CRYP_AES_CBC
(
ut8_t
 
Mode
, ut8_
InVes
[16], ut8_*
Key
,

295 
ut16_t
 
Keysize
, 
ut8_t
 *
Iut
, 
ut32_t
 
Ingth
,

296 
ut8_t
 *
Ouut
)

298 
CRYP_InTyDef
 
AES_CRYP_InSuu
;

299 
CRYP_KeyInTyDef
 
AES_CRYP_KeyInSuu
;

300 
CRYP_IVInTyDef
 
AES_CRYP_IVInSuu
;

301 
__IO
 
ut32_t
 
cou
 = 0;

302 
ut32_t
 
busyus
 = 0;

303 
EStus
 
us
 = 
SUCCESS
;

304 
ut32_t
 
keyaddr
 = (ut32_t)
Key
;

305 
ut32_t
 
puddr
 = (ut32_t)
Iut
;

306 
ut32_t
 
ouuddr
 = (ut32_t)
Ouut
;

307 
ut32_t
 
ivaddr
 = (ut32_t)
InVes
;

308 
ut32_t
 
i
 = 0;

311 
	`CRYP_KeySuIn
(&
AES_CRYP_KeyInSuu
);

313 
Keysize
)

316 
AES_CRYP_InSuu
.
CRYP_KeySize
 = 
CRYP_KeySize_128b
;

317 
AES_CRYP_KeyInSuu
.
CRYP_Key2Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

318 
keyaddr
+=4;

319 
AES_CRYP_KeyInSuu
.
CRYP_Key2Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

320 
keyaddr
+=4;

321 
AES_CRYP_KeyInSuu
.
CRYP_Key3Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

322 
keyaddr
+=4;

323 
AES_CRYP_KeyInSuu
.
CRYP_Key3Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

326 
AES_CRYP_InSuu
.
CRYP_KeySize
 = 
CRYP_KeySize_192b
;

327 
AES_CRYP_KeyInSuu
.
CRYP_Key1Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

328 
keyaddr
+=4;

329 
AES_CRYP_KeyInSuu
.
CRYP_Key1Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

330 
keyaddr
+=4;

331 
AES_CRYP_KeyInSuu
.
CRYP_Key2Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

332 
keyaddr
+=4;

333 
AES_CRYP_KeyInSuu
.
CRYP_Key2Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

334 
keyaddr
+=4;

335 
AES_CRYP_KeyInSuu
.
CRYP_Key3Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

336 
keyaddr
+=4;

337 
AES_CRYP_KeyInSuu
.
CRYP_Key3Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

340 
AES_CRYP_InSuu
.
CRYP_KeySize
 = 
CRYP_KeySize_256b
;

341 
AES_CRYP_KeyInSuu
.
CRYP_Key0Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

342 
keyaddr
+=4;

343 
AES_CRYP_KeyInSuu
.
CRYP_Key0Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

344 
keyaddr
+=4;

345 
AES_CRYP_KeyInSuu
.
CRYP_Key1Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

346 
keyaddr
+=4;

347 
AES_CRYP_KeyInSuu
.
CRYP_Key1Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

348 
keyaddr
+=4;

349 
AES_CRYP_KeyInSuu
.
CRYP_Key2Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

350 
keyaddr
+=4;

351 
AES_CRYP_KeyInSuu
.
CRYP_Key2Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

352 
keyaddr
+=4;

353 
AES_CRYP_KeyInSuu
.
CRYP_Key3Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

354 
keyaddr
+=4;

355 
AES_CRYP_KeyInSuu
.
CRYP_Key3Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

362 
AES_CRYP_IVInSuu
.
CRYP_IV0Le
 = 
	`__REV
(*(
ut32_t
*)(
ivaddr
));

363 
ivaddr
+=4;

364 
AES_CRYP_IVInSuu
.
CRYP_IV0Right

	`__REV
(*(
ut32_t
*)(
ivaddr
));

365 
ivaddr
+=4;

366 
AES_CRYP_IVInSuu
.
CRYP_IV1Le
 = 
	`__REV
(*(
ut32_t
*)(
ivaddr
));

367 
ivaddr
+=4;

368 
AES_CRYP_IVInSuu
.
CRYP_IV1Right

	`__REV
(*(
ut32_t
*)(
ivaddr
));

372 if(
Mode
 =
MODE_DECRYPT
)

375 
	`CRYP_FIFOFlush
();

378 
AES_CRYP_InSuu
.
CRYP_AlgoD
 = 
CRYP_AlgoD_Dey
;

379 
AES_CRYP_InSuu
.
CRYP_AlgoMode
 = 
CRYP_AlgoMode_AES_Key
;

380 
AES_CRYP_InSuu
.
CRYP_DaTy
 = 
CRYP_DaTy_32b
;

382 
	`CRYP_In
(&
AES_CRYP_InSuu
);

385 
	`CRYP_KeyIn
(&
AES_CRYP_KeyInSuu
);

388 
	`CRYP_Cmd
(
ENABLE
);

393 
busyus
 = 
	`CRYP_GFgStus
(
CRYP_FLAG_BUSY
);

394 
cou
++;

395 }(
cou
 !
AESBUSY_TIMEOUT
&& (
busyus
 !
RESET
));

397 i(
busyus
 !
RESET
)

399 
us
 = 
ERROR
;

404 
AES_CRYP_InSuu
.
CRYP_AlgoD
 = 
CRYP_AlgoD_Dey
;

410 
	`CRYP_KeyIn
(&
AES_CRYP_KeyInSuu
);

413 
AES_CRYP_InSuu
.
CRYP_AlgoD
 = 
CRYP_AlgoD_Eny
;

415 
AES_CRYP_InSuu
.
CRYP_AlgoMode
 = 
CRYP_AlgoMode_AES_CBC
;

416 
AES_CRYP_InSuu
.
CRYP_DaTy
 = 
CRYP_DaTy_8b
;

417 
	`CRYP_In
(&
AES_CRYP_InSuu
);

420 
	`CRYP_IVIn
(&
AES_CRYP_IVInSuu
);

423 
	`CRYP_FIFOFlush
();

426 
	`CRYP_Cmd
(
ENABLE
);

428 if(
	`CRYP_GCmdStus
(=
DISABLE
)

432 (
ERROR
);

435 
i
=0; ((i<
Ingth
&& (
us
 !
ERROR
)); i+=16)

439 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

440 
puddr
+=4;

441 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

442 
puddr
+=4;

443 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

444 
puddr
+=4;

445 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

446 
puddr
+=4;

448 
cou
 = 0;

451 
busyus
 = 
	`CRYP_GFgStus
(
CRYP_FLAG_BUSY
);

452 
cou
++;

453 }(
cou
 !
AESBUSY_TIMEOUT
&& (
busyus
 !
RESET
));

455 i(
busyus
 !
RESET
)

457 
us
 = 
ERROR
;

463 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

464 
ouuddr
+=4;

465 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

466 
ouuddr
+=4;

467 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

468 
ouuddr
+=4;

469 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

470 
ouuddr
+=4;

475 
	`CRYP_Cmd
(
DISABLE
);

477  
us
;

478 
	}
}

496 
EStus
 
	$CRYP_AES_CTR
(
ut8_t
 
Mode
, ut8_
InVes
[16], ut8_*
Key
,

497 
ut16_t
 
Keysize
, 
ut8_t
 *
Iut
, 
ut32_t
 
Ingth
,

498 
ut8_t
 *
Ouut
)

500 
CRYP_InTyDef
 
AES_CRYP_InSuu
;

501 
CRYP_KeyInTyDef
 
AES_CRYP_KeyInSuu
;

502 
CRYP_IVInTyDef
 
AES_CRYP_IVInSuu
;

503 
__IO
 
ut32_t
 
cou
 = 0;

504 
ut32_t
 
busyus
 = 0;

505 
EStus
 
us
 = 
SUCCESS
;

506 
ut32_t
 
keyaddr
 = (ut32_t)
Key
;

507 
ut32_t
 
puddr
 = (ut32_t)
Iut
;

508 
ut32_t
 
ouuddr
 = (ut32_t)
Ouut
;

509 
ut32_t
 
ivaddr
 = (ut32_t)
InVes
;

510 
ut32_t
 
i
 = 0;

513 
	`CRYP_KeySuIn
(&
AES_CRYP_KeyInSuu
);

515 
Keysize
)

518 
AES_CRYP_InSuu
.
CRYP_KeySize
 = 
CRYP_KeySize_128b
;

519 
AES_CRYP_KeyInSuu
.
CRYP_Key2Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

520 
keyaddr
+=4;

521 
AES_CRYP_KeyInSuu
.
CRYP_Key2Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

522 
keyaddr
+=4;

523 
AES_CRYP_KeyInSuu
.
CRYP_Key3Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

524 
keyaddr
+=4;

525 
AES_CRYP_KeyInSuu
.
CRYP_Key3Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

528 
AES_CRYP_InSuu
.
CRYP_KeySize
 = 
CRYP_KeySize_192b
;

529 
AES_CRYP_KeyInSuu
.
CRYP_Key1Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

530 
keyaddr
+=4;

531 
AES_CRYP_KeyInSuu
.
CRYP_Key1Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

532 
keyaddr
+=4;

533 
AES_CRYP_KeyInSuu
.
CRYP_Key2Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

534 
keyaddr
+=4;

535 
AES_CRYP_KeyInSuu
.
CRYP_Key2Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

536 
keyaddr
+=4;

537 
AES_CRYP_KeyInSuu
.
CRYP_Key3Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

538 
keyaddr
+=4;

539 
AES_CRYP_KeyInSuu
.
CRYP_Key3Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

542 
AES_CRYP_InSuu
.
CRYP_KeySize
 = 
CRYP_KeySize_256b
;

543 
AES_CRYP_KeyInSuu
.
CRYP_Key0Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

544 
keyaddr
+=4;

545 
AES_CRYP_KeyInSuu
.
CRYP_Key0Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

546 
keyaddr
+=4;

547 
AES_CRYP_KeyInSuu
.
CRYP_Key1Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

548 
keyaddr
+=4;

549 
AES_CRYP_KeyInSuu
.
CRYP_Key1Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

550 
keyaddr
+=4;

551 
AES_CRYP_KeyInSuu
.
CRYP_Key2Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

552 
keyaddr
+=4;

553 
AES_CRYP_KeyInSuu
.
CRYP_Key2Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

554 
keyaddr
+=4;

555 
AES_CRYP_KeyInSuu
.
CRYP_Key3Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

556 
keyaddr
+=4;

557 
AES_CRYP_KeyInSuu
.
CRYP_Key3Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

563 
AES_CRYP_IVInSuu
.
CRYP_IV0Le
 = 
	`__REV
(*(
ut32_t
*)(
ivaddr
));

564 
ivaddr
+=4;

565 
AES_CRYP_IVInSuu
.
CRYP_IV0Right

	`__REV
(*(
ut32_t
*)(
ivaddr
));

566 
ivaddr
+=4;

567 
AES_CRYP_IVInSuu
.
CRYP_IV1Le
 = 
	`__REV
(*(
ut32_t
*)(
ivaddr
));

568 
ivaddr
+=4;

569 
AES_CRYP_IVInSuu
.
CRYP_IV1Right

	`__REV
(*(
ut32_t
*)(
ivaddr
));

572 
	`CRYP_KeyIn
(&
AES_CRYP_KeyInSuu
);

575 if(
Mode
 =
MODE_DECRYPT
)

578 
AES_CRYP_InSuu
.
CRYP_AlgoD
 = 
CRYP_AlgoD_Dey
;

584 
AES_CRYP_InSuu
.
CRYP_AlgoD
 = 
CRYP_AlgoD_Eny
;

586 
AES_CRYP_InSuu
.
CRYP_AlgoMode
 = 
CRYP_AlgoMode_AES_CTR
;

587 
AES_CRYP_InSuu
.
CRYP_DaTy
 = 
CRYP_DaTy_8b
;

588 
	`CRYP_In
(&
AES_CRYP_InSuu
);

591 
	`CRYP_IVIn
(&
AES_CRYP_IVInSuu
);

594 
	`CRYP_FIFOFlush
();

597 
	`CRYP_Cmd
(
ENABLE
);

599 if(
	`CRYP_GCmdStus
(=
DISABLE
)

603 (
ERROR
);

606 
i
=0; ((i<
Ingth
&& (
us
 !
ERROR
)); i+=16)

610 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

611 
puddr
+=4;

612 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

613 
puddr
+=4;

614 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

615 
puddr
+=4;

616 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

617 
puddr
+=4;

619 
cou
 = 0;

622 
busyus
 = 
	`CRYP_GFgStus
(
CRYP_FLAG_BUSY
);

623 
cou
++;

624 }(
cou
 !
AESBUSY_TIMEOUT
&& (
busyus
 !
RESET
));

626 i(
busyus
 !
RESET
)

628 
us
 = 
ERROR
;

634 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

635 
ouuddr
+=4;

636 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

637 
ouuddr
+=4;

638 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

639 
ouuddr
+=4;

640 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

641 
ouuddr
+=4;

645 
	`CRYP_Cmd
(
DISABLE
);

647  
us
;

648 
	}
}

670 
EStus
 
	$CRYP_AES_GCM
(
ut8_t
 
Mode
, ut8_
InVes
[16],

671 
ut8_t
 *
Key
, 
ut16_t
 
Keysize
,

672 
ut8_t
 *
Iut
, 
ut32_t
 
ILgth
,

673 
ut8_t
 *
Hd
, 
ut32_t
 
HLgth
,

674 
ut8_t
 *
Ouut
, ut8_*
AuthTAG
)

676 
CRYP_InTyDef
 
AES_CRYP_InSuu
;

677 
CRYP_KeyInTyDef
 
AES_CRYP_KeyInSuu
;

678 
CRYP_IVInTyDef
 
AES_CRYP_IVInSuu
;

679 
__IO
 
ut32_t
 
cou
 = 0;

680 
ut32_t
 
busyus
 = 0;

681 
EStus
 
us
 = 
SUCCESS
;

682 
ut32_t
 
keyaddr
 = (ut32_t)
Key
;

683 
ut32_t
 
puddr
 = (ut32_t)
Iut
;

684 
ut32_t
 
ouuddr
 = (ut32_t)
Ouut
;

685 
ut32_t
 
ivaddr
 = (ut32_t)
InVes
;

686 
ut32_t
 
hdaddr
 = (ut32_t)
Hd
;

687 
ut32_t
 
gaddr
 = (ut32_t)
AuthTAG
;

688 
ut64_t
 
hdngth
 = 
HLgth
 * 8;

689 
ut64_t
 
pugth
 = 
ILgth
 * 8;

690 
ut32_t
 
locou
 = 0;

693 
	`CRYP_KeySuIn
(&
AES_CRYP_KeyInSuu
);

695 
Keysize
)

698 
AES_CRYP_InSuu
.
CRYP_KeySize
 = 
CRYP_KeySize_128b
;

699 
AES_CRYP_KeyInSuu
.
CRYP_Key2Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

700 
keyaddr
+=4;

701 
AES_CRYP_KeyInSuu
.
CRYP_Key2Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

702 
keyaddr
+=4;

703 
AES_CRYP_KeyInSuu
.
CRYP_Key3Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

704 
keyaddr
+=4;

705 
AES_CRYP_KeyInSuu
.
CRYP_Key3Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

708 
AES_CRYP_InSuu
.
CRYP_KeySize
 = 
CRYP_KeySize_192b
;

709 
AES_CRYP_KeyInSuu
.
CRYP_Key1Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

710 
keyaddr
+=4;

711 
AES_CRYP_KeyInSuu
.
CRYP_Key1Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

712 
keyaddr
+=4;

713 
AES_CRYP_KeyInSuu
.
CRYP_Key2Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

714 
keyaddr
+=4;

715 
AES_CRYP_KeyInSuu
.
CRYP_Key2Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

716 
keyaddr
+=4;

717 
AES_CRYP_KeyInSuu
.
CRYP_Key3Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

718 
keyaddr
+=4;

719 
AES_CRYP_KeyInSuu
.
CRYP_Key3Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

722 
AES_CRYP_InSuu
.
CRYP_KeySize
 = 
CRYP_KeySize_256b
;

723 
AES_CRYP_KeyInSuu
.
CRYP_Key0Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

724 
keyaddr
+=4;

725 
AES_CRYP_KeyInSuu
.
CRYP_Key0Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

726 
keyaddr
+=4;

727 
AES_CRYP_KeyInSuu
.
CRYP_Key1Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

728 
keyaddr
+=4;

729 
AES_CRYP_KeyInSuu
.
CRYP_Key1Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

730 
keyaddr
+=4;

731 
AES_CRYP_KeyInSuu
.
CRYP_Key2Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

732 
keyaddr
+=4;

733 
AES_CRYP_KeyInSuu
.
CRYP_Key2Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

734 
keyaddr
+=4;

735 
AES_CRYP_KeyInSuu
.
CRYP_Key3Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

736 
keyaddr
+=4;

737 
AES_CRYP_KeyInSuu
.
CRYP_Key3Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

744 
AES_CRYP_IVInSuu
.
CRYP_IV0Le
 = 
	`__REV
(*(
ut32_t
*)(
ivaddr
));

745 
ivaddr
+=4;

746 
AES_CRYP_IVInSuu
.
CRYP_IV0Right

	`__REV
(*(
ut32_t
*)(
ivaddr
));

747 
ivaddr
+=4;

748 
AES_CRYP_IVInSuu
.
CRYP_IV1Le
 = 
	`__REV
(*(
ut32_t
*)(
ivaddr
));

749 
ivaddr
+=4;

750 
AES_CRYP_IVInSuu
.
CRYP_IV1Right

	`__REV
(*(
ut32_t
*)(
ivaddr
));

753 if(
Mode
 =
MODE_ENCRYPT
)

756 
	`CRYP_FIFOFlush
();

759 
	`CRYP_KeyIn
(&
AES_CRYP_KeyInSuu
);

762 
	`CRYP_IVIn
(&
AES_CRYP_IVInSuu
);

765 
AES_CRYP_InSuu
.
CRYP_AlgoD
 = 
CRYP_AlgoD_Eny
;

766 
AES_CRYP_InSuu
.
CRYP_AlgoMode
 = 
CRYP_AlgoMode_AES_GCM
;

767 
AES_CRYP_InSuu
.
CRYP_DaTy
 = 
CRYP_DaTy_8b
;

768 
	`CRYP_In
(&
AES_CRYP_InSuu
);

772 
	`CRYP_PhaCfig
(
CRYP_Pha_In
);

775 
	`CRYP_Cmd
(
ENABLE
);

778 
	`CRYP_GCmdStus
(=
ENABLE
)

783 if(
HLgth
 != 0)

786 
	`CRYP_PhaCfig
(
CRYP_Pha_Hd
);

789 
	`CRYP_Cmd
(
ENABLE
);

791 if(
	`CRYP_GCmdStus
(=
DISABLE
)

795 (
ERROR
);

798 
locou
 = 0; (locou < 
HLgth
);oopcounter+=16)

801 
	`CRYP_GFgStus
(
CRYP_FLAG_IFEM
=
RESET
)

806 
	`CRYP_DaIn
(*(
ut32_t
*)(
hdaddr
));

807 
hdaddr
+=4;

808 
	`CRYP_DaIn
(*(
ut32_t
*)(
hdaddr
));

809 
hdaddr
+=4;

810 
	`CRYP_DaIn
(*(
ut32_t
*)(
hdaddr
));

811 
hdaddr
+=4;

812 
	`CRYP_DaIn
(*(
ut32_t
*)(
hdaddr
));

813 
hdaddr
+=4;

817 
cou
 = 0;

820 
busyus
 = 
	`CRYP_GFgStus
(
CRYP_FLAG_BUSY
);

821 
cou
++;

822 }(
cou
 !
AESBUSY_TIMEOUT
&& (
busyus
 !
RESET
));

824 i(
busyus
 !
RESET
)

826 
us
 = 
ERROR
;

831 if(
ILgth
 != 0)

834 
	`CRYP_PhaCfig
(
CRYP_Pha_Payld
);

837 
	`CRYP_Cmd
(
ENABLE
);

839 if(
	`CRYP_GCmdStus
(=
DISABLE
)

843 (
ERROR
);

846 
locou
 = 0; (ocou < 
ILgth
&& (
us
 !
ERROR
));oopcounter+=16)

849 
	`CRYP_GFgStus
(
CRYP_FLAG_IFEM
=
RESET
)

853 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

854 
puddr
+=4;

855 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

856 
puddr
+=4;

857 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

858 
puddr
+=4;

859 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

860 
puddr
+=4;

863 
cou
 = 0;

866 
busyus
 = 
	`CRYP_GFgStus
(
CRYP_FLAG_BUSY
);

867 
cou
++;

868 }(
cou
 !
AESBUSY_TIMEOUT
&& (
busyus
 !
RESET
));

870 i(
busyus
 !
RESET
)

872 
us
 = 
ERROR
;

877 
	`CRYP_GFgStus
(
CRYP_FLAG_OFNE
=
RESET
)

882 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

883 
ouuddr
+=4;

884 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

885 
ouuddr
+=4;

886 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

887 
ouuddr
+=4;

888 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

889 
ouuddr
+=4;

896 
	`CRYP_PhaCfig
(
CRYP_Pha_F
);

899 
	`CRYP_Cmd
(
ENABLE
);

901 if(
	`CRYP_GCmdStus
(=
DISABLE
)

905 (
ERROR
);

909 
	`CRYP_DaIn
(
	`__REV
(
hdngth
>>32));

910 
	`CRYP_DaIn
(
	`__REV
(
hdngth
));

911 
	`CRYP_DaIn
(
	`__REV
(
pugth
>>32));

912 
	`CRYP_DaIn
(
	`__REV
(
pugth
));

914 
	`CRYP_GFgStus
(
CRYP_FLAG_OFNE
=
RESET
)

918 
gaddr
 = (
ut32_t
)
AuthTAG
;

920 *(
ut32_t
*)(
gaddr

	`CRYP_DaOut
();

921 
gaddr
+=4;

922 *(
ut32_t
*)(
gaddr

	`CRYP_DaOut
();

923 
gaddr
+=4;

924 *(
ut32_t
*)(
gaddr

	`CRYP_DaOut
();

925 
gaddr
+=4;

926 *(
ut32_t
*)(
gaddr

	`CRYP_DaOut
();

927 
gaddr
+=4;

933 
	`CRYP_FIFOFlush
();

936 
	`CRYP_KeyIn
(&
AES_CRYP_KeyInSuu
);

939 
	`CRYP_IVIn
(&
AES_CRYP_IVInSuu
);

942 
AES_CRYP_InSuu
.
CRYP_AlgoD
 = 
CRYP_AlgoD_Dey
;

943 
AES_CRYP_InSuu
.
CRYP_AlgoMode
 = 
CRYP_AlgoMode_AES_GCM
;

944 
AES_CRYP_InSuu
.
CRYP_DaTy
 = 
CRYP_DaTy_8b
;

945 
	`CRYP_In
(&
AES_CRYP_InSuu
);

949 
	`CRYP_PhaCfig
(
CRYP_Pha_In
);

952 
	`CRYP_Cmd
(
ENABLE
);

955 
	`CRYP_GCmdStus
(=
ENABLE
)

960 if(
HLgth
 != 0)

963 
	`CRYP_PhaCfig
(
CRYP_Pha_Hd
);

966 
	`CRYP_Cmd
(
ENABLE
);

968 if(
	`CRYP_GCmdStus
(=
DISABLE
)

972 (
ERROR
);

975 
locou
 = 0; (locou < 
HLgth
);oopcounter+=16)

978 
	`CRYP_GFgStus
(
CRYP_FLAG_IFEM
=
RESET
)

983 
	`CRYP_DaIn
(*(
ut32_t
*)(
hdaddr
));

984 
hdaddr
+=4;

985 
	`CRYP_DaIn
(*(
ut32_t
*)(
hdaddr
));

986 
hdaddr
+=4;

987 
	`CRYP_DaIn
(*(
ut32_t
*)(
hdaddr
));

988 
hdaddr
+=4;

989 
	`CRYP_DaIn
(*(
ut32_t
*)(
hdaddr
));

990 
hdaddr
+=4;

994 
cou
 = 0;

997 
busyus
 = 
	`CRYP_GFgStus
(
CRYP_FLAG_BUSY
);

998 
cou
++;

999 }(
cou
 !
AESBUSY_TIMEOUT
&& (
busyus
 !
RESET
));

1001 i(
busyus
 !
RESET
)

1003 
us
 = 
ERROR
;

1008 if(
ILgth
 != 0)

1011 
	`CRYP_PhaCfig
(
CRYP_Pha_Payld
);

1014 
	`CRYP_Cmd
(
ENABLE
);

1016 if(
	`CRYP_GCmdStus
(=
DISABLE
)

1020 (
ERROR
);

1023 
locou
 = 0; (ocou < 
ILgth
&& (
us
 !
ERROR
));oopcounter+=16)

1026 
	`CRYP_GFgStus
(
CRYP_FLAG_IFEM
=
RESET
)

1030 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

1031 
puddr
+=4;

1032 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

1033 
puddr
+=4;

1034 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

1035 
puddr
+=4;

1036 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

1037 
puddr
+=4;

1040 
cou
 = 0;

1043 
busyus
 = 
	`CRYP_GFgStus
(
CRYP_FLAG_BUSY
);

1044 
cou
++;

1045 }(
cou
 !
AESBUSY_TIMEOUT
&& (
busyus
 !
RESET
));

1047 i(
busyus
 !
RESET
)

1049 
us
 = 
ERROR
;

1054 
	`CRYP_GFgStus
(
CRYP_FLAG_OFNE
=
RESET
)

1059 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

1060 
ouuddr
+=4;

1061 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

1062 
ouuddr
+=4;

1063 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

1064 
ouuddr
+=4;

1065 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

1066 
ouuddr
+=4;

1073 
	`CRYP_PhaCfig
(
CRYP_Pha_F
);

1076 
	`CRYP_Cmd
(
ENABLE
);

1078 if(
	`CRYP_GCmdStus
(=
DISABLE
)

1082 (
ERROR
);

1086 
	`CRYP_DaIn
(
	`__REV
(
hdngth
>>32));

1087 
	`CRYP_DaIn
(
	`__REV
(
hdngth
));

1088 
	`CRYP_DaIn
(
	`__REV
(
pugth
>>32));

1089 
	`CRYP_DaIn
(
	`__REV
(
pugth
));

1091 
	`CRYP_GFgStus
(
CRYP_FLAG_OFNE
=
RESET
)

1095 
gaddr
 = (
ut32_t
)
AuthTAG
;

1097 *(
ut32_t
*)(
gaddr

	`CRYP_DaOut
();

1098 
gaddr
+=4;

1099 *(
ut32_t
*)(
gaddr

	`CRYP_DaOut
();

1100 
gaddr
+=4;

1101 *(
ut32_t
*)(
gaddr

	`CRYP_DaOut
();

1102 
gaddr
+=4;

1103 *(
ut32_t
*)(
gaddr

	`CRYP_DaOut
();

1104 
gaddr
+=4;

1107 
	`CRYP_Cmd
(
DISABLE
);

1109  
us
;

1110 
	}
}

1135 
EStus
 
	$CRYP_AES_CCM
(
ut8_t
 
Mode
,

1136 
ut8_t
* 
N
, 
ut32_t
 
NSize
,

1137 
ut8_t
 *
Key
, 
ut16_t
 
Keysize
,

1138 
ut8_t
 *
Iut
, 
ut32_t
 
ILgth
,

1139 
ut8_t
 *
Hd
, 
ut32_t
 
HLgth
, ut8_*
HBufr
,

1140 
ut8_t
 *
Ouut
,

1141 
ut8_t
 *
AuthTAG
, 
ut32_t
 
TAGSize
)

1143 
CRYP_InTyDef
 
AES_CRYP_InSuu
;

1144 
CRYP_KeyInTyDef
 
AES_CRYP_KeyInSuu
;

1145 
CRYP_IVInTyDef
 
AES_CRYP_IVInSuu
;

1146 
__IO
 
ut32_t
 
cou
 = 0;

1147 
ut32_t
 
busyus
 = 0;

1148 
EStus
 
us
 = 
SUCCESS
;

1149 
ut32_t
 
keyaddr
 = (ut32_t)
Key
;

1150 
ut32_t
 
puddr
 = (ut32_t)
Iut
;

1151 
ut32_t
 
ouuddr
 = (ut32_t)
Ouut
;

1152 
ut32_t
 
hdaddr
 = (ut32_t)
Hd
;

1153 
ut32_t
 
gaddr
 = (ut32_t)
AuthTAG
;

1154 
ut32_t
 
hdsize
 = 
HLgth
;

1155 
ut32_t
 
locou
 = 0;

1156 
ut32_t
 
bufridx
 = 0;

1157 
ut8_t
 
blockb0
[16] = {0};

1158 
ut8_t
 
r
[16] = {0};

1159 
ut32_t
 
mag
[4] = {0};

1160 
ut32_t
 
ddr
 = (ut32_t)
r
;

1161 
ut32_t
 
b0addr
 = (ut32_t)
blockb0
;

1164 if(
hdsize
 != 0)

1167 if(
hdsize
 < 65280)

1169 
HBufr
[
bufridx
++] = (
ut8_t
((
hdsize
 >> 8) & 0xFF);

1170 
HBufr
[
bufridx
++] = (
ut8_t
((
hdsize
) & 0xFF);

1171 
hdsize
 += 2;

1176 
HBufr
[
bufridx
++] = 0xFF;

1177 
HBufr
[
bufridx
++] = 0xFE;

1178 
HBufr
[
bufridx
++] = 
hdsize
 & 0xff000000;

1179 
HBufr
[
bufridx
++] = 
hdsize
 & 0x00ff0000;

1180 
HBufr
[
bufridx
++] = 
hdsize
 & 0x0000ff00;

1181 
HBufr
[
bufridx
++] = 
hdsize
 & 0x000000ff;

1182 
hdsize
 += 6;

1185 
locou
 = 0;ocou < 
hdsize
;oopcounter++)

1187 
HBufr
[
bufridx
++] = 
Hd
[
locou
];

1190 i((
hdsize
 % 16) != 0)

1193 
locou
 = 
hdsize
;oopcounter <= ((headersize/16) + 1) * 16;oopcounter++)

1195 
HBufr
[
locou
] = 0;

1198 
hdsize
 = ((headersize/16) + 1) * 16;

1201 
hdaddr
 = (
ut32_t
)
HBufr
;

1204 if(
hdsize
 != 0)

1206 
blockb0
[0] = 0x40;

1209 
blockb0
[0] |0u | ((((
ut8_t

TAGSize
 - 2/ 2& 0x07 ) << 3 ) | ( ( (ut8_t(15 - 
NSize
) - 1) & 0x07);

1211 
locou
 = 0;ocou < 
NSize
;oopcounter++)

1213 
blockb0
[
locou
+1] = 
N
[loopcounter];

1215  ; 
locou
 < 13;oopcounter++)

1217 
blockb0
[
locou
+1] = 0;

1220 
blockb0
[14] = ((
ILgth
 >> 8) & 0xFF);

1221 
blockb0
[15] = (
ILgth
 & 0xFF);

1230 
r
[0] = 
blockb0
[0] & 0x07;

1232 
locou
 = 1;ocou < 
NSize
 + 1;oopcounter++)

1234 
r
[
locou
] = 
blockb0
[loopcounter];

1237 
r
[15] |= 0x01;

1240 
	`CRYP_KeySuIn
(&
AES_CRYP_KeyInSuu
);

1242 
Keysize
)

1245 
AES_CRYP_InSuu
.
CRYP_KeySize
 = 
CRYP_KeySize_128b
;

1246 
AES_CRYP_KeyInSuu
.
CRYP_Key2Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

1247 
keyaddr
+=4;

1248 
AES_CRYP_KeyInSuu
.
CRYP_Key2Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

1249 
keyaddr
+=4;

1250 
AES_CRYP_KeyInSuu
.
CRYP_Key3Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

1251 
keyaddr
+=4;

1252 
AES_CRYP_KeyInSuu
.
CRYP_Key3Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

1255 
AES_CRYP_InSuu
.
CRYP_KeySize
 = 
CRYP_KeySize_192b
;

1256 
AES_CRYP_KeyInSuu
.
CRYP_Key1Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

1257 
keyaddr
+=4;

1258 
AES_CRYP_KeyInSuu
.
CRYP_Key1Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

1259 
keyaddr
+=4;

1260 
AES_CRYP_KeyInSuu
.
CRYP_Key2Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

1261 
keyaddr
+=4;

1262 
AES_CRYP_KeyInSuu
.
CRYP_Key2Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

1263 
keyaddr
+=4;

1264 
AES_CRYP_KeyInSuu
.
CRYP_Key3Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

1265 
keyaddr
+=4;

1266 
AES_CRYP_KeyInSuu
.
CRYP_Key3Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

1269 
AES_CRYP_InSuu
.
CRYP_KeySize
 = 
CRYP_KeySize_256b
;

1270 
AES_CRYP_KeyInSuu
.
CRYP_Key0Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

1271 
keyaddr
+=4;

1272 
AES_CRYP_KeyInSuu
.
CRYP_Key0Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

1273 
keyaddr
+=4;

1274 
AES_CRYP_KeyInSuu
.
CRYP_Key1Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

1275 
keyaddr
+=4;

1276 
AES_CRYP_KeyInSuu
.
CRYP_Key1Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

1277 
keyaddr
+=4;

1278 
AES_CRYP_KeyInSuu
.
CRYP_Key2Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

1279 
keyaddr
+=4;

1280 
AES_CRYP_KeyInSuu
.
CRYP_Key2Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

1281 
keyaddr
+=4;

1282 
AES_CRYP_KeyInSuu
.
CRYP_Key3Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

1283 
keyaddr
+=4;

1284 
AES_CRYP_KeyInSuu
.
CRYP_Key3Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

1291 
AES_CRYP_IVInSuu
.
CRYP_IV0Le
 = (
	`__REV
(*(
ut32_t
*)(
ddr
)));

1292 
ddr
+=4;

1293 
AES_CRYP_IVInSuu
.
CRYP_IV0Right
(
	`__REV
(*(
ut32_t
*)(
ddr
)));

1294 
ddr
+=4;

1295 
AES_CRYP_IVInSuu
.
CRYP_IV1Le
 = (
	`__REV
(*(
ut32_t
*)(
ddr
)));

1296 
ddr
+=4;

1297 
AES_CRYP_IVInSuu
.
CRYP_IV1Right
(
	`__REV
(*(
ut32_t
*)(
ddr
)));

1300 if(
Mode
 =
MODE_ENCRYPT
)

1303 
	`CRYP_FIFOFlush
();

1306 
	`CRYP_KeyIn
(&
AES_CRYP_KeyInSuu
);

1309 
	`CRYP_IVIn
(&
AES_CRYP_IVInSuu
);

1312 
AES_CRYP_InSuu
.
CRYP_AlgoD
 = 
CRYP_AlgoD_Eny
;

1313 
AES_CRYP_InSuu
.
CRYP_AlgoMode
 = 
CRYP_AlgoMode_AES_CCM
;

1314 
AES_CRYP_InSuu
.
CRYP_DaTy
 = 
CRYP_DaTy_8b
;

1315 
	`CRYP_In
(&
AES_CRYP_InSuu
);

1319 
	`CRYP_PhaCfig
(
CRYP_Pha_In
);

1321 
b0addr
 = (
ut32_t
)
blockb0
;

1323 
	`CRYP_DaIn
((*(
ut32_t
*)(
b0addr
)));

1324 
b0addr
+=4;

1325 
	`CRYP_DaIn
((*(
ut32_t
*)(
b0addr
)));

1326 
b0addr
+=4;

1327 
	`CRYP_DaIn
((*(
ut32_t
*)(
b0addr
)));

1328 
b0addr
+=4;

1329 
	`CRYP_DaIn
((*(
ut32_t
*)(
b0addr
)));

1332 
	`CRYP_Cmd
(
ENABLE
);

1335 
	`CRYP_GCmdStus
(=
ENABLE
)

1339 if(
hdsize
 != 0)

1342 
	`CRYP_PhaCfig
(
CRYP_Pha_Hd
);

1345 
	`CRYP_Cmd
(
ENABLE
);

1347 if(
	`CRYP_GCmdStus
(=
DISABLE
)

1351 (
ERROR
);

1354 
locou
 = 0; (locou < 
hdsize
);oopcounter+=16)

1357 
	`CRYP_GFgStus
(
CRYP_FLAG_IFEM
=
RESET
)

1362 
	`CRYP_DaIn
(*(
ut32_t
*)(
hdaddr
));

1363 
hdaddr
+=4;

1364 
	`CRYP_DaIn
(*(
ut32_t
*)(
hdaddr
));

1365 
hdaddr
+=4;

1366 
	`CRYP_DaIn
(*(
ut32_t
*)(
hdaddr
));

1367 
hdaddr
+=4;

1368 
	`CRYP_DaIn
(*(
ut32_t
*)(
hdaddr
));

1369 
hdaddr
+=4;

1373 
cou
 = 0;

1376 
busyus
 = 
	`CRYP_GFgStus
(
CRYP_FLAG_BUSY
);

1377 
cou
++;

1378 }(
cou
 !
AESBUSY_TIMEOUT
&& (
busyus
 !
RESET
));

1380 i(
busyus
 !
RESET
)

1382 
us
 = 
ERROR
;

1387 if(
ILgth
 != 0)

1390 
	`CRYP_PhaCfig
(
CRYP_Pha_Payld
);

1393 
	`CRYP_Cmd
(
ENABLE
);

1395 if(
	`CRYP_GCmdStus
(=
DISABLE
)

1399 (
ERROR
);

1402 
locou
 = 0; (ocou < 
ILgth
&& (
us
 !
ERROR
));oopcounter+=16)

1405 
	`CRYP_GFgStus
(
CRYP_FLAG_IFEM
=
RESET
)

1410 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

1411 
puddr
+=4;

1412 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

1413 
puddr
+=4;

1414 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

1415 
puddr
+=4;

1416 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

1417 
puddr
+=4;

1420 
cou
 = 0;

1423 
busyus
 = 
	`CRYP_GFgStus
(
CRYP_FLAG_BUSY
);

1424 
cou
++;

1425 }(
cou
 !
AESBUSY_TIMEOUT
&& (
busyus
 !
RESET
));

1427 i(
busyus
 !
RESET
)

1429 
us
 = 
ERROR
;

1434 
	`CRYP_GFgStus
(
CRYP_FLAG_OFNE
=
RESET
)

1439 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

1440 
ouuddr
+=4;

1441 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

1442 
ouuddr
+=4;

1443 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

1444 
ouuddr
+=4;

1445 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

1446 
ouuddr
+=4;

1453 
	`CRYP_PhaCfig
(
CRYP_Pha_F
);

1456 
	`CRYP_Cmd
(
ENABLE
);

1458 if(
	`CRYP_GCmdStus
(=
DISABLE
)

1462 (
ERROR
);

1465 
ddr
 = (
ut32_t
)
r
;

1467 
	`CRYP_DaIn
(*(
ut32_t
*)(
ddr
));

1468 
ddr
+=4;

1469 
	`CRYP_DaIn
(*(
ut32_t
*)(
ddr
));

1470 
ddr
+=4;

1471 
	`CRYP_DaIn
(*(
ut32_t
*)(
ddr
));

1472 
ddr
+=4;

1474 
	`CRYP_DaIn
(*(
ut32_t
*)(
ddr
) & 0xfeffffff);

1477 
	`CRYP_GFgStus
(
CRYP_FLAG_OFNE
=
RESET
)

1482 
mag
[0] = 
	`CRYP_DaOut
();

1483 
mag
[1] = 
	`CRYP_DaOut
();

1484 
mag
[2] = 
	`CRYP_DaOut
();

1485 
mag
[3] = 
	`CRYP_DaOut
();

1491 
	`CRYP_FIFOFlush
();

1494 
	`CRYP_KeyIn
(&
AES_CRYP_KeyInSuu
);

1497 
	`CRYP_IVIn
(&
AES_CRYP_IVInSuu
);

1500 
AES_CRYP_InSuu
.
CRYP_AlgoD
 = 
CRYP_AlgoD_Dey
;

1501 
AES_CRYP_InSuu
.
CRYP_AlgoMode
 = 
CRYP_AlgoMode_AES_CCM
;

1502 
AES_CRYP_InSuu
.
CRYP_DaTy
 = 
CRYP_DaTy_8b
;

1503 
	`CRYP_In
(&
AES_CRYP_InSuu
);

1507 
	`CRYP_PhaCfig
(
CRYP_Pha_In
);

1509 
b0addr
 = (
ut32_t
)
blockb0
;

1511 
	`CRYP_DaIn
((*(
ut32_t
*)(
b0addr
)));

1512 
b0addr
+=4;

1513 
	`CRYP_DaIn
((*(
ut32_t
*)(
b0addr
)));

1514 
b0addr
+=4;

1515 
	`CRYP_DaIn
((*(
ut32_t
*)(
b0addr
)));

1516 
b0addr
+=4;

1517 
	`CRYP_DaIn
((*(
ut32_t
*)(
b0addr
)));

1520 
	`CRYP_Cmd
(
ENABLE
);

1523 
	`CRYP_GCmdStus
(=
ENABLE
)

1528 if(
hdsize
 != 0)

1531 
	`CRYP_PhaCfig
(
CRYP_Pha_Hd
);

1534 
	`CRYP_Cmd
(
ENABLE
);

1536 if(
	`CRYP_GCmdStus
(=
DISABLE
)

1540 (
ERROR
);

1543 
locou
 = 0; (locou < 
hdsize
);oopcounter+=16)

1546 
	`CRYP_GFgStus
(
CRYP_FLAG_IFEM
=
RESET
)

1551 
	`CRYP_DaIn
(*(
ut32_t
*)(
hdaddr
));

1552 
hdaddr
+=4;

1553 
	`CRYP_DaIn
(*(
ut32_t
*)(
hdaddr
));

1554 
hdaddr
+=4;

1555 
	`CRYP_DaIn
(*(
ut32_t
*)(
hdaddr
));

1556 
hdaddr
+=4;

1557 
	`CRYP_DaIn
(*(
ut32_t
*)(
hdaddr
));

1558 
hdaddr
+=4;

1562 
cou
 = 0;

1565 
busyus
 = 
	`CRYP_GFgStus
(
CRYP_FLAG_BUSY
);

1566 
cou
++;

1567 }(
cou
 !
AESBUSY_TIMEOUT
&& (
busyus
 !
RESET
));

1569 i(
busyus
 !
RESET
)

1571 
us
 = 
ERROR
;

1576 if(
ILgth
 != 0)

1579 
	`CRYP_PhaCfig
(
CRYP_Pha_Payld
);

1582 
	`CRYP_Cmd
(
ENABLE
);

1584 if(
	`CRYP_GCmdStus
(=
DISABLE
)

1588 (
ERROR
);

1591 
locou
 = 0; (ocou < 
ILgth
&& (
us
 !
ERROR
));oopcounter+=16)

1594 
	`CRYP_GFgStus
(
CRYP_FLAG_IFEM
=
RESET
)

1599 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

1600 
puddr
+=4;

1601 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

1602 
puddr
+=4;

1603 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

1604 
puddr
+=4;

1605 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

1606 
puddr
+=4;

1609 
cou
 = 0;

1612 
busyus
 = 
	`CRYP_GFgStus
(
CRYP_FLAG_BUSY
);

1613 
cou
++;

1614 }(
cou
 !
AESBUSY_TIMEOUT
&& (
busyus
 !
RESET
));

1616 i(
busyus
 !
RESET
)

1618 
us
 = 
ERROR
;

1623 
	`CRYP_GFgStus
(
CRYP_FLAG_OFNE
=
RESET
)

1628 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

1629 
ouuddr
+=4;

1630 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

1631 
ouuddr
+=4;

1632 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

1633 
ouuddr
+=4;

1634 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

1635 
ouuddr
+=4;

1642 
	`CRYP_PhaCfig
(
CRYP_Pha_F
);

1645 
	`CRYP_Cmd
(
ENABLE
);

1647 if(
	`CRYP_GCmdStus
(=
DISABLE
)

1651 (
ERROR
);

1654 
ddr
 = (
ut32_t
)
r
;

1656 
	`CRYP_DaIn
(*(
ut32_t
*)(
ddr
));

1657 
ddr
+=4;

1658 
	`CRYP_DaIn
(*(
ut32_t
*)(
ddr
));

1659 
ddr
+=4;

1660 
	`CRYP_DaIn
(*(
ut32_t
*)(
ddr
));

1661 
ddr
+=4;

1663 
	`CRYP_DaIn
(*(
ut32_t
*)(
ddr
) & 0xfeffffff);

1666 
	`CRYP_GFgStus
(
CRYP_FLAG_OFNE
=
RESET
)

1671 
mag
[0] = 
	`CRYP_DaOut
();

1672 
mag
[1] = 
	`CRYP_DaOut
();

1673 
mag
[2] = 
	`CRYP_DaOut
();

1674 
mag
[3] = 
	`CRYP_DaOut
();

1678 
locou
 = 0; (locou < 
TAGSize
);oopcounter++)

1681 *((
ut8_t
*)
gaddr
+
locou
*((ut8_t*)
mag
+loopcounter);

1685 
	`CRYP_Cmd
(
DISABLE
);

1687  
us
;

1688 
	}
}

	@src/spl/stm32f4xx_cryp_des.c

48 
	~"m32f4xx_yp.h
"

62 
	#DESBUSY_TIMEOUT
 ((
ut32_t
0x00010000)

	)

99 
EStus
 
	$CRYP_DES_ECB
(
ut8_t
 
Mode
, ut8_
Key
[8], ut8_*
Iut
,

100 
ut32_t
 
Ingth
, 
ut8_t
 *
Ouut
)

102 
CRYP_InTyDef
 
DES_CRYP_InSuu
;

103 
CRYP_KeyInTyDef
 
DES_CRYP_KeyInSuu
;

104 
__IO
 
ut32_t
 
cou
 = 0;

105 
ut32_t
 
busyus
 = 0;

106 
EStus
 
us
 = 
SUCCESS
;

107 
ut32_t
 
keyaddr
 = (ut32_t)
Key
;

108 
ut32_t
 
puddr
 = (ut32_t)
Iut
;

109 
ut32_t
 
ouuddr
 = (ut32_t)
Ouut
;

110 
ut32_t
 
i
 = 0;

113 
	`CRYP_KeySuIn
(&
DES_CRYP_KeyInSuu
);

116 if
Mode
 =
MODE_ENCRYPT
 )

118 
DES_CRYP_InSuu
.
CRYP_AlgoD
 = 
CRYP_AlgoD_Eny
;

122 
DES_CRYP_InSuu
.
CRYP_AlgoD
 = 
CRYP_AlgoD_Dey
;

125 
DES_CRYP_InSuu
.
CRYP_AlgoMode
 = 
CRYP_AlgoMode_DES_ECB
;

126 
DES_CRYP_InSuu
.
CRYP_DaTy
 = 
CRYP_DaTy_8b
;

127 
	`CRYP_In
(&
DES_CRYP_InSuu
);

130 
DES_CRYP_KeyInSuu
.
CRYP_Key1Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

131 
keyaddr
+=4;

132 
DES_CRYP_KeyInSuu
.
CRYP_Key1Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

133 
	`CRYP_KeyIn
(& 
DES_CRYP_KeyInSuu
);

136 
	`CRYP_FIFOFlush
();

139 
	`CRYP_Cmd
(
ENABLE
);

141 if(
	`CRYP_GCmdStus
(=
DISABLE
)

145 (
ERROR
);

147 
i
=0; ((i<
Ingth
&& (
us
 !
ERROR
)); i+=8)

151 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

152 
puddr
+=4;

153 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

154 
puddr
+=4;

157 
cou
 = 0;

160 
busyus
 = 
	`CRYP_GFgStus
(
CRYP_FLAG_BUSY
);

161 
cou
++;

162 }(
cou
 !
DESBUSY_TIMEOUT
&& (
busyus
 !
RESET
));

164 i(
busyus
 !
RESET
)

166 
us
 = 
ERROR
;

172 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

173 
ouuddr
+=4;

174 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

175 
ouuddr
+=4;

180 
	`CRYP_Cmd
(
DISABLE
);

182  
us
;

183 
	}
}

200 
EStus
 
	$CRYP_DES_CBC
(
ut8_t
 
Mode
, ut8_
Key
[8], ut8_
InVes
[8],

201 
ut8_t
 *
Iut
, 
ut32_t
 
Ingth
, ut8_*
Ouut
)

203 
CRYP_InTyDef
 
DES_CRYP_InSuu
;

204 
CRYP_KeyInTyDef
 
DES_CRYP_KeyInSuu
;

205 
CRYP_IVInTyDef
 
DES_CRYP_IVInSuu
;

206 
__IO
 
ut32_t
 
cou
 = 0;

207 
ut32_t
 
busyus
 = 0;

208 
EStus
 
us
 = 
SUCCESS
;

209 
ut32_t
 
keyaddr
 = (ut32_t)
Key
;

210 
ut32_t
 
puddr
 = (ut32_t)
Iut
;

211 
ut32_t
 
ouuddr
 = (ut32_t)
Ouut
;

212 
ut32_t
 
ivaddr
 = (ut32_t)
InVes
;

213 
ut32_t
 
i
 = 0;

216 
	`CRYP_KeySuIn
(&
DES_CRYP_KeyInSuu
);

219 if(
Mode
 =
MODE_ENCRYPT
)

221 
DES_CRYP_InSuu
.
CRYP_AlgoD
 = 
CRYP_AlgoD_Eny
;

225 
DES_CRYP_InSuu
.
CRYP_AlgoD
 = 
CRYP_AlgoD_Dey
;

228 
DES_CRYP_InSuu
.
CRYP_AlgoMode
 = 
CRYP_AlgoMode_DES_CBC
;

229 
DES_CRYP_InSuu
.
CRYP_DaTy
 = 
CRYP_DaTy_8b
;

230 
	`CRYP_In
(&
DES_CRYP_InSuu
);

233 
DES_CRYP_KeyInSuu
.
CRYP_Key1Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

234 
keyaddr
+=4;

235 
DES_CRYP_KeyInSuu
.
CRYP_Key1Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

236 
	`CRYP_KeyIn
(& 
DES_CRYP_KeyInSuu
);

239 
DES_CRYP_IVInSuu
.
CRYP_IV0Le
 = 
	`__REV
(*(
ut32_t
*)(
ivaddr
));

240 
ivaddr
+=4;

241 
DES_CRYP_IVInSuu
.
CRYP_IV0Right

	`__REV
(*(
ut32_t
*)(
ivaddr
));

242 
	`CRYP_IVIn
(&
DES_CRYP_IVInSuu
);

245 
	`CRYP_FIFOFlush
();

248 
	`CRYP_Cmd
(
ENABLE
);

250 if(
	`CRYP_GCmdStus
(=
DISABLE
)

254 (
ERROR
);

256 
i
=0; ((i<
Ingth
&& (
us
 !
ERROR
)); i+=8)

259 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

260 
puddr
+=4;

261 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

262 
puddr
+=4;

265 
cou
 = 0;

268 
busyus
 = 
	`CRYP_GFgStus
(
CRYP_FLAG_BUSY
);

269 
cou
++;

270 }(
cou
 !
DESBUSY_TIMEOUT
&& (
busyus
 !
RESET
));

272 i(
busyus
 !
RESET
)

274 
us
 = 
ERROR
;

279 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

280 
ouuddr
+=4;

281 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

282 
ouuddr
+=4;

287 
	`CRYP_Cmd
(
DISABLE
);

289  
us
;

290 
	}
}

	@src/spl/stm32f4xx_cryp_tdes.c

48 
	~"m32f4xx_yp.h
"

62 
	#TDESBUSY_TIMEOUT
 ((
ut32_t
0x00010000)

	)

100 
EStus
 
	$CRYP_TDES_ECB
(
ut8_t
 
Mode
, ut8_
Key
[24], ut8_*
Iut
,

101 
ut32_t
 
Ingth
, 
ut8_t
 *
Ouut
)

103 
CRYP_InTyDef
 
TDES_CRYP_InSuu
;

104 
CRYP_KeyInTyDef
 
TDES_CRYP_KeyInSuu
;

105 
__IO
 
ut32_t
 
cou
 = 0;

106 
ut32_t
 
busyus
 = 0;

107 
EStus
 
us
 = 
SUCCESS
;

108 
ut32_t
 
keyaddr
 = (ut32_t)
Key
;

109 
ut32_t
 
puddr
 = (ut32_t)
Iut
;

110 
ut32_t
 
ouuddr
 = (ut32_t)
Ouut
;

111 
ut32_t
 
i
 = 0;

114 
	`CRYP_KeySuIn
(&
TDES_CRYP_KeyInSuu
);

117 if(
Mode
 =
MODE_ENCRYPT
)

119 
TDES_CRYP_InSuu
.
CRYP_AlgoD
 = 
CRYP_AlgoD_Eny
;

123 
TDES_CRYP_InSuu
.
CRYP_AlgoD
 = 
CRYP_AlgoD_Dey
;

126 
TDES_CRYP_InSuu
.
CRYP_AlgoMode
 = 
CRYP_AlgoMode_TDES_ECB
;

127 
TDES_CRYP_InSuu
.
CRYP_DaTy
 = 
CRYP_DaTy_8b
;

128 
	`CRYP_In
(&
TDES_CRYP_InSuu
);

131 
TDES_CRYP_KeyInSuu
.
CRYP_Key1Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

132 
keyaddr
+=4;

133 
TDES_CRYP_KeyInSuu
.
CRYP_Key1Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

134 
keyaddr
+=4;

135 
TDES_CRYP_KeyInSuu
.
CRYP_Key2Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

136 
keyaddr
+=4;

137 
TDES_CRYP_KeyInSuu
.
CRYP_Key2Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

138 
keyaddr
+=4;

139 
TDES_CRYP_KeyInSuu
.
CRYP_Key3Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

140 
keyaddr
+=4;

141 
TDES_CRYP_KeyInSuu
.
CRYP_Key3Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

142 
	`CRYP_KeyIn
(& 
TDES_CRYP_KeyInSuu
);

145 
	`CRYP_FIFOFlush
();

148 
	`CRYP_Cmd
(
ENABLE
);

150 if(
	`CRYP_GCmdStus
(=
DISABLE
)

154 (
ERROR
);

156 
i
=0; ((i<
Ingth
&& (
us
 !
ERROR
)); i+=8)

159 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

160 
puddr
+=4;

161 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

162 
puddr
+=4;

165 
cou
 = 0;

168 
busyus
 = 
	`CRYP_GFgStus
(
CRYP_FLAG_BUSY
);

169 
cou
++;

170 }(
cou
 !
TDESBUSY_TIMEOUT
&& (
busyus
 !
RESET
));

172 i(
busyus
 !
RESET
)

174 
us
 = 
ERROR
;

180 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

181 
ouuddr
+=4;

182 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

183 
ouuddr
+=4;

188 
	`CRYP_Cmd
(
DISABLE
);

190  
us
;

191 
	}
}

208 
EStus
 
	$CRYP_TDES_CBC
(
ut8_t
 
Mode
, ut8_
Key
[24], ut8_
InVes
[8],

209 
ut8_t
 *
Iut
, 
ut32_t
 
Ingth
, ut8_*
Ouut
)

211 
CRYP_InTyDef
 
TDES_CRYP_InSuu
;

212 
CRYP_KeyInTyDef
 
TDES_CRYP_KeyInSuu
;

213 
CRYP_IVInTyDef
 
TDES_CRYP_IVInSuu
;

214 
__IO
 
ut32_t
 
cou
 = 0;

215 
ut32_t
 
busyus
 = 0;

216 
EStus
 
us
 = 
SUCCESS
;

217 
ut32_t
 
keyaddr
 = (ut32_t)
Key
;

218 
ut32_t
 
puddr
 = (ut32_t)
Iut
;

219 
ut32_t
 
ouuddr
 = (ut32_t)
Ouut
;

220 
ut32_t
 
ivaddr
 = (ut32_t)
InVes
;

221 
ut32_t
 
i
 = 0;

224 
	`CRYP_KeySuIn
(&
TDES_CRYP_KeyInSuu
);

227 if(
Mode
 =
MODE_ENCRYPT
)

229 
TDES_CRYP_InSuu
.
CRYP_AlgoD
 = 
CRYP_AlgoD_Eny
;

233 
TDES_CRYP_InSuu
.
CRYP_AlgoD
 = 
CRYP_AlgoD_Dey
;

235 
TDES_CRYP_InSuu
.
CRYP_AlgoMode
 = 
CRYP_AlgoMode_TDES_CBC
;

236 
TDES_CRYP_InSuu
.
CRYP_DaTy
 = 
CRYP_DaTy_8b
;

238 
	`CRYP_In
(&
TDES_CRYP_InSuu
);

241 
TDES_CRYP_KeyInSuu
.
CRYP_Key1Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

242 
keyaddr
+=4;

243 
TDES_CRYP_KeyInSuu
.
CRYP_Key1Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

244 
keyaddr
+=4;

245 
TDES_CRYP_KeyInSuu
.
CRYP_Key2Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

246 
keyaddr
+=4;

247 
TDES_CRYP_KeyInSuu
.
CRYP_Key2Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

248 
keyaddr
+=4;

249 
TDES_CRYP_KeyInSuu
.
CRYP_Key3Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

250 
keyaddr
+=4;

251 
TDES_CRYP_KeyInSuu
.
CRYP_Key3Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

252 
	`CRYP_KeyIn
(& 
TDES_CRYP_KeyInSuu
);

255 
TDES_CRYP_IVInSuu
.
CRYP_IV0Le
 = 
	`__REV
(*(
ut32_t
*)(
ivaddr
));

256 
ivaddr
+=4;

257 
TDES_CRYP_IVInSuu
.
CRYP_IV0Right

	`__REV
(*(
ut32_t
*)(
ivaddr
));

258 
	`CRYP_IVIn
(&
TDES_CRYP_IVInSuu
);

261 
	`CRYP_FIFOFlush
();

264 
	`CRYP_Cmd
(
ENABLE
);

266 if(
	`CRYP_GCmdStus
(=
DISABLE
)

270 (
ERROR
);

273 
i
=0; ((i<
Ingth
&& (
us
 !
ERROR
)); i+=8)

276 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

277 
puddr
+=4;

278 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

279 
puddr
+=4;

282 
cou
 = 0;

285 
busyus
 = 
	`CRYP_GFgStus
(
CRYP_FLAG_BUSY
);

286 
cou
++;

287 }(
cou
 !
TDESBUSY_TIMEOUT
&& (
busyus
 !
RESET
));

289 i(
busyus
 !
RESET
)

291 
us
 = 
ERROR
;

297 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

298 
ouuddr
+=4;

299 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

300 
ouuddr
+=4;

305 
	`CRYP_Cmd
(
DISABLE
);

307  
us
;

308 
	}
}

	@src/spl/stm32f4xx_dac.c

131 
	~"m32f4xx_dac.h
"

132 
	~"m32f4xx_rcc.h
"

147 
	#CR_CLEAR_MASK
 ((
ut32_t
)0x00000FFE)

	)

150 
	#DUAL_SWTRIG_SET
 ((
ut32_t
)0x00000003)

	)

151 
	#DUAL_SWTRIG_RESET
 ((
ut32_t
)0xFFFFFFFC)

	)

154 
	#DHR12R1_OFFSET
 ((
ut32_t
)0x00000008)

	)

155 
	#DHR12R2_OFFSET
 ((
ut32_t
)0x00000014)

	)

156 
	#DHR12RD_OFFSET
 ((
ut32_t
)0x00000020)

	)

159 
	#DOR_OFFSET
 ((
ut32_t
)0x0000002C)

	)

187 
	$DAC_DeIn
()

190 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_DAC
, 
ENABLE
);

192 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_DAC
, 
DISABLE
);

193 
	}
}

206 
	$DAC_In
(
ut32_t
 
DAC_Chl
, 
DAC_InTyDef
* 
DAC_InSu
)

208 
ut32_t
 
tmeg1
 = 0, 
tmeg2
 = 0;

211 
	`as_m
(
	`IS_DAC_TRIGGER
(
DAC_InSu
->
DAC_Trigg
));

212 
	`as_m
(
	`IS_DAC_GENERATE_WAVE
(
DAC_InSu
->
DAC_WaveGi
));

213 
	`as_m
(
	`IS_DAC_LFSR_UNMASK_TRIANGLE_AMPLITUDE
(
DAC_InSu
->
DAC_LFSRUnmask_TrngAmude
));

214 
	`as_m
(
	`IS_DAC_OUTPUT_BUFFER_STATE
(
DAC_InSu
->
DAC_OuutBufr
));

218 
tmeg1
 = 
DAC
->
CR
;

220 
tmeg1
 &~(
CR_CLEAR_MASK
 << 
DAC_Chl
);

227 
tmeg2
 = (
DAC_InSu
->
DAC_Trigg
 | DAC_InSu->
DAC_WaveGi
 |

228 
DAC_InSu
->
DAC_LFSRUnmask_TrngAmude
 | \

229 
DAC_InSu
->
DAC_OuutBufr
);

231 
tmeg1
 |
tmeg2
 << 
DAC_Chl
;

233 
DAC
->
CR
 = 
tmeg1
;

234 
	}
}

242 
	$DAC_SuIn
(
DAC_InTyDef
* 
DAC_InSu
)

246 
DAC_InSu
->
DAC_Trigg
 = 
DAC_Trigg_Ne
;

248 
DAC_InSu
->
DAC_WaveGi
 = 
DAC_WaveGi_Ne
;

250 
DAC_InSu
->
DAC_LFSRUnmask_TrngAmude
 = 
DAC_LFSRUnmask_B0
;

252 
DAC_InSu
->
DAC_OuutBufr
 = 
DAC_OuutBufr_Eb
;

253 
	}
}

266 
	$DAC_Cmd
(
ut32_t
 
DAC_Chl
, 
FuniڮS
 
NewS
)

269 
	`as_m
(
	`IS_DAC_CHANNEL
(
DAC_Chl
));

270 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

272 i(
NewS
 !
DISABLE
)

275 
DAC
->
CR
 |(
DAC_CR_EN1
 << 
DAC_Chl
);

280 
DAC
->
CR
 &(~(
DAC_CR_EN1
 << 
DAC_Chl
));

282 
	}
}

294 
	$DAC_SoweTriggCmd
(
ut32_t
 
DAC_Chl
, 
FuniڮS
 
NewS
)

297 
	`as_m
(
	`IS_DAC_CHANNEL
(
DAC_Chl
));

298 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

300 i(
NewS
 !
DISABLE
)

303 
DAC
->
SWTRIGR
 |(
ut32_t
)
DAC_SWTRIGR_SWTRIG1
 << (
DAC_Chl
 >> 4);

308 
DAC
->
SWTRIGR
 &~((
ut32_t
)
DAC_SWTRIGR_SWTRIG1
 << (
DAC_Chl
 >> 4));

310 
	}
}

318 
	$DAC_DuSoweTriggCmd
(
FuniڮS
 
NewS
)

321 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

323 i(
NewS
 !
DISABLE
)

326 
DAC
->
SWTRIGR
 |
DUAL_SWTRIG_SET
;

331 
DAC
->
SWTRIGR
 &
DUAL_SWTRIG_RESET
;

333 
	}
}

349 
	$DAC_WaveGiCmd
(
ut32_t
 
DAC_Chl
, ut32_
DAC_Wave
, 
FuniڮS
 
NewS
)

352 
	`as_m
(
	`IS_DAC_CHANNEL
(
DAC_Chl
));

353 
	`as_m
(
	`IS_DAC_WAVE
(
DAC_Wave
));

354 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

356 i(
NewS
 !
DISABLE
)

359 
DAC
->
CR
 |
DAC_Wave
 << 
DAC_Chl
;

364 
DAC
->
CR
 &~(
DAC_Wave
 << 
DAC_Chl
);

366 
	}
}

378 
	$DAC_SChl1Da
(
ut32_t
 
DAC_Align
, 
ut16_t
 
Da
)

380 
__IO
 
ut32_t
 
tmp
 = 0;

383 
	`as_m
(
	`IS_DAC_ALIGN
(
DAC_Align
));

384 
	`as_m
(
	`IS_DAC_DATA
(
Da
));

386 
tmp
 = (
ut32_t
)
DAC_BASE
;

387 
tmp
 +
DHR12R1_OFFSET
 + 
DAC_Align
;

390 *(
__IO
 
ut32_t
 *
tmp
 = 
Da
;

391 
	}
}

403 
	$DAC_SChl2Da
(
ut32_t
 
DAC_Align
, 
ut16_t
 
Da
)

405 
__IO
 
ut32_t
 
tmp
 = 0;

408 
	`as_m
(
	`IS_DAC_ALIGN
(
DAC_Align
));

409 
	`as_m
(
	`IS_DAC_DATA
(
Da
));

411 
tmp
 = (
ut32_t
)
DAC_BASE
;

412 
tmp
 +
DHR12R2_OFFSET
 + 
DAC_Align
;

415 *(
__IO
 
ut32_t
 *)
tmp
 = 
Da
;

416 
	}
}

431 
	$DAC_SDuChlDa
(
ut32_t
 
DAC_Align
, 
ut16_t
 
Da2
, ut16_
Da1
)

433 
ut32_t
 
da
 = 0, 
tmp
 = 0;

436 
	`as_m
(
	`IS_DAC_ALIGN
(
DAC_Align
));

437 
	`as_m
(
	`IS_DAC_DATA
(
Da1
));

438 
	`as_m
(
	`IS_DAC_DATA
(
Da2
));

441 i(
DAC_Align
 =
DAC_Align_8b_R
)

443 
da
 = ((
ut32_t
)
Da2
 << 8| 
Da1
;

447 
da
 = ((
ut32_t
)
Da2
 << 16| 
Da1
;

450 
tmp
 = (
ut32_t
)
DAC_BASE
;

451 
tmp
 +
DHR12RD_OFFSET
 + 
DAC_Align
;

454 *(
__IO
 
ut32_t
 *)
tmp
 = 
da
;

455 
	}
}

465 
ut16_t
 
	$DAC_GDaOuutVue
(
ut32_t
 
DAC_Chl
)

467 
__IO
 
ut32_t
 
tmp
 = 0;

470 
	`as_m
(
	`IS_DAC_CHANNEL
(
DAC_Chl
));

472 
tmp
 = (
ut32_t

DAC_BASE
 ;

473 
tmp
 +
DOR_OFFSET
 + ((
ut32_t
)
DAC_Chl
 >> 2);

476  (
ut16_t
(*(
__IO
 
ut32_t
*
tmp
);

477 
	}
}

510 
	$DAC_DMACmd
(
ut32_t
 
DAC_Chl
, 
FuniڮS
 
NewS
)

513 
	`as_m
(
	`IS_DAC_CHANNEL
(
DAC_Chl
));

514 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

516 i(
NewS
 !
DISABLE
)

519 
DAC
->
CR
 |(
DAC_CR_DMAEN1
 << 
DAC_Chl
);

524 
DAC
->
CR
 &(~(
DAC_CR_DMAEN1
 << 
DAC_Chl
));

526 
	}
}

558 
	$DAC_ITCfig
(
ut32_t
 
DAC_Chl
, ut32_
DAC_IT
, 
FuniڮS
 
NewS
)

561 
	`as_m
(
	`IS_DAC_CHANNEL
(
DAC_Chl
));

562 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

563 
	`as_m
(
	`IS_DAC_IT
(
DAC_IT
));

565 i(
NewS
 !
DISABLE
)

568 
DAC
->
CR
 |(
DAC_IT
 << 
DAC_Chl
);

573 
DAC
->
CR
 &(~(
ut32_t
)(
DAC_IT
 << 
DAC_Chl
));

575 
	}
}

590 
FgStus
 
	$DAC_GFgStus
(
ut32_t
 
DAC_Chl
, ut32_
DAC_FLAG
)

592 
FgStus
 
bus
 = 
RESET
;

594 
	`as_m
(
	`IS_DAC_CHANNEL
(
DAC_Chl
));

595 
	`as_m
(
	`IS_DAC_FLAG
(
DAC_FLAG
));

598 i((
DAC
->
SR
 & (
DAC_FLAG
 << 
DAC_Chl
)!(
ut8_t
)
RESET
)

601 
bus
 = 
SET
;

606 
bus
 = 
RESET
;

609  
bus
;

610 
	}
}

625 
	$DAC_CˬFg
(
ut32_t
 
DAC_Chl
, ut32_
DAC_FLAG
)

628 
	`as_m
(
	`IS_DAC_CHANNEL
(
DAC_Chl
));

629 
	`as_m
(
	`IS_DAC_FLAG
(
DAC_FLAG
));

632 
DAC
->
SR
 = (
DAC_FLAG
 << 
DAC_Chl
);

633 
	}
}

648 
ITStus
 
	$DAC_GITStus
(
ut32_t
 
DAC_Chl
, ut32_
DAC_IT
)

650 
ITStus
 
bus
 = 
RESET
;

651 
ut32_t
 
abˡus
 = 0;

654 
	`as_m
(
	`IS_DAC_CHANNEL
(
DAC_Chl
));

655 
	`as_m
(
	`IS_DAC_IT
(
DAC_IT
));

658 
abˡus
 = (
DAC
->
CR
 & (
DAC_IT
 << 
DAC_Chl
)) ;

661 i(((
DAC
->
SR
 & (
DAC_IT
 << 
DAC_Chl
)!(
ut32_t
)
RESET
&& 
abˡus
)

664 
bus
 = 
SET
;

669 
bus
 = 
RESET
;

672  
bus
;

673 
	}
}

688 
	$DAC_CˬITPdgB
(
ut32_t
 
DAC_Chl
, ut32_
DAC_IT
)

691 
	`as_m
(
	`IS_DAC_CHANNEL
(
DAC_Chl
));

692 
	`as_m
(
	`IS_DAC_IT
(
DAC_IT
));

695 
DAC
->
SR
 = (
DAC_IT
 << 
DAC_Chl
);

696 
	}
}

	@src/spl/stm32f4xx_dbgmcu.c

29 
	~"m32f4xx_dbgmcu.h
"

42 
	#IDCODE_DEVID_MASK
 ((
ut32_t
)0x00000FFF)

	)

58 
ut32_t
 
	$DBGMCU_GREVID
()

60 (
DBGMCU
->
IDCODE
 >> 16);

61 
	}
}

68 
ut32_t
 
	$DBGMCU_GDEVID
()

70 (
DBGMCU
->
IDCODE
 & 
IDCODE_DEVID_MASK
);

71 
	}
}

84 
	$DBGMCU_Cfig
(
ut32_t
 
DBGMCU_Ph
, 
FuniڮS
 
NewS
)

87 
	`as_m
(
	`IS_DBGMCU_PERIPH
(
DBGMCU_Ph
));

88 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

89 i(
NewS
 !
DISABLE
)

91 
DBGMCU
->
CR
 |
DBGMCU_Ph
;

95 
DBGMCU
->
CR
 &~
DBGMCU_Ph
;

97 
	}
}

123 
	$DBGMCU_APB1PhCfig
(
ut32_t
 
DBGMCU_Ph
, 
FuniڮS
 
NewS
)

126 
	`as_m
(
	`IS_DBGMCU_APB1PERIPH
(
DBGMCU_Ph
));

127 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

129 i(
NewS
 !
DISABLE
)

131 
DBGMCU
->
APB1FZ
 |
DBGMCU_Ph
;

135 
DBGMCU
->
APB1FZ
 &~
DBGMCU_Ph
;

137 
	}
}

152 
	$DBGMCU_APB2PhCfig
(
ut32_t
 
DBGMCU_Ph
, 
FuniڮS
 
NewS
)

155 
	`as_m
(
	`IS_DBGMCU_APB2PERIPH
(
DBGMCU_Ph
));

156 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

158 i(
NewS
 !
DISABLE
)

160 
DBGMCU
->
APB2FZ
 |
DBGMCU_Ph
;

164 
DBGMCU
->
APB2FZ
 &~
DBGMCU_Ph
;

166 
	}
}

	@src/spl/stm32f4xx_dcmi.c

86 
	~"m32f4xx_dcmi.h
"

87 
	~"m32f4xx_rcc.h
"

126 
	$DCMI_DeIn
()

128 
DCMI
->
CR
 = 0x0;

129 
DCMI
->
IER
 = 0x0;

130 
DCMI
->
ICR
 = 0x1F;

131 
DCMI
->
ESCR
 = 0x0;

132 
DCMI
->
ESUR
 = 0x0;

133 
DCMI
->
CWSTRTR
 = 0x0;

134 
DCMI
->
CWSIZER
 = 0x0;

135 
	}
}

143 
	$DCMI_In
(
DCMI_InTyDef
* 
DCMI_InSu
)

145 
ut32_t
 
mp
 = 0x0;

148 
	`as_m
(
	`IS_DCMI_CAPTURE_MODE
(
DCMI_InSu
->
DCMI_CtuMode
));

149 
	`as_m
(
	`IS_DCMI_SYNCHRO
(
DCMI_InSu
->
DCMI_SynchroMode
));

150 
	`as_m
(
	`IS_DCMI_PCKPOLARITY
(
DCMI_InSu
->
DCMI_PCKPެy
));

151 
	`as_m
(
	`IS_DCMI_VSPOLARITY
(
DCMI_InSu
->
DCMI_VSPެy
));

152 
	`as_m
(
	`IS_DCMI_HSPOLARITY
(
DCMI_InSu
->
DCMI_HSPެy
));

153 
	`as_m
(
	`IS_DCMI_CAPTURE_RATE
(
DCMI_InSu
->
DCMI_CtuRe
));

154 
	`as_m
(
	`IS_DCMI_EXTENDED_DATA
(
DCMI_InSu
->
DCMI_ExndedDaMode
));

158 
DCMI
->
CR
 &~(
DCMI_CR_ENABLE
 | 
DCMI_CR_CAPTURE
);

161 
mp
 = 
DCMI
->
CR
;

163 
mp
 &~((
ut32_t
)
DCMI_CR_CM
 | 
DCMI_CR_ESS
 | 
DCMI_CR_PCKPOL
 |

164 
DCMI_CR_HSPOL
 | 
DCMI_CR_VSPOL
 | 
DCMI_CR_FCRC_0
 |

165 
DCMI_CR_FCRC_1
 | 
DCMI_CR_EDM_0
 | 
DCMI_CR_EDM_1
);

168 
mp
 |((
ut32_t
)
DCMI_InSu
->
DCMI_CtuMode
 |

169 
DCMI_InSu
->
DCMI_SynchroMode
 |

170 
DCMI_InSu
->
DCMI_PCKPެy
 |

171 
DCMI_InSu
->
DCMI_VSPެy
 |

172 
DCMI_InSu
->
DCMI_HSPެy
 |

173 
DCMI_InSu
->
DCMI_CtuRe
 |

174 
DCMI_InSu
->
DCMI_ExndedDaMode
);

176 
DCMI
->
CR
 = 
mp
;

177 
	}
}

185 
	$DCMI_SuIn
(
DCMI_InTyDef
* 
DCMI_InSu
)

188 
DCMI_InSu
->
DCMI_CtuMode
 = 
DCMI_CtuMode_Ctuous
;

189 
DCMI_InSu
->
DCMI_SynchroMode
 = 
DCMI_SynchroMode_Hdwe
;

190 
DCMI_InSu
->
DCMI_PCKPެy
 = 
DCMI_PCKPެy_Flg
;

191 
DCMI_InSu
->
DCMI_VSPެy
 = 
DCMI_VSPެy_Low
;

192 
DCMI_InSu
->
DCMI_HSPެy
 = 
DCMI_HSPެy_Low
;

193 
DCMI_InSu
->
DCMI_CtuRe
 = 
DCMI_CtuRe_A_Fme
;

194 
DCMI_InSu
->
DCMI_ExndedDaMode
 = 
DCMI_ExndedDaMode_8b
;

195 
	}
}

205 
	$DCMI_CROPCfig
(
DCMI_CROPInTyDef
* 
DCMI_CROPInSu
)

208 
DCMI
->
CWSTRTR
 = (
ut32_t
)((ut32_t)
DCMI_CROPInSu
->
DCMI_HizڏlOfftCou
 |

209 ((
ut32_t
)
DCMI_CROPInSu
->
DCMI_VtilSLe
 << 16));

212 
DCMI
->
CWSIZER
 = (
ut32_t
)(
DCMI_CROPInSu
->
DCMI_CtuCou
 |

213 ((
ut32_t
)
DCMI_CROPInSu
->
DCMI_VtilLeCou
 << 16));

214 
	}
}

223 
	$DCMI_CROPCmd
(
FuniڮS
 
NewS
)

226 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

228 i(
NewS
 !
DISABLE
)

231 
DCMI
->
CR
 |(
ut32_t
)
DCMI_CR_CROP
;

236 
DCMI
->
CR
 &~(
ut32_t
)
DCMI_CR_CROP
;

238 
	}
}

246 
	$DCMI_SEmbeddedSynchroCodes
(
DCMI_CodesInTyDef
* 
DCMI_CodesInSu
)

248 
DCMI
->
ESCR
 = (
ut32_t
)(
DCMI_CodesInSu
->
DCMI_FmeSCode
 |

249 ((
ut32_t
)
DCMI_CodesInSu
->
DCMI_LeSCode
 << 8)|

250 ((
ut32_t
)
DCMI_CodesInSu
->
DCMI_LeEndCode
 << 16)|

251 ((
ut32_t
)
DCMI_CodesInSu
->
DCMI_FmeEndCode
 << 24));

252 
	}
}

261 
	$DCMI_JPEGCmd
(
FuniڮS
 
NewS
)

264 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

266 i(
NewS
 !
DISABLE
)

269 
DCMI
->
CR
 |(
ut32_t
)
DCMI_CR_JPEG
;

274 
DCMI
->
CR
 &~(
ut32_t
)
DCMI_CR_JPEG
;

276 
	}
}

299 
	$DCMI_Cmd
(
FuniڮS
 
NewS
)

302 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

304 i(
NewS
 !
DISABLE
)

307 
DCMI
->
CR
 |(
ut32_t
)
DCMI_CR_ENABLE
;

312 
DCMI
->
CR
 &~(
ut32_t
)
DCMI_CR_ENABLE
;

314 
	}
}

322 
	$DCMI_CtuCmd
(
FuniڮS
 
NewS
)

325 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

327 i(
NewS
 !
DISABLE
)

330 
DCMI
->
CR
 |(
ut32_t
)
DCMI_CR_CAPTURE
;

335 
DCMI
->
CR
 &~(
ut32_t
)
DCMI_CR_CAPTURE
;

337 
	}
}

344 
ut32_t
 
	$DCMI_RdDa
()

346  
DCMI
->
DR
;

347 
	}
}

377 
	$DCMI_ITCfig
(
ut16_t
 
DCMI_IT
, 
FuniڮS
 
NewS
)

380 
	`as_m
(
	`IS_DCMI_CONFIG_IT
(
DCMI_IT
));

381 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

383 i(
NewS
 !
DISABLE
)

386 
DCMI
->
IER
 |
DCMI_IT
;

391 
DCMI
->
IER
 &(
ut16_t
)(~
DCMI_IT
);

393 
	}
}

414 
FgStus
 
	$DCMI_GFgStus
(
ut16_t
 
DCMI_FLAG
)

416 
FgStus
 
bus
 = 
RESET
;

417 
ut32_t
 
dcmeg
, 
meg
 = 0;

420 
	`as_m
(
	`IS_DCMI_GET_FLAG
(
DCMI_FLAG
));

423 
dcmeg
 = (((
ut16_t
)
DCMI_FLAG
) >> 12);

425 i(
dcmeg
 == 0x00)

427 
meg

DCMI
->
RISR
;

429 i(
dcmeg
 == 0x02)

431 
meg
 = 
DCMI
->
SR
;

435 
meg
 = 
DCMI
->
MISR
;

438 i((
meg
 & 
DCMI_FLAG
!(
ut16_t
)
RESET
 )

440 
bus
 = 
SET
;

444 
bus
 = 
RESET
;

447  
bus
;

448 
	}
}

461 
	$DCMI_CˬFg
(
ut16_t
 
DCMI_FLAG
)

464 
	`as_m
(
	`IS_DCMI_CLEAR_FLAG
(
DCMI_FLAG
));

469 
DCMI
->
ICR
 = 
DCMI_FLAG
;

470 
	}
}

483 
ITStus
 
	$DCMI_GITStus
(
ut16_t
 
DCMI_IT
)

485 
ITStus
 
bus
 = 
RESET
;

486 
ut32_t
 
us
 = 0;

489 
	`as_m
(
	`IS_DCMI_GET_IT
(
DCMI_IT
));

491 
us
 = 
DCMI
->
MISR
 & 
DCMI_IT
;

493 i((
us
 !(
ut16_t
)
RESET
))

495 
bus
 = 
SET
;

499 
bus
 = 
RESET
;

501  
bus
;

502 
	}
}

515 
	$DCMI_CˬITPdgB
(
ut16_t
 
DCMI_IT
)

520 
DCMI
->
ICR
 = 
DCMI_IT
;

521 
	}
}

	@src/spl/stm32f4xx_dma.c

124 
	~"m32f4xx_dma.h
"

125 
	~"m32f4xx_rcc.h
"

140 
	#TRANSFER_IT_ENABLE_MASK
 (
ut32_t
)(
DMA_SxCR_TCIE
 | 
DMA_SxCR_HTIE
 | \

	)

141 
	gDMA_SxCR_TEIE
 | 
	gDMA_SxCR_DMEIE
)

143 
	#DMA_Sm0_IT_MASK
 (
ut32_t
)(
DMA_LISR_FEIF0
 | 
DMA_LISR_DMEIF0
 | \

	)

144 
	gDMA_LISR_TEIF0
 | 
	gDMA_LISR_HTIF0
 | \

145 
	gDMA_LISR_TCIF0
)

147 
	#DMA_Sm1_IT_MASK
 (
ut32_t
)(
DMA_Sm0_IT_MASK
 << 6)

	)

148 
	#DMA_Sm2_IT_MASK
 (
ut32_t
)(
DMA_Sm0_IT_MASK
 << 16)

	)

149 
	#DMA_Sm3_IT_MASK
 (
ut32_t
)(
DMA_Sm0_IT_MASK
 << 22)

	)

150 
	#DMA_Sm4_IT_MASK
 (
ut32_t
)(
DMA_Sm0_IT_MASK
 | (ut32_t)0x20000000)

	)

151 
	#DMA_Sm5_IT_MASK
 (
ut32_t
)(
DMA_Sm1_IT_MASK
 | (ut32_t)0x20000000)

	)

152 
	#DMA_Sm6_IT_MASK
 (
ut32_t
)(
DMA_Sm2_IT_MASK
 | (ut32_t)0x20000000)

	)

153 
	#DMA_Sm7_IT_MASK
 (
ut32_t
)(
DMA_Sm3_IT_MASK
 | (ut32_t)0x20000000)

	)

154 
	#TRANSFER_IT_MASK
 (
ut32_t
)0x0F3C0F3C

	)

155 
	#HIGH_ISR_MASK
 (
ut32_t
)0x20000000

	)

156 
	#RESERVED_MASK
 (
ut32_t
)0x0F7D0F7D

	)

196 
	$DMA_DeIn
(
DMA_Sm_TyDef
* 
DMAy_Smx
)

199 
	`as_m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Smx
));

202 
DMAy_Smx
->
CR
 &~((
ut32_t
)
DMA_SxCR_EN
);

205 
DMAy_Smx
->
CR
 = 0;

208 
DMAy_Smx
->
NDTR
 = 0;

211 
DMAy_Smx
->
PAR
 = 0;

214 
DMAy_Smx
->
M0AR
 = 0;

217 
DMAy_Smx
->
M1AR
 = 0;

220 
DMAy_Smx
->
FCR
 = (
ut32_t
)0x00000021;

223 i(
DMAy_Smx
 =
DMA1_Sm0
)

226 
DMA1
->
LIFCR
 = 
DMA_Sm0_IT_MASK
;

228 i(
DMAy_Smx
 =
DMA1_Sm1
)

231 
DMA1
->
LIFCR
 = 
DMA_Sm1_IT_MASK
;

233 i(
DMAy_Smx
 =
DMA1_Sm2
)

236 
DMA1
->
LIFCR
 = 
DMA_Sm2_IT_MASK
;

238 i(
DMAy_Smx
 =
DMA1_Sm3
)

241 
DMA1
->
LIFCR
 = 
DMA_Sm3_IT_MASK
;

243 i(
DMAy_Smx
 =
DMA1_Sm4
)

246 
DMA1
->
HIFCR
 = 
DMA_Sm4_IT_MASK
;

248 i(
DMAy_Smx
 =
DMA1_Sm5
)

251 
DMA1
->
HIFCR
 = 
DMA_Sm5_IT_MASK
;

253 i(
DMAy_Smx
 =
DMA1_Sm6
)

256 
DMA1
->
HIFCR
 = (
ut32_t
)
DMA_Sm6_IT_MASK
;

258 i(
DMAy_Smx
 =
DMA1_Sm7
)

261 
DMA1
->
HIFCR
 = 
DMA_Sm7_IT_MASK
;

263 i(
DMAy_Smx
 =
DMA2_Sm0
)

266 
DMA2
->
LIFCR
 = 
DMA_Sm0_IT_MASK
;

268 i(
DMAy_Smx
 =
DMA2_Sm1
)

271 
DMA2
->
LIFCR
 = 
DMA_Sm1_IT_MASK
;

273 i(
DMAy_Smx
 =
DMA2_Sm2
)

276 
DMA2
->
LIFCR
 = 
DMA_Sm2_IT_MASK
;

278 i(
DMAy_Smx
 =
DMA2_Sm3
)

281 
DMA2
->
LIFCR
 = 
DMA_Sm3_IT_MASK
;

283 i(
DMAy_Smx
 =
DMA2_Sm4
)

286 
DMA2
->
HIFCR
 = 
DMA_Sm4_IT_MASK
;

288 i(
DMAy_Smx
 =
DMA2_Sm5
)

291 
DMA2
->
HIFCR
 = 
DMA_Sm5_IT_MASK
;

293 i(
DMAy_Smx
 =
DMA2_Sm6
)

296 
DMA2
->
HIFCR
 = 
DMA_Sm6_IT_MASK
;

300 i(
DMAy_Smx
 =
DMA2_Sm7
)

303 
DMA2
->
HIFCR
 = 
DMA_Sm7_IT_MASK
;

306 
	}
}

319 
	$DMA_In
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
DMA_InTyDef
* 
DMA_InSu
)

321 
ut32_t
 
tmeg
 = 0;

324 
	`as_m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Smx
));

325 
	`as_m
(
	`IS_DMA_CHANNEL
(
DMA_InSu
->
DMA_Chl
));

326 
	`as_m
(
	`IS_DMA_DIRECTION
(
DMA_InSu
->
DMA_DIR
));

327 
	`as_m
(
	`IS_DMA_BUFFER_SIZE
(
DMA_InSu
->
DMA_BufrSize
));

328 
	`as_m
(
	`IS_DMA_PERIPHERAL_INC_STATE
(
DMA_InSu
->
DMA_PhInc
));

329 
	`as_m
(
	`IS_DMA_MEMORY_INC_STATE
(
DMA_InSu
->
DMA_MemyInc
));

330 
	`as_m
(
	`IS_DMA_PERIPHERAL_DATA_SIZE
(
DMA_InSu
->
DMA_PhDaSize
));

331 
	`as_m
(
	`IS_DMA_MEMORY_DATA_SIZE
(
DMA_InSu
->
DMA_MemyDaSize
));

332 
	`as_m
(
	`IS_DMA_MODE
(
DMA_InSu
->
DMA_Mode
));

333 
	`as_m
(
	`IS_DMA_PRIORITY
(
DMA_InSu
->
DMA_Priܙy
));

334 
	`as_m
(
	`IS_DMA_FIFO_MODE_STATE
(
DMA_InSu
->
DMA_FIFOMode
));

335 
	`as_m
(
	`IS_DMA_FIFO_THRESHOLD
(
DMA_InSu
->
DMA_FIFOThshd
));

336 
	`as_m
(
	`IS_DMA_MEMORY_BURST
(
DMA_InSu
->
DMA_MemyBur
));

337 
	`as_m
(
	`IS_DMA_PERIPHERAL_BURST
(
DMA_InSu
->
DMA_PhBur
));

341 
tmeg
 = 
DMAy_Smx
->
CR
;

344 
tmeg
 &((
ut32_t
)~(
DMA_SxCR_CHSEL
 | 
DMA_SxCR_MBURST
 | 
DMA_SxCR_PBURST
 | \

345 
DMA_SxCR_PL
 | 
DMA_SxCR_MSIZE
 | 
DMA_SxCR_PSIZE
 | \

346 
DMA_SxCR_MINC
 | 
DMA_SxCR_PINC
 | 
DMA_SxCR_CIRC
 | \

347 
DMA_SxCR_DIR
));

360 
tmeg
 |
DMA_InSu
->
DMA_Chl
 | DMA_InSu->
DMA_DIR
 |

361 
DMA_InSu
->
DMA_PhInc
 | DMA_InSu->
DMA_MemyInc
 |

362 
DMA_InSu
->
DMA_PhDaSize
 | DMA_InSu->
DMA_MemyDaSize
 |

363 
DMA_InSu
->
DMA_Mode
 | DMA_InSu->
DMA_Priܙy
 |

364 
DMA_InSu
->
DMA_MemyBur
 | DMA_InSu->
DMA_PhBur
;

367 
DMAy_Smx
->
CR
 = 
tmeg
;

371 
tmeg
 = 
DMAy_Smx
->
FCR
;

374 
tmeg
 &(
ut32_t
)~(
DMA_SxFCR_DMDIS
 | 
DMA_SxFCR_FTH
);

379 
tmeg
 |
DMA_InSu
->
DMA_FIFOMode
 | DMA_InSu->
DMA_FIFOThshd
;

382 
DMAy_Smx
->
FCR
 = 
tmeg
;

386 
DMAy_Smx
->
NDTR
 = 
DMA_InSu
->
DMA_BufrSize
;

390 
DMAy_Smx
->
PAR
 = 
DMA_InSu
->
DMA_PhBaAddr
;

394 
DMAy_Smx
->
M0AR
 = 
DMA_InSu
->
DMA_Memy0BaAddr
;

395 
	}
}

403 
	$DMA_SuIn
(
DMA_InTyDef
* 
DMA_InSu
)

407 
DMA_InSu
->
DMA_Chl
 = 0;

410 
DMA_InSu
->
DMA_PhBaAddr
 = 0;

413 
DMA_InSu
->
DMA_Memy0BaAddr
 = 0;

416 
DMA_InSu
->
DMA_DIR
 = 
DMA_DIR_PhToMemy
;

419 
DMA_InSu
->
DMA_BufrSize
 = 0;

422 
DMA_InSu
->
DMA_PhInc
 = 
DMA_PhInc_Dib
;

425 
DMA_InSu
->
DMA_MemyInc
 = 
DMA_MemyInc_Dib
;

428 
DMA_InSu
->
DMA_PhDaSize
 = 
DMA_PhDaSize_By
;

431 
DMA_InSu
->
DMA_MemyDaSize
 = 
DMA_MemyDaSize_By
;

434 
DMA_InSu
->
DMA_Mode
 = 
DMA_Mode_Nm
;

437 
DMA_InSu
->
DMA_Priܙy
 = 
DMA_Priܙy_Low
;

440 
DMA_InSu
->
DMA_FIFOMode
 = 
DMA_FIFOMode_Dib
;

443 
DMA_InSu
->
DMA_FIFOThshd
 = 
DMA_FIFOThshd_1QurFu
;

446 
DMA_InSu
->
DMA_MemyBur
 = 
DMA_MemyBur_Sg
;

449 
DMA_InSu
->
DMA_PhBur
 = 
DMA_PhBur_Sg
;

450 
	}
}

478 
	$DMA_Cmd
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
FuniڮS
 
NewS
)

481 
	`as_m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Smx
));

482 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

484 i(
NewS
 !
DISABLE
)

487 
DMAy_Smx
->
CR
 |(
ut32_t
)
DMA_SxCR_EN
;

492 
DMAy_Smx
->
CR
 &~(
ut32_t
)
DMA_SxCR_EN
;

494 
	}
}

514 
	$DMA_PhIncOfftSizeCfig
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
ut32_t
 
DMA_Pcos
)

517 
	`as_m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Smx
));

518 
	`as_m
(
	`IS_DMA_PINCOS_SIZE
(
DMA_Pcos
));

521 if(
DMA_Pcos
 !
DMA_PINCOS_Psize
)

524 
DMAy_Smx
->
CR
 |(
ut32_t
)
DMA_SxCR_PINCOS
;

529 
DMAy_Smx
->
CR
 &~(
ut32_t
)
DMA_SxCR_PINCOS
;

531 
	}
}

550 
	$DMA_FlowCڌrCfig
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
ut32_t
 
DMA_FlowCl
)

553 
	`as_m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Smx
));

554 
	`as_m
(
	`IS_DMA_FLOW_CTRL
(
DMA_FlowCl
));

557 if(
DMA_FlowCl
 !
DMA_FlowCl_Memy
)

560 
DMAy_Smx
->
CR
 |(
ut32_t
)
DMA_SxCR_PFCTRL
;

565 
DMAy_Smx
->
CR
 &~(
ut32_t
)
DMA_SxCR_PFCTRL
;

567 
	}
}

632 
	$DMA_SCuDaCou
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
ut16_t
 
Cou
)

635 
	`as_m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Smx
));

638 
DMAy_Smx
->
NDTR
 = (
ut16_t
)
Cou
;

639 
	}
}

647 
ut16_t
 
	$DMA_GCuDaCou
(
DMA_Sm_TyDef
* 
DMAy_Smx
)

650 
	`as_m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Smx
));

653  ((
ut16_t
)(
DMAy_Smx
->
NDTR
));

654 
	}
}

730 
	$DMA_DoubBufrModeCfig
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
ut32_t
 
Memy1BaAddr
,

731 
ut32_t
 
DMA_CutMemy
)

734 
	`as_m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Smx
));

735 
	`as_m
(
	`IS_DMA_CURRENT_MEM
(
DMA_CutMemy
));

737 i(
DMA_CutMemy
 !
DMA_Memy_0
)

740 
DMAy_Smx
->
CR
 |(
ut32_t
)(
DMA_SxCR_CT
);

745 
DMAy_Smx
->
CR
 &~(
ut32_t
)(
DMA_SxCR_CT
);

749 
DMAy_Smx
->
M1AR
 = 
Memy1BaAddr
;

750 
	}
}

761 
	$DMA_DoubBufrModeCmd
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
FuniڮS
 
NewS
)

764 
	`as_m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Smx
));

765 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

768 i(
NewS
 !
DISABLE
)

771 
DMAy_Smx
->
CR
 |(
ut32_t
)
DMA_SxCR_DBM
;

776 
DMAy_Smx
->
CR
 &~(
ut32_t
)
DMA_SxCR_DBM
;

778 
	}
}

802 
	$DMA_MemyTgCfig
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
ut32_t
 
MemyBaAddr
,

803 
ut32_t
 
DMA_MemyTg
)

806 
	`as_m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Smx
));

807 
	`as_m
(
	`IS_DMA_CURRENT_MEM
(
DMA_MemyTg
));

810 i(
DMA_MemyTg
 !
DMA_Memy_0
)

813 
DMAy_Smx
->
M1AR
 = 
MemyBaAddr
;

818 
DMAy_Smx
->
M0AR
 = 
MemyBaAddr
;

820 
	}
}

828 
ut32_t
 
	$DMA_GCutMemyTg
(
DMA_Sm_TyDef
* 
DMAy_Smx
)

830 
ut32_t
 
tmp
 = 0;

833 
	`as_m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Smx
));

836 i((
DMAy_Smx
->
CR
 & 
DMA_SxCR_CT
) != 0)

839 
tmp
 = 1;

844 
tmp
 = 0;

846  
tmp
;

847 
	}
}

943 
FuniڮS
 
	$DMA_GCmdStus
(
DMA_Sm_TyDef
* 
DMAy_Smx
)

945 
FuniڮS
 
e
 = 
DISABLE
;

948 
	`as_m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Smx
));

950 i((
DMAy_Smx
->
CR
 & (
ut32_t
)
DMA_SxCR_EN
) != 0)

953 
e
 = 
ENABLE
;

959 
e
 = 
DISABLE
;

961  
e
;

962 
	}
}

977 
ut32_t
 
	$DMA_GFIFOStus
(
DMA_Sm_TyDef
* 
DMAy_Smx
)

979 
ut32_t
 
tmeg
 = 0;

982 
	`as_m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Smx
));

985 
tmeg
 = (
ut32_t
)((
DMAy_Smx
->
FCR
 & 
DMA_SxFCR_FS
));

987  
tmeg
;

988 
	}
}

1004 
FgStus
 
	$DMA_GFgStus
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
ut32_t
 
DMA_FLAG
)

1006 
FgStus
 
bus
 = 
RESET
;

1007 
DMA_TyDef
* 
DMAy
;

1008 
ut32_t
 
tmeg
 = 0;

1011 
	`as_m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Smx
));

1012 
	`as_m
(
	`IS_DMA_GET_FLAG
(
DMA_FLAG
));

1015 i(
DMAy_Smx
 < 
DMA2_Sm0
)

1018 
DMAy
 = 
DMA1
;

1023 
DMAy
 = 
DMA2
;

1027 i((
DMA_FLAG
 & 
HIGH_ISR_MASK
!(
ut32_t
)
RESET
)

1030 
tmeg
 = 
DMAy
->
HISR
;

1035 
tmeg
 = 
DMAy
->
LISR
;

1039 
tmeg
 &(
ut32_t
)
RESERVED_MASK
;

1042 i((
tmeg
 & 
DMA_FLAG
!(
ut32_t
)
RESET
)

1045 
bus
 = 
SET
;

1050 
bus
 = 
RESET
;

1054  
bus
;

1055 
	}
}

1071 
	$DMA_CˬFg
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
ut32_t
 
DMA_FLAG
)

1073 
DMA_TyDef
* 
DMAy
;

1076 
	`as_m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Smx
));

1077 
	`as_m
(
	`IS_DMA_CLEAR_FLAG
(
DMA_FLAG
));

1080 i(
DMAy_Smx
 < 
DMA2_Sm0
)

1083 
DMAy
 = 
DMA1
;

1088 
DMAy
 = 
DMA2
;

1092 i((
DMA_FLAG
 & 
HIGH_ISR_MASK
!(
ut32_t
)
RESET
)

1095 
DMAy
->
HIFCR
 = (
ut32_t
)(
DMA_FLAG
 & 
RESERVED_MASK
);

1100 
DMAy
->
LIFCR
 = (
ut32_t
)(
DMA_FLAG
 & 
RESERVED_MASK
);

1102 
	}
}

1118 
	$DMA_ITCfig
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
ut32_t
 
DMA_IT
, 
FuniڮS
 
NewS
)

1121 
	`as_m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Smx
));

1122 
	`as_m
(
	`IS_DMA_CONFIG_IT
(
DMA_IT
));

1123 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1126 i((
DMA_IT
 & 
DMA_IT_FE
) != 0)

1128 i(
NewS
 !
DISABLE
)

1131 
DMAy_Smx
->
FCR
 |(
ut32_t
)
DMA_IT_FE
;

1136 
DMAy_Smx
->
FCR
 &~(
ut32_t
)
DMA_IT_FE
;

1141 i(
DMA_IT
 !
DMA_IT_FE
)

1143 i(
NewS
 !
DISABLE
)

1146 
DMAy_Smx
->
CR
 |(
ut32_t
)(
DMA_IT
 & 
TRANSFER_IT_ENABLE_MASK
);

1151 
DMAy_Smx
->
CR
 &~(
ut32_t
)(
DMA_IT
 & 
TRANSFER_IT_ENABLE_MASK
);

1154 
	}
}

1170 
ITStus
 
	$DMA_GITStus
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
ut32_t
 
DMA_IT
)

1172 
ITStus
 
bus
 = 
RESET
;

1173 
DMA_TyDef
* 
DMAy
;

1174 
ut32_t
 
tmeg
 = 0, 
abˡus
 = 0;

1177 
	`as_m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Smx
));

1178 
	`as_m
(
	`IS_DMA_GET_IT
(
DMA_IT
));

1181 i(
DMAy_Smx
 < 
DMA2_Sm0
)

1184 
DMAy
 = 
DMA1
;

1189 
DMAy
 = 
DMA2
;

1193 i((
DMA_IT
 & 
TRANSFER_IT_MASK
!(
ut32_t
)
RESET
)

1196 
tmeg
 = (
ut32_t
)((
DMA_IT
 >> 11& 
TRANSFER_IT_ENABLE_MASK
);

1199 
abˡus
 = (
ut32_t
)(
DMAy_Smx
->
CR
 & 
tmeg
);

1204 
abˡus
 = (
ut32_t
)(
DMAy_Smx
->
FCR
 & 
DMA_IT_FE
);

1208 i((
DMA_IT
 & 
HIGH_ISR_MASK
!(
ut32_t
)
RESET
)

1211 
tmeg
 = 
DMAy
->
HISR
 ;

1216 
tmeg
 = 
DMAy
->
LISR
 ;

1220 
tmeg
 &(
ut32_t
)
RESERVED_MASK
;

1223 i(((
tmeg
 & 
DMA_IT
!(
ut32_t
)
RESET
&& (
abˡus
 != (uint32_t)RESET))

1226 
bus
 = 
SET
;

1231 
bus
 = 
RESET
;

1235  
bus
;

1236 
	}
}

1252 
	$DMA_CˬITPdgB
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
ut32_t
 
DMA_IT
)

1254 
DMA_TyDef
* 
DMAy
;

1257 
	`as_m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Smx
));

1258 
	`as_m
(
	`IS_DMA_CLEAR_IT
(
DMA_IT
));

1261 i(
DMAy_Smx
 < 
DMA2_Sm0
)

1264 
DMAy
 = 
DMA1
;

1269 
DMAy
 = 
DMA2
;

1273 i((
DMA_IT
 & 
HIGH_ISR_MASK
!(
ut32_t
)
RESET
)

1276 
DMAy
->
HIFCR
 = (
ut32_t
)(
DMA_IT
 & 
RESERVED_MASK
);

1281 
DMAy
->
LIFCR
 = (
ut32_t
)(
DMA_IT
 & 
RESERVED_MASK
);

1283 
	}
}

	@src/spl/stm32f4xx_dma2d.c

58 
	~"m32f4xx_dma2d.h
"

59 
	~"m32f4xx_rcc.h
"

77 
	#CR_MASK
 ((
ut32_t
)0xFFFCE0FC

	)

78 
	#PFCCR_MASK
 ((
ut32_t
)0x00FC00C0

	)

79 
	#DEAD_MASK
 ((
ut32_t
)0xFFFF00FE

	)

111 
	$DMA2D_DeIn
()

114 
	`RCC_AHB1PhRetCmd
(
RCC_AHB1Ph_DMA2D
, 
ENABLE
);

116 
	`RCC_AHB1PhRetCmd
(
RCC_AHB1Ph_DMA2D
, 
DISABLE
);

117 
	}
}

128 
	$DMA2D_In
(
DMA2D_InTyDef
* 
DMA2D_InSu
)

131 
ut32_t
 
outg
 = 0;

132 
ut32_t
 
oued
 = 0;

133 
ut32_t
 
ouha
 = 0;

134 
ut32_t
 
pixle
 = 0;

137 
	`as_m
(
	`IS_DMA2D_MODE
(
DMA2D_InSu
->
DMA2D_Mode
));

138 
	`as_m
(
	`IS_DMA2D_CMODE
(
DMA2D_InSu
->
DMA2D_CMode
));

139 
	`as_m
(
	`IS_DMA2D_OGREEN
(
DMA2D_InSu
->
DMA2D_OuutG
));

140 
	`as_m
(
	`IS_DMA2D_ORED
(
DMA2D_InSu
->
DMA2D_OuutRed
));

141 
	`as_m
(
	`IS_DMA2D_OBLUE
(
DMA2D_InSu
->
DMA2D_OuutBlue
));

142 
	`as_m
(
	`IS_DMA2D_OALPHA
(
DMA2D_InSu
->
DMA2D_OuutAha
));

143 
	`as_m
(
	`IS_DMA2D_OUTPUT_OFFSET
(
DMA2D_InSu
->
DMA2D_OuutOfft
));

144 
	`as_m
(
	`IS_DMA2D_LINE
(
DMA2D_InSu
->
DMA2D_NumbOfLe
));

145 
	`as_m
(
	`IS_DMA2D_PIXEL
(
DMA2D_InSu
->
DMA2D_PixPLe
));

148 
DMA2D
->
CR
 &(
ut32_t
)
CR_MASK
;

149 
DMA2D
->
CR
 |(
DMA2D_InSu
->
DMA2D_Mode
);

152 
DMA2D
->
OPFCCR
 &~(
ut32_t
)
DMA2D_OPFCCR_CM
;

153 
DMA2D
->
OPFCCR
 |(
DMA2D_InSu
->
DMA2D_CMode
);

157 i(
DMA2D_InSu
->
DMA2D_CMode
 =
DMA2D_ARGB8888
)

159 
outg
 = 
DMA2D_InSu
->
DMA2D_OuutG
 << 8;

160 
oued
 = 
DMA2D_InSu
->
DMA2D_OuutRed
 << 16;

161 
ouha
 = 
DMA2D_InSu
->
DMA2D_OuutAha
 << 24;

165 i(
DMA2D_InSu
->
DMA2D_CMode
 =
DMA2D_RGB888
)

167 
outg
 = 
DMA2D_InSu
->
DMA2D_OuutG
 << 8;

168 
oued
 = 
DMA2D_InSu
->
DMA2D_OuutRed
 << 16;

169 
ouha
 = (
ut32_t
)0x00000000;

174 i(
DMA2D_InSu
->
DMA2D_CMode
 =
DMA2D_RGB565
)

176 
outg
 = 
DMA2D_InSu
->
DMA2D_OuutG
 << 5;

177 
oued
 = 
DMA2D_InSu
->
DMA2D_OuutRed
 << 11;

178 
ouha
 = (
ut32_t
)0x00000000;

183 i(
DMA2D_InSu
->
DMA2D_CMode
 =
DMA2D_ARGB1555
)

185 
outg
 = 
DMA2D_InSu
->
DMA2D_OuutG
 << 5;

186 
oued
 = 
DMA2D_InSu
->
DMA2D_OuutRed
 << 10;

187 
ouha
 = 
DMA2D_InSu
->
DMA2D_OuutAha
 << 15;

192 
outg
 = 
DMA2D_InSu
->
DMA2D_OuutG
 << 4;

193 
oued
 = 
DMA2D_InSu
->
DMA2D_OuutRed
 << 8;

194 
ouha
 = 
DMA2D_InSu
->
DMA2D_OuutAha
 << 12;

196 
DMA2D
->
OCOLR
 |((
outg
| (
oued
| (
DMA2D_InSu
->
DMA2D_OuutBlue
| (
ouha
));

199 
DMA2D
->
OMAR
 = (
DMA2D_InSu
->
DMA2D_OuutMemyAdd
);

202 
DMA2D
->
OOR
 &~(
ut32_t
)
DMA2D_OOR_LO
;

203 
DMA2D
->
OOR
 |(
DMA2D_InSu
->
DMA2D_OuutOfft
);

206 
pixle
 = 
DMA2D_InSu
->
DMA2D_PixPLe
 << 16;

207 
DMA2D
->
NLR
 &~(
DMA2D_NLR_NL
 | 
DMA2D_NLR_PL
);

208 
DMA2D
->
NLR
 |((
DMA2D_InSu
->
DMA2D_NumbOfLe
| (
pixle
));

216 
	}
}

217 
	$DMA2D_SuIn
(
DMA2D_InTyDef
* 
DMA2D_InSu
)

220 
DMA2D_InSu
->
DMA2D_Mode
 = 
DMA2D_M2M
;

223 
DMA2D_InSu
->
DMA2D_CMode
 = 
DMA2D_ARGB8888
;

226 
DMA2D_InSu
->
DMA2D_OuutG
 = 0x00;

227 
DMA2D_InSu
->
DMA2D_OuutBlue
 = 0x00;

228 
DMA2D_InSu
->
DMA2D_OuutRed
 = 0x00;

229 
DMA2D_InSu
->
DMA2D_OuutAha
 = 0x00;

232 
DMA2D_InSu
->
DMA2D_OuutMemyAdd
 = 0x00;

235 
DMA2D_InSu
->
DMA2D_OuutOfft
 = 0x00;

238 
DMA2D_InSu
->
DMA2D_NumbOfLe
 = 0x00;

239 
DMA2D_InSu
->
DMA2D_PixPLe
 = 0x00;

240 
	}
}

248 
	$DMA2D_STnsr
()

251 
DMA2D
->
CR
 |(
ut32_t
)
DMA2D_CR_START
;

252 
	}
}

260 
	$DMA2D_AbtTnsr
()

263 
DMA2D
->
CR
 |(
ut32_t
)
DMA2D_CR_ABORT
;

265 
	}
}

273 
	$DMA2D_Sud
(
FuniڮS
 
NewS
)

276 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

278 i(
NewS
 !
DISABLE
)

281 
DMA2D
->
CR
 |(
ut32_t
)
DMA2D_CR_SUSP
;

286 
DMA2D
->
CR
 &~(
ut32_t
)
DMA2D_CR_SUSP
;

288 
	}
}

298 
	$DMA2D_FGCfig
(
DMA2D_FG_InTyDef
* 
DMA2D_FG_InSu
)

301 
ut32_t
 
fg_utcmode
 = 0;

302 
ut32_t
 
fg_utsize
 = 0;

303 
ut32_t
 
fg_pha_mode
 = 0;

304 
ut32_t
 
fg_phavue
 = 0;

305 
ut32_t
 
fg_cg
 = 0;

306 
ut32_t
 
fg_cܻd
 = 0;

308 
	`as_m
(
	`IS_DMA2D_FGO
(
DMA2D_FG_InSu
->
DMA2D_FGO
));

309 
	`as_m
(
	`IS_DMA2D_FGCM
(
DMA2D_FG_InSu
->
DMA2D_FGCM
));

310 
	`as_m
(
	`IS_DMA2D_FG_CLUT_CM
(
DMA2D_FG_InSu
->
DMA2D_FG_CLUT_CM
));

311 
	`as_m
(
	`IS_DMA2D_FG_CLUT_SIZE
(
DMA2D_FG_InSu
->
DMA2D_FG_CLUT_SIZE
));

312 
	`as_m
(
	`IS_DMA2D_FG_ALPHA_MODE
(
DMA2D_FG_InSu
->
DMA2D_FGPFC_ALPHA_MODE
));

313 
	`as_m
(
	`IS_DMA2D_FG_ALPHA_VALUE
(
DMA2D_FG_InSu
->
DMA2D_FGPFC_ALPHA_VALUE
));

314 
	`as_m
(
	`IS_DMA2D_FGC_BLUE
(
DMA2D_FG_InSu
->
DMA2D_FGC_BLUE
));

315 
	`as_m
(
	`IS_DMA2D_FGC_GREEN
(
DMA2D_FG_InSu
->
DMA2D_FGC_GREEN
));

316 
	`as_m
(
	`IS_DMA2D_FGC_RED
(
DMA2D_FG_InSu
->
DMA2D_FGC_RED
));

319 
DMA2D
->
FGMAR
 = (
DMA2D_FG_InSu
->
DMA2D_FGMA
);

322 
DMA2D
->
FGOR
 &~(
ut32_t
)
DMA2D_FGOR_LO
;

323 
DMA2D
->
FGOR
 |(
DMA2D_FG_InSu
->
DMA2D_FGO
);

326 
DMA2D
->
FGPFCCR
 &(
ut32_t
)
PFCCR_MASK
;

327 
fg_utcmode
 = 
DMA2D_FG_InSu
->
DMA2D_FG_CLUT_CM
 << 4;

328 
fg_utsize
 = 
DMA2D_FG_InSu
->
DMA2D_FG_CLUT_SIZE
 << 8;

329 
fg_pha_mode
 = 
DMA2D_FG_InSu
->
DMA2D_FGPFC_ALPHA_MODE
 << 16;

330 
fg_phavue
 = 
DMA2D_FG_InSu
->
DMA2D_FGPFC_ALPHA_VALUE
 << 24;

331 
DMA2D
->
FGPFCCR
 |(
DMA2D_FG_InSu
->
DMA2D_FGCM
 | 
fg_utcmode
 | 
fg_utsize
 | \

332 
fg_pha_mode
 | 
fg_phavue
);

335 
DMA2D
->
FGCOLR
 &~(
DMA2D_FGCOLR_BLUE
 | 
DMA2D_FGCOLR_GREEN
 | 
DMA2D_FGCOLR_RED
);

336 
fg_cg
 = 
DMA2D_FG_InSu
->
DMA2D_FGC_GREEN
 << 8;

337 
fg_cܻd
 = 
DMA2D_FG_InSu
->
DMA2D_FGC_RED
 << 16;

338 
DMA2D
->
FGCOLR
 |(
DMA2D_FG_InSu
->
DMA2D_FGC_BLUE
 | 
fg_cg
 | 
fg_cܻd
);

341 
DMA2D
->
FGCMAR
 = 
DMA2D_FG_InSu
->
DMA2D_FGCMAR
;

342 
	}
}

350 
	$DMA2D_FG_SuIn
(
DMA2D_FG_InTyDef
* 
DMA2D_FG_InSu
)

353 
DMA2D_FG_InSu
->
DMA2D_FGMA
 = 0x00;

356 
DMA2D_FG_InSu
->
DMA2D_FGO
 = 0x00;

359 
DMA2D_FG_InSu
->
DMA2D_FGCM
 = 
CM_ARGB8888
;

362 
DMA2D_FG_InSu
->
DMA2D_FG_CLUT_CM
 = 
CLUT_CM_ARGB8888
;

365 
DMA2D_FG_InSu
->
DMA2D_FG_CLUT_SIZE
 = 0x00;

368 
DMA2D_FG_InSu
->
DMA2D_FGPFC_ALPHA_MODE
 = 
NO_MODIF_ALPHA_VALUE
;

371 
DMA2D_FG_InSu
->
DMA2D_FGPFC_ALPHA_VALUE
 = 0x00;

374 
DMA2D_FG_InSu
->
DMA2D_FGC_BLUE
 = 0x00;

377 
DMA2D_FG_InSu
->
DMA2D_FGC_GREEN
 = 0x00;

380 
DMA2D_FG_InSu
->
DMA2D_FGC_RED
 = 0x00;

383 
DMA2D_FG_InSu
->
DMA2D_FGCMAR
 = 0x00;

384 
	}
}

395 
	$DMA2D_BGCfig
(
DMA2D_BG_InTyDef
* 
DMA2D_BG_InSu
)

398 
ut32_t
 
bg_utcmode
 = 0;

399 
ut32_t
 
bg_utsize
 = 0;

400 
ut32_t
 
bg_pha_mode
 = 0;

401 
ut32_t
 
bg_phavue
 = 0;

402 
ut32_t
 
bg_cg
 = 0;

403 
ut32_t
 
bg_cܻd
 = 0;

405 
	`as_m
(
	`IS_DMA2D_BGO
(
DMA2D_BG_InSu
->
DMA2D_BGO
));

406 
	`as_m
(
	`IS_DMA2D_BGCM
(
DMA2D_BG_InSu
->
DMA2D_BGCM
));

407 
	`as_m
(
	`IS_DMA2D_BG_CLUT_CM
(
DMA2D_BG_InSu
->
DMA2D_BG_CLUT_CM
));

408 
	`as_m
(
	`IS_DMA2D_BG_CLUT_SIZE
(
DMA2D_BG_InSu
->
DMA2D_BG_CLUT_SIZE
));

409 
	`as_m
(
	`IS_DMA2D_BG_ALPHA_MODE
(
DMA2D_BG_InSu
->
DMA2D_BGPFC_ALPHA_MODE
));

410 
	`as_m
(
	`IS_DMA2D_BG_ALPHA_VALUE
(
DMA2D_BG_InSu
->
DMA2D_BGPFC_ALPHA_VALUE
));

411 
	`as_m
(
	`IS_DMA2D_BGC_BLUE
(
DMA2D_BG_InSu
->
DMA2D_BGC_BLUE
));

412 
	`as_m
(
	`IS_DMA2D_BGC_GREEN
(
DMA2D_BG_InSu
->
DMA2D_BGC_GREEN
));

413 
	`as_m
(
	`IS_DMA2D_BGC_RED
(
DMA2D_BG_InSu
->
DMA2D_BGC_RED
));

416 
DMA2D
->
BGMAR
 = (
DMA2D_BG_InSu
->
DMA2D_BGMA
);

419 
DMA2D
->
BGOR
 &~(
ut32_t
)
DMA2D_BGOR_LO
;

420 
DMA2D
->
BGOR
 |(
DMA2D_BG_InSu
->
DMA2D_BGO
);

423 
DMA2D
->
BGPFCCR
 &(
ut32_t
)
PFCCR_MASK
;

424 
bg_utcmode
 = 
DMA2D_BG_InSu
->
DMA2D_BG_CLUT_CM
 << 4;

425 
bg_utsize
 = 
DMA2D_BG_InSu
->
DMA2D_BG_CLUT_SIZE
 << 8;

426 
bg_pha_mode
 = 
DMA2D_BG_InSu
->
DMA2D_BGPFC_ALPHA_MODE
 << 16;

427 
bg_phavue
 = 
DMA2D_BG_InSu
->
DMA2D_BGPFC_ALPHA_VALUE
 << 24;

428 
DMA2D
->
BGPFCCR
 |(
DMA2D_BG_InSu
->
DMA2D_BGCM
 | 
bg_utcmode
 | 
bg_utsize
 | \

429 
bg_pha_mode
 | 
bg_phavue
);

432 
DMA2D
->
BGCOLR
 &~(
DMA2D_BGCOLR_BLUE
 | 
DMA2D_BGCOLR_GREEN
 | 
DMA2D_BGCOLR_RED
);

433 
bg_cg
 = 
DMA2D_BG_InSu
->
DMA2D_BGC_GREEN
 << 8;

434 
bg_cܻd
 = 
DMA2D_BG_InSu
->
DMA2D_BGC_RED
 << 16;

435 
DMA2D
->
BGCOLR
 |(
DMA2D_BG_InSu
->
DMA2D_BGC_BLUE
 | 
bg_cg
 | 
bg_cܻd
);

438 
DMA2D
->
BGCMAR
 = 
DMA2D_BG_InSu
->
DMA2D_BGCMAR
;

440 
	}
}

448 
	$DMA2D_BG_SuIn
(
DMA2D_BG_InTyDef
* 
DMA2D_BG_InSu
)

451 
DMA2D_BG_InSu
->
DMA2D_BGMA
 = 0x00;

454 
DMA2D_BG_InSu
->
DMA2D_BGO
 = 0x00;

457 
DMA2D_BG_InSu
->
DMA2D_BGCM
 = 
CM_ARGB8888
;

460 
DMA2D_BG_InSu
->
DMA2D_BG_CLUT_CM
 = 
CLUT_CM_ARGB8888
;

463 
DMA2D_BG_InSu
->
DMA2D_BG_CLUT_SIZE
 = 0x00;

466 
DMA2D_BG_InSu
->
DMA2D_BGPFC_ALPHA_MODE
 = 
NO_MODIF_ALPHA_VALUE
;

469 
DMA2D_BG_InSu
->
DMA2D_BGPFC_ALPHA_VALUE
 = 0x00;

472 
DMA2D_BG_InSu
->
DMA2D_BGC_BLUE
 = 0x00;

475 
DMA2D_BG_InSu
->
DMA2D_BGC_GREEN
 = 0x00;

478 
DMA2D_BG_InSu
->
DMA2D_BGC_RED
 = 0x00;

481 
DMA2D_BG_InSu
->
DMA2D_BGCMAR
 = 0x00;

482 
	}
}

491 
	$DMA2D_FGS
(
FuniڮS
 
NewS
)

494 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

496 i(
NewS
 !
DISABLE
)

499 
DMA2D
->
FGPFCCR
 |
DMA2D_FGPFCCR_START
;

504 
DMA2D
->
FGPFCCR
 &(
ut32_t
)~
DMA2D_FGPFCCR_START
;

506 
	}
}

515 
	$DMA2D_BGS
(
FuniڮS
 
NewS
)

518 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

520 i(
NewS
 !
DISABLE
)

523 
DMA2D
->
BGPFCCR
 |
DMA2D_BGPFCCR_START
;

528 
DMA2D
->
BGPFCCR
 &(
ut32_t
)~
DMA2D_BGPFCCR_START
;

530 
	}
}

538 
	$DMA2D_DdTimeCfig
(
ut32_t
 
DMA2D_DdTime
, 
FuniڮS
 
NewS
)

540 
ut32_t
 
DdTime
;

543 
	`as_m
(
	`IS_DMA2D_DEAD_TIME
(
DMA2D_DdTime
));

544 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

546 i(
NewS
 !
DISABLE
)

549 
DMA2D
->
AMTCR
 &(
ut32_t
)
DEAD_MASK
;

550 
DdTime
 = 
DMA2D_DdTime
 << 8;

551 
DMA2D
->
AMTCR
 |(
DdTime
 | 
DMA2D_AMTCR_EN
);

555 
DMA2D
->
AMTCR
 &~(
ut32_t
)
DMA2D_AMTCR_EN
;

557 
	}
}

565 
	$DMA2D_LeWmkCfig
(
ut32_t
 
DMA2D_LWmkCfig
)

568 
	`as_m
(
	`IS_DMA2D_LeWmk
(
DMA2D_LWmkCfig
));

571 
DMA2D
->
LWR
 = (
ut32_t
)
DMA2D_LWmkCfig
;

572 
	}
}

632 
	$DMA2D_ITCfig
(
ut32_t
 
DMA2D_IT
, 
FuniڮS
 
NewS
)

635 
	`as_m
(
	`IS_DMA2D_IT
(
DMA2D_IT
));

636 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

638 i(
NewS
 !
DISABLE
)

641 
DMA2D
->
CR
 |
DMA2D_IT
;

646 
DMA2D
->
CR
 &(
ut32_t
)~
DMA2D_IT
;

648 
	}
}

663 
FgStus
 
	$DMA2D_GFgStus
(
ut32_t
 
DMA2D_FLAG
)

665 
FgStus
 
bus
 = 
RESET
;

668 
	`as_m
(
	`IS_DMA2D_GET_FLAG
(
DMA2D_FLAG
));

671 i(((
DMA2D
->
ISR
& 
DMA2D_FLAG
!(
ut32_t
)
RESET
)

674 
bus
 = 
SET
;

679 
bus
 = 
RESET
;

682  
bus
;

683 
	}
}

697 
	$DMA2D_CˬFg
(
ut32_t
 
DMA2D_FLAG
)

700 
	`as_m
(
	`IS_DMA2D_GET_FLAG
(
DMA2D_FLAG
));

703 
DMA2D
->
IFCR
 = (
ut32_t
)
DMA2D_FLAG
;

704 
	}
}

718 
ITStus
 
	$DMA2D_GITStus
(
ut32_t
 
DMA2D_IT
)

720 
ITStus
 
bus
 = 
RESET
;

721 
ut32_t
 
DMA2D_IT_FLAG
 = 
DMA2D_IT
 >> 8;

724 
	`as_m
(
	`IS_DMA2D_IT
(
DMA2D_IT
));

726 i((
DMA2D
->
ISR
 & 
DMA2D_IT_FLAG
!(
ut32_t
)
RESET
)

728 
bus
 = 
SET
;

732 
bus
 = 
RESET
;

735 i(((
DMA2D
->
CR
 & 
DMA2D_IT
!(
ut32_t
)
RESET
&& (
bus
 != (uint32_t)RESET))

737 
bus
 = 
SET
;

741 
bus
 = 
RESET
;

743  
bus
;

744 
	}
}

758 
	$DMA2D_CˬITPdgB
(
ut32_t
 
DMA2D_IT
)

761 
	`as_m
(
	`IS_DMA2D_IT
(
DMA2D_IT
));

762 
DMA2D_IT
 = DMA2D_IT >> 8;

765 
DMA2D
->
IFCR
 = (
ut32_t
)
DMA2D_IT
;

766 
	}
}

	@src/spl/stm32f4xx_exti.c

67 
	~"m32f4xx_exti.h
"

81 
	#EXTI_LINENONE
 ((
ut32_t
)0x00000

	)

109 
	$EXTI_DeIn
()

111 
EXTI
->
IMR
 = 0x00000000;

112 
EXTI
->
EMR
 = 0x00000000;

113 
EXTI
->
RTSR
 = 0x00000000;

114 
EXTI
->
FTSR
 = 0x00000000;

115 
EXTI
->
PR
 = 0x007FFFFF;

116 
	}
}

125 
	$EXTI_In
(
EXTI_InTyDef
* 
EXTI_InSu
)

127 
ut32_t
 
tmp
 = 0;

130 
	`as_m
(
	`IS_EXTI_MODE
(
EXTI_InSu
->
EXTI_Mode
));

131 
	`as_m
(
	`IS_EXTI_TRIGGER
(
EXTI_InSu
->
EXTI_Trigg
));

132 
	`as_m
(
	`IS_EXTI_LINE
(
EXTI_InSu
->
EXTI_Le
));

133 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
EXTI_InSu
->
EXTI_LeCmd
));

135 
tmp
 = (
ut32_t
)
EXTI_BASE
;

137 i(
EXTI_InSu
->
EXTI_LeCmd
 !
DISABLE
)

140 
EXTI
->
IMR
 &~
EXTI_InSu
->
EXTI_Le
;

141 
EXTI
->
EMR
 &~
EXTI_InSu
->
EXTI_Le
;

143 
tmp
 +
EXTI_InSu
->
EXTI_Mode
;

145 *(
__IO
 
ut32_t
 *
tmp
 |
EXTI_InSu
->
EXTI_Le
;

148 
EXTI
->
RTSR
 &~
EXTI_InSu
->
EXTI_Le
;

149 
EXTI
->
FTSR
 &~
EXTI_InSu
->
EXTI_Le
;

152 i(
EXTI_InSu
->
EXTI_Trigg
 =
EXTI_Trigg_Risg_Flg
)

155 
EXTI
->
RTSR
 |
EXTI_InSu
->
EXTI_Le
;

156 
EXTI
->
FTSR
 |
EXTI_InSu
->
EXTI_Le
;

160 
tmp
 = (
ut32_t
)
EXTI_BASE
;

161 
tmp
 +
EXTI_InSu
->
EXTI_Trigg
;

163 *(
__IO
 
ut32_t
 *
tmp
 |
EXTI_InSu
->
EXTI_Le
;

168 
tmp
 +
EXTI_InSu
->
EXTI_Mode
;

171 *(
__IO
 
ut32_t
 *
tmp
 &~
EXTI_InSu
->
EXTI_Le
;

173 
	}
}

181 
	$EXTI_SuIn
(
EXTI_InTyDef
* 
EXTI_InSu
)

183 
EXTI_InSu
->
EXTI_Le
 = 
EXTI_LINENONE
;

184 
EXTI_InSu
->
EXTI_Mode
 = 
EXTI_Mode_Iru
;

185 
EXTI_InSu
->
EXTI_Trigg
 = 
EXTI_Trigg_Flg
;

186 
EXTI_InSu
->
EXTI_LeCmd
 = 
DISABLE
;

187 
	}
}

196 
	$EXTI_GeSWIru
(
ut32_t
 
EXTI_Le
)

199 
	`as_m
(
	`IS_EXTI_LINE
(
EXTI_Le
));

201 
EXTI
->
SWIER
 |
EXTI_Le
;

202 
	}
}

226 
FgStus
 
	$EXTI_GFgStus
(
ut32_t
 
EXTI_Le
)

228 
FgStus
 
bus
 = 
RESET
;

230 
	`as_m
(
	`IS_GET_EXTI_LINE
(
EXTI_Le
));

232 i((
EXTI
->
PR
 & 
EXTI_Le
!(
ut32_t
)
RESET
)

234 
bus
 = 
SET
;

238 
bus
 = 
RESET
;

240  
bus
;

241 
	}
}

249 
	$EXTI_CˬFg
(
ut32_t
 
EXTI_Le
)

252 
	`as_m
(
	`IS_EXTI_LINE
(
EXTI_Le
));

254 
EXTI
->
PR
 = 
EXTI_Le
;

255 
	}
}

263 
ITStus
 
	$EXTI_GITStus
(
ut32_t
 
EXTI_Le
)

265 
FgStus
 
bus
 = 
RESET
;

267 
	`as_m
(
	`IS_GET_EXTI_LINE
(
EXTI_Le
));

269 i((
EXTI
->
PR
 & 
EXTI_Le
!(
ut32_t
)
RESET
)

271 
bus
 = 
SET
;

275 
bus
 = 
RESET
;

277  
bus
;

279 
	}
}

287 
	$EXTI_CˬITPdgB
(
ut32_t
 
EXTI_Le
)

290 
	`as_m
(
	`IS_EXTI_LINE
(
EXTI_Le
));

292 
EXTI
->
PR
 = 
EXTI_Le
;

293 
	}
}

	@src/spl/stm32f4xx_flash.c

72 
	~"m32f4xx_ash.h
"

85 
	#SECTOR_MASK
 ((
ut32_t
)0xFFFFFF07)

	)

277 
	$FLASH_SLcy
(
ut32_t
 
FLASH_Lcy
)

280 
	`as_m
(
	`IS_FLASH_LATENCY
(
FLASH_Lcy
));

283 *(
__IO
 
ut8_t
 *)
ACR_BYTE0_ADDRESS
 = (ut8_t)
FLASH_Lcy
;

284 
	}
}

292 
	$FLASH_PtchBufrCmd
(
FuniڮS
 
NewS
)

295 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

298 if(
NewS
 !
DISABLE
)

300 
FLASH
->
ACR
 |
FLASH_ACR_PRFTEN
;

304 
FLASH
->
ACR
 &(~
FLASH_ACR_PRFTEN
);

306 
	}
}

314 
	$FLASH_InruiCacheCmd
(
FuniڮS
 
NewS
)

317 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

319 if(
NewS
 !
DISABLE
)

321 
FLASH
->
ACR
 |
FLASH_ACR_ICEN
;

325 
FLASH
->
ACR
 &(~
FLASH_ACR_ICEN
);

327 
	}
}

335 
	$FLASH_DaCacheCmd
(
FuniڮS
 
NewS
)

338 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

340 if(
NewS
 !
DISABLE
)

342 
FLASH
->
ACR
 |
FLASH_ACR_DCEN
;

346 
FLASH
->
ACR
 &(~
FLASH_ACR_DCEN
);

348 
	}
}

356 
	$FLASH_InruiCacheRet
()

358 
FLASH
->
ACR
 |
FLASH_ACR_ICRST
;

359 
	}
}

367 
	$FLASH_DaCacheRet
()

369 
FLASH
->
ACR
 |
FLASH_ACR_DCRST
;

370 
	}
}

414 
	$FLASH_Uock
()

416 if((
FLASH
->
CR
 & 
FLASH_CR_LOCK
!
RESET
)

419 
FLASH
->
KEYR
 = 
FLASH_KEY1
;

420 
FLASH
->
KEYR
 = 
FLASH_KEY2
;

422 
	}
}

429 
	$FLASH_Lock
()

432 
FLASH
->
CR
 |
FLASH_CR_LOCK
;

433 
	}
}

469 
FLASH_Stus
 
	$FLASH_ESe
(
ut32_t
 
FLASH_Se
, 
ut8_t
 
VޏgeRge
)

471 
ut32_t
 
tmp_psize
 = 0x0;

472 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

475 
	`as_m
(
	`IS_FLASH_SECTOR
(
FLASH_Se
));

476 
	`as_m
(
	`IS_VOLTAGERANGE
(
VޏgeRge
));

478 if(
VޏgeRge
 =
VޏgeRge_1
)

480 
tmp_psize
 = 
FLASH_PSIZE_BYTE
;

482 if(
VޏgeRge
 =
VޏgeRge_2
)

484 
tmp_psize
 = 
FLASH_PSIZE_HALF_WORD
;

486 if(
VޏgeRge
 =
VޏgeRge_3
)

488 
tmp_psize
 = 
FLASH_PSIZE_WORD
;

492 
tmp_psize
 = 
FLASH_PSIZE_DOUBLE_WORD
;

495 
us
 = 
	`FLASH_WaFLaOti
();

497 if(
us
 =
FLASH_COMPLETE
)

500 
FLASH
->
CR
 &
CR_PSIZE_MASK
;

501 
FLASH
->
CR
 |
tmp_psize
;

502 
FLASH
->
CR
 &
SECTOR_MASK
;

503 
FLASH
->
CR
 |
FLASH_CR_SER
 | 
FLASH_Se
;

504 
FLASH
->
CR
 |
FLASH_CR_STRT
;

507 
us
 = 
	`FLASH_WaFLaOti
();

510 
FLASH
->
CR
 &(~
FLASH_CR_SER
);

511 
FLASH
->
CR
 &
SECTOR_MASK
;

514  
us
;

515 
	}
}

537 
FLASH_Stus
 
	$FLASH_EASes
(
ut8_t
 
VޏgeRge
)

539 
ut32_t
 
tmp_psize
 = 0x0;

540 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

543 
us
 = 
	`FLASH_WaFLaOti
();

544 
	`as_m
(
	`IS_VOLTAGERANGE
(
VޏgeRge
));

546 if(
VޏgeRge
 =
VޏgeRge_1
)

548 
tmp_psize
 = 
FLASH_PSIZE_BYTE
;

550 if(
VޏgeRge
 =
VޏgeRge_2
)

552 
tmp_psize
 = 
FLASH_PSIZE_HALF_WORD
;

554 if(
VޏgeRge
 =
VޏgeRge_3
)

556 
tmp_psize
 = 
FLASH_PSIZE_WORD
;

560 
tmp_psize
 = 
FLASH_PSIZE_DOUBLE_WORD
;

562 if(
us
 =
FLASH_COMPLETE
)

565 #i
	`defed
 (
STM32F427_437xx
|| defed (
STM32F429_439xx
)

566 
FLASH
->
CR
 &
CR_PSIZE_MASK
;

567 
FLASH
->
CR
 |
tmp_psize
;

568 
FLASH
->
CR
 |(
FLASH_CR_MER1
 | 
FLASH_CR_MER2
);

569 
FLASH
->
CR
 |
FLASH_CR_STRT
;

572 
us
 = 
	`FLASH_WaFLaOti
();

575 
FLASH
->
CR
 &~(
FLASH_CR_MER1
 | 
FLASH_CR_MER2
);

578 #i
	`defed
 (
STM32F40_41xxx
|| defed (
STM32F401xx
|| defed (
STM32F411xE
)

579 
FLASH
->
CR
 &
CR_PSIZE_MASK
;

580 
FLASH
->
CR
 |
tmp_psize
;

581 
FLASH
->
CR
 |
FLASH_CR_MER
;

582 
FLASH
->
CR
 |
FLASH_CR_STRT
;

585 
us
 = 
	`FLASH_WaFLaOti
();

588 
FLASH
->
CR
 &(~
FLASH_CR_MER
);

593  
us
;

594 
	}
}

618 
FLASH_Stus
 
	$FLASH_EABk1Ses
(
ut8_t
 
VޏgeRge
)

620 
ut32_t
 
tmp_psize
 = 0x0;

621 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

624 
us
 = 
	`FLASH_WaFLaOti
();

625 
	`as_m
(
	`IS_VOLTAGERANGE
(
VޏgeRge
));

627 if(
VޏgeRge
 =
VޏgeRge_1
)

629 
tmp_psize
 = 
FLASH_PSIZE_BYTE
;

631 if(
VޏgeRge
 =
VޏgeRge_2
)

633 
tmp_psize
 = 
FLASH_PSIZE_HALF_WORD
;

635 if(
VޏgeRge
 =
VޏgeRge_3
)

637 
tmp_psize
 = 
FLASH_PSIZE_WORD
;

641 
tmp_psize
 = 
FLASH_PSIZE_DOUBLE_WORD
;

643 if(
us
 =
FLASH_COMPLETE
)

646 
FLASH
->
CR
 &
CR_PSIZE_MASK
;

647 
FLASH
->
CR
 |
tmp_psize
;

648 
FLASH
->
CR
 |
FLASH_CR_MER1
;

649 
FLASH
->
CR
 |
FLASH_CR_STRT
;

652 
us
 = 
	`FLASH_WaFLaOti
();

655 
FLASH
->
CR
 &(~
FLASH_CR_MER1
);

659  
us
;

660 
	}
}

685 
FLASH_Stus
 
	$FLASH_EABk2Ses
(
ut8_t
 
VޏgeRge
)

687 
ut32_t
 
tmp_psize
 = 0x0;

688 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

691 
us
 = 
	`FLASH_WaFLaOti
();

692 
	`as_m
(
	`IS_VOLTAGERANGE
(
VޏgeRge
));

694 if(
VޏgeRge
 =
VޏgeRge_1
)

696 
tmp_psize
 = 
FLASH_PSIZE_BYTE
;

698 if(
VޏgeRge
 =
VޏgeRge_2
)

700 
tmp_psize
 = 
FLASH_PSIZE_HALF_WORD
;

702 if(
VޏgeRge
 =
VޏgeRge_3
)

704 
tmp_psize
 = 
FLASH_PSIZE_WORD
;

708 
tmp_psize
 = 
FLASH_PSIZE_DOUBLE_WORD
;

710 if(
us
 =
FLASH_COMPLETE
)

713 
FLASH
->
CR
 &
CR_PSIZE_MASK
;

714 
FLASH
->
CR
 |
tmp_psize
;

715 
FLASH
->
CR
 |
FLASH_CR_MER2
;

716 
FLASH
->
CR
 |
FLASH_CR_STRT
;

719 
us
 = 
	`FLASH_WaFLaOti
();

722 
FLASH
->
CR
 &(~
FLASH_CR_MER2
);

726  
us
;

727 
	}
}

742 
FLASH_Stus
 
	$FLASH_ProgmDoubWd
(
ut32_t
 
Addss
, 
ut64_t
 
Da
)

744 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

747 
	`as_m
(
	`IS_FLASH_ADDRESS
(
Addss
));

750 
us
 = 
	`FLASH_WaFLaOti
();

752 if(
us
 =
FLASH_COMPLETE
)

755 
FLASH
->
CR
 &
CR_PSIZE_MASK
;

756 
FLASH
->
CR
 |
FLASH_PSIZE_DOUBLE_WORD
;

757 
FLASH
->
CR
 |
FLASH_CR_PG
;

759 *(
__IO
 
ut64_t
*)
Addss
 = 
Da
;

762 
us
 = 
	`FLASH_WaFLaOti
();

765 
FLASH
->
CR
 &(~
FLASH_CR_PG
);

768  
us
;

769 
	}
}

785 
FLASH_Stus
 
	$FLASH_ProgmWd
(
ut32_t
 
Addss
, ut32_
Da
)

787 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

790 
	`as_m
(
	`IS_FLASH_ADDRESS
(
Addss
));

793 
us
 = 
	`FLASH_WaFLaOti
();

795 if(
us
 =
FLASH_COMPLETE
)

798 
FLASH
->
CR
 &
CR_PSIZE_MASK
;

799 
FLASH
->
CR
 |
FLASH_PSIZE_WORD
;

800 
FLASH
->
CR
 |
FLASH_CR_PG
;

802 *(
__IO
 
ut32_t
*)
Addss
 = 
Da
;

805 
us
 = 
	`FLASH_WaFLaOti
();

808 
FLASH
->
CR
 &(~
FLASH_CR_PG
);

811  
us
;

812 
	}
}

827 
FLASH_Stus
 
	$FLASH_ProgmHfWd
(
ut32_t
 
Addss
, 
ut16_t
 
Da
)

829 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

832 
	`as_m
(
	`IS_FLASH_ADDRESS
(
Addss
));

835 
us
 = 
	`FLASH_WaFLaOti
();

837 if(
us
 =
FLASH_COMPLETE
)

840 
FLASH
->
CR
 &
CR_PSIZE_MASK
;

841 
FLASH
->
CR
 |
FLASH_PSIZE_HALF_WORD
;

842 
FLASH
->
CR
 |
FLASH_CR_PG
;

844 *(
__IO
 
ut16_t
*)
Addss
 = 
Da
;

847 
us
 = 
	`FLASH_WaFLaOti
();

850 
FLASH
->
CR
 &(~
FLASH_CR_PG
);

853  
us
;

854 
	}
}

869 
FLASH_Stus
 
	$FLASH_ProgmBy
(
ut32_t
 
Addss
, 
ut8_t
 
Da
)

871 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

874 
	`as_m
(
	`IS_FLASH_ADDRESS
(
Addss
));

877 
us
 = 
	`FLASH_WaFLaOti
();

879 if(
us
 =
FLASH_COMPLETE
)

882 
FLASH
->
CR
 &
CR_PSIZE_MASK
;

883 
FLASH
->
CR
 |
FLASH_PSIZE_BYTE
;

884 
FLASH
->
CR
 |
FLASH_CR_PG
;

886 *(
__IO
 
ut8_t
*)
Addss
 = 
Da
;

889 
us
 = 
	`FLASH_WaFLaOti
();

892 
FLASH
->
CR
 &(~
FLASH_CR_PG
);

896  
us
;

897 
	}
}

968 
	$FLASH_OB_Uock
()

970 if((
FLASH
->
OPTCR
 & 
FLASH_OPTCR_OPTLOCK
!
RESET
)

973 
FLASH
->
OPTKEYR
 = 
FLASH_OPT_KEY1
;

974 
FLASH
->
OPTKEYR
 = 
FLASH_OPT_KEY2
;

976 
	}
}

983 
	$FLASH_OB_Lock
()

986 
FLASH
->
OPTCR
 |
FLASH_OPTCR_OPTLOCK
;

987 
	}
}

1006 
	$FLASH_OB_WRPCfig
(
ut32_t
 
OB_WRP
, 
FuniڮS
 
NewS
)

1008 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

1011 
	`as_m
(
	`IS_OB_WRP
(
OB_WRP
));

1012 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1014 
us
 = 
	`FLASH_WaFLaOti
();

1016 if(
us
 =
FLASH_COMPLETE
)

1018 if(
NewS
 !
DISABLE
)

1020 *(
__IO
 
ut16_t
*)
OPTCR_BYTE2_ADDRESS
 &(~
OB_WRP
);

1024 *(
__IO
 
ut16_t
*)
OPTCR_BYTE2_ADDRESS
 |(ut16_t)
OB_WRP
;

1027 
	}
}

1048 
	$FLASH_OB_WRP1Cfig
(
ut32_t
 
OB_WRP
, 
FuniڮS
 
NewS
)

1050 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

1053 
	`as_m
(
	`IS_OB_WRP
(
OB_WRP
));

1054 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1056 
us
 = 
	`FLASH_WaFLaOti
();

1058 if(
us
 =
FLASH_COMPLETE
)

1060 if(
NewS
 !
DISABLE
)

1062 *(
__IO
 
ut16_t
*)
OPTCR1_BYTE2_ADDRESS
 &(~
OB_WRP
);

1066 *(
__IO
 
ut16_t
*)
OPTCR1_BYTE2_ADDRESS
 |(ut16_t)
OB_WRP
;

1069 
	}
}

1098 
	$FLASH_OB_PCROPSeiCfig
(
ut8_t
 
OB_PcROP
)

1100 
ut8_t
 
titmp
 = 0xFF;

1103 
	`as_m
(
	`IS_OB_PCROP_SELECT
(
OB_PcROP
));

1106 
titmp
 = (
ut8_t
)((*(
__IO
 ut8_*)
OPTCR_BYTE3_ADDRESS
) & (uint8_t)0x7F);

1108 *(
__IO
 
ut8_t
 *)
OPTCR_BYTE3_ADDRESS
 = (ut8_t)(
OB_PcROP
 | 
titmp
);

1110 
	}
}

1128 
	$FLASH_OB_PCROPCfig
(
ut32_t
 
OB_PCROP
, 
FuniڮS
 
NewS
)

1130 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

1133 
	`as_m
(
	`IS_OB_PCROP
(
OB_PCROP
));

1134 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1136 
us
 = 
	`FLASH_WaFLaOti
();

1138 if(
us
 =
FLASH_COMPLETE
)

1140 if(
NewS
 !
DISABLE
)

1142 *(
__IO
 
ut16_t
*)
OPTCR_BYTE2_ADDRESS
 |(ut16_t)
OB_PCROP
;

1146 *(
__IO
 
ut16_t
*)
OPTCR_BYTE2_ADDRESS
 &(~
OB_PCROP
);

1149 
	}
}

1165 
	$FLASH_OB_PCROP1Cfig
(
ut32_t
 
OB_PCROP
, 
FuniڮS
 
NewS
)

1167 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

1170 
	`as_m
(
	`IS_OB_PCROP
(
OB_PCROP
));

1171 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1173 
us
 = 
	`FLASH_WaFLaOti
();

1175 if(
us
 =
FLASH_COMPLETE
)

1177 if(
NewS
 !
DISABLE
)

1179 *(
__IO
 
ut16_t
*)
OPTCR1_BYTE2_ADDRESS
 |(ut16_t)
OB_PCROP
;

1183 *(
__IO
 
ut16_t
*)
OPTCR1_BYTE2_ADDRESS
 &(~
OB_PCROP
);

1186 
	}
}

1201 
	$FLASH_OB_RDPCfig
(
ut8_t
 
OB_RDP
)

1203 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

1206 
	`as_m
(
	`IS_OB_RDP
(
OB_RDP
));

1208 
us
 = 
	`FLASH_WaFLaOti
();

1210 if(
us
 =
FLASH_COMPLETE
)

1212 *(
__IO
 
ut8_t
*)
OPTCR_BYTE1_ADDRESS
 = 
OB_RDP
;

1215 
	}
}

1233 
	$FLASH_OB_UrCfig
(
ut8_t
 
OB_IWDG
, ut8_
OB_STOP
, ut8_
OB_STDBY
)

1235 
ut8_t
 
titmp
 = 0xFF;

1236 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

1239 
	`as_m
(
	`IS_OB_IWDG_SOURCE
(
OB_IWDG
));

1240 
	`as_m
(
	`IS_OB_STOP_SOURCE
(
OB_STOP
));

1241 
	`as_m
(
	`IS_OB_STDBY_SOURCE
(
OB_STDBY
));

1244 
us
 = 
	`FLASH_WaFLaOti
();

1246 if(
us
 =
FLASH_COMPLETE
)

1248 #i
	`defed
 (
STM32F427_437xx
|| defed (
STM32F429_439xx
)

1250 
titmp
 = (
ut8_t
)((*(
__IO
 ut8_*)
OPTCR_BYTE0_ADDRESS
) & (uint8_t)0x1F);

1253 #i
	`defed
 (
STM32F40_41xxx
|| defed (
STM32F401xx
|| defed (
STM32F411xE
)

1255 
titmp
 = (
ut8_t
)((*(
__IO
 ut8_*)
OPTCR_BYTE0_ADDRESS
) & (uint8_t)0x0F);

1259 *(
__IO
 
ut8_t
 *)
OPTCR_BYTE0_ADDRESS
 = 
OB_IWDG
 | (ut8_t)(
OB_STDBY
 | (ut8_t)(
OB_STOP
 | ((ut8_t)
titmp
)));

1261 
	}
}

1274 
	$FLASH_OB_BoCfig
(
ut8_t
 
OB_BOOT
)

1277 
	`as_m
(
	`IS_OB_BOOT
(
OB_BOOT
));

1280 *(
__IO
 
ut8_t
 *)
OPTCR_BYTE0_ADDRESS
 &(~
FLASH_OPTCR_BFB2
);

1281 *(
__IO
 
ut8_t
 *)
OPTCR_BYTE0_ADDRESS
 |
OB_BOOT
;

1283 
	}
}

1295 
	$FLASH_OB_BORCfig
(
ut8_t
 
OB_BOR
)

1298 
	`as_m
(
	`IS_OB_BOR
(
OB_BOR
));

1301 *(
__IO
 
ut8_t
 *)
OPTCR_BYTE0_ADDRESS
 &(~
FLASH_OPTCR_BOR_LEV
);

1302 *(
__IO
 
ut8_t
 *)
OPTCR_BYTE0_ADDRESS
 |
OB_BOR
;

1304 
	}
}

1312 
FLASH_Stus
 
	$FLASH_OB_Launch
()

1314 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

1317 *(
__IO
 
ut8_t
 *)
OPTCR_BYTE0_ADDRESS
 |
FLASH_OPTCR_OPTSTRT
;

1320 
us
 = 
	`FLASH_WaFLaOti
();

1322  
us
;

1323 
	}
}

1331 
ut8_t
 
	$FLASH_OB_GUr
()

1334  (
ut8_t
)(
FLASH
->
OPTCR
 >> 5);

1335 
	}
}

1342 
ut16_t
 
	$FLASH_OB_GWRP
()

1345  (*(
__IO
 
ut16_t
 *)(
OPTCR_BYTE2_ADDRESS
));

1346 
	}
}

1356 
ut16_t
 
	$FLASH_OB_GWRP1
()

1359  (*(
__IO
 
ut16_t
 *)(
OPTCR1_BYTE2_ADDRESS
));

1360 
	}
}

1370 
ut16_t
 
	$FLASH_OB_GPCROP
()

1373  (*(
__IO
 
ut16_t
 *)(
OPTCR_BYTE2_ADDRESS
));

1374 
	}
}

1384 
ut16_t
 
	$FLASH_OB_GPCROP1
()

1387  (*(
__IO
 
ut16_t
 *)(
OPTCR1_BYTE2_ADDRESS
));

1388 
	}
}

1397 
FgStus
 
	$FLASH_OB_GRDP
()

1399 
FgStus
 
adus
 = 
RESET
;

1401 i((*(
__IO
 
ut8_t
*)(
OPTCR_BYTE1_ADDRESS
!(ut8_t)
OB_RDP_Lev_0
))

1403 
adus
 = 
SET
;

1407 
adus
 = 
RESET
;

1409  
adus
;

1410 
	}
}

1421 
ut8_t
 
	$FLASH_OB_GBOR
()

1424  (
ut8_t
)(*(
__IO
 ut8_*)(
OPTCR_BYTE0_ADDRESS
) & (uint8_t)0x0C);

1425 
	}
}

1450 
	$FLASH_ITCfig
(
ut32_t
 
FLASH_IT
, 
FuniڮS
 
NewS
)

1453 
	`as_m
(
	`IS_FLASH_IT
(
FLASH_IT
));

1454 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1456 if(
NewS
 !
DISABLE
)

1459 
FLASH
->
CR
 |
FLASH_IT
;

1464 
FLASH
->
CR
 &~(
ut32_t
)
FLASH_IT
;

1466 
	}
}

1482 
FgStus
 
	$FLASH_GFgStus
(
ut32_t
 
FLASH_FLAG
)

1484 
FgStus
 
bus
 = 
RESET
;

1486 
	`as_m
(
	`IS_FLASH_GET_FLAG
(
FLASH_FLAG
));

1488 if((
FLASH
->
SR
 & 
FLASH_FLAG
!(
ut32_t
)
RESET
)

1490 
bus
 = 
SET
;

1494 
bus
 = 
RESET
;

1497  
bus
;

1498 
	}
}

1513 
	$FLASH_CˬFg
(
ut32_t
 
FLASH_FLAG
)

1516 
	`as_m
(
	`IS_FLASH_CLEAR_FLAG
(
FLASH_FLAG
));

1519 
FLASH
->
SR
 = 
FLASH_FLAG
;

1520 
	}
}

1528 
FLASH_Stus
 
	$FLASH_GStus
()

1530 
FLASH_Stus
 
ashus
 = 
FLASH_COMPLETE
;

1532 if((
FLASH
->
SR
 & 
FLASH_FLAG_BSY
) == FLASH_FLAG_BSY)

1534 
ashus
 = 
FLASH_BUSY
;

1538 if((
FLASH
->
SR
 & 
FLASH_FLAG_WRPERR
!(
ut32_t
)0x00)

1540 
ashus
 = 
FLASH_ERROR_WRP
;

1544 if((
FLASH
->
SR
 & 
FLASH_FLAG_RDERR
!(
ut32_t
)0x00)

1546 
ashus
 = 
FLASH_ERROR_RD
;

1550 if((
FLASH
->
SR
 & (
ut32_t
)0xEF) != (uint32_t)0x00)

1552 
ashus
 = 
FLASH_ERROR_PROGRAM
;

1556 if((
FLASH
->
SR
 & 
FLASH_FLAG_OPERR
!(
ut32_t
)0x00)

1558 
ashus
 = 
FLASH_ERROR_OPERATION
;

1562 
ashus
 = 
FLASH_COMPLETE
;

1569  
ashus
;

1570 
	}
}

1578 
FLASH_Stus
 
	$FLASH_WaFLaOti
()

1580 
__IO
 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

1583 
us
 = 
	`FLASH_GStus
();

1588 
us
 =
FLASH_BUSY
)

1590 
us
 = 
	`FLASH_GStus
();

1593  
us
;

1594 
	}
}

	@src/spl/stm32f4xx_flash_ramfunc.c

58 
	~"m32f4xx_ash_mfunc.h
"

105 
__RAM_FUNC
 
	$FLASH_FshICmd
(
FuniڮS
 
NewS
)

107 i(
NewS
 !
DISABLE
)

110 
	`CLEAR_BIT
(
PWR
->
CR
, 
PWR_CR_FISSR
);

115 
	`SET_BIT
(
PWR
->
CR
, 
PWR_CR_FISSR
);

117 
	}
}

128 
__RAM_FUNC
 
	$FLASH_FshS˕ModeCmd
(
FuniڮS
 
NewS
)

130 i(
NewS
 !
DISABLE
)

133 
	`SET_BIT
(
PWR
->
CR
, 
PWR_CR_FMSSR
);

138 
	`CLEAR_BIT
(
PWR
->
CR
, 
PWR_CR_FMSSR
);

140 
	}
}

	@src/spl/stm32f4xx_fmc.c

36 
	~"m32f4xx_fmc.h
"

37 
	~"m32f4xx_rcc.h
"

49 cڡ 
FMC_NORSRAMTimgInTyDef
 
	gFMC_DeuTimgSu
 = {0x0F,

55 
FMC_AcssMode_A


59 
	#BCR_MBKEN_SET
 ((
ut32_t
)0x00000001)

	)

60 
	#BCR_MBKEN_RESET
 ((
ut32_t
)0x000FFFFE)

	)

61 
	#BCR_FACCEN_SET
 ((
ut32_t
)0x00000040)

	)

64 
	#PCR_PBKEN_SET
 ((
ut32_t
)0x00000004)

	)

65 
	#PCR_PBKEN_RESET
 ((
ut32_t
)0x000FFFFB)

	)

66 
	#PCR_ECCEN_SET
 ((
ut32_t
)0x00000040)

	)

67 
	#PCR_ECCEN_RESET
 ((
ut32_t
)0x000FFFBF)

	)

68 
	#PCR_MEMORYTYPE_NAND
 ((
ut32_t
)0x00000008)

	)

71 
	#SDCR_WrePrei_RESET
 ((
ut32_t
)0x00007DFF)

	)

74 
	#SDCMR_CTB1_RESET
 ((
ut32_t
)0x003FFFEF)

	)

75 
	#SDCMR_CTB2_RESET
 ((
ut32_t
)0x003FFFF7)

	)

76 
	#SDCMR_CTB1_2_RESET
 ((
ut32_t
)0x003FFFE7)

	)

136 
	$FMC_NORSRAMDeIn
(
ut32_t
 
FMC_Bk
)

139 
	`as_m
(
	`IS_FMC_NORSRAM_BANK
(
FMC_Bk
));

142 if(
FMC_Bk
 =
FMC_Bk1_NORSRAM1
)

144 
FMC_Bk1
->
BTCR
[
FMC_Bk
] = 0x000030DB;

149 
FMC_Bk1
->
BTCR
[
FMC_Bk
] = 0x000030D2;

151 
FMC_Bk1
->
BTCR
[
FMC_Bk
 + 1] = 0x0FFFFFFF;

152 
FMC_Bk1E
->
BWTR
[
FMC_Bk
] = 0x0FFFFFFF;

153 
	}
}

163 
	$FMC_NORSRAMIn
(
FMC_NORSRAMInTyDef
* 
FMC_NORSRAMInSu
)

165 
ut32_t
 
tm
 = 0;

168 
	`as_m
(
	`IS_FMC_NORSRAM_BANK
(
FMC_NORSRAMInSu
->
FMC_Bk
));

169 
	`as_m
(
	`IS_FMC_MUX
(
FMC_NORSRAMInSu
->
FMC_DaAddssMux
));

170 
	`as_m
(
	`IS_FMC_MEMORY
(
FMC_NORSRAMInSu
->
FMC_MemyTy
));

171 
	`as_m
(
	`IS_FMC_NORSRAM_MEMORY_WIDTH
(
FMC_NORSRAMInSu
->
FMC_MemyDaWidth
));

172 
	`as_m
(
	`IS_FMC_BURSTMODE
(
FMC_NORSRAMInSu
->
FMC_BurAcssMode
));

173 
	`as_m
(
	`IS_FMC_WAIT_POLARITY
(
FMC_NORSRAMInSu
->
FMC_WaSiglPެy
));

174 
	`as_m
(
	`IS_FMC_WRAP_MODE
(
FMC_NORSRAMInSu
->
FMC_WpMode
));

175 
	`as_m
(
	`IS_FMC_WAIT_SIGNAL_ACTIVE
(
FMC_NORSRAMInSu
->
FMC_WaSiglAive
));

176 
	`as_m
(
	`IS_FMC_WRITE_OPERATION
(
FMC_NORSRAMInSu
->
FMC_WreOti
));

177 
	`as_m
(
	`IS_FMC_WAITE_SIGNAL
(
FMC_NORSRAMInSu
->
FMC_WaSigl
));

178 
	`as_m
(
	`IS_FMC_EXTENDED_MODE
(
FMC_NORSRAMInSu
->
FMC_ExndedMode
));

179 
	`as_m
(
	`IS_FMC_ASYNWAIT
(
FMC_NORSRAMInSu
->
FMC_AsynchrousWa
));

180 
	`as_m
(
	`IS_FMC_WRITE_BURST
(
FMC_NORSRAMInSu
->
FMC_WreBur
));

181 
	`as_m
(
	`IS_FMC_CONTINOUS_CLOCK
(
FMC_NORSRAMInSu
->
FMC_CtousClock
));

182 
	`as_m
(
	`IS_FMC_ADDRESS_SETUP_TIME
(
FMC_NORSRAMInSu
->
FMC_RdWreTimgSu
->
FMC_AddssSupTime
));

183 
	`as_m
(
	`IS_FMC_ADDRESS_HOLD_TIME
(
FMC_NORSRAMInSu
->
FMC_RdWreTimgSu
->
FMC_AddssHdTime
));

184 
	`as_m
(
	`IS_FMC_DATASETUP_TIME
(
FMC_NORSRAMInSu
->
FMC_RdWreTimgSu
->
FMC_DaSupTime
));

185 
	`as_m
(
	`IS_FMC_TURNAROUND_TIME
(
FMC_NORSRAMInSu
->
FMC_RdWreTimgSu
->
FMC_BusTuAroundDuti
));

186 
	`as_m
(
	`IS_FMC_CLK_DIV
(
FMC_NORSRAMInSu
->
FMC_RdWreTimgSu
->
FMC_CLKDivisi
));

187 
	`as_m
(
	`IS_FMC_DATA_LATENCY
(
FMC_NORSRAMInSu
->
FMC_RdWreTimgSu
->
FMC_DaLcy
));

188 
	`as_m
(
	`IS_FMC_ACCESS_MODE
(
FMC_NORSRAMInSu
->
FMC_RdWreTimgSu
->
FMC_AcssMode
));

191 
FMC_Bk1
->
BTCR
[
FMC_NORSRAMInSu
->
FMC_Bk
] =

192 (
ut32_t
)
FMC_NORSRAMInSu
->
FMC_DaAddssMux
 |

193 
FMC_NORSRAMInSu
->
FMC_MemyTy
 |

194 
FMC_NORSRAMInSu
->
FMC_MemyDaWidth
 |

195 
FMC_NORSRAMInSu
->
FMC_BurAcssMode
 |

196 
FMC_NORSRAMInSu
->
FMC_WaSiglPެy
 |

197 
FMC_NORSRAMInSu
->
FMC_WpMode
 |

198 
FMC_NORSRAMInSu
->
FMC_WaSiglAive
 |

199 
FMC_NORSRAMInSu
->
FMC_WreOti
 |

200 
FMC_NORSRAMInSu
->
FMC_WaSigl
 |

201 
FMC_NORSRAMInSu
->
FMC_ExndedMode
 |

202 
FMC_NORSRAMInSu
->
FMC_AsynchrousWa
 |

203 
FMC_NORSRAMInSu
->
FMC_WreBur
 |

204 
FMC_NORSRAMInSu
->
FMC_CtousClock
;

207 if(
FMC_NORSRAMInSu
->
FMC_MemyTy
 =
FMC_MemyTy_NOR
)

209 
FMC_Bk1
->
BTCR
[
FMC_NORSRAMInSu
->
FMC_Bk
] |(
ut32_t
)
BCR_FACCEN_SET
;

213 if((
FMC_NORSRAMInSu
->
FMC_CtousClock
 =
FMC_CClock_SyncAsync
&& (FMC_NORSRAMInSu->
FMC_Bk
 !
FMC_Bk1_NORSRAM1
))

215 
tm
 = (
ut32_t
)((
FMC_Bk1
->
BTCR
[
FMC_Bk1_NORSRAM1
+1]) & ~(((uint32_t)0x0F) << 20));

217 
FMC_Bk1
->
BTCR
[
FMC_Bk1_NORSRAM1
] |
FMC_NORSRAMInSu
->
FMC_CtousClock
;

218 
FMC_Bk1
->
BTCR
[
FMC_Bk1_NORSRAM1
] |
FMC_BurAcssMode_Eb
;

219 
FMC_Bk1
->
BTCR
[
FMC_Bk1_NORSRAM1
+1] = (
ut32_t
)(
tm
 | (((
FMC_NORSRAMInSu
->
FMC_RdWreTimgSu
->
FMC_CLKDivisi
)-1) << 20));

223 
FMC_Bk1
->
BTCR
[
FMC_NORSRAMInSu
->
FMC_Bk
+1] =

224 (
ut32_t
)
FMC_NORSRAMInSu
->
FMC_RdWreTimgSu
->
FMC_AddssSupTime
 |

225 (
FMC_NORSRAMInSu
->
FMC_RdWreTimgSu
->
FMC_AddssHdTime
 << 4) |

226 (
FMC_NORSRAMInSu
->
FMC_RdWreTimgSu
->
FMC_DaSupTime
 << 8) |

227 (
FMC_NORSRAMInSu
->
FMC_RdWreTimgSu
->
FMC_BusTuAroundDuti
 << 16) |

228 ((
FMC_NORSRAMInSu
->
FMC_RdWreTimgSu
->
FMC_CLKDivisi
) << 20) |

229 ((
FMC_NORSRAMInSu
->
FMC_RdWreTimgSu
->
FMC_DaLcy
) << 24) |

230 
FMC_NORSRAMInSu
->
FMC_RdWreTimgSu
->
FMC_AcssMode
;

233 if(
FMC_NORSRAMInSu
->
FMC_ExndedMode
 =
FMC_ExndedMode_Eb
)

235 
	`as_m
(
	`IS_FMC_ADDRESS_SETUP_TIME
(
FMC_NORSRAMInSu
->
FMC_WreTimgSu
->
FMC_AddssSupTime
));

236 
	`as_m
(
	`IS_FMC_ADDRESS_HOLD_TIME
(
FMC_NORSRAMInSu
->
FMC_WreTimgSu
->
FMC_AddssHdTime
));

237 
	`as_m
(
	`IS_FMC_DATASETUP_TIME
(
FMC_NORSRAMInSu
->
FMC_WreTimgSu
->
FMC_DaSupTime
));

238 
	`as_m
(
	`IS_FMC_CLK_DIV
(
FMC_NORSRAMInSu
->
FMC_WreTimgSu
->
FMC_CLKDivisi
));

239 
	`as_m
(
	`IS_FMC_DATA_LATENCY
(
FMC_NORSRAMInSu
->
FMC_WreTimgSu
->
FMC_DaLcy
));

240 
	`as_m
(
	`IS_FMC_ACCESS_MODE
(
FMC_NORSRAMInSu
->
FMC_WreTimgSu
->
FMC_AcssMode
));

242 
FMC_Bk1E
->
BWTR
[
FMC_NORSRAMInSu
->
FMC_Bk
] =

243 (
ut32_t
)
FMC_NORSRAMInSu
->
FMC_WreTimgSu
->
FMC_AddssSupTime
 |

244 (
FMC_NORSRAMInSu
->
FMC_WreTimgSu
->
FMC_AddssHdTime
 << 4 )|

245 (
FMC_NORSRAMInSu
->
FMC_WreTimgSu
->
FMC_DaSupTime
 << 8) |

246 ((
FMC_NORSRAMInSu
->
FMC_WreTimgSu
->
FMC_CLKDivisi
) << 20) |

247 ((
FMC_NORSRAMInSu
->
FMC_WreTimgSu
->
FMC_DaLcy
) << 24) |

248 
FMC_NORSRAMInSu
->
FMC_WreTimgSu
->
FMC_AcssMode
;

252 
FMC_Bk1E
->
BWTR
[
FMC_NORSRAMInSu
->
FMC_Bk
] = 0x0FFFFFFF;

255 
	}
}

263 
	$FMC_NORSRAMSuIn
(
FMC_NORSRAMInTyDef
* 
FMC_NORSRAMInSu
)

266 
FMC_NORSRAMInSu
->
FMC_Bk
 = 
FMC_Bk1_NORSRAM1
;

267 
FMC_NORSRAMInSu
->
FMC_DaAddssMux
 = 
FMC_DaAddssMux_Eb
;

268 
FMC_NORSRAMInSu
->
FMC_MemyTy
 = 
FMC_MemyTy_SRAM
;

269 
FMC_NORSRAMInSu
->
FMC_MemyDaWidth
 = 
FMC_NORSRAM_MemyDaWidth_16b
;

270 
FMC_NORSRAMInSu
->
FMC_BurAcssMode
 = 
FMC_BurAcssMode_Dib
;

271 
FMC_NORSRAMInSu
->
FMC_AsynchrousWa
 = 
FMC_AsynchrousWa_Dib
;

272 
FMC_NORSRAMInSu
->
FMC_WaSiglPެy
 = 
FMC_WaSiglPެy_Low
;

273 
FMC_NORSRAMInSu
->
FMC_WpMode
 = 
FMC_WpMode_Dib
;

274 
FMC_NORSRAMInSu
->
FMC_WaSiglAive
 = 
FMC_WaSiglAive_BefeWaS
;

275 
FMC_NORSRAMInSu
->
FMC_WreOti
 = 
FMC_WreOti_Eb
;

276 
FMC_NORSRAMInSu
->
FMC_WaSigl
 = 
FMC_WaSigl_Eb
;

277 
FMC_NORSRAMInSu
->
FMC_ExndedMode
 = 
FMC_ExndedMode_Dib
;

278 
FMC_NORSRAMInSu
->
FMC_WreBur
 = 
FMC_WreBur_Dib
;

279 
FMC_NORSRAMInSu
->
FMC_CtousClock
 = 
FMC_CClock_SyncOy
;

281 
FMC_NORSRAMInSu
->
FMC_RdWreTimgSu
 = (
FMC_NORSRAMTimgInTyDef
*)&
FMC_DeuTimgSu
;

282 
FMC_NORSRAMInSu
->
FMC_WreTimgSu
 = (
FMC_NORSRAMTimgInTyDef
*)&
FMC_DeuTimgSu
;

283 
	}
}

296 
	$FMC_NORSRAMCmd
(
ut32_t
 
FMC_Bk
, 
FuniڮS
 
NewS
)

298 
	`as_m
(
	`IS_FMC_NORSRAM_BANK
(
FMC_Bk
));

299 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

301 i(
NewS
 !
DISABLE
)

304 
FMC_Bk1
->
BTCR
[
FMC_Bk
] |
BCR_MBKEN_SET
;

309 
FMC_Bk1
->
BTCR
[
FMC_Bk
] &
BCR_MBKEN_RESET
;

311 
	}
}

369 
	$FMC_NANDDeIn
(
ut32_t
 
FMC_Bk
)

372 
	`as_m
(
	`IS_FMC_NAND_BANK
(
FMC_Bk
));

374 if(
FMC_Bk
 =
FMC_Bk2_NAND
)

377 
FMC_Bk2
->
PCR2
 = 0x00000018;

378 
FMC_Bk2
->
SR2
 = 0x00000040;

379 
FMC_Bk2
->
PMEM2
 = 0xFCFCFCFC;

380 
FMC_Bk2
->
PATT2
 = 0xFCFCFCFC;

386 
FMC_Bk3
->
PCR3
 = 0x00000018;

387 
FMC_Bk3
->
SR3
 = 0x00000040;

388 
FMC_Bk3
->
PMEM3
 = 0xFCFCFCFC;

389 
FMC_Bk3
->
PATT3
 = 0xFCFCFCFC;

391 
	}
}

400 
	$FMC_NANDIn
(
FMC_NANDInTyDef
* 
FMC_NANDInSu
)

402 
ut32_t
 
tm
 = 0x00000000, 
tmmem
 = 0x00000000, 
tmt
 = 0x00000000;

405 
	`as_m
(
	`IS_FMC_NAND_BANK
(
FMC_NANDInSu
->
FMC_Bk
));

406 
	`as_m
(
	`IS_FMC_WAIT_FEATURE
(
FMC_NANDInSu
->
FMC_Wau
));

407 
	`as_m
(
	`IS_FMC_NAND_MEMORY_WIDTH
(
FMC_NANDInSu
->
FMC_MemyDaWidth
));

408 
	`as_m
(
	`IS_FMC_ECC_STATE
(
FMC_NANDInSu
->
FMC_ECC
));

409 
	`as_m
(
	`IS_FMC_ECCPAGE_SIZE
(
FMC_NANDInSu
->
FMC_ECCPageSize
));

410 
	`as_m
(
	`IS_FMC_TCLR_TIME
(
FMC_NANDInSu
->
FMC_TCLRSupTime
));

411 
	`as_m
(
	`IS_FMC_TAR_TIME
(
FMC_NANDInSu
->
FMC_TARSupTime
));

412 
	`as_m
(
	`IS_FMC_SETUP_TIME
(
FMC_NANDInSu
->
FMC_CommSTimgSu
->
FMC_SupTime
));

413 
	`as_m
(
	`IS_FMC_WAIT_TIME
(
FMC_NANDInSu
->
FMC_CommSTimgSu
->
FMC_WaSupTime
));

414 
	`as_m
(
	`IS_FMC_HOLD_TIME
(
FMC_NANDInSu
->
FMC_CommSTimgSu
->
FMC_HdSupTime
));

415 
	`as_m
(
	`IS_FMC_HIZ_TIME
(
FMC_NANDInSu
->
FMC_CommSTimgSu
->
FMC_HiZSupTime
));

416 
	`as_m
(
	`IS_FMC_SETUP_TIME
(
FMC_NANDInSu
->
FMC_AribuSTimgSu
->
FMC_SupTime
));

417 
	`as_m
(
	`IS_FMC_WAIT_TIME
(
FMC_NANDInSu
->
FMC_AribuSTimgSu
->
FMC_WaSupTime
));

418 
	`as_m
(
	`IS_FMC_HOLD_TIME
(
FMC_NANDInSu
->
FMC_AribuSTimgSu
->
FMC_HdSupTime
));

419 
	`as_m
(
	`IS_FMC_HIZ_TIME
(
FMC_NANDInSu
->
FMC_AribuSTimgSu
->
FMC_HiZSupTime
));

422 
tm
 = (
ut32_t
)
FMC_NANDInSu
->
FMC_Wau
 |

423 
PCR_MEMORYTYPE_NAND
 |

424 
FMC_NANDInSu
->
FMC_MemyDaWidth
 |

425 
FMC_NANDInSu
->
FMC_ECC
 |

426 
FMC_NANDInSu
->
FMC_ECCPageSize
 |

427 (
FMC_NANDInSu
->
FMC_TCLRSupTime
 << 9 )|

428 (
FMC_NANDInSu
->
FMC_TARSupTime
 << 13);

431 
tmmem
 = (
ut32_t
)
FMC_NANDInSu
->
FMC_CommSTimgSu
->
FMC_SupTime
 |

432 (
FMC_NANDInSu
->
FMC_CommSTimgSu
->
FMC_WaSupTime
 << 8) |

433 (
FMC_NANDInSu
->
FMC_CommSTimgSu
->
FMC_HdSupTime
 << 16)|

434 (
FMC_NANDInSu
->
FMC_CommSTimgSu
->
FMC_HiZSupTime
 << 24);

437 
tmt
 = (
ut32_t
)
FMC_NANDInSu
->
FMC_AribuSTimgSu
->
FMC_SupTime
 |

438 (
FMC_NANDInSu
->
FMC_AribuSTimgSu
->
FMC_WaSupTime
 << 8) |

439 (
FMC_NANDInSu
->
FMC_AribuSTimgSu
->
FMC_HdSupTime
 << 16)|

440 (
FMC_NANDInSu
->
FMC_AribuSTimgSu
->
FMC_HiZSupTime
 << 24);

442 if(
FMC_NANDInSu
->
FMC_Bk
 =
FMC_Bk2_NAND
)

445 
FMC_Bk2
->
PCR2
 = 
tm
;

446 
FMC_Bk2
->
PMEM2
 = 
tmmem
;

447 
FMC_Bk2
->
PATT2
 = 
tmt
;

452 
FMC_Bk3
->
PCR3
 = 
tm
;

453 
FMC_Bk3
->
PMEM3
 = 
tmmem
;

454 
FMC_Bk3
->
PATT3
 = 
tmt
;

456 
	}
}

465 
	$FMC_NANDSuIn
(
FMC_NANDInTyDef
* 
FMC_NANDInSu
)

468 
FMC_NANDInSu
->
FMC_Bk
 = 
FMC_Bk2_NAND
;

469 
FMC_NANDInSu
->
FMC_Wau
 = 
FMC_Wau_Dib
;

470 
FMC_NANDInSu
->
FMC_MemyDaWidth
 = 
FMC_NAND_MemyDaWidth_16b
;

471 
FMC_NANDInSu
->
FMC_ECC
 = 
FMC_ECC_Dib
;

472 
FMC_NANDInSu
->
FMC_ECCPageSize
 = 
FMC_ECCPageSize_256Bys
;

473 
FMC_NANDInSu
->
FMC_TCLRSupTime
 = 0x0;

474 
FMC_NANDInSu
->
FMC_TARSupTime
 = 0x0;

475 
FMC_NANDInSu
->
FMC_CommSTimgSu
->
FMC_SupTime
 = 252;

476 
FMC_NANDInSu
->
FMC_CommSTimgSu
->
FMC_WaSupTime
 = 252;

477 
FMC_NANDInSu
->
FMC_CommSTimgSu
->
FMC_HdSupTime
 = 252;

478 
FMC_NANDInSu
->
FMC_CommSTimgSu
->
FMC_HiZSupTime
 = 252;

479 
FMC_NANDInSu
->
FMC_AribuSTimgSu
->
FMC_SupTime
 = 252;

480 
FMC_NANDInSu
->
FMC_AribuSTimgSu
->
FMC_WaSupTime
 = 252;

481 
FMC_NANDInSu
->
FMC_AribuSTimgSu
->
FMC_HdSupTime
 = 252;

482 
FMC_NANDInSu
->
FMC_AribuSTimgSu
->
FMC_HiZSupTime
 = 252;

483 
	}
}

494 
	$FMC_NANDCmd
(
ut32_t
 
FMC_Bk
, 
FuniڮS
 
NewS
)

496 
	`as_m
(
	`IS_FMC_NAND_BANK
(
FMC_Bk
));

497 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

499 i(
NewS
 !
DISABLE
)

502 if(
FMC_Bk
 =
FMC_Bk2_NAND
)

504 
FMC_Bk2
->
PCR2
 |
PCR_PBKEN_SET
;

508 
FMC_Bk3
->
PCR3
 |
PCR_PBKEN_SET
;

514 if(
FMC_Bk
 =
FMC_Bk2_NAND
)

516 
FMC_Bk2
->
PCR2
 &
PCR_PBKEN_RESET
;

520 
FMC_Bk3
->
PCR3
 &
PCR_PBKEN_RESET
;

523 
	}
}

534 
	$FMC_NANDECCCmd
(
ut32_t
 
FMC_Bk
, 
FuniڮS
 
NewS
)

536 
	`as_m
(
	`IS_FMC_NAND_BANK
(
FMC_Bk
));

537 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

539 i(
NewS
 !
DISABLE
)

542 if(
FMC_Bk
 =
FMC_Bk2_NAND
)

544 
FMC_Bk2
->
PCR2
 |
PCR_ECCEN_SET
;

548 
FMC_Bk3
->
PCR3
 |
PCR_ECCEN_SET
;

554 if(
FMC_Bk
 =
FMC_Bk2_NAND
)

556 
FMC_Bk2
->
PCR2
 &
PCR_ECCEN_RESET
;

560 
FMC_Bk3
->
PCR3
 &
PCR_ECCEN_RESET
;

563 
	}
}

573 
ut32_t
 
	$FMC_GECC
(
ut32_t
 
FMC_Bk
)

575 
ut32_t
 
eccv
 = 0x00000000;

577 if(
FMC_Bk
 =
FMC_Bk2_NAND
)

580 
eccv
 = 
FMC_Bk2
->
ECCR2
;

585 
eccv
 = 
FMC_Bk3
->
ECCR3
;

588 (
eccv
);

589 
	}
}

637 
	$FMC_PCCARDDeIn
()

640 
FMC_Bk4
->
PCR4
 = 0x00000018;

641 
FMC_Bk4
->
SR4
 = 0x00000000;

642 
FMC_Bk4
->
PMEM4
 = 0xFCFCFCFC;

643 
FMC_Bk4
->
PATT4
 = 0xFCFCFCFC;

644 
FMC_Bk4
->
PIO4
 = 0xFCFCFCFC;

645 
	}
}

654 
	$FMC_PCCARDIn
(
FMC_PCCARDInTyDef
* 
FMC_PCCARDInSu
)

657 
	`as_m
(
	`IS_FMC_WAIT_FEATURE
(
FMC_PCCARDInSu
->
FMC_Wau
));

658 
	`as_m
(
	`IS_FMC_TCLR_TIME
(
FMC_PCCARDInSu
->
FMC_TCLRSupTime
));

659 
	`as_m
(
	`IS_FMC_TAR_TIME
(
FMC_PCCARDInSu
->
FMC_TARSupTime
));

661 
	`as_m
(
	`IS_FMC_SETUP_TIME
(
FMC_PCCARDInSu
->
FMC_CommSTimgSu
->
FMC_SupTime
));

662 
	`as_m
(
	`IS_FMC_WAIT_TIME
(
FMC_PCCARDInSu
->
FMC_CommSTimgSu
->
FMC_WaSupTime
));

663 
	`as_m
(
	`IS_FMC_HOLD_TIME
(
FMC_PCCARDInSu
->
FMC_CommSTimgSu
->
FMC_HdSupTime
));

664 
	`as_m
(
	`IS_FMC_HIZ_TIME
(
FMC_PCCARDInSu
->
FMC_CommSTimgSu
->
FMC_HiZSupTime
));

666 
	`as_m
(
	`IS_FMC_SETUP_TIME
(
FMC_PCCARDInSu
->
FMC_AribuSTimgSu
->
FMC_SupTime
));

667 
	`as_m
(
	`IS_FMC_WAIT_TIME
(
FMC_PCCARDInSu
->
FMC_AribuSTimgSu
->
FMC_WaSupTime
));

668 
	`as_m
(
	`IS_FMC_HOLD_TIME
(
FMC_PCCARDInSu
->
FMC_AribuSTimgSu
->
FMC_HdSupTime
));

669 
	`as_m
(
	`IS_FMC_HIZ_TIME
(
FMC_PCCARDInSu
->
FMC_AribuSTimgSu
->
FMC_HiZSupTime
));

670 
	`as_m
(
	`IS_FMC_SETUP_TIME
(
FMC_PCCARDInSu
->
FMC_IOSTimgSu
->
FMC_SupTime
));

671 
	`as_m
(
	`IS_FMC_WAIT_TIME
(
FMC_PCCARDInSu
->
FMC_IOSTimgSu
->
FMC_WaSupTime
));

672 
	`as_m
(
	`IS_FMC_HOLD_TIME
(
FMC_PCCARDInSu
->
FMC_IOSTimgSu
->
FMC_HdSupTime
));

673 
	`as_m
(
	`IS_FMC_HIZ_TIME
(
FMC_PCCARDInSu
->
FMC_IOSTimgSu
->
FMC_HiZSupTime
));

676 
FMC_Bk4
->
PCR4
 = (
ut32_t
)
FMC_PCCARDInSu
->
FMC_Wau
 |

677 
FMC_NAND_MemyDaWidth_16b
 |

678 (
FMC_PCCARDInSu
->
FMC_TCLRSupTime
 << 9) |

679 (
FMC_PCCARDInSu
->
FMC_TARSupTime
 << 13);

682 
FMC_Bk4
->
PMEM4
 = (
ut32_t
)
FMC_PCCARDInSu
->
FMC_CommSTimgSu
->
FMC_SupTime
 |

683 (
FMC_PCCARDInSu
->
FMC_CommSTimgSu
->
FMC_WaSupTime
 << 8) |

684 (
FMC_PCCARDInSu
->
FMC_CommSTimgSu
->
FMC_HdSupTime
 << 16)|

685 (
FMC_PCCARDInSu
->
FMC_CommSTimgSu
->
FMC_HiZSupTime
 << 24);

688 
FMC_Bk4
->
PATT4
 = (
ut32_t
)
FMC_PCCARDInSu
->
FMC_AribuSTimgSu
->
FMC_SupTime
 |

689 (
FMC_PCCARDInSu
->
FMC_AribuSTimgSu
->
FMC_WaSupTime
 << 8) |

690 (
FMC_PCCARDInSu
->
FMC_AribuSTimgSu
->
FMC_HdSupTime
 << 16)|

691 (
FMC_PCCARDInSu
->
FMC_AribuSTimgSu
->
FMC_HiZSupTime
 << 24);

694 
FMC_Bk4
->
PIO4
 = (
ut32_t
)
FMC_PCCARDInSu
->
FMC_IOSTimgSu
->
FMC_SupTime
 |

695 (
FMC_PCCARDInSu
->
FMC_IOSTimgSu
->
FMC_WaSupTime
 << 8) |

696 (
FMC_PCCARDInSu
->
FMC_IOSTimgSu
->
FMC_HdSupTime
 << 16)|

697 (
FMC_PCCARDInSu
->
FMC_IOSTimgSu
->
FMC_HiZSupTime
 << 24);

698 
	}
}

706 
	$FMC_PCCARDSuIn
(
FMC_PCCARDInTyDef
* 
FMC_PCCARDInSu
)

709 
FMC_PCCARDInSu
->
FMC_Wau
 = 
FMC_Wau_Dib
;

710 
FMC_PCCARDInSu
->
FMC_TCLRSupTime
 = 0;

711 
FMC_PCCARDInSu
->
FMC_TARSupTime
 = 0;

712 
FMC_PCCARDInSu
->
FMC_CommSTimgSu
->
FMC_SupTime
 = 252;

713 
FMC_PCCARDInSu
->
FMC_CommSTimgSu
->
FMC_WaSupTime
 = 252;

714 
FMC_PCCARDInSu
->
FMC_CommSTimgSu
->
FMC_HdSupTime
 = 252;

715 
FMC_PCCARDInSu
->
FMC_CommSTimgSu
->
FMC_HiZSupTime
 = 252;

716 
FMC_PCCARDInSu
->
FMC_AribuSTimgSu
->
FMC_SupTime
 = 252;

717 
FMC_PCCARDInSu
->
FMC_AribuSTimgSu
->
FMC_WaSupTime
 = 252;

718 
FMC_PCCARDInSu
->
FMC_AribuSTimgSu
->
FMC_HdSupTime
 = 252;

719 
FMC_PCCARDInSu
->
FMC_AribuSTimgSu
->
FMC_HiZSupTime
 = 252;

720 
FMC_PCCARDInSu
->
FMC_IOSTimgSu
->
FMC_SupTime
 = 252;

721 
FMC_PCCARDInSu
->
FMC_IOSTimgSu
->
FMC_WaSupTime
 = 252;

722 
FMC_PCCARDInSu
->
FMC_IOSTimgSu
->
FMC_HdSupTime
 = 252;

723 
FMC_PCCARDInSu
->
FMC_IOSTimgSu
->
FMC_HiZSupTime
 = 252;

724 
	}
}

732 
	$FMC_PCCARDCmd
(
FuniڮS
 
NewS
)

734 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

736 i(
NewS
 !
DISABLE
)

739 
FMC_Bk4
->
PCR4
 |
PCR_PBKEN_SET
;

744 
FMC_Bk4
->
PCR4
 &
PCR_PBKEN_RESET
;

746 
	}
}

804 
	$FMC_SDRAMDeIn
(
ut32_t
 
FMC_Bk
)

807 
	`as_m
(
	`IS_FMC_SDRAM_BANK
(
FMC_Bk
));

809 
FMC_Bk5_6
->
SDCR
[
FMC_Bk
] = 0x000002D0;

810 
FMC_Bk5_6
->
SDTR
[
FMC_Bk
] = 0x0FFFFFFF;

811 
FMC_Bk5_6
->
SDCMR
 = 0x00000000;

812 
FMC_Bk5_6
->
SDRTR
 = 0x00000000;

813 
FMC_Bk5_6
->
SDSR
 = 0x00000000;

814 
	}
}

824 
	$FMC_SDRAMIn
(
FMC_SDRAMInTyDef
* 
FMC_SDRAMInSu
)

827 
ut32_t
 
tm1
 = 0;

828 
ut32_t
 
tm2
 = 0;

829 
ut32_t
 
tm3
 = 0;

830 
ut32_t
 
tm4
 = 0;

835 
	`as_m
(
	`IS_FMC_SDRAM_BANK
(
FMC_SDRAMInSu
->
FMC_Bk
));

836 
	`as_m
(
	`IS_FMC_COLUMNBITS_NUMBER
(
FMC_SDRAMInSu
->
FMC_CumnBsNumb
));

837 
	`as_m
(
	`IS_FMC_ROWBITS_NUMBER
(
FMC_SDRAMInSu
->
FMC_RowBsNumb
));

838 
	`as_m
(
	`IS_FMC_SDMEMORY_WIDTH
(
FMC_SDRAMInSu
->
FMC_SDMemyDaWidth
));

839 
	`as_m
(
	`IS_FMC_INTERNALBANK_NUMBER
(
FMC_SDRAMInSu
->
FMC_IlBkNumb
));

840 
	`as_m
(
	`IS_FMC_CAS_LATENCY
(
FMC_SDRAMInSu
->
FMC_CASLcy
));

841 
	`as_m
(
	`IS_FMC_WRITE_PROTECTION
(
FMC_SDRAMInSu
->
FMC_WrePrei
));

842 
	`as_m
(
	`IS_FMC_SDCLOCK_PERIOD
(
FMC_SDRAMInSu
->
FMC_SDClockPiod
));

843 
	`as_m
(
	`IS_FMC_READ_BURST
(
FMC_SDRAMInSu
->
FMC_RdBur
));

844 
	`as_m
(
	`IS_FMC_READPIPE_DELAY
(
FMC_SDRAMInSu
->
FMC_RdPeDay
));

847 
	`as_m
(
	`IS_FMC_LOADTOACTIVE_DELAY
(
FMC_SDRAMInSu
->
FMC_SDRAMTimgSu
->
FMC_LdToAiveDay
));

848 
	`as_m
(
	`IS_FMC_EXITSELFREFRESH_DELAY
(
FMC_SDRAMInSu
->
FMC_SDRAMTimgSu
->
FMC_ExSfReeshDay
));

849 
	`as_m
(
	`IS_FMC_SELFREFRESH_TIME
(
FMC_SDRAMInSu
->
FMC_SDRAMTimgSu
->
FMC_SfReeshTime
));

850 
	`as_m
(
	`IS_FMC_ROWCYCLE_DELAY
(
FMC_SDRAMInSu
->
FMC_SDRAMTimgSu
->
FMC_RowCyeDay
));

851 
	`as_m
(
	`IS_FMC_WRITE_RECOVERY_TIME
(
FMC_SDRAMInSu
->
FMC_SDRAMTimgSu
->
FMC_WreRecovyTime
));

852 
	`as_m
(
	`IS_FMC_RP_DELAY
(
FMC_SDRAMInSu
->
FMC_SDRAMTimgSu
->
FMC_RPDay
));

853 
	`as_m
(
	`IS_FMC_RCD_DELAY
(
FMC_SDRAMInSu
->
FMC_SDRAMTimgSu
->
FMC_RCDDay
));

856 
tm1
 = (
ut32_t
)
FMC_SDRAMInSu
->
FMC_CumnBsNumb
 |

857 
FMC_SDRAMInSu
->
FMC_RowBsNumb
 |

858 
FMC_SDRAMInSu
->
FMC_SDMemyDaWidth
 |

859 
FMC_SDRAMInSu
->
FMC_IlBkNumb
 |

860 
FMC_SDRAMInSu
->
FMC_CASLcy
 |

861 
FMC_SDRAMInSu
->
FMC_WrePrei
 |

862 
FMC_SDRAMInSu
->
FMC_SDClockPiod
 |

863 
FMC_SDRAMInSu
->
FMC_RdBur
 |

864 
FMC_SDRAMInSu
->
FMC_RdPeDay
;

866 if(
FMC_SDRAMInSu
->
FMC_Bk
 =
FMC_Bk1_SDRAM
 )

868 
FMC_Bk5_6
->
SDCR
[
FMC_SDRAMInSu
->
FMC_Bk
] = 
tm1
;

872 
tm3
 = (
ut32_t
)
FMC_SDRAMInSu
->
FMC_SDClockPiod
 |

873 
FMC_SDRAMInSu
->
FMC_RdBur
 |

874 
FMC_SDRAMInSu
->
FMC_RdPeDay
;

876 
FMC_Bk5_6
->
SDCR
[
FMC_Bk1_SDRAM
] = 
tm3
;

877 
FMC_Bk5_6
->
SDCR
[
FMC_SDRAMInSu
->
FMC_Bk
] = 
tm1
;

880 if(
FMC_SDRAMInSu
->
FMC_Bk
 =
FMC_Bk1_SDRAM
 )

882 
tm2
 = (
ut32_t
)((
FMC_SDRAMInSu
->
FMC_SDRAMTimgSu
->
FMC_LdToAiveDay
)-1) |

883 (((
FMC_SDRAMInSu
->
FMC_SDRAMTimgSu
->
FMC_ExSfReeshDay
)-1) << 4) |

884 (((
FMC_SDRAMInSu
->
FMC_SDRAMTimgSu
->
FMC_SfReeshTime
)-1) << 8) |

885 (((
FMC_SDRAMInSu
->
FMC_SDRAMTimgSu
->
FMC_RowCyeDay
)-1) << 12) |

886 (((
FMC_SDRAMInSu
->
FMC_SDRAMTimgSu
->
FMC_WreRecovyTime
)-1) << 16) |

887 (((
FMC_SDRAMInSu
->
FMC_SDRAMTimgSu
->
FMC_RPDay
)-1) << 20) |

888 (((
FMC_SDRAMInSu
->
FMC_SDRAMTimgSu
->
FMC_RCDDay
)-1) << 24);

890 
FMC_Bk5_6
->
SDTR
[
FMC_SDRAMInSu
->
FMC_Bk
] = 
tm2
;

894 
tm2
 = (
ut32_t
)((
FMC_SDRAMInSu
->
FMC_SDRAMTimgSu
->
FMC_LdToAiveDay
)-1) |

895 (((
FMC_SDRAMInSu
->
FMC_SDRAMTimgSu
->
FMC_ExSfReeshDay
)-1) << 4) |

896 (((
FMC_SDRAMInSu
->
FMC_SDRAMTimgSu
->
FMC_SfReeshTime
)-1) << 8) |

897 (((
FMC_SDRAMInSu
->
FMC_SDRAMTimgSu
->
FMC_WreRecovyTime
)-1) << 16);

899 
tm4
 = (
ut32_t
)(((
FMC_SDRAMInSu
->
FMC_SDRAMTimgSu
->
FMC_RowCyeDay
)-1) << 12) |

900 (((
FMC_SDRAMInSu
->
FMC_SDRAMTimgSu
->
FMC_RPDay
)-1) << 20);

902 
FMC_Bk5_6
->
SDTR
[
FMC_Bk1_SDRAM
] = 
tm4
;

903 
FMC_Bk5_6
->
SDTR
[
FMC_SDRAMInSu
->
FMC_Bk
] = 
tm2
;

906 
	}
}

914 
	$FMC_SDRAMSuIn
(
FMC_SDRAMInTyDef
* 
FMC_SDRAMInSu
)

917 
FMC_SDRAMInSu
->
FMC_Bk
 = 
FMC_Bk1_SDRAM
;

918 
FMC_SDRAMInSu
->
FMC_CumnBsNumb
 = 
FMC_CumnBs_Numb_8b
;

919 
FMC_SDRAMInSu
->
FMC_RowBsNumb
 = 
FMC_RowBs_Numb_11b
;

920 
FMC_SDRAMInSu
->
FMC_SDMemyDaWidth
 = 
FMC_SDMemy_Width_16b
;

921 
FMC_SDRAMInSu
->
FMC_IlBkNumb
 = 
FMC_IlBk_Numb_4
;

922 
FMC_SDRAMInSu
->
FMC_CASLcy
 = 
FMC_CAS_Lcy_1
;

923 
FMC_SDRAMInSu
->
FMC_WrePrei
 = 
FMC_Wre_Prei_Eb
;

924 
FMC_SDRAMInSu
->
FMC_SDClockPiod
 = 
FMC_SDClock_Dib
;

925 
FMC_SDRAMInSu
->
FMC_RdBur
 = 
FMC_Rd_Bur_Dib
;

926 
FMC_SDRAMInSu
->
FMC_RdPeDay
 = 
FMC_RdPe_Day_0
;

928 
FMC_SDRAMInSu
->
FMC_SDRAMTimgSu
->
FMC_LdToAiveDay
 = 16;

929 
FMC_SDRAMInSu
->
FMC_SDRAMTimgSu
->
FMC_ExSfReeshDay
 = 16;

930 
FMC_SDRAMInSu
->
FMC_SDRAMTimgSu
->
FMC_SfReeshTime
 = 16;

931 
FMC_SDRAMInSu
->
FMC_SDRAMTimgSu
->
FMC_RowCyeDay
 = 16;

932 
FMC_SDRAMInSu
->
FMC_SDRAMTimgSu
->
FMC_WreRecovyTime
 = 16;

933 
FMC_SDRAMInSu
->
FMC_SDRAMTimgSu
->
FMC_RPDay
 = 16;

934 
FMC_SDRAMInSu
->
FMC_SDRAMTimgSu
->
FMC_RCDDay
 = 16;

936 
	}
}

944 
	$FMC_SDRAMCmdCfig
(
FMC_SDRAMCommdTyDef
* 
FMC_SDRAMCommdSu
)

946 
ut32_t
 
tm
 = 0x0;

949 
	`as_m
(
	`IS_FMC_COMMAND_MODE
(
FMC_SDRAMCommdSu
->
FMC_CommdMode
));

950 
	`as_m
(
	`IS_FMC_COMMAND_TARGET
(
FMC_SDRAMCommdSu
->
FMC_CommdTg
));

951 
	`as_m
(
	`IS_FMC_AUTOREFRESH_NUMBER
(
FMC_SDRAMCommdSu
->
FMC_AutoReeshNumb
));

952 
	`as_m
(
	`IS_FMC_MODE_REGISTER
(
FMC_SDRAMCommdSu
->
FMC_ModeRegiDefi
));

954 
tm
 = (
ut32_t
)(
FMC_SDRAMCommdSu
->
FMC_CommdMode
 |

955 
FMC_SDRAMCommdSu
->
FMC_CommdTg
 |

956 (((
FMC_SDRAMCommdSu
->
FMC_AutoReeshNumb
)-1)<<5) |

957 ((
FMC_SDRAMCommdSu
->
FMC_ModeRegiDefi
)<<9));

959 
FMC_Bk5_6
->
SDCMR
 = 
tm
;

961 
	}
}

970 
ut32_t
 
	$FMC_GModeStus
(
ut32_t
 
SDRAM_Bk
)

972 
ut32_t
 
tmeg
 = 0;

975 
	`as_m
(
	`IS_FMC_SDRAM_BANK
(
SDRAM_Bk
));

978 if(
SDRAM_Bk
 =
FMC_Bk1_SDRAM
)

980 
tmeg
 = (
ut32_t
)(
FMC_Bk5_6
->
SDSR
 & 
FMC_SDSR_MODES1
);

984 
tmeg
 = ((
ut32_t
)(
FMC_Bk5_6
->
SDSR
 & 
FMC_SDSR_MODES2
) >> 2);

988  
tmeg
;

989 
	}
}

996 
	$FMC_SReeshCou
(
ut32_t
 
FMC_Cou
)

999 
	`as_m
(
	`IS_FMC_REFRESH_COUNT
(
FMC_Cou
));

1001 
FMC_Bk5_6
->
SDRTR
 |(
FMC_Cou
<<1);

1003 
	}
}

1010 
	$FMC_SAutoReesh_Numb
(
ut32_t
 
FMC_Numb
)

1013 
	`as_m
(
	`IS_FMC_AUTOREFRESH_NUMBER
(
FMC_Numb
));

1015 
FMC_Bk5_6
->
SDCMR
 |(
FMC_Numb
 << 5);

1016 
	}
}

1026 
	$FMC_SDRAMWrePreiCfig
(
ut32_t
 
SDRAM_Bk
, 
FuniڮS
 
NewS
)

1029 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1030 
	`as_m
(
	`IS_FMC_SDRAM_BANK
(
SDRAM_Bk
));

1032 i(
NewS
 !
DISABLE
)

1034 
FMC_Bk5_6
->
SDCR
[
SDRAM_Bk
] |
FMC_Wre_Prei_Eb
;

1038 
FMC_Bk5_6
->
SDCR
[
SDRAM_Bk
] &
SDCR_WrePrei_RESET
;

1041 
	}
}

1078 
	$FMC_ITCfig
(
ut32_t
 
FMC_Bk
, ut32_
FMC_IT
, 
FuniڮS
 
NewS
)

1080 
	`as_m
(
	`IS_FMC_IT_BANK
(
FMC_Bk
));

1081 
	`as_m
(
	`IS_FMC_IT
(
FMC_IT
));

1082 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1084 i(
NewS
 !
DISABLE
)

1087 if(
FMC_Bk
 =
FMC_Bk2_NAND
)

1089 
FMC_Bk2
->
SR2
 |
FMC_IT
;

1092 i(
FMC_Bk
 =
FMC_Bk3_NAND
)

1094 
FMC_Bk3
->
SR3
 |
FMC_IT
;

1097 i(
FMC_Bk
 =
FMC_Bk4_PCCARD
)

1099 
FMC_Bk4
->
SR4
 |
FMC_IT
;

1105 
FMC_Bk5_6
->
SDRTR
 |
FMC_IT
;

1111 if(
FMC_Bk
 =
FMC_Bk2_NAND
)

1114 
FMC_Bk2
->
SR2
 &(
ut32_t
)~
FMC_IT
;

1117 i(
FMC_Bk
 =
FMC_Bk3_NAND
)

1119 
FMC_Bk3
->
SR3
 &(
ut32_t
)~
FMC_IT
;

1122 if(
FMC_Bk
 =
FMC_Bk4_PCCARD
)

1124 
FMC_Bk4
->
SR4
 &(
ut32_t
)~
FMC_IT
;

1130 
FMC_Bk5_6
->
SDRTR
 &(
ut32_t
)~
FMC_IT
;

1133 
	}
}

1155 
FgStus
 
	$FMC_GFgStus
(
ut32_t
 
FMC_Bk
, ut32_
FMC_FLAG
)

1157 
FgStus
 
bus
 = 
RESET
;

1158 
ut32_t
 
tmp
 = 0x00000000;

1161 
	`as_m
(
	`IS_FMC_GETFLAG_BANK
(
FMC_Bk
));

1162 
	`as_m
(
	`IS_FMC_GET_FLAG
(
FMC_FLAG
));

1164 if(
FMC_Bk
 =
FMC_Bk2_NAND
)

1166 
tmp
 = 
FMC_Bk2
->
SR2
;

1168 if(
FMC_Bk
 =
FMC_Bk3_NAND
)

1170 
tmp
 = 
FMC_Bk3
->
SR3
;

1172 if(
FMC_Bk
 =
FMC_Bk4_PCCARD
)

1174 
tmp
 = 
FMC_Bk4
->
SR4
;

1178 
tmp
 = 
FMC_Bk5_6
->
SDSR
;

1182 i((
tmp
 & 
FMC_FLAG
) != FMC_FLAG )

1184 
bus
 = 
RESET
;

1188 
bus
 = 
SET
;

1191  
bus
;

1192 
	}
}

1211 
	$FMC_CˬFg
(
ut32_t
 
FMC_Bk
, ut32_
FMC_FLAG
)

1214 
	`as_m
(
	`IS_FMC_GETFLAG_BANK
(
FMC_Bk
));

1215 
	`as_m
(
	`IS_FMC_CLEAR_FLAG
(
FMC_FLAG
)) ;

1217 if(
FMC_Bk
 =
FMC_Bk2_NAND
)

1219 
FMC_Bk2
->
SR2
 &(~
FMC_FLAG
);

1221 if(
FMC_Bk
 =
FMC_Bk3_NAND
)

1223 
FMC_Bk3
->
SR3
 &(~
FMC_FLAG
);

1225 if(
FMC_Bk
 =
FMC_Bk4_PCCARD
)

1227 
FMC_Bk4
->
SR4
 &(~
FMC_FLAG
);

1232 
FMC_Bk5_6
->
SDRTR
 &(~
FMC_FLAG
);

1235 
	}
}

1254 
ITStus
 
	$FMC_GITStus
(
ut32_t
 
FMC_Bk
, ut32_
FMC_IT
)

1256 
ITStus
 
bus
 = 
RESET
;

1257 
ut32_t
 
tmp
 = 0x0;

1258 
ut32_t
 
tmp2
 = 0x0;

1259 
ut32_t
 
us
 = 0x0;

1260 
ut32_t
 
ab
 = 0x0;

1263 
	`as_m
(
	`IS_FMC_IT_BANK
(
FMC_Bk
));

1264 
	`as_m
(
	`IS_FMC_GET_IT
(
FMC_IT
));

1266 if(
FMC_Bk
 =
FMC_Bk2_NAND
)

1268 
tmp
 = 
FMC_Bk2
->
SR2
;

1270 if(
FMC_Bk
 =
FMC_Bk3_NAND
)

1272 
tmp
 = 
FMC_Bk3
->
SR3
;

1274 if(
FMC_Bk
 =
FMC_Bk4_PCCARD
)

1276 
tmp
 = 
FMC_Bk4
->
SR4
;

1281 
tmp
 = 
FMC_Bk5_6
->
SDRTR
;

1282 
tmp2
 = 
FMC_Bk5_6
->
SDSR
;

1286 
ab
 = 
tmp
 & 
FMC_IT
;

1289 if((
FMC_Bk
 =
FMC_Bk1_SDRAM
|| (FMC_Bk =
FMC_Bk2_SDRAM
))

1291 
us
 = 
tmp2
 & 
FMC_SDSR_RE
;

1295 
us
 = 
tmp
 & (
FMC_IT
 >> 3);

1298 i((
us
 !(
ut32_t
)
RESET
&& (
ab
 != (uint32_t)RESET))

1300 
bus
 = 
SET
;

1304 
bus
 = 
RESET
;

1306  
bus
;

1307 
	}
}

1326 
	$FMC_CˬITPdgB
(
ut32_t
 
FMC_Bk
, ut32_
FMC_IT
)

1329 
	`as_m
(
	`IS_FMC_IT_BANK
(
FMC_Bk
));

1330 
	`as_m
(
	`IS_FMC_IT
(
FMC_IT
));

1332 if(
FMC_Bk
 =
FMC_Bk2_NAND
)

1334 
FMC_Bk2
->
SR2
 &~(
FMC_IT
 >> 3);

1336 if(
FMC_Bk
 =
FMC_Bk3_NAND
)

1338 
FMC_Bk3
->
SR3
 &~(
FMC_IT
 >> 3);

1340 if(
FMC_Bk
 =
FMC_Bk4_PCCARD
)

1342 
FMC_Bk4
->
SR4
 &~(
FMC_IT
 >> 3);

1347 
FMC_Bk5_6
->
SDRTR
 |
FMC_SDRTR_CRE
;

1349 
	}
}

	@src/spl/stm32f4xx_gpio.c

84 
	~"m32f4xx_gpio.h
"

85 
	~"m32f4xx_rcc.h
"

127 
	$GPIO_DeIn
(
GPIO_TyDef
* 
GPIOx
)

130 
	`as_m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

132 i(
GPIOx
 =
GPIOA
)

134 
	`RCC_AHB1PhRetCmd
(
RCC_AHB1Ph_GPIOA
, 
ENABLE
);

135 
	`RCC_AHB1PhRetCmd
(
RCC_AHB1Ph_GPIOA
, 
DISABLE
);

137 i(
GPIOx
 =
GPIOB
)

139 
	`RCC_AHB1PhRetCmd
(
RCC_AHB1Ph_GPIOB
, 
ENABLE
);

140 
	`RCC_AHB1PhRetCmd
(
RCC_AHB1Ph_GPIOB
, 
DISABLE
);

142 i(
GPIOx
 =
GPIOC
)

144 
	`RCC_AHB1PhRetCmd
(
RCC_AHB1Ph_GPIOC
, 
ENABLE
);

145 
	`RCC_AHB1PhRetCmd
(
RCC_AHB1Ph_GPIOC
, 
DISABLE
);

147 i(
GPIOx
 =
GPIOD
)

149 
	`RCC_AHB1PhRetCmd
(
RCC_AHB1Ph_GPIOD
, 
ENABLE
);

150 
	`RCC_AHB1PhRetCmd
(
RCC_AHB1Ph_GPIOD
, 
DISABLE
);

152 i(
GPIOx
 =
GPIOE
)

154 
	`RCC_AHB1PhRetCmd
(
RCC_AHB1Ph_GPIOE
, 
ENABLE
);

155 
	`RCC_AHB1PhRetCmd
(
RCC_AHB1Ph_GPIOE
, 
DISABLE
);

157 i(
GPIOx
 =
GPIOF
)

159 
	`RCC_AHB1PhRetCmd
(
RCC_AHB1Ph_GPIOF
, 
ENABLE
);

160 
	`RCC_AHB1PhRetCmd
(
RCC_AHB1Ph_GPIOF
, 
DISABLE
);

162 i(
GPIOx
 =
GPIOG
)

164 
	`RCC_AHB1PhRetCmd
(
RCC_AHB1Ph_GPIOG
, 
ENABLE
);

165 
	`RCC_AHB1PhRetCmd
(
RCC_AHB1Ph_GPIOG
, 
DISABLE
);

167 i(
GPIOx
 =
GPIOH
)

169 
	`RCC_AHB1PhRetCmd
(
RCC_AHB1Ph_GPIOH
, 
ENABLE
);

170 
	`RCC_AHB1PhRetCmd
(
RCC_AHB1Ph_GPIOH
, 
DISABLE
);

173 i(
GPIOx
 =
GPIOI
)

175 
	`RCC_AHB1PhRetCmd
(
RCC_AHB1Ph_GPIOI
, 
ENABLE
);

176 
	`RCC_AHB1PhRetCmd
(
RCC_AHB1Ph_GPIOI
, 
DISABLE
);

178 i(
GPIOx
 =
GPIOJ
)

180 
	`RCC_AHB1PhRetCmd
(
RCC_AHB1Ph_GPIOJ
, 
ENABLE
);

181 
	`RCC_AHB1PhRetCmd
(
RCC_AHB1Ph_GPIOJ
, 
DISABLE
);

185 i(
GPIOx
 =
GPIOK
)

187 
	`RCC_AHB1PhRetCmd
(
RCC_AHB1Ph_GPIOK
, 
ENABLE
);

188 
	`RCC_AHB1PhRetCmd
(
RCC_AHB1Ph_GPIOK
, 
DISABLE
);

191 
	}
}

202 
	$GPIO_In
(
GPIO_TyDef
* 
GPIOx
, 
GPIO_InTyDef
* 
GPIO_InSu
)

204 
ut32_t
 
ppos
 = 0x00, 
pos
 = 0x00 , 
cu
 = 0x00;

207 
	`as_m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

208 
	`as_m
(
	`IS_GPIO_PIN
(
GPIO_InSu
->
GPIO_P
));

209 
	`as_m
(
	`IS_GPIO_MODE
(
GPIO_InSu
->
GPIO_Mode
));

210 
	`as_m
(
	`IS_GPIO_PUPD
(
GPIO_InSu
->
GPIO_PuPd
));

214 
ppos
 = 0x00;inpos < 0x10;inpos++)

216 
pos
 = ((
ut32_t
)0x01<< 
ppos
;

218 
cu
 = (
GPIO_InSu
->
GPIO_P
& 
pos
;

220 i(
cu
 =
pos
)

222 
GPIOx
->
MODER
 &~(
GPIO_MODER_MODER0
 << (
ppos
 * 2));

223 
GPIOx
->
MODER
 |(((
ut32_t
)
GPIO_InSu
->
GPIO_Mode
<< (
ppos
 * 2));

225 i((
GPIO_InSu
->
GPIO_Mode
 =
GPIO_Mode_OUT
|| (GPIO_InSu->GPIO_Mod=
GPIO_Mode_AF
))

228 
	`as_m
(
	`IS_GPIO_SPEED
(
GPIO_InSu
->
GPIO_Sed
));

231 
GPIOx
->
OSPEEDR
 &~(
GPIO_OSPEEDER_OSPEEDR0
 << (
ppos
 * 2));

232 
GPIOx
->
OSPEEDR
 |((
ut32_t
)(
GPIO_InSu
->
GPIO_Sed
<< (
ppos
 * 2));

235 
	`as_m
(
	`IS_GPIO_OTYPE
(
GPIO_InSu
->
GPIO_OTy
));

238 
GPIOx
->
OTYPER
 &~((
GPIO_OTYPER_OT_0
<< ((
ut16_t
)
ppos
)) ;

239 
GPIOx
->
OTYPER
 |(
ut16_t
)(((ut16_t)
GPIO_InSu
->
GPIO_OTy
<< ((ut16_t)
ppos
));

243 
GPIOx
->
PUPDR
 &~(
GPIO_PUPDR_PUPDR0
 << ((
ut16_t
)
ppos
 * 2));

244 
GPIOx
->
PUPDR
 |(((
ut32_t
)
GPIO_InSu
->
GPIO_PuPd
<< (
ppos
 * 2));

247 
	}
}

254 
	$GPIO_SuIn
(
GPIO_InTyDef
* 
GPIO_InSu
)

257 
GPIO_InSu
->
GPIO_P
 = 
GPIO_P_A
;

258 
GPIO_InSu
->
GPIO_Mode
 = 
GPIO_Mode_IN
;

259 
GPIO_InSu
->
GPIO_Sed
 = 
GPIO_Sed_2MHz
;

260 
GPIO_InSu
->
GPIO_OTy
 = 
GPIO_OTy_PP
;

261 
GPIO_InSu
->
GPIO_PuPd
 = 
GPIO_PuPd_NOPULL
;

262 
	}
}

277 
	$GPIO_PLockCfig
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
)

279 
__IO
 
ut32_t
 
tmp
 = 0x00010000;

282 
	`as_m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

283 
	`as_m
(
	`IS_GPIO_PIN
(
GPIO_P
));

285 
tmp
 |
GPIO_P
;

287 
GPIOx
->
LCKR
 = 
tmp
;

289 
GPIOx
->
LCKR
 = 
GPIO_P
;

291 
GPIOx
->
LCKR
 = 
tmp
;

293 
tmp
 = 
GPIOx
->
LCKR
;

295 
tmp
 = 
GPIOx
->
LCKR
;

296 
	}
}

323 
ut8_t
 
	$GPIO_RdIutDaB
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
)

325 
ut8_t
 
bus
 = 0x00;

328 
	`as_m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

329 
	`as_m
(
	`IS_GET_GPIO_PIN
(
GPIO_P
));

331 i((
GPIOx
->
IDR
 & 
GPIO_P
!(
ut32_t
)
B_RESET
)

333 
bus
 = (
ut8_t
)
B_SET
;

337 
bus
 = (
ut8_t
)
B_RESET
;

339  
bus
;

340 
	}
}

349 
ut16_t
 
	$GPIO_RdIutDa
(
GPIO_TyDef
* 
GPIOx
)

352 
	`as_m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

354  ((
ut16_t
)
GPIOx
->
IDR
);

355 
	}
}

366 
ut8_t
 
	$GPIO_RdOuutDaB
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
)

368 
ut8_t
 
bus
 = 0x00;

371 
	`as_m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

372 
	`as_m
(
	`IS_GET_GPIO_PIN
(
GPIO_P
));

374 i(((
GPIOx
->
ODR
& 
GPIO_P
!(
ut32_t
)
B_RESET
)

376 
bus
 = (
ut8_t
)
B_SET
;

380 
bus
 = (
ut8_t
)
B_RESET
;

382  
bus
;

383 
	}
}

392 
ut16_t
 
	$GPIO_RdOuutDa
(
GPIO_TyDef
* 
GPIOx
)

395 
	`as_m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

397  ((
ut16_t
)
GPIOx
->
ODR
);

398 
	}
}

412 
	$GPIO_SBs
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
)

415 
	`as_m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

416 
	`as_m
(
	`IS_GPIO_PIN
(
GPIO_P
));

418 
GPIOx
->
BSRRL
 = 
GPIO_P
;

419 
	}
}

433 
	$GPIO_RetBs
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
)

436 
	`as_m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

437 
	`as_m
(
	`IS_GPIO_PIN
(
GPIO_P
));

439 
GPIOx
->
BSRRH
 = 
GPIO_P
;

440 
	}
}

455 
	$GPIO_WreB
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
, 
BAi
 
BV
)

458 
	`as_m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

459 
	`as_m
(
	`IS_GET_GPIO_PIN
(
GPIO_P
));

460 
	`as_m
(
	`IS_GPIO_BIT_ACTION
(
BV
));

462 i(
BV
 !
B_RESET
)

464 
GPIOx
->
BSRRL
 = 
GPIO_P
;

468 
GPIOx
->
BSRRH
 = 
GPIO_P
 ;

470 
	}
}

480 
	$GPIO_Wre
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
PtV
)

483 
	`as_m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

485 
GPIOx
->
ODR
 = 
PtV
;

486 
	}
}

496 
	$GPIO_ToggBs
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
)

499 
	`as_m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

501 
GPIOx
->
ODR
 ^
GPIO_P
;

502 
	}
}

579 
	$GPIO_PAFCfig
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_PSour
, 
ut8_t
 
GPIO_AF
)

581 
ut32_t
 
mp
 = 0x00;

582 
ut32_t
 
mp_2
 = 0x00;

585 
	`as_m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

586 
	`as_m
(
	`IS_GPIO_PIN_SOURCE
(
GPIO_PSour
));

587 
	`as_m
(
	`IS_GPIO_AF
(
GPIO_AF
));

589 
mp
 = ((
ut32_t
)(
GPIO_AF
<< ((ut32_t)((ut32_t)
GPIO_PSour
 & (uint32_t)0x07) * 4)) ;

590 
GPIOx
->
AFR
[
GPIO_PSour
 >> 0x03] &~((
ut32_t
)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;

591 
mp_2
 = 
GPIOx
->
AFR
[
GPIO_PSour
 >> 0x03] | 
mp
;

592 
GPIOx
->
AFR
[
GPIO_PSour
 >> 0x03] = 
mp_2
;

593 
	}
}

	@src/spl/stm32f4xx_hash.c

123 
	~"m32f4xx_hash.h
"

124 
	~"m32f4xx_rcc.h
"

171 
	$HASH_DeIn
()

174 
	`RCC_AHB2PhRetCmd
(
RCC_AHB2Ph_HASH
, 
ENABLE
);

176 
	`RCC_AHB2PhRetCmd
(
RCC_AHB2Ph_HASH
, 
DISABLE
);

177 
	}
}

191 
	$HASH_In
(
HASH_InTyDef
* 
HASH_InSu
)

194 
	`as_m
(
	`IS_HASH_ALGOSELECTION
(
HASH_InSu
->
HASH_AlgoSei
));

195 
	`as_m
(
	`IS_HASH_DATATYPE
(
HASH_InSu
->
HASH_DaTy
));

196 
	`as_m
(
	`IS_HASH_ALGOMODE
(
HASH_InSu
->
HASH_AlgoMode
));

199 
HASH
->
CR
 &~ (
HASH_CR_ALGO
 | 
HASH_CR_DATATYPE
 | 
HASH_CR_MODE
);

200 
HASH
->
CR
 |(
HASH_InSu
->
HASH_AlgoSei
 | \

201 
HASH_InSu
->
HASH_DaTy
 | \

202 
HASH_InSu
->
HASH_AlgoMode
);

205 if(
HASH_InSu
->
HASH_AlgoMode
 =
HASH_AlgoMode_HMAC
)

207 
	`as_m
(
	`IS_HASH_HMAC_KEYTYPE
(
HASH_InSu
->
HASH_HMACKeyTy
));

208 
HASH
->
CR
 &~
HASH_CR_LKEY
;

209 
HASH
->
CR
 |
HASH_InSu
->
HASH_HMACKeyTy
;

214 
HASH
->
CR
 |
HASH_CR_INIT
;

215 
	}
}

225 
	$HASH_SuIn
(
HASH_InTyDef
* 
HASH_InSu
)

228 
HASH_InSu
->
HASH_AlgoSei
 = 
HASH_AlgoSei_SHA1
;

231 
HASH_InSu
->
HASH_AlgoMode
 = 
HASH_AlgoMode_HASH
;

234 
HASH_InSu
->
HASH_DaTy
 = 
HASH_DaTy_32b
;

237 
HASH_InSu
->
HASH_HMACKeyTy
 = 
HASH_HMACKeyTy_ShtKey
;

238 
	}
}

249 
	$HASH_Ret
()

252 
HASH
->
CR
 |
HASH_CR_INIT
;

253 
	}
}

291 
	$HASH_SLaWdVidBsNbr
(
ut16_t
 
VidNumb
)

294 
	`as_m
(
	`IS_HASH_VALIDBITSNUMBER
(
VidNumb
));

297 
HASH
->
STR
 &~(
HASH_STR_NBW
);

298 
HASH
->
STR
 |
VidNumb
;

299 
	}
}

306 
	$HASH_DaIn
(
ut32_t
 
Da
)

309 
HASH
->
DIN
 = 
Da
;

310 
	}
}

317 
ut8_t
 
	$HASH_GInFIFOWdsNbr
()

320  ((
HASH
->
CR
 & 
HASH_CR_NBW
) >> 8);

321 
	}
}

335 
	$HASH_GDige
(
HASH_MsgDige
* 
HASH_MesgeDige
)

338 
HASH_MesgeDige
->
Da
[0] = 
HASH
->
HR
[0];

339 
HASH_MesgeDige
->
Da
[1] = 
HASH
->
HR
[1];

340 
HASH_MesgeDige
->
Da
[2] = 
HASH
->
HR
[2];

341 
HASH_MesgeDige
->
Da
[3] = 
HASH
->
HR
[3];

342 
HASH_MesgeDige
->
Da
[4] = 
HASH
->
HR
[4];

343 
HASH_MesgeDige
->
Da
[5] = 
HASH_DIGEST
->
HR
[5];

344 
HASH_MesgeDige
->
Da
[6] = 
HASH_DIGEST
->
HR
[6];

345 
HASH_MesgeDige
->
Da
[7] = 
HASH_DIGEST
->
HR
[7];

346 
	}
}

353 
	$HASH_SDige
()

356 
HASH
->
STR
 |
HASH_STR_DCAL
;

357 
	}
}

396 
	$HASH_SaveCڋxt
(
HASH_Cڋxt
* 
HASH_CڋxtSave
)

398 
ut8_t
 
i
 = 0;

401 
HASH_CڋxtSave
->
HASH_IMR
 = 
HASH
->
IMR
;

402 
HASH_CڋxtSave
->
HASH_STR
 = 
HASH
->
STR
;

403 
HASH_CڋxtSave
->
HASH_CR
 = 
HASH
->
CR
;

404 
i
=0; i<=53;i++)

406 
HASH_CڋxtSave
->
HASH_CSR
[
i
] = 
HASH
->
CSR
[i];

408 
	}
}

418 
	$HASH_ReeCڋxt
(
HASH_Cڋxt
* 
HASH_CڋxtRee
)

420 
ut8_t
 
i
 = 0;

423 
HASH
->
IMR
 = 
HASH_CڋxtRee
->
HASH_IMR
;

424 
HASH
->
STR
 = 
HASH_CڋxtRee
->
HASH_STR
;

425 
HASH
->
CR
 = 
HASH_CڋxtRee
->
HASH_CR
;

428 
HASH
->
CR
 |
HASH_CR_INIT
;

431 
i
=0; i<=53;i++)

433 
HASH
->
CSR
[
i
] = 
HASH_CڋxtRee
->
HASH_CSR
[i];

435 
	}
}

465 
	$HASH_AutoSDige
(
FuniڮS
 
NewS
)

468 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

470 i(
NewS
 !
DISABLE
)

473 
HASH
->
CR
 &~
HASH_CR_MDMAT
;

478 
HASH
->
CR
 |
HASH_CR_MDMAT
;

480 
	}
}

489 
	$HASH_DMACmd
(
FuniڮS
 
NewS
)

492 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

494 i(
NewS
 !
DISABLE
)

497 
HASH
->
CR
 |
HASH_CR_DMAE
;

502 
HASH
->
CR
 &~
HASH_CR_DMAE
;

504 
	}
}

581 
	$HASH_ITCfig
(
ut32_t
 
HASH_IT
, 
FuniڮS
 
NewS
)

584 
	`as_m
(
	`IS_HASH_IT
(
HASH_IT
));

585 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

587 i(
NewS
 !
DISABLE
)

590 
HASH
->
IMR
 |
HASH_IT
;

595 
HASH
->
IMR
 &(
ut32_t
)(~
HASH_IT
);

597 
	}
}

610 
FgStus
 
	$HASH_GFgStus
(
ut32_t
 
HASH_FLAG
)

612 
FgStus
 
bus
 = 
RESET
;

613 
ut32_t
 
meg
 = 0;

616 
	`as_m
(
	`IS_HASH_GET_FLAG
(
HASH_FLAG
));

619 i((
HASH_FLAG
 & 
HASH_FLAG_DINNE
!(
ut32_t
)
RESET
 )

621 
meg
 = 
HASH
->
CR
;

625 
meg
 = 
HASH
->
SR
;

629 i((
meg
 & 
HASH_FLAG
!(
ut32_t
)
RESET
)

632 
bus
 = 
SET
;

637 
bus
 = 
RESET
;

641  
bus
;

642 
	}
}

651 
	$HASH_CˬFg
(
ut32_t
 
HASH_FLAG
)

654 
	`as_m
(
	`IS_HASH_CLEAR_FLAG
(
HASH_FLAG
));

657 
HASH
->
SR
 = ~(
ut32_t
)
HASH_FLAG
;

658 
	}
}

667 
ITStus
 
	$HASH_GITStus
(
ut32_t
 
HASH_IT
)

669 
ITStus
 
bus
 = 
RESET
;

670 
ut32_t
 
tmeg
 = 0;

673 
	`as_m
(
	`IS_HASH_GET_IT
(
HASH_IT
));

677 
tmeg
 = 
HASH
->
SR
;

679 i(((
HASH
->
IMR
 & 
tmeg
& 
HASH_IT
!
RESET
)

682 
bus
 = 
SET
;

687 
bus
 = 
RESET
;

690  
bus
;

691 
	}
}

701 
	$HASH_CˬITPdgB
(
ut32_t
 
HASH_IT
)

704 
	`as_m
(
	`IS_HASH_IT
(
HASH_IT
));

707 
HASH
->
SR
 = (
ut32_t
)(~
HASH_IT
);

708 
	}
}

	@src/spl/stm32f4xx_hash_md5.c

47 
	~"m32f4xx_hash.h
"

60 
	#MD5BUSY_TIMEOUT
 ((
ut32_t
0x00010000)

	)

93 
EStus
 
	$HASH_MD5
(
ut8_t
 *
Iut
, 
ut32_t
 
In
, ut8_
Ouut
[16])

95 
HASH_InTyDef
 
MD5_HASH_InSuu
;

96 
HASH_MsgDige
 
MD5_MesgeDige
;

97 
__IO
 
ut16_t
 
nbvidbsda
 = 0;

98 
ut32_t
 
i
 = 0;

99 
__IO
 
ut32_t
 
cou
 = 0;

100 
ut32_t
 
busyus
 = 0;

101 
EStus
 
us
 = 
SUCCESS
;

102 
ut32_t
 
puddr
 = (ut32_t)
Iut
;

103 
ut32_t
 
ouuddr
 = (ut32_t)
Ouut
;

107 
nbvidbsda
 = 8 * (
In
 % 4);

110 
	`HASH_DeIn
();

113 
MD5_HASH_InSuu
.
HASH_AlgoSei
 = 
HASH_AlgoSei_MD5
;

114 
MD5_HASH_InSuu
.
HASH_AlgoMode
 = 
HASH_AlgoMode_HASH
;

115 
MD5_HASH_InSuu
.
HASH_DaTy
 = 
HASH_DaTy_8b
;

116 
	`HASH_In
(&
MD5_HASH_InSuu
);

119 
	`HASH_SLaWdVidBsNbr
(
nbvidbsda
);

122 
i
=0; i<
In
; i+=4)

124 
	`HASH_DaIn
(*(
ut32_t
*)
puddr
);

125 
puddr
+=4;

129 
	`HASH_SDige
();

134 
busyus
 = 
	`HASH_GFgStus
(
HASH_FLAG_BUSY
);

135 
cou
++;

136 }(
cou
 !
MD5BUSY_TIMEOUT
&& (
busyus
 !
RESET
));

138 i(
busyus
 !
RESET
)

140 
us
 = 
ERROR
;

145 
	`HASH_GDige
(&
MD5_MesgeDige
);

146 *(
ut32_t
*)(
ouuddr

	`__REV
(
MD5_MesgeDige
.
Da
[0]);

147 
ouuddr
+=4;

148 *(
ut32_t
*)(
ouuddr

	`__REV
(
MD5_MesgeDige
.
Da
[1]);

149 
ouuddr
+=4;

150 *(
ut32_t
*)(
ouuddr

	`__REV
(
MD5_MesgeDige
.
Da
[2]);

151 
ouuddr
+=4;

152 *(
ut32_t
*)(
ouuddr

	`__REV
(
MD5_MesgeDige
.
Da
[3]);

154  
us
;

155 
	}
}

168 
EStus
 
	$HMAC_MD5
(
ut8_t
 *
Key
, 
ut32_t
 
Keyn
, ut8_*
Iut
,

169 
ut32_t
 
In
, 
ut8_t
 
Ouut
[16])

171 
HASH_InTyDef
 
MD5_HASH_InSuu
;

172 
HASH_MsgDige
 
MD5_MesgeDige
;

173 
__IO
 
ut16_t
 
nbvidbsda
 = 0;

174 
__IO
 
ut16_t
 
nbvidbskey
 = 0;

175 
ut32_t
 
i
 = 0;

176 
__IO
 
ut32_t
 
cou
 = 0;

177 
ut32_t
 
busyus
 = 0;

178 
EStus
 
us
 = 
SUCCESS
;

179 
ut32_t
 
keyaddr
 = (ut32_t)
Key
;

180 
ut32_t
 
puddr
 = (ut32_t)
Iut
;

181 
ut32_t
 
ouuddr
 = (ut32_t)
Ouut
;

184 
nbvidbsda
 = 8 * (
In
 % 4);

187 
nbvidbskey
 = 8 * (
Keyn
 % 4);

190 
	`HASH_DeIn
();

193 
MD5_HASH_InSuu
.
HASH_AlgoSei
 = 
HASH_AlgoSei_MD5
;

194 
MD5_HASH_InSuu
.
HASH_AlgoMode
 = 
HASH_AlgoMode_HMAC
;

195 
MD5_HASH_InSuu
.
HASH_DaTy
 = 
HASH_DaTy_8b
;

196 if(
Keyn
 > 64)

199 
MD5_HASH_InSuu
.
HASH_HMACKeyTy
 = 
HASH_HMACKeyTy_LgKey
;

204 
MD5_HASH_InSuu
.
HASH_HMACKeyTy
 = 
HASH_HMACKeyTy_ShtKey
;

206 
	`HASH_In
(&
MD5_HASH_InSuu
);

209 
	`HASH_SLaWdVidBsNbr
(
nbvidbskey
);

212 
i
=0; i<
Keyn
; i+=4)

214 
	`HASH_DaIn
(*(
ut32_t
*)
keyaddr
);

215 
keyaddr
+=4;

219 
	`HASH_SDige
();

224 
busyus
 = 
	`HASH_GFgStus
(
HASH_FLAG_BUSY
);

225 
cou
++;

226 }(
cou
 !
MD5BUSY_TIMEOUT
&& (
busyus
 !
RESET
));

228 i(
busyus
 !
RESET
)

230 
us
 = 
ERROR
;

235 
	`HASH_SLaWdVidBsNbr
(
nbvidbsda
);

238 
i
=0; i<
In
; i+=4)

240 
	`HASH_DaIn
(*(
ut32_t
*)
puddr
);

241 
puddr
+=4;

245 
	`HASH_SDige
();

248 
cou
 =0;

251 
busyus
 = 
	`HASH_GFgStus
(
HASH_FLAG_BUSY
);

252 
cou
++;

253 }(
cou
 !
MD5BUSY_TIMEOUT
&& (
busyus
 !
RESET
));

255 i(
busyus
 !
RESET
)

257 
us
 = 
ERROR
;

262 
	`HASH_SLaWdVidBsNbr
(
nbvidbskey
);

265 
keyaddr
 = (
ut32_t
)
Key
;

266 
i
=0; i<
Keyn
; i+=4)

268 
	`HASH_DaIn
(*(
ut32_t
*)
keyaddr
);

269 
keyaddr
+=4;

273 
	`HASH_SDige
();

276 
cou
 =0;

279 
busyus
 = 
	`HASH_GFgStus
(
HASH_FLAG_BUSY
);

280 
cou
++;

281 }(
cou
 !
MD5BUSY_TIMEOUT
&& (
busyus
 !
RESET
));

283 i(
busyus
 !
RESET
)

285 
us
 = 
ERROR
;

290 
	`HASH_GDige
(&
MD5_MesgeDige
);

291 *(
ut32_t
*)(
ouuddr

	`__REV
(
MD5_MesgeDige
.
Da
[0]);

292 
ouuddr
+=4;

293 *(
ut32_t
*)(
ouuddr

	`__REV
(
MD5_MesgeDige
.
Da
[1]);

294 
ouuddr
+=4;

295 *(
ut32_t
*)(
ouuddr

	`__REV
(
MD5_MesgeDige
.
Da
[2]);

296 
ouuddr
+=4;

297 *(
ut32_t
*)(
ouuddr

	`__REV
(
MD5_MesgeDige
.
Da
[3]);

301  
us
;

302 
	}
}

	@src/spl/stm32f4xx_hash_sha1.c

47 
	~"m32f4xx_hash.h
"

60 
	#SHA1BUSY_TIMEOUT
 ((
ut32_t
0x00010000)

	)

93 
EStus
 
	$HASH_SHA1
(
ut8_t
 *
Iut
, 
ut32_t
 
In
, ut8_
Ouut
[20])

95 
HASH_InTyDef
 
SHA1_HASH_InSuu
;

96 
HASH_MsgDige
 
SHA1_MesgeDige
;

97 
__IO
 
ut16_t
 
nbvidbsda
 = 0;

98 
ut32_t
 
i
 = 0;

99 
__IO
 
ut32_t
 
cou
 = 0;

100 
ut32_t
 
busyus
 = 0;

101 
EStus
 
us
 = 
SUCCESS
;

102 
ut32_t
 
puddr
 = (ut32_t)
Iut
;

103 
ut32_t
 
ouuddr
 = (ut32_t)
Ouut
;

106 
nbvidbsda
 = 8 * (
In
 % 4);

109 
	`HASH_DeIn
();

112 
SHA1_HASH_InSuu
.
HASH_AlgoSei
 = 
HASH_AlgoSei_SHA1
;

113 
SHA1_HASH_InSuu
.
HASH_AlgoMode
 = 
HASH_AlgoMode_HASH
;

114 
SHA1_HASH_InSuu
.
HASH_DaTy
 = 
HASH_DaTy_8b
;

115 
	`HASH_In
(&
SHA1_HASH_InSuu
);

118 
	`HASH_SLaWdVidBsNbr
(
nbvidbsda
);

121 
i
=0; i<
In
; i+=4)

123 
	`HASH_DaIn
(*(
ut32_t
*)
puddr
);

124 
puddr
+=4;

128 
	`HASH_SDige
();

133 
busyus
 = 
	`HASH_GFgStus
(
HASH_FLAG_BUSY
);

134 
cou
++;

135 }(
cou
 !
SHA1BUSY_TIMEOUT
&& (
busyus
 !
RESET
));

137 i(
busyus
 !
RESET
)

139 
us
 = 
ERROR
;

144 
	`HASH_GDige
(&
SHA1_MesgeDige
);

145 *(
ut32_t
*)(
ouuddr

	`__REV
(
SHA1_MesgeDige
.
Da
[0]);

146 
ouuddr
+=4;

147 *(
ut32_t
*)(
ouuddr

	`__REV
(
SHA1_MesgeDige
.
Da
[1]);

148 
ouuddr
+=4;

149 *(
ut32_t
*)(
ouuddr

	`__REV
(
SHA1_MesgeDige
.
Da
[2]);

150 
ouuddr
+=4;

151 *(
ut32_t
*)(
ouuddr

	`__REV
(
SHA1_MesgeDige
.
Da
[3]);

152 
ouuddr
+=4;

153 *(
ut32_t
*)(
ouuddr

	`__REV
(
SHA1_MesgeDige
.
Da
[4]);

155  
us
;

156 
	}
}

169 
EStus
 
	$HMAC_SHA1
(
ut8_t
 *
Key
, 
ut32_t
 
Keyn
, ut8_*
Iut
,

170 
ut32_t
 
In
, 
ut8_t
 
Ouut
[20])

172 
HASH_InTyDef
 
SHA1_HASH_InSuu
;

173 
HASH_MsgDige
 
SHA1_MesgeDige
;

174 
__IO
 
ut16_t
 
nbvidbsda
 = 0;

175 
__IO
 
ut16_t
 
nbvidbskey
 = 0;

176 
ut32_t
 
i
 = 0;

177 
__IO
 
ut32_t
 
cou
 = 0;

178 
ut32_t
 
busyus
 = 0;

179 
EStus
 
us
 = 
SUCCESS
;

180 
ut32_t
 
keyaddr
 = (ut32_t)
Key
;

181 
ut32_t
 
puddr
 = (ut32_t)
Iut
;

182 
ut32_t
 
ouuddr
 = (ut32_t)
Ouut
;

185 
nbvidbsda
 = 8 * (
In
 % 4);

188 
nbvidbskey
 = 8 * (
Keyn
 % 4);

191 
	`HASH_DeIn
();

194 
SHA1_HASH_InSuu
.
HASH_AlgoSei
 = 
HASH_AlgoSei_SHA1
;

195 
SHA1_HASH_InSuu
.
HASH_AlgoMode
 = 
HASH_AlgoMode_HMAC
;

196 
SHA1_HASH_InSuu
.
HASH_DaTy
 = 
HASH_DaTy_8b
;

197 if(
Keyn
 > 64)

200 
SHA1_HASH_InSuu
.
HASH_HMACKeyTy
 = 
HASH_HMACKeyTy_LgKey
;

205 
SHA1_HASH_InSuu
.
HASH_HMACKeyTy
 = 
HASH_HMACKeyTy_ShtKey
;

207 
	`HASH_In
(&
SHA1_HASH_InSuu
);

210 
	`HASH_SLaWdVidBsNbr
(
nbvidbskey
);

213 
i
=0; i<
Keyn
; i+=4)

215 
	`HASH_DaIn
(*(
ut32_t
*)
keyaddr
);

216 
keyaddr
+=4;

220 
	`HASH_SDige
();

225 
busyus
 = 
	`HASH_GFgStus
(
HASH_FLAG_BUSY
);

226 
cou
++;

227 }(
cou
 !
SHA1BUSY_TIMEOUT
&& (
busyus
 !
RESET
));

229 i(
busyus
 !
RESET
)

231 
us
 = 
ERROR
;

236 
	`HASH_SLaWdVidBsNbr
(
nbvidbsda
);

239 
i
=0; i<
In
; i+=4)

241 
	`HASH_DaIn
(*(
ut32_t
*)
puddr
);

242 
puddr
+=4;

246 
	`HASH_SDige
();

250 
cou
 =0;

253 
busyus
 = 
	`HASH_GFgStus
(
HASH_FLAG_BUSY
);

254 
cou
++;

255 }(
cou
 !
SHA1BUSY_TIMEOUT
&& (
busyus
 !
RESET
));

257 i(
busyus
 !
RESET
)

259 
us
 = 
ERROR
;

264 
	`HASH_SLaWdVidBsNbr
(
nbvidbskey
);

267 
keyaddr
 = (
ut32_t
)
Key
;

268 
i
=0; i<
Keyn
; i+=4)

270 
	`HASH_DaIn
(*(
ut32_t
*)
keyaddr
);

271 
keyaddr
+=4;

275 
	`HASH_SDige
();

278 
cou
 =0;

281 
busyus
 = 
	`HASH_GFgStus
(
HASH_FLAG_BUSY
);

282 
cou
++;

283 }(
cou
 !
SHA1BUSY_TIMEOUT
&& (
busyus
 !
RESET
));

285 i(
busyus
 !
RESET
)

287 
us
 = 
ERROR
;

292 
	`HASH_GDige
(&
SHA1_MesgeDige
);

293 *(
ut32_t
*)(
ouuddr

	`__REV
(
SHA1_MesgeDige
.
Da
[0]);

294 
ouuddr
+=4;

295 *(
ut32_t
*)(
ouuddr

	`__REV
(
SHA1_MesgeDige
.
Da
[1]);

296 
ouuddr
+=4;

297 *(
ut32_t
*)(
ouuddr

	`__REV
(
SHA1_MesgeDige
.
Da
[2]);

298 
ouuddr
+=4;

299 *(
ut32_t
*)(
ouuddr

	`__REV
(
SHA1_MesgeDige
.
Da
[3]);

300 
ouuddr
+=4;

301 *(
ut32_t
*)(
ouuddr

	`__REV
(
SHA1_MesgeDige
.
Da
[4]);

305  
us
;

306 
	}
}

	@src/spl/stm32f4xx_i2c.c

92 
	~"m32f4xx_i2c.h
"

93 
	~"m32f4xx_rcc.h
"

107 
	#CR1_CLEAR_MASK
 ((
ut16_t
)0xFBF5

	)

108 
	#FLAG_MASK
 ((
ut32_t
)0x00FFFFFF

	)

109 
	#ITEN_MASK
 ((
ut32_t
)0x07000000

	)

137 
	$I2C_DeIn
(
I2C_TyDef
* 
I2Cx
)

140 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

142 i(
I2Cx
 =
I2C1
)

145 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_I2C1
, 
ENABLE
);

147 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_I2C1
, 
DISABLE
);

149 i(
I2Cx
 =
I2C2
)

152 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_I2C2
, 
ENABLE
);

154 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_I2C2
, 
DISABLE
);

158 i(
I2Cx
 =
I2C3
)

161 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_I2C3
, 
ENABLE
);

163 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_I2C3
, 
DISABLE
);

166 
	}
}

180 
	$I2C_In
(
I2C_TyDef
* 
I2Cx
, 
I2C_InTyDef
* 
I2C_InSu
)

182 
ut16_t
 
tmeg
 = 0, 
eqnge
 = 0;

183 
ut16_t
 
su
 = 0x04;

184 
ut32_t
 
pk1
 = 8000000;

185 
RCC_ClocksTyDef
 
rcc_ocks
;

187 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

188 
	`as_m
(
	`IS_I2C_CLOCK_SPEED
(
I2C_InSu
->
I2C_ClockSed
));

189 
	`as_m
(
	`IS_I2C_MODE
(
I2C_InSu
->
I2C_Mode
));

190 
	`as_m
(
	`IS_I2C_DUTY_CYCLE
(
I2C_InSu
->
I2C_DutyCye
));

191 
	`as_m
(
	`IS_I2C_OWN_ADDRESS1
(
I2C_InSu
->
I2C_OwnAddss1
));

192 
	`as_m
(
	`IS_I2C_ACK_STATE
(
I2C_InSu
->
I2C_Ack
));

193 
	`as_m
(
	`IS_I2C_ACKNOWLEDGE_ADDRESS
(
I2C_InSu
->
I2C_AcknowdgedAddss
));

197 
tmeg
 = 
I2Cx
->
CR2
;

199 
tmeg
 &(
ut16_t
)~((ut16_t)
I2C_CR2_FREQ
);

201 
	`RCC_GClocksFq
(&
rcc_ocks
);

202 
pk1
 = 
rcc_ocks
.
PCLK1_Fqucy
;

204 
eqnge
 = (
ut16_t
)(
pk1
 / 1000000);

205 
tmeg
 |
eqnge
;

207 
I2Cx
->
CR2
 = 
tmeg
;

211 
I2Cx
->
CR1
 &(
ut16_t
)~((ut16_t)
I2C_CR1_PE
);

214 
tmeg
 = 0;

217 i(
I2C_InSu
->
I2C_ClockSed
 <= 100000)

220 
su
 = (
ut16_t
)(
pk1
 / (
I2C_InSu
->
I2C_ClockSed
 << 1));

222 i(
su
 < 0x04)

225 
su
 = 0x04;

228 
tmeg
 |
su
;

230 
I2Cx
->
TRISE
 = 
eqnge
 + 1;

237 i(
I2C_InSu
->
I2C_DutyCye
 =
I2C_DutyCye_2
)

240 
su
 = (
ut16_t
)(
pk1
 / (
I2C_InSu
->
I2C_ClockSed
 * 3));

245 
su
 = (
ut16_t
)(
pk1
 / (
I2C_InSu
->
I2C_ClockSed
 * 25));

247 
su
 |
I2C_DutyCye_16_9
;

251 i((
su
 & 
I2C_CCR_CCR
) == 0)

254 
su
 |(
ut16_t
)0x0001;

257 
tmeg
 |(
ut16_t
)(
su
 | 
I2C_CCR_FS
);

259 
I2Cx
->
TRISE
 = (
ut16_t
)(((
eqnge
 * (uint16_t)300) / (uint16_t)1000) + (uint16_t)1);

263 
I2Cx
->
CCR
 = 
tmeg
;

265 
I2Cx
->
CR1
 |
I2C_CR1_PE
;

269 
tmeg
 = 
I2Cx
->
CR1
;

271 
tmeg
 &
CR1_CLEAR_MASK
;

275 
tmeg
 |(
ut16_t
)((
ut32_t
)
I2C_InSu
->
I2C_Mode
 | I2C_InSu->
I2C_Ack
);

277 
I2Cx
->
CR1
 = 
tmeg
;

281 
I2Cx
->
OAR1
 = (
I2C_InSu
->
I2C_AcknowdgedAddss
 | I2C_InSu->
I2C_OwnAddss1
);

282 
	}
}

289 
	$I2C_SuIn
(
I2C_InTyDef
* 
I2C_InSu
)

293 
I2C_InSu
->
I2C_ClockSed
 = 5000;

295 
I2C_InSu
->
I2C_Mode
 = 
I2C_Mode_I2C
;

297 
I2C_InSu
->
I2C_DutyCye
 = 
I2C_DutyCye_2
;

299 
I2C_InSu
->
I2C_OwnAddss1
 = 0;

301 
I2C_InSu
->
I2C_Ack
 = 
I2C_Ack_Dib
;

303 
I2C_InSu
->
I2C_AcknowdgedAddss
 = 
I2C_AcknowdgedAddss_7b
;

304 
	}
}

313 
	$I2C_Cmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

316 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

317 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

318 i(
NewS
 !
DISABLE
)

321 
I2Cx
->
CR1
 |
I2C_CR1_PE
;

326 
I2Cx
->
CR1
 &(
ut16_t
)~((ut16_t)
I2C_CR1_PE
);

328 
	}
}

342 
	$I2C_AlogFrCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

345 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

346 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

347 i(
NewS
 !
DISABLE
)

350 
I2Cx
->
FLTR
 &(
ut16_t
)~((ut16_t)
I2C_FLTR_ANOFF
);

355 
I2Cx
->
FLTR
 |
I2C_FLTR_ANOFF
;

357 
	}
}

371 
	$I2C_DigFrCfig
(
I2C_TyDef
* 
I2Cx
, 
ut16_t
 
I2C_DigFr
)

373 
ut16_t
 
tmeg
 = 0;

376 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

377 
	`as_m
(
	`IS_I2C_DIGITAL_FILTER
(
I2C_DigFr
));

380 
tmeg
 = 
I2Cx
->
FLTR
;

383 
tmeg
 &(
ut16_t
)~((ut16_t)
I2C_FLTR_DNF
);

386 
tmeg
 |(
ut16_t
)((ut16_t)
I2C_DigFr
 & 
I2C_FLTR_DNF
);

389 
I2Cx
->
FLTR
 = 
tmeg
;

390 
	}
}

399 
	$I2C_GeSTART
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

402 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

403 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

404 i(
NewS
 !
DISABLE
)

407 
I2Cx
->
CR1
 |
I2C_CR1_START
;

412 
I2Cx
->
CR1
 &(
ut16_t
)~((ut16_t)
I2C_CR1_START
);

414 
	}
}

423 
	$I2C_GeSTOP
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

426 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

427 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

428 i(
NewS
 !
DISABLE
)

431 
I2Cx
->
CR1
 |
I2C_CR1_STOP
;

436 
I2Cx
->
CR1
 &(
ut16_t
)~((ut16_t)
I2C_CR1_STOP
);

438 
	}
}

451 
	$I2C_Sd7bAddss
(
I2C_TyDef
* 
I2Cx
, 
ut8_t
 
Addss
, ut8_
I2C_Dei
)

454 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

455 
	`as_m
(
	`IS_I2C_DIRECTION
(
I2C_Dei
));

457 i(
I2C_Dei
 !
I2C_Dei_Tnsmr
)

460 
Addss
 |
I2C_OAR1_ADD0
;

465 
Addss
 &(
ut8_t
)~((ut8_t)
I2C_OAR1_ADD0
);

468 
I2Cx
->
DR
 = 
Addss
;

469 
	}
}

478 
	$I2C_AcknowdgeCfig
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

481 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

482 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

483 i(
NewS
 !
DISABLE
)

486 
I2Cx
->
CR1
 |
I2C_CR1_ACK
;

491 
I2Cx
->
CR1
 &(
ut16_t
)~((ut16_t)
I2C_CR1_ACK
);

493 
	}
}

501 
	$I2C_OwnAddss2Cfig
(
I2C_TyDef
* 
I2Cx
, 
ut8_t
 
Addss
)

503 
ut16_t
 
tmeg
 = 0;

506 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

509 
tmeg
 = 
I2Cx
->
OAR2
;

512 
tmeg
 &(
ut16_t
)~((ut16_t)
I2C_OAR2_ADD2
);

515 
tmeg
 |(
ut16_t
)((ut16_t)
Addss
 & (uint16_t)0x00FE);

518 
I2Cx
->
OAR2
 = 
tmeg
;

519 
	}
}

528 
	$I2C_DuAddssCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

531 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

532 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

533 i(
NewS
 !
DISABLE
)

536 
I2Cx
->
OAR2
 |
I2C_OAR2_ENDUAL
;

541 
I2Cx
->
OAR2
 &(
ut16_t
)~((ut16_t)
I2C_OAR2_ENDUAL
);

543 
	}
}

552 
	$I2C_GClCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

555 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

556 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

557 i(
NewS
 !
DISABLE
)

560 
I2Cx
->
CR1
 |
I2C_CR1_ENGC
;

565 
I2Cx
->
CR1
 &(
ut16_t
)~((ut16_t)
I2C_CR1_ENGC
);

567 
	}
}

578 
	$I2C_SoweRetCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

581 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

582 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

583 i(
NewS
 !
DISABLE
)

586 
I2Cx
->
CR1
 |
I2C_CR1_SWRST
;

591 
I2Cx
->
CR1
 &(
ut16_t
)~((ut16_t)
I2C_CR1_SWRST
);

593 
	}
}

602 
	$I2C_SchClockCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

605 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

606 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

607 i(
NewS
 =
DISABLE
)

610 
I2Cx
->
CR1
 |
I2C_CR1_NOSTRETCH
;

615 
I2Cx
->
CR1
 &(
ut16_t
)~((ut16_t)
I2C_CR1_NOSTRETCH
);

617 
	}
}

628 
	$I2C_FaModeDutyCyeCfig
(
I2C_TyDef
* 
I2Cx
, 
ut16_t
 
I2C_DutyCye
)

631 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

632 
	`as_m
(
	`IS_I2C_DUTY_CYCLE
(
I2C_DutyCye
));

633 i(
I2C_DutyCye
 !
I2C_DutyCye_16_9
)

636 
I2Cx
->
CCR
 &
I2C_DutyCye_2
;

641 
I2Cx
->
CCR
 |
I2C_DutyCye_16_9
;

643 
	}
}

666 
	$I2C_NACKPosiCfig
(
I2C_TyDef
* 
I2Cx
, 
ut16_t
 
I2C_NACKPosi
)

669 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

670 
	`as_m
(
	`IS_I2C_NACK_POSITION
(
I2C_NACKPosi
));

673 i(
I2C_NACKPosi
 =
I2C_NACKPosi_Next
)

676 
I2Cx
->
CR1
 |
I2C_NACKPosi_Next
;

681 
I2Cx
->
CR1
 &
I2C_NACKPosi_Cut
;

683 
	}
}

694 
	$I2C_SMBusA˹Cfig
(
I2C_TyDef
* 
I2Cx
, 
ut16_t
 
I2C_SMBusA˹
)

697 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

698 
	`as_m
(
	`IS_I2C_SMBUS_ALERT
(
I2C_SMBusA˹
));

699 i(
I2C_SMBusA˹
 =
I2C_SMBusA˹_Low
)

702 
I2Cx
->
CR1
 |
I2C_SMBusA˹_Low
;

707 
I2Cx
->
CR1
 &
I2C_SMBusA˹_High
;

709 
	}
}

718 
	$I2C_ARPCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

721 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

722 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

723 i(
NewS
 !
DISABLE
)

726 
I2Cx
->
CR1
 |
I2C_CR1_ENARP
;

731 
I2Cx
->
CR1
 &(
ut16_t
)~((ut16_t)
I2C_CR1_ENARP
);

733 
	}
}

756 
	$I2C_SdDa
(
I2C_TyDef
* 
I2Cx
, 
ut8_t
 
Da
)

759 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

761 
I2Cx
->
DR
 = 
Da
;

762 
	}
}

769 
ut8_t
 
	$I2C_ReiveDa
(
I2C_TyDef
* 
I2Cx
)

772 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

774  (
ut8_t
)
I2Cx
->
DR
;

775 
	}
}

800 
	$I2C_TnsmPEC
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

803 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

804 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

805 i(
NewS
 !
DISABLE
)

808 
I2Cx
->
CR1
 |
I2C_CR1_PEC
;

813 
I2Cx
->
CR1
 &(
ut16_t
)~((ut16_t)
I2C_CR1_PEC
);

815 
	}
}

831 
	$I2C_PECPosiCfig
(
I2C_TyDef
* 
I2Cx
, 
ut16_t
 
I2C_PECPosi
)

834 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

835 
	`as_m
(
	`IS_I2C_PEC_POSITION
(
I2C_PECPosi
));

836 i(
I2C_PECPosi
 =
I2C_PECPosi_Next
)

839 
I2Cx
->
CR1
 |
I2C_PECPosi_Next
;

844 
I2Cx
->
CR1
 &
I2C_PECPosi_Cut
;

846 
	}
}

855 
	$I2C_CcuϋPEC
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

858 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

859 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

860 i(
NewS
 !
DISABLE
)

863 
I2Cx
->
CR1
 |
I2C_CR1_ENPEC
;

868 
I2Cx
->
CR1
 &(
ut16_t
)~((ut16_t)
I2C_CR1_ENPEC
);

870 
	}
}

877 
ut8_t
 
	$I2C_GPEC
(
I2C_TyDef
* 
I2Cx
)

880 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

882  ((
I2Cx
->
SR2
) >> 8);

883 
	}
}

910 
	$I2C_DMACmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

913 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

914 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

915 i(
NewS
 !
DISABLE
)

918 
I2Cx
->
CR2
 |
I2C_CR2_DMAEN
;

923 
I2Cx
->
CR2
 &(
ut16_t
)~((ut16_t)
I2C_CR2_DMAEN
);

925 
	}
}

934 
	$I2C_DMALaTnsrCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

937 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

938 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

939 i(
NewS
 !
DISABLE
)

942 
I2Cx
->
CR2
 |
I2C_CR2_LAST
;

947 
I2Cx
->
CR2
 &(
ut16_t
)~((ut16_t)
I2C_CR2_LAST
);

949 
	}
}

1072 
ut16_t
 
	$I2C_RdRegi
(
I2C_TyDef
* 
I2Cx
, 
ut8_t
 
I2C_Regi
)

1074 
__IO
 
ut32_t
 
tmp
 = 0;

1077 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1078 
	`as_m
(
	`IS_I2C_REGISTER
(
I2C_Regi
));

1080 
tmp
 = (
ut32_t

I2Cx
;

1081 
tmp
 +
I2C_Regi
;

1084  (*(
__IO
 
ut16_t
 *
tmp
);

1085 
	}
}

1099 
	$I2C_ITCfig
(
I2C_TyDef
* 
I2Cx
, 
ut16_t
 
I2C_IT
, 
FuniڮS
 
NewS
)

1102 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1103 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1104 
	`as_m
(
	`IS_I2C_CONFIG_IT
(
I2C_IT
));

1106 i(
NewS
 !
DISABLE
)

1109 
I2Cx
->
CR2
 |
I2C_IT
;

1114 
I2Cx
->
CR2
 &(
ut16_t
)~
I2C_IT
;

1116 
	}
}

1158 
EStus
 
	$I2C_CheckEvt
(
I2C_TyDef
* 
I2Cx
, 
ut32_t
 
I2C_EVENT
)

1160 
ut32_t
 
ϡevt
 = 0;

1161 
ut32_t
 
ag1
 = 0, 
ag2
 = 0;

1162 
EStus
 
us
 = 
ERROR
;

1165 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1166 
	`as_m
(
	`IS_I2C_EVENT
(
I2C_EVENT
));

1169 
ag1
 = 
I2Cx
->
SR1
;

1170 
ag2
 = 
I2Cx
->
SR2
;

1171 
ag2
 = flag2 << 16;

1174 
ϡevt
 = (
ag1
 | 
ag2
& 
FLAG_MASK
;

1177 i((
ϡevt
 & 
I2C_EVENT
) == I2C_EVENT)

1180 
us
 = 
SUCCESS
;

1185 
us
 = 
ERROR
;

1188  
us
;

1189 
	}
}

1206 
ut32_t
 
	$I2C_GLaEvt
(
I2C_TyDef
* 
I2Cx
)

1208 
ut32_t
 
ϡevt
 = 0;

1209 
ut32_t
 
ag1
 = 0, 
ag2
 = 0;

1212 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1215 
ag1
 = 
I2Cx
->
SR1
;

1216 
ag2
 = 
I2Cx
->
SR2
;

1217 
ag2
 = flag2 << 16;

1220 
ϡevt
 = (
ag1
 | 
ag2
& 
FLAG_MASK
;

1223  
ϡevt
;

1224 
	}
}

1261 
FgStus
 
	$I2C_GFgStus
(
I2C_TyDef
* 
I2Cx
, 
ut32_t
 
I2C_FLAG
)

1263 
FgStus
 
bus
 = 
RESET
;

1264 
__IO
 
ut32_t
 
i2eg
 = 0, 
i2cxba
 = 0;

1267 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1268 
	`as_m
(
	`IS_I2C_GET_FLAG
(
I2C_FLAG
));

1271 
i2cxba
 = (
ut32_t
)
I2Cx
;

1274 
i2eg
 = 
I2C_FLAG
 >> 28;

1277 
I2C_FLAG
 &
FLAG_MASK
;

1279 if(
i2eg
 != 0)

1282 
i2cxba
 += 0x14;

1287 
I2C_FLAG
 = (
ut32_t
)(I2C_FLAG >> 16);

1289 
i2cxba
 += 0x18;

1292 if(((*(
__IO
 
ut32_t
 *)
i2cxba
& 
I2C_FLAG
!(ut32_t)
RESET
)

1295 
bus
 = 
SET
;

1300 
bus
 = 
RESET
;

1304  
bus
;

1305 
	}
}

1338 
	$I2C_CˬFg
(
I2C_TyDef
* 
I2Cx
, 
ut32_t
 
I2C_FLAG
)

1340 
ut32_t
 
agpos
 = 0;

1342 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1343 
	`as_m
(
	`IS_I2C_CLEAR_FLAG
(
I2C_FLAG
));

1345 
agpos
 = 
I2C_FLAG
 & 
FLAG_MASK
;

1347 
I2Cx
->
SR1
 = (
ut16_t
)~
agpos
;

1348 
	}
}

1372 
ITStus
 
	$I2C_GITStus
(
I2C_TyDef
* 
I2Cx
, 
ut32_t
 
I2C_IT
)

1374 
ITStus
 
bus
 = 
RESET
;

1375 
ut32_t
 
abˡus
 = 0;

1378 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1379 
	`as_m
(
	`IS_I2C_GET_IT
(
I2C_IT
));

1382 
abˡus
 = (
ut32_t
)(((
I2C_IT
 & 
ITEN_MASK
>> 16& (
I2Cx
->
CR2
)) ;

1385 
I2C_IT
 &
FLAG_MASK
;

1388 i(((
I2Cx
->
SR1
 & 
I2C_IT
!(
ut32_t
)
RESET
&& 
abˡus
)

1391 
bus
 = 
SET
;

1396 
bus
 = 
RESET
;

1399  
bus
;

1400 
	}
}

1432 
	$I2C_CˬITPdgB
(
I2C_TyDef
* 
I2Cx
, 
ut32_t
 
I2C_IT
)

1434 
ut32_t
 
agpos
 = 0;

1436 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1437 
	`as_m
(
	`IS_I2C_CLEAR_IT
(
I2C_IT
));

1440 
agpos
 = 
I2C_IT
 & 
FLAG_MASK
;

1443 
I2Cx
->
SR1
 = (
ut16_t
)~
agpos
;

1444 
	}
}

	@src/spl/stm32f4xx_iwdg.c

85 
	~"m32f4xx_iwdg.h
"

100 
	#KR_KEY_RELOAD
 ((
ut16_t
)0xAAAA)

	)

101 
	#KR_KEY_ENABLE
 ((
ut16_t
)0xCCCC)

	)

132 
	$IWDG_WreAcssCmd
(
ut16_t
 
IWDG_WreAcss
)

135 
	`as_m
(
	`IS_IWDG_WRITE_ACCESS
(
IWDG_WreAcss
));

136 
IWDG
->
KR
 = 
IWDG_WreAcss
;

137 
	}
}

152 
	$IWDG_SPsr
(
ut8_t
 
IWDG_Psr
)

155 
	`as_m
(
	`IS_IWDG_PRESCALER
(
IWDG_Psr
));

156 
IWDG
->
PR
 = 
IWDG_Psr
;

157 
	}
}

165 
	$IWDG_SRd
(
ut16_t
 
Rd
)

168 
	`as_m
(
	`IS_IWDG_RELOAD
(
Rd
));

169 
IWDG
->
RLR
 = 
Rd
;

170 
	}
}

178 
	$IWDG_RdCou
()

180 
IWDG
->
KR
 = 
KR_KEY_RELOAD
;

181 
	}
}

204 
	$IWDG_Eb
()

206 
IWDG
->
KR
 = 
KR_KEY_ENABLE
;

207 
	}
}

233 
FgStus
 
	$IWDG_GFgStus
(
ut16_t
 
IWDG_FLAG
)

235 
FgStus
 
bus
 = 
RESET
;

237 
	`as_m
(
	`IS_IWDG_FLAG
(
IWDG_FLAG
));

238 i((
IWDG
->
SR
 & 
IWDG_FLAG
!(
ut32_t
)
RESET
)

240 
bus
 = 
SET
;

244 
bus
 = 
RESET
;

247  
bus
;

248 
	}
}

	@src/spl/stm32f4xx_ltdc.c

76 
	~"m32f4xx_dc.h
"

77 
	~"m32f4xx_rcc.h
"

95 
	#GCR_MASK
 ((
ut32_t
)0x0FFE888F

	)

129 
	$LTDC_DeIn
()

132 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_LTDC
, 
ENABLE
);

134 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_LTDC
, 
DISABLE
);

135 
	}
}

146 
	$LTDC_In
(
LTDC_InTyDef
* 
LTDC_InSu
)

148 
ut32_t
 
hizڏlsync
 = 0;

149 
ut32_t
 
accumuϋdHBP
 = 0;

150 
ut32_t
 
accumuϋdaiveW
 = 0;

151 
ut32_t
 
tٮwidth
 = 0;

152 
ut32_t
 
backg
 = 0;

153 
ut32_t
 
backd
 = 0;

156 
	`as_m
(
	`IS_LTDC_HSYNC
(
LTDC_InSu
->
LTDC_HizڏlSync
));

157 
	`as_m
(
	`IS_LTDC_VSYNC
(
LTDC_InSu
->
LTDC_VtilSync
));

158 
	`as_m
(
	`IS_LTDC_AHBP
(
LTDC_InSu
->
LTDC_AccumuϋdHBP
));

159 
	`as_m
(
	`IS_LTDC_AVBP
(
LTDC_InSu
->
LTDC_AccumuϋdVBP
));

160 
	`as_m
(
	`IS_LTDC_AAH
(
LTDC_InSu
->
LTDC_AccumuϋdAiveH
));

161 
	`as_m
(
	`IS_LTDC_AAW
(
LTDC_InSu
->
LTDC_AccumuϋdAiveW
));

162 
	`as_m
(
	`IS_LTDC_TOTALH
(
LTDC_InSu
->
LTDC_TٮHeigh
));

163 
	`as_m
(
	`IS_LTDC_TOTALW
(
LTDC_InSu
->
LTDC_TٮWidth
));

164 
	`as_m
(
	`IS_LTDC_HSPOL
(
LTDC_InSu
->
LTDC_HSPެy
));

165 
	`as_m
(
	`IS_LTDC_VSPOL
(
LTDC_InSu
->
LTDC_VSPެy
));

166 
	`as_m
(
	`IS_LTDC_DEPOL
(
LTDC_InSu
->
LTDC_DEPެy
));

167 
	`as_m
(
	`IS_LTDC_PCPOL
(
LTDC_InSu
->
LTDC_PCPެy
));

168 
	`as_m
(
	`IS_LTDC_BackBlueVue
(
LTDC_InSu
->
LTDC_BackgroundBlueVue
));

169 
	`as_m
(
	`IS_LTDC_BackGVue
(
LTDC_InSu
->
LTDC_BackgroundGVue
));

170 
	`as_m
(
	`IS_LTDC_BackRedVue
(
LTDC_InSu
->
LTDC_BackgroundRedVue
));

173 
LTDC
->
SSCR
 &~(
LTDC_SSCR_VSH
 | 
LTDC_SSCR_HSW
);

174 
hizڏlsync
 = (
LTDC_InSu
->
LTDC_HizڏlSync
 << 16);

175 
LTDC
->
SSCR
 |(
hizڏlsync
 | 
LTDC_InSu
->
LTDC_VtilSync
);

178 
LTDC
->
BPCR
 &~(
LTDC_BPCR_AVBP
 | 
LTDC_BPCR_AHBP
);

179 
accumuϋdHBP
 = (
LTDC_InSu
->
LTDC_AccumuϋdHBP
 << 16);

180 
LTDC
->
BPCR
 |(
accumuϋdHBP
 | 
LTDC_InSu
->
LTDC_AccumuϋdVBP
);

183 
LTDC
->
AWCR
 &~(
LTDC_AWCR_AAH
 | 
LTDC_AWCR_AAW
);

184 
accumuϋdaiveW
 = (
LTDC_InSu
->
LTDC_AccumuϋdAiveW
 << 16);

185 
LTDC
->
AWCR
 |(
accumuϋdaiveW
 | 
LTDC_InSu
->
LTDC_AccumuϋdAiveH
);

188 
LTDC
->
TWCR
 &~(
LTDC_TWCR_TOTALH
 | 
LTDC_TWCR_TOTALW
);

189 
tٮwidth
 = (
LTDC_InSu
->
LTDC_TٮWidth
 << 16);

190 
LTDC
->
TWCR
 |(
tٮwidth
 | 
LTDC_InSu
->
LTDC_TٮHeigh
);

192 
LTDC
->
GCR
 &(
ut32_t
)
GCR_MASK
;

193 
LTDC
->
GCR
 |(
ut32_t
)(
LTDC_InSu
->
LTDC_HSPެy
 | LTDC_InSu->
LTDC_VSPެy
 | \

194 
LTDC_InSu
->
LTDC_DEPެy
 | LTDC_InSu->
LTDC_PCPެy
);

197 
backg
 = (
LTDC_InSu
->
LTDC_BackgroundGVue
 << 8);

198 
backd
 = (
LTDC_InSu
->
LTDC_BackgroundRedVue
 << 16);

200 
LTDC
->
BCCR
 &~(
LTDC_BCCR_BCBLUE
 | 
LTDC_BCCR_BCGREEN
 | 
LTDC_BCCR_BCRED
);

201 
LTDC
->
BCCR
 |(
backd
 | 
backg
 | 
LTDC_InSu
->
LTDC_BackgroundBlueVue
);

202 
	}
}

211 
	$LTDC_SuIn
(
LTDC_InTyDef
* 
LTDC_InSu
)

214 
LTDC_InSu
->
LTDC_HSPެy
 = 
LTDC_HSPެy_AL
;

215 
LTDC_InSu
->
LTDC_VSPެy
 = 
LTDC_VSPެy_AL
;

216 
LTDC_InSu
->
LTDC_DEPެy
 = 
LTDC_DEPެy_AL
;

217 
LTDC_InSu
->
LTDC_PCPެy
 = 
LTDC_PCPެy_IPC
;

218 
LTDC_InSu
->
LTDC_HizڏlSync
 = 0x00;

219 
LTDC_InSu
->
LTDC_VtilSync
 = 0x00;

220 
LTDC_InSu
->
LTDC_AccumuϋdHBP
 = 0x00;

221 
LTDC_InSu
->
LTDC_AccumuϋdVBP
 = 0x00;

222 
LTDC_InSu
->
LTDC_AccumuϋdAiveW
 = 0x00;

223 
LTDC_InSu
->
LTDC_AccumuϋdAiveH
 = 0x00;

224 
LTDC_InSu
->
LTDC_TٮWidth
 = 0x00;

225 
LTDC_InSu
->
LTDC_TٮHeigh
 = 0x00;

226 
LTDC_InSu
->
LTDC_BackgroundRedVue
 = 0x00;

227 
LTDC_InSu
->
LTDC_BackgroundGVue
 = 0x00;

228 
LTDC_InSu
->
LTDC_BackgroundBlueVue
 = 0x00;

229 
	}
}

238 
	$LTDC_Cmd
(
FuniڮS
 
NewS
)

241 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

243 i(
NewS
 !
DISABLE
)

246 
LTDC
->
GCR
 |(
ut32_t
)
LTDC_GCR_LTDCEN
;

251 
LTDC
->
GCR
 &~(
ut32_t
)
LTDC_GCR_LTDCEN
;

253 
	}
}

262 
	$LTDC_DhCmd
(
FuniڮS
 
NewS
)

265 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

267 i(
NewS
 !
DISABLE
)

270 
LTDC
->
GCR
 |(
ut32_t
)
LTDC_GCR_DTEN
;

275 
LTDC
->
GCR
 &~(
ut32_t
)
LTDC_GCR_DTEN
;

277 
	}
}

286 
LTDC_RGBTyDef
 
	$LTDC_GRGBWidth
()

288 
LTDC_RGBTyDef
 
LTDC_RGB_InSu
;

290 
LTDC
->
GCR
 &(
ut32_t
)
GCR_MASK
;

292 
LTDC_RGB_InSu
.
LTDC_BlueWidth
 = (
ut32_t
)((
LTDC
->
GCR
 >> 4) & 0x7);

293 
LTDC_RGB_InSu
.
LTDC_GWidth
 = (
ut32_t
)((
LTDC
->
GCR
 >> 8) & 0x7);

294 
LTDC_RGB_InSu
.
LTDC_RedWidth
 = (
ut32_t
)((
LTDC
->
GCR
 >> 12) & 0x7);

296  
LTDC_RGB_InSu
;

297 
	}
}

306 
	$LTDC_RGBSuIn
(
LTDC_RGBTyDef
* 
LTDC_RGB_InSu
)

308 
LTDC_RGB_InSu
->
LTDC_BlueWidth
 = 0x02;

309 
LTDC_RGB_InSu
->
LTDC_GWidth
 = 0x02;

310 
LTDC_RGB_InSu
->
LTDC_RedWidth
 = 0x02;

311 
	}
}

320 
	$LTDC_LIPCfig
(
ut32_t
 
LTDC_LIPosiCfig
)

323 
	`as_m
(
	`IS_LTDC_LIPOS
(
LTDC_LIPosiCfig
));

326 
LTDC
->
LIPCR
 = (
ut32_t
)
LTDC_LIPosiCfig
;

327 
	}
}

338 
	$LTDC_RdCfig
(
ut32_t
 
LTDC_Rd
)

341 
	`as_m
(
	`IS_LTDC_RELOAD
(
LTDC_Rd
));

344 
LTDC
->
SRCR
 = (
ut32_t
)
LTDC_Rd
;

345 
	}
}

359 
	$LTDC_LayIn
(
LTDC_Lay_TyDef
* 
LTDC_Layx
, 
LTDC_Lay_InTyDef
* 
LTDC_Lay_InSu
)

362 
ut32_t
 
whpos
 = 0;

363 
ut32_t
 
wvpos
 = 0;

364 
ut32_t
 
dcg
 = 0;

365 
ut32_t
 
ded
 = 0;

366 
ut32_t
 
dha
 = 0;

367 
ut32_t
 
cfbp
 = 0;

370 
	`as_m
(
	`IS_LTDC_Pixfm
(
LTDC_Lay_InSu
->
LTDC_PixFm
));

371 
	`as_m
(
	`IS_LTDC_BndgFa1
(
LTDC_Lay_InSu
->
LTDC_BndgFa_1
));

372 
	`as_m
(
	`IS_LTDC_BndgFa2
(
LTDC_Lay_InSu
->
LTDC_BndgFa_2
));

373 
	`as_m
(
	`IS_LTDC_HCONFIGST
(
LTDC_Lay_InSu
->
LTDC_HizڏlS
));

374 
	`as_m
(
	`IS_LTDC_HCONFIGSP
(
LTDC_Lay_InSu
->
LTDC_HizڏlSt
));

375 
	`as_m
(
	`IS_LTDC_VCONFIGST
(
LTDC_Lay_InSu
->
LTDC_VtilS
));

376 
	`as_m
(
	`IS_LTDC_VCONFIGSP
(
LTDC_Lay_InSu
->
LTDC_VtilSt
));

377 
	`as_m
(
	`IS_LTDC_DEFAULTCOLOR
(
LTDC_Lay_InSu
->
LTDC_DeuCBlue
));

378 
	`as_m
(
	`IS_LTDC_DEFAULTCOLOR
(
LTDC_Lay_InSu
->
LTDC_DeuCG
));

379 
	`as_m
(
	`IS_LTDC_DEFAULTCOLOR
(
LTDC_Lay_InSu
->
LTDC_DeuCRed
));

380 
	`as_m
(
	`IS_LTDC_DEFAULTCOLOR
(
LTDC_Lay_InSu
->
LTDC_DeuCAha
));

381 
	`as_m
(
	`IS_LTDC_CFBP
(
LTDC_Lay_InSu
->
LTDC_CFBPch
));

382 
	`as_m
(
	`IS_LTDC_CFBLL
(
LTDC_Lay_InSu
->
LTDC_CFBLeLgth
));

383 
	`as_m
(
	`IS_LTDC_CFBLNBR
(
LTDC_Lay_InSu
->
LTDC_CFBLeNumb
));

386 
whpos
 = 
LTDC_Lay_InSu
->
LTDC_HizڏlSt
 << 16;

387 
LTDC_Layx
->
WHPCR
 &~(
LTDC_LxWHPCR_WHSTPOS
 | 
LTDC_LxWHPCR_WHSPPOS
);

388 
LTDC_Layx
->
WHPCR
 = (
LTDC_Lay_InSu
->
LTDC_HizڏlS
 | 
whpos
);

391 
wvpos
 = 
LTDC_Lay_InSu
->
LTDC_VtilSt
 << 16;

392 
LTDC_Layx
->
WVPCR
 &~(
LTDC_LxWVPCR_WVSTPOS
 | 
LTDC_LxWVPCR_WVSPPOS
);

393 
LTDC_Layx
->
WVPCR
 = (
LTDC_Lay_InSu
->
LTDC_VtilS
 | 
wvpos
);

396 
LTDC_Layx
->
PFCR
 &~(
LTDC_LxPFCR_PF
);

397 
LTDC_Layx
->
PFCR
 = (
LTDC_Lay_InSu
->
LTDC_PixFm
);

400 
dcg
 = (
LTDC_Lay_InSu
->
LTDC_DeuCG
 << 8);

401 
ded
 = (
LTDC_Lay_InSu
->
LTDC_DeuCRed
 << 16);

402 
dha
 = (
LTDC_Lay_InSu
->
LTDC_DeuCAha
 << 24);

403 
LTDC_Layx
->
DCCR
 &~(
LTDC_LxDCCR_DCBLUE
 | 
LTDC_LxDCCR_DCGREEN
 | 
LTDC_LxDCCR_DCRED
 | 
LTDC_LxDCCR_DCALPHA
);

404 
LTDC_Layx
->
DCCR
 = (
LTDC_Lay_InSu
->
LTDC_DeuCBlue
 | 
dcg
 | \

405 
ded
 | 
dha
);

408 
LTDC_Layx
->
CACR
 &~(
LTDC_LxCACR_CONSTA
);

409 
LTDC_Layx
->
CACR
 = (
LTDC_Lay_InSu
->
LTDC_CڡtAha
);

412 
LTDC_Layx
->
BFCR
 &~(
LTDC_LxBFCR_BF2
 | 
LTDC_LxBFCR_BF1
);

413 
LTDC_Layx
->
BFCR
 = (
LTDC_Lay_InSu
->
LTDC_BndgFa_1
 | LTDC_Lay_InSu->
LTDC_BndgFa_2
);

416 
LTDC_Layx
->
CFBAR
 &~(
LTDC_LxCFBAR_CFBADD
);

417 
LTDC_Layx
->
CFBAR
 = (
LTDC_Lay_InSu
->
LTDC_CFBSAdss
);

420 
cfbp
 = (
LTDC_Lay_InSu
->
LTDC_CFBPch
 << 16);

421 
LTDC_Layx
->
CFBLR
 &~(
LTDC_LxCFBLR_CFBLL
 | 
LTDC_LxCFBLR_CFBP
);

422 
LTDC_Layx
->
CFBLR
 = (
LTDC_Lay_InSu
->
LTDC_CFBLeLgth
 | 
cfbp
);

425 
LTDC_Layx
->
CFBLNR
 &~(
LTDC_LxCFBLNR_CFBLNBR
);

426 
LTDC_Layx
->
CFBLNR
 = (
LTDC_Lay_InSu
->
LTDC_CFBLeNumb
);

428 
	}
}

437 
	$LTDC_LaySuIn
(
LTDC_Lay_InTyDef
 * 
LTDC_Lay_InSu
)

442 
LTDC_Lay_InSu
->
LTDC_HizڏlS
 = 0x00;

443 
LTDC_Lay_InSu
->
LTDC_HizڏlSt
 = 0x00;

446 
LTDC_Lay_InSu
->
LTDC_VtilS
 = 0x00;

447 
LTDC_Lay_InSu
->
LTDC_VtilSt
 = 0x00;

450 
LTDC_Lay_InSu
->
LTDC_PixFm
 = 
LTDC_Pixfm_ARGB8888
;

453 
LTDC_Lay_InSu
->
LTDC_CڡtAha
 = 0xFF;

456 
LTDC_Lay_InSu
->
LTDC_DeuCBlue
 = 0x00;

457 
LTDC_Lay_InSu
->
LTDC_DeuCG
 = 0x00;

458 
LTDC_Lay_InSu
->
LTDC_DeuCRed
 = 0x00;

459 
LTDC_Lay_InSu
->
LTDC_DeuCAha
 = 0x00;

462 
LTDC_Lay_InSu
->
LTDC_BndgFa_1
 = 
LTDC_BndgFa1_PAxCA
;

463 
LTDC_Lay_InSu
->
LTDC_BndgFa_2
 = 
LTDC_BndgFa2_PAxCA
;

466 
LTDC_Lay_InSu
->
LTDC_CFBSAdss
 = 0x00;

469 
LTDC_Lay_InSu
->
LTDC_CFBLeLgth
 = 0x00;

470 
LTDC_Lay_InSu
->
LTDC_CFBPch
 = 0x00;

473 
LTDC_Lay_InSu
->
LTDC_CFBLeNumb
 = 0x00;

474 
	}
}

486 
	$LTDC_LayCmd
(
LTDC_Lay_TyDef
* 
LTDC_Layx
, 
FuniڮS
 
NewS
)

489 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

491 i(
NewS
 !
DISABLE
)

494 
LTDC_Layx
->
CR
 |(
ut32_t
)
LTDC_LxCR_LEN
;

499 
LTDC_Layx
->
CR
 &~(
ut32_t
)
LTDC_LxCR_LEN
;

501 
	}
}

511 
LTDC_PosTyDef
 
	$LTDC_GPosStus
()

513 
LTDC_PosTyDef
 
LTDC_Pos_InSu
;

515 
LTDC
->
CPSR
 &~(
LTDC_CPSR_CYPOS
 | 
LTDC_CPSR_CXPOS
);

517 
LTDC_Pos_InSu
.
LTDC_POSX
 = (
ut32_t
)(
LTDC
->
CPSR
 >> 16);

518 
LTDC_Pos_InSu
.
LTDC_POSY
 = (
ut32_t
)(
LTDC
->
CPSR
 & 0xFFFF);

520  
LTDC_Pos_InSu
;

521 
	}
}

530 
	$LTDC_PosSuIn
(
LTDC_PosTyDef
* 
LTDC_Pos_InSu
)

532 
LTDC_Pos_InSu
->
LTDC_POSX
 = 0x00;

533 
LTDC_Pos_InSu
->
LTDC_POSY
 = 0x00;

534 
	}
}

547 
FgStus
 
	$LTDC_GCDStus
(
ut32_t
 
LTDC_CD
)

549 
FgStus
 
bus
;

552 
	`as_m
(
	`IS_LTDC_GET_CD
(
LTDC_CD
));

554 i((
LTDC
->
CDSR
 & 
LTDC_CD
!(
ut32_t
)
RESET
)

556 
bus
 = 
SET
;

560 
bus
 = 
RESET
;

562  
bus
;

563 
	}
}

574 
	$LTDC_CKeygCfig
(
LTDC_Lay_TyDef
* 
LTDC_Layx
, 
LTDC_CKeyg_InTyDef
* 
LTDC_ckeyg_InSu
, 
FuniڮS
 
NewS
)

576 
ut32_t
 
ckg
 = 0;

577 
ut32_t
 
ckd
 = 0;

580 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

581 
	`as_m
(
	`IS_LTDC_CKEYING
(
LTDC_ckeyg_InSu
->
LTDC_CKeyBlue
));

582 
	`as_m
(
	`IS_LTDC_CKEYING
(
LTDC_ckeyg_InSu
->
LTDC_CKeyG
));

583 
	`as_m
(
	`IS_LTDC_CKEYING
(
LTDC_ckeyg_InSu
->
LTDC_CKeyRed
));

585 i(
NewS
 !
DISABLE
)

588 
LTDC_Layx
->
CR
 |(
ut32_t
)
LTDC_LxCR_COLKEN
;

591 
ckg
 = (
LTDC_ckeyg_InSu
->
LTDC_CKeyG
 << 8);

592 
ckd
 = (
LTDC_ckeyg_InSu
->
LTDC_CKeyRed
 << 16);

593 
LTDC_Layx
->
CKCR
 &~(
LTDC_LxCKCR_CKBLUE
 | 
LTDC_LxCKCR_CKGREEN
 | 
LTDC_LxCKCR_CKRED
);

594 
LTDC_Layx
->
CKCR
 |(
LTDC_ckeyg_InSu
->
LTDC_CKeyBlue
 | 
ckg
 | 
ckd
);

599 
LTDC_Layx
->
CR
 &~(
ut32_t
)
LTDC_LxCR_COLKEN
;

603 
LTDC
->
SRCR
 = 
LTDC_IMRd
;

604 
	}
}

613 
	$LTDC_CKeygSuIn
(
LTDC_CKeyg_InTyDef
* 
LTDC_ckeyg_InSu
)

616 
LTDC_ckeyg_InSu
->
LTDC_CKeyBlue
 = 0x00;

617 
LTDC_ckeyg_InSu
->
LTDC_CKeyG
 = 0x00;

618 
LTDC_ckeyg_InSu
->
LTDC_CKeyRed
 = 0x00;

619 
	}
}

631 
	$LTDC_CLUTCmd
(
LTDC_Lay_TyDef
* 
LTDC_Layx
, 
FuniڮS
 
NewS
)

634 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

636 i(
NewS
 !
DISABLE
)

639 
LTDC_Layx
->
CR
 |(
ut32_t
)
LTDC_LxCR_CLUTEN
;

644 
LTDC_Layx
->
CR
 &~(
ut32_t
)
LTDC_LxCR_CLUTEN
;

648 
LTDC
->
SRCR
 = 
LTDC_IMRd
;

649 
	}
}

660 
	$LTDC_CLUTIn
(
LTDC_Lay_TyDef
* 
LTDC_Layx
, 
LTDC_CLUT_InTyDef
* 
LTDC_CLUT_InSu
)

662 
ut32_t
 
g
 = 0;

663 
ut32_t
 
d
 = 0;

664 
ut32_t
 
udd
 = 0;

667 
	`as_m
(
	`IS_LTDC_CLUTWR
(
LTDC_CLUT_InSu
->
LTDC_CLUTAdss
));

668 
	`as_m
(
	`IS_LTDC_CLUTWR
(
LTDC_CLUT_InSu
->
LTDC_RedVue
));

669 
	`as_m
(
	`IS_LTDC_CLUTWR
(
LTDC_CLUT_InSu
->
LTDC_GVue
));

670 
	`as_m
(
	`IS_LTDC_CLUTWR
(
LTDC_CLUT_InSu
->
LTDC_BlueVue
));

673 
g
 = (
LTDC_CLUT_InSu
->
LTDC_GVue
 << 8);

674 
d
 = (
LTDC_CLUT_InSu
->
LTDC_RedVue
 << 16);

675 
udd
 = (
LTDC_CLUT_InSu
->
LTDC_CLUTAdss
 << 24);

676 
LTDC_Layx
->
CLUTWR
 = (
udd
 | 
LTDC_CLUT_InSu
->
LTDC_BlueVue
 | \

677 
g
 | 
d
);

678 
	}
}

687 
	$LTDC_CLUTSuIn
(
LTDC_CLUT_InTyDef
* 
LTDC_CLUT_InSu
)

690 
LTDC_CLUT_InSu
->
LTDC_CLUTAdss
 = 0x00;

691 
LTDC_CLUT_InSu
->
LTDC_BlueVue
 = 0x00;

692 
LTDC_CLUT_InSu
->
LTDC_GVue
 = 0x00;

693 
LTDC_CLUT_InSu
->
LTDC_RedVue
 = 0x00;

694 
	}
}

707 
	$LTDC_LayPosi
(
LTDC_Lay_TyDef
* 
LTDC_Layx
, 
ut16_t
 
OfftX
, ut16_
OfftY
)

710 
ut32_t
 
meg
, 
mp
;

711 
ut32_t
 
hizڏl_t
;

712 
ut32_t
 
hizڏl_
;

713 
ut32_t
 
vtil_t
;

714 
ut32_t
 
vtil_
;

716 
LTDC_Layx
->
WHPCR
 &~(
LTDC_LxWHPCR_WHSTPOS
 | 
LTDC_LxWHPCR_WHSPPOS
);

717 
LTDC_Layx
->
WVPCR
 &~(
LTDC_LxWVPCR_WVSTPOS
 | 
LTDC_LxWVPCR_WVSPPOS
);

720 
meg
 = 
LTDC
->
BPCR
;

721 
hizڏl_t
 = (
meg
 >> 16+ 1 + 
OfftX
;

722 
vtil_t
 = (
meg
 & 0xFFFF+ 1 + 
OfftY
;

727 
meg
 = 
LTDC_Layx
->
PFCR
;

729 i(
meg
 =
LTDC_Pixfm_ARGB8888
)

731 
mp
 = 4;

733 i(
meg
 =
LTDC_Pixfm_RGB888
)

735 
mp
 = 3;

737 i((
meg
 =
LTDC_Pixfm_ARGB4444
) ||

738 (
meg
 =
LTDC_Pixfm_RGB565
) ||

739 (
meg
 =
LTDC_Pixfm_ARGB1555
) ||

740 (
meg
 =
LTDC_Pixfm_AL88
))

742 
mp
 = 2;

746 
mp
 = 1;

749 
meg
 = 
LTDC_Layx
->
CFBLR
;

750 
hizڏl_
 = (((
meg
 & 0x1FFF- 3)/
mp
+ 
hizڏl_t
 - 1;

752 
meg
 = 
LTDC_Layx
->
CFBLNR
;

753 
vtil_
 = (
meg
 & 0x7FF+ 
vtil_t
 - 1;

755 
LTDC_Layx
->
WHPCR
 = 
hizڏl_t
 | (
hizڏl_
 << 16);

756 
LTDC_Layx
->
WVPCR
 = 
vtil_t
 | (
vtil_
 << 16);

757 
	}
}

768 
	$LTDC_LayAha
(
LTDC_Lay_TyDef
* 
LTDC_Layx
, 
ut8_t
 
CڡtAha
)

771 
LTDC_Layx
->
CACR
 = 
CڡtAha
;

772 
	}
}

783 
	$LTDC_LayAddss
(
LTDC_Lay_TyDef
* 
LTDC_Layx
, 
ut32_t
 
Addss
)

786 
LTDC_Layx
->
CFBAR
 = 
Addss
;

787 
	}
}

799 
	$LTDC_LaySize
(
LTDC_Lay_TyDef
* 
LTDC_Layx
, 
ut32_t
 
Width
, ut32_
Height
)

802 
ut8_t
 
mp
;

803 
ut32_t
 
meg
;

804 
ut32_t
 
hizڏl_t
;

805 
ut32_t
 
hizڏl_
;

806 
ut32_t
 
vtil_t
;

807 
ut32_t
 
vtil_
;

809 
meg
 = 
LTDC_Layx
->
PFCR
;

811 i(
meg
 =
LTDC_Pixfm_ARGB8888
)

813 
mp
 = 4;

815 i(
meg
 =
LTDC_Pixfm_RGB888
)

817 
mp
 = 3;

819 i((
meg
 =
LTDC_Pixfm_ARGB4444
) || \

820 (
meg
 =
LTDC_Pixfm_RGB565
) || \

821 (
meg
 =
LTDC_Pixfm_ARGB1555
) || \

822 (
meg
 =
LTDC_Pixfm_AL88
))

824 
mp
 = 2;

828 
mp
 = 1;

832 
meg
 = 
LTDC_Layx
->
WHPCR
;

833 
hizڏl_t
 = (
meg
 & 0x1FFF);

834 
hizڏl_
 = 
Width
 + 
hizڏl_t
 - 1;

836 
meg
 = 
LTDC_Layx
->
WVPCR
;

837 
vtil_t
 = (
meg
 & 0x1FFF);

838 
vtil_
 = 
Height
 + 
vtil_t
 - 1;

840 
LTDC_Layx
->
WHPCR
 = 
hizڏl_t
 | (
hizڏl_
 << 16);

841 
LTDC_Layx
->
WVPCR
 = 
vtil_t
 | (
vtil_
 << 16);

844 
LTDC_Layx
->
CFBLR
 = ((
Width
 * 
mp
) << 16) | ((Width *emp) + 3);

847 
LTDC_Layx
->
CFBLNR
 = 
Height
;

849 
	}
}

861 
	$LTDC_LayPixFm
(
LTDC_Lay_TyDef
* 
LTDC_Layx
, 
ut32_t
 
PixFm
)

864 
ut8_t
 
mp
;

865 
ut32_t
 
meg
;

867 
meg
 = 
LTDC_Layx
->
PFCR
;

869 i(
meg
 =
LTDC_Pixfm_ARGB8888
)

871 
mp
 = 4;

873 i(
meg
 =
LTDC_Pixfm_RGB888
)

875 
mp
 = 3;

877 i((
meg
 =
LTDC_Pixfm_ARGB4444
) || \

878 (
meg
 =
LTDC_Pixfm_RGB565
) || \

879 (
meg
 =
LTDC_Pixfm_ARGB1555
) || \

880 (
meg
 =
LTDC_Pixfm_AL88
))

882 
mp
 = 2;

886 
mp
 = 1;

889 
meg
 = (
LTDC_Layx
->
CFBLR
 >> 16);

890 
meg
 = (meg / 
mp
);

892 i(
PixFm
 =
LTDC_Pixfm_ARGB8888
)

894 
mp
 = 4;

896 i(
PixFm
 =
LTDC_Pixfm_RGB888
)

898 
mp
 = 3;

900 i((
PixFm
 =
LTDC_Pixfm_ARGB4444
) || \

901 (
PixFm
 =
LTDC_Pixfm_RGB565
) || \

902 (
PixFm
 =
LTDC_Pixfm_ARGB1555
) || \

903 (
PixFm
 =
LTDC_Pixfm_AL88
))

905 
mp
 = 2;

909 
mp
 = 1;

913 
LTDC_Layx
->
CFBLR
 = ((
meg
 * 
mp
) << 16) | ((tempreg *emp) + 3);

916 
LTDC_Layx
->
PFCR
 = 
PixFm
;

918 
	}
}

975 
	$LTDC_ITCfig
(
ut32_t
 
LTDC_IT
, 
FuniڮS
 
NewS
)

978 
	`as_m
(
	`IS_LTDC_IT
(
LTDC_IT
));

979 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

981 i(
NewS
 !
DISABLE
)

983 
LTDC
->
IER
 |
LTDC_IT
;

987 
LTDC
->
IER
 &(
ut32_t
)~
LTDC_IT
;

989 
	}
}

1001 
FgStus
 
	$LTDC_GFgStus
(
ut32_t
 
LTDC_FLAG
)

1003 
FgStus
 
bus
 = 
RESET
;

1006 
	`as_m
(
	`IS_LTDC_FLAG
(
LTDC_FLAG
));

1008 i((
LTDC
->
ISR
 & 
LTDC_FLAG
!(
ut32_t
)
RESET
)

1010 
bus
 = 
SET
;

1014 
bus
 = 
RESET
;

1016  
bus
;

1017 
	}
}

1029 
	$LTDC_CˬFg
(
ut32_t
 
LTDC_FLAG
)

1032 
	`as_m
(
	`IS_LTDC_FLAG
(
LTDC_FLAG
));

1035 
LTDC
->
ICR
 = (
ut32_t
)
LTDC_FLAG
;

1036 
	}
}

1048 
ITStus
 
	$LTDC_GITStus
(
ut32_t
 
LTDC_IT
)

1050 
ITStus
 
bus
 = 
RESET
;

1053 
	`as_m
(
	`IS_LTDC_IT
(
LTDC_IT
));

1055 i((
LTDC
->
ISR
 & 
LTDC_IT
!(
ut32_t
)
RESET
)

1057 
bus
 = 
SET
;

1061 
bus
 = 
RESET
;

1064 i(((
LTDC
->
IER
 & 
LTDC_IT
!(
ut32_t
)
RESET
&& (
bus
 != (uint32_t)RESET))

1066 
bus
 = 
SET
;

1070 
bus
 = 
RESET
;

1072  
bus
;

1073 
	}
}

1086 
	$LTDC_CˬITPdgB
(
ut32_t
 
LTDC_IT
)

1089 
	`as_m
(
	`IS_LTDC_IT
(
LTDC_IT
));

1092 
LTDC
->
ICR
 = (
ut32_t
)
LTDC_IT
;

1093 
	}
}

	@src/spl/stm32f4xx_pwr.c

38 
	~"m32f4xx_pwr.h
"

39 
	~"m32f4xx_rcc.h
"

53 
	#PWR_OFFSET
 (
PWR_BASE
 - 
PERIPH_BASE
)

	)

58 
	#CR_OFFSET
 (
PWR_OFFSET
 + 0x00)

	)

59 
	#DBP_BNumb
 0x08

	)

60 
	#CR_DBP_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32+ (
DBP_BNumb
 * 4))

	)

63 
	#PVDE_BNumb
 0x04

	)

64 
	#CR_PVDE_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32+ (
PVDE_BNumb
 * 4))

	)

67 
	#FPDS_BNumb
 0x09

	)

68 
	#CR_FPDS_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32+ (
FPDS_BNumb
 * 4))

	)

71 
	#PMODE_BNumb
 0x0E

	)

72 
	#CR_PMODE_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32+ (
PMODE_BNumb
 * 4))

	)

75 
	#ODEN_BNumb
 0x10

	)

76 
	#CR_ODEN_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32+ (
ODEN_BNumb
 * 4))

	)

79 
	#ODSWEN_BNumb
 0x11

	)

80 
	#CR_ODSWEN_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32+ (
ODSWEN_BNumb
 * 4))

	)

83 
	#MRLVDS_BNumb
 0x0B

	)

84 
	#CR_MRLVDS_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32+ (
MRLVDS_BNumb
 * 4))

	)

87 
	#LPLVDS_BNumb
 0x0A

	)

88 
	#CR_LPLVDS_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32+ (
LPLVDS_BNumb
 * 4))

	)

93 
	#CSR_OFFSET
 (
PWR_OFFSET
 + 0x04)

	)

94 
	#EWUP_BNumb
 0x08

	)

95 
	#CSR_EWUP_BB
 (
PERIPH_BB_BASE
 + (
CSR_OFFSET
 * 32+ (
EWUP_BNumb
 * 4))

	)

98 
	#BRE_BNumb
 0x09

	)

99 
	#CSR_BRE_BB
 (
PERIPH_BB_BASE
 + (
CSR_OFFSET
 * 32+ (
BRE_BNumb
 * 4))

	)

104 
	#CR_DS_MASK
 ((
ut32_t
)0xFFFFF3FC)

	)

105 
	#CR_PLS_MASK
 ((
ut32_t
)0xFFFFFF1F)

	)

106 
	#CR_VOS_MASK
 ((
ut32_t
)0xFFFF3FFF)

	)

142 
	$PWR_DeIn
()

144 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_PWR
, 
ENABLE
);

145 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_PWR
, 
DISABLE
);

146 
	}
}

157 
	$PWR_BackupAcssCmd
(
FuniڮS
 
NewS
)

160 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

162 *(
__IO
 
ut32_t
 *
CR_DBP_BB
 = (ut32_t)
NewS
;

163 
	}
}

205 
	$PWR_PVDLevCfig
(
ut32_t
 
PWR_PVDLev
)

207 
ut32_t
 
tmeg
 = 0;

210 
	`as_m
(
	`IS_PWR_PVD_LEVEL
(
PWR_PVDLev
));

212 
tmeg
 = 
PWR
->
CR
;

215 
tmeg
 &
CR_PLS_MASK
;

218 
tmeg
 |
PWR_PVDLev
;

221 
PWR
->
CR
 = 
tmeg
;

222 
	}
}

230 
	$PWR_PVDCmd
(
FuniڮS
 
NewS
)

233 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

235 *(
__IO
 
ut32_t
 *
CR_PVDE_BB
 = (ut32_t)
NewS
;

236 
	}
}

264 
	$PWR_WakeUpPCmd
(
FuniڮS
 
NewS
)

267 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

269 *(
__IO
 
ut32_t
 *
CSR_EWUP_BB
 = (ut32_t)
NewS
;

270 
	}
}

361 
	$PWR_BackupRegutCmd
(
FuniڮS
 
NewS
)

364 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

366 *(
__IO
 
ut32_t
 *
CSR_BRE_BB
 = (ut32_t)
NewS
;

367 
	}
}

383 
	$PWR_MaRegutModeCfig
(
ut32_t
 
PWR_Regut_Vޏge
)

385 
ut32_t
 
tmeg
 = 0;

388 
	`as_m
(
	`IS_PWR_REGULATOR_VOLTAGE
(
PWR_Regut_Vޏge
));

390 
tmeg
 = 
PWR
->
CR
;

393 
tmeg
 &
CR_VOS_MASK
;

396 
tmeg
 |
PWR_Regut_Vޏge
;

399 
PWR
->
CR
 = 
tmeg
;

400 
	}
}

418 
	$PWR_OvDriveCmd
(
FuniڮS
 
NewS
)

421 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

424 *(
__IO
 
ut32_t
 *
CR_ODEN_BB
 = (ut32_t)
NewS
;

425 
	}
}

436 
	$PWR_OvDriveSWCmd
(
FuniڮS
 
NewS
)

439 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

442 *(
__IO
 
ut32_t
 *
CR_ODSWEN_BB
 = (ut32_t)
NewS
;

443 
	}
}

463 
	$PWR_UndDriveCmd
(
FuniڮS
 
NewS
)

466 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

468 i(
NewS
 !
DISABLE
)

471 
PWR
->
CR
 |(
ut32_t
)
PWR_CR_UDEN
;

476 
PWR
->
CR
 &(
ut32_t
)(~
PWR_CR_UDEN
);

478 
	}
}

489 
	$PWR_MaRegutLowVޏgeCmd
(
FuniڮS
 
NewS
)

492 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

494 i(
NewS
 !
DISABLE
)

496 *(
__IO
 
ut32_t
 *
CR_MRLVDS_BB
 = (ut32_t)
ENABLE
;

500 *(
__IO
 
ut32_t
 *
CR_MRLVDS_BB
 = (ut32_t)
DISABLE
;

502 
	}
}

513 
	$PWR_LowRegutLowVޏgeCmd
(
FuniڮS
 
NewS
)

516 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

518 i(
NewS
 !
DISABLE
)

520 *(
__IO
 
ut32_t
 *
CR_LPLVDS_BB
 = (ut32_t)
ENABLE
;

524 *(
__IO
 
ut32_t
 *
CR_LPLVDS_BB
 = (ut32_t)
DISABLE
;

526 
	}
}

555 
	$PWR_FshPowDownCmd
(
FuniڮS
 
NewS
)

558 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

560 *(
__IO
 
ut32_t
 *
CR_FPDS_BB
 = (ut32_t)
NewS
;

561 
	}
}

701 
	$PWR_ESTOPMode
(
ut32_t
 
PWR_Regut
, 
ut8_t
 
PWR_STOPEry
)

703 
ut32_t
 
tmeg
 = 0;

706 
	`as_m
(
	`IS_PWR_REGULATOR
(
PWR_Regut
));

707 
	`as_m
(
	`IS_PWR_STOP_ENTRY
(
PWR_STOPEry
));

710 
tmeg
 = 
PWR
->
CR
;

712 
tmeg
 &
CR_DS_MASK
;

715 
tmeg
 |
PWR_Regut
;

718 
PWR
->
CR
 = 
tmeg
;

721 
SCB
->
SCR
 |
SCB_SCR_SLEEPDEEP_Msk
;

724 if(
PWR_STOPEry
 =
PWR_STOPEry_WFI
)

727 
	`__WFI
();

732 
	`__WFE
();

735 
SCB
->
SCR
 &(
ut32_t
)~((ut32_t)
SCB_SCR_SLEEPDEEP_Msk
);

736 
	}
}

765 
	$PWR_EUndDriveSTOPMode
(
ut32_t
 
PWR_Regut
, 
ut8_t
 
PWR_STOPEry
)

767 
ut32_t
 
tmeg
 = 0;

770 
	`as_m
(
	`IS_PWR_REGULATOR_UNDERDRIVE
(
PWR_Regut
));

771 
	`as_m
(
	`IS_PWR_STOP_ENTRY
(
PWR_STOPEry
));

774 
tmeg
 = 
PWR
->
CR
;

776 
tmeg
 &
CR_DS_MASK
;

779 
tmeg
 |
PWR_Regut
;

782 
PWR
->
CR
 = 
tmeg
;

785 
SCB
->
SCR
 |
SCB_SCR_SLEEPDEEP_Msk
;

788 if(
PWR_STOPEry
 =
PWR_STOPEry_WFI
)

791 
	`__WFI
();

796 
	`__WFE
();

799 
SCB
->
SCR
 &(
ut32_t
)~((ut32_t)
SCB_SCR_SLEEPDEEP_Msk
);

800 
	}
}

814 
	$PWR_ESTANDBYMode
()

817 
PWR
->
CR
 |
PWR_CR_PDDS
;

820 
SCB
->
SCR
 |
SCB_SCR_SLEEPDEEP_Msk
;

823 #i
	`defed
 ( 
__CC_ARM
 )

824 
	`__f_es
();

827 
	`__WFI
();

828 
	}
}

874 
FgStus
 
	$PWR_GFgStus
(
ut32_t
 
PWR_FLAG
)

876 
FgStus
 
bus
 = 
RESET
;

879 
	`as_m
(
	`IS_PWR_GET_FLAG
(
PWR_FLAG
));

881 i((
PWR
->
CSR
 & 
PWR_FLAG
!(
ut32_t
)
RESET
)

883 
bus
 = 
SET
;

887 
bus
 = 
RESET
;

890  
bus
;

891 
	}
}

902 
	$PWR_CˬFg
(
ut32_t
 
PWR_FLAG
)

905 
	`as_m
(
	`IS_PWR_CLEAR_FLAG
(
PWR_FLAG
));

907 #i
	`defed
 (
STM32F427_437xx
|| defed (
STM32F429_439xx
)

908 i(
PWR_FLAG
 !
PWR_FLAG_UDRDY
)

910 
PWR
->
CR
 |
PWR_FLAG
 << 2;

914 
PWR
->
CSR
 |
PWR_FLAG_UDRDY
;

918 #i
	`defed
 (
STM32F40_41xxx
|| defed (
STM32F401xx
|| defed (
STM32F411xE
)

919 
PWR
->
CR
 |
PWR_FLAG
 << 2;

921 
	}
}

	@src/spl/stm32f4xx_rcc.c

59 
	~"m32f4xx_rcc.h
"

73 
	#RCC_OFFSET
 (
RCC_BASE
 - 
PERIPH_BASE
)

	)

76 
	#CR_OFFSET
 (
RCC_OFFSET
 + 0x00)

	)

77 
	#HSION_BNumb
 0x00

	)

78 
	#CR_HSION_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32+ (
HSION_BNumb
 * 4))

	)

80 
	#CSSON_BNumb
 0x13

	)

81 
	#CR_CSSON_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32+ (
CSSON_BNumb
 * 4))

	)

83 
	#PLLON_BNumb
 0x18

	)

84 
	#CR_PLLON_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32+ (
PLLON_BNumb
 * 4))

	)

86 
	#PLLI2SON_BNumb
 0x1A

	)

87 
	#CR_PLLI2SON_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32+ (
PLLI2SON_BNumb
 * 4))

	)

90 
	#PLLSAION_BNumb
 0x1C

	)

91 
	#CR_PLLSAION_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32+ (
PLLSAION_BNumb
 * 4))

	)

95 
	#CFGR_OFFSET
 (
RCC_OFFSET
 + 0x08)

	)

96 
	#I2SSRC_BNumb
 0x17

	)

97 
	#CFGR_I2SSRC_BB
 (
PERIPH_BB_BASE
 + (
CFGR_OFFSET
 * 32+ (
I2SSRC_BNumb
 * 4))

	)

101 
	#BDCR_OFFSET
 (
RCC_OFFSET
 + 0x70)

	)

102 
	#RTCEN_BNumb
 0x0F

	)

103 
	#BDCR_RTCEN_BB
 (
PERIPH_BB_BASE
 + (
BDCR_OFFSET
 * 32+ (
RTCEN_BNumb
 * 4))

	)

105 
	#BDRST_BNumb
 0x10

	)

106 
	#BDCR_BDRST_BB
 (
PERIPH_BB_BASE
 + (
BDCR_OFFSET
 * 32+ (
BDRST_BNumb
 * 4))

	)

110 
	#CSR_OFFSET
 (
RCC_OFFSET
 + 0x74)

	)

111 
	#LSION_BNumb
 0x00

	)

112 
	#CSR_LSION_BB
 (
PERIPH_BB_BASE
 + (
CSR_OFFSET
 * 32+ (
LSION_BNumb
 * 4))

	)

116 
	#DCKCFGR_OFFSET
 (
RCC_OFFSET
 + 0x8C)

	)

117 
	#TIMPRE_BNumb
 0x18

	)

118 
	#DCKCFGR_TIMPRE_BB
 (
PERIPH_BB_BASE
 + (
DCKCFGR_OFFSET
 * 32+ (
TIMPRE_BNumb
 * 4))

	)

121 
	#CFGR_MCO2_RESET_MASK
 ((
ut32_t
)0x07FFFFFF)

	)

122 
	#CFGR_MCO1_RESET_MASK
 ((
ut32_t
)0xF89FFFFF)

	)

125 
	#FLAG_MASK
 ((
ut8_t
)0x1F)

	)

128 
	#CR_BYTE3_ADDRESS
 ((
ut32_t
)0x40023802)

	)

131 
	#CIR_BYTE2_ADDRESS
 ((
ut32_t
)(
RCC_BASE
 + 0x0C + 0x01))

	)

134 
	#CIR_BYTE3_ADDRESS
 ((
ut32_t
)(
RCC_BASE
 + 0x0C + 0x02))

	)

137 
	#BDCR_ADDRESS
 (
PERIPH_BASE
 + 
BDCR_OFFSET
)

	)

141 
__I
 
ut8_t
 
	gAPBAHBPscTab
[16] = {0, 0, 0, 0, 1, 2, 3, 4, 1, 2, 3, 4, 6, 7, 8, 9};

213 
	$RCC_DeIn
()

216 
RCC
->
CR
 |(
ut32_t
)0x00000001;

219 
RCC
->
CFGR
 = 0x00000000;

222 
RCC
->
CR
 &(
ut32_t
)0xEAF6FFFF;

225 
RCC
->
PLLCFGR
 = 0x24003010;

228 
RCC
->
PLLI2SCFGR
 = 0x20003000;

231 
RCC
->
PLLSAICFGR
 = 0x24003000;

234 
RCC
->
CR
 &(
ut32_t
)0xFFFBFFFF;

237 
RCC
->
CIR
 = 0x00000000;

240 
RCC
->
DCKCFGR
 = 0x00000000;

241 
	}
}

263 
	$RCC_HSECfig
(
ut8_t
 
RCC_HSE
)

266 
	`as_m
(
	`IS_RCC_HSE
(
RCC_HSE
));

269 *(
__IO
 
ut8_t
 *
CR_BYTE3_ADDRESS
 = 
RCC_HSE_OFF
;

272 *(
__IO
 
ut8_t
 *
CR_BYTE3_ADDRESS
 = 
RCC_HSE
;

273 
	}
}

287 
EStus
 
	$RCC_WaFHSESUp
()

289 
__IO
 
ut32_t
 
tupcou
 = 0;

290 
EStus
 
us
 = 
ERROR
;

291 
FgStus
 
hus
 = 
RESET
;

295 
hus
 = 
	`RCC_GFgStus
(
RCC_FLAG_HSERDY
);

296 
tupcou
++;

297 } (
tupcou
 !
HSE_STARTUP_TIMEOUT
&& (
hus
 =
RESET
));

299 i(
	`RCC_GFgStus
(
RCC_FLAG_HSERDY
!
RESET
)

301 
us
 = 
SUCCESS
;

305 
us
 = 
ERROR
;

307  (
us
);

308 
	}
}

318 
	$RCC_AdjuHSICibtiVue
(
ut8_t
 
HSICibtiVue
)

320 
ut32_t
 
tmeg
 = 0;

322 
	`as_m
(
	`IS_RCC_CALIBRATION_VALUE
(
HSICibtiVue
));

324 
tmeg
 = 
RCC
->
CR
;

327 
tmeg
 &~
RCC_CR_HSITRIM
;

330 
tmeg
 |(
ut32_t
)
HSICibtiVue
 << 3;

333 
RCC
->
CR
 = 
tmeg
;

334 
	}
}

354 
	$RCC_HSICmd
(
FuniڮS
 
NewS
)

357 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

359 *(
__IO
 
ut32_t
 *
CR_HSION_BB
 = (ut32_t)
NewS
;

360 
	}
}

379 
	$RCC_LSECfig
(
ut8_t
 
RCC_LSE
)

382 
	`as_m
(
	`IS_RCC_LSE
(
RCC_LSE
));

386 *(
__IO
 
ut8_t
 *
BDCR_ADDRESS
 = 
RCC_LSE_OFF
;

389 *(
__IO
 
ut8_t
 *
BDCR_ADDRESS
 = 
RCC_LSE_OFF
;

392 
RCC_LSE
)

394 
RCC_LSE_ON
:

396 *(
__IO
 
ut8_t
 *
BDCR_ADDRESS
 = 
RCC_LSE_ON
;

398 
RCC_LSE_Byss
:

400 *(
__IO
 
ut8_t
 *
BDCR_ADDRESS
 = 
RCC_LSE_Byss
 | 
RCC_LSE_ON
;

405 
	}
}

419 
	$RCC_LSICmd
(
FuniڮS
 
NewS
)

422 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

424 *(
__IO
 
ut32_t
 *
CSR_LSION_BB
 = (ut32_t)
NewS
;

425 
	}
}

462 
	$RCC_PLLCfig
(
ut32_t
 
RCC_PLLSour
, ut32_
PLLM
, ut32_
PLLN
, ut32_
PLLP
, ut32_
PLLQ
)

465 
	`as_m
(
	`IS_RCC_PLL_SOURCE
(
RCC_PLLSour
));

466 
	`as_m
(
	`IS_RCC_PLLM_VALUE
(
PLLM
));

467 
	`as_m
(
	`IS_RCC_PLLN_VALUE
(
PLLN
));

468 
	`as_m
(
	`IS_RCC_PLLP_VALUE
(
PLLP
));

469 
	`as_m
(
	`IS_RCC_PLLQ_VALUE
(
PLLQ
));

471 
RCC
->
PLLCFGR
 = 
PLLM
 | (
PLLN
 << 6| (((
PLLP
 >> 1-1<< 16| (
RCC_PLLSour
) |

472 (
PLLQ
 << 24);

473 
	}
}

485 
	$RCC_PLLCmd
(
FuniڮS
 
NewS
)

488 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

489 *(
__IO
 
ut32_t
 *
CR_PLLON_BB
 = (ut32_t)
NewS
;

490 
	}
}

492 #i
defed
 (
STM32F40_41xxx
|| defed (
STM32F401xx
)

515 
	$RCC_PLLI2SCfig
(
ut32_t
 
PLLI2SN
, ut32_
PLLI2SR
)

518 
	`as_m
(
	`IS_RCC_PLLI2SN_VALUE
(
PLLI2SN
));

519 
	`as_m
(
	`IS_RCC_PLLI2SR_VALUE
(
PLLI2SR
));

521 
RCC
->
PLLI2SCFGR
 = (
PLLI2SN
 << 6| (
PLLI2SR
 << 28);

522 
	}
}

524 #i
defed
 (
STM32F411xE
)

552 
	$RCC_PLLI2SCfig
(
ut32_t
 
PLLI2SN
, ut32_
PLLI2SR
, ut32_
PLLI2SM
)

555 
	`as_m
(
	`IS_RCC_PLLI2SN_VALUE
(
PLLI2SN
));

556 
	`as_m
(
	`IS_RCC_PLLI2SM_VALUE
(
PLLI2SM
));

557 
	`as_m
(
	`IS_RCC_PLLI2SR_VALUE
(
PLLI2SR
));

559 
RCC
->
PLLI2SCFGR
 = (
PLLI2SN
 << 6| (
PLLI2SR
 << 28| 
PLLI2SM
;

560 
	}
}

562 #i
defed
 (
STM32F427_437xx
|| defed (
STM32F429_439xx
)

588 
	$RCC_PLLI2SCfig
(
ut32_t
 
PLLI2SN
, ut32_
PLLI2SQ
, ut32_
PLLI2SR
)

591 
	`as_m
(
	`IS_RCC_PLLI2SN_VALUE
(
PLLI2SN
));

592 
	`as_m
(
	`IS_RCC_PLLI2SQ_VALUE
(
PLLI2SQ
));

593 
	`as_m
(
	`IS_RCC_PLLI2SR_VALUE
(
PLLI2SR
));

595 
RCC
->
PLLI2SCFGR
 = (
PLLI2SN
 << 6| (
PLLI2SQ
 << 24| (
PLLI2SR
 << 28);

596 
	}
}

606 
	$RCC_PLLI2SCmd
(
FuniڮS
 
NewS
)

609 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

610 *(
__IO
 
ut32_t
 *
CR_PLLI2SON_BB
 = (ut32_t)
NewS
;

611 
	}
}

635 
	$RCC_PLLSAICfig
(
ut32_t
 
PLLSAIN
, ut32_
PLLSAIQ
, ut32_
PLLSAIR
)

638 
	`as_m
(
	`IS_RCC_PLLSAIN_VALUE
(
PLLSAIN
));

639 
	`as_m
(
	`IS_RCC_PLLSAIR_VALUE
(
PLLSAIR
));

641 
RCC
->
PLLSAICFGR
 = (
PLLSAIN
 << 6| (
PLLSAIQ
 << 24| (
PLLSAIR
 << 28);

642 
	}
}

653 
	$RCC_PLLSAICmd
(
FuniڮS
 
NewS
)

656 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

657 *(
__IO
 
ut32_t
 *
CR_PLLSAION_BB
 = (ut32_t)
NewS
;

658 
	}
}

671 
	$RCC_ClockSecurySyemCmd
(
FuniڮS
 
NewS
)

674 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

675 *(
__IO
 
ut32_t
 *
CR_CSSON_BB
 = (ut32_t)
NewS
;

676 
	}
}

696 
	$RCC_MCO1Cfig
(
ut32_t
 
RCC_MCO1Sour
, ut32_
RCC_MCO1Div
)

698 
ut32_t
 
tmeg
 = 0;

701 
	`as_m
(
	`IS_RCC_MCO1SOURCE
(
RCC_MCO1Sour
));

702 
	`as_m
(
	`IS_RCC_MCO1DIV
(
RCC_MCO1Div
));

704 
tmeg
 = 
RCC
->
CFGR
;

707 
tmeg
 &
CFGR_MCO1_RESET_MASK
;

710 
tmeg
 |
RCC_MCO1Sour
 | 
RCC_MCO1Div
;

713 
RCC
->
CFGR
 = 
tmeg
;

714 
	}
}

734 
	$RCC_MCO2Cfig
(
ut32_t
 
RCC_MCO2Sour
, ut32_
RCC_MCO2Div
)

736 
ut32_t
 
tmeg
 = 0;

739 
	`as_m
(
	`IS_RCC_MCO2SOURCE
(
RCC_MCO2Sour
));

740 
	`as_m
(
	`IS_RCC_MCO2DIV
(
RCC_MCO2Div
));

742 
tmeg
 = 
RCC
->
CFGR
;

745 
tmeg
 &
CFGR_MCO2_RESET_MASK
;

748 
tmeg
 |
RCC_MCO2Sour
 | 
RCC_MCO2Div
;

751 
RCC
->
CFGR
 = 
tmeg
;

752 
	}
}

929 
	$RCC_SYSCLKCfig
(
ut32_t
 
RCC_SYSCLKSour
)

931 
ut32_t
 
tmeg
 = 0;

934 
	`as_m
(
	`IS_RCC_SYSCLK_SOURCE
(
RCC_SYSCLKSour
));

936 
tmeg
 = 
RCC
->
CFGR
;

939 
tmeg
 &~
RCC_CFGR_SW
;

942 
tmeg
 |
RCC_SYSCLKSour
;

945 
RCC
->
CFGR
 = 
tmeg
;

946 
	}
}

957 
ut8_t
 
	$RCC_GSYSCLKSour
()

959  ((
ut8_t
)(
RCC
->
CFGR
 & 
RCC_CFGR_SWS
));

960 
	}
}

982 
	$RCC_HCLKCfig
(
ut32_t
 
RCC_SYSCLK
)

984 
ut32_t
 
tmeg
 = 0;

987 
	`as_m
(
	`IS_RCC_HCLK
(
RCC_SYSCLK
));

989 
tmeg
 = 
RCC
->
CFGR
;

992 
tmeg
 &~
RCC_CFGR_HPRE
;

995 
tmeg
 |
RCC_SYSCLK
;

998 
RCC
->
CFGR
 = 
tmeg
;

999 
	}
}

1014 
	$RCC_PCLK1Cfig
(
ut32_t
 
RCC_HCLK
)

1016 
ut32_t
 
tmeg
 = 0;

1019 
	`as_m
(
	`IS_RCC_PCLK
(
RCC_HCLK
));

1021 
tmeg
 = 
RCC
->
CFGR
;

1024 
tmeg
 &~
RCC_CFGR_PPRE1
;

1027 
tmeg
 |
RCC_HCLK
;

1030 
RCC
->
CFGR
 = 
tmeg
;

1031 
	}
}

1045 
	$RCC_PCLK2Cfig
(
ut32_t
 
RCC_HCLK
)

1047 
ut32_t
 
tmeg
 = 0;

1050 
	`as_m
(
	`IS_RCC_PCLK
(
RCC_HCLK
));

1052 
tmeg
 = 
RCC
->
CFGR
;

1055 
tmeg
 &~
RCC_CFGR_PPRE2
;

1058 
tmeg
 |
RCC_HCLK
 << 3;

1061 
RCC
->
CFGR
 = 
tmeg
;

1062 
	}
}

1097 
	$RCC_GClocksFq
(
RCC_ClocksTyDef
* 
RCC_Clocks
)

1099 
ut32_t
 
tmp
 = 0, 
esc
 = 0, 
lvco
 = 0, 

 = 2, 
lsour
 = 0, 
lm
 = 2;

1102 
tmp
 = 
RCC
->
CFGR
 & 
RCC_CFGR_SWS
;

1104 
tmp
)

1107 
RCC_Clocks
->
SYSCLK_Fqucy
 = 
HSI_VALUE
;

1110 
RCC_Clocks
->
SYSCLK_Fqucy
 = 
HSE_VALUE
;

1117 
lsour
 = (
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
) >> 22;

1118 
lm
 = 
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLM
;

1120 i(
lsour
 != 0)

1123 
lvco
 = (
HSE_VALUE
 / 
lm
* ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
) >> 6);

1128 
lvco
 = (
HSI_VALUE
 / 
lm
* ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
) >> 6);

1131 

 = (((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLP
) >>16) + 1 ) *2;

1132 
RCC_Clocks
->
SYSCLK_Fqucy
 = 
lvco
/

;

1135 
RCC_Clocks
->
SYSCLK_Fqucy
 = 
HSI_VALUE
;

1141 
tmp
 = 
RCC
->
CFGR
 & 
RCC_CFGR_HPRE
;

1142 
tmp
 =mp >> 4;

1143 
esc
 = 
APBAHBPscTab
[
tmp
];

1145 
RCC_Clocks
->
HCLK_Fqucy
 = RCC_Clocks->
SYSCLK_Fqucy
 >> 
esc
;

1148 
tmp
 = 
RCC
->
CFGR
 & 
RCC_CFGR_PPRE1
;

1149 
tmp
 =mp >> 10;

1150 
esc
 = 
APBAHBPscTab
[
tmp
];

1152 
RCC_Clocks
->
PCLK1_Fqucy
 = RCC_Clocks->
HCLK_Fqucy
 >> 
esc
;

1155 
tmp
 = 
RCC
->
CFGR
 & 
RCC_CFGR_PPRE2
;

1156 
tmp
 =mp >> 13;

1157 
esc
 = 
APBAHBPscTab
[
tmp
];

1159 
RCC_Clocks
->
PCLK2_Fqucy
 = RCC_Clocks->
HCLK_Fqucy
 >> 
esc
;

1160 
	}
}

1222 
	$RCC_RTCCLKCfig
(
ut32_t
 
RCC_RTCCLKSour
)

1224 
ut32_t
 
tmeg
 = 0;

1227 
	`as_m
(
	`IS_RCC_RTCCLK_SOURCE
(
RCC_RTCCLKSour
));

1229 i((
RCC_RTCCLKSour
 & 0x00000300) == 0x00000300)

1231 
tmeg
 = 
RCC
->
CFGR
;

1234 
tmeg
 &~
RCC_CFGR_RTCPRE
;

1237 
tmeg
 |(
RCC_RTCCLKSour
 & 0xFFFFCFF);

1240 
RCC
->
CFGR
 = 
tmeg
;

1244 
RCC
->
BDCR
 |(
RCC_RTCCLKSour
 & 0x00000FFF);

1245 
	}
}

1254 
	$RCC_RTCCLKCmd
(
FuniڮS
 
NewS
)

1257 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1259 *(
__IO
 
ut32_t
 *
BDCR_RTCEN_BB
 = (ut32_t)
NewS
;

1260 
	}
}

1271 
	$RCC_BackupRetCmd
(
FuniڮS
 
NewS
)

1274 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1275 *(
__IO
 
ut32_t
 *
BDCR_BDRST_BB
 = (ut32_t)
NewS
;

1276 
	}
}

1288 
	$RCC_I2SCLKCfig
(
ut32_t
 
RCC_I2SCLKSour
)

1291 
	`as_m
(
	`IS_RCC_I2SCLK_SOURCE
(
RCC_I2SCLKSour
));

1293 *(
__IO
 
ut32_t
 *
CFGR_I2SSRC_BB
 = 
RCC_I2SCLKSour
;

1294 
	}
}

1309 
	$RCC_SAIPLLI2SClkDivCfig
(
ut32_t
 
RCC_PLLI2SDivQ
)

1311 
ut32_t
 
tmeg
 = 0;

1314 
	`as_m
(
	`IS_RCC_PLLI2S_DIVQ_VALUE
(
RCC_PLLI2SDivQ
));

1316 
tmeg
 = 
RCC
->
DCKCFGR
;

1319 
tmeg
 &~(
RCC_DCKCFGR_PLLI2SDIVQ
);

1322 
tmeg
 |(
RCC_PLLI2SDivQ
 - 1);

1325 
RCC
->
DCKCFGR
 = 
tmeg
;

1326 
	}
}

1341 
	$RCC_SAIPLLSAIClkDivCfig
(
ut32_t
 
RCC_PLLSAIDivQ
)

1343 
ut32_t
 
tmeg
 = 0;

1346 
	`as_m
(
	`IS_RCC_PLLSAI_DIVQ_VALUE
(
RCC_PLLSAIDivQ
));

1348 
tmeg
 = 
RCC
->
DCKCFGR
;

1351 
tmeg
 &~(
RCC_DCKCFGR_PLLSAIDIVQ
);

1354 
tmeg
 |((
RCC_PLLSAIDivQ
 - 1) << 8);

1357 
RCC
->
DCKCFGR
 = 
tmeg
;

1358 
	}
}

1377 
	$RCC_SAIBlockACLKCfig
(
ut32_t
 
RCC_SAIBlockACLKSour
)

1379 
ut32_t
 
tmeg
 = 0;

1382 
	`as_m
(
	`IS_RCC_SAIACLK_SOURCE
(
RCC_SAIBlockACLKSour
));

1384 
tmeg
 = 
RCC
->
DCKCFGR
;

1387 
tmeg
 &~
RCC_DCKCFGR_SAI1ASRC
;

1390 
tmeg
 |
RCC_SAIBlockACLKSour
;

1393 
RCC
->
DCKCFGR
 = 
tmeg
;

1394 
	}
}

1413 
	$RCC_SAIBlockBCLKCfig
(
ut32_t
 
RCC_SAIBlockBCLKSour
)

1415 
ut32_t
 
tmeg
 = 0;

1418 
	`as_m
(
	`IS_RCC_SAIBCLK_SOURCE
(
RCC_SAIBlockBCLKSour
));

1420 
tmeg
 = 
RCC
->
DCKCFGR
;

1423 
tmeg
 &~
RCC_DCKCFGR_SAI1BSRC
;

1426 
tmeg
 |
RCC_SAIBlockBCLKSour
;

1429 
RCC
->
DCKCFGR
 = 
tmeg
;

1430 
	}
}

1446 
	$RCC_LTDCCLKDivCfig
(
ut32_t
 
RCC_PLLSAIDivR
)

1448 
ut32_t
 
tmeg
 = 0;

1451 
	`as_m
(
	`IS_RCC_PLLSAI_DIVR_VALUE
(
RCC_PLLSAIDivR
));

1453 
tmeg
 = 
RCC
->
DCKCFGR
;

1456 
tmeg
 &~
RCC_DCKCFGR_PLLSAIDIVR
;

1459 
tmeg
 |
RCC_PLLSAIDivR
;

1462 
RCC
->
DCKCFGR
 = 
tmeg
;

1463 
	}
}

1483 
	$RCC_TIMCLKPsCfig
(
ut32_t
 
RCC_TIMCLKPsr
)

1486 
	`as_m
(
	`IS_RCC_TIMCLK_PRESCALER
(
RCC_TIMCLKPsr
));

1488 *(
__IO
 
ut32_t
 *
DCKCFGR_TIMPRE_BB
 = 
RCC_TIMCLKPsr
;

1490 
	}
}

1526 
	$RCC_AHB1PhClockCmd
(
ut32_t
 
RCC_AHB1Ph
, 
FuniڮS
 
NewS
)

1529 
	`as_m
(
	`IS_RCC_AHB1_CLOCK_PERIPH
(
RCC_AHB1Ph
));

1531 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1532 i(
NewS
 !
DISABLE
)

1534 
RCC
->
AHB1ENR
 |
RCC_AHB1Ph
;

1538 
RCC
->
AHB1ENR
 &~
RCC_AHB1Ph
;

1540 
	}
}

1558 
	$RCC_AHB2PhClockCmd
(
ut32_t
 
RCC_AHB2Ph
, 
FuniڮS
 
NewS
)

1561 
	`as_m
(
	`IS_RCC_AHB2_PERIPH
(
RCC_AHB2Ph
));

1562 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1564 i(
NewS
 !
DISABLE
)

1566 
RCC
->
AHB2ENR
 |
RCC_AHB2Ph
;

1570 
RCC
->
AHB2ENR
 &~
RCC_AHB2Ph
;

1572 
	}
}

1586 
	$RCC_AHB3PhClockCmd
(
ut32_t
 
RCC_AHB3Ph
, 
FuniڮS
 
NewS
)

1589 
	`as_m
(
	`IS_RCC_AHB3_PERIPH
(
RCC_AHB3Ph
));

1590 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1592 i(
NewS
 !
DISABLE
)

1594 
RCC
->
AHB3ENR
 |
RCC_AHB3Ph
;

1598 
RCC
->
AHB3ENR
 &~
RCC_AHB3Ph
;

1600 
	}
}

1638 
	$RCC_APB1PhClockCmd
(
ut32_t
 
RCC_APB1Ph
, 
FuniڮS
 
NewS
)

1641 
	`as_m
(
	`IS_RCC_APB1_PERIPH
(
RCC_APB1Ph
));

1642 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1644 i(
NewS
 !
DISABLE
)

1646 
RCC
->
APB1ENR
 |
RCC_APB1Ph
;

1650 
RCC
->
APB1ENR
 &~
RCC_APB1Ph
;

1652 
	}
}

1683 
	$RCC_APB2PhClockCmd
(
ut32_t
 
RCC_APB2Ph
, 
FuniڮS
 
NewS
)

1686 
	`as_m
(
	`IS_RCC_APB2_PERIPH
(
RCC_APB2Ph
));

1687 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1689 i(
NewS
 !
DISABLE
)

1691 
RCC
->
APB2ENR
 |
RCC_APB2Ph
;

1695 
RCC
->
APB2ENR
 &~
RCC_APB2Ph
;

1697 
	}
}

1725 
	$RCC_AHB1PhRetCmd
(
ut32_t
 
RCC_AHB1Ph
, 
FuniڮS
 
NewS
)

1728 
	`as_m
(
	`IS_RCC_AHB1_RESET_PERIPH
(
RCC_AHB1Ph
));

1729 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1731 i(
NewS
 !
DISABLE
)

1733 
RCC
->
AHB1RSTR
 |
RCC_AHB1Ph
;

1737 
RCC
->
AHB1RSTR
 &~
RCC_AHB1Ph
;

1739 
	}
}

1754 
	$RCC_AHB2PhRetCmd
(
ut32_t
 
RCC_AHB2Ph
, 
FuniڮS
 
NewS
)

1757 
	`as_m
(
	`IS_RCC_AHB2_PERIPH
(
RCC_AHB2Ph
));

1758 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1760 i(
NewS
 !
DISABLE
)

1762 
RCC
->
AHB2RSTR
 |
RCC_AHB2Ph
;

1766 
RCC
->
AHB2RSTR
 &~
RCC_AHB2Ph
;

1768 
	}
}

1779 
	$RCC_AHB3PhRetCmd
(
ut32_t
 
RCC_AHB3Ph
, 
FuniڮS
 
NewS
)

1782 
	`as_m
(
	`IS_RCC_AHB3_PERIPH
(
RCC_AHB3Ph
));

1783 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1785 i(
NewS
 !
DISABLE
)

1787 
RCC
->
AHB3RSTR
 |
RCC_AHB3Ph
;

1791 
RCC
->
AHB3RSTR
 &~
RCC_AHB3Ph
;

1793 
	}
}

1828 
	$RCC_APB1PhRetCmd
(
ut32_t
 
RCC_APB1Ph
, 
FuniڮS
 
NewS
)

1831 
	`as_m
(
	`IS_RCC_APB1_PERIPH
(
RCC_APB1Ph
));

1832 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1833 i(
NewS
 !
DISABLE
)

1835 
RCC
->
APB1RSTR
 |
RCC_APB1Ph
;

1839 
RCC
->
APB1RSTR
 &~
RCC_APB1Ph
;

1841 
	}
}

1869 
	$RCC_APB2PhRetCmd
(
ut32_t
 
RCC_APB2Ph
, 
FuniڮS
 
NewS
)

1872 
	`as_m
(
	`IS_RCC_APB2_RESET_PERIPH
(
RCC_APB2Ph
));

1873 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1874 i(
NewS
 !
DISABLE
)

1876 
RCC
->
APB2RSTR
 |
RCC_APB2Ph
;

1880 
RCC
->
APB2RSTR
 &~
RCC_APB2Ph
;

1882 
	}
}

1918 
	$RCC_AHB1PhClockLPModeCmd
(
ut32_t
 
RCC_AHB1Ph
, 
FuniڮS
 
NewS
)

1921 
	`as_m
(
	`IS_RCC_AHB1_LPMODE_PERIPH
(
RCC_AHB1Ph
));

1922 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1923 i(
NewS
 !
DISABLE
)

1925 
RCC
->
AHB1LPENR
 |
RCC_AHB1Ph
;

1929 
RCC
->
AHB1LPENR
 &~
RCC_AHB1Ph
;

1931 
	}
}

1950 
	$RCC_AHB2PhClockLPModeCmd
(
ut32_t
 
RCC_AHB2Ph
, 
FuniڮS
 
NewS
)

1953 
	`as_m
(
	`IS_RCC_AHB2_PERIPH
(
RCC_AHB2Ph
));

1954 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1955 i(
NewS
 !
DISABLE
)

1957 
RCC
->
AHB2LPENR
 |
RCC_AHB2Ph
;

1961 
RCC
->
AHB2LPENR
 &~
RCC_AHB2Ph
;

1963 
	}
}

1978 
	$RCC_AHB3PhClockLPModeCmd
(
ut32_t
 
RCC_AHB3Ph
, 
FuniڮS
 
NewS
)

1981 
	`as_m
(
	`IS_RCC_AHB3_PERIPH
(
RCC_AHB3Ph
));

1982 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1983 i(
NewS
 !
DISABLE
)

1985 
RCC
->
AHB3LPENR
 |
RCC_AHB3Ph
;

1989 
RCC
->
AHB3LPENR
 &~
RCC_AHB3Ph
;

1991 
	}
}

2030 
	$RCC_APB1PhClockLPModeCmd
(
ut32_t
 
RCC_APB1Ph
, 
FuniڮS
 
NewS
)

2033 
	`as_m
(
	`IS_RCC_APB1_PERIPH
(
RCC_APB1Ph
));

2034 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

2035 i(
NewS
 !
DISABLE
)

2037 
RCC
->
APB1LPENR
 |
RCC_APB1Ph
;

2041 
RCC
->
APB1LPENR
 &~
RCC_APB1Ph
;

2043 
	}
}

2075 
	$RCC_APB2PhClockLPModeCmd
(
ut32_t
 
RCC_APB2Ph
, 
FuniڮS
 
NewS
)

2078 
	`as_m
(
	`IS_RCC_APB2_PERIPH
(
RCC_APB2Ph
));

2079 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

2080 i(
NewS
 !
DISABLE
)

2082 
RCC
->
APB2LPENR
 |
RCC_APB2Ph
;

2086 
RCC
->
APB2LPENR
 &~
RCC_APB2Ph
;

2088 
	}
}

2099 
	$RCC_LSEModeCfig
(
ut8_t
 
Mode
)

2102 
	`as_m
(
	`IS_RCC_LSE_MODE
(
Mode
));

2104 if(
Mode
 =
RCC_LSE_HIGHDRIVE_MODE
)

2106 
	`SET_BIT
(
RCC
->
BDCR
, 
RCC_BDCR_LSEMOD
);

2110 
	`CLEAR_BIT
(
RCC
->
BDCR
, 
RCC_BDCR_LSEMOD
);

2112 
	}
}

2145 
	$RCC_ITCfig
(
ut8_t
 
RCC_IT
, 
FuniڮS
 
NewS
)

2148 
	`as_m
(
	`IS_RCC_IT
(
RCC_IT
));

2149 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

2150 i(
NewS
 !
DISABLE
)

2153 *(
__IO
 
ut8_t
 *
CIR_BYTE2_ADDRESS
 |
RCC_IT
;

2158 *(
__IO
 
ut8_t
 *
CIR_BYTE2_ADDRESS
 &(ut8_t)~
RCC_IT
;

2160 
	}
}

2182 
FgStus
 
	$RCC_GFgStus
(
ut8_t
 
RCC_FLAG
)

2184 
ut32_t
 
tmp
 = 0;

2185 
ut32_t
 
ueg
 = 0;

2186 
FgStus
 
bus
 = 
RESET
;

2189 
	`as_m
(
	`IS_RCC_FLAG
(
RCC_FLAG
));

2192 
tmp
 = 
RCC_FLAG
 >> 5;

2193 i(
tmp
 == 1)

2195 
ueg
 = 
RCC
->
CR
;

2197 i(
tmp
 == 2)

2199 
ueg
 = 
RCC
->
BDCR
;

2203 
ueg
 = 
RCC
->
CSR
;

2207 
tmp
 = 
RCC_FLAG
 & 
FLAG_MASK
;

2208 i((
ueg
 & ((
ut32_t
)1 << 
tmp
)!(ut32_t)
RESET
)

2210 
bus
 = 
SET
;

2214 
bus
 = 
RESET
;

2217  
bus
;

2218 
	}
}

2227 
	$RCC_CˬFg
()

2230 
RCC
->
CSR
 |
RCC_CSR_RMVF
;

2231 
	}
}

2247 
ITStus
 
	$RCC_GITStus
(
ut8_t
 
RCC_IT
)

2249 
ITStus
 
bus
 = 
RESET
;

2252 
	`as_m
(
	`IS_RCC_GET_IT
(
RCC_IT
));

2255 i((
RCC
->
CIR
 & 
RCC_IT
!(
ut32_t
)
RESET
)

2257 
bus
 = 
SET
;

2261 
bus
 = 
RESET
;

2264  
bus
;

2265 
	}
}

2281 
	$RCC_CˬITPdgB
(
ut8_t
 
RCC_IT
)

2284 
	`as_m
(
	`IS_RCC_CLEAR_IT
(
RCC_IT
));

2288 *(
__IO
 
ut8_t
 *
CIR_BYTE3_ADDRESS
 = 
RCC_IT
;

2289 
	}
}

	@src/spl/stm32f4xx_rng.c

56 
	~"m32f4xx_g.h
"

57 
	~"m32f4xx_rcc.h
"

99 
	$RNG_DeIn
()

102 
	`RCC_AHB2PhRetCmd
(
RCC_AHB2Ph_RNG
, 
ENABLE
);

105 
	`RCC_AHB2PhRetCmd
(
RCC_AHB2Ph_RNG
, 
DISABLE
);

106 
	}
}

114 
	$RNG_Cmd
(
FuniڮS
 
NewS
)

117 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

119 i(
NewS
 !
DISABLE
)

122 
RNG
->
CR
 |
RNG_CR_RNGEN
;

127 
RNG
->
CR
 &~
RNG_CR_RNGEN
;

129 
	}
}

176 
ut32_t
 
	$RNG_GRdomNumb
()

179  
RNG
->
DR
;

180 
	}
}

267 
	$RNG_ITCfig
(
FuniڮS
 
NewS
)

270 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

272 i(
NewS
 !
DISABLE
)

275 
RNG
->
CR
 |
RNG_CR_IE
;

280 
RNG
->
CR
 &~
RNG_CR_IE
;

282 
	}
}

293 
FgStus
 
	$RNG_GFgStus
(
ut8_t
 
RNG_FLAG
)

295 
FgStus
 
bus
 = 
RESET
;

297 
	`as_m
(
	`IS_RNG_GET_FLAG
(
RNG_FLAG
));

300 i((
RNG
->
SR
 & 
RNG_FLAG
!(
ut8_t
)
RESET
)

303 
bus
 = 
SET
;

308 
bus
 = 
RESET
;

311  
bus
;

312 
	}
}

326 
	$RNG_CˬFg
(
ut8_t
 
RNG_FLAG
)

329 
	`as_m
(
	`IS_RNG_CLEAR_FLAG
(
RNG_FLAG
));

331 
RNG
->
SR
 = ~(
ut32_t
)(((ut32_t)
RNG_FLAG
) << 4);

332 
	}
}

342 
ITStus
 
	$RNG_GITStus
(
ut8_t
 
RNG_IT
)

344 
ITStus
 
bus
 = 
RESET
;

346 
	`as_m
(
	`IS_RNG_GET_IT
(
RNG_IT
));

349 i((
RNG
->
SR
 & 
RNG_IT
!(
ut8_t
)
RESET
)

352 
bus
 = 
SET
;

357 
bus
 = 
RESET
;

360  
bus
;

361 
	}
}

372 
	$RNG_CˬITPdgB
(
ut8_t
 
RNG_IT
)

375 
	`as_m
(
	`IS_RNG_IT
(
RNG_IT
));

378 
RNG
->
SR
 = (
ut8_t
)~
RNG_IT
;

379 
	}
}

	@src/spl/stm32f4xx_rtc.c

285 
	~"m32f4xx_c.h
"

300 
	#RTC_TR_RESERVED_MASK
 ((
ut32_t
)0x007F7F7F)

	)

301 
	#RTC_DR_RESERVED_MASK
 ((
ut32_t
)0x00FFFF3F)

	)

302 
	#RTC_INIT_MASK
 ((
ut32_t
)0xFFFFFFFF)

	)

303 
	#RTC_RSF_MASK
 ((
ut32_t
)0xFFFFFF5F)

	)

304 
	#RTC_FLAGS_MASK
 ((
ut32_t
)(
RTC_FLAG_TSOVF
 | 
RTC_FLAG_TSF
 | 
RTC_FLAG_WUTF
 | \

	)

305 
	gRTC_FLAG_ALRBF
 | 
	gRTC_FLAG_ALRAF
 | 
	gRTC_FLAG_INITF
 | \

306 
	gRTC_FLAG_RSF
 | 
	gRTC_FLAG_INITS
 | 
	gRTC_FLAG_WUTWF
 | \

307 
	gRTC_FLAG_ALRBWF
 | 
	gRTC_FLAG_ALRAWF
 | 
	gRTC_FLAG_TAMP1F
 | \

308 
	gRTC_FLAG_RECALPF
 | 
	gRTC_FLAG_SHPF
))

310 
	#INITMODE_TIMEOUT
 ((
ut32_t
0x00010000)

	)

311 
	#SYNCHRO_TIMEOUT
 ((
ut32_t
0x00020000)

	)

312 
	#RECALPF_TIMEOUT
 ((
ut32_t
0x00020000)

	)

313 
	#SHPF_TIMEOUT
 ((
ut32_t
0x00001000)

	)

318 
ut8_t
 
RTC_ByToBcd2
(ut8_
Vue
);

319 
ut8_t
 
RTC_Bcd2ToBy
(ut8_
Vue
);

375 
EStus
 
	$RTC_DeIn
()

377 
__IO
 
ut32_t
 
wutcou
 = 0x00;

378 
ut32_t
 
wutwfus
 = 0x00;

379 
EStus
 
us
 = 
ERROR
;

382 
RTC
->
WPR
 = 0xCA;

383 
RTC
->
WPR
 = 0x53;

386 i(
	`RTC_EInMode
(=
ERROR
)

388 
us
 = 
ERROR
;

393 
RTC
->
TR
 = (
ut32_t
)0x00000000;

394 
RTC
->
DR
 = (
ut32_t
)0x00002101;

396 
RTC
->
CR
 &(
ut32_t
)0x00000007;

401 
wutwfus
 = 
RTC
->
ISR
 & 
RTC_ISR_WUTWF
;

402 
wutcou
++;

403 } (
wutcou
 !
INITMODE_TIMEOUT
&& (
wutwfus
 == 0x00));

405 i((
RTC
->
ISR
 & 
RTC_ISR_WUTWF
=
RESET
)

407 
us
 = 
ERROR
;

412 
RTC
->
CR
 &(
ut32_t
)0x00000000;

413 
RTC
->
WUTR
 = (
ut32_t
)0x0000FFFF;

414 
RTC
->
PRER
 = (
ut32_t
)0x007F00FF;

415 
RTC
->
CALIBR
 = (
ut32_t
)0x00000000;

416 
RTC
->
ALRMAR
 = (
ut32_t
)0x00000000;

417 
RTC
->
ALRMBR
 = (
ut32_t
)0x00000000;

418 
RTC
->
SHIFTR
 = (
ut32_t
)0x00000000;

419 
RTC
->
CALR
 = (
ut32_t
)0x00000000;

420 
RTC
->
ALRMASSR
 = (
ut32_t
)0x00000000;

421 
RTC
->
ALRMBSSR
 = (
ut32_t
)0x00000000;

424 
RTC
->
ISR
 = (
ut32_t
)0x00000000;

427 
RTC
->
TAFCR
 = 0x00000000;

429 if(
	`RTC_WaFSynchro
(=
ERROR
)

431 
us
 = 
ERROR
;

435 
us
 = 
SUCCESS
;

441 
RTC
->
WPR
 = 0xFF;

443  
us
;

444 
	}
}

457 
EStus
 
	$RTC_In
(
RTC_InTyDef
* 
RTC_InSu
)

459 
EStus
 
us
 = 
ERROR
;

462 
	`as_m
(
	`IS_RTC_HOUR_FORMAT
(
RTC_InSu
->
RTC_HourFm
));

463 
	`as_m
(
	`IS_RTC_ASYNCH_PREDIV
(
RTC_InSu
->
RTC_AsynchPdiv
));

464 
	`as_m
(
	`IS_RTC_SYNCH_PREDIV
(
RTC_InSu
->
RTC_SynchPdiv
));

467 
RTC
->
WPR
 = 0xCA;

468 
RTC
->
WPR
 = 0x53;

471 i(
	`RTC_EInMode
(=
ERROR
)

473 
us
 = 
ERROR
;

478 
RTC
->
CR
 &((
ut32_t
)~(
RTC_CR_FMT
));

480 
RTC
->
CR
 |((
ut32_t
)(
RTC_InSu
->
RTC_HourFm
));

483 
RTC
->
PRER
 = (
ut32_t
)(
RTC_InSu
->
RTC_SynchPdiv
);

484 
RTC
->
PRER
 |(
ut32_t
)(
RTC_InSu
->
RTC_AsynchPdiv
 << 16);

487 
	`RTC_ExInMode
();

489 
us
 = 
SUCCESS
;

492 
RTC
->
WPR
 = 0xFF;

494  
us
;

495 
	}
}

503 
	$RTC_SuIn
(
RTC_InTyDef
* 
RTC_InSu
)

506 
RTC_InSu
->
RTC_HourFm
 = 
RTC_HourFm_24
;

509 
RTC_InSu
->
RTC_AsynchPdiv
 = (
ut32_t
)0x7F;

512 
RTC_InSu
->
RTC_SynchPdiv
 = (
ut32_t
)0xFF;

513 
	}
}

525 
	$RTC_WrePreiCmd
(
FuniڮS
 
NewS
)

528 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

530 i(
NewS
 !
DISABLE
)

533 
RTC
->
WPR
 = 0xFF;

538 
RTC
->
WPR
 = 0xCA;

539 
RTC
->
WPR
 = 0x53;

541 
	}
}

552 
EStus
 
	$RTC_EInMode
()

554 
__IO
 
ut32_t
 
cou
 = 0x00;

555 
EStus
 
us
 = 
ERROR
;

556 
ut32_t
 
us
 = 0x00;

559 i((
RTC
->
ISR
 & 
RTC_ISR_INITF
=(
ut32_t
)
RESET
)

562 
RTC
->
ISR
 = (
ut32_t
)
RTC_INIT_MASK
;

567 
us
 = 
RTC
->
ISR
 & 
RTC_ISR_INITF
;

568 
cou
++;

569 } (
cou
 !
INITMODE_TIMEOUT
&& (
us
 == 0x00));

571 i((
RTC
->
ISR
 & 
RTC_ISR_INITF
!
RESET
)

573 
us
 = 
SUCCESS
;

577 
us
 = 
ERROR
;

582 
us
 = 
SUCCESS
;

585  (
us
);

586 
	}
}

597 
	$RTC_ExInMode
()

600 
RTC
->
ISR
 &(
ut32_t
)~
RTC_ISR_INIT
;

601 
	}
}

619 
EStus
 
	$RTC_WaFSynchro
()

621 
__IO
 
ut32_t
 
synchrocou
 = 0;

622 
EStus
 
us
 = 
ERROR
;

623 
ut32_t
 
synchrous
 = 0x00;

626 
RTC
->
WPR
 = 0xCA;

627 
RTC
->
WPR
 = 0x53;

630 
RTC
->
ISR
 &(
ut32_t
)
RTC_RSF_MASK
;

635 
synchrous
 = 
RTC
->
ISR
 & 
RTC_ISR_RSF
;

636 
synchrocou
++;

637 } (
synchrocou
 !
SYNCHRO_TIMEOUT
&& (
synchrous
 == 0x00));

639 i((
RTC
->
ISR
 & 
RTC_ISR_RSF
!
RESET
)

641 
us
 = 
SUCCESS
;

645 
us
 = 
ERROR
;

649 
RTC
->
WPR
 = 0xFF;

651  (
us
);

652 
	}
}

662 
EStus
 
	$RTC_RefClockCmd
(
FuniڮS
 
NewS
)

664 
EStus
 
us
 = 
ERROR
;

667 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

670 
RTC
->
WPR
 = 0xCA;

671 
RTC
->
WPR
 = 0x53;

674 i(
	`RTC_EInMode
(=
ERROR
)

676 
us
 = 
ERROR
;

680 i(
NewS
 !
DISABLE
)

683 
RTC
->
CR
 |
RTC_CR_REFCKON
;

688 
RTC
->
CR
 &~
RTC_CR_REFCKON
;

691 
	`RTC_ExInMode
();

693 
us
 = 
SUCCESS
;

697 
RTC
->
WPR
 = 0xFF;

699  
us
;

700 
	}
}

710 
	$RTC_ByssShadowCmd
(
FuniڮS
 
NewS
)

713 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

716 
RTC
->
WPR
 = 0xCA;

717 
RTC
->
WPR
 = 0x53;

719 i(
NewS
 !
DISABLE
)

722 
RTC
->
CR
 |(
ut8_t
)
RTC_CR_BYPSHAD
;

727 
RTC
->
CR
 &(
ut8_t
)~
RTC_CR_BYPSHAD
;

731 
RTC
->
WPR
 = 0xFF;

732 
	}
}

765 
EStus
 
	$RTC_STime
(
ut32_t
 
RTC_Fm
, 
RTC_TimeTyDef
* 
RTC_TimeSu
)

767 
ut32_t
 
tmeg
 = 0;

768 
EStus
 
us
 = 
ERROR
;

771 
	`as_m
(
	`IS_RTC_FORMAT
(
RTC_Fm
));

773 i(
RTC_Fm
 =
RTC_Fm_BIN
)

775 i((
RTC
->
CR
 & 
RTC_CR_FMT
!(
ut32_t
)
RESET
)

777 
	`as_m
(
	`IS_RTC_HOUR12
(
RTC_TimeSu
->
RTC_Hours
));

778 
	`as_m
(
	`IS_RTC_H12
(
RTC_TimeSu
->
RTC_H12
));

782 
RTC_TimeSu
->
RTC_H12
 = 0x00;

783 
	`as_m
(
	`IS_RTC_HOUR24
(
RTC_TimeSu
->
RTC_Hours
));

785 
	`as_m
(
	`IS_RTC_MINUTES
(
RTC_TimeSu
->
RTC_Mus
));

786 
	`as_m
(
	`IS_RTC_SECONDS
(
RTC_TimeSu
->
RTC_Secds
));

790 i((
RTC
->
CR
 & 
RTC_CR_FMT
!(
ut32_t
)
RESET
)

792 
tmeg
 = 
	`RTC_Bcd2ToBy
(
RTC_TimeSu
->
RTC_Hours
);

793 
	`as_m
(
	`IS_RTC_HOUR12
(
tmeg
));

794 
	`as_m
(
	`IS_RTC_H12
(
RTC_TimeSu
->
RTC_H12
));

798 
RTC_TimeSu
->
RTC_H12
 = 0x00;

799 
	`as_m
(
	`IS_RTC_HOUR24
(
	`RTC_Bcd2ToBy
(
RTC_TimeSu
->
RTC_Hours
)));

801 
	`as_m
(
	`IS_RTC_MINUTES
(
	`RTC_Bcd2ToBy
(
RTC_TimeSu
->
RTC_Mus
)));

802 
	`as_m
(
	`IS_RTC_SECONDS
(
	`RTC_Bcd2ToBy
(
RTC_TimeSu
->
RTC_Secds
)));

806 i(
RTC_Fm
 !
RTC_Fm_BIN
)

808 
tmeg
 = (((
ut32_t
)(
RTC_TimeSu
->
RTC_Hours
) << 16) | \

809 ((
ut32_t
)(
RTC_TimeSu
->
RTC_Mus
) << 8) | \

810 ((
ut32_t
)
RTC_TimeSu
->
RTC_Secds
) | \

811 ((
ut32_t
)(
RTC_TimeSu
->
RTC_H12
) << 16));

815 
tmeg
 = (
ut32_t
)(((ut32_t)
	`RTC_ByToBcd2
(
RTC_TimeSu
->
RTC_Hours
) << 16) | \

816 ((
ut32_t
)
	`RTC_ByToBcd2
(
RTC_TimeSu
->
RTC_Mus
) << 8) | \

817 ((
ut32_t
)
	`RTC_ByToBcd2
(
RTC_TimeSu
->
RTC_Secds
)) | \

818 (((
ut32_t
)
RTC_TimeSu
->
RTC_H12
) << 16));

822 
RTC
->
WPR
 = 0xCA;

823 
RTC
->
WPR
 = 0x53;

826 i(
	`RTC_EInMode
(=
ERROR
)

828 
us
 = 
ERROR
;

833 
RTC
->
TR
 = (
ut32_t
)(
tmeg
 & 
RTC_TR_RESERVED_MASK
);

836 
	`RTC_ExInMode
();

839 i((
RTC
->
CR
 & 
RTC_CR_BYPSHAD
=
RESET
)

841 if(
	`RTC_WaFSynchro
(=
ERROR
)

843 
us
 = 
ERROR
;

847 
us
 = 
SUCCESS
;

852 
us
 = 
SUCCESS
;

856 
RTC
->
WPR
 = 0xFF;

858  
us
;

859 
	}
}

868 
	$RTC_TimeSuIn
(
RTC_TimeTyDef
* 
RTC_TimeSu
)

871 
RTC_TimeSu
->
RTC_H12
 = 
RTC_H12_AM
;

872 
RTC_TimeSu
->
RTC_Hours
 = 0;

873 
RTC_TimeSu
->
RTC_Mus
 = 0;

874 
RTC_TimeSu
->
RTC_Secds
 = 0;

875 
	}
}

887 
	$RTC_GTime
(
ut32_t
 
RTC_Fm
, 
RTC_TimeTyDef
* 
RTC_TimeSu
)

889 
ut32_t
 
tmeg
 = 0;

892 
	`as_m
(
	`IS_RTC_FORMAT
(
RTC_Fm
));

895 
tmeg
 = (
ut32_t
)(
RTC
->
TR
 & 
RTC_TR_RESERVED_MASK
);

898 
RTC_TimeSu
->
RTC_Hours
 = (
ut8_t
)((
tmeg
 & (
RTC_TR_HT
 | 
RTC_TR_HU
)) >> 16);

899 
RTC_TimeSu
->
RTC_Mus
 = (
ut8_t
)((
tmeg
 & (
RTC_TR_MNT
 | 
RTC_TR_MNU
)) >>8);

900 
RTC_TimeSu
->
RTC_Secds
 = (
ut8_t
)(
tmeg
 & (
RTC_TR_ST
 | 
RTC_TR_SU
));

901 
RTC_TimeSu
->
RTC_H12
 = (
ut8_t
)((
tmeg
 & (
RTC_TR_PM
)) >> 16);

904 i(
RTC_Fm
 =
RTC_Fm_BIN
)

907 
RTC_TimeSu
->
RTC_Hours
 = (
ut8_t
)
	`RTC_Bcd2ToBy
(RTC_TimeStruct->RTC_Hours);

908 
RTC_TimeSu
->
RTC_Mus
 = (
ut8_t
)
	`RTC_Bcd2ToBy
(RTC_TimeStruct->RTC_Minutes);

909 
RTC_TimeSu
->
RTC_Secds
 = (
ut8_t
)
	`RTC_Bcd2ToBy
(RTC_TimeStruct->RTC_Seconds);

911 
	}
}

920 
ut32_t
 
	$RTC_GSubSecd
()

922 
ut32_t
 
tmeg
 = 0;

925 
tmeg
 = (
ut32_t
)(
RTC
->
SSR
);

928 ((
RTC
->
DR
);

930  (
tmeg
);

931 
	}
}

945 
EStus
 
	$RTC_SDe
(
ut32_t
 
RTC_Fm
, 
RTC_DeTyDef
* 
RTC_DeSu
)

947 
ut32_t
 
tmeg
 = 0;

948 
EStus
 
us
 = 
ERROR
;

951 
	`as_m
(
	`IS_RTC_FORMAT
(
RTC_Fm
));

953 i((
RTC_Fm
 =
RTC_Fm_BIN
&& ((
RTC_DeSu
->
RTC_Mth
 & 0x10) == 0x10))

955 
RTC_DeSu
->
RTC_Mth
 = (RTC_DeSu->RTC_Mth & (
ut32_t
)~(0x10)) + 0x0A;

957 i(
RTC_Fm
 =
RTC_Fm_BIN
)

959 
	`as_m
(
	`IS_RTC_YEAR
(
RTC_DeSu
->
RTC_Yr
));

960 
	`as_m
(
	`IS_RTC_MONTH
(
RTC_DeSu
->
RTC_Mth
));

961 
	`as_m
(
	`IS_RTC_DATE
(
RTC_DeSu
->
RTC_De
));

965 
	`as_m
(
	`IS_RTC_YEAR
(
	`RTC_Bcd2ToBy
(
RTC_DeSu
->
RTC_Yr
)));

966 
tmeg
 = 
	`RTC_Bcd2ToBy
(
RTC_DeSu
->
RTC_Mth
);

967 
	`as_m
(
	`IS_RTC_MONTH
(
tmeg
));

968 
tmeg
 = 
	`RTC_Bcd2ToBy
(
RTC_DeSu
->
RTC_De
);

969 
	`as_m
(
	`IS_RTC_DATE
(
tmeg
));

971 
	`as_m
(
	`IS_RTC_WEEKDAY
(
RTC_DeSu
->
RTC_WkDay
));

974 i(
RTC_Fm
 !
RTC_Fm_BIN
)

976 
tmeg
 = ((((
ut32_t
)
RTC_DeSu
->
RTC_Yr
) << 16) | \

977 (((
ut32_t
)
RTC_DeSu
->
RTC_Mth
) << 8) | \

978 ((
ut32_t
)
RTC_DeSu
->
RTC_De
) | \

979 (((
ut32_t
)
RTC_DeSu
->
RTC_WkDay
) << 13));

983 
tmeg
 = (((
ut32_t
)
	`RTC_ByToBcd2
(
RTC_DeSu
->
RTC_Yr
) << 16) | \

984 ((
ut32_t
)
	`RTC_ByToBcd2
(
RTC_DeSu
->
RTC_Mth
) << 8) | \

985 ((
ut32_t
)
	`RTC_ByToBcd2
(
RTC_DeSu
->
RTC_De
)) | \

986 ((
ut32_t
)
RTC_DeSu
->
RTC_WkDay
 << 13));

990 
RTC
->
WPR
 = 0xCA;

991 
RTC
->
WPR
 = 0x53;

994 i(
	`RTC_EInMode
(=
ERROR
)

996 
us
 = 
ERROR
;

1001 
RTC
->
DR
 = (
ut32_t
)(
tmeg
 & 
RTC_DR_RESERVED_MASK
);

1004 
	`RTC_ExInMode
();

1007 i((
RTC
->
CR
 & 
RTC_CR_BYPSHAD
=
RESET
)

1009 if(
	`RTC_WaFSynchro
(=
ERROR
)

1011 
us
 = 
ERROR
;

1015 
us
 = 
SUCCESS
;

1020 
us
 = 
SUCCESS
;

1024 
RTC
->
WPR
 = 0xFF;

1026  
us
;

1027 
	}
}

1036 
	$RTC_DeSuIn
(
RTC_DeTyDef
* 
RTC_DeSu
)

1039 
RTC_DeSu
->
RTC_WkDay
 = 
RTC_Wkday_Mday
;

1040 
RTC_DeSu
->
RTC_De
 = 1;

1041 
RTC_DeSu
->
RTC_Mth
 = 
RTC_Mth_Juy
;

1042 
RTC_DeSu
->
RTC_Yr
 = 0;

1043 
	}
}

1055 
	$RTC_GDe
(
ut32_t
 
RTC_Fm
, 
RTC_DeTyDef
* 
RTC_DeSu
)

1057 
ut32_t
 
tmeg
 = 0;

1060 
	`as_m
(
	`IS_RTC_FORMAT
(
RTC_Fm
));

1063 
tmeg
 = (
ut32_t
)(
RTC
->
DR
 & 
RTC_DR_RESERVED_MASK
);

1066 
RTC_DeSu
->
RTC_Yr
 = (
ut8_t
)((
tmeg
 & (
RTC_DR_YT
 | 
RTC_DR_YU
)) >> 16);

1067 
RTC_DeSu
->
RTC_Mth
 = (
ut8_t
)((
tmeg
 & (
RTC_DR_MT
 | 
RTC_DR_MU
)) >> 8);

1068 
RTC_DeSu
->
RTC_De
 = (
ut8_t
)(
tmeg
 & (
RTC_DR_DT
 | 
RTC_DR_DU
));

1069 
RTC_DeSu
->
RTC_WkDay
 = (
ut8_t
)((
tmeg
 & (
RTC_DR_WDU
)) >> 13);

1072 i(
RTC_Fm
 =
RTC_Fm_BIN
)

1075 
RTC_DeSu
->
RTC_Yr
 = (
ut8_t
)
	`RTC_Bcd2ToBy
(RTC_DateStruct->RTC_Year);

1076 
RTC_DeSu
->
RTC_Mth
 = (
ut8_t
)
	`RTC_Bcd2ToBy
(RTC_DateStruct->RTC_Month);

1077 
RTC_DeSu
->
RTC_De
 = (
ut8_t
)
	`RTC_Bcd2ToBy
(RTC_DateStruct->RTC_Date);

1079 
	}
}

1115 
	$RTC_SArm
(
ut32_t
 
RTC_Fm
, ut32_
RTC_Arm
, 
RTC_ArmTyDef
* 
RTC_ArmSu
)

1117 
ut32_t
 
tmeg
 = 0;

1120 
	`as_m
(
	`IS_RTC_FORMAT
(
RTC_Fm
));

1121 
	`as_m
(
	`IS_RTC_ALARM
(
RTC_Arm
));

1122 
	`as_m
(
	`IS_ALARM_MASK
(
RTC_ArmSu
->
RTC_ArmMask
));

1123 
	`as_m
(
	`IS_RTC_ALARM_DATE_WEEKDAY_SEL
(
RTC_ArmSu
->
RTC_ArmDeWkDayS
));

1125 i(
RTC_Fm
 =
RTC_Fm_BIN
)

1127 i((
RTC
->
CR
 & 
RTC_CR_FMT
!(
ut32_t
)
RESET
)

1129 
	`as_m
(
	`IS_RTC_HOUR12
(
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Hours
));

1130 
	`as_m
(
	`IS_RTC_H12
(
RTC_ArmSu
->
RTC_ArmTime
.
RTC_H12
));

1134 
RTC_ArmSu
->
RTC_ArmTime
.
RTC_H12
 = 0x00;

1135 
	`as_m
(
	`IS_RTC_HOUR24
(
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Hours
));

1137 
	`as_m
(
	`IS_RTC_MINUTES
(
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Mus
));

1138 
	`as_m
(
	`IS_RTC_SECONDS
(
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Secds
));

1140 if(
RTC_ArmSu
->
RTC_ArmDeWkDayS
 =
RTC_ArmDeWkDayS_De
)

1142 
	`as_m
(
	`IS_RTC_ALARM_DATE_WEEKDAY_DATE
(
RTC_ArmSu
->
RTC_ArmDeWkDay
));

1146 
	`as_m
(
	`IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY
(
RTC_ArmSu
->
RTC_ArmDeWkDay
));

1151 i((
RTC
->
CR
 & 
RTC_CR_FMT
!(
ut32_t
)
RESET
)

1153 
tmeg
 = 
	`RTC_Bcd2ToBy
(
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Hours
);

1154 
	`as_m
(
	`IS_RTC_HOUR12
(
tmeg
));

1155 
	`as_m
(
	`IS_RTC_H12
(
RTC_ArmSu
->
RTC_ArmTime
.
RTC_H12
));

1159 
RTC_ArmSu
->
RTC_ArmTime
.
RTC_H12
 = 0x00;

1160 
	`as_m
(
	`IS_RTC_HOUR24
(
	`RTC_Bcd2ToBy
(
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Hours
)));

1163 
	`as_m
(
	`IS_RTC_MINUTES
(
	`RTC_Bcd2ToBy
(
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Mus
)));

1164 
	`as_m
(
	`IS_RTC_SECONDS
(
	`RTC_Bcd2ToBy
(
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Secds
)));

1166 if(
RTC_ArmSu
->
RTC_ArmDeWkDayS
 =
RTC_ArmDeWkDayS_De
)

1168 
tmeg
 = 
	`RTC_Bcd2ToBy
(
RTC_ArmSu
->
RTC_ArmDeWkDay
);

1169 
	`as_m
(
	`IS_RTC_ALARM_DATE_WEEKDAY_DATE
(
tmeg
));

1173 
tmeg
 = 
	`RTC_Bcd2ToBy
(
RTC_ArmSu
->
RTC_ArmDeWkDay
);

1174 
	`as_m
(
	`IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY
(
tmeg
));

1179 i(
RTC_Fm
 !
RTC_Fm_BIN
)

1181 
tmeg
 = (((
ut32_t
)(
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Hours
) << 16) | \

1182 ((
ut32_t
)(
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Mus
) << 8) | \

1183 ((
ut32_t
)
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Secds
) | \

1184 ((
ut32_t
)(
RTC_ArmSu
->
RTC_ArmTime
.
RTC_H12
) << 16) | \

1185 ((
ut32_t
)(
RTC_ArmSu
->
RTC_ArmDeWkDay
) << 24) | \

1186 ((
ut32_t
)
RTC_ArmSu
->
RTC_ArmDeWkDayS
) | \

1187 ((
ut32_t
)
RTC_ArmSu
->
RTC_ArmMask
));

1191 
tmeg
 = (((
ut32_t
)
	`RTC_ByToBcd2
(
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Hours
) << 16) | \

1192 ((
ut32_t
)
	`RTC_ByToBcd2
(
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Mus
) << 8) | \

1193 ((
ut32_t
)
	`RTC_ByToBcd2
(
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Secds
)) | \

1194 ((
ut32_t
)(
RTC_ArmSu
->
RTC_ArmTime
.
RTC_H12
) << 16) | \

1195 ((
ut32_t
)
	`RTC_ByToBcd2
(
RTC_ArmSu
->
RTC_ArmDeWkDay
) << 24) | \

1196 ((
ut32_t
)
RTC_ArmSu
->
RTC_ArmDeWkDayS
) | \

1197 ((
ut32_t
)
RTC_ArmSu
->
RTC_ArmMask
));

1201 
RTC
->
WPR
 = 0xCA;

1202 
RTC
->
WPR
 = 0x53;

1205 i(
RTC_Arm
 =
RTC_Arm_A
)

1207 
RTC
->
ALRMAR
 = (
ut32_t
)
tmeg
;

1211 
RTC
->
ALRMBR
 = (
ut32_t
)
tmeg
;

1215 
RTC
->
WPR
 = 0xFF;

1216 
	}
}

1226 
	$RTC_ArmSuIn
(
RTC_ArmTyDef
* 
RTC_ArmSu
)

1229 
RTC_ArmSu
->
RTC_ArmTime
.
RTC_H12
 = 
RTC_H12_AM
;

1230 
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Hours
 = 0;

1231 
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Mus
 = 0;

1232 
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Secds
 = 0;

1235 
RTC_ArmSu
->
RTC_ArmDeWkDayS
 = 
RTC_ArmDeWkDayS_De
;

1236 
RTC_ArmSu
->
RTC_ArmDeWkDay
 = 1;

1239 
RTC_ArmSu
->
RTC_ArmMask
 = 
RTC_ArmMask_Ne
;

1240 
	}
}

1256 
	$RTC_GArm
(
ut32_t
 
RTC_Fm
, ut32_
RTC_Arm
, 
RTC_ArmTyDef
* 
RTC_ArmSu
)

1258 
ut32_t
 
tmeg
 = 0;

1261 
	`as_m
(
	`IS_RTC_FORMAT
(
RTC_Fm
));

1262 
	`as_m
(
	`IS_RTC_ALARM
(
RTC_Arm
));

1265 i(
RTC_Arm
 =
RTC_Arm_A
)

1267 
tmeg
 = (
ut32_t
)(
RTC
->
ALRMAR
);

1271 
tmeg
 = (
ut32_t
)(
RTC
->
ALRMBR
);

1275 
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Hours
 = (
ut32_t
)((
tmeg
 & (
RTC_ALRMAR_HT
 | \

1276 
RTC_ALRMAR_HU
)) >> 16);

1277 
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Mus
 = (
ut32_t
)((
tmeg
 & (
RTC_ALRMAR_MNT
 | \

1278 
RTC_ALRMAR_MNU
)) >> 8);

1279 
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Secds
 = (
ut32_t
)(
tmeg
 & (
RTC_ALRMAR_ST
 | \

1280 
RTC_ALRMAR_SU
));

1281 
RTC_ArmSu
->
RTC_ArmTime
.
RTC_H12
 = (
ut32_t
)((
tmeg
 & 
RTC_ALRMAR_PM
) >> 16);

1282 
RTC_ArmSu
->
RTC_ArmDeWkDay
 = (
ut32_t
)((
tmeg
 & (
RTC_ALRMAR_DT
 | 
RTC_ALRMAR_DU
)) >> 24);

1283 
RTC_ArmSu
->
RTC_ArmDeWkDayS
 = (
ut32_t
)(
tmeg
 & 
RTC_ALRMAR_WDSEL
);

1284 
RTC_ArmSu
->
RTC_ArmMask
 = (
ut32_t
)(
tmeg
 & 
RTC_ArmMask_A
);

1286 i(
RTC_Fm
 =
RTC_Fm_BIN
)

1288 
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Hours
 = 
	`RTC_Bcd2ToBy
(RTC_AlarmStruct-> \

1289 
RTC_ArmTime
.
RTC_Hours
);

1290 
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Mus
 = 
	`RTC_Bcd2ToBy
(RTC_AlarmStruct-> \

1291 
RTC_ArmTime
.
RTC_Mus
);

1292 
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Secds
 = 
	`RTC_Bcd2ToBy
(RTC_AlarmStruct-> \

1293 
RTC_ArmTime
.
RTC_Secds
);

1294 
RTC_ArmSu
->
RTC_ArmDeWkDay
 = 
	`RTC_Bcd2ToBy
(RTC_AlarmStruct->RTC_AlarmDateWeekDay);

1296 
	}
}

1310 
EStus
 
	$RTC_ArmCmd
(
ut32_t
 
RTC_Arm
, 
FuniڮS
 
NewS
)

1312 
__IO
 
ut32_t
 
mcou
 = 0x00;

1313 
ut32_t
 
mus
 = 0x00;

1314 
EStus
 
us
 = 
ERROR
;

1317 
	`as_m
(
	`IS_RTC_CMD_ALARM
(
RTC_Arm
));

1318 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1321 
RTC
->
WPR
 = 0xCA;

1322 
RTC
->
WPR
 = 0x53;

1325 i(
NewS
 !
DISABLE
)

1327 
RTC
->
CR
 |(
ut32_t
)
RTC_Arm
;

1329 
us
 = 
SUCCESS
;

1334 
RTC
->
CR
 &(
ut32_t
)~
RTC_Arm
;

1339 
mus
 = 
RTC
->
ISR
 & (
RTC_Arm
 >> 8);

1340 
mcou
++;

1341 } (
mcou
 !
INITMODE_TIMEOUT
&& (
mus
 == 0x00));

1343 i((
RTC
->
ISR
 & (
RTC_Arm
 >> 8)=
RESET
)

1345 
us
 = 
ERROR
;

1349 
us
 = 
SUCCESS
;

1354 
RTC
->
WPR
 = 0xFF;

1356  
us
;

1357 
	}
}

1404 
	$RTC_ArmSubSecdCfig
(
ut32_t
 
RTC_Arm
, ut32_
RTC_ArmSubSecdVue
, ut32_
RTC_ArmSubSecdMask
)

1406 
ut32_t
 
tmeg
 = 0;

1409 
	`as_m
(
	`IS_RTC_ALARM
(
RTC_Arm
));

1410 
	`as_m
(
	`IS_RTC_ALARM_SUB_SECOND_VALUE
(
RTC_ArmSubSecdVue
));

1411 
	`as_m
(
	`IS_RTC_ALARM_SUB_SECOND_MASK
(
RTC_ArmSubSecdMask
));

1414 
RTC
->
WPR
 = 0xCA;

1415 
RTC
->
WPR
 = 0x53;

1418 
tmeg
 = (
ut32_t
(ut32_t)(
RTC_ArmSubSecdVue
| (ut32_t)(
RTC_ArmSubSecdMask
);

1420 i(
RTC_Arm
 =
RTC_Arm_A
)

1423 
RTC
->
ALRMASSR
 = 
tmeg
;

1428 
RTC
->
ALRMBSSR
 = 
tmeg
;

1432 
RTC
->
WPR
 = 0xFF;

1434 
	}
}

1445 
ut32_t
 
	$RTC_GArmSubSecd
(
ut32_t
 
RTC_Arm
)

1447 
ut32_t
 
tmeg
 = 0;

1450 i(
RTC_Arm
 =
RTC_Arm_A
)

1452 
tmeg
 = (
ut32_t
)((
RTC
->
ALRMASSR
& 
RTC_ALRMASSR_SS
);

1456 
tmeg
 = (
ut32_t
)((
RTC
->
ALRMBSSR
& 
RTC_ALRMBSSR_SS
);

1459  (
tmeg
);

1460 
	}
}

1494 
	$RTC_WakeUpClockCfig
(
ut32_t
 
RTC_WakeUpClock
)

1497 
	`as_m
(
	`IS_RTC_WAKEUP_CLOCK
(
RTC_WakeUpClock
));

1500 
RTC
->
WPR
 = 0xCA;

1501 
RTC
->
WPR
 = 0x53;

1504 
RTC
->
CR
 &(
ut32_t
)~
RTC_CR_WUCKSEL
;

1507 
RTC
->
CR
 |(
ut32_t
)
RTC_WakeUpClock
;

1510 
RTC
->
WPR
 = 0xFF;

1511 
	}
}

1521 
	$RTC_SWakeUpCou
(
ut32_t
 
RTC_WakeUpCou
)

1524 
	`as_m
(
	`IS_RTC_WAKEUP_COUNTER
(
RTC_WakeUpCou
));

1527 
RTC
->
WPR
 = 0xCA;

1528 
RTC
->
WPR
 = 0x53;

1531 
RTC
->
WUTR
 = (
ut32_t
)
RTC_WakeUpCou
;

1534 
RTC
->
WPR
 = 0xFF;

1535 
	}
}

1542 
ut32_t
 
	$RTC_GWakeUpCou
()

1545  ((
ut32_t
)(
RTC
->
WUTR
 & 
RTC_WUTR_WUT
));

1546 
	}
}

1554 
EStus
 
	$RTC_WakeUpCmd
(
FuniڮS
 
NewS
)

1556 
__IO
 
ut32_t
 
wutcou
 = 0x00;

1557 
ut32_t
 
wutwfus
 = 0x00;

1558 
EStus
 
us
 = 
ERROR
;

1561 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1564 
RTC
->
WPR
 = 0xCA;

1565 
RTC
->
WPR
 = 0x53;

1567 i(
NewS
 !
DISABLE
)

1570 
RTC
->
CR
 |(
ut32_t
)
RTC_CR_WUTE
;

1571 
us
 = 
SUCCESS
;

1576 
RTC
->
CR
 &(
ut32_t
)~
RTC_CR_WUTE
;

1580 
wutwfus
 = 
RTC
->
ISR
 & 
RTC_ISR_WUTWF
;

1581 
wutcou
++;

1582 } (
wutcou
 !
INITMODE_TIMEOUT
&& (
wutwfus
 == 0x00));

1584 i((
RTC
->
ISR
 & 
RTC_ISR_WUTWF
=
RESET
)

1586 
us
 = 
ERROR
;

1590 
us
 = 
SUCCESS
;

1595 
RTC
->
WPR
 = 0xFF;

1597  
us
;

1598 
	}
}

1631 
	$RTC_DayLightSavgCfig
(
ut32_t
 
RTC_DayLightSavg
, ut32_
RTC_SteOti
)

1634 
	`as_m
(
	`IS_RTC_DAYLIGHT_SAVING
(
RTC_DayLightSavg
));

1635 
	`as_m
(
	`IS_RTC_STORE_OPERATION
(
RTC_SteOti
));

1638 
RTC
->
WPR
 = 0xCA;

1639 
RTC
->
WPR
 = 0x53;

1642 
RTC
->
CR
 &(
ut32_t
)~(
RTC_CR_BCK
);

1645 
RTC
->
CR
 |(
ut32_t
)(
RTC_DayLightSavg
 | 
RTC_SteOti
);

1648 
RTC
->
WPR
 = 0xFF;

1649 
	}
}

1658 
ut32_t
 
	$RTC_GSteOti
()

1660  (
RTC
->
CR
 & 
RTC_CR_BCK
);

1661 
	}
}

1697 
	$RTC_OuutCfig
(
ut32_t
 
RTC_Ouut
, ut32_
RTC_OuutPެy
)

1700 
	`as_m
(
	`IS_RTC_OUTPUT
(
RTC_Ouut
));

1701 
	`as_m
(
	`IS_RTC_OUTPUT_POL
(
RTC_OuutPެy
));

1704 
RTC
->
WPR
 = 0xCA;

1705 
RTC
->
WPR
 = 0x53;

1708 
RTC
->
CR
 &(
ut32_t
)~(
RTC_CR_OSEL
 | 
RTC_CR_POL
);

1711 
RTC
->
CR
 |(
ut32_t
)(
RTC_Ouut
 | 
RTC_OuutPެy
);

1714 
RTC
->
WPR
 = 0xFF;

1715 
	}
}

1751 
EStus
 
	$RTC_CrCibCfig
(
ut32_t
 
RTC_CibSign
, ut32_
Vue
)

1753 
EStus
 
us
 = 
ERROR
;

1756 
	`as_m
(
	`IS_RTC_CALIB_SIGN
(
RTC_CibSign
));

1757 
	`as_m
(
	`IS_RTC_CALIB_VALUE
(
Vue
));

1760 
RTC
->
WPR
 = 0xCA;

1761 
RTC
->
WPR
 = 0x53;

1764 i(
	`RTC_EInMode
(=
ERROR
)

1766 
us
 = 
ERROR
;

1771 
RTC
->
CALIBR
 = (
ut32_t
)(
RTC_CibSign
 | 
Vue
);

1773 
	`RTC_ExInMode
();

1775 
us
 = 
SUCCESS
;

1779 
RTC
->
WPR
 = 0xFF;

1781  
us
;

1782 
	}
}

1792 
EStus
 
	$RTC_CrCibCmd
(
FuniڮS
 
NewS
)

1794 
EStus
 
us
 = 
ERROR
;

1797 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1800 
RTC
->
WPR
 = 0xCA;

1801 
RTC
->
WPR
 = 0x53;

1804 i(
	`RTC_EInMode
(=
ERROR
)

1806 
us
 = 
ERROR
;

1810 i(
NewS
 !
DISABLE
)

1813 
RTC
->
CR
 |(
ut32_t
)
RTC_CR_DCE
;

1818 
RTC
->
CR
 &(
ut32_t
)~
RTC_CR_DCE
;

1821 
	`RTC_ExInMode
();

1823 
us
 = 
SUCCESS
;

1827 
RTC
->
WPR
 = 0xFF;

1829  
us
;

1830 
	}
}

1838 
	$RTC_CibOuutCmd
(
FuniڮS
 
NewS
)

1841 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1844 
RTC
->
WPR
 = 0xCA;

1845 
RTC
->
WPR
 = 0x53;

1847 i(
NewS
 !
DISABLE
)

1850 
RTC
->
CR
 |(
ut32_t
)
RTC_CR_COE
;

1855 
RTC
->
CR
 &(
ut32_t
)~
RTC_CR_COE
;

1859 
RTC
->
WPR
 = 0xFF;

1860 
	}
}

1870 
	$RTC_CibOuutCfig
(
ut32_t
 
RTC_CibOuut
)

1873 
	`as_m
(
	`IS_RTC_CALIB_OUTPUT
(
RTC_CibOuut
));

1876 
RTC
->
WPR
 = 0xCA;

1877 
RTC
->
WPR
 = 0x53;

1880 
RTC
->
CR
 &(
ut32_t
)~(
RTC_CR_COSEL
);

1883 
RTC
->
CR
 |(
ut32_t
)
RTC_CibOuut
;

1886 
RTC
->
WPR
 = 0xFF;

1887 
	}
}

1906 
EStus
 
	$RTC_SmohCibCfig
(
ut32_t
 
RTC_SmohCibPiod
,

1907 
ut32_t
 
RTC_SmohCibPlusPuls
,

1908 
ut32_t
 
RTC_SmouthCibMusPulsVue
)

1910 
EStus
 
us
 = 
ERROR
;

1911 
ut32_t
 
fcou
 = 0;

1914 
	`as_m
(
	`IS_RTC_SMOOTH_CALIB_PERIOD
(
RTC_SmohCibPiod
));

1915 
	`as_m
(
	`IS_RTC_SMOOTH_CALIB_PLUS
(
RTC_SmohCibPlusPuls
));

1916 
	`as_m
(
	`IS_RTC_SMOOTH_CALIB_MINUS
(
RTC_SmouthCibMusPulsVue
));

1919 
RTC
->
WPR
 = 0xCA;

1920 
RTC
->
WPR
 = 0x53;

1923 i((
RTC
->
ISR
 & 
RTC_ISR_RECALPF
!
RESET
)

1926 ((
RTC
->
ISR
 & 
RTC_ISR_RECALPF
!
RESET
&& (
fcou
 !
RECALPF_TIMEOUT
))

1928 
fcou
++;

1933 i((
RTC
->
ISR
 & 
RTC_ISR_RECALPF
=
RESET
)

1936 
RTC
->
CALR
 = (
ut32_t
)((ut32_t)
RTC_SmohCibPiod
 | (ut32_t)
RTC_SmohCibPlusPuls
 | (ut32_t)
RTC_SmouthCibMusPulsVue
);

1938 
us
 = 
SUCCESS
;

1942 
us
 = 
ERROR
;

1946 
RTC
->
WPR
 = 0xFF;

1948  (
EStus
)(
us
);

1949 
	}
}

1982 
	$RTC_TimeSmpCmd
(
ut32_t
 
RTC_TimeSmpEdge
, 
FuniڮS
 
NewS
)

1984 
ut32_t
 
tmeg
 = 0;

1987 
	`as_m
(
	`IS_RTC_TIMESTAMP_EDGE
(
RTC_TimeSmpEdge
));

1988 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1991 
tmeg
 = (
ut32_t
)(
RTC
->
CR
 & (ut32_t)~(
RTC_CR_TSEDGE
 | 
RTC_CR_TSE
));

1994 i(
NewS
 !
DISABLE
)

1996 
tmeg
 |(
ut32_t
)(
RTC_TimeSmpEdge
 | 
RTC_CR_TSE
);

2000 
tmeg
 |(
ut32_t
)(
RTC_TimeSmpEdge
);

2004 
RTC
->
WPR
 = 0xCA;

2005 
RTC
->
WPR
 = 0x53;

2008 
RTC
->
CR
 = (
ut32_t
)
tmeg
;

2011 
RTC
->
WPR
 = 0xFF;

2012 
	}
}

2026 
	$RTC_GTimeSmp
(
ut32_t
 
RTC_Fm
, 
RTC_TimeTyDef
* 
RTC_SmpTimeSu
,

2027 
RTC_DeTyDef
* 
RTC_SmpDeSu
)

2029 
ut32_t
 
tmime
 = 0, 
tmpde
 = 0;

2032 
	`as_m
(
	`IS_RTC_FORMAT
(
RTC_Fm
));

2035 
tmime
 = (
ut32_t
)(
RTC
->
TSTR
 & 
RTC_TR_RESERVED_MASK
);

2036 
tmpde
 = (
ut32_t
)(
RTC
->
TSDR
 & 
RTC_DR_RESERVED_MASK
);

2039 
RTC_SmpTimeSu
->
RTC_Hours
 = (
ut8_t
)((
tmime
 & (
RTC_TR_HT
 | 
RTC_TR_HU
)) >> 16);

2040 
RTC_SmpTimeSu
->
RTC_Mus
 = (
ut8_t
)((
tmime
 & (
RTC_TR_MNT
 | 
RTC_TR_MNU
)) >> 8);

2041 
RTC_SmpTimeSu
->
RTC_Secds
 = (
ut8_t
)(
tmime
 & (
RTC_TR_ST
 | 
RTC_TR_SU
));

2042 
RTC_SmpTimeSu
->
RTC_H12
 = (
ut8_t
)((
tmime
 & (
RTC_TR_PM
)) >> 16);

2045 
RTC_SmpDeSu
->
RTC_Yr
 = 0;

2046 
RTC_SmpDeSu
->
RTC_Mth
 = (
ut8_t
)((
tmpde
 & (
RTC_DR_MT
 | 
RTC_DR_MU
)) >> 8);

2047 
RTC_SmpDeSu
->
RTC_De
 = (
ut8_t
)(
tmpde
 & (
RTC_DR_DT
 | 
RTC_DR_DU
));

2048 
RTC_SmpDeSu
->
RTC_WkDay
 = (
ut8_t
)((
tmpde
 & (
RTC_DR_WDU
)) >> 13);

2051 i(
RTC_Fm
 =
RTC_Fm_BIN
)

2054 
RTC_SmpTimeSu
->
RTC_Hours
 = (
ut8_t
)
	`RTC_Bcd2ToBy
(RTC_StampTimeStruct->RTC_Hours);

2055 
RTC_SmpTimeSu
->
RTC_Mus
 = (
ut8_t
)
	`RTC_Bcd2ToBy
(RTC_StampTimeStruct->RTC_Minutes);

2056 
RTC_SmpTimeSu
->
RTC_Secds
 = (
ut8_t
)
	`RTC_Bcd2ToBy
(RTC_StampTimeStruct->RTC_Seconds);

2059 
RTC_SmpDeSu
->
RTC_Mth
 = (
ut8_t
)
	`RTC_Bcd2ToBy
(RTC_StampDateStruct->RTC_Month);

2060 
RTC_SmpDeSu
->
RTC_De
 = (
ut8_t
)
	`RTC_Bcd2ToBy
(RTC_StampDateStruct->RTC_Date);

2061 
RTC_SmpDeSu
->
RTC_WkDay
 = (
ut8_t
)
	`RTC_Bcd2ToBy
(RTC_StampDateStruct->RTC_WeekDay);

2063 
	}
}

2070 
ut32_t
 
	$RTC_GTimeSmpSubSecd
()

2073  (
ut32_t
)(
RTC
->
TSSSR
);

2074 
	}
}

2105 
	$RTC_TamrTriggCfig
(
ut32_t
 
RTC_Tamr
, ut32_
RTC_TamrTrigg
)

2108 
	`as_m
(
	`IS_RTC_TAMPER
(
RTC_Tamr
));

2109 
	`as_m
(
	`IS_RTC_TAMPER_TRIGGER
(
RTC_TamrTrigg
));

2111 i(
RTC_TamrTrigg
 =
RTC_TamrTrigg_RisgEdge
)

2114 
RTC
->
TAFCR
 &(
ut32_t
)((ut32_t)~(
RTC_Tamr
 << 1));

2119 
RTC
->
TAFCR
 |(
ut32_t
)(
RTC_Tamr
 << 1);

2121 
	}
}

2131 
	$RTC_TamrCmd
(
ut32_t
 
RTC_Tamr
, 
FuniڮS
 
NewS
)

2134 
	`as_m
(
	`IS_RTC_TAMPER
(
RTC_Tamr
));

2135 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

2137 i(
NewS
 !
DISABLE
)

2140 
RTC
->
TAFCR
 |(
ut32_t
)
RTC_Tamr
;

2145 
RTC
->
TAFCR
 &(
ut32_t
)~
RTC_Tamr
;

2147 
	}
}

2162 
	$RTC_TamrFrCfig
(
ut32_t
 
RTC_TamrFr
)

2165 
	`as_m
(
	`IS_RTC_TAMPER_FILTER
(
RTC_TamrFr
));

2168 
RTC
->
TAFCR
 &(
ut32_t
)~(
RTC_TAFCR_TAMPFLT
);

2171 
RTC
->
TAFCR
 |(
ut32_t
)
RTC_TamrFr
;

2172 
	}
}

2196 
	$RTC_TamrSamgFqCfig
(
ut32_t
 
RTC_TamrSamgFq
)

2199 
	`as_m
(
	`IS_RTC_TAMPER_SAMPLING_FREQ
(
RTC_TamrSamgFq
));

2202 
RTC
->
TAFCR
 &(
ut32_t
)~(
RTC_TAFCR_TAMPFREQ
);

2205 
RTC
->
TAFCR
 |(
ut32_t
)
RTC_TamrSamgFq
;

2206 
	}
}

2219 
	$RTC_TamrPsPchgeDuti
(
ut32_t
 
RTC_TamrPchgeDuti
)

2222 
	`as_m
(
	`IS_RTC_TAMPER_PRECHARGE_DURATION
(
RTC_TamrPchgeDuti
));

2225 
RTC
->
TAFCR
 &(
ut32_t
)~(
RTC_TAFCR_TAMPPRCH
);

2228 
RTC
->
TAFCR
 |(
ut32_t
)
RTC_TamrPchgeDuti
;

2229 
	}
}

2239 
	$RTC_TimeSmpOnTamrDeiCmd
(
FuniڮS
 
NewS
)

2242 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

2244 i(
NewS
 !
DISABLE
)

2247 
RTC
->
TAFCR
 |(
ut32_t
)
RTC_TAFCR_TAMPTS
;

2252 
RTC
->
TAFCR
 &(
ut32_t
)~
RTC_TAFCR_TAMPTS
;

2254 
	}
}

2262 
	$RTC_TamrPuUpCmd
(
FuniڮS
 
NewS
)

2265 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

2267 i(
NewS
 !
DISABLE
)

2270 
RTC
->
TAFCR
 &(
ut32_t
)~
RTC_TAFCR_TAMPPUDIS
;

2275 
RTC
->
TAFCR
 |(
ut32_t
)
RTC_TAFCR_TAMPPUDIS
;

2277 
	}
}

2303 
	$RTC_WreBackupRegi
(
ut32_t
 
RTC_BKP_DR
, ut32_
Da
)

2305 
__IO
 
ut32_t
 
tmp
 = 0;

2308 
	`as_m
(
	`IS_RTC_BKP
(
RTC_BKP_DR
));

2310 
tmp
 = 
RTC_BASE
 + 0x50;

2311 
tmp
 +(
RTC_BKP_DR
 * 4);

2314 *(
__IO
 
ut32_t
 *)
tmp
 = (ut32_t)
Da
;

2315 
	}
}

2324 
ut32_t
 
	$RTC_RdBackupRegi
(
ut32_t
 
RTC_BKP_DR
)

2326 
__IO
 
ut32_t
 
tmp
 = 0;

2329 
	`as_m
(
	`IS_RTC_BKP
(
RTC_BKP_DR
));

2331 
tmp
 = 
RTC_BASE
 + 0x50;

2332 
tmp
 +(
RTC_BKP_DR
 * 4);

2335  (*(
__IO
 
ut32_t
 *)
tmp
);

2336 
	}
}

2363 
	$RTC_TamrPSei
(
ut32_t
 
RTC_TamrP
)

2366 
	`as_m
(
	`IS_RTC_TAMPER_PIN
(
RTC_TamrP
));

2368 
RTC
->
TAFCR
 &(
ut32_t
)~(
RTC_TAFCR_TAMPINSEL
);

2369 
RTC
->
TAFCR
 |(
ut32_t
)(
RTC_TamrP
);

2370 
	}
}

2380 
	$RTC_TimeSmpPSei
(
ut32_t
 
RTC_TimeSmpP
)

2383 
	`as_m
(
	`IS_RTC_TIMESTAMP_PIN
(
RTC_TimeSmpP
));

2385 
RTC
->
TAFCR
 &(
ut32_t
)~(
RTC_TAFCR_TSINSEL
);

2386 
RTC
->
TAFCR
 |(
ut32_t
)(
RTC_TimeSmpP
);

2387 
	}
}

2399 
	$RTC_OuutTyCfig
(
ut32_t
 
RTC_OuutTy
)

2402 
	`as_m
(
	`IS_RTC_OUTPUT_TYPE
(
RTC_OuutTy
));

2404 
RTC
->
TAFCR
 &(
ut32_t
)~(
RTC_TAFCR_ALARMOUTTYPE
);

2405 
RTC
->
TAFCR
 |(
ut32_t
)(
RTC_OuutTy
);

2406 
	}
}

2437 
EStus
 
	$RTC_SynchroShiCfig
(
ut32_t
 
RTC_ShiAdd1S
, ut32_
RTC_ShiSubFS
)

2439 
EStus
 
us
 = 
ERROR
;

2440 
ut32_t
 
shpfcou
 = 0;

2443 
	`as_m
(
	`IS_RTC_SHIFT_ADD1S
(
RTC_ShiAdd1S
));

2444 
	`as_m
(
	`IS_RTC_SHIFT_SUBFS
(
RTC_ShiSubFS
));

2447 
RTC
->
WPR
 = 0xCA;

2448 
RTC
->
WPR
 = 0x53;

2451 i((
RTC
->
ISR
 & 
RTC_ISR_SHPF
!
RESET
)

2454 ((
RTC
->
ISR
 & 
RTC_ISR_SHPF
!
RESET
&& (
shpfcou
 !
SHPF_TIMEOUT
))

2456 
shpfcou
++;

2461 i((
RTC
->
ISR
 & 
RTC_ISR_SHPF
=
RESET
)

2464 if((
RTC
->
CR
 & 
RTC_CR_REFCKON
=
RESET
)

2467 
RTC
->
SHIFTR
 = (
ut32_t
)(ut32_t)(
RTC_ShiSubFS
| (ut32_t)(
RTC_ShiAdd1S
);

2469 if(
	`RTC_WaFSynchro
(=
ERROR
)

2471 
us
 = 
ERROR
;

2475 
us
 = 
SUCCESS
;

2480 
us
 = 
ERROR
;

2485 
us
 = 
ERROR
;

2489 
RTC
->
WPR
 = 0xFF;

2491  (
EStus
)(
us
);

2492 
	}
}

2557 
	$RTC_ITCfig
(
ut32_t
 
RTC_IT
, 
FuniڮS
 
NewS
)

2560 
	`as_m
(
	`IS_RTC_CONFIG_IT
(
RTC_IT
));

2561 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

2564 
RTC
->
WPR
 = 0xCA;

2565 
RTC
->
WPR
 = 0x53;

2567 i(
NewS
 !
DISABLE
)

2570 
RTC
->
CR
 |(
ut32_t
)(
RTC_IT
 & ~
RTC_TAFCR_TAMPIE
);

2572 
RTC
->
TAFCR
 |(
ut32_t
)(
RTC_IT
 & 
RTC_TAFCR_TAMPIE
);

2577 
RTC
->
CR
 &(
ut32_t
)~(
RTC_IT
 & (ut32_t)~
RTC_TAFCR_TAMPIE
);

2579 
RTC
->
TAFCR
 &(
ut32_t
)~(
RTC_IT
 & 
RTC_TAFCR_TAMPIE
);

2582 
RTC
->
WPR
 = 0xFF;

2583 
	}
}

2605 
FgStus
 
	$RTC_GFgStus
(
ut32_t
 
RTC_FLAG
)

2607 
FgStus
 
bus
 = 
RESET
;

2608 
ut32_t
 
tmeg
 = 0;

2611 
	`as_m
(
	`IS_RTC_GET_FLAG
(
RTC_FLAG
));

2614 
tmeg
 = (
ut32_t
)(
RTC
->
ISR
 & 
RTC_FLAGS_MASK
);

2617 i((
tmeg
 & 
RTC_FLAG
!(
ut32_t
)
RESET
)

2619 
bus
 = 
SET
;

2623 
bus
 = 
RESET
;

2625  
bus
;

2626 
	}
}

2641 
	$RTC_CˬFg
(
ut32_t
 
RTC_FLAG
)

2644 
	`as_m
(
	`IS_RTC_CLEAR_FLAG
(
RTC_FLAG
));

2647 
RTC
->
ISR
 = (
ut32_t
)((ut32_t)(~((
RTC_FLAG
 | 
RTC_ISR_INIT
)& 0x0000FFFF) | (uint32_t)(RTC->ISR & RTC_ISR_INIT)));

2648 
	}
}

2661 
ITStus
 
	$RTC_GITStus
(
ut32_t
 
RTC_IT
)

2663 
ITStus
 
bus
 = 
RESET
;

2664 
ut32_t
 
tmeg
 = 0, 
abˡus
 = 0;

2667 
	`as_m
(
	`IS_RTC_GET_IT
(
RTC_IT
));

2670 
tmeg
 = (
ut32_t
)(
RTC
->
TAFCR
 & (
RTC_TAFCR_TAMPIE
));

2673 
abˡus
 = (
ut32_t
)((
RTC
->
CR
 & 
RTC_IT
| (
tmeg
 & (RTC_IT >> 15)));

2676 
tmeg
 = (
ut32_t
)((
RTC
->
ISR
 & (ut32_t)(
RTC_IT
 >> 4)));

2679 i((
abˡus
 !(
ut32_t
)
RESET
&& ((
tmeg
 & 0x0000FFFF) != (uint32_t)RESET))

2681 
bus
 = 
SET
;

2685 
bus
 = 
RESET
;

2687  
bus
;

2688 
	}
}

2701 
	$RTC_CˬITPdgB
(
ut32_t
 
RTC_IT
)

2703 
ut32_t
 
tmeg
 = 0;

2706 
	`as_m
(
	`IS_RTC_CLEAR_IT
(
RTC_IT
));

2709 
tmeg
 = (
ut32_t
)(
RTC_IT
 >> 4);

2712 
RTC
->
ISR
 = (
ut32_t
)((ut32_t)(~((
tmeg
 | 
RTC_ISR_INIT
)& 0x0000FFFF) | (uint32_t)(RTC->ISR & RTC_ISR_INIT)));

2713 
	}
}

2724 
ut8_t
 
	$RTC_ByToBcd2
(
ut8_t
 
Vue
)

2726 
ut8_t
 
bcdhigh
 = 0;

2728 
Vue
 >= 10)

2730 
bcdhigh
++;

2731 
Vue
 -= 10;

2734  ((
ut8_t
)(
bcdhigh
 << 4| 
Vue
);

2735 
	}
}

2742 
ut8_t
 
	$RTC_Bcd2ToBy
(
ut8_t
 
Vue
)

2744 
ut8_t
 
tmp
 = 0;

2745 
tmp
 = ((
ut8_t
)(
Vue
 & (uint8_t)0xF0) >> (uint8_t)0x4) * 10;

2746  (
tmp
 + (
Vue
 & (
ut8_t
)0x0F));

2747 
	}
}

	@src/spl/stm32f4xx_sai.c

126 
	~"m32f4xx_i.h
"

127 
	~"m32f4xx_rcc.h
"

142 
	#CR1_CLEAR_MASK
 ((
ut32_t
)0xFF07C010)

	)

143 
	#FRCR_CLEAR_MASK
 ((
ut32_t
)0xFFF88000)

	)

144 
	#SLOTR_CLEAR_MASK
 ((
ut32_t
)0x0000F020)

	)

182 
	$SAI_DeIn
(
SAI_TyDef
* 
SAIx
)

185 
	`as_m
(
	`IS_SAI_PERIPH
(
SAIx
));

188 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_SAI1
, 
ENABLE
);

190 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_SAI1
, 
DISABLE
);

191 
	}
}

205 
	$SAI_In
(
SAI_Block_TyDef
* 
SAI_Block_x
, 
SAI_InTyDef
* 
SAI_InSu
)

207 
ut32_t
 
tmeg
 = 0;

210 
	`as_m
(
	`IS_SAI_BLOCK_PERIPH
(
SAI_Block_x
));

213 
	`as_m
(
	`IS_SAI_BLOCK_MODE
(
SAI_InSu
->
SAI_AudioMode
));

214 
	`as_m
(
	`IS_SAI_BLOCK_PROTOCOL
(
SAI_InSu
->
SAI_Proc
));

215 
	`as_m
(
	`IS_SAI_BLOCK_DATASIZE
(
SAI_InSu
->
SAI_DaSize
));

216 
	`as_m
(
	`IS_SAI_BLOCK_FIRST_BIT
(
SAI_InSu
->
SAI_FB
));

217 
	`as_m
(
	`IS_SAI_BLOCK_CLOCK_STROBING
(
SAI_InSu
->
SAI_ClockSobg
));

218 
	`as_m
(
	`IS_SAI_BLOCK_SYNCHRO
(
SAI_InSu
->
SAI_Synchro
));

219 
	`as_m
(
	`IS_SAI_BLOCK_OUTPUT_DRIVE
(
SAI_InSu
->
SAI_OUTDRIV
));

220 
	`as_m
(
	`IS_SAI_BLOCK_NODIVIDER
(
SAI_InSu
->
SAI_NoDivid
));

221 
	`as_m
(
	`IS_SAI_BLOCK_MASTER_DIVIDER
(
SAI_InSu
->
SAI_MaDivid
));

222 
	`as_m
(
	`IS_SAI_BLOCK_FIFO_THRESHOLD
(
SAI_InSu
->
SAI_FIFOThshd
));

226 
tmeg
 = 
SAI_Block_x
->
CR1
;

228 
tmeg
 &
CR1_CLEAR_MASK
;

240 
tmeg
 |(
ut32_t
)(
SAI_InSu
->
SAI_AudioMode
 | SAI_InSu->
SAI_Proc
 |

241 
SAI_InSu
->
SAI_DaSize
 | SAI_InSu->
SAI_FB
 |

242 
SAI_InSu
->
SAI_ClockSobg
 | SAI_InSu->
SAI_Synchro
 |

243 
SAI_InSu
->
SAI_OUTDRIV
 | SAI_InSu->
SAI_NoDivid
 |

244 (
ut32_t
)((
SAI_InSu
->
SAI_MaDivid
) << 20));

246 
SAI_Block_x
->
CR1
 = 
tmeg
;

250 
tmeg
 = 
SAI_Block_x
->
CR2
;

252 
tmeg
 &~(
SAI_xCR2_FTH
);

255 
tmeg
 |(
ut32_t
)(
SAI_InSu
->
SAI_FIFOThshd
);

257 
SAI_Block_x
->
CR2
 = 
tmeg
;

258 
	}
}

272 
	$SAI_FmeIn
(
SAI_Block_TyDef
* 
SAI_Block_x
, 
SAI_FmeInTyDef
* 
SAI_FmeInSu
)

274 
ut32_t
 
tmeg
 = 0;

277 
	`as_m
(
	`IS_SAI_BLOCK_PERIPH
(
SAI_Block_x
));

280 
	`as_m
(
	`IS_SAI_BLOCK_FRAME_LENGTH
(
SAI_FmeInSu
->
SAI_FmeLgth
));

281 
	`as_m
(
	`IS_SAI_BLOCK_ACTIVE_FRAME
(
SAI_FmeInSu
->
SAI_AiveFmeLgth
));

282 
	`as_m
(
	`IS_SAI_BLOCK_FS_DEFINITION
(
SAI_FmeInSu
->
SAI_FSDefi
));

283 
	`as_m
(
	`IS_SAI_BLOCK_FS_POLARITY
(
SAI_FmeInSu
->
SAI_FSPެy
));

284 
	`as_m
(
	`IS_SAI_BLOCK_FS_OFFSET
(
SAI_FmeInSu
->
SAI_FSOfft
));

288 
tmeg
 = 
SAI_Block_x
->
FRCR
;

290 
tmeg
 &
FRCR_CLEAR_MASK
;

298 
tmeg
 |(
ut32_t
)((ut32_t)(
SAI_FmeInSu
->
SAI_FmeLgth
 - 1) |

299 
SAI_FmeInSu
->
SAI_FSOfft
 |

300 
SAI_FmeInSu
->
SAI_FSDefi
 |

301 
SAI_FmeInSu
->
SAI_FSPެy
 |

302 (
ut32_t
)((
SAI_FmeInSu
->
SAI_AiveFmeLgth
 - 1) << 8));

305 
SAI_Block_x
->
FRCR
 = 
tmeg
;

306 
	}
}

320 
	$SAI_SlIn
(
SAI_Block_TyDef
* 
SAI_Block_x
, 
SAI_SlInTyDef
* 
SAI_SlInSu
)

322 
ut32_t
 
tmeg
 = 0;

325 
	`as_m
(
	`IS_SAI_BLOCK_PERIPH
(
SAI_Block_x
));

328 
	`as_m
(
	`IS_SAI_BLOCK_FIRSTBIT_OFFSET
(
SAI_SlInSu
->
SAI_FBOfft
));

329 
	`as_m
(
	`IS_SAI_BLOCK_SLOT_SIZE
(
SAI_SlInSu
->
SAI_SlSize
));

330 
	`as_m
(
	`IS_SAI_BLOCK_SLOT_NUMBER
(
SAI_SlInSu
->
SAI_SlNumb
));

331 
	`as_m
(
	`IS_SAI_SLOT_ACTIVE
(
SAI_SlInSu
->
SAI_SlAive
));

335 
tmeg
 = 
SAI_Block_x
->
SLOTR
;

337 
tmeg
 &
SLOTR_CLEAR_MASK
;

344 
tmeg
 |(
ut32_t
)(
SAI_SlInSu
->
SAI_FBOfft
 |

345 
SAI_SlInSu
->
SAI_SlSize
 |

346 
SAI_SlInSu
->
SAI_SlAive
 |

347 (
ut32_t
)((
SAI_SlInSu
->
SAI_SlNumb
 - 1) << 8));

350 
SAI_Block_x
->
SLOTR
 = 
tmeg
;

351 
	}
}

359 
	$SAI_SuIn
(
SAI_InTyDef
* 
SAI_InSu
)

363 
SAI_InSu
->
SAI_AudioMode
 = 
SAI_Mode_MaTx
;

365 
SAI_InSu
->
SAI_Proc
 = 
SAI_Fe_Proc
;

367 
SAI_InSu
->
SAI_DaSize
 = 
SAI_DaSize_8b
;

369 
SAI_InSu
->
SAI_FB
 = 
SAI_FB_MSB
;

371 
SAI_InSu
->
SAI_ClockSobg
 = 
SAI_ClockSobg_FlgEdge
;

373 
SAI_InSu
->
SAI_Synchro
 = 
SAI_Asynchrous
;

375 
SAI_InSu
->
SAI_OUTDRIV
 = 
SAI_OuutDrive_Dibd
;

377 
SAI_InSu
->
SAI_NoDivid
 = 
SAI_MaDivid_Ebd
;

379 
SAI_InSu
->
SAI_MaDivid
 = 0;

381 
SAI_InSu
->
SAI_FIFOThshd
 = 
SAI_Thshd_FIFOEmy
;

382 
	}
}

390 
	$SAI_FmeSuIn
(
SAI_FmeInTyDef
* 
SAI_FmeInSu
)

394 
SAI_FmeInSu
->
SAI_FmeLgth
 = 8;

396 
SAI_FmeInSu
->
SAI_AiveFmeLgth
 = 1;

398 
SAI_FmeInSu
->
SAI_FSDefi
 = 
SAI_FS_SFme
;

400 
SAI_FmeInSu
->
SAI_FSPެy
 = 
SAI_FS_AiveLow
;

402 
SAI_FmeInSu
->
SAI_FSOfft
 = 
SAI_FS_FB
;

403 
	}
}

411 
	$SAI_SlSuIn
(
SAI_SlInTyDef
* 
SAI_SlInSu
)

415 
SAI_SlInSu
->
SAI_FBOfft
 = 0;

417 
SAI_SlInSu
->
SAI_SlSize
 = 
SAI_SlSize_DaSize
;

419 
SAI_SlInSu
->
SAI_SlNumb
 = 1;

421 
SAI_SlInSu
->
SAI_SlAive
 = 
SAI_Sl_NAive
;

423 
	}
}

432 
	$SAI_Cmd
(
SAI_Block_TyDef
* 
SAI_Block_x
, 
FuniڮS
 
NewS
)

435 
	`as_m
(
	`IS_SAI_BLOCK_PERIPH
(
SAI_Block_x
));

436 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

437 i(
NewS
 !
DISABLE
)

440 
SAI_Block_x
->
CR1
 |
SAI_xCR1_SAIEN
;

445 
SAI_Block_x
->
CR1
 &~(
SAI_xCR1_SAIEN
);

447 
	}
}

461 
	$SAI_MoModeCfig
(
SAI_Block_TyDef
* 
SAI_Block_x
, 
ut32_t
 
SAI_Mo_SeoMode
)

464 
	`as_m
(
	`IS_SAI_BLOCK_PERIPH
(
SAI_Block_x
));

465 
	`as_m
(
	`IS_SAI_BLOCK_MONO_STREO_MODE
(
SAI_MoMode
));

467 
SAI_Block_x
->
CR1
 &~(
SAI_xCR1_MONO
);

469 
SAI_Block_x
->
CR1
 |
SAI_MoMode
;

470 
	}
}

484 
	$SAI_TRISCfig
(
SAI_Block_TyDef
* 
SAI_Block_x
, 
ut32_t
 
SAI_TRIS
)

487 
	`as_m
(
	`IS_SAI_BLOCK_PERIPH
(
SAI_Block_x
));

488 
	`as_m
(
	`IS_SAI_BLOCK_TRISTATE_MANAGEMENT
(
SAI_TRIS
));

490 
SAI_Block_x
->
CR1
 &~(
SAI_xCR1_MONO
);

492 
SAI_Block_x
->
CR1
 |
SAI_MoMode
;

494 
	}
}

512 
	$SAI_ComndgModeCfig
(
SAI_Block_TyDef
* 
SAI_Block_x
, 
ut32_t
 
SAI_ComndgMode
)

515 
	`as_m
(
	`IS_SAI_BLOCK_PERIPH
(
SAI_Block_x
));

516 
	`as_m
(
	`IS_SAI_BLOCK_COMPANDING_MODE
(
SAI_ComndgMode
));

518 
SAI_Block_x
->
CR2
 &~(
SAI_xCR2_COMP
);

520 
SAI_Block_x
->
CR2
 |
SAI_ComndgMode
;

521 
	}
}

536 
	$SAI_MuModeCmd
(
SAI_Block_TyDef
* 
SAI_Block_x
, 
FuniڮS
 
NewS
)

539 
	`as_m
(
	`IS_SAI_BLOCK_PERIPH
(
SAI_Block_x
));

540 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

541 i(
NewS
 !
DISABLE
)

544 
SAI_Block_x
->
CR2
 |
SAI_xCR2_MUTE
;

549 
SAI_Block_x
->
CR2
 &~(
SAI_xCR2_MUTE
);

551 
	}
}

567 
	$SAI_MuVueCfig
(
SAI_Block_TyDef
* 
SAI_Block_x
, 
ut32_t
 
SAI_MuVue
)

570 
	`as_m
(
	`IS_SAI_BLOCK_PERIPH
(
SAI_Block_x
));

571 
	`as_m
(
	`IS_SAI_BLOCK_MUTE_VALUE
(
SAI_MuVue
));

574 
SAI_Block_x
->
CR2
 &~(
SAI_xCR2_MUTEVAL
);

576 
SAI_Block_x
->
CR2
 |
SAI_MuVue
;

577 
	}
}

589 
	$SAI_MuFmeCouCfig
(
SAI_Block_TyDef
* 
SAI_Block_x
, 
ut32_t
 
SAI_MuCou
)

592 
	`as_m
(
	`IS_SAI_BLOCK_PERIPH
(
SAI_Block_x
));

593 
	`as_m
(
	`IS_SAI_BLOCK_MUTE_COUNTER
(
SAI_MuCou
));

596 
SAI_Block_x
->
CR2
 &~(
SAI_xCR2_MUTECNT
);

598 
SAI_Block_x
->
CR2
 |(
SAI_MuCou
 << 7);

599 
	}
}

612 
	$SAI_FlushFIFO
(
SAI_Block_TyDef
* 
SAI_Block_x
)

615 
	`as_m
(
	`IS_SAI_BLOCK_PERIPH
(
SAI_Block_x
));

618 
SAI_Block_x
->
CR2
 |
SAI_xCR2_FFLUSH
;

619 
	}
}

654 
ut32_t
 
	$SAI_ReiveDa
(
SAI_Block_TyDef
* 
SAI_Block_x
)

657 
	`as_m
(
	`IS_SAI_BLOCK_PERIPH
(
SAI_Block_x
));

660  
SAI_Block_x
->
DR
;

661 
	}
}

670 
	$SAI_SdDa
(
SAI_Block_TyDef
* 
SAI_Block_x
, 
ut32_t
 
Da
)

673 
	`as_m
(
	`IS_SAI_BLOCK_PERIPH
(
SAI_Block_x
));

676 
SAI_Block_x
->
DR
 = 
Da
;

677 
	}
}

702 
	$SAI_DMACmd
(
SAI_Block_TyDef
* 
SAI_Block_x
, 
FuniڮS
 
NewS
)

705 
	`as_m
(
	`IS_SAI_BLOCK_PERIPH
(
SAI_Block_x
));

706 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

708 i(
NewS
 !
DISABLE
)

711 
SAI_Block_x
->
CR1
 |
SAI_xCR1_DMAEN
;

716 
SAI_Block_x
->
CR1
 &~(
SAI_xCR1_DMAEN
);

718 
	}
}

846 
	$SAI_ITCfig
(
SAI_Block_TyDef
* 
SAI_Block_x
, 
ut32_t
 
SAI_IT
, 
FuniڮS
 
NewS
)

849 
	`as_m
(
	`IS_SAI_BLOCK_PERIPH
(
SAI_Block_x
));

850 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

851 
	`as_m
(
	`IS_SAI_BLOCK_CONFIG_IT
(
SAI_IT
));

853 i(
NewS
 !
DISABLE
)

856 
SAI_Block_x
->
IMR
 |
SAI_IT
;

861 
SAI_Block_x
->
IMR
 &~(
SAI_IT
);

863 
	}
}

879 
FgStus
 
	$SAI_GFgStus
(
SAI_Block_TyDef
* 
SAI_Block_x
, 
ut32_t
 
SAI_FLAG
)

881 
FgStus
 
bus
 = 
RESET
;

884 
	`as_m
(
	`IS_SAI_BLOCK_PERIPH
(
SAI_Block_x
));

885 
	`as_m
(
	`IS_SAI_BLOCK_GET_FLAG
(
SAI_FLAG
));

888 i((
SAI_Block_x
->
SR
 & 
SAI_FLAG
!(
ut32_t
)
RESET
)

891 
bus
 = 
SET
;

896 
bus
 = 
RESET
;

899  
bus
;

900 
	}
}

922 
	$SAI_CˬFg
(
SAI_Block_TyDef
* 
SAI_Block_x
, 
ut32_t
 
SAI_FLAG
)

925 
	`as_m
(
	`IS_SAI_BLOCK_PERIPH
(
SAI_Block_x
));

926 
	`as_m
(
	`IS_SAI_BLOCK_CLEAR_FLAG
(
SAI_FLAG
));

929 
SAI_Block_x
->
CLRFR
 |
SAI_FLAG
;

930 
	}
}

947 
ITStus
 
	$SAI_GITStus
(
SAI_Block_TyDef
* 
SAI_Block_x
, 
ut32_t
 
SAI_IT
)

949 
ITStus
 
bus
 = 
RESET
;

950 
ut32_t
 
abˡus
 = 0;

953 
	`as_m
(
	`IS_SAI_BLOCK_PERIPH
(
SAI_Block_x
));

954 
	`as_m
(
	`IS_SAI_BLOCK_CONFIG_IT
(
SAI_IT
));

957 
abˡus
 = (
SAI_Block_x
->
IMR
 & 
SAI_IT
) ;

960 i(((
SAI_Block_x
->
SR
 & 
SAI_IT
!(
ut32_t
)
RESET
&& (
abˡus
 != (uint32_t)RESET))

963 
bus
 = 
SET
;

968 
bus
 = 
RESET
;

971  
bus
;

972 
	}
}

994 
	$SAI_CˬITPdgB
(
SAI_Block_TyDef
* 
SAI_Block_x
, 
ut32_t
 
SAI_IT
)

997 
	`as_m
(
	`IS_SAI_BLOCK_PERIPH
(
SAI_Block_x
));

998 
	`as_m
(
	`IS_SAI_BLOCK_CONFIG_IT
(
SAI_IT
));

1001 
SAI_Block_x
->
CLRFR
 |
SAI_IT
;

1002 
	}
}

1016 
FuniڮS
 
	$SAI_GCmdStus
(
SAI_Block_TyDef
* 
SAI_Block_x
)

1018 
FuniڮS
 
e
 = 
DISABLE
;

1021 
	`as_m
(
	`IS_SAI_BLOCK_PERIPH
(
SAI_Block_x
));

1022 i((
SAI_Block_x
->
CR1
 & (
ut32_t
)
SAI_xCR1_SAIEN
) != 0)

1025 
e
 = 
ENABLE
;

1031 
e
 = 
DISABLE
;

1033  
e
;

1034 
	}
}

1049 
ut32_t
 
	$SAI_GFIFOStus
(
SAI_Block_TyDef
* 
SAI_Block_x
)

1051 
ut32_t
 
tmeg
 = 0;

1054 
	`as_m
(
	`IS_SAI_BLOCK_PERIPH
(
SAI_Block_x
));

1057 
tmeg
 = (
ut32_t
)((
SAI_Block_x
->
SR
 & 
SAI_xSR_FLVL
));

1059  
tmeg
;

1060 
	}
}

	@src/spl/stm32f4xx_sdio.c

156 
	~"m32f4xx_sdio.h
"

157 
	~"m32f4xx_rcc.h
"

172 
	#SDIO_OFFSET
 (
SDIO_BASE
 - 
PERIPH_BASE
)

	)

176 
	#CLKCR_OFFSET
 (
SDIO_OFFSET
 + 0x04)

	)

177 
	#CLKEN_BNumb
 0x08

	)

178 
	#CLKCR_CLKEN_BB
 (
PERIPH_BB_BASE
 + (
CLKCR_OFFSET
 * 32+ (
CLKEN_BNumb
 * 4))

	)

182 
	#CMD_OFFSET
 (
SDIO_OFFSET
 + 0x0C)

	)

183 
	#SDIOSUSPEND_BNumb
 0x0B

	)

184 
	#CMD_SDIOSUSPEND_BB
 (
PERIPH_BB_BASE
 + (
CMD_OFFSET
 * 32+ (
SDIOSUSPEND_BNumb
 * 4))

	)

187 
	#ENCMDCOMPL_BNumb
 0x0C

	)

188 
	#CMD_ENCMDCOMPL_BB
 (
PERIPH_BB_BASE
 + (
CMD_OFFSET
 * 32+ (
ENCMDCOMPL_BNumb
 * 4))

	)

191 
	#NIEN_BNumb
 0x0D

	)

192 
	#CMD_NIEN_BB
 (
PERIPH_BB_BASE
 + (
CMD_OFFSET
 * 32+ (
NIEN_BNumb
 * 4))

	)

195 
	#ATACMD_BNumb
 0x0E

	)

196 
	#CMD_ATACMD_BB
 (
PERIPH_BB_BASE
 + (
CMD_OFFSET
 * 32+ (
ATACMD_BNumb
 * 4))

	)

200 
	#DCTRL_OFFSET
 (
SDIO_OFFSET
 + 0x2C)

	)

201 
	#DMAEN_BNumb
 0x03

	)

202 
	#DCTRL_DMAEN_BB
 (
PERIPH_BB_BASE
 + (
DCTRL_OFFSET
 * 32+ (
DMAEN_BNumb
 * 4))

	)

205 
	#RWSTART_BNumb
 0x08

	)

206 
	#DCTRL_RWSTART_BB
 (
PERIPH_BB_BASE
 + (
DCTRL_OFFSET
 * 32+ (
RWSTART_BNumb
 * 4))

	)

209 
	#RWSTOP_BNumb
 0x09

	)

210 
	#DCTRL_RWSTOP_BB
 (
PERIPH_BB_BASE
 + (
DCTRL_OFFSET
 * 32+ (
RWSTOP_BNumb
 * 4))

	)

213 
	#RWMOD_BNumb
 0x0A

	)

214 
	#DCTRL_RWMOD_BB
 (
PERIPH_BB_BASE
 + (
DCTRL_OFFSET
 * 32+ (
RWMOD_BNumb
 * 4))

	)

217 
	#SDIOEN_BNumb
 0x0B

	)

218 
	#DCTRL_SDIOEN_BB
 (
PERIPH_BB_BASE
 + (
DCTRL_OFFSET
 * 32+ (
SDIOEN_BNumb
 * 4))

	)

223 
	#CLKCR_CLEAR_MASK
 ((
ut32_t
)0xFFFF8100)

	)

227 
	#PWR_PWRCTRL_MASK
 ((
ut32_t
)0xFFFFFFFC)

	)

231 
	#DCTRL_CLEAR_MASK
 ((
ut32_t
)0xFFFFFF08)

	)

235 
	#CMD_CLEAR_MASK
 ((
ut32_t
)0xFFFFF800)

	)

238 
	#SDIO_RESP_ADDR
 ((
ut32_t
)(
SDIO_BASE
 + 0x14))

	)

266 
	$SDIO_DeIn
()

268 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_SDIO
, 
ENABLE
);

269 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_SDIO
, 
DISABLE
);

270 
	}
}

279 
	$SDIO_In
(
SDIO_InTyDef
* 
SDIO_InSu
)

281 
ut32_t
 
tmeg
 = 0;

284 
	`as_m
(
	`IS_SDIO_CLOCK_EDGE
(
SDIO_InSu
->
SDIO_ClockEdge
));

285 
	`as_m
(
	`IS_SDIO_CLOCK_BYPASS
(
SDIO_InSu
->
SDIO_ClockByss
));

286 
	`as_m
(
	`IS_SDIO_CLOCK_POWER_SAVE
(
SDIO_InSu
->
SDIO_ClockPowSave
));

287 
	`as_m
(
	`IS_SDIO_BUS_WIDE
(
SDIO_InSu
->
SDIO_BusWide
));

288 
	`as_m
(
	`IS_SDIO_HARDWARE_FLOW_CONTROL
(
SDIO_InSu
->
SDIO_HdweFlowCڌ
));

292 
tmeg
 = 
SDIO
->
CLKCR
;

295 
tmeg
 &
CLKCR_CLEAR_MASK
;

303 
tmeg
 |(
SDIO_InSu
->
SDIO_ClockDiv
 | SDIO_InSu->
SDIO_ClockPowSave
 |

304 
SDIO_InSu
->
SDIO_ClockByss
 | SDIO_InSu->
SDIO_BusWide
 |

305 
SDIO_InSu
->
SDIO_ClockEdge
 | SDIO_InSu->
SDIO_HdweFlowCڌ
);

308 
SDIO
->
CLKCR
 = 
tmeg
;

309 
	}
}

317 
	$SDIO_SuIn
(
SDIO_InTyDef
* 
SDIO_InSu
)

320 
SDIO_InSu
->
SDIO_ClockDiv
 = 0x00;

321 
SDIO_InSu
->
SDIO_ClockEdge
 = 
SDIO_ClockEdge_Risg
;

322 
SDIO_InSu
->
SDIO_ClockByss
 = 
SDIO_ClockByss_Dib
;

323 
SDIO_InSu
->
SDIO_ClockPowSave
 = 
SDIO_ClockPowSave_Dib
;

324 
SDIO_InSu
->
SDIO_BusWide
 = 
SDIO_BusWide_1b
;

325 
SDIO_InSu
->
SDIO_HdweFlowCڌ
 = 
SDIO_HdweFlowCڌ_Dib
;

326 
	}
}

334 
	$SDIO_ClockCmd
(
FuniڮS
 
NewS
)

337 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

339 *(
__IO
 
ut32_t
 *
CLKCR_CLKEN_BB
 = (ut32_t)
NewS
;

340 
	}
}

350 
	$SDIO_SPowS
(
ut32_t
 
SDIO_PowS
)

353 
	`as_m
(
	`IS_SDIO_POWER_STATE
(
SDIO_PowS
));

355 
SDIO
->
POWER
 = 
SDIO_PowS
;

356 
	}
}

367 
ut32_t
 
	$SDIO_GPowS
()

369  (
SDIO
->
POWER
 & (~
PWR_PWRCTRL_MASK
));

370 
	}
}

399 
	$SDIO_SdCommd
(
SDIO_CmdInTyDef
 *
SDIO_CmdInSu
)

401 
ut32_t
 
tmeg
 = 0;

404 
	`as_m
(
	`IS_SDIO_CMD_INDEX
(
SDIO_CmdInSu
->
SDIO_CmdIndex
));

405 
	`as_m
(
	`IS_SDIO_RESPONSE
(
SDIO_CmdInSu
->
SDIO_Reڣ
));

406 
	`as_m
(
	`IS_SDIO_WAIT
(
SDIO_CmdInSu
->
SDIO_Wa
));

407 
	`as_m
(
	`IS_SDIO_CPSM
(
SDIO_CmdInSu
->
SDIO_CPSM
));

411 
SDIO
->
ARG
 = 
SDIO_CmdInSu
->
SDIO_Argumt
;

415 
tmeg
 = 
SDIO
->
CMD
;

417 
tmeg
 &
CMD_CLEAR_MASK
;

422 
tmeg
 |(
ut32_t
)
SDIO_CmdInSu
->
SDIO_CmdIndex
 | SDIO_CmdInSu->
SDIO_Reڣ


423 | 
SDIO_CmdInSu
->
SDIO_Wa
 | SDIO_CmdInSu->
SDIO_CPSM
;

426 
SDIO
->
CMD
 = 
tmeg
;

427 
	}
}

435 
	$SDIO_CmdSuIn
(
SDIO_CmdInTyDef
* 
SDIO_CmdInSu
)

438 
SDIO_CmdInSu
->
SDIO_Argumt
 = 0x00;

439 
SDIO_CmdInSu
->
SDIO_CmdIndex
 = 0x00;

440 
SDIO_CmdInSu
->
SDIO_Reڣ
 = 
SDIO_Reڣ_No
;

441 
SDIO_CmdInSu
->
SDIO_Wa
 = 
SDIO_Wa_No
;

442 
SDIO_CmdInSu
->
SDIO_CPSM
 = 
SDIO_CPSM_Dib
;

443 
	}
}

450 
ut8_t
 
	$SDIO_GCommdReڣ
()

452  (
ut8_t
)(
SDIO
->
RESPCMD
);

453 
	}
}

465 
ut32_t
 
	$SDIO_GReڣ
(
ut32_t
 
SDIO_RESP
)

467 
__IO
 
ut32_t
 
tmp
 = 0;

470 
	`as_m
(
	`IS_SDIO_RESP
(
SDIO_RESP
));

472 
tmp
 = 
SDIO_RESP_ADDR
 + 
SDIO_RESP
;

474  (*(
__IO
 
ut32_t
 *
tmp
);

475 
	}
}

503 
	$SDIO_DaCfig
(
SDIO_DaInTyDef
* 
SDIO_DaInSu
)

505 
ut32_t
 
tmeg
 = 0;

508 
	`as_m
(
	`IS_SDIO_DATA_LENGTH
(
SDIO_DaInSu
->
SDIO_DaLgth
));

509 
	`as_m
(
	`IS_SDIO_BLOCK_SIZE
(
SDIO_DaInSu
->
SDIO_DaBlockSize
));

510 
	`as_m
(
	`IS_SDIO_TRANSFER_DIR
(
SDIO_DaInSu
->
SDIO_TnsrD
));

511 
	`as_m
(
	`IS_SDIO_TRANSFER_MODE
(
SDIO_DaInSu
->
SDIO_TnsrMode
));

512 
	`as_m
(
	`IS_SDIO_DPSM
(
SDIO_DaInSu
->
SDIO_DPSM
));

516 
SDIO
->
DTIMER
 = 
SDIO_DaInSu
->
SDIO_DaTimeOut
;

520 
SDIO
->
DLEN
 = 
SDIO_DaInSu
->
SDIO_DaLgth
;

524 
tmeg
 = 
SDIO
->
DCTRL
;

526 
tmeg
 &
DCTRL_CLEAR_MASK
;

531 
tmeg
 |(
ut32_t
)
SDIO_DaInSu
->
SDIO_DaBlockSize
 | SDIO_DaInSu->
SDIO_TnsrD


532 | 
SDIO_DaInSu
->
SDIO_TnsrMode
 | SDIO_DaInSu->
SDIO_DPSM
;

535 
SDIO
->
DCTRL
 = 
tmeg
;

536 
	}
}

544 
	$SDIO_DaSuIn
(
SDIO_DaInTyDef
* 
SDIO_DaInSu
)

547 
SDIO_DaInSu
->
SDIO_DaTimeOut
 = 0xFFFFFFFF;

548 
SDIO_DaInSu
->
SDIO_DaLgth
 = 0x00;

549 
SDIO_DaInSu
->
SDIO_DaBlockSize
 = 
SDIO_DaBlockSize_1b
;

550 
SDIO_DaInSu
->
SDIO_TnsrD
 = 
SDIO_TnsrD_ToCd
;

551 
SDIO_DaInSu
->
SDIO_TnsrMode
 = 
SDIO_TnsrMode_Block
;

552 
SDIO_DaInSu
->
SDIO_DPSM
 = 
SDIO_DPSM_Dib
;

553 
	}
}

560 
ut32_t
 
	$SDIO_GDaCou
()

562  
SDIO
->
DCOUNT
;

563 
	}
}

570 
ut32_t
 
	$SDIO_RdDa
()

572  
SDIO
->
FIFO
;

573 
	}
}

580 
	$SDIO_WreDa
(
ut32_t
 
Da
)

582 
SDIO
->
FIFO
 = 
Da
;

583 
	}
}

590 
ut32_t
 
	$SDIO_GFIFOCou
()

592  
SDIO
->
FIFOCNT
;

593 
	}
}

619 
	$SDIO_SSDIORdWa
(
FuniڮS
 
NewS
)

622 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

624 *(
__IO
 
ut32_t
 *
DCTRL_RWSTART_BB
 = (ut32_t
NewS
;

625 
	}
}

633 
	$SDIO_StSDIORdWa
(
FuniڮS
 
NewS
)

636 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

638 *(
__IO
 
ut32_t
 *
DCTRL_RWSTOP_BB
 = (ut32_t
NewS
;

639 
	}
}

649 
	$SDIO_SSDIORdWaMode
(
ut32_t
 
SDIO_RdWaMode
)

652 
	`as_m
(
	`IS_SDIO_READWAIT_MODE
(
SDIO_RdWaMode
));

654 *(
__IO
 
ut32_t
 *
DCTRL_RWMOD_BB
 = 
SDIO_RdWaMode
;

655 
	}
}

663 
	$SDIO_SSDIOOti
(
FuniڮS
 
NewS
)

666 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

668 *(
__IO
 
ut32_t
 *
DCTRL_SDIOEN_BB
 = (ut32_t)
NewS
;

669 
	}
}

677 
	$SDIO_SdSDIOSudCmd
(
FuniڮS
 
NewS
)

680 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

682 *(
__IO
 
ut32_t
 *
CMD_SDIOSUSPEND_BB
 = (ut32_t)
NewS
;

683 
	}
}

709 
	$SDIO_CommdComiCmd
(
FuniڮS
 
NewS
)

712 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

714 *(
__IO
 
ut32_t
 *
CMD_ENCMDCOMPL_BB
 = (ut32_t)
NewS
;

715 
	}
}

723 
	$SDIO_CEATAITCmd
(
FuniڮS
 
NewS
)

726 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

728 *(
__IO
 
ut32_t
 *
CMD_NIEN_BB
 = (ut32_t)((~((ut32_t)
NewS
)) & ((uint32_t)0x1));

729 
	}
}

737 
	$SDIO_SdCEATACmd
(
FuniڮS
 
NewS
)

740 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

742 *(
__IO
 
ut32_t
 *
CMD_ATACMD_BB
 = (ut32_t)
NewS
;

743 
	}
}

769 
	$SDIO_DMACmd
(
FuniڮS
 
NewS
)

772 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

774 *(
__IO
 
ut32_t
 *
DCTRL_DMAEN_BB
 = (ut32_t)
NewS
;

775 
	}
}

827 
	$SDIO_ITCfig
(
ut32_t
 
SDIO_IT
, 
FuniڮS
 
NewS
)

830 
	`as_m
(
	`IS_SDIO_IT
(
SDIO_IT
));

831 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

833 i(
NewS
 !
DISABLE
)

836 
SDIO
->
MASK
 |
SDIO_IT
;

841 
SDIO
->
MASK
 &~
SDIO_IT
;

843 
	}
}

875 
FgStus
 
	$SDIO_GFgStus
(
ut32_t
 
SDIO_FLAG
)

877 
FgStus
 
bus
 = 
RESET
;

880 
	`as_m
(
	`IS_SDIO_FLAG
(
SDIO_FLAG
));

882 i((
SDIO
->
STA
 & 
SDIO_FLAG
!(
ut32_t
)
RESET
)

884 
bus
 = 
SET
;

888 
bus
 = 
RESET
;

890  
bus
;

891 
	}
}

912 
	$SDIO_CˬFg
(
ut32_t
 
SDIO_FLAG
)

915 
	`as_m
(
	`IS_SDIO_CLEAR_FLAG
(
SDIO_FLAG
));

917 
SDIO
->
ICR
 = 
SDIO_FLAG
;

918 
	}
}

951 
ITStus
 
	$SDIO_GITStus
(
ut32_t
 
SDIO_IT
)

953 
ITStus
 
bus
 = 
RESET
;

956 
	`as_m
(
	`IS_SDIO_GET_IT
(
SDIO_IT
));

957 i((
SDIO
->
STA
 & 
SDIO_IT
!(
ut32_t
)
RESET
)

959 
bus
 = 
SET
;

963 
bus
 = 
RESET
;

965  
bus
;

966 
	}
}

987 
	$SDIO_CˬITPdgB
(
ut32_t
 
SDIO_IT
)

990 
	`as_m
(
	`IS_SDIO_CLEAR_IT
(
SDIO_IT
));

992 
SDIO
->
ICR
 = 
SDIO_IT
;

993 
	}
}

	@src/spl/stm32f4xx_spi.c

159 
	~"m32f4xx_i.h
"

160 
	~"m32f4xx_rcc.h
"

175 
	#CR1_CLEAR_MASK
 ((
ut16_t
)0x3040)

	)

176 
	#I2SCFGR_CLEAR_MASK
 ((
ut16_t
)0xF040)

	)

179 
	#PLLCFGR_PPLR_MASK
 ((
ut32_t
)0x70000000)

	)

180 
	#PLLCFGR_PPLN_MASK
 ((
ut32_t
)0x00007FC0)

	)

182 
	#SPI_CR2_FRF
 ((
ut16_t
)0x0010)

	)

183 
	#SPI_SR_TIFRFE
 ((
ut16_t
)0x0100)

	)

224 
	$SPI_I2S_DeIn
(
SPI_TyDef
* 
SPIx
)

227 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

229 i(
SPIx
 =
SPI1
)

232 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_SPI1
, 
ENABLE
);

234 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_SPI1
, 
DISABLE
);

236 i(
SPIx
 =
SPI2
)

239 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_SPI2
, 
ENABLE
);

241 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_SPI2
, 
DISABLE
);

243 i(
SPIx
 =
SPI3
)

246 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_SPI3
, 
ENABLE
);

248 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_SPI3
, 
DISABLE
);

250 i(
SPIx
 =
SPI4
)

253 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_SPI4
, 
ENABLE
);

255 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_SPI4
, 
DISABLE
);

257 i(
SPIx
 =
SPI5
)

260 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_SPI5
, 
ENABLE
);

262 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_SPI5
, 
DISABLE
);

266 i(
SPIx
 =
SPI6
)

269 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_SPI6
, 
ENABLE
);

271 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_SPI6
, 
DISABLE
);

274 
	}
}

284 
	$SPI_In
(
SPI_TyDef
* 
SPIx
, 
SPI_InTyDef
* 
SPI_InSu
)

286 
ut16_t
 
tmeg
 = 0;

289 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

292 
	`as_m
(
	`IS_SPI_DIRECTION_MODE
(
SPI_InSu
->
SPI_Dei
));

293 
	`as_m
(
	`IS_SPI_MODE
(
SPI_InSu
->
SPI_Mode
));

294 
	`as_m
(
	`IS_SPI_DATASIZE
(
SPI_InSu
->
SPI_DaSize
));

295 
	`as_m
(
	`IS_SPI_CPOL
(
SPI_InSu
->
SPI_CPOL
));

296 
	`as_m
(
	`IS_SPI_CPHA
(
SPI_InSu
->
SPI_CPHA
));

297 
	`as_m
(
	`IS_SPI_NSS
(
SPI_InSu
->
SPI_NSS
));

298 
	`as_m
(
	`IS_SPI_BAUDRATE_PRESCALER
(
SPI_InSu
->
SPI_BaudRePsr
));

299 
	`as_m
(
	`IS_SPI_FIRST_BIT
(
SPI_InSu
->
SPI_FB
));

300 
	`as_m
(
	`IS_SPI_CRC_POLYNOMIAL
(
SPI_InSu
->
SPI_CRCPynoml
));

304 
tmeg
 = 
SPIx
->
CR1
;

306 
tmeg
 &
CR1_CLEAR_MASK
;

315 
tmeg
 |(
ut16_t
)((
ut32_t
)
SPI_InSu
->
SPI_Dei
 | SPI_InSu->
SPI_Mode
 |

316 
SPI_InSu
->
SPI_DaSize
 | SPI_InSu->
SPI_CPOL
 |

317 
SPI_InSu
->
SPI_CPHA
 | SPI_InSu->
SPI_NSS
 |

318 
SPI_InSu
->
SPI_BaudRePsr
 | SPI_InSu->
SPI_FB
);

320 
SPIx
->
CR1
 = 
tmeg
;

323 
SPIx
->
I2SCFGR
 &(
ut16_t
)~((ut16_t)
SPI_I2SCFGR_I2SMOD
);

326 
SPIx
->
CRCPR
 = 
SPI_InSu
->
SPI_CRCPynoml
;

327 
	}
}

348 
	$I2S_In
(
SPI_TyDef
* 
SPIx
, 
I2S_InTyDef
* 
I2S_InSu
)

350 
ut16_t
 
tmeg
 = 0, 
i2sdiv
 = 2, 
i2sodd
 = 0, 
ckngth
 = 1;

351 
ut32_t
 
tmp
 = 0, 
i2sk
 = 0;

352 #ide
I2S_EXTERNAL_CLOCK_VAL


353 
ut32_t
 
lm
 = 0, 

 = 0, 

 = 0;

357 
	`as_m
(
	`IS_SPI_23_PERIPH
(
SPIx
));

358 
	`as_m
(
	`IS_I2S_MODE
(
I2S_InSu
->
I2S_Mode
));

359 
	`as_m
(
	`IS_I2S_STANDARD
(
I2S_InSu
->
I2S_Sndd
));

360 
	`as_m
(
	`IS_I2S_DATA_FORMAT
(
I2S_InSu
->
I2S_DaFm
));

361 
	`as_m
(
	`IS_I2S_MCLK_OUTPUT
(
I2S_InSu
->
I2S_MCLKOuut
));

362 
	`as_m
(
	`IS_I2S_AUDIO_FREQ
(
I2S_InSu
->
I2S_AudioFq
));

363 
	`as_m
(
	`IS_I2S_CPOL
(
I2S_InSu
->
I2S_CPOL
));

367 
SPIx
->
I2SCFGR
 &
I2SCFGR_CLEAR_MASK
;

368 
SPIx
->
I2SPR
 = 0x0002;

371 
tmeg
 = 
SPIx
->
I2SCFGR
;

374 if(
I2S_InSu
->
I2S_AudioFq
 =
I2S_AudioFq_Deu
)

376 
i2sodd
 = (
ut16_t
)0;

377 
i2sdiv
 = (
ut16_t
)2;

383 if(
I2S_InSu
->
I2S_DaFm
 =
I2S_DaFm_16b
)

386 
ckngth
 = 1;

391 
ckngth
 = 2;

398 #ifde
I2S_EXTERNAL_CLOCK_VAL


400 i((
RCC
->
CFGR
 & 
RCC_CFGR_I2SSRC
) == 0)

402 
RCC
->
CFGR
 |(
ut32_t
)
RCC_CFGR_I2SSRC
;

406 
i2sk
 = 
I2S_EXTERNAL_CLOCK_VAL
;

410 i((
RCC
->
CFGR
 & 
RCC_CFGR_I2SSRC
) != 0)

412 
RCC
->
CFGR
 &~(
ut32_t
)
RCC_CFGR_I2SSRC
;

416 

 = (
ut32_t
)(((
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SN
) >> 6) & \

417 (
RCC_PLLI2SCFGR_PLLI2SN
 >> 6));

420 

 = (
ut32_t
)(((
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SR
) >> 28) & \

421 (
RCC_PLLI2SCFGR_PLLI2SR
 >> 28));

424 
lm
 = (
ut32_t
)(
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLM
);

426 if((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
=
RCC_PLLCFGR_PLLSRC_HSE
)

429 
i2sk
 = (
ut32_t
)(((
HSE_VALUE
 / 
lm
* 

/ 

);

433 
i2sk
 = (
ut32_t
)(((
HSI_VALUE
 / 
lm
* 

/ 

);

438 if(
I2S_InSu
->
I2S_MCLKOuut
 =
I2S_MCLKOuut_Eb
)

441 
tmp
 = (
ut16_t
)(((((
i2sk
 / 256* 10/ 
I2S_InSu
->
I2S_AudioFq
)) + 5);

446 
tmp
 = (
ut16_t
)(((((
i2sk
 / (32 * 
ckngth
)*10 ) / 
I2S_InSu
->
I2S_AudioFq
)) + 5);

450 
tmp
 =mp / 10;

453 
i2sodd
 = (
ut16_t
)(
tmp
 & (uint16_t)0x0001);

456 
i2sdiv
 = (
ut16_t
)((
tmp
 - 
i2sodd
) / 2);

459 
i2sodd
 = (
ut16_t
) (i2sodd << 8);

463 i((
i2sdiv
 < 2) || (i2sdiv > 0xFF))

466 
i2sdiv
 = 2;

467 
i2sodd
 = 0;

471 
SPIx
->
I2SPR
 = (
ut16_t
)((ut16_t)
i2sdiv
 | (ut16_t)(
i2sodd
 | (ut16_t)
I2S_InSu
->
I2S_MCLKOuut
));

474 
tmeg
 |(
ut16_t
)((ut16_t)
SPI_I2SCFGR_I2SMOD
 | (ut16_t)(
I2S_InSu
->
I2S_Mode
 | \

475 (
ut16_t
)(
I2S_InSu
->
I2S_Sndd
 | (ut16_t)(I2S_InSu->
I2S_DaFm
 | \

476 (
ut16_t
)
I2S_InSu
->
I2S_CPOL
))));

479 
SPIx
->
I2SCFGR
 = 
tmeg
;

480 
	}
}

487 
	$SPI_SuIn
(
SPI_InTyDef
* 
SPI_InSu
)

491 
SPI_InSu
->
SPI_Dei
 = 
SPI_Dei_2Les_FuDuex
;

493 
SPI_InSu
->
SPI_Mode
 = 
SPI_Mode_Sve
;

495 
SPI_InSu
->
SPI_DaSize
 = 
SPI_DaSize_8b
;

497 
SPI_InSu
->
SPI_CPOL
 = 
SPI_CPOL_Low
;

499 
SPI_InSu
->
SPI_CPHA
 = 
SPI_CPHA_1Edge
;

501 
SPI_InSu
->
SPI_NSS
 = 
SPI_NSS_Hd
;

503 
SPI_InSu
->
SPI_BaudRePsr
 = 
SPI_BaudRePsr_2
;

505 
SPI_InSu
->
SPI_FB
 = 
SPI_FB_MSB
;

507 
SPI_InSu
->
SPI_CRCPynoml
 = 7;

508 
	}
}

515 
	$I2S_SuIn
(
I2S_InTyDef
* 
I2S_InSu
)

519 
I2S_InSu
->
I2S_Mode
 = 
I2S_Mode_SveTx
;

522 
I2S_InSu
->
I2S_Sndd
 = 
I2S_Sndd_Phls
;

525 
I2S_InSu
->
I2S_DaFm
 = 
I2S_DaFm_16b
;

528 
I2S_InSu
->
I2S_MCLKOuut
 = 
I2S_MCLKOuut_Dib
;

531 
I2S_InSu
->
I2S_AudioFq
 = 
I2S_AudioFq_Deu
;

534 
I2S_InSu
->
I2S_CPOL
 = 
I2S_CPOL_Low
;

535 
	}
}

544 
	$SPI_Cmd
(
SPI_TyDef
* 
SPIx
, 
FuniڮS
 
NewS
)

547 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

548 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

549 i(
NewS
 !
DISABLE
)

552 
SPIx
->
CR1
 |
SPI_CR1_SPE
;

557 
SPIx
->
CR1
 &(
ut16_t
)~((ut16_t)
SPI_CR1_SPE
);

559 
	}
}

569 
	$I2S_Cmd
(
SPI_TyDef
* 
SPIx
, 
FuniڮS
 
NewS
)

572 
	`as_m
(
	`IS_SPI_23_PERIPH_EXT
(
SPIx
));

573 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

575 i(
NewS
 !
DISABLE
)

578 
SPIx
->
I2SCFGR
 |
SPI_I2SCFGR_I2SE
;

583 
SPIx
->
I2SCFGR
 &(
ut16_t
)~((ut16_t)
SPI_I2SCFGR_I2SE
);

585 
	}
}

596 
	$SPI_DaSizeCfig
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
SPI_DaSize
)

599 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

600 
	`as_m
(
	`IS_SPI_DATASIZE
(
SPI_DaSize
));

602 
SPIx
->
CR1
 &(
ut16_t
)~
SPI_DaSize_16b
;

604 
SPIx
->
CR1
 |
SPI_DaSize
;

605 
	}
}

616 
	$SPI_BiDeiڮLeCfig
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
SPI_Dei
)

619 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

620 
	`as_m
(
	`IS_SPI_DIRECTION
(
SPI_Dei
));

621 i(
SPI_Dei
 =
SPI_Dei_Tx
)

624 
SPIx
->
CR1
 |
SPI_Dei_Tx
;

629 
SPIx
->
CR1
 &
SPI_Dei_Rx
;

631 
	}
}

642 
	$SPI_NSSIlSoweCfig
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
SPI_NSSIlSo
)

645 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

646 
	`as_m
(
	`IS_SPI_NSS_INTERNAL
(
SPI_NSSIlSo
));

647 i(
SPI_NSSIlSo
 !
SPI_NSSIlSo_Ret
)

650 
SPIx
->
CR1
 |
SPI_NSSIlSo_S
;

655 
SPIx
->
CR1
 &
SPI_NSSIlSo_Ret
;

657 
	}
}

666 
	$SPI_SSOuutCmd
(
SPI_TyDef
* 
SPIx
, 
FuniڮS
 
NewS
)

669 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

670 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

671 i(
NewS
 !
DISABLE
)

674 
SPIx
->
CR2
 |(
ut16_t
)
SPI_CR2_SSOE
;

679 
SPIx
->
CR2
 &(
ut16_t
)~((ut16_t)
SPI_CR2_SSOE
);

681 
	}
}

697 
	$SPI_TIModeCmd
(
SPI_TyDef
* 
SPIx
, 
FuniڮS
 
NewS
)

700 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

701 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

703 i(
NewS
 !
DISABLE
)

706 
SPIx
->
CR2
 |
SPI_CR2_FRF
;

711 
SPIx
->
CR2
 &(
ut16_t
)~
SPI_CR2_FRF
;

713 
	}
}

734 
	$I2S_FuDuexCfig
(
SPI_TyDef
* 
I2Sxext
, 
I2S_InTyDef
* 
I2S_InSu
)

736 
ut16_t
 
tmeg
 = 0, 
tmp
 = 0;

739 
	`as_m
(
	`IS_I2S_EXT_PERIPH
(
I2Sxext
));

740 
	`as_m
(
	`IS_I2S_MODE
(
I2S_InSu
->
I2S_Mode
));

741 
	`as_m
(
	`IS_I2S_STANDARD
(
I2S_InSu
->
I2S_Sndd
));

742 
	`as_m
(
	`IS_I2S_DATA_FORMAT
(
I2S_InSu
->
I2S_DaFm
));

743 
	`as_m
(
	`IS_I2S_CPOL
(
I2S_InSu
->
I2S_CPOL
));

747 
I2Sxext
->
I2SCFGR
 &
I2SCFGR_CLEAR_MASK
;

748 
I2Sxext
->
I2SPR
 = 0x0002;

751 
tmeg
 = 
I2Sxext
->
I2SCFGR
;

754 i((
I2S_InSu
->
I2S_Mode
 =
I2S_Mode_MaTx
|| (I2S_InSu->I2S_Mod=
I2S_Mode_SveTx
))

756 
tmp
 = 
I2S_Mode_SveRx
;

760 i((
I2S_InSu
->
I2S_Mode
 =
I2S_Mode_MaRx
|| (I2S_InSu->I2S_Mod=
I2S_Mode_SveRx
))

762 
tmp
 = 
I2S_Mode_SveTx
;

768 
tmeg
 |(
ut16_t
)((ut16_t)
SPI_I2SCFGR_I2SMOD
 | (ut16_t)(
tmp
 | \

769 (
ut16_t
)(
I2S_InSu
->
I2S_Sndd
 | (ut16_t)(I2S_InSu->
I2S_DaFm
 | \

770 (
ut16_t
)
I2S_InSu
->
I2S_CPOL
))));

773 
I2Sxext
->
I2SCFGR
 = 
tmeg
;

774 
	}
}

808 
ut16_t
 
	$SPI_I2S_ReiveDa
(
SPI_TyDef
* 
SPIx
)

811 
	`as_m
(
	`IS_SPI_ALL_PERIPH_EXT
(
SPIx
));

814  
SPIx
->
DR
;

815 
	}
}

824 
	$SPI_I2S_SdDa
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
Da
)

827 
	`as_m
(
	`IS_SPI_ALL_PERIPH_EXT
(
SPIx
));

830 
SPIx
->
DR
 = 
Da
;

831 
	}
}

914 
	$SPI_CcuϋCRC
(
SPI_TyDef
* 
SPIx
, 
FuniڮS
 
NewS
)

917 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

918 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

919 i(
NewS
 !
DISABLE
)

922 
SPIx
->
CR1
 |
SPI_CR1_CRCEN
;

927 
SPIx
->
CR1
 &(
ut16_t
)~((ut16_t)
SPI_CR1_CRCEN
);

929 
	}
}

936 
	$SPI_TnsmCRC
(
SPI_TyDef
* 
SPIx
)

939 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

942 
SPIx
->
CR1
 |
SPI_CR1_CRCNEXT
;

943 
	}
}

954 
ut16_t
 
	$SPI_GCRC
(
SPI_TyDef
* 
SPIx
, 
ut8_t
 
SPI_CRC
)

956 
ut16_t
 
eg
 = 0;

958 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

959 
	`as_m
(
	`IS_SPI_CRC
(
SPI_CRC
));

960 i(
SPI_CRC
 !
SPI_CRC_Rx
)

963 
eg
 = 
SPIx
->
TXCRCR
;

968 
eg
 = 
SPIx
->
RXCRCR
;

971  
eg
;

972 
	}
}

979 
ut16_t
 
	$SPI_GCRCPynoml
(
SPI_TyDef
* 
SPIx
)

982 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

985  
SPIx
->
CRCPR
;

986 
	}
}

1016 
	$SPI_I2S_DMACmd
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
SPI_I2S_DMAReq
, 
FuniڮS
 
NewS
)

1019 
	`as_m
(
	`IS_SPI_ALL_PERIPH_EXT
(
SPIx
));

1020 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1021 
	`as_m
(
	`IS_SPI_I2S_DMAREQ
(
SPI_I2S_DMAReq
));

1023 i(
NewS
 !
DISABLE
)

1026 
SPIx
->
CR2
 |
SPI_I2S_DMAReq
;

1031 
SPIx
->
CR2
 &(
ut16_t
)~
SPI_I2S_DMAReq
;

1033 
	}
}

1124 
	$SPI_I2S_ITCfig
(
SPI_TyDef
* 
SPIx
, 
ut8_t
 
SPI_I2S_IT
, 
FuniڮS
 
NewS
)

1126 
ut16_t
 
pos
 = 0, 
mask
 = 0 ;

1129 
	`as_m
(
	`IS_SPI_ALL_PERIPH_EXT
(
SPIx
));

1130 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1131 
	`as_m
(
	`IS_SPI_I2S_CONFIG_IT
(
SPI_I2S_IT
));

1134 
pos
 = 
SPI_I2S_IT
 >> 4;

1137 
mask
 = (
ut16_t
)1 << (ut16_t)
pos
;

1139 i(
NewS
 !
DISABLE
)

1142 
SPIx
->
CR2
 |
mask
;

1147 
SPIx
->
CR2
 &(
ut16_t
)~
mask
;

1149 
	}
}

1168 
FgStus
 
	$SPI_I2S_GFgStus
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
SPI_I2S_FLAG
)

1170 
FgStus
 
bus
 = 
RESET
;

1172 
	`as_m
(
	`IS_SPI_ALL_PERIPH_EXT
(
SPIx
));

1173 
	`as_m
(
	`IS_SPI_I2S_GET_FLAG
(
SPI_I2S_FLAG
));

1176 i((
SPIx
->
SR
 & 
SPI_I2S_FLAG
!(
ut16_t
)
RESET
)

1179 
bus
 = 
SET
;

1184 
bus
 = 
RESET
;

1187  
bus
;

1188 
	}
}

1209 
	$SPI_I2S_CˬFg
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
SPI_I2S_FLAG
)

1212 
	`as_m
(
	`IS_SPI_ALL_PERIPH_EXT
(
SPIx
));

1213 
	`as_m
(
	`IS_SPI_I2S_CLEAR_FLAG
(
SPI_I2S_FLAG
));

1216 
SPIx
->
SR
 = (
ut16_t
)~
SPI_I2S_FLAG
;

1217 
	}
}

1234 
ITStus
 
	$SPI_I2S_GITStus
(
SPI_TyDef
* 
SPIx
, 
ut8_t
 
SPI_I2S_IT
)

1236 
ITStus
 
bus
 = 
RESET
;

1237 
ut16_t
 
pos
 = 0, 
mask
 = 0, 
abˡus
 = 0;

1240 
	`as_m
(
	`IS_SPI_ALL_PERIPH_EXT
(
SPIx
));

1241 
	`as_m
(
	`IS_SPI_I2S_GET_IT
(
SPI_I2S_IT
));

1244 
pos
 = 0x01 << (
SPI_I2S_IT
 & 0x0F);

1247 
mask
 = 
SPI_I2S_IT
 >> 4;

1250 
mask
 = 0x01 << itmask;

1253 
abˡus
 = (
SPIx
->
CR2
 & 
mask
) ;

1256 i(((
SPIx
->
SR
 & 
pos
!(
ut16_t
)
RESET
&& 
abˡus
)

1259 
bus
 = 
SET
;

1264 
bus
 = 
RESET
;

1267  
bus
;

1268 
	}
}

1289 
	$SPI_I2S_CˬITPdgB
(
SPI_TyDef
* 
SPIx
, 
ut8_t
 
SPI_I2S_IT
)

1291 
ut16_t
 
pos
 = 0;

1293 
	`as_m
(
	`IS_SPI_ALL_PERIPH_EXT
(
SPIx
));

1294 
	`as_m
(
	`IS_SPI_I2S_CLEAR_IT
(
SPI_I2S_IT
));

1297 
pos
 = 0x01 << (
SPI_I2S_IT
 & 0x0F);

1300 
SPIx
->
SR
 = (
ut16_t
)~
pos
;

1301 
	}
}

	@src/spl/stm32f4xx_syscfg.c

50 
	~"m32f4xx_syscfg.h
"

51 
	~"m32f4xx_rcc.h
"

65 
	#SYSCFG_OFFSET
 (
SYSCFG_BASE
 - 
PERIPH_BASE
)

	)

68 
	#MEMRMP_OFFSET
 
SYSCFG_OFFSET


	)

69 
	#UFB_MODE_BNumb
 ((
ut8_t
)0x8)

	)

70 
	#UFB_MODE_BB
 (
PERIPH_BB_BASE
 + (
MEMRMP_OFFSET
 * 32+ (
UFB_MODE_BNumb
 * 4))

	)

75 
	#PMC_OFFSET
 (
SYSCFG_OFFSET
 + 0x04)

	)

76 
	#MII_RMII_SEL_BNumb
 ((
ut8_t
)0x17)

	)

77 
	#PMC_MII_RMII_SEL_BB
 (
PERIPH_BB_BASE
 + (
PMC_OFFSET
 * 32+ (
MII_RMII_SEL_BNumb
 * 4))

	)

81 
	#CMPCR_OFFSET
 (
SYSCFG_OFFSET
 + 0x20)

	)

82 
	#CMP_PD_BNumb
 ((
ut8_t
)0x00)

	)

83 
	#CMPCR_CMP_PD_BB
 (
PERIPH_BB_BASE
 + (
CMPCR_OFFSET
 * 32+ (
CMP_PD_BNumb
 * 4))

	)

100 
	$SYSCFG_DeIn
()

102 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_SYSCFG
, 
ENABLE
);

103 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_SYSCFG
, 
DISABLE
);

104 
	}
}

118 
	$SYSCFG_MemyRemCfig
(
ut8_t
 
SYSCFG_MemyRem
)

121 
	`as_m
(
	`IS_SYSCFG_MEMORY_REMAP_CONFING
(
SYSCFG_MemyRem
));

123 
SYSCFG
->
MEMRMP
 = 
SYSCFG_MemyRem
;

124 
	}
}

139 
	$SYSCFG_MemySwpgBk
(
FuniڮS
 
NewS
)

142 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

144 *(
__IO
 
ut32_t
 *
UFB_MODE_BB
 = (ut32_t)
NewS
;

145 
	}
}

162 
	$SYSCFG_EXTILeCfig
(
ut8_t
 
EXTI_PtSourGPIOx
, ut8_
EXTI_PSourx
)

164 
ut32_t
 
tmp
 = 0x00;

167 
	`as_m
(
	`IS_EXTI_PORT_SOURCE
(
EXTI_PtSourGPIOx
));

168 
	`as_m
(
	`IS_EXTI_PIN_SOURCE
(
EXTI_PSourx
));

170 
tmp
 = ((
ut32_t
)0x0F<< (0x04 * (
EXTI_PSourx
 & (
ut8_t
)0x03));

171 
SYSCFG
->
EXTICR
[
EXTI_PSourx
 >> 0x02] &~
tmp
;

172 
SYSCFG
->
EXTICR
[
EXTI_PSourx
 >> 0x02] |(((
ut32_t
)
EXTI_PtSourGPIOx
<< (0x04 * (EXTI_PSourx & (
ut8_t
)0x03)));

173 
	}
}

183 
	$SYSCFG_ETH_MedICfig
(
ut32_t
 
SYSCFG_ETH_MedI
)

185 
	`as_m
(
	`IS_SYSCFG_ETH_MEDIA_INTERFACE
(
SYSCFG_ETH_MedI
));

187 *(
__IO
 
ut32_t
 *
PMC_MII_RMII_SEL_BB
 = 
SYSCFG_ETH_MedI
;

188 
	}
}

200 
	$SYSCFG_ComntiClCmd
(
FuniڮS
 
NewS
)

203 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

205 *(
__IO
 
ut32_t
 *
CMPCR_CMP_PD_BB
 = (ut32_t)
NewS
;

206 
	}
}

213 
FgStus
 
	$SYSCFG_GComntiClStus
()

215 
FgStus
 
bus
 = 
RESET
;

217 i((
SYSCFG
->
CMPCR
 & 
SYSCFG_CMPCR_READY
 ) !(
ut32_t
)
RESET
)

219 
bus
 = 
SET
;

223 
bus
 = 
RESET
;

225  
bus
;

226 
	}
}

	@src/spl/stm32f4xx_tim.c

119 
	~"m32f4xx_tim.h
"

120 
	~"m32f4xx_rcc.h
"

135 
	#SMCR_ETR_MASK
 ((
ut16_t
)0x00FF)

	)

136 
	#CCMR_OFFSET
 ((
ut16_t
)0x0018)

	)

137 
	#CCER_CCE_SET
 ((
ut16_t
)0x0001)

	)

138 
	#CCER_CCNE_SET
 ((
ut16_t
)0x0004)

	)

139 
	#CCMR_OC13M_MASK
 ((
ut16_t
)0xFF8F)

	)

140 
	#CCMR_OC24M_MASK
 ((
ut16_t
)0x8FFF)

	)

145 
TI1_Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPެy
, ut16_
TIM_ICSei
,

146 
ut16_t
 
TIM_ICFr
);

147 
TI2_Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPެy
, ut16_
TIM_ICSei
,

148 
ut16_t
 
TIM_ICFr
);

149 
TI3_Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPެy
, ut16_
TIM_ICSei
,

150 
ut16_t
 
TIM_ICFr
);

151 
TI4_Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPެy
, ut16_
TIM_ICSei
,

152 
ut16_t
 
TIM_ICFr
);

200 
	$TIM_DeIn
(
TIM_TyDef
* 
TIMx
)

203 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

205 i(
TIMx
 =
TIM1
)

207 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_TIM1
, 
ENABLE
);

208 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_TIM1
, 
DISABLE
);

210 i(
TIMx
 =
TIM2
)

212 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM2
, 
ENABLE
);

213 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM2
, 
DISABLE
);

215 i(
TIMx
 =
TIM3
)

217 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM3
, 
ENABLE
);

218 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM3
, 
DISABLE
);

220 i(
TIMx
 =
TIM4
)

222 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM4
, 
ENABLE
);

223 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM4
, 
DISABLE
);

225 i(
TIMx
 =
TIM5
)

227 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM5
, 
ENABLE
);

228 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM5
, 
DISABLE
);

230 i(
TIMx
 =
TIM6
)

232 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM6
, 
ENABLE
);

233 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM6
, 
DISABLE
);

235 i(
TIMx
 =
TIM7
)

237 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM7
, 
ENABLE
);

238 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM7
, 
DISABLE
);

240 i(
TIMx
 =
TIM8
)

242 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_TIM8
, 
ENABLE
);

243 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_TIM8
, 
DISABLE
);

245 i(
TIMx
 =
TIM9
)

247 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_TIM9
, 
ENABLE
);

248 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_TIM9
, 
DISABLE
);

250 i(
TIMx
 =
TIM10
)

252 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_TIM10
, 
ENABLE
);

253 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_TIM10
, 
DISABLE
);

255 i(
TIMx
 =
TIM11
)

257 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_TIM11
, 
ENABLE
);

258 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_TIM11
, 
DISABLE
);

260 i(
TIMx
 =
TIM12
)

262 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM12
, 
ENABLE
);

263 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM12
, 
DISABLE
);

265 i(
TIMx
 =
TIM13
)

267 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM13
, 
ENABLE
);

268 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM13
, 
DISABLE
);

272 i(
TIMx
 =
TIM14
)

274 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM14
, 
ENABLE
);

275 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM14
, 
DISABLE
);

278 
	}
}

288 
	$TIM_TimeBaIn
(
TIM_TyDef
* 
TIMx
, 
TIM_TimeBaInTyDef
* 
TIM_TimeBaInSu
)

290 
ut16_t
 
tmp1
 = 0;

293 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

294 
	`as_m
(
	`IS_TIM_COUNTER_MODE
(
TIM_TimeBaInSu
->
TIM_CouMode
));

295 
	`as_m
(
	`IS_TIM_CKD_DIV
(
TIM_TimeBaInSu
->
TIM_ClockDivisi
));

297 
tmp1
 = 
TIMx
->
CR1
;

299 if((
TIMx
 =
TIM1
|| (TIMx =
TIM8
)||

300 (
TIMx
 =
TIM2
|| (TIMx =
TIM3
)||

301 (
TIMx
 =
TIM4
|| (TIMx =
TIM5
))

304 
tmp1
 &(
ut16_t
)(~(
TIM_CR1_DIR
 | 
TIM_CR1_CMS
));

305 
tmp1
 |(
ut32_t
)
TIM_TimeBaInSu
->
TIM_CouMode
;

308 if((
TIMx
 !
TIM6
&& (TIMx !
TIM7
))

311 
tmp1
 &(
ut16_t
)(~
TIM_CR1_CKD
);

312 
tmp1
 |(
ut32_t
)
TIM_TimeBaInSu
->
TIM_ClockDivisi
;

315 
TIMx
->
CR1
 = 
tmp1
;

318 
TIMx
->
ARR
 = 
TIM_TimeBaInSu
->
TIM_Piod
 ;

321 
TIMx
->
PSC
 = 
TIM_TimeBaInSu
->
TIM_Psr
;

323 i((
TIMx
 =
TIM1
|| (TIMx =
TIM8
))

326 
TIMx
->
RCR
 = 
TIM_TimeBaInSu
->
TIM_RiCou
;

331 
TIMx
->
EGR
 = 
TIM_PSCRdMode_Immed
;

332 
	}
}

340 
	$TIM_TimeBaSuIn
(
TIM_TimeBaInTyDef
* 
TIM_TimeBaInSu
)

343 
TIM_TimeBaInSu
->
TIM_Piod
 = 0xFFFFFFFF;

344 
TIM_TimeBaInSu
->
TIM_Psr
 = 0x0000;

345 
TIM_TimeBaInSu
->
TIM_ClockDivisi
 = 
TIM_CKD_DIV1
;

346 
TIM_TimeBaInSu
->
TIM_CouMode
 = 
TIM_CouMode_Up
;

347 
TIM_TimeBaInSu
->
TIM_RiCou
 = 0x0000;

348 
	}
}

360 
	$TIM_PsrCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
Psr
, ut16_
TIM_PSCRdMode
)

363 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

364 
	`as_m
(
	`IS_TIM_PRESCALER_RELOAD
(
TIM_PSCRdMode
));

366 
TIMx
->
PSC
 = 
Psr
;

368 
TIMx
->
EGR
 = 
TIM_PSCRdMode
;

369 
	}
}

383 
	$TIM_CouModeCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_CouMode
)

385 
ut16_t
 
tmp1
 = 0;

388 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

389 
	`as_m
(
	`IS_TIM_COUNTER_MODE
(
TIM_CouMode
));

391 
tmp1
 = 
TIMx
->
CR1
;

394 
tmp1
 &(
ut16_t
)~(
TIM_CR1_DIR
 | 
TIM_CR1_CMS
);

397 
tmp1
 |
TIM_CouMode
;

400 
TIMx
->
CR1
 = 
tmp1
;

401 
	}
}

409 
	$TIM_SCou
(
TIM_TyDef
* 
TIMx
, 
ut32_t
 
Cou
)

412 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

415 
TIMx
->
CNT
 = 
Cou
;

416 
	}
}

424 
	$TIM_SAutܖd
(
TIM_TyDef
* 
TIMx
, 
ut32_t
 
Autܖd
)

427 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

430 
TIMx
->
ARR
 = 
Autܖd
;

431 
	}
}

438 
ut32_t
 
	$TIM_GCou
(
TIM_TyDef
* 
TIMx
)

441 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

444  
TIMx
->
CNT
;

445 
	}
}

452 
ut16_t
 
	$TIM_GPsr
(
TIM_TyDef
* 
TIMx
)

455 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

458  
TIMx
->
PSC
;

459 
	}
}

468 
	$TIM_UpdeDibCfig
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
)

471 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

472 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

474 i(
NewS
 !
DISABLE
)

477 
TIMx
->
CR1
 |
TIM_CR1_UDIS
;

482 
TIMx
->
CR1
 &(
ut16_t
)~
TIM_CR1_UDIS
;

484 
	}
}

497 
	$TIM_UpdeRequeCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_UpdeSour
)

500 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

501 
	`as_m
(
	`IS_TIM_UPDATE_SOURCE
(
TIM_UpdeSour
));

503 i(
TIM_UpdeSour
 !
TIM_UpdeSour_Glob
)

506 
TIMx
->
CR1
 |
TIM_CR1_URS
;

511 
TIMx
->
CR1
 &(
ut16_t
)~
TIM_CR1_URS
;

513 
	}
}

522 
	$TIM_ARRPldCfig
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
)

525 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

526 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

528 i(
NewS
 !
DISABLE
)

531 
TIMx
->
CR1
 |
TIM_CR1_ARPE
;

536 
TIMx
->
CR1
 &(
ut16_t
)~
TIM_CR1_ARPE
;

538 
	}
}

549 
	$TIM_SeOPulMode
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OPMode
)

552 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

553 
	`as_m
(
	`IS_TIM_OPM_MODE
(
TIM_OPMode
));

556 
TIMx
->
CR1
 &(
ut16_t
)~
TIM_CR1_OPM
;

559 
TIMx
->
CR1
 |
TIM_OPMode
;

560 
	}
}

572 
	$TIM_SClockDivisi
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_CKD
)

575 
	`as_m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

576 
	`as_m
(
	`IS_TIM_CKD_DIV
(
TIM_CKD
));

579 
TIMx
->
CR1
 &(
ut16_t
)(~
TIM_CR1_CKD
);

582 
TIMx
->
CR1
 |
TIM_CKD
;

583 
	}
}

592 
	$TIM_Cmd
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
)

595 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

596 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

598 i(
NewS
 !
DISABLE
)

601 
TIMx
->
CR1
 |
TIM_CR1_CEN
;

606 
TIMx
->
CR1
 &(
ut16_t
)~
TIM_CR1_CEN
;

608 
	}
}

673 
	$TIM_OC1In
(
TIM_TyDef
* 
TIMx
, 
TIM_OCInTyDef
* 
TIM_OCInSu
)

675 
ut16_t
 
tmpccmrx
 = 0, 
tmpcr
 = 0, 
tmp2
 = 0;

678 
	`as_m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

679 
	`as_m
(
	`IS_TIM_OC_MODE
(
TIM_OCInSu
->
TIM_OCMode
));

680 
	`as_m
(
	`IS_TIM_OUTPUT_STATE
(
TIM_OCInSu
->
TIM_OuutS
));

681 
	`as_m
(
	`IS_TIM_OC_POLARITY
(
TIM_OCInSu
->
TIM_OCPެy
));

684 
TIMx
->
CCER
 &(
ut16_t
)~
TIM_CCER_CC1E
;

687 
tmpcr
 = 
TIMx
->
CCER
;

689 
tmp2
 = 
TIMx
->
CR2
;

692 
tmpccmrx
 = 
TIMx
->
CCMR1
;

695 
tmpccmrx
 &(
ut16_t
)~
TIM_CCMR1_OC1M
;

696 
tmpccmrx
 &(
ut16_t
)~
TIM_CCMR1_CC1S
;

698 
tmpccmrx
 |
TIM_OCInSu
->
TIM_OCMode
;

701 
tmpcr
 &(
ut16_t
)~
TIM_CCER_CC1P
;

703 
tmpcr
 |
TIM_OCInSu
->
TIM_OCPެy
;

706 
tmpcr
 |
TIM_OCInSu
->
TIM_OuutS
;

708 if((
TIMx
 =
TIM1
|| (TIMx =
TIM8
))

710 
	`as_m
(
	`IS_TIM_OUTPUTN_STATE
(
TIM_OCInSu
->
TIM_OuutNS
));

711 
	`as_m
(
	`IS_TIM_OCN_POLARITY
(
TIM_OCInSu
->
TIM_OCNPެy
));

712 
	`as_m
(
	`IS_TIM_OCNIDLE_STATE
(
TIM_OCInSu
->
TIM_OCNIdS
));

713 
	`as_m
(
	`IS_TIM_OCIDLE_STATE
(
TIM_OCInSu
->
TIM_OCIdS
));

716 
tmpcr
 &(
ut16_t
)~
TIM_CCER_CC1NP
;

718 
tmpcr
 |
TIM_OCInSu
->
TIM_OCNPެy
;

720 
tmpcr
 &(
ut16_t
)~
TIM_CCER_CC1NE
;

723 
tmpcr
 |
TIM_OCInSu
->
TIM_OuutNS
;

725 
tmp2
 &(
ut16_t
)~
TIM_CR2_OIS1
;

726 
tmp2
 &(
ut16_t
)~
TIM_CR2_OIS1N
;

728 
tmp2
 |
TIM_OCInSu
->
TIM_OCIdS
;

730 
tmp2
 |
TIM_OCInSu
->
TIM_OCNIdS
;

733 
TIMx
->
CR2
 = 
tmp2
;

736 
TIMx
->
CCMR1
 = 
tmpccmrx
;

739 
TIMx
->
CCR1
 = 
TIM_OCInSu
->
TIM_Pul
;

742 
TIMx
->
CCER
 = 
tmpcr
;

743 
	}
}

754 
	$TIM_OC2In
(
TIM_TyDef
* 
TIMx
, 
TIM_OCInTyDef
* 
TIM_OCInSu
)

756 
ut16_t
 
tmpccmrx
 = 0, 
tmpcr
 = 0, 
tmp2
 = 0;

759 
	`as_m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

760 
	`as_m
(
	`IS_TIM_OC_MODE
(
TIM_OCInSu
->
TIM_OCMode
));

761 
	`as_m
(
	`IS_TIM_OUTPUT_STATE
(
TIM_OCInSu
->
TIM_OuutS
));

762 
	`as_m
(
	`IS_TIM_OC_POLARITY
(
TIM_OCInSu
->
TIM_OCPެy
));

765 
TIMx
->
CCER
 &(
ut16_t
)~
TIM_CCER_CC2E
;

768 
tmpcr
 = 
TIMx
->
CCER
;

770 
tmp2
 = 
TIMx
->
CR2
;

773 
tmpccmrx
 = 
TIMx
->
CCMR1
;

776 
tmpccmrx
 &(
ut16_t
)~
TIM_CCMR1_OC2M
;

777 
tmpccmrx
 &(
ut16_t
)~
TIM_CCMR1_CC2S
;

780 
tmpccmrx
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OCMode
 << 8);

783 
tmpcr
 &(
ut16_t
)~
TIM_CCER_CC2P
;

785 
tmpcr
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OCPެy
 << 4);

788 
tmpcr
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OuutS
 << 4);

790 if((
TIMx
 =
TIM1
|| (TIMx =
TIM8
))

792 
	`as_m
(
	`IS_TIM_OUTPUTN_STATE
(
TIM_OCInSu
->
TIM_OuutNS
));

793 
	`as_m
(
	`IS_TIM_OCN_POLARITY
(
TIM_OCInSu
->
TIM_OCNPެy
));

794 
	`as_m
(
	`IS_TIM_OCNIDLE_STATE
(
TIM_OCInSu
->
TIM_OCNIdS
));

795 
	`as_m
(
	`IS_TIM_OCIDLE_STATE
(
TIM_OCInSu
->
TIM_OCIdS
));

798 
tmpcr
 &(
ut16_t
)~
TIM_CCER_CC2NP
;

800 
tmpcr
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OCNPެy
 << 4);

802 
tmpcr
 &(
ut16_t
)~
TIM_CCER_CC2NE
;

805 
tmpcr
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OuutNS
 << 4);

807 
tmp2
 &(
ut16_t
)~
TIM_CR2_OIS2
;

808 
tmp2
 &(
ut16_t
)~
TIM_CR2_OIS2N
;

810 
tmp2
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OCIdS
 << 2);

812 
tmp2
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OCNIdS
 << 2);

815 
TIMx
->
CR2
 = 
tmp2
;

818 
TIMx
->
CCMR1
 = 
tmpccmrx
;

821 
TIMx
->
CCR2
 = 
TIM_OCInSu
->
TIM_Pul
;

824 
TIMx
->
CCER
 = 
tmpcr
;

825 
	}
}

835 
	$TIM_OC3In
(
TIM_TyDef
* 
TIMx
, 
TIM_OCInTyDef
* 
TIM_OCInSu
)

837 
ut16_t
 
tmpccmrx
 = 0, 
tmpcr
 = 0, 
tmp2
 = 0;

840 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

841 
	`as_m
(
	`IS_TIM_OC_MODE
(
TIM_OCInSu
->
TIM_OCMode
));

842 
	`as_m
(
	`IS_TIM_OUTPUT_STATE
(
TIM_OCInSu
->
TIM_OuutS
));

843 
	`as_m
(
	`IS_TIM_OC_POLARITY
(
TIM_OCInSu
->
TIM_OCPެy
));

846 
TIMx
->
CCER
 &(
ut16_t
)~
TIM_CCER_CC3E
;

849 
tmpcr
 = 
TIMx
->
CCER
;

851 
tmp2
 = 
TIMx
->
CR2
;

854 
tmpccmrx
 = 
TIMx
->
CCMR2
;

857 
tmpccmrx
 &(
ut16_t
)~
TIM_CCMR2_OC3M
;

858 
tmpccmrx
 &(
ut16_t
)~
TIM_CCMR2_CC3S
;

860 
tmpccmrx
 |
TIM_OCInSu
->
TIM_OCMode
;

863 
tmpcr
 &(
ut16_t
)~
TIM_CCER_CC3P
;

865 
tmpcr
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OCPެy
 << 8);

868 
tmpcr
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OuutS
 << 8);

870 if((
TIMx
 =
TIM1
|| (TIMx =
TIM8
))

872 
	`as_m
(
	`IS_TIM_OUTPUTN_STATE
(
TIM_OCInSu
->
TIM_OuutNS
));

873 
	`as_m
(
	`IS_TIM_OCN_POLARITY
(
TIM_OCInSu
->
TIM_OCNPެy
));

874 
	`as_m
(
	`IS_TIM_OCNIDLE_STATE
(
TIM_OCInSu
->
TIM_OCNIdS
));

875 
	`as_m
(
	`IS_TIM_OCIDLE_STATE
(
TIM_OCInSu
->
TIM_OCIdS
));

878 
tmpcr
 &(
ut16_t
)~
TIM_CCER_CC3NP
;

880 
tmpcr
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OCNPެy
 << 8);

882 
tmpcr
 &(
ut16_t
)~
TIM_CCER_CC3NE
;

885 
tmpcr
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OuutNS
 << 8);

887 
tmp2
 &(
ut16_t
)~
TIM_CR2_OIS3
;

888 
tmp2
 &(
ut16_t
)~
TIM_CR2_OIS3N
;

890 
tmp2
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OCIdS
 << 4);

892 
tmp2
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OCNIdS
 << 4);

895 
TIMx
->
CR2
 = 
tmp2
;

898 
TIMx
->
CCMR2
 = 
tmpccmrx
;

901 
TIMx
->
CCR3
 = 
TIM_OCInSu
->
TIM_Pul
;

904 
TIMx
->
CCER
 = 
tmpcr
;

905 
	}
}

915 
	$TIM_OC4In
(
TIM_TyDef
* 
TIMx
, 
TIM_OCInTyDef
* 
TIM_OCInSu
)

917 
ut16_t
 
tmpccmrx
 = 0, 
tmpcr
 = 0, 
tmp2
 = 0;

920 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

921 
	`as_m
(
	`IS_TIM_OC_MODE
(
TIM_OCInSu
->
TIM_OCMode
));

922 
	`as_m
(
	`IS_TIM_OUTPUT_STATE
(
TIM_OCInSu
->
TIM_OuutS
));

923 
	`as_m
(
	`IS_TIM_OC_POLARITY
(
TIM_OCInSu
->
TIM_OCPެy
));

926 
TIMx
->
CCER
 &(
ut16_t
)~
TIM_CCER_CC4E
;

929 
tmpcr
 = 
TIMx
->
CCER
;

931 
tmp2
 = 
TIMx
->
CR2
;

934 
tmpccmrx
 = 
TIMx
->
CCMR2
;

937 
tmpccmrx
 &(
ut16_t
)~
TIM_CCMR2_OC4M
;

938 
tmpccmrx
 &(
ut16_t
)~
TIM_CCMR2_CC4S
;

941 
tmpccmrx
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OCMode
 << 8);

944 
tmpcr
 &(
ut16_t
)~
TIM_CCER_CC4P
;

946 
tmpcr
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OCPެy
 << 12);

949 
tmpcr
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OuutS
 << 12);

951 if((
TIMx
 =
TIM1
|| (TIMx =
TIM8
))

953 
	`as_m
(
	`IS_TIM_OCIDLE_STATE
(
TIM_OCInSu
->
TIM_OCIdS
));

955 
tmp2
 &=(
ut16_t
~
TIM_CR2_OIS4
;

957 
tmp2
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OCIdS
 << 6);

960 
TIMx
->
CR2
 = 
tmp2
;

963 
TIMx
->
CCMR2
 = 
tmpccmrx
;

966 
TIMx
->
CCR4
 = 
TIM_OCInSu
->
TIM_Pul
;

969 
TIMx
->
CCER
 = 
tmpcr
;

970 
	}
}

978 
	$TIM_OCSuIn
(
TIM_OCInTyDef
* 
TIM_OCInSu
)

981 
TIM_OCInSu
->
TIM_OCMode
 = 
TIM_OCMode_Timg
;

982 
TIM_OCInSu
->
TIM_OuutS
 = 
TIM_OuutS_Dib
;

983 
TIM_OCInSu
->
TIM_OuutNS
 = 
TIM_OuutNS_Dib
;

984 
TIM_OCInSu
->
TIM_Pul
 = 0x00000000;

985 
TIM_OCInSu
->
TIM_OCPެy
 = 
TIM_OCPެy_High
;

986 
TIM_OCInSu
->
TIM_OCNPެy
 = 
TIM_OCPެy_High
;

987 
TIM_OCInSu
->
TIM_OCIdS
 = 
TIM_OCIdS_Ret
;

988 
TIM_OCInSu
->
TIM_OCNIdS
 = 
TIM_OCNIdS_Ret
;

989 
	}
}

1014 
	$TIM_SeOCxM
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_Chl
, ut16_
TIM_OCMode
)

1016 
ut32_t
 
tmp
 = 0;

1017 
ut16_t
 
tmp1
 = 0;

1020 
	`as_m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

1021 
	`as_m
(
	`IS_TIM_CHANNEL
(
TIM_Chl
));

1022 
	`as_m
(
	`IS_TIM_OCM
(
TIM_OCMode
));

1024 
tmp
 = (
ut32_t

TIMx
;

1025 
tmp
 +
CCMR_OFFSET
;

1027 
tmp1
 = 
CCER_CCE_SET
 << (
ut16_t
)
TIM_Chl
;

1030 
TIMx
->
CCER
 &(
ut16_t
~
tmp1
;

1032 if((
TIM_Chl
 =
TIM_Chl_1
||(TIM_Ch=
TIM_Chl_3
))

1034 
tmp
 +(
TIM_Chl
>>1);

1037 *(
__IO
 
ut32_t
 *
tmp
 &
CCMR_OC13M_MASK
;

1040 *(
__IO
 
ut32_t
 *
tmp
 |
TIM_OCMode
;

1044 
tmp
 +(
ut16_t
)(
TIM_Chl
 - (uint16_t)4)>> (uint16_t)1;

1047 *(
__IO
 
ut32_t
 *
tmp
 &
CCMR_OC24M_MASK
;

1050 *(
__IO
 
ut32_t
 *
tmp
 |(
ut16_t
)(
TIM_OCMode
 << 8);

1052 
	}
}

1060 
	$TIM_SCom1
(
TIM_TyDef
* 
TIMx
, 
ut32_t
 
Com1
)

1063 
	`as_m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

1066 
TIMx
->
CCR1
 = 
Com1
;

1067 
	}
}

1076 
	$TIM_SCom2
(
TIM_TyDef
* 
TIMx
, 
ut32_t
 
Com2
)

1079 
	`as_m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

1082 
TIMx
->
CCR2
 = 
Com2
;

1083 
	}
}

1091 
	$TIM_SCom3
(
TIM_TyDef
* 
TIMx
, 
ut32_t
 
Com3
)

1094 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1097 
TIMx
->
CCR3
 = 
Com3
;

1098 
	}
}

1106 
	$TIM_SCom4
(
TIM_TyDef
* 
TIMx
, 
ut32_t
 
Com4
)

1109 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1112 
TIMx
->
CCR4
 = 
Com4
;

1113 
	}
}

1124 
	$TIM_FdOC1Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_FdAi
)

1126 
ut16_t
 
tmpccmr1
 = 0;

1129 
	`as_m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

1130 
	`as_m
(
	`IS_TIM_FORCED_ACTION
(
TIM_FdAi
));

1131 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1134 
tmpccmr1
 &(
ut16_t
)~
TIM_CCMR1_OC1M
;

1137 
tmpccmr1
 |
TIM_FdAi
;

1140 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1141 
	}
}

1153 
	$TIM_FdOC2Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_FdAi
)

1155 
ut16_t
 
tmpccmr1
 = 0;

1158 
	`as_m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

1159 
	`as_m
(
	`IS_TIM_FORCED_ACTION
(
TIM_FdAi
));

1160 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1163 
tmpccmr1
 &(
ut16_t
)~
TIM_CCMR1_OC2M
;

1166 
tmpccmr1
 |(
ut16_t
)(
TIM_FdAi
 << 8);

1169 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1170 
	}
}

1181 
	$TIM_FdOC3Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_FdAi
)

1183 
ut16_t
 
tmpccmr2
 = 0;

1186 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1187 
	`as_m
(
	`IS_TIM_FORCED_ACTION
(
TIM_FdAi
));

1189 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1192 
tmpccmr2
 &(
ut16_t
)~
TIM_CCMR2_OC3M
;

1195 
tmpccmr2
 |
TIM_FdAi
;

1198 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1199 
	}
}

1210 
	$TIM_FdOC4Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_FdAi
)

1212 
ut16_t
 
tmpccmr2
 = 0;

1215 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1216 
	`as_m
(
	`IS_TIM_FORCED_ACTION
(
TIM_FdAi
));

1217 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1220 
tmpccmr2
 &(
ut16_t
)~
TIM_CCMR2_OC4M
;

1223 
tmpccmr2
 |(
ut16_t
)(
TIM_FdAi
 << 8);

1226 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1227 
	}
}

1238 
	$TIM_OC1PldCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPld
)

1240 
ut16_t
 
tmpccmr1
 = 0;

1243 
	`as_m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

1244 
	`as_m
(
	`IS_TIM_OCPRELOAD_STATE
(
TIM_OCPld
));

1246 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1249 
tmpccmr1
 &(
ut16_t
)(~
TIM_CCMR1_OC1PE
);

1252 
tmpccmr1
 |
TIM_OCPld
;

1255 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1256 
	}
}

1268 
	$TIM_OC2PldCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPld
)

1270 
ut16_t
 
tmpccmr1
 = 0;

1273 
	`as_m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

1274 
	`as_m
(
	`IS_TIM_OCPRELOAD_STATE
(
TIM_OCPld
));

1276 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1279 
tmpccmr1
 &(
ut16_t
)(~
TIM_CCMR1_OC2PE
);

1282 
tmpccmr1
 |(
ut16_t
)(
TIM_OCPld
 << 8);

1285 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1286 
	}
}

1297 
	$TIM_OC3PldCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPld
)

1299 
ut16_t
 
tmpccmr2
 = 0;

1302 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1303 
	`as_m
(
	`IS_TIM_OCPRELOAD_STATE
(
TIM_OCPld
));

1305 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1308 
tmpccmr2
 &(
ut16_t
)(~
TIM_CCMR2_OC3PE
);

1311 
tmpccmr2
 |
TIM_OCPld
;

1314 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1315 
	}
}

1326 
	$TIM_OC4PldCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPld
)

1328 
ut16_t
 
tmpccmr2
 = 0;

1331 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1332 
	`as_m
(
	`IS_TIM_OCPRELOAD_STATE
(
TIM_OCPld
));

1334 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1337 
tmpccmr2
 &(
ut16_t
)(~
TIM_CCMR2_OC4PE
);

1340 
tmpccmr2
 |(
ut16_t
)(
TIM_OCPld
 << 8);

1343 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1344 
	}
}

1355 
	$TIM_OC1FaCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCFa
)

1357 
ut16_t
 
tmpccmr1
 = 0;

1360 
	`as_m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

1361 
	`as_m
(
	`IS_TIM_OCFAST_STATE
(
TIM_OCFa
));

1364 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1367 
tmpccmr1
 &(
ut16_t
)~
TIM_CCMR1_OC1FE
;

1370 
tmpccmr1
 |
TIM_OCFa
;

1373 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1374 
	}
}

1386 
	$TIM_OC2FaCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCFa
)

1388 
ut16_t
 
tmpccmr1
 = 0;

1391 
	`as_m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

1392 
	`as_m
(
	`IS_TIM_OCFAST_STATE
(
TIM_OCFa
));

1395 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1398 
tmpccmr1
 &(
ut16_t
)(~
TIM_CCMR1_OC2FE
);

1401 
tmpccmr1
 |(
ut16_t
)(
TIM_OCFa
 << 8);

1404 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1405 
	}
}

1416 
	$TIM_OC3FaCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCFa
)

1418 
ut16_t
 
tmpccmr2
 = 0;

1421 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1422 
	`as_m
(
	`IS_TIM_OCFAST_STATE
(
TIM_OCFa
));

1425 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1428 
tmpccmr2
 &(
ut16_t
)~
TIM_CCMR2_OC3FE
;

1431 
tmpccmr2
 |
TIM_OCFa
;

1434 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1435 
	}
}

1446 
	$TIM_OC4FaCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCFa
)

1448 
ut16_t
 
tmpccmr2
 = 0;

1451 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1452 
	`as_m
(
	`IS_TIM_OCFAST_STATE
(
TIM_OCFa
));

1455 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1458 
tmpccmr2
 &(
ut16_t
)(~
TIM_CCMR2_OC4FE
);

1461 
tmpccmr2
 |(
ut16_t
)(
TIM_OCFa
 << 8);

1464 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1465 
	}
}

1476 
	$TIM_CˬOC1Ref
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCCˬ
)

1478 
ut16_t
 
tmpccmr1
 = 0;

1481 
	`as_m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

1482 
	`as_m
(
	`IS_TIM_OCCLEAR_STATE
(
TIM_OCCˬ
));

1484 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1487 
tmpccmr1
 &(
ut16_t
)~
TIM_CCMR1_OC1CE
;

1490 
tmpccmr1
 |
TIM_OCCˬ
;

1493 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1494 
	}
}

1506 
	$TIM_CˬOC2Ref
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCCˬ
)

1508 
ut16_t
 
tmpccmr1
 = 0;

1511 
	`as_m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

1512 
	`as_m
(
	`IS_TIM_OCCLEAR_STATE
(
TIM_OCCˬ
));

1514 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1517 
tmpccmr1
 &(
ut16_t
)~
TIM_CCMR1_OC2CE
;

1520 
tmpccmr1
 |(
ut16_t
)(
TIM_OCCˬ
 << 8);

1523 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1524 
	}
}

1535 
	$TIM_CˬOC3Ref
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCCˬ
)

1537 
ut16_t
 
tmpccmr2
 = 0;

1540 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1541 
	`as_m
(
	`IS_TIM_OCCLEAR_STATE
(
TIM_OCCˬ
));

1543 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1546 
tmpccmr2
 &(
ut16_t
)~
TIM_CCMR2_OC3CE
;

1549 
tmpccmr2
 |
TIM_OCCˬ
;

1552 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1553 
	}
}

1564 
	$TIM_CˬOC4Ref
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCCˬ
)

1566 
ut16_t
 
tmpccmr2
 = 0;

1569 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1570 
	`as_m
(
	`IS_TIM_OCCLEAR_STATE
(
TIM_OCCˬ
));

1572 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1575 
tmpccmr2
 &(
ut16_t
)~
TIM_CCMR2_OC4CE
;

1578 
tmpccmr2
 |(
ut16_t
)(
TIM_OCCˬ
 << 8);

1581 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1582 
	}
}

1593 
	$TIM_OC1PެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPެy
)

1595 
ut16_t
 
tmpcr
 = 0;

1598 
	`as_m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

1599 
	`as_m
(
	`IS_TIM_OC_POLARITY
(
TIM_OCPެy
));

1601 
tmpcr
 = 
TIMx
->
CCER
;

1604 
tmpcr
 &(
ut16_t
)(~
TIM_CCER_CC1P
);

1605 
tmpcr
 |
TIM_OCPެy
;

1608 
TIMx
->
CCER
 = 
tmpcr
;

1609 
	}
}

1620 
	$TIM_OC1NPެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCNPެy
)

1622 
ut16_t
 
tmpcr
 = 0;

1624 
	`as_m
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

1625 
	`as_m
(
	`IS_TIM_OCN_POLARITY
(
TIM_OCNPެy
));

1627 
tmpcr
 = 
TIMx
->
CCER
;

1630 
tmpcr
 &(
ut16_t
)~
TIM_CCER_CC1NP
;

1631 
tmpcr
 |
TIM_OCNPެy
;

1634 
TIMx
->
CCER
 = 
tmpcr
;

1635 
	}
}

1647 
	$TIM_OC2PެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPެy
)

1649 
ut16_t
 
tmpcr
 = 0;

1652 
	`as_m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

1653 
	`as_m
(
	`IS_TIM_OC_POLARITY
(
TIM_OCPެy
));

1655 
tmpcr
 = 
TIMx
->
CCER
;

1658 
tmpcr
 &(
ut16_t
)(~
TIM_CCER_CC2P
);

1659 
tmpcr
 |(
ut16_t
)(
TIM_OCPެy
 << 4);

1662 
TIMx
->
CCER
 = 
tmpcr
;

1663 
	}
}

1674 
	$TIM_OC2NPެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCNPެy
)

1676 
ut16_t
 
tmpcr
 = 0;

1679 
	`as_m
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

1680 
	`as_m
(
	`IS_TIM_OCN_POLARITY
(
TIM_OCNPެy
));

1682 
tmpcr
 = 
TIMx
->
CCER
;

1685 
tmpcr
 &(
ut16_t
)~
TIM_CCER_CC2NP
;

1686 
tmpcr
 |(
ut16_t
)(
TIM_OCNPެy
 << 4);

1689 
TIMx
->
CCER
 = 
tmpcr
;

1690 
	}
}

1701 
	$TIM_OC3PެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPެy
)

1703 
ut16_t
 
tmpcr
 = 0;

1706 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1707 
	`as_m
(
	`IS_TIM_OC_POLARITY
(
TIM_OCPެy
));

1709 
tmpcr
 = 
TIMx
->
CCER
;

1712 
tmpcr
 &(
ut16_t
)~
TIM_CCER_CC3P
;

1713 
tmpcr
 |(
ut16_t
)(
TIM_OCPެy
 << 8);

1716 
TIMx
->
CCER
 = 
tmpcr
;

1717 
	}
}

1728 
	$TIM_OC3NPެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCNPެy
)

1730 
ut16_t
 
tmpcr
 = 0;

1733 
	`as_m
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

1734 
	`as_m
(
	`IS_TIM_OCN_POLARITY
(
TIM_OCNPެy
));

1736 
tmpcr
 = 
TIMx
->
CCER
;

1739 
tmpcr
 &(
ut16_t
)~
TIM_CCER_CC3NP
;

1740 
tmpcr
 |(
ut16_t
)(
TIM_OCNPެy
 << 8);

1743 
TIMx
->
CCER
 = 
tmpcr
;

1744 
	}
}

1755 
	$TIM_OC4PެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPެy
)

1757 
ut16_t
 
tmpcr
 = 0;

1760 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1761 
	`as_m
(
	`IS_TIM_OC_POLARITY
(
TIM_OCPެy
));

1763 
tmpcr
 = 
TIMx
->
CCER
;

1766 
tmpcr
 &(
ut16_t
)~
TIM_CCER_CC4P
;

1767 
tmpcr
 |(
ut16_t
)(
TIM_OCPެy
 << 12);

1770 
TIMx
->
CCER
 = 
tmpcr
;

1771 
	}
}

1786 
	$TIM_CCxCmd
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_Chl
, ut16_
TIM_CCx
)

1788 
ut16_t
 
tmp
 = 0;

1791 
	`as_m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

1792 
	`as_m
(
	`IS_TIM_CHANNEL
(
TIM_Chl
));

1793 
	`as_m
(
	`IS_TIM_CCX
(
TIM_CCx
));

1795 
tmp
 = 
CCER_CCE_SET
 << 
TIM_Chl
;

1798 
TIMx
->
CCER
 &(
ut16_t
)~ 
tmp
;

1801 
TIMx
->
CCER
 |(
ut16_t
)(
TIM_CCx
 << 
TIM_Chl
);

1802 
	}
}

1816 
	$TIM_CCxNCmd
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_Chl
, ut16_
TIM_CCxN
)

1818 
ut16_t
 
tmp
 = 0;

1821 
	`as_m
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

1822 
	`as_m
(
	`IS_TIM_COMPLEMENTARY_CHANNEL
(
TIM_Chl
));

1823 
	`as_m
(
	`IS_TIM_CCXN
(
TIM_CCxN
));

1825 
tmp
 = 
CCER_CCNE_SET
 << 
TIM_Chl
;

1828 
TIMx
->
CCER
 &(
ut16_t
~
tmp
;

1831 
TIMx
->
CCER
 |(
ut16_t
)(
TIM_CCxN
 << 
TIM_Chl
);

1832 
	}
}

1900 
	$TIM_ICIn
(
TIM_TyDef
* 
TIMx
, 
TIM_ICInTyDef
* 
TIM_ICInSu
)

1903 
	`as_m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

1904 
	`as_m
(
	`IS_TIM_IC_POLARITY
(
TIM_ICInSu
->
TIM_ICPެy
));

1905 
	`as_m
(
	`IS_TIM_IC_SELECTION
(
TIM_ICInSu
->
TIM_ICSei
));

1906 
	`as_m
(
	`IS_TIM_IC_PRESCALER
(
TIM_ICInSu
->
TIM_ICPsr
));

1907 
	`as_m
(
	`IS_TIM_IC_FILTER
(
TIM_ICInSu
->
TIM_ICFr
));

1909 i(
TIM_ICInSu
->
TIM_Chl
 =
TIM_Chl_1
)

1912 
	`TI1_Cfig
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPެy
,

1913 
TIM_ICInSu
->
TIM_ICSei
,

1914 
TIM_ICInSu
->
TIM_ICFr
);

1916 
	`TIM_SIC1Psr
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPsr
);

1918 i(
TIM_ICInSu
->
TIM_Chl
 =
TIM_Chl_2
)

1921 
	`as_m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

1922 
	`TI2_Cfig
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPެy
,

1923 
TIM_ICInSu
->
TIM_ICSei
,

1924 
TIM_ICInSu
->
TIM_ICFr
);

1926 
	`TIM_SIC2Psr
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPsr
);

1928 i(
TIM_ICInSu
->
TIM_Chl
 =
TIM_Chl_3
)

1931 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1932 
	`TI3_Cfig
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPެy
,

1933 
TIM_ICInSu
->
TIM_ICSei
,

1934 
TIM_ICInSu
->
TIM_ICFr
);

1936 
	`TIM_SIC3Psr
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPsr
);

1941 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1942 
	`TI4_Cfig
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPެy
,

1943 
TIM_ICInSu
->
TIM_ICSei
,

1944 
TIM_ICInSu
->
TIM_ICFr
);

1946 
	`TIM_SIC4Psr
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPsr
);

1948 
	}
}

1956 
	$TIM_ICSuIn
(
TIM_ICInTyDef
* 
TIM_ICInSu
)

1959 
TIM_ICInSu
->
TIM_Chl
 = 
TIM_Chl_1
;

1960 
TIM_ICInSu
->
TIM_ICPެy
 = 
TIM_ICPެy_Risg
;

1961 
TIM_ICInSu
->
TIM_ICSei
 = 
TIM_ICSei_DeTI
;

1962 
TIM_ICInSu
->
TIM_ICPsr
 = 
TIM_ICPSC_DIV1
;

1963 
TIM_ICInSu
->
TIM_ICFr
 = 0x00;

1964 
	}
}

1975 
	$TIM_PWMICfig
(
TIM_TyDef
* 
TIMx
, 
TIM_ICInTyDef
* 
TIM_ICInSu
)

1977 
ut16_t
 
icposެy
 = 
TIM_ICPެy_Risg
;

1978 
ut16_t
 
icposei
 = 
TIM_ICSei_DeTI
;

1981 
	`as_m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

1984 i(
TIM_ICInSu
->
TIM_ICPެy
 =
TIM_ICPެy_Risg
)

1986 
icposެy
 = 
TIM_ICPެy_Flg
;

1990 
icposެy
 = 
TIM_ICPެy_Risg
;

1993 i(
TIM_ICInSu
->
TIM_ICSei
 =
TIM_ICSei_DeTI
)

1995 
icposei
 = 
TIM_ICSei_IndeTI
;

1999 
icposei
 = 
TIM_ICSei_DeTI
;

2001 i(
TIM_ICInSu
->
TIM_Chl
 =
TIM_Chl_1
)

2004 
	`TI1_Cfig
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPެy
, TIM_ICInSu->
TIM_ICSei
,

2005 
TIM_ICInSu
->
TIM_ICFr
);

2007 
	`TIM_SIC1Psr
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPsr
);

2009 
	`TI2_Cfig
(
TIMx
, 
icposެy
, 
icposei
, 
TIM_ICInSu
->
TIM_ICFr
);

2011 
	`TIM_SIC2Psr
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPsr
);

2016 
	`TI2_Cfig
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPެy
, TIM_ICInSu->
TIM_ICSei
,

2017 
TIM_ICInSu
->
TIM_ICFr
);

2019 
	`TIM_SIC2Psr
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPsr
);

2021 
	`TI1_Cfig
(
TIMx
, 
icposެy
, 
icposei
, 
TIM_ICInSu
->
TIM_ICFr
);

2023 
	`TIM_SIC1Psr
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPsr
);

2025 
	}
}

2032 
ut32_t
 
	$TIM_GCtu1
(
TIM_TyDef
* 
TIMx
)

2035 
	`as_m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

2038  
TIMx
->
CCR1
;

2039 
	}
}

2047 
ut32_t
 
	$TIM_GCtu2
(
TIM_TyDef
* 
TIMx
)

2050 
	`as_m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

2053  
TIMx
->
CCR2
;

2054 
	}
}

2061 
ut32_t
 
	$TIM_GCtu3
(
TIM_TyDef
* 
TIMx
)

2064 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2067  
TIMx
->
CCR3
;

2068 
	}
}

2075 
ut32_t
 
	$TIM_GCtu4
(
TIM_TyDef
* 
TIMx
)

2078 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2081  
TIMx
->
CCR4
;

2082 
	}
}

2095 
	$TIM_SIC1Psr
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPSC
)

2098 
	`as_m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

2099 
	`as_m
(
	`IS_TIM_IC_PRESCALER
(
TIM_ICPSC
));

2102 
TIMx
->
CCMR1
 &(
ut16_t
)~
TIM_CCMR1_IC1PSC
;

2105 
TIMx
->
CCMR1
 |
TIM_ICPSC
;

2106 
	}
}

2120 
	$TIM_SIC2Psr
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPSC
)

2123 
	`as_m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

2124 
	`as_m
(
	`IS_TIM_IC_PRESCALER
(
TIM_ICPSC
));

2127 
TIMx
->
CCMR1
 &(
ut16_t
)~
TIM_CCMR1_IC2PSC
;

2130 
TIMx
->
CCMR1
 |(
ut16_t
)(
TIM_ICPSC
 << 8);

2131 
	}
}

2144 
	$TIM_SIC3Psr
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPSC
)

2147 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2148 
	`as_m
(
	`IS_TIM_IC_PRESCALER
(
TIM_ICPSC
));

2151 
TIMx
->
CCMR2
 &(
ut16_t
)~
TIM_CCMR2_IC3PSC
;

2154 
TIMx
->
CCMR2
 |
TIM_ICPSC
;

2155 
	}
}

2168 
	$TIM_SIC4Psr
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPSC
)

2171 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2172 
	`as_m
(
	`IS_TIM_IC_PRESCALER
(
TIM_ICPSC
));

2175 
TIMx
->
CCMR2
 &(
ut16_t
)~
TIM_CCMR2_IC4PSC
;

2178 
TIMx
->
CCMR2
 |(
ut16_t
)(
TIM_ICPSC
 << 8);

2179 
	}
}

2221 
	$TIM_BDTRCfig
(
TIM_TyDef
* 
TIMx
, 
TIM_BDTRInTyDef
 *
TIM_BDTRInSu
)

2224 
	`as_m
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

2225 
	`as_m
(
	`IS_TIM_OSSR_STATE
(
TIM_BDTRInSu
->
TIM_OSSRS
));

2226 
	`as_m
(
	`IS_TIM_OSSI_STATE
(
TIM_BDTRInSu
->
TIM_OSSIS
));

2227 
	`as_m
(
	`IS_TIM_LOCK_LEVEL
(
TIM_BDTRInSu
->
TIM_LOCKLev
));

2228 
	`as_m
(
	`IS_TIM_BREAK_STATE
(
TIM_BDTRInSu
->
TIM_Bak
));

2229 
	`as_m
(
	`IS_TIM_BREAK_POLARITY
(
TIM_BDTRInSu
->
TIM_BakPެy
));

2230 
	`as_m
(
	`IS_TIM_AUTOMATIC_OUTPUT_STATE
(
TIM_BDTRInSu
->
TIM_AutomicOuut
));

2234 
TIMx
->
BDTR
 = (
ut32_t
)
TIM_BDTRInSu
->
TIM_OSSRS
 | TIM_BDTRInSu->
TIM_OSSIS
 |

2235 
TIM_BDTRInSu
->
TIM_LOCKLev
 | TIM_BDTRInSu->
TIM_DdTime
 |

2236 
TIM_BDTRInSu
->
TIM_Bak
 | TIM_BDTRInSu->
TIM_BakPެy
 |

2237 
TIM_BDTRInSu
->
TIM_AutomicOuut
;

2238 
	}
}

2246 
	$TIM_BDTRSuIn
(
TIM_BDTRInTyDef
* 
TIM_BDTRInSu
)

2249 
TIM_BDTRInSu
->
TIM_OSSRS
 = 
TIM_OSSRS_Dib
;

2250 
TIM_BDTRInSu
->
TIM_OSSIS
 = 
TIM_OSSIS_Dib
;

2251 
TIM_BDTRInSu
->
TIM_LOCKLev
 = 
TIM_LOCKLev_OFF
;

2252 
TIM_BDTRInSu
->
TIM_DdTime
 = 0x00;

2253 
TIM_BDTRInSu
->
TIM_Bak
 = 
TIM_Bak_Dib
;

2254 
TIM_BDTRInSu
->
TIM_BakPެy
 = 
TIM_BakPެy_Low
;

2255 
TIM_BDTRInSu
->
TIM_AutomicOuut
 = 
TIM_AutomicOuut_Dib
;

2256 
	}
}

2265 
	$TIM_ClPWMOuuts
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
)

2268 
	`as_m
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

2269 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

2271 i(
NewS
 !
DISABLE
)

2274 
TIMx
->
BDTR
 |
TIM_BDTR_MOE
;

2279 
TIMx
->
BDTR
 &(
ut16_t
)~
TIM_BDTR_MOE
;

2281 
	}
}

2290 
	$TIM_SeCOM
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
)

2293 
	`as_m
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

2294 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

2296 i(
NewS
 !
DISABLE
)

2299 
TIMx
->
CR2
 |
TIM_CR2_CCUS
;

2304 
TIMx
->
CR2
 &(
ut16_t
)~
TIM_CR2_CCUS
;

2306 
	}
}

2315 
	$TIM_CCPldCڌ
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
)

2318 
	`as_m
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

2319 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

2320 i(
NewS
 !
DISABLE
)

2323 
TIMx
->
CR2
 |
TIM_CR2_CCPC
;

2328 
TIMx
->
CR2
 &(
ut16_t
)~
TIM_CR2_CCPC
;

2330 
	}
}

2372 
	$TIM_ITCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_IT
, 
FuniڮS
 
NewS
)

2375 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2376 
	`as_m
(
	`IS_TIM_IT
(
TIM_IT
));

2377 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

2379 i(
NewS
 !
DISABLE
)

2382 
TIMx
->
DIER
 |
TIM_IT
;

2387 
TIMx
->
DIER
 &(
ut16_t
)~
TIM_IT
;

2389 
	}
}

2410 
	$TIM_GeEvt
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_EvtSour
)

2413 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2414 
	`as_m
(
	`IS_TIM_EVENT_SOURCE
(
TIM_EvtSour
));

2417 
TIMx
->
EGR
 = 
TIM_EvtSour
;

2418 
	}
}

2443 
FgStus
 
	$TIM_GFgStus
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_FLAG
)

2445 
ITStus
 
bus
 = 
RESET
;

2447 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2448 
	`as_m
(
	`IS_TIM_GET_FLAG
(
TIM_FLAG
));

2451 i((
TIMx
->
SR
 & 
TIM_FLAG
!(
ut16_t
)
RESET
)

2453 
bus
 = 
SET
;

2457 
bus
 = 
RESET
;

2459  
bus
;

2460 
	}
}

2485 
	$TIM_CˬFg
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_FLAG
)

2488 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2491 
TIMx
->
SR
 = (
ut16_t
)~
TIM_FLAG
;

2492 
	}
}

2513 
ITStus
 
	$TIM_GITStus
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_IT
)

2515 
ITStus
 
bus
 = 
RESET
;

2516 
ut16_t
 
us
 = 0x0, 
ab
 = 0x0;

2518 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2519 
	`as_m
(
	`IS_TIM_GET_IT
(
TIM_IT
));

2521 
us
 = 
TIMx
->
SR
 & 
TIM_IT
;

2523 
ab
 = 
TIMx
->
DIER
 & 
TIM_IT
;

2524 i((
us
 !(
ut16_t
)
RESET
&& (
ab
 != (uint16_t)RESET))

2526 
bus
 = 
SET
;

2530 
bus
 = 
RESET
;

2532  
bus
;

2533 
	}
}

2554 
	$TIM_CˬITPdgB
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_IT
)

2557 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2560 
TIMx
->
SR
 = (
ut16_t
)~
TIM_IT
;

2561 
	}
}

2591 
	$TIM_DMACfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_DMABa
, ut16_
TIM_DMABurLgth
)

2594 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2595 
	`as_m
(
	`IS_TIM_DMA_BASE
(
TIM_DMABa
));

2596 
	`as_m
(
	`IS_TIM_DMA_LENGTH
(
TIM_DMABurLgth
));

2599 
TIMx
->
DCR
 = 
TIM_DMABa
 | 
TIM_DMABurLgth
;

2600 
	}
}

2618 
	$TIM_DMACmd
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_DMASour
, 
FuniڮS
 
NewS
)

2621 
	`as_m
(
	`IS_TIM_LIST5_PERIPH
(
TIMx
));

2622 
	`as_m
(
	`IS_TIM_DMA_SOURCE
(
TIM_DMASour
));

2623 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

2625 i(
NewS
 !
DISABLE
)

2628 
TIMx
->
DIER
 |
TIM_DMASour
;

2633 
TIMx
->
DIER
 &(
ut16_t
)~
TIM_DMASour
;

2635 
	}
}

2644 
	$TIM_SeCCDMA
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
)

2647 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2648 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

2650 i(
NewS
 !
DISABLE
)

2653 
TIMx
->
CR2
 |
TIM_CR2_CCDS
;

2658 
TIMx
->
CR2
 &(
ut16_t
)~
TIM_CR2_CCDS
;

2660 
	}
}

2683 
	$TIM_IlClockCfig
(
TIM_TyDef
* 
TIMx
)

2686 
	`as_m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

2689 
TIMx
->
SMCR
 &(
ut16_t
)~
TIM_SMCR_SMS
;

2690 
	}
}

2704 
	$TIM_ITRxExClockCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_IutTriggSour
)

2707 
	`as_m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

2708 
	`as_m
(
	`IS_TIM_INTERNAL_TRIGGER_SELECTION
(
TIM_IutTriggSour
));

2711 
	`TIM_SeIutTrigg
(
TIMx
, 
TIM_IutTriggSour
);

2714 
TIMx
->
SMCR
 |
TIM_SveMode_Ex1
;

2715 
	}
}

2734 
	$TIM_TIxExClockCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_TIxExCLKSour
,

2735 
ut16_t
 
TIM_ICPެy
, ut16_
ICFr
)

2738 
	`as_m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

2739 
	`as_m
(
	`IS_TIM_IC_POLARITY
(
TIM_ICPެy
));

2740 
	`as_m
(
	`IS_TIM_IC_FILTER
(
ICFr
));

2743 i(
TIM_TIxExCLKSour
 =
TIM_TIxExCLK1Sour_TI2
)

2745 
	`TI2_Cfig
(
TIMx
, 
TIM_ICPެy
, 
TIM_ICSei_DeTI
, 
ICFr
);

2749 
	`TI1_Cfig
(
TIMx
, 
TIM_ICPެy
, 
TIM_ICSei_DeTI
, 
ICFr
);

2752 
	`TIM_SeIutTrigg
(
TIMx
, 
TIM_TIxExCLKSour
);

2754 
TIMx
->
SMCR
 |
TIM_SveMode_Ex1
;

2755 
	}
}

2774 
	$TIM_ETRClockMode1Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ExtTRGPsr
,

2775 
ut16_t
 
TIM_ExtTRGPެy
, ut16_
ExtTRGFr
)

2777 
ut16_t
 
tmpsm
 = 0;

2780 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2781 
	`as_m
(
	`IS_TIM_EXT_PRESCALER
(
TIM_ExtTRGPsr
));

2782 
	`as_m
(
	`IS_TIM_EXT_POLARITY
(
TIM_ExtTRGPެy
));

2783 
	`as_m
(
	`IS_TIM_EXT_FILTER
(
ExtTRGFr
));

2785 
	`TIM_ETRCfig
(
TIMx
, 
TIM_ExtTRGPsr
, 
TIM_ExtTRGPެy
, 
ExtTRGFr
);

2788 
tmpsm
 = 
TIMx
->
SMCR
;

2791 
tmpsm
 &(
ut16_t
)~
TIM_SMCR_SMS
;

2794 
tmpsm
 |
TIM_SveMode_Ex1
;

2797 
tmpsm
 &(
ut16_t
)~
TIM_SMCR_TS
;

2798 
tmpsm
 |
TIM_TS_ETRF
;

2801 
TIMx
->
SMCR
 = 
tmpsm
;

2802 
	}
}

2821 
	$TIM_ETRClockMode2Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ExtTRGPsr
,

2822 
ut16_t
 
TIM_ExtTRGPެy
, ut16_
ExtTRGFr
)

2825 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2826 
	`as_m
(
	`IS_TIM_EXT_PRESCALER
(
TIM_ExtTRGPsr
));

2827 
	`as_m
(
	`IS_TIM_EXT_POLARITY
(
TIM_ExtTRGPެy
));

2828 
	`as_m
(
	`IS_TIM_EXT_FILTER
(
ExtTRGFr
));

2831 
	`TIM_ETRCfig
(
TIMx
, 
TIM_ExtTRGPsr
, 
TIM_ExtTRGPެy
, 
ExtTRGFr
);

2834 
TIMx
->
SMCR
 |
TIM_SMCR_ECE
;

2835 
	}
}

2892 
	$TIM_SeIutTrigg
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_IutTriggSour
)

2894 
ut16_t
 
tmpsm
 = 0;

2897 
	`as_m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

2898 
	`as_m
(
	`IS_TIM_TRIGGER_SELECTION
(
TIM_IutTriggSour
));

2901 
tmpsm
 = 
TIMx
->
SMCR
;

2904 
tmpsm
 &(
ut16_t
)~
TIM_SMCR_TS
;

2907 
tmpsm
 |
TIM_IutTriggSour
;

2910 
TIMx
->
SMCR
 = 
tmpsm
;

2911 
	}
}

2935 
	$TIM_SeOuutTrigg
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_TRGOSour
)

2938 
	`as_m
(
	`IS_TIM_LIST5_PERIPH
(
TIMx
));

2939 
	`as_m
(
	`IS_TIM_TRGO_SOURCE
(
TIM_TRGOSour
));

2942 
TIMx
->
CR2
 &(
ut16_t
)~
TIM_CR2_MMS
;

2944 
TIMx
->
CR2
 |
TIM_TRGOSour
;

2945 
	}
}

2959 
	$TIM_SeSveMode
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_SveMode
)

2962 
	`as_m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

2963 
	`as_m
(
	`IS_TIM_SLAVE_MODE
(
TIM_SveMode
));

2966 
TIMx
->
SMCR
 &(
ut16_t
)~
TIM_SMCR_SMS
;

2969 
TIMx
->
SMCR
 |
TIM_SveMode
;

2970 
	}
}

2982 
	$TIM_SeMaSveMode
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_MaSveMode
)

2985 
	`as_m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

2986 
	`as_m
(
	`IS_TIM_MSM_STATE
(
TIM_MaSveMode
));

2989 
TIMx
->
SMCR
 &(
ut16_t
)~
TIM_SMCR_MSM
;

2992 
TIMx
->
SMCR
 |
TIM_MaSveMode
;

2993 
	}
}

3012 
	$TIM_ETRCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ExtTRGPsr
,

3013 
ut16_t
 
TIM_ExtTRGPެy
, ut16_
ExtTRGFr
)

3015 
ut16_t
 
tmpsm
 = 0;

3018 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

3019 
	`as_m
(
	`IS_TIM_EXT_PRESCALER
(
TIM_ExtTRGPsr
));

3020 
	`as_m
(
	`IS_TIM_EXT_POLARITY
(
TIM_ExtTRGPެy
));

3021 
	`as_m
(
	`IS_TIM_EXT_FILTER
(
ExtTRGFr
));

3023 
tmpsm
 = 
TIMx
->
SMCR
;

3026 
tmpsm
 &
SMCR_ETR_MASK
;

3029 
tmpsm
 |(
ut16_t
)(
TIM_ExtTRGPsr
 | (ut16_t)(
TIM_ExtTRGPެy
 | (ut16_t)(
ExtTRGFr
 << (uint16_t)8)));

3032 
TIMx
->
SMCR
 = 
tmpsm
;

3033 
	}
}

3070 
	$TIM_EncodICfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_EncodMode
,

3071 
ut16_t
 
TIM_IC1Pެy
, ut16_
TIM_IC2Pެy
)

3073 
ut16_t
 
tmpsm
 = 0;

3074 
ut16_t
 
tmpccmr1
 = 0;

3075 
ut16_t
 
tmpcr
 = 0;

3078 
	`as_m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

3079 
	`as_m
(
	`IS_TIM_ENCODER_MODE
(
TIM_EncodMode
));

3080 
	`as_m
(
	`IS_TIM_IC_POLARITY
(
TIM_IC1Pެy
));

3081 
	`as_m
(
	`IS_TIM_IC_POLARITY
(
TIM_IC2Pެy
));

3084 
tmpsm
 = 
TIMx
->
SMCR
;

3087 
tmpccmr1
 = 
TIMx
->
CCMR1
;

3090 
tmpcr
 = 
TIMx
->
CCER
;

3093 
tmpsm
 &(
ut16_t
)~
TIM_SMCR_SMS
;

3094 
tmpsm
 |
TIM_EncodMode
;

3097 
tmpccmr1
 &((
ut16_t
)~
TIM_CCMR1_CC1S
& ((ut16_t)~
TIM_CCMR1_CC2S
);

3098 
tmpccmr1
 |
TIM_CCMR1_CC1S_0
 | 
TIM_CCMR1_CC2S_0
;

3101 
tmpcr
 &((
ut16_t
)~
TIM_CCER_CC1P
& ((ut16_t)~
TIM_CCER_CC2P
);

3102 
tmpcr
 |(
ut16_t
)(
TIM_IC1Pެy
 | (ut16_t)(
TIM_IC2Pެy
 << (uint16_t)4));

3105 
TIMx
->
SMCR
 = 
tmpsm
;

3108 
TIMx
->
CCMR1
 = 
tmpccmr1
;

3111 
TIMx
->
CCER
 = 
tmpcr
;

3112 
	}
}

3122 
	$TIM_SeHlSs
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
)

3125 
	`as_m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

3126 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

3128 i(
NewS
 !
DISABLE
)

3131 
TIMx
->
CR2
 |
TIM_CR2_TI1S
;

3136 
TIMx
->
CR2
 &(
ut16_t
)~
TIM_CR2_TI1S
;

3138 
	}
}

3173 
	$TIM_RemCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_Rem
)

3176 
	`as_m
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

3177 
	`as_m
(
	`IS_TIM_REMAP
(
TIM_Rem
));

3180 
TIMx
->
OR
 = 
TIM_Rem
;

3181 
	}
}

3204 
	$TI1_Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPެy
, ut16_
TIM_ICSei
,

3205 
ut16_t
 
TIM_ICFr
)

3207 
ut16_t
 
tmpccmr1
 = 0, 
tmpcr
 = 0;

3210 
TIMx
->
CCER
 &(
ut16_t
)~
TIM_CCER_CC1E
;

3211 
tmpccmr1
 = 
TIMx
->
CCMR1
;

3212 
tmpcr
 = 
TIMx
->
CCER
;

3215 
tmpccmr1
 &((
ut16_t
)~
TIM_CCMR1_CC1S
& ((ut16_t)~
TIM_CCMR1_IC1F
);

3216 
tmpccmr1
 |(
ut16_t
)(
TIM_ICSei
 | (ut16_t)(
TIM_ICFr
 << (uint16_t)4));

3219 
tmpcr
 &(
ut16_t
)~(
TIM_CCER_CC1P
 | 
TIM_CCER_CC1NP
);

3220 
tmpcr
 |(
ut16_t
)(
TIM_ICPެy
 | (ut16_t)
TIM_CCER_CC1E
);

3223 
TIMx
->
CCMR1
 = 
tmpccmr1
;

3224 
TIMx
->
CCER
 = 
tmpcr
;

3225 
	}
}

3245 
	$TI2_Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPެy
, ut16_
TIM_ICSei
,

3246 
ut16_t
 
TIM_ICFr
)

3248 
ut16_t
 
tmpccmr1
 = 0, 
tmpcr
 = 0, 
tmp
 = 0;

3251 
TIMx
->
CCER
 &(
ut16_t
)~
TIM_CCER_CC2E
;

3252 
tmpccmr1
 = 
TIMx
->
CCMR1
;

3253 
tmpcr
 = 
TIMx
->
CCER
;

3254 
tmp
 = (
ut16_t
)(
TIM_ICPެy
 << 4);

3257 
tmpccmr1
 &((
ut16_t
)~
TIM_CCMR1_CC2S
& ((ut16_t)~
TIM_CCMR1_IC2F
);

3258 
tmpccmr1
 |(
ut16_t
)(
TIM_ICFr
 << 12);

3259 
tmpccmr1
 |(
ut16_t
)(
TIM_ICSei
 << 8);

3262 
tmpcr
 &(
ut16_t
)~(
TIM_CCER_CC2P
 | 
TIM_CCER_CC2NP
);

3263 
tmpcr
 |(
ut16_t
)(
tmp
 | (ut16_t)
TIM_CCER_CC2E
);

3266 
TIMx
->
CCMR1
 = 
tmpccmr1
 ;

3267 
TIMx
->
CCER
 = 
tmpcr
;

3268 
	}
}

3287 
	$TI3_Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPެy
, ut16_
TIM_ICSei
,

3288 
ut16_t
 
TIM_ICFr
)

3290 
ut16_t
 
tmpccmr2
 = 0, 
tmpcr
 = 0, 
tmp
 = 0;

3293 
TIMx
->
CCER
 &(
ut16_t
)~
TIM_CCER_CC3E
;

3294 
tmpccmr2
 = 
TIMx
->
CCMR2
;

3295 
tmpcr
 = 
TIMx
->
CCER
;

3296 
tmp
 = (
ut16_t
)(
TIM_ICPެy
 << 8);

3299 
tmpccmr2
 &((
ut16_t
)~
TIM_CCMR1_CC1S
& ((ut16_t)~
TIM_CCMR2_IC3F
);

3300 
tmpccmr2
 |(
ut16_t
)(
TIM_ICSei
 | (ut16_t)(
TIM_ICFr
 << (uint16_t)4));

3303 
tmpcr
 &(
ut16_t
)~(
TIM_CCER_CC3P
 | 
TIM_CCER_CC3NP
);

3304 
tmpcr
 |(
ut16_t
)(
tmp
 | (ut16_t)
TIM_CCER_CC3E
);

3307 
TIMx
->
CCMR2
 = 
tmpccmr2
;

3308 
TIMx
->
CCER
 = 
tmpcr
;

3309 
	}
}

3328 
	$TI4_Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPެy
, ut16_
TIM_ICSei
,

3329 
ut16_t
 
TIM_ICFr
)

3331 
ut16_t
 
tmpccmr2
 = 0, 
tmpcr
 = 0, 
tmp
 = 0;

3334 
TIMx
->
CCER
 &(
ut16_t
)~
TIM_CCER_CC4E
;

3335 
tmpccmr2
 = 
TIMx
->
CCMR2
;

3336 
tmpcr
 = 
TIMx
->
CCER
;

3337 
tmp
 = (
ut16_t
)(
TIM_ICPެy
 << 12);

3340 
tmpccmr2
 &((
ut16_t
)~
TIM_CCMR1_CC2S
& ((ut16_t)~
TIM_CCMR1_IC2F
);

3341 
tmpccmr2
 |(
ut16_t
)(
TIM_ICSei
 << 8);

3342 
tmpccmr2
 |(
ut16_t
)(
TIM_ICFr
 << 12);

3345 
tmpcr
 &(
ut16_t
)~(
TIM_CCER_CC4P
 | 
TIM_CCER_CC4NP
);

3346 
tmpcr
 |(
ut16_t
)(
tmp
 | (ut16_t)
TIM_CCER_CC4E
);

3349 
TIMx
->
CCMR2
 = 
tmpccmr2
;

3350 
TIMx
->
CCER
 = 
tmpcr
 ;

3351 
	}
}

	@src/spl/stm32f4xx_usart.c

92 #ifde 
USE_FULL_ASSERT


102 
	#as_m
(
ex
(x? ()0 : 
	`as_ed
((
ut8_t
 *)
__FILE__
, 
__LINE__
))

	)

104 
as_ed
(
ut8_t
* 
fe
, 
ut32_t
 
le
);

106 
	#as_m
(
ex
(()0)

	)

111 
	~"m32f4xx_u.h
"

112 
	~"m32f4xx_rcc.h
"

127 
	#CR1_CLEAR_MASK
 ((
ut16_t
)(
USART_CR1_M
 | 
USART_CR1_PCE
 | \

	)

128 
	gUSART_CR1_PS
 | 
	gUSART_CR1_TE
 | \

129 
	gUSART_CR1_RE
))

132 
	#CR2_CLOCK_CLEAR_MASK
 ((
ut16_t
)(
USART_CR2_CLKEN
 | 
USART_CR2_CPOL
 | \

	)

133 
	gUSART_CR2_CPHA
 | 
	gUSART_CR2_LBCL
))

136 
	#CR3_CLEAR_MASK
 ((
ut16_t
)(
USART_CR3_RTSE
 | 
USART_CR3_CTSE
))

	)

139 
	#IT_MASK
 ((
ut16_t
)0x001F)

	)

206 
	$USART_DeIn
(
USART_TyDef
* 
USARTx
)

209 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

211 i(
USARTx
 =
USART1
)

213 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_USART1
, 
ENABLE
);

214 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_USART1
, 
DISABLE
);

216 i(
USARTx
 =
USART2
)

218 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_USART2
, 
ENABLE
);

219 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_USART2
, 
DISABLE
);

221 i(
USARTx
 =
USART3
)

223 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_USART3
, 
ENABLE
);

224 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_USART3
, 
DISABLE
);

226 i(
USARTx
 =
UART4
)

228 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_UART4
, 
ENABLE
);

229 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_UART4
, 
DISABLE
);

231 i(
USARTx
 =
UART5
)

233 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_UART5
, 
ENABLE
);

234 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_UART5
, 
DISABLE
);

236 i(
USARTx
 =
USART6
)

238 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_USART6
, 
ENABLE
);

239 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_USART6
, 
DISABLE
);

241 i(
USARTx
 =
UART7
)

243 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_UART7
, 
ENABLE
);

244 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_UART7
, 
DISABLE
);

248 i(
USARTx
 =
UART8
)

250 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_UART8
, 
ENABLE
);

251 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_UART8
, 
DISABLE
);

254 
	}
}

265 
	$USART_In
(
USART_TyDef
* 
USARTx
, 
USART_InTyDef
* 
USART_InSu
)

267 
ut32_t
 
tmeg
 = 0x00, 
bock
 = 0x00;

268 
ut32_t
 
gdivid
 = 0x00;

269 
ut32_t
 
aiڮdivid
 = 0x00;

270 
RCC_ClocksTyDef
 
RCC_ClocksStus
;

273 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

274 
	`as_m
(
	`IS_USART_BAUDRATE
(
USART_InSu
->
USART_BaudRe
));

275 
	`as_m
(
	`IS_USART_WORD_LENGTH
(
USART_InSu
->
USART_WdLgth
));

276 
	`as_m
(
	`IS_USART_STOPBITS
(
USART_InSu
->
USART_StBs
));

277 
	`as_m
(
	`IS_USART_PARITY
(
USART_InSu
->
USART_Py
));

278 
	`as_m
(
	`IS_USART_MODE
(
USART_InSu
->
USART_Mode
));

279 
	`as_m
(
	`IS_USART_HARDWARE_FLOW_CONTROL
(
USART_InSu
->
USART_HdweFlowCڌ
));

282 i(
USART_InSu
->
USART_HdweFlowCڌ
 !
USART_HdweFlowCڌ_Ne
)

284 
	`as_m
(
	`IS_USART_1236_PERIPH
(
USARTx
));

288 
tmeg
 = 
USARTx
->
CR2
;

291 
tmeg
 &(
ut32_t
)~((ut32_t)
USART_CR2_STOP
);

295 
tmeg
 |(
ut32_t
)
USART_InSu
->
USART_StBs
;

298 
USARTx
->
CR2
 = (
ut16_t
)
tmeg
;

301 
tmeg
 = 
USARTx
->
CR1
;

304 
tmeg
 &(
ut32_t
)~((ut32_t)
CR1_CLEAR_MASK
);

310 
tmeg
 |(
ut32_t
)
USART_InSu
->
USART_WdLgth
 | USART_InSu->
USART_Py
 |

311 
USART_InSu
->
USART_Mode
;

314 
USARTx
->
CR1
 = (
ut16_t
)
tmeg
;

317 
tmeg
 = 
USARTx
->
CR3
;

320 
tmeg
 &(
ut32_t
)~((ut32_t)
CR3_CLEAR_MASK
);

325 
tmeg
 |
USART_InSu
->
USART_HdweFlowCڌ
;

328 
USARTx
->
CR3
 = (
ut16_t
)
tmeg
;

332 
	`RCC_GClocksFq
(&
RCC_ClocksStus
);

334 i((
USARTx
 =
USART1
|| (USARTx =
USART6
))

336 
bock
 = 
RCC_ClocksStus
.
PCLK2_Fqucy
;

340 
bock
 = 
RCC_ClocksStus
.
PCLK1_Fqucy
;

344 i((
USARTx
->
CR1
 & 
USART_CR1_OVER8
) != 0)

347 
gdivid
 = ((25 * 
bock
/ (2 * (
USART_InSu
->
USART_BaudRe
)));

352 
gdivid
 = ((25 * 
bock
/ (4 * (
USART_InSu
->
USART_BaudRe
)));

354 
tmeg
 = (
gdivid
 / 100) << 4;

357 
aiڮdivid
 = 
gdivid
 - (100 * (
tmeg
 >> 4));

360 i((
USARTx
->
CR1
 & 
USART_CR1_OVER8
) != 0)

362 
tmeg
 |((((
aiڮdivid
 * 8+ 50/ 100)& ((
ut8_t
)0x07);

366 
tmeg
 |((((
aiڮdivid
 * 16+ 50/ 100)& ((
ut8_t
)0x0F);

370 
USARTx
->
BRR
 = (
ut16_t
)
tmeg
;

371 
	}
}

379 
	$USART_SuIn
(
USART_InTyDef
* 
USART_InSu
)

382 
USART_InSu
->
USART_BaudRe
 = 9600;

383 
USART_InSu
->
USART_WdLgth
 = 
USART_WdLgth_8b
;

384 
USART_InSu
->
USART_StBs
 = 
USART_StBs_1
;

385 
USART_InSu
->
USART_Py
 = 
USART_Py_No
 ;

386 
USART_InSu
->
USART_Mode
 = 
USART_Mode_Rx
 | 
USART_Mode_Tx
;

387 
USART_InSu
->
USART_HdweFlowCڌ
 = 
USART_HdweFlowCڌ_Ne
;

388 
	}
}

399 
	$USART_ClockIn
(
USART_TyDef
* 
USARTx
, 
USART_ClockInTyDef
* 
USART_ClockInSu
)

401 
ut32_t
 
tmeg
 = 0x00;

403 
	`as_m
(
	`IS_USART_1236_PERIPH
(
USARTx
));

404 
	`as_m
(
	`IS_USART_CLOCK
(
USART_ClockInSu
->
USART_Clock
));

405 
	`as_m
(
	`IS_USART_CPOL
(
USART_ClockInSu
->
USART_CPOL
));

406 
	`as_m
(
	`IS_USART_CPHA
(
USART_ClockInSu
->
USART_CPHA
));

407 
	`as_m
(
	`IS_USART_LASTBIT
(
USART_ClockInSu
->
USART_LaB
));

410 
tmeg
 = 
USARTx
->
CR2
;

412 
tmeg
 &(
ut32_t
)~((ut32_t)
CR2_CLOCK_CLEAR_MASK
);

418 
tmeg
 |(
ut32_t
)
USART_ClockInSu
->
USART_Clock
 | USART_ClockInSu->
USART_CPOL
 |

419 
USART_ClockInSu
->
USART_CPHA
 | USART_ClockInSu->
USART_LaB
;

421 
USARTx
->
CR2
 = (
ut16_t
)
tmeg
;

422 
	}
}

430 
	$USART_ClockSuIn
(
USART_ClockInTyDef
* 
USART_ClockInSu
)

433 
USART_ClockInSu
->
USART_Clock
 = 
USART_Clock_Dib
;

434 
USART_ClockInSu
->
USART_CPOL
 = 
USART_CPOL_Low
;

435 
USART_ClockInSu
->
USART_CPHA
 = 
USART_CPHA_1Edge
;

436 
USART_ClockInSu
->
USART_LaB
 = 
USART_LaB_Dib
;

437 
	}
}

447 
	$USART_Cmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
)

450 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

451 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

453 i(
NewS
 !
DISABLE
)

456 
USARTx
->
CR1
 |
USART_CR1_UE
;

461 
USARTx
->
CR1
 &(
ut16_t
)~((ut16_t)
USART_CR1_UE
);

463 
	}
}

473 
	$USART_SPsr
(
USART_TyDef
* 
USARTx
, 
ut8_t
 
USART_Psr
)

476 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

479 
USARTx
->
GTPR
 &
USART_GTPR_GT
;

481 
USARTx
->
GTPR
 |
USART_Psr
;

482 
	}
}

494 
	$USART_OvSamg8Cmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
)

497 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

498 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

500 i(
NewS
 !
DISABLE
)

503 
USARTx
->
CR1
 |
USART_CR1_OVER8
;

508 
USARTx
->
CR1
 &(
ut16_t
)~((ut16_t)
USART_CR1_OVER8
);

510 
	}
}

520 
	$USART_OBMhodCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
)

523 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

524 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

526 i(
NewS
 !
DISABLE
)

529 
USARTx
->
CR3
 |
USART_CR3_ONEBIT
;

534 
USARTx
->
CR3
 &(
ut16_t
)~((ut16_t)
USART_CR3_ONEBIT
);

536 
	}
}

577 
	$USART_SdDa
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
Da
)

580 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

581 
	`as_m
(
	`IS_USART_DATA
(
Da
));

584 
USARTx
->
DR
 = (
Da
 & (
ut16_t
)0x01FF);

585 
	}
}

593 
ut16_t
 
	$USART_ReiveDa
(
USART_TyDef
* 
USARTx
)

596 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

599  (
ut16_t
)(
USARTx
->
DR
 & (uint16_t)0x01FF);

600 
	}
}

645 
	$USART_SAddss
(
USART_TyDef
* 
USARTx
, 
ut8_t
 
USART_Addss
)

648 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

649 
	`as_m
(
	`IS_USART_ADDRESS
(
USART_Addss
));

652 
USARTx
->
CR2
 &(
ut16_t
)~((ut16_t)
USART_CR2_ADD
);

654 
USARTx
->
CR2
 |
USART_Addss
;

655 
	}
}

665 
	$USART_ReivWakeUpCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
)

668 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

669 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

671 i(
NewS
 !
DISABLE
)

674 
USARTx
->
CR1
 |
USART_CR1_RWU
;

679 
USARTx
->
CR1
 &(
ut16_t
)~((ut16_t)
USART_CR1_RWU
);

681 
	}
}

692 
	$USART_WakeUpCfig
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_WakeUp
)

695 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

696 
	`as_m
(
	`IS_USART_WAKEUP
(
USART_WakeUp
));

698 
USARTx
->
CR1
 &(
ut16_t
)~((ut16_t)
USART_CR1_WAKE
);

699 
USARTx
->
CR1
 |
USART_WakeUp
;

700 
	}
}

761 
	$USART_LINBakDeLgthCfig
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_LINBakDeLgth
)

764 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

765 
	`as_m
(
	`IS_USART_LIN_BREAK_DETECT_LENGTH
(
USART_LINBakDeLgth
));

767 
USARTx
->
CR2
 &(
ut16_t
)~((ut16_t)
USART_CR2_LBDL
);

768 
USARTx
->
CR2
 |
USART_LINBakDeLgth
;

769 
	}
}

779 
	$USART_LINCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
)

782 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

783 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

785 i(
NewS
 !
DISABLE
)

788 
USARTx
->
CR2
 |
USART_CR2_LINEN
;

793 
USARTx
->
CR2
 &(
ut16_t
)~((ut16_t)
USART_CR2_LINEN
);

795 
	}
}

803 
	$USART_SdBak
(
USART_TyDef
* 
USARTx
)

806 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

809 
USARTx
->
CR1
 |
USART_CR1_SBK
;

810 
	}
}

856 
	$USART_HfDuexCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
)

859 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

860 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

862 i(
NewS
 !
DISABLE
)

865 
USARTx
->
CR3
 |
USART_CR3_HDSEL
;

870 
USARTx
->
CR3
 &(
ut16_t
)~((ut16_t)
USART_CR3_HDSEL
);

872 
	}
}

940 
	$USART_SGudTime
(
USART_TyDef
* 
USARTx
, 
ut8_t
 
USART_GudTime
)

943 
	`as_m
(
	`IS_USART_1236_PERIPH
(
USARTx
));

946 
USARTx
->
GTPR
 &
USART_GTPR_PSC
;

948 
USARTx
->
GTPR
 |(
ut16_t
)((ut16_t)
USART_GudTime
 << 0x08);

949 
	}
}

959 
	$USART_SmtCdCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
)

962 
	`as_m
(
	`IS_USART_1236_PERIPH
(
USARTx
));

963 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

964 i(
NewS
 !
DISABLE
)

967 
USARTx
->
CR3
 |
USART_CR3_SCEN
;

972 
USARTx
->
CR3
 &(
ut16_t
)~((ut16_t)
USART_CR3_SCEN
);

974 
	}
}

984 
	$USART_SmtCdNACKCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
)

987 
	`as_m
(
	`IS_USART_1236_PERIPH
(
USARTx
));

988 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

989 i(
NewS
 !
DISABLE
)

992 
USARTx
->
CR3
 |
USART_CR3_NACK
;

997 
USARTx
->
CR3
 &(
ut16_t
)~((ut16_t)
USART_CR3_NACK
);

999 
	}
}

1055 
	$USART_IrDACfig
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_IrDAMode
)

1058 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1059 
	`as_m
(
	`IS_USART_IRDA_MODE
(
USART_IrDAMode
));

1061 
USARTx
->
CR3
 &(
ut16_t
)~((ut16_t)
USART_CR3_IRLP
);

1062 
USARTx
->
CR3
 |
USART_IrDAMode
;

1063 
	}
}

1073 
	$USART_IrDACmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
)

1076 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1077 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1079 i(
NewS
 !
DISABLE
)

1082 
USARTx
->
CR3
 |
USART_CR3_IREN
;

1087 
USARTx
->
CR3
 &(
ut16_t
)~((ut16_t)
USART_CR3_IREN
);

1089 
	}
}

1119 
	$USART_DMACmd
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_DMAReq
, 
FuniڮS
 
NewS
)

1122 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1123 
	`as_m
(
	`IS_USART_DMAREQ
(
USART_DMAReq
));

1124 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1126 i(
NewS
 !
DISABLE
)

1130 
USARTx
->
CR3
 |
USART_DMAReq
;

1136 
USARTx
->
CR3
 &(
ut16_t
)~
USART_DMAReq
;

1138 
	}
}

1251 
	$USART_ITCfig
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_IT
, 
FuniڮS
 
NewS
)

1253 
ut32_t
 
ug
 = 0x00, 
pos
 = 0x00, 
mask
 = 0x00;

1254 
ut32_t
 
uxba
 = 0x00;

1256 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1257 
	`as_m
(
	`IS_USART_CONFIG_IT
(
USART_IT
));

1258 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1261 i(
USART_IT
 =
USART_IT_CTS
)

1263 
	`as_m
(
	`IS_USART_1236_PERIPH
(
USARTx
));

1266 
uxba
 = (
ut32_t
)
USARTx
;

1269 
ug
 = (((
ut8_t
)
USART_IT
) >> 0x05);

1272 
pos
 = 
USART_IT
 & 
IT_MASK
;

1273 
mask
 = (((
ut32_t
)0x01<< 
pos
);

1275 i(
ug
 == 0x01)

1277 
uxba
 += 0x0C;

1279 i(
ug
 == 0x02)

1281 
uxba
 += 0x10;

1285 
uxba
 += 0x14;

1287 i(
NewS
 !
DISABLE
)

1289 *(
__IO
 
ut32_t
*)
uxba
 |
mask
;

1293 *(
__IO
 
ut32_t
*)
uxba
 &~
mask
;

1295 
	}
}

1315 
FgStus
 
	$USART_GFgStus
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_FLAG
)

1317 
FgStus
 
bus
 = 
RESET
;

1319 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1320 
	`as_m
(
	`IS_USART_FLAG
(
USART_FLAG
));

1323 i(
USART_FLAG
 =
USART_FLAG_CTS
)

1325 
	`as_m
(
	`IS_USART_1236_PERIPH
(
USARTx
));

1328 i((
USARTx
->
SR
 & 
USART_FLAG
!(
ut16_t
)
RESET
)

1330 
bus
 = 
SET
;

1334 
bus
 = 
RESET
;

1336  
bus
;

1337 
	}
}

1364 
	$USART_CˬFg
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_FLAG
)

1367 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1368 
	`as_m
(
	`IS_USART_CLEAR_FLAG
(
USART_FLAG
));

1371 i((
USART_FLAG
 & 
USART_FLAG_CTS
) == USART_FLAG_CTS)

1373 
	`as_m
(
	`IS_USART_1236_PERIPH
(
USARTx
));

1376 
USARTx
->
SR
 = (
ut16_t
)~
USART_FLAG
;

1377 
	}
}

1398 
ITStus
 
	$USART_GITStus
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_IT
)

1400 
ut32_t
 
bpos
 = 0x00, 
mask
 = 0x00, 
ug
 = 0x00;

1401 
ITStus
 
bus
 = 
RESET
;

1403 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1404 
	`as_m
(
	`IS_USART_GET_IT
(
USART_IT
));

1407 i(
USART_IT
 =
USART_IT_CTS
)

1409 
	`as_m
(
	`IS_USART_1236_PERIPH
(
USARTx
));

1413 
ug
 = (((
ut8_t
)
USART_IT
) >> 0x05);

1415 
mask
 = 
USART_IT
 & 
IT_MASK
;

1416 
mask
 = (
ut32_t
)0x01 << itmask;

1418 i(
ug
 == 0x01)

1420 
mask
 &
USARTx
->
CR1
;

1422 i(
ug
 == 0x02)

1424 
mask
 &
USARTx
->
CR2
;

1428 
mask
 &
USARTx
->
CR3
;

1431 
bpos
 = 
USART_IT
 >> 0x08;

1432 
bpos
 = (
ut32_t
)0x01 << bitpos;

1433 
bpos
 &
USARTx
->
SR
;

1434 i((
mask
 !(
ut16_t
)
RESET
)&&(
bpos
 != (uint16_t)RESET))

1436 
bus
 = 
SET
;

1440 
bus
 = 
RESET
;

1443  
bus
;

1444 
	}
}

1472 
	$USART_CˬITPdgB
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_IT
)

1474 
ut16_t
 
bpos
 = 0x00, 
mask
 = 0x00;

1476 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1477 
	`as_m
(
	`IS_USART_CLEAR_IT
(
USART_IT
));

1480 i(
USART_IT
 =
USART_IT_CTS
)

1482 
	`as_m
(
	`IS_USART_1236_PERIPH
(
USARTx
));

1485 
bpos
 = 
USART_IT
 >> 0x08;

1486 
mask
 = ((
ut16_t
)0x01 << (ut16_t)
bpos
);

1487 
USARTx
->
SR
 = (
ut16_t
)~
mask
;

1488 
	}
}

	@src/spl/stm32f4xx_wwdg.c

84 
	~"m32f4xx_wwdg.h
"

85 
	~"m32f4xx_rcc.h
"

100 
	#WWDG_OFFSET
 (
WWDG_BASE
 - 
PERIPH_BASE
)

	)

102 
	#CFR_OFFSET
 (
WWDG_OFFSET
 + 0x04)

	)

103 
	#EWI_BNumb
 0x09

	)

104 
	#CFR_EWI_BB
 (
PERIPH_BB_BASE
 + (
CFR_OFFSET
 * 32+ (
EWI_BNumb
 * 4))

	)

108 
	#CFR_WDGTB_MASK
 ((
ut32_t
)0xFFFFFE7F)

	)

109 
	#CFR_W_MASK
 ((
ut32_t
)0xFFFFFF80)

	)

110 
	#BIT_MASK
 ((
ut8_t
)0x7F)

	)

138 
	$WWDG_DeIn
()

140 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_WWDG
, 
ENABLE
);

141 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_WWDG
, 
DISABLE
);

142 
	}
}

154 
	$WWDG_SPsr
(
ut32_t
 
WWDG_Psr
)

156 
ut32_t
 
tmeg
 = 0;

158 
	`as_m
(
	`IS_WWDG_PRESCALER
(
WWDG_Psr
));

160 
tmeg
 = 
WWDG
->
CFR
 & 
CFR_WDGTB_MASK
;

162 
tmeg
 |
WWDG_Psr
;

164 
WWDG
->
CFR
 = 
tmeg
;

165 
	}
}

173 
	$WWDG_SWdowVue
(
ut8_t
 
WdowVue
)

175 
__IO
 
ut32_t
 
tmeg
 = 0;

178 
	`as_m
(
	`IS_WWDG_WINDOW_VALUE
(
WdowVue
));

181 
tmeg
 = 
WWDG
->
CFR
 & 
CFR_W_MASK
;

184 
tmeg
 |
WdowVue
 & (
ut32_t

BIT_MASK
;

187 
WWDG
->
CFR
 = 
tmeg
;

188 
	}
}

196 
	$WWDG_EbIT
()

198 *(
__IO
 
ut32_t
 *
CFR_EWI_BB
 = (ut32_t)
ENABLE
;

199 
	}
}

208 
	$WWDG_SCou
(
ut8_t
 
Cou
)

211 
	`as_m
(
	`IS_WWDG_COUNTER
(
Cou
));

214 
WWDG
->
CR
 = 
Cou
 & 
BIT_MASK
;

215 
	}
}

239 
	$WWDG_Eb
(
ut8_t
 
Cou
)

242 
	`as_m
(
	`IS_WWDG_COUNTER
(
Cou
));

243 
WWDG
->
CR
 = 
WWDG_CR_WDGA
 | 
Cou
;

244 
	}
}

266 
FgStus
 
	$WWDG_GFgStus
()

268 
FgStus
 
bus
 = 
RESET
;

270 i((
WWDG
->
SR
!(
ut32_t
)
RESET
)

272 
bus
 = 
SET
;

276 
bus
 = 
RESET
;

278  
bus
;

279 
	}
}

286 
	$WWDG_CˬFg
()

288 
WWDG
->
SR
 = (
ut32_t
)
RESET
;

289 
	}
}

	@/usr/include/assert.h

22 #ifdef 
_ASSERT_H


24 #unde
_ASSERT_H


25 #unde
as


26 #unde
__ASSERT_VOID_CAST


28 #ifdef 
__USE_GNU


29 #unde
as_


34 
	#_ASSERT_H
 1

	)

35 
	~<us.h
>

37 #i
defed
 
__lulus
 && 
__GNUC_PREREQ
 (2,95)

38 
	#__ASSERT_VOID_CAST
 
ic_
<>

	)

40 
	#__ASSERT_VOID_CAST
 ()

	)

48 #ifdef 
NDEBUG


50 
	#as
(
ex
(
	`__ASSERT_VOID_CAST
 (0))

	)

58 #ifdef 
__USE_GNU


59 
	#as_
(
um
(
	`__ASSERT_VOID_CAST
 (0))

	)

64 #ide
_ASSERT_H_DECLS


65 
	#_ASSERT_H_DECLS


	)

66 
__BEGIN_DECLS


69 
	$__as_
 (cڡ *
__asi
, cڡ *
__fe
,

70 
__le
, cڡ *
__funi
)

71 
__THROW
 
	`__ibu__
 ((
__nܑu__
));

74 
	$__as__
 (
__um
, cڡ *
__fe
,

75 
__le
, cڡ *
__funi
)

76 
__THROW
 
	`__ibu__
 ((
__nܑu__
));

81 
	$__as
 (cڡ *
__asi
, cڡ *
__fe
, 
__le
)

82 
__THROW
 
	`__ibu__
 ((
__nܑu__
));

85 
__END_DECLS


88 
	#as
(
ex
) \

89 ((
ex
) \

90 ? 
	`__ASSERT_VOID_CAST
 (0) \

91 : 
	`__as_
 (
	`__STRING
(
ex
), 
__FILE__
, 
__LINE__
, 
__ASSERT_FUNCTION
))

	)

93 #ifdef 
__USE_GNU


94 
	#as_
(
um
) \

95 (!(
um
) \

96 ? 
	`__ASSERT_VOID_CAST
 (0) \

97 : 
	`__as__
 ((
um
), 
__FILE__
, 
__LINE__
, 
__ASSERT_FUNCTION
))

	)

105 #i
defed
 
__lulus
 ? 
	`__GNUC_PREREQ
 (2, 6) : __GNUC_PREREQ (2, 4)

106 
	#__ASSERT_FUNCTION
 
__PRETTY_FUNCTION__


	)

108 #i
defed
 
__STDC_VERSION__
 && __STDC_VERSION__ >= 199901L

109 
	#__ASSERT_FUNCTION
 
__func__


	)

111 
	#__ASSERT_FUNCTION
 ((cڡ *0)

	)

118 #i
defed
 
__USE_ISOC11
 && !defed 
__lulus


120 #unde
ic_as


121 
	#ic_as
 
_Stic_as


	)

	@/usr/include/ctype.h

22 #idef 
_CTYPE_H


23 
	#_CTYPE_H
 1

	)

25 
	~<us.h
>

26 
	~<bs/tys.h
>

28 
	g__BEGIN_DECLS


30 #ide
_ISb


39 
	~<dn.h
>

40 #i
__BYTE_ORDER
 =
__BIG_ENDIAN


41 
	#_ISb
(
b
(1 << (b))

	)

43 
	#_ISb
(
b
((b< 8 ? ((1 << (b)<< 8: ((1 << (b)>> 8))

	)

48 
	m_ISu
 = 
_ISb
 (0),

49 
	m_ISlow
 = 
_ISb
 (1),

50 
	m_ISpha
 = 
_ISb
 (2),

51 
	m_ISdig
 = 
_ISb
 (3),

52 
	m_ISxdig
 = 
_ISb
 (4),

53 
	m_ISa
 = 
_ISb
 (5),

54 
	m_ISt
 = 
_ISb
 (6),

55 
	m_ISgph
 = 
_ISb
 (7),

56 
	m_ISbnk
 = 
_ISb
 (8),

57 
	m_ISl
 = 
_ISb
 (9),

58 
	m_ISpun
 = 
_ISb
 (10),

59 
	m_ISnum
 = 
_ISb
 (11)

79 cڡ **
	$__y_b_loc
 ()

80 
__THROW
 
	`__ibu__
 ((
__cڡ__
));

81 cڡ 
__t32_t
 **
	$__y_tow_loc
 ()

82 
__THROW
 
	`__ibu__
 ((
__cڡ__
));

83 cڡ 
__t32_t
 **
	$__y_tou_loc
 ()

84 
__THROW
 
	`__ibu__
 ((
__cڡ__
));

87 #ide
__lulus


88 
	#__isy
(
c
, 
ty
) \

89 ((*
	`__y_b_loc
 ())[((
c
)] & (
ty
)

	)

90 #i
defed
 
__USE_EXTERN_INLINES


91 
	#__isy_f
(
ty
) \

92 
__ex_le
 \

93 
is
##
	`ty
 (
__c

__THROW
 \

95  (*
	`__y_b_loc
 ())[((
__c
)] & (
_IS
##
ty
; \

96 
	}

	)
}

99 
	#__iscii
(
c
(((c& ~0x7f=0

	)

100 
	#__tscii
(
c
((c& 0x7f

	)

102 
	#__exy
(
me

	`me
 (
__THROW


	)

104 
__BEGIN_NAMESPACE_STD


110 
__exy
 (
ium
);

111 
__exy
 (
iha
);

112 
__exy
 (
isl
);

113 
__exy
 (
isdig
);

114 
__exy
 (
iow
);

115 
__exy
 (
isgph
);

116 
__exy
 (
irt
);

117 
__exy
 (
iun
);

118 
__exy
 (
isa
);

119 
__exy
 (
isu
);

120 
__exy
 (
isxdig
);

124 
	$tow
 (
__c

__THROW
;

127 
	$tou
 (
__c

__THROW
;

129 
__END_NAMESPACE_STD


133 #ifdef 
__USE_ISOC99


134 
__BEGIN_NAMESPACE_C99


136 
	`__exy
 (
isbnk
);

138 
__END_NAMESPACE_C99


141 #ifde
__USE_GNU


143 
	$isy
 (
__c
, 
__mask

__THROW
;

146 #i
defed
 
__USE_SVID
 || defed 
__USE_MISC
 || defed 
__USE_XOPEN


150 
	$iscii
 (
__c

__THROW
;

154 
	$tscii
 (
__c

__THROW
;

158 
	`__exy
 (
_tou
);

159 
	`__exy
 (
_tow
);

163 
	#__tobody
(
c
, 
f
, 
a
, 
gs
) \

164 (
__exnsi__
 \

165 ({ 
__s
; \

166 i( (
c
) > 1) \

168 i(
	`__but_cڡt_p
 (
c
)) \

170 
__c
 = (
c
); \

171 
__s
 = 
__c
 < -128 || __> 255 ? __: (
a
)[__c]; \

174 
__s
 = 
f
 
gs
; \

177 
__s
 = (
a
)[((
c
)]; \

178 
__s
; 
	}
}))

	)

180 #i!
defed
 
__NO_CTYPE


181 #ifde
__isy_f


182 
	$__isy_f
 (
num
)

183 
	$__isy_f
 (
pha
)

184 
	$__isy_f
 (
l
)

185 
	$__isy_f
 (
dig
)

186 
	$__isy_f
 (
low
)

187 
	$__isy_f
 (
gph
)

188 
	$__isy_f
 (
t
)

189 
	$__isy_f
 (
pun
)

190 
	$__isy_f
 (
a
)

191 
	$__isy_f
 (
u
)

192 
	$__isy_f
 (
xdig
)

193 #ifde
__USE_ISOC99


194 
	$__isy_f
 (
bnk
)

196 #i
defed
 
__isy


197 
	#ium
(
c

	`__isy
((c), 
_ISnum
)

	)

198 
	#iha
(
c

	`__isy
((c), 
_ISpha
)

	)

199 
	#isl
(
c

	`__isy
((c), 
_ISl
)

	)

200 
	#isdig
(
c

	`__isy
((c), 
_ISdig
)

	)

201 
	#iow
(
c

	`__isy
((c), 
_ISlow
)

	)

202 
	#isgph
(
c

	`__isy
((c), 
_ISgph
)

	)

203 
	#irt
(
c

	`__isy
((c), 
_ISt
)

	)

204 
	#iun
(
c

	`__isy
((c), 
_ISpun
)

	)

205 
	#isa
(
c

	`__isy
((c), 
_ISa
)

	)

206 
	#isu
(
c

	`__isy
((c), 
_ISu
)

	)

207 
	#isxdig
(
c

	`__isy
((c), 
_ISxdig
)

	)

208 #ifde
__USE_ISOC99


209 
	#isbnk
(
c

	`__isy
((c), 
_ISbnk
)

	)

213 #ifde
__USE_EXTERN_INLINES


214 
__ex_le
 

215 
	`__NTH
 (
	$tow
 (
__c
))

217  
__c
 >-128 && __< 256 ? (*
	`__y_tow_loc
 ())[__c] : __c;

218 
	}
}

220 
__ex_le
 

221 
__NTH
 (
	$tou
 (
__c
))

223  
__c
 >-128 && __< 256 ? (*
	`__y_tou_loc
 ())[__c] : __c;

224 
	}
}

227 #i
__GNUC__
 >2 && 
defed
 
__OPTIMIZE__
 && !defed 
__lulus


228 
	#tow
(
c

	`__tobody
 (c, 
tow
, *
	`__y_tow_loc
 (), (c))

	)

229 
	#tou
(
c

	`__tobody
 (c, 
tou
, *
	`__y_tou_loc
 (), (c))

	)

232 #i
defed
 
__USE_SVID
 || defed 
__USE_MISC
 || defed 
__USE_XOPEN


233 
	#iscii
(
c

	`__iscii
 (c)

	)

234 
	#tscii
(
c

	`__tscii
 (c)

	)

236 
	#_tow
(
c
(((*
	`__y_tow_loc
 ())[((c)])

	)

237 
	#_tou
(
c
(((*
	`__y_tou_loc
 ())[((c)])

	)

243 #ifde
__USE_XOPEN2K8


257 
	~<xlo.h
>

261 
	#__isy_l
(
c
, 
ty
, 
lo
) \

262 ((
lo
)->
__y_b
[((
c
)] & (
ty
)

	)

264 
	#__exy_l
(
me
) \

265 
	`me
 (, 
__lo_t

__THROW


	)

271 
__exy_l
 (
ium_l
);

272 
__exy_l
 (
iha_l
);

273 
__exy_l
 (
isl_l
);

274 
__exy_l
 (
isdig_l
);

275 
__exy_l
 (
iow_l
);

276 
__exy_l
 (
isgph_l
);

277 
__exy_l
 (
irt_l
);

278 
__exy_l
 (
iun_l
);

279 
__exy_l
 (
isa_l
);

280 
__exy_l
 (
isu_l
);

281 
__exy_l
 (
isxdig_l
);

283 
__exy_l
 (
isbnk_l
);

287 
	$__tow_l
 (
__c
, 
__lo_t
 
__l

__THROW
;

288 
	$tow_l
 (
__c
, 
__lo_t
 
__l

__THROW
;

291 
	$__tou_l
 (
__c
, 
__lo_t
 
__l

__THROW
;

292 
	$tou_l
 (
__c
, 
__lo_t
 
__l

__THROW
;

294 #i
__GNUC__
 >2 && 
defed
 
__OPTIMIZE__
 && !defed 
__lulus


295 
	#__tow_l
(
c
, 
lo
) \

296 
	`__tobody
 (
c
, 
__tow_l
, (
lo
)->
__y_tow
, (c,o))

	)

297 
	#__tou_l
(
c
, 
lo
) \

298 
	`__tobody
 (
c
, 
__tou_l
, (
lo
)->
__y_tou
, (c,o))

	)

299 
	#tow_l
(
c
, 
lo

	`__tow_l
 ((c), (lo))

	)

300 
	#tou_l
(
c
, 
lo

	`__tou_l
 ((c), (lo))

	)

304 #ide
__NO_CTYPE


305 
	#__ium_l
(
c
,
l

	`__isy_l
((c), 
_ISnum
, (l))

	)

306 
	#__iha_l
(
c
,
l

	`__isy_l
((c), 
_ISpha
, (l))

	)

307 
	#__isl_l
(
c
,
l

	`__isy_l
((c), 
_ISl
, (l))

	)

308 
	#__isdig_l
(
c
,
l

	`__isy_l
((c), 
_ISdig
, (l))

	)

309 
	#__iow_l
(
c
,
l

	`__isy_l
((c), 
_ISlow
, (l))

	)

310 
	#__isgph_l
(
c
,
l

	`__isy_l
((c), 
_ISgph
, (l))

	)

311 
	#__irt_l
(
c
,
l

	`__isy_l
((c), 
_ISt
, (l))

	)

312 
	#__iun_l
(
c
,
l

	`__isy_l
((c), 
_ISpun
, (l))

	)

313 
	#__isa_l
(
c
,
l

	`__isy_l
((c), 
_ISa
, (l))

	)

314 
	#__isu_l
(
c
,
l

	`__isy_l
((c), 
_ISu
, (l))

	)

315 
	#__isxdig_l
(
c
,
l

	`__isy_l
((c), 
_ISxdig
, (l))

	)

317 
	#__isbnk_l
(
c
,
l

	`__isy_l
((c), 
_ISbnk
, (l))

	)

319 #i
defed
 
__USE_SVID
 || defed 
__USE_MISC


320 
	#__iscii_l
(
c
,
l
(), 
	`__iscii
 (c))

	)

321 
	#__tscii_l
(
c
,
l
(), 
	`__tscii
 (c))

	)

324 
	#ium_l
(
c
,
l

	`__ium_l
 ((c), (l))

	)

325 
	#iha_l
(
c
,
l

	`__iha_l
 ((c), (l))

	)

326 
	#isl_l
(
c
,
l

	`__isl_l
 ((c), (l))

	)

327 
	#isdig_l
(
c
,
l

	`__isdig_l
 ((c), (l))

	)

328 
	#iow_l
(
c
,
l

	`__iow_l
 ((c), (l))

	)

329 
	#isgph_l
(
c
,
l

	`__isgph_l
 ((c), (l))

	)

330 
	#irt_l
(
c
,
l

	`__irt_l
 ((c), (l))

	)

331 
	#iun_l
(
c
,
l

	`__iun_l
 ((c), (l))

	)

332 
	#isa_l
(
c
,
l

	`__isa_l
 ((c), (l))

	)

333 
	#isu_l
(
c
,
l

	`__isu_l
 ((c), (l))

	)

334 
	#isxdig_l
(
c
,
l

	`__isxdig_l
 ((c), (l))

	)

336 
	#isbnk_l
(
c
,
l

	`__isbnk_l
 ((c), (l))

	)

338 #i
defed
 
__USE_SVID
 || defed 
__USE_MISC


339 
	#iscii_l
(
c
,
l

	`__iscii_l
 ((c), (l))

	)

340 
	#tscii_l
(
c
,
l

	`__tscii_l
 ((c), (l))

	)

347 
__END_DECLS


	@/usr/include/errno.h

22 #idef 
_ERRNO_H


26 #idef 
__ed_Emh


27 
	#_ERRNO_H
 1

	)

28 
	~<us.h
>

31 
	g__BEGIN_DECLS


35 
	~<bs/o.h
>

36 #unde
__ed_Emh


38 #ifdef 
_ERRNO_H


45 #idef 
o


46 
o
;

49 #ifde
__USE_GNU


54 *
ogm_voti_me
, *
ogm_voti_sht_me
;

58 
	g__END_DECLS


66 #i
defed
 
__USE_GNU
 || defed 
__ed_r_t


67 #ide
__r_t_defed


68 
	tr_t
;

69 
	#__r_t_defed
 1

	)

71 #unde
__ed_r_t


	@/usr/include/limits.h

22 #ide
_LIBC_LIMITS_H_


23 
	#_LIBC_LIMITS_H_
 1

	)

25 
	~<us.h
>

31 
	#MB_LEN_MAX
 16

	)

36 #i!
defed
 
__GNUC__
 || __GNUC__ < 2

41 #ide
_LIMITS_H


42 
	#_LIMITS_H
 1

	)

44 
	~<bs/wdsize.h
>

53 
	#CHAR_BIT
 8

	)

56 
	#SCHAR_MIN
 (-128)

	)

57 
	#SCHAR_MAX
 127

	)

60 
	#UCHAR_MAX
 255

	)

63 #ifde
__CHAR_UNSIGNED__


64 
	#CHAR_MIN
 0

	)

65 
	#CHAR_MAX
 
UCHAR_MAX


	)

67 
	#CHAR_MIN
 
SCHAR_MIN


	)

68 
	#CHAR_MAX
 
SCHAR_MAX


	)

72 
	#SHRT_MIN
 (-32768)

	)

73 
	#SHRT_MAX
 32767

	)

76 
	#USHRT_MAX
 65535

	)

79 
	#INT_MIN
 (-
INT_MAX
 - 1)

	)

80 
	#INT_MAX
 2147483647

	)

83 
	#UINT_MAX
 4294967295U

	)

86 #i
__WORDSIZE
 == 64

87 
	#LONG_MAX
 9223372036854775807L

	)

89 
	#LONG_MAX
 2147483647L

	)

91 
	#LONG_MIN
 (-
LONG_MAX
 - 1L)

	)

94 #i
__WORDSIZE
 == 64

95 
	#ULONG_MAX
 18446744073709551615UL

	)

97 
	#ULONG_MAX
 4294967295UL

	)

100 #ifde
__USE_ISOC99


103 
	#LLONG_MAX
 9223372036854775807LL

	)

104 
	#LLONG_MIN
 (-
LLONG_MAX
 - 1LL)

	)

107 
	#ULLONG_MAX
 18446744073709551615ULL

	)

121 #i
defed
 
__GNUC__
 && !defed 
_GCC_LIMITS_H_


123 #ude_x<
lims
.
h
>

129 #i
defed
 
__USE_ISOC99
 && defed 
__GNUC__


130 #ide
LLONG_MIN


131 
	#LLONG_MIN
 (-
LLONG_MAX
-1)

	)

133 #ide
LLONG_MAX


134 
	#LLONG_MAX
 
__LONG_LONG_MAX__


	)

136 #ide
ULLONG_MAX


137 
	#ULLONG_MAX
 (
LLONG_MAX
 * 2ULL + 1)

	)

141 #ifdef 
__USE_POSIX


143 
	~<bs/posix1_lim.h
>

146 #ifdef 
__USE_POSIX2


147 
	~<bs/posix2_lim.h
>

150 #ifdef 
__USE_XOPEN


151 
	~<bs/xݒ_lim.h
>

	@/usr/include/math.h

23 #idef 
_MATH_H


24 
	#_MATH_H
 1

	)

26 
	~<us.h
>

28 
	g__BEGIN_DECLS


32 
	~<bs/huge_v.h
>

33 #ifde
__USE_ISOC99


34 
	~<bs/huge_vf.h
>

35 
	~<bs/huge_vl.h
>

38 
	~<bs/f.h
>

41 
	~<bs/n.h
>

45 
	~<bs/mhdef.h
>

52 
	#__MATHCALL
(
funi
,
suffix
, 
gs
) \

53 
	`__MATHDECL
 (
_Mdoub_
,
funi
,
suffix
, 
gs
)

	)

54 
	#__MATHDECL
(
ty
, 
funi
,
suffix
, 
gs
) \

55 
	`__MATHDECL_1
(
ty
, 
funi
,
suffix
, 
gs
); \

56 
	`__MATHDECL_1
(
ty
, 
	`__CONCAT
(
__
,
funi
),
suffix
, 
gs
)

	)

57 
	#__MATHCALLX
(
funi
,
suffix
, 
gs
, 
ib
) \

58 
	`__MATHDECLX
 (
_Mdoub_
,
funi
,
suffix
, 
gs
, 
ib
)

	)

59 
	#__MATHDECLX
(
ty
, 
funi
,
suffix
, 
gs
, 
ib
) \

60 
	`__MATHDECL_1
(
ty
, 
funi
,
suffix
, 
gs

	`__ibu__
 (
ib
); \

61 
	`__MATHDECL_1
(
ty
, 
	`__CONCAT
(
__
,
funi
),
suffix
, 
gs

	`__ibu__
 (
ib
)

	)

62 
	#__MATHDECL_1
(
ty
, 
funi
,
suffix
, 
gs
) \

63 
ty
 
	`__MATH_PRECNAME
(
funi
,
suffix

gs
 
__THROW


	)

65 
	#_Mdoub_
 

	)

66 
	#__MATH_PRECNAME
(
me
,
r

	`__CONCAT
ame,r)

	)

67 
	#_Mdoub_BEGIN_NAMESPACE
 
__BEGIN_NAMESPACE_STD


	)

68 
	#_Mdoub_END_NAMESPACE
 
__END_NAMESPACE_STD


	)

69 
	~<bs/mhs.h
>

70 #unde
_Mdoub_


71 #unde
_Mdoub_BEGIN_NAMESPACE


72 #unde
_Mdoub_END_NAMESPACE


73 #unde
__MATH_PRECNAME


75 #i
defed
 
__USE_MISC
 || defed 
__USE_ISOC99


81 #ide
_Mt_


82 
	#_Mt_
 

	)

84 
	#_Mdoub_
 
_Mt_


	)

85 
	#__MATH_PRECNAME
(
me
,
r
me##
f
##
	)
r

86 
	#_Mdoub_BEGIN_NAMESPACE
 
__BEGIN_NAMESPACE_C99


	)

87 
	#_Mdoub_END_NAMESPACE
 
__END_NAMESPACE_C99


	)

88 
	~<bs/mhs.h
>

89 #unde
_Mdoub_


90 #unde
_Mdoub_BEGIN_NAMESPACE


91 #unde
_Mdoub_END_NAMESPACE


92 #unde
__MATH_PRECNAME


94 #i!(
defed
 
__NO_LONG_DOUBLE_MATH
 && defed 
_LIBC
) \

95 || 
defed
 
__LDBL_COMPAT


96 #ifde
__LDBL_COMPAT


98 #ifde
__USE_ISOC99


99 
	$__dbl_xowdf
 (
__x
, 
__y
)

100 
__THROW
 
	`__ibu__
 ((
__cڡ__
));

101 #ifde
__REDIRECT_NTH


102 
	`__REDIRECT_NTH
 (
xowdf
, (
__x
, 
__y
),

103 
__dbl_xowdf
)

104 
	`__ibu__
 ((
__cڡ__
));

105 
	`__REDIRECT_NTH
 (
xowd
, (
__x
, 
__y
),

106 
x

	`__ibu__
 ((
__cڡ__
));

107 
	`__REDIRECT_NTH
 (
xowdl
,

108 (
__x
, 
__y
),

109 
x

	`__ibu__
 ((
__cڡ__
));

113 #unde
__MATHDECL_1


114 
	#__MATHDECL_2
(
ty
, 
funi
,
suffix
, 
gs
, 
s
) \

115 
ty
 
	`__REDIRECT_NTH
(
	`__MATH_PRECNAME
(
funi
,
suffix
), \

116 
gs
, 
s
)

	)

117 
	#__MATHDECL_1
(
ty
, 
funi
,
suffix
, 
gs
) \

118 
	`__MATHDECL_2
(
ty
, 
funi
,
suffix
, 
gs
, 
	`__CONCAT
(funi,suffix))

	)

124 #ide
_Mlg_doub_


125 
	#_Mlg_doub_
 

	)

127 
	#_Mdoub_
 
_Mlg_doub_


	)

128 
	#__MATH_PRECNAME
(
me
,
r
me##
l
##
	)
r

129 
	#_Mdoub_BEGIN_NAMESPACE
 
__BEGIN_NAMESPACE_C99


	)

130 
	#_Mdoub_END_NAMESPACE
 
__END_NAMESPACE_C99


	)

131 
	#__MATH_DECLARE_LDOUBLE
 1

	)

132 
	~<bs/mhs.h
>

133 #unde
_Mdoub_


134 #unde
_Mdoub_BEGIN_NAMESPACE


135 #unde
_Mdoub_END_NAMESPACE


136 #unde
__MATH_PRECNAME


141 #unde
__MATHDECL_1


142 #unde
__MATHDECL


143 #unde
__MATHCALL


146 #i
defed
 
__USE_MISC
 || defed 
__USE_XOPEN


148 
signgam
;

153 #ifde
__USE_ISOC99


191 
FP_NAN
 =

192 
	#FP_NAN
 0

	)

193 
FP_NAN
,

194 
FP_INFINITE
 =

195 
	#FP_INFINITE
 1

	)

196 
FP_INFINITE
,

197 
FP_ZERO
 =

198 
	#FP_ZERO
 2

	)

199 
FP_ZERO
,

200 
FP_SUBNORMAL
 =

201 
	#FP_SUBNORMAL
 3

	)

202 
FP_SUBNORMAL
,

203 
FP_NORMAL
 =

204 
	#FP_NORMAL
 4

	)

205 
FP_NORMAL


209 #ifde
__NO_LONG_DOUBLE_MATH


210 
	#assify
(
x
) \

211 ( (
x
= (? 
	`__assifyf
 (x: 
	`__assify
 (x))

	)

213 
	#assify
(
x
) \

214 ( (
x
) ==  () \

215 ? 
	`__assifyf
 (
x
) \

216 :  (
x
) ==  () \

217 ? 
	`__assify
 (
x
: 
	`__assifyl
 (x))

	)

221 #ifde
__NO_LONG_DOUBLE_MATH


222 
	#signb
(
x
) \

223 ( (
x
= (? 
	`__signbf
 (x: 
	`__signb
 (x))

	)

225 
	#signb
(
x
) \

226 ( (
x
) ==  () \

227 ? 
	`__signbf
 (
x
) \

228 :  (
x
) ==  () \

229 ? 
	`__signb
 (
x
: 
	`__signbl
 (x))

	)

233 #ifde
__NO_LONG_DOUBLE_MATH


234 
	#isfe
(
x
) \

235 ( (
x
= (? 
	`__fef
 (x: 
	`__fe
 (x))

	)

237 
	#isfe
(
x
) \

238 ( (
x
) ==  () \

239 ? 
	`__fef
 (
x
) \

240 :  (
x
) ==  () \

241 ? 
	`__fe
 (
x
: 
	`__f
 (x))

	)

245 
	#im
(
x
(
	`assify
 (x=
FP_NORMAL
)

	)

249 #ifde
__NO_LONG_DOUBLE_MATH


250 
	#i
(
x
) \

251 ( (
x
= (? 
	`__if
 (x: 
	`__i
 (x))

	)

253 
	#i
(
x
) \

254 ( (
x
) ==  () \

255 ? 
	`__if
 (
x
) \

256 :  (
x
) ==  () \

257 ? 
	`__i
 (
x
: 
	`__il
 (x))

	)

261 #ifde
__NO_LONG_DOUBLE_MATH


262 
	#isf
(
x
) \

263 ( (
x
= (? 
	`__isff
 (x: 
	`__isf
 (x))

	)

265 
	#isf
(
x
) \

266 ( (
x
) ==  () \

267 ? 
	`__isff
 (
x
) \

268 :  (
x
) ==  () \

269 ? 
	`__isf
 (
x
: 
	`__is
 (x))

	)

273 
	#MATH_ERRNO
 1

	)

274 
	#MATH_ERREXCEPT
 2

	)

279 #ide
__FAST_MATH__


280 
	#mh_rhdlg
 (
MATH_ERRNO
 | 
MATH_ERREXCEPT
)

	)

285 #ifde
__USE_GNU


287 #ifde
__NO_LONG_DOUBLE_MATH


288 
	#issiglg
(
x
) \

289 ( (
x
= (? 
	`__issiglgf
 (x: 
	`__issiglg
 (x))

	)

291 
	#issiglg
(
x
) \

292 ( (
x
) ==  () \

293 ? 
	`__issiglgf
 (
x
) \

294 :  (
x
) ==  () \

295 ? 
	`__issiglg
 (
x
: 
	`__issiglgl
 (x))

	)

299 #ifdef 
__USE_MISC


303 
_IEEE_
 = -1,

304 
_SVID_
,

305 
_XOPEN_
,

306 
_POSIX_
,

307 
_ISOC_


308 } 
	t_LIB_VERSION_TYPE
;

313 
_LIB_VERSION_TYPE
 
_LIB_VERSION
;

317 #ifde
__USE_SVID


323 #ifde
__lulus


324 
__exi


326 
exi


329 
ty
;

330 *
me
;

331 
g1
;

332 
g2
;

333 
tv
;

334 
	}
};

336 #ifde
__lulus


337 
	$mhr
 (
__exi
 *
__exc

	`throw
 ();

339 
	`mhr
 (
exi
 *
__exc
);

342 
	#X_TLOSS
 1.41484755040568800000e+16

	)

345 
	#DOMAIN
 1

	)

346 
	#SING
 2

	)

347 
	#OVERFLOW
 3

	)

348 
	#UNDERFLOW
 4

	)

349 
	#TLOSS
 5

	)

350 
	#PLOSS
 6

	)

353 
	#HUGE
 3.40282347e+38F

	)

357 #ifde
__USE_XOPEN


359 
	#MAXFLOAT
 3.40282347e+38F

	)

366 #i
defed
 
__USE_BSD
 || defed 
__USE_XOPEN


367 
	#M_E
 2.7182818284590452354

	)

368 
	#M_LOG2E
 1.4426950408889634074

	)

369 
	#M_LOG10E
 0.43429448190325182765

	)

370 
	#M_LN2
 0.69314718055994530942

	)

371 
	#M_LN10
 2.30258509299404568402

	)

372 
	#M_PI
 3.14159265358979323846

	)

373 
	#M_PI_2
 1.57079632679489661923

	)

374 
	#M_PI_4
 0.78539816339744830962

	)

375 
	#M_1_PI
 0.31830988618379067154

	)

376 
	#M_2_PI
 0.63661977236758134308

	)

377 
	#M_2_SQRTPI
 1.12837916709551257390

	)

378 
	#M_SQRT2
 1.41421356237309504880

	)

379 
	#M_SQRT1_2
 0.70710678118654752440

	)

385 #ifde
__USE_GNU


386 
	#M_El
 2.718281828459045235360287471352662498L

	)

387 
	#M_LOG2El
 1.442695040888963407359924681001892137L

	)

388 
	#M_LOG10El
 0.434294481903251827651128918916605082L

	)

389 
	#M_LN2l
 0.693147180559945309417232121458176568L

	)

390 
	#M_LN10l
 2.302585092994045684017991454684364208L

	)

391 
	#M_PIl
 3.141592653589793238462643383279502884L

	)

392 
	#M_PI_2l
 1.570796326794896619231321691639751442L

	)

393 
	#M_PI_4l
 0.785398163397448309615660845819875721L

	)

394 
	#M_1_PIl
 0.318309886183790671537767526745028724L

	)

395 
	#M_2_PIl
 0.636619772367581343075535053490057448L

	)

396 
	#M_2_SQRTPIl
 1.128379167095512573896158903121545172L

	)

397 
	#M_SQRT2l
 1.414213562373095048801688724209698079L

	)

398 
	#M_SQRT1_2l
 0.707106781186547524400844362104849039L

	)

405 #i
defed
 
__STRICT_ANSI__
 && !defed 
__NO_MATH_INLINES


406 
	#__NO_MATH_INLINES
 1

	)

409 #i
defed
 
__USE_ISOC99
 && 
	`__GNUC_PREREQ
(2,97)

416 
	#isg
(
x
, 
y

	`__but_isg
(x, y)

	)

417 
	#isgequ
(
x
, 
y

	`__but_isgequ
(x, y)

	)

418 
	#iess
(
x
, 
y

	`__but_iess
(x, y)

	)

419 
	#iesqu
(
x
, 
y

	`__but_iesqu
(x, y)

	)

420 
	#iessg
(
x
, 
y

	`__but_iessg
(x, y)

	)

421 
	#isunded
(
u
, 
v

	`__but_isunded
(u, v)

	)

425 #ifde
__USE_EXTERN_INLINES


426 
	~<bs/mhle.h
>

431 #i
defed
 
__FINITE_MATH_ONLY__
 && __FINITE_MATH_ONLY__ > 0

432 
	~<bs/mh-fe.h
>

435 #ifde
__USE_ISOC99


439 #ide
isg


440 
	#isg
(
x
, 
y
) \

441 (
__exnsi__
 \

442 ({ 
	`__tyof__
(
x

__x
 = (x); __tyof__(
y

__y
 = (y); \

443 !
	`isunded
 (
__x
, 
__y
&& __x > __y; 
	}
}))

	)

447 #ide
isgequ


448 
	#isgequ
(
x
, 
y
) \

449 (
__exnsi__
 \

450 ({ 
	`__tyof__
(
x

__x
 = (x); __tyof__(
y

__y
 = (y); \

451 !
	`isunded
 (
__x
, 
__y
&& __x >__y; }))

	)

455 #ide
iess


456 
	#iess
(
x
, 
y
) \

457 (
__exnsi__
 \

458 ({ 
	`__tyof__
(
x

__x
 = (x); __tyof__(
y

__y
 = (y); \

459 !
	`isunded
 (
__x
, 
__y
&& __x < __y; }))

	)

463 #ide
iesqu


464 
	#iesqu
(
x
, 
y
) \

465 (
__exnsi__
 \

466 ({ 
	`__tyof__
(
x

__x
 = (x); __tyof__(
y

__y
 = (y); \

467 !
	`isunded
 (
__x
, 
__y
&& __x <__y; }))

	)

471 #ide
iessg


472 
	#iessg
(
x
, 
y
) \

473 (
__exnsi__
 \

474 ({ 
	`__tyof__
(
x

__x
 = (x); __tyof__(
y

__y
 = (y); \

475 !
	`isunded
 (
__x
, 
__y
&& (__x < __y || __y < __x); }))

	)

479 #ide
isunded


480 
	#isunded
(
u
, 
v
) \

481 (
__exnsi__
 \

482 ({ 
	`__tyof__
(
u

__u
 = (u); __tyof__(
v

__v
 = (v); \

483 
	`assify
 (
__u
=
FP_NAN
 || fpassify (
__v
=FP_NAN; }))

	)

488 
	g__END_DECLS


	@/usr/include/signal.h

22 #idef 
_SIGNAL_H


24 #i!
defed
 
__ed_sig_omic_t
 && !defed 
__ed_sigt_t


25 
	#_SIGNAL_H


	)

28 
	~<us.h
>

30 
	g__BEGIN_DECLS


32 
	~<bs/sigt.h
>

36 #i
defed
 
__ed_sig_omic_t
 || defed 
_SIGNAL_H


37 #ide
__sig_omic_t_defed


38 
	#__sig_omic_t_defed


	)

39 
__BEGIN_NAMESPACE_STD


40 
__sig_omic_t
 
	tsig_omic_t
;

41 
	g__END_NAMESPACE_STD


43 #unde
__ed_sig_omic_t


46 #i
defed
 
__ed_sigt_t
 || (defed 
_SIGNAL_H
 && defed 
__USE_POSIX
)

47 #ide
__sigt_t_defed


48 
	#__sigt_t_defed


	)

49 
__sigt_t
 
	tsigt_t
;

51 #unde
__ed_sigt_t


54 #ifde
_SIGNAL_H


56 
	~<bs/tys.h
>

57 
	~<bs/signum.h
>

59 #i
defed
 
__USE_XOPEN
 || defed 
__USE_XOPEN2K


60 #ide
__pid_t_defed


61 
__pid_t
 
	tpid_t
;

62 
	#__pid_t_defed


	)

64 #ifde
__USE_XOPEN


66 #ide
__uid_t_defed


67 
__uid_t
 
	tuid_t
;

68 
	#__uid_t_defed


	)

72 #ifde
__USE_POSIX199309


74 
	#__ed_timeec


	)

75 
	~<time.h
>

78 #i
defed
 
__USE_POSIX199309
 || defed 
__USE_XOPEN_EXTENDED


80 
	~<bs/sigfo.h
>

85 (*
	t__sighdr_t
) ();

90 
__sighdr_t
 
	$__sysv_sigl
 (
__sig
, 
__sighdr_t
 
__hdr
)

91 
__THROW
;

92 #ifde
__USE_GNU


93 
__sighdr_t
 
	$sysv_sigl
 (
__sig
, 
__sighdr_t
 
__hdr
)

94 
__THROW
;

100 
__BEGIN_NAMESPACE_STD


101 #ifde
__USE_BSD


102 
__sighdr_t
 
	$sigl
 (
__sig
, 
__sighdr_t
 
__hdr
)

103 
__THROW
;

106 #ifde
__REDIRECT_NTH


107 
__sighdr_t
 
	`__REDIRECT_NTH
 (
sigl
,

108 (
__sig
, 
__sighdr_t
 
__hdr
),

109 
__sysv_sigl
);

111 
	#sigl
 
__sysv_sigl


	)

114 
__END_NAMESPACE_STD


116 #ifde
__USE_XOPEN


119 
__sighdr_t
 
	$bsd_sigl
 (
__sig
, 
__sighdr_t
 
__hdr
)

120 
__THROW
;

126 #ifde
__USE_POSIX


127 
	$kl
 (
__pid_t
 
__pid
, 
__sig

__THROW
;

130 #i
defed
 
__USE_BSD
 || defed 
__USE_XOPEN_EXTENDED


134 
	$kg
 (
__pid_t
 
__pg
, 
__sig

__THROW
;

137 
__BEGIN_NAMESPACE_STD


139 
	$i
 (
__sig

__THROW
;

140 
__END_NAMESPACE_STD


142 #ifde
__USE_SVID


144 
__sighdr_t
 
	$ssigl
 (
__sig
, 
__sighdr_t
 
__hdr
)

145 
__THROW
;

146 
	$gsigl
 (
__sig

__THROW
;

149 #i
defed
 
__USE_MISC
 || defed 
__USE_XOPEN2K


151 
	`psigl
 (
__sig
, cڡ *
__s
);

154 #ifde
__USE_XOPEN2K


156 
	`psigfo
 (cڡ 
sigfo_t
 *
__pfo
, cڡ *
__s
);

167 
	`__sigu
 (
__sig__mask
, 
__is_sig
);

169 #ifde
__USE_XOPEN


170 #ifde
__GNUC__


171 
	$sigu
 (
__sig

	`__asm__
 ("__xpg_sigpause");

174 
	#sigu
(
sig

	`__sigu
 ((sig), 1)

	)

179 #ifde
__USE_BSD


186 
	#sigmask
(
sig

	`__sigmask
(sig)

	)

189 
	$sigblock
 (
__mask

__THROW
 
__ibu_dd__
;

192 
	$sigtmask
 (
__mask

__THROW
 
__ibu_dd__
;

195 
	$siggmask
 (
__THROW
 
__ibu_dd__
;

199 #ifde
__USE_MISC


200 
	#NSIG
 
_NSIG


	)

203 #ifde
__USE_GNU


204 
__sighdr_t
 
	tsighdr_t
;

208 #ifde
__USE_BSD


209 
__sighdr_t
 
	tsig_t
;

212 #ifde
__USE_POSIX


215 
	$sigemyt
 (
sigt_t
 *
__t

__THROW
 
	`__nnu
 ((1));

218 
	$sigflt
 (
sigt_t
 *
__t

__THROW
 
	`__nnu
 ((1));

221 
	$sigaddt
 (
sigt_t
 *
__t
, 
__signo

__THROW
 
	`__nnu
 ((1));

224 
	$sigdt
 (
sigt_t
 *
__t
, 
__signo

__THROW
 
	`__nnu
 ((1));

227 
	$sigismemb
 (cڡ 
sigt_t
 *
__t
, 
__signo
)

228 
__THROW
 
	`__nnu
 ((1));

230 #ifde
__USE_GNU


232 
	$sigimyt
 (cڡ 
sigt_t
 *
__t

__THROW
 
	`__nnu
 ((1));

235 
	$sigdt
 (
sigt_t
 *
__t
, cڡ sigt_*
__
,

236 cڡ 
sigt_t
 *
__right

__THROW
 
	`__nnu
 ((1, 2, 3));

239 
	$sigܣt
 (
sigt_t
 *
__t
, cڡ sigt_*
__
,

240 cڡ 
sigt_t
 *
__right

__THROW
 
	`__nnu
 ((1, 2, 3));

245 
	~<bs/sigai.h
>

248 
	$sigocmask
 (
__how
, cڡ 
sigt_t
 *
__ri
 
__t
,

249 
sigt_t
 *
__ri
 
__ot

__THROW
;

256 
	$sigsud
 (cڡ 
sigt_t
 *
__t

	`__nnu
 ((1));

259 
	$sigai
 (
__sig
, cڡ 
sigai
 *
__ri
 
__a
,

260 
sigai
 *
__ri
 
__

__THROW
;

263 
	$signdg
 (
sigt_t
 *
__t

__THROW
 
	`__nnu
 ((1));

270 
	$sigwa
 (cڡ 
sigt_t
 *
__ri
 
__t
, *__ri 
__sig
)

271 
	`__nnu
 ((1, 2));

273 #ifde
__USE_POSIX199309


278 
	$sigwafo
 (cڡ 
sigt_t
 *
__ri
 
__t
,

279 
sigfo_t
 *
__ri
 
__fo

	`__nnu
 ((1));

286 
	$sigtimedwa
 (cڡ 
sigt_t
 *
__ri
 
__t
,

287 
sigfo_t
 *
__ri
 
__fo
,

288 cڡ 
timeec
 *
__ri
 
__timeout
)

289 
	`__nnu
 ((1));

293 
	$sigqueue
 (
__pid_t
 
__pid
, 
__sig
, cڡ 
sigv
 
__v
)

294 
__THROW
;

299 #ifde
__USE_BSD


303 cڡ *cڡ 
_sys_sigli
[
_NSIG
];

304 cڡ *cڡ 
sys_sigli
[
_NSIG
];

307 
	ssigvec


309 
__sighdr_t
 
sv_hdr
;

310 
sv_mask
;

312 
sv_ags
;

313 
	#sv_ڡack
 
sv_ags


	)

317 
	#SV_ONSTACK
 (1 << 0)

	)

318 
	#SV_INTERRUPT
 (1 << 1)

	)

319 
	#SV_RESETHAND
 (1 << 2)

	)

327 
	$sigvec
 (
__sig
, cڡ 
sigvec
 *
__vec
,

328 
sigvec
 *
__ovec

__THROW
;

332 
	~<bs/sigcڋxt.h
>

335 
	$sigtu
 (
sigcڋxt
 *
__s

__THROW
;

340 #i
defed
 
__USE_BSD
 || defed 
__USE_XOPEN_EXTENDED
 || defed 
__USE_XOPEN2K8


341 
	#__ed_size_t


	)

342 
	~<ddef.h
>

347 
	$sigu
 (
__sig
, 
__u

__THROW
;

349 
	~<bs/sigack.h
>

350 #i
defed
 
__USE_XOPEN
 || defed 
__USE_XOPEN2K8


352 
	~<sys/ucڋxt.h
>

358 
	$sigack
 (
sigack
 *
__ss
, sigack *
__oss
)

359 
__THROW
 
__ibu_dd__
;

363 
	$sigtack
 (cڡ 
sigtack
 *
__ri
 
__ss
,

364 
sigtack
 *
__ri
 
__oss

__THROW
;

368 #ifde
__USE_XOPEN_EXTENDED


372 
	$sighd
 (
__sig

__THROW
;

375 
	$sigl
 (
__sig

__THROW
;

378 
	$sigigne
 (
__sig

__THROW
;

381 
__sighdr_t
 
	$sigt
 (
__sig
, 
__sighdr_t
 
__di

__THROW
;

384 #i
defed
 
__USE_POSIX199506
 || defed 
__USE_UNIX98


387 
	~<bs/hadtys.h
>

388 
	~<bs/sigthad.h
>

395 
	$__libc_cut_sigm
 (
__THROW
;

397 
	$__libc_cut_sigmax
 (
__THROW
;

401 
__END_DECLS


	@/usr/include/stdint.h

22 #ide
_STDINT_H


23 
	#_STDINT_H
 1

	)

25 
	~<us.h
>

26 
	~<bs/wch.h
>

27 
	~<bs/wdsize.h
>

34 #ide
__t8_t_defed


35 
	#__t8_t_defed


	)

36 sigd 
	tt8_t
;

37 
	tt16_t
;

38 
	tt32_t
;

39 #i
__WORDSIZE
 == 64

40 
	tt64_t
;

42 
__exnsi__


43 
	tt64_t
;

48 
	tut8_t
;

49 
	tut16_t
;

50 #ide
__ut32_t_defed


51 
	tut32_t
;

52 
	#__ut32_t_defed


	)

54 #i
__WORDSIZE
 == 64

55 
	tut64_t
;

57 
__exnsi__


58 
	tut64_t
;

65 sigd 
	tt_a8_t
;

66 
	tt_a16_t
;

67 
	tt_a32_t
;

68 #i
__WORDSIZE
 == 64

69 
	tt_a64_t
;

71 
__exnsi__


72 
	tt_a64_t
;

76 
	tut_a8_t
;

77 
	tut_a16_t
;

78 
	tut_a32_t
;

79 #i
__WORDSIZE
 == 64

80 
	tut_a64_t
;

82 
__exnsi__


83 
	tut_a64_t
;

90 sigd 
	tt_8_t
;

91 #i
__WORDSIZE
 == 64

92 
	tt_16_t
;

93 
	tt_32_t
;

94 
	tt_64_t
;

96 
	tt_16_t
;

97 
	tt_32_t
;

98 
__exnsi__


99 
	tt_64_t
;

103 
	tut_8_t
;

104 #i
__WORDSIZE
 == 64

105 
	tut_16_t
;

106 
	tut_32_t
;

107 
	tut_64_t
;

109 
	tut_16_t
;

110 
	tut_32_t
;

111 
__exnsi__


112 
	tut_64_t
;

117 #i
__WORDSIZE
 == 64

118 #ide
___t_defed


119 
	t_t
;

120 
	#___t_defed


	)

122 
	tu_t
;

124 #ide
___t_defed


125 
	t_t
;

126 
	#___t_defed


	)

128 
	tu_t
;

133 #i
__WORDSIZE
 == 64

134 
	ttmax_t
;

135 
	tutmax_t
;

137 
__exnsi__


138 
	ttmax_t
;

139 
__exnsi__


140 
	tutmax_t
;

144 #i
__WORDSIZE
 == 64

145 
	#__INT64_C
(
c
## 
L


	)

146 
	#__UINT64_C
(
c
## 
UL


	)

148 
	#__INT64_C
(
c
## 
LL


	)

149 
	#__UINT64_C
(
c
## 
ULL


	)

155 
	#INT8_MIN
 (-128)

	)

156 
	#INT16_MIN
 (-32767-1)

	)

157 
	#INT32_MIN
 (-2147483647-1)

	)

158 
	#INT64_MIN
 (-
	`__INT64_C
(9223372036854775807)-1)

	)

160 
	#INT8_MAX
 (127)

	)

161 
	#INT16_MAX
 (32767)

	)

162 
	#INT32_MAX
 (2147483647)

	)

163 
	#INT64_MAX
 (
	`__INT64_C
(9223372036854775807))

	)

166 
	#UINT8_MAX
 (255)

	)

167 
	#UINT16_MAX
 (65535)

	)

168 
	#UINT32_MAX
 (4294967295U)

	)

169 
	#UINT64_MAX
 (
	`__UINT64_C
(18446744073709551615))

	)

173 
	#INT_LEAST8_MIN
 (-128)

	)

174 
	#INT_LEAST16_MIN
 (-32767-1)

	)

175 
	#INT_LEAST32_MIN
 (-2147483647-1)

	)

176 
	#INT_LEAST64_MIN
 (-
	`__INT64_C
(9223372036854775807)-1)

	)

178 
	#INT_LEAST8_MAX
 (127)

	)

179 
	#INT_LEAST16_MAX
 (32767)

	)

180 
	#INT_LEAST32_MAX
 (2147483647)

	)

181 
	#INT_LEAST64_MAX
 (
	`__INT64_C
(9223372036854775807))

	)

184 
	#UINT_LEAST8_MAX
 (255)

	)

185 
	#UINT_LEAST16_MAX
 (65535)

	)

186 
	#UINT_LEAST32_MAX
 (4294967295U)

	)

187 
	#UINT_LEAST64_MAX
 (
	`__UINT64_C
(18446744073709551615))

	)

191 
	#INT_FAST8_MIN
 (-128)

	)

192 #i
__WORDSIZE
 == 64

193 
	#INT_FAST16_MIN
 (-9223372036854775807L-1)

	)

194 
	#INT_FAST32_MIN
 (-9223372036854775807L-1)

	)

196 
	#INT_FAST16_MIN
 (-2147483647-1)

	)

197 
	#INT_FAST32_MIN
 (-2147483647-1)

	)

199 
	#INT_FAST64_MIN
 (-
	`__INT64_C
(9223372036854775807)-1)

	)

201 
	#INT_FAST8_MAX
 (127)

	)

202 #i
__WORDSIZE
 == 64

203 
	#INT_FAST16_MAX
 (9223372036854775807L)

	)

204 
	#INT_FAST32_MAX
 (9223372036854775807L)

	)

206 
	#INT_FAST16_MAX
 (2147483647)

	)

207 
	#INT_FAST32_MAX
 (2147483647)

	)

209 
	#INT_FAST64_MAX
 (
	`__INT64_C
(9223372036854775807))

	)

212 
	#UINT_FAST8_MAX
 (255)

	)

213 #i
__WORDSIZE
 == 64

214 
	#UINT_FAST16_MAX
 (18446744073709551615UL)

	)

215 
	#UINT_FAST32_MAX
 (18446744073709551615UL)

	)

217 
	#UINT_FAST16_MAX
 (4294967295U)

	)

218 
	#UINT_FAST32_MAX
 (4294967295U)

	)

220 
	#UINT_FAST64_MAX
 (
	`__UINT64_C
(18446744073709551615))

	)

224 #i
__WORDSIZE
 == 64

225 
	#INTPTR_MIN
 (-9223372036854775807L-1)

	)

226 
	#INTPTR_MAX
 (9223372036854775807L)

	)

227 
	#UINTPTR_MAX
 (18446744073709551615UL)

	)

229 
	#INTPTR_MIN
 (-2147483647-1)

	)

230 
	#INTPTR_MAX
 (2147483647)

	)

231 
	#UINTPTR_MAX
 (4294967295U)

	)

236 
	#INTMAX_MIN
 (-
	`__INT64_C
(9223372036854775807)-1)

	)

238 
	#INTMAX_MAX
 (
	`__INT64_C
(9223372036854775807))

	)

241 
	#UINTMAX_MAX
 (
	`__UINT64_C
(18446744073709551615))

	)

247 #i
__WORDSIZE
 == 64

248 
	#PTRDIFF_MIN
 (-9223372036854775807L-1)

	)

249 
	#PTRDIFF_MAX
 (9223372036854775807L)

	)

251 
	#PTRDIFF_MIN
 (-2147483647-1)

	)

252 
	#PTRDIFF_MAX
 (2147483647)

	)

256 
	#SIG_ATOMIC_MIN
 (-2147483647-1)

	)

257 
	#SIG_ATOMIC_MAX
 (2147483647)

	)

260 #i
__WORDSIZE
 == 64

261 
	#SIZE_MAX
 (18446744073709551615UL)

	)

263 
	#SIZE_MAX
 (4294967295U)

	)

267 #ide
WCHAR_MIN


269 
	#WCHAR_MIN
 
__WCHAR_MIN


	)

270 
	#WCHAR_MAX
 
__WCHAR_MAX


	)

274 
	#WINT_MIN
 (0u)

	)

275 
	#WINT_MAX
 (4294967295u)

	)

278 
	#INT8_C
(
c

	)
c

279 
	#INT16_C
(
c

	)
c

280 
	#INT32_C
(
c

	)
c

281 #i
__WORDSIZE
 == 64

282 
	#INT64_C
(
c
## 
L


	)

284 
	#INT64_C
(
c
## 
LL


	)

288 
	#UINT8_C
(
c

	)
c

289 
	#UINT16_C
(
c

	)
c

290 
	#UINT32_C
(
c
## 
U


	)

291 #i
__WORDSIZE
 == 64

292 
	#UINT64_C
(
c
## 
UL


	)

294 
	#UINT64_C
(
c
## 
ULL


	)

298 #i
__WORDSIZE
 == 64

299 
	#INTMAX_C
(
c
## 
L


	)

300 
	#UINTMAX_C
(
c
## 
UL


	)

302 
	#INTMAX_C
(
c
## 
LL


	)

303 
	#UINTMAX_C
(
c
## 
ULL


	)

	@/usr/include/stdio.h

23 #ide
_STDIO_H


25 #i!
defed
 
__ed_FILE
 && !defed 
__ed___FILE


26 
	#_STDIO_H
 1

	)

27 
	~<us.h
>

29 
	g__BEGIN_DECLS


31 
	#__ed_size_t


	)

32 
	#__ed_NULL


	)

33 
	~<ddef.h
>

35 
	~<bs/tys.h
>

36 
	#__ed_FILE


	)

37 
	#__ed___FILE


	)

41 #i!
defed
 
__FILE_defed
 && defed 
__ed_FILE


44 
	g_IO_FILE
;

46 
__BEGIN_NAMESPACE_STD


48 
_IO_FILE
 
	tFILE
;

49 
	g__END_NAMESPACE_STD


50 #i
defed
 
__USE_LARGEFILE64
 || defed 
__USE_SVID
 || defed 
__USE_POSIX
 \

51 || 
defed
 
	g__USE_BSD
 || defed 
	g__USE_ISOC99
 || defed 
	g__USE_XOPEN
 \

52 || 
defed
 
__USE_POSIX2


53 
	$__USING_NAMESPACE_STD
(
FILE
)

56 
	#__FILE_defed
 1

	)

58 #unde
__ed_FILE


61 #i!
defed
 
____FILE_defed
 && defed 
__ed___FILE


64 
_IO_FILE
 
	t__FILE
;

66 
	#____FILE_defed
 1

	)

68 #unde
__ed___FILE


71 #ifdef 
_STDIO_H


72 
	#_STDIO_USES_IOSTREAM


	)

74 
	~<libio.h
>

76 #i
defed
 
__USE_XOPEN
 || defed 
__USE_XOPEN2K8


77 #ifde
__GNUC__


78 #ide
_VA_LIST_DEFINED


79 
_G_va_li
 
	tva_li
;

80 
	#_VA_LIST_DEFINED


	)

83 
	~<dg.h
>

87 #ifde
__USE_XOPEN2K8


88 #ide
__off_t_defed


89 #ide
__USE_FILE_OFFSET64


90 
__off_t
 
	toff_t
;

92 
__off64_t
 
	toff_t
;

94 
	#__off_t_defed


	)

96 #i
defed
 
__USE_LARGEFILE64
 && !defed 
__off64_t_defed


97 
__off64_t
 
	toff64_t
;

98 
	#__off64_t_defed


	)

101 #ide
__ssize_t_defed


102 
__ssize_t
 
	tssize_t
;

103 
	#__ssize_t_defed


	)

108 
__BEGIN_NAMESPACE_STD


109 #ide
__USE_FILE_OFFSET64


110 
_G_os_t
 
	tos_t
;

112 
_G_os64_t
 
	tos_t
;

114 
__END_NAMESPACE_STD


115 #ifde
__USE_LARGEFILE64


116 
_G_os64_t
 
	tos64_t
;

120 
	#_IOFBF
 0

	)

121 
	#_IOLBF
 1

	)

122 
	#_IONBF
 2

	)

126 #ide
BUFSIZ


127 
	#BUFSIZ
 
_IO_BUFSIZ


	)

133 #ide
EOF


134 
	#EOF
 (-1)

	)

140 
	#SEEK_SET
 0

	)

141 
	#SEEK_CUR
 1

	)

142 
	#SEEK_END
 2

	)

143 #ifde
__USE_GNU


144 
	#SEEK_DATA
 3

	)

145 
	#SEEK_HOLE
 4

	)

149 #i
defed
 
__USE_SVID
 || defed 
__USE_XOPEN


151 
	#P_tmpd
 "/tmp"

	)

164 
	~<bs/dio_lim.h
>

168 
_IO_FILE
 *
d
;

169 
_IO_FILE
 *
dout
;

170 
_IO_FILE
 *
dr
;

172 
	#d
 
d


	)

173 
	#dout
 
dout


	)

174 
	#dr
 
dr


	)

176 
__BEGIN_NAMESPACE_STD


178 
	$move
 (cڡ *
__fame

__THROW
;

180 
	$me
 (cڡ *
__d
, cڡ *
__w

__THROW
;

181 
__END_NAMESPACE_STD


183 #ifde
__USE_ATFILE


185 
	$mt
 (
__dfd
, cڡ *
__d
, 
__wfd
,

186 cڡ *
__w

__THROW
;

189 
__BEGIN_NAMESPACE_STD


194 #ide
__USE_FILE_OFFSET64


195 
FILE
 *
	$tmpfe
 (
__wur
;

197 #ifde
__REDIRECT


198 
FILE
 *
	`__REDIRECT
 (
tmpfe
, (), 
tmpfe64

__wur
;

200 
	#tmpfe
 
tmpfe64


	)

204 #ifde
__USE_LARGEFILE64


205 
FILE
 *
	$tmpfe64
 (
__wur
;

209 *
	$tmam
 (*
__s

__THROW
 
__wur
;

210 
__END_NAMESPACE_STD


212 #ifde
__USE_MISC


215 *
	$tmam_r
 (*
__s

__THROW
 
__wur
;

219 #i
defed
 
__USE_SVID
 || defed 
__USE_XOPEN


227 *
	$mam
 (cڡ *
__d
, cڡ *
__pfx
)

228 
__THROW
 
__ibu_mloc__
 
__wur
;

232 
__BEGIN_NAMESPACE_STD


237 
	`fo
 (
FILE
 *
__am
);

242 
	`fush
 (
FILE
 *
__am
);

243 
__END_NAMESPACE_STD


245 #ifde
__USE_MISC


252 
	`fush_uocked
 (
FILE
 *
__am
);

255 #ifde
__USE_GNU


262 
	`fol
 ();

266 
__BEGIN_NAMESPACE_STD


267 #ide
__USE_FILE_OFFSET64


272 
FILE
 *
	$fݒ
 (cڡ *
__ri
 
__fame
,

273 cڡ *
__ri
 
__modes

__wur
;

278 
FILE
 *
	$eݒ
 (cڡ *
__ri
 
__fame
,

279 cڡ *
__ri
 
__modes
,

280 
FILE
 *
__ri
 
__am

__wur
;

282 #ifde
__REDIRECT


283 
FILE
 *
	`__REDIRECT
 (
fݒ
, (cڡ *
__ri
 
__fame
,

284 cڡ *
__ri
 
__modes
), 
fݒ64
)

285 
__wur
;

286 
FILE
 *
	`__REDIRECT
 (
eݒ
, (cڡ *
__ri
 
__fame
,

287 cڡ *
__ri
 
__modes
,

288 
FILE
 *
__ri
 
__am
), 
eݒ64
)

289 
__wur
;

291 
	#fݒ
 
fݒ64


	)

292 
	#eݒ
 
eݒ64


	)

295 
__END_NAMESPACE_STD


296 #ifde
__USE_LARGEFILE64


297 
FILE
 *
	$fݒ64
 (cڡ *
__ri
 
__fame
,

298 cڡ *
__ri
 
__modes

__wur
;

299 
FILE
 *
	$eݒ64
 (cڡ *
__ri
 
__fame
,

300 cڡ *
__ri
 
__modes
,

301 
FILE
 *
__ri
 
__am

__wur
;

304 #ifdef 
__USE_POSIX


306 
FILE
 *
	$fdݒ
 (
__fd
, cڡ *
__modes

__THROW
 
__wur
;

309 #ifdef 
__USE_GNU


312 
FILE
 *
	$fݒcook
 (*
__ri
 
__magic_cook
,

313 cڡ *
__ri
 
__modes
,

314 
_IO_cook_io_funis_t
 
__io_funcs

__THROW
 
__wur
;

317 #ifde
__USE_XOPEN2K8


319 
FILE
 *
	$fmemݒ
 (*
__s
, 
size_t
 
__n
, cڡ *
__modes
)

320 
__THROW
 
__wur
;

325 
FILE
 *
	$ݒ_memam
 (**
__buoc
, 
size_t
 *
__sizoc

__THROW
 
__wur
;

329 
__BEGIN_NAMESPACE_STD


332 
	$tbuf
 (
FILE
 *
__ri
 
__am
, *__ri 
__buf

__THROW
;

336 
	$tvbuf
 (
FILE
 *
__ri
 
__am
, *__ri 
__buf
,

337 
__modes
, 
size_t
 
__n

__THROW
;

338 
__END_NAMESPACE_STD


340 #ifdef 
__USE_BSD


343 
	$tbufr
 (
FILE
 *
__ri
 
__am
, *__ri 
__buf
,

344 
size_t
 
__size

__THROW
;

347 
	$ebuf
 (
FILE
 *
__am

__THROW
;

351 
__BEGIN_NAMESPACE_STD


356 
	`rtf
 (
FILE
 *
__ri
 
__am
,

357 cڡ *
__ri
 
__fm
, ...);

362 
	`tf
 (cڡ *
__ri
 
__fm
, ...);

364 
	$rtf
 (*
__ri
 
__s
,

365 cڡ *
__ri
 
__fm
, ...
__THROWNL
;

371 
	`vrtf
 (
FILE
 *
__ri
 
__s
, cڡ *__ri 
__fm
,

372 
_G_va_li
 
__g
);

377 
	`vtf
 (cڡ *
__ri
 
__fm
, 
_G_va_li
 
__g
);

379 
	$vrtf
 (*
__ri
 
__s
, cڡ *__ri 
__fm
,

380 
_G_va_li
 
__g

__THROWNL
;

381 
__END_NAMESPACE_STD


383 #i
defed
 
__USE_BSD
 || defed 
__USE_ISOC99
 || defed 
__USE_UNIX98


384 
__BEGIN_NAMESPACE_C99


386 
	$tf
 (*
__ri
 
__s
, 
size_t
 
__maxn
,

387 cڡ *
__ri
 
__fm
, ...)

388 
__THROWNL
 
	`__ibu__
 ((
	`__fm__
 (
__tf__
, 3, 4)));

390 
	$vtf
 (*
__ri
 
__s
, 
size_t
 
__maxn
,

391 cڡ *
__ri
 
__fm
, 
_G_va_li
 
__g
)

392 
__THROWNL
 
	`__ibu__
 ((
	`__fm__
 (
__tf__
, 3, 0)));

393 
__END_NAMESPACE_C99


396 #ifde
__USE_GNU


399 
	$vartf
 (**
__ri
 
__r
, cڡ *__ri 
__f
,

400 
_G_va_li
 
__g
)

401 
__THROWNL
 
	`__ibu__
 ((
	$__fm__
 (
__tf__
, 2, 0))
__wur
;

402 
	$__artf
 (**
__ri
 
__r
,

403 cڡ *
__ri
 
__fmt
, ...)

404 
__THROWNL
 
	`__ibu__
 ((
	$__fm__
 (
__tf__
, 2, 3))
__wur
;

405 
	$artf
 (**
__ri
 
__r
,

406 cڡ *
__ri
 
__fmt
, ...)

407 
__THROWNL
 
	`__ibu__
 ((
	$__fm__
 (
__tf__
, 2, 3))
__wur
;

410 #ifde
__USE_XOPEN2K8


412 
	$vdtf
 (
__fd
, cڡ *
__ri
 
__fmt
,

413 
_G_va_li
 
__g
)

414 
	`__ibu__
 ((
	`__fm__
 (
__tf__
, 2, 0)));

415 
	$dtf
 (
__fd
, cڡ *
__ri
 
__fmt
, ...)

416 
	`__ibu__
 ((
	`__fm__
 (
__tf__
, 2, 3)));

420 
__BEGIN_NAMESPACE_STD


425 
	$fsnf
 (
FILE
 *
__ri
 
__am
,

426 cڡ *
__ri
 
__fm
, ...
__wur
;

431 
	$snf
 (cڡ *
__ri
 
__fm
, ...
__wur
;

433 
	$ssnf
 (cڡ *
__ri
 
__s
,

434 cڡ *
__ri
 
__fm
, ...
__THROW
;

436 #i
defed
 
__USE_ISOC99
 && !defed 
__USE_GNU
 \

437 && (!
defed
 
__LDBL_COMPAT
 || !defed 
__REDIRECT
) \

438 && (
defed
 
__STRICT_ANSI__
 || defed 
__USE_XOPEN2K
)

439 #ifde
__REDIRECT


443 
	`__REDIRECT
 (
fsnf
, (
FILE
 *
__ri
 
__am
,

444 cڡ *
__ri
 
__fm
, ...),

445 
__isoc99_fsnf

__wur
;

446 
	`__REDIRECT
 (
snf
, (cڡ *
__ri
 
__fm
, ...),

447 
__isoc99_snf

__wur
;

448 
	`__REDIRECT_NTH
 (
ssnf
, (cڡ *
__ri
 
__s
,

449 cڡ *
__ri
 
__fm
, ...),

450 
__isoc99_ssnf
);

452 
	$__isoc99_fsnf
 (
FILE
 *
__ri
 
__am
,

453 cڡ *
__ri
 
__fm
, ...
__wur
;

454 
	$__isoc99_snf
 (cڡ *
__ri
 
__fm
, ...
__wur
;

455 
	$__isoc99_ssnf
 (cڡ *
__ri
 
__s
,

456 cڡ *
__ri
 
__fm
, ...
__THROW
;

457 
	#fsnf
 
__isoc99_fsnf


	)

458 
	#snf
 
__isoc99_snf


	)

459 
	#ssnf
 
__isoc99_ssnf


	)

463 
__END_NAMESPACE_STD


465 #ifdef 
__USE_ISOC99


466 
__BEGIN_NAMESPACE_C99


471 
	$vfsnf
 (
FILE
 *
__ri
 
__s
, cڡ *__ri 
__fm
,

472 
_G_va_li
 
__g
)

473 
	`__ibu__
 ((
	$__fm__
 (
__snf__
, 2, 0))
__wur
;

479 
	$vsnf
 (cڡ *
__ri
 
__fm
, 
_G_va_li
 
__g
)

480 
	`__ibu__
 ((
	$__fm__
 (
__snf__
, 1, 0))
__wur
;

483 
	$vssnf
 (cڡ *
__ri
 
__s
,

484 cڡ *
__ri
 
__fm
, 
_G_va_li
 
__g
)

485 
__THROW
 
	`__ibu__
 ((
	`__fm__
 (
__snf__
, 2, 0)));

487 #i!
defed
 
__USE_GNU
 \

488 && (!
defed
 
__LDBL_COMPAT
 || !defed 
__REDIRECT
) \

489 && (
defed
 
__STRICT_ANSI__
 || defed 
__USE_XOPEN2K
)

490 #ifde
__REDIRECT


494 
	`__REDIRECT
 (
vfsnf
,

495 (
FILE
 *
__ri
 
__s
,

496 cڡ *
__ri
 
__fm
, 
_G_va_li
 
__g
),

497 
__isoc99_vfsnf
)

498 
	`__ibu__
 ((
	$__fm__
 (
__snf__
, 2, 0))
__wur
;

499 
	`__REDIRECT
 (
vsnf
, (cڡ *
__ri
 
__fm
,

500 
_G_va_li
 
__g
), 
__isoc99_vsnf
)

501 
	`__ibu__
 ((
	$__fm__
 (
__snf__
, 1, 0))
__wur
;

502 
	`__REDIRECT_NTH
 (
vssnf
,

503 (cڡ *
__ri
 
__s
,

504 cڡ *
__ri
 
__fm
,

505 
_G_va_li
 
__g
), 
__isoc99_vssnf
)

506 
	`__ibu__
 ((
	`__fm__
 (
__snf__
, 2, 0)));

508 
	$__isoc99_vfsnf
 (
FILE
 *
__ri
 
__s
,

509 cڡ *
__ri
 
__fm
,

510 
_G_va_li
 
__g

__wur
;

511 
	$__isoc99_vsnf
 (cڡ *
__ri
 
__fm
,

512 
_G_va_li
 
__g

__wur
;

513 
	$__isoc99_vssnf
 (cڡ *
__ri
 
__s
,

514 cڡ *
__ri
 
__fm
,

515 
_G_va_li
 
__g

__THROW
;

516 
	#vfsnf
 
__isoc99_vfsnf


	)

517 
	#vsnf
 
__isoc99_vsnf


	)

518 
	#vssnf
 
__isoc99_vssnf


	)

522 
__END_NAMESPACE_C99


526 
__BEGIN_NAMESPACE_STD


531 
	`fgc
 (
FILE
 *
__am
);

532 
	`gc
 (
FILE
 *
__am
);

538 
	`gch
 ();

539 
__END_NAMESPACE_STD


543 
	#gc
(
_

	`_IO_gc
 (_)

	)

545 #i
defed
 
__USE_POSIX
 || defed 
__USE_MISC


550 
	`gc_uocked
 (
FILE
 *
__am
);

551 
	`gch_uocked
 ();

554 #ifde
__USE_MISC


561 
	`fgc_uocked
 (
FILE
 *
__am
);

565 
__BEGIN_NAMESPACE_STD


573 
	`utc
 (
__c
, 
FILE
 *
__am
);

574 
	`putc
 (
__c
, 
FILE
 *
__am
);

580 
	`putch
 (
__c
);

581 
__END_NAMESPACE_STD


585 
	#putc
(
_ch
, 
_

	`_IO_putc
 (_ch, _)

	)

587 #ifde
__USE_MISC


594 
	`utc_uocked
 (
__c
, 
FILE
 *
__am
);

597 #i
defed
 
__USE_POSIX
 || defed 
__USE_MISC


602 
	`putc_uocked
 (
__c
, 
FILE
 *
__am
);

603 
	`putch_uocked
 (
__c
);

607 #i
defed
 
__USE_SVID
 || defed 
__USE_MISC
 \

608 || (
defed
 
__USE_XOPEN
 && !defed 
__USE_XOPEN2K
)

610 
	`gw
 (
FILE
 *
__am
);

613 
	`putw
 (
__w
, 
FILE
 *
__am
);

617 
__BEGIN_NAMESPACE_STD


622 *
	$fgs
 (*
__ri
 
__s
, 
__n
, 
FILE
 *__ri 
__am
)

623 
__wur
;

625 #i!
defed
 
__USE_ISOC11
 \

626 || (
defed
 
__lulus
 && __cplusplus <= 201103L)

638 *
	$gs
 (*
__s

__wur
 
__ibu_dd__
;

640 
__END_NAMESPACE_STD


642 #ifde
__USE_GNU


649 *
	$fgs_uocked
 (*
__ri
 
__s
, 
__n
,

650 
FILE
 *
__ri
 
__am

__wur
;

654 #ifdef 
__USE_XOPEN2K8


665 
_IO_ssize_t
 
	$__gdim
 (**
__ri
 
__l
,

666 
size_t
 *
__ri
 
__n
, 
__dim
,

667 
FILE
 *
__ri
 
__am

__wur
;

668 
_IO_ssize_t
 
	$gdim
 (**
__ri
 
__l
,

669 
size_t
 *
__ri
 
__n
, 
__dim
,

670 
FILE
 *
__ri
 
__am

__wur
;

678 
_IO_ssize_t
 
	$gle
 (**
__ri
 
__l
,

679 
size_t
 *
__ri
 
__n
,

680 
FILE
 *
__ri
 
__am

__wur
;

684 
__BEGIN_NAMESPACE_STD


689 
	`uts
 (cڡ *
__ri
 
__s
, 
FILE
 *__ri 
__am
);

695 
	`puts
 (cڡ *
__s
);

702 
	`ungc
 (
__c
, 
FILE
 *
__am
);

709 
size_t
 
	$d
 (*
__ri
 
__r
, 
size_t
 
__size
,

710 
size_t
 
__n
, 
FILE
 *
__ri
 
__am

__wur
;

715 
size_t
 
	`fwre
 (cڡ *
__ri
 
__r
, size_
__size
,

716 
size_t
 
__n
, 
FILE
 *
__ri
 
__s
);

717 
__END_NAMESPACE_STD


719 #ifde
__USE_GNU


726 
	`uts_uocked
 (cڡ *
__ri
 
__s
,

727 
FILE
 *
__ri
 
__am
);

730 #ifde
__USE_MISC


737 
size_t
 
	$d_uocked
 (*
__ri
 
__r
, 
size_t
 
__size
,

738 
size_t
 
__n
, 
FILE
 *
__ri
 
__am

__wur
;

739 
size_t
 
	`fwre_uocked
 (cڡ *
__ri
 
__r
, size_
__size
,

740 
size_t
 
__n
, 
FILE
 *
__ri
 
__am
);

744 
__BEGIN_NAMESPACE_STD


749 
	`fek
 (
FILE
 *
__am
, 
__off
, 
__wh
);

754 
	$l
 (
FILE
 *
__am

__wur
;

759 
	`wd
 (
FILE
 *
__am
);

760 
__END_NAMESPACE_STD


767 #i
defed
 
__USE_LARGEFILE
 || defed 
__USE_XOPEN2K


768 #ide
__USE_FILE_OFFSET64


773 
	`feko
 (
FILE
 *
__am
, 
__off_t
 
__off
, 
__wh
);

778 
__off_t
 
	$lo
 (
FILE
 *
__am

__wur
;

780 #ifde
__REDIRECT


781 
	`__REDIRECT
 (
feko
,

782 (
FILE
 *
__am
, 
__off64_t
 
__off
, 
__wh
),

783 
feko64
);

784 
__off64_t
 
	`__REDIRECT
 (
lo
, (
FILE
 *
__am
), 
lo64
);

786 
	#feko
 
feko64


	)

787 
	#lo
 
lo64


	)

792 
__BEGIN_NAMESPACE_STD


793 #ide
__USE_FILE_OFFSET64


798 
	`fgpos
 (
FILE
 *
__ri
 
__am
, 
os_t
 *__ri 
__pos
);

803 
	`fos
 (
FILE
 *
__am
, cڡ 
os_t
 *
__pos
);

805 #ifde
__REDIRECT


806 
	`__REDIRECT
 (
fgpos
, (
FILE
 *
__ri
 
__am
,

807 
os_t
 *
__ri
 
__pos
), 
fgpos64
);

808 
	`__REDIRECT
 (
fos
,

809 (
FILE
 *
__am
, cڡ 
os_t
 *
__pos
), 
fos64
);

811 
	#fgpos
 
fgpos64


	)

812 
	#fos
 
fos64


	)

815 
__END_NAMESPACE_STD


817 #ifde
__USE_LARGEFILE64


818 
	`feko64
 (
FILE
 *
__am
, 
__off64_t
 
__off
, 
__wh
);

819 
__off64_t
 
	$lo64
 (
FILE
 *
__am

__wur
;

820 
	`fgpos64
 (
FILE
 *
__ri
 
__am
, 
os64_t
 *__ri 
__pos
);

821 
	`fos64
 (
FILE
 *
__am
, cڡ 
os64_t
 *
__pos
);

824 
__BEGIN_NAMESPACE_STD


826 
	$
 (
FILE
 *
__am

__THROW
;

828 
	$of
 (
FILE
 *
__am

__THROW
 
__wur
;

830 
	$
 (
FILE
 *
__am

__THROW
 
__wur
;

831 
__END_NAMESPACE_STD


833 #ifde
__USE_MISC


835 
	$_uocked
 (
FILE
 *
__am

__THROW
;

836 
	$of_uocked
 (
FILE
 *
__am

__THROW
 
__wur
;

837 
	$_uocked
 (
FILE
 *
__am

__THROW
 
__wur
;

841 
__BEGIN_NAMESPACE_STD


846 
	`
 (cڡ *
__s
);

847 
__END_NAMESPACE_STD


853 
	~<bs/sys_i.h
>

856 #ifdef 
__USE_POSIX


858 
	$fo
 (
FILE
 *
__am

__THROW
 
__wur
;

861 #ifde
__USE_MISC


863 
	$fo_uocked
 (
FILE
 *
__am

__THROW
 
__wur
;

867 #i(
defed
 
__USE_POSIX2
 || defed 
__USE_SVID
 || defed 
__USE_BSD
 || \

868 
defed
 
__USE_MISC
)

873 
FILE
 *
	$pݒ
 (cڡ *
__commd
, cڡ *
__modes

__wur
;

879 
	`po
 (
FILE
 *
__am
);

883 #ifdef 
__USE_POSIX


885 *
	$mid
 (*
__s

__THROW
;

889 #ifde
__USE_XOPEN


891 *
	`curid
 (*
__s
);

895 #ifdef 
__USE_GNU


896 
oback
;

899 
	$oback_tf
 (
oback
 *
__ri
 
__oback
,

900 cڡ *
__ri
 
__fm
, ...)

901 
__THROWNL
 
	`__ibu__
 ((
	`__fm__
 (
__tf__
, 2, 3)));

902 
	$oback_vtf
 (
oback
 *
__ri
 
__oback
,

903 cڡ *
__ri
 
__fm
,

904 
_G_va_li
 
__gs
)

905 
__THROWNL
 
	`__ibu__
 ((
	`__fm__
 (
__tf__
, 2, 0)));

909 #i
defed
 
__USE_POSIX
 || defed 
__USE_MISC


913 
	$ockfe
 (
FILE
 *
__am

__THROW
;

917 
	$rylockfe
 (
FILE
 *
__am

__THROW
 
__wur
;

920 
	$fuockfe
 (
FILE
 *
__am

__THROW
;

923 #i
defed
 
__USE_XOPEN
 && !defed 
__USE_XOPEN2K
 && !defed 
__USE_GNU


927 
	#__ed_gt


	)

928 
	~<gt.h
>

933 #ifde
__USE_EXTERN_INLINES


934 
	~<bs/dio.h
>

936 #i
__USE_FORTIFY_LEVEL
 > 0 && 
defed
 
__ex_ways_le


937 
	~<bs/dio2.h
>

939 #ifde
__LDBL_COMPAT


940 
	~<bs/dio-ldbl.h
>

943 
__END_DECLS


	@/usr/include/stdlib.h

22 #idef 
_STDLIB_H


24 
	~<us.h
>

27 
	#__ed_size_t


	)

28 #ide
__ed_mloc_d_oc


29 
	#__ed_wch_t


	)

30 
	#__ed_NULL


	)

32 
	~<ddef.h
>

34 
	g__BEGIN_DECLS


36 #ide
__ed_mloc_d_oc


37 
	#_STDLIB_H
 1

	)

39 #i(
defed
 
__USE_XOPEN
 || defed 
__USE_XOPEN2K8
&& !defed 
_SYS_WAIT_H


41 
	~<bs/waags.h
>

42 
	~<bs/waus.h
>

44 #ifde
__USE_BSD


49 #i
defed
 
__GNUC__
 && !defed 
__lulus


50 
	#__WAIT_INT
(
us
) \

51 (
	`__exnsi__
 (((uni { 
	`__tyof
(
us

__
; 
__i
; }) \

52 { .
__
 = (
us
}).
__i
))

	)

54 
	#__WAIT_INT
(
us
(*(*&(us))

	)

62 #i!
defed
 
__GNUC__
 || __GNUC__ < 2 || defed 
__lulus


63 
	#__WAIT_STATUS
 *

	)

64 
	#__WAIT_STATUS_DEFN
 *

	)

69 
wa
 *
	m__ur
;

70 *
	m__
;

71 } 
	t__WAIT_STATUS
 
	t__ibu__
 ((
	t__t_uni__
));

72 
	#__WAIT_STATUS_DEFN
 *

	)

77 
	#__WAIT_INT
(
us
(us)

	)

78 
	#__WAIT_STATUS
 *

	)

79 
	#__WAIT_STATUS_DEFN
 *

	)

84 
	#WEXITSTATUS
(
us

	`__WEXITSTATUS
 (
	`__WAIT_INT
 (us))

	)

85 
	#WTERMSIG
(
us

	`__WTERMSIG
 (
	`__WAIT_INT
 (us))

	)

86 
	#WSTOPSIG
(
us

	`__WSTOPSIG
 (
	`__WAIT_INT
 (us))

	)

87 
	#WIFEXITED
(
us

	`__WIFEXITED
 (
	`__WAIT_INT
 (us))

	)

88 
	#WIFSIGNALED
(
us

	`__WIFSIGNALED
 (
	`__WAIT_INT
 (us))

	)

89 
	#WIFSTOPPED
(
us

	`__WIFSTOPPED
 (
	`__WAIT_INT
 (us))

	)

90 #ifde
__WIFCONTINUED


91 
	#WIFCONTINUED
(
us

	`__WIFCONTINUED
 (
	`__WAIT_INT
 (us))

	)

95 
__BEGIN_NAMESPACE_STD


99 
	mqu
;

100 
	mm
;

101 } 
	tdiv_t
;

104 #ide
__ldiv_t_defed


107 
	mqu
;

108 
	mm
;

109 } 
	tldiv_t
;

110 
	#__ldiv_t_defed
 1

	)

112 
	g__END_NAMESPACE_STD


114 #i
defed
 
__USE_ISOC99
 && !defed 
__div_t_defed


115 
__BEGIN_NAMESPACE_C99


117 
__exnsi__
 struct

119 
	mqu
;

120 
	mm
;

121 } 
	tdiv_t
;

122 
	#__div_t_defed
 1

	)

123 
	g__END_NAMESPACE_C99


128 
	#RAND_MAX
 2147483647

	)

133 
	#EXIT_FAILURE
 1

	)

134 
	#EXIT_SUCCESS
 0

	)

138 
	#MB_CUR_MAX
 (
	`__y_g_mb_cur_max
 ())

	)

139 
size_t
 
	$__y_g_mb_cur_max
 (
__THROW
 
__wur
;

142 
__BEGIN_NAMESPACE_STD


144 
	$of
 (cڡ *
__Ō
)

145 
__THROW
 
__ibu_pu__
 
	`__nnu
 ((1)
__wur
;

147 
	$oi
 (cڡ *
__Ō
)

148 
__THROW
 
__ibu_pu__
 
	`__nnu
 ((1)
__wur
;

150 
	$
 (cڡ *
__Ō
)

151 
__THROW
 
__ibu_pu__
 
	`__nnu
 ((1)
__wur
;

152 
__END_NAMESPACE_STD


154 #i
defed
 
__USE_ISOC99
 || defed 
__USE_MISC


155 
__BEGIN_NAMESPACE_C99


157 
__exnsi__
 
	$l
 (cڡ *
__Ō
)

158 
__THROW
 
__ibu_pu__
 
	`__nnu
 ((1)
__wur
;

159 
__END_NAMESPACE_C99


162 
__BEGIN_NAMESPACE_STD


164 
	$od
 (cڡ *
__ri
 
__Ō
,

165 **
__ri
 
__dr
)

166 
__THROW
 
	`__nnu
 ((1));

167 
__END_NAMESPACE_STD


169 #ifdef 
__USE_ISOC99


170 
__BEGIN_NAMESPACE_C99


172 
	$of
 (cڡ *
__ri
 
__Ō
,

173 **
__ri
 
__dr

__THROW
 
	`__nnu
 ((1));

175 
	$d
 (cڡ *
__ri
 
__Ō
,

176 **
__ri
 
__dr
)

177 
__THROW
 
	`__nnu
 ((1));

178 
__END_NAMESPACE_C99


181 
__BEGIN_NAMESPACE_STD


183 
	$
 (cڡ *
__ri
 
__Ō
,

184 **
__ri
 
__dr
, 
__ba
)

185 
__THROW
 
	`__nnu
 ((1));

187 
	$oul
 (cڡ *
__ri
 
__Ō
,

188 **
__ri
 
__dr
, 
__ba
)

189 
__THROW
 
	`__nnu
 ((1));

190 
__END_NAMESPACE_STD


192 #ifde
__USE_BSD


194 
__exnsi__


195 
	$oq
 (cڡ *
__ri
 
__Ō
,

196 **
__ri
 
__dr
, 
__ba
)

197 
__THROW
 
	`__nnu
 ((1));

199 
__exnsi__


200 
	$ouq
 (cڡ *
__ri
 
__Ō
,

201 **
__ri
 
__dr
, 
__ba
)

202 
__THROW
 
	`__nnu
 ((1));

205 #i
defed
 
__USE_ISOC99
 || defed 
__USE_MISC


206 
__BEGIN_NAMESPACE_C99


208 
__exnsi__


209 
	$l
 (cڡ *
__ri
 
__Ō
,

210 **
__ri
 
__dr
, 
__ba
)

211 
__THROW
 
	`__nnu
 ((1));

213 
__exnsi__


214 
	$ou
 (cڡ *
__ri
 
__Ō
,

215 **
__ri
 
__dr
, 
__ba
)

216 
__THROW
 
	`__nnu
 ((1));

217 
__END_NAMESPACE_C99


221 #ifde
__USE_GNU


235 
	~<xlo.h
>

239 
	$_l
 (cڡ *
__ri
 
__Ō
,

240 **
__ri
 
__dr
, 
__ba
,

241 
__lo_t
 
__loc

__THROW
 
	`__nnu
 ((1, 4));

243 
	$oul_l
 (cڡ *
__ri
 
__Ō
,

244 **
__ri
 
__dr
,

245 
__ba
, 
__lo_t
 
__loc
)

246 
__THROW
 
	`__nnu
 ((1, 4));

248 
__exnsi__


249 
	$l_l
 (cڡ *
__ri
 
__Ō
,

250 **
__ri
 
__dr
, 
__ba
,

251 
__lo_t
 
__loc
)

252 
__THROW
 
	`__nnu
 ((1, 4));

254 
__exnsi__


255 
	$ou_l
 (cڡ *
__ri
 
__Ō
,

256 **
__ri
 
__dr
,

257 
__ba
, 
__lo_t
 
__loc
)

258 
__THROW
 
	`__nnu
 ((1, 4));

260 
	$od_l
 (cڡ *
__ri
 
__Ō
,

261 **
__ri
 
__dr
, 
__lo_t
 
__loc
)

262 
__THROW
 
	`__nnu
 ((1, 3));

264 
	$of_l
 (cڡ *
__ri
 
__Ō
,

265 **
__ri
 
__dr
, 
__lo_t
 
__loc
)

266 
__THROW
 
	`__nnu
 ((1, 3));

268 
	$d_l
 (cڡ *
__ri
 
__Ō
,

269 **
__ri
 
__dr
,

270 
__lo_t
 
__loc
)

271 
__THROW
 
	`__nnu
 ((1, 3));

275 #ifde
__USE_EXTERN_INLINES


276 
__BEGIN_NAMESPACE_STD


277 
__ex_le
 

278 
	`__NTH
 (
	$oi
 (cڡ *
__Ō
))

280  (
	`
 (
__Ō
, (**
NULL
, 10);

281 
	}
}

282 
__ex_le
 

283 
__NTH
 (
	$
 (cڡ *
__Ō
))

285  
	`
 (
__Ō
, (**
NULL
, 10);

286 
	}
}

287 
	g__END_NAMESPACE_STD


289 #i
defed
 
__USE_MISC
 || defed 
__USE_ISOC99


290 
__BEGIN_NAMESPACE_C99


291 
__exnsi__
 
__ex_le
 

292 
__NTH
 (
	$l
 (cڡ *
__Ō
))

294  
	`l
 (
__Ō
, (**
NULL
, 10);

295 
	}
}

296 
	g__END_NAMESPACE_C99


301 #i
defed
 
__USE_SVID
 || defed 
__USE_XOPEN_EXTENDED


305 *
	$l64a
 (
__n

__THROW
 
__wur
;

308 
	$a64l
 (cڡ *
__s
)

309 
__THROW
 
__ibu_pu__
 
	`__nnu
 ((1)
__wur
;

313 #i
defed
 
__USE_SVID
 || defed 
__USE_XOPEN_EXTENDED
 || defed 
__USE_BSD


314 
	~<sys/tys.h
>

321 
	$ndom
 (
__THROW
;

324 
	$dom
 (
__ed

__THROW
;

330 *
	$e
 (
__ed
, *
__ebuf
,

331 
size_t
 
__

__THROW
 
	`__nnu
 ((2));

335 *
	$te
 (*
__ebuf

__THROW
 
	`__nnu
 ((1));

338 #ifde
__USE_MISC


343 
	sndom_da


345 
t32_t
 *

;

346 
t32_t
 *

;

347 
t32_t
 *
e
;

348 
nd_ty
;

349 
nd_deg
;

350 
nd_p
;

351 
t32_t
 *
d_r
;

354 
	$ndom_r
 (
ndom_da
 *
__ri
 
__buf
,

355 
t32_t
 *
__ri
 
__su

__THROW
 
	`__nnu
 ((1, 2));

357 
	$dom_r
 (
__ed
, 
ndom_da
 *
__buf
)

358 
__THROW
 
	`__nnu
 ((2));

360 
	$e_r
 (
__ed
, *
__ri
 
__ebuf
,

361 
size_t
 
__
,

362 
ndom_da
 *
__ri
 
__buf
)

363 
__THROW
 
	`__nnu
 ((2, 4));

365 
	$te_r
 (*
__ri
 
__ebuf
,

366 
ndom_da
 *
__ri
 
__buf
)

367 
__THROW
 
	`__nnu
 ((1, 2));

372 
__BEGIN_NAMESPACE_STD


374 
	$nd
 (
__THROW
;

376 
	$d
 (
__ed

__THROW
;

377 
__END_NAMESPACE_STD


379 #ifde
__USE_POSIX


381 
	$nd_r
 (*
__ed

__THROW
;

385 #i
defed
 
__USE_SVID
 || defed 
__USE_XOPEN


389 
	$dnd48
 (
__THROW
;

390 
	$d48
 (
__xsubi
[3]
__THROW
 
	`__nnu
 ((1));

393 
	$̪d48
 (
__THROW
;

394 
	$Īd48
 (
__xsubi
[3])

395 
__THROW
 
	`__nnu
 ((1));

398 
	$mnd48
 (
__THROW
;

399 
	$jnd48
 (
__xsubi
[3])

400 
__THROW
 
	`__nnu
 ((1));

403 
	$d48
 (
__edv

__THROW
;

404 *
	$ed48
 (
__ed16v
[3])

405 
__THROW
 
	`__nnu
 ((1));

406 
	$lcg48
 (
__m
[7]
__THROW
 
	`__nnu
 ((1));

408 #ifde
__USE_MISC


412 
	sdnd48_da


414 
__x
[3];

415 
__d_x
[3];

416 
__c
;

417 
__
;

418 
__exnsi__
 
__a
;

423 
	$dnd48_r
 (
dnd48_da
 *
__ri
 
__bufr
,

424 *
__ri
 
__su

__THROW
 
	`__nnu
 ((1, 2));

425 
	$d48_r
 (
__xsubi
[3],

426 
dnd48_da
 *
__ri
 
__bufr
,

427 *
__ri
 
__su

__THROW
 
	`__nnu
 ((1, 2));

430 
	$̪d48_r
 (
dnd48_da
 *
__ri
 
__bufr
,

431 *
__ri
 
__su
)

432 
__THROW
 
	`__nnu
 ((1, 2));

433 
	$Īd48_r
 (
__xsubi
[3],

434 
dnd48_da
 *
__ri
 
__bufr
,

435 *
__ri
 
__su
)

436 
__THROW
 
	`__nnu
 ((1, 2));

439 
	$mnd48_r
 (
dnd48_da
 *
__ri
 
__bufr
,

440 *
__ri
 
__su
)

441 
__THROW
 
	`__nnu
 ((1, 2));

442 
	$jnd48_r
 (
__xsubi
[3],

443 
dnd48_da
 *
__ri
 
__bufr
,

444 *
__ri
 
__su
)

445 
__THROW
 
	`__nnu
 ((1, 2));

448 
	$d48_r
 (
__edv
, 
dnd48_da
 *
__bufr
)

449 
__THROW
 
	`__nnu
 ((2));

451 
	$ed48_r
 (
__ed16v
[3],

452 
dnd48_da
 *
__bufr

__THROW
 
	`__nnu
 ((1, 2));

454 
	$lcg48_r
 (
__m
[7],

455 
dnd48_da
 *
__bufr
)

456 
__THROW
 
	`__nnu
 ((1, 2));

462 #ide
__mloc_d_oc_defed


463 
	#__mloc_d_oc_defed


	)

464 
__BEGIN_NAMESPACE_STD


466 *
	$mloc
 (
size_t
 
__size

__THROW
 
__ibu_mloc__
 
__wur
;

468 *
	$oc
 (
size_t
 
__nmemb
, size_
__size
)

469 
__THROW
 
__ibu_mloc__
 
__wur
;

470 
__END_NAMESPACE_STD


473 #ide
__ed_mloc_d_oc


474 
__BEGIN_NAMESPACE_STD


480 *
	$loc
 (*
__r
, 
size_t
 
__size
)

481 
__THROW
 
__ibu_wn_unud_su__
;

483 
	$
 (*
__r

__THROW
;

484 
__END_NAMESPACE_STD


486 #ifdef 
__USE_MISC


488 
	$c
 (*
__r

__THROW
;

491 #i
defed
 
__USE_GNU
 || defed 
__USE_BSD
 || defed 
__USE_MISC


492 
	~<lo.h
>

495 #i(
defed
 
__USE_XOPEN_EXTENDED
 && !defed 
__USE_XOPEN2K
) \

496 || 
defed
 
__USE_BSD


498 *
	$vloc
 (
size_t
 
__size

__THROW
 
__ibu_mloc__
 
__wur
;

501 #ifde
__USE_XOPEN2K


503 
	$posix_memign
 (**
__memr
, 
size_t
 
__ignmt
, size_
__size
)

504 
__THROW
 
	`__nnu
 ((1)
__wur
;

507 #ifde
__USE_ISOC11


509 *
	$igd_loc
 (
size_t
 
__ignmt
, size_
__size
)

510 
__THROW
 
__ibu_mloc__
 
	`__ibu_loc_size__
 ((2)
__wur
;

513 
__BEGIN_NAMESPACE_STD


515 
	$abt
 (
__THROW
 
	`__ibu__
 ((
__nܑu__
));

519 
	`ex
 ((*
__func
()
__THROW
 
	`__nnu
 ((1));

521 #i
defed
 
__USE_ISOC11
 || defed 
__USE_ISOCXX11


523 #ifde
__lulus


524 "C++" 
	`_quick_ex
 ((*
__func
) ())

525 
__THROW
 
	`__asm
 ("_quick_ex"
	`__nnu
 ((1));

527 
	`_quick_ex
 ((*
__func
()
__THROW
 
	`__nnu
 ((1));

530 
__END_NAMESPACE_STD


532 #ifdef 
__USE_MISC


535 
	`_ex
 ((*
__func
(
__us
, *
__g
), *__arg)

536 
__THROW
 
	`__nnu
 ((1));

539 
__BEGIN_NAMESPACE_STD


543 
	$ex
 (
__us

__THROW
 
	`__ibu__
 ((
__nܑu__
));

545 #i
defed
 
__USE_ISOC11
 || defed 
__USE_ISOCXX11


549 
	$quick_ex
 (
__us

__THROW
 
	`__ibu__
 ((
__nܑu__
));

551 
__END_NAMESPACE_STD


553 #ifde
__USE_ISOC99


554 
__BEGIN_NAMESPACE_C99


557 
	$_Ex
 (
__us

__THROW
 
	`__ibu__
 ((
__nܑu__
));

558 
__END_NAMESPACE_C99


562 
__BEGIN_NAMESPACE_STD


564 *
	$gv
 (cڡ *
__me

__THROW
 
	`__nnu
 ((1)
__wur
;

565 
__END_NAMESPACE_STD


567 #ifde
__USE_GNU


570 *
	$cu_gv
 (cڡ *
__me
)

571 
__THROW
 
	`__nnu
 ((1)
__wur
;

574 #i
defed
 
__USE_SVID
 || defed 
__USE_XOPEN


578 
	$punv
 (*
__rg

__THROW
 
	`__nnu
 ((1));

581 #i
defed
 
__USE_BSD
 || defed 
__USE_XOPEN2K


584 
	$nv
 (cڡ *
__me
, cڡ *
__vue
, 
__a
)

585 
__THROW
 
	`__nnu
 ((2));

588 
	$unnv
 (cڡ *
__me

__THROW
 
	`__nnu
 ((1));

591 #ifdef 
__USE_MISC


595 
	$nv
 (
__THROW
;

599 #i
defed
 
__USE_MISC
 \

600 || (
defed
 
__USE_XOPEN_EXTENDED
 && !defed 
__USE_XOPEN2K8
)

606 *
	$mkmp
 (*
__me

__THROW
 
	`__nnu
 ((1));

609 #i
defed
 
__USE_MISC
 || defed 
__USE_XOPEN_EXTENDED
 \

610 || 
defed
 
__USE_XOPEN2K8


619 #ide
__USE_FILE_OFFSET64


620 
	$mkemp
 (*
__me

	`__nnu
 ((1)
__wur
;

622 #ifde
__REDIRECT


623 
	`__REDIRECT
 (
mkemp
, (*
__me
), 
mkemp64
)

624 
	`__nnu
 ((1)
__wur
;

626 
	#mkemp
 
mkemp64


	)

629 #ifde
__USE_LARGEFILE64


630 
	$mkemp64
 (*
__me

	`__nnu
 ((1)
__wur
;

634 #ifde
__USE_MISC


641 #ide
__USE_FILE_OFFSET64


642 
	$mkemps
 (*
__me
, 
__suffixn

	`__nnu
 ((1)
__wur
;

644 #ifde
__REDIRECT


645 
	`__REDIRECT
 (
mkemps
, (*
__me
, 
__suffixn
),

646 
mkemps64

	`__nnu
 ((1)
__wur
;

648 
	#mkemps
 
mkemps64


	)

651 #ifde
__USE_LARGEFILE64


652 
	$mkemps64
 (*
__me
, 
__suffixn
)

653 
	`__nnu
 ((1)
__wur
;

657 #i
defed
 
__USE_BSD
 || defed 
__USE_XOPEN2K8


663 *
	$mkdmp
 (*
__me

__THROW
 
	`__nnu
 ((1)
__wur
;

666 #ifde
__USE_GNU


673 #ide
__USE_FILE_OFFSET64


674 
	$mkoemp
 (*
__me
, 
__ags

	`__nnu
 ((1)
__wur
;

676 #ifde
__REDIRECT


677 
	`__REDIRECT
 (
mkoemp
, (*
__me
, 
__ags
), 
mkoemp64
)

678 
	`__nnu
 ((1)
__wur
;

680 
	#mkoemp
 
mkoemp64


	)

683 #ifde
__USE_LARGEFILE64


684 
	$mkoemp64
 (*
__me
, 
__ags

	`__nnu
 ((1)
__wur
;

693 #ide
__USE_FILE_OFFSET64


694 
	$mkoemps
 (*
__me
, 
__suffixn
, 
__ags
)

695 
	`__nnu
 ((1)
__wur
;

697 #ifde
__REDIRECT


698 
	`__REDIRECT
 (
mkoemps
, (*
__me
, 
__suffixn
,

699 
__ags
), 
mkoemps64
)

700 
	`__nnu
 ((1)
__wur
;

702 
	#mkoemps
 
mkoemps64


	)

705 #ifde
__USE_LARGEFILE64


706 
	$mkoemps64
 (*
__me
, 
__suffixn
, 
__ags
)

707 
	`__nnu
 ((1)
__wur
;

712 
__BEGIN_NAMESPACE_STD


717 
	$syem
 (cڡ *
__commd

__wur
;

718 
__END_NAMESPACE_STD


721 #ifdef 
__USE_GNU


724 *
	$nilize_fe_me
 (cڡ *
__me
)

725 
__THROW
 
	`__nnu
 ((1)
__wur
;

728 #i
defed
 
__USE_BSD
 || defed 
__USE_XOPEN_EXTENDED


734 *
	$th
 (cڡ *
__ri
 
__me
,

735 *
__ri
 
__sved

__THROW
 
__wur
;

740 #ide
__COMPAR_FN_T


741 
	#__COMPAR_FN_T


	)

742 (*
	t__comr__t
) (const *, const *);

744 #ifdef 
__USE_GNU


745 
__comr__t
 
	tcomris__t
;

748 #ifde
__USE_GNU


749 (*
	t__comr_d__t
) (const *, const *, *);

752 
__BEGIN_NAMESPACE_STD


755 *
	$bch
 (cڡ *
__key
, cڡ *
__ba
,

756 
size_t
 
__nmemb
, size_
__size
, 
__comr__t
 
__comr
)

757 
	`__nnu
 ((1, 2, 5)
__wur
;

759 #ifde
__USE_EXTERN_INLINES


760 
	~<bs/dlib-bch.h
>

765 
	$qst
 (*
__ba
, 
size_t
 
__nmemb
, size_
__size
,

766 
__comr__t
 
__comr

	`__nnu
 ((1, 4));

767 #ifde
__USE_GNU


768 
	$qst_r
 (*
__ba
, 
size_t
 
__nmemb
, size_
__size
,

769 
__comr_d__t
 
__comr
, *
__g
)

770 
	`__nnu
 ((1, 4));

775 
	$abs
 (
__x

__THROW
 
	`__ibu__
 ((
__cڡ__
)
__wur
;

776 
	$bs
 (
__x

__THROW
 
	`__ibu__
 ((
__cڡ__
)
__wur
;

777 
__END_NAMESPACE_STD


779 #ifde
__USE_ISOC99


780 
__exnsi__
 
	$abs
 (
__x
)

781 
__THROW
 
	`__ibu__
 ((
__cڡ__
)
__wur
;

785 
__BEGIN_NAMESPACE_STD


789 
div_t
 
	$div
 (
__num
, 
__dom
)

790 
__THROW
 
	`__ibu__
 ((
__cڡ__
)
__wur
;

791 
ldiv_t
 
	$ldiv
 (
__num
, 
__dom
)

792 
__THROW
 
	`__ibu__
 ((
__cڡ__
)
__wur
;

793 
__END_NAMESPACE_STD


795 #ifde
__USE_ISOC99


796 
__BEGIN_NAMESPACE_C99


797 
__exnsi__
 
div_t
 
	$div
 (
__num
,

798 
__dom
)

799 
__THROW
 
	`__ibu__
 ((
__cڡ__
)
__wur
;

800 
__END_NAMESPACE_C99


804 #i(
defed
 
__USE_XOPEN_EXTENDED
 && !defed 
__USE_XOPEN2K8
) \

805 || 
defed
 
__USE_SVID


812 *
	$ecvt
 (
__vue
, 
__ndig
, *
__ri
 
__det
,

813 *
__ri
 
__sign

__THROW
 
	`__nnu
 ((3, 4)
__wur
;

818 *
	$fcvt
 (
__vue
, 
__ndig
, *
__ri
 
__det
,

819 *
__ri
 
__sign

__THROW
 
	`__nnu
 ((3, 4)
__wur
;

824 *
	$gcvt
 (
__vue
, 
__ndig
, *
__buf
)

825 
__THROW
 
	`__nnu
 ((3)
__wur
;

828 #ifde
__USE_MISC


830 *
	$qecvt
 (
__vue
, 
__ndig
,

831 *
__ri
 
__det
, *__ri 
__sign
)

832 
__THROW
 
	`__nnu
 ((3, 4)
__wur
;

833 *
	$qfcvt
 (
__vue
, 
__ndig
,

834 *
__ri
 
__det
, *__ri 
__sign
)

835 
__THROW
 
	`__nnu
 ((3, 4)
__wur
;

836 *
	$qgcvt
 (
__vue
, 
__ndig
, *
__buf
)

837 
__THROW
 
	`__nnu
 ((3)
__wur
;

842 
	$ecvt_r
 (
__vue
, 
__ndig
, *
__ri
 
__det
,

843 *
__ri
 
__sign
, *__ri 
__buf
,

844 
size_t
 
__n

__THROW
 
	`__nnu
 ((3, 4, 5));

845 
	$fcvt_r
 (
__vue
, 
__ndig
, *
__ri
 
__det
,

846 *
__ri
 
__sign
, *__ri 
__buf
,

847 
size_t
 
__n

__THROW
 
	`__nnu
 ((3, 4, 5));

849 
	$qecvt_r
 (
__vue
, 
__ndig
,

850 *
__ri
 
__det
, *__ri 
__sign
,

851 *
__ri
 
__buf
, 
size_t
 
__n
)

852 
__THROW
 
	`__nnu
 ((3, 4, 5));

853 
	$qfcvt_r
 (
__vue
, 
__ndig
,

854 *
__ri
 
__det
, *__ri 
__sign
,

855 *
__ri
 
__buf
, 
size_t
 
__n
)

856 
__THROW
 
	`__nnu
 ((3, 4, 5));

860 
__BEGIN_NAMESPACE_STD


863 
	$mbn
 (cڡ *
__s
, 
size_t
 
__n

__THROW
;

866 
	$mbtowc
 (
wch_t
 *
__ri
 
__pwc
,

867 cڡ *
__ri
 
__s
, 
size_t
 
__n

__THROW
;

870 
	$womb
 (*
__s
, 
wch_t
 
__wch

__THROW
;

874 
size_t
 
	$mbowcs
 (
wch_t
 *
__ri
 
__pwcs
,

875 cڡ *
__ri
 
__s
, 
size_t
 
__n

__THROW
;

877 
size_t
 
	$wcombs
 (*
__ri
 
__s
,

878 cڡ 
wch_t
 *
__ri
 
__pwcs
, 
size_t
 
__n
)

879 
__THROW
;

880 
__END_NAMESPACE_STD


883 #ifde
__USE_SVID


888 
	$mch
 (cڡ *
__ڣ

__THROW
 
	`__nnu
 ((1)
__wur
;

892 #i
defed
 
__USE_XOPEN_EXTENDED
 || defed 
__USE_XOPEN2K8


899 
	$gsubt
 (**
__ri
 
__tip
,

900 *cڡ *
__ri
 
__toks
,

901 **
__ri
 
__vu
)

902 
__THROW
 
	`__nnu
 ((1, 2, 3)
__wur
;

906 #ifde
__USE_XOPEN


908 
	$tkey
 (cڡ *
__key

__THROW
 
	`__nnu
 ((1));

914 #ifde
__USE_XOPEN2KXSI


916 
	$posix_ݒ
 (
__oag

__wur
;

919 #ifde
__USE_XOPEN


924 
	$g
 (
__fd

__THROW
;

928 
	$uock
 (
__fd

__THROW
;

933 *
	$ame
 (
__fd

__THROW
 
__wur
;

936 #ifde
__USE_GNU


940 
	$ame_r
 (
__fd
, *
__buf
, 
size_t
 
__bu
)

941 
__THROW
 
	`__nnu
 ((2));

944 
	`g
 ();

947 #ifde
__USE_BSD


951 
	$gldavg
 (
__ldavg
[], 
__m
)

952 
__THROW
 
	`__nnu
 ((1));

955 
	~<bs/dlib-t.h
>

958 #i
__USE_FORTIFY_LEVEL
 > 0 && 
defed
 
__ftify_funi


959 
	~<bs/dlib.h
>

961 #ifde
__LDBL_COMPAT


962 
	~<bs/dlib-ldbl.h
>

966 #unde
__ed_mloc_d_oc


968 
__END_DECLS


	@/usr/include/string.h

22 #idef 
_STRING_H


23 
	#_STRING_H
 1

	)

25 
	~<us.h
>

27 
	g__BEGIN_DECLS


30 
	#__ed_size_t


	)

31 
	#__ed_NULL


	)

32 
	~<ddef.h
>

39 #i
defed
 
__lulus
 && (__lulu>199711L || 
__GNUC_PREREQ
 (4, 4))

40 
	#__CORRECT_ISO_CPP_STRING_H_PROTO


	)

44 
__BEGIN_NAMESPACE_STD


46 *
	$memy
 (*
__ri
 
__de
, cڡ *__ri 
__c
,

47 
size_t
 
__n

__THROW
 
	`__nnu
 ((1, 2));

50 *
	$memmove
 (*
__de
, cڡ *
__c
, 
size_t
 
__n
)

51 
__THROW
 
	`__nnu
 ((1, 2));

52 
__END_NAMESPACE_STD


57 #i
defed
 
__USE_SVID
 || defed 
__USE_BSD
 || defed 
__USE_XOPEN


58 *
	$memcy
 (*
__ri
 
__de
, cڡ *__ri 
__c
,

59 
__c
, 
size_t
 
__n
)

60 
__THROW
 
	`__nnu
 ((1, 2));

64 
__BEGIN_NAMESPACE_STD


66 *
	$memt
 (*
__s
, 
__c
, 
size_t
 
__n

__THROW
 
	`__nnu
 ((1));

69 
	$memcmp
 (cڡ *
__s1
, cڡ *
__s2
, 
size_t
 
__n
)

70 
__THROW
 
__ibu_pu__
 
	`__nnu
 ((1, 2));

73 #ifde
__CORRECT_ISO_CPP_STRING_H_PROTO


76 *
	`memchr
 (*
__s
, 
__c
, 
size_t
 
__n
)

77 
__THROW
 
	`__asm
 ("memchr"
__ibu_pu__
 
	`__nnu
 ((1));

78 cڡ *
	`memchr
 (cڡ *
__s
, 
__c
, 
size_t
 
__n
)

79 
__THROW
 
	`__asm
 ("memchr"
__ibu_pu__
 
	`__nnu
 ((1));

81 #ifde
__OPTIMIZE__


82 
__ex_ways_le
 *

83 
	`memchr
 (*
__s
, 
__c
, 
size_t
 
__n

__THROW


85  
	`__but_memchr
 (
__s
, 
__c
, 
__n
);

88 
__ex_ways_le
 const *

89 
	`memchr
 (cڡ *
__s
, 
__c
, 
size_t
 
__n

__THROW


91  
	`__but_memchr
 (
__s
, 
__c
, 
__n
);

94 
	}
}

96 *
	$memchr
 (cڡ *
__s
, 
__c
, 
size_t
 
__n
)

97 
__THROW
 
__ibu_pu__
 
	`__nnu
 ((1));

99 
__END_NAMESPACE_STD


101 #ifde
__USE_GNU


104 #ifde
__CORRECT_ISO_CPP_STRING_H_PROTO


105 "C++" *
	$wmemchr
 (*
__s
, 
__c
)

106 
__THROW
 
	`__asm
 ("wmemchr"
__ibu_pu__
 
	`__nnu
 ((1));

107 "C++" cڡ *
	$wmemchr
 (cڡ *
__s
, 
__c
)

108 
__THROW
 
	`__asm
 ("wmemchr"
__ibu_pu__
 
	`__nnu
 ((1));

110 *
	$wmemchr
 (cڡ *
__s
, 
__c
)

111 
__THROW
 
__ibu_pu__
 
	`__nnu
 ((1));

115 #ifde
__CORRECT_ISO_CPP_STRING_H_PROTO


116 "C++" *
	$memrchr
 (*
__s
, 
__c
, 
size_t
 
__n
)

117 
__THROW
 
	`__asm
 ("memrchr"
__ibu_pu__
 
	`__nnu
 ((1));

118 "C++" cڡ *
	$memrchr
 (cڡ *
__s
, 
__c
, 
size_t
 
__n
)

119 
__THROW
 
	`__asm
 ("memrchr"
__ibu_pu__
 
	`__nnu
 ((1));

121 *
	$memrchr
 (cڡ *
__s
, 
__c
, 
size_t
 
__n
)

122 
__THROW
 
__ibu_pu__
 
	`__nnu
 ((1));

127 
__BEGIN_NAMESPACE_STD


129 *
	$ry
 (*
__ri
 
__de
, cڡ *__ri 
__c
)

130 
__THROW
 
	`__nnu
 ((1, 2));

132 *
	$y
 (*
__ri
 
__de
,

133 cڡ *
__ri
 
__c
, 
size_t
 
__n
)

134 
__THROW
 
	`__nnu
 ((1, 2));

137 *
	$rt
 (*
__ri
 
__de
, cڡ *__ri 
__c
)

138 
__THROW
 
	`__nnu
 ((1, 2));

140 *
	$t
 (*
__ri
 
__de
, cڡ *__ri 
__c
,

141 
size_t
 
__n

__THROW
 
	`__nnu
 ((1, 2));

144 
	$rcmp
 (cڡ *
__s1
, cڡ *
__s2
)

145 
__THROW
 
__ibu_pu__
 
	`__nnu
 ((1, 2));

147 
	$cmp
 (cڡ *
__s1
, cڡ *
__s2
, 
size_t
 
__n
)

148 
__THROW
 
__ibu_pu__
 
	`__nnu
 ((1, 2));

151 
	$rcl
 (cڡ *
__s1
, cڡ *
__s2
)

152 
__THROW
 
__ibu_pu__
 
	`__nnu
 ((1, 2));

154 
size_t
 
	$rxm
 (*
__ri
 
__de
,

155 cڡ *
__ri
 
__c
, 
size_t
 
__n
)

156 
__THROW
 
	`__nnu
 ((2));

157 
__END_NAMESPACE_STD


159 #ifde
__USE_XOPEN2K8


163 
	~<xlo.h
>

166 
	$rcl_l
 (cڡ *
__s1
, cڡ *
__s2
, 
__lo_t
 
__l
)

167 
__THROW
 
__ibu_pu__
 
	`__nnu
 ((1, 2, 3));

169 
size_t
 
	$rxm_l
 (*
__de
, cڡ *
__c
, 
size_t
 
__n
,

170 
__lo_t
 
__l

__THROW
 
	`__nnu
 ((2, 4));

173 #i
defed
 
__USE_SVID
 || defed 
__USE_BSD
 || defed 
__USE_XOPEN_EXTENDED
 \

174 || 
defed
 
__USE_XOPEN2K8


176 *
	$rdup
 (cڡ *
__s
)

177 
__THROW
 
__ibu_mloc__
 
	`__nnu
 ((1));

183 #i
defed
 
__USE_XOPEN2K8


184 *
	$dup
 (cڡ *
__rg
, 
size_t
 
__n
)

185 
__THROW
 
__ibu_mloc__
 
	`__nnu
 ((1));

188 #i
defed
 
__USE_GNU
 && defed 
__GNUC__


190 
	#rdu
(
s
) \

191 (
__exnsi__
 \

193 cڡ *
__d
 = (
s
); \

194 
size_t
 
__n
 = 
	`
 (
__d
) + 1; \

195 *
__w
 = (*
	`__but_lo
 (
__n
); \

196 (*
	`memy
 (
__w
, 
__d
, 
__n
); \

197 
	}
}))

	)

200 
	#du
(
s
, 
n
) \

201 (
__exnsi__
 \

203 cڡ *
__d
 = (
s
); \

204 
size_t
 
__n
 = 
	`n
 (
__d
, (
n
)); \

205 *
__w
 = (*
	`__but_lo
 (
__n
 + 1); \

206 
__w
[
__n
] = '\0'; \

207 (*
	`memy
 (
__w
, 
__d
, 
__n
); \

208 }))

	)

211 
	g__BEGIN_NAMESPACE_STD


213 #ifde
__CORRECT_ISO_CPP_STRING_H_PROTO


216 *
rchr
 (*
__s
, 
__c
)

217 
__THROW
 
__asm
 ("rchr"
__ibu_pu__
 
__nnu
 ((1));

218 cڡ *
rchr
 (cڡ *
__s
, 
__c
)

219 
__THROW
 
__asm
 ("rchr"
__ibu_pu__
 
__nnu
 ((1));

221 #ifde
__OPTIMIZE__


222 
__ex_ways_le
 *

223 
rchr
 (*
__s
, 
__c

	g__THROW


225  
__but_rchr
 (
__s
, 
__c
);

228 
__ex_ways_le
 const *

229 
rchr
 (cڡ *
__s
, 
__c

	g__THROW


231  
__but_rchr
 (
__s
, 
__c
);

236 *
	$rchr
 (cڡ *
__s
, 
__c
)

237 
__THROW
 
__ibu_pu__
 
	`__nnu
 ((1));

240 #ifde
__CORRECT_ISO_CPP_STRING_H_PROTO


243 *
	`chr
 (*
__s
, 
__c
)

244 
__THROW
 
	`__asm
 ("chr"
__ibu_pu__
 
	`__nnu
 ((1));

245 cڡ *
	`chr
 (cڡ *
__s
, 
__c
)

246 
__THROW
 
	`__asm
 ("chr"
__ibu_pu__
 
	`__nnu
 ((1));

248 #ifde
__OPTIMIZE__


249 
__ex_ways_le
 *

250 
	`chr
 (*
__s
, 
__c

__THROW


252  
	`__but_chr
 (
__s
, 
__c
);

255 
__ex_ways_le
 const *

256 
	`chr
 (cڡ *
__s
, 
__c

__THROW


258  
	`__but_chr
 (
__s
, 
__c
);

261 
	}
}

263 *
	$chr
 (cڡ *
__s
, 
__c
)

264 
__THROW
 
__ibu_pu__
 
	`__nnu
 ((1));

266 
__END_NAMESPACE_STD


268 #ifde
__USE_GNU


271 #ifde
__CORRECT_ISO_CPP_STRING_H_PROTO


272 "C++" *
	$rchul
 (*
__s
, 
__c
)

273 
__THROW
 
	`__asm
 ("rchul"
__ibu_pu__
 
	`__nnu
 ((1));

274 "C++" cڡ *
	$rchul
 (cڡ *
__s
, 
__c
)

275 
__THROW
 
	`__asm
 ("rchul"
__ibu_pu__
 
	`__nnu
 ((1));

277 *
	$rchul
 (cڡ *
__s
, 
__c
)

278 
__THROW
 
__ibu_pu__
 
	`__nnu
 ((1));

282 
__BEGIN_NAMESPACE_STD


285 
size_t
 
	$rcn
 (cڡ *
__s
, cڡ *
__je
)

286 
__THROW
 
__ibu_pu__
 
	`__nnu
 ((1, 2));

289 
size_t
 
	$rn
 (cڡ *
__s
, cڡ *
__ac
)

290 
__THROW
 
__ibu_pu__
 
	`__nnu
 ((1, 2));

292 #ifde
__CORRECT_ISO_CPP_STRING_H_PROTO


295 *
	`brk
 (*
__s
, cڡ *
__ac
)

296 
__THROW
 
	`__asm
 ("brk"
__ibu_pu__
 
	`__nnu
 ((1, 2));

297 cڡ *
	`brk
 (cڡ *
__s
, cڡ *
__ac
)

298 
__THROW
 
	`__asm
 ("brk"
__ibu_pu__
 
	`__nnu
 ((1, 2));

300 #ifde
__OPTIMIZE__


301 
__ex_ways_le
 *

302 
	`brk
 (*
__s
, cڡ *
__ac

__THROW


304  
	`__but_brk
 (
__s
, 
__ac
);

307 
__ex_ways_le
 const *

308 
	`brk
 (cڡ *
__s
, cڡ *
__ac

__THROW


310  
	`__but_brk
 (
__s
, 
__ac
);

313 
	}
}

315 *
	$brk
 (cڡ *
__s
, cڡ *
__ac
)

316 
__THROW
 
__ibu_pu__
 
	`__nnu
 ((1, 2));

319 #ifde
__CORRECT_ISO_CPP_STRING_H_PROTO


322 *
	`rr
 (*
__hayack
, cڡ *
__ed
)

323 
__THROW
 
	`__asm
 ("rr"
__ibu_pu__
 
	`__nnu
 ((1, 2));

324 cڡ *
	`rr
 (cڡ *
__hayack
, cڡ *
__ed
)

325 
__THROW
 
	`__asm
 ("rr"
__ibu_pu__
 
	`__nnu
 ((1, 2));

327 #ifde
__OPTIMIZE__


328 
__ex_ways_le
 *

329 
	`rr
 (*
__hayack
, cڡ *
__ed

__THROW


331  
	`__but_rr
 (
__hayack
, 
__ed
);

334 
__ex_ways_le
 const *

335 
	`rr
 (cڡ *
__hayack
, cڡ *
__ed

__THROW


337  
	`__but_rr
 (
__hayack
, 
__ed
);

340 
	}
}

342 *
	$rr
 (cڡ *
__hayack
, cڡ *
__ed
)

343 
__THROW
 
__ibu_pu__
 
	`__nnu
 ((1, 2));

348 *
	$ok
 (*
__ri
 
__s
, cڡ *__ri 
__dim
)

349 
__THROW
 
	`__nnu
 ((2));

350 
__END_NAMESPACE_STD


354 *
	$__ok_r
 (*
__ri
 
__s
,

355 cڡ *
__ri
 
__dim
,

356 **
__ri
 
__ve_r
)

357 
__THROW
 
	`__nnu
 ((2, 3));

358 #i
defed
 
__USE_POSIX
 || defed 
__USE_MISC


359 *
	$ok_r
 (*
__ri
 
__s
, cڡ *__ri 
__dim
,

360 **
__ri
 
__ve_r
)

361 
__THROW
 
	`__nnu
 ((2, 3));

364 #ifde
__USE_GNU


366 #ifde
__CORRECT_ISO_CPP_STRING_H_PROTO


367 "C++" *
	$rr
 (*
__hayack
, cڡ *
__ed
)

368 
__THROW
 
	`__asm
 ("rr"
__ibu_pu__
 
	`__nnu
 ((1, 2));

369 "C++" cڡ *
	$rr
 (cڡ *
__hayack
,

370 cڡ *
__ed
)

371 
__THROW
 
	`__asm
 ("rr"
__ibu_pu__
 
	`__nnu
 ((1, 2));

373 *
	$rr
 (cڡ *
__hayack
, cڡ *
__ed
)

374 
__THROW
 
__ibu_pu__
 
	`__nnu
 ((1, 2));

378 #ifde
__USE_GNU


382 *
	$memmem
 (cڡ *
__hayack
, 
size_t
 
__hayackn
,

383 cڡ *
__ed
, 
size_t
 
__edn
)

384 
__THROW
 
__ibu_pu__
 
	`__nnu
 ((1, 3));

388 *
	$__mempy
 (*
__ri
 
__de
,

389 cڡ *
__ri
 
__c
, 
size_t
 
__n
)

390 
__THROW
 
	`__nnu
 ((1, 2));

391 *
	$mempy
 (*
__ri
 
__de
,

392 cڡ *
__ri
 
__c
, 
size_t
 
__n
)

393 
__THROW
 
	`__nnu
 ((1, 2));

397 
__BEGIN_NAMESPACE_STD


399 
size_t
 
	$
 (cڡ *
__s
)

400 
__THROW
 
__ibu_pu__
 
	`__nnu
 ((1));

401 
__END_NAMESPACE_STD


403 #ifdef 
__USE_XOPEN2K8


406 
size_t
 
	$n
 (cڡ *
__rg
, 
size_t
 
__maxn
)

407 
__THROW
 
__ibu_pu__
 
	`__nnu
 ((1));

411 
__BEGIN_NAMESPACE_STD


413 *
	$
 (
__um

__THROW
;

414 
__END_NAMESPACE_STD


415 #i
defed
 
__USE_XOPEN2K
 || defed 
__USE_MISC


423 #i
defed
 
__USE_XOPEN2K
 && !defed 
__USE_GNU


426 #ifde
__REDIRECT_NTH


427 
	`__REDIRECT_NTH
 (
_r
,

428 (
__um
, *
__buf
, 
size_t
 
__bu
),

429 
__xpg__r

	`__nnu
 ((2));

431 
	$__xpg__r
 (
__um
, *
__buf
, 
size_t
 
__bu
)

432 
__THROW
 
	`__nnu
 ((2));

433 
	#_r
 
__xpg__r


	)

438 *
	$_r
 (
__um
, *
__buf
, 
size_t
 
__bu
)

439 
__THROW
 
	`__nnu
 ((2)
__wur
;

443 #ifde
__USE_XOPEN2K8


445 *
	$_l
 (
__um
, 
__lo_t
 
__l

__THROW
;

451 
	$__bzo
 (*
__s
, 
size_t
 
__n

__THROW
 
	`__nnu
 ((1));

453 #ifde
__USE_BSD


455 
	$bcy
 (cڡ *
__c
, *
__de
, 
size_t
 
__n
)

456 
__THROW
 
	`__nnu
 ((1, 2));

459 
	$bzo
 (*
__s
, 
size_t
 
__n

__THROW
 
	`__nnu
 ((1));

462 
	$bcmp
 (cڡ *
__s1
, cڡ *
__s2
, 
size_t
 
__n
)

463 
__THROW
 
__ibu_pu__
 
	`__nnu
 ((1, 2));

466 #ifde
__CORRECT_ISO_CPP_STRING_H_PROTO


469 *
	`dex
 (*
__s
, 
__c
)

470 
__THROW
 
	`__asm
 ("dex"
__ibu_pu__
 
	`__nnu
 ((1));

471 cڡ *
	`dex
 (cڡ *
__s
, 
__c
)

472 
__THROW
 
	`__asm
 ("dex"
__ibu_pu__
 
	`__nnu
 ((1));

474 #i
defed
 
__OPTIMIZE__
 && !defed 
__CORRECT_ISO_CPP_STRINGS_H_PROTO


475 
__ex_ways_le
 *

476 
	`dex
 (*
__s
, 
__c

__THROW


478  
	`__but_dex
 (
__s
, 
__c
);

481 
__ex_ways_le
 const *

482 
	`dex
 (cڡ *
__s
, 
__c

__THROW


484  
	`__but_dex
 (
__s
, 
__c
);

487 
	}
}

489 *
	$dex
 (cڡ *
__s
, 
__c
)

490 
__THROW
 
__ibu_pu__
 
	`__nnu
 ((1));

494 #ifde
__CORRECT_ISO_CPP_STRING_H_PROTO


497 *
	`rdex
 (*
__s
, 
__c
)

498 
__THROW
 
	`__asm
 ("rdex"
__ibu_pu__
 
	`__nnu
 ((1));

499 cڡ *
	`rdex
 (cڡ *
__s
, 
__c
)

500 
__THROW
 
	`__asm
 ("rdex"
__ibu_pu__
 
	`__nnu
 ((1));

502 #i
defed
 
__OPTIMIZE__
 && !defed 
__CORRECT_ISO_CPP_STRINGS_H_PROTO


503 
__ex_ways_le
 *

504 
	`rdex
 (*
__s
, 
__c

__THROW


506  
	`__but_rdex
 (
__s
, 
__c
);

509 
__ex_ways_le
 const *

510 
	`rdex
 (cڡ *
__s
, 
__c

__THROW


512  
	`__but_rdex
 (
__s
, 
__c
);

515 
	}
}

517 *
	$rdex
 (cڡ *
__s
, 
__c
)

518 
__THROW
 
__ibu_pu__
 
	`__nnu
 ((1));

523 
	$ffs
 (
__i

__THROW
 
	`__ibu__
 ((
__cڡ__
));

527 #ifdef 
__USE_GNU


528 
	$ff
 (
__l

__THROW
 
	`__ibu__
 ((
__cڡ__
));

529 
__exnsi__
 
	$ffl
 (
__
)

530 
__THROW
 
	`__ibu__
 ((
__cڡ__
));

534 
	$rcmp
 (cڡ *
__s1
, cڡ *
__s2
)

535 
__THROW
 
__ibu_pu__
 
	`__nnu
 ((1, 2));

538 
	$cmp
 (cڡ *
__s1
, cڡ *
__s2
, 
size_t
 
__n
)

539 
__THROW
 
__ibu_pu__
 
	`__nnu
 ((1, 2));

542 #ifdef 
__USE_GNU


545 
	$rcmp_l
 (cڡ *
__s1
, cڡ *
__s2
,

546 
__lo_t
 
__loc
)

547 
__THROW
 
__ibu_pu__
 
	`__nnu
 ((1, 2, 3));

549 
	$cmp_l
 (cڡ *
__s1
, cڡ *
__s2
,

550 
size_t
 
__n
, 
__lo_t
 
__loc
)

551 
__THROW
 
__ibu_pu__
 
	`__nnu
 ((1, 2, 4));

554 #ifdef 
__USE_BSD


557 *
	$rp
 (**
__ri
 
__rgp
,

558 cڡ *
__ri
 
__dim
)

559 
__THROW
 
	`__nnu
 ((1, 2));

562 #ifdef 
__USE_XOPEN2K8


564 *
	$rsigl
 (
__sig

__THROW
;

567 *
	$__py
 (*
__ri
 
__de
, cڡ *__ri 
__c
)

568 
__THROW
 
	`__nnu
 ((1, 2));

569 *
	$py
 (*
__ri
 
__de
, cڡ *__ri 
__c
)

570 
__THROW
 
	`__nnu
 ((1, 2));

574 *
	$__y
 (*
__ri
 
__de
,

575 cڡ *
__ri
 
__c
, 
size_t
 
__n
)

576 
__THROW
 
	`__nnu
 ((1, 2));

577 *
	$y
 (*
__ri
 
__de
,

578 cڡ *
__ri
 
__c
, 
size_t
 
__n
)

579 
__THROW
 
	`__nnu
 ((1, 2));

582 #ifdef 
__USE_GNU


584 
	$rvscmp
 (cڡ *
__s1
, cڡ *
__s2
)

585 
__THROW
 
__ibu_pu__
 
	`__nnu
 ((1, 2));

588 *
	$ry
 (*
__rg

__THROW
 
	`__nnu
 ((1));

591 *
	$memob
 (*
__s
, 
size_t
 
__n

__THROW
 
	`__nnu
 ((1));

593 #ide
bame


598 #ifde
__CORRECT_ISO_CPP_STRING_H_PROTO


599 "C++" *
	$bame
 (*
__fame
)

600 
__THROW
 
	`__asm
 ("bame"
	`__nnu
 ((1));

601 "C++" cڡ *
	$bame
 (cڡ *
__fame
)

602 
__THROW
 
	`__asm
 ("bame"
	`__nnu
 ((1));

604 *
	$bame
 (cڡ *
__fame

__THROW
 
	`__nnu
 ((1));

610 #i
defed
 
__GNUC__
 && __GNUC__ >= 2

611 #i
defed
 
__OPTIMIZE__
 && !defed 
__OPTIMIZE_SIZE__
 \

612 && !
defed
 
__NO_INLINE__
 && !defed 
__lulus


632 
	~<bs/rg.h
>

635 
	~<bs/rg2.h
>

638 #i
__USE_FORTIFY_LEVEL
 > 0 && 
defed
 
__ftify_funi


640 
	~<bs/rg3.h
>

644 
__END_DECLS


	@/usr/include/sys/fcntl.h

1 
	~<f.h
>

	@/usr/include/sys/stat.h

22 #idef 
_SYS_STAT_H


23 
	#_SYS_STAT_H
 1

	)

25 
	~<us.h
>

27 
	~<bs/tys.h
>

29 #i
defed
 
__USE_XOPEN
 || defed 
__USE_XOPEN2K
 || defed 
__USE_MISC
 \

30 || 
defed
 
	g__USE_ATFILE


31 #i
defed
 
__USE_XOPEN
 || defed 
__USE_XOPEN2K


32 
	#__ed_time_t


	)

34 #i
defed
 
__USE_MISC
 || defed 
__USE_ATFILE


35 
	#__ed_timeec


	)

37 
	~<time.h
>

40 #i
defed
 
__USE_XOPEN
 || defed 
__USE_XOPEN2K


43 #ide
__dev_t_defed


44 
__dev_t
 
	tdev_t
;

45 
	#__dev_t_defed


	)

48 #ide
__gid_t_defed


49 
__gid_t
 
	tgid_t
;

50 
	#__gid_t_defed


	)

53 #ide
__o_t_defed


54 #ide
__USE_FILE_OFFSET64


55 
__o_t
 
	to_t
;

57 
__o64_t
 
	to_t
;

59 
	#__o_t_defed


	)

62 #ide
__mode_t_defed


63 
__mode_t
 
	tmode_t
;

64 
	#__mode_t_defed


	)

67 #ide
__ƚk_t_defed


68 
__ƚk_t
 
	tƚk_t
;

69 
	#__ƚk_t_defed


	)

72 #ide
__off_t_defed


73 #ide
__USE_FILE_OFFSET64


74 
__off_t
 
	toff_t
;

76 
__off64_t
 
	toff_t
;

78 
	#__off_t_defed


	)

81 #ide
__uid_t_defed


82 
__uid_t
 
	tuid_t
;

83 
	#__uid_t_defed


	)

87 #ifde
__USE_UNIX98


88 #ide
__blkt_t_defed


89 #ide
__USE_FILE_OFFSET64


90 
__blkt_t
 
	tblkt_t
;

92 
__blkt64_t
 
	tblkt_t
;

94 
	#__blkt_t_defed


	)

97 #ide
__blksize_t_defed


98 
__blksize_t
 
	tblksize_t
;

99 
	#__blksize_t_defed


	)

103 
	g__BEGIN_DECLS


105 
	~<bs/.h
>

107 #i
defed
 
__USE_BSD
 || defed 
__USE_MISC
 || defed 
__USE_XOPEN


108 
	#S_IFMT
 
__S_IFMT


	)

109 
	#S_IFDIR
 
__S_IFDIR


	)

110 
	#S_IFCHR
 
__S_IFCHR


	)

111 
	#S_IFBLK
 
__S_IFBLK


	)

112 
	#S_IFREG
 
__S_IFREG


	)

113 #ifde
__S_IFIFO


114 
	#S_IFIFO
 
__S_IFIFO


	)

116 #ifde
__S_IFLNK


117 
	#S_IFLNK
 
__S_IFLNK


	)

119 #i(
defed
 
__USE_BSD
 || defed 
__USE_MISC
 || defed 
__USE_UNIX98
) \

120 && 
defed
 
	g__S_IFSOCK


121 
	#S_IFSOCK
 
__S_IFSOCK


	)

127 
	#__S_ISTYPE
(
mode
, 
mask
(((mode& 
__S_IFMT
=(mask))

	)

129 
	#S_ISDIR
(
mode

	`__S_ISTYPE
((mode), 
__S_IFDIR
)

	)

130 
	#S_ISCHR
(
mode

	`__S_ISTYPE
((mode), 
__S_IFCHR
)

	)

131 
	#S_ISBLK
(
mode

	`__S_ISTYPE
((mode), 
__S_IFBLK
)

	)

132 
	#S_ISREG
(
mode

	`__S_ISTYPE
((mode), 
__S_IFREG
)

	)

133 #ifde
__S_IFIFO


134 
	#S_ISFIFO
(
mode

	`__S_ISTYPE
((mode), 
__S_IFIFO
)

	)

136 #ifde
__S_IFLNK


137 
	#S_ISLNK
(
mode

	`__S_ISTYPE
((mode), 
__S_IFLNK
)

	)

140 #i
defed
 
__USE_BSD
 && !defed 
__S_IFLNK


141 
	#S_ISLNK
(
mode
0

	)

144 #i(
defed
 
__USE_BSD
 || defed 
__USE_UNIX98
 || defed 
__USE_XOPEN2K
) \

145 && 
defed
 
	g__S_IFSOCK


146 
	#S_ISSOCK
(
mode

	`__S_ISTYPE
((mode), 
__S_IFSOCK
)

	)

147 #i
defed
 
__USE_XOPEN2K


148 
	#S_ISSOCK
(
mode
0

	)

155 #ifdef 
__USE_POSIX199309


156 
	#S_TYPEISMQ
(
buf

	`__S_TYPEISMQ
(buf)

	)

157 
	#S_TYPEISSEM
(
buf

	`__S_TYPEISSEM
(buf)

	)

158 
	#S_TYPEISSHM
(
buf

	`__S_TYPEISSHM
(buf)

	)

164 
	#S_ISUID
 
__S_ISUID


	)

165 
	#S_ISGID
 
__S_ISGID


	)

167 #i
defed
 
__USE_BSD
 || defed 
__USE_MISC
 || defed 
__USE_XOPEN


169 
	#S_ISVTX
 
__S_ISVTX


	)

172 
	#S_IRUSR
 
__S_IREAD


	)

173 
	#S_IWUSR
 
__S_IWRITE


	)

174 
	#S_IXUSR
 
__S_IEXEC


	)

176 
	#S_IRWXU
 (
__S_IREAD
|
__S_IWRITE
|
__S_IEXEC
)

	)

178 #i
defed
 
__USE_MISC
 && defed 
__USE_BSD


179 
	#S_IREAD
 
S_IRUSR


	)

180 
	#S_IWRITE
 
S_IWUSR


	)

181 
	#S_IEXEC
 
S_IXUSR


	)

184 
	#S_IRGRP
 (
S_IRUSR
 >> 3

	)

185 
	#S_IWGRP
 (
S_IWUSR
 >> 3

	)

186 
	#S_IXGRP
 (
S_IXUSR
 >> 3

	)

188 
	#S_IRWXG
 (
S_IRWXU
 >> 3)

	)

190 
	#S_IROTH
 (
S_IRGRP
 >> 3

	)

191 
	#S_IWOTH
 (
S_IWGRP
 >> 3

	)

192 
	#S_IXOTH
 (
S_IXGRP
 >> 3

	)

194 
	#S_IRWXO
 (
S_IRWXG
 >> 3)

	)

197 #ifdef 
__USE_BSD


199 
	#ACCESSPERMS
 (
S_IRWXU
|
S_IRWXG
|
S_IRWXO


	)

200 
	#ALLPERMS
 (
S_ISUID
|
S_ISGID
|
S_ISVTX
|
S_IRWXU
|
S_IRWXG
|
S_IRWXO
)

	)

201 
	#DEFFILEMODE
 (
S_IRUSR
|
S_IWUSR
|
S_IRGRP
|
S_IWGRP
|
S_IROTH
|
S_IWOTH
)

	)

203 
	#S_BLKSIZE
 512

	)

207 #ide
__USE_FILE_OFFSET64


209 
	$
 (cڡ *
__ri
 
__fe
,

210 

 *
__ri
 
__buf

__THROW
 
	`__nnu
 ((1, 2));

214 
	$f
 (
__fd
, 

 *
__buf

__THROW
 
	`__nnu
 ((2));

216 #ifde
__REDIRECT_NTH


217 
	`__REDIRECT_NTH
 (

, (cڡ *
__ri
 
__fe
,

218 

 *
__ri
 
__buf
), 
64
)

219 
	`__nnu
 ((1, 2));

220 
	`__REDIRECT_NTH
 (
f
, (
__fd
, 

 *
__buf
), 
f64
)

221 
	`__nnu
 ((2));

223 
	#
 
64


	)

224 
	#f
 
f64


	)

227 #ifde
__USE_LARGEFILE64


228 
	$64
 (cڡ *
__ri
 
__fe
,

229 
64
 *
__ri
 
__buf

__THROW
 
	`__nnu
 ((1, 2));

230 
	$f64
 (
__fd
, 
64
 *
__buf

__THROW
 
	`__nnu
 ((2));

233 #ifde
__USE_ATFILE


237 #ide
__USE_FILE_OFFSET64


238 
	$f
 (
__fd
, cڡ *
__ri
 
__fe
,

239 

 *
__ri
 
__buf
, 
__ag
)

240 
__THROW
 
	`__nnu
 ((2, 3));

242 #ifde
__REDIRECT_NTH


243 
	`__REDIRECT_NTH
 (
f
, (
__fd
, cڡ *
__ri
 
__fe
,

244 

 *
__ri
 
__buf
,

245 
__ag
),

246 
f64

	`__nnu
 ((2, 3));

248 
	#f
 
f64


	)

252 #ifde
__USE_LARGEFILE64


253 
	$f64
 (
__fd
, cڡ *
__ri
 
__fe
,

254 
64
 *
__ri
 
__buf
, 
__ag
)

255 
__THROW
 
	`__nnu
 ((2, 3));

259 #i
defed
 
__USE_BSD
 || defed 
__USE_XOPEN_EXTENDED
 || defed 
__USE_XOPEN2K


260 #ide
__USE_FILE_OFFSET64


263 
	$l
 (cڡ *
__ri
 
__fe
,

264 

 *
__ri
 
__buf

__THROW
 
	`__nnu
 ((1, 2));

266 #ifde
__REDIRECT_NTH


267 
	`__REDIRECT_NTH
 (
l
,

268 (cڡ *
__ri
 
__fe
,

269 

 *
__ri
 
__buf
), 
l64
)

270 
	`__nnu
 ((1, 2));

272 
	#l
 
l64


	)

275 #ifde
__USE_LARGEFILE64


276 
	$l64
 (cڡ *
__ri
 
__fe
,

277 
64
 *
__ri
 
__buf
)

278 
__THROW
 
	`__nnu
 ((1, 2));

284 
	$chmod
 (cڡ *
__fe
, 
__mode_t
 
__mode
)

285 
__THROW
 
	`__nnu
 ((1));

287 #ifde
__USE_BSD


291 
	$lchmod
 (cڡ *
__fe
, 
__mode_t
 
__mode
)

292 
__THROW
 
	`__nnu
 ((1));

296 #i
defed
 
__USE_BSD
 || defed 
__USE_POSIX


297 
	$fchmod
 (
__fd
, 
__mode_t
 
__mode

__THROW
;

300 #ifde
__USE_ATFILE


303 
	$fchmod
 (
__fd
, cڡ *
__fe
, 
__mode_t
 
__mode
,

304 
__ag
)

305 
__THROW
 
	`__nnu
 ((2)
__wur
;

312 
__mode_t
 
	$umask
 (
__mode_t
 
__mask

__THROW
;

314 #ifdef 
__USE_GNU


317 
__mode_t
 
	$gumask
 (
__THROW
;

321 
	$mkd
 (cڡ *
__th
, 
__mode_t
 
__mode
)

322 
__THROW
 
	`__nnu
 ((1));

324 #ifde
__USE_ATFILE


328 
	$mkd
 (
__fd
, cڡ *
__th
, 
__mode_t
 
__mode
)

329 
__THROW
 
	`__nnu
 ((2));

335 #i
defed
 
__USE_MISC
 || defed 
__USE_BSD
 || defed 
__USE_XOPEN_EXTENDED


336 
	$mknod
 (cڡ *
__th
, 
__mode_t
 
__mode
, 
__dev_t
 
__dev
)

337 
__THROW
 
	`__nnu
 ((1));

339 #ifde
__USE_ATFILE


343 
	$mknod
 (
__fd
, cڡ *
__th
, 
__mode_t
 
__mode
,

344 
__dev_t
 
__dev

__THROW
 
	`__nnu
 ((2));

350 
	$mkfifo
 (cڡ *
__th
, 
__mode_t
 
__mode
)

351 
__THROW
 
	`__nnu
 ((1));

353 #ifde
__USE_ATFILE


357 
	$mkfift
 (
__fd
, cڡ *
__th
, 
__mode_t
 
__mode
)

358 
__THROW
 
	`__nnu
 ((2));

361 #ifde
__USE_ATFILE


364 
	$utimt
 (
__fd
, cڡ *
__th
,

365 cڡ 
timeec
 
__times
[2],

366 
__ags
)

367 
__THROW
 
	`__nnu
 ((2));

370 #ifde
__USE_XOPEN2K8


372 
	$futims
 (
__fd
, cڡ 
timeec
 
__times
[2]
__THROW
;

390 #ide
_STAT_VER


391 
	#_STAT_VER
 0

	)

393 #ide
_MKNOD_VER


394 
	#_MKNOD_VER
 0

	)

398 #ide
__USE_FILE_OFFSET64


399 
	$__fx
 (
__v
, 
__fdes
, 

 *
___buf
)

400 
__THROW
 
	`__nnu
 ((3));

401 
	$__x
 (
__v
, cڡ *
__fame
,

402 

 *
___buf

__THROW
 
	`__nnu
 ((2, 3));

403 
	$__lx
 (
__v
, cڡ *
__fame
,

404 

 *
___buf

__THROW
 
	`__nnu
 ((2, 3));

405 
	$__fx
 (
__v
, 
__fdes
, cڡ *
__fame
,

406 

 *
___buf
, 
__ag
)

407 
__THROW
 
	`__nnu
 ((3, 4));

409 #ifde
__REDIRECT_NTH


410 
	`__REDIRECT_NTH
 (
__fx
, (
__v
, 
__fdes
,

411 

 *
___buf
), 
__fx64
)

412 
	`__nnu
 ((3));

413 
	`__REDIRECT_NTH
 (
__x
, (
__v
, cڡ *
__fame
,

414 

 *
___buf
), 
__x64
)

415 
	`__nnu
 ((2, 3));

416 
	`__REDIRECT_NTH
 (
__lx
, (
__v
, cڡ *
__fame
,

417 

 *
___buf
), 
__lx64
)

418 
	`__nnu
 ((2, 3));

419 
	`__REDIRECT_NTH
 (
__fx
, (
__v
, 
__fdes
,

420 cڡ *
__fame
,

421 

 *
___buf
, 
__ag
),

422 
__fx64

	`__nnu
 ((3, 4));

425 
	#__fx
 
__fx64


	)

426 
	#__x
 
__x64


	)

427 
	#__lx
 
__lx64


	)

431 #ifde
__USE_LARGEFILE64


432 
	$__fx64
 (
__v
, 
__fdes
, 
64
 *
___buf
)

433 
__THROW
 
	`__nnu
 ((3));

434 
	$__x64
 (
__v
, cڡ *
__fame
,

435 
64
 *
___buf

__THROW
 
	`__nnu
 ((2, 3));

436 
	$__lx64
 (
__v
, cڡ *
__fame
,

437 
64
 *
___buf

__THROW
 
	`__nnu
 ((2, 3));

438 
	$__fx64
 (
__v
, 
__fdes
, cڡ *
__fame
,

439 
64
 *
___buf
, 
__ag
)

440 
__THROW
 
	`__nnu
 ((3, 4));

442 
	$__xmknod
 (
__v
, cڡ *
__th
, 
__mode_t
 
__mode
,

443 
__dev_t
 *
__dev

__THROW
 
	`__nnu
 ((2, 4));

445 
	$__xmknod
 (
__v
, 
__fd
, cڡ *
__th
,

446 
__mode_t
 
__mode
, 
__dev_t
 *
__dev
)

447 
__THROW
 
	`__nnu
 ((3, 5));

449 #ifde
__USE_EXTERN_INLINES


452 
__ex_le
 

453 
	`__NTH
 (
	$
 (cڡ *
__th
, 

 *
__buf
))

455  
	`__x
 (
_STAT_VER
, 
__th
, 
__buf
);

456 
	}
}

458 #i
defed
 
__USE_BSD
 || defed 
__USE_XOPEN_EXTENDED


459 
__ex_le
 

460 
__NTH
 (
	$l
 (cڡ *
__th
, 

 *
__buf
))

462  
	`__lx
 (
_STAT_VER
, 
__th
, 
__buf
);

463 
	}
}

466 
__ex_le
 

467 
__NTH
 (
	$f
 (
__fd
, 

 *
__buf
))

469  
	`__fx
 (
_STAT_VER
, 
__fd
, 
__buf
);

470 
	}
}

472 #ifde
__USE_ATFILE


473 
__ex_le
 

474 
__NTH
 (
	$f
 (
__fd
, cڡ *
__fame
, 

 *
__buf
,

475 
__ag
))

477  
	`__fx
 (
_STAT_VER
, 
__fd
, 
__fame
, 
__buf
, 
__ag
);

478 
	}
}

481 #i
defed
 
__USE_MISC
 || defed 
__USE_BSD


482 
__ex_le
 

483 
__NTH
 (
	$mknod
 (cڡ *
__th
, 
__mode_t
 
__mode
, 
__dev_t
 
__dev
))

485  
	`__xmknod
 (
_MKNOD_VER
, 
__th
, 
__mode
, &
__dev
);

486 
	}
}

489 #ifde
__USE_ATFILE


490 
__ex_le
 

491 
__NTH
 (
	$mknod
 (
__fd
, cڡ *
__th
, 
__mode_t
 
__mode
,

492 
__dev_t
 
__dev
))

494  
	`__xmknod
 (
_MKNOD_VER
, 
__fd
, 
__th
, 
__mode
, &
__dev
);

495 
	}
}

498 #i
defed
 
__USE_LARGEFILE64
 \

499 && (! 
defed
 
	g__USE_FILE_OFFSET64
 \

500 || (
defed
 
	g__REDIRECT_NTH
 && defed 
	g__OPTIMIZE__
))

501 
__ex_le
 

502 
__NTH
 (
	$64
 (cڡ *
__th
, 
64
 *
__buf
))

504  
	`__x64
 (
_STAT_VER
, 
__th
, 
__buf
);

505 
	}
}

507 #i
defed
 
__USE_BSD
 || defed 
__USE_XOPEN_EXTENDED


508 
__ex_le
 

509 
__NTH
 (
	$l64
 (cڡ *
__th
, 
64
 *
__buf
))

511  
	`__lx64
 (
_STAT_VER
, 
__th
, 
__buf
);

512 
	}
}

515 
__ex_le
 

516 
__NTH
 (
	$f64
 (
__fd
, 
64
 *
__buf
))

518  
	`__fx64
 (
_STAT_VER
, 
__fd
, 
__buf
);

519 
	}
}

521 #ifde
__USE_ATFILE


522 
__ex_le
 

523 
__NTH
 (
	$f64
 (
__fd
, cڡ *
__fame
, 
64
 *
__buf
,

524 
__ag
))

526  
	`__fx64
 (
_STAT_VER
, 
__fd
, 
__fame
, 
__buf
, 
__ag
);

527 
	}
}

534 
	g__END_DECLS


	@/usr/include/sys/time.h

18 #ide
_SYS_TIME_H


19 
	#_SYS_TIME_H
 1

	)

21 
	~<us.h
>

23 
	~<bs/tys.h
>

24 
	#__ed_time_t


	)

25 
	~<time.h
>

26 
	#__ed_timev


	)

27 
	~<bs/time.h
>

29 
	~<sys/.h
>

31 #ide
__sucds_t_defed


32 
__sucds_t
 
	tsucds_t
;

33 
	#__sucds_t_defed


	)

37 
	g__BEGIN_DECLS


39 #ifde
__USE_GNU


41 
	#TIMEVAL_TO_TIMESPEC
(
tv
, 
ts
) { \

42 (
ts
)->
tv_c
 = (
tv
)->tv_sec; \

43 (
ts
)->
tv_nc
 = (
tv
)->
tv_uc
 * 1000; \

44 }

	)

45 
	#TIMESPEC_TO_TIMEVAL
(
tv
, 
ts
) { \

46 (
tv
)->
tv_c
 = (
ts
)->tv_sec; \

47 (
tv
)->
tv_uc
 = (
ts
)->
tv_nc
 / 1000; \

48 }

	)

52 #ifde
__USE_BSD


55 
	stimeze


57 
	mtz_muswe
;

58 
	mtz_dtime
;

61 
timeze
 *
	t__ri
 
	t__timeze_r_t
;

63 *
	t__ri
 
	t__timeze_r_t
;

71 
	$gtimeofday
 (
timev
 *
__ri
 
__tv
,

72 
__timeze_r_t
 
__tz

__THROW
 
	`__nnu
 ((1));

74 #ifde
__USE_BSD


77 
	$imeofday
 (cڡ 
timev
 *
__tv
,

78 cڡ 
timeze
 *
__tz
)

79 
__THROW
;

85 
	$adjtime
 (cڡ 
timev
 *
__d
,

86 
timev
 *
__dd

__THROW
;

91 
	e__im_which


94 
ITIMER_REAL
 = 0,

95 
	#ITIMER_REAL
 
ITIMER_REAL


	)

97 
ITIMER_VIRTUAL
 = 1,

98 
	#ITIMER_VIRTUAL
 
ITIMER_VIRTUAL


	)

101 
ITIMER_PROF
 = 2

102 
	#ITIMER_PROF
 
ITIMER_PROF


	)

107 
	simv


110 
timev
 
_rv
;

112 
timev
 
_vue
;

115 #i
defed
 
__USE_GNU
 && !defed 
__lulus


118 
__im_which
 
	t__im_which_t
;

120 
	t__im_which_t
;

125 
	$gim
 (
__im_which_t
 
__which
,

126 
imv
 *
__vue

__THROW
;

131 
	$tim
 (
__im_which_t
 
__which
,

132 cڡ 
imv
 *
__ri
 
__w
,

133 
imv
 *
__ri
 
__d

__THROW
;

138 
	$utimes
 (cڡ *
__fe
, cڡ 
timev
 
__tvp
[2])

139 
__THROW
 
	`__nnu
 ((1));

141 #ifde
__USE_BSD


143 
	$lutimes
 (cڡ *
__fe
, cڡ 
timev
 
__tvp
[2])

144 
__THROW
 
	`__nnu
 ((1));

147 
	$futimes
 (
__fd
, cڡ 
timev
 
__tvp
[2]
__THROW
;

150 #ifde
__USE_GNU


154 
	$futimet
 (
__fd
, cڡ *
__fe
,

155 cڡ 
timev
 
__tvp
[2]
__THROW
;

159 #ifde
__USE_BSD


162 
	#timist
(
tvp
(vp)->
tv_c
 || (tvp)->
tv_uc
)

	)

163 
	#timr
(
tvp
(vp)->
tv_c
 = (tvp)->
tv_uc
 = 0)

	)

164 
	#timcmp
(
a
, 
b
, 
CMP
) \

165 (((
a
)->
tv_c
 =(
b
)->tv_sec) ? \

166 ((
a
)->
tv_uc
 
	`CMP
 (
b
)->tv_usec) : \

167 ((
a
)->
tv_c
 
	`CMP
 (
b
)->tv_c))

	)

168 
	#timadd
(
a
, 
b
, 
su
) \

170 (
su
)->
tv_c
 = (
a
)->tv_+ (
b
)->tv_sec; \

171 (
su
)->
tv_uc
 = (
a
)->tv_u+ (
b
)->tv_usec; \

172 i((
su
)->
tv_uc
 >= 1000000) \

174 ++(
su
)->
tv_c
; \

175 (
su
)->
tv_uc
 -= 1000000; \

177 
	}
} 0)

	)

178 
	#timsub
(
a
, 
b
, 
su
) \

180 (
su
)->
tv_c
 = (
a
)->tv_- (
b
)->tv_sec; \

181 (
su
)->
tv_uc
 = (
a
)->tv_u- (
b
)->tv_usec; \

182 i((
su
)->
tv_uc
 < 0) { \

183 --(
su
)->
tv_c
; \

184 (
su
)->
tv_uc
 += 1000000; \

186 } 0)

	)

189 
	g__END_DECLS


	@/usr/include/sys/times.h

22 #idef 
_SYS_TIMES_H


23 
	#_SYS_TIMES_H
 1

	)

25 
	~<us.h
>

27 
	#__ed_ock_t


	)

28 
	~<time.h
>

31 
__BEGIN_DECLS


34 
	stms


36 
ock_t
 
	mtms_utime
;

37 
ock_t
 
	mtms_ime
;

39 
ock_t
 
	mtms_cutime
;

40 
ock_t
 
	mtms_cime
;

48 
ock_t
 
	$times
 (
tms
 *
__bufr

__THROW
;

50 
__END_DECLS


	@/usr/include/sys/types.h

22 #idef 
_SYS_TYPES_H


23 
	#_SYS_TYPES_H
 1

	)

25 
	~<us.h
>

27 
	g__BEGIN_DECLS


29 
	~<bs/tys.h
>

31 #ifdef 
__USE_BSD


32 #ide
__u_ch_defed


33 
__u_ch
 
	tu_ch
;

34 
__u_sht
 
	tu_sht
;

35 
__u_t
 
	tu_t
;

36 
__u_lg
 
	tu_lg
;

37 
__quad_t
 
	tquad_t
;

38 
__u_quad_t
 
	tu_quad_t
;

39 
__fsid_t
 
	tfsid_t
;

40 
	#__u_ch_defed


	)

44 
__loff_t
 
	tloff_t
;

46 #ide
__o_t_defed


47 #ide
__USE_FILE_OFFSET64


48 
__o_t
 
	to_t
;

50 
__o64_t
 
	to_t
;

52 
	#__o_t_defed


	)

54 #i
defed
 
__USE_LARGEFILE64
 && !defed 
__o64_t_defed


55 
__o64_t
 
	to64_t
;

56 
	#__o64_t_defed


	)

59 #ide
__dev_t_defed


60 
__dev_t
 
	tdev_t
;

61 
	#__dev_t_defed


	)

64 #ide
__gid_t_defed


65 
__gid_t
 
	tgid_t
;

66 
	#__gid_t_defed


	)

69 #ide
__mode_t_defed


70 
__mode_t
 
	tmode_t
;

71 
	#__mode_t_defed


	)

74 #ide
__ƚk_t_defed


75 
__ƚk_t
 
	tƚk_t
;

76 
	#__ƚk_t_defed


	)

79 #ide
__uid_t_defed


80 
__uid_t
 
	tuid_t
;

81 
	#__uid_t_defed


	)

84 #ide
__off_t_defed


85 #ide
__USE_FILE_OFFSET64


86 
__off_t
 
	toff_t
;

88 
__off64_t
 
	toff_t
;

90 
	#__off_t_defed


	)

92 #i
defed
 
__USE_LARGEFILE64
 && !defed 
__off64_t_defed


93 
__off64_t
 
	toff64_t
;

94 
	#__off64_t_defed


	)

97 #ide
__pid_t_defed


98 
__pid_t
 
	tpid_t
;

99 
	#__pid_t_defed


	)

102 #i(
defed
 
__USE_SVID
 || defed 
__USE_XOPEN
 || defed 
__USE_XOPEN2K8
) \

103 && !
defed
 
__id_t_defed


104 
__id_t
 
	tid_t
;

105 
	#__id_t_defed


	)

108 #ide
__ssize_t_defed


109 
__ssize_t
 
	tssize_t
;

110 
	#__ssize_t_defed


	)

113 #ifdef 
__USE_BSD


114 #ide
__daddr_t_defed


115 
__daddr_t
 
	tdaddr_t
;

116 
__ddr_t
 
	tddr_t
;

117 
	#__daddr_t_defed


	)

121 #i(
defed
 
__USE_SVID
 || defed 
__USE_XOPEN
&& !defed 
__key_t_defed


122 
__key_t
 
	tkey_t
;

123 
	#__key_t_defed


	)

126 #i
defed
 
__USE_XOPEN
 || defed 
__USE_XOPEN2K8


127 
	#__ed_ock_t


	)

129 
	#__ed_time_t


	)

130 
	#__ed_tim_t


	)

131 
	#__ed_ockid_t


	)

132 
	~<time.h
>

134 #ifde
__USE_XOPEN


135 #ide
__ucds_t_defed


136 
__ucds_t
 
	tucds_t
;

137 
	#__ucds_t_defed


	)

139 #ide
__sucds_t_defed


140 
__sucds_t
 
	tsucds_t
;

141 
	#__sucds_t_defed


	)

145 
	#__ed_size_t


	)

146 
	~<ddef.h
>

148 #ifde
__USE_MISC


150 
	tulg
;

151 
	tusht
;

152 
	tut
;

157 #i!
__GNUC_PREREQ
 (2, 7)

160 #ide
__t8_t_defed


161 
	#__t8_t_defed


	)

162 
	tt8_t
;

163 
	tt16_t
;

164 
	tt32_t
;

165 #i
__WORDSIZE
 == 64

166 
	tt64_t
;

168 
__exnsi__
 
	tt64_t
;

173 
	tu_t8_t
;

174 
	tu_t16_t
;

175 
	tu_t32_t
;

176 #i
__WORDSIZE
 == 64

177 
	tu_t64_t
;

179 
__exnsi__
 
	tu_t64_t
;

182 
	tgi_t
;

187 
	#__tN_t
(
N
, 
MODE
) \

188 ##
	tN
##
	t_t
 
	t__ibu__
 ((
	t__mode__
 (
	tMODE
)))

	)

189 
	t__u_tN_t
(
	tN
, 
	tMODE
) \

190 
	tu_t
##
	tN
##
	t_t
 
	t__ibu__
 ((
	t__mode__
 (
	tMODE
)))

	)

192 #ide
	t__t8_t_defed


193 
	t__t8_t_defed


	)

194 
	t__tN_t
 (8, 
	t__QI__
);

195 
__tN_t
 (16, 
__HI__
);

196 
__tN_t
 (32, 
__SI__
);

197 
__tN_t
 (64, 
__DI__
);

200 
__u_tN_t
 (8, 
__QI__
);

201 
__u_tN_t
 (16, 
__HI__
);

202 
__u_tN_t
 (32, 
__SI__
);

203 
__u_tN_t
 (64, 
__DI__
);

205 
	tgi_t
 
	t__ibu__
 ((
	t__mode__
 (
	t__wd__
)));

211 
	#__BIT_TYPES_DEFINED__
 1

	)

214 #ifdef 
__USE_BSD


216 
	~<dn.h
>

219 
	~<sys/.h
>

222 
	~<sys/sysmaos.h
>

226 #i(
defed
 
__USE_UNIX98
 || defed 
__USE_XOPEN2K8
) \

227 && !
defed
 
__blksize_t_defed


228 
__blksize_t
 
	tblksize_t
;

229 
	#__blksize_t_defed


	)

233 #ide
__USE_FILE_OFFSET64


234 #ide
__blkt_t_defed


235 
__blkt_t
 
	tblkt_t
;

236 
	#__blkt_t_defed


	)

238 #ide
__fsblkt_t_defed


239 
__fsblkt_t
 
	tfsblkt_t
;

240 
	#__fsblkt_t_defed


	)

242 #ide
__fsft_t_defed


243 
__fsft_t
 
	tfsft_t
;

244 
	#__fsft_t_defed


	)

247 #ide
__blkt_t_defed


248 
__blkt64_t
 
	tblkt_t
;

249 
	#__blkt_t_defed


	)

251 #ide
__fsblkt_t_defed


252 
__fsblkt64_t
 
	tfsblkt_t
;

253 
	#__fsblkt_t_defed


	)

255 #ide
__fsft_t_defed


256 
__fsft64_t
 
	tfsft_t
;

257 
	#__fsft_t_defed


	)

261 #ifde
__USE_LARGEFILE64


262 
__blkt64_t
 
	tblkt64_t
;

263 
__fsblkt64_t
 
	tfsblkt64_t
;

264 
__fsft64_t
 
	tfsft64_t
;

269 #i
defed
 
__USE_POSIX199506
 || defed 
__USE_UNIX98


270 
	~<bs/hadtys.h
>

273 
	g__END_DECLS


	@/usr/include/sys/wait.h

22 #idef 
_SYS_WAIT_H


23 
	#_SYS_WAIT_H
 1

	)

25 
	~<us.h
>

27 
	g__BEGIN_DECLS


29 
	~<sigl.h
>

32 #i!
defed
 
_STDLIB_H
 || (!defed 
__USE_XOPEN
 && !defed 
__USE_XOPEN2K8
)

35 
	~<bs/waags.h
>

37 #ifdef 
__USE_BSD


42 #i
defed
 
__GNUC__
 && !defed 
__lulus


43 
	#__WAIT_INT
(
us
) \

44 (
	`__exnsi__
 (((uni { 
	`__tyof
(
us

__
; 
__i
; }) \

45 { .
__
 = (
us
}).
__i
))

	)

47 
	#__WAIT_INT
(
us
(*(cڡ *&(us))

	)

55 #i!
defed
 
__GNUC__
 || __GNUC__ < 2 || defed 
__lulus


56 
	#__WAIT_STATUS
 *

	)

57 
	#__WAIT_STATUS_DEFN
 *

	)

62 
wa
 *
	m__ur
;

63 *
	m__
;

64 } 
	t__WAIT_STATUS
 
	t__ibu__
 ((
	t__t_uni__
));

65 
	#__WAIT_STATUS_DEFN
 *

	)

70 
	#__WAIT_INT
(
us
(us)

	)

71 
	#__WAIT_STATUS
 *

	)

72 
	#__WAIT_STATUS_DEFN
 *

	)

77 
	~<bs/waus.h
>

79 
	#WEXITSTATUS
(
us

	`__WEXITSTATUS
 (
	`__WAIT_INT
 (us))

	)

80 
	#WTERMSIG
(
us

	`__WTERMSIG
 (
	`__WAIT_INT
 (us))

	)

81 
	#WSTOPSIG
(
us

	`__WSTOPSIG
 (
	`__WAIT_INT
 (us))

	)

82 
	#WIFEXITED
(
us

	`__WIFEXITED
 (
	`__WAIT_INT
 (us))

	)

83 
	#WIFSIGNALED
(
us

	`__WIFSIGNALED
 (
	`__WAIT_INT
 (us))

	)

84 
	#WIFSTOPPED
(
us

	`__WIFSTOPPED
 (
	`__WAIT_INT
 (us))

	)

85 #ifde
__WIFCONTINUED


86 
	#WIFCONTINUED
(
us

	`__WIFCONTINUED
 (
	`__WAIT_INT
 (us))

	)

90 #ifdef 
__USE_BSD


91 
	#WCOREFLAG
 
__WCOREFLAG


	)

92 
	#WCOREDUMP
(
us

	`__WCOREDUMP
 (
	`__WAIT_INT
 (us))

	)

93 
	#W_EXITCODE
(
t
, 
sig

	`__W_EXITCODE
 (t, sig)

	)

94 
	#W_STOPCODE
(
sig

	`__W_STOPCODE
 (sig)

	)

102 
__pid_t
 
wa
 (
__WAIT_STATUS
 
___loc
);

104 #ifdef 
__USE_BSD


106 
	#WAIT_ANY
 (-1

	)

107 
	#WAIT_MYPGRP
 0

	)

125 
__pid_t
 
wapid
 (__pid_
__pid
, *
___loc
, 
__tis
);

127 #i
defed
 
__USE_SVID
 || defed 
__USE_XOPEN
 || defed 
__USE_XOPEN2K8


128 #ide
__id_t_defed


129 
	~<bs/tys.h
>

130 
__id_t
 
	tid_t
;

131 
	#__id_t_defed


	)

134 
	#__ed_sigfo_t


	)

135 
	~<bs/sigfo.h
>

148 
waid
 (
idty_t
 
__idty
, 
__id_t
 
__id
, 
sigfo_t
 *
__f
,

149 
__tis
);

152 #i
defed
 
__USE_BSD
 || defed 
__USE_XOPEN_EXTENDED


155 
	gruge
;

162 
__pid_t
 
	$wa3
 (
__WAIT_STATUS
 
___loc
, 
__tis
,

163 
ruge
 * 
__uge

__THROWNL
;

166 #ifde
__USE_BSD


168 
__pid_t
 
	$wa4
 (
__pid_t
 
__pid
, 
__WAIT_STATUS
 
___loc
, 
__tis
,

169 
ruge
 *
__uge

__THROWNL
;

173 
__END_DECLS


	@/usr/include/time.h

22 #idef 
_TIME_H


24 #i(! 
defed
 
__ed_time_t
 && !defed 
__ed_ock_t
 && \

25 ! 
defed
 
	g__ed_timeec
)

26 
	#_TIME_H
 1

	)

27 
	~<us.h
>

29 
	g__BEGIN_DECLS


33 #ifdef 
_TIME_H


35 
	#__ed_size_t


	)

36 
	#__ed_NULL


	)

37 
	~<ddef.h
>

41 
	~<bs/time.h
>

44 #i!
defed
 
__STRICT_ANSI__
 && !defed 
__USE_XOPEN2K


45 #ide
CLK_TCK


46 
	#CLK_TCK
 
CLOCKS_PER_SEC


	)

52 #i!
defed
 
__ock_t_defed
 && (defed 
_TIME_H
 || defed 
__ed_ock_t
)

53 
	#__ock_t_defed
 1

	)

55 
	~<bs/tys.h
>

57 
__BEGIN_NAMESPACE_STD


59 
__ock_t
 
	tock_t
;

60 
	g__END_NAMESPACE_STD


61 #i
defed
 
__USE_XOPEN
 || defed 
__USE_POSIX
 || defed 
__USE_MISC


62 
	$__USING_NAMESPACE_STD
(
ock_t
)

66 #unde
__ed_ock_t


68 #i!
defed
 
__time_t_defed
 && (defed 
_TIME_H
 || defed 
__ed_time_t
)

69 
	#__time_t_defed
 1

	)

71 
	~<bs/tys.h
>

73 
__BEGIN_NAMESPACE_STD


75 
__time_t
 
	ttime_t
;

76 
__END_NAMESPACE_STD


77 #i
defed
 
__USE_POSIX
 || defed 
__USE_MISC
 || defed 
__USE_SVID


78 
	$__USING_NAMESPACE_STD
(
time_t
)

82 #unde
__ed_time_t


84 #i!
defed
 
__ockid_t_defed
 && \

85 ((
defed
 
_TIME_H
 && defed 
__USE_POSIX199309
|| defed 
__ed_ockid_t
)

86 
	#__ockid_t_defed
 1

	)

88 
	~<bs/tys.h
>

91 
__ockid_t
 
	tockid_t
;

94 #unde
__ockid_time_t


96 #i!
defed
 
__tim_t_defed
 && \

97 ((
defed
 
_TIME_H
 && defed 
__USE_POSIX199309
|| defed 
__ed_tim_t
)

98 
	#__tim_t_defed
 1

	)

100 
	~<bs/tys.h
>

103 
__tim_t
 
	ttim_t
;

106 #unde
__ed_tim_t


109 #i(!
defed
 
__timeec_defed
 \

110 && ((
defed
 
_TIME_H
 \

111 && (
defed
 
__USE_POSIX199309
 || defed 
__USE_MISC
 \

112 || 
defed
 
__USE_ISOC11
)) \

113 || 
defed
 
__ed_timeec
))

114 
	#__timeec_defed
 1

	)

116 
	~<bs/tys.h
>

120 
	stimeec


122 
__time_t
 
tv_c
;

123 
__sys_g_t
 
tv_nc
;

127 #unde
__ed_timeec


130 #ifdef 
_TIME_H


131 
__BEGIN_NAMESPACE_STD


133 
	stm


135 
tm_c
;

136 
tm_m
;

137 
tm_hour
;

138 
tm_mday
;

139 
tm_m
;

140 
tm_yr
;

141 
tm_wday
;

142 
tm_yday
;

143 
tm_isd
;

145 #ifdef 
__USE_BSD


146 
tm_gmtoff
;

147 cڡ *
tm_ze
;

149 
__tm_gmtoff
;

150 cڡ *
__tm_ze
;

153 
__END_NAMESPACE_STD


154 #i
defed
 
__USE_XOPEN
 || defed 
__USE_POSIX
 || defed 
__USE_MISC


155 
	$__USING_NAMESPACE_STD
(
tm
)

159 #ifde
__USE_POSIX199309


161 
	simec


163 
timeec
 
_rv
;

164 
timeec
 
_vue
;

168 
sigevt
;

172 #ifde
__USE_XOPEN2K


173 #ide
__pid_t_defed


174 
__pid_t
 
	tpid_t
;

175 
	#__pid_t_defed


	)

180 #ifde
__USE_ISOC11


182 
	#TIME_UTC
 1

	)

186 
__BEGIN_NAMESPACE_STD


189 
ock_t
 
	$ock
 (
__THROW
;

192 
time_t
 
	$time
 (
time_t
 *
__tim

__THROW
;

195 
	$difime
 (
time_t
 
__time1
,ime_
__time0
)

196 
__THROW
 
	`__ibu__
 ((
__cڡ__
));

199 
time_t
 
	$mktime
 (
tm
 *
__

__THROW
;

205 
size_t
 
	$rime
 (*
__ri
 
__s
, 
size_t
 
__maxsize
,

206 cڡ *
__ri
 
__fm
,

207 cڡ 
tm
 *
__ri
 
__

__THROW
;

208 
__END_NAMESPACE_STD


210 #ifde
__USE_XOPEN


213 *
	$time
 (cڡ *
__ri
 
__s
,

214 cڡ *
__ri
 
__fmt
, 
tm
 *
__
)

215 
__THROW
;

218 #ifde
__USE_XOPEN2K8


221 
	~<xlo.h
>

223 
size_t
 
	$rime_l
 (*
__ri
 
__s
, 
size_t
 
__maxsize
,

224 cڡ *
__ri
 
__fm
,

225 cڡ 
tm
 *
__ri
 
__
,

226 
__lo_t
 
__loc

__THROW
;

229 #ifde
__USE_GNU


230 *
	$time_l
 (cڡ *
__ri
 
__s
,

231 cڡ *
__ri
 
__fmt
, 
tm
 *
__
,

232 
__lo_t
 
__loc

__THROW
;

236 
__BEGIN_NAMESPACE_STD


239 
tm
 *
	$gmtime
 (cڡ 
time_t
 *
__tim

__THROW
;

243 
tm
 *
	$loime
 (cڡ 
time_t
 *
__tim

__THROW
;

244 
__END_NAMESPACE_STD


246 #i
defed
 
__USE_POSIX
 || defed 
__USE_MISC


249 
tm
 *
	$gmtime_r
 (cڡ 
time_t
 *
__ri
 
__tim
,

250 
tm
 *
__ri
 
__

__THROW
;

254 
tm
 *
	$loime_r
 (cڡ 
time_t
 *
__ri
 
__tim
,

255 
tm
 *
__ri
 
__

__THROW
;

258 
__BEGIN_NAMESPACE_STD


261 *
	$asime
 (cڡ 
tm
 *
__

__THROW
;

264 *
	$ime
 (cڡ 
time_t
 *
__tim

__THROW
;

265 
__END_NAMESPACE_STD


267 #i
defed
 
__USE_POSIX
 || defed 
__USE_MISC


272 *
	$asime_r
 (cڡ 
tm
 *
__ri
 
__
,

273 *
__ri
 
__buf

__THROW
;

276 *
	$ime_r
 (cڡ 
time_t
 *
__ri
 
__tim
,

277 *
__ri
 
__buf

__THROW
;

282 *
__tzme
[2];

283 
__daylight
;

284 
__timeze
;

287 #ifdef 
__USE_POSIX


289 *
tzme
[2];

293 
	$tzt
 (
__THROW
;

296 #i
defed
 
__USE_SVID
 || defed 
__USE_XOPEN


297 
daylight
;

298 
timeze
;

301 #ifde
__USE_SVID


304 
	$ime
 (cڡ 
time_t
 *
__wh

__THROW
;

310 
	#__ip
(
yr
) \

311 ((
yr
% 4 =0 && ((yr% 100 !0 || (yr% 400 =0))

	)

314 #ifde
__USE_MISC


319 
time_t
 
	$timegm
 (
tm
 *
__

__THROW
;

322 
time_t
 
	$timol
 (
tm
 *
__

__THROW
;

325 
	$dysize
 (
__yr

__THROW
 
	`__ibu__
 ((
__cڡ__
));

329 #ifde
__USE_POSIX199309


334 
	`nop
 (cڡ 
timeec
 *
__queed_time
,

335 
timeec
 *
__mag
);

339 
	$ock_gs
 (
ockid_t
 
__ock_id
, 
timeec
 *
__s

__THROW
;

342 
	$ock_gtime
 (
ockid_t
 
__ock_id
, 
timeec
 *
__

__THROW
;

345 
	$ock_ime
 (
ockid_t
 
__ock_id
, cڡ 
timeec
 *
__
)

346 
__THROW
;

348 #ifde
__USE_XOPEN2K


353 
	`ock_nop
 (
ockid_t
 
__ock_id
, 
__ags
,

354 cڡ 
timeec
 *
__q
,

355 
timeec
 *
__m
);

358 
	$ock_guockid
 (
pid_t
 
__pid
, 
ockid_t
 *
__ock_id

__THROW
;

363 
	$tim_
 (
ockid_t
 
__ock_id
,

364 
sigevt
 *
__ri
 
__evp
,

365 
tim_t
 *
__ri
 
__timid

__THROW
;

368 
	$tim_de
 (
tim_t
 
__timid

__THROW
;

371 
	$tim_ime
 (
tim_t
 
__timid
, 
__ags
,

372 cڡ 
imec
 *
__ri
 
__vue
,

373 
imec
 *
__ri
 
__ovue

__THROW
;

376 
	$tim_gtime
 (
tim_t
 
__timid
, 
imec
 *
__vue
)

377 
__THROW
;

380 
	$tim_govrun
 (
tim_t
 
__timid

__THROW
;

384 #ifde
__USE_ISOC11


386 
	$timeec_g
 (
timeec
 *
__ts
, 
__ba
)

387 
__THROW
 
	`__nnu
 ((1));

391 #ifde
__USE_XOPEN_EXTENDED


403 
gde_r
;

412 
tm
 *
	`gde
 (cڡ *
__rg
);

415 #ifde
__USE_GNU


426 
	`gde_r
 (cڡ *
__ri
 
__rg
,

427 
tm
 *
__ri
 
__sbu
);

430 
__END_DECLS


	@/usr/include/unistd.h

22 #idef 
_UNISTD_H


23 
	#_UNISTD_H
 1

	)

25 
	~<us.h
>

27 
	g__BEGIN_DECLS


32 #ifde
__USE_XOPEN2K8


34 
	#_POSIX_VERSION
 200809L

	)

35 #i
defed
 
__USE_XOPEN2K


37 
	#_POSIX_VERSION
 200112L

	)

38 #i
defed
 
__USE_POSIX199506


40 
	#_POSIX_VERSION
 199506L

	)

41 #i
defed
 
__USE_POSIX199309


43 
	#_POSIX_VERSION
 199309L

	)

46 
	#_POSIX_VERSION
 199009L

	)

52 #ifde
__USE_XOPEN2K8


53 
	#__POSIX2_THIS_VERSION
 200809L

	)

55 #i
defed
 
__USE_XOPEN2K


57 
	#__POSIX2_THIS_VERSION
 200112L

	)

58 #i
defed
 
__USE_POSIX199506


60 
	#__POSIX2_THIS_VERSION
 199506L

	)

63 
	#__POSIX2_THIS_VERSION
 199209L

	)

67 
	#_POSIX2_VERSION
 
__POSIX2_THIS_VERSION


	)

71 
	#_POSIX2_C_BIND
 
__POSIX2_THIS_VERSION


	)

75 
	#_POSIX2_C_DEV
 
__POSIX2_THIS_VERSION


	)

79 
	#_POSIX2_SW_DEV
 
__POSIX2_THIS_VERSION


	)

83 
	#_POSIX2_LOCALEDEF
 
__POSIX2_THIS_VERSION


	)

86 #ifde
__USE_XOPEN2K8


87 
	#_XOPEN_VERSION
 700

	)

88 #i
defed
 
__USE_XOPEN2K


89 
	#_XOPEN_VERSION
 600

	)

90 #i
defed
 
__USE_UNIX98


91 
	#_XOPEN_VERSION
 500

	)

93 
	#_XOPEN_VERSION
 4

	)

97 
	#_XOPEN_XCU_VERSION
 4

	)

100 
	#_XOPEN_XPG2
 1

	)

101 
	#_XOPEN_XPG3
 1

	)

102 
	#_XOPEN_XPG4
 1

	)

105 
	#_XOPEN_UNIX
 1

	)

108 
	#_XOPEN_CRYPT
 1

	)

112 
	#_XOPEN_ENH_I18N
 1

	)

115 
	#_XOPEN_LEGACY
 1

	)

202 
	~<bs/posix_t.h
>

205 #i
defed
 
__USE_UNIX98
 || defed 
__USE_XOPEN2K


206 
	~<bs/vmts.h
>

210 
	#STDIN_FILENO
 0

	)

211 
	#STDOUT_FILENO
 1

	)

212 
	#STDERR_FILENO
 2

	)

217 
	~<bs/tys.h
>

219 #idef 
__ssize_t_defed


220 
__ssize_t
 
	tssize_t
;

221 
	#__ssize_t_defed


	)

224 
	#__ed_size_t


	)

225 
	#__ed_NULL


	)

226 
	~<ddef.h
>

228 #i
defed
 
__USE_XOPEN
 || defed 
__USE_XOPEN2K


231 #ide
__gid_t_defed


232 
__gid_t
 
	tgid_t
;

233 
	#__gid_t_defed


	)

236 #ide
__uid_t_defed


237 
__uid_t
 
	tuid_t
;

238 
	#__uid_t_defed


	)

241 #ide
__off_t_defed


242 #ide
__USE_FILE_OFFSET64


243 
__off_t
 
	toff_t
;

245 
__off64_t
 
	toff_t
;

247 
	#__off_t_defed


	)

249 #i
defed
 
__USE_LARGEFILE64
 && !defed 
__off64_t_defed


250 
__off64_t
 
	toff64_t
;

251 
	#__off64_t_defed


	)

254 #ide
__ucds_t_defed


255 
__ucds_t
 
	tucds_t
;

256 
	#__ucds_t_defed


	)

259 #ide
__pid_t_defed


260 
__pid_t
 
	tpid_t
;

261 
	#__pid_t_defed


	)

265 #i
defed
 
__USE_MISC
 || defed 
__USE_XOPEN_EXTENDED
 || defed 
__USE_XOPEN2K


266 #ide
___t_defed


267 
___t
 
	t_t
;

268 
	#___t_defed


	)

272 #i
defed
 
__USE_BSD
 || defed 
__USE_XOPEN


273 #ide
__sockn_t_defed


274 
__sockn_t
 
	tsockn_t
;

275 
	#__sockn_t_defed


	)

281 
	#R_OK
 4

	)

282 
	#W_OK
 2

	)

283 
	#X_OK
 1

	)

284 
	#F_OK
 0

	)

287 
	$acss
 (cڡ *
__me
, 
__ty

__THROW
 
	`__nnu
 ((1));

289 #ifde
__USE_GNU


292 
	$euidacss
 (cڡ *
__me
, 
__ty
)

293 
__THROW
 
	`__nnu
 ((1));

296 
	$css
 (cڡ *
__me
, 
__ty
)

297 
__THROW
 
	`__nnu
 ((1));

300 #ifde
__USE_ATFILE


304 
	$cst
 (
__fd
, cڡ *
__fe
, 
__ty
, 
__ag
)

305 
__THROW
 
	`__nnu
 ((2)
__wur
;

310 #idef 
_STDIO_H


311 
	#SEEK_SET
 0

	)

312 
	#SEEK_CUR
 1

	)

313 
	#SEEK_END
 2

	)

314 #ifde
__USE_GNU


315 
	#SEEK_DATA
 3

	)

316 
	#SEEK_HOLE
 4

	)

320 #i
defed
 
__USE_BSD
 && !defed 
L_SET


322 
	#L_SET
 
SEEK_SET


	)

323 
	#L_INCR
 
SEEK_CUR


	)

324 
	#L_XTND
 
SEEK_END


	)

333 #ide
__USE_FILE_OFFSET64


334 
__off_t
 
	$lek
 (
__fd
, 
__off_t
 
__offt
, 
__wh

__THROW
;

336 #ifde
__REDIRECT_NTH


337 
__off64_t
 
	`__REDIRECT_NTH
 (
lek
,

338 (
__fd
, 
__off64_t
 
__offt
, 
__wh
),

339 
lek64
);

341 
	#lek
 
lek64


	)

344 #ifde
__USE_LARGEFILE64


345 
__off64_t
 
	$lek64
 (
__fd
, 
__off64_t
 
__offt
, 
__wh
)

346 
__THROW
;

353 
	`o
 (
__fd
);

360 
ssize_t
 
	$ad
 (
__fd
, *
__buf
, 
size_t
 
__nbys

__wur
;

366 
ssize_t
 
	$wre
 (
__fd
, cڡ *
__buf
, 
size_t
 
__n

__wur
;

368 #i
defed
 
__USE_UNIX98
 || defed 
__USE_XOPEN2K8


369 #ide
__USE_FILE_OFFSET64


376 
ssize_t
 
	$d
 (
__fd
, *
__buf
, 
size_t
 
__nbys
,

377 
__off_t
 
__offt

__wur
;

384 
ssize_t
 
	$pwre
 (
__fd
, cڡ *
__buf
, 
size_t
 
__n
,

385 
__off_t
 
__offt

__wur
;

387 #ifde
__REDIRECT


388 
ssize_t
 
	`__REDIRECT
 (
d
, (
__fd
, *
__buf
, 
size_t
 
__nbys
,

389 
__off64_t
 
__offt
),

390 
d64

__wur
;

391 
ssize_t
 
	`__REDIRECT
 (
pwre
, (
__fd
, cڡ *
__buf
,

392 
size_t
 
__nbys
, 
__off64_t
 
__offt
),

393 
pwre64

__wur
;

395 
	#d
 
d64


	)

396 
	#pwre
 
pwre64


	)

400 #ifde
__USE_LARGEFILE64


404 
ssize_t
 
	$d64
 (
__fd
, *
__buf
, 
size_t
 
__nbys
,

405 
__off64_t
 
__offt

__wur
;

408 
ssize_t
 
	$pwre64
 (
__fd
, cڡ *
__buf
, 
size_t
 
__n
,

409 
__off64_t
 
__offt

__wur
;

417 
	$pe
 (
__pedes
[2]
__THROW
 
__wur
;

419 #ifde
__USE_GNU


422 
	$pe2
 (
__pedes
[2], 
__ags

__THROW
 
__wur
;

432 
	$m
 (
__cds

__THROW
;

444 
	`p
 (
__cds
);

446 #i(
defed
 
__USE_XOPEN_EXTENDED
 && !defed 
__USE_XOPEN2K8
) \

447 || 
defed
 
__USE_BSD


452 
__ucds_t
 
	$um
 (
__ucds_t
 
__vue
, __ucds_
__rv
)

453 
__THROW
;

460 
	`up
 (
__ucds_t
 
__ucds
);

469 
	`u
 ();

473 
	$chown
 (cڡ *
__fe
, 
__uid_t
 
__owr
, 
__gid_t
 
__group
)

474 
__THROW
 
	`__nnu
 ((1)
__wur
;

476 #i
defed
 
__USE_BSD
 || defed 
__USE_XOPEN_EXTENDED
 || defed 
__USE_XOPEN2K8


478 
	$fchown
 (
__fd
, 
__uid_t
 
__owr
, 
__gid_t
 
__group

__THROW
 
__wur
;

483 
	$lchown
 (cڡ *
__fe
, 
__uid_t
 
__owr
, 
__gid_t
 
__group
)

484 
__THROW
 
	`__nnu
 ((1)
__wur
;

488 #ifde
__USE_ATFILE


491 
	$fchowt
 (
__fd
, cڡ *
__fe
, 
__uid_t
 
__owr
,

492 
__gid_t
 
__group
, 
__ag
)

493 
__THROW
 
	`__nnu
 ((2)
__wur
;

497 
	$chd
 (cڡ *
__th

__THROW
 
	`__nnu
 ((1)
__wur
;

499 #i
defed
 
__USE_BSD
 || defed 
__USE_XOPEN_EXTENDED
 || defed 
__USE_XOPEN2K8


501 
	$fchd
 (
__fd

__THROW
 
__wur
;

511 *
	$gcwd
 (*
__buf
, 
size_t
 
__size

__THROW
 
__wur
;

513 #ifdef 
__USE_GNU


517 *
	$g_cut_d_me
 (
__THROW
;

520 #i(
defed
 
__USE_XOPEN_EXTENDED
 && !defed 
__USE_XOPEN2K8
) \

521 || 
defed
 
__USE_BSD


525 *
	$gwd
 (*
__buf
)

526 
__THROW
 
	`__nnu
 ((1)
__ibu_dd__
 
__wur
;

531 
	$dup
 (
__fd

__THROW
 
__wur
;

534 
	$dup2
 (
__fd
, 
__fd2

__THROW
;

536 #ifde
__USE_GNU


539 
	$dup3
 (
__fd
, 
__fd2
, 
__ags

__THROW
;

543 **
__v
;

544 #ifde
__USE_GNU


545 **
v
;

551 
	$execve
 (cڡ *
__th
, *cڡ 
__gv
[],

552 *cڡ 
__vp
[]
__THROW
 
	`__nnu
 ((1, 2));

554 #ifde
__USE_XOPEN2K8


557 
	$xecve
 (
__fd
, *cڡ 
__gv
[], *cڡ 
__vp
[])

558 
__THROW
 
	`__nnu
 ((2));

563 
	$execv
 (cڡ *
__th
, *cڡ 
__gv
[])

564 
__THROW
 
	`__nnu
 ((1, 2));

568 
	$exee
 (cڡ *
__th
, cڡ *
__g
, ...)

569 
__THROW
 
	`__nnu
 ((1, 2));

573 
	$exe
 (cڡ *
__th
, cڡ *
__g
, ...)

574 
__THROW
 
	`__nnu
 ((1, 2));

578 
	$execvp
 (cڡ *
__fe
, *cڡ 
__gv
[])

579 
__THROW
 
	`__nnu
 ((1, 2));

584 
	$exep
 (cڡ *
__fe
, cڡ *
__g
, ...)

585 
__THROW
 
	`__nnu
 ((1, 2));

587 #ifde
__USE_GNU


590 
	$execv
 (cڡ *
__fe
, *cڡ 
__gv
[],

591 *cڡ 
__vp
[])

592 
__THROW
 
	`__nnu
 ((1, 2));

596 #i
defed
 
__USE_MISC
 || defed 
__USE_XOPEN


598 
	$ni
 (
__c

__THROW
 
__wur
;

603 
	$_ex
 (
__us

	`__ibu__
 ((
__nܑu__
));

609 
	~<bs/came.h
>

612 
	$thcf
 (cڡ *
__th
, 
__me
)

613 
__THROW
 
	`__nnu
 ((1));

616 
	$hcf
 (
__fd
, 
__me

__THROW
;

619 
	$syscf
 (
__me

__THROW
;

621 #ifdef 
__USE_POSIX2


623 
size_t
 
	$cfr
 (
__me
, *
__buf
, 
size_t
 
__n

__THROW
;

628 
__pid_t
 
	$gpid
 (
__THROW
;

631 
__pid_t
 
	$gid
 (
__THROW
;

634 
__pid_t
 
	$gpg
 (
__THROW
;

637 
__pid_t
 
	$__gpgid
 (
__pid_t
 
__pid

__THROW
;

638 #i
defed
 
__USE_XOPEN_EXTENDED
 || defed 
__USE_XOPEN2K8


639 
__pid_t
 
	$gpgid
 (
__pid_t
 
__pid

__THROW
;

646 
	$gid
 (
__pid_t
 
__pid
, __pid_
__pgid

__THROW
;

648 #i
defed
 
__USE_SVID
 || defed 
__USE_BSD
 || defed 
__USE_XOPEN_EXTENDED


660 
	$g
 (
__THROW
;

667 
__pid_t
 
	$tsid
 (
__THROW
;

669 #i
defed
 
__USE_XOPEN_EXTENDED
 || defed 
__USE_XOPEN2K8


671 
__pid_t
 
	$gsid
 (
__pid_t
 
__pid

__THROW
;

675 
__uid_t
 
	$guid
 (
__THROW
;

678 
__uid_t
 
	$geuid
 (
__THROW
;

681 
__gid_t
 
	$ggid
 (
__THROW
;

684 
__gid_t
 
	$gegid
 (
__THROW
;

689 
	$ggroups
 (
__size
, 
__gid_t
 
__li
[]
__THROW
 
__wur
;

691 #ifdef 
__USE_GNU


693 
	$group_memb
 (
__gid_t
 
__gid

__THROW
;

700 
	$tuid
 (
__uid_t
 
__uid

__THROW
 
__wur
;

702 #i
defed
 
__USE_BSD
 || defed 
__USE_XOPEN_EXTENDED


705 
	$euid
 (
__uid_t
 
__ruid
, __uid_
__euid

__THROW
 
__wur
;

708 #i
defed
 
__USE_BSD
 || defed 
__USE_XOPEN2K


710 
	$uid
 (
__uid_t
 
__uid

__THROW
 
__wur
;

717 
	$tgid
 (
__gid_t
 
__gid

__THROW
 
__wur
;

719 #i
defed
 
__USE_BSD
 || defed 
__USE_XOPEN_EXTENDED


722 
	$egid
 (
__gid_t
 
__rgid
, __gid_
__egid

__THROW
 
__wur
;

725 #i
defed
 
__USE_BSD
 || defed 
__USE_XOPEN2K


727 
	$gid
 (
__gid_t
 
__gid

__THROW
 
__wur
;

730 #ifde
__USE_GNU


733 
	$gsuid
 (
__uid_t
 *
__ruid
, __uid_*
__euid
, __uid_*
__suid
)

734 
__THROW
;

738 
	$gsgid
 (
__gid_t
 *
__rgid
, __gid_*
__egid
, __gid_*
__sgid
)

739 
__THROW
;

743 
	$esuid
 (
__uid_t
 
__ruid
, __uid_
__euid
, __uid_
__suid
)

744 
__THROW
 
__wur
;

748 
	$esgid
 (
__gid_t
 
__rgid
, __gid_
__egid
, __gid_
__sgid
)

749 
__THROW
 
__wur
;

756 
__pid_t
 
	$fk
 (
__THROWNL
;

758 #i(
defed
 
__USE_XOPEN_EXTENDED
 && !defed 
__USE_XOPEN2K8
) \

759 || 
defed
 
__USE_BSD


764 
__pid_t
 
	$vfk
 (
__THROW
;

770 *
	$yme
 (
__fd

__THROW
;

774 
	$yme_r
 (
__fd
, *
__buf
, 
size_t
 
__bu
)

775 
__THROW
 
	`__nnu
 ((2)
__wur
;

779 
	$iy
 (
__fd

__THROW
;

781 #i
defed
 
__USE_BSD
 \

782 || (
defed
 
__USE_XOPEN_EXTENDED
 && !defed 
__USE_UNIX98
)

785 
	$y
 (
__THROW
;

790 
	$lk
 (cڡ *
__om
, cڡ *
__to
)

791 
__THROW
 
	`__nnu
 ((1, 2)
__wur
;

793 #ifde
__USE_ATFILE


796 
	$lk
 (
__omfd
, cڡ *
__om
, 
__tofd
,

797 cڡ *
__to
, 
__ags
)

798 
__THROW
 
	`__nnu
 ((2, 4)
__wur
;

801 #i
defed
 
__USE_BSD
 || defed 
__USE_XOPEN_EXTENDED
 || defed 
__USE_XOPEN2K


803 
	$symlk
 (cڡ *
__om
, cڡ *
__to
)

804 
__THROW
 
	`__nnu
 ((1, 2)
__wur
;

809 
ssize_t
 
	$adlk
 (cڡ *
__ri
 
__th
,

810 *
__ri
 
__buf
, 
size_t
 
__n
)

811 
__THROW
 
	`__nnu
 ((1, 2)
__wur
;

814 #ifde
__USE_ATFILE


816 
	$symlk
 (cڡ *
__om
, 
__tofd
,

817 cڡ *
__to

__THROW
 
	`__nnu
 ((1, 3)
__wur
;

820 
ssize_t
 
	$adlk
 (
__fd
, cڡ *
__ri
 
__th
,

821 *
__ri
 
__buf
, 
size_t
 
__n
)

822 
__THROW
 
	`__nnu
 ((2, 3)
__wur
;

826 
	$uƚk
 (cڡ *
__me

__THROW
 
	`__nnu
 ((1));

828 #ifde
__USE_ATFILE


830 
	$uƚk
 (
__fd
, cڡ *
__me
, 
__ag
)

831 
__THROW
 
	`__nnu
 ((2));

835 
	$rmd
 (cڡ *
__th

__THROW
 
	`__nnu
 ((1));

839 
__pid_t
 
	$tcgpg
 (
__fd

__THROW
;

842 
	$tcg
 (
__fd
, 
__pid_t
 
__pg_id

__THROW
;

849 *
	`glog
 ();

850 #i
defed
 
__USE_REENTRANT
 || defed 
__USE_POSIX199506


857 
	$glog_r
 (*
__me
, 
size_t
 
__me_n

	`__nnu
 ((1));

860 #ifdef 
__USE_BSD


862 
	$og
 (cڡ *
__me

__THROW
 
	`__nnu
 ((1));

866 #ifdef 
__USE_POSIX2


870 
	#__ed_gt


	)

871 
	~<gt.h
>

875 #i
defed
 
__USE_BSD
 || defed 
__USE_UNIX98
 || defed 
__USE_XOPEN2K


879 
	$ghome
 (*
__me
, 
size_t
 
__n

__THROW
 
	`__nnu
 ((1));

883 #i
defed
 
__USE_BSD
 || (defed 
__USE_XOPEN
 && !defed 
__USE_UNIX98
)

886 
	$thome
 (cڡ *
__me
, 
size_t
 
__n
)

887 
__THROW
 
	`__nnu
 ((1)
__wur
;

891 
	$thoid
 (
__id

__THROW
 
__wur
;

897 
	$gdomame
 (*
__me
, 
size_t
 
__n
)

898 
__THROW
 
	`__nnu
 ((1)
__wur
;

899 
	$tdomame
 (cڡ *
__me
, 
size_t
 
__n
)

900 
__THROW
 
	`__nnu
 ((1)
__wur
;

906 
	$vhgup
 (
__THROW
;

909 
	$voke
 (cڡ *
__fe

__THROW
 
	`__nnu
 ((1)
__wur
;

917 
	$of
 (*
__me_bufr
, 
size_t
 
__size
,

918 
size_t
 
__offt
, 
__s
)

919 
__THROW
 
	`__nnu
 ((1));

925 
	$ac
 (cڡ *
__me

__THROW
;

929 *
	$gurshl
 (
__THROW
;

930 
	$durshl
 (
__THROW
;

931 
	$turshl
 (
__THROW
;

937 
	$dm
 (
__nochd
, 
__noo

__THROW
 
__wur
;

941 #i
defed
 
__USE_BSD
 || (defed 
__USE_XOPEN
 && !defed 
__USE_XOPEN2K
)

944 
	$chro
 (cڡ *
__th

__THROW
 
	`__nnu
 ((1)
__wur
;

948 *
	$gss
 (cڡ *
__om

	`__nnu
 ((1));

956 
	`fsync
 (
__fd
);

959 #ifde
__USE_GNU


962 
	$syncfs
 (
__fd

__THROW
;

966 #i
defed
 
__USE_BSD
 || defed 
__USE_XOPEN_EXTENDED


969 
	`ghoid
 ();

972 
	$sync
 (
__THROW
;

975 #i
defed
 
__USE_BSD
 || !defed 
__USE_XOPEN2K


978 
	$ggesize
 (
__THROW
 
	`__ibu__
 ((
__cڡ__
));

983 
	$gdbsize
 (
__THROW
;

989 #i
defed
 
__USE_BSD
 || defed 
__USE_XOPEN_EXTENDED
 || defed 
__USE_XOPEN2K8


992 #ide
__USE_FILE_OFFSET64


993 
	$un
 (cڡ *
__fe
, 
__off_t
 
__ngth
)

994 
__THROW
 
	`__nnu
 ((1)
__wur
;

996 #ifde
__REDIRECT_NTH


997 
	`__REDIRECT_NTH
 (
un
,

998 (cڡ *
__fe
, 
__off64_t
 
__ngth
),

999 
un64

	`__nnu
 ((1)
__wur
;

1001 
	#un
 
un64


	)

1004 #ifde
__USE_LARGEFILE64


1005 
	$un64
 (cڡ *
__fe
, 
__off64_t
 
__ngth
)

1006 
__THROW
 
	`__nnu
 ((1)
__wur
;

1011 #i
defed
 
__USE_BSD
 || defed 
__USE_POSIX199309
 \

1012 || 
defed
 
__USE_XOPEN_EXTENDED
 || defed 
__USE_XOPEN2K


1015 #ide
__USE_FILE_OFFSET64


1016 
	$run
 (
__fd
, 
__off_t
 
__ngth

__THROW
 
__wur
;

1018 #ifde
__REDIRECT_NTH


1019 
	`__REDIRECT_NTH
 (
run
, (
__fd
, 
__off64_t
 
__ngth
),

1020 
run64

__wur
;

1022 
	#run
 
run64


	)

1025 #ifde
__USE_LARGEFILE64


1026 
	$run64
 (
__fd
, 
__off64_t
 
__ngth

__THROW
 
__wur
;

1032 #i(
defed
 
__USE_XOPEN_EXTENDED
 && !defed 
__USE_XOPEN2K
) \

1033 || 
defed
 
__USE_MISC


1037 
	$brk
 (*
__addr

__THROW
 
__wur
;

1043 *
	$sbrk
 (
_t
 
__d

__THROW
;

1047 #ifde
__USE_MISC


1058 
	$sys
 (
__syo
, ...
__THROW
;

1063 #i(
defed
 
__USE_MISC
 || defed 
__USE_XOPEN_EXTENDED
&& !defed 
F_LOCK


1075 
	#F_ULOCK
 0

	)

1076 
	#F_LOCK
 1

	)

1077 
	#F_TLOCK
 2

	)

1078 
	#F_TEST
 3

	)

1080 #ide
__USE_FILE_OFFSET64


1081 
	$lockf
 (
__fd
, 
__cmd
, 
__off_t
 
__n

__wur
;

1083 #ifde
__REDIRECT


1084 
	`__REDIRECT
 (
lockf
, (
__fd
, 
__cmd
, 
__off64_t
 
__n
),

1085 
lockf64

__wur
;

1087 
	#lockf
 
lockf64


	)

1090 #ifde
__USE_LARGEFILE64


1091 
	$lockf64
 (
__fd
, 
__cmd
, 
__off64_t
 
__n

__wur
;

1096 #ifde
__USE_GNU


1101 
	#TEMP_FAILURE_RETRY
(
exessi
) \

1102 (
__exnsi__
 \

1103 ({ 
__su
; \

1104 d
__su
 = ((
exessi
); \

1105 
__su
 =-1L && 
o
 =
EINTR
); \

1106 
__su
; 
	}
}))

	)

1109 #i
defed
 
__USE_POSIX199309
 || defed 
__USE_UNIX98


1112 
fdasync
 (
__fdes
);

1118 #ifdef 
__USE_XOPEN


1120 *
	$y
 (cڡ *
__key
, cڡ *
__
)

1121 
__THROW
 
	`__nnu
 ((1, 2));

1125 
	$y
 (*
__glibc_block
, 
__edag
)

1126 
__THROW
 
	`__nnu
 ((1));

1133 
	$swab
 (cڡ *
__ri
 
__om
, *__ri 
__to
,

1134 
ssize_t
 
__n

__THROW
 
	`__nnu
 ((1, 2));

1140 #i
defed
 
__USE_XOPEN
 && !defed 
__USE_XOPEN2K


1142 *
	$mid
 (*
__s

__THROW
;

1147 #i
__USE_FORTIFY_LEVEL
 > 0 && 
defed
 
__ftify_funi


1148 
	~<bs/unid.h
>

1151 
__END_DECLS


	@/usr/include/alloca.h

18 #idef 
_ALLOCA_H


19 
	#_ALLOCA_H
 1

	)

21 
	~<us.h
>

23 
	#__ed_size_t


	)

24 
	~<ddef.h
>

26 
	g__BEGIN_DECLS


29 #unde
lo


32 *
	$lo
 (
size_t
 
__size

__THROW
;

34 #ifdef 
__GNUC__


35 
	#lo
(
size

	`__but_lo
 (size)

	)

38 
__END_DECLS


	@/usr/include/bits/confname.h

19 #ide
_UNISTD_H


26 
	m_PC_LINK_MAX
,

27 
	#_PC_LINK_MAX
 
_PC_LINK_MAX


	)

28 
	m_PC_MAX_CANON
,

29 
	#_PC_MAX_CANON
 
_PC_MAX_CANON


	)

30 
	m_PC_MAX_INPUT
,

31 
	#_PC_MAX_INPUT
 
_PC_MAX_INPUT


	)

32 
	m_PC_NAME_MAX
,

33 
	#_PC_NAME_MAX
 
_PC_NAME_MAX


	)

34 
	m_PC_PATH_MAX
,

35 
	#_PC_PATH_MAX
 
_PC_PATH_MAX


	)

36 
	m_PC_PIPE_BUF
,

37 
	#_PC_PIPE_BUF
 
_PC_PIPE_BUF


	)

38 
	m_PC_CHOWN_RESTRICTED
,

39 
	#_PC_CHOWN_RESTRICTED
 
_PC_CHOWN_RESTRICTED


	)

40 
	m_PC_NO_TRUNC
,

41 
	#_PC_NO_TRUNC
 
_PC_NO_TRUNC


	)

42 
	m_PC_VDISABLE
,

43 
	#_PC_VDISABLE
 
_PC_VDISABLE


	)

44 
	m_PC_SYNC_IO
,

45 
	#_PC_SYNC_IO
 
_PC_SYNC_IO


	)

46 
	m_PC_ASYNC_IO
,

47 
	#_PC_ASYNC_IO
 
_PC_ASYNC_IO


	)

48 
	m_PC_PRIO_IO
,

49 
	#_PC_PRIO_IO
 
_PC_PRIO_IO


	)

50 
	m_PC_SOCK_MAXBUF
,

51 
	#_PC_SOCK_MAXBUF
 
_PC_SOCK_MAXBUF


	)

52 
	m_PC_FILESIZEBITS
,

53 
	#_PC_FILESIZEBITS
 
_PC_FILESIZEBITS


	)

54 
	m_PC_REC_INCR_XFER_SIZE
,

55 
	#_PC_REC_INCR_XFER_SIZE
 
_PC_REC_INCR_XFER_SIZE


	)

56 
	m_PC_REC_MAX_XFER_SIZE
,

57 
	#_PC_REC_MAX_XFER_SIZE
 
_PC_REC_MAX_XFER_SIZE


	)

58 
	m_PC_REC_MIN_XFER_SIZE
,

59 
	#_PC_REC_MIN_XFER_SIZE
 
_PC_REC_MIN_XFER_SIZE


	)

60 
	m_PC_REC_XFER_ALIGN
,

61 
	#_PC_REC_XFER_ALIGN
 
_PC_REC_XFER_ALIGN


	)

62 
	m_PC_ALLOC_SIZE_MIN
,

63 
	#_PC_ALLOC_SIZE_MIN
 
_PC_ALLOC_SIZE_MIN


	)

64 
	m_PC_SYMLINK_MAX
,

65 
	#_PC_SYMLINK_MAX
 
_PC_SYMLINK_MAX


	)

66 
	m_PC_2_SYMLINKS


67 
	#_PC_2_SYMLINKS
 
_PC_2_SYMLINKS


	)

73 
	m_SC_ARG_MAX
,

74 
	#_SC_ARG_MAX
 
_SC_ARG_MAX


	)

75 
	m_SC_CHILD_MAX
,

76 
	#_SC_CHILD_MAX
 
_SC_CHILD_MAX


	)

77 
	m_SC_CLK_TCK
,

78 
	#_SC_CLK_TCK
 
_SC_CLK_TCK


	)

79 
	m_SC_NGROUPS_MAX
,

80 
	#_SC_NGROUPS_MAX
 
_SC_NGROUPS_MAX


	)

81 
	m_SC_OPEN_MAX
,

82 
	#_SC_OPEN_MAX
 
_SC_OPEN_MAX


	)

83 
	m_SC_STREAM_MAX
,

84 
	#_SC_STREAM_MAX
 
_SC_STREAM_MAX


	)

85 
	m_SC_TZNAME_MAX
,

86 
	#_SC_TZNAME_MAX
 
_SC_TZNAME_MAX


	)

87 
	m_SC_JOB_CONTROL
,

88 
	#_SC_JOB_CONTROL
 
_SC_JOB_CONTROL


	)

89 
	m_SC_SAVED_IDS
,

90 
	#_SC_SAVED_IDS
 
_SC_SAVED_IDS


	)

91 
	m_SC_REALTIME_SIGNALS
,

92 
	#_SC_REALTIME_SIGNALS
 
_SC_REALTIME_SIGNALS


	)

93 
	m_SC_PRIORITY_SCHEDULING
,

94 
	#_SC_PRIORITY_SCHEDULING
 
_SC_PRIORITY_SCHEDULING


	)

95 
	m_SC_TIMERS
,

96 
	#_SC_TIMERS
 
_SC_TIMERS


	)

97 
	m_SC_ASYNCHRONOUS_IO
,

98 
	#_SC_ASYNCHRONOUS_IO
 
_SC_ASYNCHRONOUS_IO


	)

99 
	m_SC_PRIORITIZED_IO
,

100 
	#_SC_PRIORITIZED_IO
 
_SC_PRIORITIZED_IO


	)

101 
	m_SC_SYNCHRONIZED_IO
,

102 
	#_SC_SYNCHRONIZED_IO
 
_SC_SYNCHRONIZED_IO


	)

103 
	m_SC_FSYNC
,

104 
	#_SC_FSYNC
 
_SC_FSYNC


	)

105 
	m_SC_MAPPED_FILES
,

106 
	#_SC_MAPPED_FILES
 
_SC_MAPPED_FILES


	)

107 
	m_SC_MEMLOCK
,

108 
	#_SC_MEMLOCK
 
_SC_MEMLOCK


	)

109 
	m_SC_MEMLOCK_RANGE
,

110 
	#_SC_MEMLOCK_RANGE
 
_SC_MEMLOCK_RANGE


	)

111 
	m_SC_MEMORY_PROTECTION
,

112 
	#_SC_MEMORY_PROTECTION
 
_SC_MEMORY_PROTECTION


	)

113 
	m_SC_MESSAGE_PASSING
,

114 
	#_SC_MESSAGE_PASSING
 
_SC_MESSAGE_PASSING


	)

115 
	m_SC_SEMAPHORES
,

116 
	#_SC_SEMAPHORES
 
_SC_SEMAPHORES


	)

117 
	m_SC_SHARED_MEMORY_OBJECTS
,

118 
	#_SC_SHARED_MEMORY_OBJECTS
 
_SC_SHARED_MEMORY_OBJECTS


	)

119 
	m_SC_AIO_LISTIO_MAX
,

120 
	#_SC_AIO_LISTIO_MAX
 
_SC_AIO_LISTIO_MAX


	)

121 
	m_SC_AIO_MAX
,

122 
	#_SC_AIO_MAX
 
_SC_AIO_MAX


	)

123 
	m_SC_AIO_PRIO_DELTA_MAX
,

124 
	#_SC_AIO_PRIO_DELTA_MAX
 
_SC_AIO_PRIO_DELTA_MAX


	)

125 
	m_SC_DELAYTIMER_MAX
,

126 
	#_SC_DELAYTIMER_MAX
 
_SC_DELAYTIMER_MAX


	)

127 
	m_SC_MQ_OPEN_MAX
,

128 
	#_SC_MQ_OPEN_MAX
 
_SC_MQ_OPEN_MAX


	)

129 
	m_SC_MQ_PRIO_MAX
,

130 
	#_SC_MQ_PRIO_MAX
 
_SC_MQ_PRIO_MAX


	)

131 
	m_SC_VERSION
,

132 
	#_SC_VERSION
 
_SC_VERSION


	)

133 
	m_SC_PAGESIZE
,

134 
	#_SC_PAGESIZE
 
_SC_PAGESIZE


	)

135 
	#_SC_PAGE_SIZE
 
_SC_PAGESIZE


	)

136 
	m_SC_RTSIG_MAX
,

137 
	#_SC_RTSIG_MAX
 
_SC_RTSIG_MAX


	)

138 
	m_SC_SEM_NSEMS_MAX
,

139 
	#_SC_SEM_NSEMS_MAX
 
_SC_SEM_NSEMS_MAX


	)

140 
	m_SC_SEM_VALUE_MAX
,

141 
	#_SC_SEM_VALUE_MAX
 
_SC_SEM_VALUE_MAX


	)

142 
	m_SC_SIGQUEUE_MAX
,

143 
	#_SC_SIGQUEUE_MAX
 
_SC_SIGQUEUE_MAX


	)

144 
	m_SC_TIMER_MAX
,

145 
	#_SC_TIMER_MAX
 
_SC_TIMER_MAX


	)

149 
	m_SC_BC_BASE_MAX
,

150 
	#_SC_BC_BASE_MAX
 
_SC_BC_BASE_MAX


	)

151 
	m_SC_BC_DIM_MAX
,

152 
	#_SC_BC_DIM_MAX
 
_SC_BC_DIM_MAX


	)

153 
	m_SC_BC_SCALE_MAX
,

154 
	#_SC_BC_SCALE_MAX
 
_SC_BC_SCALE_MAX


	)

155 
	m_SC_BC_STRING_MAX
,

156 
	#_SC_BC_STRING_MAX
 
_SC_BC_STRING_MAX


	)

157 
	m_SC_COLL_WEIGHTS_MAX
,

158 
	#_SC_COLL_WEIGHTS_MAX
 
_SC_COLL_WEIGHTS_MAX


	)

159 
	m_SC_EQUIV_CLASS_MAX
,

160 
	#_SC_EQUIV_CLASS_MAX
 
_SC_EQUIV_CLASS_MAX


	)

161 
	m_SC_EXPR_NEST_MAX
,

162 
	#_SC_EXPR_NEST_MAX
 
_SC_EXPR_NEST_MAX


	)

163 
	m_SC_LINE_MAX
,

164 
	#_SC_LINE_MAX
 
_SC_LINE_MAX


	)

165 
	m_SC_RE_DUP_MAX
,

166 
	#_SC_RE_DUP_MAX
 
_SC_RE_DUP_MAX


	)

167 
	m_SC_CHARCLASS_NAME_MAX
,

168 
	#_SC_CHARCLASS_NAME_MAX
 
_SC_CHARCLASS_NAME_MAX


	)

170 
	m_SC_2_VERSION
,

171 
	#_SC_2_VERSION
 
_SC_2_VERSION


	)

172 
	m_SC_2_C_BIND
,

173 
	#_SC_2_C_BIND
 
_SC_2_C_BIND


	)

174 
	m_SC_2_C_DEV
,

175 
	#_SC_2_C_DEV
 
_SC_2_C_DEV


	)

176 
	m_SC_2_FORT_DEV
,

177 
	#_SC_2_FORT_DEV
 
_SC_2_FORT_DEV


	)

178 
	m_SC_2_FORT_RUN
,

179 
	#_SC_2_FORT_RUN
 
_SC_2_FORT_RUN


	)

180 
	m_SC_2_SW_DEV
,

181 
	#_SC_2_SW_DEV
 
_SC_2_SW_DEV


	)

182 
	m_SC_2_LOCALEDEF
,

183 
	#_SC_2_LOCALEDEF
 
_SC_2_LOCALEDEF


	)

185 
	m_SC_PII
,

186 
	#_SC_PII
 
_SC_PII


	)

187 
	m_SC_PII_XTI
,

188 
	#_SC_PII_XTI
 
_SC_PII_XTI


	)

189 
	m_SC_PII_SOCKET
,

190 
	#_SC_PII_SOCKET
 
_SC_PII_SOCKET


	)

191 
	m_SC_PII_INTERNET
,

192 
	#_SC_PII_INTERNET
 
_SC_PII_INTERNET


	)

193 
	m_SC_PII_OSI
,

194 
	#_SC_PII_OSI
 
_SC_PII_OSI


	)

195 
	m_SC_POLL
,

196 
	#_SC_POLL
 
_SC_POLL


	)

197 
	m_SC_SELECT
,

198 
	#_SC_SELECT
 
_SC_SELECT


	)

199 
	m_SC_UIO_MAXIOV
,

200 
	#_SC_UIO_MAXIOV
 
_SC_UIO_MAXIOV


	)

201 
	m_SC_IOV_MAX
 = 
_SC_UIO_MAXIOV
,

202 
	#_SC_IOV_MAX
 
_SC_IOV_MAX


	)

203 
	m_SC_PII_INTERNET_STREAM
,

204 
	#_SC_PII_INTERNET_STREAM
 
_SC_PII_INTERNET_STREAM


	)

205 
	m_SC_PII_INTERNET_DGRAM
,

206 
	#_SC_PII_INTERNET_DGRAM
 
_SC_PII_INTERNET_DGRAM


	)

207 
	m_SC_PII_OSI_COTS
,

208 
	#_SC_PII_OSI_COTS
 
_SC_PII_OSI_COTS


	)

209 
	m_SC_PII_OSI_CLTS
,

210 
	#_SC_PII_OSI_CLTS
 
_SC_PII_OSI_CLTS


	)

211 
	m_SC_PII_OSI_M
,

212 
	#_SC_PII_OSI_M
 
_SC_PII_OSI_M


	)

213 
	m_SC_T_IOV_MAX
,

214 
	#_SC_T_IOV_MAX
 
_SC_T_IOV_MAX


	)

217 
	m_SC_THREADS
,

218 
	#_SC_THREADS
 
_SC_THREADS


	)

219 
	m_SC_THREAD_SAFE_FUNCTIONS
,

220 
	#_SC_THREAD_SAFE_FUNCTIONS
 
_SC_THREAD_SAFE_FUNCTIONS


	)

221 
	m_SC_GETGR_R_SIZE_MAX
,

222 
	#_SC_GETGR_R_SIZE_MAX
 
_SC_GETGR_R_SIZE_MAX


	)

223 
	m_SC_GETPW_R_SIZE_MAX
,

224 
	#_SC_GETPW_R_SIZE_MAX
 
_SC_GETPW_R_SIZE_MAX


	)

225 
	m_SC_LOGIN_NAME_MAX
,

226 
	#_SC_LOGIN_NAME_MAX
 
_SC_LOGIN_NAME_MAX


	)

227 
	m_SC_TTY_NAME_MAX
,

228 
	#_SC_TTY_NAME_MAX
 
_SC_TTY_NAME_MAX


	)

229 
	m_SC_THREAD_DESTRUCTOR_ITERATIONS
,

230 
	#_SC_THREAD_DESTRUCTOR_ITERATIONS
 
_SC_THREAD_DESTRUCTOR_ITERATIONS


	)

231 
	m_SC_THREAD_KEYS_MAX
,

232 
	#_SC_THREAD_KEYS_MAX
 
_SC_THREAD_KEYS_MAX


	)

233 
	m_SC_THREAD_STACK_MIN
,

234 
	#_SC_THREAD_STACK_MIN
 
_SC_THREAD_STACK_MIN


	)

235 
	m_SC_THREAD_THREADS_MAX
,

236 
	#_SC_THREAD_THREADS_MAX
 
_SC_THREAD_THREADS_MAX


	)

237 
	m_SC_THREAD_ATTR_STACKADDR
,

238 
	#_SC_THREAD_ATTR_STACKADDR
 
_SC_THREAD_ATTR_STACKADDR


	)

239 
	m_SC_THREAD_ATTR_STACKSIZE
,

240 
	#_SC_THREAD_ATTR_STACKSIZE
 
_SC_THREAD_ATTR_STACKSIZE


	)

241 
	m_SC_THREAD_PRIORITY_SCHEDULING
,

242 
	#_SC_THREAD_PRIORITY_SCHEDULING
 
_SC_THREAD_PRIORITY_SCHEDULING


	)

243 
	m_SC_THREAD_PRIO_INHERIT
,

244 
	#_SC_THREAD_PRIO_INHERIT
 
_SC_THREAD_PRIO_INHERIT


	)

245 
	m_SC_THREAD_PRIO_PROTECT
,

246 
	#_SC_THREAD_PRIO_PROTECT
 
_SC_THREAD_PRIO_PROTECT


	)

247 
	m_SC_THREAD_PROCESS_SHARED
,

248 
	#_SC_THREAD_PROCESS_SHARED
 
_SC_THREAD_PROCESS_SHARED


	)

250 
	m_SC_NPROCESSORS_CONF
,

251 
	#_SC_NPROCESSORS_CONF
 
_SC_NPROCESSORS_CONF


	)

252 
	m_SC_NPROCESSORS_ONLN
,

253 
	#_SC_NPROCESSORS_ONLN
 
_SC_NPROCESSORS_ONLN


	)

254 
	m_SC_PHYS_PAGES
,

255 
	#_SC_PHYS_PAGES
 
_SC_PHYS_PAGES


	)

256 
	m_SC_AVPHYS_PAGES
,

257 
	#_SC_AVPHYS_PAGES
 
_SC_AVPHYS_PAGES


	)

258 
	m_SC_ATEXIT_MAX
,

259 
	#_SC_ATEXIT_MAX
 
_SC_ATEXIT_MAX


	)

260 
	m_SC_PASS_MAX
,

261 
	#_SC_PASS_MAX
 
_SC_PASS_MAX


	)

263 
	m_SC_XOPEN_VERSION
,

264 
	#_SC_XOPEN_VERSION
 
_SC_XOPEN_VERSION


	)

265 
	m_SC_XOPEN_XCU_VERSION
,

266 
	#_SC_XOPEN_XCU_VERSION
 
_SC_XOPEN_XCU_VERSION


	)

267 
	m_SC_XOPEN_UNIX
,

268 
	#_SC_XOPEN_UNIX
 
_SC_XOPEN_UNIX


	)

269 
	m_SC_XOPEN_CRYPT
,

270 
	#_SC_XOPEN_CRYPT
 
_SC_XOPEN_CRYPT


	)

271 
	m_SC_XOPEN_ENH_I18N
,

272 
	#_SC_XOPEN_ENH_I18N
 
_SC_XOPEN_ENH_I18N


	)

273 
	m_SC_XOPEN_SHM
,

274 
	#_SC_XOPEN_SHM
 
_SC_XOPEN_SHM


	)

276 
	m_SC_2_CHAR_TERM
,

277 
	#_SC_2_CHAR_TERM
 
_SC_2_CHAR_TERM


	)

278 
	m_SC_2_C_VERSION
,

279 
	#_SC_2_C_VERSION
 
_SC_2_C_VERSION


	)

280 
	m_SC_2_UPE
,

281 
	#_SC_2_UPE
 
_SC_2_UPE


	)

283 
	m_SC_XOPEN_XPG2
,

284 
	#_SC_XOPEN_XPG2
 
_SC_XOPEN_XPG2


	)

285 
	m_SC_XOPEN_XPG3
,

286 
	#_SC_XOPEN_XPG3
 
_SC_XOPEN_XPG3


	)

287 
	m_SC_XOPEN_XPG4
,

288 
	#_SC_XOPEN_XPG4
 
_SC_XOPEN_XPG4


	)

290 
	m_SC_CHAR_BIT
,

291 
	#_SC_CHAR_BIT
 
_SC_CHAR_BIT


	)

292 
	m_SC_CHAR_MAX
,

293 
	#_SC_CHAR_MAX
 
_SC_CHAR_MAX


	)

294 
	m_SC_CHAR_MIN
,

295 
	#_SC_CHAR_MIN
 
_SC_CHAR_MIN


	)

296 
	m_SC_INT_MAX
,

297 
	#_SC_INT_MAX
 
_SC_INT_MAX


	)

298 
	m_SC_INT_MIN
,

299 
	#_SC_INT_MIN
 
_SC_INT_MIN


	)

300 
	m_SC_LONG_BIT
,

301 
	#_SC_LONG_BIT
 
_SC_LONG_BIT


	)

302 
	m_SC_WORD_BIT
,

303 
	#_SC_WORD_BIT
 
_SC_WORD_BIT


	)

304 
	m_SC_MB_LEN_MAX
,

305 
	#_SC_MB_LEN_MAX
 
_SC_MB_LEN_MAX


	)

306 
	m_SC_NZERO
,

307 
	#_SC_NZERO
 
_SC_NZERO


	)

308 
	m_SC_SSIZE_MAX
,

309 
	#_SC_SSIZE_MAX
 
_SC_SSIZE_MAX


	)

310 
	m_SC_SCHAR_MAX
,

311 
	#_SC_SCHAR_MAX
 
_SC_SCHAR_MAX


	)

312 
	m_SC_SCHAR_MIN
,

313 
	#_SC_SCHAR_MIN
 
_SC_SCHAR_MIN


	)

314 
	m_SC_SHRT_MAX
,

315 
	#_SC_SHRT_MAX
 
_SC_SHRT_MAX


	)

316 
	m_SC_SHRT_MIN
,

317 
	#_SC_SHRT_MIN
 
_SC_SHRT_MIN


	)

318 
	m_SC_UCHAR_MAX
,

319 
	#_SC_UCHAR_MAX
 
_SC_UCHAR_MAX


	)

320 
	m_SC_UINT_MAX
,

321 
	#_SC_UINT_MAX
 
_SC_UINT_MAX


	)

322 
	m_SC_ULONG_MAX
,

323 
	#_SC_ULONG_MAX
 
_SC_ULONG_MAX


	)

324 
	m_SC_USHRT_MAX
,

325 
	#_SC_USHRT_MAX
 
_SC_USHRT_MAX


	)

327 
	m_SC_NL_ARGMAX
,

328 
	#_SC_NL_ARGMAX
 
_SC_NL_ARGMAX


	)

329 
	m_SC_NL_LANGMAX
,

330 
	#_SC_NL_LANGMAX
 
_SC_NL_LANGMAX


	)

331 
	m_SC_NL_MSGMAX
,

332 
	#_SC_NL_MSGMAX
 
_SC_NL_MSGMAX


	)

333 
	m_SC_NL_NMAX
,

334 
	#_SC_NL_NMAX
 
_SC_NL_NMAX


	)

335 
	m_SC_NL_SETMAX
,

336 
	#_SC_NL_SETMAX
 
_SC_NL_SETMAX


	)

337 
	m_SC_NL_TEXTMAX
,

338 
	#_SC_NL_TEXTMAX
 
_SC_NL_TEXTMAX


	)

340 
	m_SC_XBS5_ILP32_OFF32
,

341 
	#_SC_XBS5_ILP32_OFF32
 
_SC_XBS5_ILP32_OFF32


	)

342 
	m_SC_XBS5_ILP32_OFFBIG
,

343 
	#_SC_XBS5_ILP32_OFFBIG
 
_SC_XBS5_ILP32_OFFBIG


	)

344 
	m_SC_XBS5_LP64_OFF64
,

345 
	#_SC_XBS5_LP64_OFF64
 
_SC_XBS5_LP64_OFF64


	)

346 
	m_SC_XBS5_LPBIG_OFFBIG
,

347 
	#_SC_XBS5_LPBIG_OFFBIG
 
_SC_XBS5_LPBIG_OFFBIG


	)

349 
	m_SC_XOPEN_LEGACY
,

350 
	#_SC_XOPEN_LEGACY
 
_SC_XOPEN_LEGACY


	)

351 
	m_SC_XOPEN_REALTIME
,

352 
	#_SC_XOPEN_REALTIME
 
_SC_XOPEN_REALTIME


	)

353 
	m_SC_XOPEN_REALTIME_THREADS
,

354 
	#_SC_XOPEN_REALTIME_THREADS
 
_SC_XOPEN_REALTIME_THREADS


	)

356 
	m_SC_ADVISORY_INFO
,

357 
	#_SC_ADVISORY_INFO
 
_SC_ADVISORY_INFO


	)

358 
	m_SC_BARRIERS
,

359 
	#_SC_BARRIERS
 
_SC_BARRIERS


	)

360 
	m_SC_BASE
,

361 
	#_SC_BASE
 
_SC_BASE


	)

362 
	m_SC_C_LANG_SUPPORT
,

363 
	#_SC_C_LANG_SUPPORT
 
_SC_C_LANG_SUPPORT


	)

364 
	m_SC_C_LANG_SUPPORT_R
,

365 
	#_SC_C_LANG_SUPPORT_R
 
_SC_C_LANG_SUPPORT_R


	)

366 
	m_SC_CLOCK_SELECTION
,

367 
	#_SC_CLOCK_SELECTION
 
_SC_CLOCK_SELECTION


	)

368 
	m_SC_CPUTIME
,

369 
	#_SC_CPUTIME
 
_SC_CPUTIME


	)

370 
	m_SC_THREAD_CPUTIME
,

371 
	#_SC_THREAD_CPUTIME
 
_SC_THREAD_CPUTIME


	)

372 
	m_SC_DEVICE_IO
,

373 
	#_SC_DEVICE_IO
 
_SC_DEVICE_IO


	)

374 
	m_SC_DEVICE_SPECIFIC
,

375 
	#_SC_DEVICE_SPECIFIC
 
_SC_DEVICE_SPECIFIC


	)

376 
	m_SC_DEVICE_SPECIFIC_R
,

377 
	#_SC_DEVICE_SPECIFIC_R
 
_SC_DEVICE_SPECIFIC_R


	)

378 
	m_SC_FD_MGMT
,

379 
	#_SC_FD_MGMT
 
_SC_FD_MGMT


	)

380 
	m_SC_FIFO
,

381 
	#_SC_FIFO
 
_SC_FIFO


	)

382 
	m_SC_PIPE
,

383 
	#_SC_PIPE
 
_SC_PIPE


	)

384 
	m_SC_FILE_ATTRIBUTES
,

385 
	#_SC_FILE_ATTRIBUTES
 
_SC_FILE_ATTRIBUTES


	)

386 
	m_SC_FILE_LOCKING
,

387 
	#_SC_FILE_LOCKING
 
_SC_FILE_LOCKING


	)

388 
	m_SC_FILE_SYSTEM
,

389 
	#_SC_FILE_SYSTEM
 
_SC_FILE_SYSTEM


	)

390 
	m_SC_MONOTONIC_CLOCK
,

391 
	#_SC_MONOTONIC_CLOCK
 
_SC_MONOTONIC_CLOCK


	)

392 
	m_SC_MULTI_PROCESS
,

393 
	#_SC_MULTI_PROCESS
 
_SC_MULTI_PROCESS


	)

394 
	m_SC_SINGLE_PROCESS
,

395 
	#_SC_SINGLE_PROCESS
 
_SC_SINGLE_PROCESS


	)

396 
	m_SC_NETWORKING
,

397 
	#_SC_NETWORKING
 
_SC_NETWORKING


	)

398 
	m_SC_READER_WRITER_LOCKS
,

399 
	#_SC_READER_WRITER_LOCKS
 
_SC_READER_WRITER_LOCKS


	)

400 
	m_SC_SPIN_LOCKS
,

401 
	#_SC_SPIN_LOCKS
 
_SC_SPIN_LOCKS


	)

402 
	m_SC_REGEXP
,

403 
	#_SC_REGEXP
 
_SC_REGEXP


	)

404 
	m_SC_REGEX_VERSION
,

405 
	#_SC_REGEX_VERSION
 
_SC_REGEX_VERSION


	)

406 
	m_SC_SHELL
,

407 
	#_SC_SHELL
 
_SC_SHELL


	)

408 
	m_SC_SIGNALS
,

409 
	#_SC_SIGNALS
 
_SC_SIGNALS


	)

410 
	m_SC_SPAWN
,

411 
	#_SC_SPAWN
 
_SC_SPAWN


	)

412 
	m_SC_SPORADIC_SERVER
,

413 
	#_SC_SPORADIC_SERVER
 
_SC_SPORADIC_SERVER


	)

414 
	m_SC_THREAD_SPORADIC_SERVER
,

415 
	#_SC_THREAD_SPORADIC_SERVER
 
_SC_THREAD_SPORADIC_SERVER


	)

416 
	m_SC_SYSTEM_DATABASE
,

417 
	#_SC_SYSTEM_DATABASE
 
_SC_SYSTEM_DATABASE


	)

418 
	m_SC_SYSTEM_DATABASE_R
,

419 
	#_SC_SYSTEM_DATABASE_R
 
_SC_SYSTEM_DATABASE_R


	)

420 
	m_SC_TIMEOUTS
,

421 
	#_SC_TIMEOUTS
 
_SC_TIMEOUTS


	)

422 
	m_SC_TYPED_MEMORY_OBJECTS
,

423 
	#_SC_TYPED_MEMORY_OBJECTS
 
_SC_TYPED_MEMORY_OBJECTS


	)

424 
	m_SC_USER_GROUPS
,

425 
	#_SC_USER_GROUPS
 
_SC_USER_GROUPS


	)

426 
	m_SC_USER_GROUPS_R
,

427 
	#_SC_USER_GROUPS_R
 
_SC_USER_GROUPS_R


	)

428 
	m_SC_2_PBS
,

429 
	#_SC_2_PBS
 
_SC_2_PBS


	)

430 
	m_SC_2_PBS_ACCOUNTING
,

431 
	#_SC_2_PBS_ACCOUNTING
 
_SC_2_PBS_ACCOUNTING


	)

432 
	m_SC_2_PBS_LOCATE
,

433 
	#_SC_2_PBS_LOCATE
 
_SC_2_PBS_LOCATE


	)

434 
	m_SC_2_PBS_MESSAGE
,

435 
	#_SC_2_PBS_MESSAGE
 
_SC_2_PBS_MESSAGE


	)

436 
	m_SC_2_PBS_TRACK
,

437 
	#_SC_2_PBS_TRACK
 
_SC_2_PBS_TRACK


	)

438 
	m_SC_SYMLOOP_MAX
,

439 
	#_SC_SYMLOOP_MAX
 
_SC_SYMLOOP_MAX


	)

440 
	m_SC_STREAMS
,

441 
	#_SC_STREAMS
 
_SC_STREAMS


	)

442 
	m_SC_2_PBS_CHECKPOINT
,

443 
	#_SC_2_PBS_CHECKPOINT
 
_SC_2_PBS_CHECKPOINT


	)

445 
	m_SC_V6_ILP32_OFF32
,

446 
	#_SC_V6_ILP32_OFF32
 
_SC_V6_ILP32_OFF32


	)

447 
	m_SC_V6_ILP32_OFFBIG
,

448 
	#_SC_V6_ILP32_OFFBIG
 
_SC_V6_ILP32_OFFBIG


	)

449 
	m_SC_V6_LP64_OFF64
,

450 
	#_SC_V6_LP64_OFF64
 
_SC_V6_LP64_OFF64


	)

451 
	m_SC_V6_LPBIG_OFFBIG
,

452 
	#_SC_V6_LPBIG_OFFBIG
 
_SC_V6_LPBIG_OFFBIG


	)

454 
	m_SC_HOST_NAME_MAX
,

455 
	#_SC_HOST_NAME_MAX
 
_SC_HOST_NAME_MAX


	)

456 
	m_SC_TRACE
,

457 
	#_SC_TRACE
 
_SC_TRACE


	)

458 
	m_SC_TRACE_EVENT_FILTER
,

459 
	#_SC_TRACE_EVENT_FILTER
 
_SC_TRACE_EVENT_FILTER


	)

460 
	m_SC_TRACE_INHERIT
,

461 
	#_SC_TRACE_INHERIT
 
_SC_TRACE_INHERIT


	)

462 
	m_SC_TRACE_LOG
,

463 
	#_SC_TRACE_LOG
 
_SC_TRACE_LOG


	)

465 
	m_SC_LEVEL1_ICACHE_SIZE
,

466 
	#_SC_LEVEL1_ICACHE_SIZE
 
_SC_LEVEL1_ICACHE_SIZE


	)

467 
	m_SC_LEVEL1_ICACHE_ASSOC
,

468 
	#_SC_LEVEL1_ICACHE_ASSOC
 
_SC_LEVEL1_ICACHE_ASSOC


	)

469 
	m_SC_LEVEL1_ICACHE_LINESIZE
,

470 
	#_SC_LEVEL1_ICACHE_LINESIZE
 
_SC_LEVEL1_ICACHE_LINESIZE


	)

471 
	m_SC_LEVEL1_DCACHE_SIZE
,

472 
	#_SC_LEVEL1_DCACHE_SIZE
 
_SC_LEVEL1_DCACHE_SIZE


	)

473 
	m_SC_LEVEL1_DCACHE_ASSOC
,

474 
	#_SC_LEVEL1_DCACHE_ASSOC
 
_SC_LEVEL1_DCACHE_ASSOC


	)

475 
	m_SC_LEVEL1_DCACHE_LINESIZE
,

476 
	#_SC_LEVEL1_DCACHE_LINESIZE
 
_SC_LEVEL1_DCACHE_LINESIZE


	)

477 
	m_SC_LEVEL2_CACHE_SIZE
,

478 
	#_SC_LEVEL2_CACHE_SIZE
 
_SC_LEVEL2_CACHE_SIZE


	)

479 
	m_SC_LEVEL2_CACHE_ASSOC
,

480 
	#_SC_LEVEL2_CACHE_ASSOC
 
_SC_LEVEL2_CACHE_ASSOC


	)

481 
	m_SC_LEVEL2_CACHE_LINESIZE
,

482 
	#_SC_LEVEL2_CACHE_LINESIZE
 
_SC_LEVEL2_CACHE_LINESIZE


	)

483 
	m_SC_LEVEL3_CACHE_SIZE
,

484 
	#_SC_LEVEL3_CACHE_SIZE
 
_SC_LEVEL3_CACHE_SIZE


	)

485 
	m_SC_LEVEL3_CACHE_ASSOC
,

486 
	#_SC_LEVEL3_CACHE_ASSOC
 
_SC_LEVEL3_CACHE_ASSOC


	)

487 
	m_SC_LEVEL3_CACHE_LINESIZE
,

488 
	#_SC_LEVEL3_CACHE_LINESIZE
 
_SC_LEVEL3_CACHE_LINESIZE


	)

489 
	m_SC_LEVEL4_CACHE_SIZE
,

490 
	#_SC_LEVEL4_CACHE_SIZE
 
_SC_LEVEL4_CACHE_SIZE


	)

491 
	m_SC_LEVEL4_CACHE_ASSOC
,

492 
	#_SC_LEVEL4_CACHE_ASSOC
 
_SC_LEVEL4_CACHE_ASSOC


	)

493 
	m_SC_LEVEL4_CACHE_LINESIZE
,

494 
	#_SC_LEVEL4_CACHE_LINESIZE
 
_SC_LEVEL4_CACHE_LINESIZE


	)

497 
	m_SC_IPV6
 = 
_SC_LEVEL1_ICACHE_SIZE
 + 50,

498 
	#_SC_IPV6
 
_SC_IPV6


	)

499 
	m_SC_RAW_SOCKETS
,

500 
	#_SC_RAW_SOCKETS
 
_SC_RAW_SOCKETS


	)

502 
	m_SC_V7_ILP32_OFF32
,

503 
	#_SC_V7_ILP32_OFF32
 
_SC_V7_ILP32_OFF32


	)

504 
	m_SC_V7_ILP32_OFFBIG
,

505 
	#_SC_V7_ILP32_OFFBIG
 
_SC_V7_ILP32_OFFBIG


	)

506 
	m_SC_V7_LP64_OFF64
,

507 
	#_SC_V7_LP64_OFF64
 
_SC_V7_LP64_OFF64


	)

508 
	m_SC_V7_LPBIG_OFFBIG
,

509 
	#_SC_V7_LPBIG_OFFBIG
 
_SC_V7_LPBIG_OFFBIG


	)

511 
	m_SC_SS_REPL_MAX
,

512 
	#_SC_SS_REPL_MAX
 
_SC_SS_REPL_MAX


	)

514 
	m_SC_TRACE_EVENT_NAME_MAX
,

515 
	#_SC_TRACE_EVENT_NAME_MAX
 
_SC_TRACE_EVENT_NAME_MAX


	)

516 
	m_SC_TRACE_NAME_MAX
,

517 
	#_SC_TRACE_NAME_MAX
 
_SC_TRACE_NAME_MAX


	)

518 
	m_SC_TRACE_SYS_MAX
,

519 
	#_SC_TRACE_SYS_MAX
 
_SC_TRACE_SYS_MAX


	)

520 
	m_SC_TRACE_USER_EVENT_MAX
,

521 
	#_SC_TRACE_USER_EVENT_MAX
 
_SC_TRACE_USER_EVENT_MAX


	)

523 
	m_SC_XOPEN_STREAMS
,

524 
	#_SC_XOPEN_STREAMS
 
_SC_XOPEN_STREAMS


	)

526 
	m_SC_THREAD_ROBUST_PRIO_INHERIT
,

527 
	#_SC_THREAD_ROBUST_PRIO_INHERIT
 
_SC_THREAD_ROBUST_PRIO_INHERIT


	)

528 
	m_SC_THREAD_ROBUST_PRIO_PROTECT


529 
	#_SC_THREAD_ROBUST_PRIO_PROTECT
 
_SC_THREAD_ROBUST_PRIO_PROTECT


	)

535 
	m_CS_PATH
,

536 
	#_CS_PATH
 
_CS_PATH


	)

538 
	m_CS_V6_WIDTH_RESTRICTED_ENVS
,

539 
	#_CS_V6_WIDTH_RESTRICTED_ENVS
 
_CS_V6_WIDTH_RESTRICTED_ENVS


	)

540 
	#_CS_POSIX_V6_WIDTH_RESTRICTED_ENVS
 
_CS_V6_WIDTH_RESTRICTED_ENVS


	)

542 
	m_CS_GNU_LIBC_VERSION
,

543 
	#_CS_GNU_LIBC_VERSION
 
_CS_GNU_LIBC_VERSION


	)

544 
	m_CS_GNU_LIBPTHREAD_VERSION
,

545 
	#_CS_GNU_LIBPTHREAD_VERSION
 
_CS_GNU_LIBPTHREAD_VERSION


	)

547 
	m_CS_V5_WIDTH_RESTRICTED_ENVS
,

548 
	#_CS_V5_WIDTH_RESTRICTED_ENVS
 
_CS_V5_WIDTH_RESTRICTED_ENVS


	)

549 
	#_CS_POSIX_V5_WIDTH_RESTRICTED_ENVS
 
_CS_V5_WIDTH_RESTRICTED_ENVS


	)

551 
	m_CS_V7_WIDTH_RESTRICTED_ENVS
,

552 
	#_CS_V7_WIDTH_RESTRICTED_ENVS
 
_CS_V7_WIDTH_RESTRICTED_ENVS


	)

553 
	#_CS_POSIX_V7_WIDTH_RESTRICTED_ENVS
 
_CS_V7_WIDTH_RESTRICTED_ENVS


	)

555 
	m_CS_LFS_CFLAGS
 = 1000,

556 
	#_CS_LFS_CFLAGS
 
_CS_LFS_CFLAGS


	)

557 
	m_CS_LFS_LDFLAGS
,

558 
	#_CS_LFS_LDFLAGS
 
_CS_LFS_LDFLAGS


	)

559 
	m_CS_LFS_LIBS
,

560 
	#_CS_LFS_LIBS
 
_CS_LFS_LIBS


	)

561 
	m_CS_LFS_LINTFLAGS
,

562 
	#_CS_LFS_LINTFLAGS
 
_CS_LFS_LINTFLAGS


	)

563 
	m_CS_LFS64_CFLAGS
,

564 
	#_CS_LFS64_CFLAGS
 
_CS_LFS64_CFLAGS


	)

565 
	m_CS_LFS64_LDFLAGS
,

566 
	#_CS_LFS64_LDFLAGS
 
_CS_LFS64_LDFLAGS


	)

567 
	m_CS_LFS64_LIBS
,

568 
	#_CS_LFS64_LIBS
 
_CS_LFS64_LIBS


	)

569 
	m_CS_LFS64_LINTFLAGS
,

570 
	#_CS_LFS64_LINTFLAGS
 
_CS_LFS64_LINTFLAGS


	)

572 
	m_CS_XBS5_ILP32_OFF32_CFLAGS
 = 1100,

573 
	#_CS_XBS5_ILP32_OFF32_CFLAGS
 
_CS_XBS5_ILP32_OFF32_CFLAGS


	)

574 
	m_CS_XBS5_ILP32_OFF32_LDFLAGS
,

575 
	#_CS_XBS5_ILP32_OFF32_LDFLAGS
 
_CS_XBS5_ILP32_OFF32_LDFLAGS


	)

576 
	m_CS_XBS5_ILP32_OFF32_LIBS
,

577 
	#_CS_XBS5_ILP32_OFF32_LIBS
 
_CS_XBS5_ILP32_OFF32_LIBS


	)

578 
	m_CS_XBS5_ILP32_OFF32_LINTFLAGS
,

579 
	#_CS_XBS5_ILP32_OFF32_LINTFLAGS
 
_CS_XBS5_ILP32_OFF32_LINTFLAGS


	)

580 
	m_CS_XBS5_ILP32_OFFBIG_CFLAGS
,

581 
	#_CS_XBS5_ILP32_OFFBIG_CFLAGS
 
_CS_XBS5_ILP32_OFFBIG_CFLAGS


	)

582 
	m_CS_XBS5_ILP32_OFFBIG_LDFLAGS
,

583 
	#_CS_XBS5_ILP32_OFFBIG_LDFLAGS
 
_CS_XBS5_ILP32_OFFBIG_LDFLAGS


	)

584 
	m_CS_XBS5_ILP32_OFFBIG_LIBS
,

585 
	#_CS_XBS5_ILP32_OFFBIG_LIBS
 
_CS_XBS5_ILP32_OFFBIG_LIBS


	)

586 
	m_CS_XBS5_ILP32_OFFBIG_LINTFLAGS
,

587 
	#_CS_XBS5_ILP32_OFFBIG_LINTFLAGS
 
_CS_XBS5_ILP32_OFFBIG_LINTFLAGS


	)

588 
	m_CS_XBS5_LP64_OFF64_CFLAGS
,

589 
	#_CS_XBS5_LP64_OFF64_CFLAGS
 
_CS_XBS5_LP64_OFF64_CFLAGS


	)

590 
	m_CS_XBS5_LP64_OFF64_LDFLAGS
,

591 
	#_CS_XBS5_LP64_OFF64_LDFLAGS
 
_CS_XBS5_LP64_OFF64_LDFLAGS


	)

592 
	m_CS_XBS5_LP64_OFF64_LIBS
,

593 
	#_CS_XBS5_LP64_OFF64_LIBS
 
_CS_XBS5_LP64_OFF64_LIBS


	)

594 
	m_CS_XBS5_LP64_OFF64_LINTFLAGS
,

595 
	#_CS_XBS5_LP64_OFF64_LINTFLAGS
 
_CS_XBS5_LP64_OFF64_LINTFLAGS


	)

596 
	m_CS_XBS5_LPBIG_OFFBIG_CFLAGS
,

597 
	#_CS_XBS5_LPBIG_OFFBIG_CFLAGS
 
_CS_XBS5_LPBIG_OFFBIG_CFLAGS


	)

598 
	m_CS_XBS5_LPBIG_OFFBIG_LDFLAGS
,

599 
	#_CS_XBS5_LPBIG_OFFBIG_LDFLAGS
 
_CS_XBS5_LPBIG_OFFBIG_LDFLAGS


	)

600 
	m_CS_XBS5_LPBIG_OFFBIG_LIBS
,

601 
	#_CS_XBS5_LPBIG_OFFBIG_LIBS
 
_CS_XBS5_LPBIG_OFFBIG_LIBS


	)

602 
	m_CS_XBS5_LPBIG_OFFBIG_LINTFLAGS
,

603 
	#_CS_XBS5_LPBIG_OFFBIG_LINTFLAGS
 
_CS_XBS5_LPBIG_OFFBIG_LINTFLAGS


	)

605 
	m_CS_POSIX_V6_ILP32_OFF32_CFLAGS
,

606 
	#_CS_POSIX_V6_ILP32_OFF32_CFLAGS
 
_CS_POSIX_V6_ILP32_OFF32_CFLAGS


	)

607 
	m_CS_POSIX_V6_ILP32_OFF32_LDFLAGS
,

608 
	#_CS_POSIX_V6_ILP32_OFF32_LDFLAGS
 
_CS_POSIX_V6_ILP32_OFF32_LDFLAGS


	)

609 
	m_CS_POSIX_V6_ILP32_OFF32_LIBS
,

610 
	#_CS_POSIX_V6_ILP32_OFF32_LIBS
 
_CS_POSIX_V6_ILP32_OFF32_LIBS


	)

611 
	m_CS_POSIX_V6_ILP32_OFF32_LINTFLAGS
,

612 
	#_CS_POSIX_V6_ILP32_OFF32_LINTFLAGS
 
_CS_POSIX_V6_ILP32_OFF32_LINTFLAGS


	)

613 
	m_CS_POSIX_V6_ILP32_OFFBIG_CFLAGS
,

614 
	#_CS_POSIX_V6_ILP32_OFFBIG_CFLAGS
 
_CS_POSIX_V6_ILP32_OFFBIG_CFLAGS


	)

615 
	m_CS_POSIX_V6_ILP32_OFFBIG_LDFLAGS
,

616 
	#_CS_POSIX_V6_ILP32_OFFBIG_LDFLAGS
 
_CS_POSIX_V6_ILP32_OFFBIG_LDFLAGS


	)

617 
	m_CS_POSIX_V6_ILP32_OFFBIG_LIBS
,

618 
	#_CS_POSIX_V6_ILP32_OFFBIG_LIBS
 
_CS_POSIX_V6_ILP32_OFFBIG_LIBS


	)

619 
	m_CS_POSIX_V6_ILP32_OFFBIG_LINTFLAGS
,

620 
	#_CS_POSIX_V6_ILP32_OFFBIG_LINTFLAGS
 
_CS_POSIX_V6_ILP32_OFFBIG_LINTFLAGS


	)

621 
	m_CS_POSIX_V6_LP64_OFF64_CFLAGS
,

622 
	#_CS_POSIX_V6_LP64_OFF64_CFLAGS
 
_CS_POSIX_V6_LP64_OFF64_CFLAGS


	)

623 
	m_CS_POSIX_V6_LP64_OFF64_LDFLAGS
,

624 
	#_CS_POSIX_V6_LP64_OFF64_LDFLAGS
 
_CS_POSIX_V6_LP64_OFF64_LDFLAGS


	)

625 
	m_CS_POSIX_V6_LP64_OFF64_LIBS
,

626 
	#_CS_POSIX_V6_LP64_OFF64_LIBS
 
_CS_POSIX_V6_LP64_OFF64_LIBS


	)

627 
	m_CS_POSIX_V6_LP64_OFF64_LINTFLAGS
,

628 
	#_CS_POSIX_V6_LP64_OFF64_LINTFLAGS
 
_CS_POSIX_V6_LP64_OFF64_LINTFLAGS


	)

629 
	m_CS_POSIX_V6_LPBIG_OFFBIG_CFLAGS
,

630 
	#_CS_POSIX_V6_LPBIG_OFFBIG_CFLAGS
 
_CS_POSIX_V6_LPBIG_OFFBIG_CFLAGS


	)

631 
	m_CS_POSIX_V6_LPBIG_OFFBIG_LDFLAGS
,

632 
	#_CS_POSIX_V6_LPBIG_OFFBIG_LDFLAGS
 
_CS_POSIX_V6_LPBIG_OFFBIG_LDFLAGS


	)

633 
	m_CS_POSIX_V6_LPBIG_OFFBIG_LIBS
,

634 
	#_CS_POSIX_V6_LPBIG_OFFBIG_LIBS
 
_CS_POSIX_V6_LPBIG_OFFBIG_LIBS


	)

635 
	m_CS_POSIX_V6_LPBIG_OFFBIG_LINTFLAGS
,

636 
	#_CS_POSIX_V6_LPBIG_OFFBIG_LINTFLAGS
 
_CS_POSIX_V6_LPBIG_OFFBIG_LINTFLAGS


	)

638 
	m_CS_POSIX_V7_ILP32_OFF32_CFLAGS
,

639 
	#_CS_POSIX_V7_ILP32_OFF32_CFLAGS
 
_CS_POSIX_V7_ILP32_OFF32_CFLAGS


	)

640 
	m_CS_POSIX_V7_ILP32_OFF32_LDFLAGS
,

641 
	#_CS_POSIX_V7_ILP32_OFF32_LDFLAGS
 
_CS_POSIX_V7_ILP32_OFF32_LDFLAGS


	)

642 
	m_CS_POSIX_V7_ILP32_OFF32_LIBS
,

643 
	#_CS_POSIX_V7_ILP32_OFF32_LIBS
 
_CS_POSIX_V7_ILP32_OFF32_LIBS


	)

644 
	m_CS_POSIX_V7_ILP32_OFF32_LINTFLAGS
,

645 
	#_CS_POSIX_V7_ILP32_OFF32_LINTFLAGS
 
_CS_POSIX_V7_ILP32_OFF32_LINTFLAGS


	)

646 
	m_CS_POSIX_V7_ILP32_OFFBIG_CFLAGS
,

647 
	#_CS_POSIX_V7_ILP32_OFFBIG_CFLAGS
 
_CS_POSIX_V7_ILP32_OFFBIG_CFLAGS


	)

648 
	m_CS_POSIX_V7_ILP32_OFFBIG_LDFLAGS
,

649 
	#_CS_POSIX_V7_ILP32_OFFBIG_LDFLAGS
 
_CS_POSIX_V7_ILP32_OFFBIG_LDFLAGS


	)

650 
	m_CS_POSIX_V7_ILP32_OFFBIG_LIBS
,

651 
	#_CS_POSIX_V7_ILP32_OFFBIG_LIBS
 
_CS_POSIX_V7_ILP32_OFFBIG_LIBS


	)

652 
	m_CS_POSIX_V7_ILP32_OFFBIG_LINTFLAGS
,

653 
	#_CS_POSIX_V7_ILP32_OFFBIG_LINTFLAGS
 
_CS_POSIX_V7_ILP32_OFFBIG_LINTFLAGS


	)

654 
	m_CS_POSIX_V7_LP64_OFF64_CFLAGS
,

655 
	#_CS_POSIX_V7_LP64_OFF64_CFLAGS
 
_CS_POSIX_V7_LP64_OFF64_CFLAGS


	)

656 
	m_CS_POSIX_V7_LP64_OFF64_LDFLAGS
,

657 
	#_CS_POSIX_V7_LP64_OFF64_LDFLAGS
 
_CS_POSIX_V7_LP64_OFF64_LDFLAGS


	)

658 
	m_CS_POSIX_V7_LP64_OFF64_LIBS
,

659 
	#_CS_POSIX_V7_LP64_OFF64_LIBS
 
_CS_POSIX_V7_LP64_OFF64_LIBS


	)

660 
	m_CS_POSIX_V7_LP64_OFF64_LINTFLAGS
,

661 
	#_CS_POSIX_V7_LP64_OFF64_LINTFLAGS
 
_CS_POSIX_V7_LP64_OFF64_LINTFLAGS


	)

662 
	m_CS_POSIX_V7_LPBIG_OFFBIG_CFLAGS
,

663 
	#_CS_POSIX_V7_LPBIG_OFFBIG_CFLAGS
 
_CS_POSIX_V7_LPBIG_OFFBIG_CFLAGS


	)

664 
	m_CS_POSIX_V7_LPBIG_OFFBIG_LDFLAGS
,

665 
	#_CS_POSIX_V7_LPBIG_OFFBIG_LDFLAGS
 
_CS_POSIX_V7_LPBIG_OFFBIG_LDFLAGS


	)

666 
	m_CS_POSIX_V7_LPBIG_OFFBIG_LIBS
,

667 
	#_CS_POSIX_V7_LPBIG_OFFBIG_LIBS
 
_CS_POSIX_V7_LPBIG_OFFBIG_LIBS


	)

668 
	m_CS_POSIX_V7_LPBIG_OFFBIG_LINTFLAGS
,

669 
	#_CS_POSIX_V7_LPBIG_OFFBIG_LINTFLAGS
 
_CS_POSIX_V7_LPBIG_OFFBIG_LINTFLAGS


	)

671 
	m_CS_V6_ENV
,

672 
	#_CS_V6_ENV
 
_CS_V6_ENV


	)

673 
	m_CS_V7_ENV


674 
	#_CS_V7_ENV
 
_CS_V7_ENV


	)

	@/usr/include/bits/environments.h

18 #ide
_UNISTD_H


22 
	~<bs/wdsize.h
>

42 #i
__WORDSIZE
 == 64

56 
	#_POSIX_V7_LPBIG_OFFBIG
 -1

	)

57 
	#_POSIX_V6_LPBIG_OFFBIG
 -1

	)

58 
	#_XBS5_LPBIG_OFFBIG
 -1

	)

61 
	#_POSIX_V7_LP64_OFF64
 1

	)

62 
	#_POSIX_V6_LP64_OFF64
 1

	)

63 
	#_XBS5_LP64_OFF64
 1

	)

69 
	#_POSIX_V7_ILP32_OFFBIG
 1

	)

70 
	#_POSIX_V6_ILP32_OFFBIG
 1

	)

71 
	#_XBS5_ILP32_OFFBIG
 1

	)

73 #ide
__x86_64__


75 
	#_POSIX_V7_ILP32_OFF32
 1

	)

76 
	#_POSIX_V6_ILP32_OFF32
 1

	)

77 
	#_XBS5_ILP32_OFF32
 1

	)

95 
	#__ILP32_OFF32_CFLAGS
 "-m32"

	)

96 
	#__ILP32_OFF32_LDFLAGS
 "-m32"

	)

97 #i
defed
 
__x86_64__
 && defed 
__ILP32__


98 
	#__ILP32_OFFBIG_CFLAGS
 "-mx32"

	)

99 
	#__ILP32_OFFBIG_LDFLAGS
 "-mx32"

	)

101 
	#__ILP32_OFFBIG_CFLAGS
 "-m32 -D_LARGEFILE_SOURCE -D_FILE_OFFSET_BITS=64"

	)

102 
	#__ILP32_OFFBIG_LDFLAGS
 "-m32"

	)

104 
	#__LP64_OFF64_CFLAGS
 "-m64"

	)

105 
	#__LP64_OFF64_LDFLAGS
 "-m64"

	)

	@/usr/include/bits/errno.h

19 #ifde
_ERRNO_H


21 #unde
EDOM


22 #unde
EILSEQ


23 #unde
ERANGE


24 
	~<lux/o.h
>

27 
	#ENOTSUP
 
EOPNOTSUPP


	)

30 #ide
ECANCELED


31 
	#ECANCELED
 125

	)

35 #ide
EOWNERDEAD


36 
	#EOWNERDEAD
 130

	)

37 
	#ENOTRECOVERABLE
 131

	)

40 #ide
ERFKILL


41 
	#ERFKILL
 132

	)

44 #ide
EHWPOISON


45 
	#EHWPOISON
 133

	)

48 #ide
__ASSEMBLER__


50 *
	$__o_loti
 (
__THROW
 
	`__ibu__
 ((
__cڡ__
));

52 #i!
defed
 
_LIBC
 || defed 
_LIBC_REENTRANT


54 
	#o
 (*
	`__o_loti
 ())

	)

59 #i!
defed
 
_ERRNO_H
 && defed 
__ed_Emh


63 
	#EDOM
 33

	)

64 
	#EILSEQ
 84

	)

65 
	#ERANGE
 34

	)

	@/usr/include/bits/huge_val.h

20 #ide
_MATH_H


26 #i
__GNUC_PREREQ
(3,3)

27 
	#HUGE_VAL
 (
	`__but_huge_v
())

	)

28 #i
__GNUC_PREREQ
(2,96)

29 
	#HUGE_VAL
 (
__exnsi__
 0x1.0
p2047
)

	)

30 #i
defed
 
__GNUC__


32 
	#HUGE_VAL
 \

33 (
__exnsi__
 \

34 ((uni { 
__l
 
	`__ibu__
((
	`__mode__
(
__DI__
))); 
__d
; }) \

35 { 
__l
: 0x7ff0000000000000ULL }).
__d
)

	)

39 
	~<dn.h
>

41 uni { 
	m__c
[8]; 
	m__d
; } 
	t__huge_v_t
;

43 #i
__BYTE_ORDER
 =
__BIG_ENDIAN


44 
	#__HUGE_VAL_bys
 { 0x7f, 0xf0, 0, 0, 0, 0, 0, 0 }

	)

46 #i
__BYTE_ORDER
 =
__LITTLE_ENDIAN


47 
	#__HUGE_VAL_bys
 { 0, 0, 0, 0, 0, 0, 0xf0, 0x7}

	)

50 
__huge_v_t
 
	g__huge_v
 = { 
__HUGE_VAL_bys
 };

51 
	#HUGE_VAL
 (
__huge_v
.
__d
)

	)

	@/usr/include/bits/huge_valf.h

20 #ide
_MATH_H


26 #i
__GNUC_PREREQ
(3,3)

27 
	#HUGE_VALF
 (
	`__but_huge_vf
())

	)

28 #i
__GNUC_PREREQ
(2,96)

29 
	#HUGE_VALF
 (
__exnsi__
 0x1.0
p255f
)

	)

30 #i
defed
 
__GNUC__


32 
	#HUGE_VALF
 \

33 (
__exnsi__
 \

34 ((uni { 
__l
 
	`__ibu__
((
	`__mode__
(
__SI__
))); 
__d
; }) \

35 { 
__l
: 0x7f800000UL }).
__d
)

	)

39 uni { 
	m__c
[4]; 
	m__f
; } 
	t__huge_vf_t
;

41 #i
__BYTE_ORDER
 =
__BIG_ENDIAN


42 
	#__HUGE_VALF_bys
 { 0x7f, 0x80, 0, 0 }

	)

44 #i
__BYTE_ORDER
 =
__LITTLE_ENDIAN


45 
	#__HUGE_VALF_bys
 { 0, 0, 0x80, 0x7}

	)

48 
__huge_vf_t
 
	g__huge_vf
 = { 
__HUGE_VALF_bys
 };

49 
	#HUGE_VALF
 (
__huge_vf
.
__f
)

	)

	@/usr/include/bits/huge_vall.h

20 #ide
_MATH_H


24 #i
__GNUC_PREREQ
(3,3)

25 
	#HUGE_VALL
 (
	`__but_huge_vl
())

	)

26 #i
__GNUC_PREREQ
(2,96)

27 
	#HUGE_VALL
 (
__exnsi__
 0x1.0
p32767L
)

	)

30 
	#__HUGE_VALL_bys
 { 0, 0, 0, 0, 0, 0, 0, 0x80, 0xff, 0x7f, 0, 0 }

	)

32 
	#__huge_vl_t
 uni { 
__c
[12]; 
__ld
; }

	)

33 #ifde
__GNUC__


34 
	#HUGE_VALL
 (
__exnsi__
 \

35 ((
__huge_vl_t
{ 
__c
: 
__HUGE_VALL_bys
 }).
__ld
)

	)

37 
__huge_vl_t
 
	g__huge_vl
 = { 
__HUGE_VALL_bys
 };

38 
	#HUGE_VALL
 (
__huge_vl
.
__ld
)

	)

	@/usr/include/bits/inf.h

19 #ide
_MATH_H


25 #i
__GNUC_PREREQ
(3,3)

26 
	#INFINITY
 (
	`__but_ff
())

	)

28 
	#INFINITY
 
HUGE_VALF


	)

	@/usr/include/bits/math-finite.h

19 #ide
_MATH_H


24 
__REDIRECT_NTH
 (
acos
, (), 
__acos_fe
);

25 
__REDIRECT_NTH
 (
acosf
, (), 
__acosf_fe
);

26 #ifde
__MATH_DECLARE_LDOUBLE


27 #ifde
__NO_LONG_DOUBLE_MATH


28 
__REDIRECT_NTH
 (
aco
, (), 
__acos_fe
);

30 
__REDIRECT_NTH
 (
aco
, (), 
__aco_fe
);

34 #i
defed
 
__USE_MISC
 || defed 
__USE_XOPEN_EXTENDED
 || defed 
__USE_ISOC99


36 
__REDIRECT_NTH
 (
acosh
, (), 
__acosh_fe
);

37 
__REDIRECT_NTH
 (
acoshf
, (), 
__acoshf_fe
);

38 #ifde
__MATH_DECLARE_LDOUBLE


39 #ifde
__NO_LONG_DOUBLE_MATH


40 
__REDIRECT_NTH
 (
acoshl
, (), 
__acosh_fe
);

42 
__REDIRECT_NTH
 (
acoshl
, (), 
__acoshl_fe
);

48 
__REDIRECT_NTH
 (
as
, (), 
__as_fe
);

49 
__REDIRECT_NTH
 (
asf
, (), 
__asf_fe
);

50 #ifde
__MATH_DECLARE_LDOUBLE


51 #ifde
__NO_LONG_DOUBLE_MATH


52 
__REDIRECT_NTH
 (
asl
, (), 
__as_fe
);

54 
__REDIRECT_NTH
 (
asl
, (), 
__asl_fe
);

59 
__REDIRECT_NTH
 (
2
, (, ), 
__2_fe
);

60 
__REDIRECT_NTH
 (
2f
, (, ), 
__2f_fe
);

61 #ifde
__MATH_DECLARE_LDOUBLE


62 #ifde
__NO_LONG_DOUBLE_MATH


63 
__REDIRECT_NTH
 (
2l
, (, ),

64 
__2_fe
);

66 
__REDIRECT_NTH
 (
2l
, (, ),

67 
__2l_fe
);

71 #i
defed
 
__USE_MISC
 || defed 
__USE_XOPEN_EXTENDED
 || defed 
__USE_ISOC99


73 
__REDIRECT_NTH
 (
h
, (), 
__h_fe
);

74 
__REDIRECT_NTH
 (
hf
, (), 
__hf_fe
);

75 #ifde
__MATH_DECLARE_LDOUBLE


76 #ifde
__NO_LONG_DOUBLE_MATH


77 
__REDIRECT_NTH
 (
hl
, (), 
__h_fe
);

79 
__REDIRECT_NTH
 (
hl
, (), 
__hl_fe
);

85 
__REDIRECT_NTH
 (
cosh
, (), 
__cosh_fe
);

86 
__REDIRECT_NTH
 (
coshf
, (), 
__coshf_fe
);

87 #ifde
__MATH_DECLARE_LDOUBLE


88 #ifde
__NO_LONG_DOUBLE_MATH


89 
__REDIRECT_NTH
 (
coshl
, (), 
__cosh_fe
);

91 
__REDIRECT_NTH
 (
coshl
, (), 
__coshl_fe
);

96 
__REDIRECT_NTH
 (
exp
, (), 
__exp_fe
);

97 
__REDIRECT_NTH
 (
expf
, (), 
__expf_fe
);

98 #ifde
__MATH_DECLARE_LDOUBLE


99 #ifde
__NO_LONG_DOUBLE_MATH


100 
__REDIRECT_NTH
 (
ex
, (), 
__exp_fe
);

102 
__REDIRECT_NTH
 (
ex
, (), 
__ex_fe
);

106 #ifde
__USE_GNU


108 
__REDIRECT_NTH
 (
exp10
, (), 
__exp10_fe
);

109 
__REDIRECT_NTH
 (
exp10f
, (), 
__exp10f_fe
);

110 #ifde
__MATH_DECLARE_LDOUBLE


111 #ifde
__NO_LONG_DOUBLE_MATH


112 
__REDIRECT_NTH
 (
exp10l
, (), 
__exp10_fe
);

114 
__REDIRECT_NTH
 (
exp10l
, (), 
__exp10l_fe
);

119 
__REDIRECT_NTH
 (
pow10
, (), 
__exp10_fe
);

120 
__REDIRECT_NTH
 (
pow10f
, (), 
__exp10f_fe
);

121 #ifde
__MATH_DECLARE_LDOUBLE


122 #ifde
__NO_LONG_DOUBLE_MATH


123 
__REDIRECT_NTH
 (
pow10l
, (), 
__exp10_fe
);

125 
__REDIRECT_NTH
 (
pow10l
, (), 
__exp10l_fe
);

130 #ifde
__USE_ISOC99


132 
__REDIRECT_NTH
 (
exp2
, (), 
__exp2_fe
);

133 
__REDIRECT_NTH
 (
exp2f
, (), 
__exp2f_fe
);

134 #ifde
__MATH_DECLARE_LDOUBLE


135 #ifde
__NO_LONG_DOUBLE_MATH


136 
__REDIRECT_NTH
 (
exp2l
, (), 
__exp2_fe
);

138 
__REDIRECT_NTH
 (
exp2l
, (), 
__exp2l_fe
);

144 
__REDIRECT_NTH
 (
fmod
, (, ), 
__fmod_fe
);

145 
__REDIRECT_NTH
 (
fmodf
, (, ), 
__fmodf_fe
);

146 #ifde
__MATH_DECLARE_LDOUBLE


147 #ifde
__NO_LONG_DOUBLE_MATH


148 
__REDIRECT_NTH
 (
fmodl
, (, ),

149 
__fmod_fe
);

151 
__REDIRECT_NTH
 (
fmodl
, (, ),

152 
__fmodl_fe
);

156 #ifde
__USE_ISOC99


158 
__REDIRECT_NTH
 (
hyp
, (, ), 
__hyp_fe
);

159 
__REDIRECT_NTH
 (
hypf
, (, ), 
__hypf_fe
);

160 #ifde
__MATH_DECLARE_LDOUBLE


161 #ifde
__NO_LONG_DOUBLE_MATH


162 
__REDIRECT_NTH
 (
hypl
, (, ),

163 
__hyp_fe
);

165 
__REDIRECT_NTH
 (
hypl
, (, ),

166 
__hypl_fe
);

171 #i
defed
 
__USE_MISC
 || defed 
__USE_XOPEN


173 
__REDIRECT_NTH
 (
j0
, (), 
__j0_fe
);

174 
__REDIRECT_NTH
 (
j0f
, (), 
__j0f_fe
);

175 #ifde
__MATH_DECLARE_LDOUBLE


176 #ifde
__NO_LONG_DOUBLE_MATH


177 
__REDIRECT_NTH
 (
j0l
, (), 
__j0_fe
);

179 
__REDIRECT_NTH
 (
j0l
, (), 
__j0l_fe
);

184 
__REDIRECT_NTH
 (
y0
, (), 
__y0_fe
);

185 
__REDIRECT_NTH
 (
y0f
, (), 
__y0f_fe
);

186 #ifde
__MATH_DECLARE_LDOUBLE


187 #ifde
__NO_LONG_DOUBLE_MATH


188 
__REDIRECT_NTH
 (
y0l
, (), 
__y0_fe
);

190 
__REDIRECT_NTH
 (
y0l
, (), 
__y0l_fe
);

195 
__REDIRECT_NTH
 (
j1
, (), 
__j1_fe
);

196 
__REDIRECT_NTH
 (
j1f
, (), 
__j1f_fe
);

197 #ifde
__MATH_DECLARE_LDOUBLE


198 #ifde
__NO_LONG_DOUBLE_MATH


199 
__REDIRECT_NTH
 (
j1l
, (), 
__j1_fe
);

201 
__REDIRECT_NTH
 (
j1l
, (), 
__j1l_fe
);

206 
__REDIRECT_NTH
 (
y1
, (), 
__y1_fe
);

207 
__REDIRECT_NTH
 (
y1f
, (), 
__y1f_fe
);

208 #ifde
__MATH_DECLARE_LDOUBLE


209 #ifde
__NO_LONG_DOUBLE_MATH


210 
__REDIRECT_NTH
 (
y1l
, (), 
__y1_fe
);

212 
__REDIRECT_NTH
 (
y1l
, (), 
__y1l_fe
);

217 
__REDIRECT_NTH
 (
jn
, (, ), 
__jn_fe
);

218 
__REDIRECT_NTH
 (
jnf
, (, ), 
__jnf_fe
);

219 #ifde
__MATH_DECLARE_LDOUBLE


220 #ifde
__NO_LONG_DOUBLE_MATH


221 
__REDIRECT_NTH
 (
j
, (, ), 
__jn_fe
);

223 
__REDIRECT_NTH
 (
j
, (, ), 
__j_fe
);

228 
__REDIRECT_NTH
 (
yn
, (, ), 
__yn_fe
);

229 
__REDIRECT_NTH
 (
ynf
, (, ), 
__ynf_fe
);

230 #ifde
__MATH_DECLARE_LDOUBLE


231 #ifde
__NO_LONG_DOUBLE_MATH


232 
__REDIRECT_NTH
 (
y
, (, ), 
__yn_fe
);

234 
__REDIRECT_NTH
 (
y
, (, ), 
__y_fe
);

239 #ifde
__USE_MISC


241 
__REDIRECT_NTH
 (
lgamma_r
, (, *), 
__lgamma_r_fe
);

242 
__REDIRECT_NTH
 (
lgammaf_r
, (, *), 
__lgammaf_r_fe
);

243 #ifde
__MATH_DECLARE_LDOUBLE


244 #ifde
__NO_LONG_DOUBLE_MATH


245 
__REDIRECT_NTH
 (
lgamm_r
, (, *),

246 
__lgamma_r_fe
);

248 
__REDIRECT_NTH
 (
lgamm_r
, (, *),

249 
__lgamm_r_fe
);

254 #i
defed
 
__USE_MISC
 || defed 
__USE_XOPEN
 || defed 
__USE_ISOC99


256 
__ex_ways_le
 
__NTH
 (
	$lgamma
 (
__d
))

258 #ifde
__USE_ISOC99


259 
__lol_signgam
 = 0;

260  
	`lgamma_r
 (
__d
, &
__lol_signgam
);

262  
	`lgamma_r
 (
__d
, &
signgam
);

264 
	}
}

265 
__ex_ways_le
 
__NTH
 (
	$lgammaf
 (
__d
))

267 #ifde
__USE_ISOC99


268 
__lol_signgam
 = 0;

269  
	`lgammaf_r
 (
__d
, &
__lol_signgam
);

271  
	`lgammaf_r
 (
__d
, &
signgam
);

273 
	}
}

274 #ifde
__MATH_DECLARE_LDOUBLE


275 
__ex_ways_le
 
__NTH
 (
	$lgamm
 (
__d
))

277 #ifde
__USE_ISOC99


278 
__lol_signgam
 = 0;

279  
	`lgamm_r
 (
__d
, &
__lol_signgam
);

281  
	`lgamm_r
 (
__d
, &
signgam
);

283 
	}
}

287 #i
defed
 
__USE_MISC
 || defed 
__USE_XOPEN


289 
__ex_ways_le
 
__NTH
 (
	$gamma
 (
__d
))

291 #ifde
__USE_ISOC99


292 
__lol_signgam
 = 0;

293  
	`lgamma_r
 (
__d
, &
__lol_signgam
);

295  
	`lgamma_r
 (
__d
, &
signgam
);

297 
	}
}

298 
__ex_ways_le
 
__NTH
 (
	$gammaf
 (
__d
))

300 #ifde
__USE_ISOC99


301 
__lol_signgam
 = 0;

302  
	`lgammaf_r
 (
__d
, &
__lol_signgam
);

304  
	`lgammaf_r
 (
__d
, &
signgam
);

306 
	}
}

307 #ifde
__MATH_DECLARE_LDOUBLE


308 
__ex_ways_le
 
__NTH
 (
	$gamm
 (
__d
))

310 #ifde
__USE_ISOC99


311 
__lol_signgam
 = 0;

312  
	`lgamm_r
 (
__d
, &
__lol_signgam
);

314  
	`lgamm_r
 (
__d
, &
signgam
);

316 
	}
}

321 
__REDIRECT_NTH
 (
log
, (), 
__log_fe
);

322 
__REDIRECT_NTH
 (
logf
, (), 
__logf_fe
);

323 #ifde
__MATH_DECLARE_LDOUBLE


324 #ifde
__NO_LONG_DOUBLE_MATH


325 
__REDIRECT_NTH
 (
logl
, (), 
__log_fe
);

327 
__REDIRECT_NTH
 (
logl
, (), 
__logl_fe
);

332 
__REDIRECT_NTH
 (
log10
, (), 
__log10_fe
);

333 
__REDIRECT_NTH
 (
log10f
, (), 
__log10f_fe
);

334 #ifde
__MATH_DECLARE_LDOUBLE


335 #ifde
__NO_LONG_DOUBLE_MATH


336 
__REDIRECT_NTH
 (
log10l
, (), 
__log10_fe
);

338 
__REDIRECT_NTH
 (
log10l
, (), 
__log10l_fe
);

342 #ifde
__USE_ISOC99


344 
__REDIRECT_NTH
 (
log2
, (), 
__log2_fe
);

345 
__REDIRECT_NTH
 (
log2f
, (), 
__log2f_fe
);

346 #ifde
__MATH_DECLARE_LDOUBLE


347 #ifde
__NO_LONG_DOUBLE_MATH


348 
__REDIRECT_NTH
 (
log2l
, (), 
__log2_fe
);

350 
__REDIRECT_NTH
 (
log2l
, (), 
__log2l_fe
);

356 
__REDIRECT_NTH
 (
ldexp
, (, ), 
slbn
);

357 
__REDIRECT_NTH
 (
ldexpf
, (, ), 
slbnf
);

358 #ifde
__MATH_DECLARE_LDOUBLE


359 
__REDIRECT_NTH
 (
ldex
, (, ), 
slb
);

363 
__REDIRECT_NTH
 (
pow
, (, ), 
__pow_fe
);

364 
__REDIRECT_NTH
 (
powf
, (, ), 
__powf_fe
);

365 #ifde
__MATH_DECLARE_LDOUBLE


366 #ifde
__NO_LONG_DOUBLE_MATH


367 
__REDIRECT_NTH
 (
powl
, (, ),

368 
__pow_fe
);

370 
__REDIRECT_NTH
 (
powl
, (, ),

371 
__powl_fe
);

376 
__REDIRECT_NTH
 (
mad
, (, ), 
__mad_fe
);

377 
__REDIRECT_NTH
 (
madf
, (, ), 
__madf_fe
);

378 #ifde
__MATH_DECLARE_LDOUBLE


379 #ifde
__NO_LONG_DOUBLE_MATH


380 
__REDIRECT_NTH
 (
madl
, (, ),

381 
__mad_fe
);

383 
__REDIRECT_NTH
 (
madl
, (, ),

384 
__madl_fe
);

388 #i
defed
 
__USE_MISC
 || defed 
__USE_XOPEN_EXTENDED


390 
__REDIRECT_NTH
 (
slb
, (, ), 
__slb_fe
);

391 
__REDIRECT_NTH
 (
slbf
, (, ), 
__slbf_fe
);

392 #ifde
__MATH_DECLARE_LDOUBLE


393 #ifde
__NO_LONG_DOUBLE_MATH


394 
__REDIRECT_NTH
 (
slbl
, (, ),

395 
__slb_fe
);

397 
__REDIRECT_NTH
 (
slbl
, (, ),

398 
__slbl_fe
);

404 
__REDIRECT_NTH
 (
sh
, (), 
__sh_fe
);

405 
__REDIRECT_NTH
 (
shf
, (), 
__shf_fe
);

406 #ifde
__MATH_DECLARE_LDOUBLE


407 #ifde
__NO_LONG_DOUBLE_MATH


408 
__REDIRECT_NTH
 (
shl
, (), 
__sh_fe
);

410 
__REDIRECT_NTH
 (
shl
, (), 
__shl_fe
);

415 
__REDIRECT_NTH
 (
sq
, (), 
__sq_fe
);

416 
__REDIRECT_NTH
 (
sqf
, (), 
__sqf_fe
);

417 #ifde
__MATH_DECLARE_LDOUBLE


418 #ifde
__NO_LONG_DOUBLE_MATH


419 
__REDIRECT_NTH
 (
sql
, (), 
__sq_fe
);

421 
__REDIRECT_NTH
 (
sql
, (), 
__sql_fe
);

425 #ifde
__USE_ISOC99


427 
__gamma_r_fe
 (, *);

428 
__ex_ways_le
 
__NTH
 (
	$tgamma
 (
__d
))

430 
__lol_signgam
 = 0;

431 
__s
 = 
	`__gamma_r_fe
 (
__d
, &
__lol_signgam
);

432  
__lol_signgam
 < 0 ? -
__s
 : __res;

433 
	}
}

434 
__gammaf_r_fe
 (, *);

435 
__ex_ways_le
 
__NTH
 (
	$tgammaf
 (
__d
))

437 
__lol_signgam
 = 0;

438 
__s
 = 
	`__gammaf_r_fe
 (
__d
, &
__lol_signgam
);

439  
__lol_signgam
 < 0 ? -
__s
 : __res;

440 
	}
}

441 #ifde
__MATH_DECLARE_LDOUBLE


442 
__gamm_r_fe
 (, *);

443 
__ex_ways_le
 
__NTH
 (
	$tgamm
 (
__d
))

445 
__lol_signgam
 = 0;

446 #ifde
__NO_LONG_DOUBLE_MATH


447 
__s
 = 
	`__gamma_r_fe
 (
__d
, &
__lol_signgam
);

449 
__s
 = 
	`__gamm_r_fe
 (
__d
, &
__lol_signgam
);

451  
__lol_signgam
 < 0 ? -
__s
 : __res;

452 
	}
}

	@/usr/include/bits/mathcalls.h

45 #ide
_MATH_H


52 
_Mdoub_BEGIN_NAMESPACE


54 
__MATHCALL
 (
acos
,, (
_Mdoub_
 
__x
));

56 
__MATHCALL
 (
as
,, (
_Mdoub_
 
__x
));

58 
__MATHCALL
 (

,, (
_Mdoub_
 
__x
));

60 
__MATHCALL
 (
2
,, (
_Mdoub_
 
__y
, _Mdoub_ 
__x
));

63 
__MATHCALL
 (
cos
,, (
_Mdoub_
 
__x
));

65 
__MATHCALL
 (
s
,, (
_Mdoub_
 
__x
));

67 
__MATHCALL
 (
n
,, (
_Mdoub_
 
__x
));

72 
__MATHCALL
 (
cosh
,, (
_Mdoub_
 
__x
));

74 
__MATHCALL
 (
sh
,, (
_Mdoub_
 
__x
));

76 
__MATHCALL
 (
nh
,, (
_Mdoub_
 
__x
));

77 
	g_Mdoub_END_NAMESPACE


79 #ifde
__USE_GNU


81 
__MATHDECL
 (,
scos
,,

82 (
_Mdoub_
 
__x
, _Mdoub_ *
__sx
, _Mdoub_ *
__cosx
));

85 #i
defed
 
__USE_MISC
 || defed 
__USE_XOPEN_EXTENDED
 || defed 
__USE_ISOC99


86 
__BEGIN_NAMESPACE_C99


88 
__MATHCALL
 (
acosh
,, (
_Mdoub_
 
__x
));

90 
__MATHCALL
 (
ash
,, (
_Mdoub_
 
__x
));

92 
__MATHCALL
 (
h
,, (
_Mdoub_
 
__x
));

93 
	g__END_NAMESPACE_C99


98 
_Mdoub_BEGIN_NAMESPACE


100 
__MATHCALL
 (
exp
,, (
_Mdoub_
 
__x
));

103 
__MATHCALL
 (
exp
,, (
_Mdoub_
 
__x
, *
__expڒt
));

106 
__MATHCALL
 (
ldexp
,, (
_Mdoub_
 
__x
, 
__expڒt
));

109 
__MATHCALL
 (
log
,, (
_Mdoub_
 
__x
));

112 
__MATHCALL
 (
log10
,, (
_Mdoub_
 
__x
));

115 
__MATHCALL
 (
modf
,, (
_Mdoub_
 
__x
, _Mdoub_ *
__
)
__nnu
 ((2));

116 
	g_Mdoub_END_NAMESPACE


118 #ifde
__USE_GNU


120 
__MATHCALL
 (
exp10
,, (
_Mdoub_
 
__x
));

122 
__MATHCALL
 (
pow10
,, (
_Mdoub_
 
__x
));

125 #i
defed
 
__USE_MISC
 || defed 
__USE_XOPEN_EXTENDED
 || defed 
__USE_ISOC99


126 
__BEGIN_NAMESPACE_C99


128 
__MATHCALL
 (
expm1
,, (
_Mdoub_
 
__x
));

131 
__MATHCALL
 (
log1p
,, (
_Mdoub_
 
__x
));

134 
__MATHCALL
 (
logb
,, (
_Mdoub_
 
__x
));

135 
	g__END_NAMESPACE_C99


138 #ifde
__USE_ISOC99


139 
__BEGIN_NAMESPACE_C99


141 
__MATHCALL
 (
exp2
,, (
_Mdoub_
 
__x
));

144 
__MATHCALL
 (
log2
,, (
_Mdoub_
 
__x
));

145 
	g__END_NAMESPACE_C99


151 
_Mdoub_BEGIN_NAMESPACE


153 
__MATHCALL
 (
pow
,, (
_Mdoub_
 
__x
, _Mdoub_ 
__y
));

156 
__MATHCALL
 (
sq
,, (
_Mdoub_
 
__x
));

157 
	g_Mdoub_END_NAMESPACE


159 #i
defed
 
__USE_MISC
 || defed 
__USE_XOPEN
 || defed 
__USE_ISOC99


160 
__BEGIN_NAMESPACE_C99


162 
__MATHCALL
 (
hyp
,, (
_Mdoub_
 
__x
, _Mdoub_ 
__y
));

163 
	g__END_NAMESPACE_C99


166 #i
defed
 
__USE_MISC
 || defed 
__USE_XOPEN_EXTENDED
 || defed 
__USE_ISOC99


167 
__BEGIN_NAMESPACE_C99


169 
__MATHCALL
 (
cb
,, (
_Mdoub_
 
__x
));

170 
	g__END_NAMESPACE_C99


176 
_Mdoub_BEGIN_NAMESPACE


178 
__MATHCALLX
 (

,, (
_Mdoub_
 
__x
), (
__cڡ__
));

181 
__MATHCALLX
 (
bs
,, (
_Mdoub_
 
__x
), (
__cڡ__
));

184 
__MATHCALLX
 (
o
,, (
_Mdoub_
 
__x
), (
__cڡ__
));

187 
__MATHCALL
 (
fmod
,, (
_Mdoub_
 
__x
, _Mdoub_ 
__y
));

192 
__MATHDECL_1
 (,
__isf
,, (
_Mdoub_
 
__vue
)
__ibu__
 ((
__cڡ__
));

195 
__MATHDECL_1
 (,
__fe
,, (
_Mdoub_
 
__vue
)
__ibu__
 ((
__cڡ__
));

196 
	g_Mdoub_END_NAMESPACE


198 #ifde
__USE_MISC


201 
__MATHDECL_1
 (,
isf
,, (
_Mdoub_
 
__vue
)
__ibu__
 ((
__cڡ__
));

204 
__MATHDECL_1
 (,
fe
,, (
_Mdoub_
 
__vue
)
__ibu__
 ((
__cڡ__
));

207 
__MATHCALL
 (
dm
,, (
_Mdoub_
 
__x
, _Mdoub_ 
__y
));

211 
__MATHCALL
 (
signifind
,, (
_Mdoub_
 
__x
));

214 #i
defed
 
__USE_MISC
 || defed 
__USE_ISOC99


215 
__BEGIN_NAMESPACE_C99


217 
__MATHCALLX
 (
cysign
,, (
_Mdoub_
 
__x
, _Mdoub_ 
__y
), (
__cڡ__
));

218 
	g__END_NAMESPACE_C99


221 #ifde
__USE_ISOC99


222 
__BEGIN_NAMESPACE_C99


224 
__MATHCALLX
 (
n
,, (cڡ *
__gb
), (
__cڡ__
));

225 
	g__END_NAMESPACE_C99


230 
__MATHDECL_1
 (,
__i
,, (
_Mdoub_
 
__vue
)
__ibu__
 ((
__cڡ__
));

232 #i
defed
 
__USE_MISC
 || defed 
__USE_XOPEN


234 
__MATHDECL_1
 (,
i
,, (
_Mdoub_
 
__vue
)
__ibu__
 ((
__cڡ__
));

237 
__MATHCALL
 (
j0
,, (
_Mdoub_
));

238 
__MATHCALL
 (
j1
,, (
_Mdoub_
));

239 
__MATHCALL
 (
jn
,, (, 
_Mdoub_
));

240 
__MATHCALL
 (
y0
,, (
_Mdoub_
));

241 
__MATHCALL
 (
y1
,, (
_Mdoub_
));

242 
__MATHCALL
 (
yn
,, (, 
_Mdoub_
));

246 #i
defed
 
__USE_MISC
 || defed 
__USE_XOPEN
 || defed 
__USE_ISOC99


247 
__BEGIN_NAMESPACE_C99


249 
__MATHCALL
 (
f
,, (
_Mdoub_
));

250 
__MATHCALL
 (
fc
,, (
_Mdoub_
));

251 
__MATHCALL
 (
lgamma
,, (
_Mdoub_
));

252 
	g__END_NAMESPACE_C99


255 #ifde
__USE_ISOC99


256 
__BEGIN_NAMESPACE_C99


258 
__MATHCALL
 (
tgamma
,, (
_Mdoub_
));

259 
	g__END_NAMESPACE_C99


262 #i
defed
 
__USE_MISC
 || defed 
__USE_XOPEN


264 
__MATHCALL
 (
gamma
,, (
_Mdoub_
));

267 #ifde
__USE_MISC


271 
__MATHCALL
 (
lgamma
,
_r
, (
_Mdoub_
, *
__signgamp
));

275 #i
defed
 
__USE_MISC
 || defed 
__USE_XOPEN_EXTENDED
 || defed 
__USE_ISOC99


276 
__BEGIN_NAMESPACE_C99


279 
__MATHCALL
 (
rt
,, (
_Mdoub_
 
__x
));

282 
__MATHCALLX
 (
x
,, (
_Mdoub_
 
__x
, _Mdoub_ 
__y
), (
__cڡ__
));

283 #i
defed
 
__USE_ISOC99
 && !defed 
__LDBL_COMPAT


284 
__MATHCALLX
 (
xowd
,, (
_Mdoub_
 
__x
, 
__y
), (
__cڡ__
));

288 
__MATHCALL
 (
mad
,, (
_Mdoub_
 
__x
, _Mdoub_ 
__y
));

290 #i
defed
 
__USE_MISC
 || defed 
__USE_ISOC99


292 
__MATHCALL
 (
slbn
,, (
_Mdoub_
 
__x
, 
__n
));

296 
__MATHDECL
 (,
ogb
,, (
_Mdoub_
 
__x
));

299 #ifde
__USE_ISOC99


301 
__MATHCALL
 (
slb
,, (
_Mdoub_
 
__x
, 
__n
));

305 
__MATHCALL
 (
ìbyt
,, (
_Mdoub_
 
__x
));

309 
__MATHCALLX
 (
round
,, (
_Mdoub_
 
__x
), (
__cڡ__
));

313 
__MATHCALLX
 (
unc
,, (
_Mdoub_
 
__x
), (
__cڡ__
));

318 
__MATHCALL
 (
mquo
,, (
_Mdoub_
 
__x
, _Mdoub_ 
__y
, *
__quo
));

325 
__MATHDECL
 (,
̚t
,, (
_Mdoub_
 
__x
));

326 
__exnsi__


327 
__MATHDECL
 (,
rt
,, (
_Mdoub_
 
__x
));

331 
__MATHDECL
 (,
ound
,, (
_Mdoub_
 
__x
));

332 
__exnsi__


333 
__MATHDECL
 (,
round
,, (
_Mdoub_
 
__x
));

337 
__MATHCALL
 (
fdim
,, (
_Mdoub_
 
__x
, _Mdoub_ 
__y
));

340 
__MATHCALLX
 (
fmax
,, (
_Mdoub_
 
__x
, _Mdoub_ 
__y
), (
__cڡ__
));

343 
__MATHCALLX
 (
fm
,, (
_Mdoub_
 
__x
, _Mdoub_ 
__y
), (
__cڡ__
));

347 
__MATHDECL_1
 (, 
__assify
,, (
_Mdoub_
 
__vue
))

348 
__ibu__
 ((
__cڡ__
));

351 
__MATHDECL_1
 (, 
__signb
,, (
_Mdoub_
 
__vue
))

352 
__ibu__
 ((
__cڡ__
));

356 
__MATHCALL
 (
fma
,, (
_Mdoub_
 
__x
, _Mdoub_ 
__y
, _Mdoub_ 
__z
));

359 #i
defed
 
__USE_MISC
 || defed 
__USE_XOPEN_EXTENDED
 || defed 
__USE_ISOC99


360 
	g__END_NAMESPACE_C99


363 #ifde
__USE_GNU


365 
__MATHDECL_1
 (, 
__issiglg
,, (
_Mdoub_
 
__vue
))

366 
__ibu__
 ((
__cڡ__
));

369 #i
defed
 
__USE_MISC
 || defed 
__USE_XOPEN_EXTENDED


371 
__MATHCALL
 (
slb
,, (
_Mdoub_
 
__x
, _Mdoub_ 
__n
));

	@/usr/include/bits/mathdef.h

18 #i!
defed
 
_MATH_H
 && !defed 
_COMPLEX_H


22 #i
defed
 
__USE_ISOC99
 && defed 
_MATH_H
 && !defed 
_MATH_H_MATHDEF


23 
	#_MATH_H_MATHDEF
 1

	)

25 #i
defed
 
__x86_64__
 || (defed 
__FLT_EVAL_METHOD__
 && __FLT_EVAL_METHOD__ == 0)

28 
	tt_t
;

29 
	tdoub_t
;

35 
	tt_t
;

37 
	tdoub_t
;

42 
	#FP_ILOGB0
 (-2147483647 - 1)

	)

43 
	#FP_ILOGBNAN
 (-2147483647 - 1)

	)

47 #i
__FP_FAST_FMA


48 
	#FP_FAST_FMA
 1

	)

51 #i
__FP_FAST_FMAF


52 
	#FP_FAST_FMAF
 1

	)

55 #i
__FP_FAST_FMAL


56 
	#FP_FAST_FMAL
 1

	)

	@/usr/include/bits/mathinline.h

19 #ide
_MATH_H


23 #ide
__ex_ways_le


24 
	#__MATH_INLINE
 
__le


	)

26 
	#__MATH_INLINE
 
__ex_ways_le


	)

30 #i
defed
 
__USE_ISOC99
 && defed 
__GNUC__
 && __GNUC__ >= 2

32 #i!
__GNUC_PREREQ
 (2,97)

37 #unde
isg


38 #unde
isgequ


39 #unde
iess


40 #unde
iesqu


41 #unde
iessg


42 #unde
isunded


43 #ifde
__i686__


46 
	#isg
(
x
, 
y
) \

47 ({ 
__su
; \

48 
	`__asm__
 ("fucomip %%st(1), %%st; seta %%al" \

49 : "" (
__su
: "u" (
y
), "t" (
x
) : "cc", "st"); \

50 
__su
; })

	)

51 
	#isgequ
(
x
, 
y
) \

52 ({ 
__su
; \

53 
	`__asm__
 ("fucomip %%st(1), %%st; setae %%al" \

54 : "" (
__su
: "u" (
y
), "t" (
x
) : "cc", "st"); \

55 
__su
; })

	)

57 
	#iess
(
x
, 
y
) \

58 ({ 
__su
; \

59 
	`__asm__
 ("fucomip %%st(1), %%st; seta %%al" \

60 : "" (
__su
: "u" (
x
), "t" (
y
) : "cc", "st"); \

61 
__su
; })

	)

63 
	#iesqu
(
x
, 
y
) \

64 ({ 
__su
; \

65 
	`__asm__
 ("fucomip %%st(1), %%st; setae %%al" \

66 : "" (
__su
: "u" (
x
), "t" (
y
) : "cc", "st"); \

67 
__su
; })

	)

69 
	#iessg
(
x
, 
y
) \

70 ({ 
__su
; \

71 
	`__asm__
 ("fucomip %%st(1), %%st; setne %%al" \

72 : "" (
__su
: "u" (
y
), "t" (
x
) : "cc", "st"); \

73 
__su
; })

	)

75 
	#isunded
(
x
, 
y
) \

76 ({ 
__su
; \

77 
	`__asm__
 ("fucomip %%st(1), %%st; setp %%al" \

78 : "" (
__su
: "u" (
y
), "t" (
x
) : "cc", "st"); \

79 
__su
; })

	)

82 
	#isg
(
x
, 
y
) \

83 ({ 
__su
; \

84 
	`__asm__
 ("fucompp; fnstsw;estb $0x45, %%ah; setz %%al" \

85 : "" (
__su
: "u" (
y
), "t" (
x
) : "cc", "st", "st(1)"); \

86 
__su
; })

	)

88 
	#isgequ
(
x
, 
y
) \

89 ({ 
__su
; \

90 
	`__asm__
 ("fucompp; fnstsw;estb $0x05, %%ah; setz %%al" \

91 : "" (
__su
: "u" (
y
), "t" (
x
) : "cc", "st", "st(1)"); \

92 
__su
; })

	)

94 
	#iess
(
x
, 
y
) \

95 ({ 
__su
; \

96 
	`__asm__
 ("fucompp; fnstsw;estb $0x45, %%ah; setz %%al" \

97 : "" (
__su
: "u" (
x
), "t" (
y
) : "cc", "st", "st(1)"); \

98 
__su
; })

	)

100 
	#iesqu
(
x
, 
y
) \

101 ({ 
__su
; \

102 
	`__asm__
 ("fucompp; fnstsw;estb $0x05, %%ah; setz %%al" \

103 : "" (
__su
: "u" (
x
), "t" (
y
) : "cc", "st", "st(1)"); \

104 
__su
; })

	)

106 
	#iessg
(
x
, 
y
) \

107 ({ 
__su
; \

108 
	`__asm__
 ("fucompp; fnstsw;estb $0x44, %%ah; setz %%al" \

109 : "" (
__su
: "u" (
y
), "t" (
x
) : "cc", "st", "st(1)"); \

110 
__su
; })

	)

112 
	#isunded
(
x
, 
y
) \

113 ({ 
__su
; \

114 
	`__asm__
 ("fucompp; fnstsw; sahf; setp %%al" \

115 : "" (
__su
: "u" (
y
), "t" (
x
) : "cc", "st", "st(1)"); \

116 
__su
; })

	)

122 #i
__GNUC_PREREQ
 (2, 8)

123 
__BEGIN_NAMESPACE_C99


126 
__MATH_INLINE
 

127 
__NTH
 (
	$__signbf
 (
__x
))

129 #ifde
__SSE2_MATH__


130 
__m
;

131 
	`__asm
 ("pmovmskb %1, %0" : "" (
__m
: "x" (
__x
));

132  (
__m
 & 0x8) != 0;

134 
__exnsi__
 uni { 
__f
; 
__i
; } 
__u
 = { __f: 
__x
 };

135  
__u
.
__i
 < 0;

137 
	}
}

138 
__MATH_INLINE
 

139 
__NTH
 (
	$__signb
 (
__x
))

141 #ifde
__SSE2_MATH__


142 
__m
;

143 
	`__asm
 ("pmovmskb %1, %0" : "" (
__m
: "x" (
__x
));

144  (
__m
 & 0x80) != 0;

146 
__exnsi__
 uni { 
__d
; 
__i
[2]; } 
__u
 = { __d: 
__x
 };

147  
__u
.
__i
[1] < 0;

149 
	}
}

150 
__MATH_INLINE
 

151 
__NTH
 (
	$__signbl
 (
__x
))

153 
__exnsi__
 uni { 
__l
; 
__i
[3]; } 
__u
 = { __l: 
__x
 };

154  (
__u
.
__i
[2] & 0x8000) != 0;

155 
	}
}

157 
	g__END_NAMESPACE_C99


164 #i
__GNUC_PREREQ
 (2, 8)

165 #i!
__GNUC_PREREQ
 (3, 4&& !
defed
 
__NO_MATH_INLINES
 \

166 && 
defed
 
	g__OPTIMIZE__


170 #ifde
__USE_ISOC99


171 
	g__BEGIN_NAMESPACE_C99


174 #ifde
__SSE_MATH__


175 
__MATH_INLINE
 

176 
__NTH
 (
	$̚tf
 (
__x
))

178 
__s
;

183 
__asm
 
	`__vީe__
 ("cvtss2s%1, %0" : "" (
__s
: "xm" (
__x
));

184  
__s
;

185 
	}
}

187 #ifde
__SSE2_MATH__


188 
__MATH_INLINE
 

189 
__NTH
 (
	$̚t
 (
__x
))

191 
__s
;

196 
__asm
 
	`__vީe__
 ("cvtsd2s%1, %0" : "" (
__s
: "xm" (
__x
));

197  
__s
;

198 
	}
}

200 #ifde
__x86_64__


201 
__exnsi__


202 
__MATH_INLINE
 

203 
__NTH
 (
	$rtf
 (
__x
))

205 
__s
;

210 
__asm
 
	`__vީe__
 ("cvtss2s%1, %0" : "" (
__s
: "xm" (
__x
));

211  
__s
;

212 
	}
}

213 
__exnsi__


214 
__MATH_INLINE
 

215 
__NTH
 (
	$rt
 (
__x
))

217 
__s
;

222 
__asm
 
	`__vީe__
 ("cvtsd2s%1, %0" : "" (
__s
: "xm" (
__x
));

223  
__s
;

224 
	}
}

227 #i
defed
 
__FINITE_MATH_ONLY__
 && __FINITE_MATH_ONLY__ > 0 \

228 && 
defed
 
__SSE2_MATH__


230 
__MATH_INLINE
 

231 
__NTH
 (
	$fmaxf
 (
__x
, 
__y
))

233 #ifde
__AVX__


234 
__s
;

235 
	`__asm
 ("vmaxs%2, %1, %0" : "=x" (
__s
: "x" (
x
), "xm" (
__y
));

236  
__s
;

238 
	`__asm
 ("maxs%1, %0" : "+x" (
__x
: "xm" (
__y
));

239  
__x
;

241 
	}
}

242 
__MATH_INLINE
 

243 
__NTH
 (
	$fmax
 (
__x
, 
__y
))

245 #ifde
__AVX__


246 
__s
;

247 
	`__asm
 ("vmaxsd %2, %1, %0" : "=x" (
__s
: "x" (
x
), "xm" (
__y
));

248  
__s
;

250 
	`__asm
 ("maxsd %1, %0" : "+x" (
__x
: "xm" (
__y
));

251  
__x
;

253 
	}
}

256 
__MATH_INLINE
 

257 
__NTH
 (
	$fmf
 (
__x
, 
__y
))

259 #ifde
__AVX__


260 
__s
;

261 
	`__asm
 ("vms%2, %1, %0" : "=x" (
__s
: "x" (
x
), "xm" (
__y
));

262  
__s
;

264 
	`__asm
 ("ms%1, %0" : "+x" (
__x
: "xm" (
__y
));

265  
__x
;

267 
	}
}

268 
__MATH_INLINE
 

269 
__NTH
 (
	$fm
 (
__x
, 
__y
))

271 #ifde
__AVX__


272 
__s
;

273 
	`__asm
 ("vmsd %2, %1, %0" : "=x" (
__s
: "x" (
x
), "xm" (
__y
));

274  
__s
;

276 
	`__asm
 ("msd %1, %0" : "+x" (
__x
: "xm" (
__y
));

277  
__x
;

279 
	}
}

282 
	g__END_NAMESPACE_C99


285 #i
defed
 
__SSE4_1__
 && defed 
__SSE2_MATH__


286 #i
defed
 
__USE_MISC
 || defed 
__USE_XOPEN_EXTENDED
 || defed 
__USE_ISOC99


287 
__BEGIN_NAMESPACE_C99


290 
__MATH_INLINE
 

291 
__NTH
 (
	$rt
 (
__x
))

293 
__s
;

298 
__asm
 
	`__vީe__
 ("roundsd $4, %1, %0" : "=x" (
__s
: "xm" (
__x
));

299  
__s
;

300 
	}
}

301 
__MATH_INLINE
 

302 
__NTH
 (
	$rtf
 (
__x
))

304 
__s
;

309 
__asm
 
	`__vީe__
 ("rounds$4, %1, %0" : "=x" (
__s
: "xm" (
__x
));

310  
__s
;

311 
	}
}

313 #ifde
__USE_ISOC99


315 
__MATH_INLINE
 

316 
__NTH
 (
	$ìbyt
 (
__x
))

318 
__s
;

323 
__asm
 
	`__vީe__
 ("roundsd $0xc, %1, %0" : "=x" (
__s
: "xm" (
__x
));

324  
__s
;

325 
	}
}

326 
__MATH_INLINE
 

327 
__NTH
 (
	$ìbytf
 (
__x
))

329 
__s
;

334 
__asm
 
	`__vީe__
 ("rounds$0xc, %1, %0" : "=x" (
__s
: "xm" (
__x
));

335  
__s
;

336 
	}
}

339 
	g__END_NAMESPACE_C99


342 
__BEGIN_NAMESPACE_STD


344 
__MATH_INLINE
 

345 
__NTH
 (
	$
 (
__x
))

347 
__s
;

348 
	`__asm
 ("roundsd $2, %1, %0" : "=x" (
__s
: "xm" (
__x
));

349  
__s
;

350 
	}
}

351 
__END_NAMESPACE_STD


353 
__BEGIN_NAMESPACE_C99


354 
__MATH_INLINE
 

355 
__NTH
 (
	$f
 (
__x
))

357 
__s
;

358 
	`__asm
 ("rounds$2, %1, %0" : "=x" (
__s
: "xm" (
__x
));

359  
__s
;

360 
	}
}

361 
__END_NAMESPACE_C99


363 
__BEGIN_NAMESPACE_STD


365 
__MATH_INLINE
 

366 
__NTH
 (
	$o
 (
__x
))

368 
__s
;

369 
	`__asm
 ("roundsd $1, %1, %0" : "=x" (
__s
: "xm" (
__x
));

370  
__s
;

371 
	}
}

372 
__END_NAMESPACE_STD


374 
__BEGIN_NAMESPACE_C99


375 
__MATH_INLINE
 

376 
__NTH
 (
	$of
 (
__x
))

378 
__s
;

379 
	`__asm
 ("rounds$1, %1, %0" : "=x" (
__s
: "xm" (
__x
));

380  
__s
;

381 
	}
}

382 
	g__END_NAMESPACE_C99


387 #ide
__SSE2_MATH__


388 #i((!
defed
 
__NO_MATH_INLINES
 || defed 
__LIBC_INTERNAL_MATH_INLINES
) \

389 && 
defed
 
	g__OPTIMIZE__
)

393 #unde
mh_rhdlg


402 #i
defed
 
__USE_MISC
 || defed 
__USE_ISOC99


403 
	#__le_mh
(
func
, 

) \

404 
	`__le_mh_
 (, 
func
, 

) \

405 
	`__le_mh_
 (, 
	`__CONCAT
(
func
,
f
), 

) \

406 
	`__le_mh_
 (, 
	`__CONCAT
(
func
,
l
), 

)

	)

407 
	#__le_mhNP
(
func
, 

) \

408 
	`__le_mhNP_
 (, 
func
, 

) \

409 
	`__le_mhNP_
 (, 
	`__CONCAT
(
func
,
f
), 

) \

410 
	`__le_mhNP_
 (, 
	`__CONCAT
(
func
,
l
), 

)

	)

412 
	#__le_mh
(
func
, 

) \

413 
	`__le_mh_
 (, 
func
, 

)

	)

414 
	#__le_mhNP
(
func
, 

) \

415 
	`__le_mhNP_
 (, 
func
, 

)

	)

418 
	#__le_mh_
(
t_ty
, 
func
, 

) \

419 
	`__le_mh_de_
 (
t_ty
, 
func
, 

, "0" (
__x
))

	)

420 
	#__le_mhNP_
(
t_ty
, 
func
, 

) \

421 
	`__le_mh_deNP_
 (
t_ty
, 
func
, 

, "0" (
__x
))

	)

424 #i
defed
 
__USE_MISC
 || defed 
__USE_ISOC99


425 
	#__le_mh_de
(
func
, 

, 
ms
...) \

426 
	`__le_mh_de_
 (, 
func
, 

, 
ms
) \

427 
	`__le_mh_de_
 (, 
	`__CONCAT
(
func
,
f
), 

, 
ms
) \

428 
	`__le_mh_de_
 (, 
	`__CONCAT
(
func
,
l
), 

, 
ms
)

	)

429 
	#__le_mh_deNP
(
func
, 

, 
ms
...) \

430 
	`__le_mh_deNP_
 (, 
func
, 

, 
ms
) \

431 
	`__le_mh_deNP_
 (, 
	`__CONCAT
(
func
,
f
), 

, 
ms
) \

432 
	`__le_mh_deNP_
 (, 
	`__CONCAT
(
func
,
l
), 

, 
ms
)

	)

434 
	#__le_mh_de
(
func
, 

, 
ms
...) \

435 
	`__le_mh_de_
 (, 
func
, 

, 
ms
)

	)

436 
	#__le_mh_deNP
(
func
, 

, 
ms
...) \

437 
	`__le_mh_deNP_
 (, 
func
, 

, 
ms
)

	)

440 
	#__le_mh_de_
(
t_ty
, 
func
, 

, 
ms
...) \

441 
__MATH_INLINE
 
t_ty
 
	`func
 (t_ty
__THROW
; \

442 
	`__le_mh_deNP_
 (
t_ty
, 
func
, 

, 
ms
)

	)

444 
	#__le_mh_deNP_
(
t_ty
, 
func
, 

, 
ms
...) \

445 
__MATH_INLINE
 
t_ty
 
	`__NTH
 (
	`func
 (t_ty 
__x
)) \

447 
t_ty
 
__su
; \

448 
__asm
 
	`__vީe__
 (

 : "" (
__su
: 
ms
); \

449  
__su
; \

450 }

	)

453 #i
defed
 
__USE_MISC
 || defed 
__USE_ISOC99


454 
	#__le_mhcode
(
func
, 
g
, 
code
) \

455 
	`__le_mhcode_
 (, 
func
, 
g
, 
code
) \

456 
	`__le_mhcode_
 (, 
	`__CONCAT
(
func
,
f
), 
g
, 
code
) \

457 
	`__le_mhcode_
 (, 
	`__CONCAT
(
func
,
l
), 
g
, 
code
)

	)

458 
	#__le_mhcodeNP
(
func
, 
g
, 
code
) \

459 
	`__le_mhcodeNP_
 (, 
func
, 
g
, 
code
) \

460 
	`__le_mhcodeNP_
 (, 
	`__CONCAT
(
func
,
f
), 
g
, 
code
) \

461 
	`__le_mhcodeNP_
 (, 
	`__CONCAT
(
func
,
l
), 
g
, 
code
)

	)

462 
	#__le_mhcode2
(
func
, 
g1
, 
g2
, 
code
) \

463 
	`__le_mhcode2_
 (, 
func
, 
g1
, 
g2
, 
code
) \

464 
	`__le_mhcode2_
 (, 
	`__CONCAT
(
func
,
f
), 
g1
, 
g2
, 
code
) \

465 
	`__le_mhcode2_
 (, 
	`__CONCAT
(
func
,
l
), 
g1
, 
g2
, 
code
)

	)

466 
	#__le_mhcodeNP2
(
func
, 
g1
, 
g2
, 
code
) \

467 
	`__le_mhcodeNP2_
 (, 
func
, 
g1
, 
g2
, 
code
) \

468 
	`__le_mhcodeNP2_
 (, 
	`__CONCAT
(
func
,
f
), 
g1
, 
g2
, 
code
) \

469 
	`__le_mhcodeNP2_
 (, 
	`__CONCAT
(
func
,
l
), 
g1
, 
g2
, 
code
)

	)

470 
	#__le_mhcode3
(
func
, 
g1
, 
g2
, 
g3
, 
code
) \

471 
	`__le_mhcode3_
 (, 
func
, 
g1
, 
g2
, 
g3
, 
code
) \

472 
	`__le_mhcode3_
 (, 
	`__CONCAT
(
func
,
f
), 
g1
, 
g2
, 
g3
, 
code
) \

473 
	`__le_mhcode3_
 (, 
	`__CONCAT
(
func
,
l
), 
g1
, 
g2
, 
g3
, 
code
)

	)

474 
	#__le_mhcodeNP3
(
func
, 
g1
, 
g2
, 
g3
, 
code
) \

475 
	`__le_mhcodeNP3_
 (, 
func
, 
g1
, 
g2
, 
g3
, 
code
) \

476 
	`__le_mhcodeNP3_
 (, 
	`__CONCAT
(
func
,
f
), 
g1
, 
g2
, 
g3
, 
code
) \

477 
	`__le_mhcodeNP3_
 (, 
	`__CONCAT
(
func
,
l
), 
g1
, 
g2
, 
g3
, 
code
)

	)

479 
	#__le_mhcode
(
func
, 
g
, 
code
) \

480 
	`__le_mhcode_
 (, 
func
, (
g
), 
code
)

	)

481 
	#__le_mhcodeNP
(
func
, 
g
, 
code
) \

482 
	`__le_mhcodeNP_
 (, 
func
, (
g
), 
code
)

	)

483 
	#__le_mhcode2
(
func
, 
g1
, 
g2
, 
code
) \

484 
	`__le_mhcode2_
 (, 
func
, 
g1
, 
g2
, 
code
)

	)

485 
	#__le_mhcodeNP2
(
func
, 
g1
, 
g2
, 
code
) \

486 
	`__le_mhcodeNP2_
 (, 
func
, 
g1
, 
g2
, 
code
)

	)

487 
	#__le_mhcode3
(
func
, 
g1
, 
g2
, 
g3
, 
code
) \

488 
	`__le_mhcode3_
 (, 
func
, 
g1
, 
g2
, 
g3
, 
code
)

	)

489 
	#__le_mhcodeNP3
(
func
, 
g1
, 
g2
, 
g3
, 
code
) \

490 
	`__le_mhcodeNP3_
 (, 
func
, 
g1
, 
g2
, 
g3
, 
code
)

	)

493 
	#__le_mhcode_
(
t_ty
, 
func
, 
g
, 
code
) \

494 
__MATH_INLINE
 
t_ty
 
	`func
 (t_ty
__THROW
; \

495 
	`__le_mhcodeNP_
(
t_ty
, 
func
, 
g
, 
code
)

	)

497 
	#__le_mhcodeNP_
(
t_ty
, 
func
, 
g
, 
code
) \

498 
__MATH_INLINE
 
t_ty
 
	`__NTH
 (
	`func
 (t_ty 
g
)) \

500 
code
; \

501 }

	)

504 
	#__le_mhcode2_
(
t_ty
, 
func
, 
g1
, 
g2
, 
code
) \

505 
__MATH_INLINE
 
t_ty
 
	`func
 (t_ty, flt_ty
__THROW
; \

506 
	`__le_mhcodeNP2_
 (
t_ty
, 
func
, 
g1
, 
g2
, 
code
)

	)

508 
	#__le_mhcodeNP2_
(
t_ty
, 
func
, 
g1
, 
g2
, 
code
) \

509 
__MATH_INLINE
 
t_ty
 
	`__NTH
 (
	`func
 (t_ty 
g1
, flt_ty 
g2
)) \

511 
code
; \

512 }

	)

514 
	#__le_mhcode3_
(
t_ty
, 
func
, 
g1
, 
g2
, 
g3
, 
code
) \

515 
__MATH_INLINE
 
t_ty
 
	`func
 (t_ty, flt_ty, flt_ty
__THROW
; \

516 
	`__le_mhcodeNP3_
(
t_ty
, 
func
, 
g1
, 
g2
, 
g3
, 
code
)

	)

518 
	#__le_mhcodeNP3_
(
t_ty
, 
func
, 
g1
, 
g2
, 
g3
, 
code
) \

519 
__MATH_INLINE
 
t_ty
 
	`__NTH
 (
	`func
 (t_ty 
g1
, flt_ty 
g2
, \

520 
t_ty
 
g3
)) \

522 
code
; \

523 }

	)

527 #i!
defed
 
__NO_MATH_INLINES
 && defed 
__OPTIMIZE__


531 #ifde
__FAST_MATH__


532 #ifde
__USE_GNU


533 
	#__scos_code
 \

534 
__co
; \

535 
__sr
; \

536 
__swtmp
; \

537 
__asm
 
__vީe__
 \

552 : "" (
__co
), "=u" (
__sr
), "" (
__swtmp
: "0" (
__x
)); \

553 *
__sx
 = 
__sr
; \

554 *
__cosx
 = 
__co


	)

556 
__MATH_INLINE
 

557 
__NTH
 (
	$__scos
 (
__x
, *
__sx
, *
__cosx
))

559 
__scos_code
;

560 
	}
}

562 
__MATH_INLINE
 

563 
__NTH
 (
	$__scosf
 (
__x
, *
__sx
, *
__cosx
))

565 
__scos_code
;

566 
	}
}

568 
__MATH_INLINE
 

569 
__NTH
 (
	$__sco
 (
__x
, *
__sx
, *
__cosx
))

571 
__scos_code
;

572 
	}
}

579 #i
__GNUC_PREREQ
 (3, 5)

580 
	#__expm1_code
 \

581 
__mp
; \

582 
__mp
 = 
	`__but_expm1l
 (
__x
); \

583  
__mp
 ? __m: 
__x


	)

585 
	#__expm1_code
 \

586 
__vue
; \

587 
__expڒt
; \

588 
__mp
; \

589 
__asm
 
__vީe__
 \

598 : "" (
__vue
), "=u" (
__expڒt
: "0" (
__x
)); \

599 
__asm
 
__vީe__
 \

601 : "" (
__mp
: "0" (1.0), "u" (
__expڒt
)); \

602 
__mp
 -= 1.0; \

603 
__mp
 +
__vue
; \

604  
__mp
 ? __m: 
__x


	)

606 
	$__le_mhcodeNP_
 (, 
__expm1l
, 
__x
, 
__expm1_code
)

608 #i
	`__GNUC_PREREQ
 (3, 4)

609 
	`__le_mhcodeNP_
 (, 
__ex
, 
__x
,  
	$__but_ex
 (
__x
))

611 
	#__exp_code
 \

612 
__vue
; \

613 
__expڒt
; \

614 
__asm
 
__vީe__
 \

622 : "" (
__vue
), "=u" (
__expڒt
: "0" (
__x
)); \

623 
__vue
 += 1.0; \

624 
__asm
 
__vީe__
 \

626 : "" (
__vue
: "0" (__vue), "u" (
__expڒt
)); \

627  
__vue


	)

628 
	$__le_mhcodeNP
 (
exp
, 
__x
, 
__exp_code
)

629 
	$__le_mhcodeNP_
 (, 
__ex
, 
__x
, 
__exp_code
)

633 #i!
	`__GNUC_PREREQ
 (3, 5)

634 
	`__le_mhcodeNP
 (
n
, 
__x
, \

635 
__vue
; \

636 
__vue2
 
	`__ibu__
 ((
__unud__
)); \

637 
__asm
 
__vީe__
 \

639 : "" (
__vue2
), "=u" (
__vue
: "0" (
__x
)); \

640  
__vue
)

645 #i
	`__GNUC_PREREQ
 (3, 4)

646 
	`__le_mhcodeNP2_
 (, 
__2l
, 
__y
, 
__x
,

647  
	$__but_2l
 (
__y
, 
__x
))

649 
	#__2_code
 \

650 
__vue
; \

651 
__asm
 
__vީe__
 \

653 : "" (
__vue
: "0" (
__x
), "u" (
__y
) : "st(1)"); \

654  
__vue


	)

655 #ifde
__FAST_MATH__


656 
	$__le_mhcodeNP2
 (
2
, 
__y
, 
__x
, 
__2_code
)

658 
	$__le_mhcodeNP2_
 (, 
__2l
, 
__y
, 
__x
, 
__2_code
)

662 #i
defed
 
__FAST_MATH__
 && !
	`__GNUC_PREREQ
 (3, 5)

663 
	`__le_mhcodeNP2
 (
fmod
, 
__x
, 
__y
, \

664 
__vue
; \

665 
__asm
 
__vީe__
 \

670 : "" (
__vue
: "0" (
__x
), "u" (
__y
) : "ax", "cc"); \

671  
__vue
)

675 #ifde
__FAST_MATH__


676 #i!
	`__GNUC_PREREQ
 (3,3)

677 
	`__le_mhNP
 (
sq
, "fsqrt")

678 
	`__le_mhNP_
 (, 
__sql
, "fsqrt")

679 
	#__libc_sql
(
n

	`__sql
 (n)

	)

681 
	#__libc_sql
(
n

	`__but_sql
 (n)

	)

685 #i
	`__GNUC_PREREQ
 (2, 8)

686 
	`__le_mhcodeNP_
 (, 
bs
, 
__x
,  
	$__but_bs
 (
__x
))

687 #i
defed
 
__USE_MISC
 || defed 
__USE_ISOC99


688 
	`__le_mhcodeNP_
 (, 
bsf
, 
__x
,  
	$__but_bsf
 (
__x
))

689 
	`__le_mhcodeNP_
 (, 
b
, 
__x
,  
	$__but_b
 (
__x
))

691 
	`__le_mhcodeNP_
 (, 
__b
, 
__x
,  
	$__but_b
 (
__x
))

693 
	`__le_mh
 (
bs
, "fabs")

694 
	`__le_mh_
 (, 
__b
, "fabs")

697 #ifde
__FAST_MATH__


698 #i!
	`__GNUC_PREREQ
 (3, 4)

700 
	`__le_mhNP
 (
s
, "fsin")

702 
	`__le_mhNP
 (
cos
, "fcos")

704 
	`__le_mh_deNP
 (
log
, "d2; fxch; fyl2x", "0" (
__x
) : "st(1)")

707 #i!
	`__GNUC_PREREQ
 (3, 5)

708 
	`__le_mh_deNP
 (
log10
, "dlg2; fxch; fyl2x", "0" (
__x
) : "st(1)")

710 
	`__le_mhcodeNP
 (
as
, 
__x
,  
	`__2l
 (__x, 
	`__libc_sql
 (1.0 - __x * __x)))

711 
	`__le_mhcodeNP
 (
acos
, 
__x
,  
	`__2l
 (
	`__libc_sql
 (1.0 - __x * __x), __x))

714 #i!
	`__GNUC_PREREQ
 (3, 4)

715 
	`__le_mh_deNP
 (

, "d1; fn", "0" (
__x
) : "st(1)")

719 
	`__le_mhcode_
 (, 
__sgn1l
, 
__x
, \

720 
__exnsi__
 uni { 
__xld
; 
__xi
[3]; } 
__n
 = \

721 { 
__xld
: 
__x
 
	}
}; \

722 
	g__n
.
	g__xi
[2] = (
__n
.
__xi
[2] & 0x8000) | 0x3fff; \

723 
	g__n
.
	g__xi
[1] = 0x80000000; \

724 
	g__n
.
	g__xi
[0] = 0; \

725  
	g__n
.
	g__xld
)

728 #ifde
__FAST_MATH__


730 
__le_mhcodeNP
 (
sh
, 
__x
, \

731 
__exm1
 = 
__expm1l
 (
__b
 (
__x
)); \

732  0.5 * (
__exm1
 / (__exm1 + 1.0+ __exm1* 
	$__sgn1l
 (
__x
))

734 
	`__le_mhcodeNP
 (
cosh
, 
__x
, \

735 
__ex
 = 
	`__ex
 (
__x
); \

736  0.5 * (
__ex
 + 1.0 / __ex))

738 
	`__le_mhcodeNP
 (
nh
, 
__x
, \

739 
__exm1
 = 
	`__expm1l
 (-
	`__b
 (
__x
 + __x)); \

740  
__exm1
 / (__exm1 + 2.0* 
	`__sgn1l
 (-
__x
))

743 
	`__le_mhcodeNP
 (
o
, 
__x
, \

744 
__vue
; \

745 
__igne
; \

746 
__cw
; \

747 
__cwtmp
; \

748 
__asm
 
	`__vީe
 ("fnstcw %3\n\t" \

756 : "" (
__vue
), "=&q" (
__igne
), "=m" (
__cwtmp
), \

757 "=m" (
__cw
) \

758 : "0" (
__x
)); \

759  
__vue
)

761 
	`__le_mhcodeNP
 (

, 
__x
, \

762 
__vue
; \

763 
__igne
; \

764 
__cw
; \

765 
__cwtmp
; \

766 
__asm
 
	`__vީe
 ("fnstcw %3\n\t" \

774 : "" (
__vue
), "=&q" (
__igne
), "=m" (
__cwtmp
), \

775 "=m" (
__cw
) \

776 : "0" (
__x
)); \

777  
__vue
)

779 #ifde
__FAST_MATH__


780 
	#__ldexp_code
 \

781 
__vue
; \

782 
__asm
 
__vީe__
 \

784 : "" (
__vue
: "0" (
__x
), "u" ((
__y
)); \

785  
__vue


	)

787 
__MATH_INLINE
 

788 
	`__NTH
 (
	$ldexp
 (
__x
, 
__y
))

790 
__ldexp_code
;

791 
	}
}

796 #i
defed
 
__USE_ISOC99
 || defed 
__USE_MISC


798 #ifde
__FAST_MATH__


799 
	$__le_mhcodeNP
 (
expm1
, 
__x
, 
__expm1_code
)

803 
	#__M_SQRT2
 1.41421356237309504880L

	)

805 #i!
	`__GNUC_PREREQ
 (3, 5)

806 
	`__le_mhcodeNP
 (
log1p
, 
__x
, \

807 
__vue
; \

808 i(
	`__b
 (
__x
>1.0 - 0.5 * 
__M_SQRT2
) \

809 
__vue
 = 
	`logl
 (1.0 + 
__x
); \

811 
__asm
 
__vީe__
 \

815 : "" (
__vue
: "0" (
__x
) : "st(1)"); \

816  
__vue
)

821 
	`__le_mhcodeNP
 (
ash
, 
__x
, \

822 
__y
 = 
	`__b
 (
__x
); \

823  (
	`log1
 (
__y
 * __y / (
	`__libc_sql
 (__y * __y + 1.0) + 1.0) + __y) \

824 * 
	$__sgn1l
 (
__x
)))

826 
	`__le_mhcodeNP
 (
acosh
, 
__x
, \

827  
	`logl
 (
__x
 + 
	`__libc_sql
 (__x - 1.0) * __libc_sqrtl (__x + 1.0)))

829 
	`__le_mhcodeNP
 (
h
, 
__x
, \

830 
__y
 = 
	`__b
 (
__x
); \

831  -0.5 * 
	`log1
 (-(
__y
 + __y/ (1.0 + __y)* 
	$__sgn1l
 (
__x
))

834 
	`__le_mhcodeNP2
 (
hyp
, 
__x
, 
__y
,

835  
	`__libc_sql
 (
__x
 * __x + 
__y
 * __y))

837 #i!
	`__GNUC_PREREQ
 (3, 5)

838 
	`__le_mhcodeNP
(
logb
, 
__x
, \

839 
__vue
; \

840 
__junk
; \

841 
__asm
 
__vީe__
 \

843 : "" (
__junk
), "=u" (
__vue
: "0" (
__x
)); \

844  
__vue
)

850 #ifde
__USE_ISOC99


851 #ifde
__FAST_MATH__


853 #i!
	`__GNUC_PREREQ
 (3, 5)

854 
	`__le_mh_deNP
 (
log2
, "d1; fxch; fyl2x", "0" (
__x
) : "st(1)")

857 
__MATH_INLINE
 

858 
	`__NTH
 (
	$ldexpf
 (
__x
, 
__y
))

860 
__ldexp_code
;

861 
	}
}

863 
__MATH_INLINE
 

864 
__NTH
 (
	$ldex
 (
__x
, 
__y
))

866 
__ldexp_code
;

867 
	}
}

869 
__le_mhNP
 (
rt
, "frndint")

872 
	#__̚t_code
 \

873 
__̚es
; \

874 
__asm__
 
__vީe__
 \

876 : "=m" (
__̚es
: "t" (
__x
) : "st"); \

877  
__̚es


	)

878 
__MATH_INLINE
 

879 
__NTH
 (
	$̚tf
 (
__x
))

881 
__̚t_code
;

882 
	}
}

883 
__MATH_INLINE
 

884 
__NTH
 (
	$̚t
 (
__x
))

886 
__̚t_code
;

887 
	}
}

888 
__MATH_INLINE
 

889 
__NTH
 (
	$̚
 (
__x
))

891 
__̚t_code
;

892 
	}
}

893 #unde
__̚t_code


895 
	#__rt_code
 \

896 
__res
; \

897 
__asm__
 
__vީe__
 \

899 : "=m" (
__res
: "t" (
__x
) : "st"); \

900  
__res


	)

901 
__exnsi__


902 
__MATH_INLINE
 

903 
__NTH
 (
	$rtf
 (
__x
))

905 
__rt_code
;

906 
	}
}

907 
__exnsi__


908 
__MATH_INLINE
 

909 
__NTH
 (
	$rt
 (
__x
))

911 
__rt_code
;

912 
	}
}

913 
__exnsi__


914 
__MATH_INLINE
 

915 
__NTH
 (
	$r
 (
__x
))

917 
__rt_code
;

918 
	}
}

919 #unde
__rt_code


924 #ifde
__USE_MISC


926 #i
defed
 
__FAST_MATH__
 && !
__GNUC_PREREQ
 (3, 5)

927 
__le_mhcodeNP2
 (
dm
, 
__x
, 
__y
, \

928 
__vue
; \

929 
__obbed
; \

930 
__asm
 
__vީe__
 \

935 : "" (
__vue
), "=&a" (
__obbed
: "0" (
__x
), "u" (
__y
) : "cc"); \

936  
__vue
)

941 
__MATH_INLINE
 

942 
__NTH
 (
	$__fe
 (
__x
))

944  (
__exnsi__


945 (((((uni { 
__d
; 
__i
[2]; }{__d: 
__x
}).__i[1]

947 
	}
}

952 #unde
__2_code


953 #ifde
__FAST_MATH__


954 #unde
__expm1_code


955 #unde
__exp_code


956 #unde
__scos_code


963 #ifde
__LIBC_INTERNAL_MATH_INLINES


964 
__le_mh
 (
__754_sq
, "fsqrt")

965 
__le_mhcode2
 (
__754_2
, 
__y
, 
__x
,

966 
__vue
;

967 
__asm
 
__vީe__
 ("fpatan\n\t"

968 : "" (
__vue
)

969 : "0" (
__x
), "u" (
__y
) : "st(1)");

970  
__vue
;)

	@/usr/include/bits/nan.h

19 #ide
_MATH_H


26 #i
__GNUC_PREREQ
(3,3)

28 
	#NAN
 (
	`__but_nf
 (""))

	)

30 #i
defed
 
__GNUC__


32 
	#NAN
 \

33 (
__exnsi__
 \

34 ((uni { 
__l
 
	`__ibu__
 ((
	`__mode__
 (
__SI__
))); 
__d
; }) \

35 { 
__l
: 0x7fc00000UL }).
__d
)

	)

39 
	~<dn.h
>

41 #i
__BYTE_ORDER
 =
__BIG_ENDIAN


42 
	#__qn_bys
 { 0x7f, 0xc0, 0, 0 }

	)

44 #i
__BYTE_ORDER
 =
__LITTLE_ENDIAN


45 
	#__qn_bys
 { 0, 0, 0xc0, 0x7}

	)

48 uni { 
	m__c
[4]; 
	m__d
; } 
__qn_uni


49 
__ibu__
 ((
__unud__
){ 
__qn_bys
 };

50 
	#NAN
 (
__qn_uni
.
__d
)

	)

	@/usr/include/bits/posix1_lim.h

24 #idef 
_BITS_POSIX1_LIM_H


25 
	#_BITS_POSIX1_LIM_H
 1

	)

31 
	#_POSIX_AIO_LISTIO_MAX
 2

	)

34 
	#_POSIX_AIO_MAX
 1

	)

37 
	#_POSIX_ARG_MAX
 4096

	)

40 #ifde
__USE_XOPEN2K


41 
	#_POSIX_CHILD_MAX
 25

	)

43 
	#_POSIX_CHILD_MAX
 6

	)

47 
	#_POSIX_DELAYTIMER_MAX
 32

	)

51 
	#_POSIX_HOST_NAME_MAX
 255

	)

54 
	#_POSIX_LINK_MAX
 8

	)

57 
	#_POSIX_LOGIN_NAME_MAX
 9

	)

60 
	#_POSIX_MAX_CANON
 255

	)

64 
	#_POSIX_MAX_INPUT
 255

	)

67 
	#_POSIX_MQ_OPEN_MAX
 8

	)

70 
	#_POSIX_MQ_PRIO_MAX
 32

	)

73 
	#_POSIX_NAME_MAX
 14

	)

76 #ifde
__USE_XOPEN2K


77 
	#_POSIX_NGROUPS_MAX
 8

	)

79 
	#_POSIX_NGROUPS_MAX
 0

	)

83 #ifde
__USE_XOPEN2K


84 
	#_POSIX_OPEN_MAX
 20

	)

86 
	#_POSIX_OPEN_MAX
 16

	)

89 #i!
defed
 
__USE_XOPEN2K
 || defed 
__USE_GNU


92 
	#_POSIX_FD_SETSIZE
 
_POSIX_OPEN_MAX


	)

96 
	#_POSIX_PATH_MAX
 256

	)

99 
	#_POSIX_PIPE_BUF
 512

	)

103 
	#_POSIX_RE_DUP_MAX
 255

	)

106 
	#_POSIX_RTSIG_MAX
 8

	)

109 
	#_POSIX_SEM_NSEMS_MAX
 256

	)

112 
	#_POSIX_SEM_VALUE_MAX
 32767

	)

115 
	#_POSIX_SIGQUEUE_MAX
 32

	)

118 
	#_POSIX_SSIZE_MAX
 32767

	)

121 
	#_POSIX_STREAM_MAX
 8

	)

124 
	#_POSIX_SYMLINK_MAX
 255

	)

128 
	#_POSIX_SYMLOOP_MAX
 8

	)

131 
	#_POSIX_TIMER_MAX
 32

	)

134 
	#_POSIX_TTY_NAME_MAX
 9

	)

137 #ifde
__USE_XOPEN2K


138 
	#_POSIX_TZNAME_MAX
 6

	)

140 
	#_POSIX_TZNAME_MAX
 3

	)

143 #i!
defed
 
__USE_XOPEN2K
 || defed 
__USE_GNU


145 
	#_POSIX_QLIMIT
 1

	)

149 
	#_POSIX_HIWAT
 
_POSIX_PIPE_BUF


	)

152 
	#_POSIX_UIO_MAXIOV
 16

	)

156 
	#_POSIX_CLOCKRES_MIN
 20000000

	)

160 
	~<bs/lol_lim.h
>

163 #idef 
SSIZE_MAX


164 
	#SSIZE_MAX
 
LONG_MAX


	)

171 #idef 
NGROUPS_MAX


172 
	#NGROUPS_MAX
 8

	)

	@/usr/include/bits/posix2_lim.h

22 #idef 
_BITS_POSIX2_LIM_H


23 
	#_BITS_POSIX2_LIM_H
 1

	)

27 
	#_POSIX2_BC_BASE_MAX
 99

	)

30 
	#_POSIX2_BC_DIM_MAX
 2048

	)

33 
	#_POSIX2_BC_SCALE_MAX
 99

	)

36 
	#_POSIX2_BC_STRING_MAX
 1000

	)

40 
	#_POSIX2_COLL_WEIGHTS_MAX
 2

	)

44 
	#_POSIX2_EXPR_NEST_MAX
 32

	)

47 
	#_POSIX2_LINE_MAX
 2048

	)

51 
	#_POSIX2_RE_DUP_MAX
 255

	)

55 
	#_POSIX2_CHARCLASS_NAME_MAX
 14

	)

62 #idef 
BC_BASE_MAX


63 
	#BC_BASE_MAX
 
_POSIX2_BC_BASE_MAX


	)

65 #idef 
BC_DIM_MAX


66 
	#BC_DIM_MAX
 
_POSIX2_BC_DIM_MAX


	)

68 #idef 
BC_SCALE_MAX


69 
	#BC_SCALE_MAX
 
_POSIX2_BC_SCALE_MAX


	)

71 #idef 
BC_STRING_MAX


72 
	#BC_STRING_MAX
 
_POSIX2_BC_STRING_MAX


	)

74 #idef 
COLL_WEIGHTS_MAX


75 
	#COLL_WEIGHTS_MAX
 255

	)

77 #idef 
EXPR_NEST_MAX


78 
	#EXPR_NEST_MAX
 
_POSIX2_EXPR_NEST_MAX


	)

80 #idef 
LINE_MAX


81 
	#LINE_MAX
 
_POSIX2_LINE_MAX


	)

83 #idef 
CHARCLASS_NAME_MAX


84 
	#CHARCLASS_NAME_MAX
 2048

	)

88 
	#RE_DUP_MAX
 (0x7fff)

	)

	@/usr/include/bits/posix_opt.h

19 #idef 
_BITS_POSIX_OPT_H


20 
	#_BITS_POSIX_OPT_H
 1

	)

23 
	#_POSIX_JOB_CONTROL
 1

	)

26 
	#_POSIX_SAVED_IDS
 1

	)

29 
	#_POSIX_PRIORITY_SCHEDULING
 200809L

	)

32 
	#_POSIX_SYNCHRONIZED_IO
 200809L

	)

35 
	#_POSIX_FSYNC
 200809L

	)

38 
	#_POSIX_MAPPED_FILES
 200809L

	)

41 
	#_POSIX_MEMLOCK
 200809L

	)

44 
	#_POSIX_MEMLOCK_RANGE
 200809L

	)

47 
	#_POSIX_MEMORY_PROTECTION
 200809L

	)

50 
	#_POSIX_CHOWN_RESTRICTED
 0

	)

54 
	#_POSIX_VDISABLE
 '\0'

	)

57 
	#_POSIX_NO_TRUNC
 1

	)

60 
	#_XOPEN_REALTIME
 1

	)

63 
	#_XOPEN_REALTIME_THREADS
 1

	)

66 
	#_XOPEN_SHM
 1

	)

69 
	#_POSIX_THREADS
 200809L

	)

72 
	#_POSIX_REENTRANT_FUNCTIONS
 1

	)

73 
	#_POSIX_THREAD_SAFE_FUNCTIONS
 200809L

	)

76 
	#_POSIX_THREAD_PRIORITY_SCHEDULING
 200809L

	)

79 
	#_POSIX_THREAD_ATTR_STACKSIZE
 200809L

	)

82 
	#_POSIX_THREAD_ATTR_STACKADDR
 200809L

	)

85 
	#_POSIX_THREAD_PRIO_INHERIT
 200809L

	)

89 
	#_POSIX_THREAD_PRIO_PROTECT
 200809L

	)

91 #ifde
__USE_XOPEN2K8


93 
	#_POSIX_THREAD_ROBUST_PRIO_INHERIT
 200809L

	)

96 
	#_POSIX_THREAD_ROBUST_PRIO_PROTECT
 -1

	)

100 
	#_POSIX_SEMAPHORES
 200809L

	)

103 
	#_POSIX_REALTIME_SIGNALS
 200809L

	)

106 
	#_POSIX_ASYNCHRONOUS_IO
 200809L

	)

107 
	#_POSIX_ASYNC_IO
 1

	)

109 
	#_LFS_ASYNCHRONOUS_IO
 1

	)

111 
	#_POSIX_PRIORITIZED_IO
 200809L

	)

114 
	#_LFS64_ASYNCHRONOUS_IO
 1

	)

117 
	#_LFS_LARGEFILE
 1

	)

118 
	#_LFS64_LARGEFILE
 1

	)

119 
	#_LFS64_STDIO
 1

	)

122 
	#_POSIX_SHARED_MEMORY_OBJECTS
 200809L

	)

125 
	#_POSIX_CPUTIME
 0

	)

128 
	#_POSIX_THREAD_CPUTIME
 0

	)

131 
	#_POSIX_REGEXP
 1

	)

134 
	#_POSIX_READER_WRITER_LOCKS
 200809L

	)

137 
	#_POSIX_SHELL
 1

	)

140 
	#_POSIX_TIMEOUTS
 200809L

	)

143 
	#_POSIX_SPIN_LOCKS
 200809L

	)

146 
	#_POSIX_SPAWN
 200809L

	)

149 
	#_POSIX_TIMERS
 200809L

	)

152 
	#_POSIX_BARRIERS
 200809L

	)

155 
	#_POSIX_MESSAGE_PASSING
 200809L

	)

158 
	#_POSIX_THREAD_PROCESS_SHARED
 200809L

	)

161 
	#_POSIX_MONOTONIC_CLOCK
 0

	)

164 
	#_POSIX_CLOCK_SELECTION
 200809L

	)

167 
	#_POSIX_ADVISORY_INFO
 200809L

	)

170 
	#_POSIX_IPV6
 200809L

	)

173 
	#_POSIX_RAW_SOCKETS
 200809L

	)

176 
	#_POSIX2_CHAR_TERM
 200809L

	)

179 
	#_POSIX_SPORADIC_SERVER
 -1

	)

180 
	#_POSIX_THREAD_SPORADIC_SERVER
 -1

	)

183 
	#_POSIX_TRACE
 -1

	)

184 
	#_POSIX_TRACE_EVENT_FILTER
 -1

	)

185 
	#_POSIX_TRACE_INHERIT
 -1

	)

186 
	#_POSIX_TRACE_LOG
 -1

	)

189 
	#_POSIX_TYPED_MEMORY_OBJECTS
 -1

	)

	@/usr/include/bits/pthreadtypes.h

18 #ide
_BITS_PTHREADTYPES_H


19 
	#_BITS_PTHREADTYPES_H
 1

	)

21 
	~<bs/wdsize.h
>

23 #ifde
__x86_64__


24 #i
__WORDSIZE
 == 64

25 
	#__SIZEOF_PTHREAD_ATTR_T
 56

	)

26 
	#__SIZEOF_PTHREAD_MUTEX_T
 40

	)

27 
	#__SIZEOF_PTHREAD_MUTEXATTR_T
 4

	)

28 
	#__SIZEOF_PTHREAD_COND_T
 48

	)

29 
	#__SIZEOF_PTHREAD_CONDATTR_T
 4

	)

30 
	#__SIZEOF_PTHREAD_RWLOCK_T
 56

	)

31 
	#__SIZEOF_PTHREAD_RWLOCKATTR_T
 8

	)

32 
	#__SIZEOF_PTHREAD_BARRIER_T
 32

	)

33 
	#__SIZEOF_PTHREAD_BARRIERATTR_T
 4

	)

35 
	#__SIZEOF_PTHREAD_ATTR_T
 32

	)

36 
	#__SIZEOF_PTHREAD_MUTEX_T
 32

	)

37 
	#__SIZEOF_PTHREAD_MUTEXATTR_T
 4

	)

38 
	#__SIZEOF_PTHREAD_COND_T
 48

	)

39 
	#__SIZEOF_PTHREAD_CONDATTR_T
 4

	)

40 
	#__SIZEOF_PTHREAD_RWLOCK_T
 44

	)

41 
	#__SIZEOF_PTHREAD_RWLOCKATTR_T
 8

	)

42 
	#__SIZEOF_PTHREAD_BARRIER_T
 20

	)

43 
	#__SIZEOF_PTHREAD_BARRIERATTR_T
 4

	)

46 
	#__SIZEOF_PTHREAD_ATTR_T
 36

	)

47 
	#__SIZEOF_PTHREAD_MUTEX_T
 24

	)

48 
	#__SIZEOF_PTHREAD_MUTEXATTR_T
 4

	)

49 
	#__SIZEOF_PTHREAD_COND_T
 48

	)

50 
	#__SIZEOF_PTHREAD_CONDATTR_T
 4

	)

51 
	#__SIZEOF_PTHREAD_RWLOCK_T
 32

	)

52 
	#__SIZEOF_PTHREAD_RWLOCKATTR_T
 8

	)

53 
	#__SIZEOF_PTHREAD_BARRIER_T
 20

	)

54 
	#__SIZEOF_PTHREAD_BARRIERATTR_T
 4

	)

60 
	thad_t
;

63 
	uhad__t


65 
	m__size
[
__SIZEOF_PTHREAD_ATTR_T
];

66 
	m__ign
;

68 #ide
__have_had__t


69 
had__t
 
	thad__t
;

70 
	#__have_had__t
 1

	)

74 #ifde
__x86_64__


75 
	s__had__li


77 
__had__li
 *
	m__ev
;

78 
__had__li
 *
	m__xt
;

79 } 
	t__had_li_t
;

81 
	s__had__i


83 
__had__i
 *
	m__xt
;

84 } 
	t__had_i_t
;

92 
	s__had_mux_s


94 
	m__lock
;

95 
	m__cou
;

96 
	m__owr
;

97 #ifde
__x86_64__


98 
	m__nurs
;

102 
	m__kd
;

103 #ifde
__x86_64__


104 
	m__s
;

105 
	m__isi
;

106 
__had_li_t
 
	m__li
;

107 
	#__PTHREAD_MUTEX_HAVE_PREV
 1

	)

108 
	#__PTHREAD_MUTEX_HAVE_ELISION
 1

	)

110 
	m__nurs
;

111 
__exnsi__
 union

115 
	m__es
;

116 
	m__isi
;

117 
	#__s
 
d
.
__es


	)

118 
	#__isi
 
d
.
__isi


	)

119 
	#__PTHREAD_MUTEX_HAVE_ELISION
 2

	)

120 } 
	md
;

121 
__had_i_t
 
	m__li
;

124 } 
	m__da
;

125 
	m__size
[
__SIZEOF_PTHREAD_MUTEX_T
];

126 
	m__ign
;

127 } 
	thad_mux_t
;

131 
	m__size
[
__SIZEOF_PTHREAD_MUTEXATTR_T
];

132 
	m__ign
;

133 } 
	thad_mux_t
;

142 
	m__lock
;

143 
	m__fux
;

144 
__exnsi__
 
	m__tٮ_q
;

145 
__exnsi__
 
	m__wakeup_q
;

146 
__exnsi__
 
	m__wok_q
;

147 *
	m__mux
;

148 
	m__nwas
;

149 
	m__brd_q
;

150 } 
	m__da
;

151 
	m__size
[
__SIZEOF_PTHREAD_COND_T
];

152 
__exnsi__
 
	m__ign
;

153 } 
	thad_cd_t
;

157 
	m__size
[
__SIZEOF_PTHREAD_CONDATTR_T
];

158 
	m__ign
;

159 } 
	thad_cd_t
;

163 
	thad_key_t
;

167 
	thad__t
;

170 #i
defed
 
__USE_UNIX98
 || defed 
__USE_XOPEN2K


175 #ifde
__x86_64__


178 
	m__lock
;

179 
	m___ads
;

180 
	m__ads_wakeup
;

181 
	m__wr_wakeup
;

182 
	m___ads_queued
;

183 
	m___wrs_queued
;

184 
	m__wr
;

185 
	m__shed
;

186 
	m__d1
;

187 
	m__d2
;

190 
	m__ags
;

191 
	#__PTHREAD_RWLOCK_INT_FLAGS_SHARED
 1

	)

192 } 
	m__da
;

196 
	m__lock
;

197 
	m___ads
;

198 
	m__ads_wakeup
;

199 
	m__wr_wakeup
;

200 
	m___ads_queued
;

201 
	m___wrs_queued
;

204 
	m__ags
;

205 
	m__shed
;

206 
	m__d1
;

207 
	m__d2
;

208 
	m__wr
;

209 } 
	m__da
;

211 
	m__size
[
__SIZEOF_PTHREAD_RWLOCK_T
];

212 
	m__ign
;

213 } 
	thad_rwlock_t
;

217 
	m__size
[
__SIZEOF_PTHREAD_RWLOCKATTR_T
];

218 
	m__ign
;

219 } 
	thad_rwlock_t
;

223 #ifde
__USE_XOPEN2K


225 vީ
	thad_lock_t
;

232 
	m__size
[
__SIZEOF_PTHREAD_BARRIER_T
];

233 
	m__ign
;

234 } 
	thad_brr_t
;

238 
	m__size
[
__SIZEOF_PTHREAD_BARRIERATTR_T
];

239 
	m__ign
;

240 } 
	thad_brr_t
;

244 #ide
__x86_64__


246 
	#__nup_f_ibu
 
	`__ibu__
 ((
	`__grm__
 (1)))

	)

	@/usr/include/bits/sigaction.h

19 #ide
_SIGNAL_H


24 
	ssigai


27 #ifde
__USE_POSIX199309


31 
__sighdr_t
 
	m_hdr
;

33 (*
	m_sigai
(, 
	msigfo_t
 *, *);

35 
	m__sigai_hdr
;

36 
	#_hdr
 
__sigai_hdr
.
_hdr


	)

37 
	#_sigai
 
__sigai_hdr
.
_sigai


	)

39 
__sighdr_t
 
	m_hdr
;

43 
__sigt_t
 
	m_mask
;

46 
	m_ags
;

49 (*
	m_ܔ
) ();

53 
	#SA_NOCLDSTOP
 1

	)

54 
	#SA_NOCLDWAIT
 2

	)

55 
	#SA_SIGINFO
 4

	)

57 #i
defed
 
__USE_UNIX98
 || defed 
__USE_MISC


58 
	#SA_ONSTACK
 0x08000000

	)

60 #i
defed
 
__USE_UNIX98
 || defed 
__USE_MISC
 || defed 
__USE_XOPEN2K8


61 
	#SA_RESTART
 0x10000000

	)

62 
	#SA_NODEFER
 0x40000000

	)

64 
	#SA_RESETHAND
 0x80000000

	)

66 #ifde
__USE_MISC


67 
	#SA_INTERRUPT
 0x20000000

	)

70 
	#SA_NOMASK
 
SA_NODEFER


	)

71 
	#SA_ONESHOT
 
SA_RESETHAND


	)

72 
	#SA_STACK
 
SA_ONSTACK


	)

76 
	#SIG_BLOCK
 0

	)

77 
	#SIG_UNBLOCK
 1

	)

78 
	#SIG_SETMASK
 2

	)

	@/usr/include/bits/sigcontext.h

18 #ide
_BITS_SIGCONTEXT_H


19 
	#_BITS_SIGCONTEXT_H
 1

	)

21 #i!
defed
 
_SIGNAL_H
 && !defed 
_SYS_UCONTEXT_H


25 
	#FP_XSTATE_MAGIC1
 0x46505853U

	)

26 
	#FP_XSTATE_MAGIC2
 0x46505845U

	)

27 
	#FP_XSTATE_MAGIC2_SIZE
 (
FP_XSTATE_MAGIC2
)

	)

29 
	s_x_sw_bys


31 
__ut32_t
 
	mmagic1
;

32 
__ut32_t
 
	mexnded_size
;

33 
__ut64_t
 
	mxe_bv
;

34 
__ut32_t
 
	mxe_size
;

35 
__ut32_t
 
	mddg
[7];

38 
	s_g


40 
	msignifind
[4];

41 
	mexpڒt
;

44 
	s_xg


46 
	msignifind
[4];

47 
	mexpڒt
;

48 
	mddg
[3];

51 
	s_xmmg


53 
__ut32_t
 
	memt
[4];

58 #ide
__x86_64__


60 
	s_塩e


63 
__ut32_t
 
	mcw
;

64 
__ut32_t
 
	msw
;

65 
__ut32_t
 
	mg
;

66 
__ut32_t
 
	moff
;

67 
__ut32_t
 
	mcsl
;

68 
__ut32_t
 
	mdaoff
;

69 
__ut32_t
 
	mdal
;

70 
_g
 
	m_
[8];

71 
	mus
;

72 
	mmagic
;

75 
__ut32_t
 
	m_fx_v
[6];

76 
__ut32_t
 
	mmxc
;

77 
__ut32_t
 
	mrved
;

78 
_xg
 
	m_fx_
[8];

79 
_xmmg
 
	m_xmm
[8];

80 
__ut32_t
 
	mddg
[56];

83 #ide
sigcڋxt_ru


88 
	#sigcڋxt_ru
 
sigcڋxt


	)

91 
	#X86_FXSR_MAGIC
 0x0000

	)

93 
	ssigcڋxt


95 
	mgs
, 
	m__gsh
;

96 
	mfs
, 
	m__fsh
;

97 
	mes
, 
	m__esh
;

98 
	mds
, 
	m__dsh
;

99 
	medi
;

100 
	mesi
;

101 
	mebp
;

102 
	me
;

103 
	mebx
;

104 
	medx
;

105 
	mecx
;

106 
	mx
;

107 
	mno
;

108 
	mr
;

109 
	me
;

110 
	mcs
, 
	m__csh
;

111 
	meags
;

112 
	me__sigl
;

113 
	mss
, 
	m__ssh
;

114 
_塩e
 * 
	m塩e
;

115 
	mdmask
;

116 
	m2
;

121 
	s_塩e


124 
__ut16_t
 
	mcwd
;

125 
__ut16_t
 
	mswd
;

126 
__ut16_t
 
	mw
;

127 
__ut16_t
 
	mf
;

128 
__ut64_t
 
	mr
;

129 
__ut64_t
 
	mrdp
;

130 
__ut32_t
 
	mmxc
;

131 
__ut32_t
 
	mmx_mask
;

132 
_xg
 
	m_
[8];

133 
_xmmg
 
	m_xmm
[16];

134 
__ut32_t
 
	mddg
[24];

137 
	ssigcڋxt


139 
__ut64_t
 
	mr8
;

140 
__ut64_t
 
	mr9
;

141 
__ut64_t
 
	mr10
;

142 
__ut64_t
 
	mr11
;

143 
__ut64_t
 
	mr12
;

144 
__ut64_t
 
	mr13
;

145 
__ut64_t
 
	mr14
;

146 
__ut64_t
 
	mr15
;

147 
__ut64_t
 
	mrdi
;

148 
__ut64_t
 
	mrsi
;

149 
__ut64_t
 
	mrbp
;

150 
__ut64_t
 
	mrbx
;

151 
__ut64_t
 
	mrdx
;

152 
__ut64_t
 
	mx
;

153 
__ut64_t
 
	mrcx
;

154 
__ut64_t
 
	mr
;

155 
__ut64_t
 
	mr
;

156 
__ut64_t
 
	meags
;

157 
	mcs
;

158 
	mgs
;

159 
	mfs
;

160 
	m__d0
;

161 
__ut64_t
 
	mr
;

162 
__ut64_t
 
	mno
;

163 
__ut64_t
 
	mdmask
;

164 
__ut64_t
 
	m2
;

165 
__exnsi__
 union

167 
_塩e
 * 
	m塩e
;

168 
__ut64_t
 
	m__塩e_wd
;

170 
__ut64_t
 
	m__rved1
 [8];

175 
	s_xve_hdr


177 
__ut64_t
 
	mxe_bv
;

178 
__ut64_t
 
	mrved1
[2];

179 
__ut64_t
 
	mrved2
[5];

182 
	s_ymmh_e


184 
__ut32_t
 
	mymmh_a
[64];

187 
	s_xe


189 
_塩e
 
	m塩e
;

190 
_xve_hdr
 
	mxe_hdr
;

191 
_ymmh_e
 
	mymmh
;

	@/usr/include/bits/siginfo.h

19 #i!
defed
 
_SIGNAL_H
 && !defed 
__ed_sigfo_t
 \

20 && !
defed
 
	g__ed_sigevt_t


24 
	~<bs/wdsize.h
>

26 #i(!
defed
 
__have_sigv_t
 \

27 && (
defed
 
	g_SIGNAL_H
 || defed 
	g__ed_sigfo_t
 \

28 || 
defed
 
	g__ed_sigevt_t
))

29 
	#__have_sigv_t
 1

	)

32 
	usigv


34 
	msiv_t
;

35 *
	msiv_r
;

36 } 
	tsigv_t
;

39 #i(!
defed
 
__have_sigfo_t
 \

40 && (
defed
 
	g_SIGNAL_H
 || defed 
	g__ed_sigfo_t
))

41 
	#__have_sigfo_t
 1

	)

43 
	#__SI_MAX_SIZE
 128

	)

44 #i
__WORDSIZE
 == 64

45 
	#__SI_PAD_SIZE
 ((
__SI_MAX_SIZE
 /  ()- 4)

	)

47 
	#__SI_PAD_SIZE
 ((
__SI_MAX_SIZE
 /  ()- 3)

	)

50 #i
defed
 
__x86_64__
 && 
__WORDSIZE
 == 32

55 
__ock_t
 
	t__ibu__
 ((
	t__igd__
 (4))
	t__sigchld_ock_t
;

56 
	#__SI_ALIGNMENT
 
	`__ibu__
 ((
	`__igd__
 (8)))

	)

58 
__ock_t
 
	t__sigchld_ock_t
;

59 
	#__SI_ALIGNMENT


	)

64 
si_signo
;

65 
si_o
;

67 
si_code
;

71 
_d
[
__SI_PAD_SIZE
];

76 
__pid_t
 
si_pid
;

77 
__uid_t
 
si_uid
;

78 } 
_kl
;

83 
si_tid
;

84 
si_ovrun
;

85 
sigv_t
 
si_sigv
;

86 } 
_tim
;

91 
__pid_t
 
si_pid
;

92 
__uid_t
 
si_uid
;

93 
sigv_t
 
si_sigv
;

94 } 
_
;

99 
__pid_t
 
si_pid
;

100 
__uid_t
 
si_uid
;

101 
si_us
;

102 
__sigchld_ock_t
 
si_utime
;

103 
__sigchld_ock_t
 
si_ime
;

104 } 
_sigchld
;

109 *
si_addr
;

110 
si_addr_lsb
;

111 } 
_sigu
;

116 
si_bd
;

117 
si_fd
;

118 } 
_sigpl
;

123 *
__addr
;

124 
_sys
;

125 
_ch
;

126 } 
_sigsys
;

127 } 
_siflds
;

128 } 
	tsigfo_t
 
	t__SI_ALIGNMENT
;

132 
	#si_pid
 
_siflds
.
_kl
.
si_pid


	)

133 
	#si_uid
 
_siflds
.
_kl
.
si_uid


	)

134 
	#si_timid
 
_siflds
.
_tim
.
si_tid


	)

135 
	#si_ovrun
 
_siflds
.
_tim
.
si_ovrun


	)

136 
	#si_us
 
_siflds
.
_sigchld
.
si_us


	)

137 
	#si_utime
 
_siflds
.
_sigchld
.
si_utime


	)

138 
	#si_ime
 
_siflds
.
_sigchld
.
si_ime


	)

139 
	#si_vue
 
_siflds
.
_
.
si_sigv


	)

140 
	#si_t
 
_siflds
.
_
.
si_sigv
.
siv_t


	)

141 
	#si_r
 
_siflds
.
_
.
si_sigv
.
siv_r


	)

142 
	#si_addr
 
_siflds
.
_sigu
.
si_addr


	)

143 
	#si_addr_lsb
 
_siflds
.
_sigu
.
si_addr_lsb


	)

144 
	#si_bd
 
_siflds
.
_sigpl
.
si_bd


	)

145 
	#si_fd
 
_siflds
.
_sigpl
.
si_fd


	)

146 
	#si__addr
 
_siflds
.
_sigsys
.
__addr


	)

147 
	#si_sys
 
_siflds
.
_sigsys
.
_sys


	)

148 
	#si_ch
 
_siflds
.
_sigsys
.
_ch


	)

155 
SI_ASYNCNL
 = -60,

156 
	#SI_ASYNCNL
 
SI_ASYNCNL


	)

157 
SI_TKILL
 = -6,

158 
	#SI_TKILL
 
SI_TKILL


	)

159 
SI_SIGIO
,

160 
	#SI_SIGIO
 
SI_SIGIO


	)

161 
SI_ASYNCIO
,

162 
	#SI_ASYNCIO
 
SI_ASYNCIO


	)

163 
SI_MESGQ
,

164 
	#SI_MESGQ
 
SI_MESGQ


	)

165 
SI_TIMER
,

166 
	#SI_TIMER
 
SI_TIMER


	)

167 
SI_QUEUE
,

168 
	#SI_QUEUE
 
SI_QUEUE


	)

169 
SI_USER
,

170 
	#SI_USER
 
SI_USER


	)

171 
SI_KERNEL
 = 0x80

172 
	#SI_KERNEL
 
SI_KERNEL


	)

179 
ILL_ILLOPC
 = 1,

180 
	#ILL_ILLOPC
 
ILL_ILLOPC


	)

181 
ILL_ILLOPN
,

182 
	#ILL_ILLOPN
 
ILL_ILLOPN


	)

183 
ILL_ILLADR
,

184 
	#ILL_ILLADR
 
ILL_ILLADR


	)

185 
ILL_ILLTRP
,

186 
	#ILL_ILLTRP
 
ILL_ILLTRP


	)

187 
ILL_PRVOPC
,

188 
	#ILL_PRVOPC
 
ILL_PRVOPC


	)

189 
ILL_PRVREG
,

190 
	#ILL_PRVREG
 
ILL_PRVREG


	)

191 
ILL_COPROC
,

192 
	#ILL_COPROC
 
ILL_COPROC


	)

193 
ILL_BADSTK


194 
	#ILL_BADSTK
 
ILL_BADSTK


	)

200 
FPE_INTDIV
 = 1,

201 
	#FPE_INTDIV
 
FPE_INTDIV


	)

202 
FPE_INTOVF
,

203 
	#FPE_INTOVF
 
FPE_INTOVF


	)

204 
FPE_FLTDIV
,

205 
	#FPE_FLTDIV
 
FPE_FLTDIV


	)

206 
FPE_FLTOVF
,

207 
	#FPE_FLTOVF
 
FPE_FLTOVF


	)

208 
FPE_FLTUND
,

209 
	#FPE_FLTUND
 
FPE_FLTUND


	)

210 
FPE_FLTRES
,

211 
	#FPE_FLTRES
 
FPE_FLTRES


	)

212 
FPE_FLTINV
,

213 
	#FPE_FLTINV
 
FPE_FLTINV


	)

214 
FPE_FLTSUB


215 
	#FPE_FLTSUB
 
FPE_FLTSUB


	)

221 
SEGV_MAPERR
 = 1,

222 
	#SEGV_MAPERR
 
SEGV_MAPERR


	)

223 
SEGV_ACCERR


224 
	#SEGV_ACCERR
 
SEGV_ACCERR


	)

230 
BUS_ADRALN
 = 1,

231 
	#BUS_ADRALN
 
BUS_ADRALN


	)

232 
BUS_ADRERR
,

233 
	#BUS_ADRERR
 
BUS_ADRERR


	)

234 
BUS_OBJERR
,

235 
	#BUS_OBJERR
 
BUS_OBJERR


	)

236 
BUS_MCEERR_AR
,

237 
	#BUS_MCEERR_AR
 
BUS_MCEERR_AR


	)

238 
BUS_MCEERR_AO


239 
	#BUS_MCEERR_AO
 
BUS_MCEERR_AO


	)

245 
TRAP_BRKPT
 = 1,

246 
	#TRAP_BRKPT
 
TRAP_BRKPT


	)

247 
TRAP_TRACE


248 
	#TRAP_TRACE
 
TRAP_TRACE


	)

254 
CLD_EXITED
 = 1,

255 
	#CLD_EXITED
 
CLD_EXITED


	)

256 
CLD_KILLED
,

257 
	#CLD_KILLED
 
CLD_KILLED


	)

258 
CLD_DUMPED
,

259 
	#CLD_DUMPED
 
CLD_DUMPED


	)

260 
CLD_TRAPPED
,

261 
	#CLD_TRAPPED
 
CLD_TRAPPED


	)

262 
CLD_STOPPED
,

263 
	#CLD_STOPPED
 
CLD_STOPPED


	)

264 
CLD_CONTINUED


265 
	#CLD_CONTINUED
 
CLD_CONTINUED


	)

271 
POLL_IN
 = 1,

272 
	#POLL_IN
 
POLL_IN


	)

273 
POLL_OUT
,

274 
	#POLL_OUT
 
POLL_OUT


	)

275 
POLL_MSG
,

276 
	#POLL_MSG
 
POLL_MSG


	)

277 
POLL_ERR
,

278 
	#POLL_ERR
 
POLL_ERR


	)

279 
POLL_PRI
,

280 
	#POLL_PRI
 
POLL_PRI


	)

281 
POLL_HUP


282 
	#POLL_HUP
 
POLL_HUP


	)

285 #unde
__ed_sigfo_t


289 #i(
defed
 
_SIGNAL_H
 || defed 
__ed_sigevt_t
) \

290 && !
defed
 
__have_sigevt_t


291 
	#__have_sigevt_t
 1

	)

294 
	#__SIGEV_MAX_SIZE
 64

	)

295 #i
__WORDSIZE
 == 64

296 
	#__SIGEV_PAD_SIZE
 ((
__SIGEV_MAX_SIZE
 /  ()- 4)

	)

298 
	#__SIGEV_PAD_SIZE
 ((
__SIGEV_MAX_SIZE
 /  ()- 3)

	)

302 #ide
__have_had__t


303 
had__t
 
	thad__t
;

304 
	#__have_had__t
 1

	)

307 
	ssigevt


309 
sigv_t
 
sigev_vue
;

310 
sigev_signo
;

311 
sigev_nify
;

315 
_d
[
__SIGEV_PAD_SIZE
];

319 
__pid_t
 
_tid
;

323 (*
_funi
(
sigv_t
);

324 
had__t
 *
_ibu
;

325 } 
_sigev_thad
;

326 } 
_sigev_un
;

327 } 
	tsigevt_t
;

330 
	#sigev_nify_funi
 
_sigev_un
.
_sigev_thad
.
_funi


	)

331 
	#sigev_nify_ibus
 
_sigev_un
.
_sigev_thad
.
_ibu


	)

336 
SIGEV_SIGNAL
 = 0,

337 
	#SIGEV_SIGNAL
 
SIGEV_SIGNAL


	)

338 
SIGEV_NONE
,

339 
	#SIGEV_NONE
 
SIGEV_NONE


	)

340 
SIGEV_THREAD
,

341 
	#SIGEV_THREAD
 
SIGEV_THREAD


	)

343 
SIGEV_THREAD_ID
 = 4

344 
	#SIGEV_THREAD_ID
 
SIGEV_THREAD_ID


	)

	@/usr/include/bits/signum.h

19 #ifdef 
_SIGNAL_H


22 
	#SIG_ERR
 ((
__sighdr_t
-1

	)

23 
	#SIG_DFL
 ((
__sighdr_t
0

	)

24 
	#SIG_IGN
 ((
__sighdr_t
1

	)

26 #ifde
__USE_UNIX98


27 
	#SIG_HOLD
 ((
__sighdr_t
2

	)

32 
	#SIGHUP
 1

	)

33 
	#SIGINT
 2

	)

34 
	#SIGQUIT
 3

	)

35 
	#SIGILL
 4

	)

36 
	#SIGTRAP
 5

	)

37 
	#SIGABRT
 6

	)

38 
	#SIGIOT
 6

	)

39 
	#SIGBUS
 7

	)

40 
	#SIGFPE
 8

	)

41 
	#SIGKILL
 9

	)

42 
	#SIGUSR1
 10

	)

43 
	#SIGSEGV
 11

	)

44 
	#SIGUSR2
 12

	)

45 
	#SIGPIPE
 13

	)

46 
	#SIGALRM
 14

	)

47 
	#SIGTERM
 15

	)

48 
	#SIGSTKFLT
 16

	)

49 
	#SIGCLD
 
SIGCHLD


	)

50 
	#SIGCHLD
 17

	)

51 
	#SIGCONT
 18

	)

52 
	#SIGSTOP
 19

	)

53 
	#SIGTSTP
 20

	)

54 
	#SIGTTIN
 21

	)

55 
	#SIGTTOU
 22

	)

56 
	#SIGURG
 23

	)

57 
	#SIGXCPU
 24

	)

58 
	#SIGXFSZ
 25

	)

59 
	#SIGVTALRM
 26

	)

60 
	#SIGPROF
 27

	)

61 
	#SIGWINCH
 28

	)

62 
	#SIGPOLL
 
SIGIO


	)

63 
	#SIGIO
 29

	)

64 
	#SIGPWR
 30

	)

65 
	#SIGSYS
 31

	)

66 
	#SIGUNUSED
 31

	)

68 
	#_NSIG
 65

	)

71 
	#SIGRTMIN
 (
	`__libc_cut_sigm
 ())

	)

72 
	#SIGRTMAX
 (
	`__libc_cut_sigmax
 ())

	)

76 
	#__SIGRTMIN
 32

	)

77 
	#__SIGRTMAX
 (
_NSIG
 - 1)

	)

	@/usr/include/bits/sigset.h

19 #idef 
_SIGSET_H_tys


20 
	#_SIGSET_H_tys
 1

	)

22 
	t__sig_omic_t
;

26 
	#_SIGSET_NWORDS
 (1024 / (8 *  ()))

	)

29 
	m__v
[
_SIGSET_NWORDS
];

30 } 
	t__sigt_t
;

41 #i!
defed
 
_SIGSET_H_s
 && defed 
_SIGNAL_H


42 
	#_SIGSET_H_s
 1

	)

44 #ide
_EXTERN_INLINE


45 
	#_EXTERN_INLINE
 
__ex_le


	)

49 
	#__sigmask
(
sig
) \

50 (((1<< (((
sig
- 1% (8 *  ())))

	)

53 
	#__sigwd
(
sig
(((sig- 1/ (8 *  ()))

	)

55 #i
defed
 
__GNUC__
 && __GNUC__ >= 2

56 
	#__sigemyt
(
t
) \

57 (
	`__exnsi__
 ({ 
__t
 = 
_SIGSET_NWORDS
; \

58 
sigt_t
 *
__t
 = (
t
); \

59 --
__t
 >0
__t
->
__v
[__cnt] = 0; \

60 0; }))

	)

61 
	#__sigflt
(
t
) \

62 (
	`__exnsi__
 ({ 
__t
 = 
_SIGSET_NWORDS
; \

63 
sigt_t
 *
__t
 = (
t
); \

64 --
__t
 >0
__t
->
__v
[__cnt] = ~0UL; \

65 0; }))

	)

67 #ifde
__USE_GNU


71 
	#__sigimyt
(
t
) \

72 (
	`__exnsi__
 ({ 
__t
 = 
_SIGSET_NWORDS
; \

73 cڡ 
sigt_t
 *
__t
 = (
t
); \

74 
__t
 = 
__t
->
__v
[--
__t
]; \

75 !
__t
 && --
__t
 >= 0) \

76 
__t
 = 
__t
->
__v
[
__t
]; \

77 
__t
 =0; }))

	)

78 
	#__sigdt
(
de
, 

, 
right
) \

79 (
	`__exnsi__
 ({ 
__t
 = 
_SIGSET_NWORDS
; \

80 
sigt_t
 *
__de
 = (
de
); \

81 cڡ 
sigt_t
 *
__
 = (

); \

82 cڡ 
sigt_t
 *
__right
 = (
right
); \

83 --
__t
 >= 0) \

84 
__de
->
__v
[
__t
] = (
__
->__val[__cnt] \

85 & 
__right
->
__v
[
__t
]); \

86 0; }))

	)

87 
	#__sigܣt
(
de
, 

, 
right
) \

88 (
	`__exnsi__
 ({ 
__t
 = 
_SIGSET_NWORDS
; \

89 
sigt_t
 *
__de
 = (
de
); \

90 cڡ 
sigt_t
 *
__
 = (

); \

91 cڡ 
sigt_t
 *
__right
 = (
right
); \

92 --
__t
 >= 0) \

93 
__de
->
__v
[
__t
] = (
__
->__val[__cnt] \

94 | 
__right
->
__v
[
__t
]); \

95 0; }))

	)

102 
__sigismemb
 (cڡ 
__sigt_t
 *, );

103 
__sigaddt
 (
__sigt_t
 *, );

104 
__sigdt
 (
__sigt_t
 *, );

106 #ifde
__USE_EXTERN_INLINES


107 
	#__SIGSETFN
(
NAME
, 
BODY
, 
CONST
) \

108 
_EXTERN_INLINE
 \

109 
	`NAME
 (
CONST
 
__sigt_t
 *
__t
, 
__sig
) \

111 
__mask
 = 
	`__sigmask
 (
__sig
); \

112 
__wd
 = 
	`__sigwd
 (
__sig
); \

113  
BODY
; \

114 }

	)

116 
__SIGSETFN
 (
__sigismemb
, (
__t
->
__v
[
__wd
] & 
__mask
) ? 1 : 0, const)

117 
__SIGSETFN
 (
__sigaddt
, ((
__t
->
__v
[
__wd
] |
__mask
), 0), )

118 
__SIGSETFN
 (
__sigdt
, ((
__t
->
__v
[
__wd
] &~
__mask
), 0), )

120 #unde
__SIGSETFN


	@/usr/include/bits/sigstack.h

19 #ide
_SIGNAL_H


25 
	ssigack


27 *
	mss_
;

28 
	mss_ڡack
;

35 
	mSS_ONSTACK
 = 1,

36 
	#SS_ONSTACK
 
SS_ONSTACK


	)

37 
	mSS_DISABLE


38 
	#SS_DISABLE
 
SS_DISABLE


	)

42 
	#MINSIGSTKSZ
 2048

	)

45 
	#SIGSTKSZ
 8192

	)

49 
	ssigtack


51 *
	mss_
;

52 
	mss_ags
;

53 
size_t
 
	mss_size
;

54 } 
	tack_t
;

	@/usr/include/bits/sigthread.h

19 #ide
_BITS_SIGTHREAD_H


20 
	#_BITS_SIGTHREAD_H
 1

	)

22 #i!
defed
 
_SIGNAL_H
 && !defed 
_PTHREAD_H


30 
	$had_sigmask
 (
__how
,

31 cڡ 
__sigt_t
 *
__ri
 
__wmask
,

32 
__sigt_t
 *
__ri
 
__dmask
)
__THROW
;

35 
	$had_kl
 (
had_t
 
__thadid
, 
__signo

__THROW
;

37 #ifde
__USE_GNU


39 
	$had_sigqueue
 (
had_t
 
__thadid
, 
__signo
,

40 cڡ 
sigv
 
__vue

__THROW
;

	@/usr/include/bits/stat.h

18 #i!
defed
 
_SYS_STAT_H
 && !defed 
_FCNTL_H


22 #ide
_BITS_STAT_H


23 
	#_BITS_STAT_H
 1

	)

26 #ide
__x86_64__


27 
	#_STAT_VER_LINUX_OLD
 1

	)

28 
	#_STAT_VER_KERNEL
 1

	)

29 
	#_STAT_VER_SVR4
 2

	)

30 
	#_STAT_VER_LINUX
 3

	)

33 
	#_MKNOD_VER_LINUX
 1

	)

34 
	#_MKNOD_VER_SVR4
 2

	)

35 
	#_MKNOD_VER
 
_MKNOD_VER_LINUX


	)

37 
	#_STAT_VER_KERNEL
 0

	)

38 
	#_STAT_VER_LINUX
 1

	)

41 
	#_MKNOD_VER_LINUX
 0

	)

44 
	#_STAT_VER
 
_STAT_VER_LINUX


	)

46 
	s


48 
__dev_t
 
	m_dev
;

49 #ide
__x86_64__


50 
	m__d1
;

52 #i
defed
 
__x86_64__
 || !defed 
__USE_FILE_OFFSET64


53 
__o_t
 
	m_o
;

55 
__o_t
 
	m___o
;

57 #ide
__x86_64__


58 
__mode_t
 
	m_mode
;

59 
__ƚk_t
 
	m_ƚk
;

61 
__ƚk_t
 
	m_ƚk
;

62 
__mode_t
 
	m_mode
;

64 
__uid_t
 
	m_uid
;

65 
__gid_t
 
	m_gid
;

66 #ifde
__x86_64__


67 
	m__d0
;

69 
__dev_t
 
	m_rdev
;

70 #ide
__x86_64__


71 
	m__d2
;

73 #i
defed
 
__x86_64__
 || !defed 
__USE_FILE_OFFSET64


74 
__off_t
 
	m_size
;

76 
__off64_t
 
	m_size
;

78 
__blksize_t
 
	m_blksize
;

79 #i
defed
 
__x86_64__
 || !defed 
__USE_FILE_OFFSET64


80 
__blkt_t
 
	m_blocks
;

82 
__blkt64_t
 
	m_blocks
;

84 #i
defed
 
__USE_MISC
 || defed 
__USE_XOPEN2K8


91 
timeec
 
	m_im
;

92 
timeec
 
	m_mtim
;

93 
timeec
 
	m_im
;

94 
	#_ime
 
_im
.
tv_c


	)

95 
	#_mtime
 
_mtim
.
tv_c


	)

96 
	#_ime
 
_im
.
tv_c


	)

98 
__time_t
 
	m_ime
;

99 
__sys_ulg_t
 
	m_imc
;

100 
__time_t
 
	m_mtime
;

101 
__sys_ulg_t
 
	m_mtimc
;

102 
__time_t
 
	m_ime
;

103 
__sys_ulg_t
 
	m_imc
;

105 #ifde
__x86_64__


106 
__sys_g_t
 
	m__glibc_rved
[3];

108 #ide
__USE_FILE_OFFSET64


109 
	m__glibc_rved4
;

110 
	m__glibc_rved5
;

112 
__o64_t
 
	m_o
;

117 #ifde
__USE_LARGEFILE64


119 
	s64


121 
__dev_t
 
	m_dev
;

122 #ifde
__x86_64__


123 
__o64_t
 
	m_o
;

124 
__ƚk_t
 
	m_ƚk
;

125 
__mode_t
 
	m_mode
;

127 
	m__d1
;

128 
__o_t
 
	m___o
;

129 
__mode_t
 
	m_mode
;

130 
__ƚk_t
 
	m_ƚk
;

132 
__uid_t
 
	m_uid
;

133 
__gid_t
 
	m_gid
;

134 #ifde
__x86_64__


135 
	m__d0
;

136 
__dev_t
 
	m_rdev
;

137 
__off_t
 
	m_size
;

139 
__dev_t
 
	m_rdev
;

140 
	m__d2
;

141 
__off64_t
 
	m_size
;

143 
__blksize_t
 
	m_blksize
;

144 
__blkt64_t
 
	m_blocks
;

145 #i
defed
 
__USE_MISC
 || defed 
__USE_XOPEN2K8


152 
timeec
 
	m_im
;

153 
timeec
 
	m_mtim
;

154 
timeec
 
	m_im
;

156 
__time_t
 
	m_ime
;

157 
__sys_ulg_t
 
	m_imc
;

158 
__time_t
 
	m_mtime
;

159 
__sys_ulg_t
 
	m_mtimc
;

160 
__time_t
 
	m_ime
;

161 
__sys_ulg_t
 
	m_imc
;

163 #ifde
__x86_64__


164 
__sys_g_t
 
	m__glibc_rved
[3];

166 
__o64_t
 
	m_o
;

172 
	#_STATBUF_ST_BLKSIZE


	)

173 
	#_STATBUF_ST_RDEV


	)

175 
	#_STATBUF_ST_NSEC


	)

179 
	#__S_IFMT
 0170000

	)

182 
	#__S_IFDIR
 0040000

	)

183 
	#__S_IFCHR
 0020000

	)

184 
	#__S_IFBLK
 0060000

	)

185 
	#__S_IFREG
 0100000

	)

186 
	#__S_IFIFO
 0010000

	)

187 
	#__S_IFLNK
 0120000

	)

188 
	#__S_IFSOCK
 0140000

	)

192 
	#__S_TYPEISMQ
(
buf
((buf)->
_mode
 - (buf)->_mode)

	)

193 
	#__S_TYPEISSEM
(
buf
((buf)->
_mode
 - (buf)->_mode)

	)

194 
	#__S_TYPEISSHM
(
buf
((buf)->
_mode
 - (buf)->_mode)

	)

198 
	#__S_ISUID
 04000

	)

199 
	#__S_ISGID
 02000

	)

200 
	#__S_ISVTX
 01000

	)

201 
	#__S_IREAD
 0400

	)

202 
	#__S_IWRITE
 0200

	)

203 
	#__S_IEXEC
 0100

	)

205 #ifde
__USE_ATFILE


206 
	#UTIME_NOW
 ((1<< 30- 1l)

	)

207 
	#UTIME_OMIT
 ((1<< 30- 2l)

	)

	@/usr/include/bits/stdio-ldbl.h

19 #ide
_STDIO_H


23 
__BEGIN_NAMESPACE_STD


24 
	$__LDBL_REDIR_DECL
 (
rtf
)

25 
	$__LDBL_REDIR_DECL
 (
tf
)

26 
	$__LDBL_REDIR_DECL
 (
rtf
)

27 
	$__LDBL_REDIR_DECL
 (
vrtf
)

28 
	$__LDBL_REDIR_DECL
 (
vtf
)

29 
	$__LDBL_REDIR_DECL
 (
vrtf
)

30 #i
defed
 
__USE_ISOC99
 && !defed 
__USE_GNU
 \

31 && !
defed
 
__REDIRECT
 \

32 && (
defed
 
__STRICT_ANSI__
 || defed 
__USE_XOPEN2K
)

33 
	$__LDBL_REDIR1_DECL
 (
fsnf
, 
__dbl___isoc99_fsnf
)

34 
	$__LDBL_REDIR1_DECL
 (
snf
, 
__dbl___isoc99_snf
)

35 
	$__LDBL_REDIR1_DECL
 (
ssnf
, 
__dbl___isoc99_ssnf
)

37 
	$__LDBL_REDIR_DECL
 (
fsnf
)

38 
	$__LDBL_REDIR_DECL
 (
snf
)

39 
	$__LDBL_REDIR_DECL
 (
ssnf
)

41 
__END_NAMESPACE_STD


43 #i
defed
 
__USE_BSD
 || defed 
__USE_ISOC99
 || defed 
__USE_UNIX98


44 
__BEGIN_NAMESPACE_C99


45 
	$__LDBL_REDIR_DECL
 (
tf
)

46 
	$__LDBL_REDIR_DECL
 (
vtf
)

47 
__END_NAMESPACE_C99


50 #ifdef 
__USE_ISOC99


51 
__BEGIN_NAMESPACE_C99


52 #i!
defed
 
__USE_GNU
 && !defed 
__REDIRECT
 \

53 && (
defed
 
__STRICT_ANSI__
 || defed 
__USE_XOPEN2K
)

54 
	$__LDBL_REDIR1_DECL
 (
vfsnf
, 
__dbl___isoc99_vfsnf
)

55 
	$__LDBL_REDIR1_DECL
 (
vsnf
, 
__dbl___isoc99_vsnf
)

56 
	$__LDBL_REDIR1_DECL
 (
vssnf
, 
__dbl___isoc99_vssnf
)

58 
	$__LDBL_REDIR_DECL
 (
vfsnf
)

59 
	$__LDBL_REDIR_DECL
 (
vssnf
)

60 
	$__LDBL_REDIR_DECL
 (
vsnf
)

62 
__END_NAMESPACE_C99


65 #ifde
__USE_XOPEN2K8


66 
	$__LDBL_REDIR_DECL
 (
vdtf
)

67 
	$__LDBL_REDIR_DECL
 (
dtf
)

70 #ifde
__USE_GNU


71 
	$__LDBL_REDIR_DECL
 (
vartf
)

72 
	$__LDBL_REDIR_DECL
 (
__artf
)

73 
	$__LDBL_REDIR_DECL
 (
artf
)

74 
	$__LDBL_REDIR_DECL
 (
oback_tf
)

75 
	$__LDBL_REDIR_DECL
 (
oback_vtf
)

78 #i
__USE_FORTIFY_LEVEL
 > 0 && 
defed
 
__ftify_funi


79 
	$__LDBL_REDIR_DECL
 (
__rtf_chk
)

80 
	$__LDBL_REDIR_DECL
 (
__vrtf_chk
)

81 #i
defed
 
__USE_BSD
 || defed 
__USE_ISOC99
 || defed 
__USE_UNIX98


82 
	$__LDBL_REDIR_DECL
 (
__tf_chk
)

83 
	$__LDBL_REDIR_DECL
 (
__vtf_chk
)

85 #i
__USE_FORTIFY_LEVEL
 > 1

86 
	$__LDBL_REDIR_DECL
 (
__rtf_chk
)

87 
	$__LDBL_REDIR_DECL
 (
__tf_chk
)

88 
	$__LDBL_REDIR_DECL
 (
__vrtf_chk
)

89 
	$__LDBL_REDIR_DECL
 (
__vtf_chk
)

90 #ifde
__USE_XOPEN2K8


91 
	$__LDBL_REDIR_DECL
 (
__dtf_chk
)

92 
	$__LDBL_REDIR_DECL
 (
__vdtf_chk
)

94 #ifde
__USE_GNU


95 
	$__LDBL_REDIR_DECL
 (
__artf_chk
)

96 
	$__LDBL_REDIR_DECL
 (
__vartf_chk
)

97 
	$__LDBL_REDIR_DECL
 (
__oback_tf_chk
)

98 
	$__LDBL_REDIR_DECL
 (
__oback_vtf_chk
)

	@/usr/include/bits/stdio.h

19 #ide
_STDIO_H


23 #ide
__ex_le


24 
	#__STDIO_INLINE
 
le


	)

26 
	#__STDIO_INLINE
 
__ex_le


	)

30 #ifde
__USE_EXTERN_INLINES


33 #i!(
__USE_FORTIFY_LEVEL
 > 0 && 
defed
 
__ftify_funi
)

35 
__STDIO_INLINE
 

36 
	$vtf
 (cڡ *
__ri
 
__fmt
, 
_G_va_li
 
__g
)

38  
	`vrtf
 (
dout
, 
__fmt
, 
__g
);

39 
	}
}

43 
__STDIO_INLINE
 

44 
	$gch
 ()

46  
	`_IO_gc
 (
d
);

47 
	}
}

50 #ifde
__USE_MISC


52 
__STDIO_INLINE
 

53 
	$fgc_uocked
 (
FILE
 *
__
)

55  
	`_IO_gc_uocked
 (
__
);

56 
	}
}

60 #i
defed
 
__USE_POSIX
 || defed 
__USE_MISC


62 
__STDIO_INLINE
 

63 
	$gc_uocked
 (
FILE
 *
__
)

65  
	`_IO_gc_uocked
 (
__
);

66 
	}
}

69 
__STDIO_INLINE
 

70 
	$gch_uocked
 ()

72  
	`_IO_gc_uocked
 (
d
);

73 
	}
}

78 
__STDIO_INLINE
 

79 
	$putch
 (
__c
)

81  
	`_IO_putc
 (
__c
, 
dout
);

82 
	}
}

85 #ifde
__USE_MISC


87 
__STDIO_INLINE
 

88 
	$utc_uocked
 (
__c
, 
FILE
 *
__am
)

90  
	`_IO_putc_uocked
 (
__c
, 
__am
);

91 
	}
}

95 #i
defed
 
__USE_POSIX
 || defed 
__USE_MISC


97 
__STDIO_INLINE
 

98 
	$putc_uocked
 (
__c
, 
FILE
 *
__am
)

100  
	`_IO_putc_uocked
 (
__c
, 
__am
);

101 
	}
}

104 
__STDIO_INLINE
 

105 
	$putch_uocked
 (
__c
)

107  
	`_IO_putc_uocked
 (
__c
, 
dout
);

108 
	}
}

112 #ifdef 
__USE_GNU


114 
__STDIO_INLINE
 
_IO_ssize_t


115 
	$gle
 (**
__l
, 
size_t
 *
__n
, 
FILE
 *
__am
)

117  
	`__gdim
 (
__l
, 
__n
, '\n', 
__am
);

118 
	}
}

122 #ifde
__USE_MISC


124 
__STDIO_INLINE
 

125 
__NTH
 (
	$of_uocked
 (
FILE
 *
__am
))

127  
	`_IO_of_uocked
 (
__am
);

128 
	}
}

131 
__STDIO_INLINE
 

132 
__NTH
 (
	$_uocked
 (
FILE
 *
__am
))

134  
	`_IO__uocked
 (
__am
);

135 
	}
}

141 #i
defed
 
__USE_MISC
 && defed 
__GNUC__
 && defed 
__OPTIMIZE__
 \

142 && !
defed
 
	g__lulus


144 
	#d_uocked
(
r
, 
size
, 
n
, 
am
) \

145 (
	`__exnsi__
 ((
	`__but_cڡt_p
 (
size
&& __but_cڡt_(
n
) \

146 && (
size_t
(
size
* (size_t(
n
) <= 8 \

147 && (
size_t
(
size
) != 0) \

148 ? ({ *
__r
 = (*(
r
); \

149 
FILE
 *
__am
 = (
am
); \

150 
size_t
 
__t
; \

151 
__t
 = (
size_t
(
size
* (size_t(
n
); \

152 
__t
 > 0; --__cnt) \

154 
__c
 = 
	`_IO_gc_uocked
 (
__am
); \

155 i(
__c
 =
EOF
) \

157 *
__r
++ = 
__c
; \

159 ((
size_t
(
size
* (size_t(
n
- 
__t
) \

160 / (
size_t
(
size
); }) \

161 : (((
	`__but_cڡt_p
 (
size
&& (
size_t
) (size) == 0) \

162 || (
	`__but_cڡt_p
 (
n
&& (
size_t
) (n) == 0)) \

164 ? (((
r
), ((
am
), ((
size
), \

165 ((
n
), (
size_t
) 0) \

166 : 
	`d_uocked
 (
r
, 
size
, 
n
, 
am
))))

	)

168 
	#fwre_uocked
(
r
, 
size
, 
n
, 
am
) \

169 (
	`__exnsi__
 ((
	`__but_cڡt_p
 (
size
&& __but_cڡt_(
n
) \

170 && (
size_t
(
size
* (size_t(
n
) <= 8 \

171 && (
size_t
(
size
) != 0) \

172 ? ({ cڡ *
__r
 = (cڡ *(
r
); \

173 
FILE
 *
__am
 = (
am
); \

174 
size_t
 
__t
; \

175 
__t
 = (
size_t
(
size
* (size_t(
n
); \

176 
__t
 > 0; --__cnt) \

177 i(
	`_IO_putc_uocked
 (*
__r
++, 
__am
=
EOF
) \

179 ((
size_t
(
size
* (size_t(
n
- 
__t
) \

180 / (
size_t
(
size
); }) \

181 : (((
	`__but_cڡt_p
 (
size
&& (
size_t
) (size) == 0) \

182 || (
	`__but_cڡt_p
 (
n
&& (
size_t
) (n) == 0)) \

184 ? (((
r
), ((
am
), ((
size
), \

185 ((
n
), (
size_t
) 0) \

186 : 
	`fwre_uocked
 (
r
, 
size
, 
n
, 
am
))))

	)

190 #unde
__STDIO_INLINE


	@/usr/include/bits/stdio2.h

19 #ide
_STDIO_H


23 
	$__rtf_chk
 (*
__ri
 
__s
, 
__ag
, 
size_t
 
__
,

24 cڡ *
__ri
 
__fm
, ...
__THROW
;

25 
	$__vrtf_chk
 (*
__ri
 
__s
, 
__ag
, 
size_t
 
__
,

26 cڡ *
__ri
 
__fm
,

27 
_G_va_li
 
__

__THROW
;

29 #ifde
__va_g_ck


30 
__ftify_funi
 

31 
	`__NTH
 (
	$rtf
 (*
__ri
 
__s
, cڡ *__ri 
__fmt
, ...))

33  
	`__but___rtf_chk
 (
__s
, 
__USE_FORTIFY_LEVEL
 - 1,

34 
	`__bos
 (
__s
), 
__fmt
, 
	`__va_g_ck
 ());

35 
	}
}

36 #i!
defed
 
__lulus


37 
	#rtf
(
r
, ...) \

38 
	`__but___rtf_chk
 (
r
, 
__USE_FORTIFY_LEVEL
 - 1, 
	`__bos
 (str), \

39 
__VA_ARGS__
)

	)

42 
__ftify_funi
 

43 
__NTH
 (
	$vrtf
 (*
__ri
 
__s
, cڡ *__ri 
__fmt
,

44 
_G_va_li
 
__
))

46  
	`__but___vrtf_chk
 (
__s
, 
__USE_FORTIFY_LEVEL
 - 1,

47 
	`__bos
 (
__s
), 
__fmt
, 
__
);

48 
	}
}

50 #i
defed
 
__USE_BSD
 || defed 
__USE_ISOC99
 || defed 
__USE_UNIX98


52 
	$__tf_chk
 (*
__ri
 
__s
, 
size_t
 
__n
, 
__ag
,

53 
size_t
 
__
, cڡ *
__ri
 
__fm
,

54 ...
__THROW
;

55 
	$__vtf_chk
 (*
__ri
 
__s
, 
size_t
 
__n
, 
__ag
,

56 
size_t
 
__
, cڡ *
__ri
 
__fm
,

57 
_G_va_li
 
__

__THROW
;

59 #ifde
__va_g_ck


60 
__ftify_funi
 

61 
	`__NTH
 (
	$tf
 (*
__ri
 
__s
, 
size_t
 
__n
,

62 cڡ *
__ri
 
__fmt
, ...))

64  
	`__but___tf_chk
 (
__s
, 
__n
, 
__USE_FORTIFY_LEVEL
 - 1,

65 
	`__bos
 (
__s
), 
__fmt
, 
	`__va_g_ck
 ());

66 
	}
}

67 #i!
defed
 
__lulus


68 
	#tf
(
r
, 
n
, ...) \

69 
	`__but___tf_chk
 (
r
, 
n
, 
__USE_FORTIFY_LEVEL
 - 1, 
	`__bos
 (str), \

70 
__VA_ARGS__
)

	)

73 
__ftify_funi
 

74 
__NTH
 (
	$vtf
 (*
__ri
 
__s
, 
size_t
 
__n
,

75 cڡ *
__ri
 
__fmt
, 
_G_va_li
 
__
))

77  
	`__but___vtf_chk
 (
__s
, 
__n
, 
__USE_FORTIFY_LEVEL
 - 1,

78 
	`__bos
 (
__s
), 
__fmt
, 
__
);

79 
	}
}

83 #i
__USE_FORTIFY_LEVEL
 > 1

85 
__rtf_chk
 (
FILE
 *
__ri
 
__am
, 
__ag
,

86 cڡ *
__ri
 
__fm
, ...);

87 
__tf_chk
 (
__ag
, cڡ *
__ri
 
__fm
, ...);

88 
__vrtf_chk
 (
FILE
 *
__ri
 
__am
, 
__ag
,

89 cڡ *
__ri
 
__fm
, 
_G_va_li
 
__
);

90 
__vtf_chk
 (
__ag
, cڡ *
__ri
 
__fm
,

91 
_G_va_li
 
__
);

93 #ifde
__va_g_ck


94 
__ftify_funi
 

95 
	$rtf
 (
FILE
 *
__ri
 
__am
, cڡ *__ri 
__fmt
, ...)

97  
	`__rtf_chk
 (
__am
, 
__USE_FORTIFY_LEVEL
 - 1, 
__fmt
,

98 
	`__va_g_ck
 ());

99 
	}
}

101 
__ftify_funi
 

102 
	$tf
 (cڡ *
__ri
 
__fmt
, ...)

104  
	`__tf_chk
 (
__USE_FORTIFY_LEVEL
 - 1, 
__fmt
, 
	`__va_g_ck
 ());

105 
	}
}

106 #i!
defed
 
__lulus


107 
	#tf
(...) \

108 
	`__tf_chk
 (
__USE_FORTIFY_LEVEL
 - 1, 
__VA_ARGS__
)

	)

109 
	#rtf
(
am
, ...) \

110 
	`__rtf_chk
 (
am
, 
__USE_FORTIFY_LEVEL
 - 1, 
__VA_ARGS__
)

	)

113 
__ftify_funi
 

114 
	$vtf
 (cڡ *
__ri
 
__fmt
, 
_G_va_li
 
__
)

116 #ifde
__USE_EXTERN_INLINES


117  
	`__vrtf_chk
 (
dout
, 
__USE_FORTIFY_LEVEL
 - 1, 
__fmt
, 
__
);

119  
	`__vtf_chk
 (
__USE_FORTIFY_LEVEL
 - 1, 
__fmt
, 
__
);

121 
	}
}

123 
__ftify_funi
 

124 
	$vrtf
 (
FILE
 *
__ri
 
__am
,

125 cڡ *
__ri
 
__fmt
, 
_G_va_li
 
__
)

127  
	`__vrtf_chk
 (
__am
, 
__USE_FORTIFY_LEVEL
 - 1, 
__fmt
, 
__
);

128 
	}
}

130 #ifde
__USE_XOPEN2K8


131 
	$__dtf_chk
 (
__fd
, 
__ag
, cڡ *
__ri
 
__fmt
,

132 ...
	`__ibu__
 ((
	`__fm__
 (
__tf__
, 3, 4)));

133 
	$__vdtf_chk
 (
__fd
, 
__ag
,

134 cڡ *
__ri
 
__fmt
, 
_G_va_li
 
__g
)

135 
	`__ibu__
 ((
	`__fm__
 (
__tf__
, 3, 0)));

137 #ifde
__va_g_ck


138 
__ftify_funi
 

139 
	$dtf
 (
__fd
, cڡ *
__ri
 
__fmt
, ...)

141  
	`__dtf_chk
 (
__fd
, 
__USE_FORTIFY_LEVEL
 - 1, 
__fmt
,

142 
	`__va_g_ck
 ());

143 
	}
}

144 #i!
defed
 
__lulus


145 
	#dtf
(
fd
, ...) \

146 
	`__dtf_chk
 (
fd
, 
__USE_FORTIFY_LEVEL
 - 1, 
__VA_ARGS__
)

	)

149 
__ftify_funi
 

150 
	$vdtf
 (
__fd
, cڡ *
__ri
 
__fmt
, 
_G_va_li
 
__
)

152  
	`__vdtf_chk
 (
__fd
, 
__USE_FORTIFY_LEVEL
 - 1, 
__fmt
, 
__
);

153 
	}
}

156 #ifde
__USE_GNU


158 
	$__artf_chk
 (**
__ri
 
__r
, 
__ag
,

159 cڡ *
__ri
 
__fmt
, ...)

160 
__THROW
 
	`__ibu__
 ((
	$__fm__
 (
__tf__
, 3, 4))
__wur
;

161 
	$__vartf_chk
 (**
__ri
 
__r
, 
__ag
,

162 cڡ *
__ri
 
__fmt
, 
_G_va_li
 
__g
)

163 
__THROW
 
	`__ibu__
 ((
	$__fm__
 (
__tf__
, 3, 0))
__wur
;

164 
	$__oback_tf_chk
 (
oback
 *
__ri
 
__oback
,

165 
__ag
, cڡ *
__ri
 
__fm
,

167 
__THROW
 
	`__ibu__
 ((
	`__fm__
 (
__tf__
, 3, 4)));

168 
	$__oback_vtf_chk
 (
oback
 *
__ri
 
__oback
,

169 
__ag
,

170 cڡ *
__ri
 
__fm
,

171 
_G_va_li
 
__gs
)

172 
__THROW
 
	`__ibu__
 ((
	`__fm__
 (
__tf__
, 3, 0)));

174 #ifde
__va_g_ck


175 
__ftify_funi
 

176 
	`__NTH
 (
	$artf
 (**
__ri
 
__r
, cڡ *__ri 
__fmt
, ...))

178  
	`__artf_chk
 (
__r
, 
__USE_FORTIFY_LEVEL
 - 1, 
__fmt
,

179 
	`__va_g_ck
 ());

180 
	}
}

182 
__ftify_funi
 

183 
__NTH
 (
	$__artf
 (**
__ri
 
__r
, cڡ *__ri 
__fmt
,

186  
	`__artf_chk
 (
__r
, 
__USE_FORTIFY_LEVEL
 - 1, 
__fmt
,

187 
	`__va_g_ck
 ());

188 
	}
}

190 
__ftify_funi
 

191 
__NTH
 (
	$oback_tf
 (
oback
 *
__ri
 
__oback
,

192 cڡ *
__ri
 
__fmt
, ...))

194  
	`__oback_tf_chk
 (
__oback
, 
__USE_FORTIFY_LEVEL
 - 1, 
__fmt
,

195 
	`__va_g_ck
 ());

196 
	}
}

197 #i!
defed
 
__lulus


198 
	#artf
(
r
, ...) \

199 
	`__artf_chk
 (
r
, 
__USE_FORTIFY_LEVEL
 - 1, 
__VA_ARGS__
)

	)

200 
	#__artf
(
r
, ...) \

201 
	`__artf_chk
 (
r
, 
__USE_FORTIFY_LEVEL
 - 1, 
__VA_ARGS__
)

	)

202 
	#oback_tf
(
oback
, ...) \

203 
	`__oback_tf_chk
 (
oback
, 
__USE_FORTIFY_LEVEL
 - 1, 
__VA_ARGS__
)

	)

206 
__ftify_funi
 

207 
__NTH
 (
	$vartf
 (**
__ri
 
__r
, cڡ *__ri 
__fmt
,

208 
_G_va_li
 
__
))

210  
	`__vartf_chk
 (
__r
, 
__USE_FORTIFY_LEVEL
 - 1, 
__fmt
, 
__
);

211 
	}
}

213 
__ftify_funi
 

214 
__NTH
 (
	$oback_vtf
 (
oback
 *
__ri
 
__oback
,

215 cڡ *
__ri
 
__fmt
, 
_G_va_li
 
__
))

217  
	`__oback_vtf_chk
 (
__oback
, 
__USE_FORTIFY_LEVEL
 - 1, 
__fmt
,

218 
__
);

219 
	}
}

225 #i!
defed
 
__USE_ISOC11
 \

226 || (
defed
 
	g__lulus
 && __lulu<201103L && !defed 
__USE_GNU
)

227 *
	$__gs_chk
 (*
__r
, 
size_t

__wur
;

228 *
	`__REDIRECT
 (
__gs_wn
, (*
__r
), 
gs
)

229 
__wur
 
	`__wǉr
 ("please use fgets or getline instead, gets can't "

232 
__ftify_funi
 
__wur
 *

233 
	$gs
 (*
__r
)

235 i(
	`__bos
 (
__r
!(
size_t
) -1)

236  
	`__gs_chk
 (
__r
, 
	`__bos
 (__str));

237  
	`__gs_wn
 (
__r
);

238 
	}
}

241 *
	$__fgs_chk
 (*
__ri
 
__s
, 
size_t
 
__size
, 
__n
,

242 
FILE
 *
__ri
 
__am

__wur
;

243 *
	`__REDIRECT
 (
__fgs_s
,

244 (*
__ri
 
__s
, 
__n
,

245 
FILE
 *
__ri
 
__am
), 
fgs

__wur
;

246 *
	`__REDIRECT
 (
__fgs_chk_wn
,

247 (*
__ri
 
__s
, 
size_t
 
__size
, 
__n
,

248 
FILE
 *
__ri
 
__am
), 
__fgs_chk
)

249 
__wur
 
	`__wǉr
 ("fgets called with bigger sizehanength "

252 
__ftify_funi
 
__wur
 *

253 
	$fgs
 (*
__ri
 
__s
, 
__n
, 
FILE
 *__ri 
__am
)

255 i(
	`__bos
 (
__s
!(
size_t
) -1)

257 i(!
	`__but_cڡt_p
 (
__n
) || __n <= 0)

258  
	`__fgs_chk
 (
__s
, 
	`__bos
 (__s), 
__n
, 
__am
);

260 i((
size_t

__n
 > 
	`__bos
 (
__s
))

261  
	`__fgs_chk_wn
 (
__s
, 
	`__bos
 (__s), 
__n
, 
__am
);

263  
	`__fgs_s
 (
__s
, 
__n
, 
__am
);

264 
	}
}

266 
size_t
 
	$__d_chk
 (*
__ri
 
__r
, 
size_t
 
__
,

267 
size_t
 
__size
, size_
__n
,

268 
FILE
 *
__ri
 
__am

__wur
;

269 
size_t
 
	`__REDIRECT
 (
__d_s
,

270 (*
__ri
 
__r
, 
size_t
 
__size
,

271 
size_t
 
__n
, 
FILE
 *
__ri
 
__am
),

272 
d

__wur
;

273 
size_t
 
	`__REDIRECT
 (
__d_chk_wn
,

274 (*
__ri
 
__r
, 
size_t
 
__
,

275 
size_t
 
__size
, size_
__n
,

276 
FILE
 *
__ri
 
__am
),

277 
__d_chk
)

278 
__wur
 
	`__wǉr
 ("fread called with bigger size *membhanength "

281 
__ftify_funi
 
__wur
 
size_t


282 
	$d
 (*
__ri
 
__r
, 
size_t
 
__size
, size_
__n
,

283 
FILE
 *
__ri
 
__am
)

285 i(
	`__bos0
 (
__r
!(
size_t
) -1)

287 i(!
	`__but_cڡt_p
 (
__size
)

288 || !
	`__but_cڡt_p
 (
__n
)

289 || (
__size
 | 
__n
>(((
size_t
) 1) << (8 *  (size_t) / 2)))

290  
	`__d_chk
 (
__r
, 
	`__bos0
 (__r), 
__size
, 
__n
, 
__am
);

292 i(
__size
 * 
__n
 > 
	`__bos0
 (
__r
))

293  
	`__d_chk_wn
 (
__r
, 
	`__bos0
 (__r), 
__size
, 
__n
, 
__am
);

295  
	`__d_s
 (
__r
, 
__size
, 
__n
, 
__am
);

296 
	}
}

298 #ifde
__USE_GNU


299 *
	$__fgs_uocked_chk
 (*
__ri
 
__s
, 
size_t
 
__size
,

300 
__n
, 
FILE
 *
__ri
 
__am

__wur
;

301 *
	`__REDIRECT
 (
__fgs_uocked_s
,

302 (*
__ri
 
__s
, 
__n
,

303 
FILE
 *
__ri
 
__am
), 
fgs_uocked

__wur
;

304 *
	`__REDIRECT
 (
__fgs_uocked_chk_wn
,

305 (*
__ri
 
__s
, 
size_t
 
__size
, 
__n
,

306 
FILE
 *
__ri
 
__am
), 
__fgs_uocked_chk
)

307 
__wur
 
	`__wǉr
 ("fgets_unlocked called with bigger sizehanength "

310 
__ftify_funi
 
__wur
 *

311 
	$fgs_uocked
 (*
__ri
 
__s
, 
__n
, 
FILE
 *__ri 
__am
)

313 i(
	`__bos
 (
__s
!(
size_t
) -1)

315 i(!
	`__but_cڡt_p
 (
__n
) || __n <= 0)

316  
	`__fgs_uocked_chk
 (
__s
, 
	`__bos
 (__s), 
__n
, 
__am
);

318 i((
size_t

__n
 > 
	`__bos
 (
__s
))

319  
	`__fgs_uocked_chk_wn
 (
__s
, 
	`__bos
 (__s), 
__n
, 
__am
);

321  
	`__fgs_uocked_s
 (
__s
, 
__n
, 
__am
);

322 
	}
}

325 #ifde
__USE_MISC


326 #unde
d_uocked


327 
size_t
 
	$__d_uocked_chk
 (*
__ri
 
__r
, 
size_t
 
__
,

328 
size_t
 
__size
, size_
__n
,

329 
FILE
 *
__ri
 
__am

__wur
;

330 
size_t
 
	`__REDIRECT
 (
__d_uocked_s
,

331 (*
__ri
 
__r
, 
size_t
 
__size
,

332 
size_t
 
__n
, 
FILE
 *
__ri
 
__am
),

333 
d_uocked

__wur
;

334 
size_t
 
	`__REDIRECT
 (
__d_uocked_chk_wn
,

335 (*
__ri
 
__r
, 
size_t
 
__
,

336 
size_t
 
__size
, size_
__n
,

337 
FILE
 *
__ri
 
__am
),

338 
__d_uocked_chk
)

339 
__wur
 
	`__wǉr
 ("fread_unlocked called with bigger size *membhan "

342 
__ftify_funi
 
__wur
 
size_t


343 
	$d_uocked
 (*
__ri
 
__r
, 
size_t
 
__size
, size_
__n
,

344 
FILE
 *
__ri
 
__am
)

346 i(
	`__bos0
 (
__r
!(
size_t
) -1)

348 i(!
	`__but_cڡt_p
 (
__size
)

349 || !
	`__but_cڡt_p
 (
__n
)

350 || (
__size
 | 
__n
>(((
size_t
) 1) << (8 *  (size_t) / 2)))

351  
	`__d_uocked_chk
 (
__r
, 
	`__bos0
 (__r), 
__size
, 
__n
,

352 
__am
);

354 i(
__size
 * 
__n
 > 
	`__bos0
 (
__r
))

355  
	`__d_uocked_chk_wn
 (
__r
, 
	`__bos0
 (__r), 
__size
, 
__n
,

356 
__am
);

359 #ifde
__USE_EXTERN_INLINES


360 i(
	`__but_cڡt_p
 (
__size
)

361 && 
	`__but_cڡt_p
 (
__n
)

362 && (
__size
 | 
__n
< (((
size_t
) 1) << (8 *  (size_t) / 2))

363 && 
__size
 * 
__n
 <= 8)

365 
size_t
 
__t
 = 
__size
 * 
__n
;

366 *
__
 = (*
__r
;

367 i(
__t
 == 0)

370 ; 
__t
 > 0; --__cnt)

372 
__c
 = 
	`_IO_gc_uocked
 (
__am
);

373 i(
__c
 =
EOF
)

375 *
__
++ = 
__c
;

377  (
__
 - (*
__r
/ 
__size
;

380  
	`__d_uocked_s
 (
__r
, 
__size
, 
__n
, 
__am
);

381 
	}
}

	@/usr/include/bits/stdio_lim.h

18 #i!
defed
 
_STDIO_H
 && !defed 
__ed_FOPEN_MAX
 && !defed 
__ed_IOV_MAX


22 #ifde
_STDIO_H


23 
	#L_tmam
 20

	)

24 
	#TMP_MAX
 238328

	)

25 
	#FILENAME_MAX
 4096

	)

27 #ifde
__USE_POSIX


28 
	#L_mid
 9

	)

29 #i!
defed
 
__USE_XOPEN2K
 || defed 
__USE_GNU


30 
	#L_curid
 9

	)

35 #i
defed
 
__ed_FOPEN_MAX
 || defed 
_STDIO_H


36 #unde
FOPEN_MAX


37 
	#FOPEN_MAX
 16

	)

40 #i
defed
 
__ed_IOV_MAX
 && !defed 
IOV_MAX


41 
	#IOV_MAX
 1024

	)

	@/usr/include/bits/stdlib-bsearch.h

19 
__ex_le
 *

20 
	$bch
 (cڡ *
__key
, cڡ *
__ba
, 
size_t
 
__nmemb
, size_
__size
,

21 
__comr__t
 
__comr
)

23 
size_t
 
__l
, 
__u
, 
__idx
;

24 cڡ *
__p
;

25 
__comris
;

27 
__l
 = 0;

28 
__u
 = 
__nmemb
;

29 
__l
 < 
__u
)

31 
__idx
 = (
__l
 + 
__u
) / 2;

32 
__p
 = (*(((cڡ *
__ba
+ (
__idx
 * 
__size
));

33 
__comris
 = (*
__comr
(
__key
, 
__p
);

34 i(
__comris
 < 0)

35 
__u
 = 
__idx
;

36 i(
__comris
 > 0)

37 
__l
 = 
__idx
 + 1;

39  (*
__p
;

42  
NULL
;

43 
	}
}

	@/usr/include/bits/stdlib-float.h

19 #ide
_STDLIB_H


23 #ifde
__USE_EXTERN_INLINES


24 
__BEGIN_NAMESPACE_STD


25 
__ex_le
 

26 
__NTH
 (
	$of
 (cڡ *
__Ō
))

28  
	`od
 (
__Ō
, (**
NULL
);

29 
	}
}

30 
	g__END_NAMESPACE_STD


	@/usr/include/bits/stdlib-ldbl.h

19 #ide
_STDLIB_H


23 #ifdef 
__USE_ISOC99


24 
__BEGIN_NAMESPACE_C99


25 
	$__LDBL_REDIR1_DECL
 (
d
, 
od
)

26 
__END_NAMESPACE_C99


29 #ifde
__USE_GNU


30 
	$__LDBL_REDIR1_DECL
 (
d_l
, 
od_l
)

33 #ifde
__USE_MISC


34 
	$__LDBL_REDIR1_DECL
 (
qecvt
, 
ecvt
)

35 
	$__LDBL_REDIR1_DECL
 (
qfcvt
, 
fcvt
)

36 
	$__LDBL_REDIR1_DECL
 (
qgcvt
, 
gcvt
)

37 
	$__LDBL_REDIR1_DECL
 (
qecvt_r
, 
ecvt_r
)

38 
	$__LDBL_REDIR1_DECL
 (
qfcvt_r
, 
fcvt_r
)

	@/usr/include/bits/stdlib.h

19 #ide
_STDLIB_H


23 *
	$__th_chk
 (cڡ *
__ri
 
__me
,

24 *
__ri
 
__sved
,

25 
size_t
 
__svedn

__THROW
 
__wur
;

26 *
	`__REDIRECT_NTH
 (
__th_s
,

27 (cڡ *
__ri
 
__me
,

28 *
__ri
 
__sved
), 
th

__wur
;

29 *
	`__REDIRECT_NTH
 (
__th_chk_wn
,

30 (cڡ *
__ri
 
__me
,

31 *
__ri
 
__sved
,

32 
size_t
 
__svedn
), 
__th_chk

__wur


33 
	`__wǉr
 ("secondrgument ofealpath must beither NULL ort "

36 
__ftify_funi
 
__wur
 *

37 
	`__NTH
 (
	$th
 (cڡ *
__ri
 
__me
, *__ri 
__sved
))

39 i(
	`__bos
 (
__sved
!(
size_t
) -1)

41 #i
defed
 
_LIBC_LIMITS_H_
 && defed 
PATH_MAX


42 i(
	`__bos
 (
__sved
< 
PATH_MAX
)

43  
	`__th_chk_wn
 (
__me
, 
__sved
, 
	`__bos
 (__resolved));

45  
	`__th_chk
 (
__me
, 
__sved
, 
	`__bos
 (__resolved));

48  
	`__th_s
 (
__me
, 
__sved
);

49 
	}
}

52 
	$__ame_r_chk
 (
__fd
, *
__buf
, 
size_t
 
__bu
,

53 
size_t
 
__ėl

__THROW
 
	`__nnu
 ((2));

54 
	`__REDIRECT_NTH
 (
__ame_r_s
, (
__fd
, *
__buf
,

55 
size_t
 
__bu
), 
ame_r
)

56 
	`__nnu
 ((2));

57 
	`__REDIRECT_NTH
 (
__ame_r_chk_wn
,

58 (
__fd
, *
__buf
, 
size_t
 
__bu
,

59 
size_t
 
__ėl
), 
__ame_r_chk
)

60 
	`__nnu
 ((2)
	`__wǉr
 ("ptsname_r called with buflen biggerhan "

63 
__ftify_funi
 

64 
	`__NTH
 (
	$ame_r
 (
__fd
, *
__buf
, 
size_t
 
__bu
))

66 i(
	`__bos
 (
__buf
!(
size_t
) -1)

68 i(!
	`__but_cڡt_p
 (
__bu
))

69  
	`__ame_r_chk
 (
__fd
, 
__buf
, 
__bu
, 
	`__bos
 (__buf));

70 i(
__bu
 > 
	`__bos
 (
__buf
))

71  
	`__ame_r_chk_wn
 (
__fd
, 
__buf
, 
__bu
, 
	`__bos
 (__buf));

73  
	`__ame_r_s
 (
__fd
, 
__buf
, 
__bu
);

74 
	}
}

77 
	$__womb_chk
 (*
__s
, 
wch_t
 
__wch
, 
size_t
 
__bu
)

78 
__THROW
 
__wur
;

79 
	`__REDIRECT_NTH
 (
__womb_s
, (*
__s
, 
wch_t
 
__wch
),

80 
womb

__wur
;

82 
__ftify_funi
 
__wur
 

83 
	`__NTH
 (
	$womb
 (*
__s
, 
wch_t
 
__wch
))

88 
	#__STDLIB_MB_LEN_MAX
 16

	)

89 #i
defed
 
MB_LEN_MAX
 && MB_LEN_MAX !
__STDLIB_MB_LEN_MAX


92 i(
	`__bos
 (
__s
!(
size_t
-1 && 
__STDLIB_MB_LEN_MAX
 > __bos (__s))

93  
	`__womb_chk
 (
__s
, 
__wch
, 
	`__bos
 (__s));

94  
	`__womb_s
 (
__s
, 
__wch
);

95 
	}
}

98 
size_t
 
	$__mbowcs_chk
 (
wch_t
 *
__ri
 
__d
,

99 cڡ *
__ri
 
__c
,

100 
size_t
 
__n
, size_
__dn

__THROW
;

101 
size_t
 
	`__REDIRECT_NTH
 (
__mbowcs_s
,

102 (
wch_t
 *
__ri
 
__d
,

103 cڡ *
__ri
 
__c
,

104 
size_t
 
__n
), 
mbowcs
);

105 
size_t
 
	`__REDIRECT_NTH
 (
__mbowcs_chk_wn
,

106 (
wch_t
 *
__ri
 
__d
,

107 cڡ *
__ri
 
__c
,

108 
size_t
 
__n
, size_
__dn
), 
__mbowcs_chk
)

109 
	`__wǉr
 ("mbstowcs called with dst buffer smallerhanen "

112 
__ftify_funi
 
size_t


113 
	`__NTH
 (
	$mbowcs
 (
wch_t
 *
__ri
 
__d
, cڡ *__ri 
__c
,

114 
size_t
 
__n
))

116 i(
	`__bos
 (
__d
!(
size_t
) -1)

118 i(!
	`__but_cڡt_p
 (
__n
))

119  
	`__mbowcs_chk
 (
__d
, 
__c
, 
__n
,

120 
	`__bos
 (
__d
/  (
wch_t
));

122 i(
__n
 > 
	`__bos
 (
__d
/  (
wch_t
))

123  
	`__mbowcs_chk_wn
 (
__d
, 
__c
, 
__n
,

124 
	`__bos
 (
__d
/  (
wch_t
));

126  
	`__mbowcs_s
 (
__d
, 
__c
, 
__n
);

127 
	}
}

130 
size_t
 
	$__wcombs_chk
 (*
__ri
 
__d
,

131 cڡ 
wch_t
 *
__ri
 
__c
,

132 
size_t
 
__n
, size_
__dn

__THROW
;

133 
size_t
 
	`__REDIRECT_NTH
 (
__wcombs_s
,

134 (*
__ri
 
__d
,

135 cڡ 
wch_t
 *
__ri
 
__c
,

136 
size_t
 
__n
), 
wcombs
);

137 
size_t
 
	`__REDIRECT_NTH
 (
__wcombs_chk_wn
,

138 (*
__ri
 
__d
,

139 cڡ 
wch_t
 *
__ri
 
__c
,

140 
size_t
 
__n
, size_
__dn
), 
__wcombs_chk
)

141 
	`__wǉr
 ("wcstombs called with dst buffer smallerhanen");

143 
__ftify_funi
 
size_t


144 
	`__NTH
 (
	$wcombs
 (*
__ri
 
__d
, cڡ 
wch_t
 *__ri 
__c
,

145 
size_t
 
__n
))

147 i(
	`__bos
 (
__d
!(
size_t
) -1)

149 i(!
	`__but_cڡt_p
 (
__n
))

150  
	`__wcombs_chk
 (
__d
, 
__c
, 
__n
, 
	`__bos
 (__dst));

151 i(
__n
 > 
	`__bos
 (
__d
))

152  
	`__wcombs_chk_wn
 (
__d
, 
__c
, 
__n
, 
	`__bos
 (__dst));

154  
	`__wcombs_s
 (
__d
, 
__c
, 
__n
);

155 
	}
}

	@/usr/include/bits/string.h

19 #ide
_STRING_H


24 
	#_STRING_ARCH_uligd
 1

	)

28 #i!
defed
 
__x86_64__
 && (defed 
__i486__
 || defed 
__ium__
 \

29 || 
defed
 
	g__iumo__
 || defed 
	g__ium4__
 \

30 || 
defed
 
	g__noca__
 || defed 
	g__om__
 \

31 || 
defed
 
	g__ce2__
 || defed 
	g__cei7__
 \

32 || 
defed
 
	g__k6__
 || defed 
	g__geode__
 \

33 || 
defed
 
	g__k8__
 || defed 
	g__hl__
 \

34 || 
defed
 
	g__amdm10__
)

38 #i!
defed
 
__NO_STRING_INLINES
 && defed 
__USE_STRING_INLINES
 \

39 && 
defed
 
	g__GNUC__
 && __GNUC__ >= 2

41 #ide
__STRING_INLINE


42 #ide
__ex_le


43 
	#__STRING_INLINE
 
le


	)

45 
	#__STRING_INLINE
 
__ex_le


	)

50 
	#__STRING_SMALL_GET16
(
c
, 
idx
) \

51 ((((cڡ *(
c
))[
idx
 + 1] << 8) \

52 | ((cڡ *(
c
))[
idx
])

	)

53 
	#__STRING_SMALL_GET32
(
c
, 
idx
) \

54 (((((cڡ *(
c
))[
idx
 + 3] << 8 \

55 | ((cڡ *(
c
))[
idx
 + 2]) << 8 \

56 | ((cڡ *(
c
))[
idx
 + 1]) << 8 \

57 | ((cڡ *(
c
))[
idx
])

	)

61 
	#_HAVE_STRING_ARCH_memy
 1

	)

62 
	#memy
(
de
, 
c
, 
n
) \

63 (
	`__exnsi__
 (
	`__but_cڡt_p
 (
n
) \

64 ? 
	`__memy_c
 ((
de
), (
c
), (
n
)) \

65 : 
	`__memy_g
 ((
de
), (
c
), (
n
))))

	)

66 
	#__memy_c
(
de
, 
c
, 
n
) \

67 ((
n
) == 0 \

68 ? (
de
) \

69 : (((
n
) % 4 == 0) \

70 ? 
	`__memy_by4
 (
de
, 
c
, 
n
) \

71 : (((
n
) % 2 == 0) \

72 ? 
	`__memy_by2
 (
de
, 
c
, 
n
) \

73 : 
	`__memy_g
 (
de
, 
c
, 
n
))))

	)

75 
__STRING_INLINE
 *
__memy_by4
 (*
__de
, cڡ *
__c
,

76 
size_t
 
__n
);

78 
__STRING_INLINE
 *

79 
	$__memy_by4
 (*
__de
, cڡ *
__c
, 
size_t
 
__n
)

81 
__d0
, 
__d1
;

82 *
__tmp
 = 
__de
;

83 
__asm__
 
__vީe__


91 : "=&r" (
__d0
), "=&r" (
__tmp
), "=&r" (
__c
), "=&r" (
__d1
)

92 : "1" (
__tmp
), "2" (
__c
), "3" (
__n
 / 4)

94  
__de
;

95 
	}
}

97 
__STRING_INLINE
 *
__memy_by2
 (*
__de
, cڡ *
__c
,

98 
size_t
 
__n
);

100 
__STRING_INLINE
 *

101 
	$__memy_by2
 (*
__de
, cڡ *
__c
, 
size_t
 
__n
)

103 
__d0
, 
__d1
;

104 *
__tmp
 = 
__de
;

105 
__asm__
 
__vީe__


118 : "=&q" (
__d0
), "=&r" (
__tmp
), "=&r" (
__c
), "=&r" (
__d1
)

119 : "1" (
__tmp
), "2" (
__c
), "3" (
__n
 / 2)

121  
__de
;

122 
	}
}

124 
__STRING_INLINE
 *
__memy_g
 (*
__de
, cڡ *
__c
, 
size_t
 
__n
);

126 
__STRING_INLINE
 *

127 
	$__memy_g
 (*
__de
, cڡ *
__c
, 
size_t
 
__n
)

129 
__d0
, 
__d1
, 
__d2
;

130 *
__tmp
 = 
__de
;

131 
__asm__
 
__vީe__


142 : "=&c" (
__d0
), "=&D" (
__d1
), "=&S" (
__d2
),

143 "=m" ( *(ru { 
__exnsi__
 
__x
[
__n
]; } *)
__de
)

144 : "0" (
__n
), "1" (
__tmp
), "2" (
__c
),

145 "m" ( *(ru { 
__exnsi__
 
__x
[
__n
]; } *)
__c
)

147  
__de
;

148 
	}
}

150 
	#_HAVE_STRING_ARCH_memmove
 1

	)

151 #ide
_FORCE_INLINES


154 
	#memmove
(
de
, 
c
, 
n

	`__memmove_g
 (de, src,)

	)

156 
__STRING_INLINE
 *
	$__memmove_g
 (*, cڡ *, 
size_t
)

157 
	`__asm__
 ("memmove");

159 
__STRING_INLINE
 *

160 
	$__memmove_g
 (*
__de
, cڡ *
__c
, 
size_t
 
__n
)

162 
__d0
, 
__d1
, 
__d2
;

163 *
__tmp
 = 
__de
;

164 i(
__de
 < 
__c
)

165 
__asm__
 
__vީe__


168 : "=&c" (
__d0
), "=&S" (
__d1
), "=&D" (
__d2
),

169 "=m" ( *(ru { 
__exnsi__
 
__x
[
__n
]; } *)
__de
)

170 : "0" (
__n
), "1" (
__c
), "2" (
__tmp
),

171 "m" ( *(ru { 
__exnsi__
 
__x
[
__n
]; } *)
__c
));

173 
__asm__
 
__vީe__


177 : "=&c" (
__d0
), "=&S" (
__d1
), "=&D" (
__d2
),

178 "=m" ( *(ru { 
__exnsi__
 
__x
[
__n
]; } *)
__de
)

179 : "0" (
__n
), "1" (__- 1 + (cڡ *
__c
),

180 "2" (
__n
 - 1 + (*
__tmp
),

181 "m" ( *(ru { 
__exnsi__
 
__x
[
__n
]; } *)
__c
));

182  
__de
;

183 
	}
}

187 
	#_HAVE_STRING_ARCH_memcmp
 1

	)

188 #ide
_FORCE_INLINES


189 #ide
__PIC__


191 
__STRING_INLINE
 

192 
	$memcmp
 (cڡ *
__s1
, cڡ *
__s2
, 
size_t
 
__n
)

194 
__d0
, 
__d1
, 
__d2
;

195 
__s
;

196 
__asm__
 
__vީe__


204 : "=&a" (
__s
), "=&S" (
__d0
), "=&D" (
__d1
), "=&c" (
__d2
)

205 : "0" (0), "1" (
__s1
), "2" (
__s2
), "3" (
__n
),

206 "m" ( *(ru { 
__exnsi__
 
__x
[
__n
]; } *)
__s1
),

207 "m" ( *(ru { 
__exnsi__
 
__x
[
__n
]; } *)
__s2
)

209  
__s
;

210 
	}
}

215 
	#_HAVE_STRING_ARCH_memt
 1

	)

216 
	#_USE_STRING_ARCH_memt
 1

	)

217 
	#memt
(
s
, 
c
, 
n
) \

218 (
	`__exnsi__
 (
	`__but_cڡt_p
 (
n
) && (n) <= 16 \

219 ? ((
n
) == 1 \

220 ? 
	`__memt_c1
 ((
s
), (
c
)) \

221 : 
	`__memt_gc
 ((
s
), (
c
), (
n
))) \

222 : (
	`__but_cڡt_p
 (
c
) \

223 ? (
	`__but_cڡt_p
 (
n
) \

224 ? 
	`__memt_c
 ((
s
), (
c
), (
n
)) \

225 : 
	`memt
 ((
s
), (
c
), (
n
))) \

226 : (
	`__but_cڡt_p
 (
n
) \

227 ? 
	`__memt_g
 ((
s
), (
c
), (
n
)) \

228 : 
	`memt
 ((
s
), (
c
), (
n
))))))

	)

230 
	#__memt_c1
(
s
, 
c
({ *
__s
 = (s); \

231 *((*
__s
((
c
); \

232 
__s
; })

	)

234 
	#__memt_gc
(
s
, 
c
, 
n
) \

235 ({ *
__s
 = (
s
); \

237 
__ui
; \

238 
__usi
; \

239 
__uc
; \

240 } *
__u
 = 
__s
; \

241 
__c
 = (((((
c
))) * 0x01010101; \

247 i((
n
) == 3 || (n) >= 5) \

248 
__asm__
 
	`__vީe__
 ("" : "" (
__c
) : "0" (__c)); \

251 
n
) \

254 
__u
->
__ui
 = 
__c
; \

255 
__u
 = 
	`__exnsi__
 ((*) __u + 4); \

257 
__u
->
__ui
 = 
__c
; \

258 
__u
 = 
	`__exnsi__
 ((*) __u + 4); \

260 
__u
->
__ui
 = 
__c
; \

261 
__u
 = 
	`__exnsi__
 ((*) __u + 4); \

263 
__u
->
__usi
 = (
__c
; \

264 
__u
 = 
	`__exnsi__
 ((*) __u + 2); \

265 
__u
->
__uc
 = (
__c
; \

269 
__u
->
__ui
 = 
__c
; \

270 
__u
 = 
	`__exnsi__
 ((*) __u + 4); \

272 
__u
->
__ui
 = 
__c
; \

273 
__u
 = 
	`__exnsi__
 ((*) __u + 4); \

275 
__u
->
__ui
 = 
__c
; \

276 
__u
 = 
	`__exnsi__
 ((*) __u + 4); \

278 
__u
->
__usi
 = (
__c
; \

282 
__u
->
__ui
 = 
__c
; \

283 
__u
 = 
	`__exnsi__
 ((*) __u + 4); \

285 
__u
->
__ui
 = 
__c
; \

286 
__u
 = 
	`__exnsi__
 ((*) __u + 4); \

288 
__u
->
__ui
 = 
__c
; \

289 
__u
 = 
	`__exnsi__
 ((*) __u + 4); \

291 
__u
->
__uc
 = (
__c
; \

295 
__u
->
__ui
 = 
__c
; \

296 
__u
 = 
	`__exnsi__
 ((*) __u + 4); \

298 
__u
->
__ui
 = 
__c
; \

299 
__u
 = 
	`__exnsi__
 ((*) __u + 4); \

301 
__u
->
__ui
 = 
__c
; \

302 
__u
 = 
	`__exnsi__
 ((*) __u + 4); \

304 
__u
->
__ui
 = 
__c
; \

309 
__s
; })

	)

311 
	#__memt_c
(
s
, 
c
, 
n
) \

312 (((
n
) % 4 == 0) \

313 ? 
	`__memt_c_by4
 (
s
, (((((
c
))) * 0x01010101,\

314 
n
) \

315 : (((
n
) % 2 == 0) \

316 ? 
	`__memt_c_by2
 (
s
, \

317 (((((
c
))) * 0x01010101,\

318 
n
) \

319 : 
	`memt
 (
s
, 
c
, 
n
)))

	)

321 
__STRING_INLINE
 *
__memt_c_by4
 (*
__s
, 
__c
,

322 
size_t
 
__n
);

324 
__STRING_INLINE
 *

325 
	$__memt_c_by4
 (*
__s
, 
__c
, 
size_t
 
__n
)

327 *
__tmp
 = 
__s
;

328 
__d0
;

329 #ifde
__i686__


330 
__asm__
 
__vީe__


333 : "=&a" (
__c
), "=&D" (
__tmp
), "=&c" (
__d0
),

334 "=m" ( *(ru { 
__exnsi__
 
__x
[
__n
]; } *)
__s
)

335 : "0" ((
__c
), "1" (
__tmp
), "2" (
__n
 / 4)

338 
__asm__
 
__vީe__


344 : "=&r" (
__c
), "=&r" (
__tmp
), "=&r" (
__d0
),

345 "=m" ( *(ru { 
__exnsi__
 
__x
[
__n
]; } *)
__s
)

346 : "0" ((
__c
), "1" (
__tmp
), "2" (
__n
 / 4)

349  
__s
;

350 
	}
}

352 
__STRING_INLINE
 *
__memt_c_by2
 (*
__s
, 
__c
,

353 
size_t
 
__n
);

355 
__STRING_INLINE
 *

356 
	$__memt_c_by2
 (*
__s
, 
__c
, 
size_t
 
__n
)

358 
__d0
, 
__d1
;

359 *
__tmp
 = 
__s
;

360 #ifde
__i686__


361 
__asm__
 
__vީe__


365 : "=&a" (
__d0
), "=&D" (
__tmp
), "=&c" (
__d1
),

366 "=m" ( *(ru { 
__exnsi__
 
__x
[
__n
]; } *)
__s
)

367 : "0" ((
__c
), "1" (
__tmp
), "2" (
__n
 / 4)

370 
__asm__
 
__vީe__


376 : "=&q" (
__d0
), "=&r" (
__tmp
), "=&r" (
__d1
),

377 "=m" ( *(ru { 
__exnsi__
 
__x
[
__n
]; } *)
__s
)

378 : "0" ((
__c
), "1" (
__tmp
), "2" (
__n
 / 4)

381  
__s
;

382 
	}
}

384 
	#__memt_g
(
s
, 
c
, 
n
) \

385 (((
n
) % 4 == 0) \

386 ? 
	`__memt_g_by4
 (
s
, 
c
, 
n
) \

387 : (((
n
) % 2 == 0) \

388 ? 
	`__memt_g_by2
 (
s
, 
c
, 
n
) \

389 : 
	`memt
 (
s
, 
c
, 
n
)))

	)

391 
__STRING_INLINE
 *
__memt_g_by4
 (*
__s
, 
__c
, 
size_t
 
__n
);

393 
__STRING_INLINE
 *

394 
	$__memt_g_by4
 (*
__s
, 
__c
, 
size_t
 
__n
)

396 *
__tmp
 = 
__s
;

397 
__d0
;

398 
__asm__
 
__vީe__


408 : "=&q" (
__c
), "=&r" (
__tmp
), "=&r" (
__d0
),

409 "=m" ( *(ru { 
__exnsi__
 
__x
[
__n
]; } *)
__s
)

410 : "0" ((
__c
), "1" (
__tmp
), "2" (
__n
 / 4)

412  
__s
;

413 
	}
}

415 
__STRING_INLINE
 *
__memt_g_by2
 (*
__s
, 
__c
, 
size_t
 
__n
);

417 
__STRING_INLINE
 *

418 
	$__memt_g_by2
 (*
__s
, 
__c
, 
size_t
 
__n
)

420 
__d0
, 
__d1
;

421 *
__tmp
 = 
__s
;

422 
__asm__
 
__vީe__


433 : "=&q" (
__d0
), "=&r" (
__tmp
), "=&r" (
__d1
),

434 "=m" ( *(ru { 
__exnsi__
 
__x
[
__n
]; } *)
__s
)

435 : "0" ((
__c
), "1" (
__tmp
), "2" (
__n
 / 4)

437  
__s
;

438 
	}
}

442 
	#_HAVE_STRING_ARCH_memchr
 1

	)

443 #ide
_FORCE_INLINES


444 
__STRING_INLINE
 *

445 
	$memchr
 (cڡ *
__s
, 
__c
, 
size_t
 
__n
)

447 
__d0
;

448 #ifde
__i686__


449 
__d1
;

451 *
__s
;

452 i(
__n
 == 0)

453  
NULL
;

454 #ifde
__i686__


455 
__asm__
 
__vީe__


459 : "=D" (
__s
), "=&c" (
__d0
), "=&r" (
__d1
)

460 : "a" (
__c
), "0" (
__s
), "1" (
__n
), "2" (1),

461 "m" ( *(ru { 
__exnsi__
 
__x
[
__n
]; } *)
__s
)

464 
__asm__
 
__vީe__


470 : "=D" (
__s
), "=&c" (
__d0
)

471 : "a" (
__c
), "0" (
__s
), "1" (
__n
),

472 "m" ( *(ru { 
__exnsi__
 
__x
[
__n
]; } *)
__s
)

475  
__s
 - 1;

476 
	}
}

479 
	#_HAVE_STRING_ARCH_memrchr
 1

	)

480 #ide
_FORCE_INLINES


481 
__STRING_INLINE
 *
__memrchr
 (cڡ *
__s
, 
__c
, 
size_t
 
__n
);

483 
__STRING_INLINE
 *

484 
	$__memrchr
 (cڡ *
__s
, 
__c
, 
size_t
 
__n
)

486 
__d0
;

487 #ifde
__i686__


488 
__d1
;

490 *
__s
;

491 i(
__n
 == 0)

492  
NULL
;

493 #ifde
__i686__


494 
__asm__
 
__vީe__


500 : "=D" (
__s
), "=&c" (
__d0
), "=&r" (
__d1
)

501 : "a" (
__c
), "0" (
__s
 + 
__n
 - 1), "1" (__n), "2" (-1),

502 "m" ( *(ru { 
__exnsi__
 
__x
[
__n
]; } *)
__s
)

505 
__asm__
 
__vީe__


512 : "=D" (
__s
), "=&c" (
__d0
)

513 : "a" (
__c
), "0" (
__s
 + 
__n
 - 1), "1" (__n),

514 "m" ( *(ru { 
__exnsi__
 
__x
[
__n
]; } *)
__s
)

517  
__s
;

518 
	}
}

519 #ifde
__USE_GNU


520 
	#memrchr
(
s
, 
c
, 
n

	`__memrchr
 ((s), (c), (n))

	)

525 
	#_HAVE_STRING_ARCH_wmemchr
 1

	)

526 
__STRING_INLINE
 *
__wmemchr
 (cڡ *
__s
, 
__c
);

528 #ide
_FORCE_INLINES


529 
__STRING_INLINE
 *

530 
	$__wmemchr
 (cڡ *
__s
, 
__c
)

532 
__d0
;

533 *
__s
;

534 
__asm__
 
__vީe__


537 : "=D" (
__s
), "=&c" (
__d0
)

538 : "a" (
__c
), "0" (
__s
), "1" (0xffffffff),

539 "m" ( *(ru { 
__x
[0xfffffff]; } *)
__s
)

541  
__s
 - 1;

542 
	}
}

543 #ifde
__USE_GNU


544 
__STRING_INLINE
 *

545 
	$wmemchr
 (cڡ *
__s
, 
__c
)

547  
	`__wmemchr
 (
__s
, 
__c
);

548 
	}
}

554 
	#_HAVE_STRING_ARCH_
 1

	)

555 
	#
(
r
) \

556 (
	`__exnsi__
 (
	`__but_cڡt_p
 (
r
) \

557 ? 
	`__but_
 (
r
) \

558 : 
	`___g
 (
r
)))

	)

559 
__STRING_INLINE
 
size_t
 
___g
 (cڡ *
__r
);

561 
__STRING_INLINE
 
size_t


562 
	$___g
 (cڡ *
__r
)

564 
__dummy
;

565 cڡ *
__tmp
 = 
__r
;

566 
__asm__
 
__vީe__


572 : "" (
__tmp
), "=&q" (
__dummy
)

573 : "0" (
__r
),

574 "m" ( *(ru { 
__x
[0xfffffff]; } *)
__r
)

576  
__tmp
 - 
__r
 - 1;

577 
	}
}

581 
	#_HAVE_STRING_ARCH_ry
 1

	)

582 
	#ry
(
de
, 
c
) \

583 (
	`__exnsi__
 (
	`__but_cڡt_p
 (
c
) \

584 ? ( ((
c
)[0]=1 && 
	`
 (src) + 1 <= 8 \

585 ? 
	`__ry_a_sml
 ((
de
), (
c
), 
	`
 (src) + 1) \

586 : (*
	`memy
 ((*(
de
), \

587 (cڡ *(
c
), \

588 
	`
 (
c
) + 1)) \

589 : 
	`__ry_g
 ((
de
), (
c
))))

	)

591 
	#__ry_a_sml
(
de
, 
c
, 

) \

592 (
	`__exnsi__
 ({ *
__de
 = (
de
); \

594 
__ui
; \

595 
__usi
; \

596 
__uc
; \

597 
__c
; \

598 } *
__u
 = (*
__de
; \

599 

) \

602 
__u
->
__uc
 = '\0'; \

605 
__u
->
__usi
 = 
	`__STRING_SMALL_GET16
 (
c
, 0); \

608 
__u
->
__usi
 = 
	`__STRING_SMALL_GET16
 (
c
, 0); \

609 
__u
 = 
	`__exnsi__
 ((*) __u + 2); \

610 
__u
->
__uc
 = '\0'; \

613 
__u
->
__ui
 = 
	`__STRING_SMALL_GET32
 (
c
, 0); \

616 
__u
->
__ui
 = 
	`__STRING_SMALL_GET32
 (
c
, 0); \

617 
__u
 = 
	`__exnsi__
 ((*) __u + 4); \

618 
__u
->
__uc
 = '\0'; \

621 
__u
->
__ui
 = 
	`__STRING_SMALL_GET32
 (
c
, 0); \

622 
__u
 = 
	`__exnsi__
 ((*) __u + 4); \

623 
__u
->
__usi
 = 
	`__STRING_SMALL_GET16
 (
c
, 4); \

626 
__u
->
__ui
 = 
	`__STRING_SMALL_GET32
 (
c
, 0); \

627 
__u
 = 
	`__exnsi__
 ((*) __u + 4); \

628 
__u
->
__usi
 = 
	`__STRING_SMALL_GET16
 (
c
, 4); \

629 
__u
 = 
	`__exnsi__
 ((*) __u + 2); \

630 
__u
->
__uc
 = '\0'; \

633 
__u
->
__ui
 = 
	`__STRING_SMALL_GET32
 (
c
, 0); \

634 
__u
 = 
	`__exnsi__
 ((*) __u + 4); \

635 
__u
->
__ui
 = 
	`__STRING_SMALL_GET32
 (
c
, 4); \

638 (*
__de
; }))

	)

640 
__STRING_INLINE
 *
__ry_g
 (*
__de
, cڡ *
__c
);

642 
__STRING_INLINE
 *

643 
	$__ry_g
 (*
__de
, cڡ *
__c
)

645 *
__tmp
 = 
__de
;

646 
__dummy
;

647 
__asm__
 
__vީe__


656 : "=&r" (
__c
), "=&r" (
__tmp
), "=&q" (
__dummy
),

657 "=m" ( *(ru { 
__x
[0xfffffff]; } *)
__de
)

658 : "0" (
__c
), "1" (
__tmp
),

659 "m" ( *(ru { 
__x
[0xfffffff]; } *)
__c
)

661  
__de
;

662 
	}
}

665 #ifde
__USE_GNU


666 
	#_HAVE_STRING_ARCH_py
 1

	)

668 
	#__py
(
de
, 
c
) \

669 (
	`__exnsi__
 (
	`__but_cڡt_p
 (
c
) \

670 ? (
	`
 (
c
) + 1 <= 8 \

671 ? 
	`__py_a_sml
 ((
de
), (
c
), 
	`
 (src) + 1) \

672 : 
	`__py_c
 ((
de
), (
c
), 
	`
 (src) + 1)) \

673 : 
	`__py_g
 ((
de
), (
c
))))

	)

674 
	#__py_c
(
de
, 
c
, 

) \

675 ((

) % 4 == 0 \

676 ? 
	`__mempy_by4
 (
de
, 
c
, 

) - 1 \

677 : ((

) % 2 == 0 \

678 ? 
	`__mempy_by2
 (
de
, 
c
, 

) - 1 \

679 : 
	`__mempy_byn
 (
de
, 
c
, 

- 1))

	)

682 
	#py
(
de
, 
c

	`__py
 ((de), (c))

	)

684 
	#__py_a_sml
(
de
, 
c
, 

) \

685 (
	`__exnsi__
 ({ union { \

686 
__ui
; \

687 
__usi
; \

688 
__uc
; \

689 
__c
; \

690 } *
__u
 = (*(
de
); \

691 

) \

694 
__u
->
__uc
 = '\0'; \

697 
__u
->
__usi
 = 
	`__STRING_SMALL_GET16
 (
c
, 0); \

698 
__u
 = 
	`__exnsi__
 ((*) __u + 1); \

701 
__u
->
__usi
 = 
	`__STRING_SMALL_GET16
 (
c
, 0); \

702 
__u
 = 
	`__exnsi__
 ((*) __u + 2); \

703 
__u
->
__uc
 = '\0'; \

706 
__u
->
__ui
 = 
	`__STRING_SMALL_GET32
 (
c
, 0); \

707 
__u
 = 
	`__exnsi__
 ((*) __u + 3); \

710 
__u
->
__ui
 = 
	`__STRING_SMALL_GET32
 (
c
, 0); \

711 
__u
 = 
	`__exnsi__
 ((*) __u + 4); \

712 
__u
->
__uc
 = '\0'; \

715 
__u
->
__ui
 = 
	`__STRING_SMALL_GET32
 (
c
, 0); \

716 
__u
 = 
	`__exnsi__
 ((*) __u + 4); \

717 
__u
->
__usi
 = 
	`__STRING_SMALL_GET16
 (
c
, 4); \

718 
__u
 = 
	`__exnsi__
 ((*) __u + 1); \

721 
__u
->
__ui
 = 
	`__STRING_SMALL_GET32
 (
c
, 0); \

722 
__u
 = 
	`__exnsi__
 ((*) __u + 4); \

723 
__u
->
__usi
 = 
	`__STRING_SMALL_GET16
 (
c
, 4); \

724 
__u
 = 
	`__exnsi__
 ((*) __u + 2); \

725 
__u
->
__uc
 = '\0'; \

728 
__u
->
__ui
 = 
	`__STRING_SMALL_GET32
 (
c
, 0); \

729 
__u
 = 
	`__exnsi__
 ((*) __u + 4); \

730 
__u
->
__ui
 = 
	`__STRING_SMALL_GET32
 (
c
, 4); \

731 
__u
 = 
	`__exnsi__
 ((*) __u + 3); \

734 (*
__u
; }))

	)

736 
__STRING_INLINE
 *
__mempy_by4
 (*
__de
, cڡ *
__c
,

737 
size_t
 
__
);

739 
__STRING_INLINE
 *

740 
	$__mempy_by4
 (*
__de
, cڡ *
__c
, 
size_t
 
__
)

742 *
__tmp
 = 
__de
;

743 
__d0
, 
__d1
;

744 
__asm__
 
__vީe__


752 : "=&r" (
__d0
), "" (
__tmp
), "=&r" (
__c
), "=&r" (
__d1
)

753 : "1" (
__tmp
), "2" (
__c
), "3" (
__
 / 4)

755  
__tmp
;

756 
	}
}

758 
__STRING_INLINE
 *
__mempy_by2
 (*
__de
, cڡ *
__c
,

759 
size_t
 
__
);

761 
__STRING_INLINE
 *

762 
	$__mempy_by2
 (*
__de
, cڡ *
__c
, 
size_t
 
__
)

764 *
__tmp
 = 
__de
;

765 
__d0
, 
__d1
;

766 
__asm__
 
__vީe__


779 : "=&q" (
__d0
), "" (
__tmp
), "=&r" (
__c
), "=&r" (
__d1
),

780 "=m" ( *(ru { 
__exnsi__
 
__x
[
__
]; } *)
__de
)

781 : "1" (
__tmp
), "2" (
__c
), "3" (
__
 / 2),

782 "m" ( *(ru { 
__exnsi__
 
__x
[
__
]; } *)
__c
)

784  
__tmp
 + 2;

785 
	}
}

787 
__STRING_INLINE
 *
__mempy_byn
 (*
__de
, cڡ *
__c
,

788 
size_t
 
__
);

790 
__STRING_INLINE
 *

791 
	$__mempy_byn
 (*
__de
, cڡ *
__c
, 
size_t
 
__
)

793 
__d0
, 
__d1
;

794 *
__tmp
 = 
__de
;

795 
__asm__
 
__vީe__


806 : "=D" (
__tmp
), "=&c" (
__d0
), "=&S" (
__d1
),

807 "=m" ( *(ru { 
__exnsi__
 
__x
[
__
]; } *)
__de
)

808 : "0" (
__tmp
), "1" (
__
), "2" (
__c
),

809 "m" ( *(ru { 
__exnsi__
 
__x
[
__
]; } *)
__c
)

811  
__tmp
;

812 
	}
}

814 
__STRING_INLINE
 *
__py_g
 (*
__de
, cڡ *
__c
);

816 
__STRING_INLINE
 *

817 
	$__py_g
 (*
__de
, cڡ *
__c
)

819 *
__tmp
 = 
__de
;

820 
__dummy
;

821 
__asm__
 
__vީe__


830 : "=&r" (
__c
), "" (
__tmp
), "=&q" (
__dummy
),

831 "=m" ( *(ru { 
__x
[0xfffffff]; } *)
__de
)

832 : "0" (
__c
), "1" (
__tmp
),

833 "m" ( *(ru { 
__x
[0xfffffff]; } *)
__c
)

835  
__tmp
 - 1;

836 
	}
}

841 
	#_HAVE_STRING_ARCH_y
 1

	)

842 
	#y
(
de
, 
c
, 
n
) \

843 (
	`__exnsi__
 (
	`__but_cڡt_p
 (
c
) \

844 ? ((
	`
 (
c
+ 1 >((
size_t
(
n
)) \

845 ? (*
	`memy
 ((*(
de
), \

846 (cڡ *(
c
), 
n
) \

847 : 
	`__y_cg
 ((
de
), (
c
), 
	`
 (c+ 1, 
n
))) \

848 : 
	`__y_gg
 ((
de
), (
c
), 
n
)))

	)

849 
	#__y_cg
(
de
, 
c
, 

, 
n
) \

850 (((

) % 4 == 0) \

851 ? 
	`__y_by4
 (
de
, 
c
, 

, 
n
) \

852 : (((

) % 2 == 0) \

853 ? 
	`__y_by2
 (
de
, 
c
, 

, 
n
) \

854 : 
	`__y_byn
 (
de
, 
c
, 

, 
n
)))

	)

856 
__STRING_INLINE
 *
__y_by4
 (*
__de
, cڡ 
__c
[],

857 
size_t
 
__
, size_
__n
);

859 
__STRING_INLINE
 *

860 
	$__y_by4
 (*
__de
, cڡ 
__c
[], 
size_t
 
__
, size_
__n
)

862 *
__tmp
 = 
__de
;

863 
__dummy1
, 
__dummy2
;

864 
__asm__
 
__vީe__


872 : "=&r" (
__dummy1
), "" (
__tmp
), "=&r" (
__c
), "=&r" (
__dummy2
),

873 "=m" ( *(ru { 
__exnsi__
 
__x
[
__
]; } *)
__de
)

874 : "1" (
__tmp
), "2" (
__c
), "3" (
__
 / 4),

875 "m" ( *(ru { 
__exnsi__
 
__x
[
__
]; } *)
__c
)

877 (
	`memt
 (
__tmp
, '\0', 
__n
 - 
__
);

878  
__de
;

879 
	}
}

881 
__STRING_INLINE
 *
__y_by2
 (*
__de
, cڡ 
__c
[],

882 
size_t
 
__
, size_
__n
);

884 
__STRING_INLINE
 *

885 
	$__y_by2
 (*
__de
, cڡ 
__c
[], 
size_t
 
__
, size_
__n
)

887 *
__tmp
 = 
__de
;

888 
__dummy1
, 
__dummy2
;

889 
__asm__
 
__vީe__


902 : "=&q" (
__dummy1
), "" (
__tmp
), "=&r" (
__c
), "=&r" (
__dummy2
),

903 "=m" ( *(ru { 
__exnsi__
 
__x
[
__
]; } *)
__de
)

904 : "1" (
__tmp
), "2" (
__c
), "3" (
__
 / 2),

905 "m" ( *(ru { 
__exnsi__
 
__x
[
__
]; } *)
__c
)

907 (
	`memt
 (
__tmp
 + 2, '\0', 
__n
 - 
__
);

908  
__de
;

909 
	}
}

911 
__STRING_INLINE
 *
__y_byn
 (*
__de
, cڡ 
__c
[],

912 
size_t
 
__
, size_
__n
);

914 
__STRING_INLINE
 *

915 
	$__y_byn
 (*
__de
, cڡ 
__c
[], 
size_t
 
__
, size_
__n
)

917 
__d0
, 
__d1
;

918 *
__tmp
 = 
__de
;

919 
__asm__
 
__vީe__


930 : "=D" (
__tmp
), "=&c" (
__d0
), "=&S" (
__d1
),

931 "=m" ( *(ru { 
__exnsi__
 
__x
[
__
]; } *)
__de
)

932 : "1" (
__
), "0" (
__tmp
),"2" (
__c
),

933 "m" ( *(ru { 
__exnsi__
 
__x
[
__
]; } *)
__c
)

935 (
	`memt
 (
__tmp
, '\0', 
__n
 - 
__
);

936  
__de
;

937 
	}
}

939 
__STRING_INLINE
 *
__y_gg
 (*
__de
, cڡ *
__c
,

940 
size_t
 
__n
);

942 
__STRING_INLINE
 *

943 
	$__y_gg
 (*
__de
, cڡ *
__c
, 
size_t
 
__n
)

945 *
__tmp
 = 
__de
;

946 
__dummy
;

947 i(
__n
 > 0)

948 
__asm__
 
__vީe__


964 : "=&r" (
__c
), "=&r" (
__tmp
), "=&q" (
__dummy
), "=&r" (
__n
)

965 : "0" (
__c
), "1" (
__tmp
), "3" (
__n
)

968  
__de
;

969 
	}
}

973 
	#_HAVE_STRING_ARCH_rt
 1

	)

974 
	#rt
(
de
, 
c
) \

975 (
	`__exnsi__
 (
	`__but_cڡt_p
 (
c
) \

976 ? 
	`__rt_c
 ((
de
), (
c
), 
	`
 (src) + 1) \

977 : 
	`__rt_g
 ((
de
), (
c
))))

	)

979 
__STRING_INLINE
 *
__rt_c
 (*
__de
, cڡ 
__c
[],

980 
size_t
 
__
);

982 
__STRING_INLINE
 *

983 
	$__rt_c
 (*
__de
, cڡ 
__c
[], 
size_t
 
__
)

985 #ifde
__i686__


986 
__d0
;

987 *
__tmp
;

988 
__asm__
 
__vީe__


990 : "=D" (
__tmp
), "=&c" (
__d0
),

991 "=m" ( *(ru { 
__x
[0xfffffff]; } *)
__de
)

992 : "0" (
__de
), "1" (0xffffffff), "a" (0),

993 "m" ( *(ru { 
__exnsi__
 
__x
[
__
]; } *)
__c
)

995 --
__tmp
;

997 *
__tmp
 = 
__de
 - 1;

998 
__asm__
 
__vީe__


1003 : "" (
__tmp
),

1004 "=m" ( *(ru { 
__x
[0xfffffff]; } *)
__de
)

1005 : "0" (
__tmp
),

1006 "m" ( *(ru { 
__exnsi__
 
__x
[
__
]; } *)
__c
)

1009 (
	`memy
 (
__tmp
, 
__c
, 
__
);

1010  
__de
;

1011 
	}
}

1013 
__STRING_INLINE
 *
__rt_g
 (*
__de
, cڡ *
__c
);

1015 
__STRING_INLINE
 *

1016 
	$__rt_g
 (*
__de
, cڡ *
__c
)

1018 *
__tmp
 = 
__de
 - 1;

1019 
__dummy
;

1020 
__asm__
 
__vީe__


1032 : "=&q" (
__dummy
), "=&r" (
__tmp
), "=&r" (
__c
),

1033 "=m" ( *(ru { 
__x
[0xfffffff]; } *)
__de
)

1034 : "1" (
__tmp
), "2" (
__c
),

1035 "m" ( *(ru { 
__x
[0xfffffff]; } *)
__c
)

1037  
__de
;

1038 
	}
}

1042 
	#_HAVE_STRING_ARCH_t
 1

	)

1043 
	#t
(
de
, 
c
, 
n
) \

1044 (
	`__exnsi__
 ({ *
__de
 = (
de
); \

1045 
	`__but_cڡt_p
 (
c
&& __but_cڡt_(
n
) \

1046 ? (
	`
 (
c
< ((
size_t
(
n
)) \

1047 ? 
	`rt
 (
__de
, (
c
)) \

1048 : (*(*)
	`__mempy
 (
	`rchr
 (
__de
, '\0'), \

1049 (cڡ *(
c
), \

1050 (
n
)0, 
__de
)) \

1051 : 
	`__t_g
 (
__de
, (
c
), (
n
)); }))

	)

1053 
__STRING_INLINE
 *
__t_g
 (*
__de
, cڡ 
__c
[],

1054 
size_t
 
__n
);

1056 
__STRING_INLINE
 *

1057 
	$__t_g
 (*
__de
, cڡ 
__c
[], 
size_t
 
__n
)

1059 *
__tmp
 = 
__de
;

1060 
__dummy
;

1061 #ifde
__i686__


1062 
__asm__
 
__vީe__


1076 : "=&a" (
__dummy
), "=&D" (
__tmp
), "=&S" (
__c
), "=&c" (
__n
)

1077 : "g" (
__n
), "0" (0), "1" (
__tmp
), "2" (
__c
), "3" (0xffffffff)

1080 --
__tmp
;

1081 
__asm__
 
__vީe__


1098 : "=&q" (
__dummy
), "=&r" (
__tmp
), "=&r" (
__c
), "=&r" (
__n
)

1099 : "1" (
__tmp
), "2" (
__c
), "3" (
__n
)

1102  
__de
;

1103 
	}
}

1107 
	#_HAVE_STRING_ARCH_rcmp
 1

	)

1108 
	#rcmp
(
s1
, 
s2
) \

1109 (
	`__exnsi__
 (
	`__but_cڡt_p
 (
s1
&& __but_cڡt_(
s2
) \

1110 && ( ((
s1
)[0]!1 || 
	`
 (s1) >= 4) \

1111 && ( ((
s2
)[0]!1 || 
	`
 (s2) >= 4) \

1112 ? 
	`memcmp
 ((cڡ *(
s1
), (cڡ *(
s2
), \

1113 (
	`
 (
s1
< s(
s2
) \

1114 ? 
	`
 (
s1
: s(
s2
)) + 1) \

1115 : (
	`__but_cڡt_p
 (
s1
) &&  ((s1)[0]) == 1 \

1116 &&  ((
s2
)[0]=1 && 
	`
 (
s1
) < 4 \

1117 ? (
	`__but_cڡt_p
 (
s2
) &&  ((s2)[0]) == 1 \

1118 ? 
	`__rcmp_cc
 ((cڡ *(
s1
), \

1119 (cڡ *(
s2
), \

1120 
	`
 (
s1
)) \

1121 : 
	`__rcmp_cg
 ((cڡ *(
s1
), \

1122 (cڡ *(
s2
), \

1123 
	`
 (
s1
))) \

1124 : (
	`__but_cڡt_p
 (
s2
&&  ((
s1
)[0]) == 1 \

1125 &&  ((
s2
)[0]=1 && 
	`
 (s2) < 4 \

1126 ? (
	`__but_cڡt_p
 (
s1
) \

1127 ? 
	`__rcmp_cc
 ((cڡ *(
s1
), \

1128 (cڡ *(
s2
), \

1129 
	`
 (
s2
)) \

1130 : 
	`__rcmp_gc
 ((cڡ *(
s1
), \

1131 (cڡ *(
s2
), \

1132 
	`
 (
s2
))) \

1133 : 
	`__rcmp_gg
 ((
s1
), (
s2
))))))

	)

1135 
	#__rcmp_cc
(
s1
, 
s2
, 
l
) \

1136 (
	`__exnsi__
 ({ 
__su
 = (
s1
)[0] - (
s2
)[0]; \

1137 i(
l
 > 0 && 
__su
 == 0) \

1139 
__su
 = (
s1
)[1] - (
s2
)[1]; \

1140 i(
l
 > 1 && 
__su
 == 0) \

1142 
__su
 = (
s1
)[2] - (
s2
)[2]; \

1143 i(
l
 > 2 && 
__su
 == 0) \

1144 
__su
 = (
s1
)[3] - (
s2
)[3]; \

1147 
__su
; }))

	)

1149 
	#__rcmp_cg
(
s1
, 
s2
, 
l1
) \

1150 (
	`__exnsi__
 ({ cڡ *
__s2
 = (
s2
); \

1151 
__su
 = (
s1
)[0] - 
__s2
[0]; \

1152 i(
l1
 > 0 && 
__su
 == 0) \

1154 
__su
 = (
s1
)[1] - 
__s2
[1]; \

1155 i(
l1
 > 1 && 
__su
 == 0) \

1157 
__su
 = (
s1
)[2] - 
__s2
[2]; \

1158 i(
l1
 > 2 && 
__su
 == 0) \

1159 
__su
 = (
s1
)[3] - 
__s2
[3]; \

1162 
__su
; }))

	)

1164 
	#__rcmp_gc
(
s1
, 
s2
, 
l2
) \

1165 (
	`__exnsi__
 ({ cڡ *
__s1
 = (
s1
); \

1166 
__su
 = 
__s1
[0] - (
s2
)[0]; \

1167 i(
l2
 > 0 && 
__su
 == 0) \

1169 
__su
 = 
__s1
[1] - (
s2
)[1]; \

1170 i(
l2
 > 1 && 
__su
 == 0) \

1172 
__su
 = 
__s1
[2] - (
s2
)[2]; \

1173 i(
l2
 > 2 && 
__su
 == 0) \

1174 
__su
 = 
__s1
[3] - (
s2
)[3]; \

1177 
__su
; }))

	)

1179 
__STRING_INLINE
 
__rcmp_gg
 (cڡ *
__s1
, cڡ *
__s2
);

1181 
__STRING_INLINE
 

1182 
	$__rcmp_gg
 (cڡ *
__s1
, cڡ *
__s2
)

1184 
__s
;

1185 
__asm__
 
__vީe__


1201 : "=q" (
__s
), "=&r" (
__s1
), "=&r" (
__s2
)

1202 : "1" (
__s1
), "2" (
__s2
),

1203 "m" ( *(ru { 
__x
[0xfffffff]; } *)
__s1
),

1204 "m" ( *(ru { 
__x
[0xfffffff]; } *)
__s2
)

1206  
__s
;

1207 
	}
}

1211 
	#_HAVE_STRING_ARCH_cmp
 1

	)

1212 
	#cmp
(
s1
, 
s2
, 
n
) \

1213 (
	`__exnsi__
 (
	`__but_cڡt_p
 (
s1
&& 
	`
 (s1< ((
size_t
(
n
)) \

1214 ? 
	`rcmp
 ((
s1
), (
s2
)) \

1215 : (
	`__but_cڡt_p
 (
s2
&& 
	`
 (s2< ((
size_t
(
n
))\

1216 ? 
	`rcmp
 ((
s1
), (
s2
)) \

1217 : 
	`__cmp_g
 ((
s1
), (
s2
), (
n
)))))

	)

1219 
__STRING_INLINE
 
__cmp_g
 (cڡ *
__s1
, cڡ *
__s2
,

1220 
size_t
 
__n
);

1222 
__STRING_INLINE
 

1223 
	$__cmp_g
 (cڡ *
__s1
, cڡ *
__s2
, 
size_t
 
__n
)

1225 
__s
;

1226 
__asm__
 
__vީe__


1245 : "=q" (
__s
), "=&r" (
__s1
), "=&r" (
__s2
), "=&r" (
__n
)

1246 : "1" (
__s1
), "2" (
__s2
), "3" (
__n
),

1247 "m" ( *(ru { 
__exnsi__
 
__x
[
__n
]; } *)
__s1
),

1248 "m" ( *(ru { 
__exnsi__
 
__x
[
__n
]; } *)
__s2
)

1250  
__s
;

1251 
	}
}

1255 
	#_HAVE_STRING_ARCH_rchr
 1

	)

1256 
	#_USE_STRING_ARCH_rchr
 1

	)

1257 
	#rchr
(
s
, 
c
) \

1258 (
	`__exnsi__
 (
	`__but_cڡt_p
 (
c
) \

1259 ? ((
c
) == '\0' \

1260 ? (*
	`__wmemchr
 ((
s
), (
c
)) \

1261 : 
	`__rchr_c
 ((
s
), ((
c
) & 0xff) << 8)) \

1262 : 
	`__rchr_g
 ((
s
), (
c
))))

	)

1264 
__STRING_INLINE
 *
__rchr_c
 (cڡ *
__s
, 
__c
);

1266 
__STRING_INLINE
 *

1267 
	$__rchr_c
 (cڡ *
__s
, 
__c
)

1269 
__d0
;

1270 *
__s
;

1271 
__asm__
 
__vީe__


1281 : "" (
__s
), "=&a" (
__d0
)

1282 : "0" (
__s
), "1" (
__c
),

1283 "m" ( *(ru { 
__x
[0xfffffff]; } *)
__s
)

1285  
__s
;

1286 
	}
}

1288 
__STRING_INLINE
 *
__rchr_g
 (cڡ *
__s
, 
__c
);

1290 
__STRING_INLINE
 *

1291 
	$__rchr_g
 (cڡ *
__s
, 
__c
)

1293 
__d0
;

1294 *
__s
;

1295 
__asm__
 
__vީe__


1306 : "" (
__s
), "=&a" (
__d0
)

1307 : "0" (
__s
), "1" (
__c
),

1308 "m" ( *(ru { 
__x
[0xfffffff]; } *)
__s
)

1310  
__s
;

1311 
	}
}

1315 
	#_HAVE_STRING_ARCH_rchul
 1

	)

1316 
	#__rchul
(
s
, 
c
) \

1317 (
	`__exnsi__
 (
	`__but_cڡt_p
 (
c
) \

1318 ? ((
c
) == '\0' \

1319 ? (*
	`__wmemchr
 ((
s
), 
c
) \

1320 : 
	`__rchul_c
 ((
s
), ((
c
) & 0xff) << 8)) \

1321 : 
	`__rchul_g
 ((
s
), 
c
)))

	)

1323 
__STRING_INLINE
 *
__rchul_c
 (cڡ *
__s
, 
__c
);

1325 
__STRING_INLINE
 *

1326 
	$__rchul_c
 (cڡ *
__s
, 
__c
)

1328 
__d0
;

1329 *
__s
;

1330 
__asm__
 
__vީe__


1340 : "" (
__s
), "=&a" (
__d0
)

1341 : "0" (
__s
), "1" (
__c
),

1342 "m" ( *(ru { 
__x
[0xfffffff]; } *)
__s
)

1344  
__s
;

1345 
	}
}

1347 
__STRING_INLINE
 *
__rchul_g
 (cڡ *
__s
, 
__c
);

1349 
__STRING_INLINE
 *

1350 
	$__rchul_g
 (cڡ *
__s
, 
__c
)

1352 
__d0
;

1353 *
__s
;

1354 
__asm__
 
__vީe__


1365 : "" (
__s
), "=&a" (
__d0
)

1366 : "0" (
__s
), "1" (
__c
),

1367 "m" ( *(ru { 
__x
[0xfffffff]; } *)
__s
)

1369  
__s
;

1370 
	}
}

1371 #ifde
__USE_GNU


1372 
	#rchul
(
s
, 
c

	`__rchul
 ((s), (c))

	)

1376 #i
defed
 
__USE_BSD
 || defed 
__USE_XOPEN_EXTENDED


1378 
	#_HAVE_STRING_ARCH_dex
 1

	)

1379 
	#dex
(
s
, 
c
) \

1380 (
	`__exnsi__
 (
	`__but_cڡt_p
 (
c
) \

1381 ? 
	`__rchr_c
 ((
s
), ((
c
) & 0xff) << 8) \

1382 : 
	`__rchr_g
 ((
s
), (
c
))))

	)

1387 
	#_HAVE_STRING_ARCH_chr
 1

	)

1388 
	#chr
(
s
, 
c
) \

1389 (
	`__exnsi__
 (
	`__but_cڡt_p
 (
c
) \

1390 ? 
	`__chr_c
 ((
s
), ((
c
) & 0xff) << 8) \

1391 : 
	`__chr_g
 ((
s
), (
c
))))

	)

1393 #ifde
__i686__


1394 
__STRING_INLINE
 *
__chr_c
 (cڡ *
__s
, 
__c
);

1396 
__STRING_INLINE
 *

1397 
	$__chr_c
 (cڡ *
__s
, 
__c
)

1399 
__d0
, 
__d1
;

1400 *
__s
;

1401 
__asm__
 
__vީe__


1409 : "=d" (
__s
), "=&S" (
__d0
), "=&a" (
__d1
)

1410 : "0" (1), "1" (
__s
), "2" (
__c
),

1411 "m" ( *(ru { 
__x
[0xfffffff]; } *)
__s
)

1413  
__s
 - 1;

1414 
	}
}

1416 
__STRING_INLINE
 *
__chr_g
 (cڡ *
__s
, 
__c
);

1418 
__STRING_INLINE
 *

1419 
	$__chr_g
 (cڡ *
__s
, 
__c
)

1421 
__d0
, 
__d1
;

1422 *
__s
;

1423 
__asm__
 
__vީe__


1432 : "=d" (
__s
), "=&S" (
__d0
), "=&a" (
__d1
)

1433 : "0" (1), "1" (
__s
), "2" (
__c
),

1434 "m" ( *(ru { 
__x
[0xfffffff]; } *)
__s
)

1436  
__s
 - 1;

1437 
	}
}

1439 
__STRING_INLINE
 *
__chr_c
 (cڡ *
__s
, 
__c
);

1441 
__STRING_INLINE
 *

1442 
	$__chr_c
 (cڡ *
__s
, 
__c
)

1444 
__d0
, 
__d1
;

1445 *
__s
;

1446 
__asm__
 
__vީe__


1456 : "=d" (
__s
), "=&S" (
__d0
), "=&a" (
__d1
)

1457 : "0" (0), "1" (
__s
), "2" (
__c
),

1458 "m" ( *(ru { 
__x
[0xfffffff]; } *)
__s
)

1460  
__s
;

1461 
	}
}

1463 
__STRING_INLINE
 *
__chr_g
 (cڡ *
__s
, 
__c
);

1465 
__STRING_INLINE
 *

1466 
	$__chr_g
 (cڡ *
__s
, 
__c
)

1468 
__d0
, 
__d1
;

1469 *
__s
;

1470 
__asm__
 
__vީe__


1481 : "" (
__s
), "=&S" (
__d0
), "=&a" (
__d1
)

1482 : "0" (0), "1" (
__s
), "2" (
__c
),

1483 "m" ( *(ru { 
__x
[0xfffffff]; } *)
__s
)

1485  
__s
;

1486 
	}
}

1490 #i
defed
 
__USE_BSD
 || defed 
__USE_XOPEN_EXTENDED


1492 
	#_HAVE_STRING_ARCH_rdex
 1

	)

1493 
	#rdex
(
s
, 
c
) \

1494 (
	`__exnsi__
 (
	`__but_cڡt_p
 (
c
) \

1495 ? 
	`__chr_c
 ((
s
), ((
c
) & 0xff) << 8) \

1496 : 
	`__chr_g
 ((
s
), (
c
))))

	)

1502 
	#_HAVE_STRING_ARCH_rcn
 1

	)

1503 
	#rcn
(
s
, 
je
) \

1504 (
	`__exnsi__
 (
	`__but_cڡt_p
 (
je
) &&  ((reject)[0]) == 1 \

1505 ? ((
je
)[0] == '\0' \

1506 ? 
	`
 (
s
) \

1507 : ((
je
)[1] == '\0' \

1508 ? 
	`__rcn_c1
 ((
s
), (((
je
)[0] << 8) & 0xff00)) \

1509 : 
	`__rcn_cg
 ((
s
), (
je
), 
	`
 (reject)))) \

1510 : 
	`__rcn_g
 ((
s
), (
je
))))

	)

1512 
__STRING_INLINE
 
size_t
 
__rcn_c1
 (cڡ *
__s
, 
__je
);

1514 #ide
_FORCE_INLINES


1515 
__STRING_INLINE
 
size_t


1516 
	$__rcn_c1
 (cڡ *
__s
, 
__je
)

1518 
__d0
;

1519 *
__s
;

1520 
__asm__
 
__vީe__


1529 : "" (
__s
), "=&a" (
__d0
)

1530 : "0" (
__s
), "1" (
__je
),

1531 "m" ( *(ru { 
__x
[0xfffffff]; } *)
__s
)

1533  (
__s
 - 1- 
__s
;

1534 
	}
}

1537 
__STRING_INLINE
 
size_t
 
__rcn_cg
 (cڡ *
__s
, cڡ 
__je
[],

1538 
size_t
 
__je_n
);

1540 
__STRING_INLINE
 
size_t


1541 
	$__rcn_cg
 (cڡ *
__s
, cڡ 
__je
[], 
size_t
 
__je_n
)

1543 
__d0
, 
__d1
, 
__d2
;

1544 cڡ *
__s
;

1545 
__asm__
 
__vީe__


1556 : "=S" (
__s
), "=&a" (
__d0
), "=&c" (
__d1
), "=&D" (
__d2
)

1557 : "0" (
__s
), "d" (
__je
), "g" (
__je_n
)

1559  (
__s
 - 1- 
__s
;

1560 
	}
}

1562 
__STRING_INLINE
 
size_t
 
__rcn_g
 (cڡ *
__s
, cڡ *
__je
);

1563 #ifde
__PIC__


1565 
__STRING_INLINE
 
size_t


1566 
	$__rcn_g
 (cڡ *
__s
, cڡ *
__je
)

1568 
__d0
, 
__d1
, 
__d2
;

1569 cڡ *
__s
;

1570 
__asm__
 
__vީe__


1587 : "=S" (
__s
), "=&a" (
__d0
), "=&c" (
__d1
), "=&D" (
__d2
)

1588 : "r" (
__je
), "0" (
__s
), "1" (0), "2" (0xffffffff)

1590  (
__s
 - 1- 
__s
;

1591 
	}
}

1593 
__STRING_INLINE
 
size_t


1594 
	$__rcn_g
 (cڡ *
__s
, cڡ *
__je
)

1596 
__d0
, 
__d1
, 
__d2
, 
__d3
;

1597 cڡ *
__s
;

1598 
__asm__
 
__vީe__


1612 : "=S" (
__s
), "=&a" (
__d0
), "=&c" (
__d1
), "=&D" (
__d2
), "=&d" (
__d3
)

1613 : "0" (
__s
), "1" (0), "2" (0xffffffff), "3" (
__je
), "b" (__reject)

1616  (
__s
 - 1- 
__s
;

1617 
	}
}

1623 
	#_HAVE_STRING_ARCH_rn
 1

	)

1624 
	#rn
(
s
, 
ac
) \

1625 (
	`__exnsi__
 (
	`__but_cڡt_p
 (
ac
) &&  ((accept)[0]) == 1 \

1626 ? ((
ac
)[0] == '\0' \

1627 ? (((
s
), 0) \

1628 : ((
ac
)[1] == '\0' \

1629 ? 
	`__rn_c1
 ((
s
), (((
ac
)[0] << 8 ) & 0xff00)) \

1630 : 
	`__rn_cg
 ((
s
), (
ac
), 
	`
 (accept)))) \

1631 : 
	`__rn_g
 ((
s
), (
ac
))))

	)

1633 #ide
_FORCE_INLINES


1634 
__STRING_INLINE
 
size_t
 
__rn_c1
 (cڡ *
__s
, 
__ac
);

1636 
__STRING_INLINE
 
size_t


1637 
	$__rn_c1
 (cڡ *
__s
, 
__ac
)

1639 
__d0
;

1640 *
__s
;

1642 
__asm__
 
__vީe__


1648 : "" (
__s
), "=&q" (
__d0
)

1649 : "0" (
__s
), "1" (
__ac
),

1650 "m" ( *(ru { 
__x
[0xfffffff]; } *)
__s
)

1652  (
__s
 - 1- 
__s
;

1653 
	}
}

1656 
__STRING_INLINE
 
size_t
 
__rn_cg
 (cڡ *
__s
, cڡ 
__ac
[],

1657 
size_t
 
__ac_n
);

1659 
__STRING_INLINE
 
size_t


1660 
	$__rn_cg
 (cڡ *
__s
, cڡ 
__ac
[], 
size_t
 
__ac_n
)

1662 
__d0
, 
__d1
, 
__d2
;

1663 cڡ *
__s
;

1664 
__asm__
 
__vީe__


1675 : "=S" (
__s
), "=&a" (
__d0
), "=&c" (
__d1
), "=&D" (
__d2
)

1676 : "0" (
__s
), "g" (
__ac
), "g" (
__ac_n
),

1679 "m" ( *(ru { 
__x
[0xfffffff]; } *)
__s
),

1680 "m" ( *(ru { 
__exnsi__
 
__x
[
__ac_n
]; } *)
__ac
)

1682  (
__s
 - 1- 
__s
;

1683 
	}
}

1685 
__STRING_INLINE
 
size_t
 
__rn_g
 (cڡ *
__s
, cڡ *
__ac
);

1686 #ifde
__PIC__


1688 
__STRING_INLINE
 
size_t


1689 
	$__rn_g
 (cڡ *
__s
, cڡ *
__ac
)

1691 
__d0
, 
__d1
, 
__d2
;

1692 cڡ *
__s
;

1693 
__asm__
 
__vީe__


1709 : "=S" (
__s
), "=&a" (
__d0
), "=&c" (
__d1
), "=&D" (
__d2
)

1710 : "d" (
__ac
), "0" (
__s
), "1" (0), "2" (0xffffffff), "3" (__accept)

1712  (
__s
 - 1- 
__s
;

1713 
	}
}

1715 
__STRING_INLINE
 
size_t


1716 
	$__rn_g
 (cڡ *
__s
, cڡ *
__ac
)

1718 
__d0
, 
__d1
, 
__d2
, 
__d3
;

1719 cڡ *
__s
;

1720 
__asm__
 
__vީe__


1734 : "=S" (
__s
), "=&a" (
__d0
), "=&c" (
__d1
), "=&D" (
__d2
), "=&d" (
__d3
)

1735 : "0" (
__s
), "1" (0), "2" (0xffffffff), "3" (
__ac
), "b" (__accept)

1737  (
__s
 - 1- 
__s
;

1738 
	}
}

1743 
	#_HAVE_STRING_ARCH_brk
 1

	)

1744 
	#brk
(
s
, 
ac
) \

1745 (
	`__exnsi__
 (
	`__but_cڡt_p
 (
ac
) &&  ((accept)[0]) == 1 \

1746 ? ((
ac
)[0] == '\0' \

1747 ? (((
s
), (*) 0) \

1748 : ((
ac
)[1] == '\0' \

1749 ? 
	`rchr
 ((
s
), (
ac
)[0]) \

1750 : 
	`__brk_cg
 ((
s
), (
ac
), 
	`
 (accept)))) \

1751 : 
	`__brk_g
 ((
s
), (
ac
))))

	)

1753 
__STRING_INLINE
 *
__brk_cg
 (cڡ *
__s
, cڡ 
__ac
[],

1754 
size_t
 
__ac_n
);

1756 
__STRING_INLINE
 *

1757 
	$__brk_cg
 (cڡ *
__s
, cڡ 
__ac
[], 
size_t
 
__ac_n
)

1759 
__d0
, 
__d1
, 
__d2
;

1760 *
__s
;

1761 
__asm__
 
__vީe__


1776 : "=S" (
__s
), "=&a" (
__d0
), "=&c" (
__d1
), "=&D" (
__d2
)

1777 : "0" (
__s
), "d" (
__ac
), "g" (
__ac_n
)

1779  
__s
;

1780 
	}
}

1782 
__STRING_INLINE
 *
__brk_g
 (cڡ *
__s
, cڡ *
__ac
);

1783 #ifde
__PIC__


1785 
__STRING_INLINE
 *

1786 
	$__brk_g
 (cڡ *
__s
, cڡ *
__ac
)

1788 
__d0
, 
__d1
, 
__d2
;

1789 *
__s
;

1790 
__asm__
 
__vީe__


1811 : "=S" (
__s
), "=&a" (
__d0
), "=&c" (
__d1
), "=&D" (
__d2
)

1812 : "d" (
__ac
), "0" (
__s
), "1" (0), "2" (0xffffffff)

1814  
__s
;

1815 
	}
}

1817 
__STRING_INLINE
 *

1818 
	$__brk_g
 (cڡ *
__s
, cڡ *
__ac
)

1820 
__d0
, 
__d1
, 
__d2
, 
__d3
;

1821 *
__s
;

1822 
__asm__
 
__vީe__


1841 : "=S" (
__s
), "=&a" (
__d0
), "=&c" (
__d1
), "=&d" (
__d2
), "=&D" (
__d3
)

1842 : "0" (
__s
), "1" (0), "2" (0xffffffff), "b" (
__ac
)

1844  
__s
;

1845 
	}
}

1850 
	#_HAVE_STRING_ARCH_rr
 1

	)

1851 
	#rr
(
hayack
, 
ed
) \

1852 (
	`__exnsi__
 (
	`__but_cڡt_p
 (
ed
) &&  ((needle)[0]) == 1 \

1853 ? ((
ed
)[0] == '\0' \

1854 ? (
hayack
) \

1855 : ((
ed
)[1] == '\0' \

1856 ? 
	`rchr
 ((
hayack
), (
ed
)[0]) \

1857 : 
	`__rr_cg
 ((
hayack
), (
ed
), \

1858 
	`
 (
ed
)))) \

1859 : 
	`__rr_g
 ((
hayack
), (
ed
))))

	)

1863 
__STRING_INLINE
 *
__rr_cg
 (cڡ *
__hayack
,

1864 cڡ 
__ed
[],

1865 
size_t
 
__ed_n
);

1867 
__STRING_INLINE
 *

1868 
	$__rr_cg
 (cڡ *
__hayack
, cڡ 
__ed
[],

1869 
size_t
 
__ed_n
)

1871 
__d0
, 
__d1
, 
__d2
;

1872 *
__s
;

1873 
__asm__
 
__vީe__


1886 : "=&a" (
__s
), "=&S" (
__d0
), "=&D" (
__d1
), "=&c" (
__d2
)

1887 : "g" (
__ed_n
), "1" (
__hayack
), "d" (
__ed
)

1889  
__s
;

1890 
	}
}

1892 
__STRING_INLINE
 *
__rr_g
 (cڡ *
__hayack
,

1893 cڡ *
__ed
);

1894 #ifde
__PIC__


1896 
__STRING_INLINE
 *

1897 
	$__rr_g
 (cڡ *
__hayack
, cڡ *
__ed
)

1899 
__d0
, 
__d1
, 
__d2
;

1900 *
__s
;

1901 
__asm__
 
__vީe__


1920 : "=&a" (
__s
), "=&c" (
__d0
), "=&S" (
__d1
), "=&D" (
__d2
)

1921 : "0" (0), "1" (0xffffffff), "2" (
__hayack
), "3" (
__ed
),

1922 "d" (
__ed
)

1924  
__s
;

1925 
	}
}

1927 
__STRING_INLINE
 *

1928 
	$__rr_g
 (cڡ *
__hayack
, cڡ *
__ed
)

1930 
__d0
, 
__d1
, 
__d2
, 
__d3
;

1931 *
__s
;

1932 
__asm__
 
__vީe__


1949 : "=&a" (
__s
), "=&c" (
__d0
), "=&S" (
__d1
), "=&D" (
__d2
), "=&d" (
__d3
)

1950 : "0" (0), "1" (0xffffffff), "2" (
__hayack
), "3" (
__ed
),

1951 "b" (
__ed
)

1953  
__s
;

1954 
	}
}

1960 #i
defed
 
__USE_BSD
 || defed 
__USE_XOPEN_EXTENDED


1961 #ifde
__i686__


1962 
	#_HAVE_STRING_ARCH_ffs
 1

	)

1963 
	#ffs
(
wd
(
	`__but_cڡt_p
 (word) \

1964 ? 
	`__but_ffs
 (
wd
) \

1965 : ({ 
__t
, 
__tmp
; \

1966 
__asm__
 
__vީe__
 \

1969 : "=&r" (
__t
), "" (
__tmp
) \

1970 : "rm" (
wd
), "1" (-1)); \

1971 
__t
 + 1; }))

	)

1973 #ide
ff


1974 
	#ff
(
wd

	`ffs
(wd)

	)

1979 #ide
_FORCE_INLINES


1980 #unde
__STRING_INLINE


	@/usr/include/bits/string2.h

20 #ide
_STRING_H


24 #ide
__NO_STRING_INLINES


41 #ide
__STRING_INLINE


42 #ifde
__lulus


43 
	#__STRING_INLINE
 
le


	)

45 
	#__STRING_INLINE
 
__ex_le


	)

49 #i
_STRING_ARCH_uligd


51 
	~<dn.h
>

52 
	~<bs/tys.h
>

54 #i
__BYTE_ORDER
 =
__LITTLE_ENDIAN


55 
	#__STRING2_SMALL_GET16
(
c
, 
idx
) \

56 (((cڡ *(cڡ *(
c
))[
idx
 + 1] << 8 \

57 | ((cڡ *(cڡ *(
c
))[
idx
])

	)

58 
	#__STRING2_SMALL_GET32
(
c
, 
idx
) \

59 (((((cڡ *(cڡ *(
c
))[
idx
 + 3] << 8 \

60 | ((cڡ *(cڡ *(
c
))[
idx
 + 2]) << 8 \

61 | ((cڡ *(cڡ *(
c
))[
idx
 + 1]) << 8 \

62 | ((cڡ *(cڡ *(
c
))[
idx
])

	)

64 
	#__STRING2_SMALL_GET16
(
c
, 
idx
) \

65 (((cڡ *(cڡ *(
c
))[
idx
] << 8 \

66 | ((cڡ *(cڡ *(
c
))[
idx
 + 1])

	)

67 
	#__STRING2_SMALL_GET32
(
c
, 
idx
) \

68 (((((cڡ *(cڡ *(
c
))[
idx
] << 8 \

69 | ((cڡ *(cڡ *(
c
))[
idx
 + 1]) << 8 \

70 | ((cڡ *(cڡ *(
c
))[
idx
 + 2]) << 8 \

71 | ((cڡ *(cڡ *(
c
))[
idx
 + 3])

	)

76 
	#__STRING2_COPY_TYPE
(
N
) \

77 ru { 
__r
[
N
]; } \

78 
	t__ibu__
 ((
	t__cked__
)
	t__STRING2_COPY_ARR
##
	tN


	)

79 
	t__STRING2_COPY_TYPE
 (2);

80 
__STRING2_COPY_TYPE
 (3);

81 
__STRING2_COPY_TYPE
 (4);

82 
__STRING2_COPY_TYPE
 (5);

83 
__STRING2_COPY_TYPE
 (6);

84 
__STRING2_COPY_TYPE
 (7);

85 
__STRING2_COPY_TYPE
 (8);

86 #unde
__STRING2_COPY_TYPE


92 
	#__rg2_1br_p
(
__x
) \

93 ((
size_t
)(cڡ *)((
__x
+ 1- (size_t)(cڡ *)(__x=1)

	)

96 #i!
defed
 
_HAVE_STRING_ARCH_memt


97 #i!
__GNUC_PREREQ
 (3, 0)

98 #i
_STRING_ARCH_uligd


99 
	#memt
(
s
, 
c
, 
n
) \

100 (
	`__exnsi__
 (
	`__but_cڡt_p
 (
n
) && (n) <= 16 \

101 ? ((
n
) == 1 \

102 ? 
	`__memt_1
 (
s
, 
c
) \

103 : 
	`__memt_gc
 (
s
, 
c
, 
n
)) \

104 : (
	`__but_cڡt_p
 (
c
) && (c) == '\0' \

105 ? ({ *
__s
 = (
s
); 
	`__bzo
 (__s, 
n
); __s; }) \

106 : 
	`memt
 (
s
, 
c
, 
n
))))

	)

108 
	#__memt_1
(
s
, 
c
({ *
__s
 = (s); \

109 *((
__ut8_t
 *
__s
(__ut8_t
c
; __s; })

	)

111 
	#__memt_gc
(
s
, 
c
, 
n
) \

112 ({ *
__s
 = (
s
); \

114 
__ui
; \

115 
__usi
; \

116 
__uc
; \

117 } *
__u
 = 
__s
; \

118 
__ut8_t
 
__c
 = (__ut8_t(
c
); \

121 ((
n
)) \

124 
__u
->
__ui
 = 
__c
 * 0x01010101; \

125 
__u
 = 
	`__exnsi__
 ((*) __u + 4); \

127 
__u
->
__ui
 = 
__c
 * 0x01010101; \

128 
__u
 = 
	`__exnsi__
 ((*) __u + 4); \

130 
__u
->
__ui
 = 
__c
 * 0x01010101; \

131 
__u
 = 
	`__exnsi__
 ((*) __u + 4); \

133 
__u
->
__usi
 = (
__c
 * 0x0101; \

134 
__u
 = 
	`__exnsi__
 ((*) __u + 2); \

135 
__u
->
__uc
 = (
__c
; \

139 
__u
->
__ui
 = 
__c
 * 0x01010101; \

140 
__u
 = 
	`__exnsi__
 ((*) __u + 4); \

142 
__u
->
__ui
 = 
__c
 * 0x01010101; \

143 
__u
 = 
	`__exnsi__
 ((*) __u + 4); \

145 
__u
->
__ui
 = 
__c
 * 0x01010101; \

146 
__u
 = 
	`__exnsi__
 ((*) __u + 4); \

148 
__u
->
__usi
 = (
__c
 * 0x0101; \

152 
__u
->
__ui
 = 
__c
 * 0x01010101; \

153 
__u
 = 
	`__exnsi__
 ((*) __u + 4); \

155 
__u
->
__ui
 = 
__c
 * 0x01010101; \

156 
__u
 = 
	`__exnsi__
 ((*) __u + 4); \

158 
__u
->
__ui
 = 
__c
 * 0x01010101; \

159 
__u
 = 
	`__exnsi__
 ((*) __u + 4); \

161 
__u
->
__uc
 = (
__c
; \

165 
__u
->
__ui
 = 
__c
 * 0x01010101; \

166 
__u
 = 
	`__exnsi__
 ((*) __u + 4); \

168 
__u
->
__ui
 = 
__c
 * 0x01010101; \

169 
__u
 = 
	`__exnsi__
 ((*) __u + 4); \

171 
__u
->
__ui
 = 
__c
 * 0x01010101; \

172 
__u
 = 
	`__exnsi__
 ((*) __u + 4); \

174 
__u
->
__ui
 = 
__c
 * 0x01010101; \

179 
__s
; })

	)

181 
	#memt
(
s
, 
c
, 
n
) \

182 (
	`__exnsi__
 (
	`__but_cڡt_p
 (
c
) && (c) == '\0' \

183 ? ({ *
__s
 = (
s
); 
	`__bzo
 (__s, 
n
); __s; }) \

184 : 
	`memt
 (
s
, 
c
, 
n
)))

	)

193 #i
__GNUC_PREREQ
 (2, 91)

194 
	#__bzo
(
s
, 
n

	`__but_memt
 (s, '\0',)

	)

202 #ifde
__USE_GNU


203 #i!
defed
 
_HAVE_STRING_ARCH_mempy
 || defed 
_FORCE_INLINES


204 #ide
_HAVE_STRING_ARCH_mempy


205 #i
__GNUC_PREREQ
 (3, 4)

206 
	#__mempy
(
de
, 
c
, 
n

	`__but_mempy
 (de, src,)

	)

207 #i
__GNUC_PREREQ
 (3, 0)

208 
	#__mempy
(
de
, 
c
, 
n
) \

209 (
	`__exnsi__
 (
	`__but_cڡt_p
 (
c
&& __but_cڡt_(
n
) \

210 && 
	`__rg2_1br_p
 (
c
&& 
n
 <= 8 \

211 ? 
	`__but_memy
 (
de
, 
c
, 
n
) + (n) \

212 : 
	`__mempy
 (
de
, 
c
, 
n
)))

	)

214 
	#__mempy
(
de
, 
c
, 
n
) \

215 (
	`__exnsi__
 (
	`__but_cڡt_p
 (
c
&& __but_cڡt_(
n
) \

216 && 
	`__rg2_1br_p
 (
c
&& 
n
 <= 8 \

217 ? 
	`__mempy_sml
 (
de
, 
	`__mempy_gs
 (
c
), 
n
) \

218 : 
	`__mempy
 (
de
, 
c
, 
n
)))

	)

222 
	#mempy
(
de
, 
c
, 
n

	`__mempy
 (de, src,)

	)

225 #i!
__GNUC_PREREQ
 (3, 0|| 
defed
 
_FORCE_INLINES


226 #i
_STRING_ARCH_uligd


227 #ide
_FORCE_INLINES


228 
	#__mempy_gs
(
c
) \

229 ((cڡ *(
c
))[0], ((const *) (src))[2], \

230 ((cڡ *(
c
))[4], ((const *) (src))[6], \

231 
__exnsi__
 
	`__STRING2_SMALL_GET16
 (
c
, 0), \

232 
__exnsi__
 
	`__STRING2_SMALL_GET16
 (
c
, 4), \

233 
__exnsi__
 
	`__STRING2_SMALL_GET32
 (
c
, 0), \

234 
__exnsi__
 
	`__STRING2_SMALL_GET32
 (
c
, 4)

	)

236 
__STRING_INLINE
 *
__mempy_sml
 (*, , , , ,

237 
__ut16_t
, __ut16_t, 
__ut32_t
,

238 
__ut32_t
, 
size_t
);

239 
__STRING_INLINE
 *

240 
	$__mempy_sml
 (*
__de1
,

241 
__c0_1
, 
__c2_1
, 
__c4_1
, 
__c6_1
,

242 
__ut16_t
 
__c0_2
, __ut16_
__c4_2
,

243 
__ut32_t
 
__c0_4
, __ut32_
__c4_4
,

244 
size_t
 
__
)

247 
__ut32_t
 
__ui
;

248 
__ut16_t
 
__usi
;

249 
__uc
;

250 
__c
;

251 } *
__u
 = 
__de1
;

252 (
__
)

255 
__u
->
__c
 = 
__c0_1
;

256 
__u
 = 
	`__exnsi__
 ((*) __u + 1);

259 
__u
->
__usi
 = 
__c0_2
;

260 
__u
 = 
	`__exnsi__
 ((*) __u + 2);

263 
__u
->
__usi
 = 
__c0_2
;

264 
__u
 = 
	`__exnsi__
 ((*) __u + 2);

265 
__u
->
__c
 = 
__c2_1
;

266 
__u
 = 
	`__exnsi__
 ((*) __u + 1);

269 
__u
->
__ui
 = 
__c0_4
;

270 
__u
 = 
	`__exnsi__
 ((*) __u + 4);

273 
__u
->
__ui
 = 
__c0_4
;

274 
__u
 = 
	`__exnsi__
 ((*) __u + 4);

275 
__u
->
__c
 = 
__c4_1
;

276 
__u
 = 
	`__exnsi__
 ((*) __u + 1);

279 
__u
->
__ui
 = 
__c0_4
;

280 
__u
 = 
	`__exnsi__
 ((*) __u + 4);

281 
__u
->
__usi
 = 
__c4_2
;

282 
__u
 = 
	`__exnsi__
 ((*) __u + 2);

285 
__u
->
__ui
 = 
__c0_4
;

286 
__u
 = 
	`__exnsi__
 ((*) __u + 4);

287 
__u
->
__usi
 = 
__c4_2
;

288 
__u
 = 
	`__exnsi__
 ((*) __u + 2);

289 
__u
->
__c
 = 
__c6_1
;

290 
__u
 = 
	`__exnsi__
 ((*) __u + 1);

293 
__u
->
__ui
 = 
__c0_4
;

294 
__u
 = 
	`__exnsi__
 ((*) __u + 4);

295 
__u
->
__ui
 = 
__c4_4
;

296 
__u
 = 
	`__exnsi__
 ((*) __u + 4);

299  (*
__u
;

300 
	}
}

302 #ide
_FORCE_INLINES


303 
	#__mempy_gs
(
c
) \

304 ((cڡ *(
c
))[0], \

305 
	`__exnsi__
 ((
__STRING2_COPY_ARR2
) \

306 { { ((cڡ *(
c
))[0], ((const *) (src))[1] } }), \

307 
	`__exnsi__
 ((
__STRING2_COPY_ARR3
) \

308 { { ((cڡ *(
c
))[0], ((const *) (src))[1], \

309 ((cڡ *(
c
))[2] } }), \

310 
	`__exnsi__
 ((
__STRING2_COPY_ARR4
) \

311 { { ((cڡ *(
c
))[0], ((const *) (src))[1], \

312 ((cڡ *(
c
))[2], ((const *) (src))[3] } }), \

313 
	`__exnsi__
 ((
__STRING2_COPY_ARR5
) \

314 { { ((cڡ *(
c
))[0], ((const *) (src))[1], \

315 ((cڡ *(
c
))[2], ((const *) (src))[3], \

316 ((cڡ *(
c
))[4] } }), \

317 
	`__exnsi__
 ((
__STRING2_COPY_ARR6
) \

318 { { ((cڡ *(
c
))[0], ((const *) (src))[1], \

319 ((cڡ *(
c
))[2], ((const *) (src))[3], \

320 ((cڡ *(
c
))[4], ((const *) (src))[5] } }), \

321 
	`__exnsi__
 ((
__STRING2_COPY_ARR7
) \

322 { { ((cڡ *(
c
))[0], ((const *) (src))[1], \

323 ((cڡ *(
c
))[2], ((const *) (src))[3], \

324 ((cڡ *(
c
))[4], ((const *) (src))[5], \

325 ((cڡ *(
c
))[6] } }), \

326 
	`__exnsi__
 ((
__STRING2_COPY_ARR8
) \

327 { { ((cڡ *(
c
))[0], ((const *) (src))[1], \

328 ((cڡ *(
c
))[2], ((const *) (src))[3], \

329 ((cڡ *(
c
))[4], ((const *) (src))[5], \

330 ((cڡ *(
c
))[6], ((cڡ *(c))[7] } })

	)

332 
__STRING_INLINE
 *
__mempy_sml
 (*, , 
__STRING2_COPY_ARR2
,

333 
__STRING2_COPY_ARR3
,

334 
__STRING2_COPY_ARR4
,

335 
__STRING2_COPY_ARR5
,

336 
__STRING2_COPY_ARR6
,

337 
__STRING2_COPY_ARR7
,

338 
__STRING2_COPY_ARR8
, 
size_t
);

339 
__STRING_INLINE
 *

340 
	$__mempy_sml
 (*
__de
, 
__c1
,

341 
__STRING2_COPY_ARR2
 
__c2
, 
__STRING2_COPY_ARR3
 
__c3
,

342 
__STRING2_COPY_ARR4
 
__c4
, 
__STRING2_COPY_ARR5
 
__c5
,

343 
__STRING2_COPY_ARR6
 
__c6
, 
__STRING2_COPY_ARR7
 
__c7
,

344 
__STRING2_COPY_ARR8
 
__c8
, 
size_t
 
__
)

347 
__c
;

348 
__STRING2_COPY_ARR2
 
__s2
;

349 
__STRING2_COPY_ARR3
 
__s3
;

350 
__STRING2_COPY_ARR4
 
__s4
;

351 
__STRING2_COPY_ARR5
 
__s5
;

352 
__STRING2_COPY_ARR6
 
__s6
;

353 
__STRING2_COPY_ARR7
 
__s7
;

354 
__STRING2_COPY_ARR8
 
__s8
;

355 } *
__u
 = 
__de
;

356 (
__
)

359 
__u
->
__c
 = 
__c1
;

362 
__exnsi__
 
__u
->
__s2
 = 
__c2
;

365 
__exnsi__
 
__u
->
__s3
 = 
__c3
;

368 
__exnsi__
 
__u
->
__s4
 = 
__c4
;

371 
__exnsi__
 
__u
->
__s5
 = 
__c5
;

374 
__exnsi__
 
__u
->
__s6
 = 
__c6
;

377 
__exnsi__
 
__u
->
__s7
 = 
__c7
;

380 
__exnsi__
 
__u
->
__s8
 = 
__c8
;

383  
	`__exnsi__
 ((*
__u
 + 
__
);

384 
	}
}

392 #ide
_HAVE_STRING_ARCH_rchr


393 *
__wmemchr
 (cڡ *
__s
, 
__c
);

394 #i
__GNUC_PREREQ
 (3, 2)

395 
	#rchr
(
s
, 
c
) \

396 (
	`__exnsi__
 (
	`__but_cڡt_p
 (
c
&& !__but_cڡt_(
s
) \

397 && (
c
) == '\0' \

398 ? (*
	`__wmemchr
 (
s
, 
c
) \

399 : 
	`__but_rchr
 (
s
, 
c
)))

	)

401 
	#rchr
(
s
, 
c
) \

402 (
	`__exnsi__
 (
	`__but_cڡt_p
 (
c
) && (c) == '\0' \

403 ? (*
	`__wmemchr
 (
s
, 
c
) \

404 : 
	`rchr
 (
s
, 
c
)))

	)

410 #i(!
defed
 
_HAVE_STRING_ARCH_ry
 && !
__GNUC_PREREQ
 (3, 0)) \

411 || 
defed
 
	g_FORCE_INLINES


412 #i!
defed
 
_HAVE_STRING_ARCH_ry
 && !
__GNUC_PREREQ
 (3, 0)

413 
	#ry
(
de
, 
c
) \

414 (
	`__exnsi__
 (
	`__but_cڡt_p
 (
c
) \

415 ? (
	`__rg2_1br_p
 (
c
&& 
	`
 (src) + 1 <= 8 \

416 ? 
	`__ry_sml
 (
de
, 
	`__ry_gs
 (
c
), \

417 
	`
 (
c
) + 1) \

418 : (*
	`memy
 (
de
, 
c
, 
	`
 (src) + 1)) \

419 : 
	`ry
 (
de
, 
c
)))

	)

422 #i
_STRING_ARCH_uligd


423 #ide
_FORCE_INLINES


424 
	#__ry_gs
(
c
) \

425 
__exnsi__
 
	`__STRING2_SMALL_GET16
 (
c
, 0), \

426 
__exnsi__
 
	`__STRING2_SMALL_GET16
 (
c
, 4), \

427 
__exnsi__
 
	`__STRING2_SMALL_GET32
 (
c
, 0), \

428 
__exnsi__
 
	`__STRING2_SMALL_GET32
 (
c
, 4)

	)

430 
__STRING_INLINE
 *
__ry_sml
 (*, 
__ut16_t
, __uint16_t,

431 
__ut32_t
, __ut32_t, 
size_t
);

432 
__STRING_INLINE
 *

433 
	$__ry_sml
 (*
__de
,

434 
__ut16_t
 
__c0_2
, __ut16_
__c4_2
,

435 
__ut32_t
 
__c0_4
, __ut32_
__c4_4
,

436 
size_t
 
__
)

439 
__ut32_t
 
__ui
;

440 
__ut16_t
 
__usi
;

441 
__uc
;

442 } *
__u
 = (*
__de
;

443 (
__
)

446 
__u
->
__uc
 = '\0';

449 
__u
->
__usi
 = 
__c0_2
;

452 
__u
->
__usi
 = 
__c0_2
;

453 
__u
 = 
	`__exnsi__
 ((*) __u + 2);

454 
__u
->
__uc
 = '\0';

457 
__u
->
__ui
 = 
__c0_4
;

460 
__u
->
__ui
 = 
__c0_4
;

461 
__u
 = 
	`__exnsi__
 ((*) __u + 4);

462 
__u
->
__uc
 = '\0';

465 
__u
->
__ui
 = 
__c0_4
;

466 
__u
 = 
	`__exnsi__
 ((*) __u + 4);

467 
__u
->
__usi
 = 
__c4_2
;

470 
__u
->
__ui
 = 
__c0_4
;

471 
__u
 = 
	`__exnsi__
 ((*) __u + 4);

472 
__u
->
__usi
 = 
__c4_2
;

473 
__u
 = 
	`__exnsi__
 ((*) __u + 2);

474 
__u
->
__uc
 = '\0';

477 
__u
->
__ui
 = 
__c0_4
;

478 
__u
 = 
	`__exnsi__
 ((*) __u + 4);

479 
__u
->
__ui
 = 
__c4_4
;

482  
__de
;

483 
	}
}

485 #ide
_FORCE_INLINES


486 
	#__ry_gs
(
c
) \

487 
	`__exnsi__
 ((
__STRING2_COPY_ARR2
) \

488 { { ((cڡ *(
c
))[0], '\0' } }), \

489 
	`__exnsi__
 ((
__STRING2_COPY_ARR3
) \

490 { { ((cڡ *(
c
))[0], ((const *) (src))[1], \

492 
	`__exnsi__
 ((
__STRING2_COPY_ARR4
) \

493 { { ((cڡ *(
c
))[0], ((const *) (src))[1], \

494 ((cڡ *(
c
))[2], '\0' } }), \

495 
	`__exnsi__
 ((
__STRING2_COPY_ARR5
) \

496 { { ((cڡ *(
c
))[0], ((const *) (src))[1], \

497 ((cڡ *(
c
))[2], ((const *) (src))[3], \

499 
	`__exnsi__
 ((
__STRING2_COPY_ARR6
) \

500 { { ((cڡ *(
c
))[0], ((const *) (src))[1], \

501 ((cڡ *(
c
))[2], ((const *) (src))[3], \

502 ((cڡ *(
c
))[4], '\0' } }), \

503 
	`__exnsi__
 ((
__STRING2_COPY_ARR7
) \

504 { { ((cڡ *(
c
))[0], ((const *) (src))[1], \

505 ((cڡ *(
c
))[2], ((const *) (src))[3], \

506 ((cڡ *(
c
))[4], ((const *) (src))[5], \

508 
	`__exnsi__
 ((
__STRING2_COPY_ARR8
) \

509 { { ((cڡ *(
c
))[0], ((const *) (src))[1], \

510 ((cڡ *(
c
))[2], ((const *) (src))[3], \

511 ((cڡ *(
c
))[4], ((const *) (src))[5], \

512 ((cڡ *(
c
))[6], '\0' } })

	)

514 
__STRING_INLINE
 *
__ry_sml
 (*, 
__STRING2_COPY_ARR2
,

515 
__STRING2_COPY_ARR3
,

516 
__STRING2_COPY_ARR4
,

517 
__STRING2_COPY_ARR5
,

518 
__STRING2_COPY_ARR6
,

519 
__STRING2_COPY_ARR7
,

520 
__STRING2_COPY_ARR8
, 
size_t
);

521 
__STRING_INLINE
 *

522 
	$__ry_sml
 (*
__de
,

523 
__STRING2_COPY_ARR2
 
__c2
, 
__STRING2_COPY_ARR3
 
__c3
,

524 
__STRING2_COPY_ARR4
 
__c4
, 
__STRING2_COPY_ARR5
 
__c5
,

525 
__STRING2_COPY_ARR6
 
__c6
, 
__STRING2_COPY_ARR7
 
__c7
,

526 
__STRING2_COPY_ARR8
 
__c8
, 
size_t
 
__
)

529 
__c
;

530 
__STRING2_COPY_ARR2
 
__s2
;

531 
__STRING2_COPY_ARR3
 
__s3
;

532 
__STRING2_COPY_ARR4
 
__s4
;

533 
__STRING2_COPY_ARR5
 
__s5
;

534 
__STRING2_COPY_ARR6
 
__s6
;

535 
__STRING2_COPY_ARR7
 
__s7
;

536 
__STRING2_COPY_ARR8
 
__s8
;

537 } *
__u
 = (*
__de
;

538 (
__
)

541 
__u
->
__c
 = '\0';

544 
__exnsi__
 
__u
->
__s2
 = 
__c2
;

547 
__exnsi__
 
__u
->
__s3
 = 
__c3
;

550 
__exnsi__
 
__u
->
__s4
 = 
__c4
;

553 
__exnsi__
 
__u
->
__s5
 = 
__c5
;

556 
__exnsi__
 
__u
->
__s6
 = 
__c6
;

559 
__exnsi__
 
__u
->
__s7
 = 
__c7
;

562 
__exnsi__
 
__u
->
__s8
 = 
__c8
;

565  
__de
;

566 
	}
}

572 #ifde
__USE_GNU


573 #i!
defed
 
_HAVE_STRING_ARCH_py
 || defed 
_FORCE_INLINES


574 #ide
_HAVE_STRING_ARCH_py


575 #i
__GNUC_PREREQ
 (3, 4)

576 
	#__py
(
de
, 
c

	`__but_py
 (de, src)

	)

577 #i
__GNUC_PREREQ
 (3, 0)

578 
	#__py
(
de
, 
c
) \

579 (
	`__exnsi__
 (
	`__but_cڡt_p
 (
c
) \

580 ? (
	`__rg2_1br_p
 (
c
&& 
	`
 (src) + 1 <= 8 \

581 ? 
	`__but_ry
 (
de
, 
c
+ 
	`
 (src) \

582 : ((*(
__mempy
(
de
, 
c
, 
	`
 (src) + 1) \

584 : 
	`__py
 (
de
, 
c
)))

	)

586 
	#__py
(
de
, 
c
) \

587 (
	`__exnsi__
 (
	`__but_cڡt_p
 (
c
) \

588 ? (
	`__rg2_1br_p
 (
c
&& 
	`
 (src) + 1 <= 8 \

589 ? 
	`__py_sml
 (
de
, 
	`__py_gs
 (
c
), \

590 
	`
 (
c
) + 1) \

591 : ((*(
__mempy
(
de
, 
c
, 
	`
 (src) + 1) \

593 : 
	`__py
 (
de
, 
c
)))

	)

597 
	#py
(
de
, 
c

	`__py
 (de, src)

	)

600 #i!
__GNUC_PREREQ
 (3, 0|| 
defed
 
_FORCE_INLINES


601 #i
_STRING_ARCH_uligd


602 #ide
_FORCE_INLINES


603 
	#__py_gs
(
c
) \

604 
__exnsi__
 
	`__STRING2_SMALL_GET16
 (
c
, 0), \

605 
__exnsi__
 
	`__STRING2_SMALL_GET16
 (
c
, 4), \

606 
__exnsi__
 
	`__STRING2_SMALL_GET32
 (
c
, 0), \

607 
__exnsi__
 
	`__STRING2_SMALL_GET32
 (
c
, 4)

	)

609 
__STRING_INLINE
 *
__py_sml
 (*, 
__ut16_t
, __uint16_t,

610 
__ut32_t
, __ut32_t, 
size_t
);

611 
__STRING_INLINE
 *

612 
	$__py_sml
 (*
__de
,

613 
__ut16_t
 
__c0_2
, __ut16_
__c4_2
,

614 
__ut32_t
 
__c0_4
, __ut32_
__c4_4
,

615 
size_t
 
__
)

618 
__ui
;

619 
__usi
;

620 
__uc
;

621 
__c
;

622 } *
__u
 = (*
__de
;

623 (
__
)

626 
__u
->
__uc
 = '\0';

629 
__u
->
__usi
 = 
__c0_2
;

630 
__u
 = 
	`__exnsi__
 ((*) __u + 1);

633 
__u
->
__usi
 = 
__c0_2
;

634 
__u
 = 
	`__exnsi__
 ((*) __u + 2);

635 
__u
->
__uc
 = '\0';

638 
__u
->
__ui
 = 
__c0_4
;

639 
__u
 = 
	`__exnsi__
 ((*) __u + 3);

642 
__u
->
__ui
 = 
__c0_4
;

643 
__u
 = 
	`__exnsi__
 ((*) __u + 4);

644 
__u
->
__uc
 = '\0';

647 
__u
->
__ui
 = 
__c0_4
;

648 
__u
 = 
	`__exnsi__
 ((*) __u + 4);

649 
__u
->
__usi
 = 
__c4_2
;

650 
__u
 = 
	`__exnsi__
 ((*) __u + 1);

653 
__u
->
__ui
 = 
__c0_4
;

654 
__u
 = 
	`__exnsi__
 ((*) __u + 4);

655 
__u
->
__usi
 = 
__c4_2
;

656 
__u
 = 
	`__exnsi__
 ((*) __u + 2);

657 
__u
->
__uc
 = '\0';

660 
__u
->
__ui
 = 
__c0_4
;

661 
__u
 = 
	`__exnsi__
 ((*) __u + 4);

662 
__u
->
__ui
 = 
__c4_4
;

663 
__u
 = 
	`__exnsi__
 ((*) __u + 3);

666  &
__u
->
__c
;

667 
	}
}

669 #ide
_FORCE_INLINES


670 
	#__py_gs
(
c
) \

671 
	`__exnsi__
 ((
__STRING2_COPY_ARR2
) \

672 { { ((cڡ *(
c
))[0], '\0' } }), \

673 
	`__exnsi__
 ((
__STRING2_COPY_ARR3
) \

674 { { ((cڡ *(
c
))[0], ((const *) (src))[1], \

676 
	`__exnsi__
 ((
__STRING2_COPY_ARR4
) \

677 { { ((cڡ *(
c
))[0], ((const *) (src))[1], \

678 ((cڡ *(
c
))[2], '\0' } }), \

679 
	`__exnsi__
 ((
__STRING2_COPY_ARR5
) \

680 { { ((cڡ *(
c
))[0], ((const *) (src))[1], \

681 ((cڡ *(
c
))[2], ((const *) (src))[3], \

683 
	`__exnsi__
 ((
__STRING2_COPY_ARR6
) \

684 { { ((cڡ *(
c
))[0], ((const *) (src))[1], \

685 ((cڡ *(
c
))[2], ((const *) (src))[3], \

686 ((cڡ *(
c
))[4], '\0' } }), \

687 
	`__exnsi__
 ((
__STRING2_COPY_ARR7
) \

688 { { ((cڡ *(
c
))[0], ((const *) (src))[1], \

689 ((cڡ *(
c
))[2], ((const *) (src))[3], \

690 ((cڡ *(
c
))[4], ((const *) (src))[5], \

692 
	`__exnsi__
 ((
__STRING2_COPY_ARR8
) \

693 { { ((cڡ *(
c
))[0], ((const *) (src))[1], \

694 ((cڡ *(
c
))[2], ((const *) (src))[3], \

695 ((cڡ *(
c
))[4], ((const *) (src))[5], \

696 ((cڡ *(
c
))[6], '\0' } })

	)

698 
__STRING_INLINE
 *
__py_sml
 (*, 
__STRING2_COPY_ARR2
,

699 
__STRING2_COPY_ARR3
,

700 
__STRING2_COPY_ARR4
,

701 
__STRING2_COPY_ARR5
,

702 
__STRING2_COPY_ARR6
,

703 
__STRING2_COPY_ARR7
,

704 
__STRING2_COPY_ARR8
, 
size_t
);

705 
__STRING_INLINE
 *

706 
	$__py_sml
 (*
__de
,

707 
__STRING2_COPY_ARR2
 
__c2
, 
__STRING2_COPY_ARR3
 
__c3
,

708 
__STRING2_COPY_ARR4
 
__c4
, 
__STRING2_COPY_ARR5
 
__c5
,

709 
__STRING2_COPY_ARR6
 
__c6
, 
__STRING2_COPY_ARR7
 
__c7
,

710 
__STRING2_COPY_ARR8
 
__c8
, 
size_t
 
__
)

713 
__c
;

714 
__STRING2_COPY_ARR2
 
__s2
;

715 
__STRING2_COPY_ARR3
 
__s3
;

716 
__STRING2_COPY_ARR4
 
__s4
;

717 
__STRING2_COPY_ARR5
 
__s5
;

718 
__STRING2_COPY_ARR6
 
__s6
;

719 
__STRING2_COPY_ARR7
 
__s7
;

720 
__STRING2_COPY_ARR8
 
__s8
;

721 } *
__u
 = (*
__de
;

722 (
__
)

725 
__u
->
__c
 = '\0';

728 
__exnsi__
 
__u
->
__s2
 = 
__c2
;

731 
__exnsi__
 
__u
->
__s3
 = 
__c3
;

734 
__exnsi__
 
__u
->
__s4
 = 
__c4
;

737 
__exnsi__
 
__u
->
__s5
 = 
__c5
;

740 
__exnsi__
 
__u
->
__s6
 = 
__c6
;

743 
__exnsi__
 
__u
->
__s7
 = 
__c7
;

746 
__exnsi__
 
__u
->
__s8
 = 
__c8
;

749  
__de
 + 
__
 - 1;

750 
	}
}

758 #ide
_HAVE_STRING_ARCH_y


759 #i
__GNUC_PREREQ
 (3, 2)

760 
	#y
(
de
, 
c
, 
n

	`__but_y
 (de, src,)

	)

762 
	#y
(
de
, 
c
, 
n
) \

763 (
	`__exnsi__
 (
	`__but_cڡt_p
 (
c
&& __but_cڡt_(
n
) \

764 ? (
	`
 (
c
+ 1 >((
size_t
(
n
)) \

765 ? (*
	`memy
 (
de
, 
c
, 
n
) \

766 : 
	`y
 (
de
, 
c
, 
n
)) \

767 : 
	`y
 (
de
, 
c
, 
n
)))

	)

773 #ide
_HAVE_STRING_ARCH_t


774 #ifde
_USE_STRING_ARCH_rchr


775 
	#t
(
de
, 
c
, 
n
) \

776 (
	`__exnsi__
 ({ *
__de
 = (
de
); \

777 
	`__but_cڡt_p
 (
c
&& __but_cڡt_(
n
) \

778 ? (
	`
 (
c
< ((
size_t
(
n
)) \

779 ? 
	`rt
 (
__de
, 
c
) \

780 : (*((*
	`__mempy
 (
	`rchr
 (
__de
, '\0'), \

781 
c
, 
n
)'\0', 
__de
)) \

782 : 
	`t
 (
de
, 
c
, 
n
); }))

	)

783 #i
__GNUC_PREREQ
 (3, 2)

784 
	#t
(
de
, 
c
, 
n

	`__but_t
 (de, src,)

	)

786 
	#t
(
de
, 
c
, 
n
) \

787 (
	`__exnsi__
 (
	`__but_cڡt_p
 (
c
&& __but_cڡt_(
n
) \

788 ? (
	`
 (
c
< ((
size_t
(
n
)) \

789 ? 
	`rt
 (
de
, 
c
) \

790 : 
	`t
 (
de
, 
c
, 
n
)) \

791 : 
	`t
 (
de
, 
c
, 
n
)))

	)

797 #ide
_HAVE_STRING_ARCH_rcmp


798 #i
__GNUC_PREREQ
 (3, 2)

799 
	#rcmp
(
s1
, 
s2
) \

800 
__exnsi__
 \

801 ({ 
size_t
 
__s1_n
, 
__s2_n
; \

802 (
	`__but_cڡt_p
 (
s1
&& __but_cڡt_(
s2
) \

803 && (
__s1_n
 = 
	`__but_
 (
s1
), 
__s2_n
 = __but_ (
s2
), \

804 (!
	`__rg2_1br_p
 (
s1
|| 
__s1_n
 >= 4) \

805 && (!
	`__rg2_1br_p
 (
s2
|| 
__s2_n
 >= 4)) \

806 ? 
	`__but_rcmp
 (
s1
, 
s2
) \

807 : (
	`__but_cڡt_p
 (
s1
&& 
	`__rg2_1br_p
 (s1) \

808 && (
__s1_n
 = 
	`__but_
 (
s1
), __s1_len < 4) \

809 ? (
	`__but_cڡt_p
 (
s2
&& 
	`__rg2_1br_p
 (s2) \

810 ? 
	`__but_rcmp
 (
s1
, 
s2
) \

811 : 
	`__rcmp_cg
 (
s1
, 
s2
, 
__s1_n
)) \

812 : (
	`__but_cڡt_p
 (
s2
&& 
	`__rg2_1br_p
 (s2) \

813 && (
__s2_n
 = 
	`__but_
 (
s2
), __s2_len < 4) \

814 ? (
	`__but_cڡt_p
 (
s1
&& 
	`__rg2_1br_p
 (s1) \

815 ? 
	`__but_rcmp
 (
s1
, 
s2
) \

816 : 
	`__rcmp_gc
 (
s1
, 
s2
, 
__s2_n
)) \

817 : 
	`__but_rcmp
 (
s1
, 
s2
)))); })

	)

819 
	#rcmp
(
s1
, 
s2
) \

820 
__exnsi__
 \

821 ({ 
size_t
 
__s1_n
, 
__s2_n
; \

822 (
	`__but_cڡt_p
 (
s1
&& __but_cڡt_(
s2
) \

823 && (
__s1_n
 = 
	`
 (
s1
), 
__s2_n
 = s(
s2
), \

824 (!
	`__rg2_1br_p
 (
s1
|| 
__s1_n
 >= 4) \

825 && (!
	`__rg2_1br_p
 (
s2
|| 
__s2_n
 >= 4)) \

826 ? 
	`memcmp
 ((cڡ *(
s1
), (cڡ *(
s2
), \

827 (
__s1_n
 < 
__s2_n
 ? __s1_len : __s2_len) + 1) \

828 : (
	`__but_cڡt_p
 (
s1
&& 
	`__rg2_1br_p
 (s1) \

829 && (
__s1_n
 = 
	`
 (
s1
), __s1_len < 4) \

830 ? (
	`__but_cڡt_p
 (
s2
&& 
	`__rg2_1br_p
 (s2) \

831 ? 
	`__rcmp_cc
 (
s1
, 
s2
, 
__s1_n
) \

832 : 
	`__rcmp_cg
 (
s1
, 
s2
, 
__s1_n
)) \

833 : (
	`__but_cڡt_p
 (
s2
&& 
	`__rg2_1br_p
 (s2) \

834 && (
__s2_n
 = 
	`
 (
s2
), __s2_len < 4) \

835 ? (
	`__but_cڡt_p
 (
s1
&& 
	`__rg2_1br_p
 (s1) \

836 ? 
	`__rcmp_cc
 (
s1
, 
s2
, 
__s2_n
) \

837 : 
	`__rcmp_gc
 (
s1
, 
s2
, 
__s2_n
)) \

838 : 
	`rcmp
 (
s1
, 
s2
)))); })

	)

841 
	#__rcmp_cc
(
s1
, 
s2
, 
l
) \

842 (
	`__exnsi__
 ({ 
__su
 = \

843 (((cڡ *(cڡ *(
s1
))[0] \

844 - ((cڡ *(cڡ *)(
s2
))[0]); \

845 i(
l
 > 0 && 
__su
 == 0) \

847 
__su
 = (((const *) \

848 (cڡ *(
s1
))[1] \

850 (cڡ *(
s2
))[1]); \

851 i(
l
 > 1 && 
__su
 == 0) \

853 
__su
 = \

855 (cڡ *(
s1
))[2] \

857 (cڡ *(
s2
))[2]); \

858 i(
l
 > 2 && 
__su
 == 0) \

859 
__su
 = \

861 (cڡ *(
s1
))[3] \

863 (cڡ *(
s2
))[3]); \

866 
__su
; }))

	)

868 
	#__rcmp_cg
(
s1
, 
s2
, 
l1
) \

869 (
	`__exnsi__
 ({ cڡ *
__s2
 = \

870 (cڡ *(cڡ *(
s2
); \

871 
__su
 = \

872 (((cڡ *(cڡ *(
s1
))[0] \

873 - 
__s2
[0]); \

874 i(
l1
 > 0 && 
__su
 == 0) \

876 
__su
 = (((const *) \

877 (cڡ *(
s1
))[1] - 
__s2
[1]); \

878 i(
l1
 > 1 && 
__su
 == 0) \

880 
__su
 = (((const *) \

881 (cڡ *(
s1
))[2] - 
__s2
[2]); \

882 i(
l1
 > 2 && 
__su
 == 0) \

883 
__su
 = (((const *) \

884 (cڡ *(
s1
))[3] \

885 - 
__s2
[3]); \

888 
__su
; }))

	)

890 
	#__rcmp_gc
(
s1
, 
s2
, 
l2
(- 
	`__rcmp_cg
 (s2, s1,2))

	)

895 #ide
_HAVE_STRING_ARCH_cmp


896 
	#cmp
(
s1
, 
s2
, 
n
) \

897 (
	`__exnsi__
 (
	`__but_cڡt_p
 (
n
) \

898 && ((
	`__but_cڡt_p
 (
s1
) \

899 && 
	`
 (
s1
< ((
size_t
(
n
))) \

900 || (
	`__but_cڡt_p
 (
s2
) \

901 && 
	`
 (
s2
< ((
size_t
(
n
)))) \

902 ? 
	`rcmp
 (
s1
, 
s2
: 
	`cmp
 (s1, s2, 
n
)))

	)

908 #i!
defed
 
_HAVE_STRING_ARCH_rcn
 || defed 
_FORCE_INLINES


909 #ide
_HAVE_STRING_ARCH_rcn


910 #i
__GNUC_PREREQ
 (3, 2)

911 
	#rcn
(
s
, 
je
) \

912 
__exnsi__
 \

913 ({ 
__r0
, 
__r1
, 
__r2
; \

914 (
	`__but_cڡt_p
 (
je
&& 
	`__rg2_1br_p
 (reject) \

915 ? ((
	`__but_cڡt_p
 (
s
&& 
	`__rg2_1br_p
 (s)) \

916 ? 
	`__but_rcn
 (
s
, 
je
) \

917 : ((
__r0
 = ((cڡ *(
je
))[0], __r0 == '\0') \

918 ? 
	`
 (
s
) \

919 : ((
__r1
 = ((cڡ *(
je
))[1], __r1 == '\0') \

920 ? 
	`__rcn_c1
 (
s
, 
__r0
) \

921 : ((
__r2
 = ((cڡ *(
je
))[2], __r2 == '\0') \

922 ? 
	`__rcn_c2
 (
s
, 
__r0
, 
__r1
) \

923 : (((cڡ *(
je
))[3] == '\0' \

924 ? 
	`__rcn_c3
 (
s
, 
__r0
, 
__r1
, 
__r2
) \

925 : 
	`__but_rcn
 (
s
, 
je
)))))) \

926 : 
	`__but_rcn
 (
s
, 
je
)); })

	)

928 
	#rcn
(
s
, 
je
) \

929 
__exnsi__
 \

930 ({ 
__r0
, 
__r1
, 
__r2
; \

931 (
	`__but_cڡt_p
 (
je
&& 
	`__rg2_1br_p
 (reject) \

932 ? ((
__r0
 = ((cڡ *(
je
))[0], __r0 == '\0') \

933 ? 
	`
 (
s
) \

934 : ((
__r1
 = ((cڡ *(
je
))[1], __r1 == '\0') \

935 ? 
	`__rcn_c1
 (
s
, 
__r0
) \

936 : ((
__r2
 = ((cڡ *(
je
))[2], __r2 == '\0') \

937 ? 
	`__rcn_c2
 (
s
, 
__r0
, 
__r1
) \

938 : (((cڡ *(
je
))[3] == '\0' \

939 ? 
	`__rcn_c3
 (
s
, 
__r0
, 
__r1
, 
__r2
) \

940 : 
	`rcn
 (
s
, 
je
))))) \

941 : 
	`rcn
 (
s
, 
je
)); })

	)

945 
__STRING_INLINE
 
size_t
 
__rcn_c1
 (cڡ *
__s
, 
__je
);

946 
__STRING_INLINE
 
size_t


947 
	$__rcn_c1
 (cڡ *
__s
, 
__je
)

949 
size_t
 
__su
 = 0;

950 
__s
[
__su
] !'\0' && __s[__su] !
__je
)

951 ++
__su
;

952  
__su
;

953 
	}
}

955 
__STRING_INLINE
 
size_t
 
__rcn_c2
 (cڡ *
__s
, 
__je1
,

956 
__je2
);

957 
__STRING_INLINE
 
size_t


958 
	$__rcn_c2
 (cڡ *
__s
, 
__je1
, 
__je2
)

960 
size_t
 
__su
 = 0;

961 
__s
[
__su
] !'\0' && __s[__su] !
__je1


962 && 
__s
[
__su
] !
__je2
)

963 ++
__su
;

964  
__su
;

965 
	}
}

967 
__STRING_INLINE
 
size_t
 
__rcn_c3
 (cڡ *
__s
, 
__je1
,

968 
__je2
, 
__je3
);

969 
__STRING_INLINE
 
size_t


970 
	$__rcn_c3
 (cڡ *
__s
, 
__je1
, 
__je2
,

971 
__je3
)

973 
size_t
 
__su
 = 0;

974 
__s
[
__su
] !'\0' && __s[__su] !
__je1


975 && 
__s
[
__su
] !
__je2
 && __s[__su] !
__je3
)

976 ++
__su
;

977  
__su
;

978 
	}
}

984 #i!
defed
 
_HAVE_STRING_ARCH_rn
 || defed 
_FORCE_INLINES


985 #ide
_HAVE_STRING_ARCH_rn


986 #i
__GNUC_PREREQ
 (3, 2)

987 
	#rn
(
s
, 
ac
) \

988 
__exnsi__
 \

989 ({ 
__a0
, 
__a1
, 
__a2
; \

990 (
	`__but_cڡt_p
 (
ac
&& 
	`__rg2_1br_p
 (accept) \

991 ? ((
	`__but_cڡt_p
 (
s
&& 
	`__rg2_1br_p
 (s)) \

992 ? 
	`__but_rn
 (
s
, 
ac
) \

993 : ((
__a0
 = ((cڡ *(
ac
))[0], __a0 == '\0') \

994 ? (((
s
), (
size_t
) 0) \

995 : ((
__a1
 = ((cڡ *(
ac
))[1], __a1 == '\0') \

996 ? 
	`__rn_c1
 (
s
, 
__a0
) \

997 : ((
__a2
 = ((cڡ *(
ac
))[2], __a2 == '\0') \

998 ? 
	`__rn_c2
 (
s
, 
__a0
, 
__a1
) \

999 : (((cڡ *(
ac
))[3] == '\0' \

1000 ? 
	`__rn_c3
 (
s
, 
__a0
, 
__a1
, 
__a2
) \

1001 : 
	`__but_rn
 (
s
, 
ac
)))))) \

1002 : 
	`__but_rn
 (
s
, 
ac
)); })

	)

1004 
	#rn
(
s
, 
ac
) \

1005 
__exnsi__
 \

1006 ({ 
__a0
, 
__a1
, 
__a2
; \

1007 (
	`__but_cڡt_p
 (
ac
&& 
	`__rg2_1br_p
 (accept) \

1008 ? ((
__a0
 = ((cڡ *(
ac
))[0], __a0 == '\0') \

1009 ? (((
s
), (
size_t
) 0) \

1010 : ((
__a1
 = ((cڡ *(
ac
))[1], __a1 == '\0') \

1011 ? 
	`__rn_c1
 (
s
, 
__a0
) \

1012 : ((
__a2
 = ((cڡ *(
ac
))[2], __a2 == '\0') \

1013 ? 
	`__rn_c2
 (
s
, 
__a0
, 
__a1
) \

1014 : (((cڡ *(
ac
))[3] == '\0' \

1015 ? 
	`__rn_c3
 (
s
, 
__a0
, 
__a1
, 
__a2
) \

1016 : 
	`rn
 (
s
, 
ac
))))) \

1017 : 
	`rn
 (
s
, 
ac
)); })

	)

1021 
__STRING_INLINE
 
size_t
 
__rn_c1
 (cڡ *
__s
, 
__ac
);

1022 
__STRING_INLINE
 
size_t


1023 
	$__rn_c1
 (cڡ *
__s
, 
__ac
)

1025 
size_t
 
__su
 = 0;

1027 
__s
[
__su
] =
__ac
)

1028 ++
__su
;

1029  
__su
;

1030 
	}
}

1032 
__STRING_INLINE
 
size_t
 
__rn_c2
 (cڡ *
__s
, 
__ac1
,

1033 
__ac2
);

1034 
__STRING_INLINE
 
size_t


1035 
	$__rn_c2
 (cڡ *
__s
, 
__ac1
, 
__ac2
)

1037 
size_t
 
__su
 = 0;

1039 
__s
[
__su
] =
__ac1
 || __s[__su] =
__ac2
)

1040 ++
__su
;

1041  
__su
;

1042 
	}
}

1044 
__STRING_INLINE
 
size_t
 
__rn_c3
 (cڡ *
__s
, 
__ac1
,

1045 
__ac2
, 
__ac3
);

1046 
__STRING_INLINE
 
size_t


1047 
	$__rn_c3
 (cڡ *
__s
, 
__ac1
, 
__ac2
, 
__ac3
)

1049 
size_t
 
__su
 = 0;

1051 
__s
[
__su
] =
__ac1
 || __s[__su] =
__ac2


1052 || 
__s
[
__su
] =
__ac3
)

1053 ++
__su
;

1054  
__su
;

1055 
	}
}

1060 #i!
defed
 
_HAVE_STRING_ARCH_brk
 || defed 
_FORCE_INLINES


1061 #ide
_HAVE_STRING_ARCH_brk


1062 #i
__GNUC_PREREQ
 (3, 2)

1063 
	#brk
(
s
, 
ac
) \

1064 
__exnsi__
 \

1065 ({ 
__a0
, 
__a1
, 
__a2
; \

1066 (
	`__but_cڡt_p
 (
ac
&& 
	`__rg2_1br_p
 (accept) \

1067 ? ((
	`__but_cڡt_p
 (
s
&& 
	`__rg2_1br_p
 (s)) \

1068 ? 
	`__but_brk
 (
s
, 
ac
) \

1069 : ((
__a0
 = ((cڡ *(
ac
))[0], __a0 == '\0') \

1070 ? (((
s
), (*
NULL
) \

1071 : ((
__a1
 = ((cڡ *(
ac
))[1], __a1 == '\0') \

1072 ? 
	`__but_rchr
 (
s
, 
__a0
) \

1073 : ((
__a2
 = ((cڡ *(
ac
))[2], __a2 == '\0') \

1074 ? 
	`__brk_c2
 (
s
, 
__a0
, 
__a1
) \

1075 : (((cڡ *(
ac
))[3] == '\0' \

1076 ? 
	`__brk_c3
 (
s
, 
__a0
, 
__a1
, 
__a2
) \

1077 : 
	`__but_brk
 (
s
, 
ac
)))))) \

1078 : 
	`__but_brk
 (
s
, 
ac
)); })

	)

1080 
	#brk
(
s
, 
ac
) \

1081 
__exnsi__
 \

1082 ({ 
__a0
, 
__a1
, 
__a2
; \

1083 (
	`__but_cڡt_p
 (
ac
&& 
	`__rg2_1br_p
 (accept) \

1084 ? ((
__a0
 = ((cڡ *(
ac
))[0], __a0 == '\0') \

1085 ? (((
s
), (*
NULL
) \

1086 : ((
__a1
 = ((cڡ *(
ac
))[1], __a1 == '\0') \

1087 ? 
	`rchr
 (
s
, 
__a0
) \

1088 : ((
__a2
 = ((cڡ *(
ac
))[2], __a2 == '\0') \

1089 ? 
	`__brk_c2
 (
s
, 
__a0
, 
__a1
) \

1090 : (((cڡ *(
ac
))[3] == '\0' \

1091 ? 
	`__brk_c3
 (
s
, 
__a0
, 
__a1
, 
__a2
) \

1092 : 
	`brk
 (
s
, 
ac
))))) \

1093 : 
	`brk
 (
s
, 
ac
)); })

	)

1097 
__STRING_INLINE
 *
__brk_c2
 (cڡ *
__s
, 
__ac1
,

1098 
__ac2
);

1099 
__STRING_INLINE
 *

1100 
	$__brk_c2
 (cڡ *
__s
, 
__ac1
, 
__ac2
)

1103 *
__s
 !'\0' && *__!
__ac1
 && *__!
__ac2
)

1104 ++
__s
;

1105  *
__s
 ='\0' ? 
NULL
 : (*(
size_t
) __s;

1106 
	}
}

1108 
__STRING_INLINE
 *
__brk_c3
 (cڡ *
__s
, 
__ac1
,

1109 
__ac2
, 
__ac3
);

1110 
__STRING_INLINE
 *

1111 
	$__brk_c3
 (cڡ *
__s
, 
__ac1
, 
__ac2
, 
__ac3
)

1114 *
__s
 !'\0' && *__!
__ac1
 && *__!
__ac2


1115 && *
__s
 !
__ac3
)

1116 ++
__s
;

1117  *
__s
 ='\0' ? 
NULL
 : (*(
size_t
) __s;

1118 
	}
}

1124 #i!
defed
 
_HAVE_STRING_ARCH_rr
 && !
__GNUC_PREREQ
 (2, 97)

1125 
	#rr
(
hayack
, 
ed
) \

1126 (
	`__exnsi__
 (
	`__but_cڡt_p
 (
ed
&& 
	`__rg2_1br_p
 (needle) \

1127 ? (((cڡ *(
ed
))[0] == '\0' \

1128 ? (*(
size_t
(
hayack
) \

1129 : (((cڡ *(
ed
))[1] == '\0' \

1130 ? 
	`rchr
 (
hayack
, \

1131 ((cڡ *(
ed
))[0]) \

1132 : 
	`rr
 (
hayack
, 
ed
))) \

1133 : 
	`rr
 (
hayack
, 
ed
)))

	)

1137 #i!
defed
 
_HAVE_STRING_ARCH_ok_r
 || defed 
_FORCE_INLINES


1138 #ide
_HAVE_STRING_ARCH_ok_r


1139 
	#__ok_r
(
s
, 
p
, 
x
) \

1140 (
	`__exnsi__
 (
	`__but_cڡt_p
 (
p
&& 
	`__rg2_1br_p
 (sep) \

1141 && ((cڡ *(
p
))[0] != '\0' \

1142 && ((cڡ *(
p
))[1] == '\0' \

1143 ? 
	`__ok_r_1c
 (
s
, ((cڡ *(
p
))[0], 
x
) \

1144 : 
	`__ok_r
 (
s
, 
p
, 
x
)))

	)

1147 
__STRING_INLINE
 *
__ok_r_1c
 (*
__s
, 
__p
, **
__x
);

1148 
__STRING_INLINE
 *

1149 
	$__ok_r_1c
 (*
__s
, 
__p
, **
__x
)

1151 *
__su
;

1152 i(
__s
 =
NULL
)

1153 
__s
 = *
__x
;

1154 *
__s
 =
__p
)

1155 ++
__s
;

1156 
__su
 = 
NULL
;

1157 i(*
__s
 != '\0')

1159 
__su
 = 
__s
++;

1160 *
__s
 != '\0')

1161 i(*
__s
++ =
__p
)

1163 
__s
[-1] = '\0';

1167 *
__x
 = 
__s
;

1168  
__su
;

1169 
	}
}

1170 #i
defed
 
__USE_POSIX
 || defed 
__USE_MISC


1171 
	#ok_r
(
s
, 
p
, 
x

	`__ok_r
 (s, s,ex)

	)

1176 #i!
defed
 
_HAVE_STRING_ARCH_rp
 || defed 
_FORCE_INLINES


1177 #ide
_HAVE_STRING_ARCH_rp


1179 *
__rp_g
 (**
__rgp
, cڡ *
__dim
);

1180 
	#__rp
(
s
, 
je
) \

1181 
__exnsi__
 \

1182 ({ 
__r0
, 
__r1
, 
__r2
; \

1183 (
	`__but_cڡt_p
 (
je
&& 
	`__rg2_1br_p
 (reject) \

1184 && (
__r0
 = ((cڡ *(
je
))[0], \

1185 ((cڡ *(
je
))[0] != '\0') \

1186 ? ((
__r1
 = ((cڡ *(
je
))[1], \

1187 ((cڡ *(
je
))[1] == '\0') \

1188 ? 
	`__rp_1c
 (
s
, 
__r0
) \

1189 : ((
__r2
 = ((cڡ *(
je
))[2], __r2 == '\0') \

1190 ? 
	`__rp_2c
 (
s
, 
__r0
, 
__r1
) \

1191 : (((cڡ *(
je
))[3] == '\0' \

1192 ? 
	`__rp_3c
 (
s
, 
__r0
, 
__r1
, 
__r2
) \

1193 : 
	`__rp_g
 (
s
, 
je
)))) \

1194 : 
	`__rp_g
 (
s
, 
je
)); })

	)

1197 
__STRING_INLINE
 *
__rp_1c
 (**
__s
, 
__je
);

1198 
__STRING_INLINE
 *

1199 
	$__rp_1c
 (**
__s
, 
__je
)

1201 *
__tv
 = *
__s
;

1202 i(
__tv
 !
NULL
 && (*
__s
 = 
	`rchr
 (__tv, 
__je
)) != NULL)

1203 *(*
__s
)++ = '\0';

1204  
__tv
;

1205 
	}
}

1207 
__STRING_INLINE
 *
__rp_2c
 (**
__s
, 
__je1
, 
__je2
);

1208 
__STRING_INLINE
 *

1209 
	$__rp_2c
 (**
__s
, 
__je1
, 
__je2
)

1211 *
__tv
 = *
__s
;

1212 i(
__tv
 !
NULL
)

1214 *
__
 = 
__tv
;

1217 i(*
__
 == '\0')

1219 
__
 = 
NULL
;

1222 i(*
__
 =
__je1
 || *__ =
__je2
)

1224 *
__
++ = '\0';

1227 ++
__
;

1229 *
__s
 = 
__
;

1231  
__tv
;

1232 
	}
}

1234 
__STRING_INLINE
 *
__rp_3c
 (**
__s
, 
__je1
, 
__je2
,

1235 
__je3
);

1236 
__STRING_INLINE
 *

1237 
	$__rp_3c
 (**
__s
, 
__je1
, 
__je2
, 
__je3
)

1239 *
__tv
 = *
__s
;

1240 i(
__tv
 !
NULL
)

1242 *
__
 = 
__tv
;

1245 i(*
__
 == '\0')

1247 
__
 = 
NULL
;

1250 i(*
__
 =
__je1
 || *__ =
__je2
 || *__ =
__je3
)

1252 *
__
++ = '\0';

1255 ++
__
;

1257 *
__s
 = 
__
;

1259  
__tv
;

1260 
	}
}

1261 #ifde
__USE_BSD


1262 
	#rp
(
s
, 
je

	`__rp
 (s,eje)

	)

1269 #ifde
__USE_MISC


1271 #i!
defed
 
_HAVE_STRING_ARCH_rdup
 || !defed 
_HAVE_STRING_ARCH_dup


1272 
	#__ed_mloc_d_oc


	)

1273 
	~<dlib.h
>

1276 #ide
_HAVE_STRING_ARCH_rdup


1278 *
	$__rdup
 (cڡ *
__rg

__THROW
 
__ibu_mloc__
;

1279 
	#__rdup
(
s
) \

1280 (
	`__exnsi__
 (
	`__but_cڡt_p
 (
s
&& 
	`__rg2_1br_p
 (s) \

1281 ? (((cڡ *(
s
))[0] == '\0' \

1282 ? (*
	`oc
 ((
size_t
) 1, (size_t) 1) \

1283 : ({ 
size_t
 
__n
 = 
	`
 (
s
) + 1; \

1284 *
__tv
 = (*
	`mloc
 (
__n
); \

1285 i(
__tv
 !
NULL
) \

1286 
__tv
 = (*
	`memy
 (__tv, 
s
, 
__n
); \

1287 
__tv
; 
	}
})) \

1288 : 
	`__rdup
 (
s
)))

	)

1290 #i
defed
 
__USE_SVID
 || defed 
__USE_BSD
 || defed 
__USE_XOPEN_EXTENDED


1291 
	#rdup
(
s

	`__rdup
 (s)

	)

1295 #ide
_HAVE_STRING_ARCH_dup


1297 *
	$__dup
 (cڡ *
__rg
, 
size_t
 
__n
)

1298 
__THROW
 
__ibu_mloc__
;

1299 
	#__dup
(
s
, 
n
) \

1300 (
	`__exnsi__
 (
	`__but_cڡt_p
 (
s
&& 
	`__rg2_1br_p
 (s) \

1301 ? (((cڡ *(
s
))[0] == '\0' \

1302 ? (*
	`oc
 ((
size_t
) 1, (size_t) 1) \

1303 : ({ 
size_t
 
__n
 = 
	`
 (
s
) + 1; \

1304 
size_t
 
__n
 = (
n
); \

1305 *
__tv
; \

1306 i(
__n
 < 
__n
) \

1307 
__n
 = 
__n
 + 1; \

1308 
__tv
 = (*
	`mloc
 (
__n
); \

1309 i(
__tv
 !
NULL
) \

1311 
__tv
[
__n
 - 1] = '\0'; \

1312 
__tv
 = (*
	`memy
 (__tv, 
s
, \

1313 
__n
 - 1); \

1315 
__tv
; 
	}
})) \

1316 : 
	`__dup
 (
s
, 
n
)))

	)

1318 #ifde
__USE_GNU


1319 
	#dup
(
s
, 
n

	`__dup
 (s,)

	)

1325 #ide
_FORCE_INLINES


1326 #unde
__STRING_INLINE


	@/usr/include/bits/string3.h

18 #ide
_STRING_H


22 
__wnde
 (
__wn_memt_zo_n
,

25 #ide
__lulus


29 #unde
memy


30 #unde
memmove


31 #unde
memt


32 #unde
rt


33 #unde
ry


34 #unde
t


35 #unde
y


36 #ifde
__USE_GNU


37 #unde
mempy


38 #unde
py


40 #ifde
__USE_BSD


41 #unde
bcy


42 #unde
bzo


47 
__ftify_funi
 *

48 
__NTH
 (
	$memy
 (*
__ri
 
__de
, cڡ *__ri 
__c
,

49 
size_t
 
__n
))

51  
	`__but___memy_chk
 (
__de
, 
__c
, 
__n
, 
	`__bos0
 (__dest));

52 
	}
}

54 
__ftify_funi
 *

55 
__NTH
 (
	$memmove
 (*
__de
, cڡ *
__c
, 
size_t
 
__n
))

57  
	`__but___memmove_chk
 (
__de
, 
__c
, 
__n
, 
	`__bos0
 (__dest));

58 
	}
}

60 #ifde
__USE_GNU


61 
__ftify_funi
 *

62 
__NTH
 (
	$mempy
 (*
__ri
 
__de
, cڡ *__ri 
__c
,

63 
size_t
 
__n
))

65  
	`__but___mempy_chk
 (
__de
, 
__c
, 
__n
, 
	`__bos0
 (__dest));

66 
	}
}

75 
__ftify_funi
 *

76 
__NTH
 (
	$memt
 (*
__de
, 
__ch
, 
size_t
 
__n
))

78 i(
	`__but_cڡt_p
 (
__n
) && __len == 0

79 && (!
	`__but_cڡt_p
 (
__ch
) || __ch != 0))

81 
	`__wn_memt_zo_n
 ();

82  
__de
;

84  
	`__but___memt_chk
 (
__de
, 
__ch
, 
__n
, 
	`__bos0
 (__dest));

85 
	}
}

87 #ifde
__USE_BSD


88 
__ftify_funi
 

89 
__NTH
 (
	$bcy
 (cڡ *
__c
, *
__de
, 
size_t
 
__n
))

91 (
	`__but___memmove_chk
 (
__de
, 
__c
, 
__n
, 
	`__bos0
 (__dest));

92 
	}
}

94 
__ftify_funi
 

95 
__NTH
 (
	$bzo
 (*
__de
, 
size_t
 
__n
))

97 (
	`__but___memt_chk
 (
__de
, '\0', 
__n
, 
	`__bos0
 (__dest));

98 
	}
}

101 
__ftify_funi
 *

102 
__NTH
 (
	$ry
 (*
__ri
 
__de
, cڡ *__ri 
__c
))

104  
	`__but___ry_chk
 (
__de
, 
__c
, 
	`__bos
 (__dest));

105 
	}
}

107 #ifde
__USE_GNU


108 
__ftify_funi
 *

109 
__NTH
 (
	$py
 (*
__ri
 
__de
, cڡ *__ri 
__c
))

111  
	`__but___py_chk
 (
__de
, 
__c
, 
	`__bos
 (__dest));

112 
	}
}

116 
__ftify_funi
 *

117 
__NTH
 (
	$y
 (*
__ri
 
__de
, cڡ *__ri 
__c
,

118 
size_t
 
__n
))

120  
	`__but___y_chk
 (
__de
, 
__c
, 
__n
, 
	`__bos
 (__dest));

121 
	}
}

124 *
	$__y_chk
 (*
__de
, cڡ *
__c
, 
size_t
 
__n
,

125 
size_t
 
__den

__THROW
;

126 *
	`__REDIRECT_NTH
 (
__y_s
, (*
__de
, cڡ *
__c
,

127 
size_t
 
__n
), 
y
);

129 
__ftify_funi
 *

130 
	`__NTH
 (
	$y
 (*
__de
, cڡ *
__c
, 
size_t
 
__n
))

132 i(
	`__bos
 (
__de
!(
size_t
) -1

133 && (!
	`__but_cڡt_p
 (
__n
|| __<
	`__bos
 (
__de
)))

134  
	`__y_chk
 (
__de
, 
__c
, 
__n
, 
	`__bos
 (__dest));

135  
	`__y_s
 (
__de
, 
__c
, 
__n
);

136 
	}
}

139 
__ftify_funi
 *

140 
__NTH
 (
	$rt
 (*
__ri
 
__de
, cڡ *__ri 
__c
))

142  
	`__but___rt_chk
 (
__de
, 
__c
, 
	`__bos
 (__dest));

143 
	}
}

146 
__ftify_funi
 *

147 
__NTH
 (
	$t
 (*
__ri
 
__de
, cڡ *__ri 
__c
,

148 
size_t
 
__n
))

150  
	`__but___t_chk
 (
__de
, 
__c
, 
__n
, 
	`__bos
 (__dest));

151 
	}
}

	@/usr/include/bits/sys_errlist.h

19 #ide
_STDIO_H


25 #ifde 
__USE_BSD


26 
sys_ü
;

27 cڡ *cڡ 
sys_i
[];

29 #ifde 
__USE_GNU


30 
_sys_ü
;

31 cڡ *cڡ 
_sys_i
[];

	@/usr/include/bits/time.h

23 #i
defed
 
__ed_timev
 || defed 
__USE_GNU


24 #ide
_STRUCT_TIMEVAL


25 
	#_STRUCT_TIMEVAL
 1

	)

26 
	~<bs/tys.h
>

30 
	stimev


32 
__time_t
 
	mtv_c
;

33 
__sucds_t
 
	mtv_uc
;

38 #ide
__ed_timev


39 #ide
_BITS_TIME_H


40 
	#_BITS_TIME_H
 1

	)

48 
	#CLOCKS_PER_SEC
 1000000l

	)

50 #i(!
defed
 
__STRICT_ANSI__
 || defed 
__USE_POSIX
) \

51 && !
defed
 
	g__USE_XOPEN2K


54 
	~<bs/tys.h
>

55 
__syscf
 ();

56 
	#CLK_TCK
 ((
__ock_t

	`__syscf
 (2)

	)

59 #ifde
__USE_POSIX199309


61 
	#CLOCK_REALTIME
 0

	)

63 
	#CLOCK_MONOTONIC
 1

	)

65 
	#CLOCK_PROCESS_CPUTIME_ID
 2

	)

67 
	#CLOCK_THREAD_CPUTIME_ID
 3

	)

69 
	#CLOCK_MONOTONIC_RAW
 4

	)

71 
	#CLOCK_REALTIME_COARSE
 5

	)

73 
	#CLOCK_MONOTONIC_COARSE
 6

	)

75 
	#CLOCK_BOOTTIME
 7

	)

77 
	#CLOCK_REALTIME_ALARM
 8

	)

79 
	#CLOCK_BOOTTIME_ALARM
 9

	)

82 
	#TIMER_ABSTIME
 1

	)

85 #ifde
__USE_GNU


86 
	~<bs/timex.h
>

88 
__BEGIN_DECLS


91 
	$ock_adjtime
 (
__ockid_t
 
__ock_id
, 
timex
 *
__utx

__THROW
;

93 
__END_DECLS


99 #unde
__ed_timev


	@/usr/include/bits/types.h

23 #idef 
_BITS_TYPES_H


24 
	#_BITS_TYPES_H
 1

	)

26 
	~<us.h
>

27 
	~<bs/wdsize.h
>

30 
	t__u_ch
;

31 
	t__u_sht
;

32 
	t__u_t
;

33 
	t__u_lg
;

36 sigd 
	t__t8_t
;

37 
	t__ut8_t
;

38 sigd 
	t__t16_t
;

39 
	t__ut16_t
;

40 sigd 
	t__t32_t
;

41 
	t__ut32_t
;

42 #i
__WORDSIZE
 == 64

43 sigd 
	t__t64_t
;

44 
	t__ut64_t
;

46 
__exnsi__
 sigd 
	t__t64_t
;

47 
__exnsi__
 
	t__ut64_t
;

51 #i
__WORDSIZE
 == 64

52 
	t__quad_t
;

53 
	t__u_quad_t
;

55 
__exnsi__
 
	t__quad_t
;

56 
__exnsi__
 
	t__u_quad_t
;

89 
	#__S16_TYPE
 

	)

90 
	#__U16_TYPE
 

	)

91 
	#__S32_TYPE
 

	)

92 
	#__U32_TYPE
 

	)

93 
	#__SLONGWORD_TYPE
 

	)

94 
	#__ULONGWORD_TYPE
 

	)

95 #i
__WORDSIZE
 == 32

96 
	#__SQUAD_TYPE
 
__quad_t


	)

97 
	#__UQUAD_TYPE
 
__u_quad_t


	)

98 
	#__SWORD_TYPE
 

	)

99 
	#__UWORD_TYPE
 

	)

100 
	#__SLONG32_TYPE
 

	)

101 
	#__ULONG32_TYPE
 

	)

102 
	#__S64_TYPE
 
__quad_t


	)

103 
	#__U64_TYPE
 
__u_quad_t


	)

106 
	#__STD_TYPE
 
__exnsi__
 

	)

107 #i
__WORDSIZE
 == 64

108 
	t__SQUAD_TYPE
 

	)

109 
	t__UQUAD_TYPE
 

	)

110 
	t__SWORD_TYPE
 

	)

111 
	t__UWORD_TYPE
 

	)

112 
	t__SLONG32_TYPE
 

	)

113 
	t__ULONG32_TYPE
 

	)

114 
	t__S64_TYPE
 

	)

115 
	t__U64_TYPE
 

	)

117 
	t__STD_TYPE
 

	)

121 
	~<bs/tysizes.h
>

124 
__STD_TYPE
 
	t__DEV_T_TYPE
 
	t__dev_t
;

125 
__STD_TYPE
 
__UID_T_TYPE
 
	g__uid_t
;

126 
__STD_TYPE
 
__GID_T_TYPE
 
	g__gid_t
;

127 
__STD_TYPE
 
__INO_T_TYPE
 
	g__o_t
;

128 
__STD_TYPE
 
__INO64_T_TYPE
 
	g__o64_t
;

129 
__STD_TYPE
 
__MODE_T_TYPE
 
	g__mode_t
;

130 
__STD_TYPE
 
__NLINK_T_TYPE
 
	g__ƚk_t
;

131 
__STD_TYPE
 
__OFF_T_TYPE
 
	g__off_t
;

132 
__STD_TYPE
 
__OFF64_T_TYPE
 
	g__off64_t
;

133 
__STD_TYPE
 
__PID_T_TYPE
 
	g__pid_t
;

134 
__STD_TYPE
 
__FSID_T_TYPE
 
	g__fsid_t
;

135 
__STD_TYPE
 
__CLOCK_T_TYPE
 
	g__ock_t
;

136 
__STD_TYPE
 
__RLIM_T_TYPE
 
	g__im_t
;

137 
__STD_TYPE
 
__RLIM64_T_TYPE
 
	g__im64_t
;

138 
__STD_TYPE
 
__ID_T_TYPE
 
	g__id_t
;

139 
__STD_TYPE
 
__TIME_T_TYPE
 
	g__time_t
;

140 
__STD_TYPE
 
__USECONDS_T_TYPE
 
	g__ucds_t
;

141 
__STD_TYPE
 
__SUSECONDS_T_TYPE
 
	g__sucds_t
;

143 
__STD_TYPE
 
__DADDR_T_TYPE
 
	g__daddr_t
;

144 
__STD_TYPE
 
__KEY_T_TYPE
 
	g__key_t
;

147 
__STD_TYPE
 
__CLOCKID_T_TYPE
 
	g__ockid_t
;

150 
__STD_TYPE
 
__TIMER_T_TYPE
 
	g__tim_t
;

153 
__STD_TYPE
 
__BLKSIZE_T_TYPE
 
	g__blksize_t
;

158 
__STD_TYPE
 
__BLKCNT_T_TYPE
 
	g__blkt_t
;

159 
__STD_TYPE
 
__BLKCNT64_T_TYPE
 
	g__blkt64_t
;

162 
__STD_TYPE
 
__FSBLKCNT_T_TYPE
 
	g__fsblkt_t
;

163 
__STD_TYPE
 
__FSBLKCNT64_T_TYPE
 
	g__fsblkt64_t
;

166 
__STD_TYPE
 
__FSFILCNT_T_TYPE
 
	g__fsft_t
;

167 
__STD_TYPE
 
__FSFILCNT64_T_TYPE
 
	g__fsft64_t
;

170 
__STD_TYPE
 
__FSWORD_T_TYPE
 
	g__fswd_t
;

172 
__STD_TYPE
 
__SSIZE_T_TYPE
 
	g__ssize_t
;

175 
__STD_TYPE
 
__SYSCALL_SLONG_TYPE
 
	g__sys_g_t
;

177 
__STD_TYPE
 
__SYSCALL_ULONG_TYPE
 
	g__sys_ulg_t
;

181 
__off64_t
 
	t__loff_t
;

182 
__quad_t
 *
	t__qaddr_t
;

183 *
	t__ddr_t
;

186 
__STD_TYPE
 
__SWORD_TYPE
 
	g___t
;

189 
__STD_TYPE
 
__U32_TYPE
 
	g__sockn_t
;

192 #unde
__STD_TYPE


	@/usr/include/bits/unistd.h

19 #ide
_UNISTD_H


23 
ssize_t
 
	$__ad_chk
 (
__fd
, *
__buf
, 
size_t
 
__nbys
,

24 
size_t
 
__bu

__wur
;

25 
ssize_t
 
	`__REDIRECT
 (
__ad_s
, (
__fd
, *
__buf
,

26 
size_t
 
__nbys
), 
ad

__wur
;

27 
ssize_t
 
	`__REDIRECT
 (
__ad_chk_wn
,

28 (
__fd
, *
__buf
, 
size_t
 
__nbys
,

29 
size_t
 
__bu
), 
__ad_chk
)

30 
__wur
 
	`__wǉr
 ("read called with biggerengthhan size of "

33 
__ftify_funi
 
__wur
 
ssize_t


34 
	$ad
 (
__fd
, *
__buf
, 
size_t
 
__nbys
)

36 i(
	`__bos0
 (
__buf
!(
size_t
) -1)

38 i(!
	`__but_cڡt_p
 (
__nbys
))

39  
	`__ad_chk
 (
__fd
, 
__buf
, 
__nbys
, 
	`__bos0
 (__buf));

41 i(
__nbys
 > 
	`__bos0
 (
__buf
))

42  
	`__ad_chk_wn
 (
__fd
, 
__buf
, 
__nbys
, 
	`__bos0
 (__buf));

44  
	`__ad_s
 (
__fd
, 
__buf
, 
__nbys
);

45 
	}
}

47 #ifde
__USE_UNIX98


48 
ssize_t
 
	$__d_chk
 (
__fd
, *
__buf
, 
size_t
 
__nbys
,

49 
__off_t
 
__offt
, 
size_t
 
__bufsize

__wur
;

50 
ssize_t
 
	$__d64_chk
 (
__fd
, *
__buf
, 
size_t
 
__nbys
,

51 
__off64_t
 
__offt
, 
size_t
 
__bufsize

__wur
;

52 
ssize_t
 
	`__REDIRECT
 (
__d_s
,

53 (
__fd
, *
__buf
, 
size_t
 
__nbys
,

54 
__off_t
 
__offt
), 
d

__wur
;

55 
ssize_t
 
	`__REDIRECT
 (
__d64_s
,

56 (
__fd
, *
__buf
, 
size_t
 
__nbys
,

57 
__off64_t
 
__offt
), 
d64

__wur
;

58 
ssize_t
 
	`__REDIRECT
 (
__d_chk_wn
,

59 (
__fd
, *
__buf
, 
size_t
 
__nbys
,

60 
__off_t
 
__offt
, 
size_t
 
__bufsize
), 
__d_chk
)

61 
__wur
 
	`__wǉr
 ("pread called with biggerengthhan size of "

63 
ssize_t
 
	`__REDIRECT
 (
__d64_chk_wn
,

64 (
__fd
, *
__buf
, 
size_t
 
__nbys
,

65 
__off64_t
 
__offt
, 
size_t
 
__bufsize
),

66 
__d64_chk
)

67 
__wur
 
	`__wǉr
 ("pread64 called with biggerengthhan size of "

70 #ide
__USE_FILE_OFFSET64


71 
__ftify_funi
 
__wur
 
ssize_t


72 
	$d
 (
__fd
, *
__buf
, 
size_t
 
__nbys
, 
__off_t
 
__offt
)

74 i(
	`__bos0
 (
__buf
!(
size_t
) -1)

76 i(!
	`__but_cڡt_p
 (
__nbys
))

77  
	`__d_chk
 (
__fd
, 
__buf
, 
__nbys
, 
__offt
, 
	`__bos0
 (__buf));

79 i
__nbys
 > 
	`__bos0
 (
__buf
))

80  
	`__d_chk_wn
 (
__fd
, 
__buf
, 
__nbys
, 
__offt
,

81 
	`__bos0
 (
__buf
));

83  
	`__d_s
 (
__fd
, 
__buf
, 
__nbys
, 
__offt
);

84 
	}
}

86 
__ftify_funi
 
__wur
 
ssize_t


87 
	$d
 (
__fd
, *
__buf
, 
size_t
 
__nbys
, 
__off64_t
 
__offt
)

89 i(
	`__bos0
 (
__buf
!(
size_t
) -1)

91 i(!
	`__but_cڡt_p
 (
__nbys
))

92  
	`__d64_chk
 (
__fd
, 
__buf
, 
__nbys
, 
__offt
, 
	`__bos0
 (__buf));

94 i
__nbys
 > 
	`__bos0
 (
__buf
))

95  
	`__d64_chk_wn
 (
__fd
, 
__buf
, 
__nbys
, 
__offt
,

96 
	`__bos0
 (
__buf
));

99  
	`__d64_s
 (
__fd
, 
__buf
, 
__nbys
, 
__offt
);

100 
	}
}

103 #ifde
__USE_LARGEFILE64


104 
__ftify_funi
 
__wur
 
ssize_t


105 
	$d64
 (
__fd
, *
__buf
, 
size_t
 
__nbys
, 
__off64_t
 
__offt
)

107 i(
	`__bos0
 (
__buf
!(
size_t
) -1)

109 i(!
	`__but_cڡt_p
 (
__nbys
))

110  
	`__d64_chk
 (
__fd
, 
__buf
, 
__nbys
, 
__offt
, 
	`__bos0
 (__buf));

112 i
__nbys
 > 
	`__bos0
 (
__buf
))

113  
	`__d64_chk_wn
 (
__fd
, 
__buf
, 
__nbys
, 
__offt
,

114 
	`__bos0
 (
__buf
));

117  
	`__d64_s
 (
__fd
, 
__buf
, 
__nbys
, 
__offt
);

118 
	}
}

122 #i
defed
 
__USE_BSD
 || defed 
__USE_XOPEN_EXTENDED
 || defed 
__USE_XOPEN2K


123 
ssize_t
 
	$__adlk_chk
 (cڡ *
__ri
 
__th
,

124 *
__ri
 
__buf
, 
size_t
 
__n
,

125 
size_t
 
__bu
)

126 
__THROW
 
	`__nnu
 ((1, 2)
__wur
;

127 
ssize_t
 
	`__REDIRECT_NTH
 (
__adlk_s
,

128 (cڡ *
__ri
 
__th
,

129 *
__ri
 
__buf
, 
size_t
 
__n
), 
adlk
)

130 
	`__nnu
 ((1, 2)
__wur
;

131 
ssize_t
 
	`__REDIRECT_NTH
 (
__adlk_chk_wn
,

132 (cڡ *
__ri
 
__th
,

133 *
__ri
 
__buf
, 
size_t
 
__n
,

134 
size_t
 
__bu
), 
__adlk_chk
)

135 
	`__nnu
 ((1, 2)
__wur
 
	`__wǉr
 ("readlink called with biggerength "

138 
__ftify_funi
 
	`__nnu
 ((1, 2)
__wur
 
ssize_t


139 
	`__NTH
 (
	$adlk
 (cڡ *
__ri
 
__th
, *__ri 
__buf
,

140 
size_t
 
__n
))

142 i(
	`__bos
 (
__buf
!(
size_t
) -1)

144 i(!
	`__but_cڡt_p
 (
__n
))

145  
	`__adlk_chk
 (
__th
, 
__buf
, 
__n
, 
	`__bos
 (__buf));

147 i
__n
 > 
	`__bos
 (
__buf
))

148  
	`__adlk_chk_wn
 (
__th
, 
__buf
, 
__n
, 
	`__bos
 (__buf));

150  
	`__adlk_s
 (
__th
, 
__buf
, 
__n
);

151 
	}
}

154 #ifde
__USE_ATFILE


155 
ssize_t
 
	$__adlk_chk
 (
__fd
, cڡ *
__ri
 
__th
,

156 *
__ri
 
__buf
, 
size_t
 
__n
,

157 
size_t
 
__bu
)

158 
__THROW
 
	`__nnu
 ((2, 3)
__wur
;

159 
ssize_t
 
	`__REDIRECT_NTH
 (
__adlk_s
,

160 (
__fd
, cڡ *
__ri
 
__th
,

161 *
__ri
 
__buf
, 
size_t
 
__n
),

162 
adlk
)

163 
	`__nnu
 ((2, 3)
__wur
;

164 
ssize_t
 
	`__REDIRECT_NTH
 (
__adlk_chk_wn
,

165 (
__fd
, cڡ *
__ri
 
__th
,

166 *
__ri
 
__buf
, 
size_t
 
__n
,

167 
size_t
 
__bu
), 
__adlk_chk
)

168 
	`__nnu
 ((2, 3)
__wur
 
	`__wǉr
 ("readlinkat called with bigger "

172 
__ftify_funi
 
	`__nnu
 ((2, 3)
__wur
 
ssize_t


173 
	`__NTH
 (
	$adlk
 (
__fd
, cڡ *
__ri
 
__th
,

174 *
__ri
 
__buf
, 
size_t
 
__n
))

176 i(
	`__bos
 (
__buf
!(
size_t
) -1)

178 i(!
	`__but_cڡt_p
 (
__n
))

179  
	`__adlk_chk
 (
__fd
, 
__th
, 
__buf
, 
__n
, 
	`__bos
 (__buf));

181 i(
__n
 > 
	`__bos
 (
__buf
))

182  
	`__adlk_chk_wn
 (
__fd
, 
__th
, 
__buf
, 
__n
,

183 
	`__bos
 (
__buf
));

185  
	`__adlk_s
 (
__fd
, 
__th
, 
__buf
, 
__n
);

186 
	}
}

189 *
	$__gcwd_chk
 (*
__buf
, 
size_t
 
__size
, size_
__bu
)

190 
__THROW
 
__wur
;

191 *
	`__REDIRECT_NTH
 (
__gcwd_s
,

192 (*
__buf
, 
size_t
 
__size
), 
gcwd

__wur
;

193 *
	`__REDIRECT_NTH
 (
__gcwd_chk_wn
,

194 (*
__buf
, 
size_t
 
__size
, size_
__bu
),

195 
__gcwd_chk
)

196 
__wur
 
	`__wǉr
 ("getcwd caller with biggerengthhan size of "

199 
__ftify_funi
 
__wur
 *

200 
	`__NTH
 (
	$gcwd
 (*
__buf
, 
size_t
 
__size
))

202 i(
	`__bos
 (
__buf
!(
size_t
) -1)

204 i(!
	`__but_cڡt_p
 (
__size
))

205  
	`__gcwd_chk
 (
__buf
, 
__size
, 
	`__bos
 (__buf));

207 i(
__size
 > 
	`__bos
 (
__buf
))

208  
	`__gcwd_chk_wn
 (
__buf
, 
__size
, 
	`__bos
 (__buf));

210  
	`__gcwd_s
 (
__buf
, 
__size
);

211 
	}
}

213 #i
defed
 
__USE_BSD
 || defed 
__USE_XOPEN_EXTENDED


214 *
	$__gwd_chk
 (*
__buf
, 
size_t
 
bu
)

215 
__THROW
 
	`__nnu
 ((1)
__wur
;

216 *
	`__REDIRECT_NTH
 (
__gwd_wn
, (*
__buf
), 
gwd
)

217 
	`__nnu
 ((1)
__wur
 
	`__wǉr
 ("please use getcwd instead,s getwd "

220 
__ftify_funi
 
	`__nnu
 ((1)
__ibu_dd__
 
__wur
 *

221 
	`__NTH
 (
	$gwd
 (*
__buf
))

223 i(
	`__bos
 (
__buf
!(
size_t
) -1)

224  
	`__gwd_chk
 (
__buf
, 
	`__bos
 (__buf));

225  
	`__gwd_wn
 (
__buf
);

226 
	}
}

229 
size_t
 
	$__cfr_chk
 (
__me
, *
__buf
, 
size_t
 
__n
,

230 
size_t
 
__bu

__THROW
;

231 
size_t
 
	`__REDIRECT_NTH
 (
__cfr_s
, (
__me
, *
__buf
,

232 
size_t
 
__n
), 
cfr
);

233 
size_t
 
	`__REDIRECT_NTH
 (
__cfr_chk_wn
,

234 (
__me
, *
__buf
, 
size_t
 
__n
,

235 
size_t
 
__bu
), 
__cfr_chk
)

236 
	`__wǉr
 ("confstr called with biggerengthhan size of destination "

239 
__ftify_funi
 
size_t


240 
	`__NTH
 (
	$cfr
 (
__me
, *
__buf
, 
size_t
 
__n
))

242 i(
	`__bos
 (
__buf
!(
size_t
) -1)

244 i(!
	`__but_cڡt_p
 (
__n
))

245  
	`__cfr_chk
 (
__me
, 
__buf
, 
__n
, 
	`__bos
 (__buf));

247 i(
	`__bos
 (
__buf
< 
__n
)

248  
	`__cfr_chk_wn
 (
__me
, 
__buf
, 
__n
, 
	`__bos
 (__buf));

250  
	`__cfr_s
 (
__me
, 
__buf
, 
__n
);

251 
	}
}

254 
	$__ggroups_chk
 (
__size
, 
__gid_t
 
__li
[], 
size_t
 
__lin
)

255 
__THROW
 
__wur
;

256 
	`__REDIRECT_NTH
 (
__ggroups_s
, (
__size
, 
__gid_t
 
__li
[]),

257 
ggroups

__wur
;

258 
	`__REDIRECT_NTH
 (
__ggroups_chk_wn
,

259 (
__size
, 
__gid_t
 
__li
[], 
size_t
 
__lin
),

260 
__ggroups_chk
)

261 
__wur
 
	`__wǉr
 ("getgroups called with bigger group counthan what "

264 
__ftify_funi
 

265 
	`__NTH
 (
	$ggroups
 (
__size
, 
__gid_t
 
__li
[]))

267 i(
	`__bos
 (
__li
!(
size_t
) -1)

269 i(!
	`__but_cڡt_p
 (
__size
) || __size < 0)

270  
	`__ggroups_chk
 (
__size
, 
__li
, 
	`__bos
 (__list));

272 i(
__size
 *  (
__gid_t
> 
	`__bos
 (
__li
))

273  
	`__ggroups_chk_wn
 (
__size
, 
__li
, 
	`__bos
 (__list));

275  
	`__ggroups_s
 (
__size
, 
__li
);

276 
	}
}

279 
	$__yme_r_chk
 (
__fd
, *
__buf
, 
size_t
 
__bu
,

280 
size_t
 
__ėl

__THROW
 
	`__nnu
 ((2));

281 
	`__REDIRECT_NTH
 (
__yme_r_s
, (
__fd
, *
__buf
,

282 
size_t
 
__bu
), 
yme_r
)

283 
	`__nnu
 ((2));

284 
	`__REDIRECT_NTH
 (
__yme_r_chk_wn
,

285 (
__fd
, *
__buf
, 
size_t
 
__bu
,

286 
size_t
 
__ėl
), 
__yme_r_chk
)

287 
	`__nnu
 ((2)
	`__wǉr
 ("ttyname_r called with bigger buflenhan "

290 
__ftify_funi
 

291 
	`__NTH
 (
	$yme_r
 (
__fd
, *
__buf
, 
size_t
 
__bu
))

293 i(
	`__bos
 (
__buf
!(
size_t
) -1)

295 i(!
	`__but_cڡt_p
 (
__bu
))

296  
	`__yme_r_chk
 (
__fd
, 
__buf
, 
__bu
, 
	`__bos
 (__buf));

298 i(
__bu
 > 
	`__bos
 (
__buf
))

299  
	`__yme_r_chk_wn
 (
__fd
, 
__buf
, 
__bu
, 
	`__bos
 (__buf));

301  
	`__yme_r_s
 (
__fd
, 
__buf
, 
__bu
);

302 
	}
}

305 #i
defed
 
__USE_REENTRANT
 || defed 
__USE_POSIX199506


306 
	$__glog_r_chk
 (*
__buf
, 
size_t
 
__bu
, size_
__ėl
)

307 
	`__nnu
 ((1));

308 
	`__REDIRECT
 (
__glog_r_s
, (*
__buf
, 
size_t
 
__bu
),

309 
glog_r

	`__nnu
 ((1));

310 
	`__REDIRECT
 (
__glog_r_chk_wn
,

311 (*
__buf
, 
size_t
 
__bu
, size_
__ėl
),

312 
__glog_r_chk
)

313 
	`__nnu
 ((1)
	`__wǉr
 ("getlogin_r called with bigger buflenhan "

316 
__ftify_funi
 

317 
	$glog_r
 (*
__buf
, 
size_t
 
__bu
)

319 i(
	`__bos
 (
__buf
!(
size_t
) -1)

321 i(!
	`__but_cڡt_p
 (
__bu
))

322  
	`__glog_r_chk
 (
__buf
, 
__bu
, 
	`__bos
 (__buf));

324 i(
__bu
 > 
	`__bos
 (
__buf
))

325  
	`__glog_r_chk_wn
 (
__buf
, 
__bu
, 
	`__bos
 (__buf));

327  
	`__glog_r_s
 (
__buf
, 
__bu
);

328 
	}
}

332 #i
defed
 
__USE_BSD
 || defed 
__USE_UNIX98


333 
	$__ghome_chk
 (*
__buf
, 
size_t
 
__bu
, size_
__ėl
)

334 
__THROW
 
	`__nnu
 ((1));

335 
	`__REDIRECT_NTH
 (
__ghome_s
, (*
__buf
, 
size_t
 
__bu
),

336 
ghome

	`__nnu
 ((1));

337 
	`__REDIRECT_NTH
 (
__ghome_chk_wn
,

338 (*
__buf
, 
size_t
 
__bu
, size_
__ėl
),

339 
__ghome_chk
)

340 
	`__nnu
 ((1)
	`__wǉr
 ("gethostname called with bigger buflenhan "

343 
__ftify_funi
 

344 
	`__NTH
 (
	$ghome
 (*
__buf
, 
size_t
 
__bu
))

346 i(
	`__bos
 (
__buf
!(
size_t
) -1)

348 i(!
	`__but_cڡt_p
 (
__bu
))

349  
	`__ghome_chk
 (
__buf
, 
__bu
, 
	`__bos
 (__buf));

351 i(
__bu
 > 
	`__bos
 (
__buf
))

352  
	`__ghome_chk_wn
 (
__buf
, 
__bu
, 
	`__bos
 (__buf));

354  
	`__ghome_s
 (
__buf
, 
__bu
);

355 
	}
}

359 #i
defed
 
__USE_BSD
 || (defed 
__USE_XOPEN
 && !defed 
__USE_UNIX98
)

360 
	$__gdomame_chk
 (*
__buf
, 
size_t
 
__bu
, size_
__ėl
)

361 
__THROW
 
	`__nnu
 ((1)
__wur
;

362 
	`__REDIRECT_NTH
 (
__gdomame_s
, (*
__buf
,

363 
size_t
 
__bu
),

364 
gdomame

	`__nnu
 ((1)
__wur
;

365 
	`__REDIRECT_NTH
 (
__gdomame_chk_wn
,

366 (*
__buf
, 
size_t
 
__bu
, size_
__ėl
),

367 
__gdomame_chk
)

368 
	`__nnu
 ((1)
__wur
 
	`__wǉr
 ("getdomainname called with bigger "

372 
__ftify_funi
 

373 
	`__NTH
 (
	$gdomame
 (*
__buf
, 
size_t
 
__bu
))

375 i(
	`__bos
 (
__buf
!(
size_t
) -1)

377 i(!
	`__but_cڡt_p
 (
__bu
))

378  
	`__gdomame_chk
 (
__buf
, 
__bu
, 
	`__bos
 (__buf));

380 i(
__bu
 > 
	`__bos
 (
__buf
))

381  
	`__gdomame_chk_wn
 (
__buf
, 
__bu
, 
	`__bos
 (__buf));

383  
	`__gdomame_s
 (
__buf
, 
__bu
);

384 
	}
}

	@/usr/include/bits/waitflags.h

19 #i!
defed
 
_SYS_WAIT_H
 && !defed 
_STDLIB_H


25 
	#WNOHANG
 1

	)

26 
	#WUNTRACED
 2

	)

29 
	#WSTOPPED
 2

	)

30 
	#WEXITED
 4

	)

31 
	#WCONTINUED
 8

	)

32 
	#WNOWAIT
 0x01000000

	)

34 
	#__WNOTHREAD
 0x20000000

	)

36 
	#__WALL
 0x40000000

	)

37 
	#__WCLONE
 0x80000000

	)

40 #i
defed
 
__USE_SVID
 || defed 
__USE_XOPEN
 || defed 
__USE_XOPEN2K8


41 #ide
__ENUM_IDTYPE_T


42 
	#__ENUM_IDTYPE_T
 1

	)

46 #unde
P_ALL


47 #unde
P_PID


48 #unde
P_PGID


52 
	mP_ALL
,

53 
	mP_PID
,

54 
	mP_PGID


55 } 
	tidty_t
;

	@/usr/include/bits/waitstatus.h

19 #i!
defed
 
_SYS_WAIT_H
 && !defed 
_STDLIB_H


28 
	#__WEXITSTATUS
(
us
(((us& 0xff00>> 8)

	)

31 
	#__WTERMSIG
(
us
((us& 0x7f)

	)

34 
	#__WSTOPSIG
(
us

	`__WEXITSTATUS
(us)

	)

37 
	#__WIFEXITED
(
us
(
	`__WTERMSIG
(us=0)

	)

40 
	#__WIFSIGNALED
(
us
) \

41 (((sigd (((
us
& 0x7f+ 1>> 1> 0)

	)

44 
	#__WIFSTOPPED
(
us
(((us& 0xff=0x7f)

	)

48 #ifde
WCONTINUED


49 
	#__WIFCONTINUED
(
us
((us=
__W_CONTINUED
)

	)

53 
	#__WCOREDUMP
(
us
((us& 
__WCOREFLAG
)

	)

56 
	#__W_EXITCODE
(
t
, 
sig
(ԑ<< 8 | (sig))

	)

57 
	#__W_STOPCODE
(
sig
((sig<< 8 | 0x7f)

	)

58 
	#__W_CONTINUED
 0xffff

	)

59 
	#__WCOREFLAG
 0x80

	)

62 #ifdef 
__USE_BSD


64 
	~<dn.h
>

66 
	uwa


68 
	mw_us
;

71 #if 
__BYTE_ORDER
 =
__LITTLE_ENDIAN


72 
	m__w_rmsig
:7;

73 
	m__w_cedump
:1;

74 
	m__w_tcode
:8;

77 #if 
__BYTE_ORDER
 =
__BIG_ENDIAN


79 
	m__w_tcode
:8;

80 
	m__w_cedump
:1;

81 
	m__w_rmsig
:7;

83 } 
	m__wa_rmed
;

86 #if 
__BYTE_ORDER
 =
__LITTLE_ENDIAN


87 
	m__w_v
:8;

88 
	m__w_sig
:8;

91 #if 
__BYTE_ORDER
 =
__BIG_ENDIAN


93 
	m__w_sig
:8;

94 
	m__w_v
:8;

96 } 
	m__wa_ݳd
;

99 
	#w_rmsig
 
__wa_rmed
.
__w_rmsig


	)

100 
	#w_cedump
 
__wa_rmed
.
__w_cedump


	)

101 
	#w_tcode
 
__wa_rmed
.
__w_tcode


	)

102 
	#w_sig
 
__wa_ݳd
.
__w_sig


	)

103 
	#w_v
 
__wa_ݳd
.
__w_v


	)

	@/usr/include/bits/wchar.h

19 #ide
_BITS_WCHAR_H


20 
	#_BITS_WCHAR_H
 1

	)

33 #ifde
__WCHAR_MAX__


34 
	#__WCHAR_MAX
 
__WCHAR_MAX__


	)

35 #i
L
'\0' - 1 > 0

36 
	#__WCHAR_MAX
 (0xffffffffu + 
L
'\0')

	)

38 
	#__WCHAR_MAX
 (0x7ffffff+ 
L
'\0')

	)

41 #ifde
__WCHAR_MIN__


42 
	#__WCHAR_MIN
 
__WCHAR_MIN__


	)

43 #i
L
'\0' - 1 > 0

44 
	#__WCHAR_MIN
 (
L
'\0' + 0)

	)

46 
	#__WCHAR_MIN
 (-
__WCHAR_MAX
 - 1)

	)

	@/usr/include/bits/wordsize.h

3 #i
defed
 
__x86_64__
 && !defed 
__ILP32__


4 
	#__WORDSIZE
 64

	)

6 
	#__WORDSIZE
 32

	)

9 #ifde
__x86_64__


10 
	#__WORDSIZE_TIME64_COMPAT32
 1

	)

12 
	#__SYSCALL_WORDSIZE
 64

	)

	@/usr/include/bits/xopen_lim.h

29 #ide
_XOPEN_LIM_H


30 
	#_XOPEN_LIM_H
 1

	)

32 
	#__ed_IOV_MAX


	)

33 
	~<bs/dio_lim.h
>

65 
	#_XOPEN_IOV_MAX
 
_POSIX_UIO_MAXIOV


	)

70 
	#NL_ARGMAX
 
_POSIX_ARG_MAX


	)

73 
	#NL_LANGMAX
 
_POSIX2_LINE_MAX


	)

76 
	#NL_MSGMAX
 
INT_MAX


	)

80 
	#NL_NMAX
 
INT_MAX


	)

83 
	#NL_SETMAX
 
INT_MAX


	)

86 
	#NL_TEXTMAX
 
INT_MAX


	)

89 
	#NZERO
 20

	)

93 #ifde
INT_MAX


94 #i
INT_MAX
 == 32767

95 
	#WORD_BIT
 16

	)

97 #i
INT_MAX
 == 2147483647

98 
	#WORD_BIT
 32

	)

101 
	#WORD_BIT
 64

	)

104 #i
defed
 
__INT_MAX__


105 #i
__INT_MAX__
 == 32767

106 
	#WORD_BIT
 16

	)

108 #i
__INT_MAX__
 == 2147483647

109 
	#WORD_BIT
 32

	)

112 
	#WORD_BIT
 64

	)

116 
	#WORD_BIT
 32

	)

120 #ifde
LONG_MAX


121 #i
LONG_MAX
 == 2147483647

122 
	#LONG_BIT
 32

	)

125 
	#LONG_BIT
 64

	)

127 #i
defed
 
__LONG_MAX__


128 #i
__LONG_MAX__
 == 2147483647

129 
	#LONG_BIT
 32

	)

132 
	#LONG_BIT
 64

	)

135 
	~<bs/wdsize.h
>

136 #i
__WORDSIZE
 == 64

137 
	#LONG_BIT
 64

	)

139 
	#LONG_BIT
 32

	)

	@/usr/include/endian.h

18 #idef 
_ENDIAN_H


19 
	#_ENDIAN_H
 1

	)

21 
	~<us.h
>

31 
	#__LITTLE_ENDIAN
 1234

	)

32 
	#__BIG_ENDIAN
 4321

	)

33 
	#__PDP_ENDIAN
 3412

	)

36 
	~<bs/dn.h
>

40 #ide
__FLOAT_WORD_ORDER


41 
	#__FLOAT_WORD_ORDER
 
__BYTE_ORDER


	)

44 #ifdef 
__USE_BSD


45 
	#LITTLE_ENDIAN
 
__LITTLE_ENDIAN


	)

46 
	#BIG_ENDIAN
 
__BIG_ENDIAN


	)

47 
	#PDP_ENDIAN
 
__PDP_ENDIAN


	)

48 
	#BYTE_ORDER
 
__BYTE_ORDER


	)

51 #i
__BYTE_ORDER
 =
__LITTLE_ENDIAN


52 
	#__LONG_LONG_PAIR
(
HI
, 
LO
LO, 
	)
HI

53 #i
__BYTE_ORDER
 =
__BIG_ENDIAN


54 
	#__LONG_LONG_PAIR
(
HI
, 
LO
HI, 
	)
LO

58 #i
defed
 
__USE_BSD
 && !defed 
__ASSEMBLER__


60 
	~<bs/bysw.h
>

62 #i
__BYTE_ORDER
 =
__LITTLE_ENDIAN


63 
	#htobe16
(
x

	`__bsw_16
 (x)

	)

64 
	#hte16
(
x
(x)

	)

65 
	#be16toh
(
x

	`__bsw_16
 (x)

	)

66 
	#16toh
(
x
(x)

	)

68 
	#htobe32
(
x

	`__bsw_32
 (x)

	)

69 
	#hte32
(
x
(x)

	)

70 
	#be32toh
(
x

	`__bsw_32
 (x)

	)

71 
	#32toh
(
x
(x)

	)

73 
	#htobe64
(
x

	`__bsw_64
 (x)

	)

74 
	#hte64
(
x
(x)

	)

75 
	#be64toh
(
x

	`__bsw_64
 (x)

	)

76 
	#64toh
(
x
(x)

	)

79 
	#htobe16
(
x
(x)

	)

80 
	#hte16
(
x

	`__bsw_16
 (x)

	)

81 
	#be16toh
(
x
(x)

	)

82 
	#16toh
(
x

	`__bsw_16
 (x)

	)

84 
	#htobe32
(
x
(x)

	)

85 
	#hte32
(
x

	`__bsw_32
 (x)

	)

86 
	#be32toh
(
x
(x)

	)

87 
	#32toh
(
x

	`__bsw_32
 (x)

	)

89 
	#htobe64
(
x
(x)

	)

90 
	#hte64
(
x

	`__bsw_64
 (x)

	)

91 
	#be64toh
(
x
(x)

	)

92 
	#64toh
(
x

	`__bsw_64
 (x)

	)

	@/usr/include/fcntl.h

22 #idef 
_FCNTL_H


23 
	#_FCNTL_H
 1

	)

25 
	~<us.h
>

28 
	g__BEGIN_DECLS


31 
	~<bs/tys.h
>

35 
	~<bs/f.h
>

40 #ide
__mode_t_defed


41 
__mode_t
 
	tmode_t
;

42 
	#__mode_t_defed


	)

45 #ide
__off_t_defed


46 #ide
__USE_FILE_OFFSET64


47 
__off_t
 
	toff_t
;

49 
__off64_t
 
	toff_t
;

51 
	#__off_t_defed


	)

54 #i
defed
 
__USE_LARGEFILE64
 && !defed 
__off64_t_defed


55 
__off64_t
 
	toff64_t
;

56 
	#__off64_t_defed


	)

59 #ide
__pid_t_defed


60 
__pid_t
 
	tpid_t
;

61 
	#__pid_t_defed


	)

65 #i
defed
 
__USE_XOPEN
 || defed 
__USE_XOPEN2K8


66 
	#__ed_timeec


	)

67 
	~<time.h
>

68 
	~<bs/.h
>

70 
	#S_IFMT
 
__S_IFMT


	)

71 
	#S_IFDIR
 
__S_IFDIR


	)

72 
	#S_IFCHR
 
__S_IFCHR


	)

73 
	#S_IFBLK
 
__S_IFBLK


	)

74 
	#S_IFREG
 
__S_IFREG


	)

75 #ifde
__S_IFIFO


76 
	#S_IFIFO
 
__S_IFIFO


	)

78 #ifde
__S_IFLNK


79 
	#S_IFLNK
 
__S_IFLNK


	)

81 #i(
defed
 
__USE_UNIX98
 || defed 
__USE_XOPEN2K8
&& defed 
__S_IFSOCK


82 
	#S_IFSOCK
 
__S_IFSOCK


	)

87 
	#S_ISUID
 
__S_ISUID


	)

88 
	#S_ISGID
 
__S_ISGID


	)

90 #i
defed
 
__USE_BSD
 || defed 
__USE_MISC
 || defed 
__USE_XOPEN


92 
	#S_ISVTX
 
__S_ISVTX


	)

95 
	#S_IRUSR
 
__S_IREAD


	)

96 
	#S_IWUSR
 
__S_IWRITE


	)

97 
	#S_IXUSR
 
__S_IEXEC


	)

99 
	#S_IRWXU
 (
__S_IREAD
|
__S_IWRITE
|
__S_IEXEC
)

	)

101 
	#S_IRGRP
 (
S_IRUSR
 >> 3

	)

102 
	#S_IWGRP
 (
S_IWUSR
 >> 3

	)

103 
	#S_IXGRP
 (
S_IXUSR
 >> 3

	)

105 
	#S_IRWXG
 (
S_IRWXU
 >> 3)

	)

107 
	#S_IROTH
 (
S_IRGRP
 >> 3

	)

108 
	#S_IWOTH
 (
S_IWGRP
 >> 3

	)

109 
	#S_IXOTH
 (
S_IXGRP
 >> 3

	)

111 
	#S_IRWXO
 (
S_IRWXG
 >> 3)

	)

114 #ifdef 
__USE_MISC


115 #ide
R_OK


118 
	#R_OK
 4

	)

119 
	#W_OK
 2

	)

120 
	#X_OK
 1

	)

121 
	#F_OK
 0

	)

126 #i
defed
 
__USE_XOPEN
 || defed 
__USE_XOPEN2K8


127 
	#SEEK_SET
 0

	)

128 
	#SEEK_CUR
 1

	)

129 
	#SEEK_END
 2

	)

137 
f
 (
__fd
, 
__cmd
, ...);

145 #ide
__USE_FILE_OFFSET64


146 
	$ݒ
 (cڡ *
__fe
, 
__oag
, ...
	`__nnu
 ((1));

148 #ifde
__REDIRECT


149 
	`__REDIRECT
 (
ݒ
, (cڡ *
__fe
, 
__oag
, ...), 
ݒ64
)

150 
	`__nnu
 ((1));

152 
	#ݒ
 
ݒ64


	)

155 #ifde
__USE_LARGEFILE64


156 
	$ݒ64
 (cڡ *
__fe
, 
__oag
, ...
	`__nnu
 ((1));

159 #ifde
__USE_ATFILE


169 #ide
__USE_FILE_OFFSET64


170 
	$ݒ
 (
__fd
, cڡ *
__fe
, 
__oag
, ...)

171 
	`__nnu
 ((2));

173 #ifde
__REDIRECT


174 
	`__REDIRECT
 (
ݒ
, (
__fd
, cڡ *
__fe
, 
__oag
,

175 ...), 
ݒ64

	`__nnu
 ((2));

177 
	#ݒ
 
ݒ64


	)

180 #ifde
__USE_LARGEFILE64


181 
	$ݒ64
 (
__fd
, cڡ *
__fe
, 
__oag
, ...)

182 
	`__nnu
 ((2));

191 #ide
__USE_FILE_OFFSET64


192 
	$t
 (cڡ *
__fe
, 
mode_t
 
__mode

	`__nnu
 ((1));

194 #ifde
__REDIRECT


195 
	`__REDIRECT
 (
t
, (cڡ *
__fe
, 
mode_t
 
__mode
),

196 
t64

	`__nnu
 ((1));

198 
	#t
 
t64


	)

201 #ifde
__USE_LARGEFILE64


202 
	$t64
 (cڡ *
__fe
, 
mode_t
 
__mode

	`__nnu
 ((1));

205 #i!
defed
 
F_LOCK
 && (defed 
__USE_MISC
 || (defed 
__USE_XOPEN_EXTENDED
 \

206 && !
defed
 
__USE_POSIX
))

215 
	#F_ULOCK
 0

	)

216 
	#F_LOCK
 1

	)

217 
	#F_TLOCK
 2

	)

218 
	#F_TEST
 3

	)

220 #ide
__USE_FILE_OFFSET64


221 
	`lockf
 (
__fd
, 
__cmd
, 
off_t
 
__n
);

223 #ifde
__REDIRECT


224 
	`__REDIRECT
 (
lockf
, (
__fd
, 
__cmd
, 
__off64_t
 
__n
), 
lockf64
);

226 
	#lockf
 
lockf64


	)

229 #ifde
__USE_LARGEFILE64


230 
	`lockf64
 (
__fd
, 
__cmd
, 
off64_t
 
__n
);

234 #ifde
__USE_XOPEN2K


237 #ide
__USE_FILE_OFFSET64


238 
	$posix_dvi
 (
__fd
, 
off_t
 
__offt
, off_
__n
,

239 
__advi

__THROW
;

241 #ifde
__REDIRECT_NTH


242 
	`__REDIRECT_NTH
 (
posix_dvi
, (
__fd
, 
__off64_t
 
__offt
,

243 
__off64_t
 
__n
, 
__advi
),

244 
posix_dvi64
);

246 
	#posix_dvi
 
posix_dvi64


	)

249 #ifde
__USE_LARGEFILE64


250 
	$posix_dvi64
 (
__fd
, 
off64_t
 
__offt
, off64_
__n
,

251 
__advi

__THROW
;

259 #ide
__USE_FILE_OFFSET64


260 
	`posix_o
 (
__fd
, 
off_t
 
__offt
, off_
__n
);

262 #ifde
__REDIRECT


263 
	`__REDIRECT
 (
posix_o
, (
__fd
, 
__off64_t
 
__offt
,

264 
__off64_t
 
__n
),

265 
posix_o64
);

267 
	#posix_o
 
posix_o64


	)

270 #ifde
__USE_LARGEFILE64


271 
	`posix_o64
 (
__fd
, 
off64_t
 
__offt
, off64_
__n
);

277 #i
__USE_FORTIFY_LEVEL
 > 0 && 
defed
 
__ftify_funi
 \

278 && 
defed
 
__va_g_ck_n


279 
	~<bs/f2.h
>

282 
__END_DECLS


	@/usr/include/features.h

18 #idef 
_FEATURES_H


19 
	#_FEATURES_H
 1

	)

101 #unde
__USE_ISOC11


102 #unde
__USE_ISOC99


103 #unde
__USE_ISOC95


104 #unde
__USE_ISOCXX11


105 #unde
__USE_POSIX


106 #unde
__USE_POSIX2


107 #unde
__USE_POSIX199309


108 #unde
__USE_POSIX199506


109 #unde
__USE_XOPEN


110 #unde
__USE_XOPEN_EXTENDED


111 #unde
__USE_UNIX98


112 #unde
__USE_XOPEN2K


113 #unde
__USE_XOPEN2KXSI


114 #unde
__USE_XOPEN2K8


115 #unde
__USE_XOPEN2K8XSI


116 #unde
__USE_LARGEFILE


117 #unde
__USE_LARGEFILE64


118 #unde
__USE_FILE_OFFSET64


119 #unde
__USE_BSD


120 #unde
__USE_SVID


121 #unde
__USE_MISC


122 #unde
__USE_ATFILE


123 #unde
__USE_GNU


124 #unde
__USE_REENTRANT


125 #unde
__USE_FORTIFY_LEVEL


126 #unde
__KERNEL_STRICT_NAMES


130 #ide
_LOOSE_KERNEL_NAMES


131 
	#__KERNEL_STRICT_NAMES


	)

141 #i
defed
 
__GNUC__
 && defed 
__GNUC_MINOR__


142 
	#__GNUC_PREREQ
(
maj
, 
m
) \

143 ((
__GNUC__
 << 16+ 
__GNUC_MINOR__
 >((
maj
<< 16+ (
m
))

	)

145 
	#__GNUC_PREREQ
(
maj
, 
m
0

	)

150 #ifde
_GNU_SOURCE


151 #unde
_ISOC95_SOURCE


152 
	#_ISOC95_SOURCE
 1

	)

153 #unde
_ISOC99_SOURCE


154 
	#_ISOC99_SOURCE
 1

	)

155 #unde
_ISOC11_SOURCE


156 
	#_ISOC11_SOURCE
 1

	)

157 #unde
_POSIX_SOURCE


158 
	#_POSIX_SOURCE
 1

	)

159 #unde
_POSIX_C_SOURCE


160 
	#_POSIX_C_SOURCE
 200809L

	)

161 #unde
_XOPEN_SOURCE


162 
	#_XOPEN_SOURCE
 700

	)

163 #unde
_XOPEN_SOURCE_EXTENDED


164 
	#_XOPEN_SOURCE_EXTENDED
 1

	)

165 #unde
_LARGEFILE64_SOURCE


166 
	#_LARGEFILE64_SOURCE
 1

	)

167 #unde
_DEFAULT_SOURCE


168 
	#_DEFAULT_SOURCE
 1

	)

169 #unde
_BSD_SOURCE


170 
	#_BSD_SOURCE
 1

	)

171 #unde
_SVID_SOURCE


172 
	#_SVID_SOURCE
 1

	)

173 #unde
_ATFILE_SOURCE


174 
	#_ATFILE_SOURCE
 1

	)

179 #i(
defed
 
_DEFAULT_SOURCE
 \

180 || (!
defed
 
	g__STRICT_ANSI__
 \

181 && !
defed
 
	g_ISOC99_SOURCE
 \

182 && !
defed
 
	g_POSIX_SOURCE
 && !defed 
	g_POSIX_C_SOURCE
 \

183 && !
defed
 
	g_XOPEN_SOURCE
 \

184 && !
defed
 
	g_BSD_SOURCE
 && !defed 
	g_SVID_SOURCE
))

185 #unde
_DEFAULT_SOURCE


186 
	#_DEFAULT_SOURCE
 1

	)

187 #unde
_BSD_SOURCE


188 
	#_BSD_SOURCE
 1

	)

189 #unde
_SVID_SOURCE


190 
	#_SVID_SOURCE
 1

	)

194 #i(
defed
 
_ISOC11_SOURCE
 \

195 || (
defed
 
	g__STDC_VERSION__
 && __STDC_VERSION__ >= 201112L))

196 
	#__USE_ISOC11
 1

	)

200 #i(
defed
 
_ISOC99_SOURCE
 || defed 
_ISOC11_SOURCE
 \

201 || (
defed
 
__STDC_VERSION__
 && __STDC_VERSION__ >= 199901L))

202 
	#__USE_ISOC99
 1

	)

206 #i(
defed
 
_ISOC99_SOURCE
 || defed 
_ISOC11_SOURCE
 \

207 || (
defed
 
__STDC_VERSION__
 && __STDC_VERSION__ >= 199409L))

208 
	#__USE_ISOC95
 1

	)

215 #i((
defed
 
__lulus
 && __cplusplus >= 201103L) \

216 || 
defed
 
__GXX_EXPERIMENTAL_CXX0X__
)

217 
	#__USE_ISOCXX11
 1

	)

223 #ifde
_DEFAULT_SOURCE


224 #i!
defed
 
_POSIX_SOURCE
 && !defed 
_POSIX_C_SOURCE


225 
	#__USE_POSIX_IMPLICITLY
 1

	)

227 #unde
_POSIX_SOURCE


228 
	#_POSIX_SOURCE
 1

	)

229 #unde
_POSIX_C_SOURCE


230 
	#_POSIX_C_SOURCE
 200809L

	)

232 #i((!
defed
 
__STRICT_ANSI__
 || (
_XOPEN_SOURCE
 - 0) >= 500) && \

233 !
defed
 
_POSIX_SOURCE
 && !defed 
_POSIX_C_SOURCE
)

234 
	#_POSIX_SOURCE
 1

	)

235 #i
defed
 
_XOPEN_SOURCE
 && (_XOPEN_SOURCE - 0) < 500

236 
	#_POSIX_C_SOURCE
 2

	)

237 #i
defed
 
_XOPEN_SOURCE
 && (_XOPEN_SOURCE - 0) < 600

238 
	#_POSIX_C_SOURCE
 199506L

	)

239 #i
defed
 
_XOPEN_SOURCE
 && (_XOPEN_SOURCE - 0) < 700

240 
	#_POSIX_C_SOURCE
 200112L

	)

242 
	#_POSIX_C_SOURCE
 200809L

	)

244 
	#__USE_POSIX_IMPLICITLY
 1

	)

247 #i
defed
 
_POSIX_SOURCE
 || 
_POSIX_C_SOURCE
 >1 || defed 
_XOPEN_SOURCE


248 
	#__USE_POSIX
 1

	)

251 #i
defed
 
_POSIX_C_SOURCE
 && _POSIX_C_SOURCE >2 || defed 
_XOPEN_SOURCE


252 
	#__USE_POSIX2
 1

	)

255 #i(
_POSIX_C_SOURCE
 - 0) >= 199309L

256 
	#__USE_POSIX199309
 1

	)

259 #i(
_POSIX_C_SOURCE
 - 0) >= 199506L

260 
	#__USE_POSIX199506
 1

	)

263 #i(
_POSIX_C_SOURCE
 - 0) >= 200112L

264 
	#__USE_XOPEN2K
 1

	)

265 #unde
__USE_ISOC95


266 
	#__USE_ISOC95
 1

	)

267 #unde
__USE_ISOC99


268 
	#__USE_ISOC99
 1

	)

271 #i(
_POSIX_C_SOURCE
 - 0) >= 200809L

272 
	#__USE_XOPEN2K8
 1

	)

273 #unde
_ATFILE_SOURCE


274 
	#_ATFILE_SOURCE
 1

	)

277 #ifdef 
_XOPEN_SOURCE


278 
	#__USE_XOPEN
 1

	)

279 #i(
_XOPEN_SOURCE
 - 0) >= 500

280 
	#__USE_XOPEN_EXTENDED
 1

	)

281 
	#__USE_UNIX98
 1

	)

282 #unde
_LARGEFILE_SOURCE


283 
	#_LARGEFILE_SOURCE
 1

	)

284 #i(
_XOPEN_SOURCE
 - 0) >= 600

285 #i(
_XOPEN_SOURCE
 - 0) >= 700

286 
	#__USE_XOPEN2K8
 1

	)

287 
	#__USE_XOPEN2K8XSI
 1

	)

289 
	#__USE_XOPEN2K
 1

	)

290 
	#__USE_XOPEN2KXSI
 1

	)

291 #unde
__USE_ISOC95


292 
	#__USE_ISOC95
 1

	)

293 #unde
__USE_ISOC99


294 
	#__USE_ISOC99
 1

	)

297 #ifde
_XOPEN_SOURCE_EXTENDED


298 
	#__USE_XOPEN_EXTENDED
 1

	)

303 #ifde
_LARGEFILE_SOURCE


304 
	#__USE_LARGEFILE
 1

	)

307 #ifde
_LARGEFILE64_SOURCE


308 
	#__USE_LARGEFILE64
 1

	)

311 #i
defed
 
_FILE_OFFSET_BITS
 && _FILE_OFFSET_BITS == 64

312 
	#__USE_FILE_OFFSET64
 1

	)

315 #i
defed
 
_BSD_SOURCE
 || defed 
_SVID_SOURCE


316 
	#__USE_MISC
 1

	)

319 #ifdef 
_BSD_SOURCE


320 
	#__USE_BSD
 1

	)

323 #ifdef 
_SVID_SOURCE


324 
	#__USE_SVID
 1

	)

327 #ifdef 
_ATFILE_SOURCE


328 
	#__USE_ATFILE
 1

	)

331 #ifdef 
_GNU_SOURCE


332 
	#__USE_GNU
 1

	)

335 #i
defed
 
_REENTRANT
 || defed 
_THREAD_SAFE


336 
	#__USE_REENTRANT
 1

	)

339 #i
defed
 
_FORTIFY_SOURCE
 && _FORTIFY_SOURCE > 0 \

340 && 
__GNUC_PREREQ
 (4, 1&& 
defed
 
	g__OPTIMIZE__
 && __OPTIMIZE__ > 0

341 #i
_FORTIFY_SOURCE
 > 1

342 
	#__USE_FORTIFY_LEVEL
 2

	)

344 
	#__USE_FORTIFY_LEVEL
 1

	)

347 
	#__USE_FORTIFY_LEVEL
 0

	)

352 
	~<dc-edef.h
>

360 #unde
__GNU_LIBRARY__


361 
	#__GNU_LIBRARY__
 6

	)

365 
	#__GLIBC__
 2

	)

366 
	#__GLIBC_MINOR__
 19

	)

368 
	#__GLIBC_PREREQ
(
maj
, 
m
) \

369 ((
__GLIBC__
 << 16+ 
__GLIBC_MINOR__
 >((
maj
<< 16+ (
m
))

	)

372 #ide
__ASSEMBLER__


373 #ide
_SYS_CDEFS_H


374 
	~<sys/cdefs.h
>

379 #i
defed
 
__USE_FILE_OFFSET64
 && !defed 
__REDIRECT


380 
	#__USE_LARGEFILE
 1

	)

381 
	#__USE_LARGEFILE64
 1

	)

387 #i
__GNUC_PREREQ
 (2, 7&& 
defed
 
__OPTIMIZE__
 \

388 && !
defed
 
	g__OPTIMIZE_SIZE__
 && !defed 
	g__NO_INLINE__
 \

389 && 
defed
 
	g__ex_le


390 
	#__USE_EXTERN_INLINES
 1

	)

398 
	~<gnu/ubs.h
>

	@/usr/include/getopt.h

19 #ide
_GETOPT_H


21 #ide
__ed_gt


22 
	#_GETOPT_H
 1

	)

32 #i!
defed
 
__GNU_LIBRARY__


33 
	~<y.h
>

36 #ide
__THROW


37 #ide
__GNUC_PREREQ


38 
	#__GNUC_PREREQ
(
maj
, 
m
(0)

	)

40 #i
defed
 
__lulus
 && 
__GNUC_PREREQ
 (2,8)

41 
	#__THROW
 
	`throw
 ()

	)

43 
	#__THROW


	)

47 #ifdef 
__lulus


57 *
ݏrg
;

71 
td
;

76 
݋
;

80 
tt
;

82 #ide
__ed_gt


104 
	sti


106 cڡ *
	gme
;

109 
	ghas_g
;

110 *
	gag
;

111 
	gv
;

116 
	#no_gumt
 0

	)

117 
	#qued_gumt
 1

	)

118 
	#tiڮ_gumt
 2

	)

146 #ifde
__GNU_LIBRARY__


150 
gt
 (
___gc
, *cڡ *
___gv
, cڡ *
__shtts
)

151 
__THROW
;

153 #i
defed
 
__ed_gt
 && defed 
__USE_POSIX2
 \

154 && !
defed
 
	g__USE_POSIX_IMPLICITLY
 && !defed 
	g__USE_GNU


158 #ifde
__REDIRECT


159 
__REDIRECT_NTH
 (
gt
, (
___gc
, *cڡ *
___gv
,

160 cڡ *
__shtts
),

161 
__posix_gt
);

163 
__posix_gt
 (
___gc
, *cڡ *
___gv
,

164 cڡ *
__shtts

__THROW
;

165 
	#gt
 
__posix_gt


	)

169 
gt
 ();

172 #ide
__ed_gt


173 
gt_lg
 (
___gc
, *cڡ *
___gv
,

174 cڡ *
__shtts
,

175 cڡ 
ti
 *
__lgts
, *
__lgd
)

176 
__THROW
;

177 
gt_lg_ly
 (
___gc
, *cڡ *
___gv
,

178 cڡ *
__shtts
,

179 cڡ 
ti
 *
__lgts
, *
__lgd
)

180 
__THROW
;

184 #ifdef 
__lulus


189 #unde
__ed_gt


	@/usr/include/libio.h

28 #ide
_IO_STDIO_H


29 
	#_IO_STDIO_H


	)

31 
	~<_G_cfig.h
>

33 
	#_IO_os_t
 
_G_os_t


	)

34 
	#_IO_os64_t
 
_G_os64_t


	)

35 
	#_IO_size_t
 
size_t


	)

36 
	#_IO_ssize_t
 
__ssize_t


	)

37 
	#_IO_off_t
 
__off_t


	)

38 
	#_IO_off64_t
 
__off64_t


	)

39 
	#_IO_pid_t
 
__pid_t


	)

40 
	#_IO_uid_t
 
__uid_t


	)

41 
	#_IO_icv_t
 
_G_icv_t


	)

42 
	#_IO_HAVE_ST_BLKSIZE
 
_G_HAVE_ST_BLKSIZE


	)

43 
	#_IO_BUFSIZ
 
_G_BUFSIZ


	)

44 
	#_IO_va_li
 
_G_va_li


	)

45 
	#_IO_wt_t
 
wt_t


	)

48 
	#__ed___va_li


	)

49 
	~<dg.h
>

50 #ifde
__GNUC_VA_LIST


51 #unde
_IO_va_li


52 
	#_IO_va_li
 
__gnuc_va_li


	)

55 #ide
__P


56 
	~<sys/cdefs.h
>

59 
	#_IO_UNIFIED_JUMPTABLES
 1

	)

61 #ide
EOF


62 
	#EOF
 (-1)

	)

64 #ide
NULL


65 #i
defed
 
__GNUG__
 && \

66 (
	g__GNUC__
 > 2 || (__GNUC__ =2 && 
__GNUC_MINOR__
 >= 8))

67 
	#NULL
 (
__nu
)

	)

69 #i!
defed
(
__lulus
)

70 
	#NULL
 ((*)0)

	)

72 
	#NULL
 (0)

	)

77 
	#_IOS_INPUT
 1

	)

78 
	#_IOS_OUTPUT
 2

	)

79 
	#_IOS_ATEND
 4

	)

80 
	#_IOS_APPEND
 8

	)

81 
	#_IOS_TRUNC
 16

	)

82 
	#_IOS_NOCREATE
 32

	)

83 
	#_IOS_NOREPLACE
 64

	)

84 
	#_IOS_BIN
 128

	)

92 
	#_IO_MAGIC
 0xFBAD0000

	)

93 
	#_OLD_STDIO_MAGIC
 0xFABC0000

	)

94 
	#_IO_MAGIC_MASK
 0xFFFF0000

	)

95 
	#_IO_USER_BUF
 1

	)

96 
	#_IO_UNBUFFERED
 2

	)

97 
	#_IO_NO_READS
 4

	)

98 
	#_IO_NO_WRITES
 8

	)

99 
	#_IO_EOF_SEEN
 0x10

	)

100 
	#_IO_ERR_SEEN
 0x20

	)

101 
	#_IO_DELETE_DONT_CLOSE
 0x40

	)

102 
	#_IO_LINKED
 0x80

	)

103 
	#_IO_IN_BACKUP
 0x100

	)

104 
	#_IO_LINE_BUF
 0x200

	)

105 
	#_IO_TIED_PUT_GET
 0x400

	)

106 
	#_IO_CURRENTLY_PUTTING
 0x800

	)

107 
	#_IO_IS_APPENDING
 0x1000

	)

108 
	#_IO_IS_FILEBUF
 0x2000

	)

109 
	#_IO_BAD_SEEN
 0x4000

	)

110 
	#_IO_USER_LOCK
 0x8000

	)

112 
	#_IO_FLAGS2_MMAP
 1

	)

113 
	#_IO_FLAGS2_NOTCANCEL
 2

	)

114 #ifde
_LIBC


115 
	#_IO_FLAGS2_FORTIFY
 4

	)

117 
	#_IO_FLAGS2_USER_WBUF
 8

	)

118 #ifde
_LIBC


119 
	#_IO_FLAGS2_SCANF_STD
 16

	)

120 
	#_IO_FLAGS2_NOCLOSE
 32

	)

121 
	#_IO_FLAGS2_CLOEXEC
 64

	)

125 
	#_IO_SKIPWS
 01

	)

126 
	#_IO_LEFT
 02

	)

127 
	#_IO_RIGHT
 04

	)

128 
	#_IO_INTERNAL
 010

	)

129 
	#_IO_DEC
 020

	)

130 
	#_IO_OCT
 040

	)

131 
	#_IO_HEX
 0100

	)

132 
	#_IO_SHOWBASE
 0200

	)

133 
	#_IO_SHOWPOINT
 0400

	)

134 
	#_IO_UPPERCASE
 01000

	)

135 
	#_IO_SHOWPOS
 02000

	)

136 
	#_IO_SCIENTIFIC
 04000

	)

137 
	#_IO_FIXED
 010000

	)

138 
	#_IO_UNITBUF
 020000

	)

139 
	#_IO_STDIO
 040000

	)

140 
	#_IO_DONT_CLOSE
 0100000

	)

141 
	#_IO_BOOLALPHA
 0200000

	)

144 
_IO_jump_t
; 
	g_IO_FILE
;

147 #ifde
_IO_MTSAFE_IO


148 #i
defed
 
__GLIBC__
 && __GLIBC__ >= 2

149 
	~<bs/dio-lock.h
>

154 
	t_IO_lock_t
;

160 
	s_IO_mk
 {

161 
_IO_mk
 *
	m_xt
;

162 
_IO_FILE
 *
	m_sbuf
;

166 
	m_pos
;

168 
t_ampos
(
ampos
 

{ 
	m_os
 = sp; }

169 
t_offt
(
offt
{ 
	m_pos
 = offt; 
	m_os
 = (
ampos
)(-2); }

170 
	mpublic
:

171 
ammk
(
ambuf
 *
sb
);

172 ~
ammk
();

173 
vg
({  
	m_os
 == -2; }

174 
d
(
ammk
&);

175 
d
();

180 
	e__codecvt_su


182 
	m__codecvt_ok
,

183 
	m__codecvt_l
,

184 
	m__codecvt_r
,

185 
	m__codecvt_nocv


188 #i
defed
 
_LIBC
 || defed 
_GLIBCPP_USE_WCHAR_T


191 
	s_IO_codecvt


193 (*
	m__codecvt_der
(
	m_IO_codecvt
 *);

194 
__codecvt_su
 (*
__codecvt_do_out
(
	m_IO_codecvt
 *,

195 
	m__mbe_t
 *,

196 cڡ 
	mwch_t
 *,

197 cڡ 
	mwch_t
 *,

198 cڡ 
	mwch_t
 **, *,

200 
__codecvt_su
 (*
__codecvt_do_unshi
(
	m_IO_codecvt
 *,

201 
	m__mbe_t
 *, *,

203 
__codecvt_su
 (*
__codecvt_do_
(
	m_IO_codecvt
 *,

204 
	m__mbe_t
 *,

206 cڡ **, 
	mwch_t
 *,

207 
	mwch_t
 *, wchar_t **);

208 (*
	m__codecvt_do_codg
(
	m_IO_codecvt
 *);

209 (*
	m__codecvt_do_ways_nocv
(
	m_IO_codecvt
 *);

210 (*
	m__codecvt_do_ngth
(
	m_IO_codecvt
 *, 
	m__mbe_t
 *,

211 cڡ *, cڡ *, 
	m_IO_size_t
);

212 (*
	m__codecvt_do_max_ngth
(
	m_IO_codecvt
 *);

214 
_IO_icv_t
 
	m__cd_
;

215 
_IO_icv_t
 
	m__cd_out
;

219 
	s_IO_wide_da


221 
wch_t
 *
	m_IO_ad_r
;

222 
wch_t
 *
	m_IO_ad_d
;

223 
wch_t
 *
	m_IO_ad_ba
;

224 
wch_t
 *
	m_IO_wre_ba
;

225 
wch_t
 *
	m_IO_wre_r
;

226 
wch_t
 *
	m_IO_wre_d
;

227 
wch_t
 *
	m_IO_buf_ba
;

228 
wch_t
 *
	m_IO_buf_d
;

230 
wch_t
 *
	m_IO_ve_ba
;

231 
wch_t
 *
	m_IO_backup_ba
;

233 
wch_t
 *
	m_IO_ve_d
;

235 
__mbe_t
 
	m_IO_e
;

236 
__mbe_t
 
	m_IO_ϡ_e
;

237 
_IO_codecvt
 
	m_codecvt
;

239 
wch_t
 
	m_shtbuf
[1];

241 cڡ 
_IO_jump_t
 *
	m_wide_vb
;

245 
	s_IO_FILE
 {

246 
	m_ags
;

247 
	#_IO_fe_ags
 
_ags


	)

251 * 
	m_IO_ad_r
;

252 * 
	m_IO_ad_d
;

253 * 
	m_IO_ad_ba
;

254 * 
	m_IO_wre_ba
;

255 * 
	m_IO_wre_r
;

256 * 
	m_IO_wre_d
;

257 * 
	m_IO_buf_ba
;

258 * 
	m_IO_buf_d
;

260 *
	m_IO_ve_ba
;

261 *
	m_IO_backup_ba
;

262 *
	m_IO_ve_d
;

264 
_IO_mk
 *
	m_mks
;

266 
_IO_FILE
 *
	m_cha
;

268 
	m_fo
;

270 
	m_blksize
;

272 
	m_ags2
;

274 
_IO_off_t
 
	m_d_offt
;

276 
	#__HAVE_COLUMN


	)

278 
	m_cur_cumn
;

279 sigd 
	m_vb_offt
;

280 
	m_shtbuf
[1];

284 
_IO_lock_t
 *
	m_lock
;

285 #ifde
_IO_USE_OLD_IO_FILE


288 
	s_IO_FILE_come


290 
_IO_FILE
 
	m_fe
;

292 #i
defed
 
_G_IO_IO_FILE_VERSION
 && _G_IO_IO_FILE_VERSION == 0x20001

293 
_IO_off64_t
 
	m_offt
;

294 #i
defed
 
_LIBC
 || defed 
_GLIBCPP_USE_WCHAR_T


296 
_IO_codecvt
 *
	m_codecvt
;

297 
_IO_wide_da
 *
	m_wide_da
;

298 
_IO_FILE
 *
	m_䓻s_li
;

299 *
	m_䓻s_buf
;

300 
size_t
 
	m_䓻s_size
;

302 *
	m__d1
;

303 *
	m__d2
;

304 *
	m__d3
;

305 *
	m__d4
;

306 
size_t
 
	m__d5
;

308 
	m_mode
;

310 
	m_unud2
[15 *  (- 4 *  (*-  (
size_t
)];

314 #ide
__lulus


315 
_IO_FILE
 
	t_IO_FILE
;

318 
	g_IO_FILE_us
;

320 
_IO_FILE_us
 
_IO_2_1_d_
;

321 
_IO_FILE_us
 
_IO_2_1_dout_
;

322 
_IO_FILE_us
 
_IO_2_1_dr_
;

323 #ide
_LIBC


324 
	#_IO_d
 ((
_IO_FILE
*)(&
_IO_2_1_d_
))

	)

325 
	#_IO_dout
 ((
_IO_FILE
*)(&
_IO_2_1_dout_
))

	)

326 
	#_IO_dr
 ((
_IO_FILE
*)(&
_IO_2_1_dr_
))

	)

328 
_IO_FILE
 *
_IO_d
 
ibu_hidd
;

329 
_IO_FILE
 *
_IO_dout
 
ibu_hidd
;

330 
_IO_FILE
 *
_IO_dr
 
ibu_hidd
;

338 
__ssize_t
 
	t__io_ad_
 (*
	t__cook
, *
	t__buf
, 
	tsize_t
 
	t__nbys
);

346 
__ssize_t
 
	t__io_wre_
 (*
	t__cook
, cڡ *
	t__buf
,

347 
	tsize_t
 
	t__n
);

355 
	t__io_ek_
 (*
	t__cook
, 
	t_IO_off64_t
 *
	t__pos
, 
	t__w
);

358 
	t__io_o_
 (*
	t__cook
);

361 #ifde
_GNU_SOURCE


363 
__io_ad_
 
	tcook_ad_funi_t
;

364 
__io_wre_
 
	tcook_wre_funi_t
;

365 
__io_ek_
 
	tcook_ek_funi_t
;

366 
__io_o_
 
	tcook_o_funi_t
;

371 
__io_ad_
 *
	mad
;

372 
__io_wre_
 *
	mwre
;

373 
__io_ek_
 *
	mek
;

374 
__io_o_
 *
	mo
;

375 } 
	t_IO_cook_io_funis_t
;

376 
_IO_cook_io_funis_t
 
	tcook_io_funis_t
;

378 
	g_IO_cook_fe
;

381 
_IO_cook_
 (
_IO_cook_fe
 *
__cfe
, 
__ad_wre
,

382 *
__cook
, 
_IO_cook_io_funis_t
 
__s
);

386 #ifde
__lulus


390 
__undow
 (
_IO_FILE
 *);

391 
__uow
 (
_IO_FILE
 *);

392 
__ovow
 (
_IO_FILE
 *, );

393 #i
defed
 
_LIBC
 || defed 
_GLIBCPP_USE_WCHAR_T


394 
_IO_wt_t
 
__wundow
 (
_IO_FILE
 *);

395 
_IO_wt_t
 
__wuow
 (
_IO_FILE
 *);

396 
_IO_wt_t
 
__wovow
 (
_IO_FILE
 *, _IO_wint_t);

399 #i 
__GNUC__
 >= 3

400 
	#_IO_BE
(
ex
, 
s

	`__but_ex
 (x),es)

	)

402 
	#_IO_BE
(
ex
, 
s
x)

	)

405 
	#_IO_gc_uocked
(
_
) \

406 (
	`_IO_BE
 ((
_
)->
_IO_ad_r
 >(_)->
_IO_ad_d
, 0) \

407 ? 
	`__uow
 (
_
: *(*(_)->
_IO_ad_r
++)

	)

408 
	#_IO_ekc_uocked
(
_
) \

409 (
	`_IO_BE
 ((
_
)->
_IO_ad_r
 >(_)->
_IO_ad_d
, 0) \

410 && 
	`__undow
 (
_
=
EOF
 ? EOF \

411 : *(*(
_
)->
_IO_ad_r
)

	)

412 
	#_IO_putc_uocked
(
_ch
, 
_
) \

413 (
	`_IO_BE
 ((
_
)->
_IO_wre_r
 >(_)->
_IO_wre_d
, 0) \

414 ? 
	`__ovow
 (
_
, ((
_ch
)) \

415 : ((*(
_
)->
_IO_wre_r
++ = (
_ch
)))

	)

417 #i
defed
 
_LIBC
 || defed 
_GLIBCPP_USE_WCHAR_T


418 
	#_IO_gwc_uocked
(
_
) \

419 (
	`_IO_BE
 ((
_
)->
_wide_da
 =
NULL
 \

420 || ((
_
)->
_wide_da
->
_IO_ad_r
 \

421 >(
_
)->
_wide_da
->
_IO_ad_d
), 0) \

422 ? 
	`__wuow
 (
_
: (
_IO_wt_t
*(_)->
_wide_da
->
_IO_ad_r
++)

	)

423 
	#_IO_putwc_uocked
(
_wch
, 
_
) \

424 (
	`_IO_BE
 ((
_
)->
_wide_da
 =
NULL
 \

425 || ((
_
)->
_wide_da
->
_IO_wre_r
 \

426 >(
_
)->
_wide_da
->
_IO_wre_d
), 0) \

427 ? 
	`__wovow
 (
_
, 
_wch
) \

428 : (
_IO_wt_t
(*(
_
)->
_wide_da
->
_IO_wre_r
++ = (
_wch
)))

	)

431 
	#_IO_of_uocked
(
__
(((__)->
_ags
 & 
_IO_EOF_SEEN
!0)

	)

432 
	#_IO__uocked
(
__
(((__)->
_ags
 & 
_IO_ERR_SEEN
!0)

	)

434 
_IO_gc
 (
_IO_FILE
 *
__
);

435 
_IO_putc
 (
__c
, 
_IO_FILE
 *
__
);

436 
_IO_of
 (
_IO_FILE
 *
__

__THROW
;

437 
_IO_
 (
_IO_FILE
 *
__

__THROW
;

439 
_IO_ekc_locked
 (
_IO_FILE
 *
__
);

442 
	#_IO_PENDING_OUTPUT_COUNT
(
_
) \

443 ((
_
)->
_IO_wre_r
 - (_)->
_IO_wre_ba
)

	)

445 
_IO_ockfe
 (
_IO_FILE
 *
__THROW
;

446 
_IO_fuockfe
 (
_IO_FILE
 *
__THROW
;

447 
_IO_rylockfe
 (
_IO_FILE
 *
__THROW
;

449 #ifde
_IO_MTSAFE_IO


450 
	#_IO_ekc
(
_

	`_IO_ekc_locked
 (_)

	)

451 
	#_IO_ockfe
(
_
) \

452 i(((
_
)->
_ags
 & 
_IO_USER_LOCK
=0
	`_IO_ockfe
 (_)

	)

453 
	#_IO_fuockfe
(
_
) \

454 i(((
_
)->
_ags
 & 
_IO_USER_LOCK
=0
	`_IO_fuockfe
 (_)

	)

456 
	#_IO_ekc
(
_

	`_IO_ekc_uocked
 (_)

	)

457 
	#_IO_ockfe
(
_


	)

458 
	#_IO_fuockfe
(
_


	)

459 
	#_IO_rylockfe
(
_


	)

460 
	#_IO_nup_gi_t
(
_f
, 
_


	)

461 
	#_IO_nup_gi_d
(
_Do


	)

464 
_IO_vfsnf
 (
_IO_FILE
 * 
__ri
, const * __restrict,

465 
_IO_va_li
, *
__ri
);

466 
_IO_vrtf
 (
_IO_FILE
 *
__ri
, const *__restrict,

467 
_IO_va_li
);

468 
_IO_ssize_t
 
_IO_dn
 (
_IO_FILE
 *, , _IO_ssize_t);

469 
_IO_size_t
 
_IO_sgn
 (
_IO_FILE
 *, *, _IO_size_t);

471 
_IO_off64_t
 
_IO_ekoff
 (
_IO_FILE
 *, _IO_off64_t, , );

472 
_IO_off64_t
 
_IO_ekpos
 (
_IO_FILE
 *, _IO_off64_t, );

474 
_IO__backup_
 (
_IO_FILE
 *
__THROW
;

476 #i
defed
 
_LIBC
 || defed 
_GLIBCPP_USE_WCHAR_T


477 
_IO_wt_t
 
_IO_gwc
 (
_IO_FILE
 *
__
);

478 
_IO_wt_t
 
_IO_putwc
 (
wch_t
 
__wc
, 
_IO_FILE
 *
__
);

479 
_IO_fwide
 (
_IO_FILE
 *
__
, 
__mode

__THROW
;

480 #i
__GNUC__
 >= 2

483 #i
defed
 
_LIBC
 && defed 
SHARED


484 
	~<shlib-comt.h
>

485 #i
SHLIB_COMPAT
 (
libc
, 
GLIBC_2_0
, 
GLIBC_2_1
)

486 
	#_IO_fwide_maybe_comtib
 \

487 (
	`__but_ex
 (&
_IO_d_ud
 =
NULL
, 0))

	)

488 cڡ 
_IO_d_ud
;

489 
wk_ex
 (
_IO_d_ud
);

492 #ide
_IO_fwide_maybe_comtib


493 
	#_IO_fwide_maybe_comtib
 (0)

	)

497 
	#_IO_fwide
(
__
, 
__mode
) \

498 ({ 
__su
 = (
__mode
); \

499 i(
__su
 < 0 && ! 
_IO_fwide_maybe_comtib
) \

501 i((
__
)->
_mode
 == 0) \

503 (
__
)->
_mode
 = -1; \

504 
__su
 = (
__
)->
_mode
; \

506 i(
	`__but_cڡt_p
 (
__mode
) && (__mode) == 0) \

507 
__su
 = 
_IO_fwide_maybe_comtib
 ? -1 : (
__
)->
_mode
; \

509 
__su
 = 
	`_IO_fwide
 (
__
, __result); \

510 
__su
; })

	)

513 
_IO_vfwsnf
 (
_IO_FILE
 * 
__ri
, cڡ 
wch_t
 * __restrict,

514 
_IO_va_li
, *
__ri
);

515 
_IO_vfwtf
 (
_IO_FILE
 *
__ri
, cڡ 
wch_t
 *__restrict,

516 
_IO_va_li
);

517 
_IO_ssize_t
 
_IO_wdn
 (
_IO_FILE
 *, 
wt_t
, _IO_ssize_t);

518 
_IO__wbackup_
 (
_IO_FILE
 *
__THROW
;

521 #ifde
__LDBL_COMPAT


522 
	~<bs/libio-ldbl.h
>

525 #ifde
__lulus


	@/usr/include/sys/select.h

21 #ide
_SYS_SELECT_H


22 
	#_SYS_SELECT_H
 1

	)

24 
	~<us.h
>

27 
	~<bs/tys.h
>

30 
	~<bs/.h
>

33 
	~<bs/sigt.h
>

35 #ide
__sigt_t_defed


36 
	#__sigt_t_defed


	)

37 
__sigt_t
 
	tsigt_t
;

41 
	#__ed_time_t


	)

42 
	#__ed_timeec


	)

43 
	~<time.h
>

44 
	#__ed_timev


	)

45 
	~<bs/time.h
>

47 #ide
__sucds_t_defed


48 
__sucds_t
 
	tsucds_t
;

49 
	#__sucds_t_defed


	)

54 
	t__fd_mask
;

57 #unde
__NFDBITS


59 
	#__NFDBITS
 (8 * ( (
__fd_mask
))

	)

60 
	#__FD_ELT
(
d
((d/ 
__NFDBITS
)

	)

61 
	#__FD_MASK
(
d
((
__fd_mask
1 << ((d% 
__NFDBITS
))

	)

68 #ifde
__USE_XOPEN


69 
__fd_mask
 
	mfds_bs
[
__FD_SETSIZE
 / 
__NFDBITS
];

70 
	#__FDS_BITS
(
t
((t)->
fds_bs
)

	)

72 
__fd_mask
 
	m__fds_bs
[
__FD_SETSIZE
 / 
__NFDBITS
];

73 
	#__FDS_BITS
(
t
((t)->
__fds_bs
)

	)

75 } 
	tfd_t
;

78 
	#FD_SETSIZE
 
__FD_SETSIZE


	)

80 #ifde
__USE_MISC


82 
__fd_mask
 
	tfd_mask
;

85 
	#NFDBITS
 
__NFDBITS


	)

90 
	#FD_SET
(
fd
, 
fd

	`__FD_SET
 (fd, fd)

	)

91 
	#FD_CLR
(
fd
, 
fd

	`__FD_CLR
 (fd, fd)

	)

92 
	#FD_ISSET
(
fd
, 
fd

	`__FD_ISSET
 (fd, fd)

	)

93 
	#FD_ZERO
(
fd

	`__FD_ZERO
 (fd)

	)

96 
__BEGIN_DECLS


106 

 (
__nfds
, 
fd_t
 *
__ri
 
__adfds
,

107 
fd_t
 *
__ri
 
__wrefds
,

108 
fd_t
 *
__ri
 
__exfds
,

109 
timev
 *
__ri
 
__timeout
);

111 #ifde
__USE_XOPEN2K


118 
p
 (
__nfds
, 
fd_t
 *
__ri
 
__adfds
,

119 
fd_t
 *
__ri
 
__wrefds
,

120 
fd_t
 *
__ri
 
__exfds
,

121 cڡ 
timeec
 *
__ri
 
__timeout
,

122 cڡ 
__sigt_t
 *
__ri
 
__sigmask
);

127 #i
__USE_FORTIFY_LEVEL
 > 0 && 
defed
 
__GNUC__


128 
	~<bs/2.h
>

131 
	g__END_DECLS


	@/usr/include/sys/sysmacros.h

19 #ide
_SYS_SYSMACROS_H


20 
	#_SYS_SYSMACROS_H
 1

	)

22 
	~<us.h
>

24 
__BEGIN_DECLS


26 
__exnsi__


27 
	$gnu_dev_maj
 (
__dev
)

28 
__THROW
 
__ibu_cڡ__
;

29 
__exnsi__


30 
	$gnu_dev_m
 (
__dev
)

31 
__THROW
 
__ibu_cڡ__
;

32 
__exnsi__


33 
	$gnu_dev_makedev
 (
__maj
,

34 
__m
)

35 
__THROW
 
__ibu_cڡ__
;

37 #ifde
__USE_EXTERN_INLINES


38 
__exnsi__
 
__ex_le
 
__ibu_cڡ__
 

39 
	`__NTH
 (
	$gnu_dev_maj
 (
__dev
))

41  ((
__dev
 >> 8) & 0xfff) | (() (__dev >> 32) & ~0xfff);

42 
	}
}

44 
__exnsi__
 
__ex_le
 
__ibu_cڡ__
 

45 
__NTH
 (
	$gnu_dev_m
 (
__dev
))

47  (
__dev
 & 0xff) | (() (__dev >> 12) & ~0xff);

48 
	}
}

50 
__exnsi__
 
__ex_le
 
__ibu_cڡ__
 

51 
__NTH
 (
	$gnu_dev_makedev
 (
__maj
, 
__m
))

53  ((
__m
 & 0xff| ((
__maj
 & 0xfff) << 8)

54 | ((((
__m
 & ~0xff)) << 12)

55 | ((((
__maj
 & ~0xfff)) << 32));

56 
	}
}

58 
	g__END_DECLS


61 
	#maj
(
dev

	`gnu_dev_maj
 (dev)

	)

62 
	#m
(
dev

	`gnu_dev_m
 (dev)

	)

63 
	#makedev
(
maj
, 
m

	`gnu_dev_makedev
 (maj, m)

	)

	@/usr/include/sys/ucontext.h

18 #ide
_SYS_UCONTEXT_H


19 
	#_SYS_UCONTEXT_H
 1

	)

21 
	~<us.h
>

22 
	~<sigl.h
>

26 
	~<bs/sigcڋxt.h
>

28 #ifde
__x86_64__


31 
__exnsi__
 
	tgg_t
;

34 
	#NGREG
 23

	)

37 
gg_t
 
	tggt_t
[
NGREG
];

39 #ifde
__USE_GNU


43 
	mREG_R8
 = 0,

44 
	#REG_R8
 
REG_R8


	)

45 
	mREG_R9
,

46 
	#REG_R9
 
REG_R9


	)

47 
	mREG_R10
,

48 
	#REG_R10
 
REG_R10


	)

49 
	mREG_R11
,

50 
	#REG_R11
 
REG_R11


	)

51 
	mREG_R12
,

52 
	#REG_R12
 
REG_R12


	)

53 
	mREG_R13
,

54 
	#REG_R13
 
REG_R13


	)

55 
	mREG_R14
,

56 
	#REG_R14
 
REG_R14


	)

57 
	mREG_R15
,

58 
	#REG_R15
 
REG_R15


	)

59 
	mREG_RDI
,

60 
	#REG_RDI
 
REG_RDI


	)

61 
	mREG_RSI
,

62 
	#REG_RSI
 
REG_RSI


	)

63 
	mREG_RBP
,

64 
	#REG_RBP
 
REG_RBP


	)

65 
	mREG_RBX
,

66 
	#REG_RBX
 
REG_RBX


	)

67 
	mREG_RDX
,

68 
	#REG_RDX
 
REG_RDX


	)

69 
	mREG_RAX
,

70 
	#REG_RAX
 
REG_RAX


	)

71 
	mREG_RCX
,

72 
	#REG_RCX
 
REG_RCX


	)

73 
	mREG_RSP
,

74 
	#REG_RSP
 
REG_RSP


	)

75 
	mREG_RIP
,

76 
	#REG_RIP
 
REG_RIP


	)

77 
	mREG_EFL
,

78 
	#REG_EFL
 
REG_EFL


	)

79 
	mREG_CSGSFS
,

80 
	#REG_CSGSFS
 
REG_CSGSFS


	)

81 
	mREG_ERR
,

82 
	#REG_ERR
 
REG_ERR


	)

83 
	mREG_TRAPNO
,

84 
	#REG_TRAPNO
 
REG_TRAPNO


	)

85 
	mREG_OLDMASK
,

86 
	#REG_OLDMASK
 
REG_OLDMASK


	)

87 
	mREG_CR2


88 
	#REG_CR2
 
REG_CR2


	)

92 
	s_libc_xg


94 
	msignifind
[4];

95 
	mexpڒt
;

96 
	mddg
[3];

99 
	s_libc_xmmg


101 
__ut32_t
 
	memt
[4];

104 
	s_libc_塩e


107 
__ut16_t
 
	mcwd
;

108 
__ut16_t
 
	mswd
;

109 
__ut16_t
 
	mw
;

110 
__ut16_t
 
	mf
;

111 
__ut64_t
 
	mr
;

112 
__ut64_t
 
	mrdp
;

113 
__ut32_t
 
	mmxc
;

114 
__ut32_t
 
	mmx_mask
;

115 
_libc_xg
 
	m_
[8];

116 
_libc_xmmg
 
	m_xmm
[16];

117 
__ut32_t
 
	mddg
[24];

121 
_libc_塩e
 *
	tgt_t
;

126 
ggt_t
 
	mggs
;

128 
gt_t
 
	mgs
;

129 
__exnsi__
 
	m__rved1
 [8];

130 } 
	tmcڋxt_t
;

133 
	sucڋxt


135 
	muc_ags
;

136 
ucڋxt
 *
	muc_lk
;

137 
ack_t
 
	muc_ack
;

138 
mcڋxt_t
 
	muc_mcڋxt
;

139 
__sigt_t
 
	muc_sigmask
;

140 
_libc_塩e
 
	m__gs_mem
;

141 } 
	tucڋxt_t
;

146 
	tgg_t
;

149 
	#NGREG
 19

	)

152 
gg_t
 
	tggt_t
[
NGREG
];

154 #ifde
__USE_GNU


158 
	mREG_GS
 = 0,

159 
	#REG_GS
 
REG_GS


	)

160 
	mREG_FS
,

161 
	#REG_FS
 
REG_FS


	)

162 
	mREG_ES
,

163 
	#REG_ES
 
REG_ES


	)

164 
	mREG_DS
,

165 
	#REG_DS
 
REG_DS


	)

166 
	mREG_EDI
,

167 
	#REG_EDI
 
REG_EDI


	)

168 
	mREG_ESI
,

169 
	#REG_ESI
 
REG_ESI


	)

170 
	mREG_EBP
,

171 
	#REG_EBP
 
REG_EBP


	)

172 
	mREG_ESP
,

173 
	#REG_ESP
 
REG_ESP


	)

174 
	mREG_EBX
,

175 
	#REG_EBX
 
REG_EBX


	)

176 
	mREG_EDX
,

177 
	#REG_EDX
 
REG_EDX


	)

178 
	mREG_ECX
,

179 
	#REG_ECX
 
REG_ECX


	)

180 
	mREG_EAX
,

181 
	#REG_EAX
 
REG_EAX


	)

182 
	mREG_TRAPNO
,

183 
	#REG_TRAPNO
 
REG_TRAPNO


	)

184 
	mREG_ERR
,

185 
	#REG_ERR
 
REG_ERR


	)

186 
	mREG_EIP
,

187 
	#REG_EIP
 
REG_EIP


	)

188 
	mREG_CS
,

189 
	#REG_CS
 
REG_CS


	)

190 
	mREG_EFL
,

191 
	#REG_EFL
 
REG_EFL


	)

192 
	mREG_UESP
,

193 
	#REG_UESP
 
REG_UESP


	)

194 
	mREG_SS


195 
	#REG_SS
 
REG_SS


	)

200 
	s_libc_g


202 
	msignifind
[4];

203 
	mexpڒt
;

206 
	s_libc_塩e


208 
	mcw
;

209 
	msw
;

210 
	mg
;

211 
	moff
;

212 
	mcsl
;

213 
	mdaoff
;

214 
	mdal
;

215 
_libc_g
 
	m_
[8];

216 
	mus
;

220 
_libc_塩e
 *
	tgt_t
;

225 
ggt_t
 
	mggs
;

228 
gt_t
 
	mgs
;

229 
	mdmask
;

230 
	m2
;

231 } 
	tmcڋxt_t
;

234 
	sucڋxt


236 
	muc_ags
;

237 
ucڋxt
 *
	muc_lk
;

238 
ack_t
 
	muc_ack
;

239 
mcڋxt_t
 
	muc_mcڋxt
;

240 
__sigt_t
 
	muc_sigmask
;

241 
_libc_塩e
 
	m__gs_mem
;

242 } 
	tucڋxt_t
;

	@/usr/include/xlocale.h

20 #ide
_XLOCALE_H


21 
	#_XLOCALE_H
 1

	)

27 
	s__lo_ru


30 
__lo_da
 *
	m__los
[13];

33 cڡ *
	m__y_b
;

34 cڡ *
	m__y_tow
;

35 cڡ *
	m__y_tou
;

38 cڡ *
	m__mes
[13];

39 } *
	t__lo_t
;

42 
__lo_t
 
	tlo_t
;

	@/usr/include/_G_config.h

4 #ide
_G_cfig_h


5 
	#_G_cfig_h
 1

	)

9 
	~<bs/tys.h
>

10 
	#__ed_size_t


	)

11 #i
defed
 
_LIBC
 || defed 
_GLIBCPP_USE_WCHAR_T


12 
	#__ed_wch_t


	)

14 
	#__ed_NULL


	)

15 
	~<ddef.h
>

16 
	#__ed_mbe_t


	)

17 #i
defed
 
_LIBC
 || defed 
_GLIBCPP_USE_WCHAR_T


18 
	#__ed_wt_t


	)

20 
	~<wch.h
>

23 
__off_t
 
	m__pos
;

24 
__mbe_t
 
	m__e
;

25 } 
	t_G_os_t
;

28 
__off64_t
 
	m__pos
;

29 
__mbe_t
 
	m__e
;

30 } 
	t_G_os64_t
;

31 #i
defed
 
_LIBC
 || defed 
_GLIBCPP_USE_WCHAR_T


32 
	~<gcv.h
>

35 
__gcv_fo
 
	m__cd
;

38 
__gcv_fo
 
	m__cd
;

39 
__gcv__da
 
	m__da
;

40 } 
	m__combed
;

41 } 
	t_G_icv_t
;

46 
	#_G_va_li
 
__gnuc_va_li


	)

48 
	#_G_HAVE_MMAP
 1

	)

49 
	#_G_HAVE_MREMAP
 1

	)

51 
	#_G_IO_IO_FILE_VERSION
 0x20001

	)

54 
	#_G_HAVE_ST_BLKSIZE
 
	`defed
 (
_STATBUF_ST_BLKSIZE
)

	)

56 
	#_G_BUFSIZ
 8192

	)

	@/usr/include/bits/byteswap.h

19 #i!
defed
 
_BYTESWAP_H
 && !defed 
_NETINET_IN_H
 && !defed 
_ENDIAN_H


23 #ide
_BITS_BYTESWAP_H


24 
	#_BITS_BYTESWAP_H
 1

	)

26 
	~<us.h
>

27 
	~<bs/tys.h
>

28 
	~<bs/wdsize.h
>

31 
	#__bsw_cڡt_16
(
x
) \

32 ((((((
x
>> 8& 0xff| (((x& 0xff<< 8)))

	)

35 
	~<bs/bysw-16.h
>

38 
	#__bsw_cڡt_32
(
x
) \

39 ((((
x
) & 0xff000000) >> 24) | (((x) & 0x00ff0000) >> 8) | \

40 (((
x
& 0x0000ff00<< 8| (((x& 0x000000ff<< 24))

	)

42 #ifde
__GNUC__


43 #i
__GNUC_PREREQ
 (4, 3)

44 
__le
 

45 
	$__bsw_32
 (
__bsx
)

47  
	`__but_bsw32
 (
__bsx
);

48 
	}
}

49 #i
__GNUC__
 >= 2

50 #i
__WORDSIZE
 =64 || (
defed
 
__i486__
 || defed 
__ium__
 \

51 || 
defed
 
	g__iumo__
 || defed 
	g__ium4__
 \

52 || 
defed
 
	g__k8__
 || defed 
	g__hl__
 \

53 || 
defed
 
	g__k6__
 || defed 
	g__noca__
 \

54 || 
defed
 
	g__ce2__
 || defed 
	g__geode__
 \

55 || 
defed
 
	g__amdm10__
)

58 
	#__bsw_32
(
x
) \

59 (
__exnsi__
 \

60 ({ 
__v
, 
__x
 = (
x
); \

61 i(
	`__but_cڡt_p
 (
__x
)) \

62 
__v
 = 
	`__bsw_cڡt_32
 (
__x
); \

64 
	`__asm__
 ("bsw %0" : "" (
__v
: "0" (
__x
)); \

65 
__v
; }))

	)

67 
	#__bsw_32
(
x
) \

68 (
__exnsi__
 \

69 ({ 
__v
, 
__x
 = (
x
); \

70 i(
	`__but_cڡt_p
 (
__x
)) \

71 
__v
 = 
	`__bsw_cڡt_32
 (
__x
); \

73 
	`__asm__
 ("rorw $8, %w0;" \

76 : "" (
__v
) \

77 : "0" (
__x
) \

79 
__v
; }))

	)

82 
	#__bsw_32
(
x
) \

83 (
__exnsi__
 \

84 ({ 
__x
 = (
x
); 
	`__bsw_cڡt_32
 (__x); }))

	)

87 
__le
 

88 
	$__bsw_32
 (
__bsx
)

90  
	`__bsw_cڡt_32
 (
__bsx
);

91 
	}
}

95 #i
__GNUC_PREREQ
 (2, 0)

97 
	#__bsw_cڡt_64
(
x
) \

98 (
	`__exnsi__
 ((((
x
) & 0xff00000000000000ull) >> 56) \

99 | (((
x
) & 0x00ff000000000000ull) >> 40) \

100 | (((
x
) & 0x0000ff0000000000ull) >> 24) \

101 | (((
x
) & 0x000000ff00000000ull) >> 8) \

102 | (((
x
) & 0x00000000ff000000ull) << 8) \

103 | (((
x
) & 0x0000000000ff0000ull) << 24) \

104 | (((
x
) & 0x000000000000ff00ull) << 40) \

105 | (((
x
& 0x00000000000000ffu<< 56)))

	)

107 #i
__GNUC_PREREQ
 (4, 3)

108 
__le
 
__ut64_t


109 
	$__bsw_64
 (
__ut64_t
 
__bsx
)

111  
	`__but_bsw64
 (
__bsx
);

112 
	}
}

113 #i
__WORDSIZE
 == 64

114 
	#__bsw_64
(
x
) \

115 (
__exnsi__
 \

116 ({ 
__ut64_t
 
__v
, 
__x
 = (
x
); \

117 i(
	`__but_cڡt_p
 (
__x
)) \

118 
__v
 = 
	`__bsw_cڡt_64
 (
__x
); \

120 
	`__asm__
 ("bsw %q0" : "" (
__v
: "0" (
__x
)); \

121 
__v
; }))

	)

123 
	#__bsw_64
(
x
) \

124 (
__exnsi__
 \

125 ({ uni { 
__exnsi__
 
__ut64_t
 
__
; \

126 
__l
[2]; } 
__w
, 
__r
; \

127 i(
	`__but_cڡt_p
 (
x
)) \

128 
__r
.
__
 = 
	`__bsw_cڡt_64
 (
x
); \

131 
__w
.
__
 = (
x
); \

132 
__r
.
__l
[0] = 
	`__bsw_32
 (
__w
.__l[1]); \

133 
__r
.
__l
[1] = 
	`__bsw_32
 (
__w
.__l[0]); \

135 
__r
.
__
; }))

	)

138 
	#__bsw_cڡt_64
(
x
) \

139 ((((
x
) & 0xff00000000000000ull) >> 56) \

140 | (((
x
) & 0x00ff000000000000ull) >> 40) \

141 | (((
x
) & 0x0000ff0000000000ull) >> 24) \

142 | (((
x
) & 0x000000ff00000000ull) >> 8) \

143 | (((
x
) & 0x00000000ff000000ull) << 8) \

144 | (((
x
) & 0x0000000000ff0000ull) << 24) \

145 | (((
x
) & 0x000000000000ff00ull) << 40) \

146 | (((
x
& 0x00000000000000ffu<< 56))

	)

148 
__le
 
__ut64_t


149 
	$__bsw_64
 (
__ut64_t
 
__bsx
)

151  
	`__bsw_cڡt_64
 (
__bsx
);

152 
	}
}

	@/usr/include/bits/endian.h

3 #ide
_ENDIAN_H


7 
	#__BYTE_ORDER
 
__LITTLE_ENDIAN


	)

	@/usr/include/bits/fcntl.h

19 #ide
_FCNTL_H


23 #ifde
__x86_64__


24 
	#__O_LARGEFILE
 0

	)

27 #ifde
__x86_64__


29 
	#F_GETLK64
 5

	)

30 
	#F_SETLK64
 6

	)

31 
	#F_SETLKW64
 7

	)

35 
	sock


37 
	ml_ty
;

38 
	ml_wh
;

39 #ide
__USE_FILE_OFFSET64


40 
__off_t
 
	ml_t
;

41 
__off_t
 
	ml_n
;

43 
__off64_t
 
	ml_t
;

44 
__off64_t
 
	ml_n
;

46 
__pid_t
 
	ml_pid
;

49 #ifde
__USE_LARGEFILE64


50 
	sock64


52 
	ml_ty
;

53 
	ml_wh
;

54 
__off64_t
 
	ml_t
;

55 
__off64_t
 
	ml_n
;

56 
__pid_t
 
	ml_pid
;

61 
	~<bs/f-lux.h
>

	@/usr/include/bits/fcntl2.h

19 #idef 
_FCNTL_H


25 #ide
__USE_FILE_OFFSET64


26 
	$__ݒ_2
 (cڡ *
__th
, 
__oag

	`__nnu
 ((1));

27 
	`__REDIRECT
 (
__ݒ_s
, (cڡ *
__th
, 
__oag
, ...),

28 
ݒ

	`__nnu
 ((1));

30 
	`__REDIRECT
 (
__ݒ_2
, (cڡ *
__th
, 
__oag
),

31 
__ݒ64_2

	`__nnu
 ((1));

32 
	`__REDIRECT
 (
__ݒ_s
, (cڡ *
__th
, 
__oag
, ...),

33 
ݒ64

	`__nnu
 ((1));

35 
	`__rde
 (
__ݒ_too_my_gs
,

37 
	`__rde
 (
__ݒ_missg_mode
,

40 
__ftify_funi
 

41 
	$ݒ
 (cڡ *
__th
, 
__oag
, ...)

43 i(
	`__va_g_ck_n
 () > 1)

44 
	`__ݒ_too_my_gs
 ();

46 i(
	`__but_cڡt_p
 (
__oag
))

48 i((
__oag
 & 
O_CREAT
!0 && 
	`__va_g_ck_n
 () < 1)

50 
	`__ݒ_missg_mode
 ();

51  
	`__ݒ_2
 (
__th
, 
__oag
);

53  
	`__ݒ_s
 (
__th
, 
__oag
, 
	`__va_g_ck
 ());

56 i(
	`__va_g_ck_n
 () < 1)

57  
	`__ݒ_2
 (
__th
, 
__oag
);

59  
	`__ݒ_s
 (
__th
, 
__oag
, 
	`__va_g_ck
 ());

60 
	}
}

63 #ifde
__USE_LARGEFILE64


64 
	$__ݒ64_2
 (cڡ *
__th
, 
__oag

	`__nnu
 ((1));

65 
	`__REDIRECT
 (
__ݒ64_s
, (cڡ *
__th
, 
__oag
,

66 ...), 
ݒ64

	`__nnu
 ((1));

67 
	`__rde
 (
__ݒ64_too_my_gs
,

69 
	`__rde
 (
__ݒ64_missg_mode
,

72 
__ftify_funi
 

73 
	$ݒ64
 (cڡ *
__th
, 
__oag
, ...)

75 i(
	`__va_g_ck_n
 () > 1)

76 
	`__ݒ64_too_my_gs
 ();

78 i(
	`__but_cڡt_p
 (
__oag
))

80 i((
__oag
 & 
O_CREAT
!0 && 
	`__va_g_ck_n
 () < 1)

82 
	`__ݒ64_missg_mode
 ();

83  
	`__ݒ64_2
 (
__th
, 
__oag
);

85  
	`__ݒ64_s
 (
__th
, 
__oag
, 
	`__va_g_ck
 ());

88 i(
	`__va_g_ck_n
 () < 1)

89  
	`__ݒ64_2
 (
__th
, 
__oag
);

91  
	`__ݒ64_s
 (
__th
, 
__oag
, 
	`__va_g_ck
 ());

92 
	}
}

96 #ifde
__USE_ATFILE


97 #ide
__USE_FILE_OFFSET64


98 
	$__ݒ_2
 (
__fd
, cڡ *
__th
, 
__oag
)

99 
	`__nnu
 ((2));

100 
	`__REDIRECT
 (
__ݒ_s
, (
__fd
, cڡ *
__th
,

101 
__oag
, ...), 
ݒ
)

102 
	`__nnu
 ((2));

104 
	`__REDIRECT
 (
__ݒ_2
, (
__fd
, cڡ *
__th
,

105 
__oag
), 
__ݒ64_2
)

106 
	`__nnu
 ((2));

107 
	`__REDIRECT
 (
__ݒ_s
, (
__fd
, cڡ *
__th
,

108 
__oag
, ...), 
ݒ64
)

109 
	`__nnu
 ((2));

111 
	`__rde
 (
__ݒ_too_my_gs
,

113 
	`__rde
 (
__ݒ_missg_mode
,

116 
__ftify_funi
 

117 
	$ݒ
 (
__fd
, cڡ *
__th
, 
__oag
, ...)

119 i(
	`__va_g_ck_n
 () > 1)

120 
	`__ݒ_too_my_gs
 ();

122 i(
	`__but_cڡt_p
 (
__oag
))

124 i((
__oag
 & 
O_CREAT
!0 && 
	`__va_g_ck_n
 () < 1)

126 
	`__ݒ_missg_mode
 ();

127  
	`__ݒ_2
 (
__fd
, 
__th
, 
__oag
);

129  
	`__ݒ_s
 (
__fd
, 
__th
, 
__oag
, 
	`__va_g_ck
 ());

132 i(
	`__va_g_ck_n
 () < 1)

133  
	`__ݒ_2
 (
__fd
, 
__th
, 
__oag
);

135  
	`__ݒ_s
 (
__fd
, 
__th
, 
__oag
, 
	`__va_g_ck
 ());

136 
	}
}

139 #ifde
__USE_LARGEFILE64


140 
	$__ݒ64_2
 (
__fd
, cڡ *
__th
, 
__oag
)

141 
	`__nnu
 ((2));

142 
	`__REDIRECT
 (
__ݒ64_s
, (
__fd
, cڡ *
__th
,

143 
__oag
, ...), 
ݒ64
)

144 
	`__nnu
 ((2));

145 
	`__rde
 (
__ݒ64_too_my_gs
,

147 
	`__rde
 (
__ݒ64_missg_mode
,

150 
__ftify_funi
 

151 
	$ݒ64
 (
__fd
, cڡ *
__th
, 
__oag
, ...)

153 i(
	`__va_g_ck_n
 () > 1)

154 
	`__ݒ64_too_my_gs
 ();

156 i(
	`__but_cڡt_p
 (
__oag
))

158 i((
__oag
 & 
O_CREAT
!0 && 
	`__va_g_ck_n
 () < 1)

160 
	`__ݒ64_missg_mode
 ();

161  
	`__ݒ64_2
 (
__fd
, 
__th
, 
__oag
);

163  
	`__ݒ64_s
 (
__fd
, 
__th
, 
__oag
, 
	`__va_g_ck
 ());

166 i(
	`__va_g_ck_n
 () < 1)

167  
	`__ݒ64_2
 (
__fd
, 
__th
, 
__oag
);

169  
	`__ݒ64_s
 (
__fd
, 
__th
, 
__oag
, 
	`__va_g_ck
 ());

170 
	}
}

	@/usr/include/bits/libio-ldbl.h

19 #ide
_IO_STDIO_H


23 
	$__LDBL_REDIR_DECL
 (
_IO_vfsnf
)

24 
	`__LDBL_REDIR_DECL
 (
_IO_vrtf
)

	@/usr/include/bits/local_lim.h

24 #ide
NR_OPEN


25 
	#__undef_NR_OPEN


	)

27 #ide
LINK_MAX


28 
	#__undef_LINK_MAX


	)

30 #ide
OPEN_MAX


31 
	#__undef_OPEN_MAX


	)

33 #ide
ARG_MAX


34 
	#__undef_ARG_MAX


	)

38 
	~<lux/lims.h
>

41 #ifde
__undef_NR_OPEN


42 #unde
NR_OPEN


43 #unde
__undef_NR_OPEN


46 #ifde
__undef_LINK_MAX


47 #unde
LINK_MAX


48 #unde
__undef_LINK_MAX


51 #ifde
__undef_OPEN_MAX


52 #unde
OPEN_MAX


53 #unde
__undef_OPEN_MAX


56 #ifde
__undef_ARG_MAX


57 #unde
ARG_MAX


58 #unde
__undef_ARG_MAX


62 
	#_POSIX_THREAD_KEYS_MAX
 128

	)

64 
	#PTHREAD_KEYS_MAX
 1024

	)

67 
	#_POSIX_THREAD_DESTRUCTOR_ITERATIONS
 4

	)

69 
	#PTHREAD_DESTRUCTOR_ITERATIONS
 
_POSIX_THREAD_DESTRUCTOR_ITERATIONS


	)

72 
	#_POSIX_THREAD_THREADS_MAX
 64

	)

74 #unde
PTHREAD_THREADS_MAX


78 
	#AIO_PRIO_DELTA_MAX
 20

	)

81 
	#PTHREAD_STACK_MIN
 16384

	)

84 
	#DELAYTIMER_MAX
 2147483647

	)

87 
	#TTY_NAME_MAX
 32

	)

90 
	#LOGIN_NAME_MAX
 256

	)

93 
	#HOST_NAME_MAX
 64

	)

96 
	#MQ_PRIO_MAX
 32768

	)

99 
	#SEM_VALUE_MAX
 (2147483647)

	)

	@/usr/include/bits/select.h

18 #ide
_SYS_SELECT_H


22 
	~<bs/wdsize.h
>

25 #i
defed
 
__GNUC__
 && __GNUC__ >= 2

27 #i
__WORDSIZE
 == 64

28 
	#__FD_ZERO_STOS
 "osq"

	)

30 
	#__FD_ZERO_STOS
 "o"

	)

33 
	#__FD_ZERO
(
fd
) \

35 
__d0
, 
__d1
; \

36 
__asm__
 
	`__vީe__
 ("d;; " 
__FD_ZERO_STOS
 \

37 : "=c" (
__d0
), "=D" (
__d1
) \

38 : "a" (0), "0" ( (
fd_t
) \

39 /  (
__fd_mask
)), \

40 "1" (&
	`__FDS_BITS
 (
fd
)[0]) \

42 } 0)

	)

48 
	#__FD_ZERO
(
t
) \

50 
__i
; \

51 
fd_t
 *
__r
 = (
t
); \

52 
__i
 = 0; __<  (
fd_t
/  (
__fd_mask
); ++__i) \

53 
	`__FDS_BITS
 (
__r
)[
__i
] = 0; \

54 } 0)

	)

58 
	#__FD_SET
(
d
, 
t
) \

59 (((
	`__FDS_BITS
 (
t
)[
	`__FD_ELT
 (
d
)] |
	`__FD_MASK
 (d)))

	)

60 
	#__FD_CLR
(
d
, 
t
) \

61 (((
	`__FDS_BITS
 (
t
)[
	`__FD_ELT
 (
d
)] &~
	`__FD_MASK
 (d)))

	)

62 
	#__FD_ISSET
(
d
, 
t
) \

63 ((
	`__FDS_BITS
 (
t
)[
	`__FD_ELT
 (
d
)] & 
	`__FD_MASK
 (d)!0)

	)

	@/usr/include/bits/select2.h

19 #ide
_SYS_SELECT_H


24 
__fdt_chk
 (
__d
);

25 
	$__fdt_wn
 (
__d
)

26 
	`__wǉr
 ("bit outside of fd_set selected");

27 #unde
__FD_ELT


28 
	#__FD_ELT
(
d
) \

29 
__exnsi__
 \

30 ({ 
__d
 = (
d
); \

31 (
	`__but_cڡt_p
 (
__d
) \

32 ? (0 <
__d
 && __d < 
__FD_SETSIZE
 \

33 ? (
__d
 / 
__NFDBITS
) \

34 : 
	`__fdt_wn
 (
__d
)) \

35 : 
	`__fdt_chk
 (
__d
)); 
	}
})

	)

	@/usr/include/bits/stdio-lock.h

19 #ide
_BITS_STDIO_LOCK_H


20 
	#_BITS_STDIO_LOCK_H
 1

	)

22 
	~<bs/libc-lock.h
>

23 
	~<lowvlock.h
>

27 
	#_IO_lock_exnsive
 1

	)

29 ru { 
	mlock
; 
	mt
; *
	mowr
; } 
	t_IO_lock_t
;

31 
	#_IO_lock_liz
 { 
LLL_LOCK_INITIALIZER
, 0, 
NULL
 }

	)

33 
	#_IO_lock_
(
_me
) \

34 ((
_me
(
_IO_lock_t

_IO_lock_liz
 , 0)

	)

36 
	#_IO_lock_fi
(
_me
) \

37 ((0)

	)

39 
	#_IO_lock_lock
(
_me
) \

41 *
__lf
 = 
THREAD_SELF
; \

42 i((
_me
).
owr
 !
__lf
) \

44 
	`l_lock
 ((
_me
).
lock
, 
LLL_PRIVATE
); \

45 (
_me
).
owr
 = 
__lf
; \

47 ++(
_me
).
t
; \

48 } 0)

	)

50 
	#_IO_lock_ylock
(
_me
) \

52 
__su
 = 0; \

53 *
__lf
 = 
THREAD_SELF
; \

54 i((
_me
).
owr
 !
__lf
) \

56 i(
	`l_ylock
 ((
_me
).
lock
) == 0) \

58 (
_me
).
owr
 = 
__lf
; \

59 (
_me
).
t
 = 1; \

62 
__su
 = 
EBUSY
; \

65 ++(
_me
).
t
; \

66 
__su
; \

67 })

	)

69 
	#_IO_lock_uock
(
_me
) \

71 i(--(
_me
).
t
 == 0) \

73 (
_me
).
owr
 = 
NULL
; \

74 
	`l_uock
 ((
_me
).
lock
, 
LLL_PRIVATE
); \

76 } 0)

	)

80 
	#_IO_nup_gi_t
(
_f
, 
_
) \

81 
	`__libc_nup_gi_t
 (((
_
)->
_ags
 & 
_IO_USER_LOCK
=0, 
_f
, _)

	)

82 
	#_IO_nup_gi_t_nrg
(
_f
) \

83 
	`__libc_nup_gi_t
 (1, 
_f
, 
NULL
)

	)

84 
	#_IO_nup_gi_d
(
_do
) \

85 
	`__libc_nup_gi_d
 (
_do
)

	)

87 #i
defed
 
_LIBC
 && !defed 
NOT_IN_libc


89 #ifde
__EXCEPTIONS


90 
	#_IO_acque_lock
(
_
) \

92 
_IO_FILE
 *
_IO_acque_lock_fe
 \

93 
	`__ibu__
((
	`nup
 (
_IO_acque_lock_f
))) \

94 (
_
); \

95 
	`_IO_ockfe
 (
_IO_acque_lock_fe
);

	)

96 
	#_IO_acque_lock_r_ags2
(
_
) \

98 
_IO_FILE
 *
_IO_acque_lock_fe
 \

99 
	`__ibu__
((
	`nup
 (
_IO_acque_lock_r_ags2_f
))) \

100 (
_
); \

101 
	`_IO_ockfe
 (
_IO_acque_lock_fe
);

	)

103 
	#_IO_acque_lock
(
_

_IO_acque_lock_eds_exis_abd


	)

104 
	#_IO_acque_lock_r_ags2
(
_

	`_IO_acque_lock
 (_)

	)

106 
	#_IO_a_lock
(
_
; } 0)

	)

	@/usr/include/bits/timex.h

18 #idef 
_BITS_TIMEX_H


19 
	#_BITS_TIMEX_H
 1

	)

21 
	~<bs/tys.h
>

25 
	stimex


27 
	mmodes
;

28 
__sys_g_t
 
	mofft
;

29 
__sys_g_t
 
	meq
;

30 
__sys_g_t
 
	mmaxr
;

31 
__sys_g_t
 
	mer
;

32 
	mus
;

33 
__sys_g_t
 
	mcڡt
;

34 
__sys_g_t
 
	mecisi
;

35 
__sys_g_t
 
	mtޔ
;

36 
timev
 
	mtime
;

37 
__sys_g_t
 
	mtick
;

38 
__sys_g_t
 
	mseq
;

39 
__sys_g_t
 
	mjr
;

40 
	mshi
;

41 
__sys_g_t
 
	mab
;

42 
__sys_g_t
 
	mjt
;

43 
__sys_g_t
 
	mlt
;

44 
__sys_g_t
 
	mrt
;

45 
__sys_g_t
 
	mbt
;

47 
	mi
;

56 
	#ADJ_OFFSET
 0x0001

	)

57 
	#ADJ_FREQUENCY
 0x0002

	)

58 
	#ADJ_MAXERROR
 0x0004

	)

59 
	#ADJ_ESTERROR
 0x0008

	)

60 
	#ADJ_STATUS
 0x0010

	)

61 
	#ADJ_TIMECONST
 0x0020

	)

62 
	#ADJ_TAI
 0x0080

	)

63 
	#ADJ_MICRO
 0x1000

	)

64 
	#ADJ_NANO
 0x2000

	)

65 
	#ADJ_TICK
 0x4000

	)

66 
	#ADJ_OFFSET_SINGLESHOT
 0x8001

	)

67 
	#ADJ_OFFSET_SS_READ
 0xa001

	)

70 
	#MOD_OFFSET
 
ADJ_OFFSET


	)

71 
	#MOD_FREQUENCY
 
ADJ_FREQUENCY


	)

72 
	#MOD_MAXERROR
 
ADJ_MAXERROR


	)

73 
	#MOD_ESTERROR
 
ADJ_ESTERROR


	)

74 
	#MOD_STATUS
 
ADJ_STATUS


	)

75 
	#MOD_TIMECONST
 
ADJ_TIMECONST


	)

76 
	#MOD_CLKB
 
ADJ_TICK


	)

77 
	#MOD_CLKA
 
ADJ_OFFSET_SINGLESHOT


	)

78 
	#MOD_TAI
 
ADJ_TAI


	)

79 
	#MOD_MICRO
 
ADJ_MICRO


	)

80 
	#MOD_NANO
 
ADJ_NANO


	)

84 
	#STA_PLL
 0x0001

	)

85 
	#STA_PPSFREQ
 0x0002

	)

86 
	#STA_PPSTIME
 0x0004

	)

87 
	#STA_FLL
 0x0008

	)

89 
	#STA_INS
 0x0010

	)

90 
	#STA_DEL
 0x0020

	)

91 
	#STA_UNSYNC
 0x0040

	)

92 
	#STA_FREQHOLD
 0x0080

	)

94 
	#STA_PPSSIGNAL
 0x0100

	)

95 
	#STA_PPSJITTER
 0x0200

	)

96 
	#STA_PPSWANDER
 0x0400

	)

97 
	#STA_PPSERROR
 0x0800

	)

99 
	#STA_CLOCKERR
 0x1000

	)

100 
	#STA_NANO
 0x2000

	)

101 
	#STA_MODE
 0x4000

	)

102 
	#STA_CLK
 0x8000

	)

105 
	#STA_RONLY
 (
STA_PPSSIGNAL
 | 
STA_PPSJITTER
 | 
STA_PPSWANDER
 | \

106 
STA_PPSERROR
 | 
STA_CLOCKERR
 | 
STA_NANO
 | 
STA_MODE
 | 
STA_CLK
)

	)

	@/usr/include/bits/typesizes.h

19 #ide
_BITS_TYPES_H


23 #idef 
_BITS_TYPESIZES_H


24 
	#_BITS_TYPESIZES_H
 1

	)

30 #i
defed
 
__x86_64__
 && defed 
__ILP32__


31 
	#__SYSCALL_SLONG_TYPE
 
__SQUAD_TYPE


	)

32 
	#__SYSCALL_ULONG_TYPE
 
__UQUAD_TYPE


	)

34 
	#__SYSCALL_SLONG_TYPE
 
__SLONGWORD_TYPE


	)

35 
	#__SYSCALL_ULONG_TYPE
 
__ULONGWORD_TYPE


	)

38 
	#__DEV_T_TYPE
 
__UQUAD_TYPE


	)

39 
	#__UID_T_TYPE
 
__U32_TYPE


	)

40 
	#__GID_T_TYPE
 
__U32_TYPE


	)

41 
	#__INO_T_TYPE
 
__SYSCALL_ULONG_TYPE


	)

42 
	#__INO64_T_TYPE
 
__UQUAD_TYPE


	)

43 
	#__MODE_T_TYPE
 
__U32_TYPE


	)

44 #ifde
__x86_64__


45 
	#__NLINK_T_TYPE
 
__SYSCALL_ULONG_TYPE


	)

46 
	#__FSWORD_T_TYPE
 
__SYSCALL_SLONG_TYPE


	)

48 
	#__NLINK_T_TYPE
 
__UWORD_TYPE


	)

49 
	#__FSWORD_T_TYPE
 
__SWORD_TYPE


	)

51 
	#__OFF_T_TYPE
 
__SYSCALL_SLONG_TYPE


	)

52 
	#__OFF64_T_TYPE
 
__SQUAD_TYPE


	)

53 
	#__PID_T_TYPE
 
__S32_TYPE


	)

54 
	#__RLIM_T_TYPE
 
__SYSCALL_ULONG_TYPE


	)

55 
	#__RLIM64_T_TYPE
 
__UQUAD_TYPE


	)

56 
	#__BLKCNT_T_TYPE
 
__SYSCALL_SLONG_TYPE


	)

57 
	#__BLKCNT64_T_TYPE
 
__SQUAD_TYPE


	)

58 
	#__FSBLKCNT_T_TYPE
 
__SYSCALL_ULONG_TYPE


	)

59 
	#__FSBLKCNT64_T_TYPE
 
__UQUAD_TYPE


	)

60 
	#__FSFILCNT_T_TYPE
 
__SYSCALL_ULONG_TYPE


	)

61 
	#__FSFILCNT64_T_TYPE
 
__UQUAD_TYPE


	)

62 
	#__ID_T_TYPE
 
__U32_TYPE


	)

63 
	#__CLOCK_T_TYPE
 
__SYSCALL_SLONG_TYPE


	)

64 
	#__TIME_T_TYPE
 
__SYSCALL_SLONG_TYPE


	)

65 
	#__USECONDS_T_TYPE
 
__U32_TYPE


	)

66 
	#__SUSECONDS_T_TYPE
 
__SYSCALL_SLONG_TYPE


	)

67 
	#__DADDR_T_TYPE
 
__S32_TYPE


	)

68 
	#__KEY_T_TYPE
 
__S32_TYPE


	)

69 
	#__CLOCKID_T_TYPE
 
__S32_TYPE


	)

70 
	#__TIMER_T_TYPE
 *

	)

71 
	#__BLKSIZE_T_TYPE
 
__SYSCALL_SLONG_TYPE


	)

72 
	#__FSID_T_TYPE
 su { 
__v
[2]; }

	)

73 
	#__SSIZE_T_TYPE
 
__SWORD_TYPE


	)

75 #ifde
__x86_64__


79 
	#__OFF_T_MATCHES_OFF64_T
 1

	)

82 
	#__INO_T_MATCHES_INO64_T
 1

	)

86 
	#__FD_SETSIZE
 1024

	)

	@/usr/include/gnu/stubs.h

6 #i!
defed
 
__x86_64__


7 
	~<gnu/ubs-32.h
>

9 #i
defed
 
__x86_64__
 && defed 
__LP64__


10 
	~<gnu/ubs-64.h
>

12 #i
defed
 
__x86_64__
 && defed 
__ILP32__


13 
	~<gnu/ubs-x32.h
>

	@/usr/include/linux/errno.h

1 
	~<asm/o.h
>

	@/usr/include/stdc-predef.h

18 #idef 
_STDC_PREDEF_H


19 
	#_STDC_PREDEF_H
 1

	)

36 #ifde
__GCC_IEC_559


37 #i
__GCC_IEC_559
 > 0

38 
	#__STDC_IEC_559__
 1

	)

41 
	#__STDC_IEC_559__
 1

	)

44 #ifde
__GCC_IEC_559_COMPLEX


45 #i
__GCC_IEC_559_COMPLEX
 > 0

46 
	#__STDC_IEC_559_COMPLEX__
 1

	)

49 
	#__STDC_IEC_559_COMPLEX__
 1

	)

54 
	#__STDC_ISO_10646__
 201103L

	)

57 
	#__STDC_NO_THREADS__
 1

	)

	@/usr/include/sys/cdefs.h

18 #idef 
_SYS_CDEFS_H


19 
	#_SYS_CDEFS_H
 1

	)

22 #ide
_FEATURES_H


23 
	~<us.h
>

29 #i
defed
 
__GNUC__
 && !defed 
__STDC__


34 #unde
__P


35 #unde
__PMT


37 #ifde
__GNUC__


41 #i
__GNUC_PREREQ
 (4, 6&& !
defed
 
_LIBC


42 
	#__LEAF
 , 
__af__


	)

43 
	#__LEAF_ATTR
 
	`__ibu__
 ((
__af__
))

	)

45 
	#__LEAF


	)

46 
	#__LEAF_ATTR


	)

54 #i!
defed
 
__lulus
 && 
__GNUC_PREREQ
 (3, 3)

55 
	#__THROW
 
	`__ibu__
 ((
__nhrow__
 
__LEAF
))

	)

56 
	#__THROWNL
 
	`__ibu__
 ((
__nhrow__
))

	)

57 
	#__NTH
(
f

	`__ibu__
 ((
__nhrow__
 
__LEAF
)
	)
fct

59 #i
defed
 
__lulus
 && 
__GNUC_PREREQ
 (2,8)

60 
	#__THROW
 
	`throw
 ()

	)

61 
	#__THROWNL
 
	`throw
 ()

	)

62 
	#__NTH
(
f

__LEAF_ATTR
 f 
	`throw
 ()

	)

64 
	#__THROW


	)

65 
	#__THROWNL


	)

66 
	#__NTH
(
f

	)
fct

72 
	#__le


	)

74 
	#__THROW


	)

75 
	#__THROWNL


	)

76 
	#__NTH
(
f

	)
fct

82 
	#__P
(
gs

	)
args

83 
	#__PMT
(
gs

	)
args

88 
	#__CONCAT
(
x
,
y
x ## 
	)
y

89 
	#__STRING
(
x
#x

	)

92 
	#__r_t
 *

	)

93 
	#__lg_doub_t
 

	)

97 #ifdef 
__lulus


98 
	#__BEGIN_DECLS
 "C" {

	)

99 
	#__END_DECLS
 }

	)

101 
	#__BEGIN_DECLS


	)

102 
	#__END_DECLS


	)

111 #i
defed
 
__lulus
 && defed 
_GLIBCPP_USE_NAMESPACES


112 
	#__BEGIN_NAMESPACE_STD
 
mea
 
d
 {

	)

113 
	#__END_NAMESPACE_STD
 }

	)

114 
	#__USING_NAMESPACE_STD
(
me

usg
 
d
::me;

	)

115 
	#__BEGIN_NAMESPACE_C99
 
mea
 
__c99
 {

	)

116 
	#__END_NAMESPACE_C99
 }

	)

117 
	#__USING_NAMESPACE_C99
(
me

usg
 
__c99
::me;

	)

122 
	#__BEGIN_NAMESPACE_STD


	)

123 
	#__END_NAMESPACE_STD


	)

124 
	#__USING_NAMESPACE_STD
(
me
)

	)

125 
	#__BEGIN_NAMESPACE_C99


	)

126 
	#__END_NAMESPACE_C99


	)

127 
	#__USING_NAMESPACE_C99
(
me
)

	)

132 
	#__bos
(
r

	`__but_obje_size
 (r, 
__USE_FORTIFY_LEVEL
 > 1)

	)

133 
	#__bos0
(
r

	`__but_obje_size
 (r, 0)

	)

134 
	#__ftify_funi
 
__ex_ways_le
 
__ibu_tificl__


	)

136 #i
__GNUC_PREREQ
 (4,3)

137 
	#__wnde
(
me
, 
msg
) \

138 
	`me
 (
	`__ibu__
((
	`__wng__
 (
msg
)))

	)

139 
	#__wǉr
(
msg

	`__ibu__
((
	`__wng__
 (msg)))

	)

140 
	#__rde
(
me
, 
msg
) \

141 
	`me
 (
	`__ibu__
((
	`__r__
 (
msg
)))

	)

143 
	#__wnde
(
me
, 
msg

	`me
 ()

	)

144 
	#__wǉr
(
msg
)

	)

145 
	#__rde
(
me
, 
msg

	`me
 ()

	)

149 #i
__GNUC_PREREQ
 (2,97)

151 
	#__exr
 []

	)

153 #ifde
__GNUC__


154 
	#__exr
 [0]

	)

156 #i
defed
 
__STDC_VERSION__
 && __STDC_VERSION__ >= 199901L

157 
	#__exr
 []

	)

160 
	#__exr
 [1]

	)

176 #i
defed
 
__GNUC__
 && __GNUC__ >= 2

178 
	#__REDIRECT
(
me
, 
o
, 
s
m
	`__asm__
 (
	`__ASMNAME
 (#s))

	)

179 #ifde
__lulus


180 
	#__REDIRECT_NTH
(
me
, 
o
, 
s
) \

181 
me
 
o
 
__THROW
 
	`__asm__
 (
	`__ASMNAME
 (#s))

	)

182 
	#__REDIRECT_NTHNL
(
me
, 
o
, 
s
) \

183 
me
 
o
 
__THROWNL
 
	`__asm__
 (
	`__ASMNAME
 (#s))

	)

185 
	#__REDIRECT_NTH
(
me
, 
o
, 
s
) \

186 
me
 
o
 
	`__asm__
 (
	`__ASMNAME
 (#s)
__THROW


	)

187 
	#__REDIRECT_NTHNL
(
me
, 
o
, 
s
) \

188 
me
 
o
 
	`__asm__
 (
	`__ASMNAME
 (#s)
__THROWNL


	)

190 
	#__ASMNAME
(
ame

	`__ASMNAME2
 (
__USER_LABEL_PREFIX__
, cme)

	)

191 
	#__ASMNAME2
(
efix
, 
ame

	`__STRING
 (efix
	)
cname

204 #i!
defed
 
__GNUC__
 || __GNUC__ < 2

205 
	#__ibu__
(
xyz


	)

211 #i
__GNUC_PREREQ
 (2,96)

212 
	#__ibu_mloc__
 
	`__ibu__
 ((
__mloc__
))

	)

214 
	#__ibu_mloc__


	)

219 #i
__GNUC_PREREQ
 (4, 3)

220 
	#__ibu_loc_size__
(
ms
) \

221 
	`__ibu__
 ((
__loc_size__
 
ms
))

	)

223 
	#__ibu_loc_size__
(
ms


	)

229 #i
__GNUC_PREREQ
 (2,96)

230 
	#__ibu_pu__
 
	`__ibu__
 ((
__pu__
))

	)

232 
	#__ibu_pu__


	)

236 #i
__GNUC_PREREQ
 (2,5)

237 
	#__ibu_cڡ__
 
	`__ibu__
 ((
__cڡ__
))

	)

239 
	#__ibu_cڡ__


	)

245 #i
__GNUC_PREREQ
 (3,1)

246 
	#__ibu_ud__
 
	`__ibu__
 ((
__ud__
))

	)

247 
	#__ibu_nole__
 
	`__ibu__
 ((
__nole__
))

	)

249 
	#__ibu_ud__
 
	`__ibu__
 ((
__unud__
))

	)

250 
	#__ibu_nole__


	)

254 #i
__GNUC_PREREQ
 (3,2)

255 
	#__ibu_dd__
 
	`__ibu__
 ((
__dd__
))

	)

257 
	#__ibu_dd__


	)

266 #i
__GNUC_PREREQ
 (2,8)

267 
	#__ibu_fm_g__
(
x

	`__ibu__
 ((
	`__fm_g__
 (x)))

	)

269 
	#__ibu_fm_g__
(
x


	)

276 #i
__GNUC_PREREQ
 (2,97)

277 
	#__ibu_fm_rfm__
(
a
,
b
) \

278 
	`__ibu__
 ((
	`__fm__
 (
__rfm__
, 
a
, 
b
)))

	)

280 
	#__ibu_fm_rfm__
(
a
,
b


	)

285 #i
__GNUC_PREREQ
 (3,3)

286 
	#__nnu
(
ms

	`__ibu__
 ((
__nnu__
ams))

	)

288 
	#__nnu
(
ms
)

	)

293 #i
__GNUC_PREREQ
 (3,4)

294 
	#__ibu_wn_unud_su__
 \

295 
	`__ibu__
 ((
__wn_unud_su__
))

	)

296 #i
__USE_FORTIFY_LEVEL
 > 0

297 
	#__wur
 
__ibu_wn_unud_su__


	)

300 
	#__ibu_wn_unud_su__


	)

302 #ide
__wur


303 
	#__wur


	)

307 #i
__GNUC_PREREQ
 (3,2)

308 
	#__ways_le
 
__le
 
	`__ibu__
 ((
__ways_le__
))

	)

310 
	#__ways_le
 
__le


	)

315 #i
__GNUC_PREREQ
 (4,3)

316 
	#__ibu_tificl__
 
	`__ibu__
 ((
__tificl__
))

	)

318 
	#__ibu_tificl__


	)

321 #ifde
__GNUC__


326 #i
defed
 
__GNUC_STDC_INLINE__
 || defed 
__GNUC_GNU_INLINE__


327 
	#__ex_le
 
__le
 
	`__ibu__
 ((
__gnu_le__
))

	)

328 
	#__ex_ways_le
 \

329 
__ways_le
 
	`__ibu__
 ((
__gnu_le__
))

	)

331 
	#__ex_le
 
__le


	)

332 
	#__ex_ways_le
 
__ways_le


	)

335 
	#__ex_le


	)

336 
	#__ex_ways_le


	)

341 #i
__GNUC_PREREQ
 (4,3)

342 
	#__va_g_ck
(
	`__but_va_g_ck
 ()

	)

343 
	#__va_g_ck_n
(
	`__but_va_g_ck_n
 ()

	)

350 #i!
__GNUC_PREREQ
 (2,8)

351 
	#__exnsi__


	)

355 #i!
__GNUC_PREREQ
 (2,92)

356 
	#__ri


	)

362 #i
__GNUC_PREREQ
 (3,1&& !
defed
 
__GNUG__


363 
	#__ri_r
 
__ri


	)

365 #ifde
__GNUC__


366 
	#__ri_r


	)

368 #i
defed
 
__STDC_VERSION__
 && __STDC_VERSION__ >= 199901L

369 
	#__ri_r
 
ri


	)

372 
	#__ri_r


	)

377 #i
__GNUC__
 >= 3

378 
	#__glibc_uiky
(
cd

	`__but_ex
 ((cd), 0)

	)

379 
	#__glibc_liky
(
cd

	`__but_ex
 ((cd), 1)

	)

381 
	#__glibc_uiky
(
cd
(cd)

	)

382 
	#__glibc_liky
(
cd
(cd)

	)

385 
	~<bs/wdsize.h
>

387 #i
defed
 
__LONG_DOUBLE_MATH_OPTIONAL
 && defed 
__NO_LONG_DOUBLE_MATH


388 
	#__LDBL_COMPAT
 1

	)

389 #ifde
__REDIRECT


390 
	#__LDBL_REDIR1
(
me
, 
o
, 
s

	`__REDIRECT
 (me,ro,ls)

	)

391 
	#__LDBL_REDIR
(
me
, 
o
) \

392 
	`__LDBL_REDIR1
 (
me
, 
o
, 
__dbl_
##me)

	)

393 
	#__LDBL_REDIR1_NTH
(
me
, 
o
, 
s

	`__REDIRECT_NTH
 (me,ro,ls)

	)

394 
	#__LDBL_REDIR_NTH
(
me
, 
o
) \

395 
	`__LDBL_REDIR1_NTH
 (
me
, 
o
, 
__dbl_
##me)

	)

396 
	#__LDBL_REDIR1_DECL
(
me
, 
s
) \

397 
	`__tyof
 (
me
m
	`__asm
 (
	`__ASMNAME
 (#s));

	)

398 
	#__LDBL_REDIR_DECL
(
me
) \

399 
	`__tyof
 (
me
m
	`__asm
 (
	`__ASMNAME
 ("__dbl_" #me));

	)

400 
	#__REDIRECT_LDBL
(
me
, 
o
, 
s
) \

401 
	`__LDBL_REDIR1
 (
me
, 
o
, 
__dbl_
##
s
)

	)

402 
	#__REDIRECT_NTH_LDBL
(
me
, 
o
, 
s
) \

403 
	`__LDBL_REDIR1_NTH
 (
me
, 
o
, 
__dbl_
##
s
)

	)

406 #i!
defed
 
__LDBL_COMPAT
 || !defed 
__REDIRECT


407 
	#__LDBL_REDIR1
(
me
, 
o
, 
s
m
	)
proto

408 
	#__LDBL_REDIR
(
me
, 
o
m
	)
proto

409 
	#__LDBL_REDIR1_NTH
(
me
, 
o
, 
s
m
__THROW


	)

410 
	#__LDBL_REDIR_NTH
(
me
, 
o
m
__THROW


	)

411 
	#__LDBL_REDIR_DECL
(
me
)

	)

412 #ifde
__REDIRECT


413 
	#__REDIRECT_LDBL
(
me
, 
o
, 
s

	`__REDIRECT
 (me,ro,ls)

	)

414 
	#__REDIRECT_NTH_LDBL
(
me
, 
o
, 
s
) \

415 
	`__REDIRECT_NTH
 (
me
, 
o
, 
s
)

	)

	@/usr/include/bits/byteswap-16.h

19 #ide
_BITS_BYTESWAP_H


23 #ifde
__GNUC__


24 #i
__GNUC__
 >= 2

25 
	#__bsw_16
(
x
) \

26 (
__exnsi__
 \

27 ({ 
__v
, 
__x
 = ((
x
); \

28 i(
	`__but_cڡt_p
 (
__x
)) \

29 
__v
 = 
	`__bsw_cڡt_16
 (
__x
); \

31 
	`__asm__
 ("rorw $8, %w0" \

32 : "" (
__v
) \

33 : "0" (
__x
) \

35 
__v
; }))

	)

38 
	#__bsw_16
(
x
) \

39 (
__exnsi__
 \

40 ({ 
__x
 = ((
x
); \

41 
	`__bsw_cڡt_16
 (
__x
); }))

	)

44 
__le
 

45 
	$__bsw_16
 (
__bsx
)

47  
	`__bsw_cڡt_16
 (
__bsx
);

48 
	}
}

	@/usr/include/bits/fcntl-linux.h

19 #idef 
_FCNTL_H


37 #ifde
__USE_GNU


38 
	~<bs/uio.h
>

42 
	#O_ACCMODE
 0003

	)

43 
	#O_RDONLY
 00

	)

44 
	#O_WRONLY
 01

	)

45 
	#O_RDWR
 02

	)

46 #ide
O_CREAT


47 
	#O_CREAT
 0100

	)

49 #ide
O_EXCL


50 
	#O_EXCL
 0200

	)

52 #ide
O_NOCTTY


53 
	#O_NOCTTY
 0400

	)

55 #ide
O_TRUNC


56 
	#O_TRUNC
 01000

	)

58 #ide
O_APPEND


59 
	#O_APPEND
 02000

	)

61 #ide
O_NONBLOCK


62 
	#O_NONBLOCK
 04000

	)

64 #ide
O_NDELAY


65 
	#O_NDELAY
 
O_NONBLOCK


	)

67 #ide
O_SYNC


68 
	#O_SYNC
 04010000

	)

70 
	#O_FSYNC
 
O_SYNC


	)

71 #ide
O_ASYNC


72 
	#O_ASYNC
 020000

	)

74 #ide
__O_LARGEFILE


75 
	#__O_LARGEFILE
 0100000

	)

78 #ide
__O_DIRECTORY


79 
	#__O_DIRECTORY
 0200000

	)

81 #ide
__O_NOFOLLOW


82 
	#__O_NOFOLLOW
 0400000

	)

84 #ide
__O_CLOEXEC


85 
	#__O_CLOEXEC
 02000000

	)

87 #ide
__O_DIRECT


88 
	#__O_DIRECT
 040000

	)

90 #ide
__O_NOATIME


91 
	#__O_NOATIME
 01000000

	)

93 #ide
__O_PATH


94 
	#__O_PATH
 010000000

	)

96 #ide
__O_DSYNC


97 
	#__O_DSYNC
 010000

	)

99 #ide
__O_TMPFILE


100 
	#__O_TMPFILE
 020200000

	)

103 #ide
F_GETLK


104 #ide
__USE_FILE_OFFSET64


105 
	#F_GETLK
 5

	)

106 
	#F_SETLK
 6

	)

107 
	#F_SETLKW
 7

	)

109 
	#F_GETLK
 
F_GETLK64


	)

110 
	#F_SETLK
 
F_SETLK64


	)

111 
	#F_SETLKW
 
F_SETLKW64


	)

114 #ide
F_GETLK64


115 
	#F_GETLK64
 12

	)

116 
	#F_SETLK64
 13

	)

117 
	#F_SETLKW64
 14

	)

120 #ifde
__USE_LARGEFILE64


121 
	#O_LARGEFILE
 
__O_LARGEFILE


	)

124 #ifde
__USE_XOPEN2K8


125 
	#O_DIRECTORY
 
__O_DIRECTORY


	)

126 
	#O_NOFOLLOW
 
__O_NOFOLLOW


	)

127 
	#O_CLOEXEC
 
__O_CLOEXEC


	)

130 #ifde
__USE_GNU


131 
	#O_DIRECT
 
__O_DIRECT


	)

132 
	#O_NOATIME
 
__O_NOATIME


	)

133 
	#O_PATH
 
__O_PATH


	)

134 
	#O_TMPFILE
 
__O_TMPFILE


	)

140 #i
defed
 
__USE_POSIX199309
 || defed 
__USE_UNIX98


141 
	#O_DSYNC
 
__O_DSYNC


	)

142 #i
defed
 
__O_RSYNC


143 
	#O_RSYNC
 
__O_RSYNC


	)

145 
	#O_RSYNC
 
O_SYNC


	)

150 
	#F_DUPFD
 0

	)

151 
	#F_GETFD
 1

	)

152 
	#F_SETFD
 2

	)

153 
	#F_GETFL
 3

	)

154 
	#F_SETFL
 4

	)

156 #ide
__F_SETOWN


157 
	#__F_SETOWN
 8

	)

158 
	#__F_GETOWN
 9

	)

161 #i
defed
 
__USE_BSD
 || defed 
__USE_UNIX98
 || defed 
__USE_XOPEN2K8


162 
	#F_SETOWN
 
__F_SETOWN


	)

163 
	#F_GETOWN
 
__F_GETOWN


	)

166 #ide
__F_SETSIG


167 
	#__F_SETSIG
 10

	)

168 
	#__F_GETSIG
 11

	)

170 #ide
__F_SETOWN_EX


171 
	#__F_SETOWN_EX
 15

	)

172 
	#__F_GETOWN_EX
 16

	)

175 #ifde
__USE_GNU


176 
	#F_SETSIG
 
__F_SETSIG


	)

177 
	#F_GETSIG
 
__F_GETSIG


	)

178 
	#F_SETOWN_EX
 
__F_SETOWN_EX


	)

179 
	#F_GETOWN_EX
 
__F_GETOWN_EX


	)

182 #ifde
__USE_GNU


183 
	#F_SETLEASE
 1024

	)

184 
	#F_GETLEASE
 1025

	)

185 
	#F_NOTIFY
 1026

	)

186 
	#F_SETPIPE_SZ
 1031

	)

187 
	#F_GETPIPE_SZ
 1032

	)

189 #ifde
__USE_XOPEN2K8


190 
	#F_DUPFD_CLOEXEC
 1030

	)

195 
	#FD_CLOEXEC
 1

	)

197 #ide
F_RDLCK


199 
	#F_RDLCK
 0

	)

200 
	#F_WRLCK
 1

	)

201 
	#F_UNLCK
 2

	)

206 #ide
F_EXLCK


207 
	#F_EXLCK
 4

	)

208 
	#F_SHLCK
 8

	)

211 #ifde
__USE_BSD


213 
	#LOCK_SH
 1

	)

214 
	#LOCK_EX
 2

	)

215 
	#LOCK_NB
 4

	)

217 
	#LOCK_UN
 8

	)

220 #ifde
__USE_GNU


221 
	#LOCK_MAND
 32

	)

222 
	#LOCK_READ
 64

	)

223 
	#LOCK_WRITE
 128

	)

224 
	#LOCK_RW
 192

	)

227 #ifde
__USE_GNU


229 
	#DN_ACCESS
 0x00000001

	)

230 
	#DN_MODIFY
 0x00000002

	)

231 
	#DN_CREATE
 0x00000004

	)

232 
	#DN_DELETE
 0x00000008

	)

233 
	#DN_RENAME
 0x00000010

	)

234 
	#DN_ATTRIB
 0x00000020

	)

235 
	#DN_MULTISHOT
 0x80000000

	)

239 #ifde
__USE_GNU


241 
	e__pid_ty


243 
	mF_OWNER_TID
 = 0,

244 
	mF_OWNER_PID
,

245 
	mF_OWNER_PGRP
,

246 
	mF_OWNER_GID
 = 
F_OWNER_PGRP


250 
	sf_owr_ex


252 
__pid_ty
 
	mty
;

253 
__pid_t
 
	mpid
;

259 #ifdef 
__USE_BSD


260 
	#FAPPEND
 
O_APPEND


	)

261 
	#FFSYNC
 
O_FSYNC


	)

262 
	#FASYNC
 
O_ASYNC


	)

263 
	#FNONBLOCK
 
O_NONBLOCK


	)

264 
	#FNDELAY
 
O_NDELAY


	)

267 #ide
__POSIX_FADV_DONTNEED


268 
	#__POSIX_FADV_DONTNEED
 4

	)

269 
	#__POSIX_FADV_NOREUSE
 5

	)

272 #ifde
__USE_XOPEN2K


273 
	#POSIX_FADV_NORMAL
 0

	)

274 
	#POSIX_FADV_RANDOM
 1

	)

275 
	#POSIX_FADV_SEQUENTIAL
 2

	)

276 
	#POSIX_FADV_WILLNEED
 3

	)

277 
	#POSIX_FADV_DONTNEED
 
__POSIX_FADV_DONTNEED


	)

278 
	#POSIX_FADV_NOREUSE
 
__POSIX_FADV_NOREUSE


	)

282 #ifde
__USE_GNU


284 
	#SYNC_FILE_RANGE_WAIT_BEFORE
 1

	)

287 
	#SYNC_FILE_RANGE_WRITE
 2

	)

290 
	#SYNC_FILE_RANGE_WAIT_AFTER
 4

	)

295 
	#SPLICE_F_MOVE
 1

	)

296 
	#SPLICE_F_NONBLOCK
 2

	)

299 
	#SPLICE_F_MORE
 4

	)

300 
	#SPLICE_F_GIFT
 8

	)

304 
	#FALLOC_FL_KEEP_SIZE
 1

	)

307 
	#FALLOC_FL_PUNCH_HOLE
 2

	)

311 
	sfe_hd


313 
	mhd_bys
;

314 
	mhd_ty
;

316 
	mf_hd
[0];

320 
	#MAX_HANDLE_SZ
 128

	)

324 #ifde
__USE_ATFILE


325 
	#AT_FDCWD
 -100

	)

328 
	#AT_SYMLINK_NOFOLLOW
 0x100

	)

329 
	#AT_REMOVEDIR
 0x200

	)

331 
	#AT_SYMLINK_FOLLOW
 0x400

	)

332 #ifde
__USE_GNU


333 
	#AT_NO_AUTOMOUNT
 0x800

	)

335 
	#AT_EMPTY_PATH
 0x1000

	)

337 
	#AT_EACCESS
 0x200

	)

341 
	g__BEGIN_DECLS


343 #ifde
__USE_GNU


346 
ssize_t
 
	$adahd
 (
__fd
, 
__off64_t
 
__offt
, 
size_t
 
__cou
)

347 
__THROW
;

354 
	`sync_fe_nge
 (
__fd
, 
__off64_t
 
__offt
, __off64_
__cou
,

355 
__ags
);

362 
ssize_t
 
	`vmli
 (
__fdout
, cڡ 
iovec
 *
__iov
,

363 
size_t
 
__cou
, 
__ags
);

369 
ssize_t
 
	`li
 (
__fd
, 
__off64_t
 *
__off
, 
__fdout
,

370 
__off64_t
 *
__offout
, 
size_t
 
__n
,

371 
__ags
);

377 
ssize_t
 
	`e
 (
__fd
, 
__fdout
, 
size_t
 
__n
,

378 
__ags
);

384 #ide
__USE_FILE_OFFSET64


385 
	`o
 (
__fd
, 
__mode
, 
__off_t
 
__offt
, __off_
__n
);

387 #ifde
__REDIRECT


388 
	`__REDIRECT
 (
o
, (
__fd
, 
__mode
, 
__off64_t
 
__offt
,

389 
__off64_t
 
__n
),

390 
o64
);

392 
	#o
 
o64


	)

395 #ifde
__USE_LARGEFILE64


396 
	`o64
 (
__fd
, 
__mode
, 
__off64_t
 
__offt
,

397 
__off64_t
 
__n
);

402 
	$me_to_hd_
 (
__dfd
, cڡ *
__me
,

403 
fe_hd
 *
__hd
, *
__m_id
,

404 
__ags

__THROW
;

410 
	`ݒ_by_hd_
 (
__moudfd
, 
fe_hd
 *
__hd
,

411 
__ags
);

415 
__END_DECLS


	@/usr/include/bits/libc-lock.h

19 #ide
_BITS_LIBC_LOCK_H


20 
	#_BITS_LIBC_LOCK_H
 1

	)

22 
	~<had.h
>

23 
	#__ed_NULL


	)

24 
	~<ddef.h
>

27 #ifde
_LIBC


28 
	~<lowvlock.h
>

29 
	~<s.h
>

30 
	~<had-funis.h
>

31 
	~<o.h
>

32 
	~<gnu/ti-groups.h
>

36 #i
defed
 
_LIBC
 || defed 
_IO_MTSAFE_IO


37 #i(
defed
 
NOT_IN_libc
 && !defed 
IS_IN_libhad
|| !defed 
_LIBC


38 ru { 
had_mux_t
 
	mmux
; } 
	t__libc_lock_cursive_t
;

40 ru { 
	mlock
; 
	mt
; *
	mowr
; } 
	t__libc_lock_cursive_t
;

43 
__libc_lock_cursive_aque__
 
	t__libc_lock_cursive_t
;

53 
	#__libc_lock_defe_cursive
(
CLASS
,
NAME
) \

54 
CLASS
 
__libc_lock_cursive_t
 
NAME
;

	)

58 #i
defed
 
_LIBC
 && (!defed 
NOT_IN_libc
 || defed 
IS_IN_libhad
)

59 #i
LLL_LOCK_INITIALIZER
 == 0

60 
	#__libc_lock_defe_lized_cursive
(
CLASS
,
NAME
) \

61 
CLASS
 
__libc_lock_cursive_t
 
NAME
;

	)

63 
	#__libc_lock_defe_lized_cursive
(
CLASS
,
NAME
) \

64 
CLASS
 
__libc_lock_cursive_t
 
NAME
 = 
_LIBC_LOCK_RECURSIVE_INITIALIZER
;

	)

66 
	#_LIBC_LOCK_RECURSIVE_INITIALIZER
 \

67 { 
LLL_LOCK_INITIALIZER
, 0, 
NULL
 }

	)

69 
	#__libc_lock_defe_lized_cursive
(
CLASS
,
NAME
) \

70 
CLASS
 
__libc_lock_cursive_t
 
NAME
 = 
_LIBC_LOCK_RECURSIVE_INITIALIZER
;

	)

71 
	#_LIBC_LOCK_RECURSIVE_INITIALIZER
 \

72 {
PTHREAD_RECURSIVE_MUTEX_INITIALIZER_NP
}

	)

76 #i
defed
 
_LIBC
 && (!defed 
NOT_IN_libc
 || defed 
IS_IN_libhad
)

77 
	#__libc_lock__cursive
(
NAME
) \

78 ((
NAME
(
__libc_lock_cursive_t

_LIBC_LOCK_RECURSIVE_INITIALIZER
, 0)

	)

80 
	#__libc_lock__cursive
(
NAME
) \

82 i(
__had_mux_
 !
NULL
) \

84 
had_mux_t
 
__
; \

85 
	`__had_mux_
 (&
__
); \

86 
	`__had_mux_y
 (&
__
, 
PTHREAD_MUTEX_RECURSIVE_NP
); \

87 
	`__had_mux_
 (&(
NAME
).
mux
, &
__
); \

88 
	`__had_mux_deroy
 (&
__
); \

90 } 0)

	)

94 #i
defed
 
_LIBC
 && (!defed 
NOT_IN_libc
 || defed 
IS_IN_libhad
)

95 
	#__libc_lock_fi_cursive
(
NAME
((0)

	)

97 
	#__libc_lock_fi_cursive
(
NAME
) \

98 
	`__libc_maybe_
 (
__had_mux_deroy
, (&(
NAME
).
mux
), 0)

	)

102 #i
defed
 
_LIBC
 && (!defed 
NOT_IN_libc
 || defed 
IS_IN_libhad
)

103 #i
__OPTION_EGLIBC_BIG_MACROS
 != 1

107 
__libc_lock_lock_cursive_
 (
__libc_lock_cursive_t
 *);

108 
libc_hidd_o
 (
__libc_lock_lock_cursive_
);

110 #i
__OPTION_EGLIBC_BIG_MACROS


111 
	#__libc_lock_lock_cursive
(
NAME
) \

113 *
lf
 = 
THREAD_SELF
; \

114 i((
NAME
).
owr
 !
lf
) \

116 
	`l_lock
 ((
NAME
).
lock
, 
LLL_PRIVATE
); \

117 (
NAME
).
owr
 = 
lf
; \

119 ++(
NAME
).
t
; \

120 } 0)

	)

122 
	#__libc_lock_lock_cursive
(
NAME
) \

123 
	`__libc_lock_lock_cursive_
 (&(
NAME
))

	)

126 
	#__libc_lock_lock_cursive
(
NAME
) \

127 
	`__libc_maybe_
 (
__had_mux_lock
, (&(
NAME
).
mux
), 0)

	)

131 #i
defed
 
_LIBC
 && (!defed 
NOT_IN_libc
 || defed 
IS_IN_libhad
)

132 #i
__OPTION_EGLIBC_BIG_MACROS
 != 1

136 
__libc_lock_ylock_cursive_
 (
__libc_lock_cursive_t
 *);

137 
libc_hidd_o
 (
__libc_lock_ylock_cursive_
);

139 #i
__OPTION_EGLIBC_BIG_MACROS


140 
	#__libc_lock_ylock_cursive
(
NAME
) \

142 
su
 = 0; \

143 *
lf
 = 
THREAD_SELF
; \

144 i((
NAME
).
owr
 !
lf
) \

146 i(
	`l_ylock
 ((
NAME
).
lock
) == 0) \

148 (
NAME
).
owr
 = 
lf
; \

149 (
NAME
).
t
 = 1; \

152 
su
 = 
EBUSY
; \

155 ++(
NAME
).
t
; \

156 
su
; \

157 })

	)

159 
	#__libc_lock_ylock_cursive
(
NAME
) \

160 
	`__libc_lock_ylock_cursive_
 (&(
NAME
))

	)

163 
	#__libc_lock_ylock_cursive
(
NAME
) \

164 
	`__libc_maybe_
 (
__had_mux_ylock
, (&(
NAME
).
mux
), 0)

	)

168 #i
defed
 
_LIBC
 && (!defed 
NOT_IN_libc
 || defed 
IS_IN_libhad
)

169 #i
__OPTION_EGLIBC_BIG_MACROS
 != 1

173 
__libc_lock_uock_cursive_
 (
__libc_lock_cursive_t
 *);

174 
libc_hidd_o
 (
__libc_lock_uock_cursive_
);

176 #i
__OPTION_EGLIBC_BIG_MACROS


178 
	#__libc_lock_uock_cursive
(
NAME
) \

180 i(--(
NAME
).
t
 == 0) \

182 (
NAME
).
owr
 = 
NULL
; \

183 
	`l_uock
 ((
NAME
).
lock
, 
LLL_PRIVATE
); \

185 } 0)

	)

187 
	#__libc_lock_uock_cursive
(
NAME
) \

188 
	`__libc_lock_uock_cursive_
 (&(
NAME
))

	)

191 
	#__libc_lock_uock_cursive
(
NAME
) \

192 
	`__libc_maybe_
 (
__had_mux_uock
, (&(
NAME
).
mux
), 0)

	)

199 
_had_nup_push_der
 (
_had_nup_bufr
 *
bufr
,

200 (*
route
(*), *
g
);

201 
	`_had_nup_p_e
 (
_had_nup_bufr
 *
bufr
,

202 
execu
);

205 
	#__libc_nup_gi_t
(
DOIT
, 
FCT
, 
ARG
) \

206 { 
_had_nup_bufr
 
_bufr
; \

207 
_ava
; \

208 i(
DOIT
) { \

209 
_ava
 = 
	`PTFAVAIL
 (
_had_nup_push_der
); \

210 i(
_ava
) { \

211 
	`__libc_f__ways
 (
_had_nup_push_der
, (&
_bufr
, 
FCT
, \

212 
ARG
)); \

214 
_bufr
.
__route
 = (
FCT
); \

215 
_bufr
.
__g
 = (
ARG
); \

218 
_ava
 = 0; \

219 }

	)

222 
	#__libc_nup_gi_d
(
DOIT
) \

223 i(
_ava
) { \

224 
	`__libc_f__ways
 (
_had_nup_p_e
, (&
_bufr
, 
DOIT
));\

225 } i(
DOIT
) \

226 
_bufr
.
	`__route
 (_bufr.
__g
); \

227 
	}

	)
}

232 #ifde
_LIBC


233 
	~"libc-lockP.h
"

	@/usr/include/gconv.h

22 #ide
_GCONV_H


23 
	#_GCONV_H
 1

	)

25 
	~<us.h
>

26 
	#__ed_mbe_t


	)

27 
	#__ed_wt_t


	)

28 
	~<wch.h
>

29 
	#__ed_size_t


	)

30 
	#__ed_wch_t


	)

31 
	~<ddef.h
>

34 
	#__UNKNOWN_10646_CHAR
 ((
wch_t
0xfffd)

	)

39 
	m__GCONV_OK
 = 0,

40 
	m__GCONV_NOCONV
,

41 
	m__GCONV_NODB
,

42 
	m__GCONV_NOMEM
,

44 
	m__GCONV_EMPTY_INPUT
,

45 
	m__GCONV_FULL_OUTPUT
,

46 
	m__GCONV_ILLEGAL_INPUT
,

47 
	m__GCONV_INCOMPLETE_INPUT
,

49 
	m__GCONV_ILLEGAL_DESCRIPTOR
,

50 
	m__GCONV_INTERNAL_ERROR


57 
	m__GCONV_IS_LAST
 = 0x0001,

58 
	m__GCONV_IGNORE_ERRORS
 = 0x0002,

59 
	m__GCONV_SWAP
 = 0x0004

64 
	g__gcv_
;

65 
	g__gcv__da
;

66 
	g__gcv_lded_obje
;

67 
	g__gcv_s_da
;

71 (*
	t__gcv_f
(
	t__gcv_
 *, 
	t__gcv__da
 *,

73 **, 
	tsize_t
 *, , );

76 
	$wt_t
 (*
	t__gcv_btowc_f
(
	t__gcv_
 *, );

79 (*
	t__gcv__f
(
	t__gcv_
 *);

80 (*
	t__gcv_d_f
(
	t__gcv_
 *);

84 (*
	t__gcv_s_f
(
	t__gcv_
 *,

85 
	t__gcv__da
 *, *,

89 
	tsize_t
 *);

92 (*
	t__gcv_s_cڋxt_f
) (*, const *,

97 (*
	t__gcv_s_quy_f
) (const *, const ***,

98 
	tsize_t
 *);

101 (*
	t__gcv_s__f
) (**, const *);

102 (*
	t__gcv_s_d_f
) (*);

104 
	s__gcv_s_da


107 
__gcv_s_f
 
__s_f
;

108 
__gcv_s_cڋxt_f
 
__s_cڋxt_f
;

109 
__gcv_s_d_f
 
__s_d_f
;

110 *
__da
;

111 
__gcv_s_da
 *
__xt
;

116 
	s__gcv_


118 
__gcv_lded_obje
 *
__shlib_hd
;

119 cڡ *
__modme
;

121 
__cou
;

123 *
__om_me
;

124 *
__to_me
;

126 
__gcv_f
 
__f
;

127 
__gcv_btowc_f
 
__btowc_f
;

128 
__gcv__f
 
___f
;

129 
__gcv_d_f
 
__d_f
;

133 
__m_eded_om
;

134 
__max_eded_om
;

135 
__m_eded_to
;

136 
__max_eded_to
;

139 
__eful
;

141 *
__da
;

146 
	s__gcv__da


148 *
__outbuf
;

149 *
__outbund
;

153 
__ags
;

157 
__voti_cou
;

161 
___u
;

163 
__mbe_t
 *
__
;

164 
__mbe_t
 
__e
;

168 
__gcv_s_da
 *
__s
;

173 
	s__gcv_fo


175 
size_t
 
__ns
;

176 
__gcv_
 *
__s
;

177 
__exnsi__
 
__gcv__da
 
__da
 
__exr
;

178 } *
	t__gcv_t
;

	@/usr/include/gnu/stubs-32.h

6 #ifde
_LIBC


7 #r 
Alitis
 
may
 
n
 
defe
 
the
 
mao
 
_LIBC


10 
	#__ub_chags


	)

11 
	#__ub_ach


	)

12 
	#__ub_fchags


	)

13 
	#__ub_fdach


	)

14 
	#__ub_gy


	)

15 
	#__ub_lchmod


	)

16 
	#__ub_voke


	)

17 
	#__ub_og


	)

18 
	#__ub_sigtu


	)

19 
	#__ub_sk


	)

20 
	#__ub_ty


	)

	@/usr/include/gnu/stubs-64.h

6 #ifde
_LIBC


7 #r 
Alitis
 
may
 
n
 
defe
 
the
 
mao
 
_LIBC


10 
	#__ub_bdush


	)

11 
	#__ub_chags


	)

12 
	#__ub_ach


	)

13 
	#__ub_fchags


	)

14 
	#__ub_fdach


	)

15 
	#__ub_gmsg


	)

16 
	#__ub_gy


	)

17 
	#__ub_lchmod


	)

18 
	#__ub_putmsg


	)

19 
	#__ub_voke


	)

20 
	#__ub_og


	)

21 
	#__ub_sigtu


	)

22 
	#__ub_sk


	)

23 
	#__ub_ty


	)

	@/usr/include/gnu/stubs-x32.h

6 #ifde
_LIBC


7 #r 
Alitis
 
may
 
n
 
defe
 
the
 
mao
 
_LIBC


10 
	#__ub_bdush


	)

11 
	#__ub_chags


	)

12 
	#__ub__modu


	)

13 
	#__ub_ach


	)

14 
	#__ub_fchags


	)

15 
	#__ub_fdach


	)

16 
	#__ub_g_kl_syms


	)

17 
	#__ub_gmsg


	)

18 
	#__ub_gy


	)

19 
	#__ub_lchmod


	)

20 
	#__ub_nfsrvl


	)

21 
	#__ub_putmsg


	)

22 
	#__ub_quy_modu


	)

23 
	#__ub_voke


	)

24 
	#__ub_og


	)

25 
	#__ub_sigtu


	)

26 
	#__ub_sk


	)

27 
	#__ub_ty


	)

28 
	#__ub_ulib


	)

	@/usr/include/linux/limits.h

1 #ide
_LINUX_LIMITS_H


2 
	#_LINUX_LIMITS_H


	)

4 
	#NR_OPEN
 1024

	)

6 
	#NGROUPS_MAX
 65536

	)

7 
	#ARG_MAX
 131072

	)

8 
	#LINK_MAX
 127

	)

9 
	#MAX_CANON
 255

	)

10 
	#MAX_INPUT
 255

	)

11 
	#NAME_MAX
 255

	)

12 
	#PATH_MAX
 4096

	)

13 
	#PIPE_BUF
 4096

	)

14 
	#XATTR_NAME_MAX
 255

	)

15 
	#XATTR_SIZE_MAX
 65536

	)

16 
	#XATTR_LIST_MAX
 65536

	)

18 
	#RTSIG_MAX
 32

	)

	@/usr/include/wchar.h

23 #ide
_WCHAR_H


25 #i!
defed
 
__ed_mbe_t
 && !defed 
__ed_wt_t


26 
	#_WCHAR_H
 1

	)

27 
	~<us.h
>

30 #ifde
_WCHAR_H


32 
	#__ed___FILE


	)

33 #i
defed
 
__USE_UNIX98
 || defed 
__USE_XOPEN2K


34 
	#__ed_FILE


	)

36 
	~<dio.h
>

38 
	#__ed___va_li


	)

39 
	~<dg.h
>

41 
	~<bs/wch.h
>

44 
	#__ed_size_t


	)

45 
	#__ed_wch_t


	)

46 
	#__ed_NULL


	)

48 #i
defed
 
_WCHAR_H
 || defed 
__ed_wt_t
 || !defed 
__WINT_TYPE__


49 #unde
__ed_wt_t


50 
	#__ed_wt_t


	)

51 
	~<ddef.h
>

55 #ide
_WINT_T


60 
	#_WINT_T


	)

61 
	twt_t
;

65 #i
defed
 
__lulus
 && defed 
_GLIBCPP_USE_NAMESPACES
 \

66 && 
defed
 
__WINT_TYPE__


67 
__BEGIN_NAMESPACE_STD


68 
__WINT_TYPE__
 
	twt_t
;

69 
	g__END_NAMESPACE_STD


74 #i
defed
 
__lulus
 && 
__GNUC_PREREQ
 (4, 4)

75 
	#__CORRECT_ISO_CPP_WCHAR_H_PROTO


	)

79 #i(
defed
 
_WCHAR_H
 || defed 
__ed_mbe_t
&& !defed 
____mbe_t_defed


80 
	#____mbe_t_defed
 1

	)

84 
	m__cou
;

87 #ifde
__WINT_TYPE__


88 
__WINT_TYPE__
 
	m__wch
;

90 
wt_t
 
	m__wch
;

92 
	m__wchb
[4];

93 } 
	m__vue
;

94 } 
	t__mbe_t
;

96 #unde
__ed_mbe_t


101 #ifde
_WCHAR_H


103 #ide
__mbe_t_defed


104 
__BEGIN_NAMESPACE_C99


106 
__mbe_t
 
	tmbe_t
;

107 
	g__END_NAMESPACE_C99


108 
	#__mbe_t_defed
 1

	)

111 #ifde
__USE_GNU


112 
	$__USING_NAMESPACE_C99
(
mbe_t
)

115 #ide
WCHAR_MIN


117 
	#WCHAR_MIN
 
__WCHAR_MIN


	)

118 
	#WCHAR_MAX
 
__WCHAR_MAX


	)

121 #ide
WEOF


122 
	#WEOF
 (0xffffffffu)

	)

127 #i
defed
 
__USE_XOPEN
 && !defed 
__USE_UNIX98


128 
	~<wy.h
>

132 
__BEGIN_DECLS


134 
__BEGIN_NAMESPACE_STD


137 
tm
;

138 
__END_NAMESPACE_STD


142 
	$__USING_NAMESPACE_STD
(
tm
)

145 
__BEGIN_NAMESPACE_STD


147 
wch_t
 *
	$wcsy
 (
wch_t
 *
__ri
 
__de
,

148 cڡ 
wch_t
 *
__ri
 
__c

__THROW
;

150 
wch_t
 *
	$wcy
 (
wch_t
 *
__ri
 
__de
,

151 cڡ 
wch_t
 *
__ri
 
__c
, 
size_t
 
__n
)

152 
__THROW
;

155 
wch_t
 *
	$wcst
 (
wch_t
 *
__ri
 
__de
,

156 cڡ 
wch_t
 *
__ri
 
__c

__THROW
;

158 
wch_t
 *
	$wct
 (
wch_t
 *
__ri
 
__de
,

159 cڡ 
wch_t
 *
__ri
 
__c
, 
size_t
 
__n
)

160 
__THROW
;

163 
	$wcscmp
 (cڡ 
wch_t
 *
__s1
, cڡ wch_*
__s2
)

164 
__THROW
 
__ibu_pu__
;

166 
	$wccmp
 (cڡ 
wch_t
 *
__s1
, cڡ wch_*
__s2
, 
size_t
 
__n
)

167 
__THROW
 
__ibu_pu__
;

168 
__END_NAMESPACE_STD


170 #ifde
__USE_XOPEN2K8


172 
	$wcscmp
 (cڡ 
wch_t
 *
__s1
, cڡ wch_*
__s2

__THROW
;

175 
	$wccmp
 (cڡ 
wch_t
 *
__s1
, cڡ wch_*
__s2
,

176 
size_t
 
__n

__THROW
;

180 
	~<xlo.h
>

182 
	$wcscmp_l
 (cڡ 
wch_t
 *
__s1
, cڡ wch_*
__s2
,

183 
__lo_t
 
__loc

__THROW
;

185 
	$wccmp_l
 (cڡ 
wch_t
 *
__s1
, cڡ wch_*
__s2
,

186 
size_t
 
__n
, 
__lo_t
 
__loc

__THROW
;

189 
__BEGIN_NAMESPACE_STD


192 
	$wcscl
 (cڡ 
wch_t
 *
__s1
, cڡ wch_*
__s2

__THROW
;

196 
size_t
 
	$wcsxm
 (
wch_t
 *
__ri
 
__s1
,

197 cڡ 
wch_t
 *
__ri
 
__s2
, 
size_t
 
__n

__THROW
;

198 
__END_NAMESPACE_STD


200 #ifde
__USE_XOPEN2K8


206 
	$wcscl_l
 (cڡ 
wch_t
 *
__s1
, cڡ wch_*
__s2
,

207 
__lo_t
 
__loc

__THROW
;

212 
size_t
 
	$wcsxm_l
 (
wch_t
 *
__s1
, cڡ wch_*
__s2
,

213 
size_t
 
__n
, 
__lo_t
 
__loc

__THROW
;

216 
wch_t
 *
	$wcsdup
 (cڡ 
wch_t
 *
__s

__THROW
 
__ibu_mloc__
;

219 
__BEGIN_NAMESPACE_STD


221 #ifde
__CORRECT_ISO_CPP_WCHAR_H_PROTO


222 "C++" 
wch_t
 *
	$wcschr
 (
wch_t
 *
__wcs
, wch_
__wc
)

223 
__THROW
 
	`__asm
 ("wcschr"
__ibu_pu__
;

224 "C++" cڡ 
wch_t
 *
	$wcschr
 (cڡ 
wch_t
 *
__wcs
, wch_
__wc
)

225 
__THROW
 
	`__asm
 ("wcschr"
__ibu_pu__
;

227 
wch_t
 *
	$wcschr
 (cڡ 
wch_t
 *
__wcs
, wch_
__wc
)

228 
__THROW
 
__ibu_pu__
;

231 #ifde
__CORRECT_ISO_CPP_WCHAR_H_PROTO


232 "C++" 
wch_t
 *
	$wcchr
 (
wch_t
 *
__wcs
, wch_
__wc
)

233 
__THROW
 
	`__asm
 ("wcchr"
__ibu_pu__
;

234 "C++" cڡ 
wch_t
 *
	$wcchr
 (cڡ 
wch_t
 *
__wcs
, wch_
__wc
)

235 
__THROW
 
	`__asm
 ("wcchr"
__ibu_pu__
;

237 
wch_t
 *
	$wcchr
 (cڡ 
wch_t
 *
__wcs
, wch_
__wc
)

238 
__THROW
 
__ibu_pu__
;

240 
__END_NAMESPACE_STD


242 #ifde
__USE_GNU


245 
wch_t
 *
	$wcschul
 (cڡ 
wch_t
 *
__s
, wch_
__wc
)

246 
__THROW
 
__ibu_pu__
;

249 
__BEGIN_NAMESPACE_STD


252 
size_t
 
	$wcscn
 (cڡ 
wch_t
 *
__wcs
, cڡ wch_*
__je
)

253 
__THROW
 
__ibu_pu__
;

256 
size_t
 
	$wcsn
 (cڡ 
wch_t
 *
__wcs
, cڡ wch_*
__ac
)

257 
__THROW
 
__ibu_pu__
;

259 #ifde
__CORRECT_ISO_CPP_WCHAR_H_PROTO


260 "C++" 
wch_t
 *
	$wcbrk
 (
wch_t
 *
__wcs
, cڡ wch_*
__ac
)

261 
__THROW
 
	`__asm
 ("wcbrk"
__ibu_pu__
;

262 "C++" cڡ 
wch_t
 *
	$wcbrk
 (cڡ 
wch_t
 *
__wcs
,

263 cڡ 
wch_t
 *
__ac
)

264 
__THROW
 
	`__asm
 ("wcbrk"
__ibu_pu__
;

266 
wch_t
 *
	$wcbrk
 (cڡ 
wch_t
 *
__wcs
, cڡ wch_*
__ac
)

267 
__THROW
 
__ibu_pu__
;

270 #ifde
__CORRECT_ISO_CPP_WCHAR_H_PROTO


271 "C++" 
wch_t
 *
	$wcsr
 (
wch_t
 *
__hayack
, cڡ wch_*
__ed
)

272 
__THROW
 
	`__asm
 ("wcsr"
__ibu_pu__
;

273 "C++" cڡ 
wch_t
 *
	$wcsr
 (cڡ 
wch_t
 *
__hayack
,

274 cڡ 
wch_t
 *
__ed
)

275 
__THROW
 
	`__asm
 ("wcsr"
__ibu_pu__
;

277 
wch_t
 *
	$wcsr
 (cڡ 
wch_t
 *
__hayack
, cڡ wch_*
__ed
)

278 
__THROW
 
__ibu_pu__
;

282 
wch_t
 *
	$wcok
 (
wch_t
 *
__ri
 
__s
,

283 cڡ 
wch_t
 *
__ri
 
__dim
,

284 
wch_t
 **
__ri
 
__r

__THROW
;

287 
size_t
 
	$wc
 (cڡ 
wch_t
 *
__s

__THROW
 
__ibu_pu__
;

288 
__END_NAMESPACE_STD


290 #ifde
__USE_XOPEN


292 #ifde
__CORRECT_ISO_CPP_WCHAR_H_PROTO


293 "C++" 
wch_t
 *
	$wcswcs
 (
wch_t
 *
__hayack
, cڡ wch_*
__ed
)

294 
__THROW
 
	`__asm
 ("wcswcs"
__ibu_pu__
;

295 "C++" cڡ 
wch_t
 *
	$wcswcs
 (cڡ 
wch_t
 *
__hayack
,

296 cڡ 
wch_t
 *
__ed
)

297 
__THROW
 
	`__asm
 ("wcswcs"
__ibu_pu__
;

299 
wch_t
 *
	$wcswcs
 (cڡ 
wch_t
 *
__hayack
, cڡ wch_*
__ed
)

300 
__THROW
 
__ibu_pu__
;

304 #ifde
__USE_XOPEN2K8


306 
size_t
 
	$wcn
 (cڡ 
wch_t
 *
__s
, 
size_t
 
__maxn
)

307 
__THROW
 
__ibu_pu__
;

311 
__BEGIN_NAMESPACE_STD


313 #ifde
__CORRECT_ISO_CPP_WCHAR_H_PROTO


314 "C++" 
wch_t
 *
	$wmemchr
 (
wch_t
 *
__s
, wch_
__c
, 
size_t
 
__n
)

315 
__THROW
 
	`__asm
 ("wmemchr"
__ibu_pu__
;

316 "C++" cڡ 
wch_t
 *
	$wmemchr
 (cڡ 
wch_t
 *
__s
, wch_
__c
,

317 
size_t
 
__n
)

318 
__THROW
 
	`__asm
 ("wmemchr"
__ibu_pu__
;

320 
wch_t
 *
	$wmemchr
 (cڡ 
wch_t
 *
__s
, wch_
__c
, 
size_t
 
__n
)

321 
__THROW
 
__ibu_pu__
;

325 
	$wmemcmp
 (cڡ 
wch_t
 *
__s1
, cڡ wch_*
__s2
, 
size_t
 
__n
)

326 
__THROW
 
__ibu_pu__
;

329 
wch_t
 *
	$wmemy
 (
wch_t
 *
__ri
 
__s1
,

330 cڡ 
wch_t
 *
__ri
 
__s2
, 
size_t
 
__n

__THROW
;

334 
wch_t
 *
	$wmemmove
 (
wch_t
 *
__s1
, cڡ wch_*
__s2
, 
size_t
 
__n
)

335 
__THROW
;

338 
wch_t
 *
	$wmemt
 (
wch_t
 *
__s
, wch_
__c
, 
size_t
 
__n

__THROW
;

339 
__END_NAMESPACE_STD


341 #ifde
__USE_GNU


344 
wch_t
 *
	$wmempy
 (
wch_t
 *
__ri
 
__s1
,

345 cڡ 
wch_t
 *
__ri
 
__s2
, 
size_t
 
__n
)

346 
__THROW
;

350 
__BEGIN_NAMESPACE_STD


353 
wt_t
 
	$btowc
 (
__c

__THROW
;

357 
	$wob
 (
wt_t
 
__c

__THROW
;

361 
	$mbs
 (cڡ 
mbe_t
 *
__ps

__THROW
 
__ibu_pu__
;

365 
size_t
 
	$mbowc
 (
wch_t
 *
__ri
 
__pwc
,

366 cڡ *
__ri
 
__s
, 
size_t
 
__n
,

367 
mbe_t
 *
__ri
 
__p

__THROW
;

370 
size_t
 
	$wtomb
 (*
__ri
 
__s
, 
wch_t
 
__wc
,

371 
mbe_t
 *
__ri
 
__ps

__THROW
;

374 
size_t
 
	$__mb
 (cڡ *
__ri
 
__s
, 
size_t
 
__n
,

375 
mbe_t
 *
__ri
 
__ps

__THROW
;

376 
size_t
 
	$mb
 (cڡ *
__ri
 
__s
, 
size_t
 
__n
,

377 
mbe_t
 *
__ri
 
__ps

__THROW
;

378 
__END_NAMESPACE_STD


380 #ifde
__USE_EXTERN_INLINES


386 
wt_t
 
	$__btowc_s
 (
__c

	`__asm
 ("btowc");

387 
__ex_le
 
wt_t


388 
	`__NTH
 (
	$btowc
 (
__c
))

389 {  (
	`__but_cڡt_p
 (
__c
) && __c >= '\0' && __c <= '\x7f'

390 ? (
wt_t

__c
 : 
	`__btowc_s
 (__c)); 
	}
}

392 
	$__wob_s
 (
wt_t
 
__c

	`__asm
 ("wctob");

393 
__ex_le
 

394 
	`__NTH
 (
	$wob
 (
wt_t
 
__wc
))

395 {  (
	`__but_cڡt_p
 (
__wc
&& __w>
L
'\0' && __wc <= L'\x7f'

396 ? (
__wc
 : 
	`__wob_s
 (__wc)); 
	}
}

398 
__ex_le
 
size_t


399 
__NTH
 (
	$mb
 (cڡ *
__ri
 
__s
, 
size_t
 
__n
,

400 
mbe_t
 *
__ri
 
__ps
))

401 {  (
__ps
 !
NULL


402 ? 
	`mbowc
 (
NULL
, 
__s
, 
__n
, 
__ps
: 
	`__mb
 (__s, __n, NULL)); 
	}
}

405 
__BEGIN_NAMESPACE_STD


408 
size_t
 
	$mbtowcs
 (
wch_t
 *
__ri
 
__d
,

409 cڡ **
__ri
 
__c
, 
size_t
 
__n
,

410 
mbe_t
 *
__ri
 
__ps

__THROW
;

414 
size_t
 
	$wctombs
 (*
__ri
 
__d
,

415 cڡ 
wch_t
 **
__ri
 
__c
, 
size_t
 
__n
,

416 
mbe_t
 *
__ri
 
__ps

__THROW
;

417 
__END_NAMESPACE_STD


420 #ifdef 
__USE_XOPEN2K8


423 
size_t
 
	$mbowcs
 (
wch_t
 *
__ri
 
__d
,

424 cڡ **
__ri
 
__c
, 
size_t
 
__nmc
,

425 
size_t
 
__n
, 
mbe_t
 *
__ri
 
__ps

__THROW
;

429 
size_t
 
	$wcombs
 (*
__ri
 
__d
,

430 cڡ 
wch_t
 **
__ri
 
__c
,

431 
size_t
 
__nwc
, size_
__n
,

432 
mbe_t
 *
__ri
 
__ps

__THROW
;

437 #ifde
__USE_XOPEN


439 
	$wcwidth
 (
wch_t
 
__c

__THROW
;

443 
	$wcswidth
 (cڡ 
wch_t
 *
__s
, 
size_t
 
__n

__THROW
;

447 
__BEGIN_NAMESPACE_STD


450 
	$wcod
 (cڡ 
wch_t
 *
__ri
 
__Ō
,

451 
wch_t
 **
__ri
 
__dr

__THROW
;

452 
__END_NAMESPACE_STD


454 #ifde
__USE_ISOC99


455 
__BEGIN_NAMESPACE_C99


457 
	$wcof
 (cڡ 
wch_t
 *
__ri
 
__Ō
,

458 
wch_t
 **
__ri
 
__dr

__THROW
;

459 
	$wcd
 (cڡ 
wch_t
 *
__ri
 
__Ō
,

460 
wch_t
 **
__ri
 
__dr

__THROW
;

461 
__END_NAMESPACE_C99


465 
__BEGIN_NAMESPACE_STD


468 
	$wc
 (cڡ 
wch_t
 *
__ri
 
__Ō
,

469 
wch_t
 **
__ri
 
__dr
, 
__ba

__THROW
;

473 
	$wcoul
 (cڡ 
wch_t
 *
__ri
 
__Ō
,

474 
wch_t
 **
__ri
 
__dr
, 
__ba
)

475 
__THROW
;

476 
__END_NAMESPACE_STD


478 #ifde
__USE_ISOC99


479 
__BEGIN_NAMESPACE_C99


482 
__exnsi__


483 
	$wcl
 (cڡ 
wch_t
 *
__ri
 
__Ō
,

484 
wch_t
 **
__ri
 
__dr
, 
__ba
)

485 
__THROW
;

489 
__exnsi__


490 
	$wcou
 (cڡ 
wch_t
 *
__ri
 
__Ō
,

491 
wch_t
 **
__ri
 
__dr
,

492 
__ba

__THROW
;

493 
__END_NAMESPACE_C99


496 #ifde
__USE_GNU


499 
__exnsi__


500 
	$wcoq
 (cڡ 
wch_t
 *
__ri
 
__Ō
,

501 
wch_t
 **
__ri
 
__dr
, 
__ba
)

502 
__THROW
;

506 
__exnsi__


507 
	$wcouq
 (cڡ 
wch_t
 *
__ri
 
__Ō
,

508 
wch_t
 **
__ri
 
__dr
,

509 
__ba

__THROW
;

512 #ifde
__USE_GNU


526 
	~<xlo.h
>

530 
	$wc_l
 (cڡ 
wch_t
 *
__ri
 
__Ō
,

531 
wch_t
 **
__ri
 
__dr
, 
__ba
,

532 
__lo_t
 
__loc

__THROW
;

534 
	$wcoul_l
 (cڡ 
wch_t
 *
__ri
 
__Ō
,

535 
wch_t
 **
__ri
 
__dr
,

536 
__ba
, 
__lo_t
 
__loc

__THROW
;

538 
__exnsi__


539 
	$wcl_l
 (cڡ 
wch_t
 *
__ri
 
__Ō
,

540 
wch_t
 **
__ri
 
__dr
,

541 
__ba
, 
__lo_t
 
__loc

__THROW
;

543 
__exnsi__


544 
	$wcou_l
 (cڡ 
wch_t
 *
__ri
 
__Ō
,

545 
wch_t
 **
__ri
 
__dr
,

546 
__ba
, 
__lo_t
 
__loc
)

547 
__THROW
;

549 
	$wcod_l
 (cڡ 
wch_t
 *
__ri
 
__Ō
,

550 
wch_t
 **
__ri
 
__dr
, 
__lo_t
 
__loc
)

551 
__THROW
;

553 
	$wcof_l
 (cڡ 
wch_t
 *
__ri
 
__Ō
,

554 
wch_t
 **
__ri
 
__dr
, 
__lo_t
 
__loc
)

555 
__THROW
;

557 
	$wcd_l
 (cڡ 
wch_t
 *
__ri
 
__Ō
,

558 
wch_t
 **
__ri
 
__dr
,

559 
__lo_t
 
__loc

__THROW
;

563 #ifde
__USE_XOPEN2K8


566 
wch_t
 *
	$wy
 (
wch_t
 *
__ri
 
__de
,

567 cڡ 
wch_t
 *
__ri
 
__c

__THROW
;

571 
wch_t
 *
	$wny
 (
wch_t
 *
__ri
 
__de
,

572 cڡ 
wch_t
 *
__ri
 
__c
, 
size_t
 
__n
)

573 
__THROW
;

580 
__FILE
 *
	$ݒ_wmemam
 (
wch_t
 **
__buoc
, 
size_t
 *
__sizoc

__THROW
;

583 #i
defed
 
__USE_ISOC95
 || defed 
__USE_UNIX98


584 
__BEGIN_NAMESPACE_STD


587 
	$fwide
 (
__FILE
 *
__
, 
__mode

__THROW
;

594 
	`fwtf
 (
__FILE
 *
__ri
 
__am
,

595 cڡ 
wch_t
 *
__ri
 
__fm
, ...)

601 
	`wtf
 (cڡ 
wch_t
 *
__ri
 
__fm
, ...)

604 
	$swtf
 (
wch_t
 *
__ri
 
__s
, 
size_t
 
__n
,

605 cڡ 
wch_t
 *
__ri
 
__fm
, ...)

606 
__THROW
 ;

612 
	`vfwtf
 (
__FILE
 *
__ri
 
__s
,

613 cڡ 
wch_t
 *
__ri
 
__fm
,

614 
__gnuc_va_li
 
__g
)

620 
	`vwtf
 (cڡ 
wch_t
 *
__ri
 
__fm
,

621 
__gnuc_va_li
 
__g
)

625 
	$vswtf
 (
wch_t
 *
__ri
 
__s
, 
size_t
 
__n
,

626 cڡ 
wch_t
 *
__ri
 
__fm
,

627 
__gnuc_va_li
 
__g
)

628 
__THROW
 ;

635 
	`fwsnf
 (
__FILE
 *
__ri
 
__am
,

636 cڡ 
wch_t
 *
__ri
 
__fm
, ...)

642 
	`wsnf
 (cڡ 
wch_t
 *
__ri
 
__fm
, ...)

645 
	$swsnf
 (cڡ 
wch_t
 *
__ri
 
__s
,

646 cڡ 
wch_t
 *
__ri
 
__fm
, ...)

647 
__THROW
 ;

649 #i
defed
 
__USE_ISOC99
 && !defed 
__USE_GNU
 \

650 && (!
defed
 
__LDBL_COMPAT
 || !defed 
__REDIRECT
) \

651 && (
defed
 
__STRICT_ANSI__
 || defed 
__USE_XOPEN2K
)

652 #ifde
__REDIRECT


656 
	`__REDIRECT
 (
fwsnf
, (
__FILE
 *
__ri
 
__am
,

657 cڡ 
wch_t
 *
__ri
 
__fm
, ...),

658 
__isoc99_fwsnf
)

660 
	`__REDIRECT
 (
wsnf
, (cڡ 
wch_t
 *
__ri
 
__fm
, ...),

661 
__isoc99_wsnf
)

663 
	`__REDIRECT_NTH
 (
swsnf
, (cڡ 
wch_t
 *
__ri
 
__s
,

664 cڡ 
wch_t
 *
__ri
 
__fm
,

665 ...), 
__isoc99_swsnf
)

668 
	`__isoc99_fwsnf
 (
__FILE
 *
__ri
 
__am
,

669 cڡ 
wch_t
 *
__ri
 
__fm
, ...);

670 
	`__isoc99_wsnf
 (cڡ 
wch_t
 *
__ri
 
__fm
, ...);

671 
	$__isoc99_swsnf
 (cڡ 
wch_t
 *
__ri
 
__s
,

672 cڡ 
wch_t
 *
__ri
 
__fm
, ...)

673 
__THROW
;

674 
	#fwsnf
 
__isoc99_fwsnf


	)

675 
	#wsnf
 
__isoc99_wsnf


	)

676 
	#swsnf
 
__isoc99_swsnf


	)

680 
__END_NAMESPACE_STD


683 #ifde
__USE_ISOC99


684 
__BEGIN_NAMESPACE_C99


689 
	`vfwsnf
 (
__FILE
 *
__ri
 
__s
,

690 cڡ 
wch_t
 *
__ri
 
__fm
,

691 
__gnuc_va_li
 
__g
)

697 
	`vwsnf
 (cڡ 
wch_t
 *
__ri
 
__fm
,

698 
__gnuc_va_li
 
__g
)

701 
	$vswsnf
 (cڡ 
wch_t
 *
__ri
 
__s
,

702 cڡ 
wch_t
 *
__ri
 
__fm
,

703 
__gnuc_va_li
 
__g
)

704 
__THROW
 ;

706 #i!
defed
 
__USE_GNU
 \

707 && (!
defed
 
__LDBL_COMPAT
 || !defed 
__REDIRECT
) \

708 && (
defed
 
__STRICT_ANSI__
 || defed 
__USE_XOPEN2K
)

709 #ifde
__REDIRECT


710 
	`__REDIRECT
 (
vfwsnf
, (
__FILE
 *
__ri
 
__s
,

711 cڡ 
wch_t
 *
__ri
 
__fm
,

712 
__gnuc_va_li
 
__g
), 
__isoc99_vfwsnf
)

714 
	`__REDIRECT
 (
vwsnf
, (cڡ 
wch_t
 *
__ri
 
__fm
,

715 
__gnuc_va_li
 
__g
), 
__isoc99_vwsnf
)

717 
	`__REDIRECT_NTH
 (
vswsnf
, (cڡ 
wch_t
 *
__ri
 
__s
,

718 cڡ 
wch_t
 *
__ri
 
__fm
,

719 
__gnuc_va_li
 
__g
), 
__isoc99_vswsnf
)

722 
	`__isoc99_vfwsnf
 (
__FILE
 *
__ri
 
__s
,

723 cڡ 
wch_t
 *
__ri
 
__fm
,

724 
__gnuc_va_li
 
__g
);

725 
	`__isoc99_vwsnf
 (cڡ 
wch_t
 *
__ri
 
__fm
,

726 
__gnuc_va_li
 
__g
);

727 
	$__isoc99_vswsnf
 (cڡ 
wch_t
 *
__ri
 
__s
,

728 cڡ 
wch_t
 *
__ri
 
__fm
,

729 
__gnuc_va_li
 
__g

__THROW
;

730 
	#vfwsnf
 
__isoc99_vfwsnf


	)

731 
	#vwsnf
 
__isoc99_vwsnf


	)

732 
	#vswsnf
 
__isoc99_vswsnf


	)

736 
__END_NAMESPACE_C99


740 
__BEGIN_NAMESPACE_STD


745 
wt_t
 
	`fgwc
 (
__FILE
 *
__am
);

746 
wt_t
 
	`gwc
 (
__FILE
 *
__am
);

752 
wt_t
 
	`gwch
 ();

759 
wt_t
 
	`utwc
 (
wch_t
 
__wc
, 
__FILE
 *
__am
);

760 
wt_t
 
	`putwc
 (
wch_t
 
__wc
, 
__FILE
 *
__am
);

766 
wt_t
 
	`putwch
 (
wch_t
 
__wc
);

774 
wch_t
 *
	`fgws
 (wch_*
__ri
 
__ws
, 
__n
,

775 
__FILE
 *
__ri
 
__am
);

781 
	`utws
 (cڡ 
wch_t
 *
__ri
 
__ws
,

782 
__FILE
 *
__ri
 
__am
);

789 
wt_t
 
	`ungwc
 (wt_
__wc
, 
__FILE
 *
__am
);

790 
__END_NAMESPACE_STD


793 #ifde
__USE_GNU


801 
wt_t
 
	`gwc_uocked
 (
__FILE
 *
__am
);

802 
wt_t
 
	`gwch_uocked
 ();

810 
wt_t
 
	`fgwc_uocked
 (
__FILE
 *
__am
);

818 
wt_t
 
	`utwc_uocked
 (
wch_t
 
__wc
, 
__FILE
 *
__am
);

827 
wt_t
 
	`putwc_uocked
 (
wch_t
 
__wc
, 
__FILE
 *
__am
);

828 
wt_t
 
	`putwch_uocked
 (
wch_t
 
__wc
);

837 
wch_t
 *
	`fgws_uocked
 (wch_*
__ri
 
__ws
, 
__n
,

838 
__FILE
 *
__ri
 
__am
);

846 
	`utws_uocked
 (cڡ 
wch_t
 *
__ri
 
__ws
,

847 
__FILE
 *
__ri
 
__am
);

851 
__BEGIN_NAMESPACE_C99


855 
size_t
 
	$wcsime
 (
wch_t
 *
__ri
 
__s
, 
size_t
 
__maxsize
,

856 cڡ 
wch_t
 *
__ri
 
__fm
,

857 cڡ 
tm
 *
__ri
 
__

__THROW
;

858 
__END_NAMESPACE_C99


860 #ifde
__USE_GNU


861 
	~<xlo.h
>

865 
size_t
 
	$wcsime_l
 (
wch_t
 *
__ri
 
__s
, 
size_t
 
__maxsize
,

866 cڡ 
wch_t
 *
__ri
 
__fm
,

867 cڡ 
tm
 *
__ri
 
__
,

868 
__lo_t
 
__loc

__THROW
;

877 #i
defed
 
__USE_UNIX98
 && !defed 
__USE_GNU


878 
	#__ed_iswxxx


	)

879 
	~<wy.h
>

883 #i
__USE_FORTIFY_LEVEL
 > 0 && 
defed
 
__ftify_funi


884 
	~<bs/wch2.h
>

887 #ifde
__LDBL_COMPAT


888 
	~<bs/wch-ldbl.h
>

891 
__END_DECLS


899 #unde
__ed_mbe_t


900 #unde
__ed_wt_t


	@/usr/include/bits/uio.h

18 #i!
defed
 
_SYS_UIO_H
 && !defed 
_FCNTL_H


22 #ide
_BITS_UIO_H


23 
	#_BITS_UIO_H
 1

	)

25 
	~<sys/tys.h
>

39 
	#UIO_MAXIOV
 1024

	)

43 
	siovec


45 *
	miov_ba
;

46 
size_t
 
	miov_n
;

52 #ifde
__USE_GNU


53 #i
defed
 
_SYS_UIO_H
 && !defed 
_BITS_UIO_H_FOR_SYS_UIO_H


54 
	#_BITS_UIO_H_FOR_SYS_UIO_H
 1

	)

56 
__BEGIN_DECLS


59 
ssize_t
 
	$oss_vm_adv
 (
pid_t
 
__pid
, cڡ 
iovec
 *
__lvec
,

60 
__liovt
,

61 cڡ 
iovec
 *
__rvec
,

62 
__riovt
,

63 
__ags
)

64 
__THROW
;

67 
ssize_t
 
	$oss_vm_wrev
 (
pid_t
 
__pid
, cڡ 
iovec
 *
__lvec
,

68 
__liovt
,

69 cڡ 
iovec
 *
__rvec
,

70 
__riovt
,

71 
__ags
)

72 
__THROW
;

74 
__END_DECLS


	@/usr/include/bits/wchar-ldbl.h

19 #ide
_WCHAR_H


23 #i
defed
 
__USE_ISOC95
 || defed 
__USE_UNIX98


24 
__BEGIN_NAMESPACE_C99


25 
__LDBL_REDIR_DECL
 (
fwtf
);

26 
__LDBL_REDIR_DECL
 (
wtf
);

27 
__LDBL_REDIR_DECL
 (
swtf
);

28 
__LDBL_REDIR_DECL
 (
vfwtf
);

29 
__LDBL_REDIR_DECL
 (
vwtf
);

30 
__LDBL_REDIR_DECL
 (
vswtf
);

31 #i
defed
 
__USE_ISOC99
 && !defed 
__USE_GNU
 \

32 && !
defed
 
	g__REDIRECT
 \

33 && (
defed
 
	g__STRICT_ANSI__
 || defed 
	g__USE_XOPEN2K
)

34 
	$__LDBL_REDIR1_DECL
 (
fwsnf
, 
__dbl___isoc99_fwsnf
)

35 
	$__LDBL_REDIR1_DECL
 (
wsnf
, 
__dbl___isoc99_wsnf
)

36 
	$__LDBL_REDIR1_DECL
 (
swsnf
, 
__dbl___isoc99_swsnf
)

38 
	`__LDBL_REDIR_DECL
 (
fwsnf
);

39 
	`__LDBL_REDIR_DECL
 (
wsnf
);

40 
	`__LDBL_REDIR_DECL
 (
swsnf
);

42 
__END_NAMESPACE_C99


45 #ifde
__USE_ISOC99


46 
__BEGIN_NAMESPACE_C99


47 
	`__LDBL_REDIR1_DECL
 (
wcd
, 
wcod
);

48 #i!
defed
 
__USE_GNU
 && !defed 
__REDIRECT
 \

49 && (
defed
 
__STRICT_ANSI__
 || defed 
__USE_XOPEN2K
)

50 
	$__LDBL_REDIR1_DECL
 (
vfwsnf
, 
__dbl___isoc99_vfwsnf
)

51 
	$__LDBL_REDIR1_DECL
 (
vwsnf
, 
__dbl___isoc99_vwsnf
)

52 
	$__LDBL_REDIR1_DECL
 (
vswsnf
, 
__dbl___isoc99_vswsnf
)

54 
	`__LDBL_REDIR_DECL
 (
vfwsnf
);

55 
	`__LDBL_REDIR_DECL
 (
vwsnf
);

56 
	`__LDBL_REDIR_DECL
 (
vswsnf
);

58 
__END_NAMESPACE_C99


61 #ifde
__USE_GNU


62 
	`__LDBL_REDIR1_DECL
 (
wcd_l
, 
wcod_l
);

65 #i
__USE_FORTIFY_LEVEL
 > 0 && 
defed
 
__ftify_funi


66 
	$__LDBL_REDIR_DECL
 (
__swtf_chk
)

67 
	$__LDBL_REDIR_DECL
 (
__vswtf_chk
)

68 #i
__USE_FORTIFY_LEVEL
 > 1

69 
	$__LDBL_REDIR_DECL
 (
__fwtf_chk
)

70 
	$__LDBL_REDIR_DECL
 (
__wtf_chk
)

71 
	$__LDBL_REDIR_DECL
 (
__vfwtf_chk
)

72 
	$__LDBL_REDIR_DECL
 (
__vwtf_chk
)

	@/usr/include/bits/wchar2.h

19 #ide
_WCHAR_H


24 
wch_t
 *
	$__wmemy_chk
 (
wch_t
 *
__ri
 
__s1
,

25 cڡ 
wch_t
 *
__ri
 
__s2
, 
size_t
 
__n
,

26 
size_t
 
__ns1

__THROW
;

27 
wch_t
 *
	`__REDIRECT_NTH
 (
__wmemy_s
,

28 (
wch_t
 *
__ri
 
__s1
,

29 cڡ 
wch_t
 *
__ri
 
__s2
, 
size_t
 
__n
),

30 
wmemy
);

31 
wch_t
 *
	`__REDIRECT_NTH
 (
__wmemy_chk_wn
,

32 (
wch_t
 *
__ri
 
__s1
,

33 cڡ 
wch_t
 *
__ri
 
__s2
, 
size_t
 
__n
,

34 
size_t
 
__ns1
), 
__wmemy_chk
)

35 
	`__wǉr
 ("wmemcpy called withength biggerhan size of destination "

38 
__ftify_funi
 
wch_t
 *

39 
	`__NTH
 (
	$wmemy
 (
wch_t
 *
__ri
 
__s1
, cڡ wch_*__ri 
__s2
,

40 
size_t
 
__n
))

42 i(
	`__bos0
 (
__s1
!(
size_t
) -1)

44 i(!
	`__but_cڡt_p
 (
__n
))

45  
	`__wmemy_chk
 (
__s1
, 
__s2
, 
__n
,

46 
	`__bos0
 (
__s1
/  (
wch_t
));

48 i(
__n
 > 
	`__bos0
 (
__s1
/  (
wch_t
))

49  
	`__wmemy_chk_wn
 (
__s1
, 
__s2
, 
__n
,

50 
	`__bos0
 (
__s1
/  (
wch_t
));

52  
	`__wmemy_s
 (
__s1
, 
__s2
, 
__n
);

53 
	}
}

56 
wch_t
 *
	$__wmemmove_chk
 (
wch_t
 *
__s1
, cڡ wch_*
__s2
,

57 
size_t
 
__n
, size_
__ns1

__THROW
;

58 
wch_t
 *
	`__REDIRECT_NTH
 (
__wmemmove_s
, (wch_*
__s1
,

59 cڡ 
wch_t
 *
__s2
,

60 
size_t
 
__n
), 
wmemmove
);

61 
wch_t
 *
	`__REDIRECT_NTH
 (
__wmemmove_chk_wn
,

62 (
wch_t
 *
__s1
, cڡ wch_*
__s2
,

63 
size_t
 
__n
, size_
__ns1
), 
__wmemmove_chk
)

64 
	`__wǉr
 ("wmemmove called withength biggerhan size of destination "

67 
__ftify_funi
 
wch_t
 *

68 
	`__NTH
 (
	$wmemmove
 (
wch_t
 *
__s1
, cڡ wch_*
__s2
, 
size_t
 
__n
))

70 i(
	`__bos0
 (
__s1
!(
size_t
) -1)

72 i(!
	`__but_cڡt_p
 (
__n
))

73  
	`__wmemmove_chk
 (
__s1
, 
__s2
, 
__n
,

74 
	`__bos0
 (
__s1
/  (
wch_t
));

76 i(
__n
 > 
	`__bos0
 (
__s1
/  (
wch_t
))

77  
	`__wmemmove_chk_wn
 (
__s1
, 
__s2
, 
__n
,

78 
	`__bos0
 (
__s1
/  (
wch_t
));

80  
	`__wmemmove_s
 (
__s1
, 
__s2
, 
__n
);

81 
	}
}

84 #ifde
__USE_GNU


85 
wch_t
 *
	$__wmempy_chk
 (
wch_t
 *
__ri
 
__s1
,

86 cڡ 
wch_t
 *
__ri
 
__s2
, 
size_t
 
__n
,

87 
size_t
 
__ns1

__THROW
;

88 
wch_t
 *
	`__REDIRECT_NTH
 (
__wmempy_s
,

89 (
wch_t
 *
__ri
 
__s1
,

90 cڡ 
wch_t
 *
__ri
 
__s2
,

91 
size_t
 
__n
), 
wmempy
);

92 
wch_t
 *
	`__REDIRECT_NTH
 (
__wmempy_chk_wn
,

93 (
wch_t
 *
__ri
 
__s1
,

94 cڡ 
wch_t
 *
__ri
 
__s2
, 
size_t
 
__n
,

95 
size_t
 
__ns1
), 
__wmempy_chk
)

96 
	`__wǉr
 ("wmempcpy called withength biggerhan size of destination "

99 
__ftify_funi
 
wch_t
 *

100 
	`__NTH
 (
	$wmempy
 (
wch_t
 *
__ri
 
__s1
, cڡ wch_*__ri 
__s2
,

101 
size_t
 
__n
))

103 i(
	`__bos0
 (
__s1
!(
size_t
) -1)

105 i(!
	`__but_cڡt_p
 (
__n
))

106  
	`__wmempy_chk
 (
__s1
, 
__s2
, 
__n
,

107 
	`__bos0
 (
__s1
/  (
wch_t
));

109 i(
__n
 > 
	`__bos0
 (
__s1
/  (
wch_t
))

110  
	`__wmempy_chk_wn
 (
__s1
, 
__s2
, 
__n
,

111 
	`__bos0
 (
__s1
/  (
wch_t
));

113  
	`__wmempy_s
 (
__s1
, 
__s2
, 
__n
);

114 
	}
}

118 
wch_t
 *
	$__wmemt_chk
 (
wch_t
 *
__s
, wch_
__c
, 
size_t
 
__n
,

119 
size_t
 
__ns

__THROW
;

120 
wch_t
 *
	`__REDIRECT_NTH
 (
__wmemt_s
, (wch_*
__s
, wch_
__c
,

121 
size_t
 
__n
), 
wmemt
);

122 
wch_t
 *
	`__REDIRECT_NTH
 (
__wmemt_chk_wn
,

123 (
wch_t
 *
__s
, wch_
__c
, 
size_t
 
__n
,

124 
size_t
 
__ns
), 
__wmemt_chk
)

125 
	`__wǉr
 ("wmemset called withength biggerhan size of destination "

128 
__ftify_funi
 
wch_t
 *

129 
	`__NTH
 (
	$wmemt
 (
wch_t
 *
__s
, wch_
__c
, 
size_t
 
__n
))

131 i(
	`__bos0
 (
__s
!(
size_t
) -1)

133 i(!
	`__but_cڡt_p
 (
__n
))

134  
	`__wmemt_chk
 (
__s
, 
__c
, 
__n
, 
	`__bos0
 (__s/  (
wch_t
));

136 i(
__n
 > 
	`__bos0
 (
__s
/  (
wch_t
))

137  
	`__wmemt_chk_wn
 (
__s
, 
__c
, 
__n
,

138 
	`__bos0
 (
__s
/  (
wch_t
));

140  
	`__wmemt_s
 (
__s
, 
__c
, 
__n
);

141 
	}
}

144 
wch_t
 *
	$__wcsy_chk
 (
wch_t
 *
__ri
 
__de
,

145 cڡ 
wch_t
 *
__ri
 
__c
,

146 
size_t
 
__n

__THROW
;

147 
wch_t
 *
	`__REDIRECT_NTH
 (
__wcsy_s
,

148 (
wch_t
 *
__ri
 
__de
,

149 cڡ 
wch_t
 *
__ri
 
__c
), 
wcsy
);

151 
__ftify_funi
 
wch_t
 *

152 
	`__NTH
 (
	$wcsy
 (
wch_t
 *
__ri
 
__de
, cڡ wch_*__ri 
__c
))

154 i(
	`__bos
 (
__de
!(
size_t
) -1)

155  
	`__wcsy_chk
 (
__de
, 
__c
, 
	`__bos
 (__de/  (
wch_t
));

156  
	`__wcsy_s
 (
__de
, 
__c
);

157 
	}
}

160 
wch_t
 *
	$__wy_chk
 (
wch_t
 *
__ri
 
__de
,

161 cڡ 
wch_t
 *
__ri
 
__c
,

162 
size_t
 
__den

__THROW
;

163 
wch_t
 *
	`__REDIRECT_NTH
 (
__wy_s
,

164 (
wch_t
 *
__ri
 
__de
,

165 cڡ 
wch_t
 *
__ri
 
__c
), 
wy
);

167 
__ftify_funi
 
wch_t
 *

168 
	`__NTH
 (
	$wy
 (
wch_t
 *
__ri
 
__de
, cڡ wch_*__ri 
__c
))

170 i(
	`__bos
 (
__de
!(
size_t
) -1)

171  
	`__wy_chk
 (
__de
, 
__c
, 
	`__bos
 (__de/  (
wch_t
));

172  
	`__wy_s
 (
__de
, 
__c
);

173 
	}
}

176 
wch_t
 *
	$__wcy_chk
 (
wch_t
 *
__ri
 
__de
,

177 cڡ 
wch_t
 *
__ri
 
__c
, 
size_t
 
__n
,

178 
size_t
 
__den

__THROW
;

179 
wch_t
 *
	`__REDIRECT_NTH
 (
__wcy_s
,

180 (
wch_t
 *
__ri
 
__de
,

181 cڡ 
wch_t
 *
__ri
 
__c
,

182 
size_t
 
__n
), 
wcy
);

183 
wch_t
 *
	`__REDIRECT_NTH
 (
__wcy_chk_wn
,

184 (
wch_t
 *
__ri
 
__de
,

185 cڡ 
wch_t
 *
__ri
 
__c
,

186 
size_t
 
__n
, size_
__den
), 
__wcy_chk
)

187 
	`__wǉr
 ("wcsncpy called withength biggerhan size of destination "

190 
__ftify_funi
 
wch_t
 *

191 
	`__NTH
 (
	$wcy
 (
wch_t
 *
__ri
 
__de
, cڡ wch_*__ri 
__c
,

192 
size_t
 
__n
))

194 i(
	`__bos
 (
__de
!(
size_t
) -1)

196 i(!
	`__but_cڡt_p
 (
__n
))

197  
	`__wcy_chk
 (
__de
, 
__c
, 
__n
,

198 
	`__bos
 (
__de
/  (
wch_t
));

199 i(
__n
 > 
	`__bos
 (
__de
/  (
wch_t
))

200  
	`__wcy_chk_wn
 (
__de
, 
__c
, 
__n
,

201 
	`__bos
 (
__de
/  (
wch_t
));

203  
	`__wcy_s
 (
__de
, 
__c
, 
__n
);

204 
	}
}

207 
wch_t
 *
	$__wny_chk
 (
wch_t
 *
__ri
 
__de
,

208 cڡ 
wch_t
 *
__ri
 
__c
, 
size_t
 
__n
,

209 
size_t
 
__den

__THROW
;

210 
wch_t
 *
	`__REDIRECT_NTH
 (
__wny_s
,

211 (
wch_t
 *
__ri
 
__de
,

212 cڡ 
wch_t
 *
__ri
 
__c
,

213 
size_t
 
__n
), 
wny
);

214 
wch_t
 *
	`__REDIRECT_NTH
 (
__wny_chk_wn
,

215 (
wch_t
 *
__ri
 
__de
,

216 cڡ 
wch_t
 *
__ri
 
__c
,

217 
size_t
 
__n
, size_
__den
), 
__wny_chk
)

218 
	`__wǉr
 ("wcpncpy called withength biggerhan size of destination "

221 
__ftify_funi
 
wch_t
 *

222 
	`__NTH
 (
	$wny
 (
wch_t
 *
__ri
 
__de
, cڡ wch_*__ri 
__c
,

223 
size_t
 
__n
))

225 i(
	`__bos
 (
__de
!(
size_t
) -1)

227 i(!
	`__but_cڡt_p
 (
__n
))

228  
	`__wny_chk
 (
__de
, 
__c
, 
__n
,

229 
	`__bos
 (
__de
/  (
wch_t
));

230 i(
__n
 > 
	`__bos
 (
__de
/  (
wch_t
))

231  
	`__wny_chk_wn
 (
__de
, 
__c
, 
__n
,

232 
	`__bos
 (
__de
/  (
wch_t
));

234  
	`__wny_s
 (
__de
, 
__c
, 
__n
);

235 
	}
}

238 
wch_t
 *
	$__wcst_chk
 (
wch_t
 *
__ri
 
__de
,

239 cڡ 
wch_t
 *
__ri
 
__c
,

240 
size_t
 
__den

__THROW
;

241 
wch_t
 *
	`__REDIRECT_NTH
 (
__wcst_s
,

242 (
wch_t
 *
__ri
 
__de
,

243 cڡ 
wch_t
 *
__ri
 
__c
), 
wcst
);

245 
__ftify_funi
 
wch_t
 *

246 
	`__NTH
 (
	$wcst
 (
wch_t
 *
__ri
 
__de
, cڡ wch_*__ri 
__c
))

248 i(
	`__bos
 (
__de
!(
size_t
) -1)

249  
	`__wcst_chk
 (
__de
, 
__c
, 
	`__bos
 (__de/  (
wch_t
));

250  
	`__wcst_s
 (
__de
, 
__c
);

251 
	}
}

254 
wch_t
 *
	$__wct_chk
 (
wch_t
 *
__ri
 
__de
,

255 cڡ 
wch_t
 *
__ri
 
__c
,

256 
size_t
 
__n
, size_
__den

__THROW
;

257 
wch_t
 *
	`__REDIRECT_NTH
 (
__wct_s
,

258 (
wch_t
 *
__ri
 
__de
,

259 cڡ 
wch_t
 *
__ri
 
__c
,

260 
size_t
 
__n
), 
wct
);

262 
__ftify_funi
 
wch_t
 *

263 
	`__NTH
 (
	$wct
 (
wch_t
 *
__ri
 
__de
, cڡ wch_*__ri 
__c
,

264 
size_t
 
__n
))

266 i(
	`__bos
 (
__de
!(
size_t
) -1)

267  
	`__wct_chk
 (
__de
, 
__c
, 
__n
,

268 
	`__bos
 (
__de
/  (
wch_t
));

269  
	`__wct_s
 (
__de
, 
__c
, 
__n
);

270 
	}
}

273 
	$__swtf_chk
 (
wch_t
 *
__ri
 
__s
, 
size_t
 
__n
,

274 
__ag
, 
size_t
 
__s_n
,

275 cڡ 
wch_t
 *
__ri
 
__fm
, ...)

276 
__THROW
 ;

278 
	`__REDIRECT_NTH_LDBL
 (
__swtf_s
,

279 (
wch_t
 *
__ri
 
__s
, 
size_t
 
__n
,

280 cڡ 
wch_t
 *
__ri
 
__fmt
, ...),

281 
swtf
);

283 #ifde
__va_g_ck


284 
__ftify_funi
 

285 
	`__NTH
 (
	$swtf
 (
wch_t
 *
__ri
 
__s
, 
size_t
 
__n
,

286 cڡ 
wch_t
 *
__ri
 
__fmt
, ...))

288 i(
	`__bos
 (
__s
!(
size_t
-1 || 
__USE_FORTIFY_LEVEL
 > 1)

289  
	`__swtf_chk
 (
__s
, 
__n
, 
__USE_FORTIFY_LEVEL
 - 1,

290 
	`__bos
 (
__s
/  (
wch_t
),

291 
__fmt
, 
	`__va_g_ck
 ());

292  
	`__swtf_s
 (
__s
, 
__n
, 
__fmt
, 
	`__va_g_ck
 ());

293 
	}
}

294 #i!
defed
 
__lulus


296 
	#swtf
(
s
, 
n
, ...) \

297 (
	`__bos
 (
s
!(
size_t
-1 || 
__USE_FORTIFY_LEVEL
 > 1 \

298 ? 
	`__swtf_chk
 (
s
, 
n
, 
__USE_FORTIFY_LEVEL
 - 1, \

299 
	`__bos
 (
s
/  (
wch_t
), 
__VA_ARGS__
) \

300 : 
	`swtf
 (
s
, 
n
, 
__VA_ARGS__
))

	)

303 
	$__vswtf_chk
 (
wch_t
 *
__ri
 
__s
, 
size_t
 
__n
,

304 
__ag
, 
size_t
 
__s_n
,

305 cڡ 
wch_t
 *
__ri
 
__fm
,

306 
__gnuc_va_li
 
__g
)

307 
__THROW
 ;

309 
	`__REDIRECT_NTH_LDBL
 (
__vswtf_s
,

310 (
wch_t
 *
__ri
 
__s
, 
size_t
 
__n
,

311 cڡ 
wch_t
 *
__ri
 
__fmt
,

312 
__gnuc_va_li
 
__
), 
vswtf
);

314 
__ftify_funi
 

315 
	`__NTH
 (
	$vswtf
 (
wch_t
 *
__ri
 
__s
, 
size_t
 
__n
,

316 cڡ 
wch_t
 *
__ri
 
__fmt
, 
__gnuc_va_li
 
__
))

318 i(
	`__bos
 (
__s
!(
size_t
-1 || 
__USE_FORTIFY_LEVEL
 > 1)

319  
	`__vswtf_chk
 (
__s
, 
__n
, 
__USE_FORTIFY_LEVEL
 - 1,

320 
	`__bos
 (
__s
/  (
wch_t
), 
__fmt
, 
__
);

321  
	`__vswtf_s
 (
__s
, 
__n
, 
__fmt
, 
__
);

322 
	}
}

325 #i
__USE_FORTIFY_LEVEL
 > 1

327 
__fwtf_chk
 (
__FILE
 *
__ri
 
__am
, 
__ag
,

328 cڡ 
wch_t
 *
__ri
 
__fm
, ...);

329 
__wtf_chk
 (
__ag
, cڡ 
wch_t
 *
__ri
 
__fm
,

331 
__vfwtf_chk
 (
__FILE
 *
__ri
 
__am
, 
__ag
,

332 cڡ 
wch_t
 *
__ri
 
__fm
,

333 
__gnuc_va_li
 
__
);

334 
__vwtf_chk
 (
__ag
, cڡ 
wch_t
 *
__ri
 
__fm
,

335 
__gnuc_va_li
 
__
);

337 #ifde
__va_g_ck


338 
__ftify_funi
 

339 
	$wtf
 (cڡ 
wch_t
 *
__ri
 
__fmt
, ...)

341  
	`__wtf_chk
 (
__USE_FORTIFY_LEVEL
 - 1, 
__fmt
, 
	`__va_g_ck
 ());

342 
	}
}

344 
__ftify_funi
 

345 
	$fwtf
 (
__FILE
 *
__ri
 
__am
, cڡ 
wch_t
 *__ri 
__fmt
, ...)

347  
	`__fwtf_chk
 (
__am
, 
__USE_FORTIFY_LEVEL
 - 1, 
__fmt
,

348 
	`__va_g_ck
 ());

349 
	}
}

350 #i!
defed
 
__lulus


351 
	#wtf
(...) \

352 
	`__wtf_chk
 (
__USE_FORTIFY_LEVEL
 - 1, 
__VA_ARGS__
)

	)

353 
	#fwtf
(
am
, ...) \

354 
	`__fwtf_chk
 (
am
, 
__USE_FORTIFY_LEVEL
 - 1, 
__VA_ARGS__
)

	)

357 
__ftify_funi
 

358 
	$vwtf
 (cڡ 
wch_t
 *
__ri
 
__fmt
, 
__gnuc_va_li
 
__
)

360  
	`__vwtf_chk
 (
__USE_FORTIFY_LEVEL
 - 1, 
__fmt
, 
__
);

361 
	}
}

363 
__ftify_funi
 

364 
	$vfwtf
 (
__FILE
 *
__ri
 
__am
,

365 cڡ 
wch_t
 *
__ri
 
__fmt
, 
__gnuc_va_li
 
__
)

367  
	`__vfwtf_chk
 (
__am
, 
__USE_FORTIFY_LEVEL
 - 1, 
__fmt
, 
__
);

368 
	}
}

372 
wch_t
 *
	$__fgws_chk
 (
wch_t
 *
__ri
 
__s
, 
size_t
 
__size
, 
__n
,

373 
__FILE
 *
__ri
 
__am

__wur
;

374 
wch_t
 *
	`__REDIRECT
 (
__fgws_s
,

375 (
wch_t
 *
__ri
 
__s
, 
__n
,

376 
__FILE
 *
__ri
 
__am
), 
fgws

__wur
;

377 
wch_t
 *
	`__REDIRECT
 (
__fgws_chk_wn
,

378 (
wch_t
 *
__ri
 
__s
, 
size_t
 
__size
, 
__n
,

379 
__FILE
 *
__ri
 
__am
), 
__fgws_chk
)

380 
__wur
 
	`__wǉr
 ("fgetws called with bigger sizehanength "

383 
__ftify_funi
 
__wur
 
wch_t
 *

384 
	$fgws
 (
wch_t
 *
__ri
 
__s
, 
__n
, 
__FILE
 *__ri 
__am
)

386 i(
	`__bos
 (
__s
!(
size_t
) -1)

388 i(!
	`__but_cڡt_p
 (
__n
) || __n <= 0)

389  
	`__fgws_chk
 (
__s
, 
	`__bos
 (__s/  (
wch_t
),

390 
__n
, 
__am
);

392 i((
size_t

__n
 > 
	`__bos
 (
__s
/  (
wch_t
))

393  
	`__fgws_chk_wn
 (
__s
, 
	`__bos
 (__s/  (
wch_t
),

394 
__n
, 
__am
);

396  
	`__fgws_s
 (
__s
, 
__n
, 
__am
);

397 
	}
}

399 #ifde
__USE_GNU


400 
wch_t
 *
	$__fgws_uocked_chk
 (
wch_t
 *
__ri
 
__s
, 
size_t
 
__size
,

401 
__n
, 
__FILE
 *
__ri
 
__am
)

402 
__wur
;

403 
wch_t
 *
	`__REDIRECT
 (
__fgws_uocked_s
,

404 (
wch_t
 *
__ri
 
__s
, 
__n
,

405 
__FILE
 *
__ri
 
__am
), 
fgws_uocked
)

406 
__wur
;

407 
wch_t
 *
	`__REDIRECT
 (
__fgws_uocked_chk_wn
,

408 (
wch_t
 *
__ri
 
__s
, 
size_t
 
__size
, 
__n
,

409 
__FILE
 *
__ri
 
__am
),

410 
__fgws_uocked_chk
)

411 
__wur
 
	`__wǉr
 ("fgetws_unlocked called with bigger sizehanength "

414 
__ftify_funi
 
__wur
 
wch_t
 *

415 
	$fgws_uocked
 (
wch_t
 *
__ri
 
__s
, 
__n
, 
__FILE
 *__ri 
__am
)

417 i(
	`__bos
 (
__s
!(
size_t
) -1)

419 i(!
	`__but_cڡt_p
 (
__n
) || __n <= 0)

420  
	`__fgws_uocked_chk
 (
__s
, 
	`__bos
 (__s/  (
wch_t
),

421 
__n
, 
__am
);

423 i((
size_t

__n
 > 
	`__bos
 (
__s
/  (
wch_t
))

424  
	`__fgws_uocked_chk_wn
 (
__s
, 
	`__bos
 (__s/  (
wch_t
),

425 
__n
, 
__am
);

427  
	`__fgws_uocked_s
 (
__s
, 
__n
, 
__am
);

428 
	}
}

432 
size_t
 
	$__wtomb_chk
 (*
__ri
 
__s
, 
wch_t
 
__wch
,

433 
mbe_t
 *
__ri
 
__p
,

434 
size_t
 
__bu

__THROW
 
__wur
;

435 
size_t
 
	`__REDIRECT_NTH
 (
__wtomb_s
,

436 (*
__ri
 
__s
, 
wch_t
 
__wch
,

437 
mbe_t
 *
__ri
 
__ps
), 
wtomb

__wur
;

439 
__ftify_funi
 
__wur
 
size_t


440 
	`__NTH
 (
	$wtomb
 (*
__ri
 
__s
, 
wch_t
 
__wch
,

441 
mbe_t
 *
__ri
 
__ps
))

446 
	#__WCHAR_MB_LEN_MAX
 16

	)

447 #i
defed
 
MB_LEN_MAX
 && MB_LEN_MAX !
__WCHAR_MB_LEN_MAX


450 i(
	`__bos
 (
__s
!(
size_t
-1 && 
__WCHAR_MB_LEN_MAX
 > __bos (__s))

451  
	`__wtomb_chk
 (
__s
, 
__wch
, 
__ps
, 
	`__bos
 (__s));

452  
	`__wtomb_s
 (
__s
, 
__wch
, 
__ps
);

453 
	}
}

456 
size_t
 
	$__mbtowcs_chk
 (
wch_t
 *
__ri
 
__d
,

457 cڡ **
__ri
 
__c
,

458 
size_t
 
__n
, 
mbe_t
 *
__ri
 
__ps
,

459 
size_t
 
__dn

__THROW
;

460 
size_t
 
	`__REDIRECT_NTH
 (
__mbtowcs_s
,

461 (
wch_t
 *
__ri
 
__d
,

462 cڡ **
__ri
 
__c
,

463 
size_t
 
__n
, 
mbe_t
 *
__ri
 
__ps
),

464 
mbtowcs
);

465 
size_t
 
	`__REDIRECT_NTH
 (
__mbtowcs_chk_wn
,

466 (
wch_t
 *
__ri
 
__d
,

467 cڡ **
__ri
 
__c
,

468 
size_t
 
__n
, 
mbe_t
 *
__ri
 
__ps
,

469 
size_t
 
__dn
), 
__mbtowcs_chk
)

470 
	`__wǉr
 ("mbsrtowcs called with dst buffer smallerhanen "

473 
__ftify_funi
 
size_t


474 
	`__NTH
 (
	$mbtowcs
 (
wch_t
 *
__ri
 
__d
, cڡ **__ri 
__c
,

475 
size_t
 
__n
, 
mbe_t
 *
__ri
 
__ps
))

477 i(
	`__bos
 (
__d
!(
size_t
) -1)

479 i(!
	`__but_cڡt_p
 (
__n
))

480  
	`__mbtowcs_chk
 (
__d
, 
__c
, 
__n
, 
__ps
,

481 
	`__bos
 (
__d
/  (
wch_t
));

483 i(
__n
 > 
	`__bos
 (
__d
/  (
wch_t
))

484  
	`__mbtowcs_chk_wn
 (
__d
, 
__c
, 
__n
, 
__ps
,

485 
	`__bos
 (
__d
/  (
wch_t
));

487  
	`__mbtowcs_s
 (
__d
, 
__c
, 
__n
, 
__ps
);

488 
	}
}

491 
size_t
 
	$__wctombs_chk
 (*
__ri
 
__d
,

492 cڡ 
wch_t
 **
__ri
 
__c
,

493 
size_t
 
__n
, 
mbe_t
 *
__ri
 
__ps
,

494 
size_t
 
__dn

__THROW
;

495 
size_t
 
	`__REDIRECT_NTH
 (
__wctombs_s
,

496 (*
__ri
 
__d
,

497 cڡ 
wch_t
 **
__ri
 
__c
,

498 
size_t
 
__n
, 
mbe_t
 *
__ri
 
__ps
),

499 
wctombs
);

500 
size_t
 
	`__REDIRECT_NTH
 (
__wctombs_chk_wn
,

501 (*
__ri
 
__d
,

502 cڡ 
wch_t
 **
__ri
 
__c
,

503 
size_t
 
__n
, 
mbe_t
 *
__ri
 
__ps
,

504 
size_t
 
__dn
), 
__wctombs_chk
)

505 
	`__wǉr
 ("wcsrtombs called with dst buffer smallerhanen");

507 
__ftify_funi
 
size_t


508 
	`__NTH
 (
	$wctombs
 (*
__ri
 
__d
, cڡ 
wch_t
 **__ri 
__c
,

509 
size_t
 
__n
, 
mbe_t
 *
__ri
 
__ps
))

511 i(
	`__bos
 (
__d
!(
size_t
) -1)

513 i(!
	`__but_cڡt_p
 (
__n
))

514  
	`__wctombs_chk
 (
__d
, 
__c
, 
__n
, 
__ps
, 
	`__bos
 (__dst));

516 i(
__n
 > 
	`__bos
 (
__d
))

517  
	`__wctombs_chk_wn
 (
__d
, 
__c
, 
__n
, 
__ps
, 
	`__bos
 (__dst));

519  
	`__wctombs_s
 (
__d
, 
__c
, 
__n
, 
__ps
);

520 
	}
}

523 #ifde
__USE_GNU


524 
size_t
 
	$__mbowcs_chk
 (
wch_t
 *
__ri
 
__d
,

525 cڡ **
__ri
 
__c
, 
size_t
 
__nmc
,

526 
size_t
 
__n
, 
mbe_t
 *
__ri
 
__ps
,

527 
size_t
 
__dn

__THROW
;

528 
size_t
 
	`__REDIRECT_NTH
 (
__mbowcs_s
,

529 (
wch_t
 *
__ri
 
__d
,

530 cڡ **
__ri
 
__c
, 
size_t
 
__nmc
,

531 
size_t
 
__n
, 
mbe_t
 *
__ri
 
__ps
),

532 
mbowcs
);

533 
size_t
 
	`__REDIRECT_NTH
 (
__mbowcs_chk_wn
,

534 (
wch_t
 *
__ri
 
__d
,

535 cڡ **
__ri
 
__c
, 
size_t
 
__nmc
,

536 
size_t
 
__n
, 
mbe_t
 *
__ri
 
__ps
,

537 
size_t
 
__dn
), 
__mbowcs_chk
)

538 
	`__wǉr
 ("mbsnrtowcs called with dst buffer smallerhanen "

541 
__ftify_funi
 
size_t


542 
	`__NTH
 (
	$mbowcs
 (
wch_t
 *
__ri
 
__d
, cڡ **__ri 
__c
,

543 
size_t
 
__nmc
, size_
__n
, 
mbe_t
 *
__ri
 
__ps
))

545 i(
	`__bos
 (
__d
!(
size_t
) -1)

547 i(!
	`__but_cڡt_p
 (
__n
))

548  
	`__mbowcs_chk
 (
__d
, 
__c
, 
__nmc
, 
__n
, 
__ps
,

549 
	`__bos
 (
__d
/  (
wch_t
));

551 i(
__n
 > 
	`__bos
 (
__d
/  (
wch_t
))

552  
	`__mbowcs_chk_wn
 (
__d
, 
__c
, 
__nmc
, 
__n
, 
__ps
,

553 
	`__bos
 (
__d
/  (
wch_t
));

555  
	`__mbowcs_s
 (
__d
, 
__c
, 
__nmc
, 
__n
, 
__ps
);

556 
	}
}

559 
size_t
 
	$__wcombs_chk
 (*
__ri
 
__d
,

560 cڡ 
wch_t
 **
__ri
 
__c
,

561 
size_t
 
__nwc
, size_
__n
,

562 
mbe_t
 *
__ri
 
__ps
, 
size_t
 
__dn
)

563 
__THROW
;

564 
size_t
 
	`__REDIRECT_NTH
 (
__wcombs_s
,

565 (*
__ri
 
__d
,

566 cڡ 
wch_t
 **
__ri
 
__c
,

567 
size_t
 
__nwc
, size_
__n
,

568 
mbe_t
 *
__ri
 
__ps
), 
wcombs
);

569 
size_t
 
	`__REDIRECT_NTH
 (
__wcombs_chk_wn
,

570 (*
__ri
 
__d
,

571 cڡ 
wch_t
 **
__ri
 
__c
,

572 
size_t
 
__nwc
, size_
__n
,

573 
mbe_t
 *
__ri
 
__ps
,

574 
size_t
 
__dn
), 
__wcombs_chk
)

575 
	`__wǉr
 ("wcsnrtombs called with dst buffer smallerhanen");

577 
__ftify_funi
 
size_t


578 
	`__NTH
 (
	$wcombs
 (*
__ri
 
__d
, cڡ 
wch_t
 **__ri 
__c
,

579 
size_t
 
__nwc
, size_
__n
, 
mbe_t
 *
__ri
 
__ps
))

581 i(
	`__bos
 (
__d
!(
size_t
) -1)

583 i(!
	`__but_cڡt_p
 (
__n
))

584  
	`__wcombs_chk
 (
__d
, 
__c
, 
__nwc
, 
__n
, 
__ps
,

585 
	`__bos
 (
__d
));

587 i(
__n
 > 
	`__bos
 (
__d
))

588  
	`__wcombs_chk_wn
 (
__d
, 
__c
, 
__nwc
, 
__n
, 
__ps
,

589 
	`__bos
 (
__d
));

591  
	`__wcombs_s
 (
__d
, 
__c
, 
__nwc
, 
__n
, 
__ps
);

592 
	}
}

	@/usr/include/gnu/option-groups.h

10 #ide
__GNU_OPTION_GROUPS_H


11 
	#__GNU_OPTION_GROUPS_H


	)

13 
	#__OPTION_EGLIBC_ADVANCED_INET6
 1

	)

14 
	#__OPTION_EGLIBC_BACKTRACE
 1

	)

15 
	#__OPTION_EGLIBC_BIG_MACROS
 1

	)

16 
	#__OPTION_EGLIBC_BSD
 1

	)

17 
	#__OPTION_EGLIBC_CATGETS
 1

	)

18 
	#__OPTION_EGLIBC_CHARSETS
 1

	)

19 
	#__OPTION_EGLIBC_CRYPT
 1

	)

20 
	#__OPTION_EGLIBC_CRYPT_UFC
 1

	)

21 
	#__OPTION_EGLIBC_CXX_TESTS
 1

	)

22 
	#__OPTION_EGLIBC_DB_ALIASES
 1

	)

23 
	#__OPTION_EGLIBC_ENVZ
 1

	)

24 
	#__OPTION_EGLIBC_FCVT
 1

	)

25 
	#__OPTION_EGLIBC_FMTMSG
 1

	)

26 
	#__OPTION_EGLIBC_FSTAB
 1

	)

27 
	#__OPTION_EGLIBC_FTRAVERSE
 1

	)

28 
	#__OPTION_EGLIBC_GETLOGIN
 1

	)

29 
	#__OPTION_EGLIBC_IDN
 1

	)

30 
	#__OPTION_EGLIBC_INET
 1

	)

31 
	#__OPTION_EGLIBC_INET_ANL
 1

	)

32 
	#__OPTION_EGLIBC_LIBM
 1

	)

33 
	#__OPTION_EGLIBC_LOCALES
 1

	)

34 
	#__OPTION_EGLIBC_LOCALE_CODE
 1

	)

35 
	#__OPTION_EGLIBC_MEMUSAGE
 1

	)

36 
	#__OPTION_EGLIBC_NIS
 1

	)

37 
	#__OPTION_EGLIBC_NSSWITCH
 1

	)

38 
	#__OPTION_EGLIBC_RCMD
 1

	)

39 
	#__OPTION_EGLIBC_RTLD_DEBUG
 1

	)

40 
	#__OPTION_EGLIBC_SPAWN
 1

	)

41 
	#__OPTION_EGLIBC_STREAMS
 1

	)

42 
	#__OPTION_EGLIBC_SUNRPC
 1

	)

43 
	#__OPTION_EGLIBC_UTMP
 1

	)

44 
	#__OPTION_EGLIBC_UTMPX
 1

	)

45 
	#__OPTION_EGLIBC_WORDEXP
 1

	)

46 
	#__OPTION_POSIX_C_LANG_WIDE_CHAR
 1

	)

47 
	#__OPTION_POSIX_REGEXP
 1

	)

48 
	#__OPTION_POSIX_REGEXP_GLIBC
 1

	)

49 
	#__OPTION_POSIX_WIDE_CHAR_DEVICE_IO
 1

	)

	@/usr/include/pthread.h

18 #ide
_PTHREAD_H


19 
	#_PTHREAD_H
 1

	)

21 
	~<us.h
>

22 
	~<dn.h
>

23 
	~<sched.h
>

24 
	~<time.h
>

26 
	~<bs/hadtys.h
>

27 
	~<bs/tjmp.h
>

28 
	~<bs/wdsize.h
>

34 
	mPTHREAD_CREATE_JOINABLE
,

35 
	#PTHREAD_CREATE_JOINABLE
 
PTHREAD_CREATE_JOINABLE


	)

36 
	mPTHREAD_CREATE_DETACHED


37 
	#PTHREAD_CREATE_DETACHED
 
PTHREAD_CREATE_DETACHED


	)

44 
	mPTHREAD_MUTEX_TIMED_NP
,

45 
	mPTHREAD_MUTEX_RECURSIVE_NP
,

46 
	mPTHREAD_MUTEX_ERRORCHECK_NP
,

47 
	mPTHREAD_MUTEX_ADAPTIVE_NP


48 #i
defed
 
__USE_UNIX98
 || defed 
__USE_XOPEN2K8


50 
	mPTHREAD_MUTEX_NORMAL
 = 
PTHREAD_MUTEX_TIMED_NP
,

51 
	mPTHREAD_MUTEX_RECURSIVE
 = 
PTHREAD_MUTEX_RECURSIVE_NP
,

52 
	mPTHREAD_MUTEX_ERRORCHECK
 = 
PTHREAD_MUTEX_ERRORCHECK_NP
,

53 
	mPTHREAD_MUTEX_DEFAULT
 = 
PTHREAD_MUTEX_NORMAL


55 #ifde
__USE_GNU


57 , 
	mPTHREAD_MUTEX_FAST_NP
 = 
PTHREAD_MUTEX_TIMED_NP


62 #ifde
__USE_XOPEN2K


66 
	mPTHREAD_MUTEX_STALLED
,

67 
	mPTHREAD_MUTEX_STALLED_NP
 = 
PTHREAD_MUTEX_STALLED
,

68 
	mPTHREAD_MUTEX_ROBUST
,

69 
	mPTHREAD_MUTEX_ROBUST_NP
 = 
PTHREAD_MUTEX_ROBUST


74 #i
defed
 
__USE_POSIX199506
 || defed 
__USE_UNIX98


78 
	mPTHREAD_PRIO_NONE
,

79 
	mPTHREAD_PRIO_INHERIT
,

80 
	mPTHREAD_PRIO_PROTECT


86 #i
__PTHREAD_MUTEX_HAVE_ELISION
 == 1

87 
	#__PTHREAD_SPINS
 0, 0

	)

88 #i
__PTHREAD_MUTEX_HAVE_ELISION
 == 2

89 
	#__PTHREAD_SPINS
 { 0, 0 }

	)

91 
	#__PTHREAD_SPINS
 0

	)

94 #ifde
__PTHREAD_MUTEX_HAVE_PREV


95 
	#PTHREAD_MUTEX_INITIALIZER
 \

96 { { 0, 0, 0, 0, 0, 
__PTHREAD_SPINS
, { 0, 0 } } }

	)

97 #ifde
__USE_GNU


98 
	#PTHREAD_RECURSIVE_MUTEX_INITIALIZER_NP
 \

99 { { 0, 0, 0, 0, 
PTHREAD_MUTEX_RECURSIVE_NP
, 
__PTHREAD_SPINS
, { 0, 0 } } }

	)

100 
	#PTHREAD_ERRORCHECK_MUTEX_INITIALIZER_NP
 \

101 { { 0, 0, 0, 0, 
PTHREAD_MUTEX_ERRORCHECK_NP
, 
__PTHREAD_SPINS
, { 0, 0 } } }

	)

102 
	#PTHREAD_ADAPTIVE_MUTEX_INITIALIZER_NP
 \

103 { { 0, 0, 0, 0, 
PTHREAD_MUTEX_ADAPTIVE_NP
, 
__PTHREAD_SPINS
, { 0, 0 } } }

	)

104 
	#PTHREAD_ADAPTIVE_MUTEX_INITIALIZER_NP
 \

105 { { 0, 0, 0, 0, 
PTHREAD_MUTEX_ADAPTIVE_NP
, 
__PTHREAD_SPINS
, { 0, 0 } } }

	)

109 
	#PTHREAD_MUTEX_INITIALIZER
 \

110 { { 0, 0, 0, 0, 0, { 
__PTHREAD_SPINS
 } } }

	)

111 #ifde
__USE_GNU


112 
	#PTHREAD_RECURSIVE_MUTEX_INITIALIZER_NP
 \

113 { { 0, 0, 0, 
PTHREAD_MUTEX_RECURSIVE_NP
, 0, { 
__PTHREAD_SPINS
 } } }

	)

114 
	#PTHREAD_ERRORCHECK_MUTEX_INITIALIZER_NP
 \

115 { { 0, 0, 0, 
PTHREAD_MUTEX_ERRORCHECK_NP
, 0, { 
__PTHREAD_SPINS
 } } }

	)

116 
	#PTHREAD_ADAPTIVE_MUTEX_INITIALIZER_NP
 \

117 { { 0, 0, 0, 
PTHREAD_MUTEX_ADAPTIVE_NP
, 0, { 
__PTHREAD_SPINS
 } } }

	)

124 #i
defed
 
__USE_UNIX98
 || defed 
__USE_XOPEN2K


127 
	mPTHREAD_RWLOCK_PREFER_READER_NP
,

128 
	mPTHREAD_RWLOCK_PREFER_WRITER_NP
,

129 
	mPTHREAD_RWLOCK_PREFER_WRITER_NONRECURSIVE_NP
,

130 
	mPTHREAD_RWLOCK_DEFAULT_NP
 = 
PTHREAD_RWLOCK_PREFER_READER_NP


136 #ide
__PTHREAD_RWLOCK_INT_FLAGS_SHARED


137 #i
__WORDSIZE
 == 64

138 
	#__PTHREAD_RWLOCK_INT_FLAGS_SHARED
 1

	)

143 
	#PTHREAD_RWLOCK_INITIALIZER
 \

144 { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 } }

	)

145 #ifde
__USE_GNU


146 #ifde
__PTHREAD_RWLOCK_INT_FLAGS_SHARED


147 
	#PTHREAD_RWLOCK_WRITER_NONRECURSIVE_INITIALIZER_NP
 \

149 
PTHREAD_RWLOCK_PREFER_WRITER_NONRECURSIVE_NP
 } }

	)

151 #i
__BYTE_ORDER
 =
__LITTLE_ENDIAN


152 
	#PTHREAD_RWLOCK_WRITER_NONRECURSIVE_INITIALIZER_NP
 \

153 { { 0, 0, 0, 0, 0, 0, 
PTHREAD_RWLOCK_PREFER_WRITER_NONRECURSIVE_NP
, \

154 0, 0, 0, 0 } }

	)

156 
	#PTHREAD_RWLOCK_WRITER_NONRECURSIVE_INITIALIZER_NP
 \

157 { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 
PTHREAD_RWLOCK_PREFER_WRITER_NONRECURSIVE_NP
,\

158 0 } }

	)

168 
	mPTHREAD_INHERIT_SCHED
,

169 
	#PTHREAD_INHERIT_SCHED
 
PTHREAD_INHERIT_SCHED


	)

170 
	mPTHREAD_EXPLICIT_SCHED


171 
	#PTHREAD_EXPLICIT_SCHED
 
PTHREAD_EXPLICIT_SCHED


	)

178 
	mPTHREAD_SCOPE_SYSTEM
,

179 
	#PTHREAD_SCOPE_SYSTEM
 
PTHREAD_SCOPE_SYSTEM


	)

180 
	mPTHREAD_SCOPE_PROCESS


181 
	#PTHREAD_SCOPE_PROCESS
 
PTHREAD_SCOPE_PROCESS


	)

188 
	mPTHREAD_PROCESS_PRIVATE
,

189 
	#PTHREAD_PROCESS_PRIVATE
 
PTHREAD_PROCESS_PRIVATE


	)

190 
	mPTHREAD_PROCESS_SHARED


191 
	#PTHREAD_PROCESS_SHARED
 
PTHREAD_PROCESS_SHARED


	)

197 
	#PTHREAD_COND_INITIALIZER
 { { 0, 0, 0, 0, 0, (*0, 0, 0 } }

	)

201 
	s_had_nup_bufr


203 (*
	m__route
) (*);

204 *
	m__g
;

205 
	m__ny
;

206 
_had_nup_bufr
 *
	m__ev
;

212 
	mPTHREAD_CANCEL_ENABLE
,

213 
	#PTHREAD_CANCEL_ENABLE
 
PTHREAD_CANCEL_ENABLE


	)

214 
	mPTHREAD_CANCEL_DISABLE


215 
	#PTHREAD_CANCEL_DISABLE
 
PTHREAD_CANCEL_DISABLE


	)

219 
	mPTHREAD_CANCEL_DEFERRED
,

220 
	#PTHREAD_CANCEL_DEFERRED
 
PTHREAD_CANCEL_DEFERRED


	)

221 
	mPTHREAD_CANCEL_ASYNCHRONOUS


222 
	#PTHREAD_CANCEL_ASYNCHRONOUS
 
PTHREAD_CANCEL_ASYNCHRONOUS


	)

224 
	#PTHREAD_CANCELED
 ((*-1)

	)

228 
	#PTHREAD_ONCE_INIT
 0

	)

231 #ifde
__USE_XOPEN2K


235 
	#PTHREAD_BARRIER_SERIAL_THREAD
 -1

	)

239 
__BEGIN_DECLS


244 
had_
 (
had_t
 *
__ri
 
__wthad
,

245 cڡ 
had__t
 *
__ri
 
__
,

246 *(*
__t_route
) (*),

247 *
__ri
 
__g

__THROWNL
 
__nnu
 ((1, 3));

253 
	$had_ex
 (*
__tv

	`__ibu__
 ((
__nܑu__
));

261 
	`had_jo
 (
had_t
 
__th
, **
__thad_tu
);

263 #ifde
__USE_GNU


266 
	$had_yjo_
 (
had_t
 
__th
, **
__thad_tu

__THROW
;

274 
	`had_timedjo_
 (
had_t
 
__th
, **
__thad_tu
,

275 cڡ 
timeec
 *
__abime
);

282 
	$had_dach
 (
had_t
 
__th

__THROW
;

286 
had_t
 
	$had_lf
 (
__THROW
 
	`__ibu__
 ((
__cڡ__
));

289 
	$had_equ
 (
had_t
 
__thad1
,thad_
__thad2
)

290 
__THROW
 
	`__ibu__
 ((
__cڡ__
));

298 
	$had__
 (
had__t
 *
__

__THROW
 
	`__nnu
 ((1));

301 
	$had__deroy
 (
had__t
 *
__
)

302 
__THROW
 
	`__nnu
 ((1));

305 
	$had__gdache
 (cڡ 
had__t
 *
__
,

306 *
__dache
)

307 
__THROW
 
	`__nnu
 ((1, 2));

310 
	$had__tdache
 (
had__t
 *
__
,

311 
__dache
)

312 
__THROW
 
	`__nnu
 ((1));

316 
	$had__ggudsize
 (cڡ 
had__t
 *
__
,

317 
size_t
 *
__gudsize
)

318 
__THROW
 
	`__nnu
 ((1, 2));

321 
	$had__tgudsize
 (
had__t
 *
__
,

322 
size_t
 
__gudsize
)

323 
__THROW
 
	`__nnu
 ((1));

327 
	$had__gschedm
 (cڡ 
had__t
 *
__ri
 
__
,

328 
sched_m
 *
__ri
 
__m
)

329 
__THROW
 
	`__nnu
 ((1, 2));

332 
	$had__tschedm
 (
had__t
 *
__ri
 
__
,

333 cڡ 
sched_m
 *
__ri


334 
__m

__THROW
 
	`__nnu
 ((1, 2));

337 
	$had__gschedpicy
 (cڡ 
had__t
 *
__ri


338 
__
, *
__ri
 
__picy
)

339 
__THROW
 
	`__nnu
 ((1, 2));

342 
	$had__tschedpicy
 (
had__t
 *
__
, 
__picy
)

343 
__THROW
 
	`__nnu
 ((1));

346 
	$had__ghsched
 (cڡ 
had__t
 *
__ri


347 
__
, *
__ri
 
__h
)

348 
__THROW
 
	`__nnu
 ((1, 2));

351 
	$had__thsched
 (
had__t
 *
__
,

352 
__h
)

353 
__THROW
 
	`__nnu
 ((1));

357 
	$had__gsce
 (cڡ 
had__t
 *
__ri
 
__
,

358 *
__ri
 
__sce
)

359 
__THROW
 
	`__nnu
 ((1, 2));

362 
	$had__tsce
 (
had__t
 *
__
, 
__sce
)

363 
__THROW
 
	`__nnu
 ((1));

366 
	$had__gackaddr
 (cڡ 
had__t
 *
__ri


367 
__
, **
__ri
 
__ackaddr
)

368 
__THROW
 
	`__nnu
 ((1, 2)
__ibu_dd__
;

374 
	$had__tackaddr
 (
had__t
 *
__
,

375 *
__ackaddr
)

376 
__THROW
 
	`__nnu
 ((1)
__ibu_dd__
;

379 
	$had__gacksize
 (cڡ 
had__t
 *
__ri


380 
__
, 
size_t
 *
__ri
 
__acksize
)

381 
__THROW
 
	`__nnu
 ((1, 2));

386 
	$had__tacksize
 (
had__t
 *
__
,

387 
size_t
 
__acksize
)

388 
__THROW
 
	`__nnu
 ((1));

390 #ifde
__USE_XOPEN2K


392 
	$had__gack
 (cڡ 
had__t
 *
__ri
 
__
,

393 **
__ri
 
__ackaddr
,

394 
size_t
 *
__ri
 
__acksize
)

395 
__THROW
 
	`__nnu
 ((1, 2, 3));

400 
	$had__tack
 (
had__t
 *
__
, *
__ackaddr
,

401 
size_t
 
__acksize

__THROW
 
	`__nnu
 ((1));

404 #ifde
__USE_GNU


407 
	$had__ffy_
 (
had__t
 *
__
,

408 
size_t
 
__utsize
,

409 cڡ 
u_t_t
 *
__ut
)

410 
__THROW
 
	`__nnu
 ((1, 3));

414 
	$had__gaffy_
 (cڡ 
had__t
 *
__
,

415 
size_t
 
__utsize
,

416 
u_t_t
 *
__ut
)

417 
__THROW
 
	`__nnu
 ((1, 3));

420 
	$had_g_deu_
 (
had__t
 *
__
)

421 
__THROW
 
	`__nnu
 ((1));

425 
	$had_r_deu_
 (cڡ 
had__t
 *
__
)

426 
__THROW
 
	`__nnu
 ((1));

431 
	$had_g_
 (
had_t
 
__th
, 
had__t
 *
__
)

432 
__THROW
 
	`__nnu
 ((2));

440 
	$had_tschedm
 (
had_t
 
__rg_thad
, 
__picy
,

441 cڡ 
sched_m
 *
__m
)

442 
__THROW
 
	`__nnu
 ((3));

445 
	$had_gschedm
 (
had_t
 
__rg_thad
,

446 *
__ri
 
__picy
,

447 
sched_m
 *
__ri
 
__m
)

448 
__THROW
 
	`__nnu
 ((2, 3));

451 
	$had_tschedio
 (
had_t
 
__rg_thad
, 
__io
)

452 
__THROW
;

455 #ifde
__USE_GNU


457 
	$had_gme_
 (
had_t
 
__rg_thad
, *
__buf
,

458 
size_t
 
__bu
)

459 
__THROW
 
	`__nnu
 ((2));

462 
	$had_ame_
 (
had_t
 
__rg_thad
, cڡ *
__me
)

463 
__THROW
 
	`__nnu
 ((2));

467 #ifde
__USE_UNIX98


469 
	$had_gccucy
 (
__THROW
;

472 
	$had_tccucy
 (
__v

__THROW
;

475 #ifde
__USE_GNU


480 
	$had_yld
 (
__THROW
;

485 
	$had_ffy_
 (
had_t
 
__th
, 
size_t
 
__utsize
,

486 cڡ 
u_t_t
 *
__ut
)

487 
__THROW
 
	`__nnu
 ((3));

490 
	$had_gaffy_
 (
had_t
 
__th
, 
size_t
 
__utsize
,

491 
u_t_t
 *
__ut
)

492 
__THROW
 
	`__nnu
 ((3));

505 
	`had_
 (
had__t
 *
___cڌ
,

506 (*
___route
()
	`__nnu
 ((1, 2));

517 
	`had_tnle
 (
__e
, *
__de
);

521 
	`had_tny
 (
__ty
, *
__dty
);

524 
	`had_nl
 (
had_t
 
__th
);

529 
	`had_nl
 ();

538 
__jmp_buf
 
__nl_jmp_buf
;

539 
__mask_was_ved
;

540 } 
__nl_jmp_buf
[1];

541 *
__d
[4];

542 } 
	t__had_unwd_buf_t
 
	t__ibu__
 ((
	t__igd__
));

545 #ide
__nup_f_ibu


546 
	#__nup_f_ibu


	)

551 
	s__had_nup_ame


553 (*
__nl_route
) (*);

554 *
__nl_g
;

555 
__do_
;

556 
__nl_ty
;

559 #i
defed
 
__GNUC__
 && defed 
__EXCEPTIONS


560 #ifde
__lulus


562 as
	c__had_nup_ass


564 (*
__nl_route
) (*);

565 *
__nl_g
;

566 
__do_
;

567 
__nl_ty
;

569 
public
:

570 
	`__had_nup_ass
 ((*
__f
(*), *
__g
)

571 : 
	`__nl_route
 (
__f
), 
	`__nl_g
 (
__g
), 
	$__do_
 (1) { }

572 ~
	$__had_nup_ass
 ({ i(
__do_

	`__nl_route
 (
__nl_g
); 
	}
}

573 
	$__tdo
 (
__wv
{ 
__do_
 = __wv; 
	}
}

574 
	$__der
 ({ 
	`had_tny
 (
PTHREAD_CANCEL_DEFERRED
,

575 &
__nl_ty
); 
	}
}

576 
	$__e
 (cڡ { 
	`had_tny
 (
__nl_ty
, 0); 
	}
}

586 
	#had_nup_push
(
route
, 
g
) \

588 
__had_nup_ass
 
	`__ame
 (
route
, 
g
)

	)

592 
	#had_nup_p
(
execu
) \

593 
__ame
.
	`__tdo
 (
execu
); \

594 } 0)

	)

596 #ifde
__USE_GNU


600 
	#had_nup_push_der_
(
route
, 
g
) \

602 
__had_nup_ass
 
	`__ame
 (
route
, 
g
); \

603 
__ame
.
	`__der
 ()

	)

608 
	#had_nup_p_e_
(
execu
) \

609 
__ame
.
	`__e
 (); \

610 
__ame
.
	`__tdo
 (
execu
); \

611 } 0)

	)

618 
__ex_le
 

619 
	$__had_nup_route
 (
__had_nup_ame
 *
__ame
)

621 i(
__ame
->
__do_
)

622 
__ame
->
	`__nl_route
 (__ame->
__nl_g
);

623 
	}
}

632 
	#had_nup_push
(
route
, 
g
) \

634 
__had_nup_ame
 
__ame
 \

635 
	`__ibu__
 ((
	`__nup__
 (
__had_nup_route
))) \

636 { .
__nl_route
 = (
route
), .
__nl_g
 = (
g
), \

637 .
__do_
 = 1 };

	)

641 
	#had_nup_p
(
execu
) \

642 
__ame
.
__do_
 = (
execu
); \

643 } 0)

	)

645 #ifde
__USE_GNU


649 
	#had_nup_push_der_
(
route
, 
g
) \

651 
__had_nup_ame
 
__ame
 \

652 
	`__ibu__
 ((
	`__nup__
 (
__had_nup_route
))) \

653 { .
__nl_route
 = (
route
), .
__nl_g
 = (
g
), \

654 .
__do_
 = 1 }; \

655 (
	`had_tny
 (
PTHREAD_CANCEL_DEFERRED
, \

656 &
__ame
.
__nl_ty
)

	)

661 
	#had_nup_p_e_
(
execu
) \

662 (
	`had_tny
 (
__ame
.
__nl_ty
, 
NULL
); \

663 
__ame
.
__do_
 = (
execu
); \

664 } 0)

	)

675 
	#had_nup_push
(
route
, 
g
) \

677 
__had_unwd_buf_t
 
__nl_buf
; \

678 (*
__nl_route
(*(
route
); \

679 *
__nl_g
 = (
g
); \

680 
__n_f_
 = 
	`__sigtjmp
 ((
__jmp_buf_g
 *) (*) \

681 
__nl_buf
.
__nl_jmp_buf
, 0); \

682 i(
	`__glibc_uiky
 (
__n_f_
)) \

684 
	`__nl_route
 (
__nl_g
); \

685 
	`__had_unwd_xt
 (&
__nl_buf
); \

689 
	`__had_gi_nl
 (&
__nl_buf
); \

690 d{

	)

691 
__had_gi_nl
 (
__had_unwd_buf_t
 *
__buf
)

692 
__nup_f_ibu
;

696 
	#had_nup_p
(
execu
) \

699 
	`__had_uegi_nl
 (&
__nl_buf
); \

700 i(
execu
) \

701 
	`__nl_route
 (
__nl_g
); \

702 } 0)

	)

703 
	$__had_uegi_nl
 (
__had_unwd_buf_t
 *
__buf
)

704 
__nup_f_ibu
;

706 #ifde
__USE_GNU


710 
	#had_nup_push_der_
(
route
, 
g
) \

712 
__had_unwd_buf_t
 
__nl_buf
; \

713 (*
__nl_route
(*(
route
); \

714 *
__nl_g
 = (
g
); \

715 
__n_f_
 = 
	`__sigtjmp
 ((
__jmp_buf_g
 *) (*) \

716 
__nl_buf
.
__nl_jmp_buf
, 0); \

717 i(
	`__glibc_uiky
 (
__n_f_
)) \

719 
	`__nl_route
 (
__nl_g
); \

720 
	`__had_unwd_xt
 (&
__nl_buf
); \

724 
	`__had_gi_nl_der
 (&
__nl_buf
); \

725 d{

	)

726 
	`__had_gi_nl_der
 (
__had_unwd_buf_t
 *
__buf
)

727 
__nup_f_ibu
;

732 
	#had_nup_p_e_
(
execu
) \

735 
	`__had_uegi_nl_e
 (&
__nl_buf
); \

736 i(
execu
) \

737 
	`__nl_route
 (
__nl_g
); \

738 
	}
} 0)

	)

739 
	$__had_uegi_nl_e
 (
__had_unwd_buf_t
 *
__buf
)

740 
__nup_f_ibu
;

744 
	$__had_unwd_xt
 (
__had_unwd_buf_t
 *
__buf
)

745 
__nup_f_ibu
 
	`__ibu__
 ((
__nܑu__
))

746 #ide
SHARED


747 
	`__ibu__
 ((
__wk__
))

753 
__jmp_buf_g
;

754 
	$__sigtjmp
 (
__jmp_buf_g
 *
__v
, 
__vemask

__THROWNL
;

760 
	$had_mux_
 (
had_mux_t
 *
__mux
,

761 cڡ 
had_mux_t
 *
__mux
)

762 
__THROW
 
	`__nnu
 ((1));

765 
	$had_mux_deroy
 (
had_mux_t
 *
__mux
)

766 
__THROW
 
	`__nnu
 ((1));

769 
	$had_mux_ylock
 (
had_mux_t
 *
__mux
)

770 
__THROWNL
 
	`__nnu
 ((1));

773 
	$had_mux_lock
 (
had_mux_t
 *
__mux
)

774 
__THROWNL
 
	`__nnu
 ((1));

776 #ifde
__USE_XOPEN2K


778 
	$had_mux_timedlock
 (
had_mux_t
 *
__ri
 
__mux
,

779 cڡ 
timeec
 *
__ri


780 
__abime

__THROWNL
 
	`__nnu
 ((1, 2));

784 
	$had_mux_uock
 (
had_mux_t
 *
__mux
)

785 
__THROWNL
 
	`__nnu
 ((1));

789 
	$had_mux_giog
 (cڡ 
had_mux_t
 *

790 
__ri
 
__mux
,

791 *
__ri
 
__iog
)

792 
__THROW
 
	`__nnu
 ((1, 2));

796 
	$had_mux_riog
 (
had_mux_t
 *
__ri
 
__mux
,

797 
__iog
,

798 *
__ri
 
__d_g
)

799 
__THROW
 
	`__nnu
 ((1, 3));

802 #ifde
__USE_XOPEN2K8


804 
	$had_mux_csit
 (
had_mux_t
 *
__mux
)

805 
__THROW
 
	`__nnu
 ((1));

806 #ifde
__USE_GNU


807 
	$had_mux_csit_
 (
had_mux_t
 *
__mux
)

808 
__THROW
 
	`__nnu
 ((1));

817 
	$had_mux_
 (
had_mux_t
 *
__
)

818 
__THROW
 
	`__nnu
 ((1));

821 
	$had_mux_deroy
 (
had_mux_t
 *
__
)

822 
__THROW
 
	`__nnu
 ((1));

825 
	$had_mux_gpshed
 (cڡ 
had_mux_t
 *

826 
__ri
 
__
,

827 *
__ri
 
__pshed
)

828 
__THROW
 
	`__nnu
 ((1, 2));

831 
	$had_mux_shed
 (
had_mux_t
 *
__
,

832 
__pshed
)

833 
__THROW
 
	`__nnu
 ((1));

835 #i
defed
 
__USE_UNIX98
 || defed 
__USE_XOPEN2K8


837 
	$had_mux_gty
 (cڡ 
had_mux_t
 *
__ri


838 
__
, *
__ri
 
__kd
)

839 
__THROW
 
	`__nnu
 ((1, 2));

844 
	$had_mux_y
 (
had_mux_t
 *
__
, 
__kd
)

845 
__THROW
 
	`__nnu
 ((1));

849 
	$had_mux_goc
 (cڡ 
had_mux_t
 *

850 
__ri
 
__
,

851 *
__ri
 
__oc
)

852 
__THROW
 
	`__nnu
 ((1, 2));

856 
	$had_mux_roc
 (
had_mux_t
 *
__
,

857 
__oc
)

858 
__THROW
 
	`__nnu
 ((1));

861 
	$had_mux_giog
 (cڡ 
had_mux_t
 *

862 
__ri
 
__
,

863 *
__ri
 
__iog
)

864 
__THROW
 
	`__nnu
 ((1, 2));

867 
	$had_mux_riog
 (
had_mux_t
 *
__
,

868 
__iog
)

869 
__THROW
 
	`__nnu
 ((1));

871 #ifde
__USE_XOPEN2K


873 
	$had_mux_grobu
 (cڡ 
had_mux_t
 *
__
,

874 *
__robuss
)

875 
__THROW
 
	`__nnu
 ((1, 2));

876 #ifde
__USE_GNU


877 
	$had_mux_grobu_
 (cڡ 
had_mux_t
 *
__
,

878 *
__robuss
)

879 
__THROW
 
	`__nnu
 ((1, 2));

883 
	$had_mux_obu
 (
had_mux_t
 *
__
,

884 
__robuss
)

885 
__THROW
 
	`__nnu
 ((1));

886 #ifde
__USE_GNU


887 
	$had_mux_obu_
 (
had_mux_t
 *
__
,

888 
__robuss
)

889 
__THROW
 
	`__nnu
 ((1));

894 #i
defed
 
__USE_UNIX98
 || defed 
__USE_XOPEN2K


899 
	$had_rwlock_
 (
had_rwlock_t
 *
__ri
 
__rwlock
,

900 cڡ 
had_rwlock_t
 *
__ri


901 
__

__THROW
 
	`__nnu
 ((1));

904 
	$had_rwlock_deroy
 (
had_rwlock_t
 *
__rwlock
)

905 
__THROW
 
	`__nnu
 ((1));

908 
	$had_rwlock_rdlock
 (
had_rwlock_t
 *
__rwlock
)

909 
__THROWNL
 
	`__nnu
 ((1));

912 
	$had_rwlock_yrdlock
 (
had_rwlock_t
 *
__rwlock
)

913 
__THROWNL
 
	`__nnu
 ((1));

915 #ifde
__USE_XOPEN2K


917 
	$had_rwlock_timedrdlock
 (
had_rwlock_t
 *
__ri
 
__rwlock
,

918 cڡ 
timeec
 *
__ri


919 
__abime

__THROWNL
 
	`__nnu
 ((1, 2));

923 
	$had_rwlock_wock
 (
had_rwlock_t
 *
__rwlock
)

924 
__THROWNL
 
	`__nnu
 ((1));

927 
	$had_rwlock_ywock
 (
had_rwlock_t
 *
__rwlock
)

928 
__THROWNL
 
	`__nnu
 ((1));

930 #ifde
__USE_XOPEN2K


932 
	$had_rwlock_timedwock
 (
had_rwlock_t
 *
__ri
 
__rwlock
,

933 cڡ 
timeec
 *
__ri


934 
__abime

__THROWNL
 
	`__nnu
 ((1, 2));

938 
	$had_rwlock_uock
 (
had_rwlock_t
 *
__rwlock
)

939 
__THROWNL
 
	`__nnu
 ((1));

945 
	$had_rwlock_
 (
had_rwlock_t
 *
__
)

946 
__THROW
 
	`__nnu
 ((1));

949 
	$had_rwlock_deroy
 (
had_rwlock_t
 *
__
)

950 
__THROW
 
	`__nnu
 ((1));

953 
	$had_rwlock_gpshed
 (cڡ 
had_rwlock_t
 *

954 
__ri
 
__
,

955 *
__ri
 
__pshed
)

956 
__THROW
 
	`__nnu
 ((1, 2));

959 
	$had_rwlock_shed
 (
had_rwlock_t
 *
__
,

960 
__pshed
)

961 
__THROW
 
	`__nnu
 ((1));

964 
	$had_rwlock_gkd_
 (cڡ 
had_rwlock_t
 *

965 
__ri
 
__
,

966 *
__ri
 
__ef
)

967 
__THROW
 
	`__nnu
 ((1, 2));

970 
	$had_rwlock_tkd_
 (
had_rwlock_t
 *
__
,

971 
__ef

__THROW
 
	`__nnu
 ((1));

979 
	$had_cd_
 (
had_cd_t
 *
__ri
 
__cd
,

980 cڡ 
had_cd_t
 *
__ri
 
__cd_
)

981 
__THROW
 
	`__nnu
 ((1));

984 
	$had_cd_deroy
 (
had_cd_t
 *
__cd
)

985 
__THROW
 
	`__nnu
 ((1));

988 
	$had_cd_sigl
 (
had_cd_t
 *
__cd
)

989 
__THROWNL
 
	`__nnu
 ((1));

992 
	$had_cd_brd
 (
had_cd_t
 *
__cd
)

993 
__THROWNL
 
	`__nnu
 ((1));

1000 
	$had_cd_wa
 (
had_cd_t
 *
__ri
 
__cd
,

1001 
had_mux_t
 *
__ri
 
__mux
)

1002 
	`__nnu
 ((1, 2));

1011 
	$had_cd_timedwa
 (
had_cd_t
 *
__ri
 
__cd
,

1012 
had_mux_t
 *
__ri
 
__mux
,

1013 cڡ 
timeec
 *
__ri
 
__abime
)

1014 
	`__nnu
 ((1, 2, 3));

1019 
	$had_cd_
 (
had_cd_t
 *
__
)

1020 
__THROW
 
	`__nnu
 ((1));

1023 
	$had_cd_deroy
 (
had_cd_t
 *
__
)

1024 
__THROW
 
	`__nnu
 ((1));

1027 
	$had_cd_gpshed
 (cڡ 
had_cd_t
 *

1028 
__ri
 
__
,

1029 *
__ri
 
__pshed
)

1030 
__THROW
 
	`__nnu
 ((1, 2));

1033 
	$had_cd_shed
 (
had_cd_t
 *
__
,

1034 
__pshed

__THROW
 
	`__nnu
 ((1));

1036 #ifde
__USE_XOPEN2K


1038 
	$had_cd_gock
 (cڡ 
had_cd_t
 *

1039 
__ri
 
__
,

1040 
__ockid_t
 *
__ri
 
__ock_id
)

1041 
__THROW
 
	`__nnu
 ((1, 2));

1044 
	$had_cd_tock
 (
had_cd_t
 *
__
,

1045 
__ockid_t
 
__ock_id
)

1046 
__THROW
 
	`__nnu
 ((1));

1050 #ifde
__USE_XOPEN2K


1055 
	$had__
 (
had_lock_t
 *
__lock
, 
__pshed
)

1056 
__THROW
 
	`__nnu
 ((1));

1059 
	$had__deroy
 (
had_lock_t
 *
__lock
)

1060 
__THROW
 
	`__nnu
 ((1));

1063 
	$had__lock
 (
had_lock_t
 *
__lock
)

1064 
__THROWNL
 
	`__nnu
 ((1));

1067 
	$had__ylock
 (
had_lock_t
 *
__lock
)

1068 
__THROWNL
 
	`__nnu
 ((1));

1071 
	$had__uock
 (
had_lock_t
 *
__lock
)

1072 
__THROWNL
 
	`__nnu
 ((1));

1079 
	$had_brr_
 (
had_brr_t
 *
__ri
 
__brr
,

1080 cڡ 
had_brr_t
 *
__ri


1081 
__
, 
__cou
)

1082 
__THROW
 
	`__nnu
 ((1));

1085 
	$had_brr_deroy
 (
had_brr_t
 *
__brr
)

1086 
__THROW
 
	`__nnu
 ((1));

1089 
	$had_brr_wa
 (
had_brr_t
 *
__brr
)

1090 
__THROWNL
 
	`__nnu
 ((1));

1094 
	$had_brr_
 (
had_brr_t
 *
__
)

1095 
__THROW
 
	`__nnu
 ((1));

1098 
	$had_brr_deroy
 (
had_brr_t
 *
__
)

1099 
__THROW
 
	`__nnu
 ((1));

1102 
	$had_brr_gpshed
 (cڡ 
had_brr_t
 *

1103 
__ri
 
__
,

1104 *
__ri
 
__pshed
)

1105 
__THROW
 
	`__nnu
 ((1, 2));

1108 
	$had_brr_shed
 (
had_brr_t
 *
__
,

1109 
__pshed
)

1110 
__THROW
 
	`__nnu
 ((1));

1122 
	`had_key_
 (
had_key_t
 *
__key
,

1123 (*
__der_funi
) (*))

1124 
__THROW
 
	`__nnu
 ((1));

1127 
	$had_key_de
 (
had_key_t
 
__key

__THROW
;

1130 *
	$had_gecific
 (
had_key_t
 
__key

__THROW
;

1133 
	$had_tecific
 (
had_key_t
 
__key
,

1134 cڡ *
__por

__THROW
 ;

1137 #ifde
__USE_XOPEN2K


1139 
	$had_guockid
 (
had_t
 
__thad_id
,

1140 
__ockid_t
 *
__ock_id
)

1141 
__THROW
 
	`__nnu
 ((2));

1156 
	`had_fk
 ((*
__e
) (),

1157 (*
__
) (),

1158 (*
__chd
()
__THROW
;

1161 #ifde
__USE_EXTERN_INLINES


1163 
__ex_le
 

1164 
	`__NTH
 (
	$had_equ
 (
had_t
 
__thad1
,thad_
__thad2
))

1166  
__thad1
 =
__thad2
;

1167 
	}
}

1170 
	g__END_DECLS


	@/usr/include/wctype.h

23 #ide
_WCTYPE_H


25 
	~<us.h
>

26 
	~<bs/tys.h
>

28 #ide
__ed_iswxxx


29 
	#_WCTYPE_H
 1

	)

32 
	#__ed_wt_t


	)

33 
	~<wch.h
>

37 #ide
WEOF


38 
	#WEOF
 (0xffffffffu)

	)

41 #unde
__ed_iswxxx


46 #ide
__iswxxx_defed


47 
	#__iswxxx_defed
 1

	)

49 
__BEGIN_NAMESPACE_C99


52 
	twy_t
;

53 
	g__END_NAMESPACE_C99


55 #ide
_ISwb


60 
	~<dn.h
>

61 #i
__BYTE_ORDER
 =
__BIG_ENDIAN


62 
	#_ISwb
(
b
(1 << (b))

	)

64 
	#_ISwb
(
b
) \

65 ((
b
) < 8 ? () ((1UL << (bit)) << 24) \

66 : ((
b
) < 16 ? () ((1UL << (bit)) << 8) \

67 : ((
b
) < 24 ? () ((1UL << (bit)) >> 8) \

68 : (((1UL << (
b
)>> 24))))

	)

73 
	m__ISwu
 = 0,

74 
	m__ISwlow
 = 1,

75 
	m__ISwpha
 = 2,

76 
	m__ISwdig
 = 3,

77 
	m__ISwxdig
 = 4,

78 
	m__ISwa
 = 5,

79 
	m__ISwt
 = 6,

80 
	m__ISwgph
 = 7,

81 
	m__ISwbnk
 = 8,

82 
	m__ISwl
 = 9,

83 
	m__ISwpun
 = 10,

84 
	m__ISwnum
 = 11,

86 
	m_ISwu
 = 
_ISwb
 (
__ISwu
),

87 
	m_ISwlow
 = 
_ISwb
 (
__ISwlow
),

88 
	m_ISwpha
 = 
_ISwb
 (
__ISwpha
),

89 
	m_ISwdig
 = 
_ISwb
 (
__ISwdig
),

90 
	m_ISwxdig
 = 
_ISwb
 (
__ISwxdig
),

91 
	m_ISwa
 = 
_ISwb
 (
__ISwa
),

92 
	m_ISwt
 = 
_ISwb
 (
__ISwt
),

93 
	m_ISwgph
 = 
_ISwb
 (
__ISwgph
),

94 
	m_ISwbnk
 = 
_ISwb
 (
__ISwbnk
),

95 
	m_ISwl
 = 
_ISwb
 (
__ISwl
),

96 
	m_ISwpun
 = 
_ISwb
 (
__ISwpun
),

97 
	m_ISwnum
 = 
_ISwb
 (
__ISwnum
)

102 
__BEGIN_DECLS


104 
__BEGIN_NAMESPACE_C99


111 
	$iswnum
 (
wt_t
 
__wc

__THROW
;

117 
	$iswpha
 (
wt_t
 
__wc

__THROW
;

120 
	$iswl
 (
wt_t
 
__wc

__THROW
;

124 
	$iswdig
 (
wt_t
 
__wc

__THROW
;

128 
	$iswgph
 (
wt_t
 
__wc

__THROW
;

133 
	$iswlow
 (
wt_t
 
__wc

__THROW
;

136 
	$iswt
 (
wt_t
 
__wc

__THROW
;

141 
	$iswpun
 (
wt_t
 
__wc

__THROW
;

146 
	$iswa
 (
wt_t
 
__wc

__THROW
;

151 
	$iswu
 (
wt_t
 
__wc

__THROW
;

156 
	$iswxdig
 (
wt_t
 
__wc

__THROW
;

161 #ifde
__USE_ISOC99


162 
	$iswbnk
 (
wt_t
 
__wc

__THROW
;

171 
wy_t
 
	$wy
 (cڡ *
__ݔty

__THROW
;

175 
	$iswy
 (
wt_t
 
__wc
, 
wy_t
 
__desc

__THROW
;

176 
__END_NAMESPACE_C99


183 
__BEGIN_NAMESPACE_C99


186 cڡ 
	t__t32_t
 *
	twns_t
;

187 
__END_NAMESPACE_C99


188 #ifde
__USE_GNU


189 
	$__USING_NAMESPACE_C99
(
wns_t
)

192 
__BEGIN_NAMESPACE_C99


194 
wt_t
 
	$towlow
 (
wt_t
 
__wc

__THROW
;

197 
wt_t
 
	$towu
 (
wt_t
 
__wc

__THROW
;

198 
__END_NAMESPACE_C99


200 
__END_DECLS


207 #ifde
_WCTYPE_H


213 
__BEGIN_DECLS


215 
__BEGIN_NAMESPACE_C99


218 
wns_t
 
	$wns
 (cڡ *
__ݔty

__THROW
;

221 
wt_t
 
	$towns
 (
wt_t
 
__wc
, 
wns_t
 
__desc

__THROW
;

222 
__END_NAMESPACE_C99


224 #ifde
__USE_XOPEN2K8


226 
	~<xlo.h
>

230 
	$iswnum_l
 (
wt_t
 
__wc
, 
__lo_t
 
__lo

__THROW
;

236 
	$iswpha_l
 (
wt_t
 
__wc
, 
__lo_t
 
__lo

__THROW
;

239 
	$iswl_l
 (
wt_t
 
__wc
, 
__lo_t
 
__lo

__THROW
;

243 
	$iswdig_l
 (
wt_t
 
__wc
, 
__lo_t
 
__lo

__THROW
;

247 
	$iswgph_l
 (
wt_t
 
__wc
, 
__lo_t
 
__lo

__THROW
;

252 
	$iswlow_l
 (
wt_t
 
__wc
, 
__lo_t
 
__lo

__THROW
;

255 
	$iswt_l
 (
wt_t
 
__wc
, 
__lo_t
 
__lo

__THROW
;

260 
	$iswpun_l
 (
wt_t
 
__wc
, 
__lo_t
 
__lo

__THROW
;

265 
	$iswa_l
 (
wt_t
 
__wc
, 
__lo_t
 
__lo

__THROW
;

270 
	$iswu_l
 (
wt_t
 
__wc
, 
__lo_t
 
__lo

__THROW
;

275 
	$iswxdig_l
 (
wt_t
 
__wc
, 
__lo_t
 
__lo

__THROW
;

280 
	$iswbnk_l
 (
wt_t
 
__wc
, 
__lo_t
 
__lo

__THROW
;

284 
wy_t
 
	$wy_l
 (cڡ *
__ݔty
, 
__lo_t
 
__lo
)

285 
__THROW
;

289 
	$iswy_l
 (
wt_t
 
__wc
, 
wy_t
 
__desc
, 
__lo_t
 
__lo
)

290 
__THROW
;

298 
wt_t
 
	$towlow_l
 (
wt_t
 
__wc
, 
__lo_t
 
__lo

__THROW
;

301 
wt_t
 
	$towu_l
 (
wt_t
 
__wc
, 
__lo_t
 
__lo

__THROW
;

305 
wns_t
 
	$wns_l
 (cڡ *
__ݔty
, 
__lo_t
 
__lo
)

306 
__THROW
;

309 
wt_t
 
	$towns_l
 (
wt_t
 
__wc
, 
wns_t
 
__desc
,

310 
__lo_t
 
__lo

__THROW
;

314 
__END_DECLS


	@/usr/include/bits/setjmp.h

19 #ide
_BITS_SETJMP_H


20 
	#_BITS_SETJMP_H
 1

	)

22 #i!
defed
 
_SETJMP_H
 && !defed 
_PTHREAD_H


26 
	~<bs/wdsize.h
>

28 #ide
_ASM


30 #i
__WORDSIZE
 == 64

31 
	t__jmp_buf
[8];

32 #i
defed
 
__x86_64__


33 
__exnsi__
 
	t__jmp_buf
[8];

35 
	t__jmp_buf
[6];

	@/usr/include/sched.h

19 #idef 
_SCHED_H


20 
	#_SCHED_H
 1

	)

22 
	~<us.h
>

25 
	~<bs/tys.h
>

27 
	#__ed_size_t


	)

28 
	~<ddef.h
>

30 
	#__ed_time_t


	)

31 
	#__ed_timeec


	)

32 
	~<time.h
>

34 #ide
__pid_t_defed


35 
__pid_t
 
	tpid_t
;

36 
	#__pid_t_defed


	)

41 
	~<bs/sched.h
>

43 
	#sched_iܙy
 
__sched_iܙy


	)

46 
__BEGIN_DECLS


49 
	$sched_am
 (
__pid_t
 
__pid
, cڡ 
sched_m
 *
__m
)

50 
__THROW
;

53 
	$sched_gm
 (
__pid_t
 
__pid
, 
sched_m
 *
__m

__THROW
;

56 
	$sched_tschedur
 (
__pid_t
 
__pid
, 
__picy
,

57 cڡ 
sched_m
 *
__m

__THROW
;

60 
	$sched_gschedur
 (
__pid_t
 
__pid

__THROW
;

63 
	$sched_yld
 (
__THROW
;

66 
	$sched_g_iܙy_max
 (
__gܙhm

__THROW
;

69 
	$sched_g_iܙy_m
 (
__gܙhm

__THROW
;

72 
	$sched__g_rv
 (
__pid_t
 
__pid
, 
timeec
 *
__t

__THROW
;

75 #ifde
__USE_GNU


77 
	#CPU_SETSIZE
 
__CPU_SETSIZE


	)

78 
	#CPU_SET
(
u
, 
u

	`__CPU_SET_S
 (u,  (
u_t_t
), cpu)

	)

79 
	#CPU_CLR
(
u
, 
u

	`__CPU_CLR_S
 (u,  (
u_t_t
), cpu)

	)

80 
	#CPU_ISSET
(
u
, 
u

	`__CPU_ISSET_S
 (u,  (
u_t_t
), \

81 
u
)

	)

82 
	#CPU_ZERO
(
u

	`__CPU_ZERO_S
 ( (
u_t_t
), cpu)

	)

83 
	#CPU_COUNT
(
u

	`__CPU_COUNT_S
 ( (
u_t_t
), cpu)

	)

85 
	#CPU_SET_S
(
u
, 
tsize
, 
u

	`__CPU_SET_S
 (u, ssize, cpu)

	)

86 
	#CPU_CLR_S
(
u
, 
tsize
, 
u

	`__CPU_CLR_S
 (u, ssize, cpu)

	)

87 
	#CPU_ISSET_S
(
u
, 
tsize
, 
u

	`__CPU_ISSET_S
 (cpu, setsize, \

88 
u
)

	)

89 
	#CPU_ZERO_S
(
tsize
, 
u

	`__CPU_ZERO_S
 (tsize, cpu)

	)

90 
	#CPU_COUNT_S
(
tsize
, 
u

	`__CPU_COUNT_S
 (tsize, cpu)

	)

92 
	#CPU_EQUAL
(
u1
, 
u2
) \

93 
	`__CPU_EQUAL_S
 ( (
u_t_t
), 
u1
, 
u2
)

	)

94 
	#CPU_EQUAL_S
(
tsize
, 
u1
, 
u2
) \

95 
	`__CPU_EQUAL_S
 (
tsize
, 
u1
, 
u2
)

	)

97 
	#CPU_AND
(
det
, 
ct1
, 
ct2
) \

98 
	`__CPU_OP_S
 ( (
u_t_t
), 
det
, 
ct1
, 
ct2
, &)

	)

99 
	#CPU_OR
(
det
, 
ct1
, 
ct2
) \

100 
	`__CPU_OP_S
 ( (
u_t_t
), 
det
, 
ct1
, 
ct2
, |)

	)

101 
	#CPU_XOR
(
det
, 
ct1
, 
ct2
) \

102 
	`__CPU_OP_S
 ( (
u_t_t
), 
det
, 
ct1
, 
ct2
, ^)

	)

103 
	#CPU_AND_S
(
tsize
, 
det
, 
ct1
, 
ct2
) \

104 
	`__CPU_OP_S
 (
tsize
, 
det
, 
ct1
, 
ct2
, &)

	)

105 
	#CPU_OR_S
(
tsize
, 
det
, 
ct1
, 
ct2
) \

106 
	`__CPU_OP_S
 (
tsize
, 
det
, 
ct1
, 
ct2
, |)

	)

107 
	#CPU_XOR_S
(
tsize
, 
det
, 
ct1
, 
ct2
) \

108 
	`__CPU_OP_S
 (
tsize
, 
det
, 
ct1
, 
ct2
, ^)

	)

110 
	#CPU_ALLOC_SIZE
(
cou

	`__CPU_ALLOC_SIZE
 (cou)

	)

111 
	#CPU_ALLOC
(
cou

	`__CPU_ALLOC
 (cou)

	)

112 
	#CPU_FREE
(
ut

	`__CPU_FREE
 (ut)

	)

116 
	$sched_ffy
 (
__pid_t
 
__pid
, 
size_t
 
__utsize
,

117 cڡ 
u_t_t
 *
__ut

__THROW
;

120 
	$sched_gaffy
 (
__pid_t
 
__pid
, 
size_t
 
__utsize
,

121 
u_t_t
 *
__ut

__THROW
;

124 
__END_DECLS


	@/usr/include/bits/sched.h

20 #ide
__ed_schedm


22 #ide
_SCHED_H


28 
	#SCHED_OTHER
 0

	)

29 
	#SCHED_FIFO
 1

	)

30 
	#SCHED_RR
 2

	)

31 #ifde
__USE_GNU


32 
	#SCHED_BATCH
 3

	)

33 
	#SCHED_IDLE
 5

	)

35 
	#SCHED_RESET_ON_FORK
 0x40000000

	)

38 #ifde
__USE_GNU


40 
	#CSIGNAL
 0x000000f

	)

41 
	#CLONE_VM
 0x00000100

	)

42 
	#CLONE_FS
 0x00000200

	)

43 
	#CLONE_FILES
 0x00000400

	)

44 
	#CLONE_SIGHAND
 0x00000800

	)

45 
	#CLONE_PTRACE
 0x00002000

	)

46 
	#CLONE_VFORK
 0x00004000

	)

48 
	#CLONE_PARENT
 0x00008000

	)

50 
	#CLONE_THREAD
 0x00010000

	)

51 
	#CLONE_NEWNS
 0x00020000

	)

52 
	#CLONE_SYSVSEM
 0x00040000

	)

53 
	#CLONE_SETTLS
 0x00080000

	)

54 
	#CLONE_PARENT_SETTID
 0x00100000

	)

56 
	#CLONE_CHILD_CLEARTID
 0x00200000

	)

58 
	#CLONE_DETACHED
 0x00400000

	)

59 
	#CLONE_UNTRACED
 0x00800000

	)

61 
	#CLONE_CHILD_SETTID
 0x01000000

	)

63 
	#CLONE_NEWUTS
 0x04000000

	)

64 
	#CLONE_NEWIPC
 0x08000000

	)

65 
	#CLONE_NEWUSER
 0x10000000

	)

66 
	#CLONE_NEWPID
 0x20000000

	)

67 
	#CLONE_NEWNET
 0x40000000

	)

68 
	#CLONE_IO
 0x80000000

	)

72 
	ssched_m


74 
	m__sched_iܙy
;

77 
	g__BEGIN_DECLS


79 #ifde
__USE_GNU


81 
e
 ((*
__
(*
__g
), *
__chd_ack
,

82 
__ags
, *
__g
, ...
__THROW
;

85 
	$unshe
 (
__ags

__THROW
;

88 
	$sched_gu
 (
__THROW
;

91 
	$s
 (
__fd
, 
__ny

__THROW
;

95 
__END_DECLS


99 #i!
defed
 
__defed_schedm
 \

100 && (
defed
 
__ed_schedm
 || defed 
_SCHED_H
)

101 
	#__defed_schedm
 1

	)

103 
	s__sched_m


105 
__sched_iܙy
;

107 #unde
__ed_schedm


111 #i
defed
 
_SCHED_H
 && !defed 
__u_t_t_defed


112 
	#__u_t_t_defed


	)

114 
	#__CPU_SETSIZE
 1024

	)

115 
	#__NCPUBITS
 (8 *  (
__u_mask
))

	)

118 
	t__u_mask
;

121 
	#__CPUELT
(
u
((u/ 
__NCPUBITS
)

	)

122 
	#__CPUMASK
(
u
((
__u_mask
1 << ((u% 
__NCPUBITS
))

	)

127 
__u_mask
 
__bs
[
__CPU_SETSIZE
 / 
__NCPUBITS
];

128 } 
	tu_t_t
;

131 #i
	`__GNUC_PREREQ
 (2, 91)

132 
	#__CPU_ZERO_S
(
tsize
, 
u
) \

133 d
	`__but_memt
 (
u
, '\0', 
tsize
); 0)

	)

135 
	#__CPU_ZERO_S
(
tsize
, 
u
) \

137 
size_t
 
__i
; \

138 
size_t
 
__imax
 = (
tsize
/  (
__u_mask
); \

139 
__u_mask
 *
__bs
 = (
u
)->__bits; \

140 
__i
 = 0; __< 
__imax
; ++__i) \

141 
__bs
[
__i
] = 0; \

142 
	}
} 0)

	)

144 
	#__CPU_SET_S
(
u
, 
tsize
, 
u
) \

145 (
__exnsi__
 \

146 ({ 
size_t
 
__u
 = (
u
); \

147 
__u
 / 8 < (
tsize
) \

148 ? (((
__u_mask
 *((
u
)->
__bs
))[
	`__CPUELT
 (
__u
)] \

149 |
	`__CPUMASK
 (
__u
)) \

150 : 0; }))

	)

151 
	#__CPU_CLR_S
(
u
, 
tsize
, 
u
) \

152 (
__exnsi__
 \

153 ({ 
size_t
 
__u
 = (
u
); \

154 
__u
 / 8 < (
tsize
) \

155 ? (((
__u_mask
 *((
u
)->
__bs
))[
	`__CPUELT
 (
__u
)] \

156 &~
	`__CPUMASK
 (
__u
)) \

157 : 0; }))

	)

158 
	#__CPU_ISSET_S
(
u
, 
tsize
, 
u
) \

159 (
__exnsi__
 \

160 ({ 
size_t
 
__u
 = (
u
); \

161 
__u
 / 8 < (
tsize
) \

162 ? ((((cڡ 
__u_mask
 *((
u
)->
__bs
))[
	`__CPUELT
 (
__u
)] \

163 & 
	`__CPUMASK
 (
__u
))) != 0 \

164 : 0; }))

	)

166 
	#__CPU_COUNT_S
(
tsize
, 
u
) \

167 
	`__sched_ucou
 (
tsize
, 
u
)

	)

169 #i
__GNUC_PREREQ
 (2, 91)

170 
	#__CPU_EQUAL_S
(
tsize
, 
u1
, 
u2
) \

171 (
	`__but_memcmp
 (
u1
, 
u2
, 
tsize
=0)

	)

173 
	#__CPU_EQUAL_S
(
tsize
, 
u1
, 
u2
) \

174 (
__exnsi__
 \

175 ({ cڡ 
__u_mask
 *
__r1
 = (
u1
)->
__bs
; \

176 cڡ 
__u_mask
 *
__r2
 = (
u2
)->
__bs
; \

177 
size_t
 
__imax
 = (
tsize
/  (
__u_mask
); \

178 
size_t
 
__i
; \

179 
__i
 = 0; __< 
__imax
; ++__i) \

180 i(
__r1
[
__i
] !
__r2
[__i]) \

182 
__i
 =
__imax
; }))

	)

185 
	#__CPU_OP_S
(
tsize
, 
det
, 
ct1
, 
ct2
, 

) \

186 (
__exnsi__
 \

187 ({ 
u_t_t
 *
__de
 = (
det
); \

188 cڡ 
__u_mask
 *
__r1
 = (
ct1
)->
__bs
; \

189 cڡ 
__u_mask
 *
__r2
 = (
ct2
)->
__bs
; \

190 
size_t
 
__imax
 = (
tsize
/  (
__u_mask
); \

191 
size_t
 
__i
; \

192 
__i
 = 0; __< 
__imax
; ++__i) \

193 ((
__u_mask
 *
__de
->
__bs
)[
__i
] = 
__r1
[__i] 

 
__r2
[__i]; \

194 
__de
; }))

	)

196 
	#__CPU_ALLOC_SIZE
(
cou
) \

197 ((((
cou
+ 
__NCPUBITS
 - 1/ __NCPUBITS*  (
__u_mask
))

	)

198 
	#__CPU_ALLOC
(
cou

	`__sched_uloc
 (cou)

	)

199 
	#__CPU_FREE
(
ut

	`__sched_u
 (ut)

	)

201 
__BEGIN_DECLS


203 
	$__sched_ucou
 (
size_t
 
__tsize
, cڡ 
u_t_t
 *
__
)

204 
__THROW
;

205 
u_t_t
 *
	$__sched_uloc
 (
size_t
 
__cou

__THROW
 
__wur
;

206 
	$__sched_u
 (
u_t_t
 *
__t

__THROW
;

208 
__END_DECLS


	@
1
.
1
/usr/include
197
5099
inc/cmsis/arm_common_tables.h
inc/cmsis/arm_const_structs.h
inc/cmsis/arm_math.h
inc/cmsis/core_cm0.h
inc/cmsis/core_cm0plus.h
inc/cmsis/core_cm3.h
inc/cmsis/core_cm4.h
inc/cmsis/core_cm4_simd.h
inc/cmsis/core_cmFunc.h
inc/cmsis/core_cmInstr.h
inc/cmsis/core_sc000.h
inc/cmsis/core_sc300.h
inc/cmsis/stm32f429xx.h
inc/cmsis/stm32f4xx.h
inc/cmsis/system_stm32f4xx.h
inc/spl/misc.h
inc/spl/stm32f4xx.h
inc/spl/stm32f4xx_adc.h
inc/spl/stm32f4xx_can.h
inc/spl/stm32f4xx_conf.h
inc/spl/stm32f4xx_crc.h
inc/spl/stm32f4xx_cryp.h
inc/spl/stm32f4xx_dac.h
inc/spl/stm32f4xx_dbgmcu.h
inc/spl/stm32f4xx_dcmi.h
inc/spl/stm32f4xx_dma.h
inc/spl/stm32f4xx_dma2d.h
inc/spl/stm32f4xx_exti.h
inc/spl/stm32f4xx_flash.h
inc/spl/stm32f4xx_flash_ramfunc.h
inc/spl/stm32f4xx_fmc.h
inc/spl/stm32f4xx_fsmc.h
inc/spl/stm32f4xx_gpio.h
inc/spl/stm32f4xx_hash.h
inc/spl/stm32f4xx_i2c.h
inc/spl/stm32f4xx_iwdg.h
inc/spl/stm32f4xx_ltdc.h
inc/spl/stm32f4xx_pwr.h
inc/spl/stm32f4xx_rcc.h
inc/spl/stm32f4xx_rng.h
inc/spl/stm32f4xx_rtc.h
inc/spl/stm32f4xx_sai.h
inc/spl/stm32f4xx_sdio.h
inc/spl/stm32f4xx_spi.h
inc/spl/stm32f4xx_syscfg.h
inc/spl/stm32f4xx_tim.h
inc/spl/stm32f4xx_usart.h
inc/spl/stm32f4xx_wwdg.h
inc/spl/system_stm32f4xx.h
src/cmsis/system_stm32f4xx.c
src/cmsis/vectors_stm32f429xx.c
src/newlib/_cxx.cpp
src/newlib/_exit.c
src/newlib/_sbrk.c
src/newlib/_syscalls.c
src/newlib/assert.c
src/spl/misc.c
src/spl/stm32f4xx_adc.c
src/spl/stm32f4xx_can.c
src/spl/stm32f4xx_crc.c
src/spl/stm32f4xx_cryp.c
src/spl/stm32f4xx_cryp_aes.c
src/spl/stm32f4xx_cryp_des.c
src/spl/stm32f4xx_cryp_tdes.c
src/spl/stm32f4xx_dac.c
src/spl/stm32f4xx_dbgmcu.c
src/spl/stm32f4xx_dcmi.c
src/spl/stm32f4xx_dma.c
src/spl/stm32f4xx_dma2d.c
src/spl/stm32f4xx_exti.c
src/spl/stm32f4xx_flash.c
src/spl/stm32f4xx_flash_ramfunc.c
src/spl/stm32f4xx_fmc.c
src/spl/stm32f4xx_gpio.c
src/spl/stm32f4xx_hash.c
src/spl/stm32f4xx_hash_md5.c
src/spl/stm32f4xx_hash_sha1.c
src/spl/stm32f4xx_i2c.c
src/spl/stm32f4xx_iwdg.c
src/spl/stm32f4xx_ltdc.c
src/spl/stm32f4xx_pwr.c
src/spl/stm32f4xx_rcc.c
src/spl/stm32f4xx_rng.c
src/spl/stm32f4xx_rtc.c
src/spl/stm32f4xx_sai.c
src/spl/stm32f4xx_sdio.c
src/spl/stm32f4xx_spi.c
src/spl/stm32f4xx_syscfg.c
src/spl/stm32f4xx_tim.c
src/spl/stm32f4xx_usart.c
src/spl/stm32f4xx_wwdg.c
/usr/include/assert.h
/usr/include/ctype.h
/usr/include/errno.h
/usr/include/limits.h
/usr/include/math.h
/usr/include/signal.h
/usr/include/stdint.h
/usr/include/stdio.h
/usr/include/stdlib.h
/usr/include/string.h
/usr/include/sys/fcntl.h
/usr/include/sys/stat.h
/usr/include/sys/time.h
/usr/include/sys/times.h
/usr/include/sys/types.h
/usr/include/sys/wait.h
/usr/include/time.h
/usr/include/unistd.h
/usr/include/alloca.h
/usr/include/bits/confname.h
/usr/include/bits/environments.h
/usr/include/bits/errno.h
/usr/include/bits/huge_val.h
/usr/include/bits/huge_valf.h
/usr/include/bits/huge_vall.h
/usr/include/bits/inf.h
/usr/include/bits/math-finite.h
/usr/include/bits/mathcalls.h
/usr/include/bits/mathdef.h
/usr/include/bits/mathinline.h
/usr/include/bits/nan.h
/usr/include/bits/posix1_lim.h
/usr/include/bits/posix2_lim.h
/usr/include/bits/posix_opt.h
/usr/include/bits/pthreadtypes.h
/usr/include/bits/sigaction.h
/usr/include/bits/sigcontext.h
/usr/include/bits/siginfo.h
/usr/include/bits/signum.h
/usr/include/bits/sigset.h
/usr/include/bits/sigstack.h
/usr/include/bits/sigthread.h
/usr/include/bits/stat.h
/usr/include/bits/stdio-ldbl.h
/usr/include/bits/stdio.h
/usr/include/bits/stdio2.h
/usr/include/bits/stdio_lim.h
/usr/include/bits/stdlib-bsearch.h
/usr/include/bits/stdlib-float.h
/usr/include/bits/stdlib-ldbl.h
/usr/include/bits/stdlib.h
/usr/include/bits/string.h
/usr/include/bits/string2.h
/usr/include/bits/string3.h
/usr/include/bits/sys_errlist.h
/usr/include/bits/time.h
/usr/include/bits/types.h
/usr/include/bits/unistd.h
/usr/include/bits/waitflags.h
/usr/include/bits/waitstatus.h
/usr/include/bits/wchar.h
/usr/include/bits/wordsize.h
/usr/include/bits/xopen_lim.h
/usr/include/endian.h
/usr/include/fcntl.h
/usr/include/features.h
/usr/include/getopt.h
/usr/include/libio.h
/usr/include/sys/select.h
/usr/include/sys/sysmacros.h
/usr/include/sys/ucontext.h
/usr/include/xlocale.h
/usr/include/_G_config.h
/usr/include/bits/byteswap.h
/usr/include/bits/endian.h
/usr/include/bits/fcntl.h
/usr/include/bits/fcntl2.h
/usr/include/bits/libio-ldbl.h
/usr/include/bits/local_lim.h
/usr/include/bits/select.h
/usr/include/bits/select2.h
/usr/include/bits/stdio-lock.h
/usr/include/bits/timex.h
/usr/include/bits/typesizes.h
/usr/include/gnu/stubs.h
/usr/include/linux/errno.h
/usr/include/stdc-predef.h
/usr/include/sys/cdefs.h
/usr/include/bits/byteswap-16.h
/usr/include/bits/fcntl-linux.h
/usr/include/bits/libc-lock.h
/usr/include/gconv.h
/usr/include/gnu/stubs-32.h
/usr/include/gnu/stubs-64.h
/usr/include/gnu/stubs-x32.h
/usr/include/linux/limits.h
/usr/include/wchar.h
/usr/include/bits/uio.h
/usr/include/bits/wchar-ldbl.h
/usr/include/bits/wchar2.h
/usr/include/gnu/option-groups.h
/usr/include/pthread.h
/usr/include/wctype.h
/usr/include/bits/setjmp.h
/usr/include/sched.h
/usr/include/bits/sched.h
