// Seed: 913837807
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  wire id_3;
  assign module_1._id_0 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd67,
    parameter id_3 = 32'd88,
    parameter id_5 = 32'd92
) (
    output uwire _id_0,
    input  tri0  id_1
);
  assign id_0 = id_1;
  wire _id_3;
  wire id_4;
  ;
  wire _id_5;
  wire id_6;
  wire id_7;
  logic [id_0  &  id_3 : id_5] id_8;
  ;
  module_0 modCall_1 (
      id_4,
      id_8
  );
  rtran #(id_3) (-1 & id_3, id_7, -1'b0);
endmodule
