#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Dec 15 23:20:53 2022
# Process ID: 19236
# Current directory: D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.runs/synth_1
# Command line: vivado.exe -log top_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_top.tcl
# Log file: D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.runs/synth_1/top_top.vds
# Journal file: D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top_top.tcl -notrace
Command: synth_design -top top_top -part xc7a200tfbg676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Device 21-403] Loading part xc7a200tfbg676-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 17020 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 847.469 ; gain = 178.656
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_top' [D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/new/top_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'fft32_top' [D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/new/fft32_top.v:3]
INFO: [Synth 8-6157] synthesizing module 'stage_32' [D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/new/stage_32.v:2]
INFO: [Synth 8-6157] synthesizing module 'commutator_32' [D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/new/commutator_32.v:2]
INFO: [Synth 8-6155] done synthesizing module 'commutator_32' (1#1) [D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/new/commutator_32.v:2]
INFO: [Synth 8-6157] synthesizing module 'butterfly_32' [D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/new/butterfly_32.v:2]
INFO: [Synth 8-6155] done synthesizing module 'butterfly_32' (2#1) [D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/new/butterfly_32.v:2]
INFO: [Synth 8-6157] synthesizing module 'mult_32' [D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/new/mult_32.v:2]
INFO: [Synth 8-226] default block is never used [D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/new/mult_32.v:126]
INFO: [Synth 8-6155] done synthesizing module 'mult_32' (3#1) [D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/new/mult_32.v:2]
INFO: [Synth 8-6155] done synthesizing module 'stage_32' (4#1) [D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/new/stage_32.v:2]
INFO: [Synth 8-6157] synthesizing module 'stage_16' [D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/new/stage_16.v:2]
INFO: [Synth 8-6157] synthesizing module 'commutator_16' [D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/new/commutator_16.v:2]
INFO: [Synth 8-6155] done synthesizing module 'commutator_16' (5#1) [D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/new/commutator_16.v:2]
INFO: [Synth 8-6157] synthesizing module 'butterfly_16' [D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/new/butterfly_16.v:2]
INFO: [Synth 8-6155] done synthesizing module 'butterfly_16' (6#1) [D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/new/butterfly_16.v:2]
INFO: [Synth 8-6157] synthesizing module 'mult_16' [D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/new/mult_16.v:2]
INFO: [Synth 8-226] default block is never used [D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/new/mult_16.v:76]
INFO: [Synth 8-6155] done synthesizing module 'mult_16' (7#1) [D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/new/mult_16.v:2]
INFO: [Synth 8-6155] done synthesizing module 'stage_16' (8#1) [D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/new/stage_16.v:2]
INFO: [Synth 8-6157] synthesizing module 'stage_8' [D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/imports/part2/stage_8.v:2]
INFO: [Synth 8-6157] synthesizing module 'commutator_8' [D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/imports/part2/commutator_8.v:2]
INFO: [Synth 8-6155] done synthesizing module 'commutator_8' (9#1) [D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/imports/part2/commutator_8.v:2]
INFO: [Synth 8-6157] synthesizing module 'butterfly_8' [D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/imports/part2/butterfly_8.v:2]
INFO: [Synth 8-6155] done synthesizing module 'butterfly_8' (10#1) [D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/imports/part2/butterfly_8.v:2]
INFO: [Synth 8-6157] synthesizing module 'mult_8' [D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/imports/part2/mult_8.v:2]
INFO: [Synth 8-226] default block is never used [D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/imports/part2/mult_8.v:54]
INFO: [Synth 8-6155] done synthesizing module 'mult_8' (11#1) [D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/imports/part2/mult_8.v:2]
INFO: [Synth 8-6155] done synthesizing module 'stage_8' (12#1) [D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/imports/part2/stage_8.v:2]
INFO: [Synth 8-6157] synthesizing module 'stage_4' [D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/imports/part2/stage_4.v:2]
INFO: [Synth 8-6157] synthesizing module 'commutator_4' [D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/imports/part2/commutator_4.v:2]
INFO: [Synth 8-6155] done synthesizing module 'commutator_4' (13#1) [D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/imports/part2/commutator_4.v:2]
INFO: [Synth 8-6157] synthesizing module 'butterfly_4' [D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/imports/part2/butterfly4.v:2]
INFO: [Synth 8-6155] done synthesizing module 'butterfly_4' (14#1) [D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/imports/part2/butterfly4.v:2]
INFO: [Synth 8-6157] synthesizing module 'mult_4' [D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/imports/part2/mult4.v:2]
INFO: [Synth 8-226] default block is never used [D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/imports/part2/mult4.v:40]
INFO: [Synth 8-6155] done synthesizing module 'mult_4' (15#1) [D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/imports/part2/mult4.v:2]
INFO: [Synth 8-6155] done synthesizing module 'stage_4' (16#1) [D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/imports/part2/stage_4.v:2]
INFO: [Synth 8-6157] synthesizing module 'stage_2' [D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/imports/part2/stage_2.v:2]
INFO: [Synth 8-6157] synthesizing module 'delay1' [D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/new/delay1.v:3]
INFO: [Synth 8-6155] done synthesizing module 'delay1' (17#1) [D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/new/delay1.v:3]
INFO: [Synth 8-6157] synthesizing module 'commutator_2' [D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/imports/part2/commutator_2.v:2]
INFO: [Synth 8-6155] done synthesizing module 'commutator_2' (18#1) [D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/imports/part2/commutator_2.v:2]
INFO: [Synth 8-6157] synthesizing module 'butterfly_2' [D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/imports/part2/butterfly_2.v:2]
INFO: [Synth 8-6155] done synthesizing module 'butterfly_2' (19#1) [D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/imports/part2/butterfly_2.v:2]
INFO: [Synth 8-6155] done synthesizing module 'stage_2' (20#1) [D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/imports/part2/stage_2.v:2]
WARNING: [Synth 8-6014] Unused sequential element cnt_reg was removed.  [D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/new/fft32_top.v:48]
WARNING: [Synth 8-6014] Unused sequential element write_en_reg was removed.  [D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/new/fft32_top.v:50]
WARNING: [Synth 8-6014] Unused sequential element read_en_reg was removed.  [D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/new/fft32_top.v:51]
WARNING: [Synth 8-6014] Unused sequential element up_real_2_pp_reg was removed.  [D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/new/fft32_top.v:52]
WARNING: [Synth 8-6014] Unused sequential element up_imag_2_pp_reg was removed.  [D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/new/fft32_top.v:53]
WARNING: [Synth 8-6014] Unused sequential element low_real_2_pp_reg was removed.  [D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/new/fft32_top.v:54]
WARNING: [Synth 8-6014] Unused sequential element low_imag_2_pp_reg was removed.  [D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/new/fft32_top.v:55]
WARNING: [Synth 8-3848] Net P_real_buff in module/entity fft32_top does not have driver. [D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/new/fft32_top.v:33]
WARNING: [Synth 8-3848] Net P_imag_buff in module/entity fft32_top does not have driver. [D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/new/fft32_top.v:33]
INFO: [Synth 8-6155] done synthesizing module 'fft32_top' (21#1) [D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/new/fft32_top.v:3]
WARNING: [Synth 8-7023] instance 'dft1' of module 'fft32_top' has 10 connections declared, but only 8 given [D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/new/top_top.v:36]
INFO: [Synth 8-6157] synthesizing module 'ping_pong_access2' [D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/imports/part2/ping_pong_access2.v:2]
INFO: [Synth 8-155] case statement is not full and has no default [D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/imports/part2/ping_pong_access2.v:33]
INFO: [Synth 8-6155] done synthesizing module 'ping_pong_access2' (22#1) [D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/imports/part2/ping_pong_access2.v:2]
WARNING: [Synth 8-5788] Register p_real_reg in module top_top is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/new/top_top.v:80]
WARNING: [Synth 8-5788] Register p_imag_reg in module top_top is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/new/top_top.v:81]
INFO: [Synth 8-6155] done synthesizing module 'top_top' (23#1) [D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/new/top_top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 913.016 ; gain = 244.203
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 913.016 ; gain = 244.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 913.016 ; gain = 244.203
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/constrs_1/new/top_top_timing_xdc.xdc]
Finished Parsing XDC File [D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/constrs_1/new/top_top_timing_xdc.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1046.426 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 1046.426 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1046.426 ; gain = 377.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1046.426 ; gain = 377.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1046.426 ; gain = 377.613
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/new/mult_32.v:126]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/new/mult_32.v:126]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/new/mult_16.v:76]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/new/mult_16.v:76]
DSP Debug: swapped A/B pins for adder 000002528928EA10
DSP Debug: swapped A/B pins for adder 000002528928D9F0
INFO: [Synth 8-5546] ROM "mem_a_real" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_a_real" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_a_real" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_a_real" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_a_real" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_a_real" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_a_real" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_a_real" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_b_real" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_b_real" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_b_real" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_b_real" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_b_real" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_b_real" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_b_real" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_b_real" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1046.426 ; gain = 377.613
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 2     
	   3 Input     15 Bit       Adders := 2     
	   2 Input     15 Bit       Adders := 3     
	   3 Input     14 Bit       Adders := 2     
	   2 Input     14 Bit       Adders := 2     
	   3 Input     13 Bit       Adders := 3     
	   2 Input     13 Bit       Adders := 3     
	   3 Input     12 Bit       Adders := 3     
	   2 Input     12 Bit       Adders := 3     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 5     
+---Registers : 
	               16 Bit    Registers := 74    
	               15 Bit    Registers := 8     
	               14 Bit    Registers := 12    
	               13 Bit    Registers := 20    
	               12 Bit    Registers := 36    
	               11 Bit    Registers := 34    
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 5     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 6     
	   2 Input     15 Bit        Muxes := 14    
	   2 Input     14 Bit        Muxes := 12    
	   4 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 8     
	   8 Input     13 Bit        Muxes := 4     
	   2 Input     12 Bit        Muxes := 14    
	  16 Input     12 Bit        Muxes := 2     
	   8 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 8     
	   2 Input      5 Bit        Muxes := 5     
	  16 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
	  17 Input      1 Bit        Muxes := 16    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module commutator_32 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     11 Bit        Muxes := 8     
Module butterfly_32 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 4     
Module mult_32 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
+---Muxes : 
	  16 Input     12 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 2     
	   8 Input     12 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
Module stage_32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 34    
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module commutator_16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     12 Bit        Muxes := 8     
Module butterfly_16 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     13 Bit       Adders := 2     
	   2 Input     13 Bit       Adders := 2     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 4     
Module mult_16 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     13 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
+---Muxes : 
	   8 Input     13 Bit        Muxes := 4     
Module stage_16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 20    
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module commutator_8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     13 Bit        Muxes := 4     
Module butterfly_8 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   2 Input     14 Bit       Adders := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 4     
Module mult_8 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     14 Bit        Muxes := 2     
Module stage_8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 12    
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module commutator_4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     14 Bit        Muxes := 8     
Module butterfly_4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     15 Bit       Adders := 2     
	   2 Input     15 Bit       Adders := 2     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 4     
Module mult_4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 2     
Module stage_4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 8     
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module delay1 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 2     
Module commutator_2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     15 Bit        Muxes := 8     
Module butterfly_2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
Module stage_2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               15 Bit    Registers := 6     
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module fft32_top 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
	               14 Bit    Registers := 4     
	               13 Bit    Registers := 8     
	               12 Bit    Registers := 16    
Module ping_pong_access2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 66    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 16    
	  17 Input      1 Bit        Muxes := 16    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
DSP Report: Generating DSP mult32/real_mult_buff1[1], operation Mode is: A*(B:0x3ec).
DSP Report: operator mult32/real_mult_buff1[1] is absorbed into DSP mult32/real_mult_buff1[1].
DSP Report: Generating DSP mult32/real_mult_buff1[2], operation Mode is: A*(B:0x3b2).
DSP Report: operator mult32/real_mult_buff1[2] is absorbed into DSP mult32/real_mult_buff1[2].
DSP Report: Generating DSP mult32/real_mult_buff1[3], operation Mode is: A*(B:0x353).
DSP Report: operator mult32/real_mult_buff1[3] is absorbed into DSP mult32/real_mult_buff1[3].
DSP Report: Generating DSP mult32/real_mult_buff1[4], operation Mode is: A*(B:0x2d4).
DSP Report: operator mult32/real_mult_buff1[4] is absorbed into DSP mult32/real_mult_buff1[4].
DSP Report: Generating DSP mult32/real_mult_buff1[5], operation Mode is: A*(B:0x238).
DSP Report: operator mult32/real_mult_buff1[5] is absorbed into DSP mult32/real_mult_buff1[5].
DSP Report: Generating DSP mult32/real_mult_buff1[6], operation Mode is: A*(B:0x187).
DSP Report: operator mult32/real_mult_buff1[6] is absorbed into DSP mult32/real_mult_buff1[6].
DSP Report: Generating DSP mult32/real_mult_buff1[7], operation Mode is: A*(B:0xc7).
DSP Report: operator mult32/real_mult_buff1[7] is absorbed into DSP mult32/real_mult_buff1[7].
DSP Report: Generating DSP mult32/real_mult_buff2[7], operation Mode is: A*(B:0x3fc14).
DSP Report: operator mult32/real_mult_buff2[7] is absorbed into DSP mult32/real_mult_buff2[7].
DSP Report: Generating DSP mult32/real_mult_buff1[10], operation Mode is: A*(B:0x3fe78).
DSP Report: operator mult32/real_mult_buff1[10] is absorbed into DSP mult32/real_mult_buff1[10].
DSP Report: Generating DSP mult32/real_mult_buff1[11], operation Mode is: A*(B:0x3fdc7).
DSP Report: operator mult32/real_mult_buff1[11] is absorbed into DSP mult32/real_mult_buff1[11].
DSP Report: Generating DSP mult32/real_mult_buff1[12], operation Mode is: A*(B:0x3fd2b).
DSP Report: operator mult32/real_mult_buff1[12] is absorbed into DSP mult32/real_mult_buff1[12].
DSP Report: Generating DSP mult32/real_mult_buff1[13], operation Mode is: A*(B:0x3fcac).
DSP Report: operator mult32/real_mult_buff1[13] is absorbed into DSP mult32/real_mult_buff1[13].
DSP Report: Generating DSP mult32/real_mult_buff1[14], operation Mode is: A*(B:0x3fc4d).
DSP Report: operator mult32/real_mult_buff1[14] is absorbed into DSP mult32/real_mult_buff1[14].
DSP Report: Generating DSP mult32/real_mult_buff1[15], operation Mode is: A*(B:0x3fc13).
DSP Report: operator mult32/real_mult_buff1[15] is absorbed into DSP mult32/real_mult_buff1[15].
DSP Report: Generating DSP mult32/real_mult_buff2[1], operation Mode is: A*(B:0x3ff39).
DSP Report: operator mult32/real_mult_buff2[1] is absorbed into DSP mult32/real_mult_buff2[1].
DSP Report: Generating DSP mult32/real_mult_buff2[2], operation Mode is: A*(B:0x3fe79).
DSP Report: operator mult32/real_mult_buff2[2] is absorbed into DSP mult32/real_mult_buff2[2].
DSP Report: Generating DSP mult32/real_mult_buff2[3], operation Mode is: A*(B:0x3fdc8).
DSP Report: operator mult32/real_mult_buff2[3] is absorbed into DSP mult32/real_mult_buff2[3].
DSP Report: Generating DSP mult32/real_mult_buff2[4], operation Mode is: A*(B:0x3fd2c).
DSP Report: operator mult32/real_mult_buff2[4] is absorbed into DSP mult32/real_mult_buff2[4].
DSP Report: Generating DSP mult32/real_mult_buff2[5], operation Mode is: A*(B:0x3fcad).
DSP Report: operator mult32/real_mult_buff2[5] is absorbed into DSP mult32/real_mult_buff2[5].
DSP Report: Generating DSP mult32/real_mult_buff2[6], operation Mode is: A*(B:0x3fc4e).
DSP Report: operator mult32/real_mult_buff2[6] is absorbed into DSP mult32/real_mult_buff2[6].
DSP Report: Generating DSP mult32/real_mult_buff1[9], operation Mode is: A*(B:0x3ff38).
DSP Report: operator mult32/real_mult_buff1[9] is absorbed into DSP mult32/real_mult_buff1[9].
DSP Report: Generating DSP mult32/imag_mult_buff1[1], operation Mode is: A*(B:0x3ec).
DSP Report: operator mult32/imag_mult_buff1[1] is absorbed into DSP mult32/imag_mult_buff1[1].
DSP Report: Generating DSP mult32/imag_mult_buff1[2], operation Mode is: A*(B:0x3b2).
DSP Report: operator mult32/imag_mult_buff1[2] is absorbed into DSP mult32/imag_mult_buff1[2].
DSP Report: Generating DSP mult32/imag_mult_buff1[3], operation Mode is: A*(B:0x353).
DSP Report: operator mult32/imag_mult_buff1[3] is absorbed into DSP mult32/imag_mult_buff1[3].
DSP Report: Generating DSP mult32/imag_mult_buff1[4], operation Mode is: A*(B:0x2d4).
DSP Report: operator mult32/imag_mult_buff1[4] is absorbed into DSP mult32/imag_mult_buff1[4].
DSP Report: Generating DSP mult32/imag_mult_buff1[5], operation Mode is: A*(B:0x238).
DSP Report: operator mult32/imag_mult_buff1[5] is absorbed into DSP mult32/imag_mult_buff1[5].
DSP Report: Generating DSP mult32/imag_mult_buff1[6], operation Mode is: A*(B:0x187).
DSP Report: operator mult32/imag_mult_buff1[6] is absorbed into DSP mult32/imag_mult_buff1[6].
DSP Report: Generating DSP mult32/imag_mult_buff1[7], operation Mode is: A*(B:0xc7).
DSP Report: operator mult32/imag_mult_buff1[7] is absorbed into DSP mult32/imag_mult_buff1[7].
DSP Report: Generating DSP mult32/imag_mult_buff1[9], operation Mode is: A*(B:0x3ff38).
DSP Report: operator mult32/imag_mult_buff1[9] is absorbed into DSP mult32/imag_mult_buff1[9].
DSP Report: Generating DSP mult32/imag_mult_buff1[10], operation Mode is: A*(B:0x3fe78).
DSP Report: operator mult32/imag_mult_buff1[10] is absorbed into DSP mult32/imag_mult_buff1[10].
DSP Report: Generating DSP mult32/imag_mult_buff1[11], operation Mode is: A*(B:0x3fdc7).
DSP Report: operator mult32/imag_mult_buff1[11] is absorbed into DSP mult32/imag_mult_buff1[11].
DSP Report: Generating DSP mult32/imag_mult_buff1[12], operation Mode is: A*(B:0x3fd2b).
DSP Report: operator mult32/imag_mult_buff1[12] is absorbed into DSP mult32/imag_mult_buff1[12].
DSP Report: Generating DSP mult32/imag_mult_buff1[13], operation Mode is: A*(B:0x3fcac).
DSP Report: operator mult32/imag_mult_buff1[13] is absorbed into DSP mult32/imag_mult_buff1[13].
DSP Report: Generating DSP mult32/imag_mult_buff1[14], operation Mode is: A*(B:0x3fc4d).
DSP Report: operator mult32/imag_mult_buff1[14] is absorbed into DSP mult32/imag_mult_buff1[14].
DSP Report: Generating DSP mult32/imag_mult_buff1[15], operation Mode is: A*(B:0x3fc13).
DSP Report: operator mult32/imag_mult_buff1[15] is absorbed into DSP mult32/imag_mult_buff1[15].
DSP Report: Generating DSP mult32/imag_mult_buff2[1], operation Mode is: A*(B:0x3ff39).
DSP Report: operator mult32/imag_mult_buff2[1] is absorbed into DSP mult32/imag_mult_buff2[1].
DSP Report: Generating DSP mult32/imag_mult_buff2[2], operation Mode is: A*(B:0x3fe79).
DSP Report: operator mult32/imag_mult_buff2[2] is absorbed into DSP mult32/imag_mult_buff2[2].
DSP Report: Generating DSP mult32/imag_mult_buff2[3], operation Mode is: A*(B:0x3fdc8).
DSP Report: operator mult32/imag_mult_buff2[3] is absorbed into DSP mult32/imag_mult_buff2[3].
DSP Report: Generating DSP mult32/imag_mult_buff2[4], operation Mode is: A*(B:0x3fd2c).
DSP Report: operator mult32/imag_mult_buff2[4] is absorbed into DSP mult32/imag_mult_buff2[4].
DSP Report: Generating DSP mult32/imag_mult_buff2[5], operation Mode is: A*(B:0x3fcad).
DSP Report: operator mult32/imag_mult_buff2[5] is absorbed into DSP mult32/imag_mult_buff2[5].
DSP Report: Generating DSP mult32/imag_mult_buff2[6], operation Mode is: A*(B:0x3fc4e).
DSP Report: operator mult32/imag_mult_buff2[6] is absorbed into DSP mult32/imag_mult_buff2[6].
DSP Report: Generating DSP mult32/imag_mult_buff2[7], operation Mode is: A*(B:0x3fc14).
DSP Report: operator mult32/imag_mult_buff2[7] is absorbed into DSP mult32/imag_mult_buff2[7].
DSP Report: Generating DSP mult16/real_mult_buff2[1], operation Mode is: A*(B:0x3fe79).
DSP Report: operator mult16/real_mult_buff2[1] is absorbed into DSP mult16/real_mult_buff2[1].
DSP Report: Generating DSP mult16/real_mult_buff2[2], operation Mode is: A*(B:0x3fd2c).
DSP Report: operator mult16/real_mult_buff2[2] is absorbed into DSP mult16/real_mult_buff2[2].
DSP Report: Generating DSP mult16/real_mult_buff2[3], operation Mode is: A*(B:0x3fc4e).
DSP Report: operator mult16/real_mult_buff2[3] is absorbed into DSP mult16/real_mult_buff2[3].
DSP Report: Generating DSP mult16/real_mult_buff1[5], operation Mode is: A*(B:0x3fe78).
DSP Report: operator mult16/real_mult_buff1[5] is absorbed into DSP mult16/real_mult_buff1[5].
DSP Report: Generating DSP mult16/real_mult_buff1[6], operation Mode is: A*(B:0x3fd2b).
DSP Report: operator mult16/real_mult_buff1[6] is absorbed into DSP mult16/real_mult_buff1[6].
DSP Report: Generating DSP mult16/real_mult_buff1[7], operation Mode is: A*(B:0x3fc4d).
DSP Report: operator mult16/real_mult_buff1[7] is absorbed into DSP mult16/real_mult_buff1[7].
DSP Report: Generating DSP mult16/real_mult_buff1[1], operation Mode is: A*(B:0x3b2).
DSP Report: operator mult16/real_mult_buff1[1] is absorbed into DSP mult16/real_mult_buff1[1].
DSP Report: Generating DSP mult16/real_mult_buff1[2], operation Mode is: A*(B:0x2d4).
DSP Report: operator mult16/real_mult_buff1[2] is absorbed into DSP mult16/real_mult_buff1[2].
DSP Report: Generating DSP mult16/real_mult_buff1[3], operation Mode is: A*(B:0x187).
DSP Report: operator mult16/real_mult_buff1[3] is absorbed into DSP mult16/real_mult_buff1[3].
DSP Report: Generating DSP mult16/imag_mult_buff1[1], operation Mode is: A*(B:0x3b2).
DSP Report: operator mult16/imag_mult_buff1[1] is absorbed into DSP mult16/imag_mult_buff1[1].
DSP Report: Generating DSP mult16/imag_mult_buff1[2], operation Mode is: A*(B:0x2d4).
DSP Report: operator mult16/imag_mult_buff1[2] is absorbed into DSP mult16/imag_mult_buff1[2].
DSP Report: Generating DSP mult16/imag_mult_buff1[3], operation Mode is: A*(B:0x187).
DSP Report: operator mult16/imag_mult_buff1[3] is absorbed into DSP mult16/imag_mult_buff1[3].
DSP Report: Generating DSP mult16/imag_mult_buff1[5], operation Mode is: A*(B:0x3fe78).
DSP Report: operator mult16/imag_mult_buff1[5] is absorbed into DSP mult16/imag_mult_buff1[5].
DSP Report: Generating DSP mult16/imag_mult_buff1[6], operation Mode is: A*(B:0x3fd2b).
DSP Report: operator mult16/imag_mult_buff1[6] is absorbed into DSP mult16/imag_mult_buff1[6].
DSP Report: Generating DSP mult16/imag_mult_buff1[7], operation Mode is: A*(B:0x3fc4d).
DSP Report: operator mult16/imag_mult_buff1[7] is absorbed into DSP mult16/imag_mult_buff1[7].
DSP Report: Generating DSP mult16/imag_mult_buff2[1], operation Mode is: A*(B:0x3fe79).
DSP Report: operator mult16/imag_mult_buff2[1] is absorbed into DSP mult16/imag_mult_buff2[1].
DSP Report: Generating DSP mult16/imag_mult_buff2[2], operation Mode is: A*(B:0x3fd2c).
DSP Report: operator mult16/imag_mult_buff2[2] is absorbed into DSP mult16/imag_mult_buff2[2].
DSP Report: Generating DSP mult16/imag_mult_buff2[3], operation Mode is: A*(B:0x3fc4e).
DSP Report: operator mult16/imag_mult_buff2[3] is absorbed into DSP mult16/imag_mult_buff2[3].
DSP Report: Generating DSP mult8/L_real_buff4, operation Mode is: A*(B:0x3fd2b).
DSP Report: operator mult8/L_real_buff4 is absorbed into DSP mult8/L_real_buff4.
DSP Report: Generating DSP mult8/real_out4, operation Mode is: C-A*(B:0x3fd2c).
DSP Report: operator mult8/real_out4 is absorbed into DSP mult8/real_out4.
DSP Report: operator mult8/L_real_buff2_2 is absorbed into DSP mult8/real_out4.
DSP Report: Generating DSP mult8/L_real_buff2, operation Mode is: A*(B:0x2d4).
DSP Report: operator mult8/L_real_buff2 is absorbed into DSP mult8/L_real_buff2.
DSP Report: Generating DSP mult8/real_out2, operation Mode is: C-A*(B:0x3fd2c).
DSP Report: operator mult8/real_out2 is absorbed into DSP mult8/real_out2.
DSP Report: operator mult8/L_real_buff2_2 is absorbed into DSP mult8/real_out2.
DSP Report: Generating DSP mult8/L_imag_buff2_2, operation Mode is: A*(B:0x3fd2c).
DSP Report: operator mult8/L_imag_buff2_2 is absorbed into DSP mult8/L_imag_buff2_2.
DSP Report: Generating DSP mult8/imag_out4, operation Mode is: C+A*(B:0x3fd2b).
DSP Report: operator mult8/imag_out4 is absorbed into DSP mult8/imag_out4.
DSP Report: operator mult8/L_imag_buff4 is absorbed into DSP mult8/imag_out4.
DSP Report: Generating DSP mult8/imag_out2, operation Mode is: C+A*(B:0x2d4).
DSP Report: operator mult8/imag_out2 is absorbed into DSP mult8/imag_out2.
DSP Report: operator mult8/L_imag_buff2 is absorbed into DSP mult8/imag_out2.
DSP Report: Generating DSP mult4/real_mult_buff1[0], operation Mode is: A*(B:0x401).
DSP Report: operator mult4/real_mult_buff1[0] is absorbed into DSP mult4/real_mult_buff1[0].
DSP Report: Generating DSP mult4/real_mult_buff2[1], operation Mode is: A*(B:0x3fbff).
DSP Report: operator mult4/real_mult_buff2[1] is absorbed into DSP mult4/real_mult_buff2[1].
DSP Report: Generating DSP mult4/imag_mult_buff2[1], operation Mode is: A*(B:0x3fbff).
DSP Report: operator mult4/imag_mult_buff2[1] is absorbed into DSP mult4/imag_mult_buff2[1].
DSP Report: Generating DSP mult4/imag_mult_buff1[0], operation Mode is: A*(B:0x401).
DSP Report: operator mult4/imag_mult_buff1[0] is absorbed into DSP mult4/imag_mult_buff1[0].
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1046.426 ; gain = 377.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|mult_32     | A*(B:0x3ec)     | 12     | 11     | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult_32     | A*(B:0x3b2)     | 12     | 11     | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult_32     | A*(B:0x353)     | 12     | 11     | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult_32     | A*(B:0x2d4)     | 12     | 11     | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult_32     | A*(B:0x238)     | 12     | 11     | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult_32     | A*(B:0x187)     | 12     | 10     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult_32     | A*(B:0xc7)      | 12     | 9      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult_32     | A*(B:0x3fc14)   | 12     | 11     | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult_32     | A*(B:0x3fe78)   | 12     | 10     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult_32     | A*(B:0x3fdc7)   | 12     | 11     | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult_32     | A*(B:0x3fd2b)   | 12     | 11     | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult_32     | A*(B:0x3fcac)   | 12     | 11     | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult_32     | A*(B:0x3fc4d)   | 12     | 11     | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult_32     | A*(B:0x3fc13)   | 12     | 11     | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult_32     | A*(B:0x3ff39)   | 12     | 9      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult_32     | A*(B:0x3fe79)   | 12     | 10     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult_32     | A*(B:0x3fdc8)   | 12     | 11     | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult_32     | A*(B:0x3fd2c)   | 12     | 11     | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult_32     | A*(B:0x3fcad)   | 12     | 11     | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult_32     | A*(B:0x3fc4e)   | 12     | 11     | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult_32     | A*(B:0x3ff38)   | 12     | 9      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult_32     | A*(B:0x3ec)     | 12     | 11     | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult_32     | A*(B:0x3b2)     | 12     | 11     | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult_32     | A*(B:0x353)     | 12     | 11     | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult_32     | A*(B:0x2d4)     | 12     | 11     | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult_32     | A*(B:0x238)     | 12     | 11     | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult_32     | A*(B:0x187)     | 12     | 10     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult_32     | A*(B:0xc7)      | 12     | 9      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult_32     | A*(B:0x3ff38)   | 12     | 9      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult_32     | A*(B:0x3fe78)   | 12     | 10     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult_32     | A*(B:0x3fdc7)   | 12     | 11     | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult_32     | A*(B:0x3fd2b)   | 12     | 11     | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult_32     | A*(B:0x3fcac)   | 12     | 11     | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult_32     | A*(B:0x3fc4d)   | 12     | 11     | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult_32     | A*(B:0x3fc13)   | 12     | 11     | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult_32     | A*(B:0x3ff39)   | 12     | 9      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult_32     | A*(B:0x3fe79)   | 12     | 10     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult_32     | A*(B:0x3fdc8)   | 12     | 11     | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult_32     | A*(B:0x3fd2c)   | 12     | 11     | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult_32     | A*(B:0x3fcad)   | 12     | 11     | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult_32     | A*(B:0x3fc4e)   | 12     | 11     | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult_32     | A*(B:0x3fc14)   | 12     | 11     | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult_16     | A*(B:0x3fe79)   | 13     | 10     | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult_16     | A*(B:0x3fd2c)   | 13     | 11     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult_16     | A*(B:0x3fc4e)   | 13     | 11     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult_16     | A*(B:0x3fe78)   | 13     | 10     | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult_16     | A*(B:0x3fd2b)   | 13     | 11     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult_16     | A*(B:0x3fc4d)   | 13     | 11     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult_16     | A*(B:0x3b2)     | 13     | 11     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult_16     | A*(B:0x2d4)     | 13     | 11     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult_16     | A*(B:0x187)     | 13     | 10     | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult_16     | A*(B:0x3b2)     | 13     | 11     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult_16     | A*(B:0x2d4)     | 13     | 11     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult_16     | A*(B:0x187)     | 13     | 10     | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult_16     | A*(B:0x3fe78)   | 13     | 10     | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult_16     | A*(B:0x3fd2b)   | 13     | 11     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult_16     | A*(B:0x3fc4d)   | 13     | 11     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult_16     | A*(B:0x3fe79)   | 13     | 10     | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult_16     | A*(B:0x3fd2c)   | 13     | 11     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult_16     | A*(B:0x3fc4e)   | 13     | 11     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult_8      | A*(B:0x3fd2b)   | 14     | 11     | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult_8      | C-A*(B:0x3fd2c) | 14     | 11     | 24     | -      | 24     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult_8      | A*(B:0x2d4)     | 14     | 11     | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult_8      | C-A*(B:0x3fd2c) | 14     | 11     | 24     | -      | 24     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult_8      | A*(B:0x3fd2c)   | 14     | 11     | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult_8      | C+A*(B:0x3fd2b) | 14     | 11     | 24     | -      | 24     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult_8      | C+A*(B:0x2d4)   | 14     | 11     | 24     | -      | 24     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult_4      | A*(B:0x401)     | 15     | 12     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult_4      | A*(B:0x3fbff)   | 15     | 12     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult_4      | A*(B:0x3fbff)   | 15     | 12     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult_4      | A*(B:0x401)     | 15     | 12     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1070.336 ; gain = 401.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 1206.539 ; gain = 537.727
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 1206.539 ; gain = 537.727
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6064] Net \dft1/dft16/mult16/imag_mult_buff1[0] [22] is driving 108 big block pins (URAM, BRAM and DSP loads). Created 11 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_1089 is driving 108 big block pins (URAM, BRAM and DSP loads). Created 11 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_1082 is driving 133 big block pins (URAM, BRAM and DSP loads). Created 14 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 1207.316 ; gain = 538.504
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 1207.316 ; gain = 538.504
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:54 ; elapsed = 00:00:55 . Memory (MB): peak = 1207.316 ; gain = 538.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:54 ; elapsed = 00:00:55 . Memory (MB): peak = 1207.316 ; gain = 538.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:54 ; elapsed = 00:00:55 . Memory (MB): peak = 1207.316 ; gain = 538.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:54 ; elapsed = 00:00:55 . Memory (MB): peak = 1207.316 ; gain = 538.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+--------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                       | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+--------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|top_top     | dft1/dft32/dff_real_reg[0][10] | 16     | 11    | YES          | NO                 | YES               | 11     | 0       | 
|top_top     | dft1/dft32/dff_imag_reg[0][10] | 16     | 11    | YES          | NO                 | YES               | 11     | 0       | 
|top_top     | dft1/dft16/LI_real_in_reg[11]  | 9      | 12    | YES          | NO                 | YES               | 12     | 0       | 
|top_top     | dft1/dft16/dff_real_reg[0][11] | 8      | 12    | YES          | NO                 | YES               | 12     | 0       | 
|top_top     | dft1/dft16/LI_imag_in_reg[11]  | 9      | 12    | YES          | NO                 | YES               | 12     | 0       | 
|top_top     | dft1/dft16/dff_imag_reg[0][11] | 8      | 12    | YES          | NO                 | YES               | 12     | 0       | 
|top_top     | dft1/dft8/LI_real_in_reg[12]   | 5      | 13    | YES          | NO                 | YES               | 13     | 0       | 
|top_top     | dft1/dft8/dff1_real_reg[12]    | 4      | 13    | YES          | NO                 | YES               | 13     | 0       | 
|top_top     | dft1/dft8/LI_imag_in_reg[12]   | 5      | 13    | YES          | NO                 | YES               | 13     | 0       | 
|top_top     | dft1/dft8/dff1_imag_reg[12]    | 4      | 13    | YES          | NO                 | YES               | 13     | 0       | 
+------------+--------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |     1|
|2     |CARRY4    |   138|
|3     |DSP48E1   |    67|
|4     |DSP48E1_1 |     4|
|5     |LUT1      |   103|
|6     |LUT2      |   541|
|7     |LUT3      |   108|
|8     |LUT4      |   238|
|9     |LUT5      |   314|
|10    |LUT6      |   644|
|11    |MUXF7     |    31|
|12    |SRL16E    |   122|
|13    |FDCE      |  1593|
|14    |FDPE      |    23|
|15    |FDRE      |   184|
|16    |IBUF      |    24|
|17    |OBUF      |    32|
+------+----------+------+

Report Instance Areas: 
+------+------------------+------------------+------+
|      |Instance          |Module            |Cells |
+------+------------------+------------------+------+
|1     |top               |                  |  4167|
|2     |  dft1            |fft32_top         |  2575|
|3     |    dft16         |stage_16          |   573|
|4     |      butterfly16 |butterfly_16      |    32|
|5     |      mult16      |mult_16           |   324|
|6     |    dft3          |stage_2           |   296|
|7     |      butterfly2  |butterfly_2       |    28|
|8     |      delay       |delay1            |   174|
|9     |    dft32         |stage_32          |   664|
|10    |      butterfly32 |butterfly_32      |    24|
|11    |      mult32      |mult_32           |   436|
|12    |    dft4          |stage_4           |   333|
|13    |      butterfly4  |butterfly_4       |    40|
|14    |      mult4       |mult_4            |   101|
|15    |    dft8          |stage_8           |   439|
|16    |      butterfly8  |butterfly_8       |    28|
|17    |      mult8       |mult_8            |   173|
|18    |  dft2            |ping_pong_access2 |  1473|
+------+------------------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:54 ; elapsed = 00:00:55 . Memory (MB): peak = 1207.316 ; gain = 538.504
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:46 ; elapsed = 00:00:52 . Memory (MB): peak = 1207.316 ; gain = 405.094
Synthesis Optimization Complete : Time (s): cpu = 00:00:54 ; elapsed = 00:00:56 . Memory (MB): peak = 1207.316 ; gain = 538.504
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 240 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1207.316 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
85 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:02 ; elapsed = 00:01:04 . Memory (MB): peak = 1207.316 ; gain = 852.914
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1207.316 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.runs/synth_1/top_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_top_utilization_synth.rpt -pb top_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Dec 15 23:22:02 2022...
