<html><head><link type='text/css' href='style.css' rel='stylesheet'></head><body class='pgBgnd'>
<h3 align='center'>Equations</h3>
<table width='90%' align='center' border='1' cellpadding='0' cellspacing='0'>
<tr><td>
</td></tr><tr><td>
********** Mapped Logic **********
</td></tr><tr><td>
</td></tr><tr><td>
$OpTx$FX_DC$14 <= A(3)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	 XOR 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;$OpTx$FX_DC$14 <= B(3);
</td></tr><tr><td>
</td></tr><tr><td>
$OpTx$XLXI_1/Msub_tem_share0001__or0001/XLXI_1/Msub_tem_share0001__or0001_D2_INV$965 <= ((NOT A(0) AND NOT So AND NOT A(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT A(0) AND Si AND NOT A(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT A(0) AND NOT A(1) AND B(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (So AND NOT Si AND B(1) AND NOT A(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT A(0) AND So AND NOT Si AND B(1) AND B(0)));
</td></tr><tr><td>
</td></tr><tr><td>
$OpTx$XLXI_1/Msub_tem_share0001__or0002/XLXI_1/Msub_tem_share0001__or0002_D2_INV$966 <= ((So AND NOT Si AND B(1) AND B(2) AND NOT A(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (So AND NOT Si AND B(1) AND NOT A(1) AND NOT A(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT A(0) AND So AND NOT Si AND B(1) AND B(2) AND B(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT A(0) AND So AND NOT Si AND B(1) AND NOT A(2) AND B(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT A(0) AND So AND NOT Si AND B(2) AND NOT A(1) AND B(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT A(0) AND NOT So AND NOT A(1) AND NOT A(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT A(0) AND Si AND NOT A(1) AND NOT A(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT A(0) AND NOT A(1) AND NOT A(2) AND B(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (So AND NOT Si AND B(2) AND NOT A(2)));
</td></tr><tr><td>
</td></tr><tr><td>
$OpTx$XLXI_1/tem_mux0000(2)/XLXI_1/tem_mux0000(2)_D2_INV$967 <= NOT (A(2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	 XOR 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;$OpTx$XLXI_1/tem_mux0000(2)/XLXI_1/tem_mux0000(2)_D2_INV$967 <= NOT (((EXP12_.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (A(0) AND So AND Si AND A(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (A(0) AND So AND B(2) AND A(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (A(0) AND NOT So AND NOT Si AND A(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (So AND NOT Si AND NOT B(1) AND B(2) AND NOT B(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (So AND NOT Si AND B(2) AND A(1) AND NOT B(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (A(0) AND So AND NOT Si AND NOT B(1) AND B(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (So AND NOT Si AND NOT B(1) AND B(2) AND A(1))));
</td></tr><tr><td>
</td></tr><tr><td>
Co <= ((
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	$OpTx$XLXI_1/tem_mux0000(2)/XLXI_1/tem_mux0000(2)_D2_INV$967.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (So AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_1/Madd_tem_addsub0001__and0002/XLXI_1/Madd_tem_addsub0001__and0002_D2 AND XLXI_1/tem_mux0000(4)/XLXI_1/tem_mux0000(4)_D2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (Si AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_1/Madd_tem_addsub0001__and0002/XLXI_1/Madd_tem_addsub0001__and0002_D2 AND NOT XLXI_1/tem_mux0000(4)/XLXI_1/tem_mux0000(4)_D2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT A(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_1/Madd_tem_addsub0001__and0002/XLXI_1/Madd_tem_addsub0001__and0002_D2 AND XLXI_1/tem_mux0000(4)/XLXI_1/tem_mux0000(4)_D2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT So AND NOT Si AND B(3) AND A(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT So AND NOT Si AND A(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_1/Madd_tem_addsub0003__or0002/XLXI_1/Madd_tem_addsub0003__or0002_D2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT A(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_1/Madd_tem_addsub0001__and0002/XLXI_1/Madd_tem_addsub0001__and0002_D2 AND XLXI_1/tem_mux0000(4)/XLXI_1/tem_mux0000(4)_D2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT A(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_1/Madd_tem_addsub0001__and0002/XLXI_1/Madd_tem_addsub0001__and0002_D2 AND XLXI_1/tem_mux0000(4)/XLXI_1/tem_mux0000(4)_D2));
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
F(0) <= ((A(0) AND So AND NOT B(0) AND NOT M)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT A(0) AND So AND B(0) AND NOT M)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT A(0) AND NOT So AND Si AND NOT M)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (A(0) AND NOT Si AND NOT Ci AND NOT B(0) AND M)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT A(0) AND NOT Si AND Ci AND NOT B(0) AND M)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (A(0) AND Si AND Ci AND M)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (A(0) AND NOT Si AND B(0) AND NOT M)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (A(0) AND Ci AND B(0) AND M)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT A(0) AND Si AND NOT Ci AND M)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT A(0) AND NOT Ci AND B(0) AND M));
</td></tr><tr><td>
</td></tr><tr><td>
F(1) <= ((EXP23_.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT A(0) AND NOT So AND Si AND NOT Ci AND NOT A(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (So AND Si AND Ci AND NOT A(1) AND M)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT So AND Si AND Ci AND A(1) AND M)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT So AND NOT Si AND M AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_1/Madd_tem_addsub0003__or0001/XLXI_1/Madd_tem_addsub0003__or0001_D2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_1/Madd_tem_addsub0003_Mxor_Result(1)__xor0000/XLXI_1/Madd_tem_addsub0003_Mxor_Result(1)__xor0000_D)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT A(0) AND NOT So AND NOT Si AND A(1) AND M AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_1/Madd_tem_addsub0003__or0001/XLXI_1/Madd_tem_addsub0003__or0001_D2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (EXP17_.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (A(0) AND So AND B(1) AND NOT A(1) AND B(0) AND M)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (A(0) AND NOT So AND NOT Si AND B(0) AND M AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_1/Madd_tem_addsub0003_Mxor_Result(1)__xor0000/XLXI_1/Madd_tem_addsub0003_Mxor_Result(1)__xor0000_D)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT A(0) AND So AND Si AND NOT Ci AND A(1) AND M)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT A(0) AND So AND B(1) AND Ci AND NOT A(1) AND M)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (So AND B(1) AND Ci AND NOT A(1) AND M AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_1/Madd_tem_addsub0003__or0001/XLXI_1/Madd_tem_addsub0003__or0001_D2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (So AND NOT M AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_1/Madd_tem_addsub0003_Mxor_Result(1)__xor0000/XLXI_1/Madd_tem_addsub0003_Mxor_Result(1)__xor0000_D)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT So AND Si AND NOT A(1) AND NOT M)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT Si AND NOT M AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_1/Madd_tem_addsub0003__or0001/XLXI_1/Madd_tem_addsub0003__or0001_D2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_1/Madd_tem_addsub0003_Mxor_Result(1)__xor0000/XLXI_1/Madd_tem_addsub0003_Mxor_Result(1)__xor0000_D)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (A(0) AND So AND Si AND NOT A(1) AND M)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (A(0) AND NOT So AND Si AND A(1) AND M));
</td></tr><tr><td>
</td></tr><tr><td>
F(2) <= ((EXP28_.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (So AND M AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$XLXI_1/tem_mux0000(2)/XLXI_1/tem_mux0000(2)_D2_INV$967 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_1/Msub_tem_share0001_Mxor_Result(2)__xor0000/XLXI_1/Msub_tem_share0001_Mxor_Result(2)__xor0000_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$XLXI_1/Msub_tem_share0001__or0001/XLXI_1/Msub_tem_share0001__or0001_D2_INV$965)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (So AND M AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$XLXI_1/tem_mux0000(2)/XLXI_1/tem_mux0000(2)_D2_INV$967 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_1/Msub_tem_share0001_Mxor_Result(2)__xor0000/XLXI_1/Msub_tem_share0001_Mxor_Result(2)__xor0000_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	$OpTx$XLXI_1/Msub_tem_share0001__or0001/XLXI_1/Msub_tem_share0001__or0001_D2_INV$965)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT So AND Si AND M AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$XLXI_1/tem_mux0000(2)/XLXI_1/tem_mux0000(2)_D2_INV$967 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$XLXI_1/Msub_tem_share0001__or0001/XLXI_1/Msub_tem_share0001__or0001_D2_INV$965)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT So AND NOT Si AND M AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_1/Madd_tem_addsub0003__or0001/XLXI_1/Madd_tem_addsub0003__or0001_D2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_1/Madd_tem_addsub0003_Mxor_Result(2)__xor0000/XLXI_1/Madd_tem_addsub0003_Mxor_Result(2)__xor0000_D)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (So AND B(1) AND NOT A(1) AND B(0) AND M AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$XLXI_1/tem_mux0000(2)/XLXI_1/tem_mux0000(2)_D2_INV$967)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (EXP31_.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (So AND NOT M AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_1/Madd_tem_addsub0003_Mxor_Result(2)__xor0000/XLXI_1/Madd_tem_addsub0003_Mxor_Result(2)__xor0000_D)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (So AND M AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$XLXI_1/tem_mux0000(2)/XLXI_1/tem_mux0000(2)_D2_INV$967 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_1/Madd_tem_addsub0001__and0000/XLXI_1/Madd_tem_addsub0001__and0000_D2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT So AND Si AND NOT M AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_1/Msub_tem_share0001_Mxor_Result(2)__xor0000/XLXI_1/Msub_tem_share0001_Mxor_Result(2)__xor0000_D)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT Si AND NOT M AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_1/Madd_tem_addsub0003__or0002/XLXI_1/Madd_tem_addsub0003__or0002_D2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_1/Madd_tem_addsub0003_Mxor_Result(2)__xor0000/XLXI_1/Madd_tem_addsub0003_Mxor_Result(2)__xor0000_D)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (Si AND M AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$XLXI_1/tem_mux0000(2)/XLXI_1/tem_mux0000(2)_D2_INV$967 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_1/Msub_tem_share0001_Mxor_Result(2)__xor0000/XLXI_1/Msub_tem_share0001_Mxor_Result(2)__xor0000_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	$OpTx$XLXI_1/Msub_tem_share0001__or0001/XLXI_1/Msub_tem_share0001__or0001_D2_INV$965)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (Si AND M AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$XLXI_1/tem_mux0000(2)/XLXI_1/tem_mux0000(2)_D2_INV$967 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_1/Madd_tem_addsub0001__and0000/XLXI_1/Madd_tem_addsub0001__and0000_D2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (So AND NOT B(1) AND NOT A(1) AND M AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$XLXI_1/tem_mux0000(2)/XLXI_1/tem_mux0000(2)_D2_INV$967 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$XLXI_1/Msub_tem_share0001__or0001/XLXI_1/Msub_tem_share0001__or0001_D2_INV$965)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (So AND NOT Si AND B(1) AND A(1) AND M AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$XLXI_1/tem_mux0000(2)/XLXI_1/tem_mux0000(2)_D2_INV$967 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$XLXI_1/Msub_tem_share0001__or0001/XLXI_1/Msub_tem_share0001__or0001_D2_INV$965)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (So AND B(1) AND A(1) AND M AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	$OpTx$XLXI_1/tem_mux0000(2)/XLXI_1/tem_mux0000(2)_D2_INV$967 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_1/Madd_tem_addsub0001__and0000/XLXI_1/Madd_tem_addsub0001__and0000_D2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	$OpTx$XLXI_1/Msub_tem_share0001__or0001/XLXI_1/Msub_tem_share0001__or0001_D2_INV$965)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT So AND Si AND A(2) AND M AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	$OpTx$XLXI_1/tem_mux0000(2)/XLXI_1/tem_mux0000(2)_D2_INV$967 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_1/Madd_tem_addsub0001__and0000/XLXI_1/Madd_tem_addsub0001__and0000_D2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	$OpTx$XLXI_1/Msub_tem_share0001__or0001/XLXI_1/Msub_tem_share0001__or0001_D2_INV$965));
</td></tr><tr><td>
</td></tr><tr><td>
F(3) <= ((EXP24_.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (So AND NOT M AND $OpTx$FX_DC$14)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (So AND M AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_1/Madd_tem_addsub0001__and0002/XLXI_1/Madd_tem_addsub0001__and0002_D2 AND XLXI_1/tem_mux0000(3)/XLXI_1/tem_mux0000(3)_D2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (Si AND M AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_1/Madd_tem_addsub0001__and0002/XLXI_1/Madd_tem_addsub0001__and0002_D2 AND XLXI_1/tem_mux0000(3)/XLXI_1/tem_mux0000(3)_D2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT So AND NOT Si AND NOT M AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_1/Madd_tem_addsub0003__or0002/XLXI_1/Madd_tem_addsub0003__or0002_D2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$XLXI_1/tem_mux0000(2)/XLXI_1/tem_mux0000(2)_D2_INV$967 AND NOT XLXI_1/tem_mux0000(3)/XLXI_1/tem_mux0000(3)_D2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	$OpTx$XLXI_1/Msub_tem_share0001__or0002/XLXI_1/Msub_tem_share0001__or0002_D2_INV$966)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT So AND NOT Si AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_1/Madd_tem_addsub0003__or0002/XLXI_1/Madd_tem_addsub0003__or0002_D2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$XLXI_1/tem_mux0000(2)/XLXI_1/tem_mux0000(2)_D2_INV$967 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_1/Madd_tem_addsub0003_Mxor_Result(2)__xor0000/XLXI_1/Madd_tem_addsub0003_Mxor_Result(2)__xor0000_D AND NOT XLXI_1/tem_mux0000(3)/XLXI_1/tem_mux0000(3)_D2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	$OpTx$XLXI_1/Msub_tem_share0001__or0002/XLXI_1/Msub_tem_share0001__or0002_D2_INV$966)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (EXP27_.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT So AND Si AND NOT A(3) AND NOT M)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT Si AND B(3) AND A(3) AND NOT M)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT So AND NOT Si AND M AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_1/Madd_tem_addsub0003__or0002/XLXI_1/Madd_tem_addsub0003__or0002_D2 AND NOT $OpTx$FX_DC$14)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT So AND NOT Si AND M AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_1/Madd_tem_addsub0003__or0002/XLXI_1/Madd_tem_addsub0003__or0002_D2 AND $OpTx$FX_DC$14)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (So AND Si AND NOT M AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$XLXI_1/tem_mux0000(2)/XLXI_1/tem_mux0000(2)_D2_INV$967 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_1/Madd_tem_addsub0003_Mxor_Result(2)__xor0000/XLXI_1/Madd_tem_addsub0003_Mxor_Result(2)__xor0000_D AND NOT XLXI_1/tem_mux0000(3)/XLXI_1/tem_mux0000(3)_D2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	$OpTx$XLXI_1/Msub_tem_share0001__or0002/XLXI_1/Msub_tem_share0001__or0002_D2_INV$966)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT So AND NOT Si AND NOT A(3) AND M AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_1/Madd_tem_addsub0001__and0002/XLXI_1/Madd_tem_addsub0001__and0002_D2 AND $OpTx$FX_DC$14)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT So AND Si AND A(2) AND NOT M AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$XLXI_1/tem_mux0000(2)/XLXI_1/tem_mux0000(2)_D2_INV$967 AND NOT XLXI_1/tem_mux0000(3)/XLXI_1/tem_mux0000(3)_D2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	$OpTx$XLXI_1/Msub_tem_share0001__or0002/XLXI_1/Msub_tem_share0001__or0002_D2_INV$966)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT Si AND NOT M AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_1/Madd_tem_addsub0003__or0002/XLXI_1/Madd_tem_addsub0003__or0002_D2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$XLXI_1/tem_mux0000(2)/XLXI_1/tem_mux0000(2)_D2_INV$967 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_1/Madd_tem_addsub0003_Mxor_Result(2)__xor0000/XLXI_1/Madd_tem_addsub0003_Mxor_Result(2)__xor0000_D AND NOT XLXI_1/tem_mux0000(3)/XLXI_1/tem_mux0000(3)_D2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	$OpTx$XLXI_1/Msub_tem_share0001__or0002/XLXI_1/Msub_tem_share0001__or0002_D2_INV$966)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT So AND NOT Si AND M AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_1/Madd_tem_addsub0003__or0001/XLXI_1/Madd_tem_addsub0003__or0001_D2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$XLXI_1/tem_mux0000(2)/XLXI_1/tem_mux0000(2)_D2_INV$967 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_1/Madd_tem_addsub0003_Mxor_Result(2)__xor0000/XLXI_1/Madd_tem_addsub0003_Mxor_Result(2)__xor0000_D AND NOT XLXI_1/tem_mux0000(3)/XLXI_1/tem_mux0000(3)_D2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	$OpTx$XLXI_1/Msub_tem_share0001__or0002/XLXI_1/Msub_tem_share0001__or0002_D2_INV$966)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT A(0) AND So AND B(1) AND B(2) AND Ci AND A(1) AND A(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	B(0) AND M AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_1/tem_mux0000(3)/XLXI_1/tem_mux0000(3)_D2));
</td></tr><tr><td>
</td></tr><tr><td>
XLXI_1/Madd_tem_addsub0001__and0000/XLXI_1/Madd_tem_addsub0001__and0000_D2 <= ((NOT A(0) AND NOT So AND Ci)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT A(0) AND Si AND Ci)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT A(0) AND Ci AND B(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (A(0) AND So AND NOT Si AND Ci AND NOT B(0)));
</td></tr><tr><td>
</td></tr><tr><td>
XLXI_1/Madd_tem_addsub0001__and0002/XLXI_1/Madd_tem_addsub0001__and0002_D2 <= (($OpTx$FX_DC$14.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (A(0) AND So AND NOT Si AND B(1) AND NOT B(2) AND B(3) AND Ci AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(1) AND NOT A(2) AND NOT B(0) AND A(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (A(0) AND So AND NOT Si AND NOT B(1) AND B(2) AND B(3) AND Ci AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(1) AND NOT A(2) AND NOT B(0) AND A(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT A(0) AND So AND NOT Si AND B(1) AND NOT B(2) AND B(3) AND Ci AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(1) AND NOT A(2) AND B(0) AND A(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT A(0) AND So AND NOT Si AND NOT B(1) AND B(2) AND B(3) AND Ci AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(1) AND A(2) AND B(0) AND A(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT A(0) AND So AND NOT Si AND NOT B(1) AND NOT B(2) AND B(3) AND Ci AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(1) AND NOT A(2) AND B(0) AND A(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_1/Madd_tem_addsub0003_Mxor_Result(1)__xor0000/XLXI_1/Madd_tem_addsub0003_Mxor_Result(1)__xor0000_D.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (A(0) AND So AND NOT Si AND B(1) AND B(2) AND NOT B(3) AND Ci AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(1) AND A(2) AND NOT B(0) AND NOT A(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (A(0) AND So AND NOT Si AND NOT B(1) AND NOT B(2) AND B(3) AND Ci AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(1) AND A(2) AND NOT B(0) AND NOT A(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (A(0) AND So AND NOT Si AND NOT B(1) AND NOT B(2) AND NOT B(3) AND Ci AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(1) AND A(2) AND NOT B(0) AND A(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT A(0) AND So AND NOT Si AND B(1) AND B(2) AND NOT B(3) AND Ci AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(1) AND A(2) AND B(0) AND NOT A(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT A(0) AND So AND NOT Si AND NOT B(1) AND B(2) AND NOT B(3) AND Ci AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(1) AND A(2) AND B(0) AND NOT A(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT A(0) AND So AND Si AND Ci AND A(1) AND A(2) AND A(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT A(0) AND NOT So AND Si AND Ci AND NOT A(1) AND NOT A(2) AND NOT A(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT A(0) AND NOT So AND NOT Si AND Ci AND A(1) AND A(2) AND A(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT A(0) AND So AND B(1) AND B(2) AND B(3) AND Ci AND A(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(2) AND B(0) AND A(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (A(0) AND So AND NOT Si AND B(1) AND B(2) AND B(3) AND Ci AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(1) AND A(2) AND NOT B(0) AND A(3)));
</td></tr><tr><td>
</td></tr><tr><td>
XLXI_1/Madd_tem_addsub0003_Mxor_Result(1)__xor0000/XLXI_1/Madd_tem_addsub0003_Mxor_Result(1)__xor0000_D <= A(1)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	 XOR 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXI_1/Madd_tem_addsub0003_Mxor_Result(1)__xor0000/XLXI_1/Madd_tem_addsub0003_Mxor_Result(1)__xor0000_D <= B(1);
</td></tr><tr><td>
</td></tr><tr><td>
XLXI_1/Madd_tem_addsub0003_Mxor_Result(2)__xor0000/XLXI_1/Madd_tem_addsub0003_Mxor_Result(2)__xor0000_D <= A(2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	 XOR 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXI_1/Madd_tem_addsub0003_Mxor_Result(2)__xor0000/XLXI_1/Madd_tem_addsub0003_Mxor_Result(2)__xor0000_D <= B(2);
</td></tr><tr><td>
</td></tr><tr><td>
XLXI_1/Madd_tem_addsub0003__or0001/XLXI_1/Madd_tem_addsub0003__or0001_D2 <= ((B(1) AND A(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (A(0) AND A(1) AND B(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (A(0) AND B(1) AND Ci)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (A(0) AND B(1) AND B(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (A(0) AND Ci AND A(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (B(1) AND Ci AND B(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (Ci AND A(1) AND B(0)));
</td></tr><tr><td>
</td></tr><tr><td>
XLXI_1/Madd_tem_addsub0003__or0002/XLXI_1/Madd_tem_addsub0003__or0002_D2 <= ((B(1) AND A(1) AND A(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (A(0) AND B(1) AND B(2) AND Ci)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (A(0) AND B(1) AND B(2) AND B(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (Ci AND A(1) AND A(2) AND B(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	$OpTx$XLXI_1/Msub_tem_share0001__or0002/XLXI_1/Msub_tem_share0001__or0002_D2_INV$966.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (A(0) AND B(1) AND Ci AND A(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (A(0) AND B(1) AND A(2) AND B(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (A(0) AND Ci AND A(1) AND A(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (A(0) AND A(1) AND A(2) AND B(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (B(1) AND Ci AND A(2) AND B(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (B(1) AND B(2) AND A(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (A(0) AND B(2) AND Ci AND A(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (A(0) AND B(2) AND A(1) AND B(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (B(1) AND B(2) AND Ci AND B(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (B(2) AND Ci AND A(1) AND B(0)));
</td></tr><tr><td>
</td></tr><tr><td>
XLXI_1/Msub_tem_share0001_Mxor_Result(2)__xor0000/XLXI_1/Msub_tem_share0001_Mxor_Result(2)__xor0000_D <= ((NOT So AND NOT A(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (Si AND NOT A(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT B(2) AND NOT A(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (So AND NOT Si AND B(2) AND A(2)));
</td></tr><tr><td>
</td></tr><tr><td>
XLXI_1/tem_mux0000(3)/XLXI_1/tem_mux0000(3)_D2 <= ((EXP19_.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT A(0) AND So AND Si AND A(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT So AND NOT A(1) AND A(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$XLXI_1/Msub_tem_share0001__or0002/XLXI_1/Msub_tem_share0001__or0002_D2_INV$966)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (Si AND NOT A(1) AND A(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$XLXI_1/Msub_tem_share0001__or0002/XLXI_1/Msub_tem_share0001__or0002_D2_INV$966)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (Si AND NOT A(2) AND A(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$XLXI_1/Msub_tem_share0001__or0002/XLXI_1/Msub_tem_share0001__or0002_D2_INV$966)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (A(0) AND So AND B(3) AND A(1) AND A(2) AND NOT A(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (EXP22_.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT A(0) AND NOT So AND NOT Si AND A(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT So AND Si AND A(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$XLXI_1/Msub_tem_share0001__or0002/XLXI_1/Msub_tem_share0001__or0002_D2_INV$966)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT So AND NOT A(2) AND A(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$XLXI_1/Msub_tem_share0001__or0002/XLXI_1/Msub_tem_share0001__or0002_D2_INV$966)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (So AND NOT Si AND B(3) AND A(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	$OpTx$XLXI_1/Msub_tem_share0001__or0002/XLXI_1/Msub_tem_share0001__or0002_D2_INV$966)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (So AND NOT Si AND NOT B(3) AND NOT A(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	$OpTx$XLXI_1/Msub_tem_share0001__or0002/XLXI_1/Msub_tem_share0001__or0002_D2_INV$966)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT A(0) AND So AND Si AND A(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	$OpTx$XLXI_1/Msub_tem_share0001__or0002/XLXI_1/Msub_tem_share0001__or0002_D2_INV$966)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT A(0) AND NOT So AND NOT Si AND A(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	$OpTx$XLXI_1/Msub_tem_share0001__or0002/XLXI_1/Msub_tem_share0001__or0002_D2_INV$966)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (So AND NOT Si AND B(3) AND NOT A(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$XLXI_1/Msub_tem_share0001__or0002/XLXI_1/Msub_tem_share0001__or0002_D2_INV$966)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (So AND NOT Si AND NOT B(3) AND A(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$XLXI_1/Msub_tem_share0001__or0002/XLXI_1/Msub_tem_share0001__or0002_D2_INV$966)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (A(0) AND So AND NOT Si AND NOT B(3) AND A(1) AND A(2) AND A(3)));
</td></tr><tr><td>
</td></tr><tr><td>
XLXI_1/tem_mux0000(4)/XLXI_1/tem_mux0000(4)_D2 <= ((NOT A(0) AND NOT So AND Si AND NOT A(1) AND NOT A(2) AND NOT A(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (So AND NOT Si AND B(1) AND B(2) AND B(3) AND NOT A(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (So AND NOT Si AND B(1) AND B(2) AND NOT A(1) AND NOT A(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (So AND NOT Si AND B(1) AND B(3) AND NOT A(1) AND NOT A(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (So AND NOT Si AND B(1) AND NOT A(1) AND NOT A(2) AND NOT A(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (Co_OBUF.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT A(0) AND So AND NOT Si AND B(1) AND NOT A(2) AND B(0) AND NOT A(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT A(0) AND So AND NOT Si AND B(2) AND B(3) AND NOT A(1) AND B(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT A(0) AND So AND NOT Si AND B(2) AND NOT A(1) AND B(0) AND NOT A(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT A(0) AND So AND NOT Si AND B(3) AND NOT A(1) AND NOT A(2) AND B(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT A(0) AND So AND NOT Si AND NOT A(1) AND NOT A(2) AND B(0) AND NOT A(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (So AND NOT Si AND B(3) AND NOT A(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (So AND NOT Si AND B(2) AND B(3) AND NOT A(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (So AND NOT Si AND B(2) AND NOT A(2) AND NOT A(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (A(0) AND So AND Si AND A(1) AND A(2) AND A(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (A(0) AND NOT So AND NOT Si AND A(1) AND A(2) AND A(3)));
</td></tr><tr><td>
</td></tr><tr><td>
Z <= NOT (((NOT A(0) AND So AND B(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (So AND B(1) AND NOT A(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT So AND Si AND NOT A(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (EXP7_.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT A(0) AND NOT So AND Si)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (So AND B(2) AND NOT A(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (So AND NOT B(2) AND A(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT So AND Si AND NOT A(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT Si AND B(2) AND A(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (A(0) AND NOT Si AND B(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (So AND B(3) AND NOT A(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT So AND Si AND NOT A(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT Si AND B(1) AND A(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT Si AND B(3) AND A(3))));
</td></tr><tr><td>
Register Legend:
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; FDCPE (Q,D,C,CLR,PRE,CE); 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; FTCPE (Q,D,C,CLR,PRE,CE); 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; LDCP  (Q,D,G,CLR,PRE); 
</td></tr><tr><td>
</td></tr>
</table>
<form><span class="pgRef"><table width="90%" align="center"><tr>
<td align="left"><input type="button" onclick="javascript:parent.leftnav.showTop()" onmouseover="window.status='goto top of page'; return true;" onmouseout="window.status=''" value="back to top"></td>
<td align="right"><input type="button" onclick="window.print()" onmouseover="window.status='print page'; return true;" onmouseout="window.status=''" value="print page"></td>
</tr></table></span></form>
</body></html>
