Analysis & Synthesis report for bus
Fri Sep 03 17:15:24 2021
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |bridge_module|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state
  9. State Machine - |bridge_module|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|state
 10. State Machine - |bridge_module|slave_port:SLAVE_PORT|burst_state
 11. State Machine - |bridge_module|slave_port:SLAVE_PORT|state
 12. State Machine - |bridge_module|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_state
 13. State Machine - |bridge_module|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_state
 14. State Machine - |bridge_module|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|addr_state
 15. State Machine - |bridge_module|uart_port:UART_TX|uart_rx:UART_RX|state
 16. State Machine - |bridge_module|uart_port:UART_TX|uart_tx:UART_TX|state
 17. Registers Removed During Synthesis
 18. Removed Registers Triggering Further Register Optimizations
 19. General Register Statistics
 20. Inverted Register Statistics
 21. Multiplexer Restructuring Statistics (Restructuring Performed)
 22. Parameter Settings for User Entity Instance: Top-level Entity: |bridge_module
 23. Parameter Settings for User Entity Instance: uart_port:UART_TX
 24. Parameter Settings for User Entity Instance: uart_port:UART_TX|uart_tx:UART_TX
 25. Parameter Settings for User Entity Instance: uart_port:UART_TX|uart_rx:UART_RX
 26. Parameter Settings for User Entity Instance: slave_port:SLAVE_PORT
 27. Parameter Settings for User Entity Instance: slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT
 28. Parameter Settings for User Entity Instance: slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT
 29. Parameter Settings for User Entity Instance: master_port:MASTER_PORT
 30. Parameter Settings for User Entity Instance: master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT
 31. Parameter Settings for User Entity Instance: master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT
 32. Parameter Settings for User Entity Instance: bridge:BRIDGE
 33. Port Connectivity Checks: "master_port:MASTER_PORT"
 34. Port Connectivity Checks: "slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT"
 35. Port Connectivity Checks: "slave_port:SLAVE_PORT"
 36. Port Connectivity Checks: "uart_port:UART_TX"
 37. Post-Synthesis Netlist Statistics for Top Partition
 38. Elapsed Time Per Partition
 39. Analysis & Synthesis Messages
 40. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Sep 03 17:15:24 2021       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; bus                                         ;
; Top-level Entity Name              ; bridge_module                               ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 226                                         ;
;     Total combinational functions  ; 224                                         ;
;     Dedicated logic registers      ; 113                                         ;
; Total registers                    ; 113                                         ;
; Total pins                         ; 38                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; bridge_module      ; bus                ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                   ;
+----------------------------------+-----------------+------------------------+--------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path                                                                     ; Library ;
+----------------------------------+-----------------+------------------------+--------------------------------------------------------------------------------------------------+---------+
; uart_tx.v                        ; yes             ; User Verilog HDL File  ; D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/uart_tx.v         ;         ;
; uart_rx.v                        ; yes             ; User Verilog HDL File  ; D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/uart_rx.v         ;         ;
; master_port.v                    ; yes             ; User Verilog HDL File  ; D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/master_port.v     ;         ;
; master_out_port.v                ; yes             ; User Verilog HDL File  ; D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/master_out_port.v ;         ;
; master_in_port.v                 ; yes             ; User Verilog HDL File  ; D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/master_in_port.v  ;         ;
; slave_out_port.v                 ; yes             ; User Verilog HDL File  ; D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/slave_out_port.v  ;         ;
; slave_in_port.v                  ; yes             ; User Verilog HDL File  ; D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/slave_in_port.v   ;         ;
; slave_port.v                     ; yes             ; User Verilog HDL File  ; D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/slave_port.v      ;         ;
; uart_port.v                      ; yes             ; User Verilog HDL File  ; D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/uart_port.v       ;         ;
; bridge.v                         ; yes             ; User Verilog HDL File  ; D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge.v          ;         ;
; bridge_module.v                  ; yes             ; User Verilog HDL File  ; D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge_module.v   ;         ;
+----------------------------------+-----------------+------------------------+--------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                 ;
+---------------------------------------------+---------------+
; Resource                                    ; Usage         ;
+---------------------------------------------+---------------+
; Estimated Total logic elements              ; 226           ;
;                                             ;               ;
; Total combinational functions               ; 224           ;
; Logic element usage by number of LUT inputs ;               ;
;     -- 4 input functions                    ; 98            ;
;     -- 3 input functions                    ; 47            ;
;     -- <=2 input functions                  ; 79            ;
;                                             ;               ;
; Logic elements by mode                      ;               ;
;     -- normal mode                          ; 156           ;
;     -- arithmetic mode                      ; 68            ;
;                                             ;               ;
; Total registers                             ; 113           ;
;     -- Dedicated logic registers            ; 113           ;
;     -- I/O registers                        ; 0             ;
;                                             ;               ;
; I/O pins                                    ; 38            ;
;                                             ;               ;
; Embedded Multiplier 9-bit elements          ; 0             ;
;                                             ;               ;
; Maximum fan-out node                        ; bus_clk~input ;
; Maximum fan-out                             ; 112           ;
; Total fan-out                               ; 1145          ;
; Average fan-out                             ; 2.77          ;
+---------------------------------------------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                          ;
+-----------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                    ; Entity Name     ; Library Name ;
+-----------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------+-----------------+--------------+
; |bridge_module                          ; 224 (0)             ; 113 (0)                   ; 0           ; 0            ; 0       ; 0         ; 38   ; 0            ; |bridge_module                                                         ; bridge_module   ; work         ;
;    |master_port:MASTER_PORT|            ; 60 (0)              ; 43 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bridge_module|master_port:MASTER_PORT                                 ; master_port     ; work         ;
;       |master_out_port:MASTER_OUT_PORT| ; 60 (60)             ; 43 (43)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bridge_module|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT ; master_out_port ; work         ;
;    |slave_port:SLAVE_PORT|              ; 164 (80)            ; 69 (29)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bridge_module|slave_port:SLAVE_PORT                                   ; slave_port      ; work         ;
;       |slave_in_port:SLAVE_IN_PORT|     ; 73 (73)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bridge_module|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT       ; slave_in_port   ; work         ;
;       |slave_out_port:SLAVE_OUT_PORT|   ; 11 (11)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bridge_module|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT     ; slave_out_port  ; work         ;
;    |uart_port:UART_TX|                  ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bridge_module|uart_port:UART_TX                                       ; uart_port       ; work         ;
;       |uart_tx:UART_TX|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bridge_module|uart_port:UART_TX|uart_tx:UART_TX                       ; uart_tx         ; work         ;
+-----------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |bridge_module|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------------------+-----------------+--------------+---------------------------+----------------------------+-----------------------+----------------+---------------------+---------------------+--------------------------------+---------------------------+---------------------------+--------------------------+--------------------------------+----------------------+---------------------+-----------------------+--------------------+-------------+
; Name                           ; state.READ_WAIT ; state.FINISH ; state.TRANSMIT_DATA_BURST ; state.WAIT_HANDSHAKE_BURST ; state.FIRST_BIT_BURST ; state.WAIT_BUS ; state.TRANSMIT_ADDR ; state.TRANSMIT_DATA ; state.TRANSMIT_BURST_FIRST_BIT ; state.TRANSMIT_BURST_DATA ; state.TRANSMIT_BURST_ADDR ; state.TRANSMIT_ADDR_DATA ; state.TRANSMIT_BURST_ADDR_DATA ; state.WAIT_HANDSHAKE ; state.WAIT_APPROVAL ; state.TRANSMIT_SELECT ; state.WAIT_ARBITOR ; state.00000 ;
+--------------------------------+-----------------+--------------+---------------------------+----------------------------+-----------------------+----------------+---------------------+---------------------+--------------------------------+---------------------------+---------------------------+--------------------------+--------------------------------+----------------------+---------------------+-----------------------+--------------------+-------------+
; state.00000                    ; 0               ; 0            ; 0                         ; 0                          ; 0                     ; 0              ; 0                   ; 0                   ; 0                              ; 0                         ; 0                         ; 0                        ; 0                              ; 0                    ; 0                   ; 0                     ; 0                  ; 0           ;
; state.WAIT_ARBITOR             ; 0               ; 0            ; 0                         ; 0                          ; 0                     ; 0              ; 0                   ; 0                   ; 0                              ; 0                         ; 0                         ; 0                        ; 0                              ; 0                    ; 0                   ; 0                     ; 1                  ; 1           ;
; state.TRANSMIT_SELECT          ; 0               ; 0            ; 0                         ; 0                          ; 0                     ; 0              ; 0                   ; 0                   ; 0                              ; 0                         ; 0                         ; 0                        ; 0                              ; 0                    ; 0                   ; 1                     ; 0                  ; 1           ;
; state.WAIT_APPROVAL            ; 0               ; 0            ; 0                         ; 0                          ; 0                     ; 0              ; 0                   ; 0                   ; 0                              ; 0                         ; 0                         ; 0                        ; 0                              ; 0                    ; 1                   ; 0                     ; 0                  ; 1           ;
; state.WAIT_HANDSHAKE           ; 0               ; 0            ; 0                         ; 0                          ; 0                     ; 0              ; 0                   ; 0                   ; 0                              ; 0                         ; 0                         ; 0                        ; 0                              ; 1                    ; 0                   ; 0                     ; 0                  ; 1           ;
; state.TRANSMIT_BURST_ADDR_DATA ; 0               ; 0            ; 0                         ; 0                          ; 0                     ; 0              ; 0                   ; 0                   ; 0                              ; 0                         ; 0                         ; 0                        ; 1                              ; 0                    ; 0                   ; 0                     ; 0                  ; 1           ;
; state.TRANSMIT_ADDR_DATA       ; 0               ; 0            ; 0                         ; 0                          ; 0                     ; 0              ; 0                   ; 0                   ; 0                              ; 0                         ; 0                         ; 1                        ; 0                              ; 0                    ; 0                   ; 0                     ; 0                  ; 1           ;
; state.TRANSMIT_BURST_ADDR      ; 0               ; 0            ; 0                         ; 0                          ; 0                     ; 0              ; 0                   ; 0                   ; 0                              ; 0                         ; 1                         ; 0                        ; 0                              ; 0                    ; 0                   ; 0                     ; 0                  ; 1           ;
; state.TRANSMIT_BURST_DATA      ; 0               ; 0            ; 0                         ; 0                          ; 0                     ; 0              ; 0                   ; 0                   ; 0                              ; 1                         ; 0                         ; 0                        ; 0                              ; 0                    ; 0                   ; 0                     ; 0                  ; 1           ;
; state.TRANSMIT_BURST_FIRST_BIT ; 0               ; 0            ; 0                         ; 0                          ; 0                     ; 0              ; 0                   ; 0                   ; 1                              ; 0                         ; 0                         ; 0                        ; 0                              ; 0                    ; 0                   ; 0                     ; 0                  ; 1           ;
; state.TRANSMIT_DATA            ; 0               ; 0            ; 0                         ; 0                          ; 0                     ; 0              ; 0                   ; 1                   ; 0                              ; 0                         ; 0                         ; 0                        ; 0                              ; 0                    ; 0                   ; 0                     ; 0                  ; 1           ;
; state.TRANSMIT_ADDR            ; 0               ; 0            ; 0                         ; 0                          ; 0                     ; 0              ; 1                   ; 0                   ; 0                              ; 0                         ; 0                         ; 0                        ; 0                              ; 0                    ; 0                   ; 0                     ; 0                  ; 1           ;
; state.WAIT_BUS                 ; 0               ; 0            ; 0                         ; 0                          ; 0                     ; 1              ; 0                   ; 0                   ; 0                              ; 0                         ; 0                         ; 0                        ; 0                              ; 0                    ; 0                   ; 0                     ; 0                  ; 1           ;
; state.FIRST_BIT_BURST          ; 0               ; 0            ; 0                         ; 0                          ; 1                     ; 0              ; 0                   ; 0                   ; 0                              ; 0                         ; 0                         ; 0                        ; 0                              ; 0                    ; 0                   ; 0                     ; 0                  ; 1           ;
; state.WAIT_HANDSHAKE_BURST     ; 0               ; 0            ; 0                         ; 1                          ; 0                     ; 0              ; 0                   ; 0                   ; 0                              ; 0                         ; 0                         ; 0                        ; 0                              ; 0                    ; 0                   ; 0                     ; 0                  ; 1           ;
; state.TRANSMIT_DATA_BURST      ; 0               ; 0            ; 1                         ; 0                          ; 0                     ; 0              ; 0                   ; 0                   ; 0                              ; 0                         ; 0                         ; 0                        ; 0                              ; 0                    ; 0                   ; 0                     ; 0                  ; 1           ;
; state.FINISH                   ; 0               ; 1            ; 0                         ; 0                          ; 0                     ; 0              ; 0                   ; 0                   ; 0                              ; 0                         ; 0                         ; 0                        ; 0                              ; 0                    ; 0                   ; 0                     ; 0                  ; 1           ;
; state.READ_WAIT                ; 1               ; 0            ; 0                         ; 0                          ; 0                     ; 0              ; 0                   ; 0                   ; 0                              ; 0                         ; 0                         ; 0                        ; 0                              ; 0                    ; 0                   ; 0                     ; 0                  ; 1           ;
+--------------------------------+-----------------+--------------+---------------------------+----------------------------+-----------------------+----------------+---------------------+---------------------+--------------------------------+---------------------------+---------------------------+--------------------------+--------------------------------+----------------------+---------------------+-----------------------+--------------------+-------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------+
; State Machine - |bridge_module|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|state ;
+----------------------+-----------+--------------------+------------------------------------+
; Name                 ; state.000 ; state.RECEIVE_DATA ; state.WAIT_HANDSHAKE               ;
+----------------------+-----------+--------------------+------------------------------------+
; state.000            ; 0         ; 0                  ; 0                                  ;
; state.WAIT_HANDSHAKE ; 1         ; 0                  ; 1                                  ;
; state.RECEIVE_DATA   ; 1         ; 1                  ; 0                                  ;
+----------------------+-----------+--------------------+------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------+
; State Machine - |bridge_module|slave_port:SLAVE_PORT|burst_state ;
+-------------------------------+----------------------------------+
; Name                          ; burst_state.BURST_BIT_RECIEVE    ;
+-------------------------------+----------------------------------+
; burst_state.000               ; 0                                ;
; burst_state.BURST_BIT_RECIEVE ; 1                                ;
+-------------------------------+----------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------+
; State Machine - |bridge_module|slave_port:SLAVE_PORT|state                ;
+-----------------+-------------+-------------+-----------+-----------------+
; Name            ; state.VALID ; state.SPLIT ; state.001 ; state.BURST_END ;
+-----------------+-------------+-------------+-----------+-----------------+
; state.001       ; 0           ; 0           ; 0         ; 0               ;
; state.SPLIT     ; 0           ; 1           ; 1         ; 0               ;
; state.VALID     ; 1           ; 0           ; 1         ; 0               ;
; state.BURST_END ; 0           ; 0           ; 1         ; 1               ;
+-----------------+-------------+-------------+-----------+-----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------+
; State Machine - |bridge_module|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_state ;
+--------------------------+--------------------------+-----------------+-----------------------+
; Name                     ; data_state.DATA_TRANSMIT ; data_state.IDLE ; data_state.0000       ;
+--------------------------+--------------------------+-----------------+-----------------------+
; data_state.IDLE          ; 0                        ; 0               ; 0                     ;
; data_state.DATA_TRANSMIT ; 1                        ; 1               ; 0                     ;
; data_state.0000          ; 0                        ; 1               ; 1                     ;
+--------------------------+--------------------------+-----------------+-----------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------+
; State Machine - |bridge_module|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_state       ;
+---------------------------+-----------------+-------------------------+---------------------------+
; Name                      ; data_state.1101 ; data_state.DATA_RECIEVE ; data_state.DATA_BURST_GAP ;
+---------------------------+-----------------+-------------------------+---------------------------+
; data_state.1101           ; 0               ; 0                       ; 0                         ;
; data_state.DATA_BURST_GAP ; 1               ; 0                       ; 1                         ;
; data_state.DATA_RECIEVE   ; 1               ; 1                       ; 0                         ;
+---------------------------+-----------------+-------------------------+---------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |bridge_module|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|addr_state                                             ;
+--------------------------------+-------------------------+--------------------------------+---------------------------+-----------------+
; Name                           ; addr_state.ADDR_RECIEVE ; addr_state.ADDR_WAIT_HANDSHAKE ; addr_state.ADDR_INC_BURST ; addr_state.1101 ;
+--------------------------------+-------------------------+--------------------------------+---------------------------+-----------------+
; addr_state.1101                ; 0                       ; 0                              ; 0                         ; 0               ;
; addr_state.ADDR_INC_BURST      ; 0                       ; 0                              ; 1                         ; 1               ;
; addr_state.ADDR_WAIT_HANDSHAKE ; 0                       ; 1                              ; 0                         ; 1               ;
; addr_state.ADDR_RECIEVE        ; 1                       ; 0                              ; 0                         ; 1               ;
+--------------------------------+-------------------------+--------------------------------+---------------------------+-----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------+
; State Machine - |bridge_module|uart_port:UART_TX|uart_rx:UART_RX|state                           ;
+-----------------+----------------+-----------------+-----------------+------------+--------------+
; Name            ; state.STOP_BIT ; state.DATA_BITS ; state.START_BIT ; state.IDLE ; state.FINISH ;
+-----------------+----------------+-----------------+-----------------+------------+--------------+
; state.IDLE      ; 0              ; 0               ; 0               ; 0          ; 0            ;
; state.START_BIT ; 0              ; 0               ; 1               ; 1          ; 0            ;
; state.DATA_BITS ; 0              ; 1               ; 0               ; 1          ; 0            ;
; state.STOP_BIT  ; 1              ; 0               ; 0               ; 1          ; 0            ;
; state.FINISH    ; 0              ; 0               ; 0               ; 1          ; 1            ;
+-----------------+----------------+-----------------+-----------------+------------+--------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------+
; State Machine - |bridge_module|uart_port:UART_TX|uart_tx:UART_TX|state                           ;
+-----------------+----------------+-----------------+-----------------+------------+--------------+
; Name            ; state.STOP_BIT ; state.DATA_BITS ; state.START_BIT ; state.IDLE ; state.FINISH ;
+-----------------+----------------+-----------------+-----------------+------------+--------------+
; state.IDLE      ; 0              ; 0               ; 0               ; 0          ; 0            ;
; state.START_BIT ; 0              ; 0               ; 1               ; 1          ; 0            ;
; state.DATA_BITS ; 0              ; 1               ; 0               ; 1          ; 0            ;
; state.STOP_BIT  ; 1              ; 0               ; 0               ; 1          ; 0            ;
; state.FINISH    ; 0              ; 0               ; 0               ; 1          ; 1            ;
+-----------------+----------------+-----------------+-----------------+------------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                     ;
+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+
; Register name                                                                          ; Reason for Removal                                                                            ;
+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+
; master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|tx_done                        ; Lost fanout                                                                                   ;
; uart_port:UART_TX|uart_tx:UART_TX|temp_data[0..6]                                      ; Merged with uart_port:UART_TX|uart_tx:UART_TX|temp_data[7]                                    ;
; uart_port:UART_TX|uart_tx:UART_TX|temp_data[7]                                         ; Stuck at GND due to stuck port data_in                                                        ;
; slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|tx_data                            ; Stuck at GND due to stuck port data_in                                                        ;
; master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|temp_data[0..6]                ; Merged with master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|temp_data[7]              ;
; master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|burst_count[1..31]               ; Merged with master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|burst_count[0]              ;
; master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|temp_data[7]                   ; Stuck at GND due to stuck port data_in                                                        ;
; master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|burst_count[0]                   ; Stuck at GND due to stuck port data_in                                                        ;
; master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|burst_count[0..31]             ; Lost fanout                                                                                   ;
; master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state~4                        ; Lost fanout                                                                                   ;
; master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state~5                        ; Lost fanout                                                                                   ;
; master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state~6                        ; Lost fanout                                                                                   ;
; master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state~7                        ; Lost fanout                                                                                   ;
; master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state~8                        ; Lost fanout                                                                                   ;
; master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|state~6                          ; Lost fanout                                                                                   ;
; slave_port:SLAVE_PORT|burst_state~5                                                    ; Lost fanout                                                                                   ;
; slave_port:SLAVE_PORT|burst_state~6                                                    ; Lost fanout                                                                                   ;
; slave_port:SLAVE_PORT|state~2                                                          ; Lost fanout                                                                                   ;
; slave_port:SLAVE_PORT|state~3                                                          ; Lost fanout                                                                                   ;
; slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_state~5                       ; Lost fanout                                                                                   ;
; slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_state~7                       ; Lost fanout                                                                                   ;
; slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_state~6                         ; Lost fanout                                                                                   ;
; slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|addr_state~6                         ; Lost fanout                                                                                   ;
; slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|addr_state~7                         ; Lost fanout                                                                                   ;
; slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|addr_state~8                         ; Lost fanout                                                                                   ;
; uart_port:UART_TX|uart_rx:UART_RX|state~4                                              ; Lost fanout                                                                                   ;
; uart_port:UART_TX|uart_rx:UART_RX|state~5                                              ; Lost fanout                                                                                   ;
; uart_port:UART_TX|uart_tx:UART_TX|state~4                                              ; Lost fanout                                                                                   ;
; uart_port:UART_TX|uart_tx:UART_TX|state~5                                              ; Lost fanout                                                                                   ;
; master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.FIRST_BIT_BURST          ; Stuck at GND due to stuck port data_in                                                        ;
; slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_state.0000                    ; Stuck at GND due to stuck port data_in                                                        ;
; uart_port:UART_TX|uart_rx:UART_RX|rx_data_2                                            ; Lost fanout                                                                                   ;
; uart_port:UART_TX|uart_rx:UART_RX|clk_count[0..31]                                     ; Lost fanout                                                                                   ;
; uart_port:UART_TX|uart_rx:UART_RX|bit_count[0..31]                                     ; Lost fanout                                                                                   ;
; uart_port:UART_TX|uart_rx:UART_RX|rx_data_1                                            ; Lost fanout                                                                                   ;
; uart_port:UART_TX|uart_rx:UART_RX|state.FINISH                                         ; Lost fanout                                                                                   ;
; uart_port:UART_TX|uart_rx:UART_RX|state.IDLE                                           ; Lost fanout                                                                                   ;
; uart_port:UART_TX|uart_rx:UART_RX|state.START_BIT                                      ; Lost fanout                                                                                   ;
; uart_port:UART_TX|uart_rx:UART_RX|state.DATA_BITS                                      ; Lost fanout                                                                                   ;
; uart_port:UART_TX|uart_rx:UART_RX|state.STOP_BIT                                       ; Lost fanout                                                                                   ;
; uart_port:UART_TX|uart_tx:UART_TX|state.START_BIT                                      ; Stuck at GND due to stuck port data_in                                                        ;
; master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.READ_WAIT                ; Stuck at GND due to stuck port data_in                                                        ;
; master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.TRANSMIT_BURST_FIRST_BIT ; Stuck at GND due to stuck port data_in                                                        ;
; master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|state.WAIT_HANDSHAKE             ; Stuck at GND due to stuck port data_in                                                        ;
; uart_port:UART_TX|uart_tx:UART_TX|state.DATA_BITS                                      ; Stuck at GND due to stuck port data_in                                                        ;
; master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|state.RECEIVE_DATA               ; Stuck at GND due to stuck port data_in                                                        ;
; master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|master_ready                     ; Stuck at VCC due to stuck port data_in                                                        ;
; master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|count[0..31]                     ; Stuck at GND due to stuck port clock_enable                                                   ;
; uart_port:UART_TX|uart_tx:UART_TX|bit_count[0..31]                                     ; Stuck at GND due to stuck port clock_enable                                                   ;
; master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|rx_done                          ; Stuck at GND due to stuck port data_in                                                        ;
; master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|state.000                        ; Stuck at GND due to stuck port data_in                                                        ;
; uart_port:UART_TX|uart_tx:UART_TX|state.STOP_BIT                                       ; Stuck at GND due to stuck port data_in                                                        ;
; uart_port:UART_TX|uart_tx:UART_TX|clk_count[0..31]                                     ; Stuck at GND due to stuck port clock_enable                                                   ;
; uart_port:UART_TX|uart_tx:UART_TX|state.FINISH                                         ; Stuck at GND due to stuck port data_in                                                        ;
; uart_port:UART_TX|uart_tx:UART_TX|state.IDLE                                           ; Stuck at GND due to stuck port data_in                                                        ;
; master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.WAIT_HANDSHAKE_BURST     ; Stuck at GND due to stuck port data_in                                                        ;
; master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.TRANSMIT_DATA_BURST      ; Stuck at GND due to stuck port data_in                                                        ;
; master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|tx_slave_select                ; Stuck at GND due to stuck port data_in                                                        ;
; master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|tx_address                     ; Stuck at GND due to stuck port data_in                                                        ;
; master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|tx_burst_num                   ; Stuck at GND due to stuck port data_in                                                        ;
; master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|read_en                        ; Stuck at GND due to stuck port data_in                                                        ;
; master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|tx_data                        ; Stuck at GND due to stuck port data_in                                                        ;
; master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.00000                    ; Stuck at GND due to stuck port data_in                                                        ;
; master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.FINISH                   ; Lost fanout                                                                                   ;
; master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|master_ready                   ; Stuck at GND due to stuck port data_in                                                        ;
; master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[0..31]                   ; Stuck at GND due to stuck port sclear                                                         ;
; master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.TRANSMIT_BURST_DATA      ; Merged with master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR ;
; master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.TRANSMIT_DATA            ; Merged with master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.TRANSMIT_ADDR       ;
; master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.TRANSMIT_ADDR_DATA       ; Lost fanout                                                                                   ;
; Total Number of Removed Registers = 328                                                ;                                                                                               ;
+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                              ;
+----------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------+
; Register name                                                                          ; Reason for Removal        ; Registers Removed due to This Register                                              ;
+----------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------+
; uart_port:UART_TX|uart_tx:UART_TX|state.START_BIT                                      ; Stuck at GND              ; uart_port:UART_TX|uart_tx:UART_TX|state.DATA_BITS,                                  ;
;                                                                                        ; due to stuck port data_in ; uart_port:UART_TX|uart_tx:UART_TX|bit_count[29],                                    ;
;                                                                                        ;                           ; uart_port:UART_TX|uart_tx:UART_TX|bit_count[28],                                    ;
;                                                                                        ;                           ; uart_port:UART_TX|uart_tx:UART_TX|bit_count[27],                                    ;
;                                                                                        ;                           ; uart_port:UART_TX|uart_tx:UART_TX|bit_count[26],                                    ;
;                                                                                        ;                           ; uart_port:UART_TX|uart_tx:UART_TX|bit_count[25],                                    ;
;                                                                                        ;                           ; uart_port:UART_TX|uart_tx:UART_TX|bit_count[24],                                    ;
;                                                                                        ;                           ; uart_port:UART_TX|uart_tx:UART_TX|bit_count[23],                                    ;
;                                                                                        ;                           ; uart_port:UART_TX|uart_tx:UART_TX|bit_count[22],                                    ;
;                                                                                        ;                           ; uart_port:UART_TX|uart_tx:UART_TX|bit_count[21],                                    ;
;                                                                                        ;                           ; uart_port:UART_TX|uart_tx:UART_TX|bit_count[20],                                    ;
;                                                                                        ;                           ; uart_port:UART_TX|uart_tx:UART_TX|bit_count[19],                                    ;
;                                                                                        ;                           ; uart_port:UART_TX|uart_tx:UART_TX|bit_count[18],                                    ;
;                                                                                        ;                           ; uart_port:UART_TX|uart_tx:UART_TX|bit_count[17],                                    ;
;                                                                                        ;                           ; uart_port:UART_TX|uart_tx:UART_TX|bit_count[16],                                    ;
;                                                                                        ;                           ; uart_port:UART_TX|uart_tx:UART_TX|bit_count[15],                                    ;
;                                                                                        ;                           ; uart_port:UART_TX|uart_tx:UART_TX|bit_count[14],                                    ;
;                                                                                        ;                           ; uart_port:UART_TX|uart_tx:UART_TX|bit_count[13],                                    ;
;                                                                                        ;                           ; uart_port:UART_TX|uart_tx:UART_TX|bit_count[12],                                    ;
;                                                                                        ;                           ; uart_port:UART_TX|uart_tx:UART_TX|bit_count[11],                                    ;
;                                                                                        ;                           ; uart_port:UART_TX|uart_tx:UART_TX|bit_count[10],                                    ;
;                                                                                        ;                           ; uart_port:UART_TX|uart_tx:UART_TX|bit_count[9],                                     ;
;                                                                                        ;                           ; uart_port:UART_TX|uart_tx:UART_TX|bit_count[8],                                     ;
;                                                                                        ;                           ; uart_port:UART_TX|uart_tx:UART_TX|bit_count[7],                                     ;
;                                                                                        ;                           ; uart_port:UART_TX|uart_tx:UART_TX|bit_count[6],                                     ;
;                                                                                        ;                           ; uart_port:UART_TX|uart_tx:UART_TX|bit_count[5],                                     ;
;                                                                                        ;                           ; uart_port:UART_TX|uart_tx:UART_TX|bit_count[4],                                     ;
;                                                                                        ;                           ; uart_port:UART_TX|uart_tx:UART_TX|bit_count[3],                                     ;
;                                                                                        ;                           ; uart_port:UART_TX|uart_tx:UART_TX|bit_count[2],                                     ;
;                                                                                        ;                           ; uart_port:UART_TX|uart_tx:UART_TX|bit_count[1],                                     ;
;                                                                                        ;                           ; uart_port:UART_TX|uart_tx:UART_TX|bit_count[0],                                     ;
;                                                                                        ;                           ; uart_port:UART_TX|uart_tx:UART_TX|clk_count[29],                                    ;
;                                                                                        ;                           ; uart_port:UART_TX|uart_tx:UART_TX|clk_count[28],                                    ;
;                                                                                        ;                           ; uart_port:UART_TX|uart_tx:UART_TX|clk_count[27],                                    ;
;                                                                                        ;                           ; uart_port:UART_TX|uart_tx:UART_TX|clk_count[26],                                    ;
;                                                                                        ;                           ; uart_port:UART_TX|uart_tx:UART_TX|clk_count[25],                                    ;
;                                                                                        ;                           ; uart_port:UART_TX|uart_tx:UART_TX|clk_count[24],                                    ;
;                                                                                        ;                           ; uart_port:UART_TX|uart_tx:UART_TX|clk_count[23],                                    ;
;                                                                                        ;                           ; uart_port:UART_TX|uart_tx:UART_TX|clk_count[22],                                    ;
;                                                                                        ;                           ; uart_port:UART_TX|uart_tx:UART_TX|clk_count[21],                                    ;
;                                                                                        ;                           ; uart_port:UART_TX|uart_tx:UART_TX|clk_count[20],                                    ;
;                                                                                        ;                           ; uart_port:UART_TX|uart_tx:UART_TX|clk_count[19],                                    ;
;                                                                                        ;                           ; uart_port:UART_TX|uart_tx:UART_TX|clk_count[18],                                    ;
;                                                                                        ;                           ; uart_port:UART_TX|uart_tx:UART_TX|clk_count[17],                                    ;
;                                                                                        ;                           ; uart_port:UART_TX|uart_tx:UART_TX|clk_count[16],                                    ;
;                                                                                        ;                           ; uart_port:UART_TX|uart_tx:UART_TX|clk_count[15],                                    ;
;                                                                                        ;                           ; uart_port:UART_TX|uart_tx:UART_TX|clk_count[14],                                    ;
;                                                                                        ;                           ; uart_port:UART_TX|uart_tx:UART_TX|clk_count[13],                                    ;
;                                                                                        ;                           ; uart_port:UART_TX|uart_tx:UART_TX|clk_count[12],                                    ;
;                                                                                        ;                           ; uart_port:UART_TX|uart_tx:UART_TX|clk_count[11],                                    ;
;                                                                                        ;                           ; uart_port:UART_TX|uart_tx:UART_TX|clk_count[10],                                    ;
;                                                                                        ;                           ; uart_port:UART_TX|uart_tx:UART_TX|clk_count[9],                                     ;
;                                                                                        ;                           ; uart_port:UART_TX|uart_tx:UART_TX|clk_count[8],                                     ;
;                                                                                        ;                           ; uart_port:UART_TX|uart_tx:UART_TX|clk_count[7],                                     ;
;                                                                                        ;                           ; uart_port:UART_TX|uart_tx:UART_TX|clk_count[6],                                     ;
;                                                                                        ;                           ; uart_port:UART_TX|uart_tx:UART_TX|clk_count[5],                                     ;
;                                                                                        ;                           ; uart_port:UART_TX|uart_tx:UART_TX|clk_count[4],                                     ;
;                                                                                        ;                           ; uart_port:UART_TX|uart_tx:UART_TX|clk_count[3],                                     ;
;                                                                                        ;                           ; uart_port:UART_TX|uart_tx:UART_TX|clk_count[2],                                     ;
;                                                                                        ;                           ; uart_port:UART_TX|uart_tx:UART_TX|clk_count[1],                                     ;
;                                                                                        ;                           ; uart_port:UART_TX|uart_tx:UART_TX|clk_count[0]                                      ;
; master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.FIRST_BIT_BURST          ; Stuck at GND              ; master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.WAIT_HANDSHAKE_BURST, ;
;                                                                                        ; due to stuck port data_in ; master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|read_en,                    ;
;                                                                                        ;                           ; master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.FINISH,               ;
;                                                                                        ;                           ; master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[0],                   ;
;                                                                                        ;                           ; master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[1],                   ;
;                                                                                        ;                           ; master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[2],                   ;
;                                                                                        ;                           ; master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[3],                   ;
;                                                                                        ;                           ; master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[4],                   ;
;                                                                                        ;                           ; master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5],                   ;
;                                                                                        ;                           ; master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[6],                   ;
;                                                                                        ;                           ; master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[7],                   ;
;                                                                                        ;                           ; master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[8],                   ;
;                                                                                        ;                           ; master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[9],                   ;
;                                                                                        ;                           ; master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[10],                  ;
;                                                                                        ;                           ; master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[11],                  ;
;                                                                                        ;                           ; master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[12],                  ;
;                                                                                        ;                           ; master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[13],                  ;
;                                                                                        ;                           ; master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[14],                  ;
;                                                                                        ;                           ; master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[15],                  ;
;                                                                                        ;                           ; master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[16],                  ;
;                                                                                        ;                           ; master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[17],                  ;
;                                                                                        ;                           ; master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[18],                  ;
;                                                                                        ;                           ; master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[19],                  ;
;                                                                                        ;                           ; master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[20],                  ;
;                                                                                        ;                           ; master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[21],                  ;
;                                                                                        ;                           ; master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[22],                  ;
;                                                                                        ;                           ; master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[23],                  ;
;                                                                                        ;                           ; master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[24],                  ;
;                                                                                        ;                           ; master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[25],                  ;
;                                                                                        ;                           ; master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[26],                  ;
;                                                                                        ;                           ; master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[27],                  ;
;                                                                                        ;                           ; master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[28],                  ;
;                                                                                        ;                           ; master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[29],                  ;
;                                                                                        ;                           ; master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[30],                  ;
;                                                                                        ;                           ; master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[31]                   ;
; master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|state.WAIT_HANDSHAKE             ; Stuck at GND              ; master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|master_ready,                 ;
;                                                                                        ; due to stuck port data_in ; master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|count[28],                    ;
;                                                                                        ;                           ; master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|count[27],                    ;
;                                                                                        ;                           ; master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|count[26],                    ;
;                                                                                        ;                           ; master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|count[25],                    ;
;                                                                                        ;                           ; master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|count[24],                    ;
;                                                                                        ;                           ; master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|count[23],                    ;
;                                                                                        ;                           ; master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|count[22],                    ;
;                                                                                        ;                           ; master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|count[21],                    ;
;                                                                                        ;                           ; master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|count[20],                    ;
;                                                                                        ;                           ; master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|count[19],                    ;
;                                                                                        ;                           ; master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|count[18],                    ;
;                                                                                        ;                           ; master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|count[17],                    ;
;                                                                                        ;                           ; master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|count[16],                    ;
;                                                                                        ;                           ; master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|count[15],                    ;
;                                                                                        ;                           ; master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|count[14],                    ;
;                                                                                        ;                           ; master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|count[13],                    ;
;                                                                                        ;                           ; master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|count[12],                    ;
;                                                                                        ;                           ; master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|count[11],                    ;
;                                                                                        ;                           ; master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|count[10],                    ;
;                                                                                        ;                           ; master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|count[9],                     ;
;                                                                                        ;                           ; master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|count[8],                     ;
;                                                                                        ;                           ; master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|count[7],                     ;
;                                                                                        ;                           ; master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|count[6],                     ;
;                                                                                        ;                           ; master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|count[5],                     ;
;                                                                                        ;                           ; master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|count[4],                     ;
;                                                                                        ;                           ; master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|count[3],                     ;
;                                                                                        ;                           ; master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|count[2],                     ;
;                                                                                        ;                           ; master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|count[1],                     ;
;                                                                                        ;                           ; master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|count[0],                     ;
;                                                                                        ;                           ; master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|rx_done                       ;
; uart_port:UART_TX|uart_rx:UART_RX|state~4                                              ; Lost Fanouts              ; uart_port:UART_TX|uart_rx:UART_RX|rx_data_2,                                        ;
;                                                                                        ;                           ; uart_port:UART_TX|uart_rx:UART_RX|clk_count[31],                                    ;
;                                                                                        ;                           ; uart_port:UART_TX|uart_rx:UART_RX|clk_count[30],                                    ;
;                                                                                        ;                           ; uart_port:UART_TX|uart_rx:UART_RX|clk_count[29],                                    ;
;                                                                                        ;                           ; uart_port:UART_TX|uart_rx:UART_RX|clk_count[28],                                    ;
;                                                                                        ;                           ; uart_port:UART_TX|uart_rx:UART_RX|bit_count[31],                                    ;
;                                                                                        ;                           ; uart_port:UART_TX|uart_rx:UART_RX|bit_count[30],                                    ;
;                                                                                        ;                           ; uart_port:UART_TX|uart_rx:UART_RX|bit_count[29],                                    ;
;                                                                                        ;                           ; uart_port:UART_TX|uart_rx:UART_RX|rx_data_1,                                        ;
;                                                                                        ;                           ; uart_port:UART_TX|uart_rx:UART_RX|state.FINISH,                                     ;
;                                                                                        ;                           ; uart_port:UART_TX|uart_rx:UART_RX|state.IDLE,                                       ;
;                                                                                        ;                           ; uart_port:UART_TX|uart_rx:UART_RX|state.START_BIT,                                  ;
;                                                                                        ;                           ; uart_port:UART_TX|uart_rx:UART_RX|state.DATA_BITS,                                  ;
;                                                                                        ;                           ; uart_port:UART_TX|uart_rx:UART_RX|state.STOP_BIT                                    ;
; master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.TRANSMIT_BURST_FIRST_BIT ; Stuck at GND              ; master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|tx_burst_num,               ;
;                                                                                        ; due to stuck port data_in ; master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.TRANSMIT_ADDR_DATA    ;
; uart_port:UART_TX|uart_tx:UART_TX|state.STOP_BIT                                       ; Stuck at GND              ; uart_port:UART_TX|uart_tx:UART_TX|state.FINISH,                                     ;
;                                                                                        ; due to stuck port data_in ; uart_port:UART_TX|uart_tx:UART_TX|state.IDLE                                        ;
; master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|temp_data[7]                   ; Stuck at GND              ; master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|tx_data                     ;
;                                                                                        ; due to stuck port data_in ;                                                                                     ;
; master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.READ_WAIT                ; Stuck at GND              ; master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|master_ready                ;
;                                                                                        ; due to stuck port data_in ;                                                                                     ;
; master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|state.RECEIVE_DATA               ; Stuck at GND              ; master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|state.000                     ;
;                                                                                        ; due to stuck port data_in ;                                                                                     ;
+----------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 113   ;
; Number of registers using Synchronous Clear  ; 49    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 83    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 57    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------+
; Inverted Register Statistics                                          ;
+-------------------------------------------------------------+---------+
; Inverted Register                                           ; Fan out ;
+-------------------------------------------------------------+---------+
; slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|addr_idle ; 6       ;
; slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_idle ; 6       ;
; Total number of inverted registers = 2                      ;         ;
+-------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |bridge_module|slave_port:SLAVE_PORT|counterReg[2]                                 ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |bridge_module|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_counter[1] ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |bridge_module|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|count[17]     ;
; 6:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |bridge_module|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_counter[2]   ;
; 6:1                ; 32 bits   ; 128 LEs       ; 32 LEs               ; 96 LEs                 ; Yes        ; |bridge_module|uart_port:UART_TX|uart_rx:UART_RX|bit_count[2]                      ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |bridge_module|uart_port:UART_TX|uart_tx:UART_TX|clk_count[28]                     ;
; 6:1                ; 32 bits   ; 128 LEs       ; 32 LEs               ; 96 LEs                 ; Yes        ; |bridge_module|uart_port:UART_TX|uart_tx:UART_TX|bit_count[6]                      ;
; 7:1                ; 12 bits   ; 48 LEs        ; 12 LEs               ; 36 LEs                 ; Yes        ; |bridge_module|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|burst_counter[4]  ;
; 8:1                ; 4 bits    ; 20 LEs        ; 4 LEs                ; 16 LEs                 ; Yes        ; |bridge_module|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|addr_counter[3]   ;
; 7:1                ; 32 bits   ; 128 LEs       ; 32 LEs               ; 96 LEs                 ; Yes        ; |bridge_module|uart_port:UART_TX|uart_rx:UART_RX|clk_count[3]                      ;
; 11:1               ; 32 bits   ; 224 LEs       ; 32 LEs               ; 192 LEs                ; Yes        ; |bridge_module|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count2[7]   ;
; 30:1               ; 32 bits   ; 640 LEs       ; 32 LEs               ; 608 LEs                ; Yes        ; |bridge_module|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[24]   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |bridge_module ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; SLAVE_LEN      ; 2     ; Signed Integer                                       ;
; ADDR_LEN       ; 12    ; Signed Integer                                       ;
; DATA_LEN       ; 8     ; Signed Integer                                       ;
; BURST_LEN      ; 12    ; Signed Integer                                       ;
; CLKS_PER_BIT   ; 87    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_port:UART_TX ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; DATA_LEN       ; 8     ; Signed Integer                        ;
; CLKS_PER_BIT   ; 87    ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_port:UART_TX|uart_tx:UART_TX ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; DATA_LEN       ; 8     ; Signed Integer                                        ;
; CLKS_PER_BIT   ; 87    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_port:UART_TX|uart_rx:UART_RX ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; DATA_LEN       ; 8     ; Signed Integer                                        ;
; CLKS_PER_BIT   ; 87    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: slave_port:SLAVE_PORT ;
+-------------------+-------+----------------------------------------+
; Parameter Name    ; Value ; Type                                   ;
+-------------------+-------+----------------------------------------+
; IDLE              ; 0     ; Signed Integer                         ;
; NORMAL            ; 1     ; Signed Integer                         ;
; SPLIT             ; 2     ; Signed Integer                         ;
; VALID             ; 3     ; Signed Integer                         ;
; BURST_END         ; 4     ; Signed Integer                         ;
; BURST_BIT_RECIEVE ; 5     ; Signed Integer                         ;
+-------------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT ;
+---------------------+-------+------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                             ;
+---------------------+-------+------------------------------------------------------------------+
; IDLE                ; 13    ; Signed Integer                                                   ;
; ADDR_RECIEVE        ; 1     ; Signed Integer                                                   ;
; ADDR_INC_BURST      ; 2     ; Signed Integer                                                   ;
; DATA_RECIEVE        ; 3     ; Signed Integer                                                   ;
; DATA_BURST_GAP      ; 4     ; Signed Integer                                                   ;
; DATA_RECIEVE_BURST  ; 5     ; Signed Integer                                                   ;
; ADDR_WAIT_HANDSHAKE ; 6     ; Signed Integer                                                   ;
+---------------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT ;
+---------------------+-------+--------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                               ;
+---------------------+-------+--------------------------------------------------------------------+
; IDLE                ; 1101  ; Unsigned Binary                                                    ;
; DATA_TRANSMIT       ; 0001  ; Unsigned Binary                                                    ;
; DATA_TRANSMIT_BURST ; 0010  ; Unsigned Binary                                                    ;
+---------------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: master_port:MASTER_PORT ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; SLAVE_LEN      ; 2     ; Signed Integer                              ;
; ADDR_LEN       ; 12    ; Signed Integer                              ;
; DATA_LEN       ; 8     ; Signed Integer                              ;
; BURST_LEN      ; 12    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; DATA_LEN       ; 8     ; Signed Integer                                                            ;
; BURST_LEN      ; 12    ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; SLAVE_LEN      ; 2     ; Signed Integer                                                              ;
; ADDR_LEN       ; 12    ; Signed Integer                                                              ;
; DATA_LEN       ; 8     ; Signed Integer                                                              ;
; BURST_LEN      ; 12    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bridge:BRIDGE ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; SLAVE_LEN      ; 2     ; Signed Integer                    ;
; ADDR_LEN       ; 12    ; Signed Integer                    ;
; DATA_LEN       ; 8     ; Signed Integer                    ;
; BURST_LEN      ; 12    ; Signed Integer                    ;
; CLKS_PER_BIT   ; 87    ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "master_port:MASTER_PORT"                                                               ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; data_in ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rx_done ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; tx_done ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; new_rx  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT"                                          ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; write_en_in1 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "slave_port:SLAVE_PORT"                                                                     ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; address     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; data        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; read_en_in  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; write_en_in ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_port:UART_TX"                                                                         ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; tx_busy     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; tx_done     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; receive_sig ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; data_in     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 38                          ;
; cycloneiii_ff         ; 113                         ;
;     CLR               ; 28                          ;
;     CLR SCLR          ; 5                           ;
;     ENA               ; 7                           ;
;     ENA CLR           ; 6                           ;
;     ENA CLR SCLR      ; 44                          ;
;     plain             ; 23                          ;
; cycloneiii_lcell_comb ; 226                         ;
;     arith             ; 68                          ;
;         2 data inputs ; 56                          ;
;         3 data inputs ; 12                          ;
;     normal            ; 158                         ;
;         0 data inputs ; 3                           ;
;         1 data inputs ; 3                           ;
;         2 data inputs ; 19                          ;
;         3 data inputs ; 35                          ;
;         4 data inputs ; 98                          ;
;                       ;                             ;
; Max LUT depth         ; 6.20                        ;
; Average LUT depth     ; 3.62                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Fri Sep 03 17:15:12 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off bus -c bus
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file uart_tx.v
    Info (12023): Found entity 1: uart_tx File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/uart_tx.v Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file uart_rx.v
    Info (12023): Found entity 1: uart_rx File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/uart_rx.v Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file uart_tb.v
    Info (12023): Found entity 1: UART_TB File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/UART_TB.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file reset_delay.v
    Info (12023): Found entity 1: Reset_Delay File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/reset_delay.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file lcdlab3.v
    Info (12023): Found entity 1: lcdlab3 File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/lcdlab3.v Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file lcd_display.v
    Info (12023): Found entity 1: LCD_Display File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/LCD_Display.v Line: 40
    Info (12023): Found entity 2: LCD_display_string File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/LCD_Display.v Line: 367
Info (12021): Found 1 design units, including 1 entities, in source file slave_port_slow.v
    Info (12023): Found entity 1: slave_port_slow File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/slave_port_slow.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file slave_4k_slow.v
    Info (12023): Found entity 1: slave_4k_slow File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/slave_4k_slow.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file tester.v
    Info (12023): Found entity 1: tester File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/tester.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file master_port_tb.v
    Info (12023): Found entity 1: master_port_tb File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/master_port_tb.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file master_port.v
    Info (12023): Found entity 1: master_port File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/master_port.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file master_out_port_tb.v
    Info (12023): Found entity 1: master_out_port_tb File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/master_out_port_tb.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file master_out_port.v
    Info (12023): Found entity 1: master_out_port File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/master_out_port.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file master_module_tb.v
    Info (12023): Found entity 1: master_4k_tb File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/master_module_tb.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file master_module.v
    Info (12023): Found entity 1: master_module File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/master_module.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file master_in_port_tb.v
    Info (12023): Found entity 1: master_in_port_tb File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/master_in_port_tb.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file master_in_port.v
    Info (12023): Found entity 1: master_in_port File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/master_in_port.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file bus_mux_tb.v
    Info (12023): Found entity 1: Bus_mux_tb File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/Bus_mux_tb.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file bus_mux.v
    Info (12023): Found entity 1: Bus_mux File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/Bus_mux.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file bus_interconnect_tb.v
    Info (12023): Found entity 1: Bus_interconnect_tb File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/Bus_interconnect_tb.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file bus_interconnect.v
    Info (12023): Found entity 1: Bus_interconnect File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/Bus_interconnect.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file bus_arbiter_tb.v
    Info (12023): Found entity 1: Bus_Arbiter_tb File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/Bus_Arbiter_tb.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file bus_arbiter.v
    Info (12023): Found entity 1: Bus_Arbiter File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/Bus_Arbiter.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file slave_4k_tb.v
    Info (12023): Found entity 1: slave_4k_tb File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/slave_4k_tb.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file slave_4k.v
    Info (12023): Found entity 1: slave_4k File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/slave_4k.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file slave_out_port_tb.v
    Info (12023): Found entity 1: slave_out_port_tb File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/slave_out_port_tb.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file slave_out_port.v
    Info (12023): Found entity 1: slave_out_port File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/slave_out_port.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file slave_in_port_tb.v
    Info (12023): Found entity 1: slave_in_port_tb File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/slave_in_port_tb.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file slave_in_port.v
    Info (12023): Found entity 1: slave_in_port File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/slave_in_port.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file scaledclock.v
    Info (12023): Found entity 1: scaledclock File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/scaledclock.v Line: 4
Info (12021): Found 2 design units, including 2 entities, in source file bin27.v
    Info (12023): Found entity 1: decoder File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bin27.v Line: 1
    Info (12023): Found entity 2: bin27 File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bin27.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file slave_port.v
    Info (12023): Found entity 1: slave_port File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/slave_port.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file slave_port_tb.v
    Info (12023): Found entity 1: slave_port_tb File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/slave_port_tb.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file bram.v
    Info (12023): Found entity 1: BRAM File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/BRAM.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file bram_test.v
    Info (12023): Found entity 1: BRAM_test File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/BRAM_test.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file button_event1.v
    Info (12023): Found entity 1: button_event1 File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/button_event1.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file top.v
    Info (12023): Found entity 1: top File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/top.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file top_tb.v
    Info (12023): Found entity 1: top_tb File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/top_tb.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file lcd_in.v
    Info (12023): Found entity 1: LCD_in File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/LCD_in.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file command_processor.v
    Info (12023): Found entity 1: command_processor File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/command_processor.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file uart_port.v
    Info (12023): Found entity 1: uart_port File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/uart_port.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file bridge.v
    Info (12023): Found entity 1: bridge File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file bridge_module.v
    Info (12023): Found entity 1: bridge_module File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge_module.v Line: 14
Warning (10236): Verilog HDL Implicit Net warning at Bus_interconnect_tb.v(65): created implicit net for "bus_busy" File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/Bus_interconnect_tb.v Line: 65
Warning (10236): Verilog HDL Implicit Net warning at Bus_Arbiter_tb.v(32): created implicit net for "s1_split_enabled" File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/Bus_Arbiter_tb.v Line: 32
Warning (10236): Verilog HDL Implicit Net warning at Bus_Arbiter_tb.v(33): created implicit net for "s2_split_enabled" File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/Bus_Arbiter_tb.v Line: 33
Warning (10236): Verilog HDL Implicit Net warning at Bus_Arbiter_tb.v(34): created implicit net for "s3_split_enabled" File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/Bus_Arbiter_tb.v Line: 34
Warning (10236): Verilog HDL Implicit Net warning at top.v(153): created implicit net for "clk" File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/top.v Line: 153
Warning (10236): Verilog HDL Implicit Net warning at top.v(355): created implicit net for "s1_rx_burst_num" File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/top.v Line: 355
Warning (10236): Verilog HDL Implicit Net warning at top.v(356): created implicit net for "s2_rx_burst_num" File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/top.v Line: 356
Warning (10236): Verilog HDL Implicit Net warning at top.v(357): created implicit net for "s3_rx_burst_num" File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/top.v Line: 357
Warning (10222): Verilog HDL Parameter Declaration warning at uart_tx.v(22): Parameter Declaration in module "uart_tx" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/uart_tx.v Line: 22
Warning (10222): Verilog HDL Parameter Declaration warning at uart_rx.v(19): Parameter Declaration in module "uart_rx" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/uart_rx.v Line: 19
Warning (10222): Verilog HDL Parameter Declaration warning at master_in_port.v(34): Parameter Declaration in module "master_in_port" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/master_in_port.v Line: 34
Warning (10222): Verilog HDL Parameter Declaration warning at master_out_port.v(47): Parameter Declaration in module "master_out_port" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/master_out_port.v Line: 47
Warning (10222): Verilog HDL Parameter Declaration warning at master_out_port.v(49): Parameter Declaration in module "master_out_port" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/master_out_port.v Line: 49
Warning (10222): Verilog HDL Parameter Declaration warning at button_event1.v(40): Parameter Declaration in module "button_event1" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/button_event1.v Line: 40
Warning (10222): Verilog HDL Parameter Declaration warning at command_processor.v(50): Parameter Declaration in module "command_processor" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/command_processor.v Line: 50
Warning (10222): Verilog HDL Parameter Declaration warning at command_processor.v(51): Parameter Declaration in module "command_processor" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/command_processor.v Line: 51
Warning (10222): Verilog HDL Parameter Declaration warning at command_processor.v(55): Parameter Declaration in module "command_processor" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/command_processor.v Line: 55
Info (12127): Elaborating entity "bridge_module" for the top level hierarchy
Info (12128): Elaborating entity "uart_port" for hierarchy "uart_port:UART_TX" File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge_module.v Line: 107
Info (12128): Elaborating entity "uart_tx" for hierarchy "uart_port:UART_TX|uart_tx:UART_TX" File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/uart_port.v Line: 40
Info (12128): Elaborating entity "uart_rx" for hierarchy "uart_port:UART_TX|uart_rx:UART_RX" File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/uart_port.v Line: 47
Info (12128): Elaborating entity "slave_port" for hierarchy "slave_port:SLAVE_PORT" File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge_module.v Line: 129
Warning (10230): Verilog HDL assignment warning at slave_port.v(208): truncated value with size 32 to match size of target (5) File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/slave_port.v Line: 208
Warning (10230): Verilog HDL assignment warning at slave_port.v(221): truncated value with size 32 to match size of target (5) File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/slave_port.v Line: 221
Info (12128): Elaborating entity "slave_in_port" for hierarchy "slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT" File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/slave_port.v Line: 90
Warning (10230): Verilog HDL assignment warning at slave_in_port.v(117): truncated value with size 32 to match size of target (12) File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/slave_in_port.v Line: 117
Warning (10230): Verilog HDL assignment warning at slave_in_port.v(125): truncated value with size 32 to match size of target (4) File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/slave_in_port.v Line: 125
Warning (10230): Verilog HDL assignment warning at slave_in_port.v(150): truncated value with size 32 to match size of target (12) File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/slave_in_port.v Line: 150
Warning (10230): Verilog HDL assignment warning at slave_in_port.v(151): truncated value with size 32 to match size of target (12) File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/slave_in_port.v Line: 151
Warning (10230): Verilog HDL assignment warning at slave_in_port.v(159): truncated value with size 32 to match size of target (12) File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/slave_in_port.v Line: 159
Warning (10230): Verilog HDL assignment warning at slave_in_port.v(160): truncated value with size 32 to match size of target (12) File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/slave_in_port.v Line: 160
Warning (10230): Verilog HDL assignment warning at slave_in_port.v(229): truncated value with size 32 to match size of target (4) File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/slave_in_port.v Line: 229
Info (12128): Elaborating entity "slave_out_port" for hierarchy "slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT" File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/slave_port.v Line: 100
Info (10264): Verilog HDL Case Statement information at slave_out_port.v(48): all case item expressions in this case statement are onehot File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/slave_out_port.v Line: 48
Info (12128): Elaborating entity "master_port" for hierarchy "master_port:MASTER_PORT" File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge_module.v Line: 164
Warning (10230): Verilog HDL assignment warning at master_port.v(61): truncated value with size 32 to match size of target (1) File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/master_port.v Line: 61
Info (12128): Elaborating entity "master_in_port" for hierarchy "master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT" File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/master_port.v Line: 76
Info (12128): Elaborating entity "master_out_port" for hierarchy "master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT" File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/master_port.v Line: 103
Warning (10230): Verilog HDL assignment warning at master_out_port.v(399): truncated value with size 32 to match size of target (8) File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/master_out_port.v Line: 399
Warning (10230): Verilog HDL assignment warning at master_out_port.v(532): truncated value with size 32 to match size of target (8) File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/master_out_port.v Line: 532
Warning (10230): Verilog HDL assignment warning at master_out_port.v(547): truncated value with size 32 to match size of target (8) File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/master_out_port.v Line: 547
Warning (10230): Verilog HDL assignment warning at master_out_port.v(599): truncated value with size 32 to match size of target (8) File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/master_out_port.v Line: 599
Warning (10230): Verilog HDL assignment warning at master_out_port.v(696): truncated value with size 32 to match size of target (8) File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/master_out_port.v Line: 696
Warning (10230): Verilog HDL assignment warning at master_out_port.v(753): truncated value with size 32 to match size of target (8) File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/master_out_port.v Line: 753
Warning (10230): Verilog HDL assignment warning at master_out_port.v(768): truncated value with size 32 to match size of target (8) File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/master_out_port.v Line: 768
Warning (10230): Verilog HDL assignment warning at master_out_port.v(821): truncated value with size 32 to match size of target (8) File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/master_out_port.v Line: 821
Warning (10230): Verilog HDL assignment warning at master_out_port.v(858): truncated value with size 32 to match size of target (8) File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/master_out_port.v Line: 858
Warning (10230): Verilog HDL assignment warning at master_out_port.v(943): truncated value with size 32 to match size of target (8) File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/master_out_port.v Line: 943
Warning (10230): Verilog HDL assignment warning at master_out_port.v(1002): truncated value with size 32 to match size of target (8) File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/master_out_port.v Line: 1002
Warning (10230): Verilog HDL assignment warning at master_out_port.v(1175): truncated value with size 32 to match size of target (8) File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/master_out_port.v Line: 1175
Info (12128): Elaborating entity "bridge" for hierarchy "bridge:BRIDGE" File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge_module.v Line: 199
Warning (10034): Output port "m_data_in" at bridge.v(27) has no driver File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge.v Line: 27
Warning (10034): Output port "s_address" at bridge.v(35) has no driver File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge.v Line: 35
Warning (10034): Output port "s_data" at bridge.v(36) has no driver File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge.v Line: 36
Warning (10034): Output port "u_data_in" at bridge.v(47) has no driver File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge.v Line: 47
Warning (10034): Output port "m_rx_done" at bridge.v(28) has no driver File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge.v Line: 28
Warning (10034): Output port "m_tx_done" at bridge.v(29) has no driver File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge.v Line: 29
Warning (10034): Output port "m_new_rx" at bridge.v(30) has no driver File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge.v Line: 30
Warning (10034): Output port "s_read_en_in" at bridge.v(37) has no driver File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge.v Line: 37
Warning (10034): Output port "s_write_en_in" at bridge.v(38) has no driver File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge.v Line: 38
Warning (10034): Output port "u_tx_busy" at bridge.v(44) has no driver File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge.v Line: 44
Warning (10034): Output port "u_tx_done" at bridge.v(45) has no driver File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge.v Line: 45
Warning (10034): Output port "u_receive_sig" at bridge.v(46) has no driver File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge.v Line: 46
Warning (12158): Entity "bridge" contains only dangling pins File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge_module.v Line: 199
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "m_instruction[1]" is missing source, defaulting to GND File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge_module.v Line: 68
    Warning (12110): Net "m_instruction[0]" is missing source, defaulting to GND File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge_module.v Line: 68
    Warning (12110): Net "m_slave_select[1]" is missing source, defaulting to GND File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge_module.v Line: 69
    Warning (12110): Net "m_slave_select[0]" is missing source, defaulting to GND File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge_module.v Line: 69
    Warning (12110): Net "m_address[11]" is missing source, defaulting to GND File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge_module.v Line: 70
    Warning (12110): Net "m_address[10]" is missing source, defaulting to GND File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge_module.v Line: 70
    Warning (12110): Net "m_address[9]" is missing source, defaulting to GND File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge_module.v Line: 70
    Warning (12110): Net "m_address[8]" is missing source, defaulting to GND File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge_module.v Line: 70
    Warning (12110): Net "m_address[7]" is missing source, defaulting to GND File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge_module.v Line: 70
    Warning (12110): Net "m_address[6]" is missing source, defaulting to GND File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge_module.v Line: 70
    Warning (12110): Net "m_address[5]" is missing source, defaulting to GND File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge_module.v Line: 70
    Warning (12110): Net "m_address[4]" is missing source, defaulting to GND File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge_module.v Line: 70
    Warning (12110): Net "m_address[3]" is missing source, defaulting to GND File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge_module.v Line: 70
    Warning (12110): Net "m_address[2]" is missing source, defaulting to GND File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge_module.v Line: 70
    Warning (12110): Net "m_address[1]" is missing source, defaulting to GND File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge_module.v Line: 70
    Warning (12110): Net "m_address[0]" is missing source, defaulting to GND File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge_module.v Line: 70
    Warning (12110): Net "m_data_out[7]" is missing source, defaulting to GND File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge_module.v Line: 71
    Warning (12110): Net "m_data_out[6]" is missing source, defaulting to GND File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge_module.v Line: 71
    Warning (12110): Net "m_data_out[5]" is missing source, defaulting to GND File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge_module.v Line: 71
    Warning (12110): Net "m_data_out[4]" is missing source, defaulting to GND File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge_module.v Line: 71
    Warning (12110): Net "m_data_out[3]" is missing source, defaulting to GND File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge_module.v Line: 71
    Warning (12110): Net "m_data_out[2]" is missing source, defaulting to GND File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge_module.v Line: 71
    Warning (12110): Net "m_data_out[1]" is missing source, defaulting to GND File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge_module.v Line: 71
    Warning (12110): Net "m_data_out[0]" is missing source, defaulting to GND File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge_module.v Line: 71
    Warning (12110): Net "m_burst_num[11]" is missing source, defaulting to GND File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge_module.v Line: 72
    Warning (12110): Net "m_burst_num[10]" is missing source, defaulting to GND File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge_module.v Line: 72
    Warning (12110): Net "m_burst_num[9]" is missing source, defaulting to GND File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge_module.v Line: 72
    Warning (12110): Net "m_burst_num[8]" is missing source, defaulting to GND File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge_module.v Line: 72
    Warning (12110): Net "m_burst_num[7]" is missing source, defaulting to GND File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge_module.v Line: 72
    Warning (12110): Net "m_burst_num[6]" is missing source, defaulting to GND File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge_module.v Line: 72
    Warning (12110): Net "m_burst_num[5]" is missing source, defaulting to GND File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge_module.v Line: 72
    Warning (12110): Net "m_burst_num[4]" is missing source, defaulting to GND File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge_module.v Line: 72
    Warning (12110): Net "m_burst_num[3]" is missing source, defaulting to GND File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge_module.v Line: 72
    Warning (12110): Net "m_burst_num[2]" is missing source, defaulting to GND File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge_module.v Line: 72
    Warning (12110): Net "m_burst_num[1]" is missing source, defaulting to GND File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge_module.v Line: 72
    Warning (12110): Net "m_burst_num[0]" is missing source, defaulting to GND File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge_module.v Line: 72
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "m_instruction[1]" is missing source, defaulting to GND File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge_module.v Line: 68
    Warning (12110): Net "m_instruction[0]" is missing source, defaulting to GND File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge_module.v Line: 68
    Warning (12110): Net "m_slave_select[1]" is missing source, defaulting to GND File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge_module.v Line: 69
    Warning (12110): Net "m_slave_select[0]" is missing source, defaulting to GND File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge_module.v Line: 69
    Warning (12110): Net "m_address[11]" is missing source, defaulting to GND File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge_module.v Line: 70
    Warning (12110): Net "m_address[10]" is missing source, defaulting to GND File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge_module.v Line: 70
    Warning (12110): Net "m_address[9]" is missing source, defaulting to GND File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge_module.v Line: 70
    Warning (12110): Net "m_address[8]" is missing source, defaulting to GND File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge_module.v Line: 70
    Warning (12110): Net "m_address[7]" is missing source, defaulting to GND File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge_module.v Line: 70
    Warning (12110): Net "m_address[6]" is missing source, defaulting to GND File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge_module.v Line: 70
    Warning (12110): Net "m_address[5]" is missing source, defaulting to GND File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge_module.v Line: 70
    Warning (12110): Net "m_address[4]" is missing source, defaulting to GND File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge_module.v Line: 70
    Warning (12110): Net "m_address[3]" is missing source, defaulting to GND File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge_module.v Line: 70
    Warning (12110): Net "m_address[2]" is missing source, defaulting to GND File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge_module.v Line: 70
    Warning (12110): Net "m_address[1]" is missing source, defaulting to GND File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge_module.v Line: 70
    Warning (12110): Net "m_address[0]" is missing source, defaulting to GND File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge_module.v Line: 70
    Warning (12110): Net "m_data_out[7]" is missing source, defaulting to GND File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge_module.v Line: 71
    Warning (12110): Net "m_data_out[6]" is missing source, defaulting to GND File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge_module.v Line: 71
    Warning (12110): Net "m_data_out[5]" is missing source, defaulting to GND File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge_module.v Line: 71
    Warning (12110): Net "m_data_out[4]" is missing source, defaulting to GND File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge_module.v Line: 71
    Warning (12110): Net "m_data_out[3]" is missing source, defaulting to GND File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge_module.v Line: 71
    Warning (12110): Net "m_data_out[2]" is missing source, defaulting to GND File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge_module.v Line: 71
    Warning (12110): Net "m_data_out[1]" is missing source, defaulting to GND File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge_module.v Line: 71
    Warning (12110): Net "m_data_out[0]" is missing source, defaulting to GND File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge_module.v Line: 71
    Warning (12110): Net "m_burst_num[11]" is missing source, defaulting to GND File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge_module.v Line: 72
    Warning (12110): Net "m_burst_num[10]" is missing source, defaulting to GND File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge_module.v Line: 72
    Warning (12110): Net "m_burst_num[9]" is missing source, defaulting to GND File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge_module.v Line: 72
    Warning (12110): Net "m_burst_num[8]" is missing source, defaulting to GND File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge_module.v Line: 72
    Warning (12110): Net "m_burst_num[7]" is missing source, defaulting to GND File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge_module.v Line: 72
    Warning (12110): Net "m_burst_num[6]" is missing source, defaulting to GND File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge_module.v Line: 72
    Warning (12110): Net "m_burst_num[5]" is missing source, defaulting to GND File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge_module.v Line: 72
    Warning (12110): Net "m_burst_num[4]" is missing source, defaulting to GND File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge_module.v Line: 72
    Warning (12110): Net "m_burst_num[3]" is missing source, defaulting to GND File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge_module.v Line: 72
    Warning (12110): Net "m_burst_num[2]" is missing source, defaulting to GND File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge_module.v Line: 72
    Warning (12110): Net "m_burst_num[1]" is missing source, defaulting to GND File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge_module.v Line: 72
    Warning (12110): Net "m_burst_num[0]" is missing source, defaulting to GND File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge_module.v Line: 72
    Warning (12110): Net "s_datain[7]" is missing source, defaulting to GND File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge_module.v Line: 80
    Warning (12110): Net "s_datain[6]" is missing source, defaulting to GND File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge_module.v Line: 80
    Warning (12110): Net "s_datain[5]" is missing source, defaulting to GND File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge_module.v Line: 80
    Warning (12110): Net "s_datain[4]" is missing source, defaulting to GND File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge_module.v Line: 80
    Warning (12110): Net "s_datain[3]" is missing source, defaulting to GND File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge_module.v Line: 80
    Warning (12110): Net "s_datain[2]" is missing source, defaulting to GND File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge_module.v Line: 80
    Warning (12110): Net "s_datain[1]" is missing source, defaulting to GND File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge_module.v Line: 80
    Warning (12110): Net "s_datain[0]" is missing source, defaulting to GND File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge_module.v Line: 80
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "m_instruction[1]" is missing source, defaulting to GND File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge_module.v Line: 68
    Warning (12110): Net "m_instruction[0]" is missing source, defaulting to GND File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge_module.v Line: 68
    Warning (12110): Net "m_slave_select[1]" is missing source, defaulting to GND File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge_module.v Line: 69
    Warning (12110): Net "m_slave_select[0]" is missing source, defaulting to GND File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge_module.v Line: 69
    Warning (12110): Net "m_address[11]" is missing source, defaulting to GND File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge_module.v Line: 70
    Warning (12110): Net "m_address[10]" is missing source, defaulting to GND File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge_module.v Line: 70
    Warning (12110): Net "m_address[9]" is missing source, defaulting to GND File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge_module.v Line: 70
    Warning (12110): Net "m_address[8]" is missing source, defaulting to GND File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge_module.v Line: 70
    Warning (12110): Net "m_address[7]" is missing source, defaulting to GND File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge_module.v Line: 70
    Warning (12110): Net "m_address[6]" is missing source, defaulting to GND File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge_module.v Line: 70
    Warning (12110): Net "m_address[5]" is missing source, defaulting to GND File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge_module.v Line: 70
    Warning (12110): Net "m_address[4]" is missing source, defaulting to GND File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge_module.v Line: 70
    Warning (12110): Net "m_address[3]" is missing source, defaulting to GND File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge_module.v Line: 70
    Warning (12110): Net "m_address[2]" is missing source, defaulting to GND File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge_module.v Line: 70
    Warning (12110): Net "m_address[1]" is missing source, defaulting to GND File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge_module.v Line: 70
    Warning (12110): Net "m_address[0]" is missing source, defaulting to GND File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge_module.v Line: 70
    Warning (12110): Net "m_data_out[7]" is missing source, defaulting to GND File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge_module.v Line: 71
    Warning (12110): Net "m_data_out[6]" is missing source, defaulting to GND File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge_module.v Line: 71
    Warning (12110): Net "m_data_out[5]" is missing source, defaulting to GND File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge_module.v Line: 71
    Warning (12110): Net "m_data_out[4]" is missing source, defaulting to GND File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge_module.v Line: 71
    Warning (12110): Net "m_data_out[3]" is missing source, defaulting to GND File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge_module.v Line: 71
    Warning (12110): Net "m_data_out[2]" is missing source, defaulting to GND File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge_module.v Line: 71
    Warning (12110): Net "m_data_out[1]" is missing source, defaulting to GND File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge_module.v Line: 71
    Warning (12110): Net "m_data_out[0]" is missing source, defaulting to GND File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge_module.v Line: 71
    Warning (12110): Net "m_burst_num[11]" is missing source, defaulting to GND File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge_module.v Line: 72
    Warning (12110): Net "m_burst_num[10]" is missing source, defaulting to GND File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge_module.v Line: 72
    Warning (12110): Net "m_burst_num[9]" is missing source, defaulting to GND File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge_module.v Line: 72
    Warning (12110): Net "m_burst_num[8]" is missing source, defaulting to GND File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge_module.v Line: 72
    Warning (12110): Net "m_burst_num[7]" is missing source, defaulting to GND File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge_module.v Line: 72
    Warning (12110): Net "m_burst_num[6]" is missing source, defaulting to GND File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge_module.v Line: 72
    Warning (12110): Net "m_burst_num[5]" is missing source, defaulting to GND File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge_module.v Line: 72
    Warning (12110): Net "m_burst_num[4]" is missing source, defaulting to GND File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge_module.v Line: 72
    Warning (12110): Net "m_burst_num[3]" is missing source, defaulting to GND File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge_module.v Line: 72
    Warning (12110): Net "m_burst_num[2]" is missing source, defaulting to GND File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge_module.v Line: 72
    Warning (12110): Net "m_burst_num[1]" is missing source, defaulting to GND File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge_module.v Line: 72
    Warning (12110): Net "m_burst_num[0]" is missing source, defaulting to GND File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge_module.v Line: 72
    Warning (12110): Net "s_datain[7]" is missing source, defaulting to GND File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge_module.v Line: 80
    Warning (12110): Net "s_datain[6]" is missing source, defaulting to GND File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge_module.v Line: 80
    Warning (12110): Net "s_datain[5]" is missing source, defaulting to GND File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge_module.v Line: 80
    Warning (12110): Net "s_datain[4]" is missing source, defaulting to GND File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge_module.v Line: 80
    Warning (12110): Net "s_datain[3]" is missing source, defaulting to GND File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge_module.v Line: 80
    Warning (12110): Net "s_datain[2]" is missing source, defaulting to GND File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge_module.v Line: 80
    Warning (12110): Net "s_datain[1]" is missing source, defaulting to GND File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge_module.v Line: 80
    Warning (12110): Net "s_datain[0]" is missing source, defaulting to GND File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge_module.v Line: 80
    Warning (12110): Net "u_send_sig" is missing source, defaulting to GND File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge_module.v Line: 88
    Warning (12110): Net "u_data_out[7]" is missing source, defaulting to GND File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge_module.v Line: 89
    Warning (12110): Net "u_data_out[6]" is missing source, defaulting to GND File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge_module.v Line: 89
    Warning (12110): Net "u_data_out[5]" is missing source, defaulting to GND File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge_module.v Line: 89
    Warning (12110): Net "u_data_out[4]" is missing source, defaulting to GND File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge_module.v Line: 89
    Warning (12110): Net "u_data_out[3]" is missing source, defaulting to GND File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge_module.v Line: 89
    Warning (12110): Net "u_data_out[2]" is missing source, defaulting to GND File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge_module.v Line: 89
    Warning (12110): Net "u_data_out[1]" is missing source, defaulting to GND File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge_module.v Line: 89
    Warning (12110): Net "u_data_out[0]" is missing source, defaulting to GND File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge_module.v Line: 89
Info (13000): Registers with preset signals will power-up high File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/master_out_port.v Line: 31
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "m_tx_slave_select" is stuck at GND File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge_module.v Line: 31
    Warning (13410): Pin "m_trans_done" is stuck at GND File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge_module.v Line: 32
    Warning (13410): Pin "m_tx_address" is stuck at GND File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge_module.v Line: 35
    Warning (13410): Pin "m_tx_data" is stuck at GND File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge_module.v Line: 36
    Warning (13410): Pin "m_tx_burst_num" is stuck at GND File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge_module.v Line: 37
    Warning (13410): Pin "m_master_ready" is stuck at VCC File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge_module.v Line: 42
    Warning (13410): Pin "m_read_en" is stuck at GND File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge_module.v Line: 44
    Warning (13410): Pin "s_tx_data" is stuck at GND File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge_module.v Line: 62
Info (286030): Timing-Driven Synthesis is running
Info (17049): 126 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/output_files/bus.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 5 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "m_rx_data" File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge_module.v Line: 34
    Warning (15610): No output dependent on input pin "s_rx_address" File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge_module.v Line: 59
    Warning (15610): No output dependent on input pin "s_rx_data" File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge_module.v Line: 60
    Warning (15610): No output dependent on input pin "u_rx_data" File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge_module.v Line: 22
    Warning (15610): No output dependent on input pin "m_slave_valid" File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge_module.v Line: 39
Info (21057): Implemented 270 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 23 input pins
    Info (21059): Implemented 15 output pins
    Info (21061): Implemented 232 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 204 warnings
    Info: Peak virtual memory: 4772 megabytes
    Info: Processing ended: Fri Sep 03 17:15:24 2021
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:25


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/output_files/bus.map.smsg.


