Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.19 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.19 secs
 
--> Reading design: TopModule.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "TopModule.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "TopModule"
Output Format                      : NGC
Target Device                      : xc6slx9-2-csg324

---- Source Options
Top Module Name                    : TopModule
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\Semester Data\6th semester\DSD LAB\lab12\task01.v" into library work
Parsing module <Clock_Divider>.
Parsing module <TrafficLight>.
Parsing module <TopModule>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <TopModule>.

Elaborating module <TrafficLight>.

Elaborating module <Clock_Divider>.
WARNING:HDLCompiler:413 - "D:\Semester Data\6th semester\DSD LAB\lab12\task01.v" Line 14: Result of 31-bit expression is truncated to fit in 30-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <TopModule>.
    Related source file is "D:\Semester Data\6th semester\DSD LAB\lab12\task01.v".
    Summary:
	no macro.
Unit <TopModule> synthesized.

Synthesizing Unit <TrafficLight>.
    Related source file is "D:\Semester Data\6th semester\DSD LAB\lab12\task01.v".
        S0 = 2'b00
        S1 = 2'b01
        S2 = 2'b10
        RED = 3'b100
        YELLOW = 3'b001
        GREEN = 3'b010
    Found 2-bit register for signal <state>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 3                                              |
    | Inputs             | 0                                              |
    | Outputs            | 3                                              |
    | Clock              | slow_clock (rising_edge)                       |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <TrafficLight> synthesized.

Synthesizing Unit <Clock_Divider>.
    Related source file is "D:\Semester Data\6th semester\DSD LAB\lab12\task01.v".
        DIVISOR = 30'b111011100110101100101000000000
    Found 1-bit register for signal <clock_out>.
    Found 30-bit register for signal <counter>.
    Found 30-bit adder for signal <counter[29]_GND_3_o_add_2_OUT> created at line 14.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  31 D-type flip-flop(s).
Unit <Clock_Divider> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 30-bit adder                                          : 1
# Registers                                            : 2
 1-bit register                                        : 1
 30-bit register                                       : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <Clock_Divider>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <Clock_Divider> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 30-bit up counter                                     : 1
# Registers                                            : 1
 Flip-Flops                                            : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <state[1:3]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 00    | 001
 01    | 010
 10    | 100
-------------------

Optimizing unit <TopModule> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block TopModule, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 34
 Flip-Flops                                            : 34

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : TopModule.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 130
#      GND                         : 1
#      INV                         : 1
#      LUT1                        : 29
#      LUT2                        : 30
#      LUT3                        : 1
#      LUT5                        : 1
#      LUT6                        : 7
#      MUXCY                       : 29
#      VCC                         : 1
#      XORCY                       : 30
# FlipFlops/Latches                : 34
#      FD                          : 34
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 3
#      OBUF                        : 3

Device utilization summary:
---------------------------

Selected Device : 6slx9csg324-2 


Slice Logic Utilization: 
 Number of Slice Registers:              34  out of  11440     0%  
 Number of Slice LUTs:                   69  out of   5720     1%  
    Number used as Logic:                69  out of   5720     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     72
   Number with an unused Flip Flop:      38  out of     72    52%  
   Number with an unused LUT:             3  out of     72     4%  
   Number of fully used LUT-FF pairs:    31  out of     72    43%  
   Number of unique control sets:         2

IO Utilization: 
 Number of IOs:                           4
 Number of bonded IOBs:                   4  out of    200     2%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
t1/d1/clock_out                    | NONE(t1/state_FSM_FFd2)| 3     |
clk                                | BUFGP                  | 31    |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 4.895ns (Maximum Frequency: 204.290MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 4.162ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 't1/d1/clock_out'
  Clock period: 1.324ns (frequency: 755.287MHz)
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Delay:               1.324ns (Levels of Logic = 0)
  Source:            t1/state_FSM_FFd3 (FF)
  Destination:       t1/state_FSM_FFd2 (FF)
  Source Clock:      t1/d1/clock_out rising
  Destination Clock: t1/d1/clock_out rising

  Data Path: t1/state_FSM_FFd3 to t1/state_FSM_FFd2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.525   0.725  t1/state_FSM_FFd3 (t1/state_FSM_FFd3)
     FD:D                      0.074          t1/state_FSM_FFd2
    ----------------------------------------
    Total                      1.324ns (0.599ns logic, 0.725ns route)
                                       (45.2% logic, 54.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.895ns (frequency: 204.290MHz)
  Total number of paths / destination ports: 1397 / 31
-------------------------------------------------------------------------
Delay:               4.895ns (Levels of Logic = 3)
  Source:            t1/d1/counter_18 (FF)
  Destination:       t1/d1/counter_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: t1/d1/counter_18 to t1/d1/counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.525   1.156  t1/d1/counter_18 (t1/d1/counter_18)
     LUT5:I0->O            3   0.254   1.196  t1/d1/GND_3_o_GND_3_o_equal_2_o<29>6 (t1/d1/GND_3_o_GND_3_o_equal_2_o<29>5)
     LUT6:I1->O           16   0.254   1.182  t1/d1/GND_3_o_GND_3_o_equal_2_o<29>7 (t1/d1/GND_3_o_GND_3_o_equal_2_o)
     LUT2:I1->O            1   0.254   0.000  t1/d1/counter_0_rstpot (t1/d1/counter_0_rstpot)
     FD:D                      0.074          t1/d1/counter_0
    ----------------------------------------
    Total                      4.895ns (1.361ns logic, 3.534ns route)
                                       (27.8% logic, 72.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 't1/d1/clock_out'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              4.162ns (Levels of Logic = 1)
  Source:            t1/state_FSM_FFd3 (FF)
  Destination:       light<2> (PAD)
  Source Clock:      t1/d1/clock_out rising

  Data Path: t1/state_FSM_FFd3 to light<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.525   0.725  t1/state_FSM_FFd3 (t1/state_FSM_FFd3)
     OBUF:I->O                 2.912          light_2_OBUF (light<2>)
    ----------------------------------------
    Total                      4.162ns (3.437ns logic, 0.725ns route)
                                       (82.6% logic, 17.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.895|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock t1/d1/clock_out
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
t1/d1/clock_out|    1.324|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 10.00 secs
Total CPU time to Xst completion: 9.73 secs
 
--> 

Total memory usage is 4486800 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    1 (   0 filtered)

