// Seed: 1419843781
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  reg  id_3;
  wire id_4;
  assign id_3 = id_4;
  always id_3 = 1;
endmodule
module module_1 #(
    parameter id_1 = 32'd50,
    parameter id_9 = 32'd27
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    _id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  inout wire id_13;
  output logic [7:0] id_12;
  input wire id_11;
  output wire id_10;
  input wire _id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  output supply0 id_4;
  inout wire id_3;
  input wire id_2;
  inout wire _id_1;
  wire [-1 : id_9] id_14;
  assign id_12[id_1] = id_2 - -1'b0;
  wire id_15;
  assign id_4 = 1;
  module_0 modCall_1 (
      id_13,
      id_4
  );
endmodule
