Source Block: oh/common/hdl/oh_fifo_sync.v@67:85@HdlStmIf
          rd_count[AW-1:0]<= rd_count[AW-1:0] - 'd1;
       end

   //Empty register to account for RAM output register  
   generate
      if(REG)
	begin
	   reg empty_reg;	   
	   always @ (posedge clk)
	     empty_reg <= fifo_empty;
	   assign empty = empty_reg;
	end
      else
	assign empty = fifo_empty;
   endgenerate

   
   // GENERIC DUAL PORTED MEMORY
   oh_memory_dp 

Diff Content:
- 72       if(REG)
- 73 	begin
- 74 	   reg empty_reg;	   
- 75 	   always @ (posedge clk)
- 76 	     empty_reg <= fifo_empty;
- 77 	   assign empty = empty_reg;
- 78 	end
- 79       else
- 80 	assign empty = fifo_empty;

Clone Blocks:
