=====
SETUP
2.190
9.176
11.366
phy_rx_clk_ibuf
0.000
0.683
rx_frm_len_fifo/ram_ram_0_0_s
1.468
3.728
controller/finish_flag_s7
4.688
5.243
controller/n213_s35
5.644
6.097
controller/n213_s27
6.114
6.663
controller/n219_s15
6.665
7.118
controller/n219_s12
7.697
8.068
controller/n217_s11
8.714
9.176
controller/state.finish_send2_s0
9.176
=====
SETUP
2.310
9.056
11.366
phy_rx_clk_ibuf
0.000
0.683
rx_frm_len_fifo/ram_ram_0_0_s
1.468
3.728
controller/finish_flag_s7
4.688
5.243
controller/n213_s35
5.644
6.097
controller/n213_s27
6.114
6.663
controller/n219_s15
6.665
7.118
controller/n221_s12
7.697
8.068
controller/n225_s11
8.486
9.056
controller/state.prepare2_s0
9.056
=====
SETUP
2.331
9.035
11.366
phy_rx_clk_ibuf
0.000
0.683
rx_frm_len_fifo/ram_ram_0_0_s
1.468
3.728
controller/finish_flag_s7
4.688
5.243
controller/n213_s35
5.644
6.097
controller/n213_s27
6.114
6.663
controller/n219_s15
6.665
7.118
controller/n221_s12
7.697
8.068
controller/n221_s11
8.486
9.035
controller/state.send_data_s0
9.035
=====
SETUP
2.357
9.009
11.366
phy_rx_clk_ibuf
0.000
0.683
rx_frm_len_fifo/ram_ram_0_0_s
1.468
3.728
controller/finish_flag_s5
4.663
5.218
controller/finish_flag_s4
5.781
6.336
controller/n223_s13
6.921
7.491
controller/n223_s12
7.492
8.047
controller/n223_s10
8.460
9.009
controller/state.prepare_s0
9.009
=====
SETUP
2.417
8.949
11.366
phy_rx_clk_ibuf
0.000
0.683
rx_frm_len_fifo/ram_ram_0_0_s
1.468
3.728
controller/finish_flag_s7
4.688
5.243
controller/n213_s35
5.644
6.097
controller/n213_s27
6.114
6.663
controller/n219_s15
6.665
7.118
controller/n219_s13
8.025
8.396
controller/n219_s10
8.400
8.949
controller/state.finish_send3_s0
8.949
=====
SETUP
2.417
8.949
11.366
phy_rx_clk_ibuf
0.000
0.683
rx_frm_len_fifo/ram_ram_0_0_s
1.468
3.728
controller/finish_flag_s7
4.688
5.243
controller/n213_s35
5.644
6.097
controller/n213_s27
6.114
6.663
controller/n219_s15
6.665
7.118
controller/n215_s12
8.025
8.396
controller/n215_s10
8.400
8.949
controller/state.finish_send_s0
8.949
=====
SETUP
2.447
8.919
11.366
phy_rx_clk_ibuf
0.000
0.683
rx_frm_len_fifo/ram_ram_0_0_s
1.468
3.728
controller/finish_flag_s5
4.663
5.218
controller/finish_flag_s4
5.781
6.336
controller/n213_s24
6.853
7.423
controller/n213_s14
7.567
8.122
controller/n213_s10
8.370
8.919
controller/state.wait_frame_s0
8.919
=====
SETUP
2.946
8.420
11.366
phy_rx_clk_ibuf
0.000
0.683
rx_frm_len_fifo/ram_ram_0_0_s
1.468
3.728
controller/finish_flag_s5
4.663
5.218
controller/finish_flag_s4
5.781
6.336
controller/n185_s15
6.537
6.990
controller/n211_s17
7.408
7.957
controller/n211_s15
7.958
8.420
controller/nextByte_s4
8.420
=====
SETUP
2.950
8.416
11.366
phy_rx_clk_ibuf
0.000
0.683
rx_frm_len_fifo/ram_ram_0_0_s
1.468
3.728
controller/finish_flag_s5
4.663
5.218
controller/finish_flag_s4
5.781
6.336
controller/n231_s12
6.616
7.069
controller/n257_s9
7.954
8.416
controller/pointer_1_s2
8.416
=====
SETUP
2.950
8.416
11.366
phy_rx_clk_ibuf
0.000
0.683
rx_frm_len_fifo/ram_ram_0_0_s
1.468
3.728
controller/finish_flag_s5
4.663
5.218
controller/finish_flag_s4
5.781
6.336
controller/n231_s12
6.616
7.069
controller/n255_s9
7.954
8.416
controller/pointer_2_s2
8.416
=====
SETUP
2.950
8.416
11.366
phy_rx_clk_ibuf
0.000
0.683
rx_frm_len_fifo/ram_ram_0_0_s
1.468
3.728
controller/finish_flag_s5
4.663
5.218
controller/finish_flag_s4
5.781
6.336
controller/n231_s12
6.616
7.069
controller/n241_s9
7.954
8.416
controller/pointer_9_s2
8.416
=====
SETUP
3.051
8.315
11.366
phy_rx_clk_ibuf
0.000
0.683
rx_frm_len_fifo/ram_ram_0_0_s
1.468
3.728
controller/finish_flag_s5
4.663
5.218
controller/finish_flag_s4
5.781
6.336
controller/n231_s12
6.616
7.069
controller/n231_s10
7.766
8.315
controller/pointer_14_s2
8.315
=====
SETUP
3.057
8.309
11.366
phy_rx_clk_ibuf
0.000
0.683
rx_frm_len_fifo/ram_ram_0_0_s
1.468
3.728
controller/finish_flag_s5
4.663
5.218
controller/finish_flag_s4
5.781
6.336
controller/n231_s12
6.616
7.069
controller/n185_s13
7.760
8.309
controller/last_byte_s2
8.309
=====
SETUP
3.133
8.234
11.366
phy_rx_clk_ibuf
0.000
0.683
rx_frm_len_fifo/ram_ram_0_0_s
1.468
3.728
controller/finish_flag_s5
4.663
5.218
controller/finish_flag_s4
5.781
6.336
controller/n231_s12
6.616
7.069
controller/n235_s9
7.685
8.234
controller/pointer_12_s2
8.234
=====
SETUP
3.133
8.234
11.366
phy_rx_clk_ibuf
0.000
0.683
rx_frm_len_fifo/ram_ram_0_0_s
1.468
3.728
controller/finish_flag_s5
4.663
5.218
controller/finish_flag_s4
5.781
6.336
controller/n231_s12
6.616
7.069
controller/n233_s9
7.685
8.234
controller/pointer_13_s2
8.234
=====
SETUP
3.133
8.234
11.366
phy_rx_clk_ibuf
0.000
0.683
rx_frm_len_fifo/ram_ram_0_0_s
1.468
3.728
controller/finish_flag_s5
4.663
5.218
controller/finish_flag_s4
5.781
6.336
controller/n231_s12
6.616
7.069
controller/n209_s9
7.685
8.234
controller/tx_data_o_0_s0
8.234
=====
SETUP
3.133
8.234
11.366
phy_rx_clk_ibuf
0.000
0.683
rx_frm_len_fifo/ram_ram_0_0_s
1.468
3.728
controller/finish_flag_s5
4.663
5.218
controller/finish_flag_s4
5.781
6.336
controller/n231_s12
6.616
7.069
controller/n206_s9
7.685
8.234
controller/tx_data_o_1_s0
8.234
=====
SETUP
3.158
8.208
11.366
phy_rx_clk_ibuf
0.000
0.683
rx_frm_len_fifo/ram_ram_0_0_s
1.468
3.728
controller/finish_flag_s5
4.663
5.218
controller/finish_flag_s4
5.781
6.336
controller/n231_s12
6.616
7.069
controller/n253_s9
7.659
8.208
controller/pointer_3_s2
8.208
=====
SETUP
3.215
8.151
11.366
phy_rx_clk_ibuf
0.000
0.683
rx_frm_len_fifo/ram_ram_0_0_s
1.468
3.728
controller/finish_flag_s5
4.663
5.218
controller/finish_flag_s4
5.781
6.336
controller/n231_s12
6.616
7.069
controller/n243_s9
7.780
8.151
controller/pointer_8_s2
8.151
=====
SETUP
3.229
8.137
11.366
phy_rx_clk_ibuf
0.000
0.683
rx_frm_len_fifo/ram_ram_0_0_s
1.468
3.728
controller/finish_flag_s5
4.663
5.218
controller/finish_flag_s4
5.781
6.336
controller/n231_s12
6.616
7.069
controller/n251_s9
7.766
8.137
controller/pointer_4_s2
8.137
=====
SETUP
3.296
8.070
11.366
phy_rx_clk_ibuf
0.000
0.683
rx_frm_len_fifo/ram_ram_0_0_s
1.468
3.728
controller/finish_flag_s5
4.663
5.218
controller/finish_flag_s4
5.781
6.336
controller/n231_s12
6.616
7.069
controller/n245_s9
7.608
8.070
controller/pointer_7_s2
8.070
=====
SETUP
3.300
8.066
11.366
phy_rx_clk_ibuf
0.000
0.683
rx_frm_len_fifo/ram_ram_0_0_s
1.468
3.728
controller/finish_flag_s5
4.663
5.218
controller/finish_flag_s4
5.781
6.336
controller/n227_s10
6.945
7.515
controller/n227_s9
7.517
8.066
controller/valid_flag_s0
8.066
=====
SETUP
3.379
7.987
11.366
phy_rx_clk_ibuf
0.000
0.683
rx_frm_len_fifo/ram_ram_0_0_s
1.468
3.728
controller/finish_flag_s5
4.663
5.218
controller/finish_flag_s4
5.781
6.336
controller/n231_s12
6.616
7.069
controller/n200_s9
7.525
7.987
controller/tx_data_o_3_s0
7.987
=====
SETUP
3.379
7.987
11.366
phy_rx_clk_ibuf
0.000
0.683
rx_frm_len_fifo/ram_ram_0_0_s
1.468
3.728
controller/finish_flag_s5
4.663
5.218
controller/finish_flag_s4
5.781
6.336
controller/n231_s12
6.616
7.069
controller/n197_s9
7.525
7.987
controller/tx_data_o_4_s0
7.987
=====
SETUP
3.379
7.987
11.366
phy_rx_clk_ibuf
0.000
0.683
rx_frm_len_fifo/ram_ram_0_0_s
1.468
3.728
controller/finish_flag_s5
4.663
5.218
controller/finish_flag_s4
5.781
6.336
controller/n231_s12
6.616
7.069
controller/n194_s9
7.525
7.987
controller/tx_data_o_5_s0
7.987
=====
HOLD
0.213
1.719
1.506
phy_rx_clk_ibuf
0.000
0.675
mac/mac_controller/u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_1_s0
1.257
1.459
rx_frm_len_fifo/ram_ram_0_0_s
1.719
=====
HOLD
0.213
1.719
1.506
phy_rx_clk_ibuf
0.000
0.675
mac/mac_controller/u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_0_s0
1.257
1.459
rx_frm_len_fifo/ram_ram_0_0_s
1.719
=====
HOLD
0.312
1.553
1.241
phy_tx_clk_ibuf
0.000
0.675
mac/mac_controller/u_triple_speed_mac/u_mac_tx_if_block/u_mii_tx_if/mii_tx_en_reg_s0
1.230
1.431
mac/mac_controller/u_triple_speed_mac/u_mac_tx_if_block/u_mii_tx_if/mii_tx_en_s0
1.553
=====
HOLD
0.338
1.607
1.269
phy_rx_clk_ibuf
0.000
0.675
mac/mac_controller/u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg_7_s2
1.257
1.459
mac/mac_controller/u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_0_s10
1.607
=====
HOLD
0.425
1.693
1.268
phy_rx_clk_ibuf
0.000
0.675
rx_frm_len_fifo/rd_ptr_2_s0
1.257
1.459
rx_frm_len_fifo/n134_s
1.461
1.693
rx_frm_len_fifo/rd_ptr_2_s0
1.693
=====
HOLD
0.425
1.693
1.268
phy_rx_clk_ibuf
0.000
0.675
rx_frm_len_fifo/rd_ptr_6_s0
1.257
1.459
rx_frm_len_fifo/n130_s
1.461
1.693
rx_frm_len_fifo/rd_ptr_6_s0
1.693
=====
HOLD
0.425
1.693
1.268
phy_rx_clk_ibuf
0.000
0.675
rx_frm_len_fifo/wr_ptr_2_s0
1.257
1.459
rx_frm_len_fifo/n26_s
1.461
1.693
rx_frm_len_fifo/wr_ptr_2_s0
1.693
=====
HOLD
0.425
1.693
1.268
phy_rx_clk_ibuf
0.000
0.675
rx_frm_len_fifo/wr_ptr_6_s0
1.257
1.459
rx_frm_len_fifo/n22_s
1.461
1.693
rx_frm_len_fifo/wr_ptr_6_s0
1.693
=====
HOLD
0.425
1.693
1.268
phy_rx_clk_ibuf
0.000
0.675
rx_frm_len_fifo/wr_ptr_8_s0
1.257
1.459
rx_frm_len_fifo/n20_s
1.461
1.693
rx_frm_len_fifo/wr_ptr_8_s0
1.693
=====
HOLD
0.425
1.693
1.268
phy_rx_clk_ibuf
0.000
0.675
rx_frm_len_fifo/wr_ptr_12_s0
1.257
1.459
rx_frm_len_fifo/n16_s
1.461
1.693
rx_frm_len_fifo/wr_ptr_12_s0
1.693
=====
HOLD
0.425
1.693
1.268
phy_rx_clk_ibuf
0.000
0.675
rx_frm_len_fifo/wr_ptr_14_s0
1.257
1.459
rx_frm_len_fifo/n14_s
1.461
1.693
rx_frm_len_fifo/wr_ptr_14_s0
1.693
=====
HOLD
0.425
1.693
1.268
phy_rx_clk_ibuf
0.000
0.675
rxfifo/rd_ptr_2_s0
1.257
1.459
rxfifo/n84_s
1.461
1.693
rxfifo/rd_ptr_2_s0
1.693
=====
HOLD
0.425
1.693
1.268
phy_rx_clk_ibuf
0.000
0.675
rxfifo/rd_ptr_6_s0
1.257
1.459
rxfifo/n80_s
1.461
1.693
rxfifo/rd_ptr_6_s0
1.693
=====
HOLD
0.425
1.693
1.268
phy_rx_clk_ibuf
0.000
0.675
rxfifo/wr_ptr_0_s0
1.257
1.459
rxfifo/n18_s2
1.461
1.693
rxfifo/wr_ptr_0_s0
1.693
=====
HOLD
0.425
1.693
1.268
phy_rx_clk_ibuf
0.000
0.675
rxfifo/wr_ptr_2_s0
1.257
1.459
rxfifo/n16_s
1.461
1.693
rxfifo/wr_ptr_2_s0
1.693
=====
HOLD
0.425
1.693
1.268
phy_rx_clk_ibuf
0.000
0.675
rxfifo/wr_ptr_6_s0
1.257
1.459
rxfifo/n12_s
1.461
1.693
rxfifo/wr_ptr_6_s0
1.693
=====
HOLD
0.425
1.666
1.241
phy_tx_clk_ibuf
0.000
0.675
controller/pointer_2_s2
1.230
1.432
controller/n255_s9
1.434
1.666
controller/pointer_2_s2
1.666
=====
HOLD
0.425
1.666
1.241
phy_tx_clk_ibuf
0.000
0.675
controller/pointer_10_s2
1.230
1.432
controller/n239_s9
1.434
1.666
controller/pointer_10_s2
1.666
=====
HOLD
0.425
1.666
1.241
phy_tx_clk_ibuf
0.000
0.675
controller/tx_data_o_2_s0
1.230
1.432
controller/n203_s9
1.434
1.666
controller/tx_data_o_2_s0
1.666
=====
HOLD
0.425
1.544
1.119
clk_ibuf
0.000
0.675
mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter_2_s0
1.108
1.310
mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/n39_s1
1.312
1.544
mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter_2_s0
1.544
=====
HOLD
0.425
1.544
1.119
clk_ibuf
0.000
0.675
mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter_6_s0
1.108
1.310
mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/n35_s1
1.312
1.544
mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter_6_s0
1.544
=====
HOLD
0.425
1.666
1.241
phy_tx_clk_ibuf
0.000
0.675
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/cnt_0_s3
1.230
1.432
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n378_s3
1.434
1.666
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/cnt_0_s3
1.666
=====
HOLD
0.425
1.666
1.241
phy_tx_clk_ibuf
0.000
0.675
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/cnt_1_s1
1.230
1.432
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n377_s1
1.434
1.666
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/cnt_1_s1
1.666
=====
HOLD
0.425
1.666
1.241
phy_tx_clk_ibuf
0.000
0.675
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/gmii_txd_2_s3
1.230
1.432
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1512_s3
1.434
1.666
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/gmii_txd_2_s3
1.666
=====
HOLD
0.425
1.666
1.241
phy_tx_clk_ibuf
0.000
0.675
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/gmii_txd_3_s3
1.230
1.432
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1511_s3
1.434
1.666
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/gmii_txd_3_s3
1.666
