// Seed: 4173999996
module module_0 (
    input  tri   id_0,
    input  tri1  id_1,
    output uwire id_2
);
  assign id_2 = id_1 * id_0;
  assign module_1.id_8 = 0;
endmodule
module module_1 #(
    parameter id_1 = 32'd93
) (
    input wor id_0,
    output tri1 _id_1,
    input supply0 id_2,
    input wand id_3,
    input tri0 id_4,
    output wor id_5,
    output tri0 id_6,
    output uwire id_7,
    input wor id_8,
    input tri0 id_9,
    input wor id_10,
    input uwire id_11,
    input uwire id_12,
    input wire id_13,
    input uwire id_14,
    input tri0 id_15,
    input tri1 id_16,
    input uwire id_17,
    output tri id_18,
    input tri0 id_19,
    input wand id_20,
    input wire id_21
);
  reg id_23;
  always_latch @(posedge 1) id_23 <= ~id_14;
  integer id_24, id_25;
  module_0 modCall_1 (
      id_20,
      id_19,
      id_18
  );
  logic [(  id_1  ) : 1] \id_26 ;
endmodule
