Analysis & Synthesis report for Harvard
Wed Aug 27 16:23:32 2025
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |harvard|controlunit:control_unit|current_state
 10. User-Specified and Inferred Latches
 11. Logic Cells Representing Combinational Loops
 12. Registers Removed During Synthesis
 13. General Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for data_path:datapath|DataMem:datamemory|altsyncram:M_rtl_0|altsyncram_a3d1:auto_generated
 16. Parameter Settings for User Entity Instance: controlunit:control_unit
 17. Parameter Settings for Inferred Entity Instance: data_path:datapath|DataMem:datamemory|altsyncram:M_rtl_0
 18. altsyncram Parameter Settings by Entity Instance
 19. Port Connectivity Checks: "data_path:datapath|DataMem:datamemory"
 20. Port Connectivity Checks: "data_path:datapath|ALU32Bit:alu|mux8to1:mux1"
 21. Port Connectivity Checks: "data_path:datapath|mux3to1:ALUMux2"
 22. Port Connectivity Checks: "data_path:datapath|red:red_datamemory"
 23. Port Connectivity Checks: "data_path:datapath"
 24. Post-Synthesis Netlist Statistics for Top Partition
 25. Elapsed Time Per Partition
 26. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Aug 27 16:23:31 2025       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; Harvard                                     ;
; Top-level Entity Name              ; harvard                                     ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 687                                         ;
;     Total combinational functions  ; 621                                         ;
;     Dedicated logic registers      ; 197                                         ;
; Total registers                    ; 197                                         ;
; Total pins                         ; 234                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 8,192                                       ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; harvard            ; Harvard            ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.02        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.2%      ;
;     Processor 3            ;   0.2%      ;
;     Processor 4            ;   0.2%      ;
;     Processor 5            ;   0.1%      ;
;     Processor 6            ;   0.1%      ;
;     Processor 7            ;   0.1%      ;
;     Processor 8            ;   0.1%      ;
;     Processors 9-16        ;   0.1%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                     ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                 ; Library ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+---------+
; ../Register/register32bit.v      ; yes             ; User Verilog HDL File        ; C:/intelFPGA_lite/18.1/RISC-V_CPU/Register/register32bit.v                   ;         ;
; ../Register/pc.v                 ; yes             ; User Verilog HDL File        ; C:/intelFPGA_lite/18.1/RISC-V_CPU/Register/pc.v                              ;         ;
; ../ALU/RightShift.v              ; yes             ; User Verilog HDL File        ; C:/intelFPGA_lite/18.1/RISC-V_CPU/ALU/RightShift.v                           ;         ;
; ../ALU/OR32Bit.v                 ; yes             ; User Verilog HDL File        ; C:/intelFPGA_lite/18.1/RISC-V_CPU/ALU/OR32Bit.v                              ;         ;
; ../ALU/NOT32Bit.v                ; yes             ; User Verilog HDL File        ; C:/intelFPGA_lite/18.1/RISC-V_CPU/ALU/NOT32Bit.v                             ;         ;
; ../ALU/mux8to1.v                 ; yes             ; User Verilog HDL File        ; C:/intelFPGA_lite/18.1/RISC-V_CPU/ALU/mux8to1.v                              ;         ;
; ../ALU/mux2to1.v                 ; yes             ; User Verilog HDL File        ; C:/intelFPGA_lite/18.1/RISC-V_CPU/ALU/mux2to1.v                              ;         ;
; ../ALU/LeftShift.v               ; yes             ; User Verilog HDL File        ; C:/intelFPGA_lite/18.1/RISC-V_CPU/ALU/LeftShift.v                            ;         ;
; ../ALU/fulladder.v               ; yes             ; User Verilog HDL File        ; C:/intelFPGA_lite/18.1/RISC-V_CPU/ALU/fulladder.v                            ;         ;
; ../ALU/AND32Bit.v                ; yes             ; User Verilog HDL File        ; C:/intelFPGA_lite/18.1/RISC-V_CPU/ALU/AND32Bit.v                             ;         ;
; ../ALU/ALU32Bit.v                ; yes             ; User Verilog HDL File        ; C:/intelFPGA_lite/18.1/RISC-V_CPU/ALU/ALU32Bit.v                             ;         ;
; ../ALU/adder32.v                 ; yes             ; User Verilog HDL File        ; C:/intelFPGA_lite/18.1/RISC-V_CPU/ALU/adder32.v                              ;         ;
; ../Data_Mem/DataMem.v            ; yes             ; User Verilog HDL File        ; C:/intelFPGA_lite/18.1/RISC-V_CPU/Data_Mem/DataMem.v                         ;         ;
; ../Reset/reset_circuit.v         ; yes             ; User Verilog HDL File        ; C:/intelFPGA_lite/18.1/RISC-V_CPU/Reset/reset_circuit.v                      ;         ;
; ../ControlUnit/controlunit.v     ; yes             ; User Verilog HDL File        ; C:/intelFPGA_lite/18.1/RISC-V_CPU/ControlUnit/controlunit.v                  ;         ;
; ../DataPathCPU/uze.v             ; yes             ; User Verilog HDL File        ; C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/uze.v                          ;         ;
; ../DataPathCPU/red.v             ; yes             ; User Verilog HDL File        ; C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/red.v                          ;         ;
; ../DataPathCPU/mux3to1.v         ; yes             ; User Verilog HDL File        ; C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v                      ;         ;
; ../DataPathCPU/lze.v             ; yes             ; User Verilog HDL File        ; C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/lze.v                          ;         ;
; ../DataPathCPU/data_path.v       ; yes             ; User Verilog HDL File        ; C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/data_path.v                    ;         ;
; harvard.v                        ; yes             ; User Verilog HDL File        ; C:/intelFPGA_lite/18.1/RISC-V_CPU/Harvard/harvard.v                          ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal181.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_a3d1.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/18.1/RISC-V_CPU/Harvard/db/altsyncram_a3d1.tdf             ;         ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 687       ;
;                                             ;           ;
; Total combinational functions               ; 621       ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 324       ;
;     -- 3 input functions                    ; 192       ;
;     -- <=2 input functions                  ; 105       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 561       ;
;     -- arithmetic mode                      ; 60        ;
;                                             ;           ;
; Total registers                             ; 197       ;
;     -- Dedicated logic registers            ; 197       ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 234       ;
; Total memory bits                           ; 8192      ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 196       ;
; Total fan-out                               ; 3793      ;
; Average fan-out                             ; 2.88      ;
+---------------------------------------------+-----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                            ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                  ; Entity Name     ; Library Name ;
+-------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------+-----------------+--------------+
; |harvard                                              ; 621 (1)             ; 197 (0)                   ; 8192        ; 0            ; 0       ; 0         ; 234  ; 0            ; |harvard                                                                                             ; harvard         ; work         ;
;    |controlunit:control_unit|                         ; 45 (45)             ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |harvard|controlunit:control_unit                                                                    ; controlunit     ; work         ;
;    |data_path:datapath|                               ; 495 (0)             ; 158 (0)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |harvard|data_path:datapath                                                                          ; data_path       ; work         ;
;       |ALU32Bit:alu|                                  ; 206 (13)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |harvard|data_path:datapath|ALU32Bit:alu                                                             ; ALU32Bit        ; work         ;
;          |OR32Bit:OR_32|                              ; 30 (30)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |harvard|data_path:datapath|ALU32Bit:alu|OR32Bit:OR_32                                               ; OR32Bit         ; work         ;
;          |adder32:Adder_32Bit|                        ; 65 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |harvard|data_path:datapath|ALU32Bit:alu|adder32:Adder_32Bit                                         ; adder32         ; work         ;
;             |fulladder:fulladd_stage[0].FullAdder32|  ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |harvard|data_path:datapath|ALU32Bit:alu|adder32:Adder_32Bit|fulladder:fulladd_stage[0].FullAdder32  ; fulladder       ; work         ;
;             |fulladder:fulladd_stage[10].FullAdder32| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |harvard|data_path:datapath|ALU32Bit:alu|adder32:Adder_32Bit|fulladder:fulladd_stage[10].FullAdder32 ; fulladder       ; work         ;
;             |fulladder:fulladd_stage[11].FullAdder32| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |harvard|data_path:datapath|ALU32Bit:alu|adder32:Adder_32Bit|fulladder:fulladd_stage[11].FullAdder32 ; fulladder       ; work         ;
;             |fulladder:fulladd_stage[12].FullAdder32| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |harvard|data_path:datapath|ALU32Bit:alu|adder32:Adder_32Bit|fulladder:fulladd_stage[12].FullAdder32 ; fulladder       ; work         ;
;             |fulladder:fulladd_stage[13].FullAdder32| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |harvard|data_path:datapath|ALU32Bit:alu|adder32:Adder_32Bit|fulladder:fulladd_stage[13].FullAdder32 ; fulladder       ; work         ;
;             |fulladder:fulladd_stage[14].FullAdder32| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |harvard|data_path:datapath|ALU32Bit:alu|adder32:Adder_32Bit|fulladder:fulladd_stage[14].FullAdder32 ; fulladder       ; work         ;
;             |fulladder:fulladd_stage[15].FullAdder32| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |harvard|data_path:datapath|ALU32Bit:alu|adder32:Adder_32Bit|fulladder:fulladd_stage[15].FullAdder32 ; fulladder       ; work         ;
;             |fulladder:fulladd_stage[16].FullAdder32| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |harvard|data_path:datapath|ALU32Bit:alu|adder32:Adder_32Bit|fulladder:fulladd_stage[16].FullAdder32 ; fulladder       ; work         ;
;             |fulladder:fulladd_stage[17].FullAdder32| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |harvard|data_path:datapath|ALU32Bit:alu|adder32:Adder_32Bit|fulladder:fulladd_stage[17].FullAdder32 ; fulladder       ; work         ;
;             |fulladder:fulladd_stage[18].FullAdder32| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |harvard|data_path:datapath|ALU32Bit:alu|adder32:Adder_32Bit|fulladder:fulladd_stage[18].FullAdder32 ; fulladder       ; work         ;
;             |fulladder:fulladd_stage[19].FullAdder32| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |harvard|data_path:datapath|ALU32Bit:alu|adder32:Adder_32Bit|fulladder:fulladd_stage[19].FullAdder32 ; fulladder       ; work         ;
;             |fulladder:fulladd_stage[1].FullAdder32|  ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |harvard|data_path:datapath|ALU32Bit:alu|adder32:Adder_32Bit|fulladder:fulladd_stage[1].FullAdder32  ; fulladder       ; work         ;
;             |fulladder:fulladd_stage[20].FullAdder32| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |harvard|data_path:datapath|ALU32Bit:alu|adder32:Adder_32Bit|fulladder:fulladd_stage[20].FullAdder32 ; fulladder       ; work         ;
;             |fulladder:fulladd_stage[21].FullAdder32| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |harvard|data_path:datapath|ALU32Bit:alu|adder32:Adder_32Bit|fulladder:fulladd_stage[21].FullAdder32 ; fulladder       ; work         ;
;             |fulladder:fulladd_stage[22].FullAdder32| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |harvard|data_path:datapath|ALU32Bit:alu|adder32:Adder_32Bit|fulladder:fulladd_stage[22].FullAdder32 ; fulladder       ; work         ;
;             |fulladder:fulladd_stage[23].FullAdder32| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |harvard|data_path:datapath|ALU32Bit:alu|adder32:Adder_32Bit|fulladder:fulladd_stage[23].FullAdder32 ; fulladder       ; work         ;
;             |fulladder:fulladd_stage[24].FullAdder32| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |harvard|data_path:datapath|ALU32Bit:alu|adder32:Adder_32Bit|fulladder:fulladd_stage[24].FullAdder32 ; fulladder       ; work         ;
;             |fulladder:fulladd_stage[25].FullAdder32| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |harvard|data_path:datapath|ALU32Bit:alu|adder32:Adder_32Bit|fulladder:fulladd_stage[25].FullAdder32 ; fulladder       ; work         ;
;             |fulladder:fulladd_stage[26].FullAdder32| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |harvard|data_path:datapath|ALU32Bit:alu|adder32:Adder_32Bit|fulladder:fulladd_stage[26].FullAdder32 ; fulladder       ; work         ;
;             |fulladder:fulladd_stage[27].FullAdder32| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |harvard|data_path:datapath|ALU32Bit:alu|adder32:Adder_32Bit|fulladder:fulladd_stage[27].FullAdder32 ; fulladder       ; work         ;
;             |fulladder:fulladd_stage[28].FullAdder32| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |harvard|data_path:datapath|ALU32Bit:alu|adder32:Adder_32Bit|fulladder:fulladd_stage[28].FullAdder32 ; fulladder       ; work         ;
;             |fulladder:fulladd_stage[29].FullAdder32| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |harvard|data_path:datapath|ALU32Bit:alu|adder32:Adder_32Bit|fulladder:fulladd_stage[29].FullAdder32 ; fulladder       ; work         ;
;             |fulladder:fulladd_stage[2].FullAdder32|  ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |harvard|data_path:datapath|ALU32Bit:alu|adder32:Adder_32Bit|fulladder:fulladd_stage[2].FullAdder32  ; fulladder       ; work         ;
;             |fulladder:fulladd_stage[30].FullAdder32| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |harvard|data_path:datapath|ALU32Bit:alu|adder32:Adder_32Bit|fulladder:fulladd_stage[30].FullAdder32 ; fulladder       ; work         ;
;             |fulladder:fulladd_stage[31].FullAdder32| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |harvard|data_path:datapath|ALU32Bit:alu|adder32:Adder_32Bit|fulladder:fulladd_stage[31].FullAdder32 ; fulladder       ; work         ;
;             |fulladder:fulladd_stage[3].FullAdder32|  ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |harvard|data_path:datapath|ALU32Bit:alu|adder32:Adder_32Bit|fulladder:fulladd_stage[3].FullAdder32  ; fulladder       ; work         ;
;             |fulladder:fulladd_stage[4].FullAdder32|  ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |harvard|data_path:datapath|ALU32Bit:alu|adder32:Adder_32Bit|fulladder:fulladd_stage[4].FullAdder32  ; fulladder       ; work         ;
;             |fulladder:fulladd_stage[5].FullAdder32|  ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |harvard|data_path:datapath|ALU32Bit:alu|adder32:Adder_32Bit|fulladder:fulladd_stage[5].FullAdder32  ; fulladder       ; work         ;
;             |fulladder:fulladd_stage[6].FullAdder32|  ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |harvard|data_path:datapath|ALU32Bit:alu|adder32:Adder_32Bit|fulladder:fulladd_stage[6].FullAdder32  ; fulladder       ; work         ;
;             |fulladder:fulladd_stage[7].FullAdder32|  ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |harvard|data_path:datapath|ALU32Bit:alu|adder32:Adder_32Bit|fulladder:fulladd_stage[7].FullAdder32  ; fulladder       ; work         ;
;             |fulladder:fulladd_stage[8].FullAdder32|  ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |harvard|data_path:datapath|ALU32Bit:alu|adder32:Adder_32Bit|fulladder:fulladd_stage[8].FullAdder32  ; fulladder       ; work         ;
;             |fulladder:fulladd_stage[9].FullAdder32|  ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |harvard|data_path:datapath|ALU32Bit:alu|adder32:Adder_32Bit|fulladder:fulladd_stage[9].FullAdder32  ; fulladder       ; work         ;
;          |mux8to1:mux1|                               ; 98 (98)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |harvard|data_path:datapath|ALU32Bit:alu|mux8to1:mux1                                                ; mux8to1         ; work         ;
;       |DataMem:datamemory|                            ; 33 (33)             ; 32 (32)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |harvard|data_path:datapath|DataMem:datamemory                                                       ; DataMem         ; work         ;
;          |altsyncram:M_rtl_0|                         ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |harvard|data_path:datapath|DataMem:datamemory|altsyncram:M_rtl_0                                    ; altsyncram      ; work         ;
;             |altsyncram_a3d1:auto_generated|          ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |harvard|data_path:datapath|DataMem:datamemory|altsyncram:M_rtl_0|altsyncram_a3d1:auto_generated     ; altsyncram_a3d1 ; work         ;
;       |mux2to1:ALUMux1|                               ; 32 (32)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |harvard|data_path:datapath|mux2to1:ALUMux1                                                          ; mux2to1         ; work         ;
;       |mux2to1:MemMux|                                ; 32 (32)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |harvard|data_path:datapath|mux2to1:MemMux                                                           ; mux2to1         ; work         ;
;       |mux3to1:ALUMux2|                               ; 65 (65)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |harvard|data_path:datapath|mux3to1:ALUMux2                                                          ; mux3to1         ; work         ;
;       |mux3to1:DataMux|                               ; 97 (97)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |harvard|data_path:datapath|mux3to1:DataMux                                                          ; mux3to1         ; work         ;
;       |pc:PC|                                         ; 30 (30)             ; 30 (30)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |harvard|data_path:datapath|pc:PC                                                                    ; pc              ; work         ;
;       |register32bit:reg_A|                           ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |harvard|data_path:datapath|register32bit:reg_A                                                      ; register32bit   ; work         ;
;       |register32bit:reg_B|                           ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |harvard|data_path:datapath|register32bit:reg_B                                                      ; register32bit   ; work         ;
;       |register32bit:reg_IR|                          ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |harvard|data_path:datapath|register32bit:reg_IR                                                     ; register32bit   ; work         ;
;    |reset_circuit:resetcpu|                           ; 80 (80)             ; 34 (34)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |harvard|reset_circuit:resetcpu                                                                      ; reset_circuit   ; work         ;
+-------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                               ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+----------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; data_path:datapath|DataMem:datamemory|altsyncram:M_rtl_0|altsyncram_a3d1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192 ; None ;
+----------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------+
; State Machine - |harvard|controlunit:control_unit|current_state           ;
+------------------+------------------+------------------+------------------+
; Name             ; current_state.T0 ; current_state.T2 ; current_state.T1 ;
+------------------+------------------+------------------+------------------+
; current_state.T0 ; 0                ; 0                ; 0                ;
; current_state.T1 ; 1                ; 0                ; 1                ;
; current_state.T2 ; 1                ; 1                ; 0                ;
+------------------+------------------+------------------+------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                     ;
+-----------------------------------------------------+------------------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal                      ; Free of Timing Hazards ;
+-----------------------------------------------------+------------------------------------------+------------------------+
; data_path:datapath|mux3to1:ALUMux2|out[31]          ; data_path:datapath|mux3to1:ALUMux2|Mux32 ; yes                    ;
; data_path:datapath|mux3to1:ALUMux2|out[30]          ; data_path:datapath|mux3to1:ALUMux2|Mux32 ; yes                    ;
; data_path:datapath|mux3to1:ALUMux2|out[29]          ; data_path:datapath|mux3to1:ALUMux2|Mux32 ; yes                    ;
; data_path:datapath|mux3to1:ALUMux2|out[28]          ; data_path:datapath|mux3to1:ALUMux2|Mux32 ; yes                    ;
; data_path:datapath|mux3to1:ALUMux2|out[27]          ; data_path:datapath|mux3to1:ALUMux2|Mux32 ; yes                    ;
; data_path:datapath|mux3to1:ALUMux2|out[26]          ; data_path:datapath|mux3to1:ALUMux2|Mux32 ; yes                    ;
; data_path:datapath|mux3to1:ALUMux2|out[25]          ; data_path:datapath|mux3to1:ALUMux2|Mux32 ; yes                    ;
; data_path:datapath|mux3to1:ALUMux2|out[24]          ; data_path:datapath|mux3to1:ALUMux2|Mux32 ; yes                    ;
; data_path:datapath|mux3to1:ALUMux2|out[23]          ; data_path:datapath|mux3to1:ALUMux2|Mux32 ; yes                    ;
; data_path:datapath|mux3to1:ALUMux2|out[22]          ; data_path:datapath|mux3to1:ALUMux2|Mux32 ; yes                    ;
; data_path:datapath|mux3to1:ALUMux2|out[21]          ; data_path:datapath|mux3to1:ALUMux2|Mux32 ; yes                    ;
; data_path:datapath|mux3to1:ALUMux2|out[20]          ; data_path:datapath|mux3to1:ALUMux2|Mux32 ; yes                    ;
; data_path:datapath|mux3to1:ALUMux2|out[19]          ; data_path:datapath|mux3to1:ALUMux2|Mux32 ; yes                    ;
; data_path:datapath|mux3to1:ALUMux2|out[18]          ; data_path:datapath|mux3to1:ALUMux2|Mux32 ; yes                    ;
; data_path:datapath|mux3to1:ALUMux2|out[17]          ; data_path:datapath|mux3to1:ALUMux2|Mux32 ; yes                    ;
; data_path:datapath|mux3to1:ALUMux2|out[16]          ; data_path:datapath|mux3to1:ALUMux2|Mux32 ; yes                    ;
; data_path:datapath|mux3to1:ALUMux2|out[15]          ; data_path:datapath|mux3to1:ALUMux2|Mux32 ; yes                    ;
; data_path:datapath|mux3to1:ALUMux2|out[14]          ; data_path:datapath|mux3to1:ALUMux2|Mux32 ; yes                    ;
; data_path:datapath|mux3to1:ALUMux2|out[13]          ; data_path:datapath|mux3to1:ALUMux2|Mux32 ; yes                    ;
; data_path:datapath|mux3to1:ALUMux2|out[12]          ; data_path:datapath|mux3to1:ALUMux2|Mux32 ; yes                    ;
; data_path:datapath|mux3to1:ALUMux2|out[11]          ; data_path:datapath|mux3to1:ALUMux2|Mux32 ; yes                    ;
; data_path:datapath|mux3to1:ALUMux2|out[10]          ; data_path:datapath|mux3to1:ALUMux2|Mux32 ; yes                    ;
; data_path:datapath|mux3to1:ALUMux2|out[9]           ; data_path:datapath|mux3to1:ALUMux2|Mux32 ; yes                    ;
; data_path:datapath|mux3to1:ALUMux2|out[8]           ; data_path:datapath|mux3to1:ALUMux2|Mux32 ; yes                    ;
; data_path:datapath|mux3to1:ALUMux2|out[7]           ; data_path:datapath|mux3to1:ALUMux2|Mux32 ; yes                    ;
; data_path:datapath|mux3to1:ALUMux2|out[6]           ; data_path:datapath|mux3to1:ALUMux2|Mux32 ; yes                    ;
; data_path:datapath|mux3to1:ALUMux2|out[5]           ; data_path:datapath|mux3to1:ALUMux2|Mux32 ; yes                    ;
; data_path:datapath|mux3to1:ALUMux2|out[4]           ; data_path:datapath|mux3to1:ALUMux2|Mux32 ; yes                    ;
; data_path:datapath|mux3to1:ALUMux2|out[3]           ; data_path:datapath|mux3to1:ALUMux2|Mux32 ; yes                    ;
; data_path:datapath|mux3to1:ALUMux2|out[2]           ; data_path:datapath|mux3to1:ALUMux2|Mux32 ; yes                    ;
; data_path:datapath|mux3to1:ALUMux2|out[1]           ; data_path:datapath|mux3to1:ALUMux2|Mux32 ; yes                    ;
; data_path:datapath|mux3to1:ALUMux2|out[0]           ; data_path:datapath|mux3to1:ALUMux2|Mux32 ; yes                    ;
; data_path:datapath|mux3to1:DataMux|out[0]           ; data_path:datapath|mux3to1:DataMux|Mux32 ; yes                    ;
; data_path:datapath|mux3to1:DataMux|out[1]           ; data_path:datapath|mux3to1:DataMux|Mux32 ; yes                    ;
; data_path:datapath|mux3to1:DataMux|out[2]           ; data_path:datapath|mux3to1:DataMux|Mux32 ; yes                    ;
; data_path:datapath|mux3to1:DataMux|out[3]           ; data_path:datapath|mux3to1:DataMux|Mux32 ; yes                    ;
; data_path:datapath|mux3to1:DataMux|out[4]           ; data_path:datapath|mux3to1:DataMux|Mux32 ; yes                    ;
; data_path:datapath|mux3to1:DataMux|out[5]           ; data_path:datapath|mux3to1:DataMux|Mux32 ; yes                    ;
; data_path:datapath|mux3to1:DataMux|out[6]           ; data_path:datapath|mux3to1:DataMux|Mux32 ; yes                    ;
; data_path:datapath|mux3to1:DataMux|out[7]           ; data_path:datapath|mux3to1:DataMux|Mux32 ; yes                    ;
; data_path:datapath|mux3to1:DataMux|out[8]           ; data_path:datapath|mux3to1:DataMux|Mux32 ; yes                    ;
; data_path:datapath|mux3to1:DataMux|out[9]           ; data_path:datapath|mux3to1:DataMux|Mux32 ; yes                    ;
; data_path:datapath|mux3to1:DataMux|out[10]          ; data_path:datapath|mux3to1:DataMux|Mux32 ; yes                    ;
; data_path:datapath|mux3to1:DataMux|out[11]          ; data_path:datapath|mux3to1:DataMux|Mux32 ; yes                    ;
; data_path:datapath|mux3to1:DataMux|out[12]          ; data_path:datapath|mux3to1:DataMux|Mux32 ; yes                    ;
; data_path:datapath|mux3to1:DataMux|out[13]          ; data_path:datapath|mux3to1:DataMux|Mux32 ; yes                    ;
; data_path:datapath|mux3to1:DataMux|out[14]          ; data_path:datapath|mux3to1:DataMux|Mux32 ; yes                    ;
; data_path:datapath|mux3to1:DataMux|out[15]          ; data_path:datapath|mux3to1:DataMux|Mux32 ; yes                    ;
; data_path:datapath|mux3to1:DataMux|out[16]          ; data_path:datapath|mux3to1:DataMux|Mux32 ; yes                    ;
; data_path:datapath|mux3to1:DataMux|out[17]          ; data_path:datapath|mux3to1:DataMux|Mux32 ; yes                    ;
; data_path:datapath|mux3to1:DataMux|out[18]          ; data_path:datapath|mux3to1:DataMux|Mux32 ; yes                    ;
; data_path:datapath|mux3to1:DataMux|out[19]          ; data_path:datapath|mux3to1:DataMux|Mux32 ; yes                    ;
; data_path:datapath|mux3to1:DataMux|out[20]          ; data_path:datapath|mux3to1:DataMux|Mux32 ; yes                    ;
; data_path:datapath|mux3to1:DataMux|out[21]          ; data_path:datapath|mux3to1:DataMux|Mux32 ; yes                    ;
; data_path:datapath|mux3to1:DataMux|out[22]          ; data_path:datapath|mux3to1:DataMux|Mux32 ; yes                    ;
; data_path:datapath|mux3to1:DataMux|out[23]          ; data_path:datapath|mux3to1:DataMux|Mux32 ; yes                    ;
; data_path:datapath|mux3to1:DataMux|out[24]          ; data_path:datapath|mux3to1:DataMux|Mux32 ; yes                    ;
; data_path:datapath|mux3to1:DataMux|out[25]          ; data_path:datapath|mux3to1:DataMux|Mux32 ; yes                    ;
; data_path:datapath|mux3to1:DataMux|out[26]          ; data_path:datapath|mux3to1:DataMux|Mux32 ; yes                    ;
; data_path:datapath|mux3to1:DataMux|out[27]          ; data_path:datapath|mux3to1:DataMux|Mux32 ; yes                    ;
; data_path:datapath|mux3to1:DataMux|out[28]          ; data_path:datapath|mux3to1:DataMux|Mux32 ; yes                    ;
; data_path:datapath|mux3to1:DataMux|out[29]          ; data_path:datapath|mux3to1:DataMux|Mux32 ; yes                    ;
; data_path:datapath|mux3to1:DataMux|out[30]          ; data_path:datapath|mux3to1:DataMux|Mux32 ; yes                    ;
; data_path:datapath|mux3to1:DataMux|out[31]          ; data_path:datapath|mux3to1:DataMux|Mux32 ; yes                    ;
; Number of user-specified and inferred latches = 64  ;                                          ;                        ;
+-----------------------------------------------------+------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------------+
; Logic Cells Representing Combinational Loops               ;
+--------------------------------------------------------+---+
; Logic Cell Name                                        ;   ;
+--------------------------------------------------------+---+
; data_path:datapath|ALU32Bit:alu|WideNor0~0             ;   ;
; Number of logic cells representing combinational loops ; 1 ;
+--------------------------------------------------------+---+
Note: All cells listed above may not be present at the end of synthesis due to various synthesis optimizations.


+--------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                             ;
+---------------------------------------+----------------------------------------+
; Register name                         ; Reason for Removal                     ;
+---------------------------------------+----------------------------------------+
; data_path:datapath|pc:PC|pc[0,1]      ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 2 ;                                        ;
+---------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 197   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 30    ;
; Number of registers using Asynchronous Clear ; 97    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 98    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------+
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |harvard|data_path:datapath|DataMem:datamemory|data_out[29] ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |harvard|reset_circuit:resetcpu|enable_pd                   ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |harvard|reset_circuit:resetcpu|count[12]                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |harvard|controlunit:control_unit|REG_MUX                   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |harvard|data_path:datapath|mux3to1:ALUMux2|Mux0            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |harvard|data_path:datapath|mux3to1:ALUMux2|Mux26           ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |harvard|data_path:datapath|mux3to1:DataMux|Mux10           ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |harvard|controlunit:control_unit|ALU_OP[2]                 ;
; 6:1                ; 30 bits   ; 120 LEs       ; 90 LEs               ; 30 LEs                 ; No         ; |harvard|data_path:datapath|ALU32Bit:alu|mux8to1:mux1|Mux1  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for data_path:datapath|DataMem:datamemory|altsyncram:M_rtl_0|altsyncram_a3d1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------+


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controlunit:control_unit ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; T0             ; 00    ; Unsigned Binary                              ;
; T1             ; 01    ; Unsigned Binary                              ;
; T2             ; 10    ; Unsigned Binary                              ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: data_path:datapath|DataMem:datamemory|altsyncram:M_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                          ;
+------------------------------------+----------------------+-----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                       ;
; WIDTH_A                            ; 32                   ; Untyped                                       ;
; WIDTHAD_A                          ; 8                    ; Untyped                                       ;
; NUMWORDS_A                         ; 256                  ; Untyped                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WIDTH_B                            ; 32                   ; Untyped                                       ;
; WIDTHAD_B                          ; 8                    ; Untyped                                       ;
; NUMWORDS_B                         ; 256                  ; Untyped                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                       ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                       ;
; CBXI_PARAMETER                     ; altsyncram_a3d1      ; Untyped                                       ;
+------------------------------------+----------------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                     ;
+-------------------------------------------+----------------------------------------------------------+
; Name                                      ; Value                                                    ;
+-------------------------------------------+----------------------------------------------------------+
; Number of entity instances                ; 1                                                        ;
; Entity Instance                           ; data_path:datapath|DataMem:datamemory|altsyncram:M_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                ;
;     -- WIDTH_A                            ; 32                                                       ;
;     -- NUMWORDS_A                         ; 256                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                             ;
;     -- WIDTH_B                            ; 32                                                       ;
;     -- NUMWORDS_B                         ; 256                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                ;
+-------------------------------------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "data_path:datapath|DataMem:datamemory"                                                                                                                                            ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; addr ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "data_path:datapath|ALU32Bit:alu|mux8to1:mux1" ;
+------+-------+----------+------------------------------------------------+
; Port ; Type  ; Severity ; Details                                        ;
+------+-------+----------+------------------------------------------------+
; in6  ; Input ; Info     ; Stuck at GND                                   ;
; in7  ; Input ; Info     ; Stuck at GND                                   ;
+------+-------+----------+------------------------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "data_path:datapath|mux3to1:ALUMux2" ;
+------------+-------+----------+--------------------------------+
; Port       ; Type  ; Severity ; Details                        ;
+------------+-------+----------+--------------------------------+
; in2[31..1] ; Input ; Info     ; Stuck at GND                   ;
; in2[0]     ; Input ; Info     ; Stuck at VCC                   ;
+------------+-------+----------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "data_path:datapath|red:red_datamemory"                                                                                                                                     ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; red_out ; Output ; Warning  ; Output or bidir port (8 bits) is smaller than the port expression (32 bits) it drives.  The 24 most-significant bit(s) in the port expression will be connected to GND. ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Port Connectivity Checks: "data_path:datapath"        ;
+----------+--------+----------+------------------------+
; Port     ; Type   ; Severity ; Details                ;
+----------+--------+----------+------------------------+
; mem_in   ; Output ; Info     ; Explicitly unconnected ;
; mem_addr ; Output ; Info     ; Explicitly unconnected ;
+----------+--------+----------+------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 234                         ;
; cycloneiii_ff         ; 197                         ;
;     CLR               ; 3                           ;
;     ENA               ; 4                           ;
;     ENA CLR           ; 64                          ;
;     ENA CLR SLD       ; 30                          ;
;     plain             ; 96                          ;
; cycloneiii_lcell_comb ; 623                         ;
;     arith             ; 60                          ;
;         2 data inputs ; 60                          ;
;     normal            ; 563                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 7                           ;
;         2 data inputs ; 39                          ;
;         3 data inputs ; 192                         ;
;         4 data inputs ; 324                         ;
; cycloneiii_ram_block  ; 32                          ;
;                       ;                             ;
; Max LUT depth         ; 39.00                       ;
; Average LUT depth     ; 11.33                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Wed Aug 27 16:23:10 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Harvard -c Harvard
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/18.1/risc-v_cpu/register/register32bit.v
    Info (12023): Found entity 1: register32bit File: C:/intelFPGA_lite/18.1/RISC-V_CPU/Register/register32bit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/18.1/risc-v_cpu/register/pc.v
    Info (12023): Found entity 1: pc File: C:/intelFPGA_lite/18.1/RISC-V_CPU/Register/pc.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/18.1/risc-v_cpu/alu/rightshift.v
    Info (12023): Found entity 1: RightShift File: C:/intelFPGA_lite/18.1/RISC-V_CPU/ALU/RightShift.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/18.1/risc-v_cpu/alu/or32bit.v
    Info (12023): Found entity 1: OR32Bit File: C:/intelFPGA_lite/18.1/RISC-V_CPU/ALU/OR32Bit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/18.1/risc-v_cpu/alu/not32bit.v
    Info (12023): Found entity 1: NOT32Bit File: C:/intelFPGA_lite/18.1/RISC-V_CPU/ALU/NOT32Bit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/18.1/risc-v_cpu/alu/mux8to1.v
    Info (12023): Found entity 1: mux8to1 File: C:/intelFPGA_lite/18.1/RISC-V_CPU/ALU/mux8to1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/18.1/risc-v_cpu/alu/mux2to1.v
    Info (12023): Found entity 1: mux2to1 File: C:/intelFPGA_lite/18.1/RISC-V_CPU/ALU/mux2to1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/18.1/risc-v_cpu/alu/leftshift.v
    Info (12023): Found entity 1: LeftShift File: C:/intelFPGA_lite/18.1/RISC-V_CPU/ALU/LeftShift.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/18.1/risc-v_cpu/alu/fulladder.v
    Info (12023): Found entity 1: fulladder File: C:/intelFPGA_lite/18.1/RISC-V_CPU/ALU/fulladder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/18.1/risc-v_cpu/alu/and32bit.v
    Info (12023): Found entity 1: AND32Bit File: C:/intelFPGA_lite/18.1/RISC-V_CPU/ALU/AND32Bit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/18.1/risc-v_cpu/alu/alu32bit.v
    Info (12023): Found entity 1: ALU32Bit File: C:/intelFPGA_lite/18.1/RISC-V_CPU/ALU/ALU32Bit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/18.1/risc-v_cpu/alu/adder32.v
    Info (12023): Found entity 1: adder32 File: C:/intelFPGA_lite/18.1/RISC-V_CPU/ALU/adder32.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/18.1/risc-v_cpu/data_mem/datamem.v
    Info (12023): Found entity 1: DataMem File: C:/intelFPGA_lite/18.1/RISC-V_CPU/Data_Mem/DataMem.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/18.1/risc-v_cpu/reset/reset_circuit.v
    Info (12023): Found entity 1: reset_circuit File: C:/intelFPGA_lite/18.1/RISC-V_CPU/Reset/reset_circuit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/18.1/risc-v_cpu/controlunit/controlunit.v
    Info (12023): Found entity 1: controlunit File: C:/intelFPGA_lite/18.1/RISC-V_CPU/ControlUnit/controlunit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/18.1/risc-v_cpu/datapathcpu/uze.v
    Info (12023): Found entity 1: uze File: C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/uze.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/18.1/risc-v_cpu/datapathcpu/red.v
    Info (12023): Found entity 1: red File: C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/red.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/18.1/risc-v_cpu/datapathcpu/mux3to1.v
    Info (12023): Found entity 1: mux3to1 File: C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/18.1/risc-v_cpu/datapathcpu/lze.v
    Info (12023): Found entity 1: lze File: C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/lze.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/18.1/risc-v_cpu/datapathcpu/data_path.v
    Info (12023): Found entity 1: data_path File: C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/data_path.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file harvard.v
    Info (12023): Found entity 1: harvard File: C:/intelFPGA_lite/18.1/RISC-V_CPU/Harvard/harvard.v Line: 1
Info (12127): Elaborating entity "harvard" for the top level hierarchy
Info (12128): Elaborating entity "data_path" for hierarchy "data_path:datapath" File: C:/intelFPGA_lite/18.1/RISC-V_CPU/Harvard/harvard.v Line: 71
Warning (10230): Verilog HDL assignment warning at data_path.v(212): truncated value with size 32 to match size of target (8) File: C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/data_path.v Line: 212
Info (12128): Elaborating entity "lze" for hierarchy "data_path:datapath|lze:lze_A_mux" File: C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/data_path.v Line: 60
Info (12128): Elaborating entity "uze" for hierarchy "data_path:datapath|uze:uze_ALU" File: C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/data_path.v Line: 83
Info (12128): Elaborating entity "red" for hierarchy "data_path:datapath|red:red_datamemory" File: C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/data_path.v Line: 90
Info (12128): Elaborating entity "mux2to1" for hierarchy "data_path:datapath|mux2to1:aMux" File: C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/data_path.v Line: 100
Info (12128): Elaborating entity "mux3to1" for hierarchy "data_path:datapath|mux3to1:ALUMux2" File: C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/data_path.v Line: 130
Warning (10270): Verilog HDL Case Statement warning at mux3to1.v(8): incomplete case statement has no default case item File: C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v Line: 8
Warning (10240): Verilog HDL Always Construct warning at mux3to1.v(8): inferring latch(es) for variable "out", which holds its previous value in one or more paths through the always construct File: C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v Line: 8
Info (10041): Inferred latch for "out[0]" at mux3to1.v(8) File: C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v Line: 8
Info (10041): Inferred latch for "out[1]" at mux3to1.v(8) File: C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v Line: 8
Info (10041): Inferred latch for "out[2]" at mux3to1.v(8) File: C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v Line: 8
Info (10041): Inferred latch for "out[3]" at mux3to1.v(8) File: C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v Line: 8
Info (10041): Inferred latch for "out[4]" at mux3to1.v(8) File: C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v Line: 8
Info (10041): Inferred latch for "out[5]" at mux3to1.v(8) File: C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v Line: 8
Info (10041): Inferred latch for "out[6]" at mux3to1.v(8) File: C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v Line: 8
Info (10041): Inferred latch for "out[7]" at mux3to1.v(8) File: C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v Line: 8
Info (10041): Inferred latch for "out[8]" at mux3to1.v(8) File: C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v Line: 8
Info (10041): Inferred latch for "out[9]" at mux3to1.v(8) File: C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v Line: 8
Info (10041): Inferred latch for "out[10]" at mux3to1.v(8) File: C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v Line: 8
Info (10041): Inferred latch for "out[11]" at mux3to1.v(8) File: C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v Line: 8
Info (10041): Inferred latch for "out[12]" at mux3to1.v(8) File: C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v Line: 8
Info (10041): Inferred latch for "out[13]" at mux3to1.v(8) File: C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v Line: 8
Info (10041): Inferred latch for "out[14]" at mux3to1.v(8) File: C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v Line: 8
Info (10041): Inferred latch for "out[15]" at mux3to1.v(8) File: C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v Line: 8
Info (10041): Inferred latch for "out[16]" at mux3to1.v(8) File: C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v Line: 8
Info (10041): Inferred latch for "out[17]" at mux3to1.v(8) File: C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v Line: 8
Info (10041): Inferred latch for "out[18]" at mux3to1.v(8) File: C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v Line: 8
Info (10041): Inferred latch for "out[19]" at mux3to1.v(8) File: C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v Line: 8
Info (10041): Inferred latch for "out[20]" at mux3to1.v(8) File: C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v Line: 8
Info (10041): Inferred latch for "out[21]" at mux3to1.v(8) File: C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v Line: 8
Info (10041): Inferred latch for "out[22]" at mux3to1.v(8) File: C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v Line: 8
Info (10041): Inferred latch for "out[23]" at mux3to1.v(8) File: C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v Line: 8
Info (10041): Inferred latch for "out[24]" at mux3to1.v(8) File: C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v Line: 8
Info (10041): Inferred latch for "out[25]" at mux3to1.v(8) File: C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v Line: 8
Info (10041): Inferred latch for "out[26]" at mux3to1.v(8) File: C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v Line: 8
Info (10041): Inferred latch for "out[27]" at mux3to1.v(8) File: C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v Line: 8
Info (10041): Inferred latch for "out[28]" at mux3to1.v(8) File: C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v Line: 8
Info (10041): Inferred latch for "out[29]" at mux3to1.v(8) File: C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v Line: 8
Info (10041): Inferred latch for "out[30]" at mux3to1.v(8) File: C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v Line: 8
Info (10041): Inferred latch for "out[31]" at mux3to1.v(8) File: C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v Line: 8
Info (12128): Elaborating entity "register32bit" for hierarchy "data_path:datapath|register32bit:reg_A" File: C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/data_path.v Line: 149
Info (12128): Elaborating entity "pc" for hierarchy "data_path:datapath|pc:PC" File: C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/data_path.v Line: 179
Info (12128): Elaborating entity "ALU32Bit" for hierarchy "data_path:datapath|ALU32Bit:alu" File: C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/data_path.v Line: 190
Info (12128): Elaborating entity "adder32" for hierarchy "data_path:datapath|ALU32Bit:alu|adder32:Adder_32Bit" File: C:/intelFPGA_lite/18.1/RISC-V_CPU/ALU/ALU32Bit.v Line: 17
Info (12128): Elaborating entity "fulladder" for hierarchy "data_path:datapath|ALU32Bit:alu|adder32:Adder_32Bit|fulladder:fulladd_stage[0].FullAdder32" File: C:/intelFPGA_lite/18.1/RISC-V_CPU/ALU/adder32.v Line: 21
Info (12128): Elaborating entity "AND32Bit" for hierarchy "data_path:datapath|ALU32Bit:alu|AND32Bit:And_32" File: C:/intelFPGA_lite/18.1/RISC-V_CPU/ALU/ALU32Bit.v Line: 21
Warning (10739): Verilog HDL warning at AND32Bit.v(5): actual bit length 32 differs from formal bit length 1 File: C:/intelFPGA_lite/18.1/RISC-V_CPU/ALU/AND32Bit.v Line: 5
Warning (10034): Output port "result[31..1]" at AND32Bit.v(3) has no driver File: C:/intelFPGA_lite/18.1/RISC-V_CPU/ALU/AND32Bit.v Line: 3
Info (12128): Elaborating entity "OR32Bit" for hierarchy "data_path:datapath|ALU32Bit:alu|OR32Bit:OR_32" File: C:/intelFPGA_lite/18.1/RISC-V_CPU/ALU/ALU32Bit.v Line: 23
Info (12128): Elaborating entity "RightShift" for hierarchy "data_path:datapath|ALU32Bit:alu|RightShift:RS" File: C:/intelFPGA_lite/18.1/RISC-V_CPU/ALU/ALU32Bit.v Line: 27
Info (12128): Elaborating entity "LeftShift" for hierarchy "data_path:datapath|ALU32Bit:alu|LeftShift:LS" File: C:/intelFPGA_lite/18.1/RISC-V_CPU/ALU/ALU32Bit.v Line: 29
Info (12128): Elaborating entity "NOT32Bit" for hierarchy "data_path:datapath|ALU32Bit:alu|NOT32Bit:NOT_32" File: C:/intelFPGA_lite/18.1/RISC-V_CPU/ALU/ALU32Bit.v Line: 33
Info (12128): Elaborating entity "mux8to1" for hierarchy "data_path:datapath|ALU32Bit:alu|mux8to1:mux1" File: C:/intelFPGA_lite/18.1/RISC-V_CPU/ALU/ALU32Bit.v Line: 48
Info (12128): Elaborating entity "DataMem" for hierarchy "data_path:datapath|DataMem:datamemory" File: C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/data_path.v Line: 201
Info (12128): Elaborating entity "controlunit" for hierarchy "controlunit:control_unit" File: C:/intelFPGA_lite/18.1/RISC-V_CPU/Harvard/harvard.v Line: 103
Warning (10240): Verilog HDL Always Construct warning at controlunit.v(52): inferring latch(es) for variable "ld_IR", which holds its previous value in one or more paths through the always construct File: C:/intelFPGA_lite/18.1/RISC-V_CPU/ControlUnit/controlunit.v Line: 52
Info (10041): Inferred latch for "ld_IR" at controlunit.v(70) File: C:/intelFPGA_lite/18.1/RISC-V_CPU/ControlUnit/controlunit.v Line: 70
Info (12128): Elaborating entity "reset_circuit" for hierarchy "reset_circuit:resetcpu" File: C:/intelFPGA_lite/18.1/RISC-V_CPU/Harvard/harvard.v Line: 112
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "data_path:datapath|red_mem_out[31]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/data_path.v Line: 52
    Warning (12110): Net "data_path:datapath|red_mem_out[30]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/data_path.v Line: 52
    Warning (12110): Net "data_path:datapath|red_mem_out[29]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/data_path.v Line: 52
    Warning (12110): Net "data_path:datapath|red_mem_out[28]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/data_path.v Line: 52
    Warning (12110): Net "data_path:datapath|red_mem_out[27]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/data_path.v Line: 52
    Warning (12110): Net "data_path:datapath|red_mem_out[26]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/data_path.v Line: 52
    Warning (12110): Net "data_path:datapath|red_mem_out[25]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/data_path.v Line: 52
    Warning (12110): Net "data_path:datapath|red_mem_out[24]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/data_path.v Line: 52
    Warning (12110): Net "data_path:datapath|red_mem_out[23]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/data_path.v Line: 52
    Warning (12110): Net "data_path:datapath|red_mem_out[22]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/data_path.v Line: 52
    Warning (12110): Net "data_path:datapath|red_mem_out[21]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/data_path.v Line: 52
    Warning (12110): Net "data_path:datapath|red_mem_out[20]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/data_path.v Line: 52
    Warning (12110): Net "data_path:datapath|red_mem_out[19]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/data_path.v Line: 52
    Warning (12110): Net "data_path:datapath|red_mem_out[18]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/data_path.v Line: 52
    Warning (12110): Net "data_path:datapath|red_mem_out[17]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/data_path.v Line: 52
    Warning (12110): Net "data_path:datapath|red_mem_out[16]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/data_path.v Line: 52
    Warning (12110): Net "data_path:datapath|red_mem_out[15]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/data_path.v Line: 52
    Warning (12110): Net "data_path:datapath|red_mem_out[14]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/data_path.v Line: 52
    Warning (12110): Net "data_path:datapath|red_mem_out[13]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/data_path.v Line: 52
    Warning (12110): Net "data_path:datapath|red_mem_out[12]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/data_path.v Line: 52
    Warning (12110): Net "data_path:datapath|red_mem_out[11]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/data_path.v Line: 52
    Warning (12110): Net "data_path:datapath|red_mem_out[10]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/data_path.v Line: 52
    Warning (12110): Net "data_path:datapath|red_mem_out[9]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/data_path.v Line: 52
    Warning (12110): Net "data_path:datapath|red_mem_out[8]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/data_path.v Line: 52
Warning (276027): Inferred dual-clock RAM node "data_path:datapath|DataMem:datamemory|M_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "data_path:datapath|DataMem:datamemory|M_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (12130): Elaborated megafunction instantiation "data_path:datapath|DataMem:datamemory|altsyncram:M_rtl_0"
Info (12133): Instantiated megafunction "data_path:datapath|DataMem:datamemory|altsyncram:M_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "8"
    Info (12134): Parameter "NUMWORDS_B" = "256"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_a3d1.tdf
    Info (12023): Found entity 1: altsyncram_a3d1 File: C:/intelFPGA_lite/18.1/RISC-V_CPU/Harvard/db/altsyncram_a3d1.tdf Line: 27
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13012): Latch data_path:datapath|mux3to1:ALUMux2|out[31] has unsafe behavior File: C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal data_path:datapath|register32bit:reg_IR|Q[24] File: C:/intelFPGA_lite/18.1/RISC-V_CPU/Register/register32bit.v Line: 11
Warning (13012): Latch data_path:datapath|mux3to1:ALUMux2|out[30] has unsafe behavior File: C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal data_path:datapath|register32bit:reg_IR|Q[24] File: C:/intelFPGA_lite/18.1/RISC-V_CPU/Register/register32bit.v Line: 11
Warning (13012): Latch data_path:datapath|mux3to1:ALUMux2|out[29] has unsafe behavior File: C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal data_path:datapath|register32bit:reg_IR|Q[24] File: C:/intelFPGA_lite/18.1/RISC-V_CPU/Register/register32bit.v Line: 11
Warning (13012): Latch data_path:datapath|mux3to1:ALUMux2|out[28] has unsafe behavior File: C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal data_path:datapath|register32bit:reg_IR|Q[24] File: C:/intelFPGA_lite/18.1/RISC-V_CPU/Register/register32bit.v Line: 11
Warning (13012): Latch data_path:datapath|mux3to1:ALUMux2|out[27] has unsafe behavior File: C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal data_path:datapath|register32bit:reg_IR|Q[24] File: C:/intelFPGA_lite/18.1/RISC-V_CPU/Register/register32bit.v Line: 11
Warning (13012): Latch data_path:datapath|mux3to1:ALUMux2|out[26] has unsafe behavior File: C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal data_path:datapath|register32bit:reg_IR|Q[24] File: C:/intelFPGA_lite/18.1/RISC-V_CPU/Register/register32bit.v Line: 11
Warning (13012): Latch data_path:datapath|mux3to1:ALUMux2|out[25] has unsafe behavior File: C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal data_path:datapath|register32bit:reg_IR|Q[24] File: C:/intelFPGA_lite/18.1/RISC-V_CPU/Register/register32bit.v Line: 11
Warning (13012): Latch data_path:datapath|mux3to1:ALUMux2|out[24] has unsafe behavior File: C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal data_path:datapath|register32bit:reg_IR|Q[24] File: C:/intelFPGA_lite/18.1/RISC-V_CPU/Register/register32bit.v Line: 11
Warning (13012): Latch data_path:datapath|mux3to1:ALUMux2|out[23] has unsafe behavior File: C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal data_path:datapath|register32bit:reg_IR|Q[24] File: C:/intelFPGA_lite/18.1/RISC-V_CPU/Register/register32bit.v Line: 11
Warning (13012): Latch data_path:datapath|mux3to1:ALUMux2|out[22] has unsafe behavior File: C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal data_path:datapath|register32bit:reg_IR|Q[24] File: C:/intelFPGA_lite/18.1/RISC-V_CPU/Register/register32bit.v Line: 11
Warning (13012): Latch data_path:datapath|mux3to1:ALUMux2|out[21] has unsafe behavior File: C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal data_path:datapath|register32bit:reg_IR|Q[24] File: C:/intelFPGA_lite/18.1/RISC-V_CPU/Register/register32bit.v Line: 11
Warning (13012): Latch data_path:datapath|mux3to1:ALUMux2|out[20] has unsafe behavior File: C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal data_path:datapath|register32bit:reg_IR|Q[24] File: C:/intelFPGA_lite/18.1/RISC-V_CPU/Register/register32bit.v Line: 11
Warning (13012): Latch data_path:datapath|mux3to1:ALUMux2|out[19] has unsafe behavior File: C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal data_path:datapath|register32bit:reg_IR|Q[24] File: C:/intelFPGA_lite/18.1/RISC-V_CPU/Register/register32bit.v Line: 11
Warning (13012): Latch data_path:datapath|mux3to1:ALUMux2|out[18] has unsafe behavior File: C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal data_path:datapath|register32bit:reg_IR|Q[24] File: C:/intelFPGA_lite/18.1/RISC-V_CPU/Register/register32bit.v Line: 11
Warning (13012): Latch data_path:datapath|mux3to1:ALUMux2|out[17] has unsafe behavior File: C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal data_path:datapath|register32bit:reg_IR|Q[24] File: C:/intelFPGA_lite/18.1/RISC-V_CPU/Register/register32bit.v Line: 11
Warning (13012): Latch data_path:datapath|mux3to1:ALUMux2|out[16] has unsafe behavior File: C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal data_path:datapath|register32bit:reg_IR|Q[24] File: C:/intelFPGA_lite/18.1/RISC-V_CPU/Register/register32bit.v Line: 11
Warning (13012): Latch data_path:datapath|mux3to1:ALUMux2|out[15] has unsafe behavior File: C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reset_circuit:resetcpu|enable_pd File: C:/intelFPGA_lite/18.1/RISC-V_CPU/Reset/reset_circuit.v Line: 4
Warning (13012): Latch data_path:datapath|mux3to1:ALUMux2|out[14] has unsafe behavior File: C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reset_circuit:resetcpu|enable_pd File: C:/intelFPGA_lite/18.1/RISC-V_CPU/Reset/reset_circuit.v Line: 4
Warning (13012): Latch data_path:datapath|mux3to1:ALUMux2|out[13] has unsafe behavior File: C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reset_circuit:resetcpu|enable_pd File: C:/intelFPGA_lite/18.1/RISC-V_CPU/Reset/reset_circuit.v Line: 4
Warning (13012): Latch data_path:datapath|mux3to1:ALUMux2|out[12] has unsafe behavior File: C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reset_circuit:resetcpu|enable_pd File: C:/intelFPGA_lite/18.1/RISC-V_CPU/Reset/reset_circuit.v Line: 4
Warning (13012): Latch data_path:datapath|mux3to1:ALUMux2|out[11] has unsafe behavior File: C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reset_circuit:resetcpu|enable_pd File: C:/intelFPGA_lite/18.1/RISC-V_CPU/Reset/reset_circuit.v Line: 4
Warning (13012): Latch data_path:datapath|mux3to1:ALUMux2|out[10] has unsafe behavior File: C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reset_circuit:resetcpu|enable_pd File: C:/intelFPGA_lite/18.1/RISC-V_CPU/Reset/reset_circuit.v Line: 4
Warning (13012): Latch data_path:datapath|mux3to1:ALUMux2|out[9] has unsafe behavior File: C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reset_circuit:resetcpu|enable_pd File: C:/intelFPGA_lite/18.1/RISC-V_CPU/Reset/reset_circuit.v Line: 4
Warning (13012): Latch data_path:datapath|mux3to1:ALUMux2|out[8] has unsafe behavior File: C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reset_circuit:resetcpu|enable_pd File: C:/intelFPGA_lite/18.1/RISC-V_CPU/Reset/reset_circuit.v Line: 4
Warning (13012): Latch data_path:datapath|mux3to1:ALUMux2|out[7] has unsafe behavior File: C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reset_circuit:resetcpu|enable_pd File: C:/intelFPGA_lite/18.1/RISC-V_CPU/Reset/reset_circuit.v Line: 4
Warning (13012): Latch data_path:datapath|mux3to1:ALUMux2|out[6] has unsafe behavior File: C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reset_circuit:resetcpu|enable_pd File: C:/intelFPGA_lite/18.1/RISC-V_CPU/Reset/reset_circuit.v Line: 4
Warning (13012): Latch data_path:datapath|mux3to1:ALUMux2|out[5] has unsafe behavior File: C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reset_circuit:resetcpu|enable_pd File: C:/intelFPGA_lite/18.1/RISC-V_CPU/Reset/reset_circuit.v Line: 4
Warning (13012): Latch data_path:datapath|mux3to1:ALUMux2|out[4] has unsafe behavior File: C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reset_circuit:resetcpu|enable_pd File: C:/intelFPGA_lite/18.1/RISC-V_CPU/Reset/reset_circuit.v Line: 4
Warning (13012): Latch data_path:datapath|mux3to1:ALUMux2|out[3] has unsafe behavior File: C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reset_circuit:resetcpu|enable_pd File: C:/intelFPGA_lite/18.1/RISC-V_CPU/Reset/reset_circuit.v Line: 4
Warning (13012): Latch data_path:datapath|mux3to1:ALUMux2|out[2] has unsafe behavior File: C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reset_circuit:resetcpu|enable_pd File: C:/intelFPGA_lite/18.1/RISC-V_CPU/Reset/reset_circuit.v Line: 4
Warning (13012): Latch data_path:datapath|mux3to1:ALUMux2|out[1] has unsafe behavior File: C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reset_circuit:resetcpu|enable_pd File: C:/intelFPGA_lite/18.1/RISC-V_CPU/Reset/reset_circuit.v Line: 4
Warning (13012): Latch data_path:datapath|mux3to1:ALUMux2|out[0] has unsafe behavior File: C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal data_path:datapath|register32bit:reg_IR|Q[24] File: C:/intelFPGA_lite/18.1/RISC-V_CPU/Register/register32bit.v Line: 11
Warning (13012): Latch data_path:datapath|mux3to1:DataMux|out[0] has unsafe behavior File: C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reset_circuit:resetcpu|enable_pd File: C:/intelFPGA_lite/18.1/RISC-V_CPU/Reset/reset_circuit.v Line: 4
Warning (13012): Latch data_path:datapath|mux3to1:DataMux|out[1] has unsafe behavior File: C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reset_circuit:resetcpu|enable_pd File: C:/intelFPGA_lite/18.1/RISC-V_CPU/Reset/reset_circuit.v Line: 4
Warning (13012): Latch data_path:datapath|mux3to1:DataMux|out[2] has unsafe behavior File: C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reset_circuit:resetcpu|enable_pd File: C:/intelFPGA_lite/18.1/RISC-V_CPU/Reset/reset_circuit.v Line: 4
Warning (13012): Latch data_path:datapath|mux3to1:DataMux|out[3] has unsafe behavior File: C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reset_circuit:resetcpu|enable_pd File: C:/intelFPGA_lite/18.1/RISC-V_CPU/Reset/reset_circuit.v Line: 4
Warning (13012): Latch data_path:datapath|mux3to1:DataMux|out[4] has unsafe behavior File: C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reset_circuit:resetcpu|enable_pd File: C:/intelFPGA_lite/18.1/RISC-V_CPU/Reset/reset_circuit.v Line: 4
Warning (13012): Latch data_path:datapath|mux3to1:DataMux|out[5] has unsafe behavior File: C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reset_circuit:resetcpu|enable_pd File: C:/intelFPGA_lite/18.1/RISC-V_CPU/Reset/reset_circuit.v Line: 4
Warning (13012): Latch data_path:datapath|mux3to1:DataMux|out[6] has unsafe behavior File: C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reset_circuit:resetcpu|enable_pd File: C:/intelFPGA_lite/18.1/RISC-V_CPU/Reset/reset_circuit.v Line: 4
Warning (13012): Latch data_path:datapath|mux3to1:DataMux|out[7] has unsafe behavior File: C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reset_circuit:resetcpu|enable_pd File: C:/intelFPGA_lite/18.1/RISC-V_CPU/Reset/reset_circuit.v Line: 4
Warning (13012): Latch data_path:datapath|mux3to1:DataMux|out[8] has unsafe behavior File: C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reset_circuit:resetcpu|enable_pd File: C:/intelFPGA_lite/18.1/RISC-V_CPU/Reset/reset_circuit.v Line: 4
Warning (13012): Latch data_path:datapath|mux3to1:DataMux|out[9] has unsafe behavior File: C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reset_circuit:resetcpu|enable_pd File: C:/intelFPGA_lite/18.1/RISC-V_CPU/Reset/reset_circuit.v Line: 4
Warning (13012): Latch data_path:datapath|mux3to1:DataMux|out[10] has unsafe behavior File: C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reset_circuit:resetcpu|enable_pd File: C:/intelFPGA_lite/18.1/RISC-V_CPU/Reset/reset_circuit.v Line: 4
Warning (13012): Latch data_path:datapath|mux3to1:DataMux|out[11] has unsafe behavior File: C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reset_circuit:resetcpu|enable_pd File: C:/intelFPGA_lite/18.1/RISC-V_CPU/Reset/reset_circuit.v Line: 4
Warning (13012): Latch data_path:datapath|mux3to1:DataMux|out[12] has unsafe behavior File: C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reset_circuit:resetcpu|enable_pd File: C:/intelFPGA_lite/18.1/RISC-V_CPU/Reset/reset_circuit.v Line: 4
Warning (13012): Latch data_path:datapath|mux3to1:DataMux|out[13] has unsafe behavior File: C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reset_circuit:resetcpu|enable_pd File: C:/intelFPGA_lite/18.1/RISC-V_CPU/Reset/reset_circuit.v Line: 4
Warning (13012): Latch data_path:datapath|mux3to1:DataMux|out[14] has unsafe behavior File: C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reset_circuit:resetcpu|enable_pd File: C:/intelFPGA_lite/18.1/RISC-V_CPU/Reset/reset_circuit.v Line: 4
Warning (13012): Latch data_path:datapath|mux3to1:DataMux|out[15] has unsafe behavior File: C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reset_circuit:resetcpu|enable_pd File: C:/intelFPGA_lite/18.1/RISC-V_CPU/Reset/reset_circuit.v Line: 4
Warning (13012): Latch data_path:datapath|mux3to1:DataMux|out[16] has unsafe behavior File: C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reset_circuit:resetcpu|enable_pd File: C:/intelFPGA_lite/18.1/RISC-V_CPU/Reset/reset_circuit.v Line: 4
Warning (13012): Latch data_path:datapath|mux3to1:DataMux|out[17] has unsafe behavior File: C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reset_circuit:resetcpu|enable_pd File: C:/intelFPGA_lite/18.1/RISC-V_CPU/Reset/reset_circuit.v Line: 4
Warning (13012): Latch data_path:datapath|mux3to1:DataMux|out[18] has unsafe behavior File: C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reset_circuit:resetcpu|enable_pd File: C:/intelFPGA_lite/18.1/RISC-V_CPU/Reset/reset_circuit.v Line: 4
Warning (13012): Latch data_path:datapath|mux3to1:DataMux|out[19] has unsafe behavior File: C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reset_circuit:resetcpu|enable_pd File: C:/intelFPGA_lite/18.1/RISC-V_CPU/Reset/reset_circuit.v Line: 4
Warning (13012): Latch data_path:datapath|mux3to1:DataMux|out[20] has unsafe behavior File: C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reset_circuit:resetcpu|enable_pd File: C:/intelFPGA_lite/18.1/RISC-V_CPU/Reset/reset_circuit.v Line: 4
Warning (13012): Latch data_path:datapath|mux3to1:DataMux|out[21] has unsafe behavior File: C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reset_circuit:resetcpu|enable_pd File: C:/intelFPGA_lite/18.1/RISC-V_CPU/Reset/reset_circuit.v Line: 4
Warning (13012): Latch data_path:datapath|mux3to1:DataMux|out[22] has unsafe behavior File: C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reset_circuit:resetcpu|enable_pd File: C:/intelFPGA_lite/18.1/RISC-V_CPU/Reset/reset_circuit.v Line: 4
Warning (13012): Latch data_path:datapath|mux3to1:DataMux|out[23] has unsafe behavior File: C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reset_circuit:resetcpu|enable_pd File: C:/intelFPGA_lite/18.1/RISC-V_CPU/Reset/reset_circuit.v Line: 4
Warning (13012): Latch data_path:datapath|mux3to1:DataMux|out[24] has unsafe behavior File: C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reset_circuit:resetcpu|enable_pd File: C:/intelFPGA_lite/18.1/RISC-V_CPU/Reset/reset_circuit.v Line: 4
Warning (13012): Latch data_path:datapath|mux3to1:DataMux|out[25] has unsafe behavior File: C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reset_circuit:resetcpu|enable_pd File: C:/intelFPGA_lite/18.1/RISC-V_CPU/Reset/reset_circuit.v Line: 4
Warning (13012): Latch data_path:datapath|mux3to1:DataMux|out[26] has unsafe behavior File: C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reset_circuit:resetcpu|enable_pd File: C:/intelFPGA_lite/18.1/RISC-V_CPU/Reset/reset_circuit.v Line: 4
Warning (13012): Latch data_path:datapath|mux3to1:DataMux|out[27] has unsafe behavior File: C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reset_circuit:resetcpu|enable_pd File: C:/intelFPGA_lite/18.1/RISC-V_CPU/Reset/reset_circuit.v Line: 4
Warning (13012): Latch data_path:datapath|mux3to1:DataMux|out[28] has unsafe behavior File: C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reset_circuit:resetcpu|enable_pd File: C:/intelFPGA_lite/18.1/RISC-V_CPU/Reset/reset_circuit.v Line: 4
Warning (13012): Latch data_path:datapath|mux3to1:DataMux|out[29] has unsafe behavior File: C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reset_circuit:resetcpu|enable_pd File: C:/intelFPGA_lite/18.1/RISC-V_CPU/Reset/reset_circuit.v Line: 4
Warning (13012): Latch data_path:datapath|mux3to1:DataMux|out[30] has unsafe behavior File: C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reset_circuit:resetcpu|enable_pd File: C:/intelFPGA_lite/18.1/RISC-V_CPU/Reset/reset_circuit.v Line: 4
Warning (13012): Latch data_path:datapath|mux3to1:DataMux|out[31] has unsafe behavior File: C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reset_circuit:resetcpu|enable_pd File: C:/intelFPGA_lite/18.1/RISC-V_CPU/Reset/reset_circuit.v Line: 4
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "addrout[0]" is stuck at GND File: C:/intelFPGA_lite/18.1/RISC-V_CPU/Harvard/harvard.v Line: 7
    Warning (13410): Pin "addrout[1]" is stuck at GND File: C:/intelFPGA_lite/18.1/RISC-V_CPU/Harvard/harvard.v Line: 7
    Warning (13410): Pin "outPC[0]" is stuck at GND File: C:/intelFPGA_lite/18.1/RISC-V_CPU/Harvard/harvard.v Line: 13
    Warning (13410): Pin "outPC[1]" is stuck at GND File: C:/intelFPGA_lite/18.1/RISC-V_CPU/Harvard/harvard.v Line: 13
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 985 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 35 input pins
    Info (21059): Implemented 199 output pins
    Info (21061): Implemented 719 logic cells
    Info (21064): Implemented 32 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 167 warnings
    Info: Peak virtual memory: 4850 megabytes
    Info: Processing ended: Wed Aug 27 16:23:32 2025
    Info: Elapsed time: 00:00:22
    Info: Total CPU time (on all processors): 00:00:47


