// Seed: 3526297751
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  assign module_2.id_3 = 0;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  assign module_1._id_1 = 0;
  wire id_5 = ~1;
endmodule
module module_1 #(
    parameter id_1 = 32'd73
) (
    input supply1 id_0,
    input supply1 _id_1
    , id_7,
    input supply0 id_2,
    input wor id_3,
    input supply0 id_4,
    output wire id_5
);
  wire [-1 'd0 +  id_1 : ""] id_8 = id_7;
  module_0 modCall_1 (
      id_8,
      id_7,
      id_8,
      id_7
  );
endmodule
module module_2 #(
    parameter id_6 = 32'd93
) (
    input uwire id_0,
    input supply1 id_1,
    input wor id_2,
    input supply1 id_3,
    input tri id_4,
    input wor id_5,
    output tri _id_6
    , id_10,
    output wor id_7,
    input tri1 id_8
);
  logic [id_6 : -1]
      id_11, id_12, id_13, id_14, id_15, id_16, id_17, id_18, id_19, id_20, id_21, id_22;
  module_0 modCall_1 (
      id_20,
      id_15,
      id_14,
      id_19
  );
endmodule
