<stg><name>dense_resource_rf_leq_nin.0.0.0.0.0.0.0.0.0</name>


<trans_list>

<trans id="345" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader54.preheader:0  %data_7_V_read_10 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_7_V_read)

]]></Node>
<StgValue><ssdm name="data_7_V_read_10"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader54.preheader:1  %data_6_V_read_11 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_6_V_read)

]]></Node>
<StgValue><ssdm name="data_6_V_read_11"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader54.preheader:2  %data_5_V_read_12 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_5_V_read)

]]></Node>
<StgValue><ssdm name="data_5_V_read_12"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader54.preheader:3  %data_4_V_read_12 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_4_V_read)

]]></Node>
<StgValue><ssdm name="data_4_V_read_12"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader54.preheader:4  %data_3_V_read_12 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_3_V_read)

]]></Node>
<StgValue><ssdm name="data_3_V_read_12"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader54.preheader:5  %data_2_V_read_12 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_2_V_read)

]]></Node>
<StgValue><ssdm name="data_2_V_read_12"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader54.preheader:6  %data_1_V_read_12 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_1_V_read)

]]></Node>
<StgValue><ssdm name="data_1_V_read_12"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader54.preheader:7  %data_0_V_read_12 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_0_V_read)

]]></Node>
<StgValue><ssdm name="data_0_V_read_12"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="24" op_0_bw="16">
<![CDATA[
.preheader54.preheader:8  %sext_ln1118 = sext i16 %data_0_V_read_12 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader54.preheader:9  %mul_ln1118 = mul i24 %sext_ln1118, -517

]]></Node>
<StgValue><ssdm name="mul_ln1118"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader54.preheader:10  %trunc_ln = call i16 @_ssdm_op_PartSelect.i16.i24.i32.i32(i24 %mul_ln1118, i32 8, i32 23)

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="24" op_0_bw="16">
<![CDATA[
.preheader54.preheader:11  %sext_ln1118_25 = sext i16 %data_1_V_read_12 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118_25"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="23" op_0_bw="16">
<![CDATA[
.preheader54.preheader:12  %sext_ln1118_26 = sext i16 %data_1_V_read_12 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1118_26"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader54.preheader:13  %mul_ln1118_19 = mul i24 %sext_ln1118_25, 118

]]></Node>
<StgValue><ssdm name="mul_ln1118_19"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader54.preheader:14  %trunc_ln708_31 = call i16 @_ssdm_op_PartSelect.i16.i24.i32.i32(i24 %mul_ln1118_19, i32 8, i32 23)

]]></Node>
<StgValue><ssdm name="trunc_ln708_31"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="24" op_0_bw="16">
<![CDATA[
.preheader54.preheader:15  %sext_ln1118_27 = sext i16 %data_2_V_read_12 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118_27"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="21" op_0_bw="16">
<![CDATA[
.preheader54.preheader:16  %sext_ln1118_28 = sext i16 %data_2_V_read_12 to i21

]]></Node>
<StgValue><ssdm name="sext_ln1118_28"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="23" op_0_bw="16">
<![CDATA[
.preheader54.preheader:17  %sext_ln1118_29 = sext i16 %data_2_V_read_12 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1118_29"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="20" op_0_bw="16">
<![CDATA[
.preheader54.preheader:18  %sext_ln1118_30 = sext i16 %data_2_V_read_12 to i20

]]></Node>
<StgValue><ssdm name="sext_ln1118_30"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader54.preheader:19  %mul_ln1118_20 = mul i24 %sext_ln1118_27, 81

]]></Node>
<StgValue><ssdm name="mul_ln1118_20"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader54.preheader:20  %trunc_ln708_32 = call i16 @_ssdm_op_PartSelect.i16.i24.i32.i32(i24 %mul_ln1118_20, i32 8, i32 23)

]]></Node>
<StgValue><ssdm name="trunc_ln708_32"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="24" op_0_bw="16">
<![CDATA[
.preheader54.preheader:21  %sext_ln1118_31 = sext i16 %data_3_V_read_12 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118_31"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="23" op_0_bw="16">
<![CDATA[
.preheader54.preheader:22  %sext_ln1118_32 = sext i16 %data_3_V_read_12 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1118_32"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="21" op_0_bw="16">
<![CDATA[
.preheader54.preheader:23  %sext_ln1118_33 = sext i16 %data_3_V_read_12 to i21

]]></Node>
<StgValue><ssdm name="sext_ln1118_33"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="20" op_0_bw="16">
<![CDATA[
.preheader54.preheader:24  %sext_ln1118_34 = sext i16 %data_3_V_read_12 to i20

]]></Node>
<StgValue><ssdm name="sext_ln1118_34"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader54.preheader:25  %mul_ln1118_21 = mul i24 %sext_ln1118_31, -89

]]></Node>
<StgValue><ssdm name="mul_ln1118_21"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader54.preheader:26  %trunc_ln708_33 = call i16 @_ssdm_op_PartSelect.i16.i24.i32.i32(i24 %mul_ln1118_21, i32 8, i32 23)

]]></Node>
<StgValue><ssdm name="trunc_ln708_33"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="24" op_0_bw="16">
<![CDATA[
.preheader54.preheader:41  %sext_ln1118_43 = sext i16 %data_6_V_read_11 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118_43"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="22" op_0_bw="16">
<![CDATA[
.preheader54.preheader:43  %sext_ln1118_45 = sext i16 %data_6_V_read_11 to i22

]]></Node>
<StgValue><ssdm name="sext_ln1118_45"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="24" op_0_bw="16">
<![CDATA[
.preheader54.preheader:47  %sext_ln1118_46 = sext i16 %data_7_V_read_10 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118_46"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="23" op_0_bw="16">
<![CDATA[
.preheader54.preheader:48  %sext_ln1118_47 = sext i16 %data_7_V_read_10 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1118_47"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="22" op_0_bw="16">
<![CDATA[
.preheader54.preheader:50  %sext_ln1118_49 = sext i16 %data_7_V_read_10 to i22

]]></Node>
<StgValue><ssdm name="sext_ln1118_49"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader54.preheader:58  %add_ln703 = add i16 %trunc_ln708_31, %trunc_ln

]]></Node>
<StgValue><ssdm name="add_ln703"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader54.preheader:59  %add_ln703_95 = add i16 %trunc_ln708_33, %trunc_ln708_32

]]></Node>
<StgValue><ssdm name="add_ln703_95"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader54.preheader:60  %add_ln703_96 = add i16 %add_ln703, %add_ln703_95

]]></Node>
<StgValue><ssdm name="add_ln703_96"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader54.preheader:67  %mul_ln1118_24 = mul i24 %sext_ln1118, 623

]]></Node>
<StgValue><ssdm name="mul_ln1118_24"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader54.preheader:68  %trunc_ln708_38 = call i16 @_ssdm_op_PartSelect.i16.i24.i32.i32(i24 %mul_ln1118_24, i32 8, i32 23)

]]></Node>
<StgValue><ssdm name="trunc_ln708_38"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader54.preheader:69  %mul_ln1118_25 = mul i24 %sext_ln1118_25, -437

]]></Node>
<StgValue><ssdm name="mul_ln1118_25"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader54.preheader:70  %trunc_ln708_39 = call i16 @_ssdm_op_PartSelect.i16.i24.i32.i32(i24 %mul_ln1118_25, i32 8, i32 23)

]]></Node>
<StgValue><ssdm name="trunc_ln708_39"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader54.preheader:71  %mul_ln1118_26 = mul i24 %sext_ln1118_27, -454

]]></Node>
<StgValue><ssdm name="mul_ln1118_26"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader54.preheader:72  %trunc_ln708_40 = call i16 @_ssdm_op_PartSelect.i16.i24.i32.i32(i24 %mul_ln1118_26, i32 8, i32 23)

]]></Node>
<StgValue><ssdm name="trunc_ln708_40"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="20" op_0_bw="20" op_1_bw="16" op_2_bw="4">
<![CDATA[
.preheader54.preheader:73  %tmp = call i20 @_ssdm_op_BitConcatenate.i20.i16.i4(i16 %data_3_V_read_12, i4 0)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="21" op_0_bw="20">
<![CDATA[
.preheader54.preheader:74  %sext_ln1118_163 = sext i20 %tmp to i21

]]></Node>
<StgValue><ssdm name="sext_ln1118_163"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader54.preheader:75  %sub_ln1118_52 = sub i21 %sext_ln1118_33, %sext_ln1118_163

]]></Node>
<StgValue><ssdm name="sub_ln1118_52"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="13" op_0_bw="13" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader54.preheader:76  %trunc_ln708_41 = call i13 @_ssdm_op_PartSelect.i13.i21.i32.i32(i21 %sub_ln1118_52, i32 8, i32 20)

]]></Node>
<StgValue><ssdm name="trunc_ln708_41"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="16" op_0_bw="13">
<![CDATA[
.preheader54.preheader:77  %sext_ln708_24 = sext i13 %trunc_ln708_41 to i16

]]></Node>
<StgValue><ssdm name="sext_ln708_24"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
.preheader54.preheader:90  %mul_ln1118_30 = mul i22 %sext_ln1118_49, 19

]]></Node>
<StgValue><ssdm name="mul_ln1118_30"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="14" op_0_bw="14" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader54.preheader:91  %tmp_254 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %mul_ln1118_30, i32 8, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_254"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader54.preheader:93  %add_ln703_102 = add i16 %trunc_ln708_39, %trunc_ln708_38

]]></Node>
<StgValue><ssdm name="add_ln703_102"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader54.preheader:94  %add_ln703_103 = add i16 %sext_ln708_24, %trunc_ln708_40

]]></Node>
<StgValue><ssdm name="add_ln703_103"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader54.preheader:95  %add_ln703_104 = add i16 %add_ln703_102, %add_ln703_103

]]></Node>
<StgValue><ssdm name="add_ln703_104"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader54.preheader:102  %mul_ln1118_31 = mul i24 %sext_ln1118, -904

]]></Node>
<StgValue><ssdm name="mul_ln1118_31"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader54.preheader:103  %trunc_ln708_46 = call i16 @_ssdm_op_PartSelect.i16.i24.i32.i32(i24 %mul_ln1118_31, i32 8, i32 23)

]]></Node>
<StgValue><ssdm name="trunc_ln708_46"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader54.preheader:104  %mul_ln1118_32 = mul i24 %sext_ln1118_25, -93

]]></Node>
<StgValue><ssdm name="mul_ln1118_32"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader54.preheader:105  %trunc_ln708_47 = call i16 @_ssdm_op_PartSelect.i16.i24.i32.i32(i24 %mul_ln1118_32, i32 8, i32 23)

]]></Node>
<StgValue><ssdm name="trunc_ln708_47"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
.preheader54.preheader:106  %shl_ln1118_17 = call i22 @_ssdm_op_BitConcatenate.i22.i16.i6(i16 %data_2_V_read_12, i6 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_17"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="23" op_0_bw="22">
<![CDATA[
.preheader54.preheader:107  %sext_ln1118_54 = sext i22 %shl_ln1118_17 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1118_54"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader54.preheader:108  %add_ln1118_2 = add i23 %sext_ln1118_29, %sext_ln1118_54

]]></Node>
<StgValue><ssdm name="add_ln1118_2"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="15" op_0_bw="15" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader54.preheader:109  %trunc_ln708_48 = call i15 @_ssdm_op_PartSelect.i15.i23.i32.i32(i23 %add_ln1118_2, i32 8, i32 22)

]]></Node>
<StgValue><ssdm name="trunc_ln708_48"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="16" op_0_bw="15">
<![CDATA[
.preheader54.preheader:110  %sext_ln708_28 = sext i15 %trunc_ln708_48 to i16

]]></Node>
<StgValue><ssdm name="sext_ln708_28"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="21" op_0_bw="21" op_1_bw="16" op_2_bw="5">
<![CDATA[
.preheader54.preheader:111  %shl_ln1118_18 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %data_3_V_read_12, i5 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_18"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="22" op_0_bw="21">
<![CDATA[
.preheader54.preheader:112  %sext_ln1118_55 = sext i21 %shl_ln1118_18 to i22

]]></Node>
<StgValue><ssdm name="sext_ln1118_55"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="19" op_0_bw="19" op_1_bw="16" op_2_bw="3">
<![CDATA[
.preheader54.preheader:113  %shl_ln1118_19 = call i19 @_ssdm_op_BitConcatenate.i19.i16.i3(i16 %data_3_V_read_12, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_19"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="20" op_0_bw="19">
<![CDATA[
.preheader54.preheader:114  %sext_ln1118_56 = sext i19 %shl_ln1118_19 to i20

]]></Node>
<StgValue><ssdm name="sext_ln1118_56"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="22" op_0_bw="19">
<![CDATA[
.preheader54.preheader:115  %sext_ln1118_57 = sext i19 %shl_ln1118_19 to i22

]]></Node>
<StgValue><ssdm name="sext_ln1118_57"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
.preheader54.preheader:116  %sub_ln1118_9 = sub i22 %sext_ln1118_57, %sext_ln1118_55

]]></Node>
<StgValue><ssdm name="sub_ln1118_9"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="14" op_0_bw="14" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader54.preheader:117  %trunc_ln708_49 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %sub_ln1118_9, i32 8, i32 21)

]]></Node>
<StgValue><ssdm name="trunc_ln708_49"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="16" op_0_bw="14">
<![CDATA[
.preheader54.preheader:118  %sext_ln708_29 = sext i14 %trunc_ln708_49 to i16

]]></Node>
<StgValue><ssdm name="sext_ln708_29"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
.preheader54.preheader:125  %mul_ln1118_34 = mul i22 %sext_ln1118_45, 29

]]></Node>
<StgValue><ssdm name="mul_ln1118_34"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="14" op_0_bw="14" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader54.preheader:126  %trunc_ln708_52 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %mul_ln1118_34, i32 8, i32 21)

]]></Node>
<StgValue><ssdm name="trunc_ln708_52"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="16" op_0_bw="14">
<![CDATA[
.preheader54.preheader:127  %sext_ln708_30 = sext i14 %trunc_ln708_52 to i16

]]></Node>
<StgValue><ssdm name="sext_ln708_30"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader54.preheader:128  %mul_ln1118_35 = mul i24 %sext_ln1118_46, 118

]]></Node>
<StgValue><ssdm name="mul_ln1118_35"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader54.preheader:129  %trunc_ln708_53 = call i16 @_ssdm_op_PartSelect.i16.i24.i32.i32(i24 %mul_ln1118_35, i32 8, i32 23)

]]></Node>
<StgValue><ssdm name="trunc_ln708_53"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader54.preheader:130  %add_ln703_110 = add i16 %trunc_ln708_47, %trunc_ln708_46

]]></Node>
<StgValue><ssdm name="add_ln703_110"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader54.preheader:131  %add_ln703_111 = add i16 %sext_ln708_29, %sext_ln708_28

]]></Node>
<StgValue><ssdm name="add_ln703_111"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader54.preheader:132  %add_ln703_112 = add i16 %add_ln703_110, %add_ln703_111

]]></Node>
<StgValue><ssdm name="add_ln703_112"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader54.preheader:134  %add_ln703_114 = add i16 %trunc_ln708_53, -5

]]></Node>
<StgValue><ssdm name="add_ln703_114"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader54.preheader:135  %add_ln703_115 = add i16 %sext_ln708_30, %add_ln703_114

]]></Node>
<StgValue><ssdm name="add_ln703_115"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
.preheader54.preheader:138  %shl_ln1118_21 = call i22 @_ssdm_op_BitConcatenate.i22.i16.i6(i16 %data_0_V_read_12, i6 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_21"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="23" op_0_bw="22">
<![CDATA[
.preheader54.preheader:139  %sext_ln1118_59 = sext i22 %shl_ln1118_21 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1118_59"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1">
<![CDATA[
.preheader54.preheader:140  %shl_ln1118_22 = call i17 @_ssdm_op_BitConcatenate.i17.i16.i1(i16 %data_0_V_read_12, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln1118_22"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="23" op_0_bw="17">
<![CDATA[
.preheader54.preheader:141  %sext_ln1118_60 = sext i17 %shl_ln1118_22 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1118_60"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader54.preheader:142  %sub_ln1118_10 = sub i23 %sext_ln1118_59, %sext_ln1118_60

]]></Node>
<StgValue><ssdm name="sub_ln1118_10"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="15" op_0_bw="15" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader54.preheader:143  %trunc_ln708_54 = call i15 @_ssdm_op_PartSelect.i15.i23.i32.i32(i23 %sub_ln1118_10, i32 8, i32 22)

]]></Node>
<StgValue><ssdm name="trunc_ln708_54"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="16" op_0_bw="15">
<![CDATA[
.preheader54.preheader:144  %sext_ln708_31 = sext i15 %trunc_ln708_54 to i16

]]></Node>
<StgValue><ssdm name="sext_ln708_31"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
.preheader54.preheader:145  %shl_ln1118_23 = call i22 @_ssdm_op_BitConcatenate.i22.i16.i6(i16 %data_1_V_read_12, i6 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_23"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="23" op_0_bw="22">
<![CDATA[
.preheader54.preheader:146  %sext_ln1118_61 = sext i22 %shl_ln1118_23 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1118_61"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader54.preheader:147  %sub_ln1118_11 = sub i23 0, %sext_ln1118_61

]]></Node>
<StgValue><ssdm name="sub_ln1118_11"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="19" op_0_bw="19" op_1_bw="16" op_2_bw="3">
<![CDATA[
.preheader54.preheader:148  %shl_ln1118_24 = call i19 @_ssdm_op_BitConcatenate.i19.i16.i3(i16 %data_1_V_read_12, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_24"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="23" op_0_bw="19">
<![CDATA[
.preheader54.preheader:149  %sext_ln1118_62 = sext i19 %shl_ln1118_24 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1118_62"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader54.preheader:150  %sub_ln1118_12 = sub i23 %sub_ln1118_11, %sext_ln1118_62

]]></Node>
<StgValue><ssdm name="sub_ln1118_12"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="15" op_0_bw="15" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader54.preheader:151  %trunc_ln708_55 = call i15 @_ssdm_op_PartSelect.i15.i23.i32.i32(i23 %sub_ln1118_12, i32 8, i32 22)

]]></Node>
<StgValue><ssdm name="trunc_ln708_55"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="16" op_0_bw="15">
<![CDATA[
.preheader54.preheader:152  %sext_ln708_32 = sext i15 %trunc_ln708_55 to i16

]]></Node>
<StgValue><ssdm name="sext_ln708_32"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="19" op_0_bw="19" op_1_bw="16" op_2_bw="3">
<![CDATA[
.preheader54.preheader:153  %shl_ln1118_25 = call i19 @_ssdm_op_BitConcatenate.i19.i16.i3(i16 %data_2_V_read_12, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_25"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="20" op_0_bw="19">
<![CDATA[
.preheader54.preheader:154  %sext_ln1118_63 = sext i19 %shl_ln1118_25 to i20

]]></Node>
<StgValue><ssdm name="sext_ln1118_63"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader54.preheader:155  %sub_ln1118_13 = sub i20 0, %sext_ln1118_63

]]></Node>
<StgValue><ssdm name="sub_ln1118_13"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader54.preheader:156  %sub_ln1118_14 = sub i20 %sub_ln1118_13, %sext_ln1118_30

]]></Node>
<StgValue><ssdm name="sub_ln1118_14"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader54.preheader:157  %trunc_ln708_56 = call i12 @_ssdm_op_PartSelect.i12.i20.i32.i32(i20 %sub_ln1118_14, i32 8, i32 19)

]]></Node>
<StgValue><ssdm name="trunc_ln708_56"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="16" op_0_bw="12">
<![CDATA[
.preheader54.preheader:158  %sext_ln708_33 = sext i12 %trunc_ln708_56 to i16

]]></Node>
<StgValue><ssdm name="sext_ln708_33"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
.preheader54.preheader:159  %shl_ln1118_26 = call i22 @_ssdm_op_BitConcatenate.i22.i16.i6(i16 %data_3_V_read_12, i6 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_26"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="23" op_0_bw="22">
<![CDATA[
.preheader54.preheader:160  %sext_ln1118_64 = sext i22 %shl_ln1118_26 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1118_64"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="18" op_0_bw="18" op_1_bw="16" op_2_bw="2">
<![CDATA[
.preheader54.preheader:161  %shl_ln1118_27 = call i18 @_ssdm_op_BitConcatenate.i18.i16.i2(i16 %data_3_V_read_12, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_27"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="23" op_0_bw="18">
<![CDATA[
.preheader54.preheader:162  %sext_ln1118_65 = sext i18 %shl_ln1118_27 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1118_65"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader54.preheader:163  %sub_ln1118_15 = sub i23 %sext_ln1118_64, %sext_ln1118_65

]]></Node>
<StgValue><ssdm name="sub_ln1118_15"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="15" op_0_bw="15" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader54.preheader:164  %trunc_ln708_57 = call i15 @_ssdm_op_PartSelect.i15.i23.i32.i32(i23 %sub_ln1118_15, i32 8, i32 22)

]]></Node>
<StgValue><ssdm name="trunc_ln708_57"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="16" op_0_bw="15">
<![CDATA[
.preheader54.preheader:165  %sext_ln708_34 = sext i15 %trunc_ln708_57 to i16

]]></Node>
<StgValue><ssdm name="sext_ln708_34"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader54.preheader:183  %mul_ln1118_37 = mul i24 %sext_ln1118_46, -83

]]></Node>
<StgValue><ssdm name="mul_ln1118_37"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader54.preheader:184  %trunc_ln708_61 = call i16 @_ssdm_op_PartSelect.i16.i24.i32.i32(i24 %mul_ln1118_37, i32 8, i32 23)

]]></Node>
<StgValue><ssdm name="trunc_ln708_61"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader54.preheader:185  %add_ln703_118 = add i16 %sext_ln708_32, %sext_ln708_31

]]></Node>
<StgValue><ssdm name="add_ln703_118"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader54.preheader:186  %add_ln703_119 = add i16 %sext_ln708_34, %sext_ln708_33

]]></Node>
<StgValue><ssdm name="add_ln703_119"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader54.preheader:187  %add_ln703_120 = add i16 %add_ln703_118, %add_ln703_119

]]></Node>
<StgValue><ssdm name="add_ln703_120"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader54.preheader:194  %sub_ln1118_19 = sub i23 0, %sext_ln1118_59

]]></Node>
<StgValue><ssdm name="sub_ln1118_19"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader54.preheader:195  %sub_ln1118_20 = sub i23 %sub_ln1118_19, %sext_ln1118_60

]]></Node>
<StgValue><ssdm name="sub_ln1118_20"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="15" op_0_bw="15" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader54.preheader:196  %trunc_ln708_62 = call i15 @_ssdm_op_PartSelect.i15.i23.i32.i32(i23 %sub_ln1118_20, i32 8, i32 22)

]]></Node>
<StgValue><ssdm name="trunc_ln708_62"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="16" op_0_bw="15">
<![CDATA[
.preheader54.preheader:197  %sext_ln708_38 = sext i15 %trunc_ln708_62 to i16

]]></Node>
<StgValue><ssdm name="sext_ln708_38"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader54.preheader:198  %mul_ln1118_38 = mul i23 %sext_ln1118_26, -52

]]></Node>
<StgValue><ssdm name="mul_ln1118_38"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="15" op_0_bw="15" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader54.preheader:199  %trunc_ln708_63 = call i15 @_ssdm_op_PartSelect.i15.i23.i32.i32(i23 %mul_ln1118_38, i32 8, i32 22)

]]></Node>
<StgValue><ssdm name="trunc_ln708_63"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="16" op_0_bw="15">
<![CDATA[
.preheader54.preheader:200  %sext_ln708_39 = sext i15 %trunc_ln708_63 to i16

]]></Node>
<StgValue><ssdm name="sext_ln708_39"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="20" op_0_bw="20" op_1_bw="16" op_2_bw="4">
<![CDATA[
.preheader54.preheader:201  %shl_ln1118_31 = call i20 @_ssdm_op_BitConcatenate.i20.i16.i4(i16 %data_2_V_read_12, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_31"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="23" op_0_bw="20">
<![CDATA[
.preheader54.preheader:202  %sext_ln1118_70 = sext i20 %shl_ln1118_31 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1118_70"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader54.preheader:203  %sub_ln1118_21 = sub i23 %sext_ln1118_54, %sext_ln1118_70

]]></Node>
<StgValue><ssdm name="sub_ln1118_21"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="15" op_0_bw="15" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader54.preheader:204  %trunc_ln708_64 = call i15 @_ssdm_op_PartSelect.i15.i23.i32.i32(i23 %sub_ln1118_21, i32 8, i32 22)

]]></Node>
<StgValue><ssdm name="trunc_ln708_64"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="16" op_0_bw="15">
<![CDATA[
.preheader54.preheader:205  %sext_ln708_40 = sext i15 %trunc_ln708_64 to i16

]]></Node>
<StgValue><ssdm name="sext_ln708_40"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader54.preheader:206  %mul_ln1118_39 = mul i23 %sext_ln1118_32, -58

]]></Node>
<StgValue><ssdm name="mul_ln1118_39"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="15" op_0_bw="15" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader54.preheader:207  %trunc_ln708_65 = call i15 @_ssdm_op_PartSelect.i15.i23.i32.i32(i23 %mul_ln1118_39, i32 8, i32 22)

]]></Node>
<StgValue><ssdm name="trunc_ln708_65"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="16" op_0_bw="15">
<![CDATA[
.preheader54.preheader:208  %sext_ln708_41 = sext i15 %trunc_ln708_65 to i16

]]></Node>
<StgValue><ssdm name="sext_ln708_41"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader54.preheader:214  %mul_ln1118_41 = mul i24 %sext_ln1118_43, -86

]]></Node>
<StgValue><ssdm name="mul_ln1118_41"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader54.preheader:215  %trunc_ln708_68 = call i16 @_ssdm_op_PartSelect.i16.i24.i32.i32(i24 %mul_ln1118_41, i32 8, i32 23)

]]></Node>
<StgValue><ssdm name="trunc_ln708_68"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader54.preheader:223  %add_ln703_126 = add i16 %sext_ln708_39, %sext_ln708_38

]]></Node>
<StgValue><ssdm name="add_ln703_126"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader54.preheader:224  %add_ln703_127 = add i16 %sext_ln708_41, %sext_ln708_40

]]></Node>
<StgValue><ssdm name="add_ln703_127"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader54.preheader:225  %add_ln703_128 = add i16 %add_ln703_126, %add_ln703_127

]]></Node>
<StgValue><ssdm name="add_ln703_128"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader54.preheader:231  %mul_ln1118_42 = mul i24 %sext_ln1118, -267

]]></Node>
<StgValue><ssdm name="mul_ln1118_42"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader54.preheader:232  %trunc_ln708_70 = call i16 @_ssdm_op_PartSelect.i16.i24.i32.i32(i24 %mul_ln1118_42, i32 8, i32 23)

]]></Node>
<StgValue><ssdm name="trunc_ln708_70"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="20" op_0_bw="20" op_1_bw="16" op_2_bw="4">
<![CDATA[
.preheader54.preheader:233  %shl_ln1118_34 = call i20 @_ssdm_op_BitConcatenate.i20.i16.i4(i16 %data_1_V_read_12, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_34"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="23" op_0_bw="20">
<![CDATA[
.preheader54.preheader:234  %sext_ln1118_73 = sext i20 %shl_ln1118_34 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1118_73"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader54.preheader:235  %sub_ln1118_24 = sub i23 %sext_ln1118_73, %sext_ln1118_61

]]></Node>
<StgValue><ssdm name="sub_ln1118_24"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="15" op_0_bw="15" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader54.preheader:236  %trunc_ln708_71 = call i15 @_ssdm_op_PartSelect.i15.i23.i32.i32(i23 %sub_ln1118_24, i32 8, i32 22)

]]></Node>
<StgValue><ssdm name="trunc_ln708_71"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="16" op_0_bw="15">
<![CDATA[
.preheader54.preheader:237  %sext_ln708_44 = sext i15 %trunc_ln708_71 to i16

]]></Node>
<StgValue><ssdm name="sext_ln708_44"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader54.preheader:238  %mul_ln1118_43 = mul i24 %sext_ln1118_27, -141

]]></Node>
<StgValue><ssdm name="mul_ln1118_43"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader54.preheader:239  %trunc_ln708_72 = call i16 @_ssdm_op_PartSelect.i16.i24.i32.i32(i24 %mul_ln1118_43, i32 8, i32 23)

]]></Node>
<StgValue><ssdm name="trunc_ln708_72"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader54.preheader:240  %sub_ln1118_25 = sub i20 %sext_ln1118_56, %sext_ln1118_34

]]></Node>
<StgValue><ssdm name="sub_ln1118_25"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader54.preheader:241  %trunc_ln708_73 = call i12 @_ssdm_op_PartSelect.i12.i20.i32.i32(i20 %sub_ln1118_25, i32 8, i32 19)

]]></Node>
<StgValue><ssdm name="trunc_ln708_73"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="16" op_0_bw="12">
<![CDATA[
.preheader54.preheader:242  %sext_ln708_45 = sext i12 %trunc_ln708_73 to i16

]]></Node>
<StgValue><ssdm name="sext_ln708_45"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader54.preheader:259  %mul_ln1118_44 = mul i23 %sext_ln1118_47, 43

]]></Node>
<StgValue><ssdm name="mul_ln1118_44"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="15" op_0_bw="15" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader54.preheader:260  %trunc_ln708_77 = call i15 @_ssdm_op_PartSelect.i15.i23.i32.i32(i23 %mul_ln1118_44, i32 8, i32 22)

]]></Node>
<StgValue><ssdm name="trunc_ln708_77"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader54.preheader:262  %add_ln703_134 = add i16 %sext_ln708_44, %trunc_ln708_70

]]></Node>
<StgValue><ssdm name="add_ln703_134"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader54.preheader:263  %add_ln703_135 = add i16 %sext_ln708_45, %trunc_ln708_72

]]></Node>
<StgValue><ssdm name="add_ln703_135"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader54.preheader:264  %add_ln703_136 = add i16 %add_ln703_134, %add_ln703_135

]]></Node>
<StgValue><ssdm name="add_ln703_136"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader54.preheader:270  %mul_ln1118_45 = mul i24 %sext_ln1118, 424

]]></Node>
<StgValue><ssdm name="mul_ln1118_45"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader54.preheader:271  %trunc_ln708_78 = call i16 @_ssdm_op_PartSelect.i16.i24.i32.i32(i24 %mul_ln1118_45, i32 8, i32 23)

]]></Node>
<StgValue><ssdm name="trunc_ln708_78"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader54.preheader:272  %mul_ln1118_46 = mul i24 %sext_ln1118_25, -173

]]></Node>
<StgValue><ssdm name="mul_ln1118_46"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader54.preheader:273  %trunc_ln708_79 = call i16 @_ssdm_op_PartSelect.i16.i24.i32.i32(i24 %mul_ln1118_46, i32 8, i32 23)

]]></Node>
<StgValue><ssdm name="trunc_ln708_79"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader54.preheader:274  %mul_ln1118_47 = mul i24 %sext_ln1118_27, -348

]]></Node>
<StgValue><ssdm name="mul_ln1118_47"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader54.preheader:275  %trunc_ln708_80 = call i16 @_ssdm_op_PartSelect.i16.i24.i32.i32(i24 %mul_ln1118_47, i32 8, i32 23)

]]></Node>
<StgValue><ssdm name="trunc_ln708_80"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader54.preheader:276  %sub_ln1118_30 = sub i23 0, %sext_ln1118_64

]]></Node>
<StgValue><ssdm name="sub_ln1118_30"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="15" op_0_bw="15" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader54.preheader:277  %trunc_ln708_81 = call i15 @_ssdm_op_PartSelect.i15.i23.i32.i32(i23 %sub_ln1118_30, i32 8, i32 22)

]]></Node>
<StgValue><ssdm name="trunc_ln708_81"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="16" op_0_bw="15">
<![CDATA[
.preheader54.preheader:278  %sext_ln708_50 = sext i15 %trunc_ln708_81 to i16

]]></Node>
<StgValue><ssdm name="sext_ln708_50"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader54.preheader:294  %add_ln703_142 = add i16 %trunc_ln708_79, %trunc_ln708_78

]]></Node>
<StgValue><ssdm name="add_ln703_142"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader54.preheader:295  %add_ln703_143 = add i16 %sext_ln708_50, %trunc_ln708_80

]]></Node>
<StgValue><ssdm name="add_ln703_143"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader54.preheader:296  %add_ln703_144 = add i16 %add_ln703_142, %add_ln703_143

]]></Node>
<StgValue><ssdm name="add_ln703_144"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader54.preheader:303  %mul_ln1118_49 = mul i24 %sext_ln1118, -140

]]></Node>
<StgValue><ssdm name="mul_ln1118_49"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader54.preheader:304  %trunc_ln708_86 = call i16 @_ssdm_op_PartSelect.i16.i24.i32.i32(i24 %mul_ln1118_49, i32 8, i32 23)

]]></Node>
<StgValue><ssdm name="trunc_ln708_86"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader54.preheader:305  %mul_ln1118_50 = mul i24 %sext_ln1118_25, -100

]]></Node>
<StgValue><ssdm name="mul_ln1118_50"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader54.preheader:306  %trunc_ln708_87 = call i16 @_ssdm_op_PartSelect.i16.i24.i32.i32(i24 %mul_ln1118_50, i32 8, i32 23)

]]></Node>
<StgValue><ssdm name="trunc_ln708_87"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader54.preheader:307  %mul_ln1118_51 = mul i21 %sext_ln1118_28, -11

]]></Node>
<StgValue><ssdm name="mul_ln1118_51"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="13" op_0_bw="13" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader54.preheader:308  %trunc_ln708_88 = call i13 @_ssdm_op_PartSelect.i13.i21.i32.i32(i21 %mul_ln1118_51, i32 8, i32 20)

]]></Node>
<StgValue><ssdm name="trunc_ln708_88"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="16" op_0_bw="13">
<![CDATA[
.preheader54.preheader:309  %sext_ln708_53 = sext i13 %trunc_ln708_88 to i16

]]></Node>
<StgValue><ssdm name="sext_ln708_53"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader54.preheader:310  %mul_ln1118_52 = mul i23 %sext_ln1118_32, 38

]]></Node>
<StgValue><ssdm name="mul_ln1118_52"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="15" op_0_bw="15" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader54.preheader:311  %trunc_ln708_89 = call i15 @_ssdm_op_PartSelect.i15.i23.i32.i32(i23 %mul_ln1118_52, i32 8, i32 22)

]]></Node>
<StgValue><ssdm name="trunc_ln708_89"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="16" op_0_bw="15">
<![CDATA[
.preheader54.preheader:312  %sext_ln708_54 = sext i15 %trunc_ln708_89 to i16

]]></Node>
<StgValue><ssdm name="sext_ln708_54"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="21" op_0_bw="21" op_1_bw="16" op_2_bw="5">
<![CDATA[
.preheader54.preheader:315  %tmp_s = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %data_6_V_read_11, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="22" op_0_bw="21">
<![CDATA[
.preheader54.preheader:316  %sext_ln1118_164 = sext i21 %tmp_s to i22

]]></Node>
<StgValue><ssdm name="sext_ln1118_164"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
.preheader54.preheader:317  %sub_ln1118_53 = sub i22 %sext_ln1118_45, %sext_ln1118_164

]]></Node>
<StgValue><ssdm name="sub_ln1118_53"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="14" op_0_bw="14" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader54.preheader:318  %trunc_ln708_91 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %sub_ln1118_53, i32 8, i32 21)

]]></Node>
<StgValue><ssdm name="trunc_ln708_91"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="16" op_0_bw="14">
<![CDATA[
.preheader54.preheader:319  %sext_ln708_55 = sext i14 %trunc_ln708_91 to i16

]]></Node>
<StgValue><ssdm name="sext_ln708_55"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader54.preheader:320  %mul_ln1118_54 = mul i23 %sext_ln1118_47, 41

]]></Node>
<StgValue><ssdm name="mul_ln1118_54"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="15" op_0_bw="15" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader54.preheader:321  %trunc_ln708_92 = call i15 @_ssdm_op_PartSelect.i15.i23.i32.i32(i23 %mul_ln1118_54, i32 8, i32 22)

]]></Node>
<StgValue><ssdm name="trunc_ln708_92"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="16" op_0_bw="15">
<![CDATA[
.preheader54.preheader:322  %sext_ln708_56 = sext i15 %trunc_ln708_92 to i16

]]></Node>
<StgValue><ssdm name="sext_ln708_56"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader54.preheader:323  %add_ln703_150 = add i16 %trunc_ln708_87, %trunc_ln708_86

]]></Node>
<StgValue><ssdm name="add_ln703_150"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader54.preheader:324  %add_ln703_151 = add i16 %sext_ln708_54, %sext_ln708_53

]]></Node>
<StgValue><ssdm name="add_ln703_151"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader54.preheader:325  %add_ln703_152 = add i16 %add_ln703_150, %add_ln703_151

]]></Node>
<StgValue><ssdm name="add_ln703_152"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader54.preheader:327  %add_ln703_154 = add i16 %sext_ln708_56, -82

]]></Node>
<StgValue><ssdm name="add_ln703_154"/></StgValue>
</operation>

<operation id="185" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader54.preheader:328  %add_ln703_155 = add i16 %sext_ln708_55, %add_ln703_154

]]></Node>
<StgValue><ssdm name="add_ln703_155"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="186" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="24" op_0_bw="16">
<![CDATA[
.preheader54.preheader:27  %sext_ln1118_35 = sext i16 %data_4_V_read_12 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118_35"/></StgValue>
</operation>

<operation id="187" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="20" op_0_bw="16">
<![CDATA[
.preheader54.preheader:28  %sext_ln1118_36 = sext i16 %data_4_V_read_12 to i20

]]></Node>
<StgValue><ssdm name="sext_ln1118_36"/></StgValue>
</operation>

<operation id="188" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="23" op_0_bw="16">
<![CDATA[
.preheader54.preheader:29  %sext_ln1118_37 = sext i16 %data_4_V_read_12 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1118_37"/></StgValue>
</operation>

<operation id="189" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="22" op_0_bw="16">
<![CDATA[
.preheader54.preheader:30  %sext_ln1118_38 = sext i16 %data_4_V_read_12 to i22

]]></Node>
<StgValue><ssdm name="sext_ln1118_38"/></StgValue>
</operation>

<operation id="190" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="21" op_0_bw="21" op_1_bw="16" op_2_bw="5">
<![CDATA[
.preheader54.preheader:31  %shl_ln = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %data_4_V_read_12, i5 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="191" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="22" op_0_bw="21">
<![CDATA[
.preheader54.preheader:32  %sext_ln1118_39 = sext i21 %shl_ln to i22

]]></Node>
<StgValue><ssdm name="sext_ln1118_39"/></StgValue>
</operation>

<operation id="192" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
.preheader54.preheader:33  %add_ln1118 = add i22 %sext_ln1118_38, %sext_ln1118_39

]]></Node>
<StgValue><ssdm name="add_ln1118"/></StgValue>
</operation>

<operation id="193" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="14" op_0_bw="14" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader54.preheader:34  %trunc_ln708_34 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1118, i32 8, i32 21)

]]></Node>
<StgValue><ssdm name="trunc_ln708_34"/></StgValue>
</operation>

<operation id="194" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="14">
<![CDATA[
.preheader54.preheader:35  %sext_ln708 = sext i14 %trunc_ln708_34 to i16

]]></Node>
<StgValue><ssdm name="sext_ln708"/></StgValue>
</operation>

<operation id="195" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="24" op_0_bw="16">
<![CDATA[
.preheader54.preheader:36  %sext_ln1118_40 = sext i16 %data_5_V_read_12 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118_40"/></StgValue>
</operation>

<operation id="196" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="23" op_0_bw="16">
<![CDATA[
.preheader54.preheader:37  %sext_ln1118_41 = sext i16 %data_5_V_read_12 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1118_41"/></StgValue>
</operation>

<operation id="197" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="22" op_0_bw="16">
<![CDATA[
.preheader54.preheader:38  %sext_ln1118_42 = sext i16 %data_5_V_read_12 to i22

]]></Node>
<StgValue><ssdm name="sext_ln1118_42"/></StgValue>
</operation>

<operation id="198" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader54.preheader:39  %mul_ln1118_22 = mul i24 %sext_ln1118_40, 137

]]></Node>
<StgValue><ssdm name="mul_ln1118_22"/></StgValue>
</operation>

<operation id="199" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader54.preheader:40  %trunc_ln708_35 = call i16 @_ssdm_op_PartSelect.i16.i24.i32.i32(i24 %mul_ln1118_22, i32 8, i32 23)

]]></Node>
<StgValue><ssdm name="trunc_ln708_35"/></StgValue>
</operation>

<operation id="200" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="23" op_0_bw="16">
<![CDATA[
.preheader54.preheader:42  %sext_ln1118_44 = sext i16 %data_6_V_read_11 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1118_44"/></StgValue>
</operation>

<operation id="201" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader54.preheader:44  %mul_ln1118_23 = mul i23 %sext_ln1118_44, -61

]]></Node>
<StgValue><ssdm name="mul_ln1118_23"/></StgValue>
</operation>

<operation id="202" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="15" op_0_bw="15" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader54.preheader:45  %trunc_ln708_36 = call i15 @_ssdm_op_PartSelect.i15.i23.i32.i32(i23 %mul_ln1118_23, i32 8, i32 22)

]]></Node>
<StgValue><ssdm name="trunc_ln708_36"/></StgValue>
</operation>

<operation id="203" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="16" op_0_bw="15">
<![CDATA[
.preheader54.preheader:46  %sext_ln708_22 = sext i15 %trunc_ln708_36 to i16

]]></Node>
<StgValue><ssdm name="sext_ln708_22"/></StgValue>
</operation>

<operation id="204" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="19" op_0_bw="16">
<![CDATA[
.preheader54.preheader:49  %sext_ln1118_48 = sext i16 %data_7_V_read_10 to i19

]]></Node>
<StgValue><ssdm name="sext_ln1118_48"/></StgValue>
</operation>

<operation id="205" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="19" op_0_bw="19" op_1_bw="16" op_2_bw="3">
<![CDATA[
.preheader54.preheader:51  %shl_ln1118_13 = call i19 @_ssdm_op_BitConcatenate.i19.i16.i3(i16 %data_7_V_read_10, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_13"/></StgValue>
</operation>

<operation id="206" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="20" op_0_bw="19">
<![CDATA[
.preheader54.preheader:52  %sext_ln1118_50 = sext i19 %shl_ln1118_13 to i20

]]></Node>
<StgValue><ssdm name="sext_ln1118_50"/></StgValue>
</operation>

<operation id="207" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1">
<![CDATA[
.preheader54.preheader:53  %shl_ln1118_14 = call i17 @_ssdm_op_BitConcatenate.i17.i16.i1(i16 %data_7_V_read_10, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln1118_14"/></StgValue>
</operation>

<operation id="208" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="20" op_0_bw="17">
<![CDATA[
.preheader54.preheader:54  %sext_ln1118_51 = sext i17 %shl_ln1118_14 to i20

]]></Node>
<StgValue><ssdm name="sext_ln1118_51"/></StgValue>
</operation>

<operation id="209" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader54.preheader:55  %sub_ln1118 = sub i20 %sext_ln1118_51, %sext_ln1118_50

]]></Node>
<StgValue><ssdm name="sub_ln1118"/></StgValue>
</operation>

<operation id="210" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader54.preheader:56  %tmp_253 = call i12 @_ssdm_op_PartSelect.i12.i20.i32.i32(i20 %sub_ln1118, i32 8, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_253"/></StgValue>
</operation>

<operation id="211" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="13" op_0_bw="12">
<![CDATA[
.preheader54.preheader:57  %sext_ln703 = sext i12 %tmp_253 to i13

]]></Node>
<StgValue><ssdm name="sext_ln703"/></StgValue>
</operation>

<operation id="212" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader54.preheader:61  %add_ln703_97 = add i16 %trunc_ln708_35, %sext_ln708

]]></Node>
<StgValue><ssdm name="add_ln703_97"/></StgValue>
</operation>

<operation id="213" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader54.preheader:62  %add_ln703_98 = add i13 %sext_ln703, -22

]]></Node>
<StgValue><ssdm name="add_ln703_98"/></StgValue>
</operation>

<operation id="214" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="16" op_0_bw="13">
<![CDATA[
.preheader54.preheader:63  %sext_ln703_18 = sext i13 %add_ln703_98 to i16

]]></Node>
<StgValue><ssdm name="sext_ln703_18"/></StgValue>
</operation>

<operation id="215" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader54.preheader:64  %add_ln703_99 = add i16 %sext_ln708_22, %sext_ln703_18

]]></Node>
<StgValue><ssdm name="add_ln703_99"/></StgValue>
</operation>

<operation id="216" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader54.preheader:65  %add_ln703_100 = add i16 %add_ln703_97, %add_ln703_99

]]></Node>
<StgValue><ssdm name="add_ln703_100"/></StgValue>
</operation>

<operation id="217" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader54.preheader:66  %add_ln703_310 = add i16 %add_ln703_96, %add_ln703_100

]]></Node>
<StgValue><ssdm name="add_ln703_310"/></StgValue>
</operation>

<operation id="218" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="19" op_0_bw="19" op_1_bw="16" op_2_bw="3">
<![CDATA[
.preheader54.preheader:78  %shl_ln1118_15 = call i19 @_ssdm_op_BitConcatenate.i19.i16.i3(i16 %data_4_V_read_12, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_15"/></StgValue>
</operation>

<operation id="219" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="20" op_0_bw="19">
<![CDATA[
.preheader54.preheader:79  %sext_ln1118_52 = sext i19 %shl_ln1118_15 to i20

]]></Node>
<StgValue><ssdm name="sext_ln1118_52"/></StgValue>
</operation>

<operation id="220" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1">
<![CDATA[
.preheader54.preheader:80  %shl_ln1118_16 = call i17 @_ssdm_op_BitConcatenate.i17.i16.i1(i16 %data_4_V_read_12, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln1118_16"/></StgValue>
</operation>

<operation id="221" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="20" op_0_bw="17">
<![CDATA[
.preheader54.preheader:81  %sext_ln1118_53 = sext i17 %shl_ln1118_16 to i20

]]></Node>
<StgValue><ssdm name="sext_ln1118_53"/></StgValue>
</operation>

<operation id="222" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader54.preheader:82  %add_ln1118_1 = add i20 %sext_ln1118_52, %sext_ln1118_53

]]></Node>
<StgValue><ssdm name="add_ln1118_1"/></StgValue>
</operation>

<operation id="223" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader54.preheader:83  %trunc_ln708_42 = call i12 @_ssdm_op_PartSelect.i12.i20.i32.i32(i20 %add_ln1118_1, i32 8, i32 19)

]]></Node>
<StgValue><ssdm name="trunc_ln708_42"/></StgValue>
</operation>

<operation id="224" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="16" op_0_bw="12">
<![CDATA[
.preheader54.preheader:84  %sext_ln708_25 = sext i12 %trunc_ln708_42 to i16

]]></Node>
<StgValue><ssdm name="sext_ln708_25"/></StgValue>
</operation>

<operation id="225" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader54.preheader:85  %mul_ln1118_28 = mul i24 %sext_ln1118_40, -885

]]></Node>
<StgValue><ssdm name="mul_ln1118_28"/></StgValue>
</operation>

<operation id="226" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader54.preheader:86  %trunc_ln708_43 = call i16 @_ssdm_op_PartSelect.i16.i24.i32.i32(i24 %mul_ln1118_28, i32 8, i32 23)

]]></Node>
<StgValue><ssdm name="trunc_ln708_43"/></StgValue>
</operation>

<operation id="227" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader54.preheader:87  %mul_ln1118_29 = mul i23 %sext_ln1118_44, 51

]]></Node>
<StgValue><ssdm name="mul_ln1118_29"/></StgValue>
</operation>

<operation id="228" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="15" op_0_bw="15" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader54.preheader:88  %trunc_ln708_44 = call i15 @_ssdm_op_PartSelect.i15.i23.i32.i32(i23 %mul_ln1118_29, i32 8, i32 22)

]]></Node>
<StgValue><ssdm name="trunc_ln708_44"/></StgValue>
</operation>

<operation id="229" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="16" op_0_bw="15">
<![CDATA[
.preheader54.preheader:89  %sext_ln708_26 = sext i15 %trunc_ln708_44 to i16

]]></Node>
<StgValue><ssdm name="sext_ln708_26"/></StgValue>
</operation>

<operation id="230" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="15" op_0_bw="14">
<![CDATA[
.preheader54.preheader:92  %sext_ln703_19 = sext i14 %tmp_254 to i15

]]></Node>
<StgValue><ssdm name="sext_ln703_19"/></StgValue>
</operation>

<operation id="231" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader54.preheader:96  %add_ln703_105 = add i16 %trunc_ln708_43, %sext_ln708_25

]]></Node>
<StgValue><ssdm name="add_ln703_105"/></StgValue>
</operation>

<operation id="232" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader54.preheader:97  %add_ln703_106 = add i15 %sext_ln703_19, 112

]]></Node>
<StgValue><ssdm name="add_ln703_106"/></StgValue>
</operation>

<operation id="233" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="16" op_0_bw="15">
<![CDATA[
.preheader54.preheader:98  %sext_ln703_20 = sext i15 %add_ln703_106 to i16

]]></Node>
<StgValue><ssdm name="sext_ln703_20"/></StgValue>
</operation>

<operation id="234" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader54.preheader:99  %add_ln703_107 = add i16 %sext_ln708_26, %sext_ln703_20

]]></Node>
<StgValue><ssdm name="add_ln703_107"/></StgValue>
</operation>

<operation id="235" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader54.preheader:100  %add_ln703_108 = add i16 %add_ln703_105, %add_ln703_107

]]></Node>
<StgValue><ssdm name="add_ln703_108"/></StgValue>
</operation>

<operation id="236" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader54.preheader:101  %acc_1_V = add i16 %add_ln703_104, %add_ln703_108

]]></Node>
<StgValue><ssdm name="acc_1_V"/></StgValue>
</operation>

<operation id="237" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader54.preheader:119  %mul_ln1118_33 = mul i24 %sext_ln1118_35, 77

]]></Node>
<StgValue><ssdm name="mul_ln1118_33"/></StgValue>
</operation>

<operation id="238" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader54.preheader:120  %trunc_ln708_50 = call i16 @_ssdm_op_PartSelect.i16.i24.i32.i32(i24 %mul_ln1118_33, i32 8, i32 23)

]]></Node>
<StgValue><ssdm name="trunc_ln708_50"/></StgValue>
</operation>

<operation id="239" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="23" op_0_bw="23" op_1_bw="16" op_2_bw="7">
<![CDATA[
.preheader54.preheader:121  %shl_ln1118_20 = call i23 @_ssdm_op_BitConcatenate.i23.i16.i7(i16 %data_5_V_read_12, i7 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_20"/></StgValue>
</operation>

<operation id="240" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="24" op_0_bw="23">
<![CDATA[
.preheader54.preheader:122  %sext_ln1118_58 = sext i23 %shl_ln1118_20 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118_58"/></StgValue>
</operation>

<operation id="241" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader54.preheader:123  %add_ln1118_3 = add i24 %sext_ln1118_40, %sext_ln1118_58

]]></Node>
<StgValue><ssdm name="add_ln1118_3"/></StgValue>
</operation>

<operation id="242" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader54.preheader:124  %trunc_ln708_51 = call i16 @_ssdm_op_PartSelect.i16.i24.i32.i32(i24 %add_ln1118_3, i32 8, i32 23)

]]></Node>
<StgValue><ssdm name="trunc_ln708_51"/></StgValue>
</operation>

<operation id="243" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader54.preheader:133  %add_ln703_113 = add i16 %trunc_ln708_51, %trunc_ln708_50

]]></Node>
<StgValue><ssdm name="add_ln703_113"/></StgValue>
</operation>

<operation id="244" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader54.preheader:136  %add_ln703_116 = add i16 %add_ln703_113, %add_ln703_115

]]></Node>
<StgValue><ssdm name="add_ln703_116"/></StgValue>
</operation>

<operation id="245" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader54.preheader:137  %acc_2_V = add i16 %add_ln703_112, %add_ln703_116

]]></Node>
<StgValue><ssdm name="acc_2_V"/></StgValue>
</operation>

<operation id="246" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
.preheader54.preheader:166  %mul_ln1118_36 = mul i22 %sext_ln1118_38, 21

]]></Node>
<StgValue><ssdm name="mul_ln1118_36"/></StgValue>
</operation>

<operation id="247" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="14" op_0_bw="14" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader54.preheader:167  %tmp_255 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %mul_ln1118_36, i32 8, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_255"/></StgValue>
</operation>

<operation id="248" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="15" op_0_bw="14">
<![CDATA[
.preheader54.preheader:168  %sext_ln1118_168 = sext i14 %tmp_255 to i15

]]></Node>
<StgValue><ssdm name="sext_ln1118_168"/></StgValue>
</operation>

<operation id="249" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="21" op_0_bw="21" op_1_bw="16" op_2_bw="5">
<![CDATA[
.preheader54.preheader:169  %shl_ln1118_28 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %data_5_V_read_12, i5 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_28"/></StgValue>
</operation>

<operation id="250" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="24" op_0_bw="21">
<![CDATA[
.preheader54.preheader:170  %sext_ln1118_66 = sext i21 %shl_ln1118_28 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118_66"/></StgValue>
</operation>

<operation id="251" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="22" op_0_bw="21">
<![CDATA[
.preheader54.preheader:171  %sext_ln1118_67 = sext i21 %shl_ln1118_28 to i22

]]></Node>
<StgValue><ssdm name="sext_ln1118_67"/></StgValue>
</operation>

<operation id="252" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
.preheader54.preheader:172  %sub_ln1118_16 = sub i22 %sext_ln1118_67, %sext_ln1118_42

]]></Node>
<StgValue><ssdm name="sub_ln1118_16"/></StgValue>
</operation>

<operation id="253" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="14" op_0_bw="14" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader54.preheader:173  %tmp_256 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %sub_ln1118_16, i32 8, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_256"/></StgValue>
</operation>

<operation id="254" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="15" op_0_bw="14">
<![CDATA[
.preheader54.preheader:174  %sext_ln1118_169 = sext i14 %tmp_256 to i15

]]></Node>
<StgValue><ssdm name="sext_ln1118_169"/></StgValue>
</operation>

<operation id="255" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
.preheader54.preheader:175  %shl_ln1118_29 = call i22 @_ssdm_op_BitConcatenate.i22.i16.i6(i16 %data_6_V_read_11, i6 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_29"/></StgValue>
</operation>

<operation id="256" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="23" op_0_bw="22">
<![CDATA[
.preheader54.preheader:176  %sext_ln1118_68 = sext i22 %shl_ln1118_29 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1118_68"/></StgValue>
</operation>

<operation id="257" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader54.preheader:177  %sub_ln1118_17 = sub i23 0, %sext_ln1118_68

]]></Node>
<StgValue><ssdm name="sub_ln1118_17"/></StgValue>
</operation>

<operation id="258" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1">
<![CDATA[
.preheader54.preheader:178  %shl_ln1118_30 = call i17 @_ssdm_op_BitConcatenate.i17.i16.i1(i16 %data_6_V_read_11, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln1118_30"/></StgValue>
</operation>

<operation id="259" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="23" op_0_bw="17">
<![CDATA[
.preheader54.preheader:179  %sext_ln1118_69 = sext i17 %shl_ln1118_30 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1118_69"/></StgValue>
</operation>

<operation id="260" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader54.preheader:180  %sub_ln1118_18 = sub i23 %sub_ln1118_17, %sext_ln1118_69

]]></Node>
<StgValue><ssdm name="sub_ln1118_18"/></StgValue>
</operation>

<operation id="261" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="15" op_0_bw="15" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader54.preheader:181  %trunc_ln708_60 = call i15 @_ssdm_op_PartSelect.i15.i23.i32.i32(i23 %sub_ln1118_18, i32 8, i32 22)

]]></Node>
<StgValue><ssdm name="trunc_ln708_60"/></StgValue>
</operation>

<operation id="262" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="16" op_0_bw="15">
<![CDATA[
.preheader54.preheader:182  %sext_ln708_37 = sext i15 %trunc_ln708_60 to i16

]]></Node>
<StgValue><ssdm name="sext_ln708_37"/></StgValue>
</operation>

<operation id="263" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader54.preheader:188  %add_ln703_121 = add i15 %sext_ln1118_169, %sext_ln1118_168

]]></Node>
<StgValue><ssdm name="add_ln703_121"/></StgValue>
</operation>

<operation id="264" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="16" op_0_bw="15">
<![CDATA[
.preheader54.preheader:189  %sext_ln703_21 = sext i15 %add_ln703_121 to i16

]]></Node>
<StgValue><ssdm name="sext_ln703_21"/></StgValue>
</operation>

<operation id="265" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader54.preheader:190  %add_ln703_122 = add i16 %trunc_ln708_61, -87

]]></Node>
<StgValue><ssdm name="add_ln703_122"/></StgValue>
</operation>

<operation id="266" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader54.preheader:191  %add_ln703_123 = add i16 %sext_ln708_37, %add_ln703_122

]]></Node>
<StgValue><ssdm name="add_ln703_123"/></StgValue>
</operation>

<operation id="267" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader54.preheader:192  %add_ln703_124 = add i16 %sext_ln703_21, %add_ln703_123

]]></Node>
<StgValue><ssdm name="add_ln703_124"/></StgValue>
</operation>

<operation id="268" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader54.preheader:193  %acc_3_V = add i16 %add_ln703_120, %add_ln703_124

]]></Node>
<StgValue><ssdm name="acc_3_V"/></StgValue>
</operation>

<operation id="269" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader54.preheader:209  %sub_ln1118_22 = sub i20 %sext_ln1118_52, %sext_ln1118_36

]]></Node>
<StgValue><ssdm name="sub_ln1118_22"/></StgValue>
</operation>

<operation id="270" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader54.preheader:210  %trunc_ln708_66 = call i12 @_ssdm_op_PartSelect.i12.i20.i32.i32(i20 %sub_ln1118_22, i32 8, i32 19)

]]></Node>
<StgValue><ssdm name="trunc_ln708_66"/></StgValue>
</operation>

<operation id="271" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="16" op_0_bw="12">
<![CDATA[
.preheader54.preheader:211  %sext_ln708_42 = sext i12 %trunc_ln708_66 to i16

]]></Node>
<StgValue><ssdm name="sext_ln708_42"/></StgValue>
</operation>

<operation id="272" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader54.preheader:212  %mul_ln1118_40 = mul i24 %sext_ln1118_40, -88

]]></Node>
<StgValue><ssdm name="mul_ln1118_40"/></StgValue>
</operation>

<operation id="273" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader54.preheader:213  %trunc_ln708_67 = call i16 @_ssdm_op_PartSelect.i16.i24.i32.i32(i24 %mul_ln1118_40, i32 8, i32 23)

]]></Node>
<StgValue><ssdm name="trunc_ln708_67"/></StgValue>
</operation>

<operation id="274" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
.preheader54.preheader:216  %shl_ln1118_32 = call i22 @_ssdm_op_BitConcatenate.i22.i16.i6(i16 %data_7_V_read_10, i6 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_32"/></StgValue>
</operation>

<operation id="275" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="23" op_0_bw="22">
<![CDATA[
.preheader54.preheader:217  %sext_ln1118_71 = sext i22 %shl_ln1118_32 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1118_71"/></StgValue>
</operation>

<operation id="276" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="20" op_0_bw="20" op_1_bw="16" op_2_bw="4">
<![CDATA[
.preheader54.preheader:218  %shl_ln1118_33 = call i20 @_ssdm_op_BitConcatenate.i20.i16.i4(i16 %data_7_V_read_10, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_33"/></StgValue>
</operation>

<operation id="277" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="23" op_0_bw="20">
<![CDATA[
.preheader54.preheader:219  %sext_ln1118_72 = sext i20 %shl_ln1118_33 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1118_72"/></StgValue>
</operation>

<operation id="278" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader54.preheader:220  %sub_ln1118_23 = sub i23 %sext_ln1118_72, %sext_ln1118_71

]]></Node>
<StgValue><ssdm name="sub_ln1118_23"/></StgValue>
</operation>

<operation id="279" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="15" op_0_bw="15" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader54.preheader:221  %trunc_ln708_69 = call i15 @_ssdm_op_PartSelect.i15.i23.i32.i32(i23 %sub_ln1118_23, i32 8, i32 22)

]]></Node>
<StgValue><ssdm name="trunc_ln708_69"/></StgValue>
</operation>

<operation id="280" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="16" op_0_bw="15">
<![CDATA[
.preheader54.preheader:222  %sext_ln708_43 = sext i15 %trunc_ln708_69 to i16

]]></Node>
<StgValue><ssdm name="sext_ln708_43"/></StgValue>
</operation>

<operation id="281" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader54.preheader:226  %add_ln703_129 = add i16 %trunc_ln708_67, %sext_ln708_42

]]></Node>
<StgValue><ssdm name="add_ln703_129"/></StgValue>
</operation>

<operation id="282" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader54.preheader:227  %add_ln703_130 = add i16 %sext_ln708_43, -83

]]></Node>
<StgValue><ssdm name="add_ln703_130"/></StgValue>
</operation>

<operation id="283" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader54.preheader:228  %add_ln703_131 = add i16 %trunc_ln708_68, %add_ln703_130

]]></Node>
<StgValue><ssdm name="add_ln703_131"/></StgValue>
</operation>

<operation id="284" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader54.preheader:229  %add_ln703_132 = add i16 %add_ln703_129, %add_ln703_131

]]></Node>
<StgValue><ssdm name="add_ln703_132"/></StgValue>
</operation>

<operation id="285" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader54.preheader:230  %acc_4_V = add i16 %add_ln703_128, %add_ln703_132

]]></Node>
<StgValue><ssdm name="acc_4_V"/></StgValue>
</operation>

<operation id="286" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
.preheader54.preheader:243  %shl_ln1118_35 = call i22 @_ssdm_op_BitConcatenate.i22.i16.i6(i16 %data_4_V_read_12, i6 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_35"/></StgValue>
</operation>

<operation id="287" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="23" op_0_bw="22">
<![CDATA[
.preheader54.preheader:244  %sext_ln1118_74 = sext i22 %shl_ln1118_35 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1118_74"/></StgValue>
</operation>

<operation id="288" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader54.preheader:245  %sub_ln1118_26 = sub i23 0, %sext_ln1118_74

]]></Node>
<StgValue><ssdm name="sub_ln1118_26"/></StgValue>
</operation>

<operation id="289" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader54.preheader:246  %sub_ln1118_27 = sub i23 %sub_ln1118_26, %sext_ln1118_37

]]></Node>
<StgValue><ssdm name="sub_ln1118_27"/></StgValue>
</operation>

<operation id="290" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="15" op_0_bw="15" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader54.preheader:247  %trunc_ln708_74 = call i15 @_ssdm_op_PartSelect.i15.i23.i32.i32(i23 %sub_ln1118_27, i32 8, i32 22)

]]></Node>
<StgValue><ssdm name="trunc_ln708_74"/></StgValue>
</operation>

<operation id="291" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="16" op_0_bw="15">
<![CDATA[
.preheader54.preheader:248  %sext_ln708_46 = sext i15 %trunc_ln708_74 to i16

]]></Node>
<StgValue><ssdm name="sext_ln708_46"/></StgValue>
</operation>

<operation id="292" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
.preheader54.preheader:249  %shl_ln1118_36 = call i22 @_ssdm_op_BitConcatenate.i22.i16.i6(i16 %data_5_V_read_12, i6 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_36"/></StgValue>
</operation>

<operation id="293" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="23" op_0_bw="22">
<![CDATA[
.preheader54.preheader:250  %sext_ln1118_75 = sext i22 %shl_ln1118_36 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1118_75"/></StgValue>
</operation>

<operation id="294" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader54.preheader:251  %sub_ln1118_28 = sub i23 %sext_ln1118_75, %sext_ln1118_41

]]></Node>
<StgValue><ssdm name="sub_ln1118_28"/></StgValue>
</operation>

<operation id="295" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="15" op_0_bw="15" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader54.preheader:252  %trunc_ln708_75 = call i15 @_ssdm_op_PartSelect.i15.i23.i32.i32(i23 %sub_ln1118_28, i32 8, i32 22)

]]></Node>
<StgValue><ssdm name="trunc_ln708_75"/></StgValue>
</operation>

<operation id="296" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="16" op_0_bw="15">
<![CDATA[
.preheader54.preheader:253  %sext_ln708_47 = sext i15 %trunc_ln708_75 to i16

]]></Node>
<StgValue><ssdm name="sext_ln708_47"/></StgValue>
</operation>

<operation id="297" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="19" op_0_bw="19" op_1_bw="16" op_2_bw="3">
<![CDATA[
.preheader54.preheader:254  %shl_ln1118_37 = call i19 @_ssdm_op_BitConcatenate.i19.i16.i3(i16 %data_6_V_read_11, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_37"/></StgValue>
</operation>

<operation id="298" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="23" op_0_bw="19">
<![CDATA[
.preheader54.preheader:255  %sext_ln1118_76 = sext i19 %shl_ln1118_37 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1118_76"/></StgValue>
</operation>

<operation id="299" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader54.preheader:256  %sub_ln1118_29 = sub i23 %sext_ln1118_68, %sext_ln1118_76

]]></Node>
<StgValue><ssdm name="sub_ln1118_29"/></StgValue>
</operation>

<operation id="300" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="15" op_0_bw="15" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader54.preheader:257  %trunc_ln708_76 = call i15 @_ssdm_op_PartSelect.i15.i23.i32.i32(i23 %sub_ln1118_29, i32 8, i32 22)

]]></Node>
<StgValue><ssdm name="trunc_ln708_76"/></StgValue>
</operation>

<operation id="301" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="16" op_0_bw="15">
<![CDATA[
.preheader54.preheader:258  %sext_ln708_48 = sext i15 %trunc_ln708_76 to i16

]]></Node>
<StgValue><ssdm name="sext_ln708_48"/></StgValue>
</operation>

<operation id="302" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="16" op_0_bw="15">
<![CDATA[
.preheader54.preheader:261  %sext_ln708_49 = sext i15 %trunc_ln708_77 to i16

]]></Node>
<StgValue><ssdm name="sext_ln708_49"/></StgValue>
</operation>

<operation id="303" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader54.preheader:265  %add_ln703_137 = add i16 %sext_ln708_47, %sext_ln708_46

]]></Node>
<StgValue><ssdm name="add_ln703_137"/></StgValue>
</operation>

<operation id="304" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader54.preheader:266  %add_ln703_138 = add i16 %sext_ln708_49, -80

]]></Node>
<StgValue><ssdm name="add_ln703_138"/></StgValue>
</operation>

<operation id="305" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader54.preheader:267  %add_ln703_139 = add i16 %sext_ln708_48, %add_ln703_138

]]></Node>
<StgValue><ssdm name="add_ln703_139"/></StgValue>
</operation>

<operation id="306" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader54.preheader:268  %add_ln703_140 = add i16 %add_ln703_137, %add_ln703_139

]]></Node>
<StgValue><ssdm name="add_ln703_140"/></StgValue>
</operation>

<operation id="307" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader54.preheader:269  %acc_5_V = add i16 %add_ln703_136, %add_ln703_140

]]></Node>
<StgValue><ssdm name="acc_5_V"/></StgValue>
</operation>

<operation id="308" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.preheader54.preheader:279  %shl_ln1118_38 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 %data_4_V_read_12, i8 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_38"/></StgValue>
</operation>

<operation id="309" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="18" op_0_bw="18" op_1_bw="16" op_2_bw="2">
<![CDATA[
.preheader54.preheader:280  %shl_ln1118_39 = call i18 @_ssdm_op_BitConcatenate.i18.i16.i2(i16 %data_4_V_read_12, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_39"/></StgValue>
</operation>

<operation id="310" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="24" op_0_bw="18">
<![CDATA[
.preheader54.preheader:281  %sext_ln1118_77 = sext i18 %shl_ln1118_39 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118_77"/></StgValue>
</operation>

<operation id="311" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader54.preheader:282  %sub_ln1118_31 = sub i24 %sext_ln1118_77, %shl_ln1118_38

]]></Node>
<StgValue><ssdm name="sub_ln1118_31"/></StgValue>
</operation>

<operation id="312" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader54.preheader:283  %trunc_ln708_82 = call i16 @_ssdm_op_PartSelect.i16.i24.i32.i32(i24 %sub_ln1118_31, i32 8, i32 23)

]]></Node>
<StgValue><ssdm name="trunc_ln708_82"/></StgValue>
</operation>

<operation id="313" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader54.preheader:284  %mul_ln1118_48 = mul i24 %sext_ln1118_40, -664

]]></Node>
<StgValue><ssdm name="mul_ln1118_48"/></StgValue>
</operation>

<operation id="314" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader54.preheader:285  %trunc_ln708_83 = call i16 @_ssdm_op_PartSelect.i16.i24.i32.i32(i24 %mul_ln1118_48, i32 8, i32 23)

]]></Node>
<StgValue><ssdm name="trunc_ln708_83"/></StgValue>
</operation>

<operation id="315" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader54.preheader:286  %sub_ln1118_32 = sub i23 %sext_ln1118_76, %sext_ln1118_68

]]></Node>
<StgValue><ssdm name="sub_ln1118_32"/></StgValue>
</operation>

<operation id="316" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="15" op_0_bw="15" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader54.preheader:287  %trunc_ln708_84 = call i15 @_ssdm_op_PartSelect.i15.i23.i32.i32(i23 %sub_ln1118_32, i32 8, i32 22)

]]></Node>
<StgValue><ssdm name="trunc_ln708_84"/></StgValue>
</operation>

<operation id="317" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="16" op_0_bw="15">
<![CDATA[
.preheader54.preheader:288  %sext_ln708_51 = sext i15 %trunc_ln708_84 to i16

]]></Node>
<StgValue><ssdm name="sext_ln708_51"/></StgValue>
</operation>

<operation id="318" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="18" op_0_bw="18" op_1_bw="16" op_2_bw="2">
<![CDATA[
.preheader54.preheader:289  %shl_ln1118_40 = call i18 @_ssdm_op_BitConcatenate.i18.i16.i2(i16 %data_7_V_read_10, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_40"/></StgValue>
</operation>

<operation id="319" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="19" op_0_bw="18">
<![CDATA[
.preheader54.preheader:290  %sext_ln1118_78 = sext i18 %shl_ln1118_40 to i19

]]></Node>
<StgValue><ssdm name="sext_ln1118_78"/></StgValue>
</operation>

<operation id="320" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
.preheader54.preheader:291  %add_ln1118_4 = add i19 %sext_ln1118_48, %sext_ln1118_78

]]></Node>
<StgValue><ssdm name="add_ln1118_4"/></StgValue>
</operation>

<operation id="321" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="11" op_0_bw="11" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader54.preheader:292  %tmp_257 = call i11 @_ssdm_op_PartSelect.i11.i19.i32.i32(i19 %add_ln1118_4, i32 8, i32 18)

]]></Node>
<StgValue><ssdm name="tmp_257"/></StgValue>
</operation>

<operation id="322" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="12" op_0_bw="11">
<![CDATA[
.preheader54.preheader:293  %sext_ln703_22 = sext i11 %tmp_257 to i12

]]></Node>
<StgValue><ssdm name="sext_ln703_22"/></StgValue>
</operation>

<operation id="323" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader54.preheader:297  %add_ln703_145 = add i16 %trunc_ln708_83, %trunc_ln708_82

]]></Node>
<StgValue><ssdm name="add_ln703_145"/></StgValue>
</operation>

<operation id="324" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader54.preheader:298  %add_ln703_146 = add i12 %sext_ln703_22, 225

]]></Node>
<StgValue><ssdm name="add_ln703_146"/></StgValue>
</operation>

<operation id="325" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="16" op_0_bw="12">
<![CDATA[
.preheader54.preheader:299  %sext_ln703_23 = sext i12 %add_ln703_146 to i16

]]></Node>
<StgValue><ssdm name="sext_ln703_23"/></StgValue>
</operation>

<operation id="326" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader54.preheader:300  %add_ln703_147 = add i16 %sext_ln708_51, %sext_ln703_23

]]></Node>
<StgValue><ssdm name="add_ln703_147"/></StgValue>
</operation>

<operation id="327" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader54.preheader:301  %add_ln703_148 = add i16 %add_ln703_145, %add_ln703_147

]]></Node>
<StgValue><ssdm name="add_ln703_148"/></StgValue>
</operation>

<operation id="328" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader54.preheader:302  %acc_6_V = add i16 %add_ln703_144, %add_ln703_148

]]></Node>
<StgValue><ssdm name="acc_6_V"/></StgValue>
</operation>

<operation id="329" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader54.preheader:313  %sub_ln1118_33 = sub i24 %sext_ln1118_58, %sext_ln1118_66

]]></Node>
<StgValue><ssdm name="sub_ln1118_33"/></StgValue>
</operation>

<operation id="330" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader54.preheader:314  %trunc_ln708_90 = call i16 @_ssdm_op_PartSelect.i16.i24.i32.i32(i24 %sub_ln1118_33, i32 8, i32 23)

]]></Node>
<StgValue><ssdm name="trunc_ln708_90"/></StgValue>
</operation>

<operation id="331" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader54.preheader:326  %add_ln703_153 = add i16 %trunc_ln708_90, %sext_ln708_46

]]></Node>
<StgValue><ssdm name="add_ln703_153"/></StgValue>
</operation>

<operation id="332" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader54.preheader:329  %add_ln703_156 = add i16 %add_ln703_153, %add_ln703_155

]]></Node>
<StgValue><ssdm name="add_ln703_156"/></StgValue>
</operation>

<operation id="333" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader54.preheader:330  %acc_7_V = add i16 %add_ln703_152, %add_ln703_156

]]></Node>
<StgValue><ssdm name="acc_7_V"/></StgValue>
</operation>

<operation id="334" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="128" op_0_bw="128" op_1_bw="16">
<![CDATA[
.preheader54.preheader:331  %mrv = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16 } undef, i16 %add_ln703_310, 0

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="335" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="128" op_0_bw="128" op_1_bw="16">
<![CDATA[
.preheader54.preheader:332  %mrv_1 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %mrv, i16 %acc_1_V, 1

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="336" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="128" op_0_bw="128" op_1_bw="16">
<![CDATA[
.preheader54.preheader:333  %mrv_2 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_1, i16 %acc_2_V, 2

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="337" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="128" op_0_bw="128" op_1_bw="16">
<![CDATA[
.preheader54.preheader:334  %mrv_3 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_2, i16 %acc_3_V, 3

]]></Node>
<StgValue><ssdm name="mrv_3"/></StgValue>
</operation>

<operation id="338" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="128" op_0_bw="128" op_1_bw="16">
<![CDATA[
.preheader54.preheader:335  %mrv_4 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_3, i16 %acc_4_V, 4

]]></Node>
<StgValue><ssdm name="mrv_4"/></StgValue>
</operation>

<operation id="339" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="128" op_0_bw="128" op_1_bw="16">
<![CDATA[
.preheader54.preheader:336  %mrv_5 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_4, i16 %acc_5_V, 5

]]></Node>
<StgValue><ssdm name="mrv_5"/></StgValue>
</operation>

<operation id="340" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="128" op_0_bw="128" op_1_bw="16">
<![CDATA[
.preheader54.preheader:337  %mrv_6 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_5, i16 %acc_6_V, 6

]]></Node>
<StgValue><ssdm name="mrv_6"/></StgValue>
</operation>

<operation id="341" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="128" op_0_bw="128" op_1_bw="16">
<![CDATA[
.preheader54.preheader:338  %mrv_7 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_6, i16 %acc_7_V, 7

]]></Node>
<StgValue><ssdm name="mrv_7"/></StgValue>
</operation>

<operation id="342" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="0" op_0_bw="128">
<![CDATA[
.preheader54.preheader:339  ret { i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_7

]]></Node>
<StgValue><ssdm name="ret_ln103"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
