[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of THS4032IDR production of TEXAS INSTRUMENTS from the text:Vn\nIn\n1\n10 100 1 k− Voltage Noise −10\nf − Frequency − Hz20\n10 k 100 kVnnV/HzVCC=±15 V AND ±5 V\nTA= 25°C\n− Current Noise −\nInpA/Hz\n-VCC\n+VCC     \n220 pF32\n74\n6\n-VCC\n+VCCC0G     \n32\n74\n6.     \n     \n     \n       \n \nADS8422+IN\n-IN76\n+VIN\n-VIN8Vpp8Vpp\ntime0V+4V\n-4V49.9 \x9f\x03\n12 \x9f\x03\n12 \x9f\x03 1000 \x9f\x03\n1000 \x9f\x0349.9 \x9f\x03\nTHS4031THS40311000 \x9f\x03\n1000 \x9f\x034.096 V\n4.096 V0.1 µF\n0.1 µF0.1 µF0.1 µF\n-VIN = 8 Vpp with \nVincm = 0 V-VIN = 8 Vpp with \nVincm = 0 V\nProduct\nFolder\nOrder\nNow\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunity\nAnIMPORTANT NOTICE attheend ofthisdata sheet addresses availability, warranty, changes, useinsafety-critical applications,\nintellectual property matters andother important disclaimers. PRODUCTION DATA.THS4031 ,THS4032\nSLOS224I –JULY 1999 –REVISED MAY 2018\nTHS403x 100-MHz Low-Noise High-Speed Amplifiers\n11Features\n1•Ultra-Low 1.6nV/√HzVoltage Noise\n•High Speed:\n–100-MHz Bandwidth [G=2(–1),–3dB]\n–100-V/μsSlew Rate\n•Very Low Distortion\n–THD =–72dBc (f=1MHz, RL=150Ω)\n–THD =–90dBc (f=1MHz, RL=1kΩ)\n•Low 0.5-mV (Typical) Input Offset Voltage\n•90-mA Output Current Drive (Typical)\n•Typical Operation from ±5Vto±15V\n•Available inStandard SOIC andMSOP-\nPowerPAD ™,Packages\n•Evaluation Module Available\n2Applications\n•Low-Noise, Wideband Amplifier forIndustrial\nApplications\n•Voltage-Controlled Oscillators\n•Active Filters\n•Video Amplifiers\n•Cable Drivers3Description\nThe THS4031 and THS4032 are ultra-low voltage\nnoise, high-speed voltage feedback amplifiers that\nareideal forapplications requiring lowvoltage noise,\nincluding communications and imaging. The single\namplifier THS4031 and thedual amplifier THS4032\noffer good ACperformance with 100-MHz bandwidth\n(G=2),100-V/μsslew rate, and 60-ns settling time\n(0.1%). The THS4031 and THS4032 areunity-gain\nstable with 275-MHz bandwidth. These amplifiers\nhave ahigh drive capability of90mAand draw only\n8.5-mA supply current perchannel. With –90dBc of\ntotal harmonic distortion (THD) atf=1MHz and a\nvery low noise of1.6 nV/√Hz, the THS4031 and\nTHS4032 aredesigned forapplications requiring low\ndistortion and lownoise such asbuffering analog-to-\ndigital converters.\nDevice Information(1)\nPART NUMBER PACKAGE BODY SIZE (NOM)\nTHS4031,\nTHS4032SOIC (8) 4.90 mm×3.91 mm\nMSOP-PowerPAD (8) 3.00 mm×3.00 mm\n(1)Forallavailable packages, see theorderable addendum at\ntheendofthedata sheet.\nHigh-Performance, Low-Noise Driver for16-Bit\nSAR ADCsVoltage Noise andCurrent Noise vsFrequency\n2THS4031 ,THS4032\nSLOS224I –JULY 1999 –REVISED MAY 2018 www.ti.com\nProduct Folder Links: THS4031 THS4032Submit Documentation Feedback Copyright ©1999 –2018, Texas Instruments IncorporatedTable ofContents\n1Features .................................................................. 1\n2Applications ........................................................... 1\n3Description ............................................................. 1\n4Revision History ..................................................... 2\n5PinConfiguration andFunctions ......................... 3\n6Specifications ......................................................... 4\n6.1 Absolute Maximum Ratings ..................................... 4\n6.2 ESD Ratings .............................................................. 4\n6.3 Recommended Operating Conditions ....................... 4\n6.4 Thermal Information: THS4031 ................................. 5\n6.5 Thermal Information: THS4032 ................................. 5\n6.6 Electrical Characteristics: RL=150Ω....................... 6\n6.7 Electrical Characteristics: RL=1kΩ......................... 8\n6.8 Typical Characteristics ............................................ 10\n6.9 Typical Characteristics ............................................ 11\n7Parameter Measurement Information ................ 19\n8Detailed Description ............................................ 20\n8.1 Overview ................................................................. 20\n8.2 Functional Block Diagrams ..................................... 20\n8.3 Feature Description ................................................. 218.4 Device Functional Modes ........................................ 24\n9Application andImplementation ........................ 25\n9.1 Application Information ............................................ 25\n9.2 Typical Application .................................................. 25\n10Power Supply Recommendations ..................... 28\n11Layout ................................................................... 28\n11.1 Layout Guidelines ................................................. 28\n11.2 Layout Example .................................................... 28\n11.3 General PowerPAD ™Design Considerations ......29\n12Device andDocumentation Support ................. 32\n12.1 Device Support .................................................... 32\n12.2 Documentation Support ........................................ 32\n12.3 Related Links ........................................................ 32\n12.4 Receiving Notification ofDocumentation Updates 32\n12.5 Community Resources .......................................... 32\n12.6 Trademarks ........................................................... 33\n12.7 Electrostatic Discharge Caution ............................ 33\n12.8 Glossary ................................................................ 33\n13Mechanical, Packaging, andOrderable\nInformation ........................................................... 33\n4Revision History\nNOTE: Page numbers forprevious revisions may differ from page numbers inthecurrent version.\nChanges from Revision H(March 2016) toRevision I Page\n•Deleted Available Options table (POA information) ............................................................................................................... 3\n•Corrected mathematical symbols inside square root symbol ofEquation 1......................................................................... 21\nChanges from Revision G(March 2010) toRevision H Page\n•Added ESD Ratings table, Feature Description section, Device Functional Modes ,Application andImplementation\nsection, Power Supply Recommendations section, Layout section, Device andDocumentation Support section, and\nMechanical, Packaging, andOrderable Information section. ................................................................................................. 1\n•Removed obselete JGandFKpackages .............................................................................................................................. 1\n•Deleted Lead temperature rowforJGpackage andcase temperature rowforFKpackage from Absolute Maximum\nRatings ................................................................................................................................................................................... 4\n•Changed Thermal Information tables ..................................................................................................................................... 5\n•Removed thegraphs intheGeneral PowerPAD ™Design Considerations section ........................................................... 29\n•Moved theinformation intheRelated Devices table totheDevelopment Support section ................................................ 32\nChanges from Revision F(September 2008) toRevision G Page\n•Changed units forinput voltage noise parameter (fullrange ofTAspecifications) from nA/√HztonV√Hz.......................... 8\nChanges from Revision E(June 2007) toRevision F Page\n•Deleted bullet point forStable inGain of2(–1)orgreater ................................................................................................... 1\n•Editorial changes toparagraph format ................................................................................................................................. 28\n1\n2\n3\n48\n7\n6\n51OUT\n1IN−\n1IN+\n−VCCVCC+\n2OUT\n2IN−\n2IN+\nCross-Section View Showing\nPowerPAD™ Option (DGN)\n1\n2\n3\n48\n7\n6\n5NULL\nINí\nIN+\nVCCíNULL\nVCC+\nOUT\nNC\n3THS4031 ,THS4032\nwww.ti.com SLOS224I –JULY 1999 –REVISED MAY 2018\nProduct Folder Links: THS4031 THS4032Submit Documentation Feedback Copyright ©1999 –2018, Texas Instruments Incorporated5PinConfiguration andFunctions\nTHS4031 DorDGN Package\n8-Pin SOIC orHVSSOP\nTopView\nNC-Nointernal connection\nPinFunctions: THS4031\nPIN\nI/O DESCRIPTION\nNAME NO.\nIN– 2 I Inverting input\nIN+ 3 I Noninverting input\nNC 5 — Noconnection\nNULL 1,8 I Voltage offset adjust\nOUT 6 O Output ofamplifier\nVCC+ 7 — Positive power supply\nVCC– 4 — Negative power supply\nTHS4032 DorDGN Package\n8-Pin SOIC orHVSSOP\nTopView\nPinFunctions: THS4032\nPIN\nI/O DESCRIPTION\nNAME NO.\n1OUT 1 O Channel 1output\n1IN– 2 I Channel 1inverting input\n1IN+ 3 I Channel 1noninverting input\n2IN+ 5 I Channel 2noninverting input\n2IN– 6 I Channel 2inverting input\n2OUT 7 O Channel 2output\nVCC+ 8 — Positive power supply\n–VCC 4 — Negative power supply\n4THS4031 ,THS4032\nSLOS224I –JULY 1999 –REVISED MAY 2018 www.ti.com\nProduct Folder Links: THS4031 THS4032Submit Documentation Feedback Copyright ©1999 –2018, Texas Instruments Incorporated(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage tothedevice. These arestress ratings\nonly, which donotimply functional operation ofthedevice atthese oranyother conditions beyond those indicated under Recommended\nOperating Conditions .Exposure toabsolute-maximum-rated conditions forextended periods may affect device reliability.\n(2) The maximum junction temperature forcontinuous operation islimited bypackage constraints. Operation above thistemperature may\nresult inreduced reliability and/or lifetime ofthedevice. Does notapply totheJGpackage orFKpackage.6Specifications\n6.1 Absolute Maximum Ratings\nOver operating free-air temperature range (unless otherwise noted).(1)\nMIN MAX UNIT\nSupply voltage, VCC+toVCC–,VCC 33 V\nInput voltage, VI ±VCC\nOutput current, IO 150 mA\nDifferential input voltage, VIO ±4 V\nContinuous total power dissipationSee General PowerPAD ™Design\nConsiderations\nOperating free-air temperature, TAC-suffix 0 70\n°C I-suffix –40 85\nM-suffix –55 125\nMaximum junction temperature (any condition), TJ 150 °C\nMaximum junction temperature, continuous operation, long term reliability(2)130 °C\nLead temperature 1,6mm(1/16 inch) from case for10seconds 300 °C\nStorage temperature, Tstg –65 150 °C\n(1) JEDEC document JEP155 states that500-V HBM allows safe manufacturing with astandard ESD control process.\n(2) JEDEC document JEP157 states that250-V CDM allows safe manufacturing with astandard ESD control process.6.2 ESD Ratings\nVALUE UNIT\nV(ESD)Electrostatic\ndischargeHuman-body model (HBM), perANSI/ESDA/JEDEC JS-001(1)±1000\nV\nCharged-device model (CDM), perJEDEC specification JESD22-C101(2)±1000\n6.3 Recommended Operating Conditions\nMIN NOM MAX UNIT\nVCC+andVCC–Supply voltageDual-supply ±4.5 ±15 ±16\nV\nSingle-supply 9 30 32\nTAOperating free-air\ntemperatureC-suffix 0 25 70\n°C I-suffix –40 25 85\nM-suffix –55 25 125\n5THS4031 ,THS4032\nwww.ti.com SLOS224I –JULY 1999 –REVISED MAY 2018\nProduct Folder Links: THS4031 THS4032Submit Documentation Feedback Copyright ©1999 –2018, Texas Instruments Incorporated(1) Formore information about traditional andnew thermal metrics, seetheSemiconductor andICPackage Thermal Metrics application\nreport.6.4 Thermal Information: THS4031\nTHERMAL METRIC(1)THS4031\nUNIT D(SOIC) DGN (HVSSOP)\n8PINS 8PINS\nRθJA Junction-to-ambient thermal resistance 128.9 61.6 °C/W\nRθJC(top) Junction-to-case (top) thermal resistance 80.9 53.9 °C/W\nRθJB Junction-to-board thermal resistance 69.2 43.2 °C/W\nψJT Junction-to-top characterization parameter 23.7 3.8 °C/W\nψJB Junction-to-board characterization parameter 68.8 42.9 °C/W\nRθJC(bot) Junction-to-case (bottom) thermal resistance N/A 14.5 °C/W\n(1) Formore information about traditional andnew thermal metrics, seetheSemiconductor andICPackage Thermal Metrics application\nreport.6.5 Thermal Information: THS4032\nTHERMAL METRIC(1)THS4032\nUNIT D(SOIC) DGN (HVSSOP)\n8PINS 8PINS\nRθJA Junction-to-ambient thermal resistance 121.2 56.5 °C/W\nRθJC(top) Junction-to-case (top) thermal resistance 72.8 48.4 °C/W\nRθJB Junction-to-board thermal resistance 61.4 37.7 °C/W\nψJT Junction-to-top characterization parameter 18.2 2.5 °C/W\nψJB Junction-to-board characterization parameter 61 37.5 °C/W\nRθJC(bot) Junction-to-case (bottom) thermal resistance N/A 9.9 °C/W\n6THS4031 ,THS4032\nSLOS224I –JULY 1999 –REVISED MAY 2018 www.ti.com\nProduct Folder Links: THS4031 THS4032Submit Documentation Feedback Copyright ©1999 –2018, Texas Instruments Incorporated(1) Fullrange =0°Cto70°CforTHS403xC and–40°Cto+85°CforTHS403xI suffix.\n(2) Fullpower bandwidth =slew rate /[√2πVOC(Peak) ].\n(3) Slew rate ismeasured from anoutput level range of25% to75%.6.6 Electrical Characteristics: RL=150Ω\natTA=25°C,VCC=±15V,andRL=150ΩfortheTHS403xC, THS403xI (unless otherwise noted)\nPARAMETER TEST CONDITIONS(1)MIN TYP MAX UNIT\nDYNAMIC PERFORMANCE\nBWSmall-signal bandwidth (–3\ndB)VCC=±15V\nGain =–1or2100\nMHz\nVCC=±5V\nGain =–1or290\nBandwidth for0.1-dB flatnessVCC=±15V\nGain =–1or250\nMHz\nVCC=±5V\nGain =–1or245\nFullpower bandwidth(2)VO(pp) =20V\nVCC=±15V\nRL=1kΩ2.3\nMHz\nVO(pp) =5V\nVCC=±5V\nRL=1kΩ7.2\nSR Slew rate(3)VCC=±15V\n20-V step, gain =–1100\nV/µs\nVCC=±5V\n5-Vstep, gain =–180\ntSSettling time to0.1%VCC=±15V\n5-Vstep, gain =–160\nns\nVCC=±5V\n2.5-V step, gain =–145\nSettling time to0.01%VCC=±15V\n5-Vstep, gain =–190\nns\nVCC=±5V\n2.5-V step, gain =–180\nNOISE AND DISTORTION PERFORMANCE\nTHD Total harmonic distortionTHS4031:\nVCC=±5Vor±15V,f=1\nMHz\nVO(pp) =2V,gain =2RL=150Ω –81\ndBcRL=1kΩ –96\nTHS4032:\nVCC=±5Vor±15V,f=1\nMHz\nVO(pp) =2V,gain =2RL=150Ω –72\nRL=1kΩ –90\nVn Input voltage noise VCC=±5Vor±15V,f>10kHz 1.6 nV/√Hz\nIn Input current noise VCC=±5Vor±15V,f>10kHz 1.2 pA/√Hz\nDifferential gain errorVCC=±15VGain =2\n40IREmodulation\nNTSC andPAL\n±100IREramp0.015%\nVCC=±5V 0.02%\nDifferential phase errorVCC=±15V 0.025\n°\nVCC=±5V 0.03\nChannel-to-channel crosstalk\n(THS4032 only)VCC=±5Vor±15V,f=1MHZ –61 dBc\nDCPERFORMANCE\nOpen loop gainVCC=±15V\nRL=1kΩ\nVO=±10VTA=25°C 93 98\ndBTA=Fullrange 92\nVCC=±5V\nRL=1kΩ\nVO=±2.5VTA=25°C 90 95\nTA=Fullrange 89\n7THS4031 ,THS4032\nwww.ti.com SLOS224I –JULY 1999 –REVISED MAY 2018\nProduct Folder Links: THS4031 THS4032Submit Documentation Feedback Copyright ©1999 –2018, Texas Instruments IncorporatedElectrical Characteristics: RL=150Ω(continued)\natTA=25°C,VCC=±15V,andRL=150ΩfortheTHS403xC, THS403xI (unless otherwise noted)\nPARAMETER TEST CONDITIONS(1)MIN TYP MAX UNIT\n(4) Observe power dissipation ratings tokeep thejunction temperature below theabsolute maximum rating when theoutput isheavily\nloaded orshorted. See theAbsolute Maximum Ratings inthisdata sheet formore information.VOS Input offset voltage VCC=±5Vor±15VTA=25°C 30 250\nnA\nTA=Fullrange 400\nOffset voltage driftVCC=±5Vor±15V\nTA=Fullrange2 µV/°C\nInput offset current driftVCC=±5Vor±15V\nTA=Fullrange0.2 nA/°C\nINPUT CHARACTERISTICS\nVICRCommon-mode input voltage\nrangeVCC=±15V ±13.5 ±14\nV\nVCC=±5V ±3.8 ±4\nCMRR Common-mode rejection ratioVCC=±15V\nVICR=±12.VTA=25°C 85 95\ndBTA=Fullrange 80\nVCC=±5V\nVICR=±2.5VTA=25°C 90 100\nTA=Fullrange 85\nri Input resistance 2 MΩ\nCi Input capacitance 1.5 pF\nOUTPUT CHARACTERISTICS\nVO Output voltage swingVCC=±15V\nRL=1kΩ±13 ±13.6\nVVCC=±5V ±3.4 ±3.8\nVCC=±15V,RL=150Ω ±12 ±12.9\nVCC=±5V,RL=250Ω ±3 ±3.5\nIO Output current(4)VCC=±15V\nRL=20Ω60 90\nmA\nVCC=±5V 50 70\nISC Short-circuit current(4)VCC=±15V 150 mA\nRO Output resistance Open loop 13 Ω\nPOWER SUPPLY\nVCCSupply voltage operating\nrangeDual supply ±4.5 ±16.5\nV\nSingle supply 9 33\nICCSupply current (each\namplifier)VCC=±15VTA=25°C 8.5 10\nmATA=Fullrange 11\nVCC=±5VTA=25°C 7.5 9\nTA=Fullrange 10.5\nPSRR Power-supply rejection ratio VCC=±5Vor±15VTA=25°C 85 95\ndB\nTA=Fullrange 80\n8THS4031 ,THS4032\nSLOS224I –JULY 1999 –REVISED MAY 2018 www.ti.com\nProduct Folder Links: THS4031 THS4032Submit Documentation Feedback Copyright ©1999 –2018, Texas Instruments Incorporated(1) Fullrange =0°Cto70°CforTHS403xC and–40°Cto+85°CforTHS403xI suffix.\n(2) This parameter isnottested.\n(3) Fullpower bandwidth =slew rate /[√2πVOC(Peak) ].6.7 Electrical Characteristics: RL=1kΩ\nover operating free-air temperature range (unless otherwise noted)\nPARAMETER TEST CONDITIONS(1)MIN TYP MAX UNIT\nDYNAMIC PERFORMANCE\nBWUnity-gain bandwidthVCC=±15V,closed loop\nRL=1kΩ100(2)120 MHz\nSmall-signal bandwidth\n(–3dB)VCC=±15V\nGain =–1or2100\nMHz\nVCC=±5V\nGain =–1or290\nBandwidth for0.1-dB flatnessVCC=±15V\nGain =–1or250\nMHz\nVCC=±5V\nGain =–1or245\nFullpower bandwidth(3)VO(pp) =20V\nVCC=±15V\nRL=1kΩ2.3\nMHz\nVO(pp) =5V\nVCC=±5V\nRL=1kΩ7.1\nSR Slew rate VCC=±15VRL=1kΩ 80(2)100 V/µs\ntSSettling time to0.1%VCC=±15V\n5-Vstep, gain =–160\nns\nVCC=±5V\n2.5-V step, gain =–145\nSettling time to0.01%VCC=±15V\n5-Vstep, gain =–190\nns\nVCC=±5V\n2.5-V step, gain =–180\nNOISE AND DISTORTION PERFORMANCE\nTHD Total harmonic distortionVCC=±5Vor±15V\nf=1MHz, gain =2\nVO(pp) =2V\nTA=25°CRL=150Ω –81\ndBc\nRL=1kΩ 96\nVn Input voltage noiseVCC=±5Vor±15V\nTA=25°C\nf>10kHz, RL=150Ω1.6 nV/√Hz\nIn Input current noiseVCC=±5Vor±15V\nTA=25°C,f>10kHz, RL=150Ω1.2 pA/√Hz\nDifferential gain errorGain =2,40IREmodulation,\nTA=25°C,NTSC andPAL,\n±100IREramp, RL=150ΩVCC=±5V 0.015%\nVCC=±15V 0.02%\nDifferential phase errorVCC=±5V 0.025\n°\nVCC=±15V 0.03\nDCPERFORMANCE\nOpen loop gainVCC=±15V,RL=1kΩ,VO=\n±10VTA=25°C 93 98\ndBTA=Fullrange 92\nVCC=±15V,RL=1kΩ,VO=\n±2.5VTA=25°C 92 95\nTA=Fullrange 91\nVOS Input offset voltage VCC=±5Vor±15VTA=25°C 0.5 2\nmV\nTA=Fullrange 3\nIIB Input bias current VCC=±5Vor±15VTA=25°C 3 6\nµA\nTA=Fullrange 8\n9THS4031 ,THS4032\nwww.ti.com SLOS224I –JULY 1999 –REVISED MAY 2018\nProduct Folder Links: THS4031 THS4032Submit Documentation Feedback Copyright ©1999 –2018, Texas Instruments IncorporatedElectrical Characteristics: RL=1kΩ(continued)\nover operating free-air temperature range (unless otherwise noted)\nPARAMETER TEST CONDITIONS(1)MIN TYP MAX UNIT\n(4) Observe power dissipation ratings tokeep thejunction temperature below theabsolute maximum rating when theoutput isheavily\nloaded orshorted. See theAbsolute Maximum Ratings inthisdata sheet formore information.IOS Input offset current VCC=±5Vor±15VTA=25°C 30 250\nnA\nTA=Fullrange 400\nOffset voltage drift VCC=±5Vor±15V,TA=fullrange 2 µV/°C\nInput offset current drift VCC=±5Vor±15V,TA=fullrange 0.2 nA/°C\nINPUT CHARACTERISTICS\nVICRCommon-mode input voltage\nrangeVCC=±15V ±13.5 ±14.3\nV\nVCC=±5V ±3.8 ±4.3\nCMRR Common-mode rejection ratioVCC=±15V,VICR=±12VTA=25°C 85 95\ndBTA=Fullrange 80\nVCC=±5V,VICR=±2.5VTA=25°C 90 100\nTA=Fullrange 85\nri Input resistance 2 MΩ\nCd Input capacitance 1.5 pF\nOUTPUT CHARACTERISTICS\nVO Output voltage swingVCC=±15V,RL=1kΩ ±13 ±13.6\nVVCC=±5V,RL=1kΩ ±3.4 ±3.8\nVCC=±15V,RL=150Ω ±12 ±12.9\nVCC=±5V,RL=250Ω ±3 ±3.5\nIO Output current(4)VCC=±15V,RL=20Ω 60 90\nmA\nVCC=±5V,RL=20Ω 50 70\nISC Short-circuit current(4)VCC=±15V 150 mA\nRO Output resistance Open loop 13 Ω\nPOWER SUPPLY\nVCC Supply voltage operating rangeDual supply ±4.5 ±16.5\nV\nSingle supply 9 33\nICC Supply current (each amplifier)VCC=±15VTA=25°C 8.5 10\nmATA=Fullrange 11\nVCC=±5VTA=25°C 7.5 9\nTA=Fullrange 10\nPSRR Power supply rejection ratio VCC=±5Vor±15VTA=25°C 85 95\ndB\nTA=Fullrange 80\n10THS4031 ,THS4032\nSLOS224I –JULY 1999 –REVISED MAY 2018 www.ti.com\nProduct Folder Links: THS4031 THS4032Submit Documentation Feedback Copyright ©1999 –2018, Texas Instruments Incorporated6.8 Typical Characteristics\nTable 1.Table ofGraphs\nFIGURE\nInput Offset Voltage DistributionFigure 1,\nFigure 2\nInput Offset Voltage vsFree-Air Temperature Figure 3\nInput Bias Current vsFree-Air Temperature Figure 4\nOutput Voltage Swing vsSupply Voltage Figure 5\nMaximum Output Voltage Swing vsFree-Air Temperature Figure 6\nMaximum Output Current vsFree-Air Temperature Figure 7\nSupply Current vsFree-Air Temperature Figure 8\nCommon-Mode Input Voltage vsSupply Voltage Figure 9\nClosed-Loop Output Impedance vsFrequency Figure 10\nOpen-Loop Gain andPhase Response vsFrequency Figure 11\nPower-Supply Rejection Ratio vsFrequency Figure 12\nCommon-Mode Rejection Ratio vsFrequency Figure 13\nCrosstalk vsFrequency Figure 14\nHarmonic Distortion vsFrequencyFigure 15,\nFigure 16\nHarmonic Distortion vsPeak-to-Peak Output VoltageFigure 17,\nFigure 18\nSlew Rate vsFree-Air Temperature Figure 19\n0.1% Settling Time vsOutput Voltage Step Size Figure 20\nSmall-Signal Frequency Response with Varying Feedback Resistance Gain =1,VCC=±15V,RL=1kΩ Figure 21\nFrequency Response with Varying Output Voltage Swing Gain =1,VCC=±15V,RL=1kΩ Figure 22\nSmall-Signal Frequency Response with Varying Feedback Resistance Gain =1,VCC=±15V,RL=150kΩ Figure 23\nFrequency Response with Varying Output Voltage Swing Gain =1,VCC=±15V,RL=150kΩ Figure 24\nSmall-Signal Frequency Response with Varying Feedback Resistance Gain =1,VCC=±5V,RL=1kΩ Figure 25\nFrequency Response with Varying Output Voltage Swing Gain =1,VCC=±5V,RL=1kΩ Figure 26\nSmall-Signal Frequency Response with Varying Feedback Resistance Gain =1,VCC=±5V,RL=150kΩ Figure 27\nFrequency Response with Varying Output Voltage Swing Gain =1,VCC=±5V,RL=150kΩ Figure 28\nSmall-Signal Frequency Response with Varying Feedback Resistance Gain =2,VCC=±5V,RL=150kΩ Figure 29\nSmall-Signal Frequency Response with Varying Feedback Resistance Gain =2,VCC=±5V,RL=150kΩ Figure 30\nSmall-Signal Frequency Response with Varying Feedback Resistance Gain =–1,VCC=±15V,RL=150kΩ Figure 31\nFrequency Response with Varying Output Voltage Swing Gain =–1,VCC=±5V,RL=150kΩ Figure 32\nSmall-Signal Frequency Response Gain =5,VCC=±15V,±5V Figure 33\nOutput Amplitude vsFrequency, Gain =2,VS=±15V Figure 34\nOutput Amplitude vsFrequency, Gain =2,VS=±5V Figure 35\nOutput Amplitude vsFrequency, Gain =–1,VS=±15V Figure 36\nOutput Amplitude vsFrequency, Gain =–1,VS=±5V Figure 37\nDifferential Phase vsNumber of150-ΩLoadsFigure 38,\nFigure 39\nDifferential Gain vsNumber of150-ΩLoadsFigure 40,\nFigure 41\n1-VStep Response vsTimeFigure 42,\nFigure 43\n4-VStep Response vsTime Figure 44\n20-V Step Response vsTime Figure 45\nRL=□1□K Ω\nRL=□150 ΩTA=□25 /c176C\n8\n6\n4\n2\n5 7 9 11–Output□Voltage□Swing –101214\n13 15\n/c177VCC– Supply□V oltage – /c177VVO\n||/c177V\n12\n4.5\n3.5\n2.5\n−40 −20 0 20 40− Maximum Output V oltage Swing −1313.514\n60 80 10012.5\n4\n3VCC = ± 5 V\nRL = 150 WVCC = ± 5 V\nRL = 1 kW\nTA − Free-Air T emperature − °CVCC = ± 15 V\nRL = 1 kW\nVCC = ± 15 V\nRL = 250 W±V VOM\n2.90\n2.85\n2.80\n2.70\n−40 −20 0 20 40− Input Bias Current − 33.053.10\n60 80 1002.95\n2.75\nTA − Free-Air T emperature − °CIIBVCC = ± 15 V\nVCC = ± 5 VAm\nVCC = ± 5 V\nVCC = ± 15 V−0.45\n−0.5\n−0.55\n−0.6\n−40 −20 0 20− Input Offset V oltage − mV−0.4−0.35−0.3\n40 1006080\nTA − Free-Air T emperature − °CVIO\n15\n12.5\n7.5\n0\n−2 −1.6 −1.2 −0.8 −0.4 0Percentage of Amplifiers − %17.52022.5\n0.4 0.8 1.22.5\nVIO − Input Offset V oltage − mVVCC =/charBnZrBnZrBnZrBnZrBnZrBnZrBnZrBnZr±/charBnZrBnZrBnZrBnZrBnZrBnZrBnZrBnZr5 V250 Samples\n3 Wafer Lots\nTA = 25°C\n10\n5\n8\n6\n4\n0\n−2 −1.6 −1.2 −0.8 −0.4 0Percentage of Amplifiers − %101214\n0.4 0.8 1.22\nVIO − Input Offset V oltage − mVVCC =/charBnZrBnZrBnZrBnZrBnZrBnZrBnZrBnZr±/charBnZrBnZrBnZrBnZrBnZrBnZrBnZrBnZr15 V250 Samples\n3 Wafer Lots\nTA = 25°C\n11THS4031 ,THS4032\nwww.ti.com SLOS224I –JULY 1999 –REVISED MAY 2018\nProduct Folder Links: THS4031 THS4032Submit Documentation Feedback Copyright ©1999 –2018, Texas Instruments Incorporated6.9 Typical Characteristics\nFigure 1.Input Offset Voltage Distribution Figure 2.Input Offset Voltage Distribution\nFigure 3.Input Offset Voltage vsFree-Air Temperature Figure 4.Input Bias Current vsFree-Air Temperature\nFigure 5.Output Voltage Swing vsSupply Voltage Figure 6.Maximum Output Voltage Swing vsFree-Air\nTemperature\n40\n20\n0\n−20\n1001 k10 k100 k1 MOpen-Loop Gain − dB6080\nf − Frequency − Hz100\n10 M100 M1 GGain\nPhaseVCC = ±/charBnZrBnZrBnZrBnZrBnZrBnZrBnZrBnZr15 V\nRL = 150 Ω\nPhase Response0°\n−45°\n−90°45°\n−135°\n−180°\n−225°\nTHS4032 − V CC+\nTHS4031 − V CC+\nTHS4031 − V CC−\nTHS4032 − V CC−\nVCC = ± 15 V and ± 5 V60\n40\n20\n0\n10 100 1 k10 k100 kPSRR − Power-Supply Rejection Ratio − dB80100\nf − Frequency − Hz120\n1 M10 M100 M\n9\n7\n5\n3\n5 7 9 11− Common-Mode Input −111315\n13 15VIC±V\n± VCC − Supply V oltage −/charBnZrBnZrBnZrBnZrBnZrBnZrBnZrBnZr± VTA = 25°C\n1\n0.1\n0.01\n100 k  1 M− Closed-Loop Output Impedance −10\nf − Frequency − Hz100\n100 M 500 M 10 MZO ΩGain = 1\nRF = 1 kΩ\nPI = + 3 dBm\nVO\n+−\n50 Ω1 kΩ\n1 kΩ\nVI\nTHS403x\n(VO\nVI=1000\nZo) − 1\n80\n70\n60\n50\n−40 −20 0 20 40− Maximum Output Current − mA90100110\n60 80 100\nTA − Free-Air T emperature − /charBnZrBnZrBnZrBnZrBnZrBnZrBnZrBnZr°CIO VCC = ± 15 V\nSource Current\nVCC = ± 15 V\nSink Current VCC = ± 5 V\nSink Current\nVCC = ± 5 V\nSource CurrentRL = 20 Ω\n8\n7\n6\n5\n−40 −20 0 20 40− Supply Current − mA91011\n60 80 100\nTA − Free-Air T emperature − °CICCVCC = ± 15 V\nVCC = ± 5 VVCC = ± 10 VEach Amplifier\n12THS4031 ,THS4032\nSLOS224I –JULY 1999 –REVISED MAY 2018 www.ti.com\nProduct Folder Links: THS4031 THS4032Submit Documentation Feedback Copyright ©1999 –2018, Texas Instruments IncorporatedTypical Characteristics (continued)\nFigure 7.Maximum Output Current vsFree-Air Temperature Figure 8.Supply Current vsFree-Air Temperature\nFigure 9.Common-Mode Input Voltage vsSupply Voltage Figure 10.Closed-Loop Output Impedance vsFrequency\nFigure 11.Open-Loop Gain andPhase Response Figure 12.Power-Supply Rejection Ratio vsFrequency\nTHS4032\nSecond Harmonic\nVCC = ± 15 V\nGain = 5\nRF = 300 W\nRL  = 1 kW\nf = 1 MHzTHS4031 and THS4032\nThird Harmonics\nTHS4031\nSecond Harmonic−80\n−90\n−100\n−110\n0 2 4 6 8 10 12Harmonic Distortion − dBc−70−60−50\n14 16 18 20\nVO(PP) − Peak-to-Peak Output V oltage − V\nTHS4032\nSecond HarmonicVCC = ± 15 V\nGain = 5\nRF = 300 W\nRL = 150 W\nf = 1 MHz\nTHS4031 and THS4032\nThird HarmonicsTHS4031\nSecond Harmonic−80\n−90\n−100\n−110\n0 2 4 6 8 10 12Harmonic Distortion − dBc−70−60−50\n14 16 18 20\nVO(PP) − Peak-to-Peak Output V oltage − V−40−30−20−10\n−70\n−80\n−100\n−110\n100 k 1 MHarmonic Distortion − dBc−60−50\nf − Frequency − Hz−40\n10 M−90THS4031\nSecond Harmonic\nTHS4032\nSecond HarmonicVCC = ± 15 V and ± 5 V\nGain = 2\nRF = 300 W\nRL = 1 kW\nVO(PP) = 2 V\nTHS4031 and THS4032\nThird Harmonics\n−70\n−80\n−100\n−110\n100 k 1 MHarmonic Distortion − dBc−60−50\nf − Frequency − Hz−40\n10 M−90THS4032\nSecond HarmonicVCC = ± 15 V and ± 5 V\nGain = 2\nRF = 300 W\nRL  = 150 W\nVO(PP) = 2 V\nTHS4031 and THS4032\nThird HarmonicsTHS4031\nSecond Harmonic\n_\n+1 kW1 kW\n1 kW1 kWRL\n150 WVO VI60\n40\n20\n0\n10 100 1 k10 k100 kCMRR − Common-Mode Rejection Ratio − dB80100\nf − Frequency − Hz120\n1 M10 M100 MVCC = ± 15 VVCC = ± 5 V\nInput = CH 2\nOutput = CH 1\nInput = CH 1\nOutput = CH 2VCC = ± 15 V\nPI = 0 dBm\nSee Figure 3\n−30\n−60\n−70\n−90\n100 k 1 M 10 MCrosstalk − dB−20−10\nf − Frequency − Hz0\n100 M 500 M−40\n−50\n−80\n13THS4031 ,THS4032\nwww.ti.com SLOS224I –JULY 1999 –REVISED MAY 2018\nProduct Folder Links: THS4031 THS4032Submit Documentation Feedback Copyright ©1999 –2018, Texas Instruments IncorporatedTypical Characteristics (continued)\nFigure 13.Common-Mode Rejection Ratio vsFrequency Figure 14.THS4032 Crosstalk vsFrequency\nFigure 15.Harmonic Distortion vsFrequency Figure 16.Harmonic Distortion vsFrequency\nFigure 17.Harmonic Distortion vsPeak-to-Peak Output\nVoltageFigure 18.Harmonic Distortion vsPeak-to-Peak Output\nVoltage\n−7−6−5−4−3−2−1012\n100□k 1□M 10□M 100□M 500□MOutputAmplitude − dB\nf − Frequency − HzR =□200F/c87\nR =□50F/c87R =□100F/c87\nR =□0F/c87V = 15□V,\nR =□150 ,\nV =□200□mV,\nGain□=□1CC\nL\nO(PP)±\n/c87\n−6−5−4−3−2−10123\n100 k 1 M 10 M 100 M 500 MVO = 0.1 V (PP)Output Amplitude (Large Signal) − dBVCC = /C004315 V,\nRL = 150 /C0087,\nGain = 1,\nRF = 0 /C0087\nf − Frequency − HzVO = 0.2 V (PP)\nVO = 0.4 V (PP)\nVO = 0.8 V (PP)\nVO = 1.6 V (PP)\n−7−6−5−4−3−2−1012\n100□k 1□M 10□M 100□M 500□MOutputAmplitude − dB\nf − Frequency − HzR =□200F/c87\nR =□50F/c87R =□100F/c87\nR =□0F/c87V = 15□V,\nR =□150 ,\nV =□200□mV,\nGain□=□1CC\nL\nO(PP)±\n/c87\n−6−5−4−3−2−10123\n100 k 1 M 10 M 100 M 500 MVO = 0.1 V (PP)\nVO = 0.2 V (PP)\nVO = 0.4 V (PP)\nVO = 0.8 V (PP)\nVO = 1.6 V (PP)VCC = /C004315 V,\nRL = 1 k/C0087,\nGain = 1,\nRF = 0 /C0087\nf − Frequency − HzOutput Amplitude (Large Signal) − dB\n90\n80\n60\n50\n−40 −20 0 20 40SR − Slew Rate − 100110120\n60 80 10070smV/\nTA − Free-Air T emperature − °CGain = −1\nRL = 150 W\nVcc = ± 15 V\nStep = 20 V\nVcc = ± 5 V\nStep = 4 V\n40\n30\n20\n0\n1 2 3− 0.1% Settling T ime − ns607080\n4 550\n10\nVO − Output V oltage Step Size − VtsVCC = ± 5 V\nVCC = ± 15 VGain = −1\nRF = 430 W\n14THS4031 ,THS4032\nSLOS224I –JULY 1999 –REVISED MAY 2018 www.ti.com\nProduct Folder Links: THS4031 THS4032Submit Documentation Feedback Copyright ©1999 –2018, Texas Instruments IncorporatedTypical Characteristics (continued)\nFigure 19.Slew Rate vsFree-Air temperature Figure 20.0.1% Settling Time vsOutput Voltage Step Size\nFigure 21.Small Signal Frequency Response With Varying\nFeedback ResistanceFigure 22.Frequency Response With Varying Output\nVoltage Swing\nFigure 23.Small Signal Frequency Response With Varying\nFeedback ResistanceFigure 24.Frequency Response With Varying Output\nVoltage Swing\n3\n2\n1\n−1\n100 k 1 M 10 MOutput Amplitude − dB57\nf − Frequency − Hz8\n100 M 500 M6\n4\n0VCC = ±/charBnZrBnZrBnZrBnZrBnZrBnZrBnZrBnZr5 V\nGain = 2\nRL = 150 Ω\nVO(PP) = 0.4 VRF = 1 kΩ\nRF = 300 Ω\nRF = 100 Ω\nR =□300F/c87R =□1□kF/c87\nR =□100F/c87\nV = 15□V\nGain□=□2\nR =□150\nV =□0.4□VCC\nL\nO(PP)±\n/c87\n−6−5−4−3−2−10123\n100 k 1 M 10 M 100 M 500 MVO = 0.1 V (PP)VCC = /C0043 5 V,\nRL = 150 /C0087,\nGain = 1,\nRF = 0 /C0087\nf − Frequency − HzVO = 0.2 V (PP)\nVO = 0.4 V (PP)\nVO = 0.8 V (PP)\nVO = 1.6 V (PP)Output Amplitude (Large Signal) − dB\nV = 5□V,\nR =□150 ,\nV =□200□mV\nGain□=□1CC\nL\nO(PP)±\n/c87 R =□200F/c87\nR =□100F/c87\nR =□50F/c87\nR =□0F/c87\nV = 5□V,\nR =□1□k ,\nV =□200□mV\nGain□=□1CC\nL\nO(PP)±\n/c87R =□200F/c87\nR =□100F/c87\nR =□50F/c87\nR =□0F/c87\n−6−5−4−3−2−10123\n100 k 1 M 10 M 100 M 500 MVO = 0.1 V (PP)VCC = /C0043 5 V,\nRL = 1 k/C0087,\nGain = 1,\nRF = 0 /C0087\nf − Frequency − HzVO = 0.2 V (PP)\nVO = 0.4 V (PP)\nVO = 0.8 V (PP)\nVO = 1.6 V (PP)Output Amplitude (Large Signal) − dB\n15THS4031 ,THS4032\nwww.ti.com SLOS224I –JULY 1999 –REVISED MAY 2018\nProduct Folder Links: THS4031 THS4032Submit Documentation Feedback Copyright ©1999 –2018, Texas Instruments IncorporatedTypical Characteristics (continued)\nFigure 25.Small Signal Frequency Response With Varying\nFeedback ResistanceFigure 26.Frequency Response With Varying Output\nVoltage Swing\nFigure 27.Small Signal Frequency Response With Varying\nFeedback ResistanceFigure 28.Frequency Response With Varying Output\nVoltage Swing\nFigure 29.Small-Signal Frequency Response With Varying\nFeedback ResistanceFigure 30.Small-Signal Frequency Response With Varying\nFeedback Resistance\n−24−21−18−15−12−9−6−303\n100□k 1□M 10□M 100□M 500□M\nf − Frequency − HzV Output□Voltage□Level dBvO− −VCC= 5 V\nGain□=□2\nRF=□300 /c87\nRL=□150 /c87\nV 0.25□V□RMSI=\nV 125□mV□RMSI=\nV 62.5□mV□RMSI=V 0.5□V□RMSI=\n18\n−21\n−24\n−30\n100 k 1 M 10 M− Output V oltage Level − dBV−12−6\nf − Frequency − Hz−3\n100 M 500 M−9\n−15\n−27VCC = ±/charBnZrBnZrBnZrBnZrBnZrBnZrBnZrBnZr15 V\nGain = −1\nRF = 430 Ω\nRL = 150 ΩVI = 0.5 V RMS\nVI = 0.25 V RMS\nVI = 125 mV RMS\nVI = 62.5 mV RMSVO\n10\n6\n4\n0\n100 k 1 M 10 MOutput Amplitude − dB1214\nf − Frequency − Hz16\n100 M 500 M8\n2VCC =/charBnZrBnZrBnZrBnZrBnZrBnZrBnZrBnZr±/charBnZrBnZrBnZrBnZrBnZrBnZrBnZrBnZr15 V\nVCC =/charBnZrBnZrBnZrBnZrBnZrBnZrBnZrBnZr± 5 V\nGain = 5\nRF = 3.9 kΩ\nRL = 150 Ω\nVO(PP) = 0.4 V\n−12\n−15\n−18\n−24\n100 k 1 M 10 M− Output V oltage Level − dBV−60\nf − Frequency − Hz3\n100 M 500 M−3\n−9\n−21VCC = ±/charBnZrBnZrBnZrBnZrBnZrBnZrBnZrBnZr15 V\nGain = 2\nRF = 300 Ω\nRL= 150 ΩVI = 0.5 V RMS\nVI = 0.25 V RMS\nVI = 125 mV RMS\nVI = 62.5 mV RMSVO\n−3\n−4\n−5\n−7\n100 k 1 M 10 MOutput Amplitude − dB−11\nf − Frequency − Hz2\n100 M 500 M0\n−2\n−6VCC = ±/charBnZrBnZrBnZrBnZrBnZrBnZrBnZrBnZr15 V\nGain = −1\nRL = 150 Ω\nVO(PP) = 0.4 VRF = 1 kΩ\nRF = 360 Ω\nRF = 100 Ω\n−3\n−4\n−5\n−7\n100 k 1 M 10 MOutput Amplitude − dB−11\nf − Frequency − Hz2\n100 M 500 M0\n−2\n−6VCC = ±/charBnZrBnZrBnZrBnZrBnZrBnZrBnZrBnZr5 V\nGain = −1\nRL = 150 Ω\nVO(PP) = 0.4 VRF = 1 kΩ\nRF = 360 Ω\nRF = 100 Ω\n16THS4031 ,THS4032\nSLOS224I –JULY 1999 –REVISED MAY 2018 www.ti.com\nProduct Folder Links: THS4031 THS4032Submit Documentation Feedback Copyright ©1999 –2018, Texas Instruments IncorporatedTypical Characteristics (continued)\nFigure 31.Small-Signal Frequency Response With Varying\nFeedback ResistanceFigure 32.Small-Signal Frequency Response With Varying\nFeedback Resistance\nFigure 33.Small-Signal Frequency Response Figure 34.Output Amplitude vsFrequency\nFigure 35.Output Amplitude vsFrequency Figure 36.Output Amplitude vsFrequency\nVCC =/charBnZrBnZrBnZrBnZrBnZrBnZrBnZrBnZr± 5 V\n1 2Differential Gain − %\n3 4Gain = 2\nRF = 680 Ω\n40 IRE-PAL Modulation\nWorst Case ±/charBnZrBnZrBnZrBnZrBnZrBnZrBnZrBnZr100 IRE Ramp\nVCC =/charBnZrBnZrBnZrBnZrBnZrBnZrBnZrBnZr± 15 V0.03\n0.025\n0.02\n0.15\n0.01\nNumber of 150- Ω Loads\n0\n−0.2\n−0.4\n−0.6− Output□Voltage − V0.20.40.6\nVOVCC=/c1775□V\nGain□=□2\nRF=□300 Ω\nRL=□150 Ω\nSee□Figure□4\nt□-□Time□-□200□ns/div\nVCC =/charBnZrBnZrBnZrBnZrBnZrBnZrBnZrBnZr± 5 V\n1 2Differential Phase\n3 4Gain = 2\nRF = 680 Ω\n40 IRE-PAL Modulation\nWorst Case ±/charBnZrBnZrBnZrBnZrBnZrBnZrBnZrBnZr100 IRE Ramp\nVCC =/charBnZrBnZrBnZrBnZrBnZrBnZrBnZrBnZr± 15 V0.25°\n0.2°\n0.15°\n0.1°\n0.05°\n0°\nNumber of 150- Ω Loads\nVCC =/charBnZrBnZrBnZrBnZrBnZrBnZrBnZrBnZr± 5 V\n1 2Differential Gain − %\n3 4Gain = 2\nRF = 680 Ω\n40 IRE-NTSC Modulation\nWorst Case ±/charBnZrBnZrBnZrBnZrBnZrBnZrBnZrBnZr100 IRE Ramp\nVCC =/charBnZrBnZrBnZrBnZrBnZrBnZrBnZrBnZr± 15 V0.025°\n0.02°\n0.015°\n0.01°\nNumber of 150- Ω Loads\nVCC =/charBnZrBnZrBnZrBnZrBnZrBnZrBnZrBnZr± 5 V\n1 2Differential Phase\n3 4Gain = 2\nRF = 680 Ω\n40 IRE-NTSC Modulation\nWorst Case ±/charBnZrBnZrBnZrBnZrBnZrBnZrBnZrBnZr100 IRE Ramp\nVCC =/charBnZrBnZrBnZrBnZrBnZrBnZrBnZrBnZr± 15 V0.2°\n0.15°\n0.1°\n0.05°\n0°\nNumber of 150- Ω Loads\n18\n−21\n−24\n−30\n100 k 1 M 10 M− Output V oltage Level − dBV−12−6\nf − Frequency − Hz−3\n100 M 500 M−9\n−15\n−27VCC = ±/charBnZrBnZrBnZrBnZrBnZrBnZrBnZrBnZr5 V\nGain = −1\nRF = 430 Ω\nRL = 150 ΩVI = 0.5 V RMS\nVI = 0.25 V RMS\nVI = 125 mV RMS\nVI = 62.5 mV RMSVO\n17THS4031 ,THS4032\nwww.ti.com SLOS224I –JULY 1999 –REVISED MAY 2018\nProduct Folder Links: THS4031 THS4032Submit Documentation Feedback Copyright ©1999 –2018, Texas Instruments IncorporatedTypical Characteristics (continued)\nFigure 37.Output Amplitude vsFrequency Figure 38.Differential Phase vsNumber of150-ΩLoads\nFigure 39.Differential Phase vsNumber of150-ΩLoads Figure 40.Differential Gain vsNumber of150-ΩLoads\nFigure 41.Differential Gain vsNumber of150-ΩLoads Figure 42.1-VStep Response\n0\n−5\n−10\n−15− Output□Voltage − V51015\nVORL=□1□k Ω\nRL=□150 ΩVCC=/c17715□V\nGain□=□2\nRF=□330 Ω\nSee□Figure□4\nOffset□For□Clarity\nt□-□Time□-□200□ns/div\n0\n−0.5\n−1.5\n−2.5− Output□Voltage − V1.522.5\nVOVCC=/c1775□V\nGain□= −1\nRF=□430 Ω\nRL=□150 Ω\nSee□Figure□51\n0.5\n−1\n−2\nt□-□Time□-□200□ns/div\n0\n−0.2\n−0.4\n−0.6− Output□Voltage − V0.20.40.6\nVOVCC=/c17715□V\nGain□=□2\nRF=□300 Ω\nRL=□150 Ω\nSee□Figure□4\nt□-□Time□-□200□ns/div\n18THS4031 ,THS4032\nSLOS224I –JULY 1999 –REVISED MAY 2018 www.ti.com\nProduct Folder Links: THS4031 THS4032Submit Documentation Feedback Copyright ©1999 –2018, Texas Instruments IncorporatedTypical Characteristics (continued)\nFigure 43.1-VStep Response Figure 44.4-VStep Response\nFigure 45.20-V Step Response\n_\n+Rg Rf\n50 Ω\nRLVOVI\n_\n+Rg Rf\n50 ΩRLVOVI\n_\n+330 Ω\n50 Ω150 ΩVO1VI1330 Ω\nCH1_\n+330 Ω\n50 Ω150 ΩVO2VI2330 Ω\nCH2\n19THS4031 ,THS4032\nwww.ti.com SLOS224I –JULY 1999 –REVISED MAY 2018\nProduct Folder Links: THS4031 THS4032Submit Documentation Feedback Copyright ©1999 –2018, Texas Instruments Incorporated7Parameter Measurement Information\nFigure 46.THS4032 Crosstalk Test Circuit\nFigure 47.Step Response Test Circuit\nFigure 48.Step Response Test Circuit\nOUT8\n61\nIN−\nIN+2\n3Null\n−\n+\nIN+ \n  \nNULL (1) NULL (8)OUTVCC+\nVCC-(2)\n(3)\n(4)(6)\nIN-(7)\n20THS4031 ,THS4032\nSLOS224I –JULY 1999 –REVISED MAY 2018 www.ti.com\nProduct Folder Links: THS4031 THS4032Submit Documentation Feedback Copyright ©1999 –2018, Texas Instruments Incorporated8Detailed Description\n8.1 Overview\nThe THS403x isahigh-speed operational amplifier configured inavoltage feedback architecture. The family is\nbuilt using a30-V, dielectrically isolated, complementary bipolar process with NPN and PNP transistors that\npossess fTsofseveral GHz. This results inanexceptionally high-performance amplifier that features wide\nbandwidth, high slew rate, fastsettling time, andlowdistortion. Figure 49shows asimplified schematic.\nFigure 49.THS4031 Simplified Schematic\n8.2 Functional Block Diagrams\n\x0b \x0c \x0b \x0c \x0b \x0c\x0b \x0c \x0b \x0c2 2 2 \nni n S F G s F Ge e IN R IN R R 4kTR 4kTR R \x0e \x0eu \x0e \x10u \x0e \x0e\n_+\nRFRS\nRGeRgeRfeRs en\nIN+Noiseless\nIN−enieno\n1OUT1IN−\n1IN+VCC\n2OUT2IN−\n2IN+\n−VCC8\n612\n3\n57\n4−\n+\n−\n+\n21THS4031 ,THS4032\nwww.ti.com SLOS224I –JULY 1999 –REVISED MAY 2018\nProduct Folder Links: THS4031 THS4032Submit Documentation Feedback Copyright ©1999 –2018, Texas Instruments IncorporatedFunctional Block Diagrams (continued)\n8.3 Feature Description\n8.3.1 Noise Calculations andNoise Figure\nNoise cancause errors onsmall signals. This isespecially true when amplifying small signals. The noise model\nfortheTHS403x (shown inFigure 50)includes allofthenoise sources asfollows:\n•en=Amplifier internal voltage noise (nV/√Hz)\n•IN+=Noninverting current noise (pA/√Hz)\n•IN–=Inverting current noise (pA/√Hz)\n•eRx=Thermal voltage noise associated with each resistor (eRx=4kTR x)\nFigure 50.Noise Model\nThe total equivalent input noise density (eni)iscalculated byusing Equation 1:\nwhere:\n•k=Boltzmann\'s constant =1.380658 ×10–23\n•T=Temperature indegrees Kelvin (273+ °C)\n•RF||RG=Parallel resistance ofRFandRG (1)\nTocalculate theequivalent output noise oftheamplifier, multiply theequivalent input noise density (eni)bythe\noverall amplifier gain (AV)inEquation 2.\n_\n+\n150ΩVOVI\n50ΩCi− 300Ω7\n6\n2\n0\n100 k 1 M 10 MOutputAmplitude − dB89\nf − Frequency − Hz10\n100 M 500 M5\n4\n3\n1Ci−= 10 pF\nNo C i−\n(Stray C Only)VCC=±15 V\nGain = 2\nRF= 300 Ω\nRL= 150 Ω\nVO(PP) = 0.4 V\n300Ω\n_\n+360Ω\n150ΩVOVI\n56WCi−360Ω1\n0\n−4\n−6\n100 k 1 M 10 MOutputAmplitude − dB23\nf − Frequency − Hz4\n100 M 500 M−1\n−2\n−3\n−5Ci−= 10 pF\nNo C i−\n(Stray C Only)VCC=±15 V\nGain = −1\nRF= 360 Ω\nRL= 150 Ω\nVO(PP) = 0.4 V\n\x0b \x0cF\nno ni V ni\nGR\ne e A e 1 NoninvertingCaseR§ · \n  \x0e ¨ ¸ ¨ ¸ © ¹ \n22THS4031 ,THS4032\nSLOS224I –JULY 1999 –REVISED MAY 2018 www.ti.com\nProduct Folder Links: THS4031 THS4032Submit Documentation Feedback Copyright ©1999 –2018, Texas Instruments IncorporatedFeature Description (continued)\n(2)\nAstheprevious equations show, tokeep noise ataminimum, useresistors with asmall value. Astheclosed-\nloop gain increases (byreducing RG),theinput noise isreduced considerably because oftheparallel resistance\nterm. Asaresult, thegeneral conclusion isthat themost dominant noise sources arethesource resistor (RS)\nand theinternal amplifier noise voltage (en).Because noise issummed inaroot-mean-squares method, noise\nsources smaller than 25% ofthelargest noise source canbeeffectively ignored. This advantage cansimplify the\nformula andnoise calculations.\nFormore information onnoise analysis, seetheNoise Analysis forHigh-Speed OpAmps application note.\n8.3.2 Optimizing Frequency Response\nInternal frequency compensation oftheTHS403x was selected toprovide very wide bandwidth performance and\nstillmaintain avery low noise floor. Tomeet these performance requirements, theTHS403x must have a\nminimum gain of2(–1).Because everything isreferred tothenoninverting pinofanoperational amplifier, the\nnoise gain inaG=–1configuration isthesame asaG=2configuration.\nOne ofthekeys tomaintaining asmooth frequency response, andandasaresult, astable pulse response, isto\npayparticular attention totheinverting pin.Any stray capacitance atthisnode causes peaking inthefrequency\nresponse (see Figure 51andFigure 52).There aretwotechniques tominimize thiseffect. The firstistoremove\nany ground planes under theinverting pinoftheamplifier, including thetrace that connects tothisterminal.\nAdditionally, thelength ofthistrace must beminimized. The capacitance atthisnode causes alaginthevoltage\nfeedback duetothecharging anddischarging ofthestray capacitance. Ifthislagbecomes toolong, theamplifier\nisunable tocorrectly keep thenoninverting pinvoltage atthesame potential asthevoltage oftheinverting pin.\nPeaking andpossible oscillations canoccur ifthishappens.\nFigure 51.Output Amplitude vsFrequency Figure 52.Output Amplitude vsFrequency\nThe second precaution tohelp maintain asmooth frequency response istokeep thefeedback resistor (Rf)and\nthegain resistor (Rg)values low. These two resistors areinparallel when looking attheACsmall-signal\nresponse. But, asFigure 21through Figure 32show, aninsufficient value reduces thebandwidth oftheamplifier.\nTable 2shows some recommended feedback resistors tousewith theTHS403x.\n+_\nTHS403x\nCLOAD360 Ω\nInput\nOutput360 Ω\n20 Ω\n23THS4031 ,THS4032\nwww.ti.com SLOS224I –JULY 1999 –REVISED MAY 2018\nProduct Folder Links: THS4031 THS4032Submit Documentation Feedback Copyright ©1999 –2018, Texas Instruments IncorporatedTable 2.Recommended Feedback Resistors\nGAIN RfFOR VCC=±15VAND ±5V\n1 50Ω\n2 300Ω\n–1 360Ω\n5 3.3kΩ(low stray-c PCB only)\n8.3.3 Driving aCapacitive Load\nDriving capacitive loads with high-performance amplifiers isnotaproblem aslong ascertain precautions are\ntaken. The firstistorealize thattheTHS403x isinternally compensated tomaximize thebandwidth andslew-rate\nperformance. When theamplifier iscompensated inthis manner, capacitive loading directly ontheoutput\ndecreases thephase margin ofthedevice, which results inhigh-frequency ringing oroscillations. Therefore, for\ncapacitive loads ofgreater than 10pF,TIrecommends placing aresistor inseries with theoutput oftheamplifier,\nasFigure 53shows. Aminimum value of20Ωshould work well formost applications. Forexample, in75-Ω\ntransmission systems, setting theseries resistor value to75Ωisolates anycapacitance loading andprovides the\nproper lineimpedance matching atthesource end.\nFigure 53.Driving aCapacitive Load\n8.3.4 Offset Voltage\nThe output offset voltage (VOO)isthesum oftheinput offset voltage (VIO)andboth input bias currents (IIB)times\nthecorresponding gains. Figure 54shows aschematic and formula that can beused tocalculate theoutput\noffset voltage:\nFigure 54.Output Offset Voltage Model\n_+\nTHS4031\nVCC−VCC+\n10□kΩ0.1 F/c109\n0.1 F/c1097\n84\n123\nVI\nC2R2 R1C1\nRFRGR1 = R2 = R\nC1 = C2 = C\nQ = Peaking Factor\n(Butterworth Q = 0.707)\n(=1\nQ2 ±)RGRF_+\nf±3dB/C00431\n2/C0112RC\nVIVO\nC1+−RG RF\nR1\nf–3dB/C00431\n2/C0112R1C1\nVO\nVI/C0043/C04661/C0041RF\nRG/C0467/C04661\n1/C0041sR1C1/C0467\n24THS4031 ,THS4032\nSLOS224I –JULY 1999 –REVISED MAY 2018 www.ti.com\nProduct Folder Links: THS4031 THS4032Submit Documentation Feedback Copyright ©1999 –2018, Texas Instruments Incorporated8.3.5 General Configurations\nWhen receiving low-level signals, limiting thebandwidth oftheincoming signals intothesystem isoften required.\nThe simplest way toaccomplish this istoplace anRCfilter atthenoninverting pinoftheamplifier (see\nFigure 55).\nFigure 55.Single-Pole Low-Pass Filter\nIfeven more attenuation isrequired, amultiple-pole filter isrequired. The Sallen-Key filter canbeused forthis\ntask. For best results, theamplifier must have abandwidth that iseight to10times thefilter frequency\nbandwidth. Otherwise, phase shift oftheamplifier canoccur.\nFigure 56.Two-Pole Low-Pass Sallen-Key Filter\n8.4 Device Functional Modes\n8.4.1 Offset Nulling\nThe THS403x has low input offset voltage forahigh-speed amplifier. However, ifadditional correction is\nrequired, thedesigner canuseanoffset nulling function provided ontheTHS4031. Byplacing apotentiometer\nbetween pins 1and 8ofthedevice and tying thewiper tothenegative supply, theinput offset canbeadjusted.\nThis isshown inFigure 57.\nFigure 57.Offset Nulling Schematic\n+±\n     OPA250 \r+±\n  OPA150 \r\nBand-Pass\nFilter\n+±\n  OPA350 \r\n(R1)\n20 \r(R2)\n20 \rADS8411\n16-bit 2 MSPSTHS4031\nTHS4031THS4031300 \x9f\x034 Vpp\nDC2 VTS5A3159\n25THS4031 ,THS4032\nwww.ti.com SLOS224I –JULY 1999 –REVISED MAY 2018\nProduct Folder Links: THS4031 THS4032Submit Documentation Feedback Copyright ©1999 –2018, Texas Instruments Incorporated9Application andImplementation\nNOTE\nInformation inthe following applications sections isnot part ofthe TIcomponent\nspecification, and TIdoes notwarrant itsaccuracy orcompleteness. TI’scustomers are\nresponsible fordetermining suitability ofcomponents fortheir purposes. Customers should\nvalidate andtesttheir design implementation toconfirm system functionality.\n9.1 Application Information\nThis application report isintended asaguide forusing ananalog multiplexer tomultiplex several input signals to\nahigh-performance driver amplifier which subsequently drives asingle high-resolution, high-speed SAR analog-\nto-digital converter (ADC). This example uses theADS8411 and theTS5A3159 orTS5A3359 astheADC and\nthemultiplexer, respectively. This application uses theTHS4031 astheoperational amplifier.\n9.2 Typical Application\nAsFigure 58shows, theevaluation system consists oftheADC (ADS8411), adriving operational amplifier\n(THS4031), themultiplexer (TS5A3159), anACsource, aDCsource, andtwodriving operational amplifiers (two\nTHS4031s orasingle THS4032) forthesources tomake them alow-impedance source, apassive band-pass\nfilter after theACsource tofilter thesource noise anddistortion.\nFigure 58.Evaluation SetUp\n9.2.1 Design Requirements\nDesign amultiplexed digitizer system with thedynamic performance asTable 3lists:\nTable 3.Design Specifications\nDEVICE SPEED\n(MSPS)INPUT FREQUENCY (kHz) SNR (dB) THD (dB) CROSSTALK (dB)\n2 20 >84 <–90 <–110\n2 100 >84 <–90 <–96\n9.2.2 Detailed Design Procedure\nThe ADS8411 isa16-bit, 2-MSPS analog-to-digital converter (ADC) with a4-Vreference. The device includes a\n16-bit capacitor-based SAR ADC with inherent sample andhold. Ithasaunipolar single-ended input. The device\noffers a16-bit parallel interface.\n26THS4031 ,THS4032\nSLOS224I –JULY 1999 –REVISED MAY 2018 www.ti.com\nProduct Folder Links: THS4031 THS4032Submit Documentation Feedback Copyright ©1999 –2018, Texas Instruments IncorporatedThe TS5A3159 isasingle-pole, double-throw (SPDT) analog switch that isdesigned tooperate from 1.65 Vto\n5.5V.The device offers alowONstate resistance and anexcellent ONresistance matching with thebreak-\nbefore-make feature toprevent signal distortion during thetransfer ofasignal from onechannel toanother. The\ndevice hasanexcellent total harmonic distortion (THD) performance andconsumes lowpower. The TS5A3359 is\nasingle-pole, triple-throw (SP3T) version ofthesame switch.\n9.2.2.1 Selection ofMultiplexer\nFigure 59shows anequivalent circuit diagram ofone ofthechannels ofamultiplexer. CSistheinput\ncapacitance ofthechannel; CDistheoutput capacitance ofthechannel. RONistheresistance ofthechannel\nwhen thechannel isON. CLandRLaretheload capacitance andresistance, respectively. VINistheinput voltage\nofthesource. RSisthesource resistance ofthesource. VOUTistheoutput voltage ofthemultiplexer.\nFigure 59.Multiplexer Equivalent Circuit\nToimprove settling time, thevalues ofRS,RON,CS,CD,and CLmust besmaller, and thevalue ofRLmust be\nlarge.\nForTS5A3159:\n•RS=1Ω\n•CS=CD=84pF\nConsidering\n•RS=50Ω\n•CL=5pF\n•RL=10kΩ\n•TRC(time constant) =8.65 ns\nFora16-bit system, atleast 18-bit settling isrequired. For18-bit settling, thetime required is(18×ln2)×TRC=\n108 ns,which isbetter than 2MSPS (500 ns).Ifthesettling time ismore than theconversion time oftheADC,\ntheoutput ofthemultiplexer does notsettle totherequired accuracy which results inharmonic distortion.\nOne more important parameter ofamultiplexer istheON-state resistance variation with voltage. This also affects\ndistortion because RONand RLactlikearesistor divider circuit and anyvariation ofRONwith voltage affects the\noutput voltage.\n9.2.2.2 Signal Source\nThe input signal source must bealow-noise, low-distortion source with lowsource resistance. Asdiscussed in\ntheearlier section, RSmust belowtoimprove settling time. Ifthesource isnotalow-noise and low-distortion\nsource, apassive band-pass filter canbeadded toimprove thesignal quality asshown inFigure 58.\n9.2.2.3 Driving Amplifier\nThe driving operational amplifier (OPA3 inFigure 58)inthisapplication must have good slew rate, bandwidth,\nlownoise, and distortion. The input oftheoperational amplifier canresult inamaximum step of4Vbecause of\nMUX switching. Asaresult, even ifthesignal bandwidth islow, thedriving amplifier must settle from 0Vto4V\n(or4Vto0V)within one ADC sampling frame. When selecting theoperational amplifier, one must ensure that\ntheamplifier settles from 0Vto4V(orfrom 4Vto0V)within theADC sampling time (inthiscase 500ns).The\namplifier used fordriving theADC istheTHS4031. The operational amplifiers (OPA1, OPA2 inFigure 58)used\nbefore theMUX isforsignal conditioning. These operational amplifiers must have lownoise anddistortion.\nBandwidthR C1 11\n2/c64/c112\n27THS4031 ,THS4032\nwww.ti.com SLOS224I –JULY 1999 –REVISED MAY 2018\nProduct Folder Links: THS4031 THS4032Submit Documentation Feedback Copyright ©1999 –2018, Texas Instruments Incorporated9.2.2.4 Driving Amplifier Bandwidth Restriction\nThe restriction ofbandwidth byanRCfilter (after OPA3 inFigure 58)may result inbetter SNR andTHD, butthe\nrestriction makes theoperational amplifier difficult tosettle within therequired accuracy. Iftheoutput does not\nsettle properly, some residual charge oftheprevious channel remains inthenext sampling and appears asa\ncrosstalk. Ifthethroughput oftheADC isreduced, allowing theoutput oftheoperational amplifier tosettle\nproperly, theproblem becomes smaller. Therefore, using alarger capacitor slows down thesettling ofthe\noperational amplifier output. Within theADC sampling frame, theoperational amplifier output does notsettle to\nthefinal level. Figure 60andFigure 61show SNR andcrosstalk asafunction ofthefilter capacitor.\nFigure 62shows input settling behavior with three different bandwidths. The value ofthecapacitor changes to\nchange thebandwidth. Asthebandwidth increases, thesettling time improves (see Equation 3).\n(3)\n9.2.3 Application Curves\nFigure 60.SNR vsInput BandwidthFigure 61.Crosstalk vsInput Bandwidth\nFigure 62.Input Settings With Different Values ofCapacitors\n28THS4031 ,THS4032\nSLOS224I –JULY 1999 –REVISED MAY 2018 www.ti.com\nProduct Folder Links: THS4031 THS4032Submit Documentation Feedback Copyright ©1999 –2018, Texas Instruments Incorporated10Power Supply Recommendations\nThe THS4031 canoperate offasingle supply orwith dual supplies iftheinput CMvoltage range (CMIR) contains\ntherequired headroom toeither supply rail.Operating from asingle supply canhave numerous advantages. With\nthenegative supply atground, theDCerrors duetothe–PSRR term areminimized. Supplies must bedecoupled\nwith low inductance, often ceramic, capacitors toground less than 0.5 inches from the device pins. TI\nrecommends using aground plane. Inmost high-speed devices, removing theground plane close todevice\nsensitive pins (such astheinputs) isadvisable. Anoptional supply decoupling capacitor across thetwopower\nsupplies (forsplit-supply operation) improves second harmonic distortion performance.\n11Layout\n11.1 Layout Guidelines\nInorder toachieve thelevels ofhigh-frequency performance oftheTHS403x, itisessential that proper printed-\ncircuit board (PCB) high-frequency design techniques befollowed. Ageneral setofguidelines isshown below. In\naddition, aTHS403x evaluation board isavailable touseasaguide forlayout orforevaluating theperformance\nofthedevice.\n•Ground planes: TIhighly recommends using aground plane ontheboard toprovide allcomponents with a\nlowinductive ground connection. However, intheareas oftheamplifier inputs and output, theground plane\ncanberemoved tominimize thestray capacitance.\n•Proper power-supply decoupling: Use a6.8-μFtantalum capacitor inparallel with a0.1-μFceramic capacitor\noneach supply terminal. Itmay bepossible toshare thetantalum among several amplifiers depending onthe\napplication, buta0.1-μFceramic capacitor must always beused onthesupply terminal ofevery amplifier. In\naddition, the0.1-μFcapacitor must beplaced asclose aspossible tothesupply terminal. Asthisdistance\nincreases, theinductance intheconnecting trace makes thecapacitor less effective. The designer must strive\nfordistances ofless than 0.1inch between thedevice power pins andtheceramic capacitors.\n•Sockets: TIdoes not recommend sockets forhigh-speed operational amplifiers. The additional lead\ninductance inthesocket pins often leads tostability problems. Surface-mount packages soldered directly to\ntheprinted-circuit board isthebest implementation.\n•Short trace runs andcompact part placements: Optimum high-frequency performance isachieved when stray\nseries inductance isminimized. Torealize this, thecircuit layout must bemade ascompact aspossible,\nthereby minimizing thelength ofalltrace runs. Particular attention must bepaid totheinverting input ofthe\namplifier. The length must bekept asshort aspossible. This helps minimize stray capacitance attheinput of\ntheamplifier.\n•Surface-mount passive components: TIrecommends using surface-mount passive components forhigh-\nfrequency amplifier circuits forseveral reasons. First, because oftheextremely low lead inductance of\nsurface-mount components, theproblem with stray series inductance isgreatly reduced. Second, thesmall\nsize ofsurface-mount components naturally leads toamore compact layout thereby minimizing stray\ninductance and capacitance. Ifleaded components areused, TIrecommends that thelead lengths arekept\nasshort aspossible.\n11.2 Layout Example\nAnevaluation board isavailable fortheTHS4031 and THS4032 .This board isconfigured forvery lowparasitic\ncapacitance torealize thefullperformance oftheamplifier. Figure 63shows theaschematic oftheevaluation\nboard. The circuitry isdesigned sothat theamplifier canbeused inaninverting ornoninverting configuration.\nFor more information, see THS4031 EVM User \'sGuide ortheTHS4032 EVM User \'sGuide .Toorder the\nevaluation board, contact your local TIsales office ordistributor.\n_+\nTHS4031\nVCC−VCC+\nC1\n6.8 µFC4\n0.1 µFC2\n6.8 µF C3\n0.1 µF\nR4\n301 Ω\nR2\n301 ΩR3\n49.9 ΩR5\n49.9 Ω\nR4\n49.9 ΩIN−IN+NULL\nOUT\nNULL\n++\n29THS4031 ,THS4032\nwww.ti.com SLOS224I –JULY 1999 –REVISED MAY 2018\nProduct Folder Links: THS4031 THS4032Submit Documentation Feedback Copyright ©1999 –2018, Texas Instruments IncorporatedLayout Example (continued)\nFigure 63.THS4031 Evaluation Board\n11.3 General PowerPAD ™Design Considerations\nThe THS403x isavailable inathermally-enhanced DGN package, which isamember ofthePowerPAD ™family\nofpackages. This package isconstructed using adownset leadframe upon which thedieismounted [see\nFigure 64(a)and Figure 64(b)]. This arrangement results intheleadframe exposed asathermal pad onthe\nunderside ofthepackage [see Figure 64(c)]. Because thisthermal pad hasdirect thermal contact with thedie,\nexcellent thermal performance canbeachieved byproviding agood thermal path away from thethermal pad.\nThe PowerPAD ™package allows forboth assembly and thermal management inone manufacturing operation.\nDuring thesurface-mount solder operation (when theleads arebeing soldered), thethermal padcanbesoldered\ntoacopper area underneath thepackage. Through theuseofthermal paths within thiscopper area, heat canbe\nconducted away from thepackage intoaground plane orother heat-dissipating device.\nThe PowerPAD ™package represents abreakthrough incombining thesmall area and ease ofassembly of\nsurface mount with theheretofore awkward mechanical methods ofheat sinking.\nMAX A\nD\nJAT T \nPRT§ · \x10\n ¨ ¸ ¨ ¸ © ¹ \nThermal pad area (68 mils x 70 mils) with 5 vias\n(Via diameter = 13 mils)\nDIE\nSide View (a)\nEnd View (b) Bottom V iew (c)DIEThermal\nPad\n30THS4031 ,THS4032\nSLOS224I –JULY 1999 –REVISED MAY 2018 www.ti.com\nProduct Folder Links: THS4031 THS4032Submit Documentation Feedback Copyright ©1999 –2018, Texas Instruments IncorporatedGeneral PowerPAD ™Design Considerations (continued)\nA. The thermal padiselectrically isolated from allpins inthepackage.\nFigure 64.Views ofThermally-Enhanced DGN Package\nAlthough there aremany ways toproperly heat sink thisdevice, thefollowing steps show therecommended\napproach.\nFigure 65.PowerPAD ™PCB Etch andViaPattern\n1.Prepare thePCB with atop-side etch pattern asshown inFigure 65.There must beetch fortheleads as\nwell asetch forthethermal pad.\n2.Place fiveholes inthearea ofthethermal pad. These holes must be13mils (0.3302 mm) indiameter. They\narekept small sothatsolder wicking through theholes isnotaproblem during reflow.\n3.Additional vias canbeplaced anywhere along thethermal plane outside ofthethermal padarea. This helps\ndissipate theheat generated bytheTHS403xDGN device. These additional vias may belarger than the13-\nmildiameter vias directly under thethermal pad. They canbelarger because they arenotinthethermal pad\narea tobesoldered sothatwicking isnotaproblem.\n4.Connect allholes totheinternal ground plane.\n5.When connecting these holes totheground plane, donotuse thetypical web orspoke viaconnection\nmethodology. Web connections have ahigh thermal-resistance connection thatisuseful forslowing theheat\ntransfer during soldering operations. This makes thesoldering ofvias thathave plane connections easier. In\nthisapplication, however, lowthermal resistance isdesired forthemost efficient heat transfer. Therefore, the\nholes under the THS403xDGN package must connect tothe internal ground plane with acomplete\nconnection around theentire circumference oftheplated-through hole.\n6.The top-side solder mask must leave thepins ofthepackage and thethermal pad area with thefiveholes\nexposed. The bottom-side solder mask must cover thefiveholes ofthethermal pad area, which prevents\nsolder from pulling away from thethermal padarea during thereflow process.\n7.Apply solder paste totheexposed thermal padarea andtoallthedevice pins.\n8.With these preparatory steps inplace, theTHS403xDGN device isplaced inposition and runthrough the\nsolder reflow operation asany standard surface-mount component. This results inapart that isproperly\ninstalled.\nThe actual thermal performance achieved with theTHS403xDGN inthePowerPAD package depends onthe\napplication. Intheexample above, ifthesize oftheinternal ground plane isapproximately 3inches ×3inches\n(7.62 cm×7.62 cm), then theexpected thermal coefficient, RθJA,isapproximately 58.4°C/W. Foragiven RθJA,\nthemaximum power dissipation iscalculated byEquation 4:\nwhere\n31THS4031 ,THS4032\nwww.ti.com SLOS224I –JULY 1999 –REVISED MAY 2018\nProduct Folder Links: THS4031 THS4032Submit Documentation Feedback Copyright ©1999 –2018, Texas Instruments IncorporatedGeneral PowerPAD ™Design Considerations (continued)\n•PD=Maximum power dissipation ofTHS403x device (watts)\n•TMAX=Absolute maximum operating junction temperature (125°C)\n•TA=Free-ambient airtemperature (°C)\n•RθJA=RθJC+RθCA\n–RθJC=Thermal coefficient from junction tocase\n–RθCA=Thermal coefficient from case toambient air(°C/W) (4)\nMore complete details ofthePowerPAD installation process and thermal management techniques canbefound\nintheTexas Instruments technical brief PowerPAD ™Thermally-Enhanced Package .This document can be\nfound attheTIweb site(www.ti.com )bysearching onthekeyword PowerPAD. The document can also be\nordered through your local TIsales office (see PowerPAD ™Thermally-Enhanced Package when ordering).\nThe next thing tobeconsidered ispackage constraints. The twosources ofheat within anamplifier arequiescent\npower and output power. The designer must never forget about thequiescent heat generated within thedevice,\nespecially multiamplifier devices. Because these devices have linear output stages (Class A-B), most oftheheat\ndissipation isatlowoutput voltages with high output currents. When using VCC=±5V,heat isgenerally nota\nproblem, even with SOIC packages. When using VCC=±15V,theSOIC package isseverely limited inthe\namount ofheat thepackage dissipates. The other keyfactor ishow thedevices aremounted onthePCB. The\nPowerPAD devices areextremely useful forheat dissipation. But, thedevice must always besoldered toa\ncopper plane tofully use theheat dissipation properties ofthePowerPAD. The SOIC package, ontheother\nhand, ishighly dependent onhow itismounted onthePCB. Asmore trace andcopper area isplaced around the\ndevice, RθJAdecreases andtheheat dissipation capability increases. Forthedual amplifier package (THS4032),\nthesum oftheRMS output currents andvoltages must beused tochoose theproper package.\n32THS4031 ,THS4032\nSLOS224I –JULY 1999 –REVISED MAY 2018 www.ti.com\nProduct Folder Links: THS4031 THS4032Submit Documentation Feedback Copyright ©1999 –2018, Texas Instruments Incorporated12Device andDocumentation Support\n12.1 Device Support\n12.1.1 Development Support\nFordevelopment support, seethese related devices:\n•THS4051 70-MHz High-Speed Amplifier\n•THS4052 70-MHz High-Speed Amplifier\n•THS4081 175-MHz Low Power High-Speed Amplifier\n•THS4082 175-MHz Low Power High-Speed Amplifier\n•ADS8411 16-Bit, 2MSPS ADC With P8/P16 Parallel Output, Internal Clock andInternal Reference\n•TS5A3159 1-ΩSPDT Analog Switch\n•TS5A3359 1-ΩSP3T Analog Switch 5-V/3.3-V Single-Channel 3:1Multiplexer/Demultiplexer\n•THS4031 Single Low-Noise Pre-Amp EVM Module\n•THS4032 Dual Low-Noise Pre-Amp EVM Module\n12.2 Documentation Support\n12.2.1 Related Documentation\nForrelated documentation, seethefollowing:\n•Texas Instruments, Noise Analysis forHigh-Speed OpAmps\n•Texas Instruments, PowerPAD ™Thermally-Enhanced Package\n•Texas Instruments, THS4031 EVM User \'sGuide\n•Texas Instruments, THS4032 EVM User \'sGuide\n12.3 Related Links\nThe table below lists quick access links. Categories include technical documents, support and community\nresources, tools andsoftware, andquick access tosample orbuy.\nTable 4.Related Links\nPARTS PRODUCT FOLDER ORDER NOWTECHNICAL\nDOCUMENTSTOOLS &\nSOFTWARESUPPORT &\nCOMMUNITY\nTHS4031 Click here Click here Click here Click here Click here\nTHS4032 Click here Click here Click here Click here Click here\n12.4 Receiving Notification ofDocumentation Updates\nToreceive notification ofdocumentation updates, navigate tothedevice product folder onti.com. Intheupper\nright corner, click onAlert metoregister and receive aweekly digest ofany product information that has\nchanged. Forchange details, review therevision history included inanyrevised document.\n12.5 Community Resources\nThe following links connect toTIcommunity resources. Linked contents areprovided "AS IS"bytherespective\ncontributors. They donotconstitute TIspecifications anddonotnecessarily reflect TI\'sviews; seeTI\'sTerms of\nUse.\nTIE2E™Online Community TI\'sEngineer-to-Engineer (E2E) Community. Created tofoster collaboration\namong engineers. Ate2e.ti.com, youcanaskquestions, share knowledge, explore ideas andhelp\nsolve problems with fellow engineers.\nDesign Support TI\'sDesign Support Quickly findhelpful E2E forums along with design support tools and\ncontact information fortechnical support.\n33THS4031 ,THS4032\nwww.ti.com SLOS224I –JULY 1999 –REVISED MAY 2018\nProduct Folder Links: THS4031 THS4032Submit Documentation Feedback Copyright ©1999 –2018, Texas Instruments Incorporated12.6 Trademarks\nPowerPAD, E2E aretrademarks ofTexas Instruments.\nAllother trademarks aretheproperty oftheir respective owners.\n12.7 Electrostatic Discharge Caution\nThese devices have limited built-in ESD protection. The leads should beshorted together orthedevice placed inconductive foam\nduring storage orhandling toprevent electrostatic damage totheMOS gates.\n12.8 Glossary\nSLYZ022 —TIGlossary .\nThis glossary lists andexplains terms, acronyms, anddefinitions.\n13Mechanical, Packaging, andOrderable Information\nThe following pages include mechanical, packaging, and orderable information. This information isthemost\ncurrent data available forthedesignated devices. This data issubject tochange without notice and revision of\nthisdocument. Forbrowser-based versions ofthisdata sheet, refer totheleft-hand navigation.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 20-Sep-2021\nAddendum-Page 1PACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nTHS4031CD ACTIVE SOIC D875RoHS & Green NIPDAU Level-1-260C-UNLIM 0 to 70 4031C\nTHS4031CDGN ACTIVE HVSSOP DGN 880RoHS & Green NIPDAU | NIPDAUAG Level-1-260C-UNLIM ACM\nTHS4031CDGNR ACTIVE HVSSOP DGN 82500RoHS & Green NIPDAU | NIPDAUAG Level-1-260C-UNLIM ACM\nTHS4031CDR ACTIVE SOIC D82500RoHS & Green NIPDAU Level-1-260C-UNLIM 0 to 70 4031C\nTHS4031ID ACTIVE SOIC D875RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 4031I\nTHS4031IDG4 ACTIVE SOIC D875RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 4031I\nTHS4031IDGN ACTIVE HVSSOP DGN 880RoHS & Green NIPDAU | NIPDAUAG Level-1-260C-UNLIM ACN\nTHS4031IDGNG4 ACTIVE HVSSOP DGN 880RoHS & Green NIPDAU Level-1-260C-UNLIM ACN\nTHS4031IDGNR ACTIVE HVSSOP DGN 82500RoHS & Green NIPDAU | NIPDAUAG Level-1-260C-UNLIM ACN\nTHS4031IDR ACTIVE SOIC D82500RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 4031I\nTHS4032CD ACTIVE SOIC D875RoHS & Green NIPDAU Level-1-260C-UNLIM 0 to 70 4032C\nTHS4032CDGN ACTIVE HVSSOP DGN 880RoHS & Green NIPDAU | NIPDAUAG Level-1-260C-UNLIM 0 to 70 ABD\nTHS4032CDR ACTIVE SOIC D82500RoHS & Green NIPDAU Level-1-260C-UNLIM 0 to 70 4032C\nTHS4032ID ACTIVE SOIC D875RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 4032I\nTHS4032IDG4 ACTIVE SOIC D875RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 4032I\nTHS4032IDGN ACTIVE HVSSOP DGN 880RoHS & Green NIPDAU | NIPDAUAG Level-1-260C-UNLIM -40 to 85 ABG\nTHS4032IDGNR ACTIVE HVSSOP DGN 82500RoHS & Green NIPDAU | NIPDAUAG Level-1-260C-UNLIM -40 to 85 ABG\nTHS4032IDR ACTIVE SOIC D82500RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 4032I\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 20-Sep-2021\nAddendum-Page 2NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\n \n OTHER QUALIFIED VERSIONS OF THS4031, THS4032 :\n•Enhanced Product : THS4032-EP\n•Military : THS4031M\n NOTE: Qualified Version Definitions:\n•Enhanced Product - Supports Defense, Aerospace and Medical Applications\nPACKAGE OPTION ADDENDUM\nwww.ti.com 20-Sep-2021\nAddendum-Page 3•Military - QML certified for Military and Defense Applications\nTAPE AND REEL INFORMATION\n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nTHS4031CDGNR HVSSOP DGN 82500 330.0 12.4 5.33.41.48.012.0 Q1\nTHS4031CDR SOIC D82500 330.0 12.4 6.45.22.18.012.0 Q1\nTHS4031IDGNR HVSSOP DGN 82500 330.0 12.4 5.33.41.48.012.0 Q1\nTHS4031IDR SOIC D82500 330.0 12.4 6.45.22.18.012.0 Q1\nTHS4032CDR SOIC D82500 330.0 12.4 6.45.22.18.012.0 Q1\nTHS4032IDGNR HVSSOP DGN 82500 330.0 12.4 5.33.41.48.012.0 Q1\nTHS4032IDR SOIC D82500 330.0 12.4 6.45.22.18.012.0 Q1PACKAGE MATERIALS INFORMATION\nwww.ti.com 5-Jan-2022\nPack Materials-Page 1\n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nTHS4031CDGNR HVSSOP DGN 82500 364.0 364.0 27.0\nTHS4031CDR SOIC D 82500 350.0 350.0 43.0\nTHS4031IDGNR HVSSOP DGN 82500 364.0 364.0 27.0\nTHS4031IDR SOIC D 82500 350.0 350.0 43.0\nTHS4032CDR SOIC D 82500 350.0 350.0 43.0\nTHS4032IDGNR HVSSOP DGN 82500 364.0 364.0 27.0\nTHS4032IDR SOIC D 82500 350.0 350.0 43.0PACKAGE MATERIALS INFORMATION\nwww.ti.com 5-Jan-2022\nPack Materials-Page 2\nTUBE\n*All dimensions are nominal\nDevice Package Name Package Type Pins SPQ L (mm) W (mm) T (µm) B (mm)\nTHS4031CD D SOIC 8 75 505.46 6.76 3810 4\nTHS4031CDGN DGN HVSSOP 8 80 330 6.55 500 2.88\nTHS4031ID D SOIC 8 75 505.46 6.76 3810 4\nTHS4031IDG4 D SOIC 8 75 505.46 6.76 3810 4\nTHS4031IDGN DGN HVSSOP 8 80 330 6.55 500 2.88\nTHS4031IDGNG4 DGN HVSSOP 8 80 330 6.55 500 2.88\nTHS4032CD D SOIC 8 75 505.46 6.76 3810 4\nTHS4032CDGN DGN HVSSOP 8 80 330 6.55 500 2.88\nTHS4032ID D SOIC 8 75 505.46 6.76 3810 4\nTHS4032IDG4 D SOIC 8 75 505.46 6.76 3810 4\nTHS4032IDGN DGN HVSSOP 8 80 330 6.55 500 2.88PACKAGE MATERIALS INFORMATION\nwww.ti.com 5-Jan-2022\nPack Materials-Page 3\nwww.ti.comGENERIC PACKAGE VIEW\nThis image is a representation of the package family, actual package may vary.\nRefer to the product data sheet for package details.PowerPAD   VSSOP - 1.1 mm max height DGN 8\nSMALL OUTLINE PACKAGE 3 x 3, 0.65 mm pitch\n4225482/A\nwww.ti.comPACKAGE OUTLINE\nC\n6X 0.65\n2X\n1.95\n8X 0.38\n0.255.054.75 TYP\nSEATINGPLANE\n0.150.050.25\nGAGE PLANE\n0-81.1 MAX0.23\n0.13\n1.571.281.891.63B3.12.9\nNOTE 4A\n3.12.9\nNOTE 3\n0.70.4PowerPAD   VSSOP - 1.1 mm max height DGN0008D\nSMALL OUTLINE PACKAGE\n4225481/A   11/20191\n4\n58\n0.13 C A BPIN 1 INDEX AREA\nSEE DETAIL  A0.1 C\nNOTES:  1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not    exceed 0.15 mm per side. 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.5. Reference JEDEC registration MO-187. PowerPAD is a trademark of Texas Instruments.TM\nA  20DETAIL A\nTYPICALSCALE  4.000\nEXPOSED THERMAL PAD\n14\n5\n89\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.05 MAX\nALL AROUND0.05 MINALL AROUND8X (1.4)\n8X (0.45)\n6X (0.65)\n(4.4)(R0.05) TYP(2)\nNOTE 9\n(3)\nNOTE 9\n(1.22)\n(0.55)(0.2) TYP\nVIA(1.57)\n(1.89)PowerPAD   VSSOP - 1.1 mm max height DGN0008D\nSMALL OUTLINE PACKAGE\n4225481/A   11/2019\nNOTES: (continued) 6. Publication IPC-7351 may have alternate designs. 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.\n8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown    on this view. It is recommended that vias under paste be filled, plugged or tented.9. Size of metal pad may vary due to creepage requirement.\n TM\nLAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE: 15XSYMMSYMM\n1\n458SOLDER MASKDEFINED PADMETAL COVERED\nBY SOLDER MASK\nSEE DETAILS9\n15.000METALSOLDER MASK\nOPENINGMETAL UNDER\nSOLDER MASKSOLDER MASKOPENING\nEXPOSED METAL EXPOSED METAL\nSOLDER MASK DETAILSNON-SOLDER MASK\nDEFINED\n(PREFERRED)SOLDER MASK\nDEFINED\nwww.ti.comEXAMPLE STENCIL DESIGN\n8X (1.4)\n8X (0.45)\n6X (0.65)\n(4.4)(R0.05) TYP(1.57)\nBASED ON\n0.125 THICK\nSTENCIL\n(1.89)\nBASED ON\n0.125 THICK\nSTENCILPowerPAD   VSSOP - 1.1 mm max height DGN0008D\nSMALL OUTLINE PACKAGE\n4225481/A   11/20191.33 X 1.60 0.1751.43 X 1.73 0.151.57 X 1.89 (SHOWN) 0.1251.76 X 2.11 0.1SOLDER STENCIL\nOPENINGSTENCIL\nTHICKNESS\nNOTES: (continued)\n 10. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate      design recommendations.   11. Board assembly site may have different recommendations for stencil design. TM\nSOLDER PASTE EXAMPLE\nEXPOSED PAD 9:\n100% PRINTED SOLDER COVERAGE BY AREA\nSCALE: 15XSYMM\nSYMM1\n4 58\nMETAL COVERED\nBY SOLDER MASKSEE TABLE FORDIFFERENT OPENINGSFOR OTHER STENCILTHICKNESSES\nwww.ti.comPACKAGE OUTLINE\nC\n6X 0.65\n2X\n1.95\n8X 0.38\n0.255.054.75 TYP\nSEATINGPLANE\n0.150.050.25\nGAGE PLANE\n0-81.1 MAX0.23\n0.13\n1.8461.6462.151.95B3.12.9\nNOTE 4A\n3.12.9\nNOTE 3\n0.70.4PowerPAD   VSSOP - 1.1 mm max height DGN0008G\nSMALL OUTLINE PACKAGE\n4225480/B   12/20221\n4\n58\n0.13 C A BPIN 1 INDEX AREA\nSEE DETAIL  A0.1 C\nNOTES:  1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not    exceed 0.15 mm per side. 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.5. Reference JEDEC registration MO-187. PowerPAD is a trademark of Texas Instruments.TM\nA  20DETAIL A\nTYPICALSCALE  4.000\nEXPOSED THERMAL PAD\n14\n5\n89\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.05 MAX\nALL AROUND0.05 MINALL AROUND8X (1.4)\n8X (0.45)\n6X (0.65)\n(4.4)(R0.05) TYP(2)\nNOTE 9\n(3)\nNOTE 9\n(1.22)\n(0.55)(0.2) TYP\nVIA(1.57)\n(1.89)PowerPAD   VSSOP - 1.1 mm max height DGN0008G\nSMALL OUTLINE PACKAGE\n4225480/B   12/2022\nNOTES: (continued) 6. Publication IPC-7351 may have alternate designs. 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.\n8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown    on this view. It is recommended that vias under paste be filled, plugged or tented.9. Size of metal pad may vary due to creepage requirement.\n TM\nLAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE: 15XSYMMSYMM\n1\n458SOLDER MASKDEFINED PADMETAL COVERED\nBY SOLDER MASK\nSEE DETAILS9\n15.000METALSOLDER MASK\nOPENINGMETAL UNDER\nSOLDER MASKSOLDER MASKOPENING\nEXPOSED METAL EXPOSED METAL\nSOLDER MASK DETAILSNON-SOLDER MASK\nDEFINED\n(PREFERRED)SOLDER MASK\nDEFINED\nwww.ti.comEXAMPLE STENCIL DESIGN\n8X (1.4)\n8X (0.45)\n6X (0.65)\n(4.4)(R0.05) TYP(1.57)\nBASED ON\n0.125 THICK\nSTENCIL\n(1.89)\nBASED ON\n0.125 THICK\nSTENCILPowerPAD   VSSOP - 1.1 mm max height DGN0008G\nSMALL OUTLINE PACKAGE\n4225480/B   12/20221.33 X 1.60 0.1751.43 X 1.73 0.151.57 X 1.89 (SHOWN) 0.1251.76 X 2.11 0.1SOLDER STENCIL\nOPENINGSTENCIL\nTHICKNESS\nNOTES: (continued)\n 10. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate      design recommendations.   11. Board assembly site may have different recommendations for stencil design. TM\nSOLDER PASTE EXAMPLE\nEXPOSED PAD 9:\n100% PRINTED SOLDER COVERAGE BY AREA\nSCALE: 15XSYMM\nSYMM1\n4 58\nMETAL COVERED\nBY SOLDER MASKSEE TABLE FORDIFFERENT OPENINGSFOR OTHER STENCILTHICKNESSES\nwww.ti.comPACKAGE OUTLINE\nC\n.228-.244  TYP\n[5.80-6.19]\n.069 MAX\n[1.75]     6X .050\n[1.27]\n8X .012-.020     [0.31-0.51]2X\n.150[3.81]\n.005-.010  TYP[0.13-0.25]\n0- 8.004-.010[0.11-0.25].010[0.25]\n.016-.050[0.41-1.27]4X (0 -15)A\n.189-.197\n[4.81-5.00]\nNOTE 3\nB .150-.157\n[3.81-3.98]\nNOTE 4\n4X (0 -15)\n(.041)\n[1.04]SOIC - 1.75 mm max height D0008A\nSMALL OUTLINE INTEGRATED CIRCUIT\n4214825/C   02/2019\nNOTES:  1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches.    Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not    exceed .006 [0.15] per side. 4. This dimension does not include interlead flash.5. Reference JEDEC registration MS-012, variation AA. 18\n.010 [0.25] C A B54PIN 1 ID AREASEATING PLANE\n.004 [0.1] C\n SEE DETAIL A\nDETAIL A\nTYPICALSCALE  2.800\nwww.ti.comEXAMPLE BOARD LAYOUT\n.0028 MAX\n[0.07]ALL AROUND.0028 MIN[0.07]ALL AROUND (.213)\n[5.4]6X (.050 )\n[1.27]8X (.061 )\n[1.55]\n8X (.024)\n[0.6]\n(R.002 ) TYP\n[0.05]SOIC - 1.75 mm max height D0008A\nSMALL OUTLINE INTEGRATED CIRCUIT\n4214825/C   02/2019\nNOTES: (continued) 6. Publication IPC-7351 may have alternate designs. 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site. METALSOLDER MASKOPENING\nNON SOLDER MASK\nDEFINED\nSOLDER MASK DETAILSEXPOSED\nMETALOPENINGSOLDER MASKMETAL UNDERSOLDER MASK\nSOLDER MASK\nDEFINEDEXPOSED\nMETALLAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE:8XSYMM\n1\n458SEEDETAILS\nSYMM\nwww.ti.comEXAMPLE STENCIL DESIGN\n8X (.061 )\n[1.55]\n8X (.024)\n[0.6]\n6X (.050 )\n[1.27]\n(.213)\n[5.4](R.002 ) TYP\n[0.05]SOIC - 1.75 mm max height D0008A\nSMALL OUTLINE INTEGRATED CIRCUIT\n4214825/C   02/2019\nNOTES: (continued)\n 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate    design recommendations.   9. Board assembly site may have different recommendations for stencil design. SOLDER PASTE EXAMPLE\nBASED ON .005 INCH [0.125 MM] THICK STENCIL\nSCALE:8XSYMM\nSYMM1\n458\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 2, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: THS4032IDR

#### Key Specifications:
- **Voltage Ratings**: 
  - Dual Supply: ±4.5V to ±15V
  - Single Supply: 9V to 30V
- **Current Ratings**: 
  - Output Current Drive: 90 mA (typical)
- **Power Consumption**: 
  - Supply Current: 8.5 mA (typical at ±15V)
- **Operating Temperature Range**: 
  - -40°C to 85°C (I-suffix)
- **Package Type**: 
  - SOIC (8 pins) or MSOP-PowerPAD (8 pins)
- **Special Features**: 
  - Ultra-low voltage noise: 1.6 nV/√Hz
  - High speed: 100 MHz bandwidth, 100 V/μs slew rate
  - Low distortion: THD = -90 dBc at 1 MHz (RL = 1kΩ)
  - Unity-gain stable with 275 MHz bandwidth
- **Moisture Sensitive Level (MSL)**: 
  - Level 1, according to JEDEC J-STD-020E

#### Description:
The **THS4032IDR** is a dual-channel, high-speed operational amplifier designed for applications requiring low voltage noise and high performance. It features a voltage feedback architecture and is built using a complementary bipolar process, allowing for exceptional bandwidth and slew rate. The device is particularly noted for its low distortion and noise characteristics, making it suitable for precision signal processing tasks.

#### Typical Applications:
- **Low-Noise, Wideband Amplifier**: Ideal for industrial applications where signal integrity is critical.
- **Voltage-Controlled Oscillators**: Used in RF applications for generating stable frequencies.
- **Active Filters**: Employed in audio and signal processing to filter unwanted frequencies.
- **Video Amplifiers**: Suitable for high-fidelity video signal amplification.
- **Cable Drivers**: Used in communication systems to drive signals over long distances with minimal loss.

The THS4032IDR is particularly well-suited for applications involving analog-to-digital converters (ADCs), where low noise and high speed are essential for maintaining signal fidelity.