// Seed: 245609436
module module_0 (
    input logic id_1,
    output id_2
    , id_3,
    output logic id_4
);
  initial begin
    #1 id_1 = id_1;
    if (id_3[1]) begin
      id_2 <= 1;
      id_2 = "";
    end else id_2 = id_3;
  end
endmodule
