,Parameter,,Nominal,,,,,,,FS,,SF,,SS,,FF
,c018bcd_gen2_v1d6_usage.scs,,tt_lib,,,,,,,fs_lib,,sf_lib,,ss_lib,,ff_lib
,c018bcd_gen2_v1d6_usage.scs,,pre_simu,,,,,,,nom,,nom,,nom,,nom
,param_test,,,,,,,,,<unspecified section>,,<unspecified section>,,<unspecified section>,,<unspecified section>


Test,Output,Nominal Spec,Nominal,Spec,Weight,Pass/Fail,Min,Max,FS Spec,FS,SF Spec,SF,SS Spec,SS,FF Spec,FF
THESIS:TB_TOP_128_16_8:1,/clk,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_8:1,/EN,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_8:1,/RW,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_8:1,/X_ADDRESS_IN<3:0>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_8:1,/Y_ADDRESS_IN<3:0>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_8:1,/reset,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_8:1,/Z_BUS<7:0>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_8:1,/TOP/RRAM_ANALOG/SA_IN<1:8>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_8:1,/TOP/RRAM_ANALOG/SA_IN<9:16>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_8:1,/TOP/RRAM_ANALOG/SA_VO<1>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_8:1,/TOP/RRAM_ANALOG/net1<0>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_8:1,/TOP/RRAM_ANALOG/SA_VO<2>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_8:1,/TOP/RRAM_ANALOG/net1<1>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_8:1,/TOP/RRAM_ANALOG/SA_VO<3>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_8:1,/TOP/RRAM_ANALOG/net1<2>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_8:1,/TOP/RRAM_ANALOG/SA_VO<4>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_8:1,/TOP/RRAM_ANALOG/net1<3>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_8:1,/TOP/RRAM_ANALOG/SA_VO<5>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_8:1,/TOP/RRAM_ANALOG/net1<4>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_8:1,/TOP/RRAM_ANALOG/SA_VO<6>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_8:1,/TOP/RRAM_ANALOG/net1<5>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_8:1,/TOP/RRAM_ANALOG/SA_VO<7>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_8:1,/TOP/RRAM_ANALOG/net1<6>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_8:1,/TOP/RRAM_ANALOG/SA_VO<8>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_8:1,/TOP/RRAM_ANALOG/net1<7>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_8:1,/TOP/Z_SA<0>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_8:1,/TOP/Z_SA<1>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_8:1,/TOP/Z_SA<2>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_8:1,/TOP/Z_SA<3>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_8:1,/TOP/Z_SA<4>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_8:1,/TOP/Z_SA<5>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_8:1,/TOP/Z_SA<6>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_8:1,/TOP/Z_SA<7>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_8:1,/P<119>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_8:1,/P<118>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_8:1,/P<117>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_8:1,/P<116>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_8:1,/P<115>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_8:1,/P<114>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_8:1,/P<113>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_8:1,/P<112>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_8:1,/TOP/RRAM_ANALOG/N<120>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_8:1,/TOP/RRAM_ANALOG/N<119>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_8:1,/TOP/RRAM_ANALOG/N<118>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_8:1,/TOP/RRAM_ANALOG/N<117>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_8:1,/TOP/RRAM_ANALOG/N<116>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_8:1,/TOP/RRAM_ANALOG/N<115>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_8:1,/TOP/RRAM_ANALOG/N<114>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_8:1,/TOP/RRAM_ANALOG/N<113>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_8:1,READ_2,,10,,,,10,14,,10,,10,,10,,14
THESIS:TB_TOP_128_16_8:1,WRITE_1_7,< -2.31,-2.694,"< (-0.7 * VAR(""VDDW""))",,near,-2.958,-2.26,< -2.31,-2.725,< -2.31,-2.586,< -2.31,-2.26,< -2.31,-2.958
THESIS:TB_TOP_128_16_8:1,WRITE_1_6,> 2.31,2.462,"> (0.7 * VAR(""VDDW""))",,near,2.221,2.549,> 2.31,2.498,> 2.31,2.364,> 2.31,2.221,> 2.31,2.549
THESIS:TB_TOP_128_16_8:1,WRITE_1_5,< -2.31,-2.533,"< (-0.7 * VAR(""VDDW""))",,fail,-2.852,-2.043,< -2.31,-2.555,< -2.31,-2.405,< -2.31,-2.043,< -2.31,-2.852
THESIS:TB_TOP_128_16_8:1,WRITE_1_4,> 2.31,2.456,"> (0.7 * VAR(""VDDW""))",,near,2.234,2.543,> 2.31,2.493,> 2.31,2.367,> 2.31,2.234,> 2.31,2.543
THESIS:TB_TOP_128_16_8:1,WRITE_1_3,< -2.31,-2.547,"< (-0.7 * VAR(""VDDW""))",,fail,-2.862,-2.055,< -2.31,-2.57,< -2.31,-2.417,< -2.31,-2.055,< -2.31,-2.862
THESIS:TB_TOP_128_16_8:1,WRITE_1_2,> 2.31,2.456,"> (0.7 * VAR(""VDDW""))",,near,2.228,2.545,> 2.31,2.494,> 2.31,2.365,> 2.31,2.228,> 2.31,2.545
THESIS:TB_TOP_128_16_8:1,WRITE_1_1,< -2.31,-2.585,"< (-0.7 * VAR(""VDDW""))",,near,-2.883,-2.081,< -2.31,-2.612,< -2.31,-2.446,< -2.31,-2.081,< -2.31,-2.883
THESIS:TB_TOP_128_16_8:1,WRITE_1_0,> 2.31,2.56,"> (0.7 * VAR(""VDDW""))",,pass,2.439,2.589,> 2.31,2.589,> 2.31,2.497,> 2.31,2.439,> 2.31,2.589
THESIS:TB_TOP_128_16_8:1,WRITE_2_7,> 2.31,2.546,"> (0.7 * VAR(""VDDW""))",,pass,2.417,2.585,> 2.31,2.572,> 2.31,2.496,> 2.31,2.417,> 2.31,2.585
THESIS:TB_TOP_128_16_8:1,WRITE_2_6,< -2.31,-2.528,"< (-0.7 * VAR(""VDDW""))",,fail,-2.904,-1.948,< -2.31,-2.545,< -2.31,-2.415,< -2.31,-1.948,< -2.31,-2.904
THESIS:TB_TOP_128_16_8:1,WRITE_2_5,> 2.31,2.432,"> (0.7 * VAR(""VDDW""))",,near,2.116,2.563,> 2.31,2.474,> 2.31,2.35,> 2.31,2.116,> 2.31,2.563
THESIS:TB_TOP_128_16_8:1,WRITE_2_4,< -2.31,-2.499,"< (-0.7 * VAR(""VDDW""))",,fail,-2.897,-1.927,< -2.31,-2.518,< -2.31,-2.382,< -2.31,-1.927,< -2.31,-2.897
THESIS:TB_TOP_128_16_8:1,WRITE_2_3,> 2.31,2.437,"> (0.7 * VAR(""VDDW""))",,near,2.135,2.566,> 2.31,2.48,> 2.31,2.356,> 2.31,2.135,> 2.31,2.566
THESIS:TB_TOP_128_16_8:1,WRITE_2_2,< -2.31,-2.507,"< (-0.7 * VAR(""VDDW""))",,fail,-2.907,-1.926,< -2.31,-2.53,< -2.31,-2.386,< -2.31,-1.926,< -2.31,-2.907
THESIS:TB_TOP_128_16_8:1,WRITE_2_1,> 2.31,2.458,"> (0.7 * VAR(""VDDW""))",,near,2.164,2.579,> 2.31,2.499,> 2.31,2.378,> 2.31,2.164,> 2.31,2.579
THESIS:TB_TOP_128_16_8:1,WRITE_2_0,< -2.31,-2.719,"< (-0.7 * VAR(""VDDW""))",,near,-3.01,-2.298,< -2.31,-2.767,< -2.31,-2.624,< -2.31,-2.298,< -2.31,-3.01
THESIS:TB_TOP_128_16_8:1,READ_1_0,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_16_8:1,READ_1_1,,11.17e-6,< 0.3,,fail,-32.99e-6,1.799,,1.799,,10.9e-6,,-32.99e-6,,1.799
THESIS:TB_TOP_128_16_8:1,READ_1_2,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_16_8:1,READ_1_3,,8.631e-6,< 0.3,,fail,3.458e-6,1.799,,3.458e-6,,8.512e-6,,10.1e-6,,1.799
THESIS:TB_TOP_128_16_8:1,READ_1_4,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_16_8:1,READ_1_5,,-21.96e-6,< 0.3,,pass,-31.38e-6,9.993e-6,,9.993e-6,,-31.38e-6,,-9.676e-6,,4.264e-6
THESIS:TB_TOP_128_16_8:1,READ_1_6,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_16_8:1,READ_1_7,,174.7e-9,< 0.3,,pass,-17.46e-6,15.67e-6,,-17.46e-6,,15.67e-6,,-1.456e-6,,-5.558e-6
THESIS:TB_TOP_128_16_8:1,READ_2_0,,-1.232e-6,< 0.3,,pass,-3.389e-6,62.25e-6,,-3.389e-6,,883.1e-9,,7.143e-6,,62.25e-6
THESIS:TB_TOP_128_16_8:1,READ_2_1,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_16_8:1,READ_2_2,,-2.96e-6,< 0.3,,fail,-2.96e-6,1.799,,14.24e-6,,32.58e-6,,-1.768e-6,,1.799
THESIS:TB_TOP_128_16_8:1,READ_2_3,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_16_8:1,READ_2_4,,-3.616e-6,< 0.3,,fail,-3.616e-6,1.799,,13.14e-6,,1.07e-6,,11.49e-6,,1.799
THESIS:TB_TOP_128_16_8:1,READ_2_5,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_16_8:1,READ_2_6,,-12.66e-6,< 0.3,,fail,-22.56e-6,1.799,,1.799,,-1.054e-6,,-22.56e-6,,1.799
THESIS:TB_TOP_128_16_8:1,READ_2_7,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_16_8:1,READ_1,,5,,,,5,15,,7,,5,,5,,15

