// Seed: 2020611886
module module_0 (
    output tri  id_0,
    output wand id_1,
    output tri0 id_2,
    output tri0 id_3
);
  wire id_5;
  ;
endmodule
module module_1 (
    input  wand id_0
    , id_4,
    output tri1 id_1,
    input  tri0 id_2
);
  initial id_4 <= id_2;
  wire id_5;
  logic [7:0] id_6;
  assign id_6 = !1;
  integer id_7;
  ;
  logic id_8 = 1'h0, id_9;
  wire id_10;
  initial $signed(48);
  ;
  assign id_6[1] = id_4;
  parameter id_11 = {1{-1}};
  parameter id_12 = -1;
  logic id_13;
  parameter id_14 = id_11;
  logic [7:0][1] id_15 = id_6;
  wire id_16;
  assign id_15 = {{-1}, 1'b0};
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1
  );
  assign modCall_1.id_0 = 0;
endmodule
