<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="r7lite.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="ipcore_dir/k7_bram4096x64.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="ipcore_dir/k7_bram4096x64.v" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VEO" xil_pn:name="ipcore_dir/k7_bram4096x64.veo" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VEO" xil_pn:name="ipcore_dir/k7_eb_fifo_counted_resized.veo" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="ipcore_dir/k7_mBuf_128x72.vhd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHO" xil_pn:name="ipcore_dir/k7_mBuf_128x72.vho" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="ipcore_dir/k7_prime_fifo_plain.v" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="ipcore_dir/k7_sfifo_15x128.vhd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHO" xil_pn:name="ipcore_dir/k7_sfifo_15x128.vho" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="ipcore_dir/rd_fifo_256to64.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="ipcore_dir/wr_fifo32to256.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="r7lite_top.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="r7lite_top.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="r7lite_top.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="r7lite_top.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="r7lite_top.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="r7lite_top.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="r7lite_top.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="r7lite_top.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="r7lite_top.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="r7lite_top.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="r7lite_top.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="r7lite_top.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="r7lite_top.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="r7lite_top.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="r7lite_top.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="r7lite_top.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="r7lite_top.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="r7lite_top.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="r7lite_top.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="r7lite_top.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="r7lite_top.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="r7lite_top.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="r7lite_top.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="r7lite_top_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="r7lite_top_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="r7lite_top_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="r7lite_top_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="r7lite_top_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="r7lite_top_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="r7lite_top_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="r7lite_top_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="r7lite_top_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="r7lite_top_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="r7lite_top_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="r7lite_top_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="r7lite_top_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="r7lite_top_xst.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1404433798" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1404433798">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1404433800" xil_pn:name="TRAN_schematicsToHdl" xil_pn:start_ts="1404433798">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1403674491" xil_pn:name="TRAN_regenerateCores" xil_pn:start_ts="1403674490">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/counter_fifo.ngc"/>
      <outfile xil_pn:name="ipcore_dir/counter_fifo.v"/>
      <outfile xil_pn:name="ipcore_dir/dds.ngc"/>
      <outfile xil_pn:name="ipcore_dir/dds.v"/>
      <outfile xil_pn:name="ipcore_dir/fifo8to32.ngc"/>
      <outfile xil_pn:name="ipcore_dir/fifo8to32.v"/>
      <outfile xil_pn:name="ipcore_dir/icon.ngc"/>
      <outfile xil_pn:name="ipcore_dir/icon.v"/>
      <outfile xil_pn:name="ipcore_dir/ila.ngc"/>
      <outfile xil_pn:name="ipcore_dir/ila.v"/>
      <outfile xil_pn:name="ipcore_dir/k7_bram4096x64.ngc"/>
      <outfile xil_pn:name="ipcore_dir/k7_bram4096x64.v"/>
      <outfile xil_pn:name="ipcore_dir/k7_eb_fifo_counted_resized.ngc"/>
      <outfile xil_pn:name="ipcore_dir/k7_eb_fifo_counted_resized.v"/>
      <outfile xil_pn:name="ipcore_dir/k7_mBuf_128x72.ngc"/>
      <outfile xil_pn:name="ipcore_dir/k7_mBuf_128x72.v"/>
      <outfile xil_pn:name="ipcore_dir/k7_prime_fifo_plain.ngc"/>
      <outfile xil_pn:name="ipcore_dir/k7_prime_fifo_plain.v"/>
      <outfile xil_pn:name="ipcore_dir/k7_sfifo_15x128.ngc"/>
      <outfile xil_pn:name="ipcore_dir/k7_sfifo_15x128.v"/>
      <outfile xil_pn:name="ipcore_dir/pll.v"/>
      <outfile xil_pn:name="ipcore_dir/rd_fifo_256to64.ngc"/>
      <outfile xil_pn:name="ipcore_dir/rd_fifo_256to64.v"/>
      <outfile xil_pn:name="ipcore_dir/rom_8192x32.ngc"/>
      <outfile xil_pn:name="ipcore_dir/rom_8192x32.v"/>
      <outfile xil_pn:name="ipcore_dir/vio.ngc"/>
      <outfile xil_pn:name="ipcore_dir/vio.v"/>
      <outfile xil_pn:name="ipcore_dir/wr_fifo32to256.ngc"/>
      <outfile xil_pn:name="ipcore_dir/wr_fifo32to256.v"/>
    </transform>
    <transform xil_pn:end_ts="1403674491" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1403674491">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1403674491" xil_pn:name="TRAN_xawsTohdl" xil_pn:start_ts="1403674491">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1403674491" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:start_ts="1403674491">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1403674491" xil_pn:name="TRAN_platgen" xil_pn:start_ts="1403674491">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1414637708" xil_pn:in_ck="-972632570832695143" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="-3853320204165972184" xil_pn:start_ts="1414637255">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="r7lite_top.lso"/>
      <outfile xil_pn:name="r7lite_top.ngc"/>
      <outfile xil_pn:name="r7lite_top.ngr"/>
      <outfile xil_pn:name="r7lite_top.prj"/>
      <outfile xil_pn:name="r7lite_top.stx"/>
      <outfile xil_pn:name="r7lite_top.syr"/>
      <outfile xil_pn:name="r7lite_top.xst"/>
      <outfile xil_pn:name="r7lite_top_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1403674854" xil_pn:name="TRAN_compileBCD2" xil_pn:start_ts="1403674854">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1414638279" xil_pn:in_ck="7143835543078829738" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-9129227818777217604" xil_pn:start_ts="1414638124">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="r7lite_top.bld"/>
      <outfile xil_pn:name="r7lite_top.ngd"/>
      <outfile xil_pn:name="r7lite_top_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1414639479" xil_pn:in_ck="4506082928795820530" xil_pn:name="TRANEXT_map_virtex7" xil_pn:prop_ck="5951755017322214492" xil_pn:start_ts="1414638279">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="r7lite_top.pcf"/>
      <outfile xil_pn:name="r7lite_top_map.map"/>
      <outfile xil_pn:name="r7lite_top_map.mrp"/>
      <outfile xil_pn:name="r7lite_top_map.ncd"/>
      <outfile xil_pn:name="r7lite_top_map.ngm"/>
      <outfile xil_pn:name="r7lite_top_map.xrpt"/>
      <outfile xil_pn:name="r7lite_top_summary.xml"/>
      <outfile xil_pn:name="r7lite_top_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1414640047" xil_pn:in_ck="-8026019137516833461" xil_pn:name="TRANEXT_par_virtex5" xil_pn:prop_ck="-4683095148457160514" xil_pn:start_ts="1414639479">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="r7lite_top.ncd"/>
      <outfile xil_pn:name="r7lite_top.pad"/>
      <outfile xil_pn:name="r7lite_top.par"/>
      <outfile xil_pn:name="r7lite_top.ptwx"/>
      <outfile xil_pn:name="r7lite_top.unroutes"/>
      <outfile xil_pn:name="r7lite_top.xpi"/>
      <outfile xil_pn:name="r7lite_top_pad.csv"/>
      <outfile xil_pn:name="r7lite_top_pad.txt"/>
      <outfile xil_pn:name="r7lite_top_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1414640381" xil_pn:in_ck="7832466425185616140" xil_pn:name="TRANEXT_bitFile_virtex7" xil_pn:prop_ck="3160107541638749219" xil_pn:start_ts="1414640047">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="r7lite_top.bgn"/>
      <outfile xil_pn:name="r7lite_top.bit"/>
      <outfile xil_pn:name="r7lite_top.drc"/>
      <outfile xil_pn:name="r7lite_top.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1404436529" xil_pn:name="TRAN_impactProgrammingTool" xil_pn:start_ts="1404436528">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1414640047" xil_pn:in_ck="8918768427090765934" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416184" xil_pn:start_ts="1414639954">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="r7lite_top.twr"/>
      <outfile xil_pn:name="r7lite_top.twx"/>
    </transform>
  </transforms>

</generated_project>
