module top_module( 
    input [7:0] in,
    output [7:0] out
);

    // Reversing bit order using concatenation operator:
    // The most significant output bit (out[7]) gets in[0] and so on.
    assign out = {in[0], in[1], in[2], in[3], in[4], in[5], in[6], in[7]};

endmodule