

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-ffe0a1a00e984ecce9bf36e17ab94c4de0de8108_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_n_mem_for_l2wb_pcommit                   32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel_for_l2wb_pcommit                    2 # number of memory subpartition in each memory module
-gpgpu_dl2_bsize_for_l2wb_pcommit                  128 # default 128 bytes
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:256,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config            536870913 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         200 # DRAM latency (default 30)
-dram_write_latency                   600 # DRAM write latency (default 100)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132.0:1132.0:1132.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled               95dc7ff718555555fad94070fd983343  /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/histo/build/nvm_sk_default/histo
Extracting PTX file and ptxas options    1: histo.1.sm_70.ptx -arch=sm_70
Extracting PTX file and ptxas options    2: histo.2.sm_70.ptx -arch=sm_70
      0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/histo/build/nvm_sk_default/histo
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/histo/build/nvm_sk_default/histo
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/histo/build/nvm_sk_default/histo
Running md5sum using "md5sum /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/histo/build/nvm_sk_default/histo "
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/histo/build/nvm_sk_default/histo
Extracting specific PTX file named histo.1.sm_70.ptx 
Extracting specific PTX file named histo.2.sm_70.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z15kernel_l2wb_pctv : hostFun 0x0x4059f7, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing histo.1.sm_70.ptx
GPGPU-Sim PTX: allocating shared region for "_ZZ20histo_prescan_kernelPjiS_E3Avg" from 0x0 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ20histo_prescan_kernelPjiS_E6StdDev" from 0x800 to 0x1000 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z20histo_prescan_kernelPjiS_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ25histo_prescan_kernel_nvmbPjiS_E3Avg" from 0x0 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ25histo_prescan_kernel_nvmbPjiS_E6StdDev" from 0x800 to 0x1000 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z25histo_prescan_kernel_nvmbPjiS_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ25histo_prescan_kernel_nvmoPjiS_E3Avg" from 0x0 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ25histo_prescan_kernel_nvmoPjiS_E6StdDev" from 0x800 to 0x1000 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z25histo_prescan_kernel_nvmoPjiS_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ25histo_prescan_kernel_nvmuPjiS_E3Avg" from 0x0 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ25histo_prescan_kernel_nvmuPjiS_E6StdDev" from 0x800 to 0x1000 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z25histo_prescan_kernel_nvmuPjiS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z31histo_intermediates_kernel_nvmaP5uint2jjjPj'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z31histo_intermediates_kernel_nvmbP5uint2jjjPj'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z31histo_intermediates_kernel_nvmoP5uint2jjjPj'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z31histo_intermediates_kernel_nvmuP5uint2jjjPj'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z31histo_intermediates_kernel_nvmjP5uint2jjjPj'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ17histo_main_kernelP6uchar4jjjjjPjS1_S1_E9sub_histo" from 0x0 to 0x2000 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ24histo_main_kernel_strictP6uchar4jjjjjPjS1_S1_E9sub_histo" from 0x0 to 0x2000 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z24histo_main_kernel_strictP6uchar4jjjjjPjS1_S1_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z18histo_final_kerneljjjjPjS_S_S_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z23histo_final_kernel_nvmajjjjPjS_S_S_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z23histo_final_kernel_nvmbjjjjPjS_S_S_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z23histo_final_kernel_nvmojjjjPjS_S_S_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z23histo_final_kernel_nvmujjjjPjS_S_S_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z11kernel_l2wbv'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z15kernel_l2wb_pctv'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file histo.1.sm_70.ptx
GPGPU-Sim PTX: Parsing histo.2.sm_70.ptx
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file histo.2.sm_70.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from histo.1.sm_70.ptx
GPGPU-Sim PTX: Kernel '_Z15kernel_l2wb_pctv' : regs=8, lmem=0, smem=0, cmem=352
GPGPU-Sim PTX: Kernel '_Z11kernel_l2wbv' : regs=8, lmem=0, smem=0, cmem=352
GPGPU-Sim PTX: Kernel '_Z23histo_final_kernel_nvmujjjjPjS_S_S_' : regs=18, lmem=0, smem=0, cmem=400
GPGPU-Sim PTX: Kernel '_Z23histo_final_kernel_nvmojjjjPjS_S_S_' : regs=18, lmem=0, smem=0, cmem=400
GPGPU-Sim PTX: Kernel '_Z23histo_final_kernel_nvmbjjjjPjS_S_S_' : regs=18, lmem=0, smem=0, cmem=400
GPGPU-Sim PTX: Kernel '_Z23histo_final_kernel_nvmajjjjPjS_S_S_' : regs=20, lmem=0, smem=0, cmem=400
GPGPU-Sim PTX: Kernel '_Z18histo_final_kerneljjjjPjS_S_S_' : regs=20, lmem=0, smem=0, cmem=400
GPGPU-Sim PTX: Kernel '_Z24histo_main_kernel_strictP6uchar4jjjjjPjS1_S1_' : regs=20, lmem=0, smem=8192, cmem=408
GPGPU-Sim PTX: Kernel '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_' : regs=20, lmem=0, smem=8192, cmem=408
GPGPU-Sim PTX: Kernel '_Z31histo_intermediates_kernel_nvmjP5uint2jjjPj' : regs=14, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z31histo_intermediates_kernel_nvmuP5uint2jjjPj' : regs=14, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z31histo_intermediates_kernel_nvmoP5uint2jjjPj' : regs=16, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z31histo_intermediates_kernel_nvmbP5uint2jjjPj' : regs=16, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z31histo_intermediates_kernel_nvmaP5uint2jjjPj' : regs=24, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4' : regs=30, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z25histo_prescan_kernel_nvmuPjiS_' : regs=21, lmem=0, smem=4096, cmem=376
GPGPU-Sim PTX: Kernel '_Z25histo_prescan_kernel_nvmoPjiS_' : regs=21, lmem=0, smem=4096, cmem=376
GPGPU-Sim PTX: Kernel '_Z25histo_prescan_kernel_nvmbPjiS_' : regs=21, lmem=0, smem=4096, cmem=376
GPGPU-Sim PTX: Kernel '_Z20histo_prescan_kernelPjiS_' : regs=21, lmem=0, smem=4096, cmem=376
GPGPU-Sim PTX: Loading PTXInfo from histo.2.sm_70.ptx
GPGPU-Sim PTX: __cudaRegisterFunction _Z11kernel_l2wbv : hostFun 0x0x4058fd, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z23histo_final_kernel_nvmujjjjPjS_S_S_ : hostFun 0x0x4057c4, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z23histo_final_kernel_nvmojjjjPjS_S_S_ : hostFun 0x0x4055b7, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z23histo_final_kernel_nvmbjjjjPjS_S_S_ : hostFun 0x0x4053aa, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z23histo_final_kernel_nvmajjjjPjS_S_S_ : hostFun 0x0x40519d, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z18histo_final_kerneljjjjPjS_S_S_ : hostFun 0x0x404f90, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z24histo_main_kernel_strictP6uchar4jjjjjPjS1_S1_ : hostFun 0x0x404d77, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_ : hostFun 0x0x404b26, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z31histo_intermediates_kernel_nvmjP5uint2jjjPj : hostFun 0x0x4048f4, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z31histo_intermediates_kernel_nvmuP5uint2jjjPj : hostFun 0x0x404760, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z31histo_intermediates_kernel_nvmoP5uint2jjjPj : hostFun 0x0x4045cc, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z31histo_intermediates_kernel_nvmbP5uint2jjjPj : hostFun 0x0x404438, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z31histo_intermediates_kernel_nvmaP5uint2jjjPj : hostFun 0x0x4042a4, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z26histo_intermediates_kernelP5uint2jjjP6uchar4 : hostFun 0x0x404110, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z25histo_prescan_kernel_nvmuPjiS_ : hostFun 0x0x403f89, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z25histo_prescan_kernel_nvmoPjiS_ : hostFun 0x0x403e2f, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z25histo_prescan_kernel_nvmbPjiS_ : hostFun 0x0x403cd5, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z20histo_prescan_kernelPjiS_ : hostFun 0x0x403b7b, fat_cubin_handle = 1
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/histo/build/nvm_sk_default/histo
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/histo/build/nvm_sk_default/histo
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=default
/home/pli11/Videos/parboil_benchmark/parboil/benchmarks/histo/build/nvm_sk_default/histo -i /home/pli11/Videos/parboil_benchmark/parboil/datasets/histo/default/input/img.bin -o /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/histo/run/default/ref.bmp -- 20 4 a 
event update
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
event update
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd6e0125b8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd6e0125b4..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd6e0125a8..

GPGPU-Sim PTX: cudaLaunch for 0x0x403b7b (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z20histo_prescan_kernelPjiS_'...
GPGPU-Sim PTX: Finding dominators for '_Z20histo_prescan_kernelPjiS_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z20histo_prescan_kernelPjiS_'...
GPGPU-Sim PTX: Finding postdominators for '_Z20histo_prescan_kernelPjiS_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z20histo_prescan_kernelPjiS_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z20histo_prescan_kernelPjiS_'...
GPGPU-Sim PTX: reconvergence points for _Z20histo_prescan_kernelPjiS_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x098 (histo.1.sm_70.ptx:59) @%p1 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x110 (histo.1.sm_70.ptx:80) shl.b32 %r25, %r1, 2;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x100 (histo.1.sm_70.ptx:75) @%p2 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x108 (histo.1.sm_70.ptx:77) cvt.rn.f32.u32%f80, %r36;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x138 (histo.1.sm_70.ptx:85) @%p1 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x198 (histo.1.sm_70.ptx:102) div.rn.f32 %f18, %f83, %f80;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x190 (histo.1.sm_70.ptx:99) @%p4 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x198 (histo.1.sm_70.ptx:102) div.rn.f32 %f18, %f83, %f80;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1d0 (histo.1.sm_70.ptx:109) @%p5 bra BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x218 (histo.1.sm_70.ptx:121) bar.sync 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x228 (histo.1.sm_70.ptx:123) @%p6 bra BB0_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x270 (histo.1.sm_70.ptx:135) bar.sync 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x280 (histo.1.sm_70.ptx:137) @%p7 bra BB0_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c8 (histo.1.sm_70.ptx:149) bar.sync 0;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x2d8 (histo.1.sm_70.ptx:151) @%p8 bra BB0_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x320 (histo.1.sm_70.ptx:163) setp.gt.u32%p9, %r1, 15;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x328 (histo.1.sm_70.ptx:164) @%p9 bra BB0_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x370 (histo.1.sm_70.ptx:176) setp.gt.u32%p10, %r1, 7;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x378 (histo.1.sm_70.ptx:177) @%p10 bra BB0_19;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3c0 (histo.1.sm_70.ptx:189) setp.gt.u32%p11, %r1, 3;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x3c8 (histo.1.sm_70.ptx:190) @%p11 bra BB0_21;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x410 (histo.1.sm_70.ptx:202) setp.gt.u32%p12, %r1, 1;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x418 (histo.1.sm_70.ptx:203) @%p12 bra BB0_23;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x460 (histo.1.sm_70.ptx:215) setp.ne.s32%p13, %r1, 0;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x468 (histo.1.sm_70.ptx:216) @%p13 bra BB0_25;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x508 (histo.1.sm_70.ptx:239) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z20histo_prescan_kernelPjiS_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z20histo_prescan_kernelPjiS_'.
GPGPU-Sim PTX: pushing kernel '_Z20histo_prescan_kernelPjiS_' to stream 0, gridDim= (64,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 120KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
Destroy streams for kernel 1: size 0
kernel_name = _Z20histo_prescan_kernelPjiS_ 
kernel_launch_uid = 1 
gpu_sim_cycle = 8076
gpu_sim_insn = 4427904
gpu_ipc =     548.2794
gpu_tot_sim_cycle = 8076
gpu_tot_sim_insn = 4427904
gpu_tot_ipc =     548.2794
gpu_tot_issued_cta = 64
gpu_occupancy = 18.7382% 
gpu_tot_occupancy = 18.7382% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.0267
partiton_level_parallism_total  =       2.0267
partiton_level_parallism_util =      25.1043
partiton_level_parallism_util_total  =      25.1043
L2_BW  =      73.4168 GB/Sec
L2_BW_total  =      73.4168 GB/Sec
gpu_total_sim_rate=100634
############## bottleneck_stats #############
cycles: core 8076, icnt 8076, l2 8076, dram 6064
gpu_ipc	548.279
gpu_tot_issued_cta = 64, average cycles = 126
n_dram_writes	 0, n_dram_reads	 0
n_GLOBAL_ACC_R	 0 
n_LOCAL_ACC_R	 0 
n_CONST_ACC_R	 0 
n_TEXTURE_ACC_R	 0 
n_GLOBAL_ACC_W	 0 
n_LOCAL_ACC_W	 0 
n_L1_WRBK_ACC	 0 
n_L2_WRBK_ACC	 0 
n_L1_WR_ALLOC_R	 0 
n_L2_WR_ALLOC_R	 0 

n_sm	 80, n_schedulers	 4
scheduler util	0.057	64
L1D data util	0.131	64	0.165	2
L1D tag util	0.061	64	0.079	2
L2 data util	0.032	64	0.046	51
L2 tag util	0.032	64	0.046	51
n_l2_access	 16368
icnt s2m util	0.000	0	0.000	51	flits per packet: -nan
icnt m2s util	0.000	0	0.000	51	flits per packet: -nan
sum=0
n_mem	 32
dram util	0.000	0	0.000	51

latency_l1_hit:	397120, num_l1_reqs:	19856
L1 hit latency:	20
latency_l2_hit:	3151935, num_l2_reqs:	16368
L2 hit latency:	192

n_reg	65536, n_smem	98304, n_thread	2048, n_tb	32
reg file	0.750
smem size	0.167
thread slot	1.000
TB slot    	0.125
L1I tag util	0.129	64	0.162	0

n_mem_pipe	1, n_sp_pipe	4, n_sfu_pipe	4
mem pipe util	0.032	64	0.041	0
sp pipe util	0.009	64	0.011	0
sfu pipe util	0.010	64	0.012	0
ldst mem cycle	0.000	64	0.000	0

smem port	0.015	64

n_reg_bank	16
reg port	0.035	16	0.057	1
L1D tag util	0.061	64	0.079	2
L1D fill util	0.025	64	0.031	2
n_l1d_mshr	4096
L1D mshr util	0.001	64
n_l1d_missq	16
L1D missq util	0.002	64
L1D hit rate	0.502
L1D miss rate	0.498
L1D rsfail rate	0.000
L2 tag util	0.032	64	0.046	51
L2 fill util	0.000	0	0.000	51
n_l2_mshr	192
n_l2_missq	32
L2 mshr util	0.000	0	0.000	51
L2 missq util	0.000	0	0.000	51
L2 hit rate	1.000
L2 miss rate	0.000
L2 rsfail rate	0.000

dram activity	0.000	0	0.000	51

load trans eff	0.816
load trans sz	32.000
load_useful_bytes 1036288, load_transaction_bytes 1269248, icnt_m2s_bytes 0
n_gmem_load_insns 8320, n_gmem_load_accesses 39664
n_smem_access_insn 9600, n_smem_accesses 9600

tmp_counter/12	0.032

run 0.072, fetch 0.004, sync 0.114, control 0.007, data 0.799, struct 0.004
############ end_bottleneck_stats #############

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 506, Miss = 253, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 632, Miss = 316, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 634, Miss = 314, Miss_rate = 0.495, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 634, Miss = 315, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 634, Miss = 316, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 634, Miss = 317, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 634, Miss = 317, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 634, Miss = 317, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 506, Miss = 253, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 632, Miss = 313, Miss_rate = 0.495, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 634, Miss = 314, Miss_rate = 0.495, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 634, Miss = 314, Miss_rate = 0.495, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 634, Miss = 315, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 634, Miss = 316, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 634, Miss = 317, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 634, Miss = 317, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 506, Miss = 253, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 632, Miss = 316, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 634, Miss = 314, Miss_rate = 0.495, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 634, Miss = 314, Miss_rate = 0.495, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 634, Miss = 315, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 634, Miss = 314, Miss_rate = 0.495, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 634, Miss = 316, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 634, Miss = 315, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 506, Miss = 253, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 632, Miss = 313, Miss_rate = 0.495, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 634, Miss = 314, Miss_rate = 0.495, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 634, Miss = 314, Miss_rate = 0.495, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 634, Miss = 315, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 634, Miss = 316, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 634, Miss = 315, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 634, Miss = 315, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 506, Miss = 253, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 632, Miss = 313, Miss_rate = 0.495, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 634, Miss = 314, Miss_rate = 0.495, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 634, Miss = 315, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 634, Miss = 316, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 634, Miss = 315, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 634, Miss = 315, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 634, Miss = 316, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 506, Miss = 253, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 632, Miss = 315, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 634, Miss = 317, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 634, Miss = 315, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 634, Miss = 314, Miss_rate = 0.495, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 634, Miss = 316, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 634, Miss = 315, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 634, Miss = 317, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 506, Miss = 253, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 632, Miss = 313, Miss_rate = 0.495, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 634, Miss = 316, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 634, Miss = 314, Miss_rate = 0.495, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 634, Miss = 316, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 634, Miss = 315, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 634, Miss = 316, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 634, Miss = 315, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 506, Miss = 253, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 632, Miss = 316, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 634, Miss = 317, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 634, Miss = 314, Miss_rate = 0.495, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 634, Miss = 316, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 634, Miss = 317, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 634, Miss = 317, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 634, Miss = 317, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 39536
	L1D_total_cache_misses = 19680
	L1D_total_cache_miss_rate = 0.4978
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.102
	L1D_cache_fill_port_util = 0.083
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 19856
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 10258
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 9422
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 39536

Total_core_cache_fail_stats:
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
216, 157, 149, 149, 141, 141, 141, 141, 133, 133, 133, 133, 133, 133, 133, 133, 
gpgpu_n_tot_thrd_icount = 4708352
gpgpu_n_tot_w_icount = 147136
gpgpu_n_stall_shd_mem = 31344
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 16368
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 259072
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 261632
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 98304
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 31344
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:7900	W0_Idle:193841	W0_Scoreboard:430171	W1:1216	W2:512	W3:0	W4:512	W5:0	W6:0	W7:1152	W8:512	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:512	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:142720
single_issue_nums: WS0:39872	WS1:36096	WS2:35584	WS3:35584	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 129920 {8:16240,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 5120 {40:128,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 649600 {40:16240,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 5120 {40:128,}
maxmflatency = 230 
max_icnt2mem_latency = 65 
maxmrqlatency = 0 
max_icnt2sh_latency = 9 
averagemflatency = 190 
avg_icnt2mem_latency = 26 
avg_icnt2sh_latency = 2 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	16368 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	77 	16 	19 	14349 	1901 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	15715 	644 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        206       191       199       209       219       206       205       202       215       192       200       195       205       193       217       211
dram[1]:        218       191       199       209       208       205       196       206       216       194       200       197       208       195       209       203
dram[2]:        212       192       194       209       200       210       193       193       215       194       199       195       215       206       214       210
dram[3]:        217       191       193       208       216       207       195       196       212       198       192       201       221       213       218       200
dram[4]:        229       195       196       211       202       201       195       194       212       195       191       194       216       215       217       208
dram[5]:        219       193       195       211       201       194       193       196       216       195       194       200       218       209       195       198
dram[6]:        230       195       194       210       202       197       204       193       212       201       197       193       219       199       191       194
dram[7]:        227       211       195       208       195       201       214       194       191       205       196       190       217       215       197       200
dram[8]:        198       206       194       201       200       199       212       196       205       203       215       196       216       197       195       201
dram[9]:        195       208       194       211       197       191       214       197       191       203       211       193       216       198       191       201
dram[10]:        201       204       197       203       191       192       214       200       193       199       214       192       218       198       192       200
dram[11]:        201       201       196       204       196       192       212       205       195       202       214       196       195       195       196       200
dram[12]:        205       208       195       202       194       198       200       210       195       199       208       194       197       196       194       200
dram[13]:        206       198       194       201       196       191       199       211       197       197       211       197       195       195       190       210
dram[14]:        207       194       198       203       196       195       203       218       206       195       205       195       197       196       197       226
dram[15]:        219       199       193       192       200       204       197       217       216       196       197       200       195       197       204       225
dram[16]:        212       193       192       192       200       210       198       213       214       195       208       198       191       193       204       227
dram[17]:        216       195       198       193       199       216       196       217       213       196       198       191       195       193       215       227
dram[18]:        217       193       200       192       194       214       195       215       212       194       198       195       196       195       224       225
dram[19]:        215       192       202       193       202       214       199       190       216       197       198       193       197       196       218       211
dram[20]:        202       195       197       195       198       216       207       192       208       193       196       191       195       198       223       213
dram[21]:        196       192       196       192       192       216       220       202       208       193       198       200       195       204       221       216
dram[22]:        200       192       200       201       195       211       219       194       210       192       196       190       193       201       221       196
dram[23]:        198       194       196       207       195       199       218       196       192       193       194       196       210       202       209       198
dram[24]:        198       190       193       199       194       216       220       195       198       192       194       194       222       204       211       196
dram[25]:        201       193       197       204       193       197       215       200       192       193       191       197       221       199       211       197
dram[26]:        197       191       192       195       198       196       199       196       194       193       194       198       216       201       202       195
dram[27]:        199       191       190       206       201       195       206       200       196       192       196       200       197       205       199       192
dram[28]:        192       191       194       198       199       196       205       203       192       192       194       197       222       200       196       194
dram[29]:        193       196       190       194       203       196       200       197       192       194       196       197       195       193       197       195
dram[30]:        193       196       197       206       205       199       204       200       195       202       194       197       193       195       196       203
dram[31]:        198       202       200       211       208       205       201       195       190       194       194       195       194       195       197       206
Memory Partition 0: 
Cache L2_bank_000:

Cache L2_bank_001:

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6064 n_nop=6064 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6064i bk1: 0a 6064i bk2: 0a 6064i bk3: 0a 6064i bk4: 0a 6064i bk5: 0a 6064i bk6: 0a 6064i bk7: 0a 6064i bk8: 0a 6064i bk9: 0a 6064i bk10: 0a 6064i bk11: 0a 6064i bk12: 0a 6064i bk13: 0a 6064i bk14: 0a 6064i bk15: 0a 6064i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6064 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6064 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6064 
n_nop = 6064 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:

Cache L2_bank_003:

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6064 n_nop=6064 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6064i bk1: 0a 6064i bk2: 0a 6064i bk3: 0a 6064i bk4: 0a 6064i bk5: 0a 6064i bk6: 0a 6064i bk7: 0a 6064i bk8: 0a 6064i bk9: 0a 6064i bk10: 0a 6064i bk11: 0a 6064i bk12: 0a 6064i bk13: 0a 6064i bk14: 0a 6064i bk15: 0a 6064i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6064 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6064 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6064 
n_nop = 6064 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:

Cache L2_bank_005:

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6064 n_nop=6064 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6064i bk1: 0a 6064i bk2: 0a 6064i bk3: 0a 6064i bk4: 0a 6064i bk5: 0a 6064i bk6: 0a 6064i bk7: 0a 6064i bk8: 0a 6064i bk9: 0a 6064i bk10: 0a 6064i bk11: 0a 6064i bk12: 0a 6064i bk13: 0a 6064i bk14: 0a 6064i bk15: 0a 6064i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6064 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6064 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6064 
n_nop = 6064 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:

Cache L2_bank_007:

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6064 n_nop=6064 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6064i bk1: 0a 6064i bk2: 0a 6064i bk3: 0a 6064i bk4: 0a 6064i bk5: 0a 6064i bk6: 0a 6064i bk7: 0a 6064i bk8: 0a 6064i bk9: 0a 6064i bk10: 0a 6064i bk11: 0a 6064i bk12: 0a 6064i bk13: 0a 6064i bk14: 0a 6064i bk15: 0a 6064i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6064 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6064 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6064 
n_nop = 6064 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:

Cache L2_bank_009:

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6064 n_nop=6064 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6064i bk1: 0a 6064i bk2: 0a 6064i bk3: 0a 6064i bk4: 0a 6064i bk5: 0a 6064i bk6: 0a 6064i bk7: 0a 6064i bk8: 0a 6064i bk9: 0a 6064i bk10: 0a 6064i bk11: 0a 6064i bk12: 0a 6064i bk13: 0a 6064i bk14: 0a 6064i bk15: 0a 6064i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6064 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6064 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6064 
n_nop = 6064 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:

Cache L2_bank_011:

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6064 n_nop=6064 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6064i bk1: 0a 6064i bk2: 0a 6064i bk3: 0a 6064i bk4: 0a 6064i bk5: 0a 6064i bk6: 0a 6064i bk7: 0a 6064i bk8: 0a 6064i bk9: 0a 6064i bk10: 0a 6064i bk11: 0a 6064i bk12: 0a 6064i bk13: 0a 6064i bk14: 0a 6064i bk15: 0a 6064i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6064 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6064 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6064 
n_nop = 6064 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:

Cache L2_bank_013:

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6064 n_nop=6064 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6064i bk1: 0a 6064i bk2: 0a 6064i bk3: 0a 6064i bk4: 0a 6064i bk5: 0a 6064i bk6: 0a 6064i bk7: 0a 6064i bk8: 0a 6064i bk9: 0a 6064i bk10: 0a 6064i bk11: 0a 6064i bk12: 0a 6064i bk13: 0a 6064i bk14: 0a 6064i bk15: 0a 6064i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6064 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6064 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6064 
n_nop = 6064 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:

Cache L2_bank_015:

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6064 n_nop=6064 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6064i bk1: 0a 6064i bk2: 0a 6064i bk3: 0a 6064i bk4: 0a 6064i bk5: 0a 6064i bk6: 0a 6064i bk7: 0a 6064i bk8: 0a 6064i bk9: 0a 6064i bk10: 0a 6064i bk11: 0a 6064i bk12: 0a 6064i bk13: 0a 6064i bk14: 0a 6064i bk15: 0a 6064i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6064 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6064 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6064 
n_nop = 6064 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:

Cache L2_bank_017:

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6064 n_nop=6064 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6064i bk1: 0a 6064i bk2: 0a 6064i bk3: 0a 6064i bk4: 0a 6064i bk5: 0a 6064i bk6: 0a 6064i bk7: 0a 6064i bk8: 0a 6064i bk9: 0a 6064i bk10: 0a 6064i bk11: 0a 6064i bk12: 0a 6064i bk13: 0a 6064i bk14: 0a 6064i bk15: 0a 6064i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6064 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6064 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6064 
n_nop = 6064 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:

Cache L2_bank_019:

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6064 n_nop=6064 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6064i bk1: 0a 6064i bk2: 0a 6064i bk3: 0a 6064i bk4: 0a 6064i bk5: 0a 6064i bk6: 0a 6064i bk7: 0a 6064i bk8: 0a 6064i bk9: 0a 6064i bk10: 0a 6064i bk11: 0a 6064i bk12: 0a 6064i bk13: 0a 6064i bk14: 0a 6064i bk15: 0a 6064i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6064 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6064 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6064 
n_nop = 6064 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:

Cache L2_bank_021:

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6064 n_nop=6064 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6064i bk1: 0a 6064i bk2: 0a 6064i bk3: 0a 6064i bk4: 0a 6064i bk5: 0a 6064i bk6: 0a 6064i bk7: 0a 6064i bk8: 0a 6064i bk9: 0a 6064i bk10: 0a 6064i bk11: 0a 6064i bk12: 0a 6064i bk13: 0a 6064i bk14: 0a 6064i bk15: 0a 6064i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6064 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6064 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6064 
n_nop = 6064 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:

Cache L2_bank_023:

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6064 n_nop=6064 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6064i bk1: 0a 6064i bk2: 0a 6064i bk3: 0a 6064i bk4: 0a 6064i bk5: 0a 6064i bk6: 0a 6064i bk7: 0a 6064i bk8: 0a 6064i bk9: 0a 6064i bk10: 0a 6064i bk11: 0a 6064i bk12: 0a 6064i bk13: 0a 6064i bk14: 0a 6064i bk15: 0a 6064i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6064 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6064 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6064 
n_nop = 6064 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:

Cache L2_bank_025:

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6064 n_nop=6064 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6064i bk1: 0a 6064i bk2: 0a 6064i bk3: 0a 6064i bk4: 0a 6064i bk5: 0a 6064i bk6: 0a 6064i bk7: 0a 6064i bk8: 0a 6064i bk9: 0a 6064i bk10: 0a 6064i bk11: 0a 6064i bk12: 0a 6064i bk13: 0a 6064i bk14: 0a 6064i bk15: 0a 6064i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6064 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6064 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6064 
n_nop = 6064 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 13: 
Cache L2_bank_026:

Cache L2_bank_027:

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6064 n_nop=6064 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6064i bk1: 0a 6064i bk2: 0a 6064i bk3: 0a 6064i bk4: 0a 6064i bk5: 0a 6064i bk6: 0a 6064i bk7: 0a 6064i bk8: 0a 6064i bk9: 0a 6064i bk10: 0a 6064i bk11: 0a 6064i bk12: 0a 6064i bk13: 0a 6064i bk14: 0a 6064i bk15: 0a 6064i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6064 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6064 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6064 
n_nop = 6064 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:

Cache L2_bank_029:

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6064 n_nop=6064 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6064i bk1: 0a 6064i bk2: 0a 6064i bk3: 0a 6064i bk4: 0a 6064i bk5: 0a 6064i bk6: 0a 6064i bk7: 0a 6064i bk8: 0a 6064i bk9: 0a 6064i bk10: 0a 6064i bk11: 0a 6064i bk12: 0a 6064i bk13: 0a 6064i bk14: 0a 6064i bk15: 0a 6064i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6064 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6064 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6064 
n_nop = 6064 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 15: 
Cache L2_bank_030:

Cache L2_bank_031:

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6064 n_nop=6064 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6064i bk1: 0a 6064i bk2: 0a 6064i bk3: 0a 6064i bk4: 0a 6064i bk5: 0a 6064i bk6: 0a 6064i bk7: 0a 6064i bk8: 0a 6064i bk9: 0a 6064i bk10: 0a 6064i bk11: 0a 6064i bk12: 0a 6064i bk13: 0a 6064i bk14: 0a 6064i bk15: 0a 6064i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6064 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6064 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6064 
n_nop = 6064 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 16: 
Cache L2_bank_032:

Cache L2_bank_033:

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6064 n_nop=6064 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6064i bk1: 0a 6064i bk2: 0a 6064i bk3: 0a 6064i bk4: 0a 6064i bk5: 0a 6064i bk6: 0a 6064i bk7: 0a 6064i bk8: 0a 6064i bk9: 0a 6064i bk10: 0a 6064i bk11: 0a 6064i bk12: 0a 6064i bk13: 0a 6064i bk14: 0a 6064i bk15: 0a 6064i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6064 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6064 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6064 
n_nop = 6064 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 17: 
Cache L2_bank_034:

Cache L2_bank_035:

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6064 n_nop=6064 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6064i bk1: 0a 6064i bk2: 0a 6064i bk3: 0a 6064i bk4: 0a 6064i bk5: 0a 6064i bk6: 0a 6064i bk7: 0a 6064i bk8: 0a 6064i bk9: 0a 6064i bk10: 0a 6064i bk11: 0a 6064i bk12: 0a 6064i bk13: 0a 6064i bk14: 0a 6064i bk15: 0a 6064i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6064 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6064 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6064 
n_nop = 6064 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 18: 
Cache L2_bank_036:

Cache L2_bank_037:

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6064 n_nop=6064 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6064i bk1: 0a 6064i bk2: 0a 6064i bk3: 0a 6064i bk4: 0a 6064i bk5: 0a 6064i bk6: 0a 6064i bk7: 0a 6064i bk8: 0a 6064i bk9: 0a 6064i bk10: 0a 6064i bk11: 0a 6064i bk12: 0a 6064i bk13: 0a 6064i bk14: 0a 6064i bk15: 0a 6064i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6064 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6064 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6064 
n_nop = 6064 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 19: 
Cache L2_bank_038:

Cache L2_bank_039:

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6064 n_nop=6064 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6064i bk1: 0a 6064i bk2: 0a 6064i bk3: 0a 6064i bk4: 0a 6064i bk5: 0a 6064i bk6: 0a 6064i bk7: 0a 6064i bk8: 0a 6064i bk9: 0a 6064i bk10: 0a 6064i bk11: 0a 6064i bk12: 0a 6064i bk13: 0a 6064i bk14: 0a 6064i bk15: 0a 6064i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6064 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6064 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6064 
n_nop = 6064 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 20: 
Cache L2_bank_040:

Cache L2_bank_041:

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6064 n_nop=6064 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6064i bk1: 0a 6064i bk2: 0a 6064i bk3: 0a 6064i bk4: 0a 6064i bk5: 0a 6064i bk6: 0a 6064i bk7: 0a 6064i bk8: 0a 6064i bk9: 0a 6064i bk10: 0a 6064i bk11: 0a 6064i bk12: 0a 6064i bk13: 0a 6064i bk14: 0a 6064i bk15: 0a 6064i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6064 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6064 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6064 
n_nop = 6064 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 21: 
Cache L2_bank_042:

Cache L2_bank_043:

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6064 n_nop=6064 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6064i bk1: 0a 6064i bk2: 0a 6064i bk3: 0a 6064i bk4: 0a 6064i bk5: 0a 6064i bk6: 0a 6064i bk7: 0a 6064i bk8: 0a 6064i bk9: 0a 6064i bk10: 0a 6064i bk11: 0a 6064i bk12: 0a 6064i bk13: 0a 6064i bk14: 0a 6064i bk15: 0a 6064i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6064 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6064 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6064 
n_nop = 6064 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 22: 
Cache L2_bank_044:

Cache L2_bank_045:

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6064 n_nop=6064 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6064i bk1: 0a 6064i bk2: 0a 6064i bk3: 0a 6064i bk4: 0a 6064i bk5: 0a 6064i bk6: 0a 6064i bk7: 0a 6064i bk8: 0a 6064i bk9: 0a 6064i bk10: 0a 6064i bk11: 0a 6064i bk12: 0a 6064i bk13: 0a 6064i bk14: 0a 6064i bk15: 0a 6064i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6064 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6064 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6064 
n_nop = 6064 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 23: 
Cache L2_bank_046:

Cache L2_bank_047:

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6064 n_nop=6064 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6064i bk1: 0a 6064i bk2: 0a 6064i bk3: 0a 6064i bk4: 0a 6064i bk5: 0a 6064i bk6: 0a 6064i bk7: 0a 6064i bk8: 0a 6064i bk9: 0a 6064i bk10: 0a 6064i bk11: 0a 6064i bk12: 0a 6064i bk13: 0a 6064i bk14: 0a 6064i bk15: 0a 6064i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6064 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6064 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6064 
n_nop = 6064 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 24: 
Cache L2_bank_048:

Cache L2_bank_049:

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6064 n_nop=6064 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6064i bk1: 0a 6064i bk2: 0a 6064i bk3: 0a 6064i bk4: 0a 6064i bk5: 0a 6064i bk6: 0a 6064i bk7: 0a 6064i bk8: 0a 6064i bk9: 0a 6064i bk10: 0a 6064i bk11: 0a 6064i bk12: 0a 6064i bk13: 0a 6064i bk14: 0a 6064i bk15: 0a 6064i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6064 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6064 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6064 
n_nop = 6064 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 25: 
Cache L2_bank_050:

Cache L2_bank_051:

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6064 n_nop=6064 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6064i bk1: 0a 6064i bk2: 0a 6064i bk3: 0a 6064i bk4: 0a 6064i bk5: 0a 6064i bk6: 0a 6064i bk7: 0a 6064i bk8: 0a 6064i bk9: 0a 6064i bk10: 0a 6064i bk11: 0a 6064i bk12: 0a 6064i bk13: 0a 6064i bk14: 0a 6064i bk15: 0a 6064i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6064 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6064 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6064 
n_nop = 6064 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 26: 
Cache L2_bank_052:

Cache L2_bank_053:

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6064 n_nop=6064 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6064i bk1: 0a 6064i bk2: 0a 6064i bk3: 0a 6064i bk4: 0a 6064i bk5: 0a 6064i bk6: 0a 6064i bk7: 0a 6064i bk8: 0a 6064i bk9: 0a 6064i bk10: 0a 6064i bk11: 0a 6064i bk12: 0a 6064i bk13: 0a 6064i bk14: 0a 6064i bk15: 0a 6064i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6064 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6064 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6064 
n_nop = 6064 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 27: 
Cache L2_bank_054:

Cache L2_bank_055:

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6064 n_nop=6064 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6064i bk1: 0a 6064i bk2: 0a 6064i bk3: 0a 6064i bk4: 0a 6064i bk5: 0a 6064i bk6: 0a 6064i bk7: 0a 6064i bk8: 0a 6064i bk9: 0a 6064i bk10: 0a 6064i bk11: 0a 6064i bk12: 0a 6064i bk13: 0a 6064i bk14: 0a 6064i bk15: 0a 6064i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6064 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6064 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6064 
n_nop = 6064 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 28: 
Cache L2_bank_056:

Cache L2_bank_057:

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6064 n_nop=6064 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6064i bk1: 0a 6064i bk2: 0a 6064i bk3: 0a 6064i bk4: 0a 6064i bk5: 0a 6064i bk6: 0a 6064i bk7: 0a 6064i bk8: 0a 6064i bk9: 0a 6064i bk10: 0a 6064i bk11: 0a 6064i bk12: 0a 6064i bk13: 0a 6064i bk14: 0a 6064i bk15: 0a 6064i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6064 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6064 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6064 
n_nop = 6064 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 29: 
Cache L2_bank_058:

Cache L2_bank_059:

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6064 n_nop=6064 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6064i bk1: 0a 6064i bk2: 0a 6064i bk3: 0a 6064i bk4: 0a 6064i bk5: 0a 6064i bk6: 0a 6064i bk7: 0a 6064i bk8: 0a 6064i bk9: 0a 6064i bk10: 0a 6064i bk11: 0a 6064i bk12: 0a 6064i bk13: 0a 6064i bk14: 0a 6064i bk15: 0a 6064i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6064 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6064 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6064 
n_nop = 6064 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 30: 
Cache L2_bank_060:

Cache L2_bank_061:

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6064 n_nop=6064 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6064i bk1: 0a 6064i bk2: 0a 6064i bk3: 0a 6064i bk4: 0a 6064i bk5: 0a 6064i bk6: 0a 6064i bk7: 0a 6064i bk8: 0a 6064i bk9: 0a 6064i bk10: 0a 6064i bk11: 0a 6064i bk12: 0a 6064i bk13: 0a 6064i bk14: 0a 6064i bk15: 0a 6064i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6064 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6064 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6064 
n_nop = 6064 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 31: 
Cache L2_bank_062:

Cache L2_bank_063:

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6064 n_nop=6064 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6064i bk1: 0a 6064i bk2: 0a 6064i bk3: 0a 6064i bk4: 0a 6064i bk5: 0a 6064i bk6: 0a 6064i bk7: 0a 6064i bk8: 0a 6064i bk9: 0a 6064i bk10: 0a 6064i bk11: 0a 6064i bk12: 0a 6064i bk13: 0a 6064i bk14: 0a 6064i bk15: 0a 6064i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6064 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6064 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6064 
n_nop = 6064 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 265, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 242, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 259, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 249, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 265, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 243, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 264, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 242, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 259, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 249, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 265, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 243, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 265, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 243, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 258, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 248, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 265, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 243, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 265, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 244, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 259, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 247, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 264, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 243, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 265, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 245, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 260, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 247, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 263, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 243, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 264, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 245, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 262, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 246, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 262, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 244, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 264, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 245, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 263, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 244, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 262, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 246, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 264, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 245, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 264, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 243, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 260, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 247, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 265, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 245, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 265, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 370, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 259, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 248, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 263, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 244, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 256, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 250, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 251, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 257, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 256, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 251, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 249, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 257, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 16368
L2_total_cache_misses = 0
L2_total_cache_miss_rate = 0.0000
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 16368
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 16368
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.032
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=16368
icnt_total_pkts_simt_to_mem=16368
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 16368
Req_Network_cycles = 8076
Req_Network_injected_packets_per_cycle =       2.0267 
Req_Network_conflicts_per_cycle =       0.9659
Req_Network_conflicts_per_cycle_util =      11.9647
Req_Bank_Level_Parallism =      25.1043
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0918
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0317

Reply_Network_injected_packets_num = 16368
Reply_Network_cycles = 8076
Reply_Network_injected_packets_per_cycle =        2.0267
Reply_Network_conflicts_per_cycle =        0.2098
Reply_Network_conflicts_per_cycle_util =       2.5823
Reply_Bank_Level_Parallism =      24.9512
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0074
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0253
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 44 sec (44 sec)
gpgpu_simulation_rate = 100634 (inst/sec)
gpgpu_simulation_rate = 183 (cycle/sec)
gpgpu_silicon_slowdown = 6185792x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
event update
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
event update
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd6e0125a8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd6e0125a4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd6e0125a0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd6e01259c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd6e012590..

GPGPU-Sim PTX: cudaLaunch for 0x0x4042a4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z31histo_intermediates_kernel_nvmaP5uint2jjjPj'...
GPGPU-Sim PTX: Finding dominators for '_Z31histo_intermediates_kernel_nvmaP5uint2jjjPj'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z31histo_intermediates_kernel_nvmaP5uint2jjjPj'...
GPGPU-Sim PTX: Finding postdominators for '_Z31histo_intermediates_kernel_nvmaP5uint2jjjPj'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z31histo_intermediates_kernel_nvmaP5uint2jjjPj'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z31histo_intermediates_kernel_nvmaP5uint2jjjPj'...
GPGPU-Sim PTX: reconvergence points for _Z31histo_intermediates_kernel_nvmaP5uint2jjjPj...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1778 (histo.1.sm_70.ptx:1041) @%p3 bra BB5_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17e8 (histo.1.sm_70.ptx:1058) add.s32 %r3, %r54, %r48;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1878 (histo.1.sm_70.ptx:1076) @%p6 bra BB5_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18e8 (histo.1.sm_70.ptx:1093) add.s32 %r6, %r3, %r48;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1970 (histo.1.sm_70.ptx:1110) @%p9 bra BB5_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19e0 (histo.1.sm_70.ptx:1127) add.s32 %r9, %r6, %r48;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1a68 (histo.1.sm_70.ptx:1144) @%p12 bra BB5_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ad8 (histo.1.sm_70.ptx:1161) add.s32 %r12, %r9, %r48;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1b60 (histo.1.sm_70.ptx:1178) @%p15 bra BB5_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1bd0 (histo.1.sm_70.ptx:1195) add.s32 %r15, %r12, %r48;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1c58 (histo.1.sm_70.ptx:1212) @%p18 bra BB5_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1cc8 (histo.1.sm_70.ptx:1229) add.s32 %r18, %r15, %r48;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1d50 (histo.1.sm_70.ptx:1246) @%p21 bra BB5_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1dc0 (histo.1.sm_70.ptx:1263) add.s32 %r21, %r18, %r48;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x1e48 (histo.1.sm_70.ptx:1280) @%p24 bra BB5_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1eb8 (histo.1.sm_70.ptx:1297) add.s32 %r24, %r21, %r48;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x1f40 (histo.1.sm_70.ptx:1314) @%p27 bra BB5_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1fb0 (histo.1.sm_70.ptx:1331) add.s32 %r27, %r24, %r48;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x2038 (histo.1.sm_70.ptx:1348) @%p30 bra BB5_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20a8 (histo.1.sm_70.ptx:1365) add.s32 %r30, %r27, %r48;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x2130 (histo.1.sm_70.ptx:1382) @%p33 bra BB5_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21a0 (histo.1.sm_70.ptx:1399) add.s32 %r33, %r30, %r48;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x2228 (histo.1.sm_70.ptx:1416) @%p36 bra BB5_24;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2298 (histo.1.sm_70.ptx:1433) add.s32 %r36, %r33, %r48;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x2320 (histo.1.sm_70.ptx:1450) @%p39 bra BB5_26;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2390 (histo.1.sm_70.ptx:1467) add.s32 %r39, %r36, %r48;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x2418 (histo.1.sm_70.ptx:1484) @%p42 bra BB5_28;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2488 (histo.1.sm_70.ptx:1501) add.s32 %r42, %r39, %r48;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x2510 (histo.1.sm_70.ptx:1518) @%p45 bra BB5_30;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2580 (histo.1.sm_70.ptx:1535) add.s32 %r45, %r42, %r48;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x2608 (histo.1.sm_70.ptx:1552) @%p48 bra BB5_32;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2678 (histo.1.sm_70.ptx:1569) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z31histo_intermediates_kernel_nvmaP5uint2jjjPj
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z31histo_intermediates_kernel_nvmaP5uint2jjjPj'.
GPGPU-Sim PTX: pushing kernel '_Z31histo_intermediates_kernel_nvmaP5uint2jjjPj' to stream 0, gridDim= (65,1,1) blockDim = (498,1,1) 
GPGPU-Sim uArch: Shader 64 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmaP5uint2jjjPj'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 65 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmaP5uint2jjjPj'
GPGPU-Sim uArch: Shader 66 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmaP5uint2jjjPj'
GPGPU-Sim uArch: Shader 67 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmaP5uint2jjjPj'
GPGPU-Sim uArch: Shader 68 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmaP5uint2jjjPj'
GPGPU-Sim uArch: Shader 69 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmaP5uint2jjjPj'
GPGPU-Sim uArch: Shader 70 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmaP5uint2jjjPj'
GPGPU-Sim uArch: Shader 71 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmaP5uint2jjjPj'
GPGPU-Sim uArch: Shader 72 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmaP5uint2jjjPj'
GPGPU-Sim uArch: Shader 73 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmaP5uint2jjjPj'
GPGPU-Sim uArch: Shader 74 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmaP5uint2jjjPj'
GPGPU-Sim uArch: Shader 75 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmaP5uint2jjjPj'
GPGPU-Sim uArch: Shader 76 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmaP5uint2jjjPj'
GPGPU-Sim uArch: Shader 77 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmaP5uint2jjjPj'
GPGPU-Sim uArch: Shader 78 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmaP5uint2jjjPj'
GPGPU-Sim uArch: Shader 79 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmaP5uint2jjjPj'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmaP5uint2jjjPj'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmaP5uint2jjjPj'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmaP5uint2jjjPj'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmaP5uint2jjjPj'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmaP5uint2jjjPj'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmaP5uint2jjjPj'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmaP5uint2jjjPj'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmaP5uint2jjjPj'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmaP5uint2jjjPj'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmaP5uint2jjjPj'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmaP5uint2jjjPj'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmaP5uint2jjjPj'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmaP5uint2jjjPj'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmaP5uint2jjjPj'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmaP5uint2jjjPj'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmaP5uint2jjjPj'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmaP5uint2jjjPj'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmaP5uint2jjjPj'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmaP5uint2jjjPj'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmaP5uint2jjjPj'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmaP5uint2jjjPj'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmaP5uint2jjjPj'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmaP5uint2jjjPj'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmaP5uint2jjjPj'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmaP5uint2jjjPj'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmaP5uint2jjjPj'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmaP5uint2jjjPj'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmaP5uint2jjjPj'
GPGPU-Sim uArch: Shader 28 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmaP5uint2jjjPj'
GPGPU-Sim uArch: Shader 29 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmaP5uint2jjjPj'
GPGPU-Sim uArch: Shader 30 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmaP5uint2jjjPj'
GPGPU-Sim uArch: Shader 31 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmaP5uint2jjjPj'
GPGPU-Sim uArch: Shader 32 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmaP5uint2jjjPj'
GPGPU-Sim uArch: Shader 33 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmaP5uint2jjjPj'
GPGPU-Sim uArch: Shader 34 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmaP5uint2jjjPj'
GPGPU-Sim uArch: Shader 35 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmaP5uint2jjjPj'
GPGPU-Sim uArch: Shader 36 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmaP5uint2jjjPj'
GPGPU-Sim uArch: Shader 37 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmaP5uint2jjjPj'
GPGPU-Sim uArch: Shader 38 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmaP5uint2jjjPj'
GPGPU-Sim uArch: Shader 39 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmaP5uint2jjjPj'
GPGPU-Sim uArch: Shader 40 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmaP5uint2jjjPj'
GPGPU-Sim uArch: Shader 41 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmaP5uint2jjjPj'
GPGPU-Sim uArch: Shader 42 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmaP5uint2jjjPj'
GPGPU-Sim uArch: Shader 43 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmaP5uint2jjjPj'
GPGPU-Sim uArch: Shader 44 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmaP5uint2jjjPj'
GPGPU-Sim uArch: Shader 45 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmaP5uint2jjjPj'
GPGPU-Sim uArch: Shader 46 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmaP5uint2jjjPj'
GPGPU-Sim uArch: Shader 47 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmaP5uint2jjjPj'
GPGPU-Sim uArch: Shader 48 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmaP5uint2jjjPj'
Destroy streams for kernel 2: size 0
kernel_name = _Z31histo_intermediates_kernel_nvmaP5uint2jjjPj 
kernel_launch_uid = 2 
gpu_sim_cycle = 18631
gpu_sim_insn = 16185000
gpu_ipc =     868.7134
gpu_tot_sim_cycle = 26707
gpu_tot_sim_insn = 20612904
gpu_tot_ipc =     771.8165
gpu_tot_issued_cta = 129
gpu_occupancy = 23.8510% 
gpu_tot_occupancy = 22.8826% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =      15.2391
partiton_level_parallism_total  =      11.2438
partiton_level_parallism_util =      22.5423
partiton_level_parallism_util_total  =      22.6684
L2_BW  =     552.0218 GB/Sec
L2_BW_total  =     407.2952 GB/Sec
gpu_total_sim_rate=118464
############## bottleneck_stats #############
cycles: core 18631, icnt 18631, l2 18631, dram 13989
gpu_ipc	868.713
gpu_tot_issued_cta = 129, average cycles = 144
n_dram_writes	 0, n_dram_reads	 0
n_GLOBAL_ACC_R	 129480 
n_LOCAL_ACC_R	 0 
n_CONST_ACC_R	 0 
n_TEXTURE_ACC_R	 0 
n_GLOBAL_ACC_W	 0 
n_LOCAL_ACC_W	 0 
n_L1_WRBK_ACC	 0 
n_L2_WRBK_ACC	 5627 
n_L1_WR_ALLOC_R	 0 
n_L2_WR_ALLOC_R	 0 

n_sm	 80, n_schedulers	 4
scheduler util	0.090	65
L1D data util	0.762	65	0.940	2
L1D tag util	0.196	65	0.241	0
L2 data util	0.446	64	0.448	25
L2 tag util	0.238	64	0.238	7
n_l2_access	 283920
icnt s2m util	0.000	0	0.000	7	flits per packet: -nan
icnt m2s util	0.000	0	0.000	7	flits per packet: -nan
sum=0
n_mem	 32
dram util	0.340	32	0.342	20

latency_l1_hit:	5320, num_l1_reqs:	266
L1 hit latency:	20
latency_dram:	107325507, num_dram_reqs:	283920
DRAM latency:	378

n_reg	65536, n_smem	98304, n_thread	2048, n_tb	32
reg file	0.750
smem size	0.000
thread slot	1.000
TB slot    	0.125
L1I tag util	0.180	65	0.222	0

n_mem_pipe	1, n_sp_pipe	4, n_sfu_pipe	4
mem pipe util	0.036	65	0.045	0
sp pipe util	0.000	0	0.000	0
sfu pipe util	0.000	0	0.000	0
ldst mem cycle	0.000	0	0.000	0

smem port	0.000	0

n_reg_bank	16
reg port	0.077	16	0.085	6
L1D tag util	0.196	65	0.241	0
L1D fill util	0.087	65	0.107	0
n_l1d_mshr	4096
L1D mshr util	0.012	65
n_l1d_missq	16
L1D missq util	0.012	65
L1D hit rate	0.001
L1D miss rate	0.999
L1D rsfail rate	0.000
L2 tag util	0.238	64	0.238	7
L2 fill util	0.109	64	0.109	0
n_l2_mshr	192
n_l2_missq	32
L2 mshr util	0.217	64	0.231	48
L2 missq util	0.004	64	0.004	29
L2 hit rate	0.000
L2 miss rate	1.000
L2 rsfail rate	0.000

dram activity	0.603	32	0.615	12

load trans eff	0.470
load trans sz	32.000
load_useful_bytes 2071680, load_transaction_bytes 4409600, icnt_m2s_bytes 0
n_gmem_load_insns 16640, n_gmem_load_accesses 137800
n_smem_access_insn 0, n_smem_accesses 0

tmp_counter/12	0.246

run 0.046, fetch 0.017, sync 0.017, control 0.000, data 0.918, struct 0.001
############ end_bottleneck_stats #############

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 5002, Miss = 4749, Miss_rate = 0.949, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 5128, Miss = 4812, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 5130, Miss = 4775, Miss_rate = 0.931, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 5130, Miss = 4811, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 5130, Miss = 4809, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 5130, Miss = 4813, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 5130, Miss = 4804, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 5130, Miss = 4812, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 5002, Miss = 4738, Miss_rate = 0.947, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 5128, Miss = 4808, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 5130, Miss = 4810, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 5130, Miss = 4808, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 5130, Miss = 4802, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 5130, Miss = 4812, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 5130, Miss = 4812, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 5130, Miss = 4811, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 5002, Miss = 4748, Miss_rate = 0.949, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 5128, Miss = 4807, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 5130, Miss = 4810, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 5130, Miss = 4810, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 5130, Miss = 4809, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 5130, Miss = 4808, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 5130, Miss = 4811, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 5130, Miss = 4811, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 5002, Miss = 4749, Miss_rate = 0.949, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 5128, Miss = 4801, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 5130, Miss = 4809, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 5130, Miss = 4810, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 5130, Miss = 4811, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 5130, Miss = 4810, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 5130, Miss = 4808, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 5130, Miss = 4806, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 5002, Miss = 4748, Miss_rate = 0.949, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 5128, Miss = 4805, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 5130, Miss = 4810, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 5130, Miss = 4806, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 5130, Miss = 4812, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 5130, Miss = 4801, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 5130, Miss = 4798, Miss_rate = 0.935, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 5130, Miss = 4780, Miss_rate = 0.932, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 5002, Miss = 4748, Miss_rate = 0.949, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 5128, Miss = 4792, Miss_rate = 0.934, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 5130, Miss = 4812, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 5130, Miss = 4802, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 5130, Miss = 4803, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 5130, Miss = 4799, Miss_rate = 0.935, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 5130, Miss = 4811, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 5130, Miss = 4802, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 5002, Miss = 4742, Miss_rate = 0.948, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 632, Miss = 313, Miss_rate = 0.495, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 634, Miss = 316, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 634, Miss = 314, Miss_rate = 0.495, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 634, Miss = 316, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 634, Miss = 315, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 634, Miss = 316, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 634, Miss = 315, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 506, Miss = 253, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 632, Miss = 316, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 634, Miss = 317, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 634, Miss = 314, Miss_rate = 0.495, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 634, Miss = 316, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 634, Miss = 317, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 634, Miss = 317, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 634, Miss = 317, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 4496, Miss = 4495, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 4496, Miss = 4495, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 4496, Miss = 4496, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 4496, Miss = 4494, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 4496, Miss = 4494, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 4496, Miss = 4496, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 4496, Miss = 4495, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 4496, Miss = 4496, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 4496, Miss = 4494, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 4496, Miss = 4488, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 4496, Miss = 4493, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 4496, Miss = 4494, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 4496, Miss = 4495, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 4496, Miss = 4496, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 4496, Miss = 4490, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 4496, Miss = 4496, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 331776
	L1D_total_cache_misses = 311654
	L1D_total_cache_miss_rate = 0.9394
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.020
	L1D_cache_fill_port_util = 0.142
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 20122
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 114709
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 42505
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 154440
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 177336
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 154440

Total_core_cache_fail_stats:
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
732, 673, 665, 665, 657, 657, 657, 657, 649, 649, 649, 649, 649, 649, 649, 649, 
gpgpu_n_tot_thrd_icount = 21880832
gpgpu_n_tot_w_icount = 683776
gpgpu_n_stall_shd_mem = 273664
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 145848
gpgpu_n_mem_write_global = 154440
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 776992
gpgpu_n_store_insn = 1035840
gpgpu_n_shmem_insn = 261632
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 227784
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 273664
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:18933	W0_Idle:294062	W0_Scoreboard:3115425	W1:1216	W2:512	W3:0	W4:512	W5:0	W6:0	W7:1152	W8:512	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:512	W17:0	W18:33540	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:645820
single_issue_nums: WS0:174032	WS1:170256	WS2:169744	WS3:169744	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1165760 {8:145720,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6177600 {40:154440,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 5120 {40:128,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 5828800 {40:145720,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1235520 {8:154440,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 5120 {40:128,}
maxmflatency = 1282 
max_icnt2mem_latency = 199 
maxmrqlatency = 617 
max_icnt2sh_latency = 41 
averagemflatency = 367 
avg_icnt2mem_latency = 35 
avg_mrq_latency = 28 
avg_icnt2sh_latency = 3 
mrq_lat_table:24934 	16753 	11584 	10666 	16467 	41405 	9349 	3369 	577 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	167221 	81579 	50111 	1377 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	77 	16 	19 	184786 	91123 	21608 	2659 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	214494 	58265 	22951 	4456 	122 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	6 	24 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[11]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[12]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[13]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[14]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[15]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[16]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[17]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[18]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[19]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[20]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[21]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[22]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[23]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[24]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[25]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[26]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[27]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[28]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[29]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[30]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[31]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:      5666      5565      5554      5846      5562      5587      5706      5538      5692      5557      5591      5707      5577      5641      5746      5619 
dram[1]:      5543      5703      5715      5858      5538      5649      5734      5559      5603      5720      5676      5625      5645      5605      5541      5539 
dram[2]:      5582      5621      5658      5827      5550      5554      5695      5579      5538      5792      5736      5680      5723      5659      5569      5625 
dram[3]:      5605      5543      5798      5848      5691      5657      5802      5539      5597      5590      5575      5675      5554      5550      5641      5581 
dram[4]:      5538      5605      5631      5593      5655      5703      5883      5565      5559      5539      5590      5756      5708      5657      5591      5627 
dram[5]:      5587      5627      5551      5539      5591      5647      5803      5668      5629      5597      5538      5702      5688      5583      5738      5562 
dram[6]:      5645      5714      5587      5606      5602      5589      5834      5623      5559      5561      5538      5710      5746      5539      5756      5667 
dram[7]:      5603      5573      5609      5555      5598      5583      5808      5668      5601      5618      5546      5633      5599      5605      5627      5558 
dram[8]:      5554      5731      5711      5653      5541      5538      5605      5582      5760      5562      5629      5826      5546      5587      5847      5603 
dram[9]:      5593      5655      5574      5559      5599      5630      5539      5589      5716      5660      5563      5775      5650      5633      5804      5538 
dram[10]:      5609      5764      5752      5599      5671      5663      5590      5539      5569      5579      5635      5719      5659      5550      5832      5543 
dram[11]:      5539      5788      5554      5615      5649      5617      5575      5558      5603      5605      5622      5846      5730      5660      5856      5579 
dram[12]:      5565      5768      5599      5538      5714      5559      5658      5645      5539      5542      5589      5609      5602      5719      5872      5603 
dram[13]:      5668      5754      5538      5641      5718      5585      5559      5625      5562      5590      5618      5539      5752      5667      5858      5555 
dram[14]:      5639      5855      5574      5567      5766      5571      5645      5682      5704      5742      5538      5635      5578      5594      5884      5559 
dram[15]:      5675      5822      5538      5646      5788      5541      5629      5696      5583      5611      5594      5574      5603      5605      5888      5747 
dram[16]:      5687      5808      5601      5587      5750      5562      5542      5776      5650      5660      5716      5662      5538      5541      5586      5614 
dram[17]:      5752      5871      5555      5653      5712      5539      5629      5622      5614      5690      5582      5565      5635      5567      5538      5546 
dram[18]:      5583      5574      5623      5720      5847      5563      5609      5542      5538      5779      5554      5649      5716      5691      5602      5610 
dram[19]:      5617      5538      5546      5675      5818      5653      5667      5574      5561      5732      5716      5586      5646      5613      5582      5615 
dram[20]:      5539      5586      5595      5566      5807      5627      5567      5599      5578      5732      5774      5538      5562      5671      5668      5651 
dram[21]:      5562      5561      5626      5539      5855      5664      5730      5659      5538      5649      5602      5621      5751      5582      5559      5585 
dram[22]:      5726      5646      5539      5617      5603      5597      5758      5561      5562      5832      5594      5575      5787      5538      5629      5682 
dram[23]:      5605      5562      5570      5582      5543      5539      5688      5690      5645      5830      5538      5646      5679      5603      5613      5682 
dram[24]:      5626      5645      5759      5611      5593      5598      5672      5582      5590      5790      5597      5561      5718      5539      5538      5752 
dram[25]:      5607      5609      5651      5561      5581      5582      5538      5539      5557      5863      5764      5662      5804      5618      5623      5752 
dram[26]:      5542      5538      5704      5666      5653      5645      5553      5615      5589      5602      5629      5732      5863      5559      5585      5751 
dram[27]:      5590      5609      5732      5591      5561      5550      5610      5570      5633      5538      5553      5658      5840      5618      5686      5730 
dram[28]:      5541      5593      5791      5542      5663      5653      5595      5625      5538      5609      5610      5699      5770      5557      5570      5855 
dram[29]:      5617      5610      5827      5570      5582      5723      5704      5549      5727      5559      5579      5538      5858      5625      5668      5782 
dram[30]:      5579      5565      5731      5539      5538      5672      5695      5623      5719      5611      5542      5561      5625      5605      5774      5796 
dram[31]:      5647      5638      5649      5595      5597      5587      5598      5766      5631      5555      5561      5602      5538      5542      5700      5852 
average row accesses per activate:
dram[0]:  6.302326  8.375000  8.677420 10.076923  7.243243  7.823529  9.214286  8.866667  8.212121  7.583333  6.725000  6.897436  6.897436  8.000000  8.500000  7.117647 
dram[1]:  7.378378  8.343750  7.882353  9.357142  7.243243  8.800000  9.518518  8.866667  7.351351  7.800000  5.955555  7.052631  6.923077  8.121212  8.777778  7.333333 
dram[2]:  7.000000  7.852941  8.866667  9.000000  7.189189  8.516129  9.592592  7.882353  7.714286  7.051282  7.416667  6.820513  6.948718  7.243243  8.172414  7.117647 
dram[3]:  7.828571  8.406250  7.444445  8.666667  8.733334  8.250000  8.700000  7.657143  7.527778  6.974359  5.911111  8.312500  7.297297  8.060606  8.275862  7.176471 
dram[4]:  7.263158  7.500000  7.852941  8.600000  8.733334  8.800000  8.931034  8.181818  8.000000  6.756098  8.121212  8.281250  9.500000  9.428572  7.966667  8.133333 
dram[5]:  6.707317  8.612904  7.216216  7.909091  8.387096  7.361111 10.750000  7.297297  8.531250  7.000000  7.882353  6.947369  8.933333  7.764706  8.814815  7.176471 
dram[6]:  6.682927  8.090909  7.823529  8.666667  8.187500  9.464286  9.250000  7.105263  7.297297  7.800000  7.500000  6.897436  7.243243 10.153846  7.677419  8.133333 
dram[7]:  7.857143  8.343750  7.270270  7.485714  8.451612  8.281250  8.600000  7.297297 10.384615  7.351351  6.897436  7.052631  9.206897  9.103448  9.440000  7.625000 
dram[8]:  7.131579  6.575000  7.216216  8.250000  9.392858  9.103448  9.923077  7.714286  7.941176  8.966666  6.948718  7.823529  8.833333  8.121212  8.740741  6.942857 
dram[9]:  6.923077  8.800000  8.090909  8.800000  9.666667  8.580646  9.000000  8.181818  7.941176  7.500000  7.105263  6.973684  8.000000  7.882353  6.970588  8.133333 
dram[10]:  8.029411  8.548388  7.444445  7.514286  9.357142 10.230769  9.000000  7.500000  6.609756  7.941176  7.157895  8.060606  7.939394  7.324324  8.814815  6.971428 
dram[11]:  8.212121  8.060606  8.645162  9.428572 10.560000  7.600000  9.034483  8.000000  8.029411  6.302326  6.800000  8.800000  8.187500  8.406250  9.916667  7.625000 
dram[12]:  7.885714  7.243243  8.645162 10.115385  8.666667  8.580646  9.034483  7.555555  6.500000  7.742857  8.437500  8.060606  8.419354  7.052631  8.500000  7.625000 
dram[13]:  7.583333  7.444445  8.645162  8.483871 10.440000  7.823529  9.357142  8.000000  6.133333  7.184210  7.941176  6.846154  8.700000  7.000000  7.437500  7.870968 
dram[14]:  6.595238  8.933333  7.472222  8.866667  7.400000  8.312500  8.451612  7.771429  7.025641  7.324324  7.555555  7.189189  7.878788  7.416667  8.500000  9.230769 
dram[15]:  7.583333  7.600000  7.297297  8.060606  8.965517  7.416667  9.034483  7.555555  6.227273  8.437500  7.611111  7.052631  8.156250  7.571429  9.153846  7.806452 
dram[16]:  6.547619  7.189189  8.966666  7.600000  8.451612  6.404762  8.187500  7.555555  6.750000  8.645162  6.948718  6.897436  8.451612  6.725000  8.814815  7.468750 
dram[17]:  6.395349  8.548388  8.933333  8.090909  7.277778  8.121212  8.733334  7.131579  8.375000  6.585366  5.934783  6.090909  8.250000  7.105263  8.500000  8.344828 
dram[18]:  7.076923  7.026316  9.137931  8.312500  8.733334  8.181818  8.516129  7.771429  7.911765  7.685714  7.131579  6.380952  7.764706  7.882353  7.437500  7.741935 
dram[19]:  6.900000  7.078948  8.250000  7.361111  7.676471  8.645162  9.103448  6.428571  8.212121  6.974359  6.800000  7.444445  8.000000  7.657143  8.000000  8.535714 
dram[20]:  7.263158  7.657143  8.312500  7.542857  8.387096  6.871795  9.103448  8.406250  7.583333  7.432433  6.800000  6.871795  8.250000  7.852941  7.058824  8.814815 
dram[21]:  7.459459  7.742857  7.388889  7.794117  7.705883  8.866667  9.777778  6.923077  8.058824  8.303030  7.052631  8.090909  8.733334  7.852941  7.272727 10.727273 
dram[22]:  7.000000  7.105263  9.103448  7.542857  9.000000  8.090909  9.103448  7.657143  7.666667  7.405406  7.941176  7.105263  8.483871  7.685714  8.571428  8.172414 
dram[23]:  6.974359  6.775000  9.103448  7.628572  8.000000  8.312500  8.800000  8.312500  7.666667  8.272727  6.560976  7.714286  8.833333  7.685714  7.058824  9.076923 
dram[24]:  6.500000  6.725000  8.483871  8.900000  9.428572  9.500000  8.800000  8.833333  7.051282  8.303030  7.052631  6.302326  9.137931  7.882353  8.000000  8.068966 
dram[25]:  7.742857  7.685714 10.076923  8.580646  9.777778  8.933333  9.103448  8.250000  7.666667  6.800000  6.428571  7.941176  7.388889  8.375000  8.888889  8.071428 
dram[26]:  7.000000  8.933333  8.965517  9.206897  9.428572  8.060606  8.516129  8.516129  6.318182  7.025641  7.243243  6.136364  8.281250  7.911765  7.562500  9.956522 
dram[27]:  7.555555  6.775000 10.360000  9.500000  8.000000  7.764706  7.600000  8.516129  5.714286  7.432433  7.189189  6.560976  7.764706  8.121212  7.562500  9.200000 
dram[28]:  7.405406  7.771429 11.304348  9.103448  9.357142  6.794872  8.312500  9.392858  6.804878  7.405406  6.973684  6.585366  9.034483  7.628572  7.363636  8.407408 
dram[29]:  7.351351  8.242424  9.555555  8.312500  8.187500  8.250000  9.851851  9.068966  6.534883  6.227273  7.628572  7.714286  8.733334  7.852941  7.806452  9.416667 
dram[30]:  8.000000  6.634146  9.034483  7.444445  8.733334  7.333333  8.580646  7.764706  6.780488  7.828571  8.645162  7.270270  8.733334  6.794872  7.806452 10.272727 
dram[31]:  7.270270  7.555555  8.700000  7.882353  7.939394  6.162791  8.312500  8.733334  7.459459  8.000000  7.105263  6.750000  7.333333  7.764706  8.344828  9.416667 
average row locality = 135107/17217 = 7.847302
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[1]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[2]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[3]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[4]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[5]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[6]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[7]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[8]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[9]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[10]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[11]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[12]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[13]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[14]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[15]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[16]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[17]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[18]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[19]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[20]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[21]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[22]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[23]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[24]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[25]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       224 
dram[26]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       224 
dram[27]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       224 
dram[28]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       224 
dram[29]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       224 
dram[30]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       224 
dram[31]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       224 
total dram reads = 129480
bank skew: 256/224 = 1.14
chip skew: 4048/4040 = 1.00
number of total write accesses:
dram[0]:        60        48        52        24        48        40         8        40        60        68        52        52        52        32        24        40 
dram[1]:        68        44        48        24        48        32         4        40        64        68        48        48        56        48        20        40 
dram[2]:        68        44        40        20        40        32        12        48        56        76        44        40        60        48        20        40 
dram[3]:        72        52        48        16        24        32        20        48        60        64        40        40        56        40        32        48 
dram[4]:        80        56        44         8        24        32        12        56        64        84        48        36        40        32        28        48 
dram[5]:        76        44        44        20        16        36         8        56        68        68        48        32        48        32        24        48 
dram[6]:        72        44        40        16        24        36        12        56        56        68        56        52        48        32        24        48 
dram[7]:        76        44        52        24        24        36         8        56        56        64        52        48        44        32        16        48 
dram[8]:        60        28        44        32        28        32         8        56        56        52        60        40        36        48        16        44 
dram[9]:        56        32        44        32        20        40        20        56        56        56        56        36        32        48        20        48 
dram[10]:        68        36        48        28        24        40        20        56        60        56        64        40        24        60        24        48 
dram[11]:        60        40        48        32        32        40        24        64        68        60        64        32        24        52        24        48 
dram[12]:        80        48        48        28        16        40        24        64        68        60        56        40        20        48        24        48 
dram[13]:        68        48        48        28        20        40        24        64        80        68        56        44        20        40        24        48 
dram[14]:        84        48        52        40        12        40        24        64        72        60        64        40        16        44        24        32 
dram[15]:        68        40        56        40        16        44        24        64        72        56        72        48        20        36        24        40 
dram[16]:        76        40        52        40        24        52        24        64        56        48        60        52        24        52        24        28 
dram[17]:        76        36        48        44        24        48        24        60        48        56        68        48        32        56        24        40 
dram[18]:        80        44        36        40        24        56        32        64        52        52        60        48        32        48        24        32 
dram[19]:        80        52        32        36        20        48        32        56        60        64        64        48        32        48        32        28 
dram[20]:        80        48        40        32        16        48        32        52        68        76        64        48        32        44        32        24 
dram[21]:        80        60        40        36        24        40        32        56        72        72        48        44        24        44        32        16 
dram[22]:        68        56        32        32        20        44        32        48        80        72        56        56        28        52        32        20 
dram[23]:        64        60        32        44        32        40        32        40        80        68        52        56        36        52        32        16 
dram[24]:        68        52        28        44        32        40        32        36        76        72        48        60        36        48        32         8 
dram[25]:        60        52        24        40        32        48        32        32        80        64        56        56        40        48        32         8 
dram[26]:        68        48        16        44        32        40        32        32        88        72        48        56        36        52        40        20 
dram[27]:        64        60        12        40        32        32        40        32        96        76        40        52        32        48        40        24 
dram[28]:        72        64        16        32        24        36        40        28        92        72        36        56        24        44        44        12 
dram[29]:        64        64         8        40        24        32        40        28       100        72        44        56        24        44        40         8 
dram[30]:        64        64        24        48        24        32        40        32        88        72        48        52        24        36        40         8 
dram[31]:        52        64        20        48        24        36        40        24        80        64        56        56        32        32        40         8 
total dram writes = 22508
bank skew: 100/4 = 25.00
chip skew: 736/640 = 1.15
average mf latency per bank:
dram[0]:        691       704       713       762       703       722       811       735       706       659       709       698       704       736       759       726
dram[1]:        671       718       709       761       712       755       817       723       675       663       723       704       705       708       755       718
dram[2]:        653       713       732       770       716       730       780       692       673       645       734       733       676       693       750       734
dram[3]:        674       692       742       793       786       781       776       715       704       666       752       745       716       739       729       746
dram[4]:        655       694       740       811       774       793       815       691       705       637       738       748       748       747       764       744
dram[5]:        672       743       739       795       805       774       850       705       695       680       714       766       717       775       771       742
dram[6]:        678       733       731       805       770       758       821       687       721       659       706       706       711       760       781       731
dram[7]:        657       734       709       760       766       748       831       695       709       664       699       697       704       756       797       717
dram[8]:        683       777       740       742       751       764       820       683       706       688       698       722       733       708       795       726
dram[9]:        689       769       740       752       778       749       791       676       724       686       698       751       746       711       786       700
dram[10]:        649       752       725       757       780       727       763       681       690       668       666       725       759       672       771       694
dram[11]:        681       722       703       736       751       735       760       668       657       669       677       753       762       706       761       718
dram[12]:        643       716       710       742       797       740       777       671       686       670       694       721       779       722       775       722
dram[13]:        687       715       701       772       781       730       774       674       652       657       680       724       774       774       782       721
dram[14]:        640       727       696       716       806       724       794       684       682       688       672       740       777       725       777       757
dram[15]:        676       736       685       729       802       709       775       683       690       693       648       717       759       763       805       737
dram[16]:        666       732       695       735       776       693       773       685       717       724       698       707       754       716       760       766
dram[17]:        660       748       698       728       769       692       768       673       713       686       666       719       729       704       767       724
dram[18]:        630       713       731       750       782       684       735       656       698       694       677       723       735       719       784       742
dram[19]:        638       695       755       731       796       711       733       684       681       656       672       715       723       722       769       752
dram[20]:        658       700       724       734       795       710       772       678       659       643       674       714       739       744       746       761
dram[21]:        660       677       728       732       773       736       763       688       650       654       704       725       745       741       755       773
dram[22]:        681       684       746       761       802       714       774       703       643       668       687       707       749       724       779       774
dram[23]:        697       679       749       736       743       715       760       727       641       668       699       695       732       696       756       771
dram[24]:        702       727       787       747       793       734       793       759       661       680       726       749       758       718       790       813
dram[25]:        694       708       784       753       797       704       779       765       646       709       719       728       744       710       766       906
dram[26]:        676       720       794       740       754       739       766       748       640       660       700       741       770       709       756       764
dram[27]:        680       700       793       735       777       764       756       754       615       647       729       740       758       724       746       752
dram[28]:        664       711       797       761       794       737       764       767       612       666       741       727       792       727       736       810
dram[29]:        673       704       818       745       789       745       761       786       623       674       712       716       790       714       745       833
dram[30]:        688       726       795       721       792       742       784       762       629       683       710       729       782       748       763       833
dram[31]:        723       718       795       719       804       751       755       794       652       700       697       729       760       754       769       822
maximum mf latency per bank:
dram[0]:       1007       910      1141       975       892      1092       979      1008      1076       936      1029       962      1001       966      1064       999
dram[1]:       1211       965      1028       937      1014      1099       898       878       946       930      1001       985      1011      1046       913       906
dram[2]:       1137      1040      1074      1056       938       861      1015       997      1020      1007      1067      1105       957      1000       892      1109
dram[3]:       1153       936      1062       942      1006       983       903      1132      1096      1006      1060       991      1055       959       965      1095
dram[4]:       1187      1067      1140      1009       946      1039      1048      1109      1131      1038      1077      1004      1070       936      1041      1160
dram[5]:       1068      1023      1057      1078       939      1088      1056      1033      1070      1049      1026      1061      1079       969       932       981
dram[6]:        989       899       906      1160       958      1096       868       979      1158       913       959       924       906      1128      1170       931
dram[7]:        943       888       922       900       982       896       869       873      1106       935       984       955       906       863       910      1011
dram[8]:        965       991       989       903       956       980       890       898      1004       892      1018       912       993       970      1106       915
dram[9]:        904       954      1226       979       953      1025      1002      1073      1139       941       943      1022       972      1002      1147       904
dram[10]:       1079      1049       953       938       895       966       976      1038       937       954       894       941      1042       992      1047       911
dram[11]:       1117      1044      1143       950       951       932       893       956       943       977       958       951       919      1081       983      1011
dram[12]:        946       941       881       895       881      1003       928       999      1052       910      1070       930       980       975       954       938
dram[13]:       1223      1048       914      1246       945       989       949       867      1078       924       988      1004       952      1153       948       927
dram[14]:       1011      1204       902      1022       943       949      1282      1105      1053      1130      1120      1003       917       933       967       960
dram[15]:       1162       926       922      1091       882      1143      1015       976       974      1038      1007       997       941       937      1083       903
dram[16]:        955       922       898      1008       900       921      1003       953      1040      1116      1089       973       909       951       871       896
dram[17]:        998       988       865       988       884       940       957       982       915      1038       969       943       951       947       890      1039
dram[18]:       1001      1110       933      1100      1008       960       940       873      1068      1080       902       966      1186      1072       978       977
dram[19]:        934      1051       993       989      1052      1000       894      1044      1016       984      1190       972       942       951      1108       946
dram[20]:       1243       964       901       977       996       980      1086       879       990      1012       932      1022      1096       913      1065       930
dram[21]:       1108       981       957      1039       910      1043      1003       940      1006      1079       939       966       953      1001      1053       923
dram[22]:        995      1120       980      1143      1250       995      1154      1085      1066      1047      1049      1153      1129      1266      1248       960
dram[23]:       1143       978       902      1025      1002      1035      1027       974       968       985      1072      1023      1240       977      1035       910
dram[24]:       1108      1037       948       958      1127       969       947       989      1081       972       961      1127       954       952      1065       921
dram[25]:        984      1002       877       931       957       947       975       898       896       971       984      1044      1024       976       984       943
dram[26]:       1055      1014       880      1031       937      1016       932      1069      1115      1006       920      1047      1129      1109      1241       927
dram[27]:        957      1154       913       940       930      1100       963       896       957       998       898      1038       914      1108      1043       889
dram[28]:       1021      1106       902      1042       989      1086       954       895      1046      1077       932       986       915       982      1029       887
dram[29]:       1044      1142       896       993       963      1018       943      1152      1275      1130       926      1064      1073       883       985       912
dram[30]:        962      1224      1068      1132      1046       906      1119       995      1000      1041       952       986       948      1004       974       878
dram[31]:        970      1160       935       956      1013      1009       939      1071      1223       974       949      1027       946       889       968       890
Memory Partition 0: 
Cache L2_bank_000:

Cache L2_bank_001:

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20053 n_nop=14783 n_act=543 n_pre=527 n_ref_event=0 n_req=4223 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=700 bw_util=0.2368
n_activity=8766 dram_eff=0.5416
bk0: 256a 18079i bk1: 256a 18453i bk2: 256a 18416i bk3: 256a 18813i bk4: 256a 18454i bk5: 256a 18394i bk6: 256a 18844i bk7: 256a 18531i bk8: 256a 18497i bk9: 256a 18328i bk10: 256a 18187i bk11: 256a 18043i bk12: 256a 18370i bk13: 256a 18605i bk14: 232a 18831i bk15: 232a 18470i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.871418
Row_Buffer_Locality_read = 0.891057
Row_Buffer_Locality_write = 0.417143
Bank_Level_Parallism = 3.561460
Bank_Level_Parallism_Col = 2.737937
Bank_Level_Parallism_Ready = 1.520851
write_to_read_ratio_blp_rw_average = 0.216697
GrpLevelPara = 2.087658 

BW Util details:
bwutil = 0.236773 
total_CMD = 20053 
util_bw = 4748 
Wasted_Col = 3013 
Wasted_Row = 594 
Idle = 11698 

BW Util Bottlenecks: 
RCDc_limit = 2462 
RCDWRc_limit = 498 
WTRc_limit = 725 
RTWc_limit = 1661 
CCDLc_limit = 2060 
rwq = 0 
CCDLc_limit_alone = 1832 
WTRc_limit_alone = 656 
RTWc_limit_alone = 1502 

Commands details: 
total_CMD = 20053 
n_nop = 14783 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 700 
n_act = 543 
n_pre = 527 
n_ref = 0 
n_req = 4223 
total_req = 4748 

Dual Bus Interface Util: 
issued_total_row = 1070 
issued_total_col = 4748 
Row_Bus_Util =  0.053359 
CoL_Bus_Util = 0.236773 
Either_Row_CoL_Bus_Util = 0.262804 
Issued_on_Two_Bus_Simul_Util = 0.027328 
issued_two_Eff = 0.103985 
queue_avg = 4.468508 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.46851
Memory Partition 1: 
Cache L2_bank_002:

Cache L2_bank_003:

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20053 n_nop=14785 n_act=542 n_pre=526 n_ref_event=0 n_req=4223 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=700 bw_util=0.2368
n_activity=8836 dram_eff=0.5373
bk0: 256a 18041i bk1: 256a 18276i bk2: 256a 18453i bk3: 256a 18756i bk4: 256a 18413i bk5: 256a 18611i bk6: 256a 18824i bk7: 256a 18574i bk8: 256a 18305i bk9: 256a 18359i bk10: 256a 17995i bk11: 256a 18257i bk12: 256a 18403i bk13: 256a 18493i bk14: 232a 18854i bk15: 232a 18558i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.871655
Row_Buffer_Locality_read = 0.891798
Row_Buffer_Locality_write = 0.405714
Bank_Level_Parallism = 3.540857
Bank_Level_Parallism_Col = 2.793248
Bank_Level_Parallism_Ready = 1.594566
write_to_read_ratio_blp_rw_average = 0.224472
GrpLevelPara = 2.122159 

BW Util details:
bwutil = 0.236773 
total_CMD = 20053 
util_bw = 4748 
Wasted_Col = 2945 
Wasted_Row = 751 
Idle = 11609 

BW Util Bottlenecks: 
RCDc_limit = 2416 
RCDWRc_limit = 467 
WTRc_limit = 646 
RTWc_limit = 1619 
CCDLc_limit = 1867 
rwq = 0 
CCDLc_limit_alone = 1639 
WTRc_limit_alone = 570 
RTWc_limit_alone = 1467 

Commands details: 
total_CMD = 20053 
n_nop = 14785 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 700 
n_act = 542 
n_pre = 526 
n_ref = 0 
n_req = 4223 
total_req = 4748 

Dual Bus Interface Util: 
issued_total_row = 1068 
issued_total_col = 4748 
Row_Bus_Util =  0.053259 
CoL_Bus_Util = 0.236773 
Either_Row_CoL_Bus_Util = 0.262704 
Issued_on_Two_Bus_Simul_Util = 0.027328 
issued_two_Eff = 0.104024 
queue_avg = 4.433002 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=49 avg=4.433
Memory Partition 2: 
Cache L2_bank_004:

Cache L2_bank_005:

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20053 n_nop=14754 n_act=549 n_pre=533 n_ref_event=0 n_req=4220 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=688 bw_util=0.2362
n_activity=8782 dram_eff=0.5393
bk0: 256a 18177i bk1: 256a 18442i bk2: 256a 18473i bk3: 256a 18648i bk4: 256a 18542i bk5: 256a 18684i bk6: 256a 18658i bk7: 256a 18423i bk8: 256a 18119i bk9: 256a 18216i bk10: 256a 18301i bk11: 256a 18202i bk12: 256a 18460i bk13: 256a 18397i bk14: 232a 18986i bk15: 232a 18392i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.869905
Row_Buffer_Locality_read = 0.890810
Row_Buffer_Locality_write = 0.377907
Bank_Level_Parallism = 3.562269
Bank_Level_Parallism_Col = 2.734808
Bank_Level_Parallism_Ready = 1.491976
write_to_read_ratio_blp_rw_average = 0.226408
GrpLevelPara = 2.116981 

BW Util details:
bwutil = 0.236174 
total_CMD = 20053 
util_bw = 4736 
Wasted_Col = 3014 
Wasted_Row = 657 
Idle = 11646 

BW Util Bottlenecks: 
RCDc_limit = 2466 
RCDWRc_limit = 534 
WTRc_limit = 561 
RTWc_limit = 2055 
CCDLc_limit = 1868 
rwq = 0 
CCDLc_limit_alone = 1653 
WTRc_limit_alone = 505 
RTWc_limit_alone = 1896 

Commands details: 
total_CMD = 20053 
n_nop = 14754 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 688 
n_act = 549 
n_pre = 533 
n_ref = 0 
n_req = 4220 
total_req = 4736 

Dual Bus Interface Util: 
issued_total_row = 1082 
issued_total_col = 4736 
Row_Bus_Util =  0.053957 
CoL_Bus_Util = 0.236174 
Either_Row_CoL_Bus_Util = 0.264250 
Issued_on_Two_Bus_Simul_Util = 0.025881 
issued_two_Eff = 0.097943 
queue_avg = 4.482671 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=56 avg=4.48267
Memory Partition 3: 
Cache L2_bank_006:

Cache L2_bank_007:

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20053 n_nop=14786 n_act=545 n_pre=529 n_ref_event=0 n_req=4221 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=692 bw_util=0.2364
n_activity=8809 dram_eff=0.5381
bk0: 256a 18132i bk1: 256a 18572i bk2: 256a 18308i bk3: 256a 18707i bk4: 256a 18604i bk5: 256a 18527i bk6: 256a 18738i bk7: 256a 18302i bk8: 256a 18296i bk9: 256a 18201i bk10: 256a 18026i bk11: 256a 18481i bk12: 256a 18235i bk13: 256a 18434i bk14: 232a 18851i bk15: 232a 18348i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.870884
Row_Buffer_Locality_read = 0.888587
Row_Buffer_Locality_write = 0.456647
Bank_Level_Parallism = 3.607117
Bank_Level_Parallism_Col = 2.764996
Bank_Level_Parallism_Ready = 1.558439
write_to_read_ratio_blp_rw_average = 0.225124
GrpLevelPara = 2.070241 

BW Util details:
bwutil = 0.236374 
total_CMD = 20053 
util_bw = 4740 
Wasted_Col = 3026 
Wasted_Row = 636 
Idle = 11651 

BW Util Bottlenecks: 
RCDc_limit = 2407 
RCDWRc_limit = 425 
WTRc_limit = 703 
RTWc_limit = 1527 
CCDLc_limit = 2042 
rwq = 0 
CCDLc_limit_alone = 1853 
WTRc_limit_alone = 638 
RTWc_limit_alone = 1403 

Commands details: 
total_CMD = 20053 
n_nop = 14786 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 692 
n_act = 545 
n_pre = 529 
n_ref = 0 
n_req = 4221 
total_req = 4740 

Dual Bus Interface Util: 
issued_total_row = 1074 
issued_total_col = 4740 
Row_Bus_Util =  0.053558 
CoL_Bus_Util = 0.236374 
Either_Row_CoL_Bus_Util = 0.262654 
Issued_on_Two_Bus_Simul_Util = 0.027278 
issued_two_Eff = 0.103854 
queue_avg = 4.803421 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=55 avg=4.80342
Memory Partition 4: 
Cache L2_bank_008:

Cache L2_bank_009:

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20053 n_nop=14825 n_act=516 n_pre=500 n_ref_event=0 n_req=4221 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=692 bw_util=0.2364
n_activity=8726 dram_eff=0.5432
bk0: 256a 17978i bk1: 256a 18403i bk2: 256a 18146i bk3: 256a 18717i bk4: 256a 18672i bk5: 256a 18510i bk6: 256a 18582i bk7: 256a 18350i bk8: 256a 17800i bk9: 256a 17695i bk10: 256a 18190i bk11: 256a 18353i bk12: 256a 18583i bk13: 256a 18875i bk14: 232a 18450i bk15: 232a 18363i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.877754
Row_Buffer_Locality_read = 0.895998
Row_Buffer_Locality_write = 0.450867
Bank_Level_Parallism = 3.770653
Bank_Level_Parallism_Col = 3.029264
Bank_Level_Parallism_Ready = 1.622574
write_to_read_ratio_blp_rw_average = 0.237705
GrpLevelPara = 2.197431 

BW Util details:
bwutil = 0.236374 
total_CMD = 20053 
util_bw = 4740 
Wasted_Col = 2881 
Wasted_Row = 707 
Idle = 11725 

BW Util Bottlenecks: 
RCDc_limit = 2344 
RCDWRc_limit = 447 
WTRc_limit = 881 
RTWc_limit = 2149 
CCDLc_limit = 2008 
rwq = 0 
CCDLc_limit_alone = 1748 
WTRc_limit_alone = 808 
RTWc_limit_alone = 1962 

Commands details: 
total_CMD = 20053 
n_nop = 14825 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 692 
n_act = 516 
n_pre = 500 
n_ref = 0 
n_req = 4221 
total_req = 4740 

Dual Bus Interface Util: 
issued_total_row = 1016 
issued_total_col = 4740 
Row_Bus_Util =  0.050666 
CoL_Bus_Util = 0.236374 
Either_Row_CoL_Bus_Util = 0.260709 
Issued_on_Two_Bus_Simul_Util = 0.026330 
issued_two_Eff = 0.100995 
queue_avg = 4.719493 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=54 avg=4.71949
Memory Partition 5: 
Cache L2_bank_010:

Cache L2_bank_011:

In Dram Latency Queue (total = 2): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20053 n_nop=14804 n_act=538 n_pre=522 n_ref_event=0 n_req=4215 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=668 bw_util=0.2352
n_activity=8725 dram_eff=0.5405
bk0: 256a 17709i bk1: 256a 18385i bk2: 256a 18190i bk3: 256a 18260i bk4: 256a 18641i bk5: 256a 18421i bk6: 256a 18798i bk7: 256a 18250i bk8: 256a 17919i bk9: 256a 18144i bk10: 256a 18270i bk11: 256a 18080i bk12: 256a 18532i bk13: 256a 18544i bk14: 232a 18945i bk15: 232a 18412i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.872361
Row_Buffer_Locality_read = 0.894269
Row_Buffer_Locality_write = 0.341317
Bank_Level_Parallism = 3.793174
Bank_Level_Parallism_Col = 2.971320
Bank_Level_Parallism_Ready = 1.576972
write_to_read_ratio_blp_rw_average = 0.260607
GrpLevelPara = 2.215820 

BW Util details:
bwutil = 0.235177 
total_CMD = 20053 
util_bw = 4716 
Wasted_Col = 2983 
Wasted_Row = 622 
Idle = 11732 

BW Util Bottlenecks: 
RCDc_limit = 2392 
RCDWRc_limit = 497 
WTRc_limit = 654 
RTWc_limit = 2622 
CCDLc_limit = 1841 
rwq = 0 
CCDLc_limit_alone = 1564 
WTRc_limit_alone = 613 
RTWc_limit_alone = 2386 

Commands details: 
total_CMD = 20053 
n_nop = 14804 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 668 
n_act = 538 
n_pre = 522 
n_ref = 0 
n_req = 4215 
total_req = 4716 

Dual Bus Interface Util: 
issued_total_row = 1060 
issued_total_col = 4716 
Row_Bus_Util =  0.052860 
CoL_Bus_Util = 0.235177 
Either_Row_CoL_Bus_Util = 0.261756 
Issued_on_Two_Bus_Simul_Util = 0.026280 
issued_two_Eff = 0.100400 
queue_avg = 4.569690 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=43 avg=4.56969
Memory Partition 6: 
Cache L2_bank_012:

Cache L2_bank_013:

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20053 n_nop=14817 n_act=534 n_pre=519 n_ref_event=0 n_req=4219 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=680 bw_util=0.2358
n_activity=8802 dram_eff=0.5372
bk0: 256a 17787i bk1: 256a 18460i bk2: 256a 18592i bk3: 256a 18598i bk4: 256a 18616i bk5: 256a 18513i bk6: 256a 18904i bk7: 256a 18387i bk8: 256a 17978i bk9: 256a 18250i bk10: 256a 18072i bk11: 256a 18328i bk12: 256a 18477i bk13: 256a 18792i bk14: 232a 18665i bk15: 232a 18541i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.873193
Row_Buffer_Locality_read = 0.893034
Row_Buffer_Locality_write = 0.403509
Bank_Level_Parallism = 3.559470
Bank_Level_Parallism_Col = 2.754886
Bank_Level_Parallism_Ready = 1.484560
write_to_read_ratio_blp_rw_average = 0.243333
GrpLevelPara = 2.136416 

BW Util details:
bwutil = 0.235775 
total_CMD = 20053 
util_bw = 4728 
Wasted_Col = 3162 
Wasted_Row = 568 
Idle = 11595 

BW Util Bottlenecks: 
RCDc_limit = 2419 
RCDWRc_limit = 488 
WTRc_limit = 724 
RTWc_limit = 2200 
CCDLc_limit = 2168 
rwq = 0 
CCDLc_limit_alone = 1926 
WTRc_limit_alone = 666 
RTWc_limit_alone = 2016 

Commands details: 
total_CMD = 20053 
n_nop = 14817 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 680 
n_act = 534 
n_pre = 519 
n_ref = 0 
n_req = 4219 
total_req = 4728 

Dual Bus Interface Util: 
issued_total_row = 1053 
issued_total_col = 4728 
Row_Bus_Util =  0.052511 
CoL_Bus_Util = 0.235775 
Either_Row_CoL_Bus_Util = 0.261108 
Issued_on_Two_Bus_Simul_Util = 0.027178 
issued_two_Eff = 0.104087 
queue_avg = 4.320301 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=59 avg=4.3203
Memory Partition 7: 
Cache L2_bank_014:

Cache L2_bank_015:

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20053 n_nop=14835 n_act=524 n_pre=508 n_ref_event=0 n_req=4218 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=680 bw_util=0.2358
n_activity=8712 dram_eff=0.5427
bk0: 256a 18400i bk1: 256a 18569i bk2: 256a 18452i bk3: 256a 18688i bk4: 256a 18794i bk5: 256a 18684i bk6: 256a 18886i bk7: 256a 18283i bk8: 256a 18541i bk9: 256a 18272i bk10: 256a 18209i bk11: 256a 18142i bk12: 256a 18684i bk13: 256a 18774i bk14: 232a 18837i bk15: 232a 18649i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875771
Row_Buffer_Locality_read = 0.893281
Row_Buffer_Locality_write = 0.458824
Bank_Level_Parallism = 3.401930
Bank_Level_Parallism_Col = 2.645030
Bank_Level_Parallism_Ready = 1.516920
write_to_read_ratio_blp_rw_average = 0.220741
GrpLevelPara = 2.065827 

BW Util details:
bwutil = 0.235775 
total_CMD = 20053 
util_bw = 4728 
Wasted_Col = 2961 
Wasted_Row = 601 
Idle = 11763 

BW Util Bottlenecks: 
RCDc_limit = 2238 
RCDWRc_limit = 448 
WTRc_limit = 636 
RTWc_limit = 1573 
CCDLc_limit = 2011 
rwq = 0 
CCDLc_limit_alone = 1824 
WTRc_limit_alone = 582 
RTWc_limit_alone = 1440 

Commands details: 
total_CMD = 20053 
n_nop = 14835 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 680 
n_act = 524 
n_pre = 508 
n_ref = 0 
n_req = 4218 
total_req = 4728 

Dual Bus Interface Util: 
issued_total_row = 1032 
issued_total_col = 4728 
Row_Bus_Util =  0.051464 
CoL_Bus_Util = 0.235775 
Either_Row_CoL_Bus_Util = 0.260210 
Issued_on_Two_Bus_Simul_Util = 0.027028 
issued_two_Eff = 0.103871 
queue_avg = 3.605645 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=3.60564
Memory Partition 8: 
Cache L2_bank_016:

Cache L2_bank_017:

In Dram Latency Queue (total = 1): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20053 n_nop=14877 n_act=527 n_pre=511 n_ref_event=0 n_req=4208 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=640 bw_util=0.2338
n_activity=8713 dram_eff=0.538
bk0: 256a 18283i bk1: 256a 18477i bk2: 256a 18363i bk3: 256a 18675i bk4: 256a 18773i bk5: 256a 18704i bk6: 256a 18960i bk7: 256a 18482i bk8: 256a 18335i bk9: 256a 18585i bk10: 256a 18153i bk11: 256a 18530i bk12: 256a 18581i bk13: 256a 18199i bk14: 232a 18798i bk15: 232a 18500i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.874762
Row_Buffer_Locality_read = 0.894022
Row_Buffer_Locality_write = 0.387500
Bank_Level_Parallism = 3.474118
Bank_Level_Parallism_Col = 2.639511
Bank_Level_Parallism_Ready = 1.494881
write_to_read_ratio_blp_rw_average = 0.227055
GrpLevelPara = 2.037090 

BW Util details:
bwutil = 0.233780 
total_CMD = 20053 
util_bw = 4688 
Wasted_Col = 3048 
Wasted_Row = 513 
Idle = 11804 

BW Util Bottlenecks: 
RCDc_limit = 2267 
RCDWRc_limit = 486 
WTRc_limit = 728 
RTWc_limit = 1717 
CCDLc_limit = 2027 
rwq = 0 
CCDLc_limit_alone = 1841 
WTRc_limit_alone = 678 
RTWc_limit_alone = 1581 

Commands details: 
total_CMD = 20053 
n_nop = 14877 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 640 
n_act = 527 
n_pre = 511 
n_ref = 0 
n_req = 4208 
total_req = 4688 

Dual Bus Interface Util: 
issued_total_row = 1038 
issued_total_col = 4688 
Row_Bus_Util =  0.051763 
CoL_Bus_Util = 0.233780 
Either_Row_CoL_Bus_Util = 0.258116 
Issued_on_Two_Bus_Simul_Util = 0.027427 
issued_two_Eff = 0.106260 
queue_avg = 3.907346 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=3.90735
Memory Partition 9: 
Cache L2_bank_018:

Cache L2_bank_019:

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20053 n_nop=14854 n_act=529 n_pre=513 n_ref_event=0 n_req=4211 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=652 bw_util=0.2344
n_activity=8814 dram_eff=0.5332
bk0: 256a 18231i bk1: 256a 18326i bk2: 256a 18272i bk3: 256a 18539i bk4: 256a 18618i bk5: 256a 18587i bk6: 256a 18677i bk7: 256a 18626i bk8: 256a 18315i bk9: 256a 18291i bk10: 256a 18327i bk11: 256a 18248i bk12: 256a 18612i bk13: 256a 18355i bk14: 232a 18581i bk15: 232a 18762i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.874377
Row_Buffer_Locality_read = 0.892787
Row_Buffer_Locality_write = 0.417178
Bank_Level_Parallism = 3.520930
Bank_Level_Parallism_Col = 2.717328
Bank_Level_Parallism_Ready = 1.466170
write_to_read_ratio_blp_rw_average = 0.241123
GrpLevelPara = 2.085171 

BW Util details:
bwutil = 0.234379 
total_CMD = 20053 
util_bw = 4700 
Wasted_Col = 3201 
Wasted_Row = 532 
Idle = 11620 

BW Util Bottlenecks: 
RCDc_limit = 2391 
RCDWRc_limit = 476 
WTRc_limit = 666 
RTWc_limit = 2323 
CCDLc_limit = 2104 
rwq = 0 
CCDLc_limit_alone = 1868 
WTRc_limit_alone = 592 
RTWc_limit_alone = 2161 

Commands details: 
total_CMD = 20053 
n_nop = 14854 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 652 
n_act = 529 
n_pre = 513 
n_ref = 0 
n_req = 4211 
total_req = 4700 

Dual Bus Interface Util: 
issued_total_row = 1042 
issued_total_col = 4700 
Row_Bus_Util =  0.051962 
CoL_Bus_Util = 0.234379 
Either_Row_CoL_Bus_Util = 0.259263 
Issued_on_Two_Bus_Simul_Util = 0.027078 
issued_two_Eff = 0.104443 
queue_avg = 4.304094 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=45 avg=4.30409
Memory Partition 10: 
Cache L2_bank_020:

Cache L2_bank_021:

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20053 n_nop=14780 n_act=533 n_pre=517 n_ref_event=0 n_req=4222 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=696 bw_util=0.2366
n_activity=8779 dram_eff=0.5404
bk0: 256a 18330i bk1: 256a 18310i bk2: 256a 18260i bk3: 256a 18352i bk4: 256a 18596i bk5: 256a 18476i bk6: 256a 18640i bk7: 256a 18241i bk8: 256a 18344i bk9: 256a 18464i bk10: 256a 18307i bk11: 256a 18511i bk12: 256a 18421i bk13: 256a 18262i bk14: 232a 18707i bk15: 232a 18446i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.873757
Row_Buffer_Locality_read = 0.893775
Row_Buffer_Locality_write = 0.408046
Bank_Level_Parallism = 3.630642
Bank_Level_Parallism_Col = 2.889356
Bank_Level_Parallism_Ready = 1.654300
write_to_read_ratio_blp_rw_average = 0.222221
GrpLevelPara = 2.165966 

BW Util details:
bwutil = 0.236573 
total_CMD = 20053 
util_bw = 4744 
Wasted_Col = 2933 
Wasted_Row = 697 
Idle = 11679 

BW Util Bottlenecks: 
RCDc_limit = 2298 
RCDWRc_limit = 540 
WTRc_limit = 774 
RTWc_limit = 2082 
CCDLc_limit = 1972 
rwq = 0 
CCDLc_limit_alone = 1762 
WTRc_limit_alone = 700 
RTWc_limit_alone = 1946 

Commands details: 
total_CMD = 20053 
n_nop = 14780 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 696 
n_act = 533 
n_pre = 517 
n_ref = 0 
n_req = 4222 
total_req = 4744 

Dual Bus Interface Util: 
issued_total_row = 1050 
issued_total_col = 4744 
Row_Bus_Util =  0.052361 
CoL_Bus_Util = 0.236573 
Either_Row_CoL_Bus_Util = 0.262953 
Issued_on_Two_Bus_Simul_Util = 0.025981 
issued_two_Eff = 0.098805 
queue_avg = 4.206652 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=53 avg=4.20665
Memory Partition 11: 
Cache L2_bank_022:

Cache L2_bank_023:

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20053 n_nop=14768 n_act=515 n_pre=499 n_ref_event=0 n_req=4226 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=712 bw_util=0.2374
n_activity=8773 dram_eff=0.5426
bk0: 256a 18318i bk1: 256a 18435i bk2: 256a 18407i bk3: 256a 18674i bk4: 256a 18819i bk5: 256a 18507i bk6: 256a 18792i bk7: 256a 18448i bk8: 256a 18270i bk9: 256a 17977i bk10: 256a 18046i bk11: 256a 18584i bk12: 256a 18548i bk13: 256a 18248i bk14: 232a 18797i bk15: 232a 18532i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.878135
Row_Buffer_Locality_read = 0.898221
Row_Buffer_Locality_write = 0.421348
Bank_Level_Parallism = 3.490002
Bank_Level_Parallism_Col = 2.763948
Bank_Level_Parallism_Ready = 1.531092
write_to_read_ratio_blp_rw_average = 0.232752
GrpLevelPara = 2.131555 

BW Util details:
bwutil = 0.237371 
total_CMD = 20053 
util_bw = 4760 
Wasted_Col = 3066 
Wasted_Row = 676 
Idle = 11551 

BW Util Bottlenecks: 
RCDc_limit = 2394 
RCDWRc_limit = 442 
WTRc_limit = 662 
RTWc_limit = 2252 
CCDLc_limit = 2017 
rwq = 0 
CCDLc_limit_alone = 1749 
WTRc_limit_alone = 610 
RTWc_limit_alone = 2036 

Commands details: 
total_CMD = 20053 
n_nop = 14768 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 712 
n_act = 515 
n_pre = 499 
n_ref = 0 
n_req = 4226 
total_req = 4760 

Dual Bus Interface Util: 
issued_total_row = 1014 
issued_total_col = 4760 
Row_Bus_Util =  0.050566 
CoL_Bus_Util = 0.237371 
Either_Row_CoL_Bus_Util = 0.263552 
Issued_on_Two_Bus_Simul_Util = 0.024385 
issued_two_Eff = 0.092526 
queue_avg = 4.096494 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=53 avg=4.09649
Memory Partition 12: 
Cache L2_bank_024:

Cache L2_bank_025:

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20053 n_nop=14777 n_act=526 n_pre=510 n_ref_event=0 n_req=4226 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=712 bw_util=0.2374
n_activity=8985 dram_eff=0.5298
bk0: 256a 18175i bk1: 256a 18488i bk2: 256a 18650i bk3: 256a 18835i bk4: 256a 18759i bk5: 256a 18491i bk6: 256a 18661i bk7: 256a 18362i bk8: 256a 17993i bk9: 256a 18187i bk10: 256a 18301i bk11: 256a 18552i bk12: 256a 18584i bk13: 256a 18342i bk14: 232a 18822i bk15: 232a 18679i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875532
Row_Buffer_Locality_read = 0.897480
Row_Buffer_Locality_write = 0.376404
Bank_Level_Parallism = 3.393746
Bank_Level_Parallism_Col = 2.641808
Bank_Level_Parallism_Ready = 1.515336
write_to_read_ratio_blp_rw_average = 0.239226
GrpLevelPara = 2.059129 

BW Util details:
bwutil = 0.237371 
total_CMD = 20053 
util_bw = 4760 
Wasted_Col = 3206 
Wasted_Row = 636 
Idle = 11451 

BW Util Bottlenecks: 
RCDc_limit = 2391 
RCDWRc_limit = 570 
WTRc_limit = 624 
RTWc_limit = 1973 
CCDLc_limit = 2037 
rwq = 0 
CCDLc_limit_alone = 1809 
WTRc_limit_alone = 572 
RTWc_limit_alone = 1797 

Commands details: 
total_CMD = 20053 
n_nop = 14777 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 712 
n_act = 526 
n_pre = 510 
n_ref = 0 
n_req = 4226 
total_req = 4760 

Dual Bus Interface Util: 
issued_total_row = 1036 
issued_total_col = 4760 
Row_Bus_Util =  0.051663 
CoL_Bus_Util = 0.237371 
Either_Row_CoL_Bus_Util = 0.263103 
Issued_on_Two_Bus_Simul_Util = 0.025931 
issued_two_Eff = 0.098560 
queue_avg = 4.063931 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=42 avg=4.06393
Memory Partition 13: 
Cache L2_bank_026:

Cache L2_bank_027:

In Dram Latency Queue (total = 1): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20053 n_nop=14736 n_act=542 n_pre=526 n_ref_event=0 n_req=4228 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=720 bw_util=0.2378
n_activity=8806 dram_eff=0.5414
bk0: 256a 18169i bk1: 256a 18379i bk2: 256a 18573i bk3: 256a 18384i bk4: 256a 18904i bk5: 256a 18427i bk6: 256a 18635i bk7: 256a 18362i bk8: 256a 17568i bk9: 256a 18008i bk10: 256a 18243i bk11: 256a 18233i bk12: 256a 18738i bk13: 256a 18073i bk14: 232a 18630i bk15: 232a 18706i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.871807
Row_Buffer_Locality_read = 0.892787
Row_Buffer_Locality_write = 0.400000
Bank_Level_Parallism = 3.674716
Bank_Level_Parallism_Col = 2.849911
Bank_Level_Parallism_Ready = 1.589555
write_to_read_ratio_blp_rw_average = 0.236368
GrpLevelPara = 2.141928 

BW Util details:
bwutil = 0.237770 
total_CMD = 20053 
util_bw = 4768 
Wasted_Col = 3146 
Wasted_Row = 534 
Idle = 11605 

BW Util Bottlenecks: 
RCDc_limit = 2459 
RCDWRc_limit = 541 
WTRc_limit = 799 
RTWc_limit = 2107 
CCDLc_limit = 2090 
rwq = 0 
CCDLc_limit_alone = 1864 
WTRc_limit_alone = 718 
RTWc_limit_alone = 1962 

Commands details: 
total_CMD = 20053 
n_nop = 14736 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 720 
n_act = 542 
n_pre = 526 
n_ref = 0 
n_req = 4228 
total_req = 4768 

Dual Bus Interface Util: 
issued_total_row = 1068 
issued_total_col = 4768 
Row_Bus_Util =  0.053259 
CoL_Bus_Util = 0.237770 
Either_Row_CoL_Bus_Util = 0.265147 
Issued_on_Two_Bus_Simul_Util = 0.025881 
issued_two_Eff = 0.097611 
queue_avg = 4.261607 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=56 avg=4.26161
Memory Partition 14: 
Cache L2_bank_028:

Cache L2_bank_029:

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20053 n_nop=14778 n_act=543 n_pre=527 n_ref_event=0 n_req=4227 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=716 bw_util=0.2376
n_activity=8792 dram_eff=0.5419
bk0: 256a 17905i bk1: 256a 18378i bk2: 256a 18394i bk3: 256a 18378i bk4: 256a 18651i bk5: 256a 18478i bk6: 256a 18475i bk7: 256a 18419i bk8: 256a 18053i bk9: 256a 17901i bk10: 256a 18236i bk11: 256a 18344i bk12: 256a 18656i bk13: 256a 18504i bk14: 232a 18775i bk15: 232a 18832i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.871540
Row_Buffer_Locality_read = 0.890316
Row_Buffer_Locality_write = 0.446927
Bank_Level_Parallism = 3.624513
Bank_Level_Parallism_Col = 2.829537
Bank_Level_Parallism_Ready = 1.552897
write_to_read_ratio_blp_rw_average = 0.229478
GrpLevelPara = 2.108077 

BW Util details:
bwutil = 0.237570 
total_CMD = 20053 
util_bw = 4764 
Wasted_Col = 3025 
Wasted_Row = 680 
Idle = 11584 

BW Util Bottlenecks: 
RCDc_limit = 2364 
RCDWRc_limit = 446 
WTRc_limit = 640 
RTWc_limit = 1893 
CCDLc_limit = 2150 
rwq = 0 
CCDLc_limit_alone = 1914 
WTRc_limit_alone = 572 
RTWc_limit_alone = 1725 

Commands details: 
total_CMD = 20053 
n_nop = 14778 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 716 
n_act = 543 
n_pre = 527 
n_ref = 0 
n_req = 4227 
total_req = 4764 

Dual Bus Interface Util: 
issued_total_row = 1070 
issued_total_col = 4764 
Row_Bus_Util =  0.053359 
CoL_Bus_Util = 0.237570 
Either_Row_CoL_Bus_Util = 0.263053 
Issued_on_Two_Bus_Simul_Util = 0.027876 
issued_two_Eff = 0.105972 
queue_avg = 4.576073 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=56 avg=4.57607
Memory Partition 15: 
Cache L2_bank_030:

Cache L2_bank_031:

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20053 n_nop=14749 n_act=545 n_pre=529 n_ref_event=0 n_req=4228 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=720 bw_util=0.2378
n_activity=8895 dram_eff=0.536
bk0: 256a 17705i bk1: 256a 18229i bk2: 256a 18487i bk3: 256a 18360i bk4: 256a 18862i bk5: 256a 18400i bk6: 256a 18664i bk7: 256a 18380i bk8: 256a 17797i bk9: 256a 18206i bk10: 256a 18165i bk11: 256a 17976i bk12: 256a 18696i bk13: 256a 18507i bk14: 232a 18640i bk15: 232a 18757i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.871097
Row_Buffer_Locality_read = 0.892292
Row_Buffer_Locality_write = 0.394444
Bank_Level_Parallism = 3.658665
Bank_Level_Parallism_Col = 2.851536
Bank_Level_Parallism_Ready = 1.549706
write_to_read_ratio_blp_rw_average = 0.266662
GrpLevelPara = 2.147190 

BW Util details:
bwutil = 0.237770 
total_CMD = 20053 
util_bw = 4768 
Wasted_Col = 3138 
Wasted_Row = 634 
Idle = 11513 

BW Util Bottlenecks: 
RCDc_limit = 2451 
RCDWRc_limit = 528 
WTRc_limit = 627 
RTWc_limit = 2375 
CCDLc_limit = 2013 
rwq = 0 
CCDLc_limit_alone = 1710 
WTRc_limit_alone = 555 
RTWc_limit_alone = 2144 

Commands details: 
total_CMD = 20053 
n_nop = 14749 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 720 
n_act = 545 
n_pre = 529 
n_ref = 0 
n_req = 4228 
total_req = 4768 

Dual Bus Interface Util: 
issued_total_row = 1074 
issued_total_col = 4768 
Row_Bus_Util =  0.053558 
CoL_Bus_Util = 0.237770 
Either_Row_CoL_Bus_Util = 0.264499 
Issued_on_Two_Bus_Simul_Util = 0.026829 
issued_two_Eff = 0.101433 
queue_avg = 4.640952 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=60 avg=4.64095
Memory Partition 16: 
Cache L2_bank_032:

Cache L2_bank_033:

In Dram Latency Queue (total = 1): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20053 n_nop=14729 n_act=564 n_pre=548 n_ref_event=0 n_req=4227 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=716 bw_util=0.2376
n_activity=8898 dram_eff=0.5354
bk0: 256a 17977i bk1: 256a 18418i bk2: 256a 18517i bk3: 256a 18346i bk4: 256a 18717i bk5: 256a 18349i bk6: 256a 18568i bk7: 256a 18470i bk8: 256a 17707i bk9: 256a 18488i bk10: 256a 17879i bk11: 256a 17981i bk12: 256a 18598i bk13: 256a 18337i bk14: 232a 18956i bk15: 232a 18754i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.866572
Row_Buffer_Locality_read = 0.889575
Row_Buffer_Locality_write = 0.346369
Bank_Level_Parallism = 3.619209
Bank_Level_Parallism_Col = 2.795944
Bank_Level_Parallism_Ready = 1.544081
write_to_read_ratio_blp_rw_average = 0.247230
GrpLevelPara = 2.143859 

BW Util details:
bwutil = 0.237570 
total_CMD = 20053 
util_bw = 4764 
Wasted_Col = 3146 
Wasted_Row = 659 
Idle = 11484 

BW Util Bottlenecks: 
RCDc_limit = 2536 
RCDWRc_limit = 542 
WTRc_limit = 707 
RTWc_limit = 2065 
CCDLc_limit = 1958 
rwq = 0 
CCDLc_limit_alone = 1770 
WTRc_limit_alone = 641 
RTWc_limit_alone = 1943 

Commands details: 
total_CMD = 20053 
n_nop = 14729 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 716 
n_act = 564 
n_pre = 548 
n_ref = 0 
n_req = 4227 
total_req = 4764 

Dual Bus Interface Util: 
issued_total_row = 1112 
issued_total_col = 4764 
Row_Bus_Util =  0.055453 
CoL_Bus_Util = 0.237570 
Either_Row_CoL_Bus_Util = 0.265496 
Issued_on_Two_Bus_Simul_Util = 0.027527 
issued_two_Eff = 0.103681 
queue_avg = 4.549843 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=41 avg=4.54984
Memory Partition 17: 
Cache L2_bank_034:

Cache L2_bank_035:

In Dram Latency Queue (total = 1): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20053 n_nop=14724 n_act=564 n_pre=548 n_ref_event=0 n_req=4231 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=732 bw_util=0.2384
n_activity=8775 dram_eff=0.5447
bk0: 256a 17942i bk1: 256a 18400i bk2: 256a 18568i bk3: 256a 18503i bk4: 256a 18586i bk5: 256a 18530i bk6: 256a 18655i bk7: 256a 18304i bk8: 256a 18593i bk9: 256a 18139i bk10: 256a 17977i bk11: 256a 18298i bk12: 256a 18562i bk13: 256a 18478i bk14: 232a 18694i bk15: 232a 18659i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.866698
Row_Buffer_Locality_read = 0.888340
Row_Buffer_Locality_write = 0.387978
Bank_Level_Parallism = 3.613957
Bank_Level_Parallism_Col = 2.740995
Bank_Level_Parallism_Ready = 1.529498
write_to_read_ratio_blp_rw_average = 0.232212
GrpLevelPara = 2.107929 

BW Util details:
bwutil = 0.238368 
total_CMD = 20053 
util_bw = 4780 
Wasted_Col = 3000 
Wasted_Row = 574 
Idle = 11699 

BW Util Bottlenecks: 
RCDc_limit = 2416 
RCDWRc_limit = 517 
WTRc_limit = 692 
RTWc_limit = 1801 
CCDLc_limit = 1927 
rwq = 0 
CCDLc_limit_alone = 1747 
WTRc_limit_alone = 623 
RTWc_limit_alone = 1690 

Commands details: 
total_CMD = 20053 
n_nop = 14724 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 732 
n_act = 564 
n_pre = 548 
n_ref = 0 
n_req = 4231 
total_req = 4780 

Dual Bus Interface Util: 
issued_total_row = 1112 
issued_total_col = 4780 
Row_Bus_Util =  0.055453 
CoL_Bus_Util = 0.238368 
Either_Row_CoL_Bus_Util = 0.265746 
Issued_on_Two_Bus_Simul_Util = 0.028076 
issued_two_Eff = 0.105648 
queue_avg = 3.899516 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=52 avg=3.89952
Memory Partition 18: 
Cache L2_bank_036:

Cache L2_bank_037:

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20053 n_nop=14750 n_act=547 n_pre=531 n_ref_event=0 n_req=4229 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=724 bw_util=0.238
n_activity=8780 dram_eff=0.5435
bk0: 256a 18110i bk1: 256a 18359i bk2: 256a 18714i bk3: 256a 18354i bk4: 256a 18616i bk5: 256a 18398i bk6: 256a 18607i bk7: 256a 18363i bk8: 256a 18413i bk9: 256a 18391i bk10: 256a 18245i bk11: 256a 18182i bk12: 256a 18415i bk13: 256a 18332i bk14: 232a 18742i bk15: 232a 18653i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.870655
Row_Buffer_Locality_read = 0.890316
Row_Buffer_Locality_write = 0.430939
Bank_Level_Parallism = 3.546768
Bank_Level_Parallism_Col = 2.737133
Bank_Level_Parallism_Ready = 1.583403
write_to_read_ratio_blp_rw_average = 0.230062
GrpLevelPara = 2.070123 

BW Util details:
bwutil = 0.237969 
total_CMD = 20053 
util_bw = 4772 
Wasted_Col = 3064 
Wasted_Row = 674 
Idle = 11543 

BW Util Bottlenecks: 
RCDc_limit = 2421 
RCDWRc_limit = 498 
WTRc_limit = 592 
RTWc_limit = 2003 
CCDLc_limit = 2118 
rwq = 0 
CCDLc_limit_alone = 1860 
WTRc_limit_alone = 515 
RTWc_limit_alone = 1822 

Commands details: 
total_CMD = 20053 
n_nop = 14750 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 724 
n_act = 547 
n_pre = 531 
n_ref = 0 
n_req = 4229 
total_req = 4772 

Dual Bus Interface Util: 
issued_total_row = 1078 
issued_total_col = 4772 
Row_Bus_Util =  0.053758 
CoL_Bus_Util = 0.237969 
Either_Row_CoL_Bus_Util = 0.264449 
Issued_on_Two_Bus_Simul_Util = 0.027278 
issued_two_Eff = 0.103149 
queue_avg = 4.333715 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.33372
Memory Partition 19: 
Cache L2_bank_038:

Cache L2_bank_039:

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20053 n_nop=14735 n_act=556 n_pre=540 n_ref_event=0 n_req=4231 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=732 bw_util=0.2384
n_activity=8888 dram_eff=0.5378
bk0: 256a 18075i bk1: 256a 18239i bk2: 256a 18598i bk3: 256a 18321i bk4: 256a 18405i bk5: 256a 18638i bk6: 256a 18704i bk7: 256a 18168i bk8: 256a 18316i bk9: 256a 18195i bk10: 256a 18144i bk11: 256a 18434i bk12: 256a 18532i bk13: 256a 18458i bk14: 232a 18559i bk15: 232a 18863i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.868589
Row_Buffer_Locality_read = 0.890810
Row_Buffer_Locality_write = 0.377049
Bank_Level_Parallism = 3.570339
Bank_Level_Parallism_Col = 2.722748
Bank_Level_Parallism_Ready = 1.517364
write_to_read_ratio_blp_rw_average = 0.232829
GrpLevelPara = 2.090967 

BW Util details:
bwutil = 0.238368 
total_CMD = 20053 
util_bw = 4780 
Wasted_Col = 3105 
Wasted_Row = 638 
Idle = 11530 

BW Util Bottlenecks: 
RCDc_limit = 2367 
RCDWRc_limit = 530 
WTRc_limit = 706 
RTWc_limit = 1826 
CCDLc_limit = 2127 
rwq = 0 
CCDLc_limit_alone = 1934 
WTRc_limit_alone = 618 
RTWc_limit_alone = 1721 

Commands details: 
total_CMD = 20053 
n_nop = 14735 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 732 
n_act = 556 
n_pre = 540 
n_ref = 0 
n_req = 4231 
total_req = 4780 

Dual Bus Interface Util: 
issued_total_row = 1096 
issued_total_col = 4780 
Row_Bus_Util =  0.054655 
CoL_Bus_Util = 0.238368 
Either_Row_CoL_Bus_Util = 0.265197 
Issued_on_Two_Bus_Simul_Util = 0.027826 
issued_two_Eff = 0.104927 
queue_avg = 4.313419 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=47 avg=4.31342
Memory Partition 20: 
Cache L2_bank_040:

Cache L2_bank_041:

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20053 n_nop=14740 n_act=550 n_pre=534 n_ref_event=0 n_req=4232 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=736 bw_util=0.2386
n_activity=8877 dram_eff=0.5389
bk0: 256a 17935i bk1: 256a 18381i bk2: 256a 18694i bk3: 256a 18349i bk4: 256a 18665i bk5: 256a 18249i bk6: 256a 18529i bk7: 256a 18431i bk8: 256a 18107i bk9: 256a 17987i bk10: 256a 18216i bk11: 256a 18171i bk12: 256a 18485i bk13: 256a 18258i bk14: 232a 18493i bk15: 232a 18836i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.870038
Row_Buffer_Locality_read = 0.891304
Row_Buffer_Locality_write = 0.402174
Bank_Level_Parallism = 3.668269
Bank_Level_Parallism_Col = 2.884976
Bank_Level_Parallism_Ready = 1.582776
write_to_read_ratio_blp_rw_average = 0.232607
GrpLevelPara = 2.187251 

BW Util details:
bwutil = 0.238568 
total_CMD = 20053 
util_bw = 4784 
Wasted_Col = 3062 
Wasted_Row = 685 
Idle = 11522 

BW Util Bottlenecks: 
RCDc_limit = 2425 
RCDWRc_limit = 540 
WTRc_limit = 741 
RTWc_limit = 2496 
CCDLc_limit = 1896 
rwq = 0 
CCDLc_limit_alone = 1680 
WTRc_limit_alone = 679 
RTWc_limit_alone = 2342 

Commands details: 
total_CMD = 20053 
n_nop = 14740 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 736 
n_act = 550 
n_pre = 534 
n_ref = 0 
n_req = 4232 
total_req = 4784 

Dual Bus Interface Util: 
issued_total_row = 1084 
issued_total_col = 4784 
Row_Bus_Util =  0.054057 
CoL_Bus_Util = 0.238568 
Either_Row_CoL_Bus_Util = 0.264948 
Issued_on_Two_Bus_Simul_Util = 0.027677 
issued_two_Eff = 0.104461 
queue_avg = 4.524111 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=55 avg=4.52411
Memory Partition 21: 
Cache L2_bank_042:

Cache L2_bank_043:

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20053 n_nop=14749 n_act=529 n_pre=513 n_ref_event=0 n_req=4228 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=720 bw_util=0.2378
n_activity=8922 dram_eff=0.5344
bk0: 256a 18080i bk1: 256a 18238i bk2: 256a 18469i bk3: 256a 18525i bk4: 256a 18485i bk5: 256a 18621i bk6: 256a 18619i bk7: 256a 18457i bk8: 256a 18292i bk9: 256a 18213i bk10: 256a 18375i bk11: 256a 18426i bk12: 256a 18584i bk13: 256a 18240i bk14: 232a 18674i bk15: 232a 19035i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.874882
Row_Buffer_Locality_read = 0.895504
Row_Buffer_Locality_write = 0.411111
Bank_Level_Parallism = 3.471810
Bank_Level_Parallism_Col = 2.743563
Bank_Level_Parallism_Ready = 1.545722
write_to_read_ratio_blp_rw_average = 0.225719
GrpLevelPara = 2.105318 

BW Util details:
bwutil = 0.237770 
total_CMD = 20053 
util_bw = 4768 
Wasted_Col = 3035 
Wasted_Row = 764 
Idle = 11486 

BW Util Bottlenecks: 
RCDc_limit = 2354 
RCDWRc_limit = 519 
WTRc_limit = 798 
RTWc_limit = 1940 
CCDLc_limit = 2026 
rwq = 0 
CCDLc_limit_alone = 1810 
WTRc_limit_alone = 726 
RTWc_limit_alone = 1796 

Commands details: 
total_CMD = 20053 
n_nop = 14749 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 720 
n_act = 529 
n_pre = 513 
n_ref = 0 
n_req = 4228 
total_req = 4768 

Dual Bus Interface Util: 
issued_total_row = 1042 
issued_total_col = 4768 
Row_Bus_Util =  0.051962 
CoL_Bus_Util = 0.237770 
Either_Row_CoL_Bus_Util = 0.264499 
Issued_on_Two_Bus_Simul_Util = 0.025233 
issued_two_Eff = 0.095400 
queue_avg = 4.102329 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=44 avg=4.10233
Memory Partition 22: 
Cache L2_bank_044:

Cache L2_bank_045:

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20053 n_nop=14743 n_act=535 n_pre=519 n_ref_event=0 n_req=4230 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=728 bw_util=0.2382
n_activity=8884 dram_eff=0.5376
bk0: 256a 17890i bk1: 256a 18162i bk2: 256a 18637i bk3: 256a 18323i bk4: 256a 18541i bk5: 256a 18506i bk6: 256a 18407i bk7: 256a 18453i bk8: 256a 17833i bk9: 256a 18236i bk10: 256a 18205i bk11: 256a 18293i bk12: 256a 18471i bk13: 256a 18118i bk14: 232a 18564i bk15: 232a 18727i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.873522
Row_Buffer_Locality_read = 0.894516
Row_Buffer_Locality_write = 0.406593
Bank_Level_Parallism = 3.772095
Bank_Level_Parallism_Col = 2.982582
Bank_Level_Parallism_Ready = 1.651801
write_to_read_ratio_blp_rw_average = 0.233448
GrpLevelPara = 2.173664 

BW Util details:
bwutil = 0.238169 
total_CMD = 20053 
util_bw = 4776 
Wasted_Col = 2979 
Wasted_Row = 652 
Idle = 11646 

BW Util Bottlenecks: 
RCDc_limit = 2290 
RCDWRc_limit = 514 
WTRc_limit = 697 
RTWc_limit = 2360 
CCDLc_limit = 1967 
rwq = 0 
CCDLc_limit_alone = 1732 
WTRc_limit_alone = 608 
RTWc_limit_alone = 2214 

Commands details: 
total_CMD = 20053 
n_nop = 14743 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 728 
n_act = 535 
n_pre = 519 
n_ref = 0 
n_req = 4230 
total_req = 4776 

Dual Bus Interface Util: 
issued_total_row = 1054 
issued_total_col = 4776 
Row_Bus_Util =  0.052561 
CoL_Bus_Util = 0.238169 
Either_Row_CoL_Bus_Util = 0.264798 
Issued_on_Two_Bus_Simul_Util = 0.025931 
issued_two_Eff = 0.097928 
queue_avg = 4.581708 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.58171
Memory Partition 23: 
Cache L2_bank_046:

Cache L2_bank_047:

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20053 n_nop=14752 n_act=540 n_pre=524 n_ref_event=0 n_req=4232 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=736 bw_util=0.2386
n_activity=8686 dram_eff=0.5508
bk0: 256a 18280i bk1: 256a 18249i bk2: 256a 18752i bk3: 256a 18305i bk4: 256a 18713i bk5: 256a 18641i bk6: 256a 18397i bk7: 256a 18597i bk8: 256a 18232i bk9: 256a 18219i bk10: 256a 18114i bk11: 256a 18112i bk12: 256a 18497i bk13: 256a 18534i bk14: 232a 18424i bk15: 232a 18861i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.872401
Row_Buffer_Locality_read = 0.891551
Row_Buffer_Locality_write = 0.451087
Bank_Level_Parallism = 3.628083
Bank_Level_Parallism_Col = 2.830119
Bank_Level_Parallism_Ready = 1.594273
write_to_read_ratio_blp_rw_average = 0.222753
GrpLevelPara = 2.146268 

BW Util details:
bwutil = 0.238568 
total_CMD = 20053 
util_bw = 4784 
Wasted_Col = 2908 
Wasted_Row = 619 
Idle = 11742 

BW Util Bottlenecks: 
RCDc_limit = 2326 
RCDWRc_limit = 505 
WTRc_limit = 699 
RTWc_limit = 1772 
CCDLc_limit = 1936 
rwq = 0 
CCDLc_limit_alone = 1772 
WTRc_limit_alone = 636 
RTWc_limit_alone = 1671 

Commands details: 
total_CMD = 20053 
n_nop = 14752 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 736 
n_act = 540 
n_pre = 524 
n_ref = 0 
n_req = 4232 
total_req = 4784 

Dual Bus Interface Util: 
issued_total_row = 1064 
issued_total_col = 4784 
Row_Bus_Util =  0.053059 
CoL_Bus_Util = 0.238568 
Either_Row_CoL_Bus_Util = 0.264349 
Issued_on_Two_Bus_Simul_Util = 0.027278 
issued_two_Eff = 0.103188 
queue_avg = 4.258764 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.25876
Memory Partition 24: 
Cache L2_bank_048:

Cache L2_bank_049:

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20053 n_nop=14779 n_act=534 n_pre=518 n_ref_event=0 n_req=4226 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=712 bw_util=0.2374
n_activity=8880 dram_eff=0.536
bk0: 256a 18127i bk1: 256a 18236i bk2: 256a 18671i bk3: 256a 18569i bk4: 256a 18430i bk5: 256a 18670i bk6: 256a 18476i bk7: 256a 18666i bk8: 256a 18068i bk9: 256a 18196i bk10: 256a 18311i bk11: 256a 17767i bk12: 256a 18623i bk13: 256a 18558i bk14: 232a 18419i bk15: 232a 18879i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.873639
Row_Buffer_Locality_read = 0.895257
Row_Buffer_Locality_write = 0.382022
Bank_Level_Parallism = 3.559405
Bank_Level_Parallism_Col = 2.788335
Bank_Level_Parallism_Ready = 1.598319
write_to_read_ratio_blp_rw_average = 0.240207
GrpLevelPara = 2.103772 

BW Util details:
bwutil = 0.237371 
total_CMD = 20053 
util_bw = 4760 
Wasted_Col = 3073 
Wasted_Row = 710 
Idle = 11510 

BW Util Bottlenecks: 
RCDc_limit = 2323 
RCDWRc_limit = 551 
WTRc_limit = 737 
RTWc_limit = 1799 
CCDLc_limit = 1989 
rwq = 0 
CCDLc_limit_alone = 1825 
WTRc_limit_alone = 685 
RTWc_limit_alone = 1687 

Commands details: 
total_CMD = 20053 
n_nop = 14779 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 712 
n_act = 534 
n_pre = 518 
n_ref = 0 
n_req = 4226 
total_req = 4760 

Dual Bus Interface Util: 
issued_total_row = 1052 
issued_total_col = 4760 
Row_Bus_Util =  0.052461 
CoL_Bus_Util = 0.237371 
Either_Row_CoL_Bus_Util = 0.263003 
Issued_on_Two_Bus_Simul_Util = 0.026829 
issued_two_Eff = 0.102010 
queue_avg = 4.484217 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=4.48422
Memory Partition 25: 
Cache L2_bank_050:

Cache L2_bank_051:

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20053 n_nop=14799 n_act=520 n_pre=504 n_ref_event=0 n_req=4216 n_rd=4040 n_rd_L2_A=0 n_write=0 n_wr_bk=704 bw_util=0.2366
n_activity=8957 dram_eff=0.5296
bk0: 256a 18333i bk1: 256a 18337i bk2: 256a 18835i bk3: 256a 18673i bk4: 256a 18536i bk5: 256a 18809i bk6: 256a 18599i bk7: 256a 18654i bk8: 256a 18356i bk9: 256a 18142i bk10: 256a 18103i bk11: 256a 18321i bk12: 256a 18376i bk13: 256a 18394i bk14: 232a 18921i bk15: 224a 18934i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.876660
Row_Buffer_Locality_read = 0.895545
Row_Buffer_Locality_write = 0.443182
Bank_Level_Parallism = 3.366639
Bank_Level_Parallism_Col = 2.636714
Bank_Level_Parallism_Ready = 1.512437
write_to_read_ratio_blp_rw_average = 0.259026
GrpLevelPara = 2.041522 

BW Util details:
bwutil = 0.236573 
total_CMD = 20053 
util_bw = 4744 
Wasted_Col = 3098 
Wasted_Row = 695 
Idle = 11516 

BW Util Bottlenecks: 
RCDc_limit = 2223 
RCDWRc_limit = 517 
WTRc_limit = 567 
RTWc_limit = 1883 
CCDLc_limit = 2096 
rwq = 0 
CCDLc_limit_alone = 1878 
WTRc_limit_alone = 527 
RTWc_limit_alone = 1705 

Commands details: 
total_CMD = 20053 
n_nop = 14799 
Read = 4040 
Write = 0 
L2_Alloc = 0 
L2_WB = 704 
n_act = 520 
n_pre = 504 
n_ref = 0 
n_req = 4216 
total_req = 4744 

Dual Bus Interface Util: 
issued_total_row = 1024 
issued_total_col = 4744 
Row_Bus_Util =  0.051065 
CoL_Bus_Util = 0.236573 
Either_Row_CoL_Bus_Util = 0.262006 
Issued_on_Two_Bus_Simul_Util = 0.025632 
issued_two_Eff = 0.097830 
queue_avg = 4.050815 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=37 avg=4.05082
Memory Partition 26: 
Cache L2_bank_052:

Cache L2_bank_053:

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20053 n_nop=14754 n_act=535 n_pre=519 n_ref_event=0 n_req=4221 n_rd=4040 n_rd_L2_A=0 n_write=0 n_wr_bk=724 bw_util=0.2376
n_activity=8813 dram_eff=0.5406
bk0: 256a 18192i bk1: 256a 18528i bk2: 256a 18835i bk3: 256a 18689i bk4: 256a 18640i bk5: 256a 18399i bk6: 256a 18557i bk7: 256a 18610i bk8: 256a 17743i bk9: 256a 18229i bk10: 256a 18202i bk11: 256a 17992i bk12: 256a 18380i bk13: 256a 18349i bk14: 232a 18407i bk15: 224a 18857i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.873253
Row_Buffer_Locality_read = 0.894059
Row_Buffer_Locality_write = 0.408840
Bank_Level_Parallism = 3.609860
Bank_Level_Parallism_Col = 2.884912
Bank_Level_Parallism_Ready = 1.573258
write_to_read_ratio_blp_rw_average = 0.255860
GrpLevelPara = 2.160549 

BW Util details:
bwutil = 0.237570 
total_CMD = 20053 
util_bw = 4764 
Wasted_Col = 2957 
Wasted_Row = 717 
Idle = 11615 

BW Util Bottlenecks: 
RCDc_limit = 2358 
RCDWRc_limit = 480 
WTRc_limit = 507 
RTWc_limit = 2258 
CCDLc_limit = 1949 
rwq = 0 
CCDLc_limit_alone = 1754 
WTRc_limit_alone = 473 
RTWc_limit_alone = 2097 

Commands details: 
total_CMD = 20053 
n_nop = 14754 
Read = 4040 
Write = 0 
L2_Alloc = 0 
L2_WB = 724 
n_act = 535 
n_pre = 519 
n_ref = 0 
n_req = 4221 
total_req = 4764 

Dual Bus Interface Util: 
issued_total_row = 1054 
issued_total_col = 4764 
Row_Bus_Util =  0.052561 
CoL_Bus_Util = 0.237570 
Either_Row_CoL_Bus_Util = 0.264250 
Issued_on_Two_Bus_Simul_Util = 0.025881 
issued_two_Eff = 0.097943 
queue_avg = 4.524211 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=61 avg=4.52421
Memory Partition 27: 
Cache L2_bank_054:

Cache L2_bank_055:

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20053 n_nop=14735 n_act=550 n_pre=534 n_ref_event=0 n_req=4220 n_rd=4040 n_rd_L2_A=0 n_write=0 n_wr_bk=720 bw_util=0.2374
n_activity=8857 dram_eff=0.5374
bk0: 256a 18173i bk1: 256a 18053i bk2: 256a 18885i bk3: 256a 18715i bk4: 256a 18535i bk5: 256a 18199i bk6: 256a 18353i bk7: 256a 18542i bk8: 256a 17882i bk9: 256a 18182i bk10: 256a 18405i bk11: 256a 18194i bk12: 256a 18622i bk13: 256a 18381i bk14: 232a 18463i bk15: 224a 18997i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.869668
Row_Buffer_Locality_read = 0.894059
Row_Buffer_Locality_write = 0.322222
Bank_Level_Parallism = 3.637633
Bank_Level_Parallism_Col = 2.805856
Bank_Level_Parallism_Ready = 1.536975
write_to_read_ratio_blp_rw_average = 0.245832
GrpLevelPara = 2.102407 

BW Util details:
bwutil = 0.237371 
total_CMD = 20053 
util_bw = 4760 
Wasted_Col = 2987 
Wasted_Row = 634 
Idle = 11672 

BW Util Bottlenecks: 
RCDc_limit = 2289 
RCDWRc_limit = 621 
WTRc_limit = 748 
RTWc_limit = 1898 
CCDLc_limit = 2019 
rwq = 0 
CCDLc_limit_alone = 1766 
WTRc_limit_alone = 649 
RTWc_limit_alone = 1744 

Commands details: 
total_CMD = 20053 
n_nop = 14735 
Read = 4040 
Write = 0 
L2_Alloc = 0 
L2_WB = 720 
n_act = 550 
n_pre = 534 
n_ref = 0 
n_req = 4220 
total_req = 4760 

Dual Bus Interface Util: 
issued_total_row = 1084 
issued_total_col = 4760 
Row_Bus_Util =  0.054057 
CoL_Bus_Util = 0.237371 
Either_Row_CoL_Bus_Util = 0.265197 
Issued_on_Two_Bus_Simul_Util = 0.026230 
issued_two_Eff = 0.098909 
queue_avg = 4.080637 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=51 avg=4.08064
Memory Partition 28: 
Cache L2_bank_056:

Cache L2_bank_057:

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20053 n_nop=14794 n_act=532 n_pre=516 n_ref_event=0 n_req=4213 n_rd=4040 n_rd_L2_A=0 n_write=0 n_wr_bk=692 bw_util=0.236
n_activity=8807 dram_eff=0.5373
bk0: 256a 18226i bk1: 256a 18275i bk2: 256a 18873i bk3: 256a 18770i bk4: 256a 18827i bk5: 256a 18148i bk6: 256a 18563i bk7: 256a 18660i bk8: 256a 17944i bk9: 256a 18296i bk10: 256a 18254i bk11: 256a 18252i bk12: 256a 18724i bk13: 256a 18497i bk14: 232a 18441i bk15: 224a 18874i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.873724
Row_Buffer_Locality_read = 0.893812
Row_Buffer_Locality_write = 0.404624
Bank_Level_Parallism = 3.466439
Bank_Level_Parallism_Col = 2.692022
Bank_Level_Parallism_Ready = 1.542688
write_to_read_ratio_blp_rw_average = 0.230928
GrpLevelPara = 2.050539 

BW Util details:
bwutil = 0.235975 
total_CMD = 20053 
util_bw = 4732 
Wasted_Col = 3130 
Wasted_Row = 630 
Idle = 11561 

BW Util Bottlenecks: 
RCDc_limit = 2382 
RCDWRc_limit = 498 
WTRc_limit = 625 
RTWc_limit = 1752 
CCDLc_limit = 2151 
rwq = 0 
CCDLc_limit_alone = 1952 
WTRc_limit_alone = 578 
RTWc_limit_alone = 1600 

Commands details: 
total_CMD = 20053 
n_nop = 14794 
Read = 4040 
Write = 0 
L2_Alloc = 0 
L2_WB = 692 
n_act = 532 
n_pre = 516 
n_ref = 0 
n_req = 4213 
total_req = 4732 

Dual Bus Interface Util: 
issued_total_row = 1048 
issued_total_col = 4732 
Row_Bus_Util =  0.052262 
CoL_Bus_Util = 0.235975 
Either_Row_CoL_Bus_Util = 0.262255 
Issued_on_Two_Bus_Simul_Util = 0.025981 
issued_two_Eff = 0.099068 
queue_avg = 4.377948 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=43 avg=4.37795
Memory Partition 29: 
Cache L2_bank_058:

Cache L2_bank_059:

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20053 n_nop=14815 n_act=525 n_pre=509 n_ref_event=0 n_req=4212 n_rd=4040 n_rd_L2_A=0 n_write=0 n_wr_bk=688 bw_util=0.2358
n_activity=8866 dram_eff=0.5333
bk0: 256a 18042i bk1: 256a 18054i bk2: 256a 18928i bk3: 256a 18513i bk4: 256a 18538i bk5: 256a 18374i bk6: 256a 18770i bk7: 256a 18553i bk8: 256a 17464i bk9: 256a 17911i bk10: 256a 18619i bk11: 256a 18428i bk12: 256a 18542i bk13: 256a 18622i bk14: 232a 18602i bk15: 224a 18976i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875356
Row_Buffer_Locality_read = 0.895050
Row_Buffer_Locality_write = 0.412791
Bank_Level_Parallism = 3.537757
Bank_Level_Parallism_Col = 2.777863
Bank_Level_Parallism_Ready = 1.536802
write_to_read_ratio_blp_rw_average = 0.245071
GrpLevelPara = 2.063541 

BW Util details:
bwutil = 0.235775 
total_CMD = 20053 
util_bw = 4728 
Wasted_Col = 3146 
Wasted_Row = 641 
Idle = 11538 

BW Util Bottlenecks: 
RCDc_limit = 2372 
RCDWRc_limit = 484 
WTRc_limit = 559 
RTWc_limit = 2054 
CCDLc_limit = 2076 
rwq = 0 
CCDLc_limit_alone = 1862 
WTRc_limit_alone = 525 
RTWc_limit_alone = 1874 

Commands details: 
total_CMD = 20053 
n_nop = 14815 
Read = 4040 
Write = 0 
L2_Alloc = 0 
L2_WB = 688 
n_act = 525 
n_pre = 509 
n_ref = 0 
n_req = 4212 
total_req = 4728 

Dual Bus Interface Util: 
issued_total_row = 1034 
issued_total_col = 4728 
Row_Bus_Util =  0.051563 
CoL_Bus_Util = 0.235775 
Either_Row_CoL_Bus_Util = 0.261208 
Issued_on_Two_Bus_Simul_Util = 0.026131 
issued_two_Eff = 0.100038 
queue_avg = 4.418740 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=47 avg=4.41874
Memory Partition 30: 
Cache L2_bank_060:

Cache L2_bank_061:

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20053 n_nop=14775 n_act=537 n_pre=521 n_ref_event=0 n_req=4214 n_rd=4040 n_rd_L2_A=0 n_write=0 n_wr_bk=696 bw_util=0.2362
n_activity=8789 dram_eff=0.5389
bk0: 256a 18242i bk1: 256a 17658i bk2: 256a 18539i bk3: 256a 18271i bk4: 256a 18510i bk5: 256a 18656i bk6: 256a 18283i bk7: 256a 18548i bk8: 256a 18140i bk9: 256a 18189i bk10: 256a 18693i bk11: 256a 18306i bk12: 256a 18748i bk13: 256a 18395i bk14: 232a 18373i bk15: 224a 19106i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.872568
Row_Buffer_Locality_read = 0.891337
Row_Buffer_Locality_write = 0.436782
Bank_Level_Parallism = 3.615339
Bank_Level_Parallism_Col = 2.801919
Bank_Level_Parallism_Ready = 1.546453
write_to_read_ratio_blp_rw_average = 0.229660
GrpLevelPara = 2.126264 

BW Util details:
bwutil = 0.236174 
total_CMD = 20053 
util_bw = 4736 
Wasted_Col = 3042 
Wasted_Row = 632 
Idle = 11643 

BW Util Bottlenecks: 
RCDc_limit = 2442 
RCDWRc_limit = 465 
WTRc_limit = 795 
RTWc_limit = 1902 
CCDLc_limit = 2017 
rwq = 0 
CCDLc_limit_alone = 1812 
WTRc_limit_alone = 731 
RTWc_limit_alone = 1761 

Commands details: 
total_CMD = 20053 
n_nop = 14775 
Read = 4040 
Write = 0 
L2_Alloc = 0 
L2_WB = 696 
n_act = 537 
n_pre = 521 
n_ref = 0 
n_req = 4214 
total_req = 4736 

Dual Bus Interface Util: 
issued_total_row = 1058 
issued_total_col = 4736 
Row_Bus_Util =  0.052760 
CoL_Bus_Util = 0.236174 
Either_Row_CoL_Bus_Util = 0.263203 
Issued_on_Two_Bus_Simul_Util = 0.025732 
issued_two_Eff = 0.097764 
queue_avg = 4.964943 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.96494
Memory Partition 31: 
Cache L2_bank_062:

Cache L2_bank_063:

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20053 n_nop=14790 n_act=547 n_pre=531 n_ref_event=0 n_req=4209 n_rd=4040 n_rd_L2_A=0 n_write=0 n_wr_bk=676 bw_util=0.2352
n_activity=8734 dram_eff=0.54
bk0: 256a 18289i bk1: 256a 18155i bk2: 256a 18604i bk3: 256a 18263i bk4: 256a 18658i bk5: 256a 18083i bk6: 256a 18623i bk7: 256a 18556i bk8: 256a 18102i bk9: 256a 18493i bk10: 256a 18353i bk11: 256a 17897i bk12: 256a 18489i bk13: 256a 18415i bk14: 232a 18509i bk15: 224a 19027i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.870040
Row_Buffer_Locality_read = 0.889109
Row_Buffer_Locality_write = 0.414201
Bank_Level_Parallism = 3.630647
Bank_Level_Parallism_Col = 2.825317
Bank_Level_Parallism_Ready = 1.524173
write_to_read_ratio_blp_rw_average = 0.261586
GrpLevelPara = 2.126842 

BW Util details:
bwutil = 0.235177 
total_CMD = 20053 
util_bw = 4716 
Wasted_Col = 3084 
Wasted_Row = 612 
Idle = 11641 

BW Util Bottlenecks: 
RCDc_limit = 2451 
RCDWRc_limit = 474 
WTRc_limit = 607 
RTWc_limit = 2186 
CCDLc_limit = 2147 
rwq = 0 
CCDLc_limit_alone = 1840 
WTRc_limit_alone = 535 
RTWc_limit_alone = 1951 

Commands details: 
total_CMD = 20053 
n_nop = 14790 
Read = 4040 
Write = 0 
L2_Alloc = 0 
L2_WB = 676 
n_act = 547 
n_pre = 531 
n_ref = 0 
n_req = 4209 
total_req = 4716 

Dual Bus Interface Util: 
issued_total_row = 1078 
issued_total_col = 4716 
Row_Bus_Util =  0.053758 
CoL_Bus_Util = 0.235177 
Either_Row_CoL_Bus_Util = 0.262455 
Issued_on_Two_Bus_Simul_Util = 0.026480 
issued_two_Eff = 0.100893 
queue_avg = 4.648232 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=63 avg=4.64823

========= L2 cache stats =========
L2_cache_bank[0]: Access = 4703, Miss = 4438, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 4681, Miss = 4439, Miss_rate = 0.948, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 4698, Miss = 4439, Miss_rate = 0.945, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 4689, Miss = 4440, Miss_rate = 0.947, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 4705, Miss = 4440, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 4683, Miss = 4440, Miss_rate = 0.948, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 4704, Miss = 4440, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 4683, Miss = 4441, Miss_rate = 0.948, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 4700, Miss = 4441, Miss_rate = 0.945, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 4689, Miss = 4440, Miss_rate = 0.947, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 4705, Miss = 4440, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 4683, Miss = 4440, Miss_rate = 0.948, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 4705, Miss = 4440, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 4684, Miss = 4441, Miss_rate = 0.948, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 4699, Miss = 4441, Miss_rate = 0.945, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 4688, Miss = 4440, Miss_rate = 0.947, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 4705, Miss = 4440, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 4683, Miss = 4440, Miss_rate = 0.948, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 4705, Miss = 4440, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 4684, Miss = 4440, Miss_rate = 0.948, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 4699, Miss = 4440, Miss_rate = 0.945, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 4687, Miss = 4440, Miss_rate = 0.947, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 4704, Miss = 4440, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 4683, Miss = 4440, Miss_rate = 0.948, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 4705, Miss = 4440, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 4686, Miss = 4441, Miss_rate = 0.948, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 4701, Miss = 4441, Miss_rate = 0.945, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 4687, Miss = 4440, Miss_rate = 0.947, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 4703, Miss = 4440, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 4683, Miss = 4440, Miss_rate = 0.948, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 4704, Miss = 4440, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 4685, Miss = 4440, Miss_rate = 0.948, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 4702, Miss = 4440, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 4687, Miss = 4441, Miss_rate = 0.948, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 4703, Miss = 4441, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 4684, Miss = 4440, Miss_rate = 0.948, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 4704, Miss = 4440, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 4685, Miss = 4440, Miss_rate = 0.948, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 4703, Miss = 4440, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 4674, Miss = 4430, Miss_rate = 0.948, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 4700, Miss = 4438, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 4675, Miss = 4429, Miss_rate = 0.947, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 4701, Miss = 4437, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 4673, Miss = 4428, Miss_rate = 0.948, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 4700, Miss = 4436, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 4670, Miss = 4427, Miss_rate = 0.948, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 4695, Miss = 4435, Miss_rate = 0.945, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 4673, Miss = 4426, Miss_rate = 0.947, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 4699, Miss = 4434, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 4669, Miss = 4424, Miss_rate = 0.948, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 4697, Miss = 4432, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 4786, Miss = 4416, Miss_rate = 0.923, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 4691, Miss = 4432, Miss_rate = 0.945, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 4672, Miss = 4424, Miss_rate = 0.947, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 4696, Miss = 4433, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 4668, Miss = 4424, Miss_rate = 0.948, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 4690, Miss = 4434, Miss_rate = 0.945, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 4675, Miss = 4425, Miss_rate = 0.947, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 4687, Miss = 4436, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 4683, Miss = 4426, Miss_rate = 0.945, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 4692, Miss = 4436, Miss_rate = 0.945, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 4679, Miss = 4428, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 4687, Miss = 4438, Miss_rate = 0.947, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 4685, Miss = 4428, Miss_rate = 0.945, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 300288
L2_total_cache_misses = 283920
L2_total_cache_miss_rate = 0.9455
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 16368
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 32370
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 97110
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32370
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 122070
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 145848
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 154440
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.018
L2_cache_fill_port_util = 0.076

icnt_total_pkts_mem_to_simt=300288
icnt_total_pkts_simt_to_mem=300288
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 300288
Req_Network_cycles = 26707
Req_Network_injected_packets_per_cycle =      11.2438 
Req_Network_conflicts_per_cycle =       6.0198
Req_Network_conflicts_per_cycle_util =      12.1363
Req_Bank_Level_Parallism =      22.6684
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       1.7989
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1757

Reply_Network_injected_packets_num = 300288
Reply_Network_cycles = 26707
Reply_Network_injected_packets_per_cycle =       11.2438
Reply_Network_conflicts_per_cycle =        3.9837
Reply_Network_conflicts_per_cycle_util =       8.0326
Reply_Bank_Level_Parallism =      22.6718
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.2918
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1405
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 55 sec (175 sec)
gpgpu_simulation_rate = 117788 (inst/sec)
gpgpu_simulation_rate = 152 (cycle/sec)
gpgpu_silicon_slowdown = 7447368x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
event update
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd6e01257c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd6e012578..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd6e012574..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd6e012570..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd6e012568..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd6e012560..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd6e012610..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd6e012618..

GPGPU-Sim PTX: cudaLaunch for 0x0x40519d (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z23histo_final_kernel_nvmajjjjPjS_S_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z23histo_final_kernel_nvmajjjjPjS_S_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z23histo_final_kernel_nvmajjjjPjS_S_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z23histo_final_kernel_nvmajjjjPjS_S_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z23histo_final_kernel_nvmajjjjPjS_S_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z23histo_final_kernel_nvmajjjjPjS_S_S_'...
GPGPU-Sim PTX: reconvergence points for _Z23histo_final_kernel_nvmajjjjPjS_S_S_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x8430 (histo.1.sm_70.ptx:5785) @%p1 bra BB13_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8518 (histo.1.sm_70.ptx:5819) add.s32 %r80, %r2, %r3;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x8510 (histo.1.sm_70.ptx:5816) @%p2 bra BB13_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8518 (histo.1.sm_70.ptx:5819) add.s32 %r80, %r2, %r3;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x8540 (histo.1.sm_70.ptx:5824) @%p3 bra BB13_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8668 (histo.1.sm_70.ptx:5866) add.s32 %r81, %r2, %r8;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x8660 (histo.1.sm_70.ptx:5863) @%p4 bra BB13_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8668 (histo.1.sm_70.ptx:5866) add.s32 %r81, %r2, %r8;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x8688 (histo.1.sm_70.ptx:5870) @%p5 bra BB13_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8768 (histo.1.sm_70.ptx:5903) ret;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x8760 (histo.1.sm_70.ptx:5900) @%p6 bra BB13_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8768 (histo.1.sm_70.ptx:5903) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z23histo_final_kernel_nvmajjjjPjS_S_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z23histo_final_kernel_nvmajjjjPjS_S_S_'.
GPGPU-Sim PTX: pushing kernel '_Z23histo_final_kernel_nvmajjjjPjS_S_S_' to stream 0, gridDim= (42,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 49 bind to kernel 3 '_Z23histo_final_kernel_nvmajjjjPjS_S_S_'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 50 bind to kernel 3 '_Z23histo_final_kernel_nvmajjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 51 bind to kernel 3 '_Z23histo_final_kernel_nvmajjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 52 bind to kernel 3 '_Z23histo_final_kernel_nvmajjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 53 bind to kernel 3 '_Z23histo_final_kernel_nvmajjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 54 bind to kernel 3 '_Z23histo_final_kernel_nvmajjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 55 bind to kernel 3 '_Z23histo_final_kernel_nvmajjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 56 bind to kernel 3 '_Z23histo_final_kernel_nvmajjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 57 bind to kernel 3 '_Z23histo_final_kernel_nvmajjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 58 bind to kernel 3 '_Z23histo_final_kernel_nvmajjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 59 bind to kernel 3 '_Z23histo_final_kernel_nvmajjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 60 bind to kernel 3 '_Z23histo_final_kernel_nvmajjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 61 bind to kernel 3 '_Z23histo_final_kernel_nvmajjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 62 bind to kernel 3 '_Z23histo_final_kernel_nvmajjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 63 bind to kernel 3 '_Z23histo_final_kernel_nvmajjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 64 bind to kernel 3 '_Z23histo_final_kernel_nvmajjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 65 bind to kernel 3 '_Z23histo_final_kernel_nvmajjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 66 bind to kernel 3 '_Z23histo_final_kernel_nvmajjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 67 bind to kernel 3 '_Z23histo_final_kernel_nvmajjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 68 bind to kernel 3 '_Z23histo_final_kernel_nvmajjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 69 bind to kernel 3 '_Z23histo_final_kernel_nvmajjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 70 bind to kernel 3 '_Z23histo_final_kernel_nvmajjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 71 bind to kernel 3 '_Z23histo_final_kernel_nvmajjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 72 bind to kernel 3 '_Z23histo_final_kernel_nvmajjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 73 bind to kernel 3 '_Z23histo_final_kernel_nvmajjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 74 bind to kernel 3 '_Z23histo_final_kernel_nvmajjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 75 bind to kernel 3 '_Z23histo_final_kernel_nvmajjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 76 bind to kernel 3 '_Z23histo_final_kernel_nvmajjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 77 bind to kernel 3 '_Z23histo_final_kernel_nvmajjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 78 bind to kernel 3 '_Z23histo_final_kernel_nvmajjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 79 bind to kernel 3 '_Z23histo_final_kernel_nvmajjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z23histo_final_kernel_nvmajjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z23histo_final_kernel_nvmajjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z23histo_final_kernel_nvmajjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z23histo_final_kernel_nvmajjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z23histo_final_kernel_nvmajjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z23histo_final_kernel_nvmajjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z23histo_final_kernel_nvmajjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z23histo_final_kernel_nvmajjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z23histo_final_kernel_nvmajjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z23histo_final_kernel_nvmajjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z23histo_final_kernel_nvmajjjjPjS_S_S_'
Destroy streams for kernel 3: size 0
kernel_name = _Z23histo_final_kernel_nvmajjjjPjS_S_S_ 
kernel_launch_uid = 3 
gpu_sim_cycle = 20623
gpu_sim_insn = 7237632
gpu_ipc =     350.9495
gpu_tot_sim_cycle = 47330
gpu_tot_sim_insn = 27850536
gpu_tot_ipc =     588.4330
gpu_tot_issued_cta = 171
gpu_occupancy = 24.0320% 
gpu_tot_occupancy = 23.2916% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       5.1143
partiton_level_parallism_total  =       8.5730
partiton_level_parallism_util =       7.9284
partiton_level_parallism_util_total  =      15.2829
L2_BW  =     185.2600 GB/Sec
L2_BW_total  =     310.5483 GB/Sec
gpu_total_sim_rate=112300
############## bottleneck_stats #############
cycles: core 20623, icnt 20623, l2 20623, dram 15485
gpu_ipc	350.950
gpu_tot_issued_cta = 171, average cycles = 121
n_dram_writes	 0, n_dram_reads	 0
n_GLOBAL_ACC_R	 72704 
n_LOCAL_ACC_R	 0 
n_CONST_ACC_R	 0 
n_TEXTURE_ACC_R	 0 
n_GLOBAL_ACC_W	 0 
n_LOCAL_ACC_W	 0 
n_L1_WRBK_ACC	 0 
n_L2_WRBK_ACC	 13403 
n_L1_WR_ALLOC_R	 0 
n_L2_WR_ALLOC_R	 0 

n_sm	 80, n_schedulers	 4
scheduler util	0.035	42
L1D data util	0.282	42	0.645	49
L1D tag util	0.090	42	0.217	49
L2 data util	0.232	64	0.235	49
L2 tag util	0.080	64	0.080	0
n_l2_access	 105472
icnt s2m util	0.000	0	0.000	0	flits per packet: -nan
icnt m2s util	0.000	0	0.000	0	flits per packet: -nan
sum=0
n_mem	 32
dram util	0.255	32	0.261	8

latency_l1_hit:	860160, num_l1_reqs:	43008
L1 hit latency:	20
latency_dram:	69639458, num_dram_reqs:	105472
DRAM latency:	660

n_reg	65536, n_smem	98304, n_thread	2048, n_tb	32
reg file	0.625
smem size	0.000
thread slot	1.000
TB slot    	0.125
L1I tag util	0.074	42	0.161	49

n_mem_pipe	1, n_sp_pipe	4, n_sfu_pipe	4
mem pipe util	0.014	42	0.032	49
sp pipe util	0.000	0	0.000	49
sfu pipe util	0.000	0	0.000	49
ldst mem cycle	0.000	0	0.000	49

smem port	0.000	0

n_reg_bank	16
reg port	0.053	16	0.060	12
L1D tag util	0.090	42	0.217	49
L1D fill util	0.044	42	0.099	49
n_l1d_mshr	4096
L1D mshr util	0.009	42
n_l1d_missq	16
L1D missq util	0.004	42
L1D hit rate	0.290
L1D miss rate	0.710
L1D rsfail rate	0.000
L2 tag util	0.080	64	0.080	0
L2 fill util	0.055	64	0.055	0
n_l2_mshr	192
n_l2_missq	32
L2 mshr util	0.193	64	0.202	50
L2 missq util	0.004	64	0.005	19
L2 hit rate	0.000
L2 miss rate	1.000
L2 rsfail rate	0.000

dram activity	0.500	32	0.542	3

load trans eff	0.250
load trans sz	32.000
load_useful_bytes 925696, load_transaction_bytes 3702784, icnt_m2s_bytes 0
n_gmem_load_insns 10880, n_gmem_load_accesses 115712
n_smem_access_insn 0, n_smem_accesses 0

tmp_counter/12	0.089

run 0.028, fetch 0.014, sync 0.014, control 0.001, data 0.941, struct 0.003
############ end_bottleneck_stats #############

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 8202, Miss = 7181, Miss_rate = 0.876, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 8328, Miss = 7244, Miss_rate = 0.870, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 8330, Miss = 7207, Miss_rate = 0.865, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 8138, Miss = 7051, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 8138, Miss = 7049, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 8138, Miss = 7053, Miss_rate = 0.867, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 8138, Miss = 7044, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 8138, Miss = 7052, Miss_rate = 0.867, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 8010, Miss = 6978, Miss_rate = 0.871, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 8136, Miss = 7048, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 8138, Miss = 7050, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 5130, Miss = 4808, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 5130, Miss = 4802, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 5130, Miss = 4812, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 5130, Miss = 4812, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 5130, Miss = 4811, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 5002, Miss = 4748, Miss_rate = 0.949, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 5128, Miss = 4807, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 5130, Miss = 4810, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 5130, Miss = 4810, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 5130, Miss = 4809, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 5130, Miss = 4808, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 5130, Miss = 4811, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 5130, Miss = 4811, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 5002, Miss = 4749, Miss_rate = 0.949, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 5128, Miss = 4801, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 5130, Miss = 4809, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 5130, Miss = 4810, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 5130, Miss = 4811, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 5130, Miss = 4810, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 5130, Miss = 4808, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 5130, Miss = 4806, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 5002, Miss = 4748, Miss_rate = 0.949, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 5128, Miss = 4805, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 5130, Miss = 4810, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 5130, Miss = 4806, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 5130, Miss = 4812, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 5130, Miss = 4801, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 5130, Miss = 4798, Miss_rate = 0.935, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 5130, Miss = 4780, Miss_rate = 0.932, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 5002, Miss = 4748, Miss_rate = 0.949, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 5128, Miss = 4792, Miss_rate = 0.934, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 5130, Miss = 4812, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 5130, Miss = 4802, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 5130, Miss = 4803, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 5130, Miss = 4799, Miss_rate = 0.935, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 5130, Miss = 4811, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 5130, Miss = 4802, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 5002, Miss = 4742, Miss_rate = 0.948, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 5112, Miss = 3257, Miss_rate = 0.637, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 5114, Miss = 3260, Miss_rate = 0.637, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 4922, Miss = 3066, Miss_rate = 0.623, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 4922, Miss = 3068, Miss_rate = 0.623, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 4922, Miss = 3067, Miss_rate = 0.623, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 4922, Miss = 3068, Miss_rate = 0.623, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 4922, Miss = 3067, Miss_rate = 0.623, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 4794, Miss = 3005, Miss_rate = 0.627, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 4920, Miss = 3068, Miss_rate = 0.624, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 4922, Miss = 3069, Miss_rate = 0.624, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 4922, Miss = 3066, Miss_rate = 0.623, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 4922, Miss = 3068, Miss_rate = 0.623, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 4922, Miss = 3069, Miss_rate = 0.624, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 4922, Miss = 3069, Miss_rate = 0.624, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 3834, Miss = 2749, Miss_rate = 0.717, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 7696, Miss = 6927, Miss_rate = 0.900, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 7696, Miss = 6927, Miss_rate = 0.900, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 7696, Miss = 6928, Miss_rate = 0.900, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 7696, Miss = 6926, Miss_rate = 0.900, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 7696, Miss = 6926, Miss_rate = 0.900, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 7696, Miss = 6928, Miss_rate = 0.900, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 7696, Miss = 6927, Miss_rate = 0.900, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 7696, Miss = 6928, Miss_rate = 0.900, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 7696, Miss = 6926, Miss_rate = 0.900, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 7696, Miss = 6920, Miss_rate = 0.899, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 7696, Miss = 6925, Miss_rate = 0.900, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 7696, Miss = 6926, Miss_rate = 0.900, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 7696, Miss = 6927, Miss_rate = 0.900, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 7696, Miss = 6928, Miss_rate = 0.900, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 7696, Miss = 6922, Miss_rate = 0.899, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 7696, Miss = 6928, Miss_rate = 0.900, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 480256
	L1D_total_cache_misses = 417126
	L1D_total_cache_miss_rate = 0.8685
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.040
	L1D_cache_fill_port_util = 0.137
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 63130
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 187413
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 42505
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 187208
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 293048
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 187208

Total_core_cache_fail_stats:
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
1067, 1008, 1000, 1000, 992, 992, 992, 992, 984, 984, 984, 984, 984, 984, 984, 984, 
gpgpu_n_tot_thrd_icount = 29247488
gpgpu_n_tot_w_icount = 913984
gpgpu_n_stall_shd_mem = 403072
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 218552
gpgpu_n_mem_write_global = 187208
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1125152
gpgpu_n_store_insn = 1297984
gpgpu_n_shmem_insn = 261632
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 378312
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 403072
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:31959	W0_Idle:355995	W0_Scoreboard:5081918	W1:1216	W2:512	W3:0	W4:512	W5:0	W6:0	W7:1152	W8:512	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:512	W17:0	W18:33540	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:876028
single_issue_nums: WS0:231584	WS1:227808	WS2:227296	WS3:227296	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1747392 {8:218424,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 7488320 {40:187208,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 5120 {40:128,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 8736960 {40:218424,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1497664 {8:187208,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 5120 {40:128,}
maxmflatency = 1407 
max_icnt2mem_latency = 282 
maxmrqlatency = 624 
max_icnt2sh_latency = 51 
averagemflatency = 443 
avg_icnt2mem_latency = 34 
avg_mrq_latency = 36 
avg_icnt2sh_latency = 3 
mrq_lat_table:37084 	26493 	19352 	18534 	27201 	57637 	21844 	10971 	2092 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	199976 	81935 	116526 	7323 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	77 	16 	19 	276011 	100401 	24358 	4786 	92 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	311150 	65432 	24239 	4773 	166 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	7 	28 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        32        64        39        39        16        24        64        64        32        56        48        32        64        64 
dram[1]:        40        36        24        64        24        24        24        24        64        64        64        48        43        35        45        56 
dram[2]:        64        33        40        32        32        40        40        32        39        64        64        32        48        64        48        64 
dram[3]:        37        48        32        64        29        40        32        24        38        54        64        56        54        56        40        64 
dram[4]:        56        41        32        64        23        32        16        16        38        64        64        32        40        56        48        56 
dram[5]:        56        56        64        64        24        25        16        16        54        56        56        64        48        64        56        64 
dram[6]:        32        32        48        64        32        24        24        16        49        56        56        48        48        64        63        64 
dram[7]:        32        39        39        64        16        40        40        17        64        64        39        64        64        40        48        64 
dram[8]:        64        32        40        64        16        16        48        17        64        40        48        64        56        40        54        64 
dram[9]:        38        33        40        64        24        16        16        16        64        63        48        40        48        48        40        64 
dram[10]:        64        39        40        64        24        32        16        16        64        64        40        39        56        56        39        64 
dram[11]:        33        32        24        57        24        24        16        32        64        64        64        53        64        56        48        64 
dram[12]:        56        64        40        64        25        40        16        16        64        35        40        64        56        48        48        64 
dram[13]:        64        40        32        56        32        16        16        16        64        64        48        56        48        40        48        64 
dram[14]:        64        32        31        64        33        16        16        24        34        59        56        64        48        56        32        64 
dram[15]:        48        32        41        57        32        16        16        16        64        41        56        56        40        53        56        64 
dram[16]:        64        56        40        57        16        24        16        16        64        64        43        56        32        56        40        56 
dram[17]:        39        48        64        64        48        40        16        24        39        48        40        56        40        64        39        56 
dram[18]:        56        64        31        64        16        40        16        40        64        48        48        64        40        56        56        64 
dram[19]:        64        56        40        64        40        32        40        24        46        64        56        47        40        48        64        64 
dram[20]:        64        57        64        64        40        25        32        39        63        64        64        64        48        56        48        64 
dram[21]:        57        49        49        40        40        32        40        40        34        50        40        56        48        64        56        64 
dram[22]:        64        57        56        64        40        40        16        24        64        64        35        64        32        40        64        64 
dram[23]:        40        64        64        64        16        39        32        40        64        55        64        40        56        56        64        64 
dram[24]:        32        56        48        64        16        33        16        40        64        64        48        56        56        64        64        64 
dram[25]:        33        56        45        64        40        40        24        24        64        63        33        40        40        56        40        64 
dram[26]:        49        40        57        64        23        16        24        31        64        64        39        64        34        64        40        64 
dram[27]:        64        28        32        64        32        40        48        24        64        56        48        47        47        64        48        64 
dram[28]:        48        26        40        64        24        25        48        24        64        64        40        64        40        64        64        40 
dram[29]:        49        32        33        48        24        32        40        24        64        64        57        64        56        64        48        24 
dram[30]:        37        56        49        40        16        24        40        40        64        64        64        45        48        64        47        24 
dram[31]:        24        56        55        57        24        63        24        24        64        48        64        64        40        56        55        33 
maximum service time to same row:
dram[0]:      5666      5565      5554      5846      5562      5587      5706      5538      5692      5557      5591      5707      5577      5641      5746      5619 
dram[1]:      5543      5703      5715      5858      5538      5649      5734      5559      5603      5720      5676      5625      5645      5605      5541      5539 
dram[2]:      5582      5621      5658      5827      5550      5554      5695      5579      5538      5792      5736      5680      5723      5659      5569      5625 
dram[3]:      5605      5543      5798      5848      5691      5657      5802      5539      5597      5590      5575      5675      5554      5550      5641      5581 
dram[4]:      5538      5605      5631      5593      5655      5703      5883      5565      5559      5539      5590      5756      5708      5657      5591      5627 
dram[5]:      5587      5627      5551      5539      5591      5647      5803      5668      5629      6009      5538      5702      5688      5583      5738      5562 
dram[6]:      5645      5714      5587      5606      5602      5589      5834      5623      5559      5561      5538      5710      5746      5539      5756      5667 
dram[7]:      5603      5573      5609      5555      5598      5583      5808      5668      5601      5618      5546      5633      5599      5605      5627      5558 
dram[8]:      5554      5731      5711      5653      5541      5538      5605      5582      5760      5562      5629      5826      5546      5587      5847      5958 
dram[9]:      5593      5655      5574      5559      5599      5630      5539      5589      5716      5660      5563      5775      5650      5633      5804      5538 
dram[10]:      5609      5764      5752      5599      5671      5663      5590      5539      5569      5579      5635      5719      5659      5550      5832      5543 
dram[11]:      5539      5788      5554      5615      5649      5617      5575      5558      5603      5605      5622      5846      5730      5660      5856      5579 
dram[12]:      5565      5768      5599      5538      5714      5559      5658      5645      5539      5542      5589      5609      5602      5719      5872      5603 
dram[13]:      5668      5754      5538      5641      6218      5585      5559      5625      5562      5590      5618      5539      5752      5667      5858      5555 
dram[14]:      5639      5855      5574      5567      5766      5571      5645      5682      5704      5742      5538      5635      5578      5594      5884      5559 
dram[15]:      5675      5822      5538      5646      5788      5541      5629      5696      5583      5611      5594      5574      5603      5605      5888      5747 
dram[16]:      5687      5808      5601      5587      5750      5562      5542      5776      5650      5660      5716      5662      5538      5541      5586      5614 
dram[17]:      5752      5871      5555      5653      5712      5539      5629      5622      5614      5690      5582      5565      5635      5567      5538      5546 
dram[18]:      5583      5574      5623      5720      5847      5563      5609      5542      5538      5779      5554      5649      5716      5691      5602      5610 
dram[19]:      5617      5538      5546      5675      5818      5653      5667      5574      5561      5732      5716      5586      5646      5613      5582      5615 
dram[20]:      5539      5586      5595      5566      5807      5627      5567      5599      5578      5732      5774      5538      5562      5671      5668      5651 
dram[21]:      5562      5561      5626      5539      5855      5664      5730      5659      5538      5649      5602      5621      5751      5582      5559      5585 
dram[22]:      5726      5646      5539      5617      5603      5597      5758      5561      5562      5832      5594      5575      5787      5538      5629      5682 
dram[23]:      5605      5562      5570      5582      5543      5539      5688      5690      5645      5830      5538      5646      5679      5603      5613      5682 
dram[24]:      5626      5645      5759      5611      5593      5598      5672      5582      5590      5790      5597      5561      5718      5539      5538      5752 
dram[25]:      5607      5609      5651      5561      5581      5582      5538      5539      5557      5863      5764      5662      5804      5618      5623      5752 
dram[26]:      5542      5538      5704      5666      5653      5645      5553      5615      5589      5602      5629      5732      5863      5559      5585      5751 
dram[27]:      5590      5609      5732      5591      5561      5550      5610      5570      5698      5538      5553      5658      5840      5618      5686      5730 
dram[28]:      5541      5593      5791      5542      5663      5653      5595      5625      5538      5609      5610      5699      5770      5557      5570      5855 
dram[29]:      5617      5610      5827      5570      5582      5723      5704      5549      5727      5559      5579      5538      5858      5625      5668      5782 
dram[30]:      5579      5565      5731      5539      5538      5672      5695      5623      5719      5611      5542      5561      5625      5605      5774      5796 
dram[31]:      5647      5638      5649      5595      5597      5587      5598      5766      5631      5555      5561      5602      5538      5542      5700      5852 
average row accesses per activate:
dram[0]:  6.308824  7.833333  7.368421  9.545455  7.288462  7.092593  7.866667  8.022223  7.174603  7.859649  7.546875  7.682539  7.476923  7.593750 10.088889  8.250000 
dram[1]:  6.903226  7.962264  6.918033  9.767442  8.021276  7.660000  7.695652  7.326530  6.923077  7.593220  7.682539  8.456141  7.609375  8.254237  9.265306  7.965517 
dram[2]:  7.100000  7.403509  7.814815  8.235294  7.560000  7.660000  7.574468  7.326530  6.923077  7.593220  9.132075  7.666667  7.609375  7.983606  9.265306  8.105263 
dram[3]:  6.983606  8.096154  7.293103  8.571428  8.195652  7.509804  6.980392  7.479167  6.923077  7.344262  6.830986  9.470589  7.822581  7.870968  8.444445  8.285714 
dram[4]:  7.814815  7.777778  8.076923  8.936171  6.945455  8.127660  7.695652  7.659575  7.409836  7.111111  8.344828  8.203390  9.169811  9.000000  8.142858  8.923077 
dram[5]:  7.727273  8.274509  8.038462  7.814815  7.326923  6.803571  8.850000  6.923077  7.775862  8.109091  9.816326  7.790323  9.384615  7.967213  8.769231  8.122807 
dram[6]:  6.714286  7.814815  7.600000  7.962264  7.326923  8.106383  7.285714  6.792453  7.706897  9.061225  8.491228  7.806452  8.100000  8.836364  8.941176  8.754717 
dram[7]:  8.230769  6.934426  7.600000  6.950819  6.551724  7.307693  7.416667  6.428571  9.782609  8.090909  7.901639  7.918033  9.018518  7.854839  9.306123  8.400000 
dram[8]:  7.362069  6.115942  7.241379  7.571429  7.450980  8.063829  8.255814  6.923077  7.661017  8.163636  7.698413  8.763637 10.255320  7.507692  8.769231  7.830509 
dram[9]:  6.523077  8.274509  7.690909  7.709091  7.600000  7.450980  8.090909  7.058824  7.322581  7.912281  8.642858  7.650794  8.050000  8.678572  8.107142  9.625000 
dram[10]:  7.814815  7.535714  7.571429  7.851852  7.560000  8.260870  7.911111  6.666667  6.291667  7.859649  8.220339  8.781818  8.456141  8.561403  8.941176  7.965517 
dram[11]:  8.360000  8.380000  7.275862  7.851852  8.400000  6.803571  7.160000  7.387755  8.509434  7.193548  7.730159  8.907408  9.326923  8.767858  9.120000  8.698113 
dram[12]:  8.333333  7.258621  7.636364  8.153846  7.392157  8.282609  7.617021  7.346939  7.416667  8.222222  9.018518  8.763637  8.678572  7.424242  8.000000  8.846154 
dram[13]:  7.672727  7.033333  7.796296  7.571429  8.568182  7.875000  7.458333  7.500000  7.209677  8.072727  9.509804  7.901639  7.967213  6.833333  8.142858  8.363636 
dram[14]:  7.690909  7.851852  7.500000  8.352942  7.269231  8.042553  7.306122  7.200000  7.525424  8.145454  9.490196  9.094339  9.307693  8.016394  8.327272  9.625000 
dram[15]:  7.589286  6.822581  7.618182  7.589286  7.714286  7.560000  7.019608  7.058824  7.225806  8.764706  8.818182  8.066667  7.790323  8.133333  8.641509  8.214286 
dram[16]:  7.473684  7.050000  8.380000  7.186440  7.714286  6.333333  7.306122  7.058824  7.533333  7.982143  7.790323  7.885246  8.186440  7.714286  8.327272  8.178572 
dram[17]:  6.838710  7.943396  9.500000  7.327586  6.909091  7.307693  7.306122  6.545455  8.576923  7.000000  7.000000  7.741935  7.666667  8.818182  8.980392  8.769231 
dram[18]:  7.672727  7.403509  7.886793  7.344828  7.875000  7.490196  7.200000  7.659575  7.278688  8.259259  8.571428  8.016666  7.446154  8.344828  8.160714  9.224490 
dram[19]:  8.632653  7.672727  8.708333  6.967213  6.517241  7.936170  7.346939  6.206897  8.557693  7.847457  7.806452  9.431373  7.838710  8.327586  8.641509  9.673913 
dram[20]:  8.770833  8.440000  8.893617  7.438597  7.411765  6.465517  7.500000  7.160000  8.415094  9.078431  8.220339  8.763637  8.344828  8.678572  8.327272  9.866667 
dram[21]:  8.854167  7.310345  7.886793  6.854839  7.018518  6.907407  8.000000  6.280702  8.576923  8.436363  7.578125  8.781818  9.113208  8.362069  8.327272 11.075000 
dram[22]:  8.632653  7.032787  8.551021  6.934426  7.600000  6.642857  7.058824  6.754717  8.415094  8.592592  8.491228  8.327586  8.186440  8.066667  9.744680  9.844444 
dram[23]:  6.983606  7.310345  9.288889  6.950819  7.560000  7.480000  7.058824  7.617021  8.163636  8.773585  8.033334  8.203390  8.763637  8.625000  8.035088 10.325582 
dram[24]:  6.950819  6.730159  8.708333  8.134615  7.714286  7.173077  6.545455  7.617021  8.163636  7.672131  7.901639  7.806452  9.132075  8.781818  8.178572  9.061225 
dram[25]:  8.612245  7.203390  9.288889  7.777778  8.659091  7.750000  7.326530  6.754717  7.610169  7.106061  8.310345  8.800000  7.562500  9.411765  9.744680  8.720000 
dram[26]:  7.535714  7.833333  8.530612  8.134615  7.775510  6.678571  6.773585  6.846154  6.833333  7.396825  8.473684  7.223881  7.698413  9.600000  8.363636 10.162790 
dram[27]:  7.981132  6.609375  9.086957  8.957447  6.821429  7.037736  7.058824  7.019608  6.876923  8.017241  8.033334  7.430769  7.822581  9.470589  8.679245 10.404762 
dram[28]:  8.076923  7.186440 10.195122  8.770833  7.640000  6.322034  7.500000  7.782609  7.946429  7.349206  7.806452  7.593750  8.288136  8.781818  7.965517  9.276596 
dram[29]:  7.421052  7.607143  8.893617  7.814815  7.326923  6.925926  7.847826  7.911111  7.964286  7.265625  8.625000  9.680000  8.254237  8.944445  7.830509  9.276596 
dram[30]:  7.672727  6.703125  8.936171  7.293103  7.307693  6.543859  7.702127  7.285714  7.946429  8.754717  9.307693  8.491228  8.100000  8.186440  8.000000  9.478261 
dram[31]:  6.714286  7.237288  8.235294  8.380000  6.551724  5.796875  7.098039  6.884615  7.593220  8.418181  7.476923  7.593750  7.714286  8.800000  8.400000  9.083333 
average row locality = 221214/28006 = 7.898808
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       384       384       384       384       344       344       320       320       408       408       448       448       448       448       424       424 
dram[1]:       384       384       384       384       344       344       320       320       408       408       448       448       448       448       424       424 
dram[2]:       384       384       384       384       344       344       320       320       408       408       448       448       448       448       424       424 
dram[3]:       384       384       384       384       344       344       320       320       408       408       448       448       448       448       424       424 
dram[4]:       384       384       384       384       344       344       320       320       408       408       448       448       448       448       424       424 
dram[5]:       384       384       384       384       344       344       320       320       408       408       448       448       448       448       424       424 
dram[6]:       384       384       384       384       344       344       320       320       408       408       448       448       448       448       424       424 
dram[7]:       384       384       384       384       344       344       320       320       408       408       448       448       448       448       424       424 
dram[8]:       384       384       384       384       344       344       320       320       408       408       448       448       448       448       424       424 
dram[9]:       384       384       384       384       344       344       320       320       408       408       448       448       448       448       424       424 
dram[10]:       384       384       384       384       344       344       320       320       408       408       448       448       448       448       424       424 
dram[11]:       384       384       384       384       344       344       320       320       408       408       448       448       448       448       424       424 
dram[12]:       384       384       384       384       344       344       320       320       408       408       448       448       448       448       424       424 
dram[13]:       384       384       384       384       344       344       320       320       408       408       448       448       448       448       424       424 
dram[14]:       384       384       384       384       344       344       320       320       408       408       448       448       448       448       424       424 
dram[15]:       384       384       384       384       344       344       320       320       408       408       448       448       448       448       424       424 
dram[16]:       384       384       384       384       344       344       320       320       408       408       448       448       448       448       424       424 
dram[17]:       384       384       384       384       344       344       320       320       408       408       448       448       448       448       424       424 
dram[18]:       384       384       384       384       344       344       320       320       408       408       448       448       448       448       424       424 
dram[19]:       384       384       384       384       344       336       320       320       408       424       448       448       448       448       424       416 
dram[20]:       384       384       384       384       344       336       320       320       408       424       448       448       448       448       424       416 
dram[21]:       384       384       384       384       344       336       320       320       408       424       448       448       448       448       424       416 
dram[22]:       384       384       384       384       344       336       320       320       408       424       448       448       448       448       424       416 
dram[23]:       384       384       384       384       344       336       320       320       408       424       448       448       448       448       424       416 
dram[24]:       384       384       384       384       344       336       320       320       408       424       448       448       448       448       424       416 
dram[25]:       384       384       384       384       344       336       320       320       408       424       448       448       448       448       424       408 
dram[26]:       384       384       384       384       344       336       320       320       408       424       448       448       448       448       424       408 
dram[27]:       384       384       384       384       344       336       320       320       408       424       448       448       448       448       424       408 
dram[28]:       384       384       384       384       344       336       320       320       408       424       448       448       448       448       424       408 
dram[29]:       384       384       384       384       344       336       320       320       408       424       448       448       448       448       424       408 
dram[30]:       384       384       384       384       344       336       320       320       408       424       448       448       448       448       424       408 
dram[31]:       384       384       384       384       344       336       320       320       408       424       448       448       448       448       424       408 
total dram reads = 202184
bank skew: 448/320 = 1.40
chip skew: 6320/6312 = 1.00
number of total write accesses:
dram[0]:       180       156       144       144       140       156       136       164       176       160       140       144       152       152       120       152 
dram[1]:       176       152       152       144       132       156       136       156       168       160       144       136       156       156       120       152 
dram[2]:       168       152       152       144       136       156       144       156       168       160       144       140       156       156       120       152 
dram[3]:       168       148       156       144       132       156       144       156       168       160       148       140       148       160       128       160 
dram[4]:       152       144       144       144       152       152       136       160       176       160       144       144       152       152       128       160 
dram[5]:       164       152       136       152       148       148       136       160       172       152       132       140       160       152       128       156 
dram[6]:       156       152       136       152       148       148       148       160       156       144       144       144       152       152       128       160 
dram[7]:       176       156       136       160       144       144       144       160       168       148       136       140       156       156       128       152 
dram[8]:       172       152       144       160       144       140       140       160       176       164       148       136       136       160       128       152 
dram[9]:       160       152       156       160       144       144       144       160       184       172       144       136       140       152       120       152 
dram[10]:       152       152       160       160       136       144       144       160       180       160       148       140       136       160       128       152 
dram[11]:       136       140       152       160       136       148       152       168       172       152       156       132       148       172       128       148 
dram[12]:       164       148       144       160       132       148       152       160       148       144       156       136       152       168       128       144 
dram[13]:       152       152       148       160       132       136       152       160       156       144       148       136       152       176       128       144 
dram[14]:       156       160       144       168       136       136       152       160       144       160       144       136       144       164       136       152 
dram[15]:       164       156       140       164       136       136       152       160       160       156       148       144       140       160       136       144 
dram[16]:       168       156       140       160       136       144       152       160       176       156       140       132       140       152       136       136 
dram[17]:       160       148       136       164       144       144       152       160       152       160       140       128       140       148       136       128 
dram[18]:       152       152       136       168       136       152       160       160       144       152       128       132       144       144       132       112 
dram[19]:       156       152       136       164       136       148       160       160       148       156       144       132       152       140       136       116 
dram[20]:       148       152       136       160       136       156       160       152       152       156       148       136       144       152       136       112 
dram[21]:       164       160       136       164       140       148       160       152       152       160       148       140       140       148       136       108 
dram[22]:       156       180       140       156       144       144       160       152       152       160       144       140       140       144       136       108 
dram[23]:       168       160       136       160       136       152       160       152       164       164       136       144       136       140       136       112 
dram[24]:       160       160       136       156       136       148       160       152       164       176       136       144       144       140       136       112 
dram[25]:       152       164       136       144       148       144       156       152       164       180       136       144       144       128       136       112 
dram[26]:       152       156       136       156       148       152       156       144       172       168       140       144       148       128       144       116 
dram[27]:       156       156       136       148       152       148       160       152       156       164       136       140       148       140       144       116 
dram[28]:       144       160       136       148       152       148       160       152       148       156       144       152       164       140       152       112 
dram[29]:       156       168       136       152       148       152       164       144       152       164       140       144       156       140       152       112 
dram[30]:       152       180       144       156       144       148       168       148       148       160       144       144       152       140       160       112 
dram[31]:       156       172       144       140       144       140       168       152       160       156       152       152       152       144       152       112 
total dram writes = 76120
bank skew: 184/108 = 1.70
chip skew: 2420/2304 = 1.05
average mf latency per bank:
dram[0]:        604       618       647       627       621       602       623       591       645       655       683       675       667       669       681       655
dram[1]:        603       626       630       627       629       599       619       586       636       641       674       673       667       663       676       654
dram[2]:        597       617       631       624       614       585       597       584       646       641       680       679       653       643       672       652
dram[3]:        620       624       635       634       636       620       616       603       648       653       677       686       690       661       678       660
dram[4]:        628       647       647       620       610       637       626       586       658       641       681       671       674       664       681       651
dram[5]:        623       651       665       630       618       631       642       591       672       665       672       700       654       679       689       664
dram[6]:        640       635       648       627       606       626       616       581       661       666       674       684       661       693       680       648
dram[7]:        613       642       657       612       613       619       620       589       640       655       694       663       650       666       674       650
dram[8]:        603       642       642       608       615       634       615       583       630       637       674       677       665       657       699       659
dram[9]:        616       641       630       614       618       630       612       577       641       656       674       686       667       658       689       643
dram[10]:        614       641       622       613       638       620       598       580       628       627       664       681       670       646       672       641
dram[11]:        651       646       628       611       632       617       595       576       625       658       663       681       671       644       673       654
dram[12]:        616       659       632       607       634       617       600       584       665       672       663       675       661       648       684       653
dram[13]:        636       629       634       629       631       626       599       587       645       656       659       696       667       668       676       659
dram[14]:        616       628       640       597       630       625       617       596       683       665       663       679       665       642       665       649
dram[15]:        623       634       638       616       632       622       605       589       658       662       657       673       694       672       675       668
dram[16]:        614       632       643       623       634       614       600       593       645       663       705       696       695       666       667       667
dram[17]:        624       633       650       615       614       601       598       579       661       644       672       703       681       676       664       670
dram[18]:        612       626       636       616       626       593       577       569       651       646       684       677       680       677       674       683
dram[19]:        610       620       648       603       631       619       580       582       669       639       677       682       665       671       662       679
dram[20]:        635       615       635       609       626       610       604       590       649       656       670       708       675       655       656       699
dram[21]:        619       609       641       600       623       615       596       596       651       647       665       683       658       680       669       680
dram[22]:        628       588       635       630       631       607       603       590       642       653       681       686       669       690       683       695
dram[23]:        628       609       638       622       623       593       597       610       627       664       669       670       667       663       681       678
dram[24]:        635       627       664       634       643       607       607       614       637       646       701       695       679       669       687       693
dram[25]:        633       617       650       644       639       606       605       616       653       652       716       703       707       689       689       730
dram[26]:        633       626       637       618       628       608       598       618       634       636       678       705       685       692       676       667
dram[27]:        618       632       643       622       622       617       600       617       653       654       701       692       673       680       666       678
dram[28]:        639       651       644       631       619       606       612       624       658       653       673       680       660       671       667       686
dram[29]:        619       623       646       627       624       601       607       648       665       653       668       679       677       672       657       687
dram[30]:        637       635       650       624       630       606       614       633       660       654       672       691       673       665       658       691
dram[31]:        638       630       648       640       641       629       597       628       655       692       668       690       673       679       667       689
maximum mf latency per bank:
dram[0]:       1007       910      1141       975       931      1092      1144      1056      1160      1208      1079      1111      1111      1211      1213      1185
dram[1]:       1211      1057      1045       942      1014      1099      1151      1106      1076      1101      1339      1043      1178      1211      1106      1115
dram[2]:       1137      1040      1074      1056       938       916      1124      1144      1407      1093      1085      1105      1216      1024      1051      1261
dram[3]:       1153       936      1062       942      1006       983      1307      1132      1107      1164      1142      1031      1317      1024      1030      1095
dram[4]:       1187      1067      1140      1009       946      1039      1048      1109      1306      1038      1077      1046      1129      1059      1051      1160
dram[5]:       1068      1086      1057      1078       939      1088      1208      1033      1272      1198      1026      1251      1079      1219      1032      1146
dram[6]:        989       938       978      1160       958      1096      1017       979      1230      1281      1215      1293      1016      1272      1170      1113
dram[7]:       1058      1053       961       930       982       941      1046       992      1160      1110      1138      1047      1051      1155       967      1011
dram[8]:        965      1097       989       916       992       980      1041       978      1097      1297      1129       989       993      1052      1209      1183
dram[9]:        985      1029      1226       979       979      1025      1002      1073      1237      1331      1054      1022      1111      1107      1147      1081
dram[10]:       1079      1049       953       938       959      1104       983      1038      1156      1038      1151      1074      1146      1114      1047       957
dram[11]:       1117      1100      1143      1009       994      1053      1088       984      1124      1208      1161      1120      1159      1100       985      1074
dram[12]:        977      1117      1085       906       909      1003       991       999      1084      1403      1139      1075      1086      1059      1032      1058
dram[13]:       1223      1048      1005      1246       945       989      1088       948      1101      1085      1073      1181      1108      1186       971       927
dram[14]:       1011      1204      1024      1022      1024       949      1282      1105      1183      1295      1120      1124      1110      1019       970       967
dram[15]:       1162      1064       953      1091       927      1143      1096       976      1065      1345      1119      1087      1165      1120      1125      1090
dram[16]:        955       985      1057      1008      1191       956      1033       953      1122      1116      1220      1076      1233      1050      1201       976
dram[17]:        998       988      1128       988       906      1134      1144       982      1191      1247      1144      1184      1143      1080       955      1039
dram[18]:       1001      1110       978      1100      1008       960      1085       937      1221      1251      1099      1079      1186      1163      1001       977
dram[19]:        934      1051       993       989      1052      1065      1019      1044      1371      1042      1190       972      1124       994      1108       996
dram[20]:       1243       979       901       977      1032      1042      1086      1012      1036      1092      1086      1211      1096       926      1065      1073
dram[21]:       1108       981       995      1039      1079      1043      1003      1029      1271      1190      1064      1075      1120      1131      1053       923
dram[22]:        995      1120       980      1143      1250       995      1154      1085      1066      1059      1159      1153      1129      1266      1248      1023
dram[23]:       1143       978       902      1025      1002      1035      1140      1186       972      1278      1072      1100      1240      1001      1035       951
dram[24]:       1108      1037       967       958      1127       969       947      1246      1081      1086      1159      1127       974       995      1065       971
dram[25]:        984      1002      1057       931      1265       947       975      1018      1336      1150      1318      1182      1361      1278      1343      1020
dram[26]:       1055      1064       991      1031      1219      1016       932      1215      1115      1037      1142      1055      1129      1109      1241       930
dram[27]:        957      1154       959       940      1116      1100      1047      1323      1081      1270      1124      1097      1122      1253      1043      1023
dram[28]:       1021      1106       902      1042      1123      1086      1072      1338      1108      1080      1020      1065      1197      1110      1095       969
dram[29]:       1044      1142       950       993      1060      1018      1104      1379      1275      1130      1097      1064      1310      1166       985      1027
dram[30]:       1034      1224      1068      1132      1046       906      1119      1334      1075      1080      1205      1084      1149      1004       995       936
dram[31]:        980      1160      1006       956      1184      1060      1072      1317      1223      1395      1083      1053      1083      1099      1041       912
Memory Partition 0: 
Cache L2_bank_000:

Cache L2_bank_001:

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35538 n_nop=25891 n_act=896 n_pre=880 n_ref_event=0 n_req=6924 n_rd=6320 n_rd_L2_A=0 n_write=0 n_wr_bk=2416 bw_util=0.2458
n_activity=17233 dram_eff=0.5069
bk0: 384a 31698i bk1: 384a 32495i bk2: 384a 32475i bk3: 384a 32538i bk4: 344a 32420i bk5: 344a 32060i bk6: 320a 32754i bk7: 320a 32775i bk8: 408a 31775i bk9: 408a 32274i bk10: 448a 31844i bk11: 448a 31748i bk12: 448a 32124i bk13: 448a 31981i bk14: 424a 32357i bk15: 424a 32300i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.870595
Row_Buffer_Locality_read = 0.914399
Row_Buffer_Locality_write = 0.412252
Bank_Level_Parallism = 3.687469
Bank_Level_Parallism_Col = 3.007876
Bank_Level_Parallism_Ready = 1.558379
write_to_read_ratio_blp_rw_average = 0.410691
GrpLevelPara = 2.147434 

BW Util details:
bwutil = 0.245821 
total_CMD = 35538 
util_bw = 8736 
Wasted_Col = 6362 
Wasted_Row = 1150 
Idle = 19290 

BW Util Bottlenecks: 
RCDc_limit = 3078 
RCDWRc_limit = 1648 
WTRc_limit = 1593 
RTWc_limit = 6851 
CCDLc_limit = 4697 
rwq = 0 
CCDLc_limit_alone = 3724 
WTRc_limit_alone = 1419 
RTWc_limit_alone = 6052 

Commands details: 
total_CMD = 35538 
n_nop = 25891 
Read = 6320 
Write = 0 
L2_Alloc = 0 
L2_WB = 2416 
n_act = 896 
n_pre = 880 
n_ref = 0 
n_req = 6924 
total_req = 8736 

Dual Bus Interface Util: 
issued_total_row = 1776 
issued_total_col = 8736 
Row_Bus_Util =  0.049975 
CoL_Bus_Util = 0.245821 
Either_Row_CoL_Bus_Util = 0.271456 
Issued_on_Two_Bus_Simul_Util = 0.024340 
issued_two_Eff = 0.089665 
queue_avg = 5.324216 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.32422
Memory Partition 1: 
Cache L2_bank_002:

Cache L2_bank_003:

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35538 n_nop=25934 n_act=885 n_pre=869 n_ref_event=0 n_req=6919 n_rd=6320 n_rd_L2_A=0 n_write=0 n_wr_bk=2396 bw_util=0.2453
n_activity=17061 dram_eff=0.5109
bk0: 384a 31917i bk1: 384a 32017i bk2: 384a 32303i bk3: 384a 32808i bk4: 344a 32769i bk5: 344a 32531i bk6: 320a 32655i bk7: 320a 32758i bk8: 408a 31984i bk9: 408a 32372i bk10: 448a 31932i bk11: 448a 32253i bk12: 448a 32219i bk13: 448a 32263i bk14: 424a 32421i bk15: 424a 32056i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.872091
Row_Buffer_Locality_read = 0.913291
Row_Buffer_Locality_write = 0.437396
Bank_Level_Parallism = 3.622342
Bank_Level_Parallism_Col = 2.955709
Bank_Level_Parallism_Ready = 1.548302
write_to_read_ratio_blp_rw_average = 0.406186
GrpLevelPara = 2.156851 

BW Util details:
bwutil = 0.245259 
total_CMD = 35538 
util_bw = 8716 
Wasted_Col = 6124 
Wasted_Row = 1246 
Idle = 19452 

BW Util Bottlenecks: 
RCDc_limit = 3094 
RCDWRc_limit = 1497 
WTRc_limit = 1493 
RTWc_limit = 6149 
CCDLc_limit = 4123 
rwq = 0 
CCDLc_limit_alone = 3328 
WTRc_limit_alone = 1297 
RTWc_limit_alone = 5550 

Commands details: 
total_CMD = 35538 
n_nop = 25934 
Read = 6320 
Write = 0 
L2_Alloc = 0 
L2_WB = 2396 
n_act = 885 
n_pre = 869 
n_ref = 0 
n_req = 6919 
total_req = 8716 

Dual Bus Interface Util: 
issued_total_row = 1754 
issued_total_col = 8716 
Row_Bus_Util =  0.049356 
CoL_Bus_Util = 0.245259 
Either_Row_CoL_Bus_Util = 0.270246 
Issued_on_Two_Bus_Simul_Util = 0.024368 
issued_two_Eff = 0.090171 
queue_avg = 5.033176 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=60 avg=5.03318
Memory Partition 2: 
Cache L2_bank_004:

Cache L2_bank_005:

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35538 n_nop=25902 n_act=889 n_pre=873 n_ref_event=0 n_req=6921 n_rd=6320 n_rd_L2_A=0 n_write=0 n_wr_bk=2404 bw_util=0.2455
n_activity=17207 dram_eff=0.507
bk0: 384a 32280i bk1: 384a 32063i bk2: 384a 32181i bk3: 384a 32244i bk4: 344a 32741i bk5: 344a 32519i bk6: 320a 32028i bk7: 320a 32682i bk8: 408a 31804i bk9: 408a 32459i bk10: 448a 32395i bk11: 448a 31917i bk12: 448a 32387i bk13: 448a 32113i bk14: 424a 32642i bk15: 424a 32102i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.871550
Row_Buffer_Locality_read = 0.913133
Row_Buffer_Locality_write = 0.434276
Bank_Level_Parallism = 3.619913
Bank_Level_Parallism_Col = 2.943661
Bank_Level_Parallism_Ready = 1.499312
write_to_read_ratio_blp_rw_average = 0.412828
GrpLevelPara = 2.167279 

BW Util details:
bwutil = 0.245484 
total_CMD = 35538 
util_bw = 8724 
Wasted_Col = 6351 
Wasted_Row = 1216 
Idle = 19247 

BW Util Bottlenecks: 
RCDc_limit = 3210 
RCDWRc_limit = 1619 
WTRc_limit = 1392 
RTWc_limit = 7074 
CCDLc_limit = 4364 
rwq = 0 
CCDLc_limit_alone = 3437 
WTRc_limit_alone = 1214 
RTWc_limit_alone = 6325 

Commands details: 
total_CMD = 35538 
n_nop = 25902 
Read = 6320 
Write = 0 
L2_Alloc = 0 
L2_WB = 2404 
n_act = 889 
n_pre = 873 
n_ref = 0 
n_req = 6921 
total_req = 8724 

Dual Bus Interface Util: 
issued_total_row = 1762 
issued_total_col = 8724 
Row_Bus_Util =  0.049581 
CoL_Bus_Util = 0.245484 
Either_Row_CoL_Bus_Util = 0.271146 
Issued_on_Two_Bus_Simul_Util = 0.023918 
issued_two_Eff = 0.088211 
queue_avg = 4.990376 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=59 avg=4.99038
Memory Partition 3: 
Cache L2_bank_006:

Cache L2_bank_007:

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35538 n_nop=25874 n_act=898 n_pre=882 n_ref_event=0 n_req=6924 n_rd=6320 n_rd_L2_A=0 n_write=0 n_wr_bk=2416 bw_util=0.2458
n_activity=17816 dram_eff=0.4903
bk0: 384a 32052i bk1: 384a 32585i bk2: 384a 32457i bk3: 384a 32197i bk4: 344a 32494i bk5: 344a 32513i bk6: 320a 32459i bk7: 320a 32478i bk8: 408a 31734i bk9: 408a 32043i bk10: 448a 31553i bk11: 448a 32354i bk12: 448a 31814i bk13: 448a 32055i bk14: 424a 32273i bk15: 424a 32151i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.870306
Row_Buffer_Locality_read = 0.910760
Row_Buffer_Locality_write = 0.447020
Bank_Level_Parallism = 3.593043
Bank_Level_Parallism_Col = 2.917983
Bank_Level_Parallism_Ready = 1.553457
write_to_read_ratio_blp_rw_average = 0.413002
GrpLevelPara = 2.109573 

BW Util details:
bwutil = 0.245821 
total_CMD = 35538 
util_bw = 8736 
Wasted_Col = 6765 
Wasted_Row = 1287 
Idle = 18750 

BW Util Bottlenecks: 
RCDc_limit = 3193 
RCDWRc_limit = 1584 
WTRc_limit = 1488 
RTWc_limit = 6985 
CCDLc_limit = 4692 
rwq = 0 
CCDLc_limit_alone = 3867 
WTRc_limit_alone = 1283 
RTWc_limit_alone = 6365 

Commands details: 
total_CMD = 35538 
n_nop = 25874 
Read = 6320 
Write = 0 
L2_Alloc = 0 
L2_WB = 2416 
n_act = 898 
n_pre = 882 
n_ref = 0 
n_req = 6924 
total_req = 8736 

Dual Bus Interface Util: 
issued_total_row = 1780 
issued_total_col = 8736 
Row_Bus_Util =  0.050087 
CoL_Bus_Util = 0.245821 
Either_Row_CoL_Bus_Util = 0.271934 
Issued_on_Two_Bus_Simul_Util = 0.023974 
issued_two_Eff = 0.088162 
queue_avg = 5.432945 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.43295
Memory Partition 4: 
Cache L2_bank_008:

Cache L2_bank_009:

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35538 n_nop=25949 n_act=858 n_pre=842 n_ref_event=0 n_req=6920 n_rd=6320 n_rd_L2_A=0 n_write=0 n_wr_bk=2400 bw_util=0.2454
n_activity=17126 dram_eff=0.5092
bk0: 384a 32401i bk1: 384a 32504i bk2: 384a 32090i bk3: 384a 32242i bk4: 344a 32297i bk5: 344a 32490i bk6: 320a 32437i bk7: 320a 32479i bk8: 408a 31589i bk9: 408a 31726i bk10: 448a 31856i bk11: 448a 31890i bk12: 448a 31989i bk13: 448a 32795i bk14: 424a 31862i bk15: 424a 32470i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.876012
Row_Buffer_Locality_read = 0.916772
Row_Buffer_Locality_write = 0.446667
Bank_Level_Parallism = 3.732991
Bank_Level_Parallism_Col = 3.112206
Bank_Level_Parallism_Ready = 1.591170
write_to_read_ratio_blp_rw_average = 0.427569
GrpLevelPara = 2.214630 

BW Util details:
bwutil = 0.245371 
total_CMD = 35538 
util_bw = 8720 
Wasted_Col = 6114 
Wasted_Row = 1349 
Idle = 19355 

BW Util Bottlenecks: 
RCDc_limit = 3012 
RCDWRc_limit = 1524 
WTRc_limit = 1659 
RTWc_limit = 6968 
CCDLc_limit = 4357 
rwq = 0 
CCDLc_limit_alone = 3450 
WTRc_limit_alone = 1511 
RTWc_limit_alone = 6209 

Commands details: 
total_CMD = 35538 
n_nop = 25949 
Read = 6320 
Write = 0 
L2_Alloc = 0 
L2_WB = 2400 
n_act = 858 
n_pre = 842 
n_ref = 0 
n_req = 6920 
total_req = 8720 

Dual Bus Interface Util: 
issued_total_row = 1700 
issued_total_col = 8720 
Row_Bus_Util =  0.047836 
CoL_Bus_Util = 0.245371 
Either_Row_CoL_Bus_Util = 0.269824 
Issued_on_Two_Bus_Simul_Util = 0.023383 
issued_two_Eff = 0.086662 
queue_avg = 5.301452 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.30145
Memory Partition 5: 
Cache L2_bank_010:

Cache L2_bank_011:

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35538 n_nop=25932 n_act=858 n_pre=842 n_ref_event=0 n_req=6917 n_rd=6320 n_rd_L2_A=0 n_write=0 n_wr_bk=2388 bw_util=0.245
n_activity=17505 dram_eff=0.4975
bk0: 384a 32057i bk1: 384a 32482i bk2: 384a 32371i bk3: 384a 31666i bk4: 344a 32347i bk5: 344a 32240i bk6: 320a 32718i bk7: 320a 32540i bk8: 408a 31760i bk9: 408a 32514i bk10: 448a 32306i bk11: 448a 31956i bk12: 448a 32479i bk13: 448a 32198i bk14: 424a 32670i bk15: 424a 32171i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875958
Row_Buffer_Locality_read = 0.917563
Row_Buffer_Locality_write = 0.435511
Bank_Level_Parallism = 3.601928
Bank_Level_Parallism_Col = 2.919114
Bank_Level_Parallism_Ready = 1.507924
write_to_read_ratio_blp_rw_average = 0.435018
GrpLevelPara = 2.126058 

BW Util details:
bwutil = 0.245033 
total_CMD = 35538 
util_bw = 8708 
Wasted_Col = 6527 
Wasted_Row = 1159 
Idle = 19144 

BW Util Bottlenecks: 
RCDc_limit = 3073 
RCDWRc_limit = 1566 
WTRc_limit = 1490 
RTWc_limit = 6999 
CCDLc_limit = 4249 
rwq = 0 
CCDLc_limit_alone = 3463 
WTRc_limit_alone = 1350 
RTWc_limit_alone = 6353 

Commands details: 
total_CMD = 35538 
n_nop = 25932 
Read = 6320 
Write = 0 
L2_Alloc = 0 
L2_WB = 2388 
n_act = 858 
n_pre = 842 
n_ref = 0 
n_req = 6917 
total_req = 8708 

Dual Bus Interface Util: 
issued_total_row = 1700 
issued_total_col = 8708 
Row_Bus_Util =  0.047836 
CoL_Bus_Util = 0.245033 
Either_Row_CoL_Bus_Util = 0.270302 
Issued_on_Two_Bus_Simul_Util = 0.022567 
issued_two_Eff = 0.083489 
queue_avg = 5.205554 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.20555
Memory Partition 6: 
Cache L2_bank_012:

Cache L2_bank_013:

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35538 n_nop=25963 n_act=871 n_pre=855 n_ref_event=0 n_req=6915 n_rd=6320 n_rd_L2_A=0 n_write=0 n_wr_bk=2380 bw_util=0.2448
n_activity=17403 dram_eff=0.4999
bk0: 384a 31937i bk1: 384a 32417i bk2: 384a 32632i bk3: 384a 32026i bk4: 344a 32513i bk5: 344a 32245i bk6: 320a 32597i bk7: 320a 32642i bk8: 408a 31788i bk9: 408a 32443i bk10: 448a 31901i bk11: 448a 31930i bk12: 448a 31979i bk13: 448a 32253i bk14: 424a 32510i bk15: 424a 32512i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.874042
Row_Buffer_Locality_read = 0.915348
Row_Buffer_Locality_write = 0.435294
Bank_Level_Parallism = 3.599976
Bank_Level_Parallism_Col = 2.967866
Bank_Level_Parallism_Ready = 1.540690
write_to_read_ratio_blp_rw_average = 0.417313
GrpLevelPara = 2.126752 

BW Util details:
bwutil = 0.244808 
total_CMD = 35538 
util_bw = 8700 
Wasted_Col = 6532 
Wasted_Row = 1212 
Idle = 19094 

BW Util Bottlenecks: 
RCDc_limit = 3097 
RCDWRc_limit = 1566 
WTRc_limit = 1545 
RTWc_limit = 7328 
CCDLc_limit = 4692 
rwq = 0 
CCDLc_limit_alone = 3764 
WTRc_limit_alone = 1352 
RTWc_limit_alone = 6593 

Commands details: 
total_CMD = 35538 
n_nop = 25963 
Read = 6320 
Write = 0 
L2_Alloc = 0 
L2_WB = 2380 
n_act = 871 
n_pre = 855 
n_ref = 0 
n_req = 6915 
total_req = 8700 

Dual Bus Interface Util: 
issued_total_row = 1726 
issued_total_col = 8700 
Row_Bus_Util =  0.048568 
CoL_Bus_Util = 0.244808 
Either_Row_CoL_Bus_Util = 0.269430 
Issued_on_Two_Bus_Simul_Util = 0.023946 
issued_two_Eff = 0.088877 
queue_avg = 4.982413 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.98241
Memory Partition 7: 
Cache L2_bank_014:

Cache L2_bank_015:

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35538 n_nop=25969 n_act=886 n_pre=870 n_ref_event=0 n_req=6921 n_rd=6320 n_rd_L2_A=0 n_write=0 n_wr_bk=2404 bw_util=0.2455
n_activity=17078 dram_eff=0.5108
bk0: 384a 32849i bk1: 384a 32186i bk2: 384a 32651i bk3: 384a 31714i bk4: 344a 32425i bk5: 344a 32786i bk6: 320a 32570i bk7: 320a 32355i bk8: 408a 32565i bk9: 408a 32507i bk10: 448a 32119i bk11: 448a 32081i bk12: 448a 32318i bk13: 448a 32199i bk14: 424a 32630i bk15: 424a 32784i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.871984
Row_Buffer_Locality_read = 0.914399
Row_Buffer_Locality_write = 0.425957
Bank_Level_Parallism = 3.552261
Bank_Level_Parallism_Col = 2.886259
Bank_Level_Parallism_Ready = 1.515475
write_to_read_ratio_blp_rw_average = 0.408093
GrpLevelPara = 2.139099 

BW Util details:
bwutil = 0.245484 
total_CMD = 35538 
util_bw = 8724 
Wasted_Col = 6170 
Wasted_Row = 1093 
Idle = 19551 

BW Util Bottlenecks: 
RCDc_limit = 2893 
RCDWRc_limit = 1513 
WTRc_limit = 1573 
RTWc_limit = 5712 
CCDLc_limit = 4262 
rwq = 0 
CCDLc_limit_alone = 3508 
WTRc_limit_alone = 1395 
RTWc_limit_alone = 5136 

Commands details: 
total_CMD = 35538 
n_nop = 25969 
Read = 6320 
Write = 0 
L2_Alloc = 0 
L2_WB = 2404 
n_act = 886 
n_pre = 870 
n_ref = 0 
n_req = 6921 
total_req = 8724 

Dual Bus Interface Util: 
issued_total_row = 1756 
issued_total_col = 8724 
Row_Bus_Util =  0.049412 
CoL_Bus_Util = 0.245484 
Either_Row_CoL_Bus_Util = 0.269261 
Issued_on_Two_Bus_Simul_Util = 0.025635 
issued_two_Eff = 0.095203 
queue_avg = 4.734678 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.73468
Memory Partition 8: 
Cache L2_bank_016:

Cache L2_bank_017:

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35538 n_nop=25917 n_act=889 n_pre=873 n_ref_event=0 n_req=6923 n_rd=6320 n_rd_L2_A=0 n_write=0 n_wr_bk=2412 bw_util=0.2457
n_activity=17452 dram_eff=0.5003
bk0: 384a 32098i bk1: 384a 31963i bk2: 384a 32457i bk3: 384a 32185i bk4: 344a 32319i bk5: 344a 32451i bk6: 320a 33120i bk7: 320a 32587i bk8: 408a 32136i bk9: 408a 32206i bk10: 448a 31930i bk11: 448a 32520i bk12: 448a 32610i bk13: 448a 31724i bk14: 424a 32658i bk15: 424a 32089i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.871587
Row_Buffer_Locality_read = 0.915506
Row_Buffer_Locality_write = 0.411277
Bank_Level_Parallism = 3.606414
Bank_Level_Parallism_Col = 2.924492
Bank_Level_Parallism_Ready = 1.520156
write_to_read_ratio_blp_rw_average = 0.424190
GrpLevelPara = 2.129823 

BW Util details:
bwutil = 0.245709 
total_CMD = 35538 
util_bw = 8732 
Wasted_Col = 6382 
Wasted_Row = 1101 
Idle = 19323 

BW Util Bottlenecks: 
RCDc_limit = 3007 
RCDWRc_limit = 1664 
WTRc_limit = 1616 
RTWc_limit = 6691 
CCDLc_limit = 4274 
rwq = 0 
CCDLc_limit_alone = 3480 
WTRc_limit_alone = 1479 
RTWc_limit_alone = 6034 

Commands details: 
total_CMD = 35538 
n_nop = 25917 
Read = 6320 
Write = 0 
L2_Alloc = 0 
L2_WB = 2412 
n_act = 889 
n_pre = 873 
n_ref = 0 
n_req = 6923 
total_req = 8732 

Dual Bus Interface Util: 
issued_total_row = 1762 
issued_total_col = 8732 
Row_Bus_Util =  0.049581 
CoL_Bus_Util = 0.245709 
Either_Row_CoL_Bus_Util = 0.270724 
Issued_on_Two_Bus_Simul_Util = 0.024565 
issued_two_Eff = 0.090739 
queue_avg = 5.069925 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.06993
Memory Partition 9: 
Cache L2_bank_018:

Cache L2_bank_019:

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35538 n_nop=25914 n_act=880 n_pre=864 n_ref_event=0 n_req=6925 n_rd=6320 n_rd_L2_A=0 n_write=0 n_wr_bk=2420 bw_util=0.2459
n_activity=17248 dram_eff=0.5067
bk0: 384a 32298i bk1: 384a 32327i bk2: 384a 32508i bk3: 384a 32322i bk4: 344a 32505i bk5: 344a 32634i bk6: 320a 32921i bk7: 320a 32690i bk8: 408a 31854i bk9: 408a 32179i bk10: 448a 32656i bk11: 448a 32053i bk12: 448a 32093i bk13: 448a 32136i bk14: 424a 32344i bk15: 424a 32930i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.872924
Row_Buffer_Locality_read = 0.915190
Row_Buffer_Locality_write = 0.431405
Bank_Level_Parallism = 3.493024
Bank_Level_Parallism_Col = 2.812690
Bank_Level_Parallism_Ready = 1.454233
write_to_read_ratio_blp_rw_average = 0.428441
GrpLevelPara = 2.121742 

BW Util details:
bwutil = 0.245934 
total_CMD = 35538 
util_bw = 8740 
Wasted_Col = 6484 
Wasted_Row = 1118 
Idle = 19196 

BW Util Bottlenecks: 
RCDc_limit = 3109 
RCDWRc_limit = 1640 
WTRc_limit = 1496 
RTWc_limit = 6842 
CCDLc_limit = 4290 
rwq = 0 
CCDLc_limit_alone = 3548 
WTRc_limit_alone = 1322 
RTWc_limit_alone = 6274 

Commands details: 
total_CMD = 35538 
n_nop = 25914 
Read = 6320 
Write = 0 
L2_Alloc = 0 
L2_WB = 2420 
n_act = 880 
n_pre = 864 
n_ref = 0 
n_req = 6925 
total_req = 8740 

Dual Bus Interface Util: 
issued_total_row = 1744 
issued_total_col = 8740 
Row_Bus_Util =  0.049074 
CoL_Bus_Util = 0.245934 
Either_Row_CoL_Bus_Util = 0.270809 
Issued_on_Two_Bus_Simul_Util = 0.024199 
issued_two_Eff = 0.089360 
queue_avg = 5.032416 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.03242
Memory Partition 10: 
Cache L2_bank_020:

Cache L2_bank_021:

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35538 n_nop=25912 n_act=881 n_pre=865 n_ref_event=0 n_req=6923 n_rd=6320 n_rd_L2_A=0 n_write=0 n_wr_bk=2412 bw_util=0.2457
n_activity=16987 dram_eff=0.514
bk0: 384a 32494i bk1: 384a 31852i bk2: 384a 31869i bk3: 384a 31999i bk4: 344a 32671i bk5: 344a 32106i bk6: 320a 32332i bk7: 320a 32496i bk8: 408a 31449i bk9: 408a 32250i bk10: 448a 32067i bk11: 448a 32005i bk12: 448a 31952i bk13: 448a 32051i bk14: 424a 32461i bk15: 424a 32064i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.872743
Row_Buffer_Locality_read = 0.916930
Row_Buffer_Locality_write = 0.409619
Bank_Level_Parallism = 3.843116
Bank_Level_Parallism_Col = 3.211982
Bank_Level_Parallism_Ready = 1.681516
write_to_read_ratio_blp_rw_average = 0.429665
GrpLevelPara = 2.260870 

BW Util details:
bwutil = 0.245709 
total_CMD = 35538 
util_bw = 8732 
Wasted_Col = 5980 
Wasted_Row = 1268 
Idle = 19558 

BW Util Bottlenecks: 
RCDc_limit = 2885 
RCDWRc_limit = 1624 
WTRc_limit = 1514 
RTWc_limit = 7466 
CCDLc_limit = 4301 
rwq = 0 
CCDLc_limit_alone = 3348 
WTRc_limit_alone = 1353 
RTWc_limit_alone = 6674 

Commands details: 
total_CMD = 35538 
n_nop = 25912 
Read = 6320 
Write = 0 
L2_Alloc = 0 
L2_WB = 2412 
n_act = 881 
n_pre = 865 
n_ref = 0 
n_req = 6923 
total_req = 8732 

Dual Bus Interface Util: 
issued_total_row = 1746 
issued_total_col = 8732 
Row_Bus_Util =  0.049131 
CoL_Bus_Util = 0.245709 
Either_Row_CoL_Bus_Util = 0.270865 
Issued_on_Two_Bus_Simul_Util = 0.023974 
issued_two_Eff = 0.088510 
queue_avg = 4.789409 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.78941
Memory Partition 11: 
Cache L2_bank_022:

Cache L2_bank_023:

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35538 n_nop=25908 n_act=855 n_pre=839 n_ref_event=0 n_req=6920 n_rd=6320 n_rd_L2_A=0 n_write=0 n_wr_bk=2400 bw_util=0.2454
n_activity=17369 dram_eff=0.502
bk0: 384a 32370i bk1: 384a 32274i bk2: 384a 32139i bk3: 384a 32169i bk4: 344a 32709i bk5: 344a 32557i bk6: 320a 32687i bk7: 320a 32756i bk8: 408a 32399i bk9: 408a 31998i bk10: 448a 32009i bk11: 448a 32365i bk12: 448a 32211i bk13: 448a 31777i bk14: 424a 32589i bk15: 424a 32551i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.876445
Row_Buffer_Locality_read = 0.918354
Row_Buffer_Locality_write = 0.435000
Bank_Level_Parallism = 3.519825
Bank_Level_Parallism_Col = 2.923531
Bank_Level_Parallism_Ready = 1.563073
write_to_read_ratio_blp_rw_average = 0.411693
GrpLevelPara = 2.148694 

BW Util details:
bwutil = 0.245371 
total_CMD = 35538 
util_bw = 8720 
Wasted_Col = 6474 
Wasted_Row = 1275 
Idle = 19069 

BW Util Bottlenecks: 
RCDc_limit = 3056 
RCDWRc_limit = 1531 
WTRc_limit = 1584 
RTWc_limit = 6754 
CCDLc_limit = 4235 
rwq = 0 
CCDLc_limit_alone = 3421 
WTRc_limit_alone = 1434 
RTWc_limit_alone = 6090 

Commands details: 
total_CMD = 35538 
n_nop = 25908 
Read = 6320 
Write = 0 
L2_Alloc = 0 
L2_WB = 2400 
n_act = 855 
n_pre = 839 
n_ref = 0 
n_req = 6920 
total_req = 8720 

Dual Bus Interface Util: 
issued_total_row = 1694 
issued_total_col = 8720 
Row_Bus_Util =  0.047667 
CoL_Bus_Util = 0.245371 
Either_Row_CoL_Bus_Util = 0.270978 
Issued_on_Two_Bus_Simul_Util = 0.022061 
issued_two_Eff = 0.081412 
queue_avg = 5.006191 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.00619
Memory Partition 12: 
Cache L2_bank_024:

Cache L2_bank_025:

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35538 n_nop=25979 n_act=863 n_pre=847 n_ref_event=0 n_req=6916 n_rd=6320 n_rd_L2_A=0 n_write=0 n_wr_bk=2384 bw_util=0.2449
n_activity=17276 dram_eff=0.5038
bk0: 384a 32379i bk1: 384a 32373i bk2: 384a 32170i bk3: 384a 32279i bk4: 344a 32202i bk5: 344a 32570i bk6: 320a 32828i bk7: 320a 32591i bk8: 408a 32281i bk9: 408a 31958i bk10: 448a 31815i bk11: 448a 32345i bk12: 448a 32164i bk13: 448a 31926i bk14: 424a 32254i bk15: 424a 32455i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875217
Row_Buffer_Locality_read = 0.919146
Row_Buffer_Locality_write = 0.409396
Bank_Level_Parallism = 3.609383
Bank_Level_Parallism_Col = 2.983270
Bank_Level_Parallism_Ready = 1.535156
write_to_read_ratio_blp_rw_average = 0.419826
GrpLevelPara = 2.145704 

BW Util details:
bwutil = 0.244921 
total_CMD = 35538 
util_bw = 8704 
Wasted_Col = 6416 
Wasted_Row = 1208 
Idle = 19210 

BW Util Bottlenecks: 
RCDc_limit = 3045 
RCDWRc_limit = 1580 
WTRc_limit = 1547 
RTWc_limit = 7069 
CCDLc_limit = 4602 
rwq = 0 
CCDLc_limit_alone = 3542 
WTRc_limit_alone = 1350 
RTWc_limit_alone = 6206 

Commands details: 
total_CMD = 35538 
n_nop = 25979 
Read = 6320 
Write = 0 
L2_Alloc = 0 
L2_WB = 2384 
n_act = 863 
n_pre = 847 
n_ref = 0 
n_req = 6916 
total_req = 8704 

Dual Bus Interface Util: 
issued_total_row = 1710 
issued_total_col = 8704 
Row_Bus_Util =  0.048118 
CoL_Bus_Util = 0.244921 
Either_Row_CoL_Bus_Util = 0.268980 
Issued_on_Two_Bus_Simul_Util = 0.024059 
issued_two_Eff = 0.089445 
queue_avg = 5.055209 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.05521
Memory Partition 13: 
Cache L2_bank_026:

Cache L2_bank_027:

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35538 n_nop=25925 n_act=886 n_pre=870 n_ref_event=0 n_req=6914 n_rd=6320 n_rd_L2_A=0 n_write=0 n_wr_bk=2376 bw_util=0.2447
n_activity=17059 dram_eff=0.5098
bk0: 384a 32377i bk1: 384a 32005i bk2: 384a 32603i bk3: 384a 31963i bk4: 344a 32921i bk5: 344a 32463i bk6: 320a 32665i bk7: 320a 32887i bk8: 408a 31732i bk9: 408a 32204i bk10: 448a 32201i bk11: 448a 31985i bk12: 448a 32410i bk13: 448a 31108i bk14: 424a 32360i bk15: 424a 32642i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.871854
Row_Buffer_Locality_read = 0.914715
Row_Buffer_Locality_write = 0.415825
Bank_Level_Parallism = 3.661391
Bank_Level_Parallism_Col = 2.961323
Bank_Level_Parallism_Ready = 1.540708
write_to_read_ratio_blp_rw_average = 0.417749
GrpLevelPara = 2.147173 

BW Util details:
bwutil = 0.244696 
total_CMD = 35538 
util_bw = 8696 
Wasted_Col = 6413 
Wasted_Row = 1004 
Idle = 19425 

BW Util Bottlenecks: 
RCDc_limit = 3145 
RCDWRc_limit = 1564 
WTRc_limit = 1631 
RTWc_limit = 6949 
CCDLc_limit = 4459 
rwq = 0 
CCDLc_limit_alone = 3526 
WTRc_limit_alone = 1432 
RTWc_limit_alone = 6215 

Commands details: 
total_CMD = 35538 
n_nop = 25925 
Read = 6320 
Write = 0 
L2_Alloc = 0 
L2_WB = 2376 
n_act = 886 
n_pre = 870 
n_ref = 0 
n_req = 6914 
total_req = 8696 

Dual Bus Interface Util: 
issued_total_row = 1756 
issued_total_col = 8696 
Row_Bus_Util =  0.049412 
CoL_Bus_Util = 0.244696 
Either_Row_CoL_Bus_Util = 0.270499 
Issued_on_Two_Bus_Simul_Util = 0.023609 
issued_two_Eff = 0.087278 
queue_avg = 4.764252 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.76425
Memory Partition 14: 
Cache L2_bank_028:

Cache L2_bank_029:

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35538 n_nop=25965 n_act=848 n_pre=832 n_ref_event=0 n_req=6918 n_rd=6320 n_rd_L2_A=0 n_write=0 n_wr_bk=2392 bw_util=0.2451
n_activity=17071 dram_eff=0.5103
bk0: 384a 32284i bk1: 384a 32250i bk2: 384a 32646i bk3: 384a 32211i bk4: 344a 32092i bk5: 344a 32738i bk6: 320a 32282i bk7: 320a 32915i bk8: 408a 32229i bk9: 408a 31785i bk10: 448a 32456i bk11: 448a 32471i bk12: 448a 32294i bk13: 448a 32152i bk14: 424a 32229i bk15: 424a 32536i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.877421
Row_Buffer_Locality_read = 0.915190
Row_Buffer_Locality_write = 0.478261
Bank_Level_Parallism = 3.602885
Bank_Level_Parallism_Col = 2.997419
Bank_Level_Parallism_Ready = 1.542929
write_to_read_ratio_blp_rw_average = 0.419711
GrpLevelPara = 2.196020 

BW Util details:
bwutil = 0.245146 
total_CMD = 35538 
util_bw = 8712 
Wasted_Col = 6125 
Wasted_Row = 1249 
Idle = 19452 

BW Util Bottlenecks: 
RCDc_limit = 2981 
RCDWRc_limit = 1429 
WTRc_limit = 1319 
RTWc_limit = 7006 
CCDLc_limit = 4285 
rwq = 0 
CCDLc_limit_alone = 3409 
WTRc_limit_alone = 1156 
RTWc_limit_alone = 6293 

Commands details: 
total_CMD = 35538 
n_nop = 25965 
Read = 6320 
Write = 0 
L2_Alloc = 0 
L2_WB = 2392 
n_act = 848 
n_pre = 832 
n_ref = 0 
n_req = 6918 
total_req = 8712 

Dual Bus Interface Util: 
issued_total_row = 1680 
issued_total_col = 8712 
Row_Bus_Util =  0.047273 
CoL_Bus_Util = 0.245146 
Either_Row_CoL_Bus_Util = 0.269374 
Issued_on_Two_Bus_Simul_Util = 0.023046 
issued_two_Eff = 0.085553 
queue_avg = 4.907592 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.90759
Memory Partition 15: 
Cache L2_bank_030:

Cache L2_bank_031:

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35538 n_nop=25909 n_act=889 n_pre=873 n_ref_event=0 n_req=6919 n_rd=6320 n_rd_L2_A=0 n_write=0 n_wr_bk=2396 bw_util=0.2453
n_activity=17394 dram_eff=0.5011
bk0: 384a 31582i bk1: 384a 31779i bk2: 384a 32801i bk3: 384a 32261i bk4: 344a 32800i bk5: 344a 32635i bk6: 320a 32546i bk7: 320a 32658i bk8: 408a 31965i bk9: 408a 32333i bk10: 448a 32311i bk11: 448a 31748i bk12: 448a 31846i bk13: 448a 32297i bk14: 424a 32194i bk15: 424a 32449i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.871513
Row_Buffer_Locality_read = 0.915348
Row_Buffer_Locality_write = 0.409015
Bank_Level_Parallism = 3.638270
Bank_Level_Parallism_Col = 2.941032
Bank_Level_Parallism_Ready = 1.524553
write_to_read_ratio_blp_rw_average = 0.435736
GrpLevelPara = 2.151300 

BW Util details:
bwutil = 0.245259 
total_CMD = 35538 
util_bw = 8716 
Wasted_Col = 6462 
Wasted_Row = 1127 
Idle = 19233 

BW Util Bottlenecks: 
RCDc_limit = 3138 
RCDWRc_limit = 1611 
WTRc_limit = 1497 
RTWc_limit = 6943 
CCDLc_limit = 4157 
rwq = 0 
CCDLc_limit_alone = 3232 
WTRc_limit_alone = 1299 
RTWc_limit_alone = 6216 

Commands details: 
total_CMD = 35538 
n_nop = 25909 
Read = 6320 
Write = 0 
L2_Alloc = 0 
L2_WB = 2396 
n_act = 889 
n_pre = 873 
n_ref = 0 
n_req = 6919 
total_req = 8716 

Dual Bus Interface Util: 
issued_total_row = 1762 
issued_total_col = 8716 
Row_Bus_Util =  0.049581 
CoL_Bus_Util = 0.245259 
Either_Row_CoL_Bus_Util = 0.270949 
Issued_on_Two_Bus_Simul_Util = 0.023890 
issued_two_Eff = 0.088171 
queue_avg = 5.087428 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.08743
Memory Partition 16: 
Cache L2_bank_032:

Cache L2_bank_033:

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35538 n_nop=25912 n_act=907 n_pre=891 n_ref_event=0 n_req=6916 n_rd=6320 n_rd_L2_A=0 n_write=0 n_wr_bk=2384 bw_util=0.2449
n_activity=17370 dram_eff=0.5011
bk0: 384a 32143i bk1: 384a 32240i bk2: 384a 32522i bk3: 384a 32083i bk4: 344a 32558i bk5: 344a 32629i bk6: 320a 32669i bk7: 320a 32818i bk8: 408a 31739i bk9: 408a 32162i bk10: 448a 31633i bk11: 448a 31970i bk12: 448a 32187i bk13: 448a 32142i bk14: 424a 32639i bk15: 424a 32238i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.868855
Row_Buffer_Locality_read = 0.913924
Row_Buffer_Locality_write = 0.390940
Bank_Level_Parallism = 3.631185
Bank_Level_Parallism_Col = 2.962544
Bank_Level_Parallism_Ready = 1.535156
write_to_read_ratio_blp_rw_average = 0.418759
GrpLevelPara = 2.185260 

BW Util details:
bwutil = 0.244921 
total_CMD = 35538 
util_bw = 8704 
Wasted_Col = 6289 
Wasted_Row = 1297 
Idle = 19248 

BW Util Bottlenecks: 
RCDc_limit = 3215 
RCDWRc_limit = 1660 
WTRc_limit = 1714 
RTWc_limit = 6046 
CCDLc_limit = 4067 
rwq = 0 
CCDLc_limit_alone = 3344 
WTRc_limit_alone = 1533 
RTWc_limit_alone = 5504 

Commands details: 
total_CMD = 35538 
n_nop = 25912 
Read = 6320 
Write = 0 
L2_Alloc = 0 
L2_WB = 2384 
n_act = 907 
n_pre = 891 
n_ref = 0 
n_req = 6916 
total_req = 8704 

Dual Bus Interface Util: 
issued_total_row = 1798 
issued_total_col = 8704 
Row_Bus_Util =  0.050594 
CoL_Bus_Util = 0.244921 
Either_Row_CoL_Bus_Util = 0.270865 
Issued_on_Two_Bus_Simul_Util = 0.024650 
issued_two_Eff = 0.091004 
queue_avg = 5.384968 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.38497
Memory Partition 17: 
Cache L2_bank_034:

Cache L2_bank_035:

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35538 n_nop=25976 n_act=896 n_pre=880 n_ref_event=0 n_req=6905 n_rd=6320 n_rd_L2_A=0 n_write=0 n_wr_bk=2340 bw_util=0.2437
n_activity=17165 dram_eff=0.5045
bk0: 384a 31974i bk1: 384a 32374i bk2: 384a 32933i bk3: 384a 32040i bk4: 344a 32180i bk5: 344a 32532i bk6: 320a 32540i bk7: 320a 32566i bk8: 408a 32388i bk9: 408a 31817i bk10: 448a 32327i bk11: 448a 32285i bk12: 448a 31957i bk13: 448a 32484i bk14: 424a 32668i bk15: 424a 32476i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.870239
Row_Buffer_Locality_read = 0.912500
Row_Buffer_Locality_write = 0.413675
Bank_Level_Parallism = 3.576752
Bank_Level_Parallism_Col = 2.862896
Bank_Level_Parallism_Ready = 1.515242
write_to_read_ratio_blp_rw_average = 0.413281
GrpLevelPara = 2.114242 

BW Util details:
bwutil = 0.243683 
total_CMD = 35538 
util_bw = 8660 
Wasted_Col = 6485 
Wasted_Row = 1063 
Idle = 19330 

BW Util Bottlenecks: 
RCDc_limit = 3123 
RCDWRc_limit = 1546 
WTRc_limit = 1588 
RTWc_limit = 6680 
CCDLc_limit = 4497 
rwq = 0 
CCDLc_limit_alone = 3656 
WTRc_limit_alone = 1397 
RTWc_limit_alone = 6030 

Commands details: 
total_CMD = 35538 
n_nop = 25976 
Read = 6320 
Write = 0 
L2_Alloc = 0 
L2_WB = 2340 
n_act = 896 
n_pre = 880 
n_ref = 0 
n_req = 6905 
total_req = 8660 

Dual Bus Interface Util: 
issued_total_row = 1776 
issued_total_col = 8660 
Row_Bus_Util =  0.049975 
CoL_Bus_Util = 0.243683 
Either_Row_CoL_Bus_Util = 0.269064 
Issued_on_Two_Bus_Simul_Util = 0.024593 
issued_two_Eff = 0.091403 
queue_avg = 4.997468 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.99747
Memory Partition 18: 
Cache L2_bank_036:

Cache L2_bank_037:

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35538 n_nop=26045 n_act=878 n_pre=862 n_ref_event=0 n_req=6896 n_rd=6320 n_rd_L2_A=0 n_write=0 n_wr_bk=2304 bw_util=0.2427
n_activity=16982 dram_eff=0.5078
bk0: 384a 32364i bk1: 384a 32361i bk2: 384a 32452i bk3: 384a 31794i bk4: 344a 32872i bk5: 344a 32668i bk6: 320a 32666i bk7: 320a 32882i bk8: 408a 32283i bk9: 408a 32267i bk10: 448a 32244i bk11: 448a 32307i bk12: 448a 31771i bk13: 448a 31938i bk14: 424a 32369i bk15: 424a 32721i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.872680
Row_Buffer_Locality_read = 0.914715
Row_Buffer_Locality_write = 0.411458
Bank_Level_Parallism = 3.584465
Bank_Level_Parallism_Col = 2.896941
Bank_Level_Parallism_Ready = 1.550325
write_to_read_ratio_blp_rw_average = 0.407711
GrpLevelPara = 2.138314 

BW Util details:
bwutil = 0.242670 
total_CMD = 35538 
util_bw = 8624 
Wasted_Col = 6257 
Wasted_Row = 1173 
Idle = 19484 

BW Util Bottlenecks: 
RCDc_limit = 3034 
RCDWRc_limit = 1495 
WTRc_limit = 1540 
RTWc_limit = 6390 
CCDLc_limit = 4302 
rwq = 0 
CCDLc_limit_alone = 3591 
WTRc_limit_alone = 1397 
RTWc_limit_alone = 5822 

Commands details: 
total_CMD = 35538 
n_nop = 26045 
Read = 6320 
Write = 0 
L2_Alloc = 0 
L2_WB = 2304 
n_act = 878 
n_pre = 862 
n_ref = 0 
n_req = 6896 
total_req = 8624 

Dual Bus Interface Util: 
issued_total_row = 1740 
issued_total_col = 8624 
Row_Bus_Util =  0.048962 
CoL_Bus_Util = 0.242670 
Either_Row_CoL_Bus_Util = 0.267123 
Issued_on_Two_Bus_Simul_Util = 0.024509 
issued_two_Eff = 0.091752 
queue_avg = 4.771231 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.77123
Memory Partition 19: 
Cache L2_bank_038:

Cache L2_bank_039:

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35538 n_nop=26004 n_act=868 n_pre=852 n_ref_event=0 n_req=6904 n_rd=6320 n_rd_L2_A=0 n_write=0 n_wr_bk=2336 bw_util=0.2436
n_activity=17045 dram_eff=0.5078
bk0: 384a 32750i bk1: 384a 32101i bk2: 384a 32464i bk3: 384a 31936i bk4: 344a 31946i bk5: 336a 32711i bk6: 320a 32585i bk7: 320a 32658i bk8: 408a 32270i bk9: 424a 32089i bk10: 448a 31891i bk11: 448a 32616i bk12: 448a 32119i bk13: 448a 32218i bk14: 424a 32066i bk15: 416a 32558i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.874276
Row_Buffer_Locality_read = 0.915981
Row_Buffer_Locality_write = 0.422945
Bank_Level_Parallism = 3.620137
Bank_Level_Parallism_Col = 2.905342
Bank_Level_Parallism_Ready = 1.490989
write_to_read_ratio_blp_rw_average = 0.416877
GrpLevelPara = 2.118073 

BW Util details:
bwutil = 0.243570 
total_CMD = 35538 
util_bw = 8656 
Wasted_Col = 6480 
Wasted_Row = 1033 
Idle = 19369 

BW Util Bottlenecks: 
RCDc_limit = 2957 
RCDWRc_limit = 1520 
WTRc_limit = 1556 
RTWc_limit = 6954 
CCDLc_limit = 4665 
rwq = 0 
CCDLc_limit_alone = 3801 
WTRc_limit_alone = 1346 
RTWc_limit_alone = 6300 

Commands details: 
total_CMD = 35538 
n_nop = 26004 
Read = 6320 
Write = 0 
L2_Alloc = 0 
L2_WB = 2336 
n_act = 868 
n_pre = 852 
n_ref = 0 
n_req = 6904 
total_req = 8656 

Dual Bus Interface Util: 
issued_total_row = 1720 
issued_total_col = 8656 
Row_Bus_Util =  0.048399 
CoL_Bus_Util = 0.243570 
Either_Row_CoL_Bus_Util = 0.268276 
Issued_on_Two_Bus_Simul_Util = 0.023693 
issued_two_Eff = 0.088316 
queue_avg = 5.290140 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.29014
Memory Partition 20: 
Cache L2_bank_040:

Cache L2_bank_041:

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35538 n_nop=26062 n_act=841 n_pre=825 n_ref_event=0 n_req=6904 n_rd=6320 n_rd_L2_A=0 n_write=0 n_wr_bk=2336 bw_util=0.2436
n_activity=16698 dram_eff=0.5184
bk0: 384a 32486i bk1: 384a 32212i bk2: 384a 32524i bk3: 384a 31944i bk4: 344a 32315i bk5: 336a 31825i bk6: 320a 32469i bk7: 320a 32245i bk8: 408a 32128i bk9: 424a 31905i bk10: 448a 32231i bk11: 448a 32028i bk12: 448a 32230i bk13: 448a 32006i bk14: 424a 32311i bk15: 416a 32572i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.878187
Row_Buffer_Locality_read = 0.916930
Row_Buffer_Locality_write = 0.458904
Bank_Level_Parallism = 3.800671
Bank_Level_Parallism_Col = 3.184272
Bank_Level_Parallism_Ready = 1.571627
write_to_read_ratio_blp_rw_average = 0.421097
GrpLevelPara = 2.237226 

BW Util details:
bwutil = 0.243570 
total_CMD = 35538 
util_bw = 8656 
Wasted_Col = 5969 
Wasted_Row = 1183 
Idle = 19730 

BW Util Bottlenecks: 
RCDc_limit = 2919 
RCDWRc_limit = 1360 
WTRc_limit = 1486 
RTWc_limit = 7708 
CCDLc_limit = 4441 
rwq = 0 
CCDLc_limit_alone = 3310 
WTRc_limit_alone = 1294 
RTWc_limit_alone = 6769 

Commands details: 
total_CMD = 35538 
n_nop = 26062 
Read = 6320 
Write = 0 
L2_Alloc = 0 
L2_WB = 2336 
n_act = 841 
n_pre = 825 
n_ref = 0 
n_req = 6904 
total_req = 8656 

Dual Bus Interface Util: 
issued_total_row = 1666 
issued_total_col = 8656 
Row_Bus_Util =  0.046879 
CoL_Bus_Util = 0.243570 
Either_Row_CoL_Bus_Util = 0.266644 
Issued_on_Two_Bus_Simul_Util = 0.023806 
issued_two_Eff = 0.089278 
queue_avg = 5.475350 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.47535
Memory Partition 21: 
Cache L2_bank_042:

Cache L2_bank_043:

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35538 n_nop=25974 n_act=863 n_pre=847 n_ref_event=0 n_req=6909 n_rd=6320 n_rd_L2_A=0 n_write=0 n_wr_bk=2356 bw_util=0.2441
n_activity=17105 dram_eff=0.5072
bk0: 384a 32576i bk1: 384a 32220i bk2: 384a 32630i bk3: 384a 31989i bk4: 344a 32233i bk5: 336a 32593i bk6: 320a 32775i bk7: 320a 32681i bk8: 408a 32646i bk9: 424a 32058i bk10: 448a 32000i bk11: 448a 32272i bk12: 448a 32172i bk13: 448a 31869i bk14: 424a 32600i bk15: 416a 33016i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875090
Row_Buffer_Locality_read = 0.917247
Row_Buffer_Locality_write = 0.422750
Bank_Level_Parallism = 3.525274
Bank_Level_Parallism_Col = 2.871896
Bank_Level_Parallism_Ready = 1.518326
write_to_read_ratio_blp_rw_average = 0.408985
GrpLevelPara = 2.124958 

BW Util details:
bwutil = 0.244133 
total_CMD = 35538 
util_bw = 8676 
Wasted_Col = 6370 
Wasted_Row = 1176 
Idle = 19316 

BW Util Bottlenecks: 
RCDc_limit = 2965 
RCDWRc_limit = 1619 
WTRc_limit = 1809 
RTWc_limit = 6814 
CCDLc_limit = 4526 
rwq = 0 
CCDLc_limit_alone = 3658 
WTRc_limit_alone = 1601 
RTWc_limit_alone = 6154 

Commands details: 
total_CMD = 35538 
n_nop = 25974 
Read = 6320 
Write = 0 
L2_Alloc = 0 
L2_WB = 2356 
n_act = 863 
n_pre = 847 
n_ref = 0 
n_req = 6909 
total_req = 8676 

Dual Bus Interface Util: 
issued_total_row = 1710 
issued_total_col = 8676 
Row_Bus_Util =  0.048118 
CoL_Bus_Util = 0.244133 
Either_Row_CoL_Bus_Util = 0.269120 
Issued_on_Two_Bus_Simul_Util = 0.023130 
issued_two_Eff = 0.085947 
queue_avg = 4.601863 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.60186
Memory Partition 22: 
Cache L2_bank_044:

Cache L2_bank_045:

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35538 n_nop=25980 n_act=863 n_pre=847 n_ref_event=0 n_req=6909 n_rd=6320 n_rd_L2_A=0 n_write=0 n_wr_bk=2356 bw_util=0.2441
n_activity=17203 dram_eff=0.5043
bk0: 384a 32162i bk1: 384a 31913i bk2: 384a 32572i bk3: 384a 31523i bk4: 344a 31918i bk5: 336a 32457i bk6: 320a 32282i bk7: 320a 32550i bk8: 408a 32112i bk9: 424a 32211i bk10: 448a 32000i bk11: 448a 32184i bk12: 448a 32030i bk13: 448a 31912i bk14: 424a 32350i bk15: 416a 32716i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875090
Row_Buffer_Locality_read = 0.918038
Row_Buffer_Locality_write = 0.414261
Bank_Level_Parallism = 3.776317
Bank_Level_Parallism_Col = 3.142009
Bank_Level_Parallism_Ready = 1.630821
write_to_read_ratio_blp_rw_average = 0.420209
GrpLevelPara = 2.206360 

BW Util details:
bwutil = 0.244133 
total_CMD = 35538 
util_bw = 8676 
Wasted_Col = 6082 
Wasted_Row = 1296 
Idle = 19484 

BW Util Bottlenecks: 
RCDc_limit = 2873 
RCDWRc_limit = 1595 
WTRc_limit = 1556 
RTWc_limit = 6837 
CCDLc_limit = 4463 
rwq = 0 
CCDLc_limit_alone = 3485 
WTRc_limit_alone = 1354 
RTWc_limit_alone = 6061 

Commands details: 
total_CMD = 35538 
n_nop = 25980 
Read = 6320 
Write = 0 
L2_Alloc = 0 
L2_WB = 2356 
n_act = 863 
n_pre = 847 
n_ref = 0 
n_req = 6909 
total_req = 8676 

Dual Bus Interface Util: 
issued_total_row = 1710 
issued_total_col = 8676 
Row_Bus_Util =  0.048118 
CoL_Bus_Util = 0.244133 
Either_Row_CoL_Bus_Util = 0.268952 
Issued_on_Two_Bus_Simul_Util = 0.023299 
issued_two_Eff = 0.086629 
queue_avg = 5.088919 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.08892
Memory Partition 23: 
Cache L2_bank_046:

Cache L2_bank_047:

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35538 n_nop=26011 n_act=861 n_pre=845 n_ref_event=0 n_req=6909 n_rd=6320 n_rd_L2_A=0 n_write=0 n_wr_bk=2356 bw_util=0.2441
n_activity=16809 dram_eff=0.5162
bk0: 384a 32328i bk1: 384a 32355i bk2: 384a 32779i bk3: 384a 31644i bk4: 344a 32827i bk5: 336a 32525i bk6: 320a 32442i bk7: 320a 32974i bk8: 408a 32639i bk9: 424a 32174i bk10: 448a 32089i bk11: 448a 31624i bk12: 448a 32373i bk13: 448a 32129i bk14: 424a 32179i bk15: 416a 32830i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875380
Row_Buffer_Locality_read = 0.915981
Row_Buffer_Locality_write = 0.439728
Bank_Level_Parallism = 3.625299
Bank_Level_Parallism_Col = 2.916937
Bank_Level_Parallism_Ready = 1.532042
write_to_read_ratio_blp_rw_average = 0.411513
GrpLevelPara = 2.113950 

BW Util details:
bwutil = 0.244133 
total_CMD = 35538 
util_bw = 8676 
Wasted_Col = 6219 
Wasted_Row = 995 
Idle = 19648 

BW Util Bottlenecks: 
RCDc_limit = 2882 
RCDWRc_limit = 1474 
WTRc_limit = 1535 
RTWc_limit = 6488 
CCDLc_limit = 4756 
rwq = 0 
CCDLc_limit_alone = 3827 
WTRc_limit_alone = 1365 
RTWc_limit_alone = 5729 

Commands details: 
total_CMD = 35538 
n_nop = 26011 
Read = 6320 
Write = 0 
L2_Alloc = 0 
L2_WB = 2356 
n_act = 861 
n_pre = 845 
n_ref = 0 
n_req = 6909 
total_req = 8676 

Dual Bus Interface Util: 
issued_total_row = 1706 
issued_total_col = 8676 
Row_Bus_Util =  0.048005 
CoL_Bus_Util = 0.244133 
Either_Row_CoL_Bus_Util = 0.268079 
Issued_on_Two_Bus_Simul_Util = 0.024059 
issued_two_Eff = 0.089745 
queue_avg = 4.992431 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.99243
Memory Partition 24: 
Cache L2_bank_048:

Cache L2_bank_049:

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35538 n_nop=25959 n_act=879 n_pre=863 n_ref_event=0 n_req=6910 n_rd=6320 n_rd_L2_A=0 n_write=0 n_wr_bk=2360 bw_util=0.2442
n_activity=17340 dram_eff=0.5006
bk0: 384a 32019i bk1: 384a 32312i bk2: 384a 32691i bk3: 384a 32383i bk4: 344a 32251i bk5: 336a 32743i bk6: 320a 32242i bk7: 320a 32778i bk8: 408a 32505i bk9: 424a 32087i bk10: 448a 32218i bk11: 448a 31678i bk12: 448a 32292i bk13: 448a 32365i bk14: 424a 32307i bk15: 416a 32708i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.872793
Row_Buffer_Locality_read = 0.916930
Row_Buffer_Locality_write = 0.400000
Bank_Level_Parallism = 3.517851
Bank_Level_Parallism_Col = 2.831823
Bank_Level_Parallism_Ready = 1.534677
write_to_read_ratio_blp_rw_average = 0.410923
GrpLevelPara = 2.079325 

BW Util details:
bwutil = 0.244246 
total_CMD = 35538 
util_bw = 8680 
Wasted_Col = 6549 
Wasted_Row = 1241 
Idle = 19068 

BW Util Bottlenecks: 
RCDc_limit = 3013 
RCDWRc_limit = 1673 
WTRc_limit = 1752 
RTWc_limit = 5841 
CCDLc_limit = 4447 
rwq = 0 
CCDLc_limit_alone = 3633 
WTRc_limit_alone = 1523 
RTWc_limit_alone = 5256 

Commands details: 
total_CMD = 35538 
n_nop = 25959 
Read = 6320 
Write = 0 
L2_Alloc = 0 
L2_WB = 2360 
n_act = 879 
n_pre = 863 
n_ref = 0 
n_req = 6910 
total_req = 8680 

Dual Bus Interface Util: 
issued_total_row = 1742 
issued_total_col = 8680 
Row_Bus_Util =  0.049018 
CoL_Bus_Util = 0.244246 
Either_Row_CoL_Bus_Util = 0.269542 
Issued_on_Two_Bus_Simul_Util = 0.023721 
issued_two_Eff = 0.088005 
queue_avg = 4.886178 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.88618
Memory Partition 25: 
Cache L2_bank_050:

Cache L2_bank_051:

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35538 n_nop=26015 n_act=851 n_pre=835 n_ref_event=0 n_req=6897 n_rd=6312 n_rd_L2_A=0 n_write=0 n_wr_bk=2340 bw_util=0.2435
n_activity=17086 dram_eff=0.5064
bk0: 384a 32418i bk1: 384a 32019i bk2: 384a 32760i bk3: 384a 32487i bk4: 344a 32622i bk5: 336a 32479i bk6: 320a 32450i bk7: 320a 32186i bk8: 408a 31957i bk9: 424a 31868i bk10: 448a 31942i bk11: 448a 32092i bk12: 448a 32078i bk13: 448a 32083i bk14: 424a 32990i bk15: 408a 32542i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.876613
Row_Buffer_Locality_read = 0.917300
Row_Buffer_Locality_write = 0.437607
Bank_Level_Parallism = 3.633722
Bank_Level_Parallism_Col = 3.004242
Bank_Level_Parallism_Ready = 1.559177
write_to_read_ratio_blp_rw_average = 0.435235
GrpLevelPara = 2.150226 

BW Util details:
bwutil = 0.243458 
total_CMD = 35538 
util_bw = 8652 
Wasted_Col = 6301 
Wasted_Row = 1155 
Idle = 19430 

BW Util Bottlenecks: 
RCDc_limit = 2889 
RCDWRc_limit = 1568 
WTRc_limit = 1361 
RTWc_limit = 7261 
CCDLc_limit = 4550 
rwq = 0 
CCDLc_limit_alone = 3553 
WTRc_limit_alone = 1262 
RTWc_limit_alone = 6363 

Commands details: 
total_CMD = 35538 
n_nop = 26015 
Read = 6312 
Write = 0 
L2_Alloc = 0 
L2_WB = 2340 
n_act = 851 
n_pre = 835 
n_ref = 0 
n_req = 6897 
total_req = 8652 

Dual Bus Interface Util: 
issued_total_row = 1686 
issued_total_col = 8652 
Row_Bus_Util =  0.047442 
CoL_Bus_Util = 0.243458 
Either_Row_CoL_Bus_Util = 0.267967 
Issued_on_Two_Bus_Simul_Util = 0.022933 
issued_two_Eff = 0.085582 
queue_avg = 5.397181 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.39718
Memory Partition 26: 
Cache L2_bank_052:

Cache L2_bank_053:

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35538 n_nop=25975 n_act=885 n_pre=869 n_ref_event=0 n_req=6902 n_rd=6312 n_rd_L2_A=0 n_write=0 n_wr_bk=2360 bw_util=0.244
n_activity=16822 dram_eff=0.5155
bk0: 384a 32260i bk1: 384a 32320i bk2: 384a 32057i bk3: 384a 32234i bk4: 344a 32375i bk5: 336a 31784i bk6: 320a 32374i bk7: 320a 32547i bk8: 408a 31576i bk9: 424a 31806i bk10: 448a 31975i bk11: 448a 31781i bk12: 448a 31983i bk13: 448a 32385i bk14: 424a 32305i bk15: 408a 32542i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.871776
Row_Buffer_Locality_read = 0.914766
Row_Buffer_Locality_write = 0.411864
Bank_Level_Parallism = 3.844357
Bank_Level_Parallism_Col = 3.200963
Bank_Level_Parallism_Ready = 1.623155
write_to_read_ratio_blp_rw_average = 0.435621
GrpLevelPara = 2.273565 

BW Util details:
bwutil = 0.244020 
total_CMD = 35538 
util_bw = 8672 
Wasted_Col = 5980 
Wasted_Row = 1269 
Idle = 19617 

BW Util Bottlenecks: 
RCDc_limit = 3087 
RCDWRc_limit = 1505 
WTRc_limit = 1211 
RTWc_limit = 7554 
CCDLc_limit = 4050 
rwq = 0 
CCDLc_limit_alone = 3229 
WTRc_limit_alone = 1110 
RTWc_limit_alone = 6834 

Commands details: 
total_CMD = 35538 
n_nop = 25975 
Read = 6312 
Write = 0 
L2_Alloc = 0 
L2_WB = 2360 
n_act = 885 
n_pre = 869 
n_ref = 0 
n_req = 6902 
total_req = 8672 

Dual Bus Interface Util: 
issued_total_row = 1754 
issued_total_col = 8672 
Row_Bus_Util =  0.049356 
CoL_Bus_Util = 0.244020 
Either_Row_CoL_Bus_Util = 0.269092 
Issued_on_Two_Bus_Simul_Util = 0.024284 
issued_two_Eff = 0.090244 
queue_avg = 5.274523 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.27452
Memory Partition 27: 
Cache L2_bank_054:

Cache L2_bank_055:

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35538 n_nop=25988 n_act=877 n_pre=861 n_ref_event=0 n_req=6900 n_rd=6312 n_rd_L2_A=0 n_write=0 n_wr_bk=2352 bw_util=0.2438
n_activity=16991 dram_eff=0.5099
bk0: 384a 32369i bk1: 384a 31819i bk2: 384a 32342i bk3: 384a 32707i bk4: 344a 32366i bk5: 336a 32179i bk6: 320a 32431i bk7: 320a 32314i bk8: 408a 32291i bk9: 424a 32206i bk10: 448a 32168i bk11: 448a 32073i bk12: 448a 32371i bk13: 448a 32399i bk14: 424a 32578i bk15: 408a 33044i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.872899
Row_Buffer_Locality_read = 0.915875
Row_Buffer_Locality_write = 0.411565
Bank_Level_Parallism = 3.619760
Bank_Level_Parallism_Col = 2.921567
Bank_Level_Parallism_Ready = 1.559672
write_to_read_ratio_blp_rw_average = 0.416378
GrpLevelPara = 2.105881 

BW Util details:
bwutil = 0.243795 
total_CMD = 35538 
util_bw = 8664 
Wasted_Col = 6266 
Wasted_Row = 1052 
Idle = 19556 

BW Util Bottlenecks: 
RCDc_limit = 3004 
RCDWRc_limit = 1559 
WTRc_limit = 1572 
RTWc_limit = 6221 
CCDLc_limit = 4192 
rwq = 0 
CCDLc_limit_alone = 3416 
WTRc_limit_alone = 1352 
RTWc_limit_alone = 5665 

Commands details: 
total_CMD = 35538 
n_nop = 25988 
Read = 6312 
Write = 0 
L2_Alloc = 0 
L2_WB = 2352 
n_act = 877 
n_pre = 861 
n_ref = 0 
n_req = 6900 
total_req = 8664 

Dual Bus Interface Util: 
issued_total_row = 1738 
issued_total_col = 8664 
Row_Bus_Util =  0.048905 
CoL_Bus_Util = 0.243795 
Either_Row_CoL_Bus_Util = 0.268726 
Issued_on_Two_Bus_Simul_Util = 0.023974 
issued_two_Eff = 0.089215 
queue_avg = 4.918960 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.91896
Memory Partition 28: 
Cache L2_bank_056:

Cache L2_bank_057:

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35538 n_nop=25980 n_act=867 n_pre=851 n_ref_event=0 n_req=6904 n_rd=6312 n_rd_L2_A=0 n_write=0 n_wr_bk=2368 bw_util=0.2442
n_activity=16880 dram_eff=0.5142
bk0: 384a 32711i bk1: 384a 32375i bk2: 384a 32632i bk3: 384a 32689i bk4: 344a 32507i bk5: 336a 31950i bk6: 320a 32887i bk7: 320a 32552i bk8: 408a 32298i bk9: 424a 32310i bk10: 448a 32031i bk11: 448a 32107i bk12: 448a 32151i bk13: 448a 32429i bk14: 424a 32167i bk15: 408a 32786i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.874421
Row_Buffer_Locality_read = 0.915082
Row_Buffer_Locality_write = 0.440878
Bank_Level_Parallism = 3.564363
Bank_Level_Parallism_Col = 2.876456
Bank_Level_Parallism_Ready = 1.531221
write_to_read_ratio_blp_rw_average = 0.399801
GrpLevelPara = 2.103766 

BW Util details:
bwutil = 0.244246 
total_CMD = 35538 
util_bw = 8680 
Wasted_Col = 6190 
Wasted_Row = 1102 
Idle = 19566 

BW Util Bottlenecks: 
RCDc_limit = 3015 
RCDWRc_limit = 1502 
WTRc_limit = 1450 
RTWc_limit = 5622 
CCDLc_limit = 4258 
rwq = 0 
CCDLc_limit_alone = 3553 
WTRc_limit_alone = 1269 
RTWc_limit_alone = 5098 

Commands details: 
total_CMD = 35538 
n_nop = 25980 
Read = 6312 
Write = 0 
L2_Alloc = 0 
L2_WB = 2368 
n_act = 867 
n_pre = 851 
n_ref = 0 
n_req = 6904 
total_req = 8680 

Dual Bus Interface Util: 
issued_total_row = 1718 
issued_total_col = 8680 
Row_Bus_Util =  0.048343 
CoL_Bus_Util = 0.244246 
Either_Row_CoL_Bus_Util = 0.268952 
Issued_on_Two_Bus_Simul_Util = 0.023637 
issued_two_Eff = 0.087884 
queue_avg = 5.009117 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.00912
Memory Partition 29: 
Cache L2_bank_058:

Cache L2_bank_059:

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35538 n_nop=25967 n_act=856 n_pre=840 n_ref_event=0 n_req=6907 n_rd=6312 n_rd_L2_A=0 n_write=0 n_wr_bk=2380 bw_util=0.2446
n_activity=17000 dram_eff=0.5113
bk0: 384a 32133i bk1: 384a 31844i bk2: 384a 32656i bk3: 384a 32517i bk4: 344a 32265i bk5: 336a 32087i bk6: 320a 32818i bk7: 320a 32774i bk8: 408a 32142i bk9: 424a 31968i bk10: 448a 32377i bk11: 448a 32620i bk12: 448a 32026i bk13: 448a 32451i bk14: 424a 31954i bk15: 408a 32490i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.876068
Row_Buffer_Locality_read = 0.916033
Row_Buffer_Locality_write = 0.452101
Bank_Level_Parallism = 3.637060
Bank_Level_Parallism_Col = 2.963537
Bank_Level_Parallism_Ready = 1.567533
write_to_read_ratio_blp_rw_average = 0.410777
GrpLevelPara = 2.131144 

BW Util details:
bwutil = 0.244583 
total_CMD = 35538 
util_bw = 8692 
Wasted_Col = 6307 
Wasted_Row = 1056 
Idle = 19483 

BW Util Bottlenecks: 
RCDc_limit = 3077 
RCDWRc_limit = 1460 
WTRc_limit = 1499 
RTWc_limit = 6388 
CCDLc_limit = 4230 
rwq = 0 
CCDLc_limit_alone = 3457 
WTRc_limit_alone = 1362 
RTWc_limit_alone = 5752 

Commands details: 
total_CMD = 35538 
n_nop = 25967 
Read = 6312 
Write = 0 
L2_Alloc = 0 
L2_WB = 2380 
n_act = 856 
n_pre = 840 
n_ref = 0 
n_req = 6907 
total_req = 8692 

Dual Bus Interface Util: 
issued_total_row = 1696 
issued_total_col = 8692 
Row_Bus_Util =  0.047724 
CoL_Bus_Util = 0.244583 
Either_Row_CoL_Bus_Util = 0.269317 
Issued_on_Two_Bus_Simul_Util = 0.022989 
issued_two_Eff = 0.085362 
queue_avg = 4.720581 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.72058
Memory Partition 30: 
Cache L2_bank_060:

Cache L2_bank_061:

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35538 n_nop=25908 n_act=870 n_pre=854 n_ref_event=0 n_req=6912 n_rd=6312 n_rd_L2_A=0 n_write=0 n_wr_bk=2400 bw_util=0.2451
n_activity=17080 dram_eff=0.5101
bk0: 384a 32155i bk1: 384a 31153i bk2: 384a 32274i bk3: 384a 32283i bk4: 344a 32057i bk5: 336a 32354i bk6: 320a 32550i bk7: 320a 32536i bk8: 408a 32747i bk9: 424a 32095i bk10: 448a 32401i bk11: 448a 32249i bk12: 448a 31794i bk13: 448a 32107i bk14: 424a 32280i bk15: 408a 33015i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.874132
Row_Buffer_Locality_read = 0.914607
Row_Buffer_Locality_write = 0.448333
Bank_Level_Parallism = 3.681213
Bank_Level_Parallism_Col = 3.023292
Bank_Level_Parallism_Ready = 1.563476
write_to_read_ratio_blp_rw_average = 0.413480
GrpLevelPara = 2.173477 

BW Util details:
bwutil = 0.245146 
total_CMD = 35538 
util_bw = 8712 
Wasted_Col = 6252 
Wasted_Row = 1191 
Idle = 19383 

BW Util Bottlenecks: 
RCDc_limit = 3124 
RCDWRc_limit = 1502 
WTRc_limit = 1690 
RTWc_limit = 6677 
CCDLc_limit = 4469 
rwq = 0 
CCDLc_limit_alone = 3523 
WTRc_limit_alone = 1529 
RTWc_limit_alone = 5892 

Commands details: 
total_CMD = 35538 
n_nop = 25908 
Read = 6312 
Write = 0 
L2_Alloc = 0 
L2_WB = 2400 
n_act = 870 
n_pre = 854 
n_ref = 0 
n_req = 6912 
total_req = 8712 

Dual Bus Interface Util: 
issued_total_row = 1724 
issued_total_col = 8712 
Row_Bus_Util =  0.048511 
CoL_Bus_Util = 0.245146 
Either_Row_CoL_Bus_Util = 0.270978 
Issued_on_Two_Bus_Simul_Util = 0.022680 
issued_two_Eff = 0.083697 
queue_avg = 5.372193 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.37219
Memory Partition 31: 
Cache L2_bank_062:

Cache L2_bank_063:

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35538 n_nop=25891 n_act=912 n_pre=896 n_ref_event=0 n_req=6911 n_rd=6312 n_rd_L2_A=0 n_write=0 n_wr_bk=2396 bw_util=0.245
n_activity=17423 dram_eff=0.4998
bk0: 384a 31978i bk1: 384a 32187i bk2: 384a 32015i bk3: 384a 32344i bk4: 344a 32271i bk5: 336a 31920i bk6: 320a 32609i bk7: 320a 32596i bk8: 408a 32376i bk9: 424a 32343i bk10: 448a 31907i bk11: 448a 31621i bk12: 448a 32201i bk13: 448a 32101i bk14: 424a 32212i bk15: 408a 32930i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.868036
Row_Buffer_Locality_read = 0.912864
Row_Buffer_Locality_write = 0.395659
Bank_Level_Parallism = 3.655379
Bank_Level_Parallism_Col = 2.963809
Bank_Level_Parallism_Ready = 1.503330
write_to_read_ratio_blp_rw_average = 0.427187
GrpLevelPara = 2.145428 

BW Util details:
bwutil = 0.245033 
total_CMD = 35538 
util_bw = 8708 
Wasted_Col = 6466 
Wasted_Row = 1215 
Idle = 19149 

BW Util Bottlenecks: 
RCDc_limit = 3173 
RCDWRc_limit = 1645 
WTRc_limit = 1574 
RTWc_limit = 6810 
CCDLc_limit = 4659 
rwq = 0 
CCDLc_limit_alone = 3664 
WTRc_limit_alone = 1366 
RTWc_limit_alone = 6023 

Commands details: 
total_CMD = 35538 
n_nop = 25891 
Read = 6312 
Write = 0 
L2_Alloc = 0 
L2_WB = 2396 
n_act = 912 
n_pre = 896 
n_ref = 0 
n_req = 6911 
total_req = 8708 

Dual Bus Interface Util: 
issued_total_row = 1808 
issued_total_col = 8708 
Row_Bus_Util =  0.050875 
CoL_Bus_Util = 0.245033 
Either_Row_CoL_Bus_Util = 0.271456 
Issued_on_Two_Bus_Simul_Util = 0.024453 
issued_two_Eff = 0.090080 
queue_avg = 5.505318 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.50532

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6351, Miss = 6086, Miss_rate = 0.958, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 6329, Miss = 6087, Miss_rate = 0.962, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 6346, Miss = 6087, Miss_rate = 0.959, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 6337, Miss = 6088, Miss_rate = 0.961, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 6353, Miss = 6088, Miss_rate = 0.958, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 6331, Miss = 6088, Miss_rate = 0.962, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 6352, Miss = 6088, Miss_rate = 0.958, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 6331, Miss = 6089, Miss_rate = 0.962, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 6348, Miss = 6089, Miss_rate = 0.959, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 6337, Miss = 6088, Miss_rate = 0.961, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 6353, Miss = 6088, Miss_rate = 0.958, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 6331, Miss = 6088, Miss_rate = 0.962, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 6353, Miss = 6088, Miss_rate = 0.958, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 6332, Miss = 6089, Miss_rate = 0.962, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 6347, Miss = 6089, Miss_rate = 0.959, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 6336, Miss = 6088, Miss_rate = 0.961, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 6353, Miss = 6088, Miss_rate = 0.958, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 6331, Miss = 6088, Miss_rate = 0.962, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 6353, Miss = 6088, Miss_rate = 0.958, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 6332, Miss = 6088, Miss_rate = 0.961, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 6347, Miss = 6088, Miss_rate = 0.959, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 6335, Miss = 6088, Miss_rate = 0.961, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 6352, Miss = 6088, Miss_rate = 0.958, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 6331, Miss = 6088, Miss_rate = 0.962, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 6353, Miss = 6088, Miss_rate = 0.958, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 6334, Miss = 6089, Miss_rate = 0.961, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 6349, Miss = 6089, Miss_rate = 0.959, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 6335, Miss = 6088, Miss_rate = 0.961, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 6351, Miss = 6088, Miss_rate = 0.959, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 6331, Miss = 6088, Miss_rate = 0.962, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 6352, Miss = 6088, Miss_rate = 0.958, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 6333, Miss = 6088, Miss_rate = 0.961, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 6350, Miss = 6088, Miss_rate = 0.959, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 6335, Miss = 6089, Miss_rate = 0.961, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 6351, Miss = 6089, Miss_rate = 0.959, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 6332, Miss = 6088, Miss_rate = 0.961, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 6352, Miss = 6088, Miss_rate = 0.958, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 6333, Miss = 6088, Miss_rate = 0.961, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 6351, Miss = 6088, Miss_rate = 0.959, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 6322, Miss = 6078, Miss_rate = 0.961, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 6348, Miss = 6086, Miss_rate = 0.959, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 6323, Miss = 6077, Miss_rate = 0.961, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 6349, Miss = 6085, Miss_rate = 0.958, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 6321, Miss = 6076, Miss_rate = 0.961, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 6348, Miss = 6084, Miss_rate = 0.958, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 6318, Miss = 6075, Miss_rate = 0.962, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 6343, Miss = 6083, Miss_rate = 0.959, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 6321, Miss = 6074, Miss_rate = 0.961, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 6347, Miss = 6082, Miss_rate = 0.958, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 6317, Miss = 6072, Miss_rate = 0.961, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 6345, Miss = 6080, Miss_rate = 0.958, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 6434, Miss = 6064, Miss_rate = 0.942, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 6339, Miss = 6080, Miss_rate = 0.959, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 6320, Miss = 6072, Miss_rate = 0.961, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 6344, Miss = 6081, Miss_rate = 0.959, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 6316, Miss = 6072, Miss_rate = 0.961, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 6338, Miss = 6082, Miss_rate = 0.960, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 6323, Miss = 6073, Miss_rate = 0.960, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 6335, Miss = 6084, Miss_rate = 0.960, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 6331, Miss = 6074, Miss_rate = 0.959, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 6340, Miss = 6084, Miss_rate = 0.960, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 6327, Miss = 6076, Miss_rate = 0.960, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 6335, Miss = 6086, Miss_rate = 0.961, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 6333, Miss = 6076, Miss_rate = 0.959, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 405760
L2_total_cache_misses = 389392
L2_total_cache_miss_rate = 0.9597
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 16368
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 50546
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 151638
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 40562
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 146646
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 218552
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 187208
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.015
L2_cache_fill_port_util = 0.067

icnt_total_pkts_mem_to_simt=405760
icnt_total_pkts_simt_to_mem=405760
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 405760
Req_Network_cycles = 47330
Req_Network_injected_packets_per_cycle =       8.5730 
Req_Network_conflicts_per_cycle =       3.9742
Req_Network_conflicts_per_cycle_util =       7.0847
Req_Bank_Level_Parallism =      15.2829
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       1.2197
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1340

Reply_Network_injected_packets_num = 405760
Reply_Network_cycles = 47330
Reply_Network_injected_packets_per_cycle =        8.5730
Reply_Network_conflicts_per_cycle =        2.7455
Reply_Network_conflicts_per_cycle_util =       4.8413
Reply_Bank_Level_Parallism =      15.1172
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1815
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1072
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 4 min, 8 sec (248 sec)
gpgpu_simulation_rate = 112300 (inst/sec)
gpgpu_simulation_rate = 190 (cycle/sec)
gpgpu_silicon_slowdown = 5957894x
