#! /usr/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
:vpi_module "/usr/lib/ivl/v2009.vpi";
S_0x5c9ede6bb3f0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5c9ede6bb580 .scope module, "tb" "tb" 3 55;
 .timescale -12 -12;
L_0x5c9ede6d10f0 .functor NOT 1, L_0x5c9ede6f8fa0, C4<0>, C4<0>, C4<0>;
L_0x5c9ede6f8d00 .functor XOR 4, L_0x5c9ede6f8ba0, L_0x5c9ede6f8c60, C4<0000>, C4<0000>;
L_0x5c9ede6f8e90 .functor XOR 4, L_0x5c9ede6f8d00, L_0x5c9ede6f8dc0, C4<0000>, C4<0000>;
v0x5c9ede6f3e60_0 .net *"_ivl_10", 3 0, L_0x5c9ede6f8dc0;  1 drivers
v0x5c9ede6f3f60_0 .net *"_ivl_12", 3 0, L_0x5c9ede6f8e90;  1 drivers
v0x5c9ede6f4040_0 .net *"_ivl_2", 3 0, L_0x5c9ede6f8b00;  1 drivers
v0x5c9ede6f4100_0 .net *"_ivl_4", 3 0, L_0x5c9ede6f8ba0;  1 drivers
v0x5c9ede6f41e0_0 .net *"_ivl_6", 3 0, L_0x5c9ede6f8c60;  1 drivers
v0x5c9ede6f4310_0 .net *"_ivl_8", 3 0, L_0x5c9ede6f8d00;  1 drivers
v0x5c9ede6f43f0_0 .net "c", 0 0, v0x5c9ede6f0610_0;  1 drivers
v0x5c9ede6f4490_0 .var "clk", 0 0;
v0x5c9ede6f4530_0 .net "d", 0 0, v0x5c9ede6f0750_0;  1 drivers
v0x5c9ede6f45d0_0 .net "mux_in_dut", 3 0, L_0x5c9ede6f5e00;  1 drivers
v0x5c9ede6f4670_0 .net "mux_in_ref", 3 0, L_0x5c9ede6f4cf0;  1 drivers
v0x5c9ede6f4710_0 .var/2u "stats1", 159 0;
v0x5c9ede6f47d0_0 .var/2u "strobe", 0 0;
v0x5c9ede6f4890_0 .net "tb_match", 0 0, L_0x5c9ede6f8fa0;  1 drivers
v0x5c9ede6f4950_0 .net "tb_mismatch", 0 0, L_0x5c9ede6d10f0;  1 drivers
v0x5c9ede6f4a10_0 .net "wavedrom_enable", 0 0, v0x5c9ede6f07f0_0;  1 drivers
v0x5c9ede6f4ab0_0 .net "wavedrom_title", 511 0, v0x5c9ede6f0890_0;  1 drivers
L_0x5c9ede6f8b00 .concat [ 4 0 0 0], L_0x5c9ede6f4cf0;
L_0x5c9ede6f8ba0 .concat [ 4 0 0 0], L_0x5c9ede6f4cf0;
L_0x5c9ede6f8c60 .concat [ 4 0 0 0], L_0x5c9ede6f5e00;
L_0x5c9ede6f8dc0 .concat [ 4 0 0 0], L_0x5c9ede6f4cf0;
L_0x5c9ede6f8fa0 .cmp/eeq 4, L_0x5c9ede6f8b00, L_0x5c9ede6f8e90;
S_0x5c9ede6bf9d0 .scope module, "good1" "reference_module" 3 96, 3 4 0, S_0x5c9ede6bb580;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "c";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 4 "mux_in";
L_0x5c9ede6a77b0 .functor OR 1, v0x5c9ede6f0610_0, v0x5c9ede6f0750_0, C4<0>, C4<0>;
L_0x5c9ede6a7a60 .functor NOT 1, v0x5c9ede6f0750_0, C4<0>, C4<0>, C4<0>;
L_0x5c9ede6a7d60 .functor AND 1, v0x5c9ede6f0610_0, v0x5c9ede6f0750_0, C4<1>, C4<1>;
v0x5c9ede6d1290_0 .net *"_ivl_10", 0 0, L_0x5c9ede6a7a60;  1 drivers
v0x5c9ede6d1330_0 .net *"_ivl_15", 0 0, L_0x5c9ede6a7d60;  1 drivers
v0x5c9ede6a7870_0 .net *"_ivl_2", 0 0, L_0x5c9ede6a77b0;  1 drivers
L_0x7d03e40a1018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5c9ede6a7b80_0 .net/2s *"_ivl_6", 0 0, L_0x7d03e40a1018;  1 drivers
v0x5c9ede6a7ec0_0 .net "c", 0 0, v0x5c9ede6f0610_0;  alias, 1 drivers
v0x5c9ede6a8200_0 .net "d", 0 0, v0x5c9ede6f0750_0;  alias, 1 drivers
v0x5c9ede6efcf0_0 .net "mux_in", 3 0, L_0x5c9ede6f4cf0;  alias, 1 drivers
L_0x5c9ede6f4cf0 .concat8 [ 1 1 1 1], L_0x5c9ede6a77b0, L_0x7d03e40a1018, L_0x5c9ede6a7a60, L_0x5c9ede6a7d60;
S_0x5c9ede6efe50 .scope module, "stim1" "stimulus_gen" 3 91, 3 18 0, S_0x5c9ede6bb580;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "c";
    .port_info 2 /OUTPUT 1 "d";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
v0x5c9ede6f0610_0 .var "c", 0 0;
v0x5c9ede6f06b0_0 .net "clk", 0 0, v0x5c9ede6f4490_0;  1 drivers
v0x5c9ede6f0750_0 .var "d", 0 0;
v0x5c9ede6f07f0_0 .var "wavedrom_enable", 0 0;
v0x5c9ede6f0890_0 .var "wavedrom_title", 511 0;
E_0x5c9ede6b9e60/0 .event negedge, v0x5c9ede6f06b0_0;
E_0x5c9ede6b9e60/1 .event posedge, v0x5c9ede6f06b0_0;
E_0x5c9ede6b9e60 .event/or E_0x5c9ede6b9e60/0, E_0x5c9ede6b9e60/1;
E_0x5c9ede6ba0f0 .event negedge, v0x5c9ede6f06b0_0;
E_0x5c9ede6ba500 .event posedge, v0x5c9ede6f06b0_0;
S_0x5c9ede6f0110 .scope task, "wavedrom_start" "wavedrom_start" 3 30, 3 30 0, S_0x5c9ede6efe50;
 .timescale -12 -12;
v0x5c9ede6f0310_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x5c9ede6f0410 .scope task, "wavedrom_stop" "wavedrom_stop" 3 33, 3 33 0, S_0x5c9ede6efe50;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x5c9ede6f0a40 .scope module, "top_module1" "top_module" 3 101, 4 1 0, S_0x5c9ede6bb580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "c";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 4 "mux_in";
L_0x5c9ede6a80a0 .functor NOT 1, v0x5c9ede6f0750_0, C4<0>, C4<0>, C4<0>;
L_0x5c9ede6c0410 .functor AND 1, v0x5c9ede6f0610_0, L_0x5c9ede6a80a0, C4<1>, C4<1>;
L_0x5c9ede6f4ef0 .functor NOT 1, v0x5c9ede6f0610_0, C4<0>, C4<0>, C4<0>;
L_0x5c9ede6f4f60 .functor AND 1, L_0x5c9ede6f4ef0, v0x5c9ede6f0750_0, C4<1>, C4<1>;
L_0x5c9ede6f5160 .functor NOT 1, L_0x5c9ede6f4f60, C4<0>, C4<0>, C4<0>;
L_0x5c9ede6f5220 .functor AND 1, L_0x5c9ede6c0410, L_0x5c9ede6f5160, C4<1>, C4<1>;
L_0x5c9ede6f5370 .functor NOT 1, v0x5c9ede6f0610_0, C4<0>, C4<0>, C4<0>;
L_0x5c9ede6f54f0 .functor AND 1, L_0x5c9ede6f5220, L_0x5c9ede6f5370, C4<1>, C4<1>;
L_0x5c9ede6f5650 .functor NOT 1, v0x5c9ede6f0750_0, C4<0>, C4<0>, C4<0>;
L_0x5c9ede6f56c0 .functor AND 1, L_0x5c9ede6f54f0, L_0x5c9ede6f5650, C4<1>, C4<1>;
L_0x5c9ede6f5830 .functor NOT 1, L_0x5c9ede6c0410, C4<0>, C4<0>, C4<0>;
L_0x5c9ede6f58a0 .functor AND 1, L_0x5c9ede6f5830, L_0x5c9ede6f4f60, C4<1>, C4<1>;
L_0x5c9ede6f5980 .functor AND 1, L_0x5c9ede6f58a0, v0x5c9ede6f0610_0, C4<1>, C4<1>;
L_0x5c9ede6f5a40 .functor AND 1, L_0x5c9ede6f5980, v0x5c9ede6f0750_0, C4<1>, C4<1>;
L_0x5c9ede6f5910 .functor OR 1, L_0x5c9ede6f56c0, L_0x5c9ede6f5a40, C4<0>, C4<0>;
L_0x5c9ede6f5c20 .functor NOT 1, L_0x5c9ede6f4f60, C4<0>, C4<0>, C4<0>;
L_0x5c9ede6f5d20 .functor AND 1, L_0x5c9ede6c0410, L_0x5c9ede6f5c20, C4<1>, C4<1>;
L_0x5c9ede6f5d90 .functor NOT 1, v0x5c9ede6f0610_0, C4<0>, C4<0>, C4<0>;
L_0x5c9ede6f5ea0 .functor AND 1, L_0x5c9ede6f5d20, L_0x5c9ede6f5d90, C4<1>, C4<1>;
L_0x5c9ede6f5f60 .functor AND 1, L_0x5c9ede6f5ea0, v0x5c9ede6f0750_0, C4<1>, C4<1>;
L_0x5c9ede6f60d0 .functor NOT 1, L_0x5c9ede6c0410, C4<0>, C4<0>, C4<0>;
L_0x5c9ede6f6140 .functor NOT 1, L_0x5c9ede6f4f60, C4<0>, C4<0>, C4<0>;
L_0x5c9ede6f6270 .functor AND 1, L_0x5c9ede6f60d0, L_0x5c9ede6f6140, C4<1>, C4<1>;
L_0x5c9ede6f6380 .functor AND 1, L_0x5c9ede6f6270, v0x5c9ede6f0610_0, C4<1>, C4<1>;
L_0x5c9ede6f6510 .functor NOT 1, v0x5c9ede6f0750_0, C4<0>, C4<0>, C4<0>;
L_0x5c9ede6f6580 .functor AND 1, L_0x5c9ede6f6380, L_0x5c9ede6f6510, C4<1>, C4<1>;
L_0x5c9ede6f6770 .functor OR 1, L_0x5c9ede6f5f60, L_0x5c9ede6f6580, C4<0>, C4<0>;
L_0x5c9ede6f6880 .functor NOT 1, L_0x5c9ede6f4f60, C4<0>, C4<0>, C4<0>;
L_0x5c9ede6f69e0 .functor AND 1, L_0x5c9ede6c0410, L_0x5c9ede6f6880, C4<1>, C4<1>;
L_0x5c9ede6f6aa0 .functor AND 1, L_0x5c9ede6f69e0, v0x5c9ede6f0610_0, C4<1>, C4<1>;
L_0x5c9ede6f6c60 .functor NOT 1, v0x5c9ede6f0750_0, C4<0>, C4<0>, C4<0>;
L_0x5c9ede6f6cd0 .functor AND 1, L_0x5c9ede6f6aa0, L_0x5c9ede6f6c60, C4<1>, C4<1>;
L_0x5c9ede6f6ef0 .functor NOT 1, L_0x5c9ede6c0410, C4<0>, C4<0>, C4<0>;
L_0x5c9ede6f6f60 .functor AND 1, L_0x5c9ede6f6ef0, L_0x5c9ede6f4f60, C4<1>, C4<1>;
L_0x5c9ede6f7140 .functor NOT 1, v0x5c9ede6f0610_0, C4<0>, C4<0>, C4<0>;
L_0x5c9ede6f71b0 .functor AND 1, L_0x5c9ede6f6f60, L_0x5c9ede6f7140, C4<1>, C4<1>;
L_0x5c9ede6f7420 .functor AND 1, L_0x5c9ede6f71b0, v0x5c9ede6f0750_0, C4<1>, C4<1>;
L_0x5c9ede6f74e0 .functor OR 1, L_0x5c9ede6f6cd0, L_0x5c9ede6f7420, C4<0>, C4<0>;
L_0x5c9ede6f7870 .functor AND 1, L_0x5c9ede6c0410, L_0x5c9ede6f4f60, C4<1>, C4<1>;
L_0x5c9ede6f79f0 .functor NOT 1, v0x5c9ede6f0610_0, C4<0>, C4<0>, C4<0>;
L_0x5c9ede6f7bb0 .functor AND 1, L_0x5c9ede6f7870, L_0x5c9ede6f79f0, C4<1>, C4<1>;
L_0x5c9ede6f7cc0 .functor NOT 1, v0x5c9ede6f0750_0, C4<0>, C4<0>, C4<0>;
L_0x5c9ede6f7e90 .functor AND 1, L_0x5c9ede6f7bb0, L_0x5c9ede6f7cc0, C4<1>, C4<1>;
L_0x5c9ede6f7fa0 .functor NOT 1, L_0x5c9ede6c0410, C4<0>, C4<0>, C4<0>;
L_0x5c9ede6f8180 .functor NOT 1, L_0x5c9ede6f4f60, C4<0>, C4<0>, C4<0>;
L_0x5c9ede6f81f0 .functor AND 1, L_0x5c9ede6f7fa0, L_0x5c9ede6f8180, C4<1>, C4<1>;
L_0x5c9ede6f8480 .functor AND 1, L_0x5c9ede6f81f0, v0x5c9ede6f0610_0, C4<1>, C4<1>;
L_0x5c9ede6f8540 .functor AND 1, L_0x5c9ede6f8480, v0x5c9ede6f0750_0, C4<1>, C4<1>;
L_0x5c9ede6f89a0 .functor OR 1, L_0x5c9ede6f7e90, L_0x5c9ede6f8540, C4<0>, C4<0>;
v0x5c9ede6f0c70_0 .net *"_ivl_0", 0 0, L_0x5c9ede6a80a0;  1 drivers
v0x5c9ede6f0d70_0 .net *"_ivl_10", 0 0, L_0x5c9ede6f5160;  1 drivers
v0x5c9ede6f0e50_0 .net *"_ivl_101", 0 0, L_0x5c9ede6f8480;  1 drivers
v0x5c9ede6f0f10_0 .net *"_ivl_103", 0 0, L_0x5c9ede6f8540;  1 drivers
v0x5c9ede6f0ff0_0 .net *"_ivl_105", 0 0, L_0x5c9ede6f89a0;  1 drivers
v0x5c9ede6f1120_0 .net *"_ivl_12", 0 0, L_0x5c9ede6f5220;  1 drivers
v0x5c9ede6f1200_0 .net *"_ivl_14", 0 0, L_0x5c9ede6f5370;  1 drivers
v0x5c9ede6f12e0_0 .net *"_ivl_16", 0 0, L_0x5c9ede6f54f0;  1 drivers
v0x5c9ede6f13c0_0 .net *"_ivl_18", 0 0, L_0x5c9ede6f5650;  1 drivers
v0x5c9ede6f14a0_0 .net *"_ivl_20", 0 0, L_0x5c9ede6f56c0;  1 drivers
v0x5c9ede6f1580_0 .net *"_ivl_22", 0 0, L_0x5c9ede6f5830;  1 drivers
v0x5c9ede6f1660_0 .net *"_ivl_24", 0 0, L_0x5c9ede6f58a0;  1 drivers
v0x5c9ede6f1740_0 .net *"_ivl_26", 0 0, L_0x5c9ede6f5980;  1 drivers
v0x5c9ede6f1820_0 .net *"_ivl_28", 0 0, L_0x5c9ede6f5a40;  1 drivers
v0x5c9ede6f1900_0 .net *"_ivl_30", 0 0, L_0x5c9ede6f5910;  1 drivers
v0x5c9ede6f19e0_0 .net *"_ivl_34", 0 0, L_0x5c9ede6f5c20;  1 drivers
v0x5c9ede6f1ac0_0 .net *"_ivl_36", 0 0, L_0x5c9ede6f5d20;  1 drivers
v0x5c9ede6f1ba0_0 .net *"_ivl_38", 0 0, L_0x5c9ede6f5d90;  1 drivers
v0x5c9ede6f1c80_0 .net *"_ivl_4", 0 0, L_0x5c9ede6f4ef0;  1 drivers
v0x5c9ede6f1d60_0 .net *"_ivl_40", 0 0, L_0x5c9ede6f5ea0;  1 drivers
v0x5c9ede6f1e40_0 .net *"_ivl_42", 0 0, L_0x5c9ede6f5f60;  1 drivers
v0x5c9ede6f1f20_0 .net *"_ivl_44", 0 0, L_0x5c9ede6f60d0;  1 drivers
v0x5c9ede6f2000_0 .net *"_ivl_46", 0 0, L_0x5c9ede6f6140;  1 drivers
v0x5c9ede6f20e0_0 .net *"_ivl_48", 0 0, L_0x5c9ede6f6270;  1 drivers
v0x5c9ede6f21c0_0 .net *"_ivl_50", 0 0, L_0x5c9ede6f6380;  1 drivers
v0x5c9ede6f22a0_0 .net *"_ivl_52", 0 0, L_0x5c9ede6f6510;  1 drivers
v0x5c9ede6f2380_0 .net *"_ivl_54", 0 0, L_0x5c9ede6f6580;  1 drivers
v0x5c9ede6f2460_0 .net *"_ivl_56", 0 0, L_0x5c9ede6f6770;  1 drivers
v0x5c9ede6f2540_0 .net *"_ivl_60", 0 0, L_0x5c9ede6f6880;  1 drivers
v0x5c9ede6f2620_0 .net *"_ivl_62", 0 0, L_0x5c9ede6f69e0;  1 drivers
v0x5c9ede6f2700_0 .net *"_ivl_64", 0 0, L_0x5c9ede6f6aa0;  1 drivers
v0x5c9ede6f27e0_0 .net *"_ivl_66", 0 0, L_0x5c9ede6f6c60;  1 drivers
v0x5c9ede6f28c0_0 .net *"_ivl_68", 0 0, L_0x5c9ede6f6cd0;  1 drivers
v0x5c9ede6f2bb0_0 .net *"_ivl_70", 0 0, L_0x5c9ede6f6ef0;  1 drivers
v0x5c9ede6f2c90_0 .net *"_ivl_72", 0 0, L_0x5c9ede6f6f60;  1 drivers
v0x5c9ede6f2d70_0 .net *"_ivl_74", 0 0, L_0x5c9ede6f7140;  1 drivers
v0x5c9ede6f2e50_0 .net *"_ivl_76", 0 0, L_0x5c9ede6f71b0;  1 drivers
v0x5c9ede6f2f30_0 .net *"_ivl_78", 0 0, L_0x5c9ede6f7420;  1 drivers
v0x5c9ede6f3010_0 .net *"_ivl_80", 0 0, L_0x5c9ede6f74e0;  1 drivers
v0x5c9ede6f30f0_0 .net *"_ivl_85", 0 0, L_0x5c9ede6f7870;  1 drivers
v0x5c9ede6f31d0_0 .net *"_ivl_87", 0 0, L_0x5c9ede6f79f0;  1 drivers
v0x5c9ede6f32b0_0 .net *"_ivl_89", 0 0, L_0x5c9ede6f7bb0;  1 drivers
v0x5c9ede6f3390_0 .net *"_ivl_91", 0 0, L_0x5c9ede6f7cc0;  1 drivers
v0x5c9ede6f3470_0 .net *"_ivl_93", 0 0, L_0x5c9ede6f7e90;  1 drivers
v0x5c9ede6f3550_0 .net *"_ivl_95", 0 0, L_0x5c9ede6f7fa0;  1 drivers
v0x5c9ede6f3630_0 .net *"_ivl_97", 0 0, L_0x5c9ede6f8180;  1 drivers
v0x5c9ede6f3710_0 .net *"_ivl_99", 0 0, L_0x5c9ede6f81f0;  1 drivers
v0x5c9ede6f37f0_0 .net "a", 0 0, L_0x5c9ede6c0410;  1 drivers
v0x5c9ede6f38b0_0 .net "b", 0 0, L_0x5c9ede6f4f60;  1 drivers
v0x5c9ede6f3970_0 .net "c", 0 0, v0x5c9ede6f0610_0;  alias, 1 drivers
v0x5c9ede6f3a10_0 .net "d", 0 0, v0x5c9ede6f0750_0;  alias, 1 drivers
v0x5c9ede6f3b00_0 .net "mux_in", 3 0, L_0x5c9ede6f5e00;  alias, 1 drivers
L_0x5c9ede6f5e00 .concat8 [ 1 1 1 1], L_0x5c9ede6f5910, L_0x5c9ede6f6770, L_0x5c9ede6f74e0, L_0x5c9ede6f89a0;
S_0x5c9ede6f3c60 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 108, 3 108 0, S_0x5c9ede6bb580;
 .timescale -12 -12;
E_0x5c9ede6a1820 .event anyedge, v0x5c9ede6f47d0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x5c9ede6f47d0_0;
    %nor/r;
    %assign/vec4 v0x5c9ede6f47d0_0, 0;
    %wait E_0x5c9ede6a1820;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x5c9ede6efe50;
T_3 ;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x5c9ede6f0750_0, 0;
    %assign/vec4 v0x5c9ede6f0610_0, 0;
    %wait E_0x5c9ede6ba0f0;
    %wait E_0x5c9ede6ba500;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x5c9ede6f0750_0, 0;
    %assign/vec4 v0x5c9ede6f0610_0, 0;
    %wait E_0x5c9ede6ba500;
    %pushi/vec4 1, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x5c9ede6f0750_0, 0;
    %assign/vec4 v0x5c9ede6f0610_0, 0;
    %wait E_0x5c9ede6ba500;
    %pushi/vec4 2, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x5c9ede6f0750_0, 0;
    %assign/vec4 v0x5c9ede6f0610_0, 0;
    %wait E_0x5c9ede6ba500;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x5c9ede6f0750_0, 0;
    %assign/vec4 v0x5c9ede6f0610_0, 0;
    %wait E_0x5c9ede6ba0f0;
    %fork TD_tb.stim1.wavedrom_stop, S_0x5c9ede6f0410;
    %join;
    %pushi/vec4 50, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5c9ede6b9e60;
    %vpi_func 3 48 "$random" 32 {0 0 0};
    %pad/s 2;
    %split/vec4 1;
    %assign/vec4 v0x5c9ede6f0750_0, 0;
    %assign/vec4 v0x5c9ede6f0610_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 50 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x5c9ede6bb580;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c9ede6f4490_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c9ede6f47d0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x5c9ede6bb580;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x5c9ede6f4490_0;
    %inv;
    %store/vec4 v0x5c9ede6f4490_0, 0, 1;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_0x5c9ede6bb580;
T_6 ;
    %vpi_call/w 3 83 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 84 "$dumpvars", 32'sb00000000000000000000000000000001, v0x5c9ede6f06b0_0, v0x5c9ede6f4950_0, v0x5c9ede6f43f0_0, v0x5c9ede6f4530_0, v0x5c9ede6f4670_0, v0x5c9ede6f45d0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x5c9ede6bb580;
T_7 ;
    %load/vec4 v0x5c9ede6f4710_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x5c9ede6f4710_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x5c9ede6f4710_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 117 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "mux_in", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 118 "$display", "Hint: Output '%s' has no mismatches.", "mux_in" {0 0 0};
T_7.1 ;
    %load/vec4 v0x5c9ede6f4710_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x5c9ede6f4710_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 120 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 121 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x5c9ede6f4710_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x5c9ede6f4710_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 122 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x5c9ede6bb580;
T_8 ;
    %wait E_0x5c9ede6b9e60;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5c9ede6f4710_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5c9ede6f4710_0, 4, 32;
    %load/vec4 v0x5c9ede6f4890_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x5c9ede6f4710_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 133 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5c9ede6f4710_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5c9ede6f4710_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5c9ede6f4710_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x5c9ede6f4670_0;
    %load/vec4 v0x5c9ede6f4670_0;
    %load/vec4 v0x5c9ede6f45d0_0;
    %xor;
    %load/vec4 v0x5c9ede6f4670_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x5c9ede6f4710_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 137 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5c9ede6f4710_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x5c9ede6f4710_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5c9ede6f4710_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jason/documents/research/llm_hardware_design/autochip/AutoChip/greedy-tree/autochip_scripts/../verilogeval_prompts_tbs/rerun_3p5/ece241_2014_q3/ece241_2014_q3_tb.sv";
    "/home/jason/documents/research/llm_hardware_design/autochip/AutoChip/greedy-tree/autochip_scripts/outputs/gpt3.5_turbo_16k_RERUNS/ece241_2014_q3/iter1/response2/top_module.sv";
