Timing Analyzer report for TOP
Sat Jan 11 05:27:03 2025
Quartus Prime Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'i_Clk'
 13. Slow 1200mV 85C Model Hold: 'i_Clk'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'i_Clk'
 22. Slow 1200mV 0C Model Hold: 'i_Clk'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'i_Clk'
 30. Fast 1200mV 0C Model Hold: 'i_Clk'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Input Ports
 45. Unconstrained Output Ports
 46. Unconstrained Input Ports
 47. Unconstrained Output Ports
 48. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+--------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                        ;
+-----------------------+--------------------------------------------------------+
; Quartus Prime Version ; Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                 ;
; Revision Name         ; TOP                                                    ;
; Device Family         ; Cyclone IV E                                           ;
; Device Name           ; EP4CE6E22C8                                            ;
; Timing Models         ; Final                                                  ;
; Delay Model           ; Combined                                               ;
; Rise/Fall Delays      ; Enabled                                                ;
+-----------------------+--------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.06        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   2.0%      ;
;     Processors 3-4         ;   1.8%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                            ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets   ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; i_Clk      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { i_Clk } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+


+-------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary              ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 196.0 MHz ; 196.0 MHz       ; i_Clk      ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+--------+--------------------+
; Clock ; Slack  ; End Point TNS      ;
+-------+--------+--------------------+
; i_Clk ; -4.102 ; -1143.519          ;
+-------+--------+--------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; i_Clk ; 0.433 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+--------+----------------------------------+
; Clock ; Slack  ; End Point TNS                    ;
+-------+--------+----------------------------------+
; i_Clk ; -3.000 ; -684.046                         ;
+-------+--------+----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'i_Clk'                                                                                                                               ;
+--------+-------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.102 ; UART_RX:UART_RX_inst|r_Clk_Count[5] ; UART_RX:UART_RX_inst|MEM_UART[15][4]          ; i_Clk        ; i_Clk       ; 1.000        ; 0.366      ; 5.469      ;
; -4.065 ; UART_TX:UART_TX_inst|r_Clk_Count[3] ; UART_TX:UART_TX_inst|r_SM_Main.s_TX_Data_Bits ; i_Clk        ; i_Clk       ; 1.000        ; -0.116     ; 4.950      ;
; -4.054 ; UART_RX:UART_RX_inst|r_Clk_Count[5] ; UART_RX:UART_RX_inst|MEM_UART[8][2]           ; i_Clk        ; i_Clk       ; 1.000        ; 0.341      ; 5.396      ;
; -4.043 ; UART_RX:UART_RX_inst|r_Clk_Count[5] ; UART_RX:UART_RX_inst|MEM_UART[12][1]          ; i_Clk        ; i_Clk       ; 1.000        ; 0.367      ; 5.411      ;
; -3.990 ; UART_RX:UART_RX_inst|r_Clk_Count[5] ; UART_RX:UART_RX_inst|MEM_UART[9][6]           ; i_Clk        ; i_Clk       ; 1.000        ; 0.365      ; 5.356      ;
; -3.969 ; UART_TX:UART_TX_inst|r_Clk_Count[0] ; UART_TX:UART_TX_inst|r_SM_Main.s_TX_Data_Bits ; i_Clk        ; i_Clk       ; 1.000        ; -0.116     ; 4.854      ;
; -3.951 ; UART_RX:UART_RX_inst|r_Clk_Count[8] ; UART_RX:UART_RX_inst|MEM_UART[15][4]          ; i_Clk        ; i_Clk       ; 1.000        ; 0.366      ; 5.318      ;
; -3.947 ; UART_RX:UART_RX_inst|r_Clk_Count[5] ; UART_RX:UART_RX_inst|MEM_UART[11][0]          ; i_Clk        ; i_Clk       ; 1.000        ; 0.382      ; 5.330      ;
; -3.936 ; UART_RX:UART_RX_inst|r_Clk_Count[4] ; UART_RX:UART_RX_inst|MEM_UART[15][4]          ; i_Clk        ; i_Clk       ; 1.000        ; 0.366      ; 5.303      ;
; -3.935 ; UART_RX:UART_RX_inst|r_Clk_Count[9] ; UART_RX:UART_RX_inst|MEM_UART[15][4]          ; i_Clk        ; i_Clk       ; 1.000        ; 0.366      ; 5.302      ;
; -3.909 ; UART_RX:UART_RX_inst|r_Clk_Count[5] ; UART_RX:UART_RX_inst|r_Clk_Count[8]           ; i_Clk        ; i_Clk       ; 1.000        ; -0.081     ; 4.829      ;
; -3.909 ; UART_RX:UART_RX_inst|r_Clk_Count[5] ; UART_RX:UART_RX_inst|r_Clk_Count[11]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.081     ; 4.829      ;
; -3.909 ; UART_RX:UART_RX_inst|r_Clk_Count[5] ; UART_RX:UART_RX_inst|r_Clk_Count[0]           ; i_Clk        ; i_Clk       ; 1.000        ; -0.081     ; 4.829      ;
; -3.909 ; UART_RX:UART_RX_inst|r_Clk_Count[5] ; UART_RX:UART_RX_inst|r_Clk_Count[2]           ; i_Clk        ; i_Clk       ; 1.000        ; -0.081     ; 4.829      ;
; -3.909 ; UART_RX:UART_RX_inst|r_Clk_Count[5] ; UART_RX:UART_RX_inst|r_Clk_Count[3]           ; i_Clk        ; i_Clk       ; 1.000        ; -0.081     ; 4.829      ;
; -3.909 ; UART_RX:UART_RX_inst|r_Clk_Count[5] ; UART_RX:UART_RX_inst|r_Clk_Count[4]           ; i_Clk        ; i_Clk       ; 1.000        ; -0.081     ; 4.829      ;
; -3.909 ; UART_RX:UART_RX_inst|r_Clk_Count[5] ; UART_RX:UART_RX_inst|r_Clk_Count[5]           ; i_Clk        ; i_Clk       ; 1.000        ; -0.081     ; 4.829      ;
; -3.909 ; UART_RX:UART_RX_inst|r_Clk_Count[5] ; UART_RX:UART_RX_inst|r_Clk_Count[6]           ; i_Clk        ; i_Clk       ; 1.000        ; -0.081     ; 4.829      ;
; -3.909 ; UART_RX:UART_RX_inst|r_Clk_Count[5] ; UART_RX:UART_RX_inst|r_Clk_Count[7]           ; i_Clk        ; i_Clk       ; 1.000        ; -0.081     ; 4.829      ;
; -3.909 ; UART_RX:UART_RX_inst|r_Clk_Count[5] ; UART_RX:UART_RX_inst|r_Clk_Count[9]           ; i_Clk        ; i_Clk       ; 1.000        ; -0.081     ; 4.829      ;
; -3.909 ; UART_RX:UART_RX_inst|r_Clk_Count[5] ; UART_RX:UART_RX_inst|r_Clk_Count[10]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.081     ; 4.829      ;
; -3.903 ; UART_RX:UART_RX_inst|r_Clk_Count[8] ; UART_RX:UART_RX_inst|MEM_UART[8][2]           ; i_Clk        ; i_Clk       ; 1.000        ; 0.341      ; 5.245      ;
; -3.892 ; UART_RX:UART_RX_inst|r_Clk_Count[8] ; UART_RX:UART_RX_inst|MEM_UART[12][1]          ; i_Clk        ; i_Clk       ; 1.000        ; 0.367      ; 5.260      ;
; -3.888 ; UART_RX:UART_RX_inst|r_Clk_Count[4] ; UART_RX:UART_RX_inst|MEM_UART[8][2]           ; i_Clk        ; i_Clk       ; 1.000        ; 0.341      ; 5.230      ;
; -3.887 ; UART_RX:UART_RX_inst|r_Clk_Count[9] ; UART_RX:UART_RX_inst|MEM_UART[8][2]           ; i_Clk        ; i_Clk       ; 1.000        ; 0.341      ; 5.229      ;
; -3.877 ; UART_RX:UART_RX_inst|r_Clk_Count[4] ; UART_RX:UART_RX_inst|MEM_UART[12][1]          ; i_Clk        ; i_Clk       ; 1.000        ; 0.367      ; 5.245      ;
; -3.876 ; UART_RX:UART_RX_inst|r_Clk_Count[5] ; UART_RX:UART_RX_inst|MEM_UART[15][3]          ; i_Clk        ; i_Clk       ; 1.000        ; 0.379      ; 5.256      ;
; -3.876 ; UART_RX:UART_RX_inst|r_Clk_Count[5] ; UART_RX:UART_RX_inst|MEM_UART[15][0]          ; i_Clk        ; i_Clk       ; 1.000        ; 0.379      ; 5.256      ;
; -3.876 ; UART_RX:UART_RX_inst|r_Clk_Count[5] ; UART_RX:UART_RX_inst|MEM_UART[15][1]          ; i_Clk        ; i_Clk       ; 1.000        ; 0.379      ; 5.256      ;
; -3.876 ; UART_RX:UART_RX_inst|r_Clk_Count[5] ; UART_RX:UART_RX_inst|MEM_UART[15][2]          ; i_Clk        ; i_Clk       ; 1.000        ; 0.379      ; 5.256      ;
; -3.876 ; UART_RX:UART_RX_inst|r_Clk_Count[5] ; UART_RX:UART_RX_inst|MEM_UART[15][7]          ; i_Clk        ; i_Clk       ; 1.000        ; 0.379      ; 5.256      ;
; -3.876 ; UART_RX:UART_RX_inst|r_Clk_Count[5] ; UART_RX:UART_RX_inst|MEM_UART[15][6]          ; i_Clk        ; i_Clk       ; 1.000        ; 0.379      ; 5.256      ;
; -3.876 ; UART_RX:UART_RX_inst|r_Clk_Count[5] ; UART_RX:UART_RX_inst|MEM_UART[15][5]          ; i_Clk        ; i_Clk       ; 1.000        ; 0.379      ; 5.256      ;
; -3.876 ; UART_RX:UART_RX_inst|r_Clk_Count[9] ; UART_RX:UART_RX_inst|MEM_UART[12][1]          ; i_Clk        ; i_Clk       ; 1.000        ; 0.367      ; 5.244      ;
; -3.840 ; UART_RX:UART_RX_inst|r_Clk_Count[1] ; UART_RX:UART_RX_inst|MEM_UART[15][4]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.131     ; 4.710      ;
; -3.839 ; UART_RX:UART_RX_inst|r_Clk_Count[8] ; UART_RX:UART_RX_inst|MEM_UART[9][6]           ; i_Clk        ; i_Clk       ; 1.000        ; 0.365      ; 5.205      ;
; -3.830 ; UART_TX:UART_TX_inst|r_Clk_Count[2] ; UART_TX:UART_TX_inst|r_SM_Main.s_TX_Data_Bits ; i_Clk        ; i_Clk       ; 1.000        ; -0.116     ; 4.715      ;
; -3.824 ; UART_RX:UART_RX_inst|r_Clk_Count[4] ; UART_RX:UART_RX_inst|MEM_UART[9][6]           ; i_Clk        ; i_Clk       ; 1.000        ; 0.365      ; 5.190      ;
; -3.823 ; UART_RX:UART_RX_inst|r_Clk_Count[9] ; UART_RX:UART_RX_inst|MEM_UART[9][6]           ; i_Clk        ; i_Clk       ; 1.000        ; 0.365      ; 5.189      ;
; -3.820 ; UART_RX:UART_RX_inst|r_Clk_Count[5] ; UART_RX:UART_RX_inst|MEM_UART[12][3]          ; i_Clk        ; i_Clk       ; 1.000        ; 0.380      ; 5.201      ;
; -3.820 ; UART_RX:UART_RX_inst|r_Clk_Count[5] ; UART_RX:UART_RX_inst|MEM_UART[12][0]          ; i_Clk        ; i_Clk       ; 1.000        ; 0.380      ; 5.201      ;
; -3.820 ; UART_RX:UART_RX_inst|r_Clk_Count[5] ; UART_RX:UART_RX_inst|MEM_UART[12][2]          ; i_Clk        ; i_Clk       ; 1.000        ; 0.380      ; 5.201      ;
; -3.820 ; UART_RX:UART_RX_inst|r_Clk_Count[5] ; UART_RX:UART_RX_inst|MEM_UART[12][7]          ; i_Clk        ; i_Clk       ; 1.000        ; 0.380      ; 5.201      ;
; -3.820 ; UART_RX:UART_RX_inst|r_Clk_Count[5] ; UART_RX:UART_RX_inst|MEM_UART[12][4]          ; i_Clk        ; i_Clk       ; 1.000        ; 0.380      ; 5.201      ;
; -3.820 ; UART_RX:UART_RX_inst|r_Clk_Count[5] ; UART_RX:UART_RX_inst|MEM_UART[12][6]          ; i_Clk        ; i_Clk       ; 1.000        ; 0.380      ; 5.201      ;
; -3.820 ; UART_RX:UART_RX_inst|r_Clk_Count[5] ; UART_RX:UART_RX_inst|MEM_UART[12][5]          ; i_Clk        ; i_Clk       ; 1.000        ; 0.380      ; 5.201      ;
; -3.800 ; UART_RX:UART_RX_inst|r_Clk_Count[5] ; UART_RX:UART_RX_inst|MEM_UART[3][3]           ; i_Clk        ; i_Clk       ; 1.000        ; 0.352      ; 5.153      ;
; -3.800 ; UART_RX:UART_RX_inst|r_Clk_Count[5] ; UART_RX:UART_RX_inst|MEM_UART[3][0]           ; i_Clk        ; i_Clk       ; 1.000        ; 0.352      ; 5.153      ;
; -3.800 ; UART_RX:UART_RX_inst|r_Clk_Count[5] ; UART_RX:UART_RX_inst|MEM_UART[3][1]           ; i_Clk        ; i_Clk       ; 1.000        ; 0.352      ; 5.153      ;
; -3.800 ; UART_RX:UART_RX_inst|r_Clk_Count[5] ; UART_RX:UART_RX_inst|MEM_UART[3][2]           ; i_Clk        ; i_Clk       ; 1.000        ; 0.352      ; 5.153      ;
; -3.800 ; UART_RX:UART_RX_inst|r_Clk_Count[5] ; UART_RX:UART_RX_inst|MEM_UART[3][7]           ; i_Clk        ; i_Clk       ; 1.000        ; 0.352      ; 5.153      ;
; -3.800 ; UART_RX:UART_RX_inst|r_Clk_Count[5] ; UART_RX:UART_RX_inst|MEM_UART[3][4]           ; i_Clk        ; i_Clk       ; 1.000        ; 0.352      ; 5.153      ;
; -3.800 ; UART_RX:UART_RX_inst|r_Clk_Count[5] ; UART_RX:UART_RX_inst|MEM_UART[3][6]           ; i_Clk        ; i_Clk       ; 1.000        ; 0.352      ; 5.153      ;
; -3.800 ; UART_RX:UART_RX_inst|r_Clk_Count[5] ; UART_RX:UART_RX_inst|MEM_UART[3][5]           ; i_Clk        ; i_Clk       ; 1.000        ; 0.352      ; 5.153      ;
; -3.796 ; UART_RX:UART_RX_inst|r_Clk_Count[5] ; UART_RX:UART_RX_inst|MEM_UART[8][3]           ; i_Clk        ; i_Clk       ; 1.000        ; 0.350      ; 5.147      ;
; -3.796 ; UART_RX:UART_RX_inst|r_Clk_Count[5] ; UART_RX:UART_RX_inst|MEM_UART[8][0]           ; i_Clk        ; i_Clk       ; 1.000        ; 0.350      ; 5.147      ;
; -3.796 ; UART_RX:UART_RX_inst|r_Clk_Count[5] ; UART_RX:UART_RX_inst|MEM_UART[8][1]           ; i_Clk        ; i_Clk       ; 1.000        ; 0.350      ; 5.147      ;
; -3.796 ; UART_RX:UART_RX_inst|r_Clk_Count[5] ; UART_RX:UART_RX_inst|MEM_UART[8][7]           ; i_Clk        ; i_Clk       ; 1.000        ; 0.350      ; 5.147      ;
; -3.796 ; UART_RX:UART_RX_inst|r_Clk_Count[5] ; UART_RX:UART_RX_inst|MEM_UART[8][4]           ; i_Clk        ; i_Clk       ; 1.000        ; 0.350      ; 5.147      ;
; -3.796 ; UART_RX:UART_RX_inst|r_Clk_Count[5] ; UART_RX:UART_RX_inst|MEM_UART[8][6]           ; i_Clk        ; i_Clk       ; 1.000        ; 0.350      ; 5.147      ;
; -3.796 ; UART_RX:UART_RX_inst|r_Clk_Count[5] ; UART_RX:UART_RX_inst|MEM_UART[8][5]           ; i_Clk        ; i_Clk       ; 1.000        ; 0.350      ; 5.147      ;
; -3.796 ; UART_RX:UART_RX_inst|r_Clk_Count[8] ; UART_RX:UART_RX_inst|MEM_UART[11][0]          ; i_Clk        ; i_Clk       ; 1.000        ; 0.382      ; 5.179      ;
; -3.794 ; UART_RX:UART_RX_inst|r_Clk_Count[5] ; UART_RX:UART_RX_inst|r_RX_Byte[2]             ; i_Clk        ; i_Clk       ; 1.000        ; -0.077     ; 4.718      ;
; -3.792 ; UART_RX:UART_RX_inst|r_Clk_Count[1] ; UART_RX:UART_RX_inst|MEM_UART[8][2]           ; i_Clk        ; i_Clk       ; 1.000        ; -0.156     ; 4.637      ;
; -3.791 ; UART_RX:UART_RX_inst|r_Clk_Count[5] ; UART_RX:UART_RX_inst|r_RX_Byte[4]             ; i_Clk        ; i_Clk       ; 1.000        ; -0.077     ; 4.715      ;
; -3.781 ; UART_RX:UART_RX_inst|r_Clk_Count[1] ; UART_RX:UART_RX_inst|MEM_UART[12][1]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.130     ; 4.652      ;
; -3.781 ; UART_RX:UART_RX_inst|r_Clk_Count[4] ; UART_RX:UART_RX_inst|MEM_UART[11][0]          ; i_Clk        ; i_Clk       ; 1.000        ; 0.382      ; 5.164      ;
; -3.780 ; UART_RX:UART_RX_inst|r_Clk_Count[9] ; UART_RX:UART_RX_inst|MEM_UART[11][0]          ; i_Clk        ; i_Clk       ; 1.000        ; 0.382      ; 5.163      ;
; -3.770 ; UART_RX:UART_RX_inst|r_Clk_Count[5] ; UART_RX:UART_RX_inst|MEM_UART[7][3]           ; i_Clk        ; i_Clk       ; 1.000        ; 0.419      ; 5.190      ;
; -3.770 ; UART_RX:UART_RX_inst|r_Clk_Count[5] ; UART_RX:UART_RX_inst|MEM_UART[7][0]           ; i_Clk        ; i_Clk       ; 1.000        ; 0.419      ; 5.190      ;
; -3.770 ; UART_RX:UART_RX_inst|r_Clk_Count[5] ; UART_RX:UART_RX_inst|MEM_UART[7][1]           ; i_Clk        ; i_Clk       ; 1.000        ; 0.419      ; 5.190      ;
; -3.770 ; UART_RX:UART_RX_inst|r_Clk_Count[5] ; UART_RX:UART_RX_inst|MEM_UART[7][2]           ; i_Clk        ; i_Clk       ; 1.000        ; 0.419      ; 5.190      ;
; -3.770 ; UART_RX:UART_RX_inst|r_Clk_Count[5] ; UART_RX:UART_RX_inst|MEM_UART[7][7]           ; i_Clk        ; i_Clk       ; 1.000        ; 0.419      ; 5.190      ;
; -3.770 ; UART_RX:UART_RX_inst|r_Clk_Count[5] ; UART_RX:UART_RX_inst|MEM_UART[7][4]           ; i_Clk        ; i_Clk       ; 1.000        ; 0.419      ; 5.190      ;
; -3.770 ; UART_RX:UART_RX_inst|r_Clk_Count[5] ; UART_RX:UART_RX_inst|MEM_UART[7][6]           ; i_Clk        ; i_Clk       ; 1.000        ; 0.419      ; 5.190      ;
; -3.770 ; UART_RX:UART_RX_inst|r_Clk_Count[5] ; UART_RX:UART_RX_inst|MEM_UART[7][5]           ; i_Clk        ; i_Clk       ; 1.000        ; 0.419      ; 5.190      ;
; -3.758 ; UART_RX:UART_RX_inst|r_Clk_Count[8] ; UART_RX:UART_RX_inst|r_Clk_Count[8]           ; i_Clk        ; i_Clk       ; 1.000        ; -0.081     ; 4.678      ;
; -3.758 ; UART_RX:UART_RX_inst|r_Clk_Count[8] ; UART_RX:UART_RX_inst|r_Clk_Count[11]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.081     ; 4.678      ;
; -3.758 ; UART_RX:UART_RX_inst|r_Clk_Count[8] ; UART_RX:UART_RX_inst|r_Clk_Count[0]           ; i_Clk        ; i_Clk       ; 1.000        ; -0.081     ; 4.678      ;
; -3.758 ; UART_RX:UART_RX_inst|r_Clk_Count[8] ; UART_RX:UART_RX_inst|r_Clk_Count[2]           ; i_Clk        ; i_Clk       ; 1.000        ; -0.081     ; 4.678      ;
; -3.758 ; UART_RX:UART_RX_inst|r_Clk_Count[8] ; UART_RX:UART_RX_inst|r_Clk_Count[3]           ; i_Clk        ; i_Clk       ; 1.000        ; -0.081     ; 4.678      ;
; -3.758 ; UART_RX:UART_RX_inst|r_Clk_Count[8] ; UART_RX:UART_RX_inst|r_Clk_Count[4]           ; i_Clk        ; i_Clk       ; 1.000        ; -0.081     ; 4.678      ;
; -3.758 ; UART_RX:UART_RX_inst|r_Clk_Count[8] ; UART_RX:UART_RX_inst|r_Clk_Count[5]           ; i_Clk        ; i_Clk       ; 1.000        ; -0.081     ; 4.678      ;
; -3.758 ; UART_RX:UART_RX_inst|r_Clk_Count[8] ; UART_RX:UART_RX_inst|r_Clk_Count[6]           ; i_Clk        ; i_Clk       ; 1.000        ; -0.081     ; 4.678      ;
; -3.758 ; UART_RX:UART_RX_inst|r_Clk_Count[8] ; UART_RX:UART_RX_inst|r_Clk_Count[7]           ; i_Clk        ; i_Clk       ; 1.000        ; -0.081     ; 4.678      ;
; -3.758 ; UART_RX:UART_RX_inst|r_Clk_Count[8] ; UART_RX:UART_RX_inst|r_Clk_Count[9]           ; i_Clk        ; i_Clk       ; 1.000        ; -0.081     ; 4.678      ;
; -3.758 ; UART_RX:UART_RX_inst|r_Clk_Count[8] ; UART_RX:UART_RX_inst|r_Clk_Count[10]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.081     ; 4.678      ;
; -3.750 ; UART_RX:UART_RX_inst|r_Clk_Count[5] ; UART_RX:UART_RX_inst|MEM_UART[2][3]           ; i_Clk        ; i_Clk       ; 1.000        ; 0.350      ; 5.101      ;
; -3.750 ; UART_RX:UART_RX_inst|r_Clk_Count[5] ; UART_RX:UART_RX_inst|MEM_UART[1][3]           ; i_Clk        ; i_Clk       ; 1.000        ; 0.371      ; 5.122      ;
; -3.750 ; UART_RX:UART_RX_inst|r_Clk_Count[5] ; UART_RX:UART_RX_inst|MEM_UART[1][0]           ; i_Clk        ; i_Clk       ; 1.000        ; 0.371      ; 5.122      ;
; -3.750 ; UART_RX:UART_RX_inst|r_Clk_Count[5] ; UART_RX:UART_RX_inst|MEM_UART[2][0]           ; i_Clk        ; i_Clk       ; 1.000        ; 0.350      ; 5.101      ;
; -3.750 ; UART_RX:UART_RX_inst|r_Clk_Count[5] ; UART_RX:UART_RX_inst|MEM_UART[1][1]           ; i_Clk        ; i_Clk       ; 1.000        ; 0.371      ; 5.122      ;
; -3.750 ; UART_RX:UART_RX_inst|r_Clk_Count[5] ; UART_RX:UART_RX_inst|MEM_UART[2][1]           ; i_Clk        ; i_Clk       ; 1.000        ; 0.350      ; 5.101      ;
; -3.750 ; UART_RX:UART_RX_inst|r_Clk_Count[5] ; UART_RX:UART_RX_inst|MEM_UART[2][2]           ; i_Clk        ; i_Clk       ; 1.000        ; 0.350      ; 5.101      ;
; -3.750 ; UART_RX:UART_RX_inst|r_Clk_Count[5] ; UART_RX:UART_RX_inst|MEM_UART[1][2]           ; i_Clk        ; i_Clk       ; 1.000        ; 0.371      ; 5.122      ;
; -3.750 ; UART_RX:UART_RX_inst|r_Clk_Count[5] ; UART_RX:UART_RX_inst|MEM_UART[2][7]           ; i_Clk        ; i_Clk       ; 1.000        ; 0.350      ; 5.101      ;
; -3.750 ; UART_RX:UART_RX_inst|r_Clk_Count[5] ; UART_RX:UART_RX_inst|MEM_UART[1][7]           ; i_Clk        ; i_Clk       ; 1.000        ; 0.371      ; 5.122      ;
; -3.750 ; UART_RX:UART_RX_inst|r_Clk_Count[5] ; UART_RX:UART_RX_inst|MEM_UART[1][4]           ; i_Clk        ; i_Clk       ; 1.000        ; 0.371      ; 5.122      ;
; -3.750 ; UART_RX:UART_RX_inst|r_Clk_Count[5] ; UART_RX:UART_RX_inst|MEM_UART[2][4]           ; i_Clk        ; i_Clk       ; 1.000        ; 0.350      ; 5.101      ;
; -3.750 ; UART_RX:UART_RX_inst|r_Clk_Count[5] ; UART_RX:UART_RX_inst|MEM_UART[2][6]           ; i_Clk        ; i_Clk       ; 1.000        ; 0.350      ; 5.101      ;
+--------+-------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'i_Clk'                                                                                                                                         ;
+-------+-----------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.433 ; UART_RX:UART_RX_inst|r_RX_Byte[3]             ; UART_RX:UART_RX_inst|r_RX_Byte[3]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; UART_RX:UART_RX_inst|r_RX_Byte[0]             ; UART_RX:UART_RX_inst|r_RX_Byte[0]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; UART_RX:UART_RX_inst|r_RX_Byte[1]             ; UART_RX:UART_RX_inst|r_RX_Byte[1]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; UART_RX:UART_RX_inst|r_RX_Byte[7]             ; UART_RX:UART_RX_inst|r_RX_Byte[7]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; UART_RX:UART_RX_inst|r_RX_Byte[6]             ; UART_RX:UART_RX_inst|r_RX_Byte[6]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; UART_RX:UART_RX_inst|r_RX_Byte[5]             ; UART_RX:UART_RX_inst|r_RX_Byte[5]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.101      ; 0.746      ;
; 0.434 ; UART_RX:UART_RX_inst|r_SM_Main.s_Idle         ; UART_RX:UART_RX_inst|r_SM_Main.s_Idle         ; i_Clk        ; i_Clk       ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; UART_RX:UART_RX_inst|r_SM_Main.s_RX_Start_Bit ; UART_RX:UART_RX_inst|r_SM_Main.s_RX_Start_Bit ; i_Clk        ; i_Clk       ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; UART_RX:UART_RX_inst|r_Bit_Index[2]           ; UART_RX:UART_RX_inst|r_Bit_Index[2]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; UART_RX:UART_RX_inst|r_Bit_Index[0]           ; UART_RX:UART_RX_inst|r_Bit_Index[0]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.100      ; 0.746      ;
; 0.453 ; UART_RX:UART_RX_inst|r_RX_Byte[2]             ; UART_RX:UART_RX_inst|r_RX_Byte[2]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_RX:UART_RX_inst|r_RX_Byte[4]             ; UART_RX:UART_RX_inst|r_RX_Byte[4]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_RX:UART_RX_inst|r_Bit_Index[1]           ; UART_RX:UART_RX_inst|r_Bit_Index[1]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_TX:UART_TX_inst|r_Byte_Index[0]          ; UART_TX:UART_TX_inst|r_Byte_Index[0]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_TX:UART_TX_inst|r_Byte_Index[4]          ; UART_TX:UART_TX_inst|r_Byte_Index[4]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_TX:UART_TX_inst|r_Bit_Index[2]           ; UART_TX:UART_TX_inst|r_Bit_Index[2]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_TX:UART_TX_inst|r_Bit_Index[1]           ; UART_TX:UART_TX_inst|r_Bit_Index[1]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_TX:UART_TX_inst|r_SM_Main.s_Idle         ; UART_TX:UART_TX_inst|r_SM_Main.s_Idle         ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_TX:UART_TX_inst|r_SM_Main.s_TX_Start_Bit ; UART_TX:UART_TX_inst|r_SM_Main.s_TX_Start_Bit ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_TX:UART_TX_inst|r_SM_Main.s_TX_Stop_Bit  ; UART_TX:UART_TX_inst|r_SM_Main.s_TX_Stop_Bit  ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; UART_TX:UART_TX_inst|o_TX_Serial              ; UART_TX:UART_TX_inst|o_TX_Serial              ; i_Clk        ; i_Clk       ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; UART_RX:UART_RX_inst|r_MEM_Index[3]           ; UART_RX:UART_RX_inst|r_MEM_Index[3]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; UART_RX:UART_RX_inst|r_MEM_Index[2]           ; UART_RX:UART_RX_inst|r_MEM_Index[2]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; UART_RX:UART_RX_inst|r_MEM_Index[1]           ; UART_RX:UART_RX_inst|r_MEM_Index[1]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; UART_RX:UART_RX_inst|r_MEM_Index[0]           ; UART_RX:UART_RX_inst|r_MEM_Index[0]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; UART_TX:UART_TX_inst|r_Bit_Index[0]           ; UART_TX:UART_TX_inst|r_Bit_Index[0]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.080      ; 0.746      ;
; 0.488 ; UART_RX:UART_RX_inst|r_Clk_Count[12]          ; UART_RX:UART_RX_inst|r_Clk_Count[12]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.101      ; 0.801      ;
; 0.502 ; s_TX_Block[113]                               ; UART_TX:UART_TX_inst|r_TX_Block[113]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; s_TX_Block[73]                                ; UART_TX:UART_TX_inst|r_TX_Block[73]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; s_TX_Block[17]                                ; UART_TX:UART_TX_inst|r_TX_Block[17]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; s_TX_Block[57]                                ; UART_TX:UART_TX_inst|r_TX_Block[57]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.080      ; 0.794      ;
; 0.503 ; s_TX_Block[13]                                ; UART_TX:UART_TX_inst|r_TX_Block[13]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.082      ; 0.797      ;
; 0.508 ; UART_TX:UART_TX_inst|r_Clk_Count[12]          ; UART_TX:UART_TX_inst|r_Clk_Count[12]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.082      ; 0.802      ;
; 0.534 ; UART_TX:UART_TX_inst|r_SM_Main.s_TX_Stop_Bit  ; UART_TX:UART_TX_inst|r_SM_Main.s_Next_Byte    ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 0.827      ;
; 0.548 ; UART_TX:UART_TX_inst|r_Byte_Index[4]          ; UART_TX:UART_TX_inst|r_SM_Main.s_Cleanup      ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 0.841      ;
; 0.631 ; s_button_prev                                 ; s_button_edge                                 ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 0.924      ;
; 0.640 ; UART_RX:UART_RX_inst|r_SM_Main.s_RX_Start_Bit ; UART_RX:UART_RX_inst|r_SM_Main.s_RX_Data_Bits ; i_Clk        ; i_Clk       ; 0.000        ; 0.100      ; 0.952      ;
; 0.647 ; UART_RX:UART_RX_inst|r_Clk_Count[10]          ; UART_RX:UART_RX_inst|r_Clk_Count[12]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.578      ; 1.437      ;
; 0.696 ; s_TX_Block[43]                                ; UART_TX:UART_TX_inst|r_TX_Block[43]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.080      ; 0.988      ;
; 0.696 ; s_TX_Block[41]                                ; UART_TX:UART_TX_inst|r_TX_Block[41]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.080      ; 0.988      ;
; 0.696 ; s_TX_Block[47]                                ; UART_TX:UART_TX_inst|r_TX_Block[47]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.080      ; 0.988      ;
; 0.697 ; s_TX_Block[29]                                ; UART_TX:UART_TX_inst|r_TX_Block[29]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.082      ; 0.991      ;
; 0.699 ; s_TX_Block[97]                                ; UART_TX:UART_TX_inst|r_TX_Block[97]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.080      ; 0.991      ;
; 0.699 ; s_TX_Block[89]                                ; UART_TX:UART_TX_inst|r_TX_Block[89]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.080      ; 0.991      ;
; 0.700 ; s_TX_Block[121]                               ; UART_TX:UART_TX_inst|r_TX_Block[121]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.080      ; 0.992      ;
; 0.700 ; s_TX_Block[25]                                ; UART_TX:UART_TX_inst|r_TX_Block[25]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.080      ; 0.992      ;
; 0.701 ; s_TX_Block[49]                                ; UART_TX:UART_TX_inst|r_TX_Block[49]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.080      ; 0.993      ;
; 0.724 ; s_TX_Block[105]                               ; UART_TX:UART_TX_inst|r_TX_Block[105]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.080      ; 1.016      ;
; 0.726 ; s_TX_Block[11]                                ; UART_TX:UART_TX_inst|r_TX_Block[11]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.080      ; 1.018      ;
; 0.726 ; s_TX_Block[0]                                 ; UART_TX:UART_TX_inst|r_TX_Data[0]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.080      ; 1.018      ;
; 0.727 ; s_TX_Block[79]                                ; UART_TX:UART_TX_inst|r_TX_Block[79]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.080      ; 1.019      ;
; 0.736 ; s_TX_Block[111]                               ; UART_TX:UART_TX_inst|r_TX_Block[111]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.080      ; 1.028      ;
; 0.740 ; s_button_edge                                 ; UART_TX:UART_TX_inst|r_SM_Main.s_Idle         ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 1.033      ;
; 0.742 ; UART_TX:UART_TX_inst|r_Clk_Count[3]           ; UART_TX:UART_TX_inst|r_Clk_Count[3]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.082      ; 1.036      ;
; 0.743 ; UART_TX:UART_TX_inst|r_Clk_Count[1]           ; UART_TX:UART_TX_inst|r_Clk_Count[1]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.082      ; 1.037      ;
; 0.743 ; UART_TX:UART_TX_inst|r_Clk_Count[5]           ; UART_TX:UART_TX_inst|r_Clk_Count[5]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.082      ; 1.037      ;
; 0.745 ; UART_TX:UART_TX_inst|r_Clk_Count[2]           ; UART_TX:UART_TX_inst|r_Clk_Count[2]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.082      ; 1.039      ;
; 0.746 ; UART_TX:UART_TX_inst|r_Clk_Count[6]           ; UART_TX:UART_TX_inst|r_Clk_Count[6]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.082      ; 1.040      ;
; 0.746 ; UART_TX:UART_TX_inst|r_Clk_Count[4]           ; UART_TX:UART_TX_inst|r_Clk_Count[4]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.082      ; 1.040      ;
; 0.746 ; UART_TX:UART_TX_inst|r_Clk_Count[7]           ; UART_TX:UART_TX_inst|r_Clk_Count[7]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.082      ; 1.040      ;
; 0.746 ; UART_TX:UART_TX_inst|r_Clk_Count[9]           ; UART_TX:UART_TX_inst|r_Clk_Count[9]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.082      ; 1.040      ;
; 0.748 ; UART_TX:UART_TX_inst|r_Clk_Count[8]           ; UART_TX:UART_TX_inst|r_Clk_Count[8]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.082      ; 1.042      ;
; 0.750 ; UART_RX:UART_RX_inst|r_Clk_Count[1]           ; UART_RX:UART_RX_inst|r_Clk_Count[1]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.101      ; 1.063      ;
; 0.765 ; UART_TX:UART_TX_inst|r_Clk_Count[10]          ; UART_TX:UART_TX_inst|r_Clk_Count[10]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.082      ; 1.059      ;
; 0.767 ; UART_TX:UART_TX_inst|r_Clk_Count[0]           ; UART_TX:UART_TX_inst|r_Clk_Count[0]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.082      ; 1.061      ;
; 0.774 ; UART_RX:UART_RX_inst|r_Clk_Count[6]           ; UART_RX:UART_RX_inst|r_Clk_Count[6]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 1.067      ;
; 0.774 ; UART_RX:UART_RX_inst|r_Clk_Count[10]          ; UART_RX:UART_RX_inst|r_Clk_Count[10]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 1.067      ;
; 0.787 ; UART_RX:UART_RX_inst|r_Clk_Count[5]           ; UART_RX:UART_RX_inst|r_Clk_Count[5]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 1.080      ;
; 0.788 ; UART_RX:UART_RX_inst|r_Clk_Count[4]           ; UART_RX:UART_RX_inst|r_Clk_Count[4]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 1.081      ;
; 0.791 ; UART_RX:UART_RX_inst|r_MEM_Index[1]           ; UART_RX:UART_RX_inst|r_MEM_Index[3]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.080      ; 1.083      ;
; 0.791 ; UART_RX:UART_RX_inst|r_MEM_Index[2]           ; UART_RX:UART_RX_inst|r_MEM_Index[3]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.080      ; 1.083      ;
; 0.792 ; UART_RX:UART_RX_inst|r_RX_Data                ; UART_RX:UART_RX_inst|r_RX_Byte[4]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 1.085      ;
; 0.793 ; UART_TX:UART_TX_inst|r_Clk_Count[11]          ; UART_TX:UART_TX_inst|r_Clk_Count[11]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.082      ; 1.087      ;
; 0.794 ; UART_RX:UART_RX_inst|r_MEM_Index[1]           ; UART_RX:UART_RX_inst|r_MEM_Index[2]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.080      ; 1.086      ;
; 0.795 ; UART_RX:UART_RX_inst|r_RX_Byte[4]             ; UART_RX:UART_RX_inst|MEM_UART[5][4]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.578      ; 1.585      ;
; 0.804 ; UART_TX:UART_TX_inst|r_SM_Main.s_TX_Stop_Bit  ; UART_TX:UART_TX_inst|r_SM_Main.s_TX_Data_Bits ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 1.097      ;
; 0.813 ; UART_TX:UART_TX_inst|r_SM_Main.s_Idle         ; UART_TX:UART_TX_inst|r_Bit_Index[2]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 1.106      ;
; 0.816 ; UART_RX:UART_RX_inst|r_MEM_Index[0]           ; UART_RX:UART_RX_inst|r_MEM_Index[1]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.080      ; 1.108      ;
; 0.833 ; UART_RX:UART_RX_inst|r_Clk_Count[11]          ; UART_RX:UART_RX_inst|r_Clk_Count[12]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.578      ; 1.623      ;
; 0.835 ; UART_RX:UART_RX_inst|r_Clk_Count[0]           ; UART_RX:UART_RX_inst|r_Clk_Count[1]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.578      ; 1.625      ;
; 0.837 ; UART_RX:UART_RX_inst|r_RX_Byte[4]             ; UART_RX:UART_RX_inst|MEM_UART[13][4]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.537      ; 1.586      ;
; 0.846 ; s_TX_Block[15]                                ; UART_TX:UART_TX_inst|r_TX_Block[15]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.080      ; 1.138      ;
; 0.862 ; UART_RX:UART_RX_inst|r_RX_Data                ; UART_RX:UART_RX_inst|r_RX_Byte[3]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.590      ; 1.664      ;
; 0.863 ; UART_RX:UART_RX_inst|r_RX_Data                ; UART_RX:UART_RX_inst|r_RX_Byte[6]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.590      ; 1.665      ;
; 0.864 ; UART_RX:UART_RX_inst|r_RX_Data                ; UART_RX:UART_RX_inst|r_RX_Byte[7]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.590      ; 1.666      ;
; 0.865 ; UART_RX:UART_RX_inst|r_RX_Data                ; UART_RX:UART_RX_inst|r_RX_Byte[5]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.590      ; 1.667      ;
; 0.866 ; UART_RX:UART_RX_inst|r_RX_Data                ; UART_RX:UART_RX_inst|r_RX_Byte[1]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.590      ; 1.668      ;
; 0.869 ; UART_RX:UART_RX_inst|r_RX_Data                ; UART_RX:UART_RX_inst|r_RX_Byte[0]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.590      ; 1.671      ;
; 0.872 ; UART_RX:UART_RX_inst|r_RX_Byte[2]             ; UART_RX:UART_RX_inst|MEM_UART[7][2]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.597      ; 1.681      ;
; 0.887 ; UART_RX:UART_RX_inst|r_RX_Byte[2]             ; UART_RX:UART_RX_inst|MEM_UART[10][2]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.571      ; 1.670      ;
; 0.894 ; s_TX_Block[9]                                 ; UART_TX:UART_TX_inst|r_TX_Block[9]            ; i_Clk        ; i_Clk       ; 0.000        ; 0.079      ; 1.185      ;
; 0.902 ; s_TX_Block[33]                                ; UART_TX:UART_TX_inst|r_TX_Block[33]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.080      ; 1.194      ;
; 0.913 ; UART_RX:UART_RX_inst|r_RX_Byte[2]             ; UART_RX:UART_RX_inst|MEM_UART[15][2]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.556      ; 1.681      ;
; 0.915 ; UART_RX:UART_RX_inst|r_RX_Byte[2]             ; UART_RX:UART_RX_inst|MEM_UART[5][2]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.578      ; 1.705      ;
; 0.916 ; s_TX_Block[1]                                 ; UART_TX:UART_TX_inst|r_TX_Block[1]            ; i_Clk        ; i_Clk       ; 0.000        ; 0.080      ; 1.208      ;
; 0.916 ; UART_TX:UART_TX_inst|r_Bit_Index[1]           ; UART_TX:UART_TX_inst|r_Bit_Index[2]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 1.209      ;
; 0.927 ; UART_RX:UART_RX_inst|r_Clk_Count[6]           ; UART_RX:UART_RX_inst|r_Clk_Count[12]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.578      ; 1.717      ;
; 0.928 ; UART_RX:UART_RX_inst|r_RX_Data                ; UART_RX:UART_RX_inst|r_SM_Main.s_Idle         ; i_Clk        ; i_Clk       ; 0.000        ; 0.550      ; 1.690      ;
; 0.930 ; s_TX_Block[19]                                ; UART_TX:UART_TX_inst|r_TX_Block[19]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.106      ; 1.248      ;
; 0.930 ; UART_RX:UART_RX_inst|r_RX_Byte[2]             ; UART_RX:UART_RX_inst|MEM_UART[2][2]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.526      ; 1.668      ;
+-------+-----------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary               ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 208.9 MHz ; 208.9 MHz       ; i_Clk      ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; i_Clk ; -3.787 ; -1048.466         ;
+-------+--------+-------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; i_Clk ; 0.382 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; i_Clk ; -3.000 ; -684.046                        ;
+-------+--------+---------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'i_Clk'                                                                                                                                         ;
+--------+----------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.787 ; UART_RX:UART_RX_inst|r_Clk_Count[5]          ; UART_RX:UART_RX_inst|MEM_UART[15][4]          ; i_Clk        ; i_Clk       ; 1.000        ; 0.344      ; 5.133      ;
; -3.772 ; UART_TX:UART_TX_inst|r_Clk_Count[3]          ; UART_TX:UART_TX_inst|r_SM_Main.s_TX_Data_Bits ; i_Clk        ; i_Clk       ; 1.000        ; -0.104     ; 4.670      ;
; -3.754 ; UART_RX:UART_RX_inst|r_Clk_Count[5]          ; UART_RX:UART_RX_inst|MEM_UART[8][2]           ; i_Clk        ; i_Clk       ; 1.000        ; 0.316      ; 5.072      ;
; -3.745 ; UART_RX:UART_RX_inst|r_Clk_Count[5]          ; UART_RX:UART_RX_inst|MEM_UART[12][1]          ; i_Clk        ; i_Clk       ; 1.000        ; 0.343      ; 5.090      ;
; -3.688 ; UART_TX:UART_TX_inst|r_Clk_Count[0]          ; UART_TX:UART_TX_inst|r_SM_Main.s_TX_Data_Bits ; i_Clk        ; i_Clk       ; 1.000        ; -0.104     ; 4.586      ;
; -3.683 ; UART_RX:UART_RX_inst|r_Clk_Count[5]          ; UART_RX:UART_RX_inst|MEM_UART[9][6]           ; i_Clk        ; i_Clk       ; 1.000        ; 0.345      ; 5.030      ;
; -3.642 ; UART_RX:UART_RX_inst|r_Clk_Count[5]          ; UART_RX:UART_RX_inst|MEM_UART[11][0]          ; i_Clk        ; i_Clk       ; 1.000        ; 0.363      ; 5.007      ;
; -3.635 ; UART_RX:UART_RX_inst|r_Clk_Count[4]          ; UART_RX:UART_RX_inst|MEM_UART[15][4]          ; i_Clk        ; i_Clk       ; 1.000        ; 0.344      ; 4.981      ;
; -3.622 ; UART_RX:UART_RX_inst|r_Clk_Count[8]          ; UART_RX:UART_RX_inst|MEM_UART[15][4]          ; i_Clk        ; i_Clk       ; 1.000        ; 0.344      ; 4.968      ;
; -3.607 ; UART_RX:UART_RX_inst|r_Clk_Count[9]          ; UART_RX:UART_RX_inst|MEM_UART[15][4]          ; i_Clk        ; i_Clk       ; 1.000        ; 0.344      ; 4.953      ;
; -3.602 ; UART_RX:UART_RX_inst|r_Clk_Count[4]          ; UART_RX:UART_RX_inst|MEM_UART[8][2]           ; i_Clk        ; i_Clk       ; 1.000        ; 0.316      ; 4.920      ;
; -3.600 ; UART_RX:UART_RX_inst|r_Clk_Count[5]          ; UART_RX:UART_RX_inst|r_Clk_Count[8]           ; i_Clk        ; i_Clk       ; 1.000        ; -0.073     ; 4.529      ;
; -3.600 ; UART_RX:UART_RX_inst|r_Clk_Count[5]          ; UART_RX:UART_RX_inst|r_Clk_Count[11]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.073     ; 4.529      ;
; -3.600 ; UART_RX:UART_RX_inst|r_Clk_Count[5]          ; UART_RX:UART_RX_inst|r_Clk_Count[0]           ; i_Clk        ; i_Clk       ; 1.000        ; -0.073     ; 4.529      ;
; -3.600 ; UART_RX:UART_RX_inst|r_Clk_Count[5]          ; UART_RX:UART_RX_inst|r_Clk_Count[2]           ; i_Clk        ; i_Clk       ; 1.000        ; -0.073     ; 4.529      ;
; -3.600 ; UART_RX:UART_RX_inst|r_Clk_Count[5]          ; UART_RX:UART_RX_inst|r_Clk_Count[3]           ; i_Clk        ; i_Clk       ; 1.000        ; -0.073     ; 4.529      ;
; -3.600 ; UART_RX:UART_RX_inst|r_Clk_Count[5]          ; UART_RX:UART_RX_inst|r_Clk_Count[4]           ; i_Clk        ; i_Clk       ; 1.000        ; -0.073     ; 4.529      ;
; -3.600 ; UART_RX:UART_RX_inst|r_Clk_Count[5]          ; UART_RX:UART_RX_inst|r_Clk_Count[5]           ; i_Clk        ; i_Clk       ; 1.000        ; -0.073     ; 4.529      ;
; -3.600 ; UART_RX:UART_RX_inst|r_Clk_Count[5]          ; UART_RX:UART_RX_inst|r_Clk_Count[6]           ; i_Clk        ; i_Clk       ; 1.000        ; -0.073     ; 4.529      ;
; -3.600 ; UART_RX:UART_RX_inst|r_Clk_Count[5]          ; UART_RX:UART_RX_inst|r_Clk_Count[7]           ; i_Clk        ; i_Clk       ; 1.000        ; -0.073     ; 4.529      ;
; -3.600 ; UART_RX:UART_RX_inst|r_Clk_Count[5]          ; UART_RX:UART_RX_inst|r_Clk_Count[9]           ; i_Clk        ; i_Clk       ; 1.000        ; -0.073     ; 4.529      ;
; -3.600 ; UART_RX:UART_RX_inst|r_Clk_Count[5]          ; UART_RX:UART_RX_inst|r_Clk_Count[10]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.073     ; 4.529      ;
; -3.593 ; UART_RX:UART_RX_inst|r_Clk_Count[4]          ; UART_RX:UART_RX_inst|MEM_UART[12][1]          ; i_Clk        ; i_Clk       ; 1.000        ; 0.343      ; 4.938      ;
; -3.589 ; UART_RX:UART_RX_inst|r_Clk_Count[8]          ; UART_RX:UART_RX_inst|MEM_UART[8][2]           ; i_Clk        ; i_Clk       ; 1.000        ; 0.316      ; 4.907      ;
; -3.580 ; UART_RX:UART_RX_inst|r_Clk_Count[8]          ; UART_RX:UART_RX_inst|MEM_UART[12][1]          ; i_Clk        ; i_Clk       ; 1.000        ; 0.343      ; 4.925      ;
; -3.574 ; UART_RX:UART_RX_inst|r_Clk_Count[9]          ; UART_RX:UART_RX_inst|MEM_UART[8][2]           ; i_Clk        ; i_Clk       ; 1.000        ; 0.316      ; 4.892      ;
; -3.570 ; UART_TX:UART_TX_inst|r_Clk_Count[2]          ; UART_TX:UART_TX_inst|r_SM_Main.s_TX_Data_Bits ; i_Clk        ; i_Clk       ; 1.000        ; -0.104     ; 4.468      ;
; -3.565 ; UART_RX:UART_RX_inst|r_Clk_Count[9]          ; UART_RX:UART_RX_inst|MEM_UART[12][1]          ; i_Clk        ; i_Clk       ; 1.000        ; 0.343      ; 4.910      ;
; -3.561 ; UART_RX:UART_RX_inst|r_Clk_Count[5]          ; UART_RX:UART_RX_inst|MEM_UART[15][3]          ; i_Clk        ; i_Clk       ; 1.000        ; 0.359      ; 4.922      ;
; -3.561 ; UART_RX:UART_RX_inst|r_Clk_Count[5]          ; UART_RX:UART_RX_inst|MEM_UART[15][0]          ; i_Clk        ; i_Clk       ; 1.000        ; 0.359      ; 4.922      ;
; -3.561 ; UART_RX:UART_RX_inst|r_Clk_Count[5]          ; UART_RX:UART_RX_inst|MEM_UART[15][1]          ; i_Clk        ; i_Clk       ; 1.000        ; 0.359      ; 4.922      ;
; -3.561 ; UART_RX:UART_RX_inst|r_Clk_Count[5]          ; UART_RX:UART_RX_inst|MEM_UART[15][2]          ; i_Clk        ; i_Clk       ; 1.000        ; 0.359      ; 4.922      ;
; -3.561 ; UART_RX:UART_RX_inst|r_Clk_Count[5]          ; UART_RX:UART_RX_inst|MEM_UART[15][7]          ; i_Clk        ; i_Clk       ; 1.000        ; 0.359      ; 4.922      ;
; -3.561 ; UART_RX:UART_RX_inst|r_Clk_Count[5]          ; UART_RX:UART_RX_inst|MEM_UART[15][6]          ; i_Clk        ; i_Clk       ; 1.000        ; 0.359      ; 4.922      ;
; -3.561 ; UART_RX:UART_RX_inst|r_Clk_Count[5]          ; UART_RX:UART_RX_inst|MEM_UART[15][5]          ; i_Clk        ; i_Clk       ; 1.000        ; 0.359      ; 4.922      ;
; -3.531 ; UART_RX:UART_RX_inst|r_Clk_Count[4]          ; UART_RX:UART_RX_inst|MEM_UART[9][6]           ; i_Clk        ; i_Clk       ; 1.000        ; 0.345      ; 4.878      ;
; -3.528 ; UART_RX:UART_RX_inst|r_Clk_Count[1]          ; UART_RX:UART_RX_inst|MEM_UART[15][4]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.125     ; 4.405      ;
; -3.526 ; UART_RX:UART_RX_inst|r_Clk_Count[5]          ; UART_RX:UART_RX_inst|MEM_UART[12][3]          ; i_Clk        ; i_Clk       ; 1.000        ; 0.354      ; 4.882      ;
; -3.526 ; UART_RX:UART_RX_inst|r_Clk_Count[5]          ; UART_RX:UART_RX_inst|MEM_UART[12][0]          ; i_Clk        ; i_Clk       ; 1.000        ; 0.354      ; 4.882      ;
; -3.526 ; UART_RX:UART_RX_inst|r_Clk_Count[5]          ; UART_RX:UART_RX_inst|MEM_UART[12][2]          ; i_Clk        ; i_Clk       ; 1.000        ; 0.354      ; 4.882      ;
; -3.526 ; UART_RX:UART_RX_inst|r_Clk_Count[5]          ; UART_RX:UART_RX_inst|MEM_UART[12][7]          ; i_Clk        ; i_Clk       ; 1.000        ; 0.354      ; 4.882      ;
; -3.526 ; UART_RX:UART_RX_inst|r_Clk_Count[5]          ; UART_RX:UART_RX_inst|MEM_UART[12][4]          ; i_Clk        ; i_Clk       ; 1.000        ; 0.354      ; 4.882      ;
; -3.526 ; UART_RX:UART_RX_inst|r_Clk_Count[5]          ; UART_RX:UART_RX_inst|MEM_UART[12][6]          ; i_Clk        ; i_Clk       ; 1.000        ; 0.354      ; 4.882      ;
; -3.526 ; UART_RX:UART_RX_inst|r_Clk_Count[5]          ; UART_RX:UART_RX_inst|MEM_UART[12][5]          ; i_Clk        ; i_Clk       ; 1.000        ; 0.354      ; 4.882      ;
; -3.518 ; UART_RX:UART_RX_inst|r_Clk_Count[8]          ; UART_RX:UART_RX_inst|MEM_UART[9][6]           ; i_Clk        ; i_Clk       ; 1.000        ; 0.345      ; 4.865      ;
; -3.504 ; UART_RX:UART_RX_inst|r_Clk_Count[5]          ; UART_RX:UART_RX_inst|MEM_UART[3][3]           ; i_Clk        ; i_Clk       ; 1.000        ; 0.329      ; 4.835      ;
; -3.504 ; UART_RX:UART_RX_inst|r_Clk_Count[5]          ; UART_RX:UART_RX_inst|MEM_UART[3][0]           ; i_Clk        ; i_Clk       ; 1.000        ; 0.329      ; 4.835      ;
; -3.504 ; UART_RX:UART_RX_inst|r_Clk_Count[5]          ; UART_RX:UART_RX_inst|MEM_UART[3][1]           ; i_Clk        ; i_Clk       ; 1.000        ; 0.329      ; 4.835      ;
; -3.504 ; UART_RX:UART_RX_inst|r_Clk_Count[5]          ; UART_RX:UART_RX_inst|MEM_UART[3][2]           ; i_Clk        ; i_Clk       ; 1.000        ; 0.329      ; 4.835      ;
; -3.504 ; UART_RX:UART_RX_inst|r_Clk_Count[5]          ; UART_RX:UART_RX_inst|MEM_UART[3][7]           ; i_Clk        ; i_Clk       ; 1.000        ; 0.329      ; 4.835      ;
; -3.504 ; UART_RX:UART_RX_inst|r_Clk_Count[5]          ; UART_RX:UART_RX_inst|MEM_UART[3][4]           ; i_Clk        ; i_Clk       ; 1.000        ; 0.329      ; 4.835      ;
; -3.504 ; UART_RX:UART_RX_inst|r_Clk_Count[5]          ; UART_RX:UART_RX_inst|MEM_UART[3][6]           ; i_Clk        ; i_Clk       ; 1.000        ; 0.329      ; 4.835      ;
; -3.504 ; UART_RX:UART_RX_inst|r_Clk_Count[5]          ; UART_RX:UART_RX_inst|MEM_UART[3][5]           ; i_Clk        ; i_Clk       ; 1.000        ; 0.329      ; 4.835      ;
; -3.503 ; UART_RX:UART_RX_inst|r_Clk_Count[9]          ; UART_RX:UART_RX_inst|MEM_UART[9][6]           ; i_Clk        ; i_Clk       ; 1.000        ; 0.345      ; 4.850      ;
; -3.495 ; UART_RX:UART_RX_inst|r_Clk_Count[1]          ; UART_RX:UART_RX_inst|MEM_UART[8][2]           ; i_Clk        ; i_Clk       ; 1.000        ; -0.153     ; 4.344      ;
; -3.491 ; UART_RX:UART_RX_inst|r_Clk_Count[5]          ; UART_RX:UART_RX_inst|MEM_UART[8][3]           ; i_Clk        ; i_Clk       ; 1.000        ; 0.327      ; 4.820      ;
; -3.491 ; UART_RX:UART_RX_inst|r_Clk_Count[5]          ; UART_RX:UART_RX_inst|MEM_UART[8][0]           ; i_Clk        ; i_Clk       ; 1.000        ; 0.327      ; 4.820      ;
; -3.491 ; UART_RX:UART_RX_inst|r_Clk_Count[5]          ; UART_RX:UART_RX_inst|MEM_UART[8][1]           ; i_Clk        ; i_Clk       ; 1.000        ; 0.327      ; 4.820      ;
; -3.491 ; UART_RX:UART_RX_inst|r_Clk_Count[5]          ; UART_RX:UART_RX_inst|MEM_UART[8][7]           ; i_Clk        ; i_Clk       ; 1.000        ; 0.327      ; 4.820      ;
; -3.491 ; UART_RX:UART_RX_inst|r_Clk_Count[5]          ; UART_RX:UART_RX_inst|MEM_UART[8][4]           ; i_Clk        ; i_Clk       ; 1.000        ; 0.327      ; 4.820      ;
; -3.491 ; UART_RX:UART_RX_inst|r_Clk_Count[5]          ; UART_RX:UART_RX_inst|MEM_UART[8][6]           ; i_Clk        ; i_Clk       ; 1.000        ; 0.327      ; 4.820      ;
; -3.491 ; UART_RX:UART_RX_inst|r_Clk_Count[5]          ; UART_RX:UART_RX_inst|MEM_UART[8][5]           ; i_Clk        ; i_Clk       ; 1.000        ; 0.327      ; 4.820      ;
; -3.490 ; UART_RX:UART_RX_inst|r_Clk_Count[4]          ; UART_RX:UART_RX_inst|MEM_UART[11][0]          ; i_Clk        ; i_Clk       ; 1.000        ; 0.363      ; 4.855      ;
; -3.486 ; UART_TX:UART_TX_inst|r_Byte_Index[2]         ; UART_TX:UART_TX_inst|r_TX_Data[6]             ; i_Clk        ; i_Clk       ; 1.000        ; -0.099     ; 4.389      ;
; -3.486 ; UART_RX:UART_RX_inst|r_Clk_Count[1]          ; UART_RX:UART_RX_inst|MEM_UART[12][1]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.126     ; 4.362      ;
; -3.477 ; UART_RX:UART_RX_inst|r_Clk_Count[8]          ; UART_RX:UART_RX_inst|MEM_UART[11][0]          ; i_Clk        ; i_Clk       ; 1.000        ; 0.363      ; 4.842      ;
; -3.462 ; UART_TX:UART_TX_inst|r_Clk_Count[11]         ; UART_TX:UART_TX_inst|r_SM_Main.s_TX_Data_Bits ; i_Clk        ; i_Clk       ; 1.000        ; -0.104     ; 4.360      ;
; -3.462 ; UART_RX:UART_RX_inst|r_Clk_Count[9]          ; UART_RX:UART_RX_inst|MEM_UART[11][0]          ; i_Clk        ; i_Clk       ; 1.000        ; 0.363      ; 4.827      ;
; -3.452 ; UART_RX:UART_RX_inst|r_Clk_Count[5]          ; UART_RX:UART_RX_inst|MEM_UART[7][3]           ; i_Clk        ; i_Clk       ; 1.000        ; 0.400      ; 4.854      ;
; -3.452 ; UART_RX:UART_RX_inst|r_Clk_Count[5]          ; UART_RX:UART_RX_inst|MEM_UART[7][0]           ; i_Clk        ; i_Clk       ; 1.000        ; 0.400      ; 4.854      ;
; -3.452 ; UART_RX:UART_RX_inst|r_Clk_Count[5]          ; UART_RX:UART_RX_inst|MEM_UART[7][1]           ; i_Clk        ; i_Clk       ; 1.000        ; 0.400      ; 4.854      ;
; -3.452 ; UART_RX:UART_RX_inst|r_Clk_Count[5]          ; UART_RX:UART_RX_inst|MEM_UART[7][2]           ; i_Clk        ; i_Clk       ; 1.000        ; 0.400      ; 4.854      ;
; -3.452 ; UART_RX:UART_RX_inst|r_Clk_Count[5]          ; UART_RX:UART_RX_inst|MEM_UART[7][7]           ; i_Clk        ; i_Clk       ; 1.000        ; 0.400      ; 4.854      ;
; -3.452 ; UART_RX:UART_RX_inst|r_Clk_Count[5]          ; UART_RX:UART_RX_inst|MEM_UART[7][4]           ; i_Clk        ; i_Clk       ; 1.000        ; 0.400      ; 4.854      ;
; -3.452 ; UART_RX:UART_RX_inst|r_Clk_Count[5]          ; UART_RX:UART_RX_inst|MEM_UART[7][6]           ; i_Clk        ; i_Clk       ; 1.000        ; 0.400      ; 4.854      ;
; -3.452 ; UART_RX:UART_RX_inst|r_Clk_Count[5]          ; UART_RX:UART_RX_inst|MEM_UART[7][5]           ; i_Clk        ; i_Clk       ; 1.000        ; 0.400      ; 4.854      ;
; -3.451 ; UART_RX:UART_RX_inst|r_Clk_Count[5]          ; UART_RX:UART_RX_inst|MEM_UART[2][3]           ; i_Clk        ; i_Clk       ; 1.000        ; 0.328      ; 4.781      ;
; -3.451 ; UART_RX:UART_RX_inst|r_Clk_Count[5]          ; UART_RX:UART_RX_inst|MEM_UART[2][0]           ; i_Clk        ; i_Clk       ; 1.000        ; 0.328      ; 4.781      ;
; -3.451 ; UART_RX:UART_RX_inst|r_Clk_Count[5]          ; UART_RX:UART_RX_inst|MEM_UART[2][1]           ; i_Clk        ; i_Clk       ; 1.000        ; 0.328      ; 4.781      ;
; -3.451 ; UART_RX:UART_RX_inst|r_Clk_Count[5]          ; UART_RX:UART_RX_inst|MEM_UART[2][2]           ; i_Clk        ; i_Clk       ; 1.000        ; 0.328      ; 4.781      ;
; -3.451 ; UART_RX:UART_RX_inst|r_Clk_Count[5]          ; UART_RX:UART_RX_inst|MEM_UART[2][7]           ; i_Clk        ; i_Clk       ; 1.000        ; 0.328      ; 4.781      ;
; -3.451 ; UART_RX:UART_RX_inst|r_Clk_Count[5]          ; UART_RX:UART_RX_inst|MEM_UART[2][4]           ; i_Clk        ; i_Clk       ; 1.000        ; 0.328      ; 4.781      ;
; -3.451 ; UART_RX:UART_RX_inst|r_Clk_Count[5]          ; UART_RX:UART_RX_inst|MEM_UART[2][6]           ; i_Clk        ; i_Clk       ; 1.000        ; 0.328      ; 4.781      ;
; -3.451 ; UART_RX:UART_RX_inst|r_Clk_Count[5]          ; UART_RX:UART_RX_inst|MEM_UART[2][5]           ; i_Clk        ; i_Clk       ; 1.000        ; 0.328      ; 4.781      ;
; -3.449 ; UART_RX:UART_RX_inst|r_SM_Main.s_RX_Stop_Bit ; UART_RX:UART_RX_inst|MEM_UART[15][4]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.128     ; 4.323      ;
; -3.448 ; UART_RX:UART_RX_inst|r_Clk_Count[5]          ; UART_RX:UART_RX_inst|MEM_UART[1][3]           ; i_Clk        ; i_Clk       ; 1.000        ; 0.350      ; 4.800      ;
; -3.448 ; UART_RX:UART_RX_inst|r_Clk_Count[5]          ; UART_RX:UART_RX_inst|MEM_UART[1][0]           ; i_Clk        ; i_Clk       ; 1.000        ; 0.350      ; 4.800      ;
; -3.448 ; UART_RX:UART_RX_inst|r_Clk_Count[5]          ; UART_RX:UART_RX_inst|MEM_UART[1][1]           ; i_Clk        ; i_Clk       ; 1.000        ; 0.350      ; 4.800      ;
; -3.448 ; UART_RX:UART_RX_inst|r_Clk_Count[5]          ; UART_RX:UART_RX_inst|MEM_UART[1][2]           ; i_Clk        ; i_Clk       ; 1.000        ; 0.350      ; 4.800      ;
; -3.448 ; UART_RX:UART_RX_inst|r_Clk_Count[5]          ; UART_RX:UART_RX_inst|MEM_UART[1][7]           ; i_Clk        ; i_Clk       ; 1.000        ; 0.350      ; 4.800      ;
; -3.448 ; UART_RX:UART_RX_inst|r_Clk_Count[5]          ; UART_RX:UART_RX_inst|MEM_UART[1][4]           ; i_Clk        ; i_Clk       ; 1.000        ; 0.350      ; 4.800      ;
; -3.448 ; UART_RX:UART_RX_inst|r_Clk_Count[5]          ; UART_RX:UART_RX_inst|MEM_UART[1][6]           ; i_Clk        ; i_Clk       ; 1.000        ; 0.350      ; 4.800      ;
; -3.448 ; UART_RX:UART_RX_inst|r_Clk_Count[5]          ; UART_RX:UART_RX_inst|MEM_UART[1][5]           ; i_Clk        ; i_Clk       ; 1.000        ; 0.350      ; 4.800      ;
; -3.448 ; UART_RX:UART_RX_inst|r_Clk_Count[4]          ; UART_RX:UART_RX_inst|r_Clk_Count[8]           ; i_Clk        ; i_Clk       ; 1.000        ; -0.073     ; 4.377      ;
; -3.448 ; UART_RX:UART_RX_inst|r_Clk_Count[4]          ; UART_RX:UART_RX_inst|r_Clk_Count[11]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.073     ; 4.377      ;
; -3.448 ; UART_RX:UART_RX_inst|r_Clk_Count[4]          ; UART_RX:UART_RX_inst|r_Clk_Count[0]           ; i_Clk        ; i_Clk       ; 1.000        ; -0.073     ; 4.377      ;
; -3.448 ; UART_RX:UART_RX_inst|r_Clk_Count[4]          ; UART_RX:UART_RX_inst|r_Clk_Count[2]           ; i_Clk        ; i_Clk       ; 1.000        ; -0.073     ; 4.377      ;
; -3.448 ; UART_RX:UART_RX_inst|r_Clk_Count[4]          ; UART_RX:UART_RX_inst|r_Clk_Count[3]           ; i_Clk        ; i_Clk       ; 1.000        ; -0.073     ; 4.377      ;
; -3.448 ; UART_RX:UART_RX_inst|r_Clk_Count[4]          ; UART_RX:UART_RX_inst|r_Clk_Count[4]           ; i_Clk        ; i_Clk       ; 1.000        ; -0.073     ; 4.377      ;
; -3.448 ; UART_RX:UART_RX_inst|r_Clk_Count[4]          ; UART_RX:UART_RX_inst|r_Clk_Count[5]           ; i_Clk        ; i_Clk       ; 1.000        ; -0.073     ; 4.377      ;
+--------+----------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'i_Clk'                                                                                                                                          ;
+-------+-----------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.382 ; UART_RX:UART_RX_inst|r_RX_Byte[3]             ; UART_RX:UART_RX_inst|r_RX_Byte[3]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; UART_RX:UART_RX_inst|r_RX_Byte[0]             ; UART_RX:UART_RX_inst|r_RX_Byte[0]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; UART_RX:UART_RX_inst|r_RX_Byte[1]             ; UART_RX:UART_RX_inst|r_RX_Byte[1]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; UART_RX:UART_RX_inst|r_RX_Byte[7]             ; UART_RX:UART_RX_inst|r_RX_Byte[7]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; UART_RX:UART_RX_inst|r_RX_Byte[6]             ; UART_RX:UART_RX_inst|r_RX_Byte[6]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; UART_RX:UART_RX_inst|r_RX_Byte[5]             ; UART_RX:UART_RX_inst|r_RX_Byte[5]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.092      ; 0.669      ;
; 0.384 ; UART_RX:UART_RX_inst|r_SM_Main.s_Idle         ; UART_RX:UART_RX_inst|r_SM_Main.s_Idle         ; i_Clk        ; i_Clk       ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; UART_RX:UART_RX_inst|r_Bit_Index[0]           ; UART_RX:UART_RX_inst|r_Bit_Index[0]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.090      ; 0.669      ;
; 0.385 ; UART_RX:UART_RX_inst|r_SM_Main.s_RX_Start_Bit ; UART_RX:UART_RX_inst|r_SM_Main.s_RX_Start_Bit ; i_Clk        ; i_Clk       ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; UART_RX:UART_RX_inst|r_Bit_Index[2]           ; UART_RX:UART_RX_inst|r_Bit_Index[2]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.089      ; 0.669      ;
; 0.401 ; UART_TX:UART_TX_inst|o_TX_Serial              ; UART_TX:UART_TX_inst|o_TX_Serial              ; i_Clk        ; i_Clk       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UART_TX:UART_TX_inst|r_Byte_Index[0]          ; UART_TX:UART_TX_inst|r_Byte_Index[0]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UART_TX:UART_TX_inst|r_Byte_Index[4]          ; UART_TX:UART_TX_inst|r_Byte_Index[4]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UART_TX:UART_TX_inst|r_Bit_Index[0]           ; UART_TX:UART_TX_inst|r_Bit_Index[0]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; UART_RX:UART_RX_inst|r_RX_Byte[2]             ; UART_RX:UART_RX_inst|r_RX_Byte[2]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART_RX:UART_RX_inst|r_RX_Byte[4]             ; UART_RX:UART_RX_inst|r_RX_Byte[4]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART_RX:UART_RX_inst|r_MEM_Index[3]           ; UART_RX:UART_RX_inst|r_MEM_Index[3]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART_RX:UART_RX_inst|r_MEM_Index[2]           ; UART_RX:UART_RX_inst|r_MEM_Index[2]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART_RX:UART_RX_inst|r_MEM_Index[1]           ; UART_RX:UART_RX_inst|r_MEM_Index[1]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART_RX:UART_RX_inst|r_MEM_Index[0]           ; UART_RX:UART_RX_inst|r_MEM_Index[0]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART_RX:UART_RX_inst|r_Bit_Index[1]           ; UART_RX:UART_RX_inst|r_Bit_Index[1]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART_TX:UART_TX_inst|r_Bit_Index[2]           ; UART_TX:UART_TX_inst|r_Bit_Index[2]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART_TX:UART_TX_inst|r_Bit_Index[1]           ; UART_TX:UART_TX_inst|r_Bit_Index[1]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART_TX:UART_TX_inst|r_SM_Main.s_Idle         ; UART_TX:UART_TX_inst|r_SM_Main.s_Idle         ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART_TX:UART_TX_inst|r_SM_Main.s_TX_Start_Bit ; UART_TX:UART_TX_inst|r_SM_Main.s_TX_Start_Bit ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART_TX:UART_TX_inst|r_SM_Main.s_TX_Stop_Bit  ; UART_TX:UART_TX_inst|r_SM_Main.s_TX_Stop_Bit  ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.669      ;
; 0.450 ; UART_RX:UART_RX_inst|r_Clk_Count[12]          ; UART_RX:UART_RX_inst|r_Clk_Count[12]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.091      ; 0.736      ;
; 0.468 ; UART_TX:UART_TX_inst|r_Clk_Count[12]          ; UART_TX:UART_TX_inst|r_Clk_Count[12]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.074      ; 0.737      ;
; 0.471 ; s_TX_Block[113]                               ; UART_TX:UART_TX_inst|r_TX_Block[113]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; s_TX_Block[73]                                ; UART_TX:UART_TX_inst|r_TX_Block[73]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; s_TX_Block[17]                                ; UART_TX:UART_TX_inst|r_TX_Block[17]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; s_TX_Block[57]                                ; UART_TX:UART_TX_inst|r_TX_Block[57]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.738      ;
; 0.473 ; s_TX_Block[13]                                ; UART_TX:UART_TX_inst|r_TX_Block[13]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.073      ; 0.741      ;
; 0.500 ; UART_TX:UART_TX_inst|r_SM_Main.s_TX_Stop_Bit  ; UART_TX:UART_TX_inst|r_SM_Main.s_Next_Byte    ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.767      ;
; 0.510 ; UART_TX:UART_TX_inst|r_Byte_Index[4]          ; UART_TX:UART_TX_inst|r_SM_Main.s_Cleanup      ; i_Clk        ; i_Clk       ; 0.000        ; 0.073      ; 0.778      ;
; 0.584 ; UART_RX:UART_RX_inst|r_Clk_Count[10]          ; UART_RX:UART_RX_inst|r_Clk_Count[12]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.542      ; 1.321      ;
; 0.585 ; s_button_prev                                 ; s_button_edge                                 ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.852      ;
; 0.599 ; UART_RX:UART_RX_inst|r_SM_Main.s_RX_Start_Bit ; UART_RX:UART_RX_inst|r_SM_Main.s_RX_Data_Bits ; i_Clk        ; i_Clk       ; 0.000        ; 0.089      ; 0.883      ;
; 0.620 ; s_TX_Block[47]                                ; UART_TX:UART_TX_inst|r_TX_Block[47]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.887      ;
; 0.621 ; s_TX_Block[43]                                ; UART_TX:UART_TX_inst|r_TX_Block[43]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.888      ;
; 0.622 ; s_TX_Block[41]                                ; UART_TX:UART_TX_inst|r_TX_Block[41]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.071      ; 0.888      ;
; 0.645 ; s_TX_Block[105]                               ; UART_TX:UART_TX_inst|r_TX_Block[105]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.071      ; 0.911      ;
; 0.645 ; s_TX_Block[97]                                ; UART_TX:UART_TX_inst|r_TX_Block[97]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.912      ;
; 0.645 ; s_TX_Block[29]                                ; UART_TX:UART_TX_inst|r_TX_Block[29]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.073      ; 0.913      ;
; 0.646 ; s_TX_Block[121]                               ; UART_TX:UART_TX_inst|r_TX_Block[121]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.913      ;
; 0.646 ; s_TX_Block[89]                                ; UART_TX:UART_TX_inst|r_TX_Block[89]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.913      ;
; 0.646 ; s_TX_Block[25]                                ; UART_TX:UART_TX_inst|r_TX_Block[25]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.913      ;
; 0.646 ; s_TX_Block[79]                                ; UART_TX:UART_TX_inst|r_TX_Block[79]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.913      ;
; 0.647 ; s_TX_Block[11]                                ; UART_TX:UART_TX_inst|r_TX_Block[11]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.071      ; 0.913      ;
; 0.647 ; s_TX_Block[49]                                ; UART_TX:UART_TX_inst|r_TX_Block[49]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.914      ;
; 0.654 ; s_TX_Block[111]                               ; UART_TX:UART_TX_inst|r_TX_Block[111]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.921      ;
; 0.658 ; s_button_edge                                 ; UART_TX:UART_TX_inst|r_SM_Main.s_Idle         ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.925      ;
; 0.668 ; s_TX_Block[0]                                 ; UART_TX:UART_TX_inst|r_TX_Data[0]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.935      ;
; 0.688 ; UART_RX:UART_RX_inst|r_RX_Byte[4]             ; UART_RX:UART_RX_inst|MEM_UART[5][4]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.536      ; 1.419      ;
; 0.690 ; UART_TX:UART_TX_inst|r_Clk_Count[1]           ; UART_TX:UART_TX_inst|r_Clk_Count[1]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.074      ; 0.959      ;
; 0.690 ; UART_TX:UART_TX_inst|r_Clk_Count[3]           ; UART_TX:UART_TX_inst|r_Clk_Count[3]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.074      ; 0.959      ;
; 0.691 ; UART_TX:UART_TX_inst|r_Clk_Count[5]           ; UART_TX:UART_TX_inst|r_Clk_Count[5]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.074      ; 0.960      ;
; 0.692 ; UART_TX:UART_TX_inst|r_Clk_Count[6]           ; UART_TX:UART_TX_inst|r_Clk_Count[6]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.074      ; 0.961      ;
; 0.694 ; UART_RX:UART_RX_inst|r_Clk_Count[1]           ; UART_RX:UART_RX_inst|r_Clk_Count[1]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.091      ; 0.980      ;
; 0.694 ; UART_TX:UART_TX_inst|r_Clk_Count[7]           ; UART_TX:UART_TX_inst|r_Clk_Count[7]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.074      ; 0.963      ;
; 0.695 ; UART_TX:UART_TX_inst|r_Clk_Count[2]           ; UART_TX:UART_TX_inst|r_Clk_Count[2]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.074      ; 0.964      ;
; 0.695 ; UART_TX:UART_TX_inst|r_Clk_Count[9]           ; UART_TX:UART_TX_inst|r_Clk_Count[9]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.074      ; 0.964      ;
; 0.696 ; UART_TX:UART_TX_inst|r_Clk_Count[4]           ; UART_TX:UART_TX_inst|r_Clk_Count[4]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.074      ; 0.965      ;
; 0.697 ; UART_TX:UART_TX_inst|r_Clk_Count[8]           ; UART_TX:UART_TX_inst|r_Clk_Count[8]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.074      ; 0.966      ;
; 0.711 ; UART_TX:UART_TX_inst|r_Clk_Count[10]          ; UART_TX:UART_TX_inst|r_Clk_Count[10]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.074      ; 0.980      ;
; 0.718 ; UART_TX:UART_TX_inst|r_Clk_Count[0]           ; UART_TX:UART_TX_inst|r_Clk_Count[0]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.074      ; 0.987      ;
; 0.719 ; UART_RX:UART_RX_inst|r_Clk_Count[10]          ; UART_RX:UART_RX_inst|r_Clk_Count[10]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.073      ; 0.987      ;
; 0.720 ; UART_RX:UART_RX_inst|r_Clk_Count[6]           ; UART_RX:UART_RX_inst|r_Clk_Count[6]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.073      ; 0.988      ;
; 0.727 ; UART_RX:UART_RX_inst|r_Clk_Count[0]           ; UART_RX:UART_RX_inst|r_Clk_Count[1]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.542      ; 1.464      ;
; 0.729 ; UART_RX:UART_RX_inst|r_Clk_Count[4]           ; UART_RX:UART_RX_inst|r_Clk_Count[4]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.073      ; 0.997      ;
; 0.730 ; UART_RX:UART_RX_inst|r_Clk_Count[5]           ; UART_RX:UART_RX_inst|r_Clk_Count[5]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.073      ; 0.998      ;
; 0.731 ; UART_RX:UART_RX_inst|r_RX_Data                ; UART_RX:UART_RX_inst|r_RX_Byte[3]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.553      ; 1.479      ;
; 0.732 ; UART_RX:UART_RX_inst|r_RX_Byte[4]             ; UART_RX:UART_RX_inst|MEM_UART[13][4]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.493      ; 1.420      ;
; 0.732 ; UART_RX:UART_RX_inst|r_RX_Data                ; UART_RX:UART_RX_inst|r_RX_Byte[6]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.553      ; 1.480      ;
; 0.733 ; UART_RX:UART_RX_inst|r_RX_Data                ; UART_RX:UART_RX_inst|r_RX_Byte[7]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.553      ; 1.481      ;
; 0.734 ; UART_RX:UART_RX_inst|r_RX_Data                ; UART_RX:UART_RX_inst|r_RX_Byte[1]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.553      ; 1.482      ;
; 0.734 ; UART_RX:UART_RX_inst|r_RX_Data                ; UART_RX:UART_RX_inst|r_RX_Byte[5]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.553      ; 1.482      ;
; 0.734 ; UART_RX:UART_RX_inst|r_MEM_Index[2]           ; UART_RX:UART_RX_inst|r_MEM_Index[3]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 1.001      ;
; 0.736 ; UART_TX:UART_TX_inst|r_Clk_Count[11]          ; UART_TX:UART_TX_inst|r_Clk_Count[11]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.074      ; 1.005      ;
; 0.736 ; UART_RX:UART_RX_inst|r_RX_Data                ; UART_RX:UART_RX_inst|r_RX_Byte[4]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 1.003      ;
; 0.737 ; UART_RX:UART_RX_inst|r_MEM_Index[1]           ; UART_RX:UART_RX_inst|r_MEM_Index[3]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 1.004      ;
; 0.738 ; UART_RX:UART_RX_inst|r_RX_Data                ; UART_RX:UART_RX_inst|r_RX_Byte[0]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.553      ; 1.486      ;
; 0.741 ; UART_RX:UART_RX_inst|r_MEM_Index[1]           ; UART_RX:UART_RX_inst|r_MEM_Index[2]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 1.008      ;
; 0.747 ; UART_TX:UART_TX_inst|r_SM_Main.s_TX_Stop_Bit  ; UART_TX:UART_TX_inst|r_SM_Main.s_TX_Data_Bits ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 1.014      ;
; 0.752 ; UART_RX:UART_RX_inst|r_RX_Byte[2]             ; UART_RX:UART_RX_inst|MEM_UART[7][2]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.559      ; 1.506      ;
; 0.758 ; UART_TX:UART_TX_inst|r_SM_Main.s_Idle         ; UART_TX:UART_TX_inst|r_Bit_Index[2]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 1.025      ;
; 0.759 ; UART_RX:UART_RX_inst|r_MEM_Index[0]           ; UART_RX:UART_RX_inst|r_MEM_Index[1]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 1.026      ;
; 0.767 ; UART_RX:UART_RX_inst|r_RX_Byte[2]             ; UART_RX:UART_RX_inst|MEM_UART[10][2]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.532      ; 1.494      ;
; 0.773 ; UART_RX:UART_RX_inst|r_Clk_Count[11]          ; UART_RX:UART_RX_inst|r_Clk_Count[12]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.542      ; 1.510      ;
; 0.785 ; s_TX_Block[15]                                ; UART_TX:UART_TX_inst|r_TX_Block[15]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 1.052      ;
; 0.795 ; UART_RX:UART_RX_inst|r_RX_Byte[2]             ; UART_RX:UART_RX_inst|MEM_UART[15][2]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.516      ; 1.506      ;
; 0.798 ; UART_RX:UART_RX_inst|r_RX_Byte[2]             ; UART_RX:UART_RX_inst|MEM_UART[5][2]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.536      ; 1.529      ;
; 0.800 ; UART_RX:UART_RX_inst|r_RX_Data                ; UART_RX:UART_RX_inst|r_SM_Main.s_Idle         ; i_Clk        ; i_Clk       ; 0.000        ; 0.509      ; 1.504      ;
; 0.812 ; s_TX_Block[9]                                 ; UART_TX:UART_TX_inst|r_TX_Block[9]            ; i_Clk        ; i_Clk       ; 0.000        ; 0.071      ; 1.078      ;
; 0.814 ; UART_RX:UART_RX_inst|r_RX_Byte[2]             ; UART_RX:UART_RX_inst|MEM_UART[2][2]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.484      ; 1.493      ;
; 0.823 ; s_TX_Block[19]                                ; UART_TX:UART_TX_inst|r_TX_Block[19]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.095      ; 1.113      ;
; 0.829 ; UART_RX:UART_RX_inst|r_Clk_Count[6]           ; UART_RX:UART_RX_inst|r_Clk_Count[12]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.542      ; 1.566      ;
; 0.836 ; UART_RX:UART_RX_inst|MEM_UART[13][4]          ; s_TX_Block[108]                               ; i_Clk        ; i_Clk       ; 0.000        ; 0.082      ; 1.113      ;
; 0.841 ; s_TX_Block[72]                                ; UART_TX:UART_TX_inst|r_TX_Block[72]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.069      ; 1.105      ;
; 0.842 ; UART_RX:UART_RX_inst|r_RX_Byte[2]             ; UART_RX:UART_RX_inst|MEM_UART[13][2]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.493      ; 1.530      ;
+-------+-----------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; i_Clk ; -1.178 ; -243.219          ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; i_Clk ; 0.179 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; i_Clk ; -3.000 ; -494.791                        ;
+-------+--------+---------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'i_Clk'                                                                                                                                         ;
+--------+----------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.178 ; UART_TX:UART_TX_inst|r_Clk_Count[3]          ; UART_TX:UART_TX_inst|r_SM_Main.s_TX_Data_Bits ; i_Clk        ; i_Clk       ; 1.000        ; -0.051     ; 2.114      ;
; -1.167 ; UART_RX:UART_RX_inst|r_Clk_Count[5]          ; UART_RX:UART_RX_inst|MEM_UART[15][4]          ; i_Clk        ; i_Clk       ; 1.000        ; 0.147      ; 2.301      ;
; -1.162 ; UART_RX:UART_RX_inst|r_Clk_Count[5]          ; UART_RX:UART_RX_inst|MEM_UART[8][2]           ; i_Clk        ; i_Clk       ; 1.000        ; 0.132      ; 2.281      ;
; -1.143 ; UART_RX:UART_RX_inst|r_Clk_Count[5]          ; UART_RX:UART_RX_inst|MEM_UART[12][1]          ; i_Clk        ; i_Clk       ; 1.000        ; 0.145      ; 2.275      ;
; -1.138 ; UART_TX:UART_TX_inst|r_Clk_Count[0]          ; UART_TX:UART_TX_inst|r_SM_Main.s_TX_Data_Bits ; i_Clk        ; i_Clk       ; 1.000        ; -0.051     ; 2.074      ;
; -1.127 ; UART_RX:UART_RX_inst|r_Clk_Count[5]          ; UART_RX:UART_RX_inst|MEM_UART[9][6]           ; i_Clk        ; i_Clk       ; 1.000        ; 0.147      ; 2.261      ;
; -1.102 ; UART_RX:UART_RX_inst|r_Clk_Count[5]          ; UART_RX:UART_RX_inst|MEM_UART[11][0]          ; i_Clk        ; i_Clk       ; 1.000        ; 0.152      ; 2.241      ;
; -1.097 ; UART_RX:UART_RX_inst|r_Clk_Count[9]          ; UART_RX:UART_RX_inst|MEM_UART[15][4]          ; i_Clk        ; i_Clk       ; 1.000        ; 0.147      ; 2.231      ;
; -1.096 ; UART_RX:UART_RX_inst|r_Clk_Count[8]          ; UART_RX:UART_RX_inst|MEM_UART[15][4]          ; i_Clk        ; i_Clk       ; 1.000        ; 0.147      ; 2.230      ;
; -1.092 ; UART_RX:UART_RX_inst|r_Clk_Count[9]          ; UART_RX:UART_RX_inst|MEM_UART[8][2]           ; i_Clk        ; i_Clk       ; 1.000        ; 0.132      ; 2.211      ;
; -1.091 ; UART_RX:UART_RX_inst|r_Clk_Count[8]          ; UART_RX:UART_RX_inst|MEM_UART[8][2]           ; i_Clk        ; i_Clk       ; 1.000        ; 0.132      ; 2.210      ;
; -1.081 ; UART_TX:UART_TX_inst|r_Clk_Count[2]          ; UART_TX:UART_TX_inst|r_SM_Main.s_TX_Data_Bits ; i_Clk        ; i_Clk       ; 1.000        ; -0.051     ; 2.017      ;
; -1.080 ; UART_RX:UART_RX_inst|r_Clk_Count[5]          ; UART_RX:UART_RX_inst|MEM_UART[15][3]          ; i_Clk        ; i_Clk       ; 1.000        ; 0.154      ; 2.221      ;
; -1.080 ; UART_RX:UART_RX_inst|r_Clk_Count[5]          ; UART_RX:UART_RX_inst|MEM_UART[15][0]          ; i_Clk        ; i_Clk       ; 1.000        ; 0.154      ; 2.221      ;
; -1.080 ; UART_RX:UART_RX_inst|r_Clk_Count[5]          ; UART_RX:UART_RX_inst|MEM_UART[15][1]          ; i_Clk        ; i_Clk       ; 1.000        ; 0.154      ; 2.221      ;
; -1.080 ; UART_RX:UART_RX_inst|r_Clk_Count[5]          ; UART_RX:UART_RX_inst|MEM_UART[15][2]          ; i_Clk        ; i_Clk       ; 1.000        ; 0.154      ; 2.221      ;
; -1.080 ; UART_RX:UART_RX_inst|r_Clk_Count[5]          ; UART_RX:UART_RX_inst|MEM_UART[15][7]          ; i_Clk        ; i_Clk       ; 1.000        ; 0.154      ; 2.221      ;
; -1.080 ; UART_RX:UART_RX_inst|r_Clk_Count[5]          ; UART_RX:UART_RX_inst|MEM_UART[15][6]          ; i_Clk        ; i_Clk       ; 1.000        ; 0.154      ; 2.221      ;
; -1.080 ; UART_RX:UART_RX_inst|r_Clk_Count[5]          ; UART_RX:UART_RX_inst|MEM_UART[15][5]          ; i_Clk        ; i_Clk       ; 1.000        ; 0.154      ; 2.221      ;
; -1.078 ; UART_RX:UART_RX_inst|r_Clk_Count[4]          ; UART_RX:UART_RX_inst|MEM_UART[15][4]          ; i_Clk        ; i_Clk       ; 1.000        ; 0.147      ; 2.212      ;
; -1.076 ; UART_TX:UART_TX_inst|r_Byte_Index[2]         ; UART_TX:UART_TX_inst|r_TX_Data[6]             ; i_Clk        ; i_Clk       ; 1.000        ; -0.051     ; 2.012      ;
; -1.073 ; UART_RX:UART_RX_inst|r_Clk_Count[4]          ; UART_RX:UART_RX_inst|MEM_UART[8][2]           ; i_Clk        ; i_Clk       ; 1.000        ; 0.132      ; 2.192      ;
; -1.073 ; UART_RX:UART_RX_inst|r_Clk_Count[9]          ; UART_RX:UART_RX_inst|MEM_UART[12][1]          ; i_Clk        ; i_Clk       ; 1.000        ; 0.145      ; 2.205      ;
; -1.072 ; UART_RX:UART_RX_inst|r_Clk_Count[8]          ; UART_RX:UART_RX_inst|MEM_UART[12][1]          ; i_Clk        ; i_Clk       ; 1.000        ; 0.145      ; 2.204      ;
; -1.069 ; UART_RX:UART_RX_inst|r_Clk_Count[1]          ; UART_RX:UART_RX_inst|MEM_UART[15][4]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.055     ; 2.001      ;
; -1.068 ; UART_TX:UART_TX_inst|r_Clk_Count[11]         ; UART_TX:UART_TX_inst|r_SM_Main.s_TX_Data_Bits ; i_Clk        ; i_Clk       ; 1.000        ; -0.051     ; 2.004      ;
; -1.064 ; UART_RX:UART_RX_inst|r_Clk_Count[1]          ; UART_RX:UART_RX_inst|MEM_UART[8][2]           ; i_Clk        ; i_Clk       ; 1.000        ; -0.070     ; 1.981      ;
; -1.063 ; UART_RX:UART_RX_inst|r_Clk_Count[5]          ; UART_RX:UART_RX_inst|r_Clk_Count[8]           ; i_Clk        ; i_Clk       ; 1.000        ; -0.036     ; 2.014      ;
; -1.063 ; UART_RX:UART_RX_inst|r_Clk_Count[5]          ; UART_RX:UART_RX_inst|r_Clk_Count[11]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.036     ; 2.014      ;
; -1.063 ; UART_RX:UART_RX_inst|r_Clk_Count[5]          ; UART_RX:UART_RX_inst|r_Clk_Count[0]           ; i_Clk        ; i_Clk       ; 1.000        ; -0.036     ; 2.014      ;
; -1.063 ; UART_RX:UART_RX_inst|r_Clk_Count[5]          ; UART_RX:UART_RX_inst|r_Clk_Count[2]           ; i_Clk        ; i_Clk       ; 1.000        ; -0.036     ; 2.014      ;
; -1.063 ; UART_RX:UART_RX_inst|r_Clk_Count[5]          ; UART_RX:UART_RX_inst|r_Clk_Count[3]           ; i_Clk        ; i_Clk       ; 1.000        ; -0.036     ; 2.014      ;
; -1.063 ; UART_RX:UART_RX_inst|r_Clk_Count[5]          ; UART_RX:UART_RX_inst|r_Clk_Count[4]           ; i_Clk        ; i_Clk       ; 1.000        ; -0.036     ; 2.014      ;
; -1.063 ; UART_RX:UART_RX_inst|r_Clk_Count[5]          ; UART_RX:UART_RX_inst|r_Clk_Count[5]           ; i_Clk        ; i_Clk       ; 1.000        ; -0.036     ; 2.014      ;
; -1.063 ; UART_RX:UART_RX_inst|r_Clk_Count[5]          ; UART_RX:UART_RX_inst|r_Clk_Count[6]           ; i_Clk        ; i_Clk       ; 1.000        ; -0.036     ; 2.014      ;
; -1.063 ; UART_RX:UART_RX_inst|r_Clk_Count[5]          ; UART_RX:UART_RX_inst|r_Clk_Count[7]           ; i_Clk        ; i_Clk       ; 1.000        ; -0.036     ; 2.014      ;
; -1.063 ; UART_RX:UART_RX_inst|r_Clk_Count[5]          ; UART_RX:UART_RX_inst|r_Clk_Count[9]           ; i_Clk        ; i_Clk       ; 1.000        ; -0.036     ; 2.014      ;
; -1.063 ; UART_RX:UART_RX_inst|r_Clk_Count[5]          ; UART_RX:UART_RX_inst|r_Clk_Count[10]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.036     ; 2.014      ;
; -1.061 ; UART_RX:UART_RX_inst|r_Clk_Count[5]          ; UART_RX:UART_RX_inst|MEM_UART[3][3]           ; i_Clk        ; i_Clk       ; 1.000        ; 0.141      ; 2.189      ;
; -1.061 ; UART_RX:UART_RX_inst|r_Clk_Count[5]          ; UART_RX:UART_RX_inst|MEM_UART[3][0]           ; i_Clk        ; i_Clk       ; 1.000        ; 0.141      ; 2.189      ;
; -1.061 ; UART_RX:UART_RX_inst|r_Clk_Count[5]          ; UART_RX:UART_RX_inst|MEM_UART[3][1]           ; i_Clk        ; i_Clk       ; 1.000        ; 0.141      ; 2.189      ;
; -1.061 ; UART_RX:UART_RX_inst|r_Clk_Count[5]          ; UART_RX:UART_RX_inst|MEM_UART[3][2]           ; i_Clk        ; i_Clk       ; 1.000        ; 0.141      ; 2.189      ;
; -1.061 ; UART_RX:UART_RX_inst|r_Clk_Count[5]          ; UART_RX:UART_RX_inst|MEM_UART[3][7]           ; i_Clk        ; i_Clk       ; 1.000        ; 0.141      ; 2.189      ;
; -1.061 ; UART_RX:UART_RX_inst|r_Clk_Count[5]          ; UART_RX:UART_RX_inst|MEM_UART[3][4]           ; i_Clk        ; i_Clk       ; 1.000        ; 0.141      ; 2.189      ;
; -1.061 ; UART_RX:UART_RX_inst|r_Clk_Count[5]          ; UART_RX:UART_RX_inst|MEM_UART[3][6]           ; i_Clk        ; i_Clk       ; 1.000        ; 0.141      ; 2.189      ;
; -1.061 ; UART_RX:UART_RX_inst|r_Clk_Count[5]          ; UART_RX:UART_RX_inst|MEM_UART[3][5]           ; i_Clk        ; i_Clk       ; 1.000        ; 0.141      ; 2.189      ;
; -1.059 ; UART_RX:UART_RX_inst|r_Clk_Count[5]          ; UART_RX:UART_RX_inst|MEM_UART[12][3]          ; i_Clk        ; i_Clk       ; 1.000        ; 0.152      ; 2.198      ;
; -1.059 ; UART_RX:UART_RX_inst|r_Clk_Count[5]          ; UART_RX:UART_RX_inst|MEM_UART[12][0]          ; i_Clk        ; i_Clk       ; 1.000        ; 0.152      ; 2.198      ;
; -1.059 ; UART_RX:UART_RX_inst|r_Clk_Count[5]          ; UART_RX:UART_RX_inst|MEM_UART[12][2]          ; i_Clk        ; i_Clk       ; 1.000        ; 0.152      ; 2.198      ;
; -1.059 ; UART_RX:UART_RX_inst|r_Clk_Count[5]          ; UART_RX:UART_RX_inst|MEM_UART[12][7]          ; i_Clk        ; i_Clk       ; 1.000        ; 0.152      ; 2.198      ;
; -1.059 ; UART_RX:UART_RX_inst|r_Clk_Count[5]          ; UART_RX:UART_RX_inst|MEM_UART[12][4]          ; i_Clk        ; i_Clk       ; 1.000        ; 0.152      ; 2.198      ;
; -1.059 ; UART_RX:UART_RX_inst|r_Clk_Count[5]          ; UART_RX:UART_RX_inst|MEM_UART[12][6]          ; i_Clk        ; i_Clk       ; 1.000        ; 0.152      ; 2.198      ;
; -1.059 ; UART_RX:UART_RX_inst|r_Clk_Count[5]          ; UART_RX:UART_RX_inst|MEM_UART[12][5]          ; i_Clk        ; i_Clk       ; 1.000        ; 0.152      ; 2.198      ;
; -1.058 ; UART_RX:UART_RX_inst|r_Clk_Count[5]          ; UART_RX:UART_RX_inst|MEM_UART[8][3]           ; i_Clk        ; i_Clk       ; 1.000        ; 0.139      ; 2.184      ;
; -1.058 ; UART_RX:UART_RX_inst|r_Clk_Count[5]          ; UART_RX:UART_RX_inst|MEM_UART[8][0]           ; i_Clk        ; i_Clk       ; 1.000        ; 0.139      ; 2.184      ;
; -1.058 ; UART_RX:UART_RX_inst|r_Clk_Count[5]          ; UART_RX:UART_RX_inst|MEM_UART[8][1]           ; i_Clk        ; i_Clk       ; 1.000        ; 0.139      ; 2.184      ;
; -1.058 ; UART_RX:UART_RX_inst|r_Clk_Count[5]          ; UART_RX:UART_RX_inst|MEM_UART[8][7]           ; i_Clk        ; i_Clk       ; 1.000        ; 0.139      ; 2.184      ;
; -1.058 ; UART_RX:UART_RX_inst|r_Clk_Count[5]          ; UART_RX:UART_RX_inst|MEM_UART[8][4]           ; i_Clk        ; i_Clk       ; 1.000        ; 0.139      ; 2.184      ;
; -1.058 ; UART_RX:UART_RX_inst|r_Clk_Count[5]          ; UART_RX:UART_RX_inst|MEM_UART[8][6]           ; i_Clk        ; i_Clk       ; 1.000        ; 0.139      ; 2.184      ;
; -1.058 ; UART_RX:UART_RX_inst|r_Clk_Count[5]          ; UART_RX:UART_RX_inst|MEM_UART[8][5]           ; i_Clk        ; i_Clk       ; 1.000        ; 0.139      ; 2.184      ;
; -1.057 ; UART_RX:UART_RX_inst|r_Clk_Count[9]          ; UART_RX:UART_RX_inst|MEM_UART[9][6]           ; i_Clk        ; i_Clk       ; 1.000        ; 0.147      ; 2.191      ;
; -1.056 ; UART_RX:UART_RX_inst|r_Clk_Count[8]          ; UART_RX:UART_RX_inst|MEM_UART[9][6]           ; i_Clk        ; i_Clk       ; 1.000        ; 0.147      ; 2.190      ;
; -1.054 ; UART_RX:UART_RX_inst|r_Clk_Count[4]          ; UART_RX:UART_RX_inst|MEM_UART[12][1]          ; i_Clk        ; i_Clk       ; 1.000        ; 0.145      ; 2.186      ;
; -1.045 ; UART_RX:UART_RX_inst|r_Clk_Count[1]          ; UART_RX:UART_RX_inst|MEM_UART[12][1]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.057     ; 1.975      ;
; -1.044 ; UART_TX:UART_TX_inst|r_Clk_Count[9]          ; UART_TX:UART_TX_inst|r_SM_Main.s_TX_Data_Bits ; i_Clk        ; i_Clk       ; 1.000        ; -0.051     ; 1.980      ;
; -1.040 ; UART_RX:UART_RX_inst|r_Clk_Count[5]          ; UART_RX:UART_RX_inst|MEM_UART[1][3]           ; i_Clk        ; i_Clk       ; 1.000        ; 0.150      ; 2.177      ;
; -1.040 ; UART_RX:UART_RX_inst|r_Clk_Count[5]          ; UART_RX:UART_RX_inst|MEM_UART[1][0]           ; i_Clk        ; i_Clk       ; 1.000        ; 0.150      ; 2.177      ;
; -1.040 ; UART_RX:UART_RX_inst|r_Clk_Count[5]          ; UART_RX:UART_RX_inst|MEM_UART[1][1]           ; i_Clk        ; i_Clk       ; 1.000        ; 0.150      ; 2.177      ;
; -1.040 ; UART_RX:UART_RX_inst|r_Clk_Count[5]          ; UART_RX:UART_RX_inst|MEM_UART[1][2]           ; i_Clk        ; i_Clk       ; 1.000        ; 0.150      ; 2.177      ;
; -1.040 ; UART_RX:UART_RX_inst|r_Clk_Count[5]          ; UART_RX:UART_RX_inst|MEM_UART[1][7]           ; i_Clk        ; i_Clk       ; 1.000        ; 0.150      ; 2.177      ;
; -1.040 ; UART_RX:UART_RX_inst|r_Clk_Count[5]          ; UART_RX:UART_RX_inst|MEM_UART[1][4]           ; i_Clk        ; i_Clk       ; 1.000        ; 0.150      ; 2.177      ;
; -1.040 ; UART_RX:UART_RX_inst|r_Clk_Count[5]          ; UART_RX:UART_RX_inst|MEM_UART[1][6]           ; i_Clk        ; i_Clk       ; 1.000        ; 0.150      ; 2.177      ;
; -1.040 ; UART_RX:UART_RX_inst|r_Clk_Count[5]          ; UART_RX:UART_RX_inst|MEM_UART[1][5]           ; i_Clk        ; i_Clk       ; 1.000        ; 0.150      ; 2.177      ;
; -1.038 ; UART_RX:UART_RX_inst|r_Clk_Count[4]          ; UART_RX:UART_RX_inst|MEM_UART[9][6]           ; i_Clk        ; i_Clk       ; 1.000        ; 0.147      ; 2.172      ;
; -1.037 ; UART_RX:UART_RX_inst|r_SM_Main.s_RX_Stop_Bit ; UART_RX:UART_RX_inst|MEM_UART[15][4]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.059     ; 1.965      ;
; -1.032 ; UART_RX:UART_RX_inst|r_SM_Main.s_RX_Stop_Bit ; UART_RX:UART_RX_inst|MEM_UART[8][2]           ; i_Clk        ; i_Clk       ; 1.000        ; -0.074     ; 1.945      ;
; -1.032 ; UART_RX:UART_RX_inst|r_Clk_Count[9]          ; UART_RX:UART_RX_inst|MEM_UART[11][0]          ; i_Clk        ; i_Clk       ; 1.000        ; 0.152      ; 2.171      ;
; -1.031 ; UART_RX:UART_RX_inst|r_Clk_Count[8]          ; UART_RX:UART_RX_inst|MEM_UART[11][0]          ; i_Clk        ; i_Clk       ; 1.000        ; 0.152      ; 2.170      ;
; -1.029 ; UART_RX:UART_RX_inst|r_Clk_Count[5]          ; UART_RX:UART_RX_inst|MEM_UART[11][3]          ; i_Clk        ; i_Clk       ; 1.000        ; 0.156      ; 2.172      ;
; -1.029 ; UART_RX:UART_RX_inst|r_Clk_Count[5]          ; UART_RX:UART_RX_inst|MEM_UART[11][1]          ; i_Clk        ; i_Clk       ; 1.000        ; 0.156      ; 2.172      ;
; -1.029 ; UART_RX:UART_RX_inst|r_Clk_Count[5]          ; UART_RX:UART_RX_inst|MEM_UART[11][2]          ; i_Clk        ; i_Clk       ; 1.000        ; 0.156      ; 2.172      ;
; -1.029 ; UART_RX:UART_RX_inst|r_Clk_Count[5]          ; UART_RX:UART_RX_inst|MEM_UART[11][7]          ; i_Clk        ; i_Clk       ; 1.000        ; 0.156      ; 2.172      ;
; -1.029 ; UART_RX:UART_RX_inst|r_Clk_Count[5]          ; UART_RX:UART_RX_inst|MEM_UART[11][4]          ; i_Clk        ; i_Clk       ; 1.000        ; 0.156      ; 2.172      ;
; -1.029 ; UART_RX:UART_RX_inst|r_Clk_Count[5]          ; UART_RX:UART_RX_inst|MEM_UART[11][6]          ; i_Clk        ; i_Clk       ; 1.000        ; 0.156      ; 2.172      ;
; -1.029 ; UART_RX:UART_RX_inst|r_Clk_Count[5]          ; UART_RX:UART_RX_inst|MEM_UART[11][5]          ; i_Clk        ; i_Clk       ; 1.000        ; 0.156      ; 2.172      ;
; -1.029 ; UART_RX:UART_RX_inst|r_Clk_Count[1]          ; UART_RX:UART_RX_inst|MEM_UART[9][6]           ; i_Clk        ; i_Clk       ; 1.000        ; -0.055     ; 1.961      ;
; -1.028 ; UART_RX:UART_RX_inst|r_Clk_Count[3]          ; UART_RX:UART_RX_inst|MEM_UART[15][4]          ; i_Clk        ; i_Clk       ; 1.000        ; 0.147      ; 2.162      ;
; -1.027 ; UART_RX:UART_RX_inst|r_Clk_Count[5]          ; UART_RX:UART_RX_inst|MEM_UART[7][3]           ; i_Clk        ; i_Clk       ; 1.000        ; 0.169      ; 2.183      ;
; -1.027 ; UART_RX:UART_RX_inst|r_Clk_Count[5]          ; UART_RX:UART_RX_inst|MEM_UART[7][0]           ; i_Clk        ; i_Clk       ; 1.000        ; 0.169      ; 2.183      ;
; -1.027 ; UART_RX:UART_RX_inst|r_Clk_Count[5]          ; UART_RX:UART_RX_inst|MEM_UART[7][1]           ; i_Clk        ; i_Clk       ; 1.000        ; 0.169      ; 2.183      ;
; -1.027 ; UART_RX:UART_RX_inst|r_Clk_Count[5]          ; UART_RX:UART_RX_inst|MEM_UART[7][2]           ; i_Clk        ; i_Clk       ; 1.000        ; 0.169      ; 2.183      ;
; -1.027 ; UART_RX:UART_RX_inst|r_Clk_Count[5]          ; UART_RX:UART_RX_inst|MEM_UART[7][7]           ; i_Clk        ; i_Clk       ; 1.000        ; 0.169      ; 2.183      ;
; -1.027 ; UART_RX:UART_RX_inst|r_Clk_Count[5]          ; UART_RX:UART_RX_inst|MEM_UART[7][4]           ; i_Clk        ; i_Clk       ; 1.000        ; 0.169      ; 2.183      ;
; -1.027 ; UART_RX:UART_RX_inst|r_Clk_Count[5]          ; UART_RX:UART_RX_inst|MEM_UART[7][6]           ; i_Clk        ; i_Clk       ; 1.000        ; 0.169      ; 2.183      ;
; -1.027 ; UART_RX:UART_RX_inst|r_Clk_Count[5]          ; UART_RX:UART_RX_inst|MEM_UART[7][5]           ; i_Clk        ; i_Clk       ; 1.000        ; 0.169      ; 2.183      ;
; -1.023 ; UART_TX:UART_TX_inst|r_Clk_Count[1]          ; UART_TX:UART_TX_inst|r_SM_Main.s_TX_Data_Bits ; i_Clk        ; i_Clk       ; 1.000        ; -0.051     ; 1.959      ;
; -1.023 ; UART_RX:UART_RX_inst|r_Clk_Count[3]          ; UART_RX:UART_RX_inst|MEM_UART[8][2]           ; i_Clk        ; i_Clk       ; 1.000        ; 0.132      ; 2.142      ;
; -1.021 ; UART_RX:UART_RX_inst|r_Clk_Count[12]         ; UART_RX:UART_RX_inst|MEM_UART[15][4]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.055     ; 1.953      ;
; -1.019 ; UART_RX:UART_RX_inst|r_Clk_Count[5]          ; UART_RX:UART_RX_inst|MEM_UART[14][3]          ; i_Clk        ; i_Clk       ; 1.000        ; 0.154      ; 2.160      ;
; -1.019 ; UART_RX:UART_RX_inst|r_Clk_Count[5]          ; UART_RX:UART_RX_inst|MEM_UART[14][0]          ; i_Clk        ; i_Clk       ; 1.000        ; 0.154      ; 2.160      ;
+--------+----------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'i_Clk'                                                                                                                                          ;
+-------+-----------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.179 ; UART_RX:UART_RX_inst|r_RX_Byte[3]             ; UART_RX:UART_RX_inst|r_RX_Byte[3]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; UART_RX:UART_RX_inst|r_RX_Byte[0]             ; UART_RX:UART_RX_inst|r_RX_Byte[0]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; UART_RX:UART_RX_inst|r_RX_Byte[1]             ; UART_RX:UART_RX_inst|r_RX_Byte[1]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; UART_RX:UART_RX_inst|r_RX_Byte[7]             ; UART_RX:UART_RX_inst|r_RX_Byte[7]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; UART_RX:UART_RX_inst|r_RX_Byte[6]             ; UART_RX:UART_RX_inst|r_RX_Byte[6]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; UART_RX:UART_RX_inst|r_RX_Byte[5]             ; UART_RX:UART_RX_inst|r_RX_Byte[5]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; UART_RX:UART_RX_inst|r_SM_Main.s_Idle         ; UART_RX:UART_RX_inst|r_SM_Main.s_Idle         ; i_Clk        ; i_Clk       ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; UART_RX:UART_RX_inst|r_SM_Main.s_RX_Start_Bit ; UART_RX:UART_RX_inst|r_SM_Main.s_RX_Start_Bit ; i_Clk        ; i_Clk       ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; UART_RX:UART_RX_inst|r_Bit_Index[2]           ; UART_RX:UART_RX_inst|r_Bit_Index[2]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; UART_RX:UART_RX_inst|r_Bit_Index[0]           ; UART_RX:UART_RX_inst|r_Bit_Index[0]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.044      ; 0.307      ;
; 0.186 ; UART_RX:UART_RX_inst|r_MEM_Index[3]           ; UART_RX:UART_RX_inst|r_MEM_Index[3]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UART_RX:UART_RX_inst|r_MEM_Index[2]           ; UART_RX:UART_RX_inst|r_MEM_Index[2]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UART_RX:UART_RX_inst|r_MEM_Index[1]           ; UART_RX:UART_RX_inst|r_MEM_Index[1]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UART_RX:UART_RX_inst|r_MEM_Index[0]           ; UART_RX:UART_RX_inst|r_MEM_Index[0]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UART_TX:UART_TX_inst|r_Byte_Index[0]          ; UART_TX:UART_TX_inst|r_Byte_Index[0]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UART_TX:UART_TX_inst|r_Byte_Index[4]          ; UART_TX:UART_TX_inst|r_Byte_Index[4]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; UART_TX:UART_TX_inst|o_TX_Serial              ; UART_TX:UART_TX_inst|o_TX_Serial              ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_RX:UART_RX_inst|r_RX_Byte[2]             ; UART_RX:UART_RX_inst|r_RX_Byte[2]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_RX:UART_RX_inst|r_RX_Byte[4]             ; UART_RX:UART_RX_inst|r_RX_Byte[4]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_RX:UART_RX_inst|r_Bit_Index[1]           ; UART_RX:UART_RX_inst|r_Bit_Index[1]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_TX:UART_TX_inst|r_Bit_Index[2]           ; UART_TX:UART_TX_inst|r_Bit_Index[2]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_TX:UART_TX_inst|r_Bit_Index[0]           ; UART_TX:UART_TX_inst|r_Bit_Index[0]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_TX:UART_TX_inst|r_Bit_Index[1]           ; UART_TX:UART_TX_inst|r_Bit_Index[1]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_TX:UART_TX_inst|r_SM_Main.s_Idle         ; UART_TX:UART_TX_inst|r_SM_Main.s_Idle         ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_TX:UART_TX_inst|r_SM_Main.s_TX_Start_Bit ; UART_TX:UART_TX_inst|r_SM_Main.s_TX_Start_Bit ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_TX:UART_TX_inst|r_SM_Main.s_TX_Stop_Bit  ; UART_TX:UART_TX_inst|r_SM_Main.s_TX_Stop_Bit  ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.194 ; s_TX_Block[113]                               ; UART_TX:UART_TX_inst|r_TX_Block[113]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; s_TX_Block[73]                                ; UART_TX:UART_TX_inst|r_TX_Block[73]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; s_TX_Block[17]                                ; UART_TX:UART_TX_inst|r_TX_Block[17]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; s_TX_Block[57]                                ; UART_TX:UART_TX_inst|r_TX_Block[57]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; UART_RX:UART_RX_inst|r_Clk_Count[12]          ; UART_RX:UART_RX_inst|r_Clk_Count[12]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.045      ; 0.324      ;
; 0.197 ; s_TX_Block[13]                                ; UART_TX:UART_TX_inst|r_TX_Block[13]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.317      ;
; 0.204 ; UART_TX:UART_TX_inst|r_Clk_Count[12]          ; UART_TX:UART_TX_inst|r_Clk_Count[12]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.037      ; 0.325      ;
; 0.210 ; UART_TX:UART_TX_inst|r_SM_Main.s_TX_Stop_Bit  ; UART_TX:UART_TX_inst|r_SM_Main.s_Next_Byte    ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.330      ;
; 0.214 ; UART_TX:UART_TX_inst|r_Byte_Index[4]          ; UART_TX:UART_TX_inst|r_SM_Main.s_Cleanup      ; i_Clk        ; i_Clk       ; 0.000        ; 0.037      ; 0.335      ;
; 0.253 ; UART_RX:UART_RX_inst|r_SM_Main.s_RX_Start_Bit ; UART_RX:UART_RX_inst|r_SM_Main.s_RX_Data_Bits ; i_Clk        ; i_Clk       ; 0.000        ; 0.044      ; 0.381      ;
; 0.256 ; s_button_prev                                 ; s_button_edge                                 ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.376      ;
; 0.263 ; s_TX_Block[43]                                ; UART_TX:UART_TX_inst|r_TX_Block[43]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.035      ; 0.382      ;
; 0.263 ; s_TX_Block[41]                                ; UART_TX:UART_TX_inst|r_TX_Block[41]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.035      ; 0.382      ;
; 0.263 ; s_TX_Block[47]                                ; UART_TX:UART_TX_inst|r_TX_Block[47]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.035      ; 0.382      ;
; 0.266 ; s_TX_Block[97]                                ; UART_TX:UART_TX_inst|r_TX_Block[97]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.386      ;
; 0.267 ; s_TX_Block[89]                                ; UART_TX:UART_TX_inst|r_TX_Block[89]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.387      ;
; 0.267 ; s_TX_Block[25]                                ; UART_TX:UART_TX_inst|r_TX_Block[25]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.387      ;
; 0.267 ; s_TX_Block[29]                                ; UART_TX:UART_TX_inst|r_TX_Block[29]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.387      ;
; 0.268 ; s_TX_Block[121]                               ; UART_TX:UART_TX_inst|r_TX_Block[121]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.388      ;
; 0.268 ; s_TX_Block[49]                                ; UART_TX:UART_TX_inst|r_TX_Block[49]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.388      ;
; 0.271 ; UART_RX:UART_RX_inst|r_Clk_Count[10]          ; UART_RX:UART_RX_inst|r_Clk_Count[12]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.238      ; 0.593      ;
; 0.273 ; s_TX_Block[105]                               ; UART_TX:UART_TX_inst|r_TX_Block[105]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.035      ; 0.392      ;
; 0.274 ; s_TX_Block[11]                                ; UART_TX:UART_TX_inst|r_TX_Block[11]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.035      ; 0.393      ;
; 0.274 ; s_TX_Block[79]                                ; UART_TX:UART_TX_inst|r_TX_Block[79]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.035      ; 0.393      ;
; 0.277 ; s_TX_Block[111]                               ; UART_TX:UART_TX_inst|r_TX_Block[111]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.035      ; 0.396      ;
; 0.280 ; s_TX_Block[0]                                 ; UART_TX:UART_TX_inst|r_TX_Data[0]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.400      ;
; 0.283 ; s_button_edge                                 ; UART_TX:UART_TX_inst|r_SM_Main.s_Idle         ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.403      ;
; 0.296 ; UART_TX:UART_TX_inst|r_Clk_Count[1]           ; UART_TX:UART_TX_inst|r_Clk_Count[1]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.037      ; 0.417      ;
; 0.297 ; UART_TX:UART_TX_inst|r_Clk_Count[3]           ; UART_TX:UART_TX_inst|r_Clk_Count[3]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; UART_TX:UART_TX_inst|r_Clk_Count[5]           ; UART_TX:UART_TX_inst|r_Clk_Count[5]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.037      ; 0.418      ;
; 0.298 ; UART_TX:UART_TX_inst|r_Clk_Count[6]           ; UART_TX:UART_TX_inst|r_Clk_Count[6]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; UART_TX:UART_TX_inst|r_Clk_Count[2]           ; UART_TX:UART_TX_inst|r_Clk_Count[2]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; UART_TX:UART_TX_inst|r_Clk_Count[7]           ; UART_TX:UART_TX_inst|r_Clk_Count[7]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.037      ; 0.419      ;
; 0.299 ; UART_TX:UART_TX_inst|r_Clk_Count[8]           ; UART_TX:UART_TX_inst|r_Clk_Count[8]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; UART_TX:UART_TX_inst|r_Clk_Count[4]           ; UART_TX:UART_TX_inst|r_Clk_Count[4]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; UART_TX:UART_TX_inst|r_Clk_Count[9]           ; UART_TX:UART_TX_inst|r_Clk_Count[9]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.037      ; 0.420      ;
; 0.300 ; UART_RX:UART_RX_inst|r_Clk_Count[1]           ; UART_RX:UART_RX_inst|r_Clk_Count[1]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.045      ; 0.429      ;
; 0.307 ; UART_TX:UART_TX_inst|r_Clk_Count[10]          ; UART_TX:UART_TX_inst|r_Clk_Count[10]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.037      ; 0.428      ;
; 0.308 ; UART_TX:UART_TX_inst|r_Clk_Count[0]           ; UART_TX:UART_TX_inst|r_Clk_Count[0]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.037      ; 0.429      ;
; 0.312 ; UART_RX:UART_RX_inst|r_Clk_Count[6]           ; UART_RX:UART_RX_inst|r_Clk_Count[6]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.432      ;
; 0.312 ; UART_RX:UART_RX_inst|r_Clk_Count[10]          ; UART_RX:UART_RX_inst|r_Clk_Count[10]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.432      ;
; 0.318 ; UART_RX:UART_RX_inst|r_Clk_Count[4]           ; UART_RX:UART_RX_inst|r_Clk_Count[4]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.438      ;
; 0.318 ; UART_RX:UART_RX_inst|r_Clk_Count[5]           ; UART_RX:UART_RX_inst|r_Clk_Count[5]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.438      ;
; 0.318 ; UART_RX:UART_RX_inst|r_MEM_Index[2]           ; UART_RX:UART_RX_inst|r_MEM_Index[3]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.037      ; 0.439      ;
; 0.321 ; UART_TX:UART_TX_inst|r_Clk_Count[11]          ; UART_TX:UART_TX_inst|r_Clk_Count[11]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.037      ; 0.442      ;
; 0.321 ; UART_RX:UART_RX_inst|r_RX_Data                ; UART_RX:UART_RX_inst|r_RX_Byte[4]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.441      ;
; 0.323 ; UART_RX:UART_RX_inst|r_MEM_Index[1]           ; UART_RX:UART_RX_inst|r_MEM_Index[3]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.037      ; 0.444      ;
; 0.324 ; s_TX_Block[15]                                ; UART_TX:UART_TX_inst|r_TX_Block[15]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.035      ; 0.443      ;
; 0.325 ; UART_TX:UART_TX_inst|r_SM_Main.s_TX_Stop_Bit  ; UART_TX:UART_TX_inst|r_SM_Main.s_TX_Data_Bits ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.445      ;
; 0.325 ; UART_RX:UART_RX_inst|r_MEM_Index[1]           ; UART_RX:UART_RX_inst|r_MEM_Index[2]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.037      ; 0.446      ;
; 0.325 ; UART_RX:UART_RX_inst|r_Clk_Count[11]          ; UART_RX:UART_RX_inst|r_Clk_Count[12]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.238      ; 0.647      ;
; 0.326 ; UART_TX:UART_TX_inst|r_SM_Main.s_Idle         ; UART_TX:UART_TX_inst|r_Bit_Index[2]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.446      ;
; 0.332 ; UART_RX:UART_RX_inst|r_MEM_Index[0]           ; UART_RX:UART_RX_inst|r_MEM_Index[1]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.037      ; 0.453      ;
; 0.334 ; UART_RX:UART_RX_inst|r_RX_Byte[4]             ; UART_RX:UART_RX_inst|MEM_UART[5][4]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.235      ; 0.653      ;
; 0.335 ; UART_RX:UART_RX_inst|r_RX_Data                ; UART_RX:UART_RX_inst|r_RX_Byte[3]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.242      ; 0.661      ;
; 0.336 ; s_TX_Block[9]                                 ; UART_TX:UART_TX_inst|r_TX_Block[9]            ; i_Clk        ; i_Clk       ; 0.000        ; 0.035      ; 0.455      ;
; 0.336 ; s_TX_Block[33]                                ; UART_TX:UART_TX_inst|r_TX_Block[33]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.035      ; 0.455      ;
; 0.336 ; UART_RX:UART_RX_inst|r_RX_Data                ; UART_RX:UART_RX_inst|r_RX_Byte[6]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.242      ; 0.662      ;
; 0.337 ; UART_RX:UART_RX_inst|r_RX_Data                ; UART_RX:UART_RX_inst|r_RX_Byte[7]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.242      ; 0.663      ;
; 0.338 ; UART_RX:UART_RX_inst|r_RX_Data                ; UART_RX:UART_RX_inst|r_RX_Byte[1]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.242      ; 0.664      ;
; 0.338 ; UART_RX:UART_RX_inst|r_RX_Data                ; UART_RX:UART_RX_inst|r_RX_Byte[5]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.242      ; 0.664      ;
; 0.338 ; UART_RX:UART_RX_inst|r_Clk_Count[0]           ; UART_RX:UART_RX_inst|r_Clk_Count[1]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.238      ; 0.660      ;
; 0.341 ; UART_RX:UART_RX_inst|r_RX_Data                ; UART_RX:UART_RX_inst|r_RX_Byte[0]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.242      ; 0.667      ;
; 0.342 ; s_TX_Block[1]                                 ; UART_TX:UART_TX_inst|r_TX_Block[1]            ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.462      ;
; 0.349 ; s_TX_Block[99]                                ; UART_TX:UART_TX_inst|r_TX_Block[99]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.035      ; 0.468      ;
; 0.349 ; s_TX_Block[59]                                ; UART_TX:UART_TX_inst|r_TX_Block[59]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.035      ; 0.468      ;
; 0.350 ; s_TX_Block[35]                                ; UART_TX:UART_TX_inst|r_TX_Block[35]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.035      ; 0.469      ;
; 0.351 ; UART_RX:UART_RX_inst|r_RX_Byte[4]             ; UART_RX:UART_RX_inst|MEM_UART[13][4]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.219      ; 0.654      ;
; 0.362 ; UART_TX:UART_TX_inst|r_Bit_Index[1]           ; UART_TX:UART_TX_inst|r_Bit_Index[2]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.482      ;
; 0.364 ; UART_RX:UART_RX_inst|r_RX_Data                ; UART_RX:UART_RX_inst|r_SM_Main.s_Idle         ; i_Clk        ; i_Clk       ; 0.000        ; 0.227      ; 0.675      ;
; 0.367 ; s_TX_Block[19]                                ; UART_TX:UART_TX_inst|r_TX_Block[19]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.046      ; 0.497      ;
; 0.368 ; UART_RX:UART_RX_inst|MEM_UART[9][6]           ; s_TX_Block[78]                                ; i_Clk        ; i_Clk       ; 0.000        ; -0.138     ; 0.314      ;
; 0.369 ; s_TX_Block[104]                               ; UART_TX:UART_TX_inst|r_TX_Block[104]          ; i_Clk        ; i_Clk       ; 0.000        ; -0.139     ; 0.314      ;
; 0.369 ; UART_RX:UART_RX_inst|MEM_UART[8][2]           ; s_TX_Block[66]                                ; i_Clk        ; i_Clk       ; 0.000        ; -0.139     ; 0.314      ;
+-------+-----------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+---------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                             ;
+------------------+-----------+-------+----------+---------+---------------------+
; Clock            ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -4.102    ; 0.179 ; N/A      ; N/A     ; -3.000              ;
;  i_Clk           ; -4.102    ; 0.179 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -1143.519 ; 0.0   ; 0.0      ; 0.0     ; -684.046            ;
;  i_Clk           ; -1143.519 ; 0.000 ; N/A      ; N/A     ; -684.046            ;
+------------------+-----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; o_TX_Serial   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_LED_87      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_LED_86      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; i_Clk                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; reset                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_button                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_RX_Serial             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_TX_Serial   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; o_LED_87      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; o_LED_86      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_TX_Serial   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; o_LED_87      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; o_LED_86      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_TX_Serial   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_LED_87      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; o_LED_86      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; i_Clk      ; i_Clk    ; 5397     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; i_Clk      ; i_Clk    ; 5397     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 3     ; 3    ;
; Unconstrained Input Port Paths  ; 163   ; 163  ;
; Unconstrained Output Ports      ; 1     ; 1    ;
; Unconstrained Output Port Paths ; 1     ; 1    ;
+---------------------------------+-------+------+


+-------------------------------------+
; Clock Status Summary                ;
+--------+-------+------+-------------+
; Target ; Clock ; Type ; Status      ;
+--------+-------+------+-------------+
; i_Clk  ; i_Clk ; Base ; Constrained ;
+--------+-------+------+-------------+


+----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                          ;
+-------------+--------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                              ;
+-------------+--------------------------------------------------------------------------------------+
; i_RX_Serial ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_button    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; reset       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; o_TX_Serial ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                          ;
+-------------+--------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                              ;
+-------------+--------------------------------------------------------------------------------------+
; i_RX_Serial ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_button    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; reset       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; o_TX_Serial ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition
    Info: Processing started: Sat Jan 11 05:27:01 2025
Info: Command: quartus_sta TOP -c TOP
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'TOP.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name i_Clk i_Clk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -4.102
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.102           -1143.519 i_Clk 
Info (332146): Worst-case hold slack is 0.433
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.433               0.000 i_Clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -684.046 i_Clk 
Info (332114): Report Metastability: Found 129 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.787
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.787           -1048.466 i_Clk 
Info (332146): Worst-case hold slack is 0.382
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.382               0.000 i_Clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -684.046 i_Clk 
Info (332114): Report Metastability: Found 129 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.178
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.178            -243.219 i_Clk 
Info (332146): Worst-case hold slack is 0.179
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.179               0.000 i_Clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -494.791 i_Clk 
Info (332114): Report Metastability: Found 129 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4758 megabytes
    Info: Processing ended: Sat Jan 11 05:27:03 2025
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


