strict digraph "compose( ,  )" {
	node [label="\N"];
	"20:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f4dcad66950>",
		fillcolor=turquoise,
		label="20:BL
r_reg <= 5'b1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4dcad66350>]",
		style=filled,
		typ=Block];
	"Leaf_18:AL"	[def_var="['r_reg']",
		label="Leaf_18:AL"];
	"20:BL" -> "Leaf_18:AL"	[cond="[]",
		lineno=None];
	"19:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f4dcad66d10>",
		fillcolor=springgreen,
		label="19:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"19:IF" -> "20:BL"	[cond="['reset']",
		label=reset,
		lineno=19];
	"24:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f4dceec5d10>",
		fillcolor=turquoise,
		label="24:BL
r_reg <= r_next;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4dcc57f450>]",
		style=filled,
		typ=Block];
	"19:IF" -> "24:BL"	[cond="['reset']",
		label="!(reset)",
		lineno=19];
	"24:BL" -> "Leaf_18:AL"	[cond="[]",
		lineno=None];
	"16:AS"	[ast="<pyverilog.vparser.ast.Assign object at 0x7f4dcad71390>",
		def_var="['r_next']",
		fillcolor=deepskyblue,
		label="16:AS
r_next = { r_reg[4], r_reg[3] ^ feedback_value };",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['r_reg', 'r_reg', 'feedback_value']"];
	"18:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f4dcad66750>",
		clk_sens=True,
		fillcolor=gold,
		label="18:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['reset', 'r_next']"];
	"16:AS" -> "18:AL";
	"Leaf_18:AL" -> "16:AS";
	"15:AS"	[ast="<pyverilog.vparser.ast.Assign object at 0x7f4dcad63e10>",
		def_var="['feedback_value']",
		fillcolor=deepskyblue,
		label="15:AS
feedback_value = r_reg[2] ^ r_reg[4];",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['r_reg', 'r_reg']"];
	"Leaf_18:AL" -> "15:AS";
	"17:AS"	[ast="<pyverilog.vparser.ast.Assign object at 0x7f4dcad7d610>",
		def_var="['q']",
		fillcolor=deepskyblue,
		label="17:AS
q = r_reg;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['r_reg']"];
	"Leaf_18:AL" -> "17:AS";
	"18:AL" -> "19:IF"	[cond="[]",
		lineno=None];
	"15:AS" -> "16:AS";
}
