<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 13.2 Trace  (lin64)</twExecVer><twCopyright>Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>/opt/Xilinx/13.2/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml toplevel.twx toplevel.ncd -o toplevel.twr toplevel.pcf -ucf
toplevel.ucf

</twCmdLine><twDesign>toplevel.ncd</twDesign><twDesignPath>toplevel.ncd</twDesignPath><twPCF>toplevel.pcf</twPCF><twPcfPath>toplevel.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="ftg256"><twDevName>xc6slx25</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-3</twSpeedGrade><twSpeedVer>PRODUCTION 1.19 2011-06-20</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="3">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="4" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="TIMESPEC TS_clk_1mhz = PERIOD &quot;clk_1mhz&quot; 1 us HIGH 50 %;" ScopeName="">TS_clk_1mhz = PERIOD TIMEGRP &quot;clk_1mhz&quot; 1000 ns HIGH 50%;</twConstName><twItemCnt>1328</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>236</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>6.036</twMinPer></twConstHead><twPathRptBanner iPaths="94" iCriticalPaths="0" sType="EndPoint">Paths for end point pcms[0].pcm/pcm_out_reg (OLOGIC_X23Y61.D1), 94 paths
</twPathRptBanner><twPathRpt anchorID="5"><twConstPath anchorID="6" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>993.964</twSlack><twSrc BELType="FF">pcms[0].pcm/pulse_width_reg_7</twSrc><twDest BELType="FF">pcms[0].pcm/pcm_out_reg</twDest><twTotPathDel>6.453</twTotPathDel><twClkSkew dest = "0.838" src = "0.386">-0.452</twClkSkew><twDelConst>1000.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcms[0].pcm/pulse_width_reg_7</twSrc><twDest BELType='FF'>pcms[0].pcm/pcm_out_reg</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X40Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_1mhz_BUFG</twSrcClk><twPathDel><twSite>SLICE_X40Y53.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>pcms[0].pcm/pulse_width_reg&lt;5&gt;</twComp><twBEL>pcms[0].pcm/pulse_width_reg_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y53.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.919</twDelInfo><twComp>pcms[0].pcm/pulse_width_reg&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y53.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>N24</twComp><twBEL>pcms[0].pcm/GND_37_o_pulse_width_reg[11]_add_0_OUT&lt;9&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y53.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>N24</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y53.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>N24</twComp><twBEL>pcms[0].pcm/GND_37_o_pulse_width_reg[11]_add_0_OUT&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y56.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.697</twDelInfo><twComp>pcms[0].pcm/GND_37_o_pulse_width_reg[11]_add_0_OUT&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y56.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.382</twDelInfo><twComp>pcms[0].pcm/Mcompar_pcm_count[11]_GND_37_o_LessThan_2_o_cy&lt;4&gt;</twComp><twBEL>pcms[0].pcm/Mcompar_pcm_count[11]_GND_37_o_LessThan_2_o_lut&lt;4&gt;</twBEL><twBEL>pcms[0].pcm/Mcompar_pcm_count[11]_GND_37_o_LessThan_2_o_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y55.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.528</twDelInfo><twComp>pcms[0].pcm/Mcompar_pcm_count[11]_GND_37_o_LessThan_2_o_cy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y55.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>pcms[0].pcm/Madd_GND_37_o_pulse_width_reg[11]_add_0_OUT_cy&lt;9&gt;</twComp><twBEL>pcms[0].pcm/pcm_count[11]_pcm_count[11]_AND_30_o</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X23Y61.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.830</twDelInfo><twComp>pcms[0].pcm/pcm_count[11]_pcm_count[11]_AND_30_o</twComp></twPathDel><twPathDel><twSite>OLOGIC_X23Y61.CLK0</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">0.803</twDelInfo><twComp>pcms[0].pcm/pcm_out_reg</twComp><twBEL>pcms[0].pcm/pcm_out_reg</twBEL></twPathDel><twLogDel>2.249</twLogDel><twRouteDel>4.204</twRouteDel><twTotDel>6.453</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1000.000">clk_1mhz_BUFG</twDestClk><twPctLog>34.9</twPctLog><twPctRoute>65.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="7"><twConstPath anchorID="8" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>993.977</twSlack><twSrc BELType="FF">pcms[0].pcm/pulse_width_reg_7</twSrc><twDest BELType="FF">pcms[0].pcm/pcm_out_reg</twDest><twTotPathDel>6.440</twTotPathDel><twClkSkew dest = "0.838" src = "0.386">-0.452</twClkSkew><twDelConst>1000.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcms[0].pcm/pulse_width_reg_7</twSrc><twDest BELType='FF'>pcms[0].pcm/pcm_out_reg</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X40Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_1mhz_BUFG</twSrcClk><twPathDel><twSite>SLICE_X40Y53.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>pcms[0].pcm/pulse_width_reg&lt;5&gt;</twComp><twBEL>pcms[0].pcm/pulse_width_reg_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y53.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.919</twDelInfo><twComp>pcms[0].pcm/pulse_width_reg&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y53.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>N24</twComp><twBEL>pcms[0].pcm/GND_37_o_pulse_width_reg[11]_add_0_OUT&lt;9&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y53.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>N24</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y53.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>N24</twComp><twBEL>pcms[0].pcm/GND_37_o_pulse_width_reg[11]_add_0_OUT&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y56.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.697</twDelInfo><twComp>pcms[0].pcm/GND_37_o_pulse_width_reg[11]_add_0_OUT&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y56.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.369</twDelInfo><twComp>pcms[0].pcm/Mcompar_pcm_count[11]_GND_37_o_LessThan_2_o_cy&lt;4&gt;</twComp><twBEL>pcms[0].pcm/Mcompar_pcm_count[11]_GND_37_o_LessThan_2_o_lutdi4</twBEL><twBEL>pcms[0].pcm/Mcompar_pcm_count[11]_GND_37_o_LessThan_2_o_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y55.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.528</twDelInfo><twComp>pcms[0].pcm/Mcompar_pcm_count[11]_GND_37_o_LessThan_2_o_cy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y55.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>pcms[0].pcm/Madd_GND_37_o_pulse_width_reg[11]_add_0_OUT_cy&lt;9&gt;</twComp><twBEL>pcms[0].pcm/pcm_count[11]_pcm_count[11]_AND_30_o</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X23Y61.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.830</twDelInfo><twComp>pcms[0].pcm/pcm_count[11]_pcm_count[11]_AND_30_o</twComp></twPathDel><twPathDel><twSite>OLOGIC_X23Y61.CLK0</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">0.803</twDelInfo><twComp>pcms[0].pcm/pcm_out_reg</twComp><twBEL>pcms[0].pcm/pcm_out_reg</twBEL></twPathDel><twLogDel>2.236</twLogDel><twRouteDel>4.204</twRouteDel><twTotDel>6.440</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1000.000">clk_1mhz_BUFG</twDestClk><twPctLog>34.7</twPctLog><twPctRoute>65.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="9"><twConstPath anchorID="10" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>994.096</twSlack><twSrc BELType="FF">pcms[0].pcm/pulse_width_reg_7</twSrc><twDest BELType="FF">pcms[0].pcm/pcm_out_reg</twDest><twTotPathDel>6.321</twTotPathDel><twClkSkew dest = "0.838" src = "0.386">-0.452</twClkSkew><twDelConst>1000.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcms[0].pcm/pulse_width_reg_7</twSrc><twDest BELType='FF'>pcms[0].pcm/pcm_out_reg</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X40Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_1mhz_BUFG</twSrcClk><twPathDel><twSite>SLICE_X40Y53.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>pcms[0].pcm/pulse_width_reg&lt;5&gt;</twComp><twBEL>pcms[0].pcm/pulse_width_reg_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y53.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.056</twDelInfo><twComp>pcms[0].pcm/pulse_width_reg&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y53.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>pcms[0].pcm/GND_37_o_pulse_width_reg[11]_add_0_OUT&lt;8&gt;</twComp><twBEL>pcms[0].pcm/GND_37_o_pulse_width_reg[11]_add_0_OUT&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y55.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.576</twDelInfo><twComp>pcms[0].pcm/GND_37_o_pulse_width_reg[11]_add_0_OUT&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y55.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.281</twDelInfo><twComp>pcms[0].pcm/Mcompar_pcm_count[11]_GND_37_o_LessThan_2_o_cy&lt;3&gt;</twComp><twBEL>pcms[0].pcm/Mcompar_pcm_count[11]_GND_37_o_LessThan_2_o_lutdi3</twBEL><twBEL>pcms[0].pcm/Mcompar_pcm_count[11]_GND_37_o_LessThan_2_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y56.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>pcms[0].pcm/Mcompar_pcm_count[11]_GND_37_o_LessThan_2_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y56.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>pcms[0].pcm/Mcompar_pcm_count[11]_GND_37_o_LessThan_2_o_cy&lt;4&gt;</twComp><twBEL>pcms[0].pcm/Mcompar_pcm_count[11]_GND_37_o_LessThan_2_o_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y55.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.528</twDelInfo><twComp>pcms[0].pcm/Mcompar_pcm_count[11]_GND_37_o_LessThan_2_o_cy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y55.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>pcms[0].pcm/Madd_GND_37_o_pulse_width_reg[11]_add_0_OUT_cy&lt;9&gt;</twComp><twBEL>pcms[0].pcm/pcm_count[11]_pcm_count[11]_AND_30_o</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X23Y61.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.830</twDelInfo><twComp>pcms[0].pcm/pcm_count[11]_pcm_count[11]_AND_30_o</twComp></twPathDel><twPathDel><twSite>OLOGIC_X23Y61.CLK0</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">0.803</twDelInfo><twComp>pcms[0].pcm/pcm_out_reg</twComp><twBEL>pcms[0].pcm/pcm_out_reg</twBEL></twPathDel><twLogDel>2.249</twLogDel><twRouteDel>4.072</twRouteDel><twTotDel>6.321</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1000.000">clk_1mhz_BUFG</twDestClk><twPctLog>35.6</twPctLog><twPctRoute>64.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="94" iCriticalPaths="0" sType="EndPoint">Paths for end point pcms[1].pcm/pcm_out_reg (OLOGIC_X23Y60.D1), 94 paths
</twPathRptBanner><twPathRpt anchorID="11"><twConstPath anchorID="12" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>994.433</twSlack><twSrc BELType="FF">pcms[1].pcm/pulse_width_reg_6</twSrc><twDest BELType="FF">pcms[1].pcm/pcm_out_reg</twDest><twTotPathDel>5.988</twTotPathDel><twClkSkew dest = "0.838" src = "0.382">-0.456</twClkSkew><twDelConst>1000.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcms[1].pcm/pulse_width_reg_6</twSrc><twDest BELType='FF'>pcms[1].pcm/pcm_out_reg</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X41Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_1mhz_BUFG</twSrcClk><twPathDel><twSite>SLICE_X41Y55.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>pcms[1].pcm/pulse_width_reg&lt;9&gt;</twComp><twBEL>pcms[1].pcm/pulse_width_reg_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y56.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.929</twDelInfo><twComp>pcms[1].pcm/pulse_width_reg&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y56.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pcms[1].pcm/GND_37_o_pulse_width_reg[11]_add_0_OUT&lt;6&gt;</twComp><twBEL>pcms[1].pcm/GND_37_o_pulse_width_reg[11]_add_0_OUT&lt;6&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y57.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.790</twDelInfo><twComp>pcms[1].pcm/GND_37_o_pulse_width_reg[11]_add_0_OUT&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y57.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>pcms[1].pcm/Mcompar_pcm_count[11]_GND_37_o_LessThan_2_o_cy&lt;3&gt;</twComp><twBEL>pcms[1].pcm/Mcompar_pcm_count[11]_GND_37_o_LessThan_2_o_lutdi3</twBEL><twBEL>pcms[1].pcm/Mcompar_pcm_count[11]_GND_37_o_LessThan_2_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y58.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pcms[1].pcm/Mcompar_pcm_count[11]_GND_37_o_LessThan_2_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y58.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.212</twDelInfo><twComp>pcms[1].pcm/Mcompar_pcm_count[11]_GND_37_o_LessThan_2_o_cy&lt;4&gt;</twComp><twBEL>pcms[1].pcm/Mcompar_pcm_count[11]_GND_37_o_LessThan_2_o_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y57.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.462</twDelInfo><twComp>pcms[1].pcm/Mcompar_pcm_count[11]_GND_37_o_LessThan_2_o_cy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y57.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pcms[1].pcm/Madd_GND_37_o_pulse_width_reg[11]_add_0_OUT_cy&lt;9&gt;</twComp><twBEL>pcms[1].pcm/pcm_count[11]_pcm_count[11]_AND_30_o</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X23Y60.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.606</twDelInfo><twComp>pcms[1].pcm/pcm_count[11]_pcm_count[11]_AND_30_o</twComp></twPathDel><twPathDel><twSite>OLOGIC_X23Y60.CLK0</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">0.803</twDelInfo><twComp>pcms[1].pcm/pcm_out_reg</twComp><twBEL>pcms[1].pcm/pcm_out_reg</twBEL></twPathDel><twLogDel>2.198</twLogDel><twRouteDel>3.790</twRouteDel><twTotDel>5.988</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1000.000">clk_1mhz_BUFG</twDestClk><twPctLog>36.7</twPctLog><twPctRoute>63.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="13"><twConstPath anchorID="14" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>994.446</twSlack><twSrc BELType="FF">pcms[1].pcm/pulse_width_reg_6</twSrc><twDest BELType="FF">pcms[1].pcm/pcm_out_reg</twDest><twTotPathDel>5.975</twTotPathDel><twClkSkew dest = "0.838" src = "0.382">-0.456</twClkSkew><twDelConst>1000.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcms[1].pcm/pulse_width_reg_6</twSrc><twDest BELType='FF'>pcms[1].pcm/pcm_out_reg</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X41Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_1mhz_BUFG</twSrcClk><twPathDel><twSite>SLICE_X41Y55.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>pcms[1].pcm/pulse_width_reg&lt;9&gt;</twComp><twBEL>pcms[1].pcm/pulse_width_reg_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y56.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.929</twDelInfo><twComp>pcms[1].pcm/pulse_width_reg&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y56.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pcms[1].pcm/GND_37_o_pulse_width_reg[11]_add_0_OUT&lt;6&gt;</twComp><twBEL>pcms[1].pcm/GND_37_o_pulse_width_reg[11]_add_0_OUT&lt;6&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y57.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.790</twDelInfo><twComp>pcms[1].pcm/GND_37_o_pulse_width_reg[11]_add_0_OUT&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y57.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>pcms[1].pcm/Mcompar_pcm_count[11]_GND_37_o_LessThan_2_o_cy&lt;3&gt;</twComp><twBEL>pcms[1].pcm/Mcompar_pcm_count[11]_GND_37_o_LessThan_2_o_lut&lt;3&gt;</twBEL><twBEL>pcms[1].pcm/Mcompar_pcm_count[11]_GND_37_o_LessThan_2_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y58.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pcms[1].pcm/Mcompar_pcm_count[11]_GND_37_o_LessThan_2_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y58.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.212</twDelInfo><twComp>pcms[1].pcm/Mcompar_pcm_count[11]_GND_37_o_LessThan_2_o_cy&lt;4&gt;</twComp><twBEL>pcms[1].pcm/Mcompar_pcm_count[11]_GND_37_o_LessThan_2_o_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y57.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.462</twDelInfo><twComp>pcms[1].pcm/Mcompar_pcm_count[11]_GND_37_o_LessThan_2_o_cy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y57.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pcms[1].pcm/Madd_GND_37_o_pulse_width_reg[11]_add_0_OUT_cy&lt;9&gt;</twComp><twBEL>pcms[1].pcm/pcm_count[11]_pcm_count[11]_AND_30_o</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X23Y60.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.606</twDelInfo><twComp>pcms[1].pcm/pcm_count[11]_pcm_count[11]_AND_30_o</twComp></twPathDel><twPathDel><twSite>OLOGIC_X23Y60.CLK0</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">0.803</twDelInfo><twComp>pcms[1].pcm/pcm_out_reg</twComp><twBEL>pcms[1].pcm/pcm_out_reg</twBEL></twPathDel><twLogDel>2.185</twLogDel><twRouteDel>3.790</twRouteDel><twTotDel>5.975</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1000.000">clk_1mhz_BUFG</twDestClk><twPctLog>36.6</twPctLog><twPctRoute>63.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="15"><twConstPath anchorID="16" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>994.560</twSlack><twSrc BELType="FF">pcms[1].pcm/pulse_width_reg_3</twSrc><twDest BELType="FF">pcms[1].pcm/pcm_out_reg</twDest><twTotPathDel>5.861</twTotPathDel><twClkSkew dest = "0.838" src = "0.382">-0.456</twClkSkew><twDelConst>1000.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcms[1].pcm/pulse_width_reg_3</twSrc><twDest BELType='FF'>pcms[1].pcm/pcm_out_reg</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X40Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_1mhz_BUFG</twSrcClk><twPathDel><twSite>SLICE_X40Y55.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>pcms[1].pcm/pulse_width_reg&lt;5&gt;</twComp><twBEL>pcms[1].pcm/pulse_width_reg_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y56.A3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.724</twDelInfo><twComp>pcms[1].pcm/pulse_width_reg&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y56.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>pcms[1].pcm/GND_37_o_pulse_width_reg[11]_add_0_OUT&lt;5&gt;</twComp><twBEL>pcms[1].pcm/Madd_GND_37_o_pulse_width_reg[11]_add_0_OUT_xor&lt;4&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y57.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.843</twDelInfo><twComp>pcms[1].pcm/GND_37_o_pulse_width_reg[11]_add_0_OUT&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y57.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>pcms[1].pcm/Mcompar_pcm_count[11]_GND_37_o_LessThan_2_o_cy&lt;3&gt;</twComp><twBEL>pcms[1].pcm/Mcompar_pcm_count[11]_GND_37_o_LessThan_2_o_lutdi2</twBEL><twBEL>pcms[1].pcm/Mcompar_pcm_count[11]_GND_37_o_LessThan_2_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y58.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pcms[1].pcm/Mcompar_pcm_count[11]_GND_37_o_LessThan_2_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y58.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.212</twDelInfo><twComp>pcms[1].pcm/Mcompar_pcm_count[11]_GND_37_o_LessThan_2_o_cy&lt;4&gt;</twComp><twBEL>pcms[1].pcm/Mcompar_pcm_count[11]_GND_37_o_LessThan_2_o_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y57.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.462</twDelInfo><twComp>pcms[1].pcm/Mcompar_pcm_count[11]_GND_37_o_LessThan_2_o_cy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y57.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pcms[1].pcm/Madd_GND_37_o_pulse_width_reg[11]_add_0_OUT_cy&lt;9&gt;</twComp><twBEL>pcms[1].pcm/pcm_count[11]_pcm_count[11]_AND_30_o</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X23Y60.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.606</twDelInfo><twComp>pcms[1].pcm/pcm_count[11]_pcm_count[11]_AND_30_o</twComp></twPathDel><twPathDel><twSite>OLOGIC_X23Y60.CLK0</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">0.803</twDelInfo><twComp>pcms[1].pcm/pcm_out_reg</twComp><twBEL>pcms[1].pcm/pcm_out_reg</twBEL></twPathDel><twLogDel>2.223</twLogDel><twRouteDel>3.638</twRouteDel><twTotDel>5.861</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1000.000">clk_1mhz_BUFG</twDestClk><twPctLog>37.9</twPctLog><twPctRoute>62.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="94" iCriticalPaths="0" sType="EndPoint">Paths for end point pcms[2].pcm/pcm_out_reg (OLOGIC_X23Y53.D1), 94 paths
</twPathRptBanner><twPathRpt anchorID="17"><twConstPath anchorID="18" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>994.555</twSlack><twSrc BELType="FF">pcms[2].pcm/pulse_width_reg_3</twSrc><twDest BELType="FF">pcms[2].pcm/pcm_out_reg</twDest><twTotPathDel>5.844</twTotPathDel><twClkSkew dest = "0.746" src = "0.312">-0.434</twClkSkew><twDelConst>1000.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcms[2].pcm/pulse_width_reg_3</twSrc><twDest BELType='FF'>pcms[2].pcm/pcm_out_reg</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X42Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_1mhz_BUFG</twSrcClk><twPathDel><twSite>SLICE_X42Y48.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>pcms[2].pcm/pulse_width_reg&lt;5&gt;</twComp><twBEL>pcms[2].pcm/pulse_width_reg_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y48.C3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.140</twDelInfo><twComp>pcms[2].pcm/pulse_width_reg&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y48.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>pcms[2].pcm/pulse_width_reg&lt;5&gt;</twComp><twBEL>pcms[2].pcm/GND_37_o_pulse_width_reg[11]_add_0_OUT&lt;6&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y46.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.652</twDelInfo><twComp>pcms[2].pcm/GND_37_o_pulse_width_reg[11]_add_0_OUT&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y46.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>pcms[2].pcm/Mcompar_pcm_count[11]_GND_37_o_LessThan_2_o_cy&lt;3&gt;</twComp><twBEL>pcms[2].pcm/Mcompar_pcm_count[11]_GND_37_o_LessThan_2_o_lutdi3</twBEL><twBEL>pcms[2].pcm/Mcompar_pcm_count[11]_GND_37_o_LessThan_2_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y47.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pcms[2].pcm/Mcompar_pcm_count[11]_GND_37_o_LessThan_2_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y47.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.212</twDelInfo><twComp>N8</twComp><twBEL>pcms[2].pcm/Mcompar_pcm_count[11]_GND_37_o_LessThan_2_o_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y48.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.462</twDelInfo><twComp>pcms[2].pcm/Mcompar_pcm_count[11]_GND_37_o_LessThan_2_o_cy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pcms[2].pcm/pulse_width_reg&lt;9&gt;</twComp><twBEL>pcms[2].pcm/pcm_count[11]_pcm_count[11]_AND_30_o</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X23Y53.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.388</twDelInfo><twComp>pcms[2].pcm/pcm_count[11]_pcm_count[11]_AND_30_o</twComp></twPathDel><twPathDel><twSite>OLOGIC_X23Y53.CLK0</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">0.803</twDelInfo><twComp>pcms[2].pcm/pcm_out_reg</twComp><twBEL>pcms[2].pcm/pcm_out_reg</twBEL></twPathDel><twLogDel>2.199</twLogDel><twRouteDel>3.645</twRouteDel><twTotDel>5.844</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1000.000">clk_1mhz_BUFG</twDestClk><twPctLog>37.6</twPctLog><twPctRoute>62.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="19"><twConstPath anchorID="20" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>994.568</twSlack><twSrc BELType="FF">pcms[2].pcm/pulse_width_reg_3</twSrc><twDest BELType="FF">pcms[2].pcm/pcm_out_reg</twDest><twTotPathDel>5.831</twTotPathDel><twClkSkew dest = "0.746" src = "0.312">-0.434</twClkSkew><twDelConst>1000.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcms[2].pcm/pulse_width_reg_3</twSrc><twDest BELType='FF'>pcms[2].pcm/pcm_out_reg</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X42Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_1mhz_BUFG</twSrcClk><twPathDel><twSite>SLICE_X42Y48.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>pcms[2].pcm/pulse_width_reg&lt;5&gt;</twComp><twBEL>pcms[2].pcm/pulse_width_reg_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y48.C3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.140</twDelInfo><twComp>pcms[2].pcm/pulse_width_reg&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y48.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>pcms[2].pcm/pulse_width_reg&lt;5&gt;</twComp><twBEL>pcms[2].pcm/GND_37_o_pulse_width_reg[11]_add_0_OUT&lt;6&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y46.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.652</twDelInfo><twComp>pcms[2].pcm/GND_37_o_pulse_width_reg[11]_add_0_OUT&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y46.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>pcms[2].pcm/Mcompar_pcm_count[11]_GND_37_o_LessThan_2_o_cy&lt;3&gt;</twComp><twBEL>pcms[2].pcm/Mcompar_pcm_count[11]_GND_37_o_LessThan_2_o_lut&lt;3&gt;</twBEL><twBEL>pcms[2].pcm/Mcompar_pcm_count[11]_GND_37_o_LessThan_2_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y47.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pcms[2].pcm/Mcompar_pcm_count[11]_GND_37_o_LessThan_2_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y47.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.212</twDelInfo><twComp>N8</twComp><twBEL>pcms[2].pcm/Mcompar_pcm_count[11]_GND_37_o_LessThan_2_o_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y48.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.462</twDelInfo><twComp>pcms[2].pcm/Mcompar_pcm_count[11]_GND_37_o_LessThan_2_o_cy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pcms[2].pcm/pulse_width_reg&lt;9&gt;</twComp><twBEL>pcms[2].pcm/pcm_count[11]_pcm_count[11]_AND_30_o</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X23Y53.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.388</twDelInfo><twComp>pcms[2].pcm/pcm_count[11]_pcm_count[11]_AND_30_o</twComp></twPathDel><twPathDel><twSite>OLOGIC_X23Y53.CLK0</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">0.803</twDelInfo><twComp>pcms[2].pcm/pcm_out_reg</twComp><twBEL>pcms[2].pcm/pcm_out_reg</twBEL></twPathDel><twLogDel>2.186</twLogDel><twRouteDel>3.645</twRouteDel><twTotDel>5.831</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1000.000">clk_1mhz_BUFG</twDestClk><twPctLog>37.5</twPctLog><twPctRoute>62.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="21"><twConstPath anchorID="22" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>994.665</twSlack><twSrc BELType="FF">pcms[2].pcm/pulse_width_reg_3</twSrc><twDest BELType="FF">pcms[2].pcm/pcm_out_reg</twDest><twTotPathDel>5.734</twTotPathDel><twClkSkew dest = "0.746" src = "0.312">-0.434</twClkSkew><twDelConst>1000.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcms[2].pcm/pulse_width_reg_3</twSrc><twDest BELType='FF'>pcms[2].pcm/pcm_out_reg</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X42Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_1mhz_BUFG</twSrcClk><twPathDel><twSite>SLICE_X42Y48.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>pcms[2].pcm/pulse_width_reg&lt;5&gt;</twComp><twBEL>pcms[2].pcm/pulse_width_reg_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y48.C3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.140</twDelInfo><twComp>pcms[2].pcm/pulse_width_reg&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y48.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>pcms[2].pcm/pulse_width_reg&lt;5&gt;</twComp><twBEL>pcms[2].pcm/GND_37_o_pulse_width_reg[11]_add_0_OUT&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y46.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.485</twDelInfo><twComp>pcms[2].pcm/GND_37_o_pulse_width_reg[11]_add_0_OUT&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y46.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>pcms[2].pcm/Mcompar_pcm_count[11]_GND_37_o_LessThan_2_o_cy&lt;3&gt;</twComp><twBEL>pcms[2].pcm/Mcompar_pcm_count[11]_GND_37_o_LessThan_2_o_lutdi3</twBEL><twBEL>pcms[2].pcm/Mcompar_pcm_count[11]_GND_37_o_LessThan_2_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y47.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pcms[2].pcm/Mcompar_pcm_count[11]_GND_37_o_LessThan_2_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y47.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.212</twDelInfo><twComp>N8</twComp><twBEL>pcms[2].pcm/Mcompar_pcm_count[11]_GND_37_o_LessThan_2_o_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y48.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.462</twDelInfo><twComp>pcms[2].pcm/Mcompar_pcm_count[11]_GND_37_o_LessThan_2_o_cy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pcms[2].pcm/pulse_width_reg&lt;9&gt;</twComp><twBEL>pcms[2].pcm/pcm_count[11]_pcm_count[11]_AND_30_o</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X23Y53.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.388</twDelInfo><twComp>pcms[2].pcm/pcm_count[11]_pcm_count[11]_AND_30_o</twComp></twPathDel><twPathDel><twSite>OLOGIC_X23Y53.CLK0</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">0.803</twDelInfo><twComp>pcms[2].pcm/pcm_out_reg</twComp><twBEL>pcms[2].pcm/pcm_out_reg</twBEL></twPathDel><twLogDel>2.256</twLogDel><twRouteDel>3.478</twRouteDel><twTotDel>5.734</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1000.000">clk_1mhz_BUFG</twDestClk><twPctLog>39.3</twPctLog><twPctRoute>60.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clk_1mhz = PERIOD TIMEGRP &quot;clk_1mhz&quot; 1000 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point pcms[2].pcm/pcm_count_11 (SLICE_X44Y47.D6), 1 path
</twPathRptBanner><twPathRpt anchorID="23"><twConstPath anchorID="24" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.463</twSlack><twSrc BELType="FF">pcms[2].pcm/pcm_count_11</twSrc><twDest BELType="FF">pcms[2].pcm/pcm_count_11</twDest><twTotPathDel>0.463</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>pcms[2].pcm/pcm_count_11</twSrc><twDest BELType='FF'>pcms[2].pcm/pcm_count_11</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1000.000">clk_1mhz_BUFG</twSrcClk><twPathDel><twSite>SLICE_X44Y47.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>pcms[2].pcm/pcm_count&lt;11&gt;</twComp><twBEL>pcms[2].pcm/pcm_count_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y47.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.026</twDelInfo><twComp>pcms[2].pcm/pcm_count&lt;11&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X44Y47.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.237</twDelInfo><twComp>pcms[2].pcm/pcm_count&lt;11&gt;</twComp><twBEL>pcms[2].pcm/pcm_count&lt;11&gt;_rt</twBEL><twBEL>pcms[2].pcm/Mcount_pcm_count_xor&lt;11&gt;</twBEL><twBEL>pcms[2].pcm/pcm_count_11</twBEL></twPathDel><twLogDel>0.437</twLogDel><twRouteDel>0.026</twRouteDel><twTotDel>0.463</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1000.000">clk_1mhz_BUFG</twDestClk><twPctLog>94.4</twPctLog><twPctRoute>5.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point pcms[0].pcm/pcm_count_11 (SLICE_X40Y58.D6), 1 path
</twPathRptBanner><twPathRpt anchorID="25"><twConstPath anchorID="26" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.463</twSlack><twSrc BELType="FF">pcms[0].pcm/pcm_count_11</twSrc><twDest BELType="FF">pcms[0].pcm/pcm_count_11</twDest><twTotPathDel>0.463</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>pcms[0].pcm/pcm_count_11</twSrc><twDest BELType='FF'>pcms[0].pcm/pcm_count_11</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X40Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1000.000">clk_1mhz_BUFG</twSrcClk><twPathDel><twSite>SLICE_X40Y58.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>pcms[0].pcm/pcm_count&lt;11&gt;</twComp><twBEL>pcms[0].pcm/pcm_count_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y58.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.026</twDelInfo><twComp>pcms[0].pcm/pcm_count&lt;11&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X40Y58.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.237</twDelInfo><twComp>pcms[0].pcm/pcm_count&lt;11&gt;</twComp><twBEL>pcms[0].pcm/pcm_count&lt;11&gt;_rt</twBEL><twBEL>pcms[0].pcm/Mcount_pcm_count_xor&lt;11&gt;</twBEL><twBEL>pcms[0].pcm/pcm_count_11</twBEL></twPathDel><twLogDel>0.437</twLogDel><twRouteDel>0.026</twRouteDel><twTotDel>0.463</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1000.000">clk_1mhz_BUFG</twDestClk><twPctLog>94.4</twPctLog><twPctRoute>5.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point pcms[2].pcm/pcm_count_1 (SLICE_X44Y45.B5), 1 path
</twPathRptBanner><twPathRpt anchorID="27"><twConstPath anchorID="28" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.509</twSlack><twSrc BELType="FF">pcms[2].pcm/pcm_count_1</twSrc><twDest BELType="FF">pcms[2].pcm/pcm_count_1</twDest><twTotPathDel>0.509</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>pcms[2].pcm/pcm_count_1</twSrc><twDest BELType='FF'>pcms[2].pcm/pcm_count_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y45.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1000.000">clk_1mhz_BUFG</twSrcClk><twPathDel><twSite>SLICE_X44Y45.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>pcms[2].pcm/pcm_count&lt;3&gt;</twComp><twBEL>pcms[2].pcm/pcm_count_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y45.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.075</twDelInfo><twComp>pcms[2].pcm/pcm_count&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X44Y45.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>pcms[2].pcm/pcm_count&lt;3&gt;</twComp><twBEL>pcms[2].pcm/pcm_count&lt;1&gt;_rt</twBEL><twBEL>pcms[2].pcm/Mcount_pcm_count_cy&lt;3&gt;</twBEL><twBEL>pcms[2].pcm/pcm_count_1</twBEL></twPathDel><twLogDel>0.434</twLogDel><twRouteDel>0.075</twRouteDel><twTotDel>0.509</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1000.000">clk_1mhz_BUFG</twDestClk><twPctLog>85.3</twPctLog><twPctRoute>14.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="29"><twPinLimitBanner>Component Switching Limit Checks: TS_clk_1mhz = PERIOD TIMEGRP &quot;clk_1mhz&quot; 1000 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="30" type="MINPERIOD" name="Tbcper_I" slack="998.270" period="1000.000" constraintValue="1000.000" deviceLimit="1.730" freqLimit="578.035" physResource="clk_1mhz_BUFG/I0" logResource="clk_1mhz_BUFG/I0" locationPin="BUFGMUX_X3Y13.I0" clockNet="clk_1mhz"/><twPinLimit anchorID="31" type="MINPERIOD" name="Tockper" slack="998.361" period="1000.000" constraintValue="1000.000" deviceLimit="1.639" freqLimit="610.128" physResource="pcms[0].pcm/pcm_out_reg/CLK0" logResource="pcms[0].pcm/pcm_out_reg/CK0" locationPin="OLOGIC_X23Y61.CLK0" clockNet="clk_1mhz_BUFG"/><twPinLimit anchorID="32" type="MINPERIOD" name="Tockper" slack="998.361" period="1000.000" constraintValue="1000.000" deviceLimit="1.639" freqLimit="610.128" physResource="pcms[1].pcm/pcm_out_reg/CLK0" logResource="pcms[1].pcm/pcm_out_reg/CK0" locationPin="OLOGIC_X23Y60.CLK0" clockNet="clk_1mhz_BUFG"/></twPinLimitRpt></twConst><twConst anchorID="33" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="TIMESPEC TS_clk_12mhz = PERIOD &quot;clk_12mhz&quot; 83.3333 ns HIGH 50 % INPUT_JITTER 0.01 ns;" ScopeName="">TS_clk_12mhz = PERIOD TIMEGRP &quot;clk_12mhz&quot; 83.3333 ns HIGH 50% INPUT_JITTER         0.01 ns;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>32.000</twMinPer></twConstHead><twPinLimitRpt anchorID="34"><twPinLimitBanner>Component Switching Limit Checks: TS_clk_12mhz = PERIOD TIMEGRP &quot;clk_12mhz&quot; 83.3333 ns HIGH 50% INPUT_JITTER
        0.01 ns;</twPinLimitBanner><twPinLimit anchorID="35" type="MINPERIOD" name="Tdcmper_CLKFX" slack="7.330" period="10.000" constraintValue="10.000" deviceLimit="2.670" freqLimit="374.532" physResource="clk_100mhz_i/dcm_sp_inst/CLKFX" logResource="clk_100mhz_i/dcm_sp_inst/CLKFX" locationPin="DCM_X0Y2.CLKFX" clockNet="clk_100mhz_i/clkfx"/><twPinLimit anchorID="36" type="MINLOWPULSE" name="Tdcmpw_CLKIN_10_25" slack="51.333" period="83.333" constraintValue="41.666" deviceLimit="16.000" physResource="clk_100mhz_i/dcm_sp_inst/CLKIN" logResource="clk_100mhz_i/dcm_sp_inst/CLKIN" locationPin="DCM_X0Y2.CLKIN" clockNet="clk_100mhz_i/dcm_sp_inst_ML_NEW_DIVCLK"/><twPinLimit anchorID="37" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_10_25" slack="51.333" period="83.333" constraintValue="41.666" deviceLimit="16.000" physResource="clk_100mhz_i/dcm_sp_inst/CLKIN" logResource="clk_100mhz_i/dcm_sp_inst/CLKIN" locationPin="DCM_X0Y2.CLKIN" clockNet="clk_100mhz_i/dcm_sp_inst_ML_NEW_DIVCLK"/></twPinLimitRpt></twConst><twConst anchorID="38" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="TIMESPEC TS_sclk = PERIOD &quot;sclk&quot; 125 ns LOW 50 %;" ScopeName="">TS_sclk = PERIOD TIMEGRP &quot;sclk&quot; 125 ns LOW 50%;</twConstName><twItemCnt>217</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>71</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.725</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem/spi_slave/tx_bit_reg (SLICE_X48Y42.C2), 1 path
</twPathRptBanner><twPathRpt anchorID="39"><twConstPath anchorID="40" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>60.754</twSlack><twSrc BELType="FF">mem/spi_slave/state_reg_1</twSrc><twDest BELType="FF">mem/spi_slave/tx_bit_reg</twDest><twTotPathDel>1.701</twTotPathDel><twClkSkew dest = "0.334" src = "0.344">0.010</twClkSkew><twDelConst>62.500</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mem/spi_slave/state_reg_1</twSrc><twDest BELType='FF'>mem/spi_slave/tx_bit_reg</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X46Y43.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="62.500">sclk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X46Y43.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>mem/spi_slave/state_reg&lt;1&gt;</twComp><twBEL>mem/spi_slave/state_reg_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y42.C2</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">0.842</twDelInfo><twComp>mem/spi_slave/state_reg&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y42.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.412</twDelInfo><twComp>mem/spi_slave/tx_bit_reg</twComp><twBEL>mem/spi_slave/tx_bit_next3_G</twBEL><twBEL>mem/spi_slave/tx_bit_next3</twBEL><twBEL>mem/spi_slave/tx_bit_reg</twBEL></twPathDel><twLogDel>0.859</twLogDel><twRouteDel>0.842</twRouteDel><twTotDel>1.701</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="125.000">sclk_BUFGP</twDestClk><twPctLog>50.5</twPctLog><twPctRoute>49.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem/spi_slave/tx_bit_reg (SLICE_X48Y42.C4), 1 path
</twPathRptBanner><twPathRpt anchorID="41"><twConstPath anchorID="42" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>60.759</twSlack><twSrc BELType="FF">mem/spi_slave/state_reg_2</twSrc><twDest BELType="FF">mem/spi_slave/tx_bit_reg</twDest><twTotPathDel>1.696</twTotPathDel><twClkSkew dest = "0.334" src = "0.344">0.010</twClkSkew><twDelConst>62.500</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mem/spi_slave/state_reg_2</twSrc><twDest BELType='FF'>mem/spi_slave/tx_bit_reg</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X46Y43.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="62.500">sclk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X46Y43.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>mem/spi_slave/state_reg&lt;1&gt;</twComp><twBEL>mem/spi_slave/state_reg_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y42.C4</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">0.796</twDelInfo><twComp>mem/spi_slave/state_reg&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y42.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.412</twDelInfo><twComp>mem/spi_slave/tx_bit_reg</twComp><twBEL>mem/spi_slave/tx_bit_next3_G</twBEL><twBEL>mem/spi_slave/tx_bit_next3</twBEL><twBEL>mem/spi_slave/tx_bit_reg</twBEL></twPathDel><twLogDel>0.900</twLogDel><twRouteDel>0.796</twRouteDel><twTotDel>1.696</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="125.000">sclk_BUFGP</twDestClk><twPctLog>53.1</twPctLog><twPctRoute>46.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem/spi_slave/tx_bit_reg (SLICE_X48Y42.D4), 1 path
</twPathRptBanner><twPathRpt anchorID="43"><twConstPath anchorID="44" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>60.881</twSlack><twSrc BELType="FF">mem/spi_slave/state_reg_2</twSrc><twDest BELType="FF">mem/spi_slave/tx_bit_reg</twDest><twTotPathDel>1.574</twTotPathDel><twClkSkew dest = "0.334" src = "0.344">0.010</twClkSkew><twDelConst>62.500</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mem/spi_slave/state_reg_2</twSrc><twDest BELType='FF'>mem/spi_slave/tx_bit_reg</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X46Y43.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="62.500">sclk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X46Y43.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>mem/spi_slave/state_reg&lt;1&gt;</twComp><twBEL>mem/spi_slave/state_reg_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y42.D4</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">0.679</twDelInfo><twComp>mem/spi_slave/state_reg&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y42.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.407</twDelInfo><twComp>mem/spi_slave/tx_bit_reg</twComp><twBEL>mem/spi_slave/tx_bit_next3_F</twBEL><twBEL>mem/spi_slave/tx_bit_next3</twBEL><twBEL>mem/spi_slave/tx_bit_reg</twBEL></twPathDel><twLogDel>0.895</twLogDel><twRouteDel>0.679</twRouteDel><twTotDel>1.574</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="125.000">sclk_BUFGP</twDestClk><twPctLog>56.9</twPctLog><twPctRoute>43.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_sclk = PERIOD TIMEGRP &quot;sclk&quot; 125 ns LOW 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem/spi_slave/wr_ack_reg (SLICE_X44Y43.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="45"><twConstPath anchorID="46" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.413</twSlack><twSrc BELType="FF">mem/spi_slave/wr_ack_reg</twSrc><twDest BELType="FF">mem/spi_slave/wr_ack_reg</twDest><twTotPathDel>0.413</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>mem/spi_slave/wr_ack_reg</twSrc><twDest BELType='FF'>mem/spi_slave/wr_ack_reg</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y43.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="187.500">sclk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X44Y43.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>mem/spi_slave/wr_ack_reg</twComp><twBEL>mem/spi_slave/wr_ack_reg</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y43.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.023</twDelInfo><twComp>mem/spi_slave/wr_ack_reg</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X44Y43.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>mem/spi_slave/wr_ack_reg</twComp><twBEL>mem/spi_slave/wr_ack_next11</twBEL><twBEL>mem/spi_slave/wr_ack_reg</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.023</twRouteDel><twTotDel>0.413</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="187.500">sclk_BUFGP</twDestClk><twPctLog>94.4</twPctLog><twPctRoute>5.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem/spi_slave/state_reg_3 (SLICE_X46Y43.B5), 1 path
</twPathRptBanner><twPathRpt anchorID="47"><twConstPath anchorID="48" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.476</twSlack><twSrc BELType="FF">mem/spi_slave/state_reg_1</twSrc><twDest BELType="FF">mem/spi_slave/state_reg_3</twDest><twTotPathDel>0.476</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>mem/spi_slave/state_reg_1</twSrc><twDest BELType='FF'>mem/spi_slave/state_reg_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X46Y43.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="187.500">sclk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X46Y43.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>mem/spi_slave/state_reg&lt;1&gt;</twComp><twBEL>mem/spi_slave/state_reg_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y43.B5</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twFalling">0.111</twDelInfo><twComp>mem/spi_slave/state_reg&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X46Y43.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.131</twDelInfo><twComp>mem/spi_slave/state_reg&lt;1&gt;</twComp><twBEL>mem/spi_slave/Mmux_sh_next24111</twBEL><twBEL>mem/spi_slave/state_reg_3</twBEL></twPathDel><twLogDel>0.365</twLogDel><twRouteDel>0.111</twRouteDel><twTotDel>0.476</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="187.500">sclk_BUFGP</twDestClk><twPctLog>76.7</twPctLog><twPctRoute>23.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem/spi_slave/tx_bit_reg (SLICE_X48Y42.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="49"><twConstPath anchorID="50" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.497</twSlack><twSrc BELType="FF">mem/spi_slave/tx_bit_reg</twSrc><twDest BELType="FF">mem/spi_slave/tx_bit_reg</twDest><twTotPathDel>0.497</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>mem/spi_slave/tx_bit_reg</twSrc><twDest BELType='FF'>mem/spi_slave/tx_bit_reg</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X48Y42.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="125.000">sclk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X48Y42.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>mem/spi_slave/tx_bit_reg</twComp><twBEL>mem/spi_slave/tx_bit_reg</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y42.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.069</twDelInfo><twComp>mem/spi_slave/tx_bit_reg</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X48Y42.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.228</twDelInfo><twComp>mem/spi_slave/tx_bit_reg</twComp><twBEL>mem/spi_slave/tx_bit_next3_G</twBEL><twBEL>mem/spi_slave/tx_bit_next3</twBEL><twBEL>mem/spi_slave/tx_bit_reg</twBEL></twPathDel><twLogDel>0.428</twLogDel><twRouteDel>0.069</twRouteDel><twTotDel>0.497</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="125.000">sclk_BUFGP</twDestClk><twPctLog>86.1</twPctLog><twPctRoute>13.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="51"><twPinLimitBanner>Component Switching Limit Checks: TS_sclk = PERIOD TIMEGRP &quot;sclk&quot; 125 ns LOW 50%;</twPinLimitBanner><twPinLimit anchorID="52" type="MINPERIOD" name="Tbcper_I" slack="123.270" period="125.000" constraintValue="125.000" deviceLimit="1.730" freqLimit="578.035" physResource="sclk_BUFGP/BUFG/I0" logResource="sclk_BUFGP/BUFG/I0" locationPin="BUFGMUX_X3Y8.I0" clockNet="sclk_BUFGP/IBUFG"/><twPinLimit anchorID="53" type="MINHIGHPULSE" name="Tispwh" slack="123.940" period="125.000" constraintValue="62.500" deviceLimit="0.530" physResource="ssel_IBUF/SR" logResource="mem/spi_slave/preload_miso/SR" locationPin="ILOGIC_X23Y48.SR" clockNet="ssel_IBUF"/><twPinLimit anchorID="54" type="MINPERIOD" name="Tickper" slack="123.941" period="125.000" constraintValue="125.000" deviceLimit="1.059" freqLimit="944.287" physResource="ssel_IBUF/CLK0" logResource="mem/spi_slave/preload_miso/CLK0" locationPin="ILOGIC_X23Y48.CLK0" clockNet="sclk_BUFGP"/></twPinLimitRpt></twConst><twConst anchorID="55" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="TIMESPEC TS_clk_12mhz = PERIOD &quot;clk_12mhz&quot; 83.3333 ns HIGH 50 % INPUT_JITTER 0.01 ns;" ScopeName="">TS_clk_100mhz_i_clkfx = PERIOD TIMEGRP &quot;clk_100mhz_i_clkfx&quot; TS_clk_12mhz /         8.33333333 HIGH 50% INPUT_JITTER 0.01 ns;</twConstName><twItemCnt>999</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>461</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.772</twMinPer></twConstHead><twPathRptBanner iPaths="39" iCriticalPaths="0" sType="EndPoint">Paths for end point mem/afifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i (SLICE_X37Y41.AX), 39 paths
</twPathRptBanner><twPathRpt anchorID="56"><twConstPath anchorID="57" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.228</twSlack><twSrc BELType="FF">mem/addr_hold_7</twSrc><twDest BELType="FF">mem/afifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i</twDest><twTotPathDel>4.042</twTotPathDel><twClkSkew dest = "0.265" src = "0.354">0.089</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.010" fDCMJit="1.210" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.641</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mem/addr_hold_7</twSrc><twDest BELType='FF'>mem/afifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X48Y45.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fastclk</twSrcClk><twPathDel><twSite>SLICE_X48Y45.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>mem/addr_hold&lt;7&gt;</twComp><twBEL>mem/addr_hold_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y41.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.101</twDelInfo><twComp>mem/addr_hold&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y41.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mem/spi_slave/do_valid_B</twComp><twBEL>mem/fifo_wr_en1</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y41.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>mem/fifo_wr_en</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y41.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mem/spi_slave/do_valid_B</twComp><twBEL>mem/afifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y40.D1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.939</twDelInfo><twComp>mem/afifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y40.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>mem/fifo_empty</twComp><twBEL>mem/afifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/Mmux_going_empty_PWR_33_o_MUX_8_o17</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y41.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.475</twDelInfo><twComp>mem/afifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/going_empty_PWR_33_o_MUX_8_o</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y41.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>mem/afifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i</twComp><twBEL>mem/afifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i</twBEL></twPathDel><twLogDel>1.194</twLogDel><twRouteDel>2.848</twRouteDel><twTotDel>4.042</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">fastclk</twDestClk><twPctLog>29.5</twPctLog><twPctRoute>70.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="58"><twConstPath anchorID="59" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.290</twSlack><twSrc BELType="FF">mem/addr_hold_7</twSrc><twDest BELType="FF">mem/afifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i</twDest><twTotPathDel>3.980</twTotPathDel><twClkSkew dest = "0.265" src = "0.354">0.089</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.010" fDCMJit="1.210" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.641</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mem/addr_hold_7</twSrc><twDest BELType='FF'>mem/afifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X48Y45.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fastclk</twSrcClk><twPathDel><twSite>SLICE_X48Y45.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>mem/addr_hold&lt;7&gt;</twComp><twBEL>mem/addr_hold_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y41.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.101</twDelInfo><twComp>mem/addr_hold&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y41.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mem/spi_slave/do_valid_B</twComp><twBEL>mem/fifo_wr_en1</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y41.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>mem/fifo_wr_en</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y41.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mem/spi_slave/do_valid_B</twComp><twBEL>mem/afifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/Mmux_going_empty_PWR_33_o_MUX_8_o13_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y40.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.586</twDelInfo><twComp>mem/afifo/N12</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y40.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>mem/fifo_empty</twComp><twBEL>mem/afifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/Mmux_going_empty_PWR_33_o_MUX_8_o13</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y40.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>mem/afifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/Mmux_going_empty_PWR_33_o_MUX_8_o12</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y40.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>mem/fifo_empty</twComp><twBEL>mem/afifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/Mmux_going_empty_PWR_33_o_MUX_8_o17</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y41.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.475</twDelInfo><twComp>mem/afifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/going_empty_PWR_33_o_MUX_8_o</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y41.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>mem/afifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i</twComp><twBEL>mem/afifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i</twBEL></twPathDel><twLogDel>1.399</twLogDel><twRouteDel>2.581</twRouteDel><twTotDel>3.980</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">fastclk</twDestClk><twPctLog>35.2</twPctLog><twPctRoute>64.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="60"><twConstPath anchorID="61" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.600</twSlack><twSrc BELType="FF">mem/addr_rxd</twSrc><twDest BELType="FF">mem/afifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i</twDest><twTotPathDel>3.678</twTotPathDel><twClkSkew dest = "0.265" src = "0.346">0.081</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.010" fDCMJit="1.210" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.641</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mem/addr_rxd</twSrc><twDest BELType='FF'>mem/afifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X47Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fastclk</twSrcClk><twPathDel><twSite>SLICE_X47Y44.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>mem/addr_rxd</twComp><twBEL>mem/addr_rxd</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y41.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.754</twDelInfo><twComp>mem/addr_rxd</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y41.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mem/spi_slave/do_valid_B</twComp><twBEL>mem/fifo_wr_en1</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y41.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>mem/fifo_wr_en</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y41.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mem/spi_slave/do_valid_B</twComp><twBEL>mem/afifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y40.D1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.939</twDelInfo><twComp>mem/afifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y40.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>mem/fifo_empty</twComp><twBEL>mem/afifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/Mmux_going_empty_PWR_33_o_MUX_8_o17</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y41.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.475</twDelInfo><twComp>mem/afifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/going_empty_PWR_33_o_MUX_8_o</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y41.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>mem/afifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i</twComp><twBEL>mem/afifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i</twBEL></twPathDel><twLogDel>1.177</twLogDel><twRouteDel>2.501</twRouteDel><twTotDel>3.678</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">fastclk</twDestClk><twPctLog>32.0</twPctLog><twPctRoute>68.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point pcm_array_1_9 (SLICE_X39Y53.D4), 1 path
</twPathRptBanner><twPathRpt anchorID="62"><twConstPath anchorID="63" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.265</twSlack><twSrc BELType="RAM">mem/regs/Mram_regs</twSrc><twDest BELType="FF">pcm_array_1_9</twDest><twTotPathDel>3.989</twTotPathDel><twClkSkew dest = "0.445" src = "0.550">0.105</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.010" fDCMJit="1.210" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.641</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>mem/regs/Mram_regs</twSrc><twDest BELType='FF'>pcm_array_1_9</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB8_X2Y23.CLKBRDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fastclk</twSrcClk><twPathDel><twSite>RAMB8_X2Y23.DOBDO7</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">1.850</twDelInfo><twComp>mem/regs/Mram_regs</twComp><twBEL>mem/regs/Mram_regs</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y53.D4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.912</twDelInfo><twComp>rd_data&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y53.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.227</twDelInfo><twComp>pcm_array_1&lt;5&gt;</twComp><twBEL>rd_data&lt;7&gt;_rt</twBEL><twBEL>pcm_array_1_9</twBEL></twPathDel><twLogDel>2.077</twLogDel><twRouteDel>1.912</twRouteDel><twTotDel>3.989</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">fastclk</twDestClk><twPctLog>52.1</twPctLog><twPctRoute>47.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="17" iCriticalPaths="0" sType="EndPoint">Paths for end point mem/afifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i (SLICE_X34Y39.B6), 17 paths
</twPathRptBanner><twPathRpt anchorID="64"><twConstPath anchorID="65" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.312</twSlack><twSrc BELType="FF">mem/addr_hold_7</twSrc><twDest BELType="FF">mem/afifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i</twDest><twTotPathDel>3.941</twTotPathDel><twClkSkew dest = "0.248" src = "0.354">0.106</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.010" fDCMJit="1.210" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.641</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mem/addr_hold_7</twSrc><twDest BELType='FF'>mem/afifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X48Y45.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fastclk</twSrcClk><twPathDel><twSite>SLICE_X48Y45.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>mem/addr_hold&lt;7&gt;</twComp><twBEL>mem/addr_hold_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y41.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.101</twDelInfo><twComp>mem/addr_hold&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y41.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mem/spi_slave/do_valid_B</twComp><twBEL>mem/fifo_wr_en1</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y41.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>mem/fifo_wr_en</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y41.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mem/spi_slave/do_valid_B</twComp><twBEL>mem/afifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y39.A5</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.971</twDelInfo><twComp>mem/afifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y39.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>mem/afifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i</twComp><twBEL>mem/afifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/Mmux_ram_full_comb_GND_188_o_MUX_11_o13</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y39.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>mem/afifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/Mmux_ram_full_comb_GND_188_o_MUX_11_o12</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y39.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>mem/afifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i</twComp><twBEL>mem/afifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/Mmux_ram_full_comb_GND_188_o_MUX_11_o17</twBEL><twBEL>mem/afifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i</twBEL></twPathDel><twLogDel>1.418</twLogDel><twRouteDel>2.523</twRouteDel><twTotDel>3.941</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">fastclk</twDestClk><twPctLog>36.0</twPctLog><twPctRoute>64.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="66"><twConstPath anchorID="67" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.684</twSlack><twSrc BELType="FF">mem/addr_rxd</twSrc><twDest BELType="FF">mem/afifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i</twDest><twTotPathDel>3.577</twTotPathDel><twClkSkew dest = "0.248" src = "0.346">0.098</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.010" fDCMJit="1.210" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.641</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mem/addr_rxd</twSrc><twDest BELType='FF'>mem/afifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X47Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fastclk</twSrcClk><twPathDel><twSite>SLICE_X47Y44.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>mem/addr_rxd</twComp><twBEL>mem/addr_rxd</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y41.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.754</twDelInfo><twComp>mem/addr_rxd</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y41.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mem/spi_slave/do_valid_B</twComp><twBEL>mem/fifo_wr_en1</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y41.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>mem/fifo_wr_en</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y41.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mem/spi_slave/do_valid_B</twComp><twBEL>mem/afifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y39.A5</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.971</twDelInfo><twComp>mem/afifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y39.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>mem/afifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i</twComp><twBEL>mem/afifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/Mmux_ram_full_comb_GND_188_o_MUX_11_o13</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y39.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>mem/afifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/Mmux_ram_full_comb_GND_188_o_MUX_11_o12</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y39.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>mem/afifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i</twComp><twBEL>mem/afifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/Mmux_ram_full_comb_GND_188_o_MUX_11_o17</twBEL><twBEL>mem/afifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i</twBEL></twPathDel><twLogDel>1.401</twLogDel><twRouteDel>2.176</twRouteDel><twTotDel>3.577</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">fastclk</twDestClk><twPctLog>39.2</twPctLog><twPctRoute>60.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="68"><twConstPath anchorID="69" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.827</twSlack><twSrc BELType="FF">mem/spi_do_valid_delay</twSrc><twDest BELType="FF">mem/afifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i</twDest><twTotPathDel>3.473</twTotPathDel><twClkSkew dest = "0.248" src = "0.307">0.059</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.010" fDCMJit="1.210" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.641</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mem/spi_do_valid_delay</twSrc><twDest BELType='FF'>mem/afifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X43Y41.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fastclk</twSrcClk><twPathDel><twSite>SLICE_X43Y41.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>mem/spi_slave/do_valid_B</twComp><twBEL>mem/spi_do_valid_delay</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y41.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.650</twDelInfo><twComp>mem/spi_do_valid_delay</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y41.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mem/spi_slave/do_valid_B</twComp><twBEL>mem/fifo_wr_en1</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y41.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>mem/fifo_wr_en</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y41.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mem/spi_slave/do_valid_B</twComp><twBEL>mem/afifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y39.A5</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.971</twDelInfo><twComp>mem/afifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y39.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>mem/afifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i</twComp><twBEL>mem/afifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/Mmux_ram_full_comb_GND_188_o_MUX_11_o13</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y39.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>mem/afifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/Mmux_ram_full_comb_GND_188_o_MUX_11_o12</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y39.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>mem/afifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i</twComp><twBEL>mem/afifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/Mmux_ram_full_comb_GND_188_o_MUX_11_o17</twBEL><twBEL>mem/afifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i</twBEL></twPathDel><twLogDel>1.401</twLogDel><twRouteDel>2.072</twRouteDel><twTotDel>3.473</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">fastclk</twDestClk><twPctLog>40.3</twPctLog><twPctRoute>59.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clk_100mhz_i_clkfx = PERIOD TIMEGRP &quot;clk_100mhz_i_clkfx&quot; TS_clk_12mhz /
        8.33333333 HIGH 50% INPUT_JITTER 0.01 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem/regs/Mram_regs1 (RAMB8_X2Y22.ADDRBRDADDR8), 1 path
</twPathRptBanner><twPathRpt anchorID="70"><twConstPath anchorID="71" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.289</twSlack><twSrc BELType="FF">mem/addr_hold_5</twSrc><twDest BELType="RAM">mem/regs/Mram_regs1</twDest><twTotPathDel>0.299</twTotPathDel><twClkSkew dest = "0.180" src = "0.170">-0.010</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="24" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>mem/addr_hold_5</twSrc><twDest BELType='RAM'>mem/regs/Mram_regs1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X48Y45.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fastclk</twSrcClk><twPathDel><twSite>SLICE_X48Y45.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>mem/addr_hold&lt;7&gt;</twComp><twBEL>mem/addr_hold_5</twBEL></twPathDel><twPathDel><twSite>RAMB8_X2Y22.ADDRBRDADDR8</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.165</twDelInfo><twComp>mem/addr_hold&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB8_X2Y22.CLKBRDCLK</twSite><twDelType>Trckc_ADDRB</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>mem/regs/Mram_regs1</twComp><twBEL>mem/regs/Mram_regs1</twBEL></twPathDel><twLogDel>0.134</twLogDel><twRouteDel>0.165</twRouteDel><twTotDel>0.299</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">fastclk</twDestClk><twPctLog>44.8</twPctLog><twPctRoute>55.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem/afifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAMB8_X2Y21.DIBDI0), 1 path
</twPathRptBanner><twPathRpt anchorID="72"><twConstPath anchorID="73" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.310</twSlack><twSrc BELType="FF">mem/addr_hold_0</twSrc><twDest BELType="RAM">mem/afifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twDest><twTotPathDel>0.314</twTotPathDel><twClkSkew dest = "0.173" src = "0.169">-0.004</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>mem/addr_hold_0</twSrc><twDest BELType='RAM'>mem/afifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X48Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fastclk</twSrcClk><twPathDel><twSite>SLICE_X48Y44.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>mem/addr_hold&lt;3&gt;</twComp><twBEL>mem/addr_hold_0</twBEL></twPathDel><twPathDel><twSite>RAMB8_X2Y21.DIBDI0</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.167</twDelInfo><twComp>mem/addr_hold&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB8_X2Y21.CLKAWRCLK</twSite><twDelType>Trckd_DIB</twDelType><twDelInfo twEdge="twFalling">-0.053</twDelInfo><twComp>mem/afifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twComp><twBEL>mem/afifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twBEL></twPathDel><twLogDel>0.147</twLogDel><twRouteDel>0.167</twRouteDel><twTotDel>0.314</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">fastclk</twDestClk><twPctLog>46.8</twPctLog><twPctRoute>53.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem/spi_slave/Mshreg_do_valid_D (SLICE_X42Y41.AI), 1 path
</twPathRptBanner><twPathRpt anchorID="74"><twConstPath anchorID="75" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.345</twSlack><twSrc BELType="FF">mem/spi_slave/do_valid_B</twSrc><twDest BELType="FF">mem/spi_slave/Mshreg_do_valid_D</twDest><twTotPathDel>0.347</twTotPathDel><twClkSkew dest = "0.039" src = "0.037">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>mem/spi_slave/do_valid_B</twSrc><twDest BELType='FF'>mem/spi_slave/Mshreg_do_valid_D</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X43Y41.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fastclk</twSrcClk><twPathDel><twSite>SLICE_X43Y41.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>mem/spi_slave/do_valid_B</twComp><twBEL>mem/spi_slave/do_valid_B</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y41.AI</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.119</twDelInfo><twComp>mem/spi_slave/do_valid_B</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X42Y41.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">0.030</twDelInfo><twComp>mem/spi_slave/do_valid_D</twComp><twBEL>mem/spi_slave/Mshreg_do_valid_D</twBEL></twPathDel><twLogDel>0.228</twLogDel><twRouteDel>0.119</twRouteDel><twTotDel>0.347</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">fastclk</twDestClk><twPctLog>65.7</twPctLog><twPctRoute>34.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="76"><twPinLimitBanner>Component Switching Limit Checks: TS_clk_100mhz_i_clkfx = PERIOD TIMEGRP &quot;clk_100mhz_i_clkfx&quot; TS_clk_12mhz /
        8.33333333 HIGH 50% INPUT_JITTER 0.01 ns;</twPinLimitBanner><twPinLimit anchorID="77" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="6.876" period="10.000" constraintValue="10.000" deviceLimit="3.124" freqLimit="320.102" physResource="mem/regs/Mram_regs1/CLKAWRCLK" logResource="mem/regs/Mram_regs1/CLKAWRCLK" locationPin="RAMB8_X2Y22.CLKAWRCLK" clockNet="fastclk"/><twPinLimit anchorID="78" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="6.876" period="10.000" constraintValue="10.000" deviceLimit="3.124" freqLimit="320.102" physResource="mem/regs/Mram_regs1/CLKBRDCLK" logResource="mem/regs/Mram_regs1/CLKBRDCLK" locationPin="RAMB8_X2Y22.CLKBRDCLK" clockNet="fastclk"/><twPinLimit anchorID="79" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="6.876" period="10.000" constraintValue="10.000" deviceLimit="3.124" freqLimit="320.102" physResource="mem/regs/Mram_regs/CLKAWRCLK" logResource="mem/regs/Mram_regs/CLKAWRCLK" locationPin="RAMB8_X2Y23.CLKAWRCLK" clockNet="fastclk"/></twPinLimitRpt></twConst><twConstRollupTable uID="2" anchorID="80"><twConstRollup name="TS_clk_12mhz" fullName="TS_clk_12mhz = PERIOD TIMEGRP &quot;clk_12mhz&quot; 83.3333 ns HIGH 50% INPUT_JITTER         0.01 ns;" type="origin" depth="0" requirement="83.333" prefType="period" actual="32.000" actualRollup="39.767" errors="0" errorRollup="0" items="0" itemsRollup="999"/><twConstRollup name="TS_clk_100mhz_i_clkfx" fullName="TS_clk_100mhz_i_clkfx = PERIOD TIMEGRP &quot;clk_100mhz_i_clkfx&quot; TS_clk_12mhz /         8.33333333 HIGH 50% INPUT_JITTER 0.01 ns;" type="child" depth="1" requirement="10.000" prefType="period" actual="4.772" actualRollup="N/A" errors="0" errorRollup="0" items="999" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="81">0</twUnmetConstCnt><twDataSheet anchorID="82" twNameLen="15"><twClk2SUList anchorID="83" twDestWidth="9"><twDest>clk_12mhz</twDest><twClk2SU><twSrc>clk_12mhz</twSrc><twRiseRise>4.772</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="84" twDestWidth="4"><twDest>sclk</twDest><twClk2SU><twSrc>sclk</twSrc><twRiseRise>3.725</twRiseRise><twRiseFall>1.746</twRiseFall><twFallFall>1.053</twFallFall></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="85"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>2544</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>953</twConnCnt></twConstCov><twStats anchorID="86"><twMinPer>32.000</twMinPer><twFootnote number="1" /><twMaxFreq>31.250</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Sat Nov 10 15:31:48 2012 </twTimestamp></twFoot><twClientInfo anchorID="87"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 320 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
