set_property SRC_FILE_INFO {cfile:c:/Users/chenya26/fix_cam/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.xdc rfile:../image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.xdc id:1 order:EARLY scoped_inst:design_1_i/mdm_1/U0} [current_design]
set_property SRC_FILE_INFO {cfile:c:/Users/chenya26/fix_cam/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc rfile:../image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc id:2 order:EARLY scoped_inst:design_1_i/clk_wiz_1/inst} [current_design]
set_property SRC_FILE_INFO {cfile:c:/Users/chenya26/fix_cam/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/constraints/design_1_mig_7series_0_0.xdc rfile:../image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/constraints/design_1_mig_7series_0_0.xdc id:3 order:EARLY scoped_inst:design_1_i/mig_7series_0} [current_design]
set_property SRC_FILE_INFO {cfile:c:/Users/chenya26/fix_cam/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_ov7670_top_0_1/clk_wiz_0/clk_wiz_0.xdc rfile:../image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_ov7670_top_0_1/clk_wiz_0/clk_wiz_0.xdc id:4 order:EARLY scoped_inst:design_1_i/ov7670_top_0/inst/u_clock/inst} [current_design]
set_property SRC_FILE_INFO {cfile:c:/Users/chenya26/fix_cam/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0.xdc rfile:../image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0.xdc id:5 order:EARLY scoped_inst:design_1_i/microblaze_0/U0} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Users/chenya26/fix_cam/filter_vga_rc/pin_constraints.xdc rfile:../pin_constraints.xdc id:6} [current_design]
set_property SRC_FILE_INFO {cfile:c:/Users/chenya26/fix_cam/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0_clocks.xdc rfile:../image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0_clocks.xdc id:7 order:LATE scoped_inst:design_1_i/axis_data_fifo_0/inst} [current_design]
set_property SRC_FILE_INFO {cfile:c:/Users/chenya26/fix_cam/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0_clocks.xdc rfile:../image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0_clocks.xdc id:8 order:LATE scoped_inst:design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst} [current_design]
set_property src_info {type:SCOPED_XDC file:1 line:57 export:INPUT save:INPUT read:READ} [current_design]
set_ip_msg_config -idlist { CDC-1 CDCM-1 REQP-1851 TIMING-2 TIMING-4 TIMING-9 TIMING-10 TIMING-14 }
set_property src_info {type:SCOPED_XDC file:2 line:57 export:INPUT save:INPUT read:READ} [current_design]
set_input_jitter [get_clocks -of_objects [get_ports clk_in1]] 0.1
set_property src_info {type:SCOPED_XDC file:3 line:284 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC PHASER_OUT_PHY_X1Y7 [get_cells  -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out}]
set_property src_info {type:SCOPED_XDC file:3 line:285 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC PHASER_OUT_PHY_X1Y5 [get_cells  -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out}]
set_property src_info {type:SCOPED_XDC file:3 line:286 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC PHASER_OUT_PHY_X1Y6 [get_cells  -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out}]
set_property src_info {type:SCOPED_XDC file:3 line:287 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC PHASER_OUT_PHY_X1Y4 [get_cells  -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out}]
set_property src_info {type:SCOPED_XDC file:3 line:291 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC PHASER_IN_PHY_X1Y6 [get_cells  -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in}]
set_property src_info {type:SCOPED_XDC file:3 line:292 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC PHASER_IN_PHY_X1Y4 [get_cells  -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in}]
set_property src_info {type:SCOPED_XDC file:3 line:296 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC OUT_FIFO_X1Y7 [get_cells  -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo}]
set_property src_info {type:SCOPED_XDC file:3 line:297 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC OUT_FIFO_X1Y5 [get_cells  -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo}]
set_property src_info {type:SCOPED_XDC file:3 line:298 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC OUT_FIFO_X1Y6 [get_cells  -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo}]
set_property src_info {type:SCOPED_XDC file:3 line:299 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC OUT_FIFO_X1Y4 [get_cells  -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo}]
set_property src_info {type:SCOPED_XDC file:3 line:301 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC IN_FIFO_X1Y6 [get_cells  -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo}]
set_property src_info {type:SCOPED_XDC file:3 line:302 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC IN_FIFO_X1Y4 [get_cells  -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo}]
set_property src_info {type:SCOPED_XDC file:3 line:304 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC PHY_CONTROL_X1Y1 [get_cells  -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i}]
set_property src_info {type:SCOPED_XDC file:3 line:306 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC PHASER_REF_X1Y1 [get_cells  -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/phaser_ref_i}]
set_property src_info {type:SCOPED_XDC file:3 line:308 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC OLOGIC_X1Y81 [get_cells  -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/*slave_ts}]
set_property src_info {type:SCOPED_XDC file:3 line:309 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC OLOGIC_X1Y57 [get_cells  -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/*slave_ts}]
set_property src_info {type:SCOPED_XDC file:3 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC PLLE2_ADV_X1Y1 [get_cells -hier -filter {NAME =~ */u_ddr2_infrastructure/plle2_i}]
set_property src_info {type:SCOPED_XDC file:3 line:312 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC MMCME2_ADV_X1Y1 [get_cells -hier -filter {NAME =~ */u_ddr2_infrastructure/gen_mmcm.mmcm_i}]
set_property src_info {type:SCOPED_XDC file:3 line:328 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -datapath_only -from [get_cells -hier -filter {NAME =~ *temp_mon_enabled.u_tempmon/* && IS_SEQUENTIAL}] -to [get_cells -hier -filter {NAME =~ *temp_mon_enabled.u_tempmon/device_temp_sync_r1*}] 20
set_property src_info {type:SCOPED_XDC file:3 line:329 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells -hier *rstdiv0_sync_r1_reg*] -to [get_pins -filter {NAME =~ */RESET} -of [get_cells -hier -filter {REF_NAME == PHY_CONTROL}]] -datapath_only 5
set_property src_info {type:SCOPED_XDC file:3 line:332 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -datapath_only -from [get_cells -hier -filter {NAME =~ *ddr2_infrastructure/rstdiv0_sync_r1_reg*}] -to [get_cells -hier -filter {NAME =~ *temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1*}] 20
set_property src_info {type:SCOPED_XDC file:4 line:57 export:INPUT save:INPUT read:READ} [current_design]
set_input_jitter [get_clocks -of_objects [get_ports clk_in1]] 0.1
set_property src_info {type:SCOPED_XDC file:5 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_ip_msg_config -idlist { DPOP-3 PDCN-1569 CDC-1 CDC-4 CDC-7 TIMING-9 TIMING-10 }
set_property src_info {type:XDC file:6 line:136 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_1/probe0 [get_nets [list {design_1_i/axis_data_fifo_2_m_axis_tdata[0]} {design_1_i/axis_data_fifo_2_m_axis_tdata[1]} {design_1_i/axis_data_fifo_2_m_axis_tdata[2]} {design_1_i/axis_data_fifo_2_m_axis_tdata[3]} {design_1_i/axis_data_fifo_2_m_axis_tdata[4]} {design_1_i/axis_data_fifo_2_m_axis_tdata[5]} {design_1_i/axis_data_fifo_2_m_axis_tdata[6]} {design_1_i/axis_data_fifo_2_m_axis_tdata[7]} {design_1_i/axis_data_fifo_2_m_axis_tdata[8]} {design_1_i/axis_data_fifo_2_m_axis_tdata[9]} {design_1_i/axis_data_fifo_2_m_axis_tdata[10]} {design_1_i/axis_data_fifo_2_m_axis_tdata[11]} {design_1_i/axis_data_fifo_2_m_axis_tdata[12]} {design_1_i/axis_data_fifo_2_m_axis_tdata[13]} {design_1_i/axis_data_fifo_2_m_axis_tdata[14]} {design_1_i/axis_data_fifo_2_m_axis_tdata[15]} {design_1_i/axis_data_fifo_2_m_axis_tdata[16]} {design_1_i/axis_data_fifo_2_m_axis_tdata[17]} {design_1_i/axis_data_fifo_2_m_axis_tdata[18]} {design_1_i/axis_data_fifo_2_m_axis_tdata[19]} {design_1_i/axis_data_fifo_2_m_axis_tdata[20]} {design_1_i/axis_data_fifo_2_m_axis_tdata[21]} {design_1_i/axis_data_fifo_2_m_axis_tdata[22]} {design_1_i/axis_data_fifo_2_m_axis_tdata[23]} {design_1_i/axis_data_fifo_2_m_axis_tdata[24]} {design_1_i/axis_data_fifo_2_m_axis_tdata[25]} {design_1_i/axis_data_fifo_2_m_axis_tdata[26]} {design_1_i/axis_data_fifo_2_m_axis_tdata[27]} {design_1_i/axis_data_fifo_2_m_axis_tdata[28]} {design_1_i/axis_data_fifo_2_m_axis_tdata[29]} {design_1_i/axis_data_fifo_2_m_axis_tdata[30]} {design_1_i/axis_data_fifo_2_m_axis_tdata[31]}]]
set_property src_info {type:XDC file:6 line:137 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe1 [get_nets [list {design_1_i/axis_data_fifo_1_m_axis_tdata[0]} {design_1_i/axis_data_fifo_1_m_axis_tdata[1]} {design_1_i/axis_data_fifo_1_m_axis_tdata[2]} {design_1_i/axis_data_fifo_1_m_axis_tdata[3]} {design_1_i/axis_data_fifo_1_m_axis_tdata[4]} {design_1_i/axis_data_fifo_1_m_axis_tdata[5]} {design_1_i/axis_data_fifo_1_m_axis_tdata[6]} {design_1_i/axis_data_fifo_1_m_axis_tdata[7]} {design_1_i/axis_data_fifo_1_m_axis_tdata[8]} {design_1_i/axis_data_fifo_1_m_axis_tdata[9]} {design_1_i/axis_data_fifo_1_m_axis_tdata[10]} {design_1_i/axis_data_fifo_1_m_axis_tdata[11]} {design_1_i/axis_data_fifo_1_m_axis_tdata[12]} {design_1_i/axis_data_fifo_1_m_axis_tdata[13]} {design_1_i/axis_data_fifo_1_m_axis_tdata[14]} {design_1_i/axis_data_fifo_1_m_axis_tdata[15]} {design_1_i/axis_data_fifo_1_m_axis_tdata[16]} {design_1_i/axis_data_fifo_1_m_axis_tdata[17]} {design_1_i/axis_data_fifo_1_m_axis_tdata[18]} {design_1_i/axis_data_fifo_1_m_axis_tdata[19]} {design_1_i/axis_data_fifo_1_m_axis_tdata[20]} {design_1_i/axis_data_fifo_1_m_axis_tdata[21]} {design_1_i/axis_data_fifo_1_m_axis_tdata[22]} {design_1_i/axis_data_fifo_1_m_axis_tdata[23]} {design_1_i/axis_data_fifo_1_m_axis_tdata[24]} {design_1_i/axis_data_fifo_1_m_axis_tdata[25]} {design_1_i/axis_data_fifo_1_m_axis_tdata[26]} {design_1_i/axis_data_fifo_1_m_axis_tdata[27]} {design_1_i/axis_data_fifo_1_m_axis_tdata[28]} {design_1_i/axis_data_fifo_1_m_axis_tdata[29]} {design_1_i/axis_data_fifo_1_m_axis_tdata[30]} {design_1_i/axis_data_fifo_1_m_axis_tdata[31]}]]
set_property src_info {type:XDC file:6 line:138 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe2 [get_nets [list {design_1_i/pixel_out[0]} {design_1_i/pixel_out[1]} {design_1_i/pixel_out[2]} {design_1_i/pixel_out[3]} {design_1_i/pixel_out[4]} {design_1_i/pixel_out[5]} {design_1_i/pixel_out[6]} {design_1_i/pixel_out[7]} {design_1_i/pixel_out[8]} {design_1_i/pixel_out[9]} {design_1_i/pixel_out[10]} {design_1_i/pixel_out[11]} {design_1_i/pixel_out[12]} {design_1_i/pixel_out[13]} {design_1_i/pixel_out[14]} {design_1_i/pixel_out[15]} {design_1_i/pixel_out[16]} {design_1_i/pixel_out[17]} {design_1_i/pixel_out[18]} {design_1_i/pixel_out[19]} {design_1_i/pixel_out[20]} {design_1_i/pixel_out[21]} {design_1_i/pixel_out[22]} {design_1_i/pixel_out[23]}]]
set_property src_info {type:XDC file:6 line:139 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe7 [get_nets [list design_1_i/axis_data_fifo_1_m_axis_tvalid]]
set_property src_info {type:XDC file:6 line:140 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe8 [get_nets [list design_1_i/image_filter_0_tready]]
set_property src_info {type:XDC file:6 line:141 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_1/probe1 [get_nets [list design_1_i/vga640x480_0_fsync]]
set_property src_info {type:XDC file:6 line:143 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe28 [get_nets [list design_1_i/image_filter_top_0_tlast]]
set_property src_info {type:XDC file:6 line:147 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe0 [get_nets [list {design_1_i/axi_vdma_0_M_AXIS_MM2S_TDATA[0]} {design_1_i/axi_vdma_0_M_AXIS_MM2S_TDATA[1]} {design_1_i/axi_vdma_0_M_AXIS_MM2S_TDATA[2]} {design_1_i/axi_vdma_0_M_AXIS_MM2S_TDATA[3]} {design_1_i/axi_vdma_0_M_AXIS_MM2S_TDATA[4]} {design_1_i/axi_vdma_0_M_AXIS_MM2S_TDATA[5]} {design_1_i/axi_vdma_0_M_AXIS_MM2S_TDATA[6]} {design_1_i/axi_vdma_0_M_AXIS_MM2S_TDATA[7]} {design_1_i/axi_vdma_0_M_AXIS_MM2S_TDATA[8]} {design_1_i/axi_vdma_0_M_AXIS_MM2S_TDATA[9]} {design_1_i/axi_vdma_0_M_AXIS_MM2S_TDATA[10]} {design_1_i/axi_vdma_0_M_AXIS_MM2S_TDATA[11]} {design_1_i/axi_vdma_0_M_AXIS_MM2S_TDATA[12]} {design_1_i/axi_vdma_0_M_AXIS_MM2S_TDATA[13]} {design_1_i/axi_vdma_0_M_AXIS_MM2S_TDATA[14]} {design_1_i/axi_vdma_0_M_AXIS_MM2S_TDATA[15]} {design_1_i/axi_vdma_0_M_AXIS_MM2S_TDATA[16]} {design_1_i/axi_vdma_0_M_AXIS_MM2S_TDATA[17]} {design_1_i/axi_vdma_0_M_AXIS_MM2S_TDATA[18]} {design_1_i/axi_vdma_0_M_AXIS_MM2S_TDATA[19]} {design_1_i/axi_vdma_0_M_AXIS_MM2S_TDATA[20]} {design_1_i/axi_vdma_0_M_AXIS_MM2S_TDATA[21]} {design_1_i/axi_vdma_0_M_AXIS_MM2S_TDATA[22]} {design_1_i/axi_vdma_0_M_AXIS_MM2S_TDATA[23]} {design_1_i/axi_vdma_0_M_AXIS_MM2S_TDATA[24]} {design_1_i/axi_vdma_0_M_AXIS_MM2S_TDATA[25]} {design_1_i/axi_vdma_0_M_AXIS_MM2S_TDATA[26]} {design_1_i/axi_vdma_0_M_AXIS_MM2S_TDATA[27]} {design_1_i/axi_vdma_0_M_AXIS_MM2S_TDATA[28]} {design_1_i/axi_vdma_0_M_AXIS_MM2S_TDATA[29]} {design_1_i/axi_vdma_0_M_AXIS_MM2S_TDATA[30]} {design_1_i/axi_vdma_0_M_AXIS_MM2S_TDATA[31]}]]
set_property src_info {type:XDC file:6 line:148 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe7 [get_nets [list {design_1_i/axis_data_fifo_1_M_AXIS_TDATA[0]} {design_1_i/axis_data_fifo_1_M_AXIS_TDATA[1]} {design_1_i/axis_data_fifo_1_M_AXIS_TDATA[2]} {design_1_i/axis_data_fifo_1_M_AXIS_TDATA[3]} {design_1_i/axis_data_fifo_1_M_AXIS_TDATA[4]} {design_1_i/axis_data_fifo_1_M_AXIS_TDATA[5]} {design_1_i/axis_data_fifo_1_M_AXIS_TDATA[6]} {design_1_i/axis_data_fifo_1_M_AXIS_TDATA[7]} {design_1_i/axis_data_fifo_1_M_AXIS_TDATA[8]} {design_1_i/axis_data_fifo_1_M_AXIS_TDATA[9]} {design_1_i/axis_data_fifo_1_M_AXIS_TDATA[10]} {design_1_i/axis_data_fifo_1_M_AXIS_TDATA[11]} {design_1_i/axis_data_fifo_1_M_AXIS_TDATA[12]} {design_1_i/axis_data_fifo_1_M_AXIS_TDATA[13]} {design_1_i/axis_data_fifo_1_M_AXIS_TDATA[14]} {design_1_i/axis_data_fifo_1_M_AXIS_TDATA[15]} {design_1_i/axis_data_fifo_1_M_AXIS_TDATA[16]} {design_1_i/axis_data_fifo_1_M_AXIS_TDATA[17]} {design_1_i/axis_data_fifo_1_M_AXIS_TDATA[18]} {design_1_i/axis_data_fifo_1_M_AXIS_TDATA[19]} {design_1_i/axis_data_fifo_1_M_AXIS_TDATA[20]} {design_1_i/axis_data_fifo_1_M_AXIS_TDATA[21]} {design_1_i/axis_data_fifo_1_M_AXIS_TDATA[22]} {design_1_i/axis_data_fifo_1_M_AXIS_TDATA[23]} {design_1_i/axis_data_fifo_1_M_AXIS_TDATA[24]} {design_1_i/axis_data_fifo_1_M_AXIS_TDATA[25]} {design_1_i/axis_data_fifo_1_M_AXIS_TDATA[26]} {design_1_i/axis_data_fifo_1_M_AXIS_TDATA[27]} {design_1_i/axis_data_fifo_1_M_AXIS_TDATA[28]} {design_1_i/axis_data_fifo_1_M_AXIS_TDATA[29]} {design_1_i/axis_data_fifo_1_M_AXIS_TDATA[30]} {design_1_i/axis_data_fifo_1_M_AXIS_TDATA[31]}]]
set_property src_info {type:XDC file:6 line:149 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe8 [get_nets [list {design_1_i/axis_data_fifo_2_M_AXIS_TDATA[0]} {design_1_i/axis_data_fifo_2_M_AXIS_TDATA[1]} {design_1_i/axis_data_fifo_2_M_AXIS_TDATA[2]} {design_1_i/axis_data_fifo_2_M_AXIS_TDATA[3]} {design_1_i/axis_data_fifo_2_M_AXIS_TDATA[4]} {design_1_i/axis_data_fifo_2_M_AXIS_TDATA[5]} {design_1_i/axis_data_fifo_2_M_AXIS_TDATA[6]} {design_1_i/axis_data_fifo_2_M_AXIS_TDATA[7]} {design_1_i/axis_data_fifo_2_M_AXIS_TDATA[8]} {design_1_i/axis_data_fifo_2_M_AXIS_TDATA[9]} {design_1_i/axis_data_fifo_2_M_AXIS_TDATA[10]} {design_1_i/axis_data_fifo_2_M_AXIS_TDATA[11]} {design_1_i/axis_data_fifo_2_M_AXIS_TDATA[12]} {design_1_i/axis_data_fifo_2_M_AXIS_TDATA[13]} {design_1_i/axis_data_fifo_2_M_AXIS_TDATA[14]} {design_1_i/axis_data_fifo_2_M_AXIS_TDATA[15]} {design_1_i/axis_data_fifo_2_M_AXIS_TDATA[16]} {design_1_i/axis_data_fifo_2_M_AXIS_TDATA[17]} {design_1_i/axis_data_fifo_2_M_AXIS_TDATA[18]} {design_1_i/axis_data_fifo_2_M_AXIS_TDATA[19]} {design_1_i/axis_data_fifo_2_M_AXIS_TDATA[20]} {design_1_i/axis_data_fifo_2_M_AXIS_TDATA[21]} {design_1_i/axis_data_fifo_2_M_AXIS_TDATA[22]} {design_1_i/axis_data_fifo_2_M_AXIS_TDATA[23]} {design_1_i/axis_data_fifo_2_M_AXIS_TDATA[24]} {design_1_i/axis_data_fifo_2_M_AXIS_TDATA[25]} {design_1_i/axis_data_fifo_2_M_AXIS_TDATA[26]} {design_1_i/axis_data_fifo_2_M_AXIS_TDATA[27]} {design_1_i/axis_data_fifo_2_M_AXIS_TDATA[28]} {design_1_i/axis_data_fifo_2_M_AXIS_TDATA[29]} {design_1_i/axis_data_fifo_2_M_AXIS_TDATA[30]} {design_1_i/axis_data_fifo_2_M_AXIS_TDATA[31]}]]
set_property src_info {type:XDC file:6 line:150 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe9 [get_nets [list {design_1_i/axis_data_fifo_2_M_AXIS_TKEEP[0]} {design_1_i/axis_data_fifo_2_M_AXIS_TKEEP[1]} {design_1_i/axis_data_fifo_2_M_AXIS_TKEEP[2]} {design_1_i/axis_data_fifo_2_M_AXIS_TKEEP[3]}]]
set_property src_info {type:XDC file:6 line:151 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe15 [get_nets [list design_1_i/axi_vdma_0_M_AXIS_MM2S_TLAST]]
set_property src_info {type:XDC file:6 line:152 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe16 [get_nets [list design_1_i/axi_vdma_0_M_AXIS_MM2S_TREADY]]
set_property src_info {type:XDC file:6 line:153 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe17 [get_nets [list design_1_i/axi_vdma_0_M_AXIS_MM2S_TUSER]]
set_property src_info {type:XDC file:6 line:154 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe18 [get_nets [list design_1_i/axi_vdma_0_M_AXIS_MM2S_TVALID]]
set_property src_info {type:XDC file:6 line:155 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe26 [get_nets [list design_1_i/axis_data_fifo_1_M_AXIS_TREADY]]
set_property src_info {type:XDC file:6 line:156 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe27 [get_nets [list design_1_i/axis_data_fifo_1_M_AXIS_TVALID]]
set_property src_info {type:XDC file:6 line:157 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe28 [get_nets [list design_1_i/axis_data_fifo_2_M_AXIS_TLAST]]
set_property src_info {type:XDC file:6 line:158 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe29 [get_nets [list design_1_i/axis_data_fifo_2_M_AXIS_TREADY]]
set_property src_info {type:XDC file:6 line:159 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe30 [get_nets [list design_1_i/axis_data_fifo_2_M_AXIS_TUSER]]
set_property src_info {type:XDC file:6 line:160 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe31 [get_nets [list design_1_i/axis_data_fifo_2_M_AXIS_TVALID]]
set_property src_info {type:XDC file:6 line:161 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe32 [get_nets [list design_1_i/axis_data_fifo_2_s_axis_tready]]
set_property src_info {type:XDC file:6 line:164 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_1/probe0 [get_nets [list {design_1_i/vga640x480_0_blue[0]} {design_1_i/vga640x480_0_blue[1]} {design_1_i/vga640x480_0_blue[2]} {design_1_i/vga640x480_0_blue[3]}]]
set_property src_info {type:XDC file:6 line:165 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_1/probe1 [get_nets [list {design_1_i/vga640x480_0_green[0]} {design_1_i/vga640x480_0_green[1]} {design_1_i/vga640x480_0_green[2]} {design_1_i/vga640x480_0_green[3]}]]
set_property src_info {type:XDC file:6 line:166 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_1/probe2 [get_nets [list {design_1_i/vga640x480_0_red[0]} {design_1_i/vga640x480_0_red[1]} {design_1_i/vga640x480_0_red[2]} {design_1_i/vga640x480_0_red[3]}]]
set_property src_info {type:XDC file:6 line:167 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_1/probe5 [get_nets [list design_1_i/vga640x480_0_hsync]]
set_property src_info {type:XDC file:6 line:168 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_1/probe7 [get_nets [list design_1_i/vga640x480_0_vsync]]
set_property src_info {type:SCOPED_XDC file:7 line:60 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[*]] -to [get_cells gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[*].wr_stg_inst/Q_reg_reg[*]] -datapath_only [get_property -min PERIOD [get_clocks -of_objects [get_pins design_1_i/axis_data_fifo_0/inst/m_axis_aclk]]]
set_property src_info {type:SCOPED_XDC file:7 line:62 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[*]] -to [get_cells gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[*].rd_stg_inst/Q_reg_reg[*]] -datapath_only [get_property -min PERIOD [get_clocks -of_objects [get_pins design_1_i/axis_data_fifo_0/inst/s_axis_aclk]]]
set_property src_info {type:SCOPED_XDC file:8 line:20 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [filter [all_fanout -from [get_ports s_axi_aclk] -flat -endpoints_only] {IS_LEAF}] -to [filter [all_fanout -from [get_ports m_axi_aclk] -flat -only_cells] {IS_SEQUENTIAL && (NAME !~ *dout_i_reg[*])}] -datapath_only [get_property -min PERIOD [get_clocks -of_objects [get_pins design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/s_axi_aclk]]]
set_property src_info {type:SCOPED_XDC file:8 line:21 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [filter [all_fanout -from [get_ports m_axi_aclk] -flat -endpoints_only] {IS_LEAF}] -to [filter [all_fanout -from [get_ports s_axi_aclk] -flat -only_cells] {IS_SEQUENTIAL && (NAME !~ *dout_i_reg[*])}] -datapath_only [get_property -min PERIOD [get_clocks -of_objects [get_pins design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/m_axi_aclk]]]
set_property src_info {type:SCOPED_XDC file:8 line:22 export:INPUT save:INPUT read:READ} [current_design]
set_disable_timing -from CLK -to O [filter [all_fanout -from [get_ports s_axi_aclk] -flat -endpoints_only -only_cells] {PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==LUTRAM}]
set_property src_info {type:SCOPED_XDC file:8 line:23 export:INPUT save:INPUT read:READ} [current_design]
set_disable_timing -from CLK -to O [filter [all_fanout -from [get_ports m_axi_aclk] -flat -endpoints_only -only_cells] {PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==LUTRAM}]
