<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p733" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_733{left:775px;bottom:68px;letter-spacing:0.1px;}
#t2_733{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_733{left:684px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_733{left:96px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t5_733{left:96px;bottom:1071px;letter-spacing:-0.26px;word-spacing:-0.3px;}
#t6_733{left:70px;bottom:1045px;}
#t7_733{left:96px;bottom:1048px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#t8_733{left:96px;bottom:1031px;letter-spacing:-0.13px;word-spacing:-1.27px;}
#t9_733{left:96px;bottom:1014px;letter-spacing:-0.13px;word-spacing:-0.5px;}
#ta_733{left:96px;bottom:998px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#tb_733{left:96px;bottom:981px;letter-spacing:-0.25px;word-spacing:-0.3px;}
#tc_733{left:70px;bottom:954px;}
#td_733{left:96px;bottom:958px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#te_733{left:96px;bottom:941px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tf_733{left:96px;bottom:924px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tg_733{left:96px;bottom:907px;letter-spacing:-0.17px;word-spacing:-0.42px;}
#th_733{left:96px;bottom:891px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#ti_733{left:441px;bottom:851px;letter-spacing:-0.13px;}
#tj_733{left:124px;bottom:830px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tk_733{left:124px;bottom:813px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tl_733{left:124px;bottom:796px;letter-spacing:-0.15px;word-spacing:-1.36px;}
#tm_733{left:124px;bottom:779px;letter-spacing:-0.14px;}
#tn_733{left:70px;bottom:733px;letter-spacing:0.13px;}
#to_733{left:156px;bottom:733px;letter-spacing:0.13px;}
#tp_733{left:70px;bottom:709px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tq_733{left:70px;bottom:692px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#tr_733{left:70px;bottom:675px;letter-spacing:-0.16px;word-spacing:-0.96px;}
#ts_733{left:70px;bottom:658px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tt_733{left:70px;bottom:642px;letter-spacing:-0.13px;}
#tu_733{left:70px;bottom:617px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#tv_733{left:70px;bottom:600px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tw_733{left:70px;bottom:584px;letter-spacing:-0.15px;word-spacing:-1.06px;}
#tx_733{left:70px;bottom:567px;letter-spacing:-0.14px;word-spacing:-0.33px;}
#ty_733{left:70px;bottom:542px;letter-spacing:-0.14px;word-spacing:-0.75px;}
#tz_733{left:70px;bottom:525px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t10_733{left:70px;bottom:509px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t11_733{left:70px;bottom:171px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t12_733{left:70px;bottom:155px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t13_733{left:70px;bottom:138px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t14_733{left:289px;bottom:223px;letter-spacing:0.13px;word-spacing:-0.08px;}
#t15_733{left:390px;bottom:223px;letter-spacing:0.14px;word-spacing:0.02px;}
#t16_733{left:225px;bottom:384px;letter-spacing:-0.19px;word-spacing:0.05px;}
#t17_733{left:225px;bottom:370px;letter-spacing:-0.19px;word-spacing:0.05px;}
#t18_733{left:582px;bottom:457px;letter-spacing:6.6px;}
#t19_733{left:686px;bottom:457px;}
#t1a_733{left:225px;bottom:355px;letter-spacing:-0.19px;word-spacing:0.05px;}
#t1b_733{left:446px;bottom:458px;letter-spacing:-0.61px;}
#t1c_733{left:643px;bottom:457px;}
#t1d_733{left:430px;bottom:458px;letter-spacing:-0.52px;}
#t1e_733{left:670px;bottom:457px;}
#t1f_733{left:296px;bottom:262px;letter-spacing:0.11px;}
#t1g_733{left:244px;bottom:458px;letter-spacing:-0.16px;}
#t1h_733{left:657px;bottom:457px;}
#t1i_733{left:633px;bottom:457px;}
#t1j_733{left:461px;bottom:458px;letter-spacing:-0.16px;}
#t1k_733{left:622px;bottom:457px;}
#t1l_733{left:607px;bottom:457px;}
#t1m_733{left:415px;bottom:458px;letter-spacing:-0.61px;}
#t1n_733{left:403px;bottom:458px;letter-spacing:-0.52px;}
#t1o_733{left:390px;bottom:458px;letter-spacing:-0.61px;}
#t1p_733{left:226px;bottom:326px;letter-spacing:-0.2px;word-spacing:0.05px;}
#t1q_733{left:226px;bottom:311px;letter-spacing:-0.2px;word-spacing:0.05px;}
#t1r_733{left:227px;bottom:297px;letter-spacing:-0.2px;word-spacing:0.05px;}
#t1s_733{left:226px;bottom:283px;letter-spacing:-0.2px;word-spacing:0.05px;}
#t1t_733{left:225px;bottom:342px;letter-spacing:-0.19px;word-spacing:0.05px;}
#t1u_733{left:400px;bottom:260px;letter-spacing:-0.22px;word-spacing:0.02px;}

.s1_733{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_733{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_733{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s4_733{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
.s5_733{font-size:17px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s6_733{font-size:15px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s7_733{font-size:11px;font-family:Arial_3ed;color:#000;}
.s8_733{font-size:12px;font-family:Arial_3ed;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts733" type="text/css" >

@font-face {
	font-family: Arial_3ed;
	src: url("fonts/Arial_3ed.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg733Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg733" style="-webkit-user-select: none;"><object width="935" height="1210" data="733/733.svg" type="image/svg+xml" id="pdf733" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_733" class="t s1_733">Vol. 3B </span><span id="t2_733" class="t s1_733">20-19 </span>
<span id="t3_733" class="t s2_733">PERFORMANCE MONITORING </span>
<span id="t4_733" class="t s3_733">microarchitecture has been enhanced to include new data format to capture additional information, such as </span>
<span id="t5_733" class="t s3_733">load latency. </span>
<span id="t6_733" class="t s4_733">• </span><span id="t7_733" class="t s3_733">Load latency sampling facility. Average latency of memory load operation can be sampled using load-latency </span>
<span id="t8_733" class="t s3_733">facility in processors based on Nehalem microarchitecture. This field measures the load latency from load's first </span>
<span id="t9_733" class="t s3_733">dispatch of till final data writeback from the memory subsystem. The latency is reported for retired demand </span>
<span id="ta_733" class="t s3_733">load operations and in core cycles (it accounts for re-dispatches). This facility is used in conjunction with the </span>
<span id="tb_733" class="t s3_733">PEBS facility. </span>
<span id="tc_733" class="t s4_733">• </span><span id="td_733" class="t s3_733">Off-core response counting facility. This facility in the processor core allows software to count certain </span>
<span id="te_733" class="t s3_733">transaction responses between the processor core to sub-systems outside the processor core (uncore). </span>
<span id="tf_733" class="t s3_733">Counting off-core response requires additional event qualification configuration facility in conjunction with </span>
<span id="tg_733" class="t s3_733">IA32_PERFEVTSELx. Two off-core response MSRs are provided to use in conjunction with specific event codes </span>
<span id="th_733" class="t s3_733">that must be specified with IA32_PERFEVTSELx. </span>
<span id="ti_733" class="t s5_733">NOTE </span>
<span id="tj_733" class="t s3_733">The number of counters available to software may vary from the number of physical counters </span>
<span id="tk_733" class="t s3_733">present on the hardware, because an agent running at a higher privilege level (e.g., a VMM) may </span>
<span id="tl_733" class="t s3_733">not expose all counters. CPUID.0AH:EAX[15:8] reports the MSRs available to software; see Section </span>
<span id="tm_733" class="t s3_733">20.2.1. </span>
<span id="tn_733" class="t s6_733">20.3.1.1.1 </span><span id="to_733" class="t s6_733">Processor Event Based Sampling (PEBS) </span>
<span id="tp_733" class="t s3_733">All general-purpose performance counters, IA32_PMCx, can be used for PEBS if the performance event supports </span>
<span id="tq_733" class="t s3_733">PEBS. Software uses IA32_MISC_ENABLE[7] and IA32_MISC_ENABLE[12] to detect whether the performance </span>
<span id="tr_733" class="t s3_733">monitoring facility and PEBS functionality are supported in the processor. The MSR IA32_PEBS_ENABLE provides 4 </span>
<span id="ts_733" class="t s3_733">bits that software must use to enable which IA32_PMCx overflow condition will cause the PEBS record to be </span>
<span id="tt_733" class="t s3_733">captured. </span>
<span id="tu_733" class="t s3_733">Additionally, the PEBS record is expanded to allow latency information to be captured. The MSR IA32_PEBS_EN- </span>
<span id="tv_733" class="t s3_733">ABLE provides 4 additional bits that software must use to enable latency data recording in the PEBS record upon </span>
<span id="tw_733" class="t s3_733">the respective IA32_PMCx overflow condition. The layout of IA32_PEBS_ENABLE for processors based on Nehalem </span>
<span id="tx_733" class="t s3_733">microarchitecture is shown in Figure 20-15. </span>
<span id="ty_733" class="t s3_733">When a counter is enabled to capture machine state (PEBS_EN_PMCx = 1), the processor will write machine state </span>
<span id="tz_733" class="t s3_733">information to a memory buffer specified by software as detailed below. When the counter IA32_PMCx overflows </span>
<span id="t10_733" class="t s3_733">from maximum count to zero, the PEBS hardware is armed. </span>
<span id="t11_733" class="t s3_733">Upon occurrence of the next PEBS event, the PEBS hardware triggers an assist and causes a PEBS record to be </span>
<span id="t12_733" class="t s3_733">written. The format of the PEBS record is indicated by the bit field IA32_PERF_CAPABILITIES[11:8] (see </span>
<span id="t13_733" class="t s3_733">Figure 20-65). </span>
<span id="t14_733" class="t s6_733">Figure 20-15. </span><span id="t15_733" class="t s6_733">Layout of IA32_PEBS_ENABLE MSR </span>
<span id="t16_733" class="t s7_733">LL_EN_PMC3 (R/W) </span>
<span id="t17_733" class="t s7_733">LL_EN_PMC2 (R/W) </span>
<span id="t18_733" class="t s7_733">87 </span><span id="t19_733" class="t s7_733">0 </span>
<span id="t1a_733" class="t s7_733">LL_EN_PMC1 (R/W) </span>
<span id="t1b_733" class="t s7_733">32 </span><span id="t1c_733" class="t s7_733">3 </span><span id="t1d_733" class="t s7_733">33 </span><span id="t1e_733" class="t s7_733">1 </span>
<span id="t1f_733" class="t s8_733">Reserved </span>
<span id="t1g_733" class="t s7_733">63 </span><span id="t1h_733" class="t s7_733">2 </span><span id="t1i_733" class="t s7_733">4 </span><span id="t1j_733" class="t s7_733">31 </span><span id="t1k_733" class="t s7_733">5 </span><span id="t1l_733" class="t s7_733">6 </span><span id="t1m_733" class="t s7_733">34 </span><span id="t1n_733" class="t s7_733">35 </span><span id="t1o_733" class="t s7_733">36 </span>
<span id="t1p_733" class="t s7_733">PEBS_EN_PMC3 (R/W) </span>
<span id="t1q_733" class="t s7_733">PEBS_EN_PMC2 (R/W) </span>
<span id="t1r_733" class="t s7_733">PEBS_EN_PMC1 (R/W) </span>
<span id="t1s_733" class="t s7_733">PEBS_EN_PMC0 (R/W) </span>
<span id="t1t_733" class="t s7_733">LL_EN_PMC0 (R/W) </span>
<span id="t1u_733" class="t s7_733">RESET Value — 00000000_00000000H </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
