# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../exe 2.1 - ROM+M.srcs/sources_1/imports/VIVADO-PROJECTS/decoder_4_16/decoder_4_16.srcs/sources_1/new/decoder_2_4.vhd" \
"../../../../exe 2.1 - ROM+M.srcs/sources_1/imports/VIVADO-PROJECTS/decoder_4_16/decoder_4_16.srcs/sources_1/new/decoder_4_16.vhd" \
"../../../../exe 2.1 - ROM+M.srcs/sources_1/imports/VIVADO-PROJECTS/ROM_16x8/ROM_16x8.srcs/sources_1/new/rom_16x8.vhd" \
"../../../../exe 2.1 - ROM+M.srcs/sources_1/new/m_trasformation.vhd" \
"../../../../exe 2.1 - ROM+M.srcs/sources_1/new/m_system.vhd" \
"../../../../exe 2.1 - ROM+M.srcs/sim_1/new/tb_m_system.vhd" \

# Do not sort compile order
nosort
