# Day 03 â€“ 1-Input NOT Gate

## ğŸ”§ Description
This project implements a NOT gate using Verilog.  
It inverts the input bit â€” output is `1` when input is `0`, and vice versa.

## ğŸ§  Learning Outcomes
- Using bitwise NOT (`~`) in Verilog
- Single-input gate behavior
- Testing and waveform verification

## ğŸ§ª Truth Table

A | B
0 | 1
1 | 0
