
*** Running vivado
    with args -log HTDI20.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source HTDI20.tcl


ECHO est  desactivado.
ECHO est  desactivado.

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source HTDI20.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 464.555 ; gain = 183.801
Command: synth_design -top HTDI20 -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 16600
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1309.035 ; gain = 441.559
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'HTDI20' [C:/Users/danie/OneDrive/MSI_P65_Creator_8RE/Documentos/5_Carrera/TFG/Github/HTDI20/HTDI20_v3.srcs/sources_1/new/HTDI20_V2.vhd:59]
INFO: [Synth 8-638] synthesizing module 'Unidad_Control' [C:/Users/danie/OneDrive/MSI_P65_Creator_8RE/Documentos/5_Carrera/TFG/Github/HTDI20/HTDI20_v3.srcs/sources_1/new/Unidad_Control/Unidad_Control/Unidad_Control.vhd:52]
INFO: [Synth 8-638] synthesizing module 'Control_senal_INT' [C:/Users/danie/OneDrive/MSI_P65_Creator_8RE/Documentos/5_Carrera/TFG/Github/HTDI20/HTDI20_v3.srcs/sources_1/new/Interrupciones/Control_senal_INT/Control_senal_INT.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'Control_senal_INT' (0#1) [C:/Users/danie/OneDrive/MSI_P65_Creator_8RE/Documentos/5_Carrera/TFG/Github/HTDI20/HTDI20_v3.srcs/sources_1/new/Interrupciones/Control_senal_INT/Control_senal_INT.vhd:51]
INFO: [Synth 8-638] synthesizing module 'Sincronizador_RST' [C:/Users/danie/OneDrive/MSI_P65_Creator_8RE/Documentos/5_Carrera/TFG/Github/HTDI20/HTDI20_v3.srcs/sources_1/new/Sincronizador_RST.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'Sincronizador_RST' (0#1) [C:/Users/danie/OneDrive/MSI_P65_Creator_8RE/Documentos/5_Carrera/TFG/Github/HTDI20/HTDI20_v3.srcs/sources_1/new/Sincronizador_RST.vhd:41]
INFO: [Synth 8-638] synthesizing module 'Registro_IVEC' [C:/Users/danie/OneDrive/MSI_P65_Creator_8RE/Documentos/5_Carrera/TFG/Github/HTDI20/HTDI20_v3.srcs/sources_1/new/Interrupciones/Registro_IVEC/Registro_IVEC.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'Registro_IVEC' (0#1) [C:/Users/danie/OneDrive/MSI_P65_Creator_8RE/Documentos/5_Carrera/TFG/Github/HTDI20/HTDI20_v3.srcs/sources_1/new/Interrupciones/Registro_IVEC/Registro_IVEC.vhd:45]
INFO: [Synth 8-638] synthesizing module 'Registro_AUTO' [C:/Users/danie/OneDrive/MSI_P65_Creator_8RE/Documentos/5_Carrera/TFG/Github/HTDI20/HTDI20_v3.srcs/sources_1/new/Interrupciones/Registro_AUTO/Registro_AUTO.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'Registro_AUTO' (0#1) [C:/Users/danie/OneDrive/MSI_P65_Creator_8RE/Documentos/5_Carrera/TFG/Github/HTDI20/HTDI20_v3.srcs/sources_1/new/Interrupciones/Registro_AUTO/Registro_AUTO.vhd:44]
INFO: [Synth 8-638] synthesizing module 'Unidad_Microprogramas' [C:/Users/danie/OneDrive/MSI_P65_Creator_8RE/Documentos/5_Carrera/TFG/Github/HTDI20/HTDI20_v3.srcs/sources_1/new/Unidad_Control/Unidad_Microprograma/new/Unidad_Microprogramas.vhd:59]
INFO: [Synth 8-638] synthesizing module 'Contador_Zona' [C:/Users/danie/OneDrive/MSI_P65_Creator_8RE/Documentos/5_Carrera/TFG/Github/HTDI20/HTDI20_v3.srcs/sources_1/new/Unidad_Control/Unidad_Microprograma/new/Contador_Zona.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'Contador_Zona' (0#1) [C:/Users/danie/OneDrive/MSI_P65_Creator_8RE/Documentos/5_Carrera/TFG/Github/HTDI20/HTDI20_v3.srcs/sources_1/new/Unidad_Control/Unidad_Microprograma/new/Contador_Zona.vhd:48]
INFO: [Synth 8-638] synthesizing module 'Selector_Zona' [C:/Users/danie/OneDrive/MSI_P65_Creator_8RE/Documentos/5_Carrera/TFG/Github/HTDI20/HTDI20_v3.srcs/sources_1/new/Unidad_Control/Unidad_Microprograma/new/Selector_Zona.vhd:52]
INFO: [Synth 8-638] synthesizing module 'Registro_Instruccion' [C:/Users/danie/OneDrive/MSI_P65_Creator_8RE/Documentos/5_Carrera/TFG/Github/HTDI20/HTDI20_v3.srcs/sources_1/new/Registros/Registro_Instruccion/Registro_Instruccion.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'Registro_Instruccion' (0#1) [C:/Users/danie/OneDrive/MSI_P65_Creator_8RE/Documentos/5_Carrera/TFG/Github/HTDI20/HTDI20_v3.srcs/sources_1/new/Registros/Registro_Instruccion/Registro_Instruccion.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'Selector_Zona' (0#1) [C:/Users/danie/OneDrive/MSI_P65_Creator_8RE/Documentos/5_Carrera/TFG/Github/HTDI20/HTDI20_v3.srcs/sources_1/new/Unidad_Control/Unidad_Microprograma/new/Selector_Zona.vhd:52]
INFO: [Synth 8-638] synthesizing module 'Memory' [C:/Users/danie/OneDrive/MSI_P65_Creator_8RE/Documentos/5_Carrera/TFG/Github/HTDI20/HTDI20_v3.srcs/sources_1/new/Unidad_Control/Unidad_Microprograma/new/Memory.vhd:45]
INFO: [Synth 8-3491] module 'UCROM' declared at 'C:/Users/danie/OneDrive/MSI_P65_Creator_8RE/Documentos/5_Carrera/TFG/Github/HTDI20/HTDI20_v3.runs/synth_1/.Xil/Vivado-24220-MSI/realtime/UCROM_stub.vhdl:6' bound to instance 'UC_ROM' of component 'UCROM' [C:/Users/danie/OneDrive/MSI_P65_Creator_8RE/Documentos/5_Carrera/TFG/Github/HTDI20/HTDI20_v3.srcs/sources_1/new/Unidad_Control/Unidad_Microprograma/new/Memory.vhd:58]
INFO: [Synth 8-638] synthesizing module 'UCROM' [C:/Users/danie/OneDrive/MSI_P65_Creator_8RE/Documentos/5_Carrera/TFG/Github/HTDI20/HTDI20_v3.runs/synth_1/.Xil/Vivado-24220-MSI/realtime/UCROM_stub.vhdl:15]
INFO: [Synth 8-256] done synthesizing module 'Memory' (0#1) [C:/Users/danie/OneDrive/MSI_P65_Creator_8RE/Documentos/5_Carrera/TFG/Github/HTDI20/HTDI20_v3.srcs/sources_1/new/Unidad_Control/Unidad_Microprograma/new/Memory.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'Unidad_Microprogramas' (0#1) [C:/Users/danie/OneDrive/MSI_P65_Creator_8RE/Documentos/5_Carrera/TFG/Github/HTDI20/HTDI20_v3.srcs/sources_1/new/Unidad_Control/Unidad_Microprograma/new/Unidad_Microprogramas.vhd:59]
INFO: [Synth 8-638] synthesizing module 'Condicionales_6_91' [C:/Users/danie/OneDrive/MSI_P65_Creator_8RE/Documentos/5_Carrera/TFG/Github/HTDI20/HTDI20_v3.srcs/sources_1/new/Unidad_Control/Condicionales_6-91/Condicionales_6_91.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'Condicionales_6_91' (0#1) [C:/Users/danie/OneDrive/MSI_P65_Creator_8RE/Documentos/5_Carrera/TFG/Github/HTDI20/HTDI20_v3.srcs/sources_1/new/Unidad_Control/Condicionales_6-91/Condicionales_6_91.vhd:52]
INFO: [Synth 8-638] synthesizing module 'Vector_Inicio' [C:/Users/danie/OneDrive/MSI_P65_Creator_8RE/Documentos/5_Carrera/TFG/Github/HTDI20/HTDI20_v3.srcs/sources_1/new/Unidad_Control/Vector_Inicio/Vector_Inicio.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'Vector_Inicio' (0#1) [C:/Users/danie/OneDrive/MSI_P65_Creator_8RE/Documentos/5_Carrera/TFG/Github/HTDI20/HTDI20_v3.srcs/sources_1/new/Unidad_Control/Vector_Inicio/Vector_Inicio.vhd:44]
INFO: [Synth 8-638] synthesizing module 'Sincronizacion_BREQ' [C:/Users/danie/OneDrive/MSI_P65_Creator_8RE/Documentos/5_Carrera/TFG/Github/HTDI20/HTDI20_v3.srcs/sources_1/new/Unidad_Control/Sincronizacion_senal_BREQ/Sincronizacion_BREQ.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'Sincronizacion_BREQ' (0#1) [C:/Users/danie/OneDrive/MSI_P65_Creator_8RE/Documentos/5_Carrera/TFG/Github/HTDI20/HTDI20_v3.srcs/sources_1/new/Unidad_Control/Sincronizacion_senal_BREQ/Sincronizacion_BREQ.vhd:53]
INFO: [Synth 8-638] synthesizing module 'Detener_SUC' [C:/Users/danie/OneDrive/MSI_P65_Creator_8RE/Documentos/5_Carrera/TFG/Github/HTDI20/HTDI20_v3.srcs/sources_1/new/Unidad_Control/Detener_SUC/Detener_SUC.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'Detener_SUC' (0#1) [C:/Users/danie/OneDrive/MSI_P65_Creator_8RE/Documentos/5_Carrera/TFG/Github/HTDI20/HTDI20_v3.srcs/sources_1/new/Unidad_Control/Detener_SUC/Detener_SUC.vhd:47]
INFO: [Synth 8-638] synthesizing module 'Control_Buses' [C:/Users/danie/OneDrive/MSI_P65_Creator_8RE/Documentos/5_Carrera/TFG/Github/HTDI20/HTDI20_v3.srcs/sources_1/new/Unidad_Control/Control_Buses/Control_Buses.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'Control_Buses' (0#1) [C:/Users/danie/OneDrive/MSI_P65_Creator_8RE/Documentos/5_Carrera/TFG/Github/HTDI20/HTDI20_v3.srcs/sources_1/new/Unidad_Control/Control_Buses/Control_Buses.vhd:49]
INFO: [Synth 8-638] synthesizing module 'Selector_Interrupcion' [C:/Users/danie/OneDrive/MSI_P65_Creator_8RE/Documentos/5_Carrera/TFG/Github/HTDI20/HTDI20_v3.srcs/sources_1/new/Unidad_Control/Selector_Interrupcion/Selector_Interrupcion.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'Selector_Interrupcion' (0#1) [C:/Users/danie/OneDrive/MSI_P65_Creator_8RE/Documentos/5_Carrera/TFG/Github/HTDI20/HTDI20_v3.srcs/sources_1/new/Unidad_Control/Selector_Interrupcion/Selector_Interrupcion.vhd:46]
INFO: [Synth 8-638] synthesizing module 'Secuencial_SUC' [C:/Users/danie/OneDrive/MSI_P65_Creator_8RE/Documentos/5_Carrera/TFG/Github/HTDI20/HTDI20_v3.srcs/sources_1/new/Unidad_Control/SUC/SUC.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'Secuencial_SUC' (0#1) [C:/Users/danie/OneDrive/MSI_P65_Creator_8RE/Documentos/5_Carrera/TFG/Github/HTDI20/HTDI20_v3.srcs/sources_1/new/Unidad_Control/SUC/SUC.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'Unidad_Control' (0#1) [C:/Users/danie/OneDrive/MSI_P65_Creator_8RE/Documentos/5_Carrera/TFG/Github/HTDI20/HTDI20_v3.srcs/sources_1/new/Unidad_Control/Unidad_Control/Unidad_Control.vhd:52]
INFO: [Synth 8-638] synthesizing module 'Arquitectura_Fisica' [C:/Users/danie/OneDrive/MSI_P65_Creator_8RE/Documentos/5_Carrera/TFG/Github/HTDI20/HTDI20_v3.srcs/sources_1/new/Registros/Conexion_Registros/Arquitectura_Fisica.vhd:49]
INFO: [Synth 8-638] synthesizing module 'Registro_8_bits' [C:/Users/danie/OneDrive/MSI_P65_Creator_8RE/Documentos/5_Carrera/TFG/Github/HTDI20/HTDI20_v3.srcs/sources_1/new/Registros/Registro_8_bits/Registro_8_bits.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'Registro_8_bits' (0#1) [C:/Users/danie/OneDrive/MSI_P65_Creator_8RE/Documentos/5_Carrera/TFG/Github/HTDI20/HTDI20_v3.srcs/sources_1/new/Registros/Registro_8_bits/Registro_8_bits.vhd:44]
INFO: [Synth 8-638] synthesizing module 'Registro_16_bits' [C:/Users/danie/OneDrive/MSI_P65_Creator_8RE/Documentos/5_Carrera/TFG/Github/HTDI20/HTDI20_v3.srcs/sources_1/new/Registros/Registro_16_bits/Registro_16_bits.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'Registro_16_bits' (0#1) [C:/Users/danie/OneDrive/MSI_P65_Creator_8RE/Documentos/5_Carrera/TFG/Github/HTDI20/HTDI20_v3.srcs/sources_1/new/Registros/Registro_16_bits/Registro_16_bits.vhd:44]
INFO: [Synth 8-638] synthesizing module 'Registro_Contador_16bits_CargaSincrona' [C:/Users/danie/OneDrive/MSI_P65_Creator_8RE/Documentos/5_Carrera/TFG/Github/HTDI20/HTDI20_v3.srcs/sources_1/new/Registros/Registro_Contador_16bits_CargaSincrona/Registro_Contador_16bits_CargaSincrona.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'Registro_Contador_16bits_CargaSincrona' (0#1) [C:/Users/danie/OneDrive/MSI_P65_Creator_8RE/Documentos/5_Carrera/TFG/Github/HTDI20/HTDI20_v3.srcs/sources_1/new/Registros/Registro_Contador_16bits_CargaSincrona/Registro_Contador_16bits_CargaSincrona.vhd:48]
INFO: [Synth 8-638] synthesizing module 'PSW' [C:/Users/danie/OneDrive/MSI_P65_Creator_8RE/Documentos/5_Carrera/TFG/Github/HTDI20/HTDI20_v3.srcs/sources_1/new/Registros/PSW/PSW.vhd:82]
INFO: [Synth 8-638] synthesizing module 'ZERO_Y_CARRY' [C:/Users/danie/OneDrive/MSI_P65_Creator_8RE/Documentos/5_Carrera/TFG/Github/HTDI20/HTDI20_v3.srcs/sources_1/new/Registros/PSW/ZERO_Y_CARRY.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'ZERO_Y_CARRY' (0#1) [C:/Users/danie/OneDrive/MSI_P65_Creator_8RE/Documentos/5_Carrera/TFG/Github/HTDI20/HTDI20_v3.srcs/sources_1/new/Registros/PSW/ZERO_Y_CARRY.vhd:47]
INFO: [Synth 8-638] synthesizing module 'Registros' [C:/Users/danie/OneDrive/MSI_P65_Creator_8RE/Documentos/5_Carrera/TFG/Github/HTDI20/HTDI20_v3.srcs/sources_1/new/Registros/PSW/Registros.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'Registros' (0#1) [C:/Users/danie/OneDrive/MSI_P65_Creator_8RE/Documentos/5_Carrera/TFG/Github/HTDI20/HTDI20_v3.srcs/sources_1/new/Registros/PSW/Registros.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'PSW' (0#1) [C:/Users/danie/OneDrive/MSI_P65_Creator_8RE/Documentos/5_Carrera/TFG/Github/HTDI20/HTDI20_v3.srcs/sources_1/new/Registros/PSW/PSW.vhd:82]
INFO: [Synth 8-638] synthesizing module 'Registro_Auxiliar_8bits' [C:/Users/danie/OneDrive/MSI_P65_Creator_8RE/Documentos/5_Carrera/TFG/Github/HTDI20/HTDI20_v3.srcs/sources_1/new/Registros/Registro_Auxiliar_8bits/Registro_Auxiliar_8bits.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'Registro_Auxiliar_8bits' (0#1) [C:/Users/danie/OneDrive/MSI_P65_Creator_8RE/Documentos/5_Carrera/TFG/Github/HTDI20/HTDI20_v3.srcs/sources_1/new/Registros/Registro_Auxiliar_8bits/Registro_Auxiliar_8bits.vhd:46]
INFO: [Synth 8-638] synthesizing module 'Registro_Direcciones_AR' [C:/Users/danie/OneDrive/MSI_P65_Creator_8RE/Documentos/5_Carrera/TFG/Github/HTDI20/HTDI20_v3.srcs/sources_1/new/Registros/Registro_Direcciones_AR/Registro_Direcciones_AR.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'Registro_Direcciones_AR' (0#1) [C:/Users/danie/OneDrive/MSI_P65_Creator_8RE/Documentos/5_Carrera/TFG/Github/HTDI20/HTDI20_v3.srcs/sources_1/new/Registros/Registro_Direcciones_AR/Registro_Direcciones_AR.vhd:47]
INFO: [Synth 8-638] synthesizing module 'Registro_de_Datos' [C:/Users/danie/OneDrive/MSI_P65_Creator_8RE/Documentos/5_Carrera/TFG/Github/HTDI20/HTDI20_v3.srcs/sources_1/new/Registros/Registro_de_Datos/Regsitro_de_Datos.vhd:49]
INFO: [Synth 8-638] synthesizing module 'BUFFER_244' [C:/Users/danie/OneDrive/MSI_P65_Creator_8RE/Documentos/5_Carrera/TFG/Github/HTDI20/HTDI20_v3.srcs/sources_1/new/Registros/Registro_de_Datos/74xx244.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'BUFFER_244' (0#1) [C:/Users/danie/OneDrive/MSI_P65_Creator_8RE/Documentos/5_Carrera/TFG/Github/HTDI20/HTDI20_v3.srcs/sources_1/new/Registros/Registro_de_Datos/74xx244.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'Registro_de_Datos' (0#1) [C:/Users/danie/OneDrive/MSI_P65_Creator_8RE/Documentos/5_Carrera/TFG/Github/HTDI20/HTDI20_v3.srcs/sources_1/new/Registros/Registro_de_Datos/Regsitro_de_Datos.vhd:49]
INFO: [Synth 8-638] synthesizing module 'Registro_Control_CR' [C:/Users/danie/OneDrive/MSI_P65_Creator_8RE/Documentos/5_Carrera/TFG/Github/HTDI20/HTDI20_v3.srcs/sources_1/new/Registros/Registro_Control_CR/Registro_Control_CR.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'Registro_Control_CR' (0#1) [C:/Users/danie/OneDrive/MSI_P65_Creator_8RE/Documentos/5_Carrera/TFG/Github/HTDI20/HTDI20_v3.srcs/sources_1/new/Registros/Registro_Control_CR/Registro_Control_CR.vhd:45]
INFO: [Synth 8-638] synthesizing module 'Unidad_Logica_Aritmetica' [C:/Users/danie/OneDrive/MSI_P65_Creator_8RE/Documentos/5_Carrera/TFG/Github/HTDI20/HTDI20_v3.srcs/sources_1/new/Registros/Unidad_Logica_Aritmetica/Unidad_Logica_Aritmetica.vhd:51]
INFO: [Synth 8-226] default block is never used [C:/Users/danie/OneDrive/MSI_P65_Creator_8RE/Documentos/5_Carrera/TFG/Github/HTDI20/HTDI20_v3.srcs/sources_1/new/Registros/Unidad_Logica_Aritmetica/Unidad_Logica_Aritmetica.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'Unidad_Logica_Aritmetica' (0#1) [C:/Users/danie/OneDrive/MSI_P65_Creator_8RE/Documentos/5_Carrera/TFG/Github/HTDI20/HTDI20_v3.srcs/sources_1/new/Registros/Unidad_Logica_Aritmetica/Unidad_Logica_Aritmetica.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'Arquitectura_Fisica' (0#1) [C:/Users/danie/OneDrive/MSI_P65_Creator_8RE/Documentos/5_Carrera/TFG/Github/HTDI20/HTDI20_v3.srcs/sources_1/new/Registros/Conexion_Registros/Arquitectura_Fisica.vhd:49]
INFO: [Synth 8-638] synthesizing module 'Controlador_UART' [C:/Users/danie/OneDrive/MSI_P65_Creator_8RE/Documentos/5_Carrera/TFG/Github/HTDI20/HTDI20_v3.srcs/sources_1/new/UART/Controlador_UART/Controlador_UART.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'Controlador_UART' (0#1) [C:/Users/danie/OneDrive/MSI_P65_Creator_8RE/Documentos/5_Carrera/TFG/Github/HTDI20/HTDI20_v3.srcs/sources_1/new/UART/Controlador_UART/Controlador_UART.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'HTDI20' (0#1) [C:/Users/danie/OneDrive/MSI_P65_Creator_8RE/Documentos/5_Carrera/TFG/Github/HTDI20/HTDI20_v3.srcs/sources_1/new/HTDI20_V2.vhd:59]
WARNING: [Synth 8-7129] Port ICB[110] in module Arquitectura_Fisica is either unconnected or has no load
WARNING: [Synth 8-7129] Port ICB[109] in module Arquitectura_Fisica is either unconnected or has no load
WARNING: [Synth 8-7129] Port ICB[108] in module Arquitectura_Fisica is either unconnected or has no load
WARNING: [Synth 8-7129] Port ICB[107] in module Arquitectura_Fisica is either unconnected or has no load
WARNING: [Synth 8-7129] Port ICB[106] in module Arquitectura_Fisica is either unconnected or has no load
WARNING: [Synth 8-7129] Port ICB[98] in module Arquitectura_Fisica is either unconnected or has no load
WARNING: [Synth 8-7129] Port ICB[97] in module Arquitectura_Fisica is either unconnected or has no load
WARNING: [Synth 8-7129] Port ICB[96] in module Arquitectura_Fisica is either unconnected or has no load
WARNING: [Synth 8-7129] Port ICB[95] in module Arquitectura_Fisica is either unconnected or has no load
WARNING: [Synth 8-7129] Port ICB[94] in module Arquitectura_Fisica is either unconnected or has no load
WARNING: [Synth 8-7129] Port ICB[93] in module Arquitectura_Fisica is either unconnected or has no load
WARNING: [Synth 8-7129] Port ICB[92] in module Arquitectura_Fisica is either unconnected or has no load
WARNING: [Synth 8-7129] Port ICB[91] in module Arquitectura_Fisica is either unconnected or has no load
WARNING: [Synth 8-7129] Port ICB[90] in module Arquitectura_Fisica is either unconnected or has no load
WARNING: [Synth 8-7129] Port ICB[89] in module Arquitectura_Fisica is either unconnected or has no load
WARNING: [Synth 8-7129] Port ICB[88] in module Arquitectura_Fisica is either unconnected or has no load
WARNING: [Synth 8-7129] Port ICB[13] in module Arquitectura_Fisica is either unconnected or has no load
WARNING: [Synth 8-7129] Port ICB[12] in module Arquitectura_Fisica is either unconnected or has no load
WARNING: [Synth 8-7129] Port ICB[11] in module Arquitectura_Fisica is either unconnected or has no load
WARNING: [Synth 8-7129] Port ROMB[7] in module Condicionales_6_91 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ROMB[6] in module Condicionales_6_91 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ROMB[5] in module Condicionales_6_91 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ROMB[4] in module Condicionales_6_91 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ROMB[3] in module Condicionales_6_91 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ROMB[2] in module Condicionales_6_91 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ROMB[1] in module Condicionales_6_91 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ROMB[0] in module Condicionales_6_91 is either unconnected or has no load
WARNING: [Synth 8-7129] Port LCB_IN[4] in module Unidad_Control is either unconnected or has no load
WARNING: [Synth 8-7129] Port LCB_IN[3] in module HTDI20 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 1454.348 ; gain = 586.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 1454.348 ; gain = 586.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 1454.348 ; gain = 586.871
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.060 . Memory (MB): peak = 1454.348 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/danie/OneDrive/MSI_P65_Creator_8RE/Documentos/5_Carrera/TFG/Github/HTDI20/HTDI20_v3.runs/synth_1/.Xil/Vivado-24220-MSI/UCROM/UCROM/UCROM_in_context.xdc] for cell 'UC/Uni_Micropro/UCROM/UC_ROM'
Finished Parsing XDC File [C:/Users/danie/OneDrive/MSI_P65_Creator_8RE/Documentos/5_Carrera/TFG/Github/HTDI20/HTDI20_v3.runs/synth_1/.Xil/Vivado-24220-MSI/UCROM/UCROM/UCROM_in_context.xdc] for cell 'UC/Uni_Micropro/UCROM/UC_ROM'
Parsing XDC File [C:/Users/danie/OneDrive/MSI_P65_Creator_8RE/Documentos/5_Carrera/TFG/Github/HTDI20/HTDI20_v3.srcs/constrs_1/new/CMOD.xdc]
WARNING: [Vivado 12-507] No nets matched 'LCB_IN_IBUF[0]'. [C:/Users/danie/OneDrive/MSI_P65_Creator_8RE/Documentos/5_Carrera/TFG/Github/HTDI20/HTDI20_v3.srcs/constrs_1/new/CMOD.xdc:6]
Finished Parsing XDC File [C:/Users/danie/OneDrive/MSI_P65_Creator_8RE/Documentos/5_Carrera/TFG/Github/HTDI20/HTDI20_v3.srcs/constrs_1/new/CMOD.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/danie/OneDrive/MSI_P65_Creator_8RE/Documentos/5_Carrera/TFG/Github/HTDI20/HTDI20_v3.srcs/constrs_1/new/CMOD.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/HTDI20_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/danie/OneDrive/MSI_P65_Creator_8RE/Documentos/5_Carrera/TFG/Github/HTDI20/HTDI20_v3.srcs/constrs_1/new/CMOD.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/HTDI20_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/HTDI20_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1553.723 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

El sistema no puede encontrar la ruta especificada.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1553.723 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:28 . Memory (MB): peak = 1553.723 ; gain = 686.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:28 . Memory (MB): peak = 1553.723 ; gain = 686.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for UC/Uni_Micropro/UCROM/UC_ROM. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:28 . Memory (MB): peak = 1553.723 ; gain = 686.246
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 's_estado_reg' in module 'Secuencial_SUC'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  inicio |                              000 |                              000
                busqueda |                              001 |                              001
               ejecucion |                              010 |                              010
                 ini_int |                              011 |                              100
            interrupcion |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 's_estado_reg' using encoding 'sequential' in module 'Secuencial_SUC'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:34 . Memory (MB): peak = 1553.723 ; gain = 686.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 8     
	   3 Input    9 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 1     
+---XORs : 
	   2 Input      9 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 27    
	                8 Bit    Registers := 35    
	                1 Bit    Registers := 26    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 1     
	   7 Input   32 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 401   
	   3 Input   16 Bit        Muxes := 6     
	  16 Input   10 Bit        Muxes := 1     
	  16 Input    9 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 381   
	   6 Input    8 Bit        Muxes := 2     
	   2 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 7     
	   2 Input    2 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 43    
	   5 Input    1 Bit        Muxes := 5     
	   4 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:51 . Memory (MB): peak = 1553.723 ; gain = 686.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:59 . Memory (MB): peak = 1553.723 ; gain = 686.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:01:01 . Memory (MB): peak = 1553.723 ; gain = 686.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:01:02 . Memory (MB): peak = 1553.723 ; gain = 686.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:01:10 . Memory (MB): peak = 1553.723 ; gain = 686.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:01:10 . Memory (MB): peak = 1553.723 ; gain = 686.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:01:11 . Memory (MB): peak = 1553.723 ; gain = 686.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:01:11 . Memory (MB): peak = 1553.723 ; gain = 686.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:01:11 . Memory (MB): peak = 1553.723 ; gain = 686.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:01:11 . Memory (MB): peak = 1553.723 ; gain = 686.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |UCROM         |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |UCROM_bbox |     1|
|2     |BUFG       |     2|
|3     |CARRY4     |   148|
|4     |LUT1       |    33|
|5     |LUT2       |   356|
|6     |LUT3       |   161|
|7     |LUT4       |   188|
|8     |LUT5       |    82|
|9     |LUT6       |   705|
|10    |MUXF7      |     2|
|11    |FDCE       |    17|
|12    |FDPE       |    12|
|13    |FDRE       |   995|
|14    |FDSE       |     4|
|15    |LDC        |     8|
|16    |IBUF       |     5|
|17    |IOBUF      |     8|
|18    |OBUF       |    15|
|19    |OBUFT      |    20|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:01:11 . Memory (MB): peak = 1553.723 ; gain = 686.246
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:01:08 . Memory (MB): peak = 1553.723 ; gain = 586.871
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:01:12 . Memory (MB): peak = 1553.723 ; gain = 686.246
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 1553.723 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 166 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 8 inverter(s) to 8 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1553.723 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 8 instances
  LDC => LDCE (inverted pins: G): 8 instances

El sistema no puede encontrar la ruta especificada.
Synth Design complete | Checksum: e483e100
INFO: [Common 17-83] Releasing license: Synthesis
84 Infos, 32 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:01:20 . Memory (MB): peak = 1553.723 ; gain = 1076.961
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1553.723 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/danie/OneDrive/MSI_P65_Creator_8RE/Documentos/5_Carrera/TFG/Github/HTDI20/HTDI20_v3.runs/synth_1/HTDI20.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file HTDI20_utilization_synth.rpt -pb HTDI20_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Jun 16 16:46:18 2024...
