$date
	Mon May 02 10:05:14 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module BCD_upper_tb $end
$scope module BCD_upper_tb $end
$var wire 1 ! clk $end
$var wire 1 " rst_asyn $end
$var reg 4 # Q_out [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 #
1"
0!
$end
#5
b1 #
0"
1!
#10
0!
#15
b10 #
1!
#20
0!
#25
b11 #
1!
#30
0!
#35
b100 #
1!
#40
0!
#45
b101 #
1!
#50
0!
#55
b110 #
1!
#60
b0 #
0!
1"
#65
b1 #
1!
0"
#70
0!
#75
b10 #
1!
#80
0!
#85
b11 #
1!
#90
0!
#95
b100 #
1!
#100
0!
#105
b101 #
1!
#110
0!
#115
b110 #
1!
#120
0!
#125
b111 #
1!
#130
0!
#135
b1000 #
1!
#140
0!
#145
b1001 #
1!
#150
0!
#155
b0 #
1!
#160
0!
#165
b1 #
1!
#170
0!
#175
b10 #
1!
#180
0!
#185
b11 #
1!
#190
0!
#195
b100 #
1!
#200
0!
#205
b101 #
1!
#210
0!
#215
b110 #
1!
