

================================================================
== Vivado HLS Report for 'runTest'
================================================================
* Date:           Mon Nov 30 20:00:14 2015

* Version:        2014.1 (build date: Fri Apr 04 13:20:25 PM 2014)
* Project:        CAV_Midterm_PriorityQueue
* Solution:       solution1
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      8.68|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|         ?|          -|          -|   200|    no    |
        |- Loop 2  |    ?|    ?|         ?|          -|          -|   200|    no    |
        |- Loop 3  |    ?|    ?|         ?|          -|          -|   200|    no    |
        |- Loop 4  |  200|  200|         1|          -|          -|   200|    no    |
        |- Loop 5  |    ?|    ?|         ?|          -|          -|   200|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 14
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond4)
	4  / (exitcond4)
3 --> 
	2  / true
4 --> 
	5  / (!exitcond3)
	7  / (exitcond3)
5 --> 
	6  / true
6 --> 
	4  / true
7 --> 
	8  / (!exitcond2)
	10  / (exitcond2)
8 --> 
	9  / true
9 --> 
	7  / true
10 --> 
	11  / (exitcond1)
	10  / (!exitcond1)
11 --> 
	12  / (!exitcond)
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	11  / true
* FSM state operations: 

 <State 1>: 1.39ns
ST_1: dequeuedItems [1/1] 0.00ns
:0  %dequeuedItems = alloca [200 x i32], align 16

ST_1: stg_16 [1/1] 1.39ns
:1  br label %1


 <State 2>: 3.39ns
ST_2: current_priority [1/1] 0.00ns
:0  %current_priority = phi i8 [ 0, %0 ], [ %i, %2 ]

ST_2: exitcond4 [1/1] 2.00ns
:1  %exitcond4 = icmp eq i8 %current_priority, -56

ST_2: empty [1/1] 0.00ns
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 200, i64 200, i64 200) nounwind

ST_2: i [1/1] 1.72ns
:3  %i = add i8 %current_priority, 1

ST_2: stg_21 [1/1] 1.39ns
:4  br i1 %exitcond4, label %.preheader7, label %2

ST_2: current_data [1/1] 1.72ns
:0  %current_data = sub i8 -57, %current_priority

ST_2: current_priority_cast6_cast [1/1] 0.00ns
:1  %current_priority_cast6_cast = zext i8 %current_priority to i9

ST_2: queue_ret [2/2] 1.01ns
:2  %queue_ret = call fastcc { i32, i32 } @queue(i1 true, i9 %current_priority_cast6_cast, i8 %current_data) nounwind


 <State 3>: 4.09ns
ST_3: queue_ret [1/2] 4.09ns
:2  %queue_ret = call fastcc { i32, i32 } @queue(i1 true, i9 %current_priority_cast6_cast, i8 %current_data) nounwind

ST_3: stg_26 [1/1] 0.00ns
:3  br label %1


 <State 4>: 3.39ns
ST_4: result [1/1] 0.00ns
.preheader7:0  %result = phi i1 [ %result_s, %._crit_edge8 ], [ true, %1 ]

ST_4: i_1 [1/1] 0.00ns
.preheader7:1  %i_1 = phi i8 [ %i_6, %._crit_edge8 ], [ 0, %1 ]

ST_4: i_1_cast5 [1/1] 0.00ns
.preheader7:2  %i_1_cast5 = zext i8 %i_1 to i32

ST_4: exitcond3 [1/1] 2.00ns
.preheader7:3  %exitcond3 = icmp eq i8 %i_1, -56

ST_4: empty_3 [1/1] 0.00ns
.preheader7:4  %empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 200, i64 200, i64 200) nounwind

ST_4: i_6 [1/1] 1.72ns
.preheader7:5  %i_6 = add i8 %i_1, 1

ST_4: stg_33 [1/1] 1.39ns
.preheader7:6  br i1 %exitcond3, label %.preheader6, label %._crit_edge8

ST_4: queue_ret1 [2/2] 1.01ns
._crit_edge8:0  %queue_ret1 = call fastcc { i32, i32 } @queue(i1 false, i9 undef, i8 undef) nounwind


 <State 5>: 7.98ns
ST_5: queue_ret1 [1/2] 4.09ns
._crit_edge8:0  %queue_ret1 = call fastcc { i32, i32 } @queue(i1 false, i9 undef, i8 undef) nounwind

ST_5: out_priority [1/1] 0.00ns
._crit_edge8:1  %out_priority = extractvalue { i32, i32 } %queue_ret1, 0

ST_5: out_data [1/1] 0.00ns
._crit_edge8:2  %out_data = extractvalue { i32, i32 } %queue_ret1, 1

ST_5: tmp [1/1] 2.52ns
._crit_edge8:3  %tmp = icmp eq i32 %out_priority, %i_1_cast5

ST_5: tmp_3 [1/1] 1.72ns
._crit_edge8:4  %tmp_3 = sub i8 -57, %i_1

ST_5: tmp_3_cast [1/1] 0.00ns
._crit_edge8:5  %tmp_3_cast = zext i8 %tmp_3 to i32

ST_5: tmp_4 [1/1] 2.52ns
._crit_edge8:6  %tmp_4 = icmp eq i32 %out_data, %tmp_3_cast

ST_5: tmp_2 [1/1] 1.37ns
._crit_edge8:7  %tmp_2 = and i1 %tmp_4, %tmp


 <State 6>: 1.37ns
ST_6: result_s [1/1] 1.37ns
._crit_edge8:8  %result_s = and i1 %result, %tmp_2

ST_6: stg_44 [1/1] 0.00ns
._crit_edge8:9  br label %.preheader7


 <State 7>: 3.39ns
ST_7: i_2 [1/1] 0.00ns
.preheader6:0  %i_2 = phi i8 [ %i_5, %3 ], [ 0, %.preheader7 ]

ST_7: exitcond2 [1/1] 2.00ns
.preheader6:1  %exitcond2 = icmp eq i8 %i_2, -56

ST_7: empty_4 [1/1] 0.00ns
.preheader6:2  %empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 200, i64 200, i64 200) nounwind

ST_7: i_5 [1/1] 1.72ns
.preheader6:3  %i_5 = add i8 %i_2, 1

ST_7: stg_49 [1/1] 1.39ns
.preheader6:4  br i1 %exitcond2, label %.preheader5, label %3

ST_7: tmp_6 [1/1] 0.00ns
:1  %tmp_6 = zext i8 %i_2 to i64

ST_7: random_priorities_addr [1/1] 0.00ns
:2  %random_priorities_addr = getelementptr [200 x i9]* @random_priorities, i64 0, i64 %tmp_6

ST_7: current_priority_1 [2/2] 2.39ns
:3  %current_priority_1 = load i9* %random_priorities_addr, align 2


 <State 8>: 3.40ns
ST_8: current_data_1 [1/1] 1.72ns
:0  %current_data_1 = sub i8 -57, %i_2

ST_8: current_priority_1 [1/2] 2.39ns
:3  %current_priority_1 = load i9* %random_priorities_addr, align 2

ST_8: queue_ret25 [2/2] 1.01ns
:4  %queue_ret25 = call fastcc { i32, i32 } @queue(i1 true, i9 %current_priority_1, i8 %current_data_1) nounwind


 <State 9>: 4.09ns
ST_9: queue_ret25 [1/2] 4.09ns
:4  %queue_ret25 = call fastcc { i32, i32 } @queue(i1 true, i9 %current_priority_1, i8 %current_data_1) nounwind

ST_9: stg_57 [1/1] 0.00ns
:5  br label %.preheader6


 <State 10>: 3.57ns
ST_10: i_3 [1/1] 0.00ns
.preheader5:0  %i_3 = phi i8 [ %i_7, %4 ], [ 0, %.preheader6 ]

ST_10: exitcond1 [1/1] 2.00ns
.preheader5:1  %exitcond1 = icmp eq i8 %i_3, -56

ST_10: empty_5 [1/1] 0.00ns
.preheader5:2  %empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 200, i64 200, i64 200) nounwind

ST_10: i_7 [1/1] 1.72ns
.preheader5:3  %i_7 = add i8 %i_3, 1

ST_10: stg_62 [1/1] 1.57ns
.preheader5:4  br i1 %exitcond1, label %.preheader, label %4

ST_10: tmp_9 [1/1] 0.00ns
:0  %tmp_9 = zext i8 %i_3 to i64

ST_10: dequeuedItems_addr [1/1] 0.00ns
:1  %dequeuedItems_addr = getelementptr inbounds [200 x i32]* %dequeuedItems, i64 0, i64 %tmp_9

ST_10: stg_65 [1/1] 2.39ns
:2  store i32 -1, i32* %dequeuedItems_addr, align 4

ST_10: stg_66 [1/1] 0.00ns
:3  br label %.preheader5


 <State 11>: 2.00ns
ST_11: last [1/1] 0.00ns
.preheader:0  %last = phi i32 [ %out_priority_2, %_ifconv ], [ 0, %.preheader5 ]

ST_11: result_2 [1/1] 0.00ns
.preheader:1  %result_2 = phi i1 [ %result_4, %_ifconv ], [ %result, %.preheader5 ]

ST_11: i_4 [1/1] 0.00ns
.preheader:2  %i_4 = phi i8 [ %i_8, %_ifconv ], [ 0, %.preheader5 ]

ST_11: exitcond [1/1] 2.00ns
.preheader:3  %exitcond = icmp eq i8 %i_4, -56

ST_11: empty_6 [1/1] 0.00ns
.preheader:4  %empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 200, i64 200, i64 200) nounwind

ST_11: i_8 [1/1] 1.72ns
.preheader:5  %i_8 = add i8 %i_4, 1

ST_11: stg_73 [1/1] 0.00ns
.preheader:6  br i1 %exitcond, label %5, label %_ifconv

ST_11: queue_ret2 [2/2] 1.01ns
_ifconv:0  %queue_ret2 = call fastcc { i32, i32 } @queue(i1 false, i9 undef, i8 undef) nounwind

ST_11: stg_75 [1/1] 0.00ns
:0  ret i1 %result_2


 <State 12>: 6.61ns
ST_12: queue_ret2 [1/2] 4.09ns
_ifconv:0  %queue_ret2 = call fastcc { i32, i32 } @queue(i1 false, i9 undef, i8 undef) nounwind

ST_12: out_priority_2 [1/1] 0.00ns
_ifconv:1  %out_priority_2 = extractvalue { i32, i32 } %queue_ret2, 0

ST_12: out_data_1 [1/1] 0.00ns
_ifconv:2  %out_data_1 = extractvalue { i32, i32 } %queue_ret2, 1

ST_12: slt [1/1] 2.52ns
_ifconv:3  %slt = icmp slt i32 %out_priority_2, %last

ST_12: tmp_1 [1/1] 0.00ns
_ifconv:5  %tmp_1 = sext i32 %out_data_1 to i64

ST_12: dequeuedItems_addr_1 [1/1] 0.00ns
_ifconv:6  %dequeuedItems_addr_1 = getelementptr inbounds [200 x i32]* %dequeuedItems, i64 0, i64 %tmp_1

ST_12: dequeuedItems_load [2/2] 2.39ns
_ifconv:7  %dequeuedItems_load = load i32* %dequeuedItems_addr_1, align 4


 <State 13>: 7.65ns
ST_13: rev1 [1/1] 1.37ns
_ifconv:4  %rev1 = xor i1 %slt, true

ST_13: dequeuedItems_load [1/2] 2.39ns
_ifconv:7  %dequeuedItems_load = load i32* %dequeuedItems_addr_1, align 4

ST_13: notlhs [1/1] 2.52ns
_ifconv:8  %notlhs = icmp slt i32 %out_data_1, 200

ST_13: notrhs [1/1] 2.52ns
_ifconv:9  %notrhs = icmp slt i32 %dequeuedItems_load, 1

ST_13: tmp2 [1/1] 1.37ns
_ifconv:10  %tmp2 = and i1 %notlhs, %notrhs

ST_13: tmp_7 [1/1] 1.37ns
_ifconv:11  %tmp_7 = and i1 %tmp2, %rev1

ST_13: stg_89 [1/1] 2.39ns
_ifconv:13  store i32 %out_data_1, i32* %dequeuedItems_addr_1, align 4


 <State 14>: 1.37ns
ST_14: result_4 [1/1] 1.37ns
_ifconv:12  %result_4 = and i1 %result_2, %tmp_7

ST_14: stg_91 [1/1] 0.00ns
_ifconv:14  br label %.preheader



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
