# do rx_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying /home/simon/intelFPGA/20.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {/home/simon/Documentos/FACULTAD_linux/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Receptor/mod_7seg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:32:01 on Mar 21,2021
# vcom -reportprogress 300 -93 -work work /home/simon/Documentos/FACULTAD_linux/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Receptor/mod_7seg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity mod_7seg
# -- Compiling architecture behav of mod_7seg
# End time: 23:32:01 on Mar 21,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/simon/Documentos/FACULTAD_linux/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/UART_RX/UART_RX.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:32:01 on Mar 21,2021
# vcom -reportprogress 300 -93 -work work /home/simon/Documentos/FACULTAD_linux/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/UART_RX/UART_RX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UART_RX
# -- Compiling architecture behav of UART_RX
# End time: 23:32:01 on Mar 21,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/simon/Documentos/FACULTAD_linux/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Receptor/rx.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:32:01 on Mar 21,2021
# vcom -reportprogress 300 -93 -work work /home/simon/Documentos/FACULTAD_linux/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Receptor/rx.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity rx
# -- Compiling architecture behav of rx
# End time: 23:32:01 on Mar 21,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {/home/simon/Documentos/FACULTAD_linux/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Receptor/tb_rx.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:32:01 on Mar 21,2021
# vcom -reportprogress 300 -93 -work work /home/simon/Documentos/FACULTAD_linux/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Receptor/tb_rx.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_rx
# -- Compiling architecture behav of tb_rx
# ** Warning: /home/simon/Documentos/FACULTAD_linux/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Receptor/tb_rx.vhd(10): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: /home/simon/Documentos/FACULTAD_linux/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Receptor/tb_rx.vhd(17): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# -- Loading entity rx
# ** Error: /home/simon/Documentos/FACULTAD_linux/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Receptor/tb_rx.vhd(68): (vcom-1484) Unknown formal identifier "reset_low".
# ** Error: /home/simon/Documentos/FACULTAD_linux/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Receptor/tb_rx.vhd(69): (vcom-1484) Unknown formal identifier "rxd".
# ** Error: /home/simon/Documentos/FACULTAD_linux/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Receptor/tb_rx.vhd(71): (vcom-1484) Unknown formal identifier "rx_byte".
# ** Note: /home/simon/Documentos/FACULTAD_linux/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Receptor/tb_rx.vhd(94): VHDL Compiler exiting
# End time: 23:32:01 on Mar 21,2021, Elapsed time: 0:00:00
# Errors: 3, Warnings: 2
# ** Error: /home/simon/intelFPGA/20.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./rx_run_msim_rtl_vhdl.do line 12
# /home/simon/intelFPGA/20.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom -93 -work work {/home/simon/Documentos/FACULTAD_linux/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Receptor/tb_rx.vhd}"
# 
# stdin: <EOF>
# couldn't load file "/home/simon/intelFPGA/20.1/quartus/../modelsim_ase/linuxaloem/ScintillaTk/libScintillaTk1.14.so": libstdc++.so.6: wrong ELF class: ELFCLASS64
# couldn't load file "/home/simon/intelFPGA/20.1/quartus/../modelsim_ase/linuxaloem/ScintillaTk/libScintillaTk1.14.so": libstdc++.so.6: wrong ELF class: ELFCLASS64
# couldn't load file "/home/simon/intelFPGA/20.1/quartus/../modelsim_ase/linuxaloem/ScintillaTk/libScintillaTk1.14.so": libstdc++.so.6: wrong ELF class: ELFCLASS64
# couldn't load file "/home/simon/intelFPGA/20.1/quartus/../modelsim_ase/linuxaloem/ScintillaTk/libScintillaTk1.14.so": libstdc++.so.6: wrong ELF class: ELFCLASS64
# couldn't load file "/home/simon/intelFPGA/20.1/quartus/../modelsim_ase/linuxaloem/ScintillaTk/libScintillaTk1.14.so": libstdc++.so.6: wrong ELF class: ELFCLASS64
# couldn't load file "/home/simon/intelFPGA/20.1/quartus/../modelsim_ase/linuxaloem/ScintillaTk/libScintillaTk1.14.so": libstdc++.so.6: wrong ELF class: ELFCLASS64
# couldn't load file "/home/simon/intelFPGA/20.1/quartus/../modelsim_ase/linuxaloem/ScintillaTk/libScintillaTk1.14.so": libstdc++.so.6: wrong ELF class: ELFCLASS64
# couldn't load file "/home/simon/intelFPGA/20.1/quartus/../modelsim_ase/linuxaloem/ScintillaTk/libScintillaTk1.14.so": libstdc++.so.6: wrong ELF class: ELFCLASS64
# couldn't load file "/home/simon/intelFPGA/20.1/quartus/../modelsim_ase/linuxaloem/ScintillaTk/libScintillaTk1.14.so": libstdc++.so.6: wrong ELF class: ELFCLASS64
