
smart_leds.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001124  080001c4  080001c4  000101c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000010  080012e8  080012e8  000112e8  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  080012f8  080012f8  000112f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08001300  08001300  00011300  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08001304  08001304  00011304  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000004  20000000  08001308  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000110  20000004  0800130c  00020004  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  20000114  0800130c  00020114  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00020004  2**0
                  CONTENTS, READONLY
 10 .debug_info   000107da  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 000020b6  00000000  00000000  0003080e  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    0000506c  00000000  00000000  000328c4  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 00000710  00000000  00000000  00037930  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00000970  00000000  00000000  00038040  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   00004778  00000000  00000000  000389b0  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    000032f8  00000000  00000000  0003d128  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007c  00000000  00000000  00040420  2**0
                  CONTENTS, READONLY
 18 .debug_frame  000013e8  00000000  00000000  0004049c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001c4 <__do_global_dtors_aux>:
 80001c4:	b510      	push	{r4, lr}
 80001c6:	4c05      	ldr	r4, [pc, #20]	; (80001dc <__do_global_dtors_aux+0x18>)
 80001c8:	7823      	ldrb	r3, [r4, #0]
 80001ca:	b933      	cbnz	r3, 80001da <__do_global_dtors_aux+0x16>
 80001cc:	4b04      	ldr	r3, [pc, #16]	; (80001e0 <__do_global_dtors_aux+0x1c>)
 80001ce:	b113      	cbz	r3, 80001d6 <__do_global_dtors_aux+0x12>
 80001d0:	4804      	ldr	r0, [pc, #16]	; (80001e4 <__do_global_dtors_aux+0x20>)
 80001d2:	f3af 8000 	nop.w
 80001d6:	2301      	movs	r3, #1
 80001d8:	7023      	strb	r3, [r4, #0]
 80001da:	bd10      	pop	{r4, pc}
 80001dc:	20000004 	.word	0x20000004
 80001e0:	00000000 	.word	0x00000000
 80001e4:	080012d0 	.word	0x080012d0

080001e8 <frame_dummy>:
 80001e8:	b508      	push	{r3, lr}
 80001ea:	4b03      	ldr	r3, [pc, #12]	; (80001f8 <frame_dummy+0x10>)
 80001ec:	b11b      	cbz	r3, 80001f6 <frame_dummy+0xe>
 80001ee:	4903      	ldr	r1, [pc, #12]	; (80001fc <frame_dummy+0x14>)
 80001f0:	4803      	ldr	r0, [pc, #12]	; (8000200 <frame_dummy+0x18>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	bd08      	pop	{r3, pc}
 80001f8:	00000000 	.word	0x00000000
 80001fc:	20000008 	.word	0x20000008
 8000200:	080012d0 	.word	0x080012d0

08000204 <__aeabi_uldivmod>:
 8000204:	b953      	cbnz	r3, 800021c <__aeabi_uldivmod+0x18>
 8000206:	b94a      	cbnz	r2, 800021c <__aeabi_uldivmod+0x18>
 8000208:	2900      	cmp	r1, #0
 800020a:	bf08      	it	eq
 800020c:	2800      	cmpeq	r0, #0
 800020e:	bf1c      	itt	ne
 8000210:	f04f 31ff 	movne.w	r1, #4294967295
 8000214:	f04f 30ff 	movne.w	r0, #4294967295
 8000218:	f000 b97a 	b.w	8000510 <__aeabi_idiv0>
 800021c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000220:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000224:	f000 f806 	bl	8000234 <__udivmoddi4>
 8000228:	f8dd e004 	ldr.w	lr, [sp, #4]
 800022c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000230:	b004      	add	sp, #16
 8000232:	4770      	bx	lr

08000234 <__udivmoddi4>:
 8000234:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000238:	468c      	mov	ip, r1
 800023a:	460d      	mov	r5, r1
 800023c:	4604      	mov	r4, r0
 800023e:	9e08      	ldr	r6, [sp, #32]
 8000240:	2b00      	cmp	r3, #0
 8000242:	d151      	bne.n	80002e8 <__udivmoddi4+0xb4>
 8000244:	428a      	cmp	r2, r1
 8000246:	4617      	mov	r7, r2
 8000248:	d96d      	bls.n	8000326 <__udivmoddi4+0xf2>
 800024a:	fab2 fe82 	clz	lr, r2
 800024e:	f1be 0f00 	cmp.w	lr, #0
 8000252:	d00b      	beq.n	800026c <__udivmoddi4+0x38>
 8000254:	f1ce 0c20 	rsb	ip, lr, #32
 8000258:	fa01 f50e 	lsl.w	r5, r1, lr
 800025c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000260:	fa02 f70e 	lsl.w	r7, r2, lr
 8000264:	ea4c 0c05 	orr.w	ip, ip, r5
 8000268:	fa00 f40e 	lsl.w	r4, r0, lr
 800026c:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 8000270:	0c25      	lsrs	r5, r4, #16
 8000272:	fbbc f8fa 	udiv	r8, ip, sl
 8000276:	fa1f f987 	uxth.w	r9, r7
 800027a:	fb0a cc18 	mls	ip, sl, r8, ip
 800027e:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000282:	fb08 f309 	mul.w	r3, r8, r9
 8000286:	42ab      	cmp	r3, r5
 8000288:	d90a      	bls.n	80002a0 <__udivmoddi4+0x6c>
 800028a:	19ed      	adds	r5, r5, r7
 800028c:	f108 32ff 	add.w	r2, r8, #4294967295
 8000290:	f080 8123 	bcs.w	80004da <__udivmoddi4+0x2a6>
 8000294:	42ab      	cmp	r3, r5
 8000296:	f240 8120 	bls.w	80004da <__udivmoddi4+0x2a6>
 800029a:	f1a8 0802 	sub.w	r8, r8, #2
 800029e:	443d      	add	r5, r7
 80002a0:	1aed      	subs	r5, r5, r3
 80002a2:	b2a4      	uxth	r4, r4
 80002a4:	fbb5 f0fa 	udiv	r0, r5, sl
 80002a8:	fb0a 5510 	mls	r5, sl, r0, r5
 80002ac:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 80002b0:	fb00 f909 	mul.w	r9, r0, r9
 80002b4:	45a1      	cmp	r9, r4
 80002b6:	d909      	bls.n	80002cc <__udivmoddi4+0x98>
 80002b8:	19e4      	adds	r4, r4, r7
 80002ba:	f100 33ff 	add.w	r3, r0, #4294967295
 80002be:	f080 810a 	bcs.w	80004d6 <__udivmoddi4+0x2a2>
 80002c2:	45a1      	cmp	r9, r4
 80002c4:	f240 8107 	bls.w	80004d6 <__udivmoddi4+0x2a2>
 80002c8:	3802      	subs	r0, #2
 80002ca:	443c      	add	r4, r7
 80002cc:	eba4 0409 	sub.w	r4, r4, r9
 80002d0:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80002d4:	2100      	movs	r1, #0
 80002d6:	2e00      	cmp	r6, #0
 80002d8:	d061      	beq.n	800039e <__udivmoddi4+0x16a>
 80002da:	fa24 f40e 	lsr.w	r4, r4, lr
 80002de:	2300      	movs	r3, #0
 80002e0:	6034      	str	r4, [r6, #0]
 80002e2:	6073      	str	r3, [r6, #4]
 80002e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002e8:	428b      	cmp	r3, r1
 80002ea:	d907      	bls.n	80002fc <__udivmoddi4+0xc8>
 80002ec:	2e00      	cmp	r6, #0
 80002ee:	d054      	beq.n	800039a <__udivmoddi4+0x166>
 80002f0:	2100      	movs	r1, #0
 80002f2:	e886 0021 	stmia.w	r6, {r0, r5}
 80002f6:	4608      	mov	r0, r1
 80002f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002fc:	fab3 f183 	clz	r1, r3
 8000300:	2900      	cmp	r1, #0
 8000302:	f040 808e 	bne.w	8000422 <__udivmoddi4+0x1ee>
 8000306:	42ab      	cmp	r3, r5
 8000308:	d302      	bcc.n	8000310 <__udivmoddi4+0xdc>
 800030a:	4282      	cmp	r2, r0
 800030c:	f200 80fa 	bhi.w	8000504 <__udivmoddi4+0x2d0>
 8000310:	1a84      	subs	r4, r0, r2
 8000312:	eb65 0503 	sbc.w	r5, r5, r3
 8000316:	2001      	movs	r0, #1
 8000318:	46ac      	mov	ip, r5
 800031a:	2e00      	cmp	r6, #0
 800031c:	d03f      	beq.n	800039e <__udivmoddi4+0x16a>
 800031e:	e886 1010 	stmia.w	r6, {r4, ip}
 8000322:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000326:	b912      	cbnz	r2, 800032e <__udivmoddi4+0xfa>
 8000328:	2701      	movs	r7, #1
 800032a:	fbb7 f7f2 	udiv	r7, r7, r2
 800032e:	fab7 fe87 	clz	lr, r7
 8000332:	f1be 0f00 	cmp.w	lr, #0
 8000336:	d134      	bne.n	80003a2 <__udivmoddi4+0x16e>
 8000338:	1beb      	subs	r3, r5, r7
 800033a:	0c3a      	lsrs	r2, r7, #16
 800033c:	fa1f fc87 	uxth.w	ip, r7
 8000340:	2101      	movs	r1, #1
 8000342:	fbb3 f8f2 	udiv	r8, r3, r2
 8000346:	0c25      	lsrs	r5, r4, #16
 8000348:	fb02 3318 	mls	r3, r2, r8, r3
 800034c:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000350:	fb0c f308 	mul.w	r3, ip, r8
 8000354:	42ab      	cmp	r3, r5
 8000356:	d907      	bls.n	8000368 <__udivmoddi4+0x134>
 8000358:	19ed      	adds	r5, r5, r7
 800035a:	f108 30ff 	add.w	r0, r8, #4294967295
 800035e:	d202      	bcs.n	8000366 <__udivmoddi4+0x132>
 8000360:	42ab      	cmp	r3, r5
 8000362:	f200 80d1 	bhi.w	8000508 <__udivmoddi4+0x2d4>
 8000366:	4680      	mov	r8, r0
 8000368:	1aed      	subs	r5, r5, r3
 800036a:	b2a3      	uxth	r3, r4
 800036c:	fbb5 f0f2 	udiv	r0, r5, r2
 8000370:	fb02 5510 	mls	r5, r2, r0, r5
 8000374:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 8000378:	fb0c fc00 	mul.w	ip, ip, r0
 800037c:	45a4      	cmp	ip, r4
 800037e:	d907      	bls.n	8000390 <__udivmoddi4+0x15c>
 8000380:	19e4      	adds	r4, r4, r7
 8000382:	f100 33ff 	add.w	r3, r0, #4294967295
 8000386:	d202      	bcs.n	800038e <__udivmoddi4+0x15a>
 8000388:	45a4      	cmp	ip, r4
 800038a:	f200 80b8 	bhi.w	80004fe <__udivmoddi4+0x2ca>
 800038e:	4618      	mov	r0, r3
 8000390:	eba4 040c 	sub.w	r4, r4, ip
 8000394:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000398:	e79d      	b.n	80002d6 <__udivmoddi4+0xa2>
 800039a:	4631      	mov	r1, r6
 800039c:	4630      	mov	r0, r6
 800039e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003a2:	f1ce 0420 	rsb	r4, lr, #32
 80003a6:	fa05 f30e 	lsl.w	r3, r5, lr
 80003aa:	fa07 f70e 	lsl.w	r7, r7, lr
 80003ae:	fa20 f804 	lsr.w	r8, r0, r4
 80003b2:	0c3a      	lsrs	r2, r7, #16
 80003b4:	fa25 f404 	lsr.w	r4, r5, r4
 80003b8:	ea48 0803 	orr.w	r8, r8, r3
 80003bc:	fbb4 f1f2 	udiv	r1, r4, r2
 80003c0:	ea4f 4518 	mov.w	r5, r8, lsr #16
 80003c4:	fb02 4411 	mls	r4, r2, r1, r4
 80003c8:	fa1f fc87 	uxth.w	ip, r7
 80003cc:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 80003d0:	fb01 f30c 	mul.w	r3, r1, ip
 80003d4:	42ab      	cmp	r3, r5
 80003d6:	fa00 f40e 	lsl.w	r4, r0, lr
 80003da:	d909      	bls.n	80003f0 <__udivmoddi4+0x1bc>
 80003dc:	19ed      	adds	r5, r5, r7
 80003de:	f101 30ff 	add.w	r0, r1, #4294967295
 80003e2:	f080 808a 	bcs.w	80004fa <__udivmoddi4+0x2c6>
 80003e6:	42ab      	cmp	r3, r5
 80003e8:	f240 8087 	bls.w	80004fa <__udivmoddi4+0x2c6>
 80003ec:	3902      	subs	r1, #2
 80003ee:	443d      	add	r5, r7
 80003f0:	1aeb      	subs	r3, r5, r3
 80003f2:	fa1f f588 	uxth.w	r5, r8
 80003f6:	fbb3 f0f2 	udiv	r0, r3, r2
 80003fa:	fb02 3310 	mls	r3, r2, r0, r3
 80003fe:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000402:	fb00 f30c 	mul.w	r3, r0, ip
 8000406:	42ab      	cmp	r3, r5
 8000408:	d907      	bls.n	800041a <__udivmoddi4+0x1e6>
 800040a:	19ed      	adds	r5, r5, r7
 800040c:	f100 38ff 	add.w	r8, r0, #4294967295
 8000410:	d26f      	bcs.n	80004f2 <__udivmoddi4+0x2be>
 8000412:	42ab      	cmp	r3, r5
 8000414:	d96d      	bls.n	80004f2 <__udivmoddi4+0x2be>
 8000416:	3802      	subs	r0, #2
 8000418:	443d      	add	r5, r7
 800041a:	1aeb      	subs	r3, r5, r3
 800041c:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000420:	e78f      	b.n	8000342 <__udivmoddi4+0x10e>
 8000422:	f1c1 0720 	rsb	r7, r1, #32
 8000426:	fa22 f807 	lsr.w	r8, r2, r7
 800042a:	408b      	lsls	r3, r1
 800042c:	fa05 f401 	lsl.w	r4, r5, r1
 8000430:	ea48 0303 	orr.w	r3, r8, r3
 8000434:	fa20 fe07 	lsr.w	lr, r0, r7
 8000438:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 800043c:	40fd      	lsrs	r5, r7
 800043e:	ea4e 0e04 	orr.w	lr, lr, r4
 8000442:	fbb5 f9fc 	udiv	r9, r5, ip
 8000446:	ea4f 441e 	mov.w	r4, lr, lsr #16
 800044a:	fb0c 5519 	mls	r5, ip, r9, r5
 800044e:	fa1f f883 	uxth.w	r8, r3
 8000452:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 8000456:	fb09 f408 	mul.w	r4, r9, r8
 800045a:	42ac      	cmp	r4, r5
 800045c:	fa02 f201 	lsl.w	r2, r2, r1
 8000460:	fa00 fa01 	lsl.w	sl, r0, r1
 8000464:	d908      	bls.n	8000478 <__udivmoddi4+0x244>
 8000466:	18ed      	adds	r5, r5, r3
 8000468:	f109 30ff 	add.w	r0, r9, #4294967295
 800046c:	d243      	bcs.n	80004f6 <__udivmoddi4+0x2c2>
 800046e:	42ac      	cmp	r4, r5
 8000470:	d941      	bls.n	80004f6 <__udivmoddi4+0x2c2>
 8000472:	f1a9 0902 	sub.w	r9, r9, #2
 8000476:	441d      	add	r5, r3
 8000478:	1b2d      	subs	r5, r5, r4
 800047a:	fa1f fe8e 	uxth.w	lr, lr
 800047e:	fbb5 f0fc 	udiv	r0, r5, ip
 8000482:	fb0c 5510 	mls	r5, ip, r0, r5
 8000486:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 800048a:	fb00 f808 	mul.w	r8, r0, r8
 800048e:	45a0      	cmp	r8, r4
 8000490:	d907      	bls.n	80004a2 <__udivmoddi4+0x26e>
 8000492:	18e4      	adds	r4, r4, r3
 8000494:	f100 35ff 	add.w	r5, r0, #4294967295
 8000498:	d229      	bcs.n	80004ee <__udivmoddi4+0x2ba>
 800049a:	45a0      	cmp	r8, r4
 800049c:	d927      	bls.n	80004ee <__udivmoddi4+0x2ba>
 800049e:	3802      	subs	r0, #2
 80004a0:	441c      	add	r4, r3
 80004a2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004a6:	eba4 0408 	sub.w	r4, r4, r8
 80004aa:	fba0 8902 	umull	r8, r9, r0, r2
 80004ae:	454c      	cmp	r4, r9
 80004b0:	46c6      	mov	lr, r8
 80004b2:	464d      	mov	r5, r9
 80004b4:	d315      	bcc.n	80004e2 <__udivmoddi4+0x2ae>
 80004b6:	d012      	beq.n	80004de <__udivmoddi4+0x2aa>
 80004b8:	b156      	cbz	r6, 80004d0 <__udivmoddi4+0x29c>
 80004ba:	ebba 030e 	subs.w	r3, sl, lr
 80004be:	eb64 0405 	sbc.w	r4, r4, r5
 80004c2:	fa04 f707 	lsl.w	r7, r4, r7
 80004c6:	40cb      	lsrs	r3, r1
 80004c8:	431f      	orrs	r7, r3
 80004ca:	40cc      	lsrs	r4, r1
 80004cc:	6037      	str	r7, [r6, #0]
 80004ce:	6074      	str	r4, [r6, #4]
 80004d0:	2100      	movs	r1, #0
 80004d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004d6:	4618      	mov	r0, r3
 80004d8:	e6f8      	b.n	80002cc <__udivmoddi4+0x98>
 80004da:	4690      	mov	r8, r2
 80004dc:	e6e0      	b.n	80002a0 <__udivmoddi4+0x6c>
 80004de:	45c2      	cmp	sl, r8
 80004e0:	d2ea      	bcs.n	80004b8 <__udivmoddi4+0x284>
 80004e2:	ebb8 0e02 	subs.w	lr, r8, r2
 80004e6:	eb69 0503 	sbc.w	r5, r9, r3
 80004ea:	3801      	subs	r0, #1
 80004ec:	e7e4      	b.n	80004b8 <__udivmoddi4+0x284>
 80004ee:	4628      	mov	r0, r5
 80004f0:	e7d7      	b.n	80004a2 <__udivmoddi4+0x26e>
 80004f2:	4640      	mov	r0, r8
 80004f4:	e791      	b.n	800041a <__udivmoddi4+0x1e6>
 80004f6:	4681      	mov	r9, r0
 80004f8:	e7be      	b.n	8000478 <__udivmoddi4+0x244>
 80004fa:	4601      	mov	r1, r0
 80004fc:	e778      	b.n	80003f0 <__udivmoddi4+0x1bc>
 80004fe:	3802      	subs	r0, #2
 8000500:	443c      	add	r4, r7
 8000502:	e745      	b.n	8000390 <__udivmoddi4+0x15c>
 8000504:	4608      	mov	r0, r1
 8000506:	e708      	b.n	800031a <__udivmoddi4+0xe6>
 8000508:	f1a8 0802 	sub.w	r8, r8, #2
 800050c:	443d      	add	r5, r7
 800050e:	e72b      	b.n	8000368 <__udivmoddi4+0x134>

08000510 <__aeabi_idiv0>:
 8000510:	4770      	bx	lr
 8000512:	bf00      	nop

08000514 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000514:	b510      	push	{r4, lr}
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(SystemCoreClock/1000U);
 8000516:	4b08      	ldr	r3, [pc, #32]	; (8000538 <HAL_InitTick+0x24>)
{
 8000518:	4604      	mov	r4, r0
  HAL_SYSTICK_Config(SystemCoreClock/1000U);
 800051a:	6818      	ldr	r0, [r3, #0]
 800051c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000520:	fbb0 f0f3 	udiv	r0, r0, r3
 8000524:	f000 f878 	bl	8000618 <HAL_SYSTICK_Config>

  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000528:	2200      	movs	r2, #0
 800052a:	4621      	mov	r1, r4
 800052c:	f04f 30ff 	mov.w	r0, #4294967295
 8000530:	f000 f83e 	bl	80005b0 <HAL_NVIC_SetPriority>

  /* Return function status */
  return HAL_OK;
}
 8000534:	2000      	movs	r0, #0
 8000536:	bd10      	pop	{r4, pc}
 8000538:	20000000 	.word	0x20000000

0800053c <HAL_Init>:
{
 800053c:	b508      	push	{r3, lr}
   __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800053e:	4b0b      	ldr	r3, [pc, #44]	; (800056c <HAL_Init+0x30>)
 8000540:	681a      	ldr	r2, [r3, #0]
 8000542:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8000546:	601a      	str	r2, [r3, #0]
   __HAL_FLASH_DATA_CACHE_ENABLE();
 8000548:	681a      	ldr	r2, [r3, #0]
 800054a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800054e:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000550:	681a      	ldr	r2, [r3, #0]
 8000552:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8000556:	601a      	str	r2, [r3, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000558:	2003      	movs	r0, #3
 800055a:	f000 f817 	bl	800058c <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 800055e:	2000      	movs	r0, #0
 8000560:	f7ff ffd8 	bl	8000514 <HAL_InitTick>
  HAL_MspInit();
 8000564:	f000 fdba 	bl	80010dc <HAL_MspInit>
}
 8000568:	2000      	movs	r0, #0
 800056a:	bd08      	pop	{r3, pc}
 800056c:	40023c00 	.word	0x40023c00

08000570 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick++;
 8000570:	4a02      	ldr	r2, [pc, #8]	; (800057c <HAL_IncTick+0xc>)
 8000572:	6813      	ldr	r3, [r2, #0]
 8000574:	3301      	adds	r3, #1
 8000576:	6013      	str	r3, [r2, #0]
 8000578:	4770      	bx	lr
 800057a:	bf00      	nop
 800057c:	20000020 	.word	0x20000020

08000580 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000580:	4b01      	ldr	r3, [pc, #4]	; (8000588 <HAL_GetTick+0x8>)
 8000582:	6818      	ldr	r0, [r3, #0]
}
 8000584:	4770      	bx	lr
 8000586:	bf00      	nop
 8000588:	20000020 	.word	0x20000020

0800058c <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800058c:	4a07      	ldr	r2, [pc, #28]	; (80005ac <HAL_NVIC_SetPriorityGrouping+0x20>)
 800058e:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000590:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8000594:	041b      	lsls	r3, r3, #16
 8000596:	0c1b      	lsrs	r3, r3, #16
 8000598:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 800059c:	0200      	lsls	r0, r0, #8
 800059e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80005a2:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value  =  (reg_value                                   |
 80005a6:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 80005a8:	60d3      	str	r3, [r2, #12]
 80005aa:	4770      	bx	lr
 80005ac:	e000ed00 	.word	0xe000ed00

080005b0 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80005b0:	4b17      	ldr	r3, [pc, #92]	; (8000610 <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80005b2:	b530      	push	{r4, r5, lr}
 80005b4:	68dc      	ldr	r4, [r3, #12]
 80005b6:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80005ba:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80005be:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80005c0:	2b04      	cmp	r3, #4
 80005c2:	bf28      	it	cs
 80005c4:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80005c6:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80005c8:	f04f 0501 	mov.w	r5, #1
 80005cc:	fa05 f303 	lsl.w	r3, r5, r3
 80005d0:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80005d4:	bf8c      	ite	hi
 80005d6:	3c03      	subhi	r4, #3
 80005d8:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80005da:	4019      	ands	r1, r3
 80005dc:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80005de:	fa05 f404 	lsl.w	r4, r5, r4
 80005e2:	3c01      	subs	r4, #1
 80005e4:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) < 0)
 80005e6:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80005e8:	ea42 0201 	orr.w	r2, r2, r1
 80005ec:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80005f0:	bfaf      	iteee	ge
 80005f2:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80005f6:	f000 000f 	andlt.w	r0, r0, #15
 80005fa:	4b06      	ldrlt	r3, [pc, #24]	; (8000614 <HAL_NVIC_SetPriority+0x64>)
 80005fc:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80005fe:	bfa5      	ittet	ge
 8000600:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
 8000604:	b2d2      	uxtbge	r2, r2
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000606:	541a      	strblt	r2, [r3, r0]
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000608:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 800060c:	bd30      	pop	{r4, r5, pc}
 800060e:	bf00      	nop
 8000610:	e000ed00 	.word	0xe000ed00
 8000614:	e000ed14 	.word	0xe000ed14

08000618 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000618:	3801      	subs	r0, #1
 800061a:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 800061e:	d20a      	bcs.n	8000636 <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000620:	4b06      	ldr	r3, [pc, #24]	; (800063c <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000622:	4a07      	ldr	r2, [pc, #28]	; (8000640 <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000624:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000626:	21f0      	movs	r1, #240	; 0xf0
 8000628:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800062c:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800062e:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000630:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000632:	601a      	str	r2, [r3, #0]
 8000634:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8000636:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000638:	4770      	bx	lr
 800063a:	bf00      	nop
 800063c:	e000e010 	.word	0xe000e010
 8000640:	e000ed00 	.word	0xe000ed00

08000644 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8000644:	4b04      	ldr	r3, [pc, #16]	; (8000658 <HAL_SYSTICK_CLKSourceConfig+0x14>)
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8000646:	681a      	ldr	r2, [r3, #0]
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8000648:	2804      	cmp	r0, #4
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 800064a:	bf0c      	ite	eq
 800064c:	f042 0204 	orreq.w	r2, r2, #4
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8000650:	f022 0204 	bicne.w	r2, r2, #4
 8000654:	601a      	str	r2, [r3, #0]
 8000656:	4770      	bx	lr
 8000658:	e000e010 	.word	0xe000e010

0800065c <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 800065c:	4770      	bx	lr

0800065e <HAL_SYSTICK_IRQHandler>:
{
 800065e:	b508      	push	{r3, lr}
  HAL_SYSTICK_Callback();
 8000660:	f7ff fffc 	bl	800065c <HAL_SYSTICK_Callback>
 8000664:	bd08      	pop	{r3, pc}
	...

08000668 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000668:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800066c:	b085      	sub	sp, #20
  for(position = 0U; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800066e:	680b      	ldr	r3, [r1, #0]
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000670:	f8df 81a0 	ldr.w	r8, [pc, #416]	; 8000814 <HAL_GPIO_Init+0x1ac>
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000674:	4a65      	ldr	r2, [pc, #404]	; (800080c <HAL_GPIO_Init+0x1a4>)
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000676:	f8df 91a0 	ldr.w	r9, [pc, #416]	; 8000818 <HAL_GPIO_Init+0x1b0>
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800067a:	9301      	str	r3, [sp, #4]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800067c:	2300      	movs	r3, #0
    ioposition = 0x01U << position;
 800067e:	f04f 0e01 	mov.w	lr, #1
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000682:	9c01      	ldr	r4, [sp, #4]
    ioposition = 0x01U << position;
 8000684:	fa0e fe03 	lsl.w	lr, lr, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000688:	ea0e 0604 	and.w	r6, lr, r4
    if(iocurrent == ioposition)
 800068c:	45b6      	cmp	lr, r6
 800068e:	f040 80aa 	bne.w	80007e6 <HAL_GPIO_Init+0x17e>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000692:	684c      	ldr	r4, [r1, #4]
 8000694:	f024 0710 	bic.w	r7, r4, #16
 8000698:	2f02      	cmp	r7, #2
 800069a:	d116      	bne.n	80006ca <HAL_GPIO_Init+0x62>
        temp = GPIOx->AFR[position >> 3U];
 800069c:	ea4f 0ad3 	mov.w	sl, r3, lsr #3
 80006a0:	eb00 0a8a 	add.w	sl, r0, sl, lsl #2
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80006a4:	f003 0b07 	and.w	fp, r3, #7
        temp = GPIOx->AFR[position >> 3U];
 80006a8:	f8da 5020 	ldr.w	r5, [sl, #32]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80006ac:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
 80006b0:	f04f 0c0f 	mov.w	ip, #15
 80006b4:	fa0c fc0b 	lsl.w	ip, ip, fp
 80006b8:	ea25 0c0c 	bic.w	ip, r5, ip
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80006bc:	690d      	ldr	r5, [r1, #16]
 80006be:	fa05 f50b 	lsl.w	r5, r5, fp
 80006c2:	ea45 050c 	orr.w	r5, r5, ip
        GPIOx->AFR[position >> 3U] = temp;
 80006c6:	f8ca 5020 	str.w	r5, [sl, #32]
 80006ca:	ea4f 0a43 	mov.w	sl, r3, lsl #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80006ce:	2503      	movs	r5, #3
      temp = GPIOx->MODER;
 80006d0:	f8d0 b000 	ldr.w	fp, [r0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80006d4:	fa05 f50a 	lsl.w	r5, r5, sl
 80006d8:	43ed      	mvns	r5, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80006da:	f004 0c03 	and.w	ip, r4, #3
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80006de:	ea0b 0b05 	and.w	fp, fp, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80006e2:	fa0c fc0a 	lsl.w	ip, ip, sl
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80006e6:	3f01      	subs	r7, #1
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80006e8:	ea4c 0c0b 	orr.w	ip, ip, fp
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80006ec:	2f01      	cmp	r7, #1
      GPIOx->MODER = temp;
 80006ee:	f8c0 c000 	str.w	ip, [r0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80006f2:	d811      	bhi.n	8000718 <HAL_GPIO_Init+0xb0>
        temp = GPIOx->OSPEEDR; 
 80006f4:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80006f6:	ea07 0b05 	and.w	fp, r7, r5
        temp |= (GPIO_Init->Speed << (position * 2U));
 80006fa:	68cf      	ldr	r7, [r1, #12]
 80006fc:	fa07 fc0a 	lsl.w	ip, r7, sl
 8000700:	ea4c 070b 	orr.w	r7, ip, fp
        GPIOx->OSPEEDR = temp;
 8000704:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 8000706:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000708:	ea27 0e0e 	bic.w	lr, r7, lr
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800070c:	f3c4 1700 	ubfx	r7, r4, #4, #1
 8000710:	409f      	lsls	r7, r3
 8000712:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->OTYPER = temp;
 8000716:	6047      	str	r7, [r0, #4]
      temp = GPIOx->PUPDR;
 8000718:	68c7      	ldr	r7, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800071a:	403d      	ands	r5, r7
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800071c:	688f      	ldr	r7, [r1, #8]
 800071e:	fa07 f70a 	lsl.w	r7, r7, sl
 8000722:	433d      	orrs	r5, r7
      GPIOx->PUPDR = temp;
 8000724:	60c5      	str	r5, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000726:	00e5      	lsls	r5, r4, #3
 8000728:	d55d      	bpl.n	80007e6 <HAL_GPIO_Init+0x17e>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800072a:	f04f 0b00 	mov.w	fp, #0
 800072e:	f8cd b00c 	str.w	fp, [sp, #12]
 8000732:	f8d8 7044 	ldr.w	r7, [r8, #68]	; 0x44
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000736:	4d36      	ldr	r5, [pc, #216]	; (8000810 <HAL_GPIO_Init+0x1a8>)
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000738:	f447 4780 	orr.w	r7, r7, #16384	; 0x4000
 800073c:	f8c8 7044 	str.w	r7, [r8, #68]	; 0x44
 8000740:	f8d8 7044 	ldr.w	r7, [r8, #68]	; 0x44
 8000744:	f407 4780 	and.w	r7, r7, #16384	; 0x4000
 8000748:	9703      	str	r7, [sp, #12]
 800074a:	9f03      	ldr	r7, [sp, #12]
 800074c:	f023 0703 	bic.w	r7, r3, #3
 8000750:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
 8000754:	f507 379c 	add.w	r7, r7, #79872	; 0x13800
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000758:	f003 0c03 	and.w	ip, r3, #3
        temp = SYSCFG->EXTICR[position >> 2U];
 800075c:	f8d7 a008 	ldr.w	sl, [r7, #8]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000760:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 8000764:	f04f 0e0f 	mov.w	lr, #15
 8000768:	fa0e fe0c 	lsl.w	lr, lr, ip
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800076c:	42a8      	cmp	r0, r5
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800076e:	ea2a 0e0e 	bic.w	lr, sl, lr
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000772:	d03f      	beq.n	80007f4 <HAL_GPIO_Init+0x18c>
 8000774:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000778:	42a8      	cmp	r0, r5
 800077a:	d03d      	beq.n	80007f8 <HAL_GPIO_Init+0x190>
 800077c:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000780:	42a8      	cmp	r0, r5
 8000782:	d03b      	beq.n	80007fc <HAL_GPIO_Init+0x194>
 8000784:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000788:	42a8      	cmp	r0, r5
 800078a:	d039      	beq.n	8000800 <HAL_GPIO_Init+0x198>
 800078c:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000790:	42a8      	cmp	r0, r5
 8000792:	d037      	beq.n	8000804 <HAL_GPIO_Init+0x19c>
 8000794:	4548      	cmp	r0, r9
 8000796:	d037      	beq.n	8000808 <HAL_GPIO_Init+0x1a0>
 8000798:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 800079c:	42a8      	cmp	r0, r5
 800079e:	bf14      	ite	ne
 80007a0:	2507      	movne	r5, #7
 80007a2:	2506      	moveq	r5, #6
 80007a4:	fa05 f50c 	lsl.w	r5, r5, ip
 80007a8:	ea45 050e 	orr.w	r5, r5, lr
        SYSCFG->EXTICR[position >> 2U] = temp;
 80007ac:	60bd      	str	r5, [r7, #8]
        temp = EXTI->IMR;
 80007ae:	6815      	ldr	r5, [r2, #0]
        temp &= ~((uint32_t)iocurrent);
 80007b0:	43f7      	mvns	r7, r6
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80007b2:	f414 3f80 	tst.w	r4, #65536	; 0x10000
        temp &= ~((uint32_t)iocurrent);
 80007b6:	bf0c      	ite	eq
 80007b8:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 80007ba:	4335      	orrne	r5, r6
        }
        EXTI->IMR = temp;
 80007bc:	6015      	str	r5, [r2, #0]

        temp = EXTI->EMR;
 80007be:	6855      	ldr	r5, [r2, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80007c0:	f414 3f00 	tst.w	r4, #131072	; 0x20000
        temp &= ~((uint32_t)iocurrent);
 80007c4:	bf0c      	ite	eq
 80007c6:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 80007c8:	4335      	orrne	r5, r6
        }
        EXTI->EMR = temp;
 80007ca:	6055      	str	r5, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80007cc:	6895      	ldr	r5, [r2, #8]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80007ce:	f414 1f80 	tst.w	r4, #1048576	; 0x100000
        temp &= ~((uint32_t)iocurrent);
 80007d2:	bf0c      	ite	eq
 80007d4:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 80007d6:	4335      	orrne	r5, r6
        }
        EXTI->RTSR = temp;
 80007d8:	6095      	str	r5, [r2, #8]

        temp = EXTI->FTSR;
 80007da:	68d5      	ldr	r5, [r2, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80007dc:	02a4      	lsls	r4, r4, #10
        temp &= ~((uint32_t)iocurrent);
 80007de:	bf54      	ite	pl
 80007e0:	403d      	andpl	r5, r7
        {
          temp |= iocurrent;
 80007e2:	4335      	orrmi	r5, r6
        }
        EXTI->FTSR = temp;
 80007e4:	60d5      	str	r5, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80007e6:	3301      	adds	r3, #1
 80007e8:	2b10      	cmp	r3, #16
 80007ea:	f47f af48 	bne.w	800067e <HAL_GPIO_Init+0x16>
      }
    }
  }
}
 80007ee:	b005      	add	sp, #20
 80007f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80007f4:	465d      	mov	r5, fp
 80007f6:	e7d5      	b.n	80007a4 <HAL_GPIO_Init+0x13c>
 80007f8:	2501      	movs	r5, #1
 80007fa:	e7d3      	b.n	80007a4 <HAL_GPIO_Init+0x13c>
 80007fc:	2502      	movs	r5, #2
 80007fe:	e7d1      	b.n	80007a4 <HAL_GPIO_Init+0x13c>
 8000800:	2503      	movs	r5, #3
 8000802:	e7cf      	b.n	80007a4 <HAL_GPIO_Init+0x13c>
 8000804:	2504      	movs	r5, #4
 8000806:	e7cd      	b.n	80007a4 <HAL_GPIO_Init+0x13c>
 8000808:	2505      	movs	r5, #5
 800080a:	e7cb      	b.n	80007a4 <HAL_GPIO_Init+0x13c>
 800080c:	40013c00 	.word	0x40013c00
 8000810:	40020000 	.word	0x40020000
 8000814:	40023800 	.word	0x40023800
 8000818:	40021400 	.word	0x40021400

0800081c <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800081c:	b10a      	cbz	r2, 8000822 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800081e:	6181      	str	r1, [r0, #24]
 8000820:	4770      	bx	lr
 8000822:	0409      	lsls	r1, r1, #16
 8000824:	e7fb      	b.n	800081e <HAL_GPIO_WritePin+0x2>
	...

08000828 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8000828:	b537      	push	{r0, r1, r2, r4, r5, lr}
  uint32_t tickstart = 0U;

  __HAL_RCC_PWR_CLK_ENABLE();
 800082a:	2300      	movs	r3, #0
 800082c:	9301      	str	r3, [sp, #4]
 800082e:	4b18      	ldr	r3, [pc, #96]	; (8000890 <HAL_PWREx_EnableOverDrive+0x68>)
  __HAL_PWR_OVERDRIVE_ENABLE();

  /* Get tick */
  tickstart = HAL_GetTick();

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8000830:	4c18      	ldr	r4, [pc, #96]	; (8000894 <HAL_PWREx_EnableOverDrive+0x6c>)
  __HAL_RCC_PWR_CLK_ENABLE();
 8000832:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000834:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8000838:	641a      	str	r2, [r3, #64]	; 0x40
 800083a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800083c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000840:	9301      	str	r3, [sp, #4]
 8000842:	9b01      	ldr	r3, [sp, #4]
  __HAL_PWR_OVERDRIVE_ENABLE();
 8000844:	4b14      	ldr	r3, [pc, #80]	; (8000898 <HAL_PWREx_EnableOverDrive+0x70>)
 8000846:	2201      	movs	r2, #1
 8000848:	601a      	str	r2, [r3, #0]
  tickstart = HAL_GetTick();
 800084a:	f7ff fe99 	bl	8000580 <HAL_GetTick>
 800084e:	4605      	mov	r5, r0
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8000850:	6863      	ldr	r3, [r4, #4]
 8000852:	03da      	lsls	r2, r3, #15
 8000854:	d50b      	bpl.n	800086e <HAL_PWREx_EnableOverDrive+0x46>
      return HAL_TIMEOUT;
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8000856:	4b11      	ldr	r3, [pc, #68]	; (800089c <HAL_PWREx_EnableOverDrive+0x74>)

  /* Get tick */
  tickstart = HAL_GetTick();

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8000858:	4c0e      	ldr	r4, [pc, #56]	; (8000894 <HAL_PWREx_EnableOverDrive+0x6c>)
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 800085a:	2201      	movs	r2, #1
 800085c:	601a      	str	r2, [r3, #0]
  tickstart = HAL_GetTick();
 800085e:	f7ff fe8f 	bl	8000580 <HAL_GetTick>
 8000862:	4605      	mov	r5, r0
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8000864:	6863      	ldr	r3, [r4, #4]
 8000866:	039b      	lsls	r3, r3, #14
 8000868:	d50a      	bpl.n	8000880 <HAL_PWREx_EnableOverDrive+0x58>
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
    {
      return HAL_TIMEOUT;
    }
  } 
  return HAL_OK;
 800086a:	2000      	movs	r0, #0
 800086c:	e006      	b.n	800087c <HAL_PWREx_EnableOverDrive+0x54>
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800086e:	f7ff fe87 	bl	8000580 <HAL_GetTick>
 8000872:	1b40      	subs	r0, r0, r5
 8000874:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8000878:	d9ea      	bls.n	8000850 <HAL_PWREx_EnableOverDrive+0x28>
      return HAL_TIMEOUT;
 800087a:	2003      	movs	r0, #3
}
 800087c:	b003      	add	sp, #12
 800087e:	bd30      	pop	{r4, r5, pc}
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8000880:	f7ff fe7e 	bl	8000580 <HAL_GetTick>
 8000884:	1b40      	subs	r0, r0, r5
 8000886:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 800088a:	d9eb      	bls.n	8000864 <HAL_PWREx_EnableOverDrive+0x3c>
 800088c:	e7f5      	b.n	800087a <HAL_PWREx_EnableOverDrive+0x52>
 800088e:	bf00      	nop
 8000890:	40023800 	.word	0x40023800
 8000894:	40007000 	.word	0x40007000
 8000898:	420e0040 	.word	0x420e0040
 800089c:	420e0044 	.word	0x420e0044

080008a0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80008a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80008a4:	460d      	mov	r5, r1
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80008a6:	4604      	mov	r4, r0
 80008a8:	b910      	cbnz	r0, 80008b0 <HAL_RCC_ClockConfig+0x10>
  {
    return HAL_ERROR;
 80008aa:	2001      	movs	r0, #1
 80008ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80008b0:	4b44      	ldr	r3, [pc, #272]	; (80009c4 <HAL_RCC_ClockConfig+0x124>)
 80008b2:	681a      	ldr	r2, [r3, #0]
 80008b4:	f002 020f 	and.w	r2, r2, #15
 80008b8:	428a      	cmp	r2, r1
 80008ba:	d328      	bcc.n	800090e <HAL_RCC_ClockConfig+0x6e>
      return HAL_ERROR;
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80008bc:	6821      	ldr	r1, [r4, #0]
 80008be:	078f      	lsls	r7, r1, #30
 80008c0:	d42d      	bmi.n	800091e <HAL_RCC_ClockConfig+0x7e>
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80008c2:	07c8      	lsls	r0, r1, #31
 80008c4:	d440      	bmi.n	8000948 <HAL_RCC_ClockConfig+0xa8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80008c6:	4b3f      	ldr	r3, [pc, #252]	; (80009c4 <HAL_RCC_ClockConfig+0x124>)
 80008c8:	681a      	ldr	r2, [r3, #0]
 80008ca:	f002 020f 	and.w	r2, r2, #15
 80008ce:	4295      	cmp	r5, r2
 80008d0:	d366      	bcc.n	80009a0 <HAL_RCC_ClockConfig+0x100>
      return HAL_ERROR;
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80008d2:	6822      	ldr	r2, [r4, #0]
 80008d4:	0751      	lsls	r1, r2, #29
 80008d6:	d46c      	bmi.n	80009b2 <HAL_RCC_ClockConfig+0x112>
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80008d8:	0713      	lsls	r3, r2, #28
 80008da:	d507      	bpl.n	80008ec <HAL_RCC_ClockConfig+0x4c>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80008dc:	4a3a      	ldr	r2, [pc, #232]	; (80009c8 <HAL_RCC_ClockConfig+0x128>)
 80008de:	6921      	ldr	r1, [r4, #16]
 80008e0:	6893      	ldr	r3, [r2, #8]
 80008e2:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 80008e6:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 80008ea:	6093      	str	r3, [r2, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80008ec:	f000 f878 	bl	80009e0 <HAL_RCC_GetSysClockFreq>
 80008f0:	4b35      	ldr	r3, [pc, #212]	; (80009c8 <HAL_RCC_ClockConfig+0x128>)
 80008f2:	4a36      	ldr	r2, [pc, #216]	; (80009cc <HAL_RCC_ClockConfig+0x12c>)
 80008f4:	689b      	ldr	r3, [r3, #8]
 80008f6:	f3c3 1303 	ubfx	r3, r3, #4, #4
 80008fa:	5cd3      	ldrb	r3, [r2, r3]
 80008fc:	40d8      	lsrs	r0, r3
 80008fe:	4b34      	ldr	r3, [pc, #208]	; (80009d0 <HAL_RCC_ClockConfig+0x130>)
 8000900:	6018      	str	r0, [r3, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (TICK_INT_PRIORITY);
 8000902:	2000      	movs	r0, #0
 8000904:	f7ff fe06 	bl	8000514 <HAL_InitTick>

  return HAL_OK;
 8000908:	2000      	movs	r0, #0
 800090a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 800090e:	b2ca      	uxtb	r2, r1
 8000910:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8000912:	681b      	ldr	r3, [r3, #0]
 8000914:	f003 030f 	and.w	r3, r3, #15
 8000918:	4299      	cmp	r1, r3
 800091a:	d1c6      	bne.n	80008aa <HAL_RCC_ClockConfig+0xa>
 800091c:	e7ce      	b.n	80008bc <HAL_RCC_ClockConfig+0x1c>
 800091e:	4b2a      	ldr	r3, [pc, #168]	; (80009c8 <HAL_RCC_ClockConfig+0x128>)
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000920:	f011 0f04 	tst.w	r1, #4
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8000924:	bf1e      	ittt	ne
 8000926:	689a      	ldrne	r2, [r3, #8]
 8000928:	f442 52e0 	orrne.w	r2, r2, #7168	; 0x1c00
 800092c:	609a      	strne	r2, [r3, #8]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800092e:	070e      	lsls	r6, r1, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8000930:	bf42      	ittt	mi
 8000932:	689a      	ldrmi	r2, [r3, #8]
 8000934:	f442 4260 	orrmi.w	r2, r2, #57344	; 0xe000
 8000938:	609a      	strmi	r2, [r3, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800093a:	689a      	ldr	r2, [r3, #8]
 800093c:	68a0      	ldr	r0, [r4, #8]
 800093e:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8000942:	4302      	orrs	r2, r0
 8000944:	609a      	str	r2, [r3, #8]
 8000946:	e7bc      	b.n	80008c2 <HAL_RCC_ClockConfig+0x22>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000948:	6862      	ldr	r2, [r4, #4]
 800094a:	4b1f      	ldr	r3, [pc, #124]	; (80009c8 <HAL_RCC_ClockConfig+0x128>)
 800094c:	2a01      	cmp	r2, #1
 800094e:	d11d      	bne.n	800098c <HAL_RCC_ClockConfig+0xec>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000950:	681b      	ldr	r3, [r3, #0]
 8000952:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000956:	d0a8      	beq.n	80008aa <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000958:	4e1b      	ldr	r6, [pc, #108]	; (80009c8 <HAL_RCC_ClockConfig+0x128>)
 800095a:	68b3      	ldr	r3, [r6, #8]
 800095c:	f023 0303 	bic.w	r3, r3, #3
 8000960:	4313      	orrs	r3, r2
 8000962:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 8000964:	f7ff fe0c 	bl	8000580 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000968:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 800096c:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800096e:	68b3      	ldr	r3, [r6, #8]
 8000970:	6862      	ldr	r2, [r4, #4]
 8000972:	f003 030c 	and.w	r3, r3, #12
 8000976:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 800097a:	d0a4      	beq.n	80008c6 <HAL_RCC_ClockConfig+0x26>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800097c:	f7ff fe00 	bl	8000580 <HAL_GetTick>
 8000980:	1bc0      	subs	r0, r0, r7
 8000982:	4540      	cmp	r0, r8
 8000984:	d9f3      	bls.n	800096e <HAL_RCC_ClockConfig+0xce>
        return HAL_TIMEOUT;
 8000986:	2003      	movs	r0, #3
}
 8000988:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800098c:	1e91      	subs	r1, r2, #2
 800098e:	2901      	cmp	r1, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000990:	681b      	ldr	r3, [r3, #0]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8000992:	d802      	bhi.n	800099a <HAL_RCC_ClockConfig+0xfa>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000994:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8000998:	e7dd      	b.n	8000956 <HAL_RCC_ClockConfig+0xb6>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800099a:	f013 0f02 	tst.w	r3, #2
 800099e:	e7da      	b.n	8000956 <HAL_RCC_ClockConfig+0xb6>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80009a0:	b2ea      	uxtb	r2, r5
 80009a2:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80009a4:	681b      	ldr	r3, [r3, #0]
 80009a6:	f003 030f 	and.w	r3, r3, #15
 80009aa:	429d      	cmp	r5, r3
 80009ac:	f47f af7d 	bne.w	80008aa <HAL_RCC_ClockConfig+0xa>
 80009b0:	e78f      	b.n	80008d2 <HAL_RCC_ClockConfig+0x32>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80009b2:	4905      	ldr	r1, [pc, #20]	; (80009c8 <HAL_RCC_ClockConfig+0x128>)
 80009b4:	68e0      	ldr	r0, [r4, #12]
 80009b6:	688b      	ldr	r3, [r1, #8]
 80009b8:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 80009bc:	4303      	orrs	r3, r0
 80009be:	608b      	str	r3, [r1, #8]
 80009c0:	e78a      	b.n	80008d8 <HAL_RCC_ClockConfig+0x38>
 80009c2:	bf00      	nop
 80009c4:	40023c00 	.word	0x40023c00
 80009c8:	40023800 	.word	0x40023800
 80009cc:	080012e8 	.word	0x080012e8
 80009d0:	20000000 	.word	0x20000000

080009d4 <HAL_RCC_GetHCLKFreq>:
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
}
 80009d4:	4b01      	ldr	r3, [pc, #4]	; (80009dc <HAL_RCC_GetHCLKFreq+0x8>)
 80009d6:	6818      	ldr	r0, [r3, #0]
 80009d8:	4770      	bx	lr
 80009da:	bf00      	nop
 80009dc:	20000000 	.word	0x20000000

080009e0 <HAL_RCC_GetSysClockFreq>:
  uint32_t pllp = 0U;
  uint32_t pllr = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80009e0:	4920      	ldr	r1, [pc, #128]	; (8000a64 <HAL_RCC_GetSysClockFreq+0x84>)
{
 80009e2:	b508      	push	{r3, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80009e4:	688b      	ldr	r3, [r1, #8]
 80009e6:	f003 030c 	and.w	r3, r3, #12
 80009ea:	2b08      	cmp	r3, #8
 80009ec:	d007      	beq.n	80009fe <HAL_RCC_GetSysClockFreq+0x1e>
 80009ee:	2b0c      	cmp	r3, #12
 80009f0:	d020      	beq.n	8000a34 <HAL_RCC_GetSysClockFreq+0x54>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80009f2:	4a1d      	ldr	r2, [pc, #116]	; (8000a68 <HAL_RCC_GetSysClockFreq+0x88>)
 80009f4:	481d      	ldr	r0, [pc, #116]	; (8000a6c <HAL_RCC_GetSysClockFreq+0x8c>)
 80009f6:	2b04      	cmp	r3, #4
 80009f8:	bf18      	it	ne
 80009fa:	4610      	movne	r0, r2
 80009fc:	bd08      	pop	{r3, pc}
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80009fe:	684a      	ldr	r2, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8000a00:	684b      	ldr	r3, [r1, #4]
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000a02:	6849      	ldr	r1, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8000a04:	f413 0380 	ands.w	r3, r3, #4194304	; 0x400000
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000a08:	bf14      	ite	ne
 8000a0a:	4818      	ldrne	r0, [pc, #96]	; (8000a6c <HAL_RCC_GetSysClockFreq+0x8c>)
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000a0c:	4816      	ldreq	r0, [pc, #88]	; (8000a68 <HAL_RCC_GetSysClockFreq+0x88>)
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000a0e:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8000a12:	bf18      	it	ne
 8000a14:	2300      	movne	r3, #0
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8000a16:	f002 023f 	and.w	r2, r2, #63	; 0x3f
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000a1a:	fba1 0100 	umull	r0, r1, r1, r0
 8000a1e:	f7ff fbf1 	bl	8000204 <__aeabi_uldivmod>
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8000a22:	4b10      	ldr	r3, [pc, #64]	; (8000a64 <HAL_RCC_GetSysClockFreq+0x84>)
 8000a24:	685b      	ldr	r3, [r3, #4]
 8000a26:	f3c3 4301 	ubfx	r3, r3, #16, #2
 8000a2a:	3301      	adds	r3, #1
 8000a2c:	005b      	lsls	r3, r3, #1
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);

      sysclockfreq = pllvco/pllr;
 8000a2e:	fbb0 f0f3 	udiv	r0, r0, r3
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8000a32:	bd08      	pop	{r3, pc}
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8000a34:	684a      	ldr	r2, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8000a36:	684b      	ldr	r3, [r1, #4]
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000a38:	6849      	ldr	r1, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8000a3a:	f413 0380 	ands.w	r3, r3, #4194304	; 0x400000
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000a3e:	bf14      	ite	ne
 8000a40:	480a      	ldrne	r0, [pc, #40]	; (8000a6c <HAL_RCC_GetSysClockFreq+0x8c>)
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000a42:	4809      	ldreq	r0, [pc, #36]	; (8000a68 <HAL_RCC_GetSysClockFreq+0x88>)
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000a44:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8000a48:	bf18      	it	ne
 8000a4a:	2300      	movne	r3, #0
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8000a4c:	f002 023f 	and.w	r2, r2, #63	; 0x3f
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000a50:	fba1 0100 	umull	r0, r1, r1, r0
 8000a54:	f7ff fbd6 	bl	8000204 <__aeabi_uldivmod>
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8000a58:	4b02      	ldr	r3, [pc, #8]	; (8000a64 <HAL_RCC_GetSysClockFreq+0x84>)
 8000a5a:	685b      	ldr	r3, [r3, #4]
 8000a5c:	f3c3 7302 	ubfx	r3, r3, #28, #3
 8000a60:	e7e5      	b.n	8000a2e <HAL_RCC_GetSysClockFreq+0x4e>
 8000a62:	bf00      	nop
 8000a64:	40023800 	.word	0x40023800
 8000a68:	00f42400 	.word	0x00f42400
 8000a6c:	007a1200 	.word	0x007a1200

08000a70 <HAL_RCC_OscConfig>:
  uint32_t tickstart = 0U;

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000a70:	6803      	ldr	r3, [r0, #0]
{
 8000a72:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000a74:	07de      	lsls	r6, r3, #31
{
 8000a76:	4604      	mov	r4, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000a78:	d43b      	bmi.n	8000af2 <HAL_RCC_OscConfig+0x82>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000a7a:	6823      	ldr	r3, [r4, #0]
 8000a7c:	079d      	lsls	r5, r3, #30
 8000a7e:	f100 8092 	bmi.w	8000ba6 <HAL_RCC_OscConfig+0x136>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000a82:	6823      	ldr	r3, [r4, #0]
 8000a84:	071e      	lsls	r6, r3, #28
 8000a86:	f100 80dc 	bmi.w	8000c42 <HAL_RCC_OscConfig+0x1d2>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000a8a:	6823      	ldr	r3, [r4, #0]
 8000a8c:	075d      	lsls	r5, r3, #29
 8000a8e:	d52a      	bpl.n	8000ae6 <HAL_RCC_OscConfig+0x76>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8000a90:	2300      	movs	r3, #0
 8000a92:	9301      	str	r3, [sp, #4]
 8000a94:	4b93      	ldr	r3, [pc, #588]	; (8000ce4 <HAL_RCC_OscConfig+0x274>)

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8000a96:	4d94      	ldr	r5, [pc, #592]	; (8000ce8 <HAL_RCC_OscConfig+0x278>)
    __HAL_RCC_PWR_CLK_ENABLE();
 8000a98:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000a9a:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8000a9e:	641a      	str	r2, [r3, #64]	; 0x40
 8000aa0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000aa2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000aa6:	9301      	str	r3, [sp, #4]
 8000aa8:	9b01      	ldr	r3, [sp, #4]
    PWR->CR |= PWR_CR_DBP;
 8000aaa:	682b      	ldr	r3, [r5, #0]
 8000aac:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000ab0:	602b      	str	r3, [r5, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8000ab2:	f7ff fd65 	bl	8000580 <HAL_GetTick>
 8000ab6:	4606      	mov	r6, r0

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8000ab8:	682b      	ldr	r3, [r5, #0]
 8000aba:	05da      	lsls	r2, r3, #23
 8000abc:	f140 80e3 	bpl.w	8000c86 <HAL_RCC_OscConfig+0x216>
        return HAL_TIMEOUT;
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000ac0:	68a3      	ldr	r3, [r4, #8]
 8000ac2:	4d88      	ldr	r5, [pc, #544]	; (8000ce4 <HAL_RCC_OscConfig+0x274>)
 8000ac4:	2b01      	cmp	r3, #1
 8000ac6:	f040 80e5 	bne.w	8000c94 <HAL_RCC_OscConfig+0x224>
 8000aca:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8000acc:	f043 0301 	orr.w	r3, r3, #1
 8000ad0:	672b      	str	r3, [r5, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000ad2:	f7ff fd55 	bl	8000580 <HAL_GetTick>

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000ad6:	4d83      	ldr	r5, [pc, #524]	; (8000ce4 <HAL_RCC_OscConfig+0x274>)
      tickstart = HAL_GetTick();
 8000ad8:	4606      	mov	r6, r0
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000ada:	f241 3788 	movw	r7, #5000	; 0x1388
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000ade:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8000ae0:	079b      	lsls	r3, r3, #30
 8000ae2:	f140 80f8 	bpl.w	8000cd6 <HAL_RCC_OscConfig+0x266>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000ae6:	69a2      	ldr	r2, [r4, #24]
 8000ae8:	2a00      	cmp	r2, #0
 8000aea:	f040 8103 	bne.w	8000cf4 <HAL_RCC_OscConfig+0x284>
    else
    {
      return HAL_ERROR;
    }
  }
  return HAL_OK;
 8000aee:	2000      	movs	r0, #0
 8000af0:	e01e      	b.n	8000b30 <HAL_RCC_OscConfig+0xc0>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8000af2:	4b7c      	ldr	r3, [pc, #496]	; (8000ce4 <HAL_RCC_OscConfig+0x274>)
 8000af4:	689a      	ldr	r2, [r3, #8]
 8000af6:	f002 020c 	and.w	r2, r2, #12
 8000afa:	2a04      	cmp	r2, #4
 8000afc:	d010      	beq.n	8000b20 <HAL_RCC_OscConfig+0xb0>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8000afe:	689a      	ldr	r2, [r3, #8]
 8000b00:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8000b04:	2a08      	cmp	r2, #8
 8000b06:	d102      	bne.n	8000b0e <HAL_RCC_OscConfig+0x9e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8000b08:	685b      	ldr	r3, [r3, #4]
 8000b0a:	0258      	lsls	r0, r3, #9
 8000b0c:	d408      	bmi.n	8000b20 <HAL_RCC_OscConfig+0xb0>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000b0e:	4b75      	ldr	r3, [pc, #468]	; (8000ce4 <HAL_RCC_OscConfig+0x274>)
 8000b10:	689a      	ldr	r2, [r3, #8]
 8000b12:	f002 020c 	and.w	r2, r2, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8000b16:	2a0c      	cmp	r2, #12
 8000b18:	d10c      	bne.n	8000b34 <HAL_RCC_OscConfig+0xc4>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000b1a:	685a      	ldr	r2, [r3, #4]
 8000b1c:	0251      	lsls	r1, r2, #9
 8000b1e:	d509      	bpl.n	8000b34 <HAL_RCC_OscConfig+0xc4>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000b20:	4b70      	ldr	r3, [pc, #448]	; (8000ce4 <HAL_RCC_OscConfig+0x274>)
 8000b22:	681b      	ldr	r3, [r3, #0]
 8000b24:	039a      	lsls	r2, r3, #14
 8000b26:	d5a8      	bpl.n	8000a7a <HAL_RCC_OscConfig+0xa>
 8000b28:	6863      	ldr	r3, [r4, #4]
 8000b2a:	2b00      	cmp	r3, #0
 8000b2c:	d1a5      	bne.n	8000a7a <HAL_RCC_OscConfig+0xa>
        return HAL_ERROR;
 8000b2e:	2001      	movs	r0, #1
}
 8000b30:	b003      	add	sp, #12
 8000b32:	bdf0      	pop	{r4, r5, r6, r7, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000b34:	6862      	ldr	r2, [r4, #4]
 8000b36:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 8000b3a:	d111      	bne.n	8000b60 <HAL_RCC_OscConfig+0xf0>
 8000b3c:	681a      	ldr	r2, [r3, #0]
 8000b3e:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8000b42:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000b44:	f7ff fd1c 	bl	8000580 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000b48:	4d66      	ldr	r5, [pc, #408]	; (8000ce4 <HAL_RCC_OscConfig+0x274>)
        tickstart = HAL_GetTick();
 8000b4a:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000b4c:	682b      	ldr	r3, [r5, #0]
 8000b4e:	039b      	lsls	r3, r3, #14
 8000b50:	d493      	bmi.n	8000a7a <HAL_RCC_OscConfig+0xa>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000b52:	f7ff fd15 	bl	8000580 <HAL_GetTick>
 8000b56:	1b80      	subs	r0, r0, r6
 8000b58:	2864      	cmp	r0, #100	; 0x64
 8000b5a:	d9f7      	bls.n	8000b4c <HAL_RCC_OscConfig+0xdc>
            return HAL_TIMEOUT;
 8000b5c:	2003      	movs	r0, #3
 8000b5e:	e7e7      	b.n	8000b30 <HAL_RCC_OscConfig+0xc0>
 8000b60:	4d60      	ldr	r5, [pc, #384]	; (8000ce4 <HAL_RCC_OscConfig+0x274>)
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000b62:	f5b2 2fa0 	cmp.w	r2, #327680	; 0x50000
 8000b66:	682b      	ldr	r3, [r5, #0]
 8000b68:	d107      	bne.n	8000b7a <HAL_RCC_OscConfig+0x10a>
 8000b6a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000b6e:	602b      	str	r3, [r5, #0]
 8000b70:	682b      	ldr	r3, [r5, #0]
 8000b72:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000b76:	602b      	str	r3, [r5, #0]
 8000b78:	e7e4      	b.n	8000b44 <HAL_RCC_OscConfig+0xd4>
 8000b7a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000b7e:	602b      	str	r3, [r5, #0]
 8000b80:	682b      	ldr	r3, [r5, #0]
 8000b82:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000b86:	602b      	str	r3, [r5, #0]
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8000b88:	2a00      	cmp	r2, #0
 8000b8a:	d1db      	bne.n	8000b44 <HAL_RCC_OscConfig+0xd4>
        tickstart = HAL_GetTick();
 8000b8c:	f7ff fcf8 	bl	8000580 <HAL_GetTick>
 8000b90:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000b92:	682b      	ldr	r3, [r5, #0]
 8000b94:	039f      	lsls	r7, r3, #14
 8000b96:	f57f af70 	bpl.w	8000a7a <HAL_RCC_OscConfig+0xa>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000b9a:	f7ff fcf1 	bl	8000580 <HAL_GetTick>
 8000b9e:	1b80      	subs	r0, r0, r6
 8000ba0:	2864      	cmp	r0, #100	; 0x64
 8000ba2:	d9f6      	bls.n	8000b92 <HAL_RCC_OscConfig+0x122>
 8000ba4:	e7da      	b.n	8000b5c <HAL_RCC_OscConfig+0xec>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8000ba6:	4b4f      	ldr	r3, [pc, #316]	; (8000ce4 <HAL_RCC_OscConfig+0x274>)
 8000ba8:	689a      	ldr	r2, [r3, #8]
 8000baa:	f012 0f0c 	tst.w	r2, #12
 8000bae:	d010      	beq.n	8000bd2 <HAL_RCC_OscConfig+0x162>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8000bb0:	689a      	ldr	r2, [r3, #8]
 8000bb2:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8000bb6:	2a08      	cmp	r2, #8
 8000bb8:	d102      	bne.n	8000bc0 <HAL_RCC_OscConfig+0x150>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8000bba:	685b      	ldr	r3, [r3, #4]
 8000bbc:	0258      	lsls	r0, r3, #9
 8000bbe:	d508      	bpl.n	8000bd2 <HAL_RCC_OscConfig+0x162>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8000bc0:	4a48      	ldr	r2, [pc, #288]	; (8000ce4 <HAL_RCC_OscConfig+0x274>)
 8000bc2:	6893      	ldr	r3, [r2, #8]
 8000bc4:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8000bc8:	2b0c      	cmp	r3, #12
 8000bca:	d111      	bne.n	8000bf0 <HAL_RCC_OscConfig+0x180>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8000bcc:	6853      	ldr	r3, [r2, #4]
 8000bce:	0259      	lsls	r1, r3, #9
 8000bd0:	d40e      	bmi.n	8000bf0 <HAL_RCC_OscConfig+0x180>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000bd2:	4b44      	ldr	r3, [pc, #272]	; (8000ce4 <HAL_RCC_OscConfig+0x274>)
 8000bd4:	681a      	ldr	r2, [r3, #0]
 8000bd6:	0792      	lsls	r2, r2, #30
 8000bd8:	d502      	bpl.n	8000be0 <HAL_RCC_OscConfig+0x170>
 8000bda:	68e2      	ldr	r2, [r4, #12]
 8000bdc:	2a01      	cmp	r2, #1
 8000bde:	d1a6      	bne.n	8000b2e <HAL_RCC_OscConfig+0xbe>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000be0:	681a      	ldr	r2, [r3, #0]
 8000be2:	6921      	ldr	r1, [r4, #16]
 8000be4:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 8000be8:	ea42 02c1 	orr.w	r2, r2, r1, lsl #3
 8000bec:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000bee:	e748      	b.n	8000a82 <HAL_RCC_OscConfig+0x12>
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8000bf0:	68e2      	ldr	r2, [r4, #12]
 8000bf2:	4b3e      	ldr	r3, [pc, #248]	; (8000cec <HAL_RCC_OscConfig+0x27c>)
 8000bf4:	b1b2      	cbz	r2, 8000c24 <HAL_RCC_OscConfig+0x1b4>
        __HAL_RCC_HSI_ENABLE();
 8000bf6:	2201      	movs	r2, #1
 8000bf8:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000bfa:	f7ff fcc1 	bl	8000580 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000bfe:	4d39      	ldr	r5, [pc, #228]	; (8000ce4 <HAL_RCC_OscConfig+0x274>)
        tickstart = HAL_GetTick();
 8000c00:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000c02:	682b      	ldr	r3, [r5, #0]
 8000c04:	079b      	lsls	r3, r3, #30
 8000c06:	d507      	bpl.n	8000c18 <HAL_RCC_OscConfig+0x1a8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000c08:	682b      	ldr	r3, [r5, #0]
 8000c0a:	6922      	ldr	r2, [r4, #16]
 8000c0c:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8000c10:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8000c14:	602b      	str	r3, [r5, #0]
 8000c16:	e734      	b.n	8000a82 <HAL_RCC_OscConfig+0x12>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000c18:	f7ff fcb2 	bl	8000580 <HAL_GetTick>
 8000c1c:	1b80      	subs	r0, r0, r6
 8000c1e:	2802      	cmp	r0, #2
 8000c20:	d9ef      	bls.n	8000c02 <HAL_RCC_OscConfig+0x192>
 8000c22:	e79b      	b.n	8000b5c <HAL_RCC_OscConfig+0xec>
        __HAL_RCC_HSI_DISABLE();
 8000c24:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000c26:	f7ff fcab 	bl	8000580 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000c2a:	4d2e      	ldr	r5, [pc, #184]	; (8000ce4 <HAL_RCC_OscConfig+0x274>)
        tickstart = HAL_GetTick();
 8000c2c:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000c2e:	682b      	ldr	r3, [r5, #0]
 8000c30:	079f      	lsls	r7, r3, #30
 8000c32:	f57f af26 	bpl.w	8000a82 <HAL_RCC_OscConfig+0x12>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000c36:	f7ff fca3 	bl	8000580 <HAL_GetTick>
 8000c3a:	1b80      	subs	r0, r0, r6
 8000c3c:	2802      	cmp	r0, #2
 8000c3e:	d9f6      	bls.n	8000c2e <HAL_RCC_OscConfig+0x1be>
 8000c40:	e78c      	b.n	8000b5c <HAL_RCC_OscConfig+0xec>
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8000c42:	6962      	ldr	r2, [r4, #20]
 8000c44:	4b2a      	ldr	r3, [pc, #168]	; (8000cf0 <HAL_RCC_OscConfig+0x280>)
 8000c46:	b17a      	cbz	r2, 8000c68 <HAL_RCC_OscConfig+0x1f8>
      __HAL_RCC_LSI_ENABLE();
 8000c48:	2201      	movs	r2, #1
 8000c4a:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8000c4c:	f7ff fc98 	bl	8000580 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000c50:	4d24      	ldr	r5, [pc, #144]	; (8000ce4 <HAL_RCC_OscConfig+0x274>)
      tickstart = HAL_GetTick();
 8000c52:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000c54:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8000c56:	0798      	lsls	r0, r3, #30
 8000c58:	f53f af17 	bmi.w	8000a8a <HAL_RCC_OscConfig+0x1a>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000c5c:	f7ff fc90 	bl	8000580 <HAL_GetTick>
 8000c60:	1b80      	subs	r0, r0, r6
 8000c62:	2802      	cmp	r0, #2
 8000c64:	d9f6      	bls.n	8000c54 <HAL_RCC_OscConfig+0x1e4>
 8000c66:	e779      	b.n	8000b5c <HAL_RCC_OscConfig+0xec>
      __HAL_RCC_LSI_DISABLE();
 8000c68:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8000c6a:	f7ff fc89 	bl	8000580 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000c6e:	4d1d      	ldr	r5, [pc, #116]	; (8000ce4 <HAL_RCC_OscConfig+0x274>)
      tickstart = HAL_GetTick();
 8000c70:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000c72:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8000c74:	0799      	lsls	r1, r3, #30
 8000c76:	f57f af08 	bpl.w	8000a8a <HAL_RCC_OscConfig+0x1a>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000c7a:	f7ff fc81 	bl	8000580 <HAL_GetTick>
 8000c7e:	1b80      	subs	r0, r0, r6
 8000c80:	2802      	cmp	r0, #2
 8000c82:	d9f6      	bls.n	8000c72 <HAL_RCC_OscConfig+0x202>
 8000c84:	e76a      	b.n	8000b5c <HAL_RCC_OscConfig+0xec>
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8000c86:	f7ff fc7b 	bl	8000580 <HAL_GetTick>
 8000c8a:	1b80      	subs	r0, r0, r6
 8000c8c:	2802      	cmp	r0, #2
 8000c8e:	f67f af13 	bls.w	8000ab8 <HAL_RCC_OscConfig+0x48>
 8000c92:	e763      	b.n	8000b5c <HAL_RCC_OscConfig+0xec>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000c94:	2b05      	cmp	r3, #5
 8000c96:	d104      	bne.n	8000ca2 <HAL_RCC_OscConfig+0x232>
 8000c98:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8000c9a:	f043 0304 	orr.w	r3, r3, #4
 8000c9e:	672b      	str	r3, [r5, #112]	; 0x70
 8000ca0:	e713      	b.n	8000aca <HAL_RCC_OscConfig+0x5a>
 8000ca2:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 8000ca4:	f022 0201 	bic.w	r2, r2, #1
 8000ca8:	672a      	str	r2, [r5, #112]	; 0x70
 8000caa:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 8000cac:	f022 0204 	bic.w	r2, r2, #4
 8000cb0:	672a      	str	r2, [r5, #112]	; 0x70
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8000cb2:	2b00      	cmp	r3, #0
 8000cb4:	f47f af0d 	bne.w	8000ad2 <HAL_RCC_OscConfig+0x62>
      tickstart = HAL_GetTick();
 8000cb8:	f7ff fc62 	bl	8000580 <HAL_GetTick>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000cbc:	f241 3788 	movw	r7, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8000cc0:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000cc2:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8000cc4:	0798      	lsls	r0, r3, #30
 8000cc6:	f57f af0e 	bpl.w	8000ae6 <HAL_RCC_OscConfig+0x76>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000cca:	f7ff fc59 	bl	8000580 <HAL_GetTick>
 8000cce:	1b80      	subs	r0, r0, r6
 8000cd0:	42b8      	cmp	r0, r7
 8000cd2:	d9f6      	bls.n	8000cc2 <HAL_RCC_OscConfig+0x252>
 8000cd4:	e742      	b.n	8000b5c <HAL_RCC_OscConfig+0xec>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000cd6:	f7ff fc53 	bl	8000580 <HAL_GetTick>
 8000cda:	1b80      	subs	r0, r0, r6
 8000cdc:	42b8      	cmp	r0, r7
 8000cde:	f67f aefe 	bls.w	8000ade <HAL_RCC_OscConfig+0x6e>
 8000ce2:	e73b      	b.n	8000b5c <HAL_RCC_OscConfig+0xec>
 8000ce4:	40023800 	.word	0x40023800
 8000ce8:	40007000 	.word	0x40007000
 8000cec:	42470000 	.word	0x42470000
 8000cf0:	42470e80 	.word	0x42470e80
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8000cf4:	4d23      	ldr	r5, [pc, #140]	; (8000d84 <HAL_RCC_OscConfig+0x314>)
 8000cf6:	68ab      	ldr	r3, [r5, #8]
 8000cf8:	f003 030c 	and.w	r3, r3, #12
 8000cfc:	2b08      	cmp	r3, #8
 8000cfe:	f43f af16 	beq.w	8000b2e <HAL_RCC_OscConfig+0xbe>
 8000d02:	4e21      	ldr	r6, [pc, #132]	; (8000d88 <HAL_RCC_OscConfig+0x318>)
 8000d04:	2300      	movs	r3, #0
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000d06:	2a02      	cmp	r2, #2
        __HAL_RCC_PLL_DISABLE();
 8000d08:	6033      	str	r3, [r6, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000d0a:	d12d      	bne.n	8000d68 <HAL_RCC_OscConfig+0x2f8>
        tickstart = HAL_GetTick();
 8000d0c:	f7ff fc38 	bl	8000580 <HAL_GetTick>
 8000d10:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8000d12:	682b      	ldr	r3, [r5, #0]
 8000d14:	0199      	lsls	r1, r3, #6
 8000d16:	d421      	bmi.n	8000d5c <HAL_RCC_OscConfig+0x2ec>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000d18:	6a22      	ldr	r2, [r4, #32]
 8000d1a:	69e3      	ldr	r3, [r4, #28]
 8000d1c:	4313      	orrs	r3, r2
 8000d1e:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8000d20:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8000d24:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8000d26:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8000d2a:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8000d2c:	ea43 7302 	orr.w	r3, r3, r2, lsl #28
 8000d30:	6aa2      	ldr	r2, [r4, #40]	; 0x28
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000d32:	4c14      	ldr	r4, [pc, #80]	; (8000d84 <HAL_RCC_OscConfig+0x314>)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000d34:	0852      	lsrs	r2, r2, #1
 8000d36:	3a01      	subs	r2, #1
 8000d38:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d3c:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 8000d3e:	2301      	movs	r3, #1
 8000d40:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 8000d42:	f7ff fc1d 	bl	8000580 <HAL_GetTick>
 8000d46:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000d48:	6823      	ldr	r3, [r4, #0]
 8000d4a:	019a      	lsls	r2, r3, #6
 8000d4c:	f53f aecf 	bmi.w	8000aee <HAL_RCC_OscConfig+0x7e>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000d50:	f7ff fc16 	bl	8000580 <HAL_GetTick>
 8000d54:	1b40      	subs	r0, r0, r5
 8000d56:	2802      	cmp	r0, #2
 8000d58:	d9f6      	bls.n	8000d48 <HAL_RCC_OscConfig+0x2d8>
 8000d5a:	e6ff      	b.n	8000b5c <HAL_RCC_OscConfig+0xec>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000d5c:	f7ff fc10 	bl	8000580 <HAL_GetTick>
 8000d60:	1bc0      	subs	r0, r0, r7
 8000d62:	2802      	cmp	r0, #2
 8000d64:	d9d5      	bls.n	8000d12 <HAL_RCC_OscConfig+0x2a2>
 8000d66:	e6f9      	b.n	8000b5c <HAL_RCC_OscConfig+0xec>
        tickstart = HAL_GetTick();
 8000d68:	f7ff fc0a 	bl	8000580 <HAL_GetTick>
 8000d6c:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8000d6e:	682b      	ldr	r3, [r5, #0]
 8000d70:	019b      	lsls	r3, r3, #6
 8000d72:	f57f aebc 	bpl.w	8000aee <HAL_RCC_OscConfig+0x7e>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000d76:	f7ff fc03 	bl	8000580 <HAL_GetTick>
 8000d7a:	1b00      	subs	r0, r0, r4
 8000d7c:	2802      	cmp	r0, #2
 8000d7e:	d9f6      	bls.n	8000d6e <HAL_RCC_OscConfig+0x2fe>
 8000d80:	e6ec      	b.n	8000b5c <HAL_RCC_OscConfig+0xec>
 8000d82:	bf00      	nop
 8000d84:	40023800 	.word	0x40023800
 8000d88:	42470060 	.word	0x42470060

08000d8c <TIM_Base_SetConfig>:
{
  uint32_t tmpcr1 = 0U;
  tmpcr1 = TIMx->CR1;
  
  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
 8000d8c:	4a2e      	ldr	r2, [pc, #184]	; (8000e48 <TIM_Base_SetConfig+0xbc>)
  tmpcr1 = TIMx->CR1;
 8000d8e:	6803      	ldr	r3, [r0, #0]
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
 8000d90:	4290      	cmp	r0, r2
 8000d92:	d012      	beq.n	8000dba <TIM_Base_SetConfig+0x2e>
 8000d94:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8000d98:	d00f      	beq.n	8000dba <TIM_Base_SetConfig+0x2e>
 8000d9a:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 8000d9e:	4290      	cmp	r0, r2
 8000da0:	d00b      	beq.n	8000dba <TIM_Base_SetConfig+0x2e>
 8000da2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000da6:	4290      	cmp	r0, r2
 8000da8:	d007      	beq.n	8000dba <TIM_Base_SetConfig+0x2e>
 8000daa:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000dae:	4290      	cmp	r0, r2
 8000db0:	d003      	beq.n	8000dba <TIM_Base_SetConfig+0x2e>
 8000db2:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 8000db6:	4290      	cmp	r0, r2
 8000db8:	d11d      	bne.n	8000df6 <TIM_Base_SetConfig+0x6a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
 8000dba:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8000dbc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8000dc0:	4313      	orrs	r3, r2
  }
 
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
 8000dc2:	4a21      	ldr	r2, [pc, #132]	; (8000e48 <TIM_Base_SetConfig+0xbc>)
 8000dc4:	4290      	cmp	r0, r2
 8000dc6:	d104      	bne.n	8000dd2 <TIM_Base_SetConfig+0x46>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8000dc8:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 8000dca:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8000dce:	4313      	orrs	r3, r2
 8000dd0:	e028      	b.n	8000e24 <TIM_Base_SetConfig+0x98>
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
 8000dd2:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8000dd6:	d0f7      	beq.n	8000dc8 <TIM_Base_SetConfig+0x3c>
 8000dd8:	4a1c      	ldr	r2, [pc, #112]	; (8000e4c <TIM_Base_SetConfig+0xc0>)
 8000dda:	4290      	cmp	r0, r2
 8000ddc:	d0f4      	beq.n	8000dc8 <TIM_Base_SetConfig+0x3c>
 8000dde:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000de2:	4290      	cmp	r0, r2
 8000de4:	d0f0      	beq.n	8000dc8 <TIM_Base_SetConfig+0x3c>
 8000de6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000dea:	4290      	cmp	r0, r2
 8000dec:	d0ec      	beq.n	8000dc8 <TIM_Base_SetConfig+0x3c>
 8000dee:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 8000df2:	4290      	cmp	r0, r2
 8000df4:	d0e8      	beq.n	8000dc8 <TIM_Base_SetConfig+0x3c>
 8000df6:	4a16      	ldr	r2, [pc, #88]	; (8000e50 <TIM_Base_SetConfig+0xc4>)
 8000df8:	4290      	cmp	r0, r2
 8000dfa:	d0e5      	beq.n	8000dc8 <TIM_Base_SetConfig+0x3c>
 8000dfc:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000e00:	4290      	cmp	r0, r2
 8000e02:	d0e1      	beq.n	8000dc8 <TIM_Base_SetConfig+0x3c>
 8000e04:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000e08:	4290      	cmp	r0, r2
 8000e0a:	d0dd      	beq.n	8000dc8 <TIM_Base_SetConfig+0x3c>
 8000e0c:	f5a2 3298 	sub.w	r2, r2, #77824	; 0x13000
 8000e10:	4290      	cmp	r0, r2
 8000e12:	d0d9      	beq.n	8000dc8 <TIM_Base_SetConfig+0x3c>
 8000e14:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000e18:	4290      	cmp	r0, r2
 8000e1a:	d0d5      	beq.n	8000dc8 <TIM_Base_SetConfig+0x3c>
 8000e1c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000e20:	4290      	cmp	r0, r2
 8000e22:	d0d1      	beq.n	8000dc8 <TIM_Base_SetConfig+0x3c>
  }

  TIMx->CR1 = tmpcr1;
 8000e24:	6003      	str	r3, [r0, #0]

  /* Set the Auto-reload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8000e26:	688b      	ldr	r3, [r1, #8]
 8000e28:	62c3      	str	r3, [r0, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8000e2a:	680b      	ldr	r3, [r1, #0]
 8000e2c:	6283      	str	r3, [r0, #40]	; 0x28
    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)  
 8000e2e:	4b06      	ldr	r3, [pc, #24]	; (8000e48 <TIM_Base_SetConfig+0xbc>)
 8000e30:	4298      	cmp	r0, r3
 8000e32:	d006      	beq.n	8000e42 <TIM_Base_SetConfig+0xb6>
 8000e34:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8000e38:	4298      	cmp	r0, r3
 8000e3a:	d002      	beq.n	8000e42 <TIM_Base_SetConfig+0xb6>
    TIMx->RCR = Structure->RepetitionCounter;
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8000e3c:	2301      	movs	r3, #1
 8000e3e:	6143      	str	r3, [r0, #20]
}
 8000e40:	4770      	bx	lr
    TIMx->RCR = Structure->RepetitionCounter;
 8000e42:	690b      	ldr	r3, [r1, #16]
 8000e44:	6303      	str	r3, [r0, #48]	; 0x30
 8000e46:	e7f9      	b.n	8000e3c <TIM_Base_SetConfig+0xb0>
 8000e48:	40010000 	.word	0x40010000
 8000e4c:	40000400 	.word	0x40000400
 8000e50:	40014000 	.word	0x40014000

08000e54 <HAL_TIM_Base_Init>:
{ 
 8000e54:	b510      	push	{r4, lr}
  if(htim == NULL)
 8000e56:	4604      	mov	r4, r0
 8000e58:	b1a0      	cbz	r0, 8000e84 <HAL_TIM_Base_Init+0x30>
  if(htim->State == HAL_TIM_STATE_RESET)
 8000e5a:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8000e5e:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8000e62:	b91b      	cbnz	r3, 8000e6c <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8000e64:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_TIM_Base_MspInit(htim);
 8000e68:	f000 f968 	bl	800113c <HAL_TIM_Base_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;
 8000e6c:	2302      	movs	r3, #2
 8000e6e:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 8000e72:	6820      	ldr	r0, [r4, #0]
 8000e74:	1d21      	adds	r1, r4, #4
 8000e76:	f7ff ff89 	bl	8000d8c <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 8000e7a:	2301      	movs	r3, #1
 8000e7c:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  return HAL_OK;
 8000e80:	2000      	movs	r0, #0
 8000e82:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8000e84:	2001      	movs	r0, #1
}
 8000e86:	bd10      	pop	{r4, pc}

08000e88 <HAL_TIMEx_MasterConfigSynchronization>:
  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
  
  __HAL_LOCK(htim);
 8000e88:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8000e8c:	2b01      	cmp	r3, #1
{
 8000e8e:	b510      	push	{r4, lr}
 8000e90:	f04f 0302 	mov.w	r3, #2
  __HAL_LOCK(htim);
 8000e94:	d018      	beq.n	8000ec8 <HAL_TIMEx_MasterConfigSynchronization+0x40>
  
  htim->State = HAL_TIM_STATE_BUSY;
 8000e96:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39

  /* Reset the MMS Bits */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8000e9a:	6803      	ldr	r3, [r0, #0]
  /* Select the TRGO source */
  htim->Instance->CR2 |= sMasterConfig->MasterOutputTrigger;
 8000e9c:	680c      	ldr	r4, [r1, #0]
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8000e9e:	685a      	ldr	r2, [r3, #4]

  /* Reset the MSM Bit */
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
  /* Set or Reset the MSM Bit */
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 8000ea0:	6849      	ldr	r1, [r1, #4]
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8000ea2:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8000ea6:	605a      	str	r2, [r3, #4]
  htim->Instance->CR2 |= sMasterConfig->MasterOutputTrigger;
 8000ea8:	685a      	ldr	r2, [r3, #4]
 8000eaa:	4322      	orrs	r2, r4
 8000eac:	605a      	str	r2, [r3, #4]
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
 8000eae:	689a      	ldr	r2, [r3, #8]
 8000eb0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8000eb4:	609a      	str	r2, [r3, #8]
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 8000eb6:	689a      	ldr	r2, [r3, #8]
 8000eb8:	430a      	orrs	r2, r1
 8000eba:	609a      	str	r2, [r3, #8]
  
  htim->State = HAL_TIM_STATE_READY;
 8000ebc:	2301      	movs	r3, #1
 8000ebe:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  
  __HAL_UNLOCK(htim);
 8000ec2:	2300      	movs	r3, #0
 8000ec4:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
  __HAL_LOCK(htim);
 8000ec8:	4618      	mov	r0, r3
  
  return HAL_OK;
} 
 8000eca:	bd10      	pop	{r4, pc}

08000ecc <SystemClock_Config>:
}

/** System Clock Configuration
*/
void SystemClock_Config(void)
{
 8000ecc:	b510      	push	{r4, lr}
 8000ece:	b094      	sub	sp, #80	; 0x50
  RCC_OscInitTypeDef RCC_OscInitStruct;
  RCC_ClkInitTypeDef RCC_ClkInitStruct;

    /**Configure the main internal regulator output voltage 
    */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ed0:	2300      	movs	r3, #0
 8000ed2:	4a29      	ldr	r2, [pc, #164]	; (8000f78 <SystemClock_Config+0xac>)
 8000ed4:	9300      	str	r3, [sp, #0]
 8000ed6:	6c11      	ldr	r1, [r2, #64]	; 0x40
 8000ed8:	f041 5180 	orr.w	r1, r1, #268435456	; 0x10000000
 8000edc:	6411      	str	r1, [r2, #64]	; 0x40
 8000ede:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8000ee0:	f002 5280 	and.w	r2, r2, #268435456	; 0x10000000
 8000ee4:	9200      	str	r2, [sp, #0]
 8000ee6:	9a00      	ldr	r2, [sp, #0]

  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000ee8:	4a24      	ldr	r2, [pc, #144]	; (8000f7c <SystemClock_Config+0xb0>)
 8000eea:	9301      	str	r3, [sp, #4]
 8000eec:	6811      	ldr	r1, [r2, #0]
 8000eee:	f441 4140 	orr.w	r1, r1, #49152	; 0xc000
 8000ef2:	6011      	str	r1, [r2, #0]
 8000ef4:	6812      	ldr	r2, [r2, #0]
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.HSICalibrationValue = 16;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000ef6:	930e      	str	r3, [sp, #56]	; 0x38
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000ef8:	f402 4240 	and.w	r2, r2, #49152	; 0xc000
 8000efc:	9201      	str	r2, [sp, #4]
  RCC_OscInitStruct.PLL.PLLM = 12;
 8000efe:	230c      	movs	r3, #12
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000f00:	9a01      	ldr	r2, [sp, #4]
  RCC_OscInitStruct.PLL.PLLM = 12;
 8000f02:	930f      	str	r3, [sp, #60]	; 0x3c
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000f04:	2201      	movs	r2, #1
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000f06:	2402      	movs	r4, #2
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000f08:	920a      	str	r2, [sp, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLN = 270;
 8000f0a:	f44f 7387 	mov.w	r3, #270	; 0x10e
  RCC_OscInitStruct.HSICalibrationValue = 16;
 8000f0e:	2210      	movs	r2, #16
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
  RCC_OscInitStruct.PLL.PLLQ = 2;
  RCC_OscInitStruct.PLL.PLLR = 2;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000f10:	a807      	add	r0, sp, #28
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000f12:	9407      	str	r4, [sp, #28]
  RCC_OscInitStruct.HSICalibrationValue = 16;
 8000f14:	920b      	str	r2, [sp, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000f16:	940d      	str	r4, [sp, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLN = 270;
 8000f18:	9310      	str	r3, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000f1a:	9411      	str	r4, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000f1c:	9412      	str	r4, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000f1e:	9413      	str	r4, [sp, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000f20:	f7ff fda6 	bl	8000a70 <HAL_RCC_OscConfig>
 8000f24:	b100      	cbz	r0, 8000f28 <SystemClock_Config+0x5c>
 8000f26:	e7fe      	b.n	8000f26 <SystemClock_Config+0x5a>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Activate the Over-Drive mode 
    */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8000f28:	f7ff fc7e 	bl	8000828 <HAL_PWREx_EnableOverDrive>
 8000f2c:	b100      	cbz	r0, 8000f30 <SystemClock_Config+0x64>
 8000f2e:	e7fe      	b.n	8000f2e <SystemClock_Config+0x62>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000f30:	230f      	movs	r3, #15
 8000f32:	9302      	str	r3, [sp, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000f34:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000f38:	9004      	str	r0, [sp, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000f3a:	9305      	str	r3, [sp, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000f3c:	2105      	movs	r1, #5
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000f3e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000f42:	a802      	add	r0, sp, #8
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000f44:	9403      	str	r4, [sp, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000f46:	9306      	str	r3, [sp, #24]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000f48:	f7ff fcaa 	bl	80008a0 <HAL_RCC_ClockConfig>
 8000f4c:	4604      	mov	r4, r0
 8000f4e:	b100      	cbz	r0, 8000f52 <SystemClock_Config+0x86>
 8000f50:	e7fe      	b.n	8000f50 <SystemClock_Config+0x84>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Configure the Systick interrupt time 
    */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 8000f52:	f7ff fd3f 	bl	80009d4 <HAL_RCC_GetHCLKFreq>
 8000f56:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000f5a:	fbb0 f0f3 	udiv	r0, r0, r3
 8000f5e:	f7ff fb5b 	bl	8000618 <HAL_SYSTICK_Config>

    /**Configure the Systick 
    */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8000f62:	2004      	movs	r0, #4
 8000f64:	f7ff fb6e 	bl	8000644 <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8000f68:	4622      	mov	r2, r4
 8000f6a:	4621      	mov	r1, r4
 8000f6c:	f04f 30ff 	mov.w	r0, #4294967295
 8000f70:	f7ff fb1e 	bl	80005b0 <HAL_NVIC_SetPriority>
}
 8000f74:	b014      	add	sp, #80	; 0x50
 8000f76:	bd10      	pop	{r4, pc}
 8000f78:	40023800 	.word	0x40023800
 8000f7c:	40007000 	.word	0x40007000

08000f80 <main>:
{
 8000f80:	b500      	push	{lr}
 8000f82:	b08b      	sub	sp, #44	; 0x2c
{

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f84:	2400      	movs	r4, #0
  HAL_Init();
 8000f86:	f7ff fad9 	bl	800053c <HAL_Init>
  SystemClock_Config();
 8000f8a:	f7ff ff9f 	bl	8000ecc <SystemClock_Config>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f8e:	4b47      	ldr	r3, [pc, #284]	; (80010ac <main+0x12c>)
 8000f90:	9401      	str	r4, [sp, #4]
 8000f92:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  __HAL_RCC_GPIOH_CLK_ENABLE();
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000f94:	4846      	ldr	r0, [pc, #280]	; (80010b0 <main+0x130>)
  htim6.Instance = TIM6;
 8000f96:	4d47      	ldr	r5, [pc, #284]	; (80010b4 <main+0x134>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f98:	f042 0204 	orr.w	r2, r2, #4
 8000f9c:	631a      	str	r2, [r3, #48]	; 0x30
 8000f9e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000fa0:	f002 0204 	and.w	r2, r2, #4
 8000fa4:	9201      	str	r2, [sp, #4]
 8000fa6:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000fa8:	9402      	str	r4, [sp, #8]
 8000faa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000fac:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8000fb0:	631a      	str	r2, [r3, #48]	; 0x30
 8000fb2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000fb4:	f002 0280 	and.w	r2, r2, #128	; 0x80
 8000fb8:	9202      	str	r2, [sp, #8]
 8000fba:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fbc:	9403      	str	r4, [sp, #12]
 8000fbe:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000fc0:	f042 0201 	orr.w	r2, r2, #1
 8000fc4:	631a      	str	r2, [r3, #48]	; 0x30
 8000fc6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000fc8:	f002 0201 	and.w	r2, r2, #1
 8000fcc:	9203      	str	r2, [sp, #12]
 8000fce:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000fd0:	9404      	str	r4, [sp, #16]
 8000fd2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000fd4:	f042 0202 	orr.w	r2, r2, #2
 8000fd8:	631a      	str	r2, [r3, #48]	; 0x30
 8000fda:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fdc:	f003 0302 	and.w	r3, r3, #2
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000fe0:	4622      	mov	r2, r4
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000fe2:	9304      	str	r3, [sp, #16]
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000fe4:	2120      	movs	r1, #32
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000fe6:	9b04      	ldr	r3, [sp, #16]
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000fe8:	f7ff fc18 	bl	800081c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000fec:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000ff0:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000ff2:	a905      	add	r1, sp, #20
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000ff4:	4b30      	ldr	r3, [pc, #192]	; (80010b8 <main+0x138>)
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000ff6:	4831      	ldr	r0, [pc, #196]	; (80010bc <main+0x13c>)
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000ff8:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ffa:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000ffc:	f7ff fb34 	bl	8000668 <HAL_GPIO_Init>

  /*Configure GPIO pins : USART_TX_Pin USART_RX_Pin */
  GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001000:	230c      	movs	r3, #12
 8001002:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001004:	2302      	movs	r3, #2
 8001006:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001008:	2303      	movs	r3, #3
 800100a:	9308      	str	r3, [sp, #32]
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800100c:	a905      	add	r1, sp, #20
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800100e:	2307      	movs	r3, #7
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001010:	4827      	ldr	r0, [pc, #156]	; (80010b0 <main+0x130>)
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001012:	9309      	str	r3, [sp, #36]	; 0x24
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001014:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001016:	f7ff fb27 	bl	8000668 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 800101a:	2320      	movs	r3, #32
 800101c:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800101e:	4824      	ldr	r0, [pc, #144]	; (80010b0 <main+0x130>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001020:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001022:	2301      	movs	r3, #1
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001024:	a905      	add	r1, sp, #20
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001026:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001028:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800102a:	f7ff fb1d 	bl	8000668 <HAL_GPIO_Init>
  htim6.Instance = TIM6;
 800102e:	4b24      	ldr	r3, [pc, #144]	; (80010c0 <main+0x140>)
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001030:	60ac      	str	r4, [r5, #8]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8001032:	4628      	mov	r0, r5
  htim6.Init.Prescaler = 0;
 8001034:	e885 0018 	stmia.w	r5, {r3, r4}
  htim6.Init.Period = 0;
 8001038:	60ec      	str	r4, [r5, #12]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 800103a:	f7ff ff0b 	bl	8000e54 <HAL_TIM_Base_Init>
 800103e:	b100      	cbz	r0, 8001042 <main+0xc2>
 8001040:	e7fe      	b.n	8001040 <main+0xc0>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001042:	9005      	str	r0, [sp, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001044:	9006      	str	r0, [sp, #24]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8001046:	a905      	add	r1, sp, #20
 8001048:	4628      	mov	r0, r5
 800104a:	f7ff ff1d 	bl	8000e88 <HAL_TIMEx_MasterConfigSynchronization>
 800104e:	b100      	cbz	r0, 8001052 <main+0xd2>
 8001050:	e7fe      	b.n	8001050 <main+0xd0>
  htim7.Instance = TIM7;
 8001052:	4c1c      	ldr	r4, [pc, #112]	; (80010c4 <main+0x144>)
 8001054:	4b1c      	ldr	r3, [pc, #112]	; (80010c8 <main+0x148>)
  htim7.Init.Prescaler = 0;
 8001056:	6060      	str	r0, [r4, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001058:	60a0      	str	r0, [r4, #8]
  htim7.Init.Period = 0;
 800105a:	60e0      	str	r0, [r4, #12]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 800105c:	4620      	mov	r0, r4
  htim7.Instance = TIM7;
 800105e:	6023      	str	r3, [r4, #0]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8001060:	f7ff fef8 	bl	8000e54 <HAL_TIM_Base_Init>
 8001064:	b100      	cbz	r0, 8001068 <main+0xe8>
 8001066:	e7fe      	b.n	8001066 <main+0xe6>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001068:	9005      	str	r0, [sp, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800106a:	9006      	str	r0, [sp, #24]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 800106c:	a905      	add	r1, sp, #20
 800106e:	4620      	mov	r0, r4
 8001070:	f7ff ff0a 	bl	8000e88 <HAL_TIMEx_MasterConfigSynchronization>
 8001074:	b100      	cbz	r0, 8001078 <main+0xf8>
 8001076:	e7fe      	b.n	8001076 <main+0xf6>
  htim10.Instance = TIM10;
 8001078:	4b14      	ldr	r3, [pc, #80]	; (80010cc <main+0x14c>)
 800107a:	4a15      	ldr	r2, [pc, #84]	; (80010d0 <main+0x150>)
  htim10.Init.Prescaler = 0;
 800107c:	6058      	str	r0, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 800107e:	6098      	str	r0, [r3, #8]
  htim10.Init.Period = 0;
 8001080:	60d8      	str	r0, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001082:	6118      	str	r0, [r3, #16]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 8001084:	4618      	mov	r0, r3
  htim10.Instance = TIM10;
 8001086:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 8001088:	f7ff fee4 	bl	8000e54 <HAL_TIM_Base_Init>
 800108c:	b100      	cbz	r0, 8001090 <main+0x110>
 800108e:	e7fe      	b.n	800108e <main+0x10e>
  htim11.Instance = TIM11;
 8001090:	4b10      	ldr	r3, [pc, #64]	; (80010d4 <main+0x154>)
 8001092:	4a11      	ldr	r2, [pc, #68]	; (80010d8 <main+0x158>)
  htim11.Init.Prescaler = 0;
 8001094:	6058      	str	r0, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001096:	6098      	str	r0, [r3, #8]
  htim11.Init.Period = 0;
 8001098:	60d8      	str	r0, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800109a:	6118      	str	r0, [r3, #16]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 800109c:	4618      	mov	r0, r3
  htim11.Instance = TIM11;
 800109e:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 80010a0:	f7ff fed8 	bl	8000e54 <HAL_TIM_Base_Init>
 80010a4:	b100      	cbz	r0, 80010a8 <main+0x128>
 80010a6:	e7fe      	b.n	80010a6 <main+0x126>
 80010a8:	e7fe      	b.n	80010a8 <main+0x128>
 80010aa:	bf00      	nop
 80010ac:	40023800 	.word	0x40023800
 80010b0:	40020000 	.word	0x40020000
 80010b4:	2000009c 	.word	0x2000009c
 80010b8:	10210000 	.word	0x10210000
 80010bc:	40020800 	.word	0x40020800
 80010c0:	40001000 	.word	0x40001000
 80010c4:	200000d8 	.word	0x200000d8
 80010c8:	40001400 	.word	0x40001400
 80010cc:	20000024 	.word	0x20000024
 80010d0:	40014400 	.word	0x40014400
 80010d4:	20000060 	.word	0x20000060
 80010d8:	40014800 	.word	0x40014800

080010dc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80010dc:	b508      	push	{r3, lr}
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80010de:	2007      	movs	r0, #7
 80010e0:	f7ff fa54 	bl	800058c <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 80010e4:	2200      	movs	r2, #0
 80010e6:	4611      	mov	r1, r2
 80010e8:	f06f 000b 	mvn.w	r0, #11
 80010ec:	f7ff fa60 	bl	80005b0 <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 80010f0:	2200      	movs	r2, #0
 80010f2:	4611      	mov	r1, r2
 80010f4:	f06f 000a 	mvn.w	r0, #10
 80010f8:	f7ff fa5a 	bl	80005b0 <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 80010fc:	2200      	movs	r2, #0
 80010fe:	4611      	mov	r1, r2
 8001100:	f06f 0009 	mvn.w	r0, #9
 8001104:	f7ff fa54 	bl	80005b0 <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 8001108:	2200      	movs	r2, #0
 800110a:	4611      	mov	r1, r2
 800110c:	f06f 0004 	mvn.w	r0, #4
 8001110:	f7ff fa4e 	bl	80005b0 <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 8001114:	2200      	movs	r2, #0
 8001116:	4611      	mov	r1, r2
 8001118:	f06f 0003 	mvn.w	r0, #3
 800111c:	f7ff fa48 	bl	80005b0 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 8001120:	2200      	movs	r2, #0
 8001122:	4611      	mov	r1, r2
 8001124:	f06f 0001 	mvn.w	r0, #1
 8001128:	f7ff fa42 	bl	80005b0 <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 800112c:	2200      	movs	r2, #0
 800112e:	4611      	mov	r1, r2
 8001130:	f04f 30ff 	mov.w	r0, #4294967295

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001134:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8001138:	f7ff ba3a 	b.w	80005b0 <HAL_NVIC_SetPriority>

0800113c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{

  if(htim_base->Instance==TIM6)
 800113c:	6803      	ldr	r3, [r0, #0]
 800113e:	4a21      	ldr	r2, [pc, #132]	; (80011c4 <HAL_TIM_Base_MspInit+0x88>)
 8001140:	4293      	cmp	r3, r2
{
 8001142:	b084      	sub	sp, #16
  if(htim_base->Instance==TIM6)
 8001144:	d10d      	bne.n	8001162 <HAL_TIM_Base_MspInit+0x26>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8001146:	2300      	movs	r3, #0
 8001148:	9300      	str	r3, [sp, #0]
 800114a:	4b1f      	ldr	r3, [pc, #124]	; (80011c8 <HAL_TIM_Base_MspInit+0x8c>)
 800114c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800114e:	f042 0210 	orr.w	r2, r2, #16
 8001152:	641a      	str	r2, [r3, #64]	; 0x40
 8001154:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001156:	f003 0310 	and.w	r3, r3, #16
 800115a:	9300      	str	r3, [sp, #0]
 800115c:	9b00      	ldr	r3, [sp, #0]
  /* USER CODE BEGIN TIM11_MspInit 1 */

  /* USER CODE END TIM11_MspInit 1 */
  }

}
 800115e:	b004      	add	sp, #16
 8001160:	4770      	bx	lr
  else if(htim_base->Instance==TIM7)
 8001162:	4a1a      	ldr	r2, [pc, #104]	; (80011cc <HAL_TIM_Base_MspInit+0x90>)
 8001164:	4293      	cmp	r3, r2
 8001166:	d10c      	bne.n	8001182 <HAL_TIM_Base_MspInit+0x46>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8001168:	2300      	movs	r3, #0
 800116a:	9301      	str	r3, [sp, #4]
 800116c:	4b16      	ldr	r3, [pc, #88]	; (80011c8 <HAL_TIM_Base_MspInit+0x8c>)
 800116e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001170:	f042 0220 	orr.w	r2, r2, #32
 8001174:	641a      	str	r2, [r3, #64]	; 0x40
 8001176:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001178:	f003 0320 	and.w	r3, r3, #32
 800117c:	9301      	str	r3, [sp, #4]
 800117e:	9b01      	ldr	r3, [sp, #4]
 8001180:	e7ed      	b.n	800115e <HAL_TIM_Base_MspInit+0x22>
  else if(htim_base->Instance==TIM10)
 8001182:	4a13      	ldr	r2, [pc, #76]	; (80011d0 <HAL_TIM_Base_MspInit+0x94>)
 8001184:	4293      	cmp	r3, r2
 8001186:	d10c      	bne.n	80011a2 <HAL_TIM_Base_MspInit+0x66>
    __HAL_RCC_TIM10_CLK_ENABLE();
 8001188:	2300      	movs	r3, #0
 800118a:	9302      	str	r3, [sp, #8]
 800118c:	4b0e      	ldr	r3, [pc, #56]	; (80011c8 <HAL_TIM_Base_MspInit+0x8c>)
 800118e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001190:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8001194:	645a      	str	r2, [r3, #68]	; 0x44
 8001196:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001198:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800119c:	9302      	str	r3, [sp, #8]
 800119e:	9b02      	ldr	r3, [sp, #8]
 80011a0:	e7dd      	b.n	800115e <HAL_TIM_Base_MspInit+0x22>
  else if(htim_base->Instance==TIM11)
 80011a2:	4a0c      	ldr	r2, [pc, #48]	; (80011d4 <HAL_TIM_Base_MspInit+0x98>)
 80011a4:	4293      	cmp	r3, r2
 80011a6:	d1da      	bne.n	800115e <HAL_TIM_Base_MspInit+0x22>
    __HAL_RCC_TIM11_CLK_ENABLE();
 80011a8:	2300      	movs	r3, #0
 80011aa:	9303      	str	r3, [sp, #12]
 80011ac:	4b06      	ldr	r3, [pc, #24]	; (80011c8 <HAL_TIM_Base_MspInit+0x8c>)
 80011ae:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80011b0:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 80011b4:	645a      	str	r2, [r3, #68]	; 0x44
 80011b6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80011b8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80011bc:	9303      	str	r3, [sp, #12]
 80011be:	9b03      	ldr	r3, [sp, #12]
}
 80011c0:	e7cd      	b.n	800115e <HAL_TIM_Base_MspInit+0x22>
 80011c2:	bf00      	nop
 80011c4:	40001000 	.word	0x40001000
 80011c8:	40023800 	.word	0x40023800
 80011cc:	40001400 	.word	0x40001400
 80011d0:	40014400 	.word	0x40014400
 80011d4:	40014800 	.word	0x40014800

080011d8 <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 80011d8:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80011da:	f7ff f9c9 	bl	8000570 <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80011de:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_SYSTICK_IRQHandler();
 80011e2:	f7ff ba3c 	b.w	800065e <HAL_SYSTICK_IRQHandler>
	...

080011e8 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80011e8:	490f      	ldr	r1, [pc, #60]	; (8001228 <SystemInit+0x40>)
 80011ea:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 80011ee:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80011f2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80011f6:	4b0d      	ldr	r3, [pc, #52]	; (800122c <SystemInit+0x44>)
 80011f8:	681a      	ldr	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80011fa:	2000      	movs	r0, #0
  RCC->CR |= (uint32_t)0x00000001;
 80011fc:	f042 0201 	orr.w	r2, r2, #1
 8001200:	601a      	str	r2, [r3, #0]
  RCC->CFGR = 0x00000000;
 8001202:	6098      	str	r0, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8001204:	681a      	ldr	r2, [r3, #0]
 8001206:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 800120a:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800120e:	601a      	str	r2, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8001210:	4a07      	ldr	r2, [pc, #28]	; (8001230 <SystemInit+0x48>)
 8001212:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8001214:	681a      	ldr	r2, [r3, #0]
 8001216:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800121a:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 800121c:	60d8      	str	r0, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800121e:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8001222:	608b      	str	r3, [r1, #8]
 8001224:	4770      	bx	lr
 8001226:	bf00      	nop
 8001228:	e000ed00 	.word	0xe000ed00
 800122c:	40023800 	.word	0x40023800
 8001230:	24003010 	.word	0x24003010

08001234 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001234:	f8df d034 	ldr.w	sp, [pc, #52]	; 800126c <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8001238:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800123a:	e003      	b.n	8001244 <LoopCopyDataInit>

0800123c <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800123c:	4b0c      	ldr	r3, [pc, #48]	; (8001270 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800123e:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8001240:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8001242:	3104      	adds	r1, #4

08001244 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8001244:	480b      	ldr	r0, [pc, #44]	; (8001274 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8001246:	4b0c      	ldr	r3, [pc, #48]	; (8001278 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8001248:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800124a:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800124c:	d3f6      	bcc.n	800123c <CopyDataInit>
  ldr  r2, =_sbss
 800124e:	4a0b      	ldr	r2, [pc, #44]	; (800127c <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8001250:	e002      	b.n	8001258 <LoopFillZerobss>

08001252 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8001252:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8001254:	f842 3b04 	str.w	r3, [r2], #4

08001258 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8001258:	4b09      	ldr	r3, [pc, #36]	; (8001280 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800125a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800125c:	d3f9      	bcc.n	8001252 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800125e:	f7ff ffc3 	bl	80011e8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001262:	f000 f811 	bl	8001288 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001266:	f7ff fe8b 	bl	8000f80 <main>
  bx  lr    
 800126a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800126c:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8001270:	08001308 	.word	0x08001308
  ldr  r0, =_sdata
 8001274:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8001278:	20000004 	.word	0x20000004
  ldr  r2, =_sbss
 800127c:	20000004 	.word	0x20000004
  ldr  r3, = _ebss
 8001280:	20000114 	.word	0x20000114

08001284 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001284:	e7fe      	b.n	8001284 <ADC_IRQHandler>
	...

08001288 <__libc_init_array>:
 8001288:	b570      	push	{r4, r5, r6, lr}
 800128a:	4e0d      	ldr	r6, [pc, #52]	; (80012c0 <__libc_init_array+0x38>)
 800128c:	4c0d      	ldr	r4, [pc, #52]	; (80012c4 <__libc_init_array+0x3c>)
 800128e:	1ba4      	subs	r4, r4, r6
 8001290:	10a4      	asrs	r4, r4, #2
 8001292:	2500      	movs	r5, #0
 8001294:	42a5      	cmp	r5, r4
 8001296:	d109      	bne.n	80012ac <__libc_init_array+0x24>
 8001298:	4e0b      	ldr	r6, [pc, #44]	; (80012c8 <__libc_init_array+0x40>)
 800129a:	4c0c      	ldr	r4, [pc, #48]	; (80012cc <__libc_init_array+0x44>)
 800129c:	f000 f818 	bl	80012d0 <_init>
 80012a0:	1ba4      	subs	r4, r4, r6
 80012a2:	10a4      	asrs	r4, r4, #2
 80012a4:	2500      	movs	r5, #0
 80012a6:	42a5      	cmp	r5, r4
 80012a8:	d105      	bne.n	80012b6 <__libc_init_array+0x2e>
 80012aa:	bd70      	pop	{r4, r5, r6, pc}
 80012ac:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80012b0:	4798      	blx	r3
 80012b2:	3501      	adds	r5, #1
 80012b4:	e7ee      	b.n	8001294 <__libc_init_array+0xc>
 80012b6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80012ba:	4798      	blx	r3
 80012bc:	3501      	adds	r5, #1
 80012be:	e7f2      	b.n	80012a6 <__libc_init_array+0x1e>
 80012c0:	08001300 	.word	0x08001300
 80012c4:	08001300 	.word	0x08001300
 80012c8:	08001300 	.word	0x08001300
 80012cc:	08001304 	.word	0x08001304

080012d0 <_init>:
 80012d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80012d2:	bf00      	nop
 80012d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80012d6:	bc08      	pop	{r3}
 80012d8:	469e      	mov	lr, r3
 80012da:	4770      	bx	lr

080012dc <_fini>:
 80012dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80012de:	bf00      	nop
 80012e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80012e2:	bc08      	pop	{r3}
 80012e4:	469e      	mov	lr, r3
 80012e6:	4770      	bx	lr
