LIBRARY ieee;
USE ieee.std_logic_1164.all;


ENTITY register32 IS

PORT(
d : IN STD_LOGIC_VECTOR(31 DOWNTO 0); -- input.
ld : IN STD_LOGIC; -- load/enable.
clr : IN STD_LOGIC; -- async. clear.
clk : IN STD_LOGIC; -- clock.
q : OUT STD_LOGIC_VECTOR(31 DOWNTO 0) -- output.
);

end register32;

ARCHITECTURE behaviour OF register32 IS
 
BEGIN

   process(clk, clr)
   begin
      if (clr = '0') then 
         q <= (others =>'0');
  elsif clk'event and clk ='1' then
  --elsif (rising_edge(clk)) then
     if (ld = '1') then
        q <= d;
         end if;
  end if;
   end process;
END ARCHITECTURE;