m255
K4
z2
!s11f vlog 2021.3_2 2021.09, Sep 10 2021
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/homes/q18ky/risc_v/fpga
vdp_videoaxi4s_bridge_v1_0_1
Z1 !s110 1644241202
!i10b 1
!s100 P2H8K_oi=l?k4=aNXBL[W0
IX9b7h:UjA@mg<XdEj@gHz2
R0
Z2 w1590640541
Z3 8/usr/home/enstb1/Xilinx/Vivado2020.1/Vivado/2020.1/data/ip/xilinx/dp_videoaxi4s_bridge_v1_0/hdl/dp_videoaxi4s_bridge_v1_0_rfs.v
Z4 F/usr/home/enstb1/Xilinx/Vivado2020.1/Vivado/2020.1/data/ip/xilinx/dp_videoaxi4s_bridge_v1_0/hdl/dp_videoaxi4s_bridge_v1_0_rfs.v
!i122 0
L0 3 152
Z5 VDg1SIo80bB@j0V0VzS_@n1
Z6 OL;L;2021.3_2;73
r1
!s85 0
31
Z7 !s108 1644241201.000000
!s107 /usr/home/enstb1/Xilinx/Vivado2020.1/Vivado/2020.1/data/ip/xilinx/dp_videoaxi4s_bridge_v1_0/hdl/dp_videoaxi4s_bridge_v1_0_rfs.v|
Z8 !s90 -64|+incdir+/homes/q18ky/risc_v/fpga/.cxl.ip/incl|-work|dp_videoaxi4s_bridge_v1_0_1|-f|/homes/q18ky/risc_v/fpga/lib_xilinx_questa/dp_videoaxi4s_bridge_v1_0_1/.cxl.verilog.dp_videoaxi4s_bridge_v1_0_1.dp_videoaxi4s_bridge_v1_0_1.lin64.cmf|
!i113 0
Z9 o-64 -work dp_videoaxi4s_bridge_v1_0_1 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z10 !s92 -64 +incdir+/homes/q18ky/risc_v/fpga/.cxl.ip/incl -work dp_videoaxi4s_bridge_v1_0_1 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z11 tCvgOpt 0
vdp_videoaxi4s_bridge_v1_0_1_axis
R1
!i10b 1
!s100 kEGO?[hE>?D4[cCEX>k?i1
I?`^AJTSRM`g4=6HcQEDCk3
R0
R2
R3
R4
!i122 0
L0 191 484
R5
R6
r1
!s85 0
31
R7
Z12 !s107 /usr/home/enstb1/Xilinx/Vivado2020.1/Vivado/2020.1/data/ip/xilinx/dp_videoaxi4s_bridge_v1_0/hdl/dp_videoaxi4s_bridge_v1_0_rfs.v|
R8
!i113 0
R9
R10
R11
vdp_videoaxi4s_bridge_v1_0_1_dsc_fifo
R1
!i10b 1
!s100 Tc0:`QNPhF[TO<h46d8L13
IfdX1WGIjbX1iD0`af[U4M1
R0
R2
R3
R4
!i122 0
L0 1569 1462
R5
R6
r1
!s85 0
31
R7
R12
R8
!i113 0
R9
R10
R11
vdp_videoaxi4s_bridge_v1_0_1_sub
R1
!i10b 1
!s100 <W2NimUGDXm>le<2>Po7n1
I2oG]OGfDUKhOUYjIk9F]31
R0
R2
R3
R4
!i122 0
L0 679 886
R5
R6
r1
!s85 0
31
R7
R12
R8
!i113 0
R9
R10
R11
