// Seed: 32229449
module module_0 (
    output wor id_0,
    input supply0 id_1,
    input wand id_2,
    input tri1 id_3,
    input uwire id_4,
    output wor id_5,
    output tri0 id_6,
    input wor id_7,
    output tri0 id_8,
    input wor id_9,
    output tri0 id_10
);
  assign id_6 = id_7 - id_9;
endmodule
module module_1 (
    input wire id_0,
    input tri0 id_1,
    output tri id_2,
    input wand id_3,
    input wor id_4,
    output wor id_5,
    input supply0 id_6,
    output supply1 id_7,
    output wor id_8,
    input wire id_9
);
  assign id_7 = 1 - id_0;
  wire id_11;
  wire id_12;
  module_0(
      id_5, id_4, id_9, id_1, id_6, id_5, id_5, id_9, id_5, id_0, id_2
  );
endmodule
