INFO: [COSIM-47] Using XSIM for RTL simulation.
INFO: [COSIM-14] Instrumenting C test bench ...
   Build using "/opt/xilinx/Vivado/2019.1/tps/lnx64/gcc-6.2.0/bin/g++"
   Compiling testes.cpp_pre.cpp.tb.cpp
   Compiling apatb_mibench.cpp
   Compiling mibench.cpp_pre.cpp.tb.cpp
   Generating cosim.tv.exe
INFO: [COSIM-302] Starting C TB testing ... 
INFO: [COSIM-333] Generating C post check test bench ...
INFO: [COSIM-12] Generating RTL test bench ...
INFO: [COSIM-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM-323] Starting verilog simulation. 
INFO: [COSIM-15] Starting XSIM ...
INFO: [COSIM-316] Starting C post checking ...
0
112
274
486
748
1060
1422
1834
2296
2808
3370
3982
4644
5356
6118
6930
7792
8704
9666
10678
11740
12852
14014
15226
16488
17800
19162
20574
22036
23548
25110
26722
28384
30096
31858
33670
35532
37444
39406
41418
43480
45592
47754
49966
52228
54540
56902
59314
61776
64288
1314
3926
6588
9300
12062
14874
17736
20648
23610
26622
29684
32796
35958
39170
42432
45744
49106
52518
55980
59492
63054
1130
4792
8504
12266
16078
19940
23852
27814
31826
35888
40000
44162
48374
52636
56948
61310
186
4648
9160
13722
18334
22996
27708
32470
37282
42144
47056
52018
57030
INFO: [XSIM 43-3496] Using init file passed via -initfile option "/opt/xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_mibench_top glbl -prj mibench.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile /opt/xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s mibench 
Multi-threading is on. Using 14 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dalila/HLStools/vivado/ready/Mibench/proj/sol/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dalila/HLStools/vivado/ready/Mibench/proj/sol/sim/verilog/mibench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mibench
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dalila/HLStools/vivado/ready/Mibench/proj/sol/sim/verilog/AESL_automem_OUT_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_OUT_r
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dalila/HLStools/vivado/ready/Mibench/proj/sol/sim/verilog/AESL_automem_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dalila/HLStools/vivado/ready/Mibench/proj/sol/sim/verilog/mibench_ama_addmuladd_16ns_16ns_16s_16s_16_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mibench_ama_addmuladd_16ns_16ns_16s_16s_16_1_1_DSP48_1
INFO: [VRFC 10-311] analyzing module mibench_ama_addmuladd_16ns_16ns_16s_16s_16_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dalila/HLStools/vivado/ready/Mibench/proj/sol/sim/verilog/AESL_automem_C.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_C
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dalila/HLStools/vivado/ready/Mibench/proj/sol/sim/verilog/mibench.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_mibench_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dalila/HLStools/vivado/ready/Mibench/proj/sol/sim/verilog/mibench_mul_mul_16s_16s_16_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mibench_mul_mul_16s_16s_16_1_1_DSP48_0
INFO: [VRFC 10-311] analyzing module mibench_mul_mul_16s_16s_16_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dalila/HLStools/vivado/ready/Mibench/proj/sol/sim/verilog/AESL_automem_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_B
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mibench_mul_mul_16s_16s_16_1_1_D...
Compiling module xil_defaultlib.mibench_mul_mul_16s_16s_16_1_1(I...
Compiling module xil_defaultlib.mibench_ama_addmuladd_16ns_16ns_...
Compiling module xil_defaultlib.mibench_ama_addmuladd_16ns_16ns_...
Compiling module xil_defaultlib.mibench
Compiling module xil_defaultlib.AESL_automem_A
Compiling module xil_defaultlib.AESL_automem_B
Compiling module xil_defaultlib.AESL_automem_C
Compiling module xil_defaultlib.AESL_automem_OUT_r
Compiling module xil_defaultlib.apatb_mibench_top
Compiling module work.glbl
Built simulation snapshot mibench

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /home/dalila/HLStools/vivado/ready/Mibench/proj/sol/sim/verilog/xsim.dir/mibench/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Apr 27 14:07:44 2020...

****** xsim v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source xsim.dir/mibench/xsim_script.tcl
# xsim {mibench} -autoloadwcfg -tclbatch {mibench.tcl}
Vivado Simulator 2019.1
Time resolution is 1 ps
source mibench.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
// RTL Simulation : 1 / 1 [100.00%] @ "302165000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 302205 ns : File "/home/dalila/HLStools/vivado/ready/Mibench/proj/sol/sim/verilog/mibench.autotb.v" Line 410
## quit
INFO: [Common 17-206] Exiting xsim at Mon Apr 27 14:07:54 2020...
0
112
274
486
748
1060
1422
1834
2296
2808
3370
3982
4644
5356
6118
6930
7792
8704
9666
10678
11740
12852
14014
15226
16488
17800
19162
20574
22036
23548
25110
26722
28384
30096
31858
33670
35532
37444
39406
41418
43480
45592
47754
49966
52228
54540
56902
59314
61776
64288
1314
3926
6588
9300
12062
14874
17736
20648
23610
26622
29684
32796
35958
39170
42432
45744
49106
52518
55980
59492
63054
1130
4792
8504
12266
16078
19940
23852
27814
31826
35888
40000
44162
48374
52636
56948
61310
186
4648
9160
13722
18334
22996
27708
32470
37282
42144
47056
52018
57030
INFO: [COSIM-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
