# Reading pref.tcl
# vsim -gui . 
# Start time: 14:45:10 on Jan 30,2024
# ** Error (suppressible): (vsim-19) Failed to access library '' at "".
# Invalid argument. (errno = EINVAL)
# Error loading design
# End time: 14:45:11 on Jan 30,2024, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab1_Referee/Modelsim/Ref.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:45:17 on Jan 30,2024
# vcom -reportprogress 300 -work work C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab1_Referee/Modelsim/Ref.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Referee
# -- Compiling architecture Ref_Arch of Referee
# End time: 14:45:17 on Jan 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab1_Referee/Modelsim/Ref_TB.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:45:17 on Jan 30,2024
# vcom -reportprogress 300 -work work C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab1_Referee/Modelsim/Ref_TB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Ref_TB
# -- Compiling architecture ref_tb of Ref_TB
# -- Loading entity Referee
# ** Error: C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab1_Referee/Modelsim/Ref_TB.vhd(43): (vcom-1136) Unknown identifier "to_std_logic_vector".
# -- Loading package ENV
# ** Warning: C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab1_Referee/Modelsim/Ref_TB.vhd(47): (vcom-1516) Package "STD.ENV" does not exist in this language version.
# ** Note: C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab1_Referee/Modelsim/Ref_TB.vhd(50): VHDL Compiler exiting
# End time: 14:45:17 on Jan 30,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 1
vcom -reportprogress 300 -work work C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab1_Referee/Modelsim/Ref.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:46:29 on Jan 30,2024
# vcom -reportprogress 300 -work work C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab1_Referee/Modelsim/Ref.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Referee
# -- Compiling architecture Ref_Arch of Referee
# End time: 14:46:29 on Jan 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab1_Referee/Modelsim/Ref_TB.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:46:29 on Jan 30,2024
# vcom -reportprogress 300 -work work C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab1_Referee/Modelsim/Ref_TB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Ref_TB
# -- Compiling architecture ref_tb of Ref_TB
# -- Loading entity Referee
# -- Loading package ENV
# ** Warning: C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab1_Referee/Modelsim/Ref_TB.vhd(47): (vcom-1516) Package "STD.ENV" does not exist in this language version.
# End time: 14:46:29 on Jan 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vsim -gui work.ref_tb
# vsim -gui work.ref_tb 
# Start time: 14:46:42 on Jan 30,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading std.env(body)
# Loading work.ref_tb(ref_tb)
# Loading work.referee(ref_arch)
add wave -position end  sim:/ref_tb/clk
add wave -position end  sim:/ref_tb/rst
add wave -position end  sim:/ref_tb/output
add wave -position end  sim:/ref_tb/cntVec
run -all
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 160 ns  Iteration: 0  Instance: /ref_tb
# Break in Process line__38 at C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab1_Referee/Modelsim/Ref_TB.vhd line 47
quit -sim
# End time: 14:49:00 on Jan 30,2024, Elapsed time: 0:02:18
# Errors: 0, Warnings: 1
vcom -reportprogress 300 -work work C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab1_Referee/Modelsim/Ref.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:49:04 on Jan 30,2024
# vcom -reportprogress 300 -work work C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab1_Referee/Modelsim/Ref.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Referee
# -- Compiling architecture Ref_Arch of Referee
# End time: 14:49:04 on Jan 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab1_Referee/Modelsim/Ref_TB.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:49:04 on Jan 30,2024
# vcom -reportprogress 300 -work work C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab1_Referee/Modelsim/Ref_TB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Ref_TB
# -- Compiling architecture ref_tb of Ref_TB
# -- Loading entity Referee
# -- Loading package ENV
# ** Warning: C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab1_Referee/Modelsim/Ref_TB.vhd(51): (vcom-1516) Package "STD.ENV" does not exist in this language version.
# End time: 14:49:04 on Jan 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vsim -gui work.ref_tb
# vsim -gui work.ref_tb 
# Start time: 14:49:10 on Jan 30,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading std.env(body)
# Loading work.ref_tb(ref_tb)
# Loading work.referee(ref_arch)
run -all
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 160 ns  Iteration: 0  Instance: /ref_tb
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 170 ns  Iteration: 0  Instance: /ref_tb
# Break in Process line__42 at C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab1_Referee/Modelsim/Ref_TB.vhd line 51
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
add wave -position end  sim:/ref_tb/clk
add wave -position end  sim:/ref_tb/rst
add wave -position end  sim:/ref_tb/output
add wave -position end  sim:/ref_tb/cntVec
run -all
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 160 ns  Iteration: 0  Instance: /ref_tb
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 170 ns  Iteration: 0  Instance: /ref_tb
# Break in Process line__42 at C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab1_Referee/Modelsim/Ref_TB.vhd line 51
quit -sim
# End time: 14:56:24 on Jan 30,2024, Elapsed time: 0:07:14
# Errors: 0, Warnings: 2
vcom -reportprogress 300 -work work C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab1_Referee/Modelsim/Ref.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:56:26 on Jan 30,2024
# vcom -reportprogress 300 -work work C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab1_Referee/Modelsim/Ref.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Referee
# -- Compiling architecture Ref_Arch of Referee
# End time: 14:56:26 on Jan 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab1_Referee/Modelsim/Ref_TB.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:56:26 on Jan 30,2024
# vcom -reportprogress 300 -work work C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab1_Referee/Modelsim/Ref_TB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Ref_TB
# -- Compiling architecture ref_tb of Ref_TB
# -- Loading entity Referee
# -- Loading package ENV
# ** Warning: C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab1_Referee/Modelsim/Ref_TB.vhd(51): (vcom-1516) Package "STD.ENV" does not exist in this language version.
# End time: 14:56:26 on Jan 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vsim -gui work.ref_tb
# vsim -gui work.ref_tb 
# Start time: 14:56:33 on Jan 30,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading std.env(body)
# Loading work.ref_tb(ref_tb)
# Loading work.referee(ref_arch)
add wave -position end  sim:/ref_tb/clk
add wave -position end  sim:/ref_tb/rst
add wave -position end  sim:/ref_tb/output
add wave -position end  sim:/ref_tb/cntVec
run -all
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 160 ns  Iteration: 0  Instance: /ref_tb
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 170 ns  Iteration: 0  Instance: /ref_tb
# Break in Process line__42 at C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab1_Referee/Modelsim/Ref_TB.vhd line 51
# End time: 14:57:12 on Jan 30,2024, Elapsed time: 0:00:39
# Errors: 0, Warnings: 2
