// Seed: 1139156268
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  assign id_2 = 1;
  tri0 id_3;
  assign id_2 = id_3 ? 1 : id_1;
  wand id_4 = 1;
  assign id_3 = id_4;
  assign #id_5 id_2 = id_4;
  wire id_6;
  wire id_7;
endmodule
module module_1 #(
    parameter id_4 = 32'd87,
    parameter id_5 = 32'd53
) (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_2 = id_2;
  defparam id_4.id_5 = id_4;
  wire id_6;
  wire id_7 = id_6;
  assign id_3 = id_2;
  wire id_8, id_9, id_10;
  wire id_11;
  module_0(
      id_2, id_7
  );
endmodule
