## Just some stuff that I found interesting to code in SystemVerilog
