Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Reading design: xxtea_encrypt.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "xxtea_encrypt.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "xxtea_encrypt"
Output Format                      : NGC
Target Device                      : xc6slx16-2-csg324

---- Source Options
Top Module Name                    : xxtea_encrypt
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : NO
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\Lucas Futch\Documents\xxtea_vhdl\mx_add.vhd" into library work
Parsing entity <mx_add>.
Parsing architecture <Behavioral> of entity <mx_add>.
Parsing VHDL file "C:\Users\Lucas Futch\Documents\xxtea_vhdl\sums.vhd" into library work
Parsing entity <sums>.
Parsing architecture <Behavioral> of entity <sums>.
Parsing VHDL file "C:\Users\Lucas Futch\Documents\xxtea_vhdl\round_counter.vhd" into library work
Parsing entity <round_counter>.
Parsing architecture <Behavioral> of entity <round_counter>.
Parsing VHDL file "C:\Users\Lucas Futch\Documents\xxtea_vhdl\mx.vhd" into library work
Parsing entity <feistel_net>.
Parsing architecture <Behavioral> of entity <feistel_net>.
Parsing VHDL file "C:\Users\Lucas Futch\Documents\xxtea_vhdl\key_module.vhd" into library work
Parsing entity <key_module>.
Parsing architecture <Behavioral> of entity <key_module>.
Parsing VHDL file "C:\Users\Lucas Futch\Documents\xxtea_vhdl\xxtea_encrypt.vhd" into library work
Parsing entity <xxtea_encrypt>.
Parsing architecture <Behavioral> of entity <xxtea_encrypt>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <xxtea_encrypt> (architecture <Behavioral>) from library <work>.

Elaborating entity <sums> (architecture <Behavioral>) from library <work>.

Elaborating entity <key_module> (architecture <Behavioral>) from library <work>.

Elaborating entity <feistel_net> (architecture <Behavioral>) from library <work>.

Elaborating entity <mx_add> (architecture <Behavioral>) from library <work>.

Elaborating entity <round_counter> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <xxtea_encrypt>.
    Related source file is "C:\Users\Lucas Futch\Documents\xxtea_vhdl\xxtea_encrypt.vhd".
    Summary:
	inferred   1 Multiplexer(s).
Unit <xxtea_encrypt> synthesized.

Synthesizing Unit <sums>.
    Related source file is "C:\Users\Lucas Futch\Documents\xxtea_vhdl\sums.vhd".
WARNING:Xst:647 - Input <start> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <sum_1s>.
    Found 32-bit register for signal <sum_2s>.
    Found 32-bit register for signal <sum_3s>.
    Found 32-bit register for signal <sum_0s>.
    Found 32-bit adder for signal <sum_3s[31]_PWR_5_o_add_0_OUT> created at line 82.
    Found 32-bit subtractor for signal <GND_5_o_GND_5_o_sub_2_OUT<31:0>> created at line 87.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 128 D-type flip-flop(s).
Unit <sums> synthesized.

Synthesizing Unit <key_module>.
    Related source file is "C:\Users\Lucas Futch\Documents\xxtea_vhdl\key_module.vhd".
WARNING:Xst:647 - Input <sum_0<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <sum_0<31:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <sum_1<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <sum_1<31:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <sum_2<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <sum_2<31:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <sum_3<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <sum_3<31:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <w> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit 4-to-1 multiplexer for signal <key_0> created at line 90.
    Found 32-bit 4-to-1 multiplexer for signal <key_1> created at line 96.
    Found 32-bit 4-to-1 multiplexer for signal <key_2> created at line 102.
    Found 32-bit 4-to-1 multiplexer for signal <key_3> created at line 108.
    Summary:
	inferred   4 Multiplexer(s).
Unit <key_module> synthesized.

Synthesizing Unit <feistel_net>.
    Related source file is "C:\Users\Lucas Futch\Documents\xxtea_vhdl\mx.vhd".
    Found 128-bit register for signal <pl_reg1>.
    Found 128-bit register for signal <pl_reg2>.
    Found 128-bit register for signal <pl_reg3>.
    Found 128-bit register for signal <pl_reg0>.
    Summary:
	inferred 512 D-type flip-flop(s).
	inferred 268 Multiplexer(s).
Unit <feistel_net> synthesized.

Synthesizing Unit <mx_add>.
    Related source file is "C:\Users\Lucas Futch\Documents\xxtea_vhdl\mx_add.vhd".
    Found 32-bit adder for signal <x> created at line 68.
    Found 32-bit adder for signal <a> created at line 69.
    Found 32-bit adder for signal <addend[31]_after_mx[31]_add_7_OUT> created at line 74.
    Found 32-bit subtractor for signal <GND_8_o_GND_8_o_sub_9_OUT<31:0>> created at line 75.
    Summary:
	inferred   3 Adder/Subtractor(s).
Unit <mx_add> synthesized.

Synthesizing Unit <round_counter>.
    Related source file is "C:\Users\Lucas Futch\Documents\xxtea_vhdl\round_counter.vhd".
    Found 2-bit register for signal <counter>.
    Found 1-bit register for signal <start_s>.
    Found 5-bit register for signal <round_s>.
    Found 5-bit adder for signal <round_s[4]_GND_9_o_add_2_OUT> created at line 1241.
    Found 2-bit adder for signal <counter[1]_GND_9_o_add_3_OUT> created at line 1241.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   8 D-type flip-flop(s).
Unit <round_counter> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 15
 2-bit adder                                           : 1
 32-bit adder                                          : 8
 32-bit addsub                                         : 5
 5-bit adder                                           : 1
# Registers                                            : 11
 1-bit register                                        : 1
 128-bit register                                      : 4
 2-bit register                                        : 1
 32-bit register                                       : 4
 5-bit register                                        : 1
# Multiplexers                                         : 273
 1-bit 2-to-1 multiplexer                              : 256
 128-bit 2-to-1 multiplexer                            : 1
 32-bit 2-to-1 multiplexer                             : 12
 32-bit 4-to-1 multiplexer                             : 4
# Xors                                                 : 20
 32-bit xor2                                           : 20

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <round_counter>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
The following registers are absorbed into counter <round_s>: 1 register on signal <round_s>.
Unit <round_counter> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 13
 32-bit adder                                          : 8
 32-bit addsub                                         : 5
# Counters                                             : 2
 2-bit up counter                                      : 1
 5-bit up counter                                      : 1
# Registers                                            : 641
 Flip-Flops                                            : 641
# Multiplexers                                         : 366
 1-bit 2-to-1 multiplexer                              : 352
 128-bit 2-to-1 multiplexer                            : 1
 32-bit 2-to-1 multiplexer                             : 9
 32-bit 4-to-1 multiplexer                             : 4
# Xors                                                 : 20
 32-bit xor2                                           : 20

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <xxtea_encrypt> ...

Optimizing unit <sums> ...

Optimizing unit <feistel_net> ...

Optimizing unit <mx_add> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block xxtea_encrypt, actual ratio is 24.
FlipFlop round_count/start_s has been replicated 7 time(s)
FlipFlop sums_comp/sum_0s_2 has been replicated 1 time(s)
FlipFlop sums_comp/sum_0s_3 has been replicated 1 time(s)
FlipFlop sums_comp/sum_1s_2 has been replicated 1 time(s)
FlipFlop sums_comp/sum_1s_3 has been replicated 1 time(s)
FlipFlop sums_comp/sum_2s_2 has been replicated 1 time(s)
FlipFlop sums_comp/sum_2s_3 has been replicated 1 time(s)
FlipFlop sums_comp/sum_3s_2 has been replicated 1 time(s)
FlipFlop sums_comp/sum_3s_3 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 663
 Flip-Flops                                            : 663

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : xxtea_encrypt.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 2350
#      GND                         : 1
#      INV                         : 3
#      LUT2                        : 82
#      LUT3                        : 581
#      LUT4                        : 160
#      LUT5                        : 296
#      LUT6                        : 408
#      MUXCY                       : 403
#      XORCY                       : 416
# FlipFlops/Latches                : 663
#      FD                          : 8
#      FDE                         : 512
#      FDR                         : 117
#      FDRE                        : 5
#      FDS                         : 21

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-2 


Slice Logic Utilization: 
 Number of Slice Registers:             663  out of  18224     3%  
 Number of Slice LUTs:                 1530  out of   9112    16%  
    Number used as Logic:              1530  out of   9112    16%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1656
   Number with an unused Flip Flop:     993  out of   1656    59%  
   Number with an unused LUT:           126  out of   1656     7%  
   Number of fully used LUT-FF pairs:   537  out of   1656    32%  
   Number of unique control sets:         5

IO Utilization: 
 Number of IOs:                         425
 Number of bonded IOBs:                   0  out of    232     0%  

Specific Feature Utilization:

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+----------------------------+-------+
Clock Signal                       | Clock buffer(FF name)      | Load  |
-----------------------------------+----------------------------+-------+
clk                                | NONE(round_count/counter_0)| 663   |
-----------------------------------+----------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 6.760ns (Maximum Frequency: 147.923MHz)
   Minimum input arrival time before clock: 5.509ns
   Maximum output required time after clock: 0.525ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 6.760ns (frequency: 147.923MHz)
  Total number of paths / destination ports: 1083844 / 670
-------------------------------------------------------------------------
Delay:               6.760ns (Levels of Logic = 37)
  Source:            round_count/start_s_2 (FF)
  Destination:       feistel/pl_reg0_127 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: round_count/start_s_2 to feistel/pl_reg0_127
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              16   0.525   1.182  round_count/start_s_2 (round_count/start_s_2)
     LUT6:I5->O            2   0.254   0.954  feistel/Mmux_x0_in110 (feistel/x0_in<0>)
     LUT4:I1->O            1   0.235   0.000  feistel/mx_0/Madd_a_lut<0> (feistel/mx_0/Madd_a_lut<0>)
     MUXCY:S->O            1   0.215   0.000  feistel/mx_0/Madd_a_cy<0> (feistel/mx_0/Madd_a_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  feistel/mx_0/Madd_a_cy<1> (feistel/mx_0/Madd_a_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  feistel/mx_0/Madd_a_cy<2> (feistel/mx_0/Madd_a_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  feistel/mx_0/Madd_a_cy<3> (feistel/mx_0/Madd_a_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  feistel/mx_0/Madd_a_cy<4> (feistel/mx_0/Madd_a_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  feistel/mx_0/Madd_a_cy<5> (feistel/mx_0/Madd_a_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  feistel/mx_0/Madd_a_cy<6> (feistel/mx_0/Madd_a_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  feistel/mx_0/Madd_a_cy<7> (feistel/mx_0/Madd_a_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  feistel/mx_0/Madd_a_cy<8> (feistel/mx_0/Madd_a_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  feistel/mx_0/Madd_a_cy<9> (feistel/mx_0/Madd_a_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  feistel/mx_0/Madd_a_cy<10> (feistel/mx_0/Madd_a_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  feistel/mx_0/Madd_a_cy<11> (feistel/mx_0/Madd_a_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  feistel/mx_0/Madd_a_cy<12> (feistel/mx_0/Madd_a_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  feistel/mx_0/Madd_a_cy<13> (feistel/mx_0/Madd_a_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  feistel/mx_0/Madd_a_cy<14> (feistel/mx_0/Madd_a_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  feistel/mx_0/Madd_a_cy<15> (feistel/mx_0/Madd_a_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  feistel/mx_0/Madd_a_cy<16> (feistel/mx_0/Madd_a_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  feistel/mx_0/Madd_a_cy<17> (feistel/mx_0/Madd_a_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  feistel/mx_0/Madd_a_cy<18> (feistel/mx_0/Madd_a_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  feistel/mx_0/Madd_a_cy<19> (feistel/mx_0/Madd_a_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  feistel/mx_0/Madd_a_cy<20> (feistel/mx_0/Madd_a_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  feistel/mx_0/Madd_a_cy<21> (feistel/mx_0/Madd_a_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  feistel/mx_0/Madd_a_cy<22> (feistel/mx_0/Madd_a_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  feistel/mx_0/Madd_a_cy<23> (feistel/mx_0/Madd_a_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  feistel/mx_0/Madd_a_cy<24> (feistel/mx_0/Madd_a_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  feistel/mx_0/Madd_a_cy<25> (feistel/mx_0/Madd_a_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  feistel/mx_0/Madd_a_cy<26> (feistel/mx_0/Madd_a_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  feistel/mx_0/Madd_a_cy<27> (feistel/mx_0/Madd_a_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  feistel/mx_0/Madd_a_cy<28> (feistel/mx_0/Madd_a_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  feistel/mx_0/Madd_a_cy<29> (feistel/mx_0/Madd_a_cy<29>)
     XORCY:CI->O           1   0.206   0.790  feistel/mx_0/Madd_a_xor<30> (feistel/mx_0/a<30>)
     LUT5:I3->O            1   0.250   0.000  feistel/mx_0/Maddsub_sigma_lut<30> (feistel/mx_0/Maddsub_sigma_lut<30>)
     MUXCY:S->O            0   0.215   0.000  feistel/mx_0/Maddsub_sigma_cy<30> (feistel/mx_0/Maddsub_sigma_cy<30>)
     XORCY:CI->O           2   0.206   0.726  feistel/mx_0/Maddsub_sigma_xor<31> (feistel/sigma_0<31>)
     LUT5:I4->O            1   0.254   0.000  feistel/Mmux_sigma_0[31]_state[31]_MUX_68_o11 (feistel/sigma_0[31]_state[31]_MUX_68_o)
     FDE:D                     0.074          feistel/pl_reg0_31
    ----------------------------------------
    Total                      6.760ns (3.108ns logic, 3.652ns route)
                                       (46.0% logic, 54.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 728046 / 1017
-------------------------------------------------------------------------
Offset:              5.509ns (Levels of Logic = 37)
  Source:            pt<96> (PAD)
  Destination:       feistel/pl_reg0_127 (FF)
  Destination Clock: clk rising

  Data Path: pt<96> to feistel/pl_reg0_127
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I0->O            2   0.254   0.954  feistel/Mmux_x0_in110 (feistel/x0_in<0>)
     LUT4:I1->O            1   0.235   0.000  feistel/mx_0/Madd_a_lut<0> (feistel/mx_0/Madd_a_lut<0>)
     MUXCY:S->O            1   0.215   0.000  feistel/mx_0/Madd_a_cy<0> (feistel/mx_0/Madd_a_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  feistel/mx_0/Madd_a_cy<1> (feistel/mx_0/Madd_a_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  feistel/mx_0/Madd_a_cy<2> (feistel/mx_0/Madd_a_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  feistel/mx_0/Madd_a_cy<3> (feistel/mx_0/Madd_a_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  feistel/mx_0/Madd_a_cy<4> (feistel/mx_0/Madd_a_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  feistel/mx_0/Madd_a_cy<5> (feistel/mx_0/Madd_a_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  feistel/mx_0/Madd_a_cy<6> (feistel/mx_0/Madd_a_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  feistel/mx_0/Madd_a_cy<7> (feistel/mx_0/Madd_a_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  feistel/mx_0/Madd_a_cy<8> (feistel/mx_0/Madd_a_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  feistel/mx_0/Madd_a_cy<9> (feistel/mx_0/Madd_a_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  feistel/mx_0/Madd_a_cy<10> (feistel/mx_0/Madd_a_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  feistel/mx_0/Madd_a_cy<11> (feistel/mx_0/Madd_a_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  feistel/mx_0/Madd_a_cy<12> (feistel/mx_0/Madd_a_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  feistel/mx_0/Madd_a_cy<13> (feistel/mx_0/Madd_a_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  feistel/mx_0/Madd_a_cy<14> (feistel/mx_0/Madd_a_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  feistel/mx_0/Madd_a_cy<15> (feistel/mx_0/Madd_a_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  feistel/mx_0/Madd_a_cy<16> (feistel/mx_0/Madd_a_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  feistel/mx_0/Madd_a_cy<17> (feistel/mx_0/Madd_a_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  feistel/mx_0/Madd_a_cy<18> (feistel/mx_0/Madd_a_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  feistel/mx_0/Madd_a_cy<19> (feistel/mx_0/Madd_a_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  feistel/mx_0/Madd_a_cy<20> (feistel/mx_0/Madd_a_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  feistel/mx_0/Madd_a_cy<21> (feistel/mx_0/Madd_a_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  feistel/mx_0/Madd_a_cy<22> (feistel/mx_0/Madd_a_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  feistel/mx_0/Madd_a_cy<23> (feistel/mx_0/Madd_a_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  feistel/mx_0/Madd_a_cy<24> (feistel/mx_0/Madd_a_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  feistel/mx_0/Madd_a_cy<25> (feistel/mx_0/Madd_a_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  feistel/mx_0/Madd_a_cy<26> (feistel/mx_0/Madd_a_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  feistel/mx_0/Madd_a_cy<27> (feistel/mx_0/Madd_a_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  feistel/mx_0/Madd_a_cy<28> (feistel/mx_0/Madd_a_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  feistel/mx_0/Madd_a_cy<29> (feistel/mx_0/Madd_a_cy<29>)
     XORCY:CI->O           1   0.206   0.790  feistel/mx_0/Madd_a_xor<30> (feistel/mx_0/a<30>)
     LUT5:I3->O            1   0.250   0.000  feistel/mx_0/Maddsub_sigma_lut<30> (feistel/mx_0/Maddsub_sigma_lut<30>)
     MUXCY:S->O            0   0.215   0.000  feistel/mx_0/Maddsub_sigma_cy<30> (feistel/mx_0/Maddsub_sigma_cy<30>)
     XORCY:CI->O           2   0.206   0.726  feistel/mx_0/Maddsub_sigma_xor<31> (feistel/sigma_0<31>)
     LUT5:I4->O            1   0.254   0.000  feistel/Mmux_sigma_0[31]_state[31]_MUX_68_o11 (feistel/sigma_0[31]_state[31]_MUX_68_o)
     FDE:D                     0.074          feistel/pl_reg0_31
    ----------------------------------------
    Total                      5.509ns (3.039ns logic, 2.470ns route)
                                       (55.2% logic, 44.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 165 / 165
-------------------------------------------------------------------------
Offset:              0.525ns (Levels of Logic = 0)
  Source:            feistel/pl_reg3_127 (FF)
  Destination:       ct<127> (PAD)
  Source Clock:      clk rising

  Data Path: feistel/pl_reg3_127 to ct<127>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              3   0.525   0.000  feistel/pl_reg3_127 (feistel/pl_reg3_127)
    ----------------------------------------
    Total                      0.525ns (0.525ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.760|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 13.00 secs
Total CPU time to Xst completion: 13.00 secs
 
--> 

Total memory usage is 299428 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   11 (   0 filtered)
Number of infos    :    1 (   0 filtered)

