vendor_name = ModelSim
source_file = 1, D:/code-file/FPGA/HC_SR041/seg/src/seg_driver.v
source_file = 1, D:/code-file/FPGA/HC_SR041/seg/src/digital_clock.v
source_file = 1, D:/code-file/FPGA/HC_SR041/seg/src/counter.v
source_file = 1, d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/lpm_divide.tdf
source_file = 1, d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/abs_divider.inc
source_file = 1, d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/sign_div_unsign.inc
source_file = 1, d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/aglobal181.inc
source_file = 1, d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/cbx.lst
source_file = 1, D:/code-file/FPGA/HC_SR041/seg/prj/db/lpm_divide_ikm.tdf
source_file = 1, D:/code-file/FPGA/HC_SR041/seg/prj/db/sign_div_unsign_anh.tdf
source_file = 1, D:/code-file/FPGA/HC_SR041/seg/prj/db/alt_u_div_8af.tdf
source_file = 1, D:/code-file/FPGA/HC_SR041/seg/prj/db/add_sub_7pc.tdf
source_file = 1, D:/code-file/FPGA/HC_SR041/seg/prj/db/add_sub_8pc.tdf
source_file = 1, D:/code-file/FPGA/HC_SR041/seg/prj/db/lpm_divide_ghm.tdf
source_file = 1, D:/code-file/FPGA/HC_SR041/seg/prj/db/sign_div_unsign_8kh.tdf
source_file = 1, D:/code-file/FPGA/HC_SR041/seg/prj/db/alt_u_div_44f.tdf
source_file = 1, D:/code-file/FPGA/HC_SR041/seg/prj/db/lpm_divide_j9m.tdf
source_file = 1, D:/code-file/FPGA/HC_SR041/seg/prj/db/lpm_divide_lcm.tdf
source_file = 1, D:/code-file/FPGA/HC_SR041/seg/prj/db/lpm_divide_0jm.tdf
source_file = 1, D:/code-file/FPGA/HC_SR041/seg/prj/db/sign_div_unsign_olh.tdf
source_file = 1, D:/code-file/FPGA/HC_SR041/seg/prj/db/alt_u_div_47f.tdf
source_file = 1, D:/code-file/FPGA/HC_SR041/seg/prj/db/lpm_divide_hhm.tdf
source_file = 1, D:/code-file/FPGA/HC_SR041/seg/prj/db/sign_div_unsign_9kh.tdf
source_file = 1, D:/code-file/FPGA/HC_SR041/seg/prj/db/alt_u_div_64f.tdf
source_file = 1, D:/code-file/FPGA/HC_SR041/seg/prj/db/lpm_divide_k9m.tdf
source_file = 1, D:/code-file/FPGA/HC_SR041/seg/prj/db/lpm_divide_3bm.tdf
design_name = digital_clock
instance = comp, \seg_sel[0]~output , seg_sel[0]~output, digital_clock, 1
instance = comp, \seg_sel[1]~output , seg_sel[1]~output, digital_clock, 1
instance = comp, \seg_sel[2]~output , seg_sel[2]~output, digital_clock, 1
instance = comp, \seg_sel[3]~output , seg_sel[3]~output, digital_clock, 1
instance = comp, \seg_sel[4]~output , seg_sel[4]~output, digital_clock, 1
instance = comp, \seg_sel[5]~output , seg_sel[5]~output, digital_clock, 1
instance = comp, \seg_sel[6]~output , seg_sel[6]~output, digital_clock, 1
instance = comp, \seg_sel[7]~output , seg_sel[7]~output, digital_clock, 1
instance = comp, \seg_ment[0]~output , seg_ment[0]~output, digital_clock, 1
instance = comp, \seg_ment[1]~output , seg_ment[1]~output, digital_clock, 1
instance = comp, \seg_ment[2]~output , seg_ment[2]~output, digital_clock, 1
instance = comp, \seg_ment[3]~output , seg_ment[3]~output, digital_clock, 1
instance = comp, \seg_ment[4]~output , seg_ment[4]~output, digital_clock, 1
instance = comp, \seg_ment[5]~output , seg_ment[5]~output, digital_clock, 1
instance = comp, \seg_ment[6]~output , seg_ment[6]~output, digital_clock, 1
instance = comp, \seg_ment[7]~output , seg_ment[7]~output, digital_clock, 1
instance = comp, \clk~input , clk~input, digital_clock, 1
instance = comp, \clk~inputclkctrl , clk~inputclkctrl, digital_clock, 1
instance = comp, \u_seg_driver|seg_sel[7]~1 , u_seg_driver|seg_sel[7]~1, digital_clock, 1
instance = comp, \rst_n~input , rst_n~input, digital_clock, 1
instance = comp, \rst_n~inputclkctrl , rst_n~inputclkctrl, digital_clock, 1
instance = comp, \u_seg_driver|Add0~0 , u_seg_driver|Add0~0, digital_clock, 1
instance = comp, \u_seg_driver|cnt[0] , u_seg_driver|cnt[0], digital_clock, 1
instance = comp, \u_seg_driver|Add0~2 , u_seg_driver|Add0~2, digital_clock, 1
instance = comp, \u_seg_driver|cnt[1] , u_seg_driver|cnt[1], digital_clock, 1
instance = comp, \u_seg_driver|Add0~4 , u_seg_driver|Add0~4, digital_clock, 1
instance = comp, \u_seg_driver|cnt[2] , u_seg_driver|cnt[2], digital_clock, 1
instance = comp, \u_seg_driver|Add0~6 , u_seg_driver|Add0~6, digital_clock, 1
instance = comp, \u_seg_driver|cnt~5 , u_seg_driver|cnt~5, digital_clock, 1
instance = comp, \u_seg_driver|cnt[3] , u_seg_driver|cnt[3], digital_clock, 1
instance = comp, \u_seg_driver|Add0~8 , u_seg_driver|Add0~8, digital_clock, 1
instance = comp, \u_seg_driver|cnt[4] , u_seg_driver|cnt[4], digital_clock, 1
instance = comp, \u_seg_driver|Add0~10 , u_seg_driver|Add0~10, digital_clock, 1
instance = comp, \u_seg_driver|cnt~4 , u_seg_driver|cnt~4, digital_clock, 1
instance = comp, \u_seg_driver|cnt[5] , u_seg_driver|cnt[5], digital_clock, 1
instance = comp, \u_seg_driver|Add0~12 , u_seg_driver|Add0~12, digital_clock, 1
instance = comp, \u_seg_driver|cnt~3 , u_seg_driver|cnt~3, digital_clock, 1
instance = comp, \u_seg_driver|cnt[6] , u_seg_driver|cnt[6], digital_clock, 1
instance = comp, \u_seg_driver|Add0~14 , u_seg_driver|Add0~14, digital_clock, 1
instance = comp, \u_seg_driver|cnt~2 , u_seg_driver|cnt~2, digital_clock, 1
instance = comp, \u_seg_driver|cnt[7] , u_seg_driver|cnt[7], digital_clock, 1
instance = comp, \u_seg_driver|Add0~16 , u_seg_driver|Add0~16, digital_clock, 1
instance = comp, \u_seg_driver|cnt~1 , u_seg_driver|cnt~1, digital_clock, 1
instance = comp, \u_seg_driver|cnt[8] , u_seg_driver|cnt[8], digital_clock, 1
instance = comp, \u_seg_driver|Add0~18 , u_seg_driver|Add0~18, digital_clock, 1
instance = comp, \u_seg_driver|cnt~0 , u_seg_driver|cnt~0, digital_clock, 1
instance = comp, \u_seg_driver|cnt[9] , u_seg_driver|cnt[9], digital_clock, 1
instance = comp, \u_seg_driver|Equal0~0 , u_seg_driver|Equal0~0, digital_clock, 1
instance = comp, \u_seg_driver|Equal0~1 , u_seg_driver|Equal0~1, digital_clock, 1
instance = comp, \u_seg_driver|Equal0~2 , u_seg_driver|Equal0~2, digital_clock, 1
instance = comp, \u_seg_driver|seg_sel[7] , u_seg_driver|seg_sel[7], digital_clock, 1
instance = comp, \u_seg_driver|seg_sel[6]~0 , u_seg_driver|seg_sel[6]~0, digital_clock, 1
instance = comp, \u_seg_driver|seg_sel[6] , u_seg_driver|seg_sel[6], digital_clock, 1
instance = comp, \u_seg_driver|seg_sel[5] , u_seg_driver|seg_sel[5], digital_clock, 1
instance = comp, \u_seg_driver|seg_sel[4] , u_seg_driver|seg_sel[4], digital_clock, 1
instance = comp, \u_seg_driver|seg_sel[3] , u_seg_driver|seg_sel[3], digital_clock, 1
instance = comp, \u_seg_driver|seg_sel[2] , u_seg_driver|seg_sel[2], digital_clock, 1
instance = comp, \u_seg_driver|seg_sel[1]~feeder , u_seg_driver|seg_sel[1]~feeder, digital_clock, 1
instance = comp, \u_seg_driver|seg_sel[1] , u_seg_driver|seg_sel[1], digital_clock, 1
instance = comp, \u_seg_driver|seg_sel[0]~feeder , u_seg_driver|seg_sel[0]~feeder, digital_clock, 1
instance = comp, \u_seg_driver|seg_sel[0] , u_seg_driver|seg_sel[0], digital_clock, 1
instance = comp, \u_seg_driver|Selector0~2 , u_seg_driver|Selector0~2, digital_clock, 1
instance = comp, \u_seg_driver|Selector0~3 , u_seg_driver|Selector0~3, digital_clock, 1
instance = comp, \u_seg_driver|Selector0~4 , u_seg_driver|Selector0~4, digital_clock, 1
instance = comp, \u_seg_driver|Selector1~0 , u_seg_driver|Selector1~0, digital_clock, 1
instance = comp, \u_seg_driver|Selector0~1 , u_seg_driver|Selector0~1, digital_clock, 1
instance = comp, \u_seg_driver|Selector0~5 , u_seg_driver|Selector0~5, digital_clock, 1
instance = comp, \u_counter|Add0~1 , u_counter|Add0~1, digital_clock, 1
instance = comp, \u_counter|Add0~2 , u_counter|Add0~2, digital_clock, 1
instance = comp, \u_counter|cnt_sec[2] , u_counter|cnt_sec[2], digital_clock, 1
instance = comp, \u_counter|Add0~4 , u_counter|Add0~4, digital_clock, 1
instance = comp, \u_counter|cnt_sec[3] , u_counter|cnt_sec[3], digital_clock, 1
instance = comp, \u_counter|Add0~6 , u_counter|Add0~6, digital_clock, 1
instance = comp, \u_counter|cnt_sec[4] , u_counter|cnt_sec[4], digital_clock, 1
instance = comp, \u_counter|Add0~8 , u_counter|Add0~8, digital_clock, 1
instance = comp, \u_counter|cnt_sec[5] , u_counter|cnt_sec[5], digital_clock, 1
instance = comp, \u_counter|Add0~10 , u_counter|Add0~10, digital_clock, 1
instance = comp, \u_counter|cnt_sec[6] , u_counter|cnt_sec[6], digital_clock, 1
instance = comp, \u_counter|Add0~12 , u_counter|Add0~12, digital_clock, 1
instance = comp, \u_counter|cnt_sec~11 , u_counter|cnt_sec~11, digital_clock, 1
instance = comp, \u_counter|cnt_sec[7] , u_counter|cnt_sec[7], digital_clock, 1
instance = comp, \u_counter|Equal0~6 , u_counter|Equal0~6, digital_clock, 1
instance = comp, \u_counter|Add0~14 , u_counter|Add0~14, digital_clock, 1
instance = comp, \u_counter|cnt_sec[8] , u_counter|cnt_sec[8], digital_clock, 1
instance = comp, \u_counter|Add0~16 , u_counter|Add0~16, digital_clock, 1
instance = comp, \u_counter|cnt_sec[9] , u_counter|cnt_sec[9], digital_clock, 1
instance = comp, \u_counter|Add0~18 , u_counter|Add0~18, digital_clock, 1
instance = comp, \u_counter|cnt_sec[10] , u_counter|cnt_sec[10], digital_clock, 1
instance = comp, \u_counter|Add0~20 , u_counter|Add0~20, digital_clock, 1
instance = comp, \u_counter|cnt_sec[11] , u_counter|cnt_sec[11], digital_clock, 1
instance = comp, \u_counter|Add0~22 , u_counter|Add0~22, digital_clock, 1
instance = comp, \u_counter|cnt_sec~10 , u_counter|cnt_sec~10, digital_clock, 1
instance = comp, \u_counter|cnt_sec[12] , u_counter|cnt_sec[12], digital_clock, 1
instance = comp, \u_counter|Add0~24 , u_counter|Add0~24, digital_clock, 1
instance = comp, \u_counter|cnt_sec~9 , u_counter|cnt_sec~9, digital_clock, 1
instance = comp, \u_counter|cnt_sec[13] , u_counter|cnt_sec[13], digital_clock, 1
instance = comp, \u_counter|Add0~26 , u_counter|Add0~26, digital_clock, 1
instance = comp, \u_counter|cnt_sec~8 , u_counter|cnt_sec~8, digital_clock, 1
instance = comp, \u_counter|cnt_sec[14] , u_counter|cnt_sec[14], digital_clock, 1
instance = comp, \u_counter|Add0~28 , u_counter|Add0~28, digital_clock, 1
instance = comp, \u_counter|cnt_sec~7 , u_counter|cnt_sec~7, digital_clock, 1
instance = comp, \u_counter|cnt_sec[15] , u_counter|cnt_sec[15], digital_clock, 1
instance = comp, \u_counter|Add0~30 , u_counter|Add0~30, digital_clock, 1
instance = comp, \u_counter|cnt_sec[16] , u_counter|cnt_sec[16], digital_clock, 1
instance = comp, \u_counter|Add0~32 , u_counter|Add0~32, digital_clock, 1
instance = comp, \u_counter|cnt_sec~6 , u_counter|cnt_sec~6, digital_clock, 1
instance = comp, \u_counter|cnt_sec[17] , u_counter|cnt_sec[17], digital_clock, 1
instance = comp, \u_counter|Add0~34 , u_counter|Add0~34, digital_clock, 1
instance = comp, \u_counter|cnt_sec[18] , u_counter|cnt_sec[18], digital_clock, 1
instance = comp, \u_counter|Add0~36 , u_counter|Add0~36, digital_clock, 1
instance = comp, \u_counter|cnt_sec~5 , u_counter|cnt_sec~5, digital_clock, 1
instance = comp, \u_counter|cnt_sec[19] , u_counter|cnt_sec[19], digital_clock, 1
instance = comp, \u_counter|Add0~38 , u_counter|Add0~38, digital_clock, 1
instance = comp, \u_counter|cnt_sec~4 , u_counter|cnt_sec~4, digital_clock, 1
instance = comp, \u_counter|cnt_sec[20] , u_counter|cnt_sec[20], digital_clock, 1
instance = comp, \u_counter|Add0~40 , u_counter|Add0~40, digital_clock, 1
instance = comp, \u_counter|cnt_sec~3 , u_counter|cnt_sec~3, digital_clock, 1
instance = comp, \u_counter|cnt_sec[21] , u_counter|cnt_sec[21], digital_clock, 1
instance = comp, \u_counter|Add0~42 , u_counter|Add0~42, digital_clock, 1
instance = comp, \u_counter|cnt_sec~2 , u_counter|cnt_sec~2, digital_clock, 1
instance = comp, \u_counter|cnt_sec[22] , u_counter|cnt_sec[22], digital_clock, 1
instance = comp, \u_counter|Add0~44 , u_counter|Add0~44, digital_clock, 1
instance = comp, \u_counter|cnt_sec~1 , u_counter|cnt_sec~1, digital_clock, 1
instance = comp, \u_counter|cnt_sec[23] , u_counter|cnt_sec[23], digital_clock, 1
instance = comp, \u_counter|Equal0~1 , u_counter|Equal0~1, digital_clock, 1
instance = comp, \u_counter|Add0~46 , u_counter|Add0~46, digital_clock, 1
instance = comp, \u_counter|cnt_sec[24] , u_counter|cnt_sec[24], digital_clock, 1
instance = comp, \u_counter|Add0~48 , u_counter|Add0~48, digital_clock, 1
instance = comp, \u_counter|cnt_sec~0 , u_counter|cnt_sec~0, digital_clock, 1
instance = comp, \u_counter|cnt_sec[25] , u_counter|cnt_sec[25], digital_clock, 1
instance = comp, \u_counter|Equal0~0 , u_counter|Equal0~0, digital_clock, 1
instance = comp, \u_counter|Equal0~2 , u_counter|Equal0~2, digital_clock, 1
instance = comp, \u_counter|Equal0~3 , u_counter|Equal0~3, digital_clock, 1
instance = comp, \u_counter|Equal0~4 , u_counter|Equal0~4, digital_clock, 1
instance = comp, \u_counter|Equal0~7 , u_counter|Equal0~7, digital_clock, 1
instance = comp, \u_counter|Equal0~5 , u_counter|Equal0~5, digital_clock, 1
instance = comp, \u_counter|Equal0~8 , u_counter|Equal0~8, digital_clock, 1
instance = comp, \u_counter|Add1~0 , u_counter|Add1~0, digital_clock, 1
instance = comp, \u_counter|cnt_time[0]~17 , u_counter|cnt_time[0]~17, digital_clock, 1
instance = comp, \u_counter|cnt_time[0] , u_counter|cnt_time[0], digital_clock, 1
instance = comp, \u_counter|Add1~2 , u_counter|Add1~2, digital_clock, 1
instance = comp, \u_counter|Add1~4 , u_counter|Add1~4, digital_clock, 1
instance = comp, \u_counter|cnt_time[2]~15 , u_counter|cnt_time[2]~15, digital_clock, 1
instance = comp, \u_counter|cnt_time[2] , u_counter|cnt_time[2], digital_clock, 1
instance = comp, \u_counter|Add1~6 , u_counter|Add1~6, digital_clock, 1
instance = comp, \u_counter|cnt_time[3]~14 , u_counter|cnt_time[3]~14, digital_clock, 1
instance = comp, \u_counter|cnt_time[3] , u_counter|cnt_time[3], digital_clock, 1
instance = comp, \u_counter|Add1~8 , u_counter|Add1~8, digital_clock, 1
instance = comp, \u_counter|cnt_time[4]~13 , u_counter|cnt_time[4]~13, digital_clock, 1
instance = comp, \u_counter|cnt_time[4] , u_counter|cnt_time[4], digital_clock, 1
instance = comp, \u_counter|Add1~10 , u_counter|Add1~10, digital_clock, 1
instance = comp, \u_counter|cnt_time[5]~12 , u_counter|cnt_time[5]~12, digital_clock, 1
instance = comp, \u_counter|cnt_time[5] , u_counter|cnt_time[5], digital_clock, 1
instance = comp, \u_counter|always1~3 , u_counter|always1~3, digital_clock, 1
instance = comp, \u_counter|always1~1 , u_counter|always1~1, digital_clock, 1
instance = comp, \u_counter|always1~0 , u_counter|always1~0, digital_clock, 1
instance = comp, \u_counter|Add1~12 , u_counter|Add1~12, digital_clock, 1
instance = comp, \u_counter|cnt_time[6]~11 , u_counter|cnt_time[6]~11, digital_clock, 1
instance = comp, \u_counter|cnt_time[6] , u_counter|cnt_time[6], digital_clock, 1
instance = comp, \u_counter|always1~2 , u_counter|always1~2, digital_clock, 1
instance = comp, \u_counter|always1~4 , u_counter|always1~4, digital_clock, 1
instance = comp, \u_counter|cnt_time[1]~16 , u_counter|cnt_time[1]~16, digital_clock, 1
instance = comp, \u_counter|cnt_time[1] , u_counter|cnt_time[1], digital_clock, 1
instance = comp, \u_counter|cnt_time[16]~0 , u_counter|cnt_time[16]~0, digital_clock, 1
instance = comp, \u_counter|Add1~14 , u_counter|Add1~14, digital_clock, 1
instance = comp, \u_counter|cnt_time[7]~10 , u_counter|cnt_time[7]~10, digital_clock, 1
instance = comp, \u_counter|cnt_time[7] , u_counter|cnt_time[7], digital_clock, 1
instance = comp, \u_counter|Add1~16 , u_counter|Add1~16, digital_clock, 1
instance = comp, \u_counter|cnt_time[8]~9 , u_counter|cnt_time[8]~9, digital_clock, 1
instance = comp, \u_counter|cnt_time[8]~feeder , u_counter|cnt_time[8]~feeder, digital_clock, 1
instance = comp, \u_counter|cnt_time[8] , u_counter|cnt_time[8], digital_clock, 1
instance = comp, \u_counter|Add1~18 , u_counter|Add1~18, digital_clock, 1
instance = comp, \u_counter|cnt_time[9]~8 , u_counter|cnt_time[9]~8, digital_clock, 1
instance = comp, \u_counter|cnt_time[9] , u_counter|cnt_time[9], digital_clock, 1
instance = comp, \u_counter|Add1~20 , u_counter|Add1~20, digital_clock, 1
instance = comp, \u_counter|cnt_time[10]~7 , u_counter|cnt_time[10]~7, digital_clock, 1
instance = comp, \u_counter|cnt_time[10] , u_counter|cnt_time[10], digital_clock, 1
instance = comp, \u_counter|Add1~22 , u_counter|Add1~22, digital_clock, 1
instance = comp, \u_counter|cnt_time[11]~6 , u_counter|cnt_time[11]~6, digital_clock, 1
instance = comp, \u_counter|cnt_time[11] , u_counter|cnt_time[11], digital_clock, 1
instance = comp, \u_counter|Add1~24 , u_counter|Add1~24, digital_clock, 1
instance = comp, \u_counter|cnt_time[12]~5 , u_counter|cnt_time[12]~5, digital_clock, 1
instance = comp, \u_counter|cnt_time[12] , u_counter|cnt_time[12], digital_clock, 1
instance = comp, \u_counter|Add1~26 , u_counter|Add1~26, digital_clock, 1
instance = comp, \u_counter|cnt_time[13]~4 , u_counter|cnt_time[13]~4, digital_clock, 1
instance = comp, \u_counter|cnt_time[13] , u_counter|cnt_time[13], digital_clock, 1
instance = comp, \u_counter|Add1~28 , u_counter|Add1~28, digital_clock, 1
instance = comp, \u_counter|cnt_time[14]~3 , u_counter|cnt_time[14]~3, digital_clock, 1
instance = comp, \u_counter|cnt_time[14] , u_counter|cnt_time[14], digital_clock, 1
instance = comp, \u_counter|Add1~30 , u_counter|Add1~30, digital_clock, 1
instance = comp, \u_counter|cnt_time[15]~2 , u_counter|cnt_time[15]~2, digital_clock, 1
instance = comp, \u_counter|cnt_time[15] , u_counter|cnt_time[15], digital_clock, 1
instance = comp, \u_counter|Add1~32 , u_counter|Add1~32, digital_clock, 1
instance = comp, \u_counter|cnt_time[16]~1 , u_counter|cnt_time[16]~1, digital_clock, 1
instance = comp, \u_counter|cnt_time[16] , u_counter|cnt_time[16], digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~0 , u_counter|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~0, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~2 , u_counter|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~2, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~4 , u_counter|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~4, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~6 , u_counter|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~6, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~8 , u_counter|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~8, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~10 , u_counter|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~10, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~12 , u_counter|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~12, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~14 , u_counter|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~14, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~16 , u_counter|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~16, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|StageOut[154]~180 , u_counter|Mod0|auto_generated|divider|divider|StageOut[154]~180, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|StageOut[154]~181 , u_counter|Mod0|auto_generated|divider|divider|StageOut[154]~181, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|StageOut[153]~182 , u_counter|Mod0|auto_generated|divider|divider|StageOut[153]~182, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|StageOut[153]~183 , u_counter|Mod0|auto_generated|divider|divider|StageOut[153]~183, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|StageOut[152]~184 , u_counter|Mod0|auto_generated|divider|divider|StageOut[152]~184, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|StageOut[152]~185 , u_counter|Mod0|auto_generated|divider|divider|StageOut[152]~185, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|StageOut[151]~187 , u_counter|Mod0|auto_generated|divider|divider|StageOut[151]~187, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|StageOut[151]~186 , u_counter|Mod0|auto_generated|divider|divider|StageOut[151]~186, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|StageOut[150]~188 , u_counter|Mod0|auto_generated|divider|divider|StageOut[150]~188, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|StageOut[150]~189 , u_counter|Mod0|auto_generated|divider|divider|StageOut[150]~189, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|StageOut[149]~191 , u_counter|Mod0|auto_generated|divider|divider|StageOut[149]~191, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|StageOut[149]~190 , u_counter|Mod0|auto_generated|divider|divider|StageOut[149]~190, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|StageOut[148]~192 , u_counter|Mod0|auto_generated|divider|divider|StageOut[148]~192, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|StageOut[148]~193 , u_counter|Mod0|auto_generated|divider|divider|StageOut[148]~193, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|StageOut[147]~194 , u_counter|Mod0|auto_generated|divider|divider|StageOut[147]~194, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|StageOut[147]~195 , u_counter|Mod0|auto_generated|divider|divider|StageOut[147]~195, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|StageOut[146]~196 , u_counter|Mod0|auto_generated|divider|divider|StageOut[146]~196, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|StageOut[146]~197 , u_counter|Mod0|auto_generated|divider|divider|StageOut[146]~197, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~0 , u_counter|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~0, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~2 , u_counter|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~2, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~4 , u_counter|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~4, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~6 , u_counter|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~6, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~8 , u_counter|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~8, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~10 , u_counter|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~10, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~12 , u_counter|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~12, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~14 , u_counter|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~14, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~17 , u_counter|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~17, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~18 , u_counter|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~18, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|StageOut[165]~305 , u_counter|Mod0|auto_generated|divider|divider|StageOut[165]~305, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|StageOut[167]~303 , u_counter|Mod0|auto_generated|divider|divider|StageOut[167]~303, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|StageOut[167]~198 , u_counter|Mod0|auto_generated|divider|divider|StageOut[167]~198, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|StageOut[166]~304 , u_counter|Mod0|auto_generated|divider|divider|StageOut[166]~304, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|StageOut[166]~199 , u_counter|Mod0|auto_generated|divider|divider|StageOut[166]~199, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|StageOut[165]~200 , u_counter|Mod0|auto_generated|divider|divider|StageOut[165]~200, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|StageOut[164]~201 , u_counter|Mod0|auto_generated|divider|divider|StageOut[164]~201, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|StageOut[164]~306 , u_counter|Mod0|auto_generated|divider|divider|StageOut[164]~306, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|StageOut[163]~202 , u_counter|Mod0|auto_generated|divider|divider|StageOut[163]~202, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|StageOut[163]~307 , u_counter|Mod0|auto_generated|divider|divider|StageOut[163]~307, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|StageOut[162]~308 , u_counter|Mod0|auto_generated|divider|divider|StageOut[162]~308, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|StageOut[162]~203 , u_counter|Mod0|auto_generated|divider|divider|StageOut[162]~203, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|StageOut[161]~204 , u_counter|Mod0|auto_generated|divider|divider|StageOut[161]~204, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|StageOut[161]~271 , u_counter|Mod0|auto_generated|divider|divider|StageOut[161]~271, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|StageOut[160]~206 , u_counter|Mod0|auto_generated|divider|divider|StageOut[160]~206, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|StageOut[160]~205 , u_counter|Mod0|auto_generated|divider|divider|StageOut[160]~205, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|StageOut[159]~207 , u_counter|Mod0|auto_generated|divider|divider|StageOut[159]~207, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|StageOut[159]~208 , u_counter|Mod0|auto_generated|divider|divider|StageOut[159]~208, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~0 , u_counter|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~0, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~2 , u_counter|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~2, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~4 , u_counter|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~4, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~6 , u_counter|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~6, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~8 , u_counter|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~8, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~10 , u_counter|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~10, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~12 , u_counter|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~12, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~14 , u_counter|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~14, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~17 , u_counter|Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~17, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|add_sub_13_result_int[13]~18 , u_counter|Mod0|auto_generated|divider|divider|add_sub_13_result_int[13]~18, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|StageOut[179]~273 , u_counter|Mod0|auto_generated|divider|divider|StageOut[179]~273, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|StageOut[180]~272 , u_counter|Mod0|auto_generated|divider|divider|StageOut[180]~272, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|StageOut[180]~209 , u_counter|Mod0|auto_generated|divider|divider|StageOut[180]~209, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|StageOut[179]~210 , u_counter|Mod0|auto_generated|divider|divider|StageOut[179]~210, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|StageOut[178]~211 , u_counter|Mod0|auto_generated|divider|divider|StageOut[178]~211, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|StageOut[178]~274 , u_counter|Mod0|auto_generated|divider|divider|StageOut[178]~274, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|StageOut[177]~212 , u_counter|Mod0|auto_generated|divider|divider|StageOut[177]~212, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|StageOut[177]~275 , u_counter|Mod0|auto_generated|divider|divider|StageOut[177]~275, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|StageOut[176]~276 , u_counter|Mod0|auto_generated|divider|divider|StageOut[176]~276, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|StageOut[176]~213 , u_counter|Mod0|auto_generated|divider|divider|StageOut[176]~213, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|StageOut[175]~277 , u_counter|Mod0|auto_generated|divider|divider|StageOut[175]~277, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|StageOut[175]~214 , u_counter|Mod0|auto_generated|divider|divider|StageOut[175]~214, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|StageOut[174]~215 , u_counter|Mod0|auto_generated|divider|divider|StageOut[174]~215, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|StageOut[174]~309 , u_counter|Mod0|auto_generated|divider|divider|StageOut[174]~309, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|StageOut[173]~310 , u_counter|Mod0|auto_generated|divider|divider|StageOut[173]~310, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|StageOut[173]~216 , u_counter|Mod0|auto_generated|divider|divider|StageOut[173]~216, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|StageOut[144]~217 , u_counter|Mod0|auto_generated|divider|divider|StageOut[144]~217, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|StageOut[144]~218 , u_counter|Mod0|auto_generated|divider|divider|StageOut[144]~218, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~20 , u_counter|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~20, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|StageOut[172]~312 , u_counter|Mod0|auto_generated|divider|divider|StageOut[172]~312, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|StageOut[172]~311 , u_counter|Mod0|auto_generated|divider|divider|StageOut[172]~311, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~0 , u_counter|Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~0, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~2 , u_counter|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~2, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~4 , u_counter|Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~4, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~6 , u_counter|Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~6, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~8 , u_counter|Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~8, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|add_sub_14_result_int[9]~10 , u_counter|Mod0|auto_generated|divider|divider|add_sub_14_result_int[9]~10, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|add_sub_14_result_int[10]~12 , u_counter|Mod0|auto_generated|divider|divider|add_sub_14_result_int[10]~12, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~14 , u_counter|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~14, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|add_sub_14_result_int[12]~17 , u_counter|Mod0|auto_generated|divider|divider|add_sub_14_result_int[12]~17, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|add_sub_14_result_int[13]~18 , u_counter|Mod0|auto_generated|divider|divider|add_sub_14_result_int[13]~18, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|StageOut[193]~278 , u_counter|Mod0|auto_generated|divider|divider|StageOut[193]~278, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|StageOut[193]~219 , u_counter|Mod0|auto_generated|divider|divider|StageOut[193]~219, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|StageOut[192]~220 , u_counter|Mod0|auto_generated|divider|divider|StageOut[192]~220, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|StageOut[192]~279 , u_counter|Mod0|auto_generated|divider|divider|StageOut[192]~279, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|StageOut[191]~280 , u_counter|Mod0|auto_generated|divider|divider|StageOut[191]~280, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|StageOut[191]~221 , u_counter|Mod0|auto_generated|divider|divider|StageOut[191]~221, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|StageOut[190]~222 , u_counter|Mod0|auto_generated|divider|divider|StageOut[190]~222, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|StageOut[190]~281 , u_counter|Mod0|auto_generated|divider|divider|StageOut[190]~281, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|StageOut[189]~282 , u_counter|Mod0|auto_generated|divider|divider|StageOut[189]~282, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|StageOut[189]~223 , u_counter|Mod0|auto_generated|divider|divider|StageOut[189]~223, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|StageOut[188]~283 , u_counter|Mod0|auto_generated|divider|divider|StageOut[188]~283, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|StageOut[188]~224 , u_counter|Mod0|auto_generated|divider|divider|StageOut[188]~224, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|StageOut[187]~225 , u_counter|Mod0|auto_generated|divider|divider|StageOut[187]~225, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|StageOut[187]~317 , u_counter|Mod0|auto_generated|divider|divider|StageOut[187]~317, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|StageOut[186]~226 , u_counter|Mod0|auto_generated|divider|divider|StageOut[186]~226, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|StageOut[186]~227 , u_counter|Mod0|auto_generated|divider|divider|StageOut[186]~227, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|StageOut[143]~230 , u_counter|Mod0|auto_generated|divider|divider|StageOut[143]~230, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|StageOut[143]~229 , u_counter|Mod0|auto_generated|divider|divider|StageOut[143]~229, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~22 , u_counter|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~22, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|StageOut[157]~231 , u_counter|Mod0|auto_generated|divider|divider|StageOut[157]~231, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|StageOut[157]~228 , u_counter|Mod0|auto_generated|divider|divider|StageOut[157]~228, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~20 , u_counter|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~20, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|StageOut[171]~313 , u_counter|Mod0|auto_generated|divider|divider|StageOut[171]~313, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|StageOut[185]~284 , u_counter|Mod0|auto_generated|divider|divider|StageOut[185]~284, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|StageOut[185]~285 , u_counter|Mod0|auto_generated|divider|divider|StageOut[185]~285, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~0 , u_counter|Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~0, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~2 , u_counter|Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~2, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~4 , u_counter|Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~4, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|add_sub_15_result_int[7]~6 , u_counter|Mod0|auto_generated|divider|divider|add_sub_15_result_int[7]~6, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|add_sub_15_result_int[8]~8 , u_counter|Mod0|auto_generated|divider|divider|add_sub_15_result_int[8]~8, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|add_sub_15_result_int[9]~10 , u_counter|Mod0|auto_generated|divider|divider|add_sub_15_result_int[9]~10, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|add_sub_15_result_int[10]~12 , u_counter|Mod0|auto_generated|divider|divider|add_sub_15_result_int[10]~12, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~14 , u_counter|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~14, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|add_sub_15_result_int[12]~17 , u_counter|Mod0|auto_generated|divider|divider|add_sub_15_result_int[12]~17, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|add_sub_15_result_int[13]~18 , u_counter|Mod0|auto_generated|divider|divider|add_sub_15_result_int[13]~18, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|StageOut[205]~287 , u_counter|Mod0|auto_generated|divider|divider|StageOut[205]~287, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|StageOut[206]~286 , u_counter|Mod0|auto_generated|divider|divider|StageOut[206]~286, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|StageOut[206]~232 , u_counter|Mod0|auto_generated|divider|divider|StageOut[206]~232, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|StageOut[205]~233 , u_counter|Mod0|auto_generated|divider|divider|StageOut[205]~233, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|StageOut[204]~234 , u_counter|Mod0|auto_generated|divider|divider|StageOut[204]~234, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|StageOut[204]~288 , u_counter|Mod0|auto_generated|divider|divider|StageOut[204]~288, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|StageOut[203]~235 , u_counter|Mod0|auto_generated|divider|divider|StageOut[203]~235, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|StageOut[203]~289 , u_counter|Mod0|auto_generated|divider|divider|StageOut[203]~289, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|StageOut[202]~290 , u_counter|Mod0|auto_generated|divider|divider|StageOut[202]~290, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|StageOut[202]~236 , u_counter|Mod0|auto_generated|divider|divider|StageOut[202]~236, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|StageOut[201]~237 , u_counter|Mod0|auto_generated|divider|divider|StageOut[201]~237, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|StageOut[201]~291 , u_counter|Mod0|auto_generated|divider|divider|StageOut[201]~291, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|StageOut[200]~238 , u_counter|Mod0|auto_generated|divider|divider|StageOut[200]~238, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|StageOut[200]~292 , u_counter|Mod0|auto_generated|divider|divider|StageOut[200]~292, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|StageOut[199]~239 , u_counter|Mod0|auto_generated|divider|divider|StageOut[199]~239, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|StageOut[199]~240 , u_counter|Mod0|auto_generated|divider|divider|StageOut[199]~240, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|StageOut[170]~241 , u_counter|Mod0|auto_generated|divider|divider|StageOut[170]~241, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|StageOut[156]~242 , u_counter|Mod0|auto_generated|divider|divider|StageOut[156]~242, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|StageOut[156]~243 , u_counter|Mod0|auto_generated|divider|divider|StageOut[156]~243, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~22 , u_counter|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~22, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|StageOut[170]~244 , u_counter|Mod0|auto_generated|divider|divider|StageOut[170]~244, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~20 , u_counter|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~20, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|StageOut[184]~314 , u_counter|Mod0|auto_generated|divider|divider|StageOut[184]~314, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|StageOut[198]~294 , u_counter|Mod0|auto_generated|divider|divider|StageOut[198]~294, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|StageOut[198]~293 , u_counter|Mod0|auto_generated|divider|divider|StageOut[198]~293, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|add_sub_16_result_int[4]~0 , u_counter|Mod0|auto_generated|divider|divider|add_sub_16_result_int[4]~0, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|add_sub_16_result_int[5]~2 , u_counter|Mod0|auto_generated|divider|divider|add_sub_16_result_int[5]~2, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|add_sub_16_result_int[6]~4 , u_counter|Mod0|auto_generated|divider|divider|add_sub_16_result_int[6]~4, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|add_sub_16_result_int[7]~6 , u_counter|Mod0|auto_generated|divider|divider|add_sub_16_result_int[7]~6, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|add_sub_16_result_int[8]~8 , u_counter|Mod0|auto_generated|divider|divider|add_sub_16_result_int[8]~8, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|add_sub_16_result_int[9]~10 , u_counter|Mod0|auto_generated|divider|divider|add_sub_16_result_int[9]~10, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|add_sub_16_result_int[10]~12 , u_counter|Mod0|auto_generated|divider|divider|add_sub_16_result_int[10]~12, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|add_sub_16_result_int[11]~14 , u_counter|Mod0|auto_generated|divider|divider|add_sub_16_result_int[11]~14, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|add_sub_16_result_int[12]~17 , u_counter|Mod0|auto_generated|divider|divider|add_sub_16_result_int[12]~17, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|add_sub_16_result_int[13]~18 , u_counter|Mod0|auto_generated|divider|divider|add_sub_16_result_int[13]~18, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|StageOut[219]~295 , u_counter|Mod0|auto_generated|divider|divider|StageOut[219]~295, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|StageOut[219]~245 , u_counter|Mod0|auto_generated|divider|divider|StageOut[219]~245, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|StageOut[218]~296 , u_counter|Mod0|auto_generated|divider|divider|StageOut[218]~296, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|StageOut[218]~246 , u_counter|Mod0|auto_generated|divider|divider|StageOut[218]~246, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|StageOut[217]~247 , u_counter|Mod0|auto_generated|divider|divider|StageOut[217]~247, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|StageOut[217]~297 , u_counter|Mod0|auto_generated|divider|divider|StageOut[217]~297, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|StageOut[216]~298 , u_counter|Mod0|auto_generated|divider|divider|StageOut[216]~298, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|StageOut[216]~248 , u_counter|Mod0|auto_generated|divider|divider|StageOut[216]~248, digital_clock, 1
instance = comp, \u_counter|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~0 , u_counter|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~0, digital_clock, 1
instance = comp, \u_counter|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~2 , u_counter|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~2, digital_clock, 1
instance = comp, \u_counter|Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~4 , u_counter|Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~4, digital_clock, 1
instance = comp, \u_counter|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~6 , u_counter|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~6, digital_clock, 1
instance = comp, \u_counter|Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~8 , u_counter|Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~8, digital_clock, 1
instance = comp, \u_counter|Div1|auto_generated|divider|divider|StageOut[40]~70 , u_counter|Div1|auto_generated|divider|divider|StageOut[40]~70, digital_clock, 1
instance = comp, \u_counter|Div1|auto_generated|divider|divider|StageOut[40]~105 , u_counter|Div1|auto_generated|divider|divider|StageOut[40]~105, digital_clock, 1
instance = comp, \u_counter|Div1|auto_generated|divider|divider|StageOut[39]~106 , u_counter|Div1|auto_generated|divider|divider|StageOut[39]~106, digital_clock, 1
instance = comp, \u_counter|Div1|auto_generated|divider|divider|StageOut[39]~71 , u_counter|Div1|auto_generated|divider|divider|StageOut[39]~71, digital_clock, 1
instance = comp, \u_counter|Div1|auto_generated|divider|divider|StageOut[38]~72 , u_counter|Div1|auto_generated|divider|divider|StageOut[38]~72, digital_clock, 1
instance = comp, \u_counter|Div1|auto_generated|divider|divider|StageOut[38]~107 , u_counter|Div1|auto_generated|divider|divider|StageOut[38]~107, digital_clock, 1
instance = comp, \u_counter|Div1|auto_generated|divider|divider|StageOut[37]~73 , u_counter|Div1|auto_generated|divider|divider|StageOut[37]~73, digital_clock, 1
instance = comp, \u_counter|Div1|auto_generated|divider|divider|StageOut[37]~108 , u_counter|Div1|auto_generated|divider|divider|StageOut[37]~108, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|StageOut[215]~299 , u_counter|Mod0|auto_generated|divider|divider|StageOut[215]~299, digital_clock, 1
instance = comp, \u_counter|Div1|auto_generated|divider|divider|StageOut[36]~109 , u_counter|Div1|auto_generated|divider|divider|StageOut[36]~109, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|StageOut[215]~249 , u_counter|Mod0|auto_generated|divider|divider|StageOut[215]~249, digital_clock, 1
instance = comp, \u_counter|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~10 , u_counter|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~10, digital_clock, 1
instance = comp, \u_counter|Div1|auto_generated|divider|divider|StageOut[36]~74 , u_counter|Div1|auto_generated|divider|divider|StageOut[36]~74, digital_clock, 1
instance = comp, \u_counter|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0 , u_counter|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0, digital_clock, 1
instance = comp, \u_counter|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2 , u_counter|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2, digital_clock, 1
instance = comp, \u_counter|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4 , u_counter|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4, digital_clock, 1
instance = comp, \u_counter|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6 , u_counter|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6, digital_clock, 1
instance = comp, \u_counter|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~9 , u_counter|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~9, digital_clock, 1
instance = comp, \u_counter|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10 , u_counter|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10, digital_clock, 1
instance = comp, \u_counter|Div1|auto_generated|divider|divider|StageOut[47]~110 , u_counter|Div1|auto_generated|divider|divider|StageOut[47]~110, digital_clock, 1
instance = comp, \u_counter|Div1|auto_generated|divider|divider|StageOut[47]~75 , u_counter|Div1|auto_generated|divider|divider|StageOut[47]~75, digital_clock, 1
instance = comp, \u_counter|Div1|auto_generated|divider|divider|StageOut[46]~111 , u_counter|Div1|auto_generated|divider|divider|StageOut[46]~111, digital_clock, 1
instance = comp, \u_counter|Div1|auto_generated|divider|divider|StageOut[46]~76 , u_counter|Div1|auto_generated|divider|divider|StageOut[46]~76, digital_clock, 1
instance = comp, \u_counter|Div1|auto_generated|divider|divider|StageOut[45]~112 , u_counter|Div1|auto_generated|divider|divider|StageOut[45]~112, digital_clock, 1
instance = comp, \u_counter|Div1|auto_generated|divider|divider|StageOut[45]~77 , u_counter|Div1|auto_generated|divider|divider|StageOut[45]~77, digital_clock, 1
instance = comp, \u_counter|Div1|auto_generated|divider|divider|StageOut[44]~113 , u_counter|Div1|auto_generated|divider|divider|StageOut[44]~113, digital_clock, 1
instance = comp, \u_counter|Div1|auto_generated|divider|divider|StageOut[44]~78 , u_counter|Div1|auto_generated|divider|divider|StageOut[44]~78, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|StageOut[214]~300 , u_counter|Mod0|auto_generated|divider|divider|StageOut[214]~300, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|StageOut[214]~250 , u_counter|Mod0|auto_generated|divider|divider|StageOut[214]~250, digital_clock, 1
instance = comp, \u_counter|Div1|auto_generated|divider|divider|add_sub_5_result_int[0]~12 , u_counter|Div1|auto_generated|divider|divider|add_sub_5_result_int[0]~12, digital_clock, 1
instance = comp, \u_counter|Div1|auto_generated|divider|divider|StageOut[35]~79 , u_counter|Div1|auto_generated|divider|divider|StageOut[35]~79, digital_clock, 1
instance = comp, \u_counter|Div1|auto_generated|divider|divider|StageOut[35]~114 , u_counter|Div1|auto_generated|divider|divider|StageOut[35]~114, digital_clock, 1
instance = comp, \u_counter|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~12 , u_counter|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~12, digital_clock, 1
instance = comp, \u_counter|Div1|auto_generated|divider|divider|StageOut[43]~80 , u_counter|Div1|auto_generated|divider|divider|StageOut[43]~80, digital_clock, 1
instance = comp, \u_counter|Div1|auto_generated|divider|divider|StageOut[43]~115 , u_counter|Div1|auto_generated|divider|divider|StageOut[43]~115, digital_clock, 1
instance = comp, \u_counter|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~0 , u_counter|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~0, digital_clock, 1
instance = comp, \u_counter|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~2 , u_counter|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~2, digital_clock, 1
instance = comp, \u_counter|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~4 , u_counter|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~4, digital_clock, 1
instance = comp, \u_counter|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~6 , u_counter|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~6, digital_clock, 1
instance = comp, \u_counter|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~9 , u_counter|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~9, digital_clock, 1
instance = comp, \u_counter|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~10 , u_counter|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~10, digital_clock, 1
instance = comp, \u_counter|Div1|auto_generated|divider|divider|StageOut[54]~116 , u_counter|Div1|auto_generated|divider|divider|StageOut[54]~116, digital_clock, 1
instance = comp, \u_counter|Div1|auto_generated|divider|divider|StageOut[54]~81 , u_counter|Div1|auto_generated|divider|divider|StageOut[54]~81, digital_clock, 1
instance = comp, \u_counter|Div1|auto_generated|divider|divider|StageOut[53]~82 , u_counter|Div1|auto_generated|divider|divider|StageOut[53]~82, digital_clock, 1
instance = comp, \u_counter|Div1|auto_generated|divider|divider|StageOut[53]~117 , u_counter|Div1|auto_generated|divider|divider|StageOut[53]~117, digital_clock, 1
instance = comp, \u_counter|Div1|auto_generated|divider|divider|StageOut[52]~118 , u_counter|Div1|auto_generated|divider|divider|StageOut[52]~118, digital_clock, 1
instance = comp, \u_counter|Div1|auto_generated|divider|divider|StageOut[52]~83 , u_counter|Div1|auto_generated|divider|divider|StageOut[52]~83, digital_clock, 1
instance = comp, \u_counter|Div1|auto_generated|divider|divider|StageOut[51]~119 , u_counter|Div1|auto_generated|divider|divider|StageOut[51]~119, digital_clock, 1
instance = comp, \u_counter|Div1|auto_generated|divider|divider|StageOut[51]~84 , u_counter|Div1|auto_generated|divider|divider|StageOut[51]~84, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|StageOut[213]~301 , u_counter|Mod0|auto_generated|divider|divider|StageOut[213]~301, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|StageOut[213]~251 , u_counter|Mod0|auto_generated|divider|divider|StageOut[213]~251, digital_clock, 1
instance = comp, \u_counter|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~14 , u_counter|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~14, digital_clock, 1
instance = comp, \u_counter|Div1|auto_generated|divider|divider|StageOut[42]~120 , u_counter|Div1|auto_generated|divider|divider|StageOut[42]~120, digital_clock, 1
instance = comp, \u_counter|Div1|auto_generated|divider|divider|StageOut[50]~121 , u_counter|Div1|auto_generated|divider|divider|StageOut[50]~121, digital_clock, 1
instance = comp, \u_counter|Div1|auto_generated|divider|divider|StageOut[42]~85 , u_counter|Div1|auto_generated|divider|divider|StageOut[42]~85, digital_clock, 1
instance = comp, \u_counter|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~12 , u_counter|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~12, digital_clock, 1
instance = comp, \u_counter|Div1|auto_generated|divider|divider|StageOut[50]~86 , u_counter|Div1|auto_generated|divider|divider|StageOut[50]~86, digital_clock, 1
instance = comp, \u_counter|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~0 , u_counter|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~0, digital_clock, 1
instance = comp, \u_counter|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~2 , u_counter|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~2, digital_clock, 1
instance = comp, \u_counter|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~4 , u_counter|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~4, digital_clock, 1
instance = comp, \u_counter|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~6 , u_counter|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~6, digital_clock, 1
instance = comp, \u_counter|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~9 , u_counter|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~9, digital_clock, 1
instance = comp, \u_counter|Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~10 , u_counter|Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~10, digital_clock, 1
instance = comp, \u_seg_driver|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~1 , u_seg_driver|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~1, digital_clock, 1
instance = comp, \u_seg_driver|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2 , u_seg_driver|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2, digital_clock, 1
instance = comp, \u_seg_driver|Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4 , u_seg_driver|Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4, digital_clock, 1
instance = comp, \u_seg_driver|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6 , u_seg_driver|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6, digital_clock, 1
instance = comp, \u_seg_driver|Mod1|auto_generated|divider|divider|StageOut[18]~17 , u_seg_driver|Mod1|auto_generated|divider|divider|StageOut[18]~17, digital_clock, 1
instance = comp, \u_seg_driver|Mod1|auto_generated|divider|divider|StageOut[18]~16 , u_seg_driver|Mod1|auto_generated|divider|divider|StageOut[18]~16, digital_clock, 1
instance = comp, \u_seg_driver|Mod1|auto_generated|divider|divider|StageOut[17]~18 , u_seg_driver|Mod1|auto_generated|divider|divider|StageOut[17]~18, digital_clock, 1
instance = comp, \u_seg_driver|Mod1|auto_generated|divider|divider|StageOut[17]~19 , u_seg_driver|Mod1|auto_generated|divider|divider|StageOut[17]~19, digital_clock, 1
instance = comp, \u_seg_driver|Mod1|auto_generated|divider|divider|StageOut[16]~20 , u_seg_driver|Mod1|auto_generated|divider|divider|StageOut[16]~20, digital_clock, 1
instance = comp, \u_seg_driver|Mod1|auto_generated|divider|divider|StageOut[16]~21 , u_seg_driver|Mod1|auto_generated|divider|divider|StageOut[16]~21, digital_clock, 1
instance = comp, \u_counter|Div1|auto_generated|divider|divider|StageOut[61]~87 , u_counter|Div1|auto_generated|divider|divider|StageOut[61]~87, digital_clock, 1
instance = comp, \u_counter|Div1|auto_generated|divider|divider|StageOut[61]~122 , u_counter|Div1|auto_generated|divider|divider|StageOut[61]~122, digital_clock, 1
instance = comp, \u_counter|Div1|auto_generated|divider|divider|StageOut[60]~88 , u_counter|Div1|auto_generated|divider|divider|StageOut[60]~88, digital_clock, 1
instance = comp, \u_counter|Div1|auto_generated|divider|divider|StageOut[60]~123 , u_counter|Div1|auto_generated|divider|divider|StageOut[60]~123, digital_clock, 1
instance = comp, \u_counter|Div1|auto_generated|divider|divider|StageOut[59]~89 , u_counter|Div1|auto_generated|divider|divider|StageOut[59]~89, digital_clock, 1
instance = comp, \u_counter|Div1|auto_generated|divider|divider|StageOut[59]~124 , u_counter|Div1|auto_generated|divider|divider|StageOut[59]~124, digital_clock, 1
instance = comp, \u_counter|Div1|auto_generated|divider|divider|StageOut[58]~125 , u_counter|Div1|auto_generated|divider|divider|StageOut[58]~125, digital_clock, 1
instance = comp, \u_counter|Div1|auto_generated|divider|divider|StageOut[58]~90 , u_counter|Div1|auto_generated|divider|divider|StageOut[58]~90, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|StageOut[212]~252 , u_counter|Mod0|auto_generated|divider|divider|StageOut[212]~252, digital_clock, 1
instance = comp, \u_counter|Div1|auto_generated|divider|divider|StageOut[49]~126 , u_counter|Div1|auto_generated|divider|divider|StageOut[49]~126, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|StageOut[212]~253 , u_counter|Mod0|auto_generated|divider|divider|StageOut[212]~253, digital_clock, 1
instance = comp, \u_counter|Div1|auto_generated|divider|divider|add_sub_7_result_int[0]~14 , u_counter|Div1|auto_generated|divider|divider|add_sub_7_result_int[0]~14, digital_clock, 1
instance = comp, \u_counter|Div1|auto_generated|divider|divider|StageOut[57]~127 , u_counter|Div1|auto_generated|divider|divider|StageOut[57]~127, digital_clock, 1
instance = comp, \u_counter|Div1|auto_generated|divider|divider|StageOut[49]~91 , u_counter|Div1|auto_generated|divider|divider|StageOut[49]~91, digital_clock, 1
instance = comp, \u_counter|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~12 , u_counter|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~12, digital_clock, 1
instance = comp, \u_counter|Div1|auto_generated|divider|divider|StageOut[57]~92 , u_counter|Div1|auto_generated|divider|divider|StageOut[57]~92, digital_clock, 1
instance = comp, \u_counter|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~0 , u_counter|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~0, digital_clock, 1
instance = comp, \u_counter|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~2 , u_counter|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~2, digital_clock, 1
instance = comp, \u_counter|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~4 , u_counter|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~4, digital_clock, 1
instance = comp, \u_counter|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~6 , u_counter|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~6, digital_clock, 1
instance = comp, \u_counter|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~9 , u_counter|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~9, digital_clock, 1
instance = comp, \u_counter|Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~10 , u_counter|Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~10, digital_clock, 1
instance = comp, \u_seg_driver|Mod1|auto_generated|divider|divider|StageOut[15]~22 , u_seg_driver|Mod1|auto_generated|divider|divider|StageOut[15]~22, digital_clock, 1
instance = comp, \u_seg_driver|Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~8 , u_seg_driver|Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~8, digital_clock, 1
instance = comp, \u_seg_driver|Mod1|auto_generated|divider|divider|StageOut[15]~23 , u_seg_driver|Mod1|auto_generated|divider|divider|StageOut[15]~23, digital_clock, 1
instance = comp, \u_seg_driver|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0 , u_seg_driver|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0, digital_clock, 1
instance = comp, \u_seg_driver|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2 , u_seg_driver|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2, digital_clock, 1
instance = comp, \u_seg_driver|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4 , u_seg_driver|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4, digital_clock, 1
instance = comp, \u_seg_driver|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~7 , u_seg_driver|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~7, digital_clock, 1
instance = comp, \u_seg_driver|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8 , u_seg_driver|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8, digital_clock, 1
instance = comp, \u_seg_driver|Mod1|auto_generated|divider|divider|StageOut[22]~25 , u_seg_driver|Mod1|auto_generated|divider|divider|StageOut[22]~25, digital_clock, 1
instance = comp, \u_seg_driver|Mod1|auto_generated|divider|divider|StageOut[22]~26 , u_seg_driver|Mod1|auto_generated|divider|divider|StageOut[22]~26, digital_clock, 1
instance = comp, \u_seg_driver|Mod1|auto_generated|divider|divider|StageOut[23]~32 , u_seg_driver|Mod1|auto_generated|divider|divider|StageOut[23]~32, digital_clock, 1
instance = comp, \u_seg_driver|Mod1|auto_generated|divider|divider|StageOut[23]~24 , u_seg_driver|Mod1|auto_generated|divider|divider|StageOut[23]~24, digital_clock, 1
instance = comp, \u_seg_driver|Mod1|auto_generated|divider|divider|StageOut[21]~27 , u_seg_driver|Mod1|auto_generated|divider|divider|StageOut[21]~27, digital_clock, 1
instance = comp, \u_seg_driver|Mod1|auto_generated|divider|divider|StageOut[21]~33 , u_seg_driver|Mod1|auto_generated|divider|divider|StageOut[21]~33, digital_clock, 1
instance = comp, \u_counter|Div1|auto_generated|divider|divider|StageOut[68]~128 , u_counter|Div1|auto_generated|divider|divider|StageOut[68]~128, digital_clock, 1
instance = comp, \u_counter|Div1|auto_generated|divider|divider|StageOut[68]~93 , u_counter|Div1|auto_generated|divider|divider|StageOut[68]~93, digital_clock, 1
instance = comp, \u_counter|Div1|auto_generated|divider|divider|StageOut[67]~129 , u_counter|Div1|auto_generated|divider|divider|StageOut[67]~129, digital_clock, 1
instance = comp, \u_counter|Div1|auto_generated|divider|divider|StageOut[67]~94 , u_counter|Div1|auto_generated|divider|divider|StageOut[67]~94, digital_clock, 1
instance = comp, \u_counter|Div1|auto_generated|divider|divider|StageOut[66]~130 , u_counter|Div1|auto_generated|divider|divider|StageOut[66]~130, digital_clock, 1
instance = comp, \u_counter|Div1|auto_generated|divider|divider|StageOut[66]~95 , u_counter|Div1|auto_generated|divider|divider|StageOut[66]~95, digital_clock, 1
instance = comp, \u_counter|Div1|auto_generated|divider|divider|StageOut[65]~96 , u_counter|Div1|auto_generated|divider|divider|StageOut[65]~96, digital_clock, 1
instance = comp, \u_counter|Div1|auto_generated|divider|divider|StageOut[65]~131 , u_counter|Div1|auto_generated|divider|divider|StageOut[65]~131, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|StageOut[169]~255 , u_counter|Mod0|auto_generated|divider|divider|StageOut[169]~255, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|StageOut[169]~256 , u_counter|Mod0|auto_generated|divider|divider|StageOut[169]~256, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~22 , u_counter|Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~22, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|StageOut[197]~315 , u_counter|Mod0|auto_generated|divider|divider|StageOut[197]~315, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|StageOut[183]~257 , u_counter|Mod0|auto_generated|divider|divider|StageOut[183]~257, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|StageOut[183]~254 , u_counter|Mod0|auto_generated|divider|divider|StageOut[183]~254, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~20 , u_counter|Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~20, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|StageOut[197]~258 , u_counter|Mod0|auto_generated|divider|divider|StageOut[197]~258, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|add_sub_16_result_int[3]~20 , u_counter|Mod0|auto_generated|divider|divider|add_sub_16_result_int[3]~20, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|StageOut[211]~259 , u_counter|Mod0|auto_generated|divider|divider|StageOut[211]~259, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|StageOut[211]~302 , u_counter|Mod0|auto_generated|divider|divider|StageOut[211]~302, digital_clock, 1
instance = comp, \u_counter|Div1|auto_generated|divider|divider|add_sub_8_result_int[0]~14 , u_counter|Div1|auto_generated|divider|divider|add_sub_8_result_int[0]~14, digital_clock, 1
instance = comp, \u_counter|Div1|auto_generated|divider|divider|StageOut[56]~132 , u_counter|Div1|auto_generated|divider|divider|StageOut[56]~132, digital_clock, 1
instance = comp, \u_counter|Div1|auto_generated|divider|divider|StageOut[64]~133 , u_counter|Div1|auto_generated|divider|divider|StageOut[64]~133, digital_clock, 1
instance = comp, \u_counter|Div1|auto_generated|divider|divider|StageOut[56]~97 , u_counter|Div1|auto_generated|divider|divider|StageOut[56]~97, digital_clock, 1
instance = comp, \u_counter|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~12 , u_counter|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~12, digital_clock, 1
instance = comp, \u_counter|Div1|auto_generated|divider|divider|StageOut[64]~98 , u_counter|Div1|auto_generated|divider|divider|StageOut[64]~98, digital_clock, 1
instance = comp, \u_counter|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~0 , u_counter|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~0, digital_clock, 1
instance = comp, \u_counter|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~2 , u_counter|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~2, digital_clock, 1
instance = comp, \u_counter|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~4 , u_counter|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~4, digital_clock, 1
instance = comp, \u_counter|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~6 , u_counter|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~6, digital_clock, 1
instance = comp, \u_counter|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~9 , u_counter|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~9, digital_clock, 1
instance = comp, \u_counter|Div1|auto_generated|divider|divider|add_sub_10_result_int[7]~10 , u_counter|Div1|auto_generated|divider|divider|add_sub_10_result_int[7]~10, digital_clock, 1
instance = comp, \u_seg_driver|Mod1|auto_generated|divider|divider|add_sub_4_result_int[0]~10 , u_seg_driver|Mod1|auto_generated|divider|divider|add_sub_4_result_int[0]~10, digital_clock, 1
instance = comp, \u_seg_driver|Mod1|auto_generated|divider|divider|StageOut[20]~29 , u_seg_driver|Mod1|auto_generated|divider|divider|StageOut[20]~29, digital_clock, 1
instance = comp, \u_seg_driver|Mod1|auto_generated|divider|divider|StageOut[20]~28 , u_seg_driver|Mod1|auto_generated|divider|divider|StageOut[20]~28, digital_clock, 1
instance = comp, \u_seg_driver|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~2 , u_seg_driver|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~2, digital_clock, 1
instance = comp, \u_seg_driver|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~4 , u_seg_driver|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~4, digital_clock, 1
instance = comp, \u_seg_driver|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~6 , u_seg_driver|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~6, digital_clock, 1
instance = comp, \u_seg_driver|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~9 , u_seg_driver|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~9, digital_clock, 1
instance = comp, \u_seg_driver|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~10 , u_seg_driver|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~10, digital_clock, 1
instance = comp, \u_seg_driver|Selector0~0 , u_seg_driver|Selector0~0, digital_clock, 1
instance = comp, \u_counter|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~0 , u_counter|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~0, digital_clock, 1
instance = comp, \u_counter|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~2 , u_counter|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~2, digital_clock, 1
instance = comp, \u_counter|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~4 , u_counter|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~4, digital_clock, 1
instance = comp, \u_counter|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~6 , u_counter|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~6, digital_clock, 1
instance = comp, \u_counter|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~8 , u_counter|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~8, digital_clock, 1
instance = comp, \u_counter|Mod1|auto_generated|divider|divider|StageOut[38]~128 , u_counter|Mod1|auto_generated|divider|divider|StageOut[38]~128, digital_clock, 1
instance = comp, \u_counter|Mod1|auto_generated|divider|divider|StageOut[40]~88 , u_counter|Mod1|auto_generated|divider|divider|StageOut[40]~88, digital_clock, 1
instance = comp, \u_counter|Mod1|auto_generated|divider|divider|StageOut[40]~126 , u_counter|Mod1|auto_generated|divider|divider|StageOut[40]~126, digital_clock, 1
instance = comp, \u_counter|Mod1|auto_generated|divider|divider|StageOut[39]~89 , u_counter|Mod1|auto_generated|divider|divider|StageOut[39]~89, digital_clock, 1
instance = comp, \u_counter|Mod1|auto_generated|divider|divider|StageOut[39]~127 , u_counter|Mod1|auto_generated|divider|divider|StageOut[39]~127, digital_clock, 1
instance = comp, \u_counter|Mod1|auto_generated|divider|divider|StageOut[38]~90 , u_counter|Mod1|auto_generated|divider|divider|StageOut[38]~90, digital_clock, 1
instance = comp, \u_counter|Mod1|auto_generated|divider|divider|StageOut[37]~129 , u_counter|Mod1|auto_generated|divider|divider|StageOut[37]~129, digital_clock, 1
instance = comp, \u_counter|Mod1|auto_generated|divider|divider|StageOut[37]~91 , u_counter|Mod1|auto_generated|divider|divider|StageOut[37]~91, digital_clock, 1
instance = comp, \u_counter|Mod1|auto_generated|divider|divider|StageOut[36]~130 , u_counter|Mod1|auto_generated|divider|divider|StageOut[36]~130, digital_clock, 1
instance = comp, \u_counter|Mod1|auto_generated|divider|divider|StageOut[36]~131 , u_counter|Mod1|auto_generated|divider|divider|StageOut[36]~131, digital_clock, 1
instance = comp, \u_counter|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~0 , u_counter|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~0, digital_clock, 1
instance = comp, \u_counter|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~2 , u_counter|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~2, digital_clock, 1
instance = comp, \u_counter|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~4 , u_counter|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~4, digital_clock, 1
instance = comp, \u_counter|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~6 , u_counter|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~6, digital_clock, 1
instance = comp, \u_counter|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~9 , u_counter|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~9, digital_clock, 1
instance = comp, \u_counter|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10 , u_counter|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10, digital_clock, 1
instance = comp, \u_counter|Mod1|auto_generated|divider|divider|StageOut[46]~133 , u_counter|Mod1|auto_generated|divider|divider|StageOut[46]~133, digital_clock, 1
instance = comp, \u_counter|Mod1|auto_generated|divider|divider|StageOut[47]~132 , u_counter|Mod1|auto_generated|divider|divider|StageOut[47]~132, digital_clock, 1
instance = comp, \u_counter|Mod1|auto_generated|divider|divider|StageOut[47]~92 , u_counter|Mod1|auto_generated|divider|divider|StageOut[47]~92, digital_clock, 1
instance = comp, \u_counter|Mod1|auto_generated|divider|divider|StageOut[46]~93 , u_counter|Mod1|auto_generated|divider|divider|StageOut[46]~93, digital_clock, 1
instance = comp, \u_counter|Mod1|auto_generated|divider|divider|StageOut[45]~94 , u_counter|Mod1|auto_generated|divider|divider|StageOut[45]~94, digital_clock, 1
instance = comp, \u_counter|Mod1|auto_generated|divider|divider|StageOut[45]~134 , u_counter|Mod1|auto_generated|divider|divider|StageOut[45]~134, digital_clock, 1
instance = comp, \u_counter|Mod1|auto_generated|divider|divider|StageOut[44]~95 , u_counter|Mod1|auto_generated|divider|divider|StageOut[44]~95, digital_clock, 1
instance = comp, \u_counter|Mod1|auto_generated|divider|divider|StageOut[44]~96 , u_counter|Mod1|auto_generated|divider|divider|StageOut[44]~96, digital_clock, 1
instance = comp, \u_counter|Mod1|auto_generated|divider|divider|add_sub_5_result_int[0]~10 , u_counter|Mod1|auto_generated|divider|divider|add_sub_5_result_int[0]~10, digital_clock, 1
instance = comp, \u_counter|Mod1|auto_generated|divider|divider|StageOut[35]~135 , u_counter|Mod1|auto_generated|divider|divider|StageOut[35]~135, digital_clock, 1
instance = comp, \u_counter|Mod1|auto_generated|divider|divider|StageOut[43]~136 , u_counter|Mod1|auto_generated|divider|divider|StageOut[43]~136, digital_clock, 1
instance = comp, \u_counter|Mod1|auto_generated|divider|divider|StageOut[43]~137 , u_counter|Mod1|auto_generated|divider|divider|StageOut[43]~137, digital_clock, 1
instance = comp, \u_counter|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~0 , u_counter|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~0, digital_clock, 1
instance = comp, \u_counter|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~2 , u_counter|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~2, digital_clock, 1
instance = comp, \u_counter|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~4 , u_counter|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~4, digital_clock, 1
instance = comp, \u_counter|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~6 , u_counter|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~6, digital_clock, 1
instance = comp, \u_counter|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~9 , u_counter|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~9, digital_clock, 1
instance = comp, \u_counter|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~10 , u_counter|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~10, digital_clock, 1
instance = comp, \u_counter|Mod1|auto_generated|divider|divider|StageOut[54]~138 , u_counter|Mod1|auto_generated|divider|divider|StageOut[54]~138, digital_clock, 1
instance = comp, \u_counter|Mod1|auto_generated|divider|divider|StageOut[54]~97 , u_counter|Mod1|auto_generated|divider|divider|StageOut[54]~97, digital_clock, 1
instance = comp, \u_counter|Mod1|auto_generated|divider|divider|StageOut[53]~139 , u_counter|Mod1|auto_generated|divider|divider|StageOut[53]~139, digital_clock, 1
instance = comp, \u_counter|Mod1|auto_generated|divider|divider|StageOut[53]~98 , u_counter|Mod1|auto_generated|divider|divider|StageOut[53]~98, digital_clock, 1
instance = comp, \u_counter|Mod1|auto_generated|divider|divider|StageOut[52]~99 , u_counter|Mod1|auto_generated|divider|divider|StageOut[52]~99, digital_clock, 1
instance = comp, \u_counter|Mod1|auto_generated|divider|divider|StageOut[52]~140 , u_counter|Mod1|auto_generated|divider|divider|StageOut[52]~140, digital_clock, 1
instance = comp, \u_counter|Mod1|auto_generated|divider|divider|StageOut[51]~100 , u_counter|Mod1|auto_generated|divider|divider|StageOut[51]~100, digital_clock, 1
instance = comp, \u_counter|Mod1|auto_generated|divider|divider|StageOut[51]~101 , u_counter|Mod1|auto_generated|divider|divider|StageOut[51]~101, digital_clock, 1
instance = comp, \u_counter|Mod1|auto_generated|divider|divider|StageOut[42]~141 , u_counter|Mod1|auto_generated|divider|divider|StageOut[42]~141, digital_clock, 1
instance = comp, \u_counter|Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~12 , u_counter|Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~12, digital_clock, 1
instance = comp, \u_counter|Mod1|auto_generated|divider|divider|StageOut[50]~143 , u_counter|Mod1|auto_generated|divider|divider|StageOut[50]~143, digital_clock, 1
instance = comp, \u_counter|Mod1|auto_generated|divider|divider|StageOut[50]~142 , u_counter|Mod1|auto_generated|divider|divider|StageOut[50]~142, digital_clock, 1
instance = comp, \u_counter|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~0 , u_counter|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~0, digital_clock, 1
instance = comp, \u_counter|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~2 , u_counter|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~2, digital_clock, 1
instance = comp, \u_counter|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~4 , u_counter|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~4, digital_clock, 1
instance = comp, \u_counter|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~6 , u_counter|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~6, digital_clock, 1
instance = comp, \u_counter|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~9 , u_counter|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~9, digital_clock, 1
instance = comp, \u_counter|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~10 , u_counter|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~10, digital_clock, 1
instance = comp, \u_counter|Mod1|auto_generated|divider|divider|StageOut[61]~102 , u_counter|Mod1|auto_generated|divider|divider|StageOut[61]~102, digital_clock, 1
instance = comp, \u_counter|Mod1|auto_generated|divider|divider|StageOut[61]~144 , u_counter|Mod1|auto_generated|divider|divider|StageOut[61]~144, digital_clock, 1
instance = comp, \u_counter|Mod1|auto_generated|divider|divider|StageOut[60]~103 , u_counter|Mod1|auto_generated|divider|divider|StageOut[60]~103, digital_clock, 1
instance = comp, \u_counter|Mod1|auto_generated|divider|divider|StageOut[60]~145 , u_counter|Mod1|auto_generated|divider|divider|StageOut[60]~145, digital_clock, 1
instance = comp, \u_counter|Mod1|auto_generated|divider|divider|StageOut[59]~104 , u_counter|Mod1|auto_generated|divider|divider|StageOut[59]~104, digital_clock, 1
instance = comp, \u_counter|Mod1|auto_generated|divider|divider|StageOut[59]~146 , u_counter|Mod1|auto_generated|divider|divider|StageOut[59]~146, digital_clock, 1
instance = comp, \u_counter|Mod1|auto_generated|divider|divider|StageOut[58]~105 , u_counter|Mod1|auto_generated|divider|divider|StageOut[58]~105, digital_clock, 1
instance = comp, \u_counter|Mod1|auto_generated|divider|divider|StageOut[58]~106 , u_counter|Mod1|auto_generated|divider|divider|StageOut[58]~106, digital_clock, 1
instance = comp, \u_counter|Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~12 , u_counter|Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~12, digital_clock, 1
instance = comp, \u_counter|Mod1|auto_generated|divider|divider|StageOut[49]~147 , u_counter|Mod1|auto_generated|divider|divider|StageOut[49]~147, digital_clock, 1
instance = comp, \u_counter|Mod1|auto_generated|divider|divider|StageOut[57]~148 , u_counter|Mod1|auto_generated|divider|divider|StageOut[57]~148, digital_clock, 1
instance = comp, \u_counter|Mod1|auto_generated|divider|divider|StageOut[57]~149 , u_counter|Mod1|auto_generated|divider|divider|StageOut[57]~149, digital_clock, 1
instance = comp, \u_counter|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~0 , u_counter|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~0, digital_clock, 1
instance = comp, \u_counter|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~2 , u_counter|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~2, digital_clock, 1
instance = comp, \u_counter|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~4 , u_counter|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~4, digital_clock, 1
instance = comp, \u_counter|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~6 , u_counter|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~6, digital_clock, 1
instance = comp, \u_counter|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~9 , u_counter|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~9, digital_clock, 1
instance = comp, \u_counter|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~10 , u_counter|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~10, digital_clock, 1
instance = comp, \u_counter|Mod1|auto_generated|divider|divider|StageOut[67]~151 , u_counter|Mod1|auto_generated|divider|divider|StageOut[67]~151, digital_clock, 1
instance = comp, \u_counter|Mod1|auto_generated|divider|divider|StageOut[68]~150 , u_counter|Mod1|auto_generated|divider|divider|StageOut[68]~150, digital_clock, 1
instance = comp, \u_counter|Mod1|auto_generated|divider|divider|StageOut[68]~107 , u_counter|Mod1|auto_generated|divider|divider|StageOut[68]~107, digital_clock, 1
instance = comp, \u_counter|Mod1|auto_generated|divider|divider|StageOut[67]~108 , u_counter|Mod1|auto_generated|divider|divider|StageOut[67]~108, digital_clock, 1
instance = comp, \u_counter|Mod1|auto_generated|divider|divider|StageOut[66]~109 , u_counter|Mod1|auto_generated|divider|divider|StageOut[66]~109, digital_clock, 1
instance = comp, \u_counter|Mod1|auto_generated|divider|divider|StageOut[66]~152 , u_counter|Mod1|auto_generated|divider|divider|StageOut[66]~152, digital_clock, 1
instance = comp, \u_counter|Mod1|auto_generated|divider|divider|StageOut[65]~110 , u_counter|Mod1|auto_generated|divider|divider|StageOut[65]~110, digital_clock, 1
instance = comp, \u_counter|Mod1|auto_generated|divider|divider|StageOut[65]~111 , u_counter|Mod1|auto_generated|divider|divider|StageOut[65]~111, digital_clock, 1
instance = comp, \u_counter|Mod1|auto_generated|divider|divider|StageOut[56]~153 , u_counter|Mod1|auto_generated|divider|divider|StageOut[56]~153, digital_clock, 1
instance = comp, \u_counter|Mod1|auto_generated|divider|divider|add_sub_8_result_int[0]~12 , u_counter|Mod1|auto_generated|divider|divider|add_sub_8_result_int[0]~12, digital_clock, 1
instance = comp, \u_counter|Mod1|auto_generated|divider|divider|StageOut[64]~154 , u_counter|Mod1|auto_generated|divider|divider|StageOut[64]~154, digital_clock, 1
instance = comp, \u_counter|Mod1|auto_generated|divider|divider|StageOut[64]~155 , u_counter|Mod1|auto_generated|divider|divider|StageOut[64]~155, digital_clock, 1
instance = comp, \u_counter|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~0 , u_counter|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~0, digital_clock, 1
instance = comp, \u_counter|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~2 , u_counter|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~2, digital_clock, 1
instance = comp, \u_counter|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~4 , u_counter|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~4, digital_clock, 1
instance = comp, \u_counter|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~6 , u_counter|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~6, digital_clock, 1
instance = comp, \u_counter|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~9 , u_counter|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~9, digital_clock, 1
instance = comp, \u_counter|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~10 , u_counter|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~10, digital_clock, 1
instance = comp, \u_counter|Mod1|auto_generated|divider|divider|StageOut[75]~156 , u_counter|Mod1|auto_generated|divider|divider|StageOut[75]~156, digital_clock, 1
instance = comp, \u_counter|Mod1|auto_generated|divider|divider|StageOut[75]~112 , u_counter|Mod1|auto_generated|divider|divider|StageOut[75]~112, digital_clock, 1
instance = comp, \u_counter|Mod1|auto_generated|divider|divider|StageOut[74]~113 , u_counter|Mod1|auto_generated|divider|divider|StageOut[74]~113, digital_clock, 1
instance = comp, \u_counter|Mod1|auto_generated|divider|divider|StageOut[74]~157 , u_counter|Mod1|auto_generated|divider|divider|StageOut[74]~157, digital_clock, 1
instance = comp, \u_counter|Mod1|auto_generated|divider|divider|StageOut[73]~114 , u_counter|Mod1|auto_generated|divider|divider|StageOut[73]~114, digital_clock, 1
instance = comp, \u_counter|Mod1|auto_generated|divider|divider|StageOut[73]~158 , u_counter|Mod1|auto_generated|divider|divider|StageOut[73]~158, digital_clock, 1
instance = comp, \u_counter|Mod1|auto_generated|divider|divider|StageOut[72]~116 , u_counter|Mod1|auto_generated|divider|divider|StageOut[72]~116, digital_clock, 1
instance = comp, \u_counter|Mod1|auto_generated|divider|divider|StageOut[72]~115 , u_counter|Mod1|auto_generated|divider|divider|StageOut[72]~115, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|StageOut[196]~260 , u_counter|Mod0|auto_generated|divider|divider|StageOut[196]~260, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|StageOut[182]~262 , u_counter|Mod0|auto_generated|divider|divider|StageOut[182]~262, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|StageOut[182]~261 , u_counter|Mod0|auto_generated|divider|divider|StageOut[182]~261, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~22 , u_counter|Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~22, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|StageOut[196]~263 , u_counter|Mod0|auto_generated|divider|divider|StageOut[196]~263, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|add_sub_16_result_int[2]~22 , u_counter|Mod0|auto_generated|divider|divider|add_sub_16_result_int[2]~22, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|StageOut[210]~264 , u_counter|Mod0|auto_generated|divider|divider|StageOut[210]~264, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|StageOut[210]~316 , u_counter|Mod0|auto_generated|divider|divider|StageOut[210]~316, digital_clock, 1
instance = comp, \u_counter|Mod1|auto_generated|divider|divider|add_sub_9_result_int[0]~12 , u_counter|Mod1|auto_generated|divider|divider|add_sub_9_result_int[0]~12, digital_clock, 1
instance = comp, \u_counter|Mod1|auto_generated|divider|divider|StageOut[63]~159 , u_counter|Mod1|auto_generated|divider|divider|StageOut[63]~159, digital_clock, 1
instance = comp, \u_counter|Mod1|auto_generated|divider|divider|StageOut[71]~160 , u_counter|Mod1|auto_generated|divider|divider|StageOut[71]~160, digital_clock, 1
instance = comp, \u_counter|Mod1|auto_generated|divider|divider|StageOut[71]~161 , u_counter|Mod1|auto_generated|divider|divider|StageOut[71]~161, digital_clock, 1
instance = comp, \u_counter|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~0 , u_counter|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~0, digital_clock, 1
instance = comp, \u_counter|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~2 , u_counter|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~2, digital_clock, 1
instance = comp, \u_counter|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~4 , u_counter|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~4, digital_clock, 1
instance = comp, \u_counter|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~6 , u_counter|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~6, digital_clock, 1
instance = comp, \u_counter|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~9 , u_counter|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~9, digital_clock, 1
instance = comp, \u_counter|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~10 , u_counter|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~10, digital_clock, 1
instance = comp, \u_counter|Mod1|auto_generated|divider|divider|StageOut[82]~162 , u_counter|Mod1|auto_generated|divider|divider|StageOut[82]~162, digital_clock, 1
instance = comp, \u_counter|Mod1|auto_generated|divider|divider|StageOut[82]~117 , u_counter|Mod1|auto_generated|divider|divider|StageOut[82]~117, digital_clock, 1
instance = comp, \u_counter|Mod1|auto_generated|divider|divider|StageOut[81]~163 , u_counter|Mod1|auto_generated|divider|divider|StageOut[81]~163, digital_clock, 1
instance = comp, \u_counter|Mod1|auto_generated|divider|divider|StageOut[81]~118 , u_counter|Mod1|auto_generated|divider|divider|StageOut[81]~118, digital_clock, 1
instance = comp, \u_counter|Mod1|auto_generated|divider|divider|StageOut[80]~164 , u_counter|Mod1|auto_generated|divider|divider|StageOut[80]~164, digital_clock, 1
instance = comp, \u_counter|Mod1|auto_generated|divider|divider|StageOut[80]~119 , u_counter|Mod1|auto_generated|divider|divider|StageOut[80]~119, digital_clock, 1
instance = comp, \u_seg_driver|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0 , u_seg_driver|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0, digital_clock, 1
instance = comp, \u_seg_driver|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2 , u_seg_driver|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2, digital_clock, 1
instance = comp, \u_seg_driver|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4 , u_seg_driver|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4, digital_clock, 1
instance = comp, \u_seg_driver|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6 , u_seg_driver|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6, digital_clock, 1
instance = comp, \u_seg_driver|Mod0|auto_generated|divider|divider|StageOut[18]~28 , u_seg_driver|Mod0|auto_generated|divider|divider|StageOut[18]~28, digital_clock, 1
instance = comp, \u_seg_driver|Mod0|auto_generated|divider|divider|StageOut[18]~18 , u_seg_driver|Mod0|auto_generated|divider|divider|StageOut[18]~18, digital_clock, 1
instance = comp, \u_seg_driver|Mod0|auto_generated|divider|divider|StageOut[17]~19 , u_seg_driver|Mod0|auto_generated|divider|divider|StageOut[17]~19, digital_clock, 1
instance = comp, \u_seg_driver|Mod0|auto_generated|divider|divider|StageOut[17]~29 , u_seg_driver|Mod0|auto_generated|divider|divider|StageOut[17]~29, digital_clock, 1
instance = comp, \u_seg_driver|Mod0|auto_generated|divider|divider|StageOut[16]~20 , u_seg_driver|Mod0|auto_generated|divider|divider|StageOut[16]~20, digital_clock, 1
instance = comp, \u_seg_driver|Mod0|auto_generated|divider|divider|StageOut[16]~30 , u_seg_driver|Mod0|auto_generated|divider|divider|StageOut[16]~30, digital_clock, 1
instance = comp, \u_counter|Mod1|auto_generated|divider|divider|StageOut[79]~121 , u_counter|Mod1|auto_generated|divider|divider|StageOut[79]~121, digital_clock, 1
instance = comp, \u_seg_driver|Mod0|auto_generated|divider|divider|StageOut[15]~31 , u_seg_driver|Mod0|auto_generated|divider|divider|StageOut[15]~31, digital_clock, 1
instance = comp, \u_seg_driver|Mod0|auto_generated|divider|divider|StageOut[15]~32 , u_seg_driver|Mod0|auto_generated|divider|divider|StageOut[15]~32, digital_clock, 1
instance = comp, \u_seg_driver|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0 , u_seg_driver|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0, digital_clock, 1
instance = comp, \u_seg_driver|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2 , u_seg_driver|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2, digital_clock, 1
instance = comp, \u_seg_driver|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4 , u_seg_driver|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4, digital_clock, 1
instance = comp, \u_seg_driver|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7 , u_seg_driver|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7, digital_clock, 1
instance = comp, \u_seg_driver|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8 , u_seg_driver|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8, digital_clock, 1
instance = comp, \u_seg_driver|Mod0|auto_generated|divider|divider|StageOut[22]~22 , u_seg_driver|Mod0|auto_generated|divider|divider|StageOut[22]~22, digital_clock, 1
instance = comp, \u_seg_driver|Mod0|auto_generated|divider|divider|StageOut[22]~34 , u_seg_driver|Mod0|auto_generated|divider|divider|StageOut[22]~34, digital_clock, 1
instance = comp, \u_seg_driver|Mod0|auto_generated|divider|divider|StageOut[23]~33 , u_seg_driver|Mod0|auto_generated|divider|divider|StageOut[23]~33, digital_clock, 1
instance = comp, \u_seg_driver|Mod0|auto_generated|divider|divider|StageOut[23]~21 , u_seg_driver|Mod0|auto_generated|divider|divider|StageOut[23]~21, digital_clock, 1
instance = comp, \u_seg_driver|Mod0|auto_generated|divider|divider|StageOut[21]~23 , u_seg_driver|Mod0|auto_generated|divider|divider|StageOut[21]~23, digital_clock, 1
instance = comp, \u_seg_driver|Mod0|auto_generated|divider|divider|StageOut[21]~24 , u_seg_driver|Mod0|auto_generated|divider|divider|StageOut[21]~24, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|StageOut[209]~265 , u_counter|Mod0|auto_generated|divider|divider|StageOut[209]~265, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|StageOut[195]~267 , u_counter|Mod0|auto_generated|divider|divider|StageOut[195]~267, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|StageOut[195]~266 , u_counter|Mod0|auto_generated|divider|divider|StageOut[195]~266, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|add_sub_16_result_int[1]~24 , u_counter|Mod0|auto_generated|divider|divider|add_sub_16_result_int[1]~24, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|StageOut[209]~268 , u_counter|Mod0|auto_generated|divider|divider|StageOut[209]~268, digital_clock, 1
instance = comp, \u_counter|Mod1|auto_generated|divider|divider|add_sub_10_result_int[0]~12 , u_counter|Mod1|auto_generated|divider|divider|add_sub_10_result_int[0]~12, digital_clock, 1
instance = comp, \u_counter|Mod1|auto_generated|divider|divider|StageOut[70]~122 , u_counter|Mod1|auto_generated|divider|divider|StageOut[70]~122, digital_clock, 1
instance = comp, \u_counter|Mod1|auto_generated|divider|divider|StageOut[70]~166 , u_counter|Mod1|auto_generated|divider|divider|StageOut[70]~166, digital_clock, 1
instance = comp, \u_counter|Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~12 , u_counter|Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~12, digital_clock, 1
instance = comp, \u_counter|Mod1|auto_generated|divider|divider|StageOut[78]~165 , u_counter|Mod1|auto_generated|divider|divider|StageOut[78]~165, digital_clock, 1
instance = comp, \u_seg_driver|Mod0|auto_generated|divider|divider|StageOut[20]~36 , u_seg_driver|Mod0|auto_generated|divider|divider|StageOut[20]~36, digital_clock, 1
instance = comp, \u_seg_driver|Mod0|auto_generated|divider|divider|StageOut[20]~35 , u_seg_driver|Mod0|auto_generated|divider|divider|StageOut[20]~35, digital_clock, 1
instance = comp, \u_seg_driver|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~2 , u_seg_driver|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~2, digital_clock, 1
instance = comp, \u_seg_driver|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~4 , u_seg_driver|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~4, digital_clock, 1
instance = comp, \u_seg_driver|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~6 , u_seg_driver|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~6, digital_clock, 1
instance = comp, \u_seg_driver|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~9 , u_seg_driver|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~9, digital_clock, 1
instance = comp, \u_seg_driver|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~10 , u_seg_driver|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~10, digital_clock, 1
instance = comp, \u_seg_driver|Mod0|auto_generated|divider|divider|StageOut[28]~27 , u_seg_driver|Mod0|auto_generated|divider|divider|StageOut[28]~27, digital_clock, 1
instance = comp, \u_seg_driver|Selector0~6 , u_seg_driver|Selector0~6, digital_clock, 1
instance = comp, \u_seg_driver|Selector2~3 , u_seg_driver|Selector2~3, digital_clock, 1
instance = comp, \u_seg_driver|Selector2~4 , u_seg_driver|Selector2~4, digital_clock, 1
instance = comp, \u_seg_driver|Selector2~5 , u_seg_driver|Selector2~5, digital_clock, 1
instance = comp, \u_seg_driver|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0 , u_seg_driver|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0, digital_clock, 1
instance = comp, \u_seg_driver|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2 , u_seg_driver|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2, digital_clock, 1
instance = comp, \u_seg_driver|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4 , u_seg_driver|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4, digital_clock, 1
instance = comp, \u_seg_driver|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6 , u_seg_driver|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6, digital_clock, 1
instance = comp, \u_seg_driver|Div0|auto_generated|divider|divider|StageOut[18]~16 , u_seg_driver|Div0|auto_generated|divider|divider|StageOut[18]~16, digital_clock, 1
instance = comp, \u_seg_driver|Div0|auto_generated|divider|divider|StageOut[18]~24 , u_seg_driver|Div0|auto_generated|divider|divider|StageOut[18]~24, digital_clock, 1
instance = comp, \u_seg_driver|Div0|auto_generated|divider|divider|StageOut[17]~25 , u_seg_driver|Div0|auto_generated|divider|divider|StageOut[17]~25, digital_clock, 1
instance = comp, \u_seg_driver|Div0|auto_generated|divider|divider|StageOut[17]~17 , u_seg_driver|Div0|auto_generated|divider|divider|StageOut[17]~17, digital_clock, 1
instance = comp, \u_seg_driver|Div0|auto_generated|divider|divider|StageOut[16]~26 , u_seg_driver|Div0|auto_generated|divider|divider|StageOut[16]~26, digital_clock, 1
instance = comp, \u_seg_driver|Div0|auto_generated|divider|divider|StageOut[16]~18 , u_seg_driver|Div0|auto_generated|divider|divider|StageOut[16]~18, digital_clock, 1
instance = comp, \u_seg_driver|Div0|auto_generated|divider|divider|StageOut[15]~27 , u_seg_driver|Div0|auto_generated|divider|divider|StageOut[15]~27, digital_clock, 1
instance = comp, \u_counter|Mod1|auto_generated|divider|divider|StageOut[79]~120 , u_counter|Mod1|auto_generated|divider|divider|StageOut[79]~120, digital_clock, 1
instance = comp, \u_seg_driver|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~8 , u_seg_driver|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~8, digital_clock, 1
instance = comp, \u_seg_driver|Div0|auto_generated|divider|divider|StageOut[15]~19 , u_seg_driver|Div0|auto_generated|divider|divider|StageOut[15]~19, digital_clock, 1
instance = comp, \u_seg_driver|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0 , u_seg_driver|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0, digital_clock, 1
instance = comp, \u_seg_driver|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2 , u_seg_driver|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2, digital_clock, 1
instance = comp, \u_seg_driver|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4 , u_seg_driver|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4, digital_clock, 1
instance = comp, \u_seg_driver|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7 , u_seg_driver|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7, digital_clock, 1
instance = comp, \u_seg_driver|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8 , u_seg_driver|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8, digital_clock, 1
instance = comp, \u_seg_driver|Selector2~0 , u_seg_driver|Selector2~0, digital_clock, 1
instance = comp, \u_counter|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~0 , u_counter|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~0, digital_clock, 1
instance = comp, \u_counter|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~2 , u_counter|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~2, digital_clock, 1
instance = comp, \u_counter|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~4 , u_counter|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~4, digital_clock, 1
instance = comp, \u_counter|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~6 , u_counter|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~6, digital_clock, 1
instance = comp, \u_counter|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~8 , u_counter|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~8, digital_clock, 1
instance = comp, \u_counter|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~10 , u_counter|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~10, digital_clock, 1
instance = comp, \u_counter|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~12 , u_counter|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~12, digital_clock, 1
instance = comp, \u_counter|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~14 , u_counter|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~14, digital_clock, 1
instance = comp, \u_counter|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~16 , u_counter|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~16, digital_clock, 1
instance = comp, \u_counter|Div0|auto_generated|divider|divider|StageOut[154]~145 , u_counter|Div0|auto_generated|divider|divider|StageOut[154]~145, digital_clock, 1
instance = comp, \u_counter|Div0|auto_generated|divider|divider|StageOut[154]~144 , u_counter|Div0|auto_generated|divider|divider|StageOut[154]~144, digital_clock, 1
instance = comp, \u_counter|Div0|auto_generated|divider|divider|StageOut[153]~147 , u_counter|Div0|auto_generated|divider|divider|StageOut[153]~147, digital_clock, 1
instance = comp, \u_counter|Div0|auto_generated|divider|divider|StageOut[153]~146 , u_counter|Div0|auto_generated|divider|divider|StageOut[153]~146, digital_clock, 1
instance = comp, \u_counter|Div0|auto_generated|divider|divider|StageOut[152]~149 , u_counter|Div0|auto_generated|divider|divider|StageOut[152]~149, digital_clock, 1
instance = comp, \u_counter|Div0|auto_generated|divider|divider|StageOut[152]~148 , u_counter|Div0|auto_generated|divider|divider|StageOut[152]~148, digital_clock, 1
instance = comp, \u_counter|Div0|auto_generated|divider|divider|StageOut[151]~150 , u_counter|Div0|auto_generated|divider|divider|StageOut[151]~150, digital_clock, 1
instance = comp, \u_counter|Div0|auto_generated|divider|divider|StageOut[151]~151 , u_counter|Div0|auto_generated|divider|divider|StageOut[151]~151, digital_clock, 1
instance = comp, \u_counter|Div0|auto_generated|divider|divider|StageOut[150]~152 , u_counter|Div0|auto_generated|divider|divider|StageOut[150]~152, digital_clock, 1
instance = comp, \u_counter|Div0|auto_generated|divider|divider|StageOut[150]~153 , u_counter|Div0|auto_generated|divider|divider|StageOut[150]~153, digital_clock, 1
instance = comp, \u_counter|Div0|auto_generated|divider|divider|StageOut[149]~154 , u_counter|Div0|auto_generated|divider|divider|StageOut[149]~154, digital_clock, 1
instance = comp, \u_counter|Div0|auto_generated|divider|divider|StageOut[149]~155 , u_counter|Div0|auto_generated|divider|divider|StageOut[149]~155, digital_clock, 1
instance = comp, \u_counter|Div0|auto_generated|divider|divider|StageOut[148]~157 , u_counter|Div0|auto_generated|divider|divider|StageOut[148]~157, digital_clock, 1
instance = comp, \u_counter|Div0|auto_generated|divider|divider|StageOut[148]~156 , u_counter|Div0|auto_generated|divider|divider|StageOut[148]~156, digital_clock, 1
instance = comp, \u_counter|Div0|auto_generated|divider|divider|StageOut[147]~159 , u_counter|Div0|auto_generated|divider|divider|StageOut[147]~159, digital_clock, 1
instance = comp, \u_counter|Div0|auto_generated|divider|divider|StageOut[147]~158 , u_counter|Div0|auto_generated|divider|divider|StageOut[147]~158, digital_clock, 1
instance = comp, \u_counter|Div0|auto_generated|divider|divider|StageOut[146]~161 , u_counter|Div0|auto_generated|divider|divider|StageOut[146]~161, digital_clock, 1
instance = comp, \u_counter|Div0|auto_generated|divider|divider|StageOut[146]~160 , u_counter|Div0|auto_generated|divider|divider|StageOut[146]~160, digital_clock, 1
instance = comp, \u_counter|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~0 , u_counter|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~0, digital_clock, 1
instance = comp, \u_counter|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~2 , u_counter|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~2, digital_clock, 1
instance = comp, \u_counter|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~4 , u_counter|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~4, digital_clock, 1
instance = comp, \u_counter|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~6 , u_counter|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~6, digital_clock, 1
instance = comp, \u_counter|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~8 , u_counter|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~8, digital_clock, 1
instance = comp, \u_counter|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~10 , u_counter|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~10, digital_clock, 1
instance = comp, \u_counter|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~12 , u_counter|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~12, digital_clock, 1
instance = comp, \u_counter|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~14 , u_counter|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~14, digital_clock, 1
instance = comp, \u_counter|Div0|auto_generated|divider|divider|add_sub_12_result_int[12]~17 , u_counter|Div0|auto_generated|divider|divider|add_sub_12_result_int[12]~17, digital_clock, 1
instance = comp, \u_counter|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~18 , u_counter|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~18, digital_clock, 1
instance = comp, \u_counter|Div0|auto_generated|divider|divider|StageOut[167]~240 , u_counter|Div0|auto_generated|divider|divider|StageOut[167]~240, digital_clock, 1
instance = comp, \u_counter|Div0|auto_generated|divider|divider|StageOut[167]~162 , u_counter|Div0|auto_generated|divider|divider|StageOut[167]~162, digital_clock, 1
instance = comp, \u_counter|Div0|auto_generated|divider|divider|StageOut[166]~163 , u_counter|Div0|auto_generated|divider|divider|StageOut[166]~163, digital_clock, 1
instance = comp, \u_counter|Div0|auto_generated|divider|divider|StageOut[166]~241 , u_counter|Div0|auto_generated|divider|divider|StageOut[166]~241, digital_clock, 1
instance = comp, \u_counter|Div0|auto_generated|divider|divider|StageOut[165]~164 , u_counter|Div0|auto_generated|divider|divider|StageOut[165]~164, digital_clock, 1
instance = comp, \u_counter|Div0|auto_generated|divider|divider|StageOut[165]~242 , u_counter|Div0|auto_generated|divider|divider|StageOut[165]~242, digital_clock, 1
instance = comp, \u_counter|Div0|auto_generated|divider|divider|StageOut[164]~165 , u_counter|Div0|auto_generated|divider|divider|StageOut[164]~165, digital_clock, 1
instance = comp, \u_counter|Div0|auto_generated|divider|divider|StageOut[164]~243 , u_counter|Div0|auto_generated|divider|divider|StageOut[164]~243, digital_clock, 1
instance = comp, \u_counter|Div0|auto_generated|divider|divider|StageOut[163]~166 , u_counter|Div0|auto_generated|divider|divider|StageOut[163]~166, digital_clock, 1
instance = comp, \u_counter|Div0|auto_generated|divider|divider|StageOut[163]~244 , u_counter|Div0|auto_generated|divider|divider|StageOut[163]~244, digital_clock, 1
instance = comp, \u_counter|Div0|auto_generated|divider|divider|StageOut[162]~245 , u_counter|Div0|auto_generated|divider|divider|StageOut[162]~245, digital_clock, 1
instance = comp, \u_counter|Div0|auto_generated|divider|divider|StageOut[162]~167 , u_counter|Div0|auto_generated|divider|divider|StageOut[162]~167, digital_clock, 1
instance = comp, \u_counter|Div0|auto_generated|divider|divider|StageOut[161]~246 , u_counter|Div0|auto_generated|divider|divider|StageOut[161]~246, digital_clock, 1
instance = comp, \u_counter|Div0|auto_generated|divider|divider|StageOut[161]~168 , u_counter|Div0|auto_generated|divider|divider|StageOut[161]~168, digital_clock, 1
instance = comp, \u_counter|Div0|auto_generated|divider|divider|StageOut[160]~169 , u_counter|Div0|auto_generated|divider|divider|StageOut[160]~169, digital_clock, 1
instance = comp, \u_counter|Div0|auto_generated|divider|divider|StageOut[160]~170 , u_counter|Div0|auto_generated|divider|divider|StageOut[160]~170, digital_clock, 1
instance = comp, \u_counter|Div0|auto_generated|divider|divider|StageOut[145]~173 , u_counter|Div0|auto_generated|divider|divider|StageOut[145]~173, digital_clock, 1
instance = comp, \u_counter|Div0|auto_generated|divider|divider|StageOut[145]~172 , u_counter|Div0|auto_generated|divider|divider|StageOut[145]~172, digital_clock, 1
instance = comp, \u_counter|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~20 , u_counter|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~20, digital_clock, 1
instance = comp, \u_counter|Div0|auto_generated|divider|divider|StageOut[159]~174 , u_counter|Div0|auto_generated|divider|divider|StageOut[159]~174, digital_clock, 1
instance = comp, \u_counter|Div0|auto_generated|divider|divider|StageOut[159]~171 , u_counter|Div0|auto_generated|divider|divider|StageOut[159]~171, digital_clock, 1
instance = comp, \u_counter|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~0 , u_counter|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~0, digital_clock, 1
instance = comp, \u_counter|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~2 , u_counter|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~2, digital_clock, 1
instance = comp, \u_counter|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~4 , u_counter|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~4, digital_clock, 1
instance = comp, \u_counter|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~6 , u_counter|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~6, digital_clock, 1
instance = comp, \u_counter|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~8 , u_counter|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~8, digital_clock, 1
instance = comp, \u_counter|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~10 , u_counter|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~10, digital_clock, 1
instance = comp, \u_counter|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~12 , u_counter|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~12, digital_clock, 1
instance = comp, \u_counter|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~14 , u_counter|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~14, digital_clock, 1
instance = comp, \u_counter|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~17 , u_counter|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~17, digital_clock, 1
instance = comp, \u_counter|Div0|auto_generated|divider|divider|add_sub_13_result_int[13]~18 , u_counter|Div0|auto_generated|divider|divider|add_sub_13_result_int[13]~18, digital_clock, 1
instance = comp, \u_counter|Div0|auto_generated|divider|divider|StageOut[180]~175 , u_counter|Div0|auto_generated|divider|divider|StageOut[180]~175, digital_clock, 1
instance = comp, \u_counter|Div0|auto_generated|divider|divider|StageOut[180]~216 , u_counter|Div0|auto_generated|divider|divider|StageOut[180]~216, digital_clock, 1
instance = comp, \u_counter|Div0|auto_generated|divider|divider|StageOut[179]~176 , u_counter|Div0|auto_generated|divider|divider|StageOut[179]~176, digital_clock, 1
instance = comp, \u_counter|Div0|auto_generated|divider|divider|StageOut[179]~217 , u_counter|Div0|auto_generated|divider|divider|StageOut[179]~217, digital_clock, 1
instance = comp, \u_counter|Div0|auto_generated|divider|divider|StageOut[178]~218 , u_counter|Div0|auto_generated|divider|divider|StageOut[178]~218, digital_clock, 1
instance = comp, \u_counter|Div0|auto_generated|divider|divider|StageOut[178]~177 , u_counter|Div0|auto_generated|divider|divider|StageOut[178]~177, digital_clock, 1
instance = comp, \u_counter|Div0|auto_generated|divider|divider|StageOut[177]~178 , u_counter|Div0|auto_generated|divider|divider|StageOut[177]~178, digital_clock, 1
instance = comp, \u_counter|Div0|auto_generated|divider|divider|StageOut[177]~219 , u_counter|Div0|auto_generated|divider|divider|StageOut[177]~219, digital_clock, 1
instance = comp, \u_counter|Div0|auto_generated|divider|divider|StageOut[176]~220 , u_counter|Div0|auto_generated|divider|divider|StageOut[176]~220, digital_clock, 1
instance = comp, \u_counter|Div0|auto_generated|divider|divider|StageOut[176]~179 , u_counter|Div0|auto_generated|divider|divider|StageOut[176]~179, digital_clock, 1
instance = comp, \u_counter|Div0|auto_generated|divider|divider|StageOut[175]~180 , u_counter|Div0|auto_generated|divider|divider|StageOut[175]~180, digital_clock, 1
instance = comp, \u_counter|Div0|auto_generated|divider|divider|StageOut[175]~221 , u_counter|Div0|auto_generated|divider|divider|StageOut[175]~221, digital_clock, 1
instance = comp, \u_counter|Div0|auto_generated|divider|divider|StageOut[174]~181 , u_counter|Div0|auto_generated|divider|divider|StageOut[174]~181, digital_clock, 1
instance = comp, \u_counter|Div0|auto_generated|divider|divider|StageOut[174]~247 , u_counter|Div0|auto_generated|divider|divider|StageOut[174]~247, digital_clock, 1
instance = comp, \u_counter|Div0|auto_generated|divider|divider|StageOut[173]~182 , u_counter|Div0|auto_generated|divider|divider|StageOut[173]~182, digital_clock, 1
instance = comp, \u_counter|Div0|auto_generated|divider|divider|StageOut[173]~248 , u_counter|Div0|auto_generated|divider|divider|StageOut[173]~248, digital_clock, 1
instance = comp, \u_counter|Div0|auto_generated|divider|divider|StageOut[158]~183 , u_counter|Div0|auto_generated|divider|divider|StageOut[158]~183, digital_clock, 1
instance = comp, \u_counter|Div0|auto_generated|divider|divider|StageOut[144]~184 , u_counter|Div0|auto_generated|divider|divider|StageOut[144]~184, digital_clock, 1
instance = comp, \u_counter|Div0|auto_generated|divider|divider|StageOut[144]~185 , u_counter|Div0|auto_generated|divider|divider|StageOut[144]~185, digital_clock, 1
instance = comp, \u_counter|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~22 , u_counter|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~22, digital_clock, 1
instance = comp, \u_counter|Div0|auto_generated|divider|divider|StageOut[158]~186 , u_counter|Div0|auto_generated|divider|divider|StageOut[158]~186, digital_clock, 1
instance = comp, \u_counter|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~20 , u_counter|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~20, digital_clock, 1
instance = comp, \u_counter|Div0|auto_generated|divider|divider|StageOut[172]~187 , u_counter|Div0|auto_generated|divider|divider|StageOut[172]~187, digital_clock, 1
instance = comp, \u_counter|Div0|auto_generated|divider|divider|StageOut[172]~249 , u_counter|Div0|auto_generated|divider|divider|StageOut[172]~249, digital_clock, 1
instance = comp, \u_counter|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~0 , u_counter|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~0, digital_clock, 1
instance = comp, \u_counter|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~2 , u_counter|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~2, digital_clock, 1
instance = comp, \u_counter|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~4 , u_counter|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~4, digital_clock, 1
instance = comp, \u_counter|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~6 , u_counter|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~6, digital_clock, 1
instance = comp, \u_counter|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~8 , u_counter|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~8, digital_clock, 1
instance = comp, \u_counter|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~10 , u_counter|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~10, digital_clock, 1
instance = comp, \u_counter|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~12 , u_counter|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~12, digital_clock, 1
instance = comp, \u_counter|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~14 , u_counter|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~14, digital_clock, 1
instance = comp, \u_counter|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~17 , u_counter|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~17, digital_clock, 1
instance = comp, \u_counter|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~18 , u_counter|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~18, digital_clock, 1
instance = comp, \u_seg_driver|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~1 , u_seg_driver|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~1, digital_clock, 1
instance = comp, \u_seg_driver|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~2 , u_seg_driver|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~2, digital_clock, 1
instance = comp, \u_seg_driver|Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~4 , u_seg_driver|Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~4, digital_clock, 1
instance = comp, \u_seg_driver|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6 , u_seg_driver|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6, digital_clock, 1
instance = comp, \u_counter|Div0|auto_generated|divider|divider|StageOut[193]~188 , u_counter|Div0|auto_generated|divider|divider|StageOut[193]~188, digital_clock, 1
instance = comp, \u_counter|Div0|auto_generated|divider|divider|StageOut[193]~222 , u_counter|Div0|auto_generated|divider|divider|StageOut[193]~222, digital_clock, 1
instance = comp, \u_counter|Div0|auto_generated|divider|divider|StageOut[192]~223 , u_counter|Div0|auto_generated|divider|divider|StageOut[192]~223, digital_clock, 1
instance = comp, \u_counter|Div0|auto_generated|divider|divider|StageOut[192]~189 , u_counter|Div0|auto_generated|divider|divider|StageOut[192]~189, digital_clock, 1
instance = comp, \u_counter|Div0|auto_generated|divider|divider|StageOut[191]~224 , u_counter|Div0|auto_generated|divider|divider|StageOut[191]~224, digital_clock, 1
instance = comp, \u_counter|Div0|auto_generated|divider|divider|StageOut[191]~190 , u_counter|Div0|auto_generated|divider|divider|StageOut[191]~190, digital_clock, 1
instance = comp, \u_counter|Div0|auto_generated|divider|divider|StageOut[190]~191 , u_counter|Div0|auto_generated|divider|divider|StageOut[190]~191, digital_clock, 1
instance = comp, \u_counter|Div0|auto_generated|divider|divider|StageOut[190]~225 , u_counter|Div0|auto_generated|divider|divider|StageOut[190]~225, digital_clock, 1
instance = comp, \u_counter|Div0|auto_generated|divider|divider|StageOut[189]~226 , u_counter|Div0|auto_generated|divider|divider|StageOut[189]~226, digital_clock, 1
instance = comp, \u_counter|Div0|auto_generated|divider|divider|StageOut[189]~192 , u_counter|Div0|auto_generated|divider|divider|StageOut[189]~192, digital_clock, 1
instance = comp, \u_counter|Div0|auto_generated|divider|divider|StageOut[188]~193 , u_counter|Div0|auto_generated|divider|divider|StageOut[188]~193, digital_clock, 1
instance = comp, \u_counter|Div0|auto_generated|divider|divider|StageOut[188]~227 , u_counter|Div0|auto_generated|divider|divider|StageOut[188]~227, digital_clock, 1
instance = comp, \u_counter|Div0|auto_generated|divider|divider|StageOut[187]~228 , u_counter|Div0|auto_generated|divider|divider|StageOut[187]~228, digital_clock, 1
instance = comp, \u_counter|Div0|auto_generated|divider|divider|StageOut[187]~194 , u_counter|Div0|auto_generated|divider|divider|StageOut[187]~194, digital_clock, 1
instance = comp, \u_counter|Div0|auto_generated|divider|divider|StageOut[186]~195 , u_counter|Div0|auto_generated|divider|divider|StageOut[186]~195, digital_clock, 1
instance = comp, \u_counter|Div0|auto_generated|divider|divider|StageOut[186]~229 , u_counter|Div0|auto_generated|divider|divider|StageOut[186]~229, digital_clock, 1
instance = comp, \u_counter|Div0|auto_generated|divider|divider|StageOut[157]~196 , u_counter|Div0|auto_generated|divider|divider|StageOut[157]~196, digital_clock, 1
instance = comp, \u_counter|Div0|auto_generated|divider|divider|StageOut[143]~197 , u_counter|Div0|auto_generated|divider|divider|StageOut[143]~197, digital_clock, 1
instance = comp, \u_counter|Div0|auto_generated|divider|divider|StageOut[143]~198 , u_counter|Div0|auto_generated|divider|divider|StageOut[143]~198, digital_clock, 1
instance = comp, \u_counter|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~24 , u_counter|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~24, digital_clock, 1
instance = comp, \u_counter|Div0|auto_generated|divider|divider|StageOut[157]~199 , u_counter|Div0|auto_generated|divider|divider|StageOut[157]~199, digital_clock, 1
instance = comp, \u_counter|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~22 , u_counter|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~22, digital_clock, 1
instance = comp, \u_counter|Div0|auto_generated|divider|divider|StageOut[171]~250 , u_counter|Div0|auto_generated|divider|divider|StageOut[171]~250, digital_clock, 1
instance = comp, \u_counter|Div0|auto_generated|divider|divider|StageOut[185]~230 , u_counter|Div0|auto_generated|divider|divider|StageOut[185]~230, digital_clock, 1
instance = comp, \u_counter|Div0|auto_generated|divider|divider|StageOut[171]~200 , u_counter|Div0|auto_generated|divider|divider|StageOut[171]~200, digital_clock, 1
instance = comp, \u_counter|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~20 , u_counter|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~20, digital_clock, 1
instance = comp, \u_counter|Div0|auto_generated|divider|divider|StageOut[185]~201 , u_counter|Div0|auto_generated|divider|divider|StageOut[185]~201, digital_clock, 1
instance = comp, \u_counter|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~0 , u_counter|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~0, digital_clock, 1
instance = comp, \u_counter|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~2 , u_counter|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~2, digital_clock, 1
instance = comp, \u_counter|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~4 , u_counter|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~4, digital_clock, 1
instance = comp, \u_counter|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~6 , u_counter|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~6, digital_clock, 1
instance = comp, \u_counter|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~8 , u_counter|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~8, digital_clock, 1
instance = comp, \u_counter|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~10 , u_counter|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~10, digital_clock, 1
instance = comp, \u_counter|Div0|auto_generated|divider|divider|add_sub_15_result_int[10]~12 , u_counter|Div0|auto_generated|divider|divider|add_sub_15_result_int[10]~12, digital_clock, 1
instance = comp, \u_counter|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~14 , u_counter|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~14, digital_clock, 1
instance = comp, \u_counter|Div0|auto_generated|divider|divider|add_sub_15_result_int[12]~17 , u_counter|Div0|auto_generated|divider|divider|add_sub_15_result_int[12]~17, digital_clock, 1
instance = comp, \u_counter|Div0|auto_generated|divider|divider|add_sub_15_result_int[13]~18 , u_counter|Div0|auto_generated|divider|divider|add_sub_15_result_int[13]~18, digital_clock, 1
instance = comp, \u_seg_driver|Mod2|auto_generated|divider|divider|add_sub_3_result_int[0]~8 , u_seg_driver|Mod2|auto_generated|divider|divider|add_sub_3_result_int[0]~8, digital_clock, 1
instance = comp, \u_seg_driver|Mod2|auto_generated|divider|divider|StageOut[15]~7 , u_seg_driver|Mod2|auto_generated|divider|divider|StageOut[15]~7, digital_clock, 1
instance = comp, \u_seg_driver|Mod2|auto_generated|divider|divider|StageOut[15]~6 , u_seg_driver|Mod2|auto_generated|divider|divider|StageOut[15]~6, digital_clock, 1
instance = comp, \u_seg_driver|Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~2 , u_seg_driver|Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~2, digital_clock, 1
instance = comp, \u_seg_driver|Mod2|auto_generated|divider|divider|StageOut[18]~0 , u_seg_driver|Mod2|auto_generated|divider|divider|StageOut[18]~0, digital_clock, 1
instance = comp, \u_seg_driver|Mod2|auto_generated|divider|divider|StageOut[18]~1 , u_seg_driver|Mod2|auto_generated|divider|divider|StageOut[18]~1, digital_clock, 1
instance = comp, \u_seg_driver|Mod2|auto_generated|divider|divider|StageOut[17]~2 , u_seg_driver|Mod2|auto_generated|divider|divider|StageOut[17]~2, digital_clock, 1
instance = comp, \u_seg_driver|Mod2|auto_generated|divider|divider|StageOut[17]~3 , u_seg_driver|Mod2|auto_generated|divider|divider|StageOut[17]~3, digital_clock, 1
instance = comp, \u_seg_driver|Mod2|auto_generated|divider|divider|StageOut[16]~4 , u_seg_driver|Mod2|auto_generated|divider|divider|StageOut[16]~4, digital_clock, 1
instance = comp, \u_seg_driver|Mod2|auto_generated|divider|divider|StageOut[16]~5 , u_seg_driver|Mod2|auto_generated|divider|divider|StageOut[16]~5, digital_clock, 1
instance = comp, \u_seg_driver|Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~5 , u_seg_driver|Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~5, digital_clock, 1
instance = comp, \u_seg_driver|Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~7 , u_seg_driver|Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~7, digital_clock, 1
instance = comp, \u_seg_driver|Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~9 , u_seg_driver|Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~9, digital_clock, 1
instance = comp, \u_seg_driver|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~10 , u_seg_driver|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~10, digital_clock, 1
instance = comp, \u_seg_driver|Mod2|auto_generated|divider|divider|StageOut[21]~9 , u_seg_driver|Mod2|auto_generated|divider|divider|StageOut[21]~9, digital_clock, 1
instance = comp, \u_seg_driver|Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~1 , u_seg_driver|Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~1, digital_clock, 1
instance = comp, \u_seg_driver|Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~2 , u_seg_driver|Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~2, digital_clock, 1
instance = comp, \u_seg_driver|Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~4 , u_seg_driver|Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~4, digital_clock, 1
instance = comp, \u_seg_driver|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6 , u_seg_driver|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6, digital_clock, 1
instance = comp, \u_seg_driver|Selector2~1 , u_seg_driver|Selector2~1, digital_clock, 1
instance = comp, \u_seg_driver|Selector2~2 , u_seg_driver|Selector2~2, digital_clock, 1
instance = comp, \u_seg_driver|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~1 , u_seg_driver|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~1, digital_clock, 1
instance = comp, \u_seg_driver|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2 , u_seg_driver|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2, digital_clock, 1
instance = comp, \u_seg_driver|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~4 , u_seg_driver|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~4, digital_clock, 1
instance = comp, \u_seg_driver|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6 , u_seg_driver|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6, digital_clock, 1
instance = comp, \u_seg_driver|Div1|auto_generated|divider|divider|StageOut[18]~17 , u_seg_driver|Div1|auto_generated|divider|divider|StageOut[18]~17, digital_clock, 1
instance = comp, \u_seg_driver|Div1|auto_generated|divider|divider|StageOut[18]~16 , u_seg_driver|Div1|auto_generated|divider|divider|StageOut[18]~16, digital_clock, 1
instance = comp, \u_seg_driver|Div1|auto_generated|divider|divider|StageOut[17]~19 , u_seg_driver|Div1|auto_generated|divider|divider|StageOut[17]~19, digital_clock, 1
instance = comp, \u_seg_driver|Div1|auto_generated|divider|divider|StageOut[17]~18 , u_seg_driver|Div1|auto_generated|divider|divider|StageOut[17]~18, digital_clock, 1
instance = comp, \u_seg_driver|Div1|auto_generated|divider|divider|StageOut[16]~20 , u_seg_driver|Div1|auto_generated|divider|divider|StageOut[16]~20, digital_clock, 1
instance = comp, \u_seg_driver|Div1|auto_generated|divider|divider|StageOut[16]~21 , u_seg_driver|Div1|auto_generated|divider|divider|StageOut[16]~21, digital_clock, 1
instance = comp, \u_seg_driver|Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~8 , u_seg_driver|Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~8, digital_clock, 1
instance = comp, \u_seg_driver|Div1|auto_generated|divider|divider|StageOut[15]~23 , u_seg_driver|Div1|auto_generated|divider|divider|StageOut[15]~23, digital_clock, 1
instance = comp, \u_seg_driver|Div1|auto_generated|divider|divider|StageOut[15]~22 , u_seg_driver|Div1|auto_generated|divider|divider|StageOut[15]~22, digital_clock, 1
instance = comp, \u_seg_driver|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0 , u_seg_driver|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0, digital_clock, 1
instance = comp, \u_seg_driver|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2 , u_seg_driver|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2, digital_clock, 1
instance = comp, \u_seg_driver|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~4 , u_seg_driver|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~4, digital_clock, 1
instance = comp, \u_seg_driver|Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~7 , u_seg_driver|Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~7, digital_clock, 1
instance = comp, \u_seg_driver|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8 , u_seg_driver|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8, digital_clock, 1
instance = comp, \u_seg_driver|Mod1|auto_generated|divider|divider|StageOut[26]~31 , u_seg_driver|Mod1|auto_generated|divider|divider|StageOut[26]~31, digital_clock, 1
instance = comp, \u_seg_driver|Selector2~7 , u_seg_driver|Selector2~7, digital_clock, 1
instance = comp, \u_seg_driver|Selector2~8 , u_seg_driver|Selector2~8, digital_clock, 1
instance = comp, \u_seg_driver|Selector2~9 , u_seg_driver|Selector2~9, digital_clock, 1
instance = comp, \u_seg_driver|Selector2~6 , u_seg_driver|Selector2~6, digital_clock, 1
instance = comp, \u_seg_driver|Selector2~10 , u_seg_driver|Selector2~10, digital_clock, 1
instance = comp, \u_seg_driver|Div0|auto_generated|divider|divider|StageOut[23]~20 , u_seg_driver|Div0|auto_generated|divider|divider|StageOut[23]~20, digital_clock, 1
instance = comp, \u_seg_driver|Div0|auto_generated|divider|divider|StageOut[23]~28 , u_seg_driver|Div0|auto_generated|divider|divider|StageOut[23]~28, digital_clock, 1
instance = comp, \u_seg_driver|Div0|auto_generated|divider|divider|StageOut[22]~29 , u_seg_driver|Div0|auto_generated|divider|divider|StageOut[22]~29, digital_clock, 1
instance = comp, \u_seg_driver|Div0|auto_generated|divider|divider|StageOut[22]~21 , u_seg_driver|Div0|auto_generated|divider|divider|StageOut[22]~21, digital_clock, 1
instance = comp, \u_seg_driver|Div0|auto_generated|divider|divider|StageOut[21]~22 , u_seg_driver|Div0|auto_generated|divider|divider|StageOut[21]~22, digital_clock, 1
instance = comp, \u_seg_driver|Div0|auto_generated|divider|divider|StageOut[21]~30 , u_seg_driver|Div0|auto_generated|divider|divider|StageOut[21]~30, digital_clock, 1
instance = comp, \u_seg_driver|Div0|auto_generated|divider|divider|StageOut[20]~31 , u_seg_driver|Div0|auto_generated|divider|divider|StageOut[20]~31, digital_clock, 1
instance = comp, \u_counter|Mod1|auto_generated|divider|divider|StageOut[78]~123 , u_counter|Mod1|auto_generated|divider|divider|StageOut[78]~123, digital_clock, 1
instance = comp, \u_seg_driver|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~10 , u_seg_driver|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~10, digital_clock, 1
instance = comp, \u_seg_driver|Div0|auto_generated|divider|divider|StageOut[20]~23 , u_seg_driver|Div0|auto_generated|divider|divider|StageOut[20]~23, digital_clock, 1
instance = comp, \u_seg_driver|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1 , u_seg_driver|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1, digital_clock, 1
instance = comp, \u_seg_driver|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3 , u_seg_driver|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3, digital_clock, 1
instance = comp, \u_seg_driver|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5 , u_seg_driver|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5, digital_clock, 1
instance = comp, \u_seg_driver|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7 , u_seg_driver|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7, digital_clock, 1
instance = comp, \u_seg_driver|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8 , u_seg_driver|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8, digital_clock, 1
instance = comp, \u_counter|Div0|auto_generated|divider|divider|StageOut[206]~231 , u_counter|Div0|auto_generated|divider|divider|StageOut[206]~231, digital_clock, 1
instance = comp, \u_counter|Div0|auto_generated|divider|divider|StageOut[206]~202 , u_counter|Div0|auto_generated|divider|divider|StageOut[206]~202, digital_clock, 1
instance = comp, \u_counter|Div0|auto_generated|divider|divider|StageOut[205]~232 , u_counter|Div0|auto_generated|divider|divider|StageOut[205]~232, digital_clock, 1
instance = comp, \u_counter|Div0|auto_generated|divider|divider|StageOut[205]~203 , u_counter|Div0|auto_generated|divider|divider|StageOut[205]~203, digital_clock, 1
instance = comp, \u_counter|Div0|auto_generated|divider|divider|StageOut[204]~204 , u_counter|Div0|auto_generated|divider|divider|StageOut[204]~204, digital_clock, 1
instance = comp, \u_counter|Div0|auto_generated|divider|divider|StageOut[204]~233 , u_counter|Div0|auto_generated|divider|divider|StageOut[204]~233, digital_clock, 1
instance = comp, \u_counter|Div0|auto_generated|divider|divider|StageOut[203]~234 , u_counter|Div0|auto_generated|divider|divider|StageOut[203]~234, digital_clock, 1
instance = comp, \u_counter|Div0|auto_generated|divider|divider|StageOut[203]~205 , u_counter|Div0|auto_generated|divider|divider|StageOut[203]~205, digital_clock, 1
instance = comp, \u_counter|Div0|auto_generated|divider|divider|StageOut[202]~235 , u_counter|Div0|auto_generated|divider|divider|StageOut[202]~235, digital_clock, 1
instance = comp, \u_counter|Div0|auto_generated|divider|divider|StageOut[202]~206 , u_counter|Div0|auto_generated|divider|divider|StageOut[202]~206, digital_clock, 1
instance = comp, \u_counter|Div0|auto_generated|divider|divider|StageOut[201]~207 , u_counter|Div0|auto_generated|divider|divider|StageOut[201]~207, digital_clock, 1
instance = comp, \u_counter|Div0|auto_generated|divider|divider|StageOut[201]~236 , u_counter|Div0|auto_generated|divider|divider|StageOut[201]~236, digital_clock, 1
instance = comp, \u_counter|Div0|auto_generated|divider|divider|StageOut[200]~237 , u_counter|Div0|auto_generated|divider|divider|StageOut[200]~237, digital_clock, 1
instance = comp, \u_counter|Div0|auto_generated|divider|divider|StageOut[200]~208 , u_counter|Div0|auto_generated|divider|divider|StageOut[200]~208, digital_clock, 1
instance = comp, \u_counter|Div0|auto_generated|divider|divider|StageOut[199]~209 , u_counter|Div0|auto_generated|divider|divider|StageOut[199]~209, digital_clock, 1
instance = comp, \u_counter|Div0|auto_generated|divider|divider|StageOut[199]~238 , u_counter|Div0|auto_generated|divider|divider|StageOut[199]~238, digital_clock, 1
instance = comp, \u_counter|Div0|auto_generated|divider|divider|StageOut[156]~212 , u_counter|Div0|auto_generated|divider|divider|StageOut[156]~212, digital_clock, 1
instance = comp, \u_counter|Div0|auto_generated|divider|divider|StageOut[156]~211 , u_counter|Div0|auto_generated|divider|divider|StageOut[156]~211, digital_clock, 1
instance = comp, \u_counter|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~24 , u_counter|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~24, digital_clock, 1
instance = comp, \u_counter|Div0|auto_generated|divider|divider|StageOut[184]~251 , u_counter|Div0|auto_generated|divider|divider|StageOut[184]~251, digital_clock, 1
instance = comp, \u_counter|Div0|auto_generated|divider|divider|StageOut[170]~213 , u_counter|Div0|auto_generated|divider|divider|StageOut[170]~213, digital_clock, 1
instance = comp, \u_counter|Div0|auto_generated|divider|divider|StageOut[170]~210 , u_counter|Div0|auto_generated|divider|divider|StageOut[170]~210, digital_clock, 1
instance = comp, \u_counter|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~22 , u_counter|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~22, digital_clock, 1
instance = comp, \u_counter|Div0|auto_generated|divider|divider|StageOut[198]~239 , u_counter|Div0|auto_generated|divider|divider|StageOut[198]~239, digital_clock, 1
instance = comp, \u_counter|Div0|auto_generated|divider|divider|StageOut[184]~214 , u_counter|Div0|auto_generated|divider|divider|StageOut[184]~214, digital_clock, 1
instance = comp, \u_counter|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~20 , u_counter|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~20, digital_clock, 1
instance = comp, \u_counter|Div0|auto_generated|divider|divider|StageOut[198]~215 , u_counter|Div0|auto_generated|divider|divider|StageOut[198]~215, digital_clock, 1
instance = comp, \u_counter|Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~1 , u_counter|Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~1, digital_clock, 1
instance = comp, \u_counter|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~3 , u_counter|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~3, digital_clock, 1
instance = comp, \u_counter|Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~5 , u_counter|Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~5, digital_clock, 1
instance = comp, \u_counter|Div0|auto_generated|divider|divider|add_sub_16_result_int[7]~7 , u_counter|Div0|auto_generated|divider|divider|add_sub_16_result_int[7]~7, digital_clock, 1
instance = comp, \u_counter|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~9 , u_counter|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~9, digital_clock, 1
instance = comp, \u_counter|Div0|auto_generated|divider|divider|add_sub_16_result_int[9]~11 , u_counter|Div0|auto_generated|divider|divider|add_sub_16_result_int[9]~11, digital_clock, 1
instance = comp, \u_counter|Div0|auto_generated|divider|divider|add_sub_16_result_int[10]~13 , u_counter|Div0|auto_generated|divider|divider|add_sub_16_result_int[10]~13, digital_clock, 1
instance = comp, \u_counter|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~15 , u_counter|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~15, digital_clock, 1
instance = comp, \u_counter|Div0|auto_generated|divider|divider|add_sub_16_result_int[12]~17 , u_counter|Div0|auto_generated|divider|divider|add_sub_16_result_int[12]~17, digital_clock, 1
instance = comp, \u_counter|Div0|auto_generated|divider|divider|add_sub_16_result_int[13]~18 , u_counter|Div0|auto_generated|divider|divider|add_sub_16_result_int[13]~18, digital_clock, 1
instance = comp, \u_seg_driver|Mod2|auto_generated|divider|divider|add_sub_4_result_int[0]~0 , u_seg_driver|Mod2|auto_generated|divider|divider|add_sub_4_result_int[0]~0, digital_clock, 1
instance = comp, \u_seg_driver|Mod2|auto_generated|divider|divider|StageOut[20]~8 , u_seg_driver|Mod2|auto_generated|divider|divider|StageOut[20]~8, digital_clock, 1
instance = comp, \u_seg_driver|Div2|auto_generated|divider|divider|StageOut[18]~1 , u_seg_driver|Div2|auto_generated|divider|divider|StageOut[18]~1, digital_clock, 1
instance = comp, \u_seg_driver|Div2|auto_generated|divider|divider|StageOut[18]~0 , u_seg_driver|Div2|auto_generated|divider|divider|StageOut[18]~0, digital_clock, 1
instance = comp, \u_seg_driver|Div2|auto_generated|divider|divider|StageOut[17]~3 , u_seg_driver|Div2|auto_generated|divider|divider|StageOut[17]~3, digital_clock, 1
instance = comp, \u_seg_driver|Div2|auto_generated|divider|divider|StageOut[17]~2 , u_seg_driver|Div2|auto_generated|divider|divider|StageOut[17]~2, digital_clock, 1
instance = comp, \u_seg_driver|Div2|auto_generated|divider|divider|StageOut[16]~4 , u_seg_driver|Div2|auto_generated|divider|divider|StageOut[16]~4, digital_clock, 1
instance = comp, \u_seg_driver|Div2|auto_generated|divider|divider|StageOut[16]~5 , u_seg_driver|Div2|auto_generated|divider|divider|StageOut[16]~5, digital_clock, 1
instance = comp, \u_seg_driver|Div2|auto_generated|divider|divider|StageOut[15]~6 , u_seg_driver|Div2|auto_generated|divider|divider|StageOut[15]~6, digital_clock, 1
instance = comp, \u_seg_driver|Div2|auto_generated|divider|divider|add_sub_3_result_int[0]~8 , u_seg_driver|Div2|auto_generated|divider|divider|add_sub_3_result_int[0]~8, digital_clock, 1
instance = comp, \u_seg_driver|Div2|auto_generated|divider|divider|StageOut[15]~7 , u_seg_driver|Div2|auto_generated|divider|divider|StageOut[15]~7, digital_clock, 1
instance = comp, \u_seg_driver|Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~1 , u_seg_driver|Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~1, digital_clock, 1
instance = comp, \u_seg_driver|Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~3 , u_seg_driver|Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~3, digital_clock, 1
instance = comp, \u_seg_driver|Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~5 , u_seg_driver|Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~5, digital_clock, 1
instance = comp, \u_seg_driver|Div2|auto_generated|divider|divider|add_sub_4_result_int[4]~7 , u_seg_driver|Div2|auto_generated|divider|divider|add_sub_4_result_int[4]~7, digital_clock, 1
instance = comp, \u_seg_driver|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8 , u_seg_driver|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8, digital_clock, 1
instance = comp, \u_counter|Div1|auto_generated|divider|divider|StageOut[75]~134 , u_counter|Div1|auto_generated|divider|divider|StageOut[75]~134, digital_clock, 1
instance = comp, \u_counter|Div1|auto_generated|divider|divider|StageOut[75]~99 , u_counter|Div1|auto_generated|divider|divider|StageOut[75]~99, digital_clock, 1
instance = comp, \u_counter|Div1|auto_generated|divider|divider|StageOut[74]~135 , u_counter|Div1|auto_generated|divider|divider|StageOut[74]~135, digital_clock, 1
instance = comp, \u_counter|Div1|auto_generated|divider|divider|StageOut[74]~100 , u_counter|Div1|auto_generated|divider|divider|StageOut[74]~100, digital_clock, 1
instance = comp, \u_counter|Div1|auto_generated|divider|divider|StageOut[73]~136 , u_counter|Div1|auto_generated|divider|divider|StageOut[73]~136, digital_clock, 1
instance = comp, \u_counter|Div1|auto_generated|divider|divider|StageOut[73]~101 , u_counter|Div1|auto_generated|divider|divider|StageOut[73]~101, digital_clock, 1
instance = comp, \u_counter|Div1|auto_generated|divider|divider|StageOut[72]~102 , u_counter|Div1|auto_generated|divider|divider|StageOut[72]~102, digital_clock, 1
instance = comp, \u_counter|Div1|auto_generated|divider|divider|StageOut[72]~137 , u_counter|Div1|auto_generated|divider|divider|StageOut[72]~137, digital_clock, 1
instance = comp, \u_counter|Div1|auto_generated|divider|divider|StageOut[63]~138 , u_counter|Div1|auto_generated|divider|divider|StageOut[63]~138, digital_clock, 1
instance = comp, \u_counter|Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~14 , u_counter|Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~14, digital_clock, 1
instance = comp, \u_counter|Div1|auto_generated|divider|divider|StageOut[71]~139 , u_counter|Div1|auto_generated|divider|divider|StageOut[71]~139, digital_clock, 1
instance = comp, \u_counter|Div1|auto_generated|divider|divider|StageOut[63]~103 , u_counter|Div1|auto_generated|divider|divider|StageOut[63]~103, digital_clock, 1
instance = comp, \u_counter|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~12 , u_counter|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~12, digital_clock, 1
instance = comp, \u_counter|Div1|auto_generated|divider|divider|StageOut[71]~104 , u_counter|Div1|auto_generated|divider|divider|StageOut[71]~104, digital_clock, 1
instance = comp, \u_counter|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~1 , u_counter|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~1, digital_clock, 1
instance = comp, \u_counter|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~3 , u_counter|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~3, digital_clock, 1
instance = comp, \u_counter|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~5 , u_counter|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~5, digital_clock, 1
instance = comp, \u_counter|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~7 , u_counter|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~7, digital_clock, 1
instance = comp, \u_counter|Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~9 , u_counter|Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~9, digital_clock, 1
instance = comp, \u_counter|Div1|auto_generated|divider|divider|add_sub_11_result_int[7]~10 , u_counter|Div1|auto_generated|divider|divider|add_sub_11_result_int[7]~10, digital_clock, 1
instance = comp, \u_seg_driver|Mod1|auto_generated|divider|divider|add_sub_5_result_int[0]~0 , u_seg_driver|Mod1|auto_generated|divider|divider|add_sub_5_result_int[0]~0, digital_clock, 1
instance = comp, \u_seg_driver|Mod1|auto_generated|divider|divider|StageOut[25]~30 , u_seg_driver|Mod1|auto_generated|divider|divider|StageOut[25]~30, digital_clock, 1
instance = comp, \u_seg_driver|Div1|auto_generated|divider|divider|StageOut[23]~24 , u_seg_driver|Div1|auto_generated|divider|divider|StageOut[23]~24, digital_clock, 1
instance = comp, \u_seg_driver|Div1|auto_generated|divider|divider|StageOut[23]~30 , u_seg_driver|Div1|auto_generated|divider|divider|StageOut[23]~30, digital_clock, 1
instance = comp, \u_seg_driver|Div1|auto_generated|divider|divider|StageOut[22]~26 , u_seg_driver|Div1|auto_generated|divider|divider|StageOut[22]~26, digital_clock, 1
instance = comp, \u_seg_driver|Div1|auto_generated|divider|divider|StageOut[22]~25 , u_seg_driver|Div1|auto_generated|divider|divider|StageOut[22]~25, digital_clock, 1
instance = comp, \u_seg_driver|Div1|auto_generated|divider|divider|StageOut[21]~27 , u_seg_driver|Div1|auto_generated|divider|divider|StageOut[21]~27, digital_clock, 1
instance = comp, \u_seg_driver|Div1|auto_generated|divider|divider|StageOut[21]~31 , u_seg_driver|Div1|auto_generated|divider|divider|StageOut[21]~31, digital_clock, 1
instance = comp, \u_seg_driver|Div1|auto_generated|divider|divider|add_sub_4_result_int[0]~10 , u_seg_driver|Div1|auto_generated|divider|divider|add_sub_4_result_int[0]~10, digital_clock, 1
instance = comp, \u_seg_driver|Div1|auto_generated|divider|divider|StageOut[20]~29 , u_seg_driver|Div1|auto_generated|divider|divider|StageOut[20]~29, digital_clock, 1
instance = comp, \u_seg_driver|Div1|auto_generated|divider|divider|StageOut[20]~28 , u_seg_driver|Div1|auto_generated|divider|divider|StageOut[20]~28, digital_clock, 1
instance = comp, \u_seg_driver|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~1 , u_seg_driver|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~1, digital_clock, 1
instance = comp, \u_seg_driver|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~3 , u_seg_driver|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~3, digital_clock, 1
instance = comp, \u_seg_driver|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~5 , u_seg_driver|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~5, digital_clock, 1
instance = comp, \u_seg_driver|Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~7 , u_seg_driver|Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~7, digital_clock, 1
instance = comp, \u_seg_driver|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8 , u_seg_driver|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8, digital_clock, 1
instance = comp, \u_seg_driver|Selector3~0 , u_seg_driver|Selector3~0, digital_clock, 1
instance = comp, \u_seg_driver|Selector3~1 , u_seg_driver|Selector3~1, digital_clock, 1
instance = comp, \u_seg_driver|Selector3~2 , u_seg_driver|Selector3~2, digital_clock, 1
instance = comp, \u_counter|Mod1|auto_generated|divider|divider|StageOut[77]~124 , u_counter|Mod1|auto_generated|divider|divider|StageOut[77]~124, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|StageOut[208]~270 , u_counter|Mod0|auto_generated|divider|divider|StageOut[208]~270, digital_clock, 1
instance = comp, \u_counter|Mod0|auto_generated|divider|divider|StageOut[208]~269 , u_counter|Mod0|auto_generated|divider|divider|StageOut[208]~269, digital_clock, 1
instance = comp, \u_counter|Mod1|auto_generated|divider|divider|add_sub_11_result_int[0]~14 , u_counter|Mod1|auto_generated|divider|divider|add_sub_11_result_int[0]~14, digital_clock, 1
instance = comp, \u_counter|Mod1|auto_generated|divider|divider|StageOut[77]~125 , u_counter|Mod1|auto_generated|divider|divider|StageOut[77]~125, digital_clock, 1
instance = comp, \u_seg_driver|Mod0|auto_generated|divider|divider|add_sub_5_result_int[0]~0 , u_seg_driver|Mod0|auto_generated|divider|divider|add_sub_5_result_int[0]~0, digital_clock, 1
instance = comp, \u_seg_driver|Selector3~3 , u_seg_driver|Selector3~3, digital_clock, 1
instance = comp, \u_seg_driver|Selector3~4 , u_seg_driver|Selector3~4, digital_clock, 1
instance = comp, \u_seg_driver|Selector1~1 , u_seg_driver|Selector1~1, digital_clock, 1
instance = comp, \u_seg_driver|Mod0|auto_generated|divider|divider|StageOut[27]~25 , u_seg_driver|Mod0|auto_generated|divider|divider|StageOut[27]~25, digital_clock, 1
instance = comp, \u_seg_driver|Selector1~2 , u_seg_driver|Selector1~2, digital_clock, 1
instance = comp, \u_seg_driver|Selector1~3 , u_seg_driver|Selector1~3, digital_clock, 1
instance = comp, \u_seg_driver|Selector1~4 , u_seg_driver|Selector1~4, digital_clock, 1
instance = comp, \u_seg_driver|Selector1~5 , u_seg_driver|Selector1~5, digital_clock, 1
instance = comp, \u_seg_driver|Mod0|auto_generated|divider|divider|StageOut[27]~26 , u_seg_driver|Mod0|auto_generated|divider|divider|StageOut[27]~26, digital_clock, 1
instance = comp, \u_seg_driver|Selector1~8 , u_seg_driver|Selector1~8, digital_clock, 1
instance = comp, \u_seg_driver|Selector1~9 , u_seg_driver|Selector1~9, digital_clock, 1
instance = comp, \u_seg_driver|Selector1~6 , u_seg_driver|Selector1~6, digital_clock, 1
instance = comp, \u_seg_driver|Selector1~7 , u_seg_driver|Selector1~7, digital_clock, 1
instance = comp, \u_seg_driver|Selector1~10 , u_seg_driver|Selector1~10, digital_clock, 1
instance = comp, \u_seg_driver|Selector1~11 , u_seg_driver|Selector1~11, digital_clock, 1
instance = comp, \u_seg_driver|Selector1~12 , u_seg_driver|Selector1~12, digital_clock, 1
instance = comp, \u_seg_driver|Selector1~13 , u_seg_driver|Selector1~13, digital_clock, 1
instance = comp, \u_seg_driver|seg_ment~0 , u_seg_driver|seg_ment~0, digital_clock, 1
instance = comp, \u_seg_driver|seg_ment[0] , u_seg_driver|seg_ment[0], digital_clock, 1
instance = comp, \u_seg_driver|seg_ment~1 , u_seg_driver|seg_ment~1, digital_clock, 1
instance = comp, \u_seg_driver|seg_ment[1] , u_seg_driver|seg_ment[1], digital_clock, 1
instance = comp, \u_seg_driver|Decoder1~0 , u_seg_driver|Decoder1~0, digital_clock, 1
instance = comp, \u_seg_driver|Decoder1~1 , u_seg_driver|Decoder1~1, digital_clock, 1
instance = comp, \u_seg_driver|seg_ment[2] , u_seg_driver|seg_ment[2], digital_clock, 1
instance = comp, \u_seg_driver|WideOr6~0 , u_seg_driver|WideOr6~0, digital_clock, 1
instance = comp, \u_seg_driver|seg_ment[3] , u_seg_driver|seg_ment[3], digital_clock, 1
instance = comp, \u_seg_driver|WideOr5~0 , u_seg_driver|WideOr5~0, digital_clock, 1
instance = comp, \u_seg_driver|seg_ment[4] , u_seg_driver|seg_ment[4], digital_clock, 1
instance = comp, \u_seg_driver|WideOr4~0 , u_seg_driver|WideOr4~0, digital_clock, 1
instance = comp, \u_seg_driver|seg_ment[5] , u_seg_driver|seg_ment[5], digital_clock, 1
instance = comp, \u_seg_driver|WideOr3~0 , u_seg_driver|WideOr3~0, digital_clock, 1
instance = comp, \u_seg_driver|seg_ment[6] , u_seg_driver|seg_ment[6], digital_clock, 1
design_name = hard_block
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, hard_block, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, hard_block, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, hard_block, 1
