============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/eg4s20/TD 5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     W1030
   Run Date =   Tue May 14 20:50:01 2024

   Run on =     LMZS
============================================================
RUN-1002 : start command "open_project m0soc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../rtl/al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../../../rtl/al_ip/clk_gen.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../../rtl/al_ip/clk_gen.v(93)
HDL-1007 : analyze verilog file ../../../rtl/al_ip/fifo_data.v
HDL-1007 : analyze verilog file ../../al_ip/sd2isp_fifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_buf.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/AHBISPSYS.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask4.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask6.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/demosaic.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma_rom.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/slidingWindow_5X5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../../../rtl/apb_gpio/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sd_reader.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sdcmd_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/vga_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_a_ref.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_arbit.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_init.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_read.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_write.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/fifo_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/sdram_top.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/bypass.v
HDL-1007 : analyze verilog file ../../../rtl/keyboard.v
HDL-1007 : analyze verilog file ../../../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(107)
RUN-1001 : Project manager successfully analyzed 38 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/m0soc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/m0soc_gate.db" in  1.335074s wall, 1.093750s user + 0.031250s system = 1.125000s CPU (84.3%)

RUN-1004 : used memory is 269 MB, reserved memory is 246 MB, peak memory is 275 MB
RUN-1002 : start command "read_sdc ../../m0soc.sdc"
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "create_clock -name clk -period 41.6 -waveform 20.8 41.6  -add"
RUN-1102 : create_clock: clock name: clk, type: 0, period: 41600, rise: 20800, fall: 0.
RUN-1002 : start command "derive_pll_clocks"
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[1]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 6.2500 [get_pins {clk_gen_inst/pll_inst.clkc[1]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[1] -source  -master_clock clk -multiply_by 6.2500 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[3]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 6.2500 [get_pins {clk_gen_inst/pll_inst.clkc[3]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[3]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[3] -source  -master_clock clk -multiply_by 6.2500 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[4]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 8.3333 [get_pins {clk_gen_inst/pll_inst.clkc[4]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[4]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[4] -source  -master_clock clk -multiply_by 8.3333 "
RUN-1002 : start command "read_sdc -ip fifo_data ../../../rtl/al_ip/fifo_data.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 95545842466816"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4226247819264"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4217657884672"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 95545842466816"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "read_sdc -ip sd2isp_fifo ../../al_ip/sd2isp_fifo.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 84928683311104"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4217657884672"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 18 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-5055 WARNING: The kept net u_logic/HADDR[31] will be merged to another kept net HADDR[31]
SYN-5055 WARNING: The kept net Interconncet/HADDR[31] will be merged to another kept net HADDR[31]
SYN-5055 WARNING: The kept net u_logic/HADDR[30] will be merged to another kept net HADDR[30]
SYN-5055 WARNING: The kept net Interconncet/HADDR[30] will be merged to another kept net HADDR[30]
SYN-5055 WARNING: The kept net u_logic/HADDR[29] will be merged to another kept net HADDR[29]
SYN-5055 WARNING: The kept net Interconncet/HADDR[29] will be merged to another kept net HADDR[29]
SYN-5055 WARNING: The kept net u_logic/HADDR[28] will be merged to another kept net HADDR[28]
SYN-5055 WARNING: The kept net Interconncet/HADDR[28] will be merged to another kept net HADDR[28]
SYN-5055 WARNING: The kept net u_logic/HADDR[27] will be merged to another kept net HADDR[27]
SYN-5055 WARNING: The kept net Interconncet/HADDR[27] will be merged to another kept net HADDR[27]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4027 : Net sd_reader/clk is clkc1 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net clk_148m_vga_dup_1 is clkc3 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net sdram_top_inst/fifo_ctrl_inst/sys_clk is clkc4 of pll clk_gen_inst/pll_inst.
SYN-4019 : Net clk_dup_11 is refclk of pll clk_gen_inst/pll_inst.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_148m_vga_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_dup_11 as clock net
SYN-4025 : Tag rtl::Net sd_reader/clk as clock net
SYN-4025 : Tag rtl::Net sdram_top_inst/fifo_ctrl_inst/sys_clk as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 10098 instances
RUN-0007 : 6304 luts, 2949 seqs, 467 mslices, 247 lslices, 100 pads, 24 brams, 3 dsps
RUN-1001 : There are total 11271 nets
RUN-6004 WARNING: There are 8 nets with only 1 pin.
RUN-1001 : 6693 nets have 2 pins
RUN-1001 : 3250 nets have [3 - 5] pins
RUN-1001 : 811 nets have [6 - 10] pins
RUN-1001 : 285 nets have [11 - 20] pins
RUN-1001 : 209 nets have [21 - 99] pins
RUN-1001 : 15 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     227     
RUN-1001 :   No   |  No   |  Yes  |    1340     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |     771     
RUN-1001 :   Yes  |  No   |  Yes  |     579     
RUN-1001 :   Yes  |  Yes  |  No   |     32      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    5    |  58   |     16     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 78
PHY-3001 : Initial placement ...
PHY-3001 : design contains 10096 instances, 6304 luts, 2949 seqs, 714 slices, 138 macros(714 instances: 467 mslices 247 lslices)
PHY-0007 : Cell area utilization is 39%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 47784, tnet num: 11269, tinst num: 10096, tnode num: 57519, tedge num: 78078.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 11269 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.994568s wall, 0.718750s user + 0.046875s system = 0.765625s CPU (77.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 2.75989e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 10096.
PHY-3001 : Level 1 #clusters 1468.
PHY-3001 : End clustering;  0.087840s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (88.9%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 39%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 799715, overlap = 292.812
PHY-3002 : Step(2): len = 705715, overlap = 319.219
PHY-3002 : Step(3): len = 511013, overlap = 421.594
PHY-3002 : Step(4): len = 461255, overlap = 462.625
PHY-3002 : Step(5): len = 368690, overlap = 522.188
PHY-3002 : Step(6): len = 313857, overlap = 580.875
PHY-3002 : Step(7): len = 269121, overlap = 658
PHY-3002 : Step(8): len = 231662, overlap = 703.062
PHY-3002 : Step(9): len = 202879, overlap = 728.469
PHY-3002 : Step(10): len = 178146, overlap = 771.719
PHY-3002 : Step(11): len = 157856, overlap = 815.438
PHY-3002 : Step(12): len = 145063, overlap = 861.594
PHY-3002 : Step(13): len = 130476, overlap = 891.938
PHY-3002 : Step(14): len = 123002, overlap = 901.156
PHY-3002 : Step(15): len = 116006, overlap = 909.312
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.13849e-06
PHY-3002 : Step(16): len = 135345, overlap = 868.594
PHY-3002 : Step(17): len = 185208, overlap = 731.219
PHY-3002 : Step(18): len = 198680, overlap = 683.219
PHY-3002 : Step(19): len = 200966, overlap = 655.125
PHY-3002 : Step(20): len = 192406, overlap = 648.875
PHY-3002 : Step(21): len = 186688, overlap = 639.562
PHY-3002 : Step(22): len = 181369, overlap = 618.25
PHY-3002 : Step(23): len = 178431, overlap = 581.656
PHY-3002 : Step(24): len = 175243, overlap = 564.906
PHY-3002 : Step(25): len = 174650, overlap = 569.562
PHY-3002 : Step(26): len = 173601, overlap = 609.156
PHY-3002 : Step(27): len = 171866, overlap = 653.219
PHY-3002 : Step(28): len = 169861, overlap = 654.344
PHY-3002 : Step(29): len = 168211, overlap = 638.375
PHY-3002 : Step(30): len = 167573, overlap = 646.656
PHY-3002 : Step(31): len = 167021, overlap = 651.875
PHY-3002 : Step(32): len = 167244, overlap = 647.938
PHY-3002 : Step(33): len = 167173, overlap = 625.188
PHY-3002 : Step(34): len = 166648, overlap = 620.375
PHY-3002 : Step(35): len = 166402, overlap = 620.938
PHY-3002 : Step(36): len = 165679, overlap = 623.812
PHY-3002 : Step(37): len = 165537, overlap = 625.312
PHY-3002 : Step(38): len = 165229, overlap = 620.875
PHY-3002 : Step(39): len = 163896, overlap = 610.844
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.27698e-06
PHY-3002 : Step(40): len = 169136, overlap = 589.312
PHY-3002 : Step(41): len = 179292, overlap = 584.031
PHY-3002 : Step(42): len = 185395, overlap = 566
PHY-3002 : Step(43): len = 190487, overlap = 560.25
PHY-3002 : Step(44): len = 192132, overlap = 564.844
PHY-3002 : Step(45): len = 192881, overlap = 569.312
PHY-3002 : Step(46): len = 192752, overlap = 566.469
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 8.55395e-06
PHY-3002 : Step(47): len = 202306, overlap = 550.656
PHY-3002 : Step(48): len = 218719, overlap = 499.844
PHY-3002 : Step(49): len = 226140, overlap = 460.594
PHY-3002 : Step(50): len = 230168, overlap = 431.219
PHY-3002 : Step(51): len = 230882, overlap = 415.719
PHY-3002 : Step(52): len = 231508, overlap = 407.125
PHY-3002 : Step(53): len = 230970, overlap = 417.188
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.71079e-05
PHY-3002 : Step(54): len = 245183, overlap = 378.719
PHY-3002 : Step(55): len = 267276, overlap = 334.594
PHY-3002 : Step(56): len = 279906, overlap = 311.469
PHY-3002 : Step(57): len = 284477, overlap = 298.125
PHY-3002 : Step(58): len = 282597, overlap = 286.375
PHY-3002 : Step(59): len = 281644, overlap = 305.656
PHY-3002 : Step(60): len = 279046, overlap = 308.688
PHY-3002 : Step(61): len = 278545, overlap = 309.938
PHY-3002 : Step(62): len = 277824, overlap = 305.312
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 3.42158e-05
PHY-3002 : Step(63): len = 295198, overlap = 276.969
PHY-3002 : Step(64): len = 311229, overlap = 253.562
PHY-3002 : Step(65): len = 318102, overlap = 242.094
PHY-3002 : Step(66): len = 321613, overlap = 237.062
PHY-3002 : Step(67): len = 324339, overlap = 233.344
PHY-3002 : Step(68): len = 325865, overlap = 235.562
PHY-3002 : Step(69): len = 324668, overlap = 229.688
PHY-3002 : Step(70): len = 323989, overlap = 232.219
PHY-3002 : Step(71): len = 323399, overlap = 226.312
PHY-3002 : Step(72): len = 323059, overlap = 224.969
PHY-3002 : Step(73): len = 322071, overlap = 230.344
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 6.84316e-05
PHY-3002 : Step(74): len = 337694, overlap = 208.25
PHY-3002 : Step(75): len = 348990, overlap = 192.781
PHY-3002 : Step(76): len = 353090, overlap = 177.875
PHY-3002 : Step(77): len = 356882, overlap = 175.719
PHY-3002 : Step(78): len = 362743, overlap = 180.219
PHY-3002 : Step(79): len = 366016, overlap = 188
PHY-3002 : Step(80): len = 364046, overlap = 190.938
PHY-3002 : Step(81): len = 363325, overlap = 186.938
PHY-3002 : Step(82): len = 364043, overlap = 182.375
PHY-3002 : Step(83): len = 365002, overlap = 181.312
PHY-3002 : Step(84): len = 363924, overlap = 174.312
PHY-3002 : Step(85): len = 364371, overlap = 167.719
PHY-3002 : Step(86): len = 364721, overlap = 159.25
PHY-3002 : Step(87): len = 365104, overlap = 161.688
PHY-3002 : Step(88): len = 364309, overlap = 154.344
PHY-3002 : Step(89): len = 364015, overlap = 156.844
PHY-3002 : Step(90): len = 363519, overlap = 157.125
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000136863
PHY-3002 : Step(91): len = 374542, overlap = 158.938
PHY-3002 : Step(92): len = 381164, overlap = 138.625
PHY-3002 : Step(93): len = 382856, overlap = 122.094
PHY-3002 : Step(94): len = 384026, overlap = 119.625
PHY-3002 : Step(95): len = 386282, overlap = 116.906
PHY-3002 : Step(96): len = 387746, overlap = 115.125
PHY-3002 : Step(97): len = 387506, overlap = 113.969
PHY-3002 : Step(98): len = 388486, overlap = 108.094
PHY-3002 : Step(99): len = 389813, overlap = 105.844
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000273727
PHY-3002 : Step(100): len = 397409, overlap = 105.875
PHY-3002 : Step(101): len = 403558, overlap = 103.031
PHY-3002 : Step(102): len = 405359, overlap = 92.5938
PHY-3002 : Step(103): len = 406813, overlap = 89.25
PHY-3002 : Step(104): len = 409714, overlap = 91.625
PHY-3002 : Step(105): len = 413559, overlap = 92.1562
PHY-3002 : Step(106): len = 414447, overlap = 93.9062
PHY-3002 : Step(107): len = 414994, overlap = 95.2812
PHY-3002 : Step(108): len = 415457, overlap = 95.5
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000541281
PHY-3002 : Step(109): len = 420581, overlap = 79.9688
PHY-3002 : Step(110): len = 424617, overlap = 79.3438
PHY-3002 : Step(111): len = 425789, overlap = 76.4688
PHY-3002 : Step(112): len = 427017, overlap = 81.6562
PHY-3002 : Step(113): len = 428706, overlap = 78.8438
PHY-3002 : Step(114): len = 430501, overlap = 79.1562
PHY-3002 : Step(115): len = 430322, overlap = 79.5
PHY-3002 : Step(116): len = 430908, overlap = 78.3125
PHY-3002 : Step(117): len = 432248, overlap = 77.8125
PHY-3002 : Step(118): len = 433311, overlap = 81
PHY-3002 : Step(119): len = 432750, overlap = 77.25
PHY-3002 : Step(120): len = 433108, overlap = 79
PHY-3002 : Step(121): len = 434350, overlap = 72.0625
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.0010568
PHY-3002 : Step(122): len = 437115, overlap = 71.5
PHY-3002 : Step(123): len = 440291, overlap = 71.9375
PHY-3002 : Step(124): len = 441676, overlap = 68.875
PHY-3002 : Step(125): len = 443803, overlap = 62.5938
PHY-3002 : Step(126): len = 445284, overlap = 67.5
PHY-3002 : Step(127): len = 446383, overlap = 66.7812
PHY-3002 : Step(128): len = 446550, overlap = 70.25
PHY-3002 : Step(129): len = 447459, overlap = 75.7812
PHY-3002 : Step(130): len = 448790, overlap = 69.3438
PHY-3002 : Step(131): len = 449896, overlap = 68.0312
PHY-3002 : Step(132): len = 449913, overlap = 66.7188
PHY-3002 : Step(133): len = 450053, overlap = 67.6562
PHY-3002 : Step(134): len = 451106, overlap = 67.4688
PHY-3002 : Step(135): len = 454248, overlap = 68.5312
PHY-3002 : Step(136): len = 454792, overlap = 69.0625
PHY-3002 : Step(137): len = 455236, overlap = 64.0625
PHY-3002 : Step(138): len = 455800, overlap = 62.0938
PHY-3002 : Step(139): len = 456262, overlap = 66.8125
PHY-3002 : Step(140): len = 455783, overlap = 61.5312
PHY-3002 : Step(141): len = 455815, overlap = 61.0938
PHY-3002 : Step(142): len = 456572, overlap = 58.3438
PHY-3002 : Step(143): len = 457406, overlap = 60.5938
PHY-3002 : Step(144): len = 456894, overlap = 69.1875
PHY-3002 : Step(145): len = 457038, overlap = 69.125
PHY-3002 : Step(146): len = 457041, overlap = 62.5625
PHY-3002 : Step(147): len = 457016, overlap = 59.4375
PHY-3002 : Step(148): len = 456523, overlap = 54.8125
PHY-3002 : Step(149): len = 456469, overlap = 54.3438
PHY-3002 : Step(150): len = 456698, overlap = 53.6562
PHY-3002 : Step(151): len = 456785, overlap = 53.5312
PHY-3002 : Step(152): len = 456357, overlap = 53.6562
PHY-3002 : Step(153): len = 456356, overlap = 53.5312
PHY-3002 : Step(154): len = 456692, overlap = 58.3438
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00175513
PHY-3002 : Step(155): len = 458676, overlap = 48.9688
PHY-3002 : Step(156): len = 460401, overlap = 49.4688
PHY-3002 : Step(157): len = 460980, overlap = 53.6562
PHY-3002 : Step(158): len = 461532, overlap = 52.7188
PHY-3002 : Step(159): len = 462852, overlap = 52.0312
PHY-3002 : Step(160): len = 463886, overlap = 54.2812
PHY-3002 : Step(161): len = 464222, overlap = 47.6562
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.00317346
PHY-3002 : Step(162): len = 465467, overlap = 45.2812
PHY-3002 : Step(163): len = 466518, overlap = 47.5312
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.017571s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 46%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/11271.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 605704, over cnt = 1305(3%), over = 6915, worst = 36
PHY-1001 : End global iterations;  0.329414s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (4.7%)

PHY-1001 : Congestion index: top1 = 79.31, top5 = 59.26, top10 = 50.20, top15 = 44.59.
PHY-3001 : End congestion estimation;  0.448546s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (24.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11269 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.415086s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (52.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000168616
PHY-3002 : Step(164): len = 503361, overlap = 14.625
PHY-3002 : Step(165): len = 503011, overlap = 17.375
PHY-3002 : Step(166): len = 497899, overlap = 16.7188
PHY-3002 : Step(167): len = 495990, overlap = 16.5938
PHY-3002 : Step(168): len = 495919, overlap = 14.375
PHY-3002 : Step(169): len = 499574, overlap = 13.8125
PHY-3002 : Step(170): len = 498008, overlap = 14.5312
PHY-3002 : Step(171): len = 496118, overlap = 15.4062
PHY-3002 : Step(172): len = 494390, overlap = 16.5312
PHY-3002 : Step(173): len = 491890, overlap = 16.7812
PHY-3002 : Step(174): len = 489588, overlap = 15.1562
PHY-3002 : Step(175): len = 486804, overlap = 15.4688
PHY-3002 : Step(176): len = 484925, overlap = 14.2812
PHY-3002 : Step(177): len = 482236, overlap = 15.4688
PHY-3002 : Step(178): len = 480542, overlap = 16.2188
PHY-3002 : Step(179): len = 478342, overlap = 15.4062
PHY-3002 : Step(180): len = 476711, overlap = 16.5625
PHY-3002 : Step(181): len = 475899, overlap = 17.9688
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000337232
PHY-3002 : Step(182): len = 477107, overlap = 17.7188
PHY-3002 : Step(183): len = 480661, overlap = 17.2188
PHY-3002 : Step(184): len = 483641, overlap = 16.875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000674464
PHY-3002 : Step(185): len = 487177, overlap = 16.5625
PHY-3002 : Step(186): len = 495276, overlap = 13.5312
PHY-3002 : Step(187): len = 504204, overlap = 11.5938
PHY-3002 : Step(188): len = 506994, overlap = 10.25
PHY-3002 : Step(189): len = 506963, overlap = 9.90625
PHY-3002 : Step(190): len = 505641, overlap = 8.3125
PHY-3002 : Step(191): len = 504069, overlap = 9.65625
PHY-3002 : Step(192): len = 502574, overlap = 11.6562
PHY-3002 : Step(193): len = 502074, overlap = 10.6562
PHY-3002 : Step(194): len = 501013, overlap = 10.5
PHY-3002 : Step(195): len = 500192, overlap = 8.0625
PHY-3002 : Step(196): len = 498721, overlap = 5.40625
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00134893
PHY-3002 : Step(197): len = 500283, overlap = 4.28125
PHY-3002 : Step(198): len = 503023, overlap = 6.34375
PHY-3002 : Step(199): len = 507982, overlap = 5.125
PHY-3002 : Step(200): len = 508418, overlap = 5.1875
PHY-3002 : Step(201): len = 508186, overlap = 4.5625
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00222733
PHY-3002 : Step(202): len = 509753, overlap = 4.375
PHY-3002 : Step(203): len = 512804, overlap = 3.625
PHY-3002 : Step(204): len = 517206, overlap = 4.03125
PHY-3002 : Step(205): len = 516081, overlap = 1.6875
PHY-3002 : Step(206): len = 515105, overlap = 1.6875
PHY-3002 : Step(207): len = 515114, overlap = 1.6875
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 46%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 83/11271.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 613320, over cnt = 1798(5%), over = 7655, worst = 52
PHY-1001 : End global iterations;  0.350297s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (40.1%)

PHY-1001 : Congestion index: top1 = 73.75, top5 = 57.01, top10 = 49.40, top15 = 44.80.
PHY-3001 : End congestion estimation;  0.477456s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (39.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11269 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.403684s wall, 0.203125s user + 0.015625s system = 0.218750s CPU (54.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000139555
PHY-3002 : Step(208): len = 511378, overlap = 106.594
PHY-3002 : Step(209): len = 508290, overlap = 77.6562
PHY-3002 : Step(210): len = 502770, overlap = 71.8438
PHY-3002 : Step(211): len = 498374, overlap = 73.0625
PHY-3002 : Step(212): len = 491946, overlap = 76.9688
PHY-3002 : Step(213): len = 487714, overlap = 77
PHY-3002 : Step(214): len = 482246, overlap = 65.3438
PHY-3002 : Step(215): len = 478215, overlap = 68.5938
PHY-3002 : Step(216): len = 474602, overlap = 71.5
PHY-3002 : Step(217): len = 472072, overlap = 74.625
PHY-3002 : Step(218): len = 469234, overlap = 74.3125
PHY-3002 : Step(219): len = 466310, overlap = 78.125
PHY-3002 : Step(220): len = 464168, overlap = 72.25
PHY-3002 : Step(221): len = 461521, overlap = 68.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00027911
PHY-3002 : Step(222): len = 463422, overlap = 66.25
PHY-3002 : Step(223): len = 465633, overlap = 55.875
PHY-3002 : Step(224): len = 466151, overlap = 53.4375
PHY-3002 : Step(225): len = 467195, overlap = 53.4062
PHY-3002 : Step(226): len = 468494, overlap = 53.5312
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000558221
PHY-3002 : Step(227): len = 470093, overlap = 47.6875
PHY-3002 : Step(228): len = 475097, overlap = 42.0625
PHY-3002 : Step(229): len = 480471, overlap = 39.2188
PHY-3002 : Step(230): len = 481892, overlap = 36
PHY-3002 : Step(231): len = 480573, overlap = 38.7188
PHY-3002 : Step(232): len = 479943, overlap = 39.875
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00104956
PHY-3002 : Step(233): len = 481765, overlap = 36.8125
PHY-3002 : Step(234): len = 482532, overlap = 35.8125
PHY-3002 : Step(235): len = 487712, overlap = 28.875
PHY-3002 : Step(236): len = 491646, overlap = 29.7188
PHY-3002 : Step(237): len = 493690, overlap = 27.7188
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 47784, tnet num: 11269, tinst num: 10096, tnode num: 57519, tedge num: 78078.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 251.28 peak overflow 2.91
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 232/11271.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 605192, over cnt = 1799(5%), over = 6104, worst = 36
PHY-1001 : End global iterations;  0.436272s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (35.8%)

PHY-1001 : Congestion index: top1 = 62.84, top5 = 48.62, top10 = 42.93, top15 = 39.62.
PHY-1001 : End incremental global routing;  0.568485s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (38.5%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11269 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.420434s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (48.3%)

OPT-1001 : 8 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 9986 has valid locations, 72 needs to be replaced
PHY-3001 : design contains 10160 instances, 6337 luts, 2980 seqs, 714 slices, 138 macros(714 instances: 467 mslices 247 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 499586
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 46%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9702/11335.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 611312, over cnt = 1799(5%), over = 6106, worst = 36
PHY-1001 : End global iterations;  0.091108s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (51.4%)

PHY-1001 : Congestion index: top1 = 63.00, top5 = 48.89, top10 = 43.18, top15 = 39.86.
PHY-3001 : End congestion estimation;  0.249444s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (75.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 48026, tnet num: 11333, tinst num: 10160, tnode num: 57854, tedge num: 78434.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11333 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.193385s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (40.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(238): len = 499101, overlap = 0
PHY-3002 : Step(239): len = 498953, overlap = 0
PHY-3002 : Step(240): len = 498970, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 46%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 9719/11335.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 610136, over cnt = 1794(5%), over = 6135, worst = 36
PHY-1001 : End global iterations;  0.086638s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (54.1%)

PHY-1001 : Congestion index: top1 = 63.28, top5 = 49.03, top10 = 43.24, top15 = 39.92.
PHY-3001 : End congestion estimation;  0.233089s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (80.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11333 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.473363s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (62.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000810012
PHY-3002 : Step(241): len = 498873, overlap = 28.5312
PHY-3002 : Step(242): len = 498941, overlap = 28.3438
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00162002
PHY-3002 : Step(243): len = 499081, overlap = 28.2188
PHY-3002 : Step(244): len = 499232, overlap = 28.1562
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00324005
PHY-3002 : Step(245): len = 499173, overlap = 28.375
PHY-3002 : Step(246): len = 499215, overlap = 28.1875
PHY-3001 : Final: Len = 499215, Over = 28.1875
PHY-3001 : End incremental placement;  2.522833s wall, 1.281250s user + 0.000000s system = 1.281250s CPU (50.8%)

OPT-1001 : Total overflow 253.00 peak overflow 2.91
OPT-1001 : End high-fanout net optimization;  3.756425s wall, 1.812500s user + 0.000000s system = 1.812500s CPU (48.3%)

OPT-1001 : Current memory(MB): used = 510, reserve = 496, peak = 520.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9713/11335.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 610504, over cnt = 1773(5%), over = 5970, worst = 36
PHY-1002 : len = 636848, over cnt = 1058(3%), over = 2788, worst = 22
PHY-1002 : len = 656264, over cnt = 323(0%), over = 810, worst = 22
PHY-1002 : len = 659952, over cnt = 143(0%), over = 342, worst = 13
PHY-1002 : len = 662712, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.647995s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (31.3%)

PHY-1001 : Congestion index: top1 = 50.06, top5 = 42.95, top10 = 39.30, top15 = 37.03.
OPT-1001 : End congestion update;  0.795085s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (41.3%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 11333 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.363324s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (68.8%)

OPT-0007 : Start: WNS -3761 TNS -171741 NUM_FEPS 360
OPT-0007 : Iter 1: improved WNS -3761 TNS -170091 NUM_FEPS 360 with 33 cells processed and 1150 slack improved
OPT-0007 : Iter 2: improved WNS -3761 TNS -170091 NUM_FEPS 360 with 4 cells processed and 0 slack improved
OPT-1001 : End global optimization;  1.179673s wall, 0.578125s user + 0.000000s system = 0.578125s CPU (49.0%)

OPT-1001 : Current memory(MB): used = 510, reserve = 496, peak = 520.
OPT-1001 : End physical optimization;  5.975328s wall, 2.875000s user + 0.000000s system = 2.875000s CPU (48.1%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 6337 LUT to BLE ...
SYN-4008 : Packed 6337 LUT and 1190 SEQ to BLE.
SYN-4003 : Packing 1790 remaining SEQ's ...
SYN-4005 : Packed 1407 SEQ with LUT/SLICE
SYN-4006 : 3850 single LUT's are left
SYN-4006 : 383 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 6720/8151 primitive instances ...
PHY-3001 : End packing;  0.480329s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (35.8%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 4556 instances
RUN-1001 : 2213 mslices, 2212 lslices, 100 pads, 24 brams, 3 dsps
RUN-1001 : There are total 10342 nets
RUN-6004 WARNING: There are 8 nets with only 1 pin.
RUN-1001 : 5468 nets have 2 pins
RUN-1001 : 3361 nets have [3 - 5] pins
RUN-1001 : 933 nets have [6 - 10] pins
RUN-1001 : 323 nets have [11 - 20] pins
RUN-1001 : 242 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
PHY-3001 : design contains 4554 instances, 4425 slices, 138 macros(714 instances: 467 mslices 247 lslices)
PHY-3001 : Cell area utilization is 52%
PHY-3001 : After packing: Len = 509052, Over = 77
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 52%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5232/10342.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 652736, over cnt = 1032(2%), over = 1553, worst = 7
PHY-1002 : len = 656280, over cnt = 619(1%), over = 834, worst = 7
PHY-1002 : len = 659904, over cnt = 367(1%), over = 487, worst = 7
PHY-1002 : len = 665080, over cnt = 68(0%), over = 90, worst = 4
PHY-1002 : len = 666296, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End global iterations;  0.702205s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (53.4%)

PHY-1001 : Congestion index: top1 = 50.58, top5 = 43.67, top10 = 39.95, top15 = 37.50.
PHY-3001 : End congestion estimation;  0.899636s wall, 0.578125s user + 0.000000s system = 0.578125s CPU (64.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 45425, tnet num: 10340, tinst num: 4554, tnode num: 53227, tedge num: 76739.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10340 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.322512s wall, 0.625000s user + 0.000000s system = 0.625000s CPU (47.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.6481e-05
PHY-3002 : Step(247): len = 500712, overlap = 79
PHY-3002 : Step(248): len = 494859, overlap = 93.5
PHY-3002 : Step(249): len = 491658, overlap = 105.25
PHY-3002 : Step(250): len = 489695, overlap = 116.25
PHY-3002 : Step(251): len = 488780, overlap = 123.5
PHY-3002 : Step(252): len = 487757, overlap = 124
PHY-3002 : Step(253): len = 487070, overlap = 125
PHY-3002 : Step(254): len = 486881, overlap = 126.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000152962
PHY-3002 : Step(255): len = 492553, overlap = 114
PHY-3002 : Step(256): len = 497439, overlap = 104.25
PHY-3002 : Step(257): len = 498147, overlap = 105
PHY-3002 : Step(258): len = 498914, overlap = 98.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000305924
PHY-3002 : Step(259): len = 505943, overlap = 83.25
PHY-3002 : Step(260): len = 512696, overlap = 76.25
PHY-3002 : Step(261): len = 516342, overlap = 76.5
PHY-3002 : Step(262): len = 516527, overlap = 80
PHY-3002 : Step(263): len = 516238, overlap = 79
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.893818s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (1.7%)

PHY-3001 : Trial Legalized: Len = 554840
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 51%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 636/10342.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 674768, over cnt = 1466(4%), over = 2463, worst = 8
PHY-1002 : len = 683872, over cnt = 852(2%), over = 1281, worst = 6
PHY-1002 : len = 694224, over cnt = 242(0%), over = 363, worst = 4
PHY-1002 : len = 696672, over cnt = 138(0%), over = 196, worst = 4
PHY-1002 : len = 698792, over cnt = 17(0%), over = 20, worst = 2
PHY-1001 : End global iterations;  0.929670s wall, 0.437500s user + 0.015625s system = 0.453125s CPU (48.7%)

PHY-1001 : Congestion index: top1 = 49.61, top5 = 43.75, top10 = 40.75, top15 = 38.67.
PHY-3001 : End congestion estimation;  1.163400s wall, 0.500000s user + 0.015625s system = 0.515625s CPU (44.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10340 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.520070s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (60.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000175209
PHY-3002 : Step(264): len = 539801, overlap = 9.75
PHY-3002 : Step(265): len = 532339, overlap = 20
PHY-3002 : Step(266): len = 525233, overlap = 26
PHY-3002 : Step(267): len = 519607, overlap = 38.5
PHY-3002 : Step(268): len = 515422, overlap = 49.25
PHY-3002 : Step(269): len = 514018, overlap = 53.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000350419
PHY-3002 : Step(270): len = 520223, overlap = 49.75
PHY-3002 : Step(271): len = 523058, overlap = 44.75
PHY-3002 : Step(272): len = 525891, overlap = 46
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000700838
PHY-3002 : Step(273): len = 530127, overlap = 43
PHY-3002 : Step(274): len = 536484, overlap = 41
PHY-3002 : Step(275): len = 540374, overlap = 37.75
PHY-3002 : Step(276): len = 542349, overlap = 38.75
PHY-3002 : Step(277): len = 543366, overlap = 41
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010851s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 558335, Over = 0
PHY-3001 : Spreading special nets. 44 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.030880s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 58 instances has been re-located, deltaX = 14, deltaY = 27, maxDist = 1.
PHY-3001 : Final: Len = 559087, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 45425, tnet num: 10340, tinst num: 4554, tnode num: 53227, tedge num: 76739.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.003249s wall, 0.515625s user + 0.000000s system = 0.515625s CPU (51.4%)

RUN-1004 : used memory is 483 MB, reserved memory is 481 MB, peak memory is 531 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 2309/10342.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 691024, over cnt = 1352(3%), over = 2170, worst = 9
PHY-1002 : len = 698744, over cnt = 688(1%), over = 991, worst = 6
PHY-1002 : len = 706552, over cnt = 195(0%), over = 277, worst = 6
PHY-1002 : len = 708488, over cnt = 60(0%), over = 89, worst = 6
PHY-1002 : len = 709696, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.932200s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (31.8%)

PHY-1001 : Congestion index: top1 = 47.80, top5 = 41.96, top10 = 38.98, top15 = 37.13.
PHY-1001 : End incremental global routing;  1.127102s wall, 0.468750s user + 0.000000s system = 0.468750s CPU (41.6%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10340 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.424683s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (55.2%)

OPT-1001 : 2 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4450 has valid locations, 7 needs to be replaced
PHY-3001 : design contains 4559 instances, 4430 slices, 138 macros(714 instances: 467 mslices 247 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 559561
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 52%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9503/10350.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 709928, over cnt = 21(0%), over = 21, worst = 1
PHY-1002 : len = 709952, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 709976, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.271047s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (57.6%)

PHY-1001 : Congestion index: top1 = 47.80, top5 = 41.96, top10 = 38.96, top15 = 37.12.
PHY-3001 : End congestion estimation;  0.475760s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (65.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 45481, tnet num: 10348, tinst num: 4559, tnode num: 53298, tedge num: 76829.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10348 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.426808s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (31.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(278): len = 559446, overlap = 0
PHY-3002 : Step(279): len = 559393, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 52%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 9502/10350.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 709888, over cnt = 17(0%), over = 20, worst = 3
PHY-1002 : len = 709944, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 709992, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.257733s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (42.4%)

PHY-1001 : Congestion index: top1 = 47.80, top5 = 41.96, top10 = 38.97, top15 = 37.13.
PHY-3001 : End congestion estimation;  0.459511s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (51.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10348 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.454657s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (51.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000392096
PHY-3002 : Step(280): len = 559364, overlap = 0
PHY-3002 : Step(281): len = 559365, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003908s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 559418, Over = 0
PHY-3001 : End spreading;  0.024063s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (64.9%)

PHY-3001 : Final: Len = 559418, Over = 0
PHY-3001 : End incremental placement;  3.088501s wall, 1.343750s user + 0.000000s system = 1.343750s CPU (43.5%)

OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : End high-fanout net optimization;  4.915078s wall, 2.187500s user + 0.000000s system = 2.187500s CPU (44.5%)

OPT-1001 : Current memory(MB): used = 545, reserve = 535, peak = 547.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9500/10350.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 709872, over cnt = 17(0%), over = 20, worst = 4
PHY-1002 : len = 709960, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 709976, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.258877s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (36.2%)

PHY-1001 : Congestion index: top1 = 47.80, top5 = 41.95, top10 = 38.96, top15 = 37.12.
OPT-1001 : End congestion update;  0.454204s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (41.3%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10348 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.362535s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (21.5%)

OPT-0007 : Start: WNS -3771 TNS -108265 NUM_FEPS 221
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4457 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4559 instances, 4430 slices, 138 macros(714 instances: 467 mslices 247 lslices)
PHY-3001 : Cell area utilization is 52%
PHY-3001 : Initial: Len = 568245, Over = 0
PHY-3001 : Spreading special nets. 11 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.026581s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 15 instances has been re-located, deltaX = 5, deltaY = 7, maxDist = 1.
PHY-3001 : Final: Len = 568565, Over = 0
PHY-3001 : End incremental legalization;  0.208159s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (22.5%)

OPT-0007 : Iter 1: improved WNS -3621 TNS -118970 NUM_FEPS 249 with 68 cells processed and 17352 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4457 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4559 instances, 4430 slices, 138 macros(714 instances: 467 mslices 247 lslices)
PHY-3001 : Cell area utilization is 52%
PHY-3001 : Initial: Len = 571610, Over = 0
PHY-3001 : Spreading special nets. 7 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.024192s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 10 instances has been re-located, deltaX = 2, deltaY = 5, maxDist = 1.
PHY-3001 : Final: Len = 571728, Over = 0
PHY-3001 : End incremental legalization;  0.198372s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (31.5%)

OPT-0007 : Iter 2: improved WNS -3621 TNS -102959 NUM_FEPS 224 with 45 cells processed and 7539 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4457 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4559 instances, 4430 slices, 138 macros(714 instances: 467 mslices 247 lslices)
PHY-3001 : Cell area utilization is 52%
PHY-3001 : Initial: Len = 575646, Over = 0
PHY-3001 : Spreading special nets. 8 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.025146s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (62.1%)

PHY-3001 : 9 instances has been re-located, deltaX = 7, deltaY = 1, maxDist = 1.
PHY-3001 : Final: Len = 575798, Over = 0
PHY-3001 : End incremental legalization;  0.194278s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (72.4%)

OPT-0007 : Iter 3: improved WNS -3621 TNS -184531 NUM_FEPS 283 with 53 cells processed and 7061 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4457 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4559 instances, 4430 slices, 138 macros(714 instances: 467 mslices 247 lslices)
PHY-3001 : Cell area utilization is 52%
PHY-3001 : Initial: Len = 587770, Over = 0
PHY-3001 : Spreading special nets. 17 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.028904s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 27 instances has been re-located, deltaX = 7, deltaY = 22, maxDist = 2.
PHY-3001 : Final: Len = 588582, Over = 0
PHY-3001 : End incremental legalization;  0.204524s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (61.1%)

OPT-0007 : Iter 4: improved WNS -3621 TNS -158023 NUM_FEPS 271 with 131 cells processed and 32448 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4457 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4559 instances, 4430 slices, 138 macros(714 instances: 467 mslices 247 lslices)
PHY-3001 : Cell area utilization is 52%
PHY-3001 : Initial: Len = 591750, Over = 0
PHY-3001 : Spreading special nets. 4 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.027883s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 6 instances has been re-located, deltaX = 3, deltaY = 2, maxDist = 1.
PHY-3001 : Final: Len = 591860, Over = 0
PHY-3001 : End incremental legalization;  0.202267s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (30.9%)

OPT-0007 : Iter 5: improved WNS -3621 TNS -153472 NUM_FEPS 280 with 65 cells processed and 7349 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4457 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4559 instances, 4430 slices, 138 macros(714 instances: 467 mslices 247 lslices)
PHY-3001 : Cell area utilization is 52%
PHY-3001 : Initial: Len = 595886, Over = 0
PHY-3001 : Spreading special nets. 6 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.027462s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 10 instances has been re-located, deltaX = 5, deltaY = 4, maxDist = 1.
PHY-3001 : Final: Len = 596224, Over = 0
PHY-3001 : End incremental legalization;  0.205334s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (45.7%)

OPT-0007 : Iter 6: improved WNS -3621 TNS -140812 NUM_FEPS 269 with 45 cells processed and 7400 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4457 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4559 instances, 4430 slices, 138 macros(714 instances: 467 mslices 247 lslices)
PHY-3001 : Cell area utilization is 52%
PHY-3001 : Initial: Len = 597078, Over = 0
PHY-3001 : Spreading special nets. 2 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.030285s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 3 instances has been re-located, deltaX = 1, deltaY = 2, maxDist = 1.
PHY-3001 : Final: Len = 597234, Over = 0
PHY-3001 : End incremental legalization;  0.207350s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (52.7%)

OPT-0007 : Iter 7: improved WNS -3621 TNS -136118 NUM_FEPS 269 with 22 cells processed and 2437 slack improved
OPT-1001 : End path based optimization;  2.994630s wall, 1.406250s user + 0.015625s system = 1.421875s CPU (47.5%)

OPT-1001 : Current memory(MB): used = 546, reserve = 536, peak = 548.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10348 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.347331s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (40.5%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 8747/10350.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 748944, over cnt = 262(0%), over = 398, worst = 5
PHY-1002 : len = 750200, over cnt = 126(0%), over = 153, worst = 5
PHY-1002 : len = 751544, over cnt = 23(0%), over = 32, worst = 5
PHY-1002 : len = 751736, over cnt = 6(0%), over = 6, worst = 1
PHY-1002 : len = 751960, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.580309s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (29.6%)

PHY-1001 : Congestion index: top1 = 49.68, top5 = 44.26, top10 = 40.96, top15 = 38.83.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10348 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.365630s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (25.6%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS -3621 TNS -136371 NUM_FEPS 269
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 49.275862
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack -3621ps with logic level 2 and starts from PAD
RUN-1001 :   0 HFN exist on timing critical paths out of 10350 nets
RUN-1001 :   0 long nets exist on timing critical paths out of 10350 nets
OPT-1001 : End physical optimization;  10.600829s wall, 4.625000s user + 0.031250s system = 4.656250s CPU (43.9%)

RUN-1003 : finish command "place" in  31.777739s wall, 13.421875s user + 1.031250s system = 14.453125s CPU (45.5%)

RUN-1004 : used memory is 468 MB, reserved memory is 455 MB, peak memory is 548 MB
RUN-1002 : start command "export_db m0soc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db m0soc_place.db" in  1.098658s wall, 1.015625s user + 0.000000s system = 1.015625s CPU (92.4%)

RUN-1004 : used memory is 468 MB, reserved memory is 456 MB, peak memory is 548 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 18 thread(s)
RUN-1001 : There are total 4561 instances
RUN-1001 : 2215 mslices, 2215 lslices, 100 pads, 24 brams, 3 dsps
RUN-1001 : There are total 10350 nets
RUN-6004 WARNING: There are 8 nets with only 1 pin.
RUN-1001 : 5470 nets have 2 pins
RUN-1001 : 3363 nets have [3 - 5] pins
RUN-1001 : 932 nets have [6 - 10] pins
RUN-1001 : 325 nets have [11 - 20] pins
RUN-1001 : 245 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 45481, tnet num: 10348, tinst num: 4559, tnode num: 53298, tedge num: 76829.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 2215 mslices, 2215 lslices, 100 pads, 24 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10348 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 718616, over cnt = 1459(4%), over = 2447, worst = 9
PHY-1002 : len = 729648, over cnt = 721(2%), over = 1046, worst = 7
PHY-1002 : len = 740712, over cnt = 80(0%), over = 116, worst = 5
PHY-1002 : len = 742072, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 742184, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.811039s wall, 0.609375s user + 0.015625s system = 0.625000s CPU (77.1%)

PHY-1001 : Congestion index: top1 = 49.27, top5 = 43.84, top10 = 40.48, top15 = 38.39.
PHY-1001 : End global routing;  1.005962s wall, 0.703125s user + 0.015625s system = 0.718750s CPU (71.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 546, reserve = 537, peak = 549.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SWCLK_dup_1 will be routed on clock mesh
PHY-1001 : net clk_dup_11 will be routed on clock mesh
PHY-1001 : net clk_148m_vga_dup_1 will be routed on clock mesh
PHY-5010 WARNING: Net isp_din[7] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[6] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[5] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[4] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[3] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[0] is skipped due to 0 input or output
PHY-1001 : net sd_reader/clk will be routed on clock mesh
PHY-1001 : net sdram_top_inst/fifo_ctrl_inst/sys_clk will be routed on clock mesh
PHY-5010 WARNING: Net isp_din[7] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[6] is skipped due to 0 input or output
PHY-5010 Similar messages will be suppressed.
PHY-1001 : Current memory(MB): used = 802, reserve = 795, peak = 802.
PHY-1001 : End build detailed router design. 2.753129s wall, 2.218750s user + 0.046875s system = 2.265625s CPU (82.3%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 116688, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.193582s wall, 0.859375s user + 0.000000s system = 0.859375s CPU (72.0%)

PHY-1001 : Current memory(MB): used = 837, reserve = 831, peak = 837.
PHY-1001 : End phase 1; 1.199167s wall, 0.875000s user + 0.000000s system = 0.875000s CPU (73.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 54% nets.
PHY-1001 : Routed 69% nets.
PHY-1001 : Routed 93% nets.
PHY-1022 : len = 1.88422e+06, over cnt = 948(0%), over = 957, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 841, reserve = 833, peak = 841.
PHY-1001 : End initial routed; 25.105236s wall, 18.046875s user + 0.140625s system = 18.187500s CPU (72.4%)

PHY-1001 : Update timing.....
PHY-1001 : 401/9719(4%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -3.461   |  -881.851  |  403  
RUN-1001 :   Hold   |   0.096   |   0.000    |   0   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 1.611254s wall, 1.218750s user + 0.000000s system = 1.218750s CPU (75.6%)

PHY-1001 : Current memory(MB): used = 848, reserve = 841, peak = 848.
PHY-1001 : End phase 2; 26.716563s wall, 19.265625s user + 0.140625s system = 19.406250s CPU (72.6%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 32 pins with SWNS -3.396ns STNS -875.481ns FEP 399.
PHY-1001 : End OPT Iter 1; 0.205352s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (45.7%)

PHY-1022 : len = 1.88434e+06, over cnt = 968(0%), over = 977, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.338526s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (55.4%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.85011e+06, over cnt = 286(0%), over = 287, worst = 2, crit = 0
PHY-1001 : End DR Iter 1; 1.532756s wall, 1.234375s user + 0.000000s system = 1.234375s CPU (80.5%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.84531e+06, over cnt = 48(0%), over = 48, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.501542s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (68.5%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 1.84512e+06, over cnt = 6(0%), over = 6, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.141106s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (99.7%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 1.84524e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 4; 0.119101s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (52.5%)

PHY-1001 : Update timing.....
PHY-1001 : 383/9719(3%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -3.396   |  -875.505  |  399  
RUN-1001 :   Hold   |   0.096   |   0.000    |   0   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 1.612253s wall, 1.375000s user + 0.000000s system = 1.375000s CPU (85.3%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 277 feed throughs used by 143 nets
PHY-1001 : End commit to database; 1.157503s wall, 1.015625s user + 0.000000s system = 1.015625s CPU (87.7%)

PHY-1001 : Current memory(MB): used = 915, reserve = 911, peak = 915.
PHY-1001 : End phase 3; 5.599704s wall, 4.531250s user + 0.000000s system = 4.531250s CPU (80.9%)

PHY-1001 : ===== Detail Route Phase 4 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 13 pins with SWNS -3.396ns STNS -875.505ns FEP 399.
PHY-1001 : End OPT Iter 1; 0.178652s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (52.5%)

PHY-1022 : len = 1.84524e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End optimize timing; 0.304629s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (61.6%)

PHY-0007 : Phase: 4; Congestion: {, , , }; Timing: {-3.396ns, -875.505ns, 399}
PHY-1001 : Update timing.....
PHY-1001 : 383/9719(3%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -3.396   |  -875.505  |  399  
RUN-1001 :   Hold   |   0.096   |   0.000    |   0   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 1.623173s wall, 1.296875s user + 0.000000s system = 1.296875s CPU (79.9%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 277 feed throughs used by 143 nets
PHY-1001 : End commit to database; 1.219019s wall, 0.828125s user + 0.000000s system = 0.828125s CPU (67.9%)

PHY-1001 : Current memory(MB): used = 923, reserve = 919, peak = 923.
PHY-1001 : End phase 4; 3.155757s wall, 2.328125s user + 0.000000s system = 2.328125s CPU (73.8%)

PHY-1003 : Routed, final wirelength = 1.84524e+06
PHY-1001 : Current memory(MB): used = 923, reserve = 919, peak = 923.
PHY-1001 : End export database. 0.029918s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (104.5%)

PHY-1001 : End detail routing;  39.703156s wall, 29.421875s user + 0.203125s system = 29.625000s CPU (74.6%)

RUN-1003 : finish command "route" in  42.112300s wall, 30.937500s user + 0.234375s system = 31.171875s CPU (74.0%)

RUN-1004 : used memory is 920 MB, reserved memory is 917 MB, peak memory is 923 MB
RUN-1002 : start command "report_area -io_info -file m0soc_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC Device: EG4S20BG256***

IO Statistics
#IO                        45
  #input                   11
  #output                  32
  #inout                    2

Utilization Statistics
#lut                     8176   out of  19600   41.71%
#reg                     3114   out of  19600   15.89%
#le                      8548
  #lut only              5434   out of   8548   63.57%
  #reg only               372   out of   8548    4.35%
  #lut&reg               2742   out of   8548   32.08%
#dsp                        3   out of     29   10.34%
#bram                      16   out of     64   25.00%
  #bram9k                  16
  #fifo9k                   0
#bram32k                    8   out of     16   50.00%
#pad                       45   out of    188   23.94%
  #ireg                     5
  #oreg                     6
  #treg                     1
#pll                        1   out of      4   25.00%
#gclk                       0   out of     16    0.00%

Clock Resource Statistics
Index     ClockNet                                 Type               DriverType         Driver                         Fanout
#1        clk_dup_11                               GCLK               io                 clk_syn_12.di                  1649
#2        sdram_top_inst/fifo_ctrl_inst/sys_clk    GCLK               pll                clk_gen_inst/pll_inst.clkc4    257
#3        sd_reader/clk                            GCLK               pll                clk_gen_inst/pll_inst.clkc1    235
#4        SWCLK_dup_1                              GCLK               io                 SWCLK_syn_2.di                 73
#5        clk_148m_vga_dup_1                       GCLK               pll                clk_gen_inst/pll_inst.clkc3    52


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType     PackReg   
      RSTn          INPUT         T4        LVCMOS33          N/A          PULLUP       NONE     
     SWCLK          INPUT         F9        LVCMOS25          N/A           N/A         NONE     
      clk           INPUT        K14        LVCMOS33          N/A          PULLUP       NONE     
     col[3]         INPUT        G12        LVTTL33           N/A          PULLUP       NONE     
     col[2]         INPUT        J13        LVTTL33           N/A          PULLUP       NONE     
     col[1]         INPUT        L12        LVTTL33           N/A          PULLUP       NONE     
     col[0]         INPUT        H14        LVTTL33           N/A          PULLUP       NONE     
     sddat0         INPUT         P1        LVCMOS33          N/A          PULLUP       IREG     
     sddat1         INPUT         N1        LVCMOS33          N/A          PULLUP       IREG     
     sddat2         INPUT         R2        LVCMOS33          N/A          PULLUP       IREG     
     sddat3         INPUT         R1        LVCMOS33          N/A          PULLUP       IREG     
     LED[3]        OUTPUT         N4        LVCMOS33           8            NONE        OREG     
     LED[2]        OUTPUT         N3        LVCMOS33           8            NONE        OREG     
     LED[1]        OUTPUT         M4        LVCMOS33           8            NONE        OREG     
     LED[0]        OUTPUT         M3        LVCMOS33           8            NONE        OREG     
  clk_148m_vga     OUTPUT         H2        LVCMOS33           8            NONE        NONE     
    rgb_b[7]       OUTPUT         C1        LVCMOS33           8            NONE        NONE     
    rgb_b[6]       OUTPUT         D1        LVCMOS33           8            NONE        NONE     
    rgb_b[5]       OUTPUT         E2        LVCMOS33           8            NONE        NONE     
    rgb_b[4]       OUTPUT         G3        LVCMOS33           8            NONE        NONE     
    rgb_b[3]       OUTPUT         E1        LVCMOS33           8            NONE        NONE     
    rgb_b[2]       OUTPUT         F2        LVCMOS33           8            NONE        NONE     
    rgb_b[1]       OUTPUT         F1        LVCMOS33           8            NONE        NONE     
    rgb_b[0]       OUTPUT         G1        LVCMOS33           8            NONE        NONE     
    rgb_g[7]       OUTPUT         H5        LVCMOS33           8            NONE        NONE     
    rgb_g[6]       OUTPUT         H1        LVCMOS33           8            NONE        NONE     
    rgb_g[5]       OUTPUT         J6        LVCMOS33           8            NONE        NONE     
    rgb_g[4]       OUTPUT         H3        LVCMOS33           8            NONE        NONE     
    rgb_g[3]       OUTPUT         J1        LVCMOS33           8            NONE        NONE     
    rgb_g[2]       OUTPUT         K1        LVCMOS33           8            NONE        NONE     
    rgb_g[1]       OUTPUT         K2        LVCMOS33           8            NONE        NONE     
    rgb_g[0]       OUTPUT         L1        LVCMOS33           8            NONE        NONE     
    rgb_r[7]       OUTPUT         K6        LVCMOS33           8            NONE        NONE     
    rgb_r[6]       OUTPUT         K3        LVCMOS33           8            NONE        NONE     
    rgb_r[5]       OUTPUT         K5        LVCMOS33           8            NONE        NONE     
    rgb_r[4]       OUTPUT         L4        LVCMOS33           8            NONE        NONE     
    rgb_r[3]       OUTPUT         M1        LVCMOS33           8            NONE        NONE     
    rgb_r[2]       OUTPUT         M2        LVCMOS33           8            NONE        NONE     
    rgb_r[1]       OUTPUT         L3        LVCMOS33           8            NONE        NONE     
    rgb_r[0]       OUTPUT         L5        LVCMOS33           8            NONE        NONE     
     sdclk         OUTPUT         M9        LVCMOS33           8            NONE        OREG     
     vga_hs        OUTPUT         J3        LVCMOS33           8            NONE        NONE     
     vga_vs        OUTPUT         J4        LVCMOS33           8            NONE        NONE     
     SWDIO          INOUT        H16        LVCMOS33           8            N/A         IREG     
     sdcmd          INOUT         P2        LVCMOS33           8           PULLUP     OREG;TREG  
      dm0          OUTPUT        S14        LVCMOS25           8            NONE        NONE     
      cke          OUTPUT        S18        LVCMOS25           8            NONE        NONE     
      we_n         OUTPUT        S19        LVCMOS25           8            NONE        NONE     
     cas_n         OUTPUT        S20        LVCMOS25           8            NONE        NONE     
     ras_n         OUTPUT        S21        LVCMOS25           8            NONE        NONE     
      cs_n         OUTPUT        S22        LVCMOS25           8            NONE        NONE     
    addr[9]        OUTPUT        S23        LVCMOS25           8            NONE        NONE     
    addr[8]        OUTPUT        S24        LVCMOS25           8            NONE        NONE     
    addr[7]        OUTPUT        S25        LVCMOS25           8            NONE        NONE     
    addr[6]        OUTPUT        S26        LVCMOS25           8            NONE        NONE     
    addr[5]        OUTPUT        S27        LVCMOS25           8            NONE        NONE     
    addr[4]        OUTPUT        S28        LVCMOS25           8            NONE        NONE     
      dm2          OUTPUT        S29        LVCMOS25           8            NONE        NONE     
      dm3          OUTPUT        S61        LVCMOS25           8            NONE        NONE     
    addr[3]        OUTPUT        S64        LVCMOS25           8            NONE        NONE     
    addr[2]        OUTPUT        S65        LVCMOS25           8            NONE        NONE     
    addr[1]        OUTPUT        S66        LVCMOS25           8            NONE        NONE     
    addr[0]        OUTPUT        S67        LVCMOS25           8            NONE        NONE     
    addr[10]       OUTPUT        S68        LVCMOS25           8            NONE        NONE     
     ba[0]         OUTPUT        S69        LVCMOS25           8            NONE        NONE     
     ba[1]         OUTPUT        S70        LVCMOS25           8            NONE        NONE     
      clk          OUTPUT        S73        LVCMOS25           8            NONE        NONE     
      dm1          OUTPUT        S76        LVCMOS25           8            NONE        NONE     
     dq[0]          INOUT         S1        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[6]          INOUT        S11        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[7]          INOUT        S12        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[1]          INOUT         S2        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[23]         INOUT        S31        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[22]         INOUT        S32        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[21]         INOUT        S35        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[20]         INOUT        S36        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[19]         INOUT        S37        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[18]         INOUT        S38        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[17]         INOUT        S41        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[16]         INOUT        S42        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[31]         INOUT        S48        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[30]         INOUT        S49        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[2]          INOUT         S5        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[29]         INOUT        S52        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[28]         INOUT        S53        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[27]         INOUT        S54        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[26]         INOUT        S55        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[25]         INOUT        S58        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[24]         INOUT        S59        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[3]          INOUT         S6        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[4]          INOUT         S7        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[8]          INOUT        S78        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[9]          INOUT        S79        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[5]          INOUT         S8        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[10]         INOUT        S82        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[11]         INOUT        S83        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[12]         INOUT        S84        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[13]         INOUT        S85        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[14]         INOUT        S88        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[15]         INOUT        S89        LVCMOS25           8           PULLUP     IREG;TREG  

Report Hierarchy Area:
+--------------------------------------------------------------------------------------------------------------------------------+
|Instance                    |Module                                        |le     |lut     |ripple  |seq     |bram    |dsp     |
+--------------------------------------------------------------------------------------------------------------------------------+
|top                         |CortexM0_SoC                                  |8548   |7462    |714     |3126    |24      |3       |
|  ISP                       |AHBISP                                        |1385   |808     |339     |768     |8       |0       |
|    u_5X5Window             |slidingWindow_5X5                             |606    |330     |145     |331     |8       |0       |
|      u_fifo_1              |fifo_buf                                      |77     |45      |18      |44      |2       |0       |
|        ram_inst            |ram_infer_fifo_buf                            |5      |4       |0       |5       |2       |0       |
|      u_fifo_2              |fifo_buf                                      |68     |27      |18      |43      |2       |0       |
|        ram_inst            |ram_infer_fifo_buf                            |8      |1       |0       |8       |2       |0       |
|      u_fifo_3              |fifo_buf                                      |70     |35      |18      |41      |2       |0       |
|        ram_inst            |ram_infer_fifo_buf                            |8      |8       |0       |8       |2       |0       |
|      u_fifo_4              |fifo_buf                                      |69     |45      |18      |44      |2       |0       |
|        ram_inst            |ram_infer_fifo_buf                            |8      |8       |0       |8       |2       |0       |
|    u_bypass                |bypass                                        |126    |86      |40      |33      |0       |0       |
|    u_demosaic              |demosaic                                      |440    |204     |142     |279     |0       |0       |
|      u1_conv_mask5         |conv_mask5                                    |112    |47      |31      |81      |0       |0       |
|      u2_conv_mask5         |conv_mask5                                    |77     |34      |27      |49      |0       |0       |
|      u_conv_mask4          |conv_mask4                                    |80     |36      |27      |54      |0       |0       |
|      u_conv_mask6          |conv_mask6                                    |81     |39      |33      |62      |0       |0       |
|    u_gamma                 |gamma                                         |17     |17      |0       |17      |0       |0       |
|      u_blue_gamma_rom      |gamma_rom                                     |8      |8       |0       |8       |0       |0       |
|      u_green_gamma_rom     |gamma_rom                                     |6      |6       |0       |6       |0       |0       |
|      u_red_gamma_rom       |gamma_rom                                     |2      |2       |0       |2       |0       |0       |
|  Interconncet              |AHBlite_Interconnect                          |14     |10      |4       |5       |0       |0       |
|    Decoder                 |AHBlite_Decoder                               |6      |6       |0       |3       |0       |0       |
|    SlaveMUX                |AHBlite_SlaveMUX                              |8      |4       |4       |2       |0       |0       |
|  RAMCODE_Interface         |AHBlite_Block_RAM                             |20     |20      |0       |14      |0       |0       |
|  RAMDATA_Interface         |AHBlite_Block_RAM                             |31     |27      |0       |17      |0       |0       |
|  RAM_CODE                  |Block_RAM                                     |4      |4       |0       |0       |4       |0       |
|  RAM_DATA                  |Block_RAM                                     |2      |2       |0       |1       |4       |0       |
|  U_APB_GPIO                |APB_GPIO                                      |4      |4       |0       |2       |0       |0       |
|  U_APB_SDCARD_CONTROL      |APB_SDCARD_CONTROL                            |26     |13      |0       |26      |0       |0       |
|  U_APB_VGA_CONTROL         |APB_VGA_CONTROL                               |4      |4       |0       |3       |0       |0       |
|  U_sdram                   |SDRAM                                         |0      |0       |0       |0       |0       |0       |
|  ahb_to_apb                |cmsdk_ahb_to_apb                              |15     |15      |0       |9       |0       |0       |
|  clk_gen_inst              |clk_gen                                       |0      |0       |0       |0       |0       |0       |
|  cmsdk_apb_slave_mux       |cmsdk_apb_slave_mux                           |2      |2       |0       |1       |0       |0       |
|  fifo                      |sd2isp_fifo                                   |145    |74      |18      |116     |2       |0       |
|    ram_inst                |ram_infer_sd2isp_fifo                         |13     |5       |0       |13      |2       |0       |
|    rd_to_wr_cross_inst     |fifo_cross_domain_addr_process_al_sd2isp_fifo |37     |22      |0       |37      |0       |0       |
|    wr_to_rd_cross_inst     |fifo_cross_domain_addr_process_al_sd2isp_fifo |36     |22      |0       |36      |0       |0       |
|  kb                        |Keyboard                                      |108    |92      |16      |48      |0       |0       |
|  sd_reader                 |sd_reader                                     |729    |634     |94      |313     |0       |0       |
|    u_sdcmd_ctrl            |sdcmd_ctrl                                    |324    |289     |34      |144     |0       |0       |
|  sdram_top_inst            |sdram_top                                     |788    |612     |121     |423     |6       |0       |
|    fifo_ctrl_inst          |fifo_ctrl                                     |418    |288     |75      |286     |6       |0       |
|      rd_fifo_data          |fifo_data                                     |161    |120     |21      |127     |2       |0       |
|        ram_inst            |ram_infer_fifo_data                           |14     |14      |0       |14      |2       |0       |
|        rd_to_wr_cross_inst |fifo_cross_domain_addr_process_al_fifo_data   |41     |39      |0       |41      |0       |0       |
|        wr_to_rd_cross_inst |fifo_cross_domain_addr_process_al_fifo_data   |36     |31      |0       |36      |0       |0       |
|      wr_fifo_data          |fifo_data                                     |167    |102     |30      |128     |4       |0       |
|        ram_inst            |ram_infer_fifo_data                           |30     |16      |0       |30      |4       |0       |
|        rd_to_wr_cross_inst |fifo_cross_domain_addr_process_al_fifo_data   |37     |30      |0       |37      |0       |0       |
|        wr_to_rd_cross_inst |fifo_cross_domain_addr_process_al_fifo_data   |39     |26      |0       |39      |0       |0       |
|    sdram_ctrl_inst         |sdram_ctrl                                    |370    |324     |46      |137     |0       |0       |
|      sdram_a_ref_inst      |sdram_a_ref                                   |48     |36      |12      |26      |0       |0       |
|      sdram_arbit_inst      |sdram_arbit                                   |62     |62      |0       |20      |0       |0       |
|      sdram_init_inst       |sdram_init                                    |52     |48      |4       |25      |0       |0       |
|      sdram_read_inst       |sdram_read                                    |133    |115     |18      |34      |0       |0       |
|      sdram_write_inst      |sdram_write                                   |75     |63      |12      |32      |0       |0       |
|  u_logic                   |cortexm0ds_logic                              |5082   |5026    |51      |1336    |0       |3       |
|  vga_ctrl_inst             |vga_ctrl                                      |156    |89      |65      |26      |0       |0       |
+--------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       5425  
    #2          2       2075  
    #3          3       694   
    #4          4       594   
    #5        5-10      984   
    #6        11-50     497   
    #7       51-100      19   
    #8       101-500     2    
  Average     3.19            

RUN-1002 : start command "export_db m0soc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db m0soc_pr.db" in  1.415924s wall, 1.656250s user + 0.046875s system = 1.703125s CPU (120.3%)

RUN-1004 : used memory is 916 MB, reserved memory is 913 MB, peak memory is 971 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 45481, tnet num: 10348, tinst num: 4559, tnode num: 53298, tedge num: 76829.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file m0soc_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 10348 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 4. Number of clock nets = 5 (1 unconstrainted).
TMR-5009 WARNING: No clock constraint on 1 clock net(s): 
		SWCLK_dup_1
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in m0soc_phy.timing, timing summary in m0soc_phy.tsm.
RUN-1002 : start command "export_bid m0soc_inst.bid"
PRG-1000 : <!-- HMAC is: f387df0b1167ca3066d0183510cd8d6303f06da1967718356e29d2ce4a1d5ea0 -->
RUN-1002 : start command "bitgen -bit m0soc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 18 threads.
BIT-1002 : Init instances completely, inst num: 4559
BIT-1002 : Init pips with 18 threads.
BIT-1002 : Init pips completely, net num: 10350, pip num: 120181
BIT-1002 : Init feedthrough with 18 threads.
BIT-1002 : Init feedthrough completely, num: 277
BIT-1003 : Multithreading accelaration with 18 threads.
BIT-1003 : Generate bitstream completely, there are 3137 valid insts, and 326196 bits set as '1'.
BIT-1004 : the usercode register value: 00000000101111010000000000000000
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file m0soc.bit.
RUN-1003 : finish command "bitgen -bit m0soc.bit" in  17.652990s wall, 107.328125s user + 1.625000s system = 108.953125s CPU (617.2%)

RUN-1004 : used memory is 923 MB, reserved memory is 924 MB, peak memory is 1108 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240514_205001.log"
