Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2013.4 (win32) Build 353583 Mon Dec  9 17:38:55 MST 2013
| Date         : Sat Apr 05 20:43:43 2014
| Host         : MININT-VV401LP running 32-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -file leon3mp_timing_summary_routed.rpt -pb leon3mp_timing_summary_routed.pb
| Design       : leon3mp
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.11 2013-11-22
--------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Check Timing
| ------------
------------------------------------------------------------------------------------------------


Checking 'no_clock'.
 There are 16 register/latch pins with no clock driven by: apb0/sLED_reg[15]_i_1/O and possible clock pin by: apb0/r_reg[haddr][10]/Q apb0/r_reg[haddr][11]/Q apb0/r_reg[haddr][12]/Q apb0/r_reg[haddr][13]/Q apb0/r_reg[haddr][14]/Q apb0/r_reg[haddr][15]/Q apb0/r_reg[haddr][16]/Q apb0/r_reg[haddr][17]/Q apb0/r_reg[haddr][18]/Q apb0/r_reg[haddr][19]/Q apb0/r_reg[hwrite]/Q apb0/r_reg[penable]/Q apb0/r_reg[psel]/Q 
 There are 8 register/latch pins with no clock driven by: io0/inst_top/inst_clk_divider/clk25MHz_reg/Q and possible clock pin by: io0/inst_top/inst_clk_divider/clk25MHz_reg/Q 
 There are 32 register/latch pins with no clock driven by: n_0_14833_BUFG_inst/O and possible clock pin by: adderahb_if/r_reg[addr][2]/Q adderahb_if/r_reg[addr][3]/Q 
 There are 2 register/latch pins with constant_clock.

Checking 'unconstrained_internal_endpoints'.
 There are 90 pins that are not constrained for maximum delay.
 There are 0 pins that are not constrained for maximum delay due to constant clock.

Checking 'no_input_delay'.
 There are 22 input ports with no input delay specified.

Checking 'no_output_delay'.
 There are 69 ports with no output delay specified.

Checking 'multiple_clock'.
 There are 0 register/latch pins with related clocks.
 There are 0 register/latch pins with exclusive clocks.

Checking 'generated_clocks'.
 There are 0 generated clocks that are not connected to a clock source.

Checking 'loops'.
 There are 0 combinational loops in the design.

Checking 'partial_input_delay'.
 There are 0 input ports with partial input delay specified.

Checking 'partial_output_delay'.
 There are 0 ports with partial output delay specified.

Checking 'unexpandable_clocks'.
 There are 0 related clock pairs.
 There are 0 User Ignored clock pairs.

Checking 'latch_loops'.
 There are 0 combinational latch loops in the design through latch input

------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.460      -49.892                     41                27061        0.037        0.000                      0                27061        3.000        0.000                       0                 11171  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock         Waveform(ns)         Period(ns)      Frequency(MHz)
-----         ------------         ----------      --------------
clk           {0.000 5.000}        10.000          100.000         
  CLKFBOUT    {0.000 5.000}        10.000          100.000         
  CLKFBOUT_1  {0.000 5.000}        10.000          100.000         
  CLKOUT0     {0.000 10.000}       20.000          50.000          
  CLKOUT0_1   {0.000 10.000}       20.000          50.000          
  CLKOUT1     {5.000 15.000}       20.000          50.000          
  CLKOUT1_1   {5.000 15.000}       20.000          50.000          
  CLKOUT2     {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 1.150        0.000                      0                   66        0.134        0.000                      0                   66        3.000        0.000                       0                  2101  
  CLKFBOUT                                                                                                                                                      8.751        0.000                       0                     2  
  CLKFBOUT_1                                                                                                                                                    8.751        0.000                       0                     2  
  CLKOUT0                                                                                                                                                      17.845        0.000                       0                     2  
  CLKOUT0_1         4.473        0.000                      0                17848        0.037        0.000                      0                17848        8.750        0.000                       0                  8724  
  CLKOUT1          11.644        0.000                      0                  697        0.157        0.000                      0                  697        9.500        0.000                       0                   345  
  CLKOUT1_1                                                                                                                                                    18.751        0.000                       0                     1  
  CLKOUT2                                                                                                                                                       3.751        0.000                       0                     1  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
CLKOUT0_1     clk                 0.207        0.000                      0                 2049        1.947        0.000                      0                 2049  
clk           CLKOUT0_1           2.160        0.000                      0                 4109        0.369        0.000                      0                 4109  
CLKOUT1       CLKOUT0_1           5.135        0.000                      0                  191        4.151        0.000                      0                  191  
CLKOUT0_1     CLKOUT1            -1.460      -49.892                     41                  103       14.497        0.000                      0                  103  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  CLKOUT0_1          CLKOUT0_1                5.948        0.000                      0                 4207        1.314        0.000                      0                 4207  
**async_default**  CLKOUT0_1          CLKOUT1                  0.798        0.000                      0                    6       15.600        0.000                      0                    6  
**async_default**  CLKOUT0_1          clk                      0.379        0.000                      0                 2090        2.623        0.000                      0                 2090  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        1.150ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.134ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.150ns  (required time - arrival time)
  Source:                 io0/inst_top/inst_clk_divider/cnt44kHz_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io0/inst_top/inst_clk_divider/clk44kHzbuf_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.819ns  (logic 5.238ns (59.397%)  route 3.581ns (40.603%))
  Logic Levels:           15  (CARRY4=7 LUT1=1 LUT2=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.689ns = ( 14.689 - 10.000 ) 
    Source Clock Delay      (SCD):    4.983ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        1.625     4.983    io0/inst_top/inst_clk_divider/clk_IBUF_BUFG
    SLICE_X34Y100                                                     r  io0/inst_top/inst_clk_divider/cnt44kHz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y100        FDCE (Prop_fdce_C_Q)         0.518     5.501 r  io0/inst_top/inst_clk_divider/cnt44kHz_reg[2]/Q
                         net (fo=14, routed)          0.698     6.200    io0/inst_top/inst_clk_divider/cnt44kHz_reg[2]
    SLICE_X33Y101        LUT2 (Prop_lut2_I0_O)        0.124     6.324 r  io0/inst_top/inst_clk_divider/clk44kHzbuf_i_54/O
                         net (fo=1, routed)           0.000     6.324    io0/inst_top/inst_clk_divider/n_2_clk44kHzbuf_i_54
    SLICE_X33Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.856 r  io0/inst_top/inst_clk_divider/clk44kHzbuf_reg_i_45/CO[3]
                         net (fo=1, routed)           0.000     6.856    io0/inst_top/inst_clk_divider/n_2_clk44kHzbuf_reg_i_45
    SLICE_X33Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.970 r  io0/inst_top/inst_clk_divider/clk44kHzbuf_reg_i_40/CO[3]
                         net (fo=1, routed)           0.000     6.970    io0/inst_top/inst_clk_divider/n_2_clk44kHzbuf_reg_i_40
    SLICE_X33Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.304 r  io0/inst_top/inst_clk_divider/clk44kHzbuf_reg_i_34/O[1]
                         net (fo=4, routed)           0.470     7.773    n_12_io0
    SLICE_X33Y104        LUT2 (Prop_lut2_I1_O)        0.303     8.076 r  clk44kHzbuf_i_37/O
                         net (fo=1, routed)           0.000     8.076    n_2_clk44kHzbuf_i_37
    SLICE_X33Y104        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.716 r  clk44kHzbuf_reg_i_28/O[3]
                         net (fo=1, routed)           0.460     9.177    io0/inst_top/inst_clk_divider/I5[3]
    SLICE_X35Y102        LUT2 (Prop_lut2_I1_O)        0.306     9.483 r  io0/inst_top/inst_clk_divider/clk44kHzbuf_i_12/O
                         net (fo=1, routed)           0.000     9.483    io0/inst_top/inst_clk_divider/n_2_clk44kHzbuf_i_12
    SLICE_X35Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.884 r  io0/inst_top/inst_clk_divider/clk44kHzbuf_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.884    io0/inst_top/inst_clk_divider/n_2_clk44kHzbuf_reg_i_3
    SLICE_X35Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.218 f  io0/inst_top/inst_clk_divider/clk44kHzbuf_reg_i_16/O[1]
                         net (fo=2, routed)           0.475    10.693    io0/inst_top/inst_clk_divider/n_8_clk44kHzbuf_reg_i_16
    SLICE_X38Y104        LUT1 (Prop_lut1_I0_O)        0.303    10.996 r  io0/inst_top/inst_clk_divider/clk44kHzbuf_i_9/O
                         net (fo=1, routed)           0.000    10.996    io0/inst_top/inst_clk_divider/n_2_clk44kHzbuf_i_9
    SLICE_X38Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.529 r  io0/inst_top/inst_clk_divider/clk44kHzbuf_reg_i_2/CO[3]
                         net (fo=6, routed)           0.355    11.884    io0/inst_top/inst_clk_divider/n_2_clk44kHzbuf_reg_i_2
    SLICE_X38Y102        LUT5 (Prop_lut5_I0_O)        0.424    12.308 r  io0/inst_top/inst_clk_divider/clk44kHzbuf_i_33/O
                         net (fo=1, routed)           0.403    12.711    io0/inst_top/inst_clk_divider/n_2_clk44kHzbuf_i_33
    SLICE_X39Y103        LUT6 (Prop_lut6_I3_O)        0.124    12.835 r  io0/inst_top/inst_clk_divider/clk44kHzbuf_i_18/O
                         net (fo=1, routed)           0.264    13.099    io0/inst_top/inst_clk_divider/n_2_clk44kHzbuf_i_18
    SLICE_X39Y103        LUT6 (Prop_lut6_I4_O)        0.124    13.223 r  io0/inst_top/inst_clk_divider/clk44kHzbuf_i_5/O
                         net (fo=1, routed)           0.455    13.678    io0/inst_top/inst_clk_divider/n_2_clk44kHzbuf_i_5
    SLICE_X37Y102        LUT6 (Prop_lut6_I4_O)        0.124    13.802 r  io0/inst_top/inst_clk_divider/clk44kHzbuf_i_1/O
                         net (fo=1, routed)           0.000    13.802    io0/inst_top/inst_clk_divider/n_2_clk44kHzbuf_i_1
    SLICE_X37Y102        FDCE                                         r  io0/inst_top/inst_clk_divider/clk44kHzbuf_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        1.504    14.689    io0/inst_top/inst_clk_divider/clk_IBUF_BUFG
    SLICE_X37Y102                                                     r  io0/inst_top/inst_clk_divider/clk44kHzbuf_reg/C
                         clock pessimism              0.269    14.958    
                         clock uncertainty           -0.035    14.923    
    SLICE_X37Y102        FDCE (Setup_fdce_C_D)        0.029    14.952    io0/inst_top/inst_clk_divider/clk44kHzbuf_reg
  -------------------------------------------------------------------
                         required time                         14.952    
                         arrival time                         -13.802    
  -------------------------------------------------------------------
                         slack                                  1.150    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 io0/inst_top/inst_clk_divider/clk44kHzbuf_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io0/inst_top/inst_clk_divider/clk44kHz_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.905ns
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        0.565     1.398    io0/inst_top/inst_clk_divider/clk_IBUF_BUFG
    SLICE_X37Y102                                                     r  io0/inst_top/inst_clk_divider/clk44kHzbuf_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y102        FDCE (Prop_fdce_C_Q)         0.141     1.539 r  io0/inst_top/inst_clk_divider/clk44kHzbuf_reg/Q
                         net (fo=2, routed)           0.068     1.607    io0/inst_top/inst_clk_divider/clk44kHzbuf
    SLICE_X37Y102        FDCE                                         r  io0/inst_top/inst_clk_divider/clk44kHz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        0.836     1.905    io0/inst_top/inst_clk_divider/clk_IBUF_BUFG
    SLICE_X37Y102                                                     r  io0/inst_top/inst_clk_divider/clk44kHz_reg/C
                         clock pessimism             -0.506     1.398    
    SLICE_X37Y102        FDCE (Hold_fdce_C_D)         0.075     1.473    io0/inst_top/inst_clk_divider/clk44kHz_reg
  -------------------------------------------------------------------
                         required time                         -1.473    
                         arrival time                           1.607    
  -------------------------------------------------------------------
                         slack                                  0.134    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform:           { 0 5 }
Period:             10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required  Actual  Slack   Location        Pin
Min Period        n/a     BUFG/I            n/a            2.155     10.000  7.845   BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633    10.000  42.633  PLLE2_ADV_X0Y1  PLLE2_ADV_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000     5.000   3.000   PLLE2_ADV_X0Y1  PLLE2_ADV_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000     5.000   3.000   PLLE2_ADV_X0Y1  PLLE2_ADV_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBOUT
  To Clock:  CLKFBOUT

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBOUT
Waveform:           { 0 5 }
Period:             10.000
Sources:            { PLLE2_ADV_inst/CLKFBOUT }

Check Type  Corner  Lib Pin            Reference Pin  Required  Actual  Slack   Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBIN  n/a            1.249     10.000  8.751   PLLE2_ADV_X0Y1  PLLE2_ADV_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN  n/a            52.633    10.000  42.633  PLLE2_ADV_X0Y1  PLLE2_ADV_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBOUT_1
  To Clock:  CLKFBOUT_1

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBOUT_1
Waveform:           { 0 5 }
Period:             10.000
Sources:            { clkgen0/xc7l.v/PLLE2_ADV_inst/CLKFBOUT }

Check Type  Corner  Lib Pin            Reference Pin  Required  Actual  Slack   Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBIN  n/a            1.249     10.000  8.751   PLLE2_ADV_X0Y0  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN  n/a            52.633    10.000  42.633  PLLE2_ADV_X0Y0  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT0
  To Clock:  CLKOUT0

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKOUT0
Waveform:           { 0 10 }
Period:             20.000
Sources:            { PLLE2_ADV_inst/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required  Actual  Slack    Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155     20.000  17.845   BUFGCTRL_X0Y1   bufgclk0/I
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000   20.000  140.000  PLLE2_ADV_X0Y1  PLLE2_ADV_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT0_1
  To Clock:  CLKOUT0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.473ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.473ns  (required time - arrival time)
  Source:                 leon3gen.cpu[0].u0/leon3x0/p0/iu/r_reg[x][ctrl][annul]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            leon3gen.cpu[0].u0/leon3x0/cmem0/dme.dtags0.dt0[1].dtags0/xc2v.x0/a8.x[0].r0/DIBDI[9]
                            (rising edge-triggered cell RAMB36E1 clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLKOUT0_1 rise@20.000ns - CLKOUT0_1 rise@0.000ns)
  Data Path Delay:        14.425ns  (logic 2.882ns (19.979%)  route 11.543ns (80.021%))
  Logic Levels:           14  (LUT2=3 LUT3=2 LUT4=3 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.521ns = ( 28.521 - 20.000 ) 
    Source Clock Delay      (SCD):    9.087ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        1.832     5.191    clkgen0/xc7l.v/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.279 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.291    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.387 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=8722, routed)        1.699     9.087    leon3gen.cpu[0].u0/leon3x0/p0/iu/I1
    SLICE_X73Y71                                                      r  leon3gen.cpu[0].u0/leon3x0/p0/iu/r_reg[x][ctrl][annul]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y71         FDRE (Prop_fdre_C_Q)         0.456     9.543 f  leon3gen.cpu[0].u0/leon3x0/p0/iu/r_reg[x][ctrl][annul]/Q
                         net (fo=111, routed)         1.531    11.074    leon3gen.cpu[0].u0/leon3x0/p0/iu/r_reg[x][ctrl][annul]__0
    SLICE_X60Y72         LUT3 (Prop_lut3_I0_O)        0.124    11.198 r  leon3gen.cpu[0].u0/leon3x0/p0/iu/dsugen.dsur[tt][7]_i_4/O
                         net (fo=12, routed)          0.654    11.852    leon3gen.cpu[0].u0/leon3x0/p0/iu/n_2_dsugen.dsur[tt][7]_i_4
    SLICE_X63Y73         LUT5 (Prop_lut5_I4_O)        0.124    11.976 r  leon3gen.cpu[0].u0/leon3x0/p0/iu/r[x][annul_all]_i_1/O
                         net (fo=15, routed)          0.847    12.823    leon3gen.cpu[0].u0/leon3x0/p0/iu/annul_all
    SLICE_X73Y71         LUT2 (Prop_lut2_I1_O)        0.124    12.947 r  leon3gen.cpu[0].u0/leon3x0/p0/iu/r[x][ctrl][annul]_i_2/O
                         net (fo=12, routed)          0.634    13.581    leon3gen.cpu[0].u0/leon3x0/p0/iu/v_x_ctrl_annul
    SLICE_X73Y72         LUT4 (Prop_lut4_I0_O)        0.149    13.730 f  leon3gen.cpu[0].u0/leon3x0/p0/iu/r[x][ctrl][tt][5]_i_4/O
                         net (fo=11, routed)          0.458    14.188    leon3gen.cpu[0].u0/leon3x0/p0/iu/n_2_r[x][ctrl][tt][5]_i_4
    SLICE_X74Y72         LUT2 (Prop_lut2_I1_O)        0.332    14.520 f  leon3gen.cpu[0].u0/leon3x0/p0/iu/r[x][ctrl][trap]_i_8/O
                         net (fo=1, routed)           0.502    15.021    leon3gen.cpu[0].u0/leon3x0/p0/iu/n_2_r[x][ctrl][trap]_i_8
    SLICE_X74Y72         LUT6 (Prop_lut6_I3_O)        0.124    15.145 r  leon3gen.cpu[0].u0/leon3x0/p0/iu/r[x][ctrl][trap]_i_4/O
                         net (fo=4, routed)           0.453    15.599    leon3gen.cpu[0].u0/leon3x0/p0/iu/n_2_r[x][ctrl][trap]_i_4
    SLICE_X73Y73         LUT4 (Prop_lut4_I3_O)        0.124    15.723 r  leon3gen.cpu[0].u0/leon3x0/p0/iu/r[x][ctrl][tt][5]_i_6/O
                         net (fo=7, routed)           0.439    16.162    leon3gen.cpu[0].u0/leon3x0/p0/iu/n_2_r[x][ctrl][tt][5]_i_6
    SLICE_X73Y71         LUT6 (Prop_lut6_I1_O)        0.124    16.286 r  leon3gen.cpu[0].u0/leon3x0/p0/iu/r[stpend]_i_3/O
                         net (fo=14, routed)          1.519    17.804    leon3gen.cpu[0].u0/leon3x0/p0/iu/dci[nullify]
    SLICE_X49Y63         LUT4 (Prop_lut4_I1_O)        0.119    17.923 r  leon3gen.cpu[0].u0/leon3x0/p0/iu/r[holdn]_i_7/O
                         net (fo=5, routed)           0.502    18.425    leon3gen.cpu[0].u0/leon3x0/p0/iu/n_2_r[holdn]_i_7
    SLICE_X50Y62         LUT6 (Prop_lut6_I5_O)        0.332    18.757 r  leon3gen.cpu[0].u0/leon3x0/p0/iu/reg2.rl[set][0]_i_4/O
                         net (fo=3, routed)           0.614    19.371    leon3gen.cpu[0].u0/leon3x0/p0/iu/n_2_reg2.rl[set][0]_i_4
    SLICE_X52Y65         LUT6 (Prop_lut6_I5_O)        0.124    19.495 f  leon3gen.cpu[0].u0/leon3x0/p0/iu/a8.x[0].r0_i_57/O
                         net (fo=21, routed)          0.859    20.353    leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/I173
    SLICE_X57Y68         LUT3 (Prop_lut3_I0_O)        0.150    20.503 f  leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/a8.x[0].r0_i_56/O
                         net (fo=20, routed)          0.978    21.481    leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/n_2_a8.x[0].r0_i_56
    SLICE_X60Y70         LUT6 (Prop_lut6_I0_O)        0.326    21.807 r  leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/a8.x[0].r0_i_42/O
                         net (fo=1, routed)           0.575    22.382    leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/crami[dcramin][tag][0]_530[17]
    SLICE_X61Y70         LUT2 (Prop_lut2_I0_O)        0.150    22.532 r  leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/a8.x[0].r0_i_16/O
                         net (fo=2, routed)           0.980    23.512    leon3gen.cpu[0].u0/leon3x0/cmem0/dme.dtags0.dt0[1].dtags0/xc2v.x0/DIB[9]
    RAMB36_X1Y14         RAMB36E1                                     r  leon3gen.cpu[0].u0/leon3x0/cmem0/dme.dtags0.dt0[1].dtags0/xc2v.x0/a8.x[0].r0/DIBDI[9]
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    23.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        1.705    24.890    clkgen0/xc7l.v/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.973 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.918    26.891    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.982 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=8722, routed)        1.539    28.521    leon3gen.cpu[0].u0/leon3x0/cmem0/dme.dtags0.dt0[1].dtags0/xc2v.x0/I1
    RAMB36_X1Y14                                                      r  leon3gen.cpu[0].u0/leon3x0/cmem0/dme.dtags0.dt0[1].dtags0/xc2v.x0/a8.x[0].r0/CLKBWRCLK
                         clock pessimism              0.485    29.006    
                         clock uncertainty           -0.082    28.924    
    RAMB36_X1Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[9])
                                                     -0.939    27.985    leon3gen.cpu[0].u0/leon3x0/cmem0/dme.dtags0.dt0[1].dtags0/xc2v.x0/a8.x[0].r0
  -------------------------------------------------------------------
                         required time                         27.985    
                         arrival time                         -23.512    
  -------------------------------------------------------------------
                         slack                                  4.473    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 io0/inst_ADC_TOP/inst_fir/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.data_in_mux_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io0/inst_ADC_TOP/inst_fir/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[63][4]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT0_1 rise@0.000ns - CLKOUT0_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.313%)  route 0.119ns (45.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.646ns
    Source Clock Delay      (SCD):    2.803ns
    Clock Pessimism Removal (CPR):    0.802ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        0.629     1.463    clkgen0/xc7l.v/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.513 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.663     2.176    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.202 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=8722, routed)        0.602     2.803    io0/inst_ADC_TOP/inst_fir/U0/i_synth/aclk
    SLICE_X4Y51                                                       r  io0/inst_ADC_TOP/inst_fir/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.data_in_mux_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y51          FDRE (Prop_fdre_C_Q)         0.141     2.944 r  io0/inst_ADC_TOP/inst_fir/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.data_in_mux_reg[4]/Q
                         net (fo=1, routed)           0.119     3.063    io0/inst_ADC_TOP/inst_fir/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/DATA_IN[4]
    SLICE_X2Y51          SRLC32E                                      r  io0/inst_ADC_TOP/inst_fir/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[63][4]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        0.903     1.972    clkgen0/xc7l.v/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.025 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.716     2.741    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.770 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=8722, routed)        0.876     3.646    io0/inst_ADC_TOP/inst_fir/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/CLK
    SLICE_X2Y51                                                       r  io0/inst_ADC_TOP/inst_fir/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[63][4]_srl32/CLK
                         clock pessimism             -0.802     2.843    
    SLICE_X2Y51          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     3.026    io0/inst_ADC_TOP/inst_fir/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[63][4]_srl32
  -------------------------------------------------------------------
                         required time                         -3.026    
                         arrival time                           3.063    
  -------------------------------------------------------------------
                         slack                                  0.037    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKOUT0_1
Waveform:           { 0 10 }
Period:             20.000
Sources:            { clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required  Actual  Slack    Location        Pin
Min Period        n/a     XADC/DCLK          n/a            4.000     20.000  16.000   XADC_X0Y0       io0/inst_ADC_TOP/inst_ADC/U0/DCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000   20.000  140.000  PLLE2_ADV_X0Y0  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250     10.000  8.750    SLICE_X8Y78     eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0/a0.x0/rfd_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250     10.000  8.750    SLICE_X10Y79    eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0/a0.x0/rfd_reg_0_3_6_11/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT1
  To Clock:  CLKOUT1

Setup :            0  Failing Endpoints,  Worst Slack       11.644ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.157ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.644ns  (required time - arrival time)
  Source:                 eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/FSM_onehot_r_reg[main_state][6]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@5.000ns fall@15.000ns period=20.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[byte_count][8]/S
                            (rising edge-triggered cell FDSE clocked by CLKOUT1  {rise@5.000ns fall@15.000ns period=20.000ns})
  Path Group:             CLKOUT1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLKOUT1 rise@25.000ns - CLKOUT1 rise@5.000ns)
  Data Path Delay:        7.703ns  (logic 1.250ns (16.227%)  route 6.453ns (83.774%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.046ns = ( 33.046 - 25.000 ) 
    Source Clock Delay      (SCD):    8.550ns = ( 13.550 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     8.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        1.659    10.018    clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    10.106 r  PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.704    11.810    CLKOUT1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    11.906 r  bufgclk45/O
                         net (fo=343, routed)         1.643    13.550    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/CLK
    SLICE_X12Y57                                                      r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/FSM_onehot_r_reg[main_state][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y57         FDRE (Prop_fdre_C_Q)         0.518    14.068 f  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/FSM_onehot_r_reg[main_state][6]/Q
                         net (fo=10, routed)          1.185    15.252    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_2_FSM_onehot_r_reg[main_state][6]
    SLICE_X13Y55         LUT4 (Prop_lut4_I1_O)        0.152    15.404 f  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/FSM_onehot_r[main_state][14]_i_15/O
                         net (fo=1, routed)           1.065    16.469    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_2_FSM_onehot_r[main_state][14]_i_15
    SLICE_X12Y50         LUT4 (Prop_lut4_I0_O)        0.332    16.801 r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/FSM_onehot_r[main_state][14]_i_4/O
                         net (fo=44, routed)          2.366    19.167    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_2_FSM_onehot_r[main_state][14]_i_4
    SLICE_X10Y56         LUT6 (Prop_lut6_I3_O)        0.124    19.291 r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r[byte_count][10]_i_2/O
                         net (fo=12, routed)          0.604    19.895    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_2_r[byte_count][10]_i_2
    SLICE_X9Y56          LUT6 (Prop_lut6_I5_O)        0.124    20.019 r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r[byte_count][10]_i_1/O
                         net (fo=11, routed)          1.234    21.253    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_2_r[byte_count][10]_i_1
    SLICE_X10Y57         FDSE                                         r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[byte_count][8]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)   25.000    25.000 r  
    E3                                                0.000    25.000 r  clk
                         net (fo=0)                   0.000    25.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    28.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        1.538    29.724    clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    29.807 r  PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.625    31.432    CLKOUT1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    31.523 r  bufgclk45/O
                         net (fo=343, routed)         1.523    33.046    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/CLK
    SLICE_X10Y57                                                      r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[byte_count][8]/C
                         clock pessimism              0.463    33.510    
                         clock uncertainty           -0.089    33.421    
    SLICE_X10Y57         FDSE (Setup_fdse_C_S)       -0.524    32.897    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[byte_count][8]
  -------------------------------------------------------------------
                         required time                         32.897    
                         arrival time                         -21.253    
  -------------------------------------------------------------------
                         slack                                 11.644    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[crc][28]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@5.000ns fall@15.000ns period=20.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[crc][22]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@5.000ns fall@15.000ns period=20.000ns})
  Path Group:             CLKOUT1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT1 rise@5.000ns - CLKOUT1 rise@5.000ns)
  Data Path Delay:        0.290ns  (logic 0.186ns (64.182%)  route 0.104ns (35.818%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.407ns = ( 8.407 - 5.000 ) 
    Source Clock Delay      (SCD):    2.579ns = ( 7.579 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.815ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     5.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        0.563     6.396    clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     6.446 r  PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.510     6.956    CLKOUT1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     6.982 r  bufgclk45/O
                         net (fo=343, routed)         0.597     7.579    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/CLK
    SLICE_X3Y83                                                       r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[crc][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDRE (Prop_fdre_C_Q)         0.141     7.720 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[crc][28]/Q
                         net (fo=12, routed)          0.104     7.824    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/p_0_in18_in
    SLICE_X2Y83          LUT5 (Prop_lut5_I2_O)        0.045     7.869 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[crc][22]_i_1__0/O
                         net (fo=1, routed)           0.000     7.869    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/rin[crc][22]
    SLICE_X2Y83          FDRE                                         r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[crc][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     6.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        0.833     6.902    clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     6.955 r  PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.556     7.510    CLKOUT1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     7.539 r  bufgclk45/O
                         net (fo=343, routed)         0.868     8.407    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/CLK
    SLICE_X2Y83                                                       r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[crc][22]/C
                         clock pessimism             -0.815     7.592    
    SLICE_X2Y83          FDRE (Hold_fdre_C_D)         0.120     7.712    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[crc][22]
  -------------------------------------------------------------------
                         required time                         -7.712    
                         arrival time                           7.869    
  -------------------------------------------------------------------
                         slack                                  0.157    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKOUT1
Waveform:           { 5 15 }
Period:             20.000
Sources:            { PLLE2_ADV_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required  Actual  Slack    Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155     20.000  17.845   BUFGCTRL_X0Y2   bufgclk45/I
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000   20.000  140.000  PLLE2_ADV_X0Y1  PLLE2_ADV_inst/CLKOUT1
Low Pulse Width   Fast    FDSE/C             n/a            0.500     10.000  9.500    SLICE_X4Y71     eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/FSM_onehot_r_reg[rx_state][0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500     10.000  9.500    SLICE_X0Y84     eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[crc][0]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT1_1
  To Clock:  CLKOUT1_1

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack       18.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKOUT1_1
Waveform:           { 5 15 }
Period:             20.000
Sources:            { clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required  Actual  Slack    Location        Pin
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249     20.000  18.751   PLLE2_ADV_X0Y0  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000   20.000  140.000  PLLE2_ADV_X0Y0  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT2
  To Clock:  CLKOUT2

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        3.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKOUT2
Waveform:           { 0 2.5 }
Period:             5.000
Sources:            { clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required  Actual  Slack    Location        Pin
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249     5.000   3.751    PLLE2_ADV_X0Y0  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000   5.000   155.000  PLLE2_ADV_X0Y0  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT0_1
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.207ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.947ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.207ns  (required time - arrival time)
  Source:                 io0/ADDR_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io0/inst_top/inst_DAC_BUFFER/Memory_array_reg[106][12]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - CLKOUT0_1 rise@0.000ns)
  Data Path Delay:        5.441ns  (logic 0.932ns (17.130%)  route 4.509ns (82.870%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -4.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    9.024ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        1.832     5.191    clkgen0/xc7l.v/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.279 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.291    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.387 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=8722, routed)        1.636     9.024    io0/I2
    SLICE_X39Y58                                                      r  io0/ADDR_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y58         FDRE (Prop_fdre_C_Q)         0.456     9.480 r  io0/ADDR_reg[6]/Q
                         net (fo=40, routed)          1.928    11.407    io0/inst_top/inst_DAC_BUFFER/Q[6]
    SLICE_X20Y28         LUT3 (Prop_lut3_I2_O)        0.150    11.557 f  io0/inst_top/inst_DAC_BUFFER/Memory_array[96][15]_i_2/O
                         net (fo=16, routed)          0.720    12.277    io0/inst_top/inst_DAC_BUFFER/n_2_Memory_array[96][15]_i_2
    SLICE_X17Y24         LUT6 (Prop_lut6_I5_O)        0.326    12.603 r  io0/inst_top/inst_DAC_BUFFER/Memory_array[106][15]_i_1/O
                         net (fo=16, routed)          1.861    14.464    io0/inst_top/inst_DAC_BUFFER/n_2_Memory_array[106][15]_i_1
    SLICE_X62Y27         FDCE                                         r  io0/inst_top/inst_DAC_BUFFER/Memory_array_reg[106][12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        1.662    14.847    io0/inst_top/inst_DAC_BUFFER/clk_IBUF_BUFG
    SLICE_X62Y27                                                      r  io0/inst_top/inst_DAC_BUFFER/Memory_array_reg[106][12]/C
                         clock pessimism              0.173    15.020    
                         clock uncertainty           -0.180    14.840    
    SLICE_X62Y27         FDCE (Setup_fdce_C_CE)      -0.169    14.671    io0/inst_top/inst_DAC_BUFFER/Memory_array_reg[106][12]
  -------------------------------------------------------------------
                         required time                         14.671    
                         arrival time                         -14.464    
  -------------------------------------------------------------------
                         slack                                  0.207    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.947ns  (arrival time - required time)
  Source:                 rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io0/inst_top/inst_DAC_BUFFER/lastread_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - CLKOUT0_1 rise@0.000ns)
  Data Path Delay:        1.190ns  (logic 0.186ns (15.630%)  route 1.004ns (84.370%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    2.764ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        0.629     1.463    clkgen0/xc7l.v/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.513 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.663     2.176    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.202 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=8722, routed)        0.563     2.764    rst0/I1
    SLICE_X15Y77                                                      r  rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y77         FDCE (Prop_fdce_C_Q)         0.141     2.905 r  rst0/async.rstoutl_reg/Q
                         net (fo=263, routed)         1.004     3.909    io0/inst_top/I1
    SLICE_X13Y22         LUT3 (Prop_lut3_I1_O)        0.045     3.954 r  io0/inst_top/lastread_i_1/O
                         net (fo=1, routed)           0.000     3.954    io0/inst_top/inst_DAC_BUFFER/I1
    SLICE_X13Y22         FDRE                                         r  io0/inst_top/inst_DAC_BUFFER/lastread_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        0.903     1.972    io0/inst_top/inst_DAC_BUFFER/clk_IBUF_BUFG
    SLICE_X13Y22                                                      r  io0/inst_top/inst_DAC_BUFFER/lastread_reg/C
                         clock pessimism             -0.235     1.736    
                         clock uncertainty            0.180     1.917    
    SLICE_X13Y22         FDRE (Hold_fdre_C_D)         0.091     2.008    io0/inst_top/inst_DAC_BUFFER/lastread_reg
  -------------------------------------------------------------------
                         required time                         -2.008    
                         arrival time                           3.954    
  -------------------------------------------------------------------
                         slack                                  1.947    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  CLKOUT0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.160ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.369ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.160ns  (required time - arrival time)
  Source:                 io0/inst_top/inst_clk_divider/clk44kHz_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io0/inst_ADC_TOP/inst_Buffer/Memory_array_reg[15][3]/CE
                            (rising edge-triggered cell FDCE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLKOUT0_1 rise@20.000ns - clk rise@10.000ns)
  Data Path Delay:        11.412ns  (logic 0.842ns (7.378%)  route 10.570ns (92.622%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        3.922ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.732ns = ( 28.732 - 20.000 ) 
    Source Clock Delay      (SCD):    4.983ns = ( 14.983 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780    13.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        1.625    14.983    io0/inst_top/inst_clk_divider/clk_IBUF_BUFG
    SLICE_X37Y102                                                     r  io0/inst_top/inst_clk_divider/clk44kHz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y102        FDCE (Prop_fdce_C_Q)         0.419    15.402 r  io0/inst_top/inst_clk_divider/clk44kHz_reg/Q
                         net (fo=14, routed)          5.440    20.842    io0/inst_ADC_TOP/inst_Buffer/I4
    SLICE_X48Y39         LUT5 (Prop_lut5_I3_O)        0.299    21.141 r  io0/inst_ADC_TOP/inst_Buffer/Memory_array[1][31]_i_2/O
                         net (fo=16, routed)          0.792    21.933    io0/inst_ADC_TOP/inst_Buffer/n_2_Memory_array[1][31]_i_2
    SLICE_X51Y39         LUT5 (Prop_lut5_I4_O)        0.124    22.057 r  io0/inst_ADC_TOP/inst_Buffer/Memory_array[15][31]_i_1/O
                         net (fo=32, routed)          4.338    26.396    io0/inst_ADC_TOP/inst_Buffer/n_2_Memory_array[15][31]_i_1
    SLICE_X6Y24          FDCE                                         r  io0/inst_ADC_TOP/inst_Buffer/Memory_array_reg[15][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    23.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        1.705    24.890    clkgen0/xc7l.v/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.973 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.918    26.891    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.982 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=8722, routed)        1.750    28.732    io0/inst_ADC_TOP/inst_Buffer/I2
    SLICE_X6Y24                                                       r  io0/inst_ADC_TOP/inst_Buffer/Memory_array_reg[15][3]/C
                         clock pessimism              0.173    28.905    
                         clock uncertainty           -0.180    28.725    
    SLICE_X6Y24          FDCE (Setup_fdce_C_CE)      -0.169    28.556    io0/inst_ADC_TOP/inst_Buffer/Memory_array_reg[15][3]
  -------------------------------------------------------------------
                         required time                         28.556    
                         arrival time                         -26.396    
  -------------------------------------------------------------------
                         slack                                  2.160    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 io0/inst_top/inst_clk_divider/clk705kHz_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io0/inst_ADC_TOP/den_in_reg/D
                            (rising edge-triggered cell FDCE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT0_1 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.524ns  (logic 0.148ns (5.864%)  route 2.376ns (94.136%))
  Logic Levels:           0  
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.592ns
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        0.565     1.398    io0/inst_top/inst_clk_divider/clk_IBUF_BUFG
    SLICE_X30Y103                                                     r  io0/inst_top/inst_clk_divider/clk705kHz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y103        FDCE (Prop_fdce_C_Q)         0.148     1.546 r  io0/inst_top/inst_clk_divider/clk705kHz_reg/Q
                         net (fo=5, routed)           2.376     3.922    io0/inst_ADC_TOP/I3
    SLICE_X28Y125        FDCE                                         r  io0/inst_ADC_TOP/den_in_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        0.903     1.972    clkgen0/xc7l.v/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.025 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.716     2.741    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.770 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=8722, routed)        0.822     3.592    io0/inst_ADC_TOP/I2
    SLICE_X28Y125                                                     r  io0/inst_ADC_TOP/den_in_reg/C
                         clock pessimism             -0.235     3.356    
                         clock uncertainty            0.180     3.536    
    SLICE_X28Y125        FDCE (Hold_fdce_C_D)         0.017     3.553    io0/inst_ADC_TOP/den_in_reg
  -------------------------------------------------------------------
                         required time                         -3.553    
                         arrival time                           3.922    
  -------------------------------------------------------------------
                         slack                                  0.369    





---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT1
  To Clock:  CLKOUT0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.135ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.151ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.135ns  (required time - arrival time)
  Source:                 eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[dataout][23]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@5.000ns fall@15.000ns period=20.000ns})
  Destination:            eth0.e1/m100.u0/edclramnft.r1/xc2v.x0/a6.x0/a9.x[0].r0/DIADI[9]
                            (rising edge-triggered cell RAMB36E1 clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (CLKOUT0_1 rise@20.000ns - CLKOUT1 rise@5.000ns)
  Data Path Delay:        8.919ns  (logic 2.342ns (26.257%)  route 6.577ns (73.743%))
  Logic Levels:           7  (CARRY4=2 LUT4=1 LUT6=4)
  Clock Path Skew:        0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.539ns = ( 28.539 - 20.000 ) 
    Source Clock Delay      (SCD):    8.612ns = ( 13.612 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     8.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        1.659    10.018    clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    10.106 r  PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.704    11.810    CLKOUT1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    11.906 r  bufgclk45/O
                         net (fo=343, routed)         1.705    13.612    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/CLK
    SLICE_X4Y77                                                       r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[dataout][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y77          FDRE (Prop_fdre_C_Q)         0.456    14.068 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[dataout][23]/Q
                         net (fo=14, routed)          2.812    16.880    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/Q[23]
    SLICE_X11Y96         LUT6 (Prop_lut6_I2_O)        0.124    17.004 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[nak]_i_9/O
                         net (fo=1, routed)           0.000    17.004    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/n_2_r[nak]_i_9
    SLICE_X11Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.554 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[nak]_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.554    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/n_2_r_reg[nak]_i_5
    SLICE_X11Y97         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.825 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[nak]_i_4/CO[0]
                         net (fo=44, routed)          1.141    18.966    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/O4[0]
    SLICE_X4Y91          LUT4 (Prop_lut4_I3_O)        0.367    19.333 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/a9.x[0].r0_i_98__0/O
                         net (fo=1, routed)           0.441    19.774    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/n_2_a9.x[0].r0_i_98__0
    SLICE_X4Y91          LUT6 (Prop_lut6_I2_O)        0.326    20.100 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/a9.x[0].r0_i_72__0/O
                         net (fo=1, routed)           0.610    20.710    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/n_2_a9.x[0].r0_i_72__0
    SLICE_X4Y92          LUT6 (Prop_lut6_I2_O)        0.124    20.834 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/a9.x[0].r0_i_35/O
                         net (fo=1, routed)           0.656    21.490    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/n_2_a9.x[0].r0_i_35
    SLICE_X5Y92          LUT6 (Prop_lut6_I5_O)        0.124    21.614 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/a9.x[0].r0_i_8__1/O
                         net (fo=1, routed)           0.917    22.531    eth0.e1/m100.u0/edclramnft.r1/xc2v.x0/a6.x0/DIA[9]
    RAMB36_X0Y16         RAMB36E1                                     r  eth0.e1/m100.u0/edclramnft.r1/xc2v.x0/a6.x0/a9.x[0].r0/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    23.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        1.705    24.890    clkgen0/xc7l.v/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.973 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.918    26.891    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.982 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=8722, routed)        1.557    28.539    eth0.e1/m100.u0/edclramnft.r1/xc2v.x0/a6.x0/I2
    RAMB36_X0Y16                                                      r  eth0.e1/m100.u0/edclramnft.r1/xc2v.x0/a6.x0/a9.x[0].r0/CLKARDCLK
                         clock pessimism              0.173    28.712    
                         clock uncertainty           -0.310    28.402    
    RAMB36_X0Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[9])
                                                     -0.737    27.665    eth0.e1/m100.u0/edclramnft.r1/xc2v.x0/a6.x0/a9.x[0].r0
  -------------------------------------------------------------------
                         required time                         27.665    
                         arrival time                         -22.531    
  -------------------------------------------------------------------
                         slack                                  5.135    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.151ns  (arrival time - required time)
  Source:                 eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[status][1]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@5.000ns fall@15.000ns period=20.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/r_reg[rxstatus][1]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (CLKOUT0_1 rise@0.000ns - CLKOUT1 rise@5.000ns)
  Data Path Delay:        0.380ns  (logic 0.186ns (48.985%)  route 0.194ns (51.015%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.827ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.635ns
    Source Clock Delay      (SCD):    2.572ns = ( 7.572 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     5.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        0.563     6.396    clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     6.446 r  PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.510     6.956    CLKOUT1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     6.982 r  bufgclk45/O
                         net (fo=343, routed)         0.590     7.572    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/CLK
    SLICE_X0Y76                                                       r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[status][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.141     7.713 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[status][1]/Q
                         net (fo=3, routed)           0.194     7.907    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/n_2_r_reg[status][1]
    SLICE_X1Y80          LUT4 (Prop_lut4_I3_O)        0.045     7.952 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[rxstatus][1]_i_1/O
                         net (fo=3, unplaced)         0.000     7.952    eth0.e1/m100.u0/ethc0/n_81_rx_rmii1.rx0
    SLICE_X1Y80          FDRE                                         r  eth0.e1/m100.u0/ethc0/r_reg[rxstatus][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        0.903     1.972    clkgen0/xc7l.v/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.025 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.716     2.741    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.770 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=8722, routed)        0.865     3.635    eth0.e1/m100.u0/ethc0/I2
    SLICE_X1Y80                                                       r  eth0.e1/m100.u0/ethc0/r_reg[rxstatus][1]/C
                         clock pessimism             -0.235     3.399    
                         clock uncertainty            0.310     3.709    
    SLICE_X1Y80          FDRE (Hold_fdre_C_D)         0.092     3.801    eth0.e1/m100.u0/ethc0/r_reg[rxstatus][1]
  -------------------------------------------------------------------
                         required time                         -3.801    
                         arrival time                           7.952    
  -------------------------------------------------------------------
                         slack                                  4.151    





---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT0_1
  To Clock:  CLKOUT1

Setup :           41  Failing Endpoints,  Worst Slack       -1.460ns,  Total Violation      -49.892ns
Hold  :            0  Failing Endpoints,  Worst Slack       14.497ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.460ns  (required time - arrival time)
  Source:                 eth0.e1/m100.u0/ethc0/r_reg[txlength][10]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[data][14]/CE
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@5.000ns fall@15.000ns period=20.000ns})
  Path Group:             CLKOUT1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLKOUT1 rise@5.000ns - CLKOUT0_1 rise@0.000ns)
  Data Path Delay:        5.167ns  (logic 2.077ns (40.199%)  route 3.090ns (59.801%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.814ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.041ns = ( 13.041 - 5.000 ) 
    Source Clock Delay      (SCD):    9.029ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        1.832     5.191    clkgen0/xc7l.v/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.279 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.291    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.387 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=8722, routed)        1.641     9.029    eth0.e1/m100.u0/ethc0/I2
    SLICE_X10Y62                                                      r  eth0.e1/m100.u0/ethc0/r_reg[txlength][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y62         FDRE (Prop_fdre_C_Q)         0.478     9.507 r  eth0.e1/m100.u0/ethc0/r_reg[txlength][10]/Q
                         net (fo=5, routed)           0.846    10.352    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/I7[10]
    SLICE_X10Y57         LUT2 (Prop_lut2_I1_O)        0.320    10.672 r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/FSM_onehot_r[main_state][8]_i_9/O
                         net (fo=1, routed)           0.323    10.996    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_2_FSM_onehot_r[main_state][8]_i_9
    SLICE_X8Y57          LUT6 (Prop_lut6_I1_O)        0.355    11.351 r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/FSM_onehot_r[main_state][8]_i_5/O
                         net (fo=1, routed)           0.000    11.351    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_2_FSM_onehot_r[main_state][8]_i_5
    SLICE_X8Y57          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.727 f  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/FSM_onehot_r_reg[main_state][8]_i_4/CO[3]
                         net (fo=7, routed)           0.722    12.449    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_2_FSM_onehot_r_reg[main_state][8]_i_4
    SLICE_X12Y59         LUT3 (Prop_lut3_I2_O)        0.424    12.873 r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/FSM_onehot_r[main_state][14]_i_13/O
                         net (fo=4, routed)           0.477    13.350    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_2_FSM_onehot_r[main_state][14]_i_13
    SLICE_X11Y59         LUT6 (Prop_lut6_I4_O)        0.124    13.474 r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r[data][31]_i_1/O
                         net (fo=32, routed)          0.721    14.195    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_2_r[data][31]_i_1
    SLICE_X12Y61         FDRE                                         r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[data][14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683     8.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        1.538     9.724    clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.807 r  PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.625    11.432    CLKOUT1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.523 r  bufgclk45/O
                         net (fo=343, routed)         1.518    13.041    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/CLK
    SLICE_X12Y61                                                      r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[data][14]/C
                         clock pessimism              0.173    13.214    
                         clock uncertainty           -0.310    12.904    
    SLICE_X12Y61         FDRE (Setup_fdre_C_CE)      -0.169    12.735    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[data][14]
  -------------------------------------------------------------------
                         required time                         12.735    
                         arrival time                         -14.195    
  -------------------------------------------------------------------
                         slack                                 -1.460    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.497ns  (arrival time - required time)
  Source:                 eth0.e1/m100.u0/ethc0/r_reg[txdata][12]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[data][12]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@5.000ns fall@15.000ns period=20.000ns})
  Path Group:             CLKOUT1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -15.000ns  (CLKOUT1 rise@5.000ns - CLKOUT0_1 rise@20.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.374ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.382ns = ( 8.382 - 5.000 ) 
    Source Clock Delay      (SCD):    2.772ns = ( 22.772 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558    20.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        0.629    21.463    clkgen0/xc7l.v/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    21.513 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.663    22.176    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    22.202 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=8722, routed)        0.571    22.772    eth0.e1/m100.u0/ethc0/I2
    SLICE_X9Y60                                                       r  eth0.e1/m100.u0/ethc0/r_reg[txdata][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y60          FDRE (Prop_fdre_C_Q)         0.141    22.913 r  eth0.e1/m100.u0/ethc0/r_reg[txdata][12]/Q
                         net (fo=1, routed)           0.110    23.023    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/I9[12]
    SLICE_X9Y59          FDRE                                         r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[data][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     6.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        0.833     6.902    clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     6.955 r  PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.556     7.510    CLKOUT1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     7.539 r  bufgclk45/O
                         net (fo=343, routed)         0.843     8.382    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/CLK
    SLICE_X9Y59                                                       r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[data][12]/C
                         clock pessimism             -0.235     8.147    
                         clock uncertainty            0.310     8.456    
    SLICE_X9Y59          FDRE (Hold_fdre_C_D)         0.070     8.526    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[data][12]
  -------------------------------------------------------------------
                         required time                         -8.526    
                         arrival time                          23.023    
  -------------------------------------------------------------------
                         slack                                 14.497    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLKOUT0_1
  To Clock:  CLKOUT0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.948ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.314ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.948ns  (required time - arrival time)
  Source:                 rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io0/inst_ADC_TOP/inst_Buffer/Memory_array_reg[14][12]/CLR
                            (recovery check against rising-edge clock CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLKOUT0_1 rise@20.000ns - CLKOUT0_1 rise@0.000ns)
  Data Path Delay:        13.389ns  (logic 0.575ns (4.294%)  route 12.814ns (95.706%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.656ns = ( 28.656 - 20.000 ) 
    Source Clock Delay      (SCD):    9.015ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        1.832     5.191    clkgen0/xc7l.v/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.279 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.291    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.387 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=8722, routed)        1.627     9.015    rst0/I1
    SLICE_X15Y77                                                      r  rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y77         FDCE (Prop_fdce_C_Q)         0.456     9.471 r  rst0/async.rstoutl_reg/Q
                         net (fo=263, routed)         1.312    10.783    rst0/O1
    SLICE_X50Y75         LUT1 (Prop_lut1_I0_O)        0.119    10.902 f  rst0/r[imask][0][15]_i_1/O
                         net (fo=6823, routed)       11.502    22.404    io0/inst_ADC_TOP/inst_Buffer/clear
    SLICE_X9Y23          FDCE                                         f  io0/inst_ADC_TOP/inst_Buffer/Memory_array_reg[14][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    23.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        1.705    24.890    clkgen0/xc7l.v/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.973 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.918    26.891    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.982 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=8722, routed)        1.674    28.656    io0/inst_ADC_TOP/inst_Buffer/I2
    SLICE_X9Y23                                                       r  io0/inst_ADC_TOP/inst_Buffer/Memory_array_reg[14][12]/C
                         clock pessimism              0.413    29.069    
                         clock uncertainty           -0.082    28.987    
    SLICE_X9Y23          FDCE (Recov_fdce_C_CLR)     -0.636    28.351    io0/inst_ADC_TOP/inst_Buffer/Memory_array_reg[14][12]
  -------------------------------------------------------------------
                         required time                         28.351    
                         arrival time                         -22.404    
  -------------------------------------------------------------------
                         slack                                  5.948    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.314ns  (arrival time - required time)
  Source:                 rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io0/inst_ADC_TOP/inst_Buffer/Memory_array_reg[17][19]/CLR
                            (removal check against rising-edge clock CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT0_1 rise@0.000ns - CLKOUT0_1 rise@0.000ns)
  Data Path Delay:        1.508ns  (logic 0.190ns (12.596%)  route 1.318ns (87.404%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.673ns
    Source Clock Delay      (SCD):    2.764ns
    Clock Pessimism Removal (CPR):    0.573ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        0.629     1.463    clkgen0/xc7l.v/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.513 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.663     2.176    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.202 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=8722, routed)        0.563     2.764    rst0/I1
    SLICE_X15Y77                                                      r  rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y77         FDCE (Prop_fdce_C_Q)         0.141     2.905 r  rst0/async.rstoutl_reg/Q
                         net (fo=263, routed)         0.614     3.520    rst0/O1
    SLICE_X50Y75         LUT1 (Prop_lut1_I0_O)        0.049     3.569 f  rst0/r[imask][0][15]_i_1/O
                         net (fo=6823, routed)        0.704     4.273    io0/inst_ADC_TOP/inst_Buffer/clear
    SLICE_X50Y43         FDCE                                         f  io0/inst_ADC_TOP/inst_Buffer/Memory_array_reg[17][19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        0.903     1.972    clkgen0/xc7l.v/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.025 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.716     2.741    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.770 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=8722, routed)        0.903     3.673    io0/inst_ADC_TOP/inst_Buffer/I2
    SLICE_X50Y43                                                      r  io0/inst_ADC_TOP/inst_Buffer/Memory_array_reg[17][19]/C
                         clock pessimism             -0.573     3.099    
    SLICE_X50Y43         FDCE (Remov_fdce_C_CLR)     -0.141     2.958    io0/inst_ADC_TOP/inst_Buffer/Memory_array_reg[17][19]
  -------------------------------------------------------------------
                         required time                         -2.958    
                         arrival time                           4.273    
  -------------------------------------------------------------------
                         slack                                  1.314    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLKOUT0_1
  To Clock:  CLKOUT1

Setup :            0  Failing Endpoints,  Worst Slack        0.798ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       15.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.798ns  (required time - arrival time)
  Source:                 rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/rx_rst/r_reg[3]/CLR
                            (recovery check against rising-edge clock CLKOUT1  {rise@5.000ns fall@15.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLKOUT1 rise@5.000ns - CLKOUT0_1 rise@0.000ns)
  Data Path Delay:        2.764ns  (logic 0.580ns (20.983%)  route 2.184ns (79.017%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.723ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.118ns = ( 13.118 - 5.000 ) 
    Source Clock Delay      (SCD):    9.015ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        1.832     5.191    clkgen0/xc7l.v/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.279 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.291    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.387 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=8722, routed)        1.627     9.015    rst0/I1
    SLICE_X15Y77                                                      r  rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y77         FDCE (Prop_fdce_C_Q)         0.456     9.471 r  rst0/async.rstoutl_reg/Q
                         net (fo=263, routed)         0.940    10.411    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/I78
    SLICE_X28Y65         LUT2 (Prop_lut2_I1_O)        0.124    10.535 f  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/FSM_onehot_r[rxdstate][7]_i_1/O
                         net (fo=75, routed)          1.244    11.779    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/rx_rst/SR[0]
    SLICE_X3Y66          FDCE                                         f  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/rx_rst/r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683     8.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        1.538     9.724    clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.807 r  PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.625    11.432    CLKOUT1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.523 r  bufgclk45/O
                         net (fo=343, routed)         1.595    13.118    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/rx_rst/CLK
    SLICE_X3Y66                                                       r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/rx_rst/r_reg[3]/C
                         clock pessimism              0.173    13.291    
                         clock uncertainty           -0.310    12.981    
    SLICE_X3Y66          FDCE (Recov_fdce_C_CLR)     -0.405    12.576    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/rx_rst/r_reg[3]
  -------------------------------------------------------------------
                         required time                         12.576    
                         arrival time                         -11.779    
  -------------------------------------------------------------------
                         slack                                  0.798    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.600ns  (arrival time - required time)
  Source:                 eth0.e1/m100.u0/ethc0/r_reg[ctrl][reset]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/r_reg[0]/CLR
                            (removal check against rising-edge clock CLKOUT1  {rise@5.000ns fall@15.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -15.000ns  (CLKOUT1 rise@5.000ns - CLKOUT0_1 rise@20.000ns)
  Data Path Delay:        1.226ns  (logic 0.186ns (15.167%)  route 1.040ns (84.833%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.408ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.408ns = ( 8.408 - 5.000 ) 
    Source Clock Delay      (SCD):    2.764ns = ( 22.764 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558    20.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        0.629    21.463    clkgen0/xc7l.v/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    21.513 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.663    22.176    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    22.202 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=8722, routed)        0.563    22.764    eth0.e1/m100.u0/ethc0/I2
    SLICE_X15Y72                                                      r  eth0.e1/m100.u0/ethc0/r_reg[ctrl][reset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y72         FDRE (Prop_fdre_C_Q)         0.141    22.905 f  eth0.e1/m100.u0/ethc0/r_reg[ctrl][reset]/Q
                         net (fo=57, routed)          0.461    23.366    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/I27
    SLICE_X28Y65         LUT2 (Prop_lut2_I0_O)        0.045    23.411 f  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/FSM_onehot_r[rxdstate][7]_i_1/O
                         net (fo=75, routed)          0.580    23.991    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/O1
    SLICE_X3Y65          FDCE                                         f  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     6.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        0.833     6.902    clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     6.955 r  PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.556     7.510    CLKOUT1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     7.539 r  bufgclk45/O
                         net (fo=343, routed)         0.869     8.408    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/CLK
    SLICE_X3Y65                                                       r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/r_reg[0]/C
                         clock pessimism             -0.235     8.173    
                         clock uncertainty            0.310     8.482    
    SLICE_X3Y65          FDCE (Remov_fdce_C_CLR)     -0.092     8.390    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/r_reg[0]
  -------------------------------------------------------------------
                         required time                         -8.390    
                         arrival time                          23.991    
  -------------------------------------------------------------------
                         slack                                 15.600    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLKOUT0_1
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.379ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.623ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.379ns  (required time - arrival time)
  Source:                 rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io0/inst_top/inst_DAC_BUFFER/Memory_array_reg[57][2]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - CLKOUT0_1 rise@0.000ns)
  Data Path Delay:        4.831ns  (logic 0.575ns (11.902%)  route 4.256ns (88.098%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -3.974ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.867ns = ( 14.867 - 10.000 ) 
    Source Clock Delay      (SCD):    9.015ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        1.832     5.191    clkgen0/xc7l.v/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.279 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.291    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.387 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=8722, routed)        1.627     9.015    rst0/I1
    SLICE_X15Y77                                                      r  rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y77         FDCE (Prop_fdce_C_Q)         0.456     9.471 r  rst0/async.rstoutl_reg/Q
                         net (fo=263, routed)         1.312    10.783    rst0/O1
    SLICE_X50Y75         LUT1 (Prop_lut1_I0_O)        0.119    10.902 f  rst0/r[imask][0][15]_i_1/O
                         net (fo=6823, routed)        2.944    13.845    io0/inst_top/inst_DAC_BUFFER/clear
    SLICE_X13Y18         FDCE                                         f  io0/inst_top/inst_DAC_BUFFER/Memory_array_reg[57][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        1.682    14.867    io0/inst_top/inst_DAC_BUFFER/clk_IBUF_BUFG
    SLICE_X13Y18                                                      r  io0/inst_top/inst_DAC_BUFFER/Memory_array_reg[57][2]/C
                         clock pessimism              0.173    15.040    
                         clock uncertainty           -0.180    14.860    
    SLICE_X13Y18         FDCE (Recov_fdce_C_CLR)     -0.636    14.224    io0/inst_top/inst_DAC_BUFFER/Memory_array_reg[57][2]
  -------------------------------------------------------------------
                         required time                         14.224    
                         arrival time                         -13.845    
  -------------------------------------------------------------------
                         slack                                  0.379    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.623ns  (arrival time - required time)
  Source:                 rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io0/inst_top/inst_clk_divider/cnt44kHz_reg[0]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - CLKOUT0_1 rise@0.000ns)
  Data Path Delay:        1.567ns  (logic 0.190ns (12.125%)  route 1.377ns (87.875%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.905ns
    Source Clock Delay      (SCD):    2.764ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        0.629     1.463    clkgen0/xc7l.v/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.513 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.663     2.176    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.202 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=8722, routed)        0.563     2.764    rst0/I1
    SLICE_X15Y77                                                      r  rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y77         FDCE (Prop_fdce_C_Q)         0.141     2.905 r  rst0/async.rstoutl_reg/Q
                         net (fo=263, routed)         0.614     3.520    rst0/O1
    SLICE_X50Y75         LUT1 (Prop_lut1_I0_O)        0.049     3.569 f  rst0/r[imask][0][15]_i_1/O
                         net (fo=6823, routed)        0.763     4.331    io0/inst_top/inst_clk_divider/clear
    SLICE_X34Y100        FDCE                                         f  io0/inst_top/inst_clk_divider/cnt44kHz_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        0.836     1.905    io0/inst_top/inst_clk_divider/clk_IBUF_BUFG
    SLICE_X34Y100                                                     r  io0/inst_top/inst_clk_divider/cnt44kHz_reg[0]/C
                         clock pessimism             -0.235     1.669    
                         clock uncertainty            0.180     1.849    
    SLICE_X34Y100        FDCE (Remov_fdce_C_CLR)     -0.141     1.708    io0/inst_top/inst_clk_divider/cnt44kHz_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.708    
                         arrival time                           4.331    
  -------------------------------------------------------------------
                         slack                                  2.623    





