// Seed: 4211994334
module module_0;
  wire id_1;
  assign id_1 = 1'b0;
  assign id_1 = id_1;
  wire id_2;
endmodule
module module_1 (
    input tri0 id_0,
    input supply1 id_1,
    input uwire id_2,
    output wand id_3,
    input wand id_4,
    input tri id_5,
    output tri0 id_6,
    output wire id_7,
    output wand id_8,
    input wand id_9,
    output supply0 id_10,
    output tri1 id_11,
    output wire id_12,
    input wor id_13,
    input wire id_14,
    output tri0 id_15,
    output wire id_16,
    input tri0 id_17,
    input wor id_18
);
  always begin
    wait (1);
    id_3 = 1;
  end
  module_0();
endmodule
