VHDL code
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
entity johnson is
Port ( clk : in STD_LOGIC;
q : inout STD_LOGIC_VECTOR (3 to 0) :="0000");
end johnson;
architecture Behavioral of johnson is
begin
process(clk)
begin
if(clk'event and clk='0') then
q(3)<= not(q(0));
for i in 3downto 1 loop
q(i-1)<= q(i);
end loop;
end if;
end process;
end Behavioral;
