multiline_comment|/* $Id: dcr.h,v 1.4 2001/03/09 17:56:37 davem Exp $ */
macro_line|#ifndef _SPARC64_DCR_H
DECL|macro|_SPARC64_DCR_H
mdefine_line|#define _SPARC64_DCR_H
multiline_comment|/* UltraSparc-III/III+ Dispatch Control Register, ASR 0x12 */
DECL|macro|DCR_DPE
mdefine_line|#define DCR_DPE&t;&t;0x0000000000001000 /* III+: D$ Parity Error Enable&t;*/
DECL|macro|DCR_OBS
mdefine_line|#define DCR_OBS&t;&t;0x0000000000000fc0 /* Observability Bus Controls&t;*/
DECL|macro|DCR_BPE
mdefine_line|#define DCR_BPE&t;&t;0x0000000000000020 /* Branch Predict Enable&t;&t;*/
DECL|macro|DCR_RPE
mdefine_line|#define DCR_RPE&t;&t;0x0000000000000010 /* Return Address Prediction Enable&t;*/
DECL|macro|DCR_SI
mdefine_line|#define DCR_SI&t;&t;0x0000000000000008 /* Single Instruction Disable&t;*/
DECL|macro|DCR_IPE
mdefine_line|#define DCR_IPE&t;&t;0x0000000000000004 /* III+: I$ Parity Error Enable&t;*/
DECL|macro|DCR_IFPOE
mdefine_line|#define DCR_IFPOE&t;0x0000000000000002 /* IRQ FP Operation Enable&t;&t;*/
DECL|macro|DCR_MS
mdefine_line|#define DCR_MS&t;&t;0x0000000000000001 /* Multi-Scalar dispatch&t;&t;*/
macro_line|#endif /* _SPARC64_DCR_H */
eof
