
coremark.exe:     file format elf32-lily


Disassembly of section .text:

010000a0 <_start>:
 10000a0:	ff 70 00 80 	         SETR.32 (.XD) 		;0x0
 10000a4:	08 6c 00 00 	         MOV.K.32 (.XM) X0,#1024		;0x400
 10000a8:	00 6c 10 00 	         MOV.K.32 (.XM) X1,#0		;0x0
 10000ac:	04 6e 10 00 	         MOV.KH.32 (.XM) X1,#512		;0x200
 10000b0:	00 60 00 40 	         ADD.32 (.XA) X0,X0,X1
 10000b4:	19 60 20 02 	         ADD.32 (.XA) X2,X1,#4
 10000b8:	44 71 40 04 	||       MOV.RC.32 (.XD) SP,X2
 10000bc:	44 71 60 02 	         MOV.RC.32 (.XD) SKB,X1
 10000c0:	44 71 70 00 	         MOV.RC.32 (.XD) SKT,X0
 10000c4:	00 6c f0 01 	         MOV.K.32 (.XM) G7,#0		;0x0
 10000c8:	00 6e f0 41 	         MOV.KH.32 (.XM) G7,#32		;0x20
 10000cc:	00 7a a0 75 	||       CALL.32 (.XD) @(1000f80 <main>(vliw-4))  ;0x75a

010000d0 <dead_loop>:
 10000d0:	00 78 00 00 	         B.32 (.XD) @(10000d0 <dead_loop>(vliw-0))  ;0x0
	...

010000e0 <calc_func>:
 10000e0:	00 6c 40 20 	         MOV.K.32 (.XM) X4,#16		;0x10
 10000e4:	ff 65 f0 61 	         ADDK.32 (.XA) G7,#-80		;0xffb0
 10000e8:	11 7e 40 3e 	||       LD.W.32 (.XD) X4,*+G7[X4]
 10000ec:	00 7d 50 08 	         LD.H.S.32 (.XD) X5,*X4
 10000f0:	29 62 00 ca 	         ASR.32 (.XA) X0,X5,#7
 10000f4:	68 63 00 40 	         AND.32 (.XA) X0,X0,#1
 10000f8:	88 70 00 00 	||       CMPE.32 (.XD) X0,X0,#0
 10000fc:	fa 6b 60 7c 	         MOV.R.32 (.XM) X6,G6
 1000100:	00 78 a4 00 	|| [X0]  B.32 (.XD) @(1000114 <.BB2_calc_func+0x10>(vliw-4))  ;0xa

01000104 <.BB2_calc_func>:
 1000104:	00 6c 40 fe 	         MOV.K.32 (.XM) X4,#127		;0x7f
 1000108:	61 63 40 0a 	         AND.32 (.XA) X4,X5,X4
 100010c:	fb 6b 40 48 	||       SXT2.32 (.XM) X4,X4
 1000110:	00 78 e0 0d 	||       B.32 (.XD) @(10002cc <.BB15_calc_func>(vliw-8))  ;0xde
 1000114:	00 6c 80 28 	         MOV.K.32 (.XM) X8,#20		;0x14
 1000118:	12 7e 80 3e 	||       LD.W.32 (.XD) X8,*+G7[X8]
 100011c:	00 6c 90 70 	         MOV.K.32 (.XM) X9,#56		;0x38
 1000120:	69 63 70 ca 	         AND.32 (.XA) X7,X5,#7
 1000124:	fb 6b 70 4e 	||       SXT2.32 (.XM) X7,X7
 1000128:	88 70 80 0f 	||       CMPE.32 (.XD) G0,X7,#0
 100012c:	02 60 80 50 	         ADD.32 (.XA) X8,X8,X9
 1000130:	50 7b 80 fe 	||       ST.W.32 (.XD) *+G7[#3],X8
 1000134:	50 7b 60 7e 	         ST.W.32 (.XD) *+G7[#1],X6
 1000138:	00 78 a1 04 	   [G0]  B.32 (.XD) @(10001cc <.BB8_calc_func+0xc>(vliw-0))  ;0x4a

0100013c <.BB4_calc_func>:
 100013c:	88 70 90 4f 	         CMPE.32 (.XD) G1,X7,#1
 1000140:	00 78 a2 00 	   [G1]  B.32 (.XD) @(1000154 <.BB5_calc_func+0x10>(vliw-0))  ;0xa

01000144 <.BB5_calc_func>:
 1000144:	50 7b 50 3e 	         ST.W.32 (.XD) *+G7[#0],X5
 1000148:	fa 6b a0 4b 	         MOV.R.32 (.XM) G2,X5
 100014c:	50 7b a0 bf 	||       ST.W.32 (.XD) *+G7[#2],G2
 1000150:	00 78 e0 08 	         B.32 (.XD) @(100026c <.BB12_calc_func+0x8>(vliw-0))  ;0x8e
 1000154:	50 7b 50 3e 	         ST.W.32 (.XD) *+G7[#0],X5
 1000158:	50 7e d0 3f 	         LD.W.32 (.XD) G5,*+G7[#0]
 100015c:	28 62 d0 fb 	         ASR.32 (.XA) G5,G5,#3
 1000160:	6b 63 d0 fb 	         AND.32 (.XA) G5,G5,#15
 1000164:	09 62 00 3a 	         ASL.32 (.XA) X0,G5,#4
 1000168:	80 63 d0 3b 	         OR.32 (.XA) G5,G5,X0
 100016c:	00 6c 00 28 	||       MOV.K.32 (.XM) X0,#20		;0x14
 1000170:	10 7e 00 3e 	||       LD.W.32 (.XD) X0,*+G7[X0]
 1000174:	00 6c 10 50 	         MOV.K.32 (.XM) X1,#40		;0x28
 1000178:	50 7e c0 ff 	||       LD.W.32 (.XD) G4,*+G7[#3]
 100017c:	00 60 00 40 	         ADD.32 (.XA) X0,X0,X1
 1000180:	fb 6b d0 7b 	||       SXT2.32 (.XM) G5,G5
 1000184:	5c 7b 00 3e 	||       ST.W.32 (.XD) *-G7[#16],X0
 1000188:	5b 7b d0 ff 	         ST.W.32 (.XD) *-G7[#15],G5
 100018c:	80 7d c0 39 	         LD.H.U.32 (.XD) G4,*G4
 1000190:	5b 7b c0 bf 	         ST.W.32 (.XD) *-G7[#14],G4
 1000194:	00 7a 60 c3 	         CALL.32 (.XD) @(1001a00 <core_bench_matrix>(vliw-0))  ;0xc36

01000198 <.BB7_calc_func>:
 1000198:	00 6c 40 28 	         MOV.K.32 (.XM) X4,#20		;0x14
 100019c:	50 7e e0 7f 	||       LD.W.32 (.XD) G6,*+G7[#1]
 10001a0:	fa 6b 00 78 	         MOV.R.32 (.XM) X0,G4
 10001a4:	50 7b 00 be 	||       ST.W.32 (.XD) *+G7[#2],X0
 10001a8:	11 7e 40 3e 	         LD.W.32 (.XD) X4,*+G7[X4]
 10001ac:	00 6c 00 78 	         MOV.K.32 (.XM) X0,#60		;0x3c
 10001b0:	00 60 40 08 	         ADD.32 (.XA) X4,X4,X0
 10001b4:	80 7d 00 08 	||       LD.H.U.32 (.XD) X0,*X4
 10001b8:	88 70 00 00 	         CMPE.32 (.XD) X0,X0,#0
 10001bc:	00 78 6c 00 	   [!X0] B.32 (.XD) @(10001c8 <.BB8_calc_func+0x8>(vliw-0))  ;0x6

010001c0 <.BB8_calc_func>:
 10001c0:	50 7e 00 be 	         LD.W.32 (.XD) X0,*+G7[#2]
 10001c4:	80 7f 00 08 	         ST.H.32 (.XD) *X4,X0
 10001c8:	00 78 20 05 	         B.32 (.XD) @(100026c <.BB12_calc_func+0x8>(vliw-0))  ;0x52
 10001cc:	00 6c 10 28 	         MOV.K.32 (.XM) X1,#20		;0x14
 10001d0:	50 7b 50 3e 	||       ST.W.32 (.XD) *+G7[#0],X5
 10001d4:	10 7e 10 7e 	         LD.W.32 (.XD) X1,*+G7[X1]
 10001d8:	51 7e 20 82 	         LD.W.32 (.XD) X2,*+X1[#6]
 10001dc:	5c 7b 20 3e 	         ST.W.32 (.XD) *-G7[#16],X2
 10001e0:	51 7e 20 42 	         LD.W.32 (.XD) X2,*+X1[#5]
 10001e4:	5b 7b 20 fe 	         ST.W.32 (.XD) *-G7[#15],X2
 10001e8:	50 7e 20 3e 	         LD.W.32 (.XD) X2,*+G7[#0]
 10001ec:	00 7d 30 02 	         LD.H.S.32 (.XD) X3,*X1
 10001f0:	28 62 20 c4 	         ASR.32 (.XA) X2,X2,#3
 10001f4:	6b 63 20 c4 	         AND.32 (.XA) X2,X2,#15
 10001f8:	09 62 40 04 	         ASL.32 (.XA) X4,X2,#4
 10001fc:	00 6c 80 43 	||       MOV.K.32 (.XM) G0,#33		;0x21
 1000200:	5b 7b 30 be 	||       ST.W.32 (.XD) *-G7[#14],X3
 1000204:	81 63 20 04 	         OR.32 (.XA) X2,X2,X4
 1000208:	50 7d 10 42 	||       LD.H.S.32 (.XD) X1,*+X1[#1]
 100020c:	fb 6b 20 44 	         SXT2.32 (.XM) X2,X2
 1000210:	06 70 80 05 	||       CMPG.S.32 (.XD) G0,X2,G0
 1000214:	00 6c 30 44 	         MOV.K.32 (.XM) X3,#34		;0x22
 1000218:	18 60 80 71 	         ADD.32 (.XA) G0,G0,#1
 100021c:	fa 6b 01 46 	|| [G0]  MOV.R.32 (.XM) X0,X3
 1000220:	5b 7b 10 7e 	||       ST.W.32 (.XD) *-G7[#13],X1
 1000224:	fa 6b 09 44 	   [!G0] MOV.R.32 (.XM) X0,X2
 1000228:	5b 7b 00 3e 	||       ST.W.32 (.XD) *-G7[#12],X0
 100022c:	50 7e 00 fe 	         LD.W.32 (.XD) X0,*+G7[#3]
 1000230:	80 7d 00 00 	         LD.H.U.32 (.XD) X0,*X0
 1000234:	5a 7b 00 fe 	         ST.W.32 (.XD) *-G7[#11],X0
 1000238:	01 7a 40 23 	         CALL.32 (.XD) @(10026a0 <core_bench_state>(vliw-0))  ;0x1234

0100023c <.BB11_calc_func>:
 100023c:	00 6c 40 28 	         MOV.K.32 (.XM) X4,#20		;0x14
 1000240:	50 7e e0 7f 	||       LD.W.32 (.XD) G6,*+G7[#1]
 1000244:	fa 6b 00 78 	         MOV.R.32 (.XM) X0,G4
 1000248:	50 7b 00 be 	||       ST.W.32 (.XD) *+G7[#2],X0
 100024c:	11 7e 40 3e 	         LD.W.32 (.XD) X4,*+G7[X4]
 1000250:	00 6c 00 7c 	         MOV.K.32 (.XM) X0,#62		;0x3e
 1000254:	00 60 40 08 	         ADD.32 (.XA) X4,X4,X0
 1000258:	80 7d 00 08 	||       LD.H.U.32 (.XD) X0,*X4
 100025c:	88 70 00 00 	         CMPE.32 (.XD) X0,X0,#0
 1000260:	00 78 6c 00 	   [!X0] B.32 (.XD) @(100026c <.BB12_calc_func+0x8>(vliw-0))  ;0x6

01000264 <.BB12_calc_func>:
 1000264:	50 7e 00 be 	         LD.W.32 (.XD) X0,*+G7[#2]
 1000268:	80 7f 00 08 	         ST.H.32 (.XD) *X4,X0
 100026c:	50 7e 00 be 	         LD.W.32 (.XD) X0,*+G7[#2]
 1000270:	fb 6b 00 80 	         ZXT2.32 (.XM) X0,X0
 1000274:	5c 7b 00 3e 	||       ST.W.32 (.XD) *-G7[#16],X0
 1000278:	50 7e 00 fe 	         LD.W.32 (.XD) X0,*+G7[#3]
 100027c:	80 7d 00 00 	         LD.H.U.32 (.XD) X0,*X0
 1000280:	5b 7b 00 fe 	         ST.W.32 (.XD) *-G7[#15],X0
 1000284:	01 7a e0 7e 	         CALL.32 (.XD) @(1003260 <crcu16>(vliw-0))  ;0x17ee

01000288 <.BB14_calc_func>:
 1000288:	50 7e 40 be 	         LD.W.32 (.XD) X4,*+G7[#2]
 100028c:	00 6c 10 fe 	         MOV.K.32 (.XM) X1,#127		;0x7f
 1000290:	60 63 40 48 	         AND.32 (.XA) X4,X4,X1
 1000294:	50 7e 10 3e 	||       LD.W.32 (.XD) X1,*+G7[#0]
 1000298:	fe 6d 00 00 	         MOV.K.32 (.XM) X0,#-256		;0xff00
 100029c:	ff 6f 00 fe 	         MOV.KH.32 (.XM) X0,#-1		;0xffff
 10002a0:	fb 6b 40 48 	         SXT2.32 (.XM) X4,X4
 10002a4:	60 63 10 02 	         AND.32 (.XA) X1,X1,X0
 10002a8:	01 6c 00 00 	||       MOV.K.32 (.XM) X0,#128		;0x80
 10002ac:	80 63 10 48 	         OR.32 (.XA) X1,X4,X1
 10002b0:	80 63 10 02 	         OR.32 (.XA) X1,X1,X0
 10002b4:	50 7e 00 fe 	||       LD.W.32 (.XD) X0,*+G7[#3]
 10002b8:	50 7e e0 7f 	         LD.W.32 (.XD) G6,*+G7[#1]
 10002bc:	80 7f c0 01 	         ST.H.32 (.XD) *X0,G4
 10002c0:	00 6c 00 20 	         MOV.K.32 (.XM) X0,#16		;0x10
 10002c4:	10 7e 00 3e 	||       LD.W.32 (.XD) X0,*+G7[X0]
 10002c8:	80 7f 10 00 	         ST.H.32 (.XD) *X0,X1

010002cc <.BB15_calc_func>:
 10002cc:	00 64 f0 a1 	         ADDK.32 (.XA) G7,#80		;0x50
 10002d0:	fa 6b c0 49 	||       MOV.R.32 (.XM) G4,X4
 10002d4:	e0 5e       	||       RET.16 (.XD) 
	...

010002e0 <cmp_complex>:
 10002e0:	00 6c 10 20 	         MOV.K.32 (.XM) X1,#16		;0x10
 10002e4:	fa 6b 20 7c 	         MOV.R.32 (.XM) X2,G6
 10002e8:	ff 65 f0 61 	         ADDK.32 (.XA) G7,#-80		;0xffb0
 10002ec:	50 7b 20 7e 	||       ST.W.32 (.XD) *+G7[#1],X2
 10002f0:	10 7e 10 7e 	         LD.W.32 (.XD) X1,*+G7[X1]
 10002f4:	00 6c 00 30 	         MOV.K.32 (.XM) X0,#24		;0x18
 10002f8:	5c 7b 10 3e 	||       ST.W.32 (.XD) *-G7[#16],X1
 10002fc:	10 7e 00 3e 	         LD.W.32 (.XD) X0,*+G7[X0]
 1000300:	5b 7b 00 fe 	         ST.W.32 (.XD) *-G7[#15],X0
 1000304:	ff 7a e0 ee 	         CALL.32 (.XD) @(10000e0 <calc_func>(vliw-0))  ;0xffeee

01000308 <.BB2_cmp_complex>:
 1000308:	00 6c 40 28 	         MOV.K.32 (.XM) X4,#20		;0x14
 100030c:	50 7e e0 7f 	||       LD.W.32 (.XD) G6,*+G7[#1]
 1000310:	50 7b c0 3f 	         ST.W.32 (.XD) *+G7[#0],G4
 1000314:	11 7e 40 3e 	         LD.W.32 (.XD) X4,*+G7[X4]
 1000318:	00 6c 30 30 	         MOV.K.32 (.XM) X3,#24		;0x18
 100031c:	5c 7b 40 3e 	||       ST.W.32 (.XD) *-G7[#16],X4
 1000320:	10 7e 30 fe 	         LD.W.32 (.XD) X3,*+G7[X3]
 1000324:	5b 7b 30 fe 	         ST.W.32 (.XD) *-G7[#15],X3
 1000328:	ff 7a c0 ed 	         CALL.32 (.XD) @(10000e0 <calc_func>(vliw-0))  ;0xffedc

0100032c <.BB3_cmp_complex>:
 100032c:	50 7e d0 3f 	         LD.W.32 (.XD) G5,*+G7[#0]
 1000330:	fb 6b c0 79 	         SXT2.32 (.XM) G4,G4
 1000334:	50 7e e0 7f 	||       LD.W.32 (.XD) G6,*+G7[#1]
 1000338:	00 64 f0 a1 	         ADDK.32 (.XA) G7,#80		;0x50
 100033c:	fb 6b d0 7b 	||       SXT2.32 (.XM) G5,G5
 1000340:	07 61 c0 3b 	         SUB.32 (.XA) G4,G5,G4
 1000344:	e0 5e       	||       RET.16 (.XD) 
	...

01000360 <cmp_idx>:
 1000360:	00 6c 50 08 	         MOV.K.32 (.XM) X5,#4		;0x4
 1000364:	00 6c 00 10 	         MOV.K.32 (.XM) X0,#8		;0x8
 1000368:	ff 65 f0 81 	         ADDK.32 (.XA) G7,#-64		;0xffc0
 100036c:	00 6c 40 00 	||       MOV.K.32 (.XM) X4,#0		;0x0
 1000370:	10 7e 00 3e 	||       LD.W.32 (.XD) X0,*+G7[X0]
 1000374:	11 7e 40 3e 	         LD.W.32 (.XD) X4,*+G7[X4]
 1000378:	11 7e 50 7e 	         LD.W.32 (.XD) X5,*+G7[X5]
 100037c:	88 70 00 00 	         CMPE.32 (.XD) X0,X0,#0
 1000380:	00 78 fc 02 	   [!X0] B.32 (.XD) @(10003de <.BB2_cmp_idx+0x5a>(vliw-0))  ;0x2f

01000384 <.BB2_cmp_idx>:
 1000384:	00 7d 10 08 	         LD.H.S.32 (.XD) X1,*X4
 1000388:	fe 6d 00 00 	         MOV.K.32 (.XM) X0,#-256		;0xff00
 100038c:	ff 6f 00 fe 	         MOV.KH.32 (.XM) X0,#-1		;0xffff
 1000390:	60 63 00 02 	         AND.32 (.XA) X0,X1,X0
 1000394:	01 6c 20 fe 	||       MOV.K.32 (.XM) X2,#255		;0xff
 1000398:	2a 62 10 02 	         ASR.32 (.XA) X1,X1,#8
 100039c:	60 63 10 82 	         AND.32 (.XA) X1,X1,X2
 10003a0:	80 63 00 40 	         OR.32 (.XA) X0,X0,X1
 10003a4:	80 7f 00 08 	||       ST.H.32 (.XD) *X4,X0
 10003a8:	00 7d 10 0a 	         LD.H.S.32 (.XD) X1,*X5
 10003ac:	fe 6d 00 00 	         MOV.K.32 (.XM) X0,#-256		;0xff00
 10003b0:	ff 6f 00 fe 	         MOV.KH.32 (.XM) X0,#-1		;0xffff
 10003b4:	60 63 00 02 	         AND.32 (.XA) X0,X1,X0
 10003b8:	01 6c 20 fe 	||       MOV.K.32 (.XM) X2,#255		;0xff
 10003bc:	2a 62 10 02 	         ASR.32 (.XA) X1,X1,#8
 10003c0:	60 63 10 82 	         AND.32 (.XA) X1,X1,X2
 10003c4:	50 7d d0 4b 	||       LD.H.S.32 (.XD) G5,*+X5[#1]
 10003c8:	80 63 00 40 	         OR.32 (.XA) X0,X0,X1
 10003cc:	80 7f 00 0a 	||       ST.H.32 (.XD) *X5,X0
 10003d0:	50 7d c0 49 	         LD.H.S.32 (.XD) G4,*+X4[#1]
 10003d4:	00 64 f0 81 	         ADDK.32 (.XA) G7,#64		;0x40
 10003d8:	07 61 c0 79 	         SUB.32 (.XA) G4,G4,G5
 10003dc:	e0 5e       	||       RET.16 (.XD) 
 10003de:	50 7d 00 4a 	         LD.H.S.32 (.XD) X0,*+X5[#1]
 10003e2:	50 7d c0 49 	         LD.H.S.32 (.XD) G4,*+X4[#1]
 10003e6:	00 64 f0 81 	         ADDK.32 (.XA) G7,#64		;0x40
 10003ea:	00 61 c0 39 	         SUB.32 (.XA) G4,G4,X0
 10003ee:	e0 5e       	||       RET.16 (.XD) 

010003f0 <copy_info>:
 10003f0:	00 6c 10 08 	         MOV.K.32 (.XM) X1,#4		;0x4
 10003f4:	ff 65 f0 81 	         ADDK.32 (.XA) G7,#-64		;0xffc0
 10003f8:	10 7e 10 7e 	||       LD.W.32 (.XD) X1,*+G7[X1]
 10003fc:	00 6c 00 00 	         MOV.K.32 (.XM) X0,#0		;0x0
 1000400:	10 7e 00 3e 	||       LD.W.32 (.XD) X0,*+G7[X0]
 1000404:	00 7d 20 02 	         LD.H.S.32 (.XD) X2,*X1
 1000408:	80 7f 20 00 	         ST.H.32 (.XD) *X0,X2
 100040c:	50 7d 10 42 	         LD.H.S.32 (.XD) X1,*+X1[#1]
 1000410:	d0 7f 10 40 	         ST.H.32 (.XD) *+X0[#1],X1
 1000414:	00 64 f0 81 	         ADDK.32 (.XA) G7,#64		;0x40
 1000418:	e0 5e       	||       RET.16 (.XD) 
 100041a:	00 00       	         _LILY_ISA_ (.XA) X0,X0
 100041c:	00 00       	         _LILY_ISA_ (.XA) X0,X0
	...

01000420 <core_bench_list>:
 1000420:	00 6c 20 60 	||       MOV.K.32 (.XM) X2,#48		;0x30
 1000424:	fa 6b 50 7c 	         MOV.R.32 (.XM) X5,G6
 1000428:	ff 65 f0 21 	         ADDK.32 (.XA) G7,#-112		;0xff90
 100042c:	52 7b 50 3e 	||       ST.W.32 (.XD) *+G7[#8],X5
 1000430:	10 7e 20 be 	         LD.W.32 (.XD) X2,*+G7[X2]
 1000434:	00 6c 40 68 	         MOV.K.32 (.XM) X4,#52		;0x34
 1000438:	11 7d 40 3e 	||       LD.H.S.32 (.XD) X4,*+G7[X4]
 100043c:	50 7d 10 84 	         LD.H.S.32 (.XD) X1,*+X2[#2]
 1000440:	52 7e 20 44 	         LD.W.32 (.XD) X2,*+X2[#9]
 1000444:	d0 7f 40 7e 	         ST.H.32 (.XD) *+G7[#1],X4
 1000448:	08 70 00 02 	         CMPG.S.32 (.XD) X0,X1,#0
 100044c:	51 7b 20 fe 	         ST.W.32 (.XD) *+G7[#7],X2
 1000450:	51 7b 10 3e 	         ST.W.32 (.XD) *+G7[#4],X1
 1000454:	00 78 0c 0a 	   [!X0] B.32 (.XD) @(1000594 <.BB12_core_bench_list+0xc>(vliw-0))  ;0xa0

01000458 <.BB2_core_bench_list>:
 1000458:	00 6c 90 00 	         MOV.K.32 (.XM) X9,#0		;0x0
 100045c:	00 6c 80 00 	         MOV.K.32 (.XM) X8,#0		;0x0
 1000460:	d1 7f 90 3e 	||       ST.H.32 (.XD) *+G7[#4],X9
 1000464:	00 6c 70 00 	         MOV.K.32 (.XM) X7,#0		;0x0
 1000468:	d1 7f 80 7e 	||       ST.H.32 (.XD) *+G7[#5],X8
 100046c:	00 6c 60 00 	         MOV.K.32 (.XM) X6,#0		;0x0
 1000470:	d0 7f 70 fe 	||       ST.H.32 (.XD) *+G7[#3],X7
 1000474:	d0 7f 60 be 	         ST.H.32 (.XD) *+G7[#2],X6
 1000478:	51 7e b0 fe 	         LD.W.32 (.XD) X11,*+G7[#7]
 100047c:	50 7d c0 be 	         LD.H.S.32 (.XD) X12,*+G7[#2]
 1000480:	00 6c a0 00 	         MOV.K.32 (.XM) X10,#0		;0x0
 1000484:	01 6c d0 fe 	         MOV.K.32 (.XM) X13,#255		;0xff
 1000488:	02 60 a0 be 	         ADD.32 (.XA) X10,G7,X10
 100048c:	5c 7b b0 3e 	||       ST.W.32 (.XD) *-G7[#16],X11
 1000490:	63 63 c0 58 	         AND.32 (.XA) X12,X12,X13
 1000494:	5b 7b a0 fe 	||       ST.W.32 (.XD) *-G7[#15],X10
 1000498:	d0 7f c0 3e 	         ST.H.32 (.XD) *+G7[#0],X12
 100049c:	00 7a 20 33 	         CALL.32 (.XD) @(1000b00 <core_list_find>(vliw-0))  ;0x332

010004a0 <.BB4_core_bench_list>:
 10004a0:	51 7e e0 fe 	         LD.W.32 (.XD) X14,*+G7[#7]
 10004a4:	52 7e e0 3f 	         LD.W.32 (.XD) G6,*+G7[#8]
 10004a8:	52 7b c0 ff 	         ST.W.32 (.XD) *+G7[#11],G4
 10004ac:	5c 7b e0 3e 	         ST.W.32 (.XD) *-G7[#16],X14
 10004b0:	00 7a 30 38 	         CALL.32 (.XD) @(1000bb6 <core_list_reverse>(vliw-0))  ;0x383

010004b4 <.BB5_core_bench_list>:
 10004b4:	52 7e e0 3f 	         LD.W.32 (.XD) G6,*+G7[#8]
 10004b8:	52 7e 50 fe 	         LD.W.32 (.XD) X5,*+G7[#11]
 10004bc:	d1 7d 80 3e 	         LD.H.U.32 (.XD) X8,*+G7[#4]
 10004c0:	52 7e 70 be 	         LD.W.32 (.XD) X7,*+G7[#10]
 10004c4:	50 7d 60 be 	         LD.H.S.32 (.XD) X6,*+G7[#2]
 10004c8:	88 70 00 0a 	         CMPE.32 (.XD) X0,X5,#0
 10004cc:	fa 6b 40 78 	         MOV.R.32 (.XM) X4,G4
 10004d0:	00 78 6c 01 	|| [!X0] B.32 (.XD) @(10004fc <.BB6_core_bench_list+0x28>(vliw-4))  ;0x16

010004d4 <.BB6_core_bench_list>:
 10004d4:	00 7e d0 39 	         LD.W.32 (.XD) G5,*G4
 10004d8:	50 7e d0 7b 	         LD.W.32 (.XD) G5,*+G5[#1]
 10004dc:	d0 7d 00 fe 	         LD.H.U.32 (.XD) X0,*+G7[#3]
 10004e0:	00 7d d0 3b 	         LD.H.S.32 (.XD) G5,*G5
 10004e4:	18 60 00 40 	         ADD.32 (.XA) X0,X0,#1
 10004e8:	2a 62 d0 3b 	         ASR.32 (.XA) G5,G5,#8
 10004ec:	d0 7f 00 fe 	||       ST.H.32 (.XD) *+G7[#3],X0
 10004f0:	68 63 d0 7b 	         AND.32 (.XA) G5,G5,#1
 10004f4:	07 60 80 50 	         ADD.32 (.XA) X8,X8,G5
 10004f8:	00 78 80 02 	||       B.32 (.XD) @(1000548 <.BB10_core_bench_list+0x14>(vliw-4))  ;0x28
 10004fc:	50 7e 90 4a 	         LD.W.32 (.XD) X9,*+X5[#1]
 1000500:	d1 7d 10 7e 	         LD.H.U.32 (.XD) X1,*+G7[#5]
 1000504:	00 7d 90 12 	         LD.H.S.32 (.XD) X9,*X9
 1000508:	18 60 10 42 	         ADD.32 (.XA) X1,X1,#1
 100050c:	d1 7f 10 7e 	||       ST.H.32 (.XD) *+G7[#5],X1
 1000510:	68 63 00 52 	         AND.32 (.XA) X0,X9,#1
 1000514:	88 70 00 00 	||       CMPE.32 (.XD) X0,X0,#0
 1000518:	00 78 84 00 	   [X0]  B.32 (.XD) @(1000528 <.BB8_core_bench_list+0xc>(vliw-0))  ;0x8

0100051c <.BB8_core_bench_list>:
 100051c:	2a 62 00 52 	         ASR.32 (.XA) X0,X9,#9
 1000520:	68 63 00 40 	         AND.32 (.XA) X0,X0,#1
 1000524:	00 60 80 10 	         ADD.32 (.XA) X8,X8,X0
 1000528:	00 7e 90 0a 	||       LD.W.32 (.XD) X9,*X5
 100052c:	88 70 00 12 	         CMPE.32 (.XD) X0,X9,#0
 1000530:	00 78 c4 00 	   [X0]  B.32 (.XD) @(1000548 <.BB10_core_bench_list+0x14>(vliw-0))  ;0xc

01000534 <.BB10_core_bench_list>:
 1000534:	00 7e 00 12 	         LD.W.32 (.XD) X0,*X9
 1000538:	00 7b 00 0a 	         ST.W.32 (.XD) *X5,X0
 100053c:	00 7e 00 38 	         LD.W.32 (.XD) X0,*G4
 1000540:	00 7b 00 12 	         ST.W.32 (.XD) *X9,X0
 1000544:	00 7b 90 38 	         ST.W.32 (.XD) *G4,X9
 1000548:	50 7d 10 7e 	         LD.H.S.32 (.XD) X1,*+G7[#1]
 100054c:	18 60 60 4c 	         ADD.32 (.XA) X6,X6,#1
 1000550:	18 60 20 42 	         ADD.32 (.XA) X2,X1,#1
 1000554:	48 70 00 02 	||       CMPL.S.32 (.XD) X0,X1,#0
 1000558:	18 60 00 40 	         ADD.32 (.XA) X0,X0,#1
 100055c:	d0 7f 60 be 	||       ST.H.32 (.XD) *+G7[#2],X6
 1000560:	fa 6b 74 44 	   [X0]  MOV.R.32 (.XM) X7,X2
 1000564:	fa 6b 7c 42 	   [!X0] MOV.R.32 (.XM) X7,X1
 1000568:	51 7e 00 3e 	||       LD.W.32 (.XD) X0,*+G7[#4]
 100056c:	d1 7f 80 3e 	         ST.H.32 (.XD) *+G7[#4],X8
 1000570:	d0 7f 70 7e 	         ST.H.32 (.XD) *+G7[#1],X7
 1000574:	52 7b 70 be 	         ST.W.32 (.XD) *+G7[#10],X7
 1000578:	fb 6b 10 4c 	         SXT2.32 (.XM) X1,X6
 100057c:	51 7b 40 fe 	||       ST.W.32 (.XD) *+G7[#7],X4
 1000580:	00 70 00 40 	         CMPG.S.32 (.XD) X0,X0,X1
 1000584:	ff 78 a4 f7 	   [X0]  B.32 (.XD) @(1000478 <.BB2_core_bench_list+0x20>(vliw-0))  ;0xfff7a

01000588 <.BB12_core_bench_list>:
 1000588:	00 6c 40 68 	         MOV.K.32 (.XM) X4,#52		;0x34
 100058c:	11 7d 40 3e 	||       LD.H.S.32 (.XD) X4,*+G7[X4]
 1000590:	00 78 c0 00 	         B.32 (.XD) @(10005a8 <.BB12_core_bench_list+0x20>(vliw-0))  ;0xc
 1000594:	00 6c 00 00 	         MOV.K.32 (.XM) X0,#0		;0x0
 1000598:	d1 7f 00 7e 	||       ST.H.32 (.XD) *+G7[#5],X0
 100059c:	00 6c 00 00 	         MOV.K.32 (.XM) X0,#0		;0x0
 10005a0:	00 6c 80 00 	         MOV.K.32 (.XM) X8,#0		;0x0
 10005a4:	d0 7f 00 fe 	||       ST.H.32 (.XD) *+G7[#3],X0
 10005a8:	d1 7d 00 7e 	         LD.H.U.32 (.XD) X0,*+G7[#5]
 10005ac:	d0 7d 10 fe 	         LD.H.U.32 (.XD) X1,*+G7[#3]
 10005b0:	08 62 00 80 	         ASL.32 (.XA) X0,X0,#2
 10005b4:	00 61 00 40 	         SUB.32 (.XA) X0,X0,X1
 10005b8:	00 60 80 10 	         ADD.32 (.XA) X8,X8,X0
 10005bc:	08 70 00 08 	||       CMPG.S.32 (.XD) X0,X4,#0
 10005c0:	fb 6b 80 90 	         ZXT2.32 (.XM) X8,X8
 10005c4:	d1 7f 80 3e 	||       ST.H.32 (.XD) *+G7[#4],X8
 10005c8:	00 78 ac 01 	   [!X0] B.32 (.XD) @(10005fc <.BB16_core_bench_list+0xc>(vliw-0))  ;0x1a

010005cc <.BB15_core_bench_list>:
 10005cc:	51 7e 10 fe 	         LD.W.32 (.XD) X1,*+G7[#7]
 10005d0:	05 6c 00 c0 	         MOV.K.32 (.XM) X0,#736		;0x2e0
 10005d4:	02 6e 00 00 	         MOV.KH.32 (.XM) X0,#256		;0x100
 10005d8:	5c 7b 10 3e 	||       ST.W.32 (.XD) *-G7[#16],X1
 10005dc:	5b 7b 00 fe 	         ST.W.32 (.XD) *-G7[#15],X0
 10005e0:	00 6c 00 60 	         MOV.K.32 (.XM) X0,#48		;0x30
 10005e4:	10 7e 00 3e 	||       LD.W.32 (.XD) X0,*+G7[X0]
 10005e8:	5b 7b 00 be 	         ST.W.32 (.XD) *-G7[#14],X0
 10005ec:	00 7a a0 31 	         CALL.32 (.XD) @(1000c20 <core_list_mergesort>(vliw-0))  ;0x31a

010005f0 <.BB16_core_bench_list>:
 10005f0:	52 7e e0 3f 	         LD.W.32 (.XD) G6,*+G7[#8]
 10005f4:	fa 6b 00 78 	         MOV.R.32 (.XM) X0,G4
 10005f8:	51 7b 00 fe 	||       ST.W.32 (.XD) *+G7[#7],X0
 10005fc:	51 7e 00 fe 	         LD.W.32 (.XD) X0,*+G7[#7]
 1000600:	00 7e 00 00 	         LD.W.32 (.XD) X0,*X0
 1000604:	5c 7b 00 3e 	         ST.W.32 (.XD) *-G7[#16],X0
 1000608:	00 7a c0 22 	         CALL.32 (.XD) @(1000a60 <core_list_remove>(vliw-0))  ;0x22c

0100060c <.BB18_core_bench_list>:
 100060c:	51 7e 10 fe 	         LD.W.32 (.XD) X1,*+G7[#7]
 1000610:	50 7b c0 ff 	         ST.W.32 (.XD) *+G7[#3],G4
 1000614:	52 7e e0 3f 	         LD.W.32 (.XD) G6,*+G7[#8]
 1000618:	00 6c 00 00 	         MOV.K.32 (.XM) X0,#0		;0x0
 100061c:	00 60 00 3e 	         ADD.32 (.XA) X0,G7,X0
 1000620:	5c 7b 10 3e 	||       ST.W.32 (.XD) *-G7[#16],X1
 1000624:	5b 7b 00 fe 	         ST.W.32 (.XD) *-G7[#15],X0
 1000628:	00 7a c0 26 	         CALL.32 (.XD) @(1000b00 <core_list_find>(vliw-0))  ;0x26c

0100062c <.BB19_core_bench_list>:
 100062c:	52 7e e0 3f 	         LD.W.32 (.XD) G6,*+G7[#8]
 1000630:	fa 6b 00 78 	         MOV.R.32 (.XM) X0,G4
 1000634:	52 7b 00 7e 	||       ST.W.32 (.XD) *+G7[#9],X0
 1000638:	88 70 00 38 	         CMPE.32 (.XD) X0,G4,#0
 100063c:	00 78 8c 00 	   [!X0] B.32 (.XD) @(100064c <.BB20_core_bench_list+0xc>(vliw-0))  ;0x8

01000640 <.BB20_core_bench_list>:
 1000640:	51 7e 00 fe 	         LD.W.32 (.XD) X0,*+G7[#7]
 1000644:	00 7e 00 00 	         LD.W.32 (.XD) X0,*X0
 1000648:	52 7b 00 7e 	         ST.W.32 (.XD) *+G7[#9],X0
 100064c:	52 7e 00 7e 	         LD.W.32 (.XD) X0,*+G7[#9]
 1000650:	88 70 00 00 	         CMPE.32 (.XD) X0,X0,#0
 1000654:	00 78 64 02 	   [X0]  B.32 (.XD) @(10006a0 <.BB24_core_bench_list+0x20>(vliw-0))  ;0x26

01000658 <.BB22_core_bench_list>:
 1000658:	51 7e 00 fe 	         LD.W.32 (.XD) X0,*+G7[#7]
 100065c:	d1 7d 40 3e 	         LD.H.U.32 (.XD) X4,*+G7[#4]
 1000660:	19 60 00 00 	         ADD.32 (.XA) X0,X0,#4
 1000664:	51 7b 00 7e 	||       ST.W.32 (.XD) *+G7[#5],X0
 1000668:	51 7e 00 7e 	         LD.W.32 (.XD) X0,*+G7[#5]
 100066c:	00 7e 00 00 	         LD.W.32 (.XD) X0,*X0
 1000670:	00 7d 00 00 	         LD.H.S.32 (.XD) X0,*X0
 1000674:	5c 7b 00 3e 	         ST.W.32 (.XD) *-G7[#16],X0
 1000678:	5b 7b 40 fe 	         ST.W.32 (.XD) *-G7[#15],X4
 100067c:	01 7a 20 65 	         CALL.32 (.XD) @(1003320 <crc16>(vliw-0))  ;0x1652

01000680 <.BB24_core_bench_list>:
 1000680:	52 7e 00 7e 	         LD.W.32 (.XD) X0,*+G7[#9]
 1000684:	00 7e 00 00 	         LD.W.32 (.XD) X0,*X0
 1000688:	fb 6b 40 b8 	         ZXT2.32 (.XM) X4,G4
 100068c:	52 7e e0 3f 	||       LD.W.32 (.XD) G6,*+G7[#8]
 1000690:	d1 7f 40 3e 	         ST.H.32 (.XD) *+G7[#4],X4
 1000694:	52 7b 00 7e 	         ST.W.32 (.XD) *+G7[#9],X0
 1000698:	88 70 00 00 	         CMPE.32 (.XD) X0,X0,#0
 100069c:	ff 78 6c fe 	   [!X0] B.32 (.XD) @(1000668 <.BB22_core_bench_list+0x10>(vliw-0))  ;0xfffe6
 10006a0:	50 7e 00 fe 	         LD.W.32 (.XD) X0,*+G7[#3]
 10006a4:	5c 7b 00 3e 	         ST.W.32 (.XD) *-G7[#16],X0
 10006a8:	51 7e 00 fe 	         LD.W.32 (.XD) X0,*+G7[#7]
 10006ac:	00 7e 00 00 	         LD.W.32 (.XD) X0,*X0
 10006b0:	5b 7b 00 fe 	         ST.W.32 (.XD) *-G7[#15],X0
 10006b4:	00 7a 60 20 	         CALL.32 (.XD) @(1000ac0 <core_list_undo_remove>(vliw-0))  ;0x206

010006b8 <.BB26_core_bench_list>:
 10006b8:	51 7e 00 fe 	         LD.W.32 (.XD) X0,*+G7[#7]
 10006bc:	52 7e e0 3f 	         LD.W.32 (.XD) G6,*+G7[#8]
 10006c0:	06 6c 10 c0 	         MOV.K.32 (.XM) X1,#864		;0x360
 10006c4:	02 6e 10 00 	         MOV.KH.32 (.XM) X1,#256		;0x100
 10006c8:	5c 7b 00 3e 	||       ST.W.32 (.XD) *-G7[#16],X0
 10006cc:	00 6c 00 00 	         MOV.K.32 (.XM) X0,#0		;0x0
 10006d0:	5b 7b 10 fe 	||       ST.W.32 (.XD) *-G7[#15],X1
 10006d4:	5b 7b 00 be 	         ST.W.32 (.XD) *-G7[#14],X0
 10006d8:	00 7a 40 2a 	         CALL.32 (.XD) @(1000c20 <core_list_mergesort>(vliw-0))  ;0x2a4

010006dc <.BB27_core_bench_list>:
 10006dc:	00 7e 00 38 	         LD.W.32 (.XD) X0,*G4
 10006e0:	d1 7d 40 3e 	         LD.H.U.32 (.XD) X4,*+G7[#4]
 10006e4:	52 7e e0 3f 	         LD.W.32 (.XD) G6,*+G7[#8]
 10006e8:	52 7b 00 7e 	         ST.W.32 (.XD) *+G7[#9],X0
 10006ec:	88 70 00 00 	         CMPE.32 (.XD) X0,X0,#0
 10006f0:	00 78 04 02 	   [X0]  B.32 (.XD) @(1000730 <.BB30_core_bench_list+0x1c>(vliw-0))  ;0x20

010006f4 <.BB28_core_bench_list>:
 10006f4:	19 60 00 38 	         ADD.32 (.XA) X0,G4,#4
 10006f8:	51 7b 00 be 	||       ST.W.32 (.XD) *+G7[#6],X0
 10006fc:	51 7e 00 be 	         LD.W.32 (.XD) X0,*+G7[#6]
 1000700:	00 7e 00 00 	         LD.W.32 (.XD) X0,*X0
 1000704:	00 7d 00 00 	         LD.H.S.32 (.XD) X0,*X0
 1000708:	5c 7b 00 3e 	         ST.W.32 (.XD) *-G7[#16],X0
 100070c:	5b 7b 40 fe 	         ST.W.32 (.XD) *-G7[#15],X4
 1000710:	01 7a 80 60 	         CALL.32 (.XD) @(1003320 <crc16>(vliw-0))  ;0x1608

01000714 <.BB30_core_bench_list>:
 1000714:	52 7e 00 7e 	         LD.W.32 (.XD) X0,*+G7[#9]
 1000718:	00 7e 00 00 	         LD.W.32 (.XD) X0,*X0
 100071c:	52 7e e0 3f 	         LD.W.32 (.XD) G6,*+G7[#8]
 1000720:	52 7b 00 7e 	         ST.W.32 (.XD) *+G7[#9],X0
 1000724:	88 70 00 00 	         CMPE.32 (.XD) X0,X0,#0
 1000728:	fb 6b 40 b8 	         ZXT2.32 (.XM) X4,G4
 100072c:	ff 78 8c fe 	|| [!X0] B.32 (.XD) @(10006fc <.BB28_core_bench_list+0x8>(vliw-4))  ;0xfffe8
 1000730:	00 64 f0 e1 	         ADDK.32 (.XA) G7,#112		;0x70
 1000734:	fb 6b c0 89 	||       ZXT2.32 (.XM) G4,X4
 1000738:	e0 5e       	||       RET.16 (.XD) 
 100073a:	00 00       	         _LILY_ISA_ (.XA) X0,X0
 100073c:	00 00       	         _LILY_ISA_ (.XA) X0,X0
	...

01000740 <core_list_init>:
 1000740:	00 6c 30 60 	||       MOV.K.32 (.XM) X3,#48		;0x30
 1000744:	fa 6b 20 7d 	         MOV.R.32 (.XM) X18,G6
 1000748:	ff 65 f0 21 	         ADDK.32 (.XA) G7,#-112		;0xff90
 100074c:	52 7b 20 3f 	||       ST.W.32 (.XD) *+G7[#8],X18
 1000750:	00 6c 60 68 	         MOV.K.32 (.XM) X6,#52		;0x34
 1000754:	10 7e 30 fe 	||       LD.W.32 (.XD) X3,*+G7[X3]
 1000758:	11 7e 60 be 	         LD.W.32 (.XD) X6,*+G7[X6]
 100075c:	00 6c 10 29 	         MOV.K.32 (.XM) X17,#20		;0x14
 1000760:	6c 6a 30 46 	         DIV.U.32 (.XM) X3,X3,X17
 1000764:	08 62 00 c6 	         ASL.32 (.XA) X0,X3,#3
 1000768:	50 7b 60 fe 	||       ST.W.32 (.XD) *+G7[#3],X6
 100076c:	00 60 00 0c 	         ADD.32 (.XA) X0,X6,X0
 1000770:	51 7b 30 3e 	||       ST.W.32 (.XD) *+G7[#4],X3
 1000774:	1c 61 10 00 	         SUB.32 (.XA) X1,X0,#16
 1000778:	50 7b 10 3e 	||       ST.W.32 (.XD) *+G7[#0],X1
 100077c:	00 6c 00 01 	         MOV.K.32 (.XM) X16,#0		;0x0
 1000780:	51 7b 10 7e 	||       ST.W.32 (.XD) *+G7[#5],X1
 1000784:	00 7b 00 0d 	         ST.W.32 (.XD) *X6,X16
 1000788:	50 7e e0 3e 	         LD.W.32 (.XD) X14,*+G7[#0]
 100078c:	19 60 c0 0c 	         ADD.32 (.XA) X12,X6,#4
 1000790:	00 6c f0 00 	||       MOV.K.32 (.XM) X15,#0		;0x0
 1000794:	00 7b e0 18 	||       ST.W.32 (.XD) *X12,X14
 1000798:	d0 7f f0 5c 	         ST.H.32 (.XD) *+X14[#1],X15
 100079c:	00 7e c0 18 	         LD.W.32 (.XD) X12,*X12
 10007a0:	00 6c 80 68 	         MOV.K.32 (.XM) X8,#52		;0x34
 10007a4:	01 6d d0 00 	         MOV.K.32 (.XM) X13,#-32640		;0x8080
 10007a8:	ff 6f d0 fe 	         MOV.KH.32 (.XM) X13,#-1		;0xffff
 10007ac:	80 7f d0 18 	||       ST.H.32 (.XD) *X12,X13
 10007b0:	12 7e 80 3e 	         LD.W.32 (.XD) X8,*+G7[X8]
 10007b4:	08 62 30 86 	         ASL.32 (.XA) X3,X3,#2
 10007b8:	50 7e b0 3e 	||       LD.W.32 (.XD) X11,*+G7[#0]
 10007bc:	00 6c 70 68 	         MOV.K.32 (.XM) X7,#52		;0x34
 10007c0:	00 60 00 c0 	         ADD.32 (.XA) X0,X0,X3
 10007c4:	1a 60 80 10 	         ADD.32 (.XA) X8,X8,#8
 10007c8:	ff 6c a0 fe 	||       MOV.K.32 (.XM) X10,#32767		;0x7fff
 10007cc:	1e 61 00 00 	         SUB.32 (.XA) X0,X0,#24
 10007d0:	11 7b 80 fe 	||       ST.W.32 (.XD) *+G7[X7],X8
 10007d4:	ff 6d 90 fe 	         MOV.K.32 (.XM) X9,#-1		;0xffff
 10007d8:	51 7b 00 be 	||       ST.W.32 (.XD) *+G7[#6],X0
 10007dc:	19 60 b0 16 	         ADD.32 (.XA) X11,X11,#4
 10007e0:	ff 6f 90 fe 	||       MOV.KH.32 (.XM) X9,#-1		;0xffff
 10007e4:	50 7b b0 3e 	||       ST.W.32 (.XD) *+G7[#0],X11
 10007e8:	00 6c 40 68 	         MOV.K.32 (.XM) X4,#52		;0x34
 10007ec:	d0 7f a0 fe 	||       ST.H.32 (.XD) *+G7[#3],X10
 10007f0:	00 6c 50 08 	         MOV.K.32 (.XM) X5,#4		;0x4
 10007f4:	d0 7f 90 be 	||       ST.H.32 (.XD) *+G7[#2],X9
 10007f8:	01 60 50 7e 	         ADD.32 (.XA) X5,G7,X5
 10007fc:	5c 7b 60 3e 	||       ST.W.32 (.XD) *-G7[#16],X6
 1000800:	00 6c 20 00 	         MOV.K.32 (.XM) X2,#0		;0x0
 1000804:	01 60 40 3e 	         ADD.32 (.XA) X4,G7,X4
 1000808:	5b 7b 50 fe 	||       ST.W.32 (.XD) *-G7[#15],X5
 100080c:	00 60 20 be 	         ADD.32 (.XA) X2,G7,X2
 1000810:	5b 7b 40 be 	||       ST.W.32 (.XD) *-G7[#14],X4
 1000814:	5b 7b 20 7e 	         ST.W.32 (.XD) *-G7[#13],X2
 1000818:	5b 7b 10 3e 	         ST.W.32 (.XD) *-G7[#12],X1
 100081c:	5a 7b 00 fe 	         ST.W.32 (.XD) *-G7[#11],X0
 1000820:	00 7a 00 0c 	         CALL.32 (.XD) @(10009a0 <core_list_insert_new>(vliw-0))  ;0xc0

01000824 <.BB2_core_list_init>:
 1000824:	51 7e 80 3f 	         LD.W.32 (.XD) G0,*+G7[#4]
 1000828:	50 7e 50 fe 	         LD.W.32 (.XD) X5,*+G7[#3]
 100082c:	52 7e e0 3f 	         LD.W.32 (.XD) G6,*+G7[#8]
 1000830:	18 61 80 b1 	         SUB.32 (.XA) G0,G0,#2
 1000834:	51 7b 80 ff 	||       ST.W.32 (.XD) *+G7[#7],G0
 1000838:	28 70 80 31 	         CMPG.U.32 (.XD) G0,G0,#0
 100083c:	00 78 09 05 	   [!G0] B.32 (.XD) @(10008dc <.BB16_core_list_init+0x4>(vliw-0))  ;0x50

01000840 <.BB3_core_list_init>:
 1000840:	00 6c 90 01 	         MOV.K.32 (.XM) G1,#0		;0x0
 1000844:	50 7b 90 bf 	||       ST.W.32 (.XD) *+G7[#2],G1

01000848 <.BB4_core_list_init>:
 1000848:	51 7e 50 fe 	         LD.W.32 (.XD) X5,*+G7[#7]

0100084c <.BB15_core_list_init>:
 100084c:	52 7b 50 7e 	         ST.W.32 (.XD) *+G7[#9],X5
 1000850:	00 6c 00 70 	         MOV.K.32 (.XM) X0,#56		;0x38
 1000854:	50 7e 20 be 	||       LD.W.32 (.XD) X2,*+G7[#2]
 1000858:	10 7d 00 3e 	         LD.H.S.32 (.XD) X0,*+G7[X0]
 100085c:	69 63 10 c4 	         AND.32 (.XA) X1,X2,#7
 1000860:	a0 63 00 80 	         XOR.32 (.XA) X0,X0,X2
 1000864:	6b 63 00 c0 	         AND.32 (.XA) X0,X0,#15
 1000868:	08 62 00 c0 	         ASL.32 (.XA) X0,X0,#3
 100086c:	80 63 10 02 	         OR.32 (.XA) X1,X1,X0
 1000870:	0a 62 00 02 	         ASL.32 (.XA) X0,X1,#8
 1000874:	80 63 10 02 	         OR.32 (.XA) X1,X1,X0
 1000878:	d0 7f 10 be 	||       ST.H.32 (.XD) *+G7[#2],X1
 100087c:	50 7e 20 fe 	         LD.W.32 (.XD) X2,*+G7[#3]
 1000880:	51 7e a0 bf 	         LD.W.32 (.XD) G2,*+G7[#6]
 1000884:	00 6c 00 68 	         MOV.K.32 (.XM) X0,#52		;0x34
 1000888:	51 7e c0 7f 	||       LD.W.32 (.XD) G4,*+G7[#5]
 100088c:	00 6c 10 08 	         MOV.K.32 (.XM) X1,#4		;0x4
 1000890:	00 60 10 7e 	         ADD.32 (.XA) X1,G7,X1
 1000894:	5c 7b 20 3e 	||       ST.W.32 (.XD) *-G7[#16],X2
 1000898:	00 6c d0 01 	         MOV.K.32 (.XM) G5,#0		;0x0
 100089c:	00 60 00 3e 	         ADD.32 (.XA) X0,G7,X0
 10008a0:	5b 7b 10 fe 	||       ST.W.32 (.XD) *-G7[#15],X1
 10008a4:	07 60 d0 7f 	         ADD.32 (.XA) G5,G7,G5
 10008a8:	5b 7b 00 be 	||       ST.W.32 (.XD) *-G7[#14],X0
 10008ac:	5b 7b d0 7f 	         ST.W.32 (.XD) *-G7[#13],G5
 10008b0:	5b 7b c0 3f 	         ST.W.32 (.XD) *-G7[#12],G4
 10008b4:	5a 7b a0 ff 	         ST.W.32 (.XD) *-G7[#11],G2
 10008b8:	00 7a 40 07 	         CALL.32 (.XD) @(10009a0 <core_list_insert_new>(vliw-0))  ;0x74

010008bc <.BB6_core_list_init>:
 10008bc:	50 7e 10 be 	         LD.W.32 (.XD) X1,*+G7[#2]
 10008c0:	51 7e 00 fe 	         LD.W.32 (.XD) X0,*+G7[#7]
 10008c4:	52 7e e0 3f 	         LD.W.32 (.XD) G6,*+G7[#8]
 10008c8:	18 60 10 42 	         ADD.32 (.XA) X1,X1,#1
 10008cc:	50 7b 10 be 	||       ST.W.32 (.XD) *+G7[#2],X1
 10008d0:	80 70 00 40 	         CMPE.32 (.XD) X0,X0,X1
 10008d4:	ff 78 ec fb 	   [!X0] B.32 (.XD) @(1000850 <.BB15_core_list_init+0x4>(vliw-0))  ;0xfffbe

010008d8 <.BB16_core_list_init>:
 10008d8:	50 7e 50 fe 	         LD.W.32 (.XD) X5,*+G7[#3]
 10008dc:	00 7e 60 0a 	         LD.W.32 (.XD) X6,*X5
 10008e0:	00 7e 00 0c 	         LD.W.32 (.XD) X0,*X6
 10008e4:	88 70 00 00 	         CMPE.32 (.XD) X0,X0,#0
 10008e8:	00 78 64 04 	   [X0]  B.32 (.XD) @(1000974 <.BB10_core_list_init+0x54>(vliw-0))  ;0x46

010008ec <.BB8_core_list_init>:
 10008ec:	00 6c 70 00 	         MOV.K.32 (.XM) X7,#0		;0x0
 10008f0:	00 6c 40 70 	         MOV.K.32 (.XM) X4,#56		;0x38
 10008f4:	51 7e 90 fe 	||       LD.W.32 (.XD) X9,*+G7[#7]
 10008f8:	00 6c 00 02 	         MOV.K.32 (.XM) X0,#1		;0x1
 10008fc:	50 7b 00 be 	||       ST.W.32 (.XD) *+G7[#2],X0
 1000900:	00 6c 00 0a 	         MOV.K.32 (.XM) X0,#5		;0x5
 1000904:	11 7d 40 3e 	||       LD.H.S.32 (.XD) X4,*+G7[X4]
 1000908:	68 6a 90 12 	         DIV.U.32 (.XM) X9,X9,X0
 100090c:	50 7e 00 be 	||       LD.W.32 (.XD) X0,*+G7[#2]
 1000910:	50 7e 80 4c 	         LD.W.32 (.XD) X8,*+X6[#1]
 1000914:	20 70 00 12 	         CMPG.U.32 (.XD) X0,X9,X0
 1000918:	18 60 80 90 	         ADD.32 (.XA) X8,X8,#2
 100091c:	00 78 ec 00 	|| [!X0] B.32 (.XD) @(1000938 <.BB10_core_list_init+0x18>(vliw-4))  ;0xe

01000920 <.BB10_core_list_init>:
 1000920:	18 60 70 4e 	         ADD.32 (.XA) X7,X7,#1
 1000924:	80 7f 70 10 	||       ST.H.32 (.XD) *X8,X7
 1000928:	50 7e 00 be 	         LD.W.32 (.XD) X0,*+G7[#2]
 100092c:	18 60 00 40 	         ADD.32 (.XA) X0,X0,#1
 1000930:	50 7b 00 be 	||       ST.W.32 (.XD) *+G7[#2],X0
 1000934:	00 78 80 01 	         B.32 (.XD) @(1000964 <.BB10_core_list_init+0x44>(vliw-0))  ;0x18
 1000938:	50 7e 10 be 	         LD.W.32 (.XD) X1,*+G7[#2]
 100093c:	18 60 70 4e 	         ADD.32 (.XA) X7,X7,#1
 1000940:	a1 63 00 c8 	         XOR.32 (.XA) X0,X4,X7
 1000944:	18 60 20 42 	         ADD.32 (.XA) X2,X1,#1
 1000948:	69 63 30 c4 	         AND.32 (.XA) X3,X2,#7
 100094c:	0a 62 30 06 	         ASL.32 (.XA) X3,X3,#8
 1000950:	80 63 00 c0 	         OR.32 (.XA) X0,X0,X3
 1000954:	7f 6c 30 fe 	||       MOV.K.32 (.XM) X3,#16383		;0x3fff
 1000958:	50 7b 20 be 	||       ST.W.32 (.XD) *+G7[#2],X2
 100095c:	60 63 00 c0 	         AND.32 (.XA) X0,X0,X3
 1000960:	80 7f 00 10 	||       ST.H.32 (.XD) *X8,X0
 1000964:	00 7e 60 0c 	         LD.W.32 (.XD) X6,*X6
 1000968:	00 7e 00 0c 	         LD.W.32 (.XD) X0,*X6
 100096c:	88 70 00 00 	         CMPE.32 (.XD) X0,X0,#0
 1000970:	ff 78 ec fc 	   [!X0] B.32 (.XD) @(100090c <.BB8_core_list_init+0x20>(vliw-0))  ;0xfffce
 1000974:	06 6c 10 c0 	         MOV.K.32 (.XM) X1,#864		;0x360
 1000978:	5c 7b 50 3e 	||       ST.W.32 (.XD) *-G7[#16],X5
 100097c:	02 6e 10 00 	         MOV.KH.32 (.XM) X1,#256		;0x100
 1000980:	00 6c 00 00 	         MOV.K.32 (.XM) X0,#0		;0x0
 1000984:	5b 7b 10 fe 	||       ST.W.32 (.XD) *-G7[#15],X1
 1000988:	5b 7b 00 be 	         ST.W.32 (.XD) *-G7[#14],X0
 100098c:	00 7a a0 14 	         CALL.32 (.XD) @(1000c20 <core_list_mergesort>(vliw-0))  ;0x14a

01000990 <.BB14_core_list_init>:
 1000990:	52 7e e0 3f 	         LD.W.32 (.XD) G6,*+G7[#8]
 1000994:	00 64 f0 e1 	         ADDK.32 (.XA) G7,#112		;0x70
 1000998:	e0 5e       	||       RET.16 (.XD) 
 100099a:	00 00       	         _LILY_ISA_ (.XA) X0,X0
 100099c:	00 00       	         _LILY_ISA_ (.XA) X0,X0
	...

010009a0 <core_list_insert_new>:
 10009a0:	00 6c 40 30 	||       MOV.K.32 (.XM) X4,#24		;0x18
 10009a4:	ff 65 f0 61 	         ADDK.32 (.XA) G7,#-80		;0xffb0
 10009a8:	11 7e 40 3e 	||       LD.W.32 (.XD) X4,*+G7[X4]
 10009ac:	00 6c 00 40 	         MOV.K.32 (.XM) X0,#32		;0x20
 10009b0:	00 7e 60 08 	||       LD.W.32 (.XD) X6,*X4
 10009b4:	10 7e 00 3e 	         LD.W.32 (.XD) X0,*+G7[X0]
 10009b8:	1a 60 80 0c 	         ADD.32 (.XA) X8,X6,#8
 10009bc:	22 70 00 00 	||       CMPG.U.32 (.XD) X0,X0,X8
 10009c0:	fa 6b 70 7c 	         MOV.R.32 (.XM) X7,G6
 10009c4:	00 78 64 00 	|| [X0]  B.32 (.XD) @(10009d0 <.BB2_core_list_insert_new+0x8>(vliw-4))  ;0x6

010009c8 <.BB2_core_list_insert_new>:
 10009c8:	00 6c c0 01 	         MOV.K.32 (.XM) G4,#0		;0x0
 10009cc:	00 78 40 04 	||       B.32 (.XD) @(1000a54 <.BB7_core_list_insert_new>(vliw-4))  ;0x44
 10009d0:	00 6c 50 38 	         MOV.K.32 (.XM) X5,#28		;0x1c
 10009d4:	11 7e 50 7e 	||       LD.W.32 (.XD) X5,*+G7[X5]
 10009d8:	00 6c 00 48 	         MOV.K.32 (.XM) X0,#36		;0x24
 10009dc:	00 7e d0 0b 	||       LD.W.32 (.XD) G5,*X5
 10009e0:	10 7e 00 3e 	         LD.W.32 (.XD) X0,*+G7[X0]
 10009e4:	50 7b 70 3e 	         ST.W.32 (.XD) *+G7[#0],X7
 10009e8:	50 7b 60 7e 	         ST.W.32 (.XD) *+G7[#1],X6
 10009ec:	19 60 d0 3b 	         ADD.32 (.XA) G5,G5,#4
 10009f0:	27 70 00 40 	||       CMPG.U.32 (.XD) X0,X0,G5
 10009f4:	00 78 64 00 	   [X0]  B.32 (.XD) @(1000a00 <.BB4_core_list_insert_new+0x8>(vliw-0))  ;0x6

010009f8 <.BB4_core_list_insert_new>:
 10009f8:	00 6c c0 01 	         MOV.K.32 (.XM) G4,#0		;0x0
 10009fc:	00 78 c0 02 	||       B.32 (.XD) @(1000a54 <.BB7_core_list_insert_new>(vliw-4))  ;0x2c
 1000a00:	00 6c 00 20 	         MOV.K.32 (.XM) X0,#16		;0x10
 1000a04:	10 7e 00 3e 	||       LD.W.32 (.XD) X0,*+G7[X0]
 1000a08:	00 7b 80 08 	         ST.W.32 (.XD) *X4,X8
 1000a0c:	50 7e 10 7e 	         LD.W.32 (.XD) X1,*+G7[#1]
 1000a10:	00 7e 20 00 	         LD.W.32 (.XD) X2,*X0
 1000a14:	00 7b 20 02 	         ST.W.32 (.XD) *X1,X2
 1000a18:	00 7b 10 00 	         ST.W.32 (.XD) *X0,X1
 1000a1c:	00 7e 00 0a 	         LD.W.32 (.XD) X0,*X5
 1000a20:	19 60 10 02 	         ADD.32 (.XA) X1,X1,#4
 1000a24:	00 7b 00 02 	||       ST.W.32 (.XD) *X1,X0
 1000a28:	00 7e 00 0a 	         LD.W.32 (.XD) X0,*X5
 1000a2c:	19 60 00 00 	         ADD.32 (.XA) X0,X0,#4
 1000a30:	00 7b 00 0a 	||       ST.W.32 (.XD) *X5,X0
 1000a34:	00 7e 10 02 	         LD.W.32 (.XD) X1,*X1
 1000a38:	00 6c 00 28 	         MOV.K.32 (.XM) X0,#20		;0x14
 1000a3c:	5c 7b 10 3e 	||       ST.W.32 (.XD) *-G7[#16],X1
 1000a40:	10 7e 00 3e 	         LD.W.32 (.XD) X0,*+G7[X0]
 1000a44:	5b 7b 00 fe 	         ST.W.32 (.XD) *-G7[#15],X0
 1000a48:	ff 7a 40 cd 	         CALL.32 (.XD) @(10003f0 <copy_info>(vliw-0))  ;0xffcd4

01000a4c <.BB6_core_list_insert_new>:
 1000a4c:	50 7e e0 3f 	         LD.W.32 (.XD) G6,*+G7[#0]
 1000a50:	50 7e c0 7f 	         LD.W.32 (.XD) G4,*+G7[#1]

01000a54 <.BB7_core_list_insert_new>:
 1000a54:	00 64 f0 a1 	         ADDK.32 (.XA) G7,#80		;0x50
 1000a58:	e0 5e       	||       RET.16 (.XD) 
 1000a5a:	00 00       	         _LILY_ISA_ (.XA) X0,X0
 1000a5c:	00 00       	         _LILY_ISA_ (.XA) X0,X0
	...

01000a60 <core_list_remove>:
 1000a60:	00 6c 00 00 	||       MOV.K.32 (.XM) X0,#0		;0x0
 1000a64:	ff 65 f0 81 	         ADDK.32 (.XA) G7,#-64		;0xffc0
 1000a68:	10 7e 00 3e 	||       LD.W.32 (.XD) X0,*+G7[X0]
 1000a6c:	00 7e c0 01 	         LD.W.32 (.XD) G4,*X0
 1000a70:	19 60 10 38 	         ADD.32 (.XA) X1,G4,#4
 1000a74:	19 60 30 00 	         ADD.32 (.XA) X3,X0,#4
 1000a78:	00 7e 40 02 	||       LD.W.32 (.XD) X4,*X1
 1000a7c:	00 7e 20 06 	         LD.W.32 (.XD) X2,*X3
 1000a80:	00 7b 40 06 	         ST.W.32 (.XD) *X3,X4
 1000a84:	00 7b 20 02 	         ST.W.32 (.XD) *X1,X2
 1000a88:	00 7e 10 00 	         LD.W.32 (.XD) X1,*X0
 1000a8c:	00 7e 10 02 	         LD.W.32 (.XD) X1,*X1
 1000a90:	00 6c d0 01 	         MOV.K.32 (.XM) G5,#0		;0x0
 1000a94:	00 7b 10 00 	||       ST.W.32 (.XD) *X0,X1
 1000a98:	00 7b d0 39 	         ST.W.32 (.XD) *G4,G5
 1000a9c:	00 64 f0 81 	         ADDK.32 (.XA) G7,#64		;0x40
 1000aa0:	e0 5e       	||       RET.16 (.XD) 
	...

01000ac0 <core_list_undo_remove>:
 1000ac0:	00 6c d0 09 	         MOV.K.32 (.XM) G5,#4		;0x4
 1000ac4:	ff 65 f0 81 	         ADDK.32 (.XA) G7,#-64		;0xffc0
 1000ac8:	17 7e d0 7f 	||       LD.W.32 (.XD) G5,*+G7[G5]
 1000acc:	00 6c c0 01 	         MOV.K.32 (.XM) G4,#0		;0x0
 1000ad0:	17 7e c0 3f 	||       LD.W.32 (.XD) G4,*+G7[G4]
 1000ad4:	19 60 10 3a 	         ADD.32 (.XA) X1,G5,#4
 1000ad8:	00 7e 30 02 	||       LD.W.32 (.XD) X3,*X1
 1000adc:	19 60 00 38 	         ADD.32 (.XA) X0,G4,#4
 1000ae0:	00 7e 20 00 	||       LD.W.32 (.XD) X2,*X0
 1000ae4:	00 7b 30 00 	         ST.W.32 (.XD) *X0,X3
 1000ae8:	00 7e 00 3a 	         LD.W.32 (.XD) X0,*G5
 1000aec:	00 7b 20 02 	         ST.W.32 (.XD) *X1,X2
 1000af0:	00 7b 00 38 	         ST.W.32 (.XD) *G4,X0
 1000af4:	00 7b c0 3b 	         ST.W.32 (.XD) *G5,G4
 1000af8:	00 64 f0 81 	         ADDK.32 (.XA) G7,#64		;0x40
 1000afc:	e0 5e       	||       RET.16 (.XD) 
	...

01000b00 <core_list_find>:
 1000b00:	00 6c 40 08 	         MOV.K.32 (.XM) X4,#4		;0x4
 1000b04:	ff 65 f0 81 	         ADDK.32 (.XA) G7,#-64		;0xffc0
 1000b08:	11 7e 40 3e 	||       LD.W.32 (.XD) X4,*+G7[X4]
 1000b0c:	00 6c c0 01 	         MOV.K.32 (.XM) G4,#0		;0x0
 1000b10:	17 7e c0 3f 	||       LD.W.32 (.XD) G4,*+G7[G4]
 1000b14:	50 7d 50 48 	         LD.H.S.32 (.XD) X5,*+X4[#1]
 1000b18:	88 70 60 38 	         CMPE.32 (.XD) X6,G4,#0
 1000b1c:	48 70 00 0a 	         CMPL.S.32 (.XD) X0,X5,#0
 1000b20:	18 60 60 4c 	         ADD.32 (.XA) X6,X6,#1
 1000b24:	00 78 04 02 	|| [X0]  B.32 (.XD) @(1000b64 <.BB5_core_list_find+0x18>(vliw-4))  ;0x20

01000b28 <.BB2_core_list_find>:
 1000b28:	88 70 00 0c 	         CMPE.32 (.XD) X0,X6,#0
 1000b2c:	00 78 a4 01 	   [X0]  B.32 (.XD) @(1000b60 <.BB5_core_list_find+0x14>(vliw-0))  ;0x1a

01000b30 <.BB3_core_list_find>:
 1000b30:	50 7e 00 78 	         LD.W.32 (.XD) X0,*+G4[#1]
 1000b34:	50 7d 00 40 	         LD.H.S.32 (.XD) X0,*+X0[#1]
 1000b38:	81 70 00 40 	         CMPE.32 (.XD) X0,X0,X5
 1000b3c:	00 78 24 01 	   [X0]  B.32 (.XD) @(1000b60 <.BB5_core_list_find+0x14>(vliw-0))  ;0x12
 1000b40:	00 7e c0 39 	         LD.W.32 (.XD) G4,*G4
 1000b44:	88 70 00 38 	         CMPE.32 (.XD) X0,G4,#0
 1000b48:	00 78 a4 00 	   [X0]  B.32 (.XD) @(1000b5c <.BB5_core_list_find+0x10>(vliw-0))  ;0xa

01000b4c <.BB5_core_list_find>:
 1000b4c:	50 7e 00 78 	         LD.W.32 (.XD) X0,*+G4[#1]
 1000b50:	50 7d 00 40 	         LD.H.S.32 (.XD) X0,*+X0[#1]
 1000b54:	81 70 00 40 	         CMPE.32 (.XD) X0,X0,X5
 1000b58:	ff 78 4c ff 	   [!X0] B.32 (.XD) @(1000b40 <.BB3_core_list_find+0x10>(vliw-0))  ;0xffff4
 1000b5c:	00 78 20 00 	         B.32 (.XD) @(1000b60 <.BB5_core_list_find+0x14>(vliw-0))  ;0x2
 1000b60:	00 78 80 02 	         B.32 (.XD) @(1000bb0 <.BB14_core_list_find>(vliw-0))  ;0x28
 1000b64:	88 70 00 0c 	         CMPE.32 (.XD) X0,X6,#0
 1000b68:	00 78 44 02 	   [X0]  B.32 (.XD) @(1000bb0 <.BB14_core_list_find>(vliw-0))  ;0x24

01000b6c <.BB9_core_list_find>:
 1000b6c:	50 7e 00 78 	         LD.W.32 (.XD) X0,*+G4[#1]
 1000b70:	00 7d 00 00 	         LD.H.S.32 (.XD) X0,*X0
 1000b74:	00 7d 50 08 	         LD.H.S.32 (.XD) X5,*X4
 1000b78:	01 6c d0 ff 	         MOV.K.32 (.XM) G5,#255		;0xff
 1000b7c:	67 63 00 40 	         AND.32 (.XA) X0,X0,G5
 1000b80:	80 70 00 0a 	||       CMPE.32 (.XD) X0,X5,X0
 1000b84:	00 78 64 01 	   [X0]  B.32 (.XD) @(1000bb0 <.BB14_core_list_find>(vliw-0))  ;0x16
 1000b88:	00 7e c0 39 	         LD.W.32 (.XD) G4,*G4
 1000b8c:	88 70 00 38 	         CMPE.32 (.XD) X0,G4,#0
 1000b90:	00 78 e4 00 	   [X0]  B.32 (.XD) @(1000bac <.BB11_core_list_find+0x18>(vliw-0))  ;0xe

01000b94 <.BB11_core_list_find>:
 1000b94:	50 7e 00 78 	         LD.W.32 (.XD) X0,*+G4[#1]
 1000b98:	00 7d 00 00 	         LD.H.S.32 (.XD) X0,*X0
 1000b9c:	01 6c 10 fe 	         MOV.K.32 (.XM) X1,#255		;0xff
 1000ba0:	60 63 00 40 	         AND.32 (.XA) X0,X0,X1
 1000ba4:	80 70 00 0a 	||       CMPE.32 (.XD) X0,X5,X0
 1000ba8:	ff 78 0c ff 	   [!X0] B.32 (.XD) @(1000b88 <.BB9_core_list_find+0x1c>(vliw-0))  ;0xffff0
 1000bac:	00 78 20 00 	         B.32 (.XD) @(1000bb0 <.BB14_core_list_find>(vliw-0))  ;0x2

01000bb0 <.BB14_core_list_find>:
 1000bb0:	00 64 f0 81 	         ADDK.32 (.XA) G7,#64		;0x40
 1000bb4:	e0 5e       	||       RET.16 (.XD) 

01000bb6 <core_list_reverse>:
 1000bb6:	00 6c 40 20 	         MOV.K.32 (.XM) X4,#16		;0x10
 1000bba:	ff 65 f0 61 	         ADDK.32 (.XA) G7,#-80		;0xffb0
 1000bbe:	11 7e 40 3e 	||       LD.W.32 (.XD) X4,*+G7[X4]
 1000bc2:	88 70 00 08 	         CMPE.32 (.XD) X0,X4,#0
 1000bc6:	00 78 44 02 	   [X0]  B.32 (.XD) @(1000c0e <.BB4_core_list_reverse+0x4>(vliw-0))  ;0x24

01000bca <.BB2_core_list_reverse>:
 1000bca:	00 6c c0 01 	         MOV.K.32 (.XM) G4,#0		;0x0

01000bce <.BB7_core_list_reverse>:
 1000bce:	00 7e 50 08 	||       LD.W.32 (.XD) X5,*X4
 1000bd2:	00 7b c0 09 	         ST.W.32 (.XD) *X4,G4
 1000bd6:	88 70 00 0a 	         CMPE.32 (.XD) X0,X5,#0
 1000bda:	fa 6b c0 49 	         MOV.R.32 (.XM) G4,X4
 1000bde:	00 78 64 01 	|| [X0]  B.32 (.XD) @(1000c0a <.BB4_core_list_reverse>(vliw-4))  ;0x16

01000be2 <.BB10_core_list_reverse>:
 1000be2:	00 7e 60 0a 	         LD.W.32 (.XD) X6,*X5
 1000be6:	00 7b c0 0b 	         ST.W.32 (.XD) *X5,G4
 1000bea:	88 70 00 0c 	         CMPE.32 (.XD) X0,X6,#0
 1000bee:	fa 6b c0 4b 	         MOV.R.32 (.XM) G4,X5
 1000bf2:	00 78 c4 00 	|| [X0]  B.32 (.XD) @(1000c0a <.BB4_core_list_reverse>(vliw-4))  ;0xc
 1000bf6:	00 7e 40 0c 	         LD.W.32 (.XD) X4,*X6
 1000bfa:	00 7b 50 0c 	         ST.W.32 (.XD) *X6,X5
 1000bfe:	88 70 00 08 	         CMPE.32 (.XD) X0,X4,#0
 1000c02:	fa 6b c0 4d 	         MOV.R.32 (.XM) G4,X6
 1000c06:	ff 78 4c fe 	|| [!X0] B.32 (.XD) @(1000bce <.BB7_core_list_reverse>(vliw-4))  ;0xfffe4

01000c0a <.BB4_core_list_reverse>:
 1000c0a:	00 78 40 00 	         B.32 (.XD) @(1000c12 <.BB4_core_list_reverse+0x8>(vliw-0))  ;0x4
 1000c0e:	00 6c c0 01 	         MOV.K.32 (.XM) G4,#0		;0x0
 1000c12:	00 64 f0 a1 	         ADDK.32 (.XA) G7,#80		;0x50
 1000c16:	e0 5e       	||       RET.16 (.XD) 
	...

01000c20 <core_list_mergesort>:
 1000c20:	00 6c 90 60 	         MOV.K.32 (.XM) X9,#48		;0x30
 1000c24:	fa 6b b0 7c 	         MOV.R.32 (.XM) X11,G6
 1000c28:	ff 65 f0 21 	         ADDK.32 (.XA) G7,#-112		;0xff90
 1000c2c:	51 7b b0 be 	||       ST.W.32 (.XD) *+G7[#6],X11
 1000c30:	00 6c a0 02 	         MOV.K.32 (.XM) X10,#1		;0x1
 1000c34:	12 7e 90 7e 	||       LD.W.32 (.XD) X9,*+G7[X9]
 1000c38:	fa 6b b0 52 	         MOV.R.32 (.XM) X11,X9
 1000c3c:	88 70 80 17 	||       CMPE.32 (.XD) G0,X11,#0
 1000c40:	00 6c 90 00 	         MOV.K.32 (.XM) X9,#0		;0x0
 1000c44:	00 78 81 0e 	|| [G0]  B.32 (.XD) @(1000e14 <.BB33_core_list_mergesort+0x1c>(vliw-4))  ;0xe8

01000c48 <.BB3_core_list_mergesort>:
 1000c48:	00 6c a0 01 	         MOV.K.32 (.XM) G2,#0		;0x0
 1000c4c:	08 70 90 15 	||       CMPG.S.32 (.XD) G1,X10,#0
 1000c50:	50 7b a0 7f 	         ST.W.32 (.XD) *+G7[#1],G2
 1000c54:	68 63 90 73 	         AND.32 (.XA) G1,G1,#1
 1000c58:	00 6c 70 00 	||       MOV.K.32 (.XM) X7,#0		;0x0
 1000c5c:	51 7b 90 ff 	||       ST.W.32 (.XD) *+G7[#7],G1
 1000c60:	50 7e d0 7f 	         LD.W.32 (.XD) G5,*+G7[#1]
 1000c64:	51 7e 00 fe 	         LD.W.32 (.XD) X0,*+G7[#7]
 1000c68:	88 70 00 00 	         CMPE.32 (.XD) X0,X0,#0
 1000c6c:	18 60 d0 7b 	         ADD.32 (.XA) G5,G5,#1
 1000c70:	50 7b d0 7f 	||       ST.W.32 (.XD) *+G7[#1],G5
 1000c74:	fa 6b 50 56 	         MOV.R.32 (.XM) X5,X11
 1000c78:	00 78 84 02 	|| [X0]  B.32 (.XD) @(1000cc8 <.BB11_core_list_mergesort+0xc>(vliw-4))  ;0x28

01000c7c <.BB5_core_list_mergesort>:
 1000c7c:	00 6c 40 00 	         MOV.K.32 (.XM) X4,#0		;0x0

01000c80 <.BB6_core_list_mergesort>:
 1000c80:	00 7e 50 0a 	||       LD.W.32 (.XD) X5,*X5
 1000c84:	18 60 60 48 	         ADD.32 (.XA) X6,X4,#1
 1000c88:	88 70 00 0a 	||       CMPE.32 (.XD) X0,X5,#0
 1000c8c:	fa 6b 40 4c 	         MOV.R.32 (.XM) X4,X6
 1000c90:	00 78 64 00 	|| [X0]  B.32 (.XD) @(1000c9c <.BB8_core_list_mergesort+0x8>(vliw-4))  ;0x6

01000c94 <.BB8_core_list_mergesort>:
 1000c94:	82 70 00 8c 	         CMPE.32 (.XD) X0,X6,X10
 1000c98:	ff 78 4c ff 	   [!X0] B.32 (.XD) @(1000c80 <.BB6_core_list_mergesort>(vliw-0))  ;0xffff4
 1000c9c:	08 70 00 0c 	         CMPG.S.32 (.XD) X0,X6,#0
 1000ca0:	fa 6b 80 54 	         MOV.R.32 (.XM) X8,X10
 1000ca4:	00 78 04 01 	|| [X0]  B.32 (.XD) @(1000cc4 <.BB11_core_list_mergesort+0x8>(vliw-4))  ;0x10
 1000ca8:	51 7e 00 fe 	         LD.W.32 (.XD) X0,*+G7[#7]
 1000cac:	88 70 60 0a 	         CMPE.32 (.XD) X6,X5,#0
 1000cb0:	88 70 00 00 	         CMPE.32 (.XD) X0,X0,#0
 1000cb4:	18 60 60 4c 	         ADD.32 (.XA) X6,X6,#1
 1000cb8:	00 78 a4 09 	|| [X0]  B.32 (.XD) @(1000dec <.BB29_core_list_mergesort+0x10>(vliw-4))  ;0x9a

01000cbc <.BB11_core_list_mergesort>:
 1000cbc:	88 70 00 0c 	         CMPE.32 (.XD) X0,X6,#0
 1000cc0:	00 78 64 09 	   [X0]  B.32 (.XD) @(1000dec <.BB29_core_list_mergesort+0x10>(vliw-0))  ;0x96
 1000cc4:	00 78 80 00 	         B.32 (.XD) @(1000cd4 <.BB11_core_list_mergesort+0x18>(vliw-0))  ;0x8
 1000cc8:	00 6c 40 00 	         MOV.K.32 (.XM) X4,#0		;0x0
 1000ccc:	fa 6b 80 54 	         MOV.R.32 (.XM) X8,X10
 1000cd0:	ff 78 c0 fe 	||       B.32 (.XD) @(1000ca8 <.BB8_core_list_mergesort+0x14>(vliw-4))  ;0xfffec
 1000cd4:	88 70 00 08 	         CMPE.32 (.XD) X0,X4,#0
 1000cd8:	00 78 ac 00 	   [!X0] B.32 (.XD) @(1000cec <.BB15_core_list_mergesort+0x10>(vliw-0))  ;0xa

01000cdc <.BB15_core_list_mergesort>:
 1000cdc:	fa 6b 60 4a 	         MOV.R.32 (.XM) X6,X5
 1000ce0:	00 7e 50 0a 	||       LD.W.32 (.XD) X5,*X5
 1000ce4:	18 61 80 50 	         SUB.32 (.XA) X8,X8,#1
 1000ce8:	00 78 e0 05 	||       B.32 (.XD) @(1000da4 <.BB21_core_list_mergesort+0x1c>(vliw-4))  ;0x5e
 1000cec:	88 70 00 10 	         CMPE.32 (.XD) X0,X8,#0
 1000cf0:	00 78 64 00 	   [X0]  B.32 (.XD) @(1000cfc <.BB17_core_list_mergesort+0x8>(vliw-0))  ;0x6

01000cf4 <.BB17_core_list_mergesort>:
 1000cf4:	88 70 00 0a 	         CMPE.32 (.XD) X0,X5,#0
 1000cf8:	00 78 ac 00 	   [!X0] B.32 (.XD) @(1000d0c <.BB17_core_list_mergesort+0x18>(vliw-0))  ;0xa
 1000cfc:	fa 6b 60 56 	         MOV.R.32 (.XM) X6,X11
 1000d00:	00 7e b0 16 	||       LD.W.32 (.XD) X11,*X11
 1000d04:	18 61 40 48 	         SUB.32 (.XA) X4,X4,#1
 1000d08:	00 78 e0 04 	||       B.32 (.XD) @(1000da4 <.BB21_core_list_mergesort+0x1c>(vliw-4))  ;0x4e
 1000d0c:	50 7b a0 3e 	         ST.W.32 (.XD) *+G7[#0],X10
 1000d10:	00 6c 00 60 	         MOV.K.32 (.XM) X0,#48		;0x30
 1000d14:	51 7b b0 3e 	||       ST.W.32 (.XD) *+G7[#4],X11
 1000d18:	10 7b 90 3e 	         ST.W.32 (.XD) *+G7[X0],X9
 1000d1c:	50 7b 70 fe 	         ST.W.32 (.XD) *+G7[#3],X7
 1000d20:	52 7b 80 3e 	         ST.W.32 (.XD) *+G7[#8],X8
 1000d24:	51 7b 50 7e 	         ST.W.32 (.XD) *+G7[#5],X5
 1000d28:	50 7b 40 be 	         ST.W.32 (.XD) *+G7[#2],X4
 1000d2c:	51 7e 00 3e 	         LD.W.32 (.XD) X0,*+G7[#4]
 1000d30:	50 7e 00 40 	         LD.W.32 (.XD) X0,*+X0[#1]
 1000d34:	5c 7b 00 3e 	         ST.W.32 (.XD) *-G7[#16],X0
 1000d38:	51 7e 00 7e 	         LD.W.32 (.XD) X0,*+G7[#5]
 1000d3c:	50 7e 00 40 	         LD.W.32 (.XD) X0,*+X0[#1]
 1000d40:	5b 7b 00 fe 	         ST.W.32 (.XD) *-G7[#15],X0
 1000d44:	00 6c 00 70 	         MOV.K.32 (.XM) X0,#56		;0x38
 1000d48:	10 7e 00 3e 	||       LD.W.32 (.XD) X0,*+G7[X0]
 1000d4c:	5b 7b 00 be 	         ST.W.32 (.XD) *-G7[#14],X0
 1000d50:	00 6c 00 68 	         MOV.K.32 (.XM) X0,#52		;0x34
 1000d54:	10 7e 00 3e 	||       LD.W.32 (.XD) X0,*+G7[X0]
 1000d58:	fa 70 00 80 	         CALL.32 (.XD) X1:X0

01000d5c <.BB20_core_list_mergesort>:
 1000d5c:	51 7e e0 bf 	         LD.W.32 (.XD) G6,*+G7[#6]
 1000d60:	51 7e b0 3e 	         LD.W.32 (.XD) X11,*+G7[#4]
 1000d64:	50 7e a0 3e 	         LD.W.32 (.XD) X10,*+G7[#0]
 1000d68:	52 7e 80 3e 	         LD.W.32 (.XD) X8,*+G7[#8]
 1000d6c:	50 7e 70 fe 	         LD.W.32 (.XD) X7,*+G7[#3]
 1000d70:	51 7e 50 7e 	         LD.W.32 (.XD) X5,*+G7[#5]
 1000d74:	50 7e 40 be 	         LD.W.32 (.XD) X4,*+G7[#2]
 1000d78:	00 6c 90 60 	         MOV.K.32 (.XM) X9,#48		;0x30
 1000d7c:	08 70 00 38 	||       CMPG.S.32 (.XD) X0,G4,#0
 1000d80:	12 7e 90 7e 	         LD.W.32 (.XD) X9,*+G7[X9]
 1000d84:	00 78 a4 00 	   [X0]  B.32 (.XD) @(1000d98 <.BB21_core_list_mergesort+0x10>(vliw-0))  ;0xa

01000d88 <.BB21_core_list_mergesort>:
 1000d88:	fa 6b 60 56 	         MOV.R.32 (.XM) X6,X11
 1000d8c:	00 7e b0 16 	||       LD.W.32 (.XD) X11,*X11
 1000d90:	18 61 40 48 	         SUB.32 (.XA) X4,X4,#1
 1000d94:	00 78 80 00 	||       B.32 (.XD) @(1000da4 <.BB21_core_list_mergesort+0x1c>(vliw-4))  ;0x8
 1000d98:	18 61 80 50 	         SUB.32 (.XA) X8,X8,#1
 1000d9c:	fa 6b 60 4a 	||       MOV.R.32 (.XM) X6,X5
 1000da0:	00 7e 50 0a 	||       LD.W.32 (.XD) X5,*X5
 1000da4:	88 70 00 0e 	         CMPE.32 (.XD) X0,X7,#0
 1000da8:	00 78 64 00 	   [X0]  B.32 (.XD) @(1000db4 <.BB24_core_list_mergesort+0x8>(vliw-0))  ;0x6

01000dac <.BB24_core_list_mergesort>:
 1000dac:	00 7b 60 0e 	         ST.W.32 (.XD) *X7,X6
 1000db0:	00 78 40 00 	         B.32 (.XD) @(1000db8 <.BB24_core_list_mergesort+0xc>(vliw-0))  ;0x4
 1000db4:	fa 6b 90 4c 	         MOV.R.32 (.XM) X9,X6
 1000db8:	08 70 00 08 	||       CMPG.S.32 (.XD) X0,X4,#0
 1000dbc:	fa 6b 70 4c 	         MOV.R.32 (.XM) X7,X6
 1000dc0:	ff 78 a4 f8 	|| [X0]  B.32 (.XD) @(1000cd4 <.BB11_core_list_mergesort+0x18>(vliw-4))  ;0xfff8a

01000dc4 <.BB27_core_list_mergesort>:
 1000dc4:	08 70 00 10 	         CMPG.S.32 (.XD) X0,X8,#0
 1000dc8:	00 78 cc 00 	   [!X0] B.32 (.XD) @(1000de0 <.BB29_core_list_mergesort+0x4>(vliw-0))  ;0xc

01000dcc <.BB28_core_list_mergesort>:
 1000dcc:	88 70 60 0a 	         CMPE.32 (.XD) X6,X5,#0
 1000dd0:	18 60 60 4c 	         ADD.32 (.XA) X6,X6,#1
 1000dd4:	88 70 00 0c 	||       CMPE.32 (.XD) X0,X6,#0
 1000dd8:	ff 78 ec f7 	   [!X0] B.32 (.XD) @(1000cd4 <.BB11_core_list_mergesort+0x18>(vliw-0))  ;0xfff7e

01000ddc <.BB29_core_list_mergesort>:
 1000ddc:	00 78 60 00 	         B.32 (.XD) @(1000de8 <.BB29_core_list_mergesort+0xc>(vliw-0))  ;0x6
 1000de0:	88 70 60 0a 	         CMPE.32 (.XD) X6,X5,#0
 1000de4:	18 60 60 4c 	         ADD.32 (.XA) X6,X6,#1
 1000de8:	00 78 20 00 	||       B.32 (.XD) @(1000dec <.BB29_core_list_mergesort+0x10>(vliw-4))  ;0x2
 1000dec:	88 70 00 0c 	         CMPE.32 (.XD) X0,X6,#0
 1000df0:	fa 6b b0 4a 	         MOV.R.32 (.XM) X11,X5
 1000df4:	ff 78 6c f3 	|| [!X0] B.32 (.XD) @(1000c60 <.BB3_core_list_mergesort+0x18>(vliw-4))  ;0xfff36

01000df8 <.BB33_core_list_mergesort>:
 1000df8:	00 6c 00 00 	         MOV.K.32 (.XM) X0,#0		;0x0
 1000dfc:	00 7b 00 0e 	||       ST.W.32 (.XD) *X7,X0
 1000e00:	50 7e 00 7e 	         LD.W.32 (.XD) X0,*+G7[#1]
 1000e04:	08 70 00 40 	         CMPG.S.32 (.XD) X0,X0,#1
 1000e08:	00 78 e4 00 	   [X0]  B.32 (.XD) @(1000e24 <.BB33_core_list_mergesort+0x2c>(vliw-0))  ;0xe
 1000e0c:	fa 6b c0 53 	         MOV.R.32 (.XM) G4,X9
 1000e10:	00 78 e0 00 	||       B.32 (.XD) @(1000e2c <.BB37_core_list_mergesort>(vliw-4))  ;0xe
 1000e14:	00 6c 10 00 	         MOV.K.32 (.XM) X1,#0		;0x0
 1000e18:	00 6c 00 00 	         MOV.K.32 (.XM) X0,#0		;0x0
 1000e1c:	00 7b 10 00 	||       ST.W.32 (.XD) *X0,X1
 1000e20:	ff 78 60 ff 	         B.32 (.XD) @(1000e0c <.BB33_core_list_mergesort+0x14>(vliw-0))  ;0xffff6
 1000e24:	08 62 a0 54 	         ASL.32 (.XA) X10,X10,#1
 1000e28:	ff 78 80 f0 	||       B.32 (.XD) @(1000c38 <core_list_mergesort+0x18>(vliw-4))  ;0xfff08

01000e2c <.BB37_core_list_mergesort>:
 1000e2c:	00 64 f0 e1 	         ADDK.32 (.XA) G7,#112		;0x70
 1000e30:	e0 5e       	||       RET.16 (.XD) 
	...

01000e40 <iterate>:
 1000e40:	00 6c 40 40 	         MOV.K.32 (.XM) X4,#32		;0x20
 1000e44:	fa 6b 80 7c 	         MOV.R.32 (.XM) X8,G6
 1000e48:	ff 65 f0 41 	         ADDK.32 (.XA) G7,#-96		;0xffa0
 1000e4c:	51 7b 80 7e 	||       ST.W.32 (.XD) *+G7[#5],X8
 1000e50:	11 7e 40 3e 	         LD.W.32 (.XD) X4,*+G7[X4]
 1000e54:	00 6c 60 70 	         MOV.K.32 (.XM) X6,#56		;0x38
 1000e58:	00 6c 70 00 	         MOV.K.32 (.XM) X7,#0		;0x0
 1000e5c:	01 60 60 88 	         ADD.32 (.XA) X6,X4,X6
 1000e60:	00 6c 30 74 	||       MOV.K.32 (.XM) X3,#58		;0x3a
 1000e64:	51 7b 60 3e 	||       ST.W.32 (.XD) *+G7[#4],X6
 1000e68:	00 60 30 c8 	         ADD.32 (.XA) X3,X4,X3
 1000e6c:	80 7f 70 0c 	||       ST.H.32 (.XD) *X6,X7
 1000e70:	50 7b 30 be 	         ST.W.32 (.XD) *+G7[#2],X3
 1000e74:	51 7e 00 c8 	         LD.W.32 (.XD) X0,*+X4[#7]
 1000e78:	50 7b 00 fe 	         ST.W.32 (.XD) *+G7[#3],X0
 1000e7c:	00 6c 50 00 	         MOV.K.32 (.XM) X5,#0		;0x0
 1000e80:	28 70 00 00 	||       CMPG.U.32 (.XD) X0,X0,#0
 1000e84:	00 6c 20 00 	         MOV.K.32 (.XM) X2,#0		;0x0
 1000e88:	80 7f 50 06 	||       ST.H.32 (.XD) *X3,X5
 1000e8c:	00 6c 10 00 	         MOV.K.32 (.XM) X1,#0		;0x0
 1000e90:	d7 7f 20 88 	||       ST.H.32 (.XD) *+X4[#30],X2
 1000e94:	d7 7f 10 c8 	         ST.H.32 (.XD) *+X4[#31],X1
 1000e98:	00 78 0c 06 	   [!X0] B.32 (.XD) @(1000f58 <.BB9_iterate+0x1c>(vliw-0))  ;0x60

01000e9c <.BB2_iterate>:
 1000e9c:	00 6c a0 00 	         MOV.K.32 (.XM) X10,#0		;0x0
 1000ea0:	50 7b a0 3e 	||       ST.W.32 (.XD) *+G7[#0],X10
 1000ea4:	50 7e 90 fe 	         LD.W.32 (.XD) X9,*+G7[#3]
 1000ea8:	50 7b 90 7e 	         ST.W.32 (.XD) *+G7[#1],X9
 1000eac:	00 6c c0 40 	         MOV.K.32 (.XM) X12,#32		;0x20
 1000eb0:	13 7e c0 3e 	||       LD.W.32 (.XD) X12,*+G7[X12]
 1000eb4:	00 6c b0 02 	         MOV.K.32 (.XM) X11,#1		;0x1
 1000eb8:	5c 7b c0 3e 	||       ST.W.32 (.XD) *-G7[#16],X12
 1000ebc:	5b 7b b0 fe 	         ST.W.32 (.XD) *-G7[#15],X11
 1000ec0:	ff 7a 00 ab 	         CALL.32 (.XD) @(1000420 <core_bench_list>(vliw-0))  ;0xffab0

01000ec4 <.BB5_iterate>:
 1000ec4:	51 7e d0 3e 	         LD.W.32 (.XD) X13,*+G7[#4]
 1000ec8:	fb 6b e0 b8 	         ZXT2.32 (.XM) X14,G4
 1000ecc:	5c 7b e0 3e 	||       ST.W.32 (.XD) *-G7[#16],X14
 1000ed0:	80 7d d0 1a 	         LD.H.U.32 (.XD) X13,*X13
 1000ed4:	51 7e e0 7f 	         LD.W.32 (.XD) G6,*+G7[#5]
 1000ed8:	5b 7b d0 fe 	         ST.W.32 (.XD) *-G7[#15],X13
 1000edc:	01 7a 20 1c 	         CALL.32 (.XD) @(1003260 <crcu16>(vliw-0))  ;0x11c2

01000ee0 <.BB6_iterate>:
 1000ee0:	51 7e 10 3f 	         LD.W.32 (.XD) X17,*+G7[#4]
 1000ee4:	51 7e e0 7f 	         LD.W.32 (.XD) G6,*+G7[#5]
 1000ee8:	00 6c 00 41 	         MOV.K.32 (.XM) X16,#32		;0x20
 1000eec:	80 7f c0 23 	||       ST.H.32 (.XD) *X17,G4
 1000ef0:	14 7e 00 3f 	         LD.W.32 (.XD) X16,*+G7[X16]
 1000ef4:	ff 6d f0 fe 	         MOV.K.32 (.XM) X15,#-1		;0xffff
 1000ef8:	ff 6f f0 fe 	         MOV.KH.32 (.XM) X15,#-1		;0xffff
 1000efc:	5c 7b 00 3f 	||       ST.W.32 (.XD) *-G7[#16],X16
 1000f00:	5b 7b f0 fe 	         ST.W.32 (.XD) *-G7[#15],X15
 1000f04:	ff 7a e0 a8 	         CALL.32 (.XD) @(1000420 <core_bench_list>(vliw-0))  ;0xffa8e

01000f08 <.BB7_iterate>:
 1000f08:	51 7e 20 3f 	         LD.W.32 (.XD) X18,*+G7[#4]
 1000f0c:	fb 6b 30 b9 	         ZXT2.32 (.XM) X19,G4
 1000f10:	5c 7b 30 3f 	||       ST.W.32 (.XD) *-G7[#16],X19
 1000f14:	80 7d 20 25 	         LD.H.U.32 (.XD) X18,*X18
 1000f18:	51 7e e0 7f 	         LD.W.32 (.XD) G6,*+G7[#5]
 1000f1c:	5b 7b 20 ff 	         ST.W.32 (.XD) *-G7[#15],X18
 1000f20:	01 7a 00 1a 	         CALL.32 (.XD) @(1003260 <crcu16>(vliw-0))  ;0x11a0

01000f24 <.BB8_iterate>:
 1000f24:	51 7e 90 3f 	         LD.W.32 (.XD) G1,*+G7[#4]
 1000f28:	51 7e e0 7f 	         LD.W.32 (.XD) G6,*+G7[#5]
 1000f2c:	80 7f c0 33 	         ST.H.32 (.XD) *G1,G4
 1000f30:	50 7e 40 3e 	         LD.W.32 (.XD) X4,*+G7[#0]
 1000f34:	88 70 80 09 	         CMPE.32 (.XD) G0,X4,#0
 1000f38:	00 78 69 00 	   [!G0] B.32 (.XD) @(1000f44 <.BB9_iterate+0x8>(vliw-0))  ;0x6

01000f3c <.BB9_iterate>:
 1000f3c:	50 7e d0 bf 	         LD.W.32 (.XD) G5,*+G7[#2]
 1000f40:	80 7f c0 3b 	         ST.H.32 (.XD) *G5,G4
 1000f44:	18 60 40 48 	         ADD.32 (.XA) X4,X4,#1
 1000f48:	50 7b 40 3e 	||       ST.W.32 (.XD) *+G7[#0],X4
 1000f4c:	50 7e 00 fe 	         LD.W.32 (.XD) X0,*+G7[#3]
 1000f50:	81 70 00 00 	         CMPE.32 (.XD) X0,X0,X4
 1000f54:	ff 78 cc fa 	   [!X0] B.32 (.XD) @(1000eac <.BB2_iterate+0x10>(vliw-0))  ;0xfffac
 1000f58:	00 64 f0 c1 	         ADDK.32 (.XA) G7,#96		;0x60
 1000f5c:	00 6c c0 01 	||       MOV.K.32 (.XM) G4,#0		;0x0
 1000f60:	e0 5e       	||       RET.16 (.XD) 
	...

01000f80 <main>:
 1000f80:	10 6c 30 40 	         MOV.K.32 (.XM) X3,#2080		;0x820
 1000f84:	00 6c 40 84 	         MOV.K.32 (.XM) X4,#66		;0x42
 1000f88:	fa 6b 60 7c 	         MOV.R.32 (.XM) X6,G6
 1000f8c:	00 6c 20 00 	         MOV.K.32 (.XM) X2,#0		;0x0
 1000f90:	ef 65 f0 01 	         ADDK.32 (.XA) G7,#-2176		;0xf780
 1000f94:	10 6c 50 68 	||       MOV.K.32 (.XM) X5,#2100		;0x834
 1000f98:	00 60 20 be 	         ADD.32 (.XA) X2,G7,X2
 1000f9c:	10 6c 10 80 	||       MOV.K.32 (.XM) X1,#2112		;0x840
 1000fa0:	11 7b 60 7e 	||       ST.W.32 (.XD) *+G7[X5],X6
 1000fa4:	01 60 20 04 	         ADD.32 (.XA) X2,X2,X4
 1000fa8:	10 7b 20 fe 	||       ST.W.32 (.XD) *+G7[X3],X2
 1000fac:	10 6c 00 88 	         MOV.K.32 (.XM) X0,#2116		;0x844
 1000fb0:	00 60 10 7e 	         ADD.32 (.XA) X1,G7,X1
 1000fb4:	5c 7b 20 3e 	||       ST.W.32 (.XD) *-G7[#16],X2
 1000fb8:	5b 7b 10 fe 	         ST.W.32 (.XD) *-G7[#15],X1
 1000fbc:	10 7e 00 3e 	         LD.W.32 (.XD) X0,*+G7[X0]
 1000fc0:	5b 7b 00 be 	         ST.W.32 (.XD) *-G7[#14],X0
 1000fc4:	01 7a e0 21 	         CALL.32 (.XD) @(1003400 <portable_init>(vliw-0))  ;0x121e

01000fc8 <.BB2_main>:
 1000fc8:	10 6c 80 68 	         MOV.K.32 (.XM) X8,#2100		;0x834
 1000fcc:	00 6c 70 02 	         MOV.K.32 (.XM) X7,#1		;0x1
 1000fd0:	12 7e e0 3f 	||       LD.W.32 (.XD) G6,*+G7[X8]
 1000fd4:	5c 7b 70 3e 	         ST.W.32 (.XD) *-G7[#16],X7
 1000fd8:	01 7a 40 09 	         CALL.32 (.XD) @(1003100 <get_seed_32>(vliw-0))  ;0x1094

01000fdc <.BB3_main>:
 1000fdc:	50 7e a0 3e 	         LD.W.32 (.XD) X10,*+G7[#0]
 1000fe0:	00 6c b0 20 	         MOV.K.32 (.XM) X11,#16		;0x10
 1000fe4:	ea 61 b0 f8 	         EXT.U.32 (.XA) X11,G4,X11
 1000fe8:	08 62 b0 16 	         ASL.32 (.XA) X11,X11,#0
 1000fec:	00 6c c0 20 	||       MOV.K.32 (.XM) X12,#16		;0x10
 1000ff0:	eb 61 c0 14 	         EXT.U.32 (.XA) X12,X10,X12
 1000ff4:	10 6c d0 68 	||       MOV.K.32 (.XM) X13,#2100		;0x834
 1000ff8:	08 62 c0 18 	         ASL.32 (.XA) X12,X12,#0
 1000ffc:	00 6c 90 04 	||       MOV.K.32 (.XM) X9,#2		;0x2
 1001000:	13 7e e0 7f 	||       LD.W.32 (.XD) G6,*+G7[X13]
 1001004:	a3 63 a0 14 	         XOR.32 (.XA) X10,X10,X12
 1001008:	5c 7b 90 3e 	||       ST.W.32 (.XD) *-G7[#16],X9
 100100c:	82 63 a0 d4 	         OR.32 (.XA) X10,X10,X11
 1001010:	50 7b a0 3e 	||       ST.W.32 (.XD) *+G7[#0],X10
 1001014:	01 7a 60 07 	         CALL.32 (.XD) @(1003100 <get_seed_32>(vliw-0))  ;0x1076

01001018 <.BB4_main>:
 1001018:	50 7e f0 3e 	         LD.W.32 (.XD) X15,*+G7[#0]
 100101c:	00 6c 00 21 	         MOV.K.32 (.XM) X16,#16		;0x10
 1001020:	ec 61 00 39 	         EXT.U.32 (.XA) X16,G4,X16
 1001024:	0c 62 00 21 	         ASL.32 (.XA) X16,X16,#16
 1001028:	20 6c 10 21 	||       MOV.K.32 (.XM) X17,#4112		;0x1010
 100102c:	ec 61 10 5f 	         EXT.U.32 (.XA) X17,X15,X17
 1001030:	10 6c 20 69 	||       MOV.K.32 (.XM) X18,#2100		;0x834
 1001034:	0c 62 10 23 	         ASL.32 (.XA) X17,X17,#16
 1001038:	00 6c e0 06 	||       MOV.K.32 (.XM) X14,#3		;0x3
 100103c:	14 7e e0 bf 	||       LD.W.32 (.XD) G6,*+G7[X18]
 1001040:	a4 63 f0 5e 	         XOR.32 (.XA) X15,X15,X17
 1001044:	5c 7b e0 3e 	||       ST.W.32 (.XD) *-G7[#16],X14
 1001048:	84 63 f0 1e 	         OR.32 (.XA) X15,X15,X16
 100104c:	50 7b f0 3e 	||       ST.W.32 (.XD) *+G7[#0],X15
 1001050:	01 7a 80 05 	         CALL.32 (.XD) @(1003100 <get_seed_32>(vliw-0))  ;0x1058

01001054 <.BB5_main>:
 1001054:	10 6c 40 69 	         MOV.K.32 (.XM) X20,#2100		;0x834
 1001058:	00 6c 30 09 	         MOV.K.32 (.XM) X19,#4		;0x4
 100105c:	15 7e e0 3f 	||       LD.W.32 (.XD) G6,*+G7[X20]
 1001060:	5c 7b 30 3f 	         ST.W.32 (.XD) *-G7[#16],X19
 1001064:	d0 7f c0 bf 	         ST.H.32 (.XD) *+G7[#2],G4
 1001068:	01 7a c0 04 	         CALL.32 (.XD) @(1003100 <get_seed_32>(vliw-0))  ;0x104c

0100106c <.BB6_main>:
 100106c:	10 6c 60 69 	         MOV.K.32 (.XM) X22,#2100		;0x834
 1001070:	00 6c 50 0b 	         MOV.K.32 (.XM) X21,#5		;0x5
 1001074:	15 7e e0 bf 	||       LD.W.32 (.XD) G6,*+G7[X22]
 1001078:	5c 7b 50 3f 	         ST.W.32 (.XD) *-G7[#16],X21
 100107c:	51 7b c0 ff 	         ST.W.32 (.XD) *+G7[#7],G4
 1001080:	01 7a 00 04 	         CALL.32 (.XD) @(1003100 <get_seed_32>(vliw-0))  ;0x1040

01001084 <.BB7_main>:
 1001084:	10 6c 00 68 	         MOV.K.32 (.XM) X0,#2100		;0x834
 1001088:	88 70 a0 39 	||       CMPE.32 (.XD) G2,G4,#0
 100108c:	00 6c d0 0f 	         MOV.K.32 (.XM) G5,#7		;0x7
 1001090:	68 63 a0 75 	         AND.32 (.XA) G2,G2,#1
 1001094:	50 7e 40 3e 	||       LD.W.32 (.XD) X4,*+G7[#0]
 1001098:	fa 6b 93 7b 	   [G2]  MOV.R.32 (.XM) G1,G5
 100109c:	10 7e e0 3f 	||       LD.W.32 (.XD) G6,*+G7[X0]
 10010a0:	fa 6b 9b 79 	   [!G2] MOV.R.32 (.XM) G1,G4
 10010a4:	52 7b 90 3f 	||       ST.W.32 (.XD) *+G7[#8],G1
 10010a8:	88 70 80 09 	         CMPE.32 (.XD) G0,X4,#0
 10010ac:	00 78 69 03 	   [!G0] B.32 (.XD) @(1001118 <.BB9_main+0x5c>(vliw-0))  ;0x36

010010b0 <.BB8_main>:
 10010b0:	50 7d 00 be 	         LD.H.S.32 (.XD) X0,*+G7[#2]
 10010b4:	88 70 00 00 	         CMPE.32 (.XD) X0,X0,#0
 10010b8:	00 78 0c 03 	   [!X0] B.32 (.XD) @(1001118 <.BB9_main+0x5c>(vliw-0))  ;0x30

010010bc <.BB9_main>:
 10010bc:	00 6c 10 20 	         MOV.K.32 (.XM) X1,#16		;0x10
 10010c0:	00 6c 20 00 	         MOV.K.32 (.XM) X2,#0		;0x0
 10010c4:	e8 61 20 44 	         EXT.U.32 (.XA) X2,X2,X1
 10010c8:	08 62 20 04 	         ASL.32 (.XA) X2,X2,#0
 10010cc:	00 6c 00 20 	||       MOV.K.32 (.XM) X0,#16		;0x10
 10010d0:	e8 61 00 08 	         EXT.U.32 (.XA) X0,X4,X0
 10010d4:	08 62 00 00 	         ASL.32 (.XA) X0,X0,#0
 10010d8:	00 6c 30 20 	||       MOV.K.32 (.XM) X3,#16		;0x10
 10010dc:	a0 63 00 08 	         XOR.32 (.XA) X0,X4,X0
 10010e0:	80 63 00 80 	         OR.32 (.XA) X0,X0,X2
 10010e4:	00 6c 20 00 	||       MOV.K.32 (.XM) X2,#0		;0x0
 10010e8:	e8 61 20 c4 	         EXT.U.32 (.XA) X2,X2,X3
 10010ec:	20 6c 10 20 	||       MOV.K.32 (.XM) X1,#4112		;0x1010
 10010f0:	0c 62 20 04 	         ASL.32 (.XA) X2,X2,#16
 10010f4:	e8 61 10 40 	         EXT.U.32 (.XA) X1,X0,X1
 10010f8:	0c 62 10 02 	         ASL.32 (.XA) X1,X1,#16
 10010fc:	a0 63 10 40 	         XOR.32 (.XA) X1,X0,X1
 1001100:	50 7b 00 3e 	||       ST.W.32 (.XD) *+G7[#0],X0
 1001104:	80 63 10 82 	         OR.32 (.XA) X1,X1,X2
 1001108:	00 6c 00 cc 	||       MOV.K.32 (.XM) X0,#102		;0x66
 100110c:	50 7b 10 3e 	||       ST.W.32 (.XD) *+G7[#0],X1
 1001110:	d0 7f 00 be 	         ST.H.32 (.XD) *+G7[#2],X0
 1001114:	00 78 a0 03 	         B.32 (.XD) @(1001188 <.BB12_main+0x5c>(vliw-0))  ;0x3a
 1001118:	88 70 00 48 	         CMPE.32 (.XD) X0,X4,#1
 100111c:	00 78 6c 03 	   [!X0] B.32 (.XD) @(1001188 <.BB12_main+0x5c>(vliw-0))  ;0x36

01001120 <.BB11_main>:
 1001120:	50 7d 00 be 	         LD.H.S.32 (.XD) X0,*+G7[#2]
 1001124:	88 70 00 00 	         CMPE.32 (.XD) X0,X0,#0
 1001128:	00 78 0c 03 	   [!X0] B.32 (.XD) @(1001188 <.BB12_main+0x5c>(vliw-0))  ;0x30

0100112c <.BB12_main>:
 100112c:	00 6c 10 20 	         MOV.K.32 (.XM) X1,#16		;0x10
 1001130:	68 6c 20 2a 	         MOV.K.32 (.XM) X2,#13333		;0x3415
 1001134:	e8 61 20 44 	         EXT.U.32 (.XA) X2,X2,X1
 1001138:	08 62 20 04 	         ASL.32 (.XA) X2,X2,#0
 100113c:	00 6c 00 20 	||       MOV.K.32 (.XM) X0,#16		;0x10
 1001140:	e8 61 00 08 	         EXT.U.32 (.XA) X0,X4,X0
 1001144:	08 62 00 00 	         ASL.32 (.XA) X0,X0,#0
 1001148:	00 6c 30 20 	||       MOV.K.32 (.XM) X3,#16		;0x10
 100114c:	a0 63 00 08 	         XOR.32 (.XA) X0,X4,X0
 1001150:	80 63 00 80 	         OR.32 (.XA) X0,X0,X2
 1001154:	68 6c 20 2a 	||       MOV.K.32 (.XM) X2,#13333		;0x3415
 1001158:	e8 61 20 c4 	         EXT.U.32 (.XA) X2,X2,X3
 100115c:	20 6c 10 20 	||       MOV.K.32 (.XM) X1,#4112		;0x1010
 1001160:	0c 62 20 04 	         ASL.32 (.XA) X2,X2,#16
 1001164:	e8 61 10 40 	         EXT.U.32 (.XA) X1,X0,X1
 1001168:	0c 62 10 02 	         ASL.32 (.XA) X1,X1,#16
 100116c:	a0 63 10 40 	         XOR.32 (.XA) X1,X0,X1
 1001170:	50 7b 00 3e 	||       ST.W.32 (.XD) *+G7[#0],X0
 1001174:	80 63 10 82 	         OR.32 (.XA) X1,X1,X2
 1001178:	00 6c 00 cc 	||       MOV.K.32 (.XM) X0,#102		;0x66
 100117c:	50 7b 10 3e 	||       ST.W.32 (.XD) *+G7[#0],X1
 1001180:	d0 7f 00 be 	         ST.H.32 (.XD) *+G7[#2],X0
 1001184:	00 78 20 00 	         B.32 (.XD) @(1001188 <.BB12_main+0x5c>(vliw-0))  ;0x2
 1001188:	00 6c 50 00 	         MOV.K.32 (.XM) X5,#0		;0x0
 100118c:	00 6c 60 88 	         MOV.K.32 (.XM) X6,#68		;0x44
 1001190:	01 60 50 7e 	         ADD.32 (.XA) X5,G7,X5
 1001194:	00 6c 40 00 	||       MOV.K.32 (.XM) X4,#0		;0x0
 1001198:	01 60 60 be 	         ADD.32 (.XA) X6,G7,X6

0100119c <.BB96_main>:
 100119c:	00 6c 00 88 	||       MOV.K.32 (.XM) X0,#68		;0x44
 10011a0:	0f 6c 30 a0 	         MOV.K.32 (.XM) X3,#2000		;0x7d0
 10011a4:	28 68 30 c8 	         MUL.S.L.32 (.XM) X3,X4,X3
 10011a8:	28 68 00 08 	         MUL.S.L.32 (.XM) X0,X4,X0
 10011ac:	00 60 30 cc 	         ADD.32 (.XA) X3,X6,X3
 10011b0:	01 60 20 40 	         ADD.32 (.XA) X2,X0,X5
 10011b4:	0f 6c 10 a0 	||       MOV.K.32 (.XM) X1,#2000		;0x7d0
 10011b8:	01 60 00 40 	         ADD.32 (.XA) X0,X0,X5
 10011bc:	50 7b 30 84 	||       ST.W.32 (.XD) *+X2[#2],X3
 10011c0:	51 7b 10 80 	         ST.W.32 (.XD) *+X0[#6],X1
 10011c4:	50 7e 10 3e 	         LD.W.32 (.XD) X1,*+G7[#0]
 10011c8:	00 6c 20 20 	         MOV.K.32 (.XM) X2,#16		;0x10
 10011cc:	e0 61 10 82 	         EXT.S.32 (.XA) X1,X1,X2
 10011d0:	80 7f 10 00 	||       ST.H.32 (.XD) *X0,X1
 10011d4:	50 7e 10 3e 	         LD.W.32 (.XD) X1,*+G7[#0]
 10011d8:	20 6c 20 20 	         MOV.K.32 (.XM) X2,#4112		;0x1010
 10011dc:	e0 61 10 82 	         EXT.S.32 (.XA) X1,X1,X2
 10011e0:	d0 7f 10 40 	||       ST.H.32 (.XD) *+X0[#1],X1
 10011e4:	50 7d 30 be 	         LD.H.S.32 (.XD) X3,*+G7[#2]
 10011e8:	00 6c 20 00 	         MOV.K.32 (.XM) X2,#0		;0x0
 10011ec:	00 6c 10 80 	         MOV.K.32 (.XM) X1,#64		;0x40
 10011f0:	d0 7f 30 80 	||       ST.H.32 (.XD) *+X0[#2],X3
 10011f4:	90 7f 20 40 	         ST.H.32 (.XD) *+X0[X1],X2
 10011f8:	52 7e 10 3e 	         LD.W.32 (.XD) X1,*+G7[#8]
 10011fc:	18 60 40 48 	         ADD.32 (.XA) X4,X4,#1
 1001200:	fb 6b 40 88 	||       ZXT2.32 (.XM) X4,X4
 1001204:	52 7b 10 00 	||       ST.W.32 (.XD) *+X0[#8],X1
 1001208:	88 70 00 08 	         CMPE.32 (.XD) X0,X4,#0
 100120c:	ff 78 84 fc 	   [X0]  B.32 (.XD) @(100119c <.BB96_main>(vliw-0))  ;0xfffc8

01001210 <.BB15_main>:
 1001210:	00 6c 10 00 	         MOV.K.32 (.XM) X1,#0		;0x0
 1001214:	52 7e 70 3e 	||       LD.W.32 (.XD) X7,*+G7[#8]
 1001218:	10 6c 00 28 	         MOV.K.32 (.XM) X0,#2068		;0x814
 100121c:	00 6c 40 00 	         MOV.K.32 (.XM) X4,#0		;0x0
 1001220:	90 7f 10 3e 	||       ST.H.32 (.XD) *+G7[X0],X1

01001224 <.BB100_main>:
 1001224:	10 6c 00 28 	         MOV.K.32 (.XM) X0,#2068		;0x814
 1001228:	90 7d 00 3e 	||       LD.H.U.32 (.XD) X0,*+G7[X0]
 100122c:	00 6c 10 02 	         MOV.K.32 (.XM) X1,#1		;0x1
 1001230:	00 62 10 02 	         ASL.32 (.XA) X1,X1,X0
 1001234:	60 63 10 4e 	         AND.32 (.XA) X1,X7,X1
 1001238:	18 60 20 48 	         ADD.32 (.XA) X2,X4,#1
 100123c:	88 70 10 02 	||       CMPE.32 (.XD) X1,X1,#0
 1001240:	18 60 10 42 	         ADD.32 (.XA) X1,X1,#1
 1001244:	fa 6b 65 44 	|| [X1]  MOV.R.32 (.XM) X6,X2
 1001248:	18 60 20 40 	         ADD.32 (.XA) X2,X0,#1
 100124c:	fb 6b 00 84 	||       ZXT2.32 (.XM) X0,X2
 1001250:	10 6c 20 28 	         MOV.K.32 (.XM) X2,#2068		;0x814
 1001254:	90 7f 00 be 	||       ST.H.32 (.XD) *+G7[X2],X0
 1001258:	fa 6b 6d 48 	   [!X1] MOV.R.32 (.XM) X6,X4
 100125c:	28 70 00 80 	||       CMPG.U.32 (.XD) X0,X0,#2
 1001260:	fb 6b 40 8c 	         ZXT2.32 (.XM) X4,X6
 1001264:	00 78 64 04 	|| [X0]  B.32 (.XD) @(10012f0 <.BB17_main>(vliw-4))  ;0x46

01001268 <.BB101_main>:
 1001268:	10 6c 00 28 	         MOV.K.32 (.XM) X0,#2068		;0x814
 100126c:	90 7d 00 3e 	||       LD.H.U.32 (.XD) X0,*+G7[X0]
 1001270:	00 6c 10 02 	         MOV.K.32 (.XM) X1,#1		;0x1
 1001274:	00 62 10 02 	         ASL.32 (.XA) X1,X1,X0
 1001278:	60 63 10 4e 	         AND.32 (.XA) X1,X7,X1
 100127c:	18 60 20 48 	         ADD.32 (.XA) X2,X4,#1
 1001280:	88 70 10 02 	||       CMPE.32 (.XD) X1,X1,#0
 1001284:	18 60 10 42 	         ADD.32 (.XA) X1,X1,#1
 1001288:	fa 6b 65 44 	|| [X1]  MOV.R.32 (.XM) X6,X2
 100128c:	18 60 20 40 	         ADD.32 (.XA) X2,X0,#1
 1001290:	fb 6b 00 84 	||       ZXT2.32 (.XM) X0,X2
 1001294:	10 6c 20 28 	         MOV.K.32 (.XM) X2,#2068		;0x814
 1001298:	90 7f 00 be 	||       ST.H.32 (.XD) *+G7[X2],X0
 100129c:	fa 6b 6d 48 	   [!X1] MOV.R.32 (.XM) X6,X4
 10012a0:	28 70 00 80 	||       CMPG.U.32 (.XD) X0,X0,#2
 10012a4:	fb 6b 40 8c 	         ZXT2.32 (.XM) X4,X6
 10012a8:	00 78 44 02 	|| [X0]  B.32 (.XD) @(10012f0 <.BB17_main>(vliw-4))  ;0x24
 10012ac:	10 6c 00 28 	         MOV.K.32 (.XM) X0,#2068		;0x814
 10012b0:	90 7d 00 3e 	||       LD.H.U.32 (.XD) X0,*+G7[X0]
 10012b4:	00 6c 10 02 	         MOV.K.32 (.XM) X1,#1		;0x1
 10012b8:	00 62 10 02 	         ASL.32 (.XA) X1,X1,X0
 10012bc:	60 63 10 4e 	         AND.32 (.XA) X1,X7,X1
 10012c0:	18 60 20 48 	         ADD.32 (.XA) X2,X4,#1
 10012c4:	88 70 10 02 	||       CMPE.32 (.XD) X1,X1,#0
 10012c8:	18 60 10 42 	         ADD.32 (.XA) X1,X1,#1
 10012cc:	fa 6b 65 44 	|| [X1]  MOV.R.32 (.XM) X6,X2
 10012d0:	18 60 20 40 	         ADD.32 (.XA) X2,X0,#1
 10012d4:	fb 6b 00 84 	||       ZXT2.32 (.XM) X0,X2
 10012d8:	10 6c 20 28 	         MOV.K.32 (.XM) X2,#2068		;0x814
 10012dc:	90 7f 00 be 	||       ST.H.32 (.XD) *+G7[X2],X0
 10012e0:	fa 6b 6d 48 	   [!X1] MOV.R.32 (.XM) X6,X4
 10012e4:	28 70 00 80 	||       CMPG.U.32 (.XD) X0,X0,#2
 10012e8:	fb 6b 40 8c 	         ZXT2.32 (.XM) X4,X6
 10012ec:	ff 78 cc f9 	|| [!X0] B.32 (.XD) @(1001224 <.BB100_main>(vliw-4))  ;0xfff9c

010012f0 <.BB17_main>:
 10012f0:	00 6c 10 00 	         MOV.K.32 (.XM) X1,#0		;0x0
 10012f4:	10 6c 00 28 	         MOV.K.32 (.XM) X0,#2068		;0x814
 10012f8:	90 7f 10 3e 	||       ST.H.32 (.XD) *+G7[X0],X1

010012fc <.BB102_main>:
 10012fc:	10 6c 00 28 	         MOV.K.32 (.XM) X0,#2068		;0x814
 1001300:	90 7d 00 3e 	||       LD.H.U.32 (.XD) X0,*+G7[X0]
 1001304:	00 6c 20 88 	         MOV.K.32 (.XM) X2,#68		;0x44
 1001308:	28 68 20 80 	         MUL.S.L.32 (.XM) X2,X0,X2
 100130c:	00 60 20 8a 	         ADD.32 (.XA) X2,X5,X2
 1001310:	1e 60 20 04 	         ADD.32 (.XA) X2,X2,#24
 1001314:	00 7e 30 04 	||       LD.W.32 (.XD) X3,*X2
 1001318:	18 60 10 40 	         ADD.32 (.XA) X1,X0,#1
 100131c:	fb 6b 00 82 	||       ZXT2.32 (.XM) X0,X1
 1001320:	69 6a 30 06 	         DIV.U.32 (.XM) X3,X3,X4
 1001324:	10 6c 10 28 	         MOV.K.32 (.XM) X1,#2068		;0x814
 1001328:	00 7b 30 04 	||       ST.W.32 (.XD) *X2,X3
 100132c:	90 7f 00 7e 	         ST.H.32 (.XD) *+G7[X1],X0
 1001330:	88 70 00 00 	         CMPE.32 (.XD) X0,X0,#0
 1001334:	00 78 ec 03 	   [!X0] B.32 (.XD) @(10013b0 <.BB103_main>(vliw-0))  ;0x3e

01001338 <.BB105_main>:
 1001338:	10 6c 00 28 	         MOV.K.32 (.XM) X0,#2068		;0x814
 100133c:	90 7d 00 3e 	||       LD.H.U.32 (.XD) X0,*+G7[X0]
 1001340:	00 6c 20 88 	         MOV.K.32 (.XM) X2,#68		;0x44
 1001344:	28 68 20 80 	         MUL.S.L.32 (.XM) X2,X0,X2
 1001348:	00 60 20 8a 	         ADD.32 (.XA) X2,X5,X2
 100134c:	1e 60 20 04 	         ADD.32 (.XA) X2,X2,#24
 1001350:	00 7e 30 04 	||       LD.W.32 (.XD) X3,*X2
 1001354:	18 60 10 40 	         ADD.32 (.XA) X1,X0,#1
 1001358:	fb 6b 00 82 	||       ZXT2.32 (.XM) X0,X1
 100135c:	69 6a 30 06 	         DIV.U.32 (.XM) X3,X3,X4
 1001360:	10 6c 10 28 	         MOV.K.32 (.XM) X1,#2068		;0x814
 1001364:	00 7b 30 04 	||       ST.W.32 (.XD) *X2,X3
 1001368:	90 7f 00 7e 	         ST.H.32 (.XD) *+G7[X1],X0
 100136c:	88 70 00 00 	         CMPE.32 (.XD) X0,X0,#0
 1001370:	00 78 0c 02 	   [!X0] B.32 (.XD) @(10013b0 <.BB103_main>(vliw-0))  ;0x20
 1001374:	10 6c 00 28 	         MOV.K.32 (.XM) X0,#2068		;0x814
 1001378:	90 7d 00 3e 	||       LD.H.U.32 (.XD) X0,*+G7[X0]
 100137c:	00 6c 20 88 	         MOV.K.32 (.XM) X2,#68		;0x44
 1001380:	28 68 20 80 	         MUL.S.L.32 (.XM) X2,X0,X2
 1001384:	00 60 20 8a 	         ADD.32 (.XA) X2,X5,X2
 1001388:	1e 60 20 04 	         ADD.32 (.XA) X2,X2,#24
 100138c:	00 7e 30 04 	||       LD.W.32 (.XD) X3,*X2
 1001390:	18 60 10 40 	         ADD.32 (.XA) X1,X0,#1
 1001394:	fb 6b 00 82 	||       ZXT2.32 (.XM) X0,X1
 1001398:	69 6a 30 06 	         DIV.U.32 (.XM) X3,X3,X4
 100139c:	10 6c 10 28 	         MOV.K.32 (.XM) X1,#2068		;0x814
 10013a0:	00 7b 30 04 	||       ST.W.32 (.XD) *X2,X3
 10013a4:	90 7f 00 7e 	         ST.H.32 (.XD) *+G7[X1],X0
 10013a8:	88 70 00 00 	         CMPE.32 (.XD) X0,X0,#0
 10013ac:	ff 78 84 fa 	   [X0]  B.32 (.XD) @(10012fc <.BB102_main>(vliw-0))  ;0xfffa8

010013b0 <.BB103_main>:
 10013b0:	00 6c 60 00 	         MOV.K.32 (.XM) X6,#0		;0x0
 10013b4:	00 6c 40 00 	         MOV.K.32 (.XM) X4,#0		;0x0
 10013b8:	1a 60 70 0a 	         ADD.32 (.XA) X7,X5,#8
 10013bc:	52 7e 00 3e 	||       LD.W.32 (.XD) X0,*+G7[#8]
 10013c0:	00 6c 10 02 	         MOV.K.32 (.XM) X1,#1		;0x1
 10013c4:	01 62 10 02 	         ASL.32 (.XA) X1,X1,X4
 10013c8:	60 63 00 40 	         AND.32 (.XA) X0,X0,X1
 10013cc:	88 70 00 00 	||       CMPE.32 (.XD) X0,X0,#0
 10013d0:	00 78 44 01 	   [X0]  B.32 (.XD) @(10013f8 <.BB21_main+0x24>(vliw-0))  ;0x14

010013d4 <.BB21_main>:
 10013d4:	51 7e 30 be 	         LD.W.32 (.XD) X3,*+G7[#6]
 10013d8:	00 7e 10 0e 	         LD.W.32 (.XD) X1,*X7
 10013dc:	18 60 20 4c 	         ADD.32 (.XA) X2,X6,#1
 10013e0:	08 62 00 88 	         ASL.32 (.XA) X0,X4,#2
 10013e4:	29 68 30 86 	||       MUL.S.L.32 (.XM) X3,X3,X6
 10013e8:	00 60 00 0a 	         ADD.32 (.XA) X0,X5,X0
 10013ec:	00 60 10 c2 	         ADD.32 (.XA) X1,X1,X3
 10013f0:	fb 6b 60 84 	||       ZXT2.32 (.XM) X6,X2
 10013f4:	50 7b 10 c0 	||       ST.W.32 (.XD) *+X0[#3],X1
 10013f8:	18 60 40 48 	         ADD.32 (.XA) X4,X4,#1
 10013fc:	fb 6b 40 88 	||       ZXT2.32 (.XM) X4,X4
 1001400:	28 70 00 88 	||       CMPG.U.32 (.XD) X0,X4,#2
 1001404:	ff 78 cc fd 	   [!X0] B.32 (.XD) @(10013bc <.BB103_main+0xc>(vliw-0))  ;0xfffdc

01001408 <.BB23_main>:
 1001408:	00 6c 10 00 	         MOV.K.32 (.XM) X1,#0		;0x0
 100140c:	10 6c 00 28 	         MOV.K.32 (.XM) X0,#2068		;0x814
 1001410:	90 7f 10 3e 	||       ST.H.32 (.XD) *+G7[X0],X1
 1001414:	10 6c 40 28 	         MOV.K.32 (.XM) X4,#2068		;0x814
 1001418:	91 7d 40 3e 	||       LD.H.U.32 (.XD) X4,*+G7[X4]
 100141c:	00 6c 00 88 	         MOV.K.32 (.XM) X0,#68		;0x44
 1001420:	28 68 40 08 	         MUL.S.L.32 (.XM) X4,X4,X0
 1001424:	10 6c 00 60 	         MOV.K.32 (.XM) X0,#2096		;0x830
 1001428:	01 60 60 48 	         ADD.32 (.XA) X6,X4,X5
 100142c:	10 7b 60 3e 	||       ST.W.32 (.XD) *+G7[X0],X6
 1001430:	00 6c 00 40 	         MOV.K.32 (.XM) X0,#32		;0x20
 1001434:	00 60 60 0c 	         ADD.32 (.XA) X6,X6,X0
 1001438:	10 6c 00 58 	||       MOV.K.32 (.XM) X0,#2092		;0x82c
 100143c:	10 7b 60 3e 	||       ST.W.32 (.XD) *+G7[X0],X6
 1001440:	00 7e 60 0c 	         LD.W.32 (.XD) X6,*X6
 1001444:	68 63 00 4c 	         AND.32 (.XA) X0,X6,#1
 1001448:	88 70 00 00 	||       CMPE.32 (.XD) X0,X0,#0
 100144c:	00 78 c4 06 	   [X0]  B.32 (.XD) @(1001524 <.BB28_main+0x2c>(vliw-0))  ;0x6c

01001450 <.BB25_main>:
 1001450:	51 7e 10 be 	         LD.W.32 (.XD) X1,*+G7[#6]
 1001454:	00 6c 00 00 	         MOV.K.32 (.XM) X0,#0		;0x0
 1001458:	00 60 00 3e 	         ADD.32 (.XA) X0,G7,X0
 100145c:	10 6c 20 50 	||       MOV.K.32 (.XM) X2,#2088		;0x828
 1001460:	00 60 00 08 	         ADD.32 (.XA) X0,X4,X0
 1001464:	10 7b 00 be 	||       ST.W.32 (.XD) *+G7[X2],X0
 1001468:	5c 7b 10 3e 	         ST.W.32 (.XD) *-G7[#16],X1
 100146c:	50 7e 00 c0 	         LD.W.32 (.XD) X0,*+X0[#3]
 1001470:	5b 7b 00 fe 	         ST.W.32 (.XD) *-G7[#15],X0
 1001474:	10 6c 00 60 	         MOV.K.32 (.XM) X0,#2096		;0x830
 1001478:	10 7e 00 3e 	||       LD.W.32 (.XD) X0,*+G7[X0]
 100147c:	00 7d 00 00 	         LD.H.S.32 (.XD) X0,*X0
 1001480:	5b 7b 00 be 	         ST.W.32 (.XD) *-G7[#14],X0
 1001484:	ff 7a e0 95 	         CALL.32 (.XD) @(1000740 <core_list_init>(vliw-0))  ;0xff95e

01001488 <.BB26_main>:
 1001488:	10 6c 00 68 	         MOV.K.32 (.XM) X0,#2100		;0x834
 100148c:	10 7e e0 3f 	||       LD.W.32 (.XD) G6,*+G7[X0]
 1001490:	10 6c 00 60 	         MOV.K.32 (.XM) X0,#2096		;0x830
 1001494:	10 7e 00 3e 	||       LD.W.32 (.XD) X0,*+G7[X0]
 1001498:	10 6c 60 58 	         MOV.K.32 (.XM) X6,#2092		;0x82c
 100149c:	52 7b c0 41 	||       ST.W.32 (.XD) *+X0[#9],G4
 10014a0:	11 7e 60 be 	         LD.W.32 (.XD) X6,*+G7[X6]
 10014a4:	00 7e 60 0c 	         LD.W.32 (.XD) X6,*X6
 10014a8:	68 63 00 8c 	         AND.32 (.XA) X0,X6,#2
 10014ac:	88 70 00 00 	||       CMPE.32 (.XD) X0,X0,#0
 10014b0:	00 78 44 03 	   [X0]  B.32 (.XD) @(1001518 <.BB28_main+0x20>(vliw-0))  ;0x34
 10014b4:	51 7e 00 be 	         LD.W.32 (.XD) X0,*+G7[#6]
 10014b8:	5c 7b 00 3e 	         ST.W.32 (.XD) *-G7[#16],X0
 10014bc:	10 6c 00 50 	         MOV.K.32 (.XM) X0,#2088		;0x828
 10014c0:	10 7e 00 3e 	||       LD.W.32 (.XD) X0,*+G7[X0]
 10014c4:	51 7e 00 00 	         LD.W.32 (.XD) X0,*+X0[#4]
 10014c8:	5b 7b 00 fe 	         ST.W.32 (.XD) *-G7[#15],X0
 10014cc:	10 6c 00 60 	         MOV.K.32 (.XM) X0,#2096		;0x830
 10014d0:	10 7e 00 3e 	||       LD.W.32 (.XD) X0,*+G7[X0]
 10014d4:	50 7d 30 40 	         LD.H.S.32 (.XD) X3,*+X0[#1]
 10014d8:	00 7d 10 00 	         LD.H.S.32 (.XD) X1,*X0
 10014dc:	0c 62 30 06 	         ASL.32 (.XA) X3,X3,#16
 10014e0:	00 6c 20 50 	||       MOV.K.32 (.XM) X2,#40		;0x28
 10014e4:	80 63 10 c2 	         OR.32 (.XA) X1,X1,X3
 10014e8:	00 60 00 80 	         ADD.32 (.XA) X0,X0,X2
 10014ec:	5b 7b 10 be 	||       ST.W.32 (.XD) *-G7[#14],X1
 10014f0:	5b 7b 00 7e 	         ST.W.32 (.XD) *-G7[#13],X0
 10014f4:	00 7a 60 41 	         CALL.32 (.XD) @(1001d20 <core_init_matrix>(vliw-0))  ;0x416

010014f8 <.BB28_main>:
 10014f8:	10 6c 60 58 	         MOV.K.32 (.XM) X6,#2092		;0x82c
 10014fc:	11 7e 60 be 	||       LD.W.32 (.XD) X6,*+G7[X6]
 1001500:	10 6c 00 68 	         MOV.K.32 (.XM) X0,#2100		;0x834
 1001504:	10 7e e0 3f 	||       LD.W.32 (.XD) G6,*+G7[X0]
 1001508:	00 6c 50 00 	         MOV.K.32 (.XM) X5,#0		;0x0
 100150c:	00 7e 60 0c 	||       LD.W.32 (.XD) X6,*X6
 1001510:	01 60 50 7e 	         ADD.32 (.XA) X5,G7,X5
 1001514:	00 78 60 01 	||       B.32 (.XD) @(1001540 <.BB31_main+0x10>(vliw-4))  ;0x16
 1001518:	00 6c 50 00 	         MOV.K.32 (.XM) X5,#0		;0x0
 100151c:	01 60 50 7e 	         ADD.32 (.XA) X5,G7,X5
 1001520:	00 78 00 01 	||       B.32 (.XD) @(1001540 <.BB31_main+0x10>(vliw-4))  ;0x10
 1001524:	68 63 00 8c 	         AND.32 (.XA) X0,X6,#2
 1001528:	88 70 00 00 	||       CMPE.32 (.XD) X0,X0,#0
 100152c:	00 78 24 03 	   [X0]  B.32 (.XD) @(1001590 <.BB34_main+0x18>(vliw-0))  ;0x32

01001530 <.BB31_main>:
 1001530:	01 60 10 48 	         ADD.32 (.XA) X1,X4,X5
 1001534:	10 6c 00 50 	||       MOV.K.32 (.XM) X0,#2088		;0x828
 1001538:	10 7b 10 3e 	||       ST.W.32 (.XD) *+G7[X0],X1
 100153c:	ff 78 c0 fb 	         B.32 (.XD) @(10014b4 <.BB26_main+0x2c>(vliw-0))  ;0xfffbc
 1001540:	69 63 00 0c 	         AND.32 (.XA) X0,X6,#4
 1001544:	88 70 00 00 	||       CMPE.32 (.XD) X0,X0,#0
 1001548:	00 78 24 02 	   [X0]  B.32 (.XD) @(100158c <.BB34_main+0x14>(vliw-0))  ;0x22
 100154c:	51 7e 00 be 	         LD.W.32 (.XD) X0,*+G7[#6]
 1001550:	5c 7b 00 3e 	         ST.W.32 (.XD) *-G7[#16],X0
 1001554:	10 6c 00 60 	         MOV.K.32 (.XM) X0,#2096		;0x830
 1001558:	10 7e 00 3e 	||       LD.W.32 (.XD) X0,*+G7[X0]
 100155c:	00 7d 00 00 	         LD.H.S.32 (.XD) X0,*X0
 1001560:	5b 7b 00 fe 	         ST.W.32 (.XD) *-G7[#15],X0
 1001564:	10 6c 00 50 	         MOV.K.32 (.XM) X0,#2088		;0x828
 1001568:	10 7e 00 3e 	||       LD.W.32 (.XD) X0,*+G7[X0]
 100156c:	51 7e 00 40 	         LD.W.32 (.XD) X0,*+X0[#5]
 1001570:	5b 7b 00 be 	         ST.W.32 (.XD) *-G7[#14],X0
 1001574:	00 7a f0 9e 	         CALL.32 (.XD) @(1002952 <core_init_state>(vliw-0))  ;0x9ef

01001578 <.BB34_main>:
 1001578:	10 6c 00 68 	         MOV.K.32 (.XM) X0,#2100		;0x834
 100157c:	00 6c 50 00 	         MOV.K.32 (.XM) X5,#0		;0x0
 1001580:	10 7e e0 3f 	||       LD.W.32 (.XD) G6,*+G7[X0]
 1001584:	01 60 50 7e 	         ADD.32 (.XA) X5,G7,X5
 1001588:	00 78 20 01 	||       B.32 (.XD) @(10015ac <.BB37_main+0x10>(vliw-4))  ;0x12
 100158c:	00 78 00 01 	         B.32 (.XD) @(10015ac <.BB37_main+0x10>(vliw-0))  ;0x10
 1001590:	69 63 00 0c 	         AND.32 (.XA) X0,X6,#4
 1001594:	88 70 00 00 	||       CMPE.32 (.XD) X0,X0,#0
 1001598:	00 78 c4 01 	   [X0]  B.32 (.XD) @(10015d0 <.BB37_main+0x34>(vliw-0))  ;0x1c

0100159c <.BB37_main>:
 100159c:	01 60 10 48 	         ADD.32 (.XA) X1,X4,X5
 10015a0:	10 6c 00 50 	||       MOV.K.32 (.XM) X0,#2088		;0x828
 10015a4:	10 7b 10 3e 	||       ST.W.32 (.XD) *+G7[X0],X1
 10015a8:	ff 78 20 fd 	         B.32 (.XD) @(100154c <.BB31_main+0x1c>(vliw-0))  ;0xfffd2
 10015ac:	10 6c 00 28 	         MOV.K.32 (.XM) X0,#2068		;0x814
 10015b0:	90 7d 00 3e 	||       LD.H.U.32 (.XD) X0,*+G7[X0]
 10015b4:	18 60 10 40 	         ADD.32 (.XA) X1,X0,#1
 10015b8:	fb 6b 00 82 	||       ZXT2.32 (.XM) X0,X1
 10015bc:	10 6c 10 28 	         MOV.K.32 (.XM) X1,#2068		;0x814
 10015c0:	90 7f 00 7e 	||       ST.H.32 (.XD) *+G7[X1],X0
 10015c4:	88 70 00 00 	         CMPE.32 (.XD) X0,X0,#0
 10015c8:	ff 78 64 f2 	   [X0]  B.32 (.XD) @(1001414 <.BB23_main+0xc>(vliw-0))  ;0xfff26
 10015cc:	00 78 40 01 	         B.32 (.XD) @(10015f4 <.BB41_main+0x4>(vliw-0))  ;0x14
 10015d0:	10 6c 00 28 	         MOV.K.32 (.XM) X0,#2068		;0x814
 10015d4:	90 7d 00 3e 	||       LD.H.U.32 (.XD) X0,*+G7[X0]
 10015d8:	18 60 10 40 	         ADD.32 (.XA) X1,X0,#1
 10015dc:	fb 6b 00 82 	||       ZXT2.32 (.XM) X0,X1
 10015e0:	10 6c 10 28 	         MOV.K.32 (.XM) X1,#2068		;0x814
 10015e4:	90 7f 00 7e 	||       ST.H.32 (.XD) *+G7[X1],X0
 10015e8:	88 70 00 00 	         CMPE.32 (.XD) X0,X0,#0
 10015ec:	ff 78 44 f1 	   [X0]  B.32 (.XD) @(1001414 <.BB23_main+0xc>(vliw-0))  ;0xfff14

010015f0 <.BB41_main>:
 10015f0:	ff 78 e0 fe 	         B.32 (.XD) @(10015cc <.BB37_main+0x30>(vliw-0))  ;0xfffee
 10015f4:	51 7e 00 fe 	         LD.W.32 (.XD) X0,*+G7[#7]
 10015f8:	88 70 00 00 	         CMPE.32 (.XD) X0,X0,#0
 10015fc:	00 78 2c 05 	   [!X0] B.32 (.XD) @(10016a0 <.BB50_main+0x2c>(vliw-0))  ;0x52

01001600 <.BB43_main>:
 1001600:	00 6c 00 02 	         MOV.K.32 (.XM) X0,#1		;0x1
 1001604:	51 7b 00 fe 	||       ST.W.32 (.XD) *+G7[#7],X0
 1001608:	51 7e 00 fe 	         LD.W.32 (.XD) X0,*+G7[#7]
 100160c:	00 6c 10 14 	         MOV.K.32 (.XM) X1,#10		;0xa
 1001610:	28 68 00 40 	         MUL.S.L.32 (.XM) X0,X0,X1
 1001614:	51 7b 00 fe 	||       ST.W.32 (.XD) *+G7[#7],X0
 1001618:	00 7a 40 eb 	         CALL.32 (.XD) @(1003380 <start_time>(vliw-0))  ;0xeb4

0100161c <.BB45_main>:
 100161c:	10 6c 00 68 	         MOV.K.32 (.XM) X0,#2100		;0x834
 1001620:	10 7e e0 3f 	||       LD.W.32 (.XD) G6,*+G7[X0]
 1001624:	00 6c 00 00 	         MOV.K.32 (.XM) X0,#0		;0x0
 1001628:	00 60 00 3e 	         ADD.32 (.XA) X0,G7,X0
 100162c:	5c 7b 00 3e 	||       ST.W.32 (.XD) *-G7[#16],X0
 1001630:	ff 7a 80 c0 	         CALL.32 (.XD) @(1000e40 <iterate>(vliw-0))  ;0xffc08

01001634 <.BB46_main>:
 1001634:	10 6c 00 68 	         MOV.K.32 (.XM) X0,#2100		;0x834
 1001638:	10 7e e0 3f 	||       LD.W.32 (.XD) G6,*+G7[X0]
 100163c:	00 7a 20 eb 	         CALL.32 (.XD) @(10033a0 <stop_time>(vliw-0))  ;0xeb2

01001640 <.BB47_main>:
 1001640:	10 6c 00 68 	         MOV.K.32 (.XM) X0,#2100		;0x834
 1001644:	10 7e e0 3f 	||       LD.W.32 (.XD) G6,*+G7[X0]
 1001648:	00 7a c0 eb 	         CALL.32 (.XD) @(10033c0 <get_time>(vliw-0))  ;0xebc

0100164c <.BB48_main>:
 100164c:	10 6c 00 68 	         MOV.K.32 (.XM) X0,#2100		;0x834
 1001650:	10 7e e0 3f 	||       LD.W.32 (.XD) G6,*+G7[X0]
 1001654:	5c 7b c0 3f 	         ST.W.32 (.XD) *-G7[#16],G4
 1001658:	00 7a 40 ec 	         CALL.32 (.XD) @(10033e0 <time_in_secs>(vliw-0))  ;0xec4

0100165c <.BB49_main>:
 100165c:	10 6c 00 68 	         MOV.K.32 (.XM) X0,#2100		;0x834
 1001660:	88 70 40 38 	||       CMPE.32 (.XD) X4,G4,#0
 1001664:	10 7e e0 3f 	         LD.W.32 (.XD) G6,*+G7[X0]
 1001668:	68 63 40 48 	         AND.32 (.XA) X4,X4,#1
 100166c:	88 70 00 08 	||       CMPE.32 (.XD) X0,X4,#0
 1001670:	ff 78 cc fc 	   [!X0] B.32 (.XD) @(1001608 <.BB43_main+0x8>(vliw-0))  ;0xfffcc

01001674 <.BB50_main>:
 1001674:	00 6c 10 14 	         MOV.K.32 (.XM) X1,#10		;0xa
 1001678:	88 70 80 09 	||       CMPE.32 (.XD) G0,X4,#0
 100167c:	00 6c 30 02 	         MOV.K.32 (.XM) X3,#1		;0x1
 1001680:	68 63 80 71 	         AND.32 (.XA) G0,G0,#1
 1001684:	51 7e 00 fe 	||       LD.W.32 (.XD) X0,*+G7[#7]
 1001688:	fa 6b 21 78 	   [G0]  MOV.R.32 (.XM) X2,G4
 100168c:	fa 6b 29 46 	   [!G0] MOV.R.32 (.XM) X2,X3
 1001690:	68 6a 10 82 	         DIV.U.32 (.XM) X1,X1,X2
 1001694:	18 60 10 42 	         ADD.32 (.XA) X1,X1,#1
 1001698:	28 68 00 40 	||       MUL.S.L.32 (.XM) X0,X0,X1
 100169c:	51 7b 00 fe 	||       ST.W.32 (.XD) *+G7[#7],X0
 10016a0:	00 7a 00 e7 	         CALL.32 (.XD) @(1003380 <start_time>(vliw-0))  ;0xe70

010016a4 <.BB52_main>:
 10016a4:	10 6c 00 68 	         MOV.K.32 (.XM) X0,#2100		;0x834
 10016a8:	10 7e e0 3f 	||       LD.W.32 (.XD) G6,*+G7[X0]
 10016ac:	00 6c 00 00 	         MOV.K.32 (.XM) X0,#0		;0x0
 10016b0:	00 60 00 3e 	         ADD.32 (.XA) X0,G7,X0
 10016b4:	5c 7b 00 3e 	||       ST.W.32 (.XD) *-G7[#16],X0
 10016b8:	ff 7a 40 bc 	         CALL.32 (.XD) @(1000e40 <iterate>(vliw-0))  ;0xffbc4

010016bc <.BB53_main>:
 10016bc:	10 6c 00 68 	         MOV.K.32 (.XM) X0,#2100		;0x834
 10016c0:	10 7e e0 3f 	||       LD.W.32 (.XD) G6,*+G7[X0]
 10016c4:	00 7a e0 e6 	         CALL.32 (.XD) @(10033a0 <stop_time>(vliw-0))  ;0xe6e

010016c8 <.BB54_main>:
 10016c8:	10 6c 00 68 	         MOV.K.32 (.XM) X0,#2100		;0x834
 10016cc:	10 7e e0 3f 	||       LD.W.32 (.XD) G6,*+G7[X0]
 10016d0:	00 7a 80 e7 	         CALL.32 (.XD) @(10033c0 <get_time>(vliw-0))  ;0xe78

010016d4 <.BB55_main>:
 10016d4:	10 6c 00 68 	         MOV.K.32 (.XM) X0,#2100		;0x834
 10016d8:	10 7e e0 3f 	||       LD.W.32 (.XD) G6,*+G7[X0]
 10016dc:	10 6c 00 48 	         MOV.K.32 (.XM) X0,#2084		;0x824
 10016e0:	10 7b c0 3f 	||       ST.W.32 (.XD) *+G7[X0],G4
 10016e4:	50 7e 10 3e 	         LD.W.32 (.XD) X1,*+G7[#0]
 10016e8:	00 6c 00 20 	         MOV.K.32 (.XM) X0,#16		;0x10
 10016ec:	e0 61 10 02 	         EXT.S.32 (.XA) X1,X1,X0
 10016f0:	00 6c 00 00 	||       MOV.K.32 (.XM) X0,#0		;0x0
 10016f4:	5c 7b 10 3e 	||       ST.W.32 (.XD) *-G7[#16],X1
 10016f8:	5b 7b 00 fe 	         ST.W.32 (.XD) *-G7[#15],X0
 10016fc:	00 7a 20 e1 	         CALL.32 (.XD) @(1003320 <crc16>(vliw-0))  ;0xe12

01001700 <.BB56_main>:
 1001700:	50 7e 10 3e 	         LD.W.32 (.XD) X1,*+G7[#0]
 1001704:	10 6c 00 68 	         MOV.K.32 (.XM) X0,#2100		;0x834
 1001708:	10 7e e0 3f 	||       LD.W.32 (.XD) G6,*+G7[X0]
 100170c:	20 6c 00 20 	         MOV.K.32 (.XM) X0,#4112		;0x1010
 1001710:	e0 61 10 02 	         EXT.S.32 (.XA) X1,X1,X0
 1001714:	fb 6b 00 b8 	||       ZXT2.32 (.XM) X0,G4
 1001718:	5c 7b 10 3e 	||       ST.W.32 (.XD) *-G7[#16],X1
 100171c:	5b 7b 00 fe 	         ST.W.32 (.XD) *-G7[#15],X0
 1001720:	00 7a 00 e0 	         CALL.32 (.XD) @(1003320 <crc16>(vliw-0))  ;0xe00

01001724 <.BB57_main>:
 1001724:	50 7d 10 be 	         LD.H.S.32 (.XD) X1,*+G7[#2]
 1001728:	10 6c 00 68 	         MOV.K.32 (.XM) X0,#2100		;0x834
 100172c:	10 7e e0 3f 	||       LD.W.32 (.XD) G6,*+G7[X0]
 1001730:	fb 6b 00 b8 	         ZXT2.32 (.XM) X0,G4
 1001734:	5c 7b 10 3e 	||       ST.W.32 (.XD) *-G7[#16],X1
 1001738:	5b 7b 00 fe 	         ST.W.32 (.XD) *-G7[#15],X0
 100173c:	00 7a 20 df 	         CALL.32 (.XD) @(1003320 <crc16>(vliw-0))  ;0xdf2

01001740 <.BB58_main>:
 1001740:	53 7d 10 3e 	         LD.H.S.32 (.XD) X1,*+G7[#12]
 1001744:	10 6c 00 68 	         MOV.K.32 (.XM) X0,#2100		;0x834
 1001748:	10 7e e0 3f 	||       LD.W.32 (.XD) G6,*+G7[X0]
 100174c:	fb 6b 00 b8 	         ZXT2.32 (.XM) X0,G4
 1001750:	5c 7b 10 3e 	||       ST.W.32 (.XD) *-G7[#16],X1
 1001754:	5b 7b 00 fe 	         ST.W.32 (.XD) *-G7[#15],X0
 1001758:	00 7a 40 de 	         CALL.32 (.XD) @(1003320 <crc16>(vliw-0))  ;0xde4

0100175c <.BB59_main>:
 100175c:	fb 6b 40 b8 	         ZXT2.32 (.XM) X4,G4
 1001760:	10 6c 00 68 	         MOV.K.32 (.XM) X0,#2100		;0x834
 1001764:	10 7e e0 3f 	||       LD.W.32 (.XD) G6,*+G7[X0]
 1001768:	14 6d 00 04 	         MOV.K.32 (.XM) X0,#-30206		;0x8a02
 100176c:	00 6e 00 00 	         MOV.KH.32 (.XM) X0,#0		;0x0
 1001770:	80 70 00 08 	||       CMPE.32 (.XD) X0,X4,X0
 1001774:	00 78 e4 02 	   [X0]  B.32 (.XD) @(10017d0 <.BB64_main+0x24>(vliw-0))  ;0x2e

01001778 <.BB60_main>:
 1001778:	f6 6c 00 0a 	         MOV.K.32 (.XM) X0,#31493		;0x7b05
 100177c:	80 70 00 08 	||       CMPE.32 (.XD) X0,X4,X0
 1001780:	00 78 44 02 	   [X0]  B.32 (.XD) @(10017c8 <.BB64_main+0x1c>(vliw-0))  ;0x24

01001784 <.BB61_main>:
 1001784:	9d 6c 00 5e 	         MOV.K.32 (.XM) X0,#20143		;0x4eaf
 1001788:	80 70 00 08 	||       CMPE.32 (.XD) X0,X4,X0
 100178c:	00 78 a4 01 	   [X0]  B.32 (.XD) @(10017c0 <.BB64_main+0x14>(vliw-0))  ;0x1a

01001790 <.BB62_main>:
 1001790:	d3 6d 00 ea 	         MOV.K.32 (.XM) X0,#-5643		;0xe9f5
 1001794:	00 6e 00 00 	         MOV.KH.32 (.XM) X0,#0		;0x0
 1001798:	80 70 00 08 	||       CMPE.32 (.XD) X0,X4,X0
 100179c:	00 78 e4 00 	   [X0]  B.32 (.XD) @(10017b8 <.BB64_main+0xc>(vliw-0))  ;0xe

010017a0 <.BB63_main>:
 10017a0:	31 6c 00 e4 	         MOV.K.32 (.XM) X0,#6386		;0x18f2
 10017a4:	80 70 00 08 	||       CMPE.32 (.XD) X0,X4,X0
 10017a8:	00 78 44 00 	   [X0]  B.32 (.XD) @(10017b0 <.BB64_main+0x4>(vliw-0))  ;0x4

010017ac <.BB64_main>:
 10017ac:	00 78 60 01 	         B.32 (.XD) @(10017d8 <.BB64_main+0x2c>(vliw-0))  ;0x16
 10017b0:	00 6c 60 08 	         MOV.K.32 (.XM) X6,#4		;0x4
 10017b4:	00 78 00 01 	||       B.32 (.XD) @(10017d4 <.BB64_main+0x28>(vliw-4))  ;0x10
 10017b8:	00 6c 60 06 	         MOV.K.32 (.XM) X6,#3		;0x3
 10017bc:	00 78 c0 00 	||       B.32 (.XD) @(10017d4 <.BB64_main+0x28>(vliw-4))  ;0xc
 10017c0:	00 6c 60 04 	         MOV.K.32 (.XM) X6,#2		;0x2
 10017c4:	00 78 80 00 	||       B.32 (.XD) @(10017d4 <.BB64_main+0x28>(vliw-4))  ;0x8
 10017c8:	00 6c 60 02 	         MOV.K.32 (.XM) X6,#1		;0x1
 10017cc:	00 78 40 00 	||       B.32 (.XD) @(10017d4 <.BB64_main+0x28>(vliw-4))  ;0x4
 10017d0:	00 6c 60 00 	         MOV.K.32 (.XM) X6,#0		;0x0
 10017d4:	00 78 a0 00 	||       B.32 (.XD) @(10017e8 <.BB64_main+0x3c>(vliw-4))  ;0xa
 10017d8:	ff 6d 10 fe 	         MOV.K.32 (.XM) X1,#-1		;0xffff
 10017dc:	10 6c 00 38 	         MOV.K.32 (.XM) X0,#2076		;0x81c
 10017e0:	90 7f 10 3e 	||       ST.H.32 (.XD) *+G7[X0],X1
 10017e4:	00 78 e0 08 	         B.32 (.XD) @(1001900 <.BB107_main+0x18>(vliw-0))  ;0x8e
 10017e8:	00 6c 50 00 	         MOV.K.32 (.XM) X5,#0		;0x0
 10017ec:	08 6c 00 d8 	         MOV.K.32 (.XM) X0,#1132		;0x46c
 10017f0:	04 6e 00 00 	         MOV.KH.32 (.XM) X0,#512		;0x200
 10017f4:	10 7e 50 0a 	||       LD.W.32 (.XD) X5,*+X5[X0]
 10017f8:	28 70 00 0a 	         CMPG.U.32 (.XD) X0,X5,#0
 10017fc:	00 78 cc 07 	   [!X0] B.32 (.XD) @(10018f4 <.BB107_main+0xc>(vliw-0))  ;0x7c

01001800 <.BB73_main>:
 1001800:	08 6c 00 00 	         MOV.K.32 (.XM) X0,#1024		;0x400
 1001804:	08 62 d0 4c 	         ASL.32 (.XA) X13,X6,#1
 1001808:	04 6e 00 00 	||       MOV.KH.32 (.XM) X0,#512		;0x200
 100180c:	00 60 f0 1a 	         ADD.32 (.XA) X15,X13,X0
 1001810:	00 60 e0 1a 	         ADD.32 (.XA) X14,X13,X0
 1001814:	00 60 d0 1a 	         ADD.32 (.XA) X13,X13,X0
 1001818:	00 6c 70 00 	||       MOV.K.32 (.XM) X7,#0		;0x0
 100181c:	1a 60 e0 9c 	         ADD.32 (.XA) X14,X14,#10
 1001820:	00 6c 40 00 	||       MOV.K.32 (.XM) X4,#0		;0x0
 1001824:	1d 60 d0 1a 	         ADD.32 (.XA) X13,X13,#20

01001828 <.BB106_main>:
 1001828:	00 6c a0 00 	||       MOV.K.32 (.XM) X10,#0		;0x0
 100182c:	02 60 a0 be 	         ADD.32 (.XA) X10,G7,X10
 1001830:	00 6c 90 88 	||       MOV.K.32 (.XM) X9,#68		;0x44
 1001834:	2a 68 90 48 	         MUL.S.L.32 (.XM) X9,X4,X9
 1001838:	00 6c 00 00 	         MOV.K.32 (.XM) X0,#0		;0x0
 100183c:	00 6c c0 80 	         MOV.K.32 (.XM) X12,#64		;0x40
 1001840:	02 60 90 54 	         ADD.32 (.XA) X9,X10,X9
 1001844:	00 6c b0 40 	||       MOV.K.32 (.XM) X11,#32		;0x20
 1001848:	03 60 c0 12 	         ADD.32 (.XA) X12,X9,X12
 100184c:	02 60 b0 d2 	         ADD.32 (.XA) X11,X9,X11
 1001850:	80 7f 00 18 	||       ST.H.32 (.XD) *X12,X0
 1001854:	00 7e 60 16 	         LD.W.32 (.XD) X6,*X11
 1001858:	68 63 00 4c 	         AND.32 (.XA) X0,X6,#1
 100185c:	88 70 00 00 	||       CMPE.32 (.XD) X0,X0,#0
 1001860:	00 6c 80 00 	         MOV.K.32 (.XM) X8,#0		;0x0
 1001864:	00 78 24 01 	|| [X0]  B.32 (.XD) @(1001888 <.BB77_main+0x10>(vliw-4))  ;0x12

01001868 <.BB76_main>:
 1001868:	d7 7d 10 52 	         LD.H.U.32 (.XD) X1,*+X9[#29]
 100186c:	80 7d 00 1e 	         LD.H.U.32 (.XD) X0,*X15
 1001870:	80 70 00 40 	         CMPE.32 (.XD) X0,X0,X1
 1001874:	00 78 a4 00 	   [X0]  B.32 (.XD) @(1001888 <.BB77_main+0x10>(vliw-0))  ;0xa

01001878 <.BB77_main>:
 1001878:	00 6c 00 02 	         MOV.K.32 (.XM) X0,#1		;0x1
 100187c:	80 7f 00 18 	||       ST.H.32 (.XD) *X12,X0
 1001880:	00 6c 80 02 	         MOV.K.32 (.XM) X8,#1		;0x1
 1001884:	00 7e 60 16 	||       LD.W.32 (.XD) X6,*X11
 1001888:	68 63 00 8c 	         AND.32 (.XA) X0,X6,#2
 100188c:	88 70 00 00 	||       CMPE.32 (.XD) X0,X0,#0
 1001890:	00 78 04 01 	   [X0]  B.32 (.XD) @(10018b0 <.BB80_main+0xc>(vliw-0))  ;0x10

01001894 <.BB79_main>:
 1001894:	d7 7d 10 92 	         LD.H.U.32 (.XD) X1,*+X9[#30]
 1001898:	80 7d 00 1c 	         LD.H.U.32 (.XD) X0,*X14
 100189c:	80 70 00 40 	         CMPE.32 (.XD) X0,X0,X1
 10018a0:	00 78 84 00 	   [X0]  B.32 (.XD) @(10018b0 <.BB80_main+0xc>(vliw-0))  ;0x8

010018a4 <.BB80_main>:
 10018a4:	18 60 80 50 	         ADD.32 (.XA) X8,X8,#1
 10018a8:	80 7f 80 18 	||       ST.H.32 (.XD) *X12,X8
 10018ac:	00 7e 60 16 	         LD.W.32 (.XD) X6,*X11
 10018b0:	69 63 00 0c 	         AND.32 (.XA) X0,X6,#4
 10018b4:	88 70 00 00 	||       CMPE.32 (.XD) X0,X0,#0
 10018b8:	00 78 e4 00 	   [X0]  B.32 (.XD) @(10018d4 <.BB83_main+0x8>(vliw-0))  ;0xe

010018bc <.BB82_main>:
 10018bc:	d7 7d 10 d2 	         LD.H.U.32 (.XD) X1,*+X9[#31]
 10018c0:	80 7d 00 1a 	         LD.H.U.32 (.XD) X0,*X13
 10018c4:	80 70 00 40 	         CMPE.32 (.XD) X0,X0,X1
 10018c8:	00 78 64 00 	   [X0]  B.32 (.XD) @(10018d4 <.BB83_main+0x8>(vliw-0))  ;0x6

010018cc <.BB83_main>:
 10018cc:	18 60 80 50 	         ADD.32 (.XA) X8,X8,#1
 10018d0:	80 7f 80 18 	||       ST.H.32 (.XD) *X12,X8
 10018d4:	18 60 40 48 	         ADD.32 (.XA) X4,X4,#1
 10018d8:	fb 6b 40 88 	||       ZXT2.32 (.XM) X4,X4
 10018dc:	81 70 00 0a 	||       CMPE.32 (.XD) X0,X5,X4
 10018e0:	01 60 70 d0 	         ADD.32 (.XA) X7,X8,X7
 10018e4:	ff 78 6c fa 	|| [!X0] B.32 (.XD) @(1001830 <.BB106_main+0x8>(vliw-4))  ;0xfffa6

010018e8 <.BB107_main>:
 10018e8:	10 6c 00 38 	         MOV.K.32 (.XM) X0,#2076		;0x81c
 10018ec:	90 7f 70 3e 	||       ST.H.32 (.XD) *+G7[X0],X7
 10018f0:	00 78 80 00 	         B.32 (.XD) @(1001900 <.BB107_main+0x18>(vliw-0))  ;0x8
 10018f4:	00 6c 10 00 	         MOV.K.32 (.XM) X1,#0		;0x0
 10018f8:	10 6c 00 38 	         MOV.K.32 (.XM) X0,#2076		;0x81c
 10018fc:	90 7f 10 3e 	||       ST.H.32 (.XD) *+G7[X0],X1
 1001900:	00 7a b0 d2 	         CALL.32 (.XD) @(1003356 <check_data_types>(vliw-0))  ;0xd2b

01001904 <.BB88_main>:
 1001904:	10 6c 00 68 	         MOV.K.32 (.XM) X0,#2100		;0x834
 1001908:	10 7e e0 3f 	||       LD.W.32 (.XD) G6,*+G7[X0]
 100190c:	10 6c 00 48 	         MOV.K.32 (.XM) X0,#2084		;0x824
 1001910:	10 7e 00 3e 	||       LD.W.32 (.XD) X0,*+G7[X0]
 1001914:	10 6c 10 38 	         MOV.K.32 (.XM) X1,#2076		;0x81c
 1001918:	5c 7b 00 3e 	||       ST.W.32 (.XD) *-G7[#16],X0
 100191c:	10 7d 10 7e 	         LD.H.S.32 (.XD) X1,*+G7[X1]
 1001920:	10 6c 00 38 	         MOV.K.32 (.XM) X0,#2076		;0x81c
 1001924:	07 60 10 02 	         ADD.32 (.XA) X1,X1,G4
 1001928:	90 7f 10 3e 	||       ST.H.32 (.XD) *+G7[X0],X1
 100192c:	00 7a a0 d5 	         CALL.32 (.XD) @(10033e0 <time_in_secs>(vliw-0))  ;0xd5a

01001930 <.BB89_main>:
 1001930:	10 6c 00 68 	         MOV.K.32 (.XM) X0,#2100		;0x834
 1001934:	10 7e e0 3f 	||       LD.W.32 (.XD) G6,*+G7[X0]
 1001938:	10 6c 00 48 	         MOV.K.32 (.XM) X0,#2084		;0x824
 100193c:	10 7e 00 3e 	||       LD.W.32 (.XD) X0,*+G7[X0]
 1001940:	5c 7b 00 3e 	         ST.W.32 (.XD) *-G7[#16],X0
 1001944:	00 7a e0 d4 	         CALL.32 (.XD) @(10033e0 <time_in_secs>(vliw-0))  ;0xd4e

01001948 <.BB90_main>:
 1001948:	10 6c 00 68 	         MOV.K.32 (.XM) X0,#2100		;0x834
 100194c:	10 7e e0 3f 	||       LD.W.32 (.XD) G6,*+G7[X0]
 1001950:	88 70 00 38 	         CMPE.32 (.XD) X0,G4,#0
 1001954:	00 78 e4 00 	   [X0]  B.32 (.XD) @(1001970 <.BB92_main+0x8>(vliw-0))  ;0xe

01001958 <.BB91_main>:
 1001958:	10 6c 00 48 	         MOV.K.32 (.XM) X0,#2084		;0x824
 100195c:	10 7e 00 3e 	||       LD.W.32 (.XD) X0,*+G7[X0]
 1001960:	5c 7b 00 3e 	         ST.W.32 (.XD) *-G7[#16],X0
 1001964:	00 7a e0 d3 	         CALL.32 (.XD) @(10033e0 <time_in_secs>(vliw-0))  ;0xd3e

01001968 <.BB92_main>:
 1001968:	10 6c 00 68 	         MOV.K.32 (.XM) X0,#2100		;0x834
 100196c:	10 7e e0 3f 	||       LD.W.32 (.XD) G6,*+G7[X0]
 1001970:	10 6c 00 48 	         MOV.K.32 (.XM) X0,#2084		;0x824
 1001974:	10 7e 00 3e 	||       LD.W.32 (.XD) X0,*+G7[X0]
 1001978:	5c 7b 00 3e 	         ST.W.32 (.XD) *-G7[#16],X0
 100197c:	00 7a 20 d3 	         CALL.32 (.XD) @(10033e0 <time_in_secs>(vliw-0))  ;0xd32

01001980 <.BB94_main>:
 1001980:	10 6c 10 68 	         MOV.K.32 (.XM) X1,#2100		;0x834
 1001984:	10 7e e0 7f 	||       LD.W.32 (.XD) G6,*+G7[X1]
 1001988:	10 6c 10 38 	         MOV.K.32 (.XM) X1,#2076		;0x81c
 100198c:	10 7d 10 7e 	||       LD.H.S.32 (.XD) X1,*+G7[X1]
 1001990:	2a 70 80 79 	         CMPG.U.32 (.XD) G0,G4,#9
 1001994:	18 60 80 71 	         ADD.32 (.XA) G0,G0,#1
 1001998:	18 60 20 42 	         ADD.32 (.XA) X2,X1,#1
 100199c:	fa 6b 01 44 	|| [G0]  MOV.R.32 (.XM) X0,X2
 10019a0:	10 6c 20 40 	         MOV.K.32 (.XM) X2,#2080		;0x820
 10019a4:	10 7e 20 be 	||       LD.W.32 (.XD) X2,*+G7[X2]
 10019a8:	fa 6b 09 42 	   [!G0] MOV.R.32 (.XM) X0,X1
 10019ac:	fb 6b 10 40 	         SXT2.32 (.XM) X1,X0
 10019b0:	10 6c 00 38 	         MOV.K.32 (.XM) X0,#2076		;0x81c
 10019b4:	5c 7b 20 3e 	||       ST.W.32 (.XD) *-G7[#16],X2
 10019b8:	90 7f 10 3e 	         ST.H.32 (.XD) *+G7[X0],X1
 10019bc:	00 7a f0 d2 	         CALL.32 (.XD) @(100341a <portable_fini>(vliw-0))  ;0xd2f

010019c0 <.BB95_main>:
 10019c0:	10 6c c0 39 	         MOV.K.32 (.XM) G4,#2076		;0x81c
 10019c4:	17 7d c0 3f 	||       LD.H.S.32 (.XD) G4,*+G7[G4]
 10019c8:	10 6c 00 68 	         MOV.K.32 (.XM) X0,#2100		;0x834
 10019cc:	10 7e e0 3f 	||       LD.W.32 (.XD) G6,*+G7[X0]
 10019d0:	00 6c 00 00 	         MOV.K.32 (.XM) X0,#0		;0x0
 10019d4:	11 64 f0 01 	         ADDK.32 (.XA) G7,#2176		;0x880
 10019d8:	ee 6e 00 ee 	||       MOV.KH.32 (.XM) X0,#30583		;0x7777
 10019dc:	00 60 c0 39 	         ADD.32 (.XA) G4,G4,X0
 10019e0:	e0 5e       	||       RET.16 (.XD) 
	...

01001a00 <core_bench_matrix>:
 1001a00:	00 6c 10 20 	         MOV.K.32 (.XM) X1,#16		;0x10
 1001a04:	fa 6b 50 7c 	         MOV.R.32 (.XM) X5,G6
 1001a08:	ff 65 f0 61 	         ADDK.32 (.XA) G7,#-80		;0xffb0
 1001a0c:	50 7b 50 3e 	||       ST.W.32 (.XD) *+G7[#0],X5
 1001a10:	10 7e 10 7e 	         LD.W.32 (.XD) X1,*+G7[X1]
 1001a14:	00 7e 40 02 	         LD.W.32 (.XD) X4,*X1
 1001a18:	5c 7b 40 3e 	         ST.W.32 (.XD) *-G7[#16],X4
 1001a1c:	50 7e 30 c2 	         LD.W.32 (.XD) X3,*+X1[#3]
 1001a20:	5b 7b 30 fe 	         ST.W.32 (.XD) *-G7[#15],X3
 1001a24:	50 7e 20 42 	         LD.W.32 (.XD) X2,*+X1[#1]
 1001a28:	5b 7b 20 be 	         ST.W.32 (.XD) *-G7[#14],X2
 1001a2c:	50 7e 10 82 	         LD.W.32 (.XD) X1,*+X1[#2]
 1001a30:	00 6c 00 28 	         MOV.K.32 (.XM) X0,#20		;0x14
 1001a34:	5b 7b 10 7e 	||       ST.W.32 (.XD) *-G7[#13],X1
 1001a38:	10 7d 00 3e 	         LD.H.S.32 (.XD) X0,*+G7[X0]
 1001a3c:	5b 7b 00 3e 	         ST.W.32 (.XD) *-G7[#12],X0
 1001a40:	00 7a 00 02 	         CALL.32 (.XD) @(1001a80 <matrix_test>(vliw-0))  ;0x20

01001a44 <.BB2_core_bench_matrix>:
 1001a44:	00 6c 60 30 	         MOV.K.32 (.XM) X6,#24		;0x18
 1001a48:	fb 6b 70 78 	         SXT2.32 (.XM) X7,G4
 1001a4c:	5c 7b 70 3e 	||       ST.W.32 (.XD) *-G7[#16],X7
 1001a50:	91 7d 60 be 	         LD.H.U.32 (.XD) X6,*+G7[X6]
 1001a54:	50 7e e0 3f 	         LD.W.32 (.XD) G6,*+G7[#0]
 1001a58:	5b 7b 60 fe 	         ST.W.32 (.XD) *-G7[#15],X6
 1001a5c:	00 7a 20 c6 	         CALL.32 (.XD) @(1003320 <crc16>(vliw-0))  ;0xc62

01001a60 <.BB3_core_bench_matrix>:
 1001a60:	50 7e e0 3f 	         LD.W.32 (.XD) G6,*+G7[#0]
 1001a64:	00 64 f0 a1 	         ADDK.32 (.XA) G7,#80		;0x50
 1001a68:	fb 6b c0 b9 	||       ZXT2.32 (.XM) G4,G4
 1001a6c:	e0 5e       	||       RET.16 (.XD) 
	...

01001a80 <matrix_test>:
 1001a80:	00 6c 20 40 	         MOV.K.32 (.XM) X2,#32		;0x20
 1001a84:	fa 6b 30 7c 	         MOV.R.32 (.XM) X3,G6
 1001a88:	ff 65 f0 41 	         ADDK.32 (.XA) G7,#-96		;0xffa0
 1001a8c:	51 7b 30 7e 	||       ST.W.32 (.XD) *+G7[#5],X3
 1001a90:	10 7e 20 be 	         LD.W.32 (.XD) X2,*+G7[X2]
 1001a94:	00 6c 10 50 	         MOV.K.32 (.XM) X1,#40		;0x28
 1001a98:	5c 7b 20 3e 	||       ST.W.32 (.XD) *-G7[#16],X2
 1001a9c:	10 7e 10 7e 	         LD.W.32 (.XD) X1,*+G7[X1]
 1001aa0:	00 6c 00 60 	         MOV.K.32 (.XM) X0,#48		;0x30
 1001aa4:	5b 7b 10 fe 	||       ST.W.32 (.XD) *-G7[#15],X1
 1001aa8:	10 7d 00 3e 	         LD.H.S.32 (.XD) X0,*+G7[X0]
 1001aac:	5b 7b 00 be 	         ST.W.32 (.XD) *-G7[#14],X0
 1001ab0:	00 7a 80 33 	         CALL.32 (.XD) @(1002120 <matrix_add_const>(vliw-0))  ;0x338

01001ab4 <.BB2_matrix_test>:
 1001ab4:	00 6c 70 40 	         MOV.K.32 (.XM) X7,#32		;0x20
 1001ab8:	11 7e 70 fe 	||       LD.W.32 (.XD) X7,*+G7[X7]
 1001abc:	00 6c 60 48 	         MOV.K.32 (.XM) X6,#36		;0x24
 1001ac0:	5c 7b 70 3e 	||       ST.W.32 (.XD) *-G7[#16],X7
 1001ac4:	11 7e 60 be 	         LD.W.32 (.XD) X6,*+G7[X6]
 1001ac8:	00 6c 50 50 	         MOV.K.32 (.XM) X5,#40		;0x28
 1001acc:	5b 7b 60 fe 	||       ST.W.32 (.XD) *-G7[#15],X6
 1001ad0:	11 7e 50 7e 	         LD.W.32 (.XD) X5,*+G7[X5]
 1001ad4:	00 6c 40 60 	         MOV.K.32 (.XM) X4,#48		;0x30
 1001ad8:	5b 7b 50 be 	||       ST.W.32 (.XD) *-G7[#14],X5
 1001adc:	11 7d 40 3e 	         LD.H.S.32 (.XD) X4,*+G7[X4]
 1001ae0:	51 7e e0 7f 	         LD.W.32 (.XD) G6,*+G7[#5]
 1001ae4:	5b 7b 40 7e 	         ST.W.32 (.XD) *-G7[#13],X4
 1001ae8:	00 7a c0 27 	         CALL.32 (.XD) @(1001fe0 <matrix_mul_const>(vliw-0))  ;0x27c

01001aec <.BB3_matrix_test>:
 1001aec:	00 6c a0 40 	         MOV.K.32 (.XM) X10,#32		;0x20
 1001af0:	00 6c 80 60 	         MOV.K.32 (.XM) X8,#48		;0x30
 1001af4:	12 7d 80 3e 	||       LD.H.S.32 (.XD) X8,*+G7[X8]
 1001af8:	12 7e a0 be 	         LD.W.32 (.XD) X10,*+G7[X10]
 1001afc:	e0 6d b0 00 	         MOV.K.32 (.XM) X11,#-4096		;0xf000
 1001b00:	ff 6f b0 fe 	         MOV.KH.32 (.XM) X11,#-1		;0xffff
 1001b04:	51 7e e0 7f 	||       LD.W.32 (.XD) G6,*+G7[#5]
 1001b08:	00 6c 90 48 	         MOV.K.32 (.XM) X9,#36		;0x24
 1001b0c:	82 63 80 d0 	         OR.32 (.XA) X8,X8,X11
 1001b10:	5c 7b a0 3e 	||       ST.W.32 (.XD) *-G7[#16],X10
 1001b14:	fb 6b 80 50 	         SXT2.32 (.XM) X8,X8
 1001b18:	51 7b 80 3e 	||       ST.W.32 (.XD) *+G7[#4],X8
 1001b1c:	12 7e 90 7e 	         LD.W.32 (.XD) X9,*+G7[X9]
 1001b20:	5b 7b 90 fe 	         ST.W.32 (.XD) *-G7[#15],X9
 1001b24:	5b 7b 80 be 	         ST.W.32 (.XD) *-G7[#14],X8
 1001b28:	00 7a c0 20 	         CALL.32 (.XD) @(1001f40 <matrix_sum>(vliw-0))  ;0x20c

01001b2c <.BB4_matrix_test>:
 1001b2c:	51 7e e0 7f 	         LD.W.32 (.XD) G6,*+G7[#5]
 1001b30:	fb 6b d0 78 	         SXT2.32 (.XM) X13,G4
 1001b34:	00 6c c0 00 	         MOV.K.32 (.XM) X12,#0		;0x0
 1001b38:	5c 7b d0 3e 	||       ST.W.32 (.XD) *-G7[#16],X13
 1001b3c:	5b 7b c0 fe 	         ST.W.32 (.XD) *-G7[#15],X12
 1001b40:	00 7a 00 bf 	         CALL.32 (.XD) @(1003320 <crc16>(vliw-0))  ;0xbf0

01001b44 <.BB5_matrix_test>:
 1001b44:	00 6c 10 41 	         MOV.K.32 (.XM) X17,#32		;0x20
 1001b48:	51 7e e0 7f 	||       LD.W.32 (.XD) G6,*+G7[#5]
 1001b4c:	50 7b c0 ff 	         ST.W.32 (.XD) *+G7[#3],G4
 1001b50:	14 7e 10 7f 	         LD.W.32 (.XD) X17,*+G7[X17]
 1001b54:	00 6c 00 49 	         MOV.K.32 (.XM) X16,#36		;0x24
 1001b58:	5c 7b 10 3f 	||       ST.W.32 (.XD) *-G7[#16],X17
 1001b5c:	14 7e 00 3f 	         LD.W.32 (.XD) X16,*+G7[X16]
 1001b60:	00 6c f0 50 	         MOV.K.32 (.XM) X15,#40		;0x28
 1001b64:	5b 7b 00 ff 	||       ST.W.32 (.XD) *-G7[#15],X16
 1001b68:	13 7e f0 fe 	         LD.W.32 (.XD) X15,*+G7[X15]
 1001b6c:	00 6c e0 58 	         MOV.K.32 (.XM) X14,#44		;0x2c
 1001b70:	5b 7b f0 be 	||       ST.W.32 (.XD) *-G7[#14],X15
 1001b74:	13 7e e0 be 	         LD.W.32 (.XD) X14,*+G7[X14]
 1001b78:	5b 7b e0 7e 	         ST.W.32 (.XD) *-G7[#13],X14
 1001b7c:	00 7a 20 35 	         CALL.32 (.XD) @(1002220 <matrix_mul_vect>(vliw-0))  ;0x352

01001b80 <.BB6_matrix_test>:
 1001b80:	00 6c 00 40 	         MOV.K.32 (.XM) X0,#32		;0x20
 1001b84:	10 7e 00 3e 	||       LD.W.32 (.XD) X0,*+G7[X0]
 1001b88:	5c 7b 00 3e 	         ST.W.32 (.XD) *-G7[#16],X0
 1001b8c:	00 6c 00 48 	         MOV.K.32 (.XM) X0,#36		;0x24
 1001b90:	10 7e 00 3e 	||       LD.W.32 (.XD) X0,*+G7[X0]
 1001b94:	51 7e d0 3f 	         LD.W.32 (.XD) G5,*+G7[#4]
 1001b98:	51 7e e0 7f 	         LD.W.32 (.XD) G6,*+G7[#5]
 1001b9c:	5b 7b 00 fe 	         ST.W.32 (.XD) *-G7[#15],X0
 1001ba0:	5b 7b d0 bf 	         ST.W.32 (.XD) *-G7[#14],G5
 1001ba4:	00 7a e0 1c 	         CALL.32 (.XD) @(1001f40 <matrix_sum>(vliw-0))  ;0x1ce

01001ba8 <.BB7_matrix_test>:
 1001ba8:	50 7e 00 fe 	         LD.W.32 (.XD) X0,*+G7[#3]
 1001bac:	51 7e e0 7f 	         LD.W.32 (.XD) G6,*+G7[#5]
 1001bb0:	fb 6b 10 78 	         SXT2.32 (.XM) X1,G4
 1001bb4:	5c 7b 10 3e 	||       ST.W.32 (.XD) *-G7[#16],X1
 1001bb8:	fb 6b 00 80 	         ZXT2.32 (.XM) X0,X0
 1001bbc:	5b 7b 00 fe 	||       ST.W.32 (.XD) *-G7[#15],X0
 1001bc0:	00 7a 00 bb 	         CALL.32 (.XD) @(1003320 <crc16>(vliw-0))  ;0xbb0

01001bc4 <.BB8_matrix_test>:
 1001bc4:	00 6c 00 40 	         MOV.K.32 (.XM) X0,#32		;0x20
 1001bc8:	50 7b c0 3f 	||       ST.W.32 (.XD) *+G7[#0],G4
 1001bcc:	10 7e 00 3e 	         LD.W.32 (.XD) X0,*+G7[X0]
 1001bd0:	5c 7b 00 3e 	         ST.W.32 (.XD) *-G7[#16],X0
 1001bd4:	00 6c 00 48 	         MOV.K.32 (.XM) X0,#36		;0x24
 1001bd8:	10 7e 00 3e 	||       LD.W.32 (.XD) X0,*+G7[X0]
 1001bdc:	5b 7b 00 fe 	         ST.W.32 (.XD) *-G7[#15],X0
 1001be0:	00 6c 00 50 	         MOV.K.32 (.XM) X0,#40		;0x28
 1001be4:	10 7e 00 3e 	||       LD.W.32 (.XD) X0,*+G7[X0]
 1001be8:	5b 7b 00 be 	         ST.W.32 (.XD) *-G7[#14],X0
 1001bec:	00 6c 00 58 	         MOV.K.32 (.XM) X0,#44		;0x2c
 1001bf0:	10 7e 00 3e 	||       LD.W.32 (.XD) X0,*+G7[X0]
 1001bf4:	51 7e e0 7f 	         LD.W.32 (.XD) G6,*+G7[#5]
 1001bf8:	5b 7b 00 7e 	         ST.W.32 (.XD) *-G7[#13],X0
 1001bfc:	00 7a 20 3d 	         CALL.32 (.XD) @(10023a0 <matrix_mul_matrix>(vliw-0))  ;0x3d2

01001c00 <.BB9_matrix_test>:
 1001c00:	00 6c 00 40 	         MOV.K.32 (.XM) X0,#32		;0x20
 1001c04:	10 7e 00 3e 	||       LD.W.32 (.XD) X0,*+G7[X0]
 1001c08:	5c 7b 00 3e 	         ST.W.32 (.XD) *-G7[#16],X0
 1001c0c:	00 6c 00 48 	         MOV.K.32 (.XM) X0,#36		;0x24
 1001c10:	10 7e 00 3e 	||       LD.W.32 (.XD) X0,*+G7[X0]
 1001c14:	5b 7b 00 fe 	         ST.W.32 (.XD) *-G7[#15],X0
 1001c18:	51 7e 00 3e 	         LD.W.32 (.XD) X0,*+G7[#4]
 1001c1c:	51 7e e0 7f 	         LD.W.32 (.XD) G6,*+G7[#5]
 1001c20:	5b 7b 00 be 	         ST.W.32 (.XD) *-G7[#14],X0
 1001c24:	00 7a e0 18 	         CALL.32 (.XD) @(1001f40 <matrix_sum>(vliw-0))  ;0x18e

01001c28 <.BB10_matrix_test>:
 1001c28:	50 7e 00 3e 	         LD.W.32 (.XD) X0,*+G7[#0]
 1001c2c:	51 7e e0 7f 	         LD.W.32 (.XD) G6,*+G7[#5]
 1001c30:	fb 6b 10 78 	         SXT2.32 (.XM) X1,G4
 1001c34:	5c 7b 10 3e 	||       ST.W.32 (.XD) *-G7[#16],X1
 1001c38:	fb 6b 00 80 	         ZXT2.32 (.XM) X0,X0
 1001c3c:	5b 7b 00 fe 	||       ST.W.32 (.XD) *-G7[#15],X0
 1001c40:	00 7a 00 b7 	         CALL.32 (.XD) @(1003320 <crc16>(vliw-0))  ;0xb70

01001c44 <.BB11_matrix_test>:
 1001c44:	00 6c 00 40 	         MOV.K.32 (.XM) X0,#32		;0x20
 1001c48:	50 7b c0 7f 	||       ST.W.32 (.XD) *+G7[#1],G4
 1001c4c:	10 7e 00 3e 	         LD.W.32 (.XD) X0,*+G7[X0]
 1001c50:	5c 7b 00 3e 	         ST.W.32 (.XD) *-G7[#16],X0
 1001c54:	00 6c 00 48 	         MOV.K.32 (.XM) X0,#36		;0x24
 1001c58:	10 7e 00 3e 	||       LD.W.32 (.XD) X0,*+G7[X0]
 1001c5c:	5b 7b 00 fe 	         ST.W.32 (.XD) *-G7[#15],X0
 1001c60:	00 6c 00 50 	         MOV.K.32 (.XM) X0,#40		;0x28
 1001c64:	10 7e 00 3e 	||       LD.W.32 (.XD) X0,*+G7[X0]
 1001c68:	5b 7b 00 be 	         ST.W.32 (.XD) *-G7[#14],X0
 1001c6c:	00 6c 00 58 	         MOV.K.32 (.XM) X0,#44		;0x2c
 1001c70:	10 7e 00 3e 	||       LD.W.32 (.XD) X0,*+G7[X0]
 1001c74:	51 7e e0 7f 	         LD.W.32 (.XD) G6,*+G7[#5]
 1001c78:	5b 7b 00 7e 	         ST.W.32 (.XD) *-G7[#13],X0
 1001c7c:	00 7a 20 46 	         CALL.32 (.XD) @(1002540 <matrix_mul_matrix_bitextract>(vliw-0))  ;0x462

01001c80 <.BB12_matrix_test>:
 1001c80:	00 6c 00 40 	         MOV.K.32 (.XM) X0,#32		;0x20
 1001c84:	10 7e 00 3e 	||       LD.W.32 (.XD) X0,*+G7[X0]
 1001c88:	5c 7b 00 3e 	         ST.W.32 (.XD) *-G7[#16],X0
 1001c8c:	00 6c 00 48 	         MOV.K.32 (.XM) X0,#36		;0x24
 1001c90:	10 7e 00 3e 	||       LD.W.32 (.XD) X0,*+G7[X0]
 1001c94:	5b 7b 00 fe 	         ST.W.32 (.XD) *-G7[#15],X0
 1001c98:	51 7e 00 3e 	         LD.W.32 (.XD) X0,*+G7[#4]
 1001c9c:	51 7e e0 7f 	         LD.W.32 (.XD) G6,*+G7[#5]
 1001ca0:	5b 7b 00 be 	         ST.W.32 (.XD) *-G7[#14],X0
 1001ca4:	00 7a e0 14 	         CALL.32 (.XD) @(1001f40 <matrix_sum>(vliw-0))  ;0x14e

01001ca8 <.BB13_matrix_test>:
 1001ca8:	50 7e 00 7e 	         LD.W.32 (.XD) X0,*+G7[#1]
 1001cac:	51 7e e0 7f 	         LD.W.32 (.XD) G6,*+G7[#5]
 1001cb0:	fb 6b 10 78 	         SXT2.32 (.XM) X1,G4
 1001cb4:	5c 7b 10 3e 	||       ST.W.32 (.XD) *-G7[#16],X1
 1001cb8:	fb 6b 00 80 	         ZXT2.32 (.XM) X0,X0
 1001cbc:	5b 7b 00 fe 	||       ST.W.32 (.XD) *-G7[#15],X0
 1001cc0:	00 7a 00 b3 	         CALL.32 (.XD) @(1003320 <crc16>(vliw-0))  ;0xb30

01001cc4 <.BB14_matrix_test>:
 1001cc4:	00 6c 10 40 	         MOV.K.32 (.XM) X1,#32		;0x20
 1001cc8:	51 7e e0 7f 	||       LD.W.32 (.XD) G6,*+G7[#5]
 1001ccc:	50 7b c0 bf 	         ST.W.32 (.XD) *+G7[#2],G4
 1001cd0:	10 7e 10 7e 	         LD.W.32 (.XD) X1,*+G7[X1]
 1001cd4:	00 6c 00 60 	         MOV.K.32 (.XM) X0,#48		;0x30
 1001cd8:	10 7d 00 3e 	||       LD.H.S.32 (.XD) X0,*+G7[X0]
 1001cdc:	5c 7b 10 3e 	         ST.W.32 (.XD) *-G7[#16],X1
 1001ce0:	00 6c 10 50 	         MOV.K.32 (.XM) X1,#40		;0x28
 1001ce4:	10 7e 10 7e 	||       LD.W.32 (.XD) X1,*+G7[X1]
 1001ce8:	fa 63 00 00 	         NEG.32 (.XA) X0,X0
 1001cec:	fb 6b 00 40 	||       SXT2.32 (.XM) X0,X0
 1001cf0:	5b 7b 10 fe 	||       ST.W.32 (.XD) *-G7[#15],X1
 1001cf4:	5b 7b 00 be 	         ST.W.32 (.XD) *-G7[#14],X0
 1001cf8:	00 7a 40 21 	         CALL.32 (.XD) @(1002120 <matrix_add_const>(vliw-0))  ;0x214

01001cfc <.BB15_matrix_test>:
 1001cfc:	50 7e c0 bf 	         LD.W.32 (.XD) G4,*+G7[#2]
 1001d00:	51 7e e0 7f 	         LD.W.32 (.XD) G6,*+G7[#5]
 1001d04:	00 64 f0 c1 	         ADDK.32 (.XA) G7,#96		;0x60
 1001d08:	fb 6b c0 79 	||       SXT2.32 (.XM) G4,G4
 1001d0c:	e0 5e       	||       RET.16 (.XD) 
	...

01001d20 <core_init_matrix>:
 1001d20:	00 6c 60 30 	         MOV.K.32 (.XM) X6,#24		;0x18
 1001d24:	ff 65 f0 61 	         ADDK.32 (.XA) G7,#-80		;0xffb0
 1001d28:	00 6c 50 20 	||       MOV.K.32 (.XM) X5,#16		;0x10
 1001d2c:	11 7e 60 be 	||       LD.W.32 (.XD) X6,*+G7[X6]
 1001d30:	11 7e 50 7e 	         LD.W.32 (.XD) X5,*+G7[X5]
 1001d34:	88 70 80 0d 	         CMPE.32 (.XD) G0,X6,#0
 1001d38:	00 6c 70 02 	         MOV.K.32 (.XM) X7,#1		;0x1
 1001d3c:	68 63 80 71 	         AND.32 (.XA) G0,G0,#1
 1001d40:	28 70 00 0a 	||       CMPG.U.32 (.XD) X0,X5,#0
 1001d44:	fa 6b 41 4e 	   [G0]  MOV.R.32 (.XM) X4,X7
 1001d48:	fa 6b 49 4c 	   [!G0] MOV.R.32 (.XM) X4,X6
 1001d4c:	00 78 4c 02 	|| [!X0] B.32 (.XD) @(1001d94 <.BB15_core_init_matrix+0x4>(vliw-4))  ;0x24

01001d50 <.BB2_core_init_matrix>:
 1001d50:	00 6c d0 00 	         MOV.K.32 (.XM) X13,#0		;0x0

01001d54 <.BB14_core_init_matrix>:
 1001d54:	18 60 d0 5a 	         ADD.32 (.XA) X13,X13,#1
 1001d58:	2b 68 90 5b 	||       MUL.S.L.32 (.XM) G1,X13,X13
 1001d5c:	08 62 90 f3 	         ASL.32 (.XA) G1,G1,#3
 1001d60:	26 70 90 4b 	||       CMPG.U.32 (.XD) G1,X5,G1
 1001d64:	00 78 6a 01 	   [!G1] B.32 (.XD) @(1001d90 <.BB15_core_init_matrix>(vliw-0))  ;0x16

01001d68 <.BB17_core_init_matrix>:
 1001d68:	18 60 d0 5a 	         ADD.32 (.XA) X13,X13,#1
 1001d6c:	2b 68 a0 5b 	||       MUL.S.L.32 (.XM) G2,X13,X13
 1001d70:	08 62 a0 f5 	         ASL.32 (.XA) G2,G2,#3
 1001d74:	26 70 a0 8b 	||       CMPG.U.32 (.XD) G2,X5,G2
 1001d78:	00 78 cb 00 	   [!G2] B.32 (.XD) @(1001d90 <.BB15_core_init_matrix>(vliw-0))  ;0xc
 1001d7c:	18 60 d0 5a 	         ADD.32 (.XA) X13,X13,#1
 1001d80:	2b 68 00 5a 	||       MUL.S.L.32 (.XM) X0,X13,X13
 1001d84:	08 62 00 c0 	         ASL.32 (.XA) X0,X0,#3
 1001d88:	20 70 00 0a 	||       CMPG.U.32 (.XD) X0,X5,X0
 1001d8c:	ff 78 44 fe 	   [X0]  B.32 (.XD) @(1001d54 <.BB14_core_init_matrix>(vliw-0))  ;0xfffe4

01001d90 <.BB15_core_init_matrix>:
 1001d90:	00 78 40 00 	         B.32 (.XD) @(1001d98 <.BB15_core_init_matrix+0x8>(vliw-0))  ;0x4
 1001d94:	00 6c d0 00 	         MOV.K.32 (.XM) X13,#0		;0x0
 1001d98:	00 6c 00 29 	         MOV.K.32 (.XM) X16,#20		;0x14
 1001d9c:	18 61 c0 5b 	         SUB.32 (.XA) G4,X13,#1
 1001da0:	14 7e 00 3f 	||       LD.W.32 (.XD) X16,*+G7[X16]
 1001da4:	2f 68 20 39 	         MUL.S.L.32 (.XM) X18,G4,G4
 1001da8:	08 62 20 65 	         ASL.32 (.XA) X18,X18,#1
 1001dac:	18 61 00 61 	         SUB.32 (.XA) X16,X16,#1
 1001db0:	6f 63 00 21 	         AND.32 (.XA) X16,X16,#-4
 1001db4:	04 60 10 a1 	         ADD.32 (.XA) X17,X16,X18
 1001db8:	28 70 00 38 	||       CMPG.U.32 (.XD) X0,G4,#0
 1001dbc:	19 60 00 21 	         ADD.32 (.XA) X16,X16,#4
 1001dc0:	19 60 10 23 	         ADD.32 (.XA) X17,X17,#4
 1001dc4:	00 78 8c 09 	|| [!X0] B.32 (.XD) @(1001ef4 <.BB12_core_init_matrix+0x1c>(vliw-4))  ;0x98

01001dc8 <.BB7_core_init_matrix>:
 1001dc8:	00 6c 70 02 	         MOV.K.32 (.XM) X7,#1		;0x1
 1001dcc:	00 6c d0 00 	         MOV.K.32 (.XM) X13,#0		;0x0
 1001dd0:	fa 6b b0 60 	         MOV.R.32 (.XM) X11,X16
 1001dd4:	08 62 e0 78 	         ASL.32 (.XA) X14,G4,#1
 1001dd8:	fa 6b a0 62 	||       MOV.R.32 (.XM) X10,X17
 1001ddc:	04 60 90 5c 	         ADD.32 (.XA) X9,X14,X17

01001de0 <.BB8_core_init_matrix>:
 1001de0:	fa 6b c0 4e 	||       MOV.R.32 (.XM) X12,X7
 1001de4:	fa 6b 60 54 	         MOV.R.32 (.XM) X6,X10
 1001de8:	fa 6b 50 56 	         MOV.R.32 (.XM) X5,X11

01001dec <.BB10_core_init_matrix>:
 1001dec:	68 63 00 78 	         AND.32 (.XA) X0,G4,#1
 1001df0:	88 70 00 00 	||       CMPE.32 (.XD) X0,X0,#0
 1001df4:	00 78 44 02 	   [X0]  B.32 (.XD) @(1001e3c <.BB21_core_init_matrix>(vliw-0))  ;0x24

01001df8 <.BB22_core_init_matrix>:
 1001df8:	29 68 00 c8 	         MUL.S.L.32 (.XM) X0,X4,X7
 1001dfc:	18 60 60 94 	         ADD.32 (.XA) X6,X10,#2
 1001e00:	ff 6d 20 fe 	||       MOV.K.32 (.XM) X2,#-1		;0xffff
 1001e04:	00 6e 20 00 	         MOV.KH.32 (.XM) X2,#0		;0x0
 1001e08:	f8 63 10 00 	         ABS.32 (.XA) X1,X0
 1001e0c:	48 70 00 00 	||       CMPL.S.32 (.XD) X0,X0,#0
 1001e10:	60 63 10 82 	         AND.32 (.XA) X1,X1,X2
 1001e14:	fa 63 44 02 	   [X0]  NEG.32 (.XA) X4,X1
 1001e18:	18 60 50 96 	         ADD.32 (.XA) X5,X11,#2
 1001e1c:	fa 6b 4c 42 	|| [!X0] MOV.R.32 (.XM) X4,X1
 1001e20:	01 60 00 c8 	         ADD.32 (.XA) X0,X4,X7
 1001e24:	01 6c 10 fe 	||       MOV.K.32 (.XM) X1,#255		;0xff
 1001e28:	00 60 d0 0f 	         ADD.32 (.XA) G5,X7,X0
 1001e2c:	80 7f 00 14 	||       ST.H.32 (.XD) *X10,X0
 1001e30:	60 63 d0 7b 	         AND.32 (.XA) G5,G5,X1
 1001e34:	18 60 70 4e 	         ADD.32 (.XA) X7,X7,#1
 1001e38:	80 7f d0 17 	||       ST.H.32 (.XD) *X11,G5

01001e3c <.BB21_core_init_matrix>:
 1001e3c:	28 62 f0 78 	         ASR.32 (.XA) X15,G4,#1
 1001e40:	88 70 00 1e 	||       CMPE.32 (.XD) X0,X15,#0
 1001e44:	00 78 a4 04 	   [X0]  B.32 (.XD) @(1001ed8 <.BB12_core_init_matrix>(vliw-0))  ;0x4a

01001e48 <.BB20_core_init_matrix>:
 1001e48:	29 68 10 c8 	         MUL.S.L.32 (.XM) X1,X4,X7
 1001e4c:	ff 6d 00 fe 	         MOV.K.32 (.XM) X0,#-1		;0xffff
 1001e50:	00 6e 00 00 	         MOV.KH.32 (.XM) X0,#0		;0x0
 1001e54:	f8 63 20 02 	         ABS.32 (.XA) X2,X1
 1001e58:	48 70 10 02 	||       CMPL.S.32 (.XD) X1,X1,#0
 1001e5c:	60 63 20 04 	         AND.32 (.XA) X2,X2,X0
 1001e60:	fa 63 45 04 	   [X1]  NEG.32 (.XA) X4,X2
 1001e64:	18 60 00 4e 	         ADD.32 (.XA) X0,X7,#1
 1001e68:	fa 6b 4d 44 	|| [!X1] MOV.R.32 (.XM) X4,X2
 1001e6c:	28 68 10 08 	         MUL.S.L.32 (.XM) X1,X4,X0
 1001e70:	ff 6d 30 fe 	         MOV.K.32 (.XM) X3,#-1		;0xffff
 1001e74:	01 60 80 c8 	         ADD.32 (.XA) X8,X4,X7
 1001e78:	00 6e 30 00 	||       MOV.KH.32 (.XM) X3,#0		;0x0
 1001e7c:	f8 63 20 02 	         ABS.32 (.XA) X2,X1
 1001e80:	48 70 10 02 	||       CMPL.S.32 (.XD) X1,X1,#0
 1001e84:	60 63 20 c4 	         AND.32 (.XA) X2,X2,X3
 1001e88:	fa 63 45 04 	   [X1]  NEG.32 (.XA) X4,X2
 1001e8c:	fa 6b 4d 44 	|| [!X1] MOV.R.32 (.XM) X4,X2
 1001e90:	00 60 20 08 	         ADD.32 (.XA) X2,X4,X0
 1001e94:	01 6c 30 fe 	||       MOV.K.32 (.XM) X3,#255		;0xff
 1001e98:	00 60 10 80 	         ADD.32 (.XA) X1,X0,X2
 1001e9c:	60 63 10 c2 	         AND.32 (.XA) X1,X1,X3
 1001ea0:	02 60 30 0e 	         ADD.32 (.XA) X3,X7,X8
 1001ea4:	01 6c 70 fe 	||       MOV.K.32 (.XM) X7,#255		;0xff
 1001ea8:	80 7f 80 0c 	||       ST.H.32 (.XD) *X6,X8
 1001eac:	61 63 30 c6 	         AND.32 (.XA) X3,X3,X7
 1001eb0:	18 60 60 8c 	         ADD.32 (.XA) X6,X6,#2
 1001eb4:	80 7f 30 0a 	||       ST.H.32 (.XD) *X5,X3
 1001eb8:	18 60 50 8a 	         ADD.32 (.XA) X5,X5,#2
 1001ebc:	80 7f 20 0c 	||       ST.H.32 (.XD) *X6,X2
 1001ec0:	80 7f 10 0a 	         ST.H.32 (.XD) *X5,X1
 1001ec4:	18 60 60 8c 	         ADD.32 (.XA) X6,X6,#2
 1001ec8:	18 60 70 40 	         ADD.32 (.XA) X7,X0,#1
 1001ecc:	82 70 00 4c 	||       CMPE.32 (.XD) X0,X6,X9
 1001ed0:	18 60 50 8a 	         ADD.32 (.XA) X5,X5,#2
 1001ed4:	ff 78 ac fb 	|| [!X0] B.32 (.XD) @(1001e48 <.BB20_core_init_matrix>(vliw-4))  ;0xfffba

01001ed8 <.BB12_core_init_matrix>:
 1001ed8:	03 60 90 92 	         ADD.32 (.XA) X9,X9,X14
 1001edc:	03 60 a0 94 	         ADD.32 (.XA) X10,X10,X14
 1001ee0:	18 60 d0 5a 	         ADD.32 (.XA) X13,X13,#1
 1001ee4:	03 60 b0 96 	         ADD.32 (.XA) X11,X11,X14
 1001ee8:	83 70 00 78 	||       CMPE.32 (.XD) X0,G4,X13
 1001eec:	07 60 70 18 	         ADD.32 (.XA) X7,X12,G4
 1001ef0:	ff 78 8c f7 	|| [!X0] B.32 (.XD) @(1001de0 <.BB8_core_init_matrix>(vliw-4))  ;0xfff78
 1001ef4:	00 6c 00 38 	         MOV.K.32 (.XM) X0,#28		;0x1c
 1001ef8:	10 7e 00 3e 	||       LD.W.32 (.XD) X0,*+G7[X0]
 1001efc:	04 60 10 64 	         ADD.32 (.XA) X1,X18,X17
 1001f00:	18 61 10 42 	         SUB.32 (.XA) X1,X1,#1
 1001f04:	6f 63 10 02 	         AND.32 (.XA) X1,X1,#-4
 1001f08:	50 7b 00 41 	||       ST.W.32 (.XD) *+X0[#1],X16
 1001f0c:	19 60 10 02 	         ADD.32 (.XA) X1,X1,#4
 1001f10:	50 7b 10 81 	||       ST.W.32 (.XD) *+X0[#2],X17
 1001f14:	50 7b 10 c0 	         ST.W.32 (.XD) *+X0[#3],X1
 1001f18:	00 7b c0 01 	         ST.W.32 (.XD) *X0,G4
 1001f1c:	00 64 f0 a1 	         ADDK.32 (.XA) G7,#80		;0x50
 1001f20:	e0 5e       	||       RET.16 (.XD) 
	...

01001f40 <matrix_sum>:
 1001f40:	00 6c b0 20 	         MOV.K.32 (.XM) X11,#16		;0x10
 1001f44:	ff 65 f0 61 	         ADDK.32 (.XA) G7,#-80		;0xffb0
 1001f48:	12 7e b0 fe 	||       LD.W.32 (.XD) X11,*+G7[X11]
 1001f4c:	28 70 00 16 	         CMPG.U.32 (.XD) X0,X11,#0
 1001f50:	00 78 0c 04 	   [!X0] B.32 (.XD) @(1001fd0 <.BB11_matrix_sum+0x4>(vliw-0))  ;0x40

01001f54 <.BB2_matrix_sum>:
 1001f54:	00 6c 70 00 	         MOV.K.32 (.XM) X7,#0		;0x0
 1001f58:	00 6c c0 28 	         MOV.K.32 (.XM) X12,#20		;0x14
 1001f5c:	00 6c 90 00 	         MOV.K.32 (.XM) X9,#0		;0x0
 1001f60:	13 7e c0 3e 	||       LD.W.32 (.XD) X12,*+G7[X12]
 1001f64:	00 6c 80 00 	         MOV.K.32 (.XM) X8,#0		;0x0
 1001f68:	00 6c 40 30 	         MOV.K.32 (.XM) X4,#24		;0x18
 1001f6c:	08 62 e0 96 	         ASL.32 (.XA) X14,X11,#2
 1001f70:	00 6c d0 00 	||       MOV.K.32 (.XM) X13,#0		;0x0
 1001f74:	11 7d 40 3e 	||       LD.H.S.32 (.XD) X4,*+G7[X4]
 1001f78:	03 60 a0 1c 	         ADD.32 (.XA) X10,X14,X12

01001f7c <.BB3_matrix_sum>:
 1001f7c:	fa 6b 50 58 	||       MOV.R.32 (.XM) X5,X12

01001f80 <.BB14_matrix_sum>:
 1001f80:	00 7e 60 0a 	||       LD.W.32 (.XD) X6,*X5
 1001f84:	01 60 70 cc 	         ADD.32 (.XA) X7,X6,X7
 1001f88:	41 70 80 c9 	||       CMPL.S.32 (.XD) G0,X4,X7
 1001f8c:	00 78 89 00 	   [!G0] B.32 (.XD) @(1001f9c <.BB7_matrix_sum+0xc>(vliw-0))  ;0x8

01001f90 <.BB7_matrix_sum>:
 1001f90:	00 6c 70 00 	         MOV.K.32 (.XM) X7,#0		;0x0
 1001f94:	1a 60 80 90 	         ADD.32 (.XA) X8,X8,#10
 1001f98:	00 78 80 00 	||       B.32 (.XD) @(1001fa8 <.BB7_matrix_sum+0x18>(vliw-4))  ;0x8
 1001f9c:	02 70 90 4d 	         CMPG.S.32 (.XD) G1,X6,X9
 1001fa0:	68 63 90 73 	         AND.32 (.XA) G1,G1,#1
 1001fa4:	06 60 80 50 	         ADD.32 (.XA) X8,X8,G1
 1001fa8:	19 60 50 0a 	         ADD.32 (.XA) X5,X5,#4
 1001fac:	82 70 a0 8b 	||       CMPE.32 (.XD) G2,X5,X10
 1001fb0:	fa 6b 90 4c 	         MOV.R.32 (.XM) X9,X6
 1001fb4:	ff 78 6b fe 	|| [!G2] B.32 (.XD) @(1001f80 <.BB14_matrix_sum>(vliw-4))  ;0xfffe6

01001fb8 <.BB10_matrix_sum>:
 1001fb8:	18 60 d0 5a 	         ADD.32 (.XA) X13,X13,#1
 1001fbc:	03 60 a0 94 	         ADD.32 (.XA) X10,X10,X14
 1001fc0:	83 70 00 56 	||       CMPE.32 (.XD) X0,X11,X13
 1001fc4:	03 60 c0 98 	         ADD.32 (.XA) X12,X12,X14
 1001fc8:	ff 78 ac fd 	|| [!X0] B.32 (.XD) @(1001f7c <.BB3_matrix_sum>(vliw-4))  ;0xfffda

01001fcc <.BB11_matrix_sum>:
 1001fcc:	00 78 40 00 	         B.32 (.XD) @(1001fd4 <.BB11_matrix_sum+0x8>(vliw-0))  ;0x4
 1001fd0:	00 6c 80 00 	         MOV.K.32 (.XM) X8,#0		;0x0
 1001fd4:	00 64 f0 a1 	         ADDK.32 (.XA) G7,#80		;0x50
 1001fd8:	fb 6b c0 51 	||       SXT2.32 (.XM) G4,X8
 1001fdc:	e0 5e       	||       RET.16 (.XD) 
	...

01001fe0 <matrix_mul_const>:
 1001fe0:	00 6c 80 20 	         MOV.K.32 (.XM) X8,#16		;0x10
 1001fe4:	ff 65 f0 61 	         ADDK.32 (.XA) G7,#-80		;0xffb0
 1001fe8:	12 7e 80 3e 	||       LD.W.32 (.XD) X8,*+G7[X8]
 1001fec:	28 70 00 10 	         CMPG.U.32 (.XD) X0,X8,#0
 1001ff0:	00 78 8c 08 	   [!X0] B.32 (.XD) @(1002100 <.BB10_matrix_mul_const+0x18>(vliw-0))  ;0x88

01001ff4 <.BB2_matrix_mul_const>:
 1001ff4:	00 6c a0 30 	         MOV.K.32 (.XM) X10,#24		;0x18
 1001ff8:	00 6c 90 28 	         MOV.K.32 (.XM) X9,#20		;0x14
 1001ffc:	12 7e a0 be 	||       LD.W.32 (.XD) X10,*+G7[X10]
 1002000:	00 6c 40 38 	         MOV.K.32 (.XM) X4,#28		;0x1c
 1002004:	08 62 d0 90 	         ASL.32 (.XA) X13,X8,#2
 1002008:	08 62 e0 50 	         ASL.32 (.XA) X14,X8,#1
 100200c:	11 7d 40 3e 	||       LD.H.S.32 (.XD) X4,*+G7[X4]
 1002010:	00 6c c0 00 	         MOV.K.32 (.XM) X12,#0		;0x0
 1002014:	12 7e 90 7e 	||       LD.W.32 (.XD) X9,*+G7[X9]
 1002018:	02 60 70 9c 	         ADD.32 (.XA) X7,X14,X10
 100201c:	68 63 b0 d0 	         AND.32 (.XA) X11,X8,#3
 1002020:	fa 6b 60 52 	||       MOV.R.32 (.XM) X6,X9
 1002024:	88 70 80 17 	||       CMPE.32 (.XD) G0,X11,#0
 1002028:	fa 6b 50 54 	         MOV.R.32 (.XM) X5,X10
 100202c:	00 78 c1 02 	|| [G0]  B.32 (.XD) @(1002084 <.BB12_matrix_mul_const>(vliw-4))  ;0x2c

01002030 <.BB13_matrix_mul_const>:
 1002030:	00 7d a0 15 	         LD.H.S.32 (.XD) G2,*X10
 1002034:	18 61 b0 56 	         SUB.32 (.XA) X11,X11,#1
 1002038:	29 68 a0 35 	||       MUL.S.L.32 (.XM) G2,G2,X4
 100203c:	88 70 90 17 	||       CMPE.32 (.XD) G1,X11,#0
 1002040:	18 60 50 94 	         ADD.32 (.XA) X5,X10,#2
 1002044:	00 7b a0 13 	||       ST.W.32 (.XD) *X9,G2
 1002048:	19 60 60 12 	         ADD.32 (.XA) X6,X9,#4
 100204c:	00 78 c2 01 	|| [G1]  B.32 (.XD) @(1002084 <.BB12_matrix_mul_const>(vliw-4))  ;0x1c

01002050 <.BB14_matrix_mul_const>:
 1002050:	00 7d c0 0b 	         LD.H.S.32 (.XD) G4,*X5
 1002054:	18 61 00 56 	         SUB.32 (.XA) X0,X11,#1
 1002058:	29 68 c0 39 	||       MUL.S.L.32 (.XM) G4,G4,X4
 100205c:	88 70 00 00 	||       CMPE.32 (.XD) X0,X0,#0
 1002060:	18 60 50 8a 	         ADD.32 (.XA) X5,X5,#2
 1002064:	00 7b c0 0d 	||       ST.W.32 (.XD) *X6,G4
 1002068:	19 60 60 0c 	         ADD.32 (.XA) X6,X6,#4
 100206c:	00 78 c4 00 	|| [X0]  B.32 (.XD) @(1002084 <.BB12_matrix_mul_const>(vliw-4))  ;0xc

01002070 <.BB15_matrix_mul_const>:
 1002070:	00 7d d0 0b 	         LD.H.S.32 (.XD) G5,*X5
 1002074:	29 68 d0 3b 	         MUL.S.L.32 (.XM) G5,G5,X4
 1002078:	18 60 50 8a 	         ADD.32 (.XA) X5,X5,#2
 100207c:	00 7b d0 0d 	||       ST.W.32 (.XD) *X6,G5
 1002080:	19 60 60 0c 	         ADD.32 (.XA) X6,X6,#4

01002084 <.BB12_matrix_mul_const>:
 1002084:	28 62 b0 90 	         ASR.32 (.XA) X11,X8,#2
 1002088:	88 70 00 16 	||       CMPE.32 (.XD) X0,X11,#0
 100208c:	00 78 e4 02 	   [X0]  B.32 (.XD) @(10020e8 <.BB10_matrix_mul_const>(vliw-0))  ;0x2e

01002090 <.BB11_matrix_mul_const>:
 1002090:	00 7d 00 0a 	         LD.H.S.32 (.XD) X0,*X5
 1002094:	29 68 00 00 	         MUL.S.L.32 (.XM) X0,X0,X4
 1002098:	18 60 50 8a 	         ADD.32 (.XA) X5,X5,#2
 100209c:	00 7b 00 0c 	||       ST.W.32 (.XD) *X6,X0
 10020a0:	00 7d 00 0a 	         LD.H.S.32 (.XD) X0,*X5
 10020a4:	29 68 00 00 	         MUL.S.L.32 (.XM) X0,X0,X4
 10020a8:	19 60 60 0c 	         ADD.32 (.XA) X6,X6,#4
 10020ac:	18 60 50 8a 	         ADD.32 (.XA) X5,X5,#2
 10020b0:	00 7b 00 0c 	||       ST.W.32 (.XD) *X6,X0
 10020b4:	00 7d 00 0a 	         LD.H.S.32 (.XD) X0,*X5
 10020b8:	29 68 00 00 	         MUL.S.L.32 (.XM) X0,X0,X4
 10020bc:	19 60 60 0c 	         ADD.32 (.XA) X6,X6,#4
 10020c0:	18 60 50 8a 	         ADD.32 (.XA) X5,X5,#2
 10020c4:	00 7b 00 0c 	||       ST.W.32 (.XD) *X6,X0
 10020c8:	00 7d 00 0a 	         LD.H.S.32 (.XD) X0,*X5
 10020cc:	29 68 00 00 	         MUL.S.L.32 (.XM) X0,X0,X4
 10020d0:	19 60 60 0c 	         ADD.32 (.XA) X6,X6,#4
 10020d4:	18 60 50 8a 	         ADD.32 (.XA) X5,X5,#2
 10020d8:	00 7b 00 0c 	||       ST.W.32 (.XD) *X6,X0
 10020dc:	81 70 00 ca 	         CMPE.32 (.XD) X0,X5,X7
 10020e0:	19 60 60 0c 	         ADD.32 (.XA) X6,X6,#4
 10020e4:	ff 78 6c fd 	|| [!X0] B.32 (.XD) @(1002090 <.BB11_matrix_mul_const>(vliw-4))  ;0xfffd6

010020e8 <.BB10_matrix_mul_const>:
 10020e8:	03 60 70 8e 	         ADD.32 (.XA) X7,X7,X14
 10020ec:	18 60 c0 58 	         ADD.32 (.XA) X12,X12,#1
 10020f0:	03 60 a0 94 	         ADD.32 (.XA) X10,X10,X14
 10020f4:	83 70 00 10 	||       CMPE.32 (.XD) X0,X8,X12
 10020f8:	02 60 90 5a 	         ADD.32 (.XA) X9,X13,X9
 10020fc:	ff 78 0c f9 	|| [!X0] B.32 (.XD) @(100201c <.BB2_matrix_mul_const+0x28>(vliw-4))  ;0xfff90
 1002100:	00 64 f0 a1 	         ADDK.32 (.XA) G7,#80		;0x50
 1002104:	e0 5e       	||       RET.16 (.XD) 
	...

01002120 <matrix_add_const>:
 1002120:	00 6c 70 20 	         MOV.K.32 (.XM) X7,#16		;0x10
 1002124:	ff 65 f0 61 	         ADDK.32 (.XA) G7,#-80		;0xffb0
 1002128:	11 7e 70 fe 	||       LD.W.32 (.XD) X7,*+G7[X7]
 100212c:	28 70 00 0e 	         CMPG.U.32 (.XD) X0,X7,#0
 1002130:	00 78 0c 07 	   [!X0] B.32 (.XD) @(1002210 <.BB10_matrix_add_const+0x14>(vliw-0))  ;0x70

01002134 <.BB2_matrix_add_const>:
 1002134:	00 6c 80 28 	         MOV.K.32 (.XM) X8,#20		;0x14
 1002138:	12 7e 80 3e 	||       LD.W.32 (.XD) X8,*+G7[X8]
 100213c:	00 6c 40 30 	         MOV.K.32 (.XM) X4,#24		;0x18
 1002140:	08 62 b0 4e 	         ASL.32 (.XA) X11,X7,#1
 1002144:	00 6c a0 00 	||       MOV.K.32 (.XM) X10,#0		;0x0
 1002148:	11 7d 40 3e 	||       LD.H.S.32 (.XD) X4,*+G7[X4]
 100214c:	02 60 60 16 	         ADD.32 (.XA) X6,X11,X8
 1002150:	68 63 90 ce 	         AND.32 (.XA) X9,X7,#3
 1002154:	88 70 80 13 	||       CMPE.32 (.XD) G0,X9,#0
 1002158:	fa 6b 50 50 	         MOV.R.32 (.XM) X5,X8
 100215c:	00 78 61 02 	|| [G0]  B.32 (.XD) @(10021a8 <.BB12_matrix_add_const>(vliw-4))  ;0x26

01002160 <.BB13_matrix_add_const>:
 1002160:	00 7d a0 11 	         LD.H.S.32 (.XD) G2,*X8
 1002164:	18 61 90 52 	         SUB.32 (.XA) X9,X9,#1
 1002168:	88 70 90 13 	||       CMPE.32 (.XD) G1,X9,#0
 100216c:	01 60 a0 35 	         ADD.32 (.XA) G2,G2,X4
 1002170:	80 7f a0 11 	||       ST.H.32 (.XD) *X8,G2
 1002174:	18 60 50 90 	         ADD.32 (.XA) X5,X8,#2
 1002178:	00 78 82 01 	|| [G1]  B.32 (.XD) @(10021a8 <.BB12_matrix_add_const>(vliw-4))  ;0x18

0100217c <.BB14_matrix_add_const>:
 100217c:	00 7d c0 0b 	         LD.H.S.32 (.XD) G4,*X5
 1002180:	18 61 00 52 	         SUB.32 (.XA) X0,X9,#1
 1002184:	88 70 00 00 	||       CMPE.32 (.XD) X0,X0,#0
 1002188:	01 60 c0 39 	         ADD.32 (.XA) G4,G4,X4
 100218c:	80 7f c0 0b 	||       ST.H.32 (.XD) *X5,G4
 1002190:	18 60 50 8a 	         ADD.32 (.XA) X5,X5,#2
 1002194:	00 78 a4 00 	|| [X0]  B.32 (.XD) @(10021a8 <.BB12_matrix_add_const>(vliw-4))  ;0xa

01002198 <.BB15_matrix_add_const>:
 1002198:	00 7d d0 0b 	         LD.H.S.32 (.XD) G5,*X5
 100219c:	01 60 d0 3b 	         ADD.32 (.XA) G5,G5,X4
 10021a0:	80 7f d0 0b 	||       ST.H.32 (.XD) *X5,G5
 10021a4:	18 60 50 8a 	         ADD.32 (.XA) X5,X5,#2

010021a8 <.BB12_matrix_add_const>:
 10021a8:	28 62 90 8e 	         ASR.32 (.XA) X9,X7,#2
 10021ac:	88 70 00 12 	||       CMPE.32 (.XD) X0,X9,#0
 10021b0:	00 78 64 02 	   [X0]  B.32 (.XD) @(10021fc <.BB10_matrix_add_const>(vliw-0))  ;0x26

010021b4 <.BB11_matrix_add_const>:
 10021b4:	00 7d 10 0a 	         LD.H.S.32 (.XD) X1,*X5
 10021b8:	01 60 10 02 	         ADD.32 (.XA) X1,X1,X4
 10021bc:	18 60 00 8a 	         ADD.32 (.XA) X0,X5,#2
 10021c0:	80 7f 10 0a 	||       ST.H.32 (.XD) *X5,X1
 10021c4:	00 7d 10 00 	         LD.H.S.32 (.XD) X1,*X0
 10021c8:	01 60 10 02 	         ADD.32 (.XA) X1,X1,X4
 10021cc:	18 60 50 80 	         ADD.32 (.XA) X5,X0,#2
 10021d0:	80 7f 10 00 	||       ST.H.32 (.XD) *X0,X1
 10021d4:	00 7d 00 0a 	         LD.H.S.32 (.XD) X0,*X5
 10021d8:	01 60 00 00 	         ADD.32 (.XA) X0,X0,X4
 10021dc:	80 7f 00 0a 	||       ST.H.32 (.XD) *X5,X0
 10021e0:	18 60 50 8a 	         ADD.32 (.XA) X5,X5,#2
 10021e4:	00 7d 00 0a 	||       LD.H.S.32 (.XD) X0,*X5
 10021e8:	01 60 00 00 	         ADD.32 (.XA) X0,X0,X4
 10021ec:	80 7f 00 0a 	||       ST.H.32 (.XD) *X5,X0
 10021f0:	18 60 50 8a 	         ADD.32 (.XA) X5,X5,#2
 10021f4:	81 70 00 8a 	||       CMPE.32 (.XD) X0,X5,X6
 10021f8:	ff 78 ec fd 	   [!X0] B.32 (.XD) @(10021b4 <.BB11_matrix_add_const>(vliw-0))  ;0xfffde

010021fc <.BB10_matrix_add_const>:
 10021fc:	18 60 a0 54 	         ADD.32 (.XA) X10,X10,#1
 1002200:	02 60 60 cc 	         ADD.32 (.XA) X6,X6,X11
 1002204:	82 70 00 8e 	||       CMPE.32 (.XD) X0,X7,X10
 1002208:	02 60 80 d0 	         ADD.32 (.XA) X8,X8,X11
 100220c:	ff 78 2c fa 	|| [!X0] B.32 (.XD) @(1002150 <.BB2_matrix_add_const+0x1c>(vliw-4))  ;0xfffa2
 1002210:	00 64 f0 a1 	         ADDK.32 (.XA) G7,#80		;0x50
 1002214:	e0 5e       	||       RET.16 (.XD) 
	...

01002220 <matrix_mul_vect>:
 1002220:	00 6c a0 00 	         MOV.K.32 (.XM) X10,#0		;0x0
 1002224:	ff 65 f0 81 	         ADDK.32 (.XA) G7,#-64		;0xffc0
 1002228:	12 7e a0 be 	||       LD.W.32 (.XD) X10,*+G7[X10]
 100222c:	28 70 00 14 	         CMPG.U.32 (.XD) X0,X10,#0
 1002230:	00 78 6c 0a 	   [!X0] B.32 (.XD) @(100237c <.BB10_matrix_mul_vect+0x10>(vliw-0))  ;0xa6

01002234 <.BB2_matrix_mul_vect>:
 1002234:	00 6c 70 08 	         MOV.K.32 (.XM) X7,#4		;0x4
 1002238:	00 6c b0 18 	         MOV.K.32 (.XM) X11,#12		;0xc
 100223c:	12 7e b0 fe 	||       LD.W.32 (.XD) X11,*+G7[X11]
 1002240:	11 7e 70 fe 	         LD.W.32 (.XD) X7,*+G7[X7]
 1002244:	08 62 e0 94 	         ASL.32 (.XA) X14,X10,#2
 1002248:	08 62 d0 54 	         ASL.32 (.XA) X13,X10,#1
 100224c:	00 6c 90 10 	||       MOV.K.32 (.XM) X9,#8		;0x8
 1002250:	02 60 80 da 	         ADD.32 (.XA) X8,X13,X11
 1002254:	12 7e 90 7e 	||       LD.W.32 (.XD) X9,*+G7[X9]
 1002258:	03 60 e0 8e 	         ADD.32 (.XA) X14,X7,X14
 100225c:	00 6c 90 01 	||       MOV.K.32 (.XM) G1,#0		;0x0
 1002260:	fa 6b 60 52 	         MOV.R.32 (.XM) X6,X9
 1002264:	00 7b 90 0f 	||       ST.W.32 (.XD) *X7,G1
 1002268:	68 63 c0 d4 	         AND.32 (.XA) X12,X10,#3
 100226c:	fa 6b 40 56 	||       MOV.R.32 (.XM) X4,X11
 1002270:	88 70 80 19 	||       CMPE.32 (.XD) G0,X12,#0
 1002274:	00 6c 50 00 	         MOV.K.32 (.XM) X5,#0		;0x0
 1002278:	00 78 81 03 	|| [G0]  B.32 (.XD) @(10022e8 <.BB12_matrix_mul_vect>(vliw-4))  ;0x38

0100227c <.BB13_matrix_mul_vect>:
 100227c:	00 7d d0 13 	         LD.H.S.32 (.XD) G5,*X9
 1002280:	00 7d c0 17 	         LD.H.S.32 (.XD) G4,*X11
 1002284:	2f 68 c0 79 	         MUL.S.L.32 (.XM) G4,G4,G5
 1002288:	18 61 c0 58 	         SUB.32 (.XA) X12,X12,#1
 100228c:	88 70 a0 19 	||       CMPE.32 (.XD) G2,X12,#0
 1002290:	07 60 50 0a 	         ADD.32 (.XA) X5,X5,G4
 1002294:	18 60 40 96 	         ADD.32 (.XA) X4,X11,#2
 1002298:	00 7b 50 0e 	||       ST.W.32 (.XD) *X7,X5
 100229c:	18 60 60 92 	         ADD.32 (.XA) X6,X9,#2
 10022a0:	00 78 43 02 	|| [G2]  B.32 (.XD) @(10022e8 <.BB12_matrix_mul_vect>(vliw-4))  ;0x24

010022a4 <.BB14_matrix_mul_vect>:
 10022a4:	00 7d 10 0c 	         LD.H.S.32 (.XD) X1,*X6
 10022a8:	00 7d 00 08 	         LD.H.S.32 (.XD) X0,*X4
 10022ac:	28 68 00 40 	         MUL.S.L.32 (.XM) X0,X0,X1
 10022b0:	00 60 50 0a 	         ADD.32 (.XA) X5,X5,X0
 10022b4:	00 7b 50 0e 	||       ST.W.32 (.XD) *X7,X5
 10022b8:	18 61 00 58 	         SUB.32 (.XA) X0,X12,#1
 10022bc:	18 60 40 88 	         ADD.32 (.XA) X4,X4,#2
 10022c0:	88 70 00 00 	||       CMPE.32 (.XD) X0,X0,#0
 10022c4:	18 60 60 8c 	         ADD.32 (.XA) X6,X6,#2
 10022c8:	00 78 04 01 	|| [X0]  B.32 (.XD) @(10022e8 <.BB12_matrix_mul_vect>(vliw-4))  ;0x10

010022cc <.BB15_matrix_mul_vect>:
 10022cc:	00 7d 10 0c 	         LD.H.S.32 (.XD) X1,*X6
 10022d0:	00 7d 00 08 	         LD.H.S.32 (.XD) X0,*X4
 10022d4:	28 68 00 40 	         MUL.S.L.32 (.XM) X0,X0,X1
 10022d8:	18 60 40 88 	         ADD.32 (.XA) X4,X4,#2
 10022dc:	00 60 50 0a 	         ADD.32 (.XA) X5,X5,X0
 10022e0:	18 60 60 8c 	         ADD.32 (.XA) X6,X6,#2
 10022e4:	00 7b 50 0e 	||       ST.W.32 (.XD) *X7,X5

010022e8 <.BB12_matrix_mul_vect>:
 10022e8:	28 62 c0 94 	         ASR.32 (.XA) X12,X10,#2
 10022ec:	88 70 00 18 	||       CMPE.32 (.XD) X0,X12,#0
 10022f0:	00 78 e4 03 	   [X0]  B.32 (.XD) @(100236c <.BB10_matrix_mul_vect>(vliw-0))  ;0x3e

010022f4 <.BB11_matrix_mul_vect>:
 10022f4:	00 7d 10 0c 	         LD.H.S.32 (.XD) X1,*X6
 10022f8:	00 7d 00 08 	         LD.H.S.32 (.XD) X0,*X4
 10022fc:	28 68 00 40 	         MUL.S.L.32 (.XM) X0,X0,X1
 1002300:	00 60 50 0a 	         ADD.32 (.XA) X5,X5,X0
 1002304:	18 60 60 8c 	         ADD.32 (.XA) X6,X6,#2
 1002308:	00 7b 50 0e 	||       ST.W.32 (.XD) *X7,X5
 100230c:	18 60 40 88 	         ADD.32 (.XA) X4,X4,#2
 1002310:	00 7d 10 0c 	||       LD.H.S.32 (.XD) X1,*X6
 1002314:	00 7d 00 08 	         LD.H.S.32 (.XD) X0,*X4
 1002318:	28 68 00 40 	         MUL.S.L.32 (.XM) X0,X0,X1
 100231c:	00 60 50 0a 	         ADD.32 (.XA) X5,X5,X0
 1002320:	18 60 60 8c 	         ADD.32 (.XA) X6,X6,#2
 1002324:	00 7b 50 0e 	||       ST.W.32 (.XD) *X7,X5
 1002328:	18 60 40 88 	         ADD.32 (.XA) X4,X4,#2
 100232c:	00 7d 10 0c 	||       LD.H.S.32 (.XD) X1,*X6
 1002330:	00 7d 00 08 	         LD.H.S.32 (.XD) X0,*X4
 1002334:	28 68 00 40 	         MUL.S.L.32 (.XM) X0,X0,X1
 1002338:	00 60 50 0a 	         ADD.32 (.XA) X5,X5,X0
 100233c:	18 60 60 8c 	         ADD.32 (.XA) X6,X6,#2
 1002340:	00 7b 50 0e 	||       ST.W.32 (.XD) *X7,X5
 1002344:	18 60 40 88 	         ADD.32 (.XA) X4,X4,#2
 1002348:	00 7d 10 0c 	||       LD.H.S.32 (.XD) X1,*X6
 100234c:	00 7d 00 08 	         LD.H.S.32 (.XD) X0,*X4
 1002350:	28 68 00 40 	         MUL.S.L.32 (.XM) X0,X0,X1
 1002354:	18 60 40 88 	         ADD.32 (.XA) X4,X4,#2
 1002358:	00 60 50 0a 	         ADD.32 (.XA) X5,X5,X0
 100235c:	82 70 00 08 	||       CMPE.32 (.XD) X0,X4,X8
 1002360:	00 7b 50 0e 	         ST.W.32 (.XD) *X7,X5
 1002364:	18 60 60 8c 	         ADD.32 (.XA) X6,X6,#2
 1002368:	ff 78 6c fc 	|| [!X0] B.32 (.XD) @(10022f4 <.BB11_matrix_mul_vect>(vliw-4))  ;0xfffc6

0100236c <.BB10_matrix_mul_vect>:
 100236c:	19 60 70 0e 	         ADD.32 (.XA) X7,X7,#4
 1002370:	83 70 00 8e 	||       CMPE.32 (.XD) X0,X7,X14
 1002374:	03 60 90 52 	         ADD.32 (.XA) X9,X9,X13
 1002378:	ff 78 2c f7 	|| [!X0] B.32 (.XD) @(100225c <.BB2_matrix_mul_vect+0x28>(vliw-4))  ;0xfff72
 100237c:	00 64 f0 81 	         ADDK.32 (.XA) G7,#64		;0x40
 1002380:	e0 5e       	||       RET.16 (.XD) 
	...

010023a0 <matrix_mul_matrix>:
 10023a0:	00 6c b0 20 	         MOV.K.32 (.XM) X11,#16		;0x10
 10023a4:	ff 65 f0 61 	         ADDK.32 (.XA) G7,#-80		;0xffb0
 10023a8:	12 7e b0 fe 	||       LD.W.32 (.XD) X11,*+G7[X11]
 10023ac:	28 70 00 16 	         CMPG.U.32 (.XD) X0,X11,#0
 10023b0:	00 78 ac 0b 	   [!X0] B.32 (.XD) @(1002524 <.BB10_matrix_mul_matrix+0x1c>(vliw-0))  ;0xba

010023b4 <.BB2_matrix_mul_matrix>:
 10023b4:	00 6c 00 29 	         MOV.K.32 (.XM) X16,#20		;0x14
 10023b8:	00 6c d0 30 	         MOV.K.32 (.XM) X13,#24		;0x18
 10023bc:	13 7e d0 7e 	||       LD.W.32 (.XD) X13,*+G7[X13]
 10023c0:	14 7e 00 3f 	         LD.W.32 (.XD) X16,*+G7[X16]
 10023c4:	08 62 20 97 	         ASL.32 (.XA) X18,X11,#2
 10023c8:	08 62 80 56 	         ASL.32 (.XA) X8,X11,#1
 10023cc:	00 6c f0 38 	||       MOV.K.32 (.XM) X15,#28		;0x1c
 10023d0:	03 60 90 50 	         ADD.32 (.XA) X9,X8,X13
 10023d4:	00 6c 10 01 	||       MOV.K.32 (.XM) X17,#0		;0x0
 10023d8:	13 7e f0 fe 	||       LD.W.32 (.XD) X15,*+G7[X15]
 10023dc:	04 60 e0 24 	         ADD.32 (.XA) X14,X18,X16
 10023e0:	fa 6b 70 60 	||       MOV.R.32 (.XM) X7,X16
 10023e4:	fa 6b a0 5e 	         MOV.R.32 (.XM) X10,X15
 10023e8:	00 6c 90 01 	         MOV.K.32 (.XM) G1,#0		;0x0
 10023ec:	fa 6b 60 54 	         MOV.R.32 (.XM) X6,X10
 10023f0:	00 7b 90 0f 	||       ST.W.32 (.XD) *X7,G1
 10023f4:	68 63 c0 d6 	         AND.32 (.XA) X12,X11,#3
 10023f8:	fa 6b 50 5a 	||       MOV.R.32 (.XM) X5,X13
 10023fc:	88 70 80 19 	||       CMPE.32 (.XD) G0,X12,#0
 1002400:	00 6c 40 00 	         MOV.K.32 (.XM) X4,#0		;0x0
 1002404:	00 78 81 03 	|| [G0]  B.32 (.XD) @(1002474 <.BB15_matrix_mul_matrix>(vliw-4))  ;0x38

01002408 <.BB16_matrix_mul_matrix>:
 1002408:	00 7d d0 15 	         LD.H.S.32 (.XD) G5,*X10
 100240c:	00 7d c0 1b 	         LD.H.S.32 (.XD) G4,*X13
 1002410:	2f 68 c0 79 	         MUL.S.L.32 (.XM) G4,G4,G5
 1002414:	18 61 c0 58 	         SUB.32 (.XA) X12,X12,#1
 1002418:	88 70 a0 19 	||       CMPE.32 (.XD) G2,X12,#0
 100241c:	07 60 40 08 	         ADD.32 (.XA) X4,X4,G4
 1002420:	02 60 60 14 	         ADD.32 (.XA) X6,X10,X8
 1002424:	00 7b 40 0e 	||       ST.W.32 (.XD) *X7,X4
 1002428:	18 60 50 9a 	         ADD.32 (.XA) X5,X13,#2
 100242c:	00 78 43 02 	|| [G2]  B.32 (.XD) @(1002474 <.BB15_matrix_mul_matrix>(vliw-4))  ;0x24

01002430 <.BB17_matrix_mul_matrix>:
 1002430:	00 7d 10 0c 	         LD.H.S.32 (.XD) X1,*X6
 1002434:	00 7d 00 0a 	         LD.H.S.32 (.XD) X0,*X5
 1002438:	28 68 00 40 	         MUL.S.L.32 (.XM) X0,X0,X1
 100243c:	00 60 40 08 	         ADD.32 (.XA) X4,X4,X0
 1002440:	00 7b 40 0e 	||       ST.W.32 (.XD) *X7,X4
 1002444:	18 61 00 58 	         SUB.32 (.XA) X0,X12,#1
 1002448:	02 60 60 0c 	         ADD.32 (.XA) X6,X6,X8
 100244c:	88 70 00 00 	||       CMPE.32 (.XD) X0,X0,#0
 1002450:	18 60 50 8a 	         ADD.32 (.XA) X5,X5,#2
 1002454:	00 78 04 01 	|| [X0]  B.32 (.XD) @(1002474 <.BB15_matrix_mul_matrix>(vliw-4))  ;0x10

01002458 <.BB18_matrix_mul_matrix>:
 1002458:	00 7d 10 0c 	         LD.H.S.32 (.XD) X1,*X6
 100245c:	00 7d 00 0a 	         LD.H.S.32 (.XD) X0,*X5
 1002460:	28 68 00 40 	         MUL.S.L.32 (.XM) X0,X0,X1
 1002464:	02 60 60 0c 	         ADD.32 (.XA) X6,X6,X8
 1002468:	00 60 40 08 	         ADD.32 (.XA) X4,X4,X0
 100246c:	18 60 50 8a 	         ADD.32 (.XA) X5,X5,#2
 1002470:	00 7b 40 0e 	||       ST.W.32 (.XD) *X7,X4

01002474 <.BB15_matrix_mul_matrix>:
 1002474:	28 62 c0 96 	         ASR.32 (.XA) X12,X11,#2
 1002478:	88 70 00 18 	||       CMPE.32 (.XD) X0,X12,#0
 100247c:	00 78 e4 03 	   [X0]  B.32 (.XD) @(10024f8 <.BB13_matrix_mul_matrix>(vliw-0))  ;0x3e

01002480 <.BB14_matrix_mul_matrix>:
 1002480:	00 7d 10 0c 	         LD.H.S.32 (.XD) X1,*X6
 1002484:	00 7d 00 0a 	         LD.H.S.32 (.XD) X0,*X5
 1002488:	28 68 00 40 	         MUL.S.L.32 (.XM) X0,X0,X1
 100248c:	00 60 40 08 	         ADD.32 (.XA) X4,X4,X0
 1002490:	02 60 60 0c 	         ADD.32 (.XA) X6,X6,X8
 1002494:	00 7b 40 0e 	||       ST.W.32 (.XD) *X7,X4
 1002498:	18 60 50 8a 	         ADD.32 (.XA) X5,X5,#2
 100249c:	00 7d 10 0c 	||       LD.H.S.32 (.XD) X1,*X6
 10024a0:	00 7d 00 0a 	         LD.H.S.32 (.XD) X0,*X5
 10024a4:	28 68 00 40 	         MUL.S.L.32 (.XM) X0,X0,X1
 10024a8:	00 60 40 08 	         ADD.32 (.XA) X4,X4,X0
 10024ac:	02 60 60 0c 	         ADD.32 (.XA) X6,X6,X8
 10024b0:	00 7b 40 0e 	||       ST.W.32 (.XD) *X7,X4
 10024b4:	18 60 50 8a 	         ADD.32 (.XA) X5,X5,#2
 10024b8:	00 7d 10 0c 	||       LD.H.S.32 (.XD) X1,*X6
 10024bc:	00 7d 00 0a 	         LD.H.S.32 (.XD) X0,*X5
 10024c0:	28 68 00 40 	         MUL.S.L.32 (.XM) X0,X0,X1
 10024c4:	00 60 40 08 	         ADD.32 (.XA) X4,X4,X0
 10024c8:	02 60 60 0c 	         ADD.32 (.XA) X6,X6,X8
 10024cc:	00 7b 40 0e 	||       ST.W.32 (.XD) *X7,X4
 10024d0:	18 60 50 8a 	         ADD.32 (.XA) X5,X5,#2
 10024d4:	00 7d 10 0c 	||       LD.H.S.32 (.XD) X1,*X6
 10024d8:	00 7d 00 0a 	         LD.H.S.32 (.XD) X0,*X5
 10024dc:	28 68 00 40 	         MUL.S.L.32 (.XM) X0,X0,X1
 10024e0:	18 60 50 8a 	         ADD.32 (.XA) X5,X5,#2
 10024e4:	00 60 40 08 	         ADD.32 (.XA) X4,X4,X0
 10024e8:	82 70 00 4a 	||       CMPE.32 (.XD) X0,X5,X9
 10024ec:	00 7b 40 0e 	         ST.W.32 (.XD) *X7,X4
 10024f0:	02 60 60 0c 	         ADD.32 (.XA) X6,X6,X8
 10024f4:	ff 78 6c fc 	|| [!X0] B.32 (.XD) @(1002480 <.BB14_matrix_mul_matrix>(vliw-4))  ;0xfffc6

010024f8 <.BB13_matrix_mul_matrix>:
 10024f8:	19 60 70 0e 	         ADD.32 (.XA) X7,X7,#4
 10024fc:	83 70 00 8e 	||       CMPE.32 (.XD) X0,X7,X14
 1002500:	18 60 a0 94 	         ADD.32 (.XA) X10,X10,#2
 1002504:	ff 78 2c f7 	|| [!X0] B.32 (.XD) @(10023e8 <.BB2_matrix_mul_matrix+0x34>(vliw-4))  ;0xfff72

01002508 <.BB10_matrix_mul_matrix>:
 1002508:	04 60 e0 9c 	         ADD.32 (.XA) X14,X14,X18
 100250c:	02 60 90 12 	         ADD.32 (.XA) X9,X9,X8
 1002510:	18 60 10 63 	         ADD.32 (.XA) X17,X17,#1
 1002514:	04 60 00 a1 	         ADD.32 (.XA) X16,X16,X18
 1002518:	84 70 00 56 	||       CMPE.32 (.XD) X0,X11,X17
 100251c:	02 60 d0 1a 	         ADD.32 (.XA) X13,X13,X8
 1002520:	ff 78 0c f6 	|| [!X0] B.32 (.XD) @(10023e0 <.BB2_matrix_mul_matrix+0x2c>(vliw-4))  ;0xfff60
 1002524:	00 64 f0 a1 	         ADDK.32 (.XA) G7,#80		;0x50
 1002528:	e0 5e       	||       RET.16 (.XD) 
	...

01002540 <matrix_mul_matrix_bitextract>:
 1002540:	00 6c b0 20 	         MOV.K.32 (.XM) X11,#16		;0x10
 1002544:	ff 65 f0 61 	         ADDK.32 (.XA) G7,#-80		;0xffb0
 1002548:	12 7e b0 fe 	||       LD.W.32 (.XD) X11,*+G7[X11]
 100254c:	28 70 00 16 	         CMPG.U.32 (.XD) X0,X11,#0
 1002550:	00 78 ac 09 	   [!X0] B.32 (.XD) @(1002684 <.BB10_matrix_mul_matrix_bitextract+0x1c>(vliw-0))  ;0x9a

01002554 <.BB2_matrix_mul_matrix_bitextract>:
 1002554:	00 6c 00 29 	         MOV.K.32 (.XM) X16,#20		;0x14
 1002558:	00 6c c0 30 	         MOV.K.32 (.XM) X12,#24		;0x18
 100255c:	13 7e c0 3e 	||       LD.W.32 (.XD) X12,*+G7[X12]
 1002560:	14 7e 00 3f 	         LD.W.32 (.XD) X16,*+G7[X16]
 1002564:	08 62 20 97 	         ASL.32 (.XA) X18,X11,#2
 1002568:	08 62 80 56 	         ASL.32 (.XA) X8,X11,#1
 100256c:	00 6c f0 38 	||       MOV.K.32 (.XM) X15,#28		;0x1c
 1002570:	03 60 90 10 	         ADD.32 (.XA) X9,X8,X12
 1002574:	00 6c 10 01 	||       MOV.K.32 (.XM) X17,#0		;0x0
 1002578:	13 7e f0 fe 	||       LD.W.32 (.XD) X15,*+G7[X15]
 100257c:	04 60 d0 24 	         ADD.32 (.XA) X13,X18,X16
 1002580:	fa 6b 70 60 	||       MOV.R.32 (.XM) X7,X16
 1002584:	fa 6b a0 5e 	         MOV.R.32 (.XM) X10,X15
 1002588:	00 6c 90 01 	         MOV.K.32 (.XM) G1,#0		;0x0
 100258c:	fa 6b 50 54 	         MOV.R.32 (.XM) X5,X10
 1002590:	00 7b 90 0f 	||       ST.W.32 (.XD) *X7,G1
 1002594:	68 63 80 57 	         AND.32 (.XA) G0,X11,#1
 1002598:	fa 6b 40 58 	||       MOV.R.32 (.XM) X4,X12
 100259c:	88 70 80 31 	||       CMPE.32 (.XD) G0,G0,#0
 10025a0:	00 6c 60 00 	         MOV.K.32 (.XM) X6,#0		;0x0
 10025a4:	00 78 c1 01 	|| [G0]  B.32 (.XD) @(10025dc <.BB15_matrix_mul_matrix_bitextract>(vliw-4))  ;0x1c

010025a8 <.BB16_matrix_mul_matrix_bitextract>:
 10025a8:	00 7d 00 14 	         LD.H.S.32 (.XD) X0,*X10
 10025ac:	00 7d c0 19 	         LD.H.S.32 (.XD) G4,*X12
 10025b0:	28 68 c0 39 	         MUL.S.L.32 (.XM) G4,G4,X0
 10025b4:	28 62 a0 b9 	         ASR.32 (.XA) G2,G4,#2
 10025b8:	00 6c d0 ff 	||       MOV.K.32 (.XM) G5,#127		;0x7f
 10025bc:	29 62 c0 79 	         ASR.32 (.XA) G4,G4,#5
 10025c0:	67 63 c0 79 	         AND.32 (.XA) G4,G4,G5
 10025c4:	6b 63 a0 f5 	         AND.32 (.XA) G2,G2,#15
 10025c8:	2f 68 a0 35 	||       MUL.S.L.32 (.XM) G2,G2,G4
 10025cc:	02 60 50 14 	         ADD.32 (.XA) X5,X10,X8
 10025d0:	06 60 60 8c 	         ADD.32 (.XA) X6,X6,G2
 10025d4:	18 60 40 98 	         ADD.32 (.XA) X4,X12,#2
 10025d8:	00 7b 60 0e 	||       ST.W.32 (.XD) *X7,X6

010025dc <.BB15_matrix_mul_matrix_bitextract>:
 10025dc:	28 62 e0 56 	         ASR.32 (.XA) X14,X11,#1
 10025e0:	88 70 00 1c 	||       CMPE.32 (.XD) X0,X14,#0
 10025e4:	00 78 a4 03 	   [X0]  B.32 (.XD) @(1002658 <.BB13_matrix_mul_matrix_bitextract>(vliw-0))  ;0x3a

010025e8 <.BB14_matrix_mul_matrix_bitextract>:
 10025e8:	00 7d 00 0a 	         LD.H.S.32 (.XD) X0,*X5
 10025ec:	00 7d 10 08 	         LD.H.S.32 (.XD) X1,*X4
 10025f0:	28 68 10 02 	         MUL.S.L.32 (.XM) X1,X1,X0
 10025f4:	28 62 00 82 	         ASR.32 (.XA) X0,X1,#2
 10025f8:	00 6c 20 fe 	||       MOV.K.32 (.XM) X2,#127		;0x7f
 10025fc:	29 62 10 42 	         ASR.32 (.XA) X1,X1,#5
 1002600:	60 63 10 82 	         AND.32 (.XA) X1,X1,X2
 1002604:	6b 63 00 c0 	         AND.32 (.XA) X0,X0,#15
 1002608:	28 68 00 40 	||       MUL.S.L.32 (.XM) X0,X0,X1
 100260c:	00 60 60 0c 	         ADD.32 (.XA) X6,X6,X0
 1002610:	02 60 50 0a 	         ADD.32 (.XA) X5,X5,X8
 1002614:	00 7b 60 0e 	||       ST.W.32 (.XD) *X7,X6
 1002618:	18 60 40 88 	         ADD.32 (.XA) X4,X4,#2
 100261c:	00 7d 00 0a 	||       LD.H.S.32 (.XD) X0,*X5
 1002620:	00 7d 10 08 	         LD.H.S.32 (.XD) X1,*X4
 1002624:	28 68 10 02 	         MUL.S.L.32 (.XM) X1,X1,X0
 1002628:	28 62 00 82 	         ASR.32 (.XA) X0,X1,#2
 100262c:	00 6c 20 fe 	||       MOV.K.32 (.XM) X2,#127		;0x7f
 1002630:	29 62 10 42 	         ASR.32 (.XA) X1,X1,#5
 1002634:	60 63 10 82 	         AND.32 (.XA) X1,X1,X2
 1002638:	6b 63 00 c0 	         AND.32 (.XA) X0,X0,#15
 100263c:	28 68 00 40 	||       MUL.S.L.32 (.XM) X0,X0,X1
 1002640:	18 60 40 88 	         ADD.32 (.XA) X4,X4,#2
 1002644:	00 60 60 0c 	         ADD.32 (.XA) X6,X6,X0
 1002648:	82 70 00 48 	||       CMPE.32 (.XD) X0,X4,X9
 100264c:	00 7b 60 0e 	         ST.W.32 (.XD) *X7,X6
 1002650:	02 60 50 0a 	         ADD.32 (.XA) X5,X5,X8
 1002654:	ff 78 ac fc 	|| [!X0] B.32 (.XD) @(10025e8 <.BB14_matrix_mul_matrix_bitextract>(vliw-4))  ;0xfffca

01002658 <.BB13_matrix_mul_matrix_bitextract>:
 1002658:	19 60 70 0e 	         ADD.32 (.XA) X7,X7,#4
 100265c:	83 70 00 4e 	||       CMPE.32 (.XD) X0,X7,X13
 1002660:	18 60 a0 94 	         ADD.32 (.XA) X10,X10,#2
 1002664:	ff 78 2c f9 	|| [!X0] B.32 (.XD) @(1002588 <.BB2_matrix_mul_matrix_bitextract+0x34>(vliw-4))  ;0xfff92

01002668 <.BB10_matrix_mul_matrix_bitextract>:
 1002668:	04 60 d0 9a 	         ADD.32 (.XA) X13,X13,X18
 100266c:	02 60 90 12 	         ADD.32 (.XA) X9,X9,X8
 1002670:	18 60 10 63 	         ADD.32 (.XA) X17,X17,#1
 1002674:	04 60 00 a1 	         ADD.32 (.XA) X16,X16,X18
 1002678:	84 70 00 56 	||       CMPE.32 (.XD) X0,X11,X17
 100267c:	02 60 c0 18 	         ADD.32 (.XA) X12,X12,X8
 1002680:	ff 78 0c f8 	|| [!X0] B.32 (.XD) @(1002580 <.BB2_matrix_mul_matrix_bitextract+0x2c>(vliw-4))  ;0xfff80
 1002684:	00 64 f0 a1 	         ADDK.32 (.XA) G7,#80		;0x50
 1002688:	e0 5e       	||       RET.16 (.XD) 
	...

010026a0 <core_bench_state>:
 10026a0:	00 6c 70 48 	         MOV.K.32 (.XM) X7,#36		;0x24
 10026a4:	fa 6b 80 7c 	         MOV.R.32 (.XM) X8,G6
 10026a8:	fe 65 f0 c1 	         ADDK.32 (.XA) G7,#-160		;0xff60
 10026ac:	00 6c 60 c8 	||       MOV.K.32 (.XM) X6,#100		;0x64
 10026b0:	54 7b 80 fe 	||       ST.W.32 (.XD) *+G7[#19],X8
 10026b4:	01 60 70 fe 	         ADD.32 (.XA) X7,G7,X7
 10026b8:	54 7b 70 be 	||       ST.W.32 (.XD) *+G7[#18],X7
 10026bc:	11 7e 60 be 	         LD.W.32 (.XD) X6,*+G7[X6]
 10026c0:	00 6c 50 48 	         MOV.K.32 (.XM) X5,#36		;0x24
 10026c4:	00 6c 40 08 	         MOV.K.32 (.XM) X4,#4		;0x4
 10026c8:	01 60 50 7e 	         ADD.32 (.XA) X5,G7,X5
 10026cc:	01 60 40 3e 	         ADD.32 (.XA) X4,G7,X4
 10026d0:	50 7b 60 3e 	||       ST.W.32 (.XD) *+G7[#0],X6

010026d4 <.BB26_core_bench_state>:
 10026d4:	00 6c 10 00 	         MOV.K.32 (.XM) X1,#0		;0x0
 10026d8:	00 6c 20 00 	         MOV.K.32 (.XM) X2,#0		;0x0
 10026dc:	19 60 00 08 	         ADD.32 (.XA) X0,X4,#4
 10026e0:	00 7b 10 08 	||       ST.W.32 (.XD) *X4,X1
 10026e4:	00 6c 10 00 	         MOV.K.32 (.XM) X1,#0		;0x0
 10026e8:	19 60 40 00 	         ADD.32 (.XA) X4,X0,#4
 10026ec:	00 7b 20 00 	||       ST.W.32 (.XD) *X0,X2
 10026f0:	00 6c 00 00 	         MOV.K.32 (.XM) X0,#0		;0x0
 10026f4:	00 7b 10 08 	||       ST.W.32 (.XD) *X4,X1
 10026f8:	19 60 40 08 	         ADD.32 (.XA) X4,X4,#4
 10026fc:	00 6c 10 00 	||       MOV.K.32 (.XM) X1,#0		;0x0
 1002700:	00 7b 00 08 	||       ST.W.32 (.XD) *X4,X0
 1002704:	19 60 d0 0b 	         ADD.32 (.XA) G5,X5,#4
 1002708:	00 6c 00 00 	||       MOV.K.32 (.XM) X0,#0		;0x0
 100270c:	00 7b 10 0a 	||       ST.W.32 (.XD) *X5,X1
 1002710:	00 6c a0 01 	         MOV.K.32 (.XM) G2,#0		;0x0
 1002714:	19 60 50 3a 	         ADD.32 (.XA) X5,G5,#4
 1002718:	00 7b 00 3a 	||       ST.W.32 (.XD) *G5,X0
 100271c:	00 6c 90 01 	         MOV.K.32 (.XM) G1,#0		;0x0
 1002720:	00 7b a0 0b 	||       ST.W.32 (.XD) *X5,G2
 1002724:	19 60 50 0a 	         ADD.32 (.XA) X5,X5,#4
 1002728:	00 7b 90 0b 	||       ST.W.32 (.XD) *X5,G1
 100272c:	54 7e 80 bf 	         LD.W.32 (.XD) G0,*+G7[#18]
 1002730:	19 60 40 08 	         ADD.32 (.XA) X4,X4,#4
 1002734:	86 70 80 09 	||       CMPE.32 (.XD) G0,X4,G0
 1002738:	19 60 50 0a 	         ADD.32 (.XA) X5,X5,#4
 100273c:	ff 78 c9 fc 	|| [!G0] B.32 (.XD) @(10026d4 <.BB26_core_bench_state>(vliw-4))  ;0xfffcc

01002740 <.BB25_core_bench_state>:
 1002740:	00 6c 00 c8 	         MOV.K.32 (.XM) X0,#100		;0x64
 1002744:	10 7e 00 3e 	||       LD.W.32 (.XD) X0,*+G7[X0]
 1002748:	80 7c 00 00 	         LD.B.U.32 (.XD) X0,*X0
 100274c:	88 70 00 00 	         CMPE.32 (.XD) X0,X0,#0
 1002750:	00 78 84 02 	   [X0]  B.32 (.XD) @(10027a0 <.BB5_core_bench_state+0x30>(vliw-0))  ;0x28
 1002754:	00 6c 10 00 	         MOV.K.32 (.XM) X1,#0		;0x0
 1002758:	00 6c 00 08 	         MOV.K.32 (.XM) X0,#4		;0x4
 100275c:	00 60 10 7e 	         ADD.32 (.XA) X1,G7,X1
 1002760:	00 60 00 3e 	         ADD.32 (.XA) X0,G7,X0
 1002764:	5c 7b 10 3e 	||       ST.W.32 (.XD) *-G7[#16],X1
 1002768:	5b 7b 00 fe 	         ST.W.32 (.XD) *-G7[#15],X0
 100276c:	00 7a a0 25 	         CALL.32 (.XD) @(1002c20 <core_state_transition>(vliw-0))  ;0x25a

01002770 <.BB5_core_bench_state>:
 1002770:	08 62 20 b8 	         ASL.32 (.XA) X2,G4,#2
 1002774:	00 6c 10 48 	||       MOV.K.32 (.XM) X1,#36		;0x24
 1002778:	00 60 10 7e 	         ADD.32 (.XA) X1,G7,X1
 100277c:	50 7e 00 3e 	||       LD.W.32 (.XD) X0,*+G7[#0]
 1002780:	00 60 10 82 	         ADD.32 (.XA) X1,X1,X2
 1002784:	00 7e 20 02 	||       LD.W.32 (.XD) X2,*X1
 1002788:	80 7c 00 00 	         LD.B.U.32 (.XD) X0,*X0
 100278c:	54 7e e0 ff 	         LD.W.32 (.XD) G6,*+G7[#19]
 1002790:	18 60 20 44 	         ADD.32 (.XA) X2,X2,#1
 1002794:	00 7b 20 02 	||       ST.W.32 (.XD) *X1,X2
 1002798:	88 70 00 00 	         CMPE.32 (.XD) X0,X0,#0
 100279c:	ff 78 cc fd 	   [!X0] B.32 (.XD) @(1002754 <.BB25_core_bench_state+0x14>(vliw-0))  ;0xfffdc
 10027a0:	00 6c 70 c0 	         MOV.K.32 (.XM) X7,#96		;0x60
 10027a4:	00 6c 00 c8 	         MOV.K.32 (.XM) X0,#100		;0x64
 10027a8:	10 7e 00 3e 	||       LD.W.32 (.XD) X0,*+G7[X0]
 10027ac:	11 7e 70 fe 	         LD.W.32 (.XD) X7,*+G7[X7]
 10027b0:	00 60 70 0e 	         ADD.32 (.XA) X7,X7,X0
 10027b4:	fa 6b 50 40 	||       MOV.R.32 (.XM) X5,X0
 10027b8:	20 70 00 0e 	||       CMPG.U.32 (.XD) X0,X7,X0
 10027bc:	50 7b 50 3e 	         ST.W.32 (.XD) *+G7[#0],X5
 10027c0:	68 63 00 40 	         AND.32 (.XA) X0,X0,#1
 10027c4:	54 7b 00 7e 	||       ST.W.32 (.XD) *+G7[#17],X0
 10027c8:	88 70 00 00 	         CMPE.32 (.XD) X0,X0,#0
 10027cc:	00 78 04 02 	   [X0]  B.32 (.XD) @(100280c <.BB9_core_bench_state+0x1c>(vliw-0))  ;0x20

010027d0 <.BB7_core_bench_state>:
 10027d0:	00 6c 80 d0 	         MOV.K.32 (.XM) X8,#104		;0x68
 10027d4:	00 6c 40 e0 	         MOV.K.32 (.XM) X4,#112		;0x70
 10027d8:	11 7d 40 3e 	||       LD.H.S.32 (.XD) X4,*+G7[X4]
 10027dc:	12 7d 80 3e 	         LD.H.S.32 (.XD) X8,*+G7[X8]
 10027e0:	80 7c 60 0a 	         LD.B.U.32 (.XD) X6,*X5
 10027e4:	00 6c 00 58 	         MOV.K.32 (.XM) X0,#44		;0x2c
 10027e8:	80 70 00 0c 	||       CMPE.32 (.XD) X0,X6,X0
 10027ec:	00 78 84 00 	   [X0]  B.32 (.XD) @(10027fc <.BB9_core_bench_state+0xc>(vliw-0))  ;0x8

010027f0 <.BB9_core_bench_state>:
 10027f0:	a1 63 00 90 	         XOR.32 (.XA) X0,X8,X6
 10027f4:	00 7f 00 0a 	||       ST.B.32 (.XD) *X5,X0
 10027f8:	50 7e 50 3e 	         LD.W.32 (.XD) X5,*+G7[#0]
 10027fc:	01 60 50 48 	         ADD.32 (.XA) X5,X4,X5
 1002800:	50 7b 50 3e 	||       ST.W.32 (.XD) *+G7[#0],X5
 1002804:	21 70 00 4e 	         CMPG.U.32 (.XD) X0,X7,X5
 1002808:	ff 78 c4 fe 	   [X0]  B.32 (.XD) @(10027e0 <.BB7_core_bench_state+0x10>(vliw-0))  ;0xfffec
 100280c:	00 6c 00 c8 	         MOV.K.32 (.XM) X0,#100		;0x64
 1002810:	10 7e 00 3e 	||       LD.W.32 (.XD) X0,*+G7[X0]
 1002814:	50 7b 00 3e 	         ST.W.32 (.XD) *+G7[#0],X0
 1002818:	80 7c 00 00 	         LD.B.U.32 (.XD) X0,*X0
 100281c:	88 70 00 00 	         CMPE.32 (.XD) X0,X0,#0
 1002820:	00 78 c4 02 	   [X0]  B.32 (.XD) @(1002878 <.BB13_core_bench_state+0x34>(vliw-0))  ;0x2c
 1002824:	00 6c 10 00 	         MOV.K.32 (.XM) X1,#0		;0x0
 1002828:	55 7b 70 be 	||       ST.W.32 (.XD) *+G7[#22],X7
 100282c:	00 6c 00 08 	         MOV.K.32 (.XM) X0,#4		;0x4
 1002830:	00 60 10 7e 	         ADD.32 (.XA) X1,G7,X1
 1002834:	00 60 00 3e 	         ADD.32 (.XA) X0,G7,X0
 1002838:	5c 7b 10 3e 	||       ST.W.32 (.XD) *-G7[#16],X1
 100283c:	5b 7b 00 fe 	         ST.W.32 (.XD) *-G7[#15],X0
 1002840:	00 7a 00 1f 	         CALL.32 (.XD) @(1002c20 <core_state_transition>(vliw-0))  ;0x1f0

01002844 <.BB13_core_bench_state>:
 1002844:	08 62 20 b8 	         ASL.32 (.XA) X2,G4,#2
 1002848:	00 6c 10 48 	||       MOV.K.32 (.XM) X1,#36		;0x24
 100284c:	00 60 10 7e 	         ADD.32 (.XA) X1,G7,X1
 1002850:	50 7e 00 3e 	||       LD.W.32 (.XD) X0,*+G7[#0]
 1002854:	00 60 10 82 	         ADD.32 (.XA) X1,X1,X2
 1002858:	00 7e 20 02 	||       LD.W.32 (.XD) X2,*X1
 100285c:	80 7c 00 00 	         LD.B.U.32 (.XD) X0,*X0
 1002860:	54 7e e0 ff 	         LD.W.32 (.XD) G6,*+G7[#19]
 1002864:	55 7e 70 be 	         LD.W.32 (.XD) X7,*+G7[#22]
 1002868:	18 60 20 44 	         ADD.32 (.XA) X2,X2,#1
 100286c:	00 7b 20 02 	||       ST.W.32 (.XD) *X1,X2
 1002870:	88 70 00 00 	         CMPE.32 (.XD) X0,X0,#0
 1002874:	ff 78 8c fd 	   [!X0] B.32 (.XD) @(1002824 <.BB9_core_bench_state+0x34>(vliw-0))  ;0xfffd8
 1002878:	00 6c 50 c8 	         MOV.K.32 (.XM) X5,#100		;0x64
 100287c:	54 7e 00 7e 	||       LD.W.32 (.XD) X0,*+G7[#17]
 1002880:	11 7e 50 7e 	         LD.W.32 (.XD) X5,*+G7[X5]
 1002884:	88 70 00 00 	         CMPE.32 (.XD) X0,X0,#0
 1002888:	50 7b 50 3e 	         ST.W.32 (.XD) *+G7[#0],X5
 100288c:	00 78 04 02 	   [X0]  B.32 (.XD) @(10028cc <.BB17_core_bench_state+0x1c>(vliw-0))  ;0x20

01002890 <.BB15_core_bench_state>:
 1002890:	00 6c 80 d8 	         MOV.K.32 (.XM) X8,#108		;0x6c
 1002894:	00 6c 40 e0 	         MOV.K.32 (.XM) X4,#112		;0x70
 1002898:	11 7d 40 3e 	||       LD.H.S.32 (.XD) X4,*+G7[X4]
 100289c:	12 7d 80 3e 	         LD.H.S.32 (.XD) X8,*+G7[X8]
 10028a0:	80 7c 60 0a 	         LD.B.U.32 (.XD) X6,*X5
 10028a4:	00 6c 00 58 	         MOV.K.32 (.XM) X0,#44		;0x2c
 10028a8:	80 70 00 0c 	||       CMPE.32 (.XD) X0,X6,X0
 10028ac:	00 78 84 00 	   [X0]  B.32 (.XD) @(10028bc <.BB17_core_bench_state+0xc>(vliw-0))  ;0x8

010028b0 <.BB17_core_bench_state>:
 10028b0:	a1 63 00 90 	         XOR.32 (.XA) X0,X8,X6
 10028b4:	00 7f 00 0a 	||       ST.B.32 (.XD) *X5,X0
 10028b8:	50 7e 50 3e 	         LD.W.32 (.XD) X5,*+G7[#0]
 10028bc:	01 60 50 48 	         ADD.32 (.XA) X5,X4,X5
 10028c0:	50 7b 50 3e 	||       ST.W.32 (.XD) *+G7[#0],X5
 10028c4:	21 70 00 4e 	         CMPG.U.32 (.XD) X0,X7,X5
 10028c8:	ff 78 c4 fe 	   [X0]  B.32 (.XD) @(10028a0 <.BB15_core_bench_state+0x10>(vliw-0))  ;0xfffec
 10028cc:	00 6c 10 48 	         MOV.K.32 (.XM) X1,#36		;0x24
 10028d0:	00 6c 00 08 	         MOV.K.32 (.XM) X0,#4		;0x4
 10028d4:	00 60 10 7e 	         ADD.32 (.XA) X1,G7,X1
 10028d8:	00 6c 40 e8 	||       MOV.K.32 (.XM) X4,#116		;0x74
 10028dc:	00 60 00 3e 	         ADD.32 (.XA) X0,G7,X0
 10028e0:	55 7b 10 7e 	||       ST.W.32 (.XD) *+G7[#21],X1
 10028e4:	55 7b 00 3e 	         ST.W.32 (.XD) *+G7[#20],X0
 10028e8:	91 7d 40 3e 	         LD.H.U.32 (.XD) X4,*+G7[X4]
 10028ec:	55 7e 00 7e 	         LD.W.32 (.XD) X0,*+G7[#21]
 10028f0:	00 7e 00 00 	         LD.W.32 (.XD) X0,*X0
 10028f4:	5c 7b 00 3e 	         ST.W.32 (.XD) *-G7[#16],X0
 10028f8:	5b 7b 40 fe 	         ST.W.32 (.XD) *-G7[#15],X4
 10028fc:	00 7a 20 4e 	         CALL.32 (.XD) @(10032c0 <crcu32>(vliw-0))  ;0x4e2

01002900 <.BB21_core_bench_state>:
 1002900:	55 7e 10 3e 	         LD.W.32 (.XD) X1,*+G7[#20]
 1002904:	00 7e 10 02 	         LD.W.32 (.XD) X1,*X1
 1002908:	54 7e e0 ff 	         LD.W.32 (.XD) G6,*+G7[#19]
 100290c:	fb 6b 00 b8 	         ZXT2.32 (.XM) X0,G4
 1002910:	5c 7b 10 3e 	||       ST.W.32 (.XD) *-G7[#16],X1
 1002914:	5b 7b 00 fe 	         ST.W.32 (.XD) *-G7[#15],X0
 1002918:	00 7a 40 4d 	         CALL.32 (.XD) @(10032c0 <crcu32>(vliw-0))  ;0x4d4

0100291c <.BB22_core_bench_state>:
 100291c:	55 7e 00 3e 	         LD.W.32 (.XD) X0,*+G7[#20]
 1002920:	54 7e e0 ff 	         LD.W.32 (.XD) G6,*+G7[#19]
 1002924:	19 60 00 00 	         ADD.32 (.XA) X0,X0,#4
 1002928:	55 7b 00 3e 	||       ST.W.32 (.XD) *+G7[#20],X0
 100292c:	54 7e 10 be 	         LD.W.32 (.XD) X1,*+G7[#18]
 1002930:	80 70 00 40 	         CMPE.32 (.XD) X0,X0,X1
 1002934:	55 7e 10 7e 	         LD.W.32 (.XD) X1,*+G7[#21]
 1002938:	19 60 10 02 	         ADD.32 (.XA) X1,X1,#4
 100293c:	55 7b 10 7e 	||       ST.W.32 (.XD) *+G7[#21],X1
 1002940:	fb 6b 40 b8 	         ZXT2.32 (.XM) X4,G4
 1002944:	ff 78 4c fd 	|| [!X0] B.32 (.XD) @(10028ec <.BB17_core_bench_state+0x3c>(vliw-4))  ;0xfffd4

01002948 <.BB28_core_bench_state>:
 1002948:	01 64 f0 41 	         ADDK.32 (.XA) G7,#160		;0xa0
 100294c:	fa 6b c0 49 	||       MOV.R.32 (.XM) G4,X4
 1002950:	e0 5e       	||       RET.16 (.XD) 

01002952 <core_init_state>:
 1002952:	00 6c c0 20 	         MOV.K.32 (.XM) X12,#16		;0x10
 1002956:	ff 65 f0 61 	         ADDK.32 (.XA) G7,#-80		;0xffb0
 100295a:	13 7e c0 3e 	||       LD.W.32 (.XD) X12,*+G7[X12]
 100295e:	18 61 f0 58 	         SUB.32 (.XA) X15,X12,#1
 1002962:	28 70 00 5e 	||       CMPG.U.32 (.XD) X0,X15,#1
 1002966:	00 78 ac 10 	   [!X0] B.32 (.XD) @(1002b7a <.BB22_core_init_state+0x14>(vliw-0))  ;0x10a

0100296a <.BB2_core_init_state>:
 100296a:	00 6c b0 00 	         MOV.K.32 (.XM) X11,#0		;0x0
 100296e:	00 6c 20 01 	         MOV.K.32 (.XM) X18,#0		;0x0
 1002972:	00 6c 90 00 	         MOV.K.32 (.XM) X9,#0		;0x0
 1002976:	08 6c d0 58 	         MOV.K.32 (.XM) X13,#1068		;0x42c
 100297a:	00 6c 70 28 	         MOV.K.32 (.XM) X7,#20		;0x14
 100297e:	00 6c a0 30 	         MOV.K.32 (.XM) X10,#24		;0x18
 1002982:	12 7e a0 be 	||       LD.W.32 (.XD) X10,*+G7[X10]
 1002986:	04 6e d0 00 	         MOV.KH.32 (.XM) X13,#512		;0x200
 100298a:	11 7d 70 fe 	||       LD.H.S.32 (.XD) X7,*+G7[X7]
 100298e:	88 70 80 13 	         CMPE.32 (.XD) G0,X9,#0
 1002992:	00 78 41 08 	   [G0]  B.32 (.XD) @(1002a9a <.BB30_core_init_state+0x20>(vliw-0))  ;0x84

01002996 <.BB4_core_init_state>:
 1002996:	28 70 90 13 	         CMPG.U.32 (.XD) G1,X9,#0
 100299a:	00 78 2a 07 	   [!G1] B.32 (.XD) @(1002a7e <.BB30_core_init_state+0x4>(vliw-0))  ;0x72

0100299e <.BB5_core_init_state>:
 100299e:	fa 6b 00 53 	         MOV.R.32 (.XM) X16,X9
 10029a2:	00 6c 60 00 	         MOV.K.32 (.XM) X6,#0		;0x0
 10029a6:	fa 6b 40 64 	         MOV.R.32 (.XM) X4,X18
 10029aa:	02 60 e0 d4 	         ADD.32 (.XA) X14,X10,X11
 10029ae:	04 60 80 92 	         ADD.32 (.XA) X8,X9,X18
 10029b2:	fa 6b 50 5c 	||       MOV.R.32 (.XM) X5,X14

010029b6 <.BB29_core_init_state>:
 10029b6:	68 63 10 d3 	         AND.32 (.XA) X17,X9,#3
 10029ba:	88 70 a0 23 	||       CMPE.32 (.XD) G2,X17,#0
 10029be:	00 78 c3 02 	   [G2]  B.32 (.XD) @(1002a16 <.BB32_core_init_state>(vliw-0))  ;0x2c

010029c2 <.BB33_core_init_state>:
 10029c2:	80 7c c0 25 	         LD.B.U.32 (.XD) G4,*X18
 10029c6:	18 61 10 63 	         SUB.32 (.XA) X17,X17,#1
 10029ca:	18 60 40 64 	         ADD.32 (.XA) X4,X18,#1
 10029ce:	88 70 00 22 	||       CMPE.32 (.XD) X0,X17,#0
 10029d2:	18 60 50 5c 	         ADD.32 (.XA) X5,X14,#1
 10029d6:	00 7f c0 1d 	||       ST.B.32 (.XD) *X14,G4
 10029da:	18 60 60 4c 	         ADD.32 (.XA) X6,X6,#1
 10029de:	00 78 c4 01 	|| [X0]  B.32 (.XD) @(1002a16 <.BB32_core_init_state>(vliw-4))  ;0x1c

010029e2 <.BB34_core_init_state>:
 10029e2:	80 7c d0 09 	         LD.B.U.32 (.XD) G5,*X4
 10029e6:	18 61 00 62 	         SUB.32 (.XA) X0,X17,#1
 10029ea:	18 60 40 48 	         ADD.32 (.XA) X4,X4,#1
 10029ee:	88 70 00 00 	||       CMPE.32 (.XD) X0,X0,#0
 10029f2:	18 60 60 4c 	         ADD.32 (.XA) X6,X6,#1
 10029f6:	00 7f d0 0b 	||       ST.B.32 (.XD) *X5,G5
 10029fa:	18 60 50 4a 	         ADD.32 (.XA) X5,X5,#1
 10029fe:	00 78 c4 00 	|| [X0]  B.32 (.XD) @(1002a16 <.BB32_core_init_state>(vliw-4))  ;0xc

01002a02 <.BB35_core_init_state>:
 1002a02:	80 7c 00 08 	         LD.B.U.32 (.XD) X0,*X4
 1002a06:	18 60 40 48 	         ADD.32 (.XA) X4,X4,#1
 1002a0a:	18 60 60 4c 	         ADD.32 (.XA) X6,X6,#1
 1002a0e:	00 7f 00 0a 	||       ST.B.32 (.XD) *X5,X0
 1002a12:	18 60 50 4a 	         ADD.32 (.XA) X5,X5,#1

01002a16 <.BB32_core_init_state>:
 1002a16:	28 62 10 a1 	         ASR.32 (.XA) X17,X16,#2
 1002a1a:	88 70 00 22 	||       CMPE.32 (.XD) X0,X17,#0
 1002a1e:	00 78 e4 02 	   [X0]  B.32 (.XD) @(1002a7a <.BB30_core_init_state>(vliw-0))  ;0x2e

01002a22 <.BB31_core_init_state>:
 1002a22:	80 7c 00 08 	         LD.B.U.32 (.XD) X0,*X4
 1002a26:	18 60 40 48 	         ADD.32 (.XA) X4,X4,#1
 1002a2a:	00 7f 00 0a 	||       ST.B.32 (.XD) *X5,X0
 1002a2e:	80 7c 00 08 	         LD.B.U.32 (.XD) X0,*X4
 1002a32:	18 60 50 4a 	         ADD.32 (.XA) X5,X5,#1
 1002a36:	18 60 40 48 	         ADD.32 (.XA) X4,X4,#1
 1002a3a:	00 7f 00 0a 	||       ST.B.32 (.XD) *X5,X0
 1002a3e:	80 7c 00 08 	         LD.B.U.32 (.XD) X0,*X4
 1002a42:	18 60 50 4a 	         ADD.32 (.XA) X5,X5,#1
 1002a46:	18 60 40 48 	         ADD.32 (.XA) X4,X4,#1
 1002a4a:	00 7f 00 0a 	||       ST.B.32 (.XD) *X5,X0
 1002a4e:	18 60 60 4c 	         ADD.32 (.XA) X6,X6,#1
 1002a52:	80 7c 00 08 	||       LD.B.U.32 (.XD) X0,*X4
 1002a56:	18 60 60 4c 	         ADD.32 (.XA) X6,X6,#1
 1002a5a:	18 60 60 4c 	         ADD.32 (.XA) X6,X6,#1
 1002a5e:	18 60 50 4a 	         ADD.32 (.XA) X5,X5,#1
 1002a62:	18 60 40 48 	         ADD.32 (.XA) X4,X4,#1
 1002a66:	00 7f 00 0a 	||       ST.B.32 (.XD) *X5,X0
 1002a6a:	18 60 60 4c 	         ADD.32 (.XA) X6,X6,#1
 1002a6e:	82 70 00 08 	||       CMPE.32 (.XD) X0,X4,X8
 1002a72:	18 60 50 4a 	         ADD.32 (.XA) X5,X5,#1
 1002a76:	ff 78 6c fd 	|| [!X0] B.32 (.XD) @(1002a22 <.BB31_core_init_state>(vliw-4))  ;0xfffd6

01002a7a <.BB30_core_init_state>:
 1002a7a:	00 78 60 00 	         B.32 (.XD) @(1002a86 <.BB30_core_init_state+0xc>(vliw-0))  ;0x6
 1002a7e:	00 6c 60 00 	         MOV.K.32 (.XM) X6,#0		;0x0
 1002a82:	02 60 e0 d4 	         ADD.32 (.XA) X14,X10,X11
 1002a86:	01 60 00 9c 	         ADD.32 (.XA) X0,X14,X6
 1002a8a:	00 6c 10 58 	||       MOV.K.32 (.XM) X1,#44		;0x2c
 1002a8e:	02 60 b0 d2 	         ADD.32 (.XA) X11,X9,X11
 1002a92:	18 60 b0 56 	         ADD.32 (.XA) X11,X11,#1
 1002a96:	00 7f 10 00 	||       ST.B.32 (.XD) *X0,X1
 1002a9a:	18 60 70 4e 	         ADD.32 (.XA) X7,X7,#1
 1002a9e:	6a 6c 40 10 	||       MOV.K.32 (.XM) X4,#13576		;0x3508
 1002aa2:	69 63 00 ce 	         AND.32 (.XA) X0,X7,#7
 1002aa6:	02 6e 40 00 	||       MOV.KH.32 (.XM) X4,#256		;0x100
 1002aaa:	08 62 10 80 	         ASL.32 (.XA) X1,X0,#2
 1002aae:	6a 70 00 00 	||       CMPL.U.32 (.XD) X0,X0,#8
 1002ab2:	00 60 40 48 	         ADD.32 (.XA) X4,X4,X1
 1002ab6:	00 78 0c 05 	|| [!X0] B.32 (.XD) @(1002b56 <.BB12_core_init_state+0x9c>(vliw-4))  ;0x50

01002aba <.BB12_core_init_state>:
 1002aba:	00 7e 00 08 	         LD.W.32 (.XD) X0,*X4
 1002abe:	fa 70 00 00 	         B.32 (.XD) X1:X0
 1002ac2:	00 78 a0 03 	         B.32 (.XD) @(1002b36 <.BB12_core_init_state+0x7c>(vliw-0))  ;0x3a
 1002ac6:	28 62 20 cf 	         ASR.32 (.XA) X18,X7,#3
 1002aca:	68 63 20 e5 	         AND.32 (.XA) X18,X18,#3
 1002ace:	08 62 20 a5 	         ASL.32 (.XA) X18,X18,#2
 1002ad2:	00 6c 00 60 	||       MOV.K.32 (.XM) X0,#48		;0x30
 1002ad6:	04 60 20 9b 	         ADD.32 (.XA) X18,X13,X18
 1002ada:	00 60 20 25 	         ADD.32 (.XA) X18,X18,X0
 1002ade:	00 7e 20 25 	||       LD.W.32 (.XD) X18,*X18
 1002ae2:	00 6c 90 10 	         MOV.K.32 (.XM) X9,#8		;0x8
 1002ae6:	00 78 80 03 	||       B.32 (.XD) @(1002b56 <.BB12_core_init_state+0x9c>(vliw-4))  ;0x38
 1002aea:	00 78 20 00 	         B.32 (.XD) @(1002aee <.BB12_core_init_state+0x34>(vliw-0))  ;0x2
 1002aee:	28 62 20 cf 	         ASR.32 (.XA) X18,X7,#3
 1002af2:	68 63 20 e5 	         AND.32 (.XA) X18,X18,#3
 1002af6:	08 62 20 a5 	         ASL.32 (.XA) X18,X18,#2
 1002afa:	00 6c 00 40 	||       MOV.K.32 (.XM) X0,#32		;0x20
 1002afe:	04 60 20 9b 	         ADD.32 (.XA) X18,X13,X18
 1002b02:	00 60 20 25 	         ADD.32 (.XA) X18,X18,X0
 1002b06:	00 7e 20 25 	||       LD.W.32 (.XD) X18,*X18
 1002b0a:	00 6c 90 10 	         MOV.K.32 (.XM) X9,#8		;0x8
 1002b0e:	00 78 40 02 	||       B.32 (.XD) @(1002b56 <.BB12_core_init_state+0x9c>(vliw-4))  ;0x24
 1002b12:	00 78 20 00 	         B.32 (.XD) @(1002b16 <.BB12_core_init_state+0x5c>(vliw-0))  ;0x2
 1002b16:	28 62 20 cf 	         ASR.32 (.XA) X18,X7,#3
 1002b1a:	68 63 20 e5 	         AND.32 (.XA) X18,X18,#3
 1002b1e:	08 62 20 a5 	         ASL.32 (.XA) X18,X18,#2
 1002b22:	04 60 20 9b 	         ADD.32 (.XA) X18,X13,X18
 1002b26:	1c 60 20 25 	         ADD.32 (.XA) X18,X18,#16
 1002b2a:	00 7e 20 25 	||       LD.W.32 (.XD) X18,*X18
 1002b2e:	00 6c 90 10 	         MOV.K.32 (.XM) X9,#8		;0x8
 1002b32:	00 78 20 01 	||       B.32 (.XD) @(1002b56 <.BB12_core_init_state+0x9c>(vliw-4))  ;0x12
 1002b36:	00 78 20 00 	         B.32 (.XD) @(1002b3a <.BB12_core_init_state+0x80>(vliw-0))  ;0x2
 1002b3a:	28 62 20 cf 	         ASR.32 (.XA) X18,X7,#3
 1002b3e:	68 63 20 e5 	         AND.32 (.XA) X18,X18,#3
 1002b42:	08 62 20 a5 	         ASL.32 (.XA) X18,X18,#2
 1002b46:	04 60 20 9b 	         ADD.32 (.XA) X18,X13,X18
 1002b4a:	00 7e 20 25 	||       LD.W.32 (.XD) X18,*X18
 1002b4e:	00 6c 90 08 	         MOV.K.32 (.XM) X9,#4		;0x4
 1002b52:	00 78 20 00 	||       B.32 (.XD) @(1002b56 <.BB12_core_init_state+0x9c>(vliw-4))  ;0x2
 1002b56:	02 60 00 d2 	         ADD.32 (.XA) X0,X9,X11
 1002b5a:	18 60 00 40 	         ADD.32 (.XA) X0,X0,#1
 1002b5e:	20 70 00 1e 	||       CMPG.U.32 (.XD) X0,X15,X0
 1002b62:	ff 78 64 f1 	   [X0]  B.32 (.XD) @(100298e <.BB2_core_init_state+0x24>(vliw-0))  ;0xfff16

01002b66 <.BB22_core_init_state>:
 1002b66:	22 70 00 d8 	         CMPG.U.32 (.XD) X0,X12,X11
 1002b6a:	00 78 4c 03 	   [!X0] B.32 (.XD) @(1002bd2 <.BB27_core_init_state+0x4>(vliw-0))  ;0x34
 1002b6e:	03 60 50 14 	         ADD.32 (.XA) X5,X10,X12
 1002b72:	02 60 40 d4 	         ADD.32 (.XA) X4,X10,X11
 1002b76:	00 78 e0 00 	||       B.32 (.XD) @(1002b92 <.BB39_core_init_state>(vliw-4))  ;0xe
 1002b7a:	28 70 00 18 	         CMPG.U.32 (.XD) X0,X12,#0
 1002b7e:	00 78 ac 02 	   [!X0] B.32 (.XD) @(1002bd2 <.BB27_core_init_state+0x4>(vliw-0))  ;0x2a

01002b82 <.BB25_core_init_state>:
 1002b82:	00 6c a0 30 	         MOV.K.32 (.XM) X10,#24		;0x18
 1002b86:	12 7e a0 be 	||       LD.W.32 (.XD) X10,*+G7[X10]
 1002b8a:	00 6c b0 00 	         MOV.K.32 (.XM) X11,#0		;0x0
 1002b8e:	ff 78 00 ff 	||       B.32 (.XD) @(1002b6e <.BB22_core_init_state+0x8>(vliw-4))  ;0xffff0

01002b92 <.BB39_core_init_state>:
 1002b92:	00 6c 00 00 	         MOV.K.32 (.XM) X0,#0		;0x0
 1002b96:	00 7f 00 08 	||       ST.B.32 (.XD) *X4,X0
 1002b9a:	18 60 40 48 	         ADD.32 (.XA) X4,X4,#1
 1002b9e:	81 70 00 48 	||       CMPE.32 (.XD) X0,X4,X5
 1002ba2:	00 78 64 01 	   [X0]  B.32 (.XD) @(1002bce <.BB27_core_init_state>(vliw-0))  ;0x16

01002ba6 <.BB42_core_init_state>:
 1002ba6:	00 6c 00 00 	         MOV.K.32 (.XM) X0,#0		;0x0
 1002baa:	00 7f 00 08 	||       ST.B.32 (.XD) *X4,X0
 1002bae:	18 60 40 48 	         ADD.32 (.XA) X4,X4,#1
 1002bb2:	81 70 00 48 	||       CMPE.32 (.XD) X0,X4,X5
 1002bb6:	00 78 c4 00 	   [X0]  B.32 (.XD) @(1002bce <.BB27_core_init_state>(vliw-0))  ;0xc
 1002bba:	00 6c 00 00 	         MOV.K.32 (.XM) X0,#0		;0x0
 1002bbe:	00 7f 00 08 	||       ST.B.32 (.XD) *X4,X0
 1002bc2:	18 60 40 48 	         ADD.32 (.XA) X4,X4,#1
 1002bc6:	81 70 00 48 	||       CMPE.32 (.XD) X0,X4,X5
 1002bca:	ff 78 4c fe 	   [!X0] B.32 (.XD) @(1002b92 <.BB39_core_init_state>(vliw-0))  ;0xfffe4

01002bce <.BB27_core_init_state>:
 1002bce:	00 78 20 00 	         B.32 (.XD) @(1002bd2 <.BB27_core_init_state+0x4>(vliw-0))  ;0x2
 1002bd2:	00 64 f0 a1 	         ADDK.32 (.XA) G7,#80		;0x50
 1002bd6:	e0 5e       	||       RET.16 (.XD) 
	...

01002be0 <ee_isdigit>:
 1002be0:	00 6c c0 01 	         MOV.K.32 (.XM) G4,#0		;0x0
 1002be4:	ff 65 f0 81 	         ADDK.32 (.XA) G7,#-64		;0xffc0
 1002be8:	97 7c c0 3f 	||       LD.B.U.32 (.XD) G4,*+G7[G4]
 1002bec:	ff 6d d0 a1 	         MOV.K.32 (.XM) G5,#-48		;0xffd0
 1002bf0:	07 60 c0 79 	         ADD.32 (.XA) G4,G4,G5
 1002bf4:	fb 6b c0 39 	||       ZXT1.32 (.XM) G4,G4
 1002bf8:	00 64 f0 81 	         ADDK.32 (.XA) G7,#64		;0x40
 1002bfc:	2a 70 c0 79 	||       CMPG.U.32 (.XD) G4,G4,#9
 1002c00:	18 60 c0 79 	         ADD.32 (.XA) G4,G4,#1
 1002c04:	e0 5e       	||       RET.16 (.XD) 
	...

01002c20 <core_state_transition>:
 1002c20:	00 6c 40 40 	         MOV.K.32 (.XM) X4,#32		;0x20
 1002c24:	ff 65 f0 41 	         ADDK.32 (.XA) G7,#-96		;0xffa0
 1002c28:	11 7e 40 3e 	||       LD.W.32 (.XD) X4,*+G7[X4]
 1002c2c:	00 7e 40 08 	         LD.W.32 (.XD) X4,*X4
 1002c30:	80 7c 50 08 	         LD.B.U.32 (.XD) X5,*X4
 1002c34:	88 70 00 0a 	         CMPE.32 (.XD) X0,X5,#0
 1002c38:	00 78 84 24 	   [X0]  B.32 (.XD) @(10030c8 <.BB61_core_state_transition+0x4c>(vliw-0))  ;0x248

01002c3c <.BB2_core_state_transition>:
 1002c3c:	00 6c 70 48 	         MOV.K.32 (.XM) X7,#36		;0x24
 1002c40:	11 7e 70 fe 	||       LD.W.32 (.XD) X7,*+G7[X7]
 1002c44:	1e 60 b0 0e 	         ADD.32 (.XA) X11,X7,#24
 1002c48:	1d 60 a0 0e 	         ADD.32 (.XA) X10,X7,#20
 1002c4c:	51 7b b0 3e 	||       ST.W.32 (.XD) *+G7[#4],X11
 1002c50:	1c 60 90 0e 	         ADD.32 (.XA) X9,X7,#16
 1002c54:	50 7b a0 fe 	||       ST.W.32 (.XD) *+G7[#3],X10
 1002c58:	1b 60 80 0e 	         ADD.32 (.XA) X8,X7,#12
 1002c5c:	50 7b 90 be 	||       ST.W.32 (.XD) *+G7[#2],X9
 1002c60:	1a 60 70 0e 	         ADD.32 (.XA) X7,X7,#8
 1002c64:	51 7b 80 7e 	||       ST.W.32 (.XD) *+G7[#5],X8
 1002c68:	00 6c 60 00 	         MOV.K.32 (.XM) X6,#0		;0x0
 1002c6c:	51 7b 70 be 	||       ST.W.32 (.XD) *+G7[#6],X7
 1002c70:	00 6c 80 59 	         MOV.K.32 (.XM) G0,#44		;0x2c
 1002c74:	fb 6b 80 0a 	         ZXT1.32 (.XM) X8,X5
 1002c78:	86 70 80 11 	||       CMPE.32 (.XD) G0,X8,G0
 1002c7c:	00 78 69 00 	   [!G0] B.32 (.XD) @(1002c88 <.BB4_core_state_transition+0x8>(vliw-0))  ;0x6

01002c80 <.BB4_core_state_transition>:
 1002c80:	18 60 40 48 	         ADD.32 (.XA) X4,X4,#1
 1002c84:	00 78 40 22 	||       B.32 (.XD) @(10030cc <.BB61_core_state_transition+0x50>(vliw-4))  ;0x224
 1002c88:	6a 6c 70 50 	         MOV.K.32 (.XM) X7,#13608		;0x3528
 1002c8c:	6a 70 90 0d 	||       CMPL.U.32 (.XD) G1,X6,#8
 1002c90:	08 62 a0 8d 	         ASL.32 (.XA) G2,X6,#2
 1002c94:	02 6e 70 00 	||       MOV.KH.32 (.XM) X7,#256		;0x100
 1002c98:	06 60 70 8e 	         ADD.32 (.XA) X7,X7,G2
 1002c9c:	00 78 4a 1e 	|| [!G1] B.32 (.XD) @(1003064 <.BB57_core_state_transition+0x24>(vliw-4))  ;0x1e4

01002ca0 <.BB6_core_state_transition>:
 1002ca0:	00 7e d0 0f 	         LD.W.32 (.XD) G5,*X7
 1002ca4:	50 7b 80 7e 	         ST.W.32 (.XD) *+G7[#1],X8
 1002ca8:	fa 70 00 3a 	         B.32 (.XD) --:G5
 1002cac:	5c 7b 50 3e 	         ST.W.32 (.XD) *-G7[#16],X5
 1002cb0:	51 7b 40 fe 	         ST.W.32 (.XD) *+G7[#7],X4
 1002cb4:	50 7b 60 3e 	         ST.W.32 (.XD) *+G7[#0],X6
 1002cb8:	ff 7a 40 f9 	         CALL.32 (.XD) @(1002be0 <ee_isdigit>(vliw-0))  ;0xfff94

01002cbc <.BB8_core_state_transition>:
 1002cbc:	51 7e 40 fe 	         LD.W.32 (.XD) X4,*+G7[#7]
 1002cc0:	fb 6b 00 38 	         ZXT1.32 (.XM) X0,G4
 1002cc4:	88 70 00 00 	||       CMPE.32 (.XD) X0,X0,#0
 1002cc8:	00 78 84 01 	   [X0]  B.32 (.XD) @(1002cf8 <.BB10_core_state_transition+0x8>(vliw-0))  ;0x18

01002ccc <.BB9_core_state_transition>:
 1002ccc:	00 6c 00 48 	         MOV.K.32 (.XM) X0,#36		;0x24
 1002cd0:	10 7e 00 3e 	||       LD.W.32 (.XD) X0,*+G7[X0]
 1002cd4:	00 7e 10 00 	         LD.W.32 (.XD) X1,*X0
 1002cd8:	18 60 10 42 	         ADD.32 (.XA) X1,X1,#1
 1002cdc:	18 60 40 48 	         ADD.32 (.XA) X4,X4,#1
 1002ce0:	00 7b 10 00 	||       ST.W.32 (.XD) *X0,X1
 1002ce4:	80 7c 50 08 	         LD.B.U.32 (.XD) X5,*X4
 1002ce8:	88 70 00 0a 	         CMPE.32 (.XD) X0,X5,#0
 1002cec:	00 78 a4 1c 	   [X0]  B.32 (.XD) @(1003080 <.BB61_core_state_transition+0x4>(vliw-0))  ;0x1ca

01002cf0 <.BB10_core_state_transition>:
 1002cf0:	00 6c 60 08 	         MOV.K.32 (.XM) X6,#4		;0x4
 1002cf4:	ff 78 e0 fb 	||       B.32 (.XD) @(1002c70 <.BB2_core_state_transition+0x34>(vliw-4))  ;0xfffbe
 1002cf8:	50 7e 00 7e 	         LD.W.32 (.XD) X0,*+G7[#1]
 1002cfc:	00 6c 10 56 	         MOV.K.32 (.XM) X1,#43		;0x2b
 1002d00:	80 70 00 40 	||       CMPE.32 (.XD) X0,X0,X1
 1002d04:	00 78 a4 00 	   [X0]  B.32 (.XD) @(1002d18 <.BB12_core_state_transition+0x10>(vliw-0))  ;0xa

01002d08 <.BB12_core_state_transition>:
 1002d08:	50 7e 00 7e 	         LD.W.32 (.XD) X0,*+G7[#1]
 1002d0c:	00 6c 10 5a 	         MOV.K.32 (.XM) X1,#45		;0x2d
 1002d10:	80 70 00 40 	||       CMPE.32 (.XD) X0,X0,X1
 1002d14:	00 78 4c 00 	   [!X0] B.32 (.XD) @(1002d1c <.BB12_core_state_transition+0x14>(vliw-0))  ;0x4
 1002d18:	00 78 80 03 	         B.32 (.XD) @(1002d88 <.BB16_core_state_transition+0x38>(vliw-0))  ;0x38
 1002d1c:	50 7e 00 7e 	         LD.W.32 (.XD) X0,*+G7[#1]
 1002d20:	00 6c 10 5c 	         MOV.K.32 (.XM) X1,#46		;0x2e
 1002d24:	80 70 00 40 	||       CMPE.32 (.XD) X0,X0,X1
 1002d28:	00 78 8c 01 	   [!X0] B.32 (.XD) @(1002d58 <.BB16_core_state_transition+0x8>(vliw-0))  ;0x18

01002d2c <.BB15_core_state_transition>:
 1002d2c:	00 6c 00 48 	         MOV.K.32 (.XM) X0,#36		;0x24
 1002d30:	10 7e 00 3e 	||       LD.W.32 (.XD) X0,*+G7[X0]
 1002d34:	00 7e 10 00 	         LD.W.32 (.XD) X1,*X0
 1002d38:	18 60 10 42 	         ADD.32 (.XA) X1,X1,#1
 1002d3c:	18 60 40 48 	         ADD.32 (.XA) X4,X4,#1
 1002d40:	00 7b 10 00 	||       ST.W.32 (.XD) *X0,X1
 1002d44:	80 7c 50 08 	         LD.B.U.32 (.XD) X5,*X4
 1002d48:	88 70 00 0a 	         CMPE.32 (.XD) X0,X5,#0
 1002d4c:	00 78 e4 19 	   [X0]  B.32 (.XD) @(1003088 <.BB61_core_state_transition+0xc>(vliw-0))  ;0x19e

01002d50 <.BB16_core_state_transition>:
 1002d50:	00 6c 60 0a 	         MOV.K.32 (.XM) X6,#5		;0x5
 1002d54:	ff 78 e0 f8 	||       B.32 (.XD) @(1002c70 <.BB2_core_state_transition+0x34>(vliw-4))  ;0xfff8e
 1002d58:	00 6c 00 48 	         MOV.K.32 (.XM) X0,#36		;0x24
 1002d5c:	10 7e 00 3e 	||       LD.W.32 (.XD) X0,*+G7[X0]
 1002d60:	00 7e 10 00 	         LD.W.32 (.XD) X1,*X0
 1002d64:	19 60 20 00 	         ADD.32 (.XA) X2,X0,#4
 1002d68:	00 7e 30 04 	||       LD.W.32 (.XD) X3,*X2
 1002d6c:	18 60 10 42 	         ADD.32 (.XA) X1,X1,#1
 1002d70:	00 7b 10 00 	||       ST.W.32 (.XD) *X0,X1
 1002d74:	18 60 30 46 	         ADD.32 (.XA) X3,X3,#1
 1002d78:	00 7b 30 04 	||       ST.W.32 (.XD) *X2,X3
 1002d7c:	00 6c 60 02 	         MOV.K.32 (.XM) X6,#1		;0x1
 1002d80:	18 60 40 48 	         ADD.32 (.XA) X4,X4,#1
 1002d84:	00 78 00 1a 	||       B.32 (.XD) @(10030c4 <.BB61_core_state_transition+0x48>(vliw-4))  ;0x1a0
 1002d88:	00 6c 00 48 	         MOV.K.32 (.XM) X0,#36		;0x24
 1002d8c:	10 7e 00 3e 	||       LD.W.32 (.XD) X0,*+G7[X0]
 1002d90:	00 7e 10 00 	         LD.W.32 (.XD) X1,*X0
 1002d94:	18 60 10 42 	         ADD.32 (.XA) X1,X1,#1
 1002d98:	18 60 40 48 	         ADD.32 (.XA) X4,X4,#1
 1002d9c:	00 7b 10 00 	||       ST.W.32 (.XD) *X0,X1
 1002da0:	80 7c 50 08 	         LD.B.U.32 (.XD) X5,*X4
 1002da4:	88 70 00 0a 	         CMPE.32 (.XD) X0,X5,#0
 1002da8:	00 78 44 17 	   [X0]  B.32 (.XD) @(1003090 <.BB61_core_state_transition+0x14>(vliw-0))  ;0x174

01002dac <.BB19_core_state_transition>:
 1002dac:	00 6c 60 04 	         MOV.K.32 (.XM) X6,#2		;0x2
 1002db0:	ff 78 00 f6 	||       B.32 (.XD) @(1002c70 <.BB2_core_state_transition+0x34>(vliw-4))  ;0xfff60
 1002db4:	5c 7b 50 3e 	         ST.W.32 (.XD) *-G7[#16],X5
 1002db8:	51 7b 40 fe 	         ST.W.32 (.XD) *+G7[#7],X4
 1002dbc:	50 7b 60 3e 	         ST.W.32 (.XD) *+G7[#0],X6
 1002dc0:	ff 7a 00 f1 	         CALL.32 (.XD) @(1002be0 <ee_isdigit>(vliw-0))  ;0xfff10

01002dc4 <.BB21_core_state_transition>:
 1002dc4:	50 7e 60 3e 	         LD.W.32 (.XD) X6,*+G7[#0]
 1002dc8:	51 7e 40 fe 	         LD.W.32 (.XD) X4,*+G7[#7]
 1002dcc:	fb 6b 00 38 	         ZXT1.32 (.XM) X0,G4
 1002dd0:	88 70 00 00 	||       CMPE.32 (.XD) X0,X0,#0
 1002dd4:	00 78 4c 01 	   [!X0] B.32 (.XD) @(1002dfc <.BB22_core_state_transition+0x24>(vliw-0))  ;0x14

01002dd8 <.BB22_core_state_transition>:
 1002dd8:	00 6c 00 48 	         MOV.K.32 (.XM) X0,#36		;0x24
 1002ddc:	10 7e 00 3e 	||       LD.W.32 (.XD) X0,*+G7[X0]
 1002de0:	19 60 00 00 	         ADD.32 (.XA) X0,X0,#4
 1002de4:	00 7e 10 00 	||       LD.W.32 (.XD) X1,*X0
 1002de8:	18 60 10 42 	         ADD.32 (.XA) X1,X1,#1
 1002dec:	00 7b 10 00 	||       ST.W.32 (.XD) *X0,X1
 1002df0:	00 6c 60 02 	         MOV.K.32 (.XM) X6,#1		;0x1
 1002df4:	18 60 40 48 	         ADD.32 (.XA) X4,X4,#1
 1002df8:	00 78 60 16 	||       B.32 (.XD) @(10030c4 <.BB61_core_state_transition+0x48>(vliw-4))  ;0x166
 1002dfc:	00 78 40 13 	         B.32 (.XD) @(1003064 <.BB57_core_state_transition+0x24>(vliw-0))  ;0x134
 1002e00:	5c 7b 50 3e 	         ST.W.32 (.XD) *-G7[#16],X5
 1002e04:	51 7b 40 fe 	         ST.W.32 (.XD) *+G7[#7],X4
 1002e08:	50 7b 60 3e 	         ST.W.32 (.XD) *+G7[#0],X6
 1002e0c:	ff 7a a0 ee 	         CALL.32 (.XD) @(1002be0 <ee_isdigit>(vliw-0))  ;0xffeea

01002e10 <.BB25_core_state_transition>:
 1002e10:	51 7e 40 fe 	         LD.W.32 (.XD) X4,*+G7[#7]
 1002e14:	fb 6b 00 38 	         ZXT1.32 (.XM) X0,G4
 1002e18:	88 70 00 00 	||       CMPE.32 (.XD) X0,X0,#0
 1002e1c:	00 78 64 01 	   [X0]  B.32 (.XD) @(1002e48 <.BB27_core_state_transition+0x8>(vliw-0))  ;0x16

01002e20 <.BB26_core_state_transition>:
 1002e20:	51 7e 00 3e 	         LD.W.32 (.XD) X0,*+G7[#4]
 1002e24:	00 7e 10 00 	         LD.W.32 (.XD) X1,*X0
 1002e28:	18 60 10 42 	         ADD.32 (.XA) X1,X1,#1
 1002e2c:	18 60 40 48 	         ADD.32 (.XA) X4,X4,#1
 1002e30:	00 7b 10 00 	||       ST.W.32 (.XD) *X0,X1
 1002e34:	80 7c 50 08 	         LD.B.U.32 (.XD) X5,*X4
 1002e38:	88 70 00 0a 	         CMPE.32 (.XD) X0,X5,#0
 1002e3c:	00 78 e4 12 	   [X0]  B.32 (.XD) @(1003098 <.BB61_core_state_transition+0x1c>(vliw-0))  ;0x12e

01002e40 <.BB27_core_state_transition>:
 1002e40:	00 6c 60 0e 	         MOV.K.32 (.XM) X6,#7		;0x7
 1002e44:	ff 78 60 f1 	||       B.32 (.XD) @(1002c70 <.BB2_core_state_transition+0x34>(vliw-4))  ;0xfff16
 1002e48:	51 7e 00 3e 	         LD.W.32 (.XD) X0,*+G7[#4]
 1002e4c:	00 7e 10 00 	         LD.W.32 (.XD) X1,*X0
 1002e50:	18 60 10 42 	         ADD.32 (.XA) X1,X1,#1
 1002e54:	00 7b 10 00 	||       ST.W.32 (.XD) *X0,X1
 1002e58:	00 6c 60 02 	         MOV.K.32 (.XM) X6,#1		;0x1
 1002e5c:	18 60 40 48 	         ADD.32 (.XA) X4,X4,#1
 1002e60:	00 78 20 13 	||       B.32 (.XD) @(10030c4 <.BB61_core_state_transition+0x48>(vliw-4))  ;0x132
 1002e64:	00 6c 00 8a 	         MOV.K.32 (.XM) X0,#69		;0x45
 1002e68:	80 70 00 10 	||       CMPE.32 (.XD) X0,X8,X0
 1002e6c:	00 78 a4 00 	   [X0]  B.32 (.XD) @(1002e80 <.BB30_core_state_transition+0x10>(vliw-0))  ;0xa

01002e70 <.BB30_core_state_transition>:
 1002e70:	50 7b 60 3e 	         ST.W.32 (.XD) *+G7[#0],X6
 1002e74:	00 6c 00 ca 	         MOV.K.32 (.XM) X0,#101		;0x65
 1002e78:	80 70 00 10 	||       CMPE.32 (.XD) X0,X8,X0
 1002e7c:	00 78 cc 00 	   [!X0] B.32 (.XD) @(1002e94 <.BB30_core_state_transition+0x24>(vliw-0))  ;0xc
 1002e80:	50 7e 00 fe 	         LD.W.32 (.XD) X0,*+G7[#3]
 1002e84:	00 7e 10 00 	         LD.W.32 (.XD) X1,*X0
 1002e88:	18 60 10 42 	         ADD.32 (.XA) X1,X1,#1
 1002e8c:	00 7b 10 00 	||       ST.W.32 (.XD) *X0,X1
 1002e90:	00 78 20 02 	         B.32 (.XD) @(1002ed4 <.BB34_core_state_transition+0x20>(vliw-0))  ;0x22
 1002e94:	5c 7b 50 3e 	         ST.W.32 (.XD) *-G7[#16],X5
 1002e98:	51 7b 40 fe 	         ST.W.32 (.XD) *+G7[#7],X4
 1002e9c:	ff 7a 20 ea 	         CALL.32 (.XD) @(1002be0 <ee_isdigit>(vliw-0))  ;0xffea2

01002ea0 <.BB33_core_state_transition>:
 1002ea0:	50 7e 60 3e 	         LD.W.32 (.XD) X6,*+G7[#0]
 1002ea4:	51 7e 40 fe 	         LD.W.32 (.XD) X4,*+G7[#7]
 1002ea8:	fb 6b 00 38 	         ZXT1.32 (.XM) X0,G4
 1002eac:	88 70 00 00 	||       CMPE.32 (.XD) X0,X0,#0
 1002eb0:	00 78 0c 01 	   [!X0] B.32 (.XD) @(1002ed0 <.BB34_core_state_transition+0x1c>(vliw-0))  ;0x10

01002eb4 <.BB34_core_state_transition>:
 1002eb4:	50 7e 00 fe 	         LD.W.32 (.XD) X0,*+G7[#3]
 1002eb8:	00 7e 10 00 	         LD.W.32 (.XD) X1,*X0
 1002ebc:	18 60 10 42 	         ADD.32 (.XA) X1,X1,#1
 1002ec0:	00 7b 10 00 	||       ST.W.32 (.XD) *X0,X1
 1002ec4:	00 6c 60 02 	         MOV.K.32 (.XM) X6,#1		;0x1
 1002ec8:	18 60 40 48 	         ADD.32 (.XA) X4,X4,#1
 1002ecc:	00 78 c0 0f 	||       B.32 (.XD) @(10030c4 <.BB61_core_state_transition+0x48>(vliw-4))  ;0xfc
 1002ed0:	00 78 a0 0c 	         B.32 (.XD) @(1003064 <.BB57_core_state_transition+0x24>(vliw-0))  ;0xca
 1002ed4:	18 60 40 48 	         ADD.32 (.XA) X4,X4,#1
 1002ed8:	80 7c 50 08 	||       LD.B.U.32 (.XD) X5,*X4
 1002edc:	88 70 00 0a 	         CMPE.32 (.XD) X0,X5,#0
 1002ee0:	00 78 04 0e 	   [X0]  B.32 (.XD) @(10030a0 <.BB61_core_state_transition+0x24>(vliw-0))  ;0xe0

01002ee4 <.BB37_core_state_transition>:
 1002ee4:	00 6c 60 06 	         MOV.K.32 (.XM) X6,#3		;0x3
 1002ee8:	ff 78 40 ec 	||       B.32 (.XD) @(1002c70 <.BB2_core_state_transition+0x34>(vliw-4))  ;0xffec4
 1002eec:	50 7b 60 3e 	         ST.W.32 (.XD) *+G7[#0],X6
 1002ef0:	00 6c 00 5c 	         MOV.K.32 (.XM) X0,#46		;0x2e
 1002ef4:	80 70 00 10 	||       CMPE.32 (.XD) X0,X8,X0
 1002ef8:	00 78 6c 01 	   [!X0] B.32 (.XD) @(1002f24 <.BB40_core_state_transition+0x8>(vliw-0))  ;0x16

01002efc <.BB39_core_state_transition>:
 1002efc:	50 7e 00 be 	         LD.W.32 (.XD) X0,*+G7[#2]
 1002f00:	00 7e 10 00 	         LD.W.32 (.XD) X1,*X0
 1002f04:	18 60 10 42 	         ADD.32 (.XA) X1,X1,#1
 1002f08:	18 60 40 48 	         ADD.32 (.XA) X4,X4,#1
 1002f0c:	00 7b 10 00 	||       ST.W.32 (.XD) *X0,X1
 1002f10:	80 7c 50 08 	         LD.B.U.32 (.XD) X5,*X4
 1002f14:	88 70 00 0a 	         CMPE.32 (.XD) X0,X5,#0
 1002f18:	00 78 84 0c 	   [X0]  B.32 (.XD) @(10030a8 <.BB61_core_state_transition+0x2c>(vliw-0))  ;0xc8

01002f1c <.BB40_core_state_transition>:
 1002f1c:	00 6c 60 0a 	         MOV.K.32 (.XM) X6,#5		;0x5
 1002f20:	ff 78 80 ea 	||       B.32 (.XD) @(1002c70 <.BB2_core_state_transition+0x34>(vliw-4))  ;0xffea8
 1002f24:	5c 7b 50 3e 	         ST.W.32 (.XD) *-G7[#16],X5
 1002f28:	51 7b 40 fe 	         ST.W.32 (.XD) *+G7[#7],X4
 1002f2c:	ff 7a a0 e5 	         CALL.32 (.XD) @(1002be0 <ee_isdigit>(vliw-0))  ;0xffe5a

01002f30 <.BB42_core_state_transition>:
 1002f30:	50 7e 60 3e 	         LD.W.32 (.XD) X6,*+G7[#0]
 1002f34:	51 7e 40 fe 	         LD.W.32 (.XD) X4,*+G7[#7]
 1002f38:	fb 6b 00 38 	         ZXT1.32 (.XM) X0,G4
 1002f3c:	88 70 00 00 	||       CMPE.32 (.XD) X0,X0,#0
 1002f40:	00 78 0c 01 	   [!X0] B.32 (.XD) @(1002f60 <.BB43_core_state_transition+0x1c>(vliw-0))  ;0x10

01002f44 <.BB43_core_state_transition>:
 1002f44:	50 7e 00 be 	         LD.W.32 (.XD) X0,*+G7[#2]
 1002f48:	00 7e 10 00 	         LD.W.32 (.XD) X1,*X0
 1002f4c:	18 60 10 42 	         ADD.32 (.XA) X1,X1,#1
 1002f50:	00 7b 10 00 	||       ST.W.32 (.XD) *X0,X1
 1002f54:	00 6c 60 02 	         MOV.K.32 (.XM) X6,#1		;0x1
 1002f58:	18 60 40 48 	         ADD.32 (.XA) X4,X4,#1
 1002f5c:	00 78 40 0b 	||       B.32 (.XD) @(10030c4 <.BB61_core_state_transition+0x48>(vliw-4))  ;0xb4
 1002f60:	00 78 20 08 	         B.32 (.XD) @(1003064 <.BB57_core_state_transition+0x24>(vliw-0))  ;0x82
 1002f64:	50 7b 60 3e 	         ST.W.32 (.XD) *+G7[#0],X6
 1002f68:	00 6c 00 56 	         MOV.K.32 (.XM) X0,#43		;0x2b
 1002f6c:	80 70 00 10 	||       CMPE.32 (.XD) X0,X8,X0
 1002f70:	00 78 84 00 	   [X0]  B.32 (.XD) @(1002f80 <.BB46_core_state_transition+0xc>(vliw-0))  ;0x8

01002f74 <.BB46_core_state_transition>:
 1002f74:	00 6c 00 5a 	         MOV.K.32 (.XM) X0,#45		;0x2d
 1002f78:	80 70 00 10 	||       CMPE.32 (.XD) X0,X8,X0
 1002f7c:	00 78 cc 00 	   [!X0] B.32 (.XD) @(1002f94 <.BB46_core_state_transition+0x20>(vliw-0))  ;0xc
 1002f80:	51 7e 00 7e 	         LD.W.32 (.XD) X0,*+G7[#5]
 1002f84:	00 7e 10 00 	         LD.W.32 (.XD) X1,*X0
 1002f88:	18 60 10 42 	         ADD.32 (.XA) X1,X1,#1
 1002f8c:	00 7b 10 00 	||       ST.W.32 (.XD) *X0,X1
 1002f90:	00 78 00 01 	         B.32 (.XD) @(1002fb0 <.BB46_core_state_transition+0x3c>(vliw-0))  ;0x10
 1002f94:	51 7e 00 7e 	         LD.W.32 (.XD) X0,*+G7[#5]
 1002f98:	00 7e 10 00 	         LD.W.32 (.XD) X1,*X0
 1002f9c:	18 60 10 42 	         ADD.32 (.XA) X1,X1,#1
 1002fa0:	00 7b 10 00 	||       ST.W.32 (.XD) *X0,X1
 1002fa4:	00 6c 60 02 	         MOV.K.32 (.XM) X6,#1		;0x1
 1002fa8:	18 60 40 48 	         ADD.32 (.XA) X4,X4,#1
 1002fac:	00 78 c0 08 	||       B.32 (.XD) @(10030c4 <.BB61_core_state_transition+0x48>(vliw-4))  ;0x8c
 1002fb0:	18 60 40 48 	         ADD.32 (.XA) X4,X4,#1
 1002fb4:	80 7c 50 08 	||       LD.B.U.32 (.XD) X5,*X4
 1002fb8:	88 70 00 0a 	         CMPE.32 (.XD) X0,X5,#0
 1002fbc:	00 78 a4 07 	   [X0]  B.32 (.XD) @(10030b0 <.BB61_core_state_transition+0x34>(vliw-0))  ;0x7a

01002fc0 <.BB50_core_state_transition>:
 1002fc0:	00 6c 60 0c 	         MOV.K.32 (.XM) X6,#6		;0x6
 1002fc4:	ff 78 60 e5 	||       B.32 (.XD) @(1002c70 <.BB2_core_state_transition+0x34>(vliw-4))  ;0xffe56
 1002fc8:	5c 7b 50 3e 	         ST.W.32 (.XD) *-G7[#16],X5
 1002fcc:	51 7b 40 fe 	         ST.W.32 (.XD) *+G7[#7],X4
 1002fd0:	50 7b 60 3e 	         ST.W.32 (.XD) *+G7[#0],X6
 1002fd4:	ff 7a 60 e0 	         CALL.32 (.XD) @(1002be0 <ee_isdigit>(vliw-0))  ;0xffe06

01002fd8 <.BB52_core_state_transition>:
 1002fd8:	51 7e 40 fe 	         LD.W.32 (.XD) X4,*+G7[#7]
 1002fdc:	fb 6b 00 38 	         ZXT1.32 (.XM) X0,G4
 1002fe0:	88 70 00 00 	||       CMPE.32 (.XD) X0,X0,#0
 1002fe4:	00 78 64 01 	   [X0]  B.32 (.XD) @(1003010 <.BB54_core_state_transition+0x8>(vliw-0))  ;0x16

01002fe8 <.BB53_core_state_transition>:
 1002fe8:	51 7e 00 be 	         LD.W.32 (.XD) X0,*+G7[#6]
 1002fec:	00 7e 10 00 	         LD.W.32 (.XD) X1,*X0
 1002ff0:	18 60 10 42 	         ADD.32 (.XA) X1,X1,#1
 1002ff4:	18 60 40 48 	         ADD.32 (.XA) X4,X4,#1
 1002ff8:	00 7b 10 00 	||       ST.W.32 (.XD) *X0,X1
 1002ffc:	80 7c 50 08 	         LD.B.U.32 (.XD) X5,*X4
 1003000:	88 70 00 0a 	         CMPE.32 (.XD) X0,X5,#0
 1003004:	00 78 a4 05 	   [X0]  B.32 (.XD) @(10030b8 <.BB61_core_state_transition+0x3c>(vliw-0))  ;0x5a

01003008 <.BB54_core_state_transition>:
 1003008:	00 6c 60 08 	         MOV.K.32 (.XM) X6,#4		;0x4
 100300c:	ff 78 20 e3 	||       B.32 (.XD) @(1002c70 <.BB2_core_state_transition+0x34>(vliw-4))  ;0xffe32
 1003010:	50 7e 00 7e 	         LD.W.32 (.XD) X0,*+G7[#1]
 1003014:	00 6c 10 5c 	         MOV.K.32 (.XM) X1,#46		;0x2e
 1003018:	80 70 00 40 	||       CMPE.32 (.XD) X0,X0,X1
 100301c:	00 78 6c 01 	   [!X0] B.32 (.XD) @(1003048 <.BB57_core_state_transition+0x8>(vliw-0))  ;0x16

01003020 <.BB56_core_state_transition>:
 1003020:	51 7e 00 be 	         LD.W.32 (.XD) X0,*+G7[#6]
 1003024:	00 7e 10 00 	         LD.W.32 (.XD) X1,*X0
 1003028:	18 60 10 42 	         ADD.32 (.XA) X1,X1,#1
 100302c:	18 60 40 48 	         ADD.32 (.XA) X4,X4,#1
 1003030:	00 7b 10 00 	||       ST.W.32 (.XD) *X0,X1
 1003034:	80 7c 50 08 	         LD.B.U.32 (.XD) X5,*X4
 1003038:	88 70 00 0a 	         CMPE.32 (.XD) X0,X5,#0
 100303c:	00 78 24 04 	   [X0]  B.32 (.XD) @(10030c0 <.BB61_core_state_transition+0x44>(vliw-0))  ;0x42

01003040 <.BB57_core_state_transition>:
 1003040:	00 6c 60 0a 	         MOV.K.32 (.XM) X6,#5		;0x5
 1003044:	ff 78 60 e1 	||       B.32 (.XD) @(1002c70 <.BB2_core_state_transition+0x34>(vliw-4))  ;0xffe16
 1003048:	51 7e 00 be 	         LD.W.32 (.XD) X0,*+G7[#6]
 100304c:	00 7e 10 00 	         LD.W.32 (.XD) X1,*X0
 1003050:	18 60 10 42 	         ADD.32 (.XA) X1,X1,#1
 1003054:	00 7b 10 00 	||       ST.W.32 (.XD) *X0,X1
 1003058:	00 6c 60 02 	         MOV.K.32 (.XM) X6,#1		;0x1
 100305c:	18 60 40 48 	         ADD.32 (.XA) X4,X4,#1
 1003060:	00 78 20 03 	||       B.32 (.XD) @(10030c4 <.BB61_core_state_transition+0x48>(vliw-4))  ;0x32
 1003064:	18 60 40 48 	         ADD.32 (.XA) X4,X4,#1
 1003068:	80 7c 50 08 	||       LD.B.U.32 (.XD) X5,*X4
 100306c:	88 70 00 0a 	         CMPE.32 (.XD) X0,X5,#0
 1003070:	00 78 a4 02 	   [X0]  B.32 (.XD) @(10030c4 <.BB61_core_state_transition+0x48>(vliw-0))  ;0x2a

01003074 <.BB60_core_state_transition>:
 1003074:	88 70 00 4c 	         CMPE.32 (.XD) X0,X6,#1
 1003078:	ff 78 cc df 	   [!X0] B.32 (.XD) @(1002c70 <.BB2_core_state_transition+0x34>(vliw-0))  ;0xffdfc

0100307c <.BB61_core_state_transition>:
 100307c:	00 78 40 02 	         B.32 (.XD) @(10030c4 <.BB61_core_state_transition+0x48>(vliw-0))  ;0x24
 1003080:	00 6c 60 08 	         MOV.K.32 (.XM) X6,#4		;0x4
 1003084:	00 78 00 02 	||       B.32 (.XD) @(10030c4 <.BB61_core_state_transition+0x48>(vliw-4))  ;0x20
 1003088:	00 6c 60 0a 	         MOV.K.32 (.XM) X6,#5		;0x5
 100308c:	00 78 c0 01 	||       B.32 (.XD) @(10030c4 <.BB61_core_state_transition+0x48>(vliw-4))  ;0x1c
 1003090:	00 6c 60 04 	         MOV.K.32 (.XM) X6,#2		;0x2
 1003094:	00 78 80 01 	||       B.32 (.XD) @(10030c4 <.BB61_core_state_transition+0x48>(vliw-4))  ;0x18
 1003098:	00 6c 60 0e 	         MOV.K.32 (.XM) X6,#7		;0x7
 100309c:	00 78 40 01 	||       B.32 (.XD) @(10030c4 <.BB61_core_state_transition+0x48>(vliw-4))  ;0x14
 10030a0:	00 6c 60 06 	         MOV.K.32 (.XM) X6,#3		;0x3
 10030a4:	00 78 00 01 	||       B.32 (.XD) @(10030c4 <.BB61_core_state_transition+0x48>(vliw-4))  ;0x10
 10030a8:	00 6c 60 0a 	         MOV.K.32 (.XM) X6,#5		;0x5
 10030ac:	00 78 c0 00 	||       B.32 (.XD) @(10030c4 <.BB61_core_state_transition+0x48>(vliw-4))  ;0xc
 10030b0:	00 6c 60 0c 	         MOV.K.32 (.XM) X6,#6		;0x6
 10030b4:	00 78 80 00 	||       B.32 (.XD) @(10030c4 <.BB61_core_state_transition+0x48>(vliw-4))  ;0x8
 10030b8:	00 6c 60 08 	         MOV.K.32 (.XM) X6,#4		;0x4
 10030bc:	00 78 40 00 	||       B.32 (.XD) @(10030c4 <.BB61_core_state_transition+0x48>(vliw-4))  ;0x4
 10030c0:	00 6c 60 0a 	         MOV.K.32 (.XM) X6,#5		;0x5
 10030c4:	00 78 40 00 	||       B.32 (.XD) @(10030cc <.BB61_core_state_transition+0x50>(vliw-4))  ;0x4
 10030c8:	00 6c 60 00 	         MOV.K.32 (.XM) X6,#0		;0x0
 10030cc:	00 6c 00 40 	         MOV.K.32 (.XM) X0,#32		;0x20
 10030d0:	10 7e 00 3e 	||       LD.W.32 (.XD) X0,*+G7[X0]
 10030d4:	00 7b 40 00 	         ST.W.32 (.XD) *X0,X4
 10030d8:	fa 6b c0 4d 	         MOV.R.32 (.XM) G4,X6
 10030dc:	00 64 f0 c1 	         ADDK.32 (.XA) G7,#96		;0x60
 10030e0:	e0 5e       	||       RET.16 (.XD) 
	...

01003100 <get_seed_32>:
 1003100:	00 6c 40 20 	         MOV.K.32 (.XM) X4,#16		;0x10
 1003104:	ff 65 f0 61 	         ADDK.32 (.XA) G7,#-80		;0xffb0
 1003108:	11 7e 40 3e 	||       LD.W.32 (.XD) X4,*+G7[X4]
 100310c:	88 70 00 48 	         CMPE.32 (.XD) X0,X4,#1
 1003110:	00 78 e4 03 	   [X0]  B.32 (.XD) @(100318c <.BB6_get_seed_32+0x58>(vliw-0))  ;0x3e

01003114 <.BB2_get_seed_32>:
 1003114:	88 70 80 89 	         CMPE.32 (.XD) G0,X4,#2
 1003118:	00 78 01 03 	   [G0]  B.32 (.XD) @(1003178 <.BB6_get_seed_32+0x44>(vliw-0))  ;0x30

0100311c <.BB3_get_seed_32>:
 100311c:	88 70 90 c9 	         CMPE.32 (.XD) G1,X4,#3
 1003120:	00 78 22 02 	   [G1]  B.32 (.XD) @(1003164 <.BB6_get_seed_32+0x30>(vliw-0))  ;0x22

01003124 <.BB4_get_seed_32>:
 1003124:	89 70 a0 09 	         CMPE.32 (.XD) G2,X4,#4
 1003128:	00 78 43 01 	   [G2]  B.32 (.XD) @(1003150 <.BB6_get_seed_32+0x1c>(vliw-0))  ;0x14

0100312c <.BB5_get_seed_32>:
 100312c:	89 70 00 48 	         CMPE.32 (.XD) X0,X4,#5
 1003130:	00 78 64 00 	   [X0]  B.32 (.XD) @(100313c <.BB6_get_seed_32+0x8>(vliw-0))  ;0x6

01003134 <.BB6_get_seed_32>:
 1003134:	00 6c c0 01 	         MOV.K.32 (.XM) G4,#0		;0x0
 1003138:	00 78 20 03 	||       B.32 (.XD) @(100319c <.BB6_get_seed_32+0x68>(vliw-4))  ;0x32
 100313c:	00 6c c0 01 	         MOV.K.32 (.XM) G4,#0		;0x0
 1003140:	09 6c d0 01 	         MOV.K.32 (.XM) G5,#1152		;0x480
 1003144:	04 6e d0 01 	         MOV.KH.32 (.XM) G5,#512		;0x200
 1003148:	17 7e c0 79 	||       LD.W.32 (.XD) G4,*+G4[G5]
 100314c:	00 78 80 02 	         B.32 (.XD) @(100319c <.BB6_get_seed_32+0x68>(vliw-0))  ;0x28
 1003150:	00 6c c0 01 	         MOV.K.32 (.XM) G4,#0		;0x0
 1003154:	08 6c 00 e8 	         MOV.K.32 (.XM) X0,#1140		;0x474
 1003158:	04 6e 00 00 	         MOV.KH.32 (.XM) X0,#512		;0x200
 100315c:	10 7e c0 39 	||       LD.W.32 (.XD) G4,*+G4[X0]
 1003160:	00 78 e0 01 	         B.32 (.XD) @(100319c <.BB6_get_seed_32+0x68>(vliw-0))  ;0x1e
 1003164:	00 6c c0 01 	         MOV.K.32 (.XM) G4,#0		;0x0
 1003168:	08 6c 00 e0 	         MOV.K.32 (.XM) X0,#1136		;0x470
 100316c:	04 6e 00 00 	         MOV.KH.32 (.XM) X0,#512		;0x200
 1003170:	10 7e c0 39 	||       LD.W.32 (.XD) G4,*+G4[X0]
 1003174:	00 78 40 01 	         B.32 (.XD) @(100319c <.BB6_get_seed_32+0x68>(vliw-0))  ;0x14
 1003178:	00 6c c0 01 	         MOV.K.32 (.XM) G4,#0		;0x0
 100317c:	08 6c 00 f8 	         MOV.K.32 (.XM) X0,#1148		;0x47c
 1003180:	04 6e 00 00 	         MOV.KH.32 (.XM) X0,#512		;0x200
 1003184:	10 7e c0 39 	||       LD.W.32 (.XD) G4,*+G4[X0]
 1003188:	00 78 a0 00 	         B.32 (.XD) @(100319c <.BB6_get_seed_32+0x68>(vliw-0))  ;0xa
 100318c:	00 6c c0 01 	         MOV.K.32 (.XM) G4,#0		;0x0
 1003190:	08 6c 00 f0 	         MOV.K.32 (.XM) X0,#1144		;0x478
 1003194:	04 6e 00 00 	         MOV.KH.32 (.XM) X0,#512		;0x200
 1003198:	10 7e c0 39 	||       LD.W.32 (.XD) G4,*+G4[X0]
 100319c:	00 64 f0 a1 	         ADDK.32 (.XA) G7,#80		;0x50
 10031a0:	e0 5e       	||       RET.16 (.XD) 
	...

010031c0 <crcu8>:
 10031c0:	00 6c 40 28 	         MOV.K.32 (.XM) X4,#20		;0x14
 10031c4:	00 6c 50 20 	         MOV.K.32 (.XM) X5,#16		;0x10
 10031c8:	ff 65 f0 61 	         ADDK.32 (.XA) G7,#-80		;0xffb0
 10031cc:	91 7c 50 7e 	||       LD.B.U.32 (.XD) X5,*+G7[X5]
 10031d0:	00 6c 70 00 	         MOV.K.32 (.XM) X7,#0		;0x0
 10031d4:	91 7d 40 3e 	||       LD.H.U.32 (.XD) X4,*+G7[X4]
 10031d8:	a1 63 80 49 	         XOR.32 (.XA) G0,X4,X5
 10031dc:	68 63 80 71 	         AND.32 (.XA) G0,G0,#1
 10031e0:	48 62 50 4a 	         LSR.32 (.XA) X5,X5,#1
 10031e4:	88 70 80 71 	||       CMPE.32 (.XD) G0,G0,#1
 10031e8:	fb 6b 50 0a 	         ZXT1.32 (.XM) X5,X5
 10031ec:	00 78 a9 00 	|| [!G0] B.32 (.XD) @(1003200 <.BB3_crcu8+0x10>(vliw-4))  ;0xa

010031f0 <.BB3_crcu8>:
 10031f0:	80 6c 90 05 	         MOV.K.32 (.XM) G1,#16386		;0x4002
 10031f4:	00 6c 80 02 	         MOV.K.32 (.XM) X8,#1		;0x1
 10031f8:	a6 63 40 48 	         XOR.32 (.XA) X4,X4,G1
 10031fc:	00 78 40 00 	||       B.32 (.XD) @(1003204 <.BB3_crcu8+0x14>(vliw-4))  ;0x4
 1003200:	00 6c 80 00 	         MOV.K.32 (.XM) X8,#0		;0x0
 1003204:	ff 6c d0 ff 	         MOV.K.32 (.XM) G5,#32767		;0x7fff
 1003208:	18 60 70 4e 	         ADD.32 (.XA) X7,X7,#1
 100320c:	fb 6b 00 10 	||       ZXT1.32 (.XM) X0,X8
 1003210:	48 62 c0 49 	         LSR.32 (.XA) G4,X4,#1
 1003214:	00 6d 10 00 	||       MOV.K.32 (.XM) X1,#-32768		;0x8000
 1003218:	88 70 00 00 	||       CMPE.32 (.XD) X0,X0,#0
 100321c:	00 6e 10 00 	         MOV.KH.32 (.XM) X1,#0		;0x0
 1003220:	18 60 00 40 	         ADD.32 (.XA) X0,X0,#1
 1003224:	fb 6b a0 0f 	||       ZXT1.32 (.XM) G2,X7
 1003228:	80 63 10 78 	         OR.32 (.XA) X1,G4,X1
 100322c:	67 63 c0 79 	         AND.32 (.XA) G4,G4,G5
 1003230:	fa 6b 64 42 	|| [X0]  MOV.R.32 (.XM) X6,X1
 1003234:	29 70 a0 f5 	||       CMPG.U.32 (.XD) G2,G2,#7
 1003238:	fa 6b 6c 78 	   [!X0] MOV.R.32 (.XM) X6,G4
 100323c:	fa 6b 40 4c 	         MOV.R.32 (.XM) X4,X6
 1003240:	ff 78 cb fc 	|| [!G2] B.32 (.XD) @(10031d8 <crcu8+0x18>(vliw-4))  ;0xfffcc

01003244 <.BB6_crcu8>:
 1003244:	00 64 f0 a1 	         ADDK.32 (.XA) G7,#80		;0x50
 1003248:	fb 6b c0 8d 	||       ZXT2.32 (.XM) G4,X6
 100324c:	e0 5e       	||       RET.16 (.XD) 
	...

01003260 <crcu16>:
 1003260:	00 6c 10 20 	         MOV.K.32 (.XM) X1,#16		;0x10
 1003264:	fa 6b 20 7c 	         MOV.R.32 (.XM) X2,G6
 1003268:	ff 65 f0 61 	         ADDK.32 (.XA) G7,#-80		;0xffb0
 100326c:	50 7b 20 3e 	||       ST.W.32 (.XD) *+G7[#0],X2
 1003270:	90 7d 10 7e 	         LD.H.U.32 (.XD) X1,*+G7[X1]
 1003274:	00 6c 00 28 	         MOV.K.32 (.XM) X0,#20		;0x14
 1003278:	fb 6b 10 02 	         ZXT1.32 (.XM) X1,X1
 100327c:	5c 7b 10 3e 	||       ST.W.32 (.XD) *-G7[#16],X1
 1003280:	90 7d 00 3e 	         LD.H.U.32 (.XD) X0,*+G7[X0]
 1003284:	5b 7b 00 fe 	         ST.W.32 (.XD) *-G7[#15],X0
 1003288:	ff 7a c0 f9 	         CALL.32 (.XD) @(10031c0 <crcu8>(vliw-0))  ;0xfff9c

0100328c <.BB2_crcu16>:
 100328c:	00 6c 40 20 	         MOV.K.32 (.XM) X4,#16		;0x10
 1003290:	91 7d 40 3e 	||       LD.H.U.32 (.XD) X4,*+G7[X4]
 1003294:	4a 62 40 08 	         LSR.32 (.XA) X4,X4,#8
 1003298:	50 7e e0 3f 	||       LD.W.32 (.XD) G6,*+G7[#0]
 100329c:	fb 6b 40 08 	         ZXT1.32 (.XM) X4,X4
 10032a0:	fb 6b 30 b8 	         ZXT2.32 (.XM) X3,G4
 10032a4:	5c 7b 40 3e 	||       ST.W.32 (.XD) *-G7[#16],X4
 10032a8:	5b 7b 30 fe 	         ST.W.32 (.XD) *-G7[#15],X3
 10032ac:	ff 7a a0 f8 	         CALL.32 (.XD) @(10031c0 <crcu8>(vliw-0))  ;0xfff8a

010032b0 <.BB3_crcu16>:
 10032b0:	50 7e e0 3f 	         LD.W.32 (.XD) G6,*+G7[#0]
 10032b4:	00 64 f0 a1 	         ADDK.32 (.XA) G7,#80		;0x50
 10032b8:	fb 6b c0 b9 	||       ZXT2.32 (.XM) G4,G4
 10032bc:	e0 5e       	||       RET.16 (.XD) 
	...

010032c0 <crcu32>:
 10032c0:	00 6c 10 20 	         MOV.K.32 (.XM) X1,#16		;0x10
 10032c4:	fa 6b 20 7c 	         MOV.R.32 (.XM) X2,G6
 10032c8:	ff 65 f0 61 	         ADDK.32 (.XA) G7,#-80		;0xffb0
 10032cc:	50 7b 20 3e 	||       ST.W.32 (.XD) *+G7[#0],X2
 10032d0:	10 7e 10 7e 	         LD.W.32 (.XD) X1,*+G7[X1]
 10032d4:	00 6c 00 28 	         MOV.K.32 (.XM) X0,#20		;0x14
 10032d8:	fb 6b 10 42 	         SXT2.32 (.XM) X1,X1
 10032dc:	5c 7b 10 3e 	||       ST.W.32 (.XD) *-G7[#16],X1
 10032e0:	90 7d 00 3e 	         LD.H.U.32 (.XD) X0,*+G7[X0]
 10032e4:	5b 7b 00 fe 	         ST.W.32 (.XD) *-G7[#15],X0
 10032e8:	00 7a c0 01 	         CALL.32 (.XD) @(1003320 <crc16>(vliw-0))  ;0x1c

010032ec <.BB2_crcu32>:
 10032ec:	00 6c 40 20 	         MOV.K.32 (.XM) X4,#16		;0x10
 10032f0:	11 7e 40 3e 	||       LD.W.32 (.XD) X4,*+G7[X4]
 10032f4:	4c 62 40 08 	         LSR.32 (.XA) X4,X4,#16
 10032f8:	50 7e e0 3f 	||       LD.W.32 (.XD) G6,*+G7[#0]
 10032fc:	fb 6b 40 48 	         SXT2.32 (.XM) X4,X4
 1003300:	fb 6b 30 b8 	         ZXT2.32 (.XM) X3,G4
 1003304:	5c 7b 40 3e 	||       ST.W.32 (.XD) *-G7[#16],X4
 1003308:	5b 7b 30 fe 	         ST.W.32 (.XD) *-G7[#15],X3
 100330c:	00 7a a0 00 	         CALL.32 (.XD) @(1003320 <crc16>(vliw-0))  ;0xa

01003310 <.BB3_crcu32>:
 1003310:	50 7e e0 3f 	         LD.W.32 (.XD) G6,*+G7[#0]
 1003314:	00 64 f0 a1 	         ADDK.32 (.XA) G7,#80		;0x50
 1003318:	fb 6b c0 b9 	||       ZXT2.32 (.XM) G4,G4
 100331c:	e0 5e       	||       RET.16 (.XD) 
	...

01003320 <crc16>:
 1003320:	00 6c 10 20 	         MOV.K.32 (.XM) X1,#16		;0x10
 1003324:	fa 6b 20 7c 	         MOV.R.32 (.XM) X2,G6
 1003328:	ff 65 f0 61 	         ADDK.32 (.XA) G7,#-80		;0xffb0
 100332c:	50 7b 20 3e 	||       ST.W.32 (.XD) *+G7[#0],X2
 1003330:	90 7d 10 7e 	         LD.H.U.32 (.XD) X1,*+G7[X1]
 1003334:	00 6c 00 28 	         MOV.K.32 (.XM) X0,#20		;0x14
 1003338:	5c 7b 10 3e 	||       ST.W.32 (.XD) *-G7[#16],X1
 100333c:	90 7d 00 3e 	         LD.H.U.32 (.XD) X0,*+G7[X0]
 1003340:	5b 7b 00 fe 	         ST.W.32 (.XD) *-G7[#15],X0
 1003344:	ff 7a e0 f8 	         CALL.32 (.XD) @(1003260 <crcu16>(vliw-0))  ;0xfff8e

01003348 <.BB2_crc16>:
 1003348:	50 7e e0 3f 	         LD.W.32 (.XD) G6,*+G7[#0]
 100334c:	00 64 f0 a1 	         ADDK.32 (.XA) G7,#80		;0x50
 1003350:	fb 6b c0 b9 	||       ZXT2.32 (.XM) G4,G4
 1003354:	e0 5e       	||       RET.16 (.XD) 

01003356 <check_data_types>:
 1003356:	ff 65 f0 81 	         ADDK.32 (.XA) G7,#-64		;0xffc0
 100335a:	00 6c c0 01 	||       MOV.K.32 (.XM) G4,#0		;0x0
 100335e:	00 64 f0 81 	         ADDK.32 (.XA) G7,#64		;0x40
 1003362:	e0 5e       	||       RET.16 (.XD) 
	...

01003380 <start_time>:
 1003380:	ff 65 f0 81 	         ADDK.32 (.XA) G7,#-64		;0xffc0
 1003384:	00 64 f0 81 	         ADDK.32 (.XA) G7,#64		;0x40
 1003388:	e0 5e       	||       RET.16 (.XD) 
	...

010033a0 <stop_time>:
 10033a0:	ff 65 f0 81 	         ADDK.32 (.XA) G7,#-64		;0xffc0
 10033a4:	00 64 f0 81 	         ADDK.32 (.XA) G7,#64		;0x40
 10033a8:	e0 5e       	||       RET.16 (.XD) 
	...

010033c0 <get_time>:
 10033c0:	ff 65 f0 81 	         ADDK.32 (.XA) G7,#-64		;0xffc0
 10033c4:	4e 6c c0 21 	||       MOV.K.32 (.XM) G4,#10000		;0x2710
 10033c8:	00 64 f0 81 	         ADDK.32 (.XA) G7,#64		;0x40
 10033cc:	e0 5e       	||       RET.16 (.XD) 
	...

010033e0 <time_in_secs>:
 10033e0:	ff 65 f0 81 	         ADDK.32 (.XA) G7,#-64		;0xffc0
 10033e4:	00 6c c0 15 	||       MOV.K.32 (.XM) G4,#10		;0xa
 10033e8:	00 64 f0 81 	         ADDK.32 (.XA) G7,#64		;0x40
 10033ec:	e0 5e       	||       RET.16 (.XD) 
	...

01003400 <portable_init>:
 1003400:	00 6c 00 00 	         MOV.K.32 (.XM) X0,#0		;0x0
 1003404:	ff 65 f0 81 	         ADDK.32 (.XA) G7,#-64		;0xffc0
 1003408:	10 7e 00 3e 	||       LD.W.32 (.XD) X0,*+G7[X0]
 100340c:	00 6c 10 02 	         MOV.K.32 (.XM) X1,#1		;0x1
 1003410:	00 7f 10 00 	||       ST.B.32 (.XD) *X0,X1
 1003414:	00 64 f0 81 	         ADDK.32 (.XA) G7,#64		;0x40
 1003418:	e0 5e       	||       RET.16 (.XD) 

0100341a <portable_fini>:
 100341a:	00 6c 00 00 	         MOV.K.32 (.XM) X0,#0		;0x0
 100341e:	ff 65 f0 81 	         ADDK.32 (.XA) G7,#-64		;0xffc0
 1003422:	10 7e 00 3e 	||       LD.W.32 (.XD) X0,*+G7[X0]
 1003426:	00 6c 10 00 	         MOV.K.32 (.XM) X1,#0		;0x0
 100342a:	00 7f 10 00 	||       ST.B.32 (.XD) *X0,X1
 100342e:	00 64 f0 81 	         ADDK.32 (.XA) G7,#64		;0x40
 1003432:	e0 5e       	||       RET.16 (.XD) 
	...

Disassembly of section .rodata:

01003440 <_temp_jump_table6_4_15-0xc8>:
 1003440:	53 74 61 74 	         ;0x74537461
 1003444:	69 63 00 00 	         AND.32 (.XA) X0,X0,#4
 1003448:	48 65 61 70 	   [G0]  ADDK.32 (.XA) X6,#-23496		;0xa438
 100344c:	00 00       	         _LILY_ISA_ (.XA) X0,X0
 100344e:	00 00       	         _LILY_ISA_ (.XA) X0,X0
 1003450:	53 74 61 63 	         ;0x74536361
 1003454:	6b 00       	         _LILY_ISA_ (.XA) X11,X6
 1003456:	00 00       	         _LILY_ISA_ (.XA) X0,X0
 1003458:	35 30       	||       MUL.S.LH.16 (.XM) X5,X3
 100345a:	31 32       	         MUL.SU.LH.16 (.XM) X1,X3
 100345c:	00 00       	         _LILY_ISA_ (.XA) X0,X0
 100345e:	00 00       	         _LILY_ISA_ (.XA) X0,X0
 1003460:	31 32       	||       MUL.SU.LH.16 (.XM) X1,X3
 1003462:	33 34       	         SMULL.H.16 (.XM) X3,X3
 1003464:	00 00       	         _LILY_ISA_ (.XA) X0,X0
 1003466:	00 00       	         _LILY_ISA_ (.XA) X0,X0
 1003468:	2d 38       	         ;0x382d
 100346a:	37 34       	         SMULL.H.16 (.XM) X7,X3
 100346c:	00 00       	         _LILY_ISA_ (.XA) X0,X0
 100346e:	00 00       	         _LILY_ISA_ (.XA) X0,X0
 1003470:	2b 31       	||       MUL.U.LH.16 (.XM) X11,X2
 1003472:	32 32       	         MUL.SU.LH.16 (.XM) X2,X3
 1003474:	00 00       	         _LILY_ISA_ (.XA) X0,X0
 1003476:	00 00       	         _LILY_ISA_ (.XA) X0,X0
 1003478:	33 35       	||       SMULL.L.16 (.XM) X3,X3
 100347a:	2e 35       	         SMULL.L.16 (.XM) G2,X2
 100347c:	34 34       	         SMULL.H.16 (.XM) X4,X3
 100347e:	30 30       	         MUL.S.LH.16 (.XM) X0,X3
 1003480:	00 00       	         _LILY_ISA_ (.XA) X0,X0
 1003482:	00 00       	         _LILY_ISA_ (.XA) X0,X0
 1003484:	2e 31       	||       MUL.U.LH.16 (.XM) G2,X2
 1003486:	32 33       	         MUL.US.LH.16 (.XM) X2,X3
 1003488:	34 35       	         SMULL.L.16 (.XM) X4,X3
 100348a:	30 30       	         MUL.S.LH.16 (.XM) X0,X3
 100348c:	00 00       	         _LILY_ISA_ (.XA) X0,X0
 100348e:	00 00       	         _LILY_ISA_ (.XA) X0,X0
 1003490:	2d 31       	||       MUL.U.LH.16 (.XM) G1,X2
 1003492:	31 30       	         MUL.S.LH.16 (.XM) X1,X3
 1003494:	2e 37       	         SMULL.LH.16 (.XM) G2,X2
 1003496:	30 30       	         MUL.S.LH.16 (.XM) X0,X3
 1003498:	00 00       	         _LILY_ISA_ (.XA) X0,X0
 100349a:	00 00       	         _LILY_ISA_ (.XA) X0,X0
 100349c:	2b 30       	||       MUL.S.LH.16 (.XM) X11,X2
 100349e:	2e 36       	         SMULL.HL.16 (.XM) G2,X2
 10034a0:	34 34       	         SMULL.H.16 (.XM) X4,X3
 10034a2:	30 30       	         MUL.S.LH.16 (.XM) X0,X3
 10034a4:	00 00       	         _LILY_ISA_ (.XA) X0,X0
 10034a6:	00 00       	         _LILY_ISA_ (.XA) X0,X0
 10034a8:	35 2e       	||       MUL.SU.HL.16 (.XM) X5,X3
 10034aa:	35 30       	         MUL.S.LH.16 (.XM) X5,X3
 10034ac:	30 65 2b 33 	   [!G2] ADDK.32 (.XA) X18,#-26599		;0x9819
 10034b0:	00 00       	         _LILY_ISA_ (.XA) X0,X0
 10034b2:	00 00       	         _LILY_ISA_ (.XA) X0,X0
 10034b4:	2d 2e       	||       MUL.SU.HL.16 (.XM) G1,X2
 10034b6:	31 32       	         MUL.SU.LH.16 (.XM) X1,X3
 10034b8:	33 65 2d 32 	   [!X1] ADDK.32 (.XA) X2,#-26215		;0x9999
 10034bc:	00 00       	         _LILY_ISA_ (.XA) X0,X0
 10034be:	00 00       	         _LILY_ISA_ (.XA) X0,X0
 10034c0:	2d 38       	         ;0x382d
 10034c2:	37 65 2b 38 	   [!G2] ADDK.32 (.XA) X2,#-25700		;0x9b9c
 10034c6:	33 32       	||       MUL.SU.LH.16 (.XM) X3,X3
 10034c8:	00 00       	         _LILY_ISA_ (.XA) X0,X0
 10034ca:	00 00       	         _LILY_ISA_ (.XA) X0,X0
 10034cc:	2b 30       	||       MUL.S.LH.16 (.XM) X11,X2
 10034ce:	2e 36       	         SMULL.HL.16 (.XM) G2,X2
 10034d0:	65 2d       	         MUL.U.HL.16 (.XM) X5,X6
 10034d2:	31 32       	         MUL.SU.LH.16 (.XM) X1,X3
 10034d4:	00 00       	         _LILY_ISA_ (.XA) X0,X0
 10034d6:	00 00       	         _LILY_ISA_ (.XA) X0,X0
 10034d8:	54 30       	||       MUL.S.LH.16 (.XM) X4,X5
 10034da:	2e 33       	         MUL.US.LH.16 (.XM) G2,X2
 10034dc:	65 2d       	         MUL.U.HL.16 (.XM) X5,X6
 10034de:	31 46       	         ;0x4631
 10034e0:	00 00       	         _LILY_ISA_ (.XA) X0,X0
 10034e2:	00 00       	         _LILY_ISA_ (.XA) X0,X0
 10034e4:	2d 54       	||       ADD.16 (.XD) G1,X2
 10034e6:	2e 54       	         ADD.16 (.XD) G2,X2
 10034e8:	2b 2b       	         MUL.SU.L.16 (.XM) X11,X2
 10034ea:	54 71 00 00 	         ;0x71540000
 10034ee:	00 00       	         _LILY_ISA_ (.XA) X0,X0
 10034f0:	31 54       	||       ADD.16 (.XD) X1,X3
 10034f2:	33 2e       	         MUL.SU.HL.16 (.XM) X3,X3
 10034f4:	34 65 34 7a 	   [X0]  ADDK.32 (.XA) X3,#-26051		;0x9a3d
 10034f8:	00 00       	         _LILY_ISA_ (.XA) X0,X0
 10034fa:	00 00       	         _LILY_ISA_ (.XA) X0,X0
 10034fc:	33 34       	||       SMULL.H.16 (.XM) X3,X3
 10034fe:	2e 30       	         MUL.S.LH.16 (.XM) G2,X2
 1003500:	65 2d       	         MUL.U.HL.16 (.XM) X5,X6
 1003502:	54 5e       	         ;0x5e54
 1003504:	00 00       	         _LILY_ISA_ (.XA) X0,X0
	...

01003508 <_temp_jump_table6_4_15>:
 1003508:	c2 2a       	||       MUL.U.L.16 (.XM) X2,G0
 100350a:	00 01       	         ;0x100
 100350c:	36 2b       	         MUL.SU.L.16 (.XM) X6,X3
 100350e:	00 01       	         ;0x100
 1003510:	3a 2b       	         MUL.SU.L.16 (.XM) X10,X3
 1003512:	00 01       	         ;0x100
 1003514:	12 2b       	         MUL.SU.L.16 (.XM) X2,X1
 1003516:	00 01       	         ;0x100
 1003518:	16 2b       	         MUL.SU.L.16 (.XM) X6,X1
 100351a:	00 01       	         ;0x100
 100351c:	ea 2a       	         MUL.U.L.16 (.XM) X10,G2
 100351e:	00 01       	         ;0x100
 1003520:	ee 2a       	         MUL.U.L.16 (.XM) G2,G2
 1003522:	00 01       	         ;0x100
 1003524:	c6 2a       	         MUL.U.L.16 (.XM) X6,G0
 1003526:	00 01       	         ;0x100

01003528 <_temp_jump_table7_2_14>:
 1003528:	ac 2c       	         MUL.S.HL.16 (.XM) G0,X10
 100352a:	00 01       	         ;0x100
 100352c:	64 30       	         MUL.S.LH.16 (.XM) X4,X6
 100352e:	00 01       	         ;0x100
 1003530:	c8 2f       	         MUL.US.HL.16 (.XM) X8,G0
 1003532:	00 01       	         ;0x100
 1003534:	64 2f       	         MUL.US.HL.16 (.XM) X4,X6
 1003536:	00 01       	         ;0x100
 1003538:	ec 2e       	         MUL.SU.HL.16 (.XM) G0,G2
 100353a:	00 01       	         ;0x100
 100353c:	64 2e       	         MUL.SU.HL.16 (.XM) X4,X6
 100353e:	00 01       	         ;0x100
 1003540:	00 2e       	         MUL.SU.HL.16 (.XM) X0,X0
 1003542:	00 01       	         ;0x100
 1003544:	b4 2d       	         MUL.U.HL.16 (.XM) X4,X11
 1003546:	00 01       	         ;0x100

Disassembly of section .data:

02000000 <_ctrl_stack_area>:
	...

02000400 <list_known_crc>:
 2000400:	b0 d4       	         ADD.16 (.YD) Y0,Y11
 2000402:	40 33       	         MUL.US.LH.16 (.XM) X0,X4
 2000404:	79 6a 14 e7 	         ;0x6a79e714
 2000408:	c1 e3 52 be 	   [G1]  PACK.L.2.32 (.YA) Y5,G7,Y6

0200040a <matrix_known_crc>:
 200040a:	52 be       	         ;0xbe52
 200040c:	99 11       	         ASR.2.16 (.XA) X9,#9
 200040e:	08 56       	||       PUSH.16 (.XD) X8
 2000410:	d7 1f       	         ;0x1fd7
 2000412:	47 07       	         ASL.16 (.XA) X7,#4

02000414 <state_known_crc>:
 2000414:	47 5e       	         ;0x5e47
 2000416:	bf 39       	         ;0x39bf
 2000418:	a4 e5 3a 8e 	   [!G1] ADDK.32 (.YA) Y3,#-11705		;0xd247
 200041c:	84 8d       	         LSR.2.16 (.YA) Y4,#8
	...

02000420 <mem_name>:
 2000420:	40 34       	         SMULL.H.16 (.XM) X0,X4
 2000422:	00 01       	         ;0x100
 2000424:	48 34       	         SMULL.H.16 (.XM) X8,X4
 2000426:	00 01       	         ;0x100
 2000428:	50 34       	         SMULL.H.16 (.XM) X0,X5
 200042a:	00 01       	         ;0x100

0200042c <intpat>:
 200042c:	58 34       	         SMULL.H.16 (.XM) X8,X5
 200042e:	00 01       	         ;0x100
 2000430:	60 34       	         SMULL.H.16 (.XM) X0,X6
 2000432:	00 01       	         ;0x100
 2000434:	68 34       	         SMULL.H.16 (.XM) X8,X6
 2000436:	00 01       	         ;0x100
 2000438:	70 34       	         SMULL.H.16 (.XM) X0,X7
 200043a:	00 01       	         ;0x100

0200043c <floatpat>:
 200043c:	78 34       	         SMULL.H.16 (.XM) X8,X7
 200043e:	00 01       	         ;0x100
 2000440:	84 34       	         SMULL.H.16 (.XM) X4,X8
 2000442:	00 01       	         ;0x100
 2000444:	90 34       	         SMULL.H.16 (.XM) X0,X9
 2000446:	00 01       	         ;0x100
 2000448:	9c 34       	         SMULL.H.16 (.XM) G0,X9
 200044a:	00 01       	         ;0x100

0200044c <scipat>:
 200044c:	a8 34       	         SMULL.H.16 (.XM) X8,X10
 200044e:	00 01       	         ;0x100
 2000450:	b4 34       	         SMULL.H.16 (.XM) X4,X11
 2000452:	00 01       	         ;0x100
 2000454:	c0 34       	         SMULL.H.16 (.XM) X0,G0
 2000456:	00 01       	         ;0x100
 2000458:	cc 34       	         SMULL.H.16 (.XM) G0,G0
 200045a:	00 01       	         ;0x100

0200045c <errpat>:
 200045c:	d8 34       	         SMULL.H.16 (.XM) X8,G1
 200045e:	00 01       	         ;0x100
 2000460:	e4 34       	         SMULL.H.16 (.XM) X4,G2
 2000462:	00 01       	         ;0x100
 2000464:	f0 34       	         SMULL.H.16 (.XM) X0,G3
 2000466:	00 01       	         ;0x100
 2000468:	fc 34       	         SMULL.H.16 (.XM) G0,G3
 200046a:	00 01       	         ;0x100

Disassembly of section .sdata:

0200046c <default_num_contexts>:
 200046c:	01 00       	         _LILY_ISA_ (.XA) X1,X0
	...

02000470 <seed3_volatile>:
 2000470:	66 00       	         _LILY_ISA_ (.XA) X6,X6
	...

02000474 <seed4_volatile>:
 2000474:	01 00       	         _LILY_ISA_ (.XA) X1,X0
	...

Disassembly of section .sbss:

02000478 <seed1_volatile>:
 2000478:	00 00       	         _LILY_ISA_ (.XA) X0,X0
	...

0200047c <seed2_volatile>:
 200047c:	00 00       	         _LILY_ISA_ (.XA) X0,X0
	...

02000480 <seed5_volatile>:
 2000480:	00 00       	         _LILY_ISA_ (.XA) X0,X0
	...

Disassembly of section .comment:

00000000 <.comment>:
   0:	23 4f       	         ;0x4f23
   2:	70 65 6e 36 	   [!Y0] ADDK.32 (.XA) X6,#-18405		;0xb81b
   6:	34 20       	||       MUL.S.H.16 (.XM) X4,X3
   8:	43 6f 6d 70 	   [!X1] MOV.KH.32 (.XM) X6,#-24136		;0xa1b8
   c:	69 6c 65 72 	   [X1]  MOV.K.32 (.XM) X6,#13497		;0x34b9
  10:	20 56       	||       POP.16 (.XD) X0
  12:	65 72 73 69 	         ;0x72656973
  16:	6f 6e 20 34 	         MOV.KH.32 (.XM) X2,#14234		;0x379a
  1a:	2e 32       	         MUL.SU.LH.16 (.XM) G2,X2
  1c:	20 3a       	         ADD.16 (.XM) X0,X2
  1e:	20 63 6f 72 	   [!Y1] MAX.S.V.32 (.XA) X6,G1,X1
  22:	65 5f       	         ;0x5f65
  24:	6c 69 73 74 	   [G2]  MAC.L.32 (.XM) --,G2,X17
  28:	5f 6a 6f 69 	   [!Y1] NXOR.32 (.XM) X22,X20,G5
  2c:	6e 2e       	         MUL.SU.HL.16 (.XM) G2,X6
  2e:	63 20       	         MUL.S.H.16 (.XM) X3,X6
  30:	63 6f 6d 70 	   [!X1] MOV.KH.32 (.XM) X6,#-20040		;0xb1b8
  34:	69 6c 65 64 	   [X1]  MOV.K.32 (.XM) X6,#13490		;0x34b2
  38:	20 77 69 74 	         ;0x77207469
  3c:	68 20       	         MUL.S.H.16 (.XM) X8,X6
  3e:	3a 20       	         MUL.S.H.16 (.XM) X10,X3
  40:	2d 4f       	         ;0x4f2d
  42:	32 20       	         MUL.S.H.16 (.XM) X2,X3
  44:	00 23       	         MUL.US.H.16 (.XM) X0,#0
  46:	4f 70 65 6e 	|| [X1]  CMPL.S.32 (.XD) X6,X23,#-3
  4a:	36 34       	         SMULL.H.16 (.XM) X6,X3
  4c:	20 43       	         ;0x4320
  4e:	6f 6d 70 69 	         MOV.K.32 (.XM) X23,#-18508		;0xb7b4
  52:	6c 65 72 20 	   [G1]  ADDK.32 (.XA) X7,#-18928		;0xb610
  56:	56 65 72 73 	   [G1]  ADDK.32 (.XA) X23,#-21703		;0xab39
  5a:	69 6f 6e 20 	|| [!Y0] MOV.KH.32 (.XM) X6,#-19312		;0xb490
  5e:	34 2e       	         MUL.SU.HL.16 (.XM) X4,X3
  60:	32 20       	         MUL.S.H.16 (.XM) X2,X3
  62:	3a 20       	         MUL.S.H.16 (.XM) X10,X3
  64:	63 6f 72 65 	   [G1]  MOV.KH.32 (.XM) X23,#-20046		;0xb1b2
  68:	5f 6d 61 69 	   [G0]  MOV.K.32 (.XM) X22,#-20556		;0xafb4
  6c:	6e 2e       	         MUL.SU.HL.16 (.XM) G2,X6
  6e:	63 20       	         MUL.S.H.16 (.XM) X3,X6
  70:	63 6f 6d 70 	   [!X1] MOV.KH.32 (.XM) X6,#-20040		;0xb1b8
  74:	69 6c 65 64 	   [X1]  MOV.K.32 (.XM) X6,#13490		;0x34b2
  78:	20 77 69 74 	         ;0x77207469
  7c:	68 20       	         MUL.S.H.16 (.XM) X8,X6
  7e:	3a 20       	         MUL.S.H.16 (.XM) X10,X3
  80:	2d 4f       	         ;0x4f2d
  82:	32 20       	         MUL.S.H.16 (.XM) X2,X3
  84:	00 23       	         MUL.US.H.16 (.XM) X0,#0
  86:	4f 70 65 6e 	|| [X1]  CMPL.S.32 (.XD) X6,X23,#-3
  8a:	36 34       	         SMULL.H.16 (.XM) X6,X3
  8c:	20 43       	         ;0x4320
  8e:	6f 6d 70 69 	         MOV.K.32 (.XM) X23,#-18508		;0xb7b4
  92:	6c 65 72 20 	   [G1]  ADDK.32 (.XA) X7,#-18928		;0xb610
  96:	56 65 72 73 	   [G1]  ADDK.32 (.XA) X23,#-21703		;0xab39
  9a:	69 6f 6e 20 	|| [!Y0] MOV.KH.32 (.XM) X6,#-19312		;0xb490
  9e:	34 2e       	         MUL.SU.HL.16 (.XM) X4,X3
  a0:	32 20       	         MUL.S.H.16 (.XM) X2,X3
  a2:	3a 20       	         MUL.S.H.16 (.XM) X10,X3
  a4:	63 6f 72 65 	   [G1]  MOV.KH.32 (.XM) X23,#-20046		;0xb1b2
  a8:	5f 6d 61 74 	   [G0]  MOV.K.32 (.XM) X6,#-20550		;0xafba
  ac:	72 69 78 2e 	   [1000] MAC.L.32 (.XM) --,X23,#8
  b0:	63 20       	         MUL.S.H.16 (.XM) X3,X6
  b2:	63 6f 6d 70 	   [!X1] MOV.KH.32 (.XM) X6,#-20040		;0xb1b8
  b6:	69 6c 65 64 	   [X1]  MOV.K.32 (.XM) X6,#13490		;0x34b2
  ba:	20 77 69 74 	         ;0x77207469
  be:	68 20       	         MUL.S.H.16 (.XM) X8,X6
  c0:	3a 20       	         MUL.S.H.16 (.XM) X10,X3
  c2:	2d 4f       	         ;0x4f2d
  c4:	32 20       	         MUL.S.H.16 (.XM) X2,X3
  c6:	00 23       	         MUL.US.H.16 (.XM) X0,#0
  c8:	4f 70 65 6e 	|| [X1]  CMPL.S.32 (.XD) X6,X23,#-3
  cc:	36 34       	         SMULL.H.16 (.XM) X6,X3
  ce:	20 43       	         ;0x4320
  d0:	6f 6d 70 69 	         MOV.K.32 (.XM) X23,#-18508		;0xb7b4
  d4:	6c 65 72 20 	   [G1]  ADDK.32 (.XA) X7,#-18928		;0xb610
  d8:	56 65 72 73 	   [G1]  ADDK.32 (.XA) X23,#-21703		;0xab39
  dc:	69 6f 6e 20 	|| [!Y0] MOV.KH.32 (.XM) X6,#-19312		;0xb490
  e0:	34 2e       	         MUL.SU.HL.16 (.XM) X4,X3
  e2:	32 20       	         MUL.S.H.16 (.XM) X2,X3
  e4:	3a 20       	         MUL.S.H.16 (.XM) X10,X3
  e6:	63 6f 72 65 	   [G1]  MOV.KH.32 (.XM) X23,#-20046		;0xb1b2
  ea:	5f 73 74 61 	         ;0x735f6174
  ee:	74 65 2e 63 	   [!Y0] ADDK.32 (.XA) X18,#-17871		;0xba31
  f2:	20 63 6f 6d 	   [!Y1] MAX.S.V.32 (.XA) X22,X22,X1
  f6:	70 69 6c 65 	|| [!X0] MAC.L.32 (.XM) --,X18,#1
  fa:	64 20       	         MUL.S.H.16 (.XM) X4,X6
  fc:	77 69 74 68 	   [X0]  MAC.L.32 (.XM) --,X20,#-3
 100:	20 3a       	         ADD.16 (.XM) X0,X2
 102:	20 2d       	         MUL.U.HL.16 (.XM) X0,X2
 104:	4f 32       	         MUL.SU.LH.16 (.XM) G3,X4
 106:	20 00       	         _LILY_ISA_ (.XA) X0,X2
 108:	23 4f       	         ;0x4f23
 10a:	70 65 6e 36 	   [!Y0] ADDK.32 (.XA) X6,#-18405		;0xb81b
 10e:	34 20       	||       MUL.S.H.16 (.XM) X4,X3
 110:	43 6f 6d 70 	   [!X1] MOV.KH.32 (.XM) X6,#-24136		;0xa1b8
 114:	69 6c 65 72 	   [X1]  MOV.K.32 (.XM) X6,#13497		;0x34b9
 118:	20 56       	||       POP.16 (.XD) X0
 11a:	65 72 73 69 	         ;0x72656973
 11e:	6f 6e 20 34 	         MOV.KH.32 (.XM) X2,#14234		;0x379a
 122:	2e 32       	         MUL.SU.LH.16 (.XM) G2,X2
 124:	20 3a       	         ADD.16 (.XM) X0,X2
 126:	20 63 6f 72 	   [!Y1] MAX.S.V.32 (.XA) X6,G1,X1
 12a:	65 5f       	         ;0x5f65
 12c:	75 74 69 6c 	         ;0x74756c69
 130:	2e 63 20 63 	         MAX.U.V.32 (.XA) X18,X17,G1
 134:	6f 6d 70 69 	||       MOV.K.32 (.XM) X23,#-18508		;0xb7b4
 138:	6c 65 64 20 	   [X0]  ADDK.32 (.XA) X6,#-18928		;0xb610
 13c:	77 69 74 68 	|| [X0]  MAC.L.32 (.XM) --,X20,#-3
 140:	20 3a       	         ADD.16 (.XM) X0,X2
 142:	20 2d       	         MUL.U.HL.16 (.XM) X0,X2
 144:	4f 32       	         MUL.SU.LH.16 (.XM) G3,X4
 146:	20 00       	         _LILY_ISA_ (.XA) X0,X2
 148:	23 4f       	         ;0x4f23
 14a:	70 65 6e 36 	   [!Y0] ADDK.32 (.XA) X6,#-18405		;0xb81b
 14e:	34 20       	||       MUL.S.H.16 (.XM) X4,X3
 150:	43 6f 6d 70 	   [!X1] MOV.KH.32 (.XM) X6,#-24136		;0xa1b8
 154:	69 6c 65 72 	   [X1]  MOV.K.32 (.XM) X6,#13497		;0x34b9
 158:	20 56       	||       POP.16 (.XD) X0
 15a:	65 72 73 69 	         ;0x72656973
 15e:	6f 6e 20 34 	         MOV.KH.32 (.XM) X2,#14234		;0x379a
 162:	2e 32       	         MUL.SU.LH.16 (.XM) G2,X2
 164:	20 3a       	         ADD.16 (.XM) X0,X2
 166:	20 6c 69 6c 	   [!G0] MOV.K.32 (.XM) X6,#4150		;0x1036
 16a:	79 2f       	         MUL.US.HL.16 (.XM) X9,X7
 16c:	63 6f 72 65 	   [G1]  MOV.KH.32 (.XM) X23,#-20046		;0xb1b2
 170:	5f 70 6f 72 	         ;0x705f726f
 174:	74 6d 65 2e 	   [X1]  MOV.K.32 (.XM) X6,#-17897		;0xba17
 178:	63 20       	         MUL.S.H.16 (.XM) X3,X6
 17a:	63 6f 6d 70 	   [!X1] MOV.KH.32 (.XM) X6,#-20040		;0xb1b8
 17e:	69 6c 65 64 	   [X1]  MOV.K.32 (.XM) X6,#13490		;0x34b2
 182:	20 77 69 74 	         ;0x77207469
 186:	68 20       	         MUL.S.H.16 (.XM) X8,X6
 188:	3a 20       	         MUL.S.H.16 (.XM) X10,X3
 18a:	2d 4f       	         ;0x4f2d
 18c:	32 20       	         MUL.S.H.16 (.XM) X2,X3
	...
