{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1683532335982 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683532335983 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May  8 01:52:15 2023 " "Processing started: Mon May  8 01:52:15 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683532335983 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532335983 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 2048_Game -c 2048_Game " "Command: quartus_map --read_settings_files=on --write_settings_files=off 2048_Game -c 2048_Game" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532335983 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1683532336545 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1683532336545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displaygrid.sv 1 1 " "Found 1 design units, including 1 entities, in source file displaygrid.sv" { { "Info" "ISGN_ENTITY_NAME" "1 displaygrid " "Found entity 1: displaygrid" {  } { { "displaygrid.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683532345498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345498 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "vga.sv " "Can't analyze file -- file vga.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1683532345502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "button.sv 1 1 " "Found 1 design units, including 1 entities, in source file button.sv" { { "Info" "ISGN_ENTITY_NAME" "1 button " "Found entity 1: button" {  } { { "button.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/button.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683532345504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "movement.sv 1 1 " "Found 1 design units, including 1 entities, in source file movement.sv" { { "Info" "ISGN_ENTITY_NAME" "1 movement " "Found entity 1: movement" {  } { { "movement.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/movement.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683532345507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rng.sv 1 1 " "Found 1 design units, including 1 entities, in source file rng.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rng " "Found entity 1: rng" {  } { { "rng.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/rng.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683532345509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345509 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "displaytile.sv(37) " "Verilog HDL information at displaytile.sv(37): always construct contains both blocking and non-blocking assignments" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1683532345511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displaytile.sv 1 1 " "Found 1 design units, including 1 entities, in source file displaytile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 displaytile " "Found entity 1: displaytile" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683532345511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gamestate.sv 1 1 " "Found 1 design units, including 1 entities, in source file gamestate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 gamestate " "Found entity 1: gamestate" {  } { { "gamestate.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/gamestate.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683532345513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displayconverter.sv 1 1 " "Found 1 design units, including 1 entities, in source file displayconverter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 displayconverter " "Found entity 1: displayconverter" {  } { { "displayconverter.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displayconverter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683532345515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345515 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Game.sv(153) " "Verilog HDL information at Game.sv(153): always construct contains both blocking and non-blocking assignments" {  } { { "Game.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 153 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1683532345517 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RST rst Game.sv(5) " "Verilog HDL Declaration information at Game.sv(5): object \"RST\" differs only in case from object \"rst\" in the same scope" {  } { { "Game.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683532345517 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BTN_RIGHT btn_right Game.sv(6) " "Verilog HDL Declaration information at Game.sv(6): object \"BTN_RIGHT\" differs only in case from object \"btn_right\" in the same scope" {  } { { "Game.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683532345517 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BTN_LEFT btn_left Game.sv(7) " "Verilog HDL Declaration information at Game.sv(7): object \"BTN_LEFT\" differs only in case from object \"btn_left\" in the same scope" {  } { { "Game.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683532345517 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BTN_TOP btn_top Game.sv(8) " "Verilog HDL Declaration information at Game.sv(8): object \"BTN_TOP\" differs only in case from object \"btn_top\" in the same scope" {  } { { "Game.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683532345517 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BTN_BOT btn_bot Game.sv(9) " "Verilog HDL Declaration information at Game.sv(9): object \"BTN_BOT\" differs only in case from object \"btn_bot\" in the same scope" {  } { { "Game.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683532345517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game.sv 1 1 " "Found 1 design units, including 1 entities, in source file game.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Game " "Found entity 1: Game" {  } { { "Game.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683532345518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/pll.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683532345520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll/pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_0002 " "Found entity 1: pll_0002" {  } { { "pll/pll_0002.v" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/pll/pll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683532345522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displaydigit.sv 1 1 " "Found 1 design units, including 1 entities, in source file displaydigit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 displaydigit " "Found entity 1: displaydigit" {  } { { "displaydigit.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaydigit.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683532345525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_game_over.sv 1 1 " "Found 1 design units, including 1 entities, in source file display_game_over.sv" { { "Info" "ISGN_ENTITY_NAME" "1 display_game_over " "Found entity 1: display_game_over" {  } { { "display_game_over.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/display_game_over.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683532345526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_game_completed.sv 1 1 " "Found 1 design units, including 1 entities, in source file display_game_completed.sv" { { "Info" "ISGN_ENTITY_NAME" "1 display_game_completed " "Found entity 1: display_game_completed" {  } { { "display_game_completed.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/display_game_completed.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683532345529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_controller.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/vga_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683532345531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345531 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "displaytile displaytile.sv(11) " "Verilog HDL Parameter Declaration warning at displaytile.sv(11): Parameter Declaration in module \"displaytile\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 11 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1683532345534 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "displaytile displaytile.sv(12) " "Verilog HDL Parameter Declaration warning at displaytile.sv(12): Parameter Declaration in module \"displaytile\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 12 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1683532345534 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "displaytile displaytile.sv(14) " "Verilog HDL Parameter Declaration warning at displaytile.sv(14): Parameter Declaration in module \"displaytile\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 14 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1683532345534 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "displaytile displaytile.sv(15) " "Verilog HDL Parameter Declaration warning at displaytile.sv(15): Parameter Declaration in module \"displaytile\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 15 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1683532345534 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "displaytile displaytile.sv(17) " "Verilog HDL Parameter Declaration warning at displaytile.sv(17): Parameter Declaration in module \"displaytile\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 17 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1683532345534 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "displaytile displaytile.sv(18) " "Verilog HDL Parameter Declaration warning at displaytile.sv(18): Parameter Declaration in module \"displaytile\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 18 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1683532345534 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "displaytile displaytile.sv(19) " "Verilog HDL Parameter Declaration warning at displaytile.sv(19): Parameter Declaration in module \"displaytile\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 19 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1683532345534 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "displaytile displaytile.sv(20) " "Verilog HDL Parameter Declaration warning at displaytile.sv(20): Parameter Declaration in module \"displaytile\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 20 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1683532345534 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "displaytile displaytile.sv(21) " "Verilog HDL Parameter Declaration warning at displaytile.sv(21): Parameter Declaration in module \"displaytile\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 21 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1683532345534 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "displaytile displaytile.sv(25) " "Verilog HDL Parameter Declaration warning at displaytile.sv(25): Parameter Declaration in module \"displaytile\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 25 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1683532345534 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "displaytile displaytile.sv(26) " "Verilog HDL Parameter Declaration warning at displaytile.sv(26): Parameter Declaration in module \"displaytile\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 26 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1683532345534 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "displaydigit displaydigit.sv(18) " "Verilog HDL Parameter Declaration warning at displaydigit.sv(18): Parameter Declaration in module \"displaydigit\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "displaydigit.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaydigit.sv" 18 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1683532345536 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "displaydigit displaydigit.sv(19) " "Verilog HDL Parameter Declaration warning at displaydigit.sv(19): Parameter Declaration in module \"displaydigit\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "displaydigit.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaydigit.sv" 19 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1683532345536 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "displaydigit displaydigit.sv(20) " "Verilog HDL Parameter Declaration warning at displaydigit.sv(20): Parameter Declaration in module \"displaydigit\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "displaydigit.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaydigit.sv" 20 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1683532345536 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "displaydigit displaydigit.sv(21) " "Verilog HDL Parameter Declaration warning at displaydigit.sv(21): Parameter Declaration in module \"displaydigit\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "displaydigit.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaydigit.sv" 21 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1683532345536 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "displaydigit displaydigit.sv(22) " "Verilog HDL Parameter Declaration warning at displaydigit.sv(22): Parameter Declaration in module \"displaydigit\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "displaydigit.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaydigit.sv" 22 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1683532345536 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "displaydigit displaydigit.sv(23) " "Verilog HDL Parameter Declaration warning at displaydigit.sv(23): Parameter Declaration in module \"displaydigit\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "displaydigit.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaydigit.sv" 23 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1683532345536 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Game " "Elaborating entity \"Game\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1683532345642 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "trigger Game.sv(35) " "Verilog HDL or VHDL warning at Game.sv(35): object \"trigger\" assigned a value but never read" {  } { { "Game.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683532345643 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Game.sv(52) " "Verilog HDL assignment warning at Game.sv(52): truncated value with size 32 to match size of target (4)" {  } { { "Game.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683532345643 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Game.sv(53) " "Verilog HDL assignment warning at Game.sv(53): truncated value with size 32 to match size of target (4)" {  } { { "Game.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683532345643 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Game.sv(54) " "Verilog HDL assignment warning at Game.sv(54): truncated value with size 32 to match size of target (4)" {  } { { "Game.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683532345643 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Game.sv(55) " "Verilog HDL assignment warning at Game.sv(55): truncated value with size 32 to match size of target (4)" {  } { { "Game.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683532345643 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "fsm_reset Game.sv(153) " "Verilog HDL Always Construct warning at Game.sv(153): inferring latch(es) for variable \"fsm_reset\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 153 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683532345643 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_state Game.sv(153) " "Verilog HDL Always Construct warning at Game.sv(153): inferring latch(es) for variable \"next_state\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 153 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683532345644 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "game_over_aux Game.sv(153) " "Verilog HDL Always Construct warning at Game.sv(153): inferring latch(es) for variable \"game_over_aux\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 153 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683532345644 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "game_completed_aux Game.sv(153) " "Verilog HDL Always Construct warning at Game.sv(153): inferring latch(es) for variable \"game_completed_aux\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 153 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683532345644 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "use_win_goal Game.sv(153) " "Verilog HDL Always Construct warning at Game.sv(153): inferring latch(es) for variable \"use_win_goal\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 153 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683532345644 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "move_en Game.sv(153) " "Verilog HDL Always Construct warning at Game.sv(153): inferring latch(es) for variable \"move_en\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 153 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683532345644 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "move_en Game.sv(153) " "Inferred latch for \"move_en\" at Game.sv(153)" {  } { { "Game.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345644 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "use_win_goal\[0\] Game.sv(153) " "Inferred latch for \"use_win_goal\[0\]\" at Game.sv(153)" {  } { { "Game.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345644 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "use_win_goal\[1\] Game.sv(153) " "Inferred latch for \"use_win_goal\[1\]\" at Game.sv(153)" {  } { { "Game.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345644 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "use_win_goal\[2\] Game.sv(153) " "Inferred latch for \"use_win_goal\[2\]\" at Game.sv(153)" {  } { { "Game.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345644 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "use_win_goal\[3\] Game.sv(153) " "Inferred latch for \"use_win_goal\[3\]\" at Game.sv(153)" {  } { { "Game.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345644 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "game_completed_aux Game.sv(153) " "Inferred latch for \"game_completed_aux\" at Game.sv(153)" {  } { { "Game.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345644 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "game_over_aux Game.sv(153) " "Inferred latch for \"game_over_aux\" at Game.sv(153)" {  } { { "Game.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345644 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.CONTINUE Game.sv(153) " "Inferred latch for \"next_state.CONTINUE\" at Game.sv(153)" {  } { { "Game.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345644 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.MOVE Game.sv(153) " "Inferred latch for \"next_state.MOVE\" at Game.sv(153)" {  } { { "Game.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345644 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.WIN Game.sv(153) " "Inferred latch for \"next_state.WIN\" at Game.sv(153)" {  } { { "Game.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345644 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.LOSE Game.sv(153) " "Inferred latch for \"next_state.LOSE\" at Game.sv(153)" {  } { { "Game.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345644 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fsm_reset Game.sv(153) " "Inferred latch for \"fsm_reset\" at Game.sv(153)" {  } { { "Game.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345644 "|Game"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "button button:b_rst " "Elaborating entity \"button\" for hierarchy \"button:b_rst\"" {  } { { "Game.sv" "b_rst" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683532345645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "movement movement:register_movement " "Elaborating entity \"movement\" for hierarchy \"movement:register_movement\"" {  } { { "Game.sv" "register_movement" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683532345648 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i movement.sv(19) " "Verilog HDL Always Construct warning at movement.sv(19): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "movement.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/movement.sv" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683532345651 "|Game|movement:register_movement"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "tilevals " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"tilevals\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1683532345651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rng rng:random_number " "Elaborating entity \"rng\" for hierarchy \"rng:random_number\"" {  } { { "Game.sv" "random_number" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683532345652 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 rng.sv(60) " "Verilog HDL assignment warning at rng.sv(60): truncated value with size 32 to match size of target (16)" {  } { { "rng.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/rng.sv" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683532345653 "|Game|rng:random_number"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 rng.sv(61) " "Verilog HDL assignment warning at rng.sv(61): truncated value with size 32 to match size of target (8)" {  } { { "rng.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/rng.sv" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683532345653 "|Game|rng:random_number"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 rng.sv(66) " "Verilog HDL assignment warning at rng.sv(66): truncated value with size 32 to match size of target (16)" {  } { { "rng.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/rng.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683532345653 "|Game|rng:random_number"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displayconverter displayconverter:converter1 " "Elaborating entity \"displayconverter\" for hierarchy \"displayconverter:converter1\"" {  } { { "Game.sv" "converter1" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683532345677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_controller:controller_vga " "Elaborating entity \"vga_controller\" for hierarchy \"vga_controller:controller_vga\"" {  } { { "Game.sv" "controller_vga" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683532345679 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_controller.sv(29) " "Verilog HDL assignment warning at vga_controller.sv(29): truncated value with size 32 to match size of target (10)" {  } { { "vga_controller.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/vga_controller.sv" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683532345680 "|Game|vga_controller:controller_vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_controller.sv(39) " "Verilog HDL assignment warning at vga_controller.sv(39): truncated value with size 32 to match size of target (10)" {  } { { "vga_controller.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/vga_controller.sv" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683532345681 "|Game|vga_controller:controller_vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 vga_controller.sv(48) " "Verilog HDL assignment warning at vga_controller.sv(48): truncated value with size 32 to match size of target (1)" {  } { { "vga_controller.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/vga_controller.sv" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683532345681 "|Game|vga_controller:controller_vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 vga_controller.sv(49) " "Verilog HDL assignment warning at vga_controller.sv(49): truncated value with size 32 to match size of target (1)" {  } { { "vga_controller.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/vga_controller.sv" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683532345681 "|Game|vga_controller:controller_vga"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll vga_controller:controller_vga\|pll:vgapll " "Elaborating entity \"pll\" for hierarchy \"vga_controller:controller_vga\|pll:vgapll\"" {  } { { "vga_controller.sv" "vgapll" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/vga_controller.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683532345682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_0002 vga_controller:controller_vga\|pll:vgapll\|pll_0002:pll_inst " "Elaborating entity \"pll_0002\" for hierarchy \"vga_controller:controller_vga\|pll:vgapll\|pll_0002:pll_inst\"" {  } { { "pll.v" "pll_inst" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/pll.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683532345683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll vga_controller:controller_vga\|pll:vgapll\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"vga_controller:controller_vga\|pll:vgapll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "pll/pll_0002.v" "altera_pll_i" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/pll/pll_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683532345715 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1683532345717 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:controller_vga\|pll:vgapll\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"vga_controller:controller_vga\|pll:vgapll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "pll/pll_0002.v" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/pll/pll_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683532345718 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:controller_vga\|pll:vgapll\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"vga_controller:controller_vga\|pll:vgapll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532345718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532345718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532345718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532345718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 25.000000 MHz " "Parameter \"output_clock_frequency0\" = \"25.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532345718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532345718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532345718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532345718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532345718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532345718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532345718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532345718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532345718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532345718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532345718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532345718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532345718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532345718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532345718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532345718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532345718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532345718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532345718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532345718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532345718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532345718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532345718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532345718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532345718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532345718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532345718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532345718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532345718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532345718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532345718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532345718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532345718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532345718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532345718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532345718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532345718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532345718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532345718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532345718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532345718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532345718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532345718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532345718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532345718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532345718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532345718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532345718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532345718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532345718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532345718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532345718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532345718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532345718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532345718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532345718 ""}  } { { "pll/pll_0002.v" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/pll/pll_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683532345718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_game_completed vga_controller:controller_vga\|display_game_completed:display_completed " "Elaborating entity \"display_game_completed\" for hierarchy \"vga_controller:controller_vga\|display_game_completed:display_completed\"" {  } { { "vga_controller.sv" "display_completed" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/vga_controller.sv" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683532345720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_game_over vga_controller:controller_vga\|display_game_over:display_over " "Elaborating entity \"display_game_over\" for hierarchy \"vga_controller:controller_vga\|display_game_over:display_over\"" {  } { { "vga_controller.sv" "display_over" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/vga_controller.sv" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683532345751 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "r_red display_game_over.sv(4) " "Output port \"r_red\" at display_game_over.sv(4) has no driver" {  } { { "display_game_over.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/display_game_over.sv" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1683532345751 "|Game|vga_controller:controller_vga|display_game_over:display_over"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "r_green display_game_over.sv(5) " "Output port \"r_green\" at display_game_over.sv(5) has no driver" {  } { { "display_game_over.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/display_game_over.sv" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1683532345751 "|Game|vga_controller:controller_vga|display_game_over:display_over"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "r_blue display_game_over.sv(7) " "Output port \"r_blue\" at display_game_over.sv(7) has no driver" {  } { { "display_game_over.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/display_game_over.sv" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1683532345751 "|Game|vga_controller:controller_vga|display_game_over:display_over"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaygrid vga_controller:controller_vga\|displaygrid:display_grid " "Elaborating entity \"displaygrid\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\"" {  } { { "vga_controller.sv" "display_grid" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/vga_controller.sv" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683532345752 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r_red displaygrid.sv(24) " "Verilog HDL Always Construct warning at displaygrid.sv(24): inferring latch(es) for variable \"r_red\", which holds its previous value in one or more paths through the always construct" {  } { { "displaygrid.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683532345756 "|Game|vga_controller:controller_vga|displaygrid:display_grid"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r_blue displaygrid.sv(24) " "Verilog HDL Always Construct warning at displaygrid.sv(24): inferring latch(es) for variable \"r_blue\", which holds its previous value in one or more paths through the always construct" {  } { { "displaygrid.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683532345756 "|Game|vga_controller:controller_vga|displaygrid:display_grid"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r_green displaygrid.sv(24) " "Verilog HDL Always Construct warning at displaygrid.sv(24): inferring latch(es) for variable \"r_green\", which holds its previous value in one or more paths through the always construct" {  } { { "displaygrid.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683532345756 "|Game|vga_controller:controller_vga|displaygrid:display_grid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_green\[0\] displaygrid.sv(84) " "Inferred latch for \"r_green\[0\]\" at displaygrid.sv(84)" {  } { { "displaygrid.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345756 "|Game|vga_controller:controller_vga|displaygrid:display_grid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_green\[1\] displaygrid.sv(84) " "Inferred latch for \"r_green\[1\]\" at displaygrid.sv(84)" {  } { { "displaygrid.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345756 "|Game|vga_controller:controller_vga|displaygrid:display_grid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_green\[2\] displaygrid.sv(84) " "Inferred latch for \"r_green\[2\]\" at displaygrid.sv(84)" {  } { { "displaygrid.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345756 "|Game|vga_controller:controller_vga|displaygrid:display_grid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_green\[3\] displaygrid.sv(84) " "Inferred latch for \"r_green\[3\]\" at displaygrid.sv(84)" {  } { { "displaygrid.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345756 "|Game|vga_controller:controller_vga|displaygrid:display_grid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_green\[4\] displaygrid.sv(84) " "Inferred latch for \"r_green\[4\]\" at displaygrid.sv(84)" {  } { { "displaygrid.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345756 "|Game|vga_controller:controller_vga|displaygrid:display_grid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_green\[5\] displaygrid.sv(84) " "Inferred latch for \"r_green\[5\]\" at displaygrid.sv(84)" {  } { { "displaygrid.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345756 "|Game|vga_controller:controller_vga|displaygrid:display_grid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_green\[6\] displaygrid.sv(84) " "Inferred latch for \"r_green\[6\]\" at displaygrid.sv(84)" {  } { { "displaygrid.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345756 "|Game|vga_controller:controller_vga|displaygrid:display_grid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_green\[7\] displaygrid.sv(84) " "Inferred latch for \"r_green\[7\]\" at displaygrid.sv(84)" {  } { { "displaygrid.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345756 "|Game|vga_controller:controller_vga|displaygrid:display_grid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_blue\[0\] displaygrid.sv(84) " "Inferred latch for \"r_blue\[0\]\" at displaygrid.sv(84)" {  } { { "displaygrid.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345756 "|Game|vga_controller:controller_vga|displaygrid:display_grid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_blue\[1\] displaygrid.sv(84) " "Inferred latch for \"r_blue\[1\]\" at displaygrid.sv(84)" {  } { { "displaygrid.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345756 "|Game|vga_controller:controller_vga|displaygrid:display_grid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_blue\[2\] displaygrid.sv(84) " "Inferred latch for \"r_blue\[2\]\" at displaygrid.sv(84)" {  } { { "displaygrid.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345756 "|Game|vga_controller:controller_vga|displaygrid:display_grid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_blue\[3\] displaygrid.sv(84) " "Inferred latch for \"r_blue\[3\]\" at displaygrid.sv(84)" {  } { { "displaygrid.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345756 "|Game|vga_controller:controller_vga|displaygrid:display_grid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_blue\[4\] displaygrid.sv(84) " "Inferred latch for \"r_blue\[4\]\" at displaygrid.sv(84)" {  } { { "displaygrid.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345756 "|Game|vga_controller:controller_vga|displaygrid:display_grid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_blue\[5\] displaygrid.sv(84) " "Inferred latch for \"r_blue\[5\]\" at displaygrid.sv(84)" {  } { { "displaygrid.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345756 "|Game|vga_controller:controller_vga|displaygrid:display_grid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_blue\[6\] displaygrid.sv(84) " "Inferred latch for \"r_blue\[6\]\" at displaygrid.sv(84)" {  } { { "displaygrid.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345756 "|Game|vga_controller:controller_vga|displaygrid:display_grid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_blue\[7\] displaygrid.sv(84) " "Inferred latch for \"r_blue\[7\]\" at displaygrid.sv(84)" {  } { { "displaygrid.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345756 "|Game|vga_controller:controller_vga|displaygrid:display_grid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_red\[0\] displaygrid.sv(84) " "Inferred latch for \"r_red\[0\]\" at displaygrid.sv(84)" {  } { { "displaygrid.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345756 "|Game|vga_controller:controller_vga|displaygrid:display_grid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_red\[1\] displaygrid.sv(84) " "Inferred latch for \"r_red\[1\]\" at displaygrid.sv(84)" {  } { { "displaygrid.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345756 "|Game|vga_controller:controller_vga|displaygrid:display_grid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_red\[2\] displaygrid.sv(84) " "Inferred latch for \"r_red\[2\]\" at displaygrid.sv(84)" {  } { { "displaygrid.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345756 "|Game|vga_controller:controller_vga|displaygrid:display_grid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_red\[3\] displaygrid.sv(84) " "Inferred latch for \"r_red\[3\]\" at displaygrid.sv(84)" {  } { { "displaygrid.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345756 "|Game|vga_controller:controller_vga|displaygrid:display_grid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_red\[4\] displaygrid.sv(84) " "Inferred latch for \"r_red\[4\]\" at displaygrid.sv(84)" {  } { { "displaygrid.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345756 "|Game|vga_controller:controller_vga|displaygrid:display_grid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_red\[5\] displaygrid.sv(84) " "Inferred latch for \"r_red\[5\]\" at displaygrid.sv(84)" {  } { { "displaygrid.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345756 "|Game|vga_controller:controller_vga|displaygrid:display_grid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_red\[6\] displaygrid.sv(84) " "Inferred latch for \"r_red\[6\]\" at displaygrid.sv(84)" {  } { { "displaygrid.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345756 "|Game|vga_controller:controller_vga|displaygrid:display_grid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_red\[7\] displaygrid.sv(84) " "Inferred latch for \"r_red\[7\]\" at displaygrid.sv(84)" {  } { { "displaygrid.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345757 "|Game|vga_controller:controller_vga|displaygrid:display_grid"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaytile vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t0 " "Elaborating entity \"displaytile\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t0\"" {  } { { "displaygrid.sv" "t0" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683532345757 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "red_t displaytile.sv(37) " "Verilog HDL Always Construct warning at displaytile.sv(37): inferring latch(es) for variable \"red_t\", which holds its previous value in one or more paths through the always construct" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683532345759 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "green_t displaytile.sv(37) " "Verilog HDL Always Construct warning at displaytile.sv(37): inferring latch(es) for variable \"green_t\", which holds its previous value in one or more paths through the always construct" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683532345759 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "blue_t displaytile.sv(37) " "Verilog HDL Always Construct warning at displaytile.sv(37): inferring latch(es) for variable \"blue_t\", which holds its previous value in one or more paths through the always construct" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683532345759 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[0\] displaytile.sv(37) " "Inferred latch for \"blue_t\[0\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345759 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[1\] displaytile.sv(37) " "Inferred latch for \"blue_t\[1\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345759 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[2\] displaytile.sv(37) " "Inferred latch for \"blue_t\[2\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345759 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[3\] displaytile.sv(37) " "Inferred latch for \"blue_t\[3\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345759 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[4\] displaytile.sv(37) " "Inferred latch for \"blue_t\[4\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345759 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[5\] displaytile.sv(37) " "Inferred latch for \"blue_t\[5\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345759 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[6\] displaytile.sv(37) " "Inferred latch for \"blue_t\[6\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345759 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[7\] displaytile.sv(37) " "Inferred latch for \"blue_t\[7\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345759 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[0\] displaytile.sv(37) " "Inferred latch for \"green_t\[0\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345759 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[1\] displaytile.sv(37) " "Inferred latch for \"green_t\[1\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345759 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[2\] displaytile.sv(37) " "Inferred latch for \"green_t\[2\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345759 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[3\] displaytile.sv(37) " "Inferred latch for \"green_t\[3\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345759 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[4\] displaytile.sv(37) " "Inferred latch for \"green_t\[4\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345759 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[5\] displaytile.sv(37) " "Inferred latch for \"green_t\[5\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345759 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[6\] displaytile.sv(37) " "Inferred latch for \"green_t\[6\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345759 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[7\] displaytile.sv(37) " "Inferred latch for \"green_t\[7\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345759 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[0\] displaytile.sv(37) " "Inferred latch for \"red_t\[0\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345759 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[1\] displaytile.sv(37) " "Inferred latch for \"red_t\[1\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345759 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[2\] displaytile.sv(37) " "Inferred latch for \"red_t\[2\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345759 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[3\] displaytile.sv(37) " "Inferred latch for \"red_t\[3\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345760 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[4\] displaytile.sv(37) " "Inferred latch for \"red_t\[4\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345760 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[5\] displaytile.sv(37) " "Inferred latch for \"red_t\[5\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345760 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[6\] displaytile.sv(37) " "Inferred latch for \"red_t\[6\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345760 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[7\] displaytile.sv(37) " "Inferred latch for \"red_t\[7\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345760 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydigit vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t0\|displaydigit:d1000 " "Elaborating entity \"displaydigit\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t0\|displaydigit:d1000\"" {  } { { "displaytile.sv" "d1000" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683532345760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydigit vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t0\|displaydigit:d100 " "Elaborating entity \"displaydigit\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t0\|displaydigit:d100\"" {  } { { "displaytile.sv" "d100" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683532345762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydigit vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t0\|displaydigit:d10 " "Elaborating entity \"displaydigit\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t0\|displaydigit:d10\"" {  } { { "displaytile.sv" "d10" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683532345763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydigit vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t0\|displaydigit:d1 " "Elaborating entity \"displaydigit\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t0\|displaydigit:d1\"" {  } { { "displaytile.sv" "d1" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683532345765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaytile vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t1 " "Elaborating entity \"displaytile\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t1\"" {  } { { "displaygrid.sv" "t1" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683532345766 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "red_t displaytile.sv(37) " "Verilog HDL Always Construct warning at displaytile.sv(37): inferring latch(es) for variable \"red_t\", which holds its previous value in one or more paths through the always construct" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683532345768 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "green_t displaytile.sv(37) " "Verilog HDL Always Construct warning at displaytile.sv(37): inferring latch(es) for variable \"green_t\", which holds its previous value in one or more paths through the always construct" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683532345768 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "blue_t displaytile.sv(37) " "Verilog HDL Always Construct warning at displaytile.sv(37): inferring latch(es) for variable \"blue_t\", which holds its previous value in one or more paths through the always construct" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683532345768 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[0\] displaytile.sv(37) " "Inferred latch for \"blue_t\[0\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345768 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[1\] displaytile.sv(37) " "Inferred latch for \"blue_t\[1\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345768 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[2\] displaytile.sv(37) " "Inferred latch for \"blue_t\[2\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345768 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[3\] displaytile.sv(37) " "Inferred latch for \"blue_t\[3\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345768 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[4\] displaytile.sv(37) " "Inferred latch for \"blue_t\[4\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345768 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[5\] displaytile.sv(37) " "Inferred latch for \"blue_t\[5\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345768 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[6\] displaytile.sv(37) " "Inferred latch for \"blue_t\[6\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345768 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[7\] displaytile.sv(37) " "Inferred latch for \"blue_t\[7\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345768 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[0\] displaytile.sv(37) " "Inferred latch for \"green_t\[0\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345768 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[1\] displaytile.sv(37) " "Inferred latch for \"green_t\[1\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345768 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[2\] displaytile.sv(37) " "Inferred latch for \"green_t\[2\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345768 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[3\] displaytile.sv(37) " "Inferred latch for \"green_t\[3\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345768 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[4\] displaytile.sv(37) " "Inferred latch for \"green_t\[4\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345769 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[5\] displaytile.sv(37) " "Inferred latch for \"green_t\[5\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345769 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[6\] displaytile.sv(37) " "Inferred latch for \"green_t\[6\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345769 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[7\] displaytile.sv(37) " "Inferred latch for \"green_t\[7\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345769 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[0\] displaytile.sv(37) " "Inferred latch for \"red_t\[0\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345769 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[1\] displaytile.sv(37) " "Inferred latch for \"red_t\[1\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345769 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[2\] displaytile.sv(37) " "Inferred latch for \"red_t\[2\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345769 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[3\] displaytile.sv(37) " "Inferred latch for \"red_t\[3\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345769 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[4\] displaytile.sv(37) " "Inferred latch for \"red_t\[4\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345769 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[5\] displaytile.sv(37) " "Inferred latch for \"red_t\[5\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345769 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[6\] displaytile.sv(37) " "Inferred latch for \"red_t\[6\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345769 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[7\] displaytile.sv(37) " "Inferred latch for \"red_t\[7\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345769 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydigit vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t1\|displaydigit:d1000 " "Elaborating entity \"displaydigit\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t1\|displaydigit:d1000\"" {  } { { "displaytile.sv" "d1000" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683532345769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydigit vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t1\|displaydigit:d100 " "Elaborating entity \"displaydigit\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t1\|displaydigit:d100\"" {  } { { "displaytile.sv" "d100" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683532345771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydigit vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t1\|displaydigit:d10 " "Elaborating entity \"displaydigit\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t1\|displaydigit:d10\"" {  } { { "displaytile.sv" "d10" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683532345773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydigit vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t1\|displaydigit:d1 " "Elaborating entity \"displaydigit\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t1\|displaydigit:d1\"" {  } { { "displaytile.sv" "d1" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683532345774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaytile vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t2 " "Elaborating entity \"displaytile\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t2\"" {  } { { "displaygrid.sv" "t2" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 340 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683532345776 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "red_t displaytile.sv(37) " "Verilog HDL Always Construct warning at displaytile.sv(37): inferring latch(es) for variable \"red_t\", which holds its previous value in one or more paths through the always construct" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683532345777 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "green_t displaytile.sv(37) " "Verilog HDL Always Construct warning at displaytile.sv(37): inferring latch(es) for variable \"green_t\", which holds its previous value in one or more paths through the always construct" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683532345777 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "blue_t displaytile.sv(37) " "Verilog HDL Always Construct warning at displaytile.sv(37): inferring latch(es) for variable \"blue_t\", which holds its previous value in one or more paths through the always construct" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683532345778 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[0\] displaytile.sv(37) " "Inferred latch for \"blue_t\[0\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345778 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[1\] displaytile.sv(37) " "Inferred latch for \"blue_t\[1\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345778 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[2\] displaytile.sv(37) " "Inferred latch for \"blue_t\[2\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345778 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[3\] displaytile.sv(37) " "Inferred latch for \"blue_t\[3\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345778 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[4\] displaytile.sv(37) " "Inferred latch for \"blue_t\[4\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345778 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[5\] displaytile.sv(37) " "Inferred latch for \"blue_t\[5\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345778 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[6\] displaytile.sv(37) " "Inferred latch for \"blue_t\[6\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345778 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[7\] displaytile.sv(37) " "Inferred latch for \"blue_t\[7\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345778 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[0\] displaytile.sv(37) " "Inferred latch for \"green_t\[0\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345778 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[1\] displaytile.sv(37) " "Inferred latch for \"green_t\[1\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345778 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[2\] displaytile.sv(37) " "Inferred latch for \"green_t\[2\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345778 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[3\] displaytile.sv(37) " "Inferred latch for \"green_t\[3\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345778 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[4\] displaytile.sv(37) " "Inferred latch for \"green_t\[4\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345778 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[5\] displaytile.sv(37) " "Inferred latch for \"green_t\[5\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345778 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[6\] displaytile.sv(37) " "Inferred latch for \"green_t\[6\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345778 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[7\] displaytile.sv(37) " "Inferred latch for \"green_t\[7\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345778 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[0\] displaytile.sv(37) " "Inferred latch for \"red_t\[0\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345778 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[1\] displaytile.sv(37) " "Inferred latch for \"red_t\[1\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345778 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[2\] displaytile.sv(37) " "Inferred latch for \"red_t\[2\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345778 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[3\] displaytile.sv(37) " "Inferred latch for \"red_t\[3\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345778 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[4\] displaytile.sv(37) " "Inferred latch for \"red_t\[4\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345778 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[5\] displaytile.sv(37) " "Inferred latch for \"red_t\[5\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345778 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[6\] displaytile.sv(37) " "Inferred latch for \"red_t\[6\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345778 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[7\] displaytile.sv(37) " "Inferred latch for \"red_t\[7\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345778 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydigit vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t2\|displaydigit:d1000 " "Elaborating entity \"displaydigit\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t2\|displaydigit:d1000\"" {  } { { "displaytile.sv" "d1000" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683532345779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydigit vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t2\|displaydigit:d100 " "Elaborating entity \"displaydigit\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t2\|displaydigit:d100\"" {  } { { "displaytile.sv" "d100" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683532345781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydigit vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t2\|displaydigit:d10 " "Elaborating entity \"displaydigit\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t2\|displaydigit:d10\"" {  } { { "displaytile.sv" "d10" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683532345782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydigit vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t2\|displaydigit:d1 " "Elaborating entity \"displaydigit\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t2\|displaydigit:d1\"" {  } { { "displaytile.sv" "d1" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683532345783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaytile vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t3 " "Elaborating entity \"displaytile\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t3\"" {  } { { "displaygrid.sv" "t3" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683532345785 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "red_t displaytile.sv(37) " "Verilog HDL Always Construct warning at displaytile.sv(37): inferring latch(es) for variable \"red_t\", which holds its previous value in one or more paths through the always construct" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683532345786 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "green_t displaytile.sv(37) " "Verilog HDL Always Construct warning at displaytile.sv(37): inferring latch(es) for variable \"green_t\", which holds its previous value in one or more paths through the always construct" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683532345786 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "blue_t displaytile.sv(37) " "Verilog HDL Always Construct warning at displaytile.sv(37): inferring latch(es) for variable \"blue_t\", which holds its previous value in one or more paths through the always construct" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683532345786 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[0\] displaytile.sv(37) " "Inferred latch for \"blue_t\[0\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345786 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[1\] displaytile.sv(37) " "Inferred latch for \"blue_t\[1\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345786 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[2\] displaytile.sv(37) " "Inferred latch for \"blue_t\[2\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345786 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[3\] displaytile.sv(37) " "Inferred latch for \"blue_t\[3\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345786 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[4\] displaytile.sv(37) " "Inferred latch for \"blue_t\[4\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345786 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[5\] displaytile.sv(37) " "Inferred latch for \"blue_t\[5\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345786 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[6\] displaytile.sv(37) " "Inferred latch for \"blue_t\[6\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345786 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[7\] displaytile.sv(37) " "Inferred latch for \"blue_t\[7\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345786 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[0\] displaytile.sv(37) " "Inferred latch for \"green_t\[0\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345786 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[1\] displaytile.sv(37) " "Inferred latch for \"green_t\[1\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345786 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[2\] displaytile.sv(37) " "Inferred latch for \"green_t\[2\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345786 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[3\] displaytile.sv(37) " "Inferred latch for \"green_t\[3\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345787 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[4\] displaytile.sv(37) " "Inferred latch for \"green_t\[4\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345787 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[5\] displaytile.sv(37) " "Inferred latch for \"green_t\[5\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345787 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[6\] displaytile.sv(37) " "Inferred latch for \"green_t\[6\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345787 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[7\] displaytile.sv(37) " "Inferred latch for \"green_t\[7\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345787 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[0\] displaytile.sv(37) " "Inferred latch for \"red_t\[0\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345787 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[1\] displaytile.sv(37) " "Inferred latch for \"red_t\[1\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345787 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[2\] displaytile.sv(37) " "Inferred latch for \"red_t\[2\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345787 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[3\] displaytile.sv(37) " "Inferred latch for \"red_t\[3\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345787 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[4\] displaytile.sv(37) " "Inferred latch for \"red_t\[4\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345787 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[5\] displaytile.sv(37) " "Inferred latch for \"red_t\[5\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345787 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[6\] displaytile.sv(37) " "Inferred latch for \"red_t\[6\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345787 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[7\] displaytile.sv(37) " "Inferred latch for \"red_t\[7\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345787 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydigit vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t3\|displaydigit:d1000 " "Elaborating entity \"displaydigit\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t3\|displaydigit:d1000\"" {  } { { "displaytile.sv" "d1000" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683532345788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydigit vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t3\|displaydigit:d100 " "Elaborating entity \"displaydigit\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t3\|displaydigit:d100\"" {  } { { "displaytile.sv" "d100" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683532345790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydigit vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t3\|displaydigit:d10 " "Elaborating entity \"displaydigit\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t3\|displaydigit:d10\"" {  } { { "displaytile.sv" "d10" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683532345792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydigit vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t3\|displaydigit:d1 " "Elaborating entity \"displaydigit\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t3\|displaydigit:d1\"" {  } { { "displaytile.sv" "d1" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683532345793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaytile vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t4 " "Elaborating entity \"displaytile\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t4\"" {  } { { "displaygrid.sv" "t4" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683532345795 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "red_t displaytile.sv(37) " "Verilog HDL Always Construct warning at displaytile.sv(37): inferring latch(es) for variable \"red_t\", which holds its previous value in one or more paths through the always construct" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683532345796 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "green_t displaytile.sv(37) " "Verilog HDL Always Construct warning at displaytile.sv(37): inferring latch(es) for variable \"green_t\", which holds its previous value in one or more paths through the always construct" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683532345796 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "blue_t displaytile.sv(37) " "Verilog HDL Always Construct warning at displaytile.sv(37): inferring latch(es) for variable \"blue_t\", which holds its previous value in one or more paths through the always construct" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683532345796 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[0\] displaytile.sv(37) " "Inferred latch for \"blue_t\[0\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345796 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[1\] displaytile.sv(37) " "Inferred latch for \"blue_t\[1\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345796 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[2\] displaytile.sv(37) " "Inferred latch for \"blue_t\[2\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345796 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[3\] displaytile.sv(37) " "Inferred latch for \"blue_t\[3\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345796 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[4\] displaytile.sv(37) " "Inferred latch for \"blue_t\[4\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345796 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[5\] displaytile.sv(37) " "Inferred latch for \"blue_t\[5\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345796 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[6\] displaytile.sv(37) " "Inferred latch for \"blue_t\[6\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345796 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[7\] displaytile.sv(37) " "Inferred latch for \"blue_t\[7\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345796 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[0\] displaytile.sv(37) " "Inferred latch for \"green_t\[0\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345796 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[1\] displaytile.sv(37) " "Inferred latch for \"green_t\[1\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345796 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[2\] displaytile.sv(37) " "Inferred latch for \"green_t\[2\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345797 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[3\] displaytile.sv(37) " "Inferred latch for \"green_t\[3\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345797 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[4\] displaytile.sv(37) " "Inferred latch for \"green_t\[4\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345797 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[5\] displaytile.sv(37) " "Inferred latch for \"green_t\[5\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345797 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[6\] displaytile.sv(37) " "Inferred latch for \"green_t\[6\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345797 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[7\] displaytile.sv(37) " "Inferred latch for \"green_t\[7\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345797 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[0\] displaytile.sv(37) " "Inferred latch for \"red_t\[0\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345797 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[1\] displaytile.sv(37) " "Inferred latch for \"red_t\[1\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345797 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[2\] displaytile.sv(37) " "Inferred latch for \"red_t\[2\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345797 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[3\] displaytile.sv(37) " "Inferred latch for \"red_t\[3\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345797 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[4\] displaytile.sv(37) " "Inferred latch for \"red_t\[4\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345797 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[5\] displaytile.sv(37) " "Inferred latch for \"red_t\[5\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345797 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[6\] displaytile.sv(37) " "Inferred latch for \"red_t\[6\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345797 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[7\] displaytile.sv(37) " "Inferred latch for \"red_t\[7\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345797 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydigit vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t4\|displaydigit:d1000 " "Elaborating entity \"displaydigit\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t4\|displaydigit:d1000\"" {  } { { "displaytile.sv" "d1000" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683532345797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydigit vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t4\|displaydigit:d100 " "Elaborating entity \"displaydigit\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t4\|displaydigit:d100\"" {  } { { "displaytile.sv" "d100" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683532345799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydigit vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t4\|displaydigit:d10 " "Elaborating entity \"displaydigit\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t4\|displaydigit:d10\"" {  } { { "displaytile.sv" "d10" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683532345800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydigit vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t4\|displaydigit:d1 " "Elaborating entity \"displaydigit\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t4\|displaydigit:d1\"" {  } { { "displaytile.sv" "d1" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683532345801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaytile vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t5 " "Elaborating entity \"displaytile\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t5\"" {  } { { "displaygrid.sv" "t5" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 343 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683532345803 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "red_t displaytile.sv(37) " "Verilog HDL Always Construct warning at displaytile.sv(37): inferring latch(es) for variable \"red_t\", which holds its previous value in one or more paths through the always construct" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683532345805 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "green_t displaytile.sv(37) " "Verilog HDL Always Construct warning at displaytile.sv(37): inferring latch(es) for variable \"green_t\", which holds its previous value in one or more paths through the always construct" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683532345805 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "blue_t displaytile.sv(37) " "Verilog HDL Always Construct warning at displaytile.sv(37): inferring latch(es) for variable \"blue_t\", which holds its previous value in one or more paths through the always construct" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683532345805 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[0\] displaytile.sv(37) " "Inferred latch for \"blue_t\[0\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345805 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[1\] displaytile.sv(37) " "Inferred latch for \"blue_t\[1\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345805 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[2\] displaytile.sv(37) " "Inferred latch for \"blue_t\[2\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345805 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[3\] displaytile.sv(37) " "Inferred latch for \"blue_t\[3\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345805 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[4\] displaytile.sv(37) " "Inferred latch for \"blue_t\[4\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345805 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[5\] displaytile.sv(37) " "Inferred latch for \"blue_t\[5\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345805 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[6\] displaytile.sv(37) " "Inferred latch for \"blue_t\[6\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345805 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[7\] displaytile.sv(37) " "Inferred latch for \"blue_t\[7\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345805 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[0\] displaytile.sv(37) " "Inferred latch for \"green_t\[0\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345805 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[1\] displaytile.sv(37) " "Inferred latch for \"green_t\[1\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345805 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[2\] displaytile.sv(37) " "Inferred latch for \"green_t\[2\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345806 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[3\] displaytile.sv(37) " "Inferred latch for \"green_t\[3\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345806 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[4\] displaytile.sv(37) " "Inferred latch for \"green_t\[4\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345806 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[5\] displaytile.sv(37) " "Inferred latch for \"green_t\[5\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345806 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[6\] displaytile.sv(37) " "Inferred latch for \"green_t\[6\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345806 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[7\] displaytile.sv(37) " "Inferred latch for \"green_t\[7\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345806 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[0\] displaytile.sv(37) " "Inferred latch for \"red_t\[0\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345806 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[1\] displaytile.sv(37) " "Inferred latch for \"red_t\[1\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345806 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[2\] displaytile.sv(37) " "Inferred latch for \"red_t\[2\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345806 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[3\] displaytile.sv(37) " "Inferred latch for \"red_t\[3\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345806 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[4\] displaytile.sv(37) " "Inferred latch for \"red_t\[4\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345806 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[5\] displaytile.sv(37) " "Inferred latch for \"red_t\[5\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345806 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[6\] displaytile.sv(37) " "Inferred latch for \"red_t\[6\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345806 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[7\] displaytile.sv(37) " "Inferred latch for \"red_t\[7\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345806 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydigit vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t5\|displaydigit:d1000 " "Elaborating entity \"displaydigit\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t5\|displaydigit:d1000\"" {  } { { "displaytile.sv" "d1000" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683532345806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydigit vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t5\|displaydigit:d100 " "Elaborating entity \"displaydigit\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t5\|displaydigit:d100\"" {  } { { "displaytile.sv" "d100" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683532345808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydigit vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t5\|displaydigit:d10 " "Elaborating entity \"displaydigit\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t5\|displaydigit:d10\"" {  } { { "displaytile.sv" "d10" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683532345809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydigit vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t5\|displaydigit:d1 " "Elaborating entity \"displaydigit\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t5\|displaydigit:d1\"" {  } { { "displaytile.sv" "d1" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683532345811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaytile vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t6 " "Elaborating entity \"displaytile\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t6\"" {  } { { "displaygrid.sv" "t6" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683532345813 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "red_t displaytile.sv(37) " "Verilog HDL Always Construct warning at displaytile.sv(37): inferring latch(es) for variable \"red_t\", which holds its previous value in one or more paths through the always construct" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683532345814 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "green_t displaytile.sv(37) " "Verilog HDL Always Construct warning at displaytile.sv(37): inferring latch(es) for variable \"green_t\", which holds its previous value in one or more paths through the always construct" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683532345814 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "blue_t displaytile.sv(37) " "Verilog HDL Always Construct warning at displaytile.sv(37): inferring latch(es) for variable \"blue_t\", which holds its previous value in one or more paths through the always construct" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683532345814 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[0\] displaytile.sv(37) " "Inferred latch for \"blue_t\[0\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345814 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[1\] displaytile.sv(37) " "Inferred latch for \"blue_t\[1\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345814 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[2\] displaytile.sv(37) " "Inferred latch for \"blue_t\[2\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345814 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[3\] displaytile.sv(37) " "Inferred latch for \"blue_t\[3\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345814 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[4\] displaytile.sv(37) " "Inferred latch for \"blue_t\[4\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345814 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[5\] displaytile.sv(37) " "Inferred latch for \"blue_t\[5\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345814 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[6\] displaytile.sv(37) " "Inferred latch for \"blue_t\[6\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345814 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[7\] displaytile.sv(37) " "Inferred latch for \"blue_t\[7\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345814 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[0\] displaytile.sv(37) " "Inferred latch for \"green_t\[0\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345814 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[1\] displaytile.sv(37) " "Inferred latch for \"green_t\[1\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345814 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[2\] displaytile.sv(37) " "Inferred latch for \"green_t\[2\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345814 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[3\] displaytile.sv(37) " "Inferred latch for \"green_t\[3\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345815 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[4\] displaytile.sv(37) " "Inferred latch for \"green_t\[4\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345815 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[5\] displaytile.sv(37) " "Inferred latch for \"green_t\[5\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345815 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[6\] displaytile.sv(37) " "Inferred latch for \"green_t\[6\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345815 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[7\] displaytile.sv(37) " "Inferred latch for \"green_t\[7\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345815 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[0\] displaytile.sv(37) " "Inferred latch for \"red_t\[0\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345815 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[1\] displaytile.sv(37) " "Inferred latch for \"red_t\[1\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345815 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[2\] displaytile.sv(37) " "Inferred latch for \"red_t\[2\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345815 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[3\] displaytile.sv(37) " "Inferred latch for \"red_t\[3\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345815 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[4\] displaytile.sv(37) " "Inferred latch for \"red_t\[4\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345815 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[5\] displaytile.sv(37) " "Inferred latch for \"red_t\[5\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345815 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[6\] displaytile.sv(37) " "Inferred latch for \"red_t\[6\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345815 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[7\] displaytile.sv(37) " "Inferred latch for \"red_t\[7\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345815 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydigit vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t6\|displaydigit:d1000 " "Elaborating entity \"displaydigit\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t6\|displaydigit:d1000\"" {  } { { "displaytile.sv" "d1000" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683532345815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydigit vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t6\|displaydigit:d100 " "Elaborating entity \"displaydigit\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t6\|displaydigit:d100\"" {  } { { "displaytile.sv" "d100" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683532345817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydigit vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t6\|displaydigit:d10 " "Elaborating entity \"displaydigit\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t6\|displaydigit:d10\"" {  } { { "displaytile.sv" "d10" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683532345818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydigit vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t6\|displaydigit:d1 " "Elaborating entity \"displaydigit\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t6\|displaydigit:d1\"" {  } { { "displaytile.sv" "d1" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683532345820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaytile vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t7 " "Elaborating entity \"displaytile\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t7\"" {  } { { "displaygrid.sv" "t7" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683532345822 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "red_t displaytile.sv(37) " "Verilog HDL Always Construct warning at displaytile.sv(37): inferring latch(es) for variable \"red_t\", which holds its previous value in one or more paths through the always construct" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683532345823 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "green_t displaytile.sv(37) " "Verilog HDL Always Construct warning at displaytile.sv(37): inferring latch(es) for variable \"green_t\", which holds its previous value in one or more paths through the always construct" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683532345823 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "blue_t displaytile.sv(37) " "Verilog HDL Always Construct warning at displaytile.sv(37): inferring latch(es) for variable \"blue_t\", which holds its previous value in one or more paths through the always construct" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683532345823 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[0\] displaytile.sv(37) " "Inferred latch for \"blue_t\[0\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345823 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[1\] displaytile.sv(37) " "Inferred latch for \"blue_t\[1\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345823 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[2\] displaytile.sv(37) " "Inferred latch for \"blue_t\[2\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345823 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[3\] displaytile.sv(37) " "Inferred latch for \"blue_t\[3\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345824 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[4\] displaytile.sv(37) " "Inferred latch for \"blue_t\[4\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345824 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[5\] displaytile.sv(37) " "Inferred latch for \"blue_t\[5\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345824 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[6\] displaytile.sv(37) " "Inferred latch for \"blue_t\[6\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345824 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[7\] displaytile.sv(37) " "Inferred latch for \"blue_t\[7\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345824 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[0\] displaytile.sv(37) " "Inferred latch for \"green_t\[0\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345824 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[1\] displaytile.sv(37) " "Inferred latch for \"green_t\[1\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345824 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[2\] displaytile.sv(37) " "Inferred latch for \"green_t\[2\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345824 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[3\] displaytile.sv(37) " "Inferred latch for \"green_t\[3\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345824 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[4\] displaytile.sv(37) " "Inferred latch for \"green_t\[4\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345824 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[5\] displaytile.sv(37) " "Inferred latch for \"green_t\[5\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345824 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[6\] displaytile.sv(37) " "Inferred latch for \"green_t\[6\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345824 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[7\] displaytile.sv(37) " "Inferred latch for \"green_t\[7\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345824 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[0\] displaytile.sv(37) " "Inferred latch for \"red_t\[0\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345824 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[1\] displaytile.sv(37) " "Inferred latch for \"red_t\[1\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345824 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[2\] displaytile.sv(37) " "Inferred latch for \"red_t\[2\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345824 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[3\] displaytile.sv(37) " "Inferred latch for \"red_t\[3\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345824 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[4\] displaytile.sv(37) " "Inferred latch for \"red_t\[4\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345824 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[5\] displaytile.sv(37) " "Inferred latch for \"red_t\[5\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345824 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[6\] displaytile.sv(37) " "Inferred latch for \"red_t\[6\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345824 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[7\] displaytile.sv(37) " "Inferred latch for \"red_t\[7\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345824 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydigit vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t7\|displaydigit:d1000 " "Elaborating entity \"displaydigit\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t7\|displaydigit:d1000\"" {  } { { "displaytile.sv" "d1000" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683532345824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydigit vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t7\|displaydigit:d100 " "Elaborating entity \"displaydigit\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t7\|displaydigit:d100\"" {  } { { "displaytile.sv" "d100" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683532345826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydigit vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t7\|displaydigit:d10 " "Elaborating entity \"displaydigit\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t7\|displaydigit:d10\"" {  } { { "displaytile.sv" "d10" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683532345828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydigit vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t7\|displaydigit:d1 " "Elaborating entity \"displaydigit\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t7\|displaydigit:d1\"" {  } { { "displaytile.sv" "d1" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683532345830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaytile vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t8 " "Elaborating entity \"displaytile\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t8\"" {  } { { "displaygrid.sv" "t8" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683532345831 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "red_t displaytile.sv(37) " "Verilog HDL Always Construct warning at displaytile.sv(37): inferring latch(es) for variable \"red_t\", which holds its previous value in one or more paths through the always construct" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683532345833 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t8"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "green_t displaytile.sv(37) " "Verilog HDL Always Construct warning at displaytile.sv(37): inferring latch(es) for variable \"green_t\", which holds its previous value in one or more paths through the always construct" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683532345833 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t8"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "blue_t displaytile.sv(37) " "Verilog HDL Always Construct warning at displaytile.sv(37): inferring latch(es) for variable \"blue_t\", which holds its previous value in one or more paths through the always construct" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683532345833 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[0\] displaytile.sv(37) " "Inferred latch for \"blue_t\[0\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345833 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[1\] displaytile.sv(37) " "Inferred latch for \"blue_t\[1\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345833 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[2\] displaytile.sv(37) " "Inferred latch for \"blue_t\[2\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345833 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[3\] displaytile.sv(37) " "Inferred latch for \"blue_t\[3\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345833 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[4\] displaytile.sv(37) " "Inferred latch for \"blue_t\[4\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345833 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[5\] displaytile.sv(37) " "Inferred latch for \"blue_t\[5\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345833 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[6\] displaytile.sv(37) " "Inferred latch for \"blue_t\[6\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345833 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[7\] displaytile.sv(37) " "Inferred latch for \"blue_t\[7\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345833 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[0\] displaytile.sv(37) " "Inferred latch for \"green_t\[0\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345833 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[1\] displaytile.sv(37) " "Inferred latch for \"green_t\[1\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345833 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[2\] displaytile.sv(37) " "Inferred latch for \"green_t\[2\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345833 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[3\] displaytile.sv(37) " "Inferred latch for \"green_t\[3\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345833 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[4\] displaytile.sv(37) " "Inferred latch for \"green_t\[4\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345833 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[5\] displaytile.sv(37) " "Inferred latch for \"green_t\[5\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345833 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[6\] displaytile.sv(37) " "Inferred latch for \"green_t\[6\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345833 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[7\] displaytile.sv(37) " "Inferred latch for \"green_t\[7\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345833 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[0\] displaytile.sv(37) " "Inferred latch for \"red_t\[0\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345833 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[1\] displaytile.sv(37) " "Inferred latch for \"red_t\[1\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345833 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[2\] displaytile.sv(37) " "Inferred latch for \"red_t\[2\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345833 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[3\] displaytile.sv(37) " "Inferred latch for \"red_t\[3\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345834 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[4\] displaytile.sv(37) " "Inferred latch for \"red_t\[4\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345834 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[5\] displaytile.sv(37) " "Inferred latch for \"red_t\[5\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345834 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[6\] displaytile.sv(37) " "Inferred latch for \"red_t\[6\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345834 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[7\] displaytile.sv(37) " "Inferred latch for \"red_t\[7\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345834 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydigit vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t8\|displaydigit:d1000 " "Elaborating entity \"displaydigit\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t8\|displaydigit:d1000\"" {  } { { "displaytile.sv" "d1000" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683532345834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydigit vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t8\|displaydigit:d100 " "Elaborating entity \"displaydigit\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t8\|displaydigit:d100\"" {  } { { "displaytile.sv" "d100" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683532345836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydigit vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t8\|displaydigit:d10 " "Elaborating entity \"displaydigit\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t8\|displaydigit:d10\"" {  } { { "displaytile.sv" "d10" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683532345838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydigit vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t8\|displaydigit:d1 " "Elaborating entity \"displaydigit\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t8\|displaydigit:d1\"" {  } { { "displaytile.sv" "d1" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683532345840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaytile vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t9 " "Elaborating entity \"displaytile\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t9\"" {  } { { "displaygrid.sv" "t9" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 347 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683532345842 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "red_t displaytile.sv(37) " "Verilog HDL Always Construct warning at displaytile.sv(37): inferring latch(es) for variable \"red_t\", which holds its previous value in one or more paths through the always construct" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683532345843 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t9"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "green_t displaytile.sv(37) " "Verilog HDL Always Construct warning at displaytile.sv(37): inferring latch(es) for variable \"green_t\", which holds its previous value in one or more paths through the always construct" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683532345843 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t9"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "blue_t displaytile.sv(37) " "Verilog HDL Always Construct warning at displaytile.sv(37): inferring latch(es) for variable \"blue_t\", which holds its previous value in one or more paths through the always construct" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683532345843 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[0\] displaytile.sv(37) " "Inferred latch for \"blue_t\[0\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345843 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[1\] displaytile.sv(37) " "Inferred latch for \"blue_t\[1\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345843 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[2\] displaytile.sv(37) " "Inferred latch for \"blue_t\[2\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345843 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[3\] displaytile.sv(37) " "Inferred latch for \"blue_t\[3\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345843 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[4\] displaytile.sv(37) " "Inferred latch for \"blue_t\[4\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345843 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[5\] displaytile.sv(37) " "Inferred latch for \"blue_t\[5\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345843 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[6\] displaytile.sv(37) " "Inferred latch for \"blue_t\[6\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345843 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[7\] displaytile.sv(37) " "Inferred latch for \"blue_t\[7\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345843 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[0\] displaytile.sv(37) " "Inferred latch for \"green_t\[0\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345843 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[1\] displaytile.sv(37) " "Inferred latch for \"green_t\[1\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345843 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[2\] displaytile.sv(37) " "Inferred latch for \"green_t\[2\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345843 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[3\] displaytile.sv(37) " "Inferred latch for \"green_t\[3\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345843 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[4\] displaytile.sv(37) " "Inferred latch for \"green_t\[4\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345843 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[5\] displaytile.sv(37) " "Inferred latch for \"green_t\[5\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345843 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[6\] displaytile.sv(37) " "Inferred latch for \"green_t\[6\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345844 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[7\] displaytile.sv(37) " "Inferred latch for \"green_t\[7\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345844 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[0\] displaytile.sv(37) " "Inferred latch for \"red_t\[0\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345844 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[1\] displaytile.sv(37) " "Inferred latch for \"red_t\[1\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345844 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[2\] displaytile.sv(37) " "Inferred latch for \"red_t\[2\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345844 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[3\] displaytile.sv(37) " "Inferred latch for \"red_t\[3\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345844 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[4\] displaytile.sv(37) " "Inferred latch for \"red_t\[4\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345844 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[5\] displaytile.sv(37) " "Inferred latch for \"red_t\[5\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345844 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[6\] displaytile.sv(37) " "Inferred latch for \"red_t\[6\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345844 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[7\] displaytile.sv(37) " "Inferred latch for \"red_t\[7\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345844 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydigit vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t9\|displaydigit:d1000 " "Elaborating entity \"displaydigit\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t9\|displaydigit:d1000\"" {  } { { "displaytile.sv" "d1000" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683532345844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydigit vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t9\|displaydigit:d100 " "Elaborating entity \"displaydigit\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t9\|displaydigit:d100\"" {  } { { "displaytile.sv" "d100" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683532345846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydigit vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t9\|displaydigit:d10 " "Elaborating entity \"displaydigit\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t9\|displaydigit:d10\"" {  } { { "displaytile.sv" "d10" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683532345848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydigit vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t9\|displaydigit:d1 " "Elaborating entity \"displaydigit\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t9\|displaydigit:d1\"" {  } { { "displaytile.sv" "d1" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683532345850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaytile vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t10 " "Elaborating entity \"displaytile\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t10\"" {  } { { "displaygrid.sv" "t10" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683532345852 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "red_t displaytile.sv(37) " "Verilog HDL Always Construct warning at displaytile.sv(37): inferring latch(es) for variable \"red_t\", which holds its previous value in one or more paths through the always construct" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683532345854 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t10"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "green_t displaytile.sv(37) " "Verilog HDL Always Construct warning at displaytile.sv(37): inferring latch(es) for variable \"green_t\", which holds its previous value in one or more paths through the always construct" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683532345854 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t10"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "blue_t displaytile.sv(37) " "Verilog HDL Always Construct warning at displaytile.sv(37): inferring latch(es) for variable \"blue_t\", which holds its previous value in one or more paths through the always construct" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683532345854 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[0\] displaytile.sv(37) " "Inferred latch for \"blue_t\[0\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345855 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[1\] displaytile.sv(37) " "Inferred latch for \"blue_t\[1\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345855 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[2\] displaytile.sv(37) " "Inferred latch for \"blue_t\[2\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345855 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[3\] displaytile.sv(37) " "Inferred latch for \"blue_t\[3\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345855 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[4\] displaytile.sv(37) " "Inferred latch for \"blue_t\[4\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345855 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[5\] displaytile.sv(37) " "Inferred latch for \"blue_t\[5\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345855 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[6\] displaytile.sv(37) " "Inferred latch for \"blue_t\[6\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345855 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[7\] displaytile.sv(37) " "Inferred latch for \"blue_t\[7\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345855 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[0\] displaytile.sv(37) " "Inferred latch for \"green_t\[0\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345855 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[1\] displaytile.sv(37) " "Inferred latch for \"green_t\[1\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345855 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[2\] displaytile.sv(37) " "Inferred latch for \"green_t\[2\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345855 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[3\] displaytile.sv(37) " "Inferred latch for \"green_t\[3\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345855 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[4\] displaytile.sv(37) " "Inferred latch for \"green_t\[4\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345855 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[5\] displaytile.sv(37) " "Inferred latch for \"green_t\[5\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345855 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[6\] displaytile.sv(37) " "Inferred latch for \"green_t\[6\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345855 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[7\] displaytile.sv(37) " "Inferred latch for \"green_t\[7\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345855 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[0\] displaytile.sv(37) " "Inferred latch for \"red_t\[0\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345855 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[1\] displaytile.sv(37) " "Inferred latch for \"red_t\[1\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345855 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[2\] displaytile.sv(37) " "Inferred latch for \"red_t\[2\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345855 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[3\] displaytile.sv(37) " "Inferred latch for \"red_t\[3\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345855 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[4\] displaytile.sv(37) " "Inferred latch for \"red_t\[4\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345856 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[5\] displaytile.sv(37) " "Inferred latch for \"red_t\[5\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345856 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[6\] displaytile.sv(37) " "Inferred latch for \"red_t\[6\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345856 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[7\] displaytile.sv(37) " "Inferred latch for \"red_t\[7\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345856 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydigit vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t10\|displaydigit:d1000 " "Elaborating entity \"displaydigit\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t10\|displaydigit:d1000\"" {  } { { "displaytile.sv" "d1000" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683532345856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydigit vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t10\|displaydigit:d100 " "Elaborating entity \"displaydigit\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t10\|displaydigit:d100\"" {  } { { "displaytile.sv" "d100" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683532345859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydigit vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t10\|displaydigit:d10 " "Elaborating entity \"displaydigit\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t10\|displaydigit:d10\"" {  } { { "displaytile.sv" "d10" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683532345862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydigit vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t10\|displaydigit:d1 " "Elaborating entity \"displaydigit\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t10\|displaydigit:d1\"" {  } { { "displaytile.sv" "d1" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683532345864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaytile vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t11 " "Elaborating entity \"displaytile\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t11\"" {  } { { "displaygrid.sv" "t11" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683532345867 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "red_t displaytile.sv(37) " "Verilog HDL Always Construct warning at displaytile.sv(37): inferring latch(es) for variable \"red_t\", which holds its previous value in one or more paths through the always construct" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683532345868 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t11"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "green_t displaytile.sv(37) " "Verilog HDL Always Construct warning at displaytile.sv(37): inferring latch(es) for variable \"green_t\", which holds its previous value in one or more paths through the always construct" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683532345868 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t11"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "blue_t displaytile.sv(37) " "Verilog HDL Always Construct warning at displaytile.sv(37): inferring latch(es) for variable \"blue_t\", which holds its previous value in one or more paths through the always construct" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683532345868 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[0\] displaytile.sv(37) " "Inferred latch for \"blue_t\[0\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345868 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[1\] displaytile.sv(37) " "Inferred latch for \"blue_t\[1\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345868 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[2\] displaytile.sv(37) " "Inferred latch for \"blue_t\[2\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345868 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[3\] displaytile.sv(37) " "Inferred latch for \"blue_t\[3\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345868 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[4\] displaytile.sv(37) " "Inferred latch for \"blue_t\[4\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345868 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[5\] displaytile.sv(37) " "Inferred latch for \"blue_t\[5\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345868 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[6\] displaytile.sv(37) " "Inferred latch for \"blue_t\[6\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345868 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[7\] displaytile.sv(37) " "Inferred latch for \"blue_t\[7\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345869 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[0\] displaytile.sv(37) " "Inferred latch for \"green_t\[0\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345869 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[1\] displaytile.sv(37) " "Inferred latch for \"green_t\[1\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345869 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[2\] displaytile.sv(37) " "Inferred latch for \"green_t\[2\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345869 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[3\] displaytile.sv(37) " "Inferred latch for \"green_t\[3\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345869 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[4\] displaytile.sv(37) " "Inferred latch for \"green_t\[4\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345869 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[5\] displaytile.sv(37) " "Inferred latch for \"green_t\[5\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345869 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[6\] displaytile.sv(37) " "Inferred latch for \"green_t\[6\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345869 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[7\] displaytile.sv(37) " "Inferred latch for \"green_t\[7\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345869 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[0\] displaytile.sv(37) " "Inferred latch for \"red_t\[0\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345869 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[1\] displaytile.sv(37) " "Inferred latch for \"red_t\[1\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345869 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[2\] displaytile.sv(37) " "Inferred latch for \"red_t\[2\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345869 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[3\] displaytile.sv(37) " "Inferred latch for \"red_t\[3\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345869 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[4\] displaytile.sv(37) " "Inferred latch for \"red_t\[4\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345869 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[5\] displaytile.sv(37) " "Inferred latch for \"red_t\[5\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345869 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[6\] displaytile.sv(37) " "Inferred latch for \"red_t\[6\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345869 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[7\] displaytile.sv(37) " "Inferred latch for \"red_t\[7\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345869 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydigit vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t11\|displaydigit:d1000 " "Elaborating entity \"displaydigit\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t11\|displaydigit:d1000\"" {  } { { "displaytile.sv" "d1000" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683532345869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydigit vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t11\|displaydigit:d100 " "Elaborating entity \"displaydigit\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t11\|displaydigit:d100\"" {  } { { "displaytile.sv" "d100" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683532345872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydigit vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t11\|displaydigit:d10 " "Elaborating entity \"displaydigit\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t11\|displaydigit:d10\"" {  } { { "displaytile.sv" "d10" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683532345874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydigit vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t11\|displaydigit:d1 " "Elaborating entity \"displaydigit\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t11\|displaydigit:d1\"" {  } { { "displaytile.sv" "d1" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683532345877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaytile vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t12 " "Elaborating entity \"displaytile\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t12\"" {  } { { "displaygrid.sv" "t12" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683532345879 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "red_t displaytile.sv(37) " "Verilog HDL Always Construct warning at displaytile.sv(37): inferring latch(es) for variable \"red_t\", which holds its previous value in one or more paths through the always construct" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683532345881 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t12"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "green_t displaytile.sv(37) " "Verilog HDL Always Construct warning at displaytile.sv(37): inferring latch(es) for variable \"green_t\", which holds its previous value in one or more paths through the always construct" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683532345881 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t12"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "blue_t displaytile.sv(37) " "Verilog HDL Always Construct warning at displaytile.sv(37): inferring latch(es) for variable \"blue_t\", which holds its previous value in one or more paths through the always construct" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683532345881 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[0\] displaytile.sv(37) " "Inferred latch for \"blue_t\[0\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345881 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[1\] displaytile.sv(37) " "Inferred latch for \"blue_t\[1\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345881 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[2\] displaytile.sv(37) " "Inferred latch for \"blue_t\[2\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345881 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[3\] displaytile.sv(37) " "Inferred latch for \"blue_t\[3\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345881 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[4\] displaytile.sv(37) " "Inferred latch for \"blue_t\[4\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345881 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[5\] displaytile.sv(37) " "Inferred latch for \"blue_t\[5\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345881 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[6\] displaytile.sv(37) " "Inferred latch for \"blue_t\[6\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345881 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[7\] displaytile.sv(37) " "Inferred latch for \"blue_t\[7\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345881 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[0\] displaytile.sv(37) " "Inferred latch for \"green_t\[0\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345881 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[1\] displaytile.sv(37) " "Inferred latch for \"green_t\[1\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345881 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[2\] displaytile.sv(37) " "Inferred latch for \"green_t\[2\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345881 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[3\] displaytile.sv(37) " "Inferred latch for \"green_t\[3\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345881 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[4\] displaytile.sv(37) " "Inferred latch for \"green_t\[4\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345881 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[5\] displaytile.sv(37) " "Inferred latch for \"green_t\[5\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345881 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[6\] displaytile.sv(37) " "Inferred latch for \"green_t\[6\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345881 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[7\] displaytile.sv(37) " "Inferred latch for \"green_t\[7\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345881 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[0\] displaytile.sv(37) " "Inferred latch for \"red_t\[0\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345881 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[1\] displaytile.sv(37) " "Inferred latch for \"red_t\[1\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345881 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[2\] displaytile.sv(37) " "Inferred latch for \"red_t\[2\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345881 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[3\] displaytile.sv(37) " "Inferred latch for \"red_t\[3\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345881 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[4\] displaytile.sv(37) " "Inferred latch for \"red_t\[4\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345881 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[5\] displaytile.sv(37) " "Inferred latch for \"red_t\[5\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345881 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[6\] displaytile.sv(37) " "Inferred latch for \"red_t\[6\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345881 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[7\] displaytile.sv(37) " "Inferred latch for \"red_t\[7\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345882 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t12"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydigit vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t12\|displaydigit:d1000 " "Elaborating entity \"displaydigit\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t12\|displaydigit:d1000\"" {  } { { "displaytile.sv" "d1000" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683532345882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydigit vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t12\|displaydigit:d100 " "Elaborating entity \"displaydigit\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t12\|displaydigit:d100\"" {  } { { "displaytile.sv" "d100" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683532345884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydigit vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t12\|displaydigit:d10 " "Elaborating entity \"displaydigit\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t12\|displaydigit:d10\"" {  } { { "displaytile.sv" "d10" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683532345886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydigit vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t12\|displaydigit:d1 " "Elaborating entity \"displaydigit\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t12\|displaydigit:d1\"" {  } { { "displaytile.sv" "d1" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683532345889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaytile vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t13 " "Elaborating entity \"displaytile\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t13\"" {  } { { "displaygrid.sv" "t13" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683532345891 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "red_t displaytile.sv(37) " "Verilog HDL Always Construct warning at displaytile.sv(37): inferring latch(es) for variable \"red_t\", which holds its previous value in one or more paths through the always construct" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683532345893 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t13"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "green_t displaytile.sv(37) " "Verilog HDL Always Construct warning at displaytile.sv(37): inferring latch(es) for variable \"green_t\", which holds its previous value in one or more paths through the always construct" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683532345893 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t13"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "blue_t displaytile.sv(37) " "Verilog HDL Always Construct warning at displaytile.sv(37): inferring latch(es) for variable \"blue_t\", which holds its previous value in one or more paths through the always construct" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683532345893 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[0\] displaytile.sv(37) " "Inferred latch for \"blue_t\[0\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345893 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[1\] displaytile.sv(37) " "Inferred latch for \"blue_t\[1\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345893 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[2\] displaytile.sv(37) " "Inferred latch for \"blue_t\[2\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345893 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[3\] displaytile.sv(37) " "Inferred latch for \"blue_t\[3\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345893 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[4\] displaytile.sv(37) " "Inferred latch for \"blue_t\[4\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345893 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[5\] displaytile.sv(37) " "Inferred latch for \"blue_t\[5\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345893 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[6\] displaytile.sv(37) " "Inferred latch for \"blue_t\[6\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345893 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[7\] displaytile.sv(37) " "Inferred latch for \"blue_t\[7\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345893 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[0\] displaytile.sv(37) " "Inferred latch for \"green_t\[0\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345893 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[1\] displaytile.sv(37) " "Inferred latch for \"green_t\[1\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345893 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[2\] displaytile.sv(37) " "Inferred latch for \"green_t\[2\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345893 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[3\] displaytile.sv(37) " "Inferred latch for \"green_t\[3\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345893 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[4\] displaytile.sv(37) " "Inferred latch for \"green_t\[4\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345893 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[5\] displaytile.sv(37) " "Inferred latch for \"green_t\[5\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345893 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[6\] displaytile.sv(37) " "Inferred latch for \"green_t\[6\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345893 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[7\] displaytile.sv(37) " "Inferred latch for \"green_t\[7\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345893 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[0\] displaytile.sv(37) " "Inferred latch for \"red_t\[0\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345893 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[1\] displaytile.sv(37) " "Inferred latch for \"red_t\[1\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345893 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[2\] displaytile.sv(37) " "Inferred latch for \"red_t\[2\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345893 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[3\] displaytile.sv(37) " "Inferred latch for \"red_t\[3\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345893 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[4\] displaytile.sv(37) " "Inferred latch for \"red_t\[4\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345893 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[5\] displaytile.sv(37) " "Inferred latch for \"red_t\[5\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345893 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[6\] displaytile.sv(37) " "Inferred latch for \"red_t\[6\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345893 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[7\] displaytile.sv(37) " "Inferred latch for \"red_t\[7\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345893 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t13"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydigit vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t13\|displaydigit:d1000 " "Elaborating entity \"displaydigit\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t13\|displaydigit:d1000\"" {  } { { "displaytile.sv" "d1000" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683532345894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydigit vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t13\|displaydigit:d100 " "Elaborating entity \"displaydigit\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t13\|displaydigit:d100\"" {  } { { "displaytile.sv" "d100" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683532345896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydigit vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t13\|displaydigit:d10 " "Elaborating entity \"displaydigit\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t13\|displaydigit:d10\"" {  } { { "displaytile.sv" "d10" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683532345898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydigit vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t13\|displaydigit:d1 " "Elaborating entity \"displaydigit\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t13\|displaydigit:d1\"" {  } { { "displaytile.sv" "d1" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683532345901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaytile vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t14 " "Elaborating entity \"displaytile\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t14\"" {  } { { "displaygrid.sv" "t14" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683532345903 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "red_t displaytile.sv(37) " "Verilog HDL Always Construct warning at displaytile.sv(37): inferring latch(es) for variable \"red_t\", which holds its previous value in one or more paths through the always construct" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683532345905 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t14"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "green_t displaytile.sv(37) " "Verilog HDL Always Construct warning at displaytile.sv(37): inferring latch(es) for variable \"green_t\", which holds its previous value in one or more paths through the always construct" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683532345905 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t14"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "blue_t displaytile.sv(37) " "Verilog HDL Always Construct warning at displaytile.sv(37): inferring latch(es) for variable \"blue_t\", which holds its previous value in one or more paths through the always construct" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683532345905 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[0\] displaytile.sv(37) " "Inferred latch for \"blue_t\[0\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345905 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[1\] displaytile.sv(37) " "Inferred latch for \"blue_t\[1\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345905 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[2\] displaytile.sv(37) " "Inferred latch for \"blue_t\[2\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345905 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[3\] displaytile.sv(37) " "Inferred latch for \"blue_t\[3\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345905 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[4\] displaytile.sv(37) " "Inferred latch for \"blue_t\[4\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345905 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[5\] displaytile.sv(37) " "Inferred latch for \"blue_t\[5\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345905 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[6\] displaytile.sv(37) " "Inferred latch for \"blue_t\[6\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345905 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[7\] displaytile.sv(37) " "Inferred latch for \"blue_t\[7\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345905 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[0\] displaytile.sv(37) " "Inferred latch for \"green_t\[0\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345905 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[1\] displaytile.sv(37) " "Inferred latch for \"green_t\[1\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345905 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[2\] displaytile.sv(37) " "Inferred latch for \"green_t\[2\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345905 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[3\] displaytile.sv(37) " "Inferred latch for \"green_t\[3\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345905 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[4\] displaytile.sv(37) " "Inferred latch for \"green_t\[4\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345905 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[5\] displaytile.sv(37) " "Inferred latch for \"green_t\[5\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345906 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[6\] displaytile.sv(37) " "Inferred latch for \"green_t\[6\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345906 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[7\] displaytile.sv(37) " "Inferred latch for \"green_t\[7\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345906 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[0\] displaytile.sv(37) " "Inferred latch for \"red_t\[0\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345906 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[1\] displaytile.sv(37) " "Inferred latch for \"red_t\[1\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345906 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[2\] displaytile.sv(37) " "Inferred latch for \"red_t\[2\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345906 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[3\] displaytile.sv(37) " "Inferred latch for \"red_t\[3\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345906 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[4\] displaytile.sv(37) " "Inferred latch for \"red_t\[4\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345906 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[5\] displaytile.sv(37) " "Inferred latch for \"red_t\[5\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345906 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[6\] displaytile.sv(37) " "Inferred latch for \"red_t\[6\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345906 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[7\] displaytile.sv(37) " "Inferred latch for \"red_t\[7\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345906 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t14"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydigit vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t14\|displaydigit:d1000 " "Elaborating entity \"displaydigit\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t14\|displaydigit:d1000\"" {  } { { "displaytile.sv" "d1000" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683532345906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydigit vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t14\|displaydigit:d100 " "Elaborating entity \"displaydigit\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t14\|displaydigit:d100\"" {  } { { "displaytile.sv" "d100" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683532345909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydigit vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t14\|displaydigit:d10 " "Elaborating entity \"displaydigit\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t14\|displaydigit:d10\"" {  } { { "displaytile.sv" "d10" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683532345911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydigit vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t14\|displaydigit:d1 " "Elaborating entity \"displaydigit\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t14\|displaydigit:d1\"" {  } { { "displaytile.sv" "d1" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683532345914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaytile vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t15 " "Elaborating entity \"displaytile\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t15\"" {  } { { "displaygrid.sv" "t15" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683532345917 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "red_t displaytile.sv(37) " "Verilog HDL Always Construct warning at displaytile.sv(37): inferring latch(es) for variable \"red_t\", which holds its previous value in one or more paths through the always construct" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683532345919 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t15"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "green_t displaytile.sv(37) " "Verilog HDL Always Construct warning at displaytile.sv(37): inferring latch(es) for variable \"green_t\", which holds its previous value in one or more paths through the always construct" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683532345919 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t15"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "blue_t displaytile.sv(37) " "Verilog HDL Always Construct warning at displaytile.sv(37): inferring latch(es) for variable \"blue_t\", which holds its previous value in one or more paths through the always construct" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683532345919 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[0\] displaytile.sv(37) " "Inferred latch for \"blue_t\[0\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345919 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[1\] displaytile.sv(37) " "Inferred latch for \"blue_t\[1\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345919 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[2\] displaytile.sv(37) " "Inferred latch for \"blue_t\[2\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345919 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[3\] displaytile.sv(37) " "Inferred latch for \"blue_t\[3\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345919 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[4\] displaytile.sv(37) " "Inferred latch for \"blue_t\[4\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345919 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[5\] displaytile.sv(37) " "Inferred latch for \"blue_t\[5\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345919 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[6\] displaytile.sv(37) " "Inferred latch for \"blue_t\[6\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345919 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[7\] displaytile.sv(37) " "Inferred latch for \"blue_t\[7\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345919 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[0\] displaytile.sv(37) " "Inferred latch for \"green_t\[0\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345919 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[1\] displaytile.sv(37) " "Inferred latch for \"green_t\[1\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345920 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[2\] displaytile.sv(37) " "Inferred latch for \"green_t\[2\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345920 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[3\] displaytile.sv(37) " "Inferred latch for \"green_t\[3\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345920 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[4\] displaytile.sv(37) " "Inferred latch for \"green_t\[4\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345920 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[5\] displaytile.sv(37) " "Inferred latch for \"green_t\[5\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345920 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[6\] displaytile.sv(37) " "Inferred latch for \"green_t\[6\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345920 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[7\] displaytile.sv(37) " "Inferred latch for \"green_t\[7\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345920 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[0\] displaytile.sv(37) " "Inferred latch for \"red_t\[0\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345920 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[1\] displaytile.sv(37) " "Inferred latch for \"red_t\[1\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345920 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[2\] displaytile.sv(37) " "Inferred latch for \"red_t\[2\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345920 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[3\] displaytile.sv(37) " "Inferred latch for \"red_t\[3\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345920 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[4\] displaytile.sv(37) " "Inferred latch for \"red_t\[4\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345920 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[5\] displaytile.sv(37) " "Inferred latch for \"red_t\[5\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345920 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[6\] displaytile.sv(37) " "Inferred latch for \"red_t\[6\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345920 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[7\] displaytile.sv(37) " "Inferred latch for \"red_t\[7\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345920 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t15"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydigit vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t15\|displaydigit:d1000 " "Elaborating entity \"displaydigit\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t15\|displaydigit:d1000\"" {  } { { "displaytile.sv" "d1000" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683532345921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydigit vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t15\|displaydigit:d100 " "Elaborating entity \"displaydigit\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t15\|displaydigit:d100\"" {  } { { "displaytile.sv" "d100" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683532345924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydigit vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t15\|displaydigit:d10 " "Elaborating entity \"displaydigit\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t15\|displaydigit:d10\"" {  } { { "displaytile.sv" "d10" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683532345926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydigit vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t15\|displaydigit:d1 " "Elaborating entity \"displaydigit\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t15\|displaydigit:d1\"" {  } { { "displaytile.sv" "d1" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683532345929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gamestate gamestate:game_state " "Elaborating entity \"gamestate\" for hierarchy \"gamestate:game_state\"" {  } { { "Game.sv" "game_state" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683532345932 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 gamestate.sv(54) " "Verilog HDL assignment warning at gamestate.sv(54): truncated value with size 32 to match size of target (16)" {  } { { "gamestate.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/gamestate.sv" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683532345934 "|Game|gamestate:game_state"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "game_complete gamestate.sv(36) " "Verilog HDL Always Construct warning at gamestate.sv(36): inferring latch(es) for variable \"game_complete\", which holds its previous value in one or more paths through the always construct" {  } { { "gamestate.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/gamestate.sv" 36 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683532345935 "|Game|gamestate:game_state"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "score gamestate.sv(36) " "Verilog HDL Always Construct warning at gamestate.sv(36): inferring latch(es) for variable \"score\", which holds its previous value in one or more paths through the always construct" {  } { { "gamestate.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/gamestate.sv" 36 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683532345935 "|Game|gamestate:game_state"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score\[0\] gamestate.sv(52) " "Inferred latch for \"score\[0\]\" at gamestate.sv(52)" {  } { { "gamestate.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/gamestate.sv" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345935 "|Game|gamestate:game_state"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score\[1\] gamestate.sv(52) " "Inferred latch for \"score\[1\]\" at gamestate.sv(52)" {  } { { "gamestate.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/gamestate.sv" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345935 "|Game|gamestate:game_state"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score\[2\] gamestate.sv(52) " "Inferred latch for \"score\[2\]\" at gamestate.sv(52)" {  } { { "gamestate.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/gamestate.sv" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345935 "|Game|gamestate:game_state"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score\[3\] gamestate.sv(52) " "Inferred latch for \"score\[3\]\" at gamestate.sv(52)" {  } { { "gamestate.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/gamestate.sv" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345935 "|Game|gamestate:game_state"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score\[4\] gamestate.sv(52) " "Inferred latch for \"score\[4\]\" at gamestate.sv(52)" {  } { { "gamestate.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/gamestate.sv" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345935 "|Game|gamestate:game_state"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score\[5\] gamestate.sv(52) " "Inferred latch for \"score\[5\]\" at gamestate.sv(52)" {  } { { "gamestate.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/gamestate.sv" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345935 "|Game|gamestate:game_state"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score\[6\] gamestate.sv(52) " "Inferred latch for \"score\[6\]\" at gamestate.sv(52)" {  } { { "gamestate.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/gamestate.sv" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345935 "|Game|gamestate:game_state"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score\[7\] gamestate.sv(52) " "Inferred latch for \"score\[7\]\" at gamestate.sv(52)" {  } { { "gamestate.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/gamestate.sv" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345935 "|Game|gamestate:game_state"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score\[8\] gamestate.sv(52) " "Inferred latch for \"score\[8\]\" at gamestate.sv(52)" {  } { { "gamestate.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/gamestate.sv" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345935 "|Game|gamestate:game_state"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score\[9\] gamestate.sv(52) " "Inferred latch for \"score\[9\]\" at gamestate.sv(52)" {  } { { "gamestate.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/gamestate.sv" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345935 "|Game|gamestate:game_state"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score\[10\] gamestate.sv(52) " "Inferred latch for \"score\[10\]\" at gamestate.sv(52)" {  } { { "gamestate.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/gamestate.sv" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345935 "|Game|gamestate:game_state"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score\[11\] gamestate.sv(52) " "Inferred latch for \"score\[11\]\" at gamestate.sv(52)" {  } { { "gamestate.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/gamestate.sv" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345935 "|Game|gamestate:game_state"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score\[12\] gamestate.sv(52) " "Inferred latch for \"score\[12\]\" at gamestate.sv(52)" {  } { { "gamestate.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/gamestate.sv" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345935 "|Game|gamestate:game_state"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score\[13\] gamestate.sv(52) " "Inferred latch for \"score\[13\]\" at gamestate.sv(52)" {  } { { "gamestate.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/gamestate.sv" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345935 "|Game|gamestate:game_state"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score\[14\] gamestate.sv(52) " "Inferred latch for \"score\[14\]\" at gamestate.sv(52)" {  } { { "gamestate.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/gamestate.sv" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345935 "|Game|gamestate:game_state"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score\[15\] gamestate.sv(52) " "Inferred latch for \"score\[15\]\" at gamestate.sv(52)" {  } { { "gamestate.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/gamestate.sv" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345935 "|Game|gamestate:game_state"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "game_complete gamestate.sv(36) " "Inferred latch for \"game_complete\" at gamestate.sv(36)" {  } { { "gamestate.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/gamestate.sv" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532345935 "|Game|gamestate:game_state"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "7 " "Inferred 7 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "Game.sv" "Mod0" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 52 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683532350162 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod1\"" {  } { { "Game.sv" "Mod1" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 53 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683532350162 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "Game.sv" "Div0" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 53 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683532350162 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod2\"" {  } { { "Game.sv" "Mod2" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 54 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683532350162 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div1\"" {  } { { "Game.sv" "Div1" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 54 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683532350162 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod3\"" {  } { { "Game.sv" "Mod3" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 55 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683532350162 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div2\"" {  } { { "Game.sv" "Div2" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 55 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683532350162 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1683532350162 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod0 " "Elaborated megafunction instantiation \"lpm_divide:Mod0\"" {  } { { "Game.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 52 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683532350218 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod0 " "Instantiated megafunction \"lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532350219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532350219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532350219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532350219 ""}  } { { "Game.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 52 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683532350219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_n3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_n3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_n3m " "Found entity 1: lpm_divide_n3m" {  } { { "db/lpm_divide_n3m.tdf" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/db/lpm_divide_n3m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683532350266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532350266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_qlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_qlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_qlh " "Found entity 1: sign_div_unsign_qlh" {  } { { "db/sign_div_unsign_qlh.tdf" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/db/sign_div_unsign_qlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683532350279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532350279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_qve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_qve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_qve " "Found entity 1: alt_u_div_qve" {  } { { "db/alt_u_div_qve.tdf" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/db/alt_u_div_qve.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683532350299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532350299 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod1 " "Elaborated megafunction instantiation \"lpm_divide:Mod1\"" {  } { { "Game.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 53 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683532350310 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod1 " "Instantiated megafunction \"lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532350310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532350310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532350310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532350310 ""}  } { { "Game.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 53 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683532350310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_q3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_q3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_q3m " "Found entity 1: lpm_divide_q3m" {  } { { "db/lpm_divide_q3m.tdf" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/db/lpm_divide_q3m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683532350358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532350358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_tlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_tlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_tlh " "Found entity 1: sign_div_unsign_tlh" {  } { { "db/sign_div_unsign_tlh.tdf" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/db/sign_div_unsign_tlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683532350372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532350372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_00f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_00f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_00f " "Found entity 1: alt_u_div_00f" {  } { { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/db/alt_u_div_00f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683532350393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532350393 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "Game.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 53 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683532350403 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532350403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532350403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532350403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532350403 ""}  } { { "Game.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 53 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683532350403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_4am.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_4am.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_4am " "Found entity 1: lpm_divide_4am" {  } { { "db/lpm_divide_4am.tdf" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/db/lpm_divide_4am.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683532350449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532350449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/db/sign_div_unsign_akh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683532350464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532350464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_qse.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_qse.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_qse " "Found entity 1: alt_u_div_qse" {  } { { "db/alt_u_div_qse.tdf" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/db/alt_u_div_qse.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683532350479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532350479 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod2 " "Elaborated megafunction instantiation \"lpm_divide:Mod2\"" {  } { { "Game.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 54 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683532350488 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod2 " "Instantiated megafunction \"lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532350488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532350488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532350488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532350488 ""}  } { { "Game.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 54 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683532350488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_45m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_45m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_45m " "Found entity 1: lpm_divide_45m" {  } { { "db/lpm_divide_45m.tdf" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/db/lpm_divide_45m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683532350534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532350534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7nh " "Found entity 1: sign_div_unsign_7nh" {  } { { "db/sign_div_unsign_7nh.tdf" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/db/sign_div_unsign_7nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683532350548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532350548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_k2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_k2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_k2f " "Found entity 1: alt_u_div_k2f" {  } { { "db/alt_u_div_k2f.tdf" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/db/alt_u_div_k2f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683532350572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532350572 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div1 " "Elaborated megafunction instantiation \"lpm_divide:Div1\"" {  } { { "Game.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 54 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683532350582 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div1 " "Instantiated megafunction \"lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532350582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532350582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532350582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532350582 ""}  } { { "Game.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 54 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683532350582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hbm " "Found entity 1: lpm_divide_hbm" {  } { { "db/lpm_divide_hbm.tdf" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/db/lpm_divide_hbm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683532350632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532350632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_nlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_nlh " "Found entity 1: sign_div_unsign_nlh" {  } { { "db/sign_div_unsign_nlh.tdf" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/db/sign_div_unsign_nlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683532350646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532350646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_kve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_kve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_kve " "Found entity 1: alt_u_div_kve" {  } { { "db/alt_u_div_kve.tdf" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/db/alt_u_div_kve.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683532350664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532350664 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod3 " "Elaborated megafunction instantiation \"lpm_divide:Mod3\"" {  } { { "Game.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 55 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683532350672 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod3 " "Instantiated megafunction \"lpm_divide:Mod3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532350672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 14 " "Parameter \"LPM_WIDTHD\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532350672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532350672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532350672 ""}  } { { "Game.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 55 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683532350672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_85m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_85m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_85m " "Found entity 1: lpm_divide_85m" {  } { { "db/lpm_divide_85m.tdf" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/db/lpm_divide_85m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683532350721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532350721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bnh " "Found entity 1: sign_div_unsign_bnh" {  } { { "db/sign_div_unsign_bnh.tdf" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/db/sign_div_unsign_bnh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683532350735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532350735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_s2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_s2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_s2f " "Found entity 1: alt_u_div_s2f" {  } { { "db/alt_u_div_s2f.tdf" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/db/alt_u_div_s2f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683532350763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532350763 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div2 " "Elaborated megafunction instantiation \"lpm_divide:Div2\"" {  } { { "Game.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 55 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683532350775 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div2 " "Instantiated megafunction \"lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532350775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532350775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532350775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532350775 ""}  } { { "Game.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 55 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683532350775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_vcm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_vcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_vcm " "Found entity 1: lpm_divide_vcm" {  } { { "db/lpm_divide_vcm.tdf" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/db/lpm_divide_vcm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683532350823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532350823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_5nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_5nh " "Found entity 1: sign_div_unsign_5nh" {  } { { "db/sign_div_unsign_5nh.tdf" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/db/sign_div_unsign_5nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683532350838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532350838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_g2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_g2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_g2f " "Found entity 1: alt_u_div_g2f" {  } { { "db/alt_u_div_g2f.tdf" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/db/alt_u_div_g2f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683532350862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532350862 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|r_green\[3\] vga_controller:controller_vga\|displaygrid:display_grid\|r_red\[1\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|r_green\[3\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|r_red\[1\]\"" {  } { { "displaygrid.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 84 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532351324 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|r_blue\[1\] vga_controller:controller_vga\|displaygrid:display_grid\|r_red\[1\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|r_blue\[1\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|r_red\[1\]\"" {  } { { "displaygrid.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 84 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532351324 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|r_blue\[2\] vga_controller:controller_vga\|displaygrid:display_grid\|r_red\[1\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|r_blue\[2\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|r_red\[1\]\"" {  } { { "displaygrid.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 84 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532351324 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|r_blue\[3\] vga_controller:controller_vga\|displaygrid:display_grid\|r_red\[1\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|r_blue\[3\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|r_red\[1\]\"" {  } { { "displaygrid.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 84 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532351324 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|r_red\[3\] vga_controller:controller_vga\|displaygrid:display_grid\|r_red\[1\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|r_red\[3\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|r_red\[1\]\"" {  } { { "displaygrid.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 84 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532351324 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|r_red\[7\] vga_controller:controller_vga\|displaygrid:display_grid\|r_red\[1\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|r_red\[7\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|r_red\[1\]\"" {  } { { "displaygrid.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 84 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532351324 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t1\|red_t\[6\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t1\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t1\|red_t\[6\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t1\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532351324 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t1\|red_t\[5\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t1\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t1\|red_t\[5\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t1\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532351324 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t1\|green_t\[7\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t1\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t1\|green_t\[7\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t1\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532351324 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t1\|green_t\[5\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t1\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t1\|green_t\[5\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t1\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532351324 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t1\|green_t\[4\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t1\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t1\|green_t\[4\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t1\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532351324 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t1\|green_t\[1\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t1\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t1\|green_t\[1\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t1\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532351324 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t1\|blue_t\[7\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t1\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t1\|blue_t\[7\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t1\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532351324 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t1\|blue_t\[6\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t1\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t1\|blue_t\[6\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t1\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532351324 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t1\|blue_t\[5\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t1\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t1\|blue_t\[5\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t1\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532351324 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t1\|blue_t\[4\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t1\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t1\|blue_t\[4\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t1\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532351324 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t3\|red_t\[6\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t3\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t3\|red_t\[6\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t3\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532351324 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t3\|red_t\[5\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t3\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t3\|red_t\[5\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t3\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532351324 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t3\|green_t\[7\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t3\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t3\|green_t\[7\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t3\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532351324 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t3\|green_t\[5\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t3\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t3\|green_t\[5\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t3\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532351324 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t3\|green_t\[4\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t3\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t3\|green_t\[4\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t3\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532351324 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t3\|green_t\[1\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t3\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t3\|green_t\[1\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t3\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532351324 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t3\|blue_t\[7\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t3\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t3\|blue_t\[7\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t3\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532351324 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t3\|blue_t\[6\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t3\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t3\|blue_t\[6\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t3\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532351324 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t3\|blue_t\[5\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t3\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t3\|blue_t\[5\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t3\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532351324 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t3\|blue_t\[4\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t3\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t3\|blue_t\[4\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t3\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532351324 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t2\|red_t\[6\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t2\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t2\|red_t\[6\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t2\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532351324 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t2\|red_t\[5\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t2\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t2\|red_t\[5\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t2\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532351324 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t2\|green_t\[7\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t2\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t2\|green_t\[7\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t2\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532351324 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t2\|green_t\[5\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t2\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t2\|green_t\[5\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t2\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532351324 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t2\|green_t\[4\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t2\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t2\|green_t\[4\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t2\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532351324 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t2\|green_t\[1\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t2\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t2\|green_t\[1\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t2\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532351324 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t2\|blue_t\[7\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t2\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t2\|blue_t\[7\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t2\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532351324 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t2\|blue_t\[6\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t2\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t2\|blue_t\[6\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t2\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532351324 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t2\|blue_t\[5\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t2\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t2\|blue_t\[5\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t2\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532351324 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t2\|blue_t\[4\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t2\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t2\|blue_t\[4\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t2\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532351324 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t0\|red_t\[6\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t0\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t0\|red_t\[6\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t0\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532351324 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t0\|red_t\[5\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t0\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t0\|red_t\[5\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t0\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532351324 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t0\|green_t\[7\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t0\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t0\|green_t\[7\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t0\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532351324 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t0\|green_t\[5\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t0\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t0\|green_t\[5\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t0\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532351324 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t0\|green_t\[4\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t0\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t0\|green_t\[4\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t0\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532351324 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t0\|green_t\[1\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t0\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t0\|green_t\[1\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t0\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532351324 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t0\|blue_t\[7\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t0\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t0\|blue_t\[7\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t0\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532351324 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t0\|blue_t\[6\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t0\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t0\|blue_t\[6\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t0\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532351324 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t0\|blue_t\[5\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t0\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t0\|blue_t\[5\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t0\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532351324 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t0\|blue_t\[4\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t0\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t0\|blue_t\[4\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t0\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532351324 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t9\|red_t\[6\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t9\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t9\|red_t\[6\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t9\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532351324 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t9\|red_t\[5\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t9\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t9\|red_t\[5\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t9\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532351324 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t9\|green_t\[7\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t9\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t9\|green_t\[7\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t9\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532351324 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t9\|green_t\[5\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t9\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t9\|green_t\[5\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t9\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532351324 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t9\|green_t\[4\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t9\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t9\|green_t\[4\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t9\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532351324 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t9\|green_t\[1\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t9\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t9\|green_t\[1\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t9\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532351324 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t9\|blue_t\[7\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t9\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t9\|blue_t\[7\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t9\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532351324 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t9\|blue_t\[6\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t9\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t9\|blue_t\[6\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t9\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532351324 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t9\|blue_t\[5\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t9\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t9\|blue_t\[5\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t9\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532351324 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t9\|blue_t\[4\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t9\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t9\|blue_t\[4\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t9\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532351324 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t11\|red_t\[6\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t11\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t11\|red_t\[6\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t11\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532351324 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t11\|red_t\[5\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t11\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t11\|red_t\[5\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t11\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532351324 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t11\|green_t\[7\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t11\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t11\|green_t\[7\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t11\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532351324 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t11\|green_t\[5\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t11\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t11\|green_t\[5\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t11\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532351324 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t11\|green_t\[4\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t11\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t11\|green_t\[4\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t11\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532351324 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t11\|green_t\[1\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t11\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t11\|green_t\[1\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t11\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532351324 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t11\|blue_t\[7\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t11\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t11\|blue_t\[7\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t11\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532351324 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t11\|blue_t\[6\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t11\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t11\|blue_t\[6\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t11\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532351324 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t11\|blue_t\[5\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t11\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t11\|blue_t\[5\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t11\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532351324 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t11\|blue_t\[4\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t11\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t11\|blue_t\[4\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t11\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532351324 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t10\|red_t\[6\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t10\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t10\|red_t\[6\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t10\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532351324 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t10\|red_t\[5\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t10\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t10\|red_t\[5\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t10\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532351324 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t10\|green_t\[7\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t10\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t10\|green_t\[7\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t10\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532351324 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t10\|green_t\[5\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t10\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t10\|green_t\[5\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t10\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532351324 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t10\|green_t\[4\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t10\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t10\|green_t\[4\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t10\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532351324 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t10\|green_t\[1\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t10\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t10\|green_t\[1\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t10\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532351324 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t10\|blue_t\[7\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t10\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t10\|blue_t\[7\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t10\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532351324 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t10\|blue_t\[6\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t10\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t10\|blue_t\[6\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t10\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532351324 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t10\|blue_t\[5\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t10\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t10\|blue_t\[5\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t10\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532351324 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t10\|blue_t\[4\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t10\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t10\|blue_t\[4\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t10\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532351324 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t8\|red_t\[6\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t8\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t8\|red_t\[6\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t8\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532351324 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t8\|red_t\[5\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t8\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t8\|red_t\[5\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t8\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532351324 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t8\|green_t\[7\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t8\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t8\|green_t\[7\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t8\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532351324 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t8\|green_t\[5\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t8\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t8\|green_t\[5\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t8\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532351324 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t8\|green_t\[4\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t8\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t8\|green_t\[4\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t8\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532351324 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t8\|green_t\[1\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t8\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t8\|green_t\[1\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t8\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532351324 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t8\|blue_t\[7\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t8\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t8\|blue_t\[7\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t8\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532351324 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t8\|blue_t\[6\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t8\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t8\|blue_t\[6\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t8\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532351324 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t8\|blue_t\[5\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t8\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t8\|blue_t\[5\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t8\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532351324 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t8\|blue_t\[4\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t8\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t8\|blue_t\[4\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t8\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532351324 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t13\|red_t\[6\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t13\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t13\|red_t\[6\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t13\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532351324 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t13\|red_t\[5\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t13\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t13\|red_t\[5\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t13\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532351324 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t13\|green_t\[7\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t13\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t13\|green_t\[7\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t13\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532351324 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t13\|green_t\[5\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t13\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t13\|green_t\[5\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t13\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532351324 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t13\|green_t\[4\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t13\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t13\|green_t\[4\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t13\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532351324 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t13\|green_t\[1\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t13\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t13\|green_t\[1\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t13\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532351324 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t13\|blue_t\[7\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t13\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t13\|blue_t\[7\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t13\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532351324 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t13\|blue_t\[6\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t13\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t13\|blue_t\[6\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t13\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532351324 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t13\|blue_t\[5\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t13\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t13\|blue_t\[5\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t13\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532351324 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t13\|blue_t\[4\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t13\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t13\|blue_t\[4\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t13\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532351324 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t15\|red_t\[6\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t15\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t15\|red_t\[6\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t15\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532351324 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t15\|red_t\[5\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t15\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t15\|red_t\[5\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t15\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532351324 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t15\|green_t\[7\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t15\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t15\|green_t\[7\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t15\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532351324 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t15\|green_t\[5\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t15\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t15\|green_t\[5\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t15\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532351324 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t15\|green_t\[4\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t15\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t15\|green_t\[4\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t15\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532351324 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t15\|green_t\[1\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t15\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t15\|green_t\[1\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t15\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532351324 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t15\|blue_t\[7\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t15\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t15\|blue_t\[7\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t15\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532351324 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t15\|blue_t\[6\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t15\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t15\|blue_t\[6\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t15\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532351324 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t15\|blue_t\[5\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t15\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t15\|blue_t\[5\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t15\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532351324 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t15\|blue_t\[4\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t15\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t15\|blue_t\[4\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t15\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532351324 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t14\|red_t\[6\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t14\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t14\|red_t\[6\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t14\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532351324 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t14\|red_t\[5\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t14\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t14\|red_t\[5\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t14\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532351324 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t14\|green_t\[7\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t14\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t14\|green_t\[7\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t14\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532351324 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t14\|green_t\[5\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t14\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t14\|green_t\[5\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t14\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532351324 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t14\|green_t\[4\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t14\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t14\|green_t\[4\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t14\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532351324 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t14\|green_t\[1\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t14\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t14\|green_t\[1\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t14\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532351324 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t14\|blue_t\[7\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t14\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t14\|blue_t\[7\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t14\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532351324 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t14\|blue_t\[6\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t14\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t14\|blue_t\[6\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t14\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532351324 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t14\|blue_t\[5\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t14\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t14\|blue_t\[5\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t14\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532351324 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t14\|blue_t\[4\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t14\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t14\|blue_t\[4\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t14\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532351324 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t12\|red_t\[6\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t12\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t12\|red_t\[6\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t12\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532351324 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t12\|red_t\[5\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t12\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t12\|red_t\[5\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t12\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532351324 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t12\|green_t\[7\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t12\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t12\|green_t\[7\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t12\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532351324 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t12\|green_t\[5\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t12\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t12\|green_t\[5\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t12\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532351324 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t12\|green_t\[4\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t12\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t12\|green_t\[4\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t12\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532351324 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t12\|green_t\[1\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t12\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t12\|green_t\[1\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t12\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532351324 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t12\|blue_t\[7\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t12\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t12\|blue_t\[7\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t12\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532351324 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t12\|blue_t\[6\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t12\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t12\|blue_t\[6\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t12\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532351324 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t12\|blue_t\[5\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t12\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t12\|blue_t\[5\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t12\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532351324 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t12\|blue_t\[4\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t12\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t12\|blue_t\[4\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t12\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532351324 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t5\|red_t\[6\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t5\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t5\|red_t\[6\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t5\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532351324 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t5\|red_t\[5\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t5\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t5\|red_t\[5\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t5\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532351324 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t5\|green_t\[7\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t5\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t5\|green_t\[7\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t5\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532351324 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t5\|green_t\[5\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t5\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t5\|green_t\[5\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t5\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532351324 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t5\|green_t\[4\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t5\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t5\|green_t\[4\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t5\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532351324 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t5\|green_t\[1\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t5\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t5\|green_t\[1\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t5\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532351324 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t5\|blue_t\[7\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t5\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t5\|blue_t\[7\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t5\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532351324 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t5\|blue_t\[6\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t5\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t5\|blue_t\[6\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t5\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532351324 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t5\|blue_t\[5\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t5\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t5\|blue_t\[5\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t5\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532351324 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t5\|blue_t\[4\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t5\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t5\|blue_t\[4\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t5\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532351324 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t7\|red_t\[6\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t7\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t7\|red_t\[6\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t7\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532351324 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t7\|red_t\[5\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t7\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t7\|red_t\[5\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t7\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532351324 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t7\|green_t\[7\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t7\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t7\|green_t\[7\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t7\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532351324 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t7\|green_t\[5\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t7\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t7\|green_t\[5\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t7\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532351324 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t7\|green_t\[4\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t7\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t7\|green_t\[4\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t7\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532351324 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t7\|green_t\[1\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t7\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t7\|green_t\[1\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t7\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532351324 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t7\|blue_t\[7\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t7\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t7\|blue_t\[7\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t7\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532351324 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t7\|blue_t\[6\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t7\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t7\|blue_t\[6\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t7\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532351324 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t7\|blue_t\[5\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t7\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t7\|blue_t\[5\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t7\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532351324 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t7\|blue_t\[4\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t7\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t7\|blue_t\[4\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t7\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532351324 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t6\|red_t\[6\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t6\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t6\|red_t\[6\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t6\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532351324 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t6\|red_t\[5\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t6\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t6\|red_t\[5\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t6\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532351324 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t6\|green_t\[7\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t6\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t6\|green_t\[7\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t6\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532351324 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t6\|green_t\[5\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t6\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t6\|green_t\[5\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t6\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532351324 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t6\|green_t\[4\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t6\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t6\|green_t\[4\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t6\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532351324 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t6\|green_t\[1\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t6\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t6\|green_t\[1\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t6\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532351324 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t6\|blue_t\[7\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t6\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t6\|blue_t\[7\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t6\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532351324 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t6\|blue_t\[6\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t6\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t6\|blue_t\[6\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t6\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532351324 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t6\|blue_t\[5\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t6\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t6\|blue_t\[5\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t6\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532351324 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t6\|blue_t\[4\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t6\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t6\|blue_t\[4\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t6\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532351324 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t4\|red_t\[6\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t4\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t4\|red_t\[6\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t4\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532351324 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t4\|red_t\[5\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t4\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t4\|red_t\[5\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t4\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532351324 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t4\|green_t\[7\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t4\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t4\|green_t\[7\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t4\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532351324 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t4\|green_t\[5\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t4\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t4\|green_t\[5\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t4\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532351324 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t4\|green_t\[4\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t4\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t4\|green_t\[4\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t4\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532351324 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t4\|green_t\[1\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t4\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t4\|green_t\[1\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t4\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532351324 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t4\|blue_t\[7\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t4\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t4\|blue_t\[7\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t4\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532351324 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t4\|blue_t\[6\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t4\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t4\|blue_t\[6\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t4\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532351324 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t4\|blue_t\[5\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t4\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t4\|blue_t\[5\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t4\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532351324 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t4\|blue_t\[4\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t4\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t4\|blue_t\[4\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t4\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532351324 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1683532351324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga_controller:controller_vga\|displaygrid:display_grid\|r_red\[0\] " "Latch vga_controller:controller_vga\|displaygrid:display_grid\|r_red\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vga_controller:controller_vga\|counter_x\[9\] " "Ports D and ENA on the latch are fed by the same signal vga_controller:controller_vga\|counter_x\[9\]" {  } { { "vga_controller.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/vga_controller.sv" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683532351332 ""}  } { { "displaygrid.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 84 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683532351332 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "game_completed_aux " "Latch game_completed_aux has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.WIN " "Ports D and ENA on the latch are fed by the same signal state.WIN" {  } { { "Game.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683532351332 ""}  } { { "Game.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683532351332 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "game_over_aux " "Latch game_over_aux has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.LOSE " "Ports D and ENA on the latch are fed by the same signal state.LOSE" {  } { { "Game.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683532351332 ""}  } { { "Game.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683532351332 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga_controller:controller_vga\|displaygrid:display_grid\|r_red\[1\] " "Latch vga_controller:controller_vga\|displaygrid:display_grid\|r_red\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vga_controller:controller_vga\|counter_x\[9\] " "Ports D and ENA on the latch are fed by the same signal vga_controller:controller_vga\|counter_x\[9\]" {  } { { "vga_controller.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/vga_controller.sv" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683532351333 ""}  } { { "displaygrid.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 84 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683532351333 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga_controller:controller_vga\|displaygrid:display_grid\|r_red\[5\] " "Latch vga_controller:controller_vga\|displaygrid:display_grid\|r_red\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vga_controller:controller_vga\|counter_x\[9\] " "Ports D and ENA on the latch are fed by the same signal vga_controller:controller_vga\|counter_x\[9\]" {  } { { "vga_controller.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/vga_controller.sv" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683532351333 ""}  } { { "displaygrid.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 84 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683532351333 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga_controller:controller_vga\|displaygrid:display_grid\|r_red\[6\] " "Latch vga_controller:controller_vga\|displaygrid:display_grid\|r_red\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vga_controller:controller_vga\|counter_x\[9\] " "Ports D and ENA on the latch are fed by the same signal vga_controller:controller_vga\|counter_x\[9\]" {  } { { "vga_controller.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/vga_controller.sv" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683532351333 ""}  } { { "displaygrid.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 84 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683532351333 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga_controller:controller_vga\|displaygrid:display_grid\|r_green\[1\] " "Latch vga_controller:controller_vga\|displaygrid:display_grid\|r_green\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vga_controller:controller_vga\|counter_y\[9\] " "Ports D and ENA on the latch are fed by the same signal vga_controller:controller_vga\|counter_y\[9\]" {  } { { "vga_controller.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/vga_controller.sv" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683532351333 ""}  } { { "displaygrid.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 84 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683532351333 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga_controller:controller_vga\|displaygrid:display_grid\|r_green\[4\] " "Latch vga_controller:controller_vga\|displaygrid:display_grid\|r_green\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vga_controller:controller_vga\|counter_x\[9\] " "Ports D and ENA on the latch are fed by the same signal vga_controller:controller_vga\|counter_x\[9\]" {  } { { "vga_controller.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/vga_controller.sv" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683532351333 ""}  } { { "displaygrid.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 84 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683532351333 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga_controller:controller_vga\|displaygrid:display_grid\|r_green\[5\] " "Latch vga_controller:controller_vga\|displaygrid:display_grid\|r_green\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vga_controller:controller_vga\|counter_y\[9\] " "Ports D and ENA on the latch are fed by the same signal vga_controller:controller_vga\|counter_y\[9\]" {  } { { "vga_controller.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/vga_controller.sv" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683532351333 ""}  } { { "displaygrid.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 84 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683532351333 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga_controller:controller_vga\|displaygrid:display_grid\|r_green\[7\] " "Latch vga_controller:controller_vga\|displaygrid:display_grid\|r_green\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vga_controller:controller_vga\|counter_x\[9\] " "Ports D and ENA on the latch are fed by the same signal vga_controller:controller_vga\|counter_x\[9\]" {  } { { "vga_controller.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/vga_controller.sv" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683532351333 ""}  } { { "displaygrid.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 84 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683532351333 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga_controller:controller_vga\|displaygrid:display_grid\|r_blue\[4\] " "Latch vga_controller:controller_vga\|displaygrid:display_grid\|r_blue\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vga_controller:controller_vga\|counter_y\[9\] " "Ports D and ENA on the latch are fed by the same signal vga_controller:controller_vga\|counter_y\[9\]" {  } { { "vga_controller.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/vga_controller.sv" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683532351333 ""}  } { { "displaygrid.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 84 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683532351333 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga_controller:controller_vga\|displaygrid:display_grid\|r_blue\[5\] " "Latch vga_controller:controller_vga\|displaygrid:display_grid\|r_blue\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vga_controller:controller_vga\|counter_y\[9\] " "Ports D and ENA on the latch are fed by the same signal vga_controller:controller_vga\|counter_y\[9\]" {  } { { "vga_controller.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/vga_controller.sv" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683532351333 ""}  } { { "displaygrid.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 84 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683532351333 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga_controller:controller_vga\|displaygrid:display_grid\|r_blue\[6\] " "Latch vga_controller:controller_vga\|displaygrid:display_grid\|r_blue\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vga_controller:controller_vga\|counter_x\[9\] " "Ports D and ENA on the latch are fed by the same signal vga_controller:controller_vga\|counter_x\[9\]" {  } { { "vga_controller.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/vga_controller.sv" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683532351333 ""}  } { { "displaygrid.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 84 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683532351333 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga_controller:controller_vga\|displaygrid:display_grid\|r_blue\[7\] " "Latch vga_controller:controller_vga\|displaygrid:display_grid\|r_blue\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vga_controller:controller_vga\|counter_y\[9\] " "Ports D and ENA on the latch are fed by the same signal vga_controller:controller_vga\|counter_y\[9\]" {  } { { "vga_controller.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/vga_controller.sv" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683532351334 ""}  } { { "displaygrid.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 84 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683532351334 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "gamestate:game_state\|game_complete " "Latch gamestate:game_state\|game_complete has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA use_win_goal\[0\]\$latch " "Ports D and ENA on the latch are fed by the same signal use_win_goal\[0\]\$latch" {  } { { "Game.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 153 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683532351334 ""}  } { { "gamestate.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/gamestate.sv" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683532351334 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t1\|red_t\[0\] " "Latch vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t1\|red_t\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vga_controller:controller_vga\|counter_y\[9\] " "Ports D and ENA on the latch are fed by the same signal vga_controller:controller_vga\|counter_y\[9\]" {  } { { "vga_controller.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/vga_controller.sv" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683532351334 ""}  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683532351334 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t3\|red_t\[0\] " "Latch vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t3\|red_t\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vga_controller:controller_vga\|counter_y\[9\] " "Ports D and ENA on the latch are fed by the same signal vga_controller:controller_vga\|counter_y\[9\]" {  } { { "vga_controller.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/vga_controller.sv" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683532351334 ""}  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683532351334 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t2\|red_t\[0\] " "Latch vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t2\|red_t\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vga_controller:controller_vga\|counter_y\[9\] " "Ports D and ENA on the latch are fed by the same signal vga_controller:controller_vga\|counter_y\[9\]" {  } { { "vga_controller.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/vga_controller.sv" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683532351334 ""}  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683532351334 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t0\|red_t\[0\] " "Latch vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t0\|red_t\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vga_controller:controller_vga\|counter_y\[9\] " "Ports D and ENA on the latch are fed by the same signal vga_controller:controller_vga\|counter_y\[9\]" {  } { { "vga_controller.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/vga_controller.sv" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683532351334 ""}  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683532351334 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t9\|red_t\[0\] " "Latch vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t9\|red_t\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vga_controller:controller_vga\|counter_y\[9\] " "Ports D and ENA on the latch are fed by the same signal vga_controller:controller_vga\|counter_y\[9\]" {  } { { "vga_controller.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/vga_controller.sv" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683532351334 ""}  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683532351334 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t11\|red_t\[0\] " "Latch vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t11\|red_t\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vga_controller:controller_vga\|counter_y\[9\] " "Ports D and ENA on the latch are fed by the same signal vga_controller:controller_vga\|counter_y\[9\]" {  } { { "vga_controller.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/vga_controller.sv" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683532351334 ""}  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683532351334 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t10\|red_t\[0\] " "Latch vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t10\|red_t\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vga_controller:controller_vga\|counter_y\[9\] " "Ports D and ENA on the latch are fed by the same signal vga_controller:controller_vga\|counter_y\[9\]" {  } { { "vga_controller.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/vga_controller.sv" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683532351334 ""}  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683532351334 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t8\|red_t\[0\] " "Latch vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t8\|red_t\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vga_controller:controller_vga\|counter_y\[9\] " "Ports D and ENA on the latch are fed by the same signal vga_controller:controller_vga\|counter_y\[9\]" {  } { { "vga_controller.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/vga_controller.sv" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683532351334 ""}  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683532351334 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t13\|red_t\[0\] " "Latch vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t13\|red_t\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vga_controller:controller_vga\|counter_y\[9\] " "Ports D and ENA on the latch are fed by the same signal vga_controller:controller_vga\|counter_y\[9\]" {  } { { "vga_controller.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/vga_controller.sv" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683532351335 ""}  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683532351335 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t15\|red_t\[0\] " "Latch vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t15\|red_t\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vga_controller:controller_vga\|counter_y\[9\] " "Ports D and ENA on the latch are fed by the same signal vga_controller:controller_vga\|counter_y\[9\]" {  } { { "vga_controller.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/vga_controller.sv" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683532351335 ""}  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683532351335 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t14\|red_t\[0\] " "Latch vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t14\|red_t\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vga_controller:controller_vga\|counter_y\[9\] " "Ports D and ENA on the latch are fed by the same signal vga_controller:controller_vga\|counter_y\[9\]" {  } { { "vga_controller.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/vga_controller.sv" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683532351335 ""}  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683532351335 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t12\|red_t\[0\] " "Latch vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t12\|red_t\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vga_controller:controller_vga\|counter_y\[9\] " "Ports D and ENA on the latch are fed by the same signal vga_controller:controller_vga\|counter_y\[9\]" {  } { { "vga_controller.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/vga_controller.sv" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683532351335 ""}  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683532351335 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t5\|red_t\[0\] " "Latch vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t5\|red_t\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vga_controller:controller_vga\|counter_y\[9\] " "Ports D and ENA on the latch are fed by the same signal vga_controller:controller_vga\|counter_y\[9\]" {  } { { "vga_controller.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/vga_controller.sv" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683532351335 ""}  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683532351335 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t7\|red_t\[0\] " "Latch vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t7\|red_t\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vga_controller:controller_vga\|counter_y\[9\] " "Ports D and ENA on the latch are fed by the same signal vga_controller:controller_vga\|counter_y\[9\]" {  } { { "vga_controller.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/vga_controller.sv" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683532351335 ""}  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683532351335 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t6\|red_t\[0\] " "Latch vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t6\|red_t\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vga_controller:controller_vga\|counter_y\[9\] " "Ports D and ENA on the latch are fed by the same signal vga_controller:controller_vga\|counter_y\[9\]" {  } { { "vga_controller.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/vga_controller.sv" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683532351335 ""}  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683532351335 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t4\|red_t\[0\] " "Latch vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t4\|red_t\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vga_controller:controller_vga\|counter_y\[9\] " "Ports D and ENA on the latch are fed by the same signal vga_controller:controller_vga\|counter_y\[9\]" {  } { { "vga_controller.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/vga_controller.sv" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683532351335 ""}  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683532351335 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|r_red\[5\] vga_controller:controller_vga\|displaygrid:display_grid\|r_red\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|r_red\[5\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|r_red\[0\]\"" {  } { { "displaygrid.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 84 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532354465 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|r_red\[6\] vga_controller:controller_vga\|displaygrid:display_grid\|r_red\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|r_red\[6\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|r_red\[0\]\"" {  } { { "displaygrid.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 84 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532354465 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|r_green\[4\] vga_controller:controller_vga\|displaygrid:display_grid\|r_red\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|r_green\[4\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|r_red\[0\]\"" {  } { { "displaygrid.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 84 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532354465 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|r_green\[7\] vga_controller:controller_vga\|displaygrid:display_grid\|r_red\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|r_green\[7\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|r_red\[0\]\"" {  } { { "displaygrid.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 84 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532354465 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|r_blue\[6\] vga_controller:controller_vga\|displaygrid:display_grid\|r_red\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|r_blue\[6\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|r_red\[0\]\"" {  } { { "displaygrid.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 84 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532354465 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|r_green\[5\] vga_controller:controller_vga\|displaygrid:display_grid\|r_green\[1\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|r_green\[5\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|r_green\[1\]\"" {  } { { "displaygrid.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 84 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532354465 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|r_blue\[7\] vga_controller:controller_vga\|displaygrid:display_grid\|r_green\[1\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|r_blue\[7\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|r_green\[1\]\"" {  } { { "displaygrid.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 84 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532354465 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|r_blue\[5\] vga_controller:controller_vga\|displaygrid:display_grid\|r_green\[1\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|r_blue\[5\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|r_green\[1\]\"" {  } { { "displaygrid.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 84 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532354465 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|r_blue\[4\] vga_controller:controller_vga\|displaygrid:display_grid\|r_green\[1\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|r_blue\[4\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|r_green\[1\]\"" {  } { { "displaygrid.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 84 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683532354465 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1683532354465 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "gen_active VCC " "Pin \"gen_active\" is stuck at VCC" {  } { { "Game.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683532354607 "|Game|gen_active"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1683532354607 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1683532354795 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "27 " "27 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1683532359279 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/output_files/2048_Game.map.smsg " "Generated suppressed messages file C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/output_files/2048_Game.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532359443 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "5 0 1 0 0 " "Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1683532359732 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683532359732 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST vga_controller:controller_vga\|pll:vgapll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance vga_controller:controller_vga\|pll:vgapll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1683532359808 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1683532359808 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3288 " "Implemented 3288 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1683532359976 ""} { "Info" "ICUT_CUT_TM_OPINS" "63 " "Implemented 63 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1683532359976 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3214 " "Implemented 3214 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1683532359976 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1683532359976 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1683532359976 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 160 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 160 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4914 " "Peak virtual memory: 4914 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683532360056 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May  8 01:52:40 2023 " "Processing ended: Mon May  8 01:52:40 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683532360056 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683532360056 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683532360056 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1683532360056 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1683532361467 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683532361468 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May  8 01:52:41 2023 " "Processing started: Mon May  8 01:52:41 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683532361468 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1683532361468 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off 2048_Game -c 2048_Game " "Command: quartus_fit --read_settings_files=off --write_settings_files=off 2048_Game -c 2048_Game" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1683532361468 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1683532361596 ""}
{ "Info" "0" "" "Project  = 2048_Game" {  } {  } 0 0 "Project  = 2048_Game" 0 0 "Fitter" 0 0 1683532361597 ""}
{ "Info" "0" "" "Revision = 2048_Game" {  } {  } 0 0 "Revision = 2048_Game" 0 0 "Fitter" 0 0 1683532361597 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1683532361791 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1683532361792 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "2048_Game 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"2048_Game\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1683532361814 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1683532361861 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1683532361861 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST vga_controller:controller_vga\|pll:vgapll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance vga_controller:controller_vga\|pll:vgapll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1683532361967 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Fitter" 0 -1 1683532361967 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK vga_controller:controller_vga\|pll:vgapll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"vga_controller:controller_vga\|pll:vgapll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1683532361985 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1683532362401 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1683532362424 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1683532362689 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1683532373986 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "1  (1 global) " "Promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "vga_controller:controller_vga\|pll:vgapll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 21 global CLKCTRL_G6 " "vga_controller:controller_vga\|pll:vgapll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 21 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1683532374206 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1683532374206 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 256 global CLKCTRL_G4 " "clk~inputCLKENA0 with 256 fanout uses global clock CLKCTRL_G4" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1683532374207 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1683532374207 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1683532374207 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "47 " "The Timing Analyzer is analyzing 47 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1683532375189 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "2048_Game.sdc " "Synopsys Design Constraints File file not found: '2048_Game.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1683532375192 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1683532375192 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1683532375198 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1683532375209 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1683532375209 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1683532375209 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1683532375209 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1683532375222 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1683532375223 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1683532375224 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1683532375293 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1683532375295 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1683532375298 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1683532375301 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1683532375302 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1683532375304 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1683532375304 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1683532375306 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1683532375306 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:13 " "Fitter preparation operations ending: elapsed time is 00:00:13" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1683532375459 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1683532382359 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1683532383033 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:57 " "Fitter placement preparation operations ending: elapsed time is 00:00:57" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1683532439234 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1683532515669 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1683532521023 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:06 " "Fitter placement operations ending: elapsed time is 00:00:06" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1683532521023 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1683532522886 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "2e+03 ns 1.2% " "2e+03 ns of routing delay (approximately 1.2% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1683532530364 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "39 X56_Y0 X66_Y10 " "Router estimated peak interconnect usage is 39% of the available device resources in the region that extends from location X56_Y0 to location X66_Y10" {  } { { "loc" "" { Generic "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/" { { 1 { 0 "Router estimated peak interconnect usage is 39% of the available device resources in the region that extends from location X56_Y0 to location X66_Y10"} { { 12 { 0 ""} 56 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1683532540985 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1683532540985 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1683532636230 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1683532803803 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1683532803803 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:04:37 " "Fitter routing operations ending: elapsed time is 00:04:37" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1683532803811 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 9.85 " "Total time spent on timing analysis during the Fitter is 9.85 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1683532811786 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1683532811849 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1683532813925 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1683532813927 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1683532816017 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:12 " "Fitter post-fit operations ending: elapsed time is 00:00:12" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1683532823584 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/output_files/2048_Game.fit.smsg " "Generated suppressed messages file C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/output_files/2048_Game.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1683532824374 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6776 " "Peak virtual memory: 6776 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683532825774 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May  8 02:00:25 2023 " "Processing ended: Mon May  8 02:00:25 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683532825774 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:07:44 " "Elapsed time: 00:07:44" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683532825774 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:15:19 " "Total CPU time (on all processors): 00:15:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683532825774 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1683532825774 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1683532827353 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683532827354 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May  8 02:00:27 2023 " "Processing started: Mon May  8 02:00:27 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683532827354 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1683532827354 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off 2048_Game -c 2048_Game " "Command: quartus_asm --read_settings_files=off --write_settings_files=off 2048_Game -c 2048_Game" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1683532827354 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1683532828629 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1683532835632 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4898 " "Peak virtual memory: 4898 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683532836162 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May  8 02:00:36 2023 " "Processing ended: Mon May  8 02:00:36 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683532836162 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683532836162 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683532836162 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1683532836162 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1683532836857 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1683532837546 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683532837547 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May  8 02:00:37 2023 " "Processing started: Mon May  8 02:00:37 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683532837547 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1683532837547 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta 2048_Game -c 2048_Game " "Command: quartus_sta 2048_Game -c 2048_Game" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1683532837547 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1683532837696 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1683532838770 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1683532838770 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683532838809 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683532838809 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "47 " "The Timing Analyzer is analyzing 47 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1683532839454 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "2048_Game.sdc " "Synopsys Design Constraints File file not found: '2048_Game.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1683532839545 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1683532839545 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clk clk " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clk clk" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1683532839550 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1683532839550 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1683532839550 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1683532839550 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1683532839551 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name gamestate:game_state\|game_complete gamestate:game_state\|game_complete " "create_clock -period 1.000 -name gamestate:game_state\|game_complete gamestate:game_state\|game_complete" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1683532839553 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name vga_controller:controller_vga\|counter_x\[0\] vga_controller:controller_vga\|counter_x\[0\] " "create_clock -period 1.000 -name vga_controller:controller_vga\|counter_x\[0\] vga_controller:controller_vga\|counter_x\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1683532839553 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name button:b_bottom\|out button:b_bottom\|out " "create_clock -period 1.000 -name button:b_bottom\|out button:b_bottom\|out" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1683532839553 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name state.RESET state.RESET " "create_clock -period 1.000 -name state.RESET state.RESET" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1683532839553 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name state.CONTINUE state.CONTINUE " "create_clock -period 1.000 -name state.CONTINUE state.CONTINUE" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1683532839553 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name vga_controller:controller_vga\|counter_y\[0\] vga_controller:controller_vga\|counter_y\[0\] " "create_clock -period 1.000 -name vga_controller:controller_vga\|counter_y\[0\] vga_controller:controller_vga\|counter_y\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1683532839553 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name use_win_goal\[0\]\$latch use_win_goal\[0\]\$latch " "create_clock -period 1.000 -name use_win_goal\[0\]\$latch use_win_goal\[0\]\$latch" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1683532839553 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1683532839553 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1683532839563 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1683532839563 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1683532839563 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1683532839563 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1683532839570 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1683532839572 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1683532839574 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1683532839588 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1683532839700 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1683532839700 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -15.758 " "Worst-case setup slack is -15.758" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683532839702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683532839702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.758            -279.121 vga_controller:controller_vga\|counter_y\[0\]  " "  -15.758            -279.121 vga_controller:controller_vga\|counter_y\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683532839702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.470            -212.738 vga_controller:controller_vga\|counter_x\[0\]  " "  -14.470            -212.738 vga_controller:controller_vga\|counter_x\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683532839702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.587             -35.745 button:b_bottom\|out  " "  -11.587             -35.745 button:b_bottom\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683532839702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.567            -145.937 gamestate:game_state\|game_complete  " "  -10.567            -145.937 gamestate:game_state\|game_complete " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683532839702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.586              -9.586 state.CONTINUE  " "   -9.586              -9.586 state.CONTINUE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683532839702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.296              -7.296 use_win_goal\[0\]\$latch  " "   -7.296              -7.296 use_win_goal\[0\]\$latch " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683532839702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.388            -123.525 controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -6.388            -123.525 controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683532839702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.028            -219.989 clk  " "   -4.028            -219.989 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683532839702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.248              -9.355 state.RESET  " "   -3.248              -9.355 state.RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683532839702 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683532839702 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -7.131 " "Worst-case hold slack is -7.131" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683532839728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683532839728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.131            -139.982 controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -7.131            -139.982 controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683532839728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.769             -80.602 clk  " "   -2.769             -80.602 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683532839728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.285              -7.181 vga_controller:controller_vga\|counter_x\[0\]  " "   -2.285              -7.181 vga_controller:controller_vga\|counter_x\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683532839728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.363              -0.807 vga_controller:controller_vga\|counter_y\[0\]  " "   -0.363              -0.807 vga_controller:controller_vga\|counter_y\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683532839728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.471               0.000 button:b_bottom\|out  " "    0.471               0.000 button:b_bottom\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683532839728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.711               0.000 use_win_goal\[0\]\$latch  " "    0.711               0.000 use_win_goal\[0\]\$latch " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683532839728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.424               0.000 state.CONTINUE  " "    1.424               0.000 state.CONTINUE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683532839728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.078               0.000 state.RESET  " "    2.078               0.000 state.RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683532839728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.114               0.000 gamestate:game_state\|game_complete  " "    3.114               0.000 gamestate:game_state\|game_complete " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683532839728 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683532839728 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 17.084 " "Worst-case recovery slack is 17.084" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683532839739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683532839739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.084               0.000 clk  " "   17.084               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683532839739 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683532839739 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.192 " "Worst-case removal slack is 1.192" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683532839745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683532839745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.192               0.000 clk  " "    1.192               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683532839745 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683532839745 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.265 " "Worst-case minimum pulse width slack is -0.265" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683532839752 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683532839752 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.265              -0.474 vga_controller:controller_vga\|counter_x\[0\]  " "   -0.265              -0.474 vga_controller:controller_vga\|counter_x\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683532839752 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.079              -0.130 vga_controller:controller_vga\|counter_y\[0\]  " "   -0.079              -0.130 vga_controller:controller_vga\|counter_y\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683532839752 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.183               0.000 gamestate:game_state\|game_complete  " "    0.183               0.000 gamestate:game_state\|game_complete " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683532839752 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.237               0.000 state.RESET  " "    0.237               0.000 state.RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683532839752 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.377               0.000 use_win_goal\[0\]\$latch  " "    0.377               0.000 use_win_goal\[0\]\$latch " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683532839752 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.380               0.000 button:b_bottom\|out  " "    0.380               0.000 button:b_bottom\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683532839752 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.471               0.000 state.CONTINUE  " "    0.471               0.000 state.CONTINUE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683532839752 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683532839752 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.392               0.000 clk  " "    9.392               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683532839752 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.302               0.000 controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   19.302               0.000 controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683532839752 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683532839752 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1683532839801 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1683532839844 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1683532842608 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1683532842862 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1683532842862 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1683532842862 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1683532842862 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1683532842863 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1683532842911 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1683532842911 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -15.502 " "Worst-case setup slack is -15.502" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683532842914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683532842914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.502            -276.690 vga_controller:controller_vga\|counter_y\[0\]  " "  -15.502            -276.690 vga_controller:controller_vga\|counter_y\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683532842914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.419            -211.674 vga_controller:controller_vga\|counter_x\[0\]  " "  -14.419            -211.674 vga_controller:controller_vga\|counter_x\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683532842914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.478             -35.413 button:b_bottom\|out  " "  -11.478             -35.413 button:b_bottom\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683532842914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.779            -148.776 gamestate:game_state\|game_complete  " "  -10.779            -148.776 gamestate:game_state\|game_complete " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683532842914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.515              -9.515 state.CONTINUE  " "   -9.515              -9.515 state.CONTINUE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683532842914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.318              -7.318 use_win_goal\[0\]\$latch  " "   -7.318              -7.318 use_win_goal\[0\]\$latch " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683532842914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.809            -111.285 controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -5.809            -111.285 controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683532842914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.768            -197.138 clk  " "   -3.768            -197.138 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683532842914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.270              -9.511 state.RESET  " "   -3.270              -9.511 state.RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683532842914 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683532842914 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -7.087 " "Worst-case hold slack is -7.087" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683532842941 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683532842941 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.087            -138.779 controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -7.087            -138.779 controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683532842941 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.877             -92.983 clk  " "   -2.877             -92.983 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683532842941 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.043              -5.886 vga_controller:controller_vga\|counter_x\[0\]  " "   -2.043              -5.886 vga_controller:controller_vga\|counter_x\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683532842941 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.469              -0.678 vga_controller:controller_vga\|counter_y\[0\]  " "   -0.469              -0.678 vga_controller:controller_vga\|counter_y\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683532842941 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.430               0.000 button:b_bottom\|out  " "    0.430               0.000 button:b_bottom\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683532842941 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.694               0.000 use_win_goal\[0\]\$latch  " "    0.694               0.000 use_win_goal\[0\]\$latch " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683532842941 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.424               0.000 state.CONTINUE  " "    1.424               0.000 state.CONTINUE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683532842941 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.150               0.000 state.RESET  " "    2.150               0.000 state.RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683532842941 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.102               0.000 gamestate:game_state\|game_complete  " "    3.102               0.000 gamestate:game_state\|game_complete " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683532842941 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683532842941 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 17.171 " "Worst-case recovery slack is 17.171" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683532842948 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683532842948 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.171               0.000 clk  " "   17.171               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683532842948 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683532842948 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.107 " "Worst-case removal slack is 1.107" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683532842953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683532842953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.107               0.000 clk  " "    1.107               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683532842953 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683532842953 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.233 " "Worst-case minimum pulse width slack is -0.233" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683532842961 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683532842961 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.233              -0.370 vga_controller:controller_vga\|counter_x\[0\]  " "   -0.233              -0.370 vga_controller:controller_vga\|counter_x\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683532842961 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.102              -0.108 vga_controller:controller_vga\|counter_y\[0\]  " "   -0.102              -0.108 vga_controller:controller_vga\|counter_y\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683532842961 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.240               0.000 state.RESET  " "    0.240               0.000 state.RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683532842961 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.248               0.000 gamestate:game_state\|game_complete  " "    0.248               0.000 gamestate:game_state\|game_complete " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683532842961 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.369               0.000 button:b_bottom\|out  " "    0.369               0.000 button:b_bottom\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683532842961 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.390               0.000 use_win_goal\[0\]\$latch  " "    0.390               0.000 use_win_goal\[0\]\$latch " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683532842961 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.459               0.000 state.CONTINUE  " "    0.459               0.000 state.CONTINUE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683532842961 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683532842961 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.321               0.000 clk  " "    9.321               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683532842961 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.246               0.000 controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   19.246               0.000 controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683532842961 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683532842961 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1683532843005 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1683532843202 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1683532845795 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1683532846043 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1683532846043 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1683532846043 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1683532846043 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1683532846044 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1683532846067 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1683532846067 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.965 " "Worst-case setup slack is -8.965" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683532846069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683532846069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.965            -157.217 vga_controller:controller_vga\|counter_y\[0\]  " "   -8.965            -157.217 vga_controller:controller_vga\|counter_y\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683532846069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.829            -115.020 vga_controller:controller_vga\|counter_x\[0\]  " "   -7.829            -115.020 vga_controller:controller_vga\|counter_x\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683532846069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.672             -20.758 button:b_bottom\|out  " "   -6.672             -20.758 button:b_bottom\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683532846069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.472             -75.572 gamestate:game_state\|game_complete  " "   -5.472             -75.572 gamestate:game_state\|game_complete " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683532846069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.348              -5.348 state.CONTINUE  " "   -5.348              -5.348 state.CONTINUE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683532846069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.907             -95.069 controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -4.907             -95.069 controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683532846069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.016              -4.016 use_win_goal\[0\]\$latch  " "   -4.016              -4.016 use_win_goal\[0\]\$latch " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683532846069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.848            -157.153 clk  " "   -2.848            -157.153 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683532846069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.390              -3.817 state.RESET  " "   -1.390              -3.817 state.RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683532846069 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683532846069 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.980 " "Worst-case hold slack is -3.980" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683532846095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683532846095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.980             -78.430 controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -3.980             -78.430 controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683532846095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.792              -7.011 vga_controller:controller_vga\|counter_x\[0\]  " "   -1.792              -7.011 vga_controller:controller_vga\|counter_x\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683532846095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.545             -37.732 clk  " "   -1.545             -37.732 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683532846095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.420              -0.756 vga_controller:controller_vga\|counter_y\[0\]  " "   -0.420              -0.756 vga_controller:controller_vga\|counter_y\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683532846095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.327               0.000 use_win_goal\[0\]\$latch  " "    0.327               0.000 use_win_goal\[0\]\$latch " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683532846095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.568               0.000 button:b_bottom\|out  " "    0.568               0.000 button:b_bottom\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683532846095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.820               0.000 state.CONTINUE  " "    0.820               0.000 state.CONTINUE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683532846095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.064               0.000 state.RESET  " "    1.064               0.000 state.RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683532846095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.734               0.000 gamestate:game_state\|game_complete  " "    1.734               0.000 gamestate:game_state\|game_complete " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683532846095 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683532846095 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 18.121 " "Worst-case recovery slack is 18.121" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683532846103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683532846103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.121               0.000 clk  " "   18.121               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683532846103 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683532846103 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.713 " "Worst-case removal slack is 0.713" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683532846108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683532846108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.713               0.000 clk  " "    0.713               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683532846108 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683532846108 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.193 " "Worst-case minimum pulse width slack is -0.193" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683532846114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683532846114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.193              -0.348 vga_controller:controller_vga\|counter_x\[0\]  " "   -0.193              -0.348 vga_controller:controller_vga\|counter_x\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683532846114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.000               0.000 vga_controller:controller_vga\|counter_y\[0\]  " "    0.000               0.000 vga_controller:controller_vga\|counter_y\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683532846114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.160               0.000 gamestate:game_state\|game_complete  " "    0.160               0.000 gamestate:game_state\|game_complete " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683532846114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 state.RESET  " "    0.234               0.000 state.RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683532846114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.396               0.000 button:b_bottom\|out  " "    0.396               0.000 button:b_bottom\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683532846114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.400               0.000 use_win_goal\[0\]\$latch  " "    0.400               0.000 use_win_goal\[0\]\$latch " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683532846114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.498               0.000 state.CONTINUE  " "    0.498               0.000 state.CONTINUE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683532846114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683532846114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.405               0.000 clk  " "    9.405               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683532846114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.553               0.000 controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   19.553               0.000 controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683532846114 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683532846114 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1683532846153 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1683532846437 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1683532846437 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1683532846437 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1683532846437 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1683532846438 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1683532846465 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1683532846465 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.325 " "Worst-case setup slack is -8.325" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683532846470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683532846470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.325            -146.595 vga_controller:controller_vga\|counter_y\[0\]  " "   -8.325            -146.595 vga_controller:controller_vga\|counter_y\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683532846470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.315            -107.134 vga_controller:controller_vga\|counter_x\[0\]  " "   -7.315            -107.134 vga_controller:controller_vga\|counter_x\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683532846470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.085             -18.786 button:b_bottom\|out  " "   -6.085             -18.786 button:b_bottom\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683532846470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.121             -70.400 gamestate:game_state\|game_complete  " "   -5.121             -70.400 gamestate:game_state\|game_complete " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683532846470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.937              -4.937 state.CONTINUE  " "   -4.937              -4.937 state.CONTINUE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683532846470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.880             -74.629 controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -3.880             -74.629 controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683532846470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.745              -3.745 use_win_goal\[0\]\$latch  " "   -3.745              -3.745 use_win_goal\[0\]\$latch " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683532846470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.253            -121.706 clk  " "   -2.253            -121.706 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683532846470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.320              -3.656 state.RESET  " "   -1.320              -3.656 state.RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683532846470 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683532846470 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.889 " "Worst-case hold slack is -3.889" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683532846492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683532846492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.889             -76.694 controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -3.889             -76.694 controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683532846492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.566             -43.749 clk  " "   -1.566             -43.749 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683532846492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.513              -5.205 vga_controller:controller_vga\|counter_x\[0\]  " "   -1.513              -5.205 vga_controller:controller_vga\|counter_x\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683532846492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.290              -0.456 vga_controller:controller_vga\|counter_y\[0\]  " "   -0.290              -0.456 vga_controller:controller_vga\|counter_y\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683532846492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.322               0.000 use_win_goal\[0\]\$latch  " "    0.322               0.000 use_win_goal\[0\]\$latch " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683532846492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.464               0.000 button:b_bottom\|out  " "    0.464               0.000 button:b_bottom\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683532846492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.748               0.000 state.CONTINUE  " "    0.748               0.000 state.CONTINUE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683532846492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.081               0.000 state.RESET  " "    1.081               0.000 state.RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683532846492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.685               0.000 gamestate:game_state\|game_complete  " "    1.685               0.000 gamestate:game_state\|game_complete " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683532846492 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683532846492 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 18.307 " "Worst-case recovery slack is 18.307" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683532846500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683532846500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.307               0.000 clk  " "   18.307               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683532846500 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683532846500 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.630 " "Worst-case removal slack is 0.630" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683532846504 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683532846504 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.630               0.000 clk  " "    0.630               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683532846504 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683532846504 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.059 " "Worst-case minimum pulse width slack is -0.059" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683532846511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683532846511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.059              -0.081 vga_controller:controller_vga\|counter_x\[0\]  " "   -0.059              -0.081 vga_controller:controller_vga\|counter_x\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683532846511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.095               0.000 vga_controller:controller_vga\|counter_y\[0\]  " "    0.095               0.000 vga_controller:controller_vga\|counter_y\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683532846511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.225               0.000 gamestate:game_state\|game_complete  " "    0.225               0.000 gamestate:game_state\|game_complete " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683532846511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.280               0.000 state.RESET  " "    0.280               0.000 state.RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683532846511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.405               0.000 button:b_bottom\|out  " "    0.405               0.000 button:b_bottom\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683532846511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.415               0.000 use_win_goal\[0\]\$latch  " "    0.415               0.000 use_win_goal\[0\]\$latch " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683532846511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.494               0.000 state.CONTINUE  " "    0.494               0.000 state.CONTINUE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683532846511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683532846511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.408               0.000 clk  " "    9.408               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683532846511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.544               0.000 controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   19.544               0.000 controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683532846511 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683532846511 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1683532848566 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1683532848576 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5229 " "Peak virtual memory: 5229 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683532848681 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May  8 02:00:48 2023 " "Processing ended: Mon May  8 02:00:48 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683532848681 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683532848681 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683532848681 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1683532848681 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1683532850904 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683532850905 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May  8 02:00:50 2023 " "Processing started: Mon May  8 02:00:50 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683532850905 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1683532850905 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off 2048_Game -c 2048_Game " "Command: quartus_eda --read_settings_files=off --write_settings_files=off 2048_Game -c 2048_Game" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1683532850906 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1683532852597 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "2048_Game.vo C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/simulation/modelsim/ simulation " "Generated file 2048_Game.vo in folder \"C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1683532853518 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4870 " "Peak virtual memory: 4870 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683532853613 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May  8 02:00:53 2023 " "Processing ended: Mon May  8 02:00:53 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683532853613 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683532853613 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683532853613 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1683532853613 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 176 s " "Quartus Prime Full Compilation was successful. 0 errors, 176 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1683532854357 ""}
