,clone_url,created_at,description,forks_count,full_name,id,language,name,size,stargazers_count,updated_at,topics,license_url
0,https://github.com/Mazamars312/Analogue-Amiga.git,2022-11-17 13:21:32+00:00,Analogue-Amiga,5,Mazamars312/Analogue-Amiga,567285066,Verilog,Analogue-Amiga,90466,75,2024-02-25 11:22:00+00:00,[],https://api.github.com/licenses/gpl-3.0
1,https://github.com/YutongChenVictor/Fpga-accelerator-demos.git,2022-11-15 03:17:30+00:00,some interesting demos for starters,6,YutongChenVictor/Fpga-accelerator-demos,566138195,Verilog,Fpga-accelerator-demos,27681,45,2024-04-10 21:05:45+00:00,[],https://api.github.com/licenses/mit
2,https://github.com/openXC7/demo-projects.git,2022-11-18 20:15:33+00:00,Demo projects for various Kintex FPGA boards,15,openXC7/demo-projects,567883625,Verilog,demo-projects,22714,38,2024-03-16 20:25:25+00:00,"['blinky', 'fpga']",https://api.github.com/licenses/bsd-3-clause
3,https://github.com/Prananya123/RTL-Coding.git,2022-11-15 14:12:28+00:00,,4,Prananya123/RTL-Coding,566361695,Verilog,RTL-Coding,1671,22,2024-01-12 18:46:57+00:00,[],None
4,https://github.com/TUTEL-TUBITAK/TEKNOFEST_2023_Cip_Tasarim_Yarismasi.git,2022-11-21 09:56:59+00:00,Bu depo TEKNOFEST 2023 Çip Tasarım Yarışması'nda Analog Tasarım ve Sayısal İşlemci Tasarımı kategorilerinde çeşitli dosyaları paylaşmak için kullanılacaktır.,7,TUTEL-TUBITAK/TEKNOFEST_2023_Cip_Tasarim_Yarismasi,568736809,Verilog,TEKNOFEST_2023_Cip_Tasarim_Yarismasi,1425,17,2024-02-23 19:28:17+00:00,[],https://api.github.com/licenses/gpl-3.0
5,https://github.com/Thes0me/pango_video_local_dimming.git,2022-11-09 12:15:10+00:00,2022年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛紫光同创赛道视频色度亮度提取赛题设计源文件,1,Thes0me/pango_video_local_dimming,563823112,Verilog,pango_video_local_dimming,47049,17,2024-03-13 08:51:49+00:00,[],None
6,https://github.com/leifengrui/FPGA_competition.git,2022-11-10 02:17:55+00:00,,0,leifengrui/FPGA_competition,564109288,Verilog,FPGA_competition,40386,16,2023-09-04 04:20:35+00:00,[],None
7,https://github.com/DOUDIU/Hardware-Implementation-of-the-Dark-Channel-Prior-Haze-Removal-Algorithm.git,2022-11-22 12:43:10+00:00,"The Dark Channel Prior technique is implemented on an FPGA using only Verilog code and no Intellectual Property, making it convenient to replicate using any simulator and any of the available FPGA boards, including those from Xilinx and Altera.",2,DOUDIU/Hardware-Implementation-of-the-Dark-Channel-Prior-Haze-Removal-Algorithm,569260662,Verilog,Hardware-Implementation-of-the-Dark-Channel-Prior-Haze-Removal-Algorithm,63571,16,2024-04-07 03:02:56+00:00,"['dark-channel-prior', 'fpga', 'haze-removal', 'defog', 'haze']",None
8,https://github.com/JerryYin777/FPGA_Competition-RISC-V_Processor-in-PGL22G.git,2022-11-09 14:26:11+00:00,FPGA Innovation Design Competition：RISC-V Processor-based Hardware and Software Design in PGL22G,3,JerryYin777/FPGA_Competition-RISC-V_Processor-in-PGL22G,563877707,Verilog,FPGA_Competition-RISC-V_Processor-in-PGL22G,19705,10,2024-04-10 16:11:43+00:00,[],None
9,https://github.com/Prajwal-ECE/RTL-Coding.git,2022-11-21 16:58:36+00:00,,5,Prajwal-ECE/RTL-Coding,568905773,Verilog,RTL-Coding,3839,10,2023-08-24 03:26:27+00:00,[],None
10,https://github.com/khaHesham/Five-stages-pipeline-processor.git,2022-11-15 20:30:01+00:00,this is an implementation of a five stages pipeline processor using verilog,3,khaHesham/Five-stages-pipeline-processor,566509086,Verilog,Five-stages-pipeline-processor,200,9,2023-10-30 09:24:01+00:00,[],https://api.github.com/licenses/mit
11,https://github.com/ZeyadTarekk/RISC-Pipelined-Processor.git,2022-11-08 18:20:32+00:00,5 stages RISC pipelined processor following Harvard architecture.,4,ZeyadTarekk/RISC-Pipelined-Processor,563493227,Verilog,RISC-Pipelined-Processor,682,8,2023-04-16 15:02:42+00:00,"['computer-architecture', 'hdl', 'pipeline', 'pipelined-processors', 'pipelined-risc', 'risk', 'verilog']",https://api.github.com/licenses/mit
12,https://github.com/controlpaths/verilog_dsp.git,2022-11-20 12:05:26+00:00,digital signal processing modules,0,controlpaths/verilog_dsp,568395502,Verilog,verilog_dsp,99938,7,2023-11-06 10:06:30+00:00,[],None
13,https://github.com/HHHUUUGGGOOO/2022_CVSD_Final.git,2022-11-17 11:33:28+00:00,Polar Decoder ,1,HHHUUUGGGOOO/2022_CVSD_Final,567243250,Verilog,2022_CVSD_Final,39752,7,2023-08-17 11:45:49+00:00,[],
14,https://github.com/pavan-kalyan-durga/verilog_codes.git,2022-11-08 20:22:40+00:00,,0,pavan-kalyan-durga/verilog_codes,563536637,Verilog,verilog_codes,29,7,2023-11-25 06:16:56+00:00,[],None
15,https://github.com/rsnikhil/Tutorial_at_HPCA-29.git,2022-11-09 16:17:55+00:00,"An AWS-FPGA Testbed for Architecture Research on RISC-V CPUs, Accelerators, and Memory Systems",0,rsnikhil/Tutorial_at_HPCA-29,563927195,Verilog,Tutorial_at_HPCA-29,24265,7,2023-12-15 18:30:31+00:00,[],https://api.github.com/licenses/mpl-2.0
16,https://github.com/BilalAlpaslan/bic-RV32IM-islemci.git,2022-11-15 15:29:28+00:00,32 bit Risc-5 mimari işlemci tasarımı,0,BilalAlpaslan/bic-RV32IM-islemci,566394931,Verilog,bic-RV32IM-islemci,7,6,2023-12-15 08:11:00+00:00,"['asic', 'integrated-circuits', 'risc-v', 'riscv32']",None
17,https://github.com/vSasakiv/RV32I_Processor.git,2022-11-18 20:43:54+00:00,Risc-V 32i processor written in the Verilog HDL,0,vSasakiv/RV32I_Processor,567891539,Verilog,RV32I_Processor,6927,6,2024-03-29 23:07:37+00:00,"['risc-v', 'riscv32', 'riscv32i', 'verilog', 'verilog-code', 'verilog-hdl', 'verilog-project']",https://api.github.com/licenses/apache-2.0
18,https://github.com/MorgothCreator/AnaloguePocketRiscV-Template.git,2022-11-15 18:35:01+00:00,,0,MorgothCreator/AnaloguePocketRiscV-Template,566469519,Verilog,AnaloguePocketRiscV-Template,369,6,2023-12-13 00:05:21+00:00,[],https://api.github.com/licenses/mit
19,https://github.com/0616ygh/GreenRio2.git,2022-11-20 05:58:02+00:00,,5,0616ygh/GreenRio2,568315851,Verilog,GreenRio2,9253,6,2024-03-04 00:19:19+00:00,[],None
20,https://github.com/fangyzh26/spi.git,2022-11-13 13:06:36+00:00,,4,fangyzh26/spi,565450872,Verilog,spi,1183,6,2024-03-28 15:14:30+00:00,[],None
21,https://github.com/wulffern/sun_sar9b_sky130nm.git,2022-11-13 08:15:21+00:00,9-bit SAR in skywater 130 nm,1,wulffern/sun_sar9b_sky130nm,565382921,Verilog,sun_sar9b_sky130nm,3190,6,2024-02-29 10:30:22+00:00,[],None
22,https://github.com/caaatch22/ToyMips.git,2022-11-25 03:00:23+00:00,Classic five stage pipeline CPU implementation base on MIPS arch and fully tested.,0,caaatch22/ToyMips,570374287,Verilog,ToyMips,1655,6,2023-12-08 03:15:28+00:00,[],https://api.github.com/licenses/mit
23,https://github.com/Justin5567/Elliptic-Curve-Cryptography.git,2022-11-21 11:52:02+00:00,Implement ECC and ECDSA in Verilog,1,Justin5567/Elliptic-Curve-Cryptography,568780426,Verilog,Elliptic-Curve-Cryptography,1015,5,2023-12-21 10:48:52+00:00,[],None
24,https://github.com/Spooky-Manufacturing/Libre-QASIC.git,2022-11-17 05:44:48+00:00,"Libre-QASIC is an open-source, multi-purpose test chip integrating several optical quantum and analog circuits to speed development of Spooky Manufacturing's Universal Quantum Gates",1,Spooky-Manufacturing/Libre-QASIC,567123831,Verilog,Libre-QASIC,94,5,2023-09-17 08:36:40+00:00,[],https://api.github.com/licenses/apache-2.0
25,https://github.com/Xilinx/kria-dfx-hw.git,2022-11-10 04:54:27+00:00,,3,Xilinx/kria-dfx-hw,564148642,Verilog,kria-dfx-hw,76058,5,2023-09-06 17:23:04+00:00,[],https://api.github.com/licenses/mit
26,https://github.com/b224hisl/rioschip_resubmission.git,2022-11-23 17:02:36+00:00,,0,b224hisl/rioschip_resubmission,569810903,Verilog,rioschip_resubmission,304423,5,2023-07-21 06:04:17+00:00,[],https://api.github.com/licenses/apache-2.0
27,https://github.com/TheSonders/COLOR_PAL.git,2022-11-13 18:37:40+00:00,512 / 64 Colors Composite  PAL modulator using Verilog,0,TheSonders/COLOR_PAL,565545017,Verilog,COLOR_PAL,5639,5,2024-01-28 18:30:58+00:00,"['color', 'composite', 'pal', 'verilog', 'fpga', 'tv', 'video', 'compuesto']",None
28,https://github.com/EPFL-LAP/fpga23-straight-lsq-interface.git,2022-11-24 11:28:00+00:00,"This repository holds the source code, benchmarks and results of the work presented in the paper entitled ""Straight to the Queue: Fast Load-Store Queue Allocation in Dataflow Circuits"".",0,EPFL-LAP/fpga23-straight-lsq-interface,570116614,Verilog,fpga23-straight-lsq-interface,184886,4,2023-12-27 11:18:53+00:00,[],https://api.github.com/licenses/mit
29,https://github.com/iic-jku/mpw8-submission.git,2022-11-25 12:32:12+00:00,MPW-8 tapeout submission containing mixed-signal circuit blocks in SKY130,0,iic-jku/mpw8-submission,570536855,Verilog,mpw8-submission,179477,4,2023-05-01 20:17:51+00:00,[],https://api.github.com/licenses/apache-2.0
30,https://github.com/Cyberdom123/Verilog.git,2022-11-21 20:57:31+00:00,Collection of FPGA projects.,1,Cyberdom123/Verilog,568988145,Verilog,Verilog,23,4,2024-01-12 18:48:18+00:00,[],None
31,https://github.com/SnoozeLee/ClockDemo_Verilog.git,2022-11-20 10:20:32+00:00,,0,SnoozeLee/ClockDemo_Verilog,568370261,Verilog,ClockDemo_Verilog,341,4,2023-01-21 15:11:46+00:00,[],None
32,https://github.com/blackmesalabs/usb_hid_ch559_decoder.git,2022-11-13 15:30:12+00:00,Verilog and Python for decoding USB Keyboard and USB Mouse streams from ch559 module,1,blackmesalabs/usb_hid_ch559_decoder,565492406,Verilog,usb_hid_ch559_decoder,15,4,2023-07-05 05:32:22+00:00,[],None
33,https://github.com/buncram/cram-soc.git,2022-11-10 20:10:53+00:00,Cramium Test SoC,0,buncram/cram-soc,564480301,Verilog,cram-soc,20056,4,2024-01-16 07:37:38+00:00,[],https://api.github.com/licenses/cern-ohl-w-2.0
34,https://github.com/meriac/tt02-play-tune.git,2022-11-13 05:53:57+00:00,Plays a tune over a piezo speaker connected to GPIO pins,0,meriac/tt02-play-tune,565355556,Verilog,tt02-play-tune,5470,4,2023-08-01 01:10:06+00:00,['tinytapeout'],https://api.github.com/licenses/apache-2.0
35,https://github.com/TWM00/2022_FPGA_-Innovation_Competition.git,2022-11-08 14:48:39+00:00,基于FPGA的自适应屏幕主题氛围灯设计,0,TWM00/2022_FPGA_-Innovation_Competition,563406614,Verilog,2022_FPGA_-Innovation_Competition,15286,3,2023-12-18 06:29:27+00:00,[],None
36,https://github.com/iamrajjoshi/numberle.git,2022-11-19 03:04:17+00:00,Numberle on an FPGA,1,iamrajjoshi/numberle,567968295,Verilog,numberle,31,3,2022-12-08 03:40:29+00:00,[],None
37,https://github.com/Talzaidman/single-player-pong-game-FPGA.git,2022-11-22 15:28:51+00:00,,0,Talzaidman/single-player-pong-game-FPGA,569330853,Verilog,single-player-pong-game-FPGA,8339,3,2022-12-15 01:14:36+00:00,[],None
38,https://github.com/azwad-tamir/gpt_gnn_3D_partitioner.git,2022-11-12 09:26:41+00:00,A GPT-GNN based verilog netlist partitioner for 3D IC design,0,azwad-tamir/gpt_gnn_3D_partitioner,565080819,Verilog,gpt_gnn_3D_partitioner,1237,3,2023-06-06 07:50:09+00:00,"['machine-learning', '3d-ic-design', 'gpt-gnn', 'graph-partitioning', 'physical-design-automation', 'verilog-partitioning']",https://api.github.com/licenses/mit
39,https://github.com/davifelix5/verilog-music-player.git,2022-11-15 04:38:28+00:00,Player de música modelado em Verilog para a disciplina de PSC3115 (Sistemas Digitais I),1,davifelix5/verilog-music-player,566158996,Verilog,verilog-music-player,27152,3,2022-12-16 02:03:01+00:00,[],None
40,https://github.com/AdhamAliAbdelAal/Pipelined-Processor.git,2022-11-16 15:32:19+00:00,"Harvard (separate memories for data and instructions), RISC-like, five-stages pipeline processor",2,AdhamAliAbdelAal/Pipelined-Processor,566868403,Verilog,Pipelined-Processor,923,3,2023-02-07 12:37:53+00:00,[],https://api.github.com/licenses/mit
41,https://github.com/mathis-s/CaravelSoomRV-8.git,2022-11-20 21:48:25+00:00,,1,mathis-s/CaravelSoomRV-8,568551921,Verilog,CaravelSoomRV-8,5151060,3,2023-09-25 05:50:10+00:00,[],https://api.github.com/licenses/apache-2.0
42,https://github.com/dagouxiong233/FPGA_fruit_recognition_system.git,2022-11-09 13:27:30+00:00,"FPGA innovation design competition works, fruit identification. The team leader is Zhang Xudong, and the team members are Xu Jiarui and Zhang Ao.",0,dagouxiong233/FPGA_fruit_recognition_system,563851836,Verilog,FPGA_fruit_recognition_system,24265,3,2023-11-24 12:40:20+00:00,[],None
43,https://github.com/dasjaydeep2001/Efficient-On-Chip-Seizure-Detection-System-Using-SVM-Based-VLSI-Design.git,2022-11-18 19:18:23+00:00,"This on-chip system, designed for high efficiency and accuracy, is based on Very Large Scale Integration (VLSI) and employs a nonlinear Support Vector Machine (SVM). It comprises a feature extraction (FE) module that extracts relevant features from electroencephalogram (EEG) signals and an SVM module that efficiently learns and classifies seizures.",0,dasjaydeep2001/Efficient-On-Chip-Seizure-Detection-System-Using-SVM-Based-VLSI-Design,567867684,Verilog,Efficient-On-Chip-Seizure-Detection-System-Using-SVM-Based-VLSI-Design,7540,3,2024-03-21 14:14:57+00:00,[],None
44,https://github.com/michalmonday/CheriBSD-on-minimal-hardware.git,2022-11-16 16:57:30+00:00,Files and instructions for running CheriBSD using Flute processor implemented on ZC706 board.,3,michalmonday/CheriBSD-on-minimal-hardware,566904807,Verilog,CheriBSD-on-minimal-hardware,984627,3,2023-09-28 11:43:55+00:00,[],None
45,https://github.com/starkerfirst/USTC_2022FA_ICdesign.git,2022-11-10 15:41:59+00:00,"Design a micro chip in TSMC .18um process, including a mips cpu (8 bit) and a systolic array accelerator ",1,starkerfirst/USTC_2022FA_ICdesign,564381304,Verilog,USTC_2022FA_ICdesign,333509,3,2024-01-16 11:41:07+00:00,[],None
46,https://github.com/ganyunhan/FMCW.git,2022-11-21 08:30:38+00:00,FMCW Radar algorithm module,0,ganyunhan/FMCW,568704100,Verilog,FMCW,283,3,2024-04-08 14:29:05+00:00,[],None
47,https://github.com/saisrujana0011/Router-1x3-Design.git,2022-11-13 07:06:03+00:00,,1,saisrujana0011/Router-1x3-Design,565368921,Verilog,Router-1x3-Design,3016,3,2024-02-27 07:18:44+00:00,[],None
48,https://github.com/enggsajjad/TDCTester.git,2022-11-23 00:58:45+00:00,Time to Digital Converter TDC Tester based on Microcontroller and FPGA,0,enggsajjad/TDCTester,569500457,Verilog,TDCTester,659,3,2024-04-09 12:10:47+00:00,[],None
49,https://github.com/AadarshMahra/MP3-Player.git,2022-11-17 06:40:14+00:00,,0,AadarshMahra/MP3-Player,567140263,Verilog,MP3-Player,50949,2,2023-04-04 18:42:14+00:00,[],None
50,https://github.com/MoazHassan2022/MZNM-Processor.git,2022-11-14 22:37:57+00:00,"This is a Computer Architecture Course Project, for making  5-stages pipelined processor with Verilog",1,MoazHassan2022/MZNM-Processor,566067290,Verilog,MZNM-Processor,3729,2,2023-01-31 20:57:26+00:00,[],https://api.github.com/licenses/mit
51,https://github.com/MahsaRsti/DLDLAB.git,2022-11-16 09:59:11+00:00,,0,MahsaRsti/DLDLAB,566734095,Verilog,DLDLAB,3444,2,2023-02-21 11:04:11+00:00,[],None
52,https://github.com/dispagg/PCS3115-rideup-g16.git,2022-11-23 16:27:56+00:00,,0,dispagg/PCS3115-rideup-g16,569797668,Verilog,PCS3115-rideup-g16,425,2,2023-03-15 14:00:53+00:00,[],None
53,https://github.com/GModule/OxygenOnline.git,2022-11-11 20:49:28+00:00,CHECK IF OXYGENU IS WORKING FOR YOU!,0,GModule/OxygenOnline,564926943,Verilog,OxygenOnline,12,2,2023-02-22 16:57:21+00:00,[],None
54,https://github.com/byuccl/WaFoVe.git,2022-11-15 23:29:38+00:00,,0,byuccl/WaFoVe,566558270,Verilog,WaFoVe,592,2,2023-04-14 02:35:37+00:00,[],None
55,https://github.com/aasthadave9/100DaysofRTL.git,2022-11-18 21:41:14+00:00,100 Days of RTL,0,aasthadave9/100DaysofRTL,567906073,Verilog,100DaysofRTL,68,2,2023-02-11 13:58:35+00:00,[],None
56,https://github.com/KanishR1/Mixed_Signal_Phase_Frequency_Detector_using_SKY130.git,2022-11-25 09:37:59+00:00,,0,KanishR1/Mixed_Signal_Phase_Frequency_Detector_using_SKY130,570478278,Verilog,Mixed_Signal_Phase_Frequency_Detector_using_SKY130,1796,2,2023-11-30 06:33:20+00:00,[],https://api.github.com/licenses/gpl-3.0
57,https://github.com/DKyoU0101/HDLBits_solution_1-182.git,2022-11-21 13:31:11+00:00,,0,DKyoU0101/HDLBits_solution_1-182,568819770,Verilog,HDLBits_solution_1-182,200,2,2024-02-13 10:52:29+00:00,[],None
58,https://github.com/Shreesh-Kulkarni/Image-Processing-using-FPGAs.git,2022-11-20 20:50:24+00:00,Source Code and other relevant files for EE347 Mini Project in Embedded Control Systems. ,1,Shreesh-Kulkarni/Image-Processing-using-FPGAs,568539239,Verilog,Image-Processing-using-FPGAs,6809,2,2023-04-05 10:14:39+00:00,[],None
59,https://github.com/SuperiorLQF/verilog_ALL.git,2022-11-21 09:44:12+00:00,verilog practice and learning,1,SuperiorLQF/verilog_ALL,568731743,Verilog,verilog_ALL,5124,2,2023-03-05 08:59:16+00:00,[],None
60,https://github.com/aappleby/pinwheel.git,2022-11-10 08:34:25+00:00,A tiny RISC-V processor for hard-real-time FPGA-based applications.,0,aappleby/pinwheel,564213210,Verilog,pinwheel,12006,2,2024-03-09 20:36:04+00:00,[],None
61,https://github.com/asmaaadel0/Five-stages-Pipeline-Processor.git,2022-11-15 08:58:55+00:00,A simple 5-stage pipelined processor following Harvard's architecture. The processor has RISC-like ISA.,3,asmaaadel0/Five-stages-Pipeline-Processor,566239616,Verilog,Five-stages-Pipeline-Processor,4762,2,2023-01-05 16:56:48+00:00,"['assembler', 'pipeline', 'risk', 'verilog', 'computer-architecture']",None
62,https://github.com/0616ygh/GreenRio2chip.git,2022-11-25 14:59:58+00:00,,2,0616ygh/GreenRio2chip,570590159,Verilog,GreenRio2chip,7159,2,2023-10-25 07:50:17+00:00,[],https://api.github.com/licenses/apache-2.0
63,https://github.com/xhd0728/heu-hardware-course.git,2022-11-21 12:11:38+00:00,哈尔滨工程大学计算机硬件综合课程设计,2,xhd0728/heu-hardware-course,568787764,Verilog,heu-hardware-course,20712,2,2023-10-20 07:38:48+00:00,[],None
64,https://github.com/MiSTer-devel/Arcade-CrystalCastles_MiSTer.git,2022-11-20 20:54:31+00:00,FPGA implementation of Atari 1983 arcade game Crystal Castles.,3,MiSTer-devel/Arcade-CrystalCastles_MiSTer,568540171,Verilog,Arcade-CrystalCastles_MiSTer,2720,2,2023-02-07 14:08:06+00:00,[],https://api.github.com/licenses/gpl-2.0
65,https://github.com/guaihaizzz/game_FPGA.git,2022-11-11 07:58:46+00:00,2022年FPGA创新设计大赛安路赛道项目，为钢琴块和弹球两个游戏,0,guaihaizzz/game_FPGA,564665407,Verilog,game_FPGA,3080,2,2023-09-14 06:47:36+00:00,[],None
66,https://github.com/Tvdnguyen/Scaleable-Ternary-Content-Addressable-Memory-Using-FPGAs.git,2022-11-25 01:10:06+00:00,,0,Tvdnguyen/Scaleable-Ternary-Content-Addressable-Memory-Using-FPGAs,570352104,Verilog,Scaleable-Ternary-Content-Addressable-Memory-Using-FPGAs,622,2,2024-03-28 09:35:41+00:00,[],None
67,https://github.com/gaatorre/simon_cipher.git,2022-11-24 21:32:22+00:00,,2,gaatorre/simon_cipher,570309909,Verilog,simon_cipher,13,2,2023-11-22 00:55:10+00:00,[],None
68,https://github.com/fengwz17/Circuit-Benchmarks.git,2022-11-15 05:08:15+00:00,Benmarks written in Chisel/Verilog/BTOR2/AIGER for circuit verification,0,fengwz17/Circuit-Benchmarks,566166835,Verilog,Circuit-Benchmarks,145,2,2023-11-26 08:53:04+00:00,[],None
69,https://github.com/kannanabhi/Comp_arch_lab_codes.git,2022-11-24 09:04:06+00:00,,0,kannanabhi/Comp_arch_lab_codes,570066143,Verilog,Comp_arch_lab_codes,227,2,2023-06-26 09:14:43+00:00,[],None
70,https://github.com/MahmoudRedaSayed/Adders-Verilog.git,2022-11-13 19:00:32+00:00,,0,MahmoudRedaSayed/Adders-Verilog,565550839,,Adders-Verilog,603,2,2022-12-12 08:42:11+00:00,[],None
71,https://github.com/pavan-kalyan-durga/CRC-16.git,2022-11-24 19:31:11+00:00,,0,pavan-kalyan-durga/CRC-16,570282287,Verilog,CRC-16,2,2,2023-11-25 06:17:22+00:00,[],None
72,https://github.com/diegonagai/FemtoRV.git,2022-11-09 22:17:30+00:00,Port do processador FemtoRV (Bruno Levy) para a placa DE10-Lite,0,diegonagai/FemtoRV,564051773,Verilog,FemtoRV,3208,2,2023-11-30 19:16:15+00:00,"['architecture', 'fpga', 'risc-v', 'verilog']",https://api.github.com/licenses/bsd-3-clause
73,https://github.com/RndMnkIII/XSleenaCore_MiSTer_Release.git,2022-11-23 18:49:51+00:00,,1,RndMnkIII/XSleenaCore_MiSTer_Release,569848140,Verilog,XSleenaCore_MiSTer_Release,87488,2,2023-04-16 16:04:37+00:00,[],https://api.github.com/licenses/gpl-2.0
74,https://github.com/Palavelli-Naidu/MIPS32.git,2022-11-10 13:47:37+00:00,,0,Palavelli-Naidu/MIPS32,564332836,Verilog,MIPS32,1682,2,2023-02-11 08:56:48+00:00,[],None
75,https://github.com/abhay-og/SetAssociativeCache.git,2022-11-13 07:12:35+00:00,,1,abhay-og/SetAssociativeCache,565370265,Verilog,SetAssociativeCache,1443,2,2023-10-10 17:09:24+00:00,[],None
76,https://github.com/xobs/openlane-cpu-synth-test.git,2022-11-24 08:55:46+00:00,Test synthesis of a CPU using OpenLane,0,xobs/openlane-cpu-synth-test,570063318,Verilog,openlane-cpu-synth-test,59,2,2023-01-24 11:32:29+00:00,[],None
77,https://github.com/FlynnHHH/UCAS-COD-2023.git,2022-11-10 05:00:52+00:00,UCAS-COD-SP2023 projects,0,FlynnHHH/UCAS-COD-2023,564150155,Verilog,UCAS-COD-2023,8389,2,2024-02-12 02:29:21+00:00,[],None
78,https://github.com/Lalitgangwar9837/verilog_project.git,2022-11-09 20:10:23+00:00,verilog code ,0,Lalitgangwar9837/verilog_project,564014479,Verilog,verilog_project,100,2,2024-01-25 11:16:47+00:00,['verilog-project'],None
79,https://github.com/DanaMarinescu/1.M.P.C.A.-PROJECT.git,2022-11-19 17:48:13+00:00,,0,DanaMarinescu/1.M.P.C.A.-PROJECT,568180863,Verilog,1.M.P.C.A.-PROJECT,171,2,2023-01-19 00:23:26+00:00,[],None
80,https://github.com/miller196/Comp-Arch-Fall-2022.git,2022-11-15 13:42:56+00:00,,0,miller196/Comp-Arch-Fall-2022,566348880,Verilog,Comp-Arch-Fall-2022,36,2,2023-01-30 21:20:03+00:00,[],None
81,https://github.com/BasmaElhoseny01/Pipeline-Processor.git,2022-11-14 18:43:55+00:00,"Harvard (separate memories for data and instructions), RISC-like, five-stages pipeline processor.",1,BasmaElhoseny01/Pipeline-Processor,565990377,Verilog,Pipeline-Processor,39405,1,2023-07-08 22:30:14+00:00,"['risc', 'assembler', 'computer-architecture', 'design', 'instructions', 'pipeline', 'processor', 'self-check']",https://api.github.com/licenses/mit
82,https://github.com/alexmangushev/OV7670_FPGA_Ethernet.git,2022-11-08 23:43:22+00:00,Send data from camera OV7670 over Ethernet in UDP datagrams. Show result in python program,0,alexmangushev/OV7670_FPGA_Ethernet,563592772,Verilog,OV7670_FPGA_Ethernet,1049,1,2023-02-15 12:39:13+00:00,[],None
83,https://github.com/Leo-i/video_processing.git,2022-11-10 13:54:36+00:00,System deployed on FPGA for streaming and masking video from camera OV7670,0,Leo-i/video_processing,564335695,Verilog,video_processing,2179,1,2023-01-20 13:56:20+00:00,[],None
84,https://github.com/weidingliu/Cache.git,2022-11-15 05:30:52+00:00,基于Xilinx FPGA的block ram的写直达与写回cache设计与配套的外部sram控制器,0,weidingliu/Cache,566172574,Verilog,Cache,11354,1,2023-10-06 07:51:42+00:00,[],https://api.github.com/licenses/mit
85,https://github.com/Mamdouh-Attia/Project_Processor.git,2022-11-19 20:03:18+00:00,A 5-stage pipelined processor implemented using Verilog __a CUFE CMP3010 [Computer Architecture] project,2,Mamdouh-Attia/Project_Processor,568213392,Verilog,Project_Processor,10270,1,2024-01-27 05:09:59+00:00,[],None
86,https://github.com/ShivinM-17/DSD-verilog-codes-.git,2022-11-16 18:05:21+00:00,,0,ShivinM-17/DSD-verilog-codes-,566931944,Verilog,DSD-verilog-codes-,18,1,2022-12-04 10:22:01+00:00,[],None
87,https://github.com/enggsajjad/TimeToDigitalConv.git,2022-11-23 00:58:01+00:00,Time to Digital Converter TDC based on Microcontroller and FPGA,0,enggsajjad/TimeToDigitalConv,569500307,Verilog,TimeToDigitalConv,270821,1,2023-11-24 08:06:33+00:00,[],None
88,https://github.com/Zcccer/MIPS-CPU.git,2022-11-25 06:13:38+00:00,,0,Zcccer/MIPS-CPU,570416521,Verilog,MIPS-CPU,8334,1,2023-12-13 05:08:29+00:00,[],None
89,https://github.com/ThomasLuchies/Headbang-bot.git,2022-11-17 09:20:03+00:00,,1,ThomasLuchies/Headbang-bot,567194117,Verilog,Headbang-bot,8210,1,2023-01-31 20:59:54+00:00,[],None
90,https://github.com/sicajc/EC_FINAL_PROJECT.git,2022-11-24 13:12:08+00:00,EC_FINAL,0,sicajc/EC_FINAL_PROJECT,570155403,Verilog,EC_FINAL_PROJECT,8394,1,2023-03-01 01:44:24+00:00,[],None
91,https://github.com/spandoescode/TISC.git,2022-11-10 08:11:24+00:00,"A Tiny Instruction Set Computer written in Verilog, run on a Xilinx Spartan 3E",0,spandoescode/TISC,564205742,Verilog,TISC,27,1,2022-11-10 14:02:33+00:00,[],None
92,https://github.com/spockman66/UniRISCV_pango.git,2022-11-10 06:44:03+00:00,,0,spockman66/UniRISCV_pango,564178616,Verilog,UniRISCV_pango,43523,1,2022-11-29 08:23:12+00:00,[],None
93,https://github.com/7vik-g/16bit-pipelined-RISC-processor-using-Verilog-HDL.git,2022-11-14 21:19:13+00:00,Developed a 16bit processor having its own Reduced Instruction Set with least possible no. of instructions in it such that the designed Processor can be used to implement almost any Function,0,7vik-g/16bit-pipelined-RISC-processor-using-Verilog-HDL,566044239,Verilog,16bit-pipelined-RISC-processor-using-Verilog-HDL,1416,1,2024-01-12 12:40:25+00:00,[],None
94,https://github.com/ghj1222/cpu-for-nscscc2022.git,2022-11-08 11:15:50+00:00,,0,ghj1222/cpu-for-nscscc2022,563318225,Verilog,cpu-for-nscscc2022,102,1,2022-11-09 17:03:51+00:00,[],None
95,https://github.com/Janavind/chipathon_2022.git,2022-11-22 01:02:17+00:00,,0,Janavind/chipathon_2022,569049516,Verilog,chipathon_2022,370272,1,2023-01-31 21:04:43+00:00,[],https://api.github.com/licenses/apache-2.0
96,https://github.com/SpenceJohnstonProjects/Verilog_counter_seven_segment.git,2022-11-21 21:58:43+00:00,A counter module that outputs to an onboard seven-segment display. Built with Verilog HDL. Built for the DE1-SoC,0,SpenceJohnstonProjects/Verilog_counter_seven_segment,569005785,Verilog,Verilog_counter_seven_segment,967,1,2023-06-01 08:40:31+00:00,[],None
97,https://github.com/10x-Engineers/ARTY_A7_DEMO.git,2022-11-19 11:50:06+00:00,Demo of burning a simple adder code on ARTY_A7 (FPGA) using Vivado.,0,10x-Engineers/ARTY_A7_DEMO,568081493,Verilog,ARTY_A7_DEMO,1131,1,2022-11-21 10:29:05+00:00,[],None
98,https://github.com/Benisonpin/caravel_ISP_Twlceo.git,2022-11-10 05:47:40+00:00,Integrate the ISP under the RISC-V frame with CVBS interface and GOSD,0,Benisonpin/caravel_ISP_Twlceo,564162325,Verilog,caravel_ISP_Twlceo,45935,1,2022-11-29 01:52:27+00:00,[],https://api.github.com/licenses/apache-2.0
99,https://github.com/Iverrey/HDLBits_Solutions.git,2022-11-10 14:50:05+00:00,My HDLBits solutions,0,Iverrey/HDLBits_Solutions,564359208,Verilog,HDLBits_Solutions,23,1,2022-12-09 08:47:50+00:00,[],None
100,https://github.com/mad03day/labs_digital.git,2022-11-15 23:35:18+00:00,It's repo with labs and their sources for course digital circuit engineering,0,mad03day/labs_digital,566559518,Verilog,labs_digital,25472,1,2022-12-03 15:15:41+00:00,[],None
101,https://github.com/ItzUzi/CS3650-Project1.git,2022-11-18 01:42:42+00:00,,0,ItzUzi/CS3650-Project1,567532499,Verilog,CS3650-Project1,191,1,2024-02-21 02:37:35+00:00,[],None
102,https://github.com/YukunXue/C906_Gensys2.git,2022-11-08 14:36:13+00:00,,1,YukunXue/C906_Gensys2,563401315,Verilog,C906_Gensys2,334283,1,2024-03-31 01:44:18+00:00,[],None
103,https://github.com/ChrisLalloMiami/Verilog-Slots-Machine.git,2022-11-12 04:38:28+00:00,An implementation of a classic Slots Machine through VGA display using Verilog. For use on a DE2-115.,0,ChrisLalloMiami/Verilog-Slots-Machine,565019216,Verilog,Verilog-Slots-Machine,35428,1,2023-11-07 14:38:00+00:00,[],None
104,https://github.com/YoniP31/I2C-controller.git,2022-11-14 09:51:52+00:00,I2C protocol interface between a master and slaves,0,YoniP31/I2C-controller,565774030,Verilog,I2C-controller,2,1,2024-02-07 13:21:02+00:00,[],None
105,https://github.com/Wangxianke123/NoC-design.git,2022-11-14 07:20:38+00:00,,0,Wangxianke123/NoC-design,565720082,Verilog,NoC-design,46,1,2022-11-14 11:14:17+00:00,[],None
106,https://github.com/AnaMedeiros07/8051.git,2022-11-21 16:53:05+00:00,,0,AnaMedeiros07/8051,568903691,Verilog,8051,170,1,2023-04-19 22:35:41+00:00,[],None
107,https://github.com/KosolapovVN/SPI-Interface.git,2022-11-11 14:28:26+00:00,Verilog files of SPI Master and SPI Slave ,0,KosolapovVN/SPI-Interface,564801069,Verilog,SPI-Interface,22,1,2024-03-12 18:57:38+00:00,[],None
108,https://github.com/pranav-nb/PTV.git,2022-11-10 10:39:51+00:00,,0,pranav-nb/PTV,564260467,Verilog,PTV,1,1,2022-11-10 12:39:58+00:00,[],None
109,https://github.com/kilans/-CPU-Model-.git,2022-11-18 12:10:09+00:00,8位简易cpu，模型计算机,1,kilans/-CPU-Model-,567716471,Verilog,-CPU-Model-,11,1,2023-09-03 02:56:06+00:00,['cpu-scheduling'],None
110,https://github.com/zephray/vb-gfmpw0.git,2022-11-24 19:05:22+00:00,,0,zephray/vb-gfmpw0,570275838,Verilog,vb-gfmpw0,164234,1,2024-02-27 20:01:30+00:00,[],https://api.github.com/licenses/apache-2.0
111,https://github.com/Amiirhosseini/FPGA.git,2022-11-09 08:44:00+00:00,,0,Amiirhosseini/FPGA,563745066,Verilog,FPGA,4607,1,2023-03-16 14:59:15+00:00,[],https://api.github.com/licenses/mit
112,https://github.com/A7medAref/architecture-cpu.git,2022-11-11 14:41:02+00:00,,1,A7medAref/architecture-cpu,564805954,Verilog,architecture-cpu,58,1,2023-03-18 10:50:08+00:00,[],None
113,https://github.com/asankaSovis/FPGA_Resource_Centre.git,2022-11-24 16:13:34+00:00,🎛️ The FPGA Resource Centre is built as an opensource hub to share HDL modules that perform common digital functions. It allows easy access to FPGA resources to engineers of all levels from students to experienced developers.,0,asankaSovis/FPGA_Resource_Centre,570223256,Verilog,FPGA_Resource_Centre,32,1,2024-02-13 12:30:12+00:00,"['fpga', 'modules', 'resource-center', 'digital']",https://api.github.com/licenses/mit
114,https://github.com/Shainisore/cgra_rtl.git,2022-11-17 10:44:22+00:00,,0,Shainisore/cgra_rtl,567225689,Verilog,cgra_rtl,58,1,2023-02-04 04:08:13+00:00,[],None
115,https://github.com/CodeMadUser/FPGA-IC_DESIGN.git,2022-11-21 01:42:37+00:00,a collection of project and document,0,CodeMadUser/FPGA-IC_DESIGN,568596678,Verilog,FPGA-IC_DESIGN,17426,1,2022-11-23 02:12:39+00:00,[],None
116,https://github.com/sustechwifi/CS207_project.git,2022-11-21 14:17:52+00:00,sustech 2022-fall  CS 207 project,1,sustechwifi/CS207_project,568839260,Verilog,CS207_project,362,1,2023-04-11 15:58:33+00:00,[],None
117,https://github.com/trailofbits/clash-silicon-tinytapeout.git,2022-11-11 22:28:52+00:00,a (very small) synthesized cpu written in clash for tinytapeout.,2,trailofbits/clash-silicon-tinytapeout,564950414,Verilog,clash-silicon-tinytapeout,166,1,2023-09-13 12:35:21+00:00,['tinytapeout'],https://api.github.com/licenses/apache-2.0
118,https://github.com/Lalitgangwar9837/system_verilog.git,2022-11-13 03:58:43+00:00,,0,Lalitgangwar9837/system_verilog,565336095,Verilog,system_verilog,2,1,2023-01-23 05:40:26+00:00,[],None
119,https://github.com/frankyfrank666/carry_lookahead_adder.git,2022-11-18 13:34:54+00:00,,0,frankyfrank666/carry_lookahead_adder,567746742,Verilog,carry_lookahead_adder,2,1,2023-11-20 08:40:50+00:00,[],None
120,https://github.com/n43ee7/IBM_PowerPC_601.git,2022-11-20 20:02:30+00:00,Emulating and Synthesizing IBM PowerPC 601 CPU using System Verilog,0,n43ee7/IBM_PowerPC_601,568527675,Verilog,IBM_PowerPC_601,11645,1,2024-03-29 08:29:42+00:00,[],https://api.github.com/licenses/mit
121,https://github.com/Israil445/Verilog.git,2022-11-25 15:23:27+00:00,,0,Israil445/Verilog,570598710,Verilog,Verilog,8,1,2022-11-28 13:32:53+00:00,[],None
122,https://github.com/bilalshah07/coincidence_counting_fpga.git,2022-11-21 15:53:07+00:00,coincidence counting unit,0,bilalshah07/coincidence_counting_fpga,568879666,Verilog,coincidence_counting_fpga,3308,1,2024-01-28 11:47:33+00:00,[],None
123,https://github.com/yashjain715-creater/Implementation-of-AES128-to-Verilog.git,2022-11-24 19:58:12+00:00,,0,yashjain715-creater/Implementation-of-AES128-to-Verilog,570288947,Verilog,Implementation-of-AES128-to-Verilog,85336,1,2022-11-26 17:11:06+00:00,[],None
124,https://github.com/MiSTer-devel/Arcade-ExpressRaider_MiSTer.git,2022-11-21 10:06:04+00:00,Express Raider - MiSTer FPGA core,3,MiSTer-devel/Arcade-ExpressRaider_MiSTer,568740306,Verilog,Arcade-ExpressRaider_MiSTer,7315,1,2022-11-21 21:25:24+00:00,[],https://api.github.com/licenses/gpl-2.0
125,https://github.com/cuibst/ip-example.git,2022-11-17 07:05:37+00:00,IP-example: Complex ALU code for THU Computer Organization Labs.,0,cuibst/ip-example,567148338,Verilog,ip-example,329,1,2023-09-26 08:15:29+00:00,[],None
126,https://github.com/itshamidreza/A_Simple_JK_Flip_Flop.git,2022-11-17 22:54:12+00:00,,0,itshamidreza/A_Simple_JK_Flip_Flop,567493058,Verilog,A_Simple_JK_Flip_Flop,2,1,2023-01-06 18:06:42+00:00,[],None
127,https://github.com/Palavelli-Naidu/AHB_to_APB_Bridge.git,2022-11-10 14:14:46+00:00,,0,Palavelli-Naidu/AHB_to_APB_Bridge,564344003,Verilog,AHB_to_APB_Bridge,5,1,2023-05-22 15:49:07+00:00,[],None
128,https://github.com/siddharth062022/RIPPLE-CARRAY-ADDER.git,2022-11-10 22:09:14+00:00,,0,siddharth062022/RIPPLE-CARRAY-ADDER,564515872,Verilog,RIPPLE-CARRAY-ADDER,834,1,2022-11-10 22:14:50+00:00,[],None
129,https://github.com/Sourabh-25/cache-memory.git,2022-11-13 17:35:24+00:00,cache memory using verilog,0,Sourabh-25/cache-memory,565528265,Verilog,cache-memory,3126,1,2022-11-14 20:02:46+00:00,[],None
130,https://github.com/sufiiyan/16-bit-Barrel-Shifter.git,2022-11-15 15:58:48+00:00,This repo contains iverilog code for 16-bit barrel shifter which i did as project for our course.,0,sufiiyan/16-bit-Barrel-Shifter,566407834,Verilog,16-bit-Barrel-Shifter,39,1,2023-01-26 07:05:20+00:00,[],None
131,https://github.com/MAbdulhady00/Pipelined-RISC-CPU.git,2022-11-11 22:01:33+00:00,,2,MAbdulhady00/Pipelined-RISC-CPU,564944228,Verilog,Pipelined-RISC-CPU,3404,1,2023-03-18 11:08:37+00:00,[],https://api.github.com/licenses/mit
132,https://github.com/Stone1011/SingleCycleCPU.git,2022-11-14 00:51:02+00:00,The Single Cycle CPU for MIPS 32 implemented by Verilog,0,Stone1011/SingleCycleCPU,565626319,Verilog,SingleCycleCPU,4778,1,2023-04-25 07:52:15+00:00,[],None
133,https://github.com/tiffanylin0419/ECE550.git,2022-11-11 16:22:07+00:00,Fundamentals of Computer Systems and Engineering,0,tiffanylin0419/ECE550,564843015,Verilog,ECE550,8927,1,2023-01-20 03:04:11+00:00,[],None
134,https://github.com/AlexLB97/Verilog_Pong.git,2022-11-23 16:17:45+00:00,Verilog implementation of Pong for an Basys3 FPGA. Includes implementation of PS2 Protocol for keyboard input and VGA for output to monitor.,0,AlexLB97/Verilog_Pong,569793998,Verilog,Verilog_Pong,9,1,2023-06-13 20:17:29+00:00,[],None
135,https://github.com/vinitgupta10/Mortol-Kombot.git,2022-11-24 23:23:12+00:00,ECE 385 Final Project,0,vinitgupta10/Mortol-Kombot,570332699,Verilog,Mortol-Kombot,56970,1,2023-02-04 22:20:38+00:00,[],None
136,https://github.com/pavansai444/Memory.git,2022-11-13 12:17:35+00:00,cache project ,1,pavansai444/Memory,565438076,Verilog,Memory,88,1,2023-04-20 15:53:24+00:00,[],None
137,https://github.com/FelipMa/Projeto-simples-processador.git,2022-11-10 21:57:57+00:00,Projeto de um simples processador baseado na mic-1,0,FelipMa/Projeto-simples-processador,564512605,Verilog,Projeto-simples-processador,10961,1,2023-11-07 00:50:26+00:00,[],None
138,https://github.com/mattvenn/gf180-demo.git,2022-11-23 12:27:53+00:00,,2,mattvenn/gf180-demo,569702147,Verilog,gf180-demo,60504,1,2024-03-27 14:09:45+00:00,[],https://api.github.com/licenses/apache-2.0
139,https://github.com/648lsf/-alu.git,2022-11-12 01:44:36+00:00,,1,648lsf/-alu,564986865,Verilog,-alu,557,1,2022-11-12 06:44:11+00:00,[],None
140,https://github.com/siddharth062022/FULL_ADDER.git,2022-11-08 13:43:47+00:00,,0,siddharth062022/FULL_ADDER,563377522,Verilog,FULL_ADDER,462,1,2022-11-08 16:13:46+00:00,[],None
141,https://github.com/rahulgaikwad007/A-64-Point-Fourier-Transform-Chip-for-High-Speed-Wireless-LAN-Application-Using-OFDM.git,2022-11-20 15:16:54+00:00,This is Mini project aiming to design a 64-Point Fourier Transform Chip for High-Speed Wireless LAN Application Using OFDM,0,rahulgaikwad007/A-64-Point-Fourier-Transform-Chip-for-High-Speed-Wireless-LAN-Application-Using-OFDM,568450107,Verilog,A-64-Point-Fourier-Transform-Chip-for-High-Speed-Wireless-LAN-Application-Using-OFDM,4114,1,2023-09-27 12:59:31+00:00,[],None
142,https://github.com/anawinop/openlane_netlist_sim.git,2022-11-16 08:54:01+00:00,,0,anawinop/openlane_netlist_sim,566709213,Verilog,openlane_netlist_sim,131,1,2023-10-01 17:48:50+00:00,[],None
143,https://github.com/JiDuQiu/pulse_counter.git,2022-11-20 05:58:38+00:00,脉冲计数器,0,JiDuQiu/pulse_counter,568315960,Verilog,pulse_counter,5,1,2024-01-16 01:17:31+00:00,[],None
144,https://github.com/FreitasFPGASolutions/Build_script.git,2022-11-20 22:42:02+00:00,,1,FreitasFPGASolutions/Build_script,568562748,Verilog,Build_script,10,1,2022-12-04 08:40:05+00:00,[],None
145,https://github.com/nehamaheshwari21/Arbiter-PUF.git,2022-11-14 08:45:12+00:00,basic arbiter PUF Design,1,nehamaheshwari21/Arbiter-PUF,565748445,Verilog,Arbiter-PUF,3,1,2023-04-24 00:02:11+00:00,[],None
146,https://github.com/putoze/QR-CORDIC.git,2022-11-10 12:20:23+00:00,,0,putoze/QR-CORDIC,564298402,Verilog,QR-CORDIC,12349,1,2022-12-05 05:37:32+00:00,[],None
147,https://github.com/harihitode/migtest.git,2022-11-08 08:08:51+00:00,みっぐみぐにしてやんよ~(はーと),0,harihitode/migtest,563248334,Verilog,migtest,31,1,2022-11-08 09:00:21+00:00,[],None
148,https://github.com/PenguinX7/FP16_add.git,2022-11-25 11:40:26+00:00,,0,PenguinX7/FP16_add,570519848,Verilog,FP16_add,1149,1,2024-01-15 01:13:40+00:00,[],None
149,https://github.com/Tvdnguyen/A-Novel-Algorithmic-Data-Collision-SDRAM-Based-TCAM-Architecture-Using-DDR-SDRAM-On-FPGA.git,2022-11-22 16:58:12+00:00,,1,Tvdnguyen/A-Novel-Algorithmic-Data-Collision-SDRAM-Based-TCAM-Architecture-Using-DDR-SDRAM-On-FPGA,569365305,Verilog,A-Novel-Algorithmic-Data-Collision-SDRAM-Based-TCAM-Architecture-Using-DDR-SDRAM-On-FPGA,28,1,2024-03-28 09:52:06+00:00,[],None
150,https://github.com/Antonia2000/-LFSR-Counter-with-Loadable-Input.git,2022-11-08 11:01:49+00:00,,0,Antonia2000/-LFSR-Counter-with-Loadable-Input,563313260,Verilog,-LFSR-Counter-with-Loadable-Input,339,0,2022-11-08 11:09:06+00:00,[],None
151,https://github.com/asif17r/Share.git,2022-11-18 01:34:44+00:00,,0,asif17r/Share,567530584,Verilog,Share,8,0,2022-11-18 01:35:58+00:00,[],None
152,https://github.com/erfaniravani/ARMProcessor.git,2022-11-11 18:50:30+00:00,,0,erfaniravani/ARMProcessor,564893072,Verilog,ARMProcessor,1814,0,2022-11-11 18:52:09+00:00,[],None
153,https://github.com/yangboy881/C109112130_test.git,2022-11-11 13:15:30+00:00,,0,yangboy881/C109112130_test,564773044,Verilog,C109112130_test,21564,0,2022-11-11 13:48:28+00:00,[],None
154,https://github.com/KosolapovVN/Asynchronous-FIFO.git,2022-11-16 13:54:35+00:00,Asynchronous FIFO. Grey Code pointers,0,KosolapovVN/Asynchronous-FIFO,566824014,Verilog,Asynchronous-FIFO,13,0,2022-11-16 13:56:04+00:00,[],None
155,https://github.com/stefanbif/FPGA-Projects.git,2022-11-09 20:55:08+00:00,,0,stefanbif/FPGA-Projects,564028259,Verilog,FPGA-Projects,664,0,2023-01-31 20:53:40+00:00,[],None
156,https://github.com/Hadi-loo/Digital-Logic-Design-Course.git,2022-11-13 12:57:17+00:00,,0,Hadi-loo/Digital-Logic-Design-Course,565448378,Verilog,Digital-Logic-Design-Course,22013,0,2022-11-13 13:01:56+00:00,[],https://api.github.com/licenses/mit
157,https://github.com/hieupham1206/nativebus-apb-blackbox-mem.git,2022-11-17 17:38:55+00:00,,0,hieupham1206/nativebus-apb-blackbox-mem,567393845,Verilog,nativebus-apb-blackbox-mem,2,0,2022-11-17 17:39:58+00:00,[],None
158,https://github.com/nrvadlamudi/ECE316_L6.git,2022-11-17 18:56:36+00:00,,0,nrvadlamudi/ECE316_L6,567421926,Verilog,ECE316_L6,7,0,2022-11-17 18:58:01+00:00,[],None
159,https://github.com/DenisaFleancu26/BCD_adder.git,2022-11-18 15:29:58+00:00,,0,DenisaFleancu26/BCD_adder,567790433,Verilog,BCD_adder,358,0,2022-11-18 15:30:31+00:00,[],None
160,https://github.com/anthony-cic/MIPS-Pipeline-.git,2022-11-25 18:15:24+00:00,"WIP, will be fully implemented by 12/15. Utilizes Verilog to allow for mips functions like lw, add, sub, etc in a standard 5 stage pipeline.",0,anthony-cic/MIPS-Pipeline-,570652732,Verilog,MIPS-Pipeline-,11,0,2022-12-18 01:37:11+00:00,[],None
161,https://github.com/CZH-Studio/CarLamp-by-Verilog.git,2022-11-24 07:12:07+00:00,"This project is a car taillight controller, which is programmed by Verilog.",0,CZH-Studio/CarLamp-by-Verilog,570029472,Verilog,CarLamp-by-Verilog,19,0,2022-11-24 07:32:54+00:00,[],None
162,https://github.com/TimofeyAlexandrov/dual_portRAM.git,2022-11-24 19:13:27+00:00,,0,TimofeyAlexandrov/dual_portRAM,570277898,Verilog,dual_portRAM,1,0,2022-11-24 19:15:12+00:00,[],None
163,https://github.com/filippocarastro/MCU.git,2022-11-24 17:50:43+00:00,MCU operations,0,filippocarastro/MCU,570254606,Verilog,MCU,2212,0,2022-11-24 17:50:59+00:00,[],https://api.github.com/licenses/apache-2.0
164,https://github.com/PoojithaReddy29/uart1.git,2022-11-11 05:22:03+00:00,,1,PoojithaReddy29/uart1,564621381,Verilog,uart1,3,0,2022-11-11 05:22:27+00:00,[],None
165,https://github.com/pratikbhuran/synchronous_fifo.git,2022-11-14 09:18:13+00:00,,0,pratikbhuran/synchronous_fifo,565760657,Verilog,synchronous_fifo,18,0,2022-11-14 09:19:12+00:00,[],https://api.github.com/licenses/gpl-3.0
166,https://github.com/gr4bherr/fromthetransistor.git,2022-11-19 12:54:13+00:00,,0,gr4bherr/fromthetransistor,568097911,Verilog,fromthetransistor,32238,0,2023-04-02 16:27:09+00:00,[],None
167,https://github.com/Asma-Mohsin/SHA_256.git,2022-11-21 05:48:58+00:00,,0,Asma-Mohsin/SHA_256,568654402,Verilog,SHA_256,2213,0,2022-11-21 05:49:12+00:00,[],https://api.github.com/licenses/apache-2.0
168,https://github.com/huandsaklajl/samplecpu.git,2022-11-19 08:44:29+00:00,,0,huandsaklajl/samplecpu,568036577,Verilog,samplecpu,5,0,2022-12-14 16:23:21+00:00,[],None
169,https://github.com/dongjin097/verilog.git,2022-11-22 06:46:55+00:00,,0,dongjin097/verilog,569135843,Verilog,verilog,138,0,2022-11-22 07:02:18+00:00,[],None
170,https://github.com/cornell-c2s2/chip_code_test.git,2022-11-18 18:41:12+00:00,Test repository to compile complicated C/C++ programs and simulate within OpenLANE,0,cornell-c2s2/chip_code_test,567856344,Verilog,chip_code_test,2650,0,2022-11-22 03:02:13+00:00,[],None
171,https://github.com/mkkassem/mpw-submission-test-1.git,2022-11-21 16:45:55+00:00,,0,mkkassem/mpw-submission-test-1,568900758,Verilog,mpw-submission-test-1,2213,0,2022-11-21 16:46:14+00:00,[],https://api.github.com/licenses/apache-2.0
172,https://github.com/SpenceJohnstonProjects/Verilog_UART_Transmitter.git,2022-11-21 20:29:22+00:00,UART transmitter module built with Verilog HDL. Built for the DE1-SoC,0,SpenceJohnstonProjects/Verilog_UART_Transmitter,568979800,Verilog,Verilog_UART_Transmitter,517,0,2022-11-21 22:09:29+00:00,[],None
173,https://github.com/Grant-Liu-2001/FPGA_robin.git,2022-11-11 09:34:05+00:00,robin arbiter,0,Grant-Liu-2001/FPGA_robin,564697657,Verilog,FPGA_robin,234,0,2022-11-11 09:35:37+00:00,[],None
174,https://github.com/KamikazeVildsvin/verilog-counter-example.git,2022-11-11 10:19:31+00:00,,0,KamikazeVildsvin/verilog-counter-example,564713236,Verilog,verilog-counter-example,7,0,2022-11-25 11:47:36+00:00,[],None
175,https://github.com/frdy21/ICC_2018_grad.git,2022-11-15 05:22:45+00:00,,0,frdy21/ICC_2018_grad,566170583,Verilog,ICC_2018_grad,547,0,2022-11-15 05:26:26+00:00,[],None
176,https://github.com/Boulder1999/Lab07-Clock-Domain-Crossing-CDC-.git,2022-11-16 09:31:37+00:00,,0,Boulder1999/Lab07-Clock-Domain-Crossing-CDC-,566723509,Verilog,Lab07-Clock-Domain-Crossing-CDC-,93,0,2022-11-22 16:43:16+00:00,[],None
177,https://github.com/ratansen/8-bit-microprocessor.git,2022-11-16 11:16:54+00:00,,0,ratansen/8-bit-microprocessor,566762202,Verilog,8-bit-microprocessor,119,0,2023-08-06 11:08:41+00:00,[],None
178,https://github.com/AliHarb44/WashingMachine.git,2022-11-20 12:38:10+00:00,,0,AliHarb44/WashingMachine,568404049,Verilog,WashingMachine,9473,0,2022-11-20 12:41:00+00:00,[],None
179,https://github.com/TheRealMolen/verily.git,2022-11-20 15:21:54+00:00,,0,TheRealMolen/verily,568451640,Verilog,verily,1016,0,2022-11-20 15:26:04+00:00,[],None
180,https://github.com/jaakkoiot/FPGA-synthesizer.git,2022-11-20 19:37:07+00:00,Direct-digital synthesis on a Terasic DE0 Nano,0,jaakkoiot/FPGA-synthesizer,568521446,Verilog,FPGA-synthesizer,5655,0,2022-11-20 19:54:23+00:00,[],https://api.github.com/licenses/mit
181,https://github.com/SentinelsORG/VitaV1.0.git,2022-11-17 18:08:24+00:00,Hybrid CISC Processor,0,SentinelsORG/VitaV1.0,567404939,Verilog,VitaV1.0,83,0,2023-12-11 09:58:42+00:00,[],https://api.github.com/licenses/gpl-3.0
182,https://github.com/AvalonSemiconductors/tt2-multiplexed-counter.git,2022-11-14 01:01:18+00:00,TinyTapeout 2 submission of a mm:ss counter on 4 multiplexed 7-segment displays.,0,AvalonSemiconductors/tt2-multiplexed-counter,565628310,Verilog,tt2-multiplexed-counter,125,0,2022-11-17 20:26:04+00:00,[],https://api.github.com/licenses/mit
183,https://github.com/FANFANFAN2506/VGA_Controller_FPGA.git,2022-11-11 16:01:55+00:00,,0,FANFANFAN2506/VGA_Controller_FPGA,564835795,Verilog,VGA_Controller_FPGA,13263,0,2024-02-14 04:10:15+00:00,[],None
184,https://github.com/ganioc/study-verilog.git,2022-11-21 02:24:21+00:00,,0,ganioc/study-verilog,568605932,Verilog,study-verilog,5,0,2022-11-21 02:25:12+00:00,[],None
185,https://github.com/extrachange/FPGA_Assignments.git,2022-11-20 07:58:18+00:00,To submit Assignments for FPGA course 2022 at JNU,0,extrachange/FPGA_Assignments,568339345,Verilog,FPGA_Assignments,13,0,2022-11-20 07:58:41+00:00,[],https://api.github.com/licenses/mit
186,https://github.com/Nagarjun444/posedge-detector.git,2022-11-21 15:32:10+00:00,,0,Nagarjun444/posedge-detector,568870766,Verilog,posedge-detector,22,0,2022-11-21 15:34:51+00:00,[],None
187,https://github.com/kraken-jar/dsd.git,2022-11-17 19:55:29+00:00,,0,kraken-jar/dsd,567441363,Verilog,dsd,15,0,2022-11-20 19:47:46+00:00,[],None
188,https://github.com/tde-nico/verilog_examples.git,2022-11-16 08:10:29+00:00,,0,tde-nico/verilog_examples,566693973,Verilog,verilog_examples,2,0,2022-11-16 08:10:36+00:00,[],None
189,https://github.com/arit552/risv-fpu.git,2022-11-20 12:45:53+00:00,,0,arit552/risv-fpu,568406095,Verilog,risv-fpu,2333,0,2023-03-09 09:39:48+00:00,[],None
190,https://github.com/connorgre/OV7670_Camera.git,2022-11-22 05:57:03+00:00,Working implementation.  Need to mess around with the register a bit tho.,0,connorgre/OV7670_Camera,569121548,Verilog,OV7670_Camera,61,0,2022-11-22 05:58:35+00:00,[],None
191,https://github.com/sepehrkianian09/CA-Project.git,2022-11-17 09:40:44+00:00,,0,sepehrkianian09/CA-Project,567201951,Verilog,CA-Project,820,0,2022-11-17 09:42:00+00:00,[],None
192,https://github.com/hereisjayant/ThermoLog.git,2022-11-16 23:55:29+00:00,Real-Time Foot Traffic & Human Temperature Monitoring System,0,hereisjayant/ThermoLog,567038321,Verilog,ThermoLog,29354,0,2022-11-17 00:10:20+00:00,[],None
193,https://github.com/lmruizva/Proyecto-Digital-22.git,2022-11-23 12:45:45+00:00,,0,lmruizva/Proyecto-Digital-22,569708711,Verilog,Proyecto-Digital-22,1747,0,2022-11-29 03:24:10+00:00,[],None
194,https://github.com/fourdim/mips-cpu.git,2022-11-24 08:50:36+00:00,5 stage pipelined mips cpu,0,fourdim/mips-cpu,570061482,Verilog,mips-cpu,161,0,2022-11-24 08:52:39+00:00,[],https://api.github.com/licenses/gpl-3.0
195,https://github.com/whutddk/Rift2Go_2310_Sky130_MPW7.git,2022-11-23 13:24:56+00:00,,0,whutddk/Rift2Go_2310_Sky130_MPW7,569724087,Verilog,Rift2Go_2310_Sky130_MPW7,580986,0,2022-12-19 01:08:41+00:00,[],https://api.github.com/licenses/apache-2.0
196,https://github.com/strive-mei/TEST_CODE.git,2022-11-10 14:25:46+00:00,MY CODE IS USE,0,strive-mei/TEST_CODE,564348740,Verilog,TEST_CODE,1,0,2022-11-10 14:45:35+00:00,[],None
197,https://github.com/NingWentaoStar/FPGA_Tracking_platform.git,2022-11-10 08:19:22+00:00,,1,NingWentaoStar/FPGA_Tracking_platform,564208346,Verilog,FPGA_Tracking_platform,3519,0,2022-11-13 14:00:18+00:00,[],None
198,https://github.com/hyogyeom/FSM_Light_FND_Motor.git,2022-11-15 04:19:56+00:00,,0,hyogyeom/FSM_Light_FND_Motor,566154143,Verilog,FSM_Light_FND_Motor,10,0,2022-11-15 04:20:46+00:00,[],None
199,https://github.com/basilnct/DISL_eBPF.git,2022-11-15 09:40:29+00:00,eBPF Module for DISL,0,basilnct/DISL_eBPF,566255418,Verilog,DISL_eBPF,2385,0,2022-12-14 06:22:18+00:00,[],None
200,https://github.com/kishansm/BasicUartTransmitterUsingVerilog.git,2022-11-10 14:23:38+00:00,,0,kishansm/BasicUartTransmitterUsingVerilog,564347856,Verilog,BasicUartTransmitterUsingVerilog,3,0,2022-11-10 14:28:52+00:00,[],None
201,https://github.com/AvalonSemiconductors/tt2-4x4-multiply.git,2022-11-13 18:40:52+00:00,TinyTapeout 2 submission of a 4-bit by 4-bit multiplier with 8-bit result.,0,AvalonSemiconductors/tt2-4x4-multiply,565545834,Verilog,tt2-4x4-multiply,48,0,2022-11-17 20:23:42+00:00,[],https://api.github.com/licenses/mit
202,https://github.com/lihailewodedai/Traffic-light.git,2022-11-13 23:07:26+00:00,,0,lihailewodedai/Traffic-light,565606959,Verilog,Traffic-light,0,0,2022-11-13 23:09:36+00:00,[],None
203,https://github.com/leinad3008/Proyecto_VLSI.git,2022-11-08 05:57:47+00:00,,0,leinad3008/Proyecto_VLSI,563207257,Verilog,Proyecto_VLSI,3,0,2022-11-08 05:58:39+00:00,[],None
204,https://github.com/Mudassir-043/digital_prechecks.git,2022-11-09 07:55:42+00:00,,0,Mudassir-043/digital_prechecks,563728310,Verilog,digital_prechecks,17957,0,2022-11-09 08:10:01+00:00,[],https://api.github.com/licenses/apache-2.0
205,https://github.com/Davis-NG/ece241.git,2022-11-08 20:04:15+00:00,,0,Davis-NG/ece241,563530563,Verilog,ece241,53099,0,2023-05-01 02:51:00+00:00,[],None
206,https://github.com/pradeeshculer/Verilog-code.git,2022-11-08 11:02:03+00:00,,0,pradeeshculer/Verilog-code,563313333,Verilog,Verilog-code,8,0,2023-07-28 14:39:32+00:00,[],None
207,https://github.com/harry878710/IoT_Data_Filter_CVSDproject.git,2022-11-25 09:55:18+00:00,,0,harry878710/IoT_Data_Filter_CVSDproject,570484081,Verilog,IoT_Data_Filter_CVSDproject,1402,0,2022-11-25 10:00:41+00:00,[],None
208,https://github.com/sptravi/Verilog-Code.git,2022-11-25 02:24:20+00:00,,0,sptravi/Verilog-Code,570366753,Verilog,Verilog-Code,7,0,2022-11-25 02:39:41+00:00,[],None
209,https://github.com/eckloff/Verilog-4-Bit-Lookahead-Carry-Adder.git,2022-11-20 23:09:12+00:00,This is 3 modules to add two bits together using a Lookaehead Carry Adder and display the input and output on an FPGA 7 Segment display,0,eckloff/Verilog-4-Bit-Lookahead-Carry-Adder,568567863,Verilog,Verilog-4-Bit-Lookahead-Carry-Adder,2,0,2022-11-20 23:10:25+00:00,[],None
210,https://github.com/lopez-seb/FPGA-Clock.git,2022-11-23 05:18:00+00:00,A clock implemented using the Basys 3 board. Has an alarm and ability to set the time.,0,lopez-seb/FPGA-Clock,569560535,Verilog,FPGA-Clock,14,0,2022-11-23 05:25:37+00:00,[],None
211,https://github.com/powcoder/MIPS-CPU-Verilog.git,2022-11-23 05:41:21+00:00,"MIPS 编程辅导, Code Help, WeChat: powcoder, CS tutor, powcoder@163.com",0,powcoder/MIPS-CPU-Verilog,569566250,Verilog,MIPS-CPU-Verilog,6,0,2023-10-06 13:04:46+00:00,['mips'],None
212,https://github.com/asreed666/city2077.git,2022-11-23 13:08:30+00:00,Starting Point for assignment 2,0,asreed666/city2077,569717681,Verilog,city2077,25742,0,2022-11-23 19:25:59+00:00,[],None
213,https://github.com/ZeyadZaki/caravel_user_project_gf.git,2022-11-23 21:32:22+00:00,,0,ZeyadZaki/caravel_user_project_gf,569894552,Verilog,caravel_user_project_gf,49434,0,2022-11-23 21:32:40+00:00,[],https://api.github.com/licenses/apache-2.0
214,https://github.com/YUME-FF/Duke-ECE550-PC5.git,2022-11-24 22:43:03+00:00,,1,YUME-FF/Duke-ECE550-PC5,570324850,Verilog,Duke-ECE550-PC5,47,0,2023-01-17 01:36:39+00:00,[],None
215,https://github.com/DantuNandiniDevi/Caravel_pcb.git,2022-11-10 09:03:32+00:00,The PCB design for the Caravel_board,0,DantuNandiniDevi/Caravel_pcb,564223397,Verilog,Caravel_pcb,12248,0,2022-11-15 06:09:42+00:00,[],None
216,https://github.com/ukusann/group11_8051.git,2022-11-25 09:18:07+00:00,,0,ukusann/group11_8051,570471468,Verilog,group11_8051,97501,0,2023-02-06 18:17:52+00:00,[],None
217,https://github.com/lopez-seb/Verilog-Synth-Simulation.git,2022-11-23 05:42:53+00:00,A verilog synthesizer made solely for simulation but not synthesis on fpga,0,lopez-seb/Verilog-Synth-Simulation,569566633,Verilog,Verilog-Synth-Simulation,18,0,2022-11-23 05:44:33+00:00,[],None
218,https://github.com/cfiraguston/vCHIP-8.git,2022-11-25 07:28:03+00:00,Chip-8 Emulator on an FPGA with NIOS-II,0,cfiraguston/vCHIP-8,570436655,Verilog,vCHIP-8,531,0,2022-11-25 07:36:31+00:00,[],None
219,https://github.com/vishvesh27-engg/8-bit-microprocessor.git,2022-11-17 05:22:58+00:00,,1,vishvesh27-engg/8-bit-microprocessor,567118252,Verilog,8-bit-microprocessor,14,0,2023-08-27 11:52:53+00:00,[],None
220,https://github.com/Cyber-E-J/pipeline-CPU-with-FPU.git,2022-11-18 09:12:58+00:00,,1,Cyber-E-J/pipeline-CPU-with-FPU,567655105,Verilog,pipeline-CPU-with-FPU,75,0,2022-11-18 09:14:22+00:00,[],None
221,https://github.com/Amuktha19/AHD.git,2022-11-17 23:06:37+00:00,,0,Amuktha19/AHD,567495875,Verilog,AHD,1,0,2022-11-17 23:22:25+00:00,[],None
222,https://github.com/benjamin051000/sattack.git,2022-11-16 20:41:39+00:00,Reverse-engineering hardware via Satisfiability checking.,0,benjamin051000/sattack,566986020,Verilog,sattack,178,0,2023-01-26 16:05:49+00:00,[],None
223,https://github.com/Thatjasp/Verilog_Pong.git,2022-11-16 23:04:08+00:00,,0,Thatjasp/Verilog_Pong,567025989,Verilog,Verilog_Pong,17364,0,2023-01-31 20:59:29+00:00,[],None
224,https://github.com/AnanayG/pj216_PE.git,2022-11-15 00:08:56+00:00,Design of an efficient processing element (PE) that can host customized stream functions ,1,AnanayG/pj216_PE,566089725,Verilog,pj216_PE,118,0,2022-11-15 00:34:50+00:00,[],None
225,https://github.com/Ly403/MIPS_CPU.git,2022-11-12 12:47:20+00:00,流水线CPU,0,Ly403/MIPS_CPU,565131905,Verilog,MIPS_CPU,95414,0,2022-11-12 13:40:33+00:00,[],None
226,https://github.com/keremiu/Say-TahminOyunu-FPGA-.git,2022-11-20 13:57:49+00:00,FPGA züerinden oynanan bir oyun,0,keremiu/Say-TahminOyunu-FPGA-,568426515,Verilog,Say-TahminOyunu-FPGA-,3,0,2022-11-28 21:53:22+00:00,[],None
227,https://github.com/simon-felipe/FPGA-Frogger.git,2022-11-22 03:50:38+00:00,,0,simon-felipe/FPGA-Frogger,569090541,Verilog,FPGA-Frogger,15486,0,2022-11-22 05:19:05+00:00,[],None
228,https://github.com/JohnSalinas123/CS3650_Project1_MIPS_Processor.git,2022-11-24 01:27:56+00:00,,0,JohnSalinas123/CS3650_Project1_MIPS_Processor,569945146,Verilog,CS3650_Project1_MIPS_Processor,336,0,2022-11-24 01:40:03+00:00,[],None
229,https://github.com/RawanMostafa08/AES-project.git,2022-11-23 15:34:21+00:00,The AES algorithm is a symmetric block cipher that can encrypt (encipher) and decrypt (decipher) information. It can be used to protect electronic data,2,RawanMostafa08/AES-project,569776635,Verilog,AES-project,27,0,2022-11-23 15:42:01+00:00,[],None
230,https://github.com/AgapeDsky/Local-Maxima-LSI2023.git,2022-11-23 09:57:56+00:00,,0,AgapeDsky/Local-Maxima-LSI2023,569647692,Verilog,Local-Maxima-LSI2023,6,0,2022-11-23 09:59:36+00:00,[],None
231,https://github.com/whutddk/Rift2Go_2320_Sky130_MPW8.git,2022-11-23 13:28:59+00:00,,0,whutddk/Rift2Go_2320_Sky130_MPW8,569725654,Verilog,Rift2Go_2320_Sky130_MPW8,524028,0,2023-03-29 01:46:23+00:00,[],https://api.github.com/licenses/apache-2.0
232,https://github.com/z1025220674/Completion_code.git,2022-11-24 02:44:38+00:00,,0,z1025220674/Completion_code,569963013,Verilog,Completion_code,1393,0,2022-11-24 15:42:17+00:00,[],None
233,https://github.com/alan0823666/Building-Single-Cycle-CPU-by-Verilog.git,2022-11-22 11:23:43+00:00,Homework 計算機概論,0,alan0823666/Building-Single-Cycle-CPU-by-Verilog,569231951,Verilog,Building-Single-Cycle-CPU-by-Verilog,95,0,2022-11-22 11:25:25+00:00,[],None
234,https://github.com/BitShard/riscy.git,2022-11-15 15:19:52+00:00,,0,BitShard/riscy,566390882,Verilog,riscy,2314,0,2022-11-15 15:20:06+00:00,[],https://api.github.com/licenses/apache-2.0
235,https://github.com/yashkumawat21/State-space-enumeration.git,2022-11-15 18:27:38+00:00,,0,yashkumawat21/State-space-enumeration,566466790,Verilog,State-space-enumeration,8877,0,2022-11-18 04:46:55+00:00,[],None
236,https://github.com/sharan-16/AHD.git,2022-11-15 18:31:55+00:00,,0,sharan-16/AHD,566468300,Verilog,AHD,21,0,2022-11-15 18:36:35+00:00,[],None
237,https://github.com/minth1468/digital-piano.git,2022-11-14 08:59:27+00:00,,1,minth1468/digital-piano,565753699,Verilog,digital-piano,1467,0,2022-11-14 09:00:27+00:00,[],None
238,https://github.com/Qandle/CPE222.git,2022-11-14 03:27:33+00:00,,0,Qandle/CPE222,565660524,Verilog,CPE222,61,0,2022-12-13 11:23:10+00:00,[],None
239,https://github.com/kotorikanbe/bailan_riscv.git,2022-11-08 08:42:44+00:00,,1,kotorikanbe/bailan_riscv,563260726,Verilog,bailan_riscv,21194,0,2022-11-30 13:29:46+00:00,[],https://api.github.com/licenses/mit
240,https://github.com/GTPV/enigma-machine.git,2022-11-08 06:53:48+00:00,Enigma machine by verilog for LogicDesign 2022-2 termproject,0,GTPV/enigma-machine,563223882,Verilog,enigma-machine,31,0,2022-12-13 04:08:52+00:00,[],None
241,https://github.com/SiangYong/FPGA-_HW3.git,2022-11-09 08:15:47+00:00,FPGA專題實習_期中專題報告及程式檔,0,SiangYong/FPGA-_HW3,563735191,Verilog,FPGA-_HW3,10988,0,2022-11-09 08:48:29+00:00,[],None
242,https://github.com/SimonHelleman/CPU-Design-Project.git,2022-11-12 18:48:40+00:00,ECE 3389 Final Project,0,SimonHelleman/CPU-Design-Project,565233494,Verilog,CPU-Design-Project,72131,0,2022-11-12 18:53:30+00:00,[],None
243,https://github.com/nishita2104/CacheSimulator_CSN-221.git,2022-11-12 17:52:16+00:00,,0,nishita2104/CacheSimulator_CSN-221,565219146,Verilog,CacheSimulator_CSN-221,1037,0,2022-11-12 17:56:15+00:00,[],None
244,https://github.com/evd18i021/wht16tm.git,2022-11-12 07:19:24+00:00,,0,evd18i021/wht16tm,565051989,Verilog,wht16tm,4315,0,2022-11-12 07:19:39+00:00,[],https://api.github.com/licenses/apache-2.0
245,https://github.com/sumanthnimmakayala/16-bit-Brent-Kung-Adder-IC-Design.git,2022-11-12 09:30:25+00:00,IC design of BKA,0,sumanthnimmakayala/16-bit-Brent-Kung-Adder-IC-Design,565081733,Verilog,16-bit-Brent-Kung-Adder-IC-Design,3512,0,2022-11-14 10:31:56+00:00,[],https://api.github.com/licenses/apache-2.0
246,https://github.com/lakhwinder1128/vending_machine.git,2022-11-08 06:31:13+00:00,,0,lakhwinder1128/vending_machine,563217153,Verilog,vending_machine,113,0,2022-12-05 12:25:36+00:00,[],None
247,https://github.com/swenbao/Verilog.git,2022-11-08 07:18:47+00:00,,0,swenbao/Verilog,563231700,Verilog,Verilog,3296,0,2024-01-12 18:45:31+00:00,[],None
248,https://github.com/wulffern/sun_trb_sky130nm.git,2022-11-13 08:21:25+00:00,Standard library with bulk connection,0,wulffern/sun_trb_sky130nm,565384283,Verilog,sun_trb_sky130nm,251,0,2022-11-13 08:21:40+00:00,[],None
249,https://github.com/Salu-Ferrere/Verilog-Digital-Circuit-Simulation.git,2022-11-23 07:13:28+00:00,This project is the simulation of multiple digital sequential circuits including using Verilog ,0,Salu-Ferrere/Verilog-Digital-Circuit-Simulation,569591675,Verilog,Verilog-Digital-Circuit-Simulation,3,0,2022-11-23 07:16:13+00:00,[],None
250,https://github.com/phong2372/Search-Face-on-FPGA.git,2022-11-25 10:50:34+00:00,Search Face on FPGA,1,phong2372/Search-Face-on-FPGA,570502882,Verilog,Search-Face-on-FPGA,21,0,2022-11-25 10:59:34+00:00,[],None
251,https://github.com/EECS-FingerVein/TEMP.git,2022-11-24 13:48:07+00:00,怎麼更新檔案==,0,EECS-FingerVein/TEMP,570169004,Verilog,TEMP,9,0,2022-11-29 08:32:10+00:00,[],None
252,https://github.com/aarushigupta27/Verilog.git,2022-11-08 10:50:24+00:00,Implementation of simple combinational and sequential circuits using Verilog,0,aarushigupta27/Verilog,563309198,Verilog,Verilog,5,0,2022-11-08 11:30:56+00:00,[],None
253,https://github.com/stefxici/Project-1-3650.git,2022-11-09 06:25:40+00:00,,0,stefxici/Project-1-3650,563699809,Verilog,Project-1-3650,190,0,2022-11-26 06:48:08+00:00,[],None
254,https://github.com/ericfont/delta-sigma-udp.git,2022-11-15 20:28:09+00:00,attempt at lowest-latency transmission of audio,0,ericfont/delta-sigma-udp,566508528,Verilog,delta-sigma-udp,2314,0,2022-11-15 20:28:23+00:00,[],https://api.github.com/licenses/apache-2.0
255,https://github.com/fericfl/CA.git,2022-11-13 00:19:43+00:00,Computer Architecture. Verilog programming.,0,fericfl/CA,565300910,Verilog,CA,38517,0,2022-11-13 00:20:48+00:00,[],https://api.github.com/licenses/gpl-3.0
256,https://github.com/ashyuuu/PipelinedProcessor.git,2022-11-18 03:00:47+00:00,,0,ashyuuu/PipelinedProcessor,567552989,Verilog,PipelinedProcessor,11,0,2022-11-18 03:02:58+00:00,[],None
257,https://github.com/Rohanmrao/Simple-Perceptron-using-System-Verilog.git,2022-11-16 06:31:10+00:00,Demo of a simple 2 layer feed forward perceptron using system verilog (RISC V project),1,Rohanmrao/Simple-Perceptron-using-System-Verilog,566663428,Verilog,Simple-Perceptron-using-System-Verilog,1888,0,2022-12-06 05:40:58+00:00,['system-verilog'],None
258,https://github.com/mm21/tinytapeout2-led-matrix.git,2022-11-11 16:31:43+00:00,,0,mm21/tinytapeout2-led-matrix,564846495,Verilog,tinytapeout2-led-matrix,49,0,2022-11-11 16:38:48+00:00,[],https://api.github.com/licenses/apache-2.0
259,https://github.com/hallowmelting/Digital-Watch.git,2022-11-14 12:02:03+00:00,A Verilog module for displaying time on a seven-segment display,0,hallowmelting/Digital-Watch,565823221,Verilog,Digital-Watch,87,0,2023-03-16 17:34:43+00:00,[],https://api.github.com/licenses/mit
260,https://github.com/FlyGoat/tt02-play-tune-flygoat.git,2022-11-15 02:57:31+00:00,,0,FlyGoat/tt02-play-tune-flygoat,566132831,Verilog,tt02-play-tune-flygoat,22,0,2022-11-15 02:59:58+00:00,[],https://api.github.com/licenses/apache-2.0
261,https://github.com/karanmathur/Multicycle-RISC-Processor.git,2022-11-13 15:54:10+00:00,,0,karanmathur/Multicycle-RISC-Processor,565499676,Verilog,Multicycle-RISC-Processor,393,0,2022-11-13 15:57:05+00:00,[],None
262,https://github.com/HALxmont/test.git,2022-11-11 23:52:22+00:00,,0,HALxmont/test,564967214,Verilog,test,2311,0,2022-11-11 23:52:39+00:00,[],https://api.github.com/licenses/apache-2.0
263,https://github.com/jiinlai/test_caravel.git,2022-11-11 07:02:46+00:00,,0,jiinlai/test_caravel,564648419,Verilog,test_caravel,2312,0,2022-11-11 07:03:00+00:00,[],https://api.github.com/licenses/apache-2.0
264,https://github.com/jamesrosssharp/SLURM32.git,2022-11-12 01:08:44+00:00,32-bit gaming console SoC,0,jamesrosssharp/SLURM32,564980521,Verilog,SLURM32,75,0,2022-11-12 05:11:53+00:00,[],https://api.github.com/licenses/mit
265,https://github.com/iespiritu/FPGA-DE-10-Lite-Board-8x8x-Matrix-Multiplication.git,2022-11-20 08:24:36+00:00,Verilog code for long lab project performing 8x8 matrix multiplication,0,iespiritu/FPGA-DE-10-Lite-Board-8x8x-Matrix-Multiplication,568344748,Verilog,FPGA-DE-10-Lite-Board-8x8x-Matrix-Multiplication,6,0,2022-11-20 08:28:28+00:00,[],None
266,https://github.com/hangrycoding/ECE_Verilog-programming.git,2022-11-21 08:06:34+00:00,,0,hangrycoding/ECE_Verilog-programming,568695621,Verilog,ECE_Verilog-programming,24,0,2022-11-21 08:08:45+00:00,[],None
267,https://github.com/jotingen/sv-riscv.git,2022-11-10 00:32:28+00:00,,0,jotingen/sv-riscv,564084000,Verilog,sv-riscv,3928,0,2022-11-26 01:44:40+00:00,[],None
268,https://github.com/EECS-FingerVein/Verilog-Matching.git,2022-11-19 12:32:14+00:00,,0,EECS-FingerVein/Verilog-Matching,568092390,Verilog,Verilog-Matching,8,0,2022-11-29 08:15:44+00:00,[],None
269,https://github.com/antongale/Arcade-Exerion_MiSTer.git,2022-11-16 12:48:37+00:00,,3,antongale/Arcade-Exerion_MiSTer,566796562,Verilog,Arcade-Exerion_MiSTer,2828,0,2022-11-16 17:33:55+00:00,[],https://api.github.com/licenses/gpl-3.0
270,https://github.com/mdsajjadhossain25/DSD.git,2022-11-19 17:48:56+00:00,,0,mdsajjadhossain25/DSD,568181023,Verilog,DSD,15,0,2022-11-19 17:51:02+00:00,[],None
271,https://github.com/rishabh770/Pipelined-Y86-Processor.git,2022-11-18 08:53:08+00:00,,1,rishabh770/Pipelined-Y86-Processor,567648332,Verilog,Pipelined-Y86-Processor,2408,0,2022-11-18 08:58:45+00:00,[],None
272,https://github.com/497672776/myModule.git,2022-11-23 01:56:41+00:00,,0,497672776/myModule,569513525,Verilog,myModule,3,0,2022-11-23 01:59:18+00:00,[],None
273,https://github.com/whutddk/Rift2Fake_sky130_resubmission.git,2022-11-21 13:28:29+00:00,,0,whutddk/Rift2Fake_sky130_resubmission,568818680,Verilog,Rift2Fake_sky130_resubmission,93402,0,2022-12-19 01:09:19+00:00,[],https://api.github.com/licenses/apache-2.0
274,https://github.com/JohnnySusp/cpu-mips32.git,2022-11-22 21:29:04+00:00,,0,JohnnySusp/cpu-mips32,569452710,Verilog,cpu-mips32,715,0,2022-11-22 21:51:52+00:00,[],None
275,https://github.com/abhishekvarma827/Verilog.git,2022-11-15 17:12:33+00:00,,0,abhishekvarma827/Verilog,566437827,Verilog,Verilog,107,0,2024-02-05 21:53:29+00:00,[],None
276,https://github.com/harry878710/Connected-component_Labeling_CVSDproject.git,2022-11-25 10:20:57+00:00,,0,harry878710/Connected-component_Labeling_CVSDproject,570492588,Verilog,Connected-component_Labeling_CVSDproject,2163,0,2024-04-06 13:47:30+00:00,[],None
277,https://github.com/Perumaltuty/Assignment-2.git,2022-11-09 06:03:58+00:00,,0,Perumaltuty/Assignment-2,563692863,Verilog,Assignment-2,41,0,2022-11-09 06:08:00+00:00,[],None
278,https://github.com/vele-mrs/fpga-tutorial-2a.git,2022-11-19 02:38:44+00:00,,0,vele-mrs/fpga-tutorial-2a,567963642,Verilog,fpga-tutorial-2a,1,0,2022-11-19 02:41:21+00:00,[],None
279,https://github.com/vele-mrs/fpga-tutorial-4a.git,2022-11-19 02:46:19+00:00,,0,vele-mrs/fpga-tutorial-4a,567965000,Verilog,fpga-tutorial-4a,1,0,2022-11-19 02:46:34+00:00,[],None
280,https://github.com/aswaniar/test1.git,2022-11-18 05:19:27+00:00,,0,aswaniar/test1,567586091,Verilog,test1,2254,0,2022-11-18 05:19:42+00:00,[],https://api.github.com/licenses/apache-2.0
281,https://github.com/mihajlohadzic/vezba_git.git,2022-11-19 15:18:55+00:00,,0,mihajlohadzic/vezba_git,568139083,Verilog,vezba_git,24080,0,2022-11-29 08:09:13+00:00,[],None
282,https://github.com/LuisVC02/RISC_V_Pipeline.git,2022-11-22 02:50:37+00:00,,0,LuisVC02/RISC_V_Pipeline,569076067,Verilog,RISC_V_Pipeline,28,0,2022-11-22 05:38:23+00:00,[],None
283,https://github.com/erkmenx/Digital-System-Design-Applications.git,2022-11-21 19:37:50+00:00,,0,erkmenx/Digital-System-Design-Applications,568962928,Verilog,Digital-System-Design-Applications,16588,0,2022-11-21 19:55:31+00:00,[],None
284,https://github.com/Boulder1999/Lab08-Series-Processing-.git,2022-11-22 09:24:28+00:00,,0,Boulder1999/Lab08-Series-Processing-,569188793,Verilog,Lab08-Series-Processing-,1089,0,2022-11-22 16:44:11+00:00,[],None
285,https://github.com/suoglu/FPAM.git,2022-11-21 22:35:32+00:00,Combinational adder and multiplier modules for IEEE 754 single-precision and double-precision floating point format.,0,suoglu/FPAM,569015733,Verilog,FPAM,28,0,2022-12-01 23:05:58+00:00,"['adder', 'binary32', 'binary64', 'floating-point', 'fpga', 'multiplier']",
286,https://github.com/C109112189/c109112189.git,2022-11-09 08:54:05+00:00,,0,C109112189/c109112189,563748735,Verilog,c109112189,16745,0,2022-11-09 09:01:16+00:00,[],None
287,https://github.com/whutddk/mpwData.git,2022-11-23 12:32:47+00:00,This is a repo storing the files in each MPW,0,whutddk/mpwData,569703900,Verilog,mpwData,2633,0,2022-11-23 12:34:17+00:00,[],https://api.github.com/licenses/apache-2.0
288,https://github.com/Btremaine/teac-hemt-fpga-code.git,2022-11-23 16:44:08+00:00,,0,Btremaine/teac-hemt-fpga-code,569803894,Verilog,teac-hemt-fpga-code,2392,0,2022-11-23 23:04:36+00:00,[],None
289,https://github.com/Sharon131/PSSW_laboratory.git,2022-11-11 11:10:46+00:00,PSSW laboratory,0,Sharon131/PSSW_laboratory,564730024,Verilog,PSSW_laboratory,8,0,2022-11-11 11:17:07+00:00,[],None
290,https://github.com/yeebenja/Traffic_Light.git,2022-11-10 21:28:15+00:00,,0,yeebenja/Traffic_Light,564504008,Verilog,Traffic_Light,19,0,2022-11-10 21:28:57+00:00,[],None
291,https://github.com/ThGkasios/caravel_test.git,2022-11-11 18:21:42+00:00,,0,ThGkasios/caravel_test,564883898,Verilog,caravel_test,2312,0,2022-11-11 18:21:58+00:00,[],https://api.github.com/licenses/apache-2.0
292,https://github.com/SanmatiM/MCU.git,2022-11-11 19:42:32+00:00,Microcontroller design using verilog,0,SanmatiM/MCU,564908497,Verilog,MCU,170,0,2023-03-08 06:14:52+00:00,[],None
293,https://github.com/cyberseihis/bnnprint.git,2022-11-17 17:01:43+00:00,,0,cyberseihis/bnnprint,567379415,Verilog,bnnprint,42239,0,2023-05-07 18:09:11+00:00,[],None
294,https://github.com/PranavaM1102/Merge-sort-in-verilog.git,2022-11-17 05:27:21+00:00,,0,PranavaM1102/Merge-sort-in-verilog,567119386,Verilog,Merge-sort-in-verilog,457,0,2022-11-17 05:31:43+00:00,[],None
295,https://github.com/cdm233/Verilog-Stuff.git,2022-11-15 20:51:58+00:00,,0,cdm233/Verilog-Stuff,566516137,Verilog,Verilog-Stuff,47964,0,2022-11-15 20:54:03+00:00,[],None
296,https://github.com/Aayushikumarii/DSD-Lab.git,2022-11-21 03:22:37+00:00,,0,Aayushikumarii/DSD-Lab,568619481,Verilog,DSD-Lab,98,0,2022-11-21 03:25:04+00:00,[],None
297,https://github.com/saranyaiiitm/caravel_project_user.git,2022-11-21 10:13:23+00:00,,0,saranyaiiitm/caravel_project_user,568743126,Verilog,caravel_project_user,2213,0,2022-11-21 10:13:37+00:00,[],https://api.github.com/licenses/apache-2.0
298,https://github.com/LStrying/nvdla_notes.git,2022-11-21 17:26:08+00:00,It's a repository to record  my nvdla learning journey.,0,LStrying/nvdla_notes,568916442,Verilog,nvdla_notes,271231,0,2023-05-21 14:59:18+00:00,[],https://api.github.com/licenses/mit
299,https://github.com/evd18i021/dht16tm.git,2022-11-12 05:22:49+00:00,,0,evd18i021/dht16tm,565027919,Verilog,dht16tm,3473,0,2022-11-12 05:33:30+00:00,[],https://api.github.com/licenses/apache-2.0
300,https://github.com/Listener4031/CPU2022.git,2022-11-12 04:44:22+00:00,,0,Listener4031/CPU2022,565020326,Verilog,CPU2022,2731,0,2022-11-16 12:07:38+00:00,[],None
301,https://github.com/ECEahnbin/ECE_exp11.git,2022-11-12 05:19:59+00:00,서울시립대 전전설2,0,ECEahnbin/ECE_exp11,565027258,Verilog,ECE_exp11,3,0,2022-11-12 07:50:37+00:00,[],None
302,https://github.com/lou296A/Digital-design.git,2022-11-15 23:49:13+00:00,dfd,0,lou296A/Digital-design,566562645,Verilog,Digital-design,39062,0,2022-11-16 18:49:33+00:00,[],None
303,https://github.com/CyanW0202/ECE3300-L.git,2022-11-15 23:14:38+00:00,ECE 3300&L - Digital Circuit Design Verilog,0,CyanW0202/ECE3300-L,566554899,,ECE3300-L,6,0,2022-11-15 21:15:04+00:00,[],None
304,https://github.com/HuseyinEmreAksoy/MiniRiscVProcessor.git,2022-11-15 18:39:27+00:00,,0,HuseyinEmreAksoy/MiniRiscVProcessor,566471124,Verilog,MiniRiscVProcessor,2,0,2022-11-15 18:40:27+00:00,[],None
305,https://github.com/chirpdx/fpv_mesi_isc.git,2022-11-12 23:33:16+00:00,,0,chirpdx/fpv_mesi_isc,565293464,Verilog,fpv_mesi_isc,11392,0,2022-12-21 19:41:39+00:00,[],None
306,https://github.com/itsdarshankumar/memory-project.git,2022-11-13 17:50:33+00:00,,3,itsdarshankumar/memory-project,565532349,Verilog,memory-project,289,0,2022-11-13 17:54:04+00:00,[],None
307,https://github.com/HimanshuPandey09/ParameterizedCarryIncrementAdder.git,2022-11-10 03:36:36+00:00,Parameterized Verilog implementation of Carry Increment Adder,0,HimanshuPandey09/ParameterizedCarryIncrementAdder,564129293,Verilog,ParameterizedCarryIncrementAdder,1,0,2022-11-10 03:37:51+00:00,[],None
308,https://github.com/sumanthnimmakayala/16-bit-Ladner-Fischer-Adder-IC-Design.git,2022-11-14 10:51:36+00:00,,0,sumanthnimmakayala/16-bit-Ladner-Fischer-Adder-IC-Design,565797431,Verilog,16-bit-Ladner-Fischer-Adder-IC-Design,3497,0,2022-11-16 13:42:16+00:00,[],https://api.github.com/licenses/apache-2.0
309,https://github.com/Abhay-N-J/4_bit_reg_op.git,2022-11-14 15:37:51+00:00,,1,Abhay-N-J/4_bit_reg_op,565914857,Verilog,4_bit_reg_op,2,0,2022-11-14 15:38:39+00:00,[],None
310,https://github.com/alowery05/alowery_copy_from_template.git,2022-11-13 23:34:41+00:00,,0,alowery05/alowery_copy_from_template,565611842,Verilog,alowery_copy_from_template,2314,0,2022-11-13 23:34:55+00:00,[],https://api.github.com/licenses/apache-2.0
311,https://github.com/paxcentauri/dsd-spin.git,2022-11-14 22:21:40+00:00,DSD Labs - Coursework,0,paxcentauri/dsd-spin,566062877,Verilog,dsd-spin,19,0,2022-11-14 22:49:39+00:00,[],None
312,https://github.com/DJYounkin/Processor.git,2022-11-14 22:21:47+00:00,HDL--Verilog MIPS Processor,0,DJYounkin/Processor,566062909,Verilog,Processor,3,0,2022-11-14 22:23:54+00:00,[],None
313,https://github.com/EthChil/big_crete_tetris.git,2022-11-15 07:00:19+00:00,hardware based version of Tetris targeting OpenMPW,0,EthChil/big_crete_tetris,566198779,Verilog,big_crete_tetris,2311,0,2022-11-15 07:00:32+00:00,[],https://api.github.com/licenses/apache-2.0
314,https://github.com/Shakil-RU/Verilog_HDL.git,2022-11-16 19:13:57+00:00,"""Verilog_HDL"" repository contains hardware description language (HDL) code written in Verilog for various digital logic and electronic designs.""",0,Shakil-RU/Verilog_HDL,566956331,Verilog,Verilog_HDL,90,0,2023-08-29 20:28:10+00:00,"['adder', 'adder-subtractor', 'comparator', 'counter', 'encoder-decoder', 'flipflop', 'multiplexer', 'basic-gates']",None
315,https://github.com/BakrN/RenderingEngine.git,2022-11-16 14:15:48+00:00,,0,BakrN/RenderingEngine,566833110,Verilog,RenderingEngine,529,0,2022-11-16 14:17:33+00:00,[],None
316,https://github.com/r-lewellyn/hvcc-proj.git,2022-11-16 13:53:42+00:00,,0,r-lewellyn/hvcc-proj,566823670,Verilog,hvcc-proj,2289,0,2022-11-16 13:53:59+00:00,[],https://api.github.com/licenses/apache-2.0
317,https://github.com/darcy-anderson/RISC-V_Processor.git,2022-11-17 19:51:37+00:00,ECE-GY 6463 Advanced Hardware Design Fall 2022 - NYU-6463-RV32I Processor Design Project,0,darcy-anderson/RISC-V_Processor,567440106,Verilog,RISC-V_Processor,17370,0,2022-12-21 19:04:55+00:00,[],None
318,https://github.com/mjc284/mjc284_fpga_communication.git,2022-11-09 09:49:27+00:00,"Personal electronic project to create SPI, I2C, and UART drivers on the fpga.",0,mjc284/mjc284_fpga_communication,563769473,Verilog,mjc284_fpga_communication,792,0,2022-11-11 02:10:14+00:00,[],None
319,https://github.com/PranavaM1102/Systolic-array-Multilier-using_VHDL.git,2022-11-08 08:51:07+00:00,Systolic array multilier,0,PranavaM1102/Systolic-array-Multilier-using_VHDL,563264002,Verilog,Systolic-array-Multilier-using_VHDL,7,0,2022-11-08 08:55:36+00:00,[],None
320,https://github.com/Power-tile/fpga-minesweeper.git,2022-11-09 03:06:19+00:00,Minesweeper on FPGA @ CS 233 Honors @ UIUC,0,Power-tile/fpga-minesweeper,563647698,Verilog,fpga-minesweeper,166,0,2022-12-08 10:57:33+00:00,[],None
321,https://github.com/Tekdoc15/ECE287_project.git,2022-11-09 15:30:07+00:00,Group project for ECE287 Fall 2022,0,Tekdoc15/ECE287_project,563906461,Verilog,ECE287_project,216,0,2022-11-11 17:57:16+00:00,[],None
322,https://github.com/peitsan/fpga2022.git,2022-11-08 00:35:01+00:00,To store my FPGA homewor，,0,peitsan/fpga2022,563124890,Verilog,fpga2022,40931,0,2022-11-08 07:10:25+00:00,[],None
323,https://github.com/ldu0893/FPGAAudio.git,2022-11-08 03:02:31+00:00,Two octave digital piano synthesizer with keyboard input and preprogrammed songs. Play some tunes!🎶🎹🎵,0,ldu0893/FPGAAudio,563161641,Verilog,FPGAAudio,3209,0,2022-12-11 05:41:44+00:00,[],None
324,https://github.com/jotagenazar/Elevador-FPGA.git,2022-11-08 19:17:44+00:00,,0,jotagenazar/Elevador-FPGA,563514530,Verilog,Elevador-FPGA,14171,0,2022-11-17 18:04:02+00:00,[],None
325,https://github.com/Muneeb2002/Hardware-Accelerator.git,2022-11-09 08:54:55+00:00,,0,Muneeb2002/Hardware-Accelerator,563749040,Verilog,Hardware-Accelerator,24573,0,2022-11-16 14:40:24+00:00,[],None
326,https://github.com/maxshii/FPGA-Calculator.git,2022-11-22 04:57:39+00:00,Calculator that is controlled by IR remote and switches on BASYS3 board,0,maxshii/FPGA-Calculator,569106217,Verilog,FPGA-Calculator,6,0,2022-11-22 05:03:38+00:00,[],None
327,https://github.com/anonymized-hierarchical-verification/DAC23_Hierarchical.git,2022-11-20 22:17:24+00:00,Hierarchical Verification using Sound Abstractions,0,anonymized-hierarchical-verification/DAC23_Hierarchical,568557891,Verilog,DAC23_Hierarchical,1877,0,2022-11-20 22:17:49+00:00,[],https://api.github.com/licenses/mit
328,https://github.com/Baungarten-CINVESTAV/Caravel_4_ALU.git,2022-11-22 20:07:47+00:00,,0,Baungarten-CINVESTAV/Caravel_4_ALU,569429695,Verilog,Caravel_4_ALU,2216,0,2022-11-22 20:08:04+00:00,[],https://api.github.com/licenses/apache-2.0
329,https://github.com/Mateo2141/Frogger_ganador.git,2022-11-19 22:13:23+00:00,,0,Mateo2141/Frogger_ganador,568240571,Verilog,Frogger_ganador,36534,0,2022-11-19 22:18:31+00:00,[],None
330,https://github.com/chaoqun-liang/csi2cpi.git,2022-11-16 15:25:23+00:00,,0,chaoqun-liang/csi2cpi,566865108,Verilog,csi2cpi,9335,0,2022-11-27 21:28:29+00:00,[],None
331,https://github.com/Perinze/eda.git,2022-11-17 05:45:49+00:00,,0,Perinze/eda,567124122,Verilog,eda,61,0,2022-11-17 05:46:03+00:00,[],None
332,https://github.com/mole99/caravel_wfg_sky130.git,2022-11-23 15:30:23+00:00,  Digital Waveform Generator with SKY130 PDK ,0,mole99/caravel_wfg_sky130,569774995,Verilog,caravel_wfg_sky130,116132,0,2022-11-23 15:47:15+00:00,[],https://api.github.com/licenses/apache-2.0
333,https://github.com/mattvenn/gf180-vga-clock.git,2022-11-23 09:40:33+00:00,,1,mattvenn/gf180-vga-clock,569641277,Verilog,gf180-vga-clock,62767,0,2022-11-23 09:42:48+00:00,[],https://api.github.com/licenses/apache-2.0
334,https://github.com/hieupham1206/Memory-Verilog.git,2022-11-17 16:18:16+00:00,,0,hieupham1206/Memory-Verilog,567361670,Verilog,Memory-Verilog,0,0,2022-11-17 16:38:54+00:00,[],None
335,https://github.com/PuttaSravankumarReddy/Matrix-Inverter.git,2022-11-17 17:57:17+00:00,,0,PuttaSravankumarReddy/Matrix-Inverter,567400898,Verilog,Matrix-Inverter,9,0,2022-11-18 08:16:42+00:00,[],None
336,https://github.com/proppy/tiny_user_project_siren.git,2022-11-19 13:15:14+00:00,,0,proppy/tiny_user_project_siren,568103398,Verilog,tiny_user_project_siren,1863,0,2022-11-19 13:15:29+00:00,[],https://api.github.com/licenses/apache-2.0
337,https://github.com/tanishqAnand/Tomasulo-Algorithm.git,2022-11-25 19:27:25+00:00,Implementation of Tomasulo Algorithm in Verilog HDL. This was a minor project of the course Advanced Computer Architecture in IIT Roorkee.,0,tanishqAnand/Tomasulo-Algorithm,570671889,Verilog,Tomasulo-Algorithm,6,0,2022-11-25 19:27:53+00:00,[],None
338,https://github.com/IDSLab-KU/ACA_systolic_cycle_scheduler.git,2022-11-24 20:33:31+00:00,ACA_systolic_cycle_scheduler,0,IDSLab-KU/ACA_systolic_cycle_scheduler,570297091,Verilog,ACA_systolic_cycle_scheduler,157,0,2022-12-06 12:38:29+00:00,[],None
339,https://github.com/upplysning/gf180-demo1.git,2022-11-25 15:09:31+00:00,,0,upplysning/gf180-demo1,570593900,Verilog,gf180-demo1,57666,0,2022-11-25 15:16:30+00:00,[],https://api.github.com/licenses/apache-2.0
340,https://github.com/Kaushik-Ravibaskar/EE2003-Experiments.git,2022-11-22 12:27:14+00:00,This repository contains hands-on experiments done for the course EE2003 (Computer Organisation),0,Kaushik-Ravibaskar/EE2003-Experiments,569254738,Verilog,EE2003-Experiments,8,0,2022-11-22 13:30:24+00:00,[],None
341,https://github.com/ShahdElmahallawy/CPU.git,2022-11-25 01:47:43+00:00,An implementation of a CPU in Verilog that supports all 40 RV32IMC instructions.,0,ShahdElmahallawy/CPU,570359303,Verilog,CPU,22,0,2022-11-25 01:51:05+00:00,[],None
342,https://github.com/nguyenvietthi/digital_design_ip.git,2022-11-08 01:34:23+00:00,,0,nguyenvietthi/digital_design_ip,563138945,Verilog,digital_design_ip,6714,0,2023-02-23 02:39:59+00:00,[],None
343,https://github.com/YAHUAA/FPGA_Trace.git,2022-11-13 04:37:24+00:00,小白拖延了很久的FPGA项目,0,YAHUAA/FPGA_Trace,565342377,Verilog,FPGA_Trace,60,0,2022-11-13 04:38:39+00:00,[],None
344,https://github.com/YoshizawaShogo/riscv32i_piplined_cpu_verilog.git,2022-11-13 09:23:15+00:00,"riscv32i(system_call, csr無し)のパイプラインCPUをVerilogで実装",0,YoshizawaShogo/riscv32i_piplined_cpu_verilog,565397506,Verilog,riscv32i_piplined_cpu_verilog,390,0,2022-11-13 09:28:15+00:00,[],https://api.github.com/licenses/bsd-2-clause
345,https://github.com/Suriya2882002/Assignment-2.git,2022-11-08 08:29:22+00:00,,1,Suriya2882002/Assignment-2,563255750,Verilog,Assignment-2,25,0,2022-11-08 08:49:21+00:00,[],None
346,https://github.com/jar/tt02_freespeech.git,2022-11-13 23:09:47+00:00,,0,jar/tt02_freespeech,565607431,Verilog,tt02_freespeech,2777,0,2022-12-01 06:35:55+00:00,[],https://api.github.com/licenses/apache-2.0
347,https://github.com/FaresGitProjects/8-bit-Verilog-Processor.git,2022-11-13 23:20:51+00:00,,0,FaresGitProjects/8-bit-Verilog-Processor,565609443,Verilog,8-bit-Verilog-Processor,4,0,2023-06-07 18:29:26+00:00,[],None
348,https://github.com/anmicius0/digital-system-lab.git,2022-11-22 06:48:38+00:00,,0,anmicius0/digital-system-lab,569136379,Verilog,digital-system-lab,6,0,2022-11-22 06:51:21+00:00,[],None
349,https://github.com/IsrakAhmed/Digital_System_Design.git,2022-11-21 19:48:10+00:00,,0,IsrakAhmed/Digital_System_Design,568966314,Verilog,Digital_System_Design,2,0,2022-11-23 05:40:38+00:00,[],None
350,https://github.com/nikolyanikolya/MIPS-processor.git,2022-11-21 05:59:15+00:00,Processor with MIPS-assembler and all instructions cycle support,0,nikolyanikolya/MIPS-processor,568657218,Verilog,MIPS-processor,7,0,2022-11-21 06:07:45+00:00,[],None
351,https://github.com/Pranav5401/EE2003_Single_Cycle_CPU.git,2022-11-10 14:04:56+00:00,Implementation of Single Cycle CPU in verilog,0,Pranav5401/EE2003_Single_Cycle_CPU,564339916,Verilog,EE2003_Single_Cycle_CPU,29,0,2022-11-10 14:06:25+00:00,[],None
352,https://github.com/A7med3id10/UART_RX.git,2022-11-10 16:44:04+00:00,UART RX Implementation using Verilog,0,A7med3id10/UART_RX,564406501,Verilog,UART_RX,18,0,2022-11-10 16:58:45+00:00,[],None
353,https://github.com/Grant-Liu-2001/fpga-compare.git,2022-11-11 09:21:41+00:00,FPGA code to arrange the number,0,Grant-Liu-2001/fpga-compare,564693298,Verilog,fpga-compare,8,0,2022-11-11 09:23:03+00:00,[],None
354,https://github.com/xc720/Synthesisable-MIPS-Compatible-CPU.git,2022-11-08 21:21:51+00:00,,0,xc720/Synthesisable-MIPS-Compatible-CPU,563555557,Verilog,Synthesisable-MIPS-Compatible-CPU,1301,0,2022-11-08 21:22:27+00:00,[],None
355,https://github.com/TimofeyAlexandrov/riscv1.git,2022-11-18 18:17:15+00:00,,0,TimofeyAlexandrov/riscv1,567848753,Verilog,riscv1,8,0,2022-11-18 18:19:20+00:00,[],None
356,https://github.com/ben-j-parry/P3-Project.git,2022-11-18 14:37:17+00:00,,0,ben-j-parry/P3-Project,567770568,Verilog,P3-Project,4354,0,2023-09-29 15:25:02+00:00,[],None
357,https://github.com/Bun-chan/verilog_correct_errors.git,2022-11-19 03:37:03+00:00,Correct the errors in a 4 bit mux.,0,Bun-chan/verilog_correct_errors,567974267,Verilog,verilog_correct_errors,200,0,2022-11-19 03:37:49+00:00,[],None
358,https://github.com/XuanHong2000/Counter_8bit.git,2022-11-11 00:36:27+00:00,,0,XuanHong2000/Counter_8bit,564551162,Verilog,Counter_8bit,2,0,2022-11-11 00:37:23+00:00,[],None
359,https://github.com/noweternal/Synchronous-color-light-atmosphere-lamp.git,2022-11-09 12:14:39+00:00,,0,noweternal/Synchronous-color-light-atmosphere-lamp,563822900,Verilog,Synchronous-color-light-atmosphere-lamp,10325,0,2022-11-09 13:13:25+00:00,[],None
360,https://github.com/humilimo/fpga_remote_calculator.git,2022-11-09 18:13:10+00:00,,0,humilimo/fpga_remote_calculator,563973192,Verilog,fpga_remote_calculator,16012,0,2023-09-18 12:50:58+00:00,[],None
361,https://github.com/abdelazizSalah/RISC-HARVARD-PROCESSOR.git,2022-11-15 14:49:02+00:00,This is a RISC-like implementation for a 5-stages pipelined processor implemented with Verilog which follows Harvard architecture with 2 separated memories one for the data and the other for the instructions.,0,abdelazizSalah/RISC-HARVARD-PROCESSOR,566377574,Verilog,RISC-HARVARD-PROCESSOR,975,0,2023-04-08 22:05:14+00:00,"['computer', 'computer-architecture', 'verilog', 'vlsi']",https://api.github.com/licenses/mit
362,https://github.com/CoderEx24/alu.git,2022-11-16 06:42:09+00:00,An attempt to implement a simple ALU in verilog,0,CoderEx24/alu,566666542,Verilog,alu,5,0,2022-11-16 06:42:27+00:00,[],None
363,https://github.com/ChisonChee/aes-128bit.git,2022-11-16 07:46:26+00:00,AES-128bits Encryption baseline algorithm based on Federal Information Processing Standards Publications (FIPS PUBS) issued by NIST,0,ChisonChee/aes-128bit,566686055,Verilog,aes-128bit,7,0,2022-11-16 08:10:52+00:00,[],None
364,https://github.com/AliMuhammadAsad/Snake_Game_Vivado.git,2022-11-16 20:26:52+00:00,Snake Game on Vivado HDL and VGA Output through Basys3,0,AliMuhammadAsad/Snake_Game_Vivado,566981265,Verilog,Snake_Game_Vivado,14,0,2022-11-16 20:28:37+00:00,[],None
365,https://github.com/MahdeSouqi/UART_protocol.git,2022-11-15 12:38:11+00:00,,0,MahdeSouqi/UART_protocol,566322319,Verilog,UART_protocol,100,0,2022-11-15 12:38:58+00:00,[],None
366,https://github.com/shouvik94/processor-verilog-code.git,2022-11-16 06:20:00+00:00,,1,shouvik94/processor-verilog-code,566660142,Verilog,processor-verilog-code,13,0,2022-11-16 06:20:26+00:00,[],None
367,https://github.com/tanishqAnand/Single-Level-Cache-Controller.git,2022-11-25 19:22:46+00:00,Single Level Cache Controller in Verilog HDL. This was a minor project of the course Advanced Computer Architecture in IIT Roorkee.,0,tanishqAnand/Single-Level-Cache-Controller,570670729,Verilog,Single-Level-Cache-Controller,161,0,2022-11-25 19:23:30+00:00,[],None
368,https://github.com/CaptainBlast096/Digital-Logic-Design.git,2022-11-15 22:24:11+00:00,,1,CaptainBlast096/Digital-Logic-Design,566542331,Verilog,Digital-Logic-Design,14,0,2023-12-19 16:55:44+00:00,[],None
369,https://github.com/oa07610/The-Bit-Blocks.git,2022-11-20 21:03:54+00:00,,3,oa07610/The-Bit-Blocks,568542286,Verilog,The-Bit-Blocks,18,0,2022-12-14 02:42:38+00:00,[],None
370,https://github.com/Quarteto-Fantastico-SD1/Genius.git,2022-11-22 18:38:59+00:00,"Recreation of the Genius game, from the 80's, in verilog",0,Quarteto-Fantastico-SD1/Genius,569401344,Verilog,Genius,21,0,2022-11-29 14:56:45+00:00,[],None
371,https://github.com/honzapatCZ/GFMPW.git,2022-11-24 16:02:29+00:00,,0,honzapatCZ/GFMPW,570219410,Verilog,GFMPW,2218,0,2022-11-24 16:02:47+00:00,[],https://api.github.com/licenses/apache-2.0
372,https://github.com/MontMor4/projetoSnooping.git,2022-11-25 00:18:46+00:00,,0,MontMor4/projetoSnooping,570342482,Verilog,projetoSnooping,411,0,2022-11-25 00:31:30+00:00,[],None
373,https://github.com/majidfarhadi78/Soft-Core-Implementation-of-MIPS-Architecture-on-FPGA.git,2022-11-13 16:06:16+00:00,,0,majidfarhadi78/Soft-Core-Implementation-of-MIPS-Architecture-on-FPGA,565503143,Verilog,Soft-Core-Implementation-of-MIPS-Architecture-on-FPGA,8,0,2022-11-13 16:13:22+00:00,[],None
374,https://github.com/Bun-chan/Verilog4BitAdder.git,2022-11-21 22:19:25+00:00,A 4 bit adder in Verilog. Without using modules.,0,Bun-chan/Verilog4BitAdder,569011524,Verilog,Verilog4BitAdder,265,0,2022-11-21 22:20:39+00:00,[],None
375,https://github.com/YEYISHENG/musicplayer_1.git,2022-11-21 09:19:07+00:00,,0,YEYISHENG/musicplayer_1,568721966,Verilog,musicplayer_1,21447,0,2022-11-21 10:12:38+00:00,[],None
376,https://github.com/Snehadeep-Gayen/Simple_CPU_2310_Final.git,2022-11-21 12:25:54+00:00,Combinational CPU design using Verilog,0,Snehadeep-Gayen/Simple_CPU_2310_Final,568793417,Verilog,Simple_CPU_2310_Final,698,0,2023-03-04 13:31:41+00:00,[],None
377,https://github.com/yienishaa/EECS2021.git,2022-11-21 07:13:44+00:00,,0,yienishaa/EECS2021,568678724,Verilog,EECS2021,7423,0,2023-01-31 21:03:26+00:00,[],None
378,https://github.com/20521435/CE213.git,2022-11-21 11:57:34+00:00,,0,20521435/CE213,568782506,Verilog,CE213,112,0,2022-12-05 03:09:40+00:00,[],None
379,https://github.com/Mateo2141/Frogger_001.git,2022-11-22 01:55:10+00:00,,0,Mateo2141/Frogger_001,569062353,Verilog,Frogger_001,7006,0,2022-11-22 02:02:51+00:00,[],None
380,https://github.com/xc720/ARM_CPU.git,2022-11-08 21:30:18+00:00,,0,xc720/ARM_CPU,563558246,Verilog,ARM_CPU,102036,0,2022-11-08 21:33:20+00:00,[],None
381,https://github.com/pavan-kalyan-durga/BCD-Adder-Substractor.git,2022-11-12 11:19:15+00:00,,0,pavan-kalyan-durga/BCD-Adder-Substractor,565108841,Verilog,BCD-Adder-Substractor,3,0,2022-11-12 11:19:56+00:00,[],None
382,https://github.com/4sun1HWDesigner/pbits.git,2022-11-17 06:01:28+00:00,"MAC 연산 결과와, LFSR이 생성한 Random number를 비교하는 작업을 통해 논리 회로의 진리표를 도출할 수 있는 프로젝트입니다.",1,4sun1HWDesigner/pbits,567128213,Verilog,pbits,37,0,2022-11-17 07:08:35+00:00,[],None
383,https://github.com/longxinglx/simple_RISC-V_prosscessor_implementation.git,2022-11-18 04:07:31+00:00,,0,longxinglx/simple_RISC-V_prosscessor_implementation,567569618,Verilog,simple_RISC-V_prosscessor_implementation,179,0,2022-11-18 04:14:17+00:00,[],None
384,https://github.com/OpolinK/Aparatni-Piskoruvachi-Suhanov-Daniil-DK-01.git,2022-11-19 14:19:19+00:00,,0,OpolinK/Aparatni-Piskoruvachi-Suhanov-Daniil-DK-01,568121805,Verilog,Aparatni-Piskoruvachi-Suhanov-Daniil-DK-01,12887,0,2022-11-27 17:15:04+00:00,[],None
385,https://github.com/Nagarjun444/sequence_detector1101.git,2022-11-21 15:26:35+00:00,,0,Nagarjun444/sequence_detector1101,568868553,Verilog,sequence_detector1101,2,0,2022-11-21 15:27:36+00:00,[],None
386,https://github.com/weilong0512/Lab3.git,2022-11-09 15:30:14+00:00,,0,weilong0512/Lab3,563906502,Verilog,Lab3,1236,0,2022-11-12 07:09:15+00:00,[],None
387,https://github.com/mauricio-sj/ENGG56_PROJETO_CIRCUITOS_INTEGRADOS_DIGITAIS.git,2022-11-15 02:50:08+00:00,PROVA_01_MODULE_SENDER_RECEIVER,0,mauricio-sj/ENGG56_PROJETO_CIRCUITOS_INTEGRADOS_DIGITAIS,566130787,Verilog,ENGG56_PROJETO_CIRCUITOS_INTEGRADOS_DIGITAIS,2834,0,2022-11-15 02:51:59+00:00,[],None
388,https://github.com/Averydx/latchsim.git,2022-11-15 17:46:00+00:00,,0,Averydx/latchsim,566451175,Verilog,latchsim,3,0,2022-11-15 17:46:38+00:00,[],None
389,https://github.com/PromisingTotal/Atmosphere_lamp.git,2022-11-08 05:22:50+00:00,using PL22G to make an atmosphere_lamp,0,PromisingTotal/Atmosphere_lamp,563197961,Verilog,Atmosphere_lamp,12510,0,2022-11-09 03:32:38+00:00,[],None
390,https://github.com/kvjk2001/security_sys_using_verilog.git,2022-11-16 18:28:17+00:00,,0,kvjk2001/security_sys_using_verilog,566940507,Verilog,security_sys_using_verilog,8,0,2023-09-04 15:11:52+00:00,[],None
391,https://github.com/TheKalty/ece751.git,2022-11-14 00:00:56+00:00,Approximate FP Multiplier,1,TheKalty/ece751,565616600,Verilog,ece751,1955,0,2022-11-14 00:01:32+00:00,[],None
392,https://github.com/KanishR1/arithmetic_ip.git,2022-11-13 17:42:21+00:00,,0,KanishR1/arithmetic_ip,565530142,Verilog,arithmetic_ip,18,0,2023-08-08 13:10:13+00:00,[],https://api.github.com/licenses/gpl-3.0
393,https://github.com/NishantUdupa/Traffic-Signal-Controller.git,2022-11-08 22:08:07+00:00,Finite state machine circuit that automates light switches for a traffic signal on a  programmable Zybo FPGA board in Verilog programming language ,0,NishantUdupa/Traffic-Signal-Controller,563568643,Verilog,Traffic-Signal-Controller,3,0,2023-12-18 02:47:59+00:00,[],None
394,https://github.com/qwq-y/Wordle.git,2022-11-10 04:15:01+00:00,使用 Verilog 开发的字谜游戏,0,qwq-y/Wordle,564139018,Verilog,Wordle,10,0,2024-02-15 04:18:50+00:00,[],None
395,https://github.com/JerryChen-7/ECE287-final-project.git,2022-11-11 14:27:56+00:00,final project for ECE 287,0,JerryChen-7/ECE287-final-project,564800901,Verilog,ECE287-final-project,23838,0,2023-01-18 13:21:20+00:00,[],None
396,https://github.com/JakeHafele101/FPGA-Intro.git,2022-11-12 01:30:12+00:00,Will drop Verilog code as it is made in here to support future projects,0,JakeHafele101/FPGA-Intro,564984467,Verilog,FPGA-Intro,27810,0,2023-01-31 20:55:24+00:00,[],None
397,https://github.com/erfaniravani/NexusHash.git,2022-11-11 19:08:42+00:00,,0,erfaniravani/NexusHash,564898587,Verilog,NexusHash,440,0,2022-11-11 19:12:43+00:00,[],None
398,https://github.com/mohithkanuru/Cache.git,2022-11-13 18:18:14+00:00,,0,mohithkanuru/Cache,565539902,Verilog,Cache,79,0,2022-11-13 18:20:51+00:00,[],None
399,https://github.com/rad68/gpio.git,2022-11-15 01:00:14+00:00,,0,rad68/gpio,566102403,Verilog,gpio,8,0,2022-11-15 01:04:33+00:00,[],None
400,https://github.com/ZachCopenhaver/Wooyong_Shin_Zach_Copenhaver_ECE287_Project.git,2022-11-14 23:24:39+00:00,,0,ZachCopenhaver/Wooyong_Shin_Zach_Copenhaver_ECE287_Project,566079373,Verilog,Wooyong_Shin_Zach_Copenhaver_ECE287_Project,167881,0,2022-11-16 23:35:37+00:00,[],None
401,https://github.com/hyogyeom/Mini_Motor.git,2022-11-15 04:16:02+00:00,,0,hyogyeom/Mini_Motor,566153162,Verilog,Mini_Motor,11,0,2022-11-15 04:16:27+00:00,[],None
402,https://github.com/NoahGWood/super-enigma.git,2022-11-15 01:20:56+00:00,,0,NoahGWood/super-enigma,566107611,Verilog,super-enigma,2314,0,2022-11-15 01:21:11+00:00,[],https://api.github.com/licenses/apache-2.0
403,https://github.com/Galen-Aakil/LED-Project.git,2022-11-16 05:53:44+00:00,,0,Galen-Aakil/LED-Project,566652544,Verilog,LED-Project,5879,0,2022-11-16 05:55:34+00:00,[],None
404,https://github.com/karthik-0710/Design-and-Simulation-of-4-stage-pipelined-32-bit-floating-point-adder.git,2022-11-16 01:05:19+00:00,The  mini-project  requires  the  student  to  design  an  unpipelined  half-precision floating-point adder and verify using the given test cases. The mini-project further requires the student to design a four-stage pipelined single-precision floating-point adder and verify using the given results. The adder is designed using Synopsys VCS.,0,karthik-0710/Design-and-Simulation-of-4-stage-pipelined-32-bit-floating-point-adder,566579997,Verilog,Design-and-Simulation-of-4-stage-pipelined-32-bit-floating-point-adder,5,0,2022-11-17 04:55:30+00:00,[],None
405,https://github.com/2020251-CPE/Verilog_Activities.git,2022-11-16 07:32:42+00:00,saved work from all of my proffesor's activities,1,2020251-CPE/Verilog_Activities,566681764,Verilog,Verilog_Activities,303,0,2022-11-16 08:26:18+00:00,[],None
406,https://github.com/apahm/lcd_axi_lite.git,2022-11-16 12:39:16+00:00,,0,apahm/lcd_axi_lite,566792912,Verilog,lcd_axi_lite,8,0,2022-11-16 12:39:38+00:00,[],None
407,https://github.com/Adarsh-Adhu/ACA-Assignments.git,2022-11-16 14:23:07+00:00,,0,Adarsh-Adhu/ACA-Assignments,566836578,Verilog,ACA-Assignments,19,0,2022-11-25 13:07:02+00:00,[],None
408,https://github.com/ayesha-sarma/practise.git,2022-11-18 20:10:46+00:00,,0,ayesha-sarma/practise,567882344,Verilog,practise,22701,0,2022-11-18 20:11:47+00:00,[],None
409,https://github.com/resposito2686/HDL_Projects.git,2022-11-17 02:22:06+00:00,Projects I've done in Verilog,0,resposito2686/HDL_Projects,567073565,Verilog,HDL_Projects,14,0,2022-11-17 02:25:10+00:00,[],None
410,https://github.com/fabiorx1/mips.git,2022-11-17 13:50:23+00:00,MIPS - O Processador Elementar,0,fabiorx1/mips,567297281,Verilog,mips,49,0,2023-08-31 11:17:57+00:00,[],https://api.github.com/licenses/gpl-3.0
411,https://github.com/secworks/gimli.git,2022-11-17 07:16:57+00:00,Hardware implememtation of the Gimli cryptographic primitive,1,secworks/gimli,567151993,Verilog,gimli,32,0,2022-11-18 13:28:41+00:00,[],https://api.github.com/licenses/mit
412,https://github.com/Grant-Liu-2001/5-stage-pipeline-cpu.git,2022-11-24 13:09:43+00:00,FPGA code of 5-stage-pipeline-cpu,0,Grant-Liu-2001/5-stage-pipeline-cpu,570154415,Verilog,5-stage-pipeline-cpu,2568,0,2022-11-24 13:13:02+00:00,[],None
413,https://github.com/woseneshetu/caravel_wek_project.git,2022-11-23 03:34:26+00:00,,0,woseneshetu/caravel_wek_project,569536708,Verilog,caravel_wek_project,2216,0,2022-11-23 03:34:39+00:00,[],https://api.github.com/licenses/apache-2.0
414,https://github.com/DebarunDe/FlappyBird.git,2022-11-08 20:42:29+00:00,,0,DebarunDe/FlappyBird,563543041,Verilog,FlappyBird,11836,0,2022-11-08 20:47:44+00:00,[],None
415,https://github.com/slimzwq/ZY_RISCV.git,2022-11-09 11:20:20+00:00,,0,slimzwq/ZY_RISCV,563802731,Verilog,ZY_RISCV,62,0,2022-11-09 11:25:20+00:00,[],None
416,https://github.com/heinriche8/CodingProjects.git,2022-11-09 18:00:09+00:00,Personal/School projects for my resume,0,heinriche8/CodingProjects,563968234,Verilog,CodingProjects,86115,0,2022-11-09 18:15:40+00:00,[],None
417,https://github.com/Rufaida-Kassem/RISC-Processor.git,2022-11-09 14:40:56+00:00,Five-stages pipeline processor using verilog,2,Rufaida-Kassem/RISC-Processor,563884432,Verilog,RISC-Processor,1592,0,2023-01-05 23:30:12+00:00,[],https://api.github.com/licenses/mit
418,https://github.com/giver-kdk/Verilog.git,2022-11-09 08:49:05+00:00,Verilog Code,0,giver-kdk/Verilog,563746902,Verilog,Verilog,12,0,2022-11-09 09:14:55+00:00,[],None
419,https://github.com/Nalinaa/Sequential_Crt_asgn.git,2022-11-09 15:50:57+00:00,,0,Nalinaa/Sequential_Crt_asgn,563915506,Verilog,Sequential_Crt_asgn,41,0,2022-11-09 15:54:52+00:00,[],None
420,https://github.com/RakkiiCB/cs3650-project1.git,2022-11-08 19:59:22+00:00,CS3650 Project 1,0,RakkiiCB/cs3650-project1,563528989,Verilog,cs3650-project1,3491,0,2022-12-05 02:07:55+00:00,[],None
421,https://github.com/hare-care/ECE-361-Computer-Architecture.git,2022-11-11 04:48:12+00:00,,0,hare-care/ECE-361-Computer-Architecture,564613008,Verilog,ECE-361-Computer-Architecture,18,0,2022-11-11 04:50:07+00:00,[],None
422,https://github.com/lakhwinder1128/mem_design.git,2022-11-08 11:33:15+00:00,,0,lakhwinder1128/mem_design,563324703,Verilog,mem_design,1,0,2023-01-17 13:16:46+00:00,[],None
423,https://github.com/usmank11/PWM-LED.git,2022-11-10 04:12:45+00:00,Verilog PWM LED example,0,usmank11/PWM-LED,564138392,Verilog,PWM-LED,713,0,2022-11-11 01:26:35+00:00,[],None
424,https://github.com/fritzbauer/litex_instance.git,2022-11-18 16:38:59+00:00,Minimal project how to include a litex SoC in an amaranth project,0,fritzbauer/litex_instance,567815551,Verilog,litex_instance,177,0,2022-11-18 16:40:43+00:00,[],None
425,https://github.com/gcardi/ToySemaphore.git,2022-11-17 11:31:00+00:00,A simple discrete logic toy semaphore (without microcontroller),0,gcardi/ToySemaphore,567242437,Verilog,ToySemaphore,613,0,2022-11-17 11:47:11+00:00,"['4000', 'discrete-logic', 'electronics']",https://api.github.com/licenses/mit
426,https://github.com/ujwalnk/VerilogBasics.git,2022-11-18 06:35:47+00:00,Verilog Code for basic Operations,0,ujwalnk/VerilogBasics,567605892,Verilog,VerilogBasics,26,0,2022-11-18 07:04:52+00:00,"['verilog', 'vivado', 'xilinx-fpga']",https://api.github.com/licenses/mit
427,https://github.com/SpenceJohnstonProjects/Verilog_UART_receiver.git,2022-11-21 21:15:02+00:00,UART receiver module built with Verilog HDL. Built for the DE1-SoC,0,SpenceJohnstonProjects/Verilog_UART_receiver,568993149,Verilog,Verilog_UART_receiver,462,0,2022-11-21 22:09:50+00:00,[],None
428,https://github.com/illusoryw/RiscvCpu.git,2022-11-21 13:01:07+00:00,WHU 计算机系统综合设计 2022,0,illusoryw/RiscvCpu,568807348,Verilog,RiscvCpu,141,0,2023-10-29 08:49:03+00:00,[],https://api.github.com/licenses/gpl-3.0
429,https://github.com/Ribizz007/32-bit-RISC.git,2022-11-10 20:07:14+00:00,project,0,Ribizz007/32-bit-RISC,564479015,Verilog,32-bit-RISC,14,0,2023-11-25 06:37:48+00:00,[],None
430,https://github.com/dhirajahire66/Verilog_Coding.git,2022-11-21 12:20:38+00:00,,0,dhirajahire66/Verilog_Coding,568791357,Verilog,Verilog_Coding,5,0,2024-02-01 16:44:33+00:00,[],None
431,https://github.com/plapacz6/Verilog.git,2022-11-09 18:53:09+00:00,,0,plapacz6/Verilog,563987610,Verilog,Verilog,43,0,2024-03-14 12:14:25+00:00,[],
432,https://github.com/Cyber-E-J/riscv-cache-design.git,2022-11-17 06:24:05+00:00,arch lab 4,0,Cyber-E-J/riscv-cache-design,567135388,Verilog,riscv-cache-design,40,0,2022-11-17 06:26:07+00:00,[],None
433,https://github.com/Ohgram/add.git,2022-11-19 15:55:06+00:00,,0,Ohgram/add,568149525,Verilog,add,21556,0,2022-12-17 04:32:09+00:00,[],None
434,https://github.com/yoadsn/cpu-garage-2022.git,2022-11-19 15:23:14+00:00,Intel CPU Garage codebase,0,yoadsn/cpu-garage-2022,568140331,Verilog,cpu-garage-2022,489,0,2022-11-19 15:27:10+00:00,[],None
435,https://github.com/cornell-ece4750/ece4750-sec12-net.git,2022-11-18 18:33:18+00:00,ECE 4750 Section 12: Networks,3,cornell-ece4750/ece4750-sec12-net,567853955,Verilog,ece4750-sec12-net,1456,0,2022-11-18 18:34:36+00:00,[],None
436,https://github.com/SuperChamp234/eyrc22_SB_2999.git,2022-11-18 10:25:53+00:00,Swacchata Bot Team ID: 2999,0,SuperChamp234/eyrc22_SB_2999,567681175,Verilog,eyrc22_SB_2999,108612,0,2023-06-24 19:23:33+00:00,[],https://api.github.com/licenses/mit
437,https://github.com/rqtrinh/mips_processor.git,2022-11-21 22:26:44+00:00,,0,rqtrinh/mips_processor,569013480,Verilog,mips_processor,1216,0,2022-11-22 04:52:38+00:00,[],None
438,https://github.com/rida-fatima03/PianoTiles.git,2022-11-20 13:47:02+00:00,This game is a customized version of the piano tiles game using only 4 tiles.,0,rida-fatima03/PianoTiles,568423342,Verilog,PianoTiles,1680,0,2022-11-20 13:47:45+00:00,[],None
439,https://github.com/gsrinidhi/Navigation_Project.git,2022-11-10 09:14:52+00:00,,0,gsrinidhi/Navigation_Project,564227572,Verilog,Navigation_Project,5,0,2022-11-10 09:17:03+00:00,[],None
440,https://github.com/Ting-777/Pong_Verilog.git,2022-11-13 13:03:02+00:00,,0,Ting-777/Pong_Verilog,565449894,Verilog,Pong_Verilog,6,0,2022-11-13 13:03:53+00:00,[],None
441,https://github.com/zxdfcv/BUAA_CO_P5.git,2022-11-12 11:41:06+00:00,,0,zxdfcv/BUAA_CO_P5,565114487,Verilog,BUAA_CO_P5,24,0,2023-07-23 12:14:10+00:00,[],None
442,https://github.com/noemiabril/NeoGeo_MiSTer-Arrow_SoCKit.git,2022-11-10 17:25:02+00:00,NeoGeo for MiSTer Arrow SoCKit,0,noemiabril/NeoGeo_MiSTer-Arrow_SoCKit,564422351,Verilog,NeoGeo_MiSTer-Arrow_SoCKit,56628,0,2022-11-10 17:25:16+00:00,[],https://api.github.com/licenses/gpl-2.0
443,https://github.com/iandailis/jtag_example.git,2022-11-12 19:27:11+00:00,,0,iandailis/jtag_example,565243038,Verilog,jtag_example,16,0,2022-11-12 19:29:05+00:00,[],None
444,https://github.com/shaky0907/Proyecto-Taller.git,2022-11-08 02:30:32+00:00,,0,shaky0907/Proyecto-Taller,563153339,Verilog,Proyecto-Taller,267,0,2022-11-08 05:42:34+00:00,[],None
445,https://github.com/eicherbe/Eicherbe-EtchASketch-ECE287.git,2022-11-09 00:53:09+00:00,Etch-A-Sketch project for ECE287 Fall 2022,0,eicherbe/Eicherbe-EtchASketch-ECE287,563609729,Verilog,Eicherbe-EtchASketch-ECE287,7385,0,2022-12-07 05:03:15+00:00,[],None
446,https://github.com/suixintt/xilinx_study.git,2022-11-09 02:01:48+00:00,information about xilinx;include ,0,suixintt/xilinx_study,563630519,Verilog,xilinx_study,7,0,2022-11-09 10:36:13+00:00,[],None
447,https://github.com/lopez-seb/5-Stage-Pipelined-Processor.git,2022-11-23 05:15:01+00:00,"Modules used for implementing a 5 stage pipelined MIPS processor capable of implementing basic R, I, and J type instructions",0,lopez-seb/5-Stage-Pipelined-Processor,569559801,Verilog,5-Stage-Pipelined-Processor,35,0,2022-11-23 05:31:04+00:00,[],None
448,https://github.com/zenmaee/EC311project.git,2022-11-22 05:10:53+00:00,,0,zenmaee/EC311project,569109745,Verilog,EC311project,93,0,2022-11-28 16:36:19+00:00,[],None
449,https://github.com/pratikbhuran/sequence_detector_mealy.git,2022-11-22 11:12:06+00:00,Detect the sequence 11x1 in verilog using mealy FSM.,0,pratikbhuran/sequence_detector_mealy,569227874,Verilog,sequence_detector_mealy,34,0,2022-11-22 11:12:58+00:00,[],None
450,https://github.com/chienthan-cucu/Integrator.git,2022-11-25 21:09:45+00:00,,0,chienthan-cucu/Integrator,570695580,Verilog,Integrator,2340,0,2023-02-26 12:00:29+00:00,[],None
451,https://github.com/cvillanue/FPGA-Prototyping-Verilog-.git,2022-11-25 23:22:24+00:00,Implemented on a Xilinx-based prototyping board and the codes are synthesized by Xilinx ISE software,0,cvillanue/FPGA-Prototyping-Verilog-,570721102,Verilog,FPGA-Prototyping-Verilog-,1,0,2022-11-25 23:26:40+00:00,[],None
452,https://github.com/MohamedAliYounis/ASU_GP22_GF180MCU.git,2022-11-16 07:29:09+00:00,,0,MohamedAliYounis/ASU_GP22_GF180MCU,566680717,Verilog,ASU_GP22_GF180MCU,2289,0,2022-11-16 07:29:26+00:00,[],https://api.github.com/licenses/apache-2.0
453,https://github.com/HoganZinger/COAD-labs-2021-fall-HITSZ.git,2022-11-09 09:01:08+00:00,,0,HoganZinger/COAD-labs-2021-fall-HITSZ,563751458,Verilog,COAD-labs-2021-fall-HITSZ,22162,0,2022-11-09 09:02:53+00:00,[],None
454,https://github.com/RageHyperNOVA/FY-Project-Hardware-Security.git,2022-11-09 09:27:13+00:00,Securing an IC using Dynamic Obfuscation and Active IC Metering ,0,RageHyperNOVA/FY-Project-Hardware-Security,563761408,Verilog,FY-Project-Hardware-Security,4,0,2022-11-09 09:28:29+00:00,[],None
455,https://github.com/danielaberic/Fibonacci-sequence-Verilog.git,2022-11-10 19:39:08+00:00,,0,danielaberic/Fibonacci-sequence-Verilog,564469743,Verilog,Fibonacci-sequence-Verilog,360,0,2022-11-11 13:41:34+00:00,[],None
456,https://github.com/mole99/caravel_wfg_gf180.git,2022-11-14 19:47:46+00:00,Digital Waveform Generator with GF180MCU PDK,0,mole99/caravel_wfg_gf180,566013700,Verilog,caravel_wfg_gf180,240669,0,2022-11-14 19:53:57+00:00,[],https://api.github.com/licenses/apache-2.0
457,https://github.com/bruhe002/Certified_Preowned_Processor_Project.git,2022-11-13 22:08:46+00:00,Utilizing Verilog to create a single cycle MIPS implemented CPU,1,bruhe002/Certified_Preowned_Processor_Project,565595307,Verilog,Certified_Preowned_Processor_Project,255,0,2022-11-13 22:38:14+00:00,[],https://api.github.com/licenses/mit
458,https://github.com/sumanthnimmakayala/16-bit-Han-Carlson-Adder-IC-Design.git,2022-11-14 10:50:57+00:00,,1,sumanthnimmakayala/16-bit-Han-Carlson-Adder-IC-Design,565797159,Verilog,16-bit-Han-Carlson-Adder-IC-Design,3515,0,2022-12-07 04:17:51+00:00,[],https://api.github.com/licenses/apache-2.0
459,https://github.com/ahmetenesturan/SSTU_deney4.git,2022-11-13 16:36:40+00:00,,0,ahmetenesturan/SSTU_deney4,565512135,Verilog,SSTU_deney4,4,0,2023-04-18 21:49:43+00:00,[],None
460,https://github.com/euclidone/cs3650_project1.git,2022-11-15 18:37:53+00:00,,0,euclidone/cs3650_project1,566470554,Verilog,cs3650_project1,118,0,2022-11-20 22:31:39+00:00,[],None
461,https://github.com/HuseyinEmreAksoy/Kernel_Image_Processing.git,2022-11-15 18:48:01+00:00,,0,HuseyinEmreAksoy/Kernel_Image_Processing,566474282,Verilog,Kernel_Image_Processing,188,0,2022-11-15 18:52:29+00:00,[],None
462,https://github.com/Tigerfriend1/Automatic-Traffic-System.git,2022-11-13 03:50:49+00:00,🚦교통상황을 반영한 스마트 신호체계 개발,1,Tigerfriend1/Automatic-Traffic-System,565334726,Verilog,Automatic-Traffic-System,8973,0,2023-03-12 08:12:02+00:00,[],None
463,https://github.com/wpi-ece574-f22/ho-power.git,2022-11-09 21:45:50+00:00,,0,wpi-ece574-f22/ho-power,564043144,Verilog,ho-power,16,0,2022-11-09 21:47:18+00:00,[],None
464,https://github.com/HimanshuPandey09/ParameterizedCarryIncrementAdderwithVariableGroupSize.git,2022-11-10 03:42:56+00:00,Parameterized Verilog implementation for CIA with variable group size given as a parameter.,0,HimanshuPandey09/ParameterizedCarryIncrementAdderwithVariableGroupSize,564130847,Verilog,ParameterizedCarryIncrementAdderwithVariableGroupSize,8,0,2022-11-10 03:45:57+00:00,[],None
465,https://github.com/LynnTaka/certified_preowned_processor.git,2022-11-08 00:05:00+00:00,,0,LynnTaka/certified_preowned_processor,563118296,Verilog,certified_preowned_processor,117,0,2022-11-16 20:52:46+00:00,[],None
466,https://github.com/Sai-Pranav2503/Verilog_Stuff.git,2022-11-23 18:04:40+00:00,,0,Sai-Pranav2503/Verilog_Stuff,569832627,Verilog,Verilog_Stuff,7,0,2022-11-23 18:05:50+00:00,[],None
467,https://github.com/deepsita/AXPOS.git,2022-11-23 12:00:55+00:00,,0,deepsita/AXPOS,569691812,Verilog,AXPOS,2213,0,2022-11-23 12:01:12+00:00,[],https://api.github.com/licenses/apache-2.0
468,https://github.com/ashikurrahmanbhuiyan/verilog.git,2022-11-22 12:45:07+00:00,,0,ashikurrahmanbhuiyan/verilog,569261427,Verilog,verilog,5,0,2022-11-29 17:11:26+00:00,[],None
469,https://github.com/Zh0uzZ/fft_pipeline.git,2022-11-25 11:50:07+00:00,,0,Zh0uzZ/fft_pipeline,570522966,Verilog,fft_pipeline,19196,0,2022-11-25 11:51:26+00:00,[],None
470,https://github.com/tjmeier/EECE251_FinalProject_VerilogModules.git,2022-11-08 02:16:11+00:00,,0,tjmeier/EECE251_FinalProject_VerilogModules,563149493,Verilog,EECE251_FinalProject_VerilogModules,20845,0,2023-03-31 22:43:56+00:00,[],None
471,https://github.com/YangZiyi121/SimpleTest_Tcp-ip-stack.git,2022-11-24 08:28:47+00:00,This is the simple loopback module integrated in tcp-ip-stack,0,YangZiyi121/SimpleTest_Tcp-ip-stack,570053933,Verilog,SimpleTest_Tcp-ip-stack,48,0,2022-11-24 08:33:00+00:00,[],None
472,https://github.com/swpang/number-baseball-accelerator.git,2022-11-21 17:28:08+00:00,"Final Project for Logic Design, SNU, 2022-2",0,swpang/number-baseball-accelerator,568917163,Verilog,number-baseball-accelerator,5358,0,2023-01-03 07:03:51+00:00,[],None
473,https://github.com/Brayanjoya/FroggerSED.git,2022-11-22 00:48:53+00:00,,0,Brayanjoya/FroggerSED,569046556,Verilog,FroggerSED,3917,0,2023-08-08 04:15:55+00:00,[],None
474,https://github.com/ohsolution/LogicCircuit.git,2022-11-23 11:48:45+00:00,,0,ohsolution/LogicCircuit,569687397,Verilog,LogicCircuit,20,0,2022-11-23 11:52:15+00:00,[],None
475,https://github.com/PenguinX7/FP162INT8.git,2022-11-25 11:43:25+00:00,,0,PenguinX7/FP162INT8,570520851,Verilog,FP162INT8,16,0,2022-11-25 11:44:03+00:00,[],None
476,https://github.com/MahdeSouqi/Traffic_light_controller.git,2022-11-15 12:32:32+00:00,,0,MahdeSouqi/Traffic_light_controller,566320166,Verilog,Traffic_light_controller,11,0,2022-11-15 12:32:51+00:00,[],None
477,https://github.com/Melfes233/lab-digital-logic.git,2022-11-17 12:01:59+00:00,,0,Melfes233/lab-digital-logic,567253508,Verilog,lab-digital-logic,13771,0,2023-08-24 07:43:30+00:00,[],None
478,https://github.com/Jovanney/Microwave_oven_controller.git,2022-11-18 17:24:37+00:00,Projeto feito em verilog para a cadeira de Sistemas digitais. ,0,Jovanney/Microwave_oven_controller,567831288,Verilog,Microwave_oven_controller,386,0,2022-11-18 17:25:40+00:00,[],https://api.github.com/licenses/mit
479,https://github.com/GnarlyMshtep/verilog_binary_refinement.git,2022-11-18 04:34:31+00:00,"Final project for UCLA's CS M152A: Binary refinement, a game to teach kids to convert from binary to decimal fast. ",1,GnarlyMshtep/verilog_binary_refinement,567575977,Verilog,verilog_binary_refinement,252,0,2022-11-18 04:43:24+00:00,[],None
480,https://github.com/PrasunDatta/4-bit-PC-Using-VerilogHDL.git,2022-11-17 18:08:18+00:00,"This project is mainly focused on the course - ""EEE 415 Microprocessors and Embedded Systems"". Here we have designed a 4 bit PC using VerilogHDL.",0,PrasunDatta/4-bit-PC-Using-VerilogHDL,567404914,Verilog,4-bit-PC-Using-VerilogHDL,5041,0,2022-11-17 18:23:02+00:00,"['quartus', 'verilog-hdl']",https://api.github.com/licenses/mit
481,https://github.com/YusukeSuzuki160/FPGA_VoiceChanger.git,2022-11-10 12:39:56+00:00,eeic後期実験で作成した、FPGA上で動作するボイスチェンジャー,0,YusukeSuzuki160/FPGA_VoiceChanger,564305706,Verilog,FPGA_VoiceChanger,16,0,2022-11-10 12:43:34+00:00,[],None
482,https://github.com/AndreMorenoGoveia/SistemasDigitais1.git,2022-11-23 00:30:14+00:00,Projeto semestral da disciplina Sistemas Digitais I,1,AndreMorenoGoveia/SistemasDigitais1,569494330,Verilog,SistemasDigitais1,45,0,2022-11-23 01:34:09+00:00,[],None
483,https://github.com/Gowthamsiva1506/SPI-IP-Design-using-Verilog.git,2022-11-23 18:11:12+00:00,,0,Gowthamsiva1506/SPI-IP-Design-using-Verilog,569834966,Verilog,SPI-IP-Design-using-Verilog,19524,0,2023-09-29 13:32:42+00:00,[],None
484,https://github.com/RAHULSG99/ACA-VERILOG-ASSIGNMENT.git,2022-11-23 14:49:51+00:00,,0,RAHULSG99/ACA-VERILOG-ASSIGNMENT,569758891,Verilog,ACA-VERILOG-ASSIGNMENT,79,0,2022-11-23 19:58:58+00:00,[],None
485,https://github.com/Nagarjun444/Boolen-function.git,2022-11-25 17:43:32+00:00,boolen function of 2345,0,Nagarjun444/Boolen-function,570643473,Verilog,Boolen-function,1,0,2022-11-25 17:46:04+00:00,[],None
486,https://github.com/proppy/tiny_user_project_inverter.git,2022-11-24 16:23:51+00:00,,0,proppy/tiny_user_project_inverter,570226709,Verilog,tiny_user_project_inverter,17954,0,2022-11-24 16:24:04+00:00,[],https://api.github.com/licenses/apache-2.0
487,https://github.com/proppy/tiny_user_project_ising.git,2022-11-24 16:37:58+00:00,,0,proppy/tiny_user_project_ising,570231226,Verilog,tiny_user_project_ising,3300,0,2022-11-24 16:38:13+00:00,[],https://api.github.com/licenses/apache-2.0
488,https://github.com/RW9UAO/zx_vga_scandoubler.git,2022-11-24 15:25:37+00:00,,0,RW9UAO/zx_vga_scandoubler,570206095,Verilog,zx_vga_scandoubler,4,0,2022-11-24 15:27:05+00:00,[],None
489,https://github.com/matanlaviv98/LearningNandToTetris.git,2022-11-24 19:21:26+00:00,LearningNand2Tetris,0,matanlaviv98/LearningNandToTetris,570279816,Verilog,LearningNandToTetris,6,0,2022-11-24 19:23:21+00:00,[],None
490,https://github.com/guaihaizzz/-.git,2022-11-25 01:29:48+00:00,,0,guaihaizzz/-,570355713,Verilog,-,11,0,2022-11-25 01:31:07+00:00,[],None
491,https://github.com/hyogyeom/Mini_Buzzer.git,2022-11-15 04:12:19+00:00,,0,hyogyeom/Mini_Buzzer,566152210,Verilog,Mini_Buzzer,9,0,2022-11-15 04:13:09+00:00,[],None
492,https://github.com/Janavind/pico.git,2022-11-22 00:01:40+00:00,,0,Janavind/pico,569035866,Verilog,pico,2214,0,2022-11-22 00:02:54+00:00,[],https://api.github.com/licenses/apache-2.0
493,https://github.com/Zh0uzZ/fft_vivado.git,2022-11-16 02:44:49+00:00,,0,Zh0uzZ/fft_vivado,566605221,Verilog,fft_vivado,39,0,2022-11-16 02:54:36+00:00,[],None
494,https://github.com/KamikazeVildsvin/mixed_signal.git,2022-11-16 08:56:37+00:00,,0,KamikazeVildsvin/mixed_signal,566710209,Verilog,mixed_signal,7725,0,2022-11-25 11:47:16+00:00,[],None
495,https://github.com/Bun-chan/MajorityVoteVerilog.git,2022-11-20 06:45:44+00:00,A majority vote Verilog project.,0,Bun-chan/MajorityVoteVerilog,568324817,Verilog,MajorityVoteVerilog,179,0,2022-11-20 06:48:53+00:00,[],None
496,https://github.com/xuy50/550_processor.git,2022-11-11 17:49:44+00:00,,0,xuy50/550_processor,564873302,Verilog,550_processor,87,0,2023-09-07 19:42:44+00:00,[],None
497,https://github.com/yousefkhaled1750/FFT-implementation-in-Verilog.git,2022-11-12 09:02:54+00:00,,0,yousefkhaled1750/FFT-implementation-in-Verilog,565074794,Verilog,FFT-implementation-in-Verilog,9243,0,2023-05-15 16:30:35+00:00,[],None
498,https://github.com/SwojanDatta/verilog.git,2022-11-12 09:05:27+00:00,my verilog code will be found here,0,SwojanDatta/verilog,565075428,Verilog,verilog,2,0,2022-11-12 09:27:27+00:00,[],None
499,https://github.com/GModule/jailout.git,2022-11-13 23:13:20+00:00,,0,GModule/jailout,565608118,Verilog,jailout,4,0,2023-01-14 18:43:04+00:00,[],None
500,https://github.com/nguyenvietthi/lsi_imregion_max.git,2022-11-17 03:44:57+00:00,26th LSI Design Contests,0,nguyenvietthi/lsi_imregion_max,567094426,Verilog,lsi_imregion_max,8064,0,2023-04-22 03:46:43+00:00,[],None
501,https://github.com/koheian/cravel_project.git,2022-11-17 09:05:56+00:00,,0,koheian/cravel_project,567189019,Verilog,cravel_project,2287,0,2022-11-17 09:06:13+00:00,[],https://api.github.com/licenses/apache-2.0
502,https://github.com/wei-zhanpeng/fhm_ps.git,2022-11-09 07:33:38+00:00,,0,wei-zhanpeng/fhm_ps,563720908,Verilog,fhm_ps,9366,0,2022-11-10 02:11:41+00:00,[],None
503,https://github.com/LongStudy/e203_hbirdv2_nexys4_100t.git,2022-11-08 13:19:12+00:00,e203 hbirdv2 SoC for nexys4 a7 100t,0,LongStudy/e203_hbirdv2_nexys4_100t,563366749,Verilog,e203_hbirdv2_nexys4_100t,39556,0,2022-11-11 02:28:01+00:00,[],None
504,https://github.com/Tafhimbn/Verilog.git,2022-11-10 05:19:21+00:00,,0,Tafhimbn/Verilog,564155075,Verilog,Verilog,157,0,2023-01-31 20:53:53+00:00,[],None
505,https://github.com/nagasamudramkarthik/221-mem-project.git,2022-11-13 17:32:59+00:00,design of cache memory in computer architeture,0,nagasamudramkarthik/221-mem-project,565527652,Verilog,221-mem-project,39,0,2023-03-05 17:24:35+00:00,"['memory-project', 'cache-memory', 'lru']",None
506,https://github.com/anonmw/CMPE299.git,2022-11-11 17:44:20+00:00,,0,anonmw/CMPE299,564871389,Verilog,CMPE299,312,0,2022-11-11 17:50:05+00:00,[],None
507,https://github.com/averageFOSSenjoyer/s2vFish.git,2022-11-11 21:40:53+00:00,A Twofish cipher interface in SystemVerilog,0,averageFOSSenjoyer/s2vFish,564939534,Verilog,s2vFish,4143,0,2022-12-05 22:38:59+00:00,"['systemverilog', 'twofish', 'twofish-cipher']",None
508,https://github.com/achakrabor24/552-phase-2.git,2022-11-11 19:57:47+00:00,,0,achakrabor24/552-phase-2,564912897,Verilog,552-phase-2,1276,0,2022-11-11 20:03:00+00:00,[],None
509,https://github.com/arshini-g/Y86-64-Processor.git,2022-11-10 17:38:17+00:00,,0,arshini-g/Y86-64-Processor,564427464,Verilog,Y86-64-Processor,442,0,2022-11-10 17:49:24+00:00,[],None
510,https://github.com/avb6403/CPET_561_GIT.git,2022-11-11 23:34:30+00:00,,0,avb6403/CPET_561_GIT,564963681,Verilog,CPET_561_GIT,312361,0,2022-12-27 15:45:32+00:00,[],None
511,https://github.com/Aymane-Aeris-El-Asslouj/ECE369_competition_winner_FPGA_multicore_processor.git,2022-11-23 05:54:23+00:00,Competition-winner 32-core MIPS32 processor block for Xilinx FPGA with a pipelined architecture and multi-thread SAD algorithm implementation.,0,Aymane-Aeris-El-Asslouj/ECE369_competition_winner_FPGA_multicore_processor,569569663,Verilog,ECE369_competition_winner_FPGA_multicore_processor,562,0,2024-02-04 08:38:28+00:00,[],None
512,https://github.com/NishantUdupa/Combination-Lock.git,2022-11-08 22:02:08+00:00,Finite state machine circuit that operates as a 2-key combination lock on a programmable Zybo FPGA board in Verilog programming language ,0,NishantUdupa/Combination-Lock,563567050,Verilog,Combination-Lock,3,0,2023-12-18 02:47:59+00:00,[],None
513,https://github.com/Coooookie0913/CO.git,2022-11-16 13:01:03+00:00,,0,Coooookie0913/CO,566801312,Verilog,CO,242,0,2023-12-26 02:58:25+00:00,[],https://api.github.com/licenses/mit
514,https://github.com/maronuu/minicpu.git,2022-11-08 04:34:55+00:00,,0,maronuu/minicpu,563185570,Verilog,minicpu,8,0,2023-08-03 09:45:12+00:00,[],None
515,https://github.com/JimHui0/Timing_Circuit_hw02.git,2022-11-13 10:04:10+00:00,,0,JimHui0/Timing_Circuit_hw02,565406479,Verilog,Timing_Circuit_hw02,1018,0,2022-11-13 11:13:18+00:00,[],None
516,https://github.com/runyaliu22/CPU.git,2022-11-10 19:56:45+00:00,,1,runyaliu22/CPU,564475626,Verilog,CPU,21,0,2023-01-31 14:17:15+00:00,[],None
517,https://github.com/JomarcJSilos/ConversionCounter.git,2022-11-10 22:59:50+00:00,,0,JomarcJSilos/ConversionCounter,564528811,Verilog,ConversionCounter,3,0,2022-11-10 23:02:36+00:00,[],None
518,https://github.com/yaagna/Verilog-programs.git,2022-11-10 18:21:56+00:00,,0,yaagna/Verilog-programs,564443334,Verilog,Verilog-programs,100,0,2022-11-10 18:37:26+00:00,[],https://api.github.com/licenses/mit
519,https://github.com/pgibson4/practice.git,2022-11-08 16:03:14+00:00,,0,pgibson4/practice,563439094,Verilog,practice,2315,0,2022-11-08 16:03:32+00:00,[],https://api.github.com/licenses/apache-2.0
520,https://github.com/NoahJongeling/Projects.git,2022-11-09 20:47:49+00:00,"This repository contains projects that I have work on, both school and personal projects ",0,NoahJongeling/Projects,564026079,Verilog,Projects,335,0,2022-11-11 19:11:26+00:00,[],None
521,https://github.com/xu842251462/EC605_lab5.git,2022-11-12 16:59:24+00:00,,0,xu842251462/EC605_lab5,565204236,Verilog,EC605_lab5,1838,0,2022-11-12 17:02:35+00:00,[],None
522,https://github.com/Dobios/RaytracingAccelerator.git,2022-11-12 15:24:17+00:00,"Ray-tracing hardware accelerator for the Nori Physically Based Renderer, implemented in Chisel3.",0,Dobios/RaytracingAccelerator,565176735,Verilog,RaytracingAccelerator,3341,0,2022-12-25 14:13:28+00:00,[],https://api.github.com/licenses/gpl-3.0
523,https://github.com/cornell-ece4750/ece4750-sec11-sys.git,2022-11-11 19:12:40+00:00,ECE 4750 Section 11: Lab 4 Head Start,2,cornell-ece4750/ece4750-sec11-sys,564899806,Verilog,ece4750-sec11-sys,547,0,2022-11-11 19:14:03+00:00,[],None
524,https://github.com/pavan-kalyan-durga/task-vs-function-verilog.git,2022-11-12 13:17:55+00:00,,0,pavan-kalyan-durga/task-vs-function-verilog,565140221,Verilog,task-vs-function-verilog,0,0,2022-11-12 13:18:52+00:00,[],None
525,https://github.com/TomKeddie/tinytapeout-2022-2a.git,2022-11-12 02:21:16+00:00,,0,TomKeddie/tinytapeout-2022-2a,564993443,Verilog,tinytapeout-2022-2a,77,0,2022-11-12 18:09:31+00:00,[],https://api.github.com/licenses/apache-2.0
526,https://github.com/hyogyeom/Mini_FND.git,2022-11-15 04:14:12+00:00,,0,hyogyeom/Mini_FND,566152695,Verilog,Mini_FND,11,0,2022-11-15 04:14:57+00:00,[],None
527,https://github.com/subodhstha/Computer_Architecture.git,2022-11-15 06:54:30+00:00,,0,subodhstha/Computer_Architecture,566197018,Verilog,Computer_Architecture,13,0,2022-11-17 04:21:31+00:00,[],None
528,https://github.com/ManyaDasari/Image-Processing-On-FPGA.git,2022-11-09 06:39:22+00:00,,0,ManyaDasari/Image-Processing-On-FPGA,563703827,Verilog,Image-Processing-On-FPGA,34,0,2022-11-09 06:40:19+00:00,[],None
529,https://github.com/D-girl-11t/Project2022.git,2022-11-09 03:53:49+00:00,Advance Hardware Design Course ,0,D-girl-11t/Project2022,563659969,Verilog,Project2022,72,0,2023-01-13 06:07:11+00:00,[],None
530,https://github.com/aryad03/Cache_Project_CSN221.git,2022-11-09 13:36:58+00:00,,1,aryad03/Cache_Project_CSN221,563855941,Verilog,Cache_Project_CSN221,933,0,2022-11-15 09:15:59+00:00,[],None
531,https://github.com/glovermart/Design-of-Integrated-Circuits.git,2022-11-16 18:52:49+00:00,Assignments and Project work in the course Design of Integrated Circuits,0,glovermart/Design-of-Integrated-Circuits,566949149,Verilog,Design-of-Integrated-Circuits,2077,0,2022-11-24 20:56:10+00:00,[],None
532,https://github.com/violapterin/verilog-exercises.git,2022-11-19 05:09:32+00:00,UMD CP ENEE 245: Digital circuits exercises,0,violapterin/verilog-exercises,567991297,Verilog,verilog-exercises,34,0,2022-11-19 05:31:57+00:00,[],None
533,https://github.com/davedavido/Schaltkreisentwurf.git,2022-11-14 14:11:05+00:00,Schaltkreisentwurf Verilog Projekte,0,davedavido/Schaltkreisentwurf,565875952,Verilog,Schaltkreisentwurf,21206,0,2023-01-19 15:56:15+00:00,[],None
534,https://github.com/claireseidel/FPGA-based-Ultrasound-Beamformer-.git,2022-11-14 14:27:13+00:00,,0,claireseidel/FPGA-based-Ultrasound-Beamformer-,565883357,Verilog,FPGA-based-Ultrasound-Beamformer-,7,0,2022-12-01 22:50:29+00:00,[],None
535,https://github.com/tomverbeure/yosys_techmap_blog.git,2022-11-19 07:38:03+00:00,Example repo for blog post,0,tomverbeure/yosys_techmap_blog,568021440,Verilog,yosys_techmap_blog,5,0,2022-11-19 07:39:40+00:00,[],https://api.github.com/licenses/bsd-2-clause
536,https://github.com/vele-mrs/fpga-tutorial-3a.git,2022-11-19 02:44:08+00:00,,0,vele-mrs/fpga-tutorial-3a,567964596,Verilog,fpga-tutorial-3a,1,0,2022-11-19 02:49:29+00:00,[],None
537,https://github.com/RyangogogoW/EECS2021Lab.git,2022-11-21 17:35:06+00:00,,0,RyangogogoW/EECS2021Lab,568919851,Verilog,EECS2021Lab,7,0,2023-02-07 01:01:55+00:00,[],None
538,https://github.com/SpenceJohnstonProjects/Verilog_up_down_counter_seven_segment.git,2022-11-21 21:37:30+00:00,Up/down counter that displays the number on seven-segment displays. Built with Verilog HDL. Built for DE1-SoC,0,SpenceJohnstonProjects/Verilog_up_down_counter_seven_segment,568999919,Verilog,Verilog_up_down_counter_seven_segment,851,0,2022-11-21 22:14:00+00:00,[],None
539,https://github.com/Dragonrock/cpu-mips32.git,2022-11-21 21:52:21+00:00,,0,Dragonrock/cpu-mips32,569004027,Verilog,cpu-mips32,1544,0,2023-03-28 18:57:12+00:00,[],None
540,https://github.com/ruchit-422/ES203-Digital-Systems-Project-Elevator-Controller.git,2022-11-17 20:38:06+00:00,A Verilog code to implement a parametrized lift controller with N floors. ,1,ruchit-422/ES203-Digital-Systems-Project-Elevator-Controller,567455251,Verilog,ES203-Digital-Systems-Project-Elevator-Controller,102,0,2022-11-17 21:18:05+00:00,[],None
541,https://github.com/RyanMPrice/Trollo.git,2022-11-15 22:52:08+00:00,16bit Educational RISC themed processor,0,RyanMPrice/Trollo,566549752,Verilog,Trollo,18287,0,2022-11-15 22:52:24+00:00,[],https://api.github.com/licenses/apache-2.0
542,https://github.com/schang412/ee203_proj.git,2022-11-23 04:06:54+00:00,,0,schang412/ee203_proj,569543966,Verilog,ee203_proj,796,0,2023-01-28 21:05:00+00:00,[],None
543,https://github.com/noemiabril/Arcade-TimePilot84_MiSTer-Arrow_SoCKit.git,2022-11-22 11:02:42+00:00,Arcade Time Pilot'84 for MiSTer Arrow SoCKit,0,noemiabril/Arcade-TimePilot84_MiSTer-Arrow_SoCKit,569224466,Verilog,Arcade-TimePilot84_MiSTer-Arrow_SoCKit,1471,0,2022-11-22 11:02:49+00:00,[],None
544,https://github.com/subash92-16/universal_shift_register.git,2022-11-16 15:26:49+00:00,,1,subash92-16/universal_shift_register,566865801,Verilog,universal_shift_register,2328,0,2022-11-16 15:27:06+00:00,[],https://api.github.com/licenses/apache-2.0
545,https://github.com/jasteve4/MicroMotorSequencerGL180.git,2022-11-16 00:20:41+00:00,,0,jasteve4/MicroMotorSequencerGL180,566569827,Verilog,MicroMotorSequencerGL180,76451,0,2022-11-16 00:20:55+00:00,[],https://api.github.com/licenses/apache-2.0
546,https://github.com/xiaoniaogangsi/final_project.git,2022-11-16 08:18:11+00:00,,1,xiaoniaogangsi/final_project,566696696,Verilog,final_project,73971,0,2022-11-23 08:11:56+00:00,[],None
547,https://github.com/DTongTong/Computer_Arc.git,2022-11-17 03:19:33+00:00,self-core,0,DTongTong/Computer_Arc,567088274,Verilog,Computer_Arc,343,0,2022-11-17 03:20:57+00:00,[],None
548,https://github.com/Sharmi-Rajakumaran/Code_Coverage.git,2022-11-24 08:17:23+00:00,,0,Sharmi-Rajakumaran/Code_Coverage,570049958,Verilog,Code_Coverage,51,0,2022-11-24 09:24:03+00:00,[],None
549,https://github.com/ikramerekabi/Pipelined_RiscV_Processor.git,2022-11-22 19:26:55+00:00,Architecture Project ,0,ikramerekabi/Pipelined_RiscV_Processor,569417062,Verilog,Pipelined_RiscV_Processor,2479,0,2022-11-22 19:30:16+00:00,[],None
550,https://github.com/Btremaine/bldc1_fpga.git,2022-11-23 16:06:21+00:00,,0,Btremaine/bldc1_fpga,569789451,Verilog,bldc1_fpga,30,0,2022-11-23 22:58:26+00:00,[],None
551,https://github.com/abdallahadel25/8-bit-computer.git,2022-11-16 12:15:19+00:00,,0,abdallahadel25/8-bit-computer,566783758,Verilog,8-bit-computer,112,0,2022-11-16 12:22:06+00:00,[],https://api.github.com/licenses/mit
552,https://github.com/Willlum/MIPS_CPU.git,2022-11-25 19:08:13+00:00,,0,Willlum/MIPS_CPU,570667186,Verilog,MIPS_CPU,413,0,2022-11-25 19:14:15+00:00,[],None
553,https://github.com/yyu233/Hardware_InputFIFO_OutputFIFO.git,2022-11-24 20:31:22+00:00, InputFIFO for loading data into 2D systolic array  (2 versions read: 1. row wise; 2. all rows); OutputFIFO for producing product sum at each column,0,yyu233/Hardware_InputFIFO_OutputFIFO,570296667,Verilog,Hardware_InputFIFO_OutputFIFO,690,0,2022-11-24 20:39:41+00:00,[],None
554,https://github.com/mdaly-BlueSpec/CertusPro-NX-DDR4.git,2022-11-21 14:09:55+00:00,Workspaced runs on Certus-NX Versa Development Board,0,mdaly-BlueSpec/CertusPro-NX-DDR4,568835968,Verilog,CertusPro-NX-DDR4,36446,0,2022-11-21 19:47:23+00:00,[],None
555,https://github.com/balaji-venkatesh/ece352-project.git,2022-11-21 19:02:09+00:00,Final Project for ECE352 - Computer Organization,0,balaji-venkatesh/ece352-project,568950599,Verilog,ece352-project,13668,0,2023-08-28 14:05:22+00:00,"['computer-architecture', 'engineering']",None
556,https://github.com/lucamabate/Seven-Segment-Display.git,2022-11-22 20:33:14+00:00,HVCC chip design project,0,lucamabate/Seven-Segment-Display,569437133,Verilog,Seven-Segment-Display,5639,0,2022-11-22 20:33:24+00:00,[],https://api.github.com/licenses/apache-2.0
557,https://github.com/RoanR/University-Work.git,2022-11-22 11:35:44+00:00,A collection of some of my projects from my final year of my BSc at University Manchester,0,RoanR/University-Work,569236200,Verilog,University-Work,66,0,2022-11-22 11:44:37+00:00,[],None
558,https://github.com/LiyCg/single-cycle-simple-proccessor-.git,2022-11-21 11:54:18+00:00,,0,LiyCg/single-cycle-simple-proccessor-,568781315,,single-cycle-simple-proccessor-,578,0,2018-06-16 15:35:38+00:00,[],None
559,https://github.com/retar-kamuy/script-examples.git,2022-11-23 03:30:01+00:00,,0,retar-kamuy/script-examples,569535626,Verilog,script-examples,250,0,2022-12-11 08:14:18+00:00,[],https://api.github.com/licenses/isc
560,https://github.com/kevin1010607/NTHU-2021-Logic-Design-Lab.git,2022-11-24 01:58:54+00:00,NTHU 2021 Logic Design Lab,0,kevin1010607/NTHU-2021-Logic-Design-Lab,569952166,Verilog,NTHU-2021-Logic-Design-Lab,33771,0,2022-11-24 02:02:17+00:00,[],None
561,https://github.com/PritikaRamu/Computer_Architecture_Lab.git,2022-11-25 16:42:51+00:00,,0,PritikaRamu/Computer_Architecture_Lab,570624512,Verilog,Computer_Architecture_Lab,21,0,2022-11-25 16:52:45+00:00,[],None
562,https://github.com/RussellChen1228/Pipeline_CPU.git,2022-11-16 10:50:19+00:00,,0,RussellChen1228/Pipeline_CPU,566752594,Verilog,Pipeline_CPU,158,0,2022-11-16 11:08:03+00:00,[],None
563,https://github.com/MahdeSouqi/FIFO_Memory.git,2022-11-15 12:24:38+00:00,,0,MahdeSouqi/FIFO_Memory,566317154,Verilog,FIFO_Memory,31,0,2022-11-15 12:25:29+00:00,[],None
564,https://github.com/ShikharBind/8-Bit-processor.git,2022-11-17 04:55:13+00:00,,0,ShikharBind/8-Bit-processor,567111499,Verilog,8-Bit-processor,18009,0,2022-11-20 16:45:31+00:00,[],None
565,https://github.com/Btremaine/fractional_divide.git,2022-11-23 16:10:17+00:00,,0,Btremaine/fractional_divide,569791018,Verilog,fractional_divide,14,0,2022-11-23 23:02:35+00:00,[],None
566,https://github.com/guianmon99/test.git,2022-11-23 13:57:56+00:00,this is a test,0,guianmon99/test,569737372,Verilog,test,2216,0,2022-11-23 13:58:09+00:00,[],https://api.github.com/licenses/apache-2.0
567,https://github.com/andreamifsud/ChipIgnite-2211Q-analog-eg.git,2022-11-23 11:41:17+00:00,"ChipIgnite 2211Q run, analog project example",0,andreamifsud/ChipIgnite-2211Q-analog-eg,569684656,Verilog,ChipIgnite-2211Q-analog-eg,2566,0,2022-11-23 11:55:12+00:00,[],None
568,https://github.com/ee-uet/UETRV_ESoC_v2.git,2022-11-23 15:25:29+00:00,"Slightly modified version of UETRV_ESoC, for submission to Google and Efabless' sky130 open mpw-8.",0,ee-uet/UETRV_ESoC_v2,569772998,Verilog,UETRV_ESoC_v2,393809,0,2022-11-28 06:18:27+00:00,[],https://api.github.com/licenses/apache-2.0
569,https://github.com/itshamidreza/A_Simple_T_Flip_Flop.git,2022-11-19 14:22:20+00:00,,0,itshamidreza/A_Simple_T_Flip_Flop,568122717,Verilog,A_Simple_T_Flip_Flop,1,0,2022-11-19 14:22:57+00:00,[],None
570,https://github.com/didikid3/Proj1_CompArch.git,2022-11-18 04:53:17+00:00,CS 3650 Project 1: Certified Pre-owned Processor,0,didikid3/Proj1_CompArch,567580225,Verilog,Proj1_CompArch,6363,0,2022-11-25 20:39:29+00:00,[],None
571,https://github.com/ATHULB04/iverilog.git,2022-11-18 05:38:26+00:00,,0,ATHULB04/iverilog,567590641,Verilog,iverilog,12,0,2022-12-05 19:48:51+00:00,[],None
572,https://github.com/deepsita/approximate_adder_axha.git,2022-11-20 13:16:51+00:00,,1,deepsita/approximate_adder_axha,568414801,Verilog,approximate_adder_axha,4849,0,2022-11-20 13:17:09+00:00,[],https://api.github.com/licenses/apache-2.0
573,https://github.com/markoviz/550-cp5.git,2022-11-18 19:59:17+00:00,,0,markoviz/550-cp5,567879118,Verilog,550-cp5,188,0,2022-12-13 22:10:14+00:00,[],None
574,https://github.com/hieupham1206/APB_Converter.git,2022-11-17 16:57:24+00:00,,0,hieupham1206/APB_Converter,567377623,Verilog,APB_Converter,1,0,2022-11-17 17:00:26+00:00,[],None
575,https://github.com/arcenano/Verilog.git,2022-11-09 06:44:14+00:00,Verilog Implementations,0,arcenano/Verilog,563705339,Verilog,Verilog,185,0,2022-11-09 06:44:34+00:00,[],None
576,https://github.com/alilovicana/Implementing-Fibbonacci-numbers-in-Verilog.git,2022-11-09 11:17:26+00:00,,0,alilovicana/Implementing-Fibbonacci-numbers-in-Verilog,563801701,Verilog,Implementing-Fibbonacci-numbers-in-Verilog,19,0,2023-01-31 20:53:19+00:00,[],None
577,https://github.com/HALxmont/dummy_macro.git,2022-11-11 22:24:39+00:00,,0,HALxmont/dummy_macro,564949442,Verilog,dummy_macro,2314,0,2022-11-11 22:24:53+00:00,[],https://api.github.com/licenses/apache-2.0
578,https://github.com/UJJWAL2001/Verilog.git,2022-11-12 04:06:22+00:00,Just some codes that I wrote while learning verilog,0,UJJWAL2001/Verilog,565012736,Verilog,Verilog,67,0,2022-11-12 04:09:13+00:00,[],None
579,https://github.com/cicamargoba/caravel_test.git,2022-11-10 14:56:18+00:00,,0,cicamargoba/caravel_test,564361917,Verilog,caravel_test,2312,0,2022-11-10 14:56:35+00:00,[],https://api.github.com/licenses/apache-2.0
580,https://github.com/JomarcJSilos/Scoreboard-Controller.git,2022-11-10 22:40:28+00:00,,0,JomarcJSilos/Scoreboard-Controller,564524133,Verilog,Scoreboard-Controller,43,0,2022-11-10 22:51:26+00:00,[],None
581,https://github.com/yehaolin/MIPS-CPU.git,2022-11-11 12:28:11+00:00,,0,yehaolin/MIPS-CPU,564755966,Verilog,MIPS-CPU,29,0,2022-11-11 12:44:17+00:00,[],None
582,https://github.com/rubenangber/COMPUTADORES-I.git,2022-11-13 14:56:48+00:00,Trabajo final contador arbitrario (USAL),0,rubenangber/COMPUTADORES-I,565482732,Verilog,COMPUTADORES-I,1163,0,2023-03-06 19:46:56+00:00,"['computadores-i', 'usal']",None
583,https://github.com/Fermuto/JuliaSetVisualizer.git,2022-11-13 23:40:30+00:00,,0,Fermuto/JuliaSetVisualizer,565612911,Verilog,JuliaSetVisualizer,93502,0,2022-11-28 07:34:29+00:00,[],None
584,https://github.com/cqqhappy23birthday/axi_stream_insert_header.git,2022-11-13 12:05:05+00:00,,0,cqqhappy23birthday/axi_stream_insert_header,565434900,Verilog,axi_stream_insert_header,2948,0,2022-11-13 12:27:11+00:00,[],None
585,https://github.com/HuseyinEmreAksoy/keyboard.git,2022-11-15 19:33:30+00:00,,0,HuseyinEmreAksoy/keyboard,566490450,Verilog,keyboard,5,0,2022-11-15 19:34:29+00:00,[],None
586,https://github.com/dsplover/DDS.git,2022-11-18 00:29:29+00:00,FPGA Cyclone II EP2C5T144C8 与 MSP430f6638实现DDS(信号发生器),0,dsplover/DDS,567515149,,DDS,1040,0,2023-05-07 02:08:16+00:00,[],None
587,https://github.com/Fabricio-Augusto/Processador-Tomasulo.git,2022-11-17 22:07:50+00:00,Processador com suporte ao algoritimon de Tomasulo,0,Fabricio-Augusto/Processador-Tomasulo,567480787,Verilog,Processador-Tomasulo,6,0,2022-11-17 22:17:15+00:00,[],None
588,https://github.com/audieaudie/EE-371.git,2022-11-15 22:28:20+00:00,,0,audieaudie/EE-371,566543431,,EE-371,125956,0,2020-08-14 02:50:49+00:00,[],None
589,https://github.com/LithosphereRocketry/Nandy.git,2022-11-15 18:17:55+00:00,A simple CPU built entirely from 74xx-series NAND gates,0,LithosphereRocketry/Nandy,566463284,Verilog,Nandy,8967,0,2023-12-28 07:28:33+00:00,[],https://api.github.com/licenses/gpl-3.0
590,https://github.com/yangzhaofeng/blackjack-couter.git,2022-11-23 09:43:15+00:00,A simple hardware design to count how many cards are left,0,yangzhaofeng/blackjack-couter,569642170,Verilog,blackjack-couter,7,0,2022-11-23 09:45:34+00:00,[],None
591,https://github.com/lorenzobadas/DigitalSystemsDesign.git,2022-11-23 11:40:13+00:00,"Verilog descriptions of the most notable projects in the course ""Progettazione dei Sistemi Digitali""",0,lorenzobadas/DigitalSystemsDesign,569684251,Verilog,DigitalSystemsDesign,116,0,2022-12-28 00:44:44+00:00,[],None
592,https://github.com/bohepidan/mDigital-logic.git,2022-11-17 10:15:22+00:00,,0,bohepidan/mDigital-logic,567215022,Verilog,mDigital-logic,255,0,2022-11-17 10:18:02+00:00,[],None
593,https://github.com/Geronimo9177/FROGGER-G10.git,2022-11-22 03:58:27+00:00,,0,Geronimo9177/FROGGER-G10,569092274,Verilog,FROGGER-G10,4692,0,2022-11-22 04:30:46+00:00,[],None
594,https://github.com/yangzexia/ventus-driver.git,2022-11-23 01:48:55+00:00,,0,yangzexia/ventus-driver,569511644,Verilog,ventus-driver,4806,0,2023-03-15 09:26:40+00:00,[],None
595,https://github.com/sumanthnimmakayala/16-bit-Sklansky-Adder-IC-Design.git,2022-11-14 10:52:03+00:00,,0,sumanthnimmakayala/16-bit-Sklansky-Adder-IC-Design,565797619,Verilog,16-bit-Sklansky-Adder-IC-Design,3497,0,2022-11-16 13:39:00+00:00,[],https://api.github.com/licenses/apache-2.0
596,https://github.com/nulface/neopix.git,2022-11-11 05:05:14+00:00,Verilog Neopixel driver,0,nulface/neopix,564617005,Verilog,neopix,135,0,2022-11-11 05:05:22+00:00,[],None
597,https://github.com/AtaraxiaZ/axi_module.git,2022-11-14 09:21:49+00:00,,0,AtaraxiaZ/axi_module,565762122,Verilog,axi_module,479,0,2022-11-14 09:23:02+00:00,[],None
598,https://github.com/Sam-Wu-911117/LAB_02_Verilog.git,2022-11-18 14:11:22+00:00,,0,Sam-Wu-911117/LAB_02_Verilog,567760487,Verilog,LAB_02_Verilog,440,0,2022-11-18 16:14:02+00:00,[],None
599,https://github.com/maheshreddy4112/ROUTER-1-3-PROJECT-VERILOG.git,2022-11-18 05:12:40+00:00,,0,maheshreddy4112/ROUTER-1-3-PROJECT-VERILOG,567584626,Verilog,ROUTER-1-3-PROJECT-VERILOG,1093,0,2022-11-18 05:16:30+00:00,[],None
600,https://github.com/4sun1HWDesigner/16bit_comparator.git,2022-11-18 06:56:07+00:00,"1비트 비교기,  2비트 비교기,  4비트 비교기,  8비트 비교기를 활용해서 두 16비트 수의 대소를 비교하는 비교기입니다.",0,4sun1HWDesigner/16bit_comparator,567611757,Verilog,16bit_comparator,5,0,2022-11-18 06:57:47+00:00,[],None
601,https://github.com/samridh3215/TRaffic-light-controller-using-verilog.git,2022-11-19 07:21:44+00:00,,2,samridh3215/TRaffic-light-controller-using-verilog,568017808,Verilog,TRaffic-light-controller-using-verilog,5,0,2022-11-19 07:23:23+00:00,[],None
602,https://github.com/EdrisBorne/caravel_user_project.git,2022-11-15 19:31:11+00:00,,1,EdrisBorne/caravel_user_project,566489635,Verilog,caravel_user_project,2597,0,2022-11-15 19:41:52+00:00,[],https://api.github.com/licenses/apache-2.0
603,https://github.com/sinnamonsnow/EE2742_project.git,2022-11-16 16:19:01+00:00,,0,sinnamonsnow/EE2742_project,566888548,Verilog,EE2742_project,340,0,2022-11-16 16:19:52+00:00,[],None
604,https://github.com/drauf17/caravel_mpw7_new2.git,2022-11-20 06:46:57+00:00,For Laser Fault Injection Research Topic,0,drauf17/caravel_mpw7_new2,568325086,Verilog,caravel_mpw7_new2,2265,0,2022-11-20 06:47:11+00:00,[],https://api.github.com/licenses/apache-2.0
605,https://github.com/Paolo9882/integrated-system-architecture-course.git,2022-11-19 13:38:38+00:00,,0,Paolo9882/integrated-system-architecture-course,568110083,Verilog,integrated-system-architecture-course,7976,0,2022-11-19 14:23:49+00:00,[],None
606,https://github.com/brownt38/Comp.Arch.Fall22.Temp.git,2022-11-19 01:46:09+00:00,,0,brownt38/Comp.Arch.Fall22.Temp,567954193,Verilog,Comp.Arch.Fall22.Temp,6,0,2022-11-19 02:50:04+00:00,[],None
607,https://github.com/Priya1719/ACA-assignment2.git,2022-11-23 18:52:12+00:00,,0,Priya1719/ACA-assignment2,569848884,Verilog,ACA-assignment2,22,0,2022-11-23 18:56:41+00:00,[],None
608,https://github.com/chouguting/VLSI_Projects.git,2022-11-24 11:34:25+00:00,,0,chouguting/VLSI_Projects,570118844,Verilog,VLSI_Projects,14179,0,2023-02-26 13:49:56+00:00,[],None
609,https://github.com/BigYangYu/Digital_Design.git,2022-11-24 12:19:01+00:00,,2,BigYangYu/Digital_Design,570135493,Verilog,Digital_Design,116177,0,2023-02-24 07:28:44+00:00,[],None
610,https://github.com/jaquerinte/space_shuttle_gf_node.git,2022-11-24 12:10:40+00:00,Space Shuttle re-submision with gf node ,0,jaquerinte/space_shuttle_gf_node,570131565,Verilog,space_shuttle_gf_node,132908,0,2022-11-24 12:12:13+00:00,[],https://api.github.com/licenses/apache-2.0
611,https://github.com/deepsita/AXSOP.git,2022-11-22 16:08:40+00:00,Energy Efficient Sum -of - Products Circuit,0,deepsita/AXSOP,569346603,Verilog,AXSOP,7668,0,2022-11-22 16:08:57+00:00,[],https://api.github.com/licenses/apache-2.0
612,https://github.com/jahangir1x/Verilog-Codes.git,2022-11-22 20:28:50+00:00,Digital System Design lab codes,0,jahangir1x/Verilog-Codes,569435843,Verilog,Verilog-Codes,3,0,2022-11-22 20:29:07+00:00,[],None
613,https://github.com/upplysning/vga-clock.git,2022-11-25 16:05:33+00:00,,0,upplysning/vga-clock,570612734,Verilog,vga-clock,1514,0,2022-11-25 16:05:51+00:00,[],None
614,https://github.com/kaushik-shiva20/Hardware-for-Convolution-Neural-Network.git,2022-11-25 00:36:36+00:00,,0,kaushik-shiva20/Hardware-for-Convolution-Neural-Network,570345926,Verilog,Hardware-for-Convolution-Neural-Network,7596,0,2022-12-14 00:05:39+00:00,[],None
615,https://github.com/os-chip-design/patmos-chip-mpw7h.git,2022-11-25 10:47:20+00:00,,0,os-chip-design/patmos-chip-mpw7h,570501686,Verilog,patmos-chip-mpw7h,27018,0,2022-11-25 10:47:36+00:00,[],https://api.github.com/licenses/apache-2.0
616,https://github.com/vijayank88/AES128_GFMPW0.git,2022-11-25 11:11:45+00:00,AES128 design submission for GF180 MPW0 Shuttle,2,vijayank88/AES128_GFMPW0,570510341,Verilog,AES128_GFMPW0,136904,0,2022-11-25 12:01:01+00:00,[],https://api.github.com/licenses/apache-2.0
617,https://github.com/RussellChen1228/Edge-Based_Line_Average_Interpolation.git,2022-11-15 15:25:11+00:00,,1,RussellChen1228/Edge-Based_Line_Average_Interpolation,566393197,Verilog,Edge-Based_Line_Average_Interpolation,1210,0,2022-11-15 17:06:01+00:00,[],None
618,https://github.com/s100projects/T35_ADDR_LINES_TEST1.git,2022-11-11 00:58:19+00:00,s100 Computers FPGA Z80 SBC Address Test Number 1,0,s100projects/T35_ADDR_LINES_TEST1,564556449,Verilog,T35_ADDR_LINES_TEST1,9878,0,2022-12-13 04:00:20+00:00,[],None
619,https://github.com/SagarDevAchar/endmodule.git,2022-11-12 07:27:29+00:00,Open Source Verilog Modules,0,SagarDevAchar/endmodule,565053742,Verilog,endmodule,54,0,2022-11-20 12:38:25+00:00,"['adder', 'module', 'open-source', 'verilog', 'verilog-code', 'verilog-hdl']",https://api.github.com/licenses/cc0-1.0
620,https://github.com/eleven5150/fir-filter.git,2022-11-13 14:19:23+00:00,Homework 1 for the Verilog course,0,eleven5150/fir-filter,565471630,Verilog,fir-filter,204,0,2022-12-11 14:40:41+00:00,[],None
621,https://github.com/MahdeSouqi/USB-2.0.git,2022-11-15 12:45:58+00:00,,0,MahdeSouqi/USB-2.0,566325310,Verilog,USB-2.0,459,0,2022-11-15 12:48:11+00:00,[],None
622,https://github.com/amanroy61499/VERILOG-projects.git,2022-11-16 03:35:58+00:00,,0,amanroy61499/VERILOG-projects,566618278,Verilog,VERILOG-projects,773,0,2022-11-16 03:41:15+00:00,[],https://api.github.com/licenses/mit
623,https://github.com/sugarfig/Lab-2-CS-152A.git,2022-11-16 05:20:19+00:00,,0,sugarfig/Lab-2-CS-152A,566643778,Verilog,Lab-2-CS-152A,3,0,2022-11-16 05:20:25+00:00,[],None
624,https://github.com/alexTormentor/Schemas.git,2022-11-08 15:02:59+00:00,,0,alexTormentor/Schemas,563412930,Verilog,Schemas,9565,0,2022-11-08 15:05:36+00:00,[],None
625,https://github.com/cubed-guy/16bit-cpu.git,2022-11-08 06:19:32+00:00,,0,cubed-guy/16bit-cpu,563213582,Verilog,16bit-cpu,389,0,2024-01-15 04:04:53+00:00,[],None
626,https://github.com/SaadBab/ELEC3500-Labs.git,2022-11-08 20:41:48+00:00,,0,SaadBab/ELEC3500-Labs,563542832,,ELEC3500-Labs,6250,0,2022-10-15 21:34:23+00:00,[],None
627,https://github.com/zhuojunc/EE454_Final.git,2022-11-10 23:18:07+00:00,,0,zhuojunc/EE454_Final,564532999,Verilog,EE454_Final,306,0,2022-11-10 23:19:17+00:00,[],None
628,https://github.com/XuanHong2000/UART.git,2022-11-11 00:31:13+00:00,,0,XuanHong2000/UART,564549952,Verilog,UART,2,0,2022-11-11 00:34:11+00:00,[],None
629,https://github.com/KanishR1/add_sub.git,2022-11-09 16:10:50+00:00,,0,KanishR1/add_sub,563924005,Verilog,add_sub,5742,0,2022-11-09 16:13:36+00:00,[],https://api.github.com/licenses/gpl-3.0
630,https://github.com/Centurio-Macro/riscv-core.git,2022-11-10 19:54:58+00:00,"RISC-V core (RV32I) based on the design by Steve Hoover used in the edX course ""Building a RISC-V CPU Core"" using Verilog",0,Centurio-Macro/riscv-core,564475042,Verilog,riscv-core,94,0,2022-11-13 16:32:51+00:00,"['risc-v', 'verilog']",None
631,https://github.com/Khalidmamdou7/cmpn111-logic.git,2022-11-14 07:52:14+00:00,,0,Khalidmamdou7/cmpn111-logic,565729990,Verilog,cmpn111-logic,3364,0,2023-02-15 16:34:04+00:00,[],None
632,https://github.com/johs2969/ECE_exp11.git,2022-11-12 01:47:06+00:00,서울시립대학교 전자전기컴퓨터공학부 전전설2 과목,0,johs2969/ECE_exp11,564987348,Verilog,ECE_exp11,4,0,2022-11-12 12:47:38+00:00,[],None
633,https://github.com/AvalonSemiconductors/tt2-avalonsemi-TBB1143.git,2022-11-10 13:45:00+00:00,Submission of a programmable sound generator for TinyTapeout 2.,0,AvalonSemiconductors/tt2-avalonsemi-TBB1143,564331754,Verilog,tt2-avalonsemi-TBB1143,130,0,2022-11-17 20:23:10+00:00,[],https://api.github.com/licenses/mit
634,https://github.com/idil-bil/Microcomputers.git,2022-11-09 02:37:17+00:00,CPEN 211 - Introduction to Microcomputers (September-December 2021),0,idil-bil/Microcomputers,563639988,Verilog,Microcomputers,44,0,2022-11-09 02:47:18+00:00,[],None
635,https://github.com/hirokiwa/hdl_experiment.git,2022-11-09 05:47:16+00:00,,0,hirokiwa/hdl_experiment,563688507,Verilog,hdl_experiment,5000,0,2022-11-09 05:51:54+00:00,[],None
636,https://github.com/YusukeSuzuki160/cpu.git,2022-11-23 10:24:11+00:00,,0,YusukeSuzuki160/cpu,569657173,Verilog,cpu,61,0,2022-11-23 10:34:18+00:00,[],None
637,https://github.com/whutddk/Rift2Go_2300_GF180_MPW0.git,2022-11-24 01:57:03+00:00,,0,whutddk/Rift2Go_2300_GF180_MPW0,569951807,Verilog,Rift2Go_2300_GF180_MPW0,310171,0,2022-11-24 02:01:24+00:00,[],https://api.github.com/licenses/apache-2.0
638,https://github.com/gabydelaf/Tarea_Risc_V_PL.git,2022-11-17 00:01:49+00:00,,0,gabydelaf/Tarea_Risc_V_PL,567039663,Verilog,Tarea_Risc_V_PL,16,0,2022-11-17 00:07:09+00:00,[],None
639,https://github.com/yolimy/cnn-fpga.git,2022-11-17 07:34:01+00:00,,0,yolimy/cnn-fpga,567157610,Verilog,cnn-fpga,1141,0,2022-11-24 03:44:02+00:00,[],None
640,https://github.com/Zeyt8/RISC-V.git,2022-11-17 08:11:02+00:00,RISC V CPU in Verilog,0,Zeyt8/RISC-V,567169820,Verilog,RISC-V,75,0,2023-10-11 07:55:59+00:00,['principles-of-computer-systems'],None
641,https://github.com/Lukas-k03/realTimeStopWatch.git,2022-11-15 16:18:13+00:00,,0,Lukas-k03/realTimeStopWatch,566416148,Verilog,realTimeStopWatch,3857,0,2023-04-27 16:58:07+00:00,[],None
642,https://github.com/dk0d/nlgraph.git,2022-11-15 16:49:54+00:00,,0,dk0d/nlgraph,566429106,Verilog,nlgraph,26865,0,2022-11-15 18:36:02+00:00,[],https://api.github.com/licenses/gpl-3.0
643,https://github.com/karthik-0710/Fixed-Point-MAC-for-AI-Engine.git,2022-11-17 04:39:40+00:00,"For this project, we would perform MAC on 16 bits signed numbers (Q7.9).",0,karthik-0710/Fixed-Point-MAC-for-AI-Engine,567107801,Verilog,Fixed-Point-MAC-for-AI-Engine,7,0,2022-11-17 04:44:18+00:00,[],None
644,https://github.com/e95cg/8b10b_enc-dec.git,2022-11-18 10:30:40+00:00,Open source 8b10b encoder/decoder,0,e95cg/8b10b_enc-dec,567682703,Verilog,8b10b_enc-dec,6,0,2022-11-18 10:55:47+00:00,[],None
645,https://github.com/Btremaine/fractional_pwm.git,2022-11-23 16:09:14+00:00,,0,Btremaine/fractional_pwm,569790597,Verilog,fractional_pwm,106,0,2022-11-23 22:59:10+00:00,[],None
646,https://github.com/Kiriki-liszt/2022-2_Capstone_project_3_full.git,2022-11-19 11:04:28+00:00,,0,Kiriki-liszt/2022-2_Capstone_project_3_full,568070196,Verilog,2022-2_Capstone_project_3_full,1389,0,2022-11-19 12:15:29+00:00,[],None
647,https://github.com/benipoo/symmetrical-carnival.git,2022-11-21 01:04:56+00:00,,0,benipoo/symmetrical-carnival,568589041,Verilog,symmetrical-carnival,2943,0,2022-11-25 05:28:40+00:00,[],None
648,https://github.com/abhayagl123/IoT.git,2022-11-25 04:36:23+00:00,IoT Project,0,abhayagl123/IoT,570394346,Verilog,IoT,2212,0,2022-11-25 04:36:39+00:00,[],https://api.github.com/licenses/apache-2.0
649,https://github.com/adam100150/arithmatic-operations-circuits.git,2022-11-25 17:31:36+00:00,A repository with various arithmetic operations in Verilog,0,adam100150/arithmatic-operations-circuits,570639515,Verilog,arithmatic-operations-circuits,11,0,2022-12-15 22:44:00+00:00,"['fpga', 'hdl', 'verilog']",None
650,https://github.com/vijayank88/graphics_controller_resubmit.git,2022-11-25 07:46:23+00:00,MPW7 resubmission,0,vijayank88/graphics_controller_resubmit,570441960,Verilog,graphics_controller_resubmit,83227,0,2022-11-25 07:53:26+00:00,[],https://api.github.com/licenses/apache-2.0
651,https://github.com/divyanshu101/verilog.git,2022-11-16 15:27:14+00:00,,0,divyanshu101/verilog,566866010,Verilog,verilog,1,0,2022-11-16 15:36:05+00:00,[],None
652,https://github.com/harshkg2001/8-bit-microprocessor.git,2022-11-18 08:05:47+00:00,8 bit microprocessor,0,harshkg2001/8-bit-microprocessor,567632699,,8-bit-microprocessor,7,0,2018-12-12 04:09:41+00:00,[],None
653,https://github.com/zeynepoztekin/Verilog_HesapMakinesi.git,2022-11-18 08:00:06+00:00,Verilog ile Hesap Makinesi Donanımı,0,zeynepoztekin/Verilog_HesapMakinesi,567630970,Verilog,Verilog_HesapMakinesi,19,0,2022-11-18 08:14:51+00:00,[],None
654,https://github.com/mehedihasanshakil7/Digital-System-Design.git,2022-11-18 11:28:00+00:00,,2,mehedihasanshakil7/Digital-System-Design,567702194,Verilog,Digital-System-Design,955,0,2022-11-18 11:30:49+00:00,[],None
655,https://github.com/sanathNU/Experiments-in-PolarFire-Icicle-Kit.git,2022-11-22 14:09:51+00:00,This repository contains all works and experiments run on the PolarFire Icicle Kit.,0,sanathNU/Experiments-in-PolarFire-Icicle-Kit,569297027,Verilog,Experiments-in-PolarFire-Icicle-Kit,351,0,2022-12-19 03:01:18+00:00,[],None
656,https://github.com/Troyf32/match.git,2022-11-22 11:16:04+00:00,,0,Troyf32/match,569229318,Verilog,match,34,0,2022-11-22 11:18:58+00:00,[],None
657,https://github.com/ericfont/caravel.git,2022-11-22 13:37:34+00:00,,0,ericfont/caravel,569282731,Verilog,caravel,2216,0,2022-11-22 13:37:51+00:00,[],https://api.github.com/licenses/apache-2.0
658,https://github.com/sumanthnimmakayala/16-bit-Kogge-Stone-Adder-IC-Design.git,2022-11-14 09:48:05+00:00,,0,sumanthnimmakayala/16-bit-Kogge-Stone-Adder-IC-Design,565772417,Verilog,16-bit-Kogge-Stone-Adder-IC-Design,3507,0,2022-11-14 09:48:20+00:00,[],https://api.github.com/licenses/apache-2.0
659,https://github.com/DanielMiamiU/287FinalProjectOttoWood.git,2022-11-20 22:44:11+00:00,,0,DanielMiamiU/287FinalProjectOttoWood,568563131,Verilog,287FinalProjectOttoWood,22,0,2023-01-31 21:03:10+00:00,[],None
660,https://github.com/zViolett/SoC_SNN3x2.git,2022-11-25 02:11:12+00:00,DATN,0,zViolett/SoC_SNN3x2,570364089,Verilog,SoC_SNN3x2,4161,0,2022-11-25 02:19:12+00:00,[],None
661,https://github.com/johnflanagan827/Vending-Machine.git,2022-11-24 04:17:37+00:00,FPGA implementation of vending machine that allows the user to pay for products and receive corresponding change.,0,johnflanagan827/Vending-Machine,569984476,Verilog,Vending-Machine,21,0,2022-11-24 04:27:41+00:00,[],None
662,https://github.com/rifatapu172/chip-design-.git,2022-11-15 17:25:30+00:00,EEE 413 projects ,0,rifatapu172/chip-design-,566442865,Verilog,chip-design-,3,0,2022-11-15 17:47:02+00:00,[],None
663,https://github.com/LedesmaFran/caravel_user_project.git,2022-11-16 03:31:13+00:00,,0,LedesmaFran/caravel_user_project,566617095,Verilog,caravel_user_project,2289,0,2022-11-16 03:31:31+00:00,[],https://api.github.com/licenses/apache-2.0
664,https://github.com/dodo5487/LZ77_Encoder.git,2022-11-10 16:36:10+00:00,,0,dodo5487/LZ77_Encoder,564403270,Verilog,LZ77_Encoder,42667,0,2023-09-10 14:14:56+00:00,[],None
665,https://github.com/usmank11/Binary-to-Binary-Coded-Decimal.git,2022-11-11 03:12:43+00:00,Binary to Binary Coded Decimal converter using Verilog,0,usmank11/Binary-to-Binary-Coded-Decimal,564590112,Verilog,Binary-to-Binary-Coded-Decimal,7,0,2022-11-11 03:15:35+00:00,[],None
666,https://github.com/QuantamHD/gf180-testchip.git,2022-11-10 18:32:22+00:00,,0,QuantamHD/gf180-testchip,564446954,Verilog,gf180-testchip,2312,0,2022-11-10 18:32:40+00:00,[],https://api.github.com/licenses/apache-2.0
667,https://github.com/RussellChen1228/Traffic_Light_System.git,2022-11-10 18:54:40+00:00,,0,RussellChen1228/Traffic_Light_System,564454791,Verilog,Traffic_Light_System,811,0,2022-11-17 08:23:09+00:00,[],None
668,https://github.com/zhy18895378166/OpenMIPS_CPU.git,2022-11-20 08:36:03+00:00,,0,zhy18895378166/OpenMIPS_CPU,568347195,Verilog,OpenMIPS_CPU,900,0,2022-11-24 23:46:35+00:00,[],None
669,https://github.com/adhowell/ILI9341-A7-driver.git,2022-11-19 23:25:25+00:00,ILI9341 driver for A7-35T,0,adhowell/ILI9341-A7-driver,568253225,Verilog,ILI9341-A7-driver,20,0,2023-04-22 19:08:20+00:00,[],None
670,https://github.com/LongHoGit/decoder.git,2022-11-10 16:21:34+00:00,,0,LongHoGit/decoder,564397550,Verilog,decoder,1,0,2022-11-10 16:22:00+00:00,[],None
671,https://github.com/Bun-chan/verilog2bitComparator.git,2022-11-15 23:12:07+00:00,A 2 bit comparator in Verilog. Only EQUALS not > or <,0,Bun-chan/verilog2bitComparator,566554360,Verilog,verilog2bitComparator,236,0,2022-11-15 23:13:27+00:00,[],None
672,https://github.com/loltochess/verilog.git,2022-11-13 13:02:21+00:00,,0,loltochess/verilog,565449699,Verilog,verilog,219,0,2022-11-13 13:24:09+00:00,[],None
673,https://github.com/brokenUD/verilog.git,2022-11-10 03:02:43+00:00,,0,brokenUD/verilog,564120462,Verilog,verilog,728,0,2022-11-11 15:48:37+00:00,[],None
674,https://github.com/BrendanShortall/Verilog-Projects.git,2022-11-09 18:40:44+00:00,Repository containing various Verilog projects,0,BrendanShortall/Verilog-Projects,563983264,Verilog,Verilog-Projects,344,0,2022-11-09 18:42:38+00:00,[],None
675,https://github.com/muhammadali74/TerritorialWars_Basys3.git,2022-11-10 03:59:18+00:00,,0,muhammadali74/TerritorialWars_Basys3,564134909,Verilog,TerritorialWars_Basys3,59692,0,2022-11-20 20:42:59+00:00,[],None
676,https://github.com/Antonia2000/Circuit-Pipeline-De-Sortare-a-Datelor.git,2022-11-08 11:51:42+00:00,,0,Antonia2000/Circuit-Pipeline-De-Sortare-a-Datelor,563331390,Verilog,Circuit-Pipeline-De-Sortare-a-Datelor,334,0,2022-11-08 12:33:49+00:00,[],None
677,https://github.com/Maxxus220/CS552-Group-Project.git,2022-11-09 13:48:52+00:00,Group project for CS552. Tasked with making a simple processor.,0,Maxxus220/CS552-Group-Project,563861168,Verilog,CS552-Group-Project,317,0,2023-02-09 22:47:08+00:00,[],None
678,https://github.com/MohamedNCSU/CPU_Hardware_Design.git,2022-11-10 14:18:24+00:00,CPU implementation in Verilog,0,MohamedNCSU/CPU_Hardware_Design,564345572,Verilog,CPU_Hardware_Design,14,0,2022-11-10 14:22:38+00:00,[],None
679,https://github.com/ellenfan2000/ece550_Processor.git,2022-11-09 03:16:53+00:00,,0,ellenfan2000/ece550_Processor,563650462,Verilog,ece550_Processor,794,0,2023-05-17 02:16:00+00:00,[],None
680,https://github.com/C109112162/FPGA-HM3.git,2022-11-09 09:03:49+00:00,,0,C109112162/FPGA-HM3,563752513,Verilog,FPGA-HM3,23051,0,2022-11-09 09:47:57+00:00,[],None
