{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 04 11:21:24 2013 " "Info: Processing started: Tue Jun 04 11:21:24 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off clock1 -c clock1 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off clock1 -c clock1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock1.v 2 2 " "Info: Found 2 design units, including 2 entities, in source file clock1.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock1 " "Info: Found entity 1: clock1" {  } { { "clock1.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/clock1.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 div_1kHz " "Info: Found entity 2: div_1kHz" {  } { { "clock1.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/clock1.v" 84 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 display " "Info: Found entity 1: display" {  } { { "seg.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/seg.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 2 2 " "Info: Found 2 design units, including 2 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_clock " "Info: Found entity 1: top_clock" {  } { { "top.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/top.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 Divided_Frequency " "Info: Found entity 2: Divided_Frequency" {  } { { "top.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/top.v" 20 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 4 4 " "Info: Found 4 design units, including 4 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter24 " "Info: Found entity 1: counter24" {  } { { "counter.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/counter.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 counter60 " "Info: Found entity 2: counter60" {  } { { "counter.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/counter.v" 35 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 counter6 " "Info: Found entity 3: counter6" {  } { { "counter.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/counter.v" 47 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 counter10 " "Info: Found entity 4: counter10" {  } { { "counter.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/counter.v" 65 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 Bell.v(35) " "Warning (10229): Verilog HDL Expression warning at Bell.v(35): truncated literal to match 1 bits" {  } { { "Bell.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/Bell.v" 35 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Bell.v 2 2 " "Info: Found 2 design units, including 2 entities, in source file Bell.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bell " "Info: Found entity 1: Bell" {  } { { "Bell.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/Bell.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 _4comparator " "Info: Found entity 2: _4comparator" {  } { { "Bell.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/Bell.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "clock1 " "Info: Elaborating entity \"clock1\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_1kHz div_1kHz:KHZ " "Info: Elaborating entity \"div_1kHz\" for hierarchy \"div_1kHz:KHZ\"" {  } { { "clock1.v" "KHZ" { Text "D:/WORKPLACE/VerilogPRJ/clock1/clock1.v" 21 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Divided_Frequency Divided_Frequency:DIV1 " "Info: Elaborating entity \"Divided_Frequency\" for hierarchy \"Divided_Frequency:DIV1\"" {  } { { "clock1.v" "DIV1" { Text "D:/WORKPLACE/VerilogPRJ/clock1/clock1.v" 23 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "_500HzOut top.v(29) " "Warning (10240): Verilog HDL Always Construct warning at top.v(29): inferring latch(es) for variable \"_500HzOut\", which holds its previous value in one or more paths through the always construct" {  } { { "top.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/top.v" 29 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_500HzOut top.v(29) " "Info (10041): Inferred latch for \"_500HzOut\" at top.v(29)" {  } { { "top.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/top.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_clock top_clock:TOP " "Info: Elaborating entity \"top_clock\" for hierarchy \"top_clock:TOP\"" {  } { { "clock1.v" "TOP" { Text "D:/WORKPLACE/VerilogPRJ/clock1/clock1.v" 24 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter60 top_clock:TOP\|counter60:UT1 " "Info: Elaborating entity \"counter60\" for hierarchy \"top_clock:TOP\|counter60:UT1\"" {  } { { "top.v" "UT1" { Text "D:/WORKPLACE/VerilogPRJ/clock1/top.v" 10 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter10 top_clock:TOP\|counter60:UT1\|counter10:U0 " "Info: Elaborating entity \"counter10\" for hierarchy \"top_clock:TOP\|counter60:UT1\|counter10:U0\"" {  } { { "counter.v" "U0" { Text "D:/WORKPLACE/VerilogPRJ/clock1/counter.v" 40 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter6 top_clock:TOP\|counter60:UT1\|counter6:U1 " "Info: Elaborating entity \"counter6\" for hierarchy \"top_clock:TOP\|counter60:UT1\|counter6:U1\"" {  } { { "counter.v" "U1" { Text "D:/WORKPLACE/VerilogPRJ/clock1/counter.v" 41 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter24 top_clock:TOP\|counter24:UT3 " "Info: Elaborating entity \"counter24\" for hierarchy \"top_clock:TOP\|counter24:UT3\"" {  } { { "top.v" "UT3" { Text "D:/WORKPLACE/VerilogPRJ/clock1/top.v" 12 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "Radio.v 1 1 " "Warning: Using design file Radio.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Radio " "Info: Found entity 1: Radio" {  } { { "Radio.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/Radio.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Radio Radio:U_R " "Info: Elaborating entity \"Radio\" for hierarchy \"Radio:U_R\"" {  } { { "clock1.v" "U_R" { Text "D:/WORKPLACE/VerilogPRJ/clock1/clock1.v" 26 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "_500Hz Radio.v(13) " "Warning (10235): Verilog HDL Always Construct warning at Radio.v(13): variable \"_500Hz\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Radio.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/Radio.v" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "_1kHzIn Radio.v(14) " "Warning (10235): Verilog HDL Always Construct warning at Radio.v(14): variable \"_1kHzIn\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Radio.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/Radio.v" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bell Bell:B1 " "Info: Elaborating entity \"Bell\" for hierarchy \"Bell:B1\"" {  } { { "clock1.v" "B1" { Text "D:/WORKPLACE/VerilogPRJ/clock1/clock1.v" 31 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_4comparator Bell:B1\|_4comparator:SU4 " "Info: Elaborating entity \"_4comparator\" for hierarchy \"Bell:B1\|_4comparator:SU4\"" {  } { { "Bell.v" "SU4" { Text "D:/WORKPLACE/VerilogPRJ/clock1/Bell.v" 27 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:D1 " "Info: Elaborating entity \"display\" for hierarchy \"display:D1\"" {  } { { "clock1.v" "D1" { Text "D:/WORKPLACE/VerilogPRJ/clock1/clock1.v" 65 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Warning: Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "top_clock:TOP\|HrCP " "Warning: Found clock multiplexer top_clock:TOP\|HrCP" {  } { { "top.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/top.v" 8 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "top_clock:TOP\|MinCP " "Warning: Found clock multiplexer top_clock:TOP\|MinCP" {  } { { "top.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/top.v" 8 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Clock multiplexers are found and protected" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "seg1\[7\] VCC " "Warning (13410): Pin \"seg1\[7\]\" is stuck at VCC" {  } { { "clock1.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/clock1.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "seg2\[0\] GND " "Warning (13410): Pin \"seg2\[0\]\" is stuck at GND" {  } { { "clock1.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/clock1.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "seg2\[1\] GND " "Warning (13410): Pin \"seg2\[1\]\" is stuck at GND" {  } { { "clock1.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/clock1.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "seg2\[2\] GND " "Warning (13410): Pin \"seg2\[2\]\" is stuck at GND" {  } { { "clock1.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/clock1.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "seg2\[3\] GND " "Warning (13410): Pin \"seg2\[3\]\" is stuck at GND" {  } { { "clock1.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/clock1.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "seg2\[4\] GND " "Warning (13410): Pin \"seg2\[4\]\" is stuck at GND" {  } { { "clock1.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/clock1.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "seg2\[5\] GND " "Warning (13410): Pin \"seg2\[5\]\" is stuck at GND" {  } { { "clock1.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/clock1.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "seg2\[6\] VCC " "Warning (13410): Pin \"seg2\[6\]\" is stuck at VCC" {  } { { "clock1.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/clock1.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "seg2\[7\] VCC " "Warning (13410): Pin \"seg2\[7\]\" is stuck at VCC" {  } { { "clock1.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/clock1.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "seg3\[0\] GND " "Warning (13410): Pin \"seg3\[0\]\" is stuck at GND" {  } { { "clock1.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/clock1.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "seg3\[1\] GND " "Warning (13410): Pin \"seg3\[1\]\" is stuck at GND" {  } { { "clock1.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/clock1.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "seg3\[2\] GND " "Warning (13410): Pin \"seg3\[2\]\" is stuck at GND" {  } { { "clock1.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/clock1.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "seg3\[3\] GND " "Warning (13410): Pin \"seg3\[3\]\" is stuck at GND" {  } { { "clock1.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/clock1.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "seg3\[4\] GND " "Warning (13410): Pin \"seg3\[4\]\" is stuck at GND" {  } { { "clock1.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/clock1.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "seg3\[5\] GND " "Warning (13410): Pin \"seg3\[5\]\" is stuck at GND" {  } { { "clock1.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/clock1.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "seg3\[6\] VCC " "Warning (13410): Pin \"seg3\[6\]\" is stuck at VCC" {  } { { "clock1.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/clock1.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "seg3\[7\] VCC " "Warning (13410): Pin \"seg3\[7\]\" is stuck at VCC" {  } { { "clock1.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/clock1.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "seg4\[0\] GND " "Warning (13410): Pin \"seg4\[0\]\" is stuck at GND" {  } { { "clock1.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/clock1.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "seg4\[1\] GND " "Warning (13410): Pin \"seg4\[1\]\" is stuck at GND" {  } { { "clock1.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/clock1.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "seg4\[2\] GND " "Warning (13410): Pin \"seg4\[2\]\" is stuck at GND" {  } { { "clock1.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/clock1.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "seg4\[3\] GND " "Warning (13410): Pin \"seg4\[3\]\" is stuck at GND" {  } { { "clock1.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/clock1.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "seg4\[4\] GND " "Warning (13410): Pin \"seg4\[4\]\" is stuck at GND" {  } { { "clock1.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/clock1.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "seg4\[5\] GND " "Warning (13410): Pin \"seg4\[5\]\" is stuck at GND" {  } { { "clock1.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/clock1.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "seg4\[6\] VCC " "Warning (13410): Pin \"seg4\[6\]\" is stuck at VCC" {  } { { "clock1.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/clock1.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "seg4\[7\] VCC " "Warning (13410): Pin \"seg4\[7\]\" is stuck at VCC" {  } { { "clock1.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/clock1.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Warning: Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mode\[0\] " "Warning (15610): No output dependent on input pin \"Mode\[0\]\"" {  } { { "clock1.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/clock1.v" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mode\[1\] " "Warning (15610): No output dependent on input pin \"Mode\[1\]\"" {  } { { "clock1.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/clock1.v" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mode\[2\] " "Warning (15610): No output dependent on input pin \"Mode\[2\]\"" {  } { { "clock1.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/clock1.v" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mode\[3\] " "Warning (15610): No output dependent on input pin \"Mode\[3\]\"" {  } { { "clock1.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/clock1.v" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "218 " "Info: Implemented 218 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Info: Implemented 9 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Info: Implemented 33 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "176 " "Info: Implemented 176 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 39 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 39 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "204 " "Info: Peak virtual memory: 204 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 04 11:21:26 2013 " "Info: Processing ended: Tue Jun 04 11:21:26 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
