/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [4:0] _00_;
  reg [9:0] _01_;
  reg [29:0] _02_;
  reg [4:0] _03_;
  wire [16:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [12:0] celloutsig_0_12z;
  wire [20:0] celloutsig_0_13z;
  wire [12:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [9:0] celloutsig_0_16z;
  wire [11:0] celloutsig_0_17z;
  wire [10:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [5:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [4:0] celloutsig_0_22z;
  wire [3:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [2:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [3:0] celloutsig_0_2z;
  wire [4:0] celloutsig_0_30z;
  wire [2:0] celloutsig_0_31z;
  wire celloutsig_0_33z;
  wire [11:0] celloutsig_0_34z;
  wire [3:0] celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire [4:0] celloutsig_0_41z;
  wire [13:0] celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire celloutsig_0_44z;
  wire [3:0] celloutsig_0_45z;
  wire [5:0] celloutsig_0_46z;
  wire [12:0] celloutsig_0_48z;
  wire celloutsig_0_49z;
  wire [3:0] celloutsig_0_4z;
  wire [22:0] celloutsig_0_52z;
  wire celloutsig_0_53z;
  wire [8:0] celloutsig_0_54z;
  wire celloutsig_0_55z;
  wire [4:0] celloutsig_0_59z;
  wire celloutsig_0_5z;
  wire [13:0] celloutsig_0_60z;
  wire celloutsig_0_63z;
  wire celloutsig_0_67z;
  wire celloutsig_0_69z;
  wire [3:0] celloutsig_0_6z;
  wire celloutsig_0_79z;
  wire celloutsig_0_7z;
  wire [3:0] celloutsig_0_81z;
  wire celloutsig_0_84z;
  wire celloutsig_0_86z;
  wire [6:0] celloutsig_0_88z;
  wire [4:0] celloutsig_0_89z;
  wire celloutsig_0_8z;
  wire [20:0] celloutsig_0_9z;
  wire [4:0] celloutsig_1_0z;
  wire [5:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [3:0] celloutsig_1_1z;
  wire [5:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_5z;
  wire [18:0] celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_36z = ~(celloutsig_0_0z[9] & celloutsig_0_12z[1]);
  assign celloutsig_0_53z = ~(celloutsig_0_12z[9] & celloutsig_0_49z);
  assign celloutsig_1_5z = ~(celloutsig_1_1z[0] & celloutsig_1_1z[0]);
  assign celloutsig_0_15z = ~(celloutsig_0_5z & celloutsig_0_14z[4]);
  assign celloutsig_0_21z = ~(celloutsig_0_1z[4] & celloutsig_0_12z[9]);
  assign celloutsig_0_27z = ~(celloutsig_0_2z[2] & celloutsig_0_9z[9]);
  assign celloutsig_0_3z = ~(in_data[83] & celloutsig_0_2z[0]);
  assign celloutsig_0_29z = ~(celloutsig_0_19z & celloutsig_0_11z);
  assign celloutsig_0_40z = !(celloutsig_0_18z[10] ? celloutsig_0_37z : celloutsig_0_26z[1]);
  assign celloutsig_0_69z = !(celloutsig_0_7z ? celloutsig_0_41z[2] : celloutsig_0_19z);
  assign celloutsig_0_28z = ~(celloutsig_0_15z | celloutsig_0_24z);
  assign celloutsig_0_33z = ~(celloutsig_0_16z[6] | celloutsig_0_25z);
  assign celloutsig_0_84z = celloutsig_0_44z | ~(celloutsig_0_9z[0]);
  assign celloutsig_0_8z = celloutsig_0_7z | celloutsig_0_5z;
  assign celloutsig_0_25z = celloutsig_0_16z[8] | celloutsig_0_12z[8];
  assign celloutsig_1_18z = celloutsig_1_2z + celloutsig_1_8z[15:10];
  assign celloutsig_0_12z = { celloutsig_0_9z[4:3], celloutsig_0_2z, celloutsig_0_10z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_11z } + { celloutsig_0_2z[3:1], celloutsig_0_1z, celloutsig_0_2z };
  always_ff @(posedge celloutsig_1_18z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _00_ <= 5'h00;
    else _00_ <= celloutsig_0_46z[5:1];
  always_ff @(negedge celloutsig_1_18z[0], posedge clkin_data[64])
    if (clkin_data[64]) _01_ <= 10'h000;
    else _01_ <= { celloutsig_0_42z[9:4], celloutsig_0_45z };
  always_ff @(negedge celloutsig_1_18z[0], posedge clkin_data[32])
    if (clkin_data[32]) _02_ <= 30'h00000000;
    else _02_ <= { celloutsig_0_12z, _01_, celloutsig_0_26z, celloutsig_0_44z, celloutsig_0_53z, celloutsig_0_55z, celloutsig_0_10z };
  always_ff @(posedge celloutsig_1_18z[0], posedge clkin_data[32])
    if (clkin_data[32]) _03_ <= 5'h00;
    else _03_ <= celloutsig_0_17z[10:6];
  assign celloutsig_0_48z = { in_data[66:57], celloutsig_0_26z } & celloutsig_0_9z[15:3];
  assign celloutsig_0_52z = { celloutsig_0_1z[1:0], celloutsig_0_22z, celloutsig_0_34z, celloutsig_0_45z } & { celloutsig_0_0z[7:2], celloutsig_0_5z, celloutsig_0_16z, celloutsig_0_46z };
  assign celloutsig_0_59z = celloutsig_0_30z & { celloutsig_0_42z[12], celloutsig_0_2z };
  assign celloutsig_1_0z = in_data[174:170] & in_data[128:124];
  assign celloutsig_0_17z = celloutsig_0_13z[11:0] & celloutsig_0_0z[12:1];
  assign celloutsig_0_19z = { celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_10z } === celloutsig_0_18z[4:2];
  assign celloutsig_0_44z = { celloutsig_0_14z[6:2], celloutsig_0_28z } > { celloutsig_0_18z[3], celloutsig_0_43z, celloutsig_0_2z };
  assign celloutsig_0_37z = { celloutsig_0_17z, celloutsig_0_2z, celloutsig_0_5z } <= { celloutsig_0_22z[3:2], celloutsig_0_20z, celloutsig_0_12z, celloutsig_0_11z };
  assign celloutsig_0_38z = { celloutsig_0_1z[5], celloutsig_0_29z, celloutsig_0_4z, celloutsig_0_25z, celloutsig_0_23z, celloutsig_0_8z } <= celloutsig_0_12z[12:1];
  assign celloutsig_0_43z = { celloutsig_0_22z[3:0], celloutsig_0_33z } <= { in_data[29:26], celloutsig_0_33z };
  assign celloutsig_0_55z = { celloutsig_0_54z[3], celloutsig_0_17z, celloutsig_0_20z, celloutsig_0_26z } <= { _03_[2:0], celloutsig_0_31z, celloutsig_0_35z, celloutsig_0_7z, celloutsig_0_38z, celloutsig_0_21z, celloutsig_0_4z };
  assign celloutsig_0_63z = { celloutsig_0_59z[4:1], celloutsig_0_36z, celloutsig_0_35z, celloutsig_0_40z } <= { celloutsig_0_13z[15:7], celloutsig_0_38z };
  assign celloutsig_0_7z = { celloutsig_0_0z[16:15], celloutsig_0_6z, celloutsig_0_1z } <= { celloutsig_0_4z[2], celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_3z };
  assign celloutsig_0_11z = celloutsig_0_0z[8:6] <= { celloutsig_0_1z[0], celloutsig_0_7z, celloutsig_0_5z };
  assign celloutsig_0_20z = { celloutsig_0_0z[14:11], celloutsig_0_18z } <= { in_data[13:11], celloutsig_0_17z };
  assign celloutsig_0_86z = ! { _02_[3:0], celloutsig_0_23z };
  assign celloutsig_1_3z = ! celloutsig_1_2z;
  assign celloutsig_0_35z = celloutsig_0_6z % { 1'h1, celloutsig_0_6z[2:1], in_data[0] };
  assign celloutsig_0_89z = { celloutsig_0_13z[11:8], celloutsig_0_86z } % { 1'h1, celloutsig_0_60z[10:8], celloutsig_0_55z };
  assign celloutsig_0_41z = { celloutsig_0_18z[5], celloutsig_0_2z } % { 1'h1, celloutsig_0_22z[2:0], celloutsig_0_21z };
  assign celloutsig_0_45z = { celloutsig_0_26z[2:1], celloutsig_0_19z, celloutsig_0_7z } % { 1'h1, celloutsig_0_18z[9:7] };
  assign celloutsig_0_6z = { celloutsig_0_0z[5:3], celloutsig_0_3z } % { 1'h1, celloutsig_0_0z[7:5] };
  assign celloutsig_0_54z = { celloutsig_0_48z[8:4], celloutsig_0_27z, celloutsig_0_33z, celloutsig_0_15z, celloutsig_0_20z } % { 1'h1, celloutsig_0_11z, celloutsig_0_1z, celloutsig_0_25z };
  assign celloutsig_0_26z = celloutsig_0_16z[7:5] % { 1'h1, celloutsig_0_2z[1:0] };
  assign celloutsig_0_0z = - in_data[22:6];
  assign celloutsig_1_8z = - { in_data[170:154], celloutsig_1_5z, celloutsig_1_3z };
  assign celloutsig_0_2z = - in_data[35:32];
  assign celloutsig_0_22z = - { celloutsig_0_14z[5:2], celloutsig_0_7z };
  assign celloutsig_0_42z = ~ { celloutsig_0_33z, celloutsig_0_34z, celloutsig_0_27z };
  assign celloutsig_0_60z = ~ in_data[78:65];
  assign celloutsig_0_81z = ~ { celloutsig_0_52z[18:16], celloutsig_0_69z };
  assign celloutsig_1_1z = ~ celloutsig_1_0z[3:0];
  assign celloutsig_0_18z = ~ { celloutsig_0_10z, celloutsig_0_16z };
  assign celloutsig_0_67z = & celloutsig_0_1z;
  assign celloutsig_0_5z = | { in_data[47:41], celloutsig_0_1z };
  assign celloutsig_0_24z = | { celloutsig_0_12z[9:5], celloutsig_0_7z, celloutsig_0_21z, celloutsig_0_12z, celloutsig_0_15z };
  assign celloutsig_0_10z = ^ { celloutsig_0_0z[14:5], celloutsig_0_5z };
  assign celloutsig_0_4z = celloutsig_0_2z <<< celloutsig_0_0z[6:3];
  assign celloutsig_0_46z = { celloutsig_0_17z[10:7], celloutsig_0_29z, celloutsig_0_40z } <<< celloutsig_0_18z[8:3];
  assign celloutsig_0_9z = in_data[35:15] <<< { in_data[49], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_8z };
  assign celloutsig_0_88z = { _00_[4:2], celloutsig_0_84z, celloutsig_0_40z, celloutsig_0_67z, celloutsig_0_37z } <<< { celloutsig_0_3z, celloutsig_0_79z, celloutsig_0_36z, celloutsig_0_81z };
  assign celloutsig_1_2z = { celloutsig_1_0z[3:2], celloutsig_1_1z } <<< in_data[121:116];
  assign celloutsig_0_13z = { in_data[18:1], celloutsig_0_11z, celloutsig_0_7z, celloutsig_0_5z } <<< { celloutsig_0_2z, celloutsig_0_12z, celloutsig_0_6z };
  assign celloutsig_0_31z = celloutsig_0_14z[12:10] <<< celloutsig_0_26z;
  assign celloutsig_0_34z = { celloutsig_0_13z[6:0], celloutsig_0_11z, celloutsig_0_15z, celloutsig_0_28z, celloutsig_0_19z, celloutsig_0_15z } <<< { celloutsig_0_18z[6], celloutsig_0_24z, celloutsig_0_24z, celloutsig_0_31z, celloutsig_0_8z, celloutsig_0_22z };
  assign celloutsig_0_14z = { celloutsig_0_13z[11:0], celloutsig_0_10z } >>> { celloutsig_0_13z[14:3], celloutsig_0_11z };
  assign celloutsig_0_1z = celloutsig_0_0z[15:10] ~^ in_data[28:23];
  assign celloutsig_0_16z = { in_data[62:54], celloutsig_0_3z } ~^ { celloutsig_0_14z[9:5], celloutsig_0_5z, celloutsig_0_6z };
  assign celloutsig_0_23z = in_data[47:44] ~^ celloutsig_0_2z;
  assign celloutsig_0_30z = { celloutsig_0_1z[5:3], celloutsig_0_29z, celloutsig_0_21z } ~^ { in_data[64:61], celloutsig_0_25z };
  assign celloutsig_0_49z = ~((celloutsig_0_18z[4] & celloutsig_0_21z) | celloutsig_0_34z[2]);
  assign celloutsig_0_79z = ~((celloutsig_0_63z & celloutsig_0_23z[1]) | celloutsig_0_44z);
  assign celloutsig_1_19z = ~((celloutsig_1_3z & celloutsig_1_5z) | celloutsig_1_18z[3]);
  assign { out_data[133:128], out_data[96], out_data[38:32], out_data[4:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_88z, celloutsig_0_89z };
endmodule
