============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.18-s082_1
  Generated on:           Oct 20 2025  08:39:48 pm
  Module:                 riscv_core
  Library domain:         worst
    Domain index:         0
    Technology library:   slow_vdd1v0 1.0
  Library domain:         best
    Domain index:         1
    Technology library:   fast_vdd1v2 1.0
  Operating conditions:   PVT_0P9V_125C 
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

              Instance                      Module         Cell Count  Cell Area  Net Area   Combinational    Buffer   Inverter     Flop     Latch   Clock-Gate   Memory   Macro   Total Area 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
riscv_core                                                      25557  80189.424 32913.237       55310.292  2103.642   4138.542  18636.948   0.000        0.000    0.000   0.000   113102.661 
  u_exec0_u_alu                      biriscv_alu                 1335   3542.778  1487.628        3059.874   165.528    317.376      0.000   0.000        0.000    0.000   0.000     5030.406 
  u_exec1_u_alu                      biriscv_alu_1167            1266   3153.240  1426.733        2818.080    73.530    261.630      0.000   0.000        0.000    0.000   0.000     4579.973 
  u_frontend_u_decode_genblk1.u_dec0 biriscv_decoder              149    555.408   135.949         509.238     7.866     38.304      0.000   0.000        0.000    0.000   0.000      691.357 
  u_frontend_u_decode_genblk1.u_dec1 biriscv_decoder_2471         153    533.178   138.173         493.164     4.104     35.910      0.000   0.000        0.000    0.000   0.000      671.351 
