# Reading D:/quartus/modelsim/modelsim_ase/tcl/vsim/pref.tcl
# do systolic_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/quartus/modelsim/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/quartus/openCL\ project/systolic {D:/quartus/openCL project/systolic/systolicCU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:02:01 on Nov 03,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/quartus/openCL project/systolic" D:/quartus/openCL project/systolic/systolicCU.v 
# -- Compiling module systolicCU
# 
# Top level modules:
# 	systolicCU
# End time: 14:02:01 on Nov 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/quartus/openCL\ project/systolic {D:/quartus/openCL project/systolic/systolicmemory.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:02:01 on Nov 03,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/quartus/openCL project/systolic" D:/quartus/openCL project/systolic/systolicmemory.v 
# -- Compiling module systolicmemory
# 
# Top level modules:
# 	systolicmemory
# End time: 14:02:01 on Nov 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/quartus/openCL\ project/systolic {D:/quartus/openCL project/systolic/processelement.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:02:01 on Nov 03,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/quartus/openCL project/systolic" D:/quartus/openCL project/systolic/processelement.v 
# -- Compiling module processelement
# 
# Top level modules:
# 	processelement
# End time: 14:02:01 on Nov 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/quartus/openCL\ project/systolic {D:/quartus/openCL project/systolic/systolictop.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:02:01 on Nov 03,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/quartus/openCL project/systolic" D:/quartus/openCL project/systolic/systolictop.v 
# -- Compiling module systolictop
# 
# Top level modules:
# 	systolictop
# End time: 14:02:01 on Nov 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/quartus/openCL\ project/systolic/test {D:/quartus/openCL project/systolic/test/testbench_1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:02:01 on Nov 03,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/quartus/openCL project/systolic/test" D:/quartus/openCL project/systolic/test/testbench_1.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 14:02:01 on Nov 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" tb 
# Start time: 14:02:01 on Nov 03,2018
# Loading work.tb
# Loading work.systolictop
# Loading work.systolicCU
# Loading work.processelement
# Loading work.systolicmemory
# ** Warning: (vsim-3015) D:/quartus/openCL project/systolic/test/testbench_1.v(26): [PCDPC] - Port size (3) does not match connection size (5) for port 'i'. The port definition is at: D:/quartus/openCL project/systolic/systolictop.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb/test File: D:/quartus/openCL project/systolic/systolictop.v
# ** Warning: (vsim-3015) D:/quartus/openCL project/systolic/test/testbench_1.v(26): [PCDPC] - Port size (3) does not match connection size (5) for port 'j'. The port definition is at: D:/quartus/openCL project/systolic/systolictop.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb/test File: D:/quartus/openCL project/systolic/systolictop.v
# ** Warning: (vsim-3015) D:/quartus/openCL project/systolic/systolictop.v(23): [PCDPC] - Port size (16) does not match connection size (8) for port 'MUL_A_out'. The port definition is at: D:/quartus/openCL project/systolic/processelement.v(19).
#    Time: 0 ps  Iteration: 0  Instance: /tb/test/pe1 File: D:/quartus/openCL project/systolic/processelement.v
# ** Warning: (vsim-3015) D:/quartus/openCL project/systolic/systolictop.v(23): [PCDPC] - Port size (16) does not match connection size (8) for port 'MUL_B_out'. The port definition is at: D:/quartus/openCL project/systolic/processelement.v(20).
#    Time: 0 ps  Iteration: 0  Instance: /tb/test/pe1 File: D:/quartus/openCL project/systolic/processelement.v
# ** Warning: (vsim-3015) D:/quartus/openCL project/systolic/systolictop.v(24): [PCDPC] - Port size (16) does not match connection size (8) for port 'MUL_B_out'. The port definition is at: D:/quartus/openCL project/systolic/processelement.v(20).
#    Time: 0 ps  Iteration: 0  Instance: /tb/test/pe2 File: D:/quartus/openCL project/systolic/processelement.v
# ** Warning: (vsim-3015) D:/quartus/openCL project/systolic/systolictop.v(25): [PCDPC] - Port size (16) does not match connection size (8) for port 'MUL_A_out'. The port definition is at: D:/quartus/openCL project/systolic/processelement.v(19).
#    Time: 0 ps  Iteration: 0  Instance: /tb/test/pe3 File: D:/quartus/openCL project/systolic/processelement.v
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : D:/quartus/openCL project/systolic/test/testbench_1.v(99)
#    Time: 1400 ns  Iteration: 0  Instance: /tb
# Break in Module tb at D:/quartus/openCL project/systolic/test/testbench_1.v line 99
add wave -position end sim:/tb/test/ctrl1/*
add wave -position end  sim:/tb/test/mem1/matrix
restart -f
# ** Warning: (vsim-3015) D:/quartus/openCL project/systolic/test/testbench_1.v(26): [PCDPC] - Port size (3) does not match connection size (5) for port 'i'. The port definition is at: D:/quartus/openCL project/systolic/systolictop.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb/test File: D:/quartus/openCL project/systolic/systolictop.v
# ** Warning: (vsim-3015) D:/quartus/openCL project/systolic/test/testbench_1.v(26): [PCDPC] - Port size (3) does not match connection size (5) for port 'j'. The port definition is at: D:/quartus/openCL project/systolic/systolictop.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb/test File: D:/quartus/openCL project/systolic/systolictop.v
# ** Warning: (vsim-3015) D:/quartus/openCL project/systolic/systolictop.v(23): [PCDPC] - Port size (16) does not match connection size (8) for port 'MUL_A_out'. The port definition is at: D:/quartus/openCL project/systolic/processelement.v(19).
#    Time: 0 ps  Iteration: 0  Instance: /tb/test/pe1 File: D:/quartus/openCL project/systolic/processelement.v
# ** Warning: (vsim-3015) D:/quartus/openCL project/systolic/systolictop.v(23): [PCDPC] - Port size (16) does not match connection size (8) for port 'MUL_B_out'. The port definition is at: D:/quartus/openCL project/systolic/processelement.v(20).
#    Time: 0 ps  Iteration: 0  Instance: /tb/test/pe1 File: D:/quartus/openCL project/systolic/processelement.v
# ** Warning: (vsim-3015) D:/quartus/openCL project/systolic/systolictop.v(24): [PCDPC] - Port size (16) does not match connection size (8) for port 'MUL_B_out'. The port definition is at: D:/quartus/openCL project/systolic/processelement.v(20).
#    Time: 0 ps  Iteration: 0  Instance: /tb/test/pe2 File: D:/quartus/openCL project/systolic/processelement.v
# ** Warning: (vsim-3015) D:/quartus/openCL project/systolic/systolictop.v(25): [PCDPC] - Port size (16) does not match connection size (8) for port 'MUL_A_out'. The port definition is at: D:/quartus/openCL project/systolic/processelement.v(19).
#    Time: 0 ps  Iteration: 0  Instance: /tb/test/pe3 File: D:/quartus/openCL project/systolic/processelement.v
run -all
# ** Note: $stop    : D:/quartus/openCL project/systolic/test/testbench_1.v(99)
#    Time: 1400 ns  Iteration: 0  Instance: /tb
# Break in Module tb at D:/quartus/openCL project/systolic/test/testbench_1.v line 99
add wave -position insertpoint  \
sim:/tb/test/pe1/clk \
sim:/tb/test/pe1/MUL_A_in \
sim:/tb/test/pe1/MUL_B_in \
sim:/tb/test/pe1/reset \
sim:/tb/test/pe1/clear \
sim:/tb/test/pe1/MUL_C_out \
sim:/tb/test/pe1/MUL_A_out \
sim:/tb/test/pe1/MUL_B_out \
sim:/tb/test/pe1/RESULT \
sim:/tb/test/pe1/NEXT_RESULT
restart -f
# ** Warning: (vsim-3015) D:/quartus/openCL project/systolic/test/testbench_1.v(26): [PCDPC] - Port size (3) does not match connection size (5) for port 'i'. The port definition is at: D:/quartus/openCL project/systolic/systolictop.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb/test File: D:/quartus/openCL project/systolic/systolictop.v
# ** Warning: (vsim-3015) D:/quartus/openCL project/systolic/test/testbench_1.v(26): [PCDPC] - Port size (3) does not match connection size (5) for port 'j'. The port definition is at: D:/quartus/openCL project/systolic/systolictop.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb/test File: D:/quartus/openCL project/systolic/systolictop.v
# ** Warning: (vsim-3015) D:/quartus/openCL project/systolic/systolictop.v(23): [PCDPC] - Port size (16) does not match connection size (8) for port 'MUL_A_out'. The port definition is at: D:/quartus/openCL project/systolic/processelement.v(19).
#    Time: 0 ps  Iteration: 0  Instance: /tb/test/pe1 File: D:/quartus/openCL project/systolic/processelement.v
# ** Warning: (vsim-3015) D:/quartus/openCL project/systolic/systolictop.v(23): [PCDPC] - Port size (16) does not match connection size (8) for port 'MUL_B_out'. The port definition is at: D:/quartus/openCL project/systolic/processelement.v(20).
#    Time: 0 ps  Iteration: 0  Instance: /tb/test/pe1 File: D:/quartus/openCL project/systolic/processelement.v
# ** Warning: (vsim-3015) D:/quartus/openCL project/systolic/systolictop.v(24): [PCDPC] - Port size (16) does not match connection size (8) for port 'MUL_B_out'. The port definition is at: D:/quartus/openCL project/systolic/processelement.v(20).
#    Time: 0 ps  Iteration: 0  Instance: /tb/test/pe2 File: D:/quartus/openCL project/systolic/processelement.v
# ** Warning: (vsim-3015) D:/quartus/openCL project/systolic/systolictop.v(25): [PCDPC] - Port size (16) does not match connection size (8) for port 'MUL_A_out'. The port definition is at: D:/quartus/openCL project/systolic/processelement.v(19).
#    Time: 0 ps  Iteration: 0  Instance: /tb/test/pe3 File: D:/quartus/openCL project/systolic/processelement.v
run -all
# GetModuleFileName: 找不到指定的模块。
# 
# 
# ** Note: $stop    : D:/quartus/openCL project/systolic/test/testbench_1.v(99)
#    Time: 1400 ns  Iteration: 0  Instance: /tb
# Break in Module tb at D:/quartus/openCL project/systolic/test/testbench_1.v line 99
# End time: 14:23:52 on Nov 03,2018, Elapsed time: 0:21:51
# Errors: 0, Warnings: 18
