pub mod entry;
pub mod paging;
pub mod serial;

use core::arch::asm;
use core::ptr;

use align_address::Align;
use goblin::elf::header::header64::{Header, EI_DATA, ELFDATA2LSB, ELFMAG, SELFMAG};
use hermit_dtb::Dtb;
use hermit_entry::boot_info::{BootInfo, HardwareInfo, PlatformInfo, RawBootInfo, SerialPortBase};
use hermit_entry::elf::LoadedKernel;
use hermit_entry::Entry;
use log::info;
use sptr::Strict;

use crate::arch::paging::*;
use crate::arch::serial::SerialPort;

extern "C" {
    static kernel_end: u8;
    static mut l0_pgtable: u64;
    static mut l1_pgtable: u64;
    static mut l2_pgtable: u64;
    static mut l2k_pgtable: u64;
    static mut l3_pgtable: u64;
    static mut L0mib_pgtable: u64;
}

/// start address of the RAM at Qemu's virt emulation
const RAM_START: u64 = 0x40000000;
/// Physical address of UART0 at Qemu's virt emulation
const SERIAL_PORT_ADDRESS: u32 = 0x09000000;
/// Default stack size of the kernel
const KERNEL_STACK_SIZE: usize = 32_768;
/// Qemu assumes for ELF kernel that the DTB is located at
/// start of RAM (0x4000_0000)
/// see <https://qemu.readthedocs.io/en/latest/system/arm/virt.html>
const DEVICE_TREE: u64 = RAM_START;

#[allow(dead_code)]
const PT_DEVICE: u64 = 0x707;
const PT_PT: u64 = 0x713;
const PT_MEM: u64 = 0x713;
const PT_MEM_CD: u64 = 0x70F;
const PT_SELF: u64 = 1 << 55;

// VARIABLES
static mut COM1: SerialPort = SerialPort::new(SERIAL_PORT_ADDRESS);

pub fn message_output_init() {
    let dtb = unsafe {
        Dtb::from_raw(sptr::from_exposed_addr(DEVICE_TREE as usize))
            .expect(".dtb file has invalid header")
    };

    let property = dtb.get_property("/chosen", "stdout-path");
    let uart_address = if let Some(stdout) = property {
        let stdout = core::str::from_utf8(stdout)
            .unwrap()
            .trim_matches(char::from(0));
        if let Some(pos) = stdout.find('@') {
            let len = stdout.len();
            u32::from_str_radix(&stdout[pos + 1..len], 16).unwrap_or(SERIAL_PORT_ADDRESS)
        } else {
            SERIAL_PORT_ADDRESS
        }
    } else {
        SERIAL_PORT_ADDRESS
    };

    unsafe {
        COM1.set_port(uart_address);
    }
}

pub fn output_message_byte(byte: u8) {
    unsafe {
        COM1.write_byte(byte);
    }
}

pub unsafe fn get_memory(_memory_size: u64) -> u64 {
    (ptr::addr_of!(kernel_end).addr() as u64).align_up(LargePageSize::SIZE as u64)
}

pub fn find_kernel() -> &'static [u8] {
    let dtb = unsafe {
        Dtb::from_raw(sptr::from_exposed_addr(DEVICE_TREE as usize))
            .expect(".dtb file has invalid header")
    };

    let module_start = dtb
        .enum_subnodes("/chosen")
        .find(|node| node.starts_with("module@"))
        .map(|node| {
            let value = node.strip_prefix("module@").unwrap();
            if let Some(value) = value.strip_prefix("0x") {
                usize::from_str_radix(value, 16).unwrap()
            } else if let Some(value) = value.strip_prefix("0X") {
                usize::from_str_radix(value, 16).unwrap()
            } else {
                value.parse().unwrap()
            }
        })
        .unwrap();

    let header = unsafe {
        &*core::mem::transmute::<*const u8, *const Header>(sptr::from_exposed_addr(module_start))
    };

    if header.e_ident[0..SELFMAG] != ELFMAG[..] {
        panic!("Don't found valid ELF file!");
    }

    #[cfg(target_endian = "little")]
    let file_size = if header.e_ident[EI_DATA] == ELFDATA2LSB {
        header.e_shoff + (header.e_shentsize as u64 * header.e_shnum as u64)
    } else {
        header.e_shoff.to_le() + (header.e_shentsize.to_le() as u64 * header.e_shnum.to_le() as u64)
    };
    #[cfg(target_endian = "big")]
    let file_size = if header.e_ident[EI_DATA] == ELFDATA2LSB {
        header.e_shoff.to_be() + (header.e_shentsize.to_be() as u64 * header.e_shnum.to_be() as u64)
    } else {
        header.e_shoff + (header.e_shentsize as u64 * header.e_shnum as u64)
    };

    info!("Found ELF file with size {}", file_size);

    unsafe {
        core::slice::from_raw_parts(
            sptr::from_exposed_addr(module_start),
            file_size.try_into().unwrap(),
        )
    }
}

pub unsafe fn boot_kernel(kernel_info: LoadedKernel) -> ! {
    let LoadedKernel {
        load_info,
        entry_point,
    } = kernel_info;

    let dtb = unsafe {
        Dtb::from_raw(sptr::from_exposed_addr(DEVICE_TREE as usize))
            .expect(".dtb file has invalid header")
    };
    let cpus = dtb
        .enum_subnodes("/cpus")
        .filter(|c| c.split('@').next().unwrap() == "cpu")
        .count();
    info!("Detect {} CPU(s)", cpus);

    let uart_address: u32 = unsafe { COM1.get_port() };
    info!("Detect UART at {:#x}", uart_address);

    let pgt_slice = unsafe { core::slice::from_raw_parts_mut(ptr::addr_of_mut!(l0_pgtable), 512) };
    for i in pgt_slice.iter_mut() {
        *i = 0;
    }
    pgt_slice[0] = ptr::addr_of!(l1_pgtable).addr() as u64 + PT_PT;
    pgt_slice[511] = ptr::addr_of!(l0_pgtable).addr() as u64 + PT_PT + PT_SELF;

    let pgt_slice = unsafe { core::slice::from_raw_parts_mut(ptr::addr_of_mut!(l1_pgtable), 512) };
    for i in pgt_slice.iter_mut() {
        *i = 0;
    }
    pgt_slice[0] = ptr::addr_of!(l2_pgtable).addr() as u64 + PT_PT;
    pgt_slice[1] = ptr::addr_of!(l2k_pgtable).addr() as u64 + PT_PT;

    let pgt_slice = unsafe { core::slice::from_raw_parts_mut(ptr::addr_of_mut!(l2_pgtable), 512) };
    for i in pgt_slice.iter_mut() {
        *i = 0;
    }
    pgt_slice[0] = ptr::addr_of!(l3_pgtable).addr() as u64 + PT_PT;

    let pgt_slice = unsafe { core::slice::from_raw_parts_mut(ptr::addr_of_mut!(l3_pgtable), 512) };
    for i in pgt_slice.iter_mut() {
        *i = 0;
    }
    pgt_slice[1] = uart_address as u64 + PT_MEM_CD;

    // map kernel to KERNEL_START and stack below the kernel
    let pgt_slice = unsafe { core::slice::from_raw_parts_mut(ptr::addr_of_mut!(l2k_pgtable), 512) };
    for i in pgt_slice.iter_mut() {
        *i = 0;
    }
    for (i, pgt_slice) in pgt_slice.iter_mut().enumerate().take(10) {
        *pgt_slice =
            ptr::addr_of!(L0mib_pgtable).addr() as u64 + (i * BasePageSize::SIZE) as u64 + PT_PT;
    }

    let pgt_slice =
        unsafe { core::slice::from_raw_parts_mut(ptr::addr_of_mut!(L0mib_pgtable), 10 * 512) };
    for (i, entry) in pgt_slice.iter_mut().enumerate() {
        *entry = RAM_START + (i * BasePageSize::SIZE) as u64 + PT_MEM;
    }

    unsafe {
        COM1.set_port(0x1000);
    }

    // Load TTBRx
    unsafe {
        asm!(
                "msr ttbr1_el1, xzr",
                "msr ttbr0_el1, {}",
                "dsb sy",
                "isb",
                in(reg) ptr::addr_of!(l0_pgtable).addr() as u64,
                options(nostack),
        )
    };

    // Enable paging
    unsafe {
        asm!(
                "mrs x0, sctlr_el1",
                "orr x0, x0, #1",
                "msr sctlr_el1, x0",
                "bl 0f",
                "0:",
                out("x0") _,
                options(nostack),
        );
    }

    let current_stack_address = load_info.kernel_image_addr_range.start - KERNEL_STACK_SIZE as u64;
    pub static mut BOOT_INFO: Option<RawBootInfo> = None;

    let dtb = unsafe {
        Dtb::from_raw(sptr::from_exposed_addr(DEVICE_TREE as usize))
            .expect(".dtb file has invalid header")
    };

    if let Some(device_type) = dtb.get_property("/memory", "device_type") {
        let device_type = core::str::from_utf8(device_type)
            .unwrap()
            .trim_matches(char::from(0));
        assert!(device_type == "memory");
    }

    let reg = dtb.get_property("/memory", "reg").unwrap();
    let (start_slice, size_slice) = reg.split_at(core::mem::size_of::<u64>());
    let ram_start = u64::from_be_bytes(start_slice.try_into().unwrap());
    let ram_size = u64::from_be_bytes(size_slice.try_into().unwrap());

    let boot_info = {
        let boot_info = BootInfo {
            hardware_info: HardwareInfo {
                phys_addr_range: ram_start..ram_start + ram_size,
                serial_port_base: SerialPortBase::new(0x1000),
                device_tree: core::num::NonZeroU64::new(DEVICE_TREE),
            },
            load_info,
            platform_info: PlatformInfo::LinuxBoot,
        };
        RawBootInfo::from(boot_info)
    };

    unsafe {
        BOOT_INFO = Some(boot_info);
    }

    // Jump to the kernel entry point and provide the Multiboot information to it.
    info!(
        "Jumping to HermitCore Application Entry Point at {:#x}",
        entry_point
    );

    /* Memory barrier */
    unsafe {
        asm!("dsb sy", options(nostack));
    }

    #[allow(dead_code)]
    const ENTRY_TYPE_CHECK: Entry = {
        unsafe extern "C" fn entry_signature(
            _raw_boot_info: &'static RawBootInfo,
            _cpu_id: u32,
        ) -> ! {
            unimplemented!()
        }
        entry_signature
    };

    unsafe {
        asm!(
            "mov sp, {stack_address}",
            "br {entry}",
            stack_address = in(reg) current_stack_address,
            entry = in(reg) entry_point,
            in("x0") BOOT_INFO.as_ref().unwrap(),
            in("x1") 0,
            options(noreturn)
        )
    }
}
