simVerilogNetlistFileList = '((("16nm" "Martin_Add32") 
	("cds9/netlist" "cds9/map" "schematic")
    ) 
    (("16nm" "TH22") 
	("cds8/netlist" "cds8/map" "schematic")
    ) 
    (("16nm" "Martin_Add4") 
	("cds7/netlist" "cds7/map" "schematic")
    ) 
    (("16nm" "Martin_Add") 
	("cds6/netlist" "cds6/map" "schematic")
    ) 
    (("16nm" "or2_1x") 
	("cds5/netlist" "cds5/map" "schematic")
    )
    (("16nm" "nor_1x") 
	("cds4/netlist" "cds4/map" "schematic")
    ) 
    (("16nm" "Martin_Carry") 
	("cds3/netlist" "cds3/map" "schematic")
    ) 
    (("16nm" "Martin_Sum") 
	("cds2/netlist" "cds2/map" "schematic")
    ) 
    (("16nm" "inv_1x") 
	("cds1/netlist" "cds1/map" "schematic")
    ) 
    (("16nm" "TH44") 
	("cds0/netlist" "cds0/map" "schematic")
    )
)
simVerilogNetlistFileLibList = '("16nm")
simVerilogNetlistFileCellList = '(("16nm" 
	("TH44" "inv_1x" "Martin_Sum" "Martin_Carry" "nor_1x"
	    "or2_1x" "Martin_Add" "Martin_Add4" "TH22" "Martin_Add32"
	)
    )
)
hnlIncrementalDirectory = '"ihnl"
