{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1526690887659 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1526690887659 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 19 12:48:07 2018 " "Processing started: Sat May 19 12:48:07 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1526690887659 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1526690887659 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 305Project -c 305Project " "Command: quartus_map --read_settings_files=on --write_settings_files=off 305Project -c 305Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1526690887659 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1526690888203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "diagram_lfsr.bdf 1 1 " "Found 1 design units, including 1 entities, in source file diagram_lfsr.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Diagram_LFSR " "Found entity 1: Diagram_LFSR" {  } { { "Diagram_LFSR.bdf" "" { Schematic "D:/bcri429/305Project/Diagram_LFSR.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526690888282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526690888282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ball_lfsr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ball_lfsr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ball_lfsr-behavior " "Found design unit 1: ball_lfsr-behavior" {  } { { "ball_lfsr.vhd" "" { Text "D:/bcri429/305Project/ball_lfsr.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526690888642 ""} { "Info" "ISGN_ENTITY_NAME" "1 ball_lfsr " "Found entity 1: ball_lfsr" {  } { { "ball_lfsr.vhd" "" { Text "D:/bcri429/305Project/ball_lfsr.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526690888642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526690888642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_SYNC-a " "Found design unit 1: VGA_SYNC-a" {  } { { "vga_sync.vhd" "" { Text "D:/bcri429/305Project/vga_sync.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526690888642 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_SYNC " "Found entity 1: VGA_SYNC" {  } { { "vga_sync.vhd" "" { Text "D:/bcri429/305Project/vga_sync.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526690888642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526690888642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_bit_lfsr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file four_bit_lfsr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 four_bit_lfsr-behaviour " "Found design unit 1: four_bit_lfsr-behaviour" {  } { { "four_bit_lfsr.vhd" "" { Text "D:/bcri429/305Project/four_bit_lfsr.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526690888652 ""} { "Info" "ISGN_ENTITY_NAME" "1 four_bit_lfsr " "Found entity 1: four_bit_lfsr" {  } { { "four_bit_lfsr.vhd" "" { Text "D:/bcri429/305Project/four_bit_lfsr.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526690888652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526690888652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_div-behavior " "Found design unit 1: clock_div-behavior" {  } { { "clock_div.vhd" "" { Text "D:/bcri429/305Project/clock_div.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526690888652 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_div " "Found entity 1: clock_div" {  } { { "clock_div.vhd" "" { Text "D:/bcri429/305Project/clock_div.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526690888652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526690888652 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Diagram_LFSR " "Elaborating entity \"Diagram_LFSR\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1526690888702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_SYNC VGA_SYNC:inst2 " "Elaborating entity \"VGA_SYNC\" for hierarchy \"VGA_SYNC:inst2\"" {  } { { "Diagram_LFSR.bdf" "inst2" { Schematic "D:/bcri429/305Project/Diagram_LFSR.bdf" { { 224 864 1088 400 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526690888702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_div clock_div:inst1 " "Elaborating entity \"clock_div\" for hierarchy \"clock_div:inst1\"" {  } { { "Diagram_LFSR.bdf" "inst1" { Schematic "D:/bcri429/305Project/Diagram_LFSR.bdf" { { 128 376 512 208 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526690888712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ball_lfsr ball_lfsr:inst " "Elaborating entity \"ball_lfsr\" for hierarchy \"ball_lfsr:inst\"" {  } { { "Diagram_LFSR.bdf" "inst" { Schematic "D:/bcri429/305Project/Diagram_LFSR.bdf" { { 240 264 480 448 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526690888712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four_bit_lfsr four_bit_lfsr:inst3 " "Elaborating entity \"four_bit_lfsr\" for hierarchy \"four_bit_lfsr:inst3\"" {  } { { "Diagram_LFSR.bdf" "inst3" { Schematic "D:/bcri429/305Project/Diagram_LFSR.bdf" { { 304 -240 -24 416 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526690888722 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "v_random_number four_bit_lfsr.vhd(39) " "VHDL Process Statement warning at four_bit_lfsr.vhd(39): signal \"v_random_number\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "four_bit_lfsr.vhd" "" { Text "D:/bcri429/305Project/four_bit_lfsr.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1526690888722 "|Diagram_LFSR|four_bit_lfsr:inst3"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "green_out GND " "Pin \"green_out\" is stuck at GND" {  } { { "Diagram_LFSR.bdf" "" { Schematic "D:/bcri429/305Project/Diagram_LFSR.bdf" { { 264 1088 1264 280 "green_out" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526690889322 "|Diagram_LFSR|green_out"} { "Warning" "WMLS_MLS_STUCK_PIN" "blue_out GND " "Pin \"blue_out\" is stuck at GND" {  } { { "Diagram_LFSR.bdf" "" { Schematic "D:/bcri429/305Project/Diagram_LFSR.bdf" { { 280 1088 1264 296 "blue_out" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526690889322 "|Diagram_LFSR|blue_out"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg0\[6\] VCC " "Pin \"seg0\[6\]\" is stuck at VCC" {  } { { "Diagram_LFSR.bdf" "" { Schematic "D:/bcri429/305Project/Diagram_LFSR.bdf" { { 328 584 760 344 "seg0\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526690889322 "|Diagram_LFSR|seg0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg0\[5\] VCC " "Pin \"seg0\[5\]\" is stuck at VCC" {  } { { "Diagram_LFSR.bdf" "" { Schematic "D:/bcri429/305Project/Diagram_LFSR.bdf" { { 328 584 760 344 "seg0\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526690889322 "|Diagram_LFSR|seg0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg0\[4\] VCC " "Pin \"seg0\[4\]\" is stuck at VCC" {  } { { "Diagram_LFSR.bdf" "" { Schematic "D:/bcri429/305Project/Diagram_LFSR.bdf" { { 328 584 760 344 "seg0\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526690889322 "|Diagram_LFSR|seg0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg1\[6\] VCC " "Pin \"seg1\[6\]\" is stuck at VCC" {  } { { "Diagram_LFSR.bdf" "" { Schematic "D:/bcri429/305Project/Diagram_LFSR.bdf" { { 312 584 760 328 "seg1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526690889322 "|Diagram_LFSR|seg1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg1\[2\] VCC " "Pin \"seg1\[2\]\" is stuck at VCC" {  } { { "Diagram_LFSR.bdf" "" { Schematic "D:/bcri429/305Project/Diagram_LFSR.bdf" { { 312 584 760 328 "seg1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526690889322 "|Diagram_LFSR|seg1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg1\[1\] VCC " "Pin \"seg1\[1\]\" is stuck at VCC" {  } { { "Diagram_LFSR.bdf" "" { Schematic "D:/bcri429/305Project/Diagram_LFSR.bdf" { { 312 584 760 328 "seg1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526690889322 "|Diagram_LFSR|seg1[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1526690889322 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1526690889462 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1526690889652 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1526690889762 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526690889762 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "214 " "Implemented 214 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1526690889802 ""} { "Info" "ICUT_CUT_TM_OPINS" "19 " "Implemented 19 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1526690889802 ""} { "Info" "ICUT_CUT_TM_LCELLS" "189 " "Implemented 189 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1526690889802 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1526690889802 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "569 " "Peak virtual memory: 569 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1526690889822 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 19 12:48:09 2018 " "Processing ended: Sat May 19 12:48:09 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1526690889822 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1526690889822 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1526690889822 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1526690889822 ""}
