// Seed: 791591905
module module_0 (
    input wor id_0
);
  wire id_2;
  module_2 modCall_1 (
      id_2,
      id_2
  );
  wire id_3;
endmodule
module module_1 (
    output supply1 id_0,
    input uwire id_1,
    output supply1 id_2,
    input tri id_3,
    output supply0 id_4,
    input tri id_5,
    input uwire id_6,
    output supply0 id_7
);
  parameter id_9 = -1'b0;
  assign id_0 = 1 - -1;
  xor primCall (id_0, id_5, id_1, id_9, id_6);
  module_0 modCall_1 (id_3);
endmodule
module module_2 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  assign id_3 = id_2;
  wire id_4, id_5;
endmodule
