{"vcs1":{"timestamp_begin":1684245219.206348603, "rt":1.43, "ut":0.48, "st":0.23}}
{"vcselab":{"timestamp_begin":1684245220.726064083, "rt":1.33, "ut":0.49, "st":0.18}}
{"link":{"timestamp_begin":1684245222.125160398, "rt":0.49, "ut":0.26, "st":0.14}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684245218.536610536}
{"VCS_COMP_START_TIME": 1684245218.536610536}
{"VCS_COMP_END_TIME": 1684245224.265321202}
{"VCS_USER_OPTIONS": "testbench.v test_syn.v -v /home/m110/m110061576/process/CBDK_TSMC90GUTM_Arm_f1.0/orig_lib/aci/sc-x/verilog/tsmc090.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330584}}
{"stitch_vcselab": {"peak_mem": 220728}}
