# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Maq_expendedora.srcs/sources_1/new/Err_gestor.vhd" \
"../../../../Maq_expendedora.srcs/sources_1/new/Saldo.vhd" \
"../../../../Maq_expendedora.srcs/sim_1/imports/new/err_gestor_tb.vhd" \

# Do not sort compile order
nosort
