// Seed: 995704172
module module_0 (
    input uwire id_0,
    input wire  id_1,
    input wor   id_2
);
  wire id_4;
endmodule
module module_1 (
    output wor   id_0,
    output tri1  id_1
    , id_8,
    output tri0  id_2,
    input  uwire id_3,
    output wand  id_4,
    output tri1  id_5,
    input  wire  id_6
);
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6
  );
  assign id_8[-1] = id_8 - -1;
endmodule
module module_2;
  wire id_1;
  ;
endmodule
module module_3 #(
    parameter id_1 = 32'd25,
    parameter id_2 = 32'd29,
    parameter id_4 = 32'd88
) (
    _id_1,
    _id_2,
    id_3
);
  input wire id_3;
  input wire _id_2;
  input wire _id_1;
  logic [id_2 : id_2] _id_4;
  ;
  module_2 modCall_1 ();
  logic [id_1 : -1] id_5;
  parameter id_6 = 1;
  logic [1 : id_4] id_7;
  wire id_8;
endmodule
