module top_module(
  input a, 
  input b,
  output out
);

  // Logic gate that performs logical AND operation
  assign out = a & b;

endmodule
