-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2016.4
-- Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity getTowerPeaks3x4 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    towerETRegions_0_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    towerETRegions_0_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    towerETRegions_0_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    towerETRegions_0_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    towerETRegions_1_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    towerETRegions_1_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    towerETRegions_1_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    towerETRegions_1_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    towerETRegions_2_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    towerETRegions_2_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    towerETRegions_2_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    towerETRegions_2_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_3 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_4 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_5 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_6 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_7 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_8 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_9 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_ce : IN STD_LOGIC );
end;


architecture behav of getTowerPeaks3x4 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (2 downto 0) := "001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal tmp_s_fu_160_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_s_reg_1017 : STD_LOGIC_VECTOR (0 downto 0);
    signal Cluster_1_Deposits_1_fu_166_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal Cluster_1_Deposits_1_reg_1023 : STD_LOGIC_VECTOR (15 downto 0);
    signal Cluster_1_Deposits_0_fu_174_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal Cluster_1_Deposits_0_reg_1029 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_1_fu_182_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_reg_1035 : STD_LOGIC_VECTOR (0 downto 0);
    signal Cluster_1_Deposits_3_fu_188_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal Cluster_1_Deposits_3_reg_1044 : STD_LOGIC_VECTOR (15 downto 0);
    signal Cluster_1_Deposits_2_fu_196_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal Cluster_1_Deposits_2_reg_1050 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_11_1_fu_204_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_11_1_reg_1056 : STD_LOGIC_VECTOR (0 downto 0);
    signal Cluster_1_Deposits_5_fu_210_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal Cluster_1_Deposits_5_reg_1062 : STD_LOGIC_VECTOR (15 downto 0);
    signal Cluster_1_Deposits_4_fu_218_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal Cluster_1_Deposits_4_reg_1068 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_16_1_fu_226_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_16_1_reg_1074 : STD_LOGIC_VECTOR (0 downto 0);
    signal Cluster_1_Deposits_7_fu_232_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal Cluster_1_Deposits_7_reg_1080 : STD_LOGIC_VECTOR (15 downto 0);
    signal Cluster_1_Deposits_6_fu_240_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal Cluster_1_Deposits_6_reg_1086 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_11_2_fu_248_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_11_2_reg_1092 : STD_LOGIC_VECTOR (0 downto 0);
    signal Cluster_1_Deposits_9_fu_254_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal Cluster_1_Deposits_9_reg_1100 : STD_LOGIC_VECTOR (15 downto 0);
    signal Cluster_1_Deposits_8_fu_262_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal Cluster_1_Deposits_8_reg_1106 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_16_2_fu_270_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_16_2_reg_1112 : STD_LOGIC_VECTOR (0 downto 0);
    signal Cluster_1_Deposits_1_1_fu_276_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal Cluster_1_Deposits_1_1_reg_1118 : STD_LOGIC_VECTOR (15 downto 0);
    signal Cluster_1_Deposits_1_2_fu_284_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal Cluster_1_Deposits_1_2_reg_1124 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_55_i_fu_292_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_55_i_reg_1130 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_55_1_i_fu_298_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_55_1_i_reg_1140 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_59_i_fu_304_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_59_i_reg_1150 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_59_1_i_fu_310_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_59_1_i_reg_1160 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_63_i_fu_316_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_63_i_reg_1170 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_63_1_i_fu_322_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_63_1_i_reg_1180 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_bitonic_1_8_fu_120_ap_start : STD_LOGIC;
    signal grp_bitonic_1_8_fu_120_ap_done : STD_LOGIC;
    signal grp_bitonic_1_8_fu_120_ap_idle : STD_LOGIC;
    signal grp_bitonic_1_8_fu_120_ap_ready : STD_LOGIC;
    signal grp_bitonic_1_8_fu_120_Cluster_1_Deposits_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_bitonic_1_8_fu_120_Cluster_1_Deposits_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_bitonic_1_8_fu_120_Cluster_1_Deposits_2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_bitonic_1_8_fu_120_Cluster_1_Deposits_3 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_bitonic_1_8_fu_120_Cluster_1_Deposits_4 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_bitonic_1_8_fu_120_Cluster_1_Deposits_5 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_bitonic_1_8_fu_120_Cluster_1_Deposits_6 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_bitonic_1_8_fu_120_Cluster_1_Deposits_7 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_bitonic_1_8_fu_120_Cluster_1_Deposits_8 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_bitonic_1_8_fu_120_Cluster_1_Deposits_9 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_bitonic_1_8_fu_120_Cluster_1_Deposits_1_3 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_bitonic_1_8_fu_120_Cluster_1_Deposits_1_4 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_bitonic_1_8_fu_120_Cluster_1_Eta_0_rea : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_bitonic_1_8_fu_120_Cluster_1_Eta_1_rea : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_bitonic_1_8_fu_120_Cluster_1_Eta_2_rea : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_bitonic_1_8_fu_120_Cluster_1_Eta_3_rea : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_bitonic_1_8_fu_120_Cluster_1_Eta_4_rea : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_bitonic_1_8_fu_120_Cluster_1_Eta_5_rea : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_bitonic_1_8_fu_120_Cluster_1_Eta_6_rea : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_bitonic_1_8_fu_120_Cluster_1_Eta_7_rea : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_bitonic_1_8_fu_120_Cluster_1_Eta_8_rea : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_bitonic_1_8_fu_120_Cluster_1_Eta_9_rea : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_bitonic_1_8_fu_120_Cluster_1_Eta_10_re : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_bitonic_1_8_fu_120_Cluster_1_Eta_11_re : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_bitonic_1_8_fu_120_Cluster_1_Phi_0_rea : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_bitonic_1_8_fu_120_Cluster_1_Phi_1_rea : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_bitonic_1_8_fu_120_Cluster_1_Phi_2_rea : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_bitonic_1_8_fu_120_Cluster_1_Phi_3_rea : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_bitonic_1_8_fu_120_Cluster_1_Phi_4_rea : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_bitonic_1_8_fu_120_Cluster_1_Phi_5_rea : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_bitonic_1_8_fu_120_Cluster_1_Phi_6_rea : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_bitonic_1_8_fu_120_Cluster_1_Phi_7_rea : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_bitonic_1_8_fu_120_Cluster_1_Phi_8_rea : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_bitonic_1_8_fu_120_Cluster_1_Phi_9_rea : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_bitonic_1_8_fu_120_Cluster_1_Phi_10_re : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_bitonic_1_8_fu_120_Cluster_1_Phi_11_re : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_bitonic_1_8_fu_120_ap_return_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_bitonic_1_8_fu_120_ap_return_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_bitonic_1_8_fu_120_ap_return_2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_bitonic_1_8_fu_120_ap_return_3 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_bitonic_1_8_fu_120_ap_return_4 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_bitonic_1_8_fu_120_ap_return_5 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_bitonic_1_8_fu_120_ap_return_6 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_bitonic_1_8_fu_120_ap_return_7 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_bitonic_1_8_fu_120_ap_return_8 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_bitonic_1_8_fu_120_ap_return_9 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_bitonic_1_8_fu_120_ap_ce : STD_LOGIC;
    signal ap_CS_fsm_state2 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal ap_CS_fsm_state3 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_reg_grp_bitonic_1_8_fu_120_ap_start : STD_LOGIC := '0';
    signal ap_NS_fsm : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_NS_fsm_state2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Cluster_1_Eta_1_rea_fu_328_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Cluster_1_Eta_7_rea_fu_373_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Cluster_1_Eta_2_rea_fu_347_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal Cluster_1_Eta_0_rea_fu_337_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal not_tmp_55_i_fu_455_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Cluster_1_Eta_3_rea_fu_340_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal Cluster_1_Eta_1_rea_1_fu_333_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal Cluster_1_Phi_3_rea_fu_354_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_tmp_55_1_i_fu_494_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Cluster_1_Eta_6_rea_fu_382_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal Cluster_1_Eta_4_rea_fu_366_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal Cluster_1_Eta_7_rea_1_fu_378_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal Cluster_1_Eta_5_rea_fu_359_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal Cluster_1_Eta_10_re_fu_420_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal Cluster_1_Eta_8_rea_fu_392_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal Cluster_1_Phi_8_rea_fu_399_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal Cluster_1_Eta_11_re_fu_413_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal Cluster_1_Eta_9_rea_fu_385_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal Cluster_1_Phi_9_rea_fu_406_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_read2_read_i_fu_427_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read3_read1_i_fu_465_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_72_i_fu_657_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_read19_read_i_fu_475_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_read18_read_i_fu_437_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_read35_i_fu_489_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_read34_i_fu_451_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_read_read2_i_fu_432_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read1_read3_i_fu_470_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_72_1_i_fu_717_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_read17_read_i_fu_482_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_read16_read_i_fu_444_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_read8_i_fu_499_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_read_i_fu_460_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_read6_read4_i_fu_505_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read7_read5_i_fu_543_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_77_i_fu_777_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_read23_read_i_fu_553_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_read22_read_i_fu_515_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_17_i_fu_567_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_i_fu_529_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_read4_read6_i_fu_510_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read5_read7_i_fu_548_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_77_1_i_fu_837_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_read21_read_i_fu_560_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_read20_read_i_fu_522_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_18_i_fu_574_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_16_i_fu_536_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_read10_read8_i_fu_581_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read11_read9_i_fu_619_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_82_i_fu_897_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_read27_read_i_fu_629_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_read26_read_i_fu_591_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_read10_i_fu_643_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_read9_i_fu_605_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_read8_read_i_fu_586_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read9_read_i_fu_624_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_82_1_i_fu_957_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_read25_read_i_fu_636_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_read24_read_i_fu_598_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_read41_i_fu_650_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_read40_i_fu_612_p3 : STD_LOGIC_VECTOR (1 downto 0);

    component bitonic_1_8 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        Cluster_1_Deposits_0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Cluster_1_Deposits_1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Cluster_1_Deposits_2 : IN STD_LOGIC_VECTOR (15 downto 0);
        Cluster_1_Deposits_3 : IN STD_LOGIC_VECTOR (15 downto 0);
        Cluster_1_Deposits_4 : IN STD_LOGIC_VECTOR (15 downto 0);
        Cluster_1_Deposits_5 : IN STD_LOGIC_VECTOR (15 downto 0);
        Cluster_1_Deposits_6 : IN STD_LOGIC_VECTOR (15 downto 0);
        Cluster_1_Deposits_7 : IN STD_LOGIC_VECTOR (15 downto 0);
        Cluster_1_Deposits_8 : IN STD_LOGIC_VECTOR (15 downto 0);
        Cluster_1_Deposits_9 : IN STD_LOGIC_VECTOR (15 downto 0);
        Cluster_1_Deposits_1_3 : IN STD_LOGIC_VECTOR (15 downto 0);
        Cluster_1_Deposits_1_4 : IN STD_LOGIC_VECTOR (15 downto 0);
        Cluster_1_Eta_0_rea : IN STD_LOGIC_VECTOR (1 downto 0);
        Cluster_1_Eta_1_rea : IN STD_LOGIC_VECTOR (1 downto 0);
        Cluster_1_Eta_2_rea : IN STD_LOGIC_VECTOR (1 downto 0);
        Cluster_1_Eta_3_rea : IN STD_LOGIC_VECTOR (1 downto 0);
        Cluster_1_Eta_4_rea : IN STD_LOGIC_VECTOR (1 downto 0);
        Cluster_1_Eta_5_rea : IN STD_LOGIC_VECTOR (1 downto 0);
        Cluster_1_Eta_6_rea : IN STD_LOGIC_VECTOR (1 downto 0);
        Cluster_1_Eta_7_rea : IN STD_LOGIC_VECTOR (1 downto 0);
        Cluster_1_Eta_8_rea : IN STD_LOGIC_VECTOR (1 downto 0);
        Cluster_1_Eta_9_rea : IN STD_LOGIC_VECTOR (1 downto 0);
        Cluster_1_Eta_10_re : IN STD_LOGIC_VECTOR (1 downto 0);
        Cluster_1_Eta_11_re : IN STD_LOGIC_VECTOR (1 downto 0);
        Cluster_1_Phi_0_rea : IN STD_LOGIC_VECTOR (0 downto 0);
        Cluster_1_Phi_1_rea : IN STD_LOGIC_VECTOR (0 downto 0);
        Cluster_1_Phi_2_rea : IN STD_LOGIC_VECTOR (0 downto 0);
        Cluster_1_Phi_3_rea : IN STD_LOGIC_VECTOR (0 downto 0);
        Cluster_1_Phi_4_rea : IN STD_LOGIC_VECTOR (1 downto 0);
        Cluster_1_Phi_5_rea : IN STD_LOGIC_VECTOR (1 downto 0);
        Cluster_1_Phi_6_rea : IN STD_LOGIC_VECTOR (1 downto 0);
        Cluster_1_Phi_7_rea : IN STD_LOGIC_VECTOR (1 downto 0);
        Cluster_1_Phi_8_rea : IN STD_LOGIC_VECTOR (1 downto 0);
        Cluster_1_Phi_9_rea : IN STD_LOGIC_VECTOR (1 downto 0);
        Cluster_1_Phi_10_re : IN STD_LOGIC_VECTOR (1 downto 0);
        Cluster_1_Phi_11_re : IN STD_LOGIC_VECTOR (1 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_4 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_5 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_6 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_7 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_8 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_9 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_ce : IN STD_LOGIC );
    end component;



begin
    grp_bitonic_1_8_fu_120 : component bitonic_1_8
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_bitonic_1_8_fu_120_ap_start,
        ap_done => grp_bitonic_1_8_fu_120_ap_done,
        ap_idle => grp_bitonic_1_8_fu_120_ap_idle,
        ap_ready => grp_bitonic_1_8_fu_120_ap_ready,
        Cluster_1_Deposits_0 => grp_bitonic_1_8_fu_120_Cluster_1_Deposits_0,
        Cluster_1_Deposits_1 => grp_bitonic_1_8_fu_120_Cluster_1_Deposits_1,
        Cluster_1_Deposits_2 => grp_bitonic_1_8_fu_120_Cluster_1_Deposits_2,
        Cluster_1_Deposits_3 => grp_bitonic_1_8_fu_120_Cluster_1_Deposits_3,
        Cluster_1_Deposits_4 => grp_bitonic_1_8_fu_120_Cluster_1_Deposits_4,
        Cluster_1_Deposits_5 => grp_bitonic_1_8_fu_120_Cluster_1_Deposits_5,
        Cluster_1_Deposits_6 => grp_bitonic_1_8_fu_120_Cluster_1_Deposits_6,
        Cluster_1_Deposits_7 => grp_bitonic_1_8_fu_120_Cluster_1_Deposits_7,
        Cluster_1_Deposits_8 => grp_bitonic_1_8_fu_120_Cluster_1_Deposits_8,
        Cluster_1_Deposits_9 => grp_bitonic_1_8_fu_120_Cluster_1_Deposits_9,
        Cluster_1_Deposits_1_3 => grp_bitonic_1_8_fu_120_Cluster_1_Deposits_1_3,
        Cluster_1_Deposits_1_4 => grp_bitonic_1_8_fu_120_Cluster_1_Deposits_1_4,
        Cluster_1_Eta_0_rea => grp_bitonic_1_8_fu_120_Cluster_1_Eta_0_rea,
        Cluster_1_Eta_1_rea => grp_bitonic_1_8_fu_120_Cluster_1_Eta_1_rea,
        Cluster_1_Eta_2_rea => grp_bitonic_1_8_fu_120_Cluster_1_Eta_2_rea,
        Cluster_1_Eta_3_rea => grp_bitonic_1_8_fu_120_Cluster_1_Eta_3_rea,
        Cluster_1_Eta_4_rea => grp_bitonic_1_8_fu_120_Cluster_1_Eta_4_rea,
        Cluster_1_Eta_5_rea => grp_bitonic_1_8_fu_120_Cluster_1_Eta_5_rea,
        Cluster_1_Eta_6_rea => grp_bitonic_1_8_fu_120_Cluster_1_Eta_6_rea,
        Cluster_1_Eta_7_rea => grp_bitonic_1_8_fu_120_Cluster_1_Eta_7_rea,
        Cluster_1_Eta_8_rea => grp_bitonic_1_8_fu_120_Cluster_1_Eta_8_rea,
        Cluster_1_Eta_9_rea => grp_bitonic_1_8_fu_120_Cluster_1_Eta_9_rea,
        Cluster_1_Eta_10_re => grp_bitonic_1_8_fu_120_Cluster_1_Eta_10_re,
        Cluster_1_Eta_11_re => grp_bitonic_1_8_fu_120_Cluster_1_Eta_11_re,
        Cluster_1_Phi_0_rea => grp_bitonic_1_8_fu_120_Cluster_1_Phi_0_rea,
        Cluster_1_Phi_1_rea => grp_bitonic_1_8_fu_120_Cluster_1_Phi_1_rea,
        Cluster_1_Phi_2_rea => grp_bitonic_1_8_fu_120_Cluster_1_Phi_2_rea,
        Cluster_1_Phi_3_rea => grp_bitonic_1_8_fu_120_Cluster_1_Phi_3_rea,
        Cluster_1_Phi_4_rea => grp_bitonic_1_8_fu_120_Cluster_1_Phi_4_rea,
        Cluster_1_Phi_5_rea => grp_bitonic_1_8_fu_120_Cluster_1_Phi_5_rea,
        Cluster_1_Phi_6_rea => grp_bitonic_1_8_fu_120_Cluster_1_Phi_6_rea,
        Cluster_1_Phi_7_rea => grp_bitonic_1_8_fu_120_Cluster_1_Phi_7_rea,
        Cluster_1_Phi_8_rea => grp_bitonic_1_8_fu_120_Cluster_1_Phi_8_rea,
        Cluster_1_Phi_9_rea => grp_bitonic_1_8_fu_120_Cluster_1_Phi_9_rea,
        Cluster_1_Phi_10_re => grp_bitonic_1_8_fu_120_Cluster_1_Phi_10_re,
        Cluster_1_Phi_11_re => grp_bitonic_1_8_fu_120_Cluster_1_Phi_11_re,
        ap_return_0 => grp_bitonic_1_8_fu_120_ap_return_0,
        ap_return_1 => grp_bitonic_1_8_fu_120_ap_return_1,
        ap_return_2 => grp_bitonic_1_8_fu_120_ap_return_2,
        ap_return_3 => grp_bitonic_1_8_fu_120_ap_return_3,
        ap_return_4 => grp_bitonic_1_8_fu_120_ap_return_4,
        ap_return_5 => grp_bitonic_1_8_fu_120_ap_return_5,
        ap_return_6 => grp_bitonic_1_8_fu_120_ap_return_6,
        ap_return_7 => grp_bitonic_1_8_fu_120_ap_return_7,
        ap_return_8 => grp_bitonic_1_8_fu_120_ap_return_8,
        ap_return_9 => grp_bitonic_1_8_fu_120_ap_return_9,
        ap_ce => grp_bitonic_1_8_fu_120_ap_ce);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_reg_grp_bitonic_1_8_fu_120_ap_start_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_grp_bitonic_1_8_fu_120_ap_start <= ap_const_logic_0;
            else
                if (((ap_CS_fsm_state1 = ap_const_lv1_1) and (ap_const_lv1_1 = ap_NS_fsm_state2))) then 
                    ap_reg_grp_bitonic_1_8_fu_120_ap_start <= ap_const_logic_1;
                elsif ((ap_const_logic_1 = grp_bitonic_1_8_fu_120_ap_ready)) then 
                    ap_reg_grp_bitonic_1_8_fu_120_ap_start <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_CS_fsm_state1 = ap_const_lv1_1) and (ap_const_logic_1 = ap_ce) and not((ap_start = ap_const_logic_0)))) then
                Cluster_1_Deposits_0_reg_1029 <= Cluster_1_Deposits_0_fu_174_p3;
                Cluster_1_Deposits_1_1_reg_1118 <= Cluster_1_Deposits_1_1_fu_276_p3;
                Cluster_1_Deposits_1_2_reg_1124 <= Cluster_1_Deposits_1_2_fu_284_p3;
                Cluster_1_Deposits_1_reg_1023 <= Cluster_1_Deposits_1_fu_166_p3;
                Cluster_1_Deposits_2_reg_1050 <= Cluster_1_Deposits_2_fu_196_p3;
                Cluster_1_Deposits_3_reg_1044 <= Cluster_1_Deposits_3_fu_188_p3;
                Cluster_1_Deposits_4_reg_1068 <= Cluster_1_Deposits_4_fu_218_p3;
                Cluster_1_Deposits_5_reg_1062 <= Cluster_1_Deposits_5_fu_210_p3;
                Cluster_1_Deposits_6_reg_1086 <= Cluster_1_Deposits_6_fu_240_p3;
                Cluster_1_Deposits_7_reg_1080 <= Cluster_1_Deposits_7_fu_232_p3;
                Cluster_1_Deposits_8_reg_1106 <= Cluster_1_Deposits_8_fu_262_p3;
                Cluster_1_Deposits_9_reg_1100 <= Cluster_1_Deposits_9_fu_254_p3;
                tmp_11_1_reg_1056 <= tmp_11_1_fu_204_p2;
                tmp_11_2_reg_1092 <= tmp_11_2_fu_248_p2;
                tmp_16_1_reg_1074 <= tmp_16_1_fu_226_p2;
                tmp_16_2_reg_1112 <= tmp_16_2_fu_270_p2;
                tmp_1_reg_1035 <= tmp_1_fu_182_p2;
                tmp_55_1_i_reg_1140 <= tmp_55_1_i_fu_298_p2;
                tmp_55_i_reg_1130 <= tmp_55_i_fu_292_p2;
                tmp_59_1_i_reg_1160 <= tmp_59_1_i_fu_310_p2;
                tmp_59_i_reg_1150 <= tmp_59_i_fu_304_p2;
                tmp_63_1_i_reg_1180 <= tmp_63_1_i_fu_322_p2;
                tmp_63_i_reg_1170 <= tmp_63_i_fu_316_p2;
                tmp_s_reg_1017 <= tmp_s_fu_160_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_ce)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_ce) and not((ap_start = ap_const_logic_0)))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if ((ap_const_logic_1 = ap_ce)) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                if ((ap_const_logic_1 = ap_ce)) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when others =>  
                ap_NS_fsm <= "XXX";
        end case;
    end process;
    Cluster_1_Deposits_0_fu_174_p3 <= 
        towerETRegions_1_0 when (tmp_s_fu_160_p2(0) = '1') else 
        towerETRegions_0_0;
    Cluster_1_Deposits_1_1_fu_276_p3 <= 
        towerETRegions_1_3 when (tmp_16_2_fu_270_p2(0) = '1') else 
        towerETRegions_2_3;
    Cluster_1_Deposits_1_2_fu_284_p3 <= 
        towerETRegions_2_3 when (tmp_16_2_fu_270_p2(0) = '1') else 
        towerETRegions_1_3;
    Cluster_1_Deposits_1_fu_166_p3 <= 
        towerETRegions_0_0 when (tmp_s_fu_160_p2(0) = '1') else 
        towerETRegions_1_0;
    Cluster_1_Deposits_2_fu_196_p3 <= 
        towerETRegions_0_1 when (tmp_1_fu_182_p2(0) = '1') else 
        towerETRegions_2_0;
    Cluster_1_Deposits_3_fu_188_p3 <= 
        towerETRegions_2_0 when (tmp_1_fu_182_p2(0) = '1') else 
        towerETRegions_0_1;
    Cluster_1_Deposits_4_fu_218_p3 <= 
        towerETRegions_2_1 when (tmp_11_1_fu_204_p2(0) = '1') else 
        towerETRegions_1_1;
    Cluster_1_Deposits_5_fu_210_p3 <= 
        towerETRegions_1_1 when (tmp_11_1_fu_204_p2(0) = '1') else 
        towerETRegions_2_1;
    Cluster_1_Deposits_6_fu_240_p3 <= 
        towerETRegions_1_2 when (tmp_16_1_fu_226_p2(0) = '1') else 
        towerETRegions_0_2;
    Cluster_1_Deposits_7_fu_232_p3 <= 
        towerETRegions_0_2 when (tmp_16_1_fu_226_p2(0) = '1') else 
        towerETRegions_1_2;
    Cluster_1_Deposits_8_fu_262_p3 <= 
        towerETRegions_0_3 when (tmp_11_2_fu_248_p2(0) = '1') else 
        towerETRegions_2_2;
    Cluster_1_Deposits_9_fu_254_p3 <= 
        towerETRegions_2_2 when (tmp_11_2_fu_248_p2(0) = '1') else 
        towerETRegions_0_3;
    Cluster_1_Eta_0_rea_fu_337_p1 <= std_logic_vector(resize(unsigned(tmp_s_reg_1017),2));
    Cluster_1_Eta_10_re_fu_420_p3 <= 
        ap_const_lv2_2 when (tmp_16_2_reg_1112(0) = '1') else 
        ap_const_lv2_1;
    Cluster_1_Eta_11_re_fu_413_p3 <= 
        ap_const_lv2_1 when (tmp_16_2_reg_1112(0) = '1') else 
        ap_const_lv2_2;
    Cluster_1_Eta_1_rea_1_fu_333_p1 <= std_logic_vector(resize(unsigned(Cluster_1_Eta_1_rea_fu_328_p2),2));
    Cluster_1_Eta_1_rea_fu_328_p2 <= (tmp_s_reg_1017 xor ap_const_lv1_1);
    Cluster_1_Eta_2_rea_fu_347_p3 <= 
        ap_const_lv2_0 when (tmp_1_reg_1035(0) = '1') else 
        ap_const_lv2_2;
    Cluster_1_Eta_3_rea_fu_340_p3 <= 
        ap_const_lv2_2 when (tmp_1_reg_1035(0) = '1') else 
        ap_const_lv2_0;
    Cluster_1_Eta_4_rea_fu_366_p3 <= 
        ap_const_lv2_2 when (tmp_11_1_reg_1056(0) = '1') else 
        ap_const_lv2_1;
    Cluster_1_Eta_5_rea_fu_359_p3 <= 
        ap_const_lv2_1 when (tmp_11_1_reg_1056(0) = '1') else 
        ap_const_lv2_2;
    Cluster_1_Eta_6_rea_fu_382_p1 <= std_logic_vector(resize(unsigned(tmp_16_1_reg_1074),2));
    Cluster_1_Eta_7_rea_1_fu_378_p1 <= std_logic_vector(resize(unsigned(Cluster_1_Eta_7_rea_fu_373_p2),2));
    Cluster_1_Eta_7_rea_fu_373_p2 <= (tmp_16_1_reg_1074 xor ap_const_lv1_1);
    Cluster_1_Eta_8_rea_fu_392_p3 <= 
        ap_const_lv2_0 when (tmp_11_2_reg_1092(0) = '1') else 
        ap_const_lv2_2;
    Cluster_1_Eta_9_rea_fu_385_p3 <= 
        ap_const_lv2_2 when (tmp_11_2_reg_1092(0) = '1') else 
        ap_const_lv2_0;
    Cluster_1_Phi_3_rea_fu_354_p2 <= (tmp_1_reg_1035 xor ap_const_lv1_1);
    Cluster_1_Phi_8_rea_fu_399_p3 <= 
        ap_const_lv2_3 when (tmp_11_2_reg_1092(0) = '1') else 
        ap_const_lv2_2;
    Cluster_1_Phi_9_rea_fu_406_p3 <= 
        ap_const_lv2_2 when (tmp_11_2_reg_1092(0) = '1') else 
        ap_const_lv2_3;
    ap_CS_fsm_state1 <= ap_CS_fsm(0 downto 0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1 downto 1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2 downto 2);
    ap_NS_fsm_state2 <= ap_NS_fsm(1 downto 1);

    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_ce, ap_CS_fsm_state3)
    begin
        if ((((ap_const_logic_0 = ap_start) and (ap_CS_fsm_state1 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_lv1_1 = ap_CS_fsm_state3)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_0 = ap_start) and (ap_CS_fsm_state1 = ap_const_lv1_1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_ce, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_ce) and (ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    ap_return_0 <= grp_bitonic_1_8_fu_120_ap_return_0;
    ap_return_1 <= grp_bitonic_1_8_fu_120_ap_return_1;
    ap_return_2 <= grp_bitonic_1_8_fu_120_ap_return_2;
    ap_return_3 <= grp_bitonic_1_8_fu_120_ap_return_3;
    ap_return_4 <= grp_bitonic_1_8_fu_120_ap_return_4;
    ap_return_5 <= grp_bitonic_1_8_fu_120_ap_return_5;
    ap_return_6 <= grp_bitonic_1_8_fu_120_ap_return_6;
    ap_return_7 <= grp_bitonic_1_8_fu_120_ap_return_7;
    ap_return_8 <= grp_bitonic_1_8_fu_120_ap_return_8;
    ap_return_9 <= grp_bitonic_1_8_fu_120_ap_return_9;
    grp_bitonic_1_8_fu_120_Cluster_1_Deposits_0 <= 
        p_read3_read1_i_fu_465_p3 when (tmp_72_i_fu_657_p2(0) = '1') else 
        p_read2_read_i_fu_427_p3;
    grp_bitonic_1_8_fu_120_Cluster_1_Deposits_1 <= 
        p_read2_read_i_fu_427_p3 when (tmp_72_i_fu_657_p2(0) = '1') else 
        p_read3_read1_i_fu_465_p3;
    grp_bitonic_1_8_fu_120_Cluster_1_Deposits_1_3 <= 
        p_read9_read_i_fu_624_p3 when (tmp_82_1_i_fu_957_p2(0) = '1') else 
        p_read8_read_i_fu_586_p3;
    grp_bitonic_1_8_fu_120_Cluster_1_Deposits_1_4 <= 
        p_read8_read_i_fu_586_p3 when (tmp_82_1_i_fu_957_p2(0) = '1') else 
        p_read9_read_i_fu_624_p3;
    grp_bitonic_1_8_fu_120_Cluster_1_Deposits_2 <= 
        p_read1_read3_i_fu_470_p3 when (tmp_72_1_i_fu_717_p2(0) = '1') else 
        p_read_read2_i_fu_432_p3;
    grp_bitonic_1_8_fu_120_Cluster_1_Deposits_3 <= 
        p_read_read2_i_fu_432_p3 when (tmp_72_1_i_fu_717_p2(0) = '1') else 
        p_read1_read3_i_fu_470_p3;
    grp_bitonic_1_8_fu_120_Cluster_1_Deposits_4 <= 
        p_read7_read5_i_fu_543_p3 when (tmp_77_i_fu_777_p2(0) = '1') else 
        p_read6_read4_i_fu_505_p3;
    grp_bitonic_1_8_fu_120_Cluster_1_Deposits_5 <= 
        p_read6_read4_i_fu_505_p3 when (tmp_77_i_fu_777_p2(0) = '1') else 
        p_read7_read5_i_fu_543_p3;
    grp_bitonic_1_8_fu_120_Cluster_1_Deposits_6 <= 
        p_read5_read7_i_fu_548_p3 when (tmp_77_1_i_fu_837_p2(0) = '1') else 
        p_read4_read6_i_fu_510_p3;
    grp_bitonic_1_8_fu_120_Cluster_1_Deposits_7 <= 
        p_read4_read6_i_fu_510_p3 when (tmp_77_1_i_fu_837_p2(0) = '1') else 
        p_read5_read7_i_fu_548_p3;
    grp_bitonic_1_8_fu_120_Cluster_1_Deposits_8 <= 
        p_read11_read9_i_fu_619_p3 when (tmp_82_i_fu_897_p2(0) = '1') else 
        p_read10_read8_i_fu_581_p3;
    grp_bitonic_1_8_fu_120_Cluster_1_Deposits_9 <= 
        p_read10_read8_i_fu_581_p3 when (tmp_82_i_fu_897_p2(0) = '1') else 
        p_read11_read9_i_fu_619_p3;
    grp_bitonic_1_8_fu_120_Cluster_1_Eta_0_rea <= 
        p_read19_read_i_fu_475_p3 when (tmp_72_i_fu_657_p2(0) = '1') else 
        p_read18_read_i_fu_437_p3;
    grp_bitonic_1_8_fu_120_Cluster_1_Eta_10_re <= 
        p_read25_read_i_fu_636_p3 when (tmp_82_1_i_fu_957_p2(0) = '1') else 
        p_read24_read_i_fu_598_p3;
    grp_bitonic_1_8_fu_120_Cluster_1_Eta_11_re <= 
        p_read24_read_i_fu_598_p3 when (tmp_82_1_i_fu_957_p2(0) = '1') else 
        p_read25_read_i_fu_636_p3;
    grp_bitonic_1_8_fu_120_Cluster_1_Eta_1_rea <= 
        p_read18_read_i_fu_437_p3 when (tmp_72_i_fu_657_p2(0) = '1') else 
        p_read19_read_i_fu_475_p3;
    grp_bitonic_1_8_fu_120_Cluster_1_Eta_2_rea <= 
        p_read17_read_i_fu_482_p3 when (tmp_72_1_i_fu_717_p2(0) = '1') else 
        p_read16_read_i_fu_444_p3;
    grp_bitonic_1_8_fu_120_Cluster_1_Eta_3_rea <= 
        p_read16_read_i_fu_444_p3 when (tmp_72_1_i_fu_717_p2(0) = '1') else 
        p_read17_read_i_fu_482_p3;
    grp_bitonic_1_8_fu_120_Cluster_1_Eta_4_rea <= 
        p_read23_read_i_fu_553_p3 when (tmp_77_i_fu_777_p2(0) = '1') else 
        p_read22_read_i_fu_515_p3;
    grp_bitonic_1_8_fu_120_Cluster_1_Eta_5_rea <= 
        p_read22_read_i_fu_515_p3 when (tmp_77_i_fu_777_p2(0) = '1') else 
        p_read23_read_i_fu_553_p3;
    grp_bitonic_1_8_fu_120_Cluster_1_Eta_6_rea <= 
        p_read21_read_i_fu_560_p3 when (tmp_77_1_i_fu_837_p2(0) = '1') else 
        p_read20_read_i_fu_522_p3;
    grp_bitonic_1_8_fu_120_Cluster_1_Eta_7_rea <= 
        p_read20_read_i_fu_522_p3 when (tmp_77_1_i_fu_837_p2(0) = '1') else 
        p_read21_read_i_fu_560_p3;
    grp_bitonic_1_8_fu_120_Cluster_1_Eta_8_rea <= 
        p_read27_read_i_fu_629_p3 when (tmp_82_i_fu_897_p2(0) = '1') else 
        p_read26_read_i_fu_591_p3;
    grp_bitonic_1_8_fu_120_Cluster_1_Eta_9_rea <= 
        p_read26_read_i_fu_591_p3 when (tmp_82_i_fu_897_p2(0) = '1') else 
        p_read27_read_i_fu_629_p3;
    grp_bitonic_1_8_fu_120_Cluster_1_Phi_0_rea <= 
        p_read35_i_fu_489_p2 when (tmp_72_i_fu_657_p2(0) = '1') else 
        p_read34_i_fu_451_p2;
    grp_bitonic_1_8_fu_120_Cluster_1_Phi_10_re <= 
        p_read41_i_fu_650_p3 when (tmp_82_1_i_fu_957_p2(0) = '1') else 
        p_read40_i_fu_612_p3;
    grp_bitonic_1_8_fu_120_Cluster_1_Phi_11_re <= 
        p_read40_i_fu_612_p3 when (tmp_82_1_i_fu_957_p2(0) = '1') else 
        p_read41_i_fu_650_p3;
    grp_bitonic_1_8_fu_120_Cluster_1_Phi_1_rea <= 
        p_read34_i_fu_451_p2 when (tmp_72_i_fu_657_p2(0) = '1') else 
        p_read35_i_fu_489_p2;
    grp_bitonic_1_8_fu_120_Cluster_1_Phi_2_rea <= 
        p_read8_i_fu_499_p2 when (tmp_72_1_i_fu_717_p2(0) = '1') else 
        p_read_i_fu_460_p2;
    grp_bitonic_1_8_fu_120_Cluster_1_Phi_3_rea <= 
        p_read_i_fu_460_p2 when (tmp_72_1_i_fu_717_p2(0) = '1') else 
        p_read8_i_fu_499_p2;
    grp_bitonic_1_8_fu_120_Cluster_1_Phi_4_rea <= 
        p_17_i_fu_567_p3 when (tmp_77_i_fu_777_p2(0) = '1') else 
        p_i_fu_529_p3;
    grp_bitonic_1_8_fu_120_Cluster_1_Phi_5_rea <= 
        p_i_fu_529_p3 when (tmp_77_i_fu_777_p2(0) = '1') else 
        p_17_i_fu_567_p3;
    grp_bitonic_1_8_fu_120_Cluster_1_Phi_6_rea <= 
        p_18_i_fu_574_p3 when (tmp_77_1_i_fu_837_p2(0) = '1') else 
        p_16_i_fu_536_p3;
    grp_bitonic_1_8_fu_120_Cluster_1_Phi_7_rea <= 
        p_16_i_fu_536_p3 when (tmp_77_1_i_fu_837_p2(0) = '1') else 
        p_18_i_fu_574_p3;
    grp_bitonic_1_8_fu_120_Cluster_1_Phi_8_rea <= 
        p_read10_i_fu_643_p3 when (tmp_82_i_fu_897_p2(0) = '1') else 
        p_read9_i_fu_605_p3;
    grp_bitonic_1_8_fu_120_Cluster_1_Phi_9_rea <= 
        p_read9_i_fu_605_p3 when (tmp_82_i_fu_897_p2(0) = '1') else 
        p_read10_i_fu_643_p3;

    grp_bitonic_1_8_fu_120_ap_ce_assign_proc : process(ap_CS_fsm_state1, ap_ce)
    begin
        if (((ap_CS_fsm_state1 = ap_const_lv1_1) or not((ap_const_logic_1 = ap_ce)))) then 
            grp_bitonic_1_8_fu_120_ap_ce <= ap_const_logic_0;
        else 
            grp_bitonic_1_8_fu_120_ap_ce <= ap_const_logic_1;
        end if; 
    end process;

    grp_bitonic_1_8_fu_120_ap_start <= ap_reg_grp_bitonic_1_8_fu_120_ap_start;
    not_tmp_55_1_i_fu_494_p2 <= (tmp_55_1_i_reg_1140 xor ap_const_lv1_1);
    not_tmp_55_i_fu_455_p2 <= (tmp_55_i_reg_1130 xor ap_const_lv1_1);
    p_16_i_fu_536_p3 <= 
        ap_const_lv2_1 when (tmp_59_i_reg_1150(0) = '1') else 
        ap_const_lv2_2;
    p_17_i_fu_567_p3 <= 
        ap_const_lv2_2 when (tmp_59_1_i_reg_1160(0) = '1') else 
        ap_const_lv2_1;
    p_18_i_fu_574_p3 <= 
        ap_const_lv2_1 when (tmp_59_1_i_reg_1160(0) = '1') else 
        ap_const_lv2_2;
    p_i_fu_529_p3 <= 
        ap_const_lv2_2 when (tmp_59_i_reg_1150(0) = '1') else 
        ap_const_lv2_1;
    p_read10_i_fu_643_p3 <= 
        ap_const_lv2_3 when (tmp_63_1_i_reg_1180(0) = '1') else 
        Cluster_1_Phi_9_rea_fu_406_p3;
    p_read10_read8_i_fu_581_p3 <= 
        Cluster_1_Deposits_1_2_reg_1124 when (tmp_63_i_reg_1170(0) = '1') else 
        Cluster_1_Deposits_8_reg_1106;
    p_read11_read9_i_fu_619_p3 <= 
        Cluster_1_Deposits_1_1_reg_1118 when (tmp_63_1_i_reg_1180(0) = '1') else 
        Cluster_1_Deposits_9_reg_1100;
    p_read16_read_i_fu_444_p3 <= 
        Cluster_1_Eta_0_rea_fu_337_p1 when (tmp_55_i_reg_1130(0) = '1') else 
        Cluster_1_Eta_2_rea_fu_347_p3;
    p_read17_read_i_fu_482_p3 <= 
        Cluster_1_Eta_1_rea_1_fu_333_p1 when (tmp_55_1_i_reg_1140(0) = '1') else 
        Cluster_1_Eta_3_rea_fu_340_p3;
    p_read18_read_i_fu_437_p3 <= 
        Cluster_1_Eta_2_rea_fu_347_p3 when (tmp_55_i_reg_1130(0) = '1') else 
        Cluster_1_Eta_0_rea_fu_337_p1;
    p_read19_read_i_fu_475_p3 <= 
        Cluster_1_Eta_3_rea_fu_340_p3 when (tmp_55_1_i_reg_1140(0) = '1') else 
        Cluster_1_Eta_1_rea_1_fu_333_p1;
    p_read1_read3_i_fu_470_p3 <= 
        Cluster_1_Deposits_1_reg_1023 when (tmp_55_1_i_reg_1140(0) = '1') else 
        Cluster_1_Deposits_3_reg_1044;
    p_read20_read_i_fu_522_p3 <= 
        Cluster_1_Eta_4_rea_fu_366_p3 when (tmp_59_i_reg_1150(0) = '1') else 
        Cluster_1_Eta_6_rea_fu_382_p1;
    p_read21_read_i_fu_560_p3 <= 
        Cluster_1_Eta_5_rea_fu_359_p3 when (tmp_59_1_i_reg_1160(0) = '1') else 
        Cluster_1_Eta_7_rea_1_fu_378_p1;
    p_read22_read_i_fu_515_p3 <= 
        Cluster_1_Eta_6_rea_fu_382_p1 when (tmp_59_i_reg_1150(0) = '1') else 
        Cluster_1_Eta_4_rea_fu_366_p3;
    p_read23_read_i_fu_553_p3 <= 
        Cluster_1_Eta_7_rea_1_fu_378_p1 when (tmp_59_1_i_reg_1160(0) = '1') else 
        Cluster_1_Eta_5_rea_fu_359_p3;
    p_read24_read_i_fu_598_p3 <= 
        Cluster_1_Eta_8_rea_fu_392_p3 when (tmp_63_i_reg_1170(0) = '1') else 
        Cluster_1_Eta_10_re_fu_420_p3;
    p_read25_read_i_fu_636_p3 <= 
        Cluster_1_Eta_9_rea_fu_385_p3 when (tmp_63_1_i_reg_1180(0) = '1') else 
        Cluster_1_Eta_11_re_fu_413_p3;
    p_read26_read_i_fu_591_p3 <= 
        Cluster_1_Eta_10_re_fu_420_p3 when (tmp_63_i_reg_1170(0) = '1') else 
        Cluster_1_Eta_8_rea_fu_392_p3;
    p_read27_read_i_fu_629_p3 <= 
        Cluster_1_Eta_11_re_fu_413_p3 when (tmp_63_1_i_reg_1180(0) = '1') else 
        Cluster_1_Eta_9_rea_fu_385_p3;
    p_read2_read_i_fu_427_p3 <= 
        Cluster_1_Deposits_2_reg_1050 when (tmp_55_i_reg_1130(0) = '1') else 
        Cluster_1_Deposits_0_reg_1029;
    p_read34_i_fu_451_p2 <= (tmp_55_i_reg_1130 and tmp_1_reg_1035);
    p_read35_i_fu_489_p2 <= (tmp_55_1_i_reg_1140 and Cluster_1_Phi_3_rea_fu_354_p2);
    p_read3_read1_i_fu_465_p3 <= 
        Cluster_1_Deposits_3_reg_1044 when (tmp_55_1_i_reg_1140(0) = '1') else 
        Cluster_1_Deposits_1_reg_1023;
    p_read40_i_fu_612_p3 <= 
        Cluster_1_Phi_8_rea_fu_399_p3 when (tmp_63_i_reg_1170(0) = '1') else 
        ap_const_lv2_3;
    p_read41_i_fu_650_p3 <= 
        Cluster_1_Phi_9_rea_fu_406_p3 when (tmp_63_1_i_reg_1180(0) = '1') else 
        ap_const_lv2_3;
    p_read4_read6_i_fu_510_p3 <= 
        Cluster_1_Deposits_4_reg_1068 when (tmp_59_i_reg_1150(0) = '1') else 
        Cluster_1_Deposits_6_reg_1086;
    p_read5_read7_i_fu_548_p3 <= 
        Cluster_1_Deposits_5_reg_1062 when (tmp_59_1_i_reg_1160(0) = '1') else 
        Cluster_1_Deposits_7_reg_1080;
    p_read6_read4_i_fu_505_p3 <= 
        Cluster_1_Deposits_6_reg_1086 when (tmp_59_i_reg_1150(0) = '1') else 
        Cluster_1_Deposits_4_reg_1068;
    p_read7_read5_i_fu_543_p3 <= 
        Cluster_1_Deposits_7_reg_1080 when (tmp_59_1_i_reg_1160(0) = '1') else 
        Cluster_1_Deposits_5_reg_1062;
    p_read8_i_fu_499_p2 <= (not_tmp_55_1_i_fu_494_p2 and Cluster_1_Phi_3_rea_fu_354_p2);
    p_read8_read_i_fu_586_p3 <= 
        Cluster_1_Deposits_8_reg_1106 when (tmp_63_i_reg_1170(0) = '1') else 
        Cluster_1_Deposits_1_2_reg_1124;
    p_read9_i_fu_605_p3 <= 
        ap_const_lv2_3 when (tmp_63_i_reg_1170(0) = '1') else 
        Cluster_1_Phi_8_rea_fu_399_p3;
    p_read9_read_i_fu_624_p3 <= 
        Cluster_1_Deposits_9_reg_1100 when (tmp_63_1_i_reg_1180(0) = '1') else 
        Cluster_1_Deposits_1_1_reg_1118;
    p_read_i_fu_460_p2 <= (tmp_1_reg_1035 and not_tmp_55_i_fu_455_p2);
    p_read_read2_i_fu_432_p3 <= 
        Cluster_1_Deposits_0_reg_1029 when (tmp_55_i_reg_1130(0) = '1') else 
        Cluster_1_Deposits_2_reg_1050;
    tmp_11_1_fu_204_p2 <= "1" when (unsigned(towerETRegions_1_1) < unsigned(towerETRegions_2_1)) else "0";
    tmp_11_2_fu_248_p2 <= "1" when (unsigned(towerETRegions_2_2) < unsigned(towerETRegions_0_3)) else "0";
    tmp_16_1_fu_226_p2 <= "1" when (unsigned(towerETRegions_0_2) > unsigned(towerETRegions_1_2)) else "0";
    tmp_16_2_fu_270_p2 <= "1" when (unsigned(towerETRegions_1_3) > unsigned(towerETRegions_2_3)) else "0";
    tmp_1_fu_182_p2 <= "1" when (unsigned(towerETRegions_2_0) > unsigned(towerETRegions_0_1)) else "0";
    tmp_55_1_i_fu_298_p2 <= "1" when (unsigned(Cluster_1_Deposits_1_fu_166_p3) < unsigned(Cluster_1_Deposits_3_fu_188_p3)) else "0";
    tmp_55_i_fu_292_p2 <= "1" when (unsigned(Cluster_1_Deposits_0_fu_174_p3) < unsigned(Cluster_1_Deposits_2_fu_196_p3)) else "0";
    tmp_59_1_i_fu_310_p2 <= "1" when (unsigned(Cluster_1_Deposits_5_fu_210_p3) > unsigned(Cluster_1_Deposits_7_fu_232_p3)) else "0";
    tmp_59_i_fu_304_p2 <= "1" when (unsigned(Cluster_1_Deposits_4_fu_218_p3) > unsigned(Cluster_1_Deposits_6_fu_240_p3)) else "0";
    tmp_63_1_i_fu_322_p2 <= "1" when (unsigned(Cluster_1_Deposits_9_fu_254_p3) < unsigned(Cluster_1_Deposits_1_1_fu_276_p3)) else "0";
    tmp_63_i_fu_316_p2 <= "1" when (unsigned(Cluster_1_Deposits_8_fu_262_p3) < unsigned(Cluster_1_Deposits_1_2_fu_284_p3)) else "0";
    tmp_72_1_i_fu_717_p2 <= "1" when (unsigned(p_read_read2_i_fu_432_p3) < unsigned(p_read1_read3_i_fu_470_p3)) else "0";
    tmp_72_i_fu_657_p2 <= "1" when (unsigned(p_read2_read_i_fu_427_p3) < unsigned(p_read3_read1_i_fu_465_p3)) else "0";
    tmp_77_1_i_fu_837_p2 <= "1" when (unsigned(p_read4_read6_i_fu_510_p3) > unsigned(p_read5_read7_i_fu_548_p3)) else "0";
    tmp_77_i_fu_777_p2 <= "1" when (unsigned(p_read6_read4_i_fu_505_p3) > unsigned(p_read7_read5_i_fu_543_p3)) else "0";
    tmp_82_1_i_fu_957_p2 <= "1" when (unsigned(p_read8_read_i_fu_586_p3) < unsigned(p_read9_read_i_fu_624_p3)) else "0";
    tmp_82_i_fu_897_p2 <= "1" when (unsigned(p_read10_read8_i_fu_581_p3) < unsigned(p_read11_read9_i_fu_619_p3)) else "0";
    tmp_s_fu_160_p2 <= "1" when (unsigned(towerETRegions_0_0) < unsigned(towerETRegions_1_0)) else "0";
end behav;
