Generating HDL for page 18.13.03.1 ASSEMBLY CHANNEL VALIDITY CHECK at 11/8/2020 5:02:23 PM
Old test bench file ALD_18_13_03_1_ASSEMBLY_CHANNEL_VALIDITY_CHECK_tb.vhdl 90 lines preserved and 35 declaration lines preserved
Note: DOT Function at 2B has input level(s) of S, and output level(s) of S, Logic Function set to OR
Note: DOT Function at 3B has input level(s) of S, and output level(s) of S, Logic Function set to OR
Added LAMP signal LAMP_15A1B19
Added LAMP signal LAMP_11C8A10
Generating Statement for block at 5A with output pin(s) of OUT_5A_NoPin
	and inputs of PS_ASSEMBLY_CH_NUMERICS_ODD,PS_ASSEMBLY_CH_ZONES_ODD
	and logic function of AND
Generating Statement for block at 4A with output pin(s) of OUT_4A_B
	and inputs of OUT_5A_NoPin,OUT_5B_NoPin
	and logic function of NOR
Generating Statement for block at 3A with output pin(s) of OUT_3A_F
	and inputs of OUT_4A_B
	and logic function of NOT
Generating Statement for block at 2A with output pin(s) of OUT_2A_G
	and inputs of PS_ERROR_SAMPLE,MS_DISPLAY_OR_ALTER_ROUTINE
	and logic function of NAND
Generating Statement for block at 5B with output pin(s) of OUT_5B_NoPin
	and inputs of PS_ASSEMBLY_CH_NUMERICS_EVEN,PS_ASSEMBLY_CH_ZONES_EVEN
	and logic function of AND
Generating Statement for block at 2B with output pin(s) of OUT_2B_D
	and inputs of OUT_DOT_3B
	and logic function of NOT
Generating Statement for block at 1B with output pin(s) of OUT_1B_A, OUT_1B_A, OUT_1B_A
	and inputs of OUT_DOT_2B
	and logic function of EQUAL
Generating Statement for block at 5C with output pin(s) of OUT_5C_NoPin
	and inputs of PS_ASSEMBLY_CH_NUMERICS_ODD,PS_ASSEMBLY_CH_ZONES_EVEN
	and logic function of AND
Generating Statement for block at 4C with output pin(s) of OUT_4C_C
	and inputs of OUT_5C_NoPin,OUT_5D_NoPin
	and logic function of NOR
Generating Statement for block at 2C with output pin(s) of OUT_2C_E
	and inputs of OUT_1B_A
	and logic function of NOT
Generating Statement for block at 1C with output pin(s) of 
	and inputs of OUT_2C_E
	and logic function of Lamp
Generating Statement for block at 5D with output pin(s) of OUT_5D_NoPin
	and inputs of PS_ASSEMBLY_CH_NUMERICS_EVEN,PS_ASSEMBLY_CH_ZONES_ODD
	and logic function of AND
Generating Statement for block at 2D with output pin(s) of OUT_2D_K
	and inputs of OUT_1B_A
	and logic function of NOT
Generating Statement for block at 1D with output pin(s) of 
	and inputs of OUT_2D_K
	and logic function of Lamp
Generating Statement for block at 2B with output pin(s) of OUT_DOT_2B
	and inputs of OUT_2A_G,OUT_2B_D
	and logic function of OR
Generating Statement for block at 3B with output pin(s) of OUT_DOT_3B
	and inputs of OUT_3A_F,OUT_4C_C
	and logic function of OR
Generating output sheet edge signal assignment to 
	signal MS_ASSEMBLY_CH_ERROR
	from gate output OUT_1B_A
