vhdl xil_defaultlib "../../../bd/jpeg_pr_ddr_design/ip/jpeg_pr_ddr_design_rst_ps7_0_100M_0/sim/jpeg_pr_ddr_design_rst_ps7_0_100M_0.vhd" 
vhdl xil_defaultlib "../../../bd/jpeg_pr_ddr_design/ip/jpeg_pr_ddr_design_axi_timer_0_0/sim/jpeg_pr_ddr_design_axi_timer_0_0.vhd" 

nosort
