

================================================================
== Vivado HLS Report for 'crc32_partial'
================================================================
* Date:           Sun May 24 04:25:23 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        proj_extr_.kphp-kdbvkextcrc32.c_crc32_partial_with_main.c
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     2.509|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|         1|          -|          -|     ?|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.06>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([100 x i32]* %data) nounwind, !map !35"   --->   Operation 3 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %len) nounwind, !map !41"   --->   Operation 4 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %crc) nounwind, !map !47"   --->   Operation 5 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !51"   --->   Operation 6 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([14 x i8]* @crc32_partial_str) nounwind"   --->   Operation 7 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%crc_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %crc) nounwind" [extr_.kphp-kdbvkextcrc32.c_crc32_partial_with_main.c:19]   --->   Operation 8 'read' 'crc_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%len_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %len) nounwind" [extr_.kphp-kdbvkextcrc32.c_crc32_partial_with_main.c:19]   --->   Operation 9 'read' 'len_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%trunc_ln = call i27 @_ssdm_op_PartSelect.i27.i32.i32.i32(i32 %len_read, i32 5, i32 31)" [extr_.kphp-kdbvkextcrc32.c_crc32_partial_with_main.c:25]   --->   Operation 10 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%x = sext i27 %trunc_ln to i32" [extr_.kphp-kdbvkextcrc32.c_crc32_partial_with_main.c:25]   --->   Operation 11 'sext' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.06ns)   --->   "br label %1" [extr_.kphp-kdbvkextcrc32.c_crc32_partial_with_main.c:25]   --->   Operation 12 'br' <Predicate = true> <Delay = 1.06>

State 2 <SV = 1> <Delay = 2.50>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%p_0 = phi i32 [ %crc_read, %0 ], [ 0, %2 ]" [extr_.kphp-kdbvkextcrc32.c_crc32_partial_with_main.c:19]   --->   Operation 13 'phi' 'p_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%x_0 = phi i32 [ %x, %0 ], [ %x_1, %2 ]"   --->   Operation 14 'phi' 'x_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.54ns)   --->   "%icmp_ln25 = icmp sgt i32 %x_0, 0" [extr_.kphp-kdbvkextcrc32.c_crc32_partial_with_main.c:25]   --->   Operation 15 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 1.54> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "br i1 %icmp_ln25, label %2, label %._crit_edge" [extr_.kphp-kdbvkextcrc32.c_crc32_partial_with_main.c:25]   --->   Operation 16 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.78ns)   --->   "%x_1 = add nsw i32 %x_0, -1" [extr_.kphp-kdbvkextcrc32.c_crc32_partial_with_main.c:25]   --->   Operation 17 'add' 'x_1' <Predicate = (icmp_ln25)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "br label %1" [extr_.kphp-kdbvkextcrc32.c_crc32_partial_with_main.c:25]   --->   Operation 18 'br' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node select_ln39)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %len_read, i32 4)" [extr_.kphp-kdbvkextcrc32.c_crc32_partial_with_main.c:30]   --->   Operation 19 'bitselect' 'tmp' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_1 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %len_read, i32 3)" [extr_.kphp-kdbvkextcrc32.c_crc32_partial_with_main.c:34]   --->   Operation 20 'bitselect' 'tmp_1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_2 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %len_read, i32 2)" [extr_.kphp-kdbvkextcrc32.c_crc32_partial_with_main.c:39]   --->   Operation 21 'bitselect' 'tmp_2' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.61ns)   --->   "%or_ln39 = or i1 %tmp_2, %tmp_1" [extr_.kphp-kdbvkextcrc32.c_crc32_partial_with_main.c:39]   --->   Operation 22 'or' 'or_ln39' <Predicate = (!icmp_ln25)> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node select_ln39)   --->   "%select_ln39_1 = select i1 %or_ln39, i32 0, i32 0" [extr_.kphp-kdbvkextcrc32.c_crc32_partial_with_main.c:39]   --->   Operation 23 'select' 'select_ln39_1' <Predicate = (!icmp_ln25)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node select_ln39)   --->   "%or_ln39_1 = or i1 %or_ln39, %tmp" [extr_.kphp-kdbvkextcrc32.c_crc32_partial_with_main.c:39]   --->   Operation 24 'or' 'or_ln39_1' <Predicate = (!icmp_ln25)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.63ns) (out node of the LUT)   --->   "%select_ln39 = select i1 %or_ln39_1, i32 %select_ln39_1, i32 %p_0" [extr_.kphp-kdbvkextcrc32.c_crc32_partial_with_main.c:39]   --->   Operation 25 'select' 'select_ln39' <Predicate = (!icmp_ln25)> <Delay = 0.63> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_3 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %len_read, i32 1)" [extr_.kphp-kdbvkextcrc32.c_crc32_partial_with_main.c:49]   --->   Operation 26 'bitselect' 'tmp_3' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%crc_assign = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %select_ln39, i32 16, i32 31)" [extr_.kphp-kdbvkextcrc32.c_crc32_partial_with_main.c:50]   --->   Operation 27 'partselect' 'crc_assign' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln50 = zext i16 %crc_assign to i32" [extr_.kphp-kdbvkextcrc32.c_crc32_partial_with_main.c:50]   --->   Operation 28 'zext' 'zext_ln50' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.63ns)   --->   "%select_ln49 = select i1 %tmp_3, i32 %zext_ln50, i32 %select_ln39" [extr_.kphp-kdbvkextcrc32.c_crc32_partial_with_main.c:49]   --->   Operation 29 'select' 'select_ln49' <Predicate = (!icmp_ln25)> <Delay = 0.63> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln54 = trunc i32 %len_read to i1" [extr_.kphp-kdbvkextcrc32.c_crc32_partial_with_main.c:54]   --->   Operation 30 'trunc' 'trunc_ln54' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%crc_assign_2 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %select_ln49, i32 8, i32 31)" [extr_.kphp-kdbvkextcrc32.c_crc32_partial_with_main.c:55]   --->   Operation 31 'partselect' 'crc_assign_2' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln55 = zext i24 %crc_assign_2 to i32" [extr_.kphp-kdbvkextcrc32.c_crc32_partial_with_main.c:55]   --->   Operation 32 'zext' 'zext_ln55' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.63ns)   --->   "%select_ln54 = select i1 %trunc_ln54, i32 %zext_ln55, i32 %select_ln49" [extr_.kphp-kdbvkextcrc32.c_crc32_partial_with_main.c:54]   --->   Operation 33 'select' 'select_ln54' <Predicate = (!icmp_ln25)> <Delay = 0.63> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "ret i32 %select_ln54" [extr_.kphp-kdbvkextcrc32.c_crc32_partial_with_main.c:57]   --->   Operation 34 'ret' <Predicate = (!icmp_ln25)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data]:  wired=1; compound=1; hidden=0; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ len]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ crc]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0   (specbitsmap  ) [ 000]
specbitsmap_ln0   (specbitsmap  ) [ 000]
specbitsmap_ln0   (specbitsmap  ) [ 000]
specbitsmap_ln0   (specbitsmap  ) [ 000]
spectopmodule_ln0 (spectopmodule) [ 000]
crc_read          (read         ) [ 011]
len_read          (read         ) [ 001]
trunc_ln          (partselect   ) [ 000]
x                 (sext         ) [ 011]
br_ln25           (br           ) [ 011]
p_0               (phi          ) [ 001]
x_0               (phi          ) [ 001]
icmp_ln25         (icmp         ) [ 001]
br_ln25           (br           ) [ 000]
x_1               (add          ) [ 011]
br_ln25           (br           ) [ 011]
tmp               (bitselect    ) [ 000]
tmp_1             (bitselect    ) [ 000]
tmp_2             (bitselect    ) [ 000]
or_ln39           (or           ) [ 000]
select_ln39_1     (select       ) [ 000]
or_ln39_1         (or           ) [ 000]
select_ln39       (select       ) [ 000]
tmp_3             (bitselect    ) [ 000]
crc_assign        (partselect   ) [ 000]
zext_ln50         (zext         ) [ 000]
select_ln49       (select       ) [ 000]
trunc_ln54        (trunc        ) [ 000]
crc_assign_2      (partselect   ) [ 000]
zext_ln55         (zext         ) [ 000]
select_ln54       (select       ) [ 000]
ret_ln57          (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="data"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="len">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="len"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="crc">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="crc"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="crc32_partial_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i27.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i24.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="crc_read_read_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="32" slack="0"/>
<pin id="44" dir="0" index="1" bw="32" slack="0"/>
<pin id="45" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="crc_read/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="len_read_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="32" slack="0"/>
<pin id="50" dir="0" index="1" bw="32" slack="0"/>
<pin id="51" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="len_read/1 "/>
</bind>
</comp>

<comp id="54" class="1005" name="p_0_reg_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="56" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_0 (phireg) "/>
</bind>
</comp>

<comp id="57" class="1004" name="p_0_phi_fu_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="32" slack="1"/>
<pin id="59" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="60" dir="0" index="2" bw="1" slack="0"/>
<pin id="61" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="62" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0/2 "/>
</bind>
</comp>

<comp id="64" class="1005" name="x_0_reg_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="66" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="x_0 (phireg) "/>
</bind>
</comp>

<comp id="67" class="1004" name="x_0_phi_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="27" slack="1"/>
<pin id="69" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="70" dir="0" index="2" bw="32" slack="0"/>
<pin id="71" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="72" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x_0/2 "/>
</bind>
</comp>

<comp id="73" class="1004" name="trunc_ln_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="27" slack="0"/>
<pin id="75" dir="0" index="1" bw="32" slack="0"/>
<pin id="76" dir="0" index="2" bw="4" slack="0"/>
<pin id="77" dir="0" index="3" bw="6" slack="0"/>
<pin id="78" dir="1" index="4" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="83" class="1004" name="x_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="27" slack="0"/>
<pin id="85" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="x/1 "/>
</bind>
</comp>

<comp id="87" class="1004" name="icmp_ln25_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="32" slack="0"/>
<pin id="89" dir="0" index="1" bw="1" slack="0"/>
<pin id="90" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln25/2 "/>
</bind>
</comp>

<comp id="93" class="1004" name="x_1_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="32" slack="0"/>
<pin id="95" dir="0" index="1" bw="1" slack="0"/>
<pin id="96" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_1/2 "/>
</bind>
</comp>

<comp id="99" class="1004" name="tmp_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="1" slack="0"/>
<pin id="101" dir="0" index="1" bw="32" slack="1"/>
<pin id="102" dir="0" index="2" bw="4" slack="0"/>
<pin id="103" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="106" class="1004" name="tmp_1_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="1"/>
<pin id="109" dir="0" index="2" bw="3" slack="0"/>
<pin id="110" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="113" class="1004" name="tmp_2_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="1" slack="0"/>
<pin id="115" dir="0" index="1" bw="32" slack="1"/>
<pin id="116" dir="0" index="2" bw="3" slack="0"/>
<pin id="117" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="or_ln39_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln39/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="select_ln39_1_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="0" index="2" bw="1" slack="0"/>
<pin id="130" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln39_1/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="or_ln39_1_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln39_1/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="select_ln39_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="0" index="2" bw="32" slack="0"/>
<pin id="144" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln39/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="tmp_3_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="1"/>
<pin id="151" dir="0" index="2" bw="1" slack="0"/>
<pin id="152" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="155" class="1004" name="crc_assign_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="16" slack="0"/>
<pin id="157" dir="0" index="1" bw="32" slack="0"/>
<pin id="158" dir="0" index="2" bw="6" slack="0"/>
<pin id="159" dir="0" index="3" bw="6" slack="0"/>
<pin id="160" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="crc_assign/2 "/>
</bind>
</comp>

<comp id="165" class="1004" name="zext_ln50_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="16" slack="0"/>
<pin id="167" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln50/2 "/>
</bind>
</comp>

<comp id="169" class="1004" name="select_ln49_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="1" slack="0"/>
<pin id="171" dir="0" index="1" bw="16" slack="0"/>
<pin id="172" dir="0" index="2" bw="32" slack="0"/>
<pin id="173" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln49/2 "/>
</bind>
</comp>

<comp id="177" class="1004" name="trunc_ln54_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="1"/>
<pin id="179" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln54/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="crc_assign_2_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="24" slack="0"/>
<pin id="182" dir="0" index="1" bw="32" slack="0"/>
<pin id="183" dir="0" index="2" bw="5" slack="0"/>
<pin id="184" dir="0" index="3" bw="6" slack="0"/>
<pin id="185" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="crc_assign_2/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="zext_ln55_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="24" slack="0"/>
<pin id="192" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln55/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="select_ln54_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="0" index="1" bw="24" slack="0"/>
<pin id="197" dir="0" index="2" bw="32" slack="0"/>
<pin id="198" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln54/2 "/>
</bind>
</comp>

<comp id="202" class="1005" name="crc_read_reg_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="32" slack="1"/>
<pin id="204" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="crc_read "/>
</bind>
</comp>

<comp id="207" class="1005" name="len_read_reg_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="1"/>
<pin id="209" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="len_read "/>
</bind>
</comp>

<comp id="216" class="1005" name="x_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="1"/>
<pin id="218" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="224" class="1005" name="x_1_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="0"/>
<pin id="226" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="x_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="46"><net_src comp="14" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="47"><net_src comp="4" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="52"><net_src comp="14" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="2" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="63"><net_src comp="8" pin="0"/><net_sink comp="57" pin=2"/></net>

<net id="79"><net_src comp="16" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="80"><net_src comp="48" pin="2"/><net_sink comp="73" pin=1"/></net>

<net id="81"><net_src comp="18" pin="0"/><net_sink comp="73" pin=2"/></net>

<net id="82"><net_src comp="20" pin="0"/><net_sink comp="73" pin=3"/></net>

<net id="86"><net_src comp="73" pin="4"/><net_sink comp="83" pin=0"/></net>

<net id="91"><net_src comp="67" pin="4"/><net_sink comp="87" pin=0"/></net>

<net id="92"><net_src comp="8" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="97"><net_src comp="67" pin="4"/><net_sink comp="93" pin=0"/></net>

<net id="98"><net_src comp="22" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="104"><net_src comp="24" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="105"><net_src comp="26" pin="0"/><net_sink comp="99" pin=2"/></net>

<net id="111"><net_src comp="24" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="28" pin="0"/><net_sink comp="106" pin=2"/></net>

<net id="118"><net_src comp="24" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="30" pin="0"/><net_sink comp="113" pin=2"/></net>

<net id="124"><net_src comp="113" pin="3"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="106" pin="3"/><net_sink comp="120" pin=1"/></net>

<net id="131"><net_src comp="120" pin="2"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="8" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="133"><net_src comp="8" pin="0"/><net_sink comp="126" pin=2"/></net>

<net id="138"><net_src comp="120" pin="2"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="99" pin="3"/><net_sink comp="134" pin=1"/></net>

<net id="145"><net_src comp="134" pin="2"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="126" pin="3"/><net_sink comp="140" pin=1"/></net>

<net id="147"><net_src comp="57" pin="4"/><net_sink comp="140" pin=2"/></net>

<net id="153"><net_src comp="24" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="32" pin="0"/><net_sink comp="148" pin=2"/></net>

<net id="161"><net_src comp="34" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="162"><net_src comp="140" pin="3"/><net_sink comp="155" pin=1"/></net>

<net id="163"><net_src comp="36" pin="0"/><net_sink comp="155" pin=2"/></net>

<net id="164"><net_src comp="20" pin="0"/><net_sink comp="155" pin=3"/></net>

<net id="168"><net_src comp="155" pin="4"/><net_sink comp="165" pin=0"/></net>

<net id="174"><net_src comp="148" pin="3"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="165" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="176"><net_src comp="140" pin="3"/><net_sink comp="169" pin=2"/></net>

<net id="186"><net_src comp="38" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="169" pin="3"/><net_sink comp="180" pin=1"/></net>

<net id="188"><net_src comp="40" pin="0"/><net_sink comp="180" pin=2"/></net>

<net id="189"><net_src comp="20" pin="0"/><net_sink comp="180" pin=3"/></net>

<net id="193"><net_src comp="180" pin="4"/><net_sink comp="190" pin=0"/></net>

<net id="199"><net_src comp="177" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="200"><net_src comp="190" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="201"><net_src comp="169" pin="3"/><net_sink comp="194" pin=2"/></net>

<net id="205"><net_src comp="42" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="206"><net_src comp="202" pin="1"/><net_sink comp="57" pin=0"/></net>

<net id="210"><net_src comp="48" pin="2"/><net_sink comp="207" pin=0"/></net>

<net id="211"><net_src comp="207" pin="1"/><net_sink comp="99" pin=1"/></net>

<net id="212"><net_src comp="207" pin="1"/><net_sink comp="106" pin=1"/></net>

<net id="213"><net_src comp="207" pin="1"/><net_sink comp="113" pin=1"/></net>

<net id="214"><net_src comp="207" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="215"><net_src comp="207" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="219"><net_src comp="83" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="220"><net_src comp="216" pin="1"/><net_sink comp="67" pin=0"/></net>

<net id="227"><net_src comp="93" pin="2"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="67" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: crc32_partial : len | {1 }
	Port: crc32_partial : crc | {1 }
  - Chain level:
	State 1
		x : 1
	State 2
		icmp_ln25 : 1
		br_ln25 : 2
		x_1 : 1
		or_ln39 : 1
		select_ln39_1 : 1
		or_ln39_1 : 1
		select_ln39 : 1
		crc_assign : 2
		zext_ln50 : 3
		select_ln49 : 4
		crc_assign_2 : 5
		zext_ln55 : 6
		select_ln54 : 7
		ret_ln57 : 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|          | select_ln39_1_fu_126 |    0    |    2    |
|  select  |  select_ln39_fu_140  |    0    |    32   |
|          |  select_ln49_fu_169  |    0    |    32   |
|          |  select_ln54_fu_194  |    0    |    32   |
|----------|----------------------|---------|---------|
|    add   |       x_1_fu_93      |    0    |    39   |
|----------|----------------------|---------|---------|
|   icmp   |    icmp_ln25_fu_87   |    0    |    18   |
|----------|----------------------|---------|---------|
|    or    |    or_ln39_fu_120    |    0    |    6    |
|          |   or_ln39_1_fu_134   |    0    |    6    |
|----------|----------------------|---------|---------|
|   read   |  crc_read_read_fu_42 |    0    |    0    |
|          |  len_read_read_fu_48 |    0    |    0    |
|----------|----------------------|---------|---------|
|          |    trunc_ln_fu_73    |    0    |    0    |
|partselect|   crc_assign_fu_155  |    0    |    0    |
|          |  crc_assign_2_fu_180 |    0    |    0    |
|----------|----------------------|---------|---------|
|   sext   |        x_fu_83       |    0    |    0    |
|----------|----------------------|---------|---------|
|          |       tmp_fu_99      |    0    |    0    |
| bitselect|     tmp_1_fu_106     |    0    |    0    |
|          |     tmp_2_fu_113     |    0    |    0    |
|          |     tmp_3_fu_148     |    0    |    0    |
|----------|----------------------|---------|---------|
|   zext   |   zext_ln50_fu_165   |    0    |    0    |
|          |   zext_ln55_fu_190   |    0    |    0    |
|----------|----------------------|---------|---------|
|   trunc  |   trunc_ln54_fu_177  |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |    0    |   167   |
|----------|----------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------+--------+
|                |   FF   |
+----------------+--------+
|crc_read_reg_202|   32   |
|len_read_reg_207|   32   |
|   p_0_reg_54   |   32   |
|   x_0_reg_64   |   32   |
|   x_1_reg_224  |   32   |
|    x_reg_216   |   32   |
+----------------+--------+
|      Total     |   192  |
+----------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   167  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   192  |    -   |
+-----------+--------+--------+
|   Total   |   192  |   167  |
+-----------+--------+--------+
