# Summary

[Writing a RISC-V Emulator in Rust](index.md)

- [Hardware Components](hardware-components/index.md)
  - [CPU with Two Instructions](hardware-components/01-cpu.md)
  - [Memory and System Bus](hardware-components/02-memory.md)
  - [Control and Status Registers](hardware-components/03-csrs.md)
  - [Privileged Architecture](hardware-components/04-privileged-architecture.md)
  - [Exceptions](hardware-components/05-exceptions.md)
  - [PLIC and CLINT](hardware-components/06-plic-and-clint.md)
  - [UART](hardware-components/07-uart.md)
  - [Interrupts](hardware-components/08-interrupts.md)

- [Instruction Set](instruction-set/index.md)
  - [RV64I Base Integer Instruction Set](instruction-set/rv64i.md)
  - ["M" Standard Extension for Integer Multiplication and Division](instruction-set/rv64m.md)
  - ["A" Standard Extension for AtomicInstructions](instruction-set/rv64a.md)

