// Seed: 2684847826
module module_0 (
    input tri0 id_0,
    input wire id_1,
    input supply0 id_2,
    input wor id_3,
    output supply0 id_4,
    output wire id_5,
    input wor id_6,
    output supply0 id_7,
    output tri0 id_8,
    input tri1 id_9,
    output wand id_10,
    input supply1 id_11,
    input tri1 id_12,
    input wor id_13,
    input supply1 id_14,
    output supply0 id_15,
    input tri0 id_16,
    output supply1 id_17,
    input tri1 id_18,
    input supply1 id_19,
    output tri id_20,
    input supply1 id_21,
    output wor id_22,
    input tri id_23,
    output uwire id_24,
    input tri0 id_25,
    input wand id_26,
    input tri0 id_27,
    input wand id_28,
    input wire id_29,
    output wor id_30,
    input tri0 id_31,
    input supply1 id_32,
    output tri1 id_33,
    input uwire id_34,
    output tri id_35
);
endmodule
module module_1 #(
    parameter id_15 = 32'd10,
    parameter id_7  = 32'd80
) (
    input supply1 id_0,
    input uwire id_1,
    input tri id_2,
    output supply0 id_3,
    input supply0 id_4,
    output supply1 id_5,
    input tri id_6,
    input uwire _id_7,
    input tri1 id_8,
    input wor id_9,
    output supply1 id_10,
    input uwire id_11,
    output wor id_12,
    input supply1 id_13
);
  logic _id_15;
  ;
  wire [id_15 : id_7] id_16;
  tri0 id_17 = -1'b0;
  wire id_18;
  module_0 modCall_1 (
      id_9,
      id_4,
      id_0,
      id_4,
      id_10,
      id_3,
      id_11,
      id_3,
      id_12,
      id_11,
      id_12,
      id_8,
      id_9,
      id_11,
      id_1,
      id_12,
      id_0,
      id_5,
      id_8,
      id_6,
      id_10,
      id_13,
      id_5,
      id_6,
      id_3,
      id_13,
      id_0,
      id_4,
      id_0,
      id_13,
      id_12,
      id_9,
      id_8,
      id_10,
      id_8,
      id_10
  );
endmodule
