{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 5.0 Build 148 04/26/2005 SJ Full Version " "Info: Version 5.0 Build 148 04/26/2005 SJ Full Version" {  } {  } 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 14 08:10:17 2020 " "Info: Processing started: Mon Dec 14 08:10:17 2020" {  } {  } 0}  } {  } 4}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off dmx_vhdl -c dmx_vhdl " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off dmx_vhdl -c dmx_vhdl" {  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmx_vhdl.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file dmx_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dmx_vhdl-behav " "Info: Found design unit 1: dmx_vhdl-behav" {  } { { "dmx_vhdl.vhd" "" { Text "E:/lab-8/dmx_vhdl/dmx_vhdl.vhd" 15 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 dmx_vhdl " "Info: Found entity 1: dmx_vhdl" {  } { { "dmx_vhdl.vhd" "" { Text "E:/lab-8/dmx_vhdl/dmx_vhdl.vhd" 4 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "dmx_vhdl " "Info: Elaborating entity \"dmx_vhdl\" for the top level hierarchy" {  } {  } 0}
{ "Info" "IVRFX_VHDL_CASE_STATEMENT_OTHERS_CLAUSE_NEVER_SELECTED" "dmx_vhdl.vhd(30) " "Info: VHDL Case Statement information at dmx_vhdl.vhd(30): OTHERS choice is never selected" {  } { { "dmx_vhdl.vhd" "" { Text "E:/lab-8/dmx_vhdl/dmx_vhdl.vhd" 30 0 0 } }  } 0}
{ "Info" "ISCL_SCL_TM_SUMMARY" "11 " "Info: Implemented 11 device resources after synthesis - the final resource count might be different" { { "Info" "ISCL_SCL_TM_IPINS" "3 " "Info: Implemented 3 input pins" {  } {  } 0} { "Info" "ISCL_SCL_TM_OPINS" "4 " "Info: Implemented 4 output pins" {  } {  } 0} { "Info" "ISCL_SCL_TM_LCELLS" "4 " "Info: Implemented 4 logic cells" {  } {  } 0}  } {  } 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 14 08:10:18 2020 " "Info: Processing ended: Mon Dec 14 08:10:18 2020" {  } {  } 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0}  } {  } 0}
