\hypertarget{struct_s_d_i_o___type_def}{\section{S\-D\-I\-O\-\_\-\-Type\-Def Struct Reference}
\label{struct_s_d_i_o___type_def}\index{S\-D\-I\-O\-\_\-\-Type\-Def@{S\-D\-I\-O\-\_\-\-Type\-Def}}
}


S\-D host Interface.  




{\ttfamily \#include $<$stm32f10x.\-h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_s_d_i_o___type_def_a7c156bc55f6d970a846a459d57a9e940}{P\-O\-W\-E\-R}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_s_d_i_o___type_def_aeb1e30ce2038628e45264f75e5e926bb}{C\-L\-K\-C\-R}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_s_d_i_o___type_def_a3e24392875e98cd09043e54a0990ab7a}{A\-R\-G}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_s_d_i_o___type_def_abbbdc3174e12dab21123d746d65f345d}{C\-M\-D}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\-\_\-\-\_\-\-I} uint32\-\_\-t \hyperlink{struct_s_d_i_o___type_def_a9d881ed6c2fdecf77e872bcc6b404774}{R\-E\-S\-P\-C\-M\-D}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\-\_\-\-\_\-\-I} uint32\-\_\-t \hyperlink{struct_s_d_i_o___type_def_a2b6f1ca5a5a50f8ef5417fe7be22553c}{R\-E\-S\-P1}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\-\_\-\-\_\-\-I} uint32\-\_\-t \hyperlink{struct_s_d_i_o___type_def_a9228c8a38c07c508373644220dd322f0}{R\-E\-S\-P2}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\-\_\-\-\_\-\-I} uint32\-\_\-t \hyperlink{struct_s_d_i_o___type_def_a70f3e911570bd326bff852664fd8a7d5}{R\-E\-S\-P3}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\-\_\-\-\_\-\-I} uint32\-\_\-t \hyperlink{struct_s_d_i_o___type_def_ac7b45c7672922d38ffb0a1415a122716}{R\-E\-S\-P4}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_s_d_i_o___type_def_a5af1984c7c00890598ca74fc85449f9f}{D\-T\-I\-M\-E\-R}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_s_d_i_o___type_def_aa98ab507ed05468ca4baccd1731231cd}{D\-L\-E\-N}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_s_d_i_o___type_def_a801519a7af801ad43b88007bf4e2e906}{D\-C\-T\-R\-L}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\-\_\-\-\_\-\-I} uint32\-\_\-t \hyperlink{struct_s_d_i_o___type_def_a0366564e2795952d520c0de4be70020f}{D\-C\-O\-U\-N\-T}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\-\_\-\-\_\-\-I} uint32\-\_\-t \hyperlink{struct_s_d_i_o___type_def_a6b917b09c127e77bd3128bbe19a00499}{S\-T\-A}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_s_d_i_o___type_def_ae3c052b85cc438d2b3069f99620e5139}{I\-C\-R}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_s_d_i_o___type_def_a9a08e405ab985c60ff9031025ab37d31}{M\-A\-S\-K}
\item 
uint32\-\_\-t \hyperlink{struct_s_d_i_o___type_def_a0e2d457f1661d986074807447fcef6e5}{R\-E\-S\-E\-R\-V\-E\-D0} \mbox{[}2\mbox{]}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\-\_\-\-\_\-\-I} uint32\-\_\-t \hyperlink{struct_s_d_i_o___type_def_ae30d52b6556f5d17db8e5cfd2641e7b4}{F\-I\-F\-O\-C\-N\-T}
\item 
uint32\-\_\-t \hyperlink{struct_s_d_i_o___type_def_ae2d37baf85fa8126193bf7efc5d63d7a}{R\-E\-S\-E\-R\-V\-E\-D1} \mbox{[}13\mbox{]}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_s_d_i_o___type_def_ab4757027388ea3a0a6f114d7de2ed4cf}{F\-I\-F\-O}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
S\-D host Interface. 

\subsection{Member Data Documentation}
\hypertarget{struct_s_d_i_o___type_def_a3e24392875e98cd09043e54a0990ab7a}{\index{S\-D\-I\-O\-\_\-\-Type\-Def@{S\-D\-I\-O\-\_\-\-Type\-Def}!A\-R\-G@{A\-R\-G}}
\index{A\-R\-G@{A\-R\-G}!SDIO_TypeDef@{S\-D\-I\-O\-\_\-\-Type\-Def}}
\subsubsection[{A\-R\-G}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t S\-D\-I\-O\-\_\-\-Type\-Def\-::\-A\-R\-G}}\label{struct_s_d_i_o___type_def_a3e24392875e98cd09043e54a0990ab7a}
S\-D\-I\-O argument register, Address offset\-: 0x08 \hypertarget{struct_s_d_i_o___type_def_aeb1e30ce2038628e45264f75e5e926bb}{\index{S\-D\-I\-O\-\_\-\-Type\-Def@{S\-D\-I\-O\-\_\-\-Type\-Def}!C\-L\-K\-C\-R@{C\-L\-K\-C\-R}}
\index{C\-L\-K\-C\-R@{C\-L\-K\-C\-R}!SDIO_TypeDef@{S\-D\-I\-O\-\_\-\-Type\-Def}}
\subsubsection[{C\-L\-K\-C\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t S\-D\-I\-O\-\_\-\-Type\-Def\-::\-C\-L\-K\-C\-R}}\label{struct_s_d_i_o___type_def_aeb1e30ce2038628e45264f75e5e926bb}
S\-D\-I clock control register, Address offset\-: 0x04 \hypertarget{struct_s_d_i_o___type_def_abbbdc3174e12dab21123d746d65f345d}{\index{S\-D\-I\-O\-\_\-\-Type\-Def@{S\-D\-I\-O\-\_\-\-Type\-Def}!C\-M\-D@{C\-M\-D}}
\index{C\-M\-D@{C\-M\-D}!SDIO_TypeDef@{S\-D\-I\-O\-\_\-\-Type\-Def}}
\subsubsection[{C\-M\-D}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t S\-D\-I\-O\-\_\-\-Type\-Def\-::\-C\-M\-D}}\label{struct_s_d_i_o___type_def_abbbdc3174e12dab21123d746d65f345d}
S\-D\-I\-O command register, Address offset\-: 0x0\-C \hypertarget{struct_s_d_i_o___type_def_a0366564e2795952d520c0de4be70020f}{\index{S\-D\-I\-O\-\_\-\-Type\-Def@{S\-D\-I\-O\-\_\-\-Type\-Def}!D\-C\-O\-U\-N\-T@{D\-C\-O\-U\-N\-T}}
\index{D\-C\-O\-U\-N\-T@{D\-C\-O\-U\-N\-T}!SDIO_TypeDef@{S\-D\-I\-O\-\_\-\-Type\-Def}}
\subsubsection[{D\-C\-O\-U\-N\-T}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I} uint32\-\_\-t S\-D\-I\-O\-\_\-\-Type\-Def\-::\-D\-C\-O\-U\-N\-T}}\label{struct_s_d_i_o___type_def_a0366564e2795952d520c0de4be70020f}
S\-D\-I\-O data counter register, Address offset\-: 0x30 \hypertarget{struct_s_d_i_o___type_def_a801519a7af801ad43b88007bf4e2e906}{\index{S\-D\-I\-O\-\_\-\-Type\-Def@{S\-D\-I\-O\-\_\-\-Type\-Def}!D\-C\-T\-R\-L@{D\-C\-T\-R\-L}}
\index{D\-C\-T\-R\-L@{D\-C\-T\-R\-L}!SDIO_TypeDef@{S\-D\-I\-O\-\_\-\-Type\-Def}}
\subsubsection[{D\-C\-T\-R\-L}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t S\-D\-I\-O\-\_\-\-Type\-Def\-::\-D\-C\-T\-R\-L}}\label{struct_s_d_i_o___type_def_a801519a7af801ad43b88007bf4e2e906}
S\-D\-I\-O data control register, Address offset\-: 0x2\-C \hypertarget{struct_s_d_i_o___type_def_aa98ab507ed05468ca4baccd1731231cd}{\index{S\-D\-I\-O\-\_\-\-Type\-Def@{S\-D\-I\-O\-\_\-\-Type\-Def}!D\-L\-E\-N@{D\-L\-E\-N}}
\index{D\-L\-E\-N@{D\-L\-E\-N}!SDIO_TypeDef@{S\-D\-I\-O\-\_\-\-Type\-Def}}
\subsubsection[{D\-L\-E\-N}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t S\-D\-I\-O\-\_\-\-Type\-Def\-::\-D\-L\-E\-N}}\label{struct_s_d_i_o___type_def_aa98ab507ed05468ca4baccd1731231cd}
S\-D\-I\-O data length register, Address offset\-: 0x28 \hypertarget{struct_s_d_i_o___type_def_a5af1984c7c00890598ca74fc85449f9f}{\index{S\-D\-I\-O\-\_\-\-Type\-Def@{S\-D\-I\-O\-\_\-\-Type\-Def}!D\-T\-I\-M\-E\-R@{D\-T\-I\-M\-E\-R}}
\index{D\-T\-I\-M\-E\-R@{D\-T\-I\-M\-E\-R}!SDIO_TypeDef@{S\-D\-I\-O\-\_\-\-Type\-Def}}
\subsubsection[{D\-T\-I\-M\-E\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t S\-D\-I\-O\-\_\-\-Type\-Def\-::\-D\-T\-I\-M\-E\-R}}\label{struct_s_d_i_o___type_def_a5af1984c7c00890598ca74fc85449f9f}
S\-D\-I\-O data timer register, Address offset\-: 0x24 \hypertarget{struct_s_d_i_o___type_def_ab4757027388ea3a0a6f114d7de2ed4cf}{\index{S\-D\-I\-O\-\_\-\-Type\-Def@{S\-D\-I\-O\-\_\-\-Type\-Def}!F\-I\-F\-O@{F\-I\-F\-O}}
\index{F\-I\-F\-O@{F\-I\-F\-O}!SDIO_TypeDef@{S\-D\-I\-O\-\_\-\-Type\-Def}}
\subsubsection[{F\-I\-F\-O}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t S\-D\-I\-O\-\_\-\-Type\-Def\-::\-F\-I\-F\-O}}\label{struct_s_d_i_o___type_def_ab4757027388ea3a0a6f114d7de2ed4cf}
S\-D\-I\-O data F\-I\-F\-O register, Address offset\-: 0x80 \hypertarget{struct_s_d_i_o___type_def_ae30d52b6556f5d17db8e5cfd2641e7b4}{\index{S\-D\-I\-O\-\_\-\-Type\-Def@{S\-D\-I\-O\-\_\-\-Type\-Def}!F\-I\-F\-O\-C\-N\-T@{F\-I\-F\-O\-C\-N\-T}}
\index{F\-I\-F\-O\-C\-N\-T@{F\-I\-F\-O\-C\-N\-T}!SDIO_TypeDef@{S\-D\-I\-O\-\_\-\-Type\-Def}}
\subsubsection[{F\-I\-F\-O\-C\-N\-T}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I} uint32\-\_\-t S\-D\-I\-O\-\_\-\-Type\-Def\-::\-F\-I\-F\-O\-C\-N\-T}}\label{struct_s_d_i_o___type_def_ae30d52b6556f5d17db8e5cfd2641e7b4}
S\-D\-I\-O F\-I\-F\-O counter register, Address offset\-: 0x48 \hypertarget{struct_s_d_i_o___type_def_ae3c052b85cc438d2b3069f99620e5139}{\index{S\-D\-I\-O\-\_\-\-Type\-Def@{S\-D\-I\-O\-\_\-\-Type\-Def}!I\-C\-R@{I\-C\-R}}
\index{I\-C\-R@{I\-C\-R}!SDIO_TypeDef@{S\-D\-I\-O\-\_\-\-Type\-Def}}
\subsubsection[{I\-C\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t S\-D\-I\-O\-\_\-\-Type\-Def\-::\-I\-C\-R}}\label{struct_s_d_i_o___type_def_ae3c052b85cc438d2b3069f99620e5139}
S\-D\-I\-O interrupt clear register, Address offset\-: 0x38 \hypertarget{struct_s_d_i_o___type_def_a9a08e405ab985c60ff9031025ab37d31}{\index{S\-D\-I\-O\-\_\-\-Type\-Def@{S\-D\-I\-O\-\_\-\-Type\-Def}!M\-A\-S\-K@{M\-A\-S\-K}}
\index{M\-A\-S\-K@{M\-A\-S\-K}!SDIO_TypeDef@{S\-D\-I\-O\-\_\-\-Type\-Def}}
\subsubsection[{M\-A\-S\-K}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t S\-D\-I\-O\-\_\-\-Type\-Def\-::\-M\-A\-S\-K}}\label{struct_s_d_i_o___type_def_a9a08e405ab985c60ff9031025ab37d31}
S\-D\-I\-O mask register, Address offset\-: 0x3\-C \hypertarget{struct_s_d_i_o___type_def_a7c156bc55f6d970a846a459d57a9e940}{\index{S\-D\-I\-O\-\_\-\-Type\-Def@{S\-D\-I\-O\-\_\-\-Type\-Def}!P\-O\-W\-E\-R@{P\-O\-W\-E\-R}}
\index{P\-O\-W\-E\-R@{P\-O\-W\-E\-R}!SDIO_TypeDef@{S\-D\-I\-O\-\_\-\-Type\-Def}}
\subsubsection[{P\-O\-W\-E\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t S\-D\-I\-O\-\_\-\-Type\-Def\-::\-P\-O\-W\-E\-R}}\label{struct_s_d_i_o___type_def_a7c156bc55f6d970a846a459d57a9e940}
S\-D\-I\-O power control register, Address offset\-: 0x00 \hypertarget{struct_s_d_i_o___type_def_a0e2d457f1661d986074807447fcef6e5}{\index{S\-D\-I\-O\-\_\-\-Type\-Def@{S\-D\-I\-O\-\_\-\-Type\-Def}!R\-E\-S\-E\-R\-V\-E\-D0@{R\-E\-S\-E\-R\-V\-E\-D0}}
\index{R\-E\-S\-E\-R\-V\-E\-D0@{R\-E\-S\-E\-R\-V\-E\-D0}!SDIO_TypeDef@{S\-D\-I\-O\-\_\-\-Type\-Def}}
\subsubsection[{R\-E\-S\-E\-R\-V\-E\-D0}]{\setlength{\rightskip}{0pt plus 5cm}uint32\-\_\-t S\-D\-I\-O\-\_\-\-Type\-Def\-::\-R\-E\-S\-E\-R\-V\-E\-D0}}\label{struct_s_d_i_o___type_def_a0e2d457f1661d986074807447fcef6e5}
Reserved, 0x40-\/0x44 \hypertarget{struct_s_d_i_o___type_def_ae2d37baf85fa8126193bf7efc5d63d7a}{\index{S\-D\-I\-O\-\_\-\-Type\-Def@{S\-D\-I\-O\-\_\-\-Type\-Def}!R\-E\-S\-E\-R\-V\-E\-D1@{R\-E\-S\-E\-R\-V\-E\-D1}}
\index{R\-E\-S\-E\-R\-V\-E\-D1@{R\-E\-S\-E\-R\-V\-E\-D1}!SDIO_TypeDef@{S\-D\-I\-O\-\_\-\-Type\-Def}}
\subsubsection[{R\-E\-S\-E\-R\-V\-E\-D1}]{\setlength{\rightskip}{0pt plus 5cm}uint32\-\_\-t S\-D\-I\-O\-\_\-\-Type\-Def\-::\-R\-E\-S\-E\-R\-V\-E\-D1}}\label{struct_s_d_i_o___type_def_ae2d37baf85fa8126193bf7efc5d63d7a}
Reserved, 0x4\-C-\/0x7\-C \hypertarget{struct_s_d_i_o___type_def_a2b6f1ca5a5a50f8ef5417fe7be22553c}{\index{S\-D\-I\-O\-\_\-\-Type\-Def@{S\-D\-I\-O\-\_\-\-Type\-Def}!R\-E\-S\-P1@{R\-E\-S\-P1}}
\index{R\-E\-S\-P1@{R\-E\-S\-P1}!SDIO_TypeDef@{S\-D\-I\-O\-\_\-\-Type\-Def}}
\subsubsection[{R\-E\-S\-P1}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I} uint32\-\_\-t S\-D\-I\-O\-\_\-\-Type\-Def\-::\-R\-E\-S\-P1}}\label{struct_s_d_i_o___type_def_a2b6f1ca5a5a50f8ef5417fe7be22553c}
S\-D\-I\-O response 1 register, Address offset\-: 0x14 \hypertarget{struct_s_d_i_o___type_def_a9228c8a38c07c508373644220dd322f0}{\index{S\-D\-I\-O\-\_\-\-Type\-Def@{S\-D\-I\-O\-\_\-\-Type\-Def}!R\-E\-S\-P2@{R\-E\-S\-P2}}
\index{R\-E\-S\-P2@{R\-E\-S\-P2}!SDIO_TypeDef@{S\-D\-I\-O\-\_\-\-Type\-Def}}
\subsubsection[{R\-E\-S\-P2}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I} uint32\-\_\-t S\-D\-I\-O\-\_\-\-Type\-Def\-::\-R\-E\-S\-P2}}\label{struct_s_d_i_o___type_def_a9228c8a38c07c508373644220dd322f0}
S\-D\-I\-O response 2 register, Address offset\-: 0x18 \hypertarget{struct_s_d_i_o___type_def_a70f3e911570bd326bff852664fd8a7d5}{\index{S\-D\-I\-O\-\_\-\-Type\-Def@{S\-D\-I\-O\-\_\-\-Type\-Def}!R\-E\-S\-P3@{R\-E\-S\-P3}}
\index{R\-E\-S\-P3@{R\-E\-S\-P3}!SDIO_TypeDef@{S\-D\-I\-O\-\_\-\-Type\-Def}}
\subsubsection[{R\-E\-S\-P3}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I} uint32\-\_\-t S\-D\-I\-O\-\_\-\-Type\-Def\-::\-R\-E\-S\-P3}}\label{struct_s_d_i_o___type_def_a70f3e911570bd326bff852664fd8a7d5}
S\-D\-I\-O response 3 register, Address offset\-: 0x1\-C \hypertarget{struct_s_d_i_o___type_def_ac7b45c7672922d38ffb0a1415a122716}{\index{S\-D\-I\-O\-\_\-\-Type\-Def@{S\-D\-I\-O\-\_\-\-Type\-Def}!R\-E\-S\-P4@{R\-E\-S\-P4}}
\index{R\-E\-S\-P4@{R\-E\-S\-P4}!SDIO_TypeDef@{S\-D\-I\-O\-\_\-\-Type\-Def}}
\subsubsection[{R\-E\-S\-P4}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I} uint32\-\_\-t S\-D\-I\-O\-\_\-\-Type\-Def\-::\-R\-E\-S\-P4}}\label{struct_s_d_i_o___type_def_ac7b45c7672922d38ffb0a1415a122716}
S\-D\-I\-O response 4 register, Address offset\-: 0x20 \hypertarget{struct_s_d_i_o___type_def_a9d881ed6c2fdecf77e872bcc6b404774}{\index{S\-D\-I\-O\-\_\-\-Type\-Def@{S\-D\-I\-O\-\_\-\-Type\-Def}!R\-E\-S\-P\-C\-M\-D@{R\-E\-S\-P\-C\-M\-D}}
\index{R\-E\-S\-P\-C\-M\-D@{R\-E\-S\-P\-C\-M\-D}!SDIO_TypeDef@{S\-D\-I\-O\-\_\-\-Type\-Def}}
\subsubsection[{R\-E\-S\-P\-C\-M\-D}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I} uint32\-\_\-t S\-D\-I\-O\-\_\-\-Type\-Def\-::\-R\-E\-S\-P\-C\-M\-D}}\label{struct_s_d_i_o___type_def_a9d881ed6c2fdecf77e872bcc6b404774}
S\-D\-I\-O command response register, Address offset\-: 0x10 \hypertarget{struct_s_d_i_o___type_def_a6b917b09c127e77bd3128bbe19a00499}{\index{S\-D\-I\-O\-\_\-\-Type\-Def@{S\-D\-I\-O\-\_\-\-Type\-Def}!S\-T\-A@{S\-T\-A}}
\index{S\-T\-A@{S\-T\-A}!SDIO_TypeDef@{S\-D\-I\-O\-\_\-\-Type\-Def}}
\subsubsection[{S\-T\-A}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I} uint32\-\_\-t S\-D\-I\-O\-\_\-\-Type\-Def\-::\-S\-T\-A}}\label{struct_s_d_i_o___type_def_a6b917b09c127e77bd3128bbe19a00499}
S\-D\-I\-O status register, Address offset\-: 0x34 

The documentation for this struct was generated from the following files\-:\begin{DoxyCompactItemize}
\item 
miosix/arch/cortex\-M3\-\_\-stm32/common/\-C\-M\-S\-I\-S/\hyperlink{stm32f10x_8h}{stm32f10x.\-h}\item 
miosix/arch/cortex\-M3\-\_\-stm32f2/common/\-C\-M\-S\-I\-S/\hyperlink{stm32f2xx_8h}{stm32f2xx.\-h}\item 
miosix/arch/cortex\-M3\-\_\-stm32l1/common/\-C\-M\-S\-I\-S/\hyperlink{stm32l1xx_8h}{stm32l1xx.\-h}\item 
miosix/arch/cortex\-M4\-\_\-stm32f4/common/\-C\-M\-S\-I\-S/\hyperlink{stm32f4xx_8h}{stm32f4xx.\-h}\end{DoxyCompactItemize}
