#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Feb 26 18:00:49 2020
# Process ID: 4502
# Current directory: /home/gsaied/Desktop/old_rtl/fire2_squeeze
# Command line: vivado -mode tcl -source synth.tcl
# Log file: /home/gsaied/Desktop/old_rtl/fire2_squeeze/vivado.log
# Journal file: /home/gsaied/Desktop/old_rtl/fire2_squeeze/vivado.jou
#-----------------------------------------------------------
source synth.tcl
vi utiliziation.rpt 
report_timing
report_design_analysis -logic_level_distribution 
report_design_analysis -show_all 
report_qor_suggestions 
place_design 
report_design_analysis 
report_utilization 
phys_opt_design 
power_opt_design 
report_utilization 
route_design 
report_utilization 
start_gui 
report_drc
report_drc -file drc.rpt
startgroup
report_route_status -of_objects [get_nets clr_counter[9]_i_2_n_0]
endgroup
report_route_status -file rpt.rpt
opt_design
route_design
show_objects -name ofm [get_cells -hierarchical -filter { PRIMITIVE_TYPE =~ BMEM.*.* } ]
startgroup 
set_property is_bel_fixed true [get_cells [list {ofm_reg[8][3]}]]
set_property is_loc_fixed true [get_cells [list {ofm_reg[8][3]}]]
endgroup
startgroup
create_pblock pblock_1
resize_pblock pblock_1 -add {SLICE_X16Y375:SLICE_X47Y395 DSP48_X1Y150:DSP48_X2Y157 RAMB18_X2Y150:RAMB18_X3Y157 RAMB36_X2Y75:RAMB36_X3Y78}
add_cells_to_pblock pblock_1 -top
endgroup
route_design
unplace_cell  [get_cells [list  {genblk1[0].mac_i/ofm[0][15]_i_1}] -filter {((is_primitive==true && primitive_level!="INTERNAL")  && (loc!=""))}]
startgroup
place_cell {genblk1[11].mac_i/mul_out_reg} DSP48_X1Y154
endgroup
startgroup
place_cell {genblk1[11].mac_i/mul_out_reg} DSP48_X1Y167
endgroup
delete_pblock [get_pblocks  pblock_1]
startgroup
place_cell {genblk1[11].mac_i/mul_out_reg} DSP48_X1Y148
endgroup
startgroup
place_cell {genblk1[11].mac_i/mul_out_reg} DSP48_X1Y135
endgroup
startgroup
place_cell {genblk1[11].mac_i/mul_out_reg} DSP48_X1Y136
endgroup
startgroup
place_cell {genblk1[11].mac_i/mul_out_reg} DSP48_X1Y139
endgroup
route_design
startgroup
place_cell {genblk1[11].mac_i/mul_out_reg} DSP48_X1Y136
endgroup
startgroup
place_cell {genblk1[11].mac_i/mul_out_reg} DSP48_X1Y133
endgroup
startgroup
place_cell {genblk1[11].mac_i/mul_out_reg} DSP48_X1Y128
endgroup
startgroup
place_cell {u_2/rom_out_reg[11]} RAMB18_X3Y131
endgroup
route_design
report_route_status -file rpt.rpt
startgroup
place_cell {genblk1[4].mac_i/mul_out_reg} DSP48_X2Y124
endgroup
