%TF.GenerationSoftware,KiCad,Pcbnew,7.0.9-7.0.9~ubuntu22.04.1*%
%TF.CreationDate,2024-02-03T20:02:18-05:00*%
%TF.ProjectId,deca-ring-counter,64656361-2d72-4696-9e67-2d636f756e74,rev?*%
%TF.SameCoordinates,Original*%
%TF.FileFunction,Copper,L1,Top*%
%TF.FilePolarity,Positive*%
%FSLAX46Y46*%
G04 Gerber Fmt 4.6, Leading zero omitted, Abs format (unit mm)*
G04 Created by KiCad (PCBNEW 7.0.9-7.0.9~ubuntu22.04.1) date 2024-02-03 20:02:18*
%MOMM*%
%LPD*%
G01*
G04 APERTURE LIST*
%TA.AperFunction,ComponentPad*%
%ADD10R,1.050000X1.500000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD11O,1.050000X1.500000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD12C,1.600000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD13O,1.600000X1.600000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD14R,1.600000X1.600000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD15R,1.700000X1.700000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD16O,1.700000X1.700000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD17R,2.400000X1.600000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD18O,2.400000X1.600000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD19C,1.651000*%
%TD*%
%TA.AperFunction,ViaPad*%
%ADD20C,0.800000*%
%TD*%
%TA.AperFunction,Conductor*%
%ADD21C,0.400000*%
%TD*%
G04 APERTURE END LIST*
D10*
%TO.P,Q2,1,C*%
%TO.N,GND*%
X170230000Y-142820000D03*
D11*
%TO.P,Q2,2,B*%
%TO.N,/Circuit panel/reset in*%
X171500000Y-142820000D03*
%TO.P,Q2,3,E*%
%TO.N,+5V*%
X172770000Y-142820000D03*
%TD*%
D12*
%TO.P,R8,1*%
%TO.N,Net-(D11-K)*%
X161790000Y-135360000D03*
D13*
%TO.P,R8,2*%
%TO.N,GND*%
X169410000Y-135360000D03*
%TD*%
D12*
%TO.P,R6,1*%
%TO.N,Net-(U6E-I)*%
X187500000Y-55660000D03*
D13*
%TO.P,R6,2*%
%TO.N,GND*%
X179880000Y-55660000D03*
%TD*%
D12*
%TO.P,C8,1*%
%TO.N,Net-(D22-A)*%
X162293000Y-76376000D03*
%TO.P,C8,2*%
%TO.N,GND*%
X164793000Y-76376000D03*
%TD*%
%TO.P,R7,1*%
%TO.N,Net-(U3A-I)*%
X165849000Y-68248000D03*
D13*
%TO.P,R7,2*%
%TO.N,GND*%
X158229000Y-68248000D03*
%TD*%
%TO.P,D22,2,A*%
%TO.N,Net-(D22-A)*%
X179400000Y-67420000D03*
D14*
%TO.P,D22,1,K*%
%TO.N,Net-(D22-K)*%
X179400000Y-59800000D03*
%TD*%
D12*
%TO.P,C12,1*%
%TO.N,Net-(U8C-I)*%
X165850000Y-96060000D03*
%TO.P,C12,2*%
%TO.N,/Circuit panel/trigger step 5*%
X163350000Y-96060000D03*
%TD*%
D14*
%TO.P,D11,1,K*%
%TO.N,Net-(D11-K)*%
X151100000Y-128050000D03*
D13*
%TO.P,D11,2,A*%
%TO.N,Net-(D11-A)*%
X151100000Y-135670000D03*
%TD*%
D12*
%TO.P,R2,1*%
%TO.N,Net-(U6A-I)*%
X165810000Y-44460000D03*
D13*
%TO.P,R2,2*%
%TO.N,GND*%
X158190000Y-44460000D03*
%TD*%
D15*
%TO.P,J5,1,Pin_1*%
%TO.N,/Circuit panel/gate_out*%
X151090000Y-116687531D03*
D16*
%TO.P,J5,2,Pin_2*%
%TO.N,GND*%
X151090000Y-119227531D03*
%TO.P,J5,3,Pin_3*%
%TO.N,/Circuit panel/reset in*%
X151090000Y-121767531D03*
%TO.P,J5,4,Pin_4*%
%TO.N,/Circuit panel/clock in*%
X151090000Y-124307531D03*
%TD*%
D17*
%TO.P,U3,1,I*%
%TO.N,Net-(U3A-I)*%
X168900000Y-65320000D03*
D18*
%TO.P,U3,2,O*%
%TO.N,Net-(U3A-O)*%
X168900000Y-67860000D03*
%TO.P,U3,3,I*%
X168900000Y-70400000D03*
%TO.P,U3,4,O*%
%TO.N,Net-(U1B-O)*%
X168900000Y-72940000D03*
%TO.P,U3,5,I*%
X168900000Y-75480000D03*
%TO.P,U3,6,O*%
%TO.N,Net-(D22-K)*%
X168900000Y-78020000D03*
%TO.P,U3,7,VSS*%
%TO.N,GND*%
X168900000Y-80560000D03*
%TO.P,U3,8,O*%
%TO.N,/Circuit panel/gate_out*%
X176520000Y-80560000D03*
%TO.P,U3,9,I*%
%TO.N,Net-(D22-A)*%
X176520000Y-78020000D03*
%TO.P,U3,10*%
%TO.N,N/C*%
X176520000Y-75480000D03*
%TO.P,U3,11*%
X176520000Y-72940000D03*
%TO.P,U3,12*%
X176520000Y-70400000D03*
%TO.P,U3,13*%
X176520000Y-67860000D03*
%TO.P,U3,14,VDD*%
%TO.N,+5V*%
X176520000Y-65320000D03*
%TD*%
D15*
%TO.P,J10,1,Pin_1*%
%TO.N,/Circuit panel/trigger step 10*%
X186680000Y-115651643D03*
D16*
%TO.P,J10,2,Pin_2*%
%TO.N,/Circuit panel/trigger step 9*%
X186680000Y-113111643D03*
%TO.P,J10,3,Pin_3*%
%TO.N,/Circuit panel/trigger step 8*%
X186680000Y-110571643D03*
%TO.P,J10,4,Pin_4*%
%TO.N,/Circuit panel/trigger step 7*%
X186680000Y-108031643D03*
%TO.P,J10,5,Pin_5*%
%TO.N,/Circuit panel/trigger step 6*%
X186680000Y-105491643D03*
%TO.P,J10,6,Pin_6*%
%TO.N,/Circuit panel/trigger step 5*%
X186680000Y-102951643D03*
%TO.P,J10,7,Pin_7*%
%TO.N,/Circuit panel/trigger step 4*%
X186680000Y-100411643D03*
%TO.P,J10,8,Pin_8*%
%TO.N,/Circuit panel/trigger step 3*%
X186680000Y-97871643D03*
%TO.P,J10,9,Pin_9*%
%TO.N,/Circuit panel/trigger step 2*%
X186680000Y-95331643D03*
%TO.P,J10,10,Pin_10*%
%TO.N,/Circuit panel/trigger step 1*%
X186680000Y-92791643D03*
%TD*%
D12*
%TO.P,C3,1*%
%TO.N,Net-(U1E-I)*%
X181700000Y-122460000D03*
%TO.P,C3,2*%
%TO.N,/Circuit panel/trigger step 9*%
X181700000Y-119960000D03*
%TD*%
%TO.P,C2,1*%
%TO.N,Net-(U6A-I)*%
X165934000Y-48072000D03*
%TO.P,C2,2*%
%TO.N,/Circuit panel/trigger step 1*%
X163434000Y-48072000D03*
%TD*%
D15*
%TO.P,J8,1,Pin_1*%
%TO.N,/Circuit panel/step 10*%
X151168140Y-86149174D03*
D16*
%TO.P,J8,2,Pin_2*%
%TO.N,/Circuit panel/step 9*%
X151168140Y-83609174D03*
%TO.P,J8,3,Pin_3*%
%TO.N,/Circuit panel/step 8*%
X151168140Y-81069174D03*
%TO.P,J8,4,Pin_4*%
%TO.N,/Circuit panel/step 7*%
X151168140Y-78529174D03*
%TO.P,J8,5,Pin_5*%
%TO.N,/Circuit panel/step 6*%
X151168140Y-75989174D03*
%TO.P,J8,6,Pin_6*%
%TO.N,/Circuit panel/step 5*%
X151168140Y-73449174D03*
%TO.P,J8,7,Pin_7*%
%TO.N,/Circuit panel/step 4*%
X151168140Y-70909174D03*
%TO.P,J8,8,Pin_8*%
%TO.N,/Circuit panel/step 3*%
X151168140Y-68369174D03*
%TO.P,J8,9,Pin_9*%
%TO.N,/Circuit panel/step 2*%
X151168140Y-65829174D03*
%TO.P,J8,10,Pin_10*%
%TO.N,/Circuit panel/step 1*%
X151168140Y-63289174D03*
%TD*%
D12*
%TO.P,C4,1*%
%TO.N,Net-(U6C-I)*%
X161034000Y-61722000D03*
%TO.P,C4,2*%
%TO.N,/Circuit panel/trigger step 2*%
X158534000Y-61722000D03*
%TD*%
D14*
%TO.P,U4,1,GND*%
%TO.N,GND*%
X152920000Y-140007531D03*
D13*
%TO.P,U4,2,TR*%
%TO.N,/Circuit panel/clock rate 2*%
X152920000Y-142547531D03*
%TO.P,U4,3,Q*%
%TO.N,Net-(U2-CLK)*%
X152920000Y-145087531D03*
%TO.P,U4,4,R*%
%TO.N,Net-(D11-K)*%
X152920000Y-147627531D03*
%TO.P,U4,5,CV*%
%TO.N,Net-(U4-CV)*%
X160540000Y-147627531D03*
%TO.P,U4,6,THR*%
%TO.N,/Circuit panel/clock rate 2*%
X160540000Y-145087531D03*
%TO.P,U4,7,DIS*%
%TO.N,/Circuit panel/clock rate 1*%
X160540000Y-142547531D03*
%TO.P,U4,8,VCC*%
%TO.N,+5V*%
X160540000Y-140007531D03*
%TD*%
D12*
%TO.P,C10,1*%
%TO.N,Net-(U8A-I)*%
X165684000Y-82372000D03*
%TO.P,C10,2*%
%TO.N,/Circuit panel/trigger step 4*%
X163184000Y-82372000D03*
%TD*%
D17*
%TO.P,U2,1,Q5*%
%TO.N,/Circuit panel/step 6*%
X151300000Y-92200000D03*
D18*
%TO.P,U2,2,Q1*%
%TO.N,/Circuit panel/step 2*%
X151300000Y-94740000D03*
%TO.P,U2,3,Q0*%
%TO.N,/Circuit panel/step 1*%
X151300000Y-97280000D03*
%TO.P,U2,4,Q2*%
%TO.N,/Circuit panel/step 3*%
X151300000Y-99820000D03*
%TO.P,U2,5,Q6*%
%TO.N,/Circuit panel/step 7*%
X151300000Y-102360000D03*
%TO.P,U2,6,Q7*%
%TO.N,/Circuit panel/step 8*%
X151300000Y-104900000D03*
%TO.P,U2,7,Q3*%
%TO.N,/Circuit panel/step 4*%
X151300000Y-107440000D03*
%TO.P,U2,8,VSS*%
%TO.N,GND*%
X151300000Y-109980000D03*
%TO.P,U2,9,Q8*%
%TO.N,/Circuit panel/step 9*%
X158920000Y-109980000D03*
%TO.P,U2,10,Q4*%
%TO.N,/Circuit panel/step 5*%
X158920000Y-107440000D03*
%TO.P,U2,11,Q9*%
%TO.N,/Circuit panel/step 10*%
X158920000Y-104900000D03*
%TO.P,U2,12,Cout*%
%TO.N,unconnected-(U2-Cout-Pad12)*%
X158920000Y-102360000D03*
%TO.P,U2,13,CKEN*%
%TO.N,GND*%
X158920000Y-99820000D03*
%TO.P,U2,14,CLK*%
%TO.N,Net-(U2-CLK)*%
X158920000Y-97280000D03*
%TO.P,U2,15,Reset*%
%TO.N,GND*%
X158920000Y-94740000D03*
%TO.P,U2,16,VDD*%
%TO.N,+5V*%
X158920000Y-92200000D03*
%TD*%
D10*
%TO.P,Q1,1,C*%
%TO.N,Net-(D11-A)*%
X163730000Y-142720000D03*
D11*
%TO.P,Q1,2,B*%
%TO.N,/Circuit panel/clock in*%
X165000000Y-142720000D03*
%TO.P,Q1,3,E*%
%TO.N,+5V*%
X166270000Y-142720000D03*
%TD*%
D12*
%TO.P,C6,1*%
%TO.N,Net-(U6E-I)*%
X182650000Y-51860000D03*
%TO.P,C6,2*%
%TO.N,/Circuit panel/trigger step 3*%
X180150000Y-51860000D03*
%TD*%
%TO.P,R24,1*%
%TO.N,+5V*%
X163490000Y-147560000D03*
D13*
%TO.P,R24,2*%
%TO.N,/Circuit panel/clock rate 1*%
X171110000Y-147560000D03*
%TD*%
D12*
%TO.P,R3,1*%
%TO.N,Net-(U1E-I)*%
X181500000Y-116680000D03*
D13*
%TO.P,R3,2*%
%TO.N,GND*%
X181500000Y-109060000D03*
%TD*%
D12*
%TO.P,R1,1*%
%TO.N,Net-(U1A-I)*%
X165000000Y-110050000D03*
D13*
%TO.P,R1,2*%
%TO.N,GND*%
X165000000Y-117670000D03*
%TD*%
D12*
%TO.P,R13,1*%
%TO.N,/Circuit panel/reset in*%
X158610000Y-55294000D03*
D13*
%TO.P,R13,2*%
%TO.N,GND*%
X166230000Y-55294000D03*
%TD*%
D12*
%TO.P,R10,1*%
%TO.N,Net-(U8A-I)*%
X160534000Y-87122000D03*
D13*
%TO.P,R10,2*%
%TO.N,GND*%
X160534000Y-79502000D03*
%TD*%
D12*
%TO.P,R5,1*%
%TO.N,Net-(U1C-I)*%
X162010000Y-113960000D03*
D13*
%TO.P,R5,2*%
%TO.N,GND*%
X154390000Y-113960000D03*
%TD*%
D12*
%TO.P,R4,1*%
%TO.N,Net-(U6C-I)*%
X166254000Y-58342000D03*
D13*
%TO.P,R4,2*%
%TO.N,GND*%
X158634000Y-58342000D03*
%TD*%
D12*
%TO.P,C7,1*%
%TO.N,Net-(U3A-I)*%
X165684000Y-64772000D03*
%TO.P,C7,2*%
%TO.N,/Circuit panel/trigger step 10*%
X163184000Y-64772000D03*
%TD*%
%TO.P,C13,1*%
%TO.N,Net-(U4-CV)*%
X186200000Y-146810000D03*
%TO.P,C13,2*%
%TO.N,GND*%
X186200000Y-144310000D03*
%TD*%
%TO.P,R25,1*%
%TO.N,Net-(D22-A)*%
X187200000Y-80760000D03*
D13*
%TO.P,R25,2*%
%TO.N,/Circuit panel/gate length*%
X179580000Y-80760000D03*
%TD*%
D15*
%TO.P,J9,1,Pin_1*%
%TO.N,GND*%
X187210000Y-63299531D03*
D16*
%TO.P,J9,2,Pin_2*%
%TO.N,/Circuit panel/clock rate 1*%
X187210000Y-65839531D03*
%TO.P,J9,3,Pin_3*%
%TO.N,/Circuit panel/clock rate 2*%
X187210000Y-68379531D03*
%TO.P,J9,4,Pin_4*%
%TO.N,/Circuit panel/gate length*%
X187210000Y-70919531D03*
%TO.P,J9,5,Pin_5*%
%TO.N,+5V*%
X187210000Y-73459531D03*
%TD*%
D12*
%TO.P,C5,1*%
%TO.N,Net-(U1C-I)*%
X159800000Y-118160000D03*
%TO.P,C5,2*%
%TO.N,/Circuit panel/trigger step 8*%
X162300000Y-118160000D03*
%TD*%
%TO.P,R12,1*%
%TO.N,Net-(U8C-I)*%
X164900000Y-99950000D03*
D13*
%TO.P,R12,2*%
%TO.N,GND*%
X164900000Y-107570000D03*
%TD*%
D12*
%TO.P,C11,1*%
%TO.N,Net-(U8E-I)*%
X180800000Y-93860000D03*
%TO.P,C11,2*%
%TO.N,/Circuit panel/trigger step 6*%
X183300000Y-93860000D03*
%TD*%
%TO.P,R11,1*%
%TO.N,Net-(U8E-I)*%
X186000000Y-132550000D03*
D13*
%TO.P,R11,2*%
%TO.N,GND*%
X186000000Y-140170000D03*
%TD*%
D18*
%TO.P,U1,14,VDD*%
%TO.N,+5V*%
X176220000Y-106360000D03*
%TO.P,U1,13,I*%
%TO.N,Net-(U1E-O)*%
X176220000Y-108900000D03*
%TO.P,U1,12,O*%
%TO.N,Net-(U1B-O)*%
X176220000Y-111440000D03*
%TO.P,U1,11,I*%
%TO.N,Net-(U1E-I)*%
X176220000Y-113980000D03*
%TO.P,U1,10,O*%
%TO.N,Net-(U1E-O)*%
X176220000Y-116520000D03*
%TO.P,U1,9,I*%
%TO.N,Net-(U1C-O)*%
X176220000Y-119060000D03*
%TO.P,U1,8,O*%
%TO.N,Net-(U1B-O)*%
X176220000Y-121600000D03*
%TO.P,U1,7,VSS*%
%TO.N,GND*%
X168600000Y-121600000D03*
%TO.P,U1,6,O*%
%TO.N,Net-(U1C-O)*%
X168600000Y-119060000D03*
%TO.P,U1,5,I*%
%TO.N,Net-(U1C-I)*%
X168600000Y-116520000D03*
%TO.P,U1,4,O*%
%TO.N,Net-(U1B-O)*%
X168600000Y-113980000D03*
%TO.P,U1,3,I*%
%TO.N,Net-(U1A-O)*%
X168600000Y-111440000D03*
%TO.P,U1,2,O*%
X168600000Y-108900000D03*
D17*
%TO.P,U1,1,I*%
%TO.N,Net-(U1A-I)*%
X168600000Y-106360000D03*
%TD*%
%TO.P,U8,1,I*%
%TO.N,Net-(U8A-I)*%
X168600000Y-85960000D03*
D18*
%TO.P,U8,2,O*%
%TO.N,Net-(U8A-O)*%
X168600000Y-88500000D03*
%TO.P,U8,3,I*%
X168600000Y-91040000D03*
%TO.P,U8,4,O*%
%TO.N,Net-(U1B-O)*%
X168600000Y-93580000D03*
%TO.P,U8,5,I*%
%TO.N,Net-(U8C-I)*%
X168600000Y-96120000D03*
%TO.P,U8,6,O*%
%TO.N,Net-(U8C-O)*%
X168600000Y-98660000D03*
%TO.P,U8,7,VSS*%
%TO.N,GND*%
X168600000Y-101200000D03*
%TO.P,U8,8,O*%
%TO.N,Net-(U1B-O)*%
X176220000Y-101200000D03*
%TO.P,U8,9,I*%
%TO.N,Net-(U8C-O)*%
X176220000Y-98660000D03*
%TO.P,U8,10,O*%
%TO.N,Net-(U8E-O)*%
X176220000Y-96120000D03*
%TO.P,U8,11,I*%
%TO.N,Net-(U8E-I)*%
X176220000Y-93580000D03*
%TO.P,U8,12,O*%
%TO.N,Net-(U1B-O)*%
X176220000Y-91040000D03*
%TO.P,U8,13,I*%
%TO.N,Net-(U8E-O)*%
X176220000Y-88500000D03*
%TO.P,U8,14,VDD*%
%TO.N,+5V*%
X176220000Y-85960000D03*
%TD*%
D12*
%TO.P,C1,1*%
%TO.N,Net-(U1A-I)*%
X180200000Y-104660000D03*
%TO.P,C1,2*%
%TO.N,/Circuit panel/trigger step 7*%
X182700000Y-104660000D03*
%TD*%
%TO.P,R9,1*%
%TO.N,/Circuit panel/clock in*%
X179900000Y-47060000D03*
D13*
%TO.P,R9,2*%
%TO.N,GND*%
X187520000Y-47060000D03*
%TD*%
D17*
%TO.P,U6,1,I*%
%TO.N,Net-(U6A-I)*%
X168900000Y-44260000D03*
D18*
%TO.P,U6,2,O*%
%TO.N,Net-(U6A-O)*%
X168900000Y-46800000D03*
%TO.P,U6,3,I*%
X168900000Y-49340000D03*
%TO.P,U6,4,O*%
%TO.N,Net-(U1B-O)*%
X168900000Y-51880000D03*
%TO.P,U6,5,I*%
%TO.N,Net-(U6C-I)*%
X168900000Y-54420000D03*
%TO.P,U6,6,O*%
%TO.N,Net-(U6C-O)*%
X168900000Y-56960000D03*
%TO.P,U6,7,VSS*%
%TO.N,GND*%
X168900000Y-59500000D03*
%TO.P,U6,8,O*%
%TO.N,Net-(U1B-O)*%
X176520000Y-59500000D03*
%TO.P,U6,9,I*%
%TO.N,Net-(U6C-O)*%
X176520000Y-56960000D03*
%TO.P,U6,10,O*%
%TO.N,Net-(U6E-O)*%
X176520000Y-54420000D03*
%TO.P,U6,11,I*%
%TO.N,Net-(U6E-I)*%
X176520000Y-51880000D03*
%TO.P,U6,12,O*%
%TO.N,Net-(U1B-O)*%
X176520000Y-49340000D03*
%TO.P,U6,13,I*%
%TO.N,Net-(U6E-O)*%
X176520000Y-46800000D03*
%TO.P,U6,14,VDD*%
%TO.N,+5V*%
X176520000Y-44260000D03*
%TD*%
D14*
%TO.P,C9,1*%
%TO.N,/Circuit panel/clock rate 2*%
X178400000Y-145260000D03*
D12*
%TO.P,C9,2*%
%TO.N,GND*%
X180900000Y-145260000D03*
%TD*%
D19*
%TO.P,H2,1,Gate*%
%TO.N,unconnected-(H2-Gate-Pad1)*%
X176160000Y-130100000D03*
%TO.P,H2,2,Gate*%
%TO.N,unconnected-(H2-Gate-Pad2)*%
X176160000Y-127560000D03*
%TO.P,H2,3,CV*%
%TO.N,unconnected-(H2-CV-Pad3)*%
X173620000Y-130100000D03*
%TO.P,H2,4,CV*%
%TO.N,unconnected-(H2-CV-Pad4)*%
X173620000Y-127560000D03*
%TO.P,H2,5,+5V*%
%TO.N,+5V*%
X171080000Y-130100000D03*
%TO.P,H2,6,+5v*%
X171080000Y-127560000D03*
%TO.P,H2,7,+12V*%
%TO.N,unconnected-(H2-+12V-Pad7)*%
X168540000Y-130100000D03*
%TO.P,H2,8,+12V*%
%TO.N,unconnected-(H2-+12V-Pad8)*%
X168540000Y-127560000D03*
%TO.P,H2,9,GND*%
%TO.N,GND*%
X166000000Y-130100000D03*
%TO.P,H2,10,GND*%
X166000000Y-127560000D03*
%TO.P,H2,11,GND*%
X163460000Y-130100000D03*
%TO.P,H2,12,GND*%
X163460000Y-127560000D03*
%TO.P,H2,13,GND*%
X160920000Y-130100000D03*
%TO.P,H2,14,GND*%
X160920000Y-127560000D03*
%TO.P,H2,15,-12V*%
%TO.N,unconnected-(H2--12V-Pad15)*%
X158380000Y-130100000D03*
%TO.P,H2,16,-12V*%
%TO.N,unconnected-(H2--12V-Pad16)*%
X158380000Y-127560000D03*
%TD*%
D20*
%TO.N,GND*%
X178300000Y-102100000D03*
%TO.N,Net-(U1B-O)*%
X172700000Y-71200000D03*
%TO.N,+5V*%
X163000000Y-91500000D03*
X173500000Y-87100000D03*
%TO.N,/Circuit panel/clock rate 1*%
X182700000Y-146800000D03*
%TO.N,/Circuit panel/clock in*%
X153200000Y-59060000D03*
%TO.N,/Circuit panel/reset in*%
X155806154Y-114245489D03*
%TO.N,Net-(U2-CLK)*%
X158000000Y-113660000D03*
X158700000Y-111760000D03*
%TO.N,/Circuit panel/clock rate 1*%
X182000000Y-102160000D03*
X182100000Y-99160000D03*
%TO.N,/Circuit panel/step 7*%
X154599500Y-78860000D03*
%TO.N,/Circuit panel/step 8*%
X155199500Y-81160000D03*
%TO.N,/Circuit panel/step 4*%
X154700000Y-71160000D03*
%TO.N,/Circuit panel/step 9*%
X156249500Y-83960000D03*
%TO.N,/Circuit panel/step 5*%
X155049500Y-73660000D03*
%TO.N,/Circuit panel/step 10*%
X157500000Y-86360000D03*
%TO.N,Net-(D22-A)*%
X172700000Y-78060000D03*
%TO.N,/Circuit panel/gate_out*%
X176300000Y-84260000D03*
%TO.N,/Circuit panel/trigger step 10*%
X184400000Y-111360000D03*
%TO.N,/Circuit panel/trigger step 4*%
X178200000Y-100760000D03*
%TO.N,/Circuit panel/trigger step 5*%
X178800500Y-103060500D03*
%TO.N,/Circuit panel/trigger step 2*%
X185100000Y-92060000D03*
%TO.N,Net-(D22-K)*%
X172700500Y-72960000D03*
%TD*%
D21*
%TO.N,+5V*%
X187210000Y-73459531D02*
X180859531Y-73459531D01*
X180859531Y-73459531D02*
X180600000Y-73200000D01*
X180600000Y-73200000D02*
X180600000Y-66922943D01*
X180600000Y-66922943D02*
X178997057Y-65320000D01*
X178997057Y-65320000D02*
X176520000Y-65320000D01*
%TO.N,/Circuit panel/clock in*%
X179900000Y-47060000D02*
X181090000Y-45870000D01*
X181090000Y-45870000D02*
X181090000Y-42350000D01*
X181090000Y-42350000D02*
X180740000Y-42000000D01*
X180740000Y-42000000D02*
X155900000Y-42000000D01*
X155900000Y-42000000D02*
X155600000Y-42300000D01*
X155600000Y-42300000D02*
X155600000Y-56560000D01*
X155600000Y-56560000D02*
X153100000Y-59060000D01*
X153100000Y-59060000D02*
X153200000Y-59060000D01*
%TO.N,Net-(D22-A)*%
X176520000Y-78020000D02*
X177360000Y-78860000D01*
X177360000Y-78860000D02*
X177940000Y-78860000D01*
X177940000Y-78860000D02*
X178800000Y-78000000D01*
X178800000Y-78000000D02*
X178800000Y-68310000D01*
X178800000Y-68310000D02*
X179800000Y-67310000D01*
%TO.N,/Circuit panel/trigger step 10*%
X172000000Y-68657056D02*
X172000000Y-63608528D01*
X173500000Y-70157056D02*
X172000000Y-68657056D01*
X173500000Y-81334112D02*
X173500000Y-70157056D01*
X175325888Y-83160000D02*
X173500000Y-81334112D01*
X182100000Y-87718529D02*
X177541471Y-83160000D01*
X182100000Y-95460000D02*
X182100000Y-87718529D01*
X181200000Y-96360000D02*
X182100000Y-95460000D01*
X171551472Y-63160000D02*
X164796000Y-63160000D01*
X181200000Y-102491371D02*
X181200000Y-96360000D01*
X177541471Y-83160000D02*
X175325888Y-83160000D01*
X181400000Y-102691371D02*
X181200000Y-102491371D01*
X181400000Y-105057057D02*
X181400000Y-102691371D01*
X164796000Y-63160000D02*
X163184000Y-64772000D01*
X184400000Y-108057057D02*
X181400000Y-105057057D01*
X184400000Y-111360000D02*
X184400000Y-108057057D01*
X172000000Y-63608528D02*
X171551472Y-63160000D01*
%TO.N,/Circuit panel/gate_out*%
X179600000Y-86067057D02*
X177692943Y-84160000D01*
X163700000Y-105962943D02*
X165802943Y-103860000D01*
X163700000Y-109652943D02*
X163700000Y-105962943D01*
X165802943Y-103860000D02*
X179302943Y-103860000D01*
X154592943Y-112060000D02*
X156440000Y-112060000D01*
X162060000Y-111292943D02*
X163700000Y-109652943D01*
X179302943Y-103860000D02*
X179600000Y-103562943D01*
X157020000Y-112640000D02*
X162060000Y-112640000D01*
X162060000Y-112640000D02*
X162060000Y-111292943D01*
X156440000Y-112060000D02*
X157020000Y-112640000D01*
X177692943Y-84160000D02*
X176300000Y-84260000D01*
X179600000Y-103562943D02*
X179600000Y-86067057D01*
X151090000Y-115562943D02*
X154592943Y-112060000D01*
X151090000Y-116687531D02*
X151090000Y-115562943D01*
%TO.N,/Circuit panel/step 9*%
X156249500Y-83960000D02*
X156100000Y-84109500D01*
X156100000Y-107200000D02*
X157260000Y-108360000D01*
X156100000Y-84109500D02*
X156100000Y-107200000D01*
X157260000Y-108360000D02*
X157300000Y-108360000D01*
X157300000Y-108360000D02*
X158920000Y-109980000D01*
%TO.N,+5V*%
X166270000Y-142720000D02*
X166270000Y-141570000D01*
X166270000Y-141570000D02*
X164707531Y-140007531D01*
X164707531Y-140007531D02*
X160540000Y-140007531D01*
%TO.N,Net-(U1A-I)*%
X180200000Y-104660000D02*
X180111643Y-104571643D01*
X180111643Y-104571643D02*
X173011371Y-104571643D01*
X173011371Y-104571643D02*
X171223014Y-106360000D01*
X171223014Y-106360000D02*
X168600000Y-106360000D01*
%TO.N,GND*%
X178300000Y-102100000D02*
X178000000Y-102400000D01*
X178000000Y-102400000D02*
X169800000Y-102400000D01*
X169800000Y-102400000D02*
X168600000Y-101200000D01*
%TO.N,/Circuit panel/trigger step 5*%
X178800500Y-103060500D02*
X178601000Y-103260000D01*
X166512943Y-99222943D02*
X163350000Y-96060000D01*
X178601000Y-103260000D02*
X166512943Y-103260000D01*
X166512943Y-103260000D02*
X166512943Y-99222943D01*
%TO.N,Net-(U1B-O)*%
X176220000Y-121600000D02*
X177820000Y-120000000D01*
X177820000Y-120000000D02*
X177820000Y-113040000D01*
X177820000Y-113040000D02*
X176220000Y-111440000D01*
%TO.N,/Circuit panel/trigger step 8*%
X187000000Y-110840000D02*
X183000000Y-114840000D01*
X183000000Y-114840000D02*
X183000000Y-116917056D01*
X183000000Y-116917056D02*
X176867056Y-123050000D01*
X176867056Y-123050000D02*
X167390000Y-123050000D01*
X167390000Y-123050000D02*
X162500000Y-118160000D01*
%TO.N,/Circuit panel/trigger step 9*%
X187000000Y-113380000D02*
X186451643Y-113380000D01*
X186451643Y-113380000D02*
X185430000Y-114401643D01*
X185430000Y-114401643D02*
X185430000Y-116970000D01*
X185430000Y-116970000D02*
X182440000Y-119960000D01*
X182440000Y-119960000D02*
X181700000Y-119960000D01*
%TO.N,Net-(U1B-O)*%
X176220000Y-111440000D02*
X171140000Y-111440000D01*
X171140000Y-111440000D02*
X168600000Y-113980000D01*
%TO.N,/Circuit panel/trigger step 4*%
X178200000Y-100760000D02*
X178700000Y-100260000D01*
X178700000Y-100260000D02*
X178700000Y-91422944D01*
X174620000Y-85480000D02*
X170900000Y-81760000D01*
X178700000Y-91422944D02*
X177117056Y-89840000D01*
X177117056Y-89840000D02*
X175322944Y-89840000D01*
X175322944Y-89840000D02*
X174620000Y-89137056D01*
X174620000Y-89137056D02*
X174620000Y-85480000D01*
X170900000Y-81760000D02*
X166769057Y-81760000D01*
X166769057Y-81760000D02*
X166181057Y-81172000D01*
X166181057Y-81172000D02*
X163728000Y-81172000D01*
X163728000Y-81172000D02*
X163184000Y-81716000D01*
X163184000Y-81716000D02*
X163184000Y-82372000D01*
%TO.N,Net-(U1B-O)*%
X168600000Y-93580000D02*
X163948629Y-93580000D01*
X163948629Y-93580000D02*
X159334000Y-88965371D01*
X159334000Y-88965371D02*
X159334000Y-77466000D01*
X159334000Y-77466000D02*
X163860000Y-72940000D01*
X163860000Y-72940000D02*
X168900000Y-72940000D01*
X176220000Y-91040000D02*
X177820000Y-92640000D01*
X177820000Y-92640000D02*
X177820000Y-99600000D01*
X177820000Y-99600000D02*
X176220000Y-101200000D01*
X176220000Y-91040000D02*
X171140000Y-91040000D01*
X171140000Y-91040000D02*
X168600000Y-93580000D01*
%TO.N,/Circuit panel/gate length*%
X188300000Y-75700000D02*
X188460000Y-75540000D01*
X188460000Y-75540000D02*
X188460000Y-72169531D01*
X188460000Y-72169531D02*
X187210000Y-70919531D01*
%TO.N,/Circuit panel/trigger step 3*%
X187000000Y-98140000D02*
X189100000Y-96040000D01*
X189100000Y-96040000D02*
X189100000Y-58957057D01*
X189100000Y-58957057D02*
X186300000Y-56157057D01*
X186300000Y-56157057D02*
X184447057Y-56157057D01*
X184447057Y-56157057D02*
X180150000Y-51860000D01*
%TO.N,/Circuit panel/gate length*%
X184640000Y-75700000D02*
X188300000Y-75700000D01*
X179580000Y-80760000D02*
X184640000Y-75700000D01*
%TO.N,Net-(D22-A)*%
X181500000Y-81260000D02*
X180760000Y-82000000D01*
X180760000Y-82000000D02*
X179100000Y-82000000D01*
X179100000Y-82000000D02*
X178200000Y-81100000D01*
X178200000Y-81100000D02*
X178200000Y-79700000D01*
X178200000Y-79700000D02*
X176520000Y-78020000D01*
%TO.N,/Circuit panel/trigger step 1*%
X173200000Y-61702944D02*
X169797056Y-58300000D01*
X173200000Y-68160000D02*
X173200000Y-61702944D01*
X174700000Y-69660000D02*
X173200000Y-68160000D01*
X187000000Y-93060000D02*
X187000000Y-89360000D01*
X178038527Y-81960000D02*
X175822944Y-81960000D01*
X178778527Y-82700000D02*
X178038527Y-81960000D01*
X182940000Y-82700000D02*
X178778527Y-82700000D01*
X175822944Y-81960000D02*
X174700000Y-80837056D01*
X186410000Y-86170000D02*
X182940000Y-82700000D01*
X174700000Y-80837056D02*
X174700000Y-69660000D01*
X186410000Y-89360000D02*
X186410000Y-86170000D01*
X187000000Y-89360000D02*
X186410000Y-89360000D01*
X169797056Y-58300000D02*
X168002944Y-58300000D01*
X168002944Y-58300000D02*
X168002944Y-58160000D01*
X168002944Y-58160000D02*
X166336944Y-56494000D01*
X166336944Y-56494000D02*
X165732943Y-56494000D01*
X165732943Y-56494000D02*
X163434000Y-54195057D01*
X163434000Y-54195057D02*
X163434000Y-48072000D01*
%TO.N,/Circuit panel/trigger step 2*%
X162069057Y-61060000D02*
X161531057Y-60522000D01*
X170300000Y-61060000D02*
X162069057Y-61060000D01*
X172600000Y-63360000D02*
X170300000Y-61060000D01*
X174100000Y-81085584D02*
X174100000Y-69908528D01*
X175574416Y-82560000D02*
X174100000Y-81085584D01*
X161531057Y-60522000D02*
X159734000Y-60522000D01*
X185100000Y-85708528D02*
X182691472Y-83300000D01*
X177789999Y-82560000D02*
X175574416Y-82560000D01*
X178529999Y-83300000D02*
X177789999Y-82560000D01*
X172600000Y-68408528D02*
X172600000Y-63360000D01*
X174100000Y-69908528D02*
X172600000Y-68408528D01*
X182691472Y-83300000D02*
X178529999Y-83300000D01*
X185100000Y-92060000D02*
X185100000Y-85708528D01*
X159734000Y-60522000D02*
X158534000Y-61722000D01*
%TO.N,Net-(D22-A)*%
X181500000Y-81260000D02*
X186700000Y-81260000D01*
X186700000Y-81260000D02*
X187200000Y-80760000D01*
%TO.N,Net-(U1B-O)*%
X172700000Y-71000000D02*
X172700000Y-71000000D01*
X172700000Y-71200000D02*
X172700000Y-71000000D01*
X172500000Y-71200000D02*
X172700000Y-71200000D01*
X170760000Y-72940000D02*
X172500000Y-71200000D01*
X168900000Y-72940000D02*
X170760000Y-72940000D01*
X176520000Y-49340000D02*
X171440000Y-49340000D01*
X171440000Y-49340000D02*
X168900000Y-51880000D01*
X176520000Y-59500000D02*
X178120000Y-57900000D01*
X178120000Y-57900000D02*
X178120000Y-50940000D01*
X178120000Y-50940000D02*
X176520000Y-49340000D01*
%TO.N,+5V*%
X163000000Y-91500000D02*
X162900000Y-91500000D01*
X173500000Y-87100000D02*
X173440000Y-87160000D01*
X173440000Y-87160000D02*
X167842944Y-87160000D01*
X167842944Y-87160000D02*
X167000000Y-88002944D01*
X167000000Y-88002944D02*
X167000000Y-88500000D01*
X167000000Y-88500000D02*
X164000000Y-91500000D01*
X164000000Y-91500000D02*
X163000000Y-91500000D01*
%TO.N,GND*%
X186200000Y-144310000D02*
X186200000Y-140370000D01*
X186200000Y-140370000D02*
X186000000Y-140170000D01*
X180900000Y-145260000D02*
X185250000Y-145260000D01*
X185250000Y-145260000D02*
X186200000Y-144310000D01*
%TO.N,/Circuit panel/clock rate 1*%
X182700000Y-146760000D02*
X181900000Y-147560000D01*
X182700000Y-146800000D02*
X182700000Y-146760000D01*
X182660000Y-146800000D02*
X182700000Y-146800000D01*
%TO.N,GND*%
X170230000Y-142820000D02*
X170230000Y-142556852D01*
X170230000Y-142556852D02*
X171116852Y-141670000D01*
X171116852Y-141670000D02*
X177310000Y-141670000D01*
X177310000Y-141670000D02*
X180900000Y-145260000D01*
X169410000Y-135360000D02*
X169410000Y-142000000D01*
X169410000Y-142000000D02*
X170230000Y-142820000D01*
%TO.N,+5V*%
X171080000Y-130100000D02*
X171080000Y-127560000D01*
%TO.N,GND*%
X163460000Y-127560000D02*
X163460000Y-130100000D01*
X160920000Y-127560000D02*
X160920000Y-130100000D01*
X166000000Y-127560000D02*
X160920000Y-127560000D01*
X166000000Y-130100000D02*
X166000000Y-127560000D01*
X160920000Y-130100000D02*
X166000000Y-130100000D01*
X152920000Y-140007531D02*
X160920000Y-132007531D01*
X160920000Y-132007531D02*
X160920000Y-130100000D01*
%TO.N,Net-(D11-K)*%
X161790000Y-135360000D02*
X154393839Y-142756161D01*
X154393839Y-142756161D02*
X154393839Y-146153692D01*
X154393839Y-146153692D02*
X152920000Y-147627531D01*
%TO.N,/Circuit panel/clock in*%
X153200000Y-59160000D02*
X153200000Y-59160000D01*
X153200000Y-59060000D02*
X153200000Y-59160000D01*
%TO.N,/Circuit panel/reset in*%
X155806154Y-117051377D02*
X151090000Y-121767531D01*
X155806154Y-114245489D02*
X155806154Y-117051377D01*
%TO.N,/Circuit panel/clock rate 2*%
X160540000Y-145087531D02*
X165435617Y-145087531D01*
X165608086Y-145260000D02*
X178400000Y-145260000D01*
X165435617Y-145087531D02*
X165608086Y-145260000D01*
%TO.N,Net-(U2-CLK)*%
X160520000Y-98880000D02*
X158920000Y-97280000D01*
X152920000Y-145087531D02*
X151720000Y-143887531D01*
X158000000Y-113660000D02*
X157900000Y-113660000D01*
X157600000Y-114060000D02*
X158000000Y-113660000D01*
X159237056Y-111760000D02*
X160520000Y-110477056D01*
X157600000Y-118160000D02*
X157600000Y-114060000D01*
X160520000Y-110477056D02*
X160520000Y-98880000D01*
X154390000Y-136137531D02*
X154390000Y-121370000D01*
X151720000Y-143887531D02*
X151720000Y-138807531D01*
X151720000Y-138807531D02*
X154390000Y-136137531D01*
X154390000Y-121370000D02*
X157600000Y-118160000D01*
X158700000Y-111760000D02*
X159237056Y-111760000D01*
%TO.N,Net-(U4-CV)*%
X161672469Y-148760000D02*
X184250000Y-148760000D01*
X160540000Y-147627531D02*
X161672469Y-148760000D01*
X184250000Y-148760000D02*
X186200000Y-146810000D01*
%TO.N,/Circuit panel/clock rate 1*%
X159000000Y-144087531D02*
X160540000Y-142547531D01*
X181900000Y-147560000D02*
X171110000Y-147560000D01*
X164690000Y-147062943D02*
X163987057Y-146360000D01*
X159100000Y-146360000D02*
X159000000Y-146260000D01*
X159000000Y-146260000D02*
X159000000Y-144087531D01*
X163987057Y-146360000D02*
X159100000Y-146360000D01*
X171110000Y-147560000D02*
X164690000Y-147560000D01*
X182000000Y-102160000D02*
X182100000Y-102060000D01*
X164690000Y-147560000D02*
X164690000Y-147062943D01*
X182600000Y-146860000D02*
X182660000Y-146800000D01*
X182100000Y-99160000D02*
X182000000Y-102160000D01*
%TO.N,Net-(U1A-I)*%
X168600000Y-106450000D02*
X168600000Y-106360000D01*
X165000000Y-110050000D02*
X168600000Y-106450000D01*
%TO.N,Net-(U1C-I)*%
X162010000Y-116150000D02*
X160000000Y-118160000D01*
X166040000Y-113960000D02*
X162010000Y-113960000D01*
X162010000Y-113960000D02*
X162010000Y-116150000D01*
X168600000Y-116520000D02*
X166040000Y-113960000D01*
%TO.N,Net-(U1C-O)*%
X168600000Y-119060000D02*
X176220000Y-119060000D01*
%TO.N,/Circuit panel/step 6*%
X152450000Y-91050000D02*
X152450000Y-77510000D01*
X152450000Y-77510000D02*
X151200000Y-76260000D01*
X151300000Y-92200000D02*
X152450000Y-91050000D01*
%TO.N,/Circuit panel/step 2*%
X151560000Y-94740000D02*
X152900000Y-93400000D01*
X151300000Y-94740000D02*
X151560000Y-94740000D01*
X152900000Y-91448528D02*
X153050000Y-91298528D01*
X153050000Y-67950000D02*
X151200000Y-66100000D01*
X153050000Y-91298528D02*
X153050000Y-67950000D01*
X152900000Y-93400000D02*
X152900000Y-91448528D01*
%TO.N,/Circuit panel/step 1*%
X152900000Y-94248528D02*
X153500000Y-93648528D01*
X151300000Y-97280000D02*
X152900000Y-95680000D01*
X152900000Y-95680000D02*
X152900000Y-94248528D01*
X153650000Y-91547056D02*
X153650000Y-66010000D01*
X153500000Y-93648528D02*
X153500000Y-91697056D01*
X153500000Y-91697056D02*
X153650000Y-91547056D01*
X153650000Y-66010000D02*
X151200000Y-63560000D01*
%TO.N,/Circuit panel/step 3*%
X151300000Y-99820000D02*
X149700000Y-98220000D01*
X149700000Y-98220000D02*
X149700000Y-70140000D01*
X149700000Y-70140000D02*
X151200000Y-68640000D01*
%TO.N,/Circuit panel/step 7*%
X153500000Y-94497056D02*
X153500000Y-95928528D01*
X154250000Y-79209500D02*
X154250000Y-91795584D01*
X153200000Y-96228528D02*
X153200000Y-100460000D01*
X153200000Y-100460000D02*
X151300000Y-102360000D01*
X154100000Y-93897056D02*
X153500000Y-94497056D01*
X154100000Y-91945584D02*
X154100000Y-93897056D01*
X153500000Y-95928528D02*
X153200000Y-96228528D01*
X154250000Y-91795584D02*
X154100000Y-91945584D01*
X154599500Y-78860000D02*
X154250000Y-79209500D01*
X154599500Y-78860000D02*
X154700000Y-78860000D01*
%TO.N,/Circuit panel/step 8*%
X154850000Y-92044112D02*
X154700000Y-92194112D01*
X154100000Y-96177056D02*
X153800000Y-96477056D01*
X154850000Y-81509500D02*
X154850000Y-92044112D01*
X154700000Y-92194112D02*
X154700000Y-94145584D01*
X153800000Y-96477056D02*
X153800000Y-102400000D01*
X154100000Y-94745584D02*
X154100000Y-96177056D01*
X155199500Y-81160000D02*
X154850000Y-81509500D01*
X154700000Y-94145584D02*
X154100000Y-94745584D01*
X153800000Y-102400000D02*
X151300000Y-104900000D01*
%TO.N,/Circuit panel/step 4*%
X155300000Y-79290871D02*
X155399500Y-79191371D01*
X155300000Y-92442640D02*
X155450000Y-92292640D01*
X151300000Y-107440000D02*
X151078528Y-107218528D01*
X151078528Y-107218528D02*
X154400000Y-103897056D01*
X155450000Y-92292640D02*
X155450000Y-81960000D01*
X154400000Y-103897056D02*
X154400000Y-96725584D01*
X154700000Y-94994112D02*
X155300000Y-94394112D01*
X155450000Y-81960000D02*
X155530871Y-81960000D01*
X155399500Y-78528629D02*
X154250000Y-77379129D01*
X154400000Y-96725584D02*
X154700000Y-96425584D01*
X155300000Y-94394112D02*
X155300000Y-92442640D01*
X155300000Y-80360000D02*
X155300000Y-79290871D01*
X154700000Y-96425584D02*
X154700000Y-94994112D01*
X155530871Y-81960000D02*
X155999500Y-81491371D01*
X154250000Y-71610000D02*
X154700000Y-71160000D01*
X155399500Y-79191371D02*
X155399500Y-78528629D01*
X154250000Y-77379129D02*
X154250000Y-71610000D01*
X155999500Y-81491371D02*
X155999500Y-80828629D01*
X155999500Y-80828629D02*
X155530871Y-80360000D01*
X155530871Y-80360000D02*
X155300000Y-80360000D01*
%TO.N,/Circuit panel/step 5*%
X156700000Y-105220000D02*
X158920000Y-107440000D01*
X154850000Y-77130601D02*
X157049500Y-79330101D01*
X157049500Y-84291371D02*
X156700000Y-84640871D01*
X156700000Y-84640871D02*
X156700000Y-105220000D01*
X157049500Y-79330101D02*
X157049500Y-84291371D01*
X154850000Y-73859500D02*
X154850000Y-77130601D01*
X155049500Y-73660000D02*
X154850000Y-73859500D01*
%TO.N,/Circuit panel/step 10*%
X157500000Y-86360000D02*
X157320000Y-86380000D01*
X157300000Y-103280000D02*
X157300000Y-86560000D01*
X157300000Y-86560000D02*
X157500000Y-86360000D01*
X158920000Y-104900000D02*
X157300000Y-103280000D01*
X157320000Y-86380000D02*
X157300000Y-86360000D01*
%TO.N,Net-(U3A-I)*%
X165849000Y-68248000D02*
X165849000Y-64937000D01*
X165849000Y-64937000D02*
X165684000Y-64772000D01*
X168352000Y-64772000D02*
X168900000Y-65320000D01*
X165684000Y-64772000D02*
X168352000Y-64772000D01*
%TO.N,Net-(U3A-O)*%
X168900000Y-70400000D02*
X168900000Y-67860000D01*
%TO.N,Net-(D22-A)*%
X165137000Y-79220000D02*
X162293000Y-76376000D01*
X171540000Y-79220000D02*
X165137000Y-79220000D01*
X172700000Y-78060000D02*
X171540000Y-79220000D01*
%TO.N,/Circuit panel/gate_out*%
X176300000Y-84260000D02*
X176300000Y-84160000D01*
%TO.N,Net-(U6A-I)*%
X165934000Y-44584000D02*
X165810000Y-44460000D01*
X168700000Y-44460000D02*
X168900000Y-44260000D01*
X165934000Y-48072000D02*
X165934000Y-44584000D01*
X165810000Y-44460000D02*
X168700000Y-44460000D01*
%TO.N,Net-(U6A-O)*%
X168900000Y-49340000D02*
X168900000Y-46800000D01*
%TO.N,Net-(U6C-O)*%
X168900000Y-56960000D02*
X176520000Y-56960000D01*
%TO.N,Net-(U8A-O)*%
X168600000Y-88500000D02*
X168600000Y-91040000D01*
%TO.N,Net-(U8C-I)*%
X165850000Y-96060000D02*
X168540000Y-96060000D01*
X168540000Y-96060000D02*
X168600000Y-96120000D01*
%TO.N,Net-(U8C-O)*%
X176220000Y-98660000D02*
X168600000Y-98660000D01*
%TO.N,/Circuit panel/trigger step 7*%
X186340000Y-108300000D02*
X187000000Y-108300000D01*
X182700000Y-104660000D02*
X186340000Y-108300000D01*
%TO.N,/Circuit panel/trigger step 4*%
X178200000Y-100560000D02*
X178200000Y-100760000D01*
%TO.N,/Circuit panel/trigger step 6*%
X187000000Y-105060000D02*
X187000000Y-105760000D01*
X184500000Y-95060000D02*
X184500000Y-102560000D01*
X184500000Y-102560000D02*
X187000000Y-105060000D01*
X183300000Y-93860000D02*
X184500000Y-95060000D01*
%TO.N,Net-(D22-K)*%
X172700500Y-72960000D02*
X172700500Y-75559500D01*
X172700500Y-75559500D02*
X170240000Y-78020000D01*
X172600000Y-73060500D02*
X172600000Y-75660000D01*
X172700500Y-72960000D02*
X172600000Y-73060500D01*
X170240000Y-78020000D02*
X168900000Y-78020000D01*
%TD*%
M02*
