{"vcs1":{"timestamp_begin":1739968254.320760413, "rt":3.42, "ut":3.20, "st":0.16}}
{"vcselab":{"timestamp_begin":1739968257.816910084, "rt":0.25, "ut":0.15, "st":0.09}}
{"link":{"timestamp_begin":1739968258.122024966, "rt":0.23, "ut":0.12, "st":0.11}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1739968254.029122353}
{"VCS_COMP_START_TIME": 1739968254.029122353}
{"VCS_COMP_END_TIME": 1739968258.420525159}
{"VCS_USER_OPTIONS": "-sverilog -ntb_opts uvm -timescale=1ns/1ns top.sv -o sim"}
{"vcs1": {"peak_mem": 287832}}
{"vcselab": {"peak_mem": 150348}}
