// Seed: 143772455
module module_0 (
    input uwire id_0,
    output wire id_1,
    input uwire id_2,
    output tri0 id_3,
    output tri0 id_4,
    input supply0 id_5,
    output supply0 id_6,
    input supply0 id_7
);
  logic id_9;
  ;
  parameter id_10 = 1;
endmodule
module module_1 #(
    parameter id_1 = 32'd7,
    parameter id_9 = 32'd84
) (
    output supply1 id_0,
    input wand _id_1,
    input tri1 id_2,
    input supply1 id_3,
    input supply0 id_4,
    input wand id_5,
    output tri1 id_6,
    output tri1 id_7
    , \id_15 ,
    input tri0 id_8,
    input supply1 _id_9,
    output tri id_10,
    input supply0 id_11,
    input tri0 id_12,
    input wire id_13
);
  assign id_10 = id_3;
  assign #id_16 id_0 = -1 - id_12;
  wire id_17;
  wire [id_9 : !  id_1] id_18;
  module_0 modCall_1 (
      id_5,
      id_10,
      id_4,
      id_10,
      id_0,
      id_2,
      id_7,
      id_3
  );
  assign modCall_1.id_1 = 0;
endmodule
