<dec f='llvm/llvm/include/llvm/CodeGen/LiveIntervals.h' l='161' type='bool llvm::LiveIntervals::shrinkToUses(llvm::LiveInterval * li, SmallVectorImpl&lt;llvm::MachineInstr *&gt; * dead = nullptr)'/>
<doc f='llvm/llvm/include/llvm/CodeGen/LiveIntervals.h' l='155'>/// After removing some uses of a register, shrink its live range to just
    /// the remaining uses. This method does not compute reaching defs for new
    /// uses, and it doesn&apos;t remove dead defs.
    /// Dead PHIDef values are marked as unused. New dead machine instructions
    /// are added to the dead vector. Returns true if the interval may have been
    /// separated into multiple connected components.</doc>
<def f='llvm/llvm/lib/CodeGen/LiveIntervals.cpp' l='454' ll='511' type='bool llvm::LiveIntervals::shrinkToUses(llvm::LiveInterval * li, SmallVectorImpl&lt;llvm::MachineInstr *&gt; * dead = nullptr)'/>
<use f='llvm/llvm/lib/CodeGen/LiveRangeEdit.cpp' l='414' u='c' c='_ZN4llvm13LiveRangeEdit17eliminateDeadDefsERNS_15SmallVectorImplIPNS_12MachineInstrEEENS_8ArrayRefINS_8RegisterEEEPNS_9AAResultsE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='338' u='c' c='_ZN12_GLOBAL__N_117RegisterCoalescer12shrinkToUsesEPN4llvm12LiveIntervalEPNS1_15SmallVectorImplIPNS1_12MachineInstrEEE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='1687' u='c' c='_ZN12_GLOBAL__N_117RegisterCoalescer18eliminateUndefCopyEPN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='1864' u='c' c='_ZN12_GLOBAL__N_117RegisterCoalescer26setUndefOnPrunedSubRegUsesERN4llvm12LiveIntervalENS1_8RegisterENS1_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/RenameIndependentSubregs.cpp' l='373' u='c' c='_ZNK12_GLOBAL__N_124RenameIndependentSubregs25computeMainRangesFixFlagsERKN4llvm12IntEqClassesERKNS1_15SmallVectorImplINS0_12SubRangeInfoEEERKNS5_IPNS1_12LiveIntervalEEE'/>
<use f='llvm/llvm/lib/CodeGen/SplitKit.cpp' l='191' u='c' c='_ZN4llvm13SplitAnalysis11analyzeUsesEv'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyMemIntrinsicResults.cpp' l='137' u='c' c='_ZL20replaceDominatedUsesRN4llvm17MachineBasicBlockERNS_12MachineInstrEjjRKNS_19MachineRegisterInfoERNS_20MachineDominatorTreeERNS_13LiveIntervalsE'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyRegStackify.cpp' l='510' u='c' c='_ZL12shrinkToUsesRN4llvm12LiveIntervalERNS_13LiveIntervalsE'/>
