Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2021.1_AR76722 (lin64) Build 3428450 Thu Jan 13 11:43:02 MST 2022
| Date              : Sun Apr  9 23:46:56 2023
| Host              : ws35 running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -hold -nworst 3 -max_paths 3 -file FB1_uB_timing_summary_Min.txt
| Design            : FB1_uB
| Device            : xcvu19p-fsva3824
| Speed File        : -1  PRODUCTION 1.31 12-02-2020
| Temperature Grade : E
-------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (8673)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (16517)
5. checking no_input_delay (2)
6. checking no_output_delay (197)
7. checking multiple_clock (0)
8. checking generated_clocks (1)
9. checking loops (0)
10. checking partial_input_delay (228)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (8673)
---------------------------
 There are 2172 register/latch pins with no clock driven by root clock pin: DBG_REFCLKP_0[0] (HIGH)

 There are 2167 register/latch pins with no clock driven by root clock pin: DBG_REFCLKP_0[1] (HIGH)

 There are 2167 register/latch pins with no clock driven by root clock pin: DBG_REFCLKP_0[2] (HIGH)

 There are 2167 register/latch pins with no clock driven by root clock pin: DBG_REFCLKP_0[3] (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (16517)
----------------------------------------------------
 There are 16509 pins that are not constrained for maximum delay. (HIGH)

 There are 8 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay (2)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There is 1 input port with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay (197)
---------------------------------
 There are 196 ports with no output delay specified. (HIGH)

 There is 1 port with no output delay but user has a false path constraint (MEDIUM)

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (1)
--------------------------------
 There is 1 generated clock that is not connected to a clock source. (HIGH)


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (228)
--------------------------------------
 There are 228 input ports with partial input delay specified. (HIGH)


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.010        0.000                      0                95186        0.229        0.000                       0                 39326  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                Waveform(ns)           Period(ns)      Frequency(MHz)
-----                                                ------------           ----------      --------------
System_FB1_uB                                        {0.000 500.000}        1000.000        1.000           
afpga_lock_clk                                       {0.000 500.000}        1000.000        1.000           
clk                                                  {0.000 250.000}        500.000         2.000           
gt1_refclk                                           {0.000 5.000}          10.000          100.000         
  socket_clk\.qpll_clk                               {0.000 0.083}          0.167           5999.999        
    GTYE4_CHANNEL_TXOUTCLKPCS[0]                     {0.000 2.667}          5.333           187.500         
    GTYE4_CHANNEL_TXOUTCLKPCS[1]                     {0.000 2.667}          5.333           187.500         
    GTYE4_CHANNEL_TXOUTCLKPCS[2]                     {0.000 2.667}          5.333           187.500         
    GTYE4_CHANNEL_TXOUTCLKPCS[3]                     {0.000 2.667}          5.333           187.500         
    rxoutclk_out[2]                                  {0.000 2.667}          5.333           187.500         
    txoutclk_out[2]                                  {0.000 2.667}          5.333           187.500         
  socket_clk\.qpll_refclk                            {0.000 5.000}          10.000          100.000         
hstdm_rxclk_1200_bank36_block3                       {0.000 0.833}          1.667           599.880         
  hstdm_rxclk_1200_bank36_block3_div2                {0.000 1.666}          3.334           299.940         
    hstdm_rxclk_1200_bank36_block3_div4              {0.000 3.334}          6.668           149.970         
hstdm_rxclk_1200_bank37_block4                       {0.000 0.833}          1.667           599.880         
  hstdm_rxclk_1200_bank37_block4_div2                {0.000 1.666}          3.334           299.940         
    hstdm_rxclk_1200_bank37_block4_div4              {0.000 3.334}          6.668           149.970         
hstdm_rxclk_1200_bank38_block5                       {0.000 0.833}          1.667           599.880         
  hstdm_rxclk_1200_bank38_block5_div2                {0.000 1.666}          3.334           299.940         
    hstdm_rxclk_1200_bank38_block5_div4              {0.000 3.334}          6.668           149.970         
hstdm_rxclk_1200_bank60_block7                       {0.000 0.833}          1.667           599.880         
  hstdm_rxclk_1200_bank60_block7_div2                {0.000 1.666}          3.334           299.940         
    hstdm_rxclk_1200_bank60_block7_div4              {0.000 3.334}          6.668           149.970         
hstdm_rxclk_1200_bank69_block1                       {0.000 0.833}          1.667           599.880         
  hstdm_rxclk_1200_bank69_block1_div2                {0.000 1.666}          3.334           299.940         
    hstdm_rxclk_1200_bank69_block1_div4              {0.000 3.334}          6.668           149.970         
hstdm_rxclk_1200_bank71_block2                       {0.000 0.833}          1.667           599.880         
  hstdm_rxclk_1200_bank71_block2_div2                {0.000 1.666}          3.334           299.940         
    hstdm_rxclk_1200_bank71_block2_div4              {0.000 3.334}          6.668           149.970         
ref_clk_p                                            {0.000 5.000}          10.000          100.000         
  clkfbout_clk_wiz_0                                 {0.000 5.000}          10.000          100.000         
  haps_infra_clk_10                                  {0.000 50.000}         100.000         10.000          
  haps_infra_clk_100                                 {0.000 5.000}          10.000          100.000         
    hstdm_txclk_1200_bank36_clkoutphy_net            {0.000 0.417}          0.833           1200.000        
      hstdm_txclk_1200_bank36_clkoutphy_net_DIV      {0.000 1.667}          3.333           300.000         
      hstdm_txclk_1200_bank36_clkoutphy_net_DIV_INV  {1.667 3.333}          3.333           300.000         
    hstdm_txclk_1200_bank37_clkoutphy_net            {0.000 0.417}          0.833           1200.000        
      hstdm_txclk_1200_bank37_clkoutphy_net_DIV      {0.000 1.667}          3.333           300.000         
      hstdm_txclk_1200_bank37_clkoutphy_net_DIV_INV  {1.667 3.333}          3.333           300.000         
    hstdm_txclk_1200_bank38_clkoutphy_net            {0.000 0.417}          0.833           1200.000        
      hstdm_txclk_1200_bank38_clkoutphy_net_DIV      {0.000 1.667}          3.333           300.000         
      hstdm_txclk_1200_bank38_clkoutphy_net_DIV_INV  {1.667 3.333}          3.333           300.000         
    hstdm_txclk_1200_bank60_clkoutphy_net            {0.000 0.417}          0.833           1200.000        
      hstdm_txclk_1200_bank60_clkoutphy_net_DIV      {0.000 1.667}          3.333           300.000         
      hstdm_txclk_1200_bank60_clkoutphy_net_DIV_INV  {1.667 3.333}          3.333           300.000         
    hstdm_txclk_1200_bank69_clkoutphy_net            {0.000 0.417}          0.833           1200.000        
      hstdm_txclk_1200_bank69_clkoutphy_net_DIV      {0.000 1.667}          3.333           300.000         
      hstdm_txclk_1200_bank69_clkoutphy_net_DIV_INV  {1.667 3.333}          3.333           300.000         
    hstdm_txclk_1200_bank71_clkoutphy_net            {0.000 0.417}          0.833           1200.000        
      hstdm_txclk_1200_bank71_clkoutphy_net_DIV      {0.000 1.667}          3.333           300.000         
      hstdm_txclk_1200_bank71_clkoutphy_net_DIV_INV  {1.667 3.333}          3.333           300.000         
    hstdm_txclkdiv2_local                            {0.000 1.667}          3.333           300.000         
  haps_infra_clk_160                                 {0.000 3.125}          6.250           160.000         
  haps_infra_clk_200                                 {0.000 2.500}          5.000           200.000         
  haps_infra_clk_50_2_sync                           {0.000 10.000}         20.000          50.000          
  haps_infra_clk_umr3                                {0.000 4.000}          8.000           125.000         
  ref_clk_x0y1_int                                   {0.000 10.000}         20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                    WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                    -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
afpga_lock_clk                                             0.133        0.000                      0                    4      499.427        0.000                       0                    34  
clk                                                        0.046        0.000                      0                  334      246.000        0.000                       0                   373  
gt1_refclk                                                 0.083        0.000                      0                    3        4.725        0.000                       0                     4  
    GTYE4_CHANNEL_TXOUTCLKPCS[0]                           0.092        0.000                      0                   34        2.392        0.000                       0                    15  
    GTYE4_CHANNEL_TXOUTCLKPCS[1]                           0.143        0.000                      0                   34        2.392        0.000                       0                    15  
    GTYE4_CHANNEL_TXOUTCLKPCS[2]                           0.141        0.000                      0                   34        2.392        0.000                       0                    15  
    GTYE4_CHANNEL_TXOUTCLKPCS[3]                           0.135        0.000                      0                   34        2.392        0.000                       0                    15  
    rxoutclk_out[2]                                        0.011        0.000                      0                 5391        0.512        0.000                       0                  2830  
    txoutclk_out[2]                                        0.010        0.000                      0                11045        0.526        0.000                       0                  5128  
hstdm_rxclk_1200_bank36_block3                                                                                                   0.495        0.000                       0                     1  
  hstdm_rxclk_1200_bank36_block3_div2                      0.027        0.000                      0                  328        0.890        0.000                       0                   258  
    hstdm_rxclk_1200_bank36_block3_div4                    0.037        0.000                      0                  522        1.896        0.000                       0                   347  
hstdm_rxclk_1200_bank37_block4                                                                                                   0.495        0.000                       0                     1  
  hstdm_rxclk_1200_bank37_block4_div2                      0.019        0.000                      0                  328        0.890        0.000                       0                   258  
    hstdm_rxclk_1200_bank37_block4_div4                    0.029        0.000                      0                  522        1.896        0.000                       0                   347  
hstdm_rxclk_1200_bank38_block5                                                                                                   0.495        0.000                       0                     1  
  hstdm_rxclk_1200_bank38_block5_div2                      0.025        0.000                      0                  328        0.890        0.000                       0                   258  
    hstdm_rxclk_1200_bank38_block5_div4                    0.036        0.000                      0                  524        1.896        0.000                       0                   347  
hstdm_rxclk_1200_bank60_block7                                                                                                   0.495        0.000                       0                     1  
  hstdm_rxclk_1200_bank60_block7_div2                      0.037        0.000                      0                  164        0.890        0.000                       0                   130  
    hstdm_rxclk_1200_bank60_block7_div4                    0.026        0.000                      0                  486        1.896        0.000                       0                   314  
hstdm_rxclk_1200_bank69_block1                                                                                                   0.495        0.000                       0                     1  
  hstdm_rxclk_1200_bank69_block1_div2                      0.038        0.000                      0                  164        0.890        0.000                       0                   130  
    hstdm_rxclk_1200_bank69_block1_div4                    0.044        0.000                      0                  486        1.896        0.000                       0                   314  
hstdm_rxclk_1200_bank71_block2                                                                                                   0.495        0.000                       0                     1  
  hstdm_rxclk_1200_bank71_block2_div2                      0.018        0.000                      0                  325        0.890        0.000                       0                   255  
    hstdm_rxclk_1200_bank71_block2_div4                    0.021        0.000                      0                  526        1.896        0.000                       0                   347  
ref_clk_p                                                                                                                        2.000        0.000                       0                     2  
  clkfbout_clk_wiz_0                                                                                                             8.501        0.000                       0                     3  
  haps_infra_clk_10                                        0.011        0.000                      0                 3393       49.457        0.000                       0                  1887  
  haps_infra_clk_100                                       0.015        0.000                      0                12170        1.500        0.000                       0                  5912  
    hstdm_txclk_1200_bank36_clkoutphy_net                                                                                        0.229        0.000                       0                     2  
    hstdm_txclk_1200_bank37_clkoutphy_net                                                                                        0.229        0.000                       0                     2  
    hstdm_txclk_1200_bank38_clkoutphy_net                                                                                        0.229        0.000                       0                     2  
    hstdm_txclk_1200_bank60_clkoutphy_net                                                                                        0.229        0.000                       0                     9  
      hstdm_txclk_1200_bank60_clkoutphy_net_DIV_INV                                                                              0.991        0.000                       0                    43  
    hstdm_txclk_1200_bank69_clkoutphy_net                                                                                        0.229        0.000                       0                     2  
    hstdm_txclk_1200_bank71_clkoutphy_net                                                                                        0.229        0.000                       0                     3  
    hstdm_txclkdiv2_local                                  0.013        0.000                      0                 2772        1.392        0.000                       0                  2858  
  haps_infra_clk_160                                                                                                             4.751        0.000                       0                     2  
  haps_infra_clk_200                                       0.014        0.000                      0                  378        2.225        0.000                       0                   168  
  haps_infra_clk_50_2_sync                                 0.018        0.000                      0                 1003        8.200        0.000                       0                   616  
  haps_infra_clk_umr3                                      0.010        0.000                      0                38842        3.427        0.000                       0                 16075  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                     To Clock                                           WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                     --------                                           -------      -------  ---------------------  -------------------  
clk                                            System_FB1_uB                                        6.676        0.000                      0                    2  
hstdm_rxclk_1200_bank36_block3_div4            hstdm_rxclk_1200_bank36_block3_div2                  0.171        0.000                      0                   16  
hstdm_rxclk_1200_bank36_block3_div2            hstdm_rxclk_1200_bank36_block3_div4                  0.156        0.000                      0                   36  
hstdm_rxclk_1200_bank37_block4_div4            hstdm_rxclk_1200_bank37_block4_div2                  0.174        0.000                      0                   16  
hstdm_rxclk_1200_bank37_block4_div2            hstdm_rxclk_1200_bank37_block4_div4                  0.159        0.000                      0                   36  
hstdm_rxclk_1200_bank38_block5_div4            hstdm_rxclk_1200_bank38_block5_div2                  0.160        0.000                      0                   16  
hstdm_rxclk_1200_bank38_block5_div2            hstdm_rxclk_1200_bank38_block5_div4                  0.155        0.000                      0                   36  
hstdm_rxclk_1200_bank60_block7_div4            hstdm_rxclk_1200_bank60_block7_div2                  0.183        0.000                      0                    8  
hstdm_rxclk_1200_bank60_block7_div2            hstdm_rxclk_1200_bank60_block7_div4                  0.161        0.000                      0                   18  
hstdm_rxclk_1200_bank69_block1_div4            hstdm_rxclk_1200_bank69_block1_div2                  0.171        0.000                      0                    8  
hstdm_rxclk_1200_bank69_block1_div2            hstdm_rxclk_1200_bank69_block1_div4                  0.186        0.000                      0                   18  
hstdm_rxclk_1200_bank71_block2_div4            hstdm_rxclk_1200_bank71_block2_div2                  0.199        0.000                      0                   16  
hstdm_rxclk_1200_bank71_block2_div2            hstdm_rxclk_1200_bank71_block2_div4                  0.160        0.000                      0                   36  
haps_infra_clk_100                             ref_clk_p                                            0.891        0.000                      0                    1  
ref_clk_p                                      haps_infra_clk_100                                   1.799        0.000                      0                    1  
hstdm_txclkdiv2_local                          hstdm_txclk_1200_bank60_clkoutphy_net_DIV_INV        0.181        0.000                      0                  168  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                           From Clock                           To Clock                                 WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                           ----------                           --------                                 -------      -------  ---------------------  -------------------  
**async_default**                    clk                                  clk                                        1.354        0.000                      0                  204  
**async_default**                    haps_infra_clk_10                    haps_infra_clk_10                          0.094        0.000                      0                   69  
**async_default**                    haps_infra_clk_100                   haps_infra_clk_100                         0.068        0.000                      0                  738  
**async_default**                    haps_infra_clk_50_2_sync             haps_infra_clk_50_2_sync                   0.133        0.000                      0                  118  
**async_default**                    haps_infra_clk_umr3                  haps_infra_clk_umr3                        0.127        0.000                      0                11352  
**async_default**                    hstdm_rxclk_1200_bank36_block3_div4  hstdm_rxclk_1200_bank36_block3_div4        0.222        0.000                      0                  255  
**async_default**                    hstdm_rxclk_1200_bank37_block4_div4  hstdm_rxclk_1200_bank37_block4_div4        0.215        0.000                      0                  255  
**async_default**                    hstdm_rxclk_1200_bank38_block5_div4  hstdm_rxclk_1200_bank38_block5_div4        0.291        0.000                      0                  255  
**async_default**                    hstdm_rxclk_1200_bank60_block7_div4  hstdm_rxclk_1200_bank60_block7_div4        0.265        0.000                      0                  244  
**async_default**                    hstdm_rxclk_1200_bank69_block1_div4  hstdm_rxclk_1200_bank69_block1_div4        0.346        0.000                      0                  244  
**async_default**                    hstdm_rxclk_1200_bank71_block2_div4  hstdm_rxclk_1200_bank71_block2_div4        0.286        0.000                      0                  255  
**async_default**                    rxoutclk_out[2]                      rxoutclk_out[2]                            0.116        0.000                      0                    8  
**async_default**                    txoutclk_out[2]                      txoutclk_out[2]                            0.088        0.000                      0                  603  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  afpga_lock_clk
  To Clock:  afpga_lock_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :            0  Failing Endpoints,  Worst Slack        0.133ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack      499.427ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 dut_inst/registers1/Registers_I_43_RNI7ANQ_281573_cfg8/CLK
                            (rising edge-triggered cell SRLC32E clocked by afpga_lock_clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            dut_inst/registers1/Registers_I_43_RNI8BNQ_318599_cfg9/D
                            (rising edge-triggered cell SRLC32E clocked by afpga_lock_clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             afpga_lock_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (afpga_lock_clk rise@0.000ns - afpga_lock_clk rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.122ns (56.482%)  route 0.094ns (43.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.601ns
    Source Clock Delay      (SCD):    3.461ns
    Clock Pessimism Removal (CPR):    1.119ns
  Clock Net Delay (Source):      1.249ns (routing 0.752ns, distribution 0.497ns)
  Clock Net Delay (Destination): 1.404ns (routing 0.830ns, distribution 0.574ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock afpga_lock_clk rise edge)
                                                      0.000     0.000 r  
    BR40                                              0.000     0.000 r  AFPGA_LOCK_CLK_I (IN)
                         net (fo=0)                   0.000     0.000    AFPGA_LOCK_CLK_I_ibuf/I
    BR40                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.292     0.292 r  AFPGA_LOCK_CLK_I_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.292    AFPGA_LOCK_CLK_I_ibuf/OUT
    BR40                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.292 r  AFPGA_LOCK_CLK_I_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.903     2.195    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/afpga_lock_clk_i
    BUFGCE_X1Y157        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.212 r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/G_lock_clk_bufg.I_bufg_lock_clk/O
    X3Y7 (CLOCK_ROOT)    net (fo=33, routed)          1.249     3.461    dut_inst/registers1/ufpga_lock_clk_o
    SLICE_X156Y513       SRLC32E                                      r  dut_inst/registers1/Registers_I_43_RNI7ANQ_281573_cfg8/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y513       SRLC32E (Prop_A6LUT_SLICEM_CLK_Q31)
                                                      0.122     3.583 r  dut_inst/registers1/Registers_I_43_RNI7ANQ_281573_cfg8/Q31
                         net (fo=1, routed)           0.094     3.677    dut_inst/registers1/CDO_7
    SLICE_X156Y510       SRLC32E                                      r  dut_inst/registers1/Registers_I_43_RNI8BNQ_318599_cfg9/D
  -------------------------------------------------------------------    -------------------

                         (clock afpga_lock_clk rise edge)
                                                      0.000     0.000 r  
    BR40                                              0.000     0.000 r  AFPGA_LOCK_CLK_I (IN)
                         net (fo=0)                   0.000     0.000    AFPGA_LOCK_CLK_I_ibuf/I
    BR40                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.478     0.478 r  AFPGA_LOCK_CLK_I_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.478    AFPGA_LOCK_CLK_I_ibuf/OUT
    BR40                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.478 r  AFPGA_LOCK_CLK_I_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.700     3.178    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/afpga_lock_clk_i
    BUFGCE_X1Y157        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     3.197 r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/G_lock_clk_bufg.I_bufg_lock_clk/O
    X3Y7 (CLOCK_ROOT)    net (fo=33, routed)          1.404     4.601    dut_inst/registers1/ufpga_lock_clk_o
    SLICE_X156Y510       SRLC32E                                      r  dut_inst/registers1/Registers_I_43_RNI8BNQ_318599_cfg9/CLK
                         clock pessimism             -1.119     3.482    
    SLICE_X156Y510       SRLC32E (Hold_H6LUT_SLICEM_CLK_D)
                                                      0.062     3.544    dut_inst/registers1/Registers_I_43_RNI8BNQ_318599_cfg9
  -------------------------------------------------------------------
                         required time                         -3.544    
                         arrival time                           3.677    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 dut_inst/registers1/Registers_I_43_RNI7ANQ_281573_cfg8/CLK
                            (rising edge-triggered cell SRLC32E clocked by afpga_lock_clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            dut_inst/registers1/Registers_I_43_RNI8BNQ_318599_cfg9/D
                            (rising edge-triggered cell SRLC32E clocked by afpga_lock_clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             afpga_lock_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (afpga_lock_clk rise@0.000ns - afpga_lock_clk rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.122ns (56.482%)  route 0.094ns (43.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.601ns
    Source Clock Delay      (SCD):    3.461ns
    Clock Pessimism Removal (CPR):    1.119ns
  Clock Net Delay (Source):      1.249ns (routing 0.752ns, distribution 0.497ns)
  Clock Net Delay (Destination): 1.404ns (routing 0.830ns, distribution 0.574ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock afpga_lock_clk rise edge)
                                                      0.000     0.000 r  
    BR40                                              0.000     0.000 r  AFPGA_LOCK_CLK_I (IN)
                         net (fo=0)                   0.000     0.000    AFPGA_LOCK_CLK_I_ibuf/I
    BR40                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.292     0.292 r  AFPGA_LOCK_CLK_I_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.292    AFPGA_LOCK_CLK_I_ibuf/OUT
    BR40                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.292 r  AFPGA_LOCK_CLK_I_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.903     2.195    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/afpga_lock_clk_i
    BUFGCE_X1Y157        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.212 r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/G_lock_clk_bufg.I_bufg_lock_clk/O
    X3Y7 (CLOCK_ROOT)    net (fo=33, routed)          1.249     3.461    dut_inst/registers1/ufpga_lock_clk_o
    SLICE_X156Y513       SRLC32E                                      r  dut_inst/registers1/Registers_I_43_RNI7ANQ_281573_cfg8/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y513       SRLC32E (Prop_A6LUT_SLICEM_CLK_Q31)
                                                      0.122     3.583 f  dut_inst/registers1/Registers_I_43_RNI7ANQ_281573_cfg8/Q31
                         net (fo=1, routed)           0.094     3.677    dut_inst/registers1/CDO_7
    SLICE_X156Y510       SRLC32E                                      f  dut_inst/registers1/Registers_I_43_RNI8BNQ_318599_cfg9/D
  -------------------------------------------------------------------    -------------------

                         (clock afpga_lock_clk rise edge)
                                                      0.000     0.000 r  
    BR40                                              0.000     0.000 r  AFPGA_LOCK_CLK_I (IN)
                         net (fo=0)                   0.000     0.000    AFPGA_LOCK_CLK_I_ibuf/I
    BR40                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.478     0.478 r  AFPGA_LOCK_CLK_I_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.478    AFPGA_LOCK_CLK_I_ibuf/OUT
    BR40                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.478 r  AFPGA_LOCK_CLK_I_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.700     3.178    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/afpga_lock_clk_i
    BUFGCE_X1Y157        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     3.197 r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/G_lock_clk_bufg.I_bufg_lock_clk/O
    X3Y7 (CLOCK_ROOT)    net (fo=33, routed)          1.404     4.601    dut_inst/registers1/ufpga_lock_clk_o
    SLICE_X156Y510       SRLC32E                                      r  dut_inst/registers1/Registers_I_43_RNI8BNQ_318599_cfg9/CLK
                         clock pessimism             -1.119     3.482    
    SLICE_X156Y510       SRLC32E (Hold_H6LUT_SLICEM_CLK_D)
                                                      0.062     3.544    dut_inst/registers1/Registers_I_43_RNI8BNQ_318599_cfg9
  -------------------------------------------------------------------
                         required time                         -3.544    
                         arrival time                           3.677    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 dut_inst/registers1/Registers_I_43_RNI6AOQ_245669_cfg16/CLK
                            (rising edge-triggered cell SRLC32E clocked by afpga_lock_clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            dut_inst/registers1/Registers_I_43_RNI7BOQ_282695_cfg17/D
                            (rising edge-triggered cell SRLC32E clocked by afpga_lock_clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             afpga_lock_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (afpga_lock_clk rise@0.000ns - afpga_lock_clk rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.122ns (49.594%)  route 0.124ns (50.407%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.605ns
    Source Clock Delay      (SCD):    3.459ns
    Clock Pessimism Removal (CPR):    1.119ns
  Clock Net Delay (Source):      1.247ns (routing 0.752ns, distribution 0.495ns)
  Clock Net Delay (Destination): 1.408ns (routing 0.830ns, distribution 0.578ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock afpga_lock_clk rise edge)
                                                      0.000     0.000 r  
    BR40                                              0.000     0.000 r  AFPGA_LOCK_CLK_I (IN)
                         net (fo=0)                   0.000     0.000    AFPGA_LOCK_CLK_I_ibuf/I
    BR40                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.292     0.292 r  AFPGA_LOCK_CLK_I_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.292    AFPGA_LOCK_CLK_I_ibuf/OUT
    BR40                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.292 r  AFPGA_LOCK_CLK_I_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.903     2.195    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/afpga_lock_clk_i
    BUFGCE_X1Y157        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.212 r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/G_lock_clk_bufg.I_bufg_lock_clk/O
    X3Y7 (CLOCK_ROOT)    net (fo=33, routed)          1.247     3.459    dut_inst/registers1/ufpga_lock_clk_o
    SLICE_X156Y510       SRLC32E                                      r  dut_inst/registers1/Registers_I_43_RNI6AOQ_245669_cfg16/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y510       SRLC32E (Prop_A6LUT_SLICEM_CLK_Q31)
                                                      0.122     3.581 r  dut_inst/registers1/Registers_I_43_RNI6AOQ_245669_cfg16/Q31
                         net (fo=1, routed)           0.124     3.705    dut_inst/registers1/CDO_15
    SLICE_X156Y515       SRLC32E                                      r  dut_inst/registers1/Registers_I_43_RNI7BOQ_282695_cfg17/D
  -------------------------------------------------------------------    -------------------

                         (clock afpga_lock_clk rise edge)
                                                      0.000     0.000 r  
    BR40                                              0.000     0.000 r  AFPGA_LOCK_CLK_I (IN)
                         net (fo=0)                   0.000     0.000    AFPGA_LOCK_CLK_I_ibuf/I
    BR40                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.478     0.478 r  AFPGA_LOCK_CLK_I_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.478    AFPGA_LOCK_CLK_I_ibuf/OUT
    BR40                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.478 r  AFPGA_LOCK_CLK_I_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.700     3.178    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/afpga_lock_clk_i
    BUFGCE_X1Y157        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     3.197 r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/G_lock_clk_bufg.I_bufg_lock_clk/O
    X3Y7 (CLOCK_ROOT)    net (fo=33, routed)          1.408     4.605    dut_inst/registers1/ufpga_lock_clk_o
    SLICE_X156Y515       SRLC32E                                      r  dut_inst/registers1/Registers_I_43_RNI7BOQ_282695_cfg17/CLK
                         clock pessimism             -1.119     3.486    
    SLICE_X156Y515       SRLC32E (Hold_H6LUT_SLICEM_CLK_D)
                                                      0.062     3.548    dut_inst/registers1/Registers_I_43_RNI7BOQ_282695_cfg17
  -------------------------------------------------------------------
                         required time                         -3.548    
                         arrival time                           3.705    
  -------------------------------------------------------------------
                         slack                                  0.157    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         afpga_lock_clk
Waveform(ns):       { 0.000 500.000 }
Period(ns):         1000.000
Sources:            { AFPGA_LOCK_CLK_I }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I     n/a            1.499         1000.000    998.501    BUFGCE_X1Y157   sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/G_lock_clk_bufg.I_bufg_lock_clk/I
Min Period        n/a     SRLC32E/CLK  n/a            1.146         1000.000    998.854    SLICE_X180Y443  dut_inst/immgen1/un1_in_15_0_o2_5_o2_RNIVSBD_147209_cfg0/CLK
Min Period        n/a     SRLC32E/CLK  n/a            1.146         1000.000    998.854    SLICE_X156Y513  dut_inst/registers1/Registers_I_14_RNI9COQ_142056_cfg1/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.573         500.000     499.427    SLICE_X180Y443  dut_inst/immgen1/un1_in_15_0_o2_5_o2_RNIVSBD_147209_cfg0/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.573         500.000     499.427    SLICE_X180Y443  dut_inst/immgen1/un1_in_15_0_o2_5_o2_RNIVSBD_147209_cfg0/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.573         500.000     499.427    SLICE_X156Y513  dut_inst/registers1/Registers_I_14_RNI9COQ_142056_cfg1/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.573         500.000     499.427    SLICE_X180Y443  dut_inst/immgen1/un1_in_15_0_o2_5_o2_RNIVSBD_147209_cfg0/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.573         500.000     499.427    SLICE_X180Y443  dut_inst/immgen1/un1_in_15_0_o2_5_o2_RNIVSBD_147209_cfg0/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.573         500.000     499.427    SLICE_X156Y513  dut_inst/registers1/Registers_I_14_RNI9COQ_142056_cfg1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack      246.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 dut_inst/registers1/Registers_1rff_30/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            dut_inst/registers1/Registers_1rff_30/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.053ns (54.082%)  route 0.045ns (45.918%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.998ns
    Source Clock Delay      (SCD):    2.636ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Net Delay (Source):      1.896ns (routing 0.775ns, distribution 1.121ns)
  Clock Net Delay (Destination): 2.112ns (routing 0.862ns, distribution 1.250ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F35                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibufgds/I
    HPIOBDIFFINBUF_X1Y253
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.539     0.539 r  clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.579    clk_ibufgds/OUT
    F35                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.579 r  clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.723    clk_bufg
    BUFGCE_X1Y249        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.740 r  clk_bufg/O
    X4Y9 (CLOCK_ROOT)    net (fo=372, routed)         1.896     2.636    dut_inst/registers1/clk
    SLR Crossing[2->1]   
    SLICE_X161Y522       FDCE                                         r  dut_inst/registers1/Registers_1rff_30/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y522       FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     2.675 r  dut_inst/registers1/Registers_1rff_30/Q
                         net (fo=3, routed)           0.028     2.703    dut_inst/registers1/Registersro_30
    SLICE_X161Y522       LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.014     2.717 r  dut_inst/registers1/Registers_1rff_30_e/O
                         net (fo=1, routed)           0.017     2.734    dut_inst/registers1/Registers_1rff_30
    SLICE_X161Y522       FDCE                                         r  dut_inst/registers1/Registers_1rff_30/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F35                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibufgds/I
    HPIOBDIFFINBUF_X1Y253
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.636     0.636 r  clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.686    clk_ibufgds/OUT
    F35                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.686 r  clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.867    clk_bufg
    BUFGCE_X1Y249        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.886 r  clk_bufg/O
    X4Y9 (CLOCK_ROOT)    net (fo=372, routed)         2.112     2.998    dut_inst/registers1/clk
    SLR Crossing[2->1]   
    SLICE_X161Y522       FDCE                                         r  dut_inst/registers1/Registers_1rff_30/C
                         clock pessimism             -0.357     2.642    
    SLICE_X161Y522       FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.046     2.688    dut_inst/registers1/Registers_1rff_30
  -------------------------------------------------------------------
                         required time                         -2.688    
                         arrival time                           2.734    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 dut_inst/registers1/Registers_1rff_30/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            dut_inst/registers1/Registers_1rff_30/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.053ns (54.082%)  route 0.045ns (45.918%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.998ns
    Source Clock Delay      (SCD):    2.636ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Net Delay (Source):      1.896ns (routing 0.775ns, distribution 1.121ns)
  Clock Net Delay (Destination): 2.112ns (routing 0.862ns, distribution 1.250ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F35                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibufgds/I
    HPIOBDIFFINBUF_X1Y253
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.539     0.539 r  clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.579    clk_ibufgds/OUT
    F35                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.579 r  clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.723    clk_bufg
    BUFGCE_X1Y249        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.740 r  clk_bufg/O
    X4Y9 (CLOCK_ROOT)    net (fo=372, routed)         1.896     2.636    dut_inst/registers1/clk
    SLR Crossing[2->1]   
    SLICE_X161Y522       FDCE                                         r  dut_inst/registers1/Registers_1rff_30/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y522       FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     2.675 f  dut_inst/registers1/Registers_1rff_30/Q
                         net (fo=3, routed)           0.028     2.703    dut_inst/registers1/Registersro_30
    SLICE_X161Y522       LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.014     2.717 f  dut_inst/registers1/Registers_1rff_30_e/O
                         net (fo=1, routed)           0.017     2.734    dut_inst/registers1/Registers_1rff_30
    SLICE_X161Y522       FDCE                                         f  dut_inst/registers1/Registers_1rff_30/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F35                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibufgds/I
    HPIOBDIFFINBUF_X1Y253
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.636     0.636 r  clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.686    clk_ibufgds/OUT
    F35                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.686 r  clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.867    clk_bufg
    BUFGCE_X1Y249        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.886 r  clk_bufg/O
    X4Y9 (CLOCK_ROOT)    net (fo=372, routed)         2.112     2.998    dut_inst/registers1/clk
    SLR Crossing[2->1]   
    SLICE_X161Y522       FDCE                                         r  dut_inst/registers1/Registers_1rff_30/C
                         clock pessimism             -0.357     2.642    
    SLICE_X161Y522       FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.046     2.688    dut_inst/registers1/Registers_1rff_30
  -------------------------------------------------------------------
                         required time                         -2.688    
                         arrival time                           2.734    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 dut_inst/registers1/Registers_1rff_1/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            dut_inst/registers1/Registers_1rff_1/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.053ns (53.000%)  route 0.047ns (47.000%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.000ns
    Source Clock Delay      (SCD):    2.639ns
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Net Delay (Source):      1.899ns (routing 0.775ns, distribution 1.124ns)
  Clock Net Delay (Destination): 2.114ns (routing 0.862ns, distribution 1.252ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F35                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibufgds/I
    HPIOBDIFFINBUF_X1Y253
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.539     0.539 r  clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.579    clk_ibufgds/OUT
    F35                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.579 r  clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.723    clk_bufg
    BUFGCE_X1Y249        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.740 r  clk_bufg/O
    X4Y9 (CLOCK_ROOT)    net (fo=372, routed)         1.899     2.639    dut_inst/registers1/clk
    SLR Crossing[2->1]   
    SLICE_X163Y523       FDCE                                         r  dut_inst/registers1/Registers_1rff_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y523       FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     2.678 r  dut_inst/registers1/Registers_1rff_1/Q
                         net (fo=3, routed)           0.030     2.708    dut_inst/registers1/Registersro_1
    SLICE_X163Y523       LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.014     2.722 r  dut_inst/registers1/Registers_1rff_1_e/O
                         net (fo=1, routed)           0.017     2.739    dut_inst/registers1/Registers_1rff_1
    SLICE_X163Y523       FDCE                                         r  dut_inst/registers1/Registers_1rff_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F35                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibufgds/I
    HPIOBDIFFINBUF_X1Y253
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.636     0.636 r  clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.686    clk_ibufgds/OUT
    F35                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.686 r  clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.867    clk_bufg
    BUFGCE_X1Y249        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.886 r  clk_bufg/O
    X4Y9 (CLOCK_ROOT)    net (fo=372, routed)         2.114     3.000    dut_inst/registers1/clk
    SLR Crossing[2->1]   
    SLICE_X163Y523       FDCE                                         r  dut_inst/registers1/Registers_1rff_1/C
                         clock pessimism             -0.356     2.645    
    SLICE_X163Y523       FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.046     2.691    dut_inst/registers1/Registers_1rff_1
  -------------------------------------------------------------------
                         required time                         -2.691    
                         arrival time                           2.739    
  -------------------------------------------------------------------
                         slack                                  0.048    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 250.000 }
Period(ns):         500.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location          Pin
Min Period        n/a     FDRE/C      n/a            8.000         500.000     492.000    HDIOLOGIC_M_X0Y6  dut_inst/aptn_reset_sync_rst_n_6/C
Min Period        n/a     BUFGCE/I    n/a            1.499         500.000     498.501    BUFGCE_X1Y249     clk_bufg/I
Min Period        n/a     RAMD32/CLK  n/a            1.146         500.000     498.854    SLICE_X162Y511    dut_inst/registers1/Registers_1_I_10/RAMA/CLK
Low Pulse Width   Slow    FDRE/C      n/a            4.000         250.000     246.000    HDIOLOGIC_M_X0Y6  dut_inst/aptn_reset_sync_rst_n_6/C
Low Pulse Width   Fast    FDRE/C      n/a            4.000         250.000     246.000    HDIOLOGIC_M_X0Y6  dut_inst/aptn_reset_sync_rst_n_6/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.573         250.000     249.427    SLICE_X162Y511    dut_inst/registers1/Registers_1_I_10/RAMA/CLK
High Pulse Width  Slow    FDRE/C      n/a            4.000         250.000     246.000    HDIOLOGIC_M_X0Y6  dut_inst/aptn_reset_sync_rst_n_6/C
High Pulse Width  Fast    FDRE/C      n/a            4.000         250.000     246.000    HDIOLOGIC_M_X0Y6  dut_inst/aptn_reset_sync_rst_n_6/C
High Pulse Width  Slow    RAMD32/CLK  n/a            0.573         250.000     249.427    SLICE_X162Y511    dut_inst/registers1/Registers_1_I_10/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  gt1_refclk
  To Clock:  gt1_refclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :            0  Failing Endpoints,  Worst Slack        0.083ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gt1_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by gt1_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gt1_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt1_refclk rise@0.000ns - gt1_refclk rise@0.000ns)
  Data Path Delay:        0.136ns  (logic 0.073ns (53.676%)  route 0.063ns (46.324%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Net Delay (Source):      0.317ns (routing 0.001ns, distribution 0.316ns)
  Clock Net Delay (Destination): 0.366ns (routing 0.001ns, distribution 0.365ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt1_refclk rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  GT1_REFCLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/gt1_refclk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS0_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.142     0.142 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/xcvup_gty_12g_inst.gtrefclk_ibuf/ODIV2
                         net (fo=2, routed)           0.053     0.195    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/gt_refclk_fabric_ibufds
    BUFG_GT_X0Y208       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.268 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/bufg_gt_refclk_fabric/O
    X8Y8 (CLOCK_ROOT)    net (fo=3, routed)           0.317     0.585    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[0]_0
    SLICE_X423Y532       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X423Y532       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     0.625 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[1]/Q
                         net (fo=2, routed)           0.056     0.681    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv[1]
    SLICE_X423Y532       LUT3 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.033     0.714 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv[2]_i_1/O
                         net (fo=1, routed)           0.007     0.721    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv[2]_i_1_n_0
    SLICE_X423Y532       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt1_refclk rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  GT1_REFCLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/gt1_refclk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS0_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.310     0.310 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/xcvup_gty_12g_inst.gtrefclk_ibuf/ODIV2
                         net (fo=2, routed)           0.058     0.368    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/gt_refclk_fabric_ibufds
    BUFG_GT_X0Y208       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.450 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/bufg_gt_refclk_fabric/O
    X8Y8 (CLOCK_ROOT)    net (fo=3, routed)           0.366     0.816    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[0]_0
    SLICE_X423Y532       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[2]/C
                         clock pessimism             -0.225     0.591    
    SLICE_X423Y532       FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     0.638    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.638    
                         arrival time                           0.721    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gt1_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by gt1_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gt1_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt1_refclk rise@0.000ns - gt1_refclk rise@0.000ns)
  Data Path Delay:        0.136ns  (logic 0.073ns (53.676%)  route 0.063ns (46.324%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Net Delay (Source):      0.317ns (routing 0.001ns, distribution 0.316ns)
  Clock Net Delay (Destination): 0.366ns (routing 0.001ns, distribution 0.365ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt1_refclk rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  GT1_REFCLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/gt1_refclk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS0_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.142     0.142 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/xcvup_gty_12g_inst.gtrefclk_ibuf/ODIV2
                         net (fo=2, routed)           0.053     0.195    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/gt_refclk_fabric_ibufds
    BUFG_GT_X0Y208       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.268 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/bufg_gt_refclk_fabric/O
    X8Y8 (CLOCK_ROOT)    net (fo=3, routed)           0.317     0.585    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[0]_0
    SLICE_X423Y532       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X423Y532       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     0.625 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[1]/Q
                         net (fo=2, routed)           0.056     0.681    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv[1]
    SLICE_X423Y532       LUT3 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.033     0.714 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv[2]_i_1/O
                         net (fo=1, routed)           0.007     0.721    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv[2]_i_1_n_0
    SLICE_X423Y532       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt1_refclk rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  GT1_REFCLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/gt1_refclk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS0_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.310     0.310 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/xcvup_gty_12g_inst.gtrefclk_ibuf/ODIV2
                         net (fo=2, routed)           0.058     0.368    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/gt_refclk_fabric_ibufds
    BUFG_GT_X0Y208       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.450 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/bufg_gt_refclk_fabric/O
    X8Y8 (CLOCK_ROOT)    net (fo=3, routed)           0.366     0.816    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[0]_0
    SLICE_X423Y532       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[2]/C
                         clock pessimism             -0.225     0.591    
    SLICE_X423Y532       FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     0.638    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.638    
                         arrival time                           0.721    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gt1_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by gt1_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gt1_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt1_refclk rise@0.000ns - gt1_refclk rise@0.000ns)
  Data Path Delay:        0.136ns  (logic 0.073ns (53.676%)  route 0.063ns (46.324%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Net Delay (Source):      0.317ns (routing 0.001ns, distribution 0.316ns)
  Clock Net Delay (Destination): 0.366ns (routing 0.001ns, distribution 0.365ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt1_refclk rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  GT1_REFCLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/gt1_refclk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS0_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.142     0.142 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/xcvup_gty_12g_inst.gtrefclk_ibuf/ODIV2
                         net (fo=2, routed)           0.053     0.195    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/gt_refclk_fabric_ibufds
    BUFG_GT_X0Y208       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.268 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/bufg_gt_refclk_fabric/O
    X8Y8 (CLOCK_ROOT)    net (fo=3, routed)           0.317     0.585    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[0]_0
    SLICE_X423Y532       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X423Y532       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     0.625 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[1]/Q
                         net (fo=2, routed)           0.056     0.681    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv[1]
    SLICE_X423Y532       LUT3 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.033     0.714 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv[2]_i_1/O
                         net (fo=1, routed)           0.007     0.721    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv[2]_i_1_n_0
    SLICE_X423Y532       FDRE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt1_refclk rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  GT1_REFCLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/gt1_refclk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS0_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.310     0.310 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/xcvup_gty_12g_inst.gtrefclk_ibuf/ODIV2
                         net (fo=2, routed)           0.058     0.368    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/gt_refclk_fabric_ibufds
    BUFG_GT_X0Y208       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.450 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/bufg_gt_refclk_fabric/O
    X8Y8 (CLOCK_ROOT)    net (fo=3, routed)           0.366     0.816    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[0]_0
    SLICE_X423Y532       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[2]/C
                         clock pessimism             -0.225     0.591    
    SLICE_X423Y532       FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     0.638    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.638    
                         arrival time                           0.721    
  -------------------------------------------------------------------
                         slack                                  0.083    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gt1_refclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { GT1_REFCLK_P }

Check Type        Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG_GT/I  n/a            1.499         10.000      8.501      BUFG_GT_X0Y208  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/bufg_gt_refclk_fabric/I
Min Period        n/a     FDRE/C     n/a            0.550         10.000      9.450      SLICE_X423Y532  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[0]/C
Min Period        n/a     FDRE/C     n/a            0.550         10.000      9.450      SLICE_X423Y532  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[1]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.275         5.000       4.725      SLICE_X423Y532  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[0]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.275         5.000       4.725      SLICE_X423Y532  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[0]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.275         5.000       4.725      SLICE_X423Y532  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[1]/C
High Pulse Width  Slow    FDRE/C     n/a            0.275         5.000       4.725      SLICE_X423Y532  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[0]/C
High Pulse Width  Fast    FDRE/C     n/a            0.275         5.000       4.725      SLICE_X423Y532  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[0]/C
High Pulse Width  Slow    FDRE/C     n/a            0.275         5.000       4.725      SLICE_X423Y532  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  GTYE4_CHANNEL_TXOUTCLKPCS[0]
  To Clock:  GTYE4_CHANNEL_TXOUTCLKPCS[0]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :            0  Failing Endpoints,  Worst Slack        0.092ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.392ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[0]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm_reg/D
                            (rising edge-triggered cell FDRE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[0]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             GTYE4_CHANNEL_TXOUTCLKPCS[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GTYE4_CHANNEL_TXOUTCLKPCS[0] rise@0.000ns - GTYE4_CHANNEL_TXOUTCLKPCS[0] rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.071ns (20.580%)  route 0.274ns (79.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.763ns
    Source Clock Delay      (SCD):    0.507ns
    Clock Pessimism Removal (CPR):    0.057ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y32  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          0.507     0.507    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X431Y505       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X431Y505       FDCE (Prop_AFF2_SLICEM_C_Q)
                                                      0.071     0.578 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, routed)           0.274     0.852    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X431Y506       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y32  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          0.763     0.763    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X431Y506       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm_reg/C
                         clock pessimism             -0.057     0.706    
    SLICE_X431Y506       FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.054     0.760    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm_reg
  -------------------------------------------------------------------
                         required time                         -0.760    
                         arrival time                           0.852    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[0]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm_reg/D
                            (rising edge-triggered cell FDRE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[0]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             GTYE4_CHANNEL_TXOUTCLKPCS[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GTYE4_CHANNEL_TXOUTCLKPCS[0] rise@0.000ns - GTYE4_CHANNEL_TXOUTCLKPCS[0] rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.071ns (20.580%)  route 0.274ns (79.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.763ns
    Source Clock Delay      (SCD):    0.507ns
    Clock Pessimism Removal (CPR):    0.057ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y32  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          0.507     0.507    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X431Y505       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X431Y505       FDCE (Prop_AFF2_SLICEM_C_Q)
                                                      0.071     0.578 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, routed)           0.274     0.852    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X431Y506       FDRE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y32  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          0.763     0.763    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X431Y506       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm_reg/C
                         clock pessimism             -0.057     0.706    
    SLICE_X431Y506       FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.054     0.760    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm_reg
  -------------------------------------------------------------------
                         required time                         -0.760    
                         arrival time                           0.852    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[0]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[0]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             GTYE4_CHANNEL_TXOUTCLKPCS[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GTYE4_CHANNEL_TXOUTCLKPCS[0] rise@0.000ns - GTYE4_CHANNEL_TXOUTCLKPCS[0] rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.140ns (39.886%)  route 0.211ns (60.114%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns
    Source Clock Delay      (SCD):    0.507ns
    Clock Pessimism Removal (CPR):    0.057ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y32  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          0.507     0.507    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X431Y505       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X431Y505       FDCE (Prop_AFF2_SLICEM_C_Q)
                                                      0.071     0.578 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, routed)           0.107     0.685    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X430Y504       LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.069     0.754 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1/O
                         net (fo=12, routed)          0.104     0.858    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0
    SLICE_X430Y505       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y32  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          0.816     0.816    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X430Y505       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
                         clock pessimism             -0.057     0.759    
    SLICE_X430Y505       FDRE (Hold_AFF2_SLICEL_C_CE)
                                                     -0.014     0.745    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.745    
                         arrival time                           0.858    
  -------------------------------------------------------------------
                         slack                                  0.113    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GTYE4_CHANNEL_TXOUTCLKPCS[0]
Waveform(ns):       { 0.000 2.667 }
Period(ns):         5.333
Sources:            { sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     FDCE/C   n/a            0.550         5.333       4.783      SLICE_X431Y505  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
Min Period        n/a     FDCE/C   n/a            0.550         5.333       4.783      SLICE_X430Y503  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
Min Period        n/a     FDCE/C   n/a            0.550         5.333       4.783      SLICE_X430Y503  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X431Y505  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X431Y505  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X430Y503  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X431Y505  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X431Y505  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X430Y503  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  GTYE4_CHANNEL_TXOUTCLKPCS[1]
  To Clock:  GTYE4_CHANNEL_TXOUTCLKPCS[1]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :            0  Failing Endpoints,  Worst Slack        0.143ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.392ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[1]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm_reg/D
                            (rising edge-triggered cell FDRE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[1]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             GTYE4_CHANNEL_TXOUTCLKPCS[1]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GTYE4_CHANNEL_TXOUTCLKPCS[1] rise@0.000ns - GTYE4_CHANNEL_TXOUTCLKPCS[1] rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.072ns (17.690%)  route 0.335ns (82.310%))
  Logic Levels:           0  
  Clock Path Skew:        0.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.637ns
    Source Clock Delay      (SCD):    0.372ns
    Clock Pessimism Removal (CPR):    0.056ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[1] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y33  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          0.372     0.372    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X430Y509       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X430Y509       FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.072     0.444 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, routed)           0.335     0.779    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X430Y510       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[1] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y33  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          0.637     0.637    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X430Y510       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm_reg/C
                         clock pessimism             -0.056     0.581    
    SLICE_X430Y510       FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.055     0.636    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm_reg
  -------------------------------------------------------------------
                         required time                         -0.636    
                         arrival time                           0.779    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[1]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm_reg/D
                            (rising edge-triggered cell FDRE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[1]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             GTYE4_CHANNEL_TXOUTCLKPCS[1]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GTYE4_CHANNEL_TXOUTCLKPCS[1] rise@0.000ns - GTYE4_CHANNEL_TXOUTCLKPCS[1] rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.072ns (17.690%)  route 0.335ns (82.310%))
  Logic Levels:           0  
  Clock Path Skew:        0.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.637ns
    Source Clock Delay      (SCD):    0.372ns
    Clock Pessimism Removal (CPR):    0.056ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[1] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y33  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          0.372     0.372    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X430Y509       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X430Y509       FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.072     0.444 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, routed)           0.335     0.779    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X430Y510       FDRE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[1] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y33  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          0.637     0.637    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X430Y510       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm_reg/C
                         clock pessimism             -0.056     0.581    
    SLICE_X430Y510       FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.055     0.636    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm_reg
  -------------------------------------------------------------------
                         required time                         -0.636    
                         arrival time                           0.779    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[1]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[1]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             GTYE4_CHANNEL_TXOUTCLKPCS[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTYE4_CHANNEL_TXOUTCLKPCS[1] rise@0.000ns - GTYE4_CHANNEL_TXOUTCLKPCS[1] rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.039ns (18.224%)  route 0.175ns (81.776%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.435ns
    Source Clock Delay      (SCD):    0.338ns
    Clock Pessimism Removal (CPR):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[1] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y33  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          0.338     0.338    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X431Y508       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X431Y508       FDCE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     0.377 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/Q
                         net (fo=1, routed)           0.175     0.552    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[0]
    SLICE_X431Y508       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[1] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y33  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          0.435     0.435    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X431Y508       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
                         clock pessimism             -0.091     0.344    
    SLICE_X431Y508       FDCE (Hold_BFF2_SLICEM_C_D)
                                                      0.047     0.391    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.391    
                         arrival time                           0.552    
  -------------------------------------------------------------------
                         slack                                  0.161    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GTYE4_CHANNEL_TXOUTCLKPCS[1]
Waveform(ns):       { 0.000 2.667 }
Period(ns):         5.333
Sources:            { sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     FDCE/C   n/a            0.550         5.333       4.783      SLICE_X430Y509  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
Min Period        n/a     FDCE/C   n/a            0.550         5.333       4.783      SLICE_X431Y508  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
Min Period        n/a     FDCE/C   n/a            0.550         5.333       4.783      SLICE_X431Y508  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X430Y509  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X430Y509  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X431Y508  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X430Y509  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X430Y509  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X431Y508  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  GTYE4_CHANNEL_TXOUTCLKPCS[2]
  To Clock:  GTYE4_CHANNEL_TXOUTCLKPCS[2]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :            0  Failing Endpoints,  Worst Slack        0.141ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.392ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             GTYE4_CHANNEL_TXOUTCLKPCS[2]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GTYE4_CHANNEL_TXOUTCLKPCS[2] rise@0.000ns - GTYE4_CHANNEL_TXOUTCLKPCS[2] rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.071ns (18.020%)  route 0.323ns (81.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.575ns
    Source Clock Delay      (SCD):    0.320ns
    Clock Pessimism Removal (CPR):    0.056ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          0.320     0.320    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X431Y513       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X431Y513       FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.071     0.391 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/Q
                         net (fo=1, routed)           0.323     0.714    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt[0]
    SLICE_X431Y514       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          0.575     0.575    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X431Y514       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
                         clock pessimism             -0.056     0.519    
    SLICE_X431Y514       FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.054     0.573    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.573    
                         arrival time                           0.714    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             GTYE4_CHANNEL_TXOUTCLKPCS[2]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GTYE4_CHANNEL_TXOUTCLKPCS[2] rise@0.000ns - GTYE4_CHANNEL_TXOUTCLKPCS[2] rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.071ns (18.020%)  route 0.323ns (81.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.575ns
    Source Clock Delay      (SCD):    0.320ns
    Clock Pessimism Removal (CPR):    0.056ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          0.320     0.320    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X431Y513       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X431Y513       FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.071     0.391 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/Q
                         net (fo=1, routed)           0.323     0.714    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt[0]
    SLICE_X431Y514       FDRE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          0.575     0.575    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X431Y514       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
                         clock pessimism             -0.056     0.519    
    SLICE_X431Y514       FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.054     0.573    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.573    
                         arrival time                           0.714    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             GTYE4_CHANNEL_TXOUTCLKPCS[2]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GTYE4_CHANNEL_TXOUTCLKPCS[2] rise@0.000ns - GTYE4_CHANNEL_TXOUTCLKPCS[2] rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.099ns (41.079%)  route 0.142ns (58.921%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.471ns
    Source Clock Delay      (SCD):    0.306ns
    Clock Pessimism Removal (CPR):    0.057ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          0.306     0.306    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X430Y512       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X430Y512       FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.072     0.378 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, routed)           0.066     0.444    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X431Y512       LUT1 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.027     0.471 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1/O
                         net (fo=12, routed)          0.076     0.547    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0
    SLICE_X431Y512       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          0.471     0.471    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X431Y512       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                         clock pessimism             -0.057     0.414    
    SLICE_X431Y512       FDCE (Hold_EFF2_SLICEM_C_CE)
                                                     -0.015     0.399    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.399    
                         arrival time                           0.547    
  -------------------------------------------------------------------
                         slack                                  0.148    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GTYE4_CHANNEL_TXOUTCLKPCS[2]
Waveform(ns):       { 0.000 2.667 }
Period(ns):         5.333
Sources:            { sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     FDCE/C   n/a            0.550         5.333       4.783      SLICE_X430Y512  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
Min Period        n/a     FDCE/C   n/a            0.550         5.333       4.783      SLICE_X431Y512  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
Min Period        n/a     FDCE/C   n/a            0.550         5.333       4.783      SLICE_X431Y512  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X430Y512  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X430Y512  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X431Y512  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X430Y512  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X430Y512  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X431Y512  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  GTYE4_CHANNEL_TXOUTCLKPCS[3]
  To Clock:  GTYE4_CHANNEL_TXOUTCLKPCS[3]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :            0  Failing Endpoints,  Worst Slack        0.135ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.392ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[3]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[3]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             GTYE4_CHANNEL_TXOUTCLKPCS[3]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GTYE4_CHANNEL_TXOUTCLKPCS[3] rise@0.000ns - GTYE4_CHANNEL_TXOUTCLKPCS[3] rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.071ns (20.944%)  route 0.268ns (79.056%))
  Logic Levels:           0  
  Clock Path Skew:        0.150ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.529ns
    Source Clock Delay      (SCD):    0.325ns
    Clock Pessimism Removal (CPR):    0.054ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[3] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y35  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          0.325     0.325    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X431Y535       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X431Y535       FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.071     0.396 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/Q
                         net (fo=1, routed)           0.268     0.664    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt[0]
    SLICE_X431Y536       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[3] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y35  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          0.529     0.529    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X431Y536       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
                         clock pessimism             -0.054     0.475    
    SLICE_X431Y536       FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.054     0.529    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.529    
                         arrival time                           0.664    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[3]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[3]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             GTYE4_CHANNEL_TXOUTCLKPCS[3]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GTYE4_CHANNEL_TXOUTCLKPCS[3] rise@0.000ns - GTYE4_CHANNEL_TXOUTCLKPCS[3] rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.071ns (20.944%)  route 0.268ns (79.056%))
  Logic Levels:           0  
  Clock Path Skew:        0.150ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.529ns
    Source Clock Delay      (SCD):    0.325ns
    Clock Pessimism Removal (CPR):    0.054ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[3] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y35  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          0.325     0.325    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X431Y535       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X431Y535       FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.071     0.396 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/Q
                         net (fo=1, routed)           0.268     0.664    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt[0]
    SLICE_X431Y536       FDRE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[3] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y35  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          0.529     0.529    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X431Y536       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
                         clock pessimism             -0.054     0.475    
    SLICE_X431Y536       FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.054     0.529    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.529    
                         arrival time                           0.664    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[3]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/D
                            (rising edge-triggered cell FDCE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[3]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             GTYE4_CHANNEL_TXOUTCLKPCS[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTYE4_CHANNEL_TXOUTCLKPCS[3] rise@0.000ns - GTYE4_CHANNEL_TXOUTCLKPCS[3] rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.080ns (27.682%)  route 0.209ns (72.318%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.396ns
    Source Clock Delay      (SCD):    0.258ns
    Clock Pessimism Removal (CPR):    0.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[3] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y35  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          0.258     0.258    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X431Y536       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X431Y536       FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.039     0.297 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]/Q
                         net (fo=1, routed)           0.117     0.414    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt[7]
    SLICE_X431Y536       LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.041     0.455 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_i_1__2/O
                         net (fo=1, routed)           0.092     0.547    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_i_1__2_n_0
    SLICE_X431Y537       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[3] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y35  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          0.396     0.396    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X431Y537       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                         clock pessimism             -0.043     0.353    
    SLICE_X431Y537       FDCE (Hold_AFF2_SLICEM_C_D)
                                                      0.047     0.400    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg
  -------------------------------------------------------------------
                         required time                         -0.400    
                         arrival time                           0.547    
  -------------------------------------------------------------------
                         slack                                  0.147    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GTYE4_CHANNEL_TXOUTCLKPCS[3]
Waveform(ns):       { 0.000 2.667 }
Period(ns):         5.333
Sources:            { sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     FDCE/C   n/a            0.550         5.333       4.783      SLICE_X431Y537  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
Min Period        n/a     FDCE/C   n/a            0.550         5.333       4.783      SLICE_X431Y534  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
Min Period        n/a     FDCE/C   n/a            0.550         5.333       4.783      SLICE_X431Y534  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X431Y537  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X431Y537  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X431Y534  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X431Y537  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X431Y537  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X431Y534  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  rxoutclk_out[2]
  To Clock:  rxoutclk_out[2]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.512ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_i/wait_for_wr_en_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_i/wait_for_wr_en_wr3_reg[5]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by rxoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             rxoutclk_out[2]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[2] rise@0.000ns - rxoutclk_out[2] rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.071ns (37.766%)  route 0.117ns (62.234%))
  Logic Levels:           0  
  Clock Path Skew:        0.162ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.430ns
    Source Clock Delay      (SCD):    1.179ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Net Delay (Source):      0.974ns (routing 0.221ns, distribution 0.753ns)
  Clock Net Delay (Destination): 1.201ns (routing 0.244ns, distribution 0.957ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.083     0.083    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_srcclk_in
    BUFG_GT_X0Y204       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     0.205 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X8Y8 (CLOCK_ROOT)    net (fo=2829, routed)        0.974     1.179    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_i/gtwiz_userclk_rx_usrclk_out
    SLICE_X420Y515       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_i/wait_for_wr_en_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X420Y515       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.071     1.250 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_i/wait_for_wr_en_reg[5]/Q
                         net (fo=2, routed)           0.117     1.367    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_i/wait_for_wr_en_reg[5]
    SLICE_X421Y517       SRL16E                                       r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_i/wait_for_wr_en_wr3_reg[5]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.090     0.090    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_srcclk_in
    BUFG_GT_X0Y204       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.229 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X8Y8 (CLOCK_ROOT)    net (fo=2829, routed)        1.201     1.430    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_i/gtwiz_userclk_rx_usrclk_out
    SLICE_X421Y517       SRL16E                                       r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_i/wait_for_wr_en_wr3_reg[5]_srl3/CLK
                         clock pessimism             -0.089     1.341    
    SLICE_X421Y517       SRL16E (Hold_F6LUT_SLICEM_CLK_D)
                                                      0.015     1.356    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_i/wait_for_wr_en_wr3_reg[5]_srl3
  -------------------------------------------------------------------
                         required time                         -1.356    
                         arrival time                           1.367    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_i/wait_for_wr_en_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_i/wait_for_wr_en_wr3_reg[5]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by rxoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             rxoutclk_out[2]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[2] rise@0.000ns - rxoutclk_out[2] rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.071ns (37.766%)  route 0.117ns (62.234%))
  Logic Levels:           0  
  Clock Path Skew:        0.162ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.430ns
    Source Clock Delay      (SCD):    1.179ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Net Delay (Source):      0.974ns (routing 0.221ns, distribution 0.753ns)
  Clock Net Delay (Destination): 1.201ns (routing 0.244ns, distribution 0.957ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.083     0.083    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_srcclk_in
    BUFG_GT_X0Y204       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     0.205 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X8Y8 (CLOCK_ROOT)    net (fo=2829, routed)        0.974     1.179    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_i/gtwiz_userclk_rx_usrclk_out
    SLICE_X420Y515       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_i/wait_for_wr_en_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X420Y515       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.071     1.250 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_i/wait_for_wr_en_reg[5]/Q
                         net (fo=2, routed)           0.117     1.367    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_i/wait_for_wr_en_reg[5]
    SLICE_X421Y517       SRL16E                                       f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_i/wait_for_wr_en_wr3_reg[5]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.090     0.090    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_srcclk_in
    BUFG_GT_X0Y204       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.229 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X8Y8 (CLOCK_ROOT)    net (fo=2829, routed)        1.201     1.430    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_i/gtwiz_userclk_rx_usrclk_out
    SLICE_X421Y517       SRL16E                                       r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_i/wait_for_wr_en_wr3_reg[5]_srl3/CLK
                         clock pessimism             -0.089     1.341    
    SLICE_X421Y517       SRL16E (Hold_F6LUT_SLICEM_CLK_D)
                                                      0.015     1.356    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_i/wait_for_wr_en_wr3_reg[5]_srl3
  -------------------------------------------------------------------
                         required time                         -1.356    
                         arrival time                           1.367    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane3_i/raw_data_r_r_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane3_i/fifo_din_i_reg_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             rxoutclk_out[2]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[2] rise@0.000ns - rxoutclk_out[2] rise@0.000ns)
  Data Path Delay:        0.152ns  (logic 0.071ns (46.711%)  route 0.081ns (53.289%))
  Logic Levels:           0  
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.422ns
    Source Clock Delay      (SCD):    1.245ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Net Delay (Source):      1.040ns (routing 0.221ns, distribution 0.819ns)
  Clock Net Delay (Destination): 1.193ns (routing 0.244ns, distribution 0.949ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.083     0.083    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_srcclk_in
    BUFG_GT_X0Y204       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     0.205 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X8Y8 (CLOCK_ROOT)    net (fo=2829, routed)        1.040     1.245    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane3_i/gtwiz_userclk_rx_usrclk_out
    SLICE_X421Y559       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane3_i/raw_data_r_r_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X421Y559       FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.071     1.316 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane3_i/raw_data_r_r_reg[38]/Q
                         net (fo=1, routed)           0.081     1.397    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane3_i/raw_data_r_r_reg_n_0_[38]
    SLICE_X420Y559       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane3_i/fifo_din_i_reg_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.090     0.090    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_srcclk_in
    BUFG_GT_X0Y204       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.229 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X8Y8 (CLOCK_ROOT)    net (fo=2829, routed)        1.193     1.422    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane3_i/gtwiz_userclk_rx_usrclk_out
    SLICE_X420Y559       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane3_i/fifo_din_i_reg_reg[38]/C
                         clock pessimism             -0.093     1.329    
    SLICE_X420Y559       FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.055     1.384    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane3_i/fifo_din_i_reg_reg[38]
  -------------------------------------------------------------------
                         required time                         -1.384    
                         arrival time                           1.397    
  -------------------------------------------------------------------
                         slack                                  0.013    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rxoutclk_out[2]
Waveform(ns):       { 0.000 2.667 }
Period(ns):         5.333
Sources:            { sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTYE4_CHANNEL/RXUSRCLK   n/a                      2.482         5.333       2.851      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK
Min Period        n/a     GTYE4_CHANNEL/RXUSRCLK2  n/a                      2.482         5.333       2.851      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2
Min Period        n/a     GTYE4_CHANNEL/RXUSRCLK   n/a                      2.482         5.333       2.851      GTYE4_CHANNEL_X0Y33  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK
Low Pulse Width   Slow    GTYE4_CHANNEL/RXUSRCLK   n/a                      1.117         2.667       1.550      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK
Low Pulse Width   Fast    GTYE4_CHANNEL/RXUSRCLK   n/a                      1.117         2.667       1.550      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK
Low Pulse Width   Slow    GTYE4_CHANNEL/RXUSRCLK2  n/a                      1.117         2.667       1.550      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2
High Pulse Width  Slow    GTYE4_CHANNEL/RXUSRCLK   n/a                      1.117         2.667       1.550      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK
High Pulse Width  Fast    GTYE4_CHANNEL/RXUSRCLK   n/a                      1.117         2.667       1.550      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK
High Pulse Width  Slow    GTYE4_CHANNEL/RXUSRCLK2  n/a                      1.117         2.667       1.550      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2
Max Skew          Fast    GTYE4_CHANNEL/RXUSRCLK   GTYE4_CHANNEL/RXUSRCLK2  0.525         0.013       0.512      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew          Fast    GTYE4_CHANNEL/RXUSRCLK   GTYE4_CHANNEL/RXUSRCLK2  0.525         0.013       0.512      GTYE4_CHANNEL_X0Y34  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew          Fast    GTYE4_CHANNEL/RXUSRCLK   GTYE4_CHANNEL/RXUSRCLK2  0.525         0.011       0.514      GTYE4_CHANNEL_X0Y33  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK



---------------------------------------------------------------------------------------------------
From Clock:  txoutclk_out[2]
  To Clock:  txoutclk_out[2]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.526ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/simplex_rx_aurora_lane_1_i/sym_dec_i/RX_DATA_REG_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/simplex_rx_aurora_lane_1_i/sym_dec_i/RX_PE_DATA_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             txoutclk_out[2]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[2] rise@0.000ns - txoutclk_out[2] rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.072ns (41.860%)  route 0.100ns (58.140%))
  Logic Levels:           0  
  Clock Path Skew:        0.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.616ns
    Source Clock Delay      (SCD):    1.402ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Net Delay (Source):      1.198ns (routing 0.214ns, distribution 0.984ns)
  Clock Net Delay (Destination): 1.387ns (routing 0.237ns, distribution 1.150ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/tx_out_clk
    BUFG_GT_X0Y207       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     0.204 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/bufg_gt_tx_usrclk2_0/O
    X8Y8 (CLOCK_ROOT)    net (fo=5119, routed)        1.198     1.402    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/simplex_rx_aurora_lane_1_i/sym_dec_i/user_clk
    SLICE_X407Y523       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/simplex_rx_aurora_lane_1_i/sym_dec_i/RX_DATA_REG_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X407Y523       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.072     1.474 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/simplex_rx_aurora_lane_1_i/sym_dec_i/RX_DATA_REG_reg[5]/Q
                         net (fo=1, routed)           0.100     1.574    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/simplex_rx_aurora_lane_1_i/sym_dec_i/rxdata_s[61]
    SLICE_X408Y523       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/simplex_rx_aurora_lane_1_i/sym_dec_i/RX_PE_DATA_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.090     0.090    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/tx_out_clk
    BUFG_GT_X0Y207       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.229 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/bufg_gt_tx_usrclk2_0/O
    X8Y8 (CLOCK_ROOT)    net (fo=5119, routed)        1.387     1.616    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/simplex_rx_aurora_lane_1_i/sym_dec_i/user_clk
    SLICE_X408Y523       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/simplex_rx_aurora_lane_1_i/sym_dec_i/RX_PE_DATA_reg[2]/C
                         clock pessimism             -0.105     1.511    
    SLICE_X408Y523       FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.053     1.564    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/simplex_rx_aurora_lane_1_i/sym_dec_i/RX_PE_DATA_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.574    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/simplex_rx_aurora_lane_1_i/sym_dec_i/RX_DATA_REG_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/simplex_rx_aurora_lane_1_i/sym_dec_i/RX_PE_DATA_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             txoutclk_out[2]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[2] rise@0.000ns - txoutclk_out[2] rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.072ns (41.860%)  route 0.100ns (58.140%))
  Logic Levels:           0  
  Clock Path Skew:        0.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.616ns
    Source Clock Delay      (SCD):    1.402ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Net Delay (Source):      1.198ns (routing 0.214ns, distribution 0.984ns)
  Clock Net Delay (Destination): 1.387ns (routing 0.237ns, distribution 1.150ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/tx_out_clk
    BUFG_GT_X0Y207       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     0.204 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/bufg_gt_tx_usrclk2_0/O
    X8Y8 (CLOCK_ROOT)    net (fo=5119, routed)        1.198     1.402    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/simplex_rx_aurora_lane_1_i/sym_dec_i/user_clk
    SLICE_X407Y523       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/simplex_rx_aurora_lane_1_i/sym_dec_i/RX_DATA_REG_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X407Y523       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.072     1.474 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/simplex_rx_aurora_lane_1_i/sym_dec_i/RX_DATA_REG_reg[5]/Q
                         net (fo=1, routed)           0.100     1.574    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/simplex_rx_aurora_lane_1_i/sym_dec_i/rxdata_s[61]
    SLICE_X408Y523       FDRE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/simplex_rx_aurora_lane_1_i/sym_dec_i/RX_PE_DATA_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.090     0.090    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/tx_out_clk
    BUFG_GT_X0Y207       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.229 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/bufg_gt_tx_usrclk2_0/O
    X8Y8 (CLOCK_ROOT)    net (fo=5119, routed)        1.387     1.616    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/simplex_rx_aurora_lane_1_i/sym_dec_i/user_clk
    SLICE_X408Y523       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/simplex_rx_aurora_lane_1_i/sym_dec_i/RX_PE_DATA_reg[2]/C
                         clock pessimism             -0.105     1.511    
    SLICE_X408Y523       FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.053     1.564    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/simplex_rx_aurora_lane_1_i/sym_dec_i/RX_PE_DATA_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.574    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/simplex_rx_aurora_lane_0_i/sym_dec_i/RX_PE_DATA_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/simplex_rx_stream_i/simplex_rx_stream_datapath_i/m_axi_rx_tdata_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             txoutclk_out[2]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[2] rise@0.000ns - txoutclk_out[2] rise@0.000ns)
  Data Path Delay:        0.175ns  (logic 0.070ns (40.000%)  route 0.105ns (60.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.616ns
    Source Clock Delay      (SCD):    1.401ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Net Delay (Source):      1.197ns (routing 0.214ns, distribution 0.983ns)
  Clock Net Delay (Destination): 1.387ns (routing 0.237ns, distribution 1.150ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/tx_out_clk
    BUFG_GT_X0Y207       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     0.204 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/bufg_gt_tx_usrclk2_0/O
    X8Y8 (CLOCK_ROOT)    net (fo=5119, routed)        1.197     1.401    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/simplex_rx_aurora_lane_0_i/sym_dec_i/user_clk
    SLICE_X408Y518       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/simplex_rx_aurora_lane_0_i/sym_dec_i/RX_PE_DATA_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X408Y518       FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.070     1.471 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/simplex_rx_aurora_lane_0_i/sym_dec_i/RX_PE_DATA_reg[47]/Q
                         net (fo=1, routed)           0.105     1.576    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/simplex_rx_stream_i/simplex_rx_stream_datapath_i/D[208]
    SLICE_X407Y518       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/simplex_rx_stream_i/simplex_rx_stream_datapath_i/m_axi_rx_tdata_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.090     0.090    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/tx_out_clk
    BUFG_GT_X0Y207       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.229 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/bufg_gt_tx_usrclk2_0/O
    X8Y8 (CLOCK_ROOT)    net (fo=5119, routed)        1.387     1.616    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/simplex_rx_stream_i/simplex_rx_stream_datapath_i/user_clk
    SLICE_X407Y518       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/simplex_rx_stream_i/simplex_rx_stream_datapath_i/m_axi_rx_tdata_reg[47]/C
                         clock pessimism             -0.105     1.511    
    SLICE_X407Y518       FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.055     1.566    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/simplex_rx_stream_i/simplex_rx_stream_datapath_i/m_axi_rx_tdata_reg[47]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.576    
  -------------------------------------------------------------------
                         slack                                  0.010    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txoutclk_out[2]
Waveform(ns):       { 0.000 2.667 }
Period(ns):         5.333
Sources:            { sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTYE4_CHANNEL/TXUSRCLK   n/a                      2.482         5.333       2.851      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK
Min Period        n/a     GTYE4_CHANNEL/TXUSRCLK2  n/a                      2.482         5.333       2.851      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK2
Min Period        n/a     GTYE4_CHANNEL/TXUSRCLK   n/a                      2.482         5.333       2.851      GTYE4_CHANNEL_X0Y33  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK
Low Pulse Width   Slow    GTYE4_CHANNEL/TXUSRCLK   n/a                      1.117         2.667       1.550      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK
Low Pulse Width   Fast    GTYE4_CHANNEL/TXUSRCLK   n/a                      1.117         2.667       1.550      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK
Low Pulse Width   Slow    GTYE4_CHANNEL/TXUSRCLK2  n/a                      1.117         2.667       1.550      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK2
High Pulse Width  Slow    GTYE4_CHANNEL/TXUSRCLK   n/a                      1.117         2.667       1.550      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK
High Pulse Width  Fast    GTYE4_CHANNEL/TXUSRCLK   n/a                      1.117         2.667       1.550      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK
High Pulse Width  Slow    GTYE4_CHANNEL/TXUSRCLK2  n/a                      1.117         2.667       1.550      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK2
Max Skew          Fast    GTYE4_CHANNEL/TXUSRCLK   GTYE4_CHANNEL/TXUSRCLK2  0.629         0.103       0.526      GTYE4_CHANNEL_X0Y33  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew          Fast    GTYE4_CHANNEL/TXUSRCLK   GTYE4_CHANNEL/TXUSRCLK2  0.629         0.103       0.526      GTYE4_CHANNEL_X0Y35  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew          Fast    GTYE4_CHANNEL/TXUSRCLK   GTYE4_CHANNEL/TXUSRCLK2  0.629         0.096       0.533      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK



---------------------------------------------------------------------------------------------------
From Clock:  hstdm_rxclk_1200_bank36_block3
  To Clock:  hstdm_rxclk_1200_bank36_block3

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.495ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hstdm_rxclk_1200_bank36_block3
Waveform(ns):       { 0.000 0.833 }
Period(ns):         1.667
Sources:            { pin_M48 }

Check Type        Corner  Lib Pin                         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.750         1.667       0.917      BITSLICE_RX_TX_X0Y910  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/RX_BIT_CTRL_IN[20]
Low Pulse Width   Slow    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.338         0.833       0.495      BITSLICE_RX_TX_X0Y910  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/RX_BIT_CTRL_IN[20]
Low Pulse Width   Fast    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.338         0.833       0.495      BITSLICE_RX_TX_X0Y910  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/RX_BIT_CTRL_IN[20]
Low Pulse Width   Slow    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.338         0.834       0.496      BITSLICE_RX_TX_X0Y910  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/RX_BIT_CTRL_IN[20]
High Pulse Width  Slow    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.338         0.833       0.495      BITSLICE_RX_TX_X0Y910  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/RX_BIT_CTRL_IN[20]
High Pulse Width  Fast    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.338         0.833       0.495      BITSLICE_RX_TX_X0Y910  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/RX_BIT_CTRL_IN[20]
High Pulse Width  Slow    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.338         0.834       0.496      BITSLICE_RX_TX_X0Y910  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/RX_BIT_CTRL_IN[20]



---------------------------------------------------------------------------------------------------
From Clock:  hstdm_rxclk_1200_bank36_block3_div2
  To Clock:  hstdm_rxclk_1200_bank36_block3_div2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :            0  Failing Endpoints,  Worst Slack        0.027ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.890ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 cpm_rcv_HSTDM_4_FB1_A2_D_2/data_to_decoder[3]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank36_block3_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_A2_D_2/training_bit_pattern_decoder.BIT[3].descrambler.shift_shift_1/D
                            (rising edge-triggered cell SRL16E clocked by hstdm_rxclk_1200_bank36_block3_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Path Group:             hstdm_rxclk_1200_bank36_block3_div2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (hstdm_rxclk_1200_bank36_block3_div2 rise@0.000ns - hstdm_rxclk_1200_bank36_block3_div2 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.072ns (30.252%)  route 0.166ns (69.748%))
  Logic Levels:           0  
  Clock Path Skew:        0.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.719ns
    Source Clock Delay      (SCD):    2.379ns
    Clock Pessimism Removal (CPR):    1.147ns
  Clock Net Delay (Source):      0.713ns (routing 0.001ns, distribution 0.712ns)
  Clock Net Delay (Destination): 0.928ns (routing 0.001ns, distribution 0.927ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank36_block3_div2 rise edge)
                                                      0.000     0.000 r  
    M48                                               0.000     0.000 r  pin_M48 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_M48/I
    HPIOBDIFFINBUF_X0Y420
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.450     0.450 r  ibufds_pin_M48/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.490    ibufds_pin_M48/OUT
    M48                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.490 r  ibufds_pin_M48/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.492    hstdm_clkgen_1200_rx_bank36_block3/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     0.517 f  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     0.520    hstdm_bitslice_ctrl_bank36/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y140
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     0.774 r  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     0.780    hstdm_clkgen_1200_rx_bank36_block3/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     1.163 r  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.479     1.642    hstdm_clkgen_1200_rx_bank36_block3/fifo_wrclk_out
    BUFGCE_X0Y408        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.666 r  hstdm_clkgen_1200_rx_bank36_block3/BASE4.rxclkdiv2_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=256, routed)         0.713     2.379    cpm_rcv_HSTDM_4_FB1_A2_D_2/rxclkdiv2
    SLICE_X3Y1048        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A2_D_2/data_to_decoder[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1048        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.072     2.451 r  cpm_rcv_HSTDM_4_FB1_A2_D_2/data_to_decoder[3]/Q
                         net (fo=4, routed)           0.166     2.617    cpm_rcv_HSTDM_4_FB1_A2_D_2/data_to_decoder[3]
    SLICE_X6Y1047        SRL16E                                       r  cpm_rcv_HSTDM_4_FB1_A2_D_2/training_bit_pattern_decoder.BIT[3].descrambler.shift_shift_1/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank36_block3_div2 rise edge)
                                                      0.000     0.000 r  
    M48                                               0.000     0.000 r  pin_M48 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_M48/I
    HPIOBDIFFINBUF_X0Y420
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.535     0.535 r  ibufds_pin_M48/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.585    ibufds_pin_M48/OUT
    M48                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.585 r  ibufds_pin_M48/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.003     0.588    hstdm_clkgen_1200_rx_bank36_block3/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.638 f  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.644    hstdm_bitslice_ctrl_bank36/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y140
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.366 r  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.379    hstdm_clkgen_1200_rx_bank36_block3/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     2.169 r  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.594     2.763    hstdm_clkgen_1200_rx_bank36_block3/fifo_wrclk_out
    BUFGCE_X0Y408        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.791 r  hstdm_clkgen_1200_rx_bank36_block3/BASE4.rxclkdiv2_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=256, routed)         0.928     3.719    cpm_rcv_HSTDM_4_FB1_A2_D_2/rxclkdiv2
    SLICE_X6Y1047        SRL16E                                       r  cpm_rcv_HSTDM_4_FB1_A2_D_2/training_bit_pattern_decoder.BIT[3].descrambler.shift_shift_1/CLK
                         clock pessimism             -1.147     2.573    
    SLICE_X6Y1047        SRL16E (Hold_H6LUT_SLICEM_CLK_D)
                                                      0.018     2.591    cpm_rcv_HSTDM_4_FB1_A2_D_2/training_bit_pattern_decoder.BIT[3].descrambler.shift_shift_1
  -------------------------------------------------------------------
                         required time                         -2.591    
                         arrival time                           2.617    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 cpm_rcv_HSTDM_4_FB1_A2_D_2/data_to_decoder[3]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank36_block3_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_A2_D_2/training_bit_pattern_decoder.BIT[3].descrambler.shift_shift_1/D
                            (rising edge-triggered cell SRL16E clocked by hstdm_rxclk_1200_bank36_block3_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Path Group:             hstdm_rxclk_1200_bank36_block3_div2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (hstdm_rxclk_1200_bank36_block3_div2 rise@0.000ns - hstdm_rxclk_1200_bank36_block3_div2 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.072ns (30.252%)  route 0.166ns (69.748%))
  Logic Levels:           0  
  Clock Path Skew:        0.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.719ns
    Source Clock Delay      (SCD):    2.379ns
    Clock Pessimism Removal (CPR):    1.147ns
  Clock Net Delay (Source):      0.713ns (routing 0.001ns, distribution 0.712ns)
  Clock Net Delay (Destination): 0.928ns (routing 0.001ns, distribution 0.927ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank36_block3_div2 rise edge)
                                                      0.000     0.000 r  
    M48                                               0.000     0.000 r  pin_M48 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_M48/I
    HPIOBDIFFINBUF_X0Y420
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.450     0.450 r  ibufds_pin_M48/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.490    ibufds_pin_M48/OUT
    M48                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.490 r  ibufds_pin_M48/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.492    hstdm_clkgen_1200_rx_bank36_block3/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     0.517 f  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     0.520    hstdm_bitslice_ctrl_bank36/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y140
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     0.774 r  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     0.780    hstdm_clkgen_1200_rx_bank36_block3/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     1.163 r  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.479     1.642    hstdm_clkgen_1200_rx_bank36_block3/fifo_wrclk_out
    BUFGCE_X0Y408        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.666 r  hstdm_clkgen_1200_rx_bank36_block3/BASE4.rxclkdiv2_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=256, routed)         0.713     2.379    cpm_rcv_HSTDM_4_FB1_A2_D_2/rxclkdiv2
    SLICE_X3Y1048        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A2_D_2/data_to_decoder[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1048        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.072     2.451 f  cpm_rcv_HSTDM_4_FB1_A2_D_2/data_to_decoder[3]/Q
                         net (fo=4, routed)           0.166     2.617    cpm_rcv_HSTDM_4_FB1_A2_D_2/data_to_decoder[3]
    SLICE_X6Y1047        SRL16E                                       f  cpm_rcv_HSTDM_4_FB1_A2_D_2/training_bit_pattern_decoder.BIT[3].descrambler.shift_shift_1/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank36_block3_div2 rise edge)
                                                      0.000     0.000 r  
    M48                                               0.000     0.000 r  pin_M48 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_M48/I
    HPIOBDIFFINBUF_X0Y420
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.535     0.535 r  ibufds_pin_M48/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.585    ibufds_pin_M48/OUT
    M48                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.585 r  ibufds_pin_M48/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.003     0.588    hstdm_clkgen_1200_rx_bank36_block3/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.638 f  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.644    hstdm_bitslice_ctrl_bank36/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y140
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.366 r  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.379    hstdm_clkgen_1200_rx_bank36_block3/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     2.169 r  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.594     2.763    hstdm_clkgen_1200_rx_bank36_block3/fifo_wrclk_out
    BUFGCE_X0Y408        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.791 r  hstdm_clkgen_1200_rx_bank36_block3/BASE4.rxclkdiv2_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=256, routed)         0.928     3.719    cpm_rcv_HSTDM_4_FB1_A2_D_2/rxclkdiv2
    SLICE_X6Y1047        SRL16E                                       r  cpm_rcv_HSTDM_4_FB1_A2_D_2/training_bit_pattern_decoder.BIT[3].descrambler.shift_shift_1/CLK
                         clock pessimism             -1.147     2.573    
    SLICE_X6Y1047        SRL16E (Hold_H6LUT_SLICEM_CLK_D)
                                                      0.018     2.591    cpm_rcv_HSTDM_4_FB1_A2_D_2/training_bit_pattern_decoder.BIT[3].descrambler.shift_shift_1
  -------------------------------------------------------------------
                         required time                         -2.591    
                         arrival time                           2.617    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 cpm_rcv_HSTDM_4_FB1_A2_C_0/training_word_inst.match/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank36_block3_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_A2_C_0/training_word_inst.check_cnt_inc/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank36_block3_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Path Group:             hstdm_rxclk_1200_bank36_block3_div2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hstdm_rxclk_1200_bank36_block3_div2 rise@0.000ns - hstdm_rxclk_1200_bank36_block3_div2 rise@0.000ns)
  Data Path Delay:        0.122ns  (logic 0.053ns (43.443%)  route 0.069ns (56.557%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.200ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.634ns
  Clock Net Delay (Source):      0.437ns (routing 0.000ns, distribution 0.437ns)
  Clock Net Delay (Destination): 0.493ns (routing 0.001ns, distribution 0.492ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank36_block3_div2 rise edge)
                                                      0.000     0.000 r  
    M48                                               0.000     0.000 r  pin_M48 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_M48/I
    HPIOBDIFFINBUF_X0Y420
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.287     0.287 r  ibufds_pin_M48/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.327    ibufds_pin_M48/OUT
    M48                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.327 r  ibufds_pin_M48/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.329    hstdm_clkgen_1200_rx_bank36_block3/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.022     0.351 f  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     0.354    hstdm_bitslice_ctrl_bank36/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y140
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.208     0.562 r  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     0.568    hstdm_clkgen_1200_rx_bank36_block3/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.162     0.730 r  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.337     1.067    hstdm_clkgen_1200_rx_bank36_block3/fifo_wrclk_out
    BUFGCE_X0Y408        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.084 r  hstdm_clkgen_1200_rx_bank36_block3/BASE4.rxclkdiv2_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=256, routed)         0.437     1.521    cpm_rcv_HSTDM_4_FB1_A2_C_0/rxclkdiv2
    SLICE_X8Y1044        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A2_C_0/training_word_inst.match/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y1044        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     1.559 r  cpm_rcv_HSTDM_4_FB1_A2_C_0/training_word_inst.match/Q
                         net (fo=4, routed)           0.054     1.613    cpm_rcv_HSTDM_4_FB1_A2_C_0/training_word_inst.match
    SLICE_X10Y1044       LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.015     1.628 r  cpm_rcv_HSTDM_4_FB1_A2_C_0/training_word_inst.wordsel_reset_out_0_sqmuxa/O
                         net (fo=1, routed)           0.015     1.643    cpm_rcv_HSTDM_4_FB1_A2_C_0/training_word_inst.wordsel_reset_out_0_sqmuxa
    SLICE_X10Y1044       FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A2_C_0/training_word_inst.check_cnt_inc/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank36_block3_div2 rise edge)
                                                      0.000     0.000 r  
    M48                                               0.000     0.000 r  pin_M48 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_M48/I
    HPIOBDIFFINBUF_X0Y420
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.382     0.382 r  ibufds_pin_M48/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.432    ibufds_pin_M48/OUT
    M48                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.432 r  ibufds_pin_M48/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.434    hstdm_clkgen_1200_rx_bank36_block3/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.037     0.471 f  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.005     0.476    hstdm_bitslice_ctrl_bank36/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y140
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.482     0.958 r  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.011     0.969    hstdm_clkgen_1200_rx_bank36_block3/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.310     1.279 r  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.409     1.688    hstdm_clkgen_1200_rx_bank36_block3/fifo_wrclk_out
    BUFGCE_X0Y408        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.707 r  hstdm_clkgen_1200_rx_bank36_block3/BASE4.rxclkdiv2_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=256, routed)         0.493     2.200    cpm_rcv_HSTDM_4_FB1_A2_C_0/rxclkdiv2
    SLICE_X10Y1044       FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A2_C_0/training_word_inst.check_cnt_inc/C
                         clock pessimism             -0.634     1.566    
    SLICE_X10Y1044       FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     1.612    cpm_rcv_HSTDM_4_FB1_A2_C_0/training_word_inst.check_cnt_inc
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.643    
  -------------------------------------------------------------------
                         slack                                  0.031    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hstdm_rxclk_1200_bank36_block3_div2
Waveform(ns):       { 0.000 1.666 }
Period(ns):         3.334
Sources:            { hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/FIFO_WRCLK_OUT }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     RX_BITSLICE/FIFO_RD_CLK  n/a            1.724         3.334       1.610      BITSLICE_RX_TX_X0Y914  cpm_rcv_HSTDM_4_FB1_A2_C_0/rx_core.bitslice_rx_data/FIFO_RD_CLK
Min Period        n/a     RX_BITSLICE/FIFO_RD_CLK  n/a            1.724         3.334       1.610      BITSLICE_RX_TX_X0Y915  cpm_rcv_HSTDM_4_FB1_A2_C_1/rx_core.bitslice_rx_data/FIFO_RD_CLK
Min Period        n/a     RX_BITSLICE/FIFO_RD_CLK  n/a            1.724         3.334       1.610      BITSLICE_RX_TX_X0Y912  cpm_rcv_HSTDM_4_FB1_A2_D_2/rx_core.bitslice_rx_data/FIFO_RD_CLK
Low Pulse Width   Slow    RX_BITSLICE/FIFO_RD_CLK  n/a            0.776         1.668       0.892      BITSLICE_RX_TX_X0Y914  cpm_rcv_HSTDM_4_FB1_A2_C_0/rx_core.bitslice_rx_data/FIFO_RD_CLK
Low Pulse Width   Fast    RX_BITSLICE/FIFO_RD_CLK  n/a            0.776         1.668       0.892      BITSLICE_RX_TX_X0Y914  cpm_rcv_HSTDM_4_FB1_A2_C_0/rx_core.bitslice_rx_data/FIFO_RD_CLK
Low Pulse Width   Slow    RX_BITSLICE/FIFO_RD_CLK  n/a            0.776         1.668       0.892      BITSLICE_RX_TX_X0Y915  cpm_rcv_HSTDM_4_FB1_A2_C_1/rx_core.bitslice_rx_data/FIFO_RD_CLK
High Pulse Width  Slow    RX_BITSLICE/FIFO_RD_CLK  n/a            0.776         1.666       0.890      BITSLICE_RX_TX_X0Y914  cpm_rcv_HSTDM_4_FB1_A2_C_0/rx_core.bitslice_rx_data/FIFO_RD_CLK
High Pulse Width  Fast    RX_BITSLICE/FIFO_RD_CLK  n/a            0.776         1.666       0.890      BITSLICE_RX_TX_X0Y914  cpm_rcv_HSTDM_4_FB1_A2_C_0/rx_core.bitslice_rx_data/FIFO_RD_CLK
High Pulse Width  Slow    RX_BITSLICE/FIFO_RD_CLK  n/a            0.776         1.666       0.890      BITSLICE_RX_TX_X0Y915  cpm_rcv_HSTDM_4_FB1_A2_C_1/rx_core.bitslice_rx_data/FIFO_RD_CLK



---------------------------------------------------------------------------------------------------
From Clock:  hstdm_rxclk_1200_bank36_block3_div4
  To Clock:  hstdm_rxclk_1200_bank36_block3_div4

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.896ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 hstdm_trainer_3/bitslip_cnt[1]/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank36_block3_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            hstdm_trainer_3/bitslip_cnt[2]/D
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank36_block3_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             hstdm_rxclk_1200_bank36_block3_div4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hstdm_rxclk_1200_bank36_block3_div4 rise@0.000ns - hstdm_rxclk_1200_bank36_block3_div4 rise@0.000ns)
  Data Path Delay:        0.092ns  (logic 0.059ns (64.130%)  route 0.033ns (35.870%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.296ns
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.680ns
  Clock Net Delay (Source):      0.452ns (routing 0.007ns, distribution 0.445ns)
  Clock Net Delay (Destination): 0.510ns (routing 0.007ns, distribution 0.503ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank36_block3_div4 rise edge)
                                                      0.000     0.000 r  
    M48                                               0.000     0.000 r  pin_M48 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_M48/I
    HPIOBDIFFINBUF_X0Y420
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.287     0.287 r  ibufds_pin_M48/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.327    ibufds_pin_M48/OUT
    M48                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.327 r  ibufds_pin_M48/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.329    hstdm_clkgen_1200_rx_bank36_block3/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.022     0.351 f  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     0.354    hstdm_bitslice_ctrl_bank36/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y140
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.208     0.562 r  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     0.568    hstdm_clkgen_1200_rx_bank36_block3/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.162     0.730 r  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.337     1.067    hstdm_clkgen_1200_rx_bank36_block3/fifo_wrclk_out
    BUFGCE_DIV_X0Y68     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.156 r  hstdm_clkgen_1200_rx_bank36_block3/BASE4.rxclkdiv4_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=347, routed)         0.452     1.608    hstdm_trainer_3/rxclkdiv4
    SLICE_X10Y1051       FDCE                                         r  hstdm_trainer_3/bitslip_cnt[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y1051       FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.647 r  hstdm_trainer_3/bitslip_cnt[1]/Q
                         net (fo=4, routed)           0.027     1.674    hstdm_trainer_3/bitslip_cnt[1]
    SLICE_X10Y1051       LUT5 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.020     1.694 r  hstdm_trainer_3/next_bitslip_cnt[2]/O
                         net (fo=1, routed)           0.006     1.700    hstdm_trainer_3/next_bitslip_cnt[2]
    SLICE_X10Y1051       FDCE                                         r  hstdm_trainer_3/bitslip_cnt[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank36_block3_div4 rise edge)
                                                      0.000     0.000 r  
    M48                                               0.000     0.000 r  pin_M48 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_M48/I
    HPIOBDIFFINBUF_X0Y420
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.382     0.382 r  ibufds_pin_M48/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.432    ibufds_pin_M48/OUT
    M48                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.432 r  ibufds_pin_M48/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.434    hstdm_clkgen_1200_rx_bank36_block3/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.037     0.471 f  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.005     0.476    hstdm_bitslice_ctrl_bank36/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y140
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.482     0.958 r  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.011     0.969    hstdm_clkgen_1200_rx_bank36_block3/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.310     1.279 r  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.407     1.686    hstdm_clkgen_1200_rx_bank36_block3/fifo_wrclk_out
    BUFGCE_DIV_X0Y68     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     1.786 r  hstdm_clkgen_1200_rx_bank36_block3/BASE4.rxclkdiv4_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=347, routed)         0.510     2.296    hstdm_trainer_3/rxclkdiv4
    SLICE_X10Y1051       FDCE                                         r  hstdm_trainer_3/bitslip_cnt[2]/C
                         clock pessimism             -0.680     1.616    
    SLICE_X10Y1051       FDCE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     1.663    hstdm_trainer_3/bitslip_cnt[2]
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           1.700    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 hstdm_trainer_3/bitslip_cnt[1]/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank36_block3_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            hstdm_trainer_3/bitslip_cnt[2]/D
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank36_block3_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             hstdm_rxclk_1200_bank36_block3_div4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hstdm_rxclk_1200_bank36_block3_div4 rise@0.000ns - hstdm_rxclk_1200_bank36_block3_div4 rise@0.000ns)
  Data Path Delay:        0.092ns  (logic 0.059ns (64.130%)  route 0.033ns (35.870%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.296ns
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.680ns
  Clock Net Delay (Source):      0.452ns (routing 0.007ns, distribution 0.445ns)
  Clock Net Delay (Destination): 0.510ns (routing 0.007ns, distribution 0.503ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank36_block3_div4 rise edge)
                                                      0.000     0.000 r  
    M48                                               0.000     0.000 r  pin_M48 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_M48/I
    HPIOBDIFFINBUF_X0Y420
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.287     0.287 r  ibufds_pin_M48/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.327    ibufds_pin_M48/OUT
    M48                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.327 r  ibufds_pin_M48/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.329    hstdm_clkgen_1200_rx_bank36_block3/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.022     0.351 f  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     0.354    hstdm_bitslice_ctrl_bank36/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y140
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.208     0.562 r  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     0.568    hstdm_clkgen_1200_rx_bank36_block3/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.162     0.730 r  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.337     1.067    hstdm_clkgen_1200_rx_bank36_block3/fifo_wrclk_out
    BUFGCE_DIV_X0Y68     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.156 r  hstdm_clkgen_1200_rx_bank36_block3/BASE4.rxclkdiv4_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=347, routed)         0.452     1.608    hstdm_trainer_3/rxclkdiv4
    SLICE_X10Y1051       FDCE                                         r  hstdm_trainer_3/bitslip_cnt[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y1051       FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.647 f  hstdm_trainer_3/bitslip_cnt[1]/Q
                         net (fo=4, routed)           0.027     1.674    hstdm_trainer_3/bitslip_cnt[1]
    SLICE_X10Y1051       LUT5 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.020     1.694 r  hstdm_trainer_3/next_bitslip_cnt[2]/O
                         net (fo=1, routed)           0.006     1.700    hstdm_trainer_3/next_bitslip_cnt[2]
    SLICE_X10Y1051       FDCE                                         r  hstdm_trainer_3/bitslip_cnt[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank36_block3_div4 rise edge)
                                                      0.000     0.000 r  
    M48                                               0.000     0.000 r  pin_M48 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_M48/I
    HPIOBDIFFINBUF_X0Y420
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.382     0.382 r  ibufds_pin_M48/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.432    ibufds_pin_M48/OUT
    M48                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.432 r  ibufds_pin_M48/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.434    hstdm_clkgen_1200_rx_bank36_block3/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.037     0.471 f  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.005     0.476    hstdm_bitslice_ctrl_bank36/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y140
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.482     0.958 r  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.011     0.969    hstdm_clkgen_1200_rx_bank36_block3/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.310     1.279 r  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.407     1.686    hstdm_clkgen_1200_rx_bank36_block3/fifo_wrclk_out
    BUFGCE_DIV_X0Y68     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     1.786 r  hstdm_clkgen_1200_rx_bank36_block3/BASE4.rxclkdiv4_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=347, routed)         0.510     2.296    hstdm_trainer_3/rxclkdiv4
    SLICE_X10Y1051       FDCE                                         r  hstdm_trainer_3/bitslip_cnt[2]/C
                         clock pessimism             -0.680     1.616    
    SLICE_X10Y1051       FDCE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     1.663    hstdm_trainer_3/bitslip_cnt[2]
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           1.700    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 hstdm_trainer_3/bitslip_cnt[1]/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank36_block3_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            hstdm_trainer_3/bitslip_cnt[2]/D
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank36_block3_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             hstdm_rxclk_1200_bank36_block3_div4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hstdm_rxclk_1200_bank36_block3_div4 rise@0.000ns - hstdm_rxclk_1200_bank36_block3_div4 rise@0.000ns)
  Data Path Delay:        0.092ns  (logic 0.059ns (64.130%)  route 0.033ns (35.870%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.296ns
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.680ns
  Clock Net Delay (Source):      0.452ns (routing 0.007ns, distribution 0.445ns)
  Clock Net Delay (Destination): 0.510ns (routing 0.007ns, distribution 0.503ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank36_block3_div4 rise edge)
                                                      0.000     0.000 r  
    M48                                               0.000     0.000 r  pin_M48 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_M48/I
    HPIOBDIFFINBUF_X0Y420
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.287     0.287 r  ibufds_pin_M48/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.327    ibufds_pin_M48/OUT
    M48                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.327 r  ibufds_pin_M48/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.329    hstdm_clkgen_1200_rx_bank36_block3/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.022     0.351 f  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     0.354    hstdm_bitslice_ctrl_bank36/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y140
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.208     0.562 r  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     0.568    hstdm_clkgen_1200_rx_bank36_block3/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.162     0.730 r  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.337     1.067    hstdm_clkgen_1200_rx_bank36_block3/fifo_wrclk_out
    BUFGCE_DIV_X0Y68     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.156 r  hstdm_clkgen_1200_rx_bank36_block3/BASE4.rxclkdiv4_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=347, routed)         0.452     1.608    hstdm_trainer_3/rxclkdiv4
    SLICE_X10Y1051       FDCE                                         r  hstdm_trainer_3/bitslip_cnt[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y1051       FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.647 r  hstdm_trainer_3/bitslip_cnt[1]/Q
                         net (fo=4, routed)           0.027     1.674    hstdm_trainer_3/bitslip_cnt[1]
    SLICE_X10Y1051       LUT5 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.020     1.694 f  hstdm_trainer_3/next_bitslip_cnt[2]/O
                         net (fo=1, routed)           0.006     1.700    hstdm_trainer_3/next_bitslip_cnt[2]
    SLICE_X10Y1051       FDCE                                         f  hstdm_trainer_3/bitslip_cnt[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank36_block3_div4 rise edge)
                                                      0.000     0.000 r  
    M48                                               0.000     0.000 r  pin_M48 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_M48/I
    HPIOBDIFFINBUF_X0Y420
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.382     0.382 r  ibufds_pin_M48/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.432    ibufds_pin_M48/OUT
    M48                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.432 r  ibufds_pin_M48/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.434    hstdm_clkgen_1200_rx_bank36_block3/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.037     0.471 f  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.005     0.476    hstdm_bitslice_ctrl_bank36/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y140
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.482     0.958 r  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.011     0.969    hstdm_clkgen_1200_rx_bank36_block3/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.310     1.279 r  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.407     1.686    hstdm_clkgen_1200_rx_bank36_block3/fifo_wrclk_out
    BUFGCE_DIV_X0Y68     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     1.786 r  hstdm_clkgen_1200_rx_bank36_block3/BASE4.rxclkdiv4_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=347, routed)         0.510     2.296    hstdm_trainer_3/rxclkdiv4
    SLICE_X10Y1051       FDCE                                         r  hstdm_trainer_3/bitslip_cnt[2]/C
                         clock pessimism             -0.680     1.616    
    SLICE_X10Y1051       FDCE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     1.663    hstdm_trainer_3/bitslip_cnt[2]
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           1.700    
  -------------------------------------------------------------------
                         slack                                  0.037    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hstdm_rxclk_1200_bank36_block3_div4
Waveform(ns):       { 0.000 3.334 }
Period(ns):         6.668
Sources:            { hstdm_clkgen_1200_rx_bank36_block3/BASE4.rxclkdiv4_bufg/O }

Check Type        Corner  Lib Pin          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     RX_BITSLICE/CLK  n/a            3.195         6.668       3.473      BITSLICE_RX_TX_X0Y914  cpm_rcv_HSTDM_4_FB1_A2_C_0/rx_core.bitslice_rx_data/CLK
Min Period        n/a     RX_BITSLICE/CLK  n/a            3.195         6.668       3.473      BITSLICE_RX_TX_X0Y915  cpm_rcv_HSTDM_4_FB1_A2_C_1/rx_core.bitslice_rx_data/CLK
Min Period        n/a     RX_BITSLICE/CLK  n/a            3.195         6.668       3.473      BITSLICE_RX_TX_X0Y912  cpm_rcv_HSTDM_4_FB1_A2_D_2/rx_core.bitslice_rx_data/CLK
Low Pulse Width   Slow    RX_BITSLICE/CLK  n/a            1.438         3.334       1.896      BITSLICE_RX_TX_X0Y914  cpm_rcv_HSTDM_4_FB1_A2_C_0/rx_core.bitslice_rx_data/CLK
Low Pulse Width   Fast    RX_BITSLICE/CLK  n/a            1.438         3.334       1.896      BITSLICE_RX_TX_X0Y914  cpm_rcv_HSTDM_4_FB1_A2_C_0/rx_core.bitslice_rx_data/CLK
Low Pulse Width   Slow    RX_BITSLICE/CLK  n/a            1.438         3.334       1.896      BITSLICE_RX_TX_X0Y915  cpm_rcv_HSTDM_4_FB1_A2_C_1/rx_core.bitslice_rx_data/CLK
High Pulse Width  Slow    RX_BITSLICE/CLK  n/a            1.438         3.334       1.896      BITSLICE_RX_TX_X0Y914  cpm_rcv_HSTDM_4_FB1_A2_C_0/rx_core.bitslice_rx_data/CLK
High Pulse Width  Fast    RX_BITSLICE/CLK  n/a            1.438         3.334       1.896      BITSLICE_RX_TX_X0Y914  cpm_rcv_HSTDM_4_FB1_A2_C_0/rx_core.bitslice_rx_data/CLK
High Pulse Width  Slow    RX_BITSLICE/CLK  n/a            1.438         3.334       1.896      BITSLICE_RX_TX_X0Y915  cpm_rcv_HSTDM_4_FB1_A2_C_1/rx_core.bitslice_rx_data/CLK



---------------------------------------------------------------------------------------------------
From Clock:  hstdm_rxclk_1200_bank37_block4
  To Clock:  hstdm_rxclk_1200_bank37_block4

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.495ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hstdm_rxclk_1200_bank37_block4
Waveform(ns):       { 0.000 0.833 }
Period(ns):         1.667
Sources:            { pin_D45 }

Check Type        Corner  Lib Pin                         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.750         1.667       0.917      BITSLICE_RX_TX_X0Y962  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/RX_BIT_CTRL_IN[20]
Low Pulse Width   Slow    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.338         0.833       0.495      BITSLICE_RX_TX_X0Y962  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/RX_BIT_CTRL_IN[20]
Low Pulse Width   Fast    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.338         0.833       0.495      BITSLICE_RX_TX_X0Y962  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/RX_BIT_CTRL_IN[20]
Low Pulse Width   Slow    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.338         0.834       0.496      BITSLICE_RX_TX_X0Y962  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/RX_BIT_CTRL_IN[20]
High Pulse Width  Slow    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.338         0.833       0.495      BITSLICE_RX_TX_X0Y962  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/RX_BIT_CTRL_IN[20]
High Pulse Width  Fast    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.338         0.833       0.495      BITSLICE_RX_TX_X0Y962  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/RX_BIT_CTRL_IN[20]
High Pulse Width  Slow    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.338         0.834       0.496      BITSLICE_RX_TX_X0Y962  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/RX_BIT_CTRL_IN[20]



---------------------------------------------------------------------------------------------------
From Clock:  hstdm_rxclk_1200_bank37_block4_div2
  To Clock:  hstdm_rxclk_1200_bank37_block4_div2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.890ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 cpm_rcv_HSTDM_4_FB1_A3_C_1/training_word_inst.train_done_out/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank37_block4_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_A3_C_1/flags_out[0]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank37_block4_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Path Group:             hstdm_rxclk_1200_bank37_block4_div2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hstdm_rxclk_1200_bank37_block4_div2 rise@0.000ns - hstdm_rxclk_1200_bank37_block4_div2 rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.229ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.677ns
  Clock Net Delay (Source):      0.434ns (routing 0.000ns, distribution 0.434ns)
  Clock Net Delay (Destination): 0.494ns (routing 0.001ns, distribution 0.493ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank37_block4_div2 rise edge)
                                                      0.000     0.000 r  
    D45                                               0.000     0.000 f  pin_D45 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_D45/I
    HPIOBDIFFINBUF_X0Y444
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.315     0.315 f  ibufds_pin_D45/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.355    ibufds_pin_D45/OUT
    D45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.355 f  ibufds_pin_D45/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.357    hstdm_clkgen_1200_rx_bank37_block4/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.022     0.379 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     0.382    hstdm_bitslice_ctrl_bank37/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y148
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.208     0.590 r  hstdm_bitslice_ctrl_bank37/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     0.596    hstdm_clkgen_1200_rx_bank37_block4/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.162     0.758 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.337     1.095    hstdm_clkgen_1200_rx_bank37_block4/fifo_wrclk_out
    BUFGCE_X0Y432        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.112 r  hstdm_clkgen_1200_rx_bank37_block4/BASE4.rxclkdiv2_bufg/O
    X0Y18 (CLOCK_ROOT)   net (fo=256, routed)         0.434     1.546    cpm_rcv_HSTDM_4_FB1_A3_C_1/rxclkdiv2
    SLICE_X4Y1125        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A3_C_1/training_word_inst.train_done_out/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y1125        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.585 r  cpm_rcv_HSTDM_4_FB1_A3_C_1/training_word_inst.train_done_out/Q
                         net (fo=1, routed)           0.033     1.618    cpm_rcv_HSTDM_4_FB1_A3_C_1/train_word_done
    SLICE_X4Y1125        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A3_C_1/flags_out[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank37_block4_div2 rise edge)
                                                      0.000     0.000 f  
    D45                                               0.000     0.000 f  pin_D45 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_D45/I
    HPIOBDIFFINBUF_X0Y444
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.410     0.410 f  ibufds_pin_D45/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.460    ibufds_pin_D45/OUT
    D45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.460 f  ibufds_pin_D45/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.462    hstdm_clkgen_1200_rx_bank37_block4/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.037     0.499 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.005     0.504    hstdm_bitslice_ctrl_bank37/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y148
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.482     0.986 r  hstdm_bitslice_ctrl_bank37/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.011     0.997    hstdm_clkgen_1200_rx_bank37_block4/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.310     1.307 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.409     1.716    hstdm_clkgen_1200_rx_bank37_block4/fifo_wrclk_out
    BUFGCE_X0Y432        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.735 r  hstdm_clkgen_1200_rx_bank37_block4/BASE4.rxclkdiv2_bufg/O
    X0Y18 (CLOCK_ROOT)   net (fo=256, routed)         0.494     2.229    cpm_rcv_HSTDM_4_FB1_A3_C_1/rxclkdiv2
    SLICE_X4Y1125        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A3_C_1/flags_out[0]/C
                         clock pessimism             -0.677     1.552    
    SLICE_X4Y1125        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.599    cpm_rcv_HSTDM_4_FB1_A3_C_1/flags_out[0]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.618    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 cpm_rcv_HSTDM_4_FB1_A3_C_1/training_word_inst.train_done_out/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank37_block4_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_A3_C_1/flags_out[0]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank37_block4_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Path Group:             hstdm_rxclk_1200_bank37_block4_div2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hstdm_rxclk_1200_bank37_block4_div2 rise@0.000ns - hstdm_rxclk_1200_bank37_block4_div2 rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.229ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.677ns
  Clock Net Delay (Source):      0.434ns (routing 0.000ns, distribution 0.434ns)
  Clock Net Delay (Destination): 0.494ns (routing 0.001ns, distribution 0.493ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank37_block4_div2 rise edge)
                                                      0.000     0.000 r  
    D45                                               0.000     0.000 f  pin_D45 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_D45/I
    HPIOBDIFFINBUF_X0Y444
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.315     0.315 f  ibufds_pin_D45/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.355    ibufds_pin_D45/OUT
    D45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.355 f  ibufds_pin_D45/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.357    hstdm_clkgen_1200_rx_bank37_block4/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.022     0.379 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     0.382    hstdm_bitslice_ctrl_bank37/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y148
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.208     0.590 r  hstdm_bitslice_ctrl_bank37/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     0.596    hstdm_clkgen_1200_rx_bank37_block4/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.162     0.758 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.337     1.095    hstdm_clkgen_1200_rx_bank37_block4/fifo_wrclk_out
    BUFGCE_X0Y432        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.112 r  hstdm_clkgen_1200_rx_bank37_block4/BASE4.rxclkdiv2_bufg/O
    X0Y18 (CLOCK_ROOT)   net (fo=256, routed)         0.434     1.546    cpm_rcv_HSTDM_4_FB1_A3_C_1/rxclkdiv2
    SLICE_X4Y1125        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A3_C_1/training_word_inst.train_done_out/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y1125        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.585 f  cpm_rcv_HSTDM_4_FB1_A3_C_1/training_word_inst.train_done_out/Q
                         net (fo=1, routed)           0.033     1.618    cpm_rcv_HSTDM_4_FB1_A3_C_1/train_word_done
    SLICE_X4Y1125        FDRE                                         f  cpm_rcv_HSTDM_4_FB1_A3_C_1/flags_out[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank37_block4_div2 rise edge)
                                                      0.000     0.000 f  
    D45                                               0.000     0.000 f  pin_D45 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_D45/I
    HPIOBDIFFINBUF_X0Y444
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.410     0.410 f  ibufds_pin_D45/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.460    ibufds_pin_D45/OUT
    D45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.460 f  ibufds_pin_D45/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.462    hstdm_clkgen_1200_rx_bank37_block4/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.037     0.499 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.005     0.504    hstdm_bitslice_ctrl_bank37/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y148
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.482     0.986 r  hstdm_bitslice_ctrl_bank37/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.011     0.997    hstdm_clkgen_1200_rx_bank37_block4/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.310     1.307 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.409     1.716    hstdm_clkgen_1200_rx_bank37_block4/fifo_wrclk_out
    BUFGCE_X0Y432        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.735 r  hstdm_clkgen_1200_rx_bank37_block4/BASE4.rxclkdiv2_bufg/O
    X0Y18 (CLOCK_ROOT)   net (fo=256, routed)         0.494     2.229    cpm_rcv_HSTDM_4_FB1_A3_C_1/rxclkdiv2
    SLICE_X4Y1125        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A3_C_1/flags_out[0]/C
                         clock pessimism             -0.677     1.552    
    SLICE_X4Y1125        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.599    cpm_rcv_HSTDM_4_FB1_A3_C_1/flags_out[0]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.618    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 cpm_rcv_HSTDM_4_FB1_A3_D_3/data_to_decoder[3]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank37_block4_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_A3_D_3/training_bit_pattern_decoder.BIT[3].descrambler.shift_shift_1/D
                            (rising edge-triggered cell SRL16E clocked by hstdm_rxclk_1200_bank37_block4_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Path Group:             hstdm_rxclk_1200_bank37_block4_div2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (hstdm_rxclk_1200_bank37_block4_div2 rise@0.000ns - hstdm_rxclk_1200_bank37_block4_div2 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.072ns (34.615%)  route 0.136ns (65.385%))
  Logic Levels:           0  
  Clock Path Skew:        0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.724ns
    Source Clock Delay      (SCD):    2.420ns
    Clock Pessimism Removal (CPR):    1.147ns
  Clock Net Delay (Source):      0.726ns (routing 0.001ns, distribution 0.725ns)
  Clock Net Delay (Destination): 0.905ns (routing 0.001ns, distribution 0.904ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank37_block4_div2 rise edge)
                                                      0.000     0.000 r  
    D45                                               0.000     0.000 f  pin_D45 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_D45/I
    HPIOBDIFFINBUF_X0Y444
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.478     0.478 f  ibufds_pin_D45/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.518    ibufds_pin_D45/OUT
    D45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 f  ibufds_pin_D45/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.520    hstdm_clkgen_1200_rx_bank37_block4/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     0.545 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     0.548    hstdm_bitslice_ctrl_bank37/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y148
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     0.802 r  hstdm_bitslice_ctrl_bank37/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     0.808    hstdm_clkgen_1200_rx_bank37_block4/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     1.191 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.479     1.670    hstdm_clkgen_1200_rx_bank37_block4/fifo_wrclk_out
    BUFGCE_X0Y432        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.694 r  hstdm_clkgen_1200_rx_bank37_block4/BASE4.rxclkdiv2_bufg/O
    X0Y18 (CLOCK_ROOT)   net (fo=256, routed)         0.726     2.420    cpm_rcv_HSTDM_4_FB1_A3_D_3/rxclkdiv2
    SLICE_X5Y1109        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A3_D_3/data_to_decoder[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y1109        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.072     2.492 r  cpm_rcv_HSTDM_4_FB1_A3_D_3/data_to_decoder[3]/Q
                         net (fo=4, routed)           0.136     2.628    cpm_rcv_HSTDM_4_FB1_A3_D_3/data_to_decoder[3]
    SLICE_X6Y1108        SRL16E                                       r  cpm_rcv_HSTDM_4_FB1_A3_D_3/training_bit_pattern_decoder.BIT[3].descrambler.shift_shift_1/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank37_block4_div2 rise edge)
                                                      0.000     0.000 f  
    D45                                               0.000     0.000 f  pin_D45 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_D45/I
    HPIOBDIFFINBUF_X0Y444
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.563     0.563 f  ibufds_pin_D45/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.613    ibufds_pin_D45/OUT
    D45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.613 f  ibufds_pin_D45/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.003     0.616    hstdm_clkgen_1200_rx_bank37_block4/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.666 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.672    hstdm_bitslice_ctrl_bank37/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y148
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.394 r  hstdm_bitslice_ctrl_bank37/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.407    hstdm_clkgen_1200_rx_bank37_block4/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     2.197 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.594     2.791    hstdm_clkgen_1200_rx_bank37_block4/fifo_wrclk_out
    BUFGCE_X0Y432        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.819 r  hstdm_clkgen_1200_rx_bank37_block4/BASE4.rxclkdiv2_bufg/O
    X0Y18 (CLOCK_ROOT)   net (fo=256, routed)         0.905     3.724    cpm_rcv_HSTDM_4_FB1_A3_D_3/rxclkdiv2
    SLICE_X6Y1108        SRL16E                                       r  cpm_rcv_HSTDM_4_FB1_A3_D_3/training_bit_pattern_decoder.BIT[3].descrambler.shift_shift_1/CLK
                         clock pessimism             -1.147     2.577    
    SLICE_X6Y1108        SRL16E (Hold_H6LUT_SLICEM_CLK_D)
                                                      0.018     2.595    cpm_rcv_HSTDM_4_FB1_A3_D_3/training_bit_pattern_decoder.BIT[3].descrambler.shift_shift_1
  -------------------------------------------------------------------
                         required time                         -2.595    
                         arrival time                           2.628    
  -------------------------------------------------------------------
                         slack                                  0.033    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hstdm_rxclk_1200_bank37_block4_div2
Waveform(ns):       { 0.000 1.666 }
Period(ns):         3.334
Sources:            { hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/FIFO_WRCLK_OUT }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     RX_BITSLICE/FIFO_RD_CLK  n/a            1.724         3.334       1.610      BITSLICE_RX_TX_X0Y966  cpm_rcv_HSTDM_4_FB1_A3_C_0/rx_core.bitslice_rx_data/FIFO_RD_CLK
Min Period        n/a     RX_BITSLICE/FIFO_RD_CLK  n/a            1.724         3.334       1.610      BITSLICE_RX_TX_X0Y967  cpm_rcv_HSTDM_4_FB1_A3_C_1/rx_core.bitslice_rx_data/FIFO_RD_CLK
Min Period        n/a     RX_BITSLICE/FIFO_RD_CLK  n/a            1.724         3.334       1.610      BITSLICE_RX_TX_X0Y964  cpm_rcv_HSTDM_4_FB1_A3_D_2/rx_core.bitslice_rx_data/FIFO_RD_CLK
Low Pulse Width   Slow    RX_BITSLICE/FIFO_RD_CLK  n/a            0.776         1.668       0.892      BITSLICE_RX_TX_X0Y966  cpm_rcv_HSTDM_4_FB1_A3_C_0/rx_core.bitslice_rx_data/FIFO_RD_CLK
Low Pulse Width   Fast    RX_BITSLICE/FIFO_RD_CLK  n/a            0.776         1.668       0.892      BITSLICE_RX_TX_X0Y966  cpm_rcv_HSTDM_4_FB1_A3_C_0/rx_core.bitslice_rx_data/FIFO_RD_CLK
Low Pulse Width   Slow    RX_BITSLICE/FIFO_RD_CLK  n/a            0.776         1.668       0.892      BITSLICE_RX_TX_X0Y967  cpm_rcv_HSTDM_4_FB1_A3_C_1/rx_core.bitslice_rx_data/FIFO_RD_CLK
High Pulse Width  Slow    RX_BITSLICE/FIFO_RD_CLK  n/a            0.776         1.666       0.890      BITSLICE_RX_TX_X0Y966  cpm_rcv_HSTDM_4_FB1_A3_C_0/rx_core.bitslice_rx_data/FIFO_RD_CLK
High Pulse Width  Fast    RX_BITSLICE/FIFO_RD_CLK  n/a            0.776         1.666       0.890      BITSLICE_RX_TX_X0Y966  cpm_rcv_HSTDM_4_FB1_A3_C_0/rx_core.bitslice_rx_data/FIFO_RD_CLK
High Pulse Width  Slow    RX_BITSLICE/FIFO_RD_CLK  n/a            0.776         1.666       0.890      BITSLICE_RX_TX_X0Y967  cpm_rcv_HSTDM_4_FB1_A3_C_1/rx_core.bitslice_rx_data/FIFO_RD_CLK



---------------------------------------------------------------------------------------------------
From Clock:  hstdm_rxclk_1200_bank37_block4_div4
  To Clock:  hstdm_rxclk_1200_bank37_block4_div4

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :            0  Failing Endpoints,  Worst Slack        0.029ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.896ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 hstdm_trainer_4/current_idelay_cnt[6]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank37_block4_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            hstdm_trainer_4/current_idelay_cnt_plus_one[6]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank37_block4_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             hstdm_rxclk_1200_bank37_block4_div4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hstdm_rxclk_1200_bank37_block4_div4 rise@0.000ns - hstdm_rxclk_1200_bank37_block4_div4 rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.054ns (40.601%)  route 0.079ns (59.398%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.329ns
    Source Clock Delay      (SCD):    1.629ns
    Clock Pessimism Removal (CPR):    0.642ns
  Clock Net Delay (Source):      0.445ns (routing 0.007ns, distribution 0.438ns)
  Clock Net Delay (Destination): 0.515ns (routing 0.007ns, distribution 0.508ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank37_block4_div4 rise edge)
                                                      0.000     0.000 r  
    D45                                               0.000     0.000 f  pin_D45 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_D45/I
    HPIOBDIFFINBUF_X0Y444
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.315     0.315 f  ibufds_pin_D45/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.355    ibufds_pin_D45/OUT
    D45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.355 f  ibufds_pin_D45/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.357    hstdm_clkgen_1200_rx_bank37_block4/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.022     0.379 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     0.382    hstdm_bitslice_ctrl_bank37/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y148
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.208     0.590 r  hstdm_bitslice_ctrl_bank37/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     0.596    hstdm_clkgen_1200_rx_bank37_block4/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.162     0.758 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.337     1.095    hstdm_clkgen_1200_rx_bank37_block4/fifo_wrclk_out
    BUFGCE_DIV_X0Y72     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.184 r  hstdm_clkgen_1200_rx_bank37_block4/BASE4.rxclkdiv4_bufg/O
    X0Y18 (CLOCK_ROOT)   net (fo=347, routed)         0.445     1.629    hstdm_trainer_4/rxclkdiv4
    SLICE_X3Y1118        FDRE                                         r  hstdm_trainer_4/current_idelay_cnt[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1118        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.668 r  hstdm_trainer_4/current_idelay_cnt[6]/Q
                         net (fo=6, routed)           0.064     1.732    hstdm_trainer_4/current_idelay_cnt[6]
    SLICE_X4Y1119        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.015     1.747 r  hstdm_trainer_4/current_idelay_cnt_plus_one_1_axbxc6/O
                         net (fo=1, routed)           0.015     1.762    hstdm_trainer_4/current_idelay_cnt_plus_one_1[6]
    SLICE_X4Y1119        FDRE                                         r  hstdm_trainer_4/current_idelay_cnt_plus_one[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank37_block4_div4 rise edge)
                                                      0.000     0.000 f  
    D45                                               0.000     0.000 f  pin_D45 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_D45/I
    HPIOBDIFFINBUF_X0Y444
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.410     0.410 f  ibufds_pin_D45/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.460    ibufds_pin_D45/OUT
    D45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.460 f  ibufds_pin_D45/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.462    hstdm_clkgen_1200_rx_bank37_block4/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.037     0.499 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.005     0.504    hstdm_bitslice_ctrl_bank37/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y148
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.482     0.986 r  hstdm_bitslice_ctrl_bank37/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.011     0.997    hstdm_clkgen_1200_rx_bank37_block4/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.310     1.307 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.407     1.714    hstdm_clkgen_1200_rx_bank37_block4/fifo_wrclk_out
    BUFGCE_DIV_X0Y72     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     1.814 r  hstdm_clkgen_1200_rx_bank37_block4/BASE4.rxclkdiv4_bufg/O
    X0Y18 (CLOCK_ROOT)   net (fo=347, routed)         0.515     2.329    hstdm_trainer_4/rxclkdiv4
    SLICE_X4Y1119        FDRE                                         r  hstdm_trainer_4/current_idelay_cnt_plus_one[6]/C
                         clock pessimism             -0.642     1.687    
    SLICE_X4Y1119        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     1.733    hstdm_trainer_4/current_idelay_cnt_plus_one[6]
  -------------------------------------------------------------------
                         required time                         -1.733    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 hstdm_trainer_4/current_idelay_cnt[6]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank37_block4_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            hstdm_trainer_4/current_idelay_cnt_plus_one[6]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank37_block4_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             hstdm_rxclk_1200_bank37_block4_div4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hstdm_rxclk_1200_bank37_block4_div4 rise@0.000ns - hstdm_rxclk_1200_bank37_block4_div4 rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.054ns (40.601%)  route 0.079ns (59.398%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.329ns
    Source Clock Delay      (SCD):    1.629ns
    Clock Pessimism Removal (CPR):    0.642ns
  Clock Net Delay (Source):      0.445ns (routing 0.007ns, distribution 0.438ns)
  Clock Net Delay (Destination): 0.515ns (routing 0.007ns, distribution 0.508ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank37_block4_div4 rise edge)
                                                      0.000     0.000 r  
    D45                                               0.000     0.000 f  pin_D45 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_D45/I
    HPIOBDIFFINBUF_X0Y444
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.315     0.315 f  ibufds_pin_D45/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.355    ibufds_pin_D45/OUT
    D45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.355 f  ibufds_pin_D45/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.357    hstdm_clkgen_1200_rx_bank37_block4/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.022     0.379 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     0.382    hstdm_bitslice_ctrl_bank37/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y148
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.208     0.590 r  hstdm_bitslice_ctrl_bank37/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     0.596    hstdm_clkgen_1200_rx_bank37_block4/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.162     0.758 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.337     1.095    hstdm_clkgen_1200_rx_bank37_block4/fifo_wrclk_out
    BUFGCE_DIV_X0Y72     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.184 r  hstdm_clkgen_1200_rx_bank37_block4/BASE4.rxclkdiv4_bufg/O
    X0Y18 (CLOCK_ROOT)   net (fo=347, routed)         0.445     1.629    hstdm_trainer_4/rxclkdiv4
    SLICE_X3Y1118        FDRE                                         r  hstdm_trainer_4/current_idelay_cnt[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1118        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.668 f  hstdm_trainer_4/current_idelay_cnt[6]/Q
                         net (fo=6, routed)           0.064     1.732    hstdm_trainer_4/current_idelay_cnt[6]
    SLICE_X4Y1119        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.015     1.747 r  hstdm_trainer_4/current_idelay_cnt_plus_one_1_axbxc6/O
                         net (fo=1, routed)           0.015     1.762    hstdm_trainer_4/current_idelay_cnt_plus_one_1[6]
    SLICE_X4Y1119        FDRE                                         r  hstdm_trainer_4/current_idelay_cnt_plus_one[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank37_block4_div4 rise edge)
                                                      0.000     0.000 f  
    D45                                               0.000     0.000 f  pin_D45 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_D45/I
    HPIOBDIFFINBUF_X0Y444
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.410     0.410 f  ibufds_pin_D45/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.460    ibufds_pin_D45/OUT
    D45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.460 f  ibufds_pin_D45/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.462    hstdm_clkgen_1200_rx_bank37_block4/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.037     0.499 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.005     0.504    hstdm_bitslice_ctrl_bank37/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y148
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.482     0.986 r  hstdm_bitslice_ctrl_bank37/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.011     0.997    hstdm_clkgen_1200_rx_bank37_block4/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.310     1.307 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.407     1.714    hstdm_clkgen_1200_rx_bank37_block4/fifo_wrclk_out
    BUFGCE_DIV_X0Y72     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     1.814 r  hstdm_clkgen_1200_rx_bank37_block4/BASE4.rxclkdiv4_bufg/O
    X0Y18 (CLOCK_ROOT)   net (fo=347, routed)         0.515     2.329    hstdm_trainer_4/rxclkdiv4
    SLICE_X4Y1119        FDRE                                         r  hstdm_trainer_4/current_idelay_cnt_plus_one[6]/C
                         clock pessimism             -0.642     1.687    
    SLICE_X4Y1119        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     1.733    hstdm_trainer_4/current_idelay_cnt_plus_one[6]
  -------------------------------------------------------------------
                         required time                         -1.733    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 hstdm_trainer_4/current_idelay_cnt[6]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank37_block4_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            hstdm_trainer_4/current_idelay_cnt_plus_one[6]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank37_block4_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             hstdm_rxclk_1200_bank37_block4_div4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hstdm_rxclk_1200_bank37_block4_div4 rise@0.000ns - hstdm_rxclk_1200_bank37_block4_div4 rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.054ns (40.601%)  route 0.079ns (59.398%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.329ns
    Source Clock Delay      (SCD):    1.629ns
    Clock Pessimism Removal (CPR):    0.642ns
  Clock Net Delay (Source):      0.445ns (routing 0.007ns, distribution 0.438ns)
  Clock Net Delay (Destination): 0.515ns (routing 0.007ns, distribution 0.508ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank37_block4_div4 rise edge)
                                                      0.000     0.000 r  
    D45                                               0.000     0.000 f  pin_D45 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_D45/I
    HPIOBDIFFINBUF_X0Y444
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.315     0.315 f  ibufds_pin_D45/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.355    ibufds_pin_D45/OUT
    D45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.355 f  ibufds_pin_D45/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.357    hstdm_clkgen_1200_rx_bank37_block4/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.022     0.379 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     0.382    hstdm_bitslice_ctrl_bank37/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y148
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.208     0.590 r  hstdm_bitslice_ctrl_bank37/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     0.596    hstdm_clkgen_1200_rx_bank37_block4/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.162     0.758 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.337     1.095    hstdm_clkgen_1200_rx_bank37_block4/fifo_wrclk_out
    BUFGCE_DIV_X0Y72     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.184 r  hstdm_clkgen_1200_rx_bank37_block4/BASE4.rxclkdiv4_bufg/O
    X0Y18 (CLOCK_ROOT)   net (fo=347, routed)         0.445     1.629    hstdm_trainer_4/rxclkdiv4
    SLICE_X3Y1118        FDRE                                         r  hstdm_trainer_4/current_idelay_cnt[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1118        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.668 r  hstdm_trainer_4/current_idelay_cnt[6]/Q
                         net (fo=6, routed)           0.064     1.732    hstdm_trainer_4/current_idelay_cnt[6]
    SLICE_X4Y1119        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.015     1.747 f  hstdm_trainer_4/current_idelay_cnt_plus_one_1_axbxc6/O
                         net (fo=1, routed)           0.015     1.762    hstdm_trainer_4/current_idelay_cnt_plus_one_1[6]
    SLICE_X4Y1119        FDRE                                         f  hstdm_trainer_4/current_idelay_cnt_plus_one[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank37_block4_div4 rise edge)
                                                      0.000     0.000 f  
    D45                                               0.000     0.000 f  pin_D45 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_D45/I
    HPIOBDIFFINBUF_X0Y444
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.410     0.410 f  ibufds_pin_D45/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.460    ibufds_pin_D45/OUT
    D45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.460 f  ibufds_pin_D45/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.462    hstdm_clkgen_1200_rx_bank37_block4/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.037     0.499 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.005     0.504    hstdm_bitslice_ctrl_bank37/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y148
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.482     0.986 r  hstdm_bitslice_ctrl_bank37/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.011     0.997    hstdm_clkgen_1200_rx_bank37_block4/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.310     1.307 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.407     1.714    hstdm_clkgen_1200_rx_bank37_block4/fifo_wrclk_out
    BUFGCE_DIV_X0Y72     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     1.814 r  hstdm_clkgen_1200_rx_bank37_block4/BASE4.rxclkdiv4_bufg/O
    X0Y18 (CLOCK_ROOT)   net (fo=347, routed)         0.515     2.329    hstdm_trainer_4/rxclkdiv4
    SLICE_X4Y1119        FDRE                                         r  hstdm_trainer_4/current_idelay_cnt_plus_one[6]/C
                         clock pessimism             -0.642     1.687    
    SLICE_X4Y1119        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     1.733    hstdm_trainer_4/current_idelay_cnt_plus_one[6]
  -------------------------------------------------------------------
                         required time                         -1.733    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.029    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hstdm_rxclk_1200_bank37_block4_div4
Waveform(ns):       { 0.000 3.334 }
Period(ns):         6.668
Sources:            { hstdm_clkgen_1200_rx_bank37_block4/BASE4.rxclkdiv4_bufg/O }

Check Type        Corner  Lib Pin          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     RX_BITSLICE/CLK  n/a            3.195         6.668       3.473      BITSLICE_RX_TX_X0Y966  cpm_rcv_HSTDM_4_FB1_A3_C_0/rx_core.bitslice_rx_data/CLK
Min Period        n/a     RX_BITSLICE/CLK  n/a            3.195         6.668       3.473      BITSLICE_RX_TX_X0Y967  cpm_rcv_HSTDM_4_FB1_A3_C_1/rx_core.bitslice_rx_data/CLK
Min Period        n/a     RX_BITSLICE/CLK  n/a            3.195         6.668       3.473      BITSLICE_RX_TX_X0Y964  cpm_rcv_HSTDM_4_FB1_A3_D_2/rx_core.bitslice_rx_data/CLK
Low Pulse Width   Slow    RX_BITSLICE/CLK  n/a            1.438         3.334       1.896      BITSLICE_RX_TX_X0Y966  cpm_rcv_HSTDM_4_FB1_A3_C_0/rx_core.bitslice_rx_data/CLK
Low Pulse Width   Fast    RX_BITSLICE/CLK  n/a            1.438         3.334       1.896      BITSLICE_RX_TX_X0Y966  cpm_rcv_HSTDM_4_FB1_A3_C_0/rx_core.bitslice_rx_data/CLK
Low Pulse Width   Slow    RX_BITSLICE/CLK  n/a            1.438         3.334       1.896      BITSLICE_RX_TX_X0Y967  cpm_rcv_HSTDM_4_FB1_A3_C_1/rx_core.bitslice_rx_data/CLK
High Pulse Width  Slow    RX_BITSLICE/CLK  n/a            1.438         3.334       1.896      BITSLICE_RX_TX_X0Y966  cpm_rcv_HSTDM_4_FB1_A3_C_0/rx_core.bitslice_rx_data/CLK
High Pulse Width  Fast    RX_BITSLICE/CLK  n/a            1.438         3.334       1.896      BITSLICE_RX_TX_X0Y966  cpm_rcv_HSTDM_4_FB1_A3_C_0/rx_core.bitslice_rx_data/CLK
High Pulse Width  Slow    RX_BITSLICE/CLK  n/a            1.438         3.334       1.896      BITSLICE_RX_TX_X0Y967  cpm_rcv_HSTDM_4_FB1_A3_C_1/rx_core.bitslice_rx_data/CLK



---------------------------------------------------------------------------------------------------
From Clock:  hstdm_rxclk_1200_bank38_block5
  To Clock:  hstdm_rxclk_1200_bank38_block5

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.495ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hstdm_rxclk_1200_bank38_block5
Waveform(ns):       { 0.000 0.833 }
Period(ns):         1.667
Sources:            { pin_N44 }

Check Type        Corner  Lib Pin                         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location                Pin
Min Period        n/a     RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.750         1.667       0.917      BITSLICE_RX_TX_X0Y1014  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/RX_BIT_CTRL_IN[20]
Low Pulse Width   Slow    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.338         0.833       0.495      BITSLICE_RX_TX_X0Y1014  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/RX_BIT_CTRL_IN[20]
Low Pulse Width   Fast    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.338         0.833       0.495      BITSLICE_RX_TX_X0Y1014  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/RX_BIT_CTRL_IN[20]
Low Pulse Width   Slow    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.338         0.834       0.496      BITSLICE_RX_TX_X0Y1014  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/RX_BIT_CTRL_IN[20]
High Pulse Width  Slow    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.338         0.833       0.495      BITSLICE_RX_TX_X0Y1014  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/RX_BIT_CTRL_IN[20]
High Pulse Width  Fast    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.338         0.833       0.495      BITSLICE_RX_TX_X0Y1014  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/RX_BIT_CTRL_IN[20]
High Pulse Width  Slow    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.338         0.834       0.496      BITSLICE_RX_TX_X0Y1014  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/RX_BIT_CTRL_IN[20]



---------------------------------------------------------------------------------------------------
From Clock:  hstdm_rxclk_1200_bank38_block5_div2
  To Clock:  hstdm_rxclk_1200_bank38_block5_div2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :            0  Failing Endpoints,  Worst Slack        0.025ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.890ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 cpm_rcv_HSTDM_4_FB1_A4_C_0/data_to_decoder[2]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank38_block5_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_A4_C_0/training_bit_pattern_decoder.BIT[2].descrambler.shift_shift_1/D
                            (rising edge-triggered cell SRL16E clocked by hstdm_rxclk_1200_bank38_block5_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Path Group:             hstdm_rxclk_1200_bank38_block5_div2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (hstdm_rxclk_1200_bank38_block5_div2 rise@0.000ns - hstdm_rxclk_1200_bank38_block5_div2 rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.072ns (43.114%)  route 0.095ns (56.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.709ns
    Source Clock Delay      (SCD):    2.434ns
    Clock Pessimism Removal (CPR):    1.147ns
  Clock Net Delay (Source):      0.736ns (routing 0.001ns, distribution 0.735ns)
  Clock Net Delay (Destination): 0.886ns (routing 0.001ns, distribution 0.885ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank38_block5_div2 rise edge)
                                                      0.000     0.000 r  
    N44                                               0.000     0.000 f  pin_N44 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_N44/I
    HPIOBDIFFINBUF_X0Y468
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.482     0.482 f  ibufds_pin_N44/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.522    ibufds_pin_N44/OUT
    N44                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.522 f  ibufds_pin_N44/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.524    hstdm_clkgen_1200_rx_bank38_block5/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     0.549 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     0.552    hstdm_bitslice_ctrl_bank38/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y156
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     0.806 r  hstdm_bitslice_ctrl_bank38/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     0.812    hstdm_clkgen_1200_rx_bank38_block5/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     1.195 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.479     1.674    hstdm_clkgen_1200_rx_bank38_block5/fifo_wrclk_out
    BUFGCE_X0Y456        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.698 r  hstdm_clkgen_1200_rx_bank38_block5/BASE4.rxclkdiv2_bufg/O
    X0Y19 (CLOCK_ROOT)   net (fo=256, routed)         0.736     2.434    cpm_rcv_HSTDM_4_FB1_A4_C_0/rxclkdiv2
    SLICE_X5Y1177        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A4_C_0/data_to_decoder[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y1177        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.072     2.506 r  cpm_rcv_HSTDM_4_FB1_A4_C_0/data_to_decoder[2]/Q
                         net (fo=4, routed)           0.095     2.601    cpm_rcv_HSTDM_4_FB1_A4_C_0/data_to_decoder[2]
    SLICE_X6Y1177        SRL16E                                       r  cpm_rcv_HSTDM_4_FB1_A4_C_0/training_bit_pattern_decoder.BIT[2].descrambler.shift_shift_1/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank38_block5_div2 rise edge)
                                                      0.000     0.000 f  
    N44                                               0.000     0.000 f  pin_N44 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_N44/I
    HPIOBDIFFINBUF_X0Y468
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.567     0.567 f  ibufds_pin_N44/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.617    ibufds_pin_N44/OUT
    N44                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.617 f  ibufds_pin_N44/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.003     0.620    hstdm_clkgen_1200_rx_bank38_block5/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.670 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.676    hstdm_bitslice_ctrl_bank38/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y156
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.398 r  hstdm_bitslice_ctrl_bank38/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.411    hstdm_clkgen_1200_rx_bank38_block5/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     2.201 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.594     2.795    hstdm_clkgen_1200_rx_bank38_block5/fifo_wrclk_out
    BUFGCE_X0Y456        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.823 r  hstdm_clkgen_1200_rx_bank38_block5/BASE4.rxclkdiv2_bufg/O
    X0Y19 (CLOCK_ROOT)   net (fo=256, routed)         0.886     3.709    cpm_rcv_HSTDM_4_FB1_A4_C_0/rxclkdiv2
    SLICE_X6Y1177        SRL16E                                       r  cpm_rcv_HSTDM_4_FB1_A4_C_0/training_bit_pattern_decoder.BIT[2].descrambler.shift_shift_1/CLK
                         clock pessimism             -1.147     2.562    
    SLICE_X6Y1177        SRL16E (Hold_C6LUT_SLICEM_CLK_D)
                                                      0.014     2.576    cpm_rcv_HSTDM_4_FB1_A4_C_0/training_bit_pattern_decoder.BIT[2].descrambler.shift_shift_1
  -------------------------------------------------------------------
                         required time                         -2.576    
                         arrival time                           2.601    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 cpm_rcv_HSTDM_4_FB1_A4_C_0/data_to_decoder[2]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank38_block5_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_A4_C_0/training_bit_pattern_decoder.BIT[2].descrambler.shift_shift_1/D
                            (rising edge-triggered cell SRL16E clocked by hstdm_rxclk_1200_bank38_block5_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Path Group:             hstdm_rxclk_1200_bank38_block5_div2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (hstdm_rxclk_1200_bank38_block5_div2 rise@0.000ns - hstdm_rxclk_1200_bank38_block5_div2 rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.072ns (43.114%)  route 0.095ns (56.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.709ns
    Source Clock Delay      (SCD):    2.434ns
    Clock Pessimism Removal (CPR):    1.147ns
  Clock Net Delay (Source):      0.736ns (routing 0.001ns, distribution 0.735ns)
  Clock Net Delay (Destination): 0.886ns (routing 0.001ns, distribution 0.885ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank38_block5_div2 rise edge)
                                                      0.000     0.000 r  
    N44                                               0.000     0.000 f  pin_N44 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_N44/I
    HPIOBDIFFINBUF_X0Y468
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.482     0.482 f  ibufds_pin_N44/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.522    ibufds_pin_N44/OUT
    N44                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.522 f  ibufds_pin_N44/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.524    hstdm_clkgen_1200_rx_bank38_block5/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     0.549 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     0.552    hstdm_bitslice_ctrl_bank38/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y156
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     0.806 r  hstdm_bitslice_ctrl_bank38/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     0.812    hstdm_clkgen_1200_rx_bank38_block5/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     1.195 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.479     1.674    hstdm_clkgen_1200_rx_bank38_block5/fifo_wrclk_out
    BUFGCE_X0Y456        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.698 r  hstdm_clkgen_1200_rx_bank38_block5/BASE4.rxclkdiv2_bufg/O
    X0Y19 (CLOCK_ROOT)   net (fo=256, routed)         0.736     2.434    cpm_rcv_HSTDM_4_FB1_A4_C_0/rxclkdiv2
    SLICE_X5Y1177        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A4_C_0/data_to_decoder[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y1177        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.072     2.506 f  cpm_rcv_HSTDM_4_FB1_A4_C_0/data_to_decoder[2]/Q
                         net (fo=4, routed)           0.095     2.601    cpm_rcv_HSTDM_4_FB1_A4_C_0/data_to_decoder[2]
    SLICE_X6Y1177        SRL16E                                       f  cpm_rcv_HSTDM_4_FB1_A4_C_0/training_bit_pattern_decoder.BIT[2].descrambler.shift_shift_1/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank38_block5_div2 rise edge)
                                                      0.000     0.000 f  
    N44                                               0.000     0.000 f  pin_N44 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_N44/I
    HPIOBDIFFINBUF_X0Y468
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.567     0.567 f  ibufds_pin_N44/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.617    ibufds_pin_N44/OUT
    N44                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.617 f  ibufds_pin_N44/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.003     0.620    hstdm_clkgen_1200_rx_bank38_block5/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.670 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.676    hstdm_bitslice_ctrl_bank38/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y156
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.398 r  hstdm_bitslice_ctrl_bank38/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.411    hstdm_clkgen_1200_rx_bank38_block5/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     2.201 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.594     2.795    hstdm_clkgen_1200_rx_bank38_block5/fifo_wrclk_out
    BUFGCE_X0Y456        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.823 r  hstdm_clkgen_1200_rx_bank38_block5/BASE4.rxclkdiv2_bufg/O
    X0Y19 (CLOCK_ROOT)   net (fo=256, routed)         0.886     3.709    cpm_rcv_HSTDM_4_FB1_A4_C_0/rxclkdiv2
    SLICE_X6Y1177        SRL16E                                       r  cpm_rcv_HSTDM_4_FB1_A4_C_0/training_bit_pattern_decoder.BIT[2].descrambler.shift_shift_1/CLK
                         clock pessimism             -1.147     2.562    
    SLICE_X6Y1177        SRL16E (Hold_C6LUT_SLICEM_CLK_D)
                                                      0.014     2.576    cpm_rcv_HSTDM_4_FB1_A4_C_0/training_bit_pattern_decoder.BIT[2].descrambler.shift_shift_1
  -------------------------------------------------------------------
                         required time                         -2.576    
                         arrival time                           2.601    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 cpm_rcv_HSTDM_4_FB1_A4_C_0/data_to_decoder[2]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank38_block5_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_A4_C_0/training_bit_pattern_decoder.BIT[2].descrambler.shift_shift_1/D
                            (rising edge-triggered cell SRL16E clocked by hstdm_rxclk_1200_bank38_block5_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Path Group:             hstdm_rxclk_1200_bank38_block5_div2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hstdm_rxclk_1200_bank38_block5_div2 rise@0.000ns - hstdm_rxclk_1200_bank38_block5_div2 rise@0.000ns)
  Data Path Delay:        0.115ns  (logic 0.040ns (34.783%)  route 0.075ns (65.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.254ns
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.634ns
  Clock Net Delay (Source):      0.437ns (routing 0.000ns, distribution 0.437ns)
  Clock Net Delay (Destination): 0.515ns (routing 0.001ns, distribution 0.514ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank38_block5_div2 rise edge)
                                                      0.000     0.000 r  
    N44                                               0.000     0.000 f  pin_N44 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_N44/I
    HPIOBDIFFINBUF_X0Y468
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.319     0.319 f  ibufds_pin_N44/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.359    ibufds_pin_N44/OUT
    N44                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.359 f  ibufds_pin_N44/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.361    hstdm_clkgen_1200_rx_bank38_block5/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.022     0.383 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     0.386    hstdm_bitslice_ctrl_bank38/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y156
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.208     0.594 r  hstdm_bitslice_ctrl_bank38/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     0.600    hstdm_clkgen_1200_rx_bank38_block5/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.162     0.762 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.337     1.099    hstdm_clkgen_1200_rx_bank38_block5/fifo_wrclk_out
    BUFGCE_X0Y456        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.116 r  hstdm_clkgen_1200_rx_bank38_block5/BASE4.rxclkdiv2_bufg/O
    X0Y19 (CLOCK_ROOT)   net (fo=256, routed)         0.437     1.553    cpm_rcv_HSTDM_4_FB1_A4_C_0/rxclkdiv2
    SLICE_X5Y1177        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A4_C_0/data_to_decoder[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y1177        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     1.593 r  cpm_rcv_HSTDM_4_FB1_A4_C_0/data_to_decoder[2]/Q
                         net (fo=4, routed)           0.075     1.668    cpm_rcv_HSTDM_4_FB1_A4_C_0/data_to_decoder[2]
    SLICE_X6Y1177        SRL16E                                       r  cpm_rcv_HSTDM_4_FB1_A4_C_0/training_bit_pattern_decoder.BIT[2].descrambler.shift_shift_1/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank38_block5_div2 rise edge)
                                                      0.000     0.000 f  
    N44                                               0.000     0.000 f  pin_N44 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_N44/I
    HPIOBDIFFINBUF_X0Y468
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.414     0.414 f  ibufds_pin_N44/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.464    ibufds_pin_N44/OUT
    N44                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.464 f  ibufds_pin_N44/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.466    hstdm_clkgen_1200_rx_bank38_block5/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.037     0.503 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.005     0.508    hstdm_bitslice_ctrl_bank38/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y156
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.482     0.990 r  hstdm_bitslice_ctrl_bank38/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.011     1.001    hstdm_clkgen_1200_rx_bank38_block5/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.310     1.311 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.409     1.720    hstdm_clkgen_1200_rx_bank38_block5/fifo_wrclk_out
    BUFGCE_X0Y456        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.739 r  hstdm_clkgen_1200_rx_bank38_block5/BASE4.rxclkdiv2_bufg/O
    X0Y19 (CLOCK_ROOT)   net (fo=256, routed)         0.515     2.254    cpm_rcv_HSTDM_4_FB1_A4_C_0/rxclkdiv2
    SLICE_X6Y1177        SRL16E                                       r  cpm_rcv_HSTDM_4_FB1_A4_C_0/training_bit_pattern_decoder.BIT[2].descrambler.shift_shift_1/CLK
                         clock pessimism             -0.634     1.620    
    SLICE_X6Y1177        SRL16E (Hold_C6LUT_SLICEM_CLK_D)
                                                      0.016     1.636    cpm_rcv_HSTDM_4_FB1_A4_C_0/training_bit_pattern_decoder.BIT[2].descrambler.shift_shift_1
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.668    
  -------------------------------------------------------------------
                         slack                                  0.032    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hstdm_rxclk_1200_bank38_block5_div2
Waveform(ns):       { 0.000 1.666 }
Period(ns):         3.334
Sources:            { hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/FIFO_WRCLK_OUT }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location                Pin
Min Period        n/a     RX_BITSLICE/FIFO_RD_CLK  n/a            1.724         3.334       1.610      BITSLICE_RX_TX_X0Y1018  cpm_rcv_HSTDM_4_FB1_A4_C_0/rx_core.bitslice_rx_data/FIFO_RD_CLK
Min Period        n/a     RX_BITSLICE/FIFO_RD_CLK  n/a            1.724         3.334       1.610      BITSLICE_RX_TX_X0Y1019  cpm_rcv_HSTDM_4_FB1_A4_C_1/rx_core.bitslice_rx_data/FIFO_RD_CLK
Min Period        n/a     RX_BITSLICE/FIFO_RD_CLK  n/a            1.724         3.334       1.610      BITSLICE_RX_TX_X0Y1016  cpm_rcv_HSTDM_4_FB1_A4_D_2/rx_core.bitslice_rx_data/FIFO_RD_CLK
Low Pulse Width   Slow    RX_BITSLICE/FIFO_RD_CLK  n/a            0.776         1.668       0.892      BITSLICE_RX_TX_X0Y1018  cpm_rcv_HSTDM_4_FB1_A4_C_0/rx_core.bitslice_rx_data/FIFO_RD_CLK
Low Pulse Width   Fast    RX_BITSLICE/FIFO_RD_CLK  n/a            0.776         1.668       0.892      BITSLICE_RX_TX_X0Y1018  cpm_rcv_HSTDM_4_FB1_A4_C_0/rx_core.bitslice_rx_data/FIFO_RD_CLK
Low Pulse Width   Slow    RX_BITSLICE/FIFO_RD_CLK  n/a            0.776         1.668       0.892      BITSLICE_RX_TX_X0Y1019  cpm_rcv_HSTDM_4_FB1_A4_C_1/rx_core.bitslice_rx_data/FIFO_RD_CLK
High Pulse Width  Slow    RX_BITSLICE/FIFO_RD_CLK  n/a            0.776         1.666       0.890      BITSLICE_RX_TX_X0Y1018  cpm_rcv_HSTDM_4_FB1_A4_C_0/rx_core.bitslice_rx_data/FIFO_RD_CLK
High Pulse Width  Fast    RX_BITSLICE/FIFO_RD_CLK  n/a            0.776         1.666       0.890      BITSLICE_RX_TX_X0Y1018  cpm_rcv_HSTDM_4_FB1_A4_C_0/rx_core.bitslice_rx_data/FIFO_RD_CLK
High Pulse Width  Slow    RX_BITSLICE/FIFO_RD_CLK  n/a            0.776         1.666       0.890      BITSLICE_RX_TX_X0Y1019  cpm_rcv_HSTDM_4_FB1_A4_C_1/rx_core.bitslice_rx_data/FIFO_RD_CLK



---------------------------------------------------------------------------------------------------
From Clock:  hstdm_rxclk_1200_bank38_block5_div4
  To Clock:  hstdm_rxclk_1200_bank38_block5_div4

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.896ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 hstdm_trainer_5/idelay_first[3]/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank38_block5_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            hstdm_trainer_5/tdata[19]/D
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank38_block5_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             hstdm_rxclk_1200_bank38_block5_div4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hstdm_rxclk_1200_bank38_block5_div4 rise@0.000ns - hstdm_rxclk_1200_bank38_block5_div4 rise@0.000ns)
  Data Path Delay:        0.127ns  (logic 0.039ns (30.709%)  route 0.088ns (69.291%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.325ns
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.642ns
  Clock Net Delay (Source):      0.451ns (routing 0.007ns, distribution 0.444ns)
  Clock Net Delay (Destination): 0.507ns (routing 0.007ns, distribution 0.500ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank38_block5_div4 rise edge)
                                                      0.000     0.000 r  
    N44                                               0.000     0.000 f  pin_N44 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_N44/I
    HPIOBDIFFINBUF_X0Y468
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.319     0.319 f  ibufds_pin_N44/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.359    ibufds_pin_N44/OUT
    N44                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.359 f  ibufds_pin_N44/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.361    hstdm_clkgen_1200_rx_bank38_block5/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.022     0.383 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     0.386    hstdm_bitslice_ctrl_bank38/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y156
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.208     0.594 r  hstdm_bitslice_ctrl_bank38/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     0.600    hstdm_clkgen_1200_rx_bank38_block5/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.162     0.762 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.337     1.099    hstdm_clkgen_1200_rx_bank38_block5/fifo_wrclk_out
    BUFGCE_DIV_X0Y76     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.188 r  hstdm_clkgen_1200_rx_bank38_block5/BASE4.rxclkdiv4_bufg/O
    X0Y19 (CLOCK_ROOT)   net (fo=347, routed)         0.451     1.639    hstdm_trainer_5/rxclkdiv4
    SLICE_X10Y1170       FDCE                                         r  hstdm_trainer_5/idelay_first[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y1170       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.678 r  hstdm_trainer_5/idelay_first[3]/Q
                         net (fo=5, routed)           0.088     1.766    hstdm_trainer_5/idelay_first[3]
    SLICE_X10Y1169       FDCE                                         r  hstdm_trainer_5/tdata[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank38_block5_div4 rise edge)
                                                      0.000     0.000 f  
    N44                                               0.000     0.000 f  pin_N44 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_N44/I
    HPIOBDIFFINBUF_X0Y468
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.414     0.414 f  ibufds_pin_N44/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.464    ibufds_pin_N44/OUT
    N44                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.464 f  ibufds_pin_N44/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.466    hstdm_clkgen_1200_rx_bank38_block5/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.037     0.503 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.005     0.508    hstdm_bitslice_ctrl_bank38/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y156
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.482     0.990 r  hstdm_bitslice_ctrl_bank38/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.011     1.001    hstdm_clkgen_1200_rx_bank38_block5/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.310     1.311 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.407     1.718    hstdm_clkgen_1200_rx_bank38_block5/fifo_wrclk_out
    BUFGCE_DIV_X0Y76     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     1.818 r  hstdm_clkgen_1200_rx_bank38_block5/BASE4.rxclkdiv4_bufg/O
    X0Y19 (CLOCK_ROOT)   net (fo=347, routed)         0.507     2.325    hstdm_trainer_5/rxclkdiv4
    SLICE_X10Y1169       FDCE                                         r  hstdm_trainer_5/tdata[19]/C
                         clock pessimism             -0.642     1.683    
    SLICE_X10Y1169       FDCE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     1.730    hstdm_trainer_5/tdata[19]
  -------------------------------------------------------------------
                         required time                         -1.730    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 hstdm_trainer_5/idelay_first[3]/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank38_block5_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            hstdm_trainer_5/tdata[19]/D
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank38_block5_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             hstdm_rxclk_1200_bank38_block5_div4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hstdm_rxclk_1200_bank38_block5_div4 rise@0.000ns - hstdm_rxclk_1200_bank38_block5_div4 rise@0.000ns)
  Data Path Delay:        0.127ns  (logic 0.039ns (30.709%)  route 0.088ns (69.291%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.325ns
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.642ns
  Clock Net Delay (Source):      0.451ns (routing 0.007ns, distribution 0.444ns)
  Clock Net Delay (Destination): 0.507ns (routing 0.007ns, distribution 0.500ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank38_block5_div4 rise edge)
                                                      0.000     0.000 r  
    N44                                               0.000     0.000 f  pin_N44 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_N44/I
    HPIOBDIFFINBUF_X0Y468
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.319     0.319 f  ibufds_pin_N44/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.359    ibufds_pin_N44/OUT
    N44                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.359 f  ibufds_pin_N44/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.361    hstdm_clkgen_1200_rx_bank38_block5/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.022     0.383 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     0.386    hstdm_bitslice_ctrl_bank38/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y156
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.208     0.594 r  hstdm_bitslice_ctrl_bank38/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     0.600    hstdm_clkgen_1200_rx_bank38_block5/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.162     0.762 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.337     1.099    hstdm_clkgen_1200_rx_bank38_block5/fifo_wrclk_out
    BUFGCE_DIV_X0Y76     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.188 r  hstdm_clkgen_1200_rx_bank38_block5/BASE4.rxclkdiv4_bufg/O
    X0Y19 (CLOCK_ROOT)   net (fo=347, routed)         0.451     1.639    hstdm_trainer_5/rxclkdiv4
    SLICE_X10Y1170       FDCE                                         r  hstdm_trainer_5/idelay_first[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y1170       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.678 f  hstdm_trainer_5/idelay_first[3]/Q
                         net (fo=5, routed)           0.088     1.766    hstdm_trainer_5/idelay_first[3]
    SLICE_X10Y1169       FDCE                                         f  hstdm_trainer_5/tdata[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank38_block5_div4 rise edge)
                                                      0.000     0.000 f  
    N44                                               0.000     0.000 f  pin_N44 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_N44/I
    HPIOBDIFFINBUF_X0Y468
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.414     0.414 f  ibufds_pin_N44/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.464    ibufds_pin_N44/OUT
    N44                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.464 f  ibufds_pin_N44/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.466    hstdm_clkgen_1200_rx_bank38_block5/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.037     0.503 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.005     0.508    hstdm_bitslice_ctrl_bank38/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y156
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.482     0.990 r  hstdm_bitslice_ctrl_bank38/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.011     1.001    hstdm_clkgen_1200_rx_bank38_block5/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.310     1.311 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.407     1.718    hstdm_clkgen_1200_rx_bank38_block5/fifo_wrclk_out
    BUFGCE_DIV_X0Y76     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     1.818 r  hstdm_clkgen_1200_rx_bank38_block5/BASE4.rxclkdiv4_bufg/O
    X0Y19 (CLOCK_ROOT)   net (fo=347, routed)         0.507     2.325    hstdm_trainer_5/rxclkdiv4
    SLICE_X10Y1169       FDCE                                         r  hstdm_trainer_5/tdata[19]/C
                         clock pessimism             -0.642     1.683    
    SLICE_X10Y1169       FDCE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     1.730    hstdm_trainer_5/tdata[19]
  -------------------------------------------------------------------
                         required time                         -1.730    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 hstdm_trainer_5/idelay_first[3]/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank38_block5_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            hstdm_trainer_5/tdata[19]/D
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank38_block5_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             hstdm_rxclk_1200_bank38_block5_div4
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (hstdm_rxclk_1200_bank38_block5_div4 rise@0.000ns - hstdm_rxclk_1200_bank38_block5_div4 rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.070ns (37.838%)  route 0.115ns (62.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.822ns
    Source Clock Delay      (SCD):    2.567ns
    Clock Pessimism Removal (CPR):    1.165ns
  Clock Net Delay (Source):      0.761ns (routing 0.009ns, distribution 0.752ns)
  Clock Net Delay (Destination): 0.876ns (routing 0.010ns, distribution 0.866ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank38_block5_div4 rise edge)
                                                      0.000     0.000 r  
    N44                                               0.000     0.000 f  pin_N44 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_N44/I
    HPIOBDIFFINBUF_X0Y468
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.482     0.482 f  ibufds_pin_N44/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.522    ibufds_pin_N44/OUT
    N44                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.522 f  ibufds_pin_N44/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.524    hstdm_clkgen_1200_rx_bank38_block5/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     0.549 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     0.552    hstdm_bitslice_ctrl_bank38/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y156
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     0.806 r  hstdm_bitslice_ctrl_bank38/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     0.812    hstdm_clkgen_1200_rx_bank38_block5/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     1.195 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.480     1.675    hstdm_clkgen_1200_rx_bank38_block5/fifo_wrclk_out
    BUFGCE_DIV_X0Y76     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     1.806 r  hstdm_clkgen_1200_rx_bank38_block5/BASE4.rxclkdiv4_bufg/O
    X0Y19 (CLOCK_ROOT)   net (fo=347, routed)         0.761     2.567    hstdm_trainer_5/rxclkdiv4
    SLICE_X10Y1170       FDCE                                         r  hstdm_trainer_5/idelay_first[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y1170       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.070     2.637 r  hstdm_trainer_5/idelay_first[3]/Q
                         net (fo=5, routed)           0.115     2.752    hstdm_trainer_5/idelay_first[3]
    SLICE_X10Y1169       FDCE                                         r  hstdm_trainer_5/tdata[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank38_block5_div4 rise edge)
                                                      0.000     0.000 f  
    N44                                               0.000     0.000 f  pin_N44 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_N44/I
    HPIOBDIFFINBUF_X0Y468
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.567     0.567 f  ibufds_pin_N44/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.617    ibufds_pin_N44/OUT
    N44                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.617 f  ibufds_pin_N44/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.003     0.620    hstdm_clkgen_1200_rx_bank38_block5/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.670 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.676    hstdm_bitslice_ctrl_bank38/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y156
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.398 r  hstdm_bitslice_ctrl_bank38/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.411    hstdm_clkgen_1200_rx_bank38_block5/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     2.201 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.594     2.795    hstdm_clkgen_1200_rx_bank38_block5/fifo_wrclk_out
    BUFGCE_DIV_X0Y76     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     2.946 r  hstdm_clkgen_1200_rx_bank38_block5/BASE4.rxclkdiv4_bufg/O
    X0Y19 (CLOCK_ROOT)   net (fo=347, routed)         0.876     3.822    hstdm_trainer_5/rxclkdiv4
    SLICE_X10Y1169       FDCE                                         r  hstdm_trainer_5/tdata[19]/C
                         clock pessimism             -1.165     2.657    
    SLICE_X10Y1169       FDCE (Hold_CFF2_SLICEL_C_D)
                                                      0.055     2.712    hstdm_trainer_5/tdata[19]
  -------------------------------------------------------------------
                         required time                         -2.712    
                         arrival time                           2.752    
  -------------------------------------------------------------------
                         slack                                  0.040    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hstdm_rxclk_1200_bank38_block5_div4
Waveform(ns):       { 0.000 3.334 }
Period(ns):         6.668
Sources:            { hstdm_clkgen_1200_rx_bank38_block5/BASE4.rxclkdiv4_bufg/O }

Check Type        Corner  Lib Pin          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location                Pin
Min Period        n/a     RX_BITSLICE/CLK  n/a            3.195         6.668       3.473      BITSLICE_RX_TX_X0Y1018  cpm_rcv_HSTDM_4_FB1_A4_C_0/rx_core.bitslice_rx_data/CLK
Min Period        n/a     RX_BITSLICE/CLK  n/a            3.195         6.668       3.473      BITSLICE_RX_TX_X0Y1019  cpm_rcv_HSTDM_4_FB1_A4_C_1/rx_core.bitslice_rx_data/CLK
Min Period        n/a     RX_BITSLICE/CLK  n/a            3.195         6.668       3.473      BITSLICE_RX_TX_X0Y1016  cpm_rcv_HSTDM_4_FB1_A4_D_2/rx_core.bitslice_rx_data/CLK
Low Pulse Width   Slow    RX_BITSLICE/CLK  n/a            1.438         3.334       1.896      BITSLICE_RX_TX_X0Y1018  cpm_rcv_HSTDM_4_FB1_A4_C_0/rx_core.bitslice_rx_data/CLK
Low Pulse Width   Fast    RX_BITSLICE/CLK  n/a            1.438         3.334       1.896      BITSLICE_RX_TX_X0Y1018  cpm_rcv_HSTDM_4_FB1_A4_C_0/rx_core.bitslice_rx_data/CLK
Low Pulse Width   Slow    RX_BITSLICE/CLK  n/a            1.438         3.334       1.896      BITSLICE_RX_TX_X0Y1019  cpm_rcv_HSTDM_4_FB1_A4_C_1/rx_core.bitslice_rx_data/CLK
High Pulse Width  Slow    RX_BITSLICE/CLK  n/a            1.438         3.334       1.896      BITSLICE_RX_TX_X0Y1018  cpm_rcv_HSTDM_4_FB1_A4_C_0/rx_core.bitslice_rx_data/CLK
High Pulse Width  Fast    RX_BITSLICE/CLK  n/a            1.438         3.334       1.896      BITSLICE_RX_TX_X0Y1018  cpm_rcv_HSTDM_4_FB1_A4_C_0/rx_core.bitslice_rx_data/CLK
High Pulse Width  Slow    RX_BITSLICE/CLK  n/a            1.438         3.334       1.896      BITSLICE_RX_TX_X0Y1019  cpm_rcv_HSTDM_4_FB1_A4_C_1/rx_core.bitslice_rx_data/CLK



---------------------------------------------------------------------------------------------------
From Clock:  hstdm_rxclk_1200_bank60_block7
  To Clock:  hstdm_rxclk_1200_bank60_block7

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.495ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hstdm_rxclk_1200_bank60_block7
Waveform(ns):       { 0.000 0.833 }
Period(ns):         1.667
Sources:            { pin_BN16 }

Check Type        Corner  Lib Pin                         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location              Pin
Min Period        n/a     RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.750         1.667       0.917      BITSLICE_RX_TX_X1Y78  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/RX_BIT_CTRL_IN[20]
Low Pulse Width   Slow    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.338         0.833       0.495      BITSLICE_RX_TX_X1Y78  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/RX_BIT_CTRL_IN[20]
Low Pulse Width   Fast    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.338         0.833       0.495      BITSLICE_RX_TX_X1Y78  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/RX_BIT_CTRL_IN[20]
Low Pulse Width   Slow    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.338         0.834       0.496      BITSLICE_RX_TX_X1Y78  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/RX_BIT_CTRL_IN[20]
High Pulse Width  Slow    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.338         0.833       0.495      BITSLICE_RX_TX_X1Y78  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/RX_BIT_CTRL_IN[20]
High Pulse Width  Fast    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.338         0.833       0.495      BITSLICE_RX_TX_X1Y78  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/RX_BIT_CTRL_IN[20]
High Pulse Width  Slow    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.338         0.834       0.496      BITSLICE_RX_TX_X1Y78  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/RX_BIT_CTRL_IN[20]



---------------------------------------------------------------------------------------------------
From Clock:  hstdm_rxclk_1200_bank60_block7_div2
  To Clock:  hstdm_rxclk_1200_bank60_block7_div2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.890ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 cpm_rcv_HSTDM_4_FB1_B2_A_0/data_to_decoder[3]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank60_block7_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_B2_A_0/training_bit_pattern_decoder.BIT[3].descrambler.out/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank60_block7_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Path Group:             hstdm_rxclk_1200_bank60_block7_div2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (hstdm_rxclk_1200_bank60_block7_div2 rise@0.000ns - hstdm_rxclk_1200_bank60_block7_div2 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.097ns (46.860%)  route 0.110ns (53.140%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.725ns
    Source Clock Delay      (SCD):    2.461ns
    Clock Pessimism Removal (CPR):    1.146ns
  Clock Net Delay (Source):      0.727ns (routing 0.001ns, distribution 0.726ns)
  Clock Net Delay (Destination): 0.865ns (routing 0.001ns, distribution 0.864ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank60_block7_div2 rise edge)
                                                      0.000     0.000 r  
    BN16                                              0.000     0.000 f  pin_BN16 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_BN16/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.518     0.518 f  ibufds_pin_BN16/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.558    ibufds_pin_BN16/OUT
    BN16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.558 f  ibufds_pin_BN16/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.560    hstdm_clkgen_1200_rx_bank60_block7/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     0.585 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     0.588    hstdm_bitslice_ctrl_bank60/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X1Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     0.842 r  hstdm_bitslice_ctrl_bank60/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     0.848    hstdm_clkgen_1200_rx_bank60_block7/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     1.231 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.479     1.710    hstdm_clkgen_1200_rx_bank60_block7/fifo_wrclk_out
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.734 r  hstdm_clkgen_1200_rx_bank60_block7/BASE4.rxclkdiv2_bufg/O
    X7Y1 (CLOCK_ROOT)    net (fo=128, routed)         0.727     2.461    cpm_rcv_HSTDM_4_FB1_B2_A_0/rxclkdiv2
    SLICE_X353Y91        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_B2_A_0/data_to_decoder[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X353Y91        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.069     2.530 r  cpm_rcv_HSTDM_4_FB1_B2_A_0/data_to_decoder[3]/Q
                         net (fo=4, routed)           0.082     2.612    cpm_rcv_HSTDM_4_FB1_B2_A_0/data_to_decoder[3]
    SLICE_X353Y89        LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.028     2.640 r  cpm_rcv_HSTDM_4_FB1_B2_A_0/training_bit_pattern_decoder.BIT[3].descrambler.out_2/O
                         net (fo=1, routed)           0.028     2.668    cpm_rcv_HSTDM_4_FB1_B2_A_0/training_bit_pattern_decoder.BIT[3].descrambler.out_2
    SLICE_X353Y89        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_B2_A_0/training_bit_pattern_decoder.BIT[3].descrambler.out/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank60_block7_div2 rise edge)
                                                      0.000     0.000 f  
    BN16                                              0.000     0.000 f  pin_BN16 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_BN16/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.604     0.604 f  ibufds_pin_BN16/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.654    ibufds_pin_BN16/OUT
    BN16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.654 f  ibufds_pin_BN16/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.003     0.657    hstdm_clkgen_1200_rx_bank60_block7/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.707 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.713    hstdm_bitslice_ctrl_bank60/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X1Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.435 r  hstdm_bitslice_ctrl_bank60/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.448    hstdm_clkgen_1200_rx_bank60_block7/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     2.238 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.594     2.832    hstdm_clkgen_1200_rx_bank60_block7/fifo_wrclk_out
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.860 r  hstdm_clkgen_1200_rx_bank60_block7/BASE4.rxclkdiv2_bufg/O
    X7Y1 (CLOCK_ROOT)    net (fo=128, routed)         0.865     3.725    cpm_rcv_HSTDM_4_FB1_B2_A_0/rxclkdiv2
    SLICE_X353Y89        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_B2_A_0/training_bit_pattern_decoder.BIT[3].descrambler.out/C
                         clock pessimism             -1.146     2.579    
    SLICE_X353Y89        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.053     2.632    cpm_rcv_HSTDM_4_FB1_B2_A_0/training_bit_pattern_decoder.BIT[3].descrambler.out
  -------------------------------------------------------------------
                         required time                         -2.632    
                         arrival time                           2.668    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 cpm_rcv_HSTDM_4_FB1_B2_A_0/data_to_decoder[3]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank60_block7_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_B2_A_0/training_bit_pattern_decoder.BIT[3].descrambler.out/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank60_block7_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Path Group:             hstdm_rxclk_1200_bank60_block7_div2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (hstdm_rxclk_1200_bank60_block7_div2 rise@0.000ns - hstdm_rxclk_1200_bank60_block7_div2 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.097ns (46.860%)  route 0.110ns (53.140%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.725ns
    Source Clock Delay      (SCD):    2.461ns
    Clock Pessimism Removal (CPR):    1.146ns
  Clock Net Delay (Source):      0.727ns (routing 0.001ns, distribution 0.726ns)
  Clock Net Delay (Destination): 0.865ns (routing 0.001ns, distribution 0.864ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank60_block7_div2 rise edge)
                                                      0.000     0.000 r  
    BN16                                              0.000     0.000 f  pin_BN16 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_BN16/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.518     0.518 f  ibufds_pin_BN16/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.558    ibufds_pin_BN16/OUT
    BN16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.558 f  ibufds_pin_BN16/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.560    hstdm_clkgen_1200_rx_bank60_block7/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     0.585 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     0.588    hstdm_bitslice_ctrl_bank60/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X1Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     0.842 r  hstdm_bitslice_ctrl_bank60/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     0.848    hstdm_clkgen_1200_rx_bank60_block7/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     1.231 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.479     1.710    hstdm_clkgen_1200_rx_bank60_block7/fifo_wrclk_out
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.734 r  hstdm_clkgen_1200_rx_bank60_block7/BASE4.rxclkdiv2_bufg/O
    X7Y1 (CLOCK_ROOT)    net (fo=128, routed)         0.727     2.461    cpm_rcv_HSTDM_4_FB1_B2_A_0/rxclkdiv2
    SLICE_X353Y91        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_B2_A_0/data_to_decoder[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X353Y91        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.069     2.530 f  cpm_rcv_HSTDM_4_FB1_B2_A_0/data_to_decoder[3]/Q
                         net (fo=4, routed)           0.082     2.612    cpm_rcv_HSTDM_4_FB1_B2_A_0/data_to_decoder[3]
    SLICE_X353Y89        LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.028     2.640 r  cpm_rcv_HSTDM_4_FB1_B2_A_0/training_bit_pattern_decoder.BIT[3].descrambler.out_2/O
                         net (fo=1, routed)           0.028     2.668    cpm_rcv_HSTDM_4_FB1_B2_A_0/training_bit_pattern_decoder.BIT[3].descrambler.out_2
    SLICE_X353Y89        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_B2_A_0/training_bit_pattern_decoder.BIT[3].descrambler.out/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank60_block7_div2 rise edge)
                                                      0.000     0.000 f  
    BN16                                              0.000     0.000 f  pin_BN16 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_BN16/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.604     0.604 f  ibufds_pin_BN16/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.654    ibufds_pin_BN16/OUT
    BN16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.654 f  ibufds_pin_BN16/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.003     0.657    hstdm_clkgen_1200_rx_bank60_block7/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.707 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.713    hstdm_bitslice_ctrl_bank60/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X1Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.435 r  hstdm_bitslice_ctrl_bank60/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.448    hstdm_clkgen_1200_rx_bank60_block7/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     2.238 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.594     2.832    hstdm_clkgen_1200_rx_bank60_block7/fifo_wrclk_out
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.860 r  hstdm_clkgen_1200_rx_bank60_block7/BASE4.rxclkdiv2_bufg/O
    X7Y1 (CLOCK_ROOT)    net (fo=128, routed)         0.865     3.725    cpm_rcv_HSTDM_4_FB1_B2_A_0/rxclkdiv2
    SLICE_X353Y89        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_B2_A_0/training_bit_pattern_decoder.BIT[3].descrambler.out/C
                         clock pessimism             -1.146     2.579    
    SLICE_X353Y89        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.053     2.632    cpm_rcv_HSTDM_4_FB1_B2_A_0/training_bit_pattern_decoder.BIT[3].descrambler.out
  -------------------------------------------------------------------
                         required time                         -2.632    
                         arrival time                           2.668    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 cpm_rcv_HSTDM_4_FB1_B2_A_0/data_to_decoder[3]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank60_block7_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_B2_A_0/training_bit_pattern_decoder.BIT[3].descrambler.out/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank60_block7_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Path Group:             hstdm_rxclk_1200_bank60_block7_div2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (hstdm_rxclk_1200_bank60_block7_div2 rise@0.000ns - hstdm_rxclk_1200_bank60_block7_div2 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.097ns (46.860%)  route 0.110ns (53.140%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.725ns
    Source Clock Delay      (SCD):    2.461ns
    Clock Pessimism Removal (CPR):    1.146ns
  Clock Net Delay (Source):      0.727ns (routing 0.001ns, distribution 0.726ns)
  Clock Net Delay (Destination): 0.865ns (routing 0.001ns, distribution 0.864ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank60_block7_div2 rise edge)
                                                      0.000     0.000 r  
    BN16                                              0.000     0.000 f  pin_BN16 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_BN16/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.518     0.518 f  ibufds_pin_BN16/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.558    ibufds_pin_BN16/OUT
    BN16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.558 f  ibufds_pin_BN16/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.560    hstdm_clkgen_1200_rx_bank60_block7/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     0.585 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     0.588    hstdm_bitslice_ctrl_bank60/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X1Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     0.842 r  hstdm_bitslice_ctrl_bank60/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     0.848    hstdm_clkgen_1200_rx_bank60_block7/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     1.231 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.479     1.710    hstdm_clkgen_1200_rx_bank60_block7/fifo_wrclk_out
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.734 r  hstdm_clkgen_1200_rx_bank60_block7/BASE4.rxclkdiv2_bufg/O
    X7Y1 (CLOCK_ROOT)    net (fo=128, routed)         0.727     2.461    cpm_rcv_HSTDM_4_FB1_B2_A_0/rxclkdiv2
    SLICE_X353Y91        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_B2_A_0/data_to_decoder[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X353Y91        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.069     2.530 r  cpm_rcv_HSTDM_4_FB1_B2_A_0/data_to_decoder[3]/Q
                         net (fo=4, routed)           0.082     2.612    cpm_rcv_HSTDM_4_FB1_B2_A_0/data_to_decoder[3]
    SLICE_X353Y89        LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.028     2.640 f  cpm_rcv_HSTDM_4_FB1_B2_A_0/training_bit_pattern_decoder.BIT[3].descrambler.out_2/O
                         net (fo=1, routed)           0.028     2.668    cpm_rcv_HSTDM_4_FB1_B2_A_0/training_bit_pattern_decoder.BIT[3].descrambler.out_2
    SLICE_X353Y89        FDRE                                         f  cpm_rcv_HSTDM_4_FB1_B2_A_0/training_bit_pattern_decoder.BIT[3].descrambler.out/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank60_block7_div2 rise edge)
                                                      0.000     0.000 f  
    BN16                                              0.000     0.000 f  pin_BN16 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_BN16/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.604     0.604 f  ibufds_pin_BN16/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.654    ibufds_pin_BN16/OUT
    BN16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.654 f  ibufds_pin_BN16/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.003     0.657    hstdm_clkgen_1200_rx_bank60_block7/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.707 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.713    hstdm_bitslice_ctrl_bank60/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X1Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.435 r  hstdm_bitslice_ctrl_bank60/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.448    hstdm_clkgen_1200_rx_bank60_block7/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     2.238 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.594     2.832    hstdm_clkgen_1200_rx_bank60_block7/fifo_wrclk_out
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.860 r  hstdm_clkgen_1200_rx_bank60_block7/BASE4.rxclkdiv2_bufg/O
    X7Y1 (CLOCK_ROOT)    net (fo=128, routed)         0.865     3.725    cpm_rcv_HSTDM_4_FB1_B2_A_0/rxclkdiv2
    SLICE_X353Y89        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_B2_A_0/training_bit_pattern_decoder.BIT[3].descrambler.out/C
                         clock pessimism             -1.146     2.579    
    SLICE_X353Y89        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.053     2.632    cpm_rcv_HSTDM_4_FB1_B2_A_0/training_bit_pattern_decoder.BIT[3].descrambler.out
  -------------------------------------------------------------------
                         required time                         -2.632    
                         arrival time                           2.668    
  -------------------------------------------------------------------
                         slack                                  0.037    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hstdm_rxclk_1200_bank60_block7_div2
Waveform(ns):       { 0.000 1.666 }
Period(ns):         3.334
Sources:            { hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/FIFO_WRCLK_OUT }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location              Pin
Min Period        n/a     RX_BITSLICE/FIFO_RD_CLK  n/a            1.724         3.334       1.610      BITSLICE_RX_TX_X1Y80  cpm_rcv_HSTDM_4_FB1_B2_A_0/rx_core.bitslice_rx_data/FIFO_RD_CLK
Min Period        n/a     RX_BITSLICE/FIFO_RD_CLK  n/a            1.724         3.334       1.610      BITSLICE_RX_TX_X1Y81  cpm_rcv_HSTDM_4_FB1_B2_A_1/rx_core.bitslice_rx_data/FIFO_RD_CLK
Min Period        n/a     BUFGCE/I                 n/a            1.499         3.334       1.835      BUFGCE_X1Y24          hstdm_clkgen_1200_rx_bank60_block7/BASE4.rxclkdiv2_bufg/I
Low Pulse Width   Slow    RX_BITSLICE/FIFO_RD_CLK  n/a            0.776         1.668       0.892      BITSLICE_RX_TX_X1Y80  cpm_rcv_HSTDM_4_FB1_B2_A_0/rx_core.bitslice_rx_data/FIFO_RD_CLK
Low Pulse Width   Fast    RX_BITSLICE/FIFO_RD_CLK  n/a            0.776         1.668       0.892      BITSLICE_RX_TX_X1Y80  cpm_rcv_HSTDM_4_FB1_B2_A_0/rx_core.bitslice_rx_data/FIFO_RD_CLK
Low Pulse Width   Slow    RX_BITSLICE/FIFO_RD_CLK  n/a            0.776         1.668       0.892      BITSLICE_RX_TX_X1Y81  cpm_rcv_HSTDM_4_FB1_B2_A_1/rx_core.bitslice_rx_data/FIFO_RD_CLK
High Pulse Width  Slow    RX_BITSLICE/FIFO_RD_CLK  n/a            0.776         1.666       0.890      BITSLICE_RX_TX_X1Y80  cpm_rcv_HSTDM_4_FB1_B2_A_0/rx_core.bitslice_rx_data/FIFO_RD_CLK
High Pulse Width  Fast    RX_BITSLICE/FIFO_RD_CLK  n/a            0.776         1.666       0.890      BITSLICE_RX_TX_X1Y80  cpm_rcv_HSTDM_4_FB1_B2_A_0/rx_core.bitslice_rx_data/FIFO_RD_CLK
High Pulse Width  Slow    RX_BITSLICE/FIFO_RD_CLK  n/a            0.776         1.666       0.890      BITSLICE_RX_TX_X1Y81  cpm_rcv_HSTDM_4_FB1_B2_A_1/rx_core.bitslice_rx_data/FIFO_RD_CLK



---------------------------------------------------------------------------------------------------
From Clock:  hstdm_rxclk_1200_bank60_block7_div4
  To Clock:  hstdm_rxclk_1200_bank60_block7_div4

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :            0  Failing Endpoints,  Worst Slack        0.026ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.896ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 hstdm_trainer_7/data[3]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank60_block7_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            hstdm_trainer_7/data_loaded[3]/D
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank60_block7_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             hstdm_rxclk_1200_bank60_block7_div4
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (hstdm_rxclk_1200_bank60_block7_div4 rise@0.000ns - hstdm_rxclk_1200_bank60_block7_div4 rise@0.000ns)
  Data Path Delay:        0.176ns  (logic 0.071ns (40.341%)  route 0.105ns (59.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.858ns
    Source Clock Delay      (SCD):    2.598ns
    Clock Pessimism Removal (CPR):    1.164ns
  Clock Net Delay (Source):      0.756ns (routing 0.009ns, distribution 0.747ns)
  Clock Net Delay (Destination): 0.875ns (routing 0.010ns, distribution 0.865ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank60_block7_div4 rise edge)
                                                      0.000     0.000 r  
    BN16                                              0.000     0.000 f  pin_BN16 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_BN16/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.518     0.518 f  ibufds_pin_BN16/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.558    ibufds_pin_BN16/OUT
    BN16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.558 f  ibufds_pin_BN16/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.560    hstdm_clkgen_1200_rx_bank60_block7/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     0.585 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     0.588    hstdm_bitslice_ctrl_bank60/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X1Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     0.842 r  hstdm_bitslice_ctrl_bank60/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     0.848    hstdm_clkgen_1200_rx_bank60_block7/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     1.231 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.480     1.711    hstdm_clkgen_1200_rx_bank60_block7/fifo_wrclk_out
    BUFGCE_DIV_X1Y4      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     1.842 r  hstdm_clkgen_1200_rx_bank60_block7/BASE4.rxclkdiv4_bufg/O
    X7Y1 (CLOCK_ROOT)    net (fo=314, routed)         0.756     2.598    hstdm_trainer_7/rxclkdiv4
    SLICE_X356Y89        FDRE                                         r  hstdm_trainer_7/data[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X356Y89        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.071     2.669 r  hstdm_trainer_7/data[3]/Q
                         net (fo=1, routed)           0.105     2.774    hstdm_trainer_7/data[3]
    SLICE_X356Y90        FDCE                                         r  hstdm_trainer_7/data_loaded[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank60_block7_div4 rise edge)
                                                      0.000     0.000 f  
    BN16                                              0.000     0.000 f  pin_BN16 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_BN16/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.604     0.604 f  ibufds_pin_BN16/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.654    ibufds_pin_BN16/OUT
    BN16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.654 f  ibufds_pin_BN16/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.003     0.657    hstdm_clkgen_1200_rx_bank60_block7/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.707 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.713    hstdm_bitslice_ctrl_bank60/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X1Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.435 r  hstdm_bitslice_ctrl_bank60/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.448    hstdm_clkgen_1200_rx_bank60_block7/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     2.238 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.594     2.832    hstdm_clkgen_1200_rx_bank60_block7/fifo_wrclk_out
    BUFGCE_DIV_X1Y4      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     2.983 r  hstdm_clkgen_1200_rx_bank60_block7/BASE4.rxclkdiv4_bufg/O
    X7Y1 (CLOCK_ROOT)    net (fo=314, routed)         0.875     3.858    hstdm_trainer_7/rxclkdiv4
    SLICE_X356Y90        FDCE                                         r  hstdm_trainer_7/data_loaded[3]/C
                         clock pessimism             -1.164     2.694    
    SLICE_X356Y90        FDCE (Hold_FFF2_SLICEL_C_D)
                                                      0.055     2.749    hstdm_trainer_7/data_loaded[3]
  -------------------------------------------------------------------
                         required time                         -2.749    
                         arrival time                           2.774    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 hstdm_trainer_7/data[3]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank60_block7_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            hstdm_trainer_7/data_loaded[3]/D
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank60_block7_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             hstdm_rxclk_1200_bank60_block7_div4
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (hstdm_rxclk_1200_bank60_block7_div4 rise@0.000ns - hstdm_rxclk_1200_bank60_block7_div4 rise@0.000ns)
  Data Path Delay:        0.176ns  (logic 0.071ns (40.341%)  route 0.105ns (59.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.858ns
    Source Clock Delay      (SCD):    2.598ns
    Clock Pessimism Removal (CPR):    1.164ns
  Clock Net Delay (Source):      0.756ns (routing 0.009ns, distribution 0.747ns)
  Clock Net Delay (Destination): 0.875ns (routing 0.010ns, distribution 0.865ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank60_block7_div4 rise edge)
                                                      0.000     0.000 r  
    BN16                                              0.000     0.000 f  pin_BN16 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_BN16/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.518     0.518 f  ibufds_pin_BN16/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.558    ibufds_pin_BN16/OUT
    BN16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.558 f  ibufds_pin_BN16/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.560    hstdm_clkgen_1200_rx_bank60_block7/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     0.585 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     0.588    hstdm_bitslice_ctrl_bank60/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X1Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     0.842 r  hstdm_bitslice_ctrl_bank60/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     0.848    hstdm_clkgen_1200_rx_bank60_block7/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     1.231 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.480     1.711    hstdm_clkgen_1200_rx_bank60_block7/fifo_wrclk_out
    BUFGCE_DIV_X1Y4      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     1.842 r  hstdm_clkgen_1200_rx_bank60_block7/BASE4.rxclkdiv4_bufg/O
    X7Y1 (CLOCK_ROOT)    net (fo=314, routed)         0.756     2.598    hstdm_trainer_7/rxclkdiv4
    SLICE_X356Y89        FDRE                                         r  hstdm_trainer_7/data[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X356Y89        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.071     2.669 f  hstdm_trainer_7/data[3]/Q
                         net (fo=1, routed)           0.105     2.774    hstdm_trainer_7/data[3]
    SLICE_X356Y90        FDCE                                         f  hstdm_trainer_7/data_loaded[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank60_block7_div4 rise edge)
                                                      0.000     0.000 f  
    BN16                                              0.000     0.000 f  pin_BN16 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_BN16/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.604     0.604 f  ibufds_pin_BN16/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.654    ibufds_pin_BN16/OUT
    BN16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.654 f  ibufds_pin_BN16/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.003     0.657    hstdm_clkgen_1200_rx_bank60_block7/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.707 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.713    hstdm_bitslice_ctrl_bank60/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X1Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.435 r  hstdm_bitslice_ctrl_bank60/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.448    hstdm_clkgen_1200_rx_bank60_block7/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     2.238 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.594     2.832    hstdm_clkgen_1200_rx_bank60_block7/fifo_wrclk_out
    BUFGCE_DIV_X1Y4      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     2.983 r  hstdm_clkgen_1200_rx_bank60_block7/BASE4.rxclkdiv4_bufg/O
    X7Y1 (CLOCK_ROOT)    net (fo=314, routed)         0.875     3.858    hstdm_trainer_7/rxclkdiv4
    SLICE_X356Y90        FDCE                                         r  hstdm_trainer_7/data_loaded[3]/C
                         clock pessimism             -1.164     2.694    
    SLICE_X356Y90        FDCE (Hold_FFF2_SLICEL_C_D)
                                                      0.055     2.749    hstdm_trainer_7/data_loaded[3]
  -------------------------------------------------------------------
                         required time                         -2.749    
                         arrival time                           2.774    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 hstdm_trainer_7/data[3]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank60_block7_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            hstdm_trainer_7/data_loaded[3]/D
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank60_block7_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             hstdm_rxclk_1200_bank60_block7_div4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hstdm_rxclk_1200_bank60_block7_div4 rise@0.000ns - hstdm_rxclk_1200_bank60_block7_div4 rise@0.000ns)
  Data Path Delay:        0.120ns  (logic 0.040ns (33.333%)  route 0.080ns (66.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.361ns
    Source Clock Delay      (SCD):    1.673ns
    Clock Pessimism Removal (CPR):    0.643ns
  Clock Net Delay (Source):      0.449ns (routing 0.007ns, distribution 0.442ns)
  Clock Net Delay (Destination): 0.506ns (routing 0.007ns, distribution 0.499ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank60_block7_div4 rise edge)
                                                      0.000     0.000 r  
    BN16                                              0.000     0.000 f  pin_BN16 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_BN16/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.355     0.355 f  ibufds_pin_BN16/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.395    ibufds_pin_BN16/OUT
    BN16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.395 f  ibufds_pin_BN16/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.397    hstdm_clkgen_1200_rx_bank60_block7/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.022     0.419 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     0.422    hstdm_bitslice_ctrl_bank60/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X1Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.208     0.630 r  hstdm_bitslice_ctrl_bank60/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     0.636    hstdm_clkgen_1200_rx_bank60_block7/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.162     0.798 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.337     1.135    hstdm_clkgen_1200_rx_bank60_block7/fifo_wrclk_out
    BUFGCE_DIV_X1Y4      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.224 r  hstdm_clkgen_1200_rx_bank60_block7/BASE4.rxclkdiv4_bufg/O
    X7Y1 (CLOCK_ROOT)    net (fo=314, routed)         0.449     1.673    hstdm_trainer_7/rxclkdiv4
    SLICE_X356Y89        FDRE                                         r  hstdm_trainer_7/data[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X356Y89        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     1.713 r  hstdm_trainer_7/data[3]/Q
                         net (fo=1, routed)           0.080     1.793    hstdm_trainer_7/data[3]
    SLICE_X356Y90        FDCE                                         r  hstdm_trainer_7/data_loaded[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank60_block7_div4 rise edge)
                                                      0.000     0.000 f  
    BN16                                              0.000     0.000 f  pin_BN16 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_BN16/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.451     0.451 f  ibufds_pin_BN16/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.501    ibufds_pin_BN16/OUT
    BN16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.501 f  ibufds_pin_BN16/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.503    hstdm_clkgen_1200_rx_bank60_block7/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.037     0.540 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.005     0.545    hstdm_bitslice_ctrl_bank60/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X1Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.482     1.027 r  hstdm_bitslice_ctrl_bank60/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.011     1.038    hstdm_clkgen_1200_rx_bank60_block7/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.310     1.348 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.407     1.755    hstdm_clkgen_1200_rx_bank60_block7/fifo_wrclk_out
    BUFGCE_DIV_X1Y4      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     1.855 r  hstdm_clkgen_1200_rx_bank60_block7/BASE4.rxclkdiv4_bufg/O
    X7Y1 (CLOCK_ROOT)    net (fo=314, routed)         0.506     2.361    hstdm_trainer_7/rxclkdiv4
    SLICE_X356Y90        FDCE                                         r  hstdm_trainer_7/data_loaded[3]/C
                         clock pessimism             -0.643     1.719    
    SLICE_X356Y90        FDCE (Hold_FFF2_SLICEL_C_D)
                                                      0.047     1.766    hstdm_trainer_7/data_loaded[3]
  -------------------------------------------------------------------
                         required time                         -1.766    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.028    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hstdm_rxclk_1200_bank60_block7_div4
Waveform(ns):       { 0.000 3.334 }
Period(ns):         6.668
Sources:            { hstdm_clkgen_1200_rx_bank60_block7/BASE4.rxclkdiv4_bufg/O }

Check Type        Corner  Lib Pin          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location              Pin
Min Period        n/a     RX_BITSLICE/CLK  n/a            3.195         6.668       3.473      BITSLICE_RX_TX_X1Y80  cpm_rcv_HSTDM_4_FB1_B2_A_0/rx_core.bitslice_rx_data/CLK
Min Period        n/a     RX_BITSLICE/CLK  n/a            3.195         6.668       3.473      BITSLICE_RX_TX_X1Y81  cpm_rcv_HSTDM_4_FB1_B2_A_1/rx_core.bitslice_rx_data/CLK
Min Period        n/a     FDCE/C           n/a            0.550         6.668       6.118      SLICE_X354Y90         cpm_rcv_HSTDM_4_FB1_B2_A_0/rx_core.idelay_load_delay.REG.ASYNC.out/C
Low Pulse Width   Slow    RX_BITSLICE/CLK  n/a            1.438         3.334       1.896      BITSLICE_RX_TX_X1Y80  cpm_rcv_HSTDM_4_FB1_B2_A_0/rx_core.bitslice_rx_data/CLK
Low Pulse Width   Fast    RX_BITSLICE/CLK  n/a            1.438         3.334       1.896      BITSLICE_RX_TX_X1Y80  cpm_rcv_HSTDM_4_FB1_B2_A_0/rx_core.bitslice_rx_data/CLK
Low Pulse Width   Slow    RX_BITSLICE/CLK  n/a            1.438         3.334       1.896      BITSLICE_RX_TX_X1Y81  cpm_rcv_HSTDM_4_FB1_B2_A_1/rx_core.bitslice_rx_data/CLK
High Pulse Width  Slow    RX_BITSLICE/CLK  n/a            1.438         3.334       1.896      BITSLICE_RX_TX_X1Y80  cpm_rcv_HSTDM_4_FB1_B2_A_0/rx_core.bitslice_rx_data/CLK
High Pulse Width  Fast    RX_BITSLICE/CLK  n/a            1.438         3.334       1.896      BITSLICE_RX_TX_X1Y80  cpm_rcv_HSTDM_4_FB1_B2_A_0/rx_core.bitslice_rx_data/CLK
High Pulse Width  Slow    RX_BITSLICE/CLK  n/a            1.438         3.334       1.896      BITSLICE_RX_TX_X1Y81  cpm_rcv_HSTDM_4_FB1_B2_A_1/rx_core.bitslice_rx_data/CLK



---------------------------------------------------------------------------------------------------
From Clock:  hstdm_rxclk_1200_bank69_block1
  To Clock:  hstdm_rxclk_1200_bank69_block1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.495ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hstdm_rxclk_1200_bank69_block1
Waveform(ns):       { 0.000 0.833 }
Period(ns):         1.667
Sources:            { pin_F34 }

Check Type        Corner  Lib Pin                         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.750         1.667       0.917      BITSLICE_RX_TX_X1Y552  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/RX_BIT_CTRL_IN[20]
Low Pulse Width   Slow    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.338         0.833       0.495      BITSLICE_RX_TX_X1Y552  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/RX_BIT_CTRL_IN[20]
Low Pulse Width   Fast    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.338         0.833       0.495      BITSLICE_RX_TX_X1Y552  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/RX_BIT_CTRL_IN[20]
Low Pulse Width   Slow    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.338         0.834       0.496      BITSLICE_RX_TX_X1Y552  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/RX_BIT_CTRL_IN[20]
High Pulse Width  Slow    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.338         0.833       0.495      BITSLICE_RX_TX_X1Y552  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/RX_BIT_CTRL_IN[20]
High Pulse Width  Fast    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.338         0.833       0.495      BITSLICE_RX_TX_X1Y552  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/RX_BIT_CTRL_IN[20]
High Pulse Width  Slow    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.338         0.834       0.496      BITSLICE_RX_TX_X1Y552  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/RX_BIT_CTRL_IN[20]



---------------------------------------------------------------------------------------------------
From Clock:  hstdm_rxclk_1200_bank69_block1_div2
  To Clock:  hstdm_rxclk_1200_bank69_block1_div2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.890ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 cpm_rcv_HSTDM_4_FB1_AI1_N_18/rx_core.set_fifo.rd_en/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank69_block1_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_AI1_N_18/rx_core.bitslice_rx_data/FIFO_RD_EN
                            (rising edge-triggered cell RX_BITSLICE clocked by hstdm_rxclk_1200_bank69_block1_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Path Group:             hstdm_rxclk_1200_bank69_block1_div2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hstdm_rxclk_1200_bank69_block1_div2 rise@0.000ns - hstdm_rxclk_1200_bank69_block1_div2 rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.039ns (16.957%)  route 0.191ns (83.043%))
  Logic Levels:           0  
  Clock Path Skew:        0.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.536ns
    Source Clock Delay      (SCD):    1.716ns
    Clock Pessimism Removal (CPR):    0.659ns
  Clock Net Delay (Source):      0.422ns (routing 0.000ns, distribution 0.422ns)
  Clock Net Delay (Destination): 0.595ns (routing 0.001ns, distribution 0.594ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank69_block1_div2 rise edge)
                                                      0.000     0.000 r  
    F34                                               0.000     0.000 r  pin_F34 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_F34/I
    HPIOBDIFFINBUF_X1Y255
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.507     0.507 r  ibufds_pin_F34/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.547    ibufds_pin_F34/OUT
    F34                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.547 r  ibufds_pin_F34/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     0.547    hstdm_clkgen_1200_rx_bank69_block1/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.023     0.570 f  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     0.573    hstdm_bitslice_ctrl_bank69/RX_BIT_CTRL_IN0[209]
    BITSLICE_CONTROL_X1Y85
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.196     0.769 r  hstdm_bitslice_ctrl_bank69/NIBBLE[5].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     0.775    hstdm_clkgen_1200_rx_bank69_block1/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.165     0.940 r  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.337     1.277    hstdm_clkgen_1200_rx_bank69_block1/fifo_wrclk_out
    BUFGCE_X1Y240        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.294 r  hstdm_clkgen_1200_rx_bank69_block1/BASE4.rxclkdiv2_bufg/O
    X7Y10 (CLOCK_ROOT)   net (fo=128, routed)         0.422     1.716    cpm_rcv_HSTDM_4_FB1_AI1_N_18/rxclkdiv2
    SLICE_X352Y641       FDCE                                         r  cpm_rcv_HSTDM_4_FB1_AI1_N_18/rx_core.set_fifo.rd_en/C
  -------------------------------------------------------------------    -------------------
    SLICE_X352Y641       FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.755 r  cpm_rcv_HSTDM_4_FB1_AI1_N_18/rx_core.set_fifo.rd_en/Q
                         net (fo=2, routed)           0.191     1.946    cpm_rcv_HSTDM_4_FB1_AI1_N_18/channel_rdy_out
    BITSLICE_RX_TX_X1Y555
                         RX_BITSLICE                                  r  cpm_rcv_HSTDM_4_FB1_AI1_N_18/rx_core.bitslice_rx_data/FIFO_RD_EN
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank69_block1_div2 rise edge)
                                                      0.000     0.000 r  
    F34                                               0.000     0.000 r  pin_F34 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_F34/I
    HPIOBDIFFINBUF_X1Y255
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.600     0.600 r  ibufds_pin_F34/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.650    ibufds_pin_F34/OUT
    F34                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.650 r  ibufds_pin_F34/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.652    hstdm_clkgen_1200_rx_bank69_block1/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.040     0.692 f  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.005     0.697    hstdm_bitslice_ctrl_bank69/RX_BIT_CTRL_IN0[209]
    BITSLICE_CONTROL_X1Y85
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.484     1.181 r  hstdm_bitslice_ctrl_bank69/NIBBLE[5].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.011     1.192    hstdm_clkgen_1200_rx_bank69_block1/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.321     1.513 r  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.409     1.922    hstdm_clkgen_1200_rx_bank69_block1/fifo_wrclk_out
    BUFGCE_X1Y240        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.941 r  hstdm_clkgen_1200_rx_bank69_block1/BASE4.rxclkdiv2_bufg/O
    X7Y10 (CLOCK_ROOT)   net (fo=128, routed)         0.595     2.536    cpm_rcv_HSTDM_4_FB1_AI1_N_18/fifo_rd_clk
    BITSLICE_RX_TX_X1Y555
                         RX_BITSLICE                                  r  cpm_rcv_HSTDM_4_FB1_AI1_N_18/rx_core.bitslice_rx_data/FIFO_RD_CLK
                         clock pessimism             -0.659     1.877    
    BITSLICE_RX_TX_X1Y555
                         RX_BITSLICE (Hold_RX_BITSLICE_BITSLICE_RXTX_RX_FIFO_RD_CLK_FIFO_RD_EN)
                                                      0.032     1.909    cpm_rcv_HSTDM_4_FB1_AI1_N_18/rx_core.bitslice_rx_data
  -------------------------------------------------------------------
                         required time                         -1.909    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 cpm_rcv_HSTDM_4_FB1_AI1_N_18/rx_core.set_fifo.rd_en/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank69_block1_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_AI1_N_18/rx_core.bitslice_rx_data/FIFO_RD_EN
                            (rising edge-triggered cell RX_BITSLICE clocked by hstdm_rxclk_1200_bank69_block1_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Path Group:             hstdm_rxclk_1200_bank69_block1_div2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hstdm_rxclk_1200_bank69_block1_div2 rise@0.000ns - hstdm_rxclk_1200_bank69_block1_div2 rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.039ns (16.957%)  route 0.191ns (83.043%))
  Logic Levels:           0  
  Clock Path Skew:        0.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.536ns
    Source Clock Delay      (SCD):    1.716ns
    Clock Pessimism Removal (CPR):    0.659ns
  Clock Net Delay (Source):      0.422ns (routing 0.000ns, distribution 0.422ns)
  Clock Net Delay (Destination): 0.595ns (routing 0.001ns, distribution 0.594ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank69_block1_div2 rise edge)
                                                      0.000     0.000 r  
    F34                                               0.000     0.000 r  pin_F34 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_F34/I
    HPIOBDIFFINBUF_X1Y255
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.507     0.507 r  ibufds_pin_F34/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.547    ibufds_pin_F34/OUT
    F34                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.547 r  ibufds_pin_F34/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     0.547    hstdm_clkgen_1200_rx_bank69_block1/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.023     0.570 f  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     0.573    hstdm_bitslice_ctrl_bank69/RX_BIT_CTRL_IN0[209]
    BITSLICE_CONTROL_X1Y85
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.196     0.769 r  hstdm_bitslice_ctrl_bank69/NIBBLE[5].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     0.775    hstdm_clkgen_1200_rx_bank69_block1/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.165     0.940 r  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.337     1.277    hstdm_clkgen_1200_rx_bank69_block1/fifo_wrclk_out
    BUFGCE_X1Y240        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.294 r  hstdm_clkgen_1200_rx_bank69_block1/BASE4.rxclkdiv2_bufg/O
    X7Y10 (CLOCK_ROOT)   net (fo=128, routed)         0.422     1.716    cpm_rcv_HSTDM_4_FB1_AI1_N_18/rxclkdiv2
    SLICE_X352Y641       FDCE                                         r  cpm_rcv_HSTDM_4_FB1_AI1_N_18/rx_core.set_fifo.rd_en/C
  -------------------------------------------------------------------    -------------------
    SLICE_X352Y641       FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.755 f  cpm_rcv_HSTDM_4_FB1_AI1_N_18/rx_core.set_fifo.rd_en/Q
                         net (fo=2, routed)           0.191     1.946    cpm_rcv_HSTDM_4_FB1_AI1_N_18/channel_rdy_out
    BITSLICE_RX_TX_X1Y555
                         RX_BITSLICE                                  f  cpm_rcv_HSTDM_4_FB1_AI1_N_18/rx_core.bitslice_rx_data/FIFO_RD_EN
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank69_block1_div2 rise edge)
                                                      0.000     0.000 r  
    F34                                               0.000     0.000 r  pin_F34 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_F34/I
    HPIOBDIFFINBUF_X1Y255
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.600     0.600 r  ibufds_pin_F34/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.650    ibufds_pin_F34/OUT
    F34                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.650 r  ibufds_pin_F34/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.652    hstdm_clkgen_1200_rx_bank69_block1/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.040     0.692 f  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.005     0.697    hstdm_bitslice_ctrl_bank69/RX_BIT_CTRL_IN0[209]
    BITSLICE_CONTROL_X1Y85
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.484     1.181 r  hstdm_bitslice_ctrl_bank69/NIBBLE[5].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.011     1.192    hstdm_clkgen_1200_rx_bank69_block1/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.321     1.513 r  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.409     1.922    hstdm_clkgen_1200_rx_bank69_block1/fifo_wrclk_out
    BUFGCE_X1Y240        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.941 r  hstdm_clkgen_1200_rx_bank69_block1/BASE4.rxclkdiv2_bufg/O
    X7Y10 (CLOCK_ROOT)   net (fo=128, routed)         0.595     2.536    cpm_rcv_HSTDM_4_FB1_AI1_N_18/fifo_rd_clk
    BITSLICE_RX_TX_X1Y555
                         RX_BITSLICE                                  r  cpm_rcv_HSTDM_4_FB1_AI1_N_18/rx_core.bitslice_rx_data/FIFO_RD_CLK
                         clock pessimism             -0.659     1.877    
    BITSLICE_RX_TX_X1Y555
                         RX_BITSLICE (Hold_RX_BITSLICE_BITSLICE_RXTX_RX_FIFO_RD_CLK_FIFO_RD_EN)
                                                      0.032     1.909    cpm_rcv_HSTDM_4_FB1_AI1_N_18/rx_core.bitslice_rx_data
  -------------------------------------------------------------------
                         required time                         -1.909    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 cpm_rcv_HSTDM_4_FB1_AI1_N_18/bitslip_reset_local/C
                            (rising edge-triggered cell FDSE clocked by hstdm_rxclk_1200_bank69_block1_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_AI1_N_18/rx_core.XiPhy_Bitslip.position[1]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank69_block1_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Path Group:             hstdm_rxclk_1200_bank69_block1_div2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hstdm_rxclk_1200_bank69_block1_div2 rise@0.000ns - hstdm_rxclk_1200_bank69_block1_div2 rise@0.000ns)
  Data Path Delay:        0.116ns  (logic 0.059ns (50.862%)  route 0.057ns (49.138%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.441ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.688ns
  Clock Net Delay (Source):      0.427ns (routing 0.000ns, distribution 0.427ns)
  Clock Net Delay (Destination): 0.500ns (routing 0.001ns, distribution 0.499ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank69_block1_div2 rise edge)
                                                      0.000     0.000 r  
    F34                                               0.000     0.000 r  pin_F34 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_F34/I
    HPIOBDIFFINBUF_X1Y255
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.507     0.507 r  ibufds_pin_F34/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.547    ibufds_pin_F34/OUT
    F34                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.547 r  ibufds_pin_F34/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     0.547    hstdm_clkgen_1200_rx_bank69_block1/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.023     0.570 f  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     0.573    hstdm_bitslice_ctrl_bank69/RX_BIT_CTRL_IN0[209]
    BITSLICE_CONTROL_X1Y85
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.196     0.769 r  hstdm_bitslice_ctrl_bank69/NIBBLE[5].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     0.775    hstdm_clkgen_1200_rx_bank69_block1/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.165     0.940 r  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.337     1.277    hstdm_clkgen_1200_rx_bank69_block1/fifo_wrclk_out
    BUFGCE_X1Y240        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.294 r  hstdm_clkgen_1200_rx_bank69_block1/BASE4.rxclkdiv2_bufg/O
    X7Y10 (CLOCK_ROOT)   net (fo=128, routed)         0.427     1.721    cpm_rcv_HSTDM_4_FB1_AI1_N_18/rxclkdiv2
    SLICE_X353Y641       FDSE                                         r  cpm_rcv_HSTDM_4_FB1_AI1_N_18/bitslip_reset_local/C
  -------------------------------------------------------------------    -------------------
    SLICE_X353Y641       FDSE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.760 f  cpm_rcv_HSTDM_4_FB1_AI1_N_18/bitslip_reset_local/Q
                         net (fo=2, routed)           0.051     1.811    cpm_rcv_HSTDM_4_FB1_AI1_N_18/bitslip_reset_local
    SLICE_X353Y640       LUT4 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.020     1.831 r  cpm_rcv_HSTDM_4_FB1_AI1_N_18/rx_core.XiPhy_Bitslip.position_5_iv_i_0_e[1]/O
                         net (fo=1, routed)           0.006     1.837    cpm_rcv_HSTDM_4_FB1_AI1_N_18/rx_core.XiPhy_Bitslip.position_5_iv_i_0_e[1]
    SLICE_X353Y640       FDRE                                         r  cpm_rcv_HSTDM_4_FB1_AI1_N_18/rx_core.XiPhy_Bitslip.position[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank69_block1_div2 rise edge)
                                                      0.000     0.000 r  
    F34                                               0.000     0.000 r  pin_F34 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_F34/I
    HPIOBDIFFINBUF_X1Y255
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.600     0.600 r  ibufds_pin_F34/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.650    ibufds_pin_F34/OUT
    F34                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.650 r  ibufds_pin_F34/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.652    hstdm_clkgen_1200_rx_bank69_block1/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.040     0.692 f  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.005     0.697    hstdm_bitslice_ctrl_bank69/RX_BIT_CTRL_IN0[209]
    BITSLICE_CONTROL_X1Y85
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.484     1.181 r  hstdm_bitslice_ctrl_bank69/NIBBLE[5].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.011     1.192    hstdm_clkgen_1200_rx_bank69_block1/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.321     1.513 r  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.409     1.922    hstdm_clkgen_1200_rx_bank69_block1/fifo_wrclk_out
    BUFGCE_X1Y240        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.941 r  hstdm_clkgen_1200_rx_bank69_block1/BASE4.rxclkdiv2_bufg/O
    X7Y10 (CLOCK_ROOT)   net (fo=128, routed)         0.500     2.441    cpm_rcv_HSTDM_4_FB1_AI1_N_18/rxclkdiv2
    SLICE_X353Y640       FDRE                                         r  cpm_rcv_HSTDM_4_FB1_AI1_N_18/rx_core.XiPhy_Bitslip.position[1]/C
                         clock pessimism             -0.688     1.753    
    SLICE_X353Y640       FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     1.800    cpm_rcv_HSTDM_4_FB1_AI1_N_18/rx_core.XiPhy_Bitslip.position[1]
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.038    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hstdm_rxclk_1200_bank69_block1_div2
Waveform(ns):       { 0.000 1.666 }
Period(ns):         3.334
Sources:            { hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/FIFO_WRCLK_OUT }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     RX_BITSLICE/FIFO_RD_CLK  n/a            1.724         3.334       1.610      BITSLICE_RX_TX_X1Y555  cpm_rcv_HSTDM_4_FB1_AI1_N_18/rx_core.bitslice_rx_data/FIFO_RD_CLK
Min Period        n/a     RX_BITSLICE/FIFO_RD_CLK  n/a            1.724         3.334       1.610      BITSLICE_RX_TX_X1Y554  cpm_rcv_HSTDM_4_FB1_AI1_P_18/rx_core.bitslice_rx_data/FIFO_RD_CLK
Min Period        n/a     BUFGCE/I                 n/a            1.499         3.334       1.835      BUFGCE_X1Y240          hstdm_clkgen_1200_rx_bank69_block1/BASE4.rxclkdiv2_bufg/I
Low Pulse Width   Slow    RX_BITSLICE/FIFO_RD_CLK  n/a            0.776         1.668       0.892      BITSLICE_RX_TX_X1Y555  cpm_rcv_HSTDM_4_FB1_AI1_N_18/rx_core.bitslice_rx_data/FIFO_RD_CLK
Low Pulse Width   Fast    RX_BITSLICE/FIFO_RD_CLK  n/a            0.776         1.668       0.892      BITSLICE_RX_TX_X1Y555  cpm_rcv_HSTDM_4_FB1_AI1_N_18/rx_core.bitslice_rx_data/FIFO_RD_CLK
Low Pulse Width   Slow    RX_BITSLICE/FIFO_RD_CLK  n/a            0.776         1.668       0.892      BITSLICE_RX_TX_X1Y554  cpm_rcv_HSTDM_4_FB1_AI1_P_18/rx_core.bitslice_rx_data/FIFO_RD_CLK
High Pulse Width  Slow    RX_BITSLICE/FIFO_RD_CLK  n/a            0.776         1.666       0.890      BITSLICE_RX_TX_X1Y555  cpm_rcv_HSTDM_4_FB1_AI1_N_18/rx_core.bitslice_rx_data/FIFO_RD_CLK
High Pulse Width  Fast    RX_BITSLICE/FIFO_RD_CLK  n/a            0.776         1.666       0.890      BITSLICE_RX_TX_X1Y555  cpm_rcv_HSTDM_4_FB1_AI1_N_18/rx_core.bitslice_rx_data/FIFO_RD_CLK
High Pulse Width  Slow    RX_BITSLICE/FIFO_RD_CLK  n/a            0.776         1.666       0.890      BITSLICE_RX_TX_X1Y554  cpm_rcv_HSTDM_4_FB1_AI1_P_18/rx_core.bitslice_rx_data/FIFO_RD_CLK



---------------------------------------------------------------------------------------------------
From Clock:  hstdm_rxclk_1200_bank69_block1_div4
  To Clock:  hstdm_rxclk_1200_bank69_block1_div4

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.896ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 hstdm_trainer_1/current_idelay_cnt_plus_one[8]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank69_block1_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            hstdm_trainer_1/idelay_target[7]/D
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank69_block1_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             hstdm_rxclk_1200_bank69_block1_div4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hstdm_rxclk_1200_bank69_block1_div4 rise@0.000ns - hstdm_rxclk_1200_bank69_block1_div4 rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.054ns (35.294%)  route 0.099ns (64.706%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.540ns
    Source Clock Delay      (SCD):    1.811ns
    Clock Pessimism Removal (CPR):    0.665ns
  Clock Net Delay (Source):      0.445ns (routing 0.007ns, distribution 0.438ns)
  Clock Net Delay (Destination): 0.520ns (routing 0.007ns, distribution 0.513ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank69_block1_div4 rise edge)
                                                      0.000     0.000 r  
    F34                                               0.000     0.000 r  pin_F34 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_F34/I
    HPIOBDIFFINBUF_X1Y255
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.507     0.507 r  ibufds_pin_F34/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.547    ibufds_pin_F34/OUT
    F34                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.547 r  ibufds_pin_F34/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     0.547    hstdm_clkgen_1200_rx_bank69_block1/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.023     0.570 f  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     0.573    hstdm_bitslice_ctrl_bank69/RX_BIT_CTRL_IN0[209]
    BITSLICE_CONTROL_X1Y85
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.196     0.769 r  hstdm_bitslice_ctrl_bank69/NIBBLE[5].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     0.775    hstdm_clkgen_1200_rx_bank69_block1/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.165     0.940 r  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.337     1.277    hstdm_clkgen_1200_rx_bank69_block1/fifo_wrclk_out
    BUFGCE_DIV_X1Y40     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.366 r  hstdm_clkgen_1200_rx_bank69_block1/BASE4.rxclkdiv4_bufg/O
    X7Y10 (CLOCK_ROOT)   net (fo=314, routed)         0.445     1.811    hstdm_trainer_1/rxclkdiv4
    SLICE_X352Y648       FDRE                                         r  hstdm_trainer_1/current_idelay_cnt_plus_one[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X352Y648       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.850 r  hstdm_trainer_1/current_idelay_cnt_plus_one[8]/Q
                         net (fo=13, routed)          0.084     1.934    hstdm_trainer_1/current_idelay_cnt_plus_one[8]
    SLICE_X353Y650       LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.015     1.949 r  hstdm_trainer_1/next_idelay_target[7]/O
                         net (fo=1, routed)           0.015     1.964    hstdm_trainer_1/next_idelay_target[7]
    SLICE_X353Y650       FDCE                                         r  hstdm_trainer_1/idelay_target[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank69_block1_div4 rise edge)
                                                      0.000     0.000 r  
    F34                                               0.000     0.000 r  pin_F34 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_F34/I
    HPIOBDIFFINBUF_X1Y255
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.600     0.600 r  ibufds_pin_F34/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.650    ibufds_pin_F34/OUT
    F34                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.650 r  ibufds_pin_F34/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.652    hstdm_clkgen_1200_rx_bank69_block1/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.040     0.692 f  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.005     0.697    hstdm_bitslice_ctrl_bank69/RX_BIT_CTRL_IN0[209]
    BITSLICE_CONTROL_X1Y85
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.484     1.181 r  hstdm_bitslice_ctrl_bank69/NIBBLE[5].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.011     1.192    hstdm_clkgen_1200_rx_bank69_block1/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.321     1.513 r  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.407     1.920    hstdm_clkgen_1200_rx_bank69_block1/fifo_wrclk_out
    BUFGCE_DIV_X1Y40     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     2.020 r  hstdm_clkgen_1200_rx_bank69_block1/BASE4.rxclkdiv4_bufg/O
    X7Y10 (CLOCK_ROOT)   net (fo=314, routed)         0.520     2.540    hstdm_trainer_1/rxclkdiv4
    SLICE_X353Y650       FDCE                                         r  hstdm_trainer_1/idelay_target[7]/C
                         clock pessimism             -0.665     1.875    
    SLICE_X353Y650       FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.046     1.921    hstdm_trainer_1/idelay_target[7]
  -------------------------------------------------------------------
                         required time                         -1.921    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 hstdm_trainer_1/current_idelay_cnt_plus_one[8]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank69_block1_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            hstdm_trainer_1/idelay_target[7]/D
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank69_block1_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             hstdm_rxclk_1200_bank69_block1_div4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hstdm_rxclk_1200_bank69_block1_div4 rise@0.000ns - hstdm_rxclk_1200_bank69_block1_div4 rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.054ns (35.294%)  route 0.099ns (64.706%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.540ns
    Source Clock Delay      (SCD):    1.811ns
    Clock Pessimism Removal (CPR):    0.665ns
  Clock Net Delay (Source):      0.445ns (routing 0.007ns, distribution 0.438ns)
  Clock Net Delay (Destination): 0.520ns (routing 0.007ns, distribution 0.513ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank69_block1_div4 rise edge)
                                                      0.000     0.000 r  
    F34                                               0.000     0.000 r  pin_F34 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_F34/I
    HPIOBDIFFINBUF_X1Y255
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.507     0.507 r  ibufds_pin_F34/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.547    ibufds_pin_F34/OUT
    F34                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.547 r  ibufds_pin_F34/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     0.547    hstdm_clkgen_1200_rx_bank69_block1/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.023     0.570 f  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     0.573    hstdm_bitslice_ctrl_bank69/RX_BIT_CTRL_IN0[209]
    BITSLICE_CONTROL_X1Y85
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.196     0.769 r  hstdm_bitslice_ctrl_bank69/NIBBLE[5].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     0.775    hstdm_clkgen_1200_rx_bank69_block1/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.165     0.940 r  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.337     1.277    hstdm_clkgen_1200_rx_bank69_block1/fifo_wrclk_out
    BUFGCE_DIV_X1Y40     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.366 r  hstdm_clkgen_1200_rx_bank69_block1/BASE4.rxclkdiv4_bufg/O
    X7Y10 (CLOCK_ROOT)   net (fo=314, routed)         0.445     1.811    hstdm_trainer_1/rxclkdiv4
    SLICE_X352Y648       FDRE                                         r  hstdm_trainer_1/current_idelay_cnt_plus_one[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X352Y648       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.850 f  hstdm_trainer_1/current_idelay_cnt_plus_one[8]/Q
                         net (fo=13, routed)          0.084     1.934    hstdm_trainer_1/current_idelay_cnt_plus_one[8]
    SLICE_X353Y650       LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.015     1.949 r  hstdm_trainer_1/next_idelay_target[7]/O
                         net (fo=1, routed)           0.015     1.964    hstdm_trainer_1/next_idelay_target[7]
    SLICE_X353Y650       FDCE                                         r  hstdm_trainer_1/idelay_target[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank69_block1_div4 rise edge)
                                                      0.000     0.000 r  
    F34                                               0.000     0.000 r  pin_F34 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_F34/I
    HPIOBDIFFINBUF_X1Y255
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.600     0.600 r  ibufds_pin_F34/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.650    ibufds_pin_F34/OUT
    F34                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.650 r  ibufds_pin_F34/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.652    hstdm_clkgen_1200_rx_bank69_block1/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.040     0.692 f  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.005     0.697    hstdm_bitslice_ctrl_bank69/RX_BIT_CTRL_IN0[209]
    BITSLICE_CONTROL_X1Y85
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.484     1.181 r  hstdm_bitslice_ctrl_bank69/NIBBLE[5].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.011     1.192    hstdm_clkgen_1200_rx_bank69_block1/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.321     1.513 r  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.407     1.920    hstdm_clkgen_1200_rx_bank69_block1/fifo_wrclk_out
    BUFGCE_DIV_X1Y40     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     2.020 r  hstdm_clkgen_1200_rx_bank69_block1/BASE4.rxclkdiv4_bufg/O
    X7Y10 (CLOCK_ROOT)   net (fo=314, routed)         0.520     2.540    hstdm_trainer_1/rxclkdiv4
    SLICE_X353Y650       FDCE                                         r  hstdm_trainer_1/idelay_target[7]/C
                         clock pessimism             -0.665     1.875    
    SLICE_X353Y650       FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.046     1.921    hstdm_trainer_1/idelay_target[7]
  -------------------------------------------------------------------
                         required time                         -1.921    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 hstdm_trainer_1/current_idelay_cnt_plus_one[8]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank69_block1_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            hstdm_trainer_1/idelay_target[7]/D
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank69_block1_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             hstdm_rxclk_1200_bank69_block1_div4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hstdm_rxclk_1200_bank69_block1_div4 rise@0.000ns - hstdm_rxclk_1200_bank69_block1_div4 rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.054ns (35.294%)  route 0.099ns (64.706%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.540ns
    Source Clock Delay      (SCD):    1.811ns
    Clock Pessimism Removal (CPR):    0.665ns
  Clock Net Delay (Source):      0.445ns (routing 0.007ns, distribution 0.438ns)
  Clock Net Delay (Destination): 0.520ns (routing 0.007ns, distribution 0.513ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank69_block1_div4 rise edge)
                                                      0.000     0.000 r  
    F34                                               0.000     0.000 r  pin_F34 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_F34/I
    HPIOBDIFFINBUF_X1Y255
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.507     0.507 r  ibufds_pin_F34/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.547    ibufds_pin_F34/OUT
    F34                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.547 r  ibufds_pin_F34/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     0.547    hstdm_clkgen_1200_rx_bank69_block1/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.023     0.570 f  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     0.573    hstdm_bitslice_ctrl_bank69/RX_BIT_CTRL_IN0[209]
    BITSLICE_CONTROL_X1Y85
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.196     0.769 r  hstdm_bitslice_ctrl_bank69/NIBBLE[5].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     0.775    hstdm_clkgen_1200_rx_bank69_block1/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.165     0.940 r  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.337     1.277    hstdm_clkgen_1200_rx_bank69_block1/fifo_wrclk_out
    BUFGCE_DIV_X1Y40     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.366 r  hstdm_clkgen_1200_rx_bank69_block1/BASE4.rxclkdiv4_bufg/O
    X7Y10 (CLOCK_ROOT)   net (fo=314, routed)         0.445     1.811    hstdm_trainer_1/rxclkdiv4
    SLICE_X352Y648       FDRE                                         r  hstdm_trainer_1/current_idelay_cnt_plus_one[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X352Y648       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.850 r  hstdm_trainer_1/current_idelay_cnt_plus_one[8]/Q
                         net (fo=13, routed)          0.084     1.934    hstdm_trainer_1/current_idelay_cnt_plus_one[8]
    SLICE_X353Y650       LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.015     1.949 f  hstdm_trainer_1/next_idelay_target[7]/O
                         net (fo=1, routed)           0.015     1.964    hstdm_trainer_1/next_idelay_target[7]
    SLICE_X353Y650       FDCE                                         f  hstdm_trainer_1/idelay_target[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank69_block1_div4 rise edge)
                                                      0.000     0.000 r  
    F34                                               0.000     0.000 r  pin_F34 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_F34/I
    HPIOBDIFFINBUF_X1Y255
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.600     0.600 r  ibufds_pin_F34/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.650    ibufds_pin_F34/OUT
    F34                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.650 r  ibufds_pin_F34/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.652    hstdm_clkgen_1200_rx_bank69_block1/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.040     0.692 f  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.005     0.697    hstdm_bitslice_ctrl_bank69/RX_BIT_CTRL_IN0[209]
    BITSLICE_CONTROL_X1Y85
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.484     1.181 r  hstdm_bitslice_ctrl_bank69/NIBBLE[5].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.011     1.192    hstdm_clkgen_1200_rx_bank69_block1/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.321     1.513 r  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.407     1.920    hstdm_clkgen_1200_rx_bank69_block1/fifo_wrclk_out
    BUFGCE_DIV_X1Y40     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     2.020 r  hstdm_clkgen_1200_rx_bank69_block1/BASE4.rxclkdiv4_bufg/O
    X7Y10 (CLOCK_ROOT)   net (fo=314, routed)         0.520     2.540    hstdm_trainer_1/rxclkdiv4
    SLICE_X353Y650       FDCE                                         r  hstdm_trainer_1/idelay_target[7]/C
                         clock pessimism             -0.665     1.875    
    SLICE_X353Y650       FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.046     1.921    hstdm_trainer_1/idelay_target[7]
  -------------------------------------------------------------------
                         required time                         -1.921    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.044    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hstdm_rxclk_1200_bank69_block1_div4
Waveform(ns):       { 0.000 3.334 }
Period(ns):         6.668
Sources:            { hstdm_clkgen_1200_rx_bank69_block1/BASE4.rxclkdiv4_bufg/O }

Check Type        Corner  Lib Pin          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     RX_BITSLICE/CLK  n/a            3.195         6.668       3.473      BITSLICE_RX_TX_X1Y555  cpm_rcv_HSTDM_4_FB1_AI1_N_18/rx_core.bitslice_rx_data/CLK
Min Period        n/a     RX_BITSLICE/CLK  n/a            3.195         6.668       3.473      BITSLICE_RX_TX_X1Y554  cpm_rcv_HSTDM_4_FB1_AI1_P_18/rx_core.bitslice_rx_data/CLK
Min Period        n/a     FDCE/C           n/a            0.550         6.668       6.118      SLICE_X353Y643         cpm_rcv_HSTDM_4_FB1_AI1_N_18/rx_core.idelay_load_delay.REG.ASYNC.out/C
Low Pulse Width   Slow    RX_BITSLICE/CLK  n/a            1.438         3.334       1.896      BITSLICE_RX_TX_X1Y555  cpm_rcv_HSTDM_4_FB1_AI1_N_18/rx_core.bitslice_rx_data/CLK
Low Pulse Width   Fast    RX_BITSLICE/CLK  n/a            1.438         3.334       1.896      BITSLICE_RX_TX_X1Y555  cpm_rcv_HSTDM_4_FB1_AI1_N_18/rx_core.bitslice_rx_data/CLK
Low Pulse Width   Slow    RX_BITSLICE/CLK  n/a            1.438         3.334       1.896      BITSLICE_RX_TX_X1Y554  cpm_rcv_HSTDM_4_FB1_AI1_P_18/rx_core.bitslice_rx_data/CLK
High Pulse Width  Slow    RX_BITSLICE/CLK  n/a            1.438         3.334       1.896      BITSLICE_RX_TX_X1Y555  cpm_rcv_HSTDM_4_FB1_AI1_N_18/rx_core.bitslice_rx_data/CLK
High Pulse Width  Fast    RX_BITSLICE/CLK  n/a            1.438         3.334       1.896      BITSLICE_RX_TX_X1Y555  cpm_rcv_HSTDM_4_FB1_AI1_N_18/rx_core.bitslice_rx_data/CLK
High Pulse Width  Slow    RX_BITSLICE/CLK  n/a            1.438         3.334       1.896      BITSLICE_RX_TX_X1Y554  cpm_rcv_HSTDM_4_FB1_AI1_P_18/rx_core.bitslice_rx_data/CLK



---------------------------------------------------------------------------------------------------
From Clock:  hstdm_rxclk_1200_bank71_block2
  To Clock:  hstdm_rxclk_1200_bank71_block2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.495ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hstdm_rxclk_1200_bank71_block2
Waveform(ns):       { 0.000 0.833 }
Period(ns):         1.667
Sources:            { pin_B33 }

Check Type        Corner  Lib Pin                         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.750         1.667       0.917      BITSLICE_RX_TX_X1Y643  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/RX_BIT_CTRL_IN[20]
Low Pulse Width   Slow    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.338         0.833       0.495      BITSLICE_RX_TX_X1Y643  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/RX_BIT_CTRL_IN[20]
Low Pulse Width   Fast    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.338         0.833       0.495      BITSLICE_RX_TX_X1Y643  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/RX_BIT_CTRL_IN[20]
Low Pulse Width   Slow    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.338         0.834       0.496      BITSLICE_RX_TX_X1Y643  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/RX_BIT_CTRL_IN[20]
High Pulse Width  Slow    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.338         0.833       0.495      BITSLICE_RX_TX_X1Y643  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/RX_BIT_CTRL_IN[20]
High Pulse Width  Fast    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.338         0.833       0.495      BITSLICE_RX_TX_X1Y643  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/RX_BIT_CTRL_IN[20]
High Pulse Width  Slow    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.338         0.834       0.496      BITSLICE_RX_TX_X1Y643  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/RX_BIT_CTRL_IN[20]



---------------------------------------------------------------------------------------------------
From Clock:  hstdm_rxclk_1200_bank71_block2_div2
  To Clock:  hstdm_rxclk_1200_bank71_block2_div2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :            0  Failing Endpoints,  Worst Slack        0.018ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.890ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 cpm_rcv_HSTDM_4_FB1_BI3_N_7/rx_core.set_fifo.rd_en/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank71_block2_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_BI3_N_7/rx_core.bitslice_rx_data/FIFO_RD_EN
                            (rising edge-triggered cell RX_BITSLICE clocked by hstdm_rxclk_1200_bank71_block2_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Path Group:             hstdm_rxclk_1200_bank71_block2_div2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hstdm_rxclk_1200_bank71_block2_div2 rise@0.000ns - hstdm_rxclk_1200_bank71_block2_div2 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.039ns (16.456%)  route 0.198ns (83.544%))
  Logic Levels:           0  
  Clock Path Skew:        0.170ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.465ns
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.658ns
  Clock Net Delay (Source):      0.433ns (routing 0.000ns, distribution 0.433ns)
  Clock Net Delay (Destination): 0.616ns (routing 0.001ns, distribution 0.615ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank71_block2_div2 rise edge)
                                                      0.000     0.000 r  
    B33                                               0.000     0.000 r  pin_B33 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_B33/I
    HPIOBDIFFINBUF_X1Y297
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.417     0.417 r  ibufds_pin_B33/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.457    ibufds_pin_B33/OUT
    B33                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.457 r  ibufds_pin_B33/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     0.457    hstdm_clkgen_1200_rx_bank71_block2/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.023     0.480 f  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     0.483    hstdm_bitslice_ctrl_bank71/RX_BIT_CTRL_IN0[129]
    BITSLICE_CONTROL_X1Y99
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.196     0.679 r  hstdm_bitslice_ctrl_bank71/NIBBLE[3].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     0.685    hstdm_clkgen_1200_rx_bank71_block2/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.165     0.850 r  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.337     1.187    hstdm_clkgen_1200_rx_bank71_block2/fifo_wrclk_out
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.204 r  hstdm_clkgen_1200_rx_bank71_block2/BASE4.rxclkdiv2_bufg/O
    X7Y12 (CLOCK_ROOT)   net (fo=253, routed)         0.433     1.637    cpm_rcv_HSTDM_4_FB1_BI3_N_7/rxclkdiv2
    SLICE_X353Y739       FDCE                                         r  cpm_rcv_HSTDM_4_FB1_BI3_N_7/rx_core.set_fifo.rd_en/C
  -------------------------------------------------------------------    -------------------
    SLICE_X353Y739       FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.676 r  cpm_rcv_HSTDM_4_FB1_BI3_N_7/rx_core.set_fifo.rd_en/Q
                         net (fo=2, routed)           0.198     1.874    cpm_rcv_HSTDM_4_FB1_BI3_N_7/channel_rdy_out
    BITSLICE_RX_TX_X1Y638
                         RX_BITSLICE                                  r  cpm_rcv_HSTDM_4_FB1_BI3_N_7/rx_core.bitslice_rx_data/FIFO_RD_EN
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank71_block2_div2 rise edge)
                                                      0.000     0.000 r  
    B33                                               0.000     0.000 r  pin_B33 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_B33/I
    HPIOBDIFFINBUF_X1Y297
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.508     0.508 r  ibufds_pin_B33/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.558    ibufds_pin_B33/OUT
    B33                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.558 r  ibufds_pin_B33/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.560    hstdm_clkgen_1200_rx_bank71_block2/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.040     0.600 f  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.005     0.605    hstdm_bitslice_ctrl_bank71/RX_BIT_CTRL_IN0[129]
    BITSLICE_CONTROL_X1Y99
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.484     1.089 r  hstdm_bitslice_ctrl_bank71/NIBBLE[3].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.011     1.100    hstdm_clkgen_1200_rx_bank71_block2/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.321     1.421 r  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.409     1.830    hstdm_clkgen_1200_rx_bank71_block2/fifo_wrclk_out
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.849 r  hstdm_clkgen_1200_rx_bank71_block2/BASE4.rxclkdiv2_bufg/O
    X7Y12 (CLOCK_ROOT)   net (fo=253, routed)         0.616     2.465    cpm_rcv_HSTDM_4_FB1_BI3_N_7/fifo_rd_clk
    BITSLICE_RX_TX_X1Y638
                         RX_BITSLICE                                  r  cpm_rcv_HSTDM_4_FB1_BI3_N_7/rx_core.bitslice_rx_data/FIFO_RD_CLK
                         clock pessimism             -0.658     1.807    
    BITSLICE_RX_TX_X1Y638
                         RX_BITSLICE (Hold_RX_BITSLICE_BITSLICE_RXTX_RX_FIFO_RD_CLK_FIFO_RD_EN)
                                                      0.049     1.856    cpm_rcv_HSTDM_4_FB1_BI3_N_7/rx_core.bitslice_rx_data
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 cpm_rcv_HSTDM_4_FB1_BI3_N_7/rx_core.set_fifo.rd_en/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank71_block2_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_BI3_N_7/rx_core.bitslice_rx_data/FIFO_RD_EN
                            (rising edge-triggered cell RX_BITSLICE clocked by hstdm_rxclk_1200_bank71_block2_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Path Group:             hstdm_rxclk_1200_bank71_block2_div2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hstdm_rxclk_1200_bank71_block2_div2 rise@0.000ns - hstdm_rxclk_1200_bank71_block2_div2 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.039ns (16.456%)  route 0.198ns (83.544%))
  Logic Levels:           0  
  Clock Path Skew:        0.170ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.465ns
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.658ns
  Clock Net Delay (Source):      0.433ns (routing 0.000ns, distribution 0.433ns)
  Clock Net Delay (Destination): 0.616ns (routing 0.001ns, distribution 0.615ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank71_block2_div2 rise edge)
                                                      0.000     0.000 r  
    B33                                               0.000     0.000 r  pin_B33 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_B33/I
    HPIOBDIFFINBUF_X1Y297
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.417     0.417 r  ibufds_pin_B33/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.457    ibufds_pin_B33/OUT
    B33                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.457 r  ibufds_pin_B33/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     0.457    hstdm_clkgen_1200_rx_bank71_block2/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.023     0.480 f  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     0.483    hstdm_bitslice_ctrl_bank71/RX_BIT_CTRL_IN0[129]
    BITSLICE_CONTROL_X1Y99
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.196     0.679 r  hstdm_bitslice_ctrl_bank71/NIBBLE[3].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     0.685    hstdm_clkgen_1200_rx_bank71_block2/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.165     0.850 r  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.337     1.187    hstdm_clkgen_1200_rx_bank71_block2/fifo_wrclk_out
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.204 r  hstdm_clkgen_1200_rx_bank71_block2/BASE4.rxclkdiv2_bufg/O
    X7Y12 (CLOCK_ROOT)   net (fo=253, routed)         0.433     1.637    cpm_rcv_HSTDM_4_FB1_BI3_N_7/rxclkdiv2
    SLICE_X353Y739       FDCE                                         r  cpm_rcv_HSTDM_4_FB1_BI3_N_7/rx_core.set_fifo.rd_en/C
  -------------------------------------------------------------------    -------------------
    SLICE_X353Y739       FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.676 f  cpm_rcv_HSTDM_4_FB1_BI3_N_7/rx_core.set_fifo.rd_en/Q
                         net (fo=2, routed)           0.198     1.874    cpm_rcv_HSTDM_4_FB1_BI3_N_7/channel_rdy_out
    BITSLICE_RX_TX_X1Y638
                         RX_BITSLICE                                  f  cpm_rcv_HSTDM_4_FB1_BI3_N_7/rx_core.bitslice_rx_data/FIFO_RD_EN
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank71_block2_div2 rise edge)
                                                      0.000     0.000 r  
    B33                                               0.000     0.000 r  pin_B33 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_B33/I
    HPIOBDIFFINBUF_X1Y297
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.508     0.508 r  ibufds_pin_B33/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.558    ibufds_pin_B33/OUT
    B33                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.558 r  ibufds_pin_B33/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.560    hstdm_clkgen_1200_rx_bank71_block2/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.040     0.600 f  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.005     0.605    hstdm_bitslice_ctrl_bank71/RX_BIT_CTRL_IN0[129]
    BITSLICE_CONTROL_X1Y99
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.484     1.089 r  hstdm_bitslice_ctrl_bank71/NIBBLE[3].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.011     1.100    hstdm_clkgen_1200_rx_bank71_block2/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.321     1.421 r  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.409     1.830    hstdm_clkgen_1200_rx_bank71_block2/fifo_wrclk_out
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.849 r  hstdm_clkgen_1200_rx_bank71_block2/BASE4.rxclkdiv2_bufg/O
    X7Y12 (CLOCK_ROOT)   net (fo=253, routed)         0.616     2.465    cpm_rcv_HSTDM_4_FB1_BI3_N_7/fifo_rd_clk
    BITSLICE_RX_TX_X1Y638
                         RX_BITSLICE                                  r  cpm_rcv_HSTDM_4_FB1_BI3_N_7/rx_core.bitslice_rx_data/FIFO_RD_CLK
                         clock pessimism             -0.658     1.807    
    BITSLICE_RX_TX_X1Y638
                         RX_BITSLICE (Hold_RX_BITSLICE_BITSLICE_RXTX_RX_FIFO_RD_CLK_FIFO_RD_EN)
                                                      0.049     1.856    cpm_rcv_HSTDM_4_FB1_BI3_N_7/rx_core.bitslice_rx_data
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 cpm_rcv_HSTDM_4_FB1_BI3_P_8/training_bit_pattern_decoder.BIT[3].descrambler.shift_DOUT[0]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank71_block2_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_BI3_P_8/training_bit_pattern_decoder.BIT[3].descrambler.shift[14]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank71_block2_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Path Group:             hstdm_rxclk_1200_bank71_block2_div2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (hstdm_rxclk_1200_bank71_block2_div2 rise@0.000ns - hstdm_rxclk_1200_bank71_block2_div2 rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.070ns (37.234%)  route 0.118ns (62.766%))
  Logic Levels:           0  
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.843ns
    Source Clock Delay      (SCD):    2.550ns
    Clock Pessimism Removal (CPR):    1.191ns
  Clock Net Delay (Source):      0.754ns (routing 0.001ns, distribution 0.753ns)
  Clock Net Delay (Destination): 0.877ns (routing 0.001ns, distribution 0.876ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank71_block2_div2 rise edge)
                                                      0.000     0.000 r  
    B33                                               0.000     0.000 r  pin_B33 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_B33/I
    HPIOBDIFFINBUF_X1Y297
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.577     0.577 r  ibufds_pin_B33/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.617    ibufds_pin_B33/OUT
    B33                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.617 r  ibufds_pin_B33/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     0.617    hstdm_clkgen_1200_rx_bank71_block2/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.023     0.640 f  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     0.643    hstdm_bitslice_ctrl_bank71/RX_BIT_CTRL_IN0[129]
    BITSLICE_CONTROL_X1Y99
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.242     0.885 r  hstdm_bitslice_ctrl_bank71/NIBBLE[3].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     0.891    hstdm_clkgen_1200_rx_bank71_block2/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.402     1.293 r  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.479     1.772    hstdm_clkgen_1200_rx_bank71_block2/fifo_wrclk_out
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.796 r  hstdm_clkgen_1200_rx_bank71_block2/BASE4.rxclkdiv2_bufg/O
    X7Y12 (CLOCK_ROOT)   net (fo=253, routed)         0.754     2.550    cpm_rcv_HSTDM_4_FB1_BI3_P_8/rxclkdiv2
    SLICE_X355Y741       FDRE                                         r  cpm_rcv_HSTDM_4_FB1_BI3_P_8/training_bit_pattern_decoder.BIT[3].descrambler.shift_DOUT[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X355Y741       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.070     2.620 r  cpm_rcv_HSTDM_4_FB1_BI3_P_8/training_bit_pattern_decoder.BIT[3].descrambler.shift_DOUT[0]/Q
                         net (fo=2, routed)           0.118     2.738    cpm_rcv_HSTDM_4_FB1_BI3_P_8/training_bit_pattern_decoder.BIT[3].descrambler.shift[13]
    SLICE_X353Y741       FDRE                                         r  cpm_rcv_HSTDM_4_FB1_BI3_P_8/training_bit_pattern_decoder.BIT[3].descrambler.shift[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank71_block2_div2 rise edge)
                                                      0.000     0.000 r  
    B33                                               0.000     0.000 r  pin_B33 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_B33/I
    HPIOBDIFFINBUF_X1Y297
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.664     0.664 r  ibufds_pin_B33/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.714    ibufds_pin_B33/OUT
    B33                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.714 r  ibufds_pin_B33/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.716    hstdm_clkgen_1200_rx_bank71_block2/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.049     0.765 f  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.771    hstdm_bitslice_ctrl_bank71/RX_BIT_CTRL_IN0[129]
    BITSLICE_CONTROL_X1Y99
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.727     1.498 r  hstdm_bitslice_ctrl_bank71/NIBBLE[3].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.511    hstdm_clkgen_1200_rx_bank71_block2/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.833     2.344 r  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.594     2.938    hstdm_clkgen_1200_rx_bank71_block2/fifo_wrclk_out
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.966 r  hstdm_clkgen_1200_rx_bank71_block2/BASE4.rxclkdiv2_bufg/O
    X7Y12 (CLOCK_ROOT)   net (fo=253, routed)         0.877     3.843    cpm_rcv_HSTDM_4_FB1_BI3_P_8/rxclkdiv2
    SLICE_X353Y741       FDRE                                         r  cpm_rcv_HSTDM_4_FB1_BI3_P_8/training_bit_pattern_decoder.BIT[3].descrambler.shift[14]/C
                         clock pessimism             -1.191     2.652    
    SLICE_X353Y741       FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.055     2.707    cpm_rcv_HSTDM_4_FB1_BI3_P_8/training_bit_pattern_decoder.BIT[3].descrambler.shift[14]
  -------------------------------------------------------------------
                         required time                         -2.707    
                         arrival time                           2.738    
  -------------------------------------------------------------------
                         slack                                  0.030    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hstdm_rxclk_1200_bank71_block2_div2
Waveform(ns):       { 0.000 1.666 }
Period(ns):         3.334
Sources:            { hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/FIFO_WRCLK_OUT }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     RX_BITSLICE/FIFO_RD_CLK  n/a            1.724         3.334       1.610      BITSLICE_RX_TX_X1Y638  cpm_rcv_HSTDM_4_FB1_BI3_N_7/rx_core.bitslice_rx_data/FIFO_RD_CLK
Min Period        n/a     RX_BITSLICE/FIFO_RD_CLK  n/a            1.724         3.334       1.610      BITSLICE_RX_TX_X1Y640  cpm_rcv_HSTDM_4_FB1_BI3_N_8/rx_core.bitslice_rx_data/FIFO_RD_CLK
Min Period        n/a     RX_BITSLICE/FIFO_RD_CLK  n/a            1.724         3.334       1.610      BITSLICE_RX_TX_X1Y637  cpm_rcv_HSTDM_4_FB1_BI3_P_7/rx_core.bitslice_rx_data/FIFO_RD_CLK
Low Pulse Width   Slow    RX_BITSLICE/FIFO_RD_CLK  n/a            0.776         1.668       0.892      BITSLICE_RX_TX_X1Y638  cpm_rcv_HSTDM_4_FB1_BI3_N_7/rx_core.bitslice_rx_data/FIFO_RD_CLK
Low Pulse Width   Fast    RX_BITSLICE/FIFO_RD_CLK  n/a            0.776         1.668       0.892      BITSLICE_RX_TX_X1Y638  cpm_rcv_HSTDM_4_FB1_BI3_N_7/rx_core.bitslice_rx_data/FIFO_RD_CLK
Low Pulse Width   Slow    RX_BITSLICE/FIFO_RD_CLK  n/a            0.776         1.668       0.892      BITSLICE_RX_TX_X1Y640  cpm_rcv_HSTDM_4_FB1_BI3_N_8/rx_core.bitslice_rx_data/FIFO_RD_CLK
High Pulse Width  Slow    RX_BITSLICE/FIFO_RD_CLK  n/a            0.776         1.666       0.890      BITSLICE_RX_TX_X1Y638  cpm_rcv_HSTDM_4_FB1_BI3_N_7/rx_core.bitslice_rx_data/FIFO_RD_CLK
High Pulse Width  Fast    RX_BITSLICE/FIFO_RD_CLK  n/a            0.776         1.666       0.890      BITSLICE_RX_TX_X1Y638  cpm_rcv_HSTDM_4_FB1_BI3_N_7/rx_core.bitslice_rx_data/FIFO_RD_CLK
High Pulse Width  Slow    RX_BITSLICE/FIFO_RD_CLK  n/a            0.776         1.666       0.890      BITSLICE_RX_TX_X1Y640  cpm_rcv_HSTDM_4_FB1_BI3_N_8/rx_core.bitslice_rx_data/FIFO_RD_CLK



---------------------------------------------------------------------------------------------------
From Clock:  hstdm_rxclk_1200_bank71_block2_div4
  To Clock:  hstdm_rxclk_1200_bank71_block2_div4

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.896ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 hstdm_trainer_2/idelay_last[3]/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank71_block2_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            hstdm_trainer_2/tdata[11]/D
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank71_block2_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             hstdm_rxclk_1200_bank71_block2_div4
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (hstdm_rxclk_1200_bank71_block2_div4 rise@0.000ns - hstdm_rxclk_1200_bank71_block2_div4 rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.070ns (32.558%)  route 0.145ns (67.442%))
  Logic Levels:           0  
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.019ns
    Source Clock Delay      (SCD):    2.670ns
    Clock Pessimism Removal (CPR):    1.209ns
  Clock Net Delay (Source):      0.766ns (routing 0.009ns, distribution 0.757ns)
  Clock Net Delay (Destination): 0.930ns (routing 0.010ns, distribution 0.920ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank71_block2_div4 rise edge)
                                                      0.000     0.000 r  
    B33                                               0.000     0.000 r  pin_B33 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_B33/I
    HPIOBDIFFINBUF_X1Y297
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.577     0.577 r  ibufds_pin_B33/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.617    ibufds_pin_B33/OUT
    B33                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.617 r  ibufds_pin_B33/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     0.617    hstdm_clkgen_1200_rx_bank71_block2/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.023     0.640 f  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     0.643    hstdm_bitslice_ctrl_bank71/RX_BIT_CTRL_IN0[129]
    BITSLICE_CONTROL_X1Y99
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.242     0.885 r  hstdm_bitslice_ctrl_bank71/NIBBLE[3].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     0.891    hstdm_clkgen_1200_rx_bank71_block2/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.402     1.293 r  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.480     1.773    hstdm_clkgen_1200_rx_bank71_block2/fifo_wrclk_out
    BUFGCE_DIV_X1Y48     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     1.904 r  hstdm_clkgen_1200_rx_bank71_block2/BASE4.rxclkdiv4_bufg/O
    X7Y12 (CLOCK_ROOT)   net (fo=347, routed)         0.766     2.670    hstdm_trainer_2/rxclkdiv4
    SLICE_X354Y727       FDCE                                         r  hstdm_trainer_2/idelay_last[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X354Y727       FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.070     2.740 r  hstdm_trainer_2/idelay_last[3]/Q
                         net (fo=6, routed)           0.145     2.885    hstdm_trainer_2/idelay_last[3]
    SLICE_X358Y728       FDCE                                         r  hstdm_trainer_2/tdata[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank71_block2_div4 rise edge)
                                                      0.000     0.000 r  
    B33                                               0.000     0.000 r  pin_B33 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_B33/I
    HPIOBDIFFINBUF_X1Y297
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.664     0.664 r  ibufds_pin_B33/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.714    ibufds_pin_B33/OUT
    B33                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.714 r  ibufds_pin_B33/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.716    hstdm_clkgen_1200_rx_bank71_block2/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.049     0.765 f  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.771    hstdm_bitslice_ctrl_bank71/RX_BIT_CTRL_IN0[129]
    BITSLICE_CONTROL_X1Y99
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.727     1.498 r  hstdm_bitslice_ctrl_bank71/NIBBLE[3].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.511    hstdm_clkgen_1200_rx_bank71_block2/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.833     2.344 r  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.594     2.938    hstdm_clkgen_1200_rx_bank71_block2/fifo_wrclk_out
    BUFGCE_DIV_X1Y48     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     3.089 r  hstdm_clkgen_1200_rx_bank71_block2/BASE4.rxclkdiv4_bufg/O
    X7Y12 (CLOCK_ROOT)   net (fo=347, routed)         0.930     4.019    hstdm_trainer_2/rxclkdiv4
    SLICE_X358Y728       FDCE                                         r  hstdm_trainer_2/tdata[11]/C
                         clock pessimism             -1.209     2.810    
    SLICE_X358Y728       FDCE (Hold_EFF_SLICEL_C_D)
                                                      0.053     2.863    hstdm_trainer_2/tdata[11]
  -------------------------------------------------------------------
                         required time                         -2.863    
                         arrival time                           2.885    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 hstdm_trainer_2/idelay_last[3]/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank71_block2_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            hstdm_trainer_2/tdata[11]/D
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank71_block2_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             hstdm_rxclk_1200_bank71_block2_div4
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (hstdm_rxclk_1200_bank71_block2_div4 rise@0.000ns - hstdm_rxclk_1200_bank71_block2_div4 rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.070ns (32.558%)  route 0.145ns (67.442%))
  Logic Levels:           0  
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.019ns
    Source Clock Delay      (SCD):    2.670ns
    Clock Pessimism Removal (CPR):    1.209ns
  Clock Net Delay (Source):      0.766ns (routing 0.009ns, distribution 0.757ns)
  Clock Net Delay (Destination): 0.930ns (routing 0.010ns, distribution 0.920ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank71_block2_div4 rise edge)
                                                      0.000     0.000 r  
    B33                                               0.000     0.000 r  pin_B33 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_B33/I
    HPIOBDIFFINBUF_X1Y297
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.577     0.577 r  ibufds_pin_B33/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.617    ibufds_pin_B33/OUT
    B33                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.617 r  ibufds_pin_B33/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     0.617    hstdm_clkgen_1200_rx_bank71_block2/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.023     0.640 f  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     0.643    hstdm_bitslice_ctrl_bank71/RX_BIT_CTRL_IN0[129]
    BITSLICE_CONTROL_X1Y99
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.242     0.885 r  hstdm_bitslice_ctrl_bank71/NIBBLE[3].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     0.891    hstdm_clkgen_1200_rx_bank71_block2/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.402     1.293 r  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.480     1.773    hstdm_clkgen_1200_rx_bank71_block2/fifo_wrclk_out
    BUFGCE_DIV_X1Y48     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     1.904 r  hstdm_clkgen_1200_rx_bank71_block2/BASE4.rxclkdiv4_bufg/O
    X7Y12 (CLOCK_ROOT)   net (fo=347, routed)         0.766     2.670    hstdm_trainer_2/rxclkdiv4
    SLICE_X354Y727       FDCE                                         r  hstdm_trainer_2/idelay_last[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X354Y727       FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.070     2.740 f  hstdm_trainer_2/idelay_last[3]/Q
                         net (fo=6, routed)           0.145     2.885    hstdm_trainer_2/idelay_last[3]
    SLICE_X358Y728       FDCE                                         f  hstdm_trainer_2/tdata[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank71_block2_div4 rise edge)
                                                      0.000     0.000 r  
    B33                                               0.000     0.000 r  pin_B33 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_B33/I
    HPIOBDIFFINBUF_X1Y297
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.664     0.664 r  ibufds_pin_B33/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.714    ibufds_pin_B33/OUT
    B33                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.714 r  ibufds_pin_B33/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.716    hstdm_clkgen_1200_rx_bank71_block2/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.049     0.765 f  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.771    hstdm_bitslice_ctrl_bank71/RX_BIT_CTRL_IN0[129]
    BITSLICE_CONTROL_X1Y99
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.727     1.498 r  hstdm_bitslice_ctrl_bank71/NIBBLE[3].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.511    hstdm_clkgen_1200_rx_bank71_block2/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.833     2.344 r  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.594     2.938    hstdm_clkgen_1200_rx_bank71_block2/fifo_wrclk_out
    BUFGCE_DIV_X1Y48     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     3.089 r  hstdm_clkgen_1200_rx_bank71_block2/BASE4.rxclkdiv4_bufg/O
    X7Y12 (CLOCK_ROOT)   net (fo=347, routed)         0.930     4.019    hstdm_trainer_2/rxclkdiv4
    SLICE_X358Y728       FDCE                                         r  hstdm_trainer_2/tdata[11]/C
                         clock pessimism             -1.209     2.810    
    SLICE_X358Y728       FDCE (Hold_EFF_SLICEL_C_D)
                                                      0.053     2.863    hstdm_trainer_2/tdata[11]
  -------------------------------------------------------------------
                         required time                         -2.863    
                         arrival time                           2.885    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 hstdm_trainer_2/first_channel/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank71_block2_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            hstdm_trainer_2/train_bit[2]/D
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank71_block2_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             hstdm_rxclk_1200_bank71_block2_div4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hstdm_rxclk_1200_bank71_block2_div4 rise@0.000ns - hstdm_rxclk_1200_bank71_block2_div4 rise@0.000ns)
  Data Path Delay:        0.105ns  (logic 0.053ns (50.476%)  route 0.052ns (49.524%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.452ns
    Source Clock Delay      (SCD):    1.728ns
    Clock Pessimism Removal (CPR):    0.696ns
  Clock Net Delay (Source):      0.452ns (routing 0.007ns, distribution 0.445ns)
  Clock Net Delay (Destination): 0.524ns (routing 0.007ns, distribution 0.517ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank71_block2_div4 rise edge)
                                                      0.000     0.000 r  
    B33                                               0.000     0.000 r  pin_B33 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_B33/I
    HPIOBDIFFINBUF_X1Y297
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.417     0.417 r  ibufds_pin_B33/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.457    ibufds_pin_B33/OUT
    B33                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.457 r  ibufds_pin_B33/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     0.457    hstdm_clkgen_1200_rx_bank71_block2/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.023     0.480 f  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     0.483    hstdm_bitslice_ctrl_bank71/RX_BIT_CTRL_IN0[129]
    BITSLICE_CONTROL_X1Y99
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.196     0.679 r  hstdm_bitslice_ctrl_bank71/NIBBLE[3].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     0.685    hstdm_clkgen_1200_rx_bank71_block2/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.165     0.850 r  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.337     1.187    hstdm_clkgen_1200_rx_bank71_block2/fifo_wrclk_out
    BUFGCE_DIV_X1Y48     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.276 r  hstdm_clkgen_1200_rx_bank71_block2/BASE4.rxclkdiv4_bufg/O
    X7Y12 (CLOCK_ROOT)   net (fo=347, routed)         0.452     1.728    hstdm_trainer_2/rxclkdiv4
    SLICE_X354Y737       FDCE                                         r  hstdm_trainer_2/first_channel/C
  -------------------------------------------------------------------    -------------------
    SLICE_X354Y737       FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.767 f  hstdm_trainer_2/first_channel/Q
                         net (fo=9, routed)           0.036     1.803    hstdm_trainer_2/first_channel
    SLICE_X354Y736       LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.014     1.817 r  hstdm_trainer_2/next_train_bit_3_m_1_0_a2[0]/O
                         net (fo=1, routed)           0.016     1.833    hstdm_trainer_2/next_train_bit[2]
    SLICE_X354Y736       FDCE                                         r  hstdm_trainer_2/train_bit[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank71_block2_div4 rise edge)
                                                      0.000     0.000 r  
    B33                                               0.000     0.000 r  pin_B33 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_B33/I
    HPIOBDIFFINBUF_X1Y297
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.508     0.508 r  ibufds_pin_B33/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.558    ibufds_pin_B33/OUT
    B33                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.558 r  ibufds_pin_B33/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.560    hstdm_clkgen_1200_rx_bank71_block2/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.040     0.600 f  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.005     0.605    hstdm_bitslice_ctrl_bank71/RX_BIT_CTRL_IN0[129]
    BITSLICE_CONTROL_X1Y99
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.484     1.089 r  hstdm_bitslice_ctrl_bank71/NIBBLE[3].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.011     1.100    hstdm_clkgen_1200_rx_bank71_block2/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.321     1.421 r  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.407     1.828    hstdm_clkgen_1200_rx_bank71_block2/fifo_wrclk_out
    BUFGCE_DIV_X1Y48     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     1.928 r  hstdm_clkgen_1200_rx_bank71_block2/BASE4.rxclkdiv4_bufg/O
    X7Y12 (CLOCK_ROOT)   net (fo=347, routed)         0.524     2.452    hstdm_trainer_2/rxclkdiv4
    SLICE_X354Y736       FDCE                                         r  hstdm_trainer_2/train_bit[2]/C
                         clock pessimism             -0.696     1.756    
    SLICE_X354Y736       FDCE (Hold_GFF_SLICEL_C_D)
                                                      0.046     1.802    hstdm_trainer_2/train_bit[2]
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.031    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hstdm_rxclk_1200_bank71_block2_div4
Waveform(ns):       { 0.000 3.334 }
Period(ns):         6.668
Sources:            { hstdm_clkgen_1200_rx_bank71_block2/BASE4.rxclkdiv4_bufg/O }

Check Type        Corner  Lib Pin          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     RX_BITSLICE/CLK  n/a            3.195         6.668       3.473      BITSLICE_RX_TX_X1Y638  cpm_rcv_HSTDM_4_FB1_BI3_N_7/rx_core.bitslice_rx_data/CLK
Min Period        n/a     RX_BITSLICE/CLK  n/a            3.195         6.668       3.473      BITSLICE_RX_TX_X1Y640  cpm_rcv_HSTDM_4_FB1_BI3_N_8/rx_core.bitslice_rx_data/CLK
Min Period        n/a     RX_BITSLICE/CLK  n/a            3.195         6.668       3.473      BITSLICE_RX_TX_X1Y637  cpm_rcv_HSTDM_4_FB1_BI3_P_7/rx_core.bitslice_rx_data/CLK
Low Pulse Width   Slow    RX_BITSLICE/CLK  n/a            1.438         3.334       1.896      BITSLICE_RX_TX_X1Y638  cpm_rcv_HSTDM_4_FB1_BI3_N_7/rx_core.bitslice_rx_data/CLK
Low Pulse Width   Fast    RX_BITSLICE/CLK  n/a            1.438         3.334       1.896      BITSLICE_RX_TX_X1Y638  cpm_rcv_HSTDM_4_FB1_BI3_N_7/rx_core.bitslice_rx_data/CLK
Low Pulse Width   Slow    RX_BITSLICE/CLK  n/a            1.438         3.334       1.896      BITSLICE_RX_TX_X1Y640  cpm_rcv_HSTDM_4_FB1_BI3_N_8/rx_core.bitslice_rx_data/CLK
High Pulse Width  Slow    RX_BITSLICE/CLK  n/a            1.438         3.334       1.896      BITSLICE_RX_TX_X1Y638  cpm_rcv_HSTDM_4_FB1_BI3_N_7/rx_core.bitslice_rx_data/CLK
High Pulse Width  Fast    RX_BITSLICE/CLK  n/a            1.438         3.334       1.896      BITSLICE_RX_TX_X1Y638  cpm_rcv_HSTDM_4_FB1_BI3_N_7/rx_core.bitslice_rx_data/CLK
High Pulse Width  Slow    RX_BITSLICE/CLK  n/a            1.438         3.334       1.896      BITSLICE_RX_TX_X1Y640  cpm_rcv_HSTDM_4_FB1_BI3_N_8/rx_core.bitslice_rx_data/CLK



---------------------------------------------------------------------------------------------------
From Clock:  ref_clk_p
  To Clock:  ref_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ref_clk_p
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sysip_inst/bsa19_system_ip_u/ref_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG_GT/I          n/a            1.499         10.000      8.501      BUFG_GT_X0Y199  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/I
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.250         10.000      8.750      MMCM_X1Y6       sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKIN1
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCM_X1Y6       sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X1Y6       sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X1Y6       sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X1Y6       sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X1Y6       sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.501ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFGCE/I             n/a            1.499         10.000      8.501      BUFGCE_X1Y161  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_bufg_clkfb/I
Min Period  n/a     MMCME4_ADV/CLKFBOUT  n/a            1.250         10.000      8.750      MMCM_X1Y6      sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKFBOUT
Min Period  n/a     MMCME4_ADV/CLKFBIN   n/a            1.250         10.000      8.750      MMCM_X1Y6      sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKFBIN
Max Period  n/a     MMCME4_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCM_X1Y6      sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  haps_infra_clk_10
  To Clock:  haps_infra_clk_10

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.457ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_upstream/u_sib_leaf_32/u_sib_tdata_tx_reg[192]/C
                            (rising edge-triggered cell FDRE clocked by haps_infra_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DINBDIN[11]
                            (rising edge-triggered cell RAMB36E2 clocked by haps_infra_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             haps_infra_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (haps_infra_clk_10 rise@0.000ns - haps_infra_clk_10 rise@0.000ns)
  Data Path Delay:        0.106ns  (logic 0.040ns (37.736%)  route 0.066ns (62.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.734ns
    Source Clock Delay      (SCD):    -1.885ns
    Clock Pessimism Removal (CPR):    0.051ns
  Clock Net Delay (Source):      1.016ns (routing 0.551ns, distribution 0.465ns)
  Clock Net Delay (Destination): 1.203ns (routing 0.613ns, distribution 0.590ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_10 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.142     0.142 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.052     0.194    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.267 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.000     1.267    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -4.341    -3.074 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.156    -2.918    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out7_clk_wiz_0
    BUFGCE_X1Y155        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -2.901 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout7_buf/O
    X8Y8 (CLOCK_ROOT)    net (fo=1885, routed)        1.016    -1.885    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_upstream/u_sib_leaf_32/haps_infra_clk7
    SLICE_X417Y504       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_upstream/u_sib_leaf_32/u_sib_tdata_tx_reg[192]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X417Y504       FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040    -1.845 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_upstream/u_sib_leaf_32/u_sib_tdata_tx_reg[192]/Q
                         net (fo=1, routed)           0.066    -1.779    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/din[48]
    RAMB36_X7Y100        RAMB36E2                                     r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DINBDIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_10 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.299     0.299 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.057     0.356    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.438 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.123     1.561    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -4.694    -3.133 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.177    -2.956    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out7_clk_wiz_0
    BUFGCE_X1Y155        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -2.937 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout7_buf/O
    X8Y8 (CLOCK_ROOT)    net (fo=1885, routed)        1.203    -1.734    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X7Y100        RAMB36E2                                     r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.051    -1.784    
    RAMB36_X7Y100        RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[11])
                                                     -0.005    -1.789    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                          1.789    
                         arrival time                          -1.779    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_upstream/u_sib_leaf_32/u_sib_tdata_tx_reg[192]/C
                            (rising edge-triggered cell FDRE clocked by haps_infra_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DINBDIN[11]
                            (rising edge-triggered cell RAMB36E2 clocked by haps_infra_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             haps_infra_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (haps_infra_clk_10 rise@0.000ns - haps_infra_clk_10 rise@0.000ns)
  Data Path Delay:        0.106ns  (logic 0.040ns (37.736%)  route 0.066ns (62.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.734ns
    Source Clock Delay      (SCD):    -1.885ns
    Clock Pessimism Removal (CPR):    0.051ns
  Clock Net Delay (Source):      1.016ns (routing 0.551ns, distribution 0.465ns)
  Clock Net Delay (Destination): 1.203ns (routing 0.613ns, distribution 0.590ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_10 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.142     0.142 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.052     0.194    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.267 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.000     1.267    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -4.341    -3.074 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.156    -2.918    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out7_clk_wiz_0
    BUFGCE_X1Y155        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -2.901 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout7_buf/O
    X8Y8 (CLOCK_ROOT)    net (fo=1885, routed)        1.016    -1.885    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_upstream/u_sib_leaf_32/haps_infra_clk7
    SLICE_X417Y504       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_upstream/u_sib_leaf_32/u_sib_tdata_tx_reg[192]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X417Y504       FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040    -1.845 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_upstream/u_sib_leaf_32/u_sib_tdata_tx_reg[192]/Q
                         net (fo=1, routed)           0.066    -1.779    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/din[48]
    RAMB36_X7Y100        RAMB36E2                                     f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DINBDIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_10 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.299     0.299 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.057     0.356    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.438 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.123     1.561    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -4.694    -3.133 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.177    -2.956    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out7_clk_wiz_0
    BUFGCE_X1Y155        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -2.937 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout7_buf/O
    X8Y8 (CLOCK_ROOT)    net (fo=1885, routed)        1.203    -1.734    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X7Y100        RAMB36E2                                     r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.051    -1.784    
    RAMB36_X7Y100        RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[11])
                                                     -0.005    -1.789    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                          1.789    
                         arrival time                          -1.779    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_upstream/u_sib_leaf_32/u_sib_tdata_tx_reg[154]/C
                            (rising edge-triggered cell FDRE clocked by haps_infra_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DINADIN[9]
                            (rising edge-triggered cell RAMB36E2 clocked by haps_infra_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             haps_infra_clk_10
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (haps_infra_clk_10 rise@0.000ns - haps_infra_clk_10 rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.070ns (43.210%)  route 0.092ns (56.790%))
  Logic Levels:           0  
  Clock Path Skew:        0.174ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.682ns
    Source Clock Delay      (SCD):    -1.085ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Net Delay (Source):      1.756ns (routing 0.978ns, distribution 0.778ns)
  Clock Net Delay (Destination): 2.071ns (routing 1.074ns, distribution 0.997ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_10 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     0.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082     0.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     0.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.715     2.082    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -5.187    -3.105 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.240    -2.865    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out7_clk_wiz_0
    BUFGCE_X1Y155        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -2.841 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout7_buf/O
    X8Y8 (CLOCK_ROOT)    net (fo=1885, routed)        1.756    -1.085    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_upstream/u_sib_leaf_32/haps_infra_clk7
    SLICE_X416Y504       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_upstream/u_sib_leaf_32/u_sib_tdata_tx_reg[154]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X416Y504       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.070    -1.015 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_upstream/u_sib_leaf_32/u_sib_tdata_tx_reg[154]/Q
                         net (fo=1, routed)           0.092    -0.923    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/din[10]
    RAMB36_X7Y100        RAMB36E2                                     r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DINADIN[9]
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_10 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.932     2.639    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -5.694    -3.055 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.274    -2.781    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out7_clk_wiz_0
    BUFGCE_X1Y155        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.753 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout7_buf/O
    X8Y8 (CLOCK_ROOT)    net (fo=1885, routed)        2.071    -0.682    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X7Y100        RAMB36E2                                     r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.229    -0.910    
    RAMB36_X7Y100        RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINADIN[9])
                                                     -0.029    -0.939    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                          0.939    
                         arrival time                          -0.923    
  -------------------------------------------------------------------
                         slack                                  0.017    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         haps_infra_clk_10
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT6 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.550         100.000     98.450     RAMB36_X7Y108  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.550         100.000     98.450     RAMB36_X7Y107  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.550         100.000     98.450     RAMB36_X7Y106  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.543         50.000      49.457     RAMB36_X7Y108  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.543         50.000      49.457     RAMB36_X7Y108  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.543         50.000      49.457     RAMB36_X7Y107  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.543         50.000      49.457     RAMB36_X7Y108  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.543         50.000      49.457     RAMB36_X7Y108  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.543         50.000      49.457     RAMB36_X7Y107  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK



---------------------------------------------------------------------------------------------------
From Clock:  haps_infra_clk_100
  To Clock:  haps_infra_clk_100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :            0  Failing Endpoints,  Worst Slack        0.015ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 hstdm_training_monitor_3/infopipe_data_flags[28]/C
                            (rising edge-triggered cell FDRE clocked by haps_infra_clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hstdm_training_monitor_3/infopipe_arbiter_inst.data_out[28]/D
                            (rising edge-triggered cell FDRE clocked by haps_infra_clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             haps_infra_clk_100
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (haps_infra_clk_100 rise@0.000ns - haps_infra_clk_100 rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.097ns (48.020%)  route 0.105ns (51.980%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.134ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.091ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.471ns
  Clock Net Delay (Source):      4.338ns (routing 0.865ns, distribution 3.473ns)
  Clock Net Delay (Destination): 4.860ns (routing 0.950ns, distribution 3.910ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_100 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     0.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082     0.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     0.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.715     2.082    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.187    -3.105 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.229    -2.876    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -2.852 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=5914, routed)        4.338     1.486    hstdm_training_monitor_3/infopipe_clk
    SLR Crossing[1->3]   
    SLICE_X11Y1049       FDRE                                         r  hstdm_training_monitor_3/infopipe_data_flags[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y1049       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.070     1.556 r  hstdm_training_monitor_3/infopipe_data_flags[28]/Q
                         net (fo=1, routed)           0.066     1.622    hstdm_training_monitor_3/infopipe_data_flags[28]
    SLICE_X12Y1049       LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.027     1.649 r  hstdm_training_monitor_3/infopipe_arbiter_inst.data_out_4[11]/O
                         net (fo=1, routed)           0.039     1.688    hstdm_training_monitor_3/infopipe_arbiter_inst.data_out_4[28]
    SLICE_X12Y1049       FDRE                                         r  hstdm_training_monitor_3/infopipe_arbiter_inst.data_out[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_100 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.932     2.639    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.694    -3.055 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.258    -2.797    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.769 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=5914, routed)        4.860     2.091    hstdm_training_monitor_3/infopipe_clk
    SLR Crossing[1->3]   
    SLICE_X12Y1049       FDRE                                         r  hstdm_training_monitor_3/infopipe_arbiter_inst.data_out[28]/C
                         clock pessimism             -0.471     1.620    
    SLICE_X12Y1049       FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.053     1.673    hstdm_training_monitor_3/infopipe_arbiter_inst.data_out[28]
  -------------------------------------------------------------------
                         required time                         -1.673    
                         arrival time                           1.688    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 hstdm_training_monitor_3/infopipe_data_flags[28]/C
                            (rising edge-triggered cell FDRE clocked by haps_infra_clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hstdm_training_monitor_3/infopipe_arbiter_inst.data_out[28]/D
                            (rising edge-triggered cell FDRE clocked by haps_infra_clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             haps_infra_clk_100
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (haps_infra_clk_100 rise@0.000ns - haps_infra_clk_100 rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.097ns (48.020%)  route 0.105ns (51.980%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.134ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.091ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.471ns
  Clock Net Delay (Source):      4.338ns (routing 0.865ns, distribution 3.473ns)
  Clock Net Delay (Destination): 4.860ns (routing 0.950ns, distribution 3.910ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_100 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     0.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082     0.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     0.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.715     2.082    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.187    -3.105 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.229    -2.876    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -2.852 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=5914, routed)        4.338     1.486    hstdm_training_monitor_3/infopipe_clk
    SLR Crossing[1->3]   
    SLICE_X11Y1049       FDRE                                         r  hstdm_training_monitor_3/infopipe_data_flags[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y1049       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.070     1.556 f  hstdm_training_monitor_3/infopipe_data_flags[28]/Q
                         net (fo=1, routed)           0.066     1.622    hstdm_training_monitor_3/infopipe_data_flags[28]
    SLICE_X12Y1049       LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.027     1.649 f  hstdm_training_monitor_3/infopipe_arbiter_inst.data_out_4[11]/O
                         net (fo=1, routed)           0.039     1.688    hstdm_training_monitor_3/infopipe_arbiter_inst.data_out_4[28]
    SLICE_X12Y1049       FDRE                                         f  hstdm_training_monitor_3/infopipe_arbiter_inst.data_out[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_100 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.932     2.639    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.694    -3.055 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.258    -2.797    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.769 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=5914, routed)        4.860     2.091    hstdm_training_monitor_3/infopipe_clk
    SLR Crossing[1->3]   
    SLICE_X12Y1049       FDRE                                         r  hstdm_training_monitor_3/infopipe_arbiter_inst.data_out[28]/C
                         clock pessimism             -0.471     1.620    
    SLICE_X12Y1049       FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.053     1.673    hstdm_training_monitor_3/infopipe_arbiter_inst.data_out[28]
  -------------------------------------------------------------------
                         required time                         -1.673    
                         arrival time                           1.688    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 hstdm_training_monitor_3/infopipe_data_flags[28]/C
                            (rising edge-triggered cell FDRE clocked by haps_infra_clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hstdm_training_monitor_3/infopipe_arbiter_inst.data_out[28]/D
                            (rising edge-triggered cell FDRE clocked by haps_infra_clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             haps_infra_clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (haps_infra_clk_100 rise@0.000ns - haps_infra_clk_100 rise@0.000ns)
  Data Path Delay:        0.127ns  (logic 0.053ns (41.732%)  route 0.074ns (58.268%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.147ns
    Source Clock Delay      (SCD):    -0.417ns
    Clock Pessimism Removal (CPR):    0.205ns
  Clock Net Delay (Source):      2.494ns (routing 0.487ns, distribution 2.007ns)
  Clock Net Delay (Destination): 2.801ns (routing 0.545ns, distribution 2.256ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_100 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.142     0.142 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.052     0.194    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.267 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.000     1.267    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -4.341    -3.074 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146    -2.928    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -2.911 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=5914, routed)        2.494    -0.417    hstdm_training_monitor_3/infopipe_clk
    SLR Crossing[1->3]   
    SLICE_X11Y1049       FDRE                                         r  hstdm_training_monitor_3/infopipe_data_flags[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y1049       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039    -0.378 r  hstdm_training_monitor_3/infopipe_data_flags[28]/Q
                         net (fo=1, routed)           0.050    -0.328    hstdm_training_monitor_3/infopipe_data_flags[28]
    SLICE_X12Y1049       LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.014    -0.314 r  hstdm_training_monitor_3/infopipe_arbiter_inst.data_out_4[11]/O
                         net (fo=1, routed)           0.024    -0.290    hstdm_training_monitor_3/infopipe_arbiter_inst.data_out_4[28]
    SLICE_X12Y1049       FDRE                                         r  hstdm_training_monitor_3/infopipe_arbiter_inst.data_out[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_100 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.299     0.299 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.057     0.356    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.438 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.123     1.561    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -4.694    -3.133 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166    -2.967    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -2.948 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=5914, routed)        2.801    -0.147    hstdm_training_monitor_3/infopipe_clk
    SLR Crossing[1->3]   
    SLICE_X12Y1049       FDRE                                         r  hstdm_training_monitor_3/infopipe_arbiter_inst.data_out[28]/C
                         clock pessimism             -0.205    -0.351    
    SLICE_X12Y1049       FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.046    -0.305    hstdm_training_monitor_3/infopipe_arbiter_inst.data_out[28]
  -------------------------------------------------------------------
                         required time                          0.305    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.016    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         haps_infra_clk_100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTYE4_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTYE4_CHANNEL_X0Y25  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[0].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/snps_axd_vu19p_aurora_2l_12G_gt_i/inst/gen_gtwizard_gtye4_top.snps_axd_vu19p_aurora_2l_12G_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[16].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     GTYE4_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTYE4_CHANNEL_X0Y24  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[0].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/snps_axd_vu19p_aurora_2l_12G_gt_i/inst/gen_gtwizard_gtye4_top.snps_axd_vu19p_aurora_2l_12G_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[16].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     GTYE4_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTYE4_CHANNEL_X0Y5   sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[1].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/snps_axd_vu19p_aurora_2l_12G_gt_i/inst/gen_gtwizard_gtye4_top.snps_axd_vu19p_aurora_2l_12G_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[16].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/DRPCLK
Max Period        n/a     PLLE4_ADV/CLKIN       n/a            14.286        10.000      4.286      PLL_X0Y34            hstdm_clkgen_1200_bank36/hstdm_plle3/CLKIN
Max Period        n/a     PLLE4_ADV/CLKIN       n/a            14.286        10.000      4.286      PLL_X0Y36            hstdm_clkgen_1200_bank37/hstdm_plle3/CLKIN
Max Period        n/a     PLLE4_ADV/CLKIN       n/a            14.286        10.000      4.286      PLL_X0Y38            hstdm_clkgen_1200_bank38/hstdm_plle3/CLKIN
Low Pulse Width   Slow    PLLE4_ADV/CLKIN       n/a            3.500         5.000       1.500      PLL_X0Y34            hstdm_clkgen_1200_bank36/hstdm_plle3/CLKIN
Low Pulse Width   Fast    PLLE4_ADV/CLKIN       n/a            3.500         5.000       1.500      PLL_X0Y34            hstdm_clkgen_1200_bank36/hstdm_plle3/CLKIN
Low Pulse Width   Slow    PLLE4_ADV/CLKIN       n/a            3.500         5.000       1.500      PLL_X0Y36            hstdm_clkgen_1200_bank37/hstdm_plle3/CLKIN
High Pulse Width  Slow    PLLE4_ADV/CLKIN       n/a            3.500         5.000       1.500      PLL_X0Y34            hstdm_clkgen_1200_bank36/hstdm_plle3/CLKIN
High Pulse Width  Fast    PLLE4_ADV/CLKIN       n/a            3.500         5.000       1.500      PLL_X0Y34            hstdm_clkgen_1200_bank36/hstdm_plle3/CLKIN
High Pulse Width  Slow    PLLE4_ADV/CLKIN       n/a            3.500         5.000       1.500      PLL_X0Y36            hstdm_clkgen_1200_bank37/hstdm_plle3/CLKIN



---------------------------------------------------------------------------------------------------
From Clock:  hstdm_txclk_1200_bank36_clkoutphy_net
  To Clock:  hstdm_txclk_1200_bank36_clkoutphy_net

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.229ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hstdm_txclk_1200_bank36_clkoutphy_net
Waveform(ns):       { 0.000 0.417 }
Period(ns):         0.833
Sources:            { hstdm_clkgen_1200_bank36/hstdm_plle3/CLKOUTPHY }

Check Type        Corner  Lib Pin                   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location                 Pin
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.400         0.833       0.433      BITSLICE_CONTROL_X0Y140  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/PLL_CLK
Min Period        n/a     PLLE4_ADV/CLKOUTPHY       n/a            0.333         0.833       0.500      PLL_X0Y34                hstdm_clkgen_1200_bank36/hstdm_plle3/CLKOUTPHY
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.417       0.229      BITSLICE_CONTROL_X0Y140  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.417       0.229      BITSLICE_CONTROL_X0Y140  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.417       0.229      BITSLICE_CONTROL_X0Y140  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.417       0.229      BITSLICE_CONTROL_X0Y140  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  hstdm_txclk_1200_bank37_clkoutphy_net
  To Clock:  hstdm_txclk_1200_bank37_clkoutphy_net

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.229ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hstdm_txclk_1200_bank37_clkoutphy_net
Waveform(ns):       { 0.000 0.417 }
Period(ns):         0.833
Sources:            { hstdm_clkgen_1200_bank37/hstdm_plle3/CLKOUTPHY }

Check Type        Corner  Lib Pin                   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location                 Pin
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.400         0.833       0.433      BITSLICE_CONTROL_X0Y148  hstdm_bitslice_ctrl_bank37/NIBBLE[4].BITSLICE_CTRL.bitslice_control/PLL_CLK
Min Period        n/a     PLLE4_ADV/CLKOUTPHY       n/a            0.333         0.833       0.500      PLL_X0Y36                hstdm_clkgen_1200_bank37/hstdm_plle3/CLKOUTPHY
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.417       0.229      BITSLICE_CONTROL_X0Y148  hstdm_bitslice_ctrl_bank37/NIBBLE[4].BITSLICE_CTRL.bitslice_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.417       0.229      BITSLICE_CONTROL_X0Y148  hstdm_bitslice_ctrl_bank37/NIBBLE[4].BITSLICE_CTRL.bitslice_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.417       0.229      BITSLICE_CONTROL_X0Y148  hstdm_bitslice_ctrl_bank37/NIBBLE[4].BITSLICE_CTRL.bitslice_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.417       0.229      BITSLICE_CONTROL_X0Y148  hstdm_bitslice_ctrl_bank37/NIBBLE[4].BITSLICE_CTRL.bitslice_control/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  hstdm_txclk_1200_bank38_clkoutphy_net
  To Clock:  hstdm_txclk_1200_bank38_clkoutphy_net

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.229ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hstdm_txclk_1200_bank38_clkoutphy_net
Waveform(ns):       { 0.000 0.417 }
Period(ns):         0.833
Sources:            { hstdm_clkgen_1200_bank38/hstdm_plle3/CLKOUTPHY }

Check Type        Corner  Lib Pin                   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location                 Pin
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.400         0.833       0.433      BITSLICE_CONTROL_X0Y156  hstdm_bitslice_ctrl_bank38/NIBBLE[4].BITSLICE_CTRL.bitslice_control/PLL_CLK
Min Period        n/a     PLLE4_ADV/CLKOUTPHY       n/a            0.333         0.833       0.500      PLL_X0Y38                hstdm_clkgen_1200_bank38/hstdm_plle3/CLKOUTPHY
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.417       0.229      BITSLICE_CONTROL_X0Y156  hstdm_bitslice_ctrl_bank38/NIBBLE[4].BITSLICE_CTRL.bitslice_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.417       0.229      BITSLICE_CONTROL_X0Y156  hstdm_bitslice_ctrl_bank38/NIBBLE[4].BITSLICE_CTRL.bitslice_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.417       0.229      BITSLICE_CONTROL_X0Y156  hstdm_bitslice_ctrl_bank38/NIBBLE[4].BITSLICE_CTRL.bitslice_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.417       0.229      BITSLICE_CONTROL_X0Y156  hstdm_bitslice_ctrl_bank38/NIBBLE[4].BITSLICE_CTRL.bitslice_control/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  hstdm_txclk_1200_bank60_clkoutphy_net
  To Clock:  hstdm_txclk_1200_bank60_clkoutphy_net

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.229ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hstdm_txclk_1200_bank60_clkoutphy_net
Waveform(ns):       { 0.000 0.417 }
Period(ns):         0.833
Sources:            { hstdm_clkgen_1200_bank60/hstdm_plle3/CLKOUTPHY }

Check Type        Corner  Lib Pin                   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location                Pin
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.400         0.833       0.433      BITSLICE_CONTROL_X1Y8   hstdm_bitslice_ctrl_bank60/NIBBLE[0].BITSLICE_CTRL.bitslice_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.400         0.833       0.433      BITSLICE_CONTROL_X1Y9   hstdm_bitslice_ctrl_bank60/NIBBLE[1].BITSLICE_CTRL.bitslice_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.400         0.833       0.433      BITSLICE_CONTROL_X1Y10  hstdm_bitslice_ctrl_bank60/NIBBLE[2].BITSLICE_CTRL.bitslice_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.417       0.229      BITSLICE_CONTROL_X1Y8   hstdm_bitslice_ctrl_bank60/NIBBLE[0].BITSLICE_CTRL.bitslice_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.417       0.229      BITSLICE_CONTROL_X1Y8   hstdm_bitslice_ctrl_bank60/NIBBLE[0].BITSLICE_CTRL.bitslice_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.417       0.229      BITSLICE_CONTROL_X1Y9   hstdm_bitslice_ctrl_bank60/NIBBLE[1].BITSLICE_CTRL.bitslice_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.417       0.229      BITSLICE_CONTROL_X1Y8   hstdm_bitslice_ctrl_bank60/NIBBLE[0].BITSLICE_CTRL.bitslice_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.417       0.229      BITSLICE_CONTROL_X1Y8   hstdm_bitslice_ctrl_bank60/NIBBLE[0].BITSLICE_CTRL.bitslice_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.417       0.229      BITSLICE_CONTROL_X1Y9   hstdm_bitslice_ctrl_bank60/NIBBLE[1].BITSLICE_CTRL.bitslice_control/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  hstdm_txclk_1200_bank60_clkoutphy_net_DIV_INV
  To Clock:  hstdm_txclk_1200_bank60_clkoutphy_net_DIV_INV

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.991ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hstdm_txclk_1200_bank60_clkoutphy_net_DIV_INV
Waveform(ns):       { 1.667 3.333 }
Period(ns):         3.333
Sources:            { hstdm_bitslice_ctrl_bank60/NIBBLE[0].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT0[25] hstdm_bitslice_ctrl_bank60/NIBBLE[0].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT1[25] hstdm_bitslice_ctrl_bank60/NIBBLE[0].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT2[25] hstdm_bitslice_ctrl_bank60/NIBBLE[0].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT3[25] hstdm_bitslice_ctrl_bank60/NIBBLE[0].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT4[25] hstdm_bitslice_ctrl_bank60/NIBBLE[0].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT5[25] hstdm_bitslice_ctrl_bank60/NIBBLE[1].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT0[25] hstdm_bitslice_ctrl_bank60/NIBBLE[1].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT1[25] hstdm_bitslice_ctrl_bank60/NIBBLE[1].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT2[25] hstdm_bitslice_ctrl_bank60/NIBBLE[1].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT3[25] hstdm_bitslice_ctrl_bank60/NIBBLE[1].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT4[25] hstdm_bitslice_ctrl_bank60/NIBBLE[1].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT5[25] hstdm_bitslice_ctrl_bank60/NIBBLE[2].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT0[25] hstdm_bitslice_ctrl_bank60/NIBBLE[2].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT1[25] hstdm_bitslice_ctrl_bank60/NIBBLE[2].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT2[25] hstdm_bitslice_ctrl_bank60/NIBBLE[2].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT3[25] hstdm_bitslice_ctrl_bank60/NIBBLE[2].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT4[25] hstdm_bitslice_ctrl_bank60/NIBBLE[2].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT5[25] hstdm_bitslice_ctrl_bank60/NIBBLE[3].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT0[25] hstdm_bitslice_ctrl_bank60/NIBBLE[3].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT2[25] hstdm_bitslice_ctrl_bank60/NIBBLE[3].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT3[25] hstdm_bitslice_ctrl_bank60/NIBBLE[3].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT4[25] hstdm_bitslice_ctrl_bank60/NIBBLE[3].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT5[25] hstdm_bitslice_ctrl_bank60/NIBBLE[4].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT0[25] hstdm_bitslice_ctrl_bank60/NIBBLE[4].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT2[25] hstdm_bitslice_ctrl_bank60/NIBBLE[4].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT3[25] hstdm_bitslice_ctrl_bank60/NIBBLE[4].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT4[25] hstdm_bitslice_ctrl_bank60/NIBBLE[4].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT5[25] hstdm_bitslice_ctrl_bank60/NIBBLE[5].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT0[25] hstdm_bitslice_ctrl_bank60/NIBBLE[5].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT1[25] hstdm_bitslice_ctrl_bank60/NIBBLE[5].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT2[25] hstdm_bitslice_ctrl_bank60/NIBBLE[5].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT3[25] hstdm_bitslice_ctrl_bank60/NIBBLE[5].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT4[25] hstdm_bitslice_ctrl_bank60/NIBBLE[5].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT5[25] hstdm_bitslice_ctrl_bank60/NIBBLE[6].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT0[25] hstdm_bitslice_ctrl_bank60/NIBBLE[6].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT1[25] hstdm_bitslice_ctrl_bank60/NIBBLE[6].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT2[25] hstdm_bitslice_ctrl_bank60/NIBBLE[6].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT3[25] hstdm_bitslice_ctrl_bank60/NIBBLE[6].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT4[25] hstdm_bitslice_ctrl_bank60/NIBBLE[6].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT5[25] hstdm_bitslice_ctrl_bank60/NIBBLE[7].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT0[25] hstdm_bitslice_ctrl_bank60/NIBBLE[7].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT1[25] hstdm_bitslice_ctrl_bank60/NIBBLE[7].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT2[25] hstdm_bitslice_ctrl_bank60/NIBBLE[7].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT3[25] hstdm_bitslice_ctrl_bank60/NIBBLE[7].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT4[25] hstdm_bitslice_ctrl_bank60/NIBBLE[7].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT5[25] }

Check Type        Corner  Lib Pin                           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[25]  n/a            1.502         3.333       1.831      BITSLICE_RX_TX_X1Y101  cpm_snd_HSTDM_4_FB1_B2_A_10/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[25]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[25]  n/a            1.502         3.333       1.831      BITSLICE_RX_TX_X1Y102  cpm_snd_HSTDM_4_FB1_B2_A_11/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[25]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[25]  n/a            1.502         3.333       1.831      BITSLICE_RX_TX_X1Y93   cpm_snd_HSTDM_4_FB1_B2_A_2/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[25]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[25]  n/a            0.676         1.667       0.991      BITSLICE_RX_TX_X1Y101  cpm_snd_HSTDM_4_FB1_B2_A_10/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[25]
Low Pulse Width   Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[25]  n/a            0.676         1.667       0.991      BITSLICE_RX_TX_X1Y101  cpm_snd_HSTDM_4_FB1_B2_A_10/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[25]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[25]  n/a            0.676         1.667       0.991      BITSLICE_RX_TX_X1Y102  cpm_snd_HSTDM_4_FB1_B2_A_11/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[25]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[25]  n/a            0.676         1.667       0.991      BITSLICE_RX_TX_X1Y101  cpm_snd_HSTDM_4_FB1_B2_A_10/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[25]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[25]  n/a            0.676         1.667       0.991      BITSLICE_RX_TX_X1Y101  cpm_snd_HSTDM_4_FB1_B2_A_10/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[25]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[25]  n/a            0.676         1.667       0.991      BITSLICE_RX_TX_X1Y102  cpm_snd_HSTDM_4_FB1_B2_A_11/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[25]



---------------------------------------------------------------------------------------------------
From Clock:  hstdm_txclk_1200_bank69_clkoutphy_net
  To Clock:  hstdm_txclk_1200_bank69_clkoutphy_net

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.229ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hstdm_txclk_1200_bank69_clkoutphy_net
Waveform(ns):       { 0.000 0.417 }
Period(ns):         0.833
Sources:            { hstdm_clkgen_1200_bank69/hstdm_plle3/CLKOUTPHY }

Check Type        Corner  Lib Pin                   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location                Pin
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.400         0.833       0.433      BITSLICE_CONTROL_X1Y85  hstdm_bitslice_ctrl_bank69/NIBBLE[5].BITSLICE_CTRL.bitslice_control/PLL_CLK
Min Period        n/a     PLLE4_ADV/CLKOUTPHY       n/a            0.333         0.833       0.500      PLL_X1Y20               hstdm_clkgen_1200_bank69/hstdm_plle3/CLKOUTPHY
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.417       0.229      BITSLICE_CONTROL_X1Y85  hstdm_bitslice_ctrl_bank69/NIBBLE[5].BITSLICE_CTRL.bitslice_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.417       0.229      BITSLICE_CONTROL_X1Y85  hstdm_bitslice_ctrl_bank69/NIBBLE[5].BITSLICE_CTRL.bitslice_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.417       0.229      BITSLICE_CONTROL_X1Y85  hstdm_bitslice_ctrl_bank69/NIBBLE[5].BITSLICE_CTRL.bitslice_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.417       0.229      BITSLICE_CONTROL_X1Y85  hstdm_bitslice_ctrl_bank69/NIBBLE[5].BITSLICE_CTRL.bitslice_control/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  hstdm_txclk_1200_bank71_clkoutphy_net
  To Clock:  hstdm_txclk_1200_bank71_clkoutphy_net

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.229ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hstdm_txclk_1200_bank71_clkoutphy_net
Waveform(ns):       { 0.000 0.417 }
Period(ns):         0.833
Sources:            { hstdm_clkgen_1200_bank71/hstdm_plle3/CLKOUTPHY }

Check Type        Corner  Lib Pin                   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location                Pin
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.400         0.833       0.433      BITSLICE_CONTROL_X1Y98  hstdm_bitslice_ctrl_bank71/NIBBLE[2].BITSLICE_CTRL.bitslice_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.400         0.833       0.433      BITSLICE_CONTROL_X1Y99  hstdm_bitslice_ctrl_bank71/NIBBLE[3].BITSLICE_CTRL.bitslice_control/PLL_CLK
Min Period        n/a     PLLE4_ADV/CLKOUTPHY       n/a            0.333         0.833       0.500      PLL_X1Y24               hstdm_clkgen_1200_bank71/hstdm_plle3/CLKOUTPHY
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.417       0.229      BITSLICE_CONTROL_X1Y98  hstdm_bitslice_ctrl_bank71/NIBBLE[2].BITSLICE_CTRL.bitslice_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.417       0.229      BITSLICE_CONTROL_X1Y98  hstdm_bitslice_ctrl_bank71/NIBBLE[2].BITSLICE_CTRL.bitslice_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.417       0.229      BITSLICE_CONTROL_X1Y99  hstdm_bitslice_ctrl_bank71/NIBBLE[3].BITSLICE_CTRL.bitslice_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.417       0.229      BITSLICE_CONTROL_X1Y98  hstdm_bitslice_ctrl_bank71/NIBBLE[2].BITSLICE_CTRL.bitslice_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.417       0.229      BITSLICE_CONTROL_X1Y98  hstdm_bitslice_ctrl_bank71/NIBBLE[2].BITSLICE_CTRL.bitslice_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.417       0.229      BITSLICE_CONTROL_X1Y99  hstdm_bitslice_ctrl_bank71/NIBBLE[3].BITSLICE_CTRL.bitslice_control/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  hstdm_txclkdiv2_local
  To Clock:  hstdm_txclkdiv2_local

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :            0  Failing Endpoints,  Worst Slack        0.013ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.392ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 cpm_snd_HSTDM_4_FB1_B2_A_5/training_bit_gen_inst.BIT[3].scrambler.shift[4]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_txclkdiv2_local  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            cpm_snd_HSTDM_4_FB1_B2_A_5/training_bit_gen_inst.BIT[3].scrambler.shift[5]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_txclkdiv2_local  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             hstdm_txclkdiv2_local
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (hstdm_txclkdiv2_local rise@0.000ns - hstdm_txclkdiv2_local rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.071ns (44.099%)  route 0.090ns (55.901%))
  Logic Levels:           0  
  Phase Shift in Clock Latency:
    Source Clock:         -0.833ns
    Destination Clock:    -0.833ns
  Clock Path Skew:        0.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.913ns
    Source Clock Delay      (SCD):    0.733ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Net Delay (Source):      0.754ns (routing 0.001ns, distribution 0.753ns)
  Clock Net Delay (Destination): 0.868ns (routing 0.001ns, distribution 0.867ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_txclkdiv2_local rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     0.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082     0.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     0.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.715     2.082    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.187    -3.105 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.229    -2.876    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -2.852 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=5914, routed)        2.945     0.093    hstdm_clkgen_1200_bank60/clk_in
    SLR Crossing[1->0]   
    PLL_X1Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                     -0.389    -0.296 r  hstdm_clkgen_1200_bank60/hstdm_plle3/CLKOUT1
                         net (fo=1, routed)           0.251    -0.045    hstdm_clkgen_1200_bank60/hstdm_txclkdiv2_local
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -0.021 r  hstdm_clkgen_1200_bank60/TXCLKDIV2.txclkdiv2_bufg/O
    X7Y1 (CLOCK_ROOT)    net (fo=2856, routed)        0.754     0.733    cpm_snd_HSTDM_4_FB1_B2_A_5/txclkdiv2
    SLICE_X355Y110       FDRE                                         r  cpm_snd_HSTDM_4_FB1_B2_A_5/training_bit_gen_inst.BIT[3].scrambler.shift[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X355Y110       FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.071     0.804 r  cpm_snd_HSTDM_4_FB1_B2_A_5/training_bit_gen_inst.BIT[3].scrambler.shift[4]/Q
                         net (fo=1, routed)           0.090     0.894    cpm_snd_HSTDM_4_FB1_B2_A_5/training_bit_gen_inst.BIT[3].scrambler.shift[4]
    SLICE_X353Y110       FDRE                                         r  cpm_snd_HSTDM_4_FB1_B2_A_5/training_bit_gen_inst.BIT[3].scrambler.shift[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_txclkdiv2_local rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.932     2.639    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.694    -3.055 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.258    -2.797    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.769 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=5914, routed)        3.276     0.507    hstdm_clkgen_1200_bank60/clk_in
    SLR Crossing[1->0]   
    PLL_X1Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                     -0.779    -0.272 r  hstdm_clkgen_1200_bank60/hstdm_plle3/CLKOUT1
                         net (fo=1, routed)           0.289     0.017    hstdm_clkgen_1200_bank60/hstdm_txclkdiv2_local
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.045 r  hstdm_clkgen_1200_bank60/TXCLKDIV2.txclkdiv2_bufg/O
    X7Y1 (CLOCK_ROOT)    net (fo=2856, routed)        0.868     0.913    cpm_snd_HSTDM_4_FB1_B2_A_5/txclkdiv2
    SLICE_X353Y110       FDRE                                         r  cpm_snd_HSTDM_4_FB1_B2_A_5/training_bit_gen_inst.BIT[3].scrambler.shift[5]/C
                         clock pessimism             -0.085     0.828    
    SLICE_X353Y110       FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.053     0.881    cpm_snd_HSTDM_4_FB1_B2_A_5/training_bit_gen_inst.BIT[3].scrambler.shift[5]
  -------------------------------------------------------------------
                         required time                         -0.881    
                         arrival time                           0.894    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 cpm_snd_HSTDM_4_FB1_B2_A_5/training_bit_gen_inst.BIT[3].scrambler.shift[4]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_txclkdiv2_local  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            cpm_snd_HSTDM_4_FB1_B2_A_5/training_bit_gen_inst.BIT[3].scrambler.shift[5]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_txclkdiv2_local  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             hstdm_txclkdiv2_local
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (hstdm_txclkdiv2_local rise@0.000ns - hstdm_txclkdiv2_local rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.071ns (44.099%)  route 0.090ns (55.901%))
  Logic Levels:           0  
  Phase Shift in Clock Latency:
    Source Clock:         -0.833ns
    Destination Clock:    -0.833ns
  Clock Path Skew:        0.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.913ns
    Source Clock Delay      (SCD):    0.733ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Net Delay (Source):      0.754ns (routing 0.001ns, distribution 0.753ns)
  Clock Net Delay (Destination): 0.868ns (routing 0.001ns, distribution 0.867ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_txclkdiv2_local rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     0.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082     0.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     0.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.715     2.082    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.187    -3.105 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.229    -2.876    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -2.852 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=5914, routed)        2.945     0.093    hstdm_clkgen_1200_bank60/clk_in
    SLR Crossing[1->0]   
    PLL_X1Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                     -0.389    -0.296 r  hstdm_clkgen_1200_bank60/hstdm_plle3/CLKOUT1
                         net (fo=1, routed)           0.251    -0.045    hstdm_clkgen_1200_bank60/hstdm_txclkdiv2_local
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -0.021 r  hstdm_clkgen_1200_bank60/TXCLKDIV2.txclkdiv2_bufg/O
    X7Y1 (CLOCK_ROOT)    net (fo=2856, routed)        0.754     0.733    cpm_snd_HSTDM_4_FB1_B2_A_5/txclkdiv2
    SLICE_X355Y110       FDRE                                         r  cpm_snd_HSTDM_4_FB1_B2_A_5/training_bit_gen_inst.BIT[3].scrambler.shift[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X355Y110       FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.071     0.804 f  cpm_snd_HSTDM_4_FB1_B2_A_5/training_bit_gen_inst.BIT[3].scrambler.shift[4]/Q
                         net (fo=1, routed)           0.090     0.894    cpm_snd_HSTDM_4_FB1_B2_A_5/training_bit_gen_inst.BIT[3].scrambler.shift[4]
    SLICE_X353Y110       FDRE                                         f  cpm_snd_HSTDM_4_FB1_B2_A_5/training_bit_gen_inst.BIT[3].scrambler.shift[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_txclkdiv2_local rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.932     2.639    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.694    -3.055 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.258    -2.797    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.769 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=5914, routed)        3.276     0.507    hstdm_clkgen_1200_bank60/clk_in
    SLR Crossing[1->0]   
    PLL_X1Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                     -0.779    -0.272 r  hstdm_clkgen_1200_bank60/hstdm_plle3/CLKOUT1
                         net (fo=1, routed)           0.289     0.017    hstdm_clkgen_1200_bank60/hstdm_txclkdiv2_local
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.045 r  hstdm_clkgen_1200_bank60/TXCLKDIV2.txclkdiv2_bufg/O
    X7Y1 (CLOCK_ROOT)    net (fo=2856, routed)        0.868     0.913    cpm_snd_HSTDM_4_FB1_B2_A_5/txclkdiv2
    SLICE_X353Y110       FDRE                                         r  cpm_snd_HSTDM_4_FB1_B2_A_5/training_bit_gen_inst.BIT[3].scrambler.shift[5]/C
                         clock pessimism             -0.085     0.828    
    SLICE_X353Y110       FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.053     0.881    cpm_snd_HSTDM_4_FB1_B2_A_5/training_bit_gen_inst.BIT[3].scrambler.shift[5]
  -------------------------------------------------------------------
                         required time                         -0.881    
                         arrival time                           0.894    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 cpm_snd_HSTDM_4_FB1_B2_C_6/training_bit_gen_inst.BIT[2].scrambler.shift[13]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_txclkdiv2_local  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            cpm_snd_HSTDM_4_FB1_B2_C_6/training_bit_gen_inst.BIT[2].scrambler.shift[0]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_txclkdiv2_local  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             hstdm_txclkdiv2_local
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hstdm_txclkdiv2_local rise@0.000ns - hstdm_txclkdiv2_local rise@0.000ns)
  Data Path Delay:        0.121ns  (logic 0.054ns (44.628%)  route 0.067ns (55.372%))
  Logic Levels:           1  (LUT2=1)
  Phase Shift in Clock Latency:
    Source Clock:         -0.833ns
    Destination Clock:    -0.833ns
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.318ns
    Source Clock Delay      (SCD):    -1.398ns
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Net Delay (Source):      0.429ns (routing 0.000ns, distribution 0.429ns)
  Clock Net Delay (Destination): 0.500ns (routing 0.001ns, distribution 0.499ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_txclkdiv2_local rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.142     0.142 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.052     0.194    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.267 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.000     1.267    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -4.341    -3.074 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146    -2.928    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -2.911 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=5914, routed)        1.687    -1.224    hstdm_clkgen_1200_bank60/clk_in
    SLR Crossing[1->0]   
    PLL_X1Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                     -0.783    -2.007 r  hstdm_clkgen_1200_bank60/hstdm_plle3/CLKOUT1
                         net (fo=1, routed)           0.163    -1.844    hstdm_clkgen_1200_bank60/hstdm_txclkdiv2_local
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.827 r  hstdm_clkgen_1200_bank60/TXCLKDIV2.txclkdiv2_bufg/O
    X7Y1 (CLOCK_ROOT)    net (fo=2856, routed)        0.429    -1.398    cpm_snd_HSTDM_4_FB1_B2_C_6/txclkdiv2
    SLICE_X352Y77        FDRE                                         r  cpm_snd_HSTDM_4_FB1_B2_C_6/training_bit_gen_inst.BIT[2].scrambler.shift[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X352Y77        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040    -1.358 r  cpm_snd_HSTDM_4_FB1_B2_C_6/training_bit_gen_inst.BIT[2].scrambler.shift[13]/Q
                         net (fo=2, routed)           0.051    -1.307    cpm_snd_HSTDM_4_FB1_B2_C_6/training_bit_gen_inst.BIT[2].scrambler.shift[13]
    SLICE_X354Y77        LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.014    -1.293 r  cpm_snd_HSTDM_4_FB1_B2_C_6/training_bit_gen_inst.BIT[2].scrambler.feedback_i_i/O
                         net (fo=1, routed)           0.016    -1.277    cpm_snd_HSTDM_4_FB1_B2_C_6/training_bit_gen_inst.BIT[2].scrambler.feedback_i_i
    SLICE_X354Y77        FDRE                                         r  cpm_snd_HSTDM_4_FB1_B2_C_6/training_bit_gen_inst.BIT[2].scrambler.shift[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_txclkdiv2_local rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.299     0.299 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.057     0.356    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.438 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.123     1.561    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -4.694    -3.133 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166    -2.967    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -2.948 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=5914, routed)        1.887    -1.061    hstdm_clkgen_1200_bank60/clk_in
    SLR Crossing[1->0]   
    PLL_X1Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                     -0.963    -2.024 r  hstdm_clkgen_1200_bank60/hstdm_plle3/CLKOUT1
                         net (fo=1, routed)           0.187    -1.837    hstdm_clkgen_1200_bank60/hstdm_txclkdiv2_local
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.818 r  hstdm_clkgen_1200_bank60/TXCLKDIV2.txclkdiv2_bufg/O
    X7Y1 (CLOCK_ROOT)    net (fo=2856, routed)        0.500    -1.318    cpm_snd_HSTDM_4_FB1_B2_C_6/txclkdiv2
    SLICE_X354Y77        FDRE                                         r  cpm_snd_HSTDM_4_FB1_B2_C_6/training_bit_gen_inst.BIT[2].scrambler.shift[0]/C
                         clock pessimism             -0.020    -1.338    
    SLICE_X354Y77        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.046    -1.292    cpm_snd_HSTDM_4_FB1_B2_C_6/training_bit_gen_inst.BIT[2].scrambler.shift[0]
  -------------------------------------------------------------------
                         required time                          1.292    
                         arrival time                          -1.277    
  -------------------------------------------------------------------
                         slack                                  0.015    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hstdm_txclkdiv2_local
Waveform(ns):       { 0.000 1.667 }
Period(ns):         3.333
Sources:            { hstdm_clkgen_1200_bank60/hstdm_plle3/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I           n/a            1.499         3.333       1.834      BUFGCE_X1Y38    hstdm_clkgen_1200_bank60/TXCLKDIV2.txclkdiv2_bufg/I
Min Period        n/a     PLLE4_ADV/CLKOUT1  n/a            1.499         3.333       1.834      PLL_X1Y2        hstdm_clkgen_1200_bank60/hstdm_plle3/CLKOUT1
Min Period        n/a     FDCE/C             n/a            0.550         3.333       2.783      SLICE_X354Y117  cpm_snd_HSTDM_4_FB1_B2_A_10/ar_tx_ctrl0.R0/C
Low Pulse Width   Slow    FDCE/C             n/a            0.275         1.667       1.392      SLICE_X354Y117  cpm_snd_HSTDM_4_FB1_B2_A_10/ar_tx_ctrl0.R0/C
Low Pulse Width   Fast    FDCE/C             n/a            0.275         1.667       1.392      SLICE_X354Y117  cpm_snd_HSTDM_4_FB1_B2_A_10/ar_tx_ctrl0.R0/C
Low Pulse Width   Slow    FDCE/C             n/a            0.275         1.667       1.392      SLICE_X354Y117  cpm_snd_HSTDM_4_FB1_B2_A_10/ar_tx_ctrl0.R1/C
High Pulse Width  Slow    FDCE/C             n/a            0.275         1.667       1.392      SLICE_X354Y117  cpm_snd_HSTDM_4_FB1_B2_A_10/ar_tx_ctrl0.R0/C
High Pulse Width  Fast    FDCE/C             n/a            0.275         1.667       1.392      SLICE_X354Y117  cpm_snd_HSTDM_4_FB1_B2_A_10/ar_tx_ctrl0.R0/C
High Pulse Width  Slow    FDCE/C             n/a            0.275         1.667       1.392      SLICE_X354Y117  cpm_snd_HSTDM_4_FB1_B2_A_10/ar_tx_ctrl0.R1/C



---------------------------------------------------------------------------------------------------
From Clock:  haps_infra_clk_160
  To Clock:  haps_infra_clk_160

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         haps_infra_clk_160
Waveform(ns):       { 0.000 3.125 }
Period(ns):         6.250
Sources:            { sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFGCE/I            n/a            1.499         6.250       4.751      BUFGCE_X1Y160  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout1_buf/I
Min Period  n/a     MMCME4_ADV/CLKOUT0  n/a            1.250         6.250       5.000      MMCM_X1Y6      sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  haps_infra_clk_200
  To Clock:  haps_infra_clk_200

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :            0  Failing Endpoints,  Worst Slack        0.014ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[1].freq_core_inst/clk_dv_posedge_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by haps_infra_clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[1].freq_core_inst/freq_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by haps_infra_clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             haps_infra_clk_200
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (haps_infra_clk_200 rise@0.000ns - haps_infra_clk_200 rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.070ns (35.354%)  route 0.128ns (64.646%))
  Logic Levels:           0  
  Clock Path Skew:        0.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.714ns
    Source Clock Delay      (SCD):    -1.068ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Net Delay (Source):      1.775ns (routing 0.968ns, distribution 0.807ns)
  Clock Net Delay (Destination): 2.045ns (routing 1.066ns, distribution 0.979ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_200 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     0.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082     0.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     0.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.715     2.082    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -5.187    -3.105 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.238    -2.867    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out4_clk_wiz_0
    BUFGCE_X1Y154        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -2.843 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout4_buf/O
    X8Y8 (CLOCK_ROOT)    net (fo=166, routed)         1.775    -1.068    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[1].freq_core_inst/clk_dv_posedge_cnt_reg[0]_0
    SLICE_X425Y532       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[1].freq_core_inst/clk_dv_posedge_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X425Y532       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.070    -0.998 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[1].freq_core_inst/clk_dv_posedge_cnt_reg[1]/Q
                         net (fo=7, routed)           0.128    -0.870    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[1].freq_core_inst/clk_dv_posedge_cnt[1]
    SLICE_X426Y533       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[1].freq_core_inst/freq_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_200 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.932     2.639    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -5.694    -3.055 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.268    -2.787    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out4_clk_wiz_0
    BUFGCE_X1Y154        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.759 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout4_buf/O
    X8Y8 (CLOCK_ROOT)    net (fo=166, routed)         2.045    -0.714    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[1].freq_core_inst/clk_dv_posedge_cnt_reg[0]_0
    SLICE_X426Y533       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[1].freq_core_inst/freq_reg[5]/C
                         clock pessimism             -0.223    -0.937    
    SLICE_X426Y533       FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.053    -0.884    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[1].freq_core_inst/freq_reg[5]
  -------------------------------------------------------------------
                         required time                          0.884    
                         arrival time                          -0.870    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[1].freq_core_inst/clk_dv_posedge_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by haps_infra_clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[1].freq_core_inst/freq_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by haps_infra_clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             haps_infra_clk_200
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (haps_infra_clk_200 rise@0.000ns - haps_infra_clk_200 rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.070ns (35.354%)  route 0.128ns (64.646%))
  Logic Levels:           0  
  Clock Path Skew:        0.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.714ns
    Source Clock Delay      (SCD):    -1.068ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Net Delay (Source):      1.775ns (routing 0.968ns, distribution 0.807ns)
  Clock Net Delay (Destination): 2.045ns (routing 1.066ns, distribution 0.979ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_200 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     0.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082     0.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     0.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.715     2.082    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -5.187    -3.105 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.238    -2.867    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out4_clk_wiz_0
    BUFGCE_X1Y154        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -2.843 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout4_buf/O
    X8Y8 (CLOCK_ROOT)    net (fo=166, routed)         1.775    -1.068    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[1].freq_core_inst/clk_dv_posedge_cnt_reg[0]_0
    SLICE_X425Y532       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[1].freq_core_inst/clk_dv_posedge_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X425Y532       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.070    -0.998 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[1].freq_core_inst/clk_dv_posedge_cnt_reg[1]/Q
                         net (fo=7, routed)           0.128    -0.870    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[1].freq_core_inst/clk_dv_posedge_cnt[1]
    SLICE_X426Y533       FDRE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[1].freq_core_inst/freq_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_200 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.932     2.639    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -5.694    -3.055 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.268    -2.787    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out4_clk_wiz_0
    BUFGCE_X1Y154        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.759 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout4_buf/O
    X8Y8 (CLOCK_ROOT)    net (fo=166, routed)         2.045    -0.714    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[1].freq_core_inst/clk_dv_posedge_cnt_reg[0]_0
    SLICE_X426Y533       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[1].freq_core_inst/freq_reg[5]/C
                         clock pessimism             -0.223    -0.937    
    SLICE_X426Y533       FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.053    -0.884    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[1].freq_core_inst/freq_reg[5]
  -------------------------------------------------------------------
                         required time                          0.884    
                         arrival time                          -0.870    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_posedge_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by haps_infra_clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/freq_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by haps_infra_clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             haps_infra_clk_200
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (haps_infra_clk_200 rise@0.000ns - haps_infra_clk_200 rise@0.000ns)
  Data Path Delay:        0.175ns  (logic 0.070ns (40.000%)  route 0.105ns (60.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -1.059ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Net Delay (Source):      1.784ns (routing 0.968ns, distribution 0.816ns)
  Clock Net Delay (Destination): 2.026ns (routing 1.066ns, distribution 0.960ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_200 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     0.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082     0.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     0.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.715     2.082    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -5.187    -3.105 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.238    -2.867    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out4_clk_wiz_0
    BUFGCE_X1Y154        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -2.843 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout4_buf/O
    X8Y8 (CLOCK_ROOT)    net (fo=166, routed)         1.784    -1.059    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_posedge_cnt_reg[0]_0
    SLICE_X428Y535       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_posedge_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X428Y535       FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.070    -0.989 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_posedge_cnt_reg[9]/Q
                         net (fo=4, routed)           0.105    -0.884    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_posedge_cnt[9]
    SLICE_X429Y535       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/freq_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_200 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.932     2.639    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -5.694    -3.055 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.268    -2.787    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out4_clk_wiz_0
    BUFGCE_X1Y154        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.759 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout4_buf/O
    X8Y8 (CLOCK_ROOT)    net (fo=166, routed)         2.026    -0.733    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_posedge_cnt_reg[0]_0
    SLICE_X429Y535       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/freq_reg[13]/C
                         clock pessimism             -0.223    -0.956    
    SLICE_X429Y535       FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.053    -0.903    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/freq_reg[13]
  -------------------------------------------------------------------
                         required time                          0.903    
                         arrival time                          -0.884    
  -------------------------------------------------------------------
                         slack                                  0.019    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         haps_infra_clk_200
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I            n/a            1.499         5.000       3.501      BUFGCE_X1Y154   sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout4_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT3  n/a            1.250         5.000       3.750      MMCM_X1Y6       sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT3
Min Period        n/a     FDRE/C              n/a            0.550         5.000       4.450      SLICE_X427Y562  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/sys_idel_dv_en_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         2.500       2.225      SLICE_X427Y562  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/sys_idel_dv_en_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         2.500       2.225      SLICE_X427Y562  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/sys_idel_dv_en_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         2.500       2.225      SLICE_X428Y563  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/counter_cascade_0/counter_last_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         2.500       2.225      SLICE_X427Y562  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/sys_idel_dv_en_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         2.500       2.225      SLICE_X427Y562  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/sys_idel_dv_en_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         2.500       2.225      SLICE_X428Y563  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/counter_cascade_0/counter_last_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  haps_infra_clk_50_2_sync
  To Clock:  haps_infra_clk_50_2_sync

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :            0  Failing Endpoints,  Worst Slack        0.018ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.200ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[3].bit_synchronizer_txresetdone_inst/i_in_sync3_reg/C
                            (rising edge-triggered cell FDRE clocked by haps_infra_clk_50_2_sync  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[3].bit_synchronizer_txresetdone_inst/i_in_out_reg/D
                            (rising edge-triggered cell FDRE clocked by haps_infra_clk_50_2_sync  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             haps_infra_clk_50_2_sync
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (haps_infra_clk_50_2_sync rise@0.000ns - haps_infra_clk_50_2_sync rise@0.000ns)
  Data Path Delay:        0.176ns  (logic 0.071ns (40.341%)  route 0.105ns (59.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.633ns
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Net Delay (Source):      1.879ns (routing 0.750ns, distribution 1.129ns)
  Clock Net Delay (Destination): 2.122ns (routing 0.824ns, distribution 1.298ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_50_2_sync rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     0.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082     0.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     0.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.715     2.082    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -5.187    -3.105 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.239    -2.866    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out5_clk_wiz_0
    BUFGCE_X1Y148        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -2.842 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout5_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=610, routed)         1.879    -0.963    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[3].bit_synchronizer_txresetdone_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X430Y537       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[3].bit_synchronizer_txresetdone_inst/i_in_sync3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X430Y537       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.071    -0.892 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[3].bit_synchronizer_txresetdone_inst/i_in_sync3_reg/Q
                         net (fo=1, routed)           0.105    -0.787    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[3].bit_synchronizer_txresetdone_inst/i_in_sync3
    SLICE_X431Y537       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[3].bit_synchronizer_txresetdone_inst/i_in_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_50_2_sync rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.932     2.639    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -5.694    -3.055 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.272    -2.783    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out5_clk_wiz_0
    BUFGCE_X1Y148        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.755 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout5_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=610, routed)         2.122    -0.633    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[3].bit_synchronizer_txresetdone_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X431Y537       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[3].bit_synchronizer_txresetdone_inst/i_in_out_reg/C
                         clock pessimism             -0.227    -0.860    
    SLICE_X431Y537       FDRE (Hold_FFF2_SLICEM_C_D)
                                                      0.055    -0.805    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[3].bit_synchronizer_txresetdone_inst/i_in_out_reg
  -------------------------------------------------------------------
                         required time                          0.805    
                         arrival time                          -0.787    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[3].bit_synchronizer_txresetdone_inst/i_in_sync3_reg/C
                            (rising edge-triggered cell FDRE clocked by haps_infra_clk_50_2_sync  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[3].bit_synchronizer_txresetdone_inst/i_in_out_reg/D
                            (rising edge-triggered cell FDRE clocked by haps_infra_clk_50_2_sync  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             haps_infra_clk_50_2_sync
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (haps_infra_clk_50_2_sync rise@0.000ns - haps_infra_clk_50_2_sync rise@0.000ns)
  Data Path Delay:        0.176ns  (logic 0.071ns (40.341%)  route 0.105ns (59.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.633ns
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Net Delay (Source):      1.879ns (routing 0.750ns, distribution 1.129ns)
  Clock Net Delay (Destination): 2.122ns (routing 0.824ns, distribution 1.298ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_50_2_sync rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     0.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082     0.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     0.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.715     2.082    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -5.187    -3.105 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.239    -2.866    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out5_clk_wiz_0
    BUFGCE_X1Y148        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -2.842 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout5_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=610, routed)         1.879    -0.963    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[3].bit_synchronizer_txresetdone_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X430Y537       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[3].bit_synchronizer_txresetdone_inst/i_in_sync3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X430Y537       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.071    -0.892 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[3].bit_synchronizer_txresetdone_inst/i_in_sync3_reg/Q
                         net (fo=1, routed)           0.105    -0.787    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[3].bit_synchronizer_txresetdone_inst/i_in_sync3
    SLICE_X431Y537       FDRE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[3].bit_synchronizer_txresetdone_inst/i_in_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_50_2_sync rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.932     2.639    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -5.694    -3.055 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.272    -2.783    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out5_clk_wiz_0
    BUFGCE_X1Y148        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.755 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout5_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=610, routed)         2.122    -0.633    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[3].bit_synchronizer_txresetdone_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X431Y537       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[3].bit_synchronizer_txresetdone_inst/i_in_out_reg/C
                         clock pessimism             -0.227    -0.860    
    SLICE_X431Y537       FDRE (Hold_FFF2_SLICEM_C_D)
                                                      0.055    -0.805    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[3].bit_synchronizer_txresetdone_inst/i_in_out_reg
  -------------------------------------------------------------------
                         required time                          0.805    
                         arrival time                          -0.787    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[3].bit_synchronizer_txresetdone_inst/i_in_sync3_reg/C
                            (rising edge-triggered cell FDRE clocked by haps_infra_clk_50_2_sync  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[3].bit_synchronizer_txresetdone_inst/i_in_out_reg/D
                            (rising edge-triggered cell FDRE clocked by haps_infra_clk_50_2_sync  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             haps_infra_clk_50_2_sync
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (haps_infra_clk_50_2_sync rise@0.000ns - haps_infra_clk_50_2_sync rise@0.000ns)
  Data Path Delay:        0.118ns  (logic 0.040ns (33.898%)  route 0.078ns (66.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.717ns
    Source Clock Delay      (SCD):    -1.820ns
    Clock Pessimism Removal (CPR):    0.052ns
  Clock Net Delay (Source):      1.082ns (routing 0.425ns, distribution 0.657ns)
  Clock Net Delay (Destination): 1.220ns (routing 0.476ns, distribution 0.744ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_50_2_sync rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.142     0.142 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.052     0.194    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.267 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.000     1.267    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -4.341    -3.074 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.155    -2.919    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out5_clk_wiz_0
    BUFGCE_X1Y148        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -2.902 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout5_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=610, routed)         1.082    -1.820    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[3].bit_synchronizer_txresetdone_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X430Y537       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[3].bit_synchronizer_txresetdone_inst/i_in_sync3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X430Y537       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040    -1.780 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[3].bit_synchronizer_txresetdone_inst/i_in_sync3_reg/Q
                         net (fo=1, routed)           0.078    -1.702    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[3].bit_synchronizer_txresetdone_inst/i_in_sync3
    SLICE_X431Y537       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[3].bit_synchronizer_txresetdone_inst/i_in_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_50_2_sync rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.299     0.299 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.057     0.356    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.438 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.123     1.561    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -4.694    -3.133 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.177    -2.956    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out5_clk_wiz_0
    BUFGCE_X1Y148        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -2.937 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout5_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=610, routed)         1.220    -1.717    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[3].bit_synchronizer_txresetdone_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X431Y537       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[3].bit_synchronizer_txresetdone_inst/i_in_out_reg/C
                         clock pessimism             -0.052    -1.768    
    SLICE_X431Y537       FDRE (Hold_FFF2_SLICEM_C_D)
                                                      0.047    -1.721    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[3].bit_synchronizer_txresetdone_inst/i_in_out_reg
  -------------------------------------------------------------------
                         required time                          1.721    
                         arrival time                          -1.702    
  -------------------------------------------------------------------
                         slack                                  0.020    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         haps_infra_clk_50_2_sync
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT4 }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTYE4_CHANNEL/DRPCLK  n/a            4.000         20.000      16.000     GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     GTYE4_CHANNEL/DRPCLK  n/a            4.000         20.000      16.000     GTYE4_CHANNEL_X0Y33  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     GTYE4_CHANNEL/DRPCLK  n/a            4.000         20.000      16.000     GTYE4_CHANNEL_X0Y34  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Slow    GTYE4_CHANNEL/DRPCLK  n/a            1.800         10.000      8.200      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Fast    GTYE4_CHANNEL/DRPCLK  n/a            1.800         10.000      8.200      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Slow    GTYE4_CHANNEL/DRPCLK  n/a            1.800         10.000      8.200      GTYE4_CHANNEL_X0Y33  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Slow    GTYE4_CHANNEL/DRPCLK  n/a            1.800         10.000      8.200      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Fast    GTYE4_CHANNEL/DRPCLK  n/a            1.800         10.000      8.200      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Slow    GTYE4_CHANNEL/DRPCLK  n/a            1.800         10.000      8.200      GTYE4_CHANNEL_X0Y33  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/DRPCLK



---------------------------------------------------------------------------------------------------
From Clock:  haps_infra_clk_umr3
  To Clock:  haps_infra_clk_umr3

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.427ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_umr3_sib_us/umr3_sib2umr_inst/I_umr3_elastic_buffer/buffer_out_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by haps_infra_clk_umr3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_umr3_sib_us/I_umr3_frame_check/u_umr3_elastic_buffer/I_umr3_dp_sw_ar_mem/mem_reg_0_7_0_13/RAMF/I
                            (rising edge-triggered cell RAMD32 clocked by haps_infra_clk_umr3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             haps_infra_clk_umr3
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (haps_infra_clk_umr3 rise@0.000ns - haps_infra_clk_umr3 rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.070ns (30.435%)  route 0.160ns (69.565%))
  Logic Levels:           0  
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.723ns
    Source Clock Delay      (SCD):    -1.084ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Net Delay (Source):      1.764ns (routing 0.666ns, distribution 1.098ns)
  Clock Net Delay (Destination): 2.041ns (routing 0.731ns, distribution 1.310ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_umr3 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     0.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082     0.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     0.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.715     2.082    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -5.187    -3.105 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.233    -2.872    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out2_clk_wiz_0
    BUFGCE_X1Y167        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -2.848 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout2_buf/O
    X7Y7 (CLOCK_ROOT)    net (fo=16062, routed)       1.764    -1.084    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_umr3_sib_us/umr3_sib2umr_inst/I_umr3_elastic_buffer/haps_infra_clk2
    SLICE_X407Y540       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_umr3_sib_us/umr3_sib2umr_inst/I_umr3_elastic_buffer/buffer_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X407Y540       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.070    -1.014 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_umr3_sib_us/umr3_sib2umr_inst/I_umr3_elastic_buffer/buffer_out_reg[10]/Q
                         net (fo=1, routed)           0.160    -0.854    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_umr3_sib_us/I_umr3_frame_check/u_umr3_elastic_buffer/I_umr3_dp_sw_ar_mem/mem_reg_0_7_0_13/DIF0
    SLICE_X408Y540       RAMD32                                       r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_umr3_sib_us/I_umr3_frame_check/u_umr3_elastic_buffer/I_umr3_dp_sw_ar_mem/mem_reg_0_7_0_13/RAMF/I
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_umr3 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.932     2.639    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -5.694    -3.055 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.263    -2.792    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out2_clk_wiz_0
    BUFGCE_X1Y167        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.764 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout2_buf/O
    X7Y7 (CLOCK_ROOT)    net (fo=16062, routed)       2.041    -0.723    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_umr3_sib_us/I_umr3_frame_check/u_umr3_elastic_buffer/I_umr3_dp_sw_ar_mem/mem_reg_0_7_0_13/WCLK
    SLICE_X408Y540       RAMD32                                       r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_umr3_sib_us/I_umr3_frame_check/u_umr3_elastic_buffer/I_umr3_dp_sw_ar_mem/mem_reg_0_7_0_13/RAMF/CLK
                         clock pessimism             -0.222    -0.944    
    SLICE_X408Y540       RAMD32 (Hold_F5LUT_SLICEM_CLK_I)
                                                      0.081    -0.863    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_umr3_sib_us/I_umr3_frame_check/u_umr3_elastic_buffer/I_umr3_dp_sw_ar_mem/mem_reg_0_7_0_13/RAMF
  -------------------------------------------------------------------
                         required time                          0.863    
                         arrival time                          -0.854    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_umr3_sib_us/umr3_sib2umr_inst/I_umr3_elastic_buffer/buffer_out_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by haps_infra_clk_umr3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_umr3_sib_us/I_umr3_frame_check/u_umr3_elastic_buffer/I_umr3_dp_sw_ar_mem/mem_reg_0_7_0_13/RAMF/I
                            (rising edge-triggered cell RAMD32 clocked by haps_infra_clk_umr3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             haps_infra_clk_umr3
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (haps_infra_clk_umr3 rise@0.000ns - haps_infra_clk_umr3 rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.070ns (30.435%)  route 0.160ns (69.565%))
  Logic Levels:           0  
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.723ns
    Source Clock Delay      (SCD):    -1.084ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Net Delay (Source):      1.764ns (routing 0.666ns, distribution 1.098ns)
  Clock Net Delay (Destination): 2.041ns (routing 0.731ns, distribution 1.310ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_umr3 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     0.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082     0.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     0.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.715     2.082    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -5.187    -3.105 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.233    -2.872    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out2_clk_wiz_0
    BUFGCE_X1Y167        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -2.848 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout2_buf/O
    X7Y7 (CLOCK_ROOT)    net (fo=16062, routed)       1.764    -1.084    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_umr3_sib_us/umr3_sib2umr_inst/I_umr3_elastic_buffer/haps_infra_clk2
    SLICE_X407Y540       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_umr3_sib_us/umr3_sib2umr_inst/I_umr3_elastic_buffer/buffer_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X407Y540       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.070    -1.014 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_umr3_sib_us/umr3_sib2umr_inst/I_umr3_elastic_buffer/buffer_out_reg[10]/Q
                         net (fo=1, routed)           0.160    -0.854    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_umr3_sib_us/I_umr3_frame_check/u_umr3_elastic_buffer/I_umr3_dp_sw_ar_mem/mem_reg_0_7_0_13/DIF0
    SLICE_X408Y540       RAMD32                                       f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_umr3_sib_us/I_umr3_frame_check/u_umr3_elastic_buffer/I_umr3_dp_sw_ar_mem/mem_reg_0_7_0_13/RAMF/I
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_umr3 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.932     2.639    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -5.694    -3.055 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.263    -2.792    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out2_clk_wiz_0
    BUFGCE_X1Y167        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.764 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout2_buf/O
    X7Y7 (CLOCK_ROOT)    net (fo=16062, routed)       2.041    -0.723    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_umr3_sib_us/I_umr3_frame_check/u_umr3_elastic_buffer/I_umr3_dp_sw_ar_mem/mem_reg_0_7_0_13/WCLK
    SLICE_X408Y540       RAMD32                                       r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_umr3_sib_us/I_umr3_frame_check/u_umr3_elastic_buffer/I_umr3_dp_sw_ar_mem/mem_reg_0_7_0_13/RAMF/CLK
                         clock pessimism             -0.222    -0.944    
    SLICE_X408Y540       RAMD32 (Hold_F5LUT_SLICEM_CLK_I)
                                                      0.081    -0.863    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_umr3_sib_us/I_umr3_frame_check/u_umr3_elastic_buffer/I_umr3_dp_sw_ar_mem/mem_reg_0_7_0_13/RAMF
  -------------------------------------------------------------------
                         required time                          0.863    
                         arrival time                          -0.854    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_umr3_sib_us/umr3_sib2umr_inst/I_umr3_elastic_buffer/buffer_out_reg[84]/C
                            (rising edge-triggered cell FDCE clocked by haps_infra_clk_umr3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_umr3_sib_us/I_umr3_frame_check/u_umr3_elastic_buffer/I_umr3_dp_sw_ar_mem/mem_reg_0_7_84_97/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by haps_infra_clk_umr3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             haps_infra_clk_umr3
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (haps_infra_clk_umr3 rise@0.000ns - haps_infra_clk_umr3 rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.070ns (32.710%)  route 0.144ns (67.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    -1.097ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Net Delay (Source):      1.751ns (routing 0.666ns, distribution 1.085ns)
  Clock Net Delay (Destination): 2.009ns (routing 0.731ns, distribution 1.278ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_umr3 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     0.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082     0.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     0.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.715     2.082    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -5.187    -3.105 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.233    -2.872    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out2_clk_wiz_0
    BUFGCE_X1Y167        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -2.848 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout2_buf/O
    X7Y7 (CLOCK_ROOT)    net (fo=16062, routed)       1.751    -1.097    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_umr3_sib_us/umr3_sib2umr_inst/I_umr3_elastic_buffer/haps_infra_clk2
    SLICE_X410Y529       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_umr3_sib_us/umr3_sib2umr_inst/I_umr3_elastic_buffer/buffer_out_reg[84]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X410Y529       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.070    -1.027 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_umr3_sib_us/umr3_sib2umr_inst/I_umr3_elastic_buffer/buffer_out_reg[84]/Q
                         net (fo=1, routed)           0.144    -0.883    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_umr3_sib_us/I_umr3_frame_check/u_umr3_elastic_buffer/I_umr3_dp_sw_ar_mem/mem_reg_0_7_84_97/DIA0
    SLICE_X408Y529       RAMD32                                       r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_umr3_sib_us/I_umr3_frame_check/u_umr3_elastic_buffer/I_umr3_dp_sw_ar_mem/mem_reg_0_7_84_97/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_umr3 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.932     2.639    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -5.694    -3.055 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.263    -2.792    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out2_clk_wiz_0
    BUFGCE_X1Y167        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.764 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout2_buf/O
    X7Y7 (CLOCK_ROOT)    net (fo=16062, routed)       2.009    -0.755    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_umr3_sib_us/I_umr3_frame_check/u_umr3_elastic_buffer/I_umr3_dp_sw_ar_mem/mem_reg_0_7_84_97/WCLK
    SLICE_X408Y529       RAMD32                                       r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_umr3_sib_us/I_umr3_frame_check/u_umr3_elastic_buffer/I_umr3_dp_sw_ar_mem/mem_reg_0_7_84_97/RAMA/CLK
                         clock pessimism             -0.217    -0.971    
    SLICE_X408Y529       RAMD32 (Hold_A5LUT_SLICEM_CLK_I)
                                                      0.079    -0.892    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_umr3_sib_us/I_umr3_frame_check/u_umr3_elastic_buffer/I_umr3_dp_sw_ar_mem/mem_reg_0_7_84_97/RAMA
  -------------------------------------------------------------------
                         required time                          0.892    
                         arrival time                          -0.883    
  -------------------------------------------------------------------
                         slack                                  0.010    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         haps_infra_clk_umr3
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.739         8.000       6.261      RAMB18_X7Y182   haps_system_memory/memory_core.memory_inst_memory_inst_0_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.739         8.000       6.261      RAMB18_X7Y182   haps_system_memory/memory_core.memory_inst_memory_inst_0_0/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.739         8.000       6.261      RAMB18_X7Y164   hstdm_memory/memory_core.memory_inst_memory_inst_0_0/CLKARDCLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.573         4.000       3.427      SLICE_X391Y411  hstdm_controller/TXCTRL_OVERLAP.DLY.SRL.SYNC.delay_0_SRL.SYNC.delay_1/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.573         4.000       3.427      SLICE_X391Y411  hstdm_controller/TXCTRL_OVERLAP.DLY.SRL.SYNC.delay_0_SRL.SYNC.delay_1/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.573         4.000       3.427      SLICE_X391Y411  hstdm_controller/TXCTRL_OVERLAP.DLY.SRL.SYNC.delay_0_SRL.SYNC.delay_2/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.573         4.000       3.427      SLICE_X391Y411  hstdm_controller/TXCTRL_OVERLAP.DLY.SRL.SYNC.delay_0_SRL.SYNC.delay_1/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.573         4.000       3.427      SLICE_X391Y411  hstdm_controller/TXCTRL_OVERLAP.DLY.SRL.SYNC.delay_0_SRL.SYNC.delay_1/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.573         4.000       3.427      SLICE_X391Y411  hstdm_controller/TXCTRL_OVERLAP.DLY.SRL.SYNC.delay_0_SRL.SYNC.delay_2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  System_FB1_uB

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :            0  Failing Endpoints,  Worst Slack        6.676ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.676ns  (arrival time - required time)
  Source:                 dut_inst/registers1/Registers_I_3/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            equal
                            (output port clocked by System_FB1_uB  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             System_FB1_uB
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (System_FB1_uB rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.045ns  (logic 0.606ns (14.978%)  route 3.439ns (85.022%))
  Logic Levels:           4  (CARRY8=1 LUT6=1 OBUF=1 SRLC32E=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -2.656ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.656ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.916ns (routing 0.775ns, distribution 1.141ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F35                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibufgds/I
    HPIOBDIFFINBUF_X1Y253
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.539     0.539 r  clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.579    clk_ibufgds/OUT
    F35                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.579 r  clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.723    clk_bufg
    BUFGCE_X1Y249        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.740 r  clk_bufg/O
    X4Y9 (CLOCK_ROOT)    net (fo=372, routed)         1.916     2.656    dut_inst/registers1/Registers_I_3/WCLK
    SLR Crossing[2->1]   
    SLICE_X156Y514       RAMD32                                       r  dut_inst/registers1/Registers_I_3/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y514       RAMD32 (Prop_C6LUT_SLICEM_CLK_O)
                                                      0.110     2.766 r  dut_inst/registers1/Registers_I_3/DP/O
                         net (fo=1, routed)           0.050     2.816    dut_inst/registers1/Registersrx[62]
    SLICE_X156Y513       SRLC32E (Prop_E6LUT_SLICEM_A[0]_Q)
                                                      0.049     2.865 r  dut_inst/registers1/Registers_I_3_RNIHUPR_463129_cfg4/Q
                         net (fo=3, routed)           0.099     2.964    dut_inst/cp1/RD2ID[62]
    SLICE_X159Y512       LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.014     2.978 r  dut_inst/cp1/out_0_I_58/O
                         net (fo=1, routed)           0.007     2.985    dut_inst/cp1/out_0_I_58
    SLICE_X159Y512       CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[5])
                                                      0.030     3.015 r  dut_inst/cp1/out_0_I_59/CO[5]
                         net (fo=2, routed)           3.283     6.298    equal_c
    SLR Crossing[1->0]   
    BM44                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.403     6.701 r  equal_obuf/O
                         net (fo=0)                   0.000     6.701    equal
    BM44                                                              r  equal (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock System_FB1_uB rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           6.701    
  -------------------------------------------------------------------
                         slack                                  6.676    

Slack (MET) :             6.676ns  (arrival time - required time)
  Source:                 dut_inst/registers1/Registers_I_3/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            equal
                            (output port clocked by System_FB1_uB  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             System_FB1_uB
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (System_FB1_uB rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.045ns  (logic 0.606ns (14.978%)  route 3.439ns (85.022%))
  Logic Levels:           4  (CARRY8=1 LUT6=1 OBUF=1 SRLC32E=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -2.656ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.656ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.916ns (routing 0.775ns, distribution 1.141ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F35                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibufgds/I
    HPIOBDIFFINBUF_X1Y253
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.539     0.539 r  clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.579    clk_ibufgds/OUT
    F35                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.579 r  clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.723    clk_bufg
    BUFGCE_X1Y249        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.740 r  clk_bufg/O
    X4Y9 (CLOCK_ROOT)    net (fo=372, routed)         1.916     2.656    dut_inst/registers1/Registers_I_3/WCLK
    SLR Crossing[2->1]   
    SLICE_X156Y514       RAMD32                                       r  dut_inst/registers1/Registers_I_3/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y514       RAMD32 (Prop_C6LUT_SLICEM_CLK_O)
                                                      0.110     2.766 r  dut_inst/registers1/Registers_I_3/DP/O
                         net (fo=1, routed)           0.050     2.816    dut_inst/registers1/Registersrx[62]
    SLICE_X156Y513       SRLC32E (Prop_E6LUT_SLICEM_A[0]_Q)
                                                      0.049     2.865 f  dut_inst/registers1/Registers_I_3_RNIHUPR_463129_cfg4/Q
                         net (fo=3, routed)           0.099     2.964    dut_inst/cp1/RD2ID[62]
    SLICE_X159Y512       LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.014     2.978 r  dut_inst/cp1/out_0_I_58/O
                         net (fo=1, routed)           0.007     2.985    dut_inst/cp1/out_0_I_58
    SLICE_X159Y512       CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[5])
                                                      0.030     3.015 r  dut_inst/cp1/out_0_I_59/CO[5]
                         net (fo=2, routed)           3.283     6.298    equal_c
    SLR Crossing[1->0]   
    BM44                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.403     6.701 r  equal_obuf/O
                         net (fo=0)                   0.000     6.701    equal
    BM44                                                              r  equal (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock System_FB1_uB rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           6.701    
  -------------------------------------------------------------------
                         slack                                  6.676    

Slack (MET) :             6.676ns  (arrival time - required time)
  Source:                 dut_inst/registers1/Registers_I_3/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            equal
                            (output port clocked by System_FB1_uB  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             System_FB1_uB
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (System_FB1_uB rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.045ns  (logic 0.606ns (14.978%)  route 3.439ns (85.022%))
  Logic Levels:           4  (CARRY8=1 LUT6=1 OBUF=1 SRLC32E=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -2.656ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.656ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.916ns (routing 0.775ns, distribution 1.141ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F35                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibufgds/I
    HPIOBDIFFINBUF_X1Y253
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.539     0.539 r  clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.579    clk_ibufgds/OUT
    F35                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.579 r  clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.723    clk_bufg
    BUFGCE_X1Y249        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.740 r  clk_bufg/O
    X4Y9 (CLOCK_ROOT)    net (fo=372, routed)         1.916     2.656    dut_inst/registers1/Registers_I_3/WCLK
    SLR Crossing[2->1]   
    SLICE_X156Y514       RAMD32                                       r  dut_inst/registers1/Registers_I_3/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y514       RAMD32 (Prop_C6LUT_SLICEM_CLK_O)
                                                      0.110     2.766 r  dut_inst/registers1/Registers_I_3/DP/O
                         net (fo=1, routed)           0.050     2.816    dut_inst/registers1/Registersrx[62]
    SLICE_X156Y513       SRLC32E (Prop_E6LUT_SLICEM_A[0]_Q)
                                                      0.049     2.865 r  dut_inst/registers1/Registers_I_3_RNIHUPR_463129_cfg4/Q
                         net (fo=3, routed)           0.099     2.964    dut_inst/cp1/RD2ID[62]
    SLICE_X159Y512       LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.014     2.978 f  dut_inst/cp1/out_0_I_58/O
                         net (fo=1, routed)           0.007     2.985    dut_inst/cp1/out_0_I_58
    SLICE_X159Y512       CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[5])
                                                      0.030     3.015 r  dut_inst/cp1/out_0_I_59/CO[5]
                         net (fo=2, routed)           3.283     6.298    equal_c
    SLR Crossing[1->0]   
    BM44                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.403     6.701 r  equal_obuf/O
                         net (fo=0)                   0.000     6.701    equal
    BM44                                                              r  equal (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock System_FB1_uB rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           6.701    
  -------------------------------------------------------------------
                         slack                                  6.676    





---------------------------------------------------------------------------------------------------
From Clock:  hstdm_rxclk_1200_bank36_block3_div4
  To Clock:  hstdm_rxclk_1200_bank36_block3_div2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :            0  Failing Endpoints,  Worst Slack        0.171ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 hstdm_trainer_3/bitslip_reset[2]/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank36_block3_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_A2_D_3/bitslip_reset_local/D
                            (rising edge-triggered cell FDSE clocked by hstdm_rxclk_1200_bank36_block3_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Path Group:             hstdm_rxclk_1200_bank36_block3_div2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hstdm_rxclk_1200_bank36_block3_div2 rise@0.000ns - hstdm_rxclk_1200_bank36_block3_div4 rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.039ns (17.257%)  route 0.187ns (82.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.194ns
    Source Clock Delay      (SCD):    1.595ns
    Clock Pessimism Removal (CPR):    0.590ns
  Clock Net Delay (Source):      0.439ns (routing 0.007ns, distribution 0.432ns)
  Clock Net Delay (Destination): 0.487ns (routing 0.001ns, distribution 0.486ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank36_block3_div4 rise edge)
                                                      0.000     0.000 r  
    M48                                               0.000     0.000 r  pin_M48 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_M48/I
    HPIOBDIFFINBUF_X0Y420
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.287     0.287 r  ibufds_pin_M48/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.327    ibufds_pin_M48/OUT
    M48                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.327 r  ibufds_pin_M48/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.329    hstdm_clkgen_1200_rx_bank36_block3/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.022     0.351 f  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     0.354    hstdm_bitslice_ctrl_bank36/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y140
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.208     0.562 r  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     0.568    hstdm_clkgen_1200_rx_bank36_block3/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.162     0.730 r  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.337     1.067    hstdm_clkgen_1200_rx_bank36_block3/fifo_wrclk_out
    BUFGCE_DIV_X0Y68     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.156 r  hstdm_clkgen_1200_rx_bank36_block3/BASE4.rxclkdiv4_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=347, routed)         0.439     1.595    hstdm_trainer_3/rxclkdiv4
    SLICE_X7Y1050        FDCE                                         r  hstdm_trainer_3/bitslip_reset[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y1050        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.634 r  hstdm_trainer_3/bitslip_reset[2]/Q
                         net (fo=1, routed)           0.187     1.821    cpm_rcv_HSTDM_4_FB1_A2_D_3/bitslip_reset_in
    SLICE_X7Y1050        FDSE                                         r  cpm_rcv_HSTDM_4_FB1_A2_D_3/bitslip_reset_local/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank36_block3_div2 rise edge)
                                                      0.000     0.000 r  
    M48                                               0.000     0.000 r  pin_M48 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_M48/I
    HPIOBDIFFINBUF_X0Y420
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.382     0.382 r  ibufds_pin_M48/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.432    ibufds_pin_M48/OUT
    M48                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.432 r  ibufds_pin_M48/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.434    hstdm_clkgen_1200_rx_bank36_block3/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.037     0.471 f  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.005     0.476    hstdm_bitslice_ctrl_bank36/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y140
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.482     0.958 r  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.011     0.969    hstdm_clkgen_1200_rx_bank36_block3/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.310     1.279 r  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.409     1.688    hstdm_clkgen_1200_rx_bank36_block3/fifo_wrclk_out
    BUFGCE_X0Y408        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.707 r  hstdm_clkgen_1200_rx_bank36_block3/BASE4.rxclkdiv2_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=256, routed)         0.487     2.194    cpm_rcv_HSTDM_4_FB1_A2_D_3/rxclkdiv2
    SLICE_X7Y1050        FDSE                                         r  cpm_rcv_HSTDM_4_FB1_A2_D_3/bitslip_reset_local/C
                         clock pessimism             -0.590     1.604    
    SLICE_X7Y1050        FDSE (Hold_EFF_SLICEL_C_D)
                                                      0.046     1.650    cpm_rcv_HSTDM_4_FB1_A2_D_3/bitslip_reset_local
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 hstdm_trainer_3/bitslip_reset[2]/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank36_block3_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_A2_D_3/bitslip_reset_local/D
                            (rising edge-triggered cell FDSE clocked by hstdm_rxclk_1200_bank36_block3_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Path Group:             hstdm_rxclk_1200_bank36_block3_div2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hstdm_rxclk_1200_bank36_block3_div2 rise@0.000ns - hstdm_rxclk_1200_bank36_block3_div4 rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.039ns (17.257%)  route 0.187ns (82.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.194ns
    Source Clock Delay      (SCD):    1.595ns
    Clock Pessimism Removal (CPR):    0.590ns
  Clock Net Delay (Source):      0.439ns (routing 0.007ns, distribution 0.432ns)
  Clock Net Delay (Destination): 0.487ns (routing 0.001ns, distribution 0.486ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank36_block3_div4 rise edge)
                                                      0.000     0.000 r  
    M48                                               0.000     0.000 r  pin_M48 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_M48/I
    HPIOBDIFFINBUF_X0Y420
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.287     0.287 r  ibufds_pin_M48/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.327    ibufds_pin_M48/OUT
    M48                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.327 r  ibufds_pin_M48/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.329    hstdm_clkgen_1200_rx_bank36_block3/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.022     0.351 f  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     0.354    hstdm_bitslice_ctrl_bank36/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y140
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.208     0.562 r  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     0.568    hstdm_clkgen_1200_rx_bank36_block3/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.162     0.730 r  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.337     1.067    hstdm_clkgen_1200_rx_bank36_block3/fifo_wrclk_out
    BUFGCE_DIV_X0Y68     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.156 r  hstdm_clkgen_1200_rx_bank36_block3/BASE4.rxclkdiv4_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=347, routed)         0.439     1.595    hstdm_trainer_3/rxclkdiv4
    SLICE_X7Y1050        FDCE                                         r  hstdm_trainer_3/bitslip_reset[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y1050        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.634 f  hstdm_trainer_3/bitslip_reset[2]/Q
                         net (fo=1, routed)           0.187     1.821    cpm_rcv_HSTDM_4_FB1_A2_D_3/bitslip_reset_in
    SLICE_X7Y1050        FDSE                                         f  cpm_rcv_HSTDM_4_FB1_A2_D_3/bitslip_reset_local/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank36_block3_div2 rise edge)
                                                      0.000     0.000 r  
    M48                                               0.000     0.000 r  pin_M48 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_M48/I
    HPIOBDIFFINBUF_X0Y420
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.382     0.382 r  ibufds_pin_M48/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.432    ibufds_pin_M48/OUT
    M48                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.432 r  ibufds_pin_M48/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.434    hstdm_clkgen_1200_rx_bank36_block3/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.037     0.471 f  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.005     0.476    hstdm_bitslice_ctrl_bank36/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y140
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.482     0.958 r  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.011     0.969    hstdm_clkgen_1200_rx_bank36_block3/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.310     1.279 r  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.409     1.688    hstdm_clkgen_1200_rx_bank36_block3/fifo_wrclk_out
    BUFGCE_X0Y408        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.707 r  hstdm_clkgen_1200_rx_bank36_block3/BASE4.rxclkdiv2_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=256, routed)         0.487     2.194    cpm_rcv_HSTDM_4_FB1_A2_D_3/rxclkdiv2
    SLICE_X7Y1050        FDSE                                         r  cpm_rcv_HSTDM_4_FB1_A2_D_3/bitslip_reset_local/C
                         clock pessimism             -0.590     1.604    
    SLICE_X7Y1050        FDSE (Hold_EFF_SLICEL_C_D)
                                                      0.046     1.650    cpm_rcv_HSTDM_4_FB1_A2_D_3/bitslip_reset_local
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 hstdm_trainer_3/channel_rst_pulse_inst.fdcr1.IntQ/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank36_block3_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_A2_C_1/train_pulse_local/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank36_block3_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Path Group:             hstdm_rxclk_1200_bank36_block3_div2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hstdm_rxclk_1200_bank36_block3_div2 rise@0.000ns - hstdm_rxclk_1200_bank36_block3_div4 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.041ns (16.335%)  route 0.210ns (83.665%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.211ns
    Source Clock Delay      (SCD):    1.598ns
    Clock Pessimism Removal (CPR):    0.590ns
  Clock Net Delay (Source):      0.442ns (routing 0.007ns, distribution 0.435ns)
  Clock Net Delay (Destination): 0.504ns (routing 0.001ns, distribution 0.503ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank36_block3_div4 rise edge)
                                                      0.000     0.000 r  
    M48                                               0.000     0.000 r  pin_M48 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_M48/I
    HPIOBDIFFINBUF_X0Y420
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.287     0.287 r  ibufds_pin_M48/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.327    ibufds_pin_M48/OUT
    M48                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.327 r  ibufds_pin_M48/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.329    hstdm_clkgen_1200_rx_bank36_block3/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.022     0.351 f  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     0.354    hstdm_bitslice_ctrl_bank36/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y140
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.208     0.562 r  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     0.568    hstdm_clkgen_1200_rx_bank36_block3/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.162     0.730 r  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.337     1.067    hstdm_clkgen_1200_rx_bank36_block3/fifo_wrclk_out
    BUFGCE_DIV_X0Y68     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.156 r  hstdm_clkgen_1200_rx_bank36_block3/BASE4.rxclkdiv4_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=347, routed)         0.442     1.598    hstdm_trainer_3/rxclkdiv4
    SLICE_X5Y1048        FDRE                                         r  hstdm_trainer_3/channel_rst_pulse_inst.fdcr1.IntQ/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y1048        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     1.639 r  hstdm_trainer_3/channel_rst_pulse_inst.fdcr1.IntQ/Q
                         net (fo=4, routed)           0.210     1.849    cpm_rcv_HSTDM_4_FB1_A2_C_1/train_pulse_in
    SLICE_X7Y1047        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A2_C_1/train_pulse_local/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank36_block3_div2 rise edge)
                                                      0.000     0.000 r  
    M48                                               0.000     0.000 r  pin_M48 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_M48/I
    HPIOBDIFFINBUF_X0Y420
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.382     0.382 r  ibufds_pin_M48/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.432    ibufds_pin_M48/OUT
    M48                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.432 r  ibufds_pin_M48/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.434    hstdm_clkgen_1200_rx_bank36_block3/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.037     0.471 f  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.005     0.476    hstdm_bitslice_ctrl_bank36/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y140
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.482     0.958 r  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.011     0.969    hstdm_clkgen_1200_rx_bank36_block3/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.310     1.279 r  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.409     1.688    hstdm_clkgen_1200_rx_bank36_block3/fifo_wrclk_out
    BUFGCE_X0Y408        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.707 r  hstdm_clkgen_1200_rx_bank36_block3/BASE4.rxclkdiv2_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=256, routed)         0.504     2.211    cpm_rcv_HSTDM_4_FB1_A2_C_1/rxclkdiv2
    SLICE_X7Y1047        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A2_C_1/train_pulse_local/C
                         clock pessimism             -0.590     1.621    
    SLICE_X7Y1047        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.668    cpm_rcv_HSTDM_4_FB1_A2_C_1/train_pulse_local
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.181    





---------------------------------------------------------------------------------------------------
From Clock:  hstdm_rxclk_1200_bank36_block3_div2
  To Clock:  hstdm_rxclk_1200_bank36_block3_div4

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :            0  Failing Endpoints,  Worst Slack        0.156ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 cpm_rcv_HSTDM_4_FB1_A2_C_1/training_bit_pattern_rebuild.BASE4.EQ[3].bitmsb[3]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank36_block3_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_A2_C_1/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[7]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank36_block3_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             hstdm_rxclk_1200_bank36_block3_div4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hstdm_rxclk_1200_bank36_block3_div4 rise@0.000ns - hstdm_rxclk_1200_bank36_block3_div2 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.039ns (9.848%)  route 0.357ns (90.151%))
  Logic Levels:           0  
  Clock Path Skew:        0.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.297ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.590ns
  Clock Net Delay (Source):      0.430ns (routing 0.000ns, distribution 0.430ns)
  Clock Net Delay (Destination): 0.511ns (routing 0.007ns, distribution 0.504ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank36_block3_div2 rise edge)
                                                      0.000     0.000 r  
    M48                                               0.000     0.000 r  pin_M48 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_M48/I
    HPIOBDIFFINBUF_X0Y420
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.287     0.287 r  ibufds_pin_M48/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.327    ibufds_pin_M48/OUT
    M48                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.327 r  ibufds_pin_M48/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.329    hstdm_clkgen_1200_rx_bank36_block3/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.022     0.351 f  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     0.354    hstdm_bitslice_ctrl_bank36/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y140
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.208     0.562 r  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     0.568    hstdm_clkgen_1200_rx_bank36_block3/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.162     0.730 r  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.337     1.067    hstdm_clkgen_1200_rx_bank36_block3/fifo_wrclk_out
    BUFGCE_X0Y408        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.084 r  hstdm_clkgen_1200_rx_bank36_block3/BASE4.rxclkdiv2_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=256, routed)         0.430     1.514    cpm_rcv_HSTDM_4_FB1_A2_C_1/rxclkdiv2
    SLICE_X5Y1045        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A2_C_1/training_bit_pattern_rebuild.BASE4.EQ[3].bitmsb[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y1045        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.553 r  cpm_rcv_HSTDM_4_FB1_A2_C_1/training_bit_pattern_rebuild.BASE4.EQ[3].bitmsb[3]/Q
                         net (fo=1, routed)           0.357     1.910    cpm_rcv_HSTDM_4_FB1_A2_C_1/training_bit_pattern_rebuild.BASE4.EQ[3].bitmsb[3]
    SLICE_X7Y1042        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A2_C_1/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank36_block3_div4 rise edge)
                                                      0.000     0.000 r  
    M48                                               0.000     0.000 r  pin_M48 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_M48/I
    HPIOBDIFFINBUF_X0Y420
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.382     0.382 r  ibufds_pin_M48/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.432    ibufds_pin_M48/OUT
    M48                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.432 r  ibufds_pin_M48/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.434    hstdm_clkgen_1200_rx_bank36_block3/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.037     0.471 f  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.005     0.476    hstdm_bitslice_ctrl_bank36/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y140
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.482     0.958 r  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.011     0.969    hstdm_clkgen_1200_rx_bank36_block3/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.310     1.279 r  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.407     1.686    hstdm_clkgen_1200_rx_bank36_block3/fifo_wrclk_out
    BUFGCE_DIV_X0Y68     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     1.786 r  hstdm_clkgen_1200_rx_bank36_block3/BASE4.rxclkdiv4_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=347, routed)         0.511     2.297    cpm_rcv_HSTDM_4_FB1_A2_C_1/rxclkdiv4
    SLICE_X7Y1042        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A2_C_1/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[7]/C
                         clock pessimism             -0.590     1.707    
    SLICE_X7Y1042        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     1.754    cpm_rcv_HSTDM_4_FB1_A2_C_1/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[7]
  -------------------------------------------------------------------
                         required time                         -1.754    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 cpm_rcv_HSTDM_4_FB1_A2_C_1/training_bit_pattern_rebuild.BASE4.EQ[3].bitmsb[3]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank36_block3_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_A2_C_1/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[7]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank36_block3_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             hstdm_rxclk_1200_bank36_block3_div4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hstdm_rxclk_1200_bank36_block3_div4 rise@0.000ns - hstdm_rxclk_1200_bank36_block3_div2 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.039ns (9.848%)  route 0.357ns (90.151%))
  Logic Levels:           0  
  Clock Path Skew:        0.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.297ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.590ns
  Clock Net Delay (Source):      0.430ns (routing 0.000ns, distribution 0.430ns)
  Clock Net Delay (Destination): 0.511ns (routing 0.007ns, distribution 0.504ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank36_block3_div2 rise edge)
                                                      0.000     0.000 r  
    M48                                               0.000     0.000 r  pin_M48 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_M48/I
    HPIOBDIFFINBUF_X0Y420
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.287     0.287 r  ibufds_pin_M48/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.327    ibufds_pin_M48/OUT
    M48                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.327 r  ibufds_pin_M48/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.329    hstdm_clkgen_1200_rx_bank36_block3/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.022     0.351 f  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     0.354    hstdm_bitslice_ctrl_bank36/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y140
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.208     0.562 r  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     0.568    hstdm_clkgen_1200_rx_bank36_block3/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.162     0.730 r  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.337     1.067    hstdm_clkgen_1200_rx_bank36_block3/fifo_wrclk_out
    BUFGCE_X0Y408        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.084 r  hstdm_clkgen_1200_rx_bank36_block3/BASE4.rxclkdiv2_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=256, routed)         0.430     1.514    cpm_rcv_HSTDM_4_FB1_A2_C_1/rxclkdiv2
    SLICE_X5Y1045        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A2_C_1/training_bit_pattern_rebuild.BASE4.EQ[3].bitmsb[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y1045        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.553 f  cpm_rcv_HSTDM_4_FB1_A2_C_1/training_bit_pattern_rebuild.BASE4.EQ[3].bitmsb[3]/Q
                         net (fo=1, routed)           0.357     1.910    cpm_rcv_HSTDM_4_FB1_A2_C_1/training_bit_pattern_rebuild.BASE4.EQ[3].bitmsb[3]
    SLICE_X7Y1042        FDRE                                         f  cpm_rcv_HSTDM_4_FB1_A2_C_1/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank36_block3_div4 rise edge)
                                                      0.000     0.000 r  
    M48                                               0.000     0.000 r  pin_M48 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_M48/I
    HPIOBDIFFINBUF_X0Y420
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.382     0.382 r  ibufds_pin_M48/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.432    ibufds_pin_M48/OUT
    M48                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.432 r  ibufds_pin_M48/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.434    hstdm_clkgen_1200_rx_bank36_block3/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.037     0.471 f  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.005     0.476    hstdm_bitslice_ctrl_bank36/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y140
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.482     0.958 r  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.011     0.969    hstdm_clkgen_1200_rx_bank36_block3/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.310     1.279 r  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.407     1.686    hstdm_clkgen_1200_rx_bank36_block3/fifo_wrclk_out
    BUFGCE_DIV_X0Y68     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     1.786 r  hstdm_clkgen_1200_rx_bank36_block3/BASE4.rxclkdiv4_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=347, routed)         0.511     2.297    cpm_rcv_HSTDM_4_FB1_A2_C_1/rxclkdiv4
    SLICE_X7Y1042        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A2_C_1/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[7]/C
                         clock pessimism             -0.590     1.707    
    SLICE_X7Y1042        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     1.754    cpm_rcv_HSTDM_4_FB1_A2_C_1/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[7]
  -------------------------------------------------------------------
                         required time                         -1.754    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 cpm_rcv_HSTDM_4_FB1_A2_D_3/training_bit_pattern_rebuild.BASE4.rdatap[0]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank36_block3_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_A2_D_3/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[0]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank36_block3_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             hstdm_rxclk_1200_bank36_block3_div4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hstdm_rxclk_1200_bank36_block3_div4 rise@0.000ns - hstdm_rxclk_1200_bank36_block3_div2 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.039ns (9.799%)  route 0.359ns (90.201%))
  Logic Levels:           0  
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.303ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.590ns
  Clock Net Delay (Source):      0.439ns (routing 0.000ns, distribution 0.439ns)
  Clock Net Delay (Destination): 0.517ns (routing 0.007ns, distribution 0.510ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank36_block3_div2 rise edge)
                                                      0.000     0.000 r  
    M48                                               0.000     0.000 r  pin_M48 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_M48/I
    HPIOBDIFFINBUF_X0Y420
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.287     0.287 r  ibufds_pin_M48/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.327    ibufds_pin_M48/OUT
    M48                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.327 r  ibufds_pin_M48/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.329    hstdm_clkgen_1200_rx_bank36_block3/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.022     0.351 f  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     0.354    hstdm_bitslice_ctrl_bank36/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y140
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.208     0.562 r  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     0.568    hstdm_clkgen_1200_rx_bank36_block3/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.162     0.730 r  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.337     1.067    hstdm_clkgen_1200_rx_bank36_block3/fifo_wrclk_out
    BUFGCE_X0Y408        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.084 r  hstdm_clkgen_1200_rx_bank36_block3/BASE4.rxclkdiv2_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=256, routed)         0.439     1.523    cpm_rcv_HSTDM_4_FB1_A2_D_3/rxclkdiv2
    SLICE_X7Y1044        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A2_D_3/training_bit_pattern_rebuild.BASE4.rdatap[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y1044        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.562 r  cpm_rcv_HSTDM_4_FB1_A2_D_3/training_bit_pattern_rebuild.BASE4.rdatap[0]/Q
                         net (fo=2, routed)           0.359     1.921    cpm_rcv_HSTDM_4_FB1_A2_D_3/training_bit_pattern_rebuild.BASE4.rdatap[0]
    SLICE_X8Y1043        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A2_D_3/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank36_block3_div4 rise edge)
                                                      0.000     0.000 r  
    M48                                               0.000     0.000 r  pin_M48 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_M48/I
    HPIOBDIFFINBUF_X0Y420
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.382     0.382 r  ibufds_pin_M48/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.432    ibufds_pin_M48/OUT
    M48                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.432 r  ibufds_pin_M48/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.434    hstdm_clkgen_1200_rx_bank36_block3/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.037     0.471 f  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.005     0.476    hstdm_bitslice_ctrl_bank36/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y140
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.482     0.958 r  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.011     0.969    hstdm_clkgen_1200_rx_bank36_block3/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.310     1.279 r  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.407     1.686    hstdm_clkgen_1200_rx_bank36_block3/fifo_wrclk_out
    BUFGCE_DIV_X0Y68     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     1.786 r  hstdm_clkgen_1200_rx_bank36_block3/BASE4.rxclkdiv4_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=347, routed)         0.517     2.303    cpm_rcv_HSTDM_4_FB1_A2_D_3/rxclkdiv4
    SLICE_X8Y1043        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A2_D_3/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[0]/C
                         clock pessimism             -0.590     1.713    
    SLICE_X8Y1043        FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.046     1.759    cpm_rcv_HSTDM_4_FB1_A2_D_3/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[0]
  -------------------------------------------------------------------
                         required time                         -1.759    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.162    





---------------------------------------------------------------------------------------------------
From Clock:  hstdm_rxclk_1200_bank37_block4_div4
  To Clock:  hstdm_rxclk_1200_bank37_block4_div2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :            0  Failing Endpoints,  Worst Slack        0.174ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 hstdm_trainer_4/bitslip_reset[1]/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank37_block4_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_A3_C_0/bitslip_reset_local/D
                            (rising edge-triggered cell FDSE clocked by hstdm_rxclk_1200_bank37_block4_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Path Group:             hstdm_rxclk_1200_bank37_block4_div2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hstdm_rxclk_1200_bank37_block4_div2 rise@0.000ns - hstdm_rxclk_1200_bank37_block4_div4 rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.039ns (17.257%)  route 0.187ns (82.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.230ns
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.590ns
  Clock Net Delay (Source):      0.450ns (routing 0.007ns, distribution 0.443ns)
  Clock Net Delay (Destination): 0.495ns (routing 0.001ns, distribution 0.494ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank37_block4_div4 rise edge)
                                                      0.000     0.000 r  
    D45                                               0.000     0.000 f  pin_D45 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_D45/I
    HPIOBDIFFINBUF_X0Y444
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.315     0.315 f  ibufds_pin_D45/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.355    ibufds_pin_D45/OUT
    D45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.355 f  ibufds_pin_D45/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.357    hstdm_clkgen_1200_rx_bank37_block4/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.022     0.379 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     0.382    hstdm_bitslice_ctrl_bank37/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y148
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.208     0.590 r  hstdm_bitslice_ctrl_bank37/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     0.596    hstdm_clkgen_1200_rx_bank37_block4/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.162     0.758 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.337     1.095    hstdm_clkgen_1200_rx_bank37_block4/fifo_wrclk_out
    BUFGCE_DIV_X0Y72     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.184 r  hstdm_clkgen_1200_rx_bank37_block4/BASE4.rxclkdiv4_bufg/O
    X0Y18 (CLOCK_ROOT)   net (fo=347, routed)         0.450     1.634    hstdm_trainer_4/rxclkdiv4
    SLICE_X7Y1120        FDCE                                         r  hstdm_trainer_4/bitslip_reset[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y1120        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.673 r  hstdm_trainer_4/bitslip_reset[1]/Q
                         net (fo=1, routed)           0.187     1.860    cpm_rcv_HSTDM_4_FB1_A3_C_0/bitslip_reset_in
    SLICE_X7Y1120        FDSE                                         r  cpm_rcv_HSTDM_4_FB1_A3_C_0/bitslip_reset_local/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank37_block4_div2 rise edge)
                                                      0.000     0.000 f  
    D45                                               0.000     0.000 f  pin_D45 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_D45/I
    HPIOBDIFFINBUF_X0Y444
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.410     0.410 f  ibufds_pin_D45/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.460    ibufds_pin_D45/OUT
    D45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.460 f  ibufds_pin_D45/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.462    hstdm_clkgen_1200_rx_bank37_block4/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.037     0.499 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.005     0.504    hstdm_bitslice_ctrl_bank37/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y148
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.482     0.986 r  hstdm_bitslice_ctrl_bank37/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.011     0.997    hstdm_clkgen_1200_rx_bank37_block4/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.310     1.307 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.409     1.716    hstdm_clkgen_1200_rx_bank37_block4/fifo_wrclk_out
    BUFGCE_X0Y432        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.735 r  hstdm_clkgen_1200_rx_bank37_block4/BASE4.rxclkdiv2_bufg/O
    X0Y18 (CLOCK_ROOT)   net (fo=256, routed)         0.495     2.230    cpm_rcv_HSTDM_4_FB1_A3_C_0/rxclkdiv2
    SLICE_X7Y1120        FDSE                                         r  cpm_rcv_HSTDM_4_FB1_A3_C_0/bitslip_reset_local/C
                         clock pessimism             -0.590     1.640    
    SLICE_X7Y1120        FDSE (Hold_EFF_SLICEL_C_D)
                                                      0.046     1.686    cpm_rcv_HSTDM_4_FB1_A3_C_0/bitslip_reset_local
  -------------------------------------------------------------------
                         required time                         -1.686    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 hstdm_trainer_4/bitslip_reset[1]/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank37_block4_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_A3_C_0/bitslip_reset_local/D
                            (rising edge-triggered cell FDSE clocked by hstdm_rxclk_1200_bank37_block4_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Path Group:             hstdm_rxclk_1200_bank37_block4_div2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hstdm_rxclk_1200_bank37_block4_div2 rise@0.000ns - hstdm_rxclk_1200_bank37_block4_div4 rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.039ns (17.257%)  route 0.187ns (82.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.230ns
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.590ns
  Clock Net Delay (Source):      0.450ns (routing 0.007ns, distribution 0.443ns)
  Clock Net Delay (Destination): 0.495ns (routing 0.001ns, distribution 0.494ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank37_block4_div4 rise edge)
                                                      0.000     0.000 r  
    D45                                               0.000     0.000 f  pin_D45 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_D45/I
    HPIOBDIFFINBUF_X0Y444
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.315     0.315 f  ibufds_pin_D45/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.355    ibufds_pin_D45/OUT
    D45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.355 f  ibufds_pin_D45/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.357    hstdm_clkgen_1200_rx_bank37_block4/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.022     0.379 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     0.382    hstdm_bitslice_ctrl_bank37/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y148
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.208     0.590 r  hstdm_bitslice_ctrl_bank37/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     0.596    hstdm_clkgen_1200_rx_bank37_block4/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.162     0.758 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.337     1.095    hstdm_clkgen_1200_rx_bank37_block4/fifo_wrclk_out
    BUFGCE_DIV_X0Y72     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.184 r  hstdm_clkgen_1200_rx_bank37_block4/BASE4.rxclkdiv4_bufg/O
    X0Y18 (CLOCK_ROOT)   net (fo=347, routed)         0.450     1.634    hstdm_trainer_4/rxclkdiv4
    SLICE_X7Y1120        FDCE                                         r  hstdm_trainer_4/bitslip_reset[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y1120        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.673 f  hstdm_trainer_4/bitslip_reset[1]/Q
                         net (fo=1, routed)           0.187     1.860    cpm_rcv_HSTDM_4_FB1_A3_C_0/bitslip_reset_in
    SLICE_X7Y1120        FDSE                                         f  cpm_rcv_HSTDM_4_FB1_A3_C_0/bitslip_reset_local/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank37_block4_div2 rise edge)
                                                      0.000     0.000 f  
    D45                                               0.000     0.000 f  pin_D45 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_D45/I
    HPIOBDIFFINBUF_X0Y444
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.410     0.410 f  ibufds_pin_D45/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.460    ibufds_pin_D45/OUT
    D45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.460 f  ibufds_pin_D45/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.462    hstdm_clkgen_1200_rx_bank37_block4/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.037     0.499 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.005     0.504    hstdm_bitslice_ctrl_bank37/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y148
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.482     0.986 r  hstdm_bitslice_ctrl_bank37/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.011     0.997    hstdm_clkgen_1200_rx_bank37_block4/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.310     1.307 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.409     1.716    hstdm_clkgen_1200_rx_bank37_block4/fifo_wrclk_out
    BUFGCE_X0Y432        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.735 r  hstdm_clkgen_1200_rx_bank37_block4/BASE4.rxclkdiv2_bufg/O
    X0Y18 (CLOCK_ROOT)   net (fo=256, routed)         0.495     2.230    cpm_rcv_HSTDM_4_FB1_A3_C_0/rxclkdiv2
    SLICE_X7Y1120        FDSE                                         r  cpm_rcv_HSTDM_4_FB1_A3_C_0/bitslip_reset_local/C
                         clock pessimism             -0.590     1.640    
    SLICE_X7Y1120        FDSE (Hold_EFF_SLICEL_C_D)
                                                      0.046     1.686    cpm_rcv_HSTDM_4_FB1_A3_C_0/bitslip_reset_local
  -------------------------------------------------------------------
                         required time                         -1.686    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 hstdm_trainer_4/bitslip_pulse[0]/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank37_block4_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_A3_C_1/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr2.IntQ/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank37_block4_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Path Group:             hstdm_rxclk_1200_bank37_block4_div2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hstdm_rxclk_1200_bank37_block4_div2 rise@0.000ns - hstdm_rxclk_1200_bank37_block4_div4 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.041ns (17.672%)  route 0.191ns (82.328%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.221ns
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.590ns
  Clock Net Delay (Source):      0.439ns (routing 0.007ns, distribution 0.432ns)
  Clock Net Delay (Destination): 0.486ns (routing 0.001ns, distribution 0.485ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank37_block4_div4 rise edge)
                                                      0.000     0.000 r  
    D45                                               0.000     0.000 f  pin_D45 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_D45/I
    HPIOBDIFFINBUF_X0Y444
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.315     0.315 f  ibufds_pin_D45/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.355    ibufds_pin_D45/OUT
    D45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.355 f  ibufds_pin_D45/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.357    hstdm_clkgen_1200_rx_bank37_block4/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.022     0.379 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     0.382    hstdm_bitslice_ctrl_bank37/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y148
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.208     0.590 r  hstdm_bitslice_ctrl_bank37/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     0.596    hstdm_clkgen_1200_rx_bank37_block4/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.162     0.758 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.337     1.095    hstdm_clkgen_1200_rx_bank37_block4/fifo_wrclk_out
    BUFGCE_DIV_X0Y72     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.184 r  hstdm_clkgen_1200_rx_bank37_block4/BASE4.rxclkdiv4_bufg/O
    X0Y18 (CLOCK_ROOT)   net (fo=347, routed)         0.439     1.623    hstdm_trainer_4/rxclkdiv4
    SLICE_X3Y1120        FDCE                                         r  hstdm_trainer_4/bitslip_pulse[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1120        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     1.664 r  hstdm_trainer_4/bitslip_pulse[0]/Q
                         net (fo=2, routed)           0.191     1.855    cpm_rcv_HSTDM_4_FB1_A3_C_1/bitslip_pulse_in
    SLICE_X3Y1121        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A3_C_1/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr2.IntQ/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank37_block4_div2 rise edge)
                                                      0.000     0.000 f  
    D45                                               0.000     0.000 f  pin_D45 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_D45/I
    HPIOBDIFFINBUF_X0Y444
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.410     0.410 f  ibufds_pin_D45/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.460    ibufds_pin_D45/OUT
    D45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.460 f  ibufds_pin_D45/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.462    hstdm_clkgen_1200_rx_bank37_block4/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.037     0.499 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.005     0.504    hstdm_bitslice_ctrl_bank37/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y148
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.482     0.986 r  hstdm_bitslice_ctrl_bank37/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.011     0.997    hstdm_clkgen_1200_rx_bank37_block4/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.310     1.307 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.409     1.716    hstdm_clkgen_1200_rx_bank37_block4/fifo_wrclk_out
    BUFGCE_X0Y432        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.735 r  hstdm_clkgen_1200_rx_bank37_block4/BASE4.rxclkdiv2_bufg/O
    X0Y18 (CLOCK_ROOT)   net (fo=256, routed)         0.486     2.221    cpm_rcv_HSTDM_4_FB1_A3_C_1/rxclkdiv2
    SLICE_X3Y1121        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A3_C_1/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr2.IntQ/C
                         clock pessimism             -0.590     1.631    
    SLICE_X3Y1121        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     1.678    cpm_rcv_HSTDM_4_FB1_A3_C_1/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr2.IntQ
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.177    





---------------------------------------------------------------------------------------------------
From Clock:  hstdm_rxclk_1200_bank37_block4_div2
  To Clock:  hstdm_rxclk_1200_bank37_block4_div4

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :            0  Failing Endpoints,  Worst Slack        0.159ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 cpm_rcv_HSTDM_4_FB1_A3_C_0/training_bit_pattern_rebuild.BASE4.rdatap[3]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank37_block4_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_A3_C_0/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[3]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank37_block4_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             hstdm_rxclk_1200_bank37_block4_div4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hstdm_rxclk_1200_bank37_block4_div4 rise@0.000ns - hstdm_rxclk_1200_bank37_block4_div2 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.037ns (9.158%)  route 0.367ns (90.842%))
  Logic Levels:           0  
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.328ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.590ns
  Clock Net Delay (Source):      0.427ns (routing 0.000ns, distribution 0.427ns)
  Clock Net Delay (Destination): 0.514ns (routing 0.007ns, distribution 0.507ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank37_block4_div2 rise edge)
                                                      0.000     0.000 r  
    D45                                               0.000     0.000 f  pin_D45 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_D45/I
    HPIOBDIFFINBUF_X0Y444
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.315     0.315 f  ibufds_pin_D45/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.355    ibufds_pin_D45/OUT
    D45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.355 f  ibufds_pin_D45/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.357    hstdm_clkgen_1200_rx_bank37_block4/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.022     0.379 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     0.382    hstdm_bitslice_ctrl_bank37/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y148
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.208     0.590 r  hstdm_bitslice_ctrl_bank37/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     0.596    hstdm_clkgen_1200_rx_bank37_block4/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.162     0.758 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.337     1.095    hstdm_clkgen_1200_rx_bank37_block4/fifo_wrclk_out
    BUFGCE_X0Y432        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.112 r  hstdm_clkgen_1200_rx_bank37_block4/BASE4.rxclkdiv2_bufg/O
    X0Y18 (CLOCK_ROOT)   net (fo=256, routed)         0.427     1.539    cpm_rcv_HSTDM_4_FB1_A3_C_0/rxclkdiv2
    SLICE_X6Y1109        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A3_C_0/training_bit_pattern_rebuild.BASE4.rdatap[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1109        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     1.576 r  cpm_rcv_HSTDM_4_FB1_A3_C_0/training_bit_pattern_rebuild.BASE4.rdatap[3]/Q
                         net (fo=2, routed)           0.367     1.943    cpm_rcv_HSTDM_4_FB1_A3_C_0/training_bit_pattern_rebuild.BASE4.rdatap[3]
    SLICE_X6Y1107        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A3_C_0/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank37_block4_div4 rise edge)
                                                      0.000     0.000 f  
    D45                                               0.000     0.000 f  pin_D45 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_D45/I
    HPIOBDIFFINBUF_X0Y444
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.410     0.410 f  ibufds_pin_D45/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.460    ibufds_pin_D45/OUT
    D45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.460 f  ibufds_pin_D45/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.462    hstdm_clkgen_1200_rx_bank37_block4/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.037     0.499 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.005     0.504    hstdm_bitslice_ctrl_bank37/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y148
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.482     0.986 r  hstdm_bitslice_ctrl_bank37/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.011     0.997    hstdm_clkgen_1200_rx_bank37_block4/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.310     1.307 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.407     1.714    hstdm_clkgen_1200_rx_bank37_block4/fifo_wrclk_out
    BUFGCE_DIV_X0Y72     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     1.814 r  hstdm_clkgen_1200_rx_bank37_block4/BASE4.rxclkdiv4_bufg/O
    X0Y18 (CLOCK_ROOT)   net (fo=347, routed)         0.514     2.328    cpm_rcv_HSTDM_4_FB1_A3_C_0/rxclkdiv4
    SLICE_X6Y1107        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A3_C_0/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[3]/C
                         clock pessimism             -0.590     1.738    
    SLICE_X6Y1107        FDRE (Hold_FFF_SLICEM_C_D)
                                                      0.046     1.784    cpm_rcv_HSTDM_4_FB1_A3_C_0/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[3]
  -------------------------------------------------------------------
                         required time                         -1.784    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 cpm_rcv_HSTDM_4_FB1_A3_C_0/training_bit_pattern_rebuild.BASE4.rdatap[3]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank37_block4_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_A3_C_0/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[3]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank37_block4_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             hstdm_rxclk_1200_bank37_block4_div4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hstdm_rxclk_1200_bank37_block4_div4 rise@0.000ns - hstdm_rxclk_1200_bank37_block4_div2 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.037ns (9.158%)  route 0.367ns (90.842%))
  Logic Levels:           0  
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.328ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.590ns
  Clock Net Delay (Source):      0.427ns (routing 0.000ns, distribution 0.427ns)
  Clock Net Delay (Destination): 0.514ns (routing 0.007ns, distribution 0.507ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank37_block4_div2 rise edge)
                                                      0.000     0.000 r  
    D45                                               0.000     0.000 f  pin_D45 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_D45/I
    HPIOBDIFFINBUF_X0Y444
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.315     0.315 f  ibufds_pin_D45/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.355    ibufds_pin_D45/OUT
    D45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.355 f  ibufds_pin_D45/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.357    hstdm_clkgen_1200_rx_bank37_block4/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.022     0.379 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     0.382    hstdm_bitslice_ctrl_bank37/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y148
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.208     0.590 r  hstdm_bitslice_ctrl_bank37/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     0.596    hstdm_clkgen_1200_rx_bank37_block4/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.162     0.758 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.337     1.095    hstdm_clkgen_1200_rx_bank37_block4/fifo_wrclk_out
    BUFGCE_X0Y432        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.112 r  hstdm_clkgen_1200_rx_bank37_block4/BASE4.rxclkdiv2_bufg/O
    X0Y18 (CLOCK_ROOT)   net (fo=256, routed)         0.427     1.539    cpm_rcv_HSTDM_4_FB1_A3_C_0/rxclkdiv2
    SLICE_X6Y1109        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A3_C_0/training_bit_pattern_rebuild.BASE4.rdatap[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1109        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     1.576 f  cpm_rcv_HSTDM_4_FB1_A3_C_0/training_bit_pattern_rebuild.BASE4.rdatap[3]/Q
                         net (fo=2, routed)           0.367     1.943    cpm_rcv_HSTDM_4_FB1_A3_C_0/training_bit_pattern_rebuild.BASE4.rdatap[3]
    SLICE_X6Y1107        FDRE                                         f  cpm_rcv_HSTDM_4_FB1_A3_C_0/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank37_block4_div4 rise edge)
                                                      0.000     0.000 f  
    D45                                               0.000     0.000 f  pin_D45 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_D45/I
    HPIOBDIFFINBUF_X0Y444
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.410     0.410 f  ibufds_pin_D45/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.460    ibufds_pin_D45/OUT
    D45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.460 f  ibufds_pin_D45/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.462    hstdm_clkgen_1200_rx_bank37_block4/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.037     0.499 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.005     0.504    hstdm_bitslice_ctrl_bank37/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y148
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.482     0.986 r  hstdm_bitslice_ctrl_bank37/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.011     0.997    hstdm_clkgen_1200_rx_bank37_block4/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.310     1.307 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.407     1.714    hstdm_clkgen_1200_rx_bank37_block4/fifo_wrclk_out
    BUFGCE_DIV_X0Y72     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     1.814 r  hstdm_clkgen_1200_rx_bank37_block4/BASE4.rxclkdiv4_bufg/O
    X0Y18 (CLOCK_ROOT)   net (fo=347, routed)         0.514     2.328    cpm_rcv_HSTDM_4_FB1_A3_C_0/rxclkdiv4
    SLICE_X6Y1107        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A3_C_0/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[3]/C
                         clock pessimism             -0.590     1.738    
    SLICE_X6Y1107        FDRE (Hold_FFF_SLICEM_C_D)
                                                      0.046     1.784    cpm_rcv_HSTDM_4_FB1_A3_C_0/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[3]
  -------------------------------------------------------------------
                         required time                         -1.784    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 cpm_rcv_HSTDM_4_FB1_A3_D_2/training_bit_pattern_rebuild.BASE4.EQ[1].bitmsb[1]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank37_block4_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_A3_D_2/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[5]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank37_block4_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             hstdm_rxclk_1200_bank37_block4_div4
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (hstdm_rxclk_1200_bank37_block4_div4 rise@0.000ns - hstdm_rxclk_1200_bank37_block4_div2 rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.070ns (12.478%)  route 0.491ns (87.522%))
  Logic Levels:           0  
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.837ns
    Source Clock Delay      (SCD):    2.426ns
    Clock Pessimism Removal (CPR):    1.065ns
  Clock Net Delay (Source):      0.732ns (routing 0.001ns, distribution 0.731ns)
  Clock Net Delay (Destination): 0.895ns (routing 0.010ns, distribution 0.885ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank37_block4_div2 rise edge)
                                                      0.000     0.000 r  
    D45                                               0.000     0.000 f  pin_D45 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_D45/I
    HPIOBDIFFINBUF_X0Y444
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.478     0.478 f  ibufds_pin_D45/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.518    ibufds_pin_D45/OUT
    D45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 f  ibufds_pin_D45/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.520    hstdm_clkgen_1200_rx_bank37_block4/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     0.545 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     0.548    hstdm_bitslice_ctrl_bank37/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y148
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     0.802 r  hstdm_bitslice_ctrl_bank37/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     0.808    hstdm_clkgen_1200_rx_bank37_block4/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     1.191 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.479     1.670    hstdm_clkgen_1200_rx_bank37_block4/fifo_wrclk_out
    BUFGCE_X0Y432        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.694 r  hstdm_clkgen_1200_rx_bank37_block4/BASE4.rxclkdiv2_bufg/O
    X0Y18 (CLOCK_ROOT)   net (fo=256, routed)         0.732     2.426    cpm_rcv_HSTDM_4_FB1_A3_D_2/rxclkdiv2
    SLICE_X5Y1105        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A3_D_2/training_bit_pattern_rebuild.BASE4.EQ[1].bitmsb[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y1105        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.070     2.496 r  cpm_rcv_HSTDM_4_FB1_A3_D_2/training_bit_pattern_rebuild.BASE4.EQ[1].bitmsb[1]/Q
                         net (fo=1, routed)           0.491     2.987    cpm_rcv_HSTDM_4_FB1_A3_D_2/training_bit_pattern_rebuild.BASE4.EQ[1].bitmsb[1]
    SLICE_X6Y1107        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A3_D_2/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank37_block4_div4 rise edge)
                                                      0.000     0.000 f  
    D45                                               0.000     0.000 f  pin_D45 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_D45/I
    HPIOBDIFFINBUF_X0Y444
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.563     0.563 f  ibufds_pin_D45/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.613    ibufds_pin_D45/OUT
    D45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.613 f  ibufds_pin_D45/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.003     0.616    hstdm_clkgen_1200_rx_bank37_block4/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.666 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.672    hstdm_bitslice_ctrl_bank37/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y148
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.394 r  hstdm_bitslice_ctrl_bank37/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.407    hstdm_clkgen_1200_rx_bank37_block4/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     2.197 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.594     2.791    hstdm_clkgen_1200_rx_bank37_block4/fifo_wrclk_out
    BUFGCE_DIV_X0Y72     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     2.942 r  hstdm_clkgen_1200_rx_bank37_block4/BASE4.rxclkdiv4_bufg/O
    X0Y18 (CLOCK_ROOT)   net (fo=347, routed)         0.895     3.837    cpm_rcv_HSTDM_4_FB1_A3_D_2/rxclkdiv4
    SLICE_X6Y1107        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A3_D_2/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[5]/C
                         clock pessimism             -1.065     2.772    
    SLICE_X6Y1107        FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.053     2.825    cpm_rcv_HSTDM_4_FB1_A3_D_2/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[5]
  -------------------------------------------------------------------
                         required time                         -2.825    
                         arrival time                           2.987    
  -------------------------------------------------------------------
                         slack                                  0.162    





---------------------------------------------------------------------------------------------------
From Clock:  hstdm_rxclk_1200_bank38_block5_div4
  To Clock:  hstdm_rxclk_1200_bank38_block5_div2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 hstdm_trainer_5/bitslip_reset[3]/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank38_block5_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_A4_D_2/bitslip_reset_local/D
                            (rising edge-triggered cell FDSE clocked by hstdm_rxclk_1200_bank38_block5_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Path Group:             hstdm_rxclk_1200_bank38_block5_div2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hstdm_rxclk_1200_bank38_block5_div2 rise@0.000ns - hstdm_rxclk_1200_bank38_block5_div4 rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.039ns (18.571%)  route 0.171ns (81.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.221ns
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.590ns
  Clock Net Delay (Source):      0.439ns (routing 0.007ns, distribution 0.432ns)
  Clock Net Delay (Destination): 0.482ns (routing 0.001ns, distribution 0.481ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank38_block5_div4 rise edge)
                                                      0.000     0.000 r  
    N44                                               0.000     0.000 f  pin_N44 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_N44/I
    HPIOBDIFFINBUF_X0Y468
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.319     0.319 f  ibufds_pin_N44/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.359    ibufds_pin_N44/OUT
    N44                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.359 f  ibufds_pin_N44/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.361    hstdm_clkgen_1200_rx_bank38_block5/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.022     0.383 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     0.386    hstdm_bitslice_ctrl_bank38/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y156
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.208     0.594 r  hstdm_bitslice_ctrl_bank38/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     0.600    hstdm_clkgen_1200_rx_bank38_block5/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.162     0.762 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.337     1.099    hstdm_clkgen_1200_rx_bank38_block5/fifo_wrclk_out
    BUFGCE_DIV_X0Y76     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.188 r  hstdm_clkgen_1200_rx_bank38_block5/BASE4.rxclkdiv4_bufg/O
    X0Y19 (CLOCK_ROOT)   net (fo=347, routed)         0.439     1.627    hstdm_trainer_5/rxclkdiv4
    SLICE_X4Y1167        FDCE                                         r  hstdm_trainer_5/bitslip_reset[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y1167        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.666 r  hstdm_trainer_5/bitslip_reset[3]/Q
                         net (fo=1, routed)           0.171     1.837    cpm_rcv_HSTDM_4_FB1_A4_D_2/bitslip_reset_in
    SLICE_X3Y1167        FDSE                                         r  cpm_rcv_HSTDM_4_FB1_A4_D_2/bitslip_reset_local/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank38_block5_div2 rise edge)
                                                      0.000     0.000 f  
    N44                                               0.000     0.000 f  pin_N44 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_N44/I
    HPIOBDIFFINBUF_X0Y468
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.414     0.414 f  ibufds_pin_N44/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.464    ibufds_pin_N44/OUT
    N44                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.464 f  ibufds_pin_N44/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.466    hstdm_clkgen_1200_rx_bank38_block5/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.037     0.503 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.005     0.508    hstdm_bitslice_ctrl_bank38/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y156
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.482     0.990 r  hstdm_bitslice_ctrl_bank38/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.011     1.001    hstdm_clkgen_1200_rx_bank38_block5/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.310     1.311 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.409     1.720    hstdm_clkgen_1200_rx_bank38_block5/fifo_wrclk_out
    BUFGCE_X0Y456        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.739 r  hstdm_clkgen_1200_rx_bank38_block5/BASE4.rxclkdiv2_bufg/O
    X0Y19 (CLOCK_ROOT)   net (fo=256, routed)         0.482     2.221    cpm_rcv_HSTDM_4_FB1_A4_D_2/rxclkdiv2
    SLICE_X3Y1167        FDSE                                         r  cpm_rcv_HSTDM_4_FB1_A4_D_2/bitslip_reset_local/C
                         clock pessimism             -0.590     1.631    
    SLICE_X3Y1167        FDSE (Hold_EFF_SLICEL_C_D)
                                                      0.046     1.677    cpm_rcv_HSTDM_4_FB1_A4_D_2/bitslip_reset_local
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 hstdm_trainer_5/bitslip_reset[3]/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank38_block5_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_A4_D_2/bitslip_reset_local/D
                            (rising edge-triggered cell FDSE clocked by hstdm_rxclk_1200_bank38_block5_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Path Group:             hstdm_rxclk_1200_bank38_block5_div2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hstdm_rxclk_1200_bank38_block5_div2 rise@0.000ns - hstdm_rxclk_1200_bank38_block5_div4 rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.039ns (18.571%)  route 0.171ns (81.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.221ns
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.590ns
  Clock Net Delay (Source):      0.439ns (routing 0.007ns, distribution 0.432ns)
  Clock Net Delay (Destination): 0.482ns (routing 0.001ns, distribution 0.481ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank38_block5_div4 rise edge)
                                                      0.000     0.000 r  
    N44                                               0.000     0.000 f  pin_N44 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_N44/I
    HPIOBDIFFINBUF_X0Y468
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.319     0.319 f  ibufds_pin_N44/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.359    ibufds_pin_N44/OUT
    N44                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.359 f  ibufds_pin_N44/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.361    hstdm_clkgen_1200_rx_bank38_block5/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.022     0.383 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     0.386    hstdm_bitslice_ctrl_bank38/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y156
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.208     0.594 r  hstdm_bitslice_ctrl_bank38/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     0.600    hstdm_clkgen_1200_rx_bank38_block5/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.162     0.762 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.337     1.099    hstdm_clkgen_1200_rx_bank38_block5/fifo_wrclk_out
    BUFGCE_DIV_X0Y76     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.188 r  hstdm_clkgen_1200_rx_bank38_block5/BASE4.rxclkdiv4_bufg/O
    X0Y19 (CLOCK_ROOT)   net (fo=347, routed)         0.439     1.627    hstdm_trainer_5/rxclkdiv4
    SLICE_X4Y1167        FDCE                                         r  hstdm_trainer_5/bitslip_reset[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y1167        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.666 f  hstdm_trainer_5/bitslip_reset[3]/Q
                         net (fo=1, routed)           0.171     1.837    cpm_rcv_HSTDM_4_FB1_A4_D_2/bitslip_reset_in
    SLICE_X3Y1167        FDSE                                         f  cpm_rcv_HSTDM_4_FB1_A4_D_2/bitslip_reset_local/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank38_block5_div2 rise edge)
                                                      0.000     0.000 f  
    N44                                               0.000     0.000 f  pin_N44 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_N44/I
    HPIOBDIFFINBUF_X0Y468
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.414     0.414 f  ibufds_pin_N44/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.464    ibufds_pin_N44/OUT
    N44                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.464 f  ibufds_pin_N44/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.466    hstdm_clkgen_1200_rx_bank38_block5/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.037     0.503 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.005     0.508    hstdm_bitslice_ctrl_bank38/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y156
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.482     0.990 r  hstdm_bitslice_ctrl_bank38/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.011     1.001    hstdm_clkgen_1200_rx_bank38_block5/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.310     1.311 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.409     1.720    hstdm_clkgen_1200_rx_bank38_block5/fifo_wrclk_out
    BUFGCE_X0Y456        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.739 r  hstdm_clkgen_1200_rx_bank38_block5/BASE4.rxclkdiv2_bufg/O
    X0Y19 (CLOCK_ROOT)   net (fo=256, routed)         0.482     2.221    cpm_rcv_HSTDM_4_FB1_A4_D_2/rxclkdiv2
    SLICE_X3Y1167        FDSE                                         r  cpm_rcv_HSTDM_4_FB1_A4_D_2/bitslip_reset_local/C
                         clock pessimism             -0.590     1.631    
    SLICE_X3Y1167        FDSE (Hold_EFF_SLICEL_C_D)
                                                      0.046     1.677    cpm_rcv_HSTDM_4_FB1_A4_D_2/bitslip_reset_local
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 hstdm_trainer_5/bitslip_reset[2]/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank38_block5_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_A4_D_3/bitslip_reset_local/D
                            (rising edge-triggered cell FDSE clocked by hstdm_rxclk_1200_bank38_block5_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Path Group:             hstdm_rxclk_1200_bank38_block5_div2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hstdm_rxclk_1200_bank38_block5_div2 rise@0.000ns - hstdm_rxclk_1200_bank38_block5_div4 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.039ns (18.660%)  route 0.170ns (81.340%))
  Logic Levels:           0  
  Clock Path Skew:        -0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.225ns
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.590ns
  Clock Net Delay (Source):      0.452ns (routing 0.007ns, distribution 0.445ns)
  Clock Net Delay (Destination): 0.486ns (routing 0.001ns, distribution 0.485ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank38_block5_div4 rise edge)
                                                      0.000     0.000 r  
    N44                                               0.000     0.000 f  pin_N44 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_N44/I
    HPIOBDIFFINBUF_X0Y468
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.319     0.319 f  ibufds_pin_N44/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.359    ibufds_pin_N44/OUT
    N44                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.359 f  ibufds_pin_N44/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.361    hstdm_clkgen_1200_rx_bank38_block5/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.022     0.383 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     0.386    hstdm_bitslice_ctrl_bank38/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y156
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.208     0.594 r  hstdm_bitslice_ctrl_bank38/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     0.600    hstdm_clkgen_1200_rx_bank38_block5/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.162     0.762 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.337     1.099    hstdm_clkgen_1200_rx_bank38_block5/fifo_wrclk_out
    BUFGCE_DIV_X0Y76     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.188 r  hstdm_clkgen_1200_rx_bank38_block5/BASE4.rxclkdiv4_bufg/O
    X0Y19 (CLOCK_ROOT)   net (fo=347, routed)         0.452     1.640    hstdm_trainer_5/rxclkdiv4
    SLICE_X5Y1168        FDCE                                         r  hstdm_trainer_5/bitslip_reset[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y1168        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     1.679 r  hstdm_trainer_5/bitslip_reset[2]/Q
                         net (fo=1, routed)           0.170     1.849    cpm_rcv_HSTDM_4_FB1_A4_D_3/bitslip_reset_in
    SLICE_X7Y1168        FDSE                                         r  cpm_rcv_HSTDM_4_FB1_A4_D_3/bitslip_reset_local/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank38_block5_div2 rise edge)
                                                      0.000     0.000 f  
    N44                                               0.000     0.000 f  pin_N44 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_N44/I
    HPIOBDIFFINBUF_X0Y468
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.414     0.414 f  ibufds_pin_N44/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.464    ibufds_pin_N44/OUT
    N44                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.464 f  ibufds_pin_N44/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.466    hstdm_clkgen_1200_rx_bank38_block5/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.037     0.503 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.005     0.508    hstdm_bitslice_ctrl_bank38/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y156
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.482     0.990 r  hstdm_bitslice_ctrl_bank38/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.011     1.001    hstdm_clkgen_1200_rx_bank38_block5/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.310     1.311 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.409     1.720    hstdm_clkgen_1200_rx_bank38_block5/fifo_wrclk_out
    BUFGCE_X0Y456        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.739 r  hstdm_clkgen_1200_rx_bank38_block5/BASE4.rxclkdiv2_bufg/O
    X0Y19 (CLOCK_ROOT)   net (fo=256, routed)         0.486     2.225    cpm_rcv_HSTDM_4_FB1_A4_D_3/rxclkdiv2
    SLICE_X7Y1168        FDSE                                         r  cpm_rcv_HSTDM_4_FB1_A4_D_3/bitslip_reset_local/C
                         clock pessimism             -0.590     1.635    
    SLICE_X7Y1168        FDSE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     1.682    cpm_rcv_HSTDM_4_FB1_A4_D_3/bitslip_reset_local
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.167    





---------------------------------------------------------------------------------------------------
From Clock:  hstdm_rxclk_1200_bank38_block5_div2
  To Clock:  hstdm_rxclk_1200_bank38_block5_div4

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 cpm_rcv_HSTDM_4_FB1_A4_C_1/training_bit_pattern_rebuild.BASE4.EQ[2].bitmsb[2]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank38_block5_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_A4_C_1/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[6]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank38_block5_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             hstdm_rxclk_1200_bank38_block5_div4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hstdm_rxclk_1200_bank38_block5_div4 rise@0.000ns - hstdm_rxclk_1200_bank38_block5_div2 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.039ns (10.209%)  route 0.343ns (89.791%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.322ns
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.590ns
  Clock Net Delay (Source):      0.436ns (routing 0.000ns, distribution 0.436ns)
  Clock Net Delay (Destination): 0.504ns (routing 0.007ns, distribution 0.497ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank38_block5_div2 rise edge)
                                                      0.000     0.000 r  
    N44                                               0.000     0.000 f  pin_N44 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_N44/I
    HPIOBDIFFINBUF_X0Y468
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.319     0.319 f  ibufds_pin_N44/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.359    ibufds_pin_N44/OUT
    N44                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.359 f  ibufds_pin_N44/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.361    hstdm_clkgen_1200_rx_bank38_block5/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.022     0.383 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     0.386    hstdm_bitslice_ctrl_bank38/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y156
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.208     0.594 r  hstdm_bitslice_ctrl_bank38/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     0.600    hstdm_clkgen_1200_rx_bank38_block5/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.162     0.762 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.337     1.099    hstdm_clkgen_1200_rx_bank38_block5/fifo_wrclk_out
    BUFGCE_X0Y456        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.116 r  hstdm_clkgen_1200_rx_bank38_block5/BASE4.rxclkdiv2_bufg/O
    X0Y19 (CLOCK_ROOT)   net (fo=256, routed)         0.436     1.552    cpm_rcv_HSTDM_4_FB1_A4_C_1/rxclkdiv2
    SLICE_X4Y1181        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A4_C_1/training_bit_pattern_rebuild.BASE4.EQ[2].bitmsb[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y1181        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.591 r  cpm_rcv_HSTDM_4_FB1_A4_C_1/training_bit_pattern_rebuild.BASE4.EQ[2].bitmsb[2]/Q
                         net (fo=1, routed)           0.343     1.934    cpm_rcv_HSTDM_4_FB1_A4_C_1/training_bit_pattern_rebuild.BASE4.EQ[2].bitmsb[2]
    SLICE_X3Y1181        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A4_C_1/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank38_block5_div4 rise edge)
                                                      0.000     0.000 f  
    N44                                               0.000     0.000 f  pin_N44 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_N44/I
    HPIOBDIFFINBUF_X0Y468
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.414     0.414 f  ibufds_pin_N44/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.464    ibufds_pin_N44/OUT
    N44                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.464 f  ibufds_pin_N44/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.466    hstdm_clkgen_1200_rx_bank38_block5/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.037     0.503 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.005     0.508    hstdm_bitslice_ctrl_bank38/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y156
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.482     0.990 r  hstdm_bitslice_ctrl_bank38/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.011     1.001    hstdm_clkgen_1200_rx_bank38_block5/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.310     1.311 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.407     1.718    hstdm_clkgen_1200_rx_bank38_block5/fifo_wrclk_out
    BUFGCE_DIV_X0Y76     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     1.818 r  hstdm_clkgen_1200_rx_bank38_block5/BASE4.rxclkdiv4_bufg/O
    X0Y19 (CLOCK_ROOT)   net (fo=347, routed)         0.504     2.322    cpm_rcv_HSTDM_4_FB1_A4_C_1/rxclkdiv4
    SLICE_X3Y1181        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A4_C_1/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[6]/C
                         clock pessimism             -0.590     1.732    
    SLICE_X3Y1181        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     1.779    cpm_rcv_HSTDM_4_FB1_A4_C_1/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[6]
  -------------------------------------------------------------------
                         required time                         -1.779    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 cpm_rcv_HSTDM_4_FB1_A4_C_1/training_bit_pattern_rebuild.BASE4.EQ[2].bitmsb[2]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank38_block5_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_A4_C_1/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[6]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank38_block5_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             hstdm_rxclk_1200_bank38_block5_div4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hstdm_rxclk_1200_bank38_block5_div4 rise@0.000ns - hstdm_rxclk_1200_bank38_block5_div2 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.039ns (10.209%)  route 0.343ns (89.791%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.322ns
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.590ns
  Clock Net Delay (Source):      0.436ns (routing 0.000ns, distribution 0.436ns)
  Clock Net Delay (Destination): 0.504ns (routing 0.007ns, distribution 0.497ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank38_block5_div2 rise edge)
                                                      0.000     0.000 r  
    N44                                               0.000     0.000 f  pin_N44 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_N44/I
    HPIOBDIFFINBUF_X0Y468
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.319     0.319 f  ibufds_pin_N44/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.359    ibufds_pin_N44/OUT
    N44                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.359 f  ibufds_pin_N44/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.361    hstdm_clkgen_1200_rx_bank38_block5/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.022     0.383 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     0.386    hstdm_bitslice_ctrl_bank38/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y156
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.208     0.594 r  hstdm_bitslice_ctrl_bank38/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     0.600    hstdm_clkgen_1200_rx_bank38_block5/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.162     0.762 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.337     1.099    hstdm_clkgen_1200_rx_bank38_block5/fifo_wrclk_out
    BUFGCE_X0Y456        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.116 r  hstdm_clkgen_1200_rx_bank38_block5/BASE4.rxclkdiv2_bufg/O
    X0Y19 (CLOCK_ROOT)   net (fo=256, routed)         0.436     1.552    cpm_rcv_HSTDM_4_FB1_A4_C_1/rxclkdiv2
    SLICE_X4Y1181        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A4_C_1/training_bit_pattern_rebuild.BASE4.EQ[2].bitmsb[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y1181        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.591 f  cpm_rcv_HSTDM_4_FB1_A4_C_1/training_bit_pattern_rebuild.BASE4.EQ[2].bitmsb[2]/Q
                         net (fo=1, routed)           0.343     1.934    cpm_rcv_HSTDM_4_FB1_A4_C_1/training_bit_pattern_rebuild.BASE4.EQ[2].bitmsb[2]
    SLICE_X3Y1181        FDRE                                         f  cpm_rcv_HSTDM_4_FB1_A4_C_1/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank38_block5_div4 rise edge)
                                                      0.000     0.000 f  
    N44                                               0.000     0.000 f  pin_N44 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_N44/I
    HPIOBDIFFINBUF_X0Y468
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.414     0.414 f  ibufds_pin_N44/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.464    ibufds_pin_N44/OUT
    N44                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.464 f  ibufds_pin_N44/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.466    hstdm_clkgen_1200_rx_bank38_block5/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.037     0.503 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.005     0.508    hstdm_bitslice_ctrl_bank38/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y156
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.482     0.990 r  hstdm_bitslice_ctrl_bank38/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.011     1.001    hstdm_clkgen_1200_rx_bank38_block5/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.310     1.311 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.407     1.718    hstdm_clkgen_1200_rx_bank38_block5/fifo_wrclk_out
    BUFGCE_DIV_X0Y76     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     1.818 r  hstdm_clkgen_1200_rx_bank38_block5/BASE4.rxclkdiv4_bufg/O
    X0Y19 (CLOCK_ROOT)   net (fo=347, routed)         0.504     2.322    cpm_rcv_HSTDM_4_FB1_A4_C_1/rxclkdiv4
    SLICE_X3Y1181        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A4_C_1/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[6]/C
                         clock pessimism             -0.590     1.732    
    SLICE_X3Y1181        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     1.779    cpm_rcv_HSTDM_4_FB1_A4_C_1/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[6]
  -------------------------------------------------------------------
                         required time                         -1.779    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 cpm_rcv_HSTDM_4_FB1_A4_C_0/training_bit_pattern_rebuild.BASE4.EQ[1].bitmsb[1]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank38_block5_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_A4_C_0/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[5]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank38_block5_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             hstdm_rxclk_1200_bank38_block5_div4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hstdm_rxclk_1200_bank38_block5_div4 rise@0.000ns - hstdm_rxclk_1200_bank38_block5_div2 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.039ns (10.000%)  route 0.351ns (90.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.326ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.590ns
  Clock Net Delay (Source):      0.433ns (routing 0.000ns, distribution 0.433ns)
  Clock Net Delay (Destination): 0.508ns (routing 0.007ns, distribution 0.501ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank38_block5_div2 rise edge)
                                                      0.000     0.000 r  
    N44                                               0.000     0.000 f  pin_N44 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_N44/I
    HPIOBDIFFINBUF_X0Y468
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.319     0.319 f  ibufds_pin_N44/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.359    ibufds_pin_N44/OUT
    N44                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.359 f  ibufds_pin_N44/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.361    hstdm_clkgen_1200_rx_bank38_block5/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.022     0.383 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     0.386    hstdm_bitslice_ctrl_bank38/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y156
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.208     0.594 r  hstdm_bitslice_ctrl_bank38/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     0.600    hstdm_clkgen_1200_rx_bank38_block5/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.162     0.762 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.337     1.099    hstdm_clkgen_1200_rx_bank38_block5/fifo_wrclk_out
    BUFGCE_X0Y456        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.116 r  hstdm_clkgen_1200_rx_bank38_block5/BASE4.rxclkdiv2_bufg/O
    X0Y19 (CLOCK_ROOT)   net (fo=256, routed)         0.433     1.549    cpm_rcv_HSTDM_4_FB1_A4_C_0/rxclkdiv2
    SLICE_X5Y1182        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A4_C_0/training_bit_pattern_rebuild.BASE4.EQ[1].bitmsb[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y1182        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.588 r  cpm_rcv_HSTDM_4_FB1_A4_C_0/training_bit_pattern_rebuild.BASE4.EQ[1].bitmsb[1]/Q
                         net (fo=1, routed)           0.351     1.939    cpm_rcv_HSTDM_4_FB1_A4_C_0/training_bit_pattern_rebuild.BASE4.EQ[1].bitmsb[1]
    SLICE_X4Y1182        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A4_C_0/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank38_block5_div4 rise edge)
                                                      0.000     0.000 f  
    N44                                               0.000     0.000 f  pin_N44 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_N44/I
    HPIOBDIFFINBUF_X0Y468
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.414     0.414 f  ibufds_pin_N44/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.464    ibufds_pin_N44/OUT
    N44                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.464 f  ibufds_pin_N44/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.466    hstdm_clkgen_1200_rx_bank38_block5/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.037     0.503 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.005     0.508    hstdm_bitslice_ctrl_bank38/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y156
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.482     0.990 r  hstdm_bitslice_ctrl_bank38/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.011     1.001    hstdm_clkgen_1200_rx_bank38_block5/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.310     1.311 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.407     1.718    hstdm_clkgen_1200_rx_bank38_block5/fifo_wrclk_out
    BUFGCE_DIV_X0Y76     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     1.818 r  hstdm_clkgen_1200_rx_bank38_block5/BASE4.rxclkdiv4_bufg/O
    X0Y19 (CLOCK_ROOT)   net (fo=347, routed)         0.508     2.326    cpm_rcv_HSTDM_4_FB1_A4_C_0/rxclkdiv4
    SLICE_X4Y1182        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A4_C_0/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[5]/C
                         clock pessimism             -0.590     1.736    
    SLICE_X4Y1182        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     1.783    cpm_rcv_HSTDM_4_FB1_A4_C_0/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[5]
  -------------------------------------------------------------------
                         required time                         -1.783    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.156    





---------------------------------------------------------------------------------------------------
From Clock:  hstdm_rxclk_1200_bank60_block7_div4
  To Clock:  hstdm_rxclk_1200_bank60_block7_div2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :            0  Failing Endpoints,  Worst Slack        0.183ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 hstdm_trainer_7/channel_rst_pulse_inst.fdcr1.IntQ/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank60_block7_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_B2_A_0/train_pulse_local/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank60_block7_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Path Group:             hstdm_rxclk_1200_bank60_block7_div2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hstdm_rxclk_1200_bank60_block7_div2 rise@0.000ns - hstdm_rxclk_1200_bank60_block7_div4 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.039ns (16.456%)  route 0.198ns (83.544%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.267ns
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.591ns
  Clock Net Delay (Source):      0.445ns (routing 0.007ns, distribution 0.438ns)
  Clock Net Delay (Destination): 0.491ns (routing 0.001ns, distribution 0.490ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank60_block7_div4 rise edge)
                                                      0.000     0.000 r  
    BN16                                              0.000     0.000 f  pin_BN16 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_BN16/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.355     0.355 f  ibufds_pin_BN16/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.395    ibufds_pin_BN16/OUT
    BN16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.395 f  ibufds_pin_BN16/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.397    hstdm_clkgen_1200_rx_bank60_block7/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.022     0.419 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     0.422    hstdm_bitslice_ctrl_bank60/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X1Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.208     0.630 r  hstdm_bitslice_ctrl_bank60/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     0.636    hstdm_clkgen_1200_rx_bank60_block7/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.162     0.798 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.337     1.135    hstdm_clkgen_1200_rx_bank60_block7/fifo_wrclk_out
    BUFGCE_DIV_X1Y4      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.224 r  hstdm_clkgen_1200_rx_bank60_block7/BASE4.rxclkdiv4_bufg/O
    X7Y1 (CLOCK_ROOT)    net (fo=314, routed)         0.445     1.669    hstdm_trainer_7/rxclkdiv4
    SLICE_X354Y88        FDRE                                         r  hstdm_trainer_7/channel_rst_pulse_inst.fdcr1.IntQ/C
  -------------------------------------------------------------------    -------------------
    SLICE_X354Y88        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.708 r  hstdm_trainer_7/channel_rst_pulse_inst.fdcr1.IntQ/Q
                         net (fo=2, routed)           0.198     1.906    cpm_rcv_HSTDM_4_FB1_B2_A_0/train_pulse_in
    SLICE_X353Y89        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_B2_A_0/train_pulse_local/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank60_block7_div2 rise edge)
                                                      0.000     0.000 f  
    BN16                                              0.000     0.000 f  pin_BN16 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_BN16/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.451     0.451 f  ibufds_pin_BN16/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.501    ibufds_pin_BN16/OUT
    BN16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.501 f  ibufds_pin_BN16/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.503    hstdm_clkgen_1200_rx_bank60_block7/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.037     0.540 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.005     0.545    hstdm_bitslice_ctrl_bank60/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X1Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.482     1.027 r  hstdm_bitslice_ctrl_bank60/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.011     1.038    hstdm_clkgen_1200_rx_bank60_block7/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.310     1.348 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.409     1.757    hstdm_clkgen_1200_rx_bank60_block7/fifo_wrclk_out
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.776 r  hstdm_clkgen_1200_rx_bank60_block7/BASE4.rxclkdiv2_bufg/O
    X7Y1 (CLOCK_ROOT)    net (fo=128, routed)         0.491     2.267    cpm_rcv_HSTDM_4_FB1_B2_A_0/rxclkdiv2
    SLICE_X353Y89        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_B2_A_0/train_pulse_local/C
                         clock pessimism             -0.591     1.676    
    SLICE_X353Y89        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     1.723    cpm_rcv_HSTDM_4_FB1_B2_A_0/train_pulse_local
  -------------------------------------------------------------------
                         required time                         -1.723    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 hstdm_trainer_7/channel_rst_pulse_inst.fdcr1.IntQ/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank60_block7_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_B2_A_0/train_pulse_local/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank60_block7_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Path Group:             hstdm_rxclk_1200_bank60_block7_div2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hstdm_rxclk_1200_bank60_block7_div2 rise@0.000ns - hstdm_rxclk_1200_bank60_block7_div4 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.039ns (16.456%)  route 0.198ns (83.544%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.267ns
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.591ns
  Clock Net Delay (Source):      0.445ns (routing 0.007ns, distribution 0.438ns)
  Clock Net Delay (Destination): 0.491ns (routing 0.001ns, distribution 0.490ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank60_block7_div4 rise edge)
                                                      0.000     0.000 r  
    BN16                                              0.000     0.000 f  pin_BN16 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_BN16/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.355     0.355 f  ibufds_pin_BN16/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.395    ibufds_pin_BN16/OUT
    BN16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.395 f  ibufds_pin_BN16/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.397    hstdm_clkgen_1200_rx_bank60_block7/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.022     0.419 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     0.422    hstdm_bitslice_ctrl_bank60/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X1Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.208     0.630 r  hstdm_bitslice_ctrl_bank60/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     0.636    hstdm_clkgen_1200_rx_bank60_block7/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.162     0.798 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.337     1.135    hstdm_clkgen_1200_rx_bank60_block7/fifo_wrclk_out
    BUFGCE_DIV_X1Y4      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.224 r  hstdm_clkgen_1200_rx_bank60_block7/BASE4.rxclkdiv4_bufg/O
    X7Y1 (CLOCK_ROOT)    net (fo=314, routed)         0.445     1.669    hstdm_trainer_7/rxclkdiv4
    SLICE_X354Y88        FDRE                                         r  hstdm_trainer_7/channel_rst_pulse_inst.fdcr1.IntQ/C
  -------------------------------------------------------------------    -------------------
    SLICE_X354Y88        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.708 f  hstdm_trainer_7/channel_rst_pulse_inst.fdcr1.IntQ/Q
                         net (fo=2, routed)           0.198     1.906    cpm_rcv_HSTDM_4_FB1_B2_A_0/train_pulse_in
    SLICE_X353Y89        FDRE                                         f  cpm_rcv_HSTDM_4_FB1_B2_A_0/train_pulse_local/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank60_block7_div2 rise edge)
                                                      0.000     0.000 f  
    BN16                                              0.000     0.000 f  pin_BN16 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_BN16/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.451     0.451 f  ibufds_pin_BN16/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.501    ibufds_pin_BN16/OUT
    BN16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.501 f  ibufds_pin_BN16/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.503    hstdm_clkgen_1200_rx_bank60_block7/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.037     0.540 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.005     0.545    hstdm_bitslice_ctrl_bank60/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X1Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.482     1.027 r  hstdm_bitslice_ctrl_bank60/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.011     1.038    hstdm_clkgen_1200_rx_bank60_block7/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.310     1.348 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.409     1.757    hstdm_clkgen_1200_rx_bank60_block7/fifo_wrclk_out
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.776 r  hstdm_clkgen_1200_rx_bank60_block7/BASE4.rxclkdiv2_bufg/O
    X7Y1 (CLOCK_ROOT)    net (fo=128, routed)         0.491     2.267    cpm_rcv_HSTDM_4_FB1_B2_A_0/rxclkdiv2
    SLICE_X353Y89        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_B2_A_0/train_pulse_local/C
                         clock pessimism             -0.591     1.676    
    SLICE_X353Y89        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     1.723    cpm_rcv_HSTDM_4_FB1_B2_A_0/train_pulse_local
  -------------------------------------------------------------------
                         required time                         -1.723    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 hstdm_trainer_7/channel_rst_pulse_inst.fdcr1.IntQ/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank60_block7_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_B2_A_1/train_pulse_local/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank60_block7_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Path Group:             hstdm_rxclk_1200_bank60_block7_div2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hstdm_rxclk_1200_bank60_block7_div2 rise@0.000ns - hstdm_rxclk_1200_bank60_block7_div4 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.039ns (16.387%)  route 0.199ns (83.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.267ns
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.591ns
  Clock Net Delay (Source):      0.445ns (routing 0.007ns, distribution 0.438ns)
  Clock Net Delay (Destination): 0.491ns (routing 0.001ns, distribution 0.490ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank60_block7_div4 rise edge)
                                                      0.000     0.000 r  
    BN16                                              0.000     0.000 f  pin_BN16 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_BN16/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.355     0.355 f  ibufds_pin_BN16/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.395    ibufds_pin_BN16/OUT
    BN16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.395 f  ibufds_pin_BN16/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.397    hstdm_clkgen_1200_rx_bank60_block7/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.022     0.419 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     0.422    hstdm_bitslice_ctrl_bank60/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X1Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.208     0.630 r  hstdm_bitslice_ctrl_bank60/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     0.636    hstdm_clkgen_1200_rx_bank60_block7/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.162     0.798 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.337     1.135    hstdm_clkgen_1200_rx_bank60_block7/fifo_wrclk_out
    BUFGCE_DIV_X1Y4      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.224 r  hstdm_clkgen_1200_rx_bank60_block7/BASE4.rxclkdiv4_bufg/O
    X7Y1 (CLOCK_ROOT)    net (fo=314, routed)         0.445     1.669    hstdm_trainer_7/rxclkdiv4
    SLICE_X354Y88        FDRE                                         r  hstdm_trainer_7/channel_rst_pulse_inst.fdcr1.IntQ/C
  -------------------------------------------------------------------    -------------------
    SLICE_X354Y88        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.708 r  hstdm_trainer_7/channel_rst_pulse_inst.fdcr1.IntQ/Q
                         net (fo=2, routed)           0.199     1.907    cpm_rcv_HSTDM_4_FB1_B2_A_1/train_pulse_in
    SLICE_X353Y89        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_B2_A_1/train_pulse_local/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank60_block7_div2 rise edge)
                                                      0.000     0.000 f  
    BN16                                              0.000     0.000 f  pin_BN16 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_BN16/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.451     0.451 f  ibufds_pin_BN16/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.501    ibufds_pin_BN16/OUT
    BN16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.501 f  ibufds_pin_BN16/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.503    hstdm_clkgen_1200_rx_bank60_block7/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.037     0.540 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.005     0.545    hstdm_bitslice_ctrl_bank60/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X1Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.482     1.027 r  hstdm_bitslice_ctrl_bank60/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.011     1.038    hstdm_clkgen_1200_rx_bank60_block7/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.310     1.348 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.409     1.757    hstdm_clkgen_1200_rx_bank60_block7/fifo_wrclk_out
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.776 r  hstdm_clkgen_1200_rx_bank60_block7/BASE4.rxclkdiv2_bufg/O
    X7Y1 (CLOCK_ROOT)    net (fo=128, routed)         0.491     2.267    cpm_rcv_HSTDM_4_FB1_B2_A_1/rxclkdiv2
    SLICE_X353Y89        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_B2_A_1/train_pulse_local/C
                         clock pessimism             -0.591     1.676    
    SLICE_X353Y89        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     1.723    cpm_rcv_HSTDM_4_FB1_B2_A_1/train_pulse_local
  -------------------------------------------------------------------
                         required time                         -1.723    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.184    





---------------------------------------------------------------------------------------------------
From Clock:  hstdm_rxclk_1200_bank60_block7_div2
  To Clock:  hstdm_rxclk_1200_bank60_block7_div4

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :            0  Failing Endpoints,  Worst Slack        0.161ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 cpm_rcv_HSTDM_4_FB1_B2_A_1/training_bit_pattern_rebuild.BASE4.EQ[1].bitmsb[1]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank60_block7_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_B2_A_1/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[5]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank60_block7_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             hstdm_rxclk_1200_bank60_block7_div4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hstdm_rxclk_1200_bank60_block7_div4 rise@0.000ns - hstdm_rxclk_1200_bank60_block7_div2 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.039ns (9.799%)  route 0.359ns (90.201%))
  Logic Levels:           0  
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.364ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.591ns
  Clock Net Delay (Source):      0.431ns (routing 0.000ns, distribution 0.431ns)
  Clock Net Delay (Destination): 0.509ns (routing 0.007ns, distribution 0.502ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank60_block7_div2 rise edge)
                                                      0.000     0.000 r  
    BN16                                              0.000     0.000 f  pin_BN16 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_BN16/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.355     0.355 f  ibufds_pin_BN16/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.395    ibufds_pin_BN16/OUT
    BN16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.395 f  ibufds_pin_BN16/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.397    hstdm_clkgen_1200_rx_bank60_block7/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.022     0.419 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     0.422    hstdm_bitslice_ctrl_bank60/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X1Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.208     0.630 r  hstdm_bitslice_ctrl_bank60/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     0.636    hstdm_clkgen_1200_rx_bank60_block7/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.162     0.798 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.337     1.135    hstdm_clkgen_1200_rx_bank60_block7/fifo_wrclk_out
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.152 r  hstdm_clkgen_1200_rx_bank60_block7/BASE4.rxclkdiv2_bufg/O
    X7Y1 (CLOCK_ROOT)    net (fo=128, routed)         0.431     1.583    cpm_rcv_HSTDM_4_FB1_B2_A_1/rxclkdiv2
    SLICE_X353Y89        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_B2_A_1/training_bit_pattern_rebuild.BASE4.EQ[1].bitmsb[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X353Y89        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.622 r  cpm_rcv_HSTDM_4_FB1_B2_A_1/training_bit_pattern_rebuild.BASE4.EQ[1].bitmsb[1]/Q
                         net (fo=1, routed)           0.359     1.981    cpm_rcv_HSTDM_4_FB1_B2_A_1/training_bit_pattern_rebuild.BASE4.EQ[1].bitmsb[1]
    SLICE_X355Y88        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_B2_A_1/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank60_block7_div4 rise edge)
                                                      0.000     0.000 f  
    BN16                                              0.000     0.000 f  pin_BN16 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_BN16/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.451     0.451 f  ibufds_pin_BN16/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.501    ibufds_pin_BN16/OUT
    BN16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.501 f  ibufds_pin_BN16/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.503    hstdm_clkgen_1200_rx_bank60_block7/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.037     0.540 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.005     0.545    hstdm_bitslice_ctrl_bank60/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X1Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.482     1.027 r  hstdm_bitslice_ctrl_bank60/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.011     1.038    hstdm_clkgen_1200_rx_bank60_block7/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.310     1.348 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.407     1.755    hstdm_clkgen_1200_rx_bank60_block7/fifo_wrclk_out
    BUFGCE_DIV_X1Y4      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     1.855 r  hstdm_clkgen_1200_rx_bank60_block7/BASE4.rxclkdiv4_bufg/O
    X7Y1 (CLOCK_ROOT)    net (fo=314, routed)         0.509     2.364    cpm_rcv_HSTDM_4_FB1_B2_A_1/rxclkdiv4
    SLICE_X355Y88        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_B2_A_1/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[5]/C
                         clock pessimism             -0.591     1.773    
    SLICE_X355Y88        FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     1.820    cpm_rcv_HSTDM_4_FB1_B2_A_1/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[5]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 cpm_rcv_HSTDM_4_FB1_B2_A_1/training_bit_pattern_rebuild.BASE4.EQ[1].bitmsb[1]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank60_block7_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_B2_A_1/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[5]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank60_block7_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             hstdm_rxclk_1200_bank60_block7_div4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hstdm_rxclk_1200_bank60_block7_div4 rise@0.000ns - hstdm_rxclk_1200_bank60_block7_div2 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.039ns (9.799%)  route 0.359ns (90.201%))
  Logic Levels:           0  
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.364ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.591ns
  Clock Net Delay (Source):      0.431ns (routing 0.000ns, distribution 0.431ns)
  Clock Net Delay (Destination): 0.509ns (routing 0.007ns, distribution 0.502ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank60_block7_div2 rise edge)
                                                      0.000     0.000 r  
    BN16                                              0.000     0.000 f  pin_BN16 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_BN16/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.355     0.355 f  ibufds_pin_BN16/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.395    ibufds_pin_BN16/OUT
    BN16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.395 f  ibufds_pin_BN16/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.397    hstdm_clkgen_1200_rx_bank60_block7/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.022     0.419 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     0.422    hstdm_bitslice_ctrl_bank60/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X1Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.208     0.630 r  hstdm_bitslice_ctrl_bank60/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     0.636    hstdm_clkgen_1200_rx_bank60_block7/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.162     0.798 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.337     1.135    hstdm_clkgen_1200_rx_bank60_block7/fifo_wrclk_out
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.152 r  hstdm_clkgen_1200_rx_bank60_block7/BASE4.rxclkdiv2_bufg/O
    X7Y1 (CLOCK_ROOT)    net (fo=128, routed)         0.431     1.583    cpm_rcv_HSTDM_4_FB1_B2_A_1/rxclkdiv2
    SLICE_X353Y89        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_B2_A_1/training_bit_pattern_rebuild.BASE4.EQ[1].bitmsb[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X353Y89        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.622 f  cpm_rcv_HSTDM_4_FB1_B2_A_1/training_bit_pattern_rebuild.BASE4.EQ[1].bitmsb[1]/Q
                         net (fo=1, routed)           0.359     1.981    cpm_rcv_HSTDM_4_FB1_B2_A_1/training_bit_pattern_rebuild.BASE4.EQ[1].bitmsb[1]
    SLICE_X355Y88        FDRE                                         f  cpm_rcv_HSTDM_4_FB1_B2_A_1/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank60_block7_div4 rise edge)
                                                      0.000     0.000 f  
    BN16                                              0.000     0.000 f  pin_BN16 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_BN16/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.451     0.451 f  ibufds_pin_BN16/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.501    ibufds_pin_BN16/OUT
    BN16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.501 f  ibufds_pin_BN16/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.503    hstdm_clkgen_1200_rx_bank60_block7/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.037     0.540 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.005     0.545    hstdm_bitslice_ctrl_bank60/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X1Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.482     1.027 r  hstdm_bitslice_ctrl_bank60/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.011     1.038    hstdm_clkgen_1200_rx_bank60_block7/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.310     1.348 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.407     1.755    hstdm_clkgen_1200_rx_bank60_block7/fifo_wrclk_out
    BUFGCE_DIV_X1Y4      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     1.855 r  hstdm_clkgen_1200_rx_bank60_block7/BASE4.rxclkdiv4_bufg/O
    X7Y1 (CLOCK_ROOT)    net (fo=314, routed)         0.509     2.364    cpm_rcv_HSTDM_4_FB1_B2_A_1/rxclkdiv4
    SLICE_X355Y88        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_B2_A_1/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[5]/C
                         clock pessimism             -0.591     1.773    
    SLICE_X355Y88        FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     1.820    cpm_rcv_HSTDM_4_FB1_B2_A_1/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[5]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 cpm_rcv_HSTDM_4_FB1_B2_A_1/training_bit_pattern_rebuild.BASE4.EQ[0].bitmsb[0]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank60_block7_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_B2_A_1/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[4]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank60_block7_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             hstdm_rxclk_1200_bank60_block7_div4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hstdm_rxclk_1200_bank60_block7_div4 rise@0.000ns - hstdm_rxclk_1200_bank60_block7_div2 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.039ns (9.701%)  route 0.363ns (90.298%))
  Logic Levels:           0  
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.364ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.591ns
  Clock Net Delay (Source):      0.431ns (routing 0.000ns, distribution 0.431ns)
  Clock Net Delay (Destination): 0.509ns (routing 0.007ns, distribution 0.502ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank60_block7_div2 rise edge)
                                                      0.000     0.000 r  
    BN16                                              0.000     0.000 f  pin_BN16 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_BN16/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.355     0.355 f  ibufds_pin_BN16/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.395    ibufds_pin_BN16/OUT
    BN16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.395 f  ibufds_pin_BN16/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.397    hstdm_clkgen_1200_rx_bank60_block7/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.022     0.419 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     0.422    hstdm_bitslice_ctrl_bank60/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X1Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.208     0.630 r  hstdm_bitslice_ctrl_bank60/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     0.636    hstdm_clkgen_1200_rx_bank60_block7/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.162     0.798 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.337     1.135    hstdm_clkgen_1200_rx_bank60_block7/fifo_wrclk_out
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.152 r  hstdm_clkgen_1200_rx_bank60_block7/BASE4.rxclkdiv2_bufg/O
    X7Y1 (CLOCK_ROOT)    net (fo=128, routed)         0.431     1.583    cpm_rcv_HSTDM_4_FB1_B2_A_1/rxclkdiv2
    SLICE_X353Y89        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_B2_A_1/training_bit_pattern_rebuild.BASE4.EQ[0].bitmsb[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X353Y89        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.622 r  cpm_rcv_HSTDM_4_FB1_B2_A_1/training_bit_pattern_rebuild.BASE4.EQ[0].bitmsb[0]/Q
                         net (fo=1, routed)           0.363     1.985    cpm_rcv_HSTDM_4_FB1_B2_A_1/training_bit_pattern_rebuild.BASE4.EQ[0].bitmsb[0]
    SLICE_X355Y88        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_B2_A_1/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank60_block7_div4 rise edge)
                                                      0.000     0.000 f  
    BN16                                              0.000     0.000 f  pin_BN16 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_BN16/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.451     0.451 f  ibufds_pin_BN16/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.501    ibufds_pin_BN16/OUT
    BN16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.501 f  ibufds_pin_BN16/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.503    hstdm_clkgen_1200_rx_bank60_block7/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.037     0.540 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.005     0.545    hstdm_bitslice_ctrl_bank60/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X1Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.482     1.027 r  hstdm_bitslice_ctrl_bank60/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.011     1.038    hstdm_clkgen_1200_rx_bank60_block7/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.310     1.348 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.407     1.755    hstdm_clkgen_1200_rx_bank60_block7/fifo_wrclk_out
    BUFGCE_DIV_X1Y4      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     1.855 r  hstdm_clkgen_1200_rx_bank60_block7/BASE4.rxclkdiv4_bufg/O
    X7Y1 (CLOCK_ROOT)    net (fo=314, routed)         0.509     2.364    cpm_rcv_HSTDM_4_FB1_B2_A_1/rxclkdiv4
    SLICE_X355Y88        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_B2_A_1/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[4]/C
                         clock pessimism             -0.591     1.773    
    SLICE_X355Y88        FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.046     1.819    cpm_rcv_HSTDM_4_FB1_B2_A_1/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[4]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.166    





---------------------------------------------------------------------------------------------------
From Clock:  hstdm_rxclk_1200_bank69_block1_div4
  To Clock:  hstdm_rxclk_1200_bank69_block1_div2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :            0  Failing Endpoints,  Worst Slack        0.171ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 hstdm_trainer_1/bitslip_pulse[0]/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank69_block1_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_AI1_N_18/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr2.IntQ/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank69_block1_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Path Group:             hstdm_rxclk_1200_bank69_block1_div2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hstdm_rxclk_1200_bank69_block1_div2 rise@0.000ns - hstdm_rxclk_1200_bank69_block1_div4 rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.039ns (17.568%)  route 0.183ns (82.432%))
  Logic Levels:           0  
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.437ns
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Net Delay (Source):      0.453ns (routing 0.007ns, distribution 0.446ns)
  Clock Net Delay (Destination): 0.496ns (routing 0.001ns, distribution 0.495ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank69_block1_div4 rise edge)
                                                      0.000     0.000 r  
    F34                                               0.000     0.000 r  pin_F34 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_F34/I
    HPIOBDIFFINBUF_X1Y255
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.507     0.507 r  ibufds_pin_F34/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.547    ibufds_pin_F34/OUT
    F34                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.547 r  ibufds_pin_F34/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     0.547    hstdm_clkgen_1200_rx_bank69_block1/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.023     0.570 f  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     0.573    hstdm_bitslice_ctrl_bank69/RX_BIT_CTRL_IN0[209]
    BITSLICE_CONTROL_X1Y85
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.196     0.769 r  hstdm_bitslice_ctrl_bank69/NIBBLE[5].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     0.775    hstdm_clkgen_1200_rx_bank69_block1/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.165     0.940 r  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.337     1.277    hstdm_clkgen_1200_rx_bank69_block1/fifo_wrclk_out
    BUFGCE_DIV_X1Y40     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.366 r  hstdm_clkgen_1200_rx_bank69_block1/BASE4.rxclkdiv4_bufg/O
    X7Y10 (CLOCK_ROOT)   net (fo=314, routed)         0.453     1.819    hstdm_trainer_1/rxclkdiv4
    SLICE_X353Y642       FDCE                                         r  hstdm_trainer_1/bitslip_pulse[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X353Y642       FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     1.858 r  hstdm_trainer_1/bitslip_pulse[0]/Q
                         net (fo=2, routed)           0.183     2.041    cpm_rcv_HSTDM_4_FB1_AI1_N_18/bitslip_pulse_in
    SLICE_X353Y640       FDRE                                         r  cpm_rcv_HSTDM_4_FB1_AI1_N_18/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr2.IntQ/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank69_block1_div2 rise edge)
                                                      0.000     0.000 r  
    F34                                               0.000     0.000 r  pin_F34 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_F34/I
    HPIOBDIFFINBUF_X1Y255
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.600     0.600 r  ibufds_pin_F34/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.650    ibufds_pin_F34/OUT
    F34                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.650 r  ibufds_pin_F34/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.652    hstdm_clkgen_1200_rx_bank69_block1/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.040     0.692 f  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.005     0.697    hstdm_bitslice_ctrl_bank69/RX_BIT_CTRL_IN0[209]
    BITSLICE_CONTROL_X1Y85
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.484     1.181 r  hstdm_bitslice_ctrl_bank69/NIBBLE[5].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.011     1.192    hstdm_clkgen_1200_rx_bank69_block1/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.321     1.513 r  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.409     1.922    hstdm_clkgen_1200_rx_bank69_block1/fifo_wrclk_out
    BUFGCE_X1Y240        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.941 r  hstdm_clkgen_1200_rx_bank69_block1/BASE4.rxclkdiv2_bufg/O
    X7Y10 (CLOCK_ROOT)   net (fo=128, routed)         0.496     2.437    cpm_rcv_HSTDM_4_FB1_AI1_N_18/rxclkdiv2
    SLICE_X353Y640       FDRE                                         r  cpm_rcv_HSTDM_4_FB1_AI1_N_18/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr2.IntQ/C
                         clock pessimism             -0.614     1.823    
    SLICE_X353Y640       FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     1.870    cpm_rcv_HSTDM_4_FB1_AI1_N_18/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr2.IntQ
  -------------------------------------------------------------------
                         required time                         -1.870    
                         arrival time                           2.041    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 hstdm_trainer_1/bitslip_pulse[0]/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank69_block1_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_AI1_N_18/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr2.IntQ/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank69_block1_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Path Group:             hstdm_rxclk_1200_bank69_block1_div2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hstdm_rxclk_1200_bank69_block1_div2 rise@0.000ns - hstdm_rxclk_1200_bank69_block1_div4 rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.039ns (17.568%)  route 0.183ns (82.432%))
  Logic Levels:           0  
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.437ns
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Net Delay (Source):      0.453ns (routing 0.007ns, distribution 0.446ns)
  Clock Net Delay (Destination): 0.496ns (routing 0.001ns, distribution 0.495ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank69_block1_div4 rise edge)
                                                      0.000     0.000 r  
    F34                                               0.000     0.000 r  pin_F34 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_F34/I
    HPIOBDIFFINBUF_X1Y255
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.507     0.507 r  ibufds_pin_F34/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.547    ibufds_pin_F34/OUT
    F34                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.547 r  ibufds_pin_F34/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     0.547    hstdm_clkgen_1200_rx_bank69_block1/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.023     0.570 f  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     0.573    hstdm_bitslice_ctrl_bank69/RX_BIT_CTRL_IN0[209]
    BITSLICE_CONTROL_X1Y85
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.196     0.769 r  hstdm_bitslice_ctrl_bank69/NIBBLE[5].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     0.775    hstdm_clkgen_1200_rx_bank69_block1/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.165     0.940 r  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.337     1.277    hstdm_clkgen_1200_rx_bank69_block1/fifo_wrclk_out
    BUFGCE_DIV_X1Y40     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.366 r  hstdm_clkgen_1200_rx_bank69_block1/BASE4.rxclkdiv4_bufg/O
    X7Y10 (CLOCK_ROOT)   net (fo=314, routed)         0.453     1.819    hstdm_trainer_1/rxclkdiv4
    SLICE_X353Y642       FDCE                                         r  hstdm_trainer_1/bitslip_pulse[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X353Y642       FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     1.858 f  hstdm_trainer_1/bitslip_pulse[0]/Q
                         net (fo=2, routed)           0.183     2.041    cpm_rcv_HSTDM_4_FB1_AI1_N_18/bitslip_pulse_in
    SLICE_X353Y640       FDRE                                         f  cpm_rcv_HSTDM_4_FB1_AI1_N_18/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr2.IntQ/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank69_block1_div2 rise edge)
                                                      0.000     0.000 r  
    F34                                               0.000     0.000 r  pin_F34 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_F34/I
    HPIOBDIFFINBUF_X1Y255
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.600     0.600 r  ibufds_pin_F34/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.650    ibufds_pin_F34/OUT
    F34                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.650 r  ibufds_pin_F34/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.652    hstdm_clkgen_1200_rx_bank69_block1/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.040     0.692 f  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.005     0.697    hstdm_bitslice_ctrl_bank69/RX_BIT_CTRL_IN0[209]
    BITSLICE_CONTROL_X1Y85
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.484     1.181 r  hstdm_bitslice_ctrl_bank69/NIBBLE[5].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.011     1.192    hstdm_clkgen_1200_rx_bank69_block1/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.321     1.513 r  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.409     1.922    hstdm_clkgen_1200_rx_bank69_block1/fifo_wrclk_out
    BUFGCE_X1Y240        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.941 r  hstdm_clkgen_1200_rx_bank69_block1/BASE4.rxclkdiv2_bufg/O
    X7Y10 (CLOCK_ROOT)   net (fo=128, routed)         0.496     2.437    cpm_rcv_HSTDM_4_FB1_AI1_N_18/rxclkdiv2
    SLICE_X353Y640       FDRE                                         r  cpm_rcv_HSTDM_4_FB1_AI1_N_18/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr2.IntQ/C
                         clock pessimism             -0.614     1.823    
    SLICE_X353Y640       FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     1.870    cpm_rcv_HSTDM_4_FB1_AI1_N_18/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr2.IntQ
  -------------------------------------------------------------------
                         required time                         -1.870    
                         arrival time                           2.041    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 hstdm_trainer_1/channel_rst_pulse_inst.fdcr1.IntQ/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank69_block1_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_AI1_N_18/train_pulse_local/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank69_block1_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Path Group:             hstdm_rxclk_1200_bank69_block1_div2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hstdm_rxclk_1200_bank69_block1_div2 rise@0.000ns - hstdm_rxclk_1200_bank69_block1_div4 rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.039ns (17.333%)  route 0.186ns (82.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.433ns
    Source Clock Delay      (SCD):    1.814ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Net Delay (Source):      0.448ns (routing 0.007ns, distribution 0.441ns)
  Clock Net Delay (Destination): 0.492ns (routing 0.001ns, distribution 0.491ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank69_block1_div4 rise edge)
                                                      0.000     0.000 r  
    F34                                               0.000     0.000 r  pin_F34 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_F34/I
    HPIOBDIFFINBUF_X1Y255
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.507     0.507 r  ibufds_pin_F34/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.547    ibufds_pin_F34/OUT
    F34                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.547 r  ibufds_pin_F34/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     0.547    hstdm_clkgen_1200_rx_bank69_block1/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.023     0.570 f  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     0.573    hstdm_bitslice_ctrl_bank69/RX_BIT_CTRL_IN0[209]
    BITSLICE_CONTROL_X1Y85
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.196     0.769 r  hstdm_bitslice_ctrl_bank69/NIBBLE[5].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     0.775    hstdm_clkgen_1200_rx_bank69_block1/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.165     0.940 r  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.337     1.277    hstdm_clkgen_1200_rx_bank69_block1/fifo_wrclk_out
    BUFGCE_DIV_X1Y40     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.366 r  hstdm_clkgen_1200_rx_bank69_block1/BASE4.rxclkdiv4_bufg/O
    X7Y10 (CLOCK_ROOT)   net (fo=314, routed)         0.448     1.814    hstdm_trainer_1/rxclkdiv4
    SLICE_X355Y639       FDRE                                         r  hstdm_trainer_1/channel_rst_pulse_inst.fdcr1.IntQ/C
  -------------------------------------------------------------------    -------------------
    SLICE_X355Y639       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.853 r  hstdm_trainer_1/channel_rst_pulse_inst.fdcr1.IntQ/Q
                         net (fo=2, routed)           0.186     2.039    cpm_rcv_HSTDM_4_FB1_AI1_N_18/train_pulse_in
    SLICE_X355Y639       FDRE                                         r  cpm_rcv_HSTDM_4_FB1_AI1_N_18/train_pulse_local/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank69_block1_div2 rise edge)
                                                      0.000     0.000 r  
    F34                                               0.000     0.000 r  pin_F34 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_F34/I
    HPIOBDIFFINBUF_X1Y255
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.600     0.600 r  ibufds_pin_F34/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.650    ibufds_pin_F34/OUT
    F34                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.650 r  ibufds_pin_F34/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.652    hstdm_clkgen_1200_rx_bank69_block1/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.040     0.692 f  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.005     0.697    hstdm_bitslice_ctrl_bank69/RX_BIT_CTRL_IN0[209]
    BITSLICE_CONTROL_X1Y85
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.484     1.181 r  hstdm_bitslice_ctrl_bank69/NIBBLE[5].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.011     1.192    hstdm_clkgen_1200_rx_bank69_block1/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.321     1.513 r  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.409     1.922    hstdm_clkgen_1200_rx_bank69_block1/fifo_wrclk_out
    BUFGCE_X1Y240        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.941 r  hstdm_clkgen_1200_rx_bank69_block1/BASE4.rxclkdiv2_bufg/O
    X7Y10 (CLOCK_ROOT)   net (fo=128, routed)         0.492     2.433    cpm_rcv_HSTDM_4_FB1_AI1_N_18/rxclkdiv2
    SLICE_X355Y639       FDRE                                         r  cpm_rcv_HSTDM_4_FB1_AI1_N_18/train_pulse_local/C
                         clock pessimism             -0.614     1.819    
    SLICE_X355Y639       FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.046     1.865    cpm_rcv_HSTDM_4_FB1_AI1_N_18/train_pulse_local
  -------------------------------------------------------------------
                         required time                         -1.865    
                         arrival time                           2.039    
  -------------------------------------------------------------------
                         slack                                  0.174    





---------------------------------------------------------------------------------------------------
From Clock:  hstdm_rxclk_1200_bank69_block1_div2
  To Clock:  hstdm_rxclk_1200_bank69_block1_div4

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :            0  Failing Endpoints,  Worst Slack        0.186ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 cpm_rcv_HSTDM_4_FB1_AI1_N_18/training_bit_pattern_rebuild.BASE4.EQ[3].bitmsb[3]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank69_block1_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_AI1_N_18/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[7]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank69_block1_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             hstdm_rxclk_1200_bank69_block1_div4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hstdm_rxclk_1200_bank69_block1_div4 rise@0.000ns - hstdm_rxclk_1200_bank69_block1_div2 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.039ns (9.286%)  route 0.381ns (90.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.522ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Net Delay (Source):      0.427ns (routing 0.000ns, distribution 0.427ns)
  Clock Net Delay (Destination): 0.502ns (routing 0.007ns, distribution 0.495ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank69_block1_div2 rise edge)
                                                      0.000     0.000 r  
    F34                                               0.000     0.000 r  pin_F34 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_F34/I
    HPIOBDIFFINBUF_X1Y255
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.507     0.507 r  ibufds_pin_F34/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.547    ibufds_pin_F34/OUT
    F34                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.547 r  ibufds_pin_F34/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     0.547    hstdm_clkgen_1200_rx_bank69_block1/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.023     0.570 f  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     0.573    hstdm_bitslice_ctrl_bank69/RX_BIT_CTRL_IN0[209]
    BITSLICE_CONTROL_X1Y85
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.196     0.769 r  hstdm_bitslice_ctrl_bank69/NIBBLE[5].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     0.775    hstdm_clkgen_1200_rx_bank69_block1/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.165     0.940 r  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.337     1.277    hstdm_clkgen_1200_rx_bank69_block1/fifo_wrclk_out
    BUFGCE_X1Y240        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.294 r  hstdm_clkgen_1200_rx_bank69_block1/BASE4.rxclkdiv2_bufg/O
    X7Y10 (CLOCK_ROOT)   net (fo=128, routed)         0.427     1.721    cpm_rcv_HSTDM_4_FB1_AI1_N_18/rxclkdiv2
    SLICE_X353Y634       FDRE                                         r  cpm_rcv_HSTDM_4_FB1_AI1_N_18/training_bit_pattern_rebuild.BASE4.EQ[3].bitmsb[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X353Y634       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.760 r  cpm_rcv_HSTDM_4_FB1_AI1_N_18/training_bit_pattern_rebuild.BASE4.EQ[3].bitmsb[3]/Q
                         net (fo=1, routed)           0.381     2.141    cpm_rcv_HSTDM_4_FB1_AI1_N_18/training_bit_pattern_rebuild.BASE4.EQ[3].bitmsb[3]
    SLICE_X354Y634       FDRE                                         r  cpm_rcv_HSTDM_4_FB1_AI1_N_18/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank69_block1_div4 rise edge)
                                                      0.000     0.000 r  
    F34                                               0.000     0.000 r  pin_F34 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_F34/I
    HPIOBDIFFINBUF_X1Y255
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.600     0.600 r  ibufds_pin_F34/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.650    ibufds_pin_F34/OUT
    F34                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.650 r  ibufds_pin_F34/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.652    hstdm_clkgen_1200_rx_bank69_block1/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.040     0.692 f  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.005     0.697    hstdm_bitslice_ctrl_bank69/RX_BIT_CTRL_IN0[209]
    BITSLICE_CONTROL_X1Y85
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.484     1.181 r  hstdm_bitslice_ctrl_bank69/NIBBLE[5].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.011     1.192    hstdm_clkgen_1200_rx_bank69_block1/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.321     1.513 r  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.407     1.920    hstdm_clkgen_1200_rx_bank69_block1/fifo_wrclk_out
    BUFGCE_DIV_X1Y40     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     2.020 r  hstdm_clkgen_1200_rx_bank69_block1/BASE4.rxclkdiv4_bufg/O
    X7Y10 (CLOCK_ROOT)   net (fo=314, routed)         0.502     2.522    cpm_rcv_HSTDM_4_FB1_AI1_N_18/rxclkdiv4
    SLICE_X354Y634       FDRE                                         r  cpm_rcv_HSTDM_4_FB1_AI1_N_18/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[7]/C
                         clock pessimism             -0.614     1.908    
    SLICE_X354Y634       FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.047     1.955    cpm_rcv_HSTDM_4_FB1_AI1_N_18/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[7]
  -------------------------------------------------------------------
                         required time                         -1.955    
                         arrival time                           2.141    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 cpm_rcv_HSTDM_4_FB1_AI1_N_18/training_bit_pattern_rebuild.BASE4.EQ[3].bitmsb[3]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank69_block1_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_AI1_N_18/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[7]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank69_block1_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             hstdm_rxclk_1200_bank69_block1_div4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hstdm_rxclk_1200_bank69_block1_div4 rise@0.000ns - hstdm_rxclk_1200_bank69_block1_div2 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.039ns (9.286%)  route 0.381ns (90.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.522ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Net Delay (Source):      0.427ns (routing 0.000ns, distribution 0.427ns)
  Clock Net Delay (Destination): 0.502ns (routing 0.007ns, distribution 0.495ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank69_block1_div2 rise edge)
                                                      0.000     0.000 r  
    F34                                               0.000     0.000 r  pin_F34 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_F34/I
    HPIOBDIFFINBUF_X1Y255
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.507     0.507 r  ibufds_pin_F34/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.547    ibufds_pin_F34/OUT
    F34                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.547 r  ibufds_pin_F34/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     0.547    hstdm_clkgen_1200_rx_bank69_block1/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.023     0.570 f  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     0.573    hstdm_bitslice_ctrl_bank69/RX_BIT_CTRL_IN0[209]
    BITSLICE_CONTROL_X1Y85
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.196     0.769 r  hstdm_bitslice_ctrl_bank69/NIBBLE[5].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     0.775    hstdm_clkgen_1200_rx_bank69_block1/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.165     0.940 r  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.337     1.277    hstdm_clkgen_1200_rx_bank69_block1/fifo_wrclk_out
    BUFGCE_X1Y240        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.294 r  hstdm_clkgen_1200_rx_bank69_block1/BASE4.rxclkdiv2_bufg/O
    X7Y10 (CLOCK_ROOT)   net (fo=128, routed)         0.427     1.721    cpm_rcv_HSTDM_4_FB1_AI1_N_18/rxclkdiv2
    SLICE_X353Y634       FDRE                                         r  cpm_rcv_HSTDM_4_FB1_AI1_N_18/training_bit_pattern_rebuild.BASE4.EQ[3].bitmsb[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X353Y634       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.760 f  cpm_rcv_HSTDM_4_FB1_AI1_N_18/training_bit_pattern_rebuild.BASE4.EQ[3].bitmsb[3]/Q
                         net (fo=1, routed)           0.381     2.141    cpm_rcv_HSTDM_4_FB1_AI1_N_18/training_bit_pattern_rebuild.BASE4.EQ[3].bitmsb[3]
    SLICE_X354Y634       FDRE                                         f  cpm_rcv_HSTDM_4_FB1_AI1_N_18/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank69_block1_div4 rise edge)
                                                      0.000     0.000 r  
    F34                                               0.000     0.000 r  pin_F34 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_F34/I
    HPIOBDIFFINBUF_X1Y255
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.600     0.600 r  ibufds_pin_F34/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.650    ibufds_pin_F34/OUT
    F34                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.650 r  ibufds_pin_F34/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.652    hstdm_clkgen_1200_rx_bank69_block1/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.040     0.692 f  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.005     0.697    hstdm_bitslice_ctrl_bank69/RX_BIT_CTRL_IN0[209]
    BITSLICE_CONTROL_X1Y85
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.484     1.181 r  hstdm_bitslice_ctrl_bank69/NIBBLE[5].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.011     1.192    hstdm_clkgen_1200_rx_bank69_block1/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.321     1.513 r  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.407     1.920    hstdm_clkgen_1200_rx_bank69_block1/fifo_wrclk_out
    BUFGCE_DIV_X1Y40     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     2.020 r  hstdm_clkgen_1200_rx_bank69_block1/BASE4.rxclkdiv4_bufg/O
    X7Y10 (CLOCK_ROOT)   net (fo=314, routed)         0.502     2.522    cpm_rcv_HSTDM_4_FB1_AI1_N_18/rxclkdiv4
    SLICE_X354Y634       FDRE                                         r  cpm_rcv_HSTDM_4_FB1_AI1_N_18/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[7]/C
                         clock pessimism             -0.614     1.908    
    SLICE_X354Y634       FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.047     1.955    cpm_rcv_HSTDM_4_FB1_AI1_N_18/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[7]
  -------------------------------------------------------------------
                         required time                         -1.955    
                         arrival time                           2.141    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 cpm_rcv_HSTDM_4_FB1_AI1_P_18/training_bit_pattern_rebuild.BASE4.EQ[0].bitmsb[0]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank69_block1_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_AI1_P_18/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[4]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank69_block1_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             hstdm_rxclk_1200_bank69_block1_div4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hstdm_rxclk_1200_bank69_block1_div4 rise@0.000ns - hstdm_rxclk_1200_bank69_block1_div2 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.039ns (9.049%)  route 0.392ns (90.951%))
  Logic Levels:           0  
  Clock Path Skew:        0.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.522ns
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Net Delay (Source):      0.419ns (routing 0.000ns, distribution 0.419ns)
  Clock Net Delay (Destination): 0.502ns (routing 0.007ns, distribution 0.495ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank69_block1_div2 rise edge)
                                                      0.000     0.000 r  
    F34                                               0.000     0.000 r  pin_F34 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_F34/I
    HPIOBDIFFINBUF_X1Y255
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.507     0.507 r  ibufds_pin_F34/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.547    ibufds_pin_F34/OUT
    F34                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.547 r  ibufds_pin_F34/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     0.547    hstdm_clkgen_1200_rx_bank69_block1/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.023     0.570 f  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     0.573    hstdm_bitslice_ctrl_bank69/RX_BIT_CTRL_IN0[209]
    BITSLICE_CONTROL_X1Y85
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.196     0.769 r  hstdm_bitslice_ctrl_bank69/NIBBLE[5].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     0.775    hstdm_clkgen_1200_rx_bank69_block1/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.165     0.940 r  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.337     1.277    hstdm_clkgen_1200_rx_bank69_block1/fifo_wrclk_out
    BUFGCE_X1Y240        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.294 r  hstdm_clkgen_1200_rx_bank69_block1/BASE4.rxclkdiv2_bufg/O
    X7Y10 (CLOCK_ROOT)   net (fo=128, routed)         0.419     1.713    cpm_rcv_HSTDM_4_FB1_AI1_P_18/rxclkdiv2
    SLICE_X353Y633       FDRE                                         r  cpm_rcv_HSTDM_4_FB1_AI1_P_18/training_bit_pattern_rebuild.BASE4.EQ[0].bitmsb[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X353Y633       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.752 r  cpm_rcv_HSTDM_4_FB1_AI1_P_18/training_bit_pattern_rebuild.BASE4.EQ[0].bitmsb[0]/Q
                         net (fo=1, routed)           0.392     2.144    cpm_rcv_HSTDM_4_FB1_AI1_P_18/training_bit_pattern_rebuild.BASE4.EQ[0].bitmsb[0]
    SLICE_X353Y633       FDRE                                         r  cpm_rcv_HSTDM_4_FB1_AI1_P_18/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank69_block1_div4 rise edge)
                                                      0.000     0.000 r  
    F34                                               0.000     0.000 r  pin_F34 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_F34/I
    HPIOBDIFFINBUF_X1Y255
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.600     0.600 r  ibufds_pin_F34/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.650    ibufds_pin_F34/OUT
    F34                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.650 r  ibufds_pin_F34/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.652    hstdm_clkgen_1200_rx_bank69_block1/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.040     0.692 f  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.005     0.697    hstdm_bitslice_ctrl_bank69/RX_BIT_CTRL_IN0[209]
    BITSLICE_CONTROL_X1Y85
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.484     1.181 r  hstdm_bitslice_ctrl_bank69/NIBBLE[5].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.011     1.192    hstdm_clkgen_1200_rx_bank69_block1/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.321     1.513 r  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.407     1.920    hstdm_clkgen_1200_rx_bank69_block1/fifo_wrclk_out
    BUFGCE_DIV_X1Y40     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     2.020 r  hstdm_clkgen_1200_rx_bank69_block1/BASE4.rxclkdiv4_bufg/O
    X7Y10 (CLOCK_ROOT)   net (fo=314, routed)         0.502     2.522    cpm_rcv_HSTDM_4_FB1_AI1_P_18/rxclkdiv4
    SLICE_X353Y633       FDRE                                         r  cpm_rcv_HSTDM_4_FB1_AI1_P_18/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[4]/C
                         clock pessimism             -0.614     1.908    
    SLICE_X353Y633       FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.047     1.955    cpm_rcv_HSTDM_4_FB1_AI1_P_18/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[4]
  -------------------------------------------------------------------
                         required time                         -1.955    
                         arrival time                           2.144    
  -------------------------------------------------------------------
                         slack                                  0.189    





---------------------------------------------------------------------------------------------------
From Clock:  hstdm_rxclk_1200_bank71_block2_div4
  To Clock:  hstdm_rxclk_1200_bank71_block2_div2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :            0  Failing Endpoints,  Worst Slack        0.199ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 hstdm_trainer_2/bitslip_pulse[1]/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank71_block2_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_BI3_P_8/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntQ/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank71_block2_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Path Group:             hstdm_rxclk_1200_bank71_block2_div2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hstdm_rxclk_1200_bank71_block2_div2 rise@0.000ns - hstdm_rxclk_1200_bank71_block2_div4 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.080ns (33.613%)  route 0.158ns (66.387%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.732ns
    Clock Pessimism Removal (CPR):    0.613ns
  Clock Net Delay (Source):      0.456ns (routing 0.007ns, distribution 0.449ns)
  Clock Net Delay (Destination): 0.488ns (routing 0.001ns, distribution 0.487ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank71_block2_div4 rise edge)
                                                      0.000     0.000 r  
    B33                                               0.000     0.000 r  pin_B33 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_B33/I
    HPIOBDIFFINBUF_X1Y297
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.417     0.417 r  ibufds_pin_B33/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.457    ibufds_pin_B33/OUT
    B33                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.457 r  ibufds_pin_B33/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     0.457    hstdm_clkgen_1200_rx_bank71_block2/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.023     0.480 f  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     0.483    hstdm_bitslice_ctrl_bank71/RX_BIT_CTRL_IN0[129]
    BITSLICE_CONTROL_X1Y99
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.196     0.679 r  hstdm_bitslice_ctrl_bank71/NIBBLE[3].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     0.685    hstdm_clkgen_1200_rx_bank71_block2/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.165     0.850 r  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.337     1.187    hstdm_clkgen_1200_rx_bank71_block2/fifo_wrclk_out
    BUFGCE_DIV_X1Y48     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.276 r  hstdm_clkgen_1200_rx_bank71_block2/BASE4.rxclkdiv4_bufg/O
    X7Y12 (CLOCK_ROOT)   net (fo=347, routed)         0.456     1.732    hstdm_trainer_2/rxclkdiv4
    SLICE_X353Y738       FDCE                                         r  hstdm_trainer_2/bitslip_pulse[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X353Y738       FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.771 r  hstdm_trainer_2/bitslip_pulse[1]/Q
                         net (fo=2, routed)           0.142     1.913    cpm_rcv_HSTDM_4_FB1_BI3_P_8/bitslip_pulse_in
    SLICE_X352Y738       LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.041     1.954 r  cpm_rcv_HSTDM_4_FB1_BI3_P_8/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntDceR15_0/O
                         net (fo=1, routed)           0.016     1.970    cpm_rcv_HSTDM_4_FB1_BI3_P_8/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntDceR_0
    SLICE_X352Y738       FDRE                                         r  cpm_rcv_HSTDM_4_FB1_BI3_P_8/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntQ/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank71_block2_div2 rise edge)
                                                      0.000     0.000 r  
    B33                                               0.000     0.000 r  pin_B33 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_B33/I
    HPIOBDIFFINBUF_X1Y297
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.508     0.508 r  ibufds_pin_B33/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.558    ibufds_pin_B33/OUT
    B33                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.558 r  ibufds_pin_B33/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.560    hstdm_clkgen_1200_rx_bank71_block2/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.040     0.600 f  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.005     0.605    hstdm_bitslice_ctrl_bank71/RX_BIT_CTRL_IN0[129]
    BITSLICE_CONTROL_X1Y99
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.484     1.089 r  hstdm_bitslice_ctrl_bank71/NIBBLE[3].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.011     1.100    hstdm_clkgen_1200_rx_bank71_block2/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.321     1.421 r  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.409     1.830    hstdm_clkgen_1200_rx_bank71_block2/fifo_wrclk_out
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.849 r  hstdm_clkgen_1200_rx_bank71_block2/BASE4.rxclkdiv2_bufg/O
    X7Y12 (CLOCK_ROOT)   net (fo=253, routed)         0.488     2.337    cpm_rcv_HSTDM_4_FB1_BI3_P_8/rxclkdiv2
    SLICE_X352Y738       FDRE                                         r  cpm_rcv_HSTDM_4_FB1_BI3_P_8/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntQ/C
                         clock pessimism             -0.613     1.725    
    SLICE_X352Y738       FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.771    cpm_rcv_HSTDM_4_FB1_BI3_P_8/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntQ
  -------------------------------------------------------------------
                         required time                         -1.771    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 hstdm_trainer_2/bitslip_pulse[1]/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank71_block2_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_BI3_P_8/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntQ/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank71_block2_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Path Group:             hstdm_rxclk_1200_bank71_block2_div2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hstdm_rxclk_1200_bank71_block2_div2 rise@0.000ns - hstdm_rxclk_1200_bank71_block2_div4 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.080ns (33.613%)  route 0.158ns (66.387%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.732ns
    Clock Pessimism Removal (CPR):    0.613ns
  Clock Net Delay (Source):      0.456ns (routing 0.007ns, distribution 0.449ns)
  Clock Net Delay (Destination): 0.488ns (routing 0.001ns, distribution 0.487ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank71_block2_div4 rise edge)
                                                      0.000     0.000 r  
    B33                                               0.000     0.000 r  pin_B33 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_B33/I
    HPIOBDIFFINBUF_X1Y297
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.417     0.417 r  ibufds_pin_B33/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.457    ibufds_pin_B33/OUT
    B33                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.457 r  ibufds_pin_B33/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     0.457    hstdm_clkgen_1200_rx_bank71_block2/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.023     0.480 f  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     0.483    hstdm_bitslice_ctrl_bank71/RX_BIT_CTRL_IN0[129]
    BITSLICE_CONTROL_X1Y99
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.196     0.679 r  hstdm_bitslice_ctrl_bank71/NIBBLE[3].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     0.685    hstdm_clkgen_1200_rx_bank71_block2/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.165     0.850 r  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.337     1.187    hstdm_clkgen_1200_rx_bank71_block2/fifo_wrclk_out
    BUFGCE_DIV_X1Y48     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.276 r  hstdm_clkgen_1200_rx_bank71_block2/BASE4.rxclkdiv4_bufg/O
    X7Y12 (CLOCK_ROOT)   net (fo=347, routed)         0.456     1.732    hstdm_trainer_2/rxclkdiv4
    SLICE_X353Y738       FDCE                                         r  hstdm_trainer_2/bitslip_pulse[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X353Y738       FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.771 f  hstdm_trainer_2/bitslip_pulse[1]/Q
                         net (fo=2, routed)           0.142     1.913    cpm_rcv_HSTDM_4_FB1_BI3_P_8/bitslip_pulse_in
    SLICE_X352Y738       LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.041     1.954 f  cpm_rcv_HSTDM_4_FB1_BI3_P_8/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntDceR15_0/O
                         net (fo=1, routed)           0.016     1.970    cpm_rcv_HSTDM_4_FB1_BI3_P_8/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntDceR_0
    SLICE_X352Y738       FDRE                                         f  cpm_rcv_HSTDM_4_FB1_BI3_P_8/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntQ/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank71_block2_div2 rise edge)
                                                      0.000     0.000 r  
    B33                                               0.000     0.000 r  pin_B33 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_B33/I
    HPIOBDIFFINBUF_X1Y297
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.508     0.508 r  ibufds_pin_B33/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.558    ibufds_pin_B33/OUT
    B33                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.558 r  ibufds_pin_B33/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.560    hstdm_clkgen_1200_rx_bank71_block2/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.040     0.600 f  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.005     0.605    hstdm_bitslice_ctrl_bank71/RX_BIT_CTRL_IN0[129]
    BITSLICE_CONTROL_X1Y99
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.484     1.089 r  hstdm_bitslice_ctrl_bank71/NIBBLE[3].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.011     1.100    hstdm_clkgen_1200_rx_bank71_block2/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.321     1.421 r  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.409     1.830    hstdm_clkgen_1200_rx_bank71_block2/fifo_wrclk_out
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.849 r  hstdm_clkgen_1200_rx_bank71_block2/BASE4.rxclkdiv2_bufg/O
    X7Y12 (CLOCK_ROOT)   net (fo=253, routed)         0.488     2.337    cpm_rcv_HSTDM_4_FB1_BI3_P_8/rxclkdiv2
    SLICE_X352Y738       FDRE                                         r  cpm_rcv_HSTDM_4_FB1_BI3_P_8/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntQ/C
                         clock pessimism             -0.613     1.725    
    SLICE_X352Y738       FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.771    cpm_rcv_HSTDM_4_FB1_BI3_P_8/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntQ
  -------------------------------------------------------------------
                         required time                         -1.771    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 hstdm_trainer_2/bitslip_pulse[1]/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank71_block2_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_BI3_P_8/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr2.IntQ/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank71_block2_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Path Group:             hstdm_rxclk_1200_bank71_block2_div2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hstdm_rxclk_1200_bank71_block2_div2 rise@0.000ns - hstdm_rxclk_1200_bank71_block2_div4 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.039ns (16.116%)  route 0.203ns (83.884%))
  Logic Levels:           0  
  Clock Path Skew:        -0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.341ns
    Source Clock Delay      (SCD):    1.732ns
    Clock Pessimism Removal (CPR):    0.613ns
  Clock Net Delay (Source):      0.456ns (routing 0.007ns, distribution 0.449ns)
  Clock Net Delay (Destination): 0.492ns (routing 0.001ns, distribution 0.491ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank71_block2_div4 rise edge)
                                                      0.000     0.000 r  
    B33                                               0.000     0.000 r  pin_B33 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_B33/I
    HPIOBDIFFINBUF_X1Y297
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.417     0.417 r  ibufds_pin_B33/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.457    ibufds_pin_B33/OUT
    B33                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.457 r  ibufds_pin_B33/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     0.457    hstdm_clkgen_1200_rx_bank71_block2/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.023     0.480 f  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     0.483    hstdm_bitslice_ctrl_bank71/RX_BIT_CTRL_IN0[129]
    BITSLICE_CONTROL_X1Y99
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.196     0.679 r  hstdm_bitslice_ctrl_bank71/NIBBLE[3].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     0.685    hstdm_clkgen_1200_rx_bank71_block2/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.165     0.850 r  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.337     1.187    hstdm_clkgen_1200_rx_bank71_block2/fifo_wrclk_out
    BUFGCE_DIV_X1Y48     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.276 r  hstdm_clkgen_1200_rx_bank71_block2/BASE4.rxclkdiv4_bufg/O
    X7Y12 (CLOCK_ROOT)   net (fo=347, routed)         0.456     1.732    hstdm_trainer_2/rxclkdiv4
    SLICE_X353Y738       FDCE                                         r  hstdm_trainer_2/bitslip_pulse[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X353Y738       FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.771 r  hstdm_trainer_2/bitslip_pulse[1]/Q
                         net (fo=2, routed)           0.203     1.974    cpm_rcv_HSTDM_4_FB1_BI3_P_8/bitslip_pulse_in
    SLICE_X352Y738       FDRE                                         r  cpm_rcv_HSTDM_4_FB1_BI3_P_8/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr2.IntQ/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank71_block2_div2 rise edge)
                                                      0.000     0.000 r  
    B33                                               0.000     0.000 r  pin_B33 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_B33/I
    HPIOBDIFFINBUF_X1Y297
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.508     0.508 r  ibufds_pin_B33/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.558    ibufds_pin_B33/OUT
    B33                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.558 r  ibufds_pin_B33/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.560    hstdm_clkgen_1200_rx_bank71_block2/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.040     0.600 f  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.005     0.605    hstdm_bitslice_ctrl_bank71/RX_BIT_CTRL_IN0[129]
    BITSLICE_CONTROL_X1Y99
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.484     1.089 r  hstdm_bitslice_ctrl_bank71/NIBBLE[3].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.011     1.100    hstdm_clkgen_1200_rx_bank71_block2/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.321     1.421 r  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.409     1.830    hstdm_clkgen_1200_rx_bank71_block2/fifo_wrclk_out
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.849 r  hstdm_clkgen_1200_rx_bank71_block2/BASE4.rxclkdiv2_bufg/O
    X7Y12 (CLOCK_ROOT)   net (fo=253, routed)         0.492     2.341    cpm_rcv_HSTDM_4_FB1_BI3_P_8/rxclkdiv2
    SLICE_X352Y738       FDRE                                         r  cpm_rcv_HSTDM_4_FB1_BI3_P_8/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr2.IntQ/C
                         clock pessimism             -0.613     1.729    
    SLICE_X352Y738       FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.046     1.775    cpm_rcv_HSTDM_4_FB1_BI3_P_8/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr2.IntQ
  -------------------------------------------------------------------
                         required time                         -1.775    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.199    





---------------------------------------------------------------------------------------------------
From Clock:  hstdm_rxclk_1200_bank71_block2_div2
  To Clock:  hstdm_rxclk_1200_bank71_block2_div4

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 cpm_rcv_HSTDM_4_FB1_BI3_N_8/training_bit_pattern_rebuild.BASE4.EQ[3].bitmsb[3]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank71_block2_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_BI3_N_8/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[7]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank71_block2_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             hstdm_rxclk_1200_bank71_block2_div4
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (hstdm_rxclk_1200_bank71_block2_div4 rise@0.000ns - hstdm_rxclk_1200_bank71_block2_div2 rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.070ns (12.216%)  route 0.503ns (87.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.996ns
    Source Clock Delay      (SCD):    2.526ns
    Clock Pessimism Removal (CPR):    1.111ns
  Clock Net Delay (Source):      0.730ns (routing 0.001ns, distribution 0.729ns)
  Clock Net Delay (Destination): 0.907ns (routing 0.010ns, distribution 0.897ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank71_block2_div2 rise edge)
                                                      0.000     0.000 r  
    B33                                               0.000     0.000 r  pin_B33 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_B33/I
    HPIOBDIFFINBUF_X1Y297
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.577     0.577 r  ibufds_pin_B33/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.617    ibufds_pin_B33/OUT
    B33                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.617 r  ibufds_pin_B33/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     0.617    hstdm_clkgen_1200_rx_bank71_block2/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.023     0.640 f  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     0.643    hstdm_bitslice_ctrl_bank71/RX_BIT_CTRL_IN0[129]
    BITSLICE_CONTROL_X1Y99
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.242     0.885 r  hstdm_bitslice_ctrl_bank71/NIBBLE[3].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     0.891    hstdm_clkgen_1200_rx_bank71_block2/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.402     1.293 r  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.479     1.772    hstdm_clkgen_1200_rx_bank71_block2/fifo_wrclk_out
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.796 r  hstdm_clkgen_1200_rx_bank71_block2/BASE4.rxclkdiv2_bufg/O
    X7Y12 (CLOCK_ROOT)   net (fo=253, routed)         0.730     2.526    cpm_rcv_HSTDM_4_FB1_BI3_N_8/rxclkdiv2
    SLICE_X358Y743       FDRE                                         r  cpm_rcv_HSTDM_4_FB1_BI3_N_8/training_bit_pattern_rebuild.BASE4.EQ[3].bitmsb[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X358Y743       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.070     2.596 r  cpm_rcv_HSTDM_4_FB1_BI3_N_8/training_bit_pattern_rebuild.BASE4.EQ[3].bitmsb[3]/Q
                         net (fo=1, routed)           0.503     3.099    cpm_rcv_HSTDM_4_FB1_BI3_N_8/training_bit_pattern_rebuild.BASE4.EQ[3].bitmsb[3]
    SLICE_X358Y742       FDRE                                         r  cpm_rcv_HSTDM_4_FB1_BI3_N_8/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank71_block2_div4 rise edge)
                                                      0.000     0.000 r  
    B33                                               0.000     0.000 r  pin_B33 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_B33/I
    HPIOBDIFFINBUF_X1Y297
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.664     0.664 r  ibufds_pin_B33/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.714    ibufds_pin_B33/OUT
    B33                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.714 r  ibufds_pin_B33/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.716    hstdm_clkgen_1200_rx_bank71_block2/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.049     0.765 f  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.771    hstdm_bitslice_ctrl_bank71/RX_BIT_CTRL_IN0[129]
    BITSLICE_CONTROL_X1Y99
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.727     1.498 r  hstdm_bitslice_ctrl_bank71/NIBBLE[3].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.511    hstdm_clkgen_1200_rx_bank71_block2/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.833     2.344 r  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.594     2.938    hstdm_clkgen_1200_rx_bank71_block2/fifo_wrclk_out
    BUFGCE_DIV_X1Y48     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     3.089 r  hstdm_clkgen_1200_rx_bank71_block2/BASE4.rxclkdiv4_bufg/O
    X7Y12 (CLOCK_ROOT)   net (fo=347, routed)         0.907     3.996    cpm_rcv_HSTDM_4_FB1_BI3_N_8/rxclkdiv4
    SLICE_X358Y742       FDRE                                         r  cpm_rcv_HSTDM_4_FB1_BI3_N_8/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[7]/C
                         clock pessimism             -1.111     2.886    
    SLICE_X358Y742       FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.053     2.939    cpm_rcv_HSTDM_4_FB1_BI3_N_8/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[7]
  -------------------------------------------------------------------
                         required time                         -2.939    
                         arrival time                           3.099    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 cpm_rcv_HSTDM_4_FB1_BI3_N_8/training_bit_pattern_rebuild.BASE4.EQ[3].bitmsb[3]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank71_block2_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_BI3_N_8/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[7]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank71_block2_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             hstdm_rxclk_1200_bank71_block2_div4
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (hstdm_rxclk_1200_bank71_block2_div4 rise@0.000ns - hstdm_rxclk_1200_bank71_block2_div2 rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.070ns (12.216%)  route 0.503ns (87.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.996ns
    Source Clock Delay      (SCD):    2.526ns
    Clock Pessimism Removal (CPR):    1.111ns
  Clock Net Delay (Source):      0.730ns (routing 0.001ns, distribution 0.729ns)
  Clock Net Delay (Destination): 0.907ns (routing 0.010ns, distribution 0.897ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank71_block2_div2 rise edge)
                                                      0.000     0.000 r  
    B33                                               0.000     0.000 r  pin_B33 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_B33/I
    HPIOBDIFFINBUF_X1Y297
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.577     0.577 r  ibufds_pin_B33/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.617    ibufds_pin_B33/OUT
    B33                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.617 r  ibufds_pin_B33/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     0.617    hstdm_clkgen_1200_rx_bank71_block2/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.023     0.640 f  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     0.643    hstdm_bitslice_ctrl_bank71/RX_BIT_CTRL_IN0[129]
    BITSLICE_CONTROL_X1Y99
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.242     0.885 r  hstdm_bitslice_ctrl_bank71/NIBBLE[3].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     0.891    hstdm_clkgen_1200_rx_bank71_block2/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.402     1.293 r  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.479     1.772    hstdm_clkgen_1200_rx_bank71_block2/fifo_wrclk_out
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.796 r  hstdm_clkgen_1200_rx_bank71_block2/BASE4.rxclkdiv2_bufg/O
    X7Y12 (CLOCK_ROOT)   net (fo=253, routed)         0.730     2.526    cpm_rcv_HSTDM_4_FB1_BI3_N_8/rxclkdiv2
    SLICE_X358Y743       FDRE                                         r  cpm_rcv_HSTDM_4_FB1_BI3_N_8/training_bit_pattern_rebuild.BASE4.EQ[3].bitmsb[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X358Y743       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.070     2.596 f  cpm_rcv_HSTDM_4_FB1_BI3_N_8/training_bit_pattern_rebuild.BASE4.EQ[3].bitmsb[3]/Q
                         net (fo=1, routed)           0.503     3.099    cpm_rcv_HSTDM_4_FB1_BI3_N_8/training_bit_pattern_rebuild.BASE4.EQ[3].bitmsb[3]
    SLICE_X358Y742       FDRE                                         f  cpm_rcv_HSTDM_4_FB1_BI3_N_8/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank71_block2_div4 rise edge)
                                                      0.000     0.000 r  
    B33                                               0.000     0.000 r  pin_B33 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_B33/I
    HPIOBDIFFINBUF_X1Y297
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.664     0.664 r  ibufds_pin_B33/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.714    ibufds_pin_B33/OUT
    B33                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.714 r  ibufds_pin_B33/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.716    hstdm_clkgen_1200_rx_bank71_block2/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.049     0.765 f  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.771    hstdm_bitslice_ctrl_bank71/RX_BIT_CTRL_IN0[129]
    BITSLICE_CONTROL_X1Y99
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.727     1.498 r  hstdm_bitslice_ctrl_bank71/NIBBLE[3].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.511    hstdm_clkgen_1200_rx_bank71_block2/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.833     2.344 r  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.594     2.938    hstdm_clkgen_1200_rx_bank71_block2/fifo_wrclk_out
    BUFGCE_DIV_X1Y48     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     3.089 r  hstdm_clkgen_1200_rx_bank71_block2/BASE4.rxclkdiv4_bufg/O
    X7Y12 (CLOCK_ROOT)   net (fo=347, routed)         0.907     3.996    cpm_rcv_HSTDM_4_FB1_BI3_N_8/rxclkdiv4
    SLICE_X358Y742       FDRE                                         r  cpm_rcv_HSTDM_4_FB1_BI3_N_8/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[7]/C
                         clock pessimism             -1.111     2.886    
    SLICE_X358Y742       FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.053     2.939    cpm_rcv_HSTDM_4_FB1_BI3_N_8/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[7]
  -------------------------------------------------------------------
                         required time                         -2.939    
                         arrival time                           3.099    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 cpm_rcv_HSTDM_4_FB1_BI3_N_8/training_bit_pattern_rebuild.BASE4.EQ[0].bitmsb[0]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank71_block2_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_BI3_N_8/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[4]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank71_block2_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             hstdm_rxclk_1200_bank71_block2_div4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hstdm_rxclk_1200_bank71_block2_div4 rise@0.000ns - hstdm_rxclk_1200_bank71_block2_div2 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.041ns (10.049%)  route 0.367ns (89.951%))
  Logic Levels:           0  
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.446ns
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.613ns
  Clock Net Delay (Source):      0.432ns (routing 0.000ns, distribution 0.432ns)
  Clock Net Delay (Destination): 0.518ns (routing 0.007ns, distribution 0.511ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank71_block2_div2 rise edge)
                                                      0.000     0.000 r  
    B33                                               0.000     0.000 r  pin_B33 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_B33/I
    HPIOBDIFFINBUF_X1Y297
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.417     0.417 r  ibufds_pin_B33/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.457    ibufds_pin_B33/OUT
    B33                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.457 r  ibufds_pin_B33/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     0.457    hstdm_clkgen_1200_rx_bank71_block2/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.023     0.480 f  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     0.483    hstdm_bitslice_ctrl_bank71/RX_BIT_CTRL_IN0[129]
    BITSLICE_CONTROL_X1Y99
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.196     0.679 r  hstdm_bitslice_ctrl_bank71/NIBBLE[3].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     0.685    hstdm_clkgen_1200_rx_bank71_block2/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.165     0.850 r  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.337     1.187    hstdm_clkgen_1200_rx_bank71_block2/fifo_wrclk_out
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.204 r  hstdm_clkgen_1200_rx_bank71_block2/BASE4.rxclkdiv2_bufg/O
    X7Y12 (CLOCK_ROOT)   net (fo=253, routed)         0.432     1.636    cpm_rcv_HSTDM_4_FB1_BI3_N_8/rxclkdiv2
    SLICE_X359Y740       FDRE                                         r  cpm_rcv_HSTDM_4_FB1_BI3_N_8/training_bit_pattern_rebuild.BASE4.EQ[0].bitmsb[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X359Y740       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     1.677 r  cpm_rcv_HSTDM_4_FB1_BI3_N_8/training_bit_pattern_rebuild.BASE4.EQ[0].bitmsb[0]/Q
                         net (fo=1, routed)           0.367     2.044    cpm_rcv_HSTDM_4_FB1_BI3_N_8/training_bit_pattern_rebuild.BASE4.EQ[0].bitmsb[0]
    SLICE_X359Y741       FDRE                                         r  cpm_rcv_HSTDM_4_FB1_BI3_N_8/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank71_block2_div4 rise edge)
                                                      0.000     0.000 r  
    B33                                               0.000     0.000 r  pin_B33 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_B33/I
    HPIOBDIFFINBUF_X1Y297
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.508     0.508 r  ibufds_pin_B33/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.558    ibufds_pin_B33/OUT
    B33                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.558 r  ibufds_pin_B33/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.560    hstdm_clkgen_1200_rx_bank71_block2/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.040     0.600 f  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.005     0.605    hstdm_bitslice_ctrl_bank71/RX_BIT_CTRL_IN0[129]
    BITSLICE_CONTROL_X1Y99
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.484     1.089 r  hstdm_bitslice_ctrl_bank71/NIBBLE[3].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.011     1.100    hstdm_clkgen_1200_rx_bank71_block2/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.321     1.421 r  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.407     1.828    hstdm_clkgen_1200_rx_bank71_block2/fifo_wrclk_out
    BUFGCE_DIV_X1Y48     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     1.928 r  hstdm_clkgen_1200_rx_bank71_block2/BASE4.rxclkdiv4_bufg/O
    X7Y12 (CLOCK_ROOT)   net (fo=347, routed)         0.518     2.446    cpm_rcv_HSTDM_4_FB1_BI3_N_8/rxclkdiv4
    SLICE_X359Y741       FDRE                                         r  cpm_rcv_HSTDM_4_FB1_BI3_N_8/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[4]/C
                         clock pessimism             -0.613     1.834    
    SLICE_X359Y741       FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     1.881    cpm_rcv_HSTDM_4_FB1_BI3_N_8/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[4]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           2.044    
  -------------------------------------------------------------------
                         slack                                  0.163    





---------------------------------------------------------------------------------------------------
From Clock:  haps_infra_clk_100
  To Clock:  ref_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :            0  Failing Endpoints,  Worst Slack        0.891ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.891ns  (arrival time - required time)
  Source:                 sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_o_reg/C
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AFPGA_GLNK_OUT
                            (output port clocked by ref_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ref_clk_p
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (ref_clk_p rise@0.000ns - haps_infra_clk_100 rise@0.000ns)
  Data Path Delay:        0.794ns  (logic 0.685ns (86.275%)  route 0.109ns (13.725%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.460ns
  Clock Path Skew:        1.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -1.192ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      1.719ns (routing 0.487ns, distribution 1.232ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_100 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.142     0.142 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.052     0.194    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.267 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.000     1.267    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -4.341    -3.074 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146    -2.928    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -2.911 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=5914, routed)        1.719    -1.192    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/sys_clk
    BITSLICE_RX_TX_X1Y337
                         FDPE                                         r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_o_reg/C
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X1Y337
                         FDPE (Prop_OUT_FF_BITSLICE_COMPONENT_RX_TX_C_Q)
                                                      0.178    -1.014 r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_o_reg/Q
                         net (fo=1, routed)           0.109    -0.905    AFPGA_GLNK_OUT_c
    BY35                 OBUF (Prop_OUTBUF_HPIOB_SNGL_I_O)
                                                      0.507    -0.397 r  AFPGA_GLNK_OUT_obuf/O
                         net (fo=0)                   0.000    -0.397    AFPGA_GLNK_OUT
    BY35                                                              r  AFPGA_GLNK_OUT (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk_p rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.172     0.172    
                         output delay                -1.460    -1.288    
  -------------------------------------------------------------------
                         required time                          1.288    
                         arrival time                          -0.397    
  -------------------------------------------------------------------
                         slack                                  0.891    

Slack (MET) :             0.891ns  (arrival time - required time)
  Source:                 sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_o_reg/C
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AFPGA_GLNK_OUT
                            (output port clocked by ref_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ref_clk_p
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (ref_clk_p rise@0.000ns - haps_infra_clk_100 rise@0.000ns)
  Data Path Delay:        0.794ns  (logic 0.685ns (86.275%)  route 0.109ns (13.725%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.460ns
  Clock Path Skew:        1.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -1.192ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      1.719ns (routing 0.487ns, distribution 1.232ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_100 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.142     0.142 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.052     0.194    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.267 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.000     1.267    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -4.341    -3.074 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146    -2.928    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -2.911 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=5914, routed)        1.719    -1.192    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/sys_clk
    BITSLICE_RX_TX_X1Y337
                         FDPE                                         r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_o_reg/C
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X1Y337
                         FDPE (Prop_OUT_FF_BITSLICE_COMPONENT_RX_TX_C_Q)
                                                      0.178    -1.014 f  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_o_reg/Q
                         net (fo=1, routed)           0.109    -0.905    AFPGA_GLNK_OUT_c
    BY35                 OBUF (Prop_OUTBUF_HPIOB_SNGL_I_O)
                                                      0.507    -0.397 f  AFPGA_GLNK_OUT_obuf/O
                         net (fo=0)                   0.000    -0.397    AFPGA_GLNK_OUT
    BY35                                                              f  AFPGA_GLNK_OUT (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk_p rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.172     0.172    
                         output delay                -1.460    -1.288    
  -------------------------------------------------------------------
                         required time                          1.288    
                         arrival time                          -0.397    
  -------------------------------------------------------------------
                         slack                                  0.891    

Slack (MET) :             2.711ns  (arrival time - required time)
  Source:                 sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_o_reg/C
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AFPGA_GLNK_OUT
                            (output port clocked by ref_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ref_clk_p
  Path Type:              Min at Slow Process Corner
  Requirement:            0.000ns  (ref_clk_p rise@0.000ns - haps_infra_clk_100 rise@0.000ns)
  Data Path Delay:        1.311ns  (logic 1.110ns (84.670%)  route 0.201ns (15.330%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.460ns
  Clock Path Skew:        -0.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    0.111ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      2.963ns (routing 0.865ns, distribution 2.098ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_100 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     0.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082     0.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     0.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.715     2.082    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.187    -3.105 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.229    -2.876    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -2.852 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=5914, routed)        2.963     0.111    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/sys_clk
    BITSLICE_RX_TX_X1Y337
                         FDPE                                         r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_o_reg/C
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X1Y337
                         FDPE (Prop_OUT_FF_BITSLICE_COMPONENT_RX_TX_C_Q)
                                                      0.279     0.390 r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_o_reg/Q
                         net (fo=1, routed)           0.201     0.591    AFPGA_GLNK_OUT_c
    BY35                 OBUF (Prop_OUTBUF_HPIOB_SNGL_I_O)
                                                      0.831     1.423 r  AFPGA_GLNK_OUT_obuf/O
                         net (fo=0)                   0.000     1.423    AFPGA_GLNK_OUT
    BY35                                                              r  AFPGA_GLNK_OUT (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk_p rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.172     0.172    
                         output delay                -1.460    -1.288    
  -------------------------------------------------------------------
                         required time                          1.288    
                         arrival time                           1.423    
  -------------------------------------------------------------------
                         slack                                  2.711    





---------------------------------------------------------------------------------------------------
From Clock:  ref_clk_p
  To Clock:  haps_infra_clk_100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :            0  Failing Endpoints,  Worst Slack        1.799ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.799ns  (arrival time - required time)
  Source:                 AFPGA_LOCK_CDO_GLNK_I[0]
                            (input port clocked by ref_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_i_d_reg/D
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             haps_infra_clk_100
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (haps_infra_clk_100 rise@0.000ns - ref_clk_p rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.419ns (63.982%)  route 0.236ns (36.018%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        0.645ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.645ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Destination): 3.414ns (routing 0.950ns, distribution 2.464ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk_p rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    BW38                                              0.000     2.000 r  AFPGA_LOCK_CDO_GLNK_I[0] (IN)
                         net (fo=0)                   0.000     2.000    AFPGA_LOCK_CDO_GLNK_I_ibuf[0]/I
    BW38                 INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.419     2.419 r  AFPGA_LOCK_CDO_GLNK_I_ibuf[0]/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.419    AFPGA_LOCK_CDO_GLNK_I_ibuf[0]/OUT
    BW38                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     2.419 r  AFPGA_LOCK_CDO_GLNK_I_ibuf[0]/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.236     2.655    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/afpga_lock_cdo_glnk_i
    BITSLICE_RX_TX_X1Y363
                         FDPE                                         r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_i_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_100 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.932     2.639    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.694    -3.055 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.258    -2.797    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.769 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=5914, routed)        3.414     0.645    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/sys_clk
    BITSLICE_RX_TX_X1Y363
                         FDPE                                         r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_i_d_reg/C
                         clock pessimism              0.000     0.645    
                         clock uncertainty            0.172     0.818    
    BITSLICE_RX_TX_X1Y363
                         FDPE (Hold_IN_FF_BITSLICE_COMPONENT_RX_TX_C_D)
                                                      0.039     0.857    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_i_d_reg
  -------------------------------------------------------------------
                         required time                         -0.857    
                         arrival time                           2.655    
  -------------------------------------------------------------------
                         slack                                  1.799    

Slack (MET) :             1.799ns  (arrival time - required time)
  Source:                 AFPGA_LOCK_CDO_GLNK_I[0]
                            (input port clocked by ref_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_i_d_reg/D
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             haps_infra_clk_100
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (haps_infra_clk_100 rise@0.000ns - ref_clk_p rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.419ns (63.982%)  route 0.236ns (36.018%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        0.645ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.645ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Destination): 3.414ns (routing 0.950ns, distribution 2.464ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk_p rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    BW38                                              0.000     2.000 f  AFPGA_LOCK_CDO_GLNK_I[0] (IN)
                         net (fo=0)                   0.000     2.000    AFPGA_LOCK_CDO_GLNK_I_ibuf[0]/I
    BW38                 INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.419     2.419 f  AFPGA_LOCK_CDO_GLNK_I_ibuf[0]/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.419    AFPGA_LOCK_CDO_GLNK_I_ibuf[0]/OUT
    BW38                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     2.419 f  AFPGA_LOCK_CDO_GLNK_I_ibuf[0]/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.236     2.655    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/afpga_lock_cdo_glnk_i
    BITSLICE_RX_TX_X1Y363
                         FDPE                                         f  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_i_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_100 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.932     2.639    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.694    -3.055 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.258    -2.797    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.769 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=5914, routed)        3.414     0.645    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/sys_clk
    BITSLICE_RX_TX_X1Y363
                         FDPE                                         r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_i_d_reg/C
                         clock pessimism              0.000     0.645    
                         clock uncertainty            0.172     0.818    
    BITSLICE_RX_TX_X1Y363
                         FDPE (Hold_IN_FF_BITSLICE_COMPONENT_RX_TX_C_D)
                                                      0.039     0.857    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_i_d_reg
  -------------------------------------------------------------------
                         required time                         -0.857    
                         arrival time                           2.655    
  -------------------------------------------------------------------
                         slack                                  1.799    

Slack (MET) :             3.226ns  (arrival time - required time)
  Source:                 AFPGA_LOCK_CDO_GLNK_I[0]
                            (input port clocked by ref_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_i_d_reg/D
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             haps_infra_clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (haps_infra_clk_100 rise@0.000ns - ref_clk_p rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.294ns (65.790%)  route 0.153ns (34.210%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.974ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.974ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Destination): 1.974ns (routing 0.545ns, distribution 1.429ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk_p rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    BW38                                              0.000     2.000 r  AFPGA_LOCK_CDO_GLNK_I[0] (IN)
                         net (fo=0)                   0.000     2.000    AFPGA_LOCK_CDO_GLNK_I_ibuf[0]/I
    BW38                 INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.294     2.294 r  AFPGA_LOCK_CDO_GLNK_I_ibuf[0]/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.294    AFPGA_LOCK_CDO_GLNK_I_ibuf[0]/OUT
    BW38                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     2.294 r  AFPGA_LOCK_CDO_GLNK_I_ibuf[0]/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.153     2.447    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/afpga_lock_cdo_glnk_i
    BITSLICE_RX_TX_X1Y363
                         FDPE                                         r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_i_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_100 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.299     0.299 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.057     0.356    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.438 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.123     1.561    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -4.694    -3.133 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166    -2.967    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -2.948 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=5914, routed)        1.974    -0.974    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/sys_clk
    BITSLICE_RX_TX_X1Y363
                         FDPE                                         r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_i_d_reg/C
                         clock pessimism              0.000    -0.974    
                         clock uncertainty            0.172    -0.801    
    BITSLICE_RX_TX_X1Y363
                         FDPE (Hold_IN_FF_BITSLICE_COMPONENT_RX_TX_C_D)
                                                      0.023    -0.778    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_i_d_reg
  -------------------------------------------------------------------
                         required time                          0.778    
                         arrival time                           2.447    
  -------------------------------------------------------------------
                         slack                                  3.226    





---------------------------------------------------------------------------------------------------
From Clock:  hstdm_txclkdiv2_local
  To Clock:  hstdm_txclk_1200_bank60_clkoutphy_net_DIV_INV

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :            0  Failing Endpoints,  Worst Slack        0.181ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 cpm_snd_HSTDM_4_FB1_B2_B_8/tx_core.FF.data_in[0]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_txclkdiv2_local  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            cpm_snd_HSTDM_4_FB1_B2_B_8/tx_core.bitslice_tx_data/D[0]
                            (falling edge-triggered cell RXTX_BITSLICE clocked by hstdm_txclk_1200_bank60_clkoutphy_net_DIV_INV  {rise@1.667ns fall@3.333ns period=3.333ns})
  Path Group:             hstdm_txclk_1200_bank60_clkoutphy_net_DIV_INV
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hstdm_txclk_1200_bank60_clkoutphy_net_DIV_INV fall@0.000ns - hstdm_txclkdiv2_local rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.039ns (5.595%)  route 0.658ns (94.405%))
  Logic Levels:           0  
  Phase Shift in Clock Latency:
    Source Clock:         -0.833ns
  Clock Path Skew:        0.368ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.883ns
    Source Clock Delay      (SCD):    -1.414ns
    Clock Pessimism Removal (CPR):    0.163ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.413ns (routing 0.000ns, distribution 0.413ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_txclkdiv2_local rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.142     0.142 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.052     0.194    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.267 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.000     1.267    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -4.341    -3.074 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146    -2.928    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -2.911 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=5914, routed)        1.687    -1.224    hstdm_clkgen_1200_bank60/clk_in
    SLR Crossing[1->0]   
    PLL_X1Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                     -0.783    -2.007 r  hstdm_clkgen_1200_bank60/hstdm_plle3/CLKOUT1
                         net (fo=1, routed)           0.163    -1.844    hstdm_clkgen_1200_bank60/hstdm_txclkdiv2_local
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.827 r  hstdm_clkgen_1200_bank60/TXCLKDIV2.txclkdiv2_bufg/O
    X7Y1 (CLOCK_ROOT)    net (fo=2856, routed)        0.413    -1.414    cpm_snd_HSTDM_4_FB1_B2_B_8/txclkdiv2
    SLICE_X349Y101       FDRE                                         r  cpm_snd_HSTDM_4_FB1_B2_B_8/tx_core.FF.data_in[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X349Y101       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039    -1.375 r  cpm_snd_HSTDM_4_FB1_B2_B_8/tx_core.FF.data_in[0]/Q
                         net (fo=1, routed)           0.658    -0.717    cpm_snd_HSTDM_4_FB1_B2_B_8/tx_core.FF.data_in[0]
    BITSLICE_RX_TX_X1Y88 RXTX_BITSLICE                                r  cpm_snd_HSTDM_4_FB1_B2_B_8/tx_core.bitslice_tx_data/D[0]
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_txclk_1200_bank60_clkoutphy_net_DIV_INV fall edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.299     0.299 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.057     0.356    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.438 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.123     1.561    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -4.694    -3.133 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166    -2.967    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -2.948 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=5914, routed)        1.887    -1.061    hstdm_clkgen_1200_bank60/clk_in
    SLR Crossing[1->0]   
    PLL_X1Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.247    -1.308 r  hstdm_clkgen_1200_bank60/hstdm_plle3/CLKOUTPHY
                         net (fo=8, routed)           0.115    -1.193    hstdm_bitslice_ctrl_bank60/PLL_CLK
    BITSLICE_CONTROL_X1Y13
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT4[25])
                                                      0.309    -0.884 f  hstdm_bitslice_ctrl_bank60/NIBBLE[5].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT4[25]
                         net (fo=1, routed)           0.001    -0.883    cpm_snd_HSTDM_4_FB1_B2_B_8/TX_BIT_CTRL_IN[25]
    BITSLICE_RX_TX_X1Y88 RXTX_BITSLICE                                f  cpm_snd_HSTDM_4_FB1_B2_B_8/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[25]
                         clock pessimism             -0.163    -1.046    
                         clock uncertainty            0.178    -0.867    
    BITSLICE_RX_TX_X1Y88 RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[25]_D[0])
                                                     -0.031    -0.898    cpm_snd_HSTDM_4_FB1_B2_B_8/tx_core.bitslice_tx_data
  -------------------------------------------------------------------
                         required time                          0.898    
                         arrival time                          -0.717    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 cpm_snd_HSTDM_4_FB1_B2_B_8/tx_core.FF.data_in[0]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_txclkdiv2_local  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            cpm_snd_HSTDM_4_FB1_B2_B_8/tx_core.bitslice_tx_data/D[0]
                            (falling edge-triggered cell RXTX_BITSLICE clocked by hstdm_txclk_1200_bank60_clkoutphy_net_DIV_INV  {rise@1.667ns fall@3.333ns period=3.333ns})
  Path Group:             hstdm_txclk_1200_bank60_clkoutphy_net_DIV_INV
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hstdm_txclk_1200_bank60_clkoutphy_net_DIV_INV fall@0.000ns - hstdm_txclkdiv2_local rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.039ns (5.595%)  route 0.658ns (94.405%))
  Logic Levels:           0  
  Phase Shift in Clock Latency:
    Source Clock:         -0.833ns
  Clock Path Skew:        0.368ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.883ns
    Source Clock Delay      (SCD):    -1.414ns
    Clock Pessimism Removal (CPR):    0.163ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.413ns (routing 0.000ns, distribution 0.413ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_txclkdiv2_local rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.142     0.142 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.052     0.194    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.267 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.000     1.267    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -4.341    -3.074 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146    -2.928    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -2.911 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=5914, routed)        1.687    -1.224    hstdm_clkgen_1200_bank60/clk_in
    SLR Crossing[1->0]   
    PLL_X1Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                     -0.783    -2.007 r  hstdm_clkgen_1200_bank60/hstdm_plle3/CLKOUT1
                         net (fo=1, routed)           0.163    -1.844    hstdm_clkgen_1200_bank60/hstdm_txclkdiv2_local
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.827 r  hstdm_clkgen_1200_bank60/TXCLKDIV2.txclkdiv2_bufg/O
    X7Y1 (CLOCK_ROOT)    net (fo=2856, routed)        0.413    -1.414    cpm_snd_HSTDM_4_FB1_B2_B_8/txclkdiv2
    SLICE_X349Y101       FDRE                                         r  cpm_snd_HSTDM_4_FB1_B2_B_8/tx_core.FF.data_in[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X349Y101       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039    -1.375 f  cpm_snd_HSTDM_4_FB1_B2_B_8/tx_core.FF.data_in[0]/Q
                         net (fo=1, routed)           0.658    -0.717    cpm_snd_HSTDM_4_FB1_B2_B_8/tx_core.FF.data_in[0]
    BITSLICE_RX_TX_X1Y88 RXTX_BITSLICE                                f  cpm_snd_HSTDM_4_FB1_B2_B_8/tx_core.bitslice_tx_data/D[0]
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_txclk_1200_bank60_clkoutphy_net_DIV_INV fall edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.299     0.299 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.057     0.356    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.438 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.123     1.561    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -4.694    -3.133 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166    -2.967    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -2.948 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=5914, routed)        1.887    -1.061    hstdm_clkgen_1200_bank60/clk_in
    SLR Crossing[1->0]   
    PLL_X1Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.247    -1.308 r  hstdm_clkgen_1200_bank60/hstdm_plle3/CLKOUTPHY
                         net (fo=8, routed)           0.115    -1.193    hstdm_bitslice_ctrl_bank60/PLL_CLK
    BITSLICE_CONTROL_X1Y13
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT4[25])
                                                      0.309    -0.884 f  hstdm_bitslice_ctrl_bank60/NIBBLE[5].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT4[25]
                         net (fo=1, routed)           0.001    -0.883    cpm_snd_HSTDM_4_FB1_B2_B_8/TX_BIT_CTRL_IN[25]
    BITSLICE_RX_TX_X1Y88 RXTX_BITSLICE                                f  cpm_snd_HSTDM_4_FB1_B2_B_8/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[25]
                         clock pessimism             -0.163    -1.046    
                         clock uncertainty            0.178    -0.867    
    BITSLICE_RX_TX_X1Y88 RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[25]_D[0])
                                                     -0.031    -0.898    cpm_snd_HSTDM_4_FB1_B2_B_8/tx_core.bitslice_tx_data
  -------------------------------------------------------------------
                         required time                          0.898    
                         arrival time                          -0.717    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 cpm_snd_HSTDM_4_FB1_B2_C_0/tx_core.FF.data_in[0]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_txclkdiv2_local  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            cpm_snd_HSTDM_4_FB1_B2_C_0/tx_core.bitslice_tx_data/D[0]
                            (falling edge-triggered cell RXTX_BITSLICE clocked by hstdm_txclk_1200_bank60_clkoutphy_net_DIV_INV  {rise@1.667ns fall@3.333ns period=3.333ns})
  Path Group:             hstdm_txclk_1200_bank60_clkoutphy_net_DIV_INV
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hstdm_txclk_1200_bank60_clkoutphy_net_DIV_INV fall@0.000ns - hstdm_txclkdiv2_local rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.039ns (5.595%)  route 0.658ns (94.405%))
  Logic Levels:           0  
  Phase Shift in Clock Latency:
    Source Clock:         -0.833ns
  Clock Path Skew:        0.365ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.888ns
    Source Clock Delay      (SCD):    -1.416ns
    Clock Pessimism Removal (CPR):    0.163ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.411ns (routing 0.000ns, distribution 0.411ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_txclkdiv2_local rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.142     0.142 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.052     0.194    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.267 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.000     1.267    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -4.341    -3.074 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146    -2.928    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -2.911 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=5914, routed)        1.687    -1.224    hstdm_clkgen_1200_bank60/clk_in
    SLR Crossing[1->0]   
    PLL_X1Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                     -0.783    -2.007 r  hstdm_clkgen_1200_bank60/hstdm_plle3/CLKOUT1
                         net (fo=1, routed)           0.163    -1.844    hstdm_clkgen_1200_bank60/hstdm_txclkdiv2_local
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.827 r  hstdm_clkgen_1200_bank60/TXCLKDIV2.txclkdiv2_bufg/O
    X7Y1 (CLOCK_ROOT)    net (fo=2856, routed)        0.411    -1.416    cpm_snd_HSTDM_4_FB1_B2_C_0/txclkdiv2
    SLICE_X349Y86        FDRE                                         r  cpm_snd_HSTDM_4_FB1_B2_C_0/tx_core.FF.data_in[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X349Y86        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039    -1.377 r  cpm_snd_HSTDM_4_FB1_B2_C_0/tx_core.FF.data_in[0]/Q
                         net (fo=1, routed)           0.658    -0.719    cpm_snd_HSTDM_4_FB1_B2_C_0/tx_core.FF.data_in[0]
    BITSLICE_RX_TX_X1Y75 RXTX_BITSLICE                                r  cpm_snd_HSTDM_4_FB1_B2_C_0/tx_core.bitslice_tx_data/D[0]
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_txclk_1200_bank60_clkoutphy_net_DIV_INV fall edge)
                                                      0.000     0.000 f  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 f  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.299     0.299 f  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.057     0.356    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.438 f  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.123     1.561    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -4.694    -3.133 f  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166    -2.967    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -2.948 f  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=5914, routed)        1.887    -1.061    hstdm_clkgen_1200_bank60/clk_in
    SLR Crossing[1->0]   
    PLL_X1Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.247    -1.308 f  hstdm_clkgen_1200_bank60/hstdm_plle3/CLKOUTPHY
                         net (fo=8, routed)           0.110    -1.198    hstdm_bitslice_ctrl_bank60/PLL_CLK
    BITSLICE_CONTROL_X1Y11
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT4[25])
                                                      0.309    -0.889 f  hstdm_bitslice_ctrl_bank60/NIBBLE[3].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT4[25]
                         net (fo=1, routed)           0.001    -0.888    cpm_snd_HSTDM_4_FB1_B2_C_0/TX_BIT_CTRL_IN[25]
    BITSLICE_RX_TX_X1Y75 RXTX_BITSLICE                                f  cpm_snd_HSTDM_4_FB1_B2_C_0/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[25]
                         clock pessimism             -0.163    -1.051    
                         clock uncertainty            0.178    -0.872    
    BITSLICE_RX_TX_X1Y75 RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[25]_D[0])
                                                     -0.031    -0.903    cpm_snd_HSTDM_4_FB1_B2_C_0/tx_core.bitslice_tx_data
  -------------------------------------------------------------------
                         required time                          0.903    
                         arrival time                          -0.719    
  -------------------------------------------------------------------
                         slack                                  0.184    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :            0  Failing Endpoints,  Worst Slack        1.354ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.354ns  (arrival time - required time)
  Source:                 dut_inst/aptn_reset_sync_rst_n/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            dut_inst/registers1/Registers_1rff_19/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.530ns  (logic 0.039ns (2.549%)  route 1.491ns (97.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.008ns
    Source Clock Delay      (SCD):    2.768ns
    Clock Pessimism Removal (CPR):    0.234ns
  Inter-SLR Compensation: 0.189ns  ((DCD - CCD) * DF)
    Destination Clock Delay (DCD):    3.008ns
    Common Clock Delay      (CCD):    1.748ns
    Derating Factor          (DF):    0.150
  Clock Net Delay (Source):      2.028ns (routing 0.775ns, distribution 1.253ns)
  Clock Net Delay (Destination): 2.122ns (routing 0.862ns, distribution 1.260ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F35                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibufgds/I
    HPIOBDIFFINBUF_X1Y253
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.539     0.539 r  clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.579    clk_ibufgds/OUT
    F35                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.579 r  clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.723    clk_bufg
    BUFGCE_X1Y249        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.740 r  clk_bufg/O
    X4Y9 (CLOCK_ROOT)    net (fo=372, routed)         2.028     2.768    dut_inst/clk
    SLICE_X340Y655       FDRE                                         r  dut_inst/aptn_reset_sync_rst_n/C
  -------------------------------------------------------------------    -------------------
    SLICE_X340Y655       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.807 r  dut_inst/aptn_reset_sync_rst_n/Q
                         net (fo=210, routed)         1.491     4.298    dut_inst/registers1/rst_n_0_i
    SLR Crossing[2->1]   
    SLICE_X160Y526       FDCE                                         f  dut_inst/registers1/Registers_1rff_19/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F35                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibufgds/I
    HPIOBDIFFINBUF_X1Y253
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.636     0.636 r  clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.686    clk_ibufgds/OUT
    F35                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.686 r  clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.867    clk_bufg
    BUFGCE_X1Y249        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.886 r  clk_bufg/O
    X4Y9 (CLOCK_ROOT)    net (fo=372, routed)         2.122     3.008    dut_inst/registers1/clk
    SLR Crossing[2->1]   
    SLICE_X160Y526       FDCE                                         r  dut_inst/registers1/Registers_1rff_19/C
                         clock pessimism             -0.234     2.775    
                         inter-SLR compensation       0.189     2.964    
    SLICE_X160Y526       FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.020     2.944    dut_inst/registers1/Registers_1rff_19
  -------------------------------------------------------------------
                         required time                         -2.944    
                         arrival time                           4.298    
  -------------------------------------------------------------------
                         slack                                  1.354    

Slack (MET) :             1.359ns  (arrival time - required time)
  Source:                 dut_inst/aptn_reset_sync_rst_n/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            dut_inst/registers1/Registers_1rff_18/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.530ns  (logic 0.039ns (2.549%)  route 1.491ns (97.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.004ns
    Source Clock Delay      (SCD):    2.768ns
    Clock Pessimism Removal (CPR):    0.234ns
  Inter-SLR Compensation: 0.188ns  ((DCD - CCD) * DF)
    Destination Clock Delay (DCD):    3.004ns
    Common Clock Delay      (CCD):    1.748ns
    Derating Factor          (DF):    0.150
  Clock Net Delay (Source):      2.028ns (routing 0.775ns, distribution 1.253ns)
  Clock Net Delay (Destination): 2.118ns (routing 0.862ns, distribution 1.256ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F35                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibufgds/I
    HPIOBDIFFINBUF_X1Y253
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.539     0.539 r  clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.579    clk_ibufgds/OUT
    F35                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.579 r  clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.723    clk_bufg
    BUFGCE_X1Y249        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.740 r  clk_bufg/O
    X4Y9 (CLOCK_ROOT)    net (fo=372, routed)         2.028     2.768    dut_inst/clk
    SLICE_X340Y655       FDRE                                         r  dut_inst/aptn_reset_sync_rst_n/C
  -------------------------------------------------------------------    -------------------
    SLICE_X340Y655       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.807 r  dut_inst/aptn_reset_sync_rst_n/Q
                         net (fo=210, routed)         1.491     4.298    dut_inst/registers1/rst_n_0_i
    SLR Crossing[2->1]   
    SLICE_X160Y526       FDCE                                         f  dut_inst/registers1/Registers_1rff_18/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F35                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibufgds/I
    HPIOBDIFFINBUF_X1Y253
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.636     0.636 r  clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.686    clk_ibufgds/OUT
    F35                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.686 r  clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.867    clk_bufg
    BUFGCE_X1Y249        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.886 r  clk_bufg/O
    X4Y9 (CLOCK_ROOT)    net (fo=372, routed)         2.118     3.004    dut_inst/registers1/clk
    SLR Crossing[2->1]   
    SLICE_X160Y526       FDCE                                         r  dut_inst/registers1/Registers_1rff_18/C
                         clock pessimism             -0.234     2.771    
                         inter-SLR compensation       0.188     2.959    
    SLICE_X160Y526       FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.020     2.939    dut_inst/registers1/Registers_1rff_18
  -------------------------------------------------------------------
                         required time                         -2.939    
                         arrival time                           4.298    
  -------------------------------------------------------------------
                         slack                                  1.359    

Slack (MET) :             1.415ns  (arrival time - required time)
  Source:                 dut_inst/aptn_reset_sync_rst_n/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            dut_inst/registers1/Registers_1rff_17/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.582ns  (logic 0.039ns (2.465%)  route 1.543ns (97.535%))
  Logic Levels:           0  
  Clock Path Skew:        -0.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.000ns
    Source Clock Delay      (SCD):    2.768ns
    Clock Pessimism Removal (CPR):    0.234ns
  Inter-SLR Compensation: 0.188ns  ((DCD - CCD) * DF)
    Destination Clock Delay (DCD):    3.000ns
    Common Clock Delay      (CCD):    1.748ns
    Derating Factor          (DF):    0.150
  Clock Net Delay (Source):      2.028ns (routing 0.775ns, distribution 1.253ns)
  Clock Net Delay (Destination): 2.114ns (routing 0.862ns, distribution 1.252ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F35                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibufgds/I
    HPIOBDIFFINBUF_X1Y253
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.539     0.539 r  clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.579    clk_ibufgds/OUT
    F35                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.579 r  clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.723    clk_bufg
    BUFGCE_X1Y249        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.740 r  clk_bufg/O
    X4Y9 (CLOCK_ROOT)    net (fo=372, routed)         2.028     2.768    dut_inst/clk
    SLICE_X340Y655       FDRE                                         r  dut_inst/aptn_reset_sync_rst_n/C
  -------------------------------------------------------------------    -------------------
    SLICE_X340Y655       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.807 r  dut_inst/aptn_reset_sync_rst_n/Q
                         net (fo=210, routed)         1.543     4.350    dut_inst/registers1/rst_n_0_i
    SLR Crossing[2->1]   
    SLICE_X159Y526       FDCE                                         f  dut_inst/registers1/Registers_1rff_17/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F35                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibufgds/I
    HPIOBDIFFINBUF_X1Y253
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.636     0.636 r  clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.686    clk_ibufgds/OUT
    F35                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.686 r  clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.867    clk_bufg
    BUFGCE_X1Y249        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.886 r  clk_bufg/O
    X4Y9 (CLOCK_ROOT)    net (fo=372, routed)         2.114     3.000    dut_inst/registers1/clk
    SLR Crossing[2->1]   
    SLICE_X159Y526       FDCE                                         r  dut_inst/registers1/Registers_1rff_17/C
                         clock pessimism             -0.234     2.767    
                         inter-SLR compensation       0.188     2.955    
    SLICE_X159Y526       FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.020     2.935    dut_inst/registers1/Registers_1rff_17
  -------------------------------------------------------------------
                         required time                         -2.935    
                         arrival time                           4.350    
  -------------------------------------------------------------------
                         slack                                  1.415    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  haps_infra_clk_10
  To Clock:  haps_infra_clk_10

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :            0  Failing Endpoints,  Worst Slack        0.094ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
                            (removal check against rising-edge clock haps_infra_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (haps_infra_clk_10 rise@0.000ns - haps_infra_clk_10 rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.040ns (30.769%)  route 0.090ns (69.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.750ns
    Source Clock Delay      (SCD):    -1.858ns
    Clock Pessimism Removal (CPR):    0.052ns
  Clock Net Delay (Source):      1.043ns (routing 0.551ns, distribution 0.492ns)
  Clock Net Delay (Destination): 1.187ns (routing 0.613ns, distribution 0.574ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_10 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.142     0.142 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.052     0.194    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.267 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.000     1.267    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -4.341    -3.074 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.156    -2.918    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out7_clk_wiz_0
    BUFGCE_X1Y155        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -2.901 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout7_buf/O
    X8Y8 (CLOCK_ROOT)    net (fo=1885, routed)        1.043    -1.858    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X403Y550       FDPE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X403Y550       FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040    -1.818 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.090    -1.728    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X404Y550       FDPE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_10 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.299     0.299 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.057     0.356    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.438 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.123     1.561    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -4.694    -3.133 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.177    -2.956    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out7_clk_wiz_0
    BUFGCE_X1Y155        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -2.937 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout7_buf/O
    X8Y8 (CLOCK_ROOT)    net (fo=1885, routed)        1.187    -1.750    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X404Y550       FDPE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                         clock pessimism             -0.052    -1.801    
    SLICE_X404Y550       FDPE (Remov_HFF2_SLICEL_C_PRE)
                                                     -0.020    -1.821    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
  -------------------------------------------------------------------
                         required time                          1.821    
                         arrival time                          -1.728    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
                            (removal check against rising-edge clock haps_infra_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (haps_infra_clk_10 rise@0.000ns - haps_infra_clk_10 rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.040ns (30.769%)  route 0.090ns (69.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.750ns
    Source Clock Delay      (SCD):    -1.858ns
    Clock Pessimism Removal (CPR):    0.052ns
  Clock Net Delay (Source):      1.043ns (routing 0.551ns, distribution 0.492ns)
  Clock Net Delay (Destination): 1.187ns (routing 0.613ns, distribution 0.574ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_10 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.142     0.142 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.052     0.194    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.267 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.000     1.267    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -4.341    -3.074 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.156    -2.918    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out7_clk_wiz_0
    BUFGCE_X1Y155        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -2.901 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout7_buf/O
    X8Y8 (CLOCK_ROOT)    net (fo=1885, routed)        1.043    -1.858    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X403Y550       FDPE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X403Y550       FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040    -1.818 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.090    -1.728    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X404Y550       FDCE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_10 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.299     0.299 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.057     0.356    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.438 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.123     1.561    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -4.694    -3.133 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.177    -2.956    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out7_clk_wiz_0
    BUFGCE_X1Y155        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -2.937 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout7_buf/O
    X8Y8 (CLOCK_ROOT)    net (fo=1885, routed)        1.187    -1.750    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X404Y550       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                         clock pessimism             -0.052    -1.801    
    SLICE_X404Y550       FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020    -1.821    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]
  -------------------------------------------------------------------
                         required time                          1.821    
                         arrival time                          -1.728    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
                            (removal check against rising-edge clock haps_infra_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (haps_infra_clk_10 rise@0.000ns - haps_infra_clk_10 rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.040ns (30.769%)  route 0.090ns (69.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.750ns
    Source Clock Delay      (SCD):    -1.858ns
    Clock Pessimism Removal (CPR):    0.052ns
  Clock Net Delay (Source):      1.043ns (routing 0.551ns, distribution 0.492ns)
  Clock Net Delay (Destination): 1.187ns (routing 0.613ns, distribution 0.574ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_10 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.142     0.142 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.052     0.194    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.267 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.000     1.267    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -4.341    -3.074 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.156    -2.918    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out7_clk_wiz_0
    BUFGCE_X1Y155        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -2.901 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout7_buf/O
    X8Y8 (CLOCK_ROOT)    net (fo=1885, routed)        1.043    -1.858    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X403Y550       FDPE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X403Y550       FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040    -1.818 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.090    -1.728    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X404Y550       FDCE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_10 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.299     0.299 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.057     0.356    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.438 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.123     1.561    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -4.694    -3.133 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.177    -2.956    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out7_clk_wiz_0
    BUFGCE_X1Y155        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -2.937 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout7_buf/O
    X8Y8 (CLOCK_ROOT)    net (fo=1885, routed)        1.187    -1.750    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X404Y550       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
                         clock pessimism             -0.052    -1.801    
    SLICE_X404Y550       FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020    -1.821    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]
  -------------------------------------------------------------------
                         required time                          1.821    
                         arrival time                          -1.728    
  -------------------------------------------------------------------
                         slack                                  0.094    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  haps_infra_clk_100
  To Clock:  haps_infra_clk_100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :            0  Failing Endpoints,  Worst Slack        0.068ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_sys_reset/reset_sync_o_reg/C
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_o_reg/PRE
                            (removal check against rising-edge clock haps_infra_clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (haps_infra_clk_100 rise@0.000ns - haps_infra_clk_100 rise@0.000ns)
  Data Path Delay:        0.676ns  (logic 0.069ns (10.207%)  route 0.607ns (89.793%))
  Logic Levels:           0  
  Clock Path Skew:        0.146ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.585ns
    Source Clock Delay      (SCD):    0.126ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Net Delay (Source):      2.978ns (routing 0.865ns, distribution 2.113ns)
  Clock Net Delay (Destination): 3.354ns (routing 0.950ns, distribution 2.404ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_100 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     0.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082     0.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     0.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.715     2.082    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.187    -3.105 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.229    -2.876    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -2.852 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=5914, routed)        2.978     0.126    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_sys_reset/clk_out3
    SLICE_X350Y413       FDPE                                         r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_sys_reset/reset_sync_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X350Y413       FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.069     0.195 f  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_sys_reset/reset_sync_o_reg/Q
                         net (fo=2564, routed)        0.607     0.802    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/sys_reset_o
    BITSLICE_RX_TX_X1Y337
                         FDPE                                         f  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_o_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_100 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.932     2.639    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.694    -3.055 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.258    -2.797    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.769 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=5914, routed)        3.354     0.585    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/sys_clk
    BITSLICE_RX_TX_X1Y337
                         FDPE                                         r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_o_reg/C
                         clock pessimism             -0.313     0.272    
    BITSLICE_RX_TX_X1Y337
                         FDPE (Remov_OUT_FF_BITSLICE_COMPONENT_RX_TX_C_PRE)
                                                      0.462     0.734    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_o_reg
  -------------------------------------------------------------------
                         required time                         -0.734    
                         arrival time                           0.802    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_sys_reset/reset_sync_o_reg/C
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_i_d_reg/PRE
                            (removal check against rising-edge clock haps_infra_clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (haps_infra_clk_100 rise@0.000ns - haps_infra_clk_100 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.038ns (12.625%)  route 0.263ns (87.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.137ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.974ns
    Source Clock Delay      (SCD):    -1.216ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Net Delay (Source):      1.695ns (routing 0.487ns, distribution 1.208ns)
  Clock Net Delay (Destination): 1.974ns (routing 0.545ns, distribution 1.429ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_100 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.142     0.142 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.052     0.194    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.267 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.000     1.267    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -4.341    -3.074 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146    -2.928    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -2.911 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=5914, routed)        1.695    -1.216    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_sys_reset/clk_out3
    SLICE_X350Y413       FDPE                                         r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_sys_reset/reset_sync_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X350Y413       FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038    -1.178 f  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_sys_reset/reset_sync_o_reg/Q
                         net (fo=2564, routed)        0.263    -0.915    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/sys_reset_o
    BITSLICE_RX_TX_X1Y363
                         FDPE                                         f  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_i_d_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_100 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.299     0.299 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.057     0.356    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.438 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.123     1.561    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -4.694    -3.133 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166    -2.967    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -2.948 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=5914, routed)        1.974    -0.974    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/sys_clk
    BITSLICE_RX_TX_X1Y363
                         FDPE                                         r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_i_d_reg/C
                         clock pessimism             -0.105    -1.078    
    BITSLICE_RX_TX_X1Y363
                         FDPE (Remov_IN_FF_BITSLICE_COMPONENT_RX_TX_C_PRE)
                                                      0.030    -1.048    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_i_d_reg
  -------------------------------------------------------------------
                         required time                          1.048    
                         arrival time                          -0.915    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_sys_reset/reset_sync_o_reg/C
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_i_d_reg/PRE
                            (removal check against rising-edge clock haps_infra_clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (haps_infra_clk_100 rise@0.000ns - haps_infra_clk_100 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.069ns (16.121%)  route 0.359ns (83.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.205ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.645ns
    Source Clock Delay      (SCD):    0.126ns
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Net Delay (Source):      2.978ns (routing 0.865ns, distribution 2.113ns)
  Clock Net Delay (Destination): 3.414ns (routing 0.950ns, distribution 2.464ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_100 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     0.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082     0.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     0.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.715     2.082    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.187    -3.105 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.229    -2.876    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -2.852 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=5914, routed)        2.978     0.126    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_sys_reset/clk_out3
    SLICE_X350Y413       FDPE                                         r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_sys_reset/reset_sync_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X350Y413       FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.069     0.195 f  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_sys_reset/reset_sync_o_reg/Q
                         net (fo=2564, routed)        0.359     0.554    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/sys_reset_o
    BITSLICE_RX_TX_X1Y363
                         FDPE                                         f  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_i_d_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_100 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.932     2.639    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.694    -3.055 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.258    -2.797    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.769 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=5914, routed)        3.414     0.645    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/sys_clk
    BITSLICE_RX_TX_X1Y363
                         FDPE                                         r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_i_d_reg/C
                         clock pessimism             -0.314     0.332    
    BITSLICE_RX_TX_X1Y363
                         FDPE (Remov_IN_FF_BITSLICE_COMPONENT_RX_TX_C_PRE)
                                                      0.051     0.383    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_i_d_reg
  -------------------------------------------------------------------
                         required time                         -0.383    
                         arrival time                           0.554    
  -------------------------------------------------------------------
                         slack                                  0.172    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  haps_infra_clk_50_2_sync
  To Clock:  haps_infra_clk_50_2_sync

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :            0  Failing Endpoints,  Worst Slack        0.133ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/wordclk_reset_sync/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_50_2_sync  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/reg_curr_cnt_reg[11]/CLR
                            (removal check against rising-edge clock haps_infra_clk_50_2_sync  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (haps_infra_clk_50_2_sync rise@0.000ns - haps_infra_clk_50_2_sync rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.039ns (24.684%)  route 0.119ns (75.316%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.733ns
    Source Clock Delay      (SCD):    -1.833ns
    Clock Pessimism Removal (CPR):    0.055ns
  Clock Net Delay (Source):      1.069ns (routing 0.425ns, distribution 0.644ns)
  Clock Net Delay (Destination): 1.204ns (routing 0.476ns, distribution 0.728ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_50_2_sync rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.142     0.142 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.052     0.194    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.267 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.000     1.267    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -4.341    -3.074 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.155    -2.919    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out5_clk_wiz_0
    BUFGCE_X1Y148        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -2.902 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout5_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=610, routed)         1.069    -1.833    sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/wordclk_reset_sync/CLK
    SLICE_X346Y442       FDPE                                         r  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/wordclk_reset_sync/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X346Y442       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039    -1.794 f  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/wordclk_reset_sync/rst_in_out_reg/Q
                         net (fo=116, routed)         0.119    -1.675    sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/AR[0]
    SLICE_X343Y442       FDCE                                         f  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/reg_curr_cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_50_2_sync rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.299     0.299 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.057     0.356    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.438 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.123     1.561    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -4.694    -3.133 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.177    -2.956    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out5_clk_wiz_0
    BUFGCE_X1Y148        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -2.937 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout5_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=610, routed)         1.204    -1.733    sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/CLK
    SLICE_X343Y442       FDCE                                         r  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/reg_curr_cnt_reg[11]/C
                         clock pessimism             -0.055    -1.787    
    SLICE_X343Y442       FDCE (Remov_CFF_SLICEL_C_CLR)
                                                     -0.020    -1.807    sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/reg_curr_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          1.807    
                         arrival time                          -1.675    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/wordclk_reset_sync/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_50_2_sync  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/reg_curr_cnt_reg[12]/CLR
                            (removal check against rising-edge clock haps_infra_clk_50_2_sync  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (haps_infra_clk_50_2_sync rise@0.000ns - haps_infra_clk_50_2_sync rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.039ns (24.684%)  route 0.119ns (75.316%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.733ns
    Source Clock Delay      (SCD):    -1.833ns
    Clock Pessimism Removal (CPR):    0.055ns
  Clock Net Delay (Source):      1.069ns (routing 0.425ns, distribution 0.644ns)
  Clock Net Delay (Destination): 1.204ns (routing 0.476ns, distribution 0.728ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_50_2_sync rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.142     0.142 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.052     0.194    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.267 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.000     1.267    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -4.341    -3.074 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.155    -2.919    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out5_clk_wiz_0
    BUFGCE_X1Y148        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -2.902 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout5_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=610, routed)         1.069    -1.833    sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/wordclk_reset_sync/CLK
    SLICE_X346Y442       FDPE                                         r  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/wordclk_reset_sync/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X346Y442       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039    -1.794 f  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/wordclk_reset_sync/rst_in_out_reg/Q
                         net (fo=116, routed)         0.119    -1.675    sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/AR[0]
    SLICE_X343Y442       FDCE                                         f  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/reg_curr_cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_50_2_sync rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.299     0.299 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.057     0.356    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.438 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.123     1.561    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -4.694    -3.133 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.177    -2.956    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out5_clk_wiz_0
    BUFGCE_X1Y148        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -2.937 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout5_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=610, routed)         1.204    -1.733    sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/CLK
    SLICE_X343Y442       FDCE                                         r  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/reg_curr_cnt_reg[12]/C
                         clock pessimism             -0.055    -1.787    
    SLICE_X343Y442       FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                     -0.020    -1.807    sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/reg_curr_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          1.807    
                         arrival time                          -1.675    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/wordclk_reset_sync/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_50_2_sync  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/reg_curr_cnt_reg[13]/CLR
                            (removal check against rising-edge clock haps_infra_clk_50_2_sync  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (haps_infra_clk_50_2_sync rise@0.000ns - haps_infra_clk_50_2_sync rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.039ns (24.684%)  route 0.119ns (75.316%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.733ns
    Source Clock Delay      (SCD):    -1.833ns
    Clock Pessimism Removal (CPR):    0.055ns
  Clock Net Delay (Source):      1.069ns (routing 0.425ns, distribution 0.644ns)
  Clock Net Delay (Destination): 1.204ns (routing 0.476ns, distribution 0.728ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_50_2_sync rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.142     0.142 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.052     0.194    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.267 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.000     1.267    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -4.341    -3.074 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.155    -2.919    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out5_clk_wiz_0
    BUFGCE_X1Y148        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -2.902 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout5_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=610, routed)         1.069    -1.833    sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/wordclk_reset_sync/CLK
    SLICE_X346Y442       FDPE                                         r  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/wordclk_reset_sync/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X346Y442       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039    -1.794 f  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/wordclk_reset_sync/rst_in_out_reg/Q
                         net (fo=116, routed)         0.119    -1.675    sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/AR[0]
    SLICE_X343Y442       FDCE                                         f  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/reg_curr_cnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_50_2_sync rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.299     0.299 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.057     0.356    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.438 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.123     1.561    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -4.694    -3.133 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.177    -2.956    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out5_clk_wiz_0
    BUFGCE_X1Y148        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -2.937 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout5_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=610, routed)         1.204    -1.733    sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/CLK
    SLICE_X343Y442       FDCE                                         r  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/reg_curr_cnt_reg[13]/C
                         clock pessimism             -0.055    -1.787    
    SLICE_X343Y442       FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.020    -1.807    sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/reg_curr_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          1.807    
                         arrival time                          -1.675    
  -------------------------------------------------------------------
                         slack                                  0.133    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  haps_infra_clk_umr3
  To Clock:  haps_infra_clk_umr3

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :            0  Failing Endpoints,  Worst Slack        0.127ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_umr3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
                            (removal check against rising-edge clock haps_infra_clk_umr3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (haps_infra_clk_umr3 rise@0.000ns - haps_infra_clk_umr3 rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.040ns (30.769%)  route 0.090ns (69.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.786ns
    Source Clock Delay      (SCD):    -1.888ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Net Delay (Source):      1.020ns (routing 0.372ns, distribution 0.648ns)
  Clock Net Delay (Destination): 1.158ns (routing 0.415ns, distribution 0.743ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_umr3 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.142     0.142 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.052     0.194    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.267 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.000     1.267    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -4.341    -3.074 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.149    -2.925    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out2_clk_wiz_0
    BUFGCE_X1Y167        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -2.908 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout2_buf/O
    X7Y7 (CLOCK_ROOT)    net (fo=16062, routed)       1.020    -1.888    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X422Y511       FDPE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X422Y511       FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040    -1.848 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.090    -1.758    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X422Y510       FDPE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_umr3 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.299     0.299 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.057     0.356    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.438 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.123     1.561    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -4.694    -3.133 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.170    -2.963    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out2_clk_wiz_0
    BUFGCE_X1Y167        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -2.944 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout2_buf/O
    X7Y7 (CLOCK_ROOT)    net (fo=16062, routed)       1.158    -1.786    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X422Y510       FDPE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                         clock pessimism             -0.079    -1.865    
    SLICE_X422Y510       FDPE (Remov_HFF2_SLICEL_C_PRE)
                                                     -0.020    -1.885    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
  -------------------------------------------------------------------
                         required time                          1.885    
                         arrival time                          -1.758    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_umr3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
                            (removal check against rising-edge clock haps_infra_clk_umr3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (haps_infra_clk_umr3 rise@0.000ns - haps_infra_clk_umr3 rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.040ns (30.769%)  route 0.090ns (69.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.786ns
    Source Clock Delay      (SCD):    -1.888ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Net Delay (Source):      1.020ns (routing 0.372ns, distribution 0.648ns)
  Clock Net Delay (Destination): 1.158ns (routing 0.415ns, distribution 0.743ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_umr3 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.142     0.142 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.052     0.194    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.267 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.000     1.267    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -4.341    -3.074 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.149    -2.925    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out2_clk_wiz_0
    BUFGCE_X1Y167        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -2.908 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout2_buf/O
    X7Y7 (CLOCK_ROOT)    net (fo=16062, routed)       1.020    -1.888    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X422Y511       FDPE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X422Y511       FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040    -1.848 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.090    -1.758    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X422Y510       FDCE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_umr3 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.299     0.299 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.057     0.356    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.438 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.123     1.561    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -4.694    -3.133 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.170    -2.963    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out2_clk_wiz_0
    BUFGCE_X1Y167        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -2.944 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout2_buf/O
    X7Y7 (CLOCK_ROOT)    net (fo=16062, routed)       1.158    -1.786    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X422Y510       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                         clock pessimism             -0.079    -1.865    
    SLICE_X422Y510       FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020    -1.885    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]
  -------------------------------------------------------------------
                         required time                          1.885    
                         arrival time                          -1.758    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_umr3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
                            (removal check against rising-edge clock haps_infra_clk_umr3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (haps_infra_clk_umr3 rise@0.000ns - haps_infra_clk_umr3 rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.040ns (30.769%)  route 0.090ns (69.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.786ns
    Source Clock Delay      (SCD):    -1.888ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Net Delay (Source):      1.020ns (routing 0.372ns, distribution 0.648ns)
  Clock Net Delay (Destination): 1.158ns (routing 0.415ns, distribution 0.743ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_umr3 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.142     0.142 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.052     0.194    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.267 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.000     1.267    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -4.341    -3.074 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.149    -2.925    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out2_clk_wiz_0
    BUFGCE_X1Y167        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -2.908 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout2_buf/O
    X7Y7 (CLOCK_ROOT)    net (fo=16062, routed)       1.020    -1.888    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X422Y511       FDPE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X422Y511       FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040    -1.848 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.090    -1.758    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X422Y510       FDCE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_umr3 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.299     0.299 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.057     0.356    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.438 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.123     1.561    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -4.694    -3.133 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.170    -2.963    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out2_clk_wiz_0
    BUFGCE_X1Y167        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -2.944 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout2_buf/O
    X7Y7 (CLOCK_ROOT)    net (fo=16062, routed)       1.158    -1.786    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X422Y510       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
                         clock pessimism             -0.079    -1.865    
    SLICE_X422Y510       FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020    -1.885    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]
  -------------------------------------------------------------------
                         required time                          1.885    
                         arrival time                          -1.758    
  -------------------------------------------------------------------
                         slack                                  0.127    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  hstdm_rxclk_1200_bank36_block3_div4
  To Clock:  hstdm_rxclk_1200_bank36_block3_div4

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :            0  Failing Endpoints,  Worst Slack        0.222ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 hstdm_trainer_3/ar_train_latched.R1/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank36_block3_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            hstdm_trainer_3/tdata[14]/CLR
                            (removal check against rising-edge clock hstdm_rxclk_1200_bank36_block3_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (hstdm_rxclk_1200_bank36_block3_div4 rise@0.000ns - hstdm_rxclk_1200_bank36_block3_div4 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.062ns (24.701%)  route 0.189ns (75.299%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.306ns
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    0.642ns
  Clock Net Delay (Source):      0.459ns (routing 0.007ns, distribution 0.452ns)
  Clock Net Delay (Destination): 0.520ns (routing 0.007ns, distribution 0.513ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank36_block3_div4 rise edge)
                                                      0.000     0.000 r  
    M48                                               0.000     0.000 r  pin_M48 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_M48/I
    HPIOBDIFFINBUF_X0Y420
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.287     0.287 r  ibufds_pin_M48/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.327    ibufds_pin_M48/OUT
    M48                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.327 r  ibufds_pin_M48/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.329    hstdm_clkgen_1200_rx_bank36_block3/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.022     0.351 f  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     0.354    hstdm_bitslice_ctrl_bank36/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y140
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.208     0.562 r  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     0.568    hstdm_clkgen_1200_rx_bank36_block3/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.162     0.730 r  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.337     1.067    hstdm_clkgen_1200_rx_bank36_block3/fifo_wrclk_out
    BUFGCE_DIV_X0Y68     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.156 r  hstdm_clkgen_1200_rx_bank36_block3/BASE4.rxclkdiv4_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=347, routed)         0.459     1.615    hstdm_trainer_3/rxclkdiv4
    SLICE_X11Y1055       FDCE                                         r  hstdm_trainer_3/ar_train_latched.R1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y1055       FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.655 r  hstdm_trainer_3/ar_train_latched.R1/Q
                         net (fo=4, routed)           0.086     1.741    hstdm_trainer_3/train_latched
    SLICE_X11Y1055       LUT1 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.022     1.763 f  hstdm_trainer_3/ar_train_latched.train_latched_i.O/O
                         net (fo=255, routed)         0.103     1.866    hstdm_trainer_3/train_latched_i
    SLICE_X13Y1055       FDCE                                         f  hstdm_trainer_3/tdata[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank36_block3_div4 rise edge)
                                                      0.000     0.000 r  
    M48                                               0.000     0.000 r  pin_M48 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_M48/I
    HPIOBDIFFINBUF_X0Y420
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.382     0.382 r  ibufds_pin_M48/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.432    ibufds_pin_M48/OUT
    M48                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.432 r  ibufds_pin_M48/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.434    hstdm_clkgen_1200_rx_bank36_block3/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.037     0.471 f  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.005     0.476    hstdm_bitslice_ctrl_bank36/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y140
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.482     0.958 r  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.011     0.969    hstdm_clkgen_1200_rx_bank36_block3/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.310     1.279 r  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.407     1.686    hstdm_clkgen_1200_rx_bank36_block3/fifo_wrclk_out
    BUFGCE_DIV_X0Y68     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     1.786 r  hstdm_clkgen_1200_rx_bank36_block3/BASE4.rxclkdiv4_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=347, routed)         0.520     2.306    hstdm_trainer_3/rxclkdiv4
    SLICE_X13Y1055       FDCE                                         r  hstdm_trainer_3/tdata[14]/C
                         clock pessimism             -0.642     1.664    
    SLICE_X13Y1055       FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     1.644    hstdm_trainer_3/tdata[14]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 hstdm_trainer_3/ar_train_latched.R1/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank36_block3_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            hstdm_trainer_3/tdata[15]/CLR
                            (removal check against rising-edge clock hstdm_rxclk_1200_bank36_block3_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (hstdm_rxclk_1200_bank36_block3_div4 rise@0.000ns - hstdm_rxclk_1200_bank36_block3_div4 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.062ns (24.701%)  route 0.189ns (75.299%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.306ns
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    0.642ns
  Clock Net Delay (Source):      0.459ns (routing 0.007ns, distribution 0.452ns)
  Clock Net Delay (Destination): 0.520ns (routing 0.007ns, distribution 0.513ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank36_block3_div4 rise edge)
                                                      0.000     0.000 r  
    M48                                               0.000     0.000 r  pin_M48 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_M48/I
    HPIOBDIFFINBUF_X0Y420
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.287     0.287 r  ibufds_pin_M48/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.327    ibufds_pin_M48/OUT
    M48                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.327 r  ibufds_pin_M48/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.329    hstdm_clkgen_1200_rx_bank36_block3/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.022     0.351 f  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     0.354    hstdm_bitslice_ctrl_bank36/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y140
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.208     0.562 r  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     0.568    hstdm_clkgen_1200_rx_bank36_block3/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.162     0.730 r  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.337     1.067    hstdm_clkgen_1200_rx_bank36_block3/fifo_wrclk_out
    BUFGCE_DIV_X0Y68     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.156 r  hstdm_clkgen_1200_rx_bank36_block3/BASE4.rxclkdiv4_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=347, routed)         0.459     1.615    hstdm_trainer_3/rxclkdiv4
    SLICE_X11Y1055       FDCE                                         r  hstdm_trainer_3/ar_train_latched.R1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y1055       FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.655 r  hstdm_trainer_3/ar_train_latched.R1/Q
                         net (fo=4, routed)           0.086     1.741    hstdm_trainer_3/train_latched
    SLICE_X11Y1055       LUT1 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.022     1.763 f  hstdm_trainer_3/ar_train_latched.train_latched_i.O/O
                         net (fo=255, routed)         0.103     1.866    hstdm_trainer_3/train_latched_i
    SLICE_X13Y1055       FDCE                                         f  hstdm_trainer_3/tdata[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank36_block3_div4 rise edge)
                                                      0.000     0.000 r  
    M48                                               0.000     0.000 r  pin_M48 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_M48/I
    HPIOBDIFFINBUF_X0Y420
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.382     0.382 r  ibufds_pin_M48/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.432    ibufds_pin_M48/OUT
    M48                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.432 r  ibufds_pin_M48/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.434    hstdm_clkgen_1200_rx_bank36_block3/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.037     0.471 f  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.005     0.476    hstdm_bitslice_ctrl_bank36/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y140
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.482     0.958 r  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.011     0.969    hstdm_clkgen_1200_rx_bank36_block3/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.310     1.279 r  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.407     1.686    hstdm_clkgen_1200_rx_bank36_block3/fifo_wrclk_out
    BUFGCE_DIV_X0Y68     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     1.786 r  hstdm_clkgen_1200_rx_bank36_block3/BASE4.rxclkdiv4_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=347, routed)         0.520     2.306    hstdm_trainer_3/rxclkdiv4
    SLICE_X13Y1055       FDCE                                         r  hstdm_trainer_3/tdata[15]/C
                         clock pessimism             -0.642     1.664    
    SLICE_X13Y1055       FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     1.644    hstdm_trainer_3/tdata[15]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 hstdm_trainer_3/ar_train_latched.R1/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank36_block3_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            hstdm_trainer_3/tdata[23]/CLR
                            (removal check against rising-edge clock hstdm_rxclk_1200_bank36_block3_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (hstdm_rxclk_1200_bank36_block3_div4 rise@0.000ns - hstdm_rxclk_1200_bank36_block3_div4 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.062ns (24.701%)  route 0.189ns (75.299%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.306ns
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    0.642ns
  Clock Net Delay (Source):      0.459ns (routing 0.007ns, distribution 0.452ns)
  Clock Net Delay (Destination): 0.520ns (routing 0.007ns, distribution 0.513ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank36_block3_div4 rise edge)
                                                      0.000     0.000 r  
    M48                                               0.000     0.000 r  pin_M48 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_M48/I
    HPIOBDIFFINBUF_X0Y420
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.287     0.287 r  ibufds_pin_M48/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.327    ibufds_pin_M48/OUT
    M48                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.327 r  ibufds_pin_M48/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.329    hstdm_clkgen_1200_rx_bank36_block3/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.022     0.351 f  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     0.354    hstdm_bitslice_ctrl_bank36/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y140
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.208     0.562 r  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     0.568    hstdm_clkgen_1200_rx_bank36_block3/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.162     0.730 r  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.337     1.067    hstdm_clkgen_1200_rx_bank36_block3/fifo_wrclk_out
    BUFGCE_DIV_X0Y68     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.156 r  hstdm_clkgen_1200_rx_bank36_block3/BASE4.rxclkdiv4_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=347, routed)         0.459     1.615    hstdm_trainer_3/rxclkdiv4
    SLICE_X11Y1055       FDCE                                         r  hstdm_trainer_3/ar_train_latched.R1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y1055       FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.655 r  hstdm_trainer_3/ar_train_latched.R1/Q
                         net (fo=4, routed)           0.086     1.741    hstdm_trainer_3/train_latched
    SLICE_X11Y1055       LUT1 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.022     1.763 f  hstdm_trainer_3/ar_train_latched.train_latched_i.O/O
                         net (fo=255, routed)         0.103     1.866    hstdm_trainer_3/train_latched_i
    SLICE_X13Y1055       FDCE                                         f  hstdm_trainer_3/tdata[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank36_block3_div4 rise edge)
                                                      0.000     0.000 r  
    M48                                               0.000     0.000 r  pin_M48 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_M48/I
    HPIOBDIFFINBUF_X0Y420
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.382     0.382 r  ibufds_pin_M48/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.432    ibufds_pin_M48/OUT
    M48                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.432 r  ibufds_pin_M48/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.434    hstdm_clkgen_1200_rx_bank36_block3/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.037     0.471 f  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.005     0.476    hstdm_bitslice_ctrl_bank36/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y140
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.482     0.958 r  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.011     0.969    hstdm_clkgen_1200_rx_bank36_block3/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.310     1.279 r  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.407     1.686    hstdm_clkgen_1200_rx_bank36_block3/fifo_wrclk_out
    BUFGCE_DIV_X0Y68     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     1.786 r  hstdm_clkgen_1200_rx_bank36_block3/BASE4.rxclkdiv4_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=347, routed)         0.520     2.306    hstdm_trainer_3/rxclkdiv4
    SLICE_X13Y1055       FDCE                                         r  hstdm_trainer_3/tdata[23]/C
                         clock pessimism             -0.642     1.664    
    SLICE_X13Y1055       FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.020     1.644    hstdm_trainer_3/tdata[23]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.222    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  hstdm_rxclk_1200_bank37_block4_div4
  To Clock:  hstdm_rxclk_1200_bank37_block4_div4

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :            0  Failing Endpoints,  Worst Slack        0.215ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 hstdm_trainer_4/ar_train_latched.R1/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank37_block4_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            hstdm_trainer_4/train_done/CLR
                            (removal check against rising-edge clock hstdm_rxclk_1200_bank37_block4_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (hstdm_rxclk_1200_bank37_block4_div4 rise@0.000ns - hstdm_rxclk_1200_bank37_block4_div4 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.063ns (25.000%)  route 0.189ns (75.000%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.332ns
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.642ns
  Clock Net Delay (Source):      0.449ns (routing 0.007ns, distribution 0.442ns)
  Clock Net Delay (Destination): 0.518ns (routing 0.007ns, distribution 0.511ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank37_block4_div4 rise edge)
                                                      0.000     0.000 r  
    D45                                               0.000     0.000 f  pin_D45 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_D45/I
    HPIOBDIFFINBUF_X0Y444
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.315     0.315 f  ibufds_pin_D45/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.355    ibufds_pin_D45/OUT
    D45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.355 f  ibufds_pin_D45/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.357    hstdm_clkgen_1200_rx_bank37_block4/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.022     0.379 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     0.382    hstdm_bitslice_ctrl_bank37/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y148
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.208     0.590 r  hstdm_bitslice_ctrl_bank37/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     0.596    hstdm_clkgen_1200_rx_bank37_block4/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.162     0.758 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.337     1.095    hstdm_clkgen_1200_rx_bank37_block4/fifo_wrclk_out
    BUFGCE_DIV_X0Y72     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.184 r  hstdm_clkgen_1200_rx_bank37_block4/BASE4.rxclkdiv4_bufg/O
    X0Y18 (CLOCK_ROOT)   net (fo=347, routed)         0.449     1.633    hstdm_trainer_4/rxclkdiv4
    SLICE_X7Y1126        FDCE                                         r  hstdm_trainer_4/ar_train_latched.R1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y1126        FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.673 r  hstdm_trainer_4/ar_train_latched.R1/Q
                         net (fo=4, routed)           0.083     1.756    hstdm_trainer_4/train_latched
    SLICE_X7Y1126        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.023     1.779 f  hstdm_trainer_4/ar_train_latched.train_latched_i.O/O
                         net (fo=255, routed)         0.106     1.885    hstdm_trainer_4/train_latched_i
    SLICE_X8Y1126        FDCE                                         f  hstdm_trainer_4/train_done/CLR
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank37_block4_div4 rise edge)
                                                      0.000     0.000 f  
    D45                                               0.000     0.000 f  pin_D45 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_D45/I
    HPIOBDIFFINBUF_X0Y444
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.410     0.410 f  ibufds_pin_D45/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.460    ibufds_pin_D45/OUT
    D45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.460 f  ibufds_pin_D45/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.462    hstdm_clkgen_1200_rx_bank37_block4/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.037     0.499 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.005     0.504    hstdm_bitslice_ctrl_bank37/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y148
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.482     0.986 r  hstdm_bitslice_ctrl_bank37/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.011     0.997    hstdm_clkgen_1200_rx_bank37_block4/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.310     1.307 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.407     1.714    hstdm_clkgen_1200_rx_bank37_block4/fifo_wrclk_out
    BUFGCE_DIV_X0Y72     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     1.814 r  hstdm_clkgen_1200_rx_bank37_block4/BASE4.rxclkdiv4_bufg/O
    X0Y18 (CLOCK_ROOT)   net (fo=347, routed)         0.518     2.332    hstdm_trainer_4/rxclkdiv4
    SLICE_X8Y1126        FDCE                                         r  hstdm_trainer_4/train_done/C
                         clock pessimism             -0.642     1.690    
    SLICE_X8Y1126        FDCE (Remov_DFF_SLICEM_C_CLR)
                                                     -0.020     1.670    hstdm_trainer_4/train_done
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 hstdm_trainer_4/ar_train_latched.R1/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank37_block4_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            hstdm_trainer_4/data_are_stable/CLR
                            (removal check against rising-edge clock hstdm_rxclk_1200_bank37_block4_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (hstdm_rxclk_1200_bank37_block4_div4 rise@0.000ns - hstdm_rxclk_1200_bank37_block4_div4 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.063ns (24.901%)  route 0.190ns (75.099%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.330ns
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.673ns
  Clock Net Delay (Source):      0.449ns (routing 0.007ns, distribution 0.442ns)
  Clock Net Delay (Destination): 0.516ns (routing 0.007ns, distribution 0.509ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank37_block4_div4 rise edge)
                                                      0.000     0.000 r  
    D45                                               0.000     0.000 f  pin_D45 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_D45/I
    HPIOBDIFFINBUF_X0Y444
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.315     0.315 f  ibufds_pin_D45/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.355    ibufds_pin_D45/OUT
    D45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.355 f  ibufds_pin_D45/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.357    hstdm_clkgen_1200_rx_bank37_block4/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.022     0.379 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     0.382    hstdm_bitslice_ctrl_bank37/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y148
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.208     0.590 r  hstdm_bitslice_ctrl_bank37/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     0.596    hstdm_clkgen_1200_rx_bank37_block4/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.162     0.758 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.337     1.095    hstdm_clkgen_1200_rx_bank37_block4/fifo_wrclk_out
    BUFGCE_DIV_X0Y72     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.184 r  hstdm_clkgen_1200_rx_bank37_block4/BASE4.rxclkdiv4_bufg/O
    X0Y18 (CLOCK_ROOT)   net (fo=347, routed)         0.449     1.633    hstdm_trainer_4/rxclkdiv4
    SLICE_X7Y1126        FDCE                                         r  hstdm_trainer_4/ar_train_latched.R1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y1126        FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.673 r  hstdm_trainer_4/ar_train_latched.R1/Q
                         net (fo=4, routed)           0.083     1.756    hstdm_trainer_4/train_latched
    SLICE_X7Y1126        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.023     1.779 f  hstdm_trainer_4/ar_train_latched.train_latched_i.O/O
                         net (fo=255, routed)         0.107     1.886    hstdm_trainer_4/train_latched_i
    SLICE_X7Y1124        FDCE                                         f  hstdm_trainer_4/data_are_stable/CLR
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank37_block4_div4 rise edge)
                                                      0.000     0.000 f  
    D45                                               0.000     0.000 f  pin_D45 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_D45/I
    HPIOBDIFFINBUF_X0Y444
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.410     0.410 f  ibufds_pin_D45/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.460    ibufds_pin_D45/OUT
    D45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.460 f  ibufds_pin_D45/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.462    hstdm_clkgen_1200_rx_bank37_block4/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.037     0.499 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.005     0.504    hstdm_bitslice_ctrl_bank37/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y148
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.482     0.986 r  hstdm_bitslice_ctrl_bank37/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.011     0.997    hstdm_clkgen_1200_rx_bank37_block4/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.310     1.307 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.407     1.714    hstdm_clkgen_1200_rx_bank37_block4/fifo_wrclk_out
    BUFGCE_DIV_X0Y72     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     1.814 r  hstdm_clkgen_1200_rx_bank37_block4/BASE4.rxclkdiv4_bufg/O
    X0Y18 (CLOCK_ROOT)   net (fo=347, routed)         0.516     2.330    hstdm_trainer_4/rxclkdiv4
    SLICE_X7Y1124        FDCE                                         r  hstdm_trainer_4/data_are_stable/C
                         clock pessimism             -0.673     1.657    
    SLICE_X7Y1124        FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.020     1.637    hstdm_trainer_4/data_are_stable
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 hstdm_trainer_4/ar_train_latched.R1/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank37_block4_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            hstdm_trainer_4/req_done_local/CLR
                            (removal check against rising-edge clock hstdm_rxclk_1200_bank37_block4_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (hstdm_rxclk_1200_bank37_block4_div4 rise@0.000ns - hstdm_rxclk_1200_bank37_block4_div4 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.063ns (24.901%)  route 0.190ns (75.099%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.330ns
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.673ns
  Clock Net Delay (Source):      0.449ns (routing 0.007ns, distribution 0.442ns)
  Clock Net Delay (Destination): 0.516ns (routing 0.007ns, distribution 0.509ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank37_block4_div4 rise edge)
                                                      0.000     0.000 r  
    D45                                               0.000     0.000 f  pin_D45 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_D45/I
    HPIOBDIFFINBUF_X0Y444
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.315     0.315 f  ibufds_pin_D45/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.355    ibufds_pin_D45/OUT
    D45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.355 f  ibufds_pin_D45/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.357    hstdm_clkgen_1200_rx_bank37_block4/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.022     0.379 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     0.382    hstdm_bitslice_ctrl_bank37/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y148
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.208     0.590 r  hstdm_bitslice_ctrl_bank37/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     0.596    hstdm_clkgen_1200_rx_bank37_block4/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.162     0.758 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.337     1.095    hstdm_clkgen_1200_rx_bank37_block4/fifo_wrclk_out
    BUFGCE_DIV_X0Y72     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.184 r  hstdm_clkgen_1200_rx_bank37_block4/BASE4.rxclkdiv4_bufg/O
    X0Y18 (CLOCK_ROOT)   net (fo=347, routed)         0.449     1.633    hstdm_trainer_4/rxclkdiv4
    SLICE_X7Y1126        FDCE                                         r  hstdm_trainer_4/ar_train_latched.R1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y1126        FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.673 r  hstdm_trainer_4/ar_train_latched.R1/Q
                         net (fo=4, routed)           0.083     1.756    hstdm_trainer_4/train_latched
    SLICE_X7Y1126        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.023     1.779 f  hstdm_trainer_4/ar_train_latched.train_latched_i.O/O
                         net (fo=255, routed)         0.107     1.886    hstdm_trainer_4/train_latched_i
    SLICE_X7Y1124        FDCE                                         f  hstdm_trainer_4/req_done_local/CLR
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank37_block4_div4 rise edge)
                                                      0.000     0.000 f  
    D45                                               0.000     0.000 f  pin_D45 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_D45/I
    HPIOBDIFFINBUF_X0Y444
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.410     0.410 f  ibufds_pin_D45/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.460    ibufds_pin_D45/OUT
    D45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.460 f  ibufds_pin_D45/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.462    hstdm_clkgen_1200_rx_bank37_block4/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.037     0.499 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.005     0.504    hstdm_bitslice_ctrl_bank37/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y148
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.482     0.986 r  hstdm_bitslice_ctrl_bank37/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.011     0.997    hstdm_clkgen_1200_rx_bank37_block4/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.310     1.307 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.407     1.714    hstdm_clkgen_1200_rx_bank37_block4/fifo_wrclk_out
    BUFGCE_DIV_X0Y72     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     1.814 r  hstdm_clkgen_1200_rx_bank37_block4/BASE4.rxclkdiv4_bufg/O
    X0Y18 (CLOCK_ROOT)   net (fo=347, routed)         0.516     2.330    hstdm_trainer_4/rxclkdiv4
    SLICE_X7Y1124        FDCE                                         r  hstdm_trainer_4/req_done_local/C
                         clock pessimism             -0.673     1.657    
    SLICE_X7Y1124        FDCE (Remov_CFF2_SLICEL_C_CLR)
                                                     -0.020     1.637    hstdm_trainer_4/req_done_local
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.249    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  hstdm_rxclk_1200_bank38_block5_div4
  To Clock:  hstdm_rxclk_1200_bank38_block5_div4

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :            0  Failing Endpoints,  Worst Slack        0.291ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 hstdm_trainer_5/ar_train_latched.R1/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank38_block5_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            hstdm_trainer_5/channel_id[0]/CLR
                            (removal check against rising-edge clock hstdm_rxclk_1200_bank38_block5_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (hstdm_rxclk_1200_bank38_block5_div4 rise@0.000ns - hstdm_rxclk_1200_bank38_block5_div4 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.063ns (19.565%)  route 0.259ns (80.435%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.330ns
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.642ns
  Clock Net Delay (Source):      0.449ns (routing 0.007ns, distribution 0.442ns)
  Clock Net Delay (Destination): 0.512ns (routing 0.007ns, distribution 0.505ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank38_block5_div4 rise edge)
                                                      0.000     0.000 r  
    N44                                               0.000     0.000 f  pin_N44 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_N44/I
    HPIOBDIFFINBUF_X0Y468
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.319     0.319 f  ibufds_pin_N44/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.359    ibufds_pin_N44/OUT
    N44                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.359 f  ibufds_pin_N44/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.361    hstdm_clkgen_1200_rx_bank38_block5/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.022     0.383 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     0.386    hstdm_bitslice_ctrl_bank38/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y156
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.208     0.594 r  hstdm_bitslice_ctrl_bank38/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     0.600    hstdm_clkgen_1200_rx_bank38_block5/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.162     0.762 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.337     1.099    hstdm_clkgen_1200_rx_bank38_block5/fifo_wrclk_out
    BUFGCE_DIV_X0Y76     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.188 r  hstdm_clkgen_1200_rx_bank38_block5/BASE4.rxclkdiv4_bufg/O
    X0Y19 (CLOCK_ROOT)   net (fo=347, routed)         0.449     1.637    hstdm_trainer_5/rxclkdiv4
    SLICE_X10Y1165       FDCE                                         r  hstdm_trainer_5/ar_train_latched.R1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y1165       FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.677 r  hstdm_trainer_5/ar_train_latched.R1/Q
                         net (fo=4, routed)           0.114     1.791    hstdm_trainer_5/train_latched
    SLICE_X5Y1164        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.023     1.814 f  hstdm_trainer_5/ar_train_latched.train_latched_i.O/O
                         net (fo=255, routed)         0.145     1.959    hstdm_trainer_5/train_latched_i
    SLICE_X9Y1166        FDCE                                         f  hstdm_trainer_5/channel_id[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank38_block5_div4 rise edge)
                                                      0.000     0.000 f  
    N44                                               0.000     0.000 f  pin_N44 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_N44/I
    HPIOBDIFFINBUF_X0Y468
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.414     0.414 f  ibufds_pin_N44/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.464    ibufds_pin_N44/OUT
    N44                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.464 f  ibufds_pin_N44/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.466    hstdm_clkgen_1200_rx_bank38_block5/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.037     0.503 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.005     0.508    hstdm_bitslice_ctrl_bank38/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y156
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.482     0.990 r  hstdm_bitslice_ctrl_bank38/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.011     1.001    hstdm_clkgen_1200_rx_bank38_block5/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.310     1.311 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.407     1.718    hstdm_clkgen_1200_rx_bank38_block5/fifo_wrclk_out
    BUFGCE_DIV_X0Y76     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     1.818 r  hstdm_clkgen_1200_rx_bank38_block5/BASE4.rxclkdiv4_bufg/O
    X0Y19 (CLOCK_ROOT)   net (fo=347, routed)         0.512     2.330    hstdm_trainer_5/rxclkdiv4
    SLICE_X9Y1166        FDCE                                         r  hstdm_trainer_5/channel_id[0]/C
                         clock pessimism             -0.642     1.688    
    SLICE_X9Y1166        FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.020     1.668    hstdm_trainer_5/channel_id[0]
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 hstdm_trainer_5/ar_train_latched.R1/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank38_block5_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            hstdm_trainer_5/channel_id[1]/CLR
                            (removal check against rising-edge clock hstdm_rxclk_1200_bank38_block5_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (hstdm_rxclk_1200_bank38_block5_div4 rise@0.000ns - hstdm_rxclk_1200_bank38_block5_div4 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.063ns (19.565%)  route 0.259ns (80.435%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.330ns
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.642ns
  Clock Net Delay (Source):      0.449ns (routing 0.007ns, distribution 0.442ns)
  Clock Net Delay (Destination): 0.512ns (routing 0.007ns, distribution 0.505ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank38_block5_div4 rise edge)
                                                      0.000     0.000 r  
    N44                                               0.000     0.000 f  pin_N44 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_N44/I
    HPIOBDIFFINBUF_X0Y468
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.319     0.319 f  ibufds_pin_N44/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.359    ibufds_pin_N44/OUT
    N44                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.359 f  ibufds_pin_N44/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.361    hstdm_clkgen_1200_rx_bank38_block5/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.022     0.383 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     0.386    hstdm_bitslice_ctrl_bank38/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y156
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.208     0.594 r  hstdm_bitslice_ctrl_bank38/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     0.600    hstdm_clkgen_1200_rx_bank38_block5/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.162     0.762 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.337     1.099    hstdm_clkgen_1200_rx_bank38_block5/fifo_wrclk_out
    BUFGCE_DIV_X0Y76     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.188 r  hstdm_clkgen_1200_rx_bank38_block5/BASE4.rxclkdiv4_bufg/O
    X0Y19 (CLOCK_ROOT)   net (fo=347, routed)         0.449     1.637    hstdm_trainer_5/rxclkdiv4
    SLICE_X10Y1165       FDCE                                         r  hstdm_trainer_5/ar_train_latched.R1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y1165       FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.677 r  hstdm_trainer_5/ar_train_latched.R1/Q
                         net (fo=4, routed)           0.114     1.791    hstdm_trainer_5/train_latched
    SLICE_X5Y1164        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.023     1.814 f  hstdm_trainer_5/ar_train_latched.train_latched_i.O/O
                         net (fo=255, routed)         0.145     1.959    hstdm_trainer_5/train_latched_i
    SLICE_X9Y1166        FDCE                                         f  hstdm_trainer_5/channel_id[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank38_block5_div4 rise edge)
                                                      0.000     0.000 f  
    N44                                               0.000     0.000 f  pin_N44 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_N44/I
    HPIOBDIFFINBUF_X0Y468
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.414     0.414 f  ibufds_pin_N44/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.464    ibufds_pin_N44/OUT
    N44                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.464 f  ibufds_pin_N44/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.466    hstdm_clkgen_1200_rx_bank38_block5/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.037     0.503 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.005     0.508    hstdm_bitslice_ctrl_bank38/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y156
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.482     0.990 r  hstdm_bitslice_ctrl_bank38/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.011     1.001    hstdm_clkgen_1200_rx_bank38_block5/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.310     1.311 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.407     1.718    hstdm_clkgen_1200_rx_bank38_block5/fifo_wrclk_out
    BUFGCE_DIV_X0Y76     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     1.818 r  hstdm_clkgen_1200_rx_bank38_block5/BASE4.rxclkdiv4_bufg/O
    X0Y19 (CLOCK_ROOT)   net (fo=347, routed)         0.512     2.330    hstdm_trainer_5/rxclkdiv4
    SLICE_X9Y1166        FDCE                                         r  hstdm_trainer_5/channel_id[1]/C
                         clock pessimism             -0.642     1.688    
    SLICE_X9Y1166        FDCE (Remov_GFF_SLICEL_C_CLR)
                                                     -0.020     1.668    hstdm_trainer_5/channel_id[1]
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 hstdm_trainer_5/ar_train_latched.R1/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank38_block5_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            hstdm_trainer_5/first_channel/CLR
                            (removal check against rising-edge clock hstdm_rxclk_1200_bank38_block5_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (hstdm_rxclk_1200_bank38_block5_div4 rise@0.000ns - hstdm_rxclk_1200_bank38_block5_div4 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.063ns (19.565%)  route 0.259ns (80.435%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.330ns
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.642ns
  Clock Net Delay (Source):      0.449ns (routing 0.007ns, distribution 0.442ns)
  Clock Net Delay (Destination): 0.512ns (routing 0.007ns, distribution 0.505ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank38_block5_div4 rise edge)
                                                      0.000     0.000 r  
    N44                                               0.000     0.000 f  pin_N44 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_N44/I
    HPIOBDIFFINBUF_X0Y468
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.319     0.319 f  ibufds_pin_N44/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.359    ibufds_pin_N44/OUT
    N44                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.359 f  ibufds_pin_N44/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.361    hstdm_clkgen_1200_rx_bank38_block5/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.022     0.383 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     0.386    hstdm_bitslice_ctrl_bank38/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y156
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.208     0.594 r  hstdm_bitslice_ctrl_bank38/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     0.600    hstdm_clkgen_1200_rx_bank38_block5/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.162     0.762 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.337     1.099    hstdm_clkgen_1200_rx_bank38_block5/fifo_wrclk_out
    BUFGCE_DIV_X0Y76     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.188 r  hstdm_clkgen_1200_rx_bank38_block5/BASE4.rxclkdiv4_bufg/O
    X0Y19 (CLOCK_ROOT)   net (fo=347, routed)         0.449     1.637    hstdm_trainer_5/rxclkdiv4
    SLICE_X10Y1165       FDCE                                         r  hstdm_trainer_5/ar_train_latched.R1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y1165       FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.677 r  hstdm_trainer_5/ar_train_latched.R1/Q
                         net (fo=4, routed)           0.114     1.791    hstdm_trainer_5/train_latched
    SLICE_X5Y1164        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.023     1.814 f  hstdm_trainer_5/ar_train_latched.train_latched_i.O/O
                         net (fo=255, routed)         0.145     1.959    hstdm_trainer_5/train_latched_i
    SLICE_X9Y1166        FDCE                                         f  hstdm_trainer_5/first_channel/CLR
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank38_block5_div4 rise edge)
                                                      0.000     0.000 f  
    N44                                               0.000     0.000 f  pin_N44 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_N44/I
    HPIOBDIFFINBUF_X0Y468
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.414     0.414 f  ibufds_pin_N44/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.464    ibufds_pin_N44/OUT
    N44                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.464 f  ibufds_pin_N44/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.466    hstdm_clkgen_1200_rx_bank38_block5/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.037     0.503 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.005     0.508    hstdm_bitslice_ctrl_bank38/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y156
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.482     0.990 r  hstdm_bitslice_ctrl_bank38/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.011     1.001    hstdm_clkgen_1200_rx_bank38_block5/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.310     1.311 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.407     1.718    hstdm_clkgen_1200_rx_bank38_block5/fifo_wrclk_out
    BUFGCE_DIV_X0Y76     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     1.818 r  hstdm_clkgen_1200_rx_bank38_block5/BASE4.rxclkdiv4_bufg/O
    X0Y19 (CLOCK_ROOT)   net (fo=347, routed)         0.512     2.330    hstdm_trainer_5/rxclkdiv4
    SLICE_X9Y1166        FDCE                                         r  hstdm_trainer_5/first_channel/C
                         clock pessimism             -0.642     1.688    
    SLICE_X9Y1166        FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.020     1.668    hstdm_trainer_5/first_channel
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.291    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  hstdm_rxclk_1200_bank60_block7_div4
  To Clock:  hstdm_rxclk_1200_bank60_block7_div4

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :            0  Failing Endpoints,  Worst Slack        0.265ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 hstdm_trainer_7/ar_train_latched.R1/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank60_block7_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            hstdm_trainer_7/tdata[13]/CLR
                            (removal check against rising-edge clock hstdm_rxclk_1200_bank60_block7_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (hstdm_rxclk_1200_bank60_block7_div4 rise@0.000ns - hstdm_rxclk_1200_bank60_block7_div4 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.054ns (18.243%)  route 0.242ns (81.757%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.371ns
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    0.643ns
  Clock Net Delay (Source):      0.453ns (routing 0.007ns, distribution 0.446ns)
  Clock Net Delay (Destination): 0.516ns (routing 0.007ns, distribution 0.509ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank60_block7_div4 rise edge)
                                                      0.000     0.000 r  
    BN16                                              0.000     0.000 f  pin_BN16 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_BN16/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.355     0.355 f  ibufds_pin_BN16/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.395    ibufds_pin_BN16/OUT
    BN16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.395 f  ibufds_pin_BN16/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.397    hstdm_clkgen_1200_rx_bank60_block7/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.022     0.419 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     0.422    hstdm_bitslice_ctrl_bank60/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X1Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.208     0.630 r  hstdm_bitslice_ctrl_bank60/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     0.636    hstdm_clkgen_1200_rx_bank60_block7/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.162     0.798 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.337     1.135    hstdm_clkgen_1200_rx_bank60_block7/fifo_wrclk_out
    BUFGCE_DIV_X1Y4      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.224 r  hstdm_clkgen_1200_rx_bank60_block7/BASE4.rxclkdiv4_bufg/O
    X7Y1 (CLOCK_ROOT)    net (fo=314, routed)         0.453     1.677    hstdm_trainer_7/rxclkdiv4
    SLICE_X364Y88        FDCE                                         r  hstdm_trainer_7/ar_train_latched.R1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X364Y88        FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.717 r  hstdm_trainer_7/ar_train_latched.R1/Q
                         net (fo=4, routed)           0.155     1.872    hstdm_trainer_7/train_latched
    SLICE_X361Y90        LUT1 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.014     1.886 f  hstdm_trainer_7/ar_train_latched.train_latched_i.O/O
                         net (fo=244, routed)         0.087     1.973    hstdm_trainer_7/train_latched_i
    SLICE_X362Y90        FDCE                                         f  hstdm_trainer_7/tdata[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank60_block7_div4 rise edge)
                                                      0.000     0.000 f  
    BN16                                              0.000     0.000 f  pin_BN16 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_BN16/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.451     0.451 f  ibufds_pin_BN16/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.501    ibufds_pin_BN16/OUT
    BN16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.501 f  ibufds_pin_BN16/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.503    hstdm_clkgen_1200_rx_bank60_block7/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.037     0.540 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.005     0.545    hstdm_bitslice_ctrl_bank60/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X1Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.482     1.027 r  hstdm_bitslice_ctrl_bank60/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.011     1.038    hstdm_clkgen_1200_rx_bank60_block7/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.310     1.348 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.407     1.755    hstdm_clkgen_1200_rx_bank60_block7/fifo_wrclk_out
    BUFGCE_DIV_X1Y4      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     1.855 r  hstdm_clkgen_1200_rx_bank60_block7/BASE4.rxclkdiv4_bufg/O
    X7Y1 (CLOCK_ROOT)    net (fo=314, routed)         0.516     2.371    hstdm_trainer_7/rxclkdiv4
    SLICE_X362Y90        FDCE                                         r  hstdm_trainer_7/tdata[13]/C
                         clock pessimism             -0.643     1.729    
    SLICE_X362Y90        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     1.709    hstdm_trainer_7/tdata[13]
  -------------------------------------------------------------------
                         required time                         -1.709    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 hstdm_trainer_7/ar_train_latched.R1/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank60_block7_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            hstdm_trainer_7/tdata[19]/CLR
                            (removal check against rising-edge clock hstdm_rxclk_1200_bank60_block7_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (hstdm_rxclk_1200_bank60_block7_div4 rise@0.000ns - hstdm_rxclk_1200_bank60_block7_div4 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.054ns (18.243%)  route 0.242ns (81.757%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.371ns
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    0.643ns
  Clock Net Delay (Source):      0.453ns (routing 0.007ns, distribution 0.446ns)
  Clock Net Delay (Destination): 0.516ns (routing 0.007ns, distribution 0.509ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank60_block7_div4 rise edge)
                                                      0.000     0.000 r  
    BN16                                              0.000     0.000 f  pin_BN16 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_BN16/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.355     0.355 f  ibufds_pin_BN16/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.395    ibufds_pin_BN16/OUT
    BN16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.395 f  ibufds_pin_BN16/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.397    hstdm_clkgen_1200_rx_bank60_block7/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.022     0.419 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     0.422    hstdm_bitslice_ctrl_bank60/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X1Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.208     0.630 r  hstdm_bitslice_ctrl_bank60/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     0.636    hstdm_clkgen_1200_rx_bank60_block7/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.162     0.798 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.337     1.135    hstdm_clkgen_1200_rx_bank60_block7/fifo_wrclk_out
    BUFGCE_DIV_X1Y4      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.224 r  hstdm_clkgen_1200_rx_bank60_block7/BASE4.rxclkdiv4_bufg/O
    X7Y1 (CLOCK_ROOT)    net (fo=314, routed)         0.453     1.677    hstdm_trainer_7/rxclkdiv4
    SLICE_X364Y88        FDCE                                         r  hstdm_trainer_7/ar_train_latched.R1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X364Y88        FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.717 r  hstdm_trainer_7/ar_train_latched.R1/Q
                         net (fo=4, routed)           0.155     1.872    hstdm_trainer_7/train_latched
    SLICE_X361Y90        LUT1 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.014     1.886 f  hstdm_trainer_7/ar_train_latched.train_latched_i.O/O
                         net (fo=244, routed)         0.087     1.973    hstdm_trainer_7/train_latched_i
    SLICE_X362Y90        FDCE                                         f  hstdm_trainer_7/tdata[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank60_block7_div4 rise edge)
                                                      0.000     0.000 f  
    BN16                                              0.000     0.000 f  pin_BN16 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_BN16/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.451     0.451 f  ibufds_pin_BN16/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.501    ibufds_pin_BN16/OUT
    BN16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.501 f  ibufds_pin_BN16/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.503    hstdm_clkgen_1200_rx_bank60_block7/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.037     0.540 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.005     0.545    hstdm_bitslice_ctrl_bank60/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X1Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.482     1.027 r  hstdm_bitslice_ctrl_bank60/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.011     1.038    hstdm_clkgen_1200_rx_bank60_block7/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.310     1.348 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.407     1.755    hstdm_clkgen_1200_rx_bank60_block7/fifo_wrclk_out
    BUFGCE_DIV_X1Y4      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     1.855 r  hstdm_clkgen_1200_rx_bank60_block7/BASE4.rxclkdiv4_bufg/O
    X7Y1 (CLOCK_ROOT)    net (fo=314, routed)         0.516     2.371    hstdm_trainer_7/rxclkdiv4
    SLICE_X362Y90        FDCE                                         r  hstdm_trainer_7/tdata[19]/C
                         clock pessimism             -0.643     1.729    
    SLICE_X362Y90        FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     1.709    hstdm_trainer_7/tdata[19]
  -------------------------------------------------------------------
                         required time                         -1.709    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 hstdm_trainer_7/ar_train_latched.R1/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank60_block7_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            hstdm_trainer_7/tdata[29]/CLR
                            (removal check against rising-edge clock hstdm_rxclk_1200_bank60_block7_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (hstdm_rxclk_1200_bank60_block7_div4 rise@0.000ns - hstdm_rxclk_1200_bank60_block7_div4 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.054ns (17.881%)  route 0.248ns (82.119%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.370ns
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    0.643ns
  Clock Net Delay (Source):      0.453ns (routing 0.007ns, distribution 0.446ns)
  Clock Net Delay (Destination): 0.515ns (routing 0.007ns, distribution 0.508ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank60_block7_div4 rise edge)
                                                      0.000     0.000 r  
    BN16                                              0.000     0.000 f  pin_BN16 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_BN16/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.355     0.355 f  ibufds_pin_BN16/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.395    ibufds_pin_BN16/OUT
    BN16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.395 f  ibufds_pin_BN16/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.397    hstdm_clkgen_1200_rx_bank60_block7/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.022     0.419 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     0.422    hstdm_bitslice_ctrl_bank60/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X1Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.208     0.630 r  hstdm_bitslice_ctrl_bank60/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     0.636    hstdm_clkgen_1200_rx_bank60_block7/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.162     0.798 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.337     1.135    hstdm_clkgen_1200_rx_bank60_block7/fifo_wrclk_out
    BUFGCE_DIV_X1Y4      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.224 r  hstdm_clkgen_1200_rx_bank60_block7/BASE4.rxclkdiv4_bufg/O
    X7Y1 (CLOCK_ROOT)    net (fo=314, routed)         0.453     1.677    hstdm_trainer_7/rxclkdiv4
    SLICE_X364Y88        FDCE                                         r  hstdm_trainer_7/ar_train_latched.R1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X364Y88        FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.717 r  hstdm_trainer_7/ar_train_latched.R1/Q
                         net (fo=4, routed)           0.155     1.872    hstdm_trainer_7/train_latched
    SLICE_X361Y90        LUT1 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.014     1.886 f  hstdm_trainer_7/ar_train_latched.train_latched_i.O/O
                         net (fo=244, routed)         0.093     1.979    hstdm_trainer_7/train_latched_i
    SLICE_X361Y90        FDCE                                         f  hstdm_trainer_7/tdata[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank60_block7_div4 rise edge)
                                                      0.000     0.000 f  
    BN16                                              0.000     0.000 f  pin_BN16 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_BN16/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.451     0.451 f  ibufds_pin_BN16/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.501    ibufds_pin_BN16/OUT
    BN16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.501 f  ibufds_pin_BN16/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.503    hstdm_clkgen_1200_rx_bank60_block7/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.037     0.540 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.005     0.545    hstdm_bitslice_ctrl_bank60/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X1Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.482     1.027 r  hstdm_bitslice_ctrl_bank60/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.011     1.038    hstdm_clkgen_1200_rx_bank60_block7/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.310     1.348 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.407     1.755    hstdm_clkgen_1200_rx_bank60_block7/fifo_wrclk_out
    BUFGCE_DIV_X1Y4      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     1.855 r  hstdm_clkgen_1200_rx_bank60_block7/BASE4.rxclkdiv4_bufg/O
    X7Y1 (CLOCK_ROOT)    net (fo=314, routed)         0.515     2.370    hstdm_trainer_7/rxclkdiv4
    SLICE_X361Y90        FDCE                                         r  hstdm_trainer_7/tdata[29]/C
                         clock pessimism             -0.643     1.728    
    SLICE_X361Y90        FDCE (Remov_HFF_SLICEM_C_CLR)
                                                     -0.020     1.708    hstdm_trainer_7/tdata[29]
  -------------------------------------------------------------------
                         required time                         -1.708    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.272    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  hstdm_rxclk_1200_bank69_block1_div4
  To Clock:  hstdm_rxclk_1200_bank69_block1_div4

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :            0  Failing Endpoints,  Worst Slack        0.346ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 hstdm_trainer_1/ar_train_latched.R1/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank69_block1_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            hstdm_trainer_1/idelay_init[0]/CLR
                            (removal check against rising-edge clock hstdm_rxclk_1200_bank69_block1_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (hstdm_rxclk_1200_bank69_block1_div4 rise@0.000ns - hstdm_rxclk_1200_bank69_block1_div4 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.063ns (16.623%)  route 0.316ns (83.377%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.539ns
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    0.665ns
  Clock Net Delay (Source):      0.454ns (routing 0.007ns, distribution 0.447ns)
  Clock Net Delay (Destination): 0.519ns (routing 0.007ns, distribution 0.512ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank69_block1_div4 rise edge)
                                                      0.000     0.000 r  
    F34                                               0.000     0.000 r  pin_F34 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_F34/I
    HPIOBDIFFINBUF_X1Y255
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.507     0.507 r  ibufds_pin_F34/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.547    ibufds_pin_F34/OUT
    F34                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.547 r  ibufds_pin_F34/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     0.547    hstdm_clkgen_1200_rx_bank69_block1/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.023     0.570 f  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     0.573    hstdm_bitslice_ctrl_bank69/RX_BIT_CTRL_IN0[209]
    BITSLICE_CONTROL_X1Y85
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.196     0.769 r  hstdm_bitslice_ctrl_bank69/NIBBLE[5].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     0.775    hstdm_clkgen_1200_rx_bank69_block1/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.165     0.940 r  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.337     1.277    hstdm_clkgen_1200_rx_bank69_block1/fifo_wrclk_out
    BUFGCE_DIV_X1Y40     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.366 r  hstdm_clkgen_1200_rx_bank69_block1/BASE4.rxclkdiv4_bufg/O
    X7Y10 (CLOCK_ROOT)   net (fo=314, routed)         0.454     1.820    hstdm_trainer_1/rxclkdiv4
    SLICE_X356Y653       FDCE                                         r  hstdm_trainer_1/ar_train_latched.R1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X356Y653       FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.860 r  hstdm_trainer_1/ar_train_latched.R1/Q
                         net (fo=4, routed)           0.162     2.022    hstdm_trainer_1/train_latched
    SLICE_X358Y642       LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.023     2.045 f  hstdm_trainer_1/ar_train_latched.train_latched_i.O/O
                         net (fo=244, routed)         0.154     2.199    hstdm_trainer_1/train_latched_i
    SLICE_X358Y643       FDCE                                         f  hstdm_trainer_1/idelay_init[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank69_block1_div4 rise edge)
                                                      0.000     0.000 r  
    F34                                               0.000     0.000 r  pin_F34 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_F34/I
    HPIOBDIFFINBUF_X1Y255
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.600     0.600 r  ibufds_pin_F34/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.650    ibufds_pin_F34/OUT
    F34                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.650 r  ibufds_pin_F34/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.652    hstdm_clkgen_1200_rx_bank69_block1/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.040     0.692 f  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.005     0.697    hstdm_bitslice_ctrl_bank69/RX_BIT_CTRL_IN0[209]
    BITSLICE_CONTROL_X1Y85
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.484     1.181 r  hstdm_bitslice_ctrl_bank69/NIBBLE[5].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.011     1.192    hstdm_clkgen_1200_rx_bank69_block1/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.321     1.513 r  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.407     1.920    hstdm_clkgen_1200_rx_bank69_block1/fifo_wrclk_out
    BUFGCE_DIV_X1Y40     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     2.020 r  hstdm_clkgen_1200_rx_bank69_block1/BASE4.rxclkdiv4_bufg/O
    X7Y10 (CLOCK_ROOT)   net (fo=314, routed)         0.519     2.539    hstdm_trainer_1/rxclkdiv4
    SLICE_X358Y643       FDCE                                         r  hstdm_trainer_1/idelay_init[0]/C
                         clock pessimism             -0.665     1.874    
    SLICE_X358Y643       FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.020     1.854    hstdm_trainer_1/idelay_init[0]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           2.199    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 hstdm_trainer_1/ar_train_latched.R1/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank69_block1_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            hstdm_trainer_1/idelay_init[1]/CLR
                            (removal check against rising-edge clock hstdm_rxclk_1200_bank69_block1_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (hstdm_rxclk_1200_bank69_block1_div4 rise@0.000ns - hstdm_rxclk_1200_bank69_block1_div4 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.063ns (16.623%)  route 0.316ns (83.377%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.539ns
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    0.665ns
  Clock Net Delay (Source):      0.454ns (routing 0.007ns, distribution 0.447ns)
  Clock Net Delay (Destination): 0.519ns (routing 0.007ns, distribution 0.512ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank69_block1_div4 rise edge)
                                                      0.000     0.000 r  
    F34                                               0.000     0.000 r  pin_F34 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_F34/I
    HPIOBDIFFINBUF_X1Y255
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.507     0.507 r  ibufds_pin_F34/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.547    ibufds_pin_F34/OUT
    F34                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.547 r  ibufds_pin_F34/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     0.547    hstdm_clkgen_1200_rx_bank69_block1/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.023     0.570 f  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     0.573    hstdm_bitslice_ctrl_bank69/RX_BIT_CTRL_IN0[209]
    BITSLICE_CONTROL_X1Y85
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.196     0.769 r  hstdm_bitslice_ctrl_bank69/NIBBLE[5].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     0.775    hstdm_clkgen_1200_rx_bank69_block1/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.165     0.940 r  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.337     1.277    hstdm_clkgen_1200_rx_bank69_block1/fifo_wrclk_out
    BUFGCE_DIV_X1Y40     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.366 r  hstdm_clkgen_1200_rx_bank69_block1/BASE4.rxclkdiv4_bufg/O
    X7Y10 (CLOCK_ROOT)   net (fo=314, routed)         0.454     1.820    hstdm_trainer_1/rxclkdiv4
    SLICE_X356Y653       FDCE                                         r  hstdm_trainer_1/ar_train_latched.R1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X356Y653       FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.860 r  hstdm_trainer_1/ar_train_latched.R1/Q
                         net (fo=4, routed)           0.162     2.022    hstdm_trainer_1/train_latched
    SLICE_X358Y642       LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.023     2.045 f  hstdm_trainer_1/ar_train_latched.train_latched_i.O/O
                         net (fo=244, routed)         0.154     2.199    hstdm_trainer_1/train_latched_i
    SLICE_X358Y643       FDCE                                         f  hstdm_trainer_1/idelay_init[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank69_block1_div4 rise edge)
                                                      0.000     0.000 r  
    F34                                               0.000     0.000 r  pin_F34 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_F34/I
    HPIOBDIFFINBUF_X1Y255
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.600     0.600 r  ibufds_pin_F34/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.650    ibufds_pin_F34/OUT
    F34                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.650 r  ibufds_pin_F34/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.652    hstdm_clkgen_1200_rx_bank69_block1/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.040     0.692 f  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.005     0.697    hstdm_bitslice_ctrl_bank69/RX_BIT_CTRL_IN0[209]
    BITSLICE_CONTROL_X1Y85
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.484     1.181 r  hstdm_bitslice_ctrl_bank69/NIBBLE[5].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.011     1.192    hstdm_clkgen_1200_rx_bank69_block1/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.321     1.513 r  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.407     1.920    hstdm_clkgen_1200_rx_bank69_block1/fifo_wrclk_out
    BUFGCE_DIV_X1Y40     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     2.020 r  hstdm_clkgen_1200_rx_bank69_block1/BASE4.rxclkdiv4_bufg/O
    X7Y10 (CLOCK_ROOT)   net (fo=314, routed)         0.519     2.539    hstdm_trainer_1/rxclkdiv4
    SLICE_X358Y643       FDCE                                         r  hstdm_trainer_1/idelay_init[1]/C
                         clock pessimism             -0.665     1.874    
    SLICE_X358Y643       FDCE (Remov_GFF_SLICEL_C_CLR)
                                                     -0.020     1.854    hstdm_trainer_1/idelay_init[1]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           2.199    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 hstdm_trainer_1/ar_train_latched.R1/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank69_block1_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            hstdm_trainer_1/idelay_init[5]/CLR
                            (removal check against rising-edge clock hstdm_rxclk_1200_bank69_block1_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (hstdm_rxclk_1200_bank69_block1_div4 rise@0.000ns - hstdm_rxclk_1200_bank69_block1_div4 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.063ns (16.623%)  route 0.316ns (83.377%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.539ns
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    0.665ns
  Clock Net Delay (Source):      0.454ns (routing 0.007ns, distribution 0.447ns)
  Clock Net Delay (Destination): 0.519ns (routing 0.007ns, distribution 0.512ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank69_block1_div4 rise edge)
                                                      0.000     0.000 r  
    F34                                               0.000     0.000 r  pin_F34 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_F34/I
    HPIOBDIFFINBUF_X1Y255
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.507     0.507 r  ibufds_pin_F34/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.547    ibufds_pin_F34/OUT
    F34                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.547 r  ibufds_pin_F34/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     0.547    hstdm_clkgen_1200_rx_bank69_block1/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.023     0.570 f  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     0.573    hstdm_bitslice_ctrl_bank69/RX_BIT_CTRL_IN0[209]
    BITSLICE_CONTROL_X1Y85
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.196     0.769 r  hstdm_bitslice_ctrl_bank69/NIBBLE[5].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     0.775    hstdm_clkgen_1200_rx_bank69_block1/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.165     0.940 r  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.337     1.277    hstdm_clkgen_1200_rx_bank69_block1/fifo_wrclk_out
    BUFGCE_DIV_X1Y40     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.366 r  hstdm_clkgen_1200_rx_bank69_block1/BASE4.rxclkdiv4_bufg/O
    X7Y10 (CLOCK_ROOT)   net (fo=314, routed)         0.454     1.820    hstdm_trainer_1/rxclkdiv4
    SLICE_X356Y653       FDCE                                         r  hstdm_trainer_1/ar_train_latched.R1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X356Y653       FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.860 r  hstdm_trainer_1/ar_train_latched.R1/Q
                         net (fo=4, routed)           0.162     2.022    hstdm_trainer_1/train_latched
    SLICE_X358Y642       LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.023     2.045 f  hstdm_trainer_1/ar_train_latched.train_latched_i.O/O
                         net (fo=244, routed)         0.154     2.199    hstdm_trainer_1/train_latched_i
    SLICE_X358Y643       FDCE                                         f  hstdm_trainer_1/idelay_init[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank69_block1_div4 rise edge)
                                                      0.000     0.000 r  
    F34                                               0.000     0.000 r  pin_F34 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_F34/I
    HPIOBDIFFINBUF_X1Y255
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.600     0.600 r  ibufds_pin_F34/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.650    ibufds_pin_F34/OUT
    F34                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.650 r  ibufds_pin_F34/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.652    hstdm_clkgen_1200_rx_bank69_block1/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.040     0.692 f  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.005     0.697    hstdm_bitslice_ctrl_bank69/RX_BIT_CTRL_IN0[209]
    BITSLICE_CONTROL_X1Y85
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.484     1.181 r  hstdm_bitslice_ctrl_bank69/NIBBLE[5].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.011     1.192    hstdm_clkgen_1200_rx_bank69_block1/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.321     1.513 r  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.407     1.920    hstdm_clkgen_1200_rx_bank69_block1/fifo_wrclk_out
    BUFGCE_DIV_X1Y40     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     2.020 r  hstdm_clkgen_1200_rx_bank69_block1/BASE4.rxclkdiv4_bufg/O
    X7Y10 (CLOCK_ROOT)   net (fo=314, routed)         0.519     2.539    hstdm_trainer_1/rxclkdiv4
    SLICE_X358Y643       FDCE                                         r  hstdm_trainer_1/idelay_init[5]/C
                         clock pessimism             -0.665     1.874    
    SLICE_X358Y643       FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.020     1.854    hstdm_trainer_1/idelay_init[5]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           2.199    
  -------------------------------------------------------------------
                         slack                                  0.346    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  hstdm_rxclk_1200_bank71_block2_div4
  To Clock:  hstdm_rxclk_1200_bank71_block2_div4

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :            0  Failing Endpoints,  Worst Slack        0.286ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 hstdm_trainer_2/ar_train_latched.R1/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank71_block2_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            hstdm_trainer_2/train_error/CLR
                            (removal check against rising-edge clock hstdm_rxclk_1200_bank71_block2_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (hstdm_rxclk_1200_bank71_block2_div4 rise@0.000ns - hstdm_rxclk_1200_bank71_block2_div4 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.063ns (22.500%)  route 0.217ns (77.500%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.452ns
    Source Clock Delay      (SCD):    1.742ns
    Clock Pessimism Removal (CPR):    0.696ns
  Clock Net Delay (Source):      0.466ns (routing 0.007ns, distribution 0.459ns)
  Clock Net Delay (Destination): 0.524ns (routing 0.007ns, distribution 0.517ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank71_block2_div4 rise edge)
                                                      0.000     0.000 r  
    B33                                               0.000     0.000 r  pin_B33 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_B33/I
    HPIOBDIFFINBUF_X1Y297
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.417     0.417 r  ibufds_pin_B33/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.457    ibufds_pin_B33/OUT
    B33                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.457 r  ibufds_pin_B33/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     0.457    hstdm_clkgen_1200_rx_bank71_block2/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.023     0.480 f  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     0.483    hstdm_bitslice_ctrl_bank71/RX_BIT_CTRL_IN0[129]
    BITSLICE_CONTROL_X1Y99
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.196     0.679 r  hstdm_bitslice_ctrl_bank71/NIBBLE[3].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     0.685    hstdm_clkgen_1200_rx_bank71_block2/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.165     0.850 r  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.337     1.187    hstdm_clkgen_1200_rx_bank71_block2/fifo_wrclk_out
    BUFGCE_DIV_X1Y48     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.276 r  hstdm_clkgen_1200_rx_bank71_block2/BASE4.rxclkdiv4_bufg/O
    X7Y12 (CLOCK_ROOT)   net (fo=347, routed)         0.466     1.742    hstdm_trainer_2/rxclkdiv4
    SLICE_X358Y728       FDCE                                         r  hstdm_trainer_2/ar_train_latched.R1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X358Y728       FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.782 r  hstdm_trainer_2/ar_train_latched.R1/Q
                         net (fo=4, routed)           0.110     1.892    hstdm_trainer_2/train_latched
    SLICE_X357Y733       LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.023     1.915 f  hstdm_trainer_2/ar_train_latched.train_latched_i.O/O
                         net (fo=255, routed)         0.107     2.022    hstdm_trainer_2/train_latched_i
    SLICE_X357Y733       FDCE                                         f  hstdm_trainer_2/train_error/CLR
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank71_block2_div4 rise edge)
                                                      0.000     0.000 r  
    B33                                               0.000     0.000 r  pin_B33 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_B33/I
    HPIOBDIFFINBUF_X1Y297
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.508     0.508 r  ibufds_pin_B33/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.558    ibufds_pin_B33/OUT
    B33                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.558 r  ibufds_pin_B33/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.560    hstdm_clkgen_1200_rx_bank71_block2/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.040     0.600 f  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.005     0.605    hstdm_bitslice_ctrl_bank71/RX_BIT_CTRL_IN0[129]
    BITSLICE_CONTROL_X1Y99
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.484     1.089 r  hstdm_bitslice_ctrl_bank71/NIBBLE[3].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.011     1.100    hstdm_clkgen_1200_rx_bank71_block2/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.321     1.421 r  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.407     1.828    hstdm_clkgen_1200_rx_bank71_block2/fifo_wrclk_out
    BUFGCE_DIV_X1Y48     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     1.928 r  hstdm_clkgen_1200_rx_bank71_block2/BASE4.rxclkdiv4_bufg/O
    X7Y12 (CLOCK_ROOT)   net (fo=347, routed)         0.524     2.452    hstdm_trainer_2/rxclkdiv4
    SLICE_X357Y733       FDCE                                         r  hstdm_trainer_2/train_error/C
                         clock pessimism             -0.696     1.756    
    SLICE_X357Y733       FDCE (Remov_DFF_SLICEM_C_CLR)
                                                     -0.020     1.736    hstdm_trainer_2/train_error
  -------------------------------------------------------------------
                         required time                         -1.736    
                         arrival time                           2.022    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 hstdm_trainer_2/ar_train_latched.R1/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank71_block2_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            hstdm_trainer_2/data_stable_cnt[27]/CLR
                            (removal check against rising-edge clock hstdm_rxclk_1200_bank71_block2_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (hstdm_rxclk_1200_bank71_block2_div4 rise@0.000ns - hstdm_rxclk_1200_bank71_block2_div4 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.063ns (20.192%)  route 0.249ns (79.808%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.447ns
    Source Clock Delay      (SCD):    1.742ns
    Clock Pessimism Removal (CPR):    0.664ns
  Clock Net Delay (Source):      0.466ns (routing 0.007ns, distribution 0.459ns)
  Clock Net Delay (Destination): 0.519ns (routing 0.007ns, distribution 0.512ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank71_block2_div4 rise edge)
                                                      0.000     0.000 r  
    B33                                               0.000     0.000 r  pin_B33 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_B33/I
    HPIOBDIFFINBUF_X1Y297
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.417     0.417 r  ibufds_pin_B33/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.457    ibufds_pin_B33/OUT
    B33                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.457 r  ibufds_pin_B33/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     0.457    hstdm_clkgen_1200_rx_bank71_block2/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.023     0.480 f  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     0.483    hstdm_bitslice_ctrl_bank71/RX_BIT_CTRL_IN0[129]
    BITSLICE_CONTROL_X1Y99
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.196     0.679 r  hstdm_bitslice_ctrl_bank71/NIBBLE[3].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     0.685    hstdm_clkgen_1200_rx_bank71_block2/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.165     0.850 r  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.337     1.187    hstdm_clkgen_1200_rx_bank71_block2/fifo_wrclk_out
    BUFGCE_DIV_X1Y48     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.276 r  hstdm_clkgen_1200_rx_bank71_block2/BASE4.rxclkdiv4_bufg/O
    X7Y12 (CLOCK_ROOT)   net (fo=347, routed)         0.466     1.742    hstdm_trainer_2/rxclkdiv4
    SLICE_X358Y728       FDCE                                         r  hstdm_trainer_2/ar_train_latched.R1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X358Y728       FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.782 r  hstdm_trainer_2/ar_train_latched.R1/Q
                         net (fo=4, routed)           0.110     1.892    hstdm_trainer_2/train_latched
    SLICE_X357Y733       LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.023     1.915 f  hstdm_trainer_2/ar_train_latched.train_latched_i.O/O
                         net (fo=255, routed)         0.139     2.054    hstdm_trainer_2/train_latched_i
    SLICE_X356Y733       FDCE                                         f  hstdm_trainer_2/data_stable_cnt[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank71_block2_div4 rise edge)
                                                      0.000     0.000 r  
    B33                                               0.000     0.000 r  pin_B33 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_B33/I
    HPIOBDIFFINBUF_X1Y297
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.508     0.508 r  ibufds_pin_B33/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.558    ibufds_pin_B33/OUT
    B33                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.558 r  ibufds_pin_B33/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.560    hstdm_clkgen_1200_rx_bank71_block2/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.040     0.600 f  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.005     0.605    hstdm_bitslice_ctrl_bank71/RX_BIT_CTRL_IN0[129]
    BITSLICE_CONTROL_X1Y99
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.484     1.089 r  hstdm_bitslice_ctrl_bank71/NIBBLE[3].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.011     1.100    hstdm_clkgen_1200_rx_bank71_block2/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.321     1.421 r  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.407     1.828    hstdm_clkgen_1200_rx_bank71_block2/fifo_wrclk_out
    BUFGCE_DIV_X1Y48     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     1.928 r  hstdm_clkgen_1200_rx_bank71_block2/BASE4.rxclkdiv4_bufg/O
    X7Y12 (CLOCK_ROOT)   net (fo=347, routed)         0.519     2.447    hstdm_trainer_2/rxclkdiv4
    SLICE_X356Y733       FDCE                                         r  hstdm_trainer_2/data_stable_cnt[27]/C
                         clock pessimism             -0.664     1.783    
    SLICE_X356Y733       FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     1.763    hstdm_trainer_2/data_stable_cnt[27]
  -------------------------------------------------------------------
                         required time                         -1.763    
                         arrival time                           2.054    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 hstdm_trainer_2/ar_train_latched.R1/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank71_block2_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            hstdm_trainer_2/data_stable_cnt[28]/CLR
                            (removal check against rising-edge clock hstdm_rxclk_1200_bank71_block2_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (hstdm_rxclk_1200_bank71_block2_div4 rise@0.000ns - hstdm_rxclk_1200_bank71_block2_div4 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.063ns (20.192%)  route 0.249ns (79.808%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.447ns
    Source Clock Delay      (SCD):    1.742ns
    Clock Pessimism Removal (CPR):    0.664ns
  Clock Net Delay (Source):      0.466ns (routing 0.007ns, distribution 0.459ns)
  Clock Net Delay (Destination): 0.519ns (routing 0.007ns, distribution 0.512ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank71_block2_div4 rise edge)
                                                      0.000     0.000 r  
    B33                                               0.000     0.000 r  pin_B33 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_B33/I
    HPIOBDIFFINBUF_X1Y297
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.417     0.417 r  ibufds_pin_B33/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.457    ibufds_pin_B33/OUT
    B33                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.457 r  ibufds_pin_B33/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     0.457    hstdm_clkgen_1200_rx_bank71_block2/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.023     0.480 f  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     0.483    hstdm_bitslice_ctrl_bank71/RX_BIT_CTRL_IN0[129]
    BITSLICE_CONTROL_X1Y99
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.196     0.679 r  hstdm_bitslice_ctrl_bank71/NIBBLE[3].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     0.685    hstdm_clkgen_1200_rx_bank71_block2/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.165     0.850 r  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.337     1.187    hstdm_clkgen_1200_rx_bank71_block2/fifo_wrclk_out
    BUFGCE_DIV_X1Y48     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.276 r  hstdm_clkgen_1200_rx_bank71_block2/BASE4.rxclkdiv4_bufg/O
    X7Y12 (CLOCK_ROOT)   net (fo=347, routed)         0.466     1.742    hstdm_trainer_2/rxclkdiv4
    SLICE_X358Y728       FDCE                                         r  hstdm_trainer_2/ar_train_latched.R1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X358Y728       FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.782 r  hstdm_trainer_2/ar_train_latched.R1/Q
                         net (fo=4, routed)           0.110     1.892    hstdm_trainer_2/train_latched
    SLICE_X357Y733       LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.023     1.915 f  hstdm_trainer_2/ar_train_latched.train_latched_i.O/O
                         net (fo=255, routed)         0.139     2.054    hstdm_trainer_2/train_latched_i
    SLICE_X356Y733       FDCE                                         f  hstdm_trainer_2/data_stable_cnt[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank71_block2_div4 rise edge)
                                                      0.000     0.000 r  
    B33                                               0.000     0.000 r  pin_B33 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_B33/I
    HPIOBDIFFINBUF_X1Y297
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.508     0.508 r  ibufds_pin_B33/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.558    ibufds_pin_B33/OUT
    B33                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.558 r  ibufds_pin_B33/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.560    hstdm_clkgen_1200_rx_bank71_block2/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.040     0.600 f  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.005     0.605    hstdm_bitslice_ctrl_bank71/RX_BIT_CTRL_IN0[129]
    BITSLICE_CONTROL_X1Y99
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.484     1.089 r  hstdm_bitslice_ctrl_bank71/NIBBLE[3].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.011     1.100    hstdm_clkgen_1200_rx_bank71_block2/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.321     1.421 r  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.407     1.828    hstdm_clkgen_1200_rx_bank71_block2/fifo_wrclk_out
    BUFGCE_DIV_X1Y48     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     1.928 r  hstdm_clkgen_1200_rx_bank71_block2/BASE4.rxclkdiv4_bufg/O
    X7Y12 (CLOCK_ROOT)   net (fo=347, routed)         0.519     2.447    hstdm_trainer_2/rxclkdiv4
    SLICE_X356Y733       FDCE                                         r  hstdm_trainer_2/data_stable_cnt[28]/C
                         clock pessimism             -0.664     1.783    
    SLICE_X356Y733       FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.020     1.763    hstdm_trainer_2/data_stable_cnt[28]
  -------------------------------------------------------------------
                         required time                         -1.763    
                         arrival time                           2.054    
  -------------------------------------------------------------------
                         slack                                  0.291    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rxoutclk_out[2]
  To Clock:  rxoutclk_out[2]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :            0  Failing Endpoints,  Worst Slack        0.116ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[0]/CLR
                            (removal check against rising-edge clock rxoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[2] rise@0.000ns - rxoutclk_out[2] rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.038ns (26.573%)  route 0.105ns (73.427%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.845ns
    Source Clock Delay      (SCD):    0.745ns
    Clock Pessimism Removal (CPR):    0.053ns
  Clock Net Delay (Source):      0.619ns (routing 0.127ns, distribution 0.492ns)
  Clock Net Delay (Destination): 0.706ns (routing 0.141ns, distribution 0.565ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.053     0.053    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_srcclk_in
    BUFG_GT_X0Y204       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.126 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X8Y8 (CLOCK_ROOT)    net (fo=2829, routed)        0.619     0.745    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out
    SLICE_X431Y548       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X431Y548       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.783 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/Q
                         net (fo=8, routed)           0.105     0.888    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/gtwiz_userclk_rx_active_out
    SLICE_X430Y548       FDCE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.057     0.057    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_srcclk_in
    BUFG_GT_X0Y204       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X8Y8 (CLOCK_ROOT)    net (fo=2829, routed)        0.706     0.845    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk_n_1
    SLICE_X430Y548       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[0]/C
                         clock pessimism             -0.053     0.792    
    SLICE_X430Y548       FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     0.772    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.772    
                         arrival time                           0.888    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[1]/CLR
                            (removal check against rising-edge clock rxoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[2] rise@0.000ns - rxoutclk_out[2] rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.038ns (26.573%)  route 0.105ns (73.427%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns
    Source Clock Delay      (SCD):    0.745ns
    Clock Pessimism Removal (CPR):    0.053ns
  Clock Net Delay (Source):      0.619ns (routing 0.127ns, distribution 0.492ns)
  Clock Net Delay (Destination): 0.702ns (routing 0.141ns, distribution 0.561ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.053     0.053    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_srcclk_in
    BUFG_GT_X0Y204       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.126 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X8Y8 (CLOCK_ROOT)    net (fo=2829, routed)        0.619     0.745    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out
    SLICE_X431Y548       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X431Y548       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.783 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/Q
                         net (fo=8, routed)           0.105     0.888    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/gtwiz_userclk_rx_active_out
    SLICE_X430Y548       FDCE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.057     0.057    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_srcclk_in
    BUFG_GT_X0Y204       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X8Y8 (CLOCK_ROOT)    net (fo=2829, routed)        0.702     0.841    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk_n_1
    SLICE_X430Y548       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[1]/C
                         clock pessimism             -0.053     0.788    
    SLICE_X430Y548       FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.020     0.768    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.768    
                         arrival time                           0.888    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[2]/CLR
                            (removal check against rising-edge clock rxoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[2] rise@0.000ns - rxoutclk_out[2] rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.038ns (26.573%)  route 0.105ns (73.427%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns
    Source Clock Delay      (SCD):    0.745ns
    Clock Pessimism Removal (CPR):    0.053ns
  Clock Net Delay (Source):      0.619ns (routing 0.127ns, distribution 0.492ns)
  Clock Net Delay (Destination): 0.702ns (routing 0.141ns, distribution 0.561ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.053     0.053    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_srcclk_in
    BUFG_GT_X0Y204       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.126 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X8Y8 (CLOCK_ROOT)    net (fo=2829, routed)        0.619     0.745    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out
    SLICE_X431Y548       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X431Y548       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.783 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/Q
                         net (fo=8, routed)           0.105     0.888    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/gtwiz_userclk_rx_active_out
    SLICE_X430Y548       FDCE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.057     0.057    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_srcclk_in
    BUFG_GT_X0Y204       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X8Y8 (CLOCK_ROOT)    net (fo=2829, routed)        0.702     0.841    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk_n_1
    SLICE_X430Y548       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[2]/C
                         clock pessimism             -0.053     0.788    
    SLICE_X430Y548       FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                     -0.020     0.768    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.768    
                         arrival time                           0.888    
  -------------------------------------------------------------------
                         slack                                  0.120    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  txoutclk_out[2]
  To Clock:  txoutclk_out[2]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :            0  Failing Endpoints,  Worst Slack        0.088ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/user_clk_active_reg/C
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/usrclk_tx_active_in_extend_cntr_reg[0]/CLR
                            (removal check against rising-edge clock txoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[2] rise@0.000ns - txoutclk_out[2] rise@0.000ns)
  Data Path Delay:        0.163ns  (logic 0.038ns (23.313%)  route 0.125ns (76.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.929ns
    Source Clock Delay      (SCD):    0.804ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Net Delay (Source):      0.679ns (routing 0.123ns, distribution 0.556ns)
  Clock Net Delay (Destination): 0.790ns (routing 0.136ns, distribution 0.654ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.052     0.052    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/tx_out_clk
    BUFG_GT_X0Y207       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/bufg_gt_tx_usrclk2_0/O
    X8Y8 (CLOCK_ROOT)    net (fo=5119, routed)        0.679     0.804    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/socket256\\.user_clk
    SLICE_X431Y480       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/user_clk_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X431Y480       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.842 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/user_clk_active_reg/Q
                         net (fo=18, routed)          0.125     0.967    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/mmcm_not_locked
    SLICE_X431Y479       FDCE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/usrclk_tx_active_in_extend_cntr_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.057     0.057    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/tx_out_clk
    BUFG_GT_X0Y207       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/bufg_gt_tx_usrclk2_0/O
    X8Y8 (CLOCK_ROOT)    net (fo=5119, routed)        0.790     0.929    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/user_clk
    SLICE_X431Y479       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/usrclk_tx_active_in_extend_cntr_reg[0]/C
                         clock pessimism             -0.030     0.899    
    SLICE_X431Y479       FDCE (Remov_BFF2_SLICEM_C_CLR)
                                                     -0.020     0.879    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/usrclk_tx_active_in_extend_cntr_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.879    
                         arrival time                           0.967    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/user_clk_active_reg/C
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/usrclk_tx_active_in_extend_cntr_reg[1]/CLR
                            (removal check against rising-edge clock txoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[2] rise@0.000ns - txoutclk_out[2] rise@0.000ns)
  Data Path Delay:        0.163ns  (logic 0.038ns (23.313%)  route 0.125ns (76.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.929ns
    Source Clock Delay      (SCD):    0.804ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Net Delay (Source):      0.679ns (routing 0.123ns, distribution 0.556ns)
  Clock Net Delay (Destination): 0.790ns (routing 0.136ns, distribution 0.654ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.052     0.052    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/tx_out_clk
    BUFG_GT_X0Y207       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/bufg_gt_tx_usrclk2_0/O
    X8Y8 (CLOCK_ROOT)    net (fo=5119, routed)        0.679     0.804    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/socket256\\.user_clk
    SLICE_X431Y480       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/user_clk_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X431Y480       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.842 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/user_clk_active_reg/Q
                         net (fo=18, routed)          0.125     0.967    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/mmcm_not_locked
    SLICE_X431Y479       FDCE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/usrclk_tx_active_in_extend_cntr_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.057     0.057    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/tx_out_clk
    BUFG_GT_X0Y207       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/bufg_gt_tx_usrclk2_0/O
    X8Y8 (CLOCK_ROOT)    net (fo=5119, routed)        0.790     0.929    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/user_clk
    SLICE_X431Y479       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/usrclk_tx_active_in_extend_cntr_reg[1]/C
                         clock pessimism             -0.030     0.899    
    SLICE_X431Y479       FDCE (Remov_DFF_SLICEM_C_CLR)
                                                     -0.020     0.879    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/usrclk_tx_active_in_extend_cntr_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.879    
                         arrival time                           0.967    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/user_clk_active_reg/C
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/usrclk_tx_active_in_extend_cntr_reg[2]/CLR
                            (removal check against rising-edge clock txoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[2] rise@0.000ns - txoutclk_out[2] rise@0.000ns)
  Data Path Delay:        0.163ns  (logic 0.038ns (23.313%)  route 0.125ns (76.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.929ns
    Source Clock Delay      (SCD):    0.804ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Net Delay (Source):      0.679ns (routing 0.123ns, distribution 0.556ns)
  Clock Net Delay (Destination): 0.790ns (routing 0.136ns, distribution 0.654ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.052     0.052    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/tx_out_clk
    BUFG_GT_X0Y207       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/bufg_gt_tx_usrclk2_0/O
    X8Y8 (CLOCK_ROOT)    net (fo=5119, routed)        0.679     0.804    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/socket256\\.user_clk
    SLICE_X431Y480       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/user_clk_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X431Y480       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.842 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/user_clk_active_reg/Q
                         net (fo=18, routed)          0.125     0.967    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/mmcm_not_locked
    SLICE_X431Y479       FDCE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/usrclk_tx_active_in_extend_cntr_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.057     0.057    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/tx_out_clk
    BUFG_GT_X0Y207       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/bufg_gt_tx_usrclk2_0/O
    X8Y8 (CLOCK_ROOT)    net (fo=5119, routed)        0.790     0.929    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/user_clk
    SLICE_X431Y479       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/usrclk_tx_active_in_extend_cntr_reg[2]/C
                         clock pessimism             -0.030     0.899    
    SLICE_X431Y479       FDCE (Remov_DFF2_SLICEM_C_CLR)
                                                     -0.020     0.879    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/usrclk_tx_active_in_extend_cntr_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.879    
                         arrival time                           0.967    
  -------------------------------------------------------------------
                         slack                                  0.088    





