$date
	Tue Jun 27 15:40:41 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! O $end
$var reg 1 " a $end
$var reg 1 # clk $end
$scope module Ichip1 $end
$var wire 1 $ a $end
$var wire 1 % clk $end
$var wire 1 ! out $end
$var wire 1 & out1 $end
$var wire 1 ' out2 $end
$var wire 1 ( out3 $end
$scope module b1 $end
$var wire 1 $ a $end
$var wire 1 % clk $end
$var reg 1 ) O $end
$upscope $end
$scope module b2 $end
$var wire 1 & a $end
$var wire 1 % clk $end
$var reg 1 * O $end
$upscope $end
$scope module b3 $end
$var wire 1 ' a $end
$var wire 1 % clk $end
$var reg 1 + O $end
$upscope $end
$scope module b4 $end
$var wire 1 ( a $end
$var wire 1 % clk $end
$var reg 1 , O $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x,
x+
x*
x)
x(
x'
x&
0%
1$
0#
1"
x!
$end
#250
1)
1&
1#
1%
#500
0#
0%
#750
1*
1'
1#
1%
#1000
0#
0%
0"
0$
#1250
0)
0&
1+
1(
1#
1%
#1500
0#
0%
#1750
1,
1!
0*
0'
1#
1%
#2000
0#
0%
1"
1$
#2250
1)
1&
0+
0(
1#
1%
#2500
0#
0%
#2750
0,
0!
1*
1'
1#
1%
#3000
0#
0%
0"
0$
#3250
0)
0&
1+
1(
1#
1%
#3500
0#
0%
#3750
1,
1!
0*
0'
1#
1%
#4000
0#
0%
1"
1$
#4250
1)
1&
0+
0(
1#
1%
#4500
0#
0%
#4750
0,
0!
1*
1'
1#
1%
#5000
0#
0%
0"
0$
#5250
0)
0&
1+
1(
1#
1%
#5500
0#
0%
#5750
1,
1!
0*
0'
1#
1%
#6000
0#
0%
1"
1$
#6250
1)
1&
0+
0(
1#
1%
#6500
0#
0%
#6750
0,
0!
1*
1'
1#
1%
#7000
0#
0%
0"
0$
#7250
0)
0&
1+
1(
1#
1%
#7500
0#
0%
#7750
1,
1!
0*
0'
1#
1%
#8000
0#
0%
1"
1$
#8250
1)
1&
0+
0(
1#
1%
#8500
0#
0%
#8750
0,
0!
1*
1'
1#
1%
#9000
0#
0%
0"
0$
