git clone --depth 1 --no-tags https://github.com/jackerickson/fpga_starter_projects.git f:/verilog_sva_gh_scraper/data/full_repos/262168537
git clone --depth 1 --no-tags https://github.com/oscar86hsu/NCTU_BCD_ALU_Module.git f:/verilog_sva_gh_scraper/data/full_repos/260126820
git clone --depth 1 --no-tags https://github.com/meijingzhao/FPGA_Simulation.git f:/verilog_sva_gh_scraper/data/full_repos/260134590
git clone --depth 1 --no-tags https://github.com/MalakSadek/ClapDetector.git f:/verilog_sva_gh_scraper/data/full_repos/264010083
git clone --depth 1 --no-tags https://github.com/TheChecopa/Proyecto.git f:/verilog_sva_gh_scraper/data/full_repos/263182662
git clone --depth 1 --no-tags https://github.com/nbutta/ComputerAchitecture612Spring2019.git f:/verilog_sva_gh_scraper/data/full_repos/263668041
git clone --depth 1 --no-tags https://github.com/madca03/coe113-lab-checker.git f:/verilog_sva_gh_scraper/data/full_repos/264610398
git clone --depth 1 --no-tags https://github.com/Alan5142/Pong-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/264784391
git clone --depth 1 --no-tags https://github.com/Omanshu840/MIPS-uPower-Datapath-Components-and-ALU-Design.git f:/verilog_sva_gh_scraper/data/full_repos/265674836
git clone --depth 1 --no-tags https://github.com/abdurrafaykhan/Verilog-Labs-ECE241.git f:/verilog_sva_gh_scraper/data/full_repos/265403588
git clone --depth 1 --no-tags https://github.com/mariacarolinaj/cc-ac1.git f:/verilog_sva_gh_scraper/data/full_repos/257611368
git clone --depth 1 --no-tags https://github.com/rodrigowra/8bit-carry-lookahead-adder.git f:/verilog_sva_gh_scraper/data/full_repos/258053795
git clone --depth 1 --no-tags https://github.com/kakaricardo2008/GitExample.git f:/verilog_sva_gh_scraper/data/full_repos/258070675
git clone --depth 1 --no-tags https://github.com/MyskYko/xeq.git f:/verilog_sva_gh_scraper/data/full_repos/257779676
git clone --depth 1 --no-tags https://github.com/msishuvo/Universal-Asynchronous-Receiver-and-Transmitter-UART.git f:/verilog_sva_gh_scraper/data/full_repos/257058514
git clone --depth 1 --no-tags https://github.com/uKarol/FPGA_GPU_REPO.git f:/verilog_sva_gh_scraper/data/full_repos/264454485
git clone --depth 1 --no-tags https://github.com/VarunGorti/PA-Shared.git f:/verilog_sva_gh_scraper/data/full_repos/260607680
git clone --depth 1 --no-tags https://github.com/Cadmium-CD/FT_ALU.git f:/verilog_sva_gh_scraper/data/full_repos/259472732
git clone --depth 1 --no-tags https://github.com/pablogtzgileta/practica3_arqui.git f:/verilog_sva_gh_scraper/data/full_repos/264106885
git clone --depth 1 --no-tags https://github.com/cianjinks/DLD-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/263910024
git clone --depth 1 --no-tags https://github.com/anlowee/SCPU.git f:/verilog_sva_gh_scraper/data/full_repos/260097672
git clone --depth 1 --no-tags https://github.com/mhl0116/vivadoProjects.git f:/verilog_sva_gh_scraper/data/full_repos/263595966
git clone --depth 1 --no-tags https://github.com/Kaomsos/single_cycle_cpu.git f:/verilog_sva_gh_scraper/data/full_repos/263011879
git clone --depth 1 --no-tags https://github.com/mgomez0/cpu_design.git f:/verilog_sva_gh_scraper/data/full_repos/263027705
git clone --depth 1 --no-tags https://github.com/chankjc/Digital_System_Design-19.git f:/verilog_sva_gh_scraper/data/full_repos/263079113
git clone --depth 1 --no-tags https://github.com/c00k1ez/PLD_labs.git f:/verilog_sva_gh_scraper/data/full_repos/265659034
git clone --depth 1 --no-tags https://github.com/haniyehnasseri/asynchronousFifo.git f:/verilog_sva_gh_scraper/data/full_repos/265536406
git clone --depth 1 --no-tags https://github.com/saengGarlic/RSAen_decoder.git f:/verilog_sva_gh_scraper/data/full_repos/264474590
git clone --depth 1 --no-tags https://github.com/mohamed-elkhawas/mips.git f:/verilog_sva_gh_scraper/data/full_repos/264705820
git clone --depth 1 --no-tags https://github.com/pichayak/HW-Lab-Project.git f:/verilog_sva_gh_scraper/data/full_repos/265241673
git clone --depth 1 --no-tags https://github.com/yn4k4nishi/qucs_ex.git f:/verilog_sva_gh_scraper/data/full_repos/265285543
git clone --depth 1 --no-tags https://github.com/whensungoesdown/cpu6.git f:/verilog_sva_gh_scraper/data/full_repos/261881501
git clone --depth 1 --no-tags https://github.com/chankjc/Computer_organization-20.git f:/verilog_sva_gh_scraper/data/full_repos/262225150
git clone --depth 1 --no-tags https://github.com/doniaGhazy/SingleCycleImplementation_RiscV.git f:/verilog_sva_gh_scraper/data/full_repos/259060416
git clone --depth 1 --no-tags https://github.com/MichaelAstahov/fpga_mip.git f:/verilog_sva_gh_scraper/data/full_repos/259097975
git clone --depth 1 --no-tags https://github.com/ccryan/IGBT_DE10_Verilog_Git.git f:/verilog_sva_gh_scraper/data/full_repos/261056197
git clone --depth 1 --no-tags https://github.com/Jingming517/EE2026_FinalProject2020S1.git f:/verilog_sva_gh_scraper/data/full_repos/262417062
git clone --depth 1 --no-tags https://github.com/ashanuka/FFT-IFFT-Verification.git f:/verilog_sva_gh_scraper/data/full_repos/261883915
git clone --depth 1 --no-tags https://github.com/bzarek/myComp.git f:/verilog_sva_gh_scraper/data/full_repos/262649380
git clone --depth 1 --no-tags https://github.com/mikeest1972/custumProcessor.git f:/verilog_sva_gh_scraper/data/full_repos/262888769
git clone --depth 1 --no-tags https://github.com/pbhowmik05/Hardware_Model_CNN.git f:/verilog_sva_gh_scraper/data/full_repos/261558502
git clone --depth 1 --no-tags https://github.com/badrinadhgupta/polybench.git f:/verilog_sva_gh_scraper/data/full_repos/261485835
git clone --depth 1 --no-tags https://github.com/souvicksaha95/Computing-GCD-of-Two-Numbers-Using-Datapath-and-Control-Design.git f:/verilog_sva_gh_scraper/data/full_repos/261683783
git clone --depth 1 --no-tags https://github.com/lutfiex/fpga-project-innovatefpga2019.git f:/verilog_sva_gh_scraper/data/full_repos/258562400
git clone --depth 1 --no-tags https://github.com/Kiran760043/Half-Adder.git f:/verilog_sva_gh_scraper/data/full_repos/258644144
git clone --depth 1 --no-tags https://github.com/Kiran760043/Johnson-Counter.git f:/verilog_sva_gh_scraper/data/full_repos/258646991
git clone --depth 1 --no-tags https://github.com/machengchong/fpga_clock.git f:/verilog_sva_gh_scraper/data/full_repos/258166011
git clone --depth 1 --no-tags https://github.com/sjfreed21/DigitalLogic.git f:/verilog_sva_gh_scraper/data/full_repos/258637159
git clone --depth 1 --no-tags https://github.com/Tachyon01/Project.git f:/verilog_sva_gh_scraper/data/full_repos/258947890
git clone --depth 1 --no-tags https://github.com/ELINGAP-7545/lab06-lab05_grupo-13.git f:/verilog_sva_gh_scraper/data/full_repos/262448258
git clone --depth 1 --no-tags https://github.com/Kiran760043/Up-Down-Counter.git f:/verilog_sva_gh_scraper/data/full_repos/258646587
git clone --depth 1 --no-tags https://github.com/Kiran760043/Ring-Counter.git f:/verilog_sva_gh_scraper/data/full_repos/258646798
git clone --depth 1 --no-tags https://github.com/Kiran760043/Decoder-using-Shifting-operator.git f:/verilog_sva_gh_scraper/data/full_repos/258645696
git clone --depth 1 --no-tags https://github.com/GUANJIAN1997/cpu_pipelining.git f:/verilog_sva_gh_scraper/data/full_repos/261474141
git clone --depth 1 --no-tags https://github.com/yasuyassan/StepMotorCont.git f:/verilog_sva_gh_scraper/data/full_repos/260357152
git clone --depth 1 --no-tags https://github.com/brockboe/ECE411-UIUC.git f:/verilog_sva_gh_scraper/data/full_repos/260628588
git clone --depth 1 --no-tags https://github.com/kekekecoconut/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/259615290
git clone --depth 1 --no-tags https://github.com/Amanwarlock/verilog-240-project.git f:/verilog_sva_gh_scraper/data/full_repos/259565724
git clone --depth 1 --no-tags https://github.com/Gamma234/FSM_SimpleVendingMachine.git f:/verilog_sva_gh_scraper/data/full_repos/262526360
git clone --depth 1 --no-tags https://github.com/rezafarhang/MIPS-Processor-Design.git f:/verilog_sva_gh_scraper/data/full_repos/262840675
git clone --depth 1 --no-tags https://github.com/kie4280/cpu_design3.git f:/verilog_sva_gh_scraper/data/full_repos/265144554
git clone --depth 1 --no-tags https://github.com/siddhantv10/74xx181-ALU-Design.git f:/verilog_sva_gh_scraper/data/full_repos/265488646
git clone --depth 1 --no-tags https://github.com/AxelAlba/CoffeeMachine_DigitalSystem.git f:/verilog_sva_gh_scraper/data/full_repos/265478663
git clone --depth 1 --no-tags https://github.com/fhcwcsy/ca_project.git f:/verilog_sva_gh_scraper/data/full_repos/265823260
git clone --depth 1 --no-tags https://github.com/kanhaiya-2000/generalhostingpurpose.git f:/verilog_sva_gh_scraper/data/full_repos/264600880
git clone --depth 1 --no-tags https://github.com/ebby-s/GroupProjectGroup.git f:/verilog_sva_gh_scraper/data/full_repos/263657951
git clone --depth 1 --no-tags https://github.com/yeonha99/VerilogHDL.git f:/verilog_sva_gh_scraper/data/full_repos/264939175
git clone --depth 1 --no-tags https://github.com/Naaafis/Verilog_implementations-.git f:/verilog_sva_gh_scraper/data/full_repos/264737263
git clone --depth 1 --no-tags https://github.com/iamthy/lab4_Src.git f:/verilog_sva_gh_scraper/data/full_repos/264801688
git clone --depth 1 --no-tags https://github.com/shivanikadam910/Wallace_16bit_multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/262071395
git clone --depth 1 --no-tags https://github.com/DigilentChina/Digital_Logic_Labs_Tutorials.git f:/verilog_sva_gh_scraper/data/full_repos/257494177
git clone --depth 1 --no-tags https://github.com/michaelmengistu/jackpot-game.git f:/verilog_sva_gh_scraper/data/full_repos/257696092
git clone --depth 1 --no-tags https://github.com/deep-maheshwari/AES-Implementation.git f:/verilog_sva_gh_scraper/data/full_repos/257033944
git clone --depth 1 --no-tags https://github.com/itssnehin/Prac4FPGAIntro.git f:/verilog_sva_gh_scraper/data/full_repos/257601765
git clone --depth 1 --no-tags https://github.com/OozyGrub/Minimal-Undertale.git f:/verilog_sva_gh_scraper/data/full_repos/264211381
git clone --depth 1 --no-tags https://github.com/makgabri/Flappy-B58ird.git f:/verilog_sva_gh_scraper/data/full_repos/264616156
git clone --depth 1 --no-tags https://github.com/osamamagdy/Carry-Select-Adder.git f:/verilog_sva_gh_scraper/data/full_repos/264136471
git clone --depth 1 --no-tags https://github.com/vortexgpgpu/vortex.git f:/verilog_sva_gh_scraper/data/full_repos/273299204
git clone --depth 1 --no-tags https://github.com/vipinkmenon/neuralNetwork.git f:/verilog_sva_gh_scraper/data/full_repos/268603183
git clone --depth 1 --no-tags https://github.com/WangXuan95/FPGA-JPEG-LS-encoder.git f:/verilog_sva_gh_scraper/data/full_repos/272697006
git clone --depth 1 --no-tags https://github.com/IObundle/iob-cache.git f:/verilog_sva_gh_scraper/data/full_repos/267667881
git clone --depth 1 --no-tags https://github.com/MasLiang/CNN-On-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/266973287
git clone --depth 1 --no-tags https://github.com/ultraembedded/core_dvi_framebuffer.git f:/verilog_sva_gh_scraper/data/full_repos/273698307
git clone --depth 1 --no-tags https://github.com/Xilinx/XilinxUnisimLibrary.git f:/verilog_sva_gh_scraper/data/full_repos/275022713
git clone --depth 1 --no-tags https://github.com/Kenji-Ishimaru/polyphony.git f:/verilog_sva_gh_scraper/data/full_repos/274077170
git clone --depth 1 --no-tags https://github.com/pwn2winctf/challenges-2020.git f:/verilog_sva_gh_scraper/data/full_repos/268260853
git clone --depth 1 --no-tags https://github.com/ultraembedded/usb2sniffer.git f:/verilog_sva_gh_scraper/data/full_repos/266793246
git clone --depth 1 --no-tags https://github.com/acmert/parametric-ntt.git f:/verilog_sva_gh_scraper/data/full_repos/268074237
git clone --depth 1 --no-tags https://github.com/IA-C-Lab-Fudan/KWS-SoC.git f:/verilog_sva_gh_scraper/data/full_repos/266255956
git clone --depth 1 --no-tags https://github.com/jotego/jtopl.git f:/verilog_sva_gh_scraper/data/full_repos/271291705
git clone --depth 1 --no-tags https://github.com/GraphSAINT/GNN-ARCH.git f:/verilog_sva_gh_scraper/data/full_repos/272326374
git clone --depth 1 --no-tags https://github.com/citrus3000psi/3DORGB.git f:/verilog_sva_gh_scraper/data/full_repos/268843415
git clone --depth 1 --no-tags https://github.com/IObundle/iob-mem.git f:/verilog_sva_gh_scraper/data/full_repos/267666301
git clone --depth 1 --no-tags https://github.com/zengkaipeng/EI332.git f:/verilog_sva_gh_scraper/data/full_repos/270291197
git clone --depth 1 --no-tags https://github.com/mehrdadh/lora-modulator.git f:/verilog_sva_gh_scraper/data/full_repos/272354901
git clone --depth 1 --no-tags https://github.com/WayneGong/pwm_motor_system.git f:/verilog_sva_gh_scraper/data/full_repos/272896543
git clone --depth 1 --no-tags https://github.com/nicolaswilde/UCAS-Advanced-Computer-Architecture-OpenROAD-flow.git f:/verilog_sva_gh_scraper/data/full_repos/266554427
git clone --depth 1 --no-tags https://github.com/ultraembedded/core_usb_sniffer.git f:/verilog_sva_gh_scraper/data/full_repos/266799610
git clone --depth 1 --no-tags https://github.com/uw-x/lora-modulator.git f:/verilog_sva_gh_scraper/data/full_repos/274703061
git clone --depth 1 --no-tags https://github.com/b1f6c1c4/Deep-DarkFantasy.git f:/verilog_sva_gh_scraper/data/full_repos/268776471
