{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1570300614272 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1570300614277 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 06 00:06:54 2019 " "Processing started: Sun Oct 06 00:06:54 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1570300614277 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570300614277 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ADC -c ADC " "Command: quartus_map --read_settings_files=on --write_settings_files=off ADC -c ADC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570300614277 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1570300615238 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1570300615239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arduino_adc/synthesis/arduino_adc.v 1 1 " "Found 1 design units, including 1 entities, in source file arduino_adc/synthesis/arduino_adc.v" { { "Info" "ISGN_ENTITY_NAME" "1 arduino_adc " "Found entity 1: arduino_adc" {  } { { "arduino_adc/synthesis/arduino_adc.v" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/arduino_adc.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570300622342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570300622342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arduino_adc/synthesis/arduino_adc.v 1 1 " "Found 1 design units, including 1 entities, in source file arduino_adc/synthesis/arduino_adc.v" { { "Info" "ISGN_ENTITY_NAME" "1 arduino_adc " "Found entity 1: arduino_adc" {  } { { "arduino_adc/synthesis/arduino_adc.v" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/arduino_adc.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570300622343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570300622343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arduino_adc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file arduino_adc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "arduino_adc/synthesis/submodules/altera_reset_controller.v" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570300622345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570300622345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arduino_adc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file arduino_adc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "arduino_adc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570300622347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570300622347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arduino_adc/synthesis/submodules/arduino_adc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file arduino_adc/synthesis/submodules/arduino_adc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arduino_adc_irq_mapper " "Found entity 1: arduino_adc_irq_mapper" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_irq_mapper.sv" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570300622348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570300622348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 arduino_adc_mm_interconnect_0 " "Found entity 1: arduino_adc_mm_interconnect_0" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0.v" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570300622354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570300622354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 arduino_adc_mm_interconnect_0_avalon_st_adapter " "Found entity 1: arduino_adc_mm_interconnect_0_avalon_st_adapter" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0_avalon_st_adapter.v" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570300622356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570300622356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arduino_adc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: arduino_adc_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570300622357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570300622357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arduino_adc_mm_interconnect_0_rsp_mux_001 " "Found entity 1: arduino_adc_mm_interconnect_0_rsp_mux_001" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0_rsp_mux_001.sv" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570300622359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570300622359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arduino_adc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file arduino_adc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "arduino_adc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570300622360 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "arduino_adc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570300622360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570300622360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arduino_adc_mm_interconnect_0_rsp_mux " "Found entity 1: arduino_adc_mm_interconnect_0_rsp_mux" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0_rsp_mux.sv" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570300622362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570300622362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arduino_adc_mm_interconnect_0_rsp_demux_001 " "Found entity 1: arduino_adc_mm_interconnect_0_rsp_demux_001" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0_rsp_demux_001.sv" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570300622364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570300622364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arduino_adc_mm_interconnect_0_rsp_demux " "Found entity 1: arduino_adc_mm_interconnect_0_rsp_demux" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0_rsp_demux.sv" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570300622365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570300622365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arduino_adc_mm_interconnect_0_cmd_mux_001 " "Found entity 1: arduino_adc_mm_interconnect_0_cmd_mux_001" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0_cmd_mux_001.sv" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570300622367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570300622367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arduino_adc_mm_interconnect_0_cmd_mux " "Found entity 1: arduino_adc_mm_interconnect_0_cmd_mux" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0_cmd_mux.sv" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570300622368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570300622368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arduino_adc_mm_interconnect_0_cmd_demux_001 " "Found entity 1: arduino_adc_mm_interconnect_0_cmd_demux_001" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0_cmd_demux_001.sv" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570300622370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570300622370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arduino_adc_mm_interconnect_0_cmd_demux " "Found entity 1: arduino_adc_mm_interconnect_0_cmd_demux" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0_cmd_demux.sv" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570300622372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570300622372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arduino_adc/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file arduino_adc/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "arduino_adc/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570300622374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570300622374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arduino_adc/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file arduino_adc/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "arduino_adc/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570300622376 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "arduino_adc/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570300622376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570300622376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arduino_adc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file arduino_adc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "arduino_adc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570300622378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570300622378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arduino_adc/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file arduino_adc/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "arduino_adc/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570300622380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570300622380 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel arduino_adc_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at arduino_adc_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0_router_003.sv" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1570300622381 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel arduino_adc_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at arduino_adc_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0_router_003.sv" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1570300622381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arduino_adc_mm_interconnect_0_router_003_default_decode " "Found entity 1: arduino_adc_mm_interconnect_0_router_003_default_decode" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0_router_003.sv" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570300622382 ""} { "Info" "ISGN_ENTITY_NAME" "2 arduino_adc_mm_interconnect_0_router_003 " "Found entity 2: arduino_adc_mm_interconnect_0_router_003" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0_router_003.sv" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570300622382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570300622382 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel arduino_adc_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at arduino_adc_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0_router_002.sv" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1570300622383 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel arduino_adc_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at arduino_adc_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0_router_002.sv" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1570300622383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arduino_adc_mm_interconnect_0_router_002_default_decode " "Found entity 1: arduino_adc_mm_interconnect_0_router_002_default_decode" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0_router_002.sv" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570300622384 ""} { "Info" "ISGN_ENTITY_NAME" "2 arduino_adc_mm_interconnect_0_router_002 " "Found entity 2: arduino_adc_mm_interconnect_0_router_002" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0_router_002.sv" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570300622384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570300622384 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel arduino_adc_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at arduino_adc_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0_router_001.sv" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1570300622385 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel arduino_adc_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at arduino_adc_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0_router_001.sv" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1570300622385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arduino_adc_mm_interconnect_0_router_001_default_decode " "Found entity 1: arduino_adc_mm_interconnect_0_router_001_default_decode" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0_router_001.sv" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570300622386 ""} { "Info" "ISGN_ENTITY_NAME" "2 arduino_adc_mm_interconnect_0_router_001 " "Found entity 2: arduino_adc_mm_interconnect_0_router_001" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0_router_001.sv" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570300622386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570300622386 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel arduino_adc_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at arduino_adc_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0_router.sv" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1570300622387 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel arduino_adc_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at arduino_adc_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0_router.sv" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1570300622387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arduino_adc_mm_interconnect_0_router_default_decode " "Found entity 1: arduino_adc_mm_interconnect_0_router_default_decode" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0_router.sv" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570300622388 ""} { "Info" "ISGN_ENTITY_NAME" "2 arduino_adc_mm_interconnect_0_router " "Found entity 2: arduino_adc_mm_interconnect_0_router" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0_router.sv" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570300622388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570300622388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arduino_adc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file arduino_adc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "arduino_adc/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570300622390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570300622390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arduino_adc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file arduino_adc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "arduino_adc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570300622392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570300622392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arduino_adc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file arduino_adc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "arduino_adc/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570300622394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570300622394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arduino_adc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file arduino_adc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "arduino_adc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570300622396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570300622396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arduino_adc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file arduino_adc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "arduino_adc/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570300622398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570300622398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arduino_adc/synthesis/submodules/arduino_adc_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file arduino_adc/synthesis/submodules/arduino_adc_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 arduino_adc_uart_0_tx " "Found entity 1: arduino_adc_uart_0_tx" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_uart_0.v" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570300622401 ""} { "Info" "ISGN_ENTITY_NAME" "2 arduino_adc_uart_0_rx_stimulus_source " "Found entity 2: arduino_adc_uart_0_rx_stimulus_source" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_uart_0.v" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_uart_0.v" 194 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570300622401 ""} { "Info" "ISGN_ENTITY_NAME" "3 arduino_adc_uart_0_rx " "Found entity 3: arduino_adc_uart_0_rx" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_uart_0.v" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_uart_0.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570300622401 ""} { "Info" "ISGN_ENTITY_NAME" "4 arduino_adc_uart_0_regs " "Found entity 4: arduino_adc_uart_0_regs" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_uart_0.v" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_uart_0.v" 547 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570300622401 ""} { "Info" "ISGN_ENTITY_NAME" "5 arduino_adc_uart_0 " "Found entity 5: arduino_adc_uart_0" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_uart_0.v" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_uart_0.v" 793 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570300622401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570300622401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arduino_adc/synthesis/submodules/arduino_adc_sysid_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file arduino_adc/synthesis/submodules/arduino_adc_sysid_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 arduino_adc_sysid_qsys " "Found entity 1: arduino_adc_sysid_qsys" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_sysid_qsys.v" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_sysid_qsys.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570300622403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570300622403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arduino_adc/synthesis/submodules/arduino_adc_pll_sys.v 1 1 " "Found 1 design units, including 1 entities, in source file arduino_adc/synthesis/submodules/arduino_adc_pll_sys.v" { { "Info" "ISGN_ENTITY_NAME" "1 arduino_adc_pll_sys " "Found entity 1: arduino_adc_pll_sys" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_pll_sys.v" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_pll_sys.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570300622405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570300622405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arduino_adc/synthesis/submodules/arduino_adc_onchip_memory2.v 1 1 " "Found 1 design units, including 1 entities, in source file arduino_adc/synthesis/submodules/arduino_adc_onchip_memory2.v" { { "Info" "ISGN_ENTITY_NAME" "1 arduino_adc_onchip_memory2 " "Found entity 1: arduino_adc_onchip_memory2" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_onchip_memory2.v" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_onchip_memory2.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570300622407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570300622407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 arduino_adc_nios2_qsys " "Found entity 1: arduino_adc_nios2_qsys" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys.v" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570300622409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570300622409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 arduino_adc_nios2_qsys_cpu_ic_data_module " "Found entity 1: arduino_adc_nios2_qsys_cpu_ic_data_module" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570300623053 ""} { "Info" "ISGN_ENTITY_NAME" "2 arduino_adc_nios2_qsys_cpu_ic_tag_module " "Found entity 2: arduino_adc_nios2_qsys_cpu_ic_tag_module" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570300623053 ""} { "Info" "ISGN_ENTITY_NAME" "3 arduino_adc_nios2_qsys_cpu_bht_module " "Found entity 3: arduino_adc_nios2_qsys_cpu_bht_module" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570300623053 ""} { "Info" "ISGN_ENTITY_NAME" "4 arduino_adc_nios2_qsys_cpu_register_bank_a_module " "Found entity 4: arduino_adc_nios2_qsys_cpu_register_bank_a_module" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570300623053 ""} { "Info" "ISGN_ENTITY_NAME" "5 arduino_adc_nios2_qsys_cpu_register_bank_b_module " "Found entity 5: arduino_adc_nios2_qsys_cpu_register_bank_b_module" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570300623053 ""} { "Info" "ISGN_ENTITY_NAME" "6 arduino_adc_nios2_qsys_cpu_dc_tag_module " "Found entity 6: arduino_adc_nios2_qsys_cpu_dc_tag_module" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570300623053 ""} { "Info" "ISGN_ENTITY_NAME" "7 arduino_adc_nios2_qsys_cpu_dc_data_module " "Found entity 7: arduino_adc_nios2_qsys_cpu_dc_data_module" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570300623053 ""} { "Info" "ISGN_ENTITY_NAME" "8 arduino_adc_nios2_qsys_cpu_dc_victim_module " "Found entity 8: arduino_adc_nios2_qsys_cpu_dc_victim_module" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570300623053 ""} { "Info" "ISGN_ENTITY_NAME" "9 arduino_adc_nios2_qsys_cpu_nios2_oci_debug " "Found entity 9: arduino_adc_nios2_qsys_cpu_nios2_oci_debug" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570300623053 ""} { "Info" "ISGN_ENTITY_NAME" "10 arduino_adc_nios2_qsys_cpu_nios2_oci_break " "Found entity 10: arduino_adc_nios2_qsys_cpu_nios2_oci_break" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570300623053 ""} { "Info" "ISGN_ENTITY_NAME" "11 arduino_adc_nios2_qsys_cpu_nios2_oci_xbrk " "Found entity 11: arduino_adc_nios2_qsys_cpu_nios2_oci_xbrk" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570300623053 ""} { "Info" "ISGN_ENTITY_NAME" "12 arduino_adc_nios2_qsys_cpu_nios2_oci_dbrk " "Found entity 12: arduino_adc_nios2_qsys_cpu_nios2_oci_dbrk" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570300623053 ""} { "Info" "ISGN_ENTITY_NAME" "13 arduino_adc_nios2_qsys_cpu_nios2_oci_itrace " "Found entity 13: arduino_adc_nios2_qsys_cpu_nios2_oci_itrace" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570300623053 ""} { "Info" "ISGN_ENTITY_NAME" "14 arduino_adc_nios2_qsys_cpu_nios2_oci_td_mode " "Found entity 14: arduino_adc_nios2_qsys_cpu_nios2_oci_td_mode" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570300623053 ""} { "Info" "ISGN_ENTITY_NAME" "15 arduino_adc_nios2_qsys_cpu_nios2_oci_dtrace " "Found entity 15: arduino_adc_nios2_qsys_cpu_nios2_oci_dtrace" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570300623053 ""} { "Info" "ISGN_ENTITY_NAME" "16 arduino_adc_nios2_qsys_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: arduino_adc_nios2_qsys_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570300623053 ""} { "Info" "ISGN_ENTITY_NAME" "17 arduino_adc_nios2_qsys_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: arduino_adc_nios2_qsys_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570300623053 ""} { "Info" "ISGN_ENTITY_NAME" "18 arduino_adc_nios2_qsys_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: arduino_adc_nios2_qsys_cpu_nios2_oci_fifo_cnt_inc" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570300623053 ""} { "Info" "ISGN_ENTITY_NAME" "19 arduino_adc_nios2_qsys_cpu_nios2_oci_fifo " "Found entity 19: arduino_adc_nios2_qsys_cpu_nios2_oci_fifo" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570300623053 ""} { "Info" "ISGN_ENTITY_NAME" "20 arduino_adc_nios2_qsys_cpu_nios2_oci_pib " "Found entity 20: arduino_adc_nios2_qsys_cpu_nios2_oci_pib" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570300623053 ""} { "Info" "ISGN_ENTITY_NAME" "21 arduino_adc_nios2_qsys_cpu_nios2_oci_im " "Found entity 21: arduino_adc_nios2_qsys_cpu_nios2_oci_im" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570300623053 ""} { "Info" "ISGN_ENTITY_NAME" "22 arduino_adc_nios2_qsys_cpu_nios2_performance_monitors " "Found entity 22: arduino_adc_nios2_qsys_cpu_nios2_performance_monitors" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570300623053 ""} { "Info" "ISGN_ENTITY_NAME" "23 arduino_adc_nios2_qsys_cpu_nios2_avalon_reg " "Found entity 23: arduino_adc_nios2_qsys_cpu_nios2_avalon_reg" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570300623053 ""} { "Info" "ISGN_ENTITY_NAME" "24 arduino_adc_nios2_qsys_cpu_ociram_sp_ram_module " "Found entity 24: arduino_adc_nios2_qsys_cpu_ociram_sp_ram_module" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570300623053 ""} { "Info" "ISGN_ENTITY_NAME" "25 arduino_adc_nios2_qsys_cpu_nios2_ocimem " "Found entity 25: arduino_adc_nios2_qsys_cpu_nios2_ocimem" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570300623053 ""} { "Info" "ISGN_ENTITY_NAME" "26 arduino_adc_nios2_qsys_cpu_nios2_oci " "Found entity 26: arduino_adc_nios2_qsys_cpu_nios2_oci" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570300623053 ""} { "Info" "ISGN_ENTITY_NAME" "27 arduino_adc_nios2_qsys_cpu " "Found entity 27: arduino_adc_nios2_qsys_cpu" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570300623053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570300623053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 arduino_adc_nios2_qsys_cpu_debug_slave_sysclk " "Found entity 1: arduino_adc_nios2_qsys_cpu_debug_slave_sysclk" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu_debug_slave_sysclk.v" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570300623056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570300623056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 arduino_adc_nios2_qsys_cpu_debug_slave_tck " "Found entity 1: arduino_adc_nios2_qsys_cpu_debug_slave_tck" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu_debug_slave_tck.v" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570300623058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570300623058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 arduino_adc_nios2_qsys_cpu_debug_slave_wrapper " "Found entity 1: arduino_adc_nios2_qsys_cpu_debug_slave_wrapper" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu_debug_slave_wrapper.v" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570300623060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570300623060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 arduino_adc_nios2_qsys_cpu_mult_cell " "Found entity 1: arduino_adc_nios2_qsys_cpu_mult_cell" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu_mult_cell.v" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570300623062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570300623062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 arduino_adc_nios2_qsys_cpu_test_bench " "Found entity 1: arduino_adc_nios2_qsys_cpu_test_bench" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu_test_bench.v" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570300623065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570300623065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arduino_adc/synthesis/submodules/adc_ltc2308_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file arduino_adc/synthesis/submodules/adc_ltc2308_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_ltc2308_fifo " "Found entity 1: adc_ltc2308_fifo" {  } { { "arduino_adc/synthesis/submodules/adc_ltc2308_fifo.v" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/adc_ltc2308_fifo.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570300623067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570300623067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arduino_adc/synthesis/submodules/adc_ltc2308.v 1 1 " "Found 1 design units, including 1 entities, in source file arduino_adc/synthesis/submodules/adc_ltc2308.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_ltc2308 " "Found entity 1: adc_ltc2308" {  } { { "arduino_adc/synthesis/submodules/adc_ltc2308.v" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/adc_ltc2308.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570300623069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570300623069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arduino_adc/synthesis/submodules/adc_data_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file arduino_adc/synthesis/submodules/adc_data_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_data_fifo " "Found entity 1: adc_data_fifo" {  } { { "arduino_adc/synthesis/submodules/adc_data_fifo.v" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/adc_data_fifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570300623071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570300623071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arduino_adc/synthesis/submodules/arduino_adc_motor.v 1 1 " "Found 1 design units, including 1 entities, in source file arduino_adc/synthesis/submodules/arduino_adc_motor.v" { { "Info" "ISGN_ENTITY_NAME" "1 arduino_adc_Motor " "Found entity 1: arduino_adc_Motor" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_Motor.v" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_Motor.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570300623073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570300623073 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "adc.v(161) " "Verilog HDL Module Instantiation warning at adc.v(161): ignored dangling comma in List of Port Connections" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 161 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1570300623208 ""}
{ "Warning" "WSGN_SEARCH_FILE" "adc.v 1 1 " "Using design file adc.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ADC " "Found entity 1: ADC" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570300623209 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1570300623209 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ADC " "Elaborating entity \"ADC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1570300623214 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 adc.v(60) " "Output port \"HEX0\" at adc.v(60) has no driver" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 60 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1570300623215 "|ADC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 adc.v(64) " "Output port \"HEX1\" at adc.v(64) has no driver" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 64 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1570300623215 "|ADC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR adc.v(72) " "Output port \"DRAM_ADDR\" at adc.v(72) has no driver" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 72 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1570300623215 "|ADC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA adc.v(73) " "Output port \"DRAM_BA\" at adc.v(73) has no driver" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 73 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1570300623215 "|ADC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0_DP adc.v(59) " "Output port \"HEX0_DP\" at adc.v(59) has no driver" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 59 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1570300623215 "|ADC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1_DP adc.v(63) " "Output port \"HEX1_DP\" at adc.v(63) has no driver" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 63 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1570300623215 "|ADC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK adc.v(70) " "Output port \"DRAM_CLK\" at adc.v(70) has no driver" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 70 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1570300623216 "|ADC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE adc.v(71) " "Output port \"DRAM_CKE\" at adc.v(71) has no driver" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 71 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1570300623216 "|ADC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM adc.v(75) " "Output port \"DRAM_LDQM\" at adc.v(75) has no driver" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 75 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1570300623216 "|ADC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM adc.v(76) " "Output port \"DRAM_UDQM\" at adc.v(76) has no driver" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 76 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1570300623216 "|ADC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_n adc.v(77) " "Output port \"DRAM_CS_n\" at adc.v(77) has no driver" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 77 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1570300623216 "|ADC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_n adc.v(78) " "Output port \"DRAM_WE_n\" at adc.v(78) has no driver" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 78 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1570300623216 "|ADC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_n adc.v(79) " "Output port \"DRAM_CAS_n\" at adc.v(79) has no driver" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 79 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1570300623216 "|ADC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_n adc.v(80) " "Output port \"DRAM_RAS_n\" at adc.v(80) has no driver" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 80 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1570300623216 "|ADC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_RTS adc.v(106) " "Output port \"UART_RTS\" at adc.v(106) has no driver" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 106 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1570300623216 "|ADC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SMA_CLKOUT adc.v(136) " "Output port \"SMA_CLKOUT\" at adc.v(136) has no driver" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 136 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1570300623216 "|ADC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arduino_adc arduino_adc:u0 " "Elaborating entity \"arduino_adc\" for hierarchy \"arduino_adc:u0\"" {  } { { "adc.v" "u0" { Text "F:/vivek/blegCOPY/adc.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570300623225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arduino_adc_Motor arduino_adc:u0\|arduino_adc_Motor:motor " "Elaborating entity \"arduino_adc_Motor\" for hierarchy \"arduino_adc:u0\|arduino_adc_Motor:motor\"" {  } { { "arduino_adc/synthesis/arduino_adc.v" "motor" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/arduino_adc.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570300623239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_ltc2308_fifo arduino_adc:u0\|adc_ltc2308_fifo:adc_ltc2308 " "Elaborating entity \"adc_ltc2308_fifo\" for hierarchy \"arduino_adc:u0\|adc_ltc2308_fifo:adc_ltc2308\"" {  } { { "arduino_adc/synthesis/arduino_adc.v" "adc_ltc2308" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/arduino_adc.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570300623247 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 12 adc_ltc2308_fifo.v(62) " "Verilog HDL assignment warning at adc_ltc2308_fifo.v(62): truncated value with size 16 to match size of target (12)" {  } { { "arduino_adc/synthesis/submodules/adc_ltc2308_fifo.v" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/adc_ltc2308_fifo.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1570300623247 "|ADC|arduino_adc:u0|adc_ltc2308_fifo:adc_ltc2308"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 adc_ltc2308_fifo.v(146) " "Verilog HDL assignment warning at adc_ltc2308_fifo.v(146): truncated value with size 32 to match size of target (12)" {  } { { "arduino_adc/synthesis/submodules/adc_ltc2308_fifo.v" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/adc_ltc2308_fifo.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1570300623248 "|ADC|arduino_adc:u0|adc_ltc2308_fifo:adc_ltc2308"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_ltc2308 arduino_adc:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_ltc2308:adc_ltc2308_inst " "Elaborating entity \"adc_ltc2308\" for hierarchy \"arduino_adc:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_ltc2308:adc_ltc2308_inst\"" {  } { { "arduino_adc/synthesis/submodules/adc_ltc2308_fifo.v" "adc_ltc2308_inst" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/adc_ltc2308_fifo.v" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570300623258 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 adc_ltc2308.v(84) " "Verilog HDL assignment warning at adc_ltc2308.v(84): truncated value with size 32 to match size of target (16)" {  } { { "arduino_adc/synthesis/submodules/adc_ltc2308.v" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/adc_ltc2308.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1570300623259 "|ADC|arduino_adc:u0|adc_ltc2308_fifo:adc_ltc2308|adc_ltc2308:adc_ltc2308_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 adc_ltc2308.v(123) " "Verilog HDL assignment warning at adc_ltc2308.v(123): truncated value with size 32 to match size of target (4)" {  } { { "arduino_adc/synthesis/submodules/adc_ltc2308.v" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/adc_ltc2308.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1570300623259 "|ADC|arduino_adc:u0|adc_ltc2308_fifo:adc_ltc2308|adc_ltc2308:adc_ltc2308_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 adc_ltc2308.v(128) " "Verilog HDL assignment warning at adc_ltc2308.v(128): truncated value with size 32 to match size of target (4)" {  } { { "arduino_adc/synthesis/submodules/adc_ltc2308.v" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/adc_ltc2308.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1570300623259 "|ADC|arduino_adc:u0|adc_ltc2308_fifo:adc_ltc2308|adc_ltc2308:adc_ltc2308_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 adc_ltc2308.v(188) " "Verilog HDL assignment warning at adc_ltc2308.v(188): truncated value with size 32 to match size of target (3)" {  } { { "arduino_adc/synthesis/submodules/adc_ltc2308.v" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/adc_ltc2308.v" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1570300623260 "|ADC|arduino_adc:u0|adc_ltc2308_fifo:adc_ltc2308|adc_ltc2308:adc_ltc2308_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 adc_ltc2308.v(193) " "Verilog HDL assignment warning at adc_ltc2308.v(193): truncated value with size 32 to match size of target (3)" {  } { { "arduino_adc/synthesis/submodules/adc_ltc2308.v" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/adc_ltc2308.v" 193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1570300623260 "|ADC|arduino_adc:u0|adc_ltc2308_fifo:adc_ltc2308|adc_ltc2308:adc_ltc2308_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_data_fifo arduino_adc:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_data_fifo:adc_data_fifo_inst " "Elaborating entity \"adc_data_fifo\" for hierarchy \"arduino_adc:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_data_fifo:adc_data_fifo_inst\"" {  } { { "arduino_adc/synthesis/submodules/adc_ltc2308_fifo.v" "adc_data_fifo_inst" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/adc_ltc2308_fifo.v" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570300623269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo arduino_adc:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"arduino_adc:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component\"" {  } { { "arduino_adc/synthesis/submodules/adc_data_fifo.v" "dcfifo_component" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/adc_data_fifo.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570300623524 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "arduino_adc:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"arduino_adc:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component\"" {  } { { "arduino_adc/synthesis/submodules/adc_data_fifo.v" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/adc_data_fifo.v" 87 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570300623530 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "arduino_adc:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component " "Instantiated megafunction \"arduino_adc:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570300623531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 2048 " "Parameter \"lpm_numwords\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570300623531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570300623531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570300623531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 12 " "Parameter \"lpm_width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570300623531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 11 " "Parameter \"lpm_widthu\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570300623531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570300623531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570300623531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570300623531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570300623531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570300623531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570300623531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570300623531 ""}  } { { "arduino_adc/synthesis/submodules/adc_data_fifo.v" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/adc_data_fifo.v" 87 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1570300623531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_s7q1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_s7q1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_s7q1 " "Found entity 1: dcfifo_s7q1" {  } { { "db/dcfifo_s7q1.tdf" "" { Text "F:/vivek/blegCOPY/db/dcfifo_s7q1.tdf" 36 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570300623570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570300623570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_s7q1 arduino_adc:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_s7q1:auto_generated " "Elaborating entity \"dcfifo_s7q1\" for hierarchy \"arduino_adc:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_s7q1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "d:/intel/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570300623572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_pv6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_pv6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_pv6 " "Found entity 1: a_graycounter_pv6" {  } { { "db/a_graycounter_pv6.tdf" "" { Text "F:/vivek/blegCOPY/db/a_graycounter_pv6.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570300623611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570300623611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_pv6 arduino_adc:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_s7q1:auto_generated\|a_graycounter_pv6:rdptr_g1p " "Elaborating entity \"a_graycounter_pv6\" for hierarchy \"arduino_adc:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_s7q1:auto_generated\|a_graycounter_pv6:rdptr_g1p\"" {  } { { "db/dcfifo_s7q1.tdf" "rdptr_g1p" { Text "F:/vivek/blegCOPY/db/dcfifo_s7q1.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570300623613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_ldc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_ldc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_ldc " "Found entity 1: a_graycounter_ldc" {  } { { "db/a_graycounter_ldc.tdf" "" { Text "F:/vivek/blegCOPY/db/a_graycounter_ldc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570300623652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570300623652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_ldc arduino_adc:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_s7q1:auto_generated\|a_graycounter_ldc:wrptr_g1p " "Elaborating entity \"a_graycounter_ldc\" for hierarchy \"arduino_adc:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_s7q1:auto_generated\|a_graycounter_ldc:wrptr_g1p\"" {  } { { "db/dcfifo_s7q1.tdf" "wrptr_g1p" { Text "F:/vivek/blegCOPY/db/dcfifo_s7q1.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570300623653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_91b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_91b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_91b1 " "Found entity 1: altsyncram_91b1" {  } { { "db/altsyncram_91b1.tdf" "" { Text "F:/vivek/blegCOPY/db/altsyncram_91b1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570300623695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570300623695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_91b1 arduino_adc:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_s7q1:auto_generated\|altsyncram_91b1:fifo_ram " "Elaborating entity \"altsyncram_91b1\" for hierarchy \"arduino_adc:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_s7q1:auto_generated\|altsyncram_91b1:fifo_ram\"" {  } { { "db/dcfifo_s7q1.tdf" "fifo_ram" { Text "F:/vivek/blegCOPY/db/dcfifo_s7q1.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570300623697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_apl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_apl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_apl " "Found entity 1: alt_synch_pipe_apl" {  } { { "db/alt_synch_pipe_apl.tdf" "" { Text "F:/vivek/blegCOPY/db/alt_synch_pipe_apl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570300623716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570300623716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_apl arduino_adc:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_s7q1:auto_generated\|alt_synch_pipe_apl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_apl\" for hierarchy \"arduino_adc:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_s7q1:auto_generated\|alt_synch_pipe_apl:rs_dgwp\"" {  } { { "db/dcfifo_s7q1.tdf" "rs_dgwp" { Text "F:/vivek/blegCOPY/db/dcfifo_s7q1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570300623718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_re9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_re9 " "Found entity 1: dffpipe_re9" {  } { { "db/dffpipe_re9.tdf" "" { Text "F:/vivek/blegCOPY/db/dffpipe_re9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570300623733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570300623733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_re9 arduino_adc:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_s7q1:auto_generated\|alt_synch_pipe_apl:rs_dgwp\|dffpipe_re9:dffpipe12 " "Elaborating entity \"dffpipe_re9\" for hierarchy \"arduino_adc:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_s7q1:auto_generated\|alt_synch_pipe_apl:rs_dgwp\|dffpipe_re9:dffpipe12\"" {  } { { "db/alt_synch_pipe_apl.tdf" "dffpipe12" { Text "F:/vivek/blegCOPY/db/alt_synch_pipe_apl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570300623735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_bpl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_bpl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_bpl " "Found entity 1: alt_synch_pipe_bpl" {  } { { "db/alt_synch_pipe_bpl.tdf" "" { Text "F:/vivek/blegCOPY/db/alt_synch_pipe_bpl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570300623751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570300623751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_bpl arduino_adc:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_s7q1:auto_generated\|alt_synch_pipe_bpl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_bpl\" for hierarchy \"arduino_adc:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_s7q1:auto_generated\|alt_synch_pipe_bpl:ws_dgrp\"" {  } { { "db/dcfifo_s7q1.tdf" "ws_dgrp" { Text "F:/vivek/blegCOPY/db/dcfifo_s7q1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570300623752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_se9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_se9 " "Found entity 1: dffpipe_se9" {  } { { "db/dffpipe_se9.tdf" "" { Text "F:/vivek/blegCOPY/db/dffpipe_se9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570300623768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570300623768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_se9 arduino_adc:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_s7q1:auto_generated\|alt_synch_pipe_bpl:ws_dgrp\|dffpipe_se9:dffpipe15 " "Elaborating entity \"dffpipe_se9\" for hierarchy \"arduino_adc:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_s7q1:auto_generated\|alt_synch_pipe_bpl:ws_dgrp\|dffpipe_se9:dffpipe15\"" {  } { { "db/alt_synch_pipe_bpl.tdf" "dffpipe15" { Text "F:/vivek/blegCOPY/db/alt_synch_pipe_bpl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570300623770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_b06.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_b06.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_b06 " "Found entity 1: cmpr_b06" {  } { { "db/cmpr_b06.tdf" "" { Text "F:/vivek/blegCOPY/db/cmpr_b06.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570300623811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570300623811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_b06 arduino_adc:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_s7q1:auto_generated\|cmpr_b06:rdempty_eq_comp " "Elaborating entity \"cmpr_b06\" for hierarchy \"arduino_adc:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_s7q1:auto_generated\|cmpr_b06:rdempty_eq_comp\"" {  } { { "db/dcfifo_s7q1.tdf" "rdempty_eq_comp" { Text "F:/vivek/blegCOPY/db/dcfifo_s7q1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570300623813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arduino_adc_nios2_qsys arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys " "Elaborating entity \"arduino_adc_nios2_qsys\" for hierarchy \"arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\"" {  } { { "arduino_adc/synthesis/arduino_adc.v" "nios2_qsys" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/arduino_adc.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570300623826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arduino_adc_nios2_qsys_cpu arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu " "Elaborating entity \"arduino_adc_nios2_qsys_cpu\" for hierarchy \"arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\"" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys.v" "cpu" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570300623862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arduino_adc_nios2_qsys_cpu_test_bench arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_test_bench:the_arduino_adc_nios2_qsys_cpu_test_bench " "Elaborating entity \"arduino_adc_nios2_qsys_cpu_test_bench\" for hierarchy \"arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_test_bench:the_arduino_adc_nios2_qsys_cpu_test_bench\"" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" "the_arduino_adc_nios2_qsys_cpu_test_bench" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" 5972 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570300624187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arduino_adc_nios2_qsys_cpu_ic_data_module arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_ic_data_module:arduino_adc_nios2_qsys_cpu_ic_data " "Elaborating entity \"arduino_adc_nios2_qsys_cpu_ic_data_module\" for hierarchy \"arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_ic_data_module:arduino_adc_nios2_qsys_cpu_ic_data\"" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" "arduino_adc_nios2_qsys_cpu_ic_data" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" 6974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570300624226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_ic_data_module:arduino_adc_nios2_qsys_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_ic_data_module:arduino_adc_nios2_qsys_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" "the_altsyncram" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570300624273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_spj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_spj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_spj1 " "Found entity 1: altsyncram_spj1" {  } { { "db/altsyncram_spj1.tdf" "" { Text "F:/vivek/blegCOPY/db/altsyncram_spj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570300624328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570300624328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_spj1 arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_ic_data_module:arduino_adc_nios2_qsys_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated " "Elaborating entity \"altsyncram_spj1\" for hierarchy \"arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_ic_data_module:arduino_adc_nios2_qsys_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intel/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570300624329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arduino_adc_nios2_qsys_cpu_ic_tag_module arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_ic_tag_module:arduino_adc_nios2_qsys_cpu_ic_tag " "Elaborating entity \"arduino_adc_nios2_qsys_cpu_ic_tag_module\" for hierarchy \"arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_ic_tag_module:arduino_adc_nios2_qsys_cpu_ic_tag\"" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" "arduino_adc_nios2_qsys_cpu_ic_tag" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" 7040 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570300624372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_ic_tag_module:arduino_adc_nios2_qsys_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_ic_tag_module:arduino_adc_nios2_qsys_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" "the_altsyncram" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570300624384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1hj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1hj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1hj1 " "Found entity 1: altsyncram_1hj1" {  } { { "db/altsyncram_1hj1.tdf" "" { Text "F:/vivek/blegCOPY/db/altsyncram_1hj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570300624437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570300624437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1hj1 arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_ic_tag_module:arduino_adc_nios2_qsys_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_1hj1:auto_generated " "Elaborating entity \"altsyncram_1hj1\" for hierarchy \"arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_ic_tag_module:arduino_adc_nios2_qsys_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_1hj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intel/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570300624438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arduino_adc_nios2_qsys_cpu_bht_module arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_bht_module:arduino_adc_nios2_qsys_cpu_bht " "Elaborating entity \"arduino_adc_nios2_qsys_cpu_bht_module\" for hierarchy \"arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_bht_module:arduino_adc_nios2_qsys_cpu_bht\"" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" "arduino_adc_nios2_qsys_cpu_bht" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" 7238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570300624476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_bht_module:arduino_adc_nios2_qsys_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_bht_module:arduino_adc_nios2_qsys_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" "the_altsyncram" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570300624487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pdj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pdj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pdj1 " "Found entity 1: altsyncram_pdj1" {  } { { "db/altsyncram_pdj1.tdf" "" { Text "F:/vivek/blegCOPY/db/altsyncram_pdj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570300624537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570300624537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pdj1 arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_bht_module:arduino_adc_nios2_qsys_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_pdj1:auto_generated " "Elaborating entity \"altsyncram_pdj1\" for hierarchy \"arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_bht_module:arduino_adc_nios2_qsys_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_pdj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intel/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570300624539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arduino_adc_nios2_qsys_cpu_register_bank_a_module arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_register_bank_a_module:arduino_adc_nios2_qsys_cpu_register_bank_a " "Elaborating entity \"arduino_adc_nios2_qsys_cpu_register_bank_a_module\" for hierarchy \"arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_register_bank_a_module:arduino_adc_nios2_qsys_cpu_register_bank_a\"" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" "arduino_adc_nios2_qsys_cpu_register_bank_a" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" 8195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570300624573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_register_bank_a_module:arduino_adc_nios2_qsys_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_register_bank_a_module:arduino_adc_nios2_qsys_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" "the_altsyncram" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570300624584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_voi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_voi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_voi1 " "Found entity 1: altsyncram_voi1" {  } { { "db/altsyncram_voi1.tdf" "" { Text "F:/vivek/blegCOPY/db/altsyncram_voi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570300624643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570300624643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_voi1 arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_register_bank_a_module:arduino_adc_nios2_qsys_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated " "Elaborating entity \"altsyncram_voi1\" for hierarchy \"arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_register_bank_a_module:arduino_adc_nios2_qsys_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intel/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570300624644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arduino_adc_nios2_qsys_cpu_register_bank_b_module arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_register_bank_b_module:arduino_adc_nios2_qsys_cpu_register_bank_b " "Elaborating entity \"arduino_adc_nios2_qsys_cpu_register_bank_b_module\" for hierarchy \"arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_register_bank_b_module:arduino_adc_nios2_qsys_cpu_register_bank_b\"" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" "arduino_adc_nios2_qsys_cpu_register_bank_b" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" 8213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570300624686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arduino_adc_nios2_qsys_cpu_mult_cell arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_mult_cell:the_arduino_adc_nios2_qsys_cpu_mult_cell " "Elaborating entity \"arduino_adc_nios2_qsys_cpu_mult_cell\" for hierarchy \"arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_mult_cell:the_arduino_adc_nios2_qsys_cpu_mult_cell\"" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" "the_arduino_adc_nios2_qsys_cpu_mult_cell" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" 8798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570300624704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_mult_cell:the_arduino_adc_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_mult_cell:the_arduino_adc_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu_mult_cell.v" "the_altmult_add_p1" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu_mult_cell.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570300624733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_37p2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_37p2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_37p2 " "Found entity 1: altera_mult_add_37p2" {  } { { "db/altera_mult_add_37p2.v" "" { Text "F:/vivek/blegCOPY/db/altera_mult_add_37p2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570300624782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570300624782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_37p2 arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_mult_cell:the_arduino_adc_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated " "Elaborating entity \"altera_mult_add_37p2\" for hierarchy \"arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_mult_cell:the_arduino_adc_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "d:/intel/quartus/libraries/megafunctions/altera_mult_add.tdf" 454 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570300624784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_mult_cell:the_arduino_adc_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_mult_cell:the_arduino_adc_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_37p2.v" "altera_mult_add_rtl1" { Text "F:/vivek/blegCOPY/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570300624838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_mult_cell:the_arduino_adc_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_mult_cell:the_arduino_adc_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "d:/intel/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570300624882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_mult_cell:the_arduino_adc_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_mult_cell:the_arduino_adc_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "d:/intel/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570300624894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_mult_cell:the_arduino_adc_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_mult_cell:the_arduino_adc_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "d:/intel/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570300624907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_mult_cell:the_arduino_adc_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_mult_cell:the_arduino_adc_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "d:/intel/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570300624930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_mult_cell:the_arduino_adc_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_mult_cell:the_arduino_adc_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "d:/intel/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570300624987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_mult_cell:the_arduino_adc_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_mult_cell:the_arduino_adc_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "d:/intel/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570300625001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_mult_cell:the_arduino_adc_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_mult_cell:the_arduino_adc_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "d:/intel/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570300625022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_mult_cell:the_arduino_adc_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_mult_cell:the_arduino_adc_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "d:/intel/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570300625042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_mult_cell:the_arduino_adc_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_mult_cell:the_arduino_adc_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "d:/intel/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570300625057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_mult_cell:the_arduino_adc_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_mult_cell:the_arduino_adc_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "d:/intel/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570300625069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_mult_cell:the_arduino_adc_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_mult_cell:the_arduino_adc_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "d:/intel/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570300625092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_mult_cell:the_arduino_adc_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_mult_cell:the_arduino_adc_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "d:/intel/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570300625239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_mult_cell:the_arduino_adc_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_mult_cell:the_arduino_adc_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "d:/intel/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570300625285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_mult_cell:the_arduino_adc_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_mult_cell:the_arduino_adc_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "d:/intel/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570300625296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_mult_cell:the_arduino_adc_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_mult_cell:the_arduino_adc_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "d:/intel/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570300625315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_mult_cell:the_arduino_adc_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_mult_cell:the_arduino_adc_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "d:/intel/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570300625329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_mult_cell:the_arduino_adc_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_mult_cell:the_arduino_adc_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "d:/intel/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570300625349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_mult_cell:the_arduino_adc_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_mult_cell:the_arduino_adc_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "d:/intel/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570300625370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arduino_adc_nios2_qsys_cpu_dc_tag_module arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_dc_tag_module:arduino_adc_nios2_qsys_cpu_dc_tag " "Elaborating entity \"arduino_adc_nios2_qsys_cpu_dc_tag_module\" for hierarchy \"arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_dc_tag_module:arduino_adc_nios2_qsys_cpu_dc_tag\"" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" "arduino_adc_nios2_qsys_cpu_dc_tag" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" 9220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570300626176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_dc_tag_module:arduino_adc_nios2_qsys_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_dc_tag_module:arduino_adc_nios2_qsys_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" "the_altsyncram" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570300626670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9pi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9pi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9pi1 " "Found entity 1: altsyncram_9pi1" {  } { { "db/altsyncram_9pi1.tdf" "" { Text "F:/vivek/blegCOPY/db/altsyncram_9pi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570300626730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570300626730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9pi1 arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_dc_tag_module:arduino_adc_nios2_qsys_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_9pi1:auto_generated " "Elaborating entity \"altsyncram_9pi1\" for hierarchy \"arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_dc_tag_module:arduino_adc_nios2_qsys_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_9pi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intel/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570300626731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arduino_adc_nios2_qsys_cpu_dc_data_module arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_dc_data_module:arduino_adc_nios2_qsys_cpu_dc_data " "Elaborating entity \"arduino_adc_nios2_qsys_cpu_dc_data_module\" for hierarchy \"arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_dc_data_module:arduino_adc_nios2_qsys_cpu_dc_data\"" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" "arduino_adc_nios2_qsys_cpu_dc_data" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" 9286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570300626769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_dc_data_module:arduino_adc_nios2_qsys_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_dc_data_module:arduino_adc_nios2_qsys_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" "the_altsyncram" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570300626781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4kl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4kl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4kl1 " "Found entity 1: altsyncram_4kl1" {  } { { "db/altsyncram_4kl1.tdf" "" { Text "F:/vivek/blegCOPY/db/altsyncram_4kl1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570300626834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570300626834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4kl1 arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_dc_data_module:arduino_adc_nios2_qsys_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated " "Elaborating entity \"altsyncram_4kl1\" for hierarchy \"arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_dc_data_module:arduino_adc_nios2_qsys_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intel/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570300626836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arduino_adc_nios2_qsys_cpu_dc_victim_module arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_dc_victim_module:arduino_adc_nios2_qsys_cpu_dc_victim " "Elaborating entity \"arduino_adc_nios2_qsys_cpu_dc_victim_module\" for hierarchy \"arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_dc_victim_module:arduino_adc_nios2_qsys_cpu_dc_victim\"" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" "arduino_adc_nios2_qsys_cpu_dc_victim" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" 9398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570300626879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_dc_victim_module:arduino_adc_nios2_qsys_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_dc_victim_module:arduino_adc_nios2_qsys_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" "the_altsyncram" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570300626890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_baj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_baj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_baj1 " "Found entity 1: altsyncram_baj1" {  } { { "db/altsyncram_baj1.tdf" "" { Text "F:/vivek/blegCOPY/db/altsyncram_baj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570300626943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570300626943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_baj1 arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_dc_victim_module:arduino_adc_nios2_qsys_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated " "Elaborating entity \"altsyncram_baj1\" for hierarchy \"arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_dc_victim_module:arduino_adc_nios2_qsys_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intel/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570300626944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arduino_adc_nios2_qsys_cpu_nios2_oci arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_nios2_oci:the_arduino_adc_nios2_qsys_cpu_nios2_oci " "Elaborating entity \"arduino_adc_nios2_qsys_cpu_nios2_oci\" for hierarchy \"arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_nios2_oci:the_arduino_adc_nios2_qsys_cpu_nios2_oci\"" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" "the_arduino_adc_nios2_qsys_cpu_nios2_oci" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" 10151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570300626983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arduino_adc_nios2_qsys_cpu_nios2_oci_debug arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_nios2_oci:the_arduino_adc_nios2_qsys_cpu_nios2_oci\|arduino_adc_nios2_qsys_cpu_nios2_oci_debug:the_arduino_adc_nios2_qsys_cpu_nios2_oci_debug " "Elaborating entity \"arduino_adc_nios2_qsys_cpu_nios2_oci_debug\" for hierarchy \"arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_nios2_oci:the_arduino_adc_nios2_qsys_cpu_nios2_oci\|arduino_adc_nios2_qsys_cpu_nios2_oci_debug:the_arduino_adc_nios2_qsys_cpu_nios2_oci_debug\"" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" "the_arduino_adc_nios2_qsys_cpu_nios2_oci_debug" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" 3098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570300627028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_nios2_oci:the_arduino_adc_nios2_qsys_cpu_nios2_oci\|arduino_adc_nios2_qsys_cpu_nios2_oci_debug:the_arduino_adc_nios2_qsys_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_nios2_oci:the_arduino_adc_nios2_qsys_cpu_nios2_oci\|arduino_adc_nios2_qsys_cpu_nios2_oci_debug:the_arduino_adc_nios2_qsys_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" "the_altera_std_synchronizer" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570300627052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arduino_adc_nios2_qsys_cpu_nios2_oci_break arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_nios2_oci:the_arduino_adc_nios2_qsys_cpu_nios2_oci\|arduino_adc_nios2_qsys_cpu_nios2_oci_break:the_arduino_adc_nios2_qsys_cpu_nios2_oci_break " "Elaborating entity \"arduino_adc_nios2_qsys_cpu_nios2_oci_break\" for hierarchy \"arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_nios2_oci:the_arduino_adc_nios2_qsys_cpu_nios2_oci\|arduino_adc_nios2_qsys_cpu_nios2_oci_break:the_arduino_adc_nios2_qsys_cpu_nios2_oci_break\"" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" "the_arduino_adc_nios2_qsys_cpu_nios2_oci_break" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" 3128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570300627085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arduino_adc_nios2_qsys_cpu_nios2_oci_xbrk arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_nios2_oci:the_arduino_adc_nios2_qsys_cpu_nios2_oci\|arduino_adc_nios2_qsys_cpu_nios2_oci_xbrk:the_arduino_adc_nios2_qsys_cpu_nios2_oci_xbrk " "Elaborating entity \"arduino_adc_nios2_qsys_cpu_nios2_oci_xbrk\" for hierarchy \"arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_nios2_oci:the_arduino_adc_nios2_qsys_cpu_nios2_oci\|arduino_adc_nios2_qsys_cpu_nios2_oci_xbrk:the_arduino_adc_nios2_qsys_cpu_nios2_oci_xbrk\"" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" "the_arduino_adc_nios2_qsys_cpu_nios2_oci_xbrk" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" 3151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570300627142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arduino_adc_nios2_qsys_cpu_nios2_oci_dbrk arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_nios2_oci:the_arduino_adc_nios2_qsys_cpu_nios2_oci\|arduino_adc_nios2_qsys_cpu_nios2_oci_dbrk:the_arduino_adc_nios2_qsys_cpu_nios2_oci_dbrk " "Elaborating entity \"arduino_adc_nios2_qsys_cpu_nios2_oci_dbrk\" for hierarchy \"arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_nios2_oci:the_arduino_adc_nios2_qsys_cpu_nios2_oci\|arduino_adc_nios2_qsys_cpu_nios2_oci_dbrk:the_arduino_adc_nios2_qsys_cpu_nios2_oci_dbrk\"" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" "the_arduino_adc_nios2_qsys_cpu_nios2_oci_dbrk" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" 3178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570300627175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arduino_adc_nios2_qsys_cpu_nios2_oci_itrace arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_nios2_oci:the_arduino_adc_nios2_qsys_cpu_nios2_oci\|arduino_adc_nios2_qsys_cpu_nios2_oci_itrace:the_arduino_adc_nios2_qsys_cpu_nios2_oci_itrace " "Elaborating entity \"arduino_adc_nios2_qsys_cpu_nios2_oci_itrace\" for hierarchy \"arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_nios2_oci:the_arduino_adc_nios2_qsys_cpu_nios2_oci\|arduino_adc_nios2_qsys_cpu_nios2_oci_itrace:the_arduino_adc_nios2_qsys_cpu_nios2_oci_itrace\"" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" "the_arduino_adc_nios2_qsys_cpu_nios2_oci_itrace" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" 3216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570300627206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arduino_adc_nios2_qsys_cpu_nios2_oci_dtrace arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_nios2_oci:the_arduino_adc_nios2_qsys_cpu_nios2_oci\|arduino_adc_nios2_qsys_cpu_nios2_oci_dtrace:the_arduino_adc_nios2_qsys_cpu_nios2_oci_dtrace " "Elaborating entity \"arduino_adc_nios2_qsys_cpu_nios2_oci_dtrace\" for hierarchy \"arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_nios2_oci:the_arduino_adc_nios2_qsys_cpu_nios2_oci\|arduino_adc_nios2_qsys_cpu_nios2_oci_dtrace:the_arduino_adc_nios2_qsys_cpu_nios2_oci_dtrace\"" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" "the_arduino_adc_nios2_qsys_cpu_nios2_oci_dtrace" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570300627237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arduino_adc_nios2_qsys_cpu_nios2_oci_td_mode arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_nios2_oci:the_arduino_adc_nios2_qsys_cpu_nios2_oci\|arduino_adc_nios2_qsys_cpu_nios2_oci_dtrace:the_arduino_adc_nios2_qsys_cpu_nios2_oci_dtrace\|arduino_adc_nios2_qsys_cpu_nios2_oci_td_mode:arduino_adc_nios2_qsys_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"arduino_adc_nios2_qsys_cpu_nios2_oci_td_mode\" for hierarchy \"arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_nios2_oci:the_arduino_adc_nios2_qsys_cpu_nios2_oci\|arduino_adc_nios2_qsys_cpu_nios2_oci_dtrace:the_arduino_adc_nios2_qsys_cpu_nios2_oci_dtrace\|arduino_adc_nios2_qsys_cpu_nios2_oci_td_mode:arduino_adc_nios2_qsys_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" "arduino_adc_nios2_qsys_cpu_nios2_oci_trc_ctrl_td_mode" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570300627346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arduino_adc_nios2_qsys_cpu_nios2_oci_fifo arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_nios2_oci:the_arduino_adc_nios2_qsys_cpu_nios2_oci\|arduino_adc_nios2_qsys_cpu_nios2_oci_fifo:the_arduino_adc_nios2_qsys_cpu_nios2_oci_fifo " "Elaborating entity \"arduino_adc_nios2_qsys_cpu_nios2_oci_fifo\" for hierarchy \"arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_nios2_oci:the_arduino_adc_nios2_qsys_cpu_nios2_oci\|arduino_adc_nios2_qsys_cpu_nios2_oci_fifo:the_arduino_adc_nios2_qsys_cpu_nios2_oci_fifo\"" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" "the_arduino_adc_nios2_qsys_cpu_nios2_oci_fifo" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" 3246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570300627377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arduino_adc_nios2_qsys_cpu_nios2_oci_compute_input_tm_cnt arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_nios2_oci:the_arduino_adc_nios2_qsys_cpu_nios2_oci\|arduino_adc_nios2_qsys_cpu_nios2_oci_fifo:the_arduino_adc_nios2_qsys_cpu_nios2_oci_fifo\|arduino_adc_nios2_qsys_cpu_nios2_oci_compute_input_tm_cnt:the_arduino_adc_nios2_qsys_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"arduino_adc_nios2_qsys_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_nios2_oci:the_arduino_adc_nios2_qsys_cpu_nios2_oci\|arduino_adc_nios2_qsys_cpu_nios2_oci_fifo:the_arduino_adc_nios2_qsys_cpu_nios2_oci_fifo\|arduino_adc_nios2_qsys_cpu_nios2_oci_compute_input_tm_cnt:the_arduino_adc_nios2_qsys_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" "the_arduino_adc_nios2_qsys_cpu_nios2_oci_compute_input_tm_cnt" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570300627427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arduino_adc_nios2_qsys_cpu_nios2_oci_fifo_wrptr_inc arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_nios2_oci:the_arduino_adc_nios2_qsys_cpu_nios2_oci\|arduino_adc_nios2_qsys_cpu_nios2_oci_fifo:the_arduino_adc_nios2_qsys_cpu_nios2_oci_fifo\|arduino_adc_nios2_qsys_cpu_nios2_oci_fifo_wrptr_inc:the_arduino_adc_nios2_qsys_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"arduino_adc_nios2_qsys_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_nios2_oci:the_arduino_adc_nios2_qsys_cpu_nios2_oci\|arduino_adc_nios2_qsys_cpu_nios2_oci_fifo:the_arduino_adc_nios2_qsys_cpu_nios2_oci_fifo\|arduino_adc_nios2_qsys_cpu_nios2_oci_fifo_wrptr_inc:the_arduino_adc_nios2_qsys_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" "the_arduino_adc_nios2_qsys_cpu_nios2_oci_fifo_wrptr_inc" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570300627457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arduino_adc_nios2_qsys_cpu_nios2_oci_fifo_cnt_inc arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_nios2_oci:the_arduino_adc_nios2_qsys_cpu_nios2_oci\|arduino_adc_nios2_qsys_cpu_nios2_oci_fifo:the_arduino_adc_nios2_qsys_cpu_nios2_oci_fifo\|arduino_adc_nios2_qsys_cpu_nios2_oci_fifo_cnt_inc:the_arduino_adc_nios2_qsys_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"arduino_adc_nios2_qsys_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_nios2_oci:the_arduino_adc_nios2_qsys_cpu_nios2_oci\|arduino_adc_nios2_qsys_cpu_nios2_oci_fifo:the_arduino_adc_nios2_qsys_cpu_nios2_oci_fifo\|arduino_adc_nios2_qsys_cpu_nios2_oci_fifo_cnt_inc:the_arduino_adc_nios2_qsys_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" "the_arduino_adc_nios2_qsys_cpu_nios2_oci_fifo_cnt_inc" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570300627489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arduino_adc_nios2_qsys_cpu_nios2_oci_pib arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_nios2_oci:the_arduino_adc_nios2_qsys_cpu_nios2_oci\|arduino_adc_nios2_qsys_cpu_nios2_oci_pib:the_arduino_adc_nios2_qsys_cpu_nios2_oci_pib " "Elaborating entity \"arduino_adc_nios2_qsys_cpu_nios2_oci_pib\" for hierarchy \"arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_nios2_oci:the_arduino_adc_nios2_qsys_cpu_nios2_oci\|arduino_adc_nios2_qsys_cpu_nios2_oci_pib:the_arduino_adc_nios2_qsys_cpu_nios2_oci_pib\"" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" "the_arduino_adc_nios2_qsys_cpu_nios2_oci_pib" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570300627520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arduino_adc_nios2_qsys_cpu_nios2_oci_im arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_nios2_oci:the_arduino_adc_nios2_qsys_cpu_nios2_oci\|arduino_adc_nios2_qsys_cpu_nios2_oci_im:the_arduino_adc_nios2_qsys_cpu_nios2_oci_im " "Elaborating entity \"arduino_adc_nios2_qsys_cpu_nios2_oci_im\" for hierarchy \"arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_nios2_oci:the_arduino_adc_nios2_qsys_cpu_nios2_oci\|arduino_adc_nios2_qsys_cpu_nios2_oci_im:the_arduino_adc_nios2_qsys_cpu_nios2_oci_im\"" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" "the_arduino_adc_nios2_qsys_cpu_nios2_oci_im" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" 3265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570300627550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arduino_adc_nios2_qsys_cpu_nios2_avalon_reg arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_nios2_oci:the_arduino_adc_nios2_qsys_cpu_nios2_oci\|arduino_adc_nios2_qsys_cpu_nios2_avalon_reg:the_arduino_adc_nios2_qsys_cpu_nios2_avalon_reg " "Elaborating entity \"arduino_adc_nios2_qsys_cpu_nios2_avalon_reg\" for hierarchy \"arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_nios2_oci:the_arduino_adc_nios2_qsys_cpu_nios2_oci\|arduino_adc_nios2_qsys_cpu_nios2_avalon_reg:the_arduino_adc_nios2_qsys_cpu_nios2_avalon_reg\"" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" "the_arduino_adc_nios2_qsys_cpu_nios2_avalon_reg" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570300627585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arduino_adc_nios2_qsys_cpu_nios2_ocimem arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_nios2_oci:the_arduino_adc_nios2_qsys_cpu_nios2_oci\|arduino_adc_nios2_qsys_cpu_nios2_ocimem:the_arduino_adc_nios2_qsys_cpu_nios2_ocimem " "Elaborating entity \"arduino_adc_nios2_qsys_cpu_nios2_ocimem\" for hierarchy \"arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_nios2_oci:the_arduino_adc_nios2_qsys_cpu_nios2_oci\|arduino_adc_nios2_qsys_cpu_nios2_ocimem:the_arduino_adc_nios2_qsys_cpu_nios2_ocimem\"" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" "the_arduino_adc_nios2_qsys_cpu_nios2_ocimem" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570300627618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arduino_adc_nios2_qsys_cpu_ociram_sp_ram_module arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_nios2_oci:the_arduino_adc_nios2_qsys_cpu_nios2_oci\|arduino_adc_nios2_qsys_cpu_nios2_ocimem:the_arduino_adc_nios2_qsys_cpu_nios2_ocimem\|arduino_adc_nios2_qsys_cpu_ociram_sp_ram_module:arduino_adc_nios2_qsys_cpu_ociram_sp_ram " "Elaborating entity \"arduino_adc_nios2_qsys_cpu_ociram_sp_ram_module\" for hierarchy \"arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_nios2_oci:the_arduino_adc_nios2_qsys_cpu_nios2_oci\|arduino_adc_nios2_qsys_cpu_nios2_ocimem:the_arduino_adc_nios2_qsys_cpu_nios2_ocimem\|arduino_adc_nios2_qsys_cpu_ociram_sp_ram_module:arduino_adc_nios2_qsys_cpu_ociram_sp_ram\"" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" "arduino_adc_nios2_qsys_cpu_ociram_sp_ram" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" 2851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570300627675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_nios2_oci:the_arduino_adc_nios2_qsys_cpu_nios2_oci\|arduino_adc_nios2_qsys_cpu_nios2_ocimem:the_arduino_adc_nios2_qsys_cpu_nios2_ocimem\|arduino_adc_nios2_qsys_cpu_ociram_sp_ram_module:arduino_adc_nios2_qsys_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_nios2_oci:the_arduino_adc_nios2_qsys_cpu_nios2_oci\|arduino_adc_nios2_qsys_cpu_nios2_ocimem:the_arduino_adc_nios2_qsys_cpu_nios2_ocimem\|arduino_adc_nios2_qsys_cpu_ociram_sp_ram_module:arduino_adc_nios2_qsys_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" "the_altsyncram" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" 2675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570300627686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qid1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qid1 " "Found entity 1: altsyncram_qid1" {  } { { "db/altsyncram_qid1.tdf" "" { Text "F:/vivek/blegCOPY/db/altsyncram_qid1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570300627738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570300627738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qid1 arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_nios2_oci:the_arduino_adc_nios2_qsys_cpu_nios2_oci\|arduino_adc_nios2_qsys_cpu_nios2_ocimem:the_arduino_adc_nios2_qsys_cpu_nios2_ocimem\|arduino_adc_nios2_qsys_cpu_ociram_sp_ram_module:arduino_adc_nios2_qsys_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated " "Elaborating entity \"altsyncram_qid1\" for hierarchy \"arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_nios2_oci:the_arduino_adc_nios2_qsys_cpu_nios2_oci\|arduino_adc_nios2_qsys_cpu_nios2_ocimem:the_arduino_adc_nios2_qsys_cpu_nios2_ocimem\|arduino_adc_nios2_qsys_cpu_ociram_sp_ram_module:arduino_adc_nios2_qsys_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intel/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570300627739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arduino_adc_nios2_qsys_cpu_debug_slave_wrapper arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_nios2_oci:the_arduino_adc_nios2_qsys_cpu_nios2_oci\|arduino_adc_nios2_qsys_cpu_debug_slave_wrapper:the_arduino_adc_nios2_qsys_cpu_debug_slave_wrapper " "Elaborating entity \"arduino_adc_nios2_qsys_cpu_debug_slave_wrapper\" for hierarchy \"arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_nios2_oci:the_arduino_adc_nios2_qsys_cpu_nios2_oci\|arduino_adc_nios2_qsys_cpu_debug_slave_wrapper:the_arduino_adc_nios2_qsys_cpu_debug_slave_wrapper\"" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" "the_arduino_adc_nios2_qsys_cpu_debug_slave_wrapper" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" 3406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570300627758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arduino_adc_nios2_qsys_cpu_debug_slave_tck arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_nios2_oci:the_arduino_adc_nios2_qsys_cpu_nios2_oci\|arduino_adc_nios2_qsys_cpu_debug_slave_wrapper:the_arduino_adc_nios2_qsys_cpu_debug_slave_wrapper\|arduino_adc_nios2_qsys_cpu_debug_slave_tck:the_arduino_adc_nios2_qsys_cpu_debug_slave_tck " "Elaborating entity \"arduino_adc_nios2_qsys_cpu_debug_slave_tck\" for hierarchy \"arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_nios2_oci:the_arduino_adc_nios2_qsys_cpu_nios2_oci\|arduino_adc_nios2_qsys_cpu_debug_slave_wrapper:the_arduino_adc_nios2_qsys_cpu_debug_slave_wrapper\|arduino_adc_nios2_qsys_cpu_debug_slave_tck:the_arduino_adc_nios2_qsys_cpu_debug_slave_tck\"" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu_debug_slave_wrapper.v" "the_arduino_adc_nios2_qsys_cpu_debug_slave_tck" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570300627766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arduino_adc_nios2_qsys_cpu_debug_slave_sysclk arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_nios2_oci:the_arduino_adc_nios2_qsys_cpu_nios2_oci\|arduino_adc_nios2_qsys_cpu_debug_slave_wrapper:the_arduino_adc_nios2_qsys_cpu_debug_slave_wrapper\|arduino_adc_nios2_qsys_cpu_debug_slave_sysclk:the_arduino_adc_nios2_qsys_cpu_debug_slave_sysclk " "Elaborating entity \"arduino_adc_nios2_qsys_cpu_debug_slave_sysclk\" for hierarchy \"arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_nios2_oci:the_arduino_adc_nios2_qsys_cpu_nios2_oci\|arduino_adc_nios2_qsys_cpu_debug_slave_wrapper:the_arduino_adc_nios2_qsys_cpu_debug_slave_wrapper\|arduino_adc_nios2_qsys_cpu_debug_slave_sysclk:the_arduino_adc_nios2_qsys_cpu_debug_slave_sysclk\"" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu_debug_slave_wrapper.v" "the_arduino_adc_nios2_qsys_cpu_debug_slave_sysclk" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570300627799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_nios2_oci:the_arduino_adc_nios2_qsys_cpu_nios2_oci\|arduino_adc_nios2_qsys_cpu_debug_slave_wrapper:the_arduino_adc_nios2_qsys_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:arduino_adc_nios2_qsys_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_nios2_oci:the_arduino_adc_nios2_qsys_cpu_nios2_oci\|arduino_adc_nios2_qsys_cpu_debug_slave_wrapper:the_arduino_adc_nios2_qsys_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:arduino_adc_nios2_qsys_cpu_debug_slave_phy\"" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu_debug_slave_wrapper.v" "arduino_adc_nios2_qsys_cpu_debug_slave_phy" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570300627848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_nios2_oci:the_arduino_adc_nios2_qsys_cpu_nios2_oci\|arduino_adc_nios2_qsys_cpu_debug_slave_wrapper:the_arduino_adc_nios2_qsys_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:arduino_adc_nios2_qsys_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_nios2_oci:the_arduino_adc_nios2_qsys_cpu_nios2_oci\|arduino_adc_nios2_qsys_cpu_debug_slave_wrapper:the_arduino_adc_nios2_qsys_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:arduino_adc_nios2_qsys_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "d:/intel/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570300627854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_nios2_oci:the_arduino_adc_nios2_qsys_cpu_nios2_oci\|arduino_adc_nios2_qsys_cpu_debug_slave_wrapper:the_arduino_adc_nios2_qsys_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:arduino_adc_nios2_qsys_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_nios2_oci:the_arduino_adc_nios2_qsys_cpu_nios2_oci\|arduino_adc_nios2_qsys_cpu_debug_slave_wrapper:the_arduino_adc_nios2_qsys_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:arduino_adc_nios2_qsys_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "d:/intel/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570300628256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_nios2_oci:the_arduino_adc_nios2_qsys_cpu_nios2_oci\|arduino_adc_nios2_qsys_cpu_debug_slave_wrapper:the_arduino_adc_nios2_qsys_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:arduino_adc_nios2_qsys_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_nios2_oci:the_arduino_adc_nios2_qsys_cpu_nios2_oci\|arduino_adc_nios2_qsys_cpu_debug_slave_wrapper:the_arduino_adc_nios2_qsys_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:arduino_adc_nios2_qsys_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "d:/intel/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570300628363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arduino_adc_onchip_memory2 arduino_adc:u0\|arduino_adc_onchip_memory2:onchip_memory2 " "Elaborating entity \"arduino_adc_onchip_memory2\" for hierarchy \"arduino_adc:u0\|arduino_adc_onchip_memory2:onchip_memory2\"" {  } { { "arduino_adc/synthesis/arduino_adc.v" "onchip_memory2" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/arduino_adc.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570300628400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram arduino_adc:u0\|arduino_adc_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"arduino_adc:u0\|arduino_adc_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\"" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_onchip_memory2.v" "the_altsyncram" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_onchip_memory2.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570300628411 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "arduino_adc:u0\|arduino_adc_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"arduino_adc:u0\|arduino_adc_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\"" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_onchip_memory2.v" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_onchip_memory2.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570300628419 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "arduino_adc:u0\|arduino_adc_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram " "Instantiated megafunction \"arduino_adc:u0\|arduino_adc_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570300628419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file arduino_adc_onchip_memory2.hex " "Parameter \"init_file\" = \"arduino_adc_onchip_memory2.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570300628419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570300628419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 262144 " "Parameter \"maximum_depth\" = \"262144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570300628419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 262144 " "Parameter \"numwords_a\" = \"262144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570300628419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570300628419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570300628419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570300628419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570300628419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570300628419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570300628419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570300628419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 18 " "Parameter \"widthad_a\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570300628419 ""}  } { { "arduino_adc/synthesis/submodules/arduino_adc_onchip_memory2.v" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_onchip_memory2.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1570300628419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0qn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0qn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0qn1 " "Found entity 1: altsyncram_0qn1" {  } { { "db/altsyncram_0qn1.tdf" "" { Text "F:/vivek/blegCOPY/db/altsyncram_0qn1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570300628589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570300628589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0qn1 arduino_adc:u0\|arduino_adc_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_0qn1:auto_generated " "Elaborating entity \"altsyncram_0qn1\" for hierarchy \"arduino_adc:u0\|arduino_adc_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_0qn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intel/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570300628590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_sma.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_sma.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_sma " "Found entity 1: decode_sma" {  } { { "db/decode_sma.tdf" "" { Text "F:/vivek/blegCOPY/db/decode_sma.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570300632894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570300632894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_sma arduino_adc:u0\|arduino_adc_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_0qn1:auto_generated\|decode_sma:decode3 " "Elaborating entity \"decode_sma\" for hierarchy \"arduino_adc:u0\|arduino_adc_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_0qn1:auto_generated\|decode_sma:decode3\"" {  } { { "db/altsyncram_0qn1.tdf" "decode3" { Text "F:/vivek/blegCOPY/db/altsyncram_0qn1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570300632896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_pib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_pib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_pib " "Found entity 1: mux_pib" {  } { { "db/mux_pib.tdf" "" { Text "F:/vivek/blegCOPY/db/mux_pib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570300633016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570300633016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_pib arduino_adc:u0\|arduino_adc_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_0qn1:auto_generated\|mux_pib:mux2 " "Elaborating entity \"mux_pib\" for hierarchy \"arduino_adc:u0\|arduino_adc_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_0qn1:auto_generated\|mux_pib:mux2\"" {  } { { "db/altsyncram_0qn1.tdf" "mux2" { Text "F:/vivek/blegCOPY/db/altsyncram_0qn1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570300633018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arduino_adc_pll_sys arduino_adc:u0\|arduino_adc_pll_sys:pll_sys " "Elaborating entity \"arduino_adc_pll_sys\" for hierarchy \"arduino_adc:u0\|arduino_adc_pll_sys:pll_sys\"" {  } { { "arduino_adc/synthesis/arduino_adc.v" "pll_sys" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/arduino_adc.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570300634291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll arduino_adc:u0\|arduino_adc_pll_sys:pll_sys\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"arduino_adc:u0\|arduino_adc_pll_sys:pll_sys\|altera_pll:altera_pll_i\"" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_pll_sys.v" "altera_pll_i" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_pll_sys.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570300634580 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1570300634593 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "arduino_adc:u0\|arduino_adc_pll_sys:pll_sys\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"arduino_adc:u0\|arduino_adc_pll_sys:pll_sys\|altera_pll:altera_pll_i\"" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_pll_sys.v" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_pll_sys.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570300634601 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "arduino_adc:u0\|arduino_adc_pll_sys:pll_sys\|altera_pll:altera_pll_i " "Instantiated megafunction \"arduino_adc:u0\|arduino_adc_pll_sys:pll_sys\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570300634601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570300634601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode normal " "Parameter \"operation_mode\" = \"normal\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570300634601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 2 " "Parameter \"number_of_clocks\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570300634601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 100.000000 MHz " "Parameter \"output_clock_frequency0\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570300634601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570300634601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570300634601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 40.000000 MHz " "Parameter \"output_clock_frequency1\" = \"40.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570300634601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570300634601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570300634601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570300634601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570300634601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570300634601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570300634601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570300634601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570300634601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570300634601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570300634601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570300634601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570300634601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570300634601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570300634601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570300634601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570300634601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570300634601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570300634601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570300634601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570300634601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570300634601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570300634601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570300634601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570300634601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570300634601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570300634601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570300634601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570300634601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570300634601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570300634601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570300634601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570300634601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570300634601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570300634601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570300634601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570300634601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570300634601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570300634601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570300634601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570300634601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570300634601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570300634601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570300634601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570300634601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570300634601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570300634601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570300634601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570300634601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570300634601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570300634601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570300634601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570300634601 ""}  } { { "arduino_adc/synthesis/submodules/arduino_adc_pll_sys.v" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_pll_sys.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1570300634601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arduino_adc_sysid_qsys arduino_adc:u0\|arduino_adc_sysid_qsys:sysid_qsys " "Elaborating entity \"arduino_adc_sysid_qsys\" for hierarchy \"arduino_adc:u0\|arduino_adc_sysid_qsys:sysid_qsys\"" {  } { { "arduino_adc/synthesis/arduino_adc.v" "sysid_qsys" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/arduino_adc.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570300634606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arduino_adc_uart_0 arduino_adc:u0\|arduino_adc_uart_0:uart_0 " "Elaborating entity \"arduino_adc_uart_0\" for hierarchy \"arduino_adc:u0\|arduino_adc_uart_0:uart_0\"" {  } { { "arduino_adc/synthesis/arduino_adc.v" "uart_0" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/arduino_adc.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570300634612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arduino_adc_uart_0_tx arduino_adc:u0\|arduino_adc_uart_0:uart_0\|arduino_adc_uart_0_tx:the_arduino_adc_uart_0_tx " "Elaborating entity \"arduino_adc_uart_0_tx\" for hierarchy \"arduino_adc:u0\|arduino_adc_uart_0:uart_0\|arduino_adc_uart_0_tx:the_arduino_adc_uart_0_tx\"" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_uart_0.v" "the_arduino_adc_uart_0_tx" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_uart_0.v" 867 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570300634620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arduino_adc_uart_0_rx arduino_adc:u0\|arduino_adc_uart_0:uart_0\|arduino_adc_uart_0_rx:the_arduino_adc_uart_0_rx " "Elaborating entity \"arduino_adc_uart_0_rx\" for hierarchy \"arduino_adc:u0\|arduino_adc_uart_0:uart_0\|arduino_adc_uart_0_rx:the_arduino_adc_uart_0_rx\"" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_uart_0.v" "the_arduino_adc_uart_0_rx" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_uart_0.v" 885 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570300634629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arduino_adc_uart_0_rx_stimulus_source arduino_adc:u0\|arduino_adc_uart_0:uart_0\|arduino_adc_uart_0_rx:the_arduino_adc_uart_0_rx\|arduino_adc_uart_0_rx_stimulus_source:the_arduino_adc_uart_0_rx_stimulus_source " "Elaborating entity \"arduino_adc_uart_0_rx_stimulus_source\" for hierarchy \"arduino_adc:u0\|arduino_adc_uart_0:uart_0\|arduino_adc_uart_0_rx:the_arduino_adc_uart_0_rx\|arduino_adc_uart_0_rx_stimulus_source:the_arduino_adc_uart_0_rx_stimulus_source\"" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_uart_0.v" "the_arduino_adc_uart_0_rx_stimulus_source" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_uart_0.v" 366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570300634639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arduino_adc_uart_0_regs arduino_adc:u0\|arduino_adc_uart_0:uart_0\|arduino_adc_uart_0_regs:the_arduino_adc_uart_0_regs " "Elaborating entity \"arduino_adc_uart_0_regs\" for hierarchy \"arduino_adc:u0\|arduino_adc_uart_0:uart_0\|arduino_adc_uart_0_regs:the_arduino_adc_uart_0_regs\"" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_uart_0.v" "the_arduino_adc_uart_0_regs" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_uart_0.v" 916 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570300634647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arduino_adc_mm_interconnect_0 arduino_adc:u0\|arduino_adc_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"arduino_adc_mm_interconnect_0\" for hierarchy \"arduino_adc:u0\|arduino_adc_mm_interconnect_0:mm_interconnect_0\"" {  } { { "arduino_adc/synthesis/arduino_adc.v" "mm_interconnect_0" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/arduino_adc.v" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570300634656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator arduino_adc:u0\|arduino_adc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"arduino_adc:u0\|arduino_adc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_data_master_translator\"" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0.v" "nios2_qsys_data_master_translator" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570300634809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator arduino_adc:u0\|arduino_adc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"arduino_adc:u0\|arduino_adc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_instruction_master_translator\"" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0.v" "nios2_qsys_instruction_master_translator" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0.v" 629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570300634819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator arduino_adc:u0\|arduino_adc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"arduino_adc:u0\|arduino_adc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_control_slave_translator\"" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0.v" "sysid_qsys_control_slave_translator" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0.v" 693 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570300634830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator arduino_adc:u0\|arduino_adc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_qsys_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"arduino_adc:u0\|arduino_adc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_qsys_debug_mem_slave_translator\"" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0.v" "nios2_qsys_debug_mem_slave_translator" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0.v" 757 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570300634842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator arduino_adc:u0\|arduino_adc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"arduino_adc:u0\|arduino_adc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_s1_translator\"" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0.v" "onchip_memory2_s1_translator" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0.v" 821 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570300634854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator arduino_adc:u0\|arduino_adc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:motor_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"arduino_adc:u0\|arduino_adc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:motor_s1_translator\"" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0.v" "motor_s1_translator" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0.v" 885 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570300634865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator arduino_adc:u0\|arduino_adc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:uart_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"arduino_adc:u0\|arduino_adc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:uart_0_s1_translator\"" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0.v" "uart_0_s1_translator" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0.v" 949 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570300634877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator arduino_adc:u0\|arduino_adc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:adc_ltc2308_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"arduino_adc:u0\|arduino_adc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:adc_ltc2308_slave_translator\"" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0.v" "adc_ltc2308_slave_translator" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0.v" 1013 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570300634888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent arduino_adc:u0\|arduino_adc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"arduino_adc:u0\|arduino_adc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_data_master_agent\"" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0.v" "nios2_qsys_data_master_agent" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0.v" 1094 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570300634900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent arduino_adc:u0\|arduino_adc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"arduino_adc:u0\|arduino_adc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_instruction_master_agent\"" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0.v" "nios2_qsys_instruction_master_agent" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0.v" 1175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570300634910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent arduino_adc:u0\|arduino_adc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sysid_qsys_control_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"arduino_adc:u0\|arduino_adc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sysid_qsys_control_slave_agent\"" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0.v" "sysid_qsys_control_slave_agent" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0.v" 1259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570300634920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor arduino_adc:u0\|arduino_adc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sysid_qsys_control_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"arduino_adc:u0\|arduino_adc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sysid_qsys_control_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "arduino_adc/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570300634934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo arduino_adc:u0\|arduino_adc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"arduino_adc:u0\|arduino_adc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo\"" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0.v" "sysid_qsys_control_slave_agent_rsp_fifo" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0.v" 1300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570300634945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arduino_adc_mm_interconnect_0_router arduino_adc:u0\|arduino_adc_mm_interconnect_0:mm_interconnect_0\|arduino_adc_mm_interconnect_0_router:router " "Elaborating entity \"arduino_adc_mm_interconnect_0_router\" for hierarchy \"arduino_adc:u0\|arduino_adc_mm_interconnect_0:mm_interconnect_0\|arduino_adc_mm_interconnect_0_router:router\"" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0.v" "router" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0.v" 1941 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570300634990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arduino_adc_mm_interconnect_0_router_default_decode arduino_adc:u0\|arduino_adc_mm_interconnect_0:mm_interconnect_0\|arduino_adc_mm_interconnect_0_router:router\|arduino_adc_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"arduino_adc_mm_interconnect_0_router_default_decode\" for hierarchy \"arduino_adc:u0\|arduino_adc_mm_interconnect_0:mm_interconnect_0\|arduino_adc_mm_interconnect_0_router:router\|arduino_adc_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0_router.sv" "the_default_decode" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0_router.sv" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570300635007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arduino_adc_mm_interconnect_0_router_001 arduino_adc:u0\|arduino_adc_mm_interconnect_0:mm_interconnect_0\|arduino_adc_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"arduino_adc_mm_interconnect_0_router_001\" for hierarchy \"arduino_adc:u0\|arduino_adc_mm_interconnect_0:mm_interconnect_0\|arduino_adc_mm_interconnect_0_router_001:router_001\"" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0.v" "router_001" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0.v" 1957 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570300635012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arduino_adc_mm_interconnect_0_router_001_default_decode arduino_adc:u0\|arduino_adc_mm_interconnect_0:mm_interconnect_0\|arduino_adc_mm_interconnect_0_router_001:router_001\|arduino_adc_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"arduino_adc_mm_interconnect_0_router_001_default_decode\" for hierarchy \"arduino_adc:u0\|arduino_adc_mm_interconnect_0:mm_interconnect_0\|arduino_adc_mm_interconnect_0_router_001:router_001\|arduino_adc_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570300635026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arduino_adc_mm_interconnect_0_router_002 arduino_adc:u0\|arduino_adc_mm_interconnect_0:mm_interconnect_0\|arduino_adc_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"arduino_adc_mm_interconnect_0_router_002\" for hierarchy \"arduino_adc:u0\|arduino_adc_mm_interconnect_0:mm_interconnect_0\|arduino_adc_mm_interconnect_0_router_002:router_002\"" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0.v" "router_002" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0.v" 1973 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570300635031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arduino_adc_mm_interconnect_0_router_002_default_decode arduino_adc:u0\|arduino_adc_mm_interconnect_0:mm_interconnect_0\|arduino_adc_mm_interconnect_0_router_002:router_002\|arduino_adc_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"arduino_adc_mm_interconnect_0_router_002_default_decode\" for hierarchy \"arduino_adc:u0\|arduino_adc_mm_interconnect_0:mm_interconnect_0\|arduino_adc_mm_interconnect_0_router_002:router_002\|arduino_adc_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570300635039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arduino_adc_mm_interconnect_0_router_003 arduino_adc:u0\|arduino_adc_mm_interconnect_0:mm_interconnect_0\|arduino_adc_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"arduino_adc_mm_interconnect_0_router_003\" for hierarchy \"arduino_adc:u0\|arduino_adc_mm_interconnect_0:mm_interconnect_0\|arduino_adc_mm_interconnect_0_router_003:router_003\"" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0.v" "router_003" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570300635044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arduino_adc_mm_interconnect_0_router_003_default_decode arduino_adc:u0\|arduino_adc_mm_interconnect_0:mm_interconnect_0\|arduino_adc_mm_interconnect_0_router_003:router_003\|arduino_adc_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"arduino_adc_mm_interconnect_0_router_003_default_decode\" for hierarchy \"arduino_adc:u0\|arduino_adc_mm_interconnect_0:mm_interconnect_0\|arduino_adc_mm_interconnect_0_router_003:router_003\|arduino_adc_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570300635051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter arduino_adc:u0\|arduino_adc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_qsys_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"arduino_adc:u0\|arduino_adc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_qsys_data_master_limiter\"" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0.v" "nios2_qsys_data_master_limiter" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0.v" 2103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570300635067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arduino_adc_mm_interconnect_0_cmd_demux arduino_adc:u0\|arduino_adc_mm_interconnect_0:mm_interconnect_0\|arduino_adc_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"arduino_adc_mm_interconnect_0_cmd_demux\" for hierarchy \"arduino_adc:u0\|arduino_adc_mm_interconnect_0:mm_interconnect_0\|arduino_adc_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0.v" "cmd_demux" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0.v" 2200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570300635081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arduino_adc_mm_interconnect_0_cmd_demux_001 arduino_adc:u0\|arduino_adc_mm_interconnect_0:mm_interconnect_0\|arduino_adc_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"arduino_adc_mm_interconnect_0_cmd_demux_001\" for hierarchy \"arduino_adc:u0\|arduino_adc_mm_interconnect_0:mm_interconnect_0\|arduino_adc_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0.v" "cmd_demux_001" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0.v" 2223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570300635092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arduino_adc_mm_interconnect_0_cmd_mux arduino_adc:u0\|arduino_adc_mm_interconnect_0:mm_interconnect_0\|arduino_adc_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"arduino_adc_mm_interconnect_0_cmd_mux\" for hierarchy \"arduino_adc:u0\|arduino_adc_mm_interconnect_0:mm_interconnect_0\|arduino_adc_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0.v" "cmd_mux" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0.v" 2240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570300635100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arduino_adc_mm_interconnect_0_cmd_mux_001 arduino_adc:u0\|arduino_adc_mm_interconnect_0:mm_interconnect_0\|arduino_adc_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"arduino_adc_mm_interconnect_0_cmd_mux_001\" for hierarchy \"arduino_adc:u0\|arduino_adc_mm_interconnect_0:mm_interconnect_0\|arduino_adc_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0.v" "cmd_mux_001" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0.v" 2263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570300635107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator arduino_adc:u0\|arduino_adc_mm_interconnect_0:mm_interconnect_0\|arduino_adc_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"arduino_adc:u0\|arduino_adc_mm_interconnect_0:mm_interconnect_0\|arduino_adc_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0_cmd_mux_001.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570300635118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder arduino_adc:u0\|arduino_adc_mm_interconnect_0:mm_interconnect_0\|arduino_adc_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"arduino_adc:u0\|arduino_adc_mm_interconnect_0:mm_interconnect_0\|arduino_adc_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "arduino_adc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570300635124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arduino_adc_mm_interconnect_0_rsp_demux arduino_adc:u0\|arduino_adc_mm_interconnect_0:mm_interconnect_0\|arduino_adc_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"arduino_adc_mm_interconnect_0_rsp_demux\" for hierarchy \"arduino_adc:u0\|arduino_adc_mm_interconnect_0:mm_interconnect_0\|arduino_adc_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0.v" "rsp_demux" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0.v" 2354 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570300635137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arduino_adc_mm_interconnect_0_rsp_demux_001 arduino_adc:u0\|arduino_adc_mm_interconnect_0:mm_interconnect_0\|arduino_adc_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"arduino_adc_mm_interconnect_0_rsp_demux_001\" for hierarchy \"arduino_adc:u0\|arduino_adc_mm_interconnect_0:mm_interconnect_0\|arduino_adc_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0.v" "rsp_demux_001" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0.v" 2377 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570300635143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arduino_adc_mm_interconnect_0_rsp_mux arduino_adc:u0\|arduino_adc_mm_interconnect_0:mm_interconnect_0\|arduino_adc_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"arduino_adc_mm_interconnect_0_rsp_mux\" for hierarchy \"arduino_adc:u0\|arduino_adc_mm_interconnect_0:mm_interconnect_0\|arduino_adc_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0.v" "rsp_mux" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0.v" 2498 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570300635156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator arduino_adc:u0\|arduino_adc_mm_interconnect_0:mm_interconnect_0\|arduino_adc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"arduino_adc:u0\|arduino_adc_mm_interconnect_0:mm_interconnect_0\|arduino_adc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0_rsp_mux.sv" "arb" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0_rsp_mux.sv" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570300635178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder arduino_adc:u0\|arduino_adc_mm_interconnect_0:mm_interconnect_0\|arduino_adc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"arduino_adc:u0\|arduino_adc_mm_interconnect_0:mm_interconnect_0\|arduino_adc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "arduino_adc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570300635183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arduino_adc_mm_interconnect_0_rsp_mux_001 arduino_adc:u0\|arduino_adc_mm_interconnect_0:mm_interconnect_0\|arduino_adc_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"arduino_adc_mm_interconnect_0_rsp_mux_001\" for hierarchy \"arduino_adc:u0\|arduino_adc_mm_interconnect_0:mm_interconnect_0\|arduino_adc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0.v" "rsp_mux_001" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0.v" 2521 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570300635188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator arduino_adc:u0\|arduino_adc_mm_interconnect_0:mm_interconnect_0\|arduino_adc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"arduino_adc:u0\|arduino_adc_mm_interconnect_0:mm_interconnect_0\|arduino_adc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570300635199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arduino_adc_mm_interconnect_0_avalon_st_adapter arduino_adc:u0\|arduino_adc_mm_interconnect_0:mm_interconnect_0\|arduino_adc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"arduino_adc_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"arduino_adc:u0\|arduino_adc_mm_interconnect_0:mm_interconnect_0\|arduino_adc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0.v" "avalon_st_adapter" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0.v" 2550 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570300635206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arduino_adc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 arduino_adc:u0\|arduino_adc_mm_interconnect_0:mm_interconnect_0\|arduino_adc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|arduino_adc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"arduino_adc_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"arduino_adc:u0\|arduino_adc_mm_interconnect_0:mm_interconnect_0\|arduino_adc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|arduino_adc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570300635211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arduino_adc_irq_mapper arduino_adc:u0\|arduino_adc_irq_mapper:irq_mapper " "Elaborating entity \"arduino_adc_irq_mapper\" for hierarchy \"arduino_adc:u0\|arduino_adc_irq_mapper:irq_mapper\"" {  } { { "arduino_adc/synthesis/arduino_adc.v" "irq_mapper" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/arduino_adc.v" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570300635229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller arduino_adc:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"arduino_adc:u0\|altera_reset_controller:rst_controller\"" {  } { { "arduino_adc/synthesis/arduino_adc.v" "rst_controller" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/arduino_adc.v" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570300635234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer arduino_adc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"arduino_adc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "arduino_adc/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570300635241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer arduino_adc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"arduino_adc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "arduino_adc/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570300635246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller arduino_adc:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"arduino_adc:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "arduino_adc/synthesis/arduino_adc.v" "rst_controller_001" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/arduino_adc.v" 365 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570300635252 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_arduino_adc_nios2_qsys_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_arduino_adc_nios2_qsys_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" "the_arduino_adc_nios2_qsys_cpu_nios2_oci_itrace" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" 3216 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1570300636175 "|ADC|arduino_adc:u0|arduino_adc_nios2_qsys:nios2_qsys|arduino_adc_nios2_qsys_cpu:cpu|arduino_adc_nios2_qsys_cpu_nios2_oci:the_arduino_adc_nios2_qsys_cpu_nios2_oci|arduino_adc_nios2_qsys_cpu_nios2_oci_itrace:the_arduino_adc_nios2_qsys_cpu_nios2_oci_itrace"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1570300636781 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2019.10.06.00:07:19 Progress: Loading sldc0143fd4/alt_sld_fab_wrapper_hw.tcl " "2019.10.06.00:07:19 Progress: Loading sldc0143fd4/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570300639845 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570300642004 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570300642106 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570300644288 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570300644416 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570300644544 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570300644690 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570300644694 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570300644694 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1570300645362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc0143fd4/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc0143fd4/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldc0143fd4/alt_sld_fab.v" "" { Text "F:/vivek/blegCOPY/db/ip/sldc0143fd4/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570300645545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570300645545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc0143fd4/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc0143fd4/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldc0143fd4/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "F:/vivek/blegCOPY/db/ip/sldc0143fd4/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570300645618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570300645618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc0143fd4/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc0143fd4/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldc0143fd4/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "F:/vivek/blegCOPY/db/ip/sldc0143fd4/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570300645621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570300645621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc0143fd4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc0143fd4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldc0143fd4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "F:/vivek/blegCOPY/db/ip/sldc0143fd4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570300645674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570300645674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc0143fd4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldc0143fd4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldc0143fd4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "F:/vivek/blegCOPY/db/ip/sldc0143fd4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570300645744 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldc0143fd4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "F:/vivek/blegCOPY/db/ip/sldc0143fd4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570300645744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570300645744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc0143fd4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc0143fd4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldc0143fd4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "F:/vivek/blegCOPY/db/ip/sldc0143fd4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570300645801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570300645801 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the Intel FPGA IP Evaluation Mode feature" {  } {  } 0 12190 "\"%1!s!\" will use the Intel FPGA IP Evaluation Mode feature" 0 0 "Design Software" 0 -1 1570300649869 ""}  } {  } 0 12188 "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1570300649869 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1570300649914 ""}  } {  } 0 265073 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature %1!s!" 0 0 "Design Software" 0 -1 1570300649914 ""}  } {  } 0 265072 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" 0 0 "Analysis & Synthesis" 0 -1 1570300649914 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1570300649914 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1570300649914 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1570300649926 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "bidirectional pin \"DRAM_DQ\[0\]\" has no driver" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 74 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1570300650045 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "bidirectional pin \"DRAM_DQ\[1\]\" has no driver" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 74 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1570300650045 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "bidirectional pin \"DRAM_DQ\[2\]\" has no driver" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 74 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1570300650045 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "bidirectional pin \"DRAM_DQ\[3\]\" has no driver" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 74 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1570300650045 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "bidirectional pin \"DRAM_DQ\[4\]\" has no driver" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 74 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1570300650045 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "bidirectional pin \"DRAM_DQ\[5\]\" has no driver" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 74 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1570300650045 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "bidirectional pin \"DRAM_DQ\[6\]\" has no driver" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 74 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1570300650045 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "bidirectional pin \"DRAM_DQ\[7\]\" has no driver" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 74 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1570300650045 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "bidirectional pin \"DRAM_DQ\[8\]\" has no driver" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 74 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1570300650045 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "bidirectional pin \"DRAM_DQ\[9\]\" has no driver" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 74 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1570300650045 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "bidirectional pin \"DRAM_DQ\[10\]\" has no driver" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 74 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1570300650045 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "bidirectional pin \"DRAM_DQ\[11\]\" has no driver" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 74 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1570300650045 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "bidirectional pin \"DRAM_DQ\[12\]\" has no driver" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 74 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1570300650045 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "bidirectional pin \"DRAM_DQ\[13\]\" has no driver" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 74 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1570300650045 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "bidirectional pin \"DRAM_DQ\[14\]\" has no driver" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 74 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1570300650045 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "bidirectional pin \"DRAM_DQ\[15\]\" has no driver" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 74 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1570300650045 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARD_IO\[0\] " "bidirectional pin \"ARD_IO\[0\]\" has no driver" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1570300650045 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARD_IO\[1\] " "bidirectional pin \"ARD_IO\[1\]\" has no driver" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1570300650045 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARD_IO\[2\] " "bidirectional pin \"ARD_IO\[2\]\" has no driver" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1570300650045 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARD_IO\[3\] " "bidirectional pin \"ARD_IO\[3\]\" has no driver" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1570300650045 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARD_IO\[4\] " "bidirectional pin \"ARD_IO\[4\]\" has no driver" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1570300650045 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARD_IO\[5\] " "bidirectional pin \"ARD_IO\[5\]\" has no driver" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1570300650045 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARD_IO\[6\] " "bidirectional pin \"ARD_IO\[6\]\" has no driver" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1570300650045 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARD_IO\[7\] " "bidirectional pin \"ARD_IO\[7\]\" has no driver" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1570300650045 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARD_IO\[8\] " "bidirectional pin \"ARD_IO\[8\]\" has no driver" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1570300650045 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARD_IO\[9\] " "bidirectional pin \"ARD_IO\[9\]\" has no driver" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1570300650045 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARD_IO\[10\] " "bidirectional pin \"ARD_IO\[10\]\" has no driver" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1570300650045 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARD_IO\[11\] " "bidirectional pin \"ARD_IO\[11\]\" has no driver" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1570300650045 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARD_IO\[12\] " "bidirectional pin \"ARD_IO\[12\]\" has no driver" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1570300650045 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARD_IO\[13\] " "bidirectional pin \"ARD_IO\[13\]\" has no driver" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1570300650045 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARD_IO\[14\] " "bidirectional pin \"ARD_IO\[14\]\" has no driver" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1570300650045 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARD_IO\[15\] " "bidirectional pin \"ARD_IO\[15\]\" has no driver" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1570300650045 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1570300650045 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0_DP GND " "Pin \"HEX0_DP\" is stuck at GND" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570300651929 "|ADC|HEX0_DP"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570300651929 "|ADC|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570300651929 "|ADC|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570300651929 "|ADC|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570300651929 "|ADC|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570300651929 "|ADC|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570300651929 "|ADC|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570300651929 "|ADC|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1_DP GND " "Pin \"HEX1_DP\" is stuck at GND" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570300651929 "|ADC|HEX1_DP"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570300651929 "|ADC|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570300651929 "|ADC|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570300651929 "|ADC|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570300651929 "|ADC|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570300651929 "|ADC|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570300651929 "|ADC|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570300651929 "|ADC|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FAN_CTRL VCC " "Pin \"FAN_CTRL\" is stuck at VCC" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570300651929 "|ADC|FAN_CTRL"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570300651929 "|ADC|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570300651929 "|ADC|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570300651929 "|ADC|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570300651929 "|ADC|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570300651929 "|ADC|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570300651929 "|ADC|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570300651929 "|ADC|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570300651929 "|ADC|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570300651929 "|ADC|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570300651929 "|ADC|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570300651929 "|ADC|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570300651929 "|ADC|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570300651929 "|ADC|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570300651929 "|ADC|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570300651929 "|ADC|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570300651929 "|ADC|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570300651929 "|ADC|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM GND " "Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570300651929 "|ADC|DRAM_LDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM GND " "Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570300651929 "|ADC|DRAM_UDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_n GND " "Pin \"DRAM_CS_n\" is stuck at GND" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 77 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570300651929 "|ADC|DRAM_CS_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_n GND " "Pin \"DRAM_WE_n\" is stuck at GND" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570300651929 "|ADC|DRAM_WE_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_n GND " "Pin \"DRAM_CAS_n\" is stuck at GND" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570300651929 "|ADC|DRAM_CAS_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_n GND " "Pin \"DRAM_RAS_n\" is stuck at GND" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570300651929 "|ADC|DRAM_RAS_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_RTS GND " "Pin \"UART_RTS\" is stuck at GND" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570300651929 "|ADC|UART_RTS"} { "Warning" "WMLS_MLS_STUCK_PIN" "SMA_CLKOUT GND " "Pin \"SMA_CLKOUT\" is stuck at GND" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 136 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570300651929 "|ADC|SMA_CLKOUT"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1570300651929 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570300652218 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "54 " "54 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1570300654122 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570300654447 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570300654733 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/vivek/blegCOPY/output_files/ADC.map.smsg " "Generated suppressed messages file F:/vivek/blegCOPY/output_files/ADC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570300655209 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "15 0 2 0 0 " "Adding 15 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1570300658107 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570300658107 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_OUTCLK" "OUTCLK arduino_adc:u0\|arduino_adc_pll_sys:pll_sys\|altera_pll:altera_pll_i\|general\[0\].gpll " "OUTCLK port on the PLL is not properly connected on instance arduino_adc:u0\|arduino_adc_pll_sys:pll_sys\|altera_pll:altera_pll_i\|general\[0\].gpll. The output clock port on the PLL must be connected." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1570300658329 ""}  } { { "altera_pll.v" "" { Text "d:/intel/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The output clock port on the PLL must be connected." 0 0 "Analysis & Synthesis" 0 -1 1570300658329 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "15 " "Design contains 15 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50_B4A " "No output dependent on input pin \"CLOCK_50_B4A\"" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 42 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570300659013 "|ADC|CLOCK_50_B4A"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50_B5B " "No output dependent on input pin \"CLOCK_50_B5B\"" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570300659013 "|ADC|CLOCK_50_B5B"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50_B6A " "No output dependent on input pin \"CLOCK_50_B6A\"" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570300659013 "|ADC|CLOCK_50_B6A"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50_B7A " "No output dependent on input pin \"CLOCK_50_B7A\"" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570300659013 "|ADC|CLOCK_50_B7A"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50_B8A " "No output dependent on input pin \"CLOCK_50_B8A\"" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570300659013 "|ADC|CLOCK_50_B8A"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 50 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570300659013 "|ADC|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 50 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570300659013 "|ADC|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 50 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570300659013 "|ADC|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 50 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570300659013 "|ADC|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570300659013 "|ADC|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570300659013 "|ADC|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570300659013 "|ADC|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570300659013 "|ADC|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_CTS " "No output dependent on input pin \"UART_CTS\"" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 105 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570300659013 "|ADC|UART_CTS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SMA_CLKIN " "No output dependent on input pin \"SMA_CLKIN\"" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 133 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570300659013 "|ADC|SMA_CLKIN"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1570300659013 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5290 " "Implemented 5290 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Implemented 22 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1570300659023 ""} { "Info" "ICUT_CUT_TM_OPINS" "51 " "Implemented 51 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1570300659023 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "32 " "Implemented 32 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1570300659023 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3918 " "Implemented 3918 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1570300659023 ""} { "Info" "ICUT_CUT_TM_RAMS" "1261 " "Implemented 1261 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1570300659023 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1570300659023 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "3 " "Implemented 3 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1570300659023 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1570300659023 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 127 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 127 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5130 " "Peak virtual memory: 5130 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1570300659075 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 06 00:07:39 2019 " "Processing ended: Sun Oct 06 00:07:39 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1570300659075 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:45 " "Elapsed time: 00:00:45" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1570300659075 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:02 " "Total CPU time (on all processors): 00:01:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1570300659075 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1570300659075 ""}
