
---------- Begin Simulation Statistics ----------
final_tick                               2000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  90126                       # Simulator instruction rate (inst/s)
host_mem_usage                              201490696                       # Number of bytes of host memory used
host_op_rate                                   102801                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 50566.93                       # Real time elapsed on the host
host_tick_rate                               20697117                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  4557381132                       # Number of instructions simulated
sim_ops                                    5198354295                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.046590                       # Number of seconds simulated
sim_ticks                                1046589666011                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                   184                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2140267                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       4280253                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     36.677956                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits       154483618                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups    421189275                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect           12                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect      8517255                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted    396067656                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits     20217246                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups     20222412                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses         5166                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups       502323058                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS        29536239                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted          160                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads         724386969                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        711386450                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts      8516187                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches          441004335                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events     178189331                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls     27189151                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts    305250706                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts   2557381131                       # Number of instructions committed
system.switch_cpus.commit.committedOps     2912203853                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples   2466569005                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.180670                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.300604                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0   1593285921     64.60%     64.60% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    380547384     15.43%     80.02% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2    116792247      4.74%     84.76% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     73090417      2.96%     87.72% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     44845352      1.82%     89.54% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     28893590      1.17%     90.71% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     27036623      1.10%     91.81% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     23888140      0.97%     92.78% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8    178189331      7.22%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   2466569005                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls     27292371                       # Number of function calls committed.
system.switch_cpus.commit.int_insts        2418135685                       # Number of committed integer instructions.
system.switch_cpus.commit.loads             572572712                       # Number of loads committed
system.switch_cpus.commit.membars            33230517                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu   1598264027     54.88%     54.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult     54523517      1.87%     56.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     56.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd     50238727      1.73%     58.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp     33231083      1.14%     59.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt     13675927      0.47%     60.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult     45314773      1.56%     61.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc     54533126      1.87%     63.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv      7630975      0.26%     63.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc     47311634      1.62%     65.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     65.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     65.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     65.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu      3020868      0.10%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    572572712     19.66%     85.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite    431886484     14.83%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   2912203853                       # Class of committed instruction
system.switch_cpus.commit.refs             1004459196                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts         448646658                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts          2557381131                       # Number of Instructions Simulated
system.switch_cpus.committedOps            2912203853                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.981397                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.981397                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles    1849634938                       # Number of cycles decode is blocked
system.switch_cpus.decode.BranchMispred          1086                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.BranchResolved    153170789                       # Number of times decode resolved a branch
system.switch_cpus.decode.DecodedInsts     3311147983                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles        174649103                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles         359848833                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles        8558967                       # Number of cycles decode is squashing
system.switch_cpus.decode.SquashedInsts          5195                       # Number of squashed instructions handled by decode
system.switch_cpus.decode.UnblockCycles     117113474                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.fetch.Branches           502323058                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines         371659402                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles            2122571076                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes       1452083                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           26                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts             3100762523                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           80                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.SquashCycles        17120070                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.200144                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles    378674099                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches    204237103                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                1.235458                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples   2509805316                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.399425                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.751232                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0       1864921140     74.31%     74.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         86714660      3.46%     77.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         52209622      2.08%     79.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         55160750      2.20%     82.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         63605827      2.53%     84.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         31606948      1.26%     85.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         38701119      1.54%     87.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         24077960      0.96%     88.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        292807290     11.67%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   2509805316                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.idleCycles                    2036                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts      9366930                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches        455999451                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.255863                       # Inst execution rate
system.switch_cpus.iew.exec_refs           1123841772                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores          461225647                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles       168625969                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts     625147225                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts     27191917                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        17018                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts    489851405                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts   3217276014                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts     662616125                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts     27909407                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts    3151974590                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents        1515562                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents     113105821                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles        8558967                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles     114830274                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked          867                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads     45104794                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses         1885                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation        76479                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads     49296249                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads     52574504                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores     57964914                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents        76479                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect      7418911                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect      1948019                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers        3058009011                       # num instructions consuming a value
system.switch_cpus.iew.wb_count            3092519006                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.603283                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers        1844844336                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.232174                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent             3092947929                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads       3223354730                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      1935791110                       # number of integer regfile writes
system.switch_cpus.ipc                       1.018955                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.018955                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass           32      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    1714575292     53.92%     53.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult     54548185      1.72%     55.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     55.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd     53283691      1.68%     57.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp     33232010      1.05%     58.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt     14927741      0.47%     58.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult     46780397      1.47%     60.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc     54533141      1.71%     62.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv      9134432      0.29%     62.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc     58508976      1.84%     64.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     64.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     64.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     64.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      3020868      0.09%     64.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     64.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     64.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            1      0.00%     64.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     64.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     64.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     64.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     64.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     64.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     64.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     64.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     64.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     64.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     64.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     64.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     64.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     64.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     64.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     64.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     64.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     64.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     64.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     64.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     64.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     64.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     64.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     64.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     64.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    665815143     20.94%     85.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    471524088     14.83%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     3179883997                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt            78080491                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.024555                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         7962326     10.20%     10.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult           4823      0.01%     10.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     10.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     10.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     10.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt           110      0.00%     10.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult      5874631      7.52%     17.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc      3889013      4.98%     22.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv            19      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc      2575021      3.30%     26.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     26.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     26.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     26.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     26.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     26.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     26.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     26.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     26.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     26.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     26.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     26.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     26.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     26.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     26.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     26.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     26.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     26.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     26.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     26.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     26.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     26.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     26.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     26.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     26.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     26.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     26.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     26.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     26.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     26.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     26.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     26.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     26.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     26.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     26.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     26.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     26.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       33897063     43.41%     69.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      23877485     30.58%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses     2697754796                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads   7850931641                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   2607107443                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes   2868220656                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded         3190084096                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued        3179883997                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded     27191918                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined    305072123                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        29503                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved         2766                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined    388341586                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples   2509805316                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.266984                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.961073                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0   1416908074     56.45%     56.45% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    375480313     14.96%     71.42% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    214026494      8.53%     79.94% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    136978624      5.46%     85.40% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    131987513      5.26%     90.66% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     89131919      3.55%     94.21% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     67947697      2.71%     96.92% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     34638461      1.38%     98.30% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8     42706221      1.70%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   2509805316                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.266983                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses      560209660                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads   1096751663                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses    485411563                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes    654203552                       # Number of vector instruction queue writes
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.memDep0.conflictingLoads     42397876                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     44521946                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads    625147225                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    489851405                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads      4915114209                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes      313380483                       # number of misc regfile writes
system.switch_cpus.numCycles               2509807352                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles       344309786                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps    3109630297                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents       34892853                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles        221275052                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents       97809381                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents         84793                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups    6158436886                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts     3270585973                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands   3444228013                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles         427981753                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       49790880                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles        8558967                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles     245329600                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps        334597683                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups   3315761215                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles   1262350156                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts     40009496                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts         538079396                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts     27192103                       # count of temporary serializing insts renamed
system.switch_cpus.rename.vec_rename_lookups    706210145                       # Number of vector rename lookups
system.switch_cpus.rob.rob_reads           5505831841                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          6478150740                       # The number of ROB writes
system.switch_cpus.timesIdled                      22                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_reads        573733223                       # number of vector regfile reads
system.switch_cpus.vec_regfile_writes       362226526                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests          467                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      8019673                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         2701                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     16039351                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           2701                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2138983                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       842126                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1297864                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1279                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1279                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2138984                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port      3199119                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port      3221396                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      6420515                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                6420515                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port    190258176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port    191487488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    381745664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               381745664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2140263                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2140263    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2140263                       # Request fanout histogram
system.membus.reqLayer0.occupancy          6471028662                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.6                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          6511692041                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy        20346112598                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           8008648                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2990743                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           55                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         7170472                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            11029                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           11029                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            59                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      8008590                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          168                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     24058855                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              24059023                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        13952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1301534080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1301548032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         2141602                       # Total snoops (count)
system.tol2bus.snoopTraffic                 107792768                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         10161275                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000312                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.017654                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               10158107     99.97%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   3168      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           10161275                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        10272394263                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       16720903530                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            123015                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.inst         2688                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus.data    136503424                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total         136506112                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus.inst         2688                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total         2688                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks     53752192                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total       53752192                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.inst           21                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus.data      1066433                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total            1066454                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks       419939                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total            419939                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.inst         2568                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus.data    130426879                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            130429448                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus.inst         2568                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total            2568                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks      51359376                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            51359376                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks      51359376                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.inst         2568                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data    130426879                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           181788823                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples    839878.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.inst::samples        42.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples   2128313.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000364312854                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds        47395                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds        47395                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState            3861118                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState            793119                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                    1066454                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                    419939                       # Number of write requests accepted
system.mem_ctrls0.readBursts                  2132908                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                  839878                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                  4553                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0           154264                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1           138322                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2           133192                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3           136921                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4           131447                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5           135629                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6           138585                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7           120714                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8           110090                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9            98506                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10          123660                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11          133379                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12          145499                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13          142719                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14          135185                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15          150243                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0            63868                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1            43308                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2            42468                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3            48246                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4            49080                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5            48978                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6            55666                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7            48148                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8            46356                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9            38512                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10           61705                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11           67368                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12           60560                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13           52094                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14           48904                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15           64596                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.04                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.20                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                 51353935072                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat               10641775000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat            91260591322                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    24128.46                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               42878.46                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                 1092791                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                 425121                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                51.34                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               50.62                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6              2132908                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6              839878                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                1033681                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                1033593                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                  30560                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                  30449                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                     43                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                     29                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                 38352                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                 39532                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                 46845                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                 47178                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                 47410                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                 47413                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                 47422                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                 47424                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                 47444                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                 47515                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                 47617                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                 47724                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                 47857                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                 48317                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                 48070                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                 47422                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                 47396                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                 47395                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                  1519                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                    11                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples      1450299                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   130.983639                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   127.602546                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev    34.653976                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        74896      5.16%      5.16% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255      1316042     90.74%     95.91% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383        53295      3.67%     99.58% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511         5225      0.36%     99.94% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639          682      0.05%     99.99% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767          113      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895           13      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023            2      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151           31      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total      1450299                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples        47395                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     44.906193                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    42.480048                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    14.795856                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::0-7              4      0.01%      0.01% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::8-15           181      0.38%      0.39% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-23         1955      4.12%      4.52% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-31         5990     12.64%     17.15% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-39         9822     20.72%     37.88% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-47        10345     21.83%     59.70% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-55         8311     17.54%     77.24% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::56-63         5350     11.29%     88.53% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-71         2961      6.25%     94.78% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::72-79         1417      2.99%     97.77% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::80-87          624      1.32%     99.08% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::88-95          256      0.54%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::96-103          109      0.23%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::104-111           50      0.11%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::112-119           16      0.03%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::120-127            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::128-135            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total        47395                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples        47395                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.720371                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.699265                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.852861                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16            7756     16.36%     16.36% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17            1209      2.55%     18.92% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18           36139     76.25%     95.17% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19            1167      2.46%     97.63% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20            1077      2.27%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::21              43      0.09%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::22               3      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::24               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total        47395                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM             136214720                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                 291392                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten               53750848                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys              136506112                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys            53752192                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                      130.15                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                       51.36                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   130.43                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    51.36                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        1.42                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    1.02                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.40                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 1046589503988                       # Total gap between requests
system.mem_ctrls0.avgGap                    704113.59                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.inst         2688                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus.data    136212032                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks     53750848                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.inst 2568.341812742252                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus.data 130148458.773878604174                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 51358091.662482619286                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.inst           42                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data      2132866                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks       839878                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.inst      2093110                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data  91258498212                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 24292074590048                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.inst     49835.95                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     42786.79                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks  28923337.19                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   51.14                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy          5111761620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy          2716961940                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy         7420466340                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy        2297295900                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    82616835600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    343781466030                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    112390209600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      556334997030                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       531.569358                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 288922100776                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  34947900000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 722719665235                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy          5243380380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy          2786922765                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy         7775988360                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy        2086757640                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    82616835600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    357963050640                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy    100447810560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      558920745945                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       534.040001                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 257792317417                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  34947900000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 753849448594                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.inst         4096                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus.data    137443456                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         137447552                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus.inst         4096                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total         4096                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks     54039936                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total       54039936                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.inst           32                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus.data      1073777                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total            1073809                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks       422187                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total            422187                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.inst         3914                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus.data    131325065                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            131328979                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus.inst         3914                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total            3914                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks      51634311                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            51634311                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks      51634311                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.inst         3914                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data    131325065                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           182963289                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples    844374.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.inst::samples        64.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples   2142926.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000350574376                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds        47673                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds        47673                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState            3884675                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState            797326                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                    1073809                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                    422187                       # Number of write requests accepted
system.mem_ctrls1.readBursts                  2147618                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                  844374                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                  4628                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0           158049                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1           141360                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2           132822                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3           136983                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4           135650                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5           134703                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6           138840                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7           125115                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8           109774                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9            97560                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10          122007                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11          134760                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12          148205                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13          141032                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14          137673                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15          148457                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0            64962                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1            44846                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2            42144                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3            47020                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4            49580                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5            50707                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6            56300                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7            48466                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8            46004                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9            38884                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10           60516                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11           67180                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12           61770                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13           52112                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14           50114                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15           63752                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.04                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.21                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                 51759529967                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat               10714950000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat            91940592467                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    24152.95                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               42902.95                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                 1100691                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                 427792                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                51.36                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               50.66                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6              2147618                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6              844374                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                1040550                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                1040425                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                  30972                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                  30942                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                     53                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                     44                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      2                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      2                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                 38372                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                 39533                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                 47149                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                 47475                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                 47681                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                 47696                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                 47706                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                 47708                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                 47738                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                 47807                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                 47899                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                 48036                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                 48150                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                 48535                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                 48306                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                 47696                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                 47674                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                 47673                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                  1502                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                    20                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     3                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples      1458863                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   131.054170                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   127.654190                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev    34.814343                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        75104      5.15%      5.15% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255      1323598     90.73%     95.88% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383        53924      3.70%     99.57% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511         5309      0.36%     99.94% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639          805      0.06%     99.99% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767           74      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895           12      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023            6      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151           31      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total      1458863                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples        47673                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     44.951776                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    42.584634                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    14.622223                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::0-7              1      0.00%      0.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::8-15           171      0.36%      0.36% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-23         1829      3.84%      4.20% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-31         5943     12.47%     16.66% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-39         9877     20.72%     37.38% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-47        10672     22.39%     59.77% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-55         8296     17.40%     77.17% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-63         5455     11.44%     88.61% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-71         2983      6.26%     94.87% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::72-79         1410      2.96%     97.83% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::80-87          643      1.35%     99.18% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::88-95          244      0.51%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::96-103           97      0.20%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::104-111           28      0.06%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::112-119           18      0.04%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::120-127            3      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::128-135            3      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total        47673                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples        47673                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.711430                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.690057                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.857960                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16            7995     16.77%     16.77% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17            1206      2.53%     19.30% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18           36197     75.93%     95.23% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19            1158      2.43%     97.66% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20            1076      2.26%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21              36      0.08%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::22               4      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::23               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total        47673                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM             137151360                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                 296192                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten               54038848                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys              137447552                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys            54039936                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                      131.05                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                       51.63                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   131.33                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    51.63                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        1.43                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    1.02                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.40                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 1046589072393                       # Total gap between requests
system.mem_ctrls1.avgGap                    699593.50                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.inst         4096                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus.data    137147264                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks     54038848                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.inst 3913.663714654861                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus.data 131042058.271726280451                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 51633271.142419286072                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.inst           64                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data      2147554                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks       844374                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.inst      2559676                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data  91938032791                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 24303228431961                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.inst     39994.94                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     42810.58                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks  28782540.00                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   51.16                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy          5116888140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy          2719686750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy         7421801520                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy        2298533040                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    82616835600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    344149895220                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    112079985120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      556403625390                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       531.634931                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 288112969366                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  34947900000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 723528796645                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy          5299400820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy          2816698335                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy         7879147080                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy        2109010500                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    82616835600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    358936505190                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy     99628072320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      559285669845                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       534.388680                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 255651952951                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  34947900000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 755989813060                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data      5879409                       # number of demand (read+write) hits
system.l2.demand_hits::total                  5879410                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst            1                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data      5879409                       # number of overall hits
system.l2.overall_hits::total                 5879410                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst           53                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data      2140210                       # number of demand (read+write) misses
system.l2.demand_misses::total                2140263                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst           53                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data      2140210                       # number of overall misses
system.l2.overall_misses::total               2140263                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      5068218                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data 201210145278                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     201215213496                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      5068218                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 201210145278                       # number of overall miss cycles
system.l2.overall_miss_latency::total    201215213496                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst           54                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      8019619                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              8019673                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           54                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      8019619                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             8019673                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.981481                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.266872                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.266877                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.981481                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.266872                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.266877                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 95626.754717                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 94014.206680                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 94014.246612                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 95626.754717                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 94014.206680                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 94014.246612                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              842126                       # number of writebacks
system.l2.writebacks::total                    842126                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           53                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data      2140210                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2140263                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           53                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      2140210                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2140263                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      4614773                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data 182907140653                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 182911755426                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      4614773                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 182907140653                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 182911755426                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.981481                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.266872                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.266877                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.981481                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.266872                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.266877                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 87071.188679                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 85462.239992                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 85462.279835                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 87071.188679                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 85462.239992                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 85462.279835                       # average overall mshr miss latency
system.l2.replacements                        2141597                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2148617                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2148617                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      2148617                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2148617                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           55                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               55                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           55                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           55                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          913                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           913                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         9750                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  9750                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data         1279                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1279                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    109526718                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     109526718                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        11029                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             11029                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.115967                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.115967                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 85634.650508                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 85634.650508                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         1279                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1279                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data     98595430                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     98595430                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.115967                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.115967                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 77087.904613                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 77087.904613                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst            1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst           53                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               53                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      5068218                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      5068218                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           54                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             54                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.981481                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.981481                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 95626.754717                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 95626.754717                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           53                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           53                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      4614773                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      4614773                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.981481                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.981481                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 87071.188679                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 87071.188679                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data      5869659                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           5869659                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      2138931                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2138931                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 201100618560                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 201100618560                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      8008590                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       8008590                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.267080                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.267080                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 94019.217338                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 94019.217338                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      2138931                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2138931                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 182808545223                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 182808545223                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.267080                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.267080                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 85467.247528                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 85467.247528                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         4096                       # Cycle average of tags in use
system.l2.tags.total_refs                    21075619                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2145693                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      9.822290                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       6.367187                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       212.483043                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.066939                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  3877.082831                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001554                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.051876                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000016                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.946553                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          151                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1815                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1674                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          420                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 258766621                       # Number of tag accesses
system.l2.tags.data_accesses                258766621                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    953410333989                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   1046589666011                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2000204388                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    371659326                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       2371863714                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2000204388                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    371659326                       # number of overall hits
system.cpu.icache.overall_hits::total      2371863714                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          889                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           75                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            964                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          889                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           75                       # number of overall misses
system.cpu.icache.overall_misses::total           964                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      6534389                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      6534389                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      6534389                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      6534389                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   2000205277                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    371659401                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   2371864678                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2000205277                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    371659401                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   2371864678                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 87125.186667                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  6778.411826                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 87125.186667                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  6778.411826                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          315                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          105                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          320                       # number of writebacks
system.cpu.icache.writebacks::total               320                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           16                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           16                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           59                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           59                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           59                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           59                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      5163711                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      5163711                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      5163711                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      5163711                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 87520.525424                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 87520.525424                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 87520.525424                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 87520.525424                       # average overall mshr miss latency
system.cpu.icache.replacements                    320                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2000204388                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    371659326                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      2371863714                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          889                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           75                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           964                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      6534389                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      6534389                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   2000205277                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    371659401                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   2371864678                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 87125.186667                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  6778.411826                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           16                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           59                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           59                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      5163711                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      5163711                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 87520.525424                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 87520.525424                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.444149                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          2371864662                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               948                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          2501966.943038                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   595.743099                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    27.701049                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.954717                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.044393                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999109                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          623                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          623                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998397                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses       92502723390                       # Number of tag accesses
system.cpu.icache.tags.data_accesses      92502723390                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    748690511                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    931026358                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       1679716869                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    748690511                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    931026358                       # number of overall hits
system.cpu.dcache.overall_hits::total      1679716869                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      6966858                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data     21151752                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       28118610                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      6966858                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data     21151752                       # number of overall misses
system.cpu.dcache.overall_misses::total      28118610                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 844437116230                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 844437116230                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 844437116230                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 844437116230                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    755657369                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    952178110                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   1707835479                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    755657369                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    952178110                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   1707835479                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.009220                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.022214                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.016464                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.009220                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.022214                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.016464                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 39922.797706                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 30031.253900                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 39922.797706                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 30031.253900                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        44616                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         5380                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               959                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              46                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    46.523462                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   116.956522                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      4597231                       # number of writebacks
system.cpu.dcache.writebacks::total           4597231                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data     13132433                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     13132433                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data     13132433                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     13132433                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      8019319                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      8019319                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      8019319                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      8019319                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 263720305098                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 263720305098                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 263720305098                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 263720305098                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.008422                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004696                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.008422                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004696                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 32885.623467                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 32885.623467                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 32885.623467                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 32885.623467                       # average overall mshr miss latency
system.cpu.dcache.replacements               14988301                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    426303863                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    526416598                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       952720461                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      6293800                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data     21063995                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      27357795                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 842583319500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 842583319500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    432597663                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    547480593                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    980078256                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.014549                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.038474                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.027914                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 40001.116574                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 30798.656087                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data     13055699                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     13055699                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      8008296                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      8008296                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 263481922878                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 263481922878                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.014628                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008171                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 32901.121896                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 32901.121896                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    322386648                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data    404609760                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      726996408                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       673058                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        87757                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       760815                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   1853796730                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1853796730                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    323059706                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data    404697517                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    727757223                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.002083                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000217                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001045                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 21124.203539                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  2436.593298                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data        76734                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        76734                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        11023                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        11023                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    238382220                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    238382220                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000027                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000015                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 21625.893133                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 21625.893133                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     20260987                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data     27189282                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     47450269                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         2081                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data          300                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         2381                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data     20915886                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     20915886                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     20263068                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data     27189582                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     47452650                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000103                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000011                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000050                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 69719.620000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total  8784.496430                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data          300                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          300                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data     20665686                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     20665686                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000011                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 68885.620000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 68885.620000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     20263068                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data     27188967                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     47452035                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     20263068                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data     27188967                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     47452035                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999319                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          1789607730                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          14988557                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            119.398267                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   147.709193                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   108.290126                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.576989                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.423008                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           91                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           98                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           49                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       57702673805                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      57702673805                       # Number of data accesses

---------- End Simulation Statistics   ----------
