{"vcs1":{"timestamp_begin":1730094338.592618900, "rt":2.34, "ut":0.80, "st":0.31}}
{"vcselab":{"timestamp_begin":1730094341.023441593, "rt":1.39, "ut":0.29, "st":0.21}}
{"link":{"timestamp_begin":1730094342.502994660, "rt":0.38, "ut":0.13, "st":0.22}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1730094337.821947816}
{"VCS_COMP_START_TIME": 1730094337.821947816}
{"VCS_COMP_END_TIME": 1730094344.446626445}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+SAMPLE +notimingchecks"}
{"vcs1": {"peak_mem": 332872}}
{"stitch_vcselab": {"peak_mem": 231588}}
