Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Jul 22 13:10:06 2024
| Host         : Brandons-XPS-15 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Pong_timing_summary_routed.rpt -pb Pong_timing_summary_routed.pb -rpx Pong_timing_summary_routed.rpx -warn_on_violation
| Design       : Pong
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.765        0.000                      0                  232        0.143        0.000                      0                  232        3.000        0.000                       0                   100  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                  Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                  ------------       ----------      --------------
datapath/video/clk_wiz_0/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0                   {0.000 19.863}     39.725          25.173          
  clkfbout_clk_wiz_0                   {0.000 20.000}     40.000          25.000          
sys_clk_pin                            {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
datapath/video/clk_wiz_0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0                        34.313        0.000                      0                   60        0.143        0.000                      0                   60       19.363        0.000                       0                    22  
  clkfbout_clk_wiz_0                                                                                                                                                                    37.845        0.000                       0                     3  
sys_clk_pin                                  4.765        0.000                      0                  172        0.173        0.000                      0                  172        4.500        0.000                       0                    74  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  datapath/video/clk_wiz_0/inst/clk_in1
  To Clock:  datapath/video/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         datapath/video/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { datapath/video/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       34.313ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.143ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.363ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.313ns  (required time - arrival time)
  Source:                 datapath/video/vga/Column_Counter/processQ_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            datapath/video/vga/Row_Counter/processQ_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.701ns  (logic 1.142ns (24.294%)  route 3.559ns (75.706%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.813ns = ( 41.538 - 39.725 ) 
    Source Clock Delay      (SCD):    1.934ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          2.106     2.106    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.934     1.934    datapath/video/vga/Column_Counter/CLK
    SLICE_X8Y68          FDRE                                         r  datapath/video/vga/Column_Counter/processQ_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y68          FDRE (Prop_fdre_C_Q)         0.518     2.452 r  datapath/video/vga/Column_Counter/processQ_reg[3]/Q
                         net (fo=9, routed)           1.052     3.505    datapath/video/vga/Column_Counter/column_s[3]
    SLICE_X8Y68          LUT5 (Prop_lut5_I0_O)        0.152     3.657 f  datapath/video/vga/Column_Counter/processQ[9]_i_4__0/O
                         net (fo=8, routed)           0.930     4.586    datapath/video/vga/Column_Counter/processQ[9]_i_4__0_n_0
    SLICE_X7Y67          LUT6 (Prop_lut6_I5_O)        0.348     4.934 r  datapath/video/vga/Column_Counter/processQ[9]_i_7/O
                         net (fo=1, routed)           0.951     5.886    datapath/video/vga/Row_Counter/processQ_reg[0]_0
    SLICE_X6Y64          LUT6 (Prop_lut6_I4_O)        0.124     6.010 r  datapath/video/vga/Row_Counter/processQ[9]_i_1/O
                         net (fo=10, routed)          0.625     6.635    datapath/video/vga/Row_Counter/processQ[9]_i_1_n_0
    SLICE_X8Y64          FDRE                                         r  datapath/video/vga/Row_Counter/processQ_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    39.725 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.972    41.697    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.060 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.634    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    39.725 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.813    41.538    datapath/video/vga/Row_Counter/CLK
    SLICE_X8Y64          FDRE                                         r  datapath/video/vga/Row_Counter/processQ_reg[2]/C
                         clock pessimism              0.097    41.635    
                         clock uncertainty           -0.164    41.472    
    SLICE_X8Y64          FDRE (Setup_fdre_C_R)       -0.524    40.948    datapath/video/vga/Row_Counter/processQ_reg[2]
  -------------------------------------------------------------------
                         required time                         40.948    
                         arrival time                          -6.635    
  -------------------------------------------------------------------
                         slack                                 34.313    

Slack (MET) :             34.313ns  (required time - arrival time)
  Source:                 datapath/video/vga/Column_Counter/processQ_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            datapath/video/vga/Row_Counter/processQ_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.701ns  (logic 1.142ns (24.294%)  route 3.559ns (75.706%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.813ns = ( 41.538 - 39.725 ) 
    Source Clock Delay      (SCD):    1.934ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          2.106     2.106    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.934     1.934    datapath/video/vga/Column_Counter/CLK
    SLICE_X8Y68          FDRE                                         r  datapath/video/vga/Column_Counter/processQ_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y68          FDRE (Prop_fdre_C_Q)         0.518     2.452 r  datapath/video/vga/Column_Counter/processQ_reg[3]/Q
                         net (fo=9, routed)           1.052     3.505    datapath/video/vga/Column_Counter/column_s[3]
    SLICE_X8Y68          LUT5 (Prop_lut5_I0_O)        0.152     3.657 f  datapath/video/vga/Column_Counter/processQ[9]_i_4__0/O
                         net (fo=8, routed)           0.930     4.586    datapath/video/vga/Column_Counter/processQ[9]_i_4__0_n_0
    SLICE_X7Y67          LUT6 (Prop_lut6_I5_O)        0.348     4.934 r  datapath/video/vga/Column_Counter/processQ[9]_i_7/O
                         net (fo=1, routed)           0.951     5.886    datapath/video/vga/Row_Counter/processQ_reg[0]_0
    SLICE_X6Y64          LUT6 (Prop_lut6_I4_O)        0.124     6.010 r  datapath/video/vga/Row_Counter/processQ[9]_i_1/O
                         net (fo=10, routed)          0.625     6.635    datapath/video/vga/Row_Counter/processQ[9]_i_1_n_0
    SLICE_X8Y64          FDRE                                         r  datapath/video/vga/Row_Counter/processQ_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    39.725 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.972    41.697    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.060 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.634    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    39.725 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.813    41.538    datapath/video/vga/Row_Counter/CLK
    SLICE_X8Y64          FDRE                                         r  datapath/video/vga/Row_Counter/processQ_reg[3]/C
                         clock pessimism              0.097    41.635    
                         clock uncertainty           -0.164    41.472    
    SLICE_X8Y64          FDRE (Setup_fdre_C_R)       -0.524    40.948    datapath/video/vga/Row_Counter/processQ_reg[3]
  -------------------------------------------------------------------
                         required time                         40.948    
                         arrival time                          -6.635    
  -------------------------------------------------------------------
                         slack                                 34.313    

Slack (MET) :             34.313ns  (required time - arrival time)
  Source:                 datapath/video/vga/Column_Counter/processQ_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            datapath/video/vga/Row_Counter/processQ_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.701ns  (logic 1.142ns (24.294%)  route 3.559ns (75.706%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.813ns = ( 41.538 - 39.725 ) 
    Source Clock Delay      (SCD):    1.934ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          2.106     2.106    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.934     1.934    datapath/video/vga/Column_Counter/CLK
    SLICE_X8Y68          FDRE                                         r  datapath/video/vga/Column_Counter/processQ_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y68          FDRE (Prop_fdre_C_Q)         0.518     2.452 r  datapath/video/vga/Column_Counter/processQ_reg[3]/Q
                         net (fo=9, routed)           1.052     3.505    datapath/video/vga/Column_Counter/column_s[3]
    SLICE_X8Y68          LUT5 (Prop_lut5_I0_O)        0.152     3.657 f  datapath/video/vga/Column_Counter/processQ[9]_i_4__0/O
                         net (fo=8, routed)           0.930     4.586    datapath/video/vga/Column_Counter/processQ[9]_i_4__0_n_0
    SLICE_X7Y67          LUT6 (Prop_lut6_I5_O)        0.348     4.934 r  datapath/video/vga/Column_Counter/processQ[9]_i_7/O
                         net (fo=1, routed)           0.951     5.886    datapath/video/vga/Row_Counter/processQ_reg[0]_0
    SLICE_X6Y64          LUT6 (Prop_lut6_I4_O)        0.124     6.010 r  datapath/video/vga/Row_Counter/processQ[9]_i_1/O
                         net (fo=10, routed)          0.625     6.635    datapath/video/vga/Row_Counter/processQ[9]_i_1_n_0
    SLICE_X8Y64          FDRE                                         r  datapath/video/vga/Row_Counter/processQ_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    39.725 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.972    41.697    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.060 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.634    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    39.725 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.813    41.538    datapath/video/vga/Row_Counter/CLK
    SLICE_X8Y64          FDRE                                         r  datapath/video/vga/Row_Counter/processQ_reg[4]/C
                         clock pessimism              0.097    41.635    
                         clock uncertainty           -0.164    41.472    
    SLICE_X8Y64          FDRE (Setup_fdre_C_R)       -0.524    40.948    datapath/video/vga/Row_Counter/processQ_reg[4]
  -------------------------------------------------------------------
                         required time                         40.948    
                         arrival time                          -6.635    
  -------------------------------------------------------------------
                         slack                                 34.313    

Slack (MET) :             34.404ns  (required time - arrival time)
  Source:                 datapath/video/vga/Column_Counter/processQ_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            datapath/video/vga/Row_Counter/processQ_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.673ns  (logic 1.142ns (24.436%)  route 3.531ns (75.564%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.891ns = ( 41.616 - 39.725 ) 
    Source Clock Delay      (SCD):    1.934ns
    Clock Pessimism Removal (CPR):    0.083ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          2.106     2.106    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.934     1.934    datapath/video/vga/Column_Counter/CLK
    SLICE_X8Y68          FDRE                                         r  datapath/video/vga/Column_Counter/processQ_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y68          FDRE (Prop_fdre_C_Q)         0.518     2.452 r  datapath/video/vga/Column_Counter/processQ_reg[3]/Q
                         net (fo=9, routed)           1.052     3.505    datapath/video/vga/Column_Counter/column_s[3]
    SLICE_X8Y68          LUT5 (Prop_lut5_I0_O)        0.152     3.657 f  datapath/video/vga/Column_Counter/processQ[9]_i_4__0/O
                         net (fo=8, routed)           0.930     4.586    datapath/video/vga/Column_Counter/processQ[9]_i_4__0_n_0
    SLICE_X7Y67          LUT6 (Prop_lut6_I5_O)        0.348     4.934 r  datapath/video/vga/Column_Counter/processQ[9]_i_7/O
                         net (fo=1, routed)           0.951     5.886    datapath/video/vga/Row_Counter/processQ_reg[0]_0
    SLICE_X6Y64          LUT6 (Prop_lut6_I4_O)        0.124     6.010 r  datapath/video/vga/Row_Counter/processQ[9]_i_1/O
                         net (fo=10, routed)          0.598     6.608    datapath/video/vga/Row_Counter/processQ[9]_i_1_n_0
    SLICE_X6Y64          FDRE                                         r  datapath/video/vga/Row_Counter/processQ_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    39.725 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.972    41.697    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.060 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.634    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    39.725 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.891    41.616    datapath/video/vga/Row_Counter/CLK
    SLICE_X6Y64          FDRE                                         r  datapath/video/vga/Row_Counter/processQ_reg[0]/C
                         clock pessimism              0.083    41.699    
                         clock uncertainty           -0.164    41.536    
    SLICE_X6Y64          FDRE (Setup_fdre_C_R)       -0.524    41.012    datapath/video/vga/Row_Counter/processQ_reg[0]
  -------------------------------------------------------------------
                         required time                         41.012    
                         arrival time                          -6.608    
  -------------------------------------------------------------------
                         slack                                 34.404    

Slack (MET) :             34.404ns  (required time - arrival time)
  Source:                 datapath/video/vga/Column_Counter/processQ_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            datapath/video/vga/Row_Counter/processQ_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.673ns  (logic 1.142ns (24.436%)  route 3.531ns (75.564%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.891ns = ( 41.616 - 39.725 ) 
    Source Clock Delay      (SCD):    1.934ns
    Clock Pessimism Removal (CPR):    0.083ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          2.106     2.106    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.934     1.934    datapath/video/vga/Column_Counter/CLK
    SLICE_X8Y68          FDRE                                         r  datapath/video/vga/Column_Counter/processQ_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y68          FDRE (Prop_fdre_C_Q)         0.518     2.452 r  datapath/video/vga/Column_Counter/processQ_reg[3]/Q
                         net (fo=9, routed)           1.052     3.505    datapath/video/vga/Column_Counter/column_s[3]
    SLICE_X8Y68          LUT5 (Prop_lut5_I0_O)        0.152     3.657 f  datapath/video/vga/Column_Counter/processQ[9]_i_4__0/O
                         net (fo=8, routed)           0.930     4.586    datapath/video/vga/Column_Counter/processQ[9]_i_4__0_n_0
    SLICE_X7Y67          LUT6 (Prop_lut6_I5_O)        0.348     4.934 r  datapath/video/vga/Column_Counter/processQ[9]_i_7/O
                         net (fo=1, routed)           0.951     5.886    datapath/video/vga/Row_Counter/processQ_reg[0]_0
    SLICE_X6Y64          LUT6 (Prop_lut6_I4_O)        0.124     6.010 r  datapath/video/vga/Row_Counter/processQ[9]_i_1/O
                         net (fo=10, routed)          0.598     6.608    datapath/video/vga/Row_Counter/processQ[9]_i_1_n_0
    SLICE_X6Y64          FDRE                                         r  datapath/video/vga/Row_Counter/processQ_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    39.725 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.972    41.697    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.060 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.634    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    39.725 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.891    41.616    datapath/video/vga/Row_Counter/CLK
    SLICE_X6Y64          FDRE                                         r  datapath/video/vga/Row_Counter/processQ_reg[1]/C
                         clock pessimism              0.083    41.699    
                         clock uncertainty           -0.164    41.536    
    SLICE_X6Y64          FDRE (Setup_fdre_C_R)       -0.524    41.012    datapath/video/vga/Row_Counter/processQ_reg[1]
  -------------------------------------------------------------------
                         required time                         41.012    
                         arrival time                          -6.608    
  -------------------------------------------------------------------
                         slack                                 34.404    

Slack (MET) :             34.404ns  (required time - arrival time)
  Source:                 datapath/video/vga/Column_Counter/processQ_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            datapath/video/vga/Row_Counter/processQ_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.673ns  (logic 1.142ns (24.436%)  route 3.531ns (75.564%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.891ns = ( 41.616 - 39.725 ) 
    Source Clock Delay      (SCD):    1.934ns
    Clock Pessimism Removal (CPR):    0.083ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          2.106     2.106    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.934     1.934    datapath/video/vga/Column_Counter/CLK
    SLICE_X8Y68          FDRE                                         r  datapath/video/vga/Column_Counter/processQ_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y68          FDRE (Prop_fdre_C_Q)         0.518     2.452 r  datapath/video/vga/Column_Counter/processQ_reg[3]/Q
                         net (fo=9, routed)           1.052     3.505    datapath/video/vga/Column_Counter/column_s[3]
    SLICE_X8Y68          LUT5 (Prop_lut5_I0_O)        0.152     3.657 f  datapath/video/vga/Column_Counter/processQ[9]_i_4__0/O
                         net (fo=8, routed)           0.930     4.586    datapath/video/vga/Column_Counter/processQ[9]_i_4__0_n_0
    SLICE_X7Y67          LUT6 (Prop_lut6_I5_O)        0.348     4.934 r  datapath/video/vga/Column_Counter/processQ[9]_i_7/O
                         net (fo=1, routed)           0.951     5.886    datapath/video/vga/Row_Counter/processQ_reg[0]_0
    SLICE_X6Y64          LUT6 (Prop_lut6_I4_O)        0.124     6.010 r  datapath/video/vga/Row_Counter/processQ[9]_i_1/O
                         net (fo=10, routed)          0.598     6.608    datapath/video/vga/Row_Counter/processQ[9]_i_1_n_0
    SLICE_X6Y64          FDRE                                         r  datapath/video/vga/Row_Counter/processQ_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    39.725 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.972    41.697    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.060 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.634    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    39.725 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.891    41.616    datapath/video/vga/Row_Counter/CLK
    SLICE_X6Y64          FDRE                                         r  datapath/video/vga/Row_Counter/processQ_reg[6]/C
                         clock pessimism              0.083    41.699    
                         clock uncertainty           -0.164    41.536    
    SLICE_X6Y64          FDRE (Setup_fdre_C_R)       -0.524    41.012    datapath/video/vga/Row_Counter/processQ_reg[6]
  -------------------------------------------------------------------
                         required time                         41.012    
                         arrival time                          -6.608    
  -------------------------------------------------------------------
                         slack                                 34.404    

Slack (MET) :             34.499ns  (required time - arrival time)
  Source:                 datapath/video/vga/Column_Counter/processQ_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            datapath/video/vga/Row_Counter/processQ_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.673ns  (logic 1.142ns (24.436%)  route 3.531ns (75.564%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.891ns = ( 41.616 - 39.725 ) 
    Source Clock Delay      (SCD):    1.934ns
    Clock Pessimism Removal (CPR):    0.083ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          2.106     2.106    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.934     1.934    datapath/video/vga/Column_Counter/CLK
    SLICE_X8Y68          FDRE                                         r  datapath/video/vga/Column_Counter/processQ_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y68          FDRE (Prop_fdre_C_Q)         0.518     2.452 r  datapath/video/vga/Column_Counter/processQ_reg[3]/Q
                         net (fo=9, routed)           1.052     3.505    datapath/video/vga/Column_Counter/column_s[3]
    SLICE_X8Y68          LUT5 (Prop_lut5_I0_O)        0.152     3.657 f  datapath/video/vga/Column_Counter/processQ[9]_i_4__0/O
                         net (fo=8, routed)           0.930     4.586    datapath/video/vga/Column_Counter/processQ[9]_i_4__0_n_0
    SLICE_X7Y67          LUT6 (Prop_lut6_I5_O)        0.348     4.934 r  datapath/video/vga/Column_Counter/processQ[9]_i_7/O
                         net (fo=1, routed)           0.951     5.886    datapath/video/vga/Row_Counter/processQ_reg[0]_0
    SLICE_X6Y64          LUT6 (Prop_lut6_I4_O)        0.124     6.010 r  datapath/video/vga/Row_Counter/processQ[9]_i_1/O
                         net (fo=10, routed)          0.598     6.608    datapath/video/vga/Row_Counter/processQ[9]_i_1_n_0
    SLICE_X7Y64          FDRE                                         r  datapath/video/vga/Row_Counter/processQ_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    39.725 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.972    41.697    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.060 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.634    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    39.725 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.891    41.616    datapath/video/vga/Row_Counter/CLK
    SLICE_X7Y64          FDRE                                         r  datapath/video/vga/Row_Counter/processQ_reg[5]/C
                         clock pessimism              0.083    41.699    
                         clock uncertainty           -0.164    41.536    
    SLICE_X7Y64          FDRE (Setup_fdre_C_R)       -0.429    41.107    datapath/video/vga/Row_Counter/processQ_reg[5]
  -------------------------------------------------------------------
                         required time                         41.107    
                         arrival time                          -6.608    
  -------------------------------------------------------------------
                         slack                                 34.499    

Slack (MET) :             34.499ns  (required time - arrival time)
  Source:                 datapath/video/vga/Column_Counter/processQ_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            datapath/video/vga/Row_Counter/processQ_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.673ns  (logic 1.142ns (24.436%)  route 3.531ns (75.564%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.891ns = ( 41.616 - 39.725 ) 
    Source Clock Delay      (SCD):    1.934ns
    Clock Pessimism Removal (CPR):    0.083ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          2.106     2.106    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.934     1.934    datapath/video/vga/Column_Counter/CLK
    SLICE_X8Y68          FDRE                                         r  datapath/video/vga/Column_Counter/processQ_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y68          FDRE (Prop_fdre_C_Q)         0.518     2.452 r  datapath/video/vga/Column_Counter/processQ_reg[3]/Q
                         net (fo=9, routed)           1.052     3.505    datapath/video/vga/Column_Counter/column_s[3]
    SLICE_X8Y68          LUT5 (Prop_lut5_I0_O)        0.152     3.657 f  datapath/video/vga/Column_Counter/processQ[9]_i_4__0/O
                         net (fo=8, routed)           0.930     4.586    datapath/video/vga/Column_Counter/processQ[9]_i_4__0_n_0
    SLICE_X7Y67          LUT6 (Prop_lut6_I5_O)        0.348     4.934 r  datapath/video/vga/Column_Counter/processQ[9]_i_7/O
                         net (fo=1, routed)           0.951     5.886    datapath/video/vga/Row_Counter/processQ_reg[0]_0
    SLICE_X6Y64          LUT6 (Prop_lut6_I4_O)        0.124     6.010 r  datapath/video/vga/Row_Counter/processQ[9]_i_1/O
                         net (fo=10, routed)          0.598     6.608    datapath/video/vga/Row_Counter/processQ[9]_i_1_n_0
    SLICE_X7Y64          FDRE                                         r  datapath/video/vga/Row_Counter/processQ_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    39.725 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.972    41.697    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.060 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.634    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    39.725 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.891    41.616    datapath/video/vga/Row_Counter/CLK
    SLICE_X7Y64          FDRE                                         r  datapath/video/vga/Row_Counter/processQ_reg[7]/C
                         clock pessimism              0.083    41.699    
                         clock uncertainty           -0.164    41.536    
    SLICE_X7Y64          FDRE (Setup_fdre_C_R)       -0.429    41.107    datapath/video/vga/Row_Counter/processQ_reg[7]
  -------------------------------------------------------------------
                         required time                         41.107    
                         arrival time                          -6.608    
  -------------------------------------------------------------------
                         slack                                 34.499    

Slack (MET) :             34.499ns  (required time - arrival time)
  Source:                 datapath/video/vga/Column_Counter/processQ_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            datapath/video/vga/Row_Counter/processQ_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.673ns  (logic 1.142ns (24.436%)  route 3.531ns (75.564%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.891ns = ( 41.616 - 39.725 ) 
    Source Clock Delay      (SCD):    1.934ns
    Clock Pessimism Removal (CPR):    0.083ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          2.106     2.106    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.934     1.934    datapath/video/vga/Column_Counter/CLK
    SLICE_X8Y68          FDRE                                         r  datapath/video/vga/Column_Counter/processQ_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y68          FDRE (Prop_fdre_C_Q)         0.518     2.452 r  datapath/video/vga/Column_Counter/processQ_reg[3]/Q
                         net (fo=9, routed)           1.052     3.505    datapath/video/vga/Column_Counter/column_s[3]
    SLICE_X8Y68          LUT5 (Prop_lut5_I0_O)        0.152     3.657 f  datapath/video/vga/Column_Counter/processQ[9]_i_4__0/O
                         net (fo=8, routed)           0.930     4.586    datapath/video/vga/Column_Counter/processQ[9]_i_4__0_n_0
    SLICE_X7Y67          LUT6 (Prop_lut6_I5_O)        0.348     4.934 r  datapath/video/vga/Column_Counter/processQ[9]_i_7/O
                         net (fo=1, routed)           0.951     5.886    datapath/video/vga/Row_Counter/processQ_reg[0]_0
    SLICE_X6Y64          LUT6 (Prop_lut6_I4_O)        0.124     6.010 r  datapath/video/vga/Row_Counter/processQ[9]_i_1/O
                         net (fo=10, routed)          0.598     6.608    datapath/video/vga/Row_Counter/processQ[9]_i_1_n_0
    SLICE_X7Y64          FDRE                                         r  datapath/video/vga/Row_Counter/processQ_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    39.725 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.972    41.697    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.060 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.634    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    39.725 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.891    41.616    datapath/video/vga/Row_Counter/CLK
    SLICE_X7Y64          FDRE                                         r  datapath/video/vga/Row_Counter/processQ_reg[8]/C
                         clock pessimism              0.083    41.699    
                         clock uncertainty           -0.164    41.536    
    SLICE_X7Y64          FDRE (Setup_fdre_C_R)       -0.429    41.107    datapath/video/vga/Row_Counter/processQ_reg[8]
  -------------------------------------------------------------------
                         required time                         41.107    
                         arrival time                          -6.608    
  -------------------------------------------------------------------
                         slack                                 34.499    

Slack (MET) :             34.499ns  (required time - arrival time)
  Source:                 datapath/video/vga/Column_Counter/processQ_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            datapath/video/vga/Row_Counter/processQ_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.673ns  (logic 1.142ns (24.436%)  route 3.531ns (75.564%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.891ns = ( 41.616 - 39.725 ) 
    Source Clock Delay      (SCD):    1.934ns
    Clock Pessimism Removal (CPR):    0.083ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          2.106     2.106    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.934     1.934    datapath/video/vga/Column_Counter/CLK
    SLICE_X8Y68          FDRE                                         r  datapath/video/vga/Column_Counter/processQ_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y68          FDRE (Prop_fdre_C_Q)         0.518     2.452 r  datapath/video/vga/Column_Counter/processQ_reg[3]/Q
                         net (fo=9, routed)           1.052     3.505    datapath/video/vga/Column_Counter/column_s[3]
    SLICE_X8Y68          LUT5 (Prop_lut5_I0_O)        0.152     3.657 f  datapath/video/vga/Column_Counter/processQ[9]_i_4__0/O
                         net (fo=8, routed)           0.930     4.586    datapath/video/vga/Column_Counter/processQ[9]_i_4__0_n_0
    SLICE_X7Y67          LUT6 (Prop_lut6_I5_O)        0.348     4.934 r  datapath/video/vga/Column_Counter/processQ[9]_i_7/O
                         net (fo=1, routed)           0.951     5.886    datapath/video/vga/Row_Counter/processQ_reg[0]_0
    SLICE_X6Y64          LUT6 (Prop_lut6_I4_O)        0.124     6.010 r  datapath/video/vga/Row_Counter/processQ[9]_i_1/O
                         net (fo=10, routed)          0.598     6.608    datapath/video/vga/Row_Counter/processQ[9]_i_1_n_0
    SLICE_X7Y64          FDRE                                         r  datapath/video/vga/Row_Counter/processQ_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    39.725 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.972    41.697    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.060 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.634    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    39.725 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.891    41.616    datapath/video/vga/Row_Counter/CLK
    SLICE_X7Y64          FDRE                                         r  datapath/video/vga/Row_Counter/processQ_reg[9]/C
                         clock pessimism              0.083    41.699    
                         clock uncertainty           -0.164    41.536    
    SLICE_X7Y64          FDRE (Setup_fdre_C_R)       -0.429    41.107    datapath/video/vga/Row_Counter/processQ_reg[9]
  -------------------------------------------------------------------
                         required time                         41.107    
                         arrival time                          -6.608    
  -------------------------------------------------------------------
                         slack                                 34.499    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 datapath/video/vga/Row_Counter/processQ_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            datapath/video/vga/Row_Counter/processQ_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.186ns (67.317%)  route 0.090ns (32.683%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.716ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.745     0.745    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.716     0.716    datapath/video/vga/Row_Counter/CLK
    SLICE_X7Y64          FDRE                                         r  datapath/video/vga/Row_Counter/processQ_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y64          FDRE (Prop_fdre_C_Q)         0.141     0.857 r  datapath/video/vga/Row_Counter/processQ_reg[5]/Q
                         net (fo=16, routed)          0.090     0.948    datapath/video/vga/Row_Counter/row_s[5]
    SLICE_X6Y64          LUT6 (Prop_lut6_I1_O)        0.045     0.993 r  datapath/video/vga/Row_Counter/processQ[6]_i_1/O
                         net (fo=1, routed)           0.000     0.993    datapath/video/vga/Row_Counter/p_0_in[6]
    SLICE_X6Y64          FDRE                                         r  datapath/video/vga/Row_Counter/processQ_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.022     1.022    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.993     0.993    datapath/video/vga/Row_Counter/CLK
    SLICE_X6Y64          FDRE                                         r  datapath/video/vga/Row_Counter/processQ_reg[6]/C
                         clock pessimism             -0.263     0.729    
    SLICE_X6Y64          FDRE (Hold_fdre_C_D)         0.120     0.849    datapath/video/vga/Row_Counter/processQ_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.849    
                         arrival time                           0.993    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 datapath/video/vga/Row_Counter/processQ_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            datapath/video/vga/Row_Counter/processQ_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.209ns (74.287%)  route 0.072ns (25.713%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.716ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.745     0.745    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.716     0.716    datapath/video/vga/Row_Counter/CLK
    SLICE_X6Y64          FDRE                                         r  datapath/video/vga/Row_Counter/processQ_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y64          FDRE (Prop_fdre_C_Q)         0.164     0.880 r  datapath/video/vga/Row_Counter/processQ_reg[1]/Q
                         net (fo=15, routed)          0.072     0.953    datapath/video/vga/Row_Counter/row_s[1]
    SLICE_X7Y64          LUT6 (Prop_lut6_I4_O)        0.045     0.998 r  datapath/video/vga/Row_Counter/processQ[5]_i_1/O
                         net (fo=1, routed)           0.000     0.998    datapath/video/vga/Row_Counter/p_0_in[5]
    SLICE_X7Y64          FDRE                                         r  datapath/video/vga/Row_Counter/processQ_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.022     1.022    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.993     0.993    datapath/video/vga/Row_Counter/CLK
    SLICE_X7Y64          FDRE                                         r  datapath/video/vga/Row_Counter/processQ_reg[5]/C
                         clock pessimism             -0.263     0.729    
    SLICE_X7Y64          FDRE (Hold_fdre_C_D)         0.092     0.821    datapath/video/vga/Row_Counter/processQ_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.821    
                         arrival time                           0.998    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 datapath/video/vga/Row_Counter/processQ_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            datapath/video/vga/Row_Counter/processQ_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.227ns (69.891%)  route 0.098ns (30.109%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.716ns
    Clock Pessimism Removal (CPR):    0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.745     0.745    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.716     0.716    datapath/video/vga/Row_Counter/CLK
    SLICE_X7Y64          FDRE                                         r  datapath/video/vga/Row_Counter/processQ_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y64          FDRE (Prop_fdre_C_Q)         0.128     0.844 r  datapath/video/vga/Row_Counter/processQ_reg[8]/Q
                         net (fo=11, routed)          0.098     0.942    datapath/video/vga/Row_Counter/row_s[8]
    SLICE_X7Y64          LUT6 (Prop_lut6_I4_O)        0.099     1.041 r  datapath/video/vga/Row_Counter/processQ[9]_i_3/O
                         net (fo=1, routed)           0.000     1.041    datapath/video/vga/Row_Counter/p_0_in[9]
    SLICE_X7Y64          FDRE                                         r  datapath/video/vga/Row_Counter/processQ_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.022     1.022    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.993     0.993    datapath/video/vga/Row_Counter/CLK
    SLICE_X7Y64          FDRE                                         r  datapath/video/vga/Row_Counter/processQ_reg[9]/C
                         clock pessimism             -0.276     0.716    
    SLICE_X7Y64          FDRE (Hold_fdre_C_D)         0.092     0.808    datapath/video/vga/Row_Counter/processQ_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.808    
                         arrival time                           1.041    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 datapath/video/vga/Row_Counter/processQ_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            datapath/video/vga/Row_Counter/processQ_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.212ns (58.260%)  route 0.152ns (41.740%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.716ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.745     0.745    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.716     0.716    datapath/video/vga/Row_Counter/CLK
    SLICE_X6Y64          FDRE                                         r  datapath/video/vga/Row_Counter/processQ_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y64          FDRE (Prop_fdre_C_Q)         0.164     0.880 r  datapath/video/vga/Row_Counter/processQ_reg[6]/Q
                         net (fo=12, routed)          0.152     1.032    datapath/video/vga/Row_Counter/row_s[6]
    SLICE_X7Y64          LUT5 (Prop_lut5_I4_O)        0.048     1.080 r  datapath/video/vga/Row_Counter/processQ[8]_i_1/O
                         net (fo=1, routed)           0.000     1.080    datapath/video/vga/Row_Counter/p_0_in[8]
    SLICE_X7Y64          FDRE                                         r  datapath/video/vga/Row_Counter/processQ_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.022     1.022    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.993     0.993    datapath/video/vga/Row_Counter/CLK
    SLICE_X7Y64          FDRE                                         r  datapath/video/vga/Row_Counter/processQ_reg[8]/C
                         clock pessimism             -0.263     0.729    
    SLICE_X7Y64          FDRE (Hold_fdre_C_D)         0.107     0.836    datapath/video/vga/Row_Counter/processQ_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.836    
                         arrival time                           1.080    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 datapath/video/vga/Row_Counter/processQ_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            datapath/video/vga/Row_Counter/processQ_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.209ns (57.913%)  route 0.152ns (42.087%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.716ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.745     0.745    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.716     0.716    datapath/video/vga/Row_Counter/CLK
    SLICE_X6Y64          FDRE                                         r  datapath/video/vga/Row_Counter/processQ_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y64          FDRE (Prop_fdre_C_Q)         0.164     0.880 r  datapath/video/vga/Row_Counter/processQ_reg[6]/Q
                         net (fo=12, routed)          0.152     1.032    datapath/video/vga/Row_Counter/row_s[6]
    SLICE_X7Y64          LUT4 (Prop_lut4_I1_O)        0.045     1.077 r  datapath/video/vga/Row_Counter/processQ[7]_i_1/O
                         net (fo=1, routed)           0.000     1.077    datapath/video/vga/Row_Counter/p_0_in[7]
    SLICE_X7Y64          FDRE                                         r  datapath/video/vga/Row_Counter/processQ_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.022     1.022    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.993     0.993    datapath/video/vga/Row_Counter/CLK
    SLICE_X7Y64          FDRE                                         r  datapath/video/vga/Row_Counter/processQ_reg[7]/C
                         clock pessimism             -0.263     0.729    
    SLICE_X7Y64          FDRE (Hold_fdre_C_D)         0.091     0.820    datapath/video/vga/Row_Counter/processQ_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.820    
                         arrival time                           1.077    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 datapath/video/vga/Column_Counter/processQ_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            datapath/video/vga/Column_Counter/processQ_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.247ns (63.843%)  route 0.140ns (36.157%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.962ns
    Source Clock Delay      (SCD):    0.687ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.745     0.745    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.687     0.687    datapath/video/vga/Column_Counter/CLK
    SLICE_X8Y67          FDRE                                         r  datapath/video/vga/Column_Counter/processQ_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y67          FDRE (Prop_fdre_C_Q)         0.148     0.835 r  datapath/video/vga/Column_Counter/processQ_reg[8]/Q
                         net (fo=12, routed)          0.140     0.975    datapath/video/vga/Column_Counter/column_s[8]
    SLICE_X8Y67          LUT6 (Prop_lut6_I5_O)        0.099     1.074 r  datapath/video/vga/Column_Counter/processQ[9]_i_3__0/O
                         net (fo=1, routed)           0.000     1.074    datapath/video/vga/Column_Counter/p_0_in__0[9]
    SLICE_X8Y67          FDRE                                         r  datapath/video/vga/Column_Counter/processQ_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.022     1.022    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.962     0.962    datapath/video/vga/Column_Counter/CLK
    SLICE_X8Y67          FDRE                                         r  datapath/video/vga/Column_Counter/processQ_reg[9]/C
                         clock pessimism             -0.274     0.687    
    SLICE_X8Y67          FDRE (Hold_fdre_C_D)         0.121     0.808    datapath/video/vga/Column_Counter/processQ_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.808    
                         arrival time                           1.074    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 datapath/video/vga/Column_Counter/processQ_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            datapath/video/vga/Column_Counter/processQ_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.183ns (48.726%)  route 0.193ns (51.274%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.990ns
    Source Clock Delay      (SCD):    0.714ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.745     0.745    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.714     0.714    datapath/video/vga/Column_Counter/CLK
    SLICE_X7Y67          FDRE                                         r  datapath/video/vga/Column_Counter/processQ_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y67          FDRE (Prop_fdre_C_Q)         0.141     0.855 r  datapath/video/vga/Column_Counter/processQ_reg[6]/Q
                         net (fo=12, routed)          0.193     1.048    datapath/video/vga/Column_Counter/column_s[6]
    SLICE_X7Y67          LUT3 (Prop_lut3_I1_O)        0.042     1.090 r  datapath/video/vga/Column_Counter/processQ[6]_i_1__0/O
                         net (fo=1, routed)           0.000     1.090    datapath/video/vga/Column_Counter/p_0_in__0[6]
    SLICE_X7Y67          FDRE                                         r  datapath/video/vga/Column_Counter/processQ_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.022     1.022    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.990     0.990    datapath/video/vga/Column_Counter/CLK
    SLICE_X7Y67          FDRE                                         r  datapath/video/vga/Column_Counter/processQ_reg[6]/C
                         clock pessimism             -0.275     0.714    
    SLICE_X7Y67          FDRE (Hold_fdre_C_D)         0.105     0.819    datapath/video/vga/Column_Counter/processQ_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.819    
                         arrival time                           1.090    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 datapath/video/vga/Column_Counter/processQ_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            datapath/video/vga/Column_Counter/processQ_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.209ns (49.595%)  route 0.212ns (50.405%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.961ns
    Source Clock Delay      (SCD):    0.687ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.745     0.745    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.687     0.687    datapath/video/vga/Column_Counter/CLK
    SLICE_X8Y67          FDRE                                         r  datapath/video/vga/Column_Counter/processQ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y67          FDRE (Prop_fdre_C_Q)         0.164     0.851 r  datapath/video/vga/Column_Counter/processQ_reg[0]/Q
                         net (fo=10, routed)          0.212     1.064    datapath/video/vga/Column_Counter/column_s[0]
    SLICE_X8Y68          LUT6 (Prop_lut6_I4_O)        0.045     1.109 r  datapath/video/vga/Column_Counter/processQ[5]_i_1__0/O
                         net (fo=1, routed)           0.000     1.109    datapath/video/vga/Column_Counter/p_0_in__0[5]
    SLICE_X8Y68          FDRE                                         r  datapath/video/vga/Column_Counter/processQ_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.022     1.022    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.961     0.961    datapath/video/vga/Column_Counter/CLK
    SLICE_X8Y68          FDRE                                         r  datapath/video/vga/Column_Counter/processQ_reg[5]/C
                         clock pessimism             -0.260     0.700    
    SLICE_X8Y68          FDRE (Hold_fdre_C_D)         0.121     0.821    datapath/video/vga/Column_Counter/processQ_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.821    
                         arrival time                           1.109    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 datapath/video/vga/Row_Counter/processQ_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            datapath/video/vga/Row_Counter/processQ_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.249ns (57.740%)  route 0.182ns (42.260%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.965ns
    Source Clock Delay      (SCD):    0.689ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.745     0.745    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.689     0.689    datapath/video/vga/Row_Counter/CLK
    SLICE_X8Y64          FDRE                                         r  datapath/video/vga/Row_Counter/processQ_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y64          FDRE (Prop_fdre_C_Q)         0.148     0.837 r  datapath/video/vga/Row_Counter/processQ_reg[3]/Q
                         net (fo=16, routed)          0.182     1.019    datapath/video/vga/Row_Counter/row_s[3]
    SLICE_X8Y64          LUT4 (Prop_lut4_I0_O)        0.101     1.120 r  datapath/video/vga/Row_Counter/processQ[3]_i_1__1/O
                         net (fo=1, routed)           0.000     1.120    datapath/video/vga/Row_Counter/processQ[3]_i_1__1_n_0
    SLICE_X8Y64          FDRE                                         r  datapath/video/vga/Row_Counter/processQ_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.022     1.022    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.965     0.965    datapath/video/vga/Row_Counter/CLK
    SLICE_X8Y64          FDRE                                         r  datapath/video/vga/Row_Counter/processQ_reg[3]/C
                         clock pessimism             -0.275     0.689    
    SLICE_X8Y64          FDRE (Hold_fdre_C_D)         0.131     0.820    datapath/video/vga/Row_Counter/processQ_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.820    
                         arrival time                           1.120    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 datapath/video/vga/Row_Counter/processQ_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            datapath/video/vga/Row_Counter/processQ_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.246ns (56.912%)  route 0.186ns (43.088%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.965ns
    Source Clock Delay      (SCD):    0.689ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.745     0.745    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.689     0.689    datapath/video/vga/Row_Counter/CLK
    SLICE_X8Y64          FDRE                                         r  datapath/video/vga/Row_Counter/processQ_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y64          FDRE (Prop_fdre_C_Q)         0.148     0.837 r  datapath/video/vga/Row_Counter/processQ_reg[3]/Q
                         net (fo=16, routed)          0.186     1.023    datapath/video/vga/Row_Counter/row_s[3]
    SLICE_X8Y64          LUT5 (Prop_lut5_I3_O)        0.098     1.121 r  datapath/video/vga/Row_Counter/processQ[4]_i_1/O
                         net (fo=1, routed)           0.000     1.121    datapath/video/vga/Row_Counter/p_0_in[4]
    SLICE_X8Y64          FDRE                                         r  datapath/video/vga/Row_Counter/processQ_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.022     1.022    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.965     0.965    datapath/video/vga/Row_Counter/CLK
    SLICE_X8Y64          FDRE                                         r  datapath/video/vga/Row_Counter/processQ_reg[4]/C
                         clock pessimism             -0.275     0.689    
    SLICE_X8Y64          FDRE (Hold_fdre_C_D)         0.121     0.810    datapath/video/vga/Row_Counter/processQ_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.810    
                         arrival time                           1.121    
  -------------------------------------------------------------------
                         slack                                  0.311    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 19.863 }
Period(ns):         39.725
Sources:            { datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         39.725      37.570     BUFGCTRL_X0Y1    datapath/video/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         39.725      38.476     MMCME2_ADV_X1Y0  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X8Y67      datapath/video/vga/Column_Counter/processQ_reg[9]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X7Y64      datapath/video/vga/Row_Counter/processQ_reg[8]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X7Y64      datapath/video/vga/Row_Counter/processQ_reg[9]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X8Y67      datapath/video/vga/Column_Counter/processQ_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X7Y68      datapath/video/vga/Column_Counter/processQ_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X8Y67      datapath/video/vga/Column_Counter/processQ_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X8Y68      datapath/video/vga/Column_Counter/processQ_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X8Y68      datapath/video/vga/Column_Counter/processQ_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.725      173.635    MMCME2_ADV_X1Y0  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X7Y64      datapath/video/vga/Row_Counter/processQ_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X7Y64      datapath/video/vga/Row_Counter/processQ_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X6Y64      datapath/video/vga/Row_Counter/processQ_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X6Y64      datapath/video/vga/Row_Counter/processQ_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X7Y64      datapath/video/vga/Row_Counter/processQ_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X6Y64      datapath/video/vga/Row_Counter/processQ_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X7Y64      datapath/video/vga/Row_Counter/processQ_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X7Y64      datapath/video/vga/Row_Counter/processQ_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X7Y64      datapath/video/vga/Row_Counter/processQ_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X8Y68      datapath/video/vga/Column_Counter/processQ_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X8Y67      datapath/video/vga/Column_Counter/processQ_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X8Y67      datapath/video/vga/Column_Counter/processQ_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X7Y64      datapath/video/vga/Row_Counter/processQ_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X7Y64      datapath/video/vga/Row_Counter/processQ_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X7Y64      datapath/video/vga/Row_Counter/processQ_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X7Y64      datapath/video/vga/Row_Counter/processQ_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X8Y67      datapath/video/vga/Column_Counter/processQ_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X8Y67      datapath/video/vga/Column_Counter/processQ_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X7Y68      datapath/video/vga/Column_Counter/processQ_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X7Y68      datapath/video/vga/Column_Counter/processQ_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y2    datapath/video/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y0  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.765ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.173ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.765ns  (required time - arrival time)
  Source:                 control_unit/FSM_onehot_state_NESController_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/NES_wire_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.951ns  (logic 1.507ns (30.439%)  route 3.444ns (69.561%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.393ns = ( 15.393 - 10.000 ) 
    Source Clock Delay      (SCD):    5.706ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          2.021     5.706    control_unit/clk
    SLICE_X0Y62          FDRE                                         r  control_unit/FSM_onehot_state_NESController_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          FDRE (Prop_fdre_C_Q)         0.419     6.125 r  control_unit/FSM_onehot_state_NESController_reg[4]/Q
                         net (fo=3, routed)           1.154     7.279    control_unit/FSM_onehot_state_NESController_reg_n_0_[4]
    SLICE_X0Y62          LUT4 (Prop_lut4_I0_O)        0.325     7.604 r  control_unit/FSM_onehot_state_NESController[18]_i_9/O
                         net (fo=2, routed)           0.623     8.228    control_unit/FSM_onehot_state_NESController[18]_i_9_n_0
    SLICE_X1Y63          LUT6 (Prop_lut6_I1_O)        0.326     8.554 f  control_unit/NES_wire[7]_i_4/O
                         net (fo=2, routed)           0.544     9.098    control_unit/NES_wire[7]_i_4_n_0
    SLICE_X1Y61          LUT5 (Prop_lut5_I4_O)        0.118     9.216 r  control_unit/NES_wire[4]_i_3/O
                         net (fo=4, routed)           0.740     9.956    datapath/NES_wire_reg[4]_1
    SLICE_X2Y63          LUT5 (Prop_lut5_I1_O)        0.319    10.275 r  datapath/NES_wire[0]_i_1/O
                         net (fo=1, routed)           0.382    10.657    datapath/NES_wire[0]_i_1_n_0
    SLICE_X2Y63          FDRE                                         r  datapath/NES_wire_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.893    15.393    datapath/clk
    SLICE_X2Y63          FDRE                                         r  datapath/NES_wire_reg[0]/C
                         clock pessimism              0.287    15.680    
                         clock uncertainty           -0.035    15.645    
    SLICE_X2Y63          FDRE (Setup_fdre_C_D)       -0.223    15.422    datapath/NES_wire_reg[0]
  -------------------------------------------------------------------
                         required time                         15.422    
                         arrival time                         -10.657    
  -------------------------------------------------------------------
                         slack                                  4.765    

Slack (MET) :             5.067ns  (required time - arrival time)
  Source:                 control_unit/FSM_onehot_state_NESController_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/NES_wire_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.804ns  (logic 1.514ns (31.513%)  route 3.290ns (68.487%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.393ns = ( 15.393 - 10.000 ) 
    Source Clock Delay      (SCD):    5.706ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          2.021     5.706    control_unit/clk
    SLICE_X0Y62          FDRE                                         r  control_unit/FSM_onehot_state_NESController_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          FDRE (Prop_fdre_C_Q)         0.419     6.125 r  control_unit/FSM_onehot_state_NESController_reg[4]/Q
                         net (fo=3, routed)           1.154     7.279    control_unit/FSM_onehot_state_NESController_reg_n_0_[4]
    SLICE_X0Y62          LUT4 (Prop_lut4_I0_O)        0.325     7.604 r  control_unit/FSM_onehot_state_NESController[18]_i_9/O
                         net (fo=2, routed)           0.623     8.228    control_unit/FSM_onehot_state_NESController[18]_i_9_n_0
    SLICE_X1Y63          LUT6 (Prop_lut6_I1_O)        0.326     8.554 f  control_unit/NES_wire[7]_i_4/O
                         net (fo=2, routed)           0.544     9.098    control_unit/NES_wire[7]_i_4_n_0
    SLICE_X1Y61          LUT5 (Prop_lut5_I4_O)        0.118     9.216 r  control_unit/NES_wire[4]_i_3/O
                         net (fo=4, routed)           0.590     9.805    datapath/NES_wire_reg[4]_1
    SLICE_X1Y63          LUT5 (Prop_lut5_I2_O)        0.326    10.131 r  datapath/NES_wire[4]_i_1/O
                         net (fo=1, routed)           0.379    10.510    datapath/NES_wire[4]_i_1_n_0
    SLICE_X1Y63          FDRE                                         r  datapath/NES_wire_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.893    15.393    datapath/clk
    SLICE_X1Y63          FDRE                                         r  datapath/NES_wire_reg[4]/C
                         clock pessimism              0.287    15.680    
                         clock uncertainty           -0.035    15.645    
    SLICE_X1Y63          FDRE (Setup_fdre_C_D)       -0.067    15.578    datapath/NES_wire_reg[4]
  -------------------------------------------------------------------
                         required time                         15.578    
                         arrival time                         -10.510    
  -------------------------------------------------------------------
                         slack                                  5.067    

Slack (MET) :             5.256ns  (required time - arrival time)
  Source:                 control_unit/FSM_onehot_state_NESController_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/NES_wire_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.668ns  (logic 1.318ns (28.234%)  route 3.350ns (71.766%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.394ns = ( 15.394 - 10.000 ) 
    Source Clock Delay      (SCD):    5.706ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          2.021     5.706    control_unit/clk
    SLICE_X0Y62          FDRE                                         r  control_unit/FSM_onehot_state_NESController_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          FDRE (Prop_fdre_C_Q)         0.419     6.125 r  control_unit/FSM_onehot_state_NESController_reg[4]/Q
                         net (fo=3, routed)           1.154     7.279    control_unit/FSM_onehot_state_NESController_reg_n_0_[4]
    SLICE_X0Y62          LUT4 (Prop_lut4_I0_O)        0.325     7.604 r  control_unit/FSM_onehot_state_NESController[18]_i_9/O
                         net (fo=2, routed)           0.623     8.228    control_unit/FSM_onehot_state_NESController[18]_i_9_n_0
    SLICE_X1Y63          LUT6 (Prop_lut6_I1_O)        0.326     8.554 f  control_unit/NES_wire[7]_i_4/O
                         net (fo=2, routed)           0.544     9.098    control_unit/NES_wire[7]_i_4_n_0
    SLICE_X1Y61          LUT5 (Prop_lut5_I4_O)        0.124     9.222 r  control_unit/NES_wire[7]_i_2/O
                         net (fo=4, routed)           0.460     9.682    datapath/NES_wire_reg[7]_1
    SLICE_X2Y62          LUT5 (Prop_lut5_I1_O)        0.124     9.806 r  datapath/NES_wire[5]_i_1/O
                         net (fo=1, routed)           0.568    10.374    datapath/NES_wire[5]_i_1_n_0
    SLICE_X2Y62          FDRE                                         r  datapath/NES_wire_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.894    15.394    datapath/clk
    SLICE_X2Y62          FDRE                                         r  datapath/NES_wire_reg[5]/C
                         clock pessimism              0.287    15.681    
                         clock uncertainty           -0.035    15.646    
    SLICE_X2Y62          FDRE (Setup_fdre_C_D)       -0.016    15.630    datapath/NES_wire_reg[5]
  -------------------------------------------------------------------
                         required time                         15.630    
                         arrival time                         -10.374    
  -------------------------------------------------------------------
                         slack                                  5.256    

Slack (MET) :             5.345ns  (required time - arrival time)
  Source:                 control_unit/FSM_onehot_state_NESController_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_unit/FSM_onehot_state_NESController_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.389ns  (logic 1.194ns (27.207%)  route 3.195ns (72.793%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.393ns = ( 15.393 - 10.000 ) 
    Source Clock Delay      (SCD):    5.706ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          2.021     5.706    control_unit/clk
    SLICE_X0Y62          FDRE                                         r  control_unit/FSM_onehot_state_NESController_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          FDRE (Prop_fdre_C_Q)         0.419     6.125 r  control_unit/FSM_onehot_state_NESController_reg[4]/Q
                         net (fo=3, routed)           1.154     7.279    control_unit/FSM_onehot_state_NESController_reg_n_0_[4]
    SLICE_X0Y62          LUT4 (Prop_lut4_I0_O)        0.325     7.604 r  control_unit/FSM_onehot_state_NESController[18]_i_9/O
                         net (fo=2, routed)           0.677     8.281    control_unit/FSM_onehot_state_NESController[18]_i_9_n_0
    SLICE_X1Y62          LUT6 (Prop_lut6_I4_O)        0.326     8.607 f  control_unit/FSM_onehot_state_NESController[18]_i_3/O
                         net (fo=1, routed)           0.810     9.418    control_unit/FSM_onehot_state_NESController[18]_i_3_n_0
    SLICE_X1Y64          LUT5 (Prop_lut5_I1_O)        0.124     9.542 r  control_unit/FSM_onehot_state_NESController[18]_i_1/O
                         net (fo=19, routed)          0.553    10.095    control_unit/FSM_onehot_state_NESController[18]_i_1_n_0
    SLICE_X0Y63          FDRE                                         r  control_unit/FSM_onehot_state_NESController_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.893    15.393    control_unit/clk
    SLICE_X0Y63          FDRE                                         r  control_unit/FSM_onehot_state_NESController_reg[5]/C
                         clock pessimism              0.287    15.680    
                         clock uncertainty           -0.035    15.645    
    SLICE_X0Y63          FDRE (Setup_fdre_C_CE)      -0.205    15.440    control_unit/FSM_onehot_state_NESController_reg[5]
  -------------------------------------------------------------------
                         required time                         15.440    
                         arrival time                         -10.095    
  -------------------------------------------------------------------
                         slack                                  5.345    

Slack (MET) :             5.345ns  (required time - arrival time)
  Source:                 control_unit/FSM_onehot_state_NESController_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_unit/FSM_onehot_state_NESController_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.389ns  (logic 1.194ns (27.207%)  route 3.195ns (72.793%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.393ns = ( 15.393 - 10.000 ) 
    Source Clock Delay      (SCD):    5.706ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          2.021     5.706    control_unit/clk
    SLICE_X0Y62          FDRE                                         r  control_unit/FSM_onehot_state_NESController_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          FDRE (Prop_fdre_C_Q)         0.419     6.125 r  control_unit/FSM_onehot_state_NESController_reg[4]/Q
                         net (fo=3, routed)           1.154     7.279    control_unit/FSM_onehot_state_NESController_reg_n_0_[4]
    SLICE_X0Y62          LUT4 (Prop_lut4_I0_O)        0.325     7.604 r  control_unit/FSM_onehot_state_NESController[18]_i_9/O
                         net (fo=2, routed)           0.677     8.281    control_unit/FSM_onehot_state_NESController[18]_i_9_n_0
    SLICE_X1Y62          LUT6 (Prop_lut6_I4_O)        0.326     8.607 f  control_unit/FSM_onehot_state_NESController[18]_i_3/O
                         net (fo=1, routed)           0.810     9.418    control_unit/FSM_onehot_state_NESController[18]_i_3_n_0
    SLICE_X1Y64          LUT5 (Prop_lut5_I1_O)        0.124     9.542 r  control_unit/FSM_onehot_state_NESController[18]_i_1/O
                         net (fo=19, routed)          0.553    10.095    control_unit/FSM_onehot_state_NESController[18]_i_1_n_0
    SLICE_X0Y63          FDRE                                         r  control_unit/FSM_onehot_state_NESController_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.893    15.393    control_unit/clk
    SLICE_X0Y63          FDRE                                         r  control_unit/FSM_onehot_state_NESController_reg[6]/C
                         clock pessimism              0.287    15.680    
                         clock uncertainty           -0.035    15.645    
    SLICE_X0Y63          FDRE (Setup_fdre_C_CE)      -0.205    15.440    control_unit/FSM_onehot_state_NESController_reg[6]
  -------------------------------------------------------------------
                         required time                         15.440    
                         arrival time                         -10.095    
  -------------------------------------------------------------------
                         slack                                  5.345    

Slack (MET) :             5.345ns  (required time - arrival time)
  Source:                 control_unit/FSM_onehot_state_NESController_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_unit/FSM_onehot_state_NESController_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.389ns  (logic 1.194ns (27.207%)  route 3.195ns (72.793%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.393ns = ( 15.393 - 10.000 ) 
    Source Clock Delay      (SCD):    5.706ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          2.021     5.706    control_unit/clk
    SLICE_X0Y62          FDRE                                         r  control_unit/FSM_onehot_state_NESController_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          FDRE (Prop_fdre_C_Q)         0.419     6.125 r  control_unit/FSM_onehot_state_NESController_reg[4]/Q
                         net (fo=3, routed)           1.154     7.279    control_unit/FSM_onehot_state_NESController_reg_n_0_[4]
    SLICE_X0Y62          LUT4 (Prop_lut4_I0_O)        0.325     7.604 r  control_unit/FSM_onehot_state_NESController[18]_i_9/O
                         net (fo=2, routed)           0.677     8.281    control_unit/FSM_onehot_state_NESController[18]_i_9_n_0
    SLICE_X1Y62          LUT6 (Prop_lut6_I4_O)        0.326     8.607 f  control_unit/FSM_onehot_state_NESController[18]_i_3/O
                         net (fo=1, routed)           0.810     9.418    control_unit/FSM_onehot_state_NESController[18]_i_3_n_0
    SLICE_X1Y64          LUT5 (Prop_lut5_I1_O)        0.124     9.542 r  control_unit/FSM_onehot_state_NESController[18]_i_1/O
                         net (fo=19, routed)          0.553    10.095    control_unit/FSM_onehot_state_NESController[18]_i_1_n_0
    SLICE_X0Y63          FDRE                                         r  control_unit/FSM_onehot_state_NESController_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.893    15.393    control_unit/clk
    SLICE_X0Y63          FDRE                                         r  control_unit/FSM_onehot_state_NESController_reg[7]/C
                         clock pessimism              0.287    15.680    
                         clock uncertainty           -0.035    15.645    
    SLICE_X0Y63          FDRE (Setup_fdre_C_CE)      -0.205    15.440    control_unit/FSM_onehot_state_NESController_reg[7]
  -------------------------------------------------------------------
                         required time                         15.440    
                         arrival time                         -10.095    
  -------------------------------------------------------------------
                         slack                                  5.345    

Slack (MET) :             5.345ns  (required time - arrival time)
  Source:                 control_unit/FSM_onehot_state_NESController_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_unit/FSM_onehot_state_NESController_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.389ns  (logic 1.194ns (27.207%)  route 3.195ns (72.793%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.393ns = ( 15.393 - 10.000 ) 
    Source Clock Delay      (SCD):    5.706ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          2.021     5.706    control_unit/clk
    SLICE_X0Y62          FDRE                                         r  control_unit/FSM_onehot_state_NESController_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          FDRE (Prop_fdre_C_Q)         0.419     6.125 r  control_unit/FSM_onehot_state_NESController_reg[4]/Q
                         net (fo=3, routed)           1.154     7.279    control_unit/FSM_onehot_state_NESController_reg_n_0_[4]
    SLICE_X0Y62          LUT4 (Prop_lut4_I0_O)        0.325     7.604 r  control_unit/FSM_onehot_state_NESController[18]_i_9/O
                         net (fo=2, routed)           0.677     8.281    control_unit/FSM_onehot_state_NESController[18]_i_9_n_0
    SLICE_X1Y62          LUT6 (Prop_lut6_I4_O)        0.326     8.607 f  control_unit/FSM_onehot_state_NESController[18]_i_3/O
                         net (fo=1, routed)           0.810     9.418    control_unit/FSM_onehot_state_NESController[18]_i_3_n_0
    SLICE_X1Y64          LUT5 (Prop_lut5_I1_O)        0.124     9.542 r  control_unit/FSM_onehot_state_NESController[18]_i_1/O
                         net (fo=19, routed)          0.553    10.095    control_unit/FSM_onehot_state_NESController[18]_i_1_n_0
    SLICE_X0Y63          FDRE                                         r  control_unit/FSM_onehot_state_NESController_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.893    15.393    control_unit/clk
    SLICE_X0Y63          FDRE                                         r  control_unit/FSM_onehot_state_NESController_reg[8]/C
                         clock pessimism              0.287    15.680    
                         clock uncertainty           -0.035    15.645    
    SLICE_X0Y63          FDRE (Setup_fdre_C_CE)      -0.205    15.440    control_unit/FSM_onehot_state_NESController_reg[8]
  -------------------------------------------------------------------
                         required time                         15.440    
                         arrival time                         -10.095    
  -------------------------------------------------------------------
                         slack                                  5.345    

Slack (MET) :             5.401ns  (required time - arrival time)
  Source:                 control_unit/FSM_onehot_state_NESController_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_unit/FSM_onehot_state_NESController_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.334ns  (logic 1.194ns (27.547%)  route 3.140ns (72.453%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.395ns = ( 15.395 - 10.000 ) 
    Source Clock Delay      (SCD):    5.706ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          2.021     5.706    control_unit/clk
    SLICE_X0Y62          FDRE                                         r  control_unit/FSM_onehot_state_NESController_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          FDRE (Prop_fdre_C_Q)         0.419     6.125 r  control_unit/FSM_onehot_state_NESController_reg[4]/Q
                         net (fo=3, routed)           1.154     7.279    control_unit/FSM_onehot_state_NESController_reg_n_0_[4]
    SLICE_X0Y62          LUT4 (Prop_lut4_I0_O)        0.325     7.604 r  control_unit/FSM_onehot_state_NESController[18]_i_9/O
                         net (fo=2, routed)           0.677     8.281    control_unit/FSM_onehot_state_NESController[18]_i_9_n_0
    SLICE_X1Y62          LUT6 (Prop_lut6_I4_O)        0.326     8.607 f  control_unit/FSM_onehot_state_NESController[18]_i_3/O
                         net (fo=1, routed)           0.810     9.418    control_unit/FSM_onehot_state_NESController[18]_i_3_n_0
    SLICE_X1Y64          LUT5 (Prop_lut5_I1_O)        0.124     9.542 r  control_unit/FSM_onehot_state_NESController[18]_i_1/O
                         net (fo=19, routed)          0.499    10.040    control_unit/FSM_onehot_state_NESController[18]_i_1_n_0
    SLICE_X0Y61          FDRE                                         r  control_unit/FSM_onehot_state_NESController_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.895    15.395    control_unit/clk
    SLICE_X0Y61          FDRE                                         r  control_unit/FSM_onehot_state_NESController_reg[10]/C
                         clock pessimism              0.287    15.682    
                         clock uncertainty           -0.035    15.647    
    SLICE_X0Y61          FDRE (Setup_fdre_C_CE)      -0.205    15.442    control_unit/FSM_onehot_state_NESController_reg[10]
  -------------------------------------------------------------------
                         required time                         15.442    
                         arrival time                         -10.040    
  -------------------------------------------------------------------
                         slack                                  5.401    

Slack (MET) :             5.401ns  (required time - arrival time)
  Source:                 control_unit/FSM_onehot_state_NESController_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_unit/FSM_onehot_state_NESController_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.334ns  (logic 1.194ns (27.547%)  route 3.140ns (72.453%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.395ns = ( 15.395 - 10.000 ) 
    Source Clock Delay      (SCD):    5.706ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          2.021     5.706    control_unit/clk
    SLICE_X0Y62          FDRE                                         r  control_unit/FSM_onehot_state_NESController_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          FDRE (Prop_fdre_C_Q)         0.419     6.125 r  control_unit/FSM_onehot_state_NESController_reg[4]/Q
                         net (fo=3, routed)           1.154     7.279    control_unit/FSM_onehot_state_NESController_reg_n_0_[4]
    SLICE_X0Y62          LUT4 (Prop_lut4_I0_O)        0.325     7.604 r  control_unit/FSM_onehot_state_NESController[18]_i_9/O
                         net (fo=2, routed)           0.677     8.281    control_unit/FSM_onehot_state_NESController[18]_i_9_n_0
    SLICE_X1Y62          LUT6 (Prop_lut6_I4_O)        0.326     8.607 f  control_unit/FSM_onehot_state_NESController[18]_i_3/O
                         net (fo=1, routed)           0.810     9.418    control_unit/FSM_onehot_state_NESController[18]_i_3_n_0
    SLICE_X1Y64          LUT5 (Prop_lut5_I1_O)        0.124     9.542 r  control_unit/FSM_onehot_state_NESController[18]_i_1/O
                         net (fo=19, routed)          0.499    10.040    control_unit/FSM_onehot_state_NESController[18]_i_1_n_0
    SLICE_X0Y61          FDRE                                         r  control_unit/FSM_onehot_state_NESController_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.895    15.395    control_unit/clk
    SLICE_X0Y61          FDRE                                         r  control_unit/FSM_onehot_state_NESController_reg[11]/C
                         clock pessimism              0.287    15.682    
                         clock uncertainty           -0.035    15.647    
    SLICE_X0Y61          FDRE (Setup_fdre_C_CE)      -0.205    15.442    control_unit/FSM_onehot_state_NESController_reg[11]
  -------------------------------------------------------------------
                         required time                         15.442    
                         arrival time                         -10.040    
  -------------------------------------------------------------------
                         slack                                  5.401    

Slack (MET) :             5.401ns  (required time - arrival time)
  Source:                 control_unit/FSM_onehot_state_NESController_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_unit/FSM_onehot_state_NESController_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.334ns  (logic 1.194ns (27.547%)  route 3.140ns (72.453%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.395ns = ( 15.395 - 10.000 ) 
    Source Clock Delay      (SCD):    5.706ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          2.021     5.706    control_unit/clk
    SLICE_X0Y62          FDRE                                         r  control_unit/FSM_onehot_state_NESController_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          FDRE (Prop_fdre_C_Q)         0.419     6.125 r  control_unit/FSM_onehot_state_NESController_reg[4]/Q
                         net (fo=3, routed)           1.154     7.279    control_unit/FSM_onehot_state_NESController_reg_n_0_[4]
    SLICE_X0Y62          LUT4 (Prop_lut4_I0_O)        0.325     7.604 r  control_unit/FSM_onehot_state_NESController[18]_i_9/O
                         net (fo=2, routed)           0.677     8.281    control_unit/FSM_onehot_state_NESController[18]_i_9_n_0
    SLICE_X1Y62          LUT6 (Prop_lut6_I4_O)        0.326     8.607 f  control_unit/FSM_onehot_state_NESController[18]_i_3/O
                         net (fo=1, routed)           0.810     9.418    control_unit/FSM_onehot_state_NESController[18]_i_3_n_0
    SLICE_X1Y64          LUT5 (Prop_lut5_I1_O)        0.124     9.542 r  control_unit/FSM_onehot_state_NESController[18]_i_1/O
                         net (fo=19, routed)          0.499    10.040    control_unit/FSM_onehot_state_NESController[18]_i_1_n_0
    SLICE_X0Y61          FDRE                                         r  control_unit/FSM_onehot_state_NESController_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.895    15.395    control_unit/clk
    SLICE_X0Y61          FDRE                                         r  control_unit/FSM_onehot_state_NESController_reg[12]/C
                         clock pessimism              0.287    15.682    
                         clock uncertainty           -0.035    15.647    
    SLICE_X0Y61          FDRE (Setup_fdre_C_CE)      -0.205    15.442    control_unit/FSM_onehot_state_NESController_reg[12]
  -------------------------------------------------------------------
                         required time                         15.442    
                         arrival time                         -10.040    
  -------------------------------------------------------------------
                         slack                                  5.401    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 control_unit/FSM_onehot_state_NESController_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_unit/FSM_onehot_state_NESController_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.878%)  route 0.126ns (47.122%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.189ns
    Source Clock Delay      (SCD):    1.664ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.719     1.664    control_unit/clk
    SLICE_X0Y63          FDRE                                         r  control_unit/FSM_onehot_state_NESController_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDRE (Prop_fdre_C_Q)         0.141     1.805 r  control_unit/FSM_onehot_state_NESController_reg[8]/Q
                         net (fo=2, routed)           0.126     1.931    control_unit/FSM_onehot_state_NESController_reg_n_0_[8]
    SLICE_X0Y62          FDRE                                         r  control_unit/FSM_onehot_state_NESController_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.996     2.189    control_unit/clk
    SLICE_X0Y62          FDRE                                         r  control_unit/FSM_onehot_state_NESController_reg[9]/C
                         clock pessimism             -0.509     1.680    
    SLICE_X0Y62          FDRE (Hold_fdre_C_D)         0.078     1.758    control_unit/FSM_onehot_state_NESController_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.758    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 datapath/NES_counter/processQ_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/NES_counter/processQ_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.186ns (64.173%)  route 0.104ns (35.827%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.187ns
    Source Clock Delay      (SCD):    1.664ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.719     1.664    datapath/NES_counter/clk
    SLICE_X1Y65          FDRE                                         r  datapath/NES_counter/processQ_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y65          FDRE (Prop_fdre_C_Q)         0.141     1.805 r  datapath/NES_counter/processQ_reg[3]/Q
                         net (fo=8, routed)           0.104     1.909    datapath/NES_counter/processQ_reg_n_0_[3]
    SLICE_X0Y65          LUT5 (Prop_lut5_I3_O)        0.045     1.954 r  datapath/NES_counter/processQ[6]_i_1__1/O
                         net (fo=1, routed)           0.000     1.954    datapath/NES_counter/processQ[6]_i_1__1_n_0
    SLICE_X0Y65          FDRE                                         r  datapath/NES_counter/processQ_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.994     2.187    datapath/NES_counter/clk
    SLICE_X0Y65          FDRE                                         r  datapath/NES_counter/processQ_reg[6]/C
                         clock pessimism             -0.510     1.677    
    SLICE_X0Y65          FDRE (Hold_fdre_C_D)         0.092     1.769    datapath/NES_counter/processQ_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.769    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 datapath/leftPaddle_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/leftPaddle_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.363%)  route 0.150ns (44.637%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.189ns
    Source Clock Delay      (SCD):    1.663ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.718     1.663    datapath/clk
    SLICE_X4Y61          FDSE                                         r  datapath/leftPaddle_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y61          FDSE (Prop_fdse_C_Q)         0.141     1.804 r  datapath/leftPaddle_reg[2]/Q
                         net (fo=16, routed)          0.150     1.954    datapath/leftPaddle[2]
    SLICE_X6Y61          LUT6 (Prop_lut6_I3_O)        0.045     1.999 r  datapath/leftPaddle[4]_i_1/O
                         net (fo=1, routed)           0.000     1.999    datapath/p_2_in[4]
    SLICE_X6Y61          FDSE                                         r  datapath/leftPaddle_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.996     2.189    datapath/clk
    SLICE_X6Y61          FDSE                                         r  datapath/leftPaddle_reg[4]/C
                         clock pessimism             -0.510     1.679    
    SLICE_X6Y61          FDSE (Hold_fdse_C_D)         0.120     1.799    datapath/leftPaddle_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 control_unit/FSM_onehot_state_NESController_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_unit/FSM_onehot_state_NESController_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.477%)  route 0.133ns (48.523%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.189ns
    Source Clock Delay      (SCD):    1.665ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.720     1.665    control_unit/clk
    SLICE_X0Y62          FDRE                                         r  control_unit/FSM_onehot_state_NESController_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          FDRE (Prop_fdre_C_Q)         0.141     1.806 r  control_unit/FSM_onehot_state_NESController_reg[2]/Q
                         net (fo=4, routed)           0.133     1.939    control_unit/FSM_onehot_state_NESController_reg_n_0_[2]
    SLICE_X0Y62          FDRE                                         r  control_unit/FSM_onehot_state_NESController_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.996     2.189    control_unit/clk
    SLICE_X0Y62          FDRE                                         r  control_unit/FSM_onehot_state_NESController_reg[3]/C
                         clock pessimism             -0.524     1.665    
    SLICE_X0Y62          FDRE (Hold_fdre_C_D)         0.071     1.736    control_unit/FSM_onehot_state_NESController_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.736    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 datapath/old_NES_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/NES_activity_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.229ns (72.882%)  route 0.085ns (27.118%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.189ns
    Source Clock Delay      (SCD):    1.665ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.720     1.665    datapath/clk
    SLICE_X1Y62          FDRE                                         r  datapath/old_NES_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y62          FDRE (Prop_fdre_C_Q)         0.128     1.793 f  datapath/old_NES_reg[6]/Q
                         net (fo=1, routed)           0.085     1.879    datapath/old_NES[6]
    SLICE_X1Y62          LUT3 (Prop_lut3_I1_O)        0.101     1.980 r  datapath/NES_activity[6]_i_1/O
                         net (fo=1, routed)           0.000     1.980    datapath/NES_activity[6]_i_1_n_0
    SLICE_X1Y62          FDRE                                         r  datapath/NES_activity_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.996     2.189    datapath/clk
    SLICE_X1Y62          FDRE                                         r  datapath/NES_activity_reg[6]/C
                         clock pessimism             -0.524     1.665    
    SLICE_X1Y62          FDRE (Hold_fdre_C_D)         0.107     1.772    datapath/NES_activity_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.772    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 datapath/NES_counter/processQ_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/NES_counter/processQ_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.490%)  route 0.132ns (41.510%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.187ns
    Source Clock Delay      (SCD):    1.664ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.719     1.664    datapath/NES_counter/clk
    SLICE_X1Y65          FDRE                                         r  datapath/NES_counter/processQ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y65          FDRE (Prop_fdre_C_Q)         0.141     1.805 r  datapath/NES_counter/processQ_reg[0]/Q
                         net (fo=10, routed)          0.132     1.937    datapath/NES_counter/processQ_reg_n_0_[0]
    SLICE_X0Y65          LUT6 (Prop_lut6_I3_O)        0.045     1.982 r  datapath/NES_counter/processQ[5]_i_1__1/O
                         net (fo=1, routed)           0.000     1.982    datapath/NES_counter/processQ[5]_i_1__1_n_0
    SLICE_X0Y65          FDRE                                         r  datapath/NES_counter/processQ_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.994     2.187    datapath/NES_counter/clk
    SLICE_X0Y65          FDRE                                         r  datapath/NES_counter/processQ_reg[5]/C
                         clock pessimism             -0.510     1.677    
    SLICE_X0Y65          FDRE (Hold_fdre_C_D)         0.092     1.769    datapath/NES_counter/processQ_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.769    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 control_unit/FSM_onehot_state_NESController_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_unit/FSM_onehot_state_NESController_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.326%)  route 0.134ns (48.674%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.191ns
    Source Clock Delay      (SCD):    1.666ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.721     1.666    control_unit/clk
    SLICE_X0Y61          FDRE                                         r  control_unit/FSM_onehot_state_NESController_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDRE (Prop_fdre_C_Q)         0.141     1.807 r  control_unit/FSM_onehot_state_NESController_reg[12]/Q
                         net (fo=2, routed)           0.134     1.941    control_unit/FSM_onehot_state_NESController_reg_n_0_[12]
    SLICE_X0Y61          FDRE                                         r  control_unit/FSM_onehot_state_NESController_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.998     2.191    control_unit/clk
    SLICE_X0Y61          FDRE                                         r  control_unit/FSM_onehot_state_NESController_reg[13]/C
                         clock pessimism             -0.525     1.666    
    SLICE_X0Y61          FDRE (Hold_fdre_C_D)         0.047     1.713    control_unit/FSM_onehot_state_NESController_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.713    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 datapath/NES_counter/processQ_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/NES_counter/processQ_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.242%)  route 0.163ns (46.758%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.188ns
    Source Clock Delay      (SCD):    1.664ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.719     1.664    datapath/NES_counter/clk
    SLICE_X0Y65          FDRE                                         r  datapath/NES_counter/processQ_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.141     1.805 r  datapath/NES_counter/processQ_reg[6]/Q
                         net (fo=6, routed)           0.163     1.969    datapath/NES_counter/processQ_reg_n_0_[6]
    SLICE_X0Y64          LUT6 (Prop_lut6_I1_O)        0.045     2.014 r  datapath/NES_counter/processQ[9]_i_3__1/O
                         net (fo=1, routed)           0.000     2.014    datapath/NES_counter/p_0_in__1[9]
    SLICE_X0Y64          FDRE                                         r  datapath/NES_counter/processQ_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.995     2.188    datapath/NES_counter/clk
    SLICE_X0Y64          FDRE                                         r  datapath/NES_counter/processQ_reg[9]/C
                         clock pessimism             -0.509     1.679    
    SLICE_X0Y64          FDRE (Hold_fdre_C_D)         0.092     1.771    datapath/NES_counter/processQ_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.771    
                         arrival time                           2.014    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 datapath/NES_counter/processQ_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/NES_counter/processQ_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.090%)  route 0.164ns (46.910%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.188ns
    Source Clock Delay      (SCD):    1.664ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.719     1.664    datapath/NES_counter/clk
    SLICE_X0Y65          FDRE                                         r  datapath/NES_counter/processQ_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.141     1.805 r  datapath/NES_counter/processQ_reg[6]/Q
                         net (fo=6, routed)           0.164     1.970    datapath/NES_counter/processQ_reg_n_0_[6]
    SLICE_X0Y64          LUT5 (Prop_lut5_I0_O)        0.045     2.015 r  datapath/NES_counter/processQ[8]_i_1__1/O
                         net (fo=1, routed)           0.000     2.015    datapath/NES_counter/p_0_in__1[8]
    SLICE_X0Y64          FDRE                                         r  datapath/NES_counter/processQ_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.995     2.188    datapath/NES_counter/clk
    SLICE_X0Y64          FDRE                                         r  datapath/NES_counter/processQ_reg[8]/C
                         clock pessimism             -0.509     1.679    
    SLICE_X0Y64          FDRE (Hold_fdre_C_D)         0.091     1.770    datapath/NES_counter/processQ_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.770    
                         arrival time                           2.015    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 control_unit/FSM_onehot_state_NESController_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_unit/FSM_onehot_state_NESController_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.128ns (47.765%)  route 0.140ns (52.235%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.189ns
    Source Clock Delay      (SCD):    1.665ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.720     1.665    control_unit/clk
    SLICE_X0Y62          FDRE                                         r  control_unit/FSM_onehot_state_NESController_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          FDRE (Prop_fdre_C_Q)         0.128     1.793 r  control_unit/FSM_onehot_state_NESController_reg[3]/Q
                         net (fo=5, routed)           0.140     1.933    control_unit/FSM_onehot_state_NESController_reg_n_0_[3]
    SLICE_X0Y62          FDRE                                         r  control_unit/FSM_onehot_state_NESController_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.996     2.189    control_unit/clk
    SLICE_X0Y62          FDRE                                         r  control_unit/FSM_onehot_state_NESController_reg[4]/C
                         clock pessimism             -0.524     1.665    
    SLICE_X0Y62          FDRE (Hold_fdre_C_D)         0.023     1.688    control_unit/FSM_onehot_state_NESController_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.688    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.245    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X0Y62    control_unit/FSM_onehot_state_NESController_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y61    control_unit/FSM_onehot_state_NESController_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y61    control_unit/FSM_onehot_state_NESController_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y61    control_unit/FSM_onehot_state_NESController_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y61    control_unit/FSM_onehot_state_NESController_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y61    control_unit/FSM_onehot_state_NESController_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y61    control_unit/FSM_onehot_state_NESController_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y61    control_unit/FSM_onehot_state_NESController_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y61    control_unit/FSM_onehot_state_NESController_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y69    datapath/NES_delay_counter/processQ_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y69    datapath/NES_delay_counter/processQ_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y69    datapath/NES_delay_counter/processQ_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y69    datapath/NES_delay_counter/processQ_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y70    datapath/NES_delay_counter/processQ_reg[20]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y61    control_unit/FSM_onehot_state_NESController_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y61    control_unit/FSM_onehot_state_NESController_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y61    control_unit/FSM_onehot_state_NESController_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y61    control_unit/FSM_onehot_state_NESController_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y61    control_unit/FSM_onehot_state_NESController_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y65    datapath/NES_counter/processQ_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y64    datapath/NES_counter/processQ_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y64    datapath/NES_counter/processQ_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y65    datapath/NES_counter/processQ_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y65    datapath/NES_counter/processQ_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y65    datapath/NES_counter/processQ_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y65    datapath/NES_counter/processQ_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y65    datapath/NES_counter/processQ_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y64    datapath/NES_counter/processQ_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y64    datapath/NES_counter/processQ_reg[9]/C



