
BNS_200_07.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ed88  080001b0  080001b0  000011b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000188  0800ef38  0800ef38  0000ff38  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800f0c0  0800f0c0  00011170  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800f0c0  0800f0c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800f0c8  0800f0c8  00011170  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800f0c8  0800f0c8  000100c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800f0cc  0800f0cc  000100cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000170  20000000  0800f0d0  00011000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00011170  2**0
                  CONTENTS
 10 .bss          00004a78  20000170  20000170  00011170  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20004be8  20004be8  00011170  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00011170  2**0
                  CONTENTS, READONLY
 13 .debug_info   000213a4  00000000  00000000  000111a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00005655  00000000  00000000  00032544  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001ce8  00000000  00000000  00037ba0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000016b0  00000000  00000000  00039888  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002bada  00000000  00000000  0003af38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00027895  00000000  00000000  00066a12  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000f427a  00000000  00000000  0008e2a7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00182521  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00007cc4  00000000  00000000  00182564  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000063  00000000  00000000  0018a228  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	@ (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	@ (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000170 	.word	0x20000170
 80001cc:	00000000 	.word	0x00000000
 80001d0:	0800ef20 	.word	0x0800ef20

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	@ (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	@ (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	@ (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000174 	.word	0x20000174
 80001ec:	0800ef20 	.word	0x0800ef20

080001f0 <strlen>:
 80001f0:	4603      	mov	r3, r0
 80001f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001f6:	2a00      	cmp	r2, #0
 80001f8:	d1fb      	bne.n	80001f2 <strlen+0x2>
 80001fa:	1a18      	subs	r0, r3, r0
 80001fc:	3801      	subs	r0, #1
 80001fe:	4770      	bx	lr

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_uldivmod>:
 80002a0:	b953      	cbnz	r3, 80002b8 <__aeabi_uldivmod+0x18>
 80002a2:	b94a      	cbnz	r2, 80002b8 <__aeabi_uldivmod+0x18>
 80002a4:	2900      	cmp	r1, #0
 80002a6:	bf08      	it	eq
 80002a8:	2800      	cmpeq	r0, #0
 80002aa:	bf1c      	itt	ne
 80002ac:	f04f 31ff 	movne.w	r1, #4294967295
 80002b0:	f04f 30ff 	movne.w	r0, #4294967295
 80002b4:	f000 b988 	b.w	80005c8 <__aeabi_idiv0>
 80002b8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002bc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002c0:	f000 f806 	bl	80002d0 <__udivmoddi4>
 80002c4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002c8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002cc:	b004      	add	sp, #16
 80002ce:	4770      	bx	lr

080002d0 <__udivmoddi4>:
 80002d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002d4:	9d08      	ldr	r5, [sp, #32]
 80002d6:	468e      	mov	lr, r1
 80002d8:	4604      	mov	r4, r0
 80002da:	4688      	mov	r8, r1
 80002dc:	2b00      	cmp	r3, #0
 80002de:	d14a      	bne.n	8000376 <__udivmoddi4+0xa6>
 80002e0:	428a      	cmp	r2, r1
 80002e2:	4617      	mov	r7, r2
 80002e4:	d962      	bls.n	80003ac <__udivmoddi4+0xdc>
 80002e6:	fab2 f682 	clz	r6, r2
 80002ea:	b14e      	cbz	r6, 8000300 <__udivmoddi4+0x30>
 80002ec:	f1c6 0320 	rsb	r3, r6, #32
 80002f0:	fa01 f806 	lsl.w	r8, r1, r6
 80002f4:	fa20 f303 	lsr.w	r3, r0, r3
 80002f8:	40b7      	lsls	r7, r6
 80002fa:	ea43 0808 	orr.w	r8, r3, r8
 80002fe:	40b4      	lsls	r4, r6
 8000300:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000304:	fa1f fc87 	uxth.w	ip, r7
 8000308:	fbb8 f1fe 	udiv	r1, r8, lr
 800030c:	0c23      	lsrs	r3, r4, #16
 800030e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000312:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000316:	fb01 f20c 	mul.w	r2, r1, ip
 800031a:	429a      	cmp	r2, r3
 800031c:	d909      	bls.n	8000332 <__udivmoddi4+0x62>
 800031e:	18fb      	adds	r3, r7, r3
 8000320:	f101 30ff 	add.w	r0, r1, #4294967295
 8000324:	f080 80ea 	bcs.w	80004fc <__udivmoddi4+0x22c>
 8000328:	429a      	cmp	r2, r3
 800032a:	f240 80e7 	bls.w	80004fc <__udivmoddi4+0x22c>
 800032e:	3902      	subs	r1, #2
 8000330:	443b      	add	r3, r7
 8000332:	1a9a      	subs	r2, r3, r2
 8000334:	b2a3      	uxth	r3, r4
 8000336:	fbb2 f0fe 	udiv	r0, r2, lr
 800033a:	fb0e 2210 	mls	r2, lr, r0, r2
 800033e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000342:	fb00 fc0c 	mul.w	ip, r0, ip
 8000346:	459c      	cmp	ip, r3
 8000348:	d909      	bls.n	800035e <__udivmoddi4+0x8e>
 800034a:	18fb      	adds	r3, r7, r3
 800034c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000350:	f080 80d6 	bcs.w	8000500 <__udivmoddi4+0x230>
 8000354:	459c      	cmp	ip, r3
 8000356:	f240 80d3 	bls.w	8000500 <__udivmoddi4+0x230>
 800035a:	443b      	add	r3, r7
 800035c:	3802      	subs	r0, #2
 800035e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000362:	eba3 030c 	sub.w	r3, r3, ip
 8000366:	2100      	movs	r1, #0
 8000368:	b11d      	cbz	r5, 8000372 <__udivmoddi4+0xa2>
 800036a:	40f3      	lsrs	r3, r6
 800036c:	2200      	movs	r2, #0
 800036e:	e9c5 3200 	strd	r3, r2, [r5]
 8000372:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000376:	428b      	cmp	r3, r1
 8000378:	d905      	bls.n	8000386 <__udivmoddi4+0xb6>
 800037a:	b10d      	cbz	r5, 8000380 <__udivmoddi4+0xb0>
 800037c:	e9c5 0100 	strd	r0, r1, [r5]
 8000380:	2100      	movs	r1, #0
 8000382:	4608      	mov	r0, r1
 8000384:	e7f5      	b.n	8000372 <__udivmoddi4+0xa2>
 8000386:	fab3 f183 	clz	r1, r3
 800038a:	2900      	cmp	r1, #0
 800038c:	d146      	bne.n	800041c <__udivmoddi4+0x14c>
 800038e:	4573      	cmp	r3, lr
 8000390:	d302      	bcc.n	8000398 <__udivmoddi4+0xc8>
 8000392:	4282      	cmp	r2, r0
 8000394:	f200 8105 	bhi.w	80005a2 <__udivmoddi4+0x2d2>
 8000398:	1a84      	subs	r4, r0, r2
 800039a:	eb6e 0203 	sbc.w	r2, lr, r3
 800039e:	2001      	movs	r0, #1
 80003a0:	4690      	mov	r8, r2
 80003a2:	2d00      	cmp	r5, #0
 80003a4:	d0e5      	beq.n	8000372 <__udivmoddi4+0xa2>
 80003a6:	e9c5 4800 	strd	r4, r8, [r5]
 80003aa:	e7e2      	b.n	8000372 <__udivmoddi4+0xa2>
 80003ac:	2a00      	cmp	r2, #0
 80003ae:	f000 8090 	beq.w	80004d2 <__udivmoddi4+0x202>
 80003b2:	fab2 f682 	clz	r6, r2
 80003b6:	2e00      	cmp	r6, #0
 80003b8:	f040 80a4 	bne.w	8000504 <__udivmoddi4+0x234>
 80003bc:	1a8a      	subs	r2, r1, r2
 80003be:	0c03      	lsrs	r3, r0, #16
 80003c0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003c4:	b280      	uxth	r0, r0
 80003c6:	b2bc      	uxth	r4, r7
 80003c8:	2101      	movs	r1, #1
 80003ca:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ce:	fb0e 221c 	mls	r2, lr, ip, r2
 80003d2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003d6:	fb04 f20c 	mul.w	r2, r4, ip
 80003da:	429a      	cmp	r2, r3
 80003dc:	d907      	bls.n	80003ee <__udivmoddi4+0x11e>
 80003de:	18fb      	adds	r3, r7, r3
 80003e0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003e4:	d202      	bcs.n	80003ec <__udivmoddi4+0x11c>
 80003e6:	429a      	cmp	r2, r3
 80003e8:	f200 80e0 	bhi.w	80005ac <__udivmoddi4+0x2dc>
 80003ec:	46c4      	mov	ip, r8
 80003ee:	1a9b      	subs	r3, r3, r2
 80003f0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003f4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003f8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003fc:	fb02 f404 	mul.w	r4, r2, r4
 8000400:	429c      	cmp	r4, r3
 8000402:	d907      	bls.n	8000414 <__udivmoddi4+0x144>
 8000404:	18fb      	adds	r3, r7, r3
 8000406:	f102 30ff 	add.w	r0, r2, #4294967295
 800040a:	d202      	bcs.n	8000412 <__udivmoddi4+0x142>
 800040c:	429c      	cmp	r4, r3
 800040e:	f200 80ca 	bhi.w	80005a6 <__udivmoddi4+0x2d6>
 8000412:	4602      	mov	r2, r0
 8000414:	1b1b      	subs	r3, r3, r4
 8000416:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800041a:	e7a5      	b.n	8000368 <__udivmoddi4+0x98>
 800041c:	f1c1 0620 	rsb	r6, r1, #32
 8000420:	408b      	lsls	r3, r1
 8000422:	fa22 f706 	lsr.w	r7, r2, r6
 8000426:	431f      	orrs	r7, r3
 8000428:	fa0e f401 	lsl.w	r4, lr, r1
 800042c:	fa20 f306 	lsr.w	r3, r0, r6
 8000430:	fa2e fe06 	lsr.w	lr, lr, r6
 8000434:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000438:	4323      	orrs	r3, r4
 800043a:	fa00 f801 	lsl.w	r8, r0, r1
 800043e:	fa1f fc87 	uxth.w	ip, r7
 8000442:	fbbe f0f9 	udiv	r0, lr, r9
 8000446:	0c1c      	lsrs	r4, r3, #16
 8000448:	fb09 ee10 	mls	lr, r9, r0, lr
 800044c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000450:	fb00 fe0c 	mul.w	lr, r0, ip
 8000454:	45a6      	cmp	lr, r4
 8000456:	fa02 f201 	lsl.w	r2, r2, r1
 800045a:	d909      	bls.n	8000470 <__udivmoddi4+0x1a0>
 800045c:	193c      	adds	r4, r7, r4
 800045e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000462:	f080 809c 	bcs.w	800059e <__udivmoddi4+0x2ce>
 8000466:	45a6      	cmp	lr, r4
 8000468:	f240 8099 	bls.w	800059e <__udivmoddi4+0x2ce>
 800046c:	3802      	subs	r0, #2
 800046e:	443c      	add	r4, r7
 8000470:	eba4 040e 	sub.w	r4, r4, lr
 8000474:	fa1f fe83 	uxth.w	lr, r3
 8000478:	fbb4 f3f9 	udiv	r3, r4, r9
 800047c:	fb09 4413 	mls	r4, r9, r3, r4
 8000480:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000484:	fb03 fc0c 	mul.w	ip, r3, ip
 8000488:	45a4      	cmp	ip, r4
 800048a:	d908      	bls.n	800049e <__udivmoddi4+0x1ce>
 800048c:	193c      	adds	r4, r7, r4
 800048e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000492:	f080 8082 	bcs.w	800059a <__udivmoddi4+0x2ca>
 8000496:	45a4      	cmp	ip, r4
 8000498:	d97f      	bls.n	800059a <__udivmoddi4+0x2ca>
 800049a:	3b02      	subs	r3, #2
 800049c:	443c      	add	r4, r7
 800049e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004a2:	eba4 040c 	sub.w	r4, r4, ip
 80004a6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004aa:	4564      	cmp	r4, ip
 80004ac:	4673      	mov	r3, lr
 80004ae:	46e1      	mov	r9, ip
 80004b0:	d362      	bcc.n	8000578 <__udivmoddi4+0x2a8>
 80004b2:	d05f      	beq.n	8000574 <__udivmoddi4+0x2a4>
 80004b4:	b15d      	cbz	r5, 80004ce <__udivmoddi4+0x1fe>
 80004b6:	ebb8 0203 	subs.w	r2, r8, r3
 80004ba:	eb64 0409 	sbc.w	r4, r4, r9
 80004be:	fa04 f606 	lsl.w	r6, r4, r6
 80004c2:	fa22 f301 	lsr.w	r3, r2, r1
 80004c6:	431e      	orrs	r6, r3
 80004c8:	40cc      	lsrs	r4, r1
 80004ca:	e9c5 6400 	strd	r6, r4, [r5]
 80004ce:	2100      	movs	r1, #0
 80004d0:	e74f      	b.n	8000372 <__udivmoddi4+0xa2>
 80004d2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004d6:	0c01      	lsrs	r1, r0, #16
 80004d8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004dc:	b280      	uxth	r0, r0
 80004de:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004e2:	463b      	mov	r3, r7
 80004e4:	4638      	mov	r0, r7
 80004e6:	463c      	mov	r4, r7
 80004e8:	46b8      	mov	r8, r7
 80004ea:	46be      	mov	lr, r7
 80004ec:	2620      	movs	r6, #32
 80004ee:	fbb1 f1f7 	udiv	r1, r1, r7
 80004f2:	eba2 0208 	sub.w	r2, r2, r8
 80004f6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004fa:	e766      	b.n	80003ca <__udivmoddi4+0xfa>
 80004fc:	4601      	mov	r1, r0
 80004fe:	e718      	b.n	8000332 <__udivmoddi4+0x62>
 8000500:	4610      	mov	r0, r2
 8000502:	e72c      	b.n	800035e <__udivmoddi4+0x8e>
 8000504:	f1c6 0220 	rsb	r2, r6, #32
 8000508:	fa2e f302 	lsr.w	r3, lr, r2
 800050c:	40b7      	lsls	r7, r6
 800050e:	40b1      	lsls	r1, r6
 8000510:	fa20 f202 	lsr.w	r2, r0, r2
 8000514:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000518:	430a      	orrs	r2, r1
 800051a:	fbb3 f8fe 	udiv	r8, r3, lr
 800051e:	b2bc      	uxth	r4, r7
 8000520:	fb0e 3318 	mls	r3, lr, r8, r3
 8000524:	0c11      	lsrs	r1, r2, #16
 8000526:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800052a:	fb08 f904 	mul.w	r9, r8, r4
 800052e:	40b0      	lsls	r0, r6
 8000530:	4589      	cmp	r9, r1
 8000532:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000536:	b280      	uxth	r0, r0
 8000538:	d93e      	bls.n	80005b8 <__udivmoddi4+0x2e8>
 800053a:	1879      	adds	r1, r7, r1
 800053c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000540:	d201      	bcs.n	8000546 <__udivmoddi4+0x276>
 8000542:	4589      	cmp	r9, r1
 8000544:	d81f      	bhi.n	8000586 <__udivmoddi4+0x2b6>
 8000546:	eba1 0109 	sub.w	r1, r1, r9
 800054a:	fbb1 f9fe 	udiv	r9, r1, lr
 800054e:	fb09 f804 	mul.w	r8, r9, r4
 8000552:	fb0e 1119 	mls	r1, lr, r9, r1
 8000556:	b292      	uxth	r2, r2
 8000558:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800055c:	4542      	cmp	r2, r8
 800055e:	d229      	bcs.n	80005b4 <__udivmoddi4+0x2e4>
 8000560:	18ba      	adds	r2, r7, r2
 8000562:	f109 31ff 	add.w	r1, r9, #4294967295
 8000566:	d2c4      	bcs.n	80004f2 <__udivmoddi4+0x222>
 8000568:	4542      	cmp	r2, r8
 800056a:	d2c2      	bcs.n	80004f2 <__udivmoddi4+0x222>
 800056c:	f1a9 0102 	sub.w	r1, r9, #2
 8000570:	443a      	add	r2, r7
 8000572:	e7be      	b.n	80004f2 <__udivmoddi4+0x222>
 8000574:	45f0      	cmp	r8, lr
 8000576:	d29d      	bcs.n	80004b4 <__udivmoddi4+0x1e4>
 8000578:	ebbe 0302 	subs.w	r3, lr, r2
 800057c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000580:	3801      	subs	r0, #1
 8000582:	46e1      	mov	r9, ip
 8000584:	e796      	b.n	80004b4 <__udivmoddi4+0x1e4>
 8000586:	eba7 0909 	sub.w	r9, r7, r9
 800058a:	4449      	add	r1, r9
 800058c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000590:	fbb1 f9fe 	udiv	r9, r1, lr
 8000594:	fb09 f804 	mul.w	r8, r9, r4
 8000598:	e7db      	b.n	8000552 <__udivmoddi4+0x282>
 800059a:	4673      	mov	r3, lr
 800059c:	e77f      	b.n	800049e <__udivmoddi4+0x1ce>
 800059e:	4650      	mov	r0, sl
 80005a0:	e766      	b.n	8000470 <__udivmoddi4+0x1a0>
 80005a2:	4608      	mov	r0, r1
 80005a4:	e6fd      	b.n	80003a2 <__udivmoddi4+0xd2>
 80005a6:	443b      	add	r3, r7
 80005a8:	3a02      	subs	r2, #2
 80005aa:	e733      	b.n	8000414 <__udivmoddi4+0x144>
 80005ac:	f1ac 0c02 	sub.w	ip, ip, #2
 80005b0:	443b      	add	r3, r7
 80005b2:	e71c      	b.n	80003ee <__udivmoddi4+0x11e>
 80005b4:	4649      	mov	r1, r9
 80005b6:	e79c      	b.n	80004f2 <__udivmoddi4+0x222>
 80005b8:	eba1 0109 	sub.w	r1, r1, r9
 80005bc:	46c4      	mov	ip, r8
 80005be:	fbb1 f9fe 	udiv	r9, r1, lr
 80005c2:	fb09 f804 	mul.w	r8, r9, r4
 80005c6:	e7c4      	b.n	8000552 <__udivmoddi4+0x282>

080005c8 <__aeabi_idiv0>:
 80005c8:	4770      	bx	lr
 80005ca:	bf00      	nop

080005cc <aio_init>:
uint16_t curAOutVals[AIO_OUTPUT_COUNT_MAX] = {0};

uint8_t curInCount = 0;
uint8_t curOutCount = 0;

void aio_init(board_type_t type){
 80005cc:	b580      	push	{r7, lr}
 80005ce:	b082      	sub	sp, #8
 80005d0:	af00      	add	r7, sp, #0
 80005d2:	4603      	mov	r3, r0
 80005d4:	71fb      	strb	r3, [r7, #7]
	board = type;
 80005d6:	4a09      	ldr	r2, [pc, #36]	@ (80005fc <aio_init+0x30>)
 80005d8:	79fb      	ldrb	r3, [r7, #7]
 80005da:	7013      	strb	r3, [r2, #0]
	curInCount = aio_get_input_count();
 80005dc:	f000 f82e 	bl	800063c <aio_get_input_count>
 80005e0:	4603      	mov	r3, r0
 80005e2:	461a      	mov	r2, r3
 80005e4:	4b06      	ldr	r3, [pc, #24]	@ (8000600 <aio_init+0x34>)
 80005e6:	701a      	strb	r2, [r3, #0]
	curOutCount = aio_get_output_count();
 80005e8:	f000 f844 	bl	8000674 <aio_get_output_count>
 80005ec:	4603      	mov	r3, r0
 80005ee:	461a      	mov	r2, r3
 80005f0:	4b04      	ldr	r3, [pc, #16]	@ (8000604 <aio_init+0x38>)
 80005f2:	701a      	strb	r2, [r3, #0]
}
 80005f4:	bf00      	nop
 80005f6:	3708      	adds	r7, #8
 80005f8:	46bd      	mov	sp, r7
 80005fa:	bd80      	pop	{r7, pc}
 80005fc:	2000018c 	.word	0x2000018c
 8000600:	200001d0 	.word	0x200001d0
 8000604:	200001d1 	.word	0x200001d1

08000608 <aio_input_get>:
	}
}



uint16_t aio_input_get(uint8_t idx){
 8000608:	b480      	push	{r7}
 800060a:	b083      	sub	sp, #12
 800060c:	af00      	add	r7, sp, #0
 800060e:	4603      	mov	r3, r0
 8000610:	71fb      	strb	r3, [r7, #7]
	if(idx < curInCount){
 8000612:	4b08      	ldr	r3, [pc, #32]	@ (8000634 <aio_input_get+0x2c>)
 8000614:	781b      	ldrb	r3, [r3, #0]
 8000616:	79fa      	ldrb	r2, [r7, #7]
 8000618:	429a      	cmp	r2, r3
 800061a:	d204      	bcs.n	8000626 <aio_input_get+0x1e>
		return curAInVals[idx];
 800061c:	79fb      	ldrb	r3, [r7, #7]
 800061e:	4a06      	ldr	r2, [pc, #24]	@ (8000638 <aio_input_get+0x30>)
 8000620:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000624:	e000      	b.n	8000628 <aio_input_get+0x20>
	}else{
		return 0;
 8000626:	2300      	movs	r3, #0
	}
}
 8000628:	4618      	mov	r0, r3
 800062a:	370c      	adds	r7, #12
 800062c:	46bd      	mov	sp, r7
 800062e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000632:	4770      	bx	lr
 8000634:	200001d0 	.word	0x200001d0
 8000638:	20000190 	.word	0x20000190

0800063c <aio_get_input_count>:


uint8_t aio_get_input_count(void) {
 800063c:	b480      	push	{r7}
 800063e:	af00      	add	r7, sp, #0
    switch (board) {
 8000640:	4b0b      	ldr	r3, [pc, #44]	@ (8000670 <aio_get_input_count+0x34>)
 8000642:	781b      	ldrb	r3, [r3, #0]
 8000644:	2b03      	cmp	r3, #3
 8000646:	d00a      	beq.n	800065e <aio_get_input_count+0x22>
 8000648:	2b03      	cmp	r3, #3
 800064a:	dc0a      	bgt.n	8000662 <aio_get_input_count+0x26>
 800064c:	2b00      	cmp	r3, #0
 800064e:	d002      	beq.n	8000656 <aio_get_input_count+0x1a>
 8000650:	2b02      	cmp	r3, #2
 8000652:	d002      	beq.n	800065a <aio_get_input_count+0x1e>
 8000654:	e005      	b.n	8000662 <aio_get_input_count+0x26>
        case BOARD_TYPE_BABY: return AIO_INPUT_COUNT_BABY;
 8000656:	2300      	movs	r3, #0
 8000658:	e004      	b.n	8000664 <aio_get_input_count+0x28>
        case BOARD_TYPE_MAMA: return AIO_INPUT_COUNT_MAMA;
 800065a:	230c      	movs	r3, #12
 800065c:	e002      	b.n	8000664 <aio_get_input_count+0x28>
        case BOARD_TYPE_PAPA: return AIO_INPUT_COUNT_PAPA;
 800065e:	2320      	movs	r3, #32
 8000660:	e000      	b.n	8000664 <aio_get_input_count+0x28>
        default: return 0;
 8000662:	2300      	movs	r3, #0
    }
}
 8000664:	4618      	mov	r0, r3
 8000666:	46bd      	mov	sp, r7
 8000668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800066c:	4770      	bx	lr
 800066e:	bf00      	nop
 8000670:	2000018c 	.word	0x2000018c

08000674 <aio_get_output_count>:

/* New: Get output count based on board */
uint8_t aio_get_output_count(void) {
 8000674:	b480      	push	{r7}
 8000676:	af00      	add	r7, sp, #0
    switch (board) {
 8000678:	4b0b      	ldr	r3, [pc, #44]	@ (80006a8 <aio_get_output_count+0x34>)
 800067a:	781b      	ldrb	r3, [r3, #0]
 800067c:	2b03      	cmp	r3, #3
 800067e:	d00a      	beq.n	8000696 <aio_get_output_count+0x22>
 8000680:	2b03      	cmp	r3, #3
 8000682:	dc0a      	bgt.n	800069a <aio_get_output_count+0x26>
 8000684:	2b00      	cmp	r3, #0
 8000686:	d002      	beq.n	800068e <aio_get_output_count+0x1a>
 8000688:	2b02      	cmp	r3, #2
 800068a:	d002      	beq.n	8000692 <aio_get_output_count+0x1e>
 800068c:	e005      	b.n	800069a <aio_get_output_count+0x26>
        case BOARD_TYPE_BABY: return AIO_OUTPUT_COUNT_BABY;
 800068e:	2300      	movs	r3, #0
 8000690:	e004      	b.n	800069c <aio_get_output_count+0x28>
        case BOARD_TYPE_MAMA: return AIO_OUTPUT_COUNT_MAMA;
 8000692:	2308      	movs	r3, #8
 8000694:	e002      	b.n	800069c <aio_get_output_count+0x28>
        case BOARD_TYPE_PAPA: return AIO_OUTPUT_COUNT_PAPA;
 8000696:	2310      	movs	r3, #16
 8000698:	e000      	b.n	800069c <aio_get_output_count+0x28>
        default: return 0;
 800069a:	2300      	movs	r3, #0
    }
}
 800069c:	4618      	mov	r0, r3
 800069e:	46bd      	mov	sp, r7
 80006a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006a4:	4770      	bx	lr
 80006a6:	bf00      	nop
 80006a8:	2000018c 	.word	0x2000018c

080006ac <app_validate>:
#define APP_FLASH_ADDR 0x080E0000  // Example: Sector 11 on STM32F407 (128KB sector, adjust if needed)
#define APP_FLASH_SECTOR FLASH_SECTOR_11

static uint8_t host_node_id = 0;  // If unused, can remove

static bool app_validate(app_t *app, uint8_t max_in, uint8_t max_out) {
 80006ac:	b480      	push	{r7}
 80006ae:	b087      	sub	sp, #28
 80006b0:	af00      	add	r7, sp, #0
 80006b2:	6078      	str	r0, [r7, #4]
 80006b4:	460b      	mov	r3, r1
 80006b6:	70fb      	strb	r3, [r7, #3]
 80006b8:	4613      	mov	r3, r2
 80006ba:	70bb      	strb	r3, [r7, #2]
    if (app->num_lines > MAX_LINES) return false;
 80006bc:	687b      	ldr	r3, [r7, #4]
 80006be:	f893 332a 	ldrb.w	r3, [r3, #810]	@ 0x32a
 80006c2:	2b64      	cmp	r3, #100	@ 0x64
 80006c4:	d901      	bls.n	80006ca <app_validate+0x1e>
 80006c6:	2300      	movs	r3, #0
 80006c8:	e0a5      	b.n	8000816 <app_validate+0x16a>

    // Validate version characters
    for (int i = 0; i < APP_VERSION_LEN; i++) {
 80006ca:	2300      	movs	r3, #0
 80006cc:	617b      	str	r3, [r7, #20]
 80006ce:	e011      	b.n	80006f4 <app_validate+0x48>
        uint8_t c = app->app_version[i];
 80006d0:	687a      	ldr	r2, [r7, #4]
 80006d2:	697b      	ldr	r3, [r7, #20]
 80006d4:	4413      	add	r3, r2
 80006d6:	f503 7348 	add.w	r3, r3, #800	@ 0x320
 80006da:	781b      	ldrb	r3, [r3, #0]
 80006dc:	72fb      	strb	r3, [r7, #11]
        if (c < 0x20 || c > 0x7E) return false;
 80006de:	7afb      	ldrb	r3, [r7, #11]
 80006e0:	2b1f      	cmp	r3, #31
 80006e2:	d902      	bls.n	80006ea <app_validate+0x3e>
 80006e4:	7afb      	ldrb	r3, [r7, #11]
 80006e6:	2b7e      	cmp	r3, #126	@ 0x7e
 80006e8:	d901      	bls.n	80006ee <app_validate+0x42>
 80006ea:	2300      	movs	r3, #0
 80006ec:	e093      	b.n	8000816 <app_validate+0x16a>
    for (int i = 0; i < APP_VERSION_LEN; i++) {
 80006ee:	697b      	ldr	r3, [r7, #20]
 80006f0:	3301      	adds	r3, #1
 80006f2:	617b      	str	r3, [r7, #20]
 80006f4:	697b      	ldr	r3, [r7, #20]
 80006f6:	2b09      	cmp	r3, #9
 80006f8:	ddea      	ble.n	80006d0 <app_validate+0x24>
    }

    for (int l = 0; l < app->num_lines; l++) {
 80006fa:	2300      	movs	r3, #0
 80006fc:	613b      	str	r3, [r7, #16]
 80006fe:	e081      	b.n	8000804 <app_validate+0x158>
        app_line_t *line = &app->lines[l];
 8000700:	693b      	ldr	r3, [r7, #16]
 8000702:	00db      	lsls	r3, r3, #3
 8000704:	687a      	ldr	r2, [r7, #4]
 8000706:	4413      	add	r3, r2
 8000708:	60fb      	str	r3, [r7, #12]
        switch (line->command) {
 800070a:	68fb      	ldr	r3, [r7, #12]
 800070c:	781b      	ldrb	r3, [r3, #0]
 800070e:	3b01      	subs	r3, #1
 8000710:	2b12      	cmp	r3, #18
 8000712:	d867      	bhi.n	80007e4 <app_validate+0x138>
 8000714:	a201      	add	r2, pc, #4	@ (adr r2, 800071c <app_validate+0x70>)
 8000716:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800071a:	bf00      	nop
 800071c:	08000769 	.word	0x08000769
 8000720:	08000769 	.word	0x08000769
 8000724:	08000777 	.word	0x08000777
 8000728:	080007a5 	.word	0x080007a5
 800072c:	080007e9 	.word	0x080007e9
 8000730:	080007b3 	.word	0x080007b3
 8000734:	080007a5 	.word	0x080007a5
 8000738:	080007e9 	.word	0x080007e9
 800073c:	080007e9 	.word	0x080007e9
 8000740:	080007e5 	.word	0x080007e5
 8000744:	080007e5 	.word	0x080007e5
 8000748:	080007e5 	.word	0x080007e5
 800074c:	080007e5 	.word	0x080007e5
 8000750:	080007e5 	.word	0x080007e5
 8000754:	080007e5 	.word	0x080007e5
 8000758:	080007e5 	.word	0x080007e5
 800075c:	080007e5 	.word	0x080007e5
 8000760:	080007c5 	.word	0x080007c5
 8000764:	080007e9 	.word	0x080007e9
            case APP_CMD_ACTIVATE_OUTPUT:
            case APP_CMD_DEACTIVATE_OUTPUT:
                if (line->port >= max_out) return false;
 8000768:	68fb      	ldr	r3, [r7, #12]
 800076a:	785b      	ldrb	r3, [r3, #1]
 800076c:	78ba      	ldrb	r2, [r7, #2]
 800076e:	429a      	cmp	r2, r3
 8000770:	d83c      	bhi.n	80007ec <app_validate+0x140>
 8000772:	2300      	movs	r3, #0
 8000774:	e04f      	b.n	8000816 <app_validate+0x16a>
                break;
            case APP_CMD_TEST_INPUT:
                if (line->port >= max_in) return false;
 8000776:	68fb      	ldr	r3, [r7, #12]
 8000778:	785b      	ldrb	r3, [r3, #1]
 800077a:	78fa      	ldrb	r2, [r7, #3]
 800077c:	429a      	cmp	r2, r3
 800077e:	d801      	bhi.n	8000784 <app_validate+0xd8>
 8000780:	2300      	movs	r3, #0
 8000782:	e048      	b.n	8000816 <app_validate+0x16a>
                if (line->goto_true >= app->num_lines || line->goto_false >= app->num_lines) return false;
 8000784:	68fb      	ldr	r3, [r7, #12]
 8000786:	789a      	ldrb	r2, [r3, #2]
 8000788:	687b      	ldr	r3, [r7, #4]
 800078a:	f893 332a 	ldrb.w	r3, [r3, #810]	@ 0x32a
 800078e:	429a      	cmp	r2, r3
 8000790:	d206      	bcs.n	80007a0 <app_validate+0xf4>
 8000792:	68fb      	ldr	r3, [r7, #12]
 8000794:	78da      	ldrb	r2, [r3, #3]
 8000796:	687b      	ldr	r3, [r7, #4]
 8000798:	f893 332a 	ldrb.w	r3, [r3, #810]	@ 0x32a
 800079c:	429a      	cmp	r2, r3
 800079e:	d327      	bcc.n	80007f0 <app_validate+0x144>
 80007a0:	2300      	movs	r3, #0
 80007a2:	e038      	b.n	8000816 <app_validate+0x16a>
                break;
            case APP_CMD_WAIT_INPUT_TRUE:
            case APP_CMD_WAIT_INPUT_FALSE:
                if (line->port >= max_in) return false;
 80007a4:	68fb      	ldr	r3, [r7, #12]
 80007a6:	785b      	ldrb	r3, [r3, #1]
 80007a8:	78fa      	ldrb	r2, [r7, #3]
 80007aa:	429a      	cmp	r2, r3
 80007ac:	d822      	bhi.n	80007f4 <app_validate+0x148>
 80007ae:	2300      	movs	r3, #0
 80007b0:	e031      	b.n	8000816 <app_validate+0x16a>
                break;
            case APP_CMD_DELAY:
                // param1 is uint32_t, no specific validation needed
                break;
            case APP_CMD_GOTO:
                if (line->goto_true >= app->num_lines) return false;
 80007b2:	68fb      	ldr	r3, [r7, #12]
 80007b4:	789a      	ldrb	r2, [r3, #2]
 80007b6:	687b      	ldr	r3, [r7, #4]
 80007b8:	f893 332a 	ldrb.w	r3, [r3, #810]	@ 0x32a
 80007bc:	429a      	cmp	r2, r3
 80007be:	d31b      	bcc.n	80007f8 <app_validate+0x14c>
 80007c0:	2300      	movs	r3, #0
 80007c2:	e028      	b.n	8000816 <app_validate+0x16a>
            case APP_CMD_WAIT_FOR_MSG:
            case APP_CMD_SEND_MSG:
                // param1 is message value (uint32_t, but effectively uint8_t)
                break;
            case APP_CMD_TEST_FOR_MSG:
                if (line->goto_true >= app->num_lines || line->goto_false >= app->num_lines) return false;
 80007c4:	68fb      	ldr	r3, [r7, #12]
 80007c6:	789a      	ldrb	r2, [r3, #2]
 80007c8:	687b      	ldr	r3, [r7, #4]
 80007ca:	f893 332a 	ldrb.w	r3, [r3, #810]	@ 0x32a
 80007ce:	429a      	cmp	r2, r3
 80007d0:	d206      	bcs.n	80007e0 <app_validate+0x134>
 80007d2:	68fb      	ldr	r3, [r7, #12]
 80007d4:	78da      	ldrb	r2, [r3, #3]
 80007d6:	687b      	ldr	r3, [r7, #4]
 80007d8:	f893 332a 	ldrb.w	r3, [r3, #810]	@ 0x32a
 80007dc:	429a      	cmp	r2, r3
 80007de:	d30d      	bcc.n	80007fc <app_validate+0x150>
 80007e0:	2300      	movs	r3, #0
 80007e2:	e018      	b.n	8000816 <app_validate+0x16a>
                break;
            case APP_CMD_ALL_OUTPUTS_OFF:
                // No parameters to validate
                break;
            default:
                return false;  // Unknown command
 80007e4:	2300      	movs	r3, #0
 80007e6:	e016      	b.n	8000816 <app_validate+0x16a>
                break;
 80007e8:	bf00      	nop
 80007ea:	e008      	b.n	80007fe <app_validate+0x152>
                break;
 80007ec:	bf00      	nop
 80007ee:	e006      	b.n	80007fe <app_validate+0x152>
                break;
 80007f0:	bf00      	nop
 80007f2:	e004      	b.n	80007fe <app_validate+0x152>
                break;
 80007f4:	bf00      	nop
 80007f6:	e002      	b.n	80007fe <app_validate+0x152>
                break;
 80007f8:	bf00      	nop
 80007fa:	e000      	b.n	80007fe <app_validate+0x152>
                break;
 80007fc:	bf00      	nop
    for (int l = 0; l < app->num_lines; l++) {
 80007fe:	693b      	ldr	r3, [r7, #16]
 8000800:	3301      	adds	r3, #1
 8000802:	613b      	str	r3, [r7, #16]
 8000804:	687b      	ldr	r3, [r7, #4]
 8000806:	f893 332a 	ldrb.w	r3, [r3, #810]	@ 0x32a
 800080a:	461a      	mov	r2, r3
 800080c:	693b      	ldr	r3, [r7, #16]
 800080e:	4293      	cmp	r3, r2
 8000810:	f6ff af76 	blt.w	8000700 <app_validate+0x54>
        }
    }
    return true;
 8000814:	2301      	movs	r3, #1
}
 8000816:	4618      	mov	r0, r3
 8000818:	371c      	adds	r7, #28
 800081a:	46bd      	mov	sp, r7
 800081c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000820:	4770      	bx	lr
 8000822:	bf00      	nop

08000824 <app_init>:

void app_init(void) {
 8000824:	b580      	push	{r7, lr}
 8000826:	af00      	add	r7, sp, #0
    app_load_from_flash();
 8000828:	f000 f970 	bl	8000b0c <app_load_from_flash>
    // Other init if needed
}
 800082c:	bf00      	nop
 800082e:	bd80      	pop	{r7, pc}

08000830 <app_task>:

void app_task(void) {
 8000830:	b580      	push	{r7, lr}
 8000832:	b084      	sub	sp, #16
 8000834:	af00      	add	r7, sp, #0
//    board_type_t type = board_get_type();
//    uint8_t max_in = dio_get_input_count();
    uint8_t max_out = dio_get_output_count();
 8000836:	f001 f8c5 	bl	80019c4 <dio_get_output_count>
 800083a:	4603      	mov	r3, r0
 800083c:	737b      	strb	r3, [r7, #13]
    uint8_t numAppsRunning = 0;
 800083e:	2300      	movs	r3, #0
 8000840:	73fb      	strb	r3, [r7, #15]

    for (uint8_t a = 0; a < NUM_APPS; a++) {
 8000842:	2300      	movs	r3, #0
 8000844:	73bb      	strb	r3, [r7, #14]
 8000846:	e141      	b.n	8000acc <app_task+0x29c>
        app_t *app = &apps[a];
 8000848:	7bbb      	ldrb	r3, [r7, #14]
 800084a:	f44f 724f 	mov.w	r2, #828	@ 0x33c
 800084e:	fb02 f303 	mul.w	r3, r2, r3
 8000852:	4aad      	ldr	r2, [pc, #692]	@ (8000b08 <app_task+0x2d8>)
 8000854:	4413      	add	r3, r2
 8000856:	60bb      	str	r3, [r7, #8]
        if (!app->running) continue;
 8000858:	68bb      	ldr	r3, [r7, #8]
 800085a:	f893 332b 	ldrb.w	r3, [r3, #811]	@ 0x32b
 800085e:	f083 0301 	eor.w	r3, r3, #1
 8000862:	b2db      	uxtb	r3, r3
 8000864:	2b00      	cmp	r3, #0
 8000866:	f040 8125 	bne.w	8000ab4 <app_task+0x284>

        numAppsRunning++;
 800086a:	7bfb      	ldrb	r3, [r7, #15]
 800086c:	3301      	adds	r3, #1
 800086e:	73fb      	strb	r3, [r7, #15]
        app_line_t *line = &app->lines[app->current_line];
 8000870:	68bb      	ldr	r3, [r7, #8]
 8000872:	f893 332c 	ldrb.w	r3, [r3, #812]	@ 0x32c
 8000876:	00db      	lsls	r3, r3, #3
 8000878:	68ba      	ldr	r2, [r7, #8]
 800087a:	4413      	add	r3, r2
 800087c:	607b      	str	r3, [r7, #4]

        if (app->in_delay) {
 800087e:	68bb      	ldr	r3, [r7, #8]
 8000880:	f893 3334 	ldrb.w	r3, [r3, #820]	@ 0x334
 8000884:	2b00      	cmp	r3, #0
 8000886:	d015      	beq.n	80008b4 <app_task+0x84>
            if (HAL_GetTick() >= app->delay_end_time) {
 8000888:	f003 ffc2 	bl	8004810 <HAL_GetTick>
 800088c:	4602      	mov	r2, r0
 800088e:	68bb      	ldr	r3, [r7, #8]
 8000890:	f8d3 3330 	ldr.w	r3, [r3, #816]	@ 0x330
 8000894:	429a      	cmp	r2, r3
 8000896:	f0c0 810f 	bcc.w	8000ab8 <app_task+0x288>
                app->in_delay = false;
 800089a:	68bb      	ldr	r3, [r7, #8]
 800089c:	2200      	movs	r2, #0
 800089e:	f883 2334 	strb.w	r2, [r3, #820]	@ 0x334
                app->current_line++;
 80008a2:	68bb      	ldr	r3, [r7, #8]
 80008a4:	f893 332c 	ldrb.w	r3, [r3, #812]	@ 0x32c
 80008a8:	3301      	adds	r3, #1
 80008aa:	b2da      	uxtb	r2, r3
 80008ac:	68bb      	ldr	r3, [r7, #8]
 80008ae:	f883 232c 	strb.w	r2, [r3, #812]	@ 0x32c
            }
            continue;
 80008b2:	e101      	b.n	8000ab8 <app_task+0x288>
        }

        switch (line->command) {
 80008b4:	687b      	ldr	r3, [r7, #4]
 80008b6:	781b      	ldrb	r3, [r3, #0]
 80008b8:	3b01      	subs	r3, #1
 80008ba:	2b12      	cmp	r3, #18
 80008bc:	f200 80f1 	bhi.w	8000aa2 <app_task+0x272>
 80008c0:	a201      	add	r2, pc, #4	@ (adr r2, 80008c8 <app_task+0x98>)
 80008c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80008c6:	bf00      	nop
 80008c8:	08000915 	.word	0x08000915
 80008cc:	08000933 	.word	0x08000933
 80008d0:	08000951 	.word	0x08000951
 80008d4:	08000979 	.word	0x08000979
 80008d8:	080009c7 	.word	0x080009c7
 80008dc:	080009e3 	.word	0x080009e3
 80008e0:	0800099d 	.word	0x0800099d
 80008e4:	080009ef 	.word	0x080009ef
 80008e8:	08000a2b 	.word	0x08000a2b
 80008ec:	08000aa3 	.word	0x08000aa3
 80008f0:	08000aa3 	.word	0x08000aa3
 80008f4:	08000aa3 	.word	0x08000aa3
 80008f8:	08000aa3 	.word	0x08000aa3
 80008fc:	08000aa3 	.word	0x08000aa3
 8000900:	08000aa3 	.word	0x08000aa3
 8000904:	08000aa3 	.word	0x08000aa3
 8000908:	08000aa3 	.word	0x08000aa3
 800090c:	08000a4b 	.word	0x08000a4b
 8000910:	08000a8d 	.word	0x08000a8d
            case APP_CMD_ACTIVATE_OUTPUT:
                dio_output_set(line->port, true);
 8000914:	687b      	ldr	r3, [r7, #4]
 8000916:	785b      	ldrb	r3, [r3, #1]
 8000918:	2101      	movs	r1, #1
 800091a:	4618      	mov	r0, r3
 800091c:	f000 ff90 	bl	8001840 <dio_output_set>
                app->current_line++;
 8000920:	68bb      	ldr	r3, [r7, #8]
 8000922:	f893 332c 	ldrb.w	r3, [r3, #812]	@ 0x32c
 8000926:	3301      	adds	r3, #1
 8000928:	b2da      	uxtb	r2, r3
 800092a:	68bb      	ldr	r3, [r7, #8]
 800092c:	f883 232c 	strb.w	r2, [r3, #812]	@ 0x32c
                break;
 8000930:	e0c9      	b.n	8000ac6 <app_task+0x296>
            case APP_CMD_DEACTIVATE_OUTPUT:
                dio_output_set(line->port, false);
 8000932:	687b      	ldr	r3, [r7, #4]
 8000934:	785b      	ldrb	r3, [r3, #1]
 8000936:	2100      	movs	r1, #0
 8000938:	4618      	mov	r0, r3
 800093a:	f000 ff81 	bl	8001840 <dio_output_set>
                app->current_line++;
 800093e:	68bb      	ldr	r3, [r7, #8]
 8000940:	f893 332c 	ldrb.w	r3, [r3, #812]	@ 0x32c
 8000944:	3301      	adds	r3, #1
 8000946:	b2da      	uxtb	r2, r3
 8000948:	68bb      	ldr	r3, [r7, #8]
 800094a:	f883 232c 	strb.w	r2, [r3, #812]	@ 0x32c
                break;
 800094e:	e0ba      	b.n	8000ac6 <app_task+0x296>
            case APP_CMD_TEST_INPUT:
                if (dio_input_get(line->port)) {
 8000950:	687b      	ldr	r3, [r7, #4]
 8000952:	785b      	ldrb	r3, [r3, #1]
 8000954:	4618      	mov	r0, r3
 8000956:	f000 ffed 	bl	8001934 <dio_input_get>
 800095a:	4603      	mov	r3, r0
 800095c:	2b00      	cmp	r3, #0
 800095e:	d005      	beq.n	800096c <app_task+0x13c>
                    app->current_line = line->goto_true;
 8000960:	687b      	ldr	r3, [r7, #4]
 8000962:	789a      	ldrb	r2, [r3, #2]
 8000964:	68bb      	ldr	r3, [r7, #8]
 8000966:	f883 232c 	strb.w	r2, [r3, #812]	@ 0x32c
                } else {
                    app->current_line = line->goto_false;
                }
                break;
 800096a:	e0ac      	b.n	8000ac6 <app_task+0x296>
                    app->current_line = line->goto_false;
 800096c:	687b      	ldr	r3, [r7, #4]
 800096e:	78da      	ldrb	r2, [r3, #3]
 8000970:	68bb      	ldr	r3, [r7, #8]
 8000972:	f883 232c 	strb.w	r2, [r3, #812]	@ 0x32c
                break;
 8000976:	e0a6      	b.n	8000ac6 <app_task+0x296>
            case APP_CMD_WAIT_INPUT_TRUE:
                if (dio_input_get(line->port)) {
 8000978:	687b      	ldr	r3, [r7, #4]
 800097a:	785b      	ldrb	r3, [r3, #1]
 800097c:	4618      	mov	r0, r3
 800097e:	f000 ffd9 	bl	8001934 <dio_input_get>
 8000982:	4603      	mov	r3, r0
 8000984:	2b00      	cmp	r3, #0
 8000986:	f000 8099 	beq.w	8000abc <app_task+0x28c>
                    app->current_line++;
 800098a:	68bb      	ldr	r3, [r7, #8]
 800098c:	f893 332c 	ldrb.w	r3, [r3, #812]	@ 0x32c
 8000990:	3301      	adds	r3, #1
 8000992:	b2da      	uxtb	r2, r3
 8000994:	68bb      	ldr	r3, [r7, #8]
 8000996:	f883 232c 	strb.w	r2, [r3, #812]	@ 0x32c
                }
                break;
 800099a:	e08f      	b.n	8000abc <app_task+0x28c>
            case APP_CMD_WAIT_INPUT_FALSE:
                if (!dio_input_get(line->port)) {
 800099c:	687b      	ldr	r3, [r7, #4]
 800099e:	785b      	ldrb	r3, [r3, #1]
 80009a0:	4618      	mov	r0, r3
 80009a2:	f000 ffc7 	bl	8001934 <dio_input_get>
 80009a6:	4603      	mov	r3, r0
 80009a8:	f083 0301 	eor.w	r3, r3, #1
 80009ac:	b2db      	uxtb	r3, r3
 80009ae:	2b00      	cmp	r3, #0
 80009b0:	f000 8086 	beq.w	8000ac0 <app_task+0x290>
                    app->current_line++;
 80009b4:	68bb      	ldr	r3, [r7, #8]
 80009b6:	f893 332c 	ldrb.w	r3, [r3, #812]	@ 0x32c
 80009ba:	3301      	adds	r3, #1
 80009bc:	b2da      	uxtb	r2, r3
 80009be:	68bb      	ldr	r3, [r7, #8]
 80009c0:	f883 232c 	strb.w	r2, [r3, #812]	@ 0x32c
                }
                break;
 80009c4:	e07c      	b.n	8000ac0 <app_task+0x290>
            case APP_CMD_DELAY:
                app->delay_end_time = HAL_GetTick() + line->param1;
 80009c6:	f003 ff23 	bl	8004810 <HAL_GetTick>
 80009ca:	4602      	mov	r2, r0
 80009cc:	687b      	ldr	r3, [r7, #4]
 80009ce:	685b      	ldr	r3, [r3, #4]
 80009d0:	441a      	add	r2, r3
 80009d2:	68bb      	ldr	r3, [r7, #8]
 80009d4:	f8c3 2330 	str.w	r2, [r3, #816]	@ 0x330
                app->in_delay = true;
 80009d8:	68bb      	ldr	r3, [r7, #8]
 80009da:	2201      	movs	r2, #1
 80009dc:	f883 2334 	strb.w	r2, [r3, #820]	@ 0x334
                break;
 80009e0:	e071      	b.n	8000ac6 <app_task+0x296>
            case APP_CMD_GOTO:
                app->current_line = line->goto_true;
 80009e2:	687b      	ldr	r3, [r7, #4]
 80009e4:	789a      	ldrb	r2, [r3, #2]
 80009e6:	68bb      	ldr	r3, [r7, #8]
 80009e8:	f883 232c 	strb.w	r2, [r3, #812]	@ 0x32c
                break;
 80009ec:	e06b      	b.n	8000ac6 <app_task+0x296>
            case APP_CMD_WAIT_FOR_MSG:
                if (app->has_msg && app->incoming_msg == (uint8_t)line->param1) {
 80009ee:	68bb      	ldr	r3, [r7, #8]
 80009f0:	f893 333a 	ldrb.w	r3, [r3, #826]	@ 0x33a
 80009f4:	2b00      	cmp	r3, #0
 80009f6:	d065      	beq.n	8000ac4 <app_task+0x294>
 80009f8:	68bb      	ldr	r3, [r7, #8]
 80009fa:	f8b3 3336 	ldrh.w	r3, [r3, #822]	@ 0x336
 80009fe:	687a      	ldr	r2, [r7, #4]
 8000a00:	6852      	ldr	r2, [r2, #4]
 8000a02:	b2d2      	uxtb	r2, r2
 8000a04:	4293      	cmp	r3, r2
 8000a06:	d15d      	bne.n	8000ac4 <app_task+0x294>
                	app->incoming_msg = 0;
 8000a08:	68bb      	ldr	r3, [r7, #8]
 8000a0a:	2200      	movs	r2, #0
 8000a0c:	f8a3 2336 	strh.w	r2, [r3, #822]	@ 0x336
                    app->has_msg = false;
 8000a10:	68bb      	ldr	r3, [r7, #8]
 8000a12:	2200      	movs	r2, #0
 8000a14:	f883 233a 	strb.w	r2, [r3, #826]	@ 0x33a
                    app->current_line++;
 8000a18:	68bb      	ldr	r3, [r7, #8]
 8000a1a:	f893 332c 	ldrb.w	r3, [r3, #812]	@ 0x32c
 8000a1e:	3301      	adds	r3, #1
 8000a20:	b2da      	uxtb	r2, r3
 8000a22:	68bb      	ldr	r3, [r7, #8]
 8000a24:	f883 232c 	strb.w	r2, [r3, #812]	@ 0x32c
                }
                break;
 8000a28:	e04c      	b.n	8000ac4 <app_task+0x294>
            case APP_CMD_SEND_MSG:
                // Send message (assuming via packet)
                //uint8_t msg_payload[1] = {(uint8_t)line->param1};
                //packet_send(host_node_id, CMD_APP_MESSAGE, msg_payload, 1, CH_ALL);  // Example
            	app->outgoing_msg = (uint8_t)line->param1;
 8000a2a:	687b      	ldr	r3, [r7, #4]
 8000a2c:	685b      	ldr	r3, [r3, #4]
 8000a2e:	b2db      	uxtb	r3, r3
 8000a30:	461a      	mov	r2, r3
 8000a32:	68bb      	ldr	r3, [r7, #8]
 8000a34:	f8a3 2338 	strh.w	r2, [r3, #824]	@ 0x338
                app->current_line++;
 8000a38:	68bb      	ldr	r3, [r7, #8]
 8000a3a:	f893 332c 	ldrb.w	r3, [r3, #812]	@ 0x32c
 8000a3e:	3301      	adds	r3, #1
 8000a40:	b2da      	uxtb	r2, r3
 8000a42:	68bb      	ldr	r3, [r7, #8]
 8000a44:	f883 232c 	strb.w	r2, [r3, #812]	@ 0x32c
                break;
 8000a48:	e03d      	b.n	8000ac6 <app_task+0x296>
            case APP_CMD_TEST_FOR_MSG:
                if (app->has_msg && app->incoming_msg == (uint8_t)line->param1) {
 8000a4a:	68bb      	ldr	r3, [r7, #8]
 8000a4c:	f893 333a 	ldrb.w	r3, [r3, #826]	@ 0x33a
 8000a50:	2b00      	cmp	r3, #0
 8000a52:	d015      	beq.n	8000a80 <app_task+0x250>
 8000a54:	68bb      	ldr	r3, [r7, #8]
 8000a56:	f8b3 3336 	ldrh.w	r3, [r3, #822]	@ 0x336
 8000a5a:	687a      	ldr	r2, [r7, #4]
 8000a5c:	6852      	ldr	r2, [r2, #4]
 8000a5e:	b2d2      	uxtb	r2, r2
 8000a60:	4293      	cmp	r3, r2
 8000a62:	d10d      	bne.n	8000a80 <app_task+0x250>
                	app->incoming_msg = 0;
 8000a64:	68bb      	ldr	r3, [r7, #8]
 8000a66:	2200      	movs	r2, #0
 8000a68:	f8a3 2336 	strh.w	r2, [r3, #822]	@ 0x336
                    app->has_msg = false;
 8000a6c:	68bb      	ldr	r3, [r7, #8]
 8000a6e:	2200      	movs	r2, #0
 8000a70:	f883 233a 	strb.w	r2, [r3, #826]	@ 0x33a
                    app->current_line = line->goto_true;
 8000a74:	687b      	ldr	r3, [r7, #4]
 8000a76:	789a      	ldrb	r2, [r3, #2]
 8000a78:	68bb      	ldr	r3, [r7, #8]
 8000a7a:	f883 232c 	strb.w	r2, [r3, #812]	@ 0x32c
                } else {
                    app->current_line = line->goto_false;
                }
                break;
 8000a7e:	e022      	b.n	8000ac6 <app_task+0x296>
                    app->current_line = line->goto_false;
 8000a80:	687b      	ldr	r3, [r7, #4]
 8000a82:	78da      	ldrb	r2, [r3, #3]
 8000a84:	68bb      	ldr	r3, [r7, #8]
 8000a86:	f883 232c 	strb.w	r2, [r3, #812]	@ 0x32c
                break;
 8000a8a:	e01c      	b.n	8000ac6 <app_task+0x296>
            case APP_CMD_ALL_OUTPUTS_OFF:
                //for (uint8_t i = 0; i < max_out; i++) dio_output_set(i, false);
            	dio_all_outputs_off();
 8000a8c:	f000 fefe 	bl	800188c <dio_all_outputs_off>
                app->current_line++;
 8000a90:	68bb      	ldr	r3, [r7, #8]
 8000a92:	f893 332c 	ldrb.w	r3, [r3, #812]	@ 0x32c
 8000a96:	3301      	adds	r3, #1
 8000a98:	b2da      	uxtb	r2, r3
 8000a9a:	68bb      	ldr	r3, [r7, #8]
 8000a9c:	f883 232c 	strb.w	r2, [r3, #812]	@ 0x32c
                break;
 8000aa0:	e011      	b.n	8000ac6 <app_task+0x296>
            default:
                app->current_line++;
 8000aa2:	68bb      	ldr	r3, [r7, #8]
 8000aa4:	f893 332c 	ldrb.w	r3, [r3, #812]	@ 0x32c
 8000aa8:	3301      	adds	r3, #1
 8000aaa:	b2da      	uxtb	r2, r3
 8000aac:	68bb      	ldr	r3, [r7, #8]
 8000aae:	f883 232c 	strb.w	r2, [r3, #812]	@ 0x32c
                break;
 8000ab2:	e008      	b.n	8000ac6 <app_task+0x296>
        if (!app->running) continue;
 8000ab4:	bf00      	nop
 8000ab6:	e006      	b.n	8000ac6 <app_task+0x296>
            continue;
 8000ab8:	bf00      	nop
 8000aba:	e004      	b.n	8000ac6 <app_task+0x296>
                break;
 8000abc:	bf00      	nop
 8000abe:	e002      	b.n	8000ac6 <app_task+0x296>
                break;
 8000ac0:	bf00      	nop
 8000ac2:	e000      	b.n	8000ac6 <app_task+0x296>
                break;
 8000ac4:	bf00      	nop
    for (uint8_t a = 0; a < NUM_APPS; a++) {
 8000ac6:	7bbb      	ldrb	r3, [r7, #14]
 8000ac8:	3301      	adds	r3, #1
 8000aca:	73bb      	strb	r3, [r7, #14]
 8000acc:	7bbb      	ldrb	r3, [r7, #14]
 8000ace:	2b03      	cmp	r3, #3
 8000ad0:	f67f aeba 	bls.w	8000848 <app_task+0x18>
        }
    }
    status_led_mode_t curLedStatus = status_led_get_mode();
 8000ad4:	f002 fd02 	bl	80034dc <status_led_get_mode>
 8000ad8:	4603      	mov	r3, r0
 8000ada:	733b      	strb	r3, [r7, #12]
    if( (curLedStatus == LED_MODE_STOPPED) || (curLedStatus == LED_MODE_RUNNING) ){
 8000adc:	7b3b      	ldrb	r3, [r7, #12]
 8000ade:	2b02      	cmp	r3, #2
 8000ae0:	d002      	beq.n	8000ae8 <app_task+0x2b8>
 8000ae2:	7b3b      	ldrb	r3, [r7, #12]
 8000ae4:	2b03      	cmp	r3, #3
 8000ae6:	d108      	bne.n	8000afa <app_task+0x2ca>
    	status_led_set_mode((numAppsRunning == 0 ? LED_MODE_STOPPED : LED_MODE_RUNNING));
 8000ae8:	7bfb      	ldrb	r3, [r7, #15]
 8000aea:	2b00      	cmp	r3, #0
 8000aec:	d101      	bne.n	8000af2 <app_task+0x2c2>
 8000aee:	2302      	movs	r3, #2
 8000af0:	e000      	b.n	8000af4 <app_task+0x2c4>
 8000af2:	2303      	movs	r3, #3
 8000af4:	4618      	mov	r0, r3
 8000af6:	f002 fcd9 	bl	80034ac <status_led_set_mode>
    }
    status_led_task();
 8000afa:	f002 fd19 	bl	8003530 <status_led_task>
}
 8000afe:	bf00      	nop
 8000b00:	3710      	adds	r7, #16
 8000b02:	46bd      	mov	sp, r7
 8000b04:	bd80      	pop	{r7, pc}
 8000b06:	bf00      	nop
 8000b08:	200001d4 	.word	0x200001d4

08000b0c <app_load_from_flash>:

void app_load_from_flash(void) {
 8000b0c:	b580      	push	{r7, lr}
 8000b0e:	b082      	sub	sp, #8
 8000b10:	af00      	add	r7, sp, #0
    memcpy(apps, (void *)APP_FLASH_ADDR, sizeof(apps));
 8000b12:	4a20      	ldr	r2, [pc, #128]	@ (8000b94 <app_load_from_flash+0x88>)
 8000b14:	4b20      	ldr	r3, [pc, #128]	@ (8000b98 <app_load_from_flash+0x8c>)
 8000b16:	4610      	mov	r0, r2
 8000b18:	4619      	mov	r1, r3
 8000b1a:	f44f 634f 	mov.w	r3, #3312	@ 0xcf0
 8000b1e:	461a      	mov	r2, r3
 8000b20:	f00d fdb4 	bl	800e68c <memcpy>

    // Validate after load
//    board_type_t type = board_get_type();
    uint8_t max_in = dio_get_input_count();
 8000b24:	f000 ff32 	bl	800198c <dio_get_input_count>
 8000b28:	4603      	mov	r3, r0
 8000b2a:	71bb      	strb	r3, [r7, #6]
    uint8_t max_out = dio_get_output_count();
 8000b2c:	f000 ff4a 	bl	80019c4 <dio_get_output_count>
 8000b30:	4603      	mov	r3, r0
 8000b32:	717b      	strb	r3, [r7, #5]

    status_led_set_mode(LED_MODE_NOAPP);  // Start out as "no app".  If any apps are loaded then it'll change to "stopped".
 8000b34:	2001      	movs	r0, #1
 8000b36:	f002 fcb9 	bl	80034ac <status_led_set_mode>

    for (uint8_t a = 0; a < NUM_APPS; a++) {
 8000b3a:	2300      	movs	r3, #0
 8000b3c:	71fb      	strb	r3, [r7, #7]
 8000b3e:	e020      	b.n	8000b82 <app_load_from_flash+0x76>
        app_t *app = &apps[a];
 8000b40:	79fb      	ldrb	r3, [r7, #7]
 8000b42:	f44f 724f 	mov.w	r2, #828	@ 0x33c
 8000b46:	fb02 f303 	mul.w	r3, r2, r3
 8000b4a:	4a12      	ldr	r2, [pc, #72]	@ (8000b94 <app_load_from_flash+0x88>)
 8000b4c:	4413      	add	r3, r2
 8000b4e:	603b      	str	r3, [r7, #0]
        if (!app_validate(app, max_in, max_out)) {
 8000b50:	797a      	ldrb	r2, [r7, #5]
 8000b52:	79bb      	ldrb	r3, [r7, #6]
 8000b54:	4619      	mov	r1, r3
 8000b56:	6838      	ldr	r0, [r7, #0]
 8000b58:	f7ff fda8 	bl	80006ac <app_validate>
 8000b5c:	4603      	mov	r3, r0
 8000b5e:	f083 0301 	eor.w	r3, r3, #1
 8000b62:	b2db      	uxtb	r3, r3
 8000b64:	2b00      	cmp	r3, #0
 8000b66:	d006      	beq.n	8000b76 <app_load_from_flash+0x6a>
            memset(app, 0, sizeof(app_t));  // Zero out the entire app
 8000b68:	f44f 724f 	mov.w	r2, #828	@ 0x33c
 8000b6c:	2100      	movs	r1, #0
 8000b6e:	6838      	ldr	r0, [r7, #0]
 8000b70:	f00d fd58 	bl	800e624 <memset>
 8000b74:	e002      	b.n	8000b7c <app_load_from_flash+0x70>
        }else{
        	status_led_set_mode(LED_MODE_STOPPED);
 8000b76:	2002      	movs	r0, #2
 8000b78:	f002 fc98 	bl	80034ac <status_led_set_mode>
    for (uint8_t a = 0; a < NUM_APPS; a++) {
 8000b7c:	79fb      	ldrb	r3, [r7, #7]
 8000b7e:	3301      	adds	r3, #1
 8000b80:	71fb      	strb	r3, [r7, #7]
 8000b82:	79fb      	ldrb	r3, [r7, #7]
 8000b84:	2b03      	cmp	r3, #3
 8000b86:	d9db      	bls.n	8000b40 <app_load_from_flash+0x34>
        }
    }
}
 8000b88:	bf00      	nop
 8000b8a:	bf00      	nop
 8000b8c:	3708      	adds	r7, #8
 8000b8e:	46bd      	mov	sp, r7
 8000b90:	bd80      	pop	{r7, pc}
 8000b92:	bf00      	nop
 8000b94:	200001d4 	.word	0x200001d4
 8000b98:	080e0000 	.word	0x080e0000

08000b9c <app_start>:
    }

    HAL_FLASH_Lock();
}

void app_start(uint8_t slot) {
 8000b9c:	b480      	push	{r7}
 8000b9e:	b085      	sub	sp, #20
 8000ba0:	af00      	add	r7, sp, #0
 8000ba2:	4603      	mov	r3, r0
 8000ba4:	71fb      	strb	r3, [r7, #7]
    if (slot >= NUM_APPS) return;
 8000ba6:	79fb      	ldrb	r3, [r7, #7]
 8000ba8:	2b03      	cmp	r3, #3
 8000baa:	d81c      	bhi.n	8000be6 <app_start+0x4a>
    app_t *app = &apps[slot];
 8000bac:	79fb      	ldrb	r3, [r7, #7]
 8000bae:	f44f 724f 	mov.w	r2, #828	@ 0x33c
 8000bb2:	fb02 f303 	mul.w	r3, r2, r3
 8000bb6:	4a0f      	ldr	r2, [pc, #60]	@ (8000bf4 <app_start+0x58>)
 8000bb8:	4413      	add	r3, r2
 8000bba:	60fb      	str	r3, [r7, #12]
    app->running = true;
 8000bbc:	68fb      	ldr	r3, [r7, #12]
 8000bbe:	2201      	movs	r2, #1
 8000bc0:	f883 232b 	strb.w	r2, [r3, #811]	@ 0x32b
    app->current_line = 0;
 8000bc4:	68fb      	ldr	r3, [r7, #12]
 8000bc6:	2200      	movs	r2, #0
 8000bc8:	f883 232c 	strb.w	r2, [r3, #812]	@ 0x32c
    app->delay_end_time = 0;
 8000bcc:	68fb      	ldr	r3, [r7, #12]
 8000bce:	2200      	movs	r2, #0
 8000bd0:	f8c3 2330 	str.w	r2, [r3, #816]	@ 0x330
    app->in_delay = false;
 8000bd4:	68fb      	ldr	r3, [r7, #12]
 8000bd6:	2200      	movs	r2, #0
 8000bd8:	f883 2334 	strb.w	r2, [r3, #820]	@ 0x334
    app->has_msg = false;
 8000bdc:	68fb      	ldr	r3, [r7, #12]
 8000bde:	2200      	movs	r2, #0
 8000be0:	f883 233a 	strb.w	r2, [r3, #826]	@ 0x33a
 8000be4:	e000      	b.n	8000be8 <app_start+0x4c>
    if (slot >= NUM_APPS) return;
 8000be6:	bf00      	nop
    //status_led_set_mode(LED_MODE_RUNNING);
}
 8000be8:	3714      	adds	r7, #20
 8000bea:	46bd      	mov	sp, r7
 8000bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bf0:	4770      	bx	lr
 8000bf2:	bf00      	nop
 8000bf4:	200001d4 	.word	0x200001d4

08000bf8 <app_stop>:

void app_stop(uint8_t slot) {
 8000bf8:	b480      	push	{r7}
 8000bfa:	b083      	sub	sp, #12
 8000bfc:	af00      	add	r7, sp, #0
 8000bfe:	4603      	mov	r3, r0
 8000c00:	71fb      	strb	r3, [r7, #7]
    if (slot >= NUM_APPS) return;
 8000c02:	79fb      	ldrb	r3, [r7, #7]
 8000c04:	2b03      	cmp	r3, #3
 8000c06:	d80b      	bhi.n	8000c20 <app_stop+0x28>
    apps[slot].running = false;
 8000c08:	79fb      	ldrb	r3, [r7, #7]
 8000c0a:	4a08      	ldr	r2, [pc, #32]	@ (8000c2c <app_stop+0x34>)
 8000c0c:	f44f 714f 	mov.w	r1, #828	@ 0x33c
 8000c10:	fb01 f303 	mul.w	r3, r1, r3
 8000c14:	4413      	add	r3, r2
 8000c16:	f203 332b 	addw	r3, r3, #811	@ 0x32b
 8000c1a:	2200      	movs	r2, #0
 8000c1c:	701a      	strb	r2, [r3, #0]
 8000c1e:	e000      	b.n	8000c22 <app_stop+0x2a>
    if (slot >= NUM_APPS) return;
 8000c20:	bf00      	nop
}
 8000c22:	370c      	adds	r7, #12
 8000c24:	46bd      	mov	sp, r7
 8000c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c2a:	4770      	bx	lr
 8000c2c:	200001d4 	.word	0x200001d4

08000c30 <app_receive_msg>:

void app_receive_msg(uint8_t slot, uint8_t msg) {
 8000c30:	b480      	push	{r7}
 8000c32:	b085      	sub	sp, #20
 8000c34:	af00      	add	r7, sp, #0
 8000c36:	4603      	mov	r3, r0
 8000c38:	460a      	mov	r2, r1
 8000c3a:	71fb      	strb	r3, [r7, #7]
 8000c3c:	4613      	mov	r3, r2
 8000c3e:	71bb      	strb	r3, [r7, #6]
    if (slot >= NUM_APPS) return;
 8000c40:	79fb      	ldrb	r3, [r7, #7]
 8000c42:	2b03      	cmp	r3, #3
 8000c44:	d811      	bhi.n	8000c6a <app_receive_msg+0x3a>
    app_t *app = &apps[slot];
 8000c46:	79fb      	ldrb	r3, [r7, #7]
 8000c48:	f44f 724f 	mov.w	r2, #828	@ 0x33c
 8000c4c:	fb02 f303 	mul.w	r3, r2, r3
 8000c50:	4a09      	ldr	r2, [pc, #36]	@ (8000c78 <app_receive_msg+0x48>)
 8000c52:	4413      	add	r3, r2
 8000c54:	60fb      	str	r3, [r7, #12]
    app->incoming_msg = msg;
 8000c56:	79bb      	ldrb	r3, [r7, #6]
 8000c58:	b29a      	uxth	r2, r3
 8000c5a:	68fb      	ldr	r3, [r7, #12]
 8000c5c:	f8a3 2336 	strh.w	r2, [r3, #822]	@ 0x336
    app->has_msg = true;
 8000c60:	68fb      	ldr	r3, [r7, #12]
 8000c62:	2201      	movs	r2, #1
 8000c64:	f883 233a 	strb.w	r2, [r3, #826]	@ 0x33a
 8000c68:	e000      	b.n	8000c6c <app_receive_msg+0x3c>
    if (slot >= NUM_APPS) return;
 8000c6a:	bf00      	nop
}
 8000c6c:	3714      	adds	r7, #20
 8000c6e:	46bd      	mov	sp, r7
 8000c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c74:	4770      	bx	lr
 8000c76:	bf00      	nop
 8000c78:	200001d4 	.word	0x200001d4

08000c7c <read_board_id>:
/* Core/Src/board_id.c */
#include "board_id.h"

static uint8_t read_board_id(void)
{
 8000c7c:	b580      	push	{r7, lr}
 8000c7e:	b082      	sub	sp, #8
 8000c80:	af00      	add	r7, sp, #0
    uint8_t id = 0;
 8000c82:	2300      	movs	r3, #0
 8000c84:	71fb      	strb	r3, [r7, #7]
    if (HAL_GPIO_ReadPin(BOARDID0_PORT, BOARDID0_PIN)) id |= 0x01;
 8000c86:	2101      	movs	r1, #1
 8000c88:	4817      	ldr	r0, [pc, #92]	@ (8000ce8 <read_board_id+0x6c>)
 8000c8a:	f004 ff23 	bl	8005ad4 <HAL_GPIO_ReadPin>
 8000c8e:	4603      	mov	r3, r0
 8000c90:	2b00      	cmp	r3, #0
 8000c92:	d003      	beq.n	8000c9c <read_board_id+0x20>
 8000c94:	79fb      	ldrb	r3, [r7, #7]
 8000c96:	f043 0301 	orr.w	r3, r3, #1
 8000c9a:	71fb      	strb	r3, [r7, #7]
    if (HAL_GPIO_ReadPin(BOARDID1_PORT, BOARDID1_PIN)) id |= 0x02;
 8000c9c:	2102      	movs	r1, #2
 8000c9e:	4812      	ldr	r0, [pc, #72]	@ (8000ce8 <read_board_id+0x6c>)
 8000ca0:	f004 ff18 	bl	8005ad4 <HAL_GPIO_ReadPin>
 8000ca4:	4603      	mov	r3, r0
 8000ca6:	2b00      	cmp	r3, #0
 8000ca8:	d003      	beq.n	8000cb2 <read_board_id+0x36>
 8000caa:	79fb      	ldrb	r3, [r7, #7]
 8000cac:	f043 0302 	orr.w	r3, r3, #2
 8000cb0:	71fb      	strb	r3, [r7, #7]
    if (HAL_GPIO_ReadPin(BOARDID2_PORT, BOARDID2_PIN)) id |= 0x04;
 8000cb2:	2104      	movs	r1, #4
 8000cb4:	480c      	ldr	r0, [pc, #48]	@ (8000ce8 <read_board_id+0x6c>)
 8000cb6:	f004 ff0d 	bl	8005ad4 <HAL_GPIO_ReadPin>
 8000cba:	4603      	mov	r3, r0
 8000cbc:	2b00      	cmp	r3, #0
 8000cbe:	d003      	beq.n	8000cc8 <read_board_id+0x4c>
 8000cc0:	79fb      	ldrb	r3, [r7, #7]
 8000cc2:	f043 0304 	orr.w	r3, r3, #4
 8000cc6:	71fb      	strb	r3, [r7, #7]
    if (HAL_GPIO_ReadPin(BOARDID3_PORT, BOARDID3_PIN)) id |= 0x08;
 8000cc8:	2108      	movs	r1, #8
 8000cca:	4807      	ldr	r0, [pc, #28]	@ (8000ce8 <read_board_id+0x6c>)
 8000ccc:	f004 ff02 	bl	8005ad4 <HAL_GPIO_ReadPin>
 8000cd0:	4603      	mov	r3, r0
 8000cd2:	2b00      	cmp	r3, #0
 8000cd4:	d003      	beq.n	8000cde <read_board_id+0x62>
 8000cd6:	79fb      	ldrb	r3, [r7, #7]
 8000cd8:	f043 0308 	orr.w	r3, r3, #8
 8000cdc:	71fb      	strb	r3, [r7, #7]
    return id;
 8000cde:	79fb      	ldrb	r3, [r7, #7]
}
 8000ce0:	4618      	mov	r0, r3
 8000ce2:	3708      	adds	r7, #8
 8000ce4:	46bd      	mov	sp, r7
 8000ce6:	bd80      	pop	{r7, pc}
 8000ce8:	40020800 	.word	0x40020800

08000cec <board_get_type>:

board_type_t board_get_type(void)
{
 8000cec:	b580      	push	{r7, lr}
 8000cee:	b082      	sub	sp, #8
 8000cf0:	af00      	add	r7, sp, #0
    uint8_t raw = read_board_id();
 8000cf2:	f7ff ffc3 	bl	8000c7c <read_board_id>
 8000cf6:	4603      	mov	r3, r0
 8000cf8:	71fb      	strb	r3, [r7, #7]
    switch (raw) {
 8000cfa:	79fb      	ldrb	r3, [r7, #7]
 8000cfc:	2b03      	cmp	r3, #3
 8000cfe:	d00a      	beq.n	8000d16 <board_get_type+0x2a>
 8000d00:	2b03      	cmp	r3, #3
 8000d02:	dc0a      	bgt.n	8000d1a <board_get_type+0x2e>
 8000d04:	2b00      	cmp	r3, #0
 8000d06:	d002      	beq.n	8000d0e <board_get_type+0x22>
 8000d08:	2b02      	cmp	r3, #2
 8000d0a:	d002      	beq.n	8000d12 <board_get_type+0x26>
 8000d0c:	e005      	b.n	8000d1a <board_get_type+0x2e>
        case 0x00: return BOARD_TYPE_BABY;
 8000d0e:	2300      	movs	r3, #0
 8000d10:	e004      	b.n	8000d1c <board_get_type+0x30>
        case 0x02: return BOARD_TYPE_MAMA;
 8000d12:	2302      	movs	r3, #2
 8000d14:	e002      	b.n	8000d1c <board_get_type+0x30>
        case 0x03: return BOARD_TYPE_PAPA;
 8000d16:	2303      	movs	r3, #3
 8000d18:	e000      	b.n	8000d1c <board_get_type+0x30>
        default:   return BOARD_TYPE_RESERVED_01;
 8000d1a:	2301      	movs	r3, #1
    }
}
 8000d1c:	4618      	mov	r0, r3
 8000d1e:	3708      	adds	r7, #8
 8000d20:	46bd      	mov	sp, r7
 8000d22:	bd80      	pop	{r7, pc}

08000d24 <bridge_init>:
static bridge_mode_t rs422_mode = BRIDGE_OFF;
static bridge_mode_t eth_mode   = BRIDGE_OFF;
static bridge_mode_t usb_mode   = BRIDGE_OFF;

void bridge_init(void)
{
 8000d24:	b480      	push	{r7}
 8000d26:	af00      	add	r7, sp, #0
    rs422_mode = BRIDGE_OFF;
 8000d28:	4b06      	ldr	r3, [pc, #24]	@ (8000d44 <bridge_init+0x20>)
 8000d2a:	2200      	movs	r2, #0
 8000d2c:	701a      	strb	r2, [r3, #0]
    eth_mode   = BRIDGE_OFF;
 8000d2e:	4b06      	ldr	r3, [pc, #24]	@ (8000d48 <bridge_init+0x24>)
 8000d30:	2200      	movs	r2, #0
 8000d32:	701a      	strb	r2, [r3, #0]
    usb_mode   = BRIDGE_OFF;
 8000d34:	4b05      	ldr	r3, [pc, #20]	@ (8000d4c <bridge_init+0x28>)
 8000d36:	2200      	movs	r2, #0
 8000d38:	701a      	strb	r2, [r3, #0]
}
 8000d3a:	bf00      	nop
 8000d3c:	46bd      	mov	sp, r7
 8000d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d42:	4770      	bx	lr
 8000d44:	20000ec4 	.word	0x20000ec4
 8000d48:	20000ec5 	.word	0x20000ec5
 8000d4c:	20000ec6 	.word	0x20000ec6

08000d50 <bridge_forward>:
void bridge_set_rs422(bridge_mode_t mode) { rs422_mode = mode; }
void bridge_set_eth(bridge_mode_t mode)   { eth_mode   = mode; }
void bridge_set_usb(bridge_mode_t mode)   { usb_mode   = mode; }

void bridge_forward(const uint8_t* packet, uint16_t len)
{
 8000d50:	b580      	push	{r7, lr}
 8000d52:	b084      	sub	sp, #16
 8000d54:	af00      	add	r7, sp, #0
 8000d56:	6078      	str	r0, [r7, #4]
 8000d58:	460b      	mov	r3, r1
 8000d5a:	807b      	strh	r3, [r7, #2]
    if (len < 2) return;
 8000d5c:	887b      	ldrh	r3, [r7, #2]
 8000d5e:	2b01      	cmp	r3, #1
 8000d60:	d926      	bls.n	8000db0 <bridge_forward+0x60>
    uint8_t src = packet[0];  // STX or interface hint
 8000d62:	687b      	ldr	r3, [r7, #4]
 8000d64:	781b      	ldrb	r3, [r3, #0]
 8000d66:	73bb      	strb	r3, [r7, #14]

    if (src == PACKET_STX) {
 8000d68:	7bbb      	ldrb	r3, [r7, #14]
 8000d6a:	2b02      	cmp	r3, #2
 8000d6c:	d121      	bne.n	8000db2 <bridge_forward+0x62>
        if (rs422_mode & BRIDGE_RS422_TO_ETH) {
 8000d6e:	4b12      	ldr	r3, [pc, #72]	@ (8000db8 <bridge_forward+0x68>)
 8000d70:	781b      	ldrb	r3, [r3, #0]
 8000d72:	f003 0301 	and.w	r3, r3, #1
 8000d76:	2b00      	cmp	r3, #0
 8000d78:	d00e      	beq.n	8000d98 <bridge_forward+0x48>
        	//send to all connected eth sockets:
        	for(uint8_t s=W5500_APP_SOCKET_START; s<W5500_APP_SOCKET_START + W5500_APP_SOCKET_COUNT; s++){
 8000d7a:	2300      	movs	r3, #0
 8000d7c:	73fb      	strb	r3, [r7, #15]
 8000d7e:	e008      	b.n	8000d92 <bridge_forward+0x42>
        		comm_eth_send(s, packet, len);
 8000d80:	887a      	ldrh	r2, [r7, #2]
 8000d82:	7bfb      	ldrb	r3, [r7, #15]
 8000d84:	6879      	ldr	r1, [r7, #4]
 8000d86:	4618      	mov	r0, r3
 8000d88:	f000 fc17 	bl	80015ba <comm_eth_send>
        	for(uint8_t s=W5500_APP_SOCKET_START; s<W5500_APP_SOCKET_START + W5500_APP_SOCKET_COUNT; s++){
 8000d8c:	7bfb      	ldrb	r3, [r7, #15]
 8000d8e:	3301      	adds	r3, #1
 8000d90:	73fb      	strb	r3, [r7, #15]
 8000d92:	7bfb      	ldrb	r3, [r7, #15]
 8000d94:	2b03      	cmp	r3, #3
 8000d96:	d9f3      	bls.n	8000d80 <bridge_forward+0x30>
        	}

        }
        if (rs422_mode & BRIDGE_RS422_TO_USB) comm_usb_send(packet, len);
 8000d98:	4b07      	ldr	r3, [pc, #28]	@ (8000db8 <bridge_forward+0x68>)
 8000d9a:	781b      	ldrb	r3, [r3, #0]
 8000d9c:	f003 0302 	and.w	r3, r3, #2
 8000da0:	2b00      	cmp	r3, #0
 8000da2:	d006      	beq.n	8000db2 <bridge_forward+0x62>
 8000da4:	887b      	ldrh	r3, [r7, #2]
 8000da6:	4619      	mov	r1, r3
 8000da8:	6878      	ldr	r0, [r7, #4]
 8000daa:	f000 fc19 	bl	80015e0 <comm_usb_send>
 8000dae:	e000      	b.n	8000db2 <bridge_forward+0x62>
    if (len < 2) return;
 8000db0:	bf00      	nop
    }
    // Add other directions as needed
}
 8000db2:	3710      	adds	r7, #16
 8000db4:	46bd      	mov	sp, r7
 8000db6:	bd80      	pop	{r7, pc}
 8000db8:	20000ec4 	.word	0x20000ec4

08000dbc <_w5500_select>:
#define SOCK_ESTABLISHED 0x17
#define SOCK_CLOSE_WAIT  0x1C
#define SOCK_UDP         0x22

/* ---- low-level SPI ---- */
static inline void _w5500_select(void)   { HAL_GPIO_WritePin(CS_GPIO_PORT, CS_PIN, GPIO_PIN_RESET); }
 8000dbc:	b580      	push	{r7, lr}
 8000dbe:	af00      	add	r7, sp, #0
 8000dc0:	2200      	movs	r2, #0
 8000dc2:	2180      	movs	r1, #128	@ 0x80
 8000dc4:	4802      	ldr	r0, [pc, #8]	@ (8000dd0 <_w5500_select+0x14>)
 8000dc6:	f004 fe9d 	bl	8005b04 <HAL_GPIO_WritePin>
 8000dca:	bf00      	nop
 8000dcc:	bd80      	pop	{r7, pc}
 8000dce:	bf00      	nop
 8000dd0:	40020400 	.word	0x40020400

08000dd4 <_w5500_deselect>:
static inline void _w5500_deselect(void) { HAL_GPIO_WritePin(CS_GPIO_PORT, CS_PIN, GPIO_PIN_SET); }
 8000dd4:	b580      	push	{r7, lr}
 8000dd6:	af00      	add	r7, sp, #0
 8000dd8:	2201      	movs	r2, #1
 8000dda:	2180      	movs	r1, #128	@ 0x80
 8000ddc:	4802      	ldr	r0, [pc, #8]	@ (8000de8 <_w5500_deselect+0x14>)
 8000dde:	f004 fe91 	bl	8005b04 <HAL_GPIO_WritePin>
 8000de2:	bf00      	nop
 8000de4:	bd80      	pop	{r7, pc}
 8000de6:	bf00      	nop
 8000de8:	40020400 	.word	0x40020400

08000dec <w5500_write>:

static inline void w5500_write(uint16_t offset, uint8_t cb, const uint8_t *data, uint16_t len) {
 8000dec:	b580      	push	{r7, lr}
 8000dee:	b086      	sub	sp, #24
 8000df0:	af00      	add	r7, sp, #0
 8000df2:	60ba      	str	r2, [r7, #8]
 8000df4:	461a      	mov	r2, r3
 8000df6:	4603      	mov	r3, r0
 8000df8:	81fb      	strh	r3, [r7, #14]
 8000dfa:	460b      	mov	r3, r1
 8000dfc:	737b      	strb	r3, [r7, #13]
 8000dfe:	4613      	mov	r3, r2
 8000e00:	80fb      	strh	r3, [r7, #6]
    uint8_t hdr[3] = {offset >> 8, offset & 0xFF, cb};
 8000e02:	89fb      	ldrh	r3, [r7, #14]
 8000e04:	0a1b      	lsrs	r3, r3, #8
 8000e06:	b29b      	uxth	r3, r3
 8000e08:	b2db      	uxtb	r3, r3
 8000e0a:	753b      	strb	r3, [r7, #20]
 8000e0c:	89fb      	ldrh	r3, [r7, #14]
 8000e0e:	b2db      	uxtb	r3, r3
 8000e10:	757b      	strb	r3, [r7, #21]
 8000e12:	7b7b      	ldrb	r3, [r7, #13]
 8000e14:	75bb      	strb	r3, [r7, #22]
    _w5500_select();
 8000e16:	f7ff ffd1 	bl	8000dbc <_w5500_select>
    HAL_SPI_Transmit(&hspi1, hdr, 3, HAL_MAX_DELAY);
 8000e1a:	f107 0114 	add.w	r1, r7, #20
 8000e1e:	f04f 33ff 	mov.w	r3, #4294967295
 8000e22:	2203      	movs	r2, #3
 8000e24:	4807      	ldr	r0, [pc, #28]	@ (8000e44 <w5500_write+0x58>)
 8000e26:	f007 f8be 	bl	8007fa6 <HAL_SPI_Transmit>
    HAL_SPI_Transmit(&hspi1, (uint8_t*)data, len, HAL_MAX_DELAY);
 8000e2a:	88fa      	ldrh	r2, [r7, #6]
 8000e2c:	f04f 33ff 	mov.w	r3, #4294967295
 8000e30:	68b9      	ldr	r1, [r7, #8]
 8000e32:	4804      	ldr	r0, [pc, #16]	@ (8000e44 <w5500_write+0x58>)
 8000e34:	f007 f8b7 	bl	8007fa6 <HAL_SPI_Transmit>
    _w5500_deselect();
 8000e38:	f7ff ffcc 	bl	8000dd4 <_w5500_deselect>
}
 8000e3c:	bf00      	nop
 8000e3e:	3718      	adds	r7, #24
 8000e40:	46bd      	mov	sp, r7
 8000e42:	bd80      	pop	{r7, pc}
 8000e44:	20001d8c 	.word	0x20001d8c

08000e48 <w5500_read_raw>:

static inline void w5500_read_raw(uint16_t offset, uint8_t cb, uint8_t *data, uint16_t len) {
 8000e48:	b580      	push	{r7, lr}
 8000e4a:	b086      	sub	sp, #24
 8000e4c:	af00      	add	r7, sp, #0
 8000e4e:	60ba      	str	r2, [r7, #8]
 8000e50:	461a      	mov	r2, r3
 8000e52:	4603      	mov	r3, r0
 8000e54:	81fb      	strh	r3, [r7, #14]
 8000e56:	460b      	mov	r3, r1
 8000e58:	737b      	strb	r3, [r7, #13]
 8000e5a:	4613      	mov	r3, r2
 8000e5c:	80fb      	strh	r3, [r7, #6]
    uint8_t hdr[3] = {offset >> 8, offset & 0xFF, cb};
 8000e5e:	89fb      	ldrh	r3, [r7, #14]
 8000e60:	0a1b      	lsrs	r3, r3, #8
 8000e62:	b29b      	uxth	r3, r3
 8000e64:	b2db      	uxtb	r3, r3
 8000e66:	753b      	strb	r3, [r7, #20]
 8000e68:	89fb      	ldrh	r3, [r7, #14]
 8000e6a:	b2db      	uxtb	r3, r3
 8000e6c:	757b      	strb	r3, [r7, #21]
 8000e6e:	7b7b      	ldrb	r3, [r7, #13]
 8000e70:	75bb      	strb	r3, [r7, #22]
    _w5500_select();
 8000e72:	f7ff ffa3 	bl	8000dbc <_w5500_select>
    HAL_SPI_Transmit(&hspi1, hdr, 3, HAL_MAX_DELAY);
 8000e76:	f107 0114 	add.w	r1, r7, #20
 8000e7a:	f04f 33ff 	mov.w	r3, #4294967295
 8000e7e:	2203      	movs	r2, #3
 8000e80:	4807      	ldr	r0, [pc, #28]	@ (8000ea0 <w5500_read_raw+0x58>)
 8000e82:	f007 f890 	bl	8007fa6 <HAL_SPI_Transmit>
    HAL_SPI_Receive(&hspi1, data, len, HAL_MAX_DELAY);
 8000e86:	88fa      	ldrh	r2, [r7, #6]
 8000e88:	f04f 33ff 	mov.w	r3, #4294967295
 8000e8c:	68b9      	ldr	r1, [r7, #8]
 8000e8e:	4804      	ldr	r0, [pc, #16]	@ (8000ea0 <w5500_read_raw+0x58>)
 8000e90:	f007 f9cd 	bl	800822e <HAL_SPI_Receive>
    _w5500_deselect();
 8000e94:	f7ff ff9e 	bl	8000dd4 <_w5500_deselect>
}
 8000e98:	bf00      	nop
 8000e9a:	3718      	adds	r7, #24
 8000e9c:	46bd      	mov	sp, r7
 8000e9e:	bd80      	pop	{r7, pc}
 8000ea0:	20001d8c 	.word	0x20001d8c

08000ea4 <w5500_socket_read_byte>:

static inline void w5500_common_read(uint16_t offset, uint8_t *data, uint16_t len) {
    w5500_read_raw(offset, 0x00, data, len);
}

static inline uint8_t w5500_socket_read_byte(uint8_t socket, uint16_t offset) {
 8000ea4:	b580      	push	{r7, lr}
 8000ea6:	b084      	sub	sp, #16
 8000ea8:	af00      	add	r7, sp, #0
 8000eaa:	4603      	mov	r3, r0
 8000eac:	460a      	mov	r2, r1
 8000eae:	71fb      	strb	r3, [r7, #7]
 8000eb0:	4613      	mov	r3, r2
 8000eb2:	80bb      	strh	r3, [r7, #4]
    uint8_t cb = (socket << 5) | 0x08;  // Block 1 (socket regs), read
 8000eb4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000eb8:	015b      	lsls	r3, r3, #5
 8000eba:	b25b      	sxtb	r3, r3
 8000ebc:	f043 0308 	orr.w	r3, r3, #8
 8000ec0:	b25b      	sxtb	r3, r3
 8000ec2:	73fb      	strb	r3, [r7, #15]
    uint8_t v;
    w5500_read_raw(offset, cb, &v, 1);
 8000ec4:	f107 020e 	add.w	r2, r7, #14
 8000ec8:	7bf9      	ldrb	r1, [r7, #15]
 8000eca:	88b8      	ldrh	r0, [r7, #4]
 8000ecc:	2301      	movs	r3, #1
 8000ece:	f7ff ffbb 	bl	8000e48 <w5500_read_raw>
    return v;
 8000ed2:	7bbb      	ldrb	r3, [r7, #14]
}
 8000ed4:	4618      	mov	r0, r3
 8000ed6:	3710      	adds	r7, #16
 8000ed8:	46bd      	mov	sp, r7
 8000eda:	bd80      	pop	{r7, pc}

08000edc <w5500_socket_write_byte>:

static inline void w5500_socket_write_byte(uint8_t socket, uint16_t offset, uint8_t val) {
 8000edc:	b580      	push	{r7, lr}
 8000ede:	b084      	sub	sp, #16
 8000ee0:	af00      	add	r7, sp, #0
 8000ee2:	4603      	mov	r3, r0
 8000ee4:	71fb      	strb	r3, [r7, #7]
 8000ee6:	460b      	mov	r3, r1
 8000ee8:	80bb      	strh	r3, [r7, #4]
 8000eea:	4613      	mov	r3, r2
 8000eec:	71bb      	strb	r3, [r7, #6]
    uint8_t cb = (socket << 5) | 0x0C;  // Block 1, write
 8000eee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ef2:	015b      	lsls	r3, r3, #5
 8000ef4:	b25b      	sxtb	r3, r3
 8000ef6:	f043 030c 	orr.w	r3, r3, #12
 8000efa:	b25b      	sxtb	r3, r3
 8000efc:	73fb      	strb	r3, [r7, #15]
    w5500_write(offset, cb, &val, 1);
 8000efe:	1dba      	adds	r2, r7, #6
 8000f00:	7bf9      	ldrb	r1, [r7, #15]
 8000f02:	88b8      	ldrh	r0, [r7, #4]
 8000f04:	2301      	movs	r3, #1
 8000f06:	f7ff ff71 	bl	8000dec <w5500_write>
}
 8000f0a:	bf00      	nop
 8000f0c:	3710      	adds	r7, #16
 8000f0e:	46bd      	mov	sp, r7
 8000f10:	bd80      	pop	{r7, pc}

08000f12 <circ_init>:




/* --------------------------------------------------------------------- */
static void circ_init(circ_buf_t *cb) {
 8000f12:	b480      	push	{r7}
 8000f14:	b083      	sub	sp, #12
 8000f16:	af00      	add	r7, sp, #0
 8000f18:	6078      	str	r0, [r7, #4]
    cb->head = cb->tail = cb->used = 0;
 8000f1a:	687b      	ldr	r3, [r7, #4]
 8000f1c:	2200      	movs	r2, #0
 8000f1e:	f8a3 2104 	strh.w	r2, [r3, #260]	@ 0x104
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	f8b3 2104 	ldrh.w	r2, [r3, #260]	@ 0x104
 8000f28:	687b      	ldr	r3, [r7, #4]
 8000f2a:	f8a3 2102 	strh.w	r2, [r3, #258]	@ 0x102
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	f8b3 2102 	ldrh.w	r2, [r3, #258]	@ 0x102
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	f8a3 2100 	strh.w	r2, [r3, #256]	@ 0x100
}
 8000f3a:	bf00      	nop
 8000f3c:	370c      	adds	r7, #12
 8000f3e:	46bd      	mov	sp, r7
 8000f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f44:	4770      	bx	lr

08000f46 <circ_push>:

static bool circ_push(circ_buf_t *cb, uint8_t byte) {
 8000f46:	b480      	push	{r7}
 8000f48:	b083      	sub	sp, #12
 8000f4a:	af00      	add	r7, sp, #0
 8000f4c:	6078      	str	r0, [r7, #4]
 8000f4e:	460b      	mov	r3, r1
 8000f50:	70fb      	strb	r3, [r7, #3]
    if (cb->used >= RX_BUF_SIZE) return false;
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	f8b3 3104 	ldrh.w	r3, [r3, #260]	@ 0x104
 8000f58:	2bff      	cmp	r3, #255	@ 0xff
 8000f5a:	d901      	bls.n	8000f60 <circ_push+0x1a>
 8000f5c:	2300      	movs	r3, #0
 8000f5e:	e01c      	b.n	8000f9a <circ_push+0x54>
    cb->buf[cb->head] = byte;
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	f8b3 3100 	ldrh.w	r3, [r3, #256]	@ 0x100
 8000f66:	4619      	mov	r1, r3
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	78fa      	ldrb	r2, [r7, #3]
 8000f6c:	545a      	strb	r2, [r3, r1]
    cb->head = (cb->head + 1) % RX_BUF_SIZE;
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	f8b3 3100 	ldrh.w	r3, [r3, #256]	@ 0x100
 8000f74:	3301      	adds	r3, #1
 8000f76:	425a      	negs	r2, r3
 8000f78:	b2db      	uxtb	r3, r3
 8000f7a:	b2d2      	uxtb	r2, r2
 8000f7c:	bf58      	it	pl
 8000f7e:	4253      	negpl	r3, r2
 8000f80:	b29a      	uxth	r2, r3
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	f8a3 2100 	strh.w	r2, [r3, #256]	@ 0x100
    cb->used++;
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	f8b3 3104 	ldrh.w	r3, [r3, #260]	@ 0x104
 8000f8e:	3301      	adds	r3, #1
 8000f90:	b29a      	uxth	r2, r3
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	f8a3 2104 	strh.w	r2, [r3, #260]	@ 0x104
    return true;
 8000f98:	2301      	movs	r3, #1
}
 8000f9a:	4618      	mov	r0, r3
 8000f9c:	370c      	adds	r7, #12
 8000f9e:	46bd      	mov	sp, r7
 8000fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa4:	4770      	bx	lr

08000fa6 <circ_pop>:

static bool circ_pop(circ_buf_t *cb, uint8_t *byte) {
 8000fa6:	b480      	push	{r7}
 8000fa8:	b083      	sub	sp, #12
 8000faa:	af00      	add	r7, sp, #0
 8000fac:	6078      	str	r0, [r7, #4]
 8000fae:	6039      	str	r1, [r7, #0]
    if (cb->used == 0) return false;
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	f8b3 3104 	ldrh.w	r3, [r3, #260]	@ 0x104
 8000fb6:	2b00      	cmp	r3, #0
 8000fb8:	d101      	bne.n	8000fbe <circ_pop+0x18>
 8000fba:	2300      	movs	r3, #0
 8000fbc:	e01d      	b.n	8000ffa <circ_pop+0x54>
    *byte = cb->buf[cb->tail];
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	f8b3 3102 	ldrh.w	r3, [r3, #258]	@ 0x102
 8000fc4:	461a      	mov	r2, r3
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	5c9a      	ldrb	r2, [r3, r2]
 8000fca:	683b      	ldr	r3, [r7, #0]
 8000fcc:	701a      	strb	r2, [r3, #0]
    cb->tail = (cb->tail + 1) % RX_BUF_SIZE;
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	f8b3 3102 	ldrh.w	r3, [r3, #258]	@ 0x102
 8000fd4:	3301      	adds	r3, #1
 8000fd6:	425a      	negs	r2, r3
 8000fd8:	b2db      	uxtb	r3, r3
 8000fda:	b2d2      	uxtb	r2, r2
 8000fdc:	bf58      	it	pl
 8000fde:	4253      	negpl	r3, r2
 8000fe0:	b29a      	uxth	r2, r3
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	f8a3 2102 	strh.w	r2, [r3, #258]	@ 0x102
    cb->used--;
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	f8b3 3104 	ldrh.w	r3, [r3, #260]	@ 0x104
 8000fee:	3b01      	subs	r3, #1
 8000ff0:	b29a      	uxth	r2, r3
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	f8a3 2104 	strh.w	r2, [r3, #260]	@ 0x104
    return true;
 8000ff8:	2301      	movs	r3, #1
}
 8000ffa:	4618      	mov	r0, r3
 8000ffc:	370c      	adds	r7, #12
 8000ffe:	46bd      	mov	sp, r7
 8001000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001004:	4770      	bx	lr
	...

08001008 <comm_init>:

/* --------------------------------------------------------------------- */
void comm_init(uint8_t node_id) {
 8001008:	b580      	push	{r7, lr}
 800100a:	b084      	sub	sp, #16
 800100c:	af00      	add	r7, sp, #0
 800100e:	4603      	mov	r3, r0
 8001010:	71fb      	strb	r3, [r7, #7]
    my_node_id = node_id;
 8001012:	4a1b      	ldr	r2, [pc, #108]	@ (8001080 <comm_init+0x78>)
 8001014:	79fb      	ldrb	r3, [r7, #7]
 8001016:	7013      	strb	r3, [r2, #0]

    packet_init(node_id);
 8001018:	79fb      	ldrb	r3, [r7, #7]
 800101a:	4618      	mov	r0, r3
 800101c:	f001 fa2e 	bl	800247c <packet_init>

    for (uint8_t ch = 0; ch < CH_COUNT; ch++) {
 8001020:	2300      	movs	r3, #0
 8001022:	73fb      	strb	r3, [r7, #15]
 8001024:	e00c      	b.n	8001040 <comm_init+0x38>
        circ_init(&rx_buf[ch]);
 8001026:	7bfb      	ldrb	r3, [r7, #15]
 8001028:	f44f 7283 	mov.w	r2, #262	@ 0x106
 800102c:	fb02 f303 	mul.w	r3, r2, r3
 8001030:	4a14      	ldr	r2, [pc, #80]	@ (8001084 <comm_init+0x7c>)
 8001032:	4413      	add	r3, r2
 8001034:	4618      	mov	r0, r3
 8001036:	f7ff ff6c 	bl	8000f12 <circ_init>
    for (uint8_t ch = 0; ch < CH_COUNT; ch++) {
 800103a:	7bfb      	ldrb	r3, [r7, #15]
 800103c:	3301      	adds	r3, #1
 800103e:	73fb      	strb	r3, [r7, #15]
 8001040:	7bfb      	ldrb	r3, [r7, #15]
 8001042:	2b05      	cmp	r3, #5
 8001044:	d9ef      	bls.n	8001026 <comm_init+0x1e>
    }

    bridge_init();
 8001046:	f7ff fe6d 	bl	8000d24 <bridge_init>

    // USER CONFIG: DHCP or STATIC
    w5500_set_ip_mode(0); //0=Static IP, 1=DHCP.  To change during runtime, call w5500_set_ip_mode(IP_MODE_STATIC);
 800104a:	2000      	movs	r0, #0
 800104c:	f002 ff60 	bl	8003f10 <w5500_set_ip_mode>
	w5500_init();
 8001050:	f002 ff6e 	bl	8003f30 <w5500_init>

    // RS422 init
    rs422_set_crossover(false);
 8001054:	2000      	movs	r0, #0
 8001056:	f000 f81d 	bl	8001094 <rs422_set_crossover>
    HAL_UART_Receive_IT(&huart3, rx_dma_buffer, 1);  // Start RX IT
 800105a:	2201      	movs	r2, #1
 800105c:	490a      	ldr	r1, [pc, #40]	@ (8001088 <comm_init+0x80>)
 800105e:	480b      	ldr	r0, [pc, #44]	@ (800108c <comm_init+0x84>)
 8001060:	f008 fb0e 	bl	8009680 <HAL_UART_Receive_IT>

    // DHCP if enabled (called in w5500_init already)
    dhcp_done = (w5500_get_ip_mode() == IP_MODE_STATIC);
 8001064:	f003 fb38 	bl	80046d8 <w5500_get_ip_mode>
 8001068:	4603      	mov	r3, r0
 800106a:	2b00      	cmp	r3, #0
 800106c:	bf0c      	ite	eq
 800106e:	2301      	moveq	r3, #1
 8001070:	2300      	movne	r3, #0
 8001072:	b2da      	uxtb	r2, r3
 8001074:	4b06      	ldr	r3, [pc, #24]	@ (8001090 <comm_init+0x88>)
 8001076:	701a      	strb	r2, [r3, #0]
}
 8001078:	bf00      	nop
 800107a:	3710      	adds	r7, #16
 800107c:	46bd      	mov	sp, r7
 800107e:	bd80      	pop	{r7, pc}
 8001080:	200014ec 	.word	0x200014ec
 8001084:	20000ec8 	.word	0x20000ec8
 8001088:	200014f0 	.word	0x200014f0
 800108c:	20001f14 	.word	0x20001f14
 8001090:	20001cf9 	.word	0x20001cf9

08001094 <rs422_set_crossover>:

void rs422_set_crossover(bool enable) {
 8001094:	b580      	push	{r7, lr}
 8001096:	b082      	sub	sp, #8
 8001098:	af00      	add	r7, sp, #0
 800109a:	4603      	mov	r3, r0
 800109c:	71fb      	strb	r3, [r7, #7]
    crossover = enable;
 800109e:	4a20      	ldr	r2, [pc, #128]	@ (8001120 <rs422_set_crossover+0x8c>)
 80010a0:	79fb      	ldrb	r3, [r7, #7]
 80010a2:	7013      	strb	r3, [r2, #0]
    //rs422_de_pin = crossover ? GPIO_PIN_11 : GPIO_PIN_10;
    if(crossover == false){
 80010a4:	4b1e      	ldr	r3, [pc, #120]	@ (8001120 <rs422_set_crossover+0x8c>)
 80010a6:	781b      	ldrb	r3, [r3, #0]
 80010a8:	f083 0301 	eor.w	r3, r3, #1
 80010ac:	b2db      	uxtb	r3, r3
 80010ae:	2b00      	cmp	r3, #0
 80010b0:	d012      	beq.n	80010d8 <rs422_set_crossover+0x44>
    	//set up de pin for normal tx
    	rs422_de_pin = rs422_de_normal_pin;
 80010b2:	4b1c      	ldr	r3, [pc, #112]	@ (8001124 <rs422_set_crossover+0x90>)
 80010b4:	881a      	ldrh	r2, [r3, #0]
 80010b6:	4b1c      	ldr	r3, [pc, #112]	@ (8001128 <rs422_set_crossover+0x94>)
 80010b8:	801a      	strh	r2, [r3, #0]

		//enable nRE pin for normal receive
    	HAL_GPIO_WritePin(GPIOD, rs422_nre_reverse_pin, GPIO_PIN_SET);	 //Disable crossover nRE
 80010ba:	4b1c      	ldr	r3, [pc, #112]	@ (800112c <rs422_set_crossover+0x98>)
 80010bc:	881b      	ldrh	r3, [r3, #0]
 80010be:	2201      	movs	r2, #1
 80010c0:	4619      	mov	r1, r3
 80010c2:	481b      	ldr	r0, [pc, #108]	@ (8001130 <rs422_set_crossover+0x9c>)
 80010c4:	f004 fd1e 	bl	8005b04 <HAL_GPIO_WritePin>
    	HAL_GPIO_WritePin(GPIOD, rs422_nre_normal_pin, GPIO_PIN_RESET);  //Enable  normal nRE
 80010c8:	4b1a      	ldr	r3, [pc, #104]	@ (8001134 <rs422_set_crossover+0xa0>)
 80010ca:	881b      	ldrh	r3, [r3, #0]
 80010cc:	2200      	movs	r2, #0
 80010ce:	4619      	mov	r1, r3
 80010d0:	4817      	ldr	r0, [pc, #92]	@ (8001130 <rs422_set_crossover+0x9c>)
 80010d2:	f004 fd17 	bl	8005b04 <HAL_GPIO_WritePin>
 80010d6:	e011      	b.n	80010fc <rs422_set_crossover+0x68>

    }else{
    	//set up de pin for crossover tx
    	rs422_de_pin = rs422_de_reverse_pin;
 80010d8:	4b17      	ldr	r3, [pc, #92]	@ (8001138 <rs422_set_crossover+0xa4>)
 80010da:	881a      	ldrh	r2, [r3, #0]
 80010dc:	4b12      	ldr	r3, [pc, #72]	@ (8001128 <rs422_set_crossover+0x94>)
 80010de:	801a      	strh	r2, [r3, #0]

    	//enable nRE pin for crossover receive
		HAL_GPIO_WritePin(GPIOD, rs422_nre_normal_pin, GPIO_PIN_SET);  		//Disable normal nRE
 80010e0:	4b14      	ldr	r3, [pc, #80]	@ (8001134 <rs422_set_crossover+0xa0>)
 80010e2:	881b      	ldrh	r3, [r3, #0]
 80010e4:	2201      	movs	r2, #1
 80010e6:	4619      	mov	r1, r3
 80010e8:	4811      	ldr	r0, [pc, #68]	@ (8001130 <rs422_set_crossover+0x9c>)
 80010ea:	f004 fd0b 	bl	8005b04 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOD, rs422_nre_reverse_pin, GPIO_PIN_RESET);	//Enable crossover nRE
 80010ee:	4b0f      	ldr	r3, [pc, #60]	@ (800112c <rs422_set_crossover+0x98>)
 80010f0:	881b      	ldrh	r3, [r3, #0]
 80010f2:	2200      	movs	r2, #0
 80010f4:	4619      	mov	r1, r3
 80010f6:	480e      	ldr	r0, [pc, #56]	@ (8001130 <rs422_set_crossover+0x9c>)
 80010f8:	f004 fd04 	bl	8005b04 <HAL_GPIO_WritePin>
    }

    //Turn off both de pins to make sure only the correct (new) pin will be turned on later.
    HAL_GPIO_WritePin(GPIOD, rs422_de_normal_pin, GPIO_PIN_RESET);
 80010fc:	4b09      	ldr	r3, [pc, #36]	@ (8001124 <rs422_set_crossover+0x90>)
 80010fe:	881b      	ldrh	r3, [r3, #0]
 8001100:	2200      	movs	r2, #0
 8001102:	4619      	mov	r1, r3
 8001104:	480a      	ldr	r0, [pc, #40]	@ (8001130 <rs422_set_crossover+0x9c>)
 8001106:	f004 fcfd 	bl	8005b04 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOD, rs422_de_reverse_pin, GPIO_PIN_RESET);
 800110a:	4b0b      	ldr	r3, [pc, #44]	@ (8001138 <rs422_set_crossover+0xa4>)
 800110c:	881b      	ldrh	r3, [r3, #0]
 800110e:	2200      	movs	r2, #0
 8001110:	4619      	mov	r1, r3
 8001112:	4807      	ldr	r0, [pc, #28]	@ (8001130 <rs422_set_crossover+0x9c>)
 8001114:	f004 fcf6 	bl	8005b04 <HAL_GPIO_WritePin>
}
 8001118:	bf00      	nop
 800111a:	3708      	adds	r7, #8
 800111c:	46bd      	mov	sp, r7
 800111e:	bd80      	pop	{r7, pc}
 8001120:	200014ed 	.word	0x200014ed
 8001124:	20000002 	.word	0x20000002
 8001128:	2000000a 	.word	0x2000000a
 800112c:	20000008 	.word	0x20000008
 8001130:	40020c00 	.word	0x40020c00
 8001134:	20000006 	.word	0x20000006
 8001138:	20000004 	.word	0x20000004

0800113c <rs422_queue>:
/* --------------------------------------------------------------------- */
// Forward declare to fix implicit declaration
static bool rs422_dequeue(uint8_t *byte);

// RS422 TX queue (non-blocking)
void rs422_queue(const uint8_t* data, uint16_t len) {
 800113c:	b580      	push	{r7, lr}
 800113e:	b084      	sub	sp, #16
 8001140:	af00      	add	r7, sp, #0
 8001142:	6078      	str	r0, [r7, #4]
 8001144:	460b      	mov	r3, r1
 8001146:	807b      	strh	r3, [r7, #2]
    for (uint16_t i = 0; i < len; i++) {
 8001148:	2300      	movs	r3, #0
 800114a:	81fb      	strh	r3, [r7, #14]
 800114c:	e020      	b.n	8001190 <rs422_queue+0x54>
        uint16_t next_head = (rs422_tx_head + 1) % RS422_TX_QUEUE_SIZE;
 800114e:	4b2b      	ldr	r3, [pc, #172]	@ (80011fc <rs422_queue+0xc0>)
 8001150:	881b      	ldrh	r3, [r3, #0]
 8001152:	b29b      	uxth	r3, r3
 8001154:	3301      	adds	r3, #1
 8001156:	425a      	negs	r2, r3
 8001158:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800115c:	f3c2 020a 	ubfx	r2, r2, #0, #11
 8001160:	bf58      	it	pl
 8001162:	4253      	negpl	r3, r2
 8001164:	81bb      	strh	r3, [r7, #12]
        if (next_head == rs422_tx_tail) return;  // Queue full, drop
 8001166:	4b26      	ldr	r3, [pc, #152]	@ (8001200 <rs422_queue+0xc4>)
 8001168:	881b      	ldrh	r3, [r3, #0]
 800116a:	b29b      	uxth	r3, r3
 800116c:	89ba      	ldrh	r2, [r7, #12]
 800116e:	429a      	cmp	r2, r3
 8001170:	d03f      	beq.n	80011f2 <rs422_queue+0xb6>
        rs422_tx_queue[rs422_tx_head] = data[i];
 8001172:	89fb      	ldrh	r3, [r7, #14]
 8001174:	687a      	ldr	r2, [r7, #4]
 8001176:	4413      	add	r3, r2
 8001178:	4a20      	ldr	r2, [pc, #128]	@ (80011fc <rs422_queue+0xc0>)
 800117a:	8812      	ldrh	r2, [r2, #0]
 800117c:	b292      	uxth	r2, r2
 800117e:	7819      	ldrb	r1, [r3, #0]
 8001180:	4b20      	ldr	r3, [pc, #128]	@ (8001204 <rs422_queue+0xc8>)
 8001182:	5499      	strb	r1, [r3, r2]
        rs422_tx_head = next_head;
 8001184:	4a1d      	ldr	r2, [pc, #116]	@ (80011fc <rs422_queue+0xc0>)
 8001186:	89bb      	ldrh	r3, [r7, #12]
 8001188:	8013      	strh	r3, [r2, #0]
    for (uint16_t i = 0; i < len; i++) {
 800118a:	89fb      	ldrh	r3, [r7, #14]
 800118c:	3301      	adds	r3, #1
 800118e:	81fb      	strh	r3, [r7, #14]
 8001190:	89fa      	ldrh	r2, [r7, #14]
 8001192:	887b      	ldrh	r3, [r7, #2]
 8001194:	429a      	cmp	r2, r3
 8001196:	d3da      	bcc.n	800114e <rs422_queue+0x12>
    }

    if (!rs422_tx_active) {
 8001198:	4b1b      	ldr	r3, [pc, #108]	@ (8001208 <rs422_queue+0xcc>)
 800119a:	781b      	ldrb	r3, [r3, #0]
 800119c:	b2db      	uxtb	r3, r3
 800119e:	f083 0301 	eor.w	r3, r3, #1
 80011a2:	b2db      	uxtb	r3, r3
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	d025      	beq.n	80011f4 <rs422_queue+0xb8>
        rs422_tx_active = true;
 80011a8:	4b17      	ldr	r3, [pc, #92]	@ (8001208 <rs422_queue+0xcc>)
 80011aa:	2201      	movs	r2, #1
 80011ac:	701a      	strb	r2, [r3, #0]
        HAL_GPIO_WritePin(GPIOD, rs422_de_pin, GPIO_PIN_SET);  // Enable TX
 80011ae:	4b17      	ldr	r3, [pc, #92]	@ (800120c <rs422_queue+0xd0>)
 80011b0:	881b      	ldrh	r3, [r3, #0]
 80011b2:	2201      	movs	r2, #1
 80011b4:	4619      	mov	r1, r3
 80011b6:	4816      	ldr	r0, [pc, #88]	@ (8001210 <rs422_queue+0xd4>)
 80011b8:	f004 fca4 	bl	8005b04 <HAL_GPIO_WritePin>
        uint8_t byte;
        if (rs422_dequeue(&byte)) {
 80011bc:	f107 030b 	add.w	r3, r7, #11
 80011c0:	4618      	mov	r0, r3
 80011c2:	f000 f829 	bl	8001218 <rs422_dequeue>
 80011c6:	4603      	mov	r3, r0
 80011c8:	2b00      	cmp	r3, #0
 80011ca:	d007      	beq.n	80011dc <rs422_queue+0xa0>
            HAL_UART_Transmit_IT(&huart3, &byte, 1);
 80011cc:	f107 030b 	add.w	r3, r7, #11
 80011d0:	2201      	movs	r2, #1
 80011d2:	4619      	mov	r1, r3
 80011d4:	480f      	ldr	r0, [pc, #60]	@ (8001214 <rs422_queue+0xd8>)
 80011d6:	f008 fa1d 	bl	8009614 <HAL_UART_Transmit_IT>
 80011da:	e00b      	b.n	80011f4 <rs422_queue+0xb8>
        } else {
            rs422_tx_active = false;
 80011dc:	4b0a      	ldr	r3, [pc, #40]	@ (8001208 <rs422_queue+0xcc>)
 80011de:	2200      	movs	r2, #0
 80011e0:	701a      	strb	r2, [r3, #0]
            HAL_GPIO_WritePin(GPIOD, rs422_de_pin, GPIO_PIN_RESET);
 80011e2:	4b0a      	ldr	r3, [pc, #40]	@ (800120c <rs422_queue+0xd0>)
 80011e4:	881b      	ldrh	r3, [r3, #0]
 80011e6:	2200      	movs	r2, #0
 80011e8:	4619      	mov	r1, r3
 80011ea:	4809      	ldr	r0, [pc, #36]	@ (8001210 <rs422_queue+0xd4>)
 80011ec:	f004 fc8a 	bl	8005b04 <HAL_GPIO_WritePin>
 80011f0:	e000      	b.n	80011f4 <rs422_queue+0xb8>
        if (next_head == rs422_tx_tail) return;  // Queue full, drop
 80011f2:	bf00      	nop
        }
    }
}
 80011f4:	3710      	adds	r7, #16
 80011f6:	46bd      	mov	sp, r7
 80011f8:	bd80      	pop	{r7, pc}
 80011fa:	bf00      	nop
 80011fc:	20001cf4 	.word	0x20001cf4
 8001200:	20001cf6 	.word	0x20001cf6
 8001204:	200014f4 	.word	0x200014f4
 8001208:	20001cf8 	.word	0x20001cf8
 800120c:	2000000a 	.word	0x2000000a
 8001210:	40020c00 	.word	0x40020c00
 8001214:	20001f14 	.word	0x20001f14

08001218 <rs422_dequeue>:

static bool rs422_dequeue(uint8_t *byte) {
 8001218:	b480      	push	{r7}
 800121a:	b083      	sub	sp, #12
 800121c:	af00      	add	r7, sp, #0
 800121e:	6078      	str	r0, [r7, #4]
    if (rs422_tx_head == rs422_tx_tail) return false;
 8001220:	4b13      	ldr	r3, [pc, #76]	@ (8001270 <rs422_dequeue+0x58>)
 8001222:	881b      	ldrh	r3, [r3, #0]
 8001224:	b29a      	uxth	r2, r3
 8001226:	4b13      	ldr	r3, [pc, #76]	@ (8001274 <rs422_dequeue+0x5c>)
 8001228:	881b      	ldrh	r3, [r3, #0]
 800122a:	b29b      	uxth	r3, r3
 800122c:	429a      	cmp	r2, r3
 800122e:	d101      	bne.n	8001234 <rs422_dequeue+0x1c>
 8001230:	2300      	movs	r3, #0
 8001232:	e016      	b.n	8001262 <rs422_dequeue+0x4a>
    *byte = rs422_tx_queue[rs422_tx_tail];
 8001234:	4b0f      	ldr	r3, [pc, #60]	@ (8001274 <rs422_dequeue+0x5c>)
 8001236:	881b      	ldrh	r3, [r3, #0]
 8001238:	b29b      	uxth	r3, r3
 800123a:	461a      	mov	r2, r3
 800123c:	4b0e      	ldr	r3, [pc, #56]	@ (8001278 <rs422_dequeue+0x60>)
 800123e:	5c9a      	ldrb	r2, [r3, r2]
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	701a      	strb	r2, [r3, #0]
    rs422_tx_tail = (rs422_tx_tail + 1) % RS422_TX_QUEUE_SIZE;
 8001244:	4b0b      	ldr	r3, [pc, #44]	@ (8001274 <rs422_dequeue+0x5c>)
 8001246:	881b      	ldrh	r3, [r3, #0]
 8001248:	b29b      	uxth	r3, r3
 800124a:	3301      	adds	r3, #1
 800124c:	425a      	negs	r2, r3
 800124e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001252:	f3c2 020a 	ubfx	r2, r2, #0, #11
 8001256:	bf58      	it	pl
 8001258:	4253      	negpl	r3, r2
 800125a:	b29a      	uxth	r2, r3
 800125c:	4b05      	ldr	r3, [pc, #20]	@ (8001274 <rs422_dequeue+0x5c>)
 800125e:	801a      	strh	r2, [r3, #0]
    return true;
 8001260:	2301      	movs	r3, #1
}
 8001262:	4618      	mov	r0, r3
 8001264:	370c      	adds	r7, #12
 8001266:	46bd      	mov	sp, r7
 8001268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800126c:	4770      	bx	lr
 800126e:	bf00      	nop
 8001270:	20001cf4 	.word	0x20001cf4
 8001274:	20001cf6 	.word	0x20001cf6
 8001278:	200014f4 	.word	0x200014f4

0800127c <HAL_UART_TxCpltCallback>:

/* --------------------------------------------------------------------- */
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart) {
 800127c:	b580      	push	{r7, lr}
 800127e:	b084      	sub	sp, #16
 8001280:	af00      	add	r7, sp, #0
 8001282:	6078      	str	r0, [r7, #4]
    if (huart == &huart3) {
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	4a10      	ldr	r2, [pc, #64]	@ (80012c8 <HAL_UART_TxCpltCallback+0x4c>)
 8001288:	4293      	cmp	r3, r2
 800128a:	d119      	bne.n	80012c0 <HAL_UART_TxCpltCallback+0x44>
        uint8_t byte;
        if (rs422_dequeue(&byte)) {
 800128c:	f107 030f 	add.w	r3, r7, #15
 8001290:	4618      	mov	r0, r3
 8001292:	f7ff ffc1 	bl	8001218 <rs422_dequeue>
 8001296:	4603      	mov	r3, r0
 8001298:	2b00      	cmp	r3, #0
 800129a:	d007      	beq.n	80012ac <HAL_UART_TxCpltCallback+0x30>
            HAL_UART_Transmit_IT(&huart3, &byte, 1);
 800129c:	f107 030f 	add.w	r3, r7, #15
 80012a0:	2201      	movs	r2, #1
 80012a2:	4619      	mov	r1, r3
 80012a4:	4808      	ldr	r0, [pc, #32]	@ (80012c8 <HAL_UART_TxCpltCallback+0x4c>)
 80012a6:	f008 f9b5 	bl	8009614 <HAL_UART_Transmit_IT>
        } else {
            rs422_tx_active = false;
            HAL_GPIO_WritePin(GPIOD, rs422_de_pin, GPIO_PIN_RESET);
        }
    }
}
 80012aa:	e009      	b.n	80012c0 <HAL_UART_TxCpltCallback+0x44>
            rs422_tx_active = false;
 80012ac:	4b07      	ldr	r3, [pc, #28]	@ (80012cc <HAL_UART_TxCpltCallback+0x50>)
 80012ae:	2200      	movs	r2, #0
 80012b0:	701a      	strb	r2, [r3, #0]
            HAL_GPIO_WritePin(GPIOD, rs422_de_pin, GPIO_PIN_RESET);
 80012b2:	4b07      	ldr	r3, [pc, #28]	@ (80012d0 <HAL_UART_TxCpltCallback+0x54>)
 80012b4:	881b      	ldrh	r3, [r3, #0]
 80012b6:	2200      	movs	r2, #0
 80012b8:	4619      	mov	r1, r3
 80012ba:	4806      	ldr	r0, [pc, #24]	@ (80012d4 <HAL_UART_TxCpltCallback+0x58>)
 80012bc:	f004 fc22 	bl	8005b04 <HAL_GPIO_WritePin>
}
 80012c0:	bf00      	nop
 80012c2:	3710      	adds	r7, #16
 80012c4:	46bd      	mov	sp, r7
 80012c6:	bd80      	pop	{r7, pc}
 80012c8:	20001f14 	.word	0x20001f14
 80012cc:	20001cf8 	.word	0x20001cf8
 80012d0:	2000000a 	.word	0x2000000a
 80012d4:	40020c00 	.word	0x40020c00

080012d8 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 80012d8:	b580      	push	{r7, lr}
 80012da:	b082      	sub	sp, #8
 80012dc:	af00      	add	r7, sp, #0
 80012de:	6078      	str	r0, [r7, #4]
    if (huart == &huart3) {
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	4a09      	ldr	r2, [pc, #36]	@ (8001308 <HAL_UART_RxCpltCallback+0x30>)
 80012e4:	4293      	cmp	r3, r2
 80012e6:	d10a      	bne.n	80012fe <HAL_UART_RxCpltCallback+0x26>
        comm_feed_byte(CH_RS422, rx_dma_buffer[0]);
 80012e8:	4b08      	ldr	r3, [pc, #32]	@ (800130c <HAL_UART_RxCpltCallback+0x34>)
 80012ea:	781b      	ldrb	r3, [r3, #0]
 80012ec:	4619      	mov	r1, r3
 80012ee:	2000      	movs	r0, #0
 80012f0:	f000 f80e 	bl	8001310 <comm_feed_byte>
        HAL_UART_Receive_IT(&huart3, rx_dma_buffer, 1);  // Restart
 80012f4:	2201      	movs	r2, #1
 80012f6:	4905      	ldr	r1, [pc, #20]	@ (800130c <HAL_UART_RxCpltCallback+0x34>)
 80012f8:	4803      	ldr	r0, [pc, #12]	@ (8001308 <HAL_UART_RxCpltCallback+0x30>)
 80012fa:	f008 f9c1 	bl	8009680 <HAL_UART_Receive_IT>
    }
}
 80012fe:	bf00      	nop
 8001300:	3708      	adds	r7, #8
 8001302:	46bd      	mov	sp, r7
 8001304:	bd80      	pop	{r7, pc}
 8001306:	bf00      	nop
 8001308:	20001f14 	.word	0x20001f14
 800130c:	200014f0 	.word	0x200014f0

08001310 <comm_feed_byte>:

/* --------------------------------------------------------------------- */
void comm_feed_byte(uint8_t channel, uint8_t byte) {
 8001310:	b580      	push	{r7, lr}
 8001312:	b082      	sub	sp, #8
 8001314:	af00      	add	r7, sp, #0
 8001316:	4603      	mov	r3, r0
 8001318:	460a      	mov	r2, r1
 800131a:	71fb      	strb	r3, [r7, #7]
 800131c:	4613      	mov	r3, r2
 800131e:	71bb      	strb	r3, [r7, #6]
    if (channel >= CH_COUNT) return;
 8001320:	79fb      	ldrb	r3, [r7, #7]
 8001322:	2b05      	cmp	r3, #5
 8001324:	d80c      	bhi.n	8001340 <comm_feed_byte+0x30>
    if (!circ_push(&rx_buf[channel], byte)) {
 8001326:	79fb      	ldrb	r3, [r7, #7]
 8001328:	f44f 7283 	mov.w	r2, #262	@ 0x106
 800132c:	fb02 f303 	mul.w	r3, r2, r3
 8001330:	4a05      	ldr	r2, [pc, #20]	@ (8001348 <comm_feed_byte+0x38>)
 8001332:	4413      	add	r3, r2
 8001334:	79ba      	ldrb	r2, [r7, #6]
 8001336:	4611      	mov	r1, r2
 8001338:	4618      	mov	r0, r3
 800133a:	f7ff fe04 	bl	8000f46 <circ_push>
 800133e:	e000      	b.n	8001342 <comm_feed_byte+0x32>
    if (channel >= CH_COUNT) return;
 8001340:	bf00      	nop
        //debug_println("RX overflow on ch");
    }
}
 8001342:	3708      	adds	r7, #8
 8001344:	46bd      	mov	sp, r7
 8001346:	bd80      	pop	{r7, pc}
 8001348:	20000ec8 	.word	0x20000ec8

0800134c <comm_task>:

/* --------------------------------------------------------------------- */
void comm_task(void) {
 800134c:	b590      	push	{r4, r7, lr}
 800134e:	b0c5      	sub	sp, #276	@ 0x114
 8001350:	af00      	add	r7, sp, #0
    // Handle RS422 RX
    uint8_t byte;
    while (circ_pop(&rx_buf[CH_RS422], &byte)) {
 8001352:	e005      	b.n	8001360 <comm_task+0x14>
    	packet_feed_byte(CH_RS422, byte);
 8001354:	f897 3104 	ldrb.w	r3, [r7, #260]	@ 0x104
 8001358:	4619      	mov	r1, r3
 800135a:	2000      	movs	r0, #0
 800135c:	f001 fa42 	bl	80027e4 <packet_feed_byte>
    while (circ_pop(&rx_buf[CH_RS422], &byte)) {
 8001360:	f507 7382 	add.w	r3, r7, #260	@ 0x104
 8001364:	4619      	mov	r1, r3
 8001366:	4889      	ldr	r0, [pc, #548]	@ (800158c <comm_task+0x240>)
 8001368:	f7ff fe1d 	bl	8000fa6 <circ_pop>
 800136c:	4603      	mov	r3, r0
 800136e:	2b00      	cmp	r3, #0
 8001370:	d1f0      	bne.n	8001354 <comm_task+0x8>
    }

    // Handle USB RX (assuming CDC callback feeds to comm_feed_byte(CH_USB))
    while (circ_pop(&rx_buf[CH_USB], &byte)) {
 8001372:	e005      	b.n	8001380 <comm_task+0x34>
    	packet_feed_byte(CH_USB, byte);
 8001374:	f897 3104 	ldrb.w	r3, [r7, #260]	@ 0x104
 8001378:	4619      	mov	r1, r3
 800137a:	2001      	movs	r0, #1
 800137c:	f001 fa32 	bl	80027e4 <packet_feed_byte>
    while (circ_pop(&rx_buf[CH_USB], &byte)) {
 8001380:	f507 7382 	add.w	r3, r7, #260	@ 0x104
 8001384:	4619      	mov	r1, r3
 8001386:	4882      	ldr	r0, [pc, #520]	@ (8001590 <comm_task+0x244>)
 8001388:	f7ff fe0d 	bl	8000fa6 <circ_pop>
 800138c:	4603      	mov	r3, r0
 800138e:	2b00      	cmp	r3, #0
 8001390:	d1f0      	bne.n	8001374 <comm_task+0x28>
    }

    // Handle ETH sockets 0-3
    for (uint8_t s = W5500_APP_SOCKET_START; s < W5500_APP_SOCKET_START + W5500_APP_SOCKET_COUNT; s++) {
 8001392:	2300      	movs	r3, #0
 8001394:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f
 8001398:	e0de      	b.n	8001558 <comm_task+0x20c>
        uint8_t status = w5500_socket_read_byte(s, SN_SR);
 800139a:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 800139e:	2103      	movs	r1, #3
 80013a0:	4618      	mov	r0, r3
 80013a2:	f7ff fd7f 	bl	8000ea4 <w5500_socket_read_byte>
 80013a6:	4603      	mov	r3, r0
 80013a8:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
        uint8_t channel = CH_ETH_BASE + (s - W5500_APP_SOCKET_START);
 80013ac:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 80013b0:	3302      	adds	r3, #2
 80013b2:	f887 310a 	strb.w	r3, [r7, #266]	@ 0x10a

        switch (status) {
 80013b6:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 80013ba:	2b1c      	cmp	r3, #28
 80013bc:	d05d      	beq.n	800147a <comm_task+0x12e>
 80013be:	2b1c      	cmp	r3, #28
 80013c0:	f300 80a5 	bgt.w	800150e <comm_task+0x1c2>
 80013c4:	2b00      	cmp	r3, #0
 80013c6:	d06a      	beq.n	800149e <comm_task+0x152>
 80013c8:	2b17      	cmp	r3, #23
 80013ca:	f040 80a0 	bne.w	800150e <comm_task+0x1c2>
            case SOCK_ESTABLISHED: {
                uint16_t len = w5500_get_rx_size(s);
 80013ce:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 80013d2:	4618      	mov	r0, r3
 80013d4:	f002 fe86 	bl	80040e4 <w5500_get_rx_size>
 80013d8:	4603      	mov	r3, r0
 80013da:	f8a7 3108 	strh.w	r3, [r7, #264]	@ 0x108
                if (len > 0) {
 80013de:	f8b7 3108 	ldrh.w	r3, [r7, #264]	@ 0x108
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	d02c      	beq.n	8001440 <comm_task+0xf4>
                    uint8_t buf[256];
                    uint16_t read_len = len > sizeof(buf) ? sizeof(buf) : len;
 80013e6:	f8b7 3108 	ldrh.w	r3, [r7, #264]	@ 0x108
 80013ea:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80013ee:	bf28      	it	cs
 80013f0:	f44f 7380 	movcs.w	r3, #256	@ 0x100
 80013f4:	f8a7 3106 	strh.w	r3, [r7, #262]	@ 0x106
                    w5500_read_data(s, buf, read_len);
 80013f8:	f8b7 2106 	ldrh.w	r2, [r7, #262]	@ 0x106
 80013fc:	1d39      	adds	r1, r7, #4
 80013fe:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8001402:	4618      	mov	r0, r3
 8001404:	f002 fe8b 	bl	800411e <w5500_read_data>
                    for (uint16_t i = 0; i < read_len; i++) {
 8001408:	2300      	movs	r3, #0
 800140a:	f8a7 310c 	strh.w	r3, [r7, #268]	@ 0x10c
 800140e:	e011      	b.n	8001434 <comm_task+0xe8>
                    	packet_feed_byte(channel, buf[i]);
 8001410:	f8b7 310c 	ldrh.w	r3, [r7, #268]	@ 0x10c
 8001414:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8001418:	f5a2 7286 	sub.w	r2, r2, #268	@ 0x10c
 800141c:	5cd2      	ldrb	r2, [r2, r3]
 800141e:	f897 310a 	ldrb.w	r3, [r7, #266]	@ 0x10a
 8001422:	4611      	mov	r1, r2
 8001424:	4618      	mov	r0, r3
 8001426:	f001 f9dd 	bl	80027e4 <packet_feed_byte>
                    for (uint16_t i = 0; i < read_len; i++) {
 800142a:	f8b7 310c 	ldrh.w	r3, [r7, #268]	@ 0x10c
 800142e:	3301      	adds	r3, #1
 8001430:	f8a7 310c 	strh.w	r3, [r7, #268]	@ 0x10c
 8001434:	f8b7 210c 	ldrh.w	r2, [r7, #268]	@ 0x10c
 8001438:	f8b7 3106 	ldrh.w	r3, [r7, #262]	@ 0x106
 800143c:	429a      	cmp	r2, r3
 800143e:	d3e7      	bcc.n	8001410 <comm_task+0xc4>
                    }
                }
                // Keep-alive if idle (send empty packet every 5s)
                static uint32_t last_keep[4] = {0};
                if (HAL_GetTick() - last_keep[s] > 5000) {
 8001440:	f003 f9e6 	bl	8004810 <HAL_GetTick>
 8001444:	4602      	mov	r2, r0
 8001446:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 800144a:	4952      	ldr	r1, [pc, #328]	@ (8001594 <comm_task+0x248>)
 800144c:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8001450:	1ad3      	subs	r3, r2, r3
 8001452:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001456:	4293      	cmp	r3, r2
 8001458:	d95b      	bls.n	8001512 <comm_task+0x1c6>
                    w5500_send(s, NULL, 0);  // Empty send for keep-alive
 800145a:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 800145e:	2200      	movs	r2, #0
 8001460:	2100      	movs	r1, #0
 8001462:	4618      	mov	r0, r3
 8001464:	f002 feac 	bl	80041c0 <w5500_send>
                    last_keep[s] = HAL_GetTick();
 8001468:	f897 410f 	ldrb.w	r4, [r7, #271]	@ 0x10f
 800146c:	f003 f9d0 	bl	8004810 <HAL_GetTick>
 8001470:	4603      	mov	r3, r0
 8001472:	4a48      	ldr	r2, [pc, #288]	@ (8001594 <comm_task+0x248>)
 8001474:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
                }
                break;
 8001478:	e04b      	b.n	8001512 <comm_task+0x1c6>
            }

            case SOCK_CLOSE_WAIT:
                w5500_socket_write_byte(s, SN_CR, SN_CR_DISCON);
 800147a:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 800147e:	2208      	movs	r2, #8
 8001480:	2101      	movs	r1, #1
 8001482:	4618      	mov	r0, r3
 8001484:	f7ff fd2a 	bl	8000edc <w5500_socket_write_byte>
                while (w5500_socket_read_byte(s, SN_CR));
 8001488:	bf00      	nop
 800148a:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 800148e:	2101      	movs	r1, #1
 8001490:	4618      	mov	r0, r3
 8001492:	f7ff fd07 	bl	8000ea4 <w5500_socket_read_byte>
 8001496:	4603      	mov	r3, r0
 8001498:	2b00      	cmp	r3, #0
 800149a:	d1f6      	bne.n	800148a <comm_task+0x13e>
                break;
 800149c:	e03a      	b.n	8001514 <comm_task+0x1c8>

            case SOCK_CLOSED:
                // Reopen
                w5500_socket_write_byte(s, SN_MR, SN_MR_TCP);
 800149e:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 80014a2:	2201      	movs	r2, #1
 80014a4:	2100      	movs	r1, #0
 80014a6:	4618      	mov	r0, r3
 80014a8:	f7ff fd18 	bl	8000edc <w5500_socket_write_byte>
                w5500_socket_write_byte(s, SN_PORT, W5500_APP_PORT >> 8);
 80014ac:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 80014b0:	2210      	movs	r2, #16
 80014b2:	2104      	movs	r1, #4
 80014b4:	4618      	mov	r0, r3
 80014b6:	f7ff fd11 	bl	8000edc <w5500_socket_write_byte>
                w5500_socket_write_byte(s, SN_PORT + 1, W5500_APP_PORT & 0xFF);
 80014ba:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 80014be:	2292      	movs	r2, #146	@ 0x92
 80014c0:	2105      	movs	r1, #5
 80014c2:	4618      	mov	r0, r3
 80014c4:	f7ff fd0a 	bl	8000edc <w5500_socket_write_byte>
                w5500_socket_write_byte(s, SN_CR, SN_CR_OPEN);
 80014c8:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 80014cc:	2201      	movs	r2, #1
 80014ce:	2101      	movs	r1, #1
 80014d0:	4618      	mov	r0, r3
 80014d2:	f7ff fd03 	bl	8000edc <w5500_socket_write_byte>
                while (w5500_socket_read_byte(s, SN_CR));
 80014d6:	bf00      	nop
 80014d8:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 80014dc:	2101      	movs	r1, #1
 80014de:	4618      	mov	r0, r3
 80014e0:	f7ff fce0 	bl	8000ea4 <w5500_socket_read_byte>
 80014e4:	4603      	mov	r3, r0
 80014e6:	2b00      	cmp	r3, #0
 80014e8:	d1f6      	bne.n	80014d8 <comm_task+0x18c>
                w5500_socket_write_byte(s, SN_CR, SN_CR_LISTEN);
 80014ea:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 80014ee:	2202      	movs	r2, #2
 80014f0:	2101      	movs	r1, #1
 80014f2:	4618      	mov	r0, r3
 80014f4:	f7ff fcf2 	bl	8000edc <w5500_socket_write_byte>
                while (w5500_socket_read_byte(s, SN_CR));
 80014f8:	bf00      	nop
 80014fa:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 80014fe:	2101      	movs	r1, #1
 8001500:	4618      	mov	r0, r3
 8001502:	f7ff fccf 	bl	8000ea4 <w5500_socket_read_byte>
 8001506:	4603      	mov	r3, r0
 8001508:	2b00      	cmp	r3, #0
 800150a:	d1f6      	bne.n	80014fa <comm_task+0x1ae>
                break;
 800150c:	e002      	b.n	8001514 <comm_task+0x1c8>

            default:
                break;
 800150e:	bf00      	nop
 8001510:	e000      	b.n	8001514 <comm_task+0x1c8>
                break;
 8001512:	bf00      	nop
        }

        // Check for timeout
        uint8_t ir = w5500_socket_read_byte(s, SN_IR);
 8001514:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8001518:	2102      	movs	r1, #2
 800151a:	4618      	mov	r0, r3
 800151c:	f7ff fcc2 	bl	8000ea4 <w5500_socket_read_byte>
 8001520:	4603      	mov	r3, r0
 8001522:	f887 3105 	strb.w	r3, [r7, #261]	@ 0x105
        if (ir & 0x08) {  // TIMEOUT
 8001526:	f897 3105 	ldrb.w	r3, [r7, #261]	@ 0x105
 800152a:	f003 0308 	and.w	r3, r3, #8
 800152e:	2b00      	cmp	r3, #0
 8001530:	d00d      	beq.n	800154e <comm_task+0x202>
            w5500_socket_write_byte(s, SN_IR, 0x08);
 8001532:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8001536:	2208      	movs	r2, #8
 8001538:	2102      	movs	r1, #2
 800153a:	4618      	mov	r0, r3
 800153c:	f7ff fcce 	bl	8000edc <w5500_socket_write_byte>
            w5500_socket_write_byte(s, SN_CR, SN_CR_CLOSE);
 8001540:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8001544:	2210      	movs	r2, #16
 8001546:	2101      	movs	r1, #1
 8001548:	4618      	mov	r0, r3
 800154a:	f7ff fcc7 	bl	8000edc <w5500_socket_write_byte>
    for (uint8_t s = W5500_APP_SOCKET_START; s < W5500_APP_SOCKET_START + W5500_APP_SOCKET_COUNT; s++) {
 800154e:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8001552:	3301      	adds	r3, #1
 8001554:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f
 8001558:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 800155c:	2b03      	cmp	r3, #3
 800155e:	f67f af1c 	bls.w	800139a <comm_task+0x4e>
        }
    }

    // DHCP poll if not done
    if (!dhcp_done) {
 8001562:	4b0d      	ldr	r3, [pc, #52]	@ (8001598 <comm_task+0x24c>)
 8001564:	781b      	ldrb	r3, [r3, #0]
 8001566:	f083 0301 	eor.w	r3, r3, #1
 800156a:	b2db      	uxtb	r3, r3
 800156c:	2b00      	cmp	r3, #0
 800156e:	d005      	beq.n	800157c <comm_task+0x230>
        dhcp_done = w5500_dhcp_run();
 8001570:	f002 ff22 	bl	80043b8 <w5500_dhcp_run>
 8001574:	4603      	mov	r3, r0
 8001576:	461a      	mov	r2, r3
 8001578:	4b07      	ldr	r3, [pc, #28]	@ (8001598 <comm_task+0x24c>)
 800157a:	701a      	strb	r2, [r3, #0]
    }

    HAL_Delay(1);  // Light delay to avoid CPU hog
 800157c:	2001      	movs	r0, #1
 800157e:	f003 f953 	bl	8004828 <HAL_Delay>
}
 8001582:	bf00      	nop
 8001584:	f507 778a 	add.w	r7, r7, #276	@ 0x114
 8001588:	46bd      	mov	sp, r7
 800158a:	bd90      	pop	{r4, r7, pc}
 800158c:	20000ec8 	.word	0x20000ec8
 8001590:	20000fce 	.word	0x20000fce
 8001594:	20001cfc 	.word	0x20001cfc
 8001598:	20001cf9 	.word	0x20001cf9

0800159c <comm_rs422_send>:

/* --------------------------------------------------------------------- */
void comm_rs422_send(const uint8_t *data, uint16_t len) {
 800159c:	b580      	push	{r7, lr}
 800159e:	b082      	sub	sp, #8
 80015a0:	af00      	add	r7, sp, #0
 80015a2:	6078      	str	r0, [r7, #4]
 80015a4:	460b      	mov	r3, r1
 80015a6:	807b      	strh	r3, [r7, #2]
    rs422_queue(data, len);  // Non-blocking
 80015a8:	887b      	ldrh	r3, [r7, #2]
 80015aa:	4619      	mov	r1, r3
 80015ac:	6878      	ldr	r0, [r7, #4]
 80015ae:	f7ff fdc5 	bl	800113c <rs422_queue>
}
 80015b2:	bf00      	nop
 80015b4:	3708      	adds	r7, #8
 80015b6:	46bd      	mov	sp, r7
 80015b8:	bd80      	pop	{r7, pc}

080015ba <comm_eth_send>:

void comm_eth_send(uint8_t socket, const uint8_t *data, uint16_t len) {
 80015ba:	b580      	push	{r7, lr}
 80015bc:	b082      	sub	sp, #8
 80015be:	af00      	add	r7, sp, #0
 80015c0:	4603      	mov	r3, r0
 80015c2:	6039      	str	r1, [r7, #0]
 80015c4:	71fb      	strb	r3, [r7, #7]
 80015c6:	4613      	mov	r3, r2
 80015c8:	80bb      	strh	r3, [r7, #4]
    w5500_send(socket, data, len);
 80015ca:	88ba      	ldrh	r2, [r7, #4]
 80015cc:	79fb      	ldrb	r3, [r7, #7]
 80015ce:	6839      	ldr	r1, [r7, #0]
 80015d0:	4618      	mov	r0, r3
 80015d2:	f002 fdf5 	bl	80041c0 <w5500_send>
}
 80015d6:	bf00      	nop
 80015d8:	3708      	adds	r7, #8
 80015da:	46bd      	mov	sp, r7
 80015dc:	bd80      	pop	{r7, pc}
	...

080015e0 <comm_usb_send>:

void comm_usb_send(const uint8_t *data, uint16_t len) {
 80015e0:	b580      	push	{r7, lr}
 80015e2:	b082      	sub	sp, #8
 80015e4:	af00      	add	r7, sp, #0
 80015e6:	6078      	str	r0, [r7, #4]
 80015e8:	460b      	mov	r3, r1
 80015ea:	807b      	strh	r3, [r7, #2]
    while (usb_tx_busy);  // Block if busy
 80015ec:	bf00      	nop
 80015ee:	4b0b      	ldr	r3, [pc, #44]	@ (800161c <comm_usb_send+0x3c>)
 80015f0:	781b      	ldrb	r3, [r3, #0]
 80015f2:	b2db      	uxtb	r3, r3
 80015f4:	2b00      	cmp	r3, #0
 80015f6:	d1fa      	bne.n	80015ee <comm_usb_send+0xe>
    usb_tx_busy = true;
 80015f8:	4b08      	ldr	r3, [pc, #32]	@ (800161c <comm_usb_send+0x3c>)
 80015fa:	2201      	movs	r2, #1
 80015fc:	701a      	strb	r2, [r3, #0]
    if (CDC_Transmit_FS((uint8_t*)data, len) != USBD_OK) {
 80015fe:	887b      	ldrh	r3, [r7, #2]
 8001600:	4619      	mov	r1, r3
 8001602:	6878      	ldr	r0, [r7, #4]
 8001604:	f00c fb78 	bl	800dcf8 <CDC_Transmit_FS>
 8001608:	4603      	mov	r3, r0
 800160a:	2b00      	cmp	r3, #0
 800160c:	d002      	beq.n	8001614 <comm_usb_send+0x34>
        usb_tx_busy = false;
 800160e:	4b03      	ldr	r3, [pc, #12]	@ (800161c <comm_usb_send+0x3c>)
 8001610:	2200      	movs	r2, #0
 8001612:	701a      	strb	r2, [r3, #0]
    }
}
 8001614:	bf00      	nop
 8001616:	3708      	adds	r7, #8
 8001618:	46bd      	mov	sp, r7
 800161a:	bd80      	pop	{r7, pc}
 800161c:	20000ec7 	.word	0x20000ec7

08001620 <comm_send_channel>:

/* --------------------------------------------------------------------- */
void comm_send_channel(const uint8_t *data, uint16_t len, uint8_t channel) {
 8001620:	b580      	push	{r7, lr}
 8001622:	b084      	sub	sp, #16
 8001624:	af00      	add	r7, sp, #0
 8001626:	6078      	str	r0, [r7, #4]
 8001628:	460b      	mov	r3, r1
 800162a:	807b      	strh	r3, [r7, #2]
 800162c:	4613      	mov	r3, r2
 800162e:	707b      	strb	r3, [r7, #1]

	status_led_data_activity();
 8001630:	f001 ff60 	bl	80034f4 <status_led_data_activity>

	if (channel == CH_ALL) {                     /* broadcast */
 8001634:	787b      	ldrb	r3, [r7, #1]
 8001636:	2bff      	cmp	r3, #255	@ 0xff
 8001638:	d122      	bne.n	8001680 <comm_send_channel+0x60>
        comm_rs422_send(data, len);
 800163a:	887b      	ldrh	r3, [r7, #2]
 800163c:	4619      	mov	r1, r3
 800163e:	6878      	ldr	r0, [r7, #4]
 8001640:	f7ff ffac 	bl	800159c <comm_rs422_send>
        for (uint8_t n = 0; n < W5500_APP_SOCKET_COUNT; n++){
 8001644:	2300      	movs	r3, #0
 8001646:	73fb      	strb	r3, [r7, #15]
 8001648:	e011      	b.n	800166e <comm_send_channel+0x4e>
        	uint8_t s = W5500_APP_SOCKET_START + n;
 800164a:	7bfb      	ldrb	r3, [r7, #15]
 800164c:	737b      	strb	r3, [r7, #13]
        	if (w5500_is_connected(s)){
 800164e:	7b7b      	ldrb	r3, [r7, #13]
 8001650:	4618      	mov	r0, r3
 8001652:	f002 fd33 	bl	80040bc <w5500_is_connected>
 8001656:	4603      	mov	r3, r0
 8001658:	2b00      	cmp	r3, #0
 800165a:	d005      	beq.n	8001668 <comm_send_channel+0x48>
                comm_eth_send(s, data, len);
 800165c:	887a      	ldrh	r2, [r7, #2]
 800165e:	7b7b      	ldrb	r3, [r7, #13]
 8001660:	6879      	ldr	r1, [r7, #4]
 8001662:	4618      	mov	r0, r3
 8001664:	f7ff ffa9 	bl	80015ba <comm_eth_send>
        for (uint8_t n = 0; n < W5500_APP_SOCKET_COUNT; n++){
 8001668:	7bfb      	ldrb	r3, [r7, #15]
 800166a:	3301      	adds	r3, #1
 800166c:	73fb      	strb	r3, [r7, #15]
 800166e:	7bfb      	ldrb	r3, [r7, #15]
 8001670:	2b03      	cmp	r3, #3
 8001672:	d9ea      	bls.n	800164a <comm_send_channel+0x2a>
        	}
        }
        comm_usb_send(data, len);
 8001674:	887b      	ldrh	r3, [r7, #2]
 8001676:	4619      	mov	r1, r3
 8001678:	6878      	ldr	r0, [r7, #4]
 800167a:	f7ff ffb1 	bl	80015e0 <comm_usb_send>
        return;
 800167e:	e027      	b.n	80016d0 <comm_send_channel+0xb0>
    }

    if (channel == CH_RS422){
 8001680:	787b      	ldrb	r3, [r7, #1]
 8001682:	2b00      	cmp	r3, #0
 8001684:	d105      	bne.n	8001692 <comm_send_channel+0x72>
    	comm_rs422_send(data, len);
 8001686:	887b      	ldrh	r3, [r7, #2]
 8001688:	4619      	mov	r1, r3
 800168a:	6878      	ldr	r0, [r7, #4]
 800168c:	f7ff ff86 	bl	800159c <comm_rs422_send>
 8001690:	e01e      	b.n	80016d0 <comm_send_channel+0xb0>
    }
    else if (channel == CH_USB){
 8001692:	787b      	ldrb	r3, [r7, #1]
 8001694:	2b01      	cmp	r3, #1
 8001696:	d105      	bne.n	80016a4 <comm_send_channel+0x84>
    	comm_usb_send(data, len);
 8001698:	887b      	ldrh	r3, [r7, #2]
 800169a:	4619      	mov	r1, r3
 800169c:	6878      	ldr	r0, [r7, #4]
 800169e:	f7ff ff9f 	bl	80015e0 <comm_usb_send>
 80016a2:	e015      	b.n	80016d0 <comm_send_channel+0xb0>
    }
    else if (channel >= CH_ETH_BASE && channel < CH_ETH_BASE + W5500_APP_SOCKET_COUNT) {
 80016a4:	787b      	ldrb	r3, [r7, #1]
 80016a6:	2b01      	cmp	r3, #1
 80016a8:	d912      	bls.n	80016d0 <comm_send_channel+0xb0>
 80016aa:	787b      	ldrb	r3, [r7, #1]
 80016ac:	2b05      	cmp	r3, #5
 80016ae:	d80f      	bhi.n	80016d0 <comm_send_channel+0xb0>
        uint8_t s = W5500_APP_SOCKET_START + (channel - CH_ETH_BASE);
 80016b0:	787b      	ldrb	r3, [r7, #1]
 80016b2:	3b02      	subs	r3, #2
 80016b4:	73bb      	strb	r3, [r7, #14]
        if (w5500_is_connected(s))
 80016b6:	7bbb      	ldrb	r3, [r7, #14]
 80016b8:	4618      	mov	r0, r3
 80016ba:	f002 fcff 	bl	80040bc <w5500_is_connected>
 80016be:	4603      	mov	r3, r0
 80016c0:	2b00      	cmp	r3, #0
 80016c2:	d005      	beq.n	80016d0 <comm_send_channel+0xb0>
            comm_eth_send(s, data, len);
 80016c4:	887a      	ldrh	r2, [r7, #2]
 80016c6:	7bbb      	ldrb	r3, [r7, #14]
 80016c8:	6879      	ldr	r1, [r7, #4]
 80016ca:	4618      	mov	r0, r3
 80016cc:	f7ff ff75 	bl	80015ba <comm_eth_send>
    }
}
 80016d0:	3710      	adds	r7, #16
 80016d2:	46bd      	mov	sp, r7
 80016d4:	bd80      	pop	{r7, pc}
	...

080016d8 <debug_print>:
/* --------------------------------------------------------------------- */
/* Debug print ------------------------------------------------ */
// Usage: debug_log("Holy shit, variable x is %d, what the fuck?\r\n", x);

void debug_print(const char* msg)
{
 80016d8:	b580      	push	{r7, lr}
 80016da:	b082      	sub	sp, #8
 80016dc:	af00      	add	r7, sp, #0
 80016de:	6078      	str	r0, [r7, #4]
    if (debug_use_rs422) {
 80016e0:	4b08      	ldr	r3, [pc, #32]	@ (8001704 <debug_print+0x2c>)
 80016e2:	781b      	ldrb	r3, [r3, #0]
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	d008      	beq.n	80016fa <debug_print+0x22>
        rs422_queue((uint8_t*)msg, strlen(msg));
 80016e8:	6878      	ldr	r0, [r7, #4]
 80016ea:	f7fe fd81 	bl	80001f0 <strlen>
 80016ee:	4603      	mov	r3, r0
 80016f0:	b29b      	uxth	r3, r3
 80016f2:	4619      	mov	r1, r3
 80016f4:	6878      	ldr	r0, [r7, #4]
 80016f6:	f7ff fd21 	bl	800113c <rs422_queue>
    }
}
 80016fa:	bf00      	nop
 80016fc:	3708      	adds	r7, #8
 80016fe:	46bd      	mov	sp, r7
 8001700:	bd80      	pop	{r7, pc}
 8001702:	bf00      	nop
 8001704:	20000000 	.word	0x20000000

08001708 <debug_println>:

void debug_println(const char* msg)
{
 8001708:	b580      	push	{r7, lr}
 800170a:	b082      	sub	sp, #8
 800170c:	af00      	add	r7, sp, #0
 800170e:	6078      	str	r0, [r7, #4]
    if (debug_use_rs422) {
 8001710:	4b07      	ldr	r3, [pc, #28]	@ (8001730 <debug_println+0x28>)
 8001712:	781b      	ldrb	r3, [r3, #0]
 8001714:	2b00      	cmp	r3, #0
 8001716:	d006      	beq.n	8001726 <debug_println+0x1e>
        debug_print(msg);
 8001718:	6878      	ldr	r0, [r7, #4]
 800171a:	f7ff ffdd 	bl	80016d8 <debug_print>
        rs422_queue((uint8_t*)"\r\n", 2);
 800171e:	2102      	movs	r1, #2
 8001720:	4804      	ldr	r0, [pc, #16]	@ (8001734 <debug_println+0x2c>)
 8001722:	f7ff fd0b 	bl	800113c <rs422_queue>
    }
}
 8001726:	bf00      	nop
 8001728:	3708      	adds	r7, #8
 800172a:	46bd      	mov	sp, r7
 800172c:	bd80      	pop	{r7, pc}
 800172e:	bf00      	nop
 8001730:	20000000 	.word	0x20000000
 8001734:	0800ef54 	.word	0x0800ef54

08001738 <dio_init>:

/* ---------------------------------------------------------------------- */
/* Init                                                                   */
/* ---------------------------------------------------------------------- */
void dio_init(board_type_t type)
{
 8001738:	b580      	push	{r7, lr}
 800173a:	b08c      	sub	sp, #48	@ 0x30
 800173c:	af00      	add	r7, sp, #0
 800173e:	4603      	mov	r3, r0
 8001740:	71fb      	strb	r3, [r7, #7]
    board = type;
 8001742:	4a39      	ldr	r2, [pc, #228]	@ (8001828 <dio_init+0xf0>)
 8001744:	79fb      	ldrb	r3, [r7, #7]
 8001746:	7013      	strb	r3, [r2, #0]

#if defined(BOARD_BABY)
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001748:	2300      	movs	r3, #0
 800174a:	613b      	str	r3, [r7, #16]
 800174c:	4b37      	ldr	r3, [pc, #220]	@ (800182c <dio_init+0xf4>)
 800174e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001750:	4a36      	ldr	r2, [pc, #216]	@ (800182c <dio_init+0xf4>)
 8001752:	f043 0310 	orr.w	r3, r3, #16
 8001756:	6313      	str	r3, [r2, #48]	@ 0x30
 8001758:	4b34      	ldr	r3, [pc, #208]	@ (800182c <dio_init+0xf4>)
 800175a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800175c:	f003 0310 	and.w	r3, r3, #16
 8001760:	613b      	str	r3, [r7, #16]
 8001762:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001764:	2300      	movs	r3, #0
 8001766:	60fb      	str	r3, [r7, #12]
 8001768:	4b30      	ldr	r3, [pc, #192]	@ (800182c <dio_init+0xf4>)
 800176a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800176c:	4a2f      	ldr	r2, [pc, #188]	@ (800182c <dio_init+0xf4>)
 800176e:	f043 0304 	orr.w	r3, r3, #4
 8001772:	6313      	str	r3, [r2, #48]	@ 0x30
 8001774:	4b2d      	ldr	r3, [pc, #180]	@ (800182c <dio_init+0xf4>)
 8001776:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001778:	f003 0304 	and.w	r3, r3, #4
 800177c:	60fb      	str	r3, [r7, #12]
 800177e:	68fb      	ldr	r3, [r7, #12]

    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001780:	f107 0314 	add.w	r3, r7, #20
 8001784:	2200      	movs	r2, #0
 8001786:	601a      	str	r2, [r3, #0]
 8001788:	605a      	str	r2, [r3, #4]
 800178a:	609a      	str	r2, [r3, #8]
 800178c:	60da      	str	r2, [r3, #12]
 800178e:	611a      	str	r2, [r3, #16]

    /* Outputs */
    GPIO_InitStruct.Mode  = GPIO_MODE_OUTPUT_PP;
 8001790:	2301      	movs	r3, #1
 8001792:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull  = GPIO_NOPULL;
 8001794:	2300      	movs	r3, #0
 8001796:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001798:	2300      	movs	r3, #0
 800179a:	623b      	str	r3, [r7, #32]
    for (int i = 0; i < 2; ++i) {
 800179c:	2300      	movs	r3, #0
 800179e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80017a0:	e01d      	b.n	80017de <dio_init+0xa6>
        GPIO_InitStruct.Pin = baby_out_pins[i];
 80017a2:	4a23      	ldr	r2, [pc, #140]	@ (8001830 <dio_init+0xf8>)
 80017a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80017a6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80017aa:	617b      	str	r3, [r7, #20]
        HAL_GPIO_Init(baby_out_port[i], &GPIO_InitStruct);
 80017ac:	4a21      	ldr	r2, [pc, #132]	@ (8001834 <dio_init+0xfc>)
 80017ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80017b0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80017b4:	f107 0214 	add.w	r2, r7, #20
 80017b8:	4611      	mov	r1, r2
 80017ba:	4618      	mov	r0, r3
 80017bc:	f003 ffde 	bl	800577c <HAL_GPIO_Init>
        HAL_GPIO_WritePin(baby_out_port[i], baby_out_pins[i], GPIO_PIN_RESET);
 80017c0:	4a1c      	ldr	r2, [pc, #112]	@ (8001834 <dio_init+0xfc>)
 80017c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80017c4:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80017c8:	4a19      	ldr	r2, [pc, #100]	@ (8001830 <dio_init+0xf8>)
 80017ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80017cc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80017d0:	2200      	movs	r2, #0
 80017d2:	4619      	mov	r1, r3
 80017d4:	f004 f996 	bl	8005b04 <HAL_GPIO_WritePin>
    for (int i = 0; i < 2; ++i) {
 80017d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80017da:	3301      	adds	r3, #1
 80017dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80017de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80017e0:	2b01      	cmp	r3, #1
 80017e2:	ddde      	ble.n	80017a2 <dio_init+0x6a>
    }

    /* Inputs */
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80017e4:	2300      	movs	r3, #0
 80017e6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80017e8:	2302      	movs	r3, #2
 80017ea:	61fb      	str	r3, [r7, #28]
    for (int i = 0; i < 4; ++i) {
 80017ec:	2300      	movs	r3, #0
 80017ee:	62bb      	str	r3, [r7, #40]	@ 0x28
 80017f0:	e011      	b.n	8001816 <dio_init+0xde>
        GPIO_InitStruct.Pin = baby_in_pins[i];
 80017f2:	4a11      	ldr	r2, [pc, #68]	@ (8001838 <dio_init+0x100>)
 80017f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80017f6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80017fa:	617b      	str	r3, [r7, #20]
        HAL_GPIO_Init(baby_in_port[i], &GPIO_InitStruct);
 80017fc:	4a0f      	ldr	r2, [pc, #60]	@ (800183c <dio_init+0x104>)
 80017fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001800:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001804:	f107 0214 	add.w	r2, r7, #20
 8001808:	4611      	mov	r1, r2
 800180a:	4618      	mov	r0, r3
 800180c:	f003 ffb6 	bl	800577c <HAL_GPIO_Init>
    for (int i = 0; i < 4; ++i) {
 8001810:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001812:	3301      	adds	r3, #1
 8001814:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001816:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001818:	2b03      	cmp	r3, #3
 800181a:	ddea      	ble.n	80017f2 <dio_init+0xba>

    /* Idle state */
    HAL_GPIO_WritePin(IOBUS_OE_PORT, IOBUS_OE_PIN, GPIO_PIN_SET);
    HAL_GPIO_WritePin(IOBUS_DIR_PORT, IOBUS_DIR_PIN, GPIO_PIN_SET);
#endif
}
 800181c:	bf00      	nop
 800181e:	bf00      	nop
 8001820:	3730      	adds	r7, #48	@ 0x30
 8001822:	46bd      	mov	sp, r7
 8001824:	bd80      	pop	{r7, pc}
 8001826:	bf00      	nop
 8001828:	20001d0c 	.word	0x20001d0c
 800182c:	40023800 	.word	0x40023800
 8001830:	0800eff8 	.word	0x0800eff8
 8001834:	0800effc 	.word	0x0800effc
 8001838:	0800f004 	.word	0x0800f004
 800183c:	0800f00c 	.word	0x0800f00c

08001840 <dio_output_set>:

/* ---------------------------------------------------------------------- */
/* Digital Outputs                                                        */
/* ---------------------------------------------------------------------- */
void dio_output_set(uint8_t idx, bool on)
{
 8001840:	b580      	push	{r7, lr}
 8001842:	b082      	sub	sp, #8
 8001844:	af00      	add	r7, sp, #0
 8001846:	4603      	mov	r3, r0
 8001848:	460a      	mov	r2, r1
 800184a:	71fb      	strb	r3, [r7, #7]
 800184c:	4613      	mov	r3, r2
 800184e:	71bb      	strb	r3, [r7, #6]
#if defined(BOARD_BABY)
    if (board == BOARD_TYPE_BABY) {
 8001850:	4b0b      	ldr	r3, [pc, #44]	@ (8001880 <dio_output_set+0x40>)
 8001852:	781b      	ldrb	r3, [r3, #0]
 8001854:	2b00      	cmp	r3, #0
 8001856:	d110      	bne.n	800187a <dio_output_set+0x3a>
        if (idx >= 2) return;
 8001858:	79fb      	ldrb	r3, [r7, #7]
 800185a:	2b01      	cmp	r3, #1
 800185c:	d80c      	bhi.n	8001878 <dio_output_set+0x38>
        HAL_GPIO_WritePin(baby_out_port[idx], baby_out_pins[idx],
 800185e:	79fb      	ldrb	r3, [r7, #7]
 8001860:	4a08      	ldr	r2, [pc, #32]	@ (8001884 <dio_output_set+0x44>)
 8001862:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8001866:	79fb      	ldrb	r3, [r7, #7]
 8001868:	4a07      	ldr	r2, [pc, #28]	@ (8001888 <dio_output_set+0x48>)
 800186a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800186e:	79ba      	ldrb	r2, [r7, #6]
 8001870:	4619      	mov	r1, r3
 8001872:	f004 f947 	bl	8005b04 <HAL_GPIO_WritePin>
 8001876:	e000      	b.n	800187a <dio_output_set+0x3a>
        if (idx >= 2) return;
 8001878:	bf00      	nop

    iobus_write(addr, outputBankCurVal[addr]);
#endif

//    web_socket_broadcast_status();  //Update websocket clients that an output changed state
}
 800187a:	3708      	adds	r7, #8
 800187c:	46bd      	mov	sp, r7
 800187e:	bd80      	pop	{r7, pc}
 8001880:	20001d0c 	.word	0x20001d0c
 8001884:	0800effc 	.word	0x0800effc
 8001888:	0800eff8 	.word	0x0800eff8

0800188c <dio_all_outputs_off>:

void dio_all_outputs_off(void){
 800188c:	b580      	push	{r7, lr}
 800188e:	b082      	sub	sp, #8
 8001890:	af00      	add	r7, sp, #0
	uint8_t numOuts = dio_get_output_count();
 8001892:	f000 f897 	bl	80019c4 <dio_get_output_count>
 8001896:	4603      	mov	r3, r0
 8001898:	71bb      	strb	r3, [r7, #6]
	for(uint8_t n=0; n<numOuts; n++){
 800189a:	2300      	movs	r3, #0
 800189c:	71fb      	strb	r3, [r7, #7]
 800189e:	e007      	b.n	80018b0 <dio_all_outputs_off+0x24>
		dio_output_set(n, false);
 80018a0:	79fb      	ldrb	r3, [r7, #7]
 80018a2:	2100      	movs	r1, #0
 80018a4:	4618      	mov	r0, r3
 80018a6:	f7ff ffcb 	bl	8001840 <dio_output_set>
	for(uint8_t n=0; n<numOuts; n++){
 80018aa:	79fb      	ldrb	r3, [r7, #7]
 80018ac:	3301      	adds	r3, #1
 80018ae:	71fb      	strb	r3, [r7, #7]
 80018b0:	79fa      	ldrb	r2, [r7, #7]
 80018b2:	79bb      	ldrb	r3, [r7, #6]
 80018b4:	429a      	cmp	r2, r3
 80018b6:	d3f3      	bcc.n	80018a0 <dio_all_outputs_off+0x14>
	}
}
 80018b8:	bf00      	nop
 80018ba:	bf00      	nop
 80018bc:	3708      	adds	r7, #8
 80018be:	46bd      	mov	sp, r7
 80018c0:	bd80      	pop	{r7, pc}
	...

080018c4 <dio_output_get>:

bool dio_output_get(uint8_t idx)
{
 80018c4:	b580      	push	{r7, lr}
 80018c6:	b082      	sub	sp, #8
 80018c8:	af00      	add	r7, sp, #0
 80018ca:	4603      	mov	r3, r0
 80018cc:	71fb      	strb	r3, [r7, #7]
#if defined(BOARD_BABY)
    if (board == BOARD_TYPE_BABY) {
 80018ce:	4b10      	ldr	r3, [pc, #64]	@ (8001910 <dio_output_get+0x4c>)
 80018d0:	781b      	ldrb	r3, [r3, #0]
 80018d2:	2b00      	cmp	r3, #0
 80018d4:	d117      	bne.n	8001906 <dio_output_get+0x42>
        if (idx >= 2) return false;
 80018d6:	79fb      	ldrb	r3, [r7, #7]
 80018d8:	2b01      	cmp	r3, #1
 80018da:	d901      	bls.n	80018e0 <dio_output_get+0x1c>
 80018dc:	2300      	movs	r3, #0
 80018de:	e013      	b.n	8001908 <dio_output_get+0x44>
        return HAL_GPIO_ReadPin(baby_out_port[idx], baby_out_pins[idx]) == GPIO_PIN_SET;
 80018e0:	79fb      	ldrb	r3, [r7, #7]
 80018e2:	4a0c      	ldr	r2, [pc, #48]	@ (8001914 <dio_output_get+0x50>)
 80018e4:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80018e8:	79fb      	ldrb	r3, [r7, #7]
 80018ea:	490b      	ldr	r1, [pc, #44]	@ (8001918 <dio_output_get+0x54>)
 80018ec:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80018f0:	4619      	mov	r1, r3
 80018f2:	4610      	mov	r0, r2
 80018f4:	f004 f8ee 	bl	8005ad4 <HAL_GPIO_ReadPin>
 80018f8:	4603      	mov	r3, r0
 80018fa:	2b01      	cmp	r3, #1
 80018fc:	bf0c      	ite	eq
 80018fe:	2301      	moveq	r3, #1
 8001900:	2300      	movne	r3, #0
 8001902:	b2db      	uxtb	r3, r3
 8001904:	e000      	b.n	8001908 <dio_output_get+0x44>

    uint8_t addr = idx / 8;
    uint8_t bit  = idx % 8;
    return (outputBankCurVal[addr] & (1 << bit)) != 0;
#else
    return false;
 8001906:	2300      	movs	r3, #0
#endif
}
 8001908:	4618      	mov	r0, r3
 800190a:	3708      	adds	r7, #8
 800190c:	46bd      	mov	sp, r7
 800190e:	bd80      	pop	{r7, pc}
 8001910:	20001d0c 	.word	0x20001d0c
 8001914:	0800effc 	.word	0x0800effc
 8001918:	0800eff8 	.word	0x0800eff8

0800191c <dio_output_enable>:

/* ---------------------------------------------------------------------- */
/* Global Output Enable                                                   */
/* ---------------------------------------------------------------------- */
void dio_output_enable(bool enable)
{
 800191c:	b480      	push	{r7}
 800191e:	b083      	sub	sp, #12
 8001920:	af00      	add	r7, sp, #0
 8001922:	4603      	mov	r3, r0
 8001924:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(DIG_OUTPUT_ENABLE_PORT, DIG_OUTPUT_ENABLE_PIN,
                      enable ? GPIO_PIN_RESET : GPIO_PIN_SET);
#else
    (void)enable;
#endif
}
 8001926:	bf00      	nop
 8001928:	370c      	adds	r7, #12
 800192a:	46bd      	mov	sp, r7
 800192c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001930:	4770      	bx	lr
	...

08001934 <dio_input_get>:

/* ---------------------------------------------------------------------- */
/* Digital Inputs                                                         */
/* ---------------------------------------------------------------------- */
bool dio_input_get(uint8_t idx)
{
 8001934:	b580      	push	{r7, lr}
 8001936:	b082      	sub	sp, #8
 8001938:	af00      	add	r7, sp, #0
 800193a:	4603      	mov	r3, r0
 800193c:	71fb      	strb	r3, [r7, #7]
#if defined(BOARD_BABY)
    if (board == BOARD_TYPE_BABY) {
 800193e:	4b10      	ldr	r3, [pc, #64]	@ (8001980 <dio_input_get+0x4c>)
 8001940:	781b      	ldrb	r3, [r3, #0]
 8001942:	2b00      	cmp	r3, #0
 8001944:	d117      	bne.n	8001976 <dio_input_get+0x42>
        if (idx >= 4) return false;
 8001946:	79fb      	ldrb	r3, [r7, #7]
 8001948:	2b03      	cmp	r3, #3
 800194a:	d901      	bls.n	8001950 <dio_input_get+0x1c>
 800194c:	2300      	movs	r3, #0
 800194e:	e013      	b.n	8001978 <dio_input_get+0x44>
        return HAL_GPIO_ReadPin(baby_in_port[idx], baby_in_pins[idx]) == GPIO_PIN_SET;
 8001950:	79fb      	ldrb	r3, [r7, #7]
 8001952:	4a0c      	ldr	r2, [pc, #48]	@ (8001984 <dio_input_get+0x50>)
 8001954:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001958:	79fb      	ldrb	r3, [r7, #7]
 800195a:	490b      	ldr	r1, [pc, #44]	@ (8001988 <dio_input_get+0x54>)
 800195c:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8001960:	4619      	mov	r1, r3
 8001962:	4610      	mov	r0, r2
 8001964:	f004 f8b6 	bl	8005ad4 <HAL_GPIO_ReadPin>
 8001968:	4603      	mov	r3, r0
 800196a:	2b01      	cmp	r3, #1
 800196c:	bf0c      	ite	eq
 800196e:	2301      	moveq	r3, #1
 8001970:	2300      	movne	r3, #0
 8001972:	b2db      	uxtb	r3, r3
 8001974:	e000      	b.n	8001978 <dio_input_get+0x44>
        addr = 0x03 + (idx / 8);
    }

    return (iobus_read(addr) & (1 << bit)) != 0;
#else
    return false;
 8001976:	2300      	movs	r3, #0
#endif
}
 8001978:	4618      	mov	r0, r3
 800197a:	3708      	adds	r7, #8
 800197c:	46bd      	mov	sp, r7
 800197e:	bd80      	pop	{r7, pc}
 8001980:	20001d0c 	.word	0x20001d0c
 8001984:	0800f00c 	.word	0x0800f00c
 8001988:	0800f004 	.word	0x0800f004

0800198c <dio_get_input_count>:



/* New: Get input count based on board */
uint8_t dio_get_input_count(void) {
 800198c:	b480      	push	{r7}
 800198e:	af00      	add	r7, sp, #0
    switch (board) {
 8001990:	4b0b      	ldr	r3, [pc, #44]	@ (80019c0 <dio_get_input_count+0x34>)
 8001992:	781b      	ldrb	r3, [r3, #0]
 8001994:	2b03      	cmp	r3, #3
 8001996:	d00a      	beq.n	80019ae <dio_get_input_count+0x22>
 8001998:	2b03      	cmp	r3, #3
 800199a:	dc0a      	bgt.n	80019b2 <dio_get_input_count+0x26>
 800199c:	2b00      	cmp	r3, #0
 800199e:	d002      	beq.n	80019a6 <dio_get_input_count+0x1a>
 80019a0:	2b02      	cmp	r3, #2
 80019a2:	d002      	beq.n	80019aa <dio_get_input_count+0x1e>
 80019a4:	e005      	b.n	80019b2 <dio_get_input_count+0x26>
        case BOARD_TYPE_BABY: return DIO_INPUT_COUNT_BABY;
 80019a6:	2304      	movs	r3, #4
 80019a8:	e004      	b.n	80019b4 <dio_get_input_count+0x28>
        case BOARD_TYPE_MAMA: return DIO_INPUT_COUNT_MAMA;
 80019aa:	230c      	movs	r3, #12
 80019ac:	e002      	b.n	80019b4 <dio_get_input_count+0x28>
        case BOARD_TYPE_PAPA: return DIO_INPUT_COUNT_PAPA;
 80019ae:	2320      	movs	r3, #32
 80019b0:	e000      	b.n	80019b4 <dio_get_input_count+0x28>
        default: return 0;
 80019b2:	2300      	movs	r3, #0
    }
}
 80019b4:	4618      	mov	r0, r3
 80019b6:	46bd      	mov	sp, r7
 80019b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019bc:	4770      	bx	lr
 80019be:	bf00      	nop
 80019c0:	20001d0c 	.word	0x20001d0c

080019c4 <dio_get_output_count>:

/* New: Get output count based on board */
uint8_t dio_get_output_count(void) {
 80019c4:	b480      	push	{r7}
 80019c6:	af00      	add	r7, sp, #0
    switch (board) {
 80019c8:	4b0b      	ldr	r3, [pc, #44]	@ (80019f8 <dio_get_output_count+0x34>)
 80019ca:	781b      	ldrb	r3, [r3, #0]
 80019cc:	2b03      	cmp	r3, #3
 80019ce:	d00a      	beq.n	80019e6 <dio_get_output_count+0x22>
 80019d0:	2b03      	cmp	r3, #3
 80019d2:	dc0a      	bgt.n	80019ea <dio_get_output_count+0x26>
 80019d4:	2b00      	cmp	r3, #0
 80019d6:	d002      	beq.n	80019de <dio_get_output_count+0x1a>
 80019d8:	2b02      	cmp	r3, #2
 80019da:	d002      	beq.n	80019e2 <dio_get_output_count+0x1e>
 80019dc:	e005      	b.n	80019ea <dio_get_output_count+0x26>
        case BOARD_TYPE_BABY: return DIO_OUTPUT_COUNT_BABY;
 80019de:	2302      	movs	r3, #2
 80019e0:	e004      	b.n	80019ec <dio_get_output_count+0x28>
        case BOARD_TYPE_MAMA: return DIO_OUTPUT_COUNT_MAMA;
 80019e2:	2308      	movs	r3, #8
 80019e4:	e002      	b.n	80019ec <dio_get_output_count+0x28>
        case BOARD_TYPE_PAPA: return DIO_OUTPUT_COUNT_PAPA;
 80019e6:	2310      	movs	r3, #16
 80019e8:	e000      	b.n	80019ec <dio_get_output_count+0x28>
        default: return 0;
 80019ea:	2300      	movs	r3, #0
    }
}
 80019ec:	4618      	mov	r0, r3
 80019ee:	46bd      	mov	sp, r7
 80019f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019f4:	4770      	bx	lr
 80019f6:	bf00      	nop
 80019f8:	20001d0c 	.word	0x20001d0c

080019fc <Baby_SystemClock_Config>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */



void Baby_SystemClock_Config(void){
 80019fc:	b580      	push	{r7, lr}
 80019fe:	b094      	sub	sp, #80	@ 0x50
 8001a00:	af00      	add	r7, sp, #0
//#undef HSE_VALUE
//#define HSE_VALUE 8000000U
//#endif
//	SystemCoreClockUpdate();

	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001a02:	f107 0320 	add.w	r3, r7, #32
 8001a06:	2230      	movs	r2, #48	@ 0x30
 8001a08:	2100      	movs	r1, #0
 8001a0a:	4618      	mov	r0, r3
 8001a0c:	f00c fe0a 	bl	800e624 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001a10:	f107 030c 	add.w	r3, r7, #12
 8001a14:	2200      	movs	r2, #0
 8001a16:	601a      	str	r2, [r3, #0]
 8001a18:	605a      	str	r2, [r3, #4]
 8001a1a:	609a      	str	r2, [r3, #8]
 8001a1c:	60da      	str	r2, [r3, #12]
 8001a1e:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	*/
	__HAL_RCC_PWR_CLK_ENABLE();
 8001a20:	2300      	movs	r3, #0
 8001a22:	60bb      	str	r3, [r7, #8]
 8001a24:	4b29      	ldr	r3, [pc, #164]	@ (8001acc <Baby_SystemClock_Config+0xd0>)
 8001a26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a28:	4a28      	ldr	r2, [pc, #160]	@ (8001acc <Baby_SystemClock_Config+0xd0>)
 8001a2a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001a2e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001a30:	4b26      	ldr	r3, [pc, #152]	@ (8001acc <Baby_SystemClock_Config+0xd0>)
 8001a32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a34:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001a38:	60bb      	str	r3, [r7, #8]
 8001a3a:	68bb      	ldr	r3, [r7, #8]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001a3c:	2300      	movs	r3, #0
 8001a3e:	607b      	str	r3, [r7, #4]
 8001a40:	4b23      	ldr	r3, [pc, #140]	@ (8001ad0 <Baby_SystemClock_Config+0xd4>)
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	4a22      	ldr	r2, [pc, #136]	@ (8001ad0 <Baby_SystemClock_Config+0xd4>)
 8001a46:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001a4a:	6013      	str	r3, [r2, #0]
 8001a4c:	4b20      	ldr	r3, [pc, #128]	@ (8001ad0 <Baby_SystemClock_Config+0xd4>)
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001a54:	607b      	str	r3, [r7, #4]
 8001a56:	687b      	ldr	r3, [r7, #4]

	/** Initializes the RCC Oscillators according to the specified parameters
	* in the RCC_OscInitTypeDef structure.
	*/
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_LSE;
 8001a58:	2305      	movs	r3, #5
 8001a5a:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001a5c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001a60:	627b      	str	r3, [r7, #36]	@ 0x24
	RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8001a62:	2301      	movs	r3, #1
 8001a64:	62bb      	str	r3, [r7, #40]	@ 0x28
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001a66:	2302      	movs	r3, #2
 8001a68:	63bb      	str	r3, [r7, #56]	@ 0x38
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001a6a:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001a6e:	63fb      	str	r3, [r7, #60]	@ 0x3c
	RCC_OscInitStruct.PLL.PLLM = 4;
 8001a70:	2304      	movs	r3, #4
 8001a72:	643b      	str	r3, [r7, #64]	@ 0x40
	RCC_OscInitStruct.PLL.PLLN = 168;
 8001a74:	23a8      	movs	r3, #168	@ 0xa8
 8001a76:	647b      	str	r3, [r7, #68]	@ 0x44
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001a78:	2302      	movs	r3, #2
 8001a7a:	64bb      	str	r3, [r7, #72]	@ 0x48
	RCC_OscInitStruct.PLL.PLLQ = 7;
 8001a7c:	2307      	movs	r3, #7
 8001a7e:	64fb      	str	r3, [r7, #76]	@ 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001a80:	f107 0320 	add.w	r3, r7, #32
 8001a84:	4618      	mov	r0, r3
 8001a86:	f005 faa9 	bl	8006fdc <HAL_RCC_OscConfig>
 8001a8a:	4603      	mov	r3, r0
 8001a8c:	2b00      	cmp	r3, #0
 8001a8e:	d001      	beq.n	8001a94 <Baby_SystemClock_Config+0x98>
	{
	Error_Handler();
 8001a90:	f000 fcb2 	bl	80023f8 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	*/
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001a94:	230f      	movs	r3, #15
 8001a96:	60fb      	str	r3, [r7, #12]
							  |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001a98:	2302      	movs	r3, #2
 8001a9a:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001a9c:	2300      	movs	r3, #0
 8001a9e:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001aa0:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001aa4:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001aa6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001aaa:	61fb      	str	r3, [r7, #28]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001aac:	f107 030c 	add.w	r3, r7, #12
 8001ab0:	2105      	movs	r1, #5
 8001ab2:	4618      	mov	r0, r3
 8001ab4:	f005 fd0a 	bl	80074cc <HAL_RCC_ClockConfig>
 8001ab8:	4603      	mov	r3, r0
 8001aba:	2b00      	cmp	r3, #0
 8001abc:	d001      	beq.n	8001ac2 <Baby_SystemClock_Config+0xc6>
	{
	Error_Handler();
 8001abe:	f000 fc9b 	bl	80023f8 <Error_Handler>
	}
}
 8001ac2:	bf00      	nop
 8001ac4:	3750      	adds	r7, #80	@ 0x50
 8001ac6:	46bd      	mov	sp, r7
 8001ac8:	bd80      	pop	{r7, pc}
 8001aca:	bf00      	nop
 8001acc:	40023800 	.word	0x40023800
 8001ad0:	40007000 	.word	0x40007000

08001ad4 <newMain>:
	{
	Error_Handler();
	}
}

int newMain(void){
 8001ad4:	b580      	push	{r7, lr}
 8001ad6:	b096      	sub	sp, #88	@ 0x58
 8001ad8:	af00      	add	r7, sp, #0
	// #endif


	  /* Configure the system clock */
#if defined(BOARD_BABY)
	Baby_SystemClock_Config();
 8001ada:	f7ff ff8f 	bl	80019fc <Baby_SystemClock_Config>
	Normal_SystemClock_Config();
#endif


	  /* Initialize all configured peripherals */
	  MX_GPIO_Init();
 8001ade:	f000 fb7f 	bl	80021e0 <MX_GPIO_Init>
	  MX_DMA_Init();
 8001ae2:	f000 fb55 	bl	8002190 <MX_DMA_Init>
	  MX_ADC1_Init();
 8001ae6:	f000 f939 	bl	8001d5c <MX_ADC1_Init>
	  MX_UART4_Init();
 8001aea:	f000 fad3 	bl	8002094 <MX_UART4_Init>
	  MX_USART1_UART_Init();
 8001aee:	f000 fafb 	bl	80020e8 <MX_USART1_UART_Init>
	  MX_USART3_UART_Init();
 8001af2:	f000 fb23 	bl	800213c <MX_USART3_UART_Init>
	  MX_SPI1_Init();
 8001af6:	f000 f9dd 	bl	8001eb4 <MX_SPI1_Init>
	  MX_DAC_Init();
 8001afa:	f000 f981 	bl	8001e00 <MX_DAC_Init>
	  MX_SPI2_Init();
 8001afe:	f000 fa0f 	bl	8001f20 <MX_SPI2_Init>
	  MX_TIM5_Init();
 8001b02:	f000 fa43 	bl	8001f8c <MX_TIM5_Init>
	  MX_USB_DEVICE_Init();
 8001b06:	f00c f827 	bl	800db58 <MX_USB_DEVICE_Init>
	  MX_RTC_Init();
 8001b0a:	f000 f9ad 	bl	8001e68 <MX_RTC_Init>
	  /* USER CODE BEGIN 2 */

	  dio_output_enable(false);
 8001b0e:	2000      	movs	r0, #0
 8001b10:	f7ff ff04 	bl	800191c <dio_output_enable>

	  board    = board_get_type();
 8001b14:	f7ff f8ea 	bl	8000cec <board_get_type>
 8001b18:	4603      	mov	r3, r0
 8001b1a:	461a      	mov	r2, r3
 8001b1c:	4b35      	ldr	r3, [pc, #212]	@ (8001bf4 <newMain+0x120>)
 8001b1e:	701a      	strb	r2, [r3, #0]
	  node_id  = node_id_get();
 8001b20:	f000 fc70 	bl	8002404 <node_id_get>
 8001b24:	4603      	mov	r3, r0
 8001b26:	461a      	mov	r2, r3
 8001b28:	4b33      	ldr	r3, [pc, #204]	@ (8001bf8 <newMain+0x124>)
 8001b2a:	701a      	strb	r2, [r3, #0]

	  dio_init(board);
 8001b2c:	4b31      	ldr	r3, [pc, #196]	@ (8001bf4 <newMain+0x120>)
 8001b2e:	781b      	ldrb	r3, [r3, #0]
 8001b30:	4618      	mov	r0, r3
 8001b32:	f7ff fe01 	bl	8001738 <dio_init>
	  uint8_t numOp = (board == BOARD_TYPE_MAMA) ? DIO_OUTPUT_COUNT_MAMA :
 8001b36:	4b2f      	ldr	r3, [pc, #188]	@ (8001bf4 <newMain+0x120>)
 8001b38:	781b      	ldrb	r3, [r3, #0]
 8001b3a:	2b02      	cmp	r3, #2
 8001b3c:	d007      	beq.n	8001b4e <newMain+0x7a>
	          (board == BOARD_TYPE_PAPA) ? DIO_OUTPUT_COUNT_PAPA :
 8001b3e:	4b2d      	ldr	r3, [pc, #180]	@ (8001bf4 <newMain+0x120>)
 8001b40:	781b      	ldrb	r3, [r3, #0]
	  uint8_t numOp = (board == BOARD_TYPE_MAMA) ? DIO_OUTPUT_COUNT_MAMA :
 8001b42:	2b03      	cmp	r3, #3
 8001b44:	d101      	bne.n	8001b4a <newMain+0x76>
 8001b46:	2310      	movs	r3, #16
 8001b48:	e002      	b.n	8001b50 <newMain+0x7c>
 8001b4a:	2302      	movs	r3, #2
 8001b4c:	e000      	b.n	8001b50 <newMain+0x7c>
 8001b4e:	2308      	movs	r3, #8
 8001b50:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	                                       DIO_OUTPUT_COUNT_BABY;

	  dio_all_outputs_off();
 8001b54:	f7ff fe9a 	bl	800188c <dio_all_outputs_off>
	  dio_output_enable(true);          // safe for Baby, required for Mama/Papa
 8001b58:	2001      	movs	r0, #1
 8001b5a:	f7ff fedf 	bl	800191c <dio_output_enable>

	  aio_init(board);
 8001b5e:	4b25      	ldr	r3, [pc, #148]	@ (8001bf4 <newMain+0x120>)
 8001b60:	781b      	ldrb	r3, [r3, #0]
 8001b62:	4618      	mov	r0, r3
 8001b64:	f7fe fd32 	bl	80005cc <aio_init>

	  status_led_init(board);
 8001b68:	4b22      	ldr	r3, [pc, #136]	@ (8001bf4 <newMain+0x120>)
 8001b6a:	781b      	ldrb	r3, [r3, #0]
 8001b6c:	4618      	mov	r0, r3
 8001b6e:	f001 fc29 	bl	80033c4 <status_led_init>
	  //status_led_set(STATUS_BOOT);
	  status_led_set_mode(LED_MODE_BOOTING);
 8001b72:	2000      	movs	r0, #0
 8001b74:	f001 fc9a 	bl	80034ac <status_led_set_mode>

	  // USER CONFIG: DHCP or STATIC
	  //w5500_set_ip_mode(1); //0=Static IP, 1=DHCP.  To change during runtime, call w5500_set_ip_mode(IP_MODE_STATIC);

	  comm_init(node_id);
 8001b78:	4b1f      	ldr	r3, [pc, #124]	@ (8001bf8 <newMain+0x124>)
 8001b7a:	781b      	ldrb	r3, [r3, #0]
 8001b7c:	4618      	mov	r0, r3
 8001b7e:	f7ff fa43 	bl	8001008 <comm_init>
	  app_init();
 8001b82:	f7fe fe4f 	bl	8000824 <app_init>

	  //status_led_set(STATUS_APP_RUNNING);

	  char buf[64];
	  snprintf(buf, sizeof(buf), "Startup. Node ID: %d", node_id);
 8001b86:	4b1c      	ldr	r3, [pc, #112]	@ (8001bf8 <newMain+0x124>)
 8001b88:	781b      	ldrb	r3, [r3, #0]
 8001b8a:	1d38      	adds	r0, r7, #4
 8001b8c:	4a1b      	ldr	r2, [pc, #108]	@ (8001bfc <newMain+0x128>)
 8001b8e:	2140      	movs	r1, #64	@ 0x40
 8001b90:	f00c fd12 	bl	800e5b8 <sniprintf>
 */
__STATIC_FORCEINLINE uint32_t __get_MSP(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, msp" : "=r" (result) );
 8001b94:	f3ef 8308 	mrs	r3, MSP
 8001b98:	647b      	str	r3, [r7, #68]	@ 0x44
  return(result);
 8001b9a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
	  //debug_println(buf);

	  // Check stack margin
	  extern uint8_t _estack;
	  uint32_t sp = __get_MSP();
 8001b9c:	653b      	str	r3, [r7, #80]	@ 0x50
	  uint32_t top = (uint32_t)&_estack;
 8001b9e:	4b18      	ldr	r3, [pc, #96]	@ (8001c00 <newMain+0x12c>)
 8001ba0:	64fb      	str	r3, [r7, #76]	@ 0x4c
	  uint32_t margin = top - sp;
 8001ba2:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8001ba4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001ba6:	1ad3      	subs	r3, r2, r3
 8001ba8:	64bb      	str	r3, [r7, #72]	@ 0x48


	  snprintf(buf, sizeof(buf), "Stack top: 0x%08lX", top);
 8001baa:	1d38      	adds	r0, r7, #4
 8001bac:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001bae:	4a15      	ldr	r2, [pc, #84]	@ (8001c04 <newMain+0x130>)
 8001bb0:	2140      	movs	r1, #64	@ 0x40
 8001bb2:	f00c fd01 	bl	800e5b8 <sniprintf>
	  debug_println(buf);
 8001bb6:	1d3b      	adds	r3, r7, #4
 8001bb8:	4618      	mov	r0, r3
 8001bba:	f7ff fda5 	bl	8001708 <debug_println>

	  snprintf(buf, sizeof(buf), "Current SP: 0x%08lX", sp);
 8001bbe:	1d38      	adds	r0, r7, #4
 8001bc0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001bc2:	4a11      	ldr	r2, [pc, #68]	@ (8001c08 <newMain+0x134>)
 8001bc4:	2140      	movs	r1, #64	@ 0x40
 8001bc6:	f00c fcf7 	bl	800e5b8 <sniprintf>
	  debug_println(buf);
 8001bca:	1d3b      	adds	r3, r7, #4
 8001bcc:	4618      	mov	r0, r3
 8001bce:	f7ff fd9b 	bl	8001708 <debug_println>

	  snprintf(buf, sizeof(buf), "Stack margin: %lu bytes", margin);
 8001bd2:	1d38      	adds	r0, r7, #4
 8001bd4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001bd6:	4a0d      	ldr	r2, [pc, #52]	@ (8001c0c <newMain+0x138>)
 8001bd8:	2140      	movs	r1, #64	@ 0x40
 8001bda:	f00c fced 	bl	800e5b8 <sniprintf>
	  debug_println(buf);
 8001bde:	1d3b      	adds	r3, r7, #4
 8001be0:	4618      	mov	r0, r3
 8001be2:	f7ff fd91 	bl	8001708 <debug_println>
	  while (1)
	    {



	  	  comm_task();
 8001be6:	f7ff fbb1 	bl	800134c <comm_task>
	  	  app_task();
 8001bea:	f7fe fe21 	bl	8000830 <app_task>
	  	  comm_task();
 8001bee:	bf00      	nop
 8001bf0:	e7f9      	b.n	8001be6 <newMain+0x112>
 8001bf2:	bf00      	nop
 8001bf4:	2000201c 	.word	0x2000201c
 8001bf8:	2000201d 	.word	0x2000201d
 8001bfc:	0800ef58 	.word	0x0800ef58
 8001c00:	20030000 	.word	0x20030000
 8001c04:	0800ef70 	.word	0x0800ef70
 8001c08:	0800ef84 	.word	0x0800ef84
 8001c0c:	0800ef98 	.word	0x0800ef98

08001c10 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001c10:	b580      	push	{r7, lr}
 8001c12:	b082      	sub	sp, #8
 8001c14:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001c16:	f002 fd95 	bl	8004744 <HAL_Init>

  /* USER CODE BEGIN Init */
//Send to the replacement main() sub.  No other code in this main will run, everything is moved to main2().
	newMain();
 8001c1a:	f7ff ff5b 	bl	8001ad4 <newMain>
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001c1e:	f000 f831 	bl	8001c84 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  //Fix_Clock_For_Baby_Board();  // Runs only on BABY  fixes PLLM
  // === ENABLE USB CLOCK (MUST BE BEFORE MX_USB_DEVICE_Init) ===
      __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8001c22:	4b17      	ldr	r3, [pc, #92]	@ (8001c80 <main+0x70>)
 8001c24:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001c26:	4a16      	ldr	r2, [pc, #88]	@ (8001c80 <main+0x70>)
 8001c28:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001c2c:	6353      	str	r3, [r2, #52]	@ 0x34
 8001c2e:	2300      	movs	r3, #0
 8001c30:	607b      	str	r3, [r7, #4]
 8001c32:	4b13      	ldr	r3, [pc, #76]	@ (8001c80 <main+0x70>)
 8001c34:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c36:	4a12      	ldr	r2, [pc, #72]	@ (8001c80 <main+0x70>)
 8001c38:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001c3c:	6453      	str	r3, [r2, #68]	@ 0x44
 8001c3e:	4b10      	ldr	r3, [pc, #64]	@ (8001c80 <main+0x70>)
 8001c40:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c42:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001c46:	607b      	str	r3, [r7, #4]
 8001c48:	687b      	ldr	r3, [r7, #4]

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001c4a:	f000 fac9 	bl	80021e0 <MX_GPIO_Init>
  MX_DMA_Init();
 8001c4e:	f000 fa9f 	bl	8002190 <MX_DMA_Init>
  MX_ADC1_Init();
 8001c52:	f000 f883 	bl	8001d5c <MX_ADC1_Init>
  MX_UART4_Init();
 8001c56:	f000 fa1d 	bl	8002094 <MX_UART4_Init>
  MX_USART1_UART_Init();
 8001c5a:	f000 fa45 	bl	80020e8 <MX_USART1_UART_Init>
  MX_USART3_UART_Init();
 8001c5e:	f000 fa6d 	bl	800213c <MX_USART3_UART_Init>
  MX_SPI1_Init();
 8001c62:	f000 f927 	bl	8001eb4 <MX_SPI1_Init>
  MX_DAC_Init();
 8001c66:	f000 f8cb 	bl	8001e00 <MX_DAC_Init>
  MX_SPI2_Init();
 8001c6a:	f000 f959 	bl	8001f20 <MX_SPI2_Init>
  MX_TIM5_Init();
 8001c6e:	f000 f98d 	bl	8001f8c <MX_TIM5_Init>
  MX_USB_DEVICE_Init();
 8001c72:	f00b ff71 	bl	800db58 <MX_USB_DEVICE_Init>
  MX_RTC_Init();
 8001c76:	f000 f8f7 	bl	8001e68 <MX_RTC_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001c7a:	bf00      	nop
 8001c7c:	e7fd      	b.n	8001c7a <main+0x6a>
 8001c7e:	bf00      	nop
 8001c80:	40023800 	.word	0x40023800

08001c84 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001c84:	b580      	push	{r7, lr}
 8001c86:	b094      	sub	sp, #80	@ 0x50
 8001c88:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001c8a:	f107 0320 	add.w	r3, r7, #32
 8001c8e:	2230      	movs	r2, #48	@ 0x30
 8001c90:	2100      	movs	r1, #0
 8001c92:	4618      	mov	r0, r3
 8001c94:	f00c fcc6 	bl	800e624 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001c98:	f107 030c 	add.w	r3, r7, #12
 8001c9c:	2200      	movs	r2, #0
 8001c9e:	601a      	str	r2, [r3, #0]
 8001ca0:	605a      	str	r2, [r3, #4]
 8001ca2:	609a      	str	r2, [r3, #8]
 8001ca4:	60da      	str	r2, [r3, #12]
 8001ca6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001ca8:	2300      	movs	r3, #0
 8001caa:	60bb      	str	r3, [r7, #8]
 8001cac:	4b29      	ldr	r3, [pc, #164]	@ (8001d54 <SystemClock_Config+0xd0>)
 8001cae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cb0:	4a28      	ldr	r2, [pc, #160]	@ (8001d54 <SystemClock_Config+0xd0>)
 8001cb2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001cb6:	6413      	str	r3, [r2, #64]	@ 0x40
 8001cb8:	4b26      	ldr	r3, [pc, #152]	@ (8001d54 <SystemClock_Config+0xd0>)
 8001cba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cbc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001cc0:	60bb      	str	r3, [r7, #8]
 8001cc2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001cc4:	2300      	movs	r3, #0
 8001cc6:	607b      	str	r3, [r7, #4]
 8001cc8:	4b23      	ldr	r3, [pc, #140]	@ (8001d58 <SystemClock_Config+0xd4>)
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	4a22      	ldr	r2, [pc, #136]	@ (8001d58 <SystemClock_Config+0xd4>)
 8001cce:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001cd2:	6013      	str	r3, [r2, #0]
 8001cd4:	4b20      	ldr	r3, [pc, #128]	@ (8001d58 <SystemClock_Config+0xd4>)
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001cdc:	607b      	str	r3, [r7, #4]
 8001cde:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_LSE;
 8001ce0:	2305      	movs	r3, #5
 8001ce2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001ce4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001ce8:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8001cea:	2301      	movs	r3, #1
 8001cec:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001cee:	2302      	movs	r3, #2
 8001cf0:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001cf2:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001cf6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001cf8:	2308      	movs	r3, #8
 8001cfa:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8001cfc:	23a8      	movs	r3, #168	@ 0xa8
 8001cfe:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001d00:	2302      	movs	r3, #2
 8001d02:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001d04:	2307      	movs	r3, #7
 8001d06:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001d08:	f107 0320 	add.w	r3, r7, #32
 8001d0c:	4618      	mov	r0, r3
 8001d0e:	f005 f965 	bl	8006fdc <HAL_RCC_OscConfig>
 8001d12:	4603      	mov	r3, r0
 8001d14:	2b00      	cmp	r3, #0
 8001d16:	d001      	beq.n	8001d1c <SystemClock_Config+0x98>
  {
    Error_Handler();
 8001d18:	f000 fb6e 	bl	80023f8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001d1c:	230f      	movs	r3, #15
 8001d1e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001d20:	2302      	movs	r3, #2
 8001d22:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001d24:	2300      	movs	r3, #0
 8001d26:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001d28:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001d2c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001d2e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001d32:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001d34:	f107 030c 	add.w	r3, r7, #12
 8001d38:	2105      	movs	r1, #5
 8001d3a:	4618      	mov	r0, r3
 8001d3c:	f005 fbc6 	bl	80074cc <HAL_RCC_ClockConfig>
 8001d40:	4603      	mov	r3, r0
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	d001      	beq.n	8001d4a <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8001d46:	f000 fb57 	bl	80023f8 <Error_Handler>
  }
}
 8001d4a:	bf00      	nop
 8001d4c:	3750      	adds	r7, #80	@ 0x50
 8001d4e:	46bd      	mov	sp, r7
 8001d50:	bd80      	pop	{r7, pc}
 8001d52:	bf00      	nop
 8001d54:	40023800 	.word	0x40023800
 8001d58:	40007000 	.word	0x40007000

08001d5c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001d5c:	b580      	push	{r7, lr}
 8001d5e:	b084      	sub	sp, #16
 8001d60:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001d62:	463b      	mov	r3, r7
 8001d64:	2200      	movs	r2, #0
 8001d66:	601a      	str	r2, [r3, #0]
 8001d68:	605a      	str	r2, [r3, #4]
 8001d6a:	609a      	str	r2, [r3, #8]
 8001d6c:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001d6e:	4b21      	ldr	r3, [pc, #132]	@ (8001df4 <MX_ADC1_Init+0x98>)
 8001d70:	4a21      	ldr	r2, [pc, #132]	@ (8001df8 <MX_ADC1_Init+0x9c>)
 8001d72:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001d74:	4b1f      	ldr	r3, [pc, #124]	@ (8001df4 <MX_ADC1_Init+0x98>)
 8001d76:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8001d7a:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001d7c:	4b1d      	ldr	r3, [pc, #116]	@ (8001df4 <MX_ADC1_Init+0x98>)
 8001d7e:	2200      	movs	r2, #0
 8001d80:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8001d82:	4b1c      	ldr	r3, [pc, #112]	@ (8001df4 <MX_ADC1_Init+0x98>)
 8001d84:	2200      	movs	r2, #0
 8001d86:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001d88:	4b1a      	ldr	r3, [pc, #104]	@ (8001df4 <MX_ADC1_Init+0x98>)
 8001d8a:	2200      	movs	r2, #0
 8001d8c:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001d8e:	4b19      	ldr	r3, [pc, #100]	@ (8001df4 <MX_ADC1_Init+0x98>)
 8001d90:	2200      	movs	r2, #0
 8001d92:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001d96:	4b17      	ldr	r3, [pc, #92]	@ (8001df4 <MX_ADC1_Init+0x98>)
 8001d98:	2200      	movs	r2, #0
 8001d9a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001d9c:	4b15      	ldr	r3, [pc, #84]	@ (8001df4 <MX_ADC1_Init+0x98>)
 8001d9e:	4a17      	ldr	r2, [pc, #92]	@ (8001dfc <MX_ADC1_Init+0xa0>)
 8001da0:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001da2:	4b14      	ldr	r3, [pc, #80]	@ (8001df4 <MX_ADC1_Init+0x98>)
 8001da4:	2200      	movs	r2, #0
 8001da6:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001da8:	4b12      	ldr	r3, [pc, #72]	@ (8001df4 <MX_ADC1_Init+0x98>)
 8001daa:	2201      	movs	r2, #1
 8001dac:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001dae:	4b11      	ldr	r3, [pc, #68]	@ (8001df4 <MX_ADC1_Init+0x98>)
 8001db0:	2200      	movs	r2, #0
 8001db2:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001db6:	4b0f      	ldr	r3, [pc, #60]	@ (8001df4 <MX_ADC1_Init+0x98>)
 8001db8:	2201      	movs	r2, #1
 8001dba:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001dbc:	480d      	ldr	r0, [pc, #52]	@ (8001df4 <MX_ADC1_Init+0x98>)
 8001dbe:	f002 fd63 	bl	8004888 <HAL_ADC_Init>
 8001dc2:	4603      	mov	r3, r0
 8001dc4:	2b00      	cmp	r3, #0
 8001dc6:	d001      	beq.n	8001dcc <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8001dc8:	f000 fb16 	bl	80023f8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8001dcc:	2306      	movs	r3, #6
 8001dce:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001dd0:	2301      	movs	r3, #1
 8001dd2:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001dd4:	2300      	movs	r3, #0
 8001dd6:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001dd8:	463b      	mov	r3, r7
 8001dda:	4619      	mov	r1, r3
 8001ddc:	4805      	ldr	r0, [pc, #20]	@ (8001df4 <MX_ADC1_Init+0x98>)
 8001dde:	f002 fd97 	bl	8004910 <HAL_ADC_ConfigChannel>
 8001de2:	4603      	mov	r3, r0
 8001de4:	2b00      	cmp	r3, #0
 8001de6:	d001      	beq.n	8001dec <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8001de8:	f000 fb06 	bl	80023f8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001dec:	bf00      	nop
 8001dee:	3710      	adds	r7, #16
 8001df0:	46bd      	mov	sp, r7
 8001df2:	bd80      	pop	{r7, pc}
 8001df4:	20001d10 	.word	0x20001d10
 8001df8:	40012000 	.word	0x40012000
 8001dfc:	0f000001 	.word	0x0f000001

08001e00 <MX_DAC_Init>:
  * @brief DAC Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC_Init(void)
{
 8001e00:	b580      	push	{r7, lr}
 8001e02:	b082      	sub	sp, #8
 8001e04:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC_Init 0 */

  /* USER CODE END DAC_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8001e06:	463b      	mov	r3, r7
 8001e08:	2200      	movs	r2, #0
 8001e0a:	601a      	str	r2, [r3, #0]
 8001e0c:	605a      	str	r2, [r3, #4]

  /* USER CODE END DAC_Init 1 */

  /** DAC Initialization
  */
  hdac.Instance = DAC;
 8001e0e:	4b14      	ldr	r3, [pc, #80]	@ (8001e60 <MX_DAC_Init+0x60>)
 8001e10:	4a14      	ldr	r2, [pc, #80]	@ (8001e64 <MX_DAC_Init+0x64>)
 8001e12:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 8001e14:	4812      	ldr	r0, [pc, #72]	@ (8001e60 <MX_DAC_Init+0x60>)
 8001e16:	f003 f8ba 	bl	8004f8e <HAL_DAC_Init>
 8001e1a:	4603      	mov	r3, r0
 8001e1c:	2b00      	cmp	r3, #0
 8001e1e:	d001      	beq.n	8001e24 <MX_DAC_Init+0x24>
  {
    Error_Handler();
 8001e20:	f000 faea 	bl	80023f8 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8001e24:	2300      	movs	r3, #0
 8001e26:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8001e28:	2300      	movs	r3, #0
 8001e2a:	607b      	str	r3, [r7, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8001e2c:	463b      	mov	r3, r7
 8001e2e:	2200      	movs	r2, #0
 8001e30:	4619      	mov	r1, r3
 8001e32:	480b      	ldr	r0, [pc, #44]	@ (8001e60 <MX_DAC_Init+0x60>)
 8001e34:	f003 f8cd 	bl	8004fd2 <HAL_DAC_ConfigChannel>
 8001e38:	4603      	mov	r3, r0
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	d001      	beq.n	8001e42 <MX_DAC_Init+0x42>
  {
    Error_Handler();
 8001e3e:	f000 fadb 	bl	80023f8 <Error_Handler>
  }

  /** DAC channel OUT2 config
  */
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 8001e42:	463b      	mov	r3, r7
 8001e44:	2210      	movs	r2, #16
 8001e46:	4619      	mov	r1, r3
 8001e48:	4805      	ldr	r0, [pc, #20]	@ (8001e60 <MX_DAC_Init+0x60>)
 8001e4a:	f003 f8c2 	bl	8004fd2 <HAL_DAC_ConfigChannel>
 8001e4e:	4603      	mov	r3, r0
 8001e50:	2b00      	cmp	r3, #0
 8001e52:	d001      	beq.n	8001e58 <MX_DAC_Init+0x58>
  {
    Error_Handler();
 8001e54:	f000 fad0 	bl	80023f8 <Error_Handler>
  }
  /* USER CODE BEGIN DAC_Init 2 */

  /* USER CODE END DAC_Init 2 */

}
 8001e58:	bf00      	nop
 8001e5a:	3708      	adds	r7, #8
 8001e5c:	46bd      	mov	sp, r7
 8001e5e:	bd80      	pop	{r7, pc}
 8001e60:	20001d58 	.word	0x20001d58
 8001e64:	40007400 	.word	0x40007400

08001e68 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8001e68:	b580      	push	{r7, lr}
 8001e6a:	af00      	add	r7, sp, #0

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8001e6c:	4b0f      	ldr	r3, [pc, #60]	@ (8001eac <MX_RTC_Init+0x44>)
 8001e6e:	4a10      	ldr	r2, [pc, #64]	@ (8001eb0 <MX_RTC_Init+0x48>)
 8001e70:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8001e72:	4b0e      	ldr	r3, [pc, #56]	@ (8001eac <MX_RTC_Init+0x44>)
 8001e74:	2200      	movs	r2, #0
 8001e76:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8001e78:	4b0c      	ldr	r3, [pc, #48]	@ (8001eac <MX_RTC_Init+0x44>)
 8001e7a:	227f      	movs	r2, #127	@ 0x7f
 8001e7c:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8001e7e:	4b0b      	ldr	r3, [pc, #44]	@ (8001eac <MX_RTC_Init+0x44>)
 8001e80:	22ff      	movs	r2, #255	@ 0xff
 8001e82:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8001e84:	4b09      	ldr	r3, [pc, #36]	@ (8001eac <MX_RTC_Init+0x44>)
 8001e86:	2200      	movs	r2, #0
 8001e88:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8001e8a:	4b08      	ldr	r3, [pc, #32]	@ (8001eac <MX_RTC_Init+0x44>)
 8001e8c:	2200      	movs	r2, #0
 8001e8e:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8001e90:	4b06      	ldr	r3, [pc, #24]	@ (8001eac <MX_RTC_Init+0x44>)
 8001e92:	2200      	movs	r2, #0
 8001e94:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8001e96:	4805      	ldr	r0, [pc, #20]	@ (8001eac <MX_RTC_Init+0x44>)
 8001e98:	f005 fef8 	bl	8007c8c <HAL_RTC_Init>
 8001e9c:	4603      	mov	r3, r0
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d001      	beq.n	8001ea6 <MX_RTC_Init+0x3e>
  {
    Error_Handler();
 8001ea2:	f000 faa9 	bl	80023f8 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8001ea6:	bf00      	nop
 8001ea8:	bd80      	pop	{r7, pc}
 8001eaa:	bf00      	nop
 8001eac:	20001d6c 	.word	0x20001d6c
 8001eb0:	40002800 	.word	0x40002800

08001eb4 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001eb4:	b580      	push	{r7, lr}
 8001eb6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001eb8:	4b17      	ldr	r3, [pc, #92]	@ (8001f18 <MX_SPI1_Init+0x64>)
 8001eba:	4a18      	ldr	r2, [pc, #96]	@ (8001f1c <MX_SPI1_Init+0x68>)
 8001ebc:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001ebe:	4b16      	ldr	r3, [pc, #88]	@ (8001f18 <MX_SPI1_Init+0x64>)
 8001ec0:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001ec4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001ec6:	4b14      	ldr	r3, [pc, #80]	@ (8001f18 <MX_SPI1_Init+0x64>)
 8001ec8:	2200      	movs	r2, #0
 8001eca:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001ecc:	4b12      	ldr	r3, [pc, #72]	@ (8001f18 <MX_SPI1_Init+0x64>)
 8001ece:	2200      	movs	r2, #0
 8001ed0:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001ed2:	4b11      	ldr	r3, [pc, #68]	@ (8001f18 <MX_SPI1_Init+0x64>)
 8001ed4:	2200      	movs	r2, #0
 8001ed6:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001ed8:	4b0f      	ldr	r3, [pc, #60]	@ (8001f18 <MX_SPI1_Init+0x64>)
 8001eda:	2200      	movs	r2, #0
 8001edc:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001ede:	4b0e      	ldr	r3, [pc, #56]	@ (8001f18 <MX_SPI1_Init+0x64>)
 8001ee0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001ee4:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8001ee6:	4b0c      	ldr	r3, [pc, #48]	@ (8001f18 <MX_SPI1_Init+0x64>)
 8001ee8:	2210      	movs	r2, #16
 8001eea:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001eec:	4b0a      	ldr	r3, [pc, #40]	@ (8001f18 <MX_SPI1_Init+0x64>)
 8001eee:	2200      	movs	r2, #0
 8001ef0:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001ef2:	4b09      	ldr	r3, [pc, #36]	@ (8001f18 <MX_SPI1_Init+0x64>)
 8001ef4:	2200      	movs	r2, #0
 8001ef6:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001ef8:	4b07      	ldr	r3, [pc, #28]	@ (8001f18 <MX_SPI1_Init+0x64>)
 8001efa:	2200      	movs	r2, #0
 8001efc:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001efe:	4b06      	ldr	r3, [pc, #24]	@ (8001f18 <MX_SPI1_Init+0x64>)
 8001f00:	220a      	movs	r2, #10
 8001f02:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001f04:	4804      	ldr	r0, [pc, #16]	@ (8001f18 <MX_SPI1_Init+0x64>)
 8001f06:	f005 ffc5 	bl	8007e94 <HAL_SPI_Init>
 8001f0a:	4603      	mov	r3, r0
 8001f0c:	2b00      	cmp	r3, #0
 8001f0e:	d001      	beq.n	8001f14 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001f10:	f000 fa72 	bl	80023f8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001f14:	bf00      	nop
 8001f16:	bd80      	pop	{r7, pc}
 8001f18:	20001d8c 	.word	0x20001d8c
 8001f1c:	40013000 	.word	0x40013000

08001f20 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8001f20:	b580      	push	{r7, lr}
 8001f22:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8001f24:	4b17      	ldr	r3, [pc, #92]	@ (8001f84 <MX_SPI2_Init+0x64>)
 8001f26:	4a18      	ldr	r2, [pc, #96]	@ (8001f88 <MX_SPI2_Init+0x68>)
 8001f28:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001f2a:	4b16      	ldr	r3, [pc, #88]	@ (8001f84 <MX_SPI2_Init+0x64>)
 8001f2c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001f30:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001f32:	4b14      	ldr	r3, [pc, #80]	@ (8001f84 <MX_SPI2_Init+0x64>)
 8001f34:	2200      	movs	r2, #0
 8001f36:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001f38:	4b12      	ldr	r3, [pc, #72]	@ (8001f84 <MX_SPI2_Init+0x64>)
 8001f3a:	2200      	movs	r2, #0
 8001f3c:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001f3e:	4b11      	ldr	r3, [pc, #68]	@ (8001f84 <MX_SPI2_Init+0x64>)
 8001f40:	2200      	movs	r2, #0
 8001f42:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001f44:	4b0f      	ldr	r3, [pc, #60]	@ (8001f84 <MX_SPI2_Init+0x64>)
 8001f46:	2200      	movs	r2, #0
 8001f48:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001f4a:	4b0e      	ldr	r3, [pc, #56]	@ (8001f84 <MX_SPI2_Init+0x64>)
 8001f4c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001f50:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001f52:	4b0c      	ldr	r3, [pc, #48]	@ (8001f84 <MX_SPI2_Init+0x64>)
 8001f54:	2200      	movs	r2, #0
 8001f56:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001f58:	4b0a      	ldr	r3, [pc, #40]	@ (8001f84 <MX_SPI2_Init+0x64>)
 8001f5a:	2200      	movs	r2, #0
 8001f5c:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001f5e:	4b09      	ldr	r3, [pc, #36]	@ (8001f84 <MX_SPI2_Init+0x64>)
 8001f60:	2200      	movs	r2, #0
 8001f62:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001f64:	4b07      	ldr	r3, [pc, #28]	@ (8001f84 <MX_SPI2_Init+0x64>)
 8001f66:	2200      	movs	r2, #0
 8001f68:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 8001f6a:	4b06      	ldr	r3, [pc, #24]	@ (8001f84 <MX_SPI2_Init+0x64>)
 8001f6c:	220a      	movs	r2, #10
 8001f6e:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001f70:	4804      	ldr	r0, [pc, #16]	@ (8001f84 <MX_SPI2_Init+0x64>)
 8001f72:	f005 ff8f 	bl	8007e94 <HAL_SPI_Init>
 8001f76:	4603      	mov	r3, r0
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	d001      	beq.n	8001f80 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8001f7c:	f000 fa3c 	bl	80023f8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001f80:	bf00      	nop
 8001f82:	bd80      	pop	{r7, pc}
 8001f84:	20001de4 	.word	0x20001de4
 8001f88:	40003800 	.word	0x40003800

08001f8c <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8001f8c:	b580      	push	{r7, lr}
 8001f8e:	b08e      	sub	sp, #56	@ 0x38
 8001f90:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001f92:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001f96:	2200      	movs	r2, #0
 8001f98:	601a      	str	r2, [r3, #0]
 8001f9a:	605a      	str	r2, [r3, #4]
 8001f9c:	609a      	str	r2, [r3, #8]
 8001f9e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001fa0:	f107 0320 	add.w	r3, r7, #32
 8001fa4:	2200      	movs	r2, #0
 8001fa6:	601a      	str	r2, [r3, #0]
 8001fa8:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001faa:	1d3b      	adds	r3, r7, #4
 8001fac:	2200      	movs	r2, #0
 8001fae:	601a      	str	r2, [r3, #0]
 8001fb0:	605a      	str	r2, [r3, #4]
 8001fb2:	609a      	str	r2, [r3, #8]
 8001fb4:	60da      	str	r2, [r3, #12]
 8001fb6:	611a      	str	r2, [r3, #16]
 8001fb8:	615a      	str	r2, [r3, #20]
 8001fba:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8001fbc:	4b33      	ldr	r3, [pc, #204]	@ (800208c <MX_TIM5_Init+0x100>)
 8001fbe:	4a34      	ldr	r2, [pc, #208]	@ (8002090 <MX_TIM5_Init+0x104>)
 8001fc0:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 42000;
 8001fc2:	4b32      	ldr	r3, [pc, #200]	@ (800208c <MX_TIM5_Init+0x100>)
 8001fc4:	f24a 4210 	movw	r2, #42000	@ 0xa410
 8001fc8:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001fca:	4b30      	ldr	r3, [pc, #192]	@ (800208c <MX_TIM5_Init+0x100>)
 8001fcc:	2200      	movs	r2, #0
 8001fce:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 100-1;
 8001fd0:	4b2e      	ldr	r3, [pc, #184]	@ (800208c <MX_TIM5_Init+0x100>)
 8001fd2:	2263      	movs	r2, #99	@ 0x63
 8001fd4:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001fd6:	4b2d      	ldr	r3, [pc, #180]	@ (800208c <MX_TIM5_Init+0x100>)
 8001fd8:	2200      	movs	r2, #0
 8001fda:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001fdc:	4b2b      	ldr	r3, [pc, #172]	@ (800208c <MX_TIM5_Init+0x100>)
 8001fde:	2200      	movs	r2, #0
 8001fe0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8001fe2:	482a      	ldr	r0, [pc, #168]	@ (800208c <MX_TIM5_Init+0x100>)
 8001fe4:	f006 fd28 	bl	8008a38 <HAL_TIM_Base_Init>
 8001fe8:	4603      	mov	r3, r0
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d001      	beq.n	8001ff2 <MX_TIM5_Init+0x66>
  {
    Error_Handler();
 8001fee:	f000 fa03 	bl	80023f8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001ff2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001ff6:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8001ff8:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001ffc:	4619      	mov	r1, r3
 8001ffe:	4823      	ldr	r0, [pc, #140]	@ (800208c <MX_TIM5_Init+0x100>)
 8002000:	f006 fe84 	bl	8008d0c <HAL_TIM_ConfigClockSource>
 8002004:	4603      	mov	r3, r0
 8002006:	2b00      	cmp	r3, #0
 8002008:	d001      	beq.n	800200e <MX_TIM5_Init+0x82>
  {
    Error_Handler();
 800200a:	f000 f9f5 	bl	80023f8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 800200e:	481f      	ldr	r0, [pc, #124]	@ (800208c <MX_TIM5_Init+0x100>)
 8002010:	f006 fd61 	bl	8008ad6 <HAL_TIM_PWM_Init>
 8002014:	4603      	mov	r3, r0
 8002016:	2b00      	cmp	r3, #0
 8002018:	d001      	beq.n	800201e <MX_TIM5_Init+0x92>
  {
    Error_Handler();
 800201a:	f000 f9ed 	bl	80023f8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800201e:	2300      	movs	r3, #0
 8002020:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002022:	2300      	movs	r3, #0
 8002024:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8002026:	f107 0320 	add.w	r3, r7, #32
 800202a:	4619      	mov	r1, r3
 800202c:	4817      	ldr	r0, [pc, #92]	@ (800208c <MX_TIM5_Init+0x100>)
 800202e:	f007 fa25 	bl	800947c <HAL_TIMEx_MasterConfigSynchronization>
 8002032:	4603      	mov	r3, r0
 8002034:	2b00      	cmp	r3, #0
 8002036:	d001      	beq.n	800203c <MX_TIM5_Init+0xb0>
  {
    Error_Handler();
 8002038:	f000 f9de 	bl	80023f8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800203c:	2360      	movs	r3, #96	@ 0x60
 800203e:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002040:	2300      	movs	r3, #0
 8002042:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002044:	2300      	movs	r3, #0
 8002046:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002048:	2300      	movs	r3, #0
 800204a:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800204c:	1d3b      	adds	r3, r7, #4
 800204e:	2208      	movs	r2, #8
 8002050:	4619      	mov	r1, r3
 8002052:	480e      	ldr	r0, [pc, #56]	@ (800208c <MX_TIM5_Init+0x100>)
 8002054:	f006 fd98 	bl	8008b88 <HAL_TIM_PWM_ConfigChannel>
 8002058:	4603      	mov	r3, r0
 800205a:	2b00      	cmp	r3, #0
 800205c:	d001      	beq.n	8002062 <MX_TIM5_Init+0xd6>
  {
    Error_Handler();
 800205e:	f000 f9cb 	bl	80023f8 <Error_Handler>
  }
  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 8002062:	2302      	movs	r3, #2
 8002064:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8002066:	1d3b      	adds	r3, r7, #4
 8002068:	220c      	movs	r2, #12
 800206a:	4619      	mov	r1, r3
 800206c:	4807      	ldr	r0, [pc, #28]	@ (800208c <MX_TIM5_Init+0x100>)
 800206e:	f006 fd8b 	bl	8008b88 <HAL_TIM_PWM_ConfigChannel>
 8002072:	4603      	mov	r3, r0
 8002074:	2b00      	cmp	r3, #0
 8002076:	d001      	beq.n	800207c <MX_TIM5_Init+0xf0>
  {
    Error_Handler();
 8002078:	f000 f9be 	bl	80023f8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
  HAL_TIM_MspPostInit(&htim5);
 800207c:	4803      	ldr	r0, [pc, #12]	@ (800208c <MX_TIM5_Init+0x100>)
 800207e:	f001 fbf1 	bl	8003864 <HAL_TIM_MspPostInit>

}
 8002082:	bf00      	nop
 8002084:	3738      	adds	r7, #56	@ 0x38
 8002086:	46bd      	mov	sp, r7
 8002088:	bd80      	pop	{r7, pc}
 800208a:	bf00      	nop
 800208c:	20001e3c 	.word	0x20001e3c
 8002090:	40000c00 	.word	0x40000c00

08002094 <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 8002094:	b580      	push	{r7, lr}
 8002096:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8002098:	4b11      	ldr	r3, [pc, #68]	@ (80020e0 <MX_UART4_Init+0x4c>)
 800209a:	4a12      	ldr	r2, [pc, #72]	@ (80020e4 <MX_UART4_Init+0x50>)
 800209c:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 800209e:	4b10      	ldr	r3, [pc, #64]	@ (80020e0 <MX_UART4_Init+0x4c>)
 80020a0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80020a4:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 80020a6:	4b0e      	ldr	r3, [pc, #56]	@ (80020e0 <MX_UART4_Init+0x4c>)
 80020a8:	2200      	movs	r2, #0
 80020aa:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 80020ac:	4b0c      	ldr	r3, [pc, #48]	@ (80020e0 <MX_UART4_Init+0x4c>)
 80020ae:	2200      	movs	r2, #0
 80020b0:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 80020b2:	4b0b      	ldr	r3, [pc, #44]	@ (80020e0 <MX_UART4_Init+0x4c>)
 80020b4:	2200      	movs	r2, #0
 80020b6:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 80020b8:	4b09      	ldr	r3, [pc, #36]	@ (80020e0 <MX_UART4_Init+0x4c>)
 80020ba:	220c      	movs	r2, #12
 80020bc:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80020be:	4b08      	ldr	r3, [pc, #32]	@ (80020e0 <MX_UART4_Init+0x4c>)
 80020c0:	2200      	movs	r2, #0
 80020c2:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 80020c4:	4b06      	ldr	r3, [pc, #24]	@ (80020e0 <MX_UART4_Init+0x4c>)
 80020c6:	2200      	movs	r2, #0
 80020c8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart4) != HAL_OK)
 80020ca:	4805      	ldr	r0, [pc, #20]	@ (80020e0 <MX_UART4_Init+0x4c>)
 80020cc:	f007 fa52 	bl	8009574 <HAL_UART_Init>
 80020d0:	4603      	mov	r3, r0
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	d001      	beq.n	80020da <MX_UART4_Init+0x46>
  {
    Error_Handler();
 80020d6:	f000 f98f 	bl	80023f8 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 80020da:	bf00      	nop
 80020dc:	bd80      	pop	{r7, pc}
 80020de:	bf00      	nop
 80020e0:	20001e84 	.word	0x20001e84
 80020e4:	40004c00 	.word	0x40004c00

080020e8 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80020e8:	b580      	push	{r7, lr}
 80020ea:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80020ec:	4b11      	ldr	r3, [pc, #68]	@ (8002134 <MX_USART1_UART_Init+0x4c>)
 80020ee:	4a12      	ldr	r2, [pc, #72]	@ (8002138 <MX_USART1_UART_Init+0x50>)
 80020f0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80020f2:	4b10      	ldr	r3, [pc, #64]	@ (8002134 <MX_USART1_UART_Init+0x4c>)
 80020f4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80020f8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80020fa:	4b0e      	ldr	r3, [pc, #56]	@ (8002134 <MX_USART1_UART_Init+0x4c>)
 80020fc:	2200      	movs	r2, #0
 80020fe:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002100:	4b0c      	ldr	r3, [pc, #48]	@ (8002134 <MX_USART1_UART_Init+0x4c>)
 8002102:	2200      	movs	r2, #0
 8002104:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002106:	4b0b      	ldr	r3, [pc, #44]	@ (8002134 <MX_USART1_UART_Init+0x4c>)
 8002108:	2200      	movs	r2, #0
 800210a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800210c:	4b09      	ldr	r3, [pc, #36]	@ (8002134 <MX_USART1_UART_Init+0x4c>)
 800210e:	220c      	movs	r2, #12
 8002110:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002112:	4b08      	ldr	r3, [pc, #32]	@ (8002134 <MX_USART1_UART_Init+0x4c>)
 8002114:	2200      	movs	r2, #0
 8002116:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002118:	4b06      	ldr	r3, [pc, #24]	@ (8002134 <MX_USART1_UART_Init+0x4c>)
 800211a:	2200      	movs	r2, #0
 800211c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800211e:	4805      	ldr	r0, [pc, #20]	@ (8002134 <MX_USART1_UART_Init+0x4c>)
 8002120:	f007 fa28 	bl	8009574 <HAL_UART_Init>
 8002124:	4603      	mov	r3, r0
 8002126:	2b00      	cmp	r3, #0
 8002128:	d001      	beq.n	800212e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800212a:	f000 f965 	bl	80023f8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800212e:	bf00      	nop
 8002130:	bd80      	pop	{r7, pc}
 8002132:	bf00      	nop
 8002134:	20001ecc 	.word	0x20001ecc
 8002138:	40011000 	.word	0x40011000

0800213c <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 800213c:	b580      	push	{r7, lr}
 800213e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8002140:	4b11      	ldr	r3, [pc, #68]	@ (8002188 <MX_USART3_UART_Init+0x4c>)
 8002142:	4a12      	ldr	r2, [pc, #72]	@ (800218c <MX_USART3_UART_Init+0x50>)
 8002144:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 19200;
 8002146:	4b10      	ldr	r3, [pc, #64]	@ (8002188 <MX_USART3_UART_Init+0x4c>)
 8002148:	f44f 4296 	mov.w	r2, #19200	@ 0x4b00
 800214c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800214e:	4b0e      	ldr	r3, [pc, #56]	@ (8002188 <MX_USART3_UART_Init+0x4c>)
 8002150:	2200      	movs	r2, #0
 8002152:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002154:	4b0c      	ldr	r3, [pc, #48]	@ (8002188 <MX_USART3_UART_Init+0x4c>)
 8002156:	2200      	movs	r2, #0
 8002158:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800215a:	4b0b      	ldr	r3, [pc, #44]	@ (8002188 <MX_USART3_UART_Init+0x4c>)
 800215c:	2200      	movs	r2, #0
 800215e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002160:	4b09      	ldr	r3, [pc, #36]	@ (8002188 <MX_USART3_UART_Init+0x4c>)
 8002162:	220c      	movs	r2, #12
 8002164:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002166:	4b08      	ldr	r3, [pc, #32]	@ (8002188 <MX_USART3_UART_Init+0x4c>)
 8002168:	2200      	movs	r2, #0
 800216a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800216c:	4b06      	ldr	r3, [pc, #24]	@ (8002188 <MX_USART3_UART_Init+0x4c>)
 800216e:	2200      	movs	r2, #0
 8002170:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8002172:	4805      	ldr	r0, [pc, #20]	@ (8002188 <MX_USART3_UART_Init+0x4c>)
 8002174:	f007 f9fe 	bl	8009574 <HAL_UART_Init>
 8002178:	4603      	mov	r3, r0
 800217a:	2b00      	cmp	r3, #0
 800217c:	d001      	beq.n	8002182 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 800217e:	f000 f93b 	bl	80023f8 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8002182:	bf00      	nop
 8002184:	bd80      	pop	{r7, pc}
 8002186:	bf00      	nop
 8002188:	20001f14 	.word	0x20001f14
 800218c:	40004800 	.word	0x40004800

08002190 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002190:	b580      	push	{r7, lr}
 8002192:	b082      	sub	sp, #8
 8002194:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002196:	2300      	movs	r3, #0
 8002198:	607b      	str	r3, [r7, #4]
 800219a:	4b10      	ldr	r3, [pc, #64]	@ (80021dc <MX_DMA_Init+0x4c>)
 800219c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800219e:	4a0f      	ldr	r2, [pc, #60]	@ (80021dc <MX_DMA_Init+0x4c>)
 80021a0:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80021a4:	6313      	str	r3, [r2, #48]	@ 0x30
 80021a6:	4b0d      	ldr	r3, [pc, #52]	@ (80021dc <MX_DMA_Init+0x4c>)
 80021a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021aa:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80021ae:	607b      	str	r3, [r7, #4]
 80021b0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 80021b2:	2200      	movs	r2, #0
 80021b4:	2100      	movs	r1, #0
 80021b6:	200c      	movs	r0, #12
 80021b8:	f002 feb3 	bl	8004f22 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 80021bc:	200c      	movs	r0, #12
 80021be:	f002 fecc 	bl	8004f5a <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 0, 0);
 80021c2:	2200      	movs	r2, #0
 80021c4:	2100      	movs	r1, #0
 80021c6:	200e      	movs	r0, #14
 80021c8:	f002 feab 	bl	8004f22 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 80021cc:	200e      	movs	r0, #14
 80021ce:	f002 fec4 	bl	8004f5a <HAL_NVIC_EnableIRQ>

}
 80021d2:	bf00      	nop
 80021d4:	3708      	adds	r7, #8
 80021d6:	46bd      	mov	sp, r7
 80021d8:	bd80      	pop	{r7, pc}
 80021da:	bf00      	nop
 80021dc:	40023800 	.word	0x40023800

080021e0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80021e0:	b580      	push	{r7, lr}
 80021e2:	b08c      	sub	sp, #48	@ 0x30
 80021e4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021e6:	f107 031c 	add.w	r3, r7, #28
 80021ea:	2200      	movs	r2, #0
 80021ec:	601a      	str	r2, [r3, #0]
 80021ee:	605a      	str	r2, [r3, #4]
 80021f0:	609a      	str	r2, [r3, #8]
 80021f2:	60da      	str	r2, [r3, #12]
 80021f4:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80021f6:	2300      	movs	r3, #0
 80021f8:	61bb      	str	r3, [r7, #24]
 80021fa:	4b79      	ldr	r3, [pc, #484]	@ (80023e0 <MX_GPIO_Init+0x200>)
 80021fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021fe:	4a78      	ldr	r2, [pc, #480]	@ (80023e0 <MX_GPIO_Init+0x200>)
 8002200:	f043 0310 	orr.w	r3, r3, #16
 8002204:	6313      	str	r3, [r2, #48]	@ 0x30
 8002206:	4b76      	ldr	r3, [pc, #472]	@ (80023e0 <MX_GPIO_Init+0x200>)
 8002208:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800220a:	f003 0310 	and.w	r3, r3, #16
 800220e:	61bb      	str	r3, [r7, #24]
 8002210:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002212:	2300      	movs	r3, #0
 8002214:	617b      	str	r3, [r7, #20]
 8002216:	4b72      	ldr	r3, [pc, #456]	@ (80023e0 <MX_GPIO_Init+0x200>)
 8002218:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800221a:	4a71      	ldr	r2, [pc, #452]	@ (80023e0 <MX_GPIO_Init+0x200>)
 800221c:	f043 0304 	orr.w	r3, r3, #4
 8002220:	6313      	str	r3, [r2, #48]	@ 0x30
 8002222:	4b6f      	ldr	r3, [pc, #444]	@ (80023e0 <MX_GPIO_Init+0x200>)
 8002224:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002226:	f003 0304 	and.w	r3, r3, #4
 800222a:	617b      	str	r3, [r7, #20]
 800222c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800222e:	2300      	movs	r3, #0
 8002230:	613b      	str	r3, [r7, #16]
 8002232:	4b6b      	ldr	r3, [pc, #428]	@ (80023e0 <MX_GPIO_Init+0x200>)
 8002234:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002236:	4a6a      	ldr	r2, [pc, #424]	@ (80023e0 <MX_GPIO_Init+0x200>)
 8002238:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800223c:	6313      	str	r3, [r2, #48]	@ 0x30
 800223e:	4b68      	ldr	r3, [pc, #416]	@ (80023e0 <MX_GPIO_Init+0x200>)
 8002240:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002242:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002246:	613b      	str	r3, [r7, #16]
 8002248:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800224a:	2300      	movs	r3, #0
 800224c:	60fb      	str	r3, [r7, #12]
 800224e:	4b64      	ldr	r3, [pc, #400]	@ (80023e0 <MX_GPIO_Init+0x200>)
 8002250:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002252:	4a63      	ldr	r2, [pc, #396]	@ (80023e0 <MX_GPIO_Init+0x200>)
 8002254:	f043 0301 	orr.w	r3, r3, #1
 8002258:	6313      	str	r3, [r2, #48]	@ 0x30
 800225a:	4b61      	ldr	r3, [pc, #388]	@ (80023e0 <MX_GPIO_Init+0x200>)
 800225c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800225e:	f003 0301 	and.w	r3, r3, #1
 8002262:	60fb      	str	r3, [r7, #12]
 8002264:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002266:	2300      	movs	r3, #0
 8002268:	60bb      	str	r3, [r7, #8]
 800226a:	4b5d      	ldr	r3, [pc, #372]	@ (80023e0 <MX_GPIO_Init+0x200>)
 800226c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800226e:	4a5c      	ldr	r2, [pc, #368]	@ (80023e0 <MX_GPIO_Init+0x200>)
 8002270:	f043 0302 	orr.w	r3, r3, #2
 8002274:	6313      	str	r3, [r2, #48]	@ 0x30
 8002276:	4b5a      	ldr	r3, [pc, #360]	@ (80023e0 <MX_GPIO_Init+0x200>)
 8002278:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800227a:	f003 0302 	and.w	r3, r3, #2
 800227e:	60bb      	str	r3, [r7, #8]
 8002280:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002282:	2300      	movs	r3, #0
 8002284:	607b      	str	r3, [r7, #4]
 8002286:	4b56      	ldr	r3, [pc, #344]	@ (80023e0 <MX_GPIO_Init+0x200>)
 8002288:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800228a:	4a55      	ldr	r2, [pc, #340]	@ (80023e0 <MX_GPIO_Init+0x200>)
 800228c:	f043 0308 	orr.w	r3, r3, #8
 8002290:	6313      	str	r3, [r2, #48]	@ 0x30
 8002292:	4b53      	ldr	r3, [pc, #332]	@ (80023e0 <MX_GPIO_Init+0x200>)
 8002294:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002296:	f003 0308 	and.w	r3, r3, #8
 800229a:	607b      	str	r3, [r7, #4]
 800229c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, ETH_nRST_Pin|DIGOUT_nOE_Pin|nBUS_ENABLE_Pin, GPIO_PIN_SET);
 800229e:	2201      	movs	r2, #1
 80022a0:	f243 0108 	movw	r1, #12296	@ 0x3008
 80022a4:	484f      	ldr	r0, [pc, #316]	@ (80023e4 <MX_GPIO_Init+0x204>)
 80022a6:	f003 fc2d 	bl	8005b04 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, ADDR_0_Pin|ADDR_1_Pin|ADDR_2_Pin, GPIO_PIN_RESET);
 80022aa:	2200      	movs	r2, #0
 80022ac:	f44f 61e0 	mov.w	r1, #1792	@ 0x700
 80022b0:	484c      	ldr	r0, [pc, #304]	@ (80023e4 <MX_GPIO_Init+0x204>)
 80022b2:	f003 fc27 	bl	8005b04 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LCD_nRST_Pin|LCD_nCS_Pin|ETH_nCS_Pin, GPIO_PIN_SET);
 80022b6:	2201      	movs	r2, #1
 80022b8:	f44f 51a4 	mov.w	r1, #5248	@ 0x1480
 80022bc:	484a      	ldr	r0, [pc, #296]	@ (80023e8 <MX_GPIO_Init+0x208>)
 80022be:	f003 fc21 	bl	8005b04 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LCD_AO_Pin|BUS_rW_Pin, GPIO_PIN_RESET);
 80022c2:	2200      	movs	r2, #0
 80022c4:	f44f 6104 	mov.w	r1, #2112	@ 0x840
 80022c8:	4847      	ldr	r0, [pc, #284]	@ (80023e8 <MX_GPIO_Init+0x208>)
 80022ca:	f003 fc1b 	bl	8005b04 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, RS422_DE_Pin|RS422_DE_REV_Pin, GPIO_PIN_RESET);
 80022ce:	2200      	movs	r2, #0
 80022d0:	f44f 6140 	mov.w	r1, #3072	@ 0xc00
 80022d4:	4845      	ldr	r0, [pc, #276]	@ (80023ec <MX_GPIO_Init+0x20c>)
 80022d6:	f003 fc15 	bl	8005b04 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, SER_nRE_Pin|SER_nRE_REV_Pin, GPIO_PIN_SET);
 80022da:	2201      	movs	r2, #1
 80022dc:	f44f 5140 	mov.w	r1, #12288	@ 0x3000
 80022e0:	4842      	ldr	r0, [pc, #264]	@ (80023ec <MX_GPIO_Init+0x20c>)
 80022e2:	f003 fc0f 	bl	8005b04 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : ETH_nINT_Pin */
  GPIO_InitStruct.Pin = ETH_nINT_Pin;
 80022e6:	2304      	movs	r3, #4
 80022e8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80022ea:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80022ee:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80022f0:	2301      	movs	r3, #1
 80022f2:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(ETH_nINT_GPIO_Port, &GPIO_InitStruct);
 80022f4:	f107 031c 	add.w	r3, r7, #28
 80022f8:	4619      	mov	r1, r3
 80022fa:	483a      	ldr	r0, [pc, #232]	@ (80023e4 <MX_GPIO_Init+0x204>)
 80022fc:	f003 fa3e 	bl	800577c <HAL_GPIO_Init>

  /*Configure GPIO pins : ETH_nRST_Pin ADDR_0_Pin ADDR_1_Pin ADDR_2_Pin
                           DIGOUT_nOE_Pin nBUS_ENABLE_Pin */
  GPIO_InitStruct.Pin = ETH_nRST_Pin|ADDR_0_Pin|ADDR_1_Pin|ADDR_2_Pin
 8002300:	f243 7308 	movw	r3, #14088	@ 0x3708
 8002304:	61fb      	str	r3, [r7, #28]
                          |DIGOUT_nOE_Pin|nBUS_ENABLE_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002306:	2301      	movs	r3, #1
 8002308:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800230a:	2300      	movs	r3, #0
 800230c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800230e:	2300      	movs	r3, #0
 8002310:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002312:	f107 031c 	add.w	r3, r7, #28
 8002316:	4619      	mov	r1, r3
 8002318:	4832      	ldr	r0, [pc, #200]	@ (80023e4 <MX_GPIO_Init+0x204>)
 800231a:	f003 fa2f 	bl	800577c <HAL_GPIO_Init>

  /*Configure GPIO pins : NODEID_2_Pin NODEID_4_Pin NODEID_1_Pin NODEID_1BABY_Pin
                           NODEID_4BABY_Pin */
  GPIO_InitStruct.Pin = NODEID_2_Pin|NODEID_4_Pin|NODEID_1_Pin|NODEID_1BABY_Pin
 800231e:	2373      	movs	r3, #115	@ 0x73
 8002320:	61fb      	str	r3, [r7, #28]
                          |NODEID_4BABY_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002322:	2300      	movs	r3, #0
 8002324:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002326:	2302      	movs	r3, #2
 8002328:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800232a:	f107 031c 	add.w	r3, r7, #28
 800232e:	4619      	mov	r1, r3
 8002330:	482c      	ldr	r0, [pc, #176]	@ (80023e4 <MX_GPIO_Init+0x204>)
 8002332:	f003 fa23 	bl	800577c <HAL_GPIO_Init>

  /*Configure GPIO pins : NODEID_8_Pin BOARDID_1_Pin */
  GPIO_InitStruct.Pin = NODEID_8_Pin|BOARDID_1_Pin;
 8002336:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 800233a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800233c:	2300      	movs	r3, #0
 800233e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002340:	2302      	movs	r3, #2
 8002342:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002344:	f107 031c 	add.w	r3, r7, #28
 8002348:	4619      	mov	r1, r3
 800234a:	4829      	ldr	r0, [pc, #164]	@ (80023f0 <MX_GPIO_Init+0x210>)
 800234c:	f003 fa16 	bl	800577c <HAL_GPIO_Init>

  /*Configure GPIO pins : LCD_nRST_Pin LCD_AO_Pin LCD_nCS_Pin BUS_rW_Pin
                           ETH_nCS_Pin */
  GPIO_InitStruct.Pin = LCD_nRST_Pin|LCD_AO_Pin|LCD_nCS_Pin|BUS_rW_Pin
 8002350:	f44f 53e6 	mov.w	r3, #7360	@ 0x1cc0
 8002354:	61fb      	str	r3, [r7, #28]
                          |ETH_nCS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002356:	2301      	movs	r3, #1
 8002358:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800235a:	2300      	movs	r3, #0
 800235c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800235e:	2300      	movs	r3, #0
 8002360:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002362:	f107 031c 	add.w	r3, r7, #28
 8002366:	4619      	mov	r1, r3
 8002368:	481f      	ldr	r0, [pc, #124]	@ (80023e8 <MX_GPIO_Init+0x208>)
 800236a:	f003 fa07 	bl	800577c <HAL_GPIO_Init>

  /*Configure GPIO pins : RS422_DE_Pin RS422_DE_REV_Pin SER_nRE_Pin SER_nRE_REV_Pin */
  GPIO_InitStruct.Pin = RS422_DE_Pin|RS422_DE_REV_Pin|SER_nRE_Pin|SER_nRE_REV_Pin;
 800236e:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 8002372:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002374:	2301      	movs	r3, #1
 8002376:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002378:	2300      	movs	r3, #0
 800237a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800237c:	2300      	movs	r3, #0
 800237e:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002380:	f107 031c 	add.w	r3, r7, #28
 8002384:	4619      	mov	r1, r3
 8002386:	4819      	ldr	r0, [pc, #100]	@ (80023ec <MX_GPIO_Init+0x20c>)
 8002388:	f003 f9f8 	bl	800577c <HAL_GPIO_Init>

  /*Configure GPIO pin : BOARDID_0_Pin */
  GPIO_InitStruct.Pin = BOARDID_0_Pin;
 800238c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002390:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002392:	2300      	movs	r3, #0
 8002394:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002396:	2302      	movs	r3, #2
 8002398:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(BOARDID_0_GPIO_Port, &GPIO_InitStruct);
 800239a:	f107 031c 	add.w	r3, r7, #28
 800239e:	4619      	mov	r1, r3
 80023a0:	4814      	ldr	r0, [pc, #80]	@ (80023f4 <MX_GPIO_Init+0x214>)
 80023a2:	f003 f9eb 	bl	800577c <HAL_GPIO_Init>

  /*Configure GPIO pins : DATA_7_Pin DATA_6_Pin DATA_5_Pin DATA_4_Pin
                           DATA_3_Pin DATA_2_Pin DATA_1_Pin DATA_0_Pin */
  GPIO_InitStruct.Pin = DATA_7_Pin|DATA_6_Pin|DATA_5_Pin|DATA_4_Pin
 80023a6:	23ff      	movs	r3, #255	@ 0xff
 80023a8:	61fb      	str	r3, [r7, #28]
                          |DATA_3_Pin|DATA_2_Pin|DATA_1_Pin|DATA_0_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80023aa:	2300      	movs	r3, #0
 80023ac:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023ae:	2300      	movs	r3, #0
 80023b0:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80023b2:	f107 031c 	add.w	r3, r7, #28
 80023b6:	4619      	mov	r1, r3
 80023b8:	480c      	ldr	r0, [pc, #48]	@ (80023ec <MX_GPIO_Init+0x20c>)
 80023ba:	f003 f9df 	bl	800577c <HAL_GPIO_Init>

  /*Configure GPIO pins : BOARDID_2_Pin BOARDID_3_Pin */
  GPIO_InitStruct.Pin = BOARDID_2_Pin|BOARDID_3_Pin;
 80023be:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80023c2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80023c4:	2300      	movs	r3, #0
 80023c6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80023c8:	2302      	movs	r3, #2
 80023ca:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80023cc:	f107 031c 	add.w	r3, r7, #28
 80023d0:	4619      	mov	r1, r3
 80023d2:	4805      	ldr	r0, [pc, #20]	@ (80023e8 <MX_GPIO_Init+0x208>)
 80023d4:	f003 f9d2 	bl	800577c <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80023d8:	bf00      	nop
 80023da:	3730      	adds	r7, #48	@ 0x30
 80023dc:	46bd      	mov	sp, r7
 80023de:	bd80      	pop	{r7, pc}
 80023e0:	40023800 	.word	0x40023800
 80023e4:	40021000 	.word	0x40021000
 80023e8:	40020400 	.word	0x40020400
 80023ec:	40020c00 	.word	0x40020c00
 80023f0:	40020800 	.word	0x40020800
 80023f4:	40020000 	.word	0x40020000

080023f8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80023f8:	b480      	push	{r7}
 80023fa:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80023fc:	b672      	cpsid	i
}
 80023fe:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002400:	bf00      	nop
 8002402:	e7fd      	b.n	8002400 <Error_Handler+0x8>

08002404 <node_id_get>:
/* Core/Src/node_id.c */
#include "node_id.h"

uint8_t node_id_get(void)
{
 8002404:	b580      	push	{r7, lr}
 8002406:	b082      	sub	sp, #8
 8002408:	af00      	add	r7, sp, #0
    uint8_t id = 0;
 800240a:	2300      	movs	r3, #0
 800240c:	71fb      	strb	r3, [r7, #7]

    if (HAL_GPIO_ReadPin(NODEID1_MOD_PORT, NODEID1_MOD_PIN)) id |= 0x01;
 800240e:	2101      	movs	r1, #1
 8002410:	4818      	ldr	r0, [pc, #96]	@ (8002474 <node_id_get+0x70>)
 8002412:	f003 fb5f 	bl	8005ad4 <HAL_GPIO_ReadPin>
 8002416:	4603      	mov	r3, r0
 8002418:	2b00      	cmp	r3, #0
 800241a:	d003      	beq.n	8002424 <node_id_get+0x20>
 800241c:	79fb      	ldrb	r3, [r7, #7]
 800241e:	f043 0301 	orr.w	r3, r3, #1
 8002422:	71fb      	strb	r3, [r7, #7]
    if (HAL_GPIO_ReadPin(NODEID2_MOD_PORT, NODEID2_MOD_PIN)) id |= 0x02;
 8002424:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002428:	4813      	ldr	r0, [pc, #76]	@ (8002478 <node_id_get+0x74>)
 800242a:	f003 fb53 	bl	8005ad4 <HAL_GPIO_ReadPin>
 800242e:	4603      	mov	r3, r0
 8002430:	2b00      	cmp	r3, #0
 8002432:	d003      	beq.n	800243c <node_id_get+0x38>
 8002434:	79fb      	ldrb	r3, [r7, #7]
 8002436:	f043 0302 	orr.w	r3, r3, #2
 800243a:	71fb      	strb	r3, [r7, #7]
    if (HAL_GPIO_ReadPin(NODEID4_MOD_PORT, NODEID4_MOD_PIN)) id |= 0x04;
 800243c:	2102      	movs	r1, #2
 800243e:	480d      	ldr	r0, [pc, #52]	@ (8002474 <node_id_get+0x70>)
 8002440:	f003 fb48 	bl	8005ad4 <HAL_GPIO_ReadPin>
 8002444:	4603      	mov	r3, r0
 8002446:	2b00      	cmp	r3, #0
 8002448:	d003      	beq.n	8002452 <node_id_get+0x4e>
 800244a:	79fb      	ldrb	r3, [r7, #7]
 800244c:	f043 0304 	orr.w	r3, r3, #4
 8002450:	71fb      	strb	r3, [r7, #7]
    if (HAL_GPIO_ReadPin(NODEID8_MOD_PORT, NODEID8_MOD_PIN)) id |= 0x08;
 8002452:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002456:	4808      	ldr	r0, [pc, #32]	@ (8002478 <node_id_get+0x74>)
 8002458:	f003 fb3c 	bl	8005ad4 <HAL_GPIO_ReadPin>
 800245c:	4603      	mov	r3, r0
 800245e:	2b00      	cmp	r3, #0
 8002460:	d003      	beq.n	800246a <node_id_get+0x66>
 8002462:	79fb      	ldrb	r3, [r7, #7]
 8002464:	f043 0308 	orr.w	r3, r3, #8
 8002468:	71fb      	strb	r3, [r7, #7]

    return id;  // Returns 0 to 15
 800246a:	79fb      	ldrb	r3, [r7, #7]
}
 800246c:	4618      	mov	r0, r3
 800246e:	3708      	adds	r7, #8
 8002470:	46bd      	mov	sp, r7
 8002472:	bd80      	pop	{r7, pc}
 8002474:	40021000 	.word	0x40021000
 8002478:	40020400 	.word	0x40020400

0800247c <packet_init>:
/* App loading state (unchanged) */
static uint8_t load_app_slot[CH_COUNT] = {255};
static uint8_t load_next_line[CH_COUNT] = {0};

void packet_init(uint8_t id)
{
 800247c:	b480      	push	{r7}
 800247e:	b085      	sub	sp, #20
 8002480:	af00      	add	r7, sp, #0
 8002482:	4603      	mov	r3, r0
 8002484:	71fb      	strb	r3, [r7, #7]
    node_id = id;
 8002486:	4a19      	ldr	r2, [pc, #100]	@ (80024ec <packet_init+0x70>)
 8002488:	79fb      	ldrb	r3, [r7, #7]
 800248a:	7013      	strb	r3, [r2, #0]
    for (int ch = 0; ch < CH_COUNT; ch++) {
 800248c:	2300      	movs	r3, #0
 800248e:	60fb      	str	r3, [r7, #12]
 8002490:	e022      	b.n	80024d8 <packet_init+0x5c>
        rx_state[ch].idx = 0;
 8002492:	4a17      	ldr	r2, [pc, #92]	@ (80024f0 <packet_init+0x74>)
 8002494:	68fb      	ldr	r3, [r7, #12]
 8002496:	f240 2106 	movw	r1, #518	@ 0x206
 800249a:	fb01 f303 	mul.w	r3, r1, r3
 800249e:	4413      	add	r3, r2
 80024a0:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 80024a4:	2200      	movs	r2, #0
 80024a6:	801a      	strh	r2, [r3, #0]
        rx_state[ch].state = RX_IDLE;
 80024a8:	4a11      	ldr	r2, [pc, #68]	@ (80024f0 <packet_init+0x74>)
 80024aa:	68fb      	ldr	r3, [r7, #12]
 80024ac:	f240 2106 	movw	r1, #518	@ 0x206
 80024b0:	fb01 f303 	mul.w	r3, r1, r3
 80024b4:	4413      	add	r3, r2
 80024b6:	f203 2302 	addw	r3, r3, #514	@ 0x202
 80024ba:	2200      	movs	r2, #0
 80024bc:	701a      	strb	r2, [r3, #0]
        load_app_slot[ch] = 255;
 80024be:	4a0d      	ldr	r2, [pc, #52]	@ (80024f4 <packet_init+0x78>)
 80024c0:	68fb      	ldr	r3, [r7, #12]
 80024c2:	4413      	add	r3, r2
 80024c4:	22ff      	movs	r2, #255	@ 0xff
 80024c6:	701a      	strb	r2, [r3, #0]
        load_next_line[ch] = 0;
 80024c8:	4a0b      	ldr	r2, [pc, #44]	@ (80024f8 <packet_init+0x7c>)
 80024ca:	68fb      	ldr	r3, [r7, #12]
 80024cc:	4413      	add	r3, r2
 80024ce:	2200      	movs	r2, #0
 80024d0:	701a      	strb	r2, [r3, #0]
    for (int ch = 0; ch < CH_COUNT; ch++) {
 80024d2:	68fb      	ldr	r3, [r7, #12]
 80024d4:	3301      	adds	r3, #1
 80024d6:	60fb      	str	r3, [r7, #12]
 80024d8:	68fb      	ldr	r3, [r7, #12]
 80024da:	2b05      	cmp	r3, #5
 80024dc:	ddd9      	ble.n	8002492 <packet_init+0x16>
    }
}
 80024de:	bf00      	nop
 80024e0:	bf00      	nop
 80024e2:	3714      	adds	r7, #20
 80024e4:	46bd      	mov	sp, r7
 80024e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ea:	4770      	bx	lr
 80024ec:	2000201e 	.word	0x2000201e
 80024f0:	20002020 	.word	0x20002020
 80024f4:	2000000c 	.word	0x2000000c
 80024f8:	20002c44 	.word	0x20002c44

080024fc <stuff_byte>:

/* Stuff a byte if it's ESC */
static inline void stuff_byte(uint8_t **dst, uint8_t byte)
{
 80024fc:	b480      	push	{r7}
 80024fe:	b083      	sub	sp, #12
 8002500:	af00      	add	r7, sp, #0
 8002502:	6078      	str	r0, [r7, #4]
 8002504:	460b      	mov	r3, r1
 8002506:	70fb      	strb	r3, [r7, #3]
    if (byte == PACKET_ESC) {
 8002508:	78fb      	ldrb	r3, [r7, #3]
 800250a:	2b1b      	cmp	r3, #27
 800250c:	d106      	bne.n	800251c <stuff_byte+0x20>
        *(*dst)++ = PACKET_ESC;
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	1c59      	adds	r1, r3, #1
 8002514:	687a      	ldr	r2, [r7, #4]
 8002516:	6011      	str	r1, [r2, #0]
 8002518:	221b      	movs	r2, #27
 800251a:	701a      	strb	r2, [r3, #0]
    }
    *(*dst)++ = byte;
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	1c59      	adds	r1, r3, #1
 8002522:	687a      	ldr	r2, [r7, #4]
 8002524:	6011      	str	r1, [r2, #0]
 8002526:	78fa      	ldrb	r2, [r7, #3]
 8002528:	701a      	strb	r2, [r3, #0]
}
 800252a:	bf00      	nop
 800252c:	370c      	adds	r7, #12
 800252e:	46bd      	mov	sp, r7
 8002530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002534:	4770      	bx	lr
	...

08002538 <packet_sendNew>:


void packet_sendNew(uint8_t dest_id, const uint8_t *payload, uint8_t payload_len, uint8_t channel){
 8002538:	b590      	push	{r4, r7, lr}
 800253a:	f5ad 7d09 	sub.w	sp, sp, #548	@ 0x224
 800253e:	af00      	add	r7, sp, #0
 8002540:	4604      	mov	r4, r0
 8002542:	f507 7008 	add.w	r0, r7, #544	@ 0x220
 8002546:	f5a0 7008 	sub.w	r0, r0, #544	@ 0x220
 800254a:	6001      	str	r1, [r0, #0]
 800254c:	4610      	mov	r0, r2
 800254e:	4619      	mov	r1, r3
 8002550:	f507 7308 	add.w	r3, r7, #544	@ 0x220
 8002554:	f2a3 2319 	subw	r3, r3, #537	@ 0x219
 8002558:	4622      	mov	r2, r4
 800255a:	701a      	strb	r2, [r3, #0]
 800255c:	f507 7308 	add.w	r3, r7, #544	@ 0x220
 8002560:	f2a3 231a 	subw	r3, r3, #538	@ 0x21a
 8002564:	4602      	mov	r2, r0
 8002566:	701a      	strb	r2, [r3, #0]
 8002568:	f507 7308 	add.w	r3, r7, #544	@ 0x220
 800256c:	f2a3 231b 	subw	r3, r3, #539	@ 0x21b
 8002570:	460a      	mov	r2, r1
 8002572:	701a      	strb	r2, [r3, #0]
    uint8_t tx_buf[512];
    uint8_t *p = tx_buf;
 8002574:	f507 7308 	add.w	r3, r7, #544	@ 0x220
 8002578:	f5a3 7305 	sub.w	r3, r3, #532	@ 0x214
 800257c:	f107 0210 	add.w	r2, r7, #16
 8002580:	601a      	str	r2, [r3, #0]

    *p++ = PACKET_ESC;
 8002582:	f507 7308 	add.w	r3, r7, #544	@ 0x220
 8002586:	f5a3 7305 	sub.w	r3, r3, #532	@ 0x214
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	1c59      	adds	r1, r3, #1
 800258e:	f507 7208 	add.w	r2, r7, #544	@ 0x220
 8002592:	f5a2 7205 	sub.w	r2, r2, #532	@ 0x214
 8002596:	6011      	str	r1, [r2, #0]
 8002598:	221b      	movs	r2, #27
 800259a:	701a      	strb	r2, [r3, #0]
    *p++ = PACKET_STX;
 800259c:	f507 7308 	add.w	r3, r7, #544	@ 0x220
 80025a0:	f5a3 7305 	sub.w	r3, r3, #532	@ 0x214
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	1c59      	adds	r1, r3, #1
 80025a8:	f507 7208 	add.w	r2, r7, #544	@ 0x220
 80025ac:	f5a2 7205 	sub.w	r2, r2, #532	@ 0x214
 80025b0:	6011      	str	r1, [r2, #0]
 80025b2:	2202      	movs	r2, #2
 80025b4:	701a      	strb	r2, [r3, #0]
    *p++ = node_id;  //source id (or "fromId")
 80025b6:	f507 7308 	add.w	r3, r7, #544	@ 0x220
 80025ba:	f5a3 7305 	sub.w	r3, r3, #532	@ 0x214
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	1c59      	adds	r1, r3, #1
 80025c2:	f507 7208 	add.w	r2, r7, #544	@ 0x220
 80025c6:	f5a2 7205 	sub.w	r2, r2, #532	@ 0x214
 80025ca:	6011      	str	r1, [r2, #0]
 80025cc:	4a55      	ldr	r2, [pc, #340]	@ (8002724 <packet_sendNew+0x1ec>)
 80025ce:	7812      	ldrb	r2, [r2, #0]
 80025d0:	701a      	strb	r2, [r3, #0]

    // Length byte
    stuff_byte(&p, payload_len);
 80025d2:	f507 7308 	add.w	r3, r7, #544	@ 0x220
 80025d6:	f2a3 231a 	subw	r3, r3, #538	@ 0x21a
 80025da:	781a      	ldrb	r2, [r3, #0]
 80025dc:	f107 030c 	add.w	r3, r7, #12
 80025e0:	4611      	mov	r1, r2
 80025e2:	4618      	mov	r0, r3
 80025e4:	f7ff ff8a 	bl	80024fc <stuff_byte>

    // Destination address (or "toId")
    stuff_byte(&p, dest_id);
 80025e8:	f507 7308 	add.w	r3, r7, #544	@ 0x220
 80025ec:	f2a3 2319 	subw	r3, r3, #537	@ 0x219
 80025f0:	781a      	ldrb	r2, [r3, #0]
 80025f2:	f107 030c 	add.w	r3, r7, #12
 80025f6:	4611      	mov	r1, r2
 80025f8:	4618      	mov	r0, r3
 80025fa:	f7ff ff7f 	bl	80024fc <stuff_byte>

    // Payload with stuffing
    for (uint16_t i = 0; i < payload_len; i++) {
 80025fe:	2300      	movs	r3, #0
 8002600:	f8a7 321e 	strh.w	r3, [r7, #542]	@ 0x21e
 8002604:	e013      	b.n	800262e <packet_sendNew+0xf6>
        stuff_byte(&p, payload[i]);
 8002606:	f8b7 321e 	ldrh.w	r3, [r7, #542]	@ 0x21e
 800260a:	f507 7208 	add.w	r2, r7, #544	@ 0x220
 800260e:	f5a2 7208 	sub.w	r2, r2, #544	@ 0x220
 8002612:	6812      	ldr	r2, [r2, #0]
 8002614:	4413      	add	r3, r2
 8002616:	781a      	ldrb	r2, [r3, #0]
 8002618:	f107 030c 	add.w	r3, r7, #12
 800261c:	4611      	mov	r1, r2
 800261e:	4618      	mov	r0, r3
 8002620:	f7ff ff6c 	bl	80024fc <stuff_byte>
    for (uint16_t i = 0; i < payload_len; i++) {
 8002624:	f8b7 321e 	ldrh.w	r3, [r7, #542]	@ 0x21e
 8002628:	3301      	adds	r3, #1
 800262a:	f8a7 321e 	strh.w	r3, [r7, #542]	@ 0x21e
 800262e:	f507 7308 	add.w	r3, r7, #544	@ 0x220
 8002632:	f2a3 231a 	subw	r3, r3, #538	@ 0x21a
 8002636:	781b      	ldrb	r3, [r3, #0]
 8002638:	b29b      	uxth	r3, r3
 800263a:	f8b7 221e 	ldrh.w	r2, [r7, #542]	@ 0x21e
 800263e:	429a      	cmp	r2, r3
 8002640:	d3e1      	bcc.n	8002606 <packet_sendNew+0xce>
    }

    // Checksum (includes first ESC and final ESC before ETX)
    uint32_t sum = PACKET_ESC;  // first ESC
 8002642:	231b      	movs	r3, #27
 8002644:	f8c7 3218 	str.w	r3, [r7, #536]	@ 0x218
    for (uint8_t *s = tx_buf + 1; s < p; s++) sum += *s;
 8002648:	f107 0310 	add.w	r3, r7, #16
 800264c:	3301      	adds	r3, #1
 800264e:	f8c7 3214 	str.w	r3, [r7, #532]	@ 0x214
 8002652:	e00d      	b.n	8002670 <packet_sendNew+0x138>
 8002654:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 8002658:	781b      	ldrb	r3, [r3, #0]
 800265a:	461a      	mov	r2, r3
 800265c:	f8d7 3218 	ldr.w	r3, [r7, #536]	@ 0x218
 8002660:	4413      	add	r3, r2
 8002662:	f8c7 3218 	str.w	r3, [r7, #536]	@ 0x218
 8002666:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 800266a:	3301      	adds	r3, #1
 800266c:	f8c7 3214 	str.w	r3, [r7, #532]	@ 0x214
 8002670:	f507 7308 	add.w	r3, r7, #544	@ 0x220
 8002674:	f5a3 7305 	sub.w	r3, r3, #532	@ 0x214
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	f8d7 2214 	ldr.w	r2, [r7, #532]	@ 0x214
 800267e:	429a      	cmp	r2, r3
 8002680:	d3e8      	bcc.n	8002654 <packet_sendNew+0x11c>
    sum += PACKET_ESC;  // the ESC before ETX
 8002682:	f8d7 3218 	ldr.w	r3, [r7, #536]	@ 0x218
 8002686:	331b      	adds	r3, #27
 8002688:	f8c7 3218 	str.w	r3, [r7, #536]	@ 0x218
    uint8_t chk = sum & 0xFF;
 800268c:	f8d7 3218 	ldr.w	r3, [r7, #536]	@ 0x218
 8002690:	f887 3213 	strb.w	r3, [r7, #531]	@ 0x213

    // Special VB6 rule
    if (chk == PACKET_ESC) chk = PACKET_ESC + 1;
 8002694:	f897 3213 	ldrb.w	r3, [r7, #531]	@ 0x213
 8002698:	2b1b      	cmp	r3, #27
 800269a:	d102      	bne.n	80026a2 <packet_sendNew+0x16a>
 800269c:	231c      	movs	r3, #28
 800269e:	f887 3213 	strb.w	r3, [r7, #531]	@ 0x213

    *p++ = chk;
 80026a2:	f507 7308 	add.w	r3, r7, #544	@ 0x220
 80026a6:	f5a3 7305 	sub.w	r3, r3, #532	@ 0x214
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	1c59      	adds	r1, r3, #1
 80026ae:	f507 7208 	add.w	r2, r7, #544	@ 0x220
 80026b2:	f5a2 7205 	sub.w	r2, r2, #532	@ 0x214
 80026b6:	6011      	str	r1, [r2, #0]
 80026b8:	f897 2213 	ldrb.w	r2, [r7, #531]	@ 0x213
 80026bc:	701a      	strb	r2, [r3, #0]
    *p++ = PACKET_ESC;
 80026be:	f507 7308 	add.w	r3, r7, #544	@ 0x220
 80026c2:	f5a3 7305 	sub.w	r3, r3, #532	@ 0x214
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	1c59      	adds	r1, r3, #1
 80026ca:	f507 7208 	add.w	r2, r7, #544	@ 0x220
 80026ce:	f5a2 7205 	sub.w	r2, r2, #532	@ 0x214
 80026d2:	6011      	str	r1, [r2, #0]
 80026d4:	221b      	movs	r2, #27
 80026d6:	701a      	strb	r2, [r3, #0]
    *p++ = PACKET_ETX;
 80026d8:	f507 7308 	add.w	r3, r7, #544	@ 0x220
 80026dc:	f5a3 7305 	sub.w	r3, r3, #532	@ 0x214
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	1c59      	adds	r1, r3, #1
 80026e4:	f507 7208 	add.w	r2, r7, #544	@ 0x220
 80026e8:	f5a2 7205 	sub.w	r2, r2, #532	@ 0x214
 80026ec:	6011      	str	r1, [r2, #0]
 80026ee:	2203      	movs	r2, #3
 80026f0:	701a      	strb	r2, [r3, #0]

    comm_send_channel(tx_buf, p - tx_buf, channel);
 80026f2:	f507 7308 	add.w	r3, r7, #544	@ 0x220
 80026f6:	f5a3 7305 	sub.w	r3, r3, #532	@ 0x214
 80026fa:	681a      	ldr	r2, [r3, #0]
 80026fc:	f107 0310 	add.w	r3, r7, #16
 8002700:	1ad3      	subs	r3, r2, r3
 8002702:	b299      	uxth	r1, r3
 8002704:	f507 7308 	add.w	r3, r7, #544	@ 0x220
 8002708:	f2a3 231b 	subw	r3, r3, #539	@ 0x21b
 800270c:	781a      	ldrb	r2, [r3, #0]
 800270e:	f107 0310 	add.w	r3, r7, #16
 8002712:	4618      	mov	r0, r3
 8002714:	f7fe ff84 	bl	8001620 <comm_send_channel>
}
 8002718:	bf00      	nop
 800271a:	f507 7709 	add.w	r7, r7, #548	@ 0x224
 800271e:	46bd      	mov	sp, r7
 8002720:	bd90      	pop	{r4, r7, pc}
 8002722:	bf00      	nop
 8002724:	2000201e 	.word	0x2000201e

08002728 <packet_send_ack>:

void packet_send_ack(uint8_t dest_id, uint8_t channel)
{
 8002728:	b580      	push	{r7, lr}
 800272a:	b084      	sub	sp, #16
 800272c:	af00      	add	r7, sp, #0
 800272e:	4603      	mov	r3, r0
 8002730:	460a      	mov	r2, r1
 8002732:	71fb      	strb	r3, [r7, #7]
 8002734:	4613      	mov	r3, r2
 8002736:	71bb      	strb	r3, [r7, #6]
    uint8_t ack[] = {CMD_ACK};
 8002738:	23fe      	movs	r3, #254	@ 0xfe
 800273a:	733b      	strb	r3, [r7, #12]
    packet_sendNew(dest_id, ack, sizeof(ack), channel);
 800273c:	79bb      	ldrb	r3, [r7, #6]
 800273e:	f107 010c 	add.w	r1, r7, #12
 8002742:	79f8      	ldrb	r0, [r7, #7]
 8002744:	2201      	movs	r2, #1
 8002746:	f7ff fef7 	bl	8002538 <packet_sendNew>
}
 800274a:	bf00      	nop
 800274c:	3710      	adds	r7, #16
 800274e:	46bd      	mov	sp, r7
 8002750:	bd80      	pop	{r7, pc}

08002752 <packet_send_nak>:

void packet_send_nak(uint8_t dest_id, uint8_t channel)
{
 8002752:	b580      	push	{r7, lr}
 8002754:	b084      	sub	sp, #16
 8002756:	af00      	add	r7, sp, #0
 8002758:	4603      	mov	r3, r0
 800275a:	460a      	mov	r2, r1
 800275c:	71fb      	strb	r3, [r7, #7]
 800275e:	4613      	mov	r3, r2
 8002760:	71bb      	strb	r3, [r7, #6]
	uint8_t nak[] = {CMD_NAK};
 8002762:	23ff      	movs	r3, #255	@ 0xff
 8002764:	733b      	strb	r3, [r7, #12]
	packet_sendNew(dest_id, nak, sizeof(nak), channel);
 8002766:	79bb      	ldrb	r3, [r7, #6]
 8002768:	f107 010c 	add.w	r1, r7, #12
 800276c:	79f8      	ldrb	r0, [r7, #7]
 800276e:	2201      	movs	r2, #1
 8002770:	f7ff fee2 	bl	8002538 <packet_sendNew>
}
 8002774:	bf00      	nop
 8002776:	3710      	adds	r7, #16
 8002778:	46bd      	mov	sp, r7
 800277a:	bd80      	pop	{r7, pc}

0800277c <unstuff>:

/* Unstuff buffer in-place and return new length */
static uint16_t unstuff(uint8_t *buf, uint16_t len)
{
 800277c:	b480      	push	{r7}
 800277e:	b085      	sub	sp, #20
 8002780:	af00      	add	r7, sp, #0
 8002782:	6078      	str	r0, [r7, #4]
 8002784:	460b      	mov	r3, r1
 8002786:	807b      	strh	r3, [r7, #2]
    uint16_t w = 0;
 8002788:	2300      	movs	r3, #0
 800278a:	81fb      	strh	r3, [r7, #14]
    for (uint16_t r = 0; r < len; r++) {
 800278c:	2300      	movs	r3, #0
 800278e:	81bb      	strh	r3, [r7, #12]
 8002790:	e01c      	b.n	80027cc <unstuff+0x50>
        if (buf[r] == PACKET_ESC) {
 8002792:	89bb      	ldrh	r3, [r7, #12]
 8002794:	687a      	ldr	r2, [r7, #4]
 8002796:	4413      	add	r3, r2
 8002798:	781b      	ldrb	r3, [r3, #0]
 800279a:	2b1b      	cmp	r3, #27
 800279c:	d108      	bne.n	80027b0 <unstuff+0x34>
            r++;
 800279e:	89bb      	ldrh	r3, [r7, #12]
 80027a0:	3301      	adds	r3, #1
 80027a2:	81bb      	strh	r3, [r7, #12]
            if (r >= len) return 0;  // malformed
 80027a4:	89ba      	ldrh	r2, [r7, #12]
 80027a6:	887b      	ldrh	r3, [r7, #2]
 80027a8:	429a      	cmp	r2, r3
 80027aa:	d301      	bcc.n	80027b0 <unstuff+0x34>
 80027ac:	2300      	movs	r3, #0
 80027ae:	e012      	b.n	80027d6 <unstuff+0x5a>
        }
        buf[w++] = buf[r];
 80027b0:	89bb      	ldrh	r3, [r7, #12]
 80027b2:	687a      	ldr	r2, [r7, #4]
 80027b4:	441a      	add	r2, r3
 80027b6:	89fb      	ldrh	r3, [r7, #14]
 80027b8:	1c59      	adds	r1, r3, #1
 80027ba:	81f9      	strh	r1, [r7, #14]
 80027bc:	4619      	mov	r1, r3
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	440b      	add	r3, r1
 80027c2:	7812      	ldrb	r2, [r2, #0]
 80027c4:	701a      	strb	r2, [r3, #0]
    for (uint16_t r = 0; r < len; r++) {
 80027c6:	89bb      	ldrh	r3, [r7, #12]
 80027c8:	3301      	adds	r3, #1
 80027ca:	81bb      	strh	r3, [r7, #12]
 80027cc:	89ba      	ldrh	r2, [r7, #12]
 80027ce:	887b      	ldrh	r3, [r7, #2]
 80027d0:	429a      	cmp	r2, r3
 80027d2:	d3de      	bcc.n	8002792 <unstuff+0x16>
    }
    return w;
 80027d4:	89fb      	ldrh	r3, [r7, #14]
}
 80027d6:	4618      	mov	r0, r3
 80027d8:	3714      	adds	r7, #20
 80027da:	46bd      	mov	sp, r7
 80027dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027e0:	4770      	bx	lr
	...

080027e4 <packet_feed_byte>:

/* Main byte feeder */
void packet_feed_byte(uint8_t channel, uint8_t byte)
{
 80027e4:	b580      	push	{r7, lr}
 80027e6:	b0ac      	sub	sp, #176	@ 0xb0
 80027e8:	af00      	add	r7, sp, #0
 80027ea:	4603      	mov	r3, r0
 80027ec:	460a      	mov	r2, r1
 80027ee:	71fb      	strb	r3, [r7, #7]
 80027f0:	4613      	mov	r3, r2
 80027f2:	71bb      	strb	r3, [r7, #6]
    if (channel >= CH_COUNT) return;
 80027f4:	79fb      	ldrb	r3, [r7, #7]
 80027f6:	2b05      	cmp	r3, #5
 80027f8:	f200 84de 	bhi.w	80031b8 <packet_feed_byte+0x9d4>
    channel_rx_t *st = &rx_state[channel];
 80027fc:	79fb      	ldrb	r3, [r7, #7]
 80027fe:	f240 2206 	movw	r2, #518	@ 0x206
 8002802:	fb02 f303 	mul.w	r3, r2, r3
 8002806:	4adf      	ldr	r2, [pc, #892]	@ (8002b84 <packet_feed_byte+0x3a0>)
 8002808:	4413      	add	r3, r2
 800280a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c

    switch (st->state) {
 800280e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002812:	f893 3202 	ldrb.w	r3, [r3, #514]	@ 0x202
 8002816:	2b04      	cmp	r3, #4
 8002818:	f200 84d3 	bhi.w	80031c2 <packet_feed_byte+0x9de>
 800281c:	a201      	add	r2, pc, #4	@ (adr r2, 8002824 <packet_feed_byte+0x40>)
 800281e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002822:	bf00      	nop
 8002824:	08002839 	.word	0x08002839
 8002828:	0800284f 	.word	0x0800284f
 800282c:	0800287b 	.word	0x0800287b
 8002830:	080028b5 	.word	0x080028b5
 8002834:	080028eb 	.word	0x080028eb
        case RX_IDLE:
            if (byte == PACKET_ESC) st->state = RX_SEEN_ESC;
 8002838:	79bb      	ldrb	r3, [r7, #6]
 800283a:	2b1b      	cmp	r3, #27
 800283c:	f040 84be 	bne.w	80031bc <packet_feed_byte+0x9d8>
 8002840:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002844:	2201      	movs	r2, #1
 8002846:	f883 2202 	strb.w	r2, [r3, #514]	@ 0x202
            break;
 800284a:	f000 bcb7 	b.w	80031bc <packet_feed_byte+0x9d8>

        case RX_SEEN_ESC:
            if (byte == PACKET_STX) {
 800284e:	79bb      	ldrb	r3, [r7, #6]
 8002850:	2b02      	cmp	r3, #2
 8002852:	d10b      	bne.n	800286c <packet_feed_byte+0x88>
                st->state = RX_SEEN_ESC_STX;
 8002854:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002858:	2202      	movs	r2, #2
 800285a:	f883 2202 	strb.w	r2, [r3, #514]	@ 0x202
                st->idx = 0;
 800285e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002862:	2200      	movs	r2, #0
 8002864:	f8a3 2200 	strh.w	r2, [r3, #512]	@ 0x200
            } else {
                st->state = RX_IDLE;
            }
            break;
 8002868:	f000 bcab 	b.w	80031c2 <packet_feed_byte+0x9de>
                st->state = RX_IDLE;
 800286c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002870:	2200      	movs	r2, #0
 8002872:	f883 2202 	strb.w	r2, [r3, #514]	@ 0x202
            break;
 8002876:	f000 bca4 	b.w	80031c2 <packet_feed_byte+0x9de>

        case RX_SEEN_ESC_STX:
            st->buffer[st->idx++] = byte;
 800287a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800287e:	f8b3 3200 	ldrh.w	r3, [r3, #512]	@ 0x200
 8002882:	1c5a      	adds	r2, r3, #1
 8002884:	b291      	uxth	r1, r2
 8002886:	f8d7 209c 	ldr.w	r2, [r7, #156]	@ 0x9c
 800288a:	f8a2 1200 	strh.w	r1, [r2, #512]	@ 0x200
 800288e:	4619      	mov	r1, r3
 8002890:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002894:	79ba      	ldrb	r2, [r7, #6]
 8002896:	545a      	strb	r2, [r3, r1]
            if (st->idx == 3) st->state = RX_GETTING;  // src, len, dest collected
 8002898:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800289c:	f8b3 3200 	ldrh.w	r3, [r3, #512]	@ 0x200
 80028a0:	2b03      	cmp	r3, #3
 80028a2:	f040 848d 	bne.w	80031c0 <packet_feed_byte+0x9dc>
 80028a6:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80028aa:	2203      	movs	r2, #3
 80028ac:	f883 2202 	strb.w	r2, [r3, #514]	@ 0x202
            break;
 80028b0:	f000 bc86 	b.w	80031c0 <packet_feed_byte+0x9dc>

        case RX_GETTING:
            if (byte == PACKET_ESC) {
 80028b4:	79bb      	ldrb	r3, [r7, #6]
 80028b6:	2b1b      	cmp	r3, #27
 80028b8:	d106      	bne.n	80028c8 <packet_feed_byte+0xe4>
                st->state = RX_ESCAPED;
 80028ba:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80028be:	2204      	movs	r2, #4
 80028c0:	f883 2202 	strb.w	r2, [r3, #514]	@ 0x202
            } else {
                st->buffer[st->idx++] = byte;
            }
            break;
 80028c4:	f000 bc7d 	b.w	80031c2 <packet_feed_byte+0x9de>
                st->buffer[st->idx++] = byte;
 80028c8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80028cc:	f8b3 3200 	ldrh.w	r3, [r3, #512]	@ 0x200
 80028d0:	1c5a      	adds	r2, r3, #1
 80028d2:	b291      	uxth	r1, r2
 80028d4:	f8d7 209c 	ldr.w	r2, [r7, #156]	@ 0x9c
 80028d8:	f8a2 1200 	strh.w	r1, [r2, #512]	@ 0x200
 80028dc:	4619      	mov	r1, r3
 80028de:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80028e2:	79ba      	ldrb	r2, [r7, #6]
 80028e4:	545a      	strb	r2, [r3, r1]
            break;
 80028e6:	f000 bc6c 	b.w	80031c2 <packet_feed_byte+0x9de>

        case RX_ESCAPED:
			if (byte == PACKET_ETX) {
 80028ea:	79bb      	ldrb	r3, [r7, #6]
 80028ec:	2b03      	cmp	r3, #3
 80028ee:	f040 844e 	bne.w	800318e <packet_feed_byte+0x9aa>
				uint16_t raw_len = st->idx;
 80028f2:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80028f6:	f8b3 3200 	ldrh.w	r3, [r3, #512]	@ 0x200
 80028fa:	f8a7 309a 	strh.w	r3, [r7, #154]	@ 0x9a
				uint16_t unstuffed_len = unstuff(st->buffer, raw_len);
 80028fe:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002902:	f8b7 209a 	ldrh.w	r2, [r7, #154]	@ 0x9a
 8002906:	4611      	mov	r1, r2
 8002908:	4618      	mov	r0, r3
 800290a:	f7ff ff37 	bl	800277c <unstuff>
 800290e:	4603      	mov	r3, r0
 8002910:	f8a7 3098 	strh.w	r3, [r7, #152]	@ 0x98

				if (unstuffed_len < 4 || st->buffer[1] > MAX_PAYLOAD) goto rx_reset;
 8002914:	f8b7 3098 	ldrh.w	r3, [r7, #152]	@ 0x98
 8002918:	2b03      	cmp	r3, #3
 800291a:	f240 8428 	bls.w	800316e <packet_feed_byte+0x98a>
 800291e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002922:	785b      	ldrb	r3, [r3, #1]
 8002924:	2bc8      	cmp	r3, #200	@ 0xc8
 8002926:	f200 8422 	bhi.w	800316e <packet_feed_byte+0x98a>

				st->from_id        	= st->buffer[0];
 800292a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800292e:	781a      	ldrb	r2, [r3, #0]
 8002930:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002934:	f883 2203 	strb.w	r2, [r3, #515]	@ 0x203
				uint8_t payload_len = st->buffer[1];
 8002938:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800293c:	785b      	ldrb	r3, [r3, #1]
 800293e:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
				st->to_id        	= st->buffer[2];
 8002942:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002946:	789a      	ldrb	r2, [r3, #2]
 8002948:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800294c:	f883 2204 	strb.w	r2, [r3, #516]	@ 0x204

				if (st->to_id != node_id){
 8002950:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002954:	f893 2204 	ldrb.w	r2, [r3, #516]	@ 0x204
 8002958:	4b8b      	ldr	r3, [pc, #556]	@ (8002b88 <packet_feed_byte+0x3a4>)
 800295a:	781b      	ldrb	r3, [r3, #0]
 800295c:	429a      	cmp	r2, r3
 800295e:	f040 8408 	bne.w	8003172 <packet_feed_byte+0x98e>
					//TODO: This should route to the communication bridge for forwarding I think?
					goto rx_reset;
				}

				/* CHECKSUM  includes ESC + STX + data + ESC */
				uint32_t sum = PACKET_ESC;
 8002962:	231b      	movs	r3, #27
 8002964:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
				sum += PACKET_STX;
 8002968:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800296c:	3302      	adds	r3, #2
 800296e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
				for (int i = 0; i < 3 + payload_len; i++) {
 8002972:	2300      	movs	r3, #0
 8002974:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8002978:	e010      	b.n	800299c <packet_feed_byte+0x1b8>
					sum += st->buffer[i];
 800297a:	f8d7 209c 	ldr.w	r2, [r7, #156]	@ 0x9c
 800297e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002982:	4413      	add	r3, r2
 8002984:	781b      	ldrb	r3, [r3, #0]
 8002986:	461a      	mov	r2, r3
 8002988:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800298c:	4413      	add	r3, r2
 800298e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
				for (int i = 0; i < 3 + payload_len; i++) {
 8002992:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002996:	3301      	adds	r3, #1
 8002998:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800299c:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 80029a0:	3302      	adds	r3, #2
 80029a2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80029a6:	429a      	cmp	r2, r3
 80029a8:	dde7      	ble.n	800297a <packet_feed_byte+0x196>
				}
				sum += PACKET_ESC;
 80029aa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80029ae:	331b      	adds	r3, #27
 80029b0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
				uint8_t calculated = (uint8_t)sum;
 80029b4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80029b8:	f887 3096 	strb.w	r3, [r7, #150]	@ 0x96
				uint8_t received   = st->buffer[3 + payload_len];
 80029bc:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 80029c0:	3303      	adds	r3, #3
 80029c2:	f8d7 209c 	ldr.w	r2, [r7, #156]	@ 0x9c
 80029c6:	5cd3      	ldrb	r3, [r2, r3]
 80029c8:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
				if (received == PACKET_ESC + 1) received = PACKET_ESC;
 80029cc:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 80029d0:	2b1c      	cmp	r3, #28
 80029d2:	d102      	bne.n	80029da <packet_feed_byte+0x1f6>
 80029d4:	231b      	movs	r3, #27
 80029d6:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7

				if (calculated != received) {
 80029da:	f897 2096 	ldrb.w	r2, [r7, #150]	@ 0x96
 80029de:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 80029e2:	429a      	cmp	r2, r3
 80029e4:	d009      	beq.n	80029fa <packet_feed_byte+0x216>
					packet_send_nak(st->from_id, channel);
 80029e6:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80029ea:	f893 3203 	ldrb.w	r3, [r3, #515]	@ 0x203
 80029ee:	79fa      	ldrb	r2, [r7, #7]
 80029f0:	4611      	mov	r1, r2
 80029f2:	4618      	mov	r0, r3
 80029f4:	f7ff fead 	bl	8002752 <packet_send_nak>
					goto rx_reset;
 80029f8:	e3be      	b.n	8003178 <packet_feed_byte+0x994>
				}

				/* Packet valid! */
				const uint8_t *payload = &st->buffer[3];
 80029fa:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80029fe:	3303      	adds	r3, #3
 8002a00:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
				bridge_forward(st->buffer - 2, raw_len + 2);
 8002a04:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002a08:	1e9a      	subs	r2, r3, #2
 8002a0a:	f8b7 309a 	ldrh.w	r3, [r7, #154]	@ 0x9a
 8002a0e:	3302      	adds	r3, #2
 8002a10:	b29b      	uxth	r3, r3
 8002a12:	4619      	mov	r1, r3
 8002a14:	4610      	mov	r0, r2
 8002a16:	f7fe f99b 	bl	8000d50 <bridge_forward>

				status_led_data_activity();
 8002a1a:	f000 fd6b 	bl	80034f4 <status_led_data_activity>

				uint8_t cmd = payload[0];
 8002a1e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002a22:	781b      	ldrb	r3, [r3, #0]
 8002a24:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
				switch (cmd) {
 8002a28:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 8002a2c:	2b21      	cmp	r3, #33	@ 0x21
 8002a2e:	dc4b      	bgt.n	8002ac8 <packet_feed_byte+0x2e4>
 8002a30:	2b00      	cmp	r3, #0
 8002a32:	f340 8392 	ble.w	800315a <packet_feed_byte+0x976>
 8002a36:	3b01      	subs	r3, #1
 8002a38:	2b20      	cmp	r3, #32
 8002a3a:	f200 838e 	bhi.w	800315a <packet_feed_byte+0x976>
 8002a3e:	a201      	add	r2, pc, #4	@ (adr r2, 8002a44 <packet_feed_byte+0x260>)
 8002a40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a44:	08002ad3 	.word	0x08002ad3
 8002a48:	08002bcb 	.word	0x08002bcb
 8002a4c:	08002d43 	.word	0x08002d43
 8002a50:	08002e73 	.word	0x08002e73
 8002a54:	08002efd 	.word	0x08002efd
 8002a58:	08002f87 	.word	0x08002f87
 8002a5c:	0800306b 	.word	0x0800306b
 8002a60:	08003177 	.word	0x08003177
 8002a64:	08003177 	.word	0x08003177
 8002a68:	0800315b 	.word	0x0800315b
 8002a6c:	0800315b 	.word	0x0800315b
 8002a70:	0800315b 	.word	0x0800315b
 8002a74:	0800315b 	.word	0x0800315b
 8002a78:	0800315b 	.word	0x0800315b
 8002a7c:	0800315b 	.word	0x0800315b
 8002a80:	0800315b 	.word	0x0800315b
 8002a84:	08003177 	.word	0x08003177
 8002a88:	08003177 	.word	0x08003177
 8002a8c:	08003177 	.word	0x08003177
 8002a90:	0800315b 	.word	0x0800315b
 8002a94:	0800315b 	.word	0x0800315b
 8002a98:	0800315b 	.word	0x0800315b
 8002a9c:	0800315b 	.word	0x0800315b
 8002aa0:	0800315b 	.word	0x0800315b
 8002aa4:	0800315b 	.word	0x0800315b
 8002aa8:	0800315b 	.word	0x0800315b
 8002aac:	0800315b 	.word	0x0800315b
 8002ab0:	0800315b 	.word	0x0800315b
 8002ab4:	0800315b 	.word	0x0800315b
 8002ab8:	0800315b 	.word	0x0800315b
 8002abc:	0800315b 	.word	0x0800315b
 8002ac0:	08003177 	.word	0x08003177
 8002ac4:	08003177 	.word	0x08003177
 8002ac8:	3bfe      	subs	r3, #254	@ 0xfe
 8002aca:	2b01      	cmp	r3, #1
 8002acc:	f200 8345 	bhi.w	800315a <packet_feed_byte+0x976>
//						}
						break;

					case CMD_ACK:
					case CMD_NAK:
						break;
 8002ad0:	e352      	b.n	8003178 <packet_feed_byte+0x994>
						if (payload_len >= 2) {  // cmd + mask
 8002ad2:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 8002ad6:	2b01      	cmp	r3, #1
 8002ad8:	d96d      	bls.n	8002bb6 <packet_feed_byte+0x3d2>
							uint8_t maxIndx = payload[1] +1;
 8002ada:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002ade:	3301      	adds	r3, #1
 8002ae0:	781b      	ldrb	r3, [r3, #0]
 8002ae2:	3301      	adds	r3, #1
 8002ae4:	f887 3079 	strb.w	r3, [r7, #121]	@ 0x79
							uint8_t startIndx = payload[2];  //The first output index who's value begins at payload[3]
 8002ae8:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002aec:	3302      	adds	r3, #2
 8002aee:	781b      	ldrb	r3, [r3, #0]
 8002af0:	f887 3078 	strb.w	r3, [r7, #120]	@ 0x78
							uint8_t val = 0;
 8002af4:	2300      	movs	r3, #0
 8002af6:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
							if(maxIndx < 1){
 8002afa:	f897 3079 	ldrb.w	r3, [r7, #121]	@ 0x79
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d109      	bne.n	8002b16 <packet_feed_byte+0x332>
								packet_send_nak(st->from_id, channel);  //Not enough data included
 8002b02:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002b06:	f893 3203 	ldrb.w	r3, [r3, #515]	@ 0x203
 8002b0a:	79fa      	ldrb	r2, [r7, #7]
 8002b0c:	4611      	mov	r1, r2
 8002b0e:	4618      	mov	r0, r3
 8002b10:	f7ff fe1f 	bl	8002752 <packet_send_nak>
								break;
 8002b14:	e330      	b.n	8003178 <packet_feed_byte+0x994>
							for(uint8_t i = 0; i < maxIndx; i++){ // i is the loop count
 8002b16:	2300      	movs	r3, #0
 8002b18:	f887 30a6 	strb.w	r3, [r7, #166]	@ 0xa6
 8002b1c:	e03b      	b.n	8002b96 <packet_feed_byte+0x3b2>
								val = payload[3+i];				//First output's val starts at payload[3]
 8002b1e:	f897 30a6 	ldrb.w	r3, [r7, #166]	@ 0xa6
 8002b22:	3303      	adds	r3, #3
 8002b24:	461a      	mov	r2, r3
 8002b26:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002b2a:	4413      	add	r3, r2
 8002b2c:	781b      	ldrb	r3, [r3, #0]
 8002b2e:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
								if(val == 0){
 8002b32:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d10a      	bne.n	8002b50 <packet_feed_byte+0x36c>
									dio_output_set(i+startIndx, false);
 8002b3a:	f897 20a6 	ldrb.w	r2, [r7, #166]	@ 0xa6
 8002b3e:	f897 3078 	ldrb.w	r3, [r7, #120]	@ 0x78
 8002b42:	4413      	add	r3, r2
 8002b44:	b2db      	uxtb	r3, r3
 8002b46:	2100      	movs	r1, #0
 8002b48:	4618      	mov	r0, r3
 8002b4a:	f7fe fe79 	bl	8001840 <dio_output_set>
 8002b4e:	e01d      	b.n	8002b8c <packet_feed_byte+0x3a8>
								}else if(val == 1){
 8002b50:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 8002b54:	2b01      	cmp	r3, #1
 8002b56:	d10a      	bne.n	8002b6e <packet_feed_byte+0x38a>
									dio_output_set(i+startIndx, true);
 8002b58:	f897 20a6 	ldrb.w	r2, [r7, #166]	@ 0xa6
 8002b5c:	f897 3078 	ldrb.w	r3, [r7, #120]	@ 0x78
 8002b60:	4413      	add	r3, r2
 8002b62:	b2db      	uxtb	r3, r3
 8002b64:	2101      	movs	r1, #1
 8002b66:	4618      	mov	r0, r3
 8002b68:	f7fe fe6a 	bl	8001840 <dio_output_set>
 8002b6c:	e00e      	b.n	8002b8c <packet_feed_byte+0x3a8>
									packet_send_nak(st->from_id, channel);  //Invalid value.
 8002b6e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002b72:	f893 3203 	ldrb.w	r3, [r3, #515]	@ 0x203
 8002b76:	79fa      	ldrb	r2, [r7, #7]
 8002b78:	4611      	mov	r1, r2
 8002b7a:	4618      	mov	r0, r3
 8002b7c:	f7ff fde9 	bl	8002752 <packet_send_nak>
									break;
 8002b80:	e00f      	b.n	8002ba2 <packet_feed_byte+0x3be>
 8002b82:	bf00      	nop
 8002b84:	20002020 	.word	0x20002020
 8002b88:	2000201e 	.word	0x2000201e
							for(uint8_t i = 0; i < maxIndx; i++){ // i is the loop count
 8002b8c:	f897 30a6 	ldrb.w	r3, [r7, #166]	@ 0xa6
 8002b90:	3301      	adds	r3, #1
 8002b92:	f887 30a6 	strb.w	r3, [r7, #166]	@ 0xa6
 8002b96:	f897 20a6 	ldrb.w	r2, [r7, #166]	@ 0xa6
 8002b9a:	f897 3079 	ldrb.w	r3, [r7, #121]	@ 0x79
 8002b9e:	429a      	cmp	r2, r3
 8002ba0:	d3bd      	bcc.n	8002b1e <packet_feed_byte+0x33a>
							packet_send_ack(st->from_id, channel);
 8002ba2:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002ba6:	f893 3203 	ldrb.w	r3, [r3, #515]	@ 0x203
 8002baa:	79fa      	ldrb	r2, [r7, #7]
 8002bac:	4611      	mov	r1, r2
 8002bae:	4618      	mov	r0, r3
 8002bb0:	f7ff fdba 	bl	8002728 <packet_send_ack>
						break;
 8002bb4:	e2e0      	b.n	8003178 <packet_feed_byte+0x994>
							packet_send_nak(st->from_id, channel);
 8002bb6:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002bba:	f893 3203 	ldrb.w	r3, [r3, #515]	@ 0x203
 8002bbe:	79fa      	ldrb	r2, [r7, #7]
 8002bc0:	4611      	mov	r1, r2
 8002bc2:	4618      	mov	r0, r3
 8002bc4:	f7ff fdc5 	bl	8002752 <packet_send_nak>
						break;
 8002bc8:	e2d6      	b.n	8003178 <packet_feed_byte+0x994>
							if (payload_len < 1) {  // just cmd
 8002bca:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d109      	bne.n	8002be6 <packet_feed_byte+0x402>
								packet_send_nak(st->from_id, channel);
 8002bd2:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002bd6:	f893 3203 	ldrb.w	r3, [r3, #515]	@ 0x203
 8002bda:	79fa      	ldrb	r2, [r7, #7]
 8002bdc:	4611      	mov	r1, r2
 8002bde:	4618      	mov	r0, r3
 8002be0:	f7ff fdb7 	bl	8002752 <packet_send_nak>
								break;
 8002be4:	e2c8      	b.n	8003178 <packet_feed_byte+0x994>
							uint8_t numDigInputs = dio_get_input_count();
 8002be6:	f7fe fed1 	bl	800198c <dio_get_input_count>
 8002bea:	4603      	mov	r3, r0
 8002bec:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
							uint8_t numDigInBytes = (numDigInputs / 8) + (numDigInputs % 8 > 0 ? 1 : 0);
 8002bf0:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 8002bf4:	08db      	lsrs	r3, r3, #3
 8002bf6:	b2db      	uxtb	r3, r3
 8002bf8:	f897 207f 	ldrb.w	r2, [r7, #127]	@ 0x7f
 8002bfc:	f002 0207 	and.w	r2, r2, #7
 8002c00:	b2d2      	uxtb	r2, r2
 8002c02:	2a00      	cmp	r2, #0
 8002c04:	bf14      	ite	ne
 8002c06:	2201      	movne	r2, #1
 8002c08:	2200      	moveq	r2, #0
 8002c0a:	b2d2      	uxtb	r2, r2
 8002c0c:	4413      	add	r3, r2
 8002c0e:	f887 307e 	strb.w	r3, [r7, #126]	@ 0x7e
							uint8_t numAnaInputs = aio_get_input_count();
 8002c12:	f7fd fd13 	bl	800063c <aio_get_input_count>
 8002c16:	4603      	mov	r3, r0
 8002c18:	f887 307d 	strb.w	r3, [r7, #125]	@ 0x7d
							uint8_t numAnaInBytes = numAnaInputs * 2;
 8002c1c:	f897 307d 	ldrb.w	r3, [r7, #125]	@ 0x7d
 8002c20:	005b      	lsls	r3, r3, #1
 8002c22:	f887 307c 	strb.w	r3, [r7, #124]	@ 0x7c
							uint8_t getInVal[DIO_INPUT_COUNT_MAX + (AIO_INPUT_COUNT_MAX * 2)] = {0};
 8002c26:	f107 0308 	add.w	r3, r7, #8
 8002c2a:	2260      	movs	r2, #96	@ 0x60
 8002c2c:	2100      	movs	r1, #0
 8002c2e:	4618      	mov	r0, r3
 8002c30:	f00b fcf8 	bl	800e624 <memset>
							uint8_t n = 0;
 8002c34:	2300      	movs	r3, #0
 8002c36:	f887 30a5 	strb.w	r3, [r7, #165]	@ 0xa5
							getInVal[0] = CMD_GETINPUTS;
 8002c3a:	2302      	movs	r3, #2
 8002c3c:	723b      	strb	r3, [r7, #8]
							getInVal[1] = numDigInBytes + numAnaInBytes;
 8002c3e:	f897 207e 	ldrb.w	r2, [r7, #126]	@ 0x7e
 8002c42:	f897 307c 	ldrb.w	r3, [r7, #124]	@ 0x7c
 8002c46:	4413      	add	r3, r2
 8002c48:	b2db      	uxtb	r3, r3
 8002c4a:	727b      	strb	r3, [r7, #9]
							getInVal[2] = numDigInBytes;
 8002c4c:	f897 307e 	ldrb.w	r3, [r7, #126]	@ 0x7e
 8002c50:	72bb      	strb	r3, [r7, #10]
							for (uint8_t i = 0; i < numDigInputs; i++) {
 8002c52:	2300      	movs	r3, #0
 8002c54:	f887 30a4 	strb.w	r3, [r7, #164]	@ 0xa4
 8002c58:	e02b      	b.n	8002cb2 <packet_feed_byte+0x4ce>
								n = 3 + (i/8);
 8002c5a:	f897 30a4 	ldrb.w	r3, [r7, #164]	@ 0xa4
 8002c5e:	08db      	lsrs	r3, r3, #3
 8002c60:	b2db      	uxtb	r3, r3
 8002c62:	3303      	adds	r3, #3
 8002c64:	f887 30a5 	strb.w	r3, [r7, #165]	@ 0xa5
								if (dio_input_get(i)) getInVal[n] |= (1 << (i%8));
 8002c68:	f897 30a4 	ldrb.w	r3, [r7, #164]	@ 0xa4
 8002c6c:	4618      	mov	r0, r3
 8002c6e:	f7fe fe61 	bl	8001934 <dio_input_get>
 8002c72:	4603      	mov	r3, r0
 8002c74:	2b00      	cmp	r3, #0
 8002c76:	d017      	beq.n	8002ca8 <packet_feed_byte+0x4c4>
 8002c78:	f897 30a5 	ldrb.w	r3, [r7, #165]	@ 0xa5
 8002c7c:	33b0      	adds	r3, #176	@ 0xb0
 8002c7e:	443b      	add	r3, r7
 8002c80:	f813 3ca8 	ldrb.w	r3, [r3, #-168]
 8002c84:	b25a      	sxtb	r2, r3
 8002c86:	f897 30a4 	ldrb.w	r3, [r7, #164]	@ 0xa4
 8002c8a:	f003 0307 	and.w	r3, r3, #7
 8002c8e:	2101      	movs	r1, #1
 8002c90:	fa01 f303 	lsl.w	r3, r1, r3
 8002c94:	b25b      	sxtb	r3, r3
 8002c96:	4313      	orrs	r3, r2
 8002c98:	b25a      	sxtb	r2, r3
 8002c9a:	f897 30a5 	ldrb.w	r3, [r7, #165]	@ 0xa5
 8002c9e:	b2d2      	uxtb	r2, r2
 8002ca0:	33b0      	adds	r3, #176	@ 0xb0
 8002ca2:	443b      	add	r3, r7
 8002ca4:	f803 2ca8 	strb.w	r2, [r3, #-168]
							for (uint8_t i = 0; i < numDigInputs; i++) {
 8002ca8:	f897 30a4 	ldrb.w	r3, [r7, #164]	@ 0xa4
 8002cac:	3301      	adds	r3, #1
 8002cae:	f887 30a4 	strb.w	r3, [r7, #164]	@ 0xa4
 8002cb2:	f897 20a4 	ldrb.w	r2, [r7, #164]	@ 0xa4
 8002cb6:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 8002cba:	429a      	cmp	r2, r3
 8002cbc:	d3cd      	bcc.n	8002c5a <packet_feed_byte+0x476>
							n++;
 8002cbe:	f897 30a5 	ldrb.w	r3, [r7, #165]	@ 0xa5
 8002cc2:	3301      	adds	r3, #1
 8002cc4:	f887 30a5 	strb.w	r3, [r7, #165]	@ 0xa5
							for(uint8_t a = 0; a < numAnaInputs; a++){
 8002cc8:	2300      	movs	r3, #0
 8002cca:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
 8002cce:	e026      	b.n	8002d1e <packet_feed_byte+0x53a>
								uint16_t ainVal = aio_input_get(a);
 8002cd0:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8002cd4:	4618      	mov	r0, r3
 8002cd6:	f7fd fc97 	bl	8000608 <aio_input_get>
 8002cda:	4603      	mov	r3, r0
 8002cdc:	f8a7 307a 	strh.w	r3, [r7, #122]	@ 0x7a
								getInVal[n] = (uint8_t)(ainVal & 0xFF);
 8002ce0:	f897 30a5 	ldrb.w	r3, [r7, #165]	@ 0xa5
 8002ce4:	f8b7 207a 	ldrh.w	r2, [r7, #122]	@ 0x7a
 8002ce8:	b2d2      	uxtb	r2, r2
 8002cea:	33b0      	adds	r3, #176	@ 0xb0
 8002cec:	443b      	add	r3, r7
 8002cee:	f803 2ca8 	strb.w	r2, [r3, #-168]
								getInVal[n+1] = (uint8_t)(ainVal >> 8);
 8002cf2:	f8b7 307a 	ldrh.w	r3, [r7, #122]	@ 0x7a
 8002cf6:	0a1b      	lsrs	r3, r3, #8
 8002cf8:	b29a      	uxth	r2, r3
 8002cfa:	f897 30a5 	ldrb.w	r3, [r7, #165]	@ 0xa5
 8002cfe:	3301      	adds	r3, #1
 8002d00:	b2d2      	uxtb	r2, r2
 8002d02:	33b0      	adds	r3, #176	@ 0xb0
 8002d04:	443b      	add	r3, r7
 8002d06:	f803 2ca8 	strb.w	r2, [r3, #-168]
								n+=2;
 8002d0a:	f897 30a5 	ldrb.w	r3, [r7, #165]	@ 0xa5
 8002d0e:	3302      	adds	r3, #2
 8002d10:	f887 30a5 	strb.w	r3, [r7, #165]	@ 0xa5
							for(uint8_t a = 0; a < numAnaInputs; a++){
 8002d14:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8002d18:	3301      	adds	r3, #1
 8002d1a:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
 8002d1e:	f897 20a3 	ldrb.w	r2, [r7, #163]	@ 0xa3
 8002d22:	f897 307d 	ldrb.w	r3, [r7, #125]	@ 0x7d
 8002d26:	429a      	cmp	r2, r3
 8002d28:	d3d2      	bcc.n	8002cd0 <packet_feed_byte+0x4ec>
							packet_sendNew(st->from_id, getInVal, n, channel);
 8002d2a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002d2e:	f893 0203 	ldrb.w	r0, [r3, #515]	@ 0x203
 8002d32:	79fb      	ldrb	r3, [r7, #7]
 8002d34:	f897 20a5 	ldrb.w	r2, [r7, #165]	@ 0xa5
 8002d38:	f107 0108 	add.w	r1, r7, #8
 8002d3c:	f7ff fbfc 	bl	8002538 <packet_sendNew>
						break;
 8002d40:	e21a      	b.n	8003178 <packet_feed_byte+0x994>
						if(payload_len == 10+1) {
 8002d42:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 8002d46:	2b0b      	cmp	r3, #11
 8002d48:	f040 8087 	bne.w	8002e5a <packet_feed_byte+0x676>
							uint8_t slot 		= payload[3]; //incoming indexes are all 0-based.
 8002d4c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002d50:	3303      	adds	r3, #3
 8002d52:	781b      	ldrb	r3, [r3, #0]
 8002d54:	f887 3085 	strb.w	r3, [r7, #133]	@ 0x85
							uint8_t line_num 	= payload[4];
 8002d58:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002d5c:	3304      	adds	r3, #4
 8002d5e:	781b      	ldrb	r3, [r3, #0]
 8002d60:	f887 3084 	strb.w	r3, [r7, #132]	@ 0x84
							if (slot < NUM_APPS && line_num < MAX_LINES) {
 8002d64:	f897 3085 	ldrb.w	r3, [r7, #133]	@ 0x85
 8002d68:	2b03      	cmp	r3, #3
 8002d6a:	d86c      	bhi.n	8002e46 <packet_feed_byte+0x662>
 8002d6c:	f897 3084 	ldrb.w	r3, [r7, #132]	@ 0x84
 8002d70:	2b63      	cmp	r3, #99	@ 0x63
 8002d72:	d868      	bhi.n	8002e46 <packet_feed_byte+0x662>
								app_line_t *line = &apps[slot].lines[line_num];
 8002d74:	f897 3085 	ldrb.w	r3, [r7, #133]	@ 0x85
 8002d78:	f897 2084 	ldrb.w	r2, [r7, #132]	@ 0x84
 8002d7c:	00d2      	lsls	r2, r2, #3
 8002d7e:	f44f 714f 	mov.w	r1, #828	@ 0x33c
 8002d82:	fb01 f303 	mul.w	r3, r1, r3
 8002d86:	4413      	add	r3, r2
 8002d88:	4ad1      	ldr	r2, [pc, #836]	@ (80030d0 <packet_feed_byte+0x8ec>)
 8002d8a:	4413      	add	r3, r2
 8002d8c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
								line->command     = payload[5];
 8002d90:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002d94:	3305      	adds	r3, #5
 8002d96:	781a      	ldrb	r2, [r3, #0]
 8002d98:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002d9c:	701a      	strb	r2, [r3, #0]
								line->port        = payload[6];
 8002d9e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002da2:	3306      	adds	r3, #6
 8002da4:	781a      	ldrb	r2, [r3, #0]
 8002da6:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002daa:	705a      	strb	r2, [r3, #1]
								line->goto_true   = payload[7];
 8002dac:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002db0:	3307      	adds	r3, #7
 8002db2:	781a      	ldrb	r2, [r3, #0]
 8002db4:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002db8:	709a      	strb	r2, [r3, #2]
								line->goto_false  = payload[8];
 8002dba:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002dbe:	3308      	adds	r3, #8
 8002dc0:	781a      	ldrb	r2, [r3, #0]
 8002dc2:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002dc6:	70da      	strb	r2, [r3, #3]
								line->param1      = (payload[9] << 8) | payload[10];
 8002dc8:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002dcc:	3309      	adds	r3, #9
 8002dce:	781b      	ldrb	r3, [r3, #0]
 8002dd0:	021b      	lsls	r3, r3, #8
 8002dd2:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 8002dd6:	320a      	adds	r2, #10
 8002dd8:	7812      	ldrb	r2, [r2, #0]
 8002dda:	4313      	orrs	r3, r2
 8002ddc:	461a      	mov	r2, r3
 8002dde:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002de2:	605a      	str	r2, [r3, #4]
								if(line_num >= apps[slot].num_lines){
 8002de4:	f897 3085 	ldrb.w	r3, [r7, #133]	@ 0x85
 8002de8:	4ab9      	ldr	r2, [pc, #740]	@ (80030d0 <packet_feed_byte+0x8ec>)
 8002dea:	f44f 714f 	mov.w	r1, #828	@ 0x33c
 8002dee:	fb01 f303 	mul.w	r3, r1, r3
 8002df2:	4413      	add	r3, r2
 8002df4:	f203 332a 	addw	r3, r3, #810	@ 0x32a
 8002df8:	781b      	ldrb	r3, [r3, #0]
 8002dfa:	f897 2084 	ldrb.w	r2, [r7, #132]	@ 0x84
 8002dfe:	429a      	cmp	r2, r3
 8002e00:	d30f      	bcc.n	8002e22 <packet_feed_byte+0x63e>
									apps[slot].num_lines = line_num + 1;
 8002e02:	f897 3085 	ldrb.w	r3, [r7, #133]	@ 0x85
 8002e06:	f897 2084 	ldrb.w	r2, [r7, #132]	@ 0x84
 8002e0a:	3201      	adds	r2, #1
 8002e0c:	b2d0      	uxtb	r0, r2
 8002e0e:	4ab0      	ldr	r2, [pc, #704]	@ (80030d0 <packet_feed_byte+0x8ec>)
 8002e10:	f44f 714f 	mov.w	r1, #828	@ 0x33c
 8002e14:	fb01 f303 	mul.w	r3, r1, r3
 8002e18:	4413      	add	r3, r2
 8002e1a:	f203 332a 	addw	r3, r3, #810	@ 0x32a
 8002e1e:	4602      	mov	r2, r0
 8002e20:	701a      	strb	r2, [r3, #0]
								packet_send_ack(st->from_id, channel);
 8002e22:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002e26:	f893 3203 	ldrb.w	r3, [r3, #515]	@ 0x203
 8002e2a:	79fa      	ldrb	r2, [r7, #7]
 8002e2c:	4611      	mov	r1, r2
 8002e2e:	4618      	mov	r0, r3
 8002e30:	f7ff fc7a 	bl	8002728 <packet_send_ack>
								if(status_led_get_mode() == LED_MODE_NOAPP){
 8002e34:	f000 fb52 	bl	80034dc <status_led_get_mode>
 8002e38:	4603      	mov	r3, r0
 8002e3a:	2b01      	cmp	r3, #1
 8002e3c:	d117      	bne.n	8002e6e <packet_feed_byte+0x68a>
									status_led_set_mode(LED_MODE_STOPPED);
 8002e3e:	2002      	movs	r0, #2
 8002e40:	f000 fb34 	bl	80034ac <status_led_set_mode>
							if (slot < NUM_APPS && line_num < MAX_LINES) {
 8002e44:	e013      	b.n	8002e6e <packet_feed_byte+0x68a>
								packet_send_nak(st->from_id, channel);
 8002e46:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002e4a:	f893 3203 	ldrb.w	r3, [r3, #515]	@ 0x203
 8002e4e:	79fa      	ldrb	r2, [r7, #7]
 8002e50:	4611      	mov	r1, r2
 8002e52:	4618      	mov	r0, r3
 8002e54:	f7ff fc7d 	bl	8002752 <packet_send_nak>
						break;
 8002e58:	e18e      	b.n	8003178 <packet_feed_byte+0x994>
							packet_send_nak(st->from_id, channel);
 8002e5a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002e5e:	f893 3203 	ldrb.w	r3, [r3, #515]	@ 0x203
 8002e62:	79fa      	ldrb	r2, [r7, #7]
 8002e64:	4611      	mov	r1, r2
 8002e66:	4618      	mov	r0, r3
 8002e68:	f7ff fc73 	bl	8002752 <packet_send_nak>
						break;
 8002e6c:	e184      	b.n	8003178 <packet_feed_byte+0x994>
							if (slot < NUM_APPS && line_num < MAX_LINES) {
 8002e6e:	bf00      	nop
						break;
 8002e70:	e182      	b.n	8003178 <packet_feed_byte+0x994>
						if (payload_len == 5) {
 8002e72:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 8002e76:	2b05      	cmp	r3, #5
 8002e78:	d136      	bne.n	8002ee8 <packet_feed_byte+0x704>
							uint8_t slot   = payload[3]; 	//Appwriter sends 0-based indexes.
 8002e7a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002e7e:	3303      	adds	r3, #3
 8002e80:	781b      	ldrb	r3, [r3, #0]
 8002e82:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
							uint8_t action = payload[4];
 8002e86:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002e8a:	3304      	adds	r3, #4
 8002e8c:	781b      	ldrb	r3, [r3, #0]
 8002e8e:	f887 3086 	strb.w	r3, [r7, #134]	@ 0x86
							if (slot < NUM_APPS) {
 8002e92:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8002e96:	2b03      	cmp	r3, #3
 8002e98:	d81c      	bhi.n	8002ed4 <packet_feed_byte+0x6f0>
								if (action == 1) app_start(slot);
 8002e9a:	f897 3086 	ldrb.w	r3, [r7, #134]	@ 0x86
 8002e9e:	2b01      	cmp	r3, #1
 8002ea0:	d105      	bne.n	8002eae <packet_feed_byte+0x6ca>
 8002ea2:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8002ea6:	4618      	mov	r0, r3
 8002ea8:	f7fd fe78 	bl	8000b9c <app_start>
 8002eac:	e008      	b.n	8002ec0 <packet_feed_byte+0x6dc>
								else if (action == 0) app_stop(slot);
 8002eae:	f897 3086 	ldrb.w	r3, [r7, #134]	@ 0x86
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d104      	bne.n	8002ec0 <packet_feed_byte+0x6dc>
 8002eb6:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8002eba:	4618      	mov	r0, r3
 8002ebc:	f7fd fe9c 	bl	8000bf8 <app_stop>
								packet_send_ack(st->from_id, channel);
 8002ec0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002ec4:	f893 3203 	ldrb.w	r3, [r3, #515]	@ 0x203
 8002ec8:	79fa      	ldrb	r2, [r7, #7]
 8002eca:	4611      	mov	r1, r2
 8002ecc:	4618      	mov	r0, r3
 8002ece:	f7ff fc2b 	bl	8002728 <packet_send_ack>
						break;
 8002ed2:	e151      	b.n	8003178 <packet_feed_byte+0x994>
								packet_send_nak(st->from_id, channel);
 8002ed4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002ed8:	f893 3203 	ldrb.w	r3, [r3, #515]	@ 0x203
 8002edc:	79fa      	ldrb	r2, [r7, #7]
 8002ede:	4611      	mov	r1, r2
 8002ee0:	4618      	mov	r0, r3
 8002ee2:	f7ff fc36 	bl	8002752 <packet_send_nak>
						break;
 8002ee6:	e147      	b.n	8003178 <packet_feed_byte+0x994>
							packet_send_nak(st->from_id, channel);
 8002ee8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002eec:	f893 3203 	ldrb.w	r3, [r3, #515]	@ 0x203
 8002ef0:	79fa      	ldrb	r2, [r7, #7]
 8002ef2:	4611      	mov	r1, r2
 8002ef4:	4618      	mov	r0, r3
 8002ef6:	f7ff fc2c 	bl	8002752 <packet_send_nak>
						break;
 8002efa:	e13d      	b.n	8003178 <packet_feed_byte+0x994>
						if (payload_len >= 6) {
 8002efc:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 8002f00:	2b05      	cmp	r3, #5
 8002f02:	d936      	bls.n	8002f72 <packet_feed_byte+0x78e>
							uint8_t slot = payload[3];
 8002f04:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002f08:	3303      	adds	r3, #3
 8002f0a:	781b      	ldrb	r3, [r3, #0]
 8002f0c:	f887 308b 	strb.w	r3, [r7, #139]	@ 0x8b
							uint16_t msg  = (payload[5] << 8) | payload[4];
 8002f10:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002f14:	3305      	adds	r3, #5
 8002f16:	781b      	ldrb	r3, [r3, #0]
 8002f18:	b21b      	sxth	r3, r3
 8002f1a:	021b      	lsls	r3, r3, #8
 8002f1c:	b21a      	sxth	r2, r3
 8002f1e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002f22:	3304      	adds	r3, #4
 8002f24:	781b      	ldrb	r3, [r3, #0]
 8002f26:	b21b      	sxth	r3, r3
 8002f28:	4313      	orrs	r3, r2
 8002f2a:	b21b      	sxth	r3, r3
 8002f2c:	f8a7 3088 	strh.w	r3, [r7, #136]	@ 0x88
							if (slot < NUM_APPS) {
 8002f30:	f897 308b 	ldrb.w	r3, [r7, #139]	@ 0x8b
 8002f34:	2b03      	cmp	r3, #3
 8002f36:	d812      	bhi.n	8002f5e <packet_feed_byte+0x77a>
								app_receive_msg(slot, msg);
 8002f38:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 8002f3c:	b2da      	uxtb	r2, r3
 8002f3e:	f897 308b 	ldrb.w	r3, [r7, #139]	@ 0x8b
 8002f42:	4611      	mov	r1, r2
 8002f44:	4618      	mov	r0, r3
 8002f46:	f7fd fe73 	bl	8000c30 <app_receive_msg>
								packet_send_ack(st->from_id, channel);
 8002f4a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002f4e:	f893 3203 	ldrb.w	r3, [r3, #515]	@ 0x203
 8002f52:	79fa      	ldrb	r2, [r7, #7]
 8002f54:	4611      	mov	r1, r2
 8002f56:	4618      	mov	r0, r3
 8002f58:	f7ff fbe6 	bl	8002728 <packet_send_ack>
						break;
 8002f5c:	e10c      	b.n	8003178 <packet_feed_byte+0x994>
								packet_send_nak(st->from_id, channel);
 8002f5e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002f62:	f893 3203 	ldrb.w	r3, [r3, #515]	@ 0x203
 8002f66:	79fa      	ldrb	r2, [r7, #7]
 8002f68:	4611      	mov	r1, r2
 8002f6a:	4618      	mov	r0, r3
 8002f6c:	f7ff fbf1 	bl	8002752 <packet_send_nak>
						break;
 8002f70:	e102      	b.n	8003178 <packet_feed_byte+0x994>
							packet_send_nak(st->from_id, channel);
 8002f72:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002f76:	f893 3203 	ldrb.w	r3, [r3, #515]	@ 0x203
 8002f7a:	79fa      	ldrb	r2, [r7, #7]
 8002f7c:	4611      	mov	r1, r2
 8002f7e:	4618      	mov	r0, r3
 8002f80:	f7ff fbe7 	bl	8002752 <packet_send_nak>
						break;
 8002f84:	e0f8      	b.n	8003178 <packet_feed_byte+0x994>
						if (payload_len >= 6) {
 8002f86:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 8002f8a:	2b05      	cmp	r3, #5
 8002f8c:	d963      	bls.n	8003056 <packet_feed_byte+0x872>
							uint8_t slot = payload[3]; //Appwriter does the translation between 0-based and 1-based, so we always use 0-based.
 8002f8e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002f92:	3303      	adds	r3, #3
 8002f94:	781b      	ldrb	r3, [r3, #0]
 8002f96:	f887 308c 	strb.w	r3, [r7, #140]	@ 0x8c
							if (slot < NUM_APPS) {
 8002f9a:	f897 308c 	ldrb.w	r3, [r7, #140]	@ 0x8c
 8002f9e:	2b03      	cmp	r3, #3
 8002fa0:	d84f      	bhi.n	8003042 <packet_feed_byte+0x85e>
								getAppStat[0] = CMD_APP_STATUS;
 8002fa2:	2306      	movs	r3, #6
 8002fa4:	f887 3068 	strb.w	r3, [r7, #104]	@ 0x68
								getAppStat[1] = 5;   		// len of data in this sub payload(???) --This is what was seen in all baby board responses and isn't used by appwriter. Just a placeholder for now.
 8002fa8:	2305      	movs	r3, #5
 8002faa:	f887 3069 	strb.w	r3, [r7, #105]	@ 0x69
								getAppStat[2] = 0;		// same as resp[0]- this is standard baby board response, unknown use, so keep it as placeholder for now.
 8002fae:	2300      	movs	r3, #0
 8002fb0:	f887 306a 	strb.w	r3, [r7, #106]	@ 0x6a
								getAppStat[3] = slot;
 8002fb4:	f897 308c 	ldrb.w	r3, [r7, #140]	@ 0x8c
 8002fb8:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b
								getAppStat[4] = (uint8_t)(apps[slot].outgoing_msg & 0xFF);			//outgoing message, low byte
 8002fbc:	f897 308c 	ldrb.w	r3, [r7, #140]	@ 0x8c
 8002fc0:	4a43      	ldr	r2, [pc, #268]	@ (80030d0 <packet_feed_byte+0x8ec>)
 8002fc2:	f44f 714f 	mov.w	r1, #828	@ 0x33c
 8002fc6:	fb01 f303 	mul.w	r3, r1, r3
 8002fca:	4413      	add	r3, r2
 8002fcc:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 8002fd0:	881b      	ldrh	r3, [r3, #0]
 8002fd2:	b2db      	uxtb	r3, r3
 8002fd4:	f887 306c 	strb.w	r3, [r7, #108]	@ 0x6c
								getAppStat[5] = (uint8_t)((apps[slot].outgoing_msg >> 8) & 0xFF);	//outgoing message, high byte
 8002fd8:	f897 308c 	ldrb.w	r3, [r7, #140]	@ 0x8c
 8002fdc:	4a3c      	ldr	r2, [pc, #240]	@ (80030d0 <packet_feed_byte+0x8ec>)
 8002fde:	f44f 714f 	mov.w	r1, #828	@ 0x33c
 8002fe2:	fb01 f303 	mul.w	r3, r1, r3
 8002fe6:	4413      	add	r3, r2
 8002fe8:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 8002fec:	881b      	ldrh	r3, [r3, #0]
 8002fee:	0a1b      	lsrs	r3, r3, #8
 8002ff0:	b29b      	uxth	r3, r3
 8002ff2:	b2db      	uxtb	r3, r3
 8002ff4:	f887 306d 	strb.w	r3, [r7, #109]	@ 0x6d
								getAppStat[6] = apps[slot].current_line;
 8002ff8:	f897 308c 	ldrb.w	r3, [r7, #140]	@ 0x8c
 8002ffc:	4a34      	ldr	r2, [pc, #208]	@ (80030d0 <packet_feed_byte+0x8ec>)
 8002ffe:	f44f 714f 	mov.w	r1, #828	@ 0x33c
 8003002:	fb01 f303 	mul.w	r3, r1, r3
 8003006:	4413      	add	r3, r2
 8003008:	f503 734b 	add.w	r3, r3, #812	@ 0x32c
 800300c:	781b      	ldrb	r3, [r3, #0]
 800300e:	f887 306e 	strb.w	r3, [r7, #110]	@ 0x6e
								getAppStat[7] = apps[slot].running ? 1 : 0;
 8003012:	f897 308c 	ldrb.w	r3, [r7, #140]	@ 0x8c
 8003016:	4a2e      	ldr	r2, [pc, #184]	@ (80030d0 <packet_feed_byte+0x8ec>)
 8003018:	f44f 714f 	mov.w	r1, #828	@ 0x33c
 800301c:	fb01 f303 	mul.w	r3, r1, r3
 8003020:	4413      	add	r3, r2
 8003022:	f203 332b 	addw	r3, r3, #811	@ 0x32b
 8003026:	781b      	ldrb	r3, [r3, #0]
 8003028:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
								packet_sendNew(st->from_id, getAppStat, 8, channel);
 800302c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003030:	f893 0203 	ldrb.w	r0, [r3, #515]	@ 0x203
 8003034:	79fb      	ldrb	r3, [r7, #7]
 8003036:	f107 0168 	add.w	r1, r7, #104	@ 0x68
 800303a:	2208      	movs	r2, #8
 800303c:	f7ff fa7c 	bl	8002538 <packet_sendNew>
 8003040:	e09a      	b.n	8003178 <packet_feed_byte+0x994>
								packet_send_nak(st->from_id, channel);
 8003042:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003046:	f893 3203 	ldrb.w	r3, [r3, #515]	@ 0x203
 800304a:	79fa      	ldrb	r2, [r7, #7]
 800304c:	4611      	mov	r1, r2
 800304e:	4618      	mov	r0, r3
 8003050:	f7ff fb7f 	bl	8002752 <packet_send_nak>
						break;
 8003054:	e090      	b.n	8003178 <packet_feed_byte+0x994>
							packet_send_nak(st->from_id, channel);
 8003056:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800305a:	f893 3203 	ldrb.w	r3, [r3, #515]	@ 0x203
 800305e:	79fa      	ldrb	r2, [r7, #7]
 8003060:	4611      	mov	r1, r2
 8003062:	4618      	mov	r0, r3
 8003064:	f7ff fb75 	bl	8002752 <packet_send_nak>
						break;
 8003068:	e086      	b.n	8003178 <packet_feed_byte+0x994>
							if (payload_len < 1) {  // just cmd
 800306a:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 800306e:	2b00      	cmp	r3, #0
 8003070:	d109      	bne.n	8003086 <packet_feed_byte+0x8a2>
								packet_send_nak(st->from_id, channel);
 8003072:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003076:	f893 3203 	ldrb.w	r3, [r3, #515]	@ 0x203
 800307a:	79fa      	ldrb	r2, [r7, #7]
 800307c:	4611      	mov	r1, r2
 800307e:	4618      	mov	r0, r3
 8003080:	f7ff fb67 	bl	8002752 <packet_send_nak>
								break;
 8003084:	e078      	b.n	8003178 <packet_feed_byte+0x994>
							uint8_t numDigOutputs = dio_get_output_count();
 8003086:	f7fe fc9d 	bl	80019c4 <dio_get_output_count>
 800308a:	4603      	mov	r3, r0
 800308c:	f887 308e 	strb.w	r3, [r7, #142]	@ 0x8e
							uint8_t numDigOutBytes = ((numDigOutputs +7) / 8);
 8003090:	f897 308e 	ldrb.w	r3, [r7, #142]	@ 0x8e
 8003094:	3307      	adds	r3, #7
 8003096:	2b00      	cmp	r3, #0
 8003098:	da00      	bge.n	800309c <packet_feed_byte+0x8b8>
 800309a:	3307      	adds	r3, #7
 800309c:	10db      	asrs	r3, r3, #3
 800309e:	f887 308d 	strb.w	r3, [r7, #141]	@ 0x8d
							uint8_t getOutVal[3 + ((DIO_OUTPUT_COUNT_MAX + 7) / 8)] = {0};
 80030a2:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 80030a6:	2200      	movs	r2, #0
 80030a8:	601a      	str	r2, [r3, #0]
 80030aa:	711a      	strb	r2, [r3, #4]
							uint8_t d = 0;
 80030ac:	2300      	movs	r3, #0
 80030ae:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
							getOutVal[0] = CMD_GETOUTPUTS;
 80030b2:	2307      	movs	r3, #7
 80030b4:	f887 3070 	strb.w	r3, [r7, #112]	@ 0x70
							getOutVal[1] = numDigOutBytes;
 80030b8:	f897 308d 	ldrb.w	r3, [r7, #141]	@ 0x8d
 80030bc:	f887 3071 	strb.w	r3, [r7, #113]	@ 0x71
							getOutVal[2] = 0;
 80030c0:	2300      	movs	r3, #0
 80030c2:	f887 3072 	strb.w	r3, [r7, #114]	@ 0x72
							for (uint8_t i = 0; i < numDigOutputs; i++) {
 80030c6:	2300      	movs	r3, #0
 80030c8:	f887 30a1 	strb.w	r3, [r7, #161]	@ 0xa1
 80030cc:	e02e      	b.n	800312c <packet_feed_byte+0x948>
 80030ce:	bf00      	nop
 80030d0:	200001d4 	.word	0x200001d4
								d = 3 + (i/8);
 80030d4:	f897 30a1 	ldrb.w	r3, [r7, #161]	@ 0xa1
 80030d8:	08db      	lsrs	r3, r3, #3
 80030da:	b2db      	uxtb	r3, r3
 80030dc:	3303      	adds	r3, #3
 80030de:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
								if (dio_output_get(i)) getOutVal[d] |= (1 << (i%8));
 80030e2:	f897 30a1 	ldrb.w	r3, [r7, #161]	@ 0xa1
 80030e6:	4618      	mov	r0, r3
 80030e8:	f7fe fbec 	bl	80018c4 <dio_output_get>
 80030ec:	4603      	mov	r3, r0
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d017      	beq.n	8003122 <packet_feed_byte+0x93e>
 80030f2:	f897 30a2 	ldrb.w	r3, [r7, #162]	@ 0xa2
 80030f6:	33b0      	adds	r3, #176	@ 0xb0
 80030f8:	443b      	add	r3, r7
 80030fa:	f813 3c40 	ldrb.w	r3, [r3, #-64]
 80030fe:	b25a      	sxtb	r2, r3
 8003100:	f897 30a1 	ldrb.w	r3, [r7, #161]	@ 0xa1
 8003104:	f003 0307 	and.w	r3, r3, #7
 8003108:	2101      	movs	r1, #1
 800310a:	fa01 f303 	lsl.w	r3, r1, r3
 800310e:	b25b      	sxtb	r3, r3
 8003110:	4313      	orrs	r3, r2
 8003112:	b25a      	sxtb	r2, r3
 8003114:	f897 30a2 	ldrb.w	r3, [r7, #162]	@ 0xa2
 8003118:	b2d2      	uxtb	r2, r2
 800311a:	33b0      	adds	r3, #176	@ 0xb0
 800311c:	443b      	add	r3, r7
 800311e:	f803 2c40 	strb.w	r2, [r3, #-64]
							for (uint8_t i = 0; i < numDigOutputs; i++) {
 8003122:	f897 30a1 	ldrb.w	r3, [r7, #161]	@ 0xa1
 8003126:	3301      	adds	r3, #1
 8003128:	f887 30a1 	strb.w	r3, [r7, #161]	@ 0xa1
 800312c:	f897 20a1 	ldrb.w	r2, [r7, #161]	@ 0xa1
 8003130:	f897 308e 	ldrb.w	r3, [r7, #142]	@ 0x8e
 8003134:	429a      	cmp	r2, r3
 8003136:	d3cd      	bcc.n	80030d4 <packet_feed_byte+0x8f0>
							d++;
 8003138:	f897 30a2 	ldrb.w	r3, [r7, #162]	@ 0xa2
 800313c:	3301      	adds	r3, #1
 800313e:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
							packet_sendNew(st->from_id, getOutVal, d, channel);
 8003142:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003146:	f893 0203 	ldrb.w	r0, [r3, #515]	@ 0x203
 800314a:	79fb      	ldrb	r3, [r7, #7]
 800314c:	f897 20a2 	ldrb.w	r2, [r7, #162]	@ 0xa2
 8003150:	f107 0170 	add.w	r1, r7, #112	@ 0x70
 8003154:	f7ff f9f0 	bl	8002538 <packet_sendNew>
						break;
 8003158:	e00e      	b.n	8003178 <packet_feed_byte+0x994>

					default:
						packet_send_ack(st->from_id, channel);
 800315a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800315e:	f893 3203 	ldrb.w	r3, [r3, #515]	@ 0x203
 8003162:	79fa      	ldrb	r2, [r7, #7]
 8003164:	4611      	mov	r1, r2
 8003166:	4618      	mov	r0, r3
 8003168:	f7ff fade 	bl	8002728 <packet_send_ack>
						break;
 800316c:	e004      	b.n	8003178 <packet_feed_byte+0x994>
				if (unstuffed_len < 4 || st->buffer[1] > MAX_PAYLOAD) goto rx_reset;
 800316e:	bf00      	nop
 8003170:	e002      	b.n	8003178 <packet_feed_byte+0x994>
					goto rx_reset;
 8003172:	bf00      	nop
 8003174:	e000      	b.n	8003178 <packet_feed_byte+0x994>
						break;
 8003176:	bf00      	nop
				}

			rx_reset:
				st->state = RX_IDLE;
 8003178:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800317c:	2200      	movs	r2, #0
 800317e:	f883 2202 	strb.w	r2, [r3, #514]	@ 0x202
				st->idx   = 0;
 8003182:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003186:	2200      	movs	r2, #0
 8003188:	f8a3 2200 	strh.w	r2, [r3, #512]	@ 0x200
			} else {
				st->buffer[st->idx++] = byte;
				st->state = RX_GETTING;
			}
			break;
 800318c:	e019      	b.n	80031c2 <packet_feed_byte+0x9de>
				st->buffer[st->idx++] = byte;
 800318e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003192:	f8b3 3200 	ldrh.w	r3, [r3, #512]	@ 0x200
 8003196:	1c5a      	adds	r2, r3, #1
 8003198:	b291      	uxth	r1, r2
 800319a:	f8d7 209c 	ldr.w	r2, [r7, #156]	@ 0x9c
 800319e:	f8a2 1200 	strh.w	r1, [r2, #512]	@ 0x200
 80031a2:	4619      	mov	r1, r3
 80031a4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80031a8:	79ba      	ldrb	r2, [r7, #6]
 80031aa:	545a      	strb	r2, [r3, r1]
				st->state = RX_GETTING;
 80031ac:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80031b0:	2203      	movs	r2, #3
 80031b2:	f883 2202 	strb.w	r2, [r3, #514]	@ 0x202
			break;
 80031b6:	e004      	b.n	80031c2 <packet_feed_byte+0x9de>
    if (channel >= CH_COUNT) return;
 80031b8:	bf00      	nop
 80031ba:	e002      	b.n	80031c2 <packet_feed_byte+0x9de>
            break;
 80031bc:	bf00      	nop
 80031be:	e000      	b.n	80031c2 <packet_feed_byte+0x9de>
            break;
 80031c0:	bf00      	nop
    }
}
 80031c2:	37b0      	adds	r7, #176	@ 0xb0
 80031c4:	46bd      	mov	sp, r7
 80031c6:	bd80      	pop	{r7, pc}

080031c8 <millis>:
} g = {0};

// ---------------------------------------------------------------------------
// Helpers
// ---------------------------------------------------------------------------
static inline uint32_t millis(void) { return HAL_GetTick(); }
 80031c8:	b580      	push	{r7, lr}
 80031ca:	af00      	add	r7, sp, #0
 80031cc:	f001 fb20 	bl	8004810 <HAL_GetTick>
 80031d0:	4603      	mov	r3, r0
 80031d2:	4618      	mov	r0, r3
 80031d4:	bd80      	pop	{r7, pc}

080031d6 <led_write>:

static inline void led_write(const led_gpio_t* led, bool on)
{
 80031d6:	b580      	push	{r7, lr}
 80031d8:	b082      	sub	sp, #8
 80031da:	af00      	add	r7, sp, #0
 80031dc:	6078      	str	r0, [r7, #4]
 80031de:	460b      	mov	r3, r1
 80031e0:	70fb      	strb	r3, [r7, #3]
    if (!led->port) return;
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d011      	beq.n	800320e <led_write+0x38>
    HAL_GPIO_WritePin(led->port, led->pin,
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	6818      	ldr	r0, [r3, #0]
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	8899      	ldrh	r1, [r3, #4]
        (led->active_high) ? (on ? GPIO_PIN_SET : GPIO_PIN_RESET)
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	799b      	ldrb	r3, [r3, #6]
    HAL_GPIO_WritePin(led->port, led->pin,
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d001      	beq.n	80031fe <led_write+0x28>
        (led->active_high) ? (on ? GPIO_PIN_SET : GPIO_PIN_RESET)
 80031fa:	78fb      	ldrb	r3, [r7, #3]
 80031fc:	e003      	b.n	8003206 <led_write+0x30>
                           : (on ? GPIO_PIN_RESET : GPIO_PIN_SET));
 80031fe:	78fb      	ldrb	r3, [r7, #3]
 8003200:	f083 0301 	eor.w	r3, r3, #1
 8003204:	b2db      	uxtb	r3, r3
    HAL_GPIO_WritePin(led->port, led->pin,
 8003206:	461a      	mov	r2, r3
 8003208:	f002 fc7c 	bl	8005b04 <HAL_GPIO_WritePin>
 800320c:	e000      	b.n	8003210 <led_write+0x3a>
    if (!led->port) return;
 800320e:	bf00      	nop
}
 8003210:	3708      	adds	r7, #8
 8003212:	46bd      	mov	sp, r7
 8003214:	bd80      	pop	{r7, pc}
	...

08003218 <get_current_main_pattern_state>:

static bool get_current_main_pattern_state(void)
{
 8003218:	b580      	push	{r7, lr}
 800321a:	b084      	sub	sp, #16
 800321c:	af00      	add	r7, sp, #0
    uint32_t t = millis();
 800321e:	f7ff ffd3 	bl	80031c8 <millis>
 8003222:	60f8      	str	r0, [r7, #12]

    switch (g.mode) {
 8003224:	4b26      	ldr	r3, [pc, #152]	@ (80032c0 <get_current_main_pattern_state+0xa8>)
 8003226:	7a1b      	ldrb	r3, [r3, #8]
 8003228:	2b03      	cmp	r3, #3
 800322a:	d843      	bhi.n	80032b4 <get_current_main_pattern_state+0x9c>
 800322c:	a201      	add	r2, pc, #4	@ (adr r2, 8003234 <get_current_main_pattern_state+0x1c>)
 800322e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003232:	bf00      	nop
 8003234:	08003245 	.word	0x08003245
 8003238:	08003249 	.word	0x08003249
 800323c:	0800326d 	.word	0x0800326d
 8003240:	08003291 	.word	0x08003291
        case LED_MODE_BOOTING:
            return false;
 8003244:	2300      	movs	r3, #0
 8003246:	e036      	b.n	80032b6 <get_current_main_pattern_state+0x9e>

        case LED_MODE_NOAPP:
        	uint32_t cycle = t % 4000;
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	4a1e      	ldr	r2, [pc, #120]	@ (80032c4 <get_current_main_pattern_state+0xac>)
 800324c:	fba2 1203 	umull	r1, r2, r2, r3
 8003250:	0a12      	lsrs	r2, r2, #8
 8003252:	f44f 617a 	mov.w	r1, #4000	@ 0xfa0
 8003256:	fb01 f202 	mul.w	r2, r1, r2
 800325a:	1a9b      	subs	r3, r3, r2
 800325c:	603b      	str	r3, [r7, #0]
        	return (cycle < 250);  // ON for first 250ms of 2s
 800325e:	683b      	ldr	r3, [r7, #0]
 8003260:	2bf9      	cmp	r3, #249	@ 0xf9
 8003262:	bf94      	ite	ls
 8003264:	2301      	movls	r3, #1
 8003266:	2300      	movhi	r3, #0
 8003268:	b2db      	uxtb	r3, r3
 800326a:	e024      	b.n	80032b6 <get_current_main_pattern_state+0x9e>

        case LED_MODE_STOPPED: {
            uint32_t cycle = t % 1500;
 800326c:	68fb      	ldr	r3, [r7, #12]
 800326e:	4a16      	ldr	r2, [pc, #88]	@ (80032c8 <get_current_main_pattern_state+0xb0>)
 8003270:	fba2 1203 	umull	r1, r2, r2, r3
 8003274:	0952      	lsrs	r2, r2, #5
 8003276:	f240 51dc 	movw	r1, #1500	@ 0x5dc
 800327a:	fb01 f202 	mul.w	r2, r1, r2
 800327e:	1a9b      	subs	r3, r3, r2
 8003280:	607b      	str	r3, [r7, #4]
            return (cycle < 250);  // ON for first 250ms of 2s
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	2bf9      	cmp	r3, #249	@ 0xf9
 8003286:	bf94      	ite	ls
 8003288:	2301      	movls	r3, #1
 800328a:	2300      	movhi	r3, #0
 800328c:	b2db      	uxtb	r3, r3
 800328e:	e012      	b.n	80032b6 <get_current_main_pattern_state+0x9e>
        }

        case LED_MODE_RUNNING: {
            uint32_t cycle = t % 500;
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	4a0c      	ldr	r2, [pc, #48]	@ (80032c4 <get_current_main_pattern_state+0xac>)
 8003294:	fba2 1203 	umull	r1, r2, r2, r3
 8003298:	0952      	lsrs	r2, r2, #5
 800329a:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 800329e:	fb01 f202 	mul.w	r2, r1, r2
 80032a2:	1a9b      	subs	r3, r3, r2
 80032a4:	60bb      	str	r3, [r7, #8]
            return (cycle < 250);  // 50% duty, 2 Hz
 80032a6:	68bb      	ldr	r3, [r7, #8]
 80032a8:	2bf9      	cmp	r3, #249	@ 0xf9
 80032aa:	bf94      	ite	ls
 80032ac:	2301      	movls	r3, #1
 80032ae:	2300      	movhi	r3, #0
 80032b0:	b2db      	uxtb	r3, r3
 80032b2:	e000      	b.n	80032b6 <get_current_main_pattern_state+0x9e>
        }

        default:
            return false;
 80032b4:	2300      	movs	r3, #0
    }
}
 80032b6:	4618      	mov	r0, r3
 80032b8:	3710      	adds	r7, #16
 80032ba:	46bd      	mov	sp, r7
 80032bc:	bd80      	pop	{r7, pc}
 80032be:	bf00      	nop
 80032c0:	20002c4c 	.word	0x20002c4c
 80032c4:	10624dd3 	.word	0x10624dd3
 80032c8:	057619f1 	.word	0x057619f1

080032cc <update_leds>:

static void update_leds(void)
{
 80032cc:	b580      	push	{r7, lr}
 80032ce:	b084      	sub	sp, #16
 80032d0:	af00      	add	r7, sp, #0
    bool main_pattern = get_current_main_pattern_state();
 80032d2:	f7ff ffa1 	bl	8003218 <get_current_main_pattern_state>
 80032d6:	4603      	mov	r3, r0
 80032d8:	73bb      	strb	r3, [r7, #14]

    // Handle dataActivity overlay
    if (g.data_activity_active) {
 80032da:	4b39      	ldr	r3, [pc, #228]	@ (80033c0 <update_leds+0xf4>)
 80032dc:	7c1b      	ldrb	r3, [r3, #16]
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d056      	beq.n	8003390 <update_leds+0xc4>
        uint32_t elapsed = millis() - g.da_start_ms;
 80032e2:	f7ff ff71 	bl	80031c8 <millis>
 80032e6:	4602      	mov	r2, r0
 80032e8:	4b35      	ldr	r3, [pc, #212]	@ (80033c0 <update_leds+0xf4>)
 80032ea:	695b      	ldr	r3, [r3, #20]
 80032ec:	1ad3      	subs	r3, r2, r3
 80032ee:	60bb      	str	r3, [r7, #8]

        if (g.cfg->num_leds == 2) {
 80032f0:	4b33      	ldr	r3, [pc, #204]	@ (80033c0 <update_leds+0xf4>)
 80032f2:	685b      	ldr	r3, [r3, #4]
 80032f4:	781b      	ldrb	r3, [r3, #0]
 80032f6:	2b02      	cmp	r3, #2
 80032f8:	d11c      	bne.n	8003334 <update_leds+0x68>
            // LED2: dedicated data activity  simple 50ms ON pulse
            bool led2_on = (elapsed < 50);
 80032fa:	68bb      	ldr	r3, [r7, #8]
 80032fc:	2b31      	cmp	r3, #49	@ 0x31
 80032fe:	bf94      	ite	ls
 8003300:	2301      	movls	r3, #1
 8003302:	2300      	movhi	r3, #0
 8003304:	71fb      	strb	r3, [r7, #7]
            led_write(&g.cfg->led2, led2_on);
 8003306:	4b2e      	ldr	r3, [pc, #184]	@ (80033c0 <update_leds+0xf4>)
 8003308:	685b      	ldr	r3, [r3, #4]
 800330a:	330c      	adds	r3, #12
 800330c:	79fa      	ldrb	r2, [r7, #7]
 800330e:	4611      	mov	r1, r2
 8003310:	4618      	mov	r0, r3
 8003312:	f7ff ff60 	bl	80031d6 <led_write>

            // LED1: continues normal pattern
            led_write(&g.cfg->led1, main_pattern);
 8003316:	4b2a      	ldr	r3, [pc, #168]	@ (80033c0 <update_leds+0xf4>)
 8003318:	685b      	ldr	r3, [r3, #4]
 800331a:	3304      	adds	r3, #4
 800331c:	7bba      	ldrb	r2, [r7, #14]
 800331e:	4611      	mov	r1, r2
 8003320:	4618      	mov	r0, r3
 8003322:	f7ff ff58 	bl	80031d6 <led_write>

            if (elapsed >= 150) {
 8003326:	68bb      	ldr	r3, [r7, #8]
 8003328:	2b95      	cmp	r3, #149	@ 0x95
 800332a:	d945      	bls.n	80033b8 <update_leds+0xec>
                g.data_activity_active = false;
 800332c:	4b24      	ldr	r3, [pc, #144]	@ (80033c0 <update_leds+0xf4>)
 800332e:	2200      	movs	r2, #0
 8003330:	741a      	strb	r2, [r3, #16]
        led_write(&g.cfg->led1, main_pattern);
        if (g.cfg->num_leds == 2) {
            led_write(&g.cfg->led2, false);  // LED2 off when idle
        }
    }
}
 8003332:	e041      	b.n	80033b8 <update_leds+0xec>
        else if (g.cfg->num_leds == 1) {
 8003334:	4b22      	ldr	r3, [pc, #136]	@ (80033c0 <update_leds+0xf4>)
 8003336:	685b      	ldr	r3, [r3, #4]
 8003338:	781b      	ldrb	r3, [r3, #0]
 800333a:	2b01      	cmp	r3, #1
 800333c:	d13c      	bne.n	80033b8 <update_leds+0xec>
            if (elapsed < 10) {
 800333e:	68bb      	ldr	r3, [r7, #8]
 8003340:	2b09      	cmp	r3, #9
 8003342:	d805      	bhi.n	8003350 <update_leds+0x84>
                output = false;
 8003344:	2300      	movs	r3, #0
 8003346:	73fb      	strb	r3, [r7, #15]
                g.da_step = 0;
 8003348:	4b1d      	ldr	r3, [pc, #116]	@ (80033c0 <update_leds+0xf4>)
 800334a:	2200      	movs	r2, #0
 800334c:	761a      	strb	r2, [r3, #24]
 800334e:	e016      	b.n	800337e <update_leds+0xb2>
            else if (elapsed < 40) {
 8003350:	68bb      	ldr	r3, [r7, #8]
 8003352:	2b27      	cmp	r3, #39	@ 0x27
 8003354:	d805      	bhi.n	8003362 <update_leds+0x96>
                output = true;
 8003356:	2301      	movs	r3, #1
 8003358:	73fb      	strb	r3, [r7, #15]
                g.da_step = 1;
 800335a:	4b19      	ldr	r3, [pc, #100]	@ (80033c0 <update_leds+0xf4>)
 800335c:	2201      	movs	r2, #1
 800335e:	761a      	strb	r2, [r3, #24]
 8003360:	e00d      	b.n	800337e <update_leds+0xb2>
            else if (elapsed < 80) {
 8003362:	68bb      	ldr	r3, [r7, #8]
 8003364:	2b4f      	cmp	r3, #79	@ 0x4f
 8003366:	d805      	bhi.n	8003374 <update_leds+0xa8>
                output = false;
 8003368:	2300      	movs	r3, #0
 800336a:	73fb      	strb	r3, [r7, #15]
                g.da_step = 2;
 800336c:	4b14      	ldr	r3, [pc, #80]	@ (80033c0 <update_leds+0xf4>)
 800336e:	2202      	movs	r2, #2
 8003370:	761a      	strb	r2, [r3, #24]
 8003372:	e004      	b.n	800337e <update_leds+0xb2>
                g.data_activity_active = false;
 8003374:	4b12      	ldr	r3, [pc, #72]	@ (80033c0 <update_leds+0xf4>)
 8003376:	2200      	movs	r2, #0
 8003378:	741a      	strb	r2, [r3, #16]
                output = main_pattern;
 800337a:	7bbb      	ldrb	r3, [r7, #14]
 800337c:	73fb      	strb	r3, [r7, #15]
            led_write(&g.cfg->led1, output);
 800337e:	4b10      	ldr	r3, [pc, #64]	@ (80033c0 <update_leds+0xf4>)
 8003380:	685b      	ldr	r3, [r3, #4]
 8003382:	3304      	adds	r3, #4
 8003384:	7bfa      	ldrb	r2, [r7, #15]
 8003386:	4611      	mov	r1, r2
 8003388:	4618      	mov	r0, r3
 800338a:	f7ff ff24 	bl	80031d6 <led_write>
}
 800338e:	e013      	b.n	80033b8 <update_leds+0xec>
        led_write(&g.cfg->led1, main_pattern);
 8003390:	4b0b      	ldr	r3, [pc, #44]	@ (80033c0 <update_leds+0xf4>)
 8003392:	685b      	ldr	r3, [r3, #4]
 8003394:	3304      	adds	r3, #4
 8003396:	7bba      	ldrb	r2, [r7, #14]
 8003398:	4611      	mov	r1, r2
 800339a:	4618      	mov	r0, r3
 800339c:	f7ff ff1b 	bl	80031d6 <led_write>
        if (g.cfg->num_leds == 2) {
 80033a0:	4b07      	ldr	r3, [pc, #28]	@ (80033c0 <update_leds+0xf4>)
 80033a2:	685b      	ldr	r3, [r3, #4]
 80033a4:	781b      	ldrb	r3, [r3, #0]
 80033a6:	2b02      	cmp	r3, #2
 80033a8:	d106      	bne.n	80033b8 <update_leds+0xec>
            led_write(&g.cfg->led2, false);  // LED2 off when idle
 80033aa:	4b05      	ldr	r3, [pc, #20]	@ (80033c0 <update_leds+0xf4>)
 80033ac:	685b      	ldr	r3, [r3, #4]
 80033ae:	330c      	adds	r3, #12
 80033b0:	2100      	movs	r1, #0
 80033b2:	4618      	mov	r0, r3
 80033b4:	f7ff ff0f 	bl	80031d6 <led_write>
}
 80033b8:	bf00      	nop
 80033ba:	3710      	adds	r7, #16
 80033bc:	46bd      	mov	sp, r7
 80033be:	bd80      	pop	{r7, pc}
 80033c0:	20002c4c 	.word	0x20002c4c

080033c4 <status_led_init>:

// ---------------------------------------------------------------------------
// Public API
// ---------------------------------------------------------------------------
void status_led_init(board_type_t boardType)
{
 80033c4:	b580      	push	{r7, lr}
 80033c6:	b088      	sub	sp, #32
 80033c8:	af00      	add	r7, sp, #0
 80033ca:	4603      	mov	r3, r0
 80033cc:	71fb      	strb	r3, [r7, #7]
    if (boardType >= sizeof(board_configs)/sizeof(board_configs[0]) ||
 80033ce:	79fb      	ldrb	r3, [r7, #7]
 80033d0:	2b03      	cmp	r3, #3
 80033d2:	d809      	bhi.n	80033e8 <status_led_init+0x24>
        board_configs[boardType].num_leds == 0) {
 80033d4:	79fa      	ldrb	r2, [r7, #7]
 80033d6:	4932      	ldr	r1, [pc, #200]	@ (80034a0 <status_led_init+0xdc>)
 80033d8:	4613      	mov	r3, r2
 80033da:	009b      	lsls	r3, r3, #2
 80033dc:	4413      	add	r3, r2
 80033de:	009b      	lsls	r3, r3, #2
 80033e0:	440b      	add	r3, r1
 80033e2:	781b      	ldrb	r3, [r3, #0]
    if (boardType >= sizeof(board_configs)/sizeof(board_configs[0]) ||
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	d101      	bne.n	80033ec <status_led_init+0x28>
        boardType = BOARD_TYPE_MAMA;  // safe fallback
 80033e8:	2302      	movs	r3, #2
 80033ea:	71fb      	strb	r3, [r7, #7]
    }

    g.board_type = boardType;
 80033ec:	4a2d      	ldr	r2, [pc, #180]	@ (80034a4 <status_led_init+0xe0>)
 80033ee:	79fb      	ldrb	r3, [r7, #7]
 80033f0:	7013      	strb	r3, [r2, #0]
    g.cfg        = &board_configs[boardType];
 80033f2:	79fa      	ldrb	r2, [r7, #7]
 80033f4:	4613      	mov	r3, r2
 80033f6:	009b      	lsls	r3, r3, #2
 80033f8:	4413      	add	r3, r2
 80033fa:	009b      	lsls	r3, r3, #2
 80033fc:	4a28      	ldr	r2, [pc, #160]	@ (80034a0 <status_led_init+0xdc>)
 80033fe:	4413      	add	r3, r2
 8003400:	4a28      	ldr	r2, [pc, #160]	@ (80034a4 <status_led_init+0xe0>)
 8003402:	6053      	str	r3, [r2, #4]
    g.mode       = LED_MODE_BOOTING;
 8003404:	4b27      	ldr	r3, [pc, #156]	@ (80034a4 <status_led_init+0xe0>)
 8003406:	2200      	movs	r2, #0
 8003408:	721a      	strb	r2, [r3, #8]
    g.data_activity_active = false;
 800340a:	4b26      	ldr	r3, [pc, #152]	@ (80034a4 <status_led_init+0xe0>)
 800340c:	2200      	movs	r2, #0
 800340e:	741a      	strb	r2, [r3, #16]

    // Enable GPIOA clock (all LEDs on PA)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003410:	2300      	movs	r3, #0
 8003412:	60bb      	str	r3, [r7, #8]
 8003414:	4b24      	ldr	r3, [pc, #144]	@ (80034a8 <status_led_init+0xe4>)
 8003416:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003418:	4a23      	ldr	r2, [pc, #140]	@ (80034a8 <status_led_init+0xe4>)
 800341a:	f043 0301 	orr.w	r3, r3, #1
 800341e:	6313      	str	r3, [r2, #48]	@ 0x30
 8003420:	4b21      	ldr	r3, [pc, #132]	@ (80034a8 <status_led_init+0xe4>)
 8003422:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003424:	f003 0301 	and.w	r3, r3, #1
 8003428:	60bb      	str	r3, [r7, #8]
 800342a:	68bb      	ldr	r3, [r7, #8]

    GPIO_InitTypeDef GPIO_InitStruct = {0};
 800342c:	f107 030c 	add.w	r3, r7, #12
 8003430:	2200      	movs	r2, #0
 8003432:	601a      	str	r2, [r3, #0]
 8003434:	605a      	str	r2, [r3, #4]
 8003436:	609a      	str	r2, [r3, #8]
 8003438:	60da      	str	r2, [r3, #12]
 800343a:	611a      	str	r2, [r3, #16]
    GPIO_InitStruct.Mode  = GPIO_MODE_OUTPUT_PP;
 800343c:	2301      	movs	r3, #1
 800343e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull  = GPIO_NOPULL;
 8003440:	2300      	movs	r3, #0
 8003442:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003444:	2300      	movs	r3, #0
 8003446:	61bb      	str	r3, [r7, #24]

    GPIO_InitStruct.Pin = g.cfg->led1.pin;
 8003448:	4b16      	ldr	r3, [pc, #88]	@ (80034a4 <status_led_init+0xe0>)
 800344a:	685b      	ldr	r3, [r3, #4]
 800344c:	891b      	ldrh	r3, [r3, #8]
 800344e:	60fb      	str	r3, [r7, #12]
    HAL_GPIO_Init(g.cfg->led1.port, &GPIO_InitStruct);
 8003450:	4b14      	ldr	r3, [pc, #80]	@ (80034a4 <status_led_init+0xe0>)
 8003452:	685b      	ldr	r3, [r3, #4]
 8003454:	685b      	ldr	r3, [r3, #4]
 8003456:	f107 020c 	add.w	r2, r7, #12
 800345a:	4611      	mov	r1, r2
 800345c:	4618      	mov	r0, r3
 800345e:	f002 f98d 	bl	800577c <HAL_GPIO_Init>

    if (g.cfg->num_leds == 2) {
 8003462:	4b10      	ldr	r3, [pc, #64]	@ (80034a4 <status_led_init+0xe0>)
 8003464:	685b      	ldr	r3, [r3, #4]
 8003466:	781b      	ldrb	r3, [r3, #0]
 8003468:	2b02      	cmp	r3, #2
 800346a:	d113      	bne.n	8003494 <status_led_init+0xd0>
        GPIO_InitStruct.Pin = g.cfg->led2.pin;
 800346c:	4b0d      	ldr	r3, [pc, #52]	@ (80034a4 <status_led_init+0xe0>)
 800346e:	685b      	ldr	r3, [r3, #4]
 8003470:	8a1b      	ldrh	r3, [r3, #16]
 8003472:	60fb      	str	r3, [r7, #12]
        HAL_GPIO_Init(g.cfg->led2.port, &GPIO_InitStruct);
 8003474:	4b0b      	ldr	r3, [pc, #44]	@ (80034a4 <status_led_init+0xe0>)
 8003476:	685b      	ldr	r3, [r3, #4]
 8003478:	68db      	ldr	r3, [r3, #12]
 800347a:	f107 020c 	add.w	r2, r7, #12
 800347e:	4611      	mov	r1, r2
 8003480:	4618      	mov	r0, r3
 8003482:	f002 f97b 	bl	800577c <HAL_GPIO_Init>
        led_write(&g.cfg->led2, false);
 8003486:	4b07      	ldr	r3, [pc, #28]	@ (80034a4 <status_led_init+0xe0>)
 8003488:	685b      	ldr	r3, [r3, #4]
 800348a:	330c      	adds	r3, #12
 800348c:	2100      	movs	r1, #0
 800348e:	4618      	mov	r0, r3
 8003490:	f7ff fea1 	bl	80031d6 <led_write>
    }

    update_leds();
 8003494:	f7ff ff1a 	bl	80032cc <update_leds>
}
 8003498:	bf00      	nop
 800349a:	3720      	adds	r7, #32
 800349c:	46bd      	mov	sp, r7
 800349e:	bd80      	pop	{r7, pc}
 80034a0:	0800f01c 	.word	0x0800f01c
 80034a4:	20002c4c 	.word	0x20002c4c
 80034a8:	40023800 	.word	0x40023800

080034ac <status_led_set_mode>:

void status_led_set_mode(status_led_mode_t mode)
{
 80034ac:	b580      	push	{r7, lr}
 80034ae:	b082      	sub	sp, #8
 80034b0:	af00      	add	r7, sp, #0
 80034b2:	4603      	mov	r3, r0
 80034b4:	71fb      	strb	r3, [r7, #7]
    if (mode != g.mode) {
 80034b6:	4b08      	ldr	r3, [pc, #32]	@ (80034d8 <status_led_set_mode+0x2c>)
 80034b8:	7a1b      	ldrb	r3, [r3, #8]
 80034ba:	79fa      	ldrb	r2, [r7, #7]
 80034bc:	429a      	cmp	r2, r3
 80034be:	d007      	beq.n	80034d0 <status_led_set_mode+0x24>
        g.mode = mode;
 80034c0:	4a05      	ldr	r2, [pc, #20]	@ (80034d8 <status_led_set_mode+0x2c>)
 80034c2:	79fb      	ldrb	r3, [r7, #7]
 80034c4:	7213      	strb	r3, [r2, #8]
        g.mode_timer = millis();  // optional phase reset
 80034c6:	f7ff fe7f 	bl	80031c8 <millis>
 80034ca:	4603      	mov	r3, r0
 80034cc:	4a02      	ldr	r2, [pc, #8]	@ (80034d8 <status_led_set_mode+0x2c>)
 80034ce:	60d3      	str	r3, [r2, #12]
    }
}
 80034d0:	bf00      	nop
 80034d2:	3708      	adds	r7, #8
 80034d4:	46bd      	mov	sp, r7
 80034d6:	bd80      	pop	{r7, pc}
 80034d8:	20002c4c 	.word	0x20002c4c

080034dc <status_led_get_mode>:

status_led_mode_t status_led_get_mode(void)
{
 80034dc:	b480      	push	{r7}
 80034de:	af00      	add	r7, sp, #0
    return g.mode;
 80034e0:	4b03      	ldr	r3, [pc, #12]	@ (80034f0 <status_led_get_mode+0x14>)
 80034e2:	7a1b      	ldrb	r3, [r3, #8]
}
 80034e4:	4618      	mov	r0, r3
 80034e6:	46bd      	mov	sp, r7
 80034e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ec:	4770      	bx	lr
 80034ee:	bf00      	nop
 80034f0:	20002c4c 	.word	0x20002c4c

080034f4 <status_led_data_activity>:

void status_led_data_activity(void){
 80034f4:	b580      	push	{r7, lr}
 80034f6:	af00      	add	r7, sp, #0
//    g.data_activity_active = true;
//    g.da_start_ms = millis();
//    g.was_led_on_before_da = get_current_main_pattern_state();
//

	if (g.data_activity_active) {
 80034f8:	4b0c      	ldr	r3, [pc, #48]	@ (800352c <status_led_data_activity+0x38>)
 80034fa:	7c1b      	ldrb	r3, [r3, #16]
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	d113      	bne.n	8003528 <status_led_data_activity+0x34>
		return;               //  This is the complete fix!
	}

	g.data_activity_active = true;
 8003500:	4b0a      	ldr	r3, [pc, #40]	@ (800352c <status_led_data_activity+0x38>)
 8003502:	2201      	movs	r2, #1
 8003504:	741a      	strb	r2, [r3, #16]
	g.da_start_ms = millis();
 8003506:	f7ff fe5f 	bl	80031c8 <millis>
 800350a:	4603      	mov	r3, r0
 800350c:	4a07      	ldr	r2, [pc, #28]	@ (800352c <status_led_data_activity+0x38>)
 800350e:	6153      	str	r3, [r2, #20]

	if (g.cfg->num_leds == 1) {
 8003510:	4b06      	ldr	r3, [pc, #24]	@ (800352c <status_led_data_activity+0x38>)
 8003512:	685b      	ldr	r3, [r3, #4]
 8003514:	781b      	ldrb	r3, [r3, #0]
 8003516:	2b01      	cmp	r3, #1
 8003518:	d107      	bne.n	800352a <status_led_data_activity+0x36>
		g.was_led_on_before_da = get_current_main_pattern_state();
 800351a:	f7ff fe7d 	bl	8003218 <get_current_main_pattern_state>
 800351e:	4603      	mov	r3, r0
 8003520:	461a      	mov	r2, r3
 8003522:	4b02      	ldr	r3, [pc, #8]	@ (800352c <status_led_data_activity+0x38>)
 8003524:	765a      	strb	r2, [r3, #25]
 8003526:	e000      	b.n	800352a <status_led_data_activity+0x36>
		return;               //  This is the complete fix!
 8003528:	bf00      	nop
	}

}
 800352a:	bd80      	pop	{r7, pc}
 800352c:	20002c4c 	.word	0x20002c4c

08003530 <status_led_task>:


void status_led_task(void)
{
 8003530:	b580      	push	{r7, lr}
 8003532:	af00      	add	r7, sp, #0
    update_leds();
 8003534:	f7ff feca 	bl	80032cc <update_leds>
}
 8003538:	bf00      	nop
 800353a:	bd80      	pop	{r7, pc}

0800353c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800353c:	b480      	push	{r7}
 800353e:	b083      	sub	sp, #12
 8003540:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003542:	2300      	movs	r3, #0
 8003544:	607b      	str	r3, [r7, #4]
 8003546:	4b10      	ldr	r3, [pc, #64]	@ (8003588 <HAL_MspInit+0x4c>)
 8003548:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800354a:	4a0f      	ldr	r2, [pc, #60]	@ (8003588 <HAL_MspInit+0x4c>)
 800354c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003550:	6453      	str	r3, [r2, #68]	@ 0x44
 8003552:	4b0d      	ldr	r3, [pc, #52]	@ (8003588 <HAL_MspInit+0x4c>)
 8003554:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003556:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800355a:	607b      	str	r3, [r7, #4]
 800355c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800355e:	2300      	movs	r3, #0
 8003560:	603b      	str	r3, [r7, #0]
 8003562:	4b09      	ldr	r3, [pc, #36]	@ (8003588 <HAL_MspInit+0x4c>)
 8003564:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003566:	4a08      	ldr	r2, [pc, #32]	@ (8003588 <HAL_MspInit+0x4c>)
 8003568:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800356c:	6413      	str	r3, [r2, #64]	@ 0x40
 800356e:	4b06      	ldr	r3, [pc, #24]	@ (8003588 <HAL_MspInit+0x4c>)
 8003570:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003572:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003576:	603b      	str	r3, [r7, #0]
 8003578:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800357a:	bf00      	nop
 800357c:	370c      	adds	r7, #12
 800357e:	46bd      	mov	sp, r7
 8003580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003584:	4770      	bx	lr
 8003586:	bf00      	nop
 8003588:	40023800 	.word	0x40023800

0800358c <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800358c:	b580      	push	{r7, lr}
 800358e:	b08a      	sub	sp, #40	@ 0x28
 8003590:	af00      	add	r7, sp, #0
 8003592:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003594:	f107 0314 	add.w	r3, r7, #20
 8003598:	2200      	movs	r2, #0
 800359a:	601a      	str	r2, [r3, #0]
 800359c:	605a      	str	r2, [r3, #4]
 800359e:	609a      	str	r2, [r3, #8]
 80035a0:	60da      	str	r2, [r3, #12]
 80035a2:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	4a24      	ldr	r2, [pc, #144]	@ (800363c <HAL_ADC_MspInit+0xb0>)
 80035aa:	4293      	cmp	r3, r2
 80035ac:	d141      	bne.n	8003632 <HAL_ADC_MspInit+0xa6>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80035ae:	2300      	movs	r3, #0
 80035b0:	613b      	str	r3, [r7, #16]
 80035b2:	4b23      	ldr	r3, [pc, #140]	@ (8003640 <HAL_ADC_MspInit+0xb4>)
 80035b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80035b6:	4a22      	ldr	r2, [pc, #136]	@ (8003640 <HAL_ADC_MspInit+0xb4>)
 80035b8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80035bc:	6453      	str	r3, [r2, #68]	@ 0x44
 80035be:	4b20      	ldr	r3, [pc, #128]	@ (8003640 <HAL_ADC_MspInit+0xb4>)
 80035c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80035c2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80035c6:	613b      	str	r3, [r7, #16]
 80035c8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80035ca:	2300      	movs	r3, #0
 80035cc:	60fb      	str	r3, [r7, #12]
 80035ce:	4b1c      	ldr	r3, [pc, #112]	@ (8003640 <HAL_ADC_MspInit+0xb4>)
 80035d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035d2:	4a1b      	ldr	r2, [pc, #108]	@ (8003640 <HAL_ADC_MspInit+0xb4>)
 80035d4:	f043 0304 	orr.w	r3, r3, #4
 80035d8:	6313      	str	r3, [r2, #48]	@ 0x30
 80035da:	4b19      	ldr	r3, [pc, #100]	@ (8003640 <HAL_ADC_MspInit+0xb4>)
 80035dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035de:	f003 0304 	and.w	r3, r3, #4
 80035e2:	60fb      	str	r3, [r7, #12]
 80035e4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80035e6:	2300      	movs	r3, #0
 80035e8:	60bb      	str	r3, [r7, #8]
 80035ea:	4b15      	ldr	r3, [pc, #84]	@ (8003640 <HAL_ADC_MspInit+0xb4>)
 80035ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035ee:	4a14      	ldr	r2, [pc, #80]	@ (8003640 <HAL_ADC_MspInit+0xb4>)
 80035f0:	f043 0301 	orr.w	r3, r3, #1
 80035f4:	6313      	str	r3, [r2, #48]	@ 0x30
 80035f6:	4b12      	ldr	r3, [pc, #72]	@ (8003640 <HAL_ADC_MspInit+0xb4>)
 80035f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035fa:	f003 0301 	and.w	r3, r3, #1
 80035fe:	60bb      	str	r3, [r7, #8]
 8003600:	68bb      	ldr	r3, [r7, #8]
    PA6     ------> ADC1_IN6
    PA7     ------> ADC1_IN7
    PC4     ------> ADC1_IN14
    PC5     ------> ADC1_IN15
    */
    GPIO_InitStruct.Pin = AIN_VIO_FUSED_Pin|AIN_VLOGIC_Pin|AIN_VIO_UNFUSED_Pin|AIN3_Pin
 8003602:	233f      	movs	r3, #63	@ 0x3f
 8003604:	617b      	str	r3, [r7, #20]
                          |AIN1_Pin|AIN0_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003606:	2303      	movs	r3, #3
 8003608:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800360a:	2300      	movs	r3, #0
 800360c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800360e:	f107 0314 	add.w	r3, r7, #20
 8003612:	4619      	mov	r1, r3
 8003614:	480b      	ldr	r0, [pc, #44]	@ (8003644 <HAL_ADC_MspInit+0xb8>)
 8003616:	f002 f8b1 	bl	800577c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1|AIN2_Pin|AIN4_Pin;
 800361a:	23c2      	movs	r3, #194	@ 0xc2
 800361c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800361e:	2303      	movs	r3, #3
 8003620:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003622:	2300      	movs	r3, #0
 8003624:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003626:	f107 0314 	add.w	r3, r7, #20
 800362a:	4619      	mov	r1, r3
 800362c:	4806      	ldr	r0, [pc, #24]	@ (8003648 <HAL_ADC_MspInit+0xbc>)
 800362e:	f002 f8a5 	bl	800577c <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8003632:	bf00      	nop
 8003634:	3728      	adds	r7, #40	@ 0x28
 8003636:	46bd      	mov	sp, r7
 8003638:	bd80      	pop	{r7, pc}
 800363a:	bf00      	nop
 800363c:	40012000 	.word	0x40012000
 8003640:	40023800 	.word	0x40023800
 8003644:	40020800 	.word	0x40020800
 8003648:	40020000 	.word	0x40020000

0800364c <HAL_DAC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdac: DAC handle pointer
  * @retval None
  */
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 800364c:	b580      	push	{r7, lr}
 800364e:	b08a      	sub	sp, #40	@ 0x28
 8003650:	af00      	add	r7, sp, #0
 8003652:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003654:	f107 0314 	add.w	r3, r7, #20
 8003658:	2200      	movs	r2, #0
 800365a:	601a      	str	r2, [r3, #0]
 800365c:	605a      	str	r2, [r3, #4]
 800365e:	609a      	str	r2, [r3, #8]
 8003660:	60da      	str	r2, [r3, #12]
 8003662:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC)
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	4a17      	ldr	r2, [pc, #92]	@ (80036c8 <HAL_DAC_MspInit+0x7c>)
 800366a:	4293      	cmp	r3, r2
 800366c:	d127      	bne.n	80036be <HAL_DAC_MspInit+0x72>
  {
    /* USER CODE BEGIN DAC_MspInit 0 */

    /* USER CODE END DAC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 800366e:	2300      	movs	r3, #0
 8003670:	613b      	str	r3, [r7, #16]
 8003672:	4b16      	ldr	r3, [pc, #88]	@ (80036cc <HAL_DAC_MspInit+0x80>)
 8003674:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003676:	4a15      	ldr	r2, [pc, #84]	@ (80036cc <HAL_DAC_MspInit+0x80>)
 8003678:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800367c:	6413      	str	r3, [r2, #64]	@ 0x40
 800367e:	4b13      	ldr	r3, [pc, #76]	@ (80036cc <HAL_DAC_MspInit+0x80>)
 8003680:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003682:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003686:	613b      	str	r3, [r7, #16]
 8003688:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800368a:	2300      	movs	r3, #0
 800368c:	60fb      	str	r3, [r7, #12]
 800368e:	4b0f      	ldr	r3, [pc, #60]	@ (80036cc <HAL_DAC_MspInit+0x80>)
 8003690:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003692:	4a0e      	ldr	r2, [pc, #56]	@ (80036cc <HAL_DAC_MspInit+0x80>)
 8003694:	f043 0301 	orr.w	r3, r3, #1
 8003698:	6313      	str	r3, [r2, #48]	@ 0x30
 800369a:	4b0c      	ldr	r3, [pc, #48]	@ (80036cc <HAL_DAC_MspInit+0x80>)
 800369c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800369e:	f003 0301 	and.w	r3, r3, #1
 80036a2:	60fb      	str	r3, [r7, #12]
 80036a4:	68fb      	ldr	r3, [r7, #12]
    /**DAC GPIO Configuration
    PA4     ------> DAC_OUT1
    PA5     ------> DAC_OUT2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 80036a6:	2330      	movs	r3, #48	@ 0x30
 80036a8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80036aa:	2303      	movs	r3, #3
 80036ac:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80036ae:	2300      	movs	r3, #0
 80036b0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80036b2:	f107 0314 	add.w	r3, r7, #20
 80036b6:	4619      	mov	r1, r3
 80036b8:	4805      	ldr	r0, [pc, #20]	@ (80036d0 <HAL_DAC_MspInit+0x84>)
 80036ba:	f002 f85f 	bl	800577c <HAL_GPIO_Init>

    /* USER CODE END DAC_MspInit 1 */

  }

}
 80036be:	bf00      	nop
 80036c0:	3728      	adds	r7, #40	@ 0x28
 80036c2:	46bd      	mov	sp, r7
 80036c4:	bd80      	pop	{r7, pc}
 80036c6:	bf00      	nop
 80036c8:	40007400 	.word	0x40007400
 80036cc:	40023800 	.word	0x40023800
 80036d0:	40020000 	.word	0x40020000

080036d4 <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 80036d4:	b580      	push	{r7, lr}
 80036d6:	b08e      	sub	sp, #56	@ 0x38
 80036d8:	af00      	add	r7, sp, #0
 80036da:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80036dc:	f107 0308 	add.w	r3, r7, #8
 80036e0:	2230      	movs	r2, #48	@ 0x30
 80036e2:	2100      	movs	r1, #0
 80036e4:	4618      	mov	r0, r3
 80036e6:	f00a ff9d 	bl	800e624 <memset>
  if(hrtc->Instance==RTC)
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	4a0c      	ldr	r2, [pc, #48]	@ (8003720 <HAL_RTC_MspInit+0x4c>)
 80036f0:	4293      	cmp	r3, r2
 80036f2:	d111      	bne.n	8003718 <HAL_RTC_MspInit+0x44>

    /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80036f4:	2320      	movs	r3, #32
 80036f6:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 80036f8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80036fc:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80036fe:	f107 0308 	add.w	r3, r7, #8
 8003702:	4618      	mov	r0, r3
 8003704:	f004 f902 	bl	800790c <HAL_RCCEx_PeriphCLKConfig>
 8003708:	4603      	mov	r3, r0
 800370a:	2b00      	cmp	r3, #0
 800370c:	d001      	beq.n	8003712 <HAL_RTC_MspInit+0x3e>
    {
      Error_Handler();
 800370e:	f7fe fe73 	bl	80023f8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8003712:	4b04      	ldr	r3, [pc, #16]	@ (8003724 <HAL_RTC_MspInit+0x50>)
 8003714:	2201      	movs	r2, #1
 8003716:	601a      	str	r2, [r3, #0]

    /* USER CODE END RTC_MspInit 1 */

  }

}
 8003718:	bf00      	nop
 800371a:	3738      	adds	r7, #56	@ 0x38
 800371c:	46bd      	mov	sp, r7
 800371e:	bd80      	pop	{r7, pc}
 8003720:	40002800 	.word	0x40002800
 8003724:	42470e3c 	.word	0x42470e3c

08003728 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8003728:	b580      	push	{r7, lr}
 800372a:	b08c      	sub	sp, #48	@ 0x30
 800372c:	af00      	add	r7, sp, #0
 800372e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003730:	f107 031c 	add.w	r3, r7, #28
 8003734:	2200      	movs	r2, #0
 8003736:	601a      	str	r2, [r3, #0]
 8003738:	605a      	str	r2, [r3, #4]
 800373a:	609a      	str	r2, [r3, #8]
 800373c:	60da      	str	r2, [r3, #12]
 800373e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	4a32      	ldr	r2, [pc, #200]	@ (8003810 <HAL_SPI_MspInit+0xe8>)
 8003746:	4293      	cmp	r3, r2
 8003748:	d12c      	bne.n	80037a4 <HAL_SPI_MspInit+0x7c>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800374a:	2300      	movs	r3, #0
 800374c:	61bb      	str	r3, [r7, #24]
 800374e:	4b31      	ldr	r3, [pc, #196]	@ (8003814 <HAL_SPI_MspInit+0xec>)
 8003750:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003752:	4a30      	ldr	r2, [pc, #192]	@ (8003814 <HAL_SPI_MspInit+0xec>)
 8003754:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8003758:	6453      	str	r3, [r2, #68]	@ 0x44
 800375a:	4b2e      	ldr	r3, [pc, #184]	@ (8003814 <HAL_SPI_MspInit+0xec>)
 800375c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800375e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003762:	61bb      	str	r3, [r7, #24]
 8003764:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003766:	2300      	movs	r3, #0
 8003768:	617b      	str	r3, [r7, #20]
 800376a:	4b2a      	ldr	r3, [pc, #168]	@ (8003814 <HAL_SPI_MspInit+0xec>)
 800376c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800376e:	4a29      	ldr	r2, [pc, #164]	@ (8003814 <HAL_SPI_MspInit+0xec>)
 8003770:	f043 0302 	orr.w	r3, r3, #2
 8003774:	6313      	str	r3, [r2, #48]	@ 0x30
 8003776:	4b27      	ldr	r3, [pc, #156]	@ (8003814 <HAL_SPI_MspInit+0xec>)
 8003778:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800377a:	f003 0302 	and.w	r3, r3, #2
 800377e:	617b      	str	r3, [r7, #20]
 8003780:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8003782:	2338      	movs	r3, #56	@ 0x38
 8003784:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003786:	2302      	movs	r3, #2
 8003788:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800378a:	2300      	movs	r3, #0
 800378c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800378e:	2303      	movs	r3, #3
 8003790:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8003792:	2305      	movs	r3, #5
 8003794:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003796:	f107 031c 	add.w	r3, r7, #28
 800379a:	4619      	mov	r1, r3
 800379c:	481e      	ldr	r0, [pc, #120]	@ (8003818 <HAL_SPI_MspInit+0xf0>)
 800379e:	f001 ffed 	bl	800577c <HAL_GPIO_Init>
    /* USER CODE BEGIN SPI2_MspInit 1 */

    /* USER CODE END SPI2_MspInit 1 */
  }

}
 80037a2:	e031      	b.n	8003808 <HAL_SPI_MspInit+0xe0>
  else if(hspi->Instance==SPI2)
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	4a1c      	ldr	r2, [pc, #112]	@ (800381c <HAL_SPI_MspInit+0xf4>)
 80037aa:	4293      	cmp	r3, r2
 80037ac:	d12c      	bne.n	8003808 <HAL_SPI_MspInit+0xe0>
    __HAL_RCC_SPI2_CLK_ENABLE();
 80037ae:	2300      	movs	r3, #0
 80037b0:	613b      	str	r3, [r7, #16]
 80037b2:	4b18      	ldr	r3, [pc, #96]	@ (8003814 <HAL_SPI_MspInit+0xec>)
 80037b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037b6:	4a17      	ldr	r2, [pc, #92]	@ (8003814 <HAL_SPI_MspInit+0xec>)
 80037b8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80037bc:	6413      	str	r3, [r2, #64]	@ 0x40
 80037be:	4b15      	ldr	r3, [pc, #84]	@ (8003814 <HAL_SPI_MspInit+0xec>)
 80037c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037c2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80037c6:	613b      	str	r3, [r7, #16]
 80037c8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80037ca:	2300      	movs	r3, #0
 80037cc:	60fb      	str	r3, [r7, #12]
 80037ce:	4b11      	ldr	r3, [pc, #68]	@ (8003814 <HAL_SPI_MspInit+0xec>)
 80037d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80037d2:	4a10      	ldr	r2, [pc, #64]	@ (8003814 <HAL_SPI_MspInit+0xec>)
 80037d4:	f043 0302 	orr.w	r3, r3, #2
 80037d8:	6313      	str	r3, [r2, #48]	@ 0x30
 80037da:	4b0e      	ldr	r3, [pc, #56]	@ (8003814 <HAL_SPI_MspInit+0xec>)
 80037dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80037de:	f003 0302 	and.w	r3, r3, #2
 80037e2:	60fb      	str	r3, [r7, #12]
 80037e4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 80037e6:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 80037ea:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80037ec:	2302      	movs	r3, #2
 80037ee:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80037f0:	2300      	movs	r3, #0
 80037f2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80037f4:	2303      	movs	r3, #3
 80037f6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80037f8:	2305      	movs	r3, #5
 80037fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80037fc:	f107 031c 	add.w	r3, r7, #28
 8003800:	4619      	mov	r1, r3
 8003802:	4805      	ldr	r0, [pc, #20]	@ (8003818 <HAL_SPI_MspInit+0xf0>)
 8003804:	f001 ffba 	bl	800577c <HAL_GPIO_Init>
}
 8003808:	bf00      	nop
 800380a:	3730      	adds	r7, #48	@ 0x30
 800380c:	46bd      	mov	sp, r7
 800380e:	bd80      	pop	{r7, pc}
 8003810:	40013000 	.word	0x40013000
 8003814:	40023800 	.word	0x40023800
 8003818:	40020400 	.word	0x40020400
 800381c:	40003800 	.word	0x40003800

08003820 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003820:	b480      	push	{r7}
 8003822:	b085      	sub	sp, #20
 8003824:	af00      	add	r7, sp, #0
 8003826:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM5)
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	4a0b      	ldr	r2, [pc, #44]	@ (800385c <HAL_TIM_Base_MspInit+0x3c>)
 800382e:	4293      	cmp	r3, r2
 8003830:	d10d      	bne.n	800384e <HAL_TIM_Base_MspInit+0x2e>
  {
    /* USER CODE BEGIN TIM5_MspInit 0 */

    /* USER CODE END TIM5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM5_CLK_ENABLE();
 8003832:	2300      	movs	r3, #0
 8003834:	60fb      	str	r3, [r7, #12]
 8003836:	4b0a      	ldr	r3, [pc, #40]	@ (8003860 <HAL_TIM_Base_MspInit+0x40>)
 8003838:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800383a:	4a09      	ldr	r2, [pc, #36]	@ (8003860 <HAL_TIM_Base_MspInit+0x40>)
 800383c:	f043 0308 	orr.w	r3, r3, #8
 8003840:	6413      	str	r3, [r2, #64]	@ 0x40
 8003842:	4b07      	ldr	r3, [pc, #28]	@ (8003860 <HAL_TIM_Base_MspInit+0x40>)
 8003844:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003846:	f003 0308 	and.w	r3, r3, #8
 800384a:	60fb      	str	r3, [r7, #12]
 800384c:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM5_MspInit 1 */

  }

}
 800384e:	bf00      	nop
 8003850:	3714      	adds	r7, #20
 8003852:	46bd      	mov	sp, r7
 8003854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003858:	4770      	bx	lr
 800385a:	bf00      	nop
 800385c:	40000c00 	.word	0x40000c00
 8003860:	40023800 	.word	0x40023800

08003864 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003864:	b580      	push	{r7, lr}
 8003866:	b088      	sub	sp, #32
 8003868:	af00      	add	r7, sp, #0
 800386a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800386c:	f107 030c 	add.w	r3, r7, #12
 8003870:	2200      	movs	r2, #0
 8003872:	601a      	str	r2, [r3, #0]
 8003874:	605a      	str	r2, [r3, #4]
 8003876:	609a      	str	r2, [r3, #8]
 8003878:	60da      	str	r2, [r3, #12]
 800387a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM5)
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	4a12      	ldr	r2, [pc, #72]	@ (80038cc <HAL_TIM_MspPostInit+0x68>)
 8003882:	4293      	cmp	r3, r2
 8003884:	d11d      	bne.n	80038c2 <HAL_TIM_MspPostInit+0x5e>
  {
    /* USER CODE BEGIN TIM5_MspPostInit 0 */

    /* USER CODE END TIM5_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003886:	2300      	movs	r3, #0
 8003888:	60bb      	str	r3, [r7, #8]
 800388a:	4b11      	ldr	r3, [pc, #68]	@ (80038d0 <HAL_TIM_MspPostInit+0x6c>)
 800388c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800388e:	4a10      	ldr	r2, [pc, #64]	@ (80038d0 <HAL_TIM_MspPostInit+0x6c>)
 8003890:	f043 0301 	orr.w	r3, r3, #1
 8003894:	6313      	str	r3, [r2, #48]	@ 0x30
 8003896:	4b0e      	ldr	r3, [pc, #56]	@ (80038d0 <HAL_TIM_MspPostInit+0x6c>)
 8003898:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800389a:	f003 0301 	and.w	r3, r3, #1
 800389e:	60bb      	str	r3, [r7, #8]
 80038a0:	68bb      	ldr	r3, [r7, #8]
    /**TIM5 GPIO Configuration
    PA2     ------> TIM5_CH3
    PA3     ------> TIM5_CH4
    */
    GPIO_InitStruct.Pin = STATUS_LED_Pin|nLCD_BL_Pin;
 80038a2:	230c      	movs	r3, #12
 80038a4:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80038a6:	2302      	movs	r3, #2
 80038a8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80038aa:	2300      	movs	r3, #0
 80038ac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80038ae:	2300      	movs	r3, #0
 80038b0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 80038b2:	2302      	movs	r3, #2
 80038b4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80038b6:	f107 030c 	add.w	r3, r7, #12
 80038ba:	4619      	mov	r1, r3
 80038bc:	4805      	ldr	r0, [pc, #20]	@ (80038d4 <HAL_TIM_MspPostInit+0x70>)
 80038be:	f001 ff5d 	bl	800577c <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM5_MspPostInit 1 */

    /* USER CODE END TIM5_MspPostInit 1 */
  }

}
 80038c2:	bf00      	nop
 80038c4:	3720      	adds	r7, #32
 80038c6:	46bd      	mov	sp, r7
 80038c8:	bd80      	pop	{r7, pc}
 80038ca:	bf00      	nop
 80038cc:	40000c00 	.word	0x40000c00
 80038d0:	40023800 	.word	0x40023800
 80038d4:	40020000 	.word	0x40020000

080038d8 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80038d8:	b580      	push	{r7, lr}
 80038da:	b08e      	sub	sp, #56	@ 0x38
 80038dc:	af00      	add	r7, sp, #0
 80038de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80038e0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80038e4:	2200      	movs	r2, #0
 80038e6:	601a      	str	r2, [r3, #0]
 80038e8:	605a      	str	r2, [r3, #4]
 80038ea:	609a      	str	r2, [r3, #8]
 80038ec:	60da      	str	r2, [r3, #12]
 80038ee:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART4)
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	4a87      	ldr	r2, [pc, #540]	@ (8003b14 <HAL_UART_MspInit+0x23c>)
 80038f6:	4293      	cmp	r3, r2
 80038f8:	d135      	bne.n	8003966 <HAL_UART_MspInit+0x8e>
  {
    /* USER CODE BEGIN UART4_MspInit 0 */

    /* USER CODE END UART4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 80038fa:	2300      	movs	r3, #0
 80038fc:	623b      	str	r3, [r7, #32]
 80038fe:	4b86      	ldr	r3, [pc, #536]	@ (8003b18 <HAL_UART_MspInit+0x240>)
 8003900:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003902:	4a85      	ldr	r2, [pc, #532]	@ (8003b18 <HAL_UART_MspInit+0x240>)
 8003904:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8003908:	6413      	str	r3, [r2, #64]	@ 0x40
 800390a:	4b83      	ldr	r3, [pc, #524]	@ (8003b18 <HAL_UART_MspInit+0x240>)
 800390c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800390e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003912:	623b      	str	r3, [r7, #32]
 8003914:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003916:	2300      	movs	r3, #0
 8003918:	61fb      	str	r3, [r7, #28]
 800391a:	4b7f      	ldr	r3, [pc, #508]	@ (8003b18 <HAL_UART_MspInit+0x240>)
 800391c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800391e:	4a7e      	ldr	r2, [pc, #504]	@ (8003b18 <HAL_UART_MspInit+0x240>)
 8003920:	f043 0304 	orr.w	r3, r3, #4
 8003924:	6313      	str	r3, [r2, #48]	@ 0x30
 8003926:	4b7c      	ldr	r3, [pc, #496]	@ (8003b18 <HAL_UART_MspInit+0x240>)
 8003928:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800392a:	f003 0304 	and.w	r3, r3, #4
 800392e:	61fb      	str	r3, [r7, #28]
 8003930:	69fb      	ldr	r3, [r7, #28]
    /**UART4 GPIO Configuration
    PC10     ------> UART4_TX
    PC11     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8003932:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8003936:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003938:	2302      	movs	r3, #2
 800393a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800393c:	2300      	movs	r3, #0
 800393e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003940:	2303      	movs	r3, #3
 8003942:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8003944:	2308      	movs	r3, #8
 8003946:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003948:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800394c:	4619      	mov	r1, r3
 800394e:	4873      	ldr	r0, [pc, #460]	@ (8003b1c <HAL_UART_MspInit+0x244>)
 8003950:	f001 ff14 	bl	800577c <HAL_GPIO_Init>

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 0, 0);
 8003954:	2200      	movs	r2, #0
 8003956:	2100      	movs	r1, #0
 8003958:	2034      	movs	r0, #52	@ 0x34
 800395a:	f001 fae2 	bl	8004f22 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 800395e:	2034      	movs	r0, #52	@ 0x34
 8003960:	f001 fafb 	bl	8004f5a <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN USART3_MspInit 1 */

    /* USER CODE END USART3_MspInit 1 */
  }

}
 8003964:	e0d2      	b.n	8003b0c <HAL_UART_MspInit+0x234>
  else if(huart->Instance==USART1)
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	4a6d      	ldr	r2, [pc, #436]	@ (8003b20 <HAL_UART_MspInit+0x248>)
 800396c:	4293      	cmp	r3, r2
 800396e:	d135      	bne.n	80039dc <HAL_UART_MspInit+0x104>
    __HAL_RCC_USART1_CLK_ENABLE();
 8003970:	2300      	movs	r3, #0
 8003972:	61bb      	str	r3, [r7, #24]
 8003974:	4b68      	ldr	r3, [pc, #416]	@ (8003b18 <HAL_UART_MspInit+0x240>)
 8003976:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003978:	4a67      	ldr	r2, [pc, #412]	@ (8003b18 <HAL_UART_MspInit+0x240>)
 800397a:	f043 0310 	orr.w	r3, r3, #16
 800397e:	6453      	str	r3, [r2, #68]	@ 0x44
 8003980:	4b65      	ldr	r3, [pc, #404]	@ (8003b18 <HAL_UART_MspInit+0x240>)
 8003982:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003984:	f003 0310 	and.w	r3, r3, #16
 8003988:	61bb      	str	r3, [r7, #24]
 800398a:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800398c:	2300      	movs	r3, #0
 800398e:	617b      	str	r3, [r7, #20]
 8003990:	4b61      	ldr	r3, [pc, #388]	@ (8003b18 <HAL_UART_MspInit+0x240>)
 8003992:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003994:	4a60      	ldr	r2, [pc, #384]	@ (8003b18 <HAL_UART_MspInit+0x240>)
 8003996:	f043 0301 	orr.w	r3, r3, #1
 800399a:	6313      	str	r3, [r2, #48]	@ 0x30
 800399c:	4b5e      	ldr	r3, [pc, #376]	@ (8003b18 <HAL_UART_MspInit+0x240>)
 800399e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80039a0:	f003 0301 	and.w	r3, r3, #1
 80039a4:	617b      	str	r3, [r7, #20]
 80039a6:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80039a8:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 80039ac:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80039ae:	2302      	movs	r3, #2
 80039b0:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80039b2:	2300      	movs	r3, #0
 80039b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80039b6:	2303      	movs	r3, #3
 80039b8:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80039ba:	2307      	movs	r3, #7
 80039bc:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80039be:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80039c2:	4619      	mov	r1, r3
 80039c4:	4857      	ldr	r0, [pc, #348]	@ (8003b24 <HAL_UART_MspInit+0x24c>)
 80039c6:	f001 fed9 	bl	800577c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80039ca:	2200      	movs	r2, #0
 80039cc:	2100      	movs	r1, #0
 80039ce:	2025      	movs	r0, #37	@ 0x25
 80039d0:	f001 faa7 	bl	8004f22 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80039d4:	2025      	movs	r0, #37	@ 0x25
 80039d6:	f001 fac0 	bl	8004f5a <HAL_NVIC_EnableIRQ>
}
 80039da:	e097      	b.n	8003b0c <HAL_UART_MspInit+0x234>
  else if(huart->Instance==USART3)
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	4a51      	ldr	r2, [pc, #324]	@ (8003b28 <HAL_UART_MspInit+0x250>)
 80039e2:	4293      	cmp	r3, r2
 80039e4:	f040 8092 	bne.w	8003b0c <HAL_UART_MspInit+0x234>
    __HAL_RCC_USART3_CLK_ENABLE();
 80039e8:	2300      	movs	r3, #0
 80039ea:	613b      	str	r3, [r7, #16]
 80039ec:	4b4a      	ldr	r3, [pc, #296]	@ (8003b18 <HAL_UART_MspInit+0x240>)
 80039ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039f0:	4a49      	ldr	r2, [pc, #292]	@ (8003b18 <HAL_UART_MspInit+0x240>)
 80039f2:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80039f6:	6413      	str	r3, [r2, #64]	@ 0x40
 80039f8:	4b47      	ldr	r3, [pc, #284]	@ (8003b18 <HAL_UART_MspInit+0x240>)
 80039fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039fc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003a00:	613b      	str	r3, [r7, #16]
 8003a02:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003a04:	2300      	movs	r3, #0
 8003a06:	60fb      	str	r3, [r7, #12]
 8003a08:	4b43      	ldr	r3, [pc, #268]	@ (8003b18 <HAL_UART_MspInit+0x240>)
 8003a0a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a0c:	4a42      	ldr	r2, [pc, #264]	@ (8003b18 <HAL_UART_MspInit+0x240>)
 8003a0e:	f043 0308 	orr.w	r3, r3, #8
 8003a12:	6313      	str	r3, [r2, #48]	@ 0x30
 8003a14:	4b40      	ldr	r3, [pc, #256]	@ (8003b18 <HAL_UART_MspInit+0x240>)
 8003a16:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a18:	f003 0308 	and.w	r3, r3, #8
 8003a1c:	60fb      	str	r3, [r7, #12]
 8003a1e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8003a20:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8003a24:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003a26:	2302      	movs	r3, #2
 8003a28:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a2a:	2300      	movs	r3, #0
 8003a2c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003a2e:	2303      	movs	r3, #3
 8003a30:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8003a32:	2307      	movs	r3, #7
 8003a34:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003a36:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003a3a:	4619      	mov	r1, r3
 8003a3c:	483b      	ldr	r0, [pc, #236]	@ (8003b2c <HAL_UART_MspInit+0x254>)
 8003a3e:	f001 fe9d 	bl	800577c <HAL_GPIO_Init>
    hdma_usart3_tx.Instance = DMA1_Stream3;
 8003a42:	4b3b      	ldr	r3, [pc, #236]	@ (8003b30 <HAL_UART_MspInit+0x258>)
 8003a44:	4a3b      	ldr	r2, [pc, #236]	@ (8003b34 <HAL_UART_MspInit+0x25c>)
 8003a46:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Channel = DMA_CHANNEL_4;
 8003a48:	4b39      	ldr	r3, [pc, #228]	@ (8003b30 <HAL_UART_MspInit+0x258>)
 8003a4a:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8003a4e:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003a50:	4b37      	ldr	r3, [pc, #220]	@ (8003b30 <HAL_UART_MspInit+0x258>)
 8003a52:	2240      	movs	r2, #64	@ 0x40
 8003a54:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003a56:	4b36      	ldr	r3, [pc, #216]	@ (8003b30 <HAL_UART_MspInit+0x258>)
 8003a58:	2200      	movs	r2, #0
 8003a5a:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003a5c:	4b34      	ldr	r3, [pc, #208]	@ (8003b30 <HAL_UART_MspInit+0x258>)
 8003a5e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003a62:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003a64:	4b32      	ldr	r3, [pc, #200]	@ (8003b30 <HAL_UART_MspInit+0x258>)
 8003a66:	2200      	movs	r2, #0
 8003a68:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003a6a:	4b31      	ldr	r3, [pc, #196]	@ (8003b30 <HAL_UART_MspInit+0x258>)
 8003a6c:	2200      	movs	r2, #0
 8003a6e:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 8003a70:	4b2f      	ldr	r3, [pc, #188]	@ (8003b30 <HAL_UART_MspInit+0x258>)
 8003a72:	2200      	movs	r2, #0
 8003a74:	61da      	str	r2, [r3, #28]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_LOW;
 8003a76:	4b2e      	ldr	r3, [pc, #184]	@ (8003b30 <HAL_UART_MspInit+0x258>)
 8003a78:	2200      	movs	r2, #0
 8003a7a:	621a      	str	r2, [r3, #32]
    hdma_usart3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003a7c:	4b2c      	ldr	r3, [pc, #176]	@ (8003b30 <HAL_UART_MspInit+0x258>)
 8003a7e:	2200      	movs	r2, #0
 8003a80:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 8003a82:	482b      	ldr	r0, [pc, #172]	@ (8003b30 <HAL_UART_MspInit+0x258>)
 8003a84:	f001 fafe 	bl	8005084 <HAL_DMA_Init>
 8003a88:	4603      	mov	r3, r0
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d001      	beq.n	8003a92 <HAL_UART_MspInit+0x1ba>
      Error_Handler();
 8003a8e:	f7fe fcb3 	bl	80023f8 <Error_Handler>
    __HAL_LINKDMA(huart,hdmatx,hdma_usart3_tx);
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	4a26      	ldr	r2, [pc, #152]	@ (8003b30 <HAL_UART_MspInit+0x258>)
 8003a96:	639a      	str	r2, [r3, #56]	@ 0x38
 8003a98:	4a25      	ldr	r2, [pc, #148]	@ (8003b30 <HAL_UART_MspInit+0x258>)
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	6393      	str	r3, [r2, #56]	@ 0x38
    hdma_usart3_rx.Instance = DMA1_Stream1;
 8003a9e:	4b26      	ldr	r3, [pc, #152]	@ (8003b38 <HAL_UART_MspInit+0x260>)
 8003aa0:	4a26      	ldr	r2, [pc, #152]	@ (8003b3c <HAL_UART_MspInit+0x264>)
 8003aa2:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Channel = DMA_CHANNEL_4;
 8003aa4:	4b24      	ldr	r3, [pc, #144]	@ (8003b38 <HAL_UART_MspInit+0x260>)
 8003aa6:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8003aaa:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003aac:	4b22      	ldr	r3, [pc, #136]	@ (8003b38 <HAL_UART_MspInit+0x260>)
 8003aae:	2200      	movs	r2, #0
 8003ab0:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003ab2:	4b21      	ldr	r3, [pc, #132]	@ (8003b38 <HAL_UART_MspInit+0x260>)
 8003ab4:	2200      	movs	r2, #0
 8003ab6:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003ab8:	4b1f      	ldr	r3, [pc, #124]	@ (8003b38 <HAL_UART_MspInit+0x260>)
 8003aba:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003abe:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003ac0:	4b1d      	ldr	r3, [pc, #116]	@ (8003b38 <HAL_UART_MspInit+0x260>)
 8003ac2:	2200      	movs	r2, #0
 8003ac4:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003ac6:	4b1c      	ldr	r3, [pc, #112]	@ (8003b38 <HAL_UART_MspInit+0x260>)
 8003ac8:	2200      	movs	r2, #0
 8003aca:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_CIRCULAR;
 8003acc:	4b1a      	ldr	r3, [pc, #104]	@ (8003b38 <HAL_UART_MspInit+0x260>)
 8003ace:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003ad2:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 8003ad4:	4b18      	ldr	r3, [pc, #96]	@ (8003b38 <HAL_UART_MspInit+0x260>)
 8003ad6:	2200      	movs	r2, #0
 8003ad8:	621a      	str	r2, [r3, #32]
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003ada:	4b17      	ldr	r3, [pc, #92]	@ (8003b38 <HAL_UART_MspInit+0x260>)
 8003adc:	2200      	movs	r2, #0
 8003ade:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8003ae0:	4815      	ldr	r0, [pc, #84]	@ (8003b38 <HAL_UART_MspInit+0x260>)
 8003ae2:	f001 facf 	bl	8005084 <HAL_DMA_Init>
 8003ae6:	4603      	mov	r3, r0
 8003ae8:	2b00      	cmp	r3, #0
 8003aea:	d001      	beq.n	8003af0 <HAL_UART_MspInit+0x218>
      Error_Handler();
 8003aec:	f7fe fc84 	bl	80023f8 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart3_rx);
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	4a11      	ldr	r2, [pc, #68]	@ (8003b38 <HAL_UART_MspInit+0x260>)
 8003af4:	63da      	str	r2, [r3, #60]	@ 0x3c
 8003af6:	4a10      	ldr	r2, [pc, #64]	@ (8003b38 <HAL_UART_MspInit+0x260>)
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8003afc:	2200      	movs	r2, #0
 8003afe:	2100      	movs	r1, #0
 8003b00:	2027      	movs	r0, #39	@ 0x27
 8003b02:	f001 fa0e 	bl	8004f22 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8003b06:	2027      	movs	r0, #39	@ 0x27
 8003b08:	f001 fa27 	bl	8004f5a <HAL_NVIC_EnableIRQ>
}
 8003b0c:	bf00      	nop
 8003b0e:	3738      	adds	r7, #56	@ 0x38
 8003b10:	46bd      	mov	sp, r7
 8003b12:	bd80      	pop	{r7, pc}
 8003b14:	40004c00 	.word	0x40004c00
 8003b18:	40023800 	.word	0x40023800
 8003b1c:	40020800 	.word	0x40020800
 8003b20:	40011000 	.word	0x40011000
 8003b24:	40020000 	.word	0x40020000
 8003b28:	40004800 	.word	0x40004800
 8003b2c:	40020c00 	.word	0x40020c00
 8003b30:	20001f5c 	.word	0x20001f5c
 8003b34:	40026058 	.word	0x40026058
 8003b38:	20001fbc 	.word	0x20001fbc
 8003b3c:	40026028 	.word	0x40026028

08003b40 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003b40:	b480      	push	{r7}
 8003b42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003b44:	bf00      	nop
 8003b46:	e7fd      	b.n	8003b44 <NMI_Handler+0x4>

08003b48 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003b48:	b480      	push	{r7}
 8003b4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003b4c:	bf00      	nop
 8003b4e:	e7fd      	b.n	8003b4c <HardFault_Handler+0x4>

08003b50 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003b50:	b480      	push	{r7}
 8003b52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003b54:	bf00      	nop
 8003b56:	e7fd      	b.n	8003b54 <MemManage_Handler+0x4>

08003b58 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003b58:	b480      	push	{r7}
 8003b5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003b5c:	bf00      	nop
 8003b5e:	e7fd      	b.n	8003b5c <BusFault_Handler+0x4>

08003b60 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003b60:	b480      	push	{r7}
 8003b62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003b64:	bf00      	nop
 8003b66:	e7fd      	b.n	8003b64 <UsageFault_Handler+0x4>

08003b68 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003b68:	b480      	push	{r7}
 8003b6a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003b6c:	bf00      	nop
 8003b6e:	46bd      	mov	sp, r7
 8003b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b74:	4770      	bx	lr

08003b76 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003b76:	b480      	push	{r7}
 8003b78:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003b7a:	bf00      	nop
 8003b7c:	46bd      	mov	sp, r7
 8003b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b82:	4770      	bx	lr

08003b84 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003b84:	b480      	push	{r7}
 8003b86:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003b88:	bf00      	nop
 8003b8a:	46bd      	mov	sp, r7
 8003b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b90:	4770      	bx	lr

08003b92 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003b92:	b580      	push	{r7, lr}
 8003b94:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003b96:	f000 fe27 	bl	80047e8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003b9a:	bf00      	nop
 8003b9c:	bd80      	pop	{r7, pc}
	...

08003ba0 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8003ba0:	b580      	push	{r7, lr}
 8003ba2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8003ba4:	4802      	ldr	r0, [pc, #8]	@ (8003bb0 <DMA1_Stream1_IRQHandler+0x10>)
 8003ba6:	f001 fbad 	bl	8005304 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8003baa:	bf00      	nop
 8003bac:	bd80      	pop	{r7, pc}
 8003bae:	bf00      	nop
 8003bb0:	20001fbc 	.word	0x20001fbc

08003bb4 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 8003bb4:	b580      	push	{r7, lr}
 8003bb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 8003bb8:	4802      	ldr	r0, [pc, #8]	@ (8003bc4 <DMA1_Stream3_IRQHandler+0x10>)
 8003bba:	f001 fba3 	bl	8005304 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 8003bbe:	bf00      	nop
 8003bc0:	bd80      	pop	{r7, pc}
 8003bc2:	bf00      	nop
 8003bc4:	20001f5c 	.word	0x20001f5c

08003bc8 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8003bc8:	b580      	push	{r7, lr}
 8003bca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8003bcc:	4802      	ldr	r0, [pc, #8]	@ (8003bd8 <USART1_IRQHandler+0x10>)
 8003bce:	f005 fd7d 	bl	80096cc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8003bd2:	bf00      	nop
 8003bd4:	bd80      	pop	{r7, pc}
 8003bd6:	bf00      	nop
 8003bd8:	20001ecc 	.word	0x20001ecc

08003bdc <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8003bdc:	b580      	push	{r7, lr}
 8003bde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8003be0:	4802      	ldr	r0, [pc, #8]	@ (8003bec <USART3_IRQHandler+0x10>)
 8003be2:	f005 fd73 	bl	80096cc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8003be6:	bf00      	nop
 8003be8:	bd80      	pop	{r7, pc}
 8003bea:	bf00      	nop
 8003bec:	20001f14 	.word	0x20001f14

08003bf0 <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 8003bf0:	b580      	push	{r7, lr}
 8003bf2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 8003bf4:	4802      	ldr	r0, [pc, #8]	@ (8003c00 <UART4_IRQHandler+0x10>)
 8003bf6:	f005 fd69 	bl	80096cc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 8003bfa:	bf00      	nop
 8003bfc:	bd80      	pop	{r7, pc}
 8003bfe:	bf00      	nop
 8003c00:	20001e84 	.word	0x20001e84

08003c04 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8003c04:	b580      	push	{r7, lr}
 8003c06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8003c08:	4802      	ldr	r0, [pc, #8]	@ (8003c14 <OTG_FS_IRQHandler+0x10>)
 8003c0a:	f002 f8d8 	bl	8005dbe <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8003c0e:	bf00      	nop
 8003c10:	bd80      	pop	{r7, pc}
 8003c12:	bf00      	nop
 8003c14:	2000439c 	.word	0x2000439c

08003c18 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003c18:	b580      	push	{r7, lr}
 8003c1a:	b086      	sub	sp, #24
 8003c1c:	af00      	add	r7, sp, #0
 8003c1e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003c20:	4a14      	ldr	r2, [pc, #80]	@ (8003c74 <_sbrk+0x5c>)
 8003c22:	4b15      	ldr	r3, [pc, #84]	@ (8003c78 <_sbrk+0x60>)
 8003c24:	1ad3      	subs	r3, r2, r3
 8003c26:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003c28:	697b      	ldr	r3, [r7, #20]
 8003c2a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003c2c:	4b13      	ldr	r3, [pc, #76]	@ (8003c7c <_sbrk+0x64>)
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	2b00      	cmp	r3, #0
 8003c32:	d102      	bne.n	8003c3a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003c34:	4b11      	ldr	r3, [pc, #68]	@ (8003c7c <_sbrk+0x64>)
 8003c36:	4a12      	ldr	r2, [pc, #72]	@ (8003c80 <_sbrk+0x68>)
 8003c38:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003c3a:	4b10      	ldr	r3, [pc, #64]	@ (8003c7c <_sbrk+0x64>)
 8003c3c:	681a      	ldr	r2, [r3, #0]
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	4413      	add	r3, r2
 8003c42:	693a      	ldr	r2, [r7, #16]
 8003c44:	429a      	cmp	r2, r3
 8003c46:	d207      	bcs.n	8003c58 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003c48:	f00a fcf4 	bl	800e634 <__errno>
 8003c4c:	4603      	mov	r3, r0
 8003c4e:	220c      	movs	r2, #12
 8003c50:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003c52:	f04f 33ff 	mov.w	r3, #4294967295
 8003c56:	e009      	b.n	8003c6c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003c58:	4b08      	ldr	r3, [pc, #32]	@ (8003c7c <_sbrk+0x64>)
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003c5e:	4b07      	ldr	r3, [pc, #28]	@ (8003c7c <_sbrk+0x64>)
 8003c60:	681a      	ldr	r2, [r3, #0]
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	4413      	add	r3, r2
 8003c66:	4a05      	ldr	r2, [pc, #20]	@ (8003c7c <_sbrk+0x64>)
 8003c68:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003c6a:	68fb      	ldr	r3, [r7, #12]
}
 8003c6c:	4618      	mov	r0, r3
 8003c6e:	3718      	adds	r7, #24
 8003c70:	46bd      	mov	sp, r7
 8003c72:	bd80      	pop	{r7, pc}
 8003c74:	20030000 	.word	0x20030000
 8003c78:	00000400 	.word	0x00000400
 8003c7c:	20002c68 	.word	0x20002c68
 8003c80:	20004be8 	.word	0x20004be8

08003c84 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003c84:	b480      	push	{r7}
 8003c86:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003c88:	4b06      	ldr	r3, [pc, #24]	@ (8003ca4 <SystemInit+0x20>)
 8003c8a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003c8e:	4a05      	ldr	r2, [pc, #20]	@ (8003ca4 <SystemInit+0x20>)
 8003c90:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003c94:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003c98:	bf00      	nop
 8003c9a:	46bd      	mov	sp, r7
 8003c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ca0:	4770      	bx	lr
 8003ca2:	bf00      	nop
 8003ca4:	e000ed00 	.word	0xe000ed00

08003ca8 <_w5500_select>:
static inline void _w5500_select(void)   { HAL_GPIO_WritePin(CS_GPIO_PORT, CS_PIN, GPIO_PIN_RESET); }
 8003ca8:	b580      	push	{r7, lr}
 8003caa:	af00      	add	r7, sp, #0
 8003cac:	2200      	movs	r2, #0
 8003cae:	2180      	movs	r1, #128	@ 0x80
 8003cb0:	4802      	ldr	r0, [pc, #8]	@ (8003cbc <_w5500_select+0x14>)
 8003cb2:	f001 ff27 	bl	8005b04 <HAL_GPIO_WritePin>
 8003cb6:	bf00      	nop
 8003cb8:	bd80      	pop	{r7, pc}
 8003cba:	bf00      	nop
 8003cbc:	40020400 	.word	0x40020400

08003cc0 <_w5500_deselect>:
static inline void _w5500_deselect(void) { HAL_GPIO_WritePin(CS_GPIO_PORT, CS_PIN, GPIO_PIN_SET); }
 8003cc0:	b580      	push	{r7, lr}
 8003cc2:	af00      	add	r7, sp, #0
 8003cc4:	2201      	movs	r2, #1
 8003cc6:	2180      	movs	r1, #128	@ 0x80
 8003cc8:	4802      	ldr	r0, [pc, #8]	@ (8003cd4 <_w5500_deselect+0x14>)
 8003cca:	f001 ff1b 	bl	8005b04 <HAL_GPIO_WritePin>
 8003cce:	bf00      	nop
 8003cd0:	bd80      	pop	{r7, pc}
 8003cd2:	bf00      	nop
 8003cd4:	40020400 	.word	0x40020400

08003cd8 <w5500_write>:
static inline void w5500_write(uint16_t offset, uint8_t cb, const uint8_t *data, uint16_t len) {
 8003cd8:	b580      	push	{r7, lr}
 8003cda:	b086      	sub	sp, #24
 8003cdc:	af00      	add	r7, sp, #0
 8003cde:	60ba      	str	r2, [r7, #8]
 8003ce0:	461a      	mov	r2, r3
 8003ce2:	4603      	mov	r3, r0
 8003ce4:	81fb      	strh	r3, [r7, #14]
 8003ce6:	460b      	mov	r3, r1
 8003ce8:	737b      	strb	r3, [r7, #13]
 8003cea:	4613      	mov	r3, r2
 8003cec:	80fb      	strh	r3, [r7, #6]
    uint8_t hdr[3] = {offset >> 8, offset & 0xFF, cb};
 8003cee:	89fb      	ldrh	r3, [r7, #14]
 8003cf0:	0a1b      	lsrs	r3, r3, #8
 8003cf2:	b29b      	uxth	r3, r3
 8003cf4:	b2db      	uxtb	r3, r3
 8003cf6:	753b      	strb	r3, [r7, #20]
 8003cf8:	89fb      	ldrh	r3, [r7, #14]
 8003cfa:	b2db      	uxtb	r3, r3
 8003cfc:	757b      	strb	r3, [r7, #21]
 8003cfe:	7b7b      	ldrb	r3, [r7, #13]
 8003d00:	75bb      	strb	r3, [r7, #22]
    _w5500_select();
 8003d02:	f7ff ffd1 	bl	8003ca8 <_w5500_select>
    HAL_SPI_Transmit(&hspi1, hdr, 3, HAL_MAX_DELAY);
 8003d06:	f107 0114 	add.w	r1, r7, #20
 8003d0a:	f04f 33ff 	mov.w	r3, #4294967295
 8003d0e:	2203      	movs	r2, #3
 8003d10:	4807      	ldr	r0, [pc, #28]	@ (8003d30 <w5500_write+0x58>)
 8003d12:	f004 f948 	bl	8007fa6 <HAL_SPI_Transmit>
    HAL_SPI_Transmit(&hspi1, (uint8_t*)data, len, HAL_MAX_DELAY);
 8003d16:	88fa      	ldrh	r2, [r7, #6]
 8003d18:	f04f 33ff 	mov.w	r3, #4294967295
 8003d1c:	68b9      	ldr	r1, [r7, #8]
 8003d1e:	4804      	ldr	r0, [pc, #16]	@ (8003d30 <w5500_write+0x58>)
 8003d20:	f004 f941 	bl	8007fa6 <HAL_SPI_Transmit>
    _w5500_deselect();
 8003d24:	f7ff ffcc 	bl	8003cc0 <_w5500_deselect>
}
 8003d28:	bf00      	nop
 8003d2a:	3718      	adds	r7, #24
 8003d2c:	46bd      	mov	sp, r7
 8003d2e:	bd80      	pop	{r7, pc}
 8003d30:	20001d8c 	.word	0x20001d8c

08003d34 <w5500_read_raw>:
static inline void w5500_read_raw(uint16_t offset, uint8_t cb, uint8_t *data, uint16_t len) {
 8003d34:	b580      	push	{r7, lr}
 8003d36:	b086      	sub	sp, #24
 8003d38:	af00      	add	r7, sp, #0
 8003d3a:	60ba      	str	r2, [r7, #8]
 8003d3c:	461a      	mov	r2, r3
 8003d3e:	4603      	mov	r3, r0
 8003d40:	81fb      	strh	r3, [r7, #14]
 8003d42:	460b      	mov	r3, r1
 8003d44:	737b      	strb	r3, [r7, #13]
 8003d46:	4613      	mov	r3, r2
 8003d48:	80fb      	strh	r3, [r7, #6]
    uint8_t hdr[3] = {offset >> 8, offset & 0xFF, cb};
 8003d4a:	89fb      	ldrh	r3, [r7, #14]
 8003d4c:	0a1b      	lsrs	r3, r3, #8
 8003d4e:	b29b      	uxth	r3, r3
 8003d50:	b2db      	uxtb	r3, r3
 8003d52:	753b      	strb	r3, [r7, #20]
 8003d54:	89fb      	ldrh	r3, [r7, #14]
 8003d56:	b2db      	uxtb	r3, r3
 8003d58:	757b      	strb	r3, [r7, #21]
 8003d5a:	7b7b      	ldrb	r3, [r7, #13]
 8003d5c:	75bb      	strb	r3, [r7, #22]
    _w5500_select();
 8003d5e:	f7ff ffa3 	bl	8003ca8 <_w5500_select>
    HAL_SPI_Transmit(&hspi1, hdr, 3, HAL_MAX_DELAY);
 8003d62:	f107 0114 	add.w	r1, r7, #20
 8003d66:	f04f 33ff 	mov.w	r3, #4294967295
 8003d6a:	2203      	movs	r2, #3
 8003d6c:	4807      	ldr	r0, [pc, #28]	@ (8003d8c <w5500_read_raw+0x58>)
 8003d6e:	f004 f91a 	bl	8007fa6 <HAL_SPI_Transmit>
    HAL_SPI_Receive(&hspi1, data, len, HAL_MAX_DELAY);
 8003d72:	88fa      	ldrh	r2, [r7, #6]
 8003d74:	f04f 33ff 	mov.w	r3, #4294967295
 8003d78:	68b9      	ldr	r1, [r7, #8]
 8003d7a:	4804      	ldr	r0, [pc, #16]	@ (8003d8c <w5500_read_raw+0x58>)
 8003d7c:	f004 fa57 	bl	800822e <HAL_SPI_Receive>
    _w5500_deselect();
 8003d80:	f7ff ff9e 	bl	8003cc0 <_w5500_deselect>
}
 8003d84:	bf00      	nop
 8003d86:	3718      	adds	r7, #24
 8003d88:	46bd      	mov	sp, r7
 8003d8a:	bd80      	pop	{r7, pc}
 8003d8c:	20001d8c 	.word	0x20001d8c

08003d90 <w5500_read_burst>:
static inline void w5500_read_burst(uint16_t offset, uint8_t cb, uint8_t *data, uint16_t len) {
 8003d90:	b580      	push	{r7, lr}
 8003d92:	b084      	sub	sp, #16
 8003d94:	af00      	add	r7, sp, #0
 8003d96:	60ba      	str	r2, [r7, #8]
 8003d98:	461a      	mov	r2, r3
 8003d9a:	4603      	mov	r3, r0
 8003d9c:	81fb      	strh	r3, [r7, #14]
 8003d9e:	460b      	mov	r3, r1
 8003da0:	737b      	strb	r3, [r7, #13]
 8003da2:	4613      	mov	r3, r2
 8003da4:	80fb      	strh	r3, [r7, #6]
    w5500_read_raw(offset, cb, data, len);
 8003da6:	88fb      	ldrh	r3, [r7, #6]
 8003da8:	7b79      	ldrb	r1, [r7, #13]
 8003daa:	89f8      	ldrh	r0, [r7, #14]
 8003dac:	68ba      	ldr	r2, [r7, #8]
 8003dae:	f7ff ffc1 	bl	8003d34 <w5500_read_raw>
}
 8003db2:	bf00      	nop
 8003db4:	3710      	adds	r7, #16
 8003db6:	46bd      	mov	sp, r7
 8003db8:	bd80      	pop	{r7, pc}

08003dba <w5500_write_burst>:
static inline void w5500_write_burst(uint16_t offset, uint8_t cb, const uint8_t *data, uint16_t len) {
 8003dba:	b580      	push	{r7, lr}
 8003dbc:	b084      	sub	sp, #16
 8003dbe:	af00      	add	r7, sp, #0
 8003dc0:	60ba      	str	r2, [r7, #8]
 8003dc2:	461a      	mov	r2, r3
 8003dc4:	4603      	mov	r3, r0
 8003dc6:	81fb      	strh	r3, [r7, #14]
 8003dc8:	460b      	mov	r3, r1
 8003dca:	737b      	strb	r3, [r7, #13]
 8003dcc:	4613      	mov	r3, r2
 8003dce:	80fb      	strh	r3, [r7, #6]
    w5500_write(offset, cb, data, len);
 8003dd0:	88fb      	ldrh	r3, [r7, #6]
 8003dd2:	7b79      	ldrb	r1, [r7, #13]
 8003dd4:	89f8      	ldrh	r0, [r7, #14]
 8003dd6:	68ba      	ldr	r2, [r7, #8]
 8003dd8:	f7ff ff7e 	bl	8003cd8 <w5500_write>
}
 8003ddc:	bf00      	nop
 8003dde:	3710      	adds	r7, #16
 8003de0:	46bd      	mov	sp, r7
 8003de2:	bd80      	pop	{r7, pc}

08003de4 <w5500_common_write>:
static inline void w5500_common_write(uint16_t offset, const uint8_t *data, uint16_t len) {
 8003de4:	b580      	push	{r7, lr}
 8003de6:	b082      	sub	sp, #8
 8003de8:	af00      	add	r7, sp, #0
 8003dea:	4603      	mov	r3, r0
 8003dec:	6039      	str	r1, [r7, #0]
 8003dee:	80fb      	strh	r3, [r7, #6]
 8003df0:	4613      	mov	r3, r2
 8003df2:	80bb      	strh	r3, [r7, #4]
    w5500_write(offset, 0x04, data, len);
 8003df4:	88bb      	ldrh	r3, [r7, #4]
 8003df6:	88f8      	ldrh	r0, [r7, #6]
 8003df8:	683a      	ldr	r2, [r7, #0]
 8003dfa:	2104      	movs	r1, #4
 8003dfc:	f7ff ff6c 	bl	8003cd8 <w5500_write>
}
 8003e00:	bf00      	nop
 8003e02:	3708      	adds	r7, #8
 8003e04:	46bd      	mov	sp, r7
 8003e06:	bd80      	pop	{r7, pc}

08003e08 <w5500_common_read>:
static inline void w5500_common_read(uint16_t offset, uint8_t *data, uint16_t len) {
 8003e08:	b580      	push	{r7, lr}
 8003e0a:	b082      	sub	sp, #8
 8003e0c:	af00      	add	r7, sp, #0
 8003e0e:	4603      	mov	r3, r0
 8003e10:	6039      	str	r1, [r7, #0]
 8003e12:	80fb      	strh	r3, [r7, #6]
 8003e14:	4613      	mov	r3, r2
 8003e16:	80bb      	strh	r3, [r7, #4]
    w5500_read_raw(offset, 0x00, data, len);
 8003e18:	88bb      	ldrh	r3, [r7, #4]
 8003e1a:	88f8      	ldrh	r0, [r7, #6]
 8003e1c:	683a      	ldr	r2, [r7, #0]
 8003e1e:	2100      	movs	r1, #0
 8003e20:	f7ff ff88 	bl	8003d34 <w5500_read_raw>
}
 8003e24:	bf00      	nop
 8003e26:	3708      	adds	r7, #8
 8003e28:	46bd      	mov	sp, r7
 8003e2a:	bd80      	pop	{r7, pc}

08003e2c <w5500_socket_read_byte>:
static inline uint8_t w5500_socket_read_byte(uint8_t socket, uint16_t offset) {
 8003e2c:	b580      	push	{r7, lr}
 8003e2e:	b084      	sub	sp, #16
 8003e30:	af00      	add	r7, sp, #0
 8003e32:	4603      	mov	r3, r0
 8003e34:	460a      	mov	r2, r1
 8003e36:	71fb      	strb	r3, [r7, #7]
 8003e38:	4613      	mov	r3, r2
 8003e3a:	80bb      	strh	r3, [r7, #4]
    uint8_t cb = (socket << 5) | 0x08;  // Block 1 (socket regs), read
 8003e3c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e40:	015b      	lsls	r3, r3, #5
 8003e42:	b25b      	sxtb	r3, r3
 8003e44:	f043 0308 	orr.w	r3, r3, #8
 8003e48:	b25b      	sxtb	r3, r3
 8003e4a:	73fb      	strb	r3, [r7, #15]
    w5500_read_raw(offset, cb, &v, 1);
 8003e4c:	f107 020e 	add.w	r2, r7, #14
 8003e50:	7bf9      	ldrb	r1, [r7, #15]
 8003e52:	88b8      	ldrh	r0, [r7, #4]
 8003e54:	2301      	movs	r3, #1
 8003e56:	f7ff ff6d 	bl	8003d34 <w5500_read_raw>
    return v;
 8003e5a:	7bbb      	ldrb	r3, [r7, #14]
}
 8003e5c:	4618      	mov	r0, r3
 8003e5e:	3710      	adds	r7, #16
 8003e60:	46bd      	mov	sp, r7
 8003e62:	bd80      	pop	{r7, pc}

08003e64 <w5500_socket_write_byte>:
static inline void w5500_socket_write_byte(uint8_t socket, uint16_t offset, uint8_t val) {
 8003e64:	b580      	push	{r7, lr}
 8003e66:	b084      	sub	sp, #16
 8003e68:	af00      	add	r7, sp, #0
 8003e6a:	4603      	mov	r3, r0
 8003e6c:	71fb      	strb	r3, [r7, #7]
 8003e6e:	460b      	mov	r3, r1
 8003e70:	80bb      	strh	r3, [r7, #4]
 8003e72:	4613      	mov	r3, r2
 8003e74:	71bb      	strb	r3, [r7, #6]
    uint8_t cb = (socket << 5) | 0x0C;  // Block 1, write
 8003e76:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e7a:	015b      	lsls	r3, r3, #5
 8003e7c:	b25b      	sxtb	r3, r3
 8003e7e:	f043 030c 	orr.w	r3, r3, #12
 8003e82:	b25b      	sxtb	r3, r3
 8003e84:	73fb      	strb	r3, [r7, #15]
    w5500_write(offset, cb, &val, 1);
 8003e86:	1dba      	adds	r2, r7, #6
 8003e88:	7bf9      	ldrb	r1, [r7, #15]
 8003e8a:	88b8      	ldrh	r0, [r7, #4]
 8003e8c:	2301      	movs	r3, #1
 8003e8e:	f7ff ff23 	bl	8003cd8 <w5500_write>
}
 8003e92:	bf00      	nop
 8003e94:	3710      	adds	r7, #16
 8003e96:	46bd      	mov	sp, r7
 8003e98:	bd80      	pop	{r7, pc}

08003e9a <w5500_socket_write>:

static inline void w5500_socket_write(uint8_t socket, uint16_t offset, const uint8_t *data, uint16_t len) {
 8003e9a:	b580      	push	{r7, lr}
 8003e9c:	b086      	sub	sp, #24
 8003e9e:	af00      	add	r7, sp, #0
 8003ea0:	60ba      	str	r2, [r7, #8]
 8003ea2:	461a      	mov	r2, r3
 8003ea4:	4603      	mov	r3, r0
 8003ea6:	73fb      	strb	r3, [r7, #15]
 8003ea8:	460b      	mov	r3, r1
 8003eaa:	81bb      	strh	r3, [r7, #12]
 8003eac:	4613      	mov	r3, r2
 8003eae:	80fb      	strh	r3, [r7, #6]
    uint8_t cb = (socket << 5) | 0x0C;
 8003eb0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003eb4:	015b      	lsls	r3, r3, #5
 8003eb6:	b25b      	sxtb	r3, r3
 8003eb8:	f043 030c 	orr.w	r3, r3, #12
 8003ebc:	b25b      	sxtb	r3, r3
 8003ebe:	75fb      	strb	r3, [r7, #23]
    w5500_write(offset, cb, data, len);
 8003ec0:	88fb      	ldrh	r3, [r7, #6]
 8003ec2:	7df9      	ldrb	r1, [r7, #23]
 8003ec4:	89b8      	ldrh	r0, [r7, #12]
 8003ec6:	68ba      	ldr	r2, [r7, #8]
 8003ec8:	f7ff ff06 	bl	8003cd8 <w5500_write>
}
 8003ecc:	bf00      	nop
 8003ece:	3718      	adds	r7, #24
 8003ed0:	46bd      	mov	sp, r7
 8003ed2:	bd80      	pop	{r7, pc}

08003ed4 <w5500_socket_read>:

static inline void w5500_socket_read(uint8_t socket, uint16_t offset, uint8_t *data, uint16_t len) {
 8003ed4:	b580      	push	{r7, lr}
 8003ed6:	b086      	sub	sp, #24
 8003ed8:	af00      	add	r7, sp, #0
 8003eda:	60ba      	str	r2, [r7, #8]
 8003edc:	461a      	mov	r2, r3
 8003ede:	4603      	mov	r3, r0
 8003ee0:	73fb      	strb	r3, [r7, #15]
 8003ee2:	460b      	mov	r3, r1
 8003ee4:	81bb      	strh	r3, [r7, #12]
 8003ee6:	4613      	mov	r3, r2
 8003ee8:	80fb      	strh	r3, [r7, #6]
    uint8_t cb = (socket << 5) | 0x08;
 8003eea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003eee:	015b      	lsls	r3, r3, #5
 8003ef0:	b25b      	sxtb	r3, r3
 8003ef2:	f043 0308 	orr.w	r3, r3, #8
 8003ef6:	b25b      	sxtb	r3, r3
 8003ef8:	75fb      	strb	r3, [r7, #23]
    w5500_read_raw(offset, cb, data, len);
 8003efa:	88fb      	ldrh	r3, [r7, #6]
 8003efc:	7df9      	ldrb	r1, [r7, #23]
 8003efe:	89b8      	ldrh	r0, [r7, #12]
 8003f00:	68ba      	ldr	r2, [r7, #8]
 8003f02:	f7ff ff17 	bl	8003d34 <w5500_read_raw>
}
 8003f06:	bf00      	nop
 8003f08:	3718      	adds	r7, #24
 8003f0a:	46bd      	mov	sp, r7
 8003f0c:	bd80      	pop	{r7, pc}
	...

08003f10 <w5500_set_ip_mode>:
static ip_mode_t ip_mode = IP_MODE_STATIC;
static uint8_t static_ip[4]      = {192, 168, 10, 18};
static uint8_t static_gateway[4] = {192, 168, 10,  1};
static uint8_t static_subnet[4]  = {255, 255, 255,  0};

void w5500_set_ip_mode(ip_mode_t mode) { ip_mode = mode; }
 8003f10:	b480      	push	{r7}
 8003f12:	b083      	sub	sp, #12
 8003f14:	af00      	add	r7, sp, #0
 8003f16:	4603      	mov	r3, r0
 8003f18:	71fb      	strb	r3, [r7, #7]
 8003f1a:	4a04      	ldr	r2, [pc, #16]	@ (8003f2c <w5500_set_ip_mode+0x1c>)
 8003f1c:	79fb      	ldrb	r3, [r7, #7]
 8003f1e:	7013      	strb	r3, [r2, #0]
 8003f20:	bf00      	nop
 8003f22:	370c      	adds	r7, #12
 8003f24:	46bd      	mov	sp, r7
 8003f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f2a:	4770      	bx	lr
 8003f2c:	20002eb4 	.word	0x20002eb4

08003f30 <w5500_init>:

void w5500_init(void) {
 8003f30:	b580      	push	{r7, lr}
 8003f32:	b086      	sub	sp, #24
 8003f34:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(RESET_PORT, RESET_PIN, GPIO_PIN_RESET);
 8003f36:	2200      	movs	r2, #0
 8003f38:	2108      	movs	r1, #8
 8003f3a:	485b      	ldr	r0, [pc, #364]	@ (80040a8 <w5500_init+0x178>)
 8003f3c:	f001 fde2 	bl	8005b04 <HAL_GPIO_WritePin>
    HAL_Delay(1);
 8003f40:	2001      	movs	r0, #1
 8003f42:	f000 fc71 	bl	8004828 <HAL_Delay>
    HAL_GPIO_WritePin(RESET_PORT, RESET_PIN, GPIO_PIN_SET);
 8003f46:	2201      	movs	r2, #1
 8003f48:	2108      	movs	r1, #8
 8003f4a:	4857      	ldr	r0, [pc, #348]	@ (80040a8 <w5500_init+0x178>)
 8003f4c:	f001 fdda 	bl	8005b04 <HAL_GPIO_WritePin>
    HAL_Delay(2);
 8003f50:	2002      	movs	r0, #2
 8003f52:	f000 fc69 	bl	8004828 <HAL_Delay>

    // Set buffer sizes for all sockets
    for (uint8_t s = 0; s < 8; ++s) {
 8003f56:	2300      	movs	r3, #0
 8003f58:	75fb      	strb	r3, [r7, #23]
 8003f5a:	e00e      	b.n	8003f7a <w5500_init+0x4a>
        w5500_socket_write_byte(s, SN_TX_SIZE, BUFFER_SIZE_KB);
 8003f5c:	7dfb      	ldrb	r3, [r7, #23]
 8003f5e:	2202      	movs	r2, #2
 8003f60:	211e      	movs	r1, #30
 8003f62:	4618      	mov	r0, r3
 8003f64:	f7ff ff7e 	bl	8003e64 <w5500_socket_write_byte>
        w5500_socket_write_byte(s, SN_RX_SIZE, BUFFER_SIZE_KB);
 8003f68:	7dfb      	ldrb	r3, [r7, #23]
 8003f6a:	2202      	movs	r2, #2
 8003f6c:	211f      	movs	r1, #31
 8003f6e:	4618      	mov	r0, r3
 8003f70:	f7ff ff78 	bl	8003e64 <w5500_socket_write_byte>
    for (uint8_t s = 0; s < 8; ++s) {
 8003f74:	7dfb      	ldrb	r3, [r7, #23]
 8003f76:	3301      	adds	r3, #1
 8003f78:	75fb      	strb	r3, [r7, #23]
 8003f7a:	7dfb      	ldrb	r3, [r7, #23]
 8003f7c:	2b07      	cmp	r3, #7
 8003f7e:	d9ed      	bls.n	8003f5c <w5500_init+0x2c>
    }

    // Unique MAC based on UID
    uint32_t uid0 = HAL_GetUIDw0();
 8003f80:	f000 fc76 	bl	8004870 <HAL_GetUIDw0>
 8003f84:	6138      	str	r0, [r7, #16]
    uint8_t mac[6] = {0x02, 0x00,
 8003f86:	2302      	movs	r3, #2
 8003f88:	723b      	strb	r3, [r7, #8]
 8003f8a:	2300      	movs	r3, #0
 8003f8c:	727b      	strb	r3, [r7, #9]
                      (uid0 >> 24) & 0xFF, (uid0 >> 16) & 0xFF,
 8003f8e:	693b      	ldr	r3, [r7, #16]
 8003f90:	0e1b      	lsrs	r3, r3, #24
    uint8_t mac[6] = {0x02, 0x00,
 8003f92:	b2db      	uxtb	r3, r3
 8003f94:	72bb      	strb	r3, [r7, #10]
                      (uid0 >> 24) & 0xFF, (uid0 >> 16) & 0xFF,
 8003f96:	693b      	ldr	r3, [r7, #16]
 8003f98:	0c1b      	lsrs	r3, r3, #16
    uint8_t mac[6] = {0x02, 0x00,
 8003f9a:	b2db      	uxtb	r3, r3
 8003f9c:	72fb      	strb	r3, [r7, #11]
                      (uid0 >> 8)  & 0xFF, uid0 & 0xFF};
 8003f9e:	693b      	ldr	r3, [r7, #16]
 8003fa0:	0a1b      	lsrs	r3, r3, #8
    uint8_t mac[6] = {0x02, 0x00,
 8003fa2:	b2db      	uxtb	r3, r3
 8003fa4:	733b      	strb	r3, [r7, #12]
 8003fa6:	693b      	ldr	r3, [r7, #16]
 8003fa8:	b2db      	uxtb	r3, r3
 8003faa:	737b      	strb	r3, [r7, #13]
    w5500_common_write(SHAR, mac, 6);
 8003fac:	f107 0308 	add.w	r3, r7, #8
 8003fb0:	2206      	movs	r2, #6
 8003fb2:	4619      	mov	r1, r3
 8003fb4:	2009      	movs	r0, #9
 8003fb6:	f7ff ff15 	bl	8003de4 <w5500_common_write>

    if (ip_mode == IP_MODE_STATIC) {
 8003fba:	4b3c      	ldr	r3, [pc, #240]	@ (80040ac <w5500_init+0x17c>)
 8003fbc:	781b      	ldrb	r3, [r3, #0]
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d10f      	bne.n	8003fe2 <w5500_init+0xb2>
        w5500_common_write(SIPR, static_ip, 4);
 8003fc2:	2204      	movs	r2, #4
 8003fc4:	493a      	ldr	r1, [pc, #232]	@ (80040b0 <w5500_init+0x180>)
 8003fc6:	200f      	movs	r0, #15
 8003fc8:	f7ff ff0c 	bl	8003de4 <w5500_common_write>
        w5500_common_write(GAR,  static_gateway, 4);
 8003fcc:	2204      	movs	r2, #4
 8003fce:	4939      	ldr	r1, [pc, #228]	@ (80040b4 <w5500_init+0x184>)
 8003fd0:	2001      	movs	r0, #1
 8003fd2:	f7ff ff07 	bl	8003de4 <w5500_common_write>
        w5500_common_write(SUBR, static_subnet, 4);
 8003fd6:	2204      	movs	r2, #4
 8003fd8:	4937      	ldr	r1, [pc, #220]	@ (80040b8 <w5500_init+0x188>)
 8003fda:	2005      	movs	r0, #5
 8003fdc:	f7ff ff02 	bl	8003de4 <w5500_common_write>
 8003fe0:	e015      	b.n	800400e <w5500_init+0xde>
    } else {
        uint8_t zero[4] = {0};
 8003fe2:	2300      	movs	r3, #0
 8003fe4:	607b      	str	r3, [r7, #4]
        w5500_common_write(SIPR, zero, 4);
 8003fe6:	1d3b      	adds	r3, r7, #4
 8003fe8:	2204      	movs	r2, #4
 8003fea:	4619      	mov	r1, r3
 8003fec:	200f      	movs	r0, #15
 8003fee:	f7ff fef9 	bl	8003de4 <w5500_common_write>
        w5500_common_write(GAR,  zero, 4);
 8003ff2:	1d3b      	adds	r3, r7, #4
 8003ff4:	2204      	movs	r2, #4
 8003ff6:	4619      	mov	r1, r3
 8003ff8:	2001      	movs	r0, #1
 8003ffa:	f7ff fef3 	bl	8003de4 <w5500_common_write>
        w5500_common_write(SUBR, zero, 4);
 8003ffe:	1d3b      	adds	r3, r7, #4
 8004000:	2204      	movs	r2, #4
 8004002:	4619      	mov	r1, r3
 8004004:	2005      	movs	r0, #5
 8004006:	f7ff feed 	bl	8003de4 <w5500_common_write>
        w5500_dhcp_init();
 800400a:	f000 f995 	bl	8004338 <w5500_dhcp_init>
    }

    // Open app sockets 0-3 as TCP listeners on 4242
    for (uint8_t s = W5500_APP_SOCKET_START; s < W5500_APP_SOCKET_START + W5500_APP_SOCKET_COUNT; s++) {
 800400e:	2300      	movs	r3, #0
 8004010:	75bb      	strb	r3, [r7, #22]
 8004012:	e041      	b.n	8004098 <w5500_init+0x168>
        w5500_socket_write_byte(s, SN_CR, SN_CR_CLOSE);
 8004014:	7dbb      	ldrb	r3, [r7, #22]
 8004016:	2210      	movs	r2, #16
 8004018:	2101      	movs	r1, #1
 800401a:	4618      	mov	r0, r3
 800401c:	f7ff ff22 	bl	8003e64 <w5500_socket_write_byte>
        while (w5500_socket_read_byte(s, SN_CR));
 8004020:	bf00      	nop
 8004022:	7dbb      	ldrb	r3, [r7, #22]
 8004024:	2101      	movs	r1, #1
 8004026:	4618      	mov	r0, r3
 8004028:	f7ff ff00 	bl	8003e2c <w5500_socket_read_byte>
 800402c:	4603      	mov	r3, r0
 800402e:	2b00      	cmp	r3, #0
 8004030:	d1f7      	bne.n	8004022 <w5500_init+0xf2>
        w5500_socket_write_byte(s, SN_MR, SN_MR_TCP);
 8004032:	7dbb      	ldrb	r3, [r7, #22]
 8004034:	2201      	movs	r2, #1
 8004036:	2100      	movs	r1, #0
 8004038:	4618      	mov	r0, r3
 800403a:	f7ff ff13 	bl	8003e64 <w5500_socket_write_byte>
        w5500_socket_write_byte(s, SN_PORT, W5500_APP_PORT >> 8);
 800403e:	7dbb      	ldrb	r3, [r7, #22]
 8004040:	2210      	movs	r2, #16
 8004042:	2104      	movs	r1, #4
 8004044:	4618      	mov	r0, r3
 8004046:	f7ff ff0d 	bl	8003e64 <w5500_socket_write_byte>
        w5500_socket_write_byte(s, SN_PORT + 1, W5500_APP_PORT & 0xFF);
 800404a:	7dbb      	ldrb	r3, [r7, #22]
 800404c:	2292      	movs	r2, #146	@ 0x92
 800404e:	2105      	movs	r1, #5
 8004050:	4618      	mov	r0, r3
 8004052:	f7ff ff07 	bl	8003e64 <w5500_socket_write_byte>
        w5500_socket_write_byte(s, SN_CR, SN_CR_OPEN);
 8004056:	7dbb      	ldrb	r3, [r7, #22]
 8004058:	2201      	movs	r2, #1
 800405a:	2101      	movs	r1, #1
 800405c:	4618      	mov	r0, r3
 800405e:	f7ff ff01 	bl	8003e64 <w5500_socket_write_byte>
        while (w5500_socket_read_byte(s, SN_CR));
 8004062:	bf00      	nop
 8004064:	7dbb      	ldrb	r3, [r7, #22]
 8004066:	2101      	movs	r1, #1
 8004068:	4618      	mov	r0, r3
 800406a:	f7ff fedf 	bl	8003e2c <w5500_socket_read_byte>
 800406e:	4603      	mov	r3, r0
 8004070:	2b00      	cmp	r3, #0
 8004072:	d1f7      	bne.n	8004064 <w5500_init+0x134>
        w5500_socket_write_byte(s, SN_CR, SN_CR_LISTEN);
 8004074:	7dbb      	ldrb	r3, [r7, #22]
 8004076:	2202      	movs	r2, #2
 8004078:	2101      	movs	r1, #1
 800407a:	4618      	mov	r0, r3
 800407c:	f7ff fef2 	bl	8003e64 <w5500_socket_write_byte>
        while (w5500_socket_read_byte(s, SN_CR));
 8004080:	bf00      	nop
 8004082:	7dbb      	ldrb	r3, [r7, #22]
 8004084:	2101      	movs	r1, #1
 8004086:	4618      	mov	r0, r3
 8004088:	f7ff fed0 	bl	8003e2c <w5500_socket_read_byte>
 800408c:	4603      	mov	r3, r0
 800408e:	2b00      	cmp	r3, #0
 8004090:	d1f7      	bne.n	8004082 <w5500_init+0x152>
    for (uint8_t s = W5500_APP_SOCKET_START; s < W5500_APP_SOCKET_START + W5500_APP_SOCKET_COUNT; s++) {
 8004092:	7dbb      	ldrb	r3, [r7, #22]
 8004094:	3301      	adds	r3, #1
 8004096:	75bb      	strb	r3, [r7, #22]
 8004098:	7dbb      	ldrb	r3, [r7, #22]
 800409a:	2b03      	cmp	r3, #3
 800409c:	d9ba      	bls.n	8004014 <w5500_init+0xe4>
    }

}
 800409e:	bf00      	nop
 80040a0:	bf00      	nop
 80040a2:	3718      	adds	r7, #24
 80040a4:	46bd      	mov	sp, r7
 80040a6:	bd80      	pop	{r7, pc}
 80040a8:	40021000 	.word	0x40021000
 80040ac:	20002eb4 	.word	0x20002eb4
 80040b0:	2000001c 	.word	0x2000001c
 80040b4:	20000020 	.word	0x20000020
 80040b8:	20000024 	.word	0x20000024

080040bc <w5500_is_connected>:

bool w5500_is_connected(uint8_t socket) {
 80040bc:	b580      	push	{r7, lr}
 80040be:	b082      	sub	sp, #8
 80040c0:	af00      	add	r7, sp, #0
 80040c2:	4603      	mov	r3, r0
 80040c4:	71fb      	strb	r3, [r7, #7]
    return w5500_socket_read_byte(socket, SN_SR) == SOCK_ESTABLISHED;
 80040c6:	79fb      	ldrb	r3, [r7, #7]
 80040c8:	2103      	movs	r1, #3
 80040ca:	4618      	mov	r0, r3
 80040cc:	f7ff feae 	bl	8003e2c <w5500_socket_read_byte>
 80040d0:	4603      	mov	r3, r0
 80040d2:	2b17      	cmp	r3, #23
 80040d4:	bf0c      	ite	eq
 80040d6:	2301      	moveq	r3, #1
 80040d8:	2300      	movne	r3, #0
 80040da:	b2db      	uxtb	r3, r3
}
 80040dc:	4618      	mov	r0, r3
 80040de:	3708      	adds	r7, #8
 80040e0:	46bd      	mov	sp, r7
 80040e2:	bd80      	pop	{r7, pc}

080040e4 <w5500_get_rx_size>:

uint16_t w5500_get_rx_size(uint8_t socket) {
 80040e4:	b580      	push	{r7, lr}
 80040e6:	b084      	sub	sp, #16
 80040e8:	af00      	add	r7, sp, #0
 80040ea:	4603      	mov	r3, r0
 80040ec:	71fb      	strb	r3, [r7, #7]
    uint16_t size;
    w5500_socket_read(socket, SN_RX_RSR, (uint8_t*)&size, 2);
 80040ee:	f107 020e 	add.w	r2, r7, #14
 80040f2:	79f8      	ldrb	r0, [r7, #7]
 80040f4:	2302      	movs	r3, #2
 80040f6:	2126      	movs	r1, #38	@ 0x26
 80040f8:	f7ff feec 	bl	8003ed4 <w5500_socket_read>
    size = (size >> 8) | ((size & 0xFF) << 8);  // Big-endian
 80040fc:	89fb      	ldrh	r3, [r7, #14]
 80040fe:	0a1b      	lsrs	r3, r3, #8
 8004100:	b29b      	uxth	r3, r3
 8004102:	b21a      	sxth	r2, r3
 8004104:	89fb      	ldrh	r3, [r7, #14]
 8004106:	b21b      	sxth	r3, r3
 8004108:	021b      	lsls	r3, r3, #8
 800410a:	b21b      	sxth	r3, r3
 800410c:	4313      	orrs	r3, r2
 800410e:	b21b      	sxth	r3, r3
 8004110:	b29b      	uxth	r3, r3
 8004112:	81fb      	strh	r3, [r7, #14]
    return size;
 8004114:	89fb      	ldrh	r3, [r7, #14]
}
 8004116:	4618      	mov	r0, r3
 8004118:	3710      	adds	r7, #16
 800411a:	46bd      	mov	sp, r7
 800411c:	bd80      	pop	{r7, pc}

0800411e <w5500_read_data>:

void w5500_read_data(uint8_t socket, uint8_t *buf, uint16_t len) {
 800411e:	b580      	push	{r7, lr}
 8004120:	b084      	sub	sp, #16
 8004122:	af00      	add	r7, sp, #0
 8004124:	4603      	mov	r3, r0
 8004126:	6039      	str	r1, [r7, #0]
 8004128:	71fb      	strb	r3, [r7, #7]
 800412a:	4613      	mov	r3, r2
 800412c:	80bb      	strh	r3, [r7, #4]
    uint16_t ptr;
    w5500_socket_read(socket, SN_RX_RD, (uint8_t*)&ptr, 2);
 800412e:	f107 020c 	add.w	r2, r7, #12
 8004132:	79f8      	ldrb	r0, [r7, #7]
 8004134:	2302      	movs	r3, #2
 8004136:	2128      	movs	r1, #40	@ 0x28
 8004138:	f7ff fecc 	bl	8003ed4 <w5500_socket_read>
    ptr = (ptr >> 8) | ((ptr & 0xFF) << 8);
 800413c:	89bb      	ldrh	r3, [r7, #12]
 800413e:	0a1b      	lsrs	r3, r3, #8
 8004140:	b29b      	uxth	r3, r3
 8004142:	b21a      	sxth	r2, r3
 8004144:	89bb      	ldrh	r3, [r7, #12]
 8004146:	b21b      	sxth	r3, r3
 8004148:	021b      	lsls	r3, r3, #8
 800414a:	b21b      	sxth	r3, r3
 800414c:	4313      	orrs	r3, r2
 800414e:	b21b      	sxth	r3, r3
 8004150:	b29b      	uxth	r3, r3
 8004152:	81bb      	strh	r3, [r7, #12]

    uint8_t cb = (socket << 5) | 0x18;  // Block 3 (RX buf), read
 8004154:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004158:	015b      	lsls	r3, r3, #5
 800415a:	b25b      	sxtb	r3, r3
 800415c:	f043 0318 	orr.w	r3, r3, #24
 8004160:	b25b      	sxtb	r3, r3
 8004162:	73fb      	strb	r3, [r7, #15]
    w5500_read_burst(ptr, cb, buf, len);
 8004164:	89b8      	ldrh	r0, [r7, #12]
 8004166:	88bb      	ldrh	r3, [r7, #4]
 8004168:	7bf9      	ldrb	r1, [r7, #15]
 800416a:	683a      	ldr	r2, [r7, #0]
 800416c:	f7ff fe10 	bl	8003d90 <w5500_read_burst>

    ptr += len;
 8004170:	89ba      	ldrh	r2, [r7, #12]
 8004172:	88bb      	ldrh	r3, [r7, #4]
 8004174:	4413      	add	r3, r2
 8004176:	b29b      	uxth	r3, r3
 8004178:	81bb      	strh	r3, [r7, #12]
    uint8_t ptr_be[2] = {ptr >> 8, ptr & 0xFF};
 800417a:	89bb      	ldrh	r3, [r7, #12]
 800417c:	0a1b      	lsrs	r3, r3, #8
 800417e:	b29b      	uxth	r3, r3
 8004180:	b2db      	uxtb	r3, r3
 8004182:	723b      	strb	r3, [r7, #8]
 8004184:	89bb      	ldrh	r3, [r7, #12]
 8004186:	b2db      	uxtb	r3, r3
 8004188:	727b      	strb	r3, [r7, #9]
    w5500_socket_write(socket, SN_RX_RD, ptr_be, 2);
 800418a:	f107 0208 	add.w	r2, r7, #8
 800418e:	79f8      	ldrb	r0, [r7, #7]
 8004190:	2302      	movs	r3, #2
 8004192:	2128      	movs	r1, #40	@ 0x28
 8004194:	f7ff fe81 	bl	8003e9a <w5500_socket_write>
    w5500_socket_write_byte(socket, SN_CR, SN_CR_RECV);
 8004198:	79fb      	ldrb	r3, [r7, #7]
 800419a:	2240      	movs	r2, #64	@ 0x40
 800419c:	2101      	movs	r1, #1
 800419e:	4618      	mov	r0, r3
 80041a0:	f7ff fe60 	bl	8003e64 <w5500_socket_write_byte>
    while (w5500_socket_read_byte(socket, SN_CR));
 80041a4:	bf00      	nop
 80041a6:	79fb      	ldrb	r3, [r7, #7]
 80041a8:	2101      	movs	r1, #1
 80041aa:	4618      	mov	r0, r3
 80041ac:	f7ff fe3e 	bl	8003e2c <w5500_socket_read_byte>
 80041b0:	4603      	mov	r3, r0
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	d1f7      	bne.n	80041a6 <w5500_read_data+0x88>
}
 80041b6:	bf00      	nop
 80041b8:	bf00      	nop
 80041ba:	3710      	adds	r7, #16
 80041bc:	46bd      	mov	sp, r7
 80041be:	bd80      	pop	{r7, pc}

080041c0 <w5500_send>:

void w5500_send(uint8_t socket, const uint8_t *data, uint16_t len) {
 80041c0:	b580      	push	{r7, lr}
 80041c2:	b086      	sub	sp, #24
 80041c4:	af00      	add	r7, sp, #0
 80041c6:	4603      	mov	r3, r0
 80041c8:	6039      	str	r1, [r7, #0]
 80041ca:	71fb      	strb	r3, [r7, #7]
 80041cc:	4613      	mov	r3, r2
 80041ce:	80bb      	strh	r3, [r7, #4]
    if (len == 0) return;
 80041d0:	88bb      	ldrh	r3, [r7, #4]
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	d077      	beq.n	80042c6 <w5500_send+0x106>

    uint16_t ptr;
    w5500_socket_read(socket, SN_TX_WR, (uint8_t*)&ptr, 2);
 80041d6:	f107 020c 	add.w	r2, r7, #12
 80041da:	79f8      	ldrb	r0, [r7, #7]
 80041dc:	2302      	movs	r3, #2
 80041de:	2124      	movs	r1, #36	@ 0x24
 80041e0:	f7ff fe78 	bl	8003ed4 <w5500_socket_read>
    ptr = (ptr >> 8) | ((ptr & 0xFF) << 8);
 80041e4:	89bb      	ldrh	r3, [r7, #12]
 80041e6:	0a1b      	lsrs	r3, r3, #8
 80041e8:	b29b      	uxth	r3, r3
 80041ea:	b21a      	sxth	r2, r3
 80041ec:	89bb      	ldrh	r3, [r7, #12]
 80041ee:	b21b      	sxth	r3, r3
 80041f0:	021b      	lsls	r3, r3, #8
 80041f2:	b21b      	sxth	r3, r3
 80041f4:	4313      	orrs	r3, r2
 80041f6:	b21b      	sxth	r3, r3
 80041f8:	b29b      	uxth	r3, r3
 80041fa:	81bb      	strh	r3, [r7, #12]

    uint8_t cb = (socket << 5) | 0x14;  // Block 2 (TX buf), write
 80041fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004200:	015b      	lsls	r3, r3, #5
 8004202:	b25b      	sxtb	r3, r3
 8004204:	f043 0314 	orr.w	r3, r3, #20
 8004208:	b25b      	sxtb	r3, r3
 800420a:	75fb      	strb	r3, [r7, #23]
    w5500_write_burst(ptr, cb, data, len);
 800420c:	89b8      	ldrh	r0, [r7, #12]
 800420e:	88bb      	ldrh	r3, [r7, #4]
 8004210:	7df9      	ldrb	r1, [r7, #23]
 8004212:	683a      	ldr	r2, [r7, #0]
 8004214:	f7ff fdd1 	bl	8003dba <w5500_write_burst>

    ptr += len;
 8004218:	89ba      	ldrh	r2, [r7, #12]
 800421a:	88bb      	ldrh	r3, [r7, #4]
 800421c:	4413      	add	r3, r2
 800421e:	b29b      	uxth	r3, r3
 8004220:	81bb      	strh	r3, [r7, #12]
    uint8_t ptr_be[2] = {ptr >> 8, ptr & 0xFF};
 8004222:	89bb      	ldrh	r3, [r7, #12]
 8004224:	0a1b      	lsrs	r3, r3, #8
 8004226:	b29b      	uxth	r3, r3
 8004228:	b2db      	uxtb	r3, r3
 800422a:	723b      	strb	r3, [r7, #8]
 800422c:	89bb      	ldrh	r3, [r7, #12]
 800422e:	b2db      	uxtb	r3, r3
 8004230:	727b      	strb	r3, [r7, #9]
    w5500_socket_write(socket, SN_TX_WR, ptr_be, 2);
 8004232:	f107 0208 	add.w	r2, r7, #8
 8004236:	79f8      	ldrb	r0, [r7, #7]
 8004238:	2302      	movs	r3, #2
 800423a:	2124      	movs	r1, #36	@ 0x24
 800423c:	f7ff fe2d 	bl	8003e9a <w5500_socket_write>
    w5500_socket_write_byte(socket, SN_CR, SN_CR_SEND);
 8004240:	79fb      	ldrb	r3, [r7, #7]
 8004242:	2220      	movs	r2, #32
 8004244:	2101      	movs	r1, #1
 8004246:	4618      	mov	r0, r3
 8004248:	f7ff fe0c 	bl	8003e64 <w5500_socket_write_byte>
    while (w5500_socket_read_byte(socket, SN_CR));
 800424c:	bf00      	nop
 800424e:	79fb      	ldrb	r3, [r7, #7]
 8004250:	2101      	movs	r1, #1
 8004252:	4618      	mov	r0, r3
 8004254:	f7ff fdea 	bl	8003e2c <w5500_socket_read_byte>
 8004258:	4603      	mov	r3, r0
 800425a:	2b00      	cmp	r3, #0
 800425c:	d1f7      	bne.n	800424e <w5500_send+0x8e>

    // Wait for SEND_OK or timeout
    uint32_t timeout = HAL_GetTick() + 5000;
 800425e:	f000 fad7 	bl	8004810 <HAL_GetTick>
 8004262:	4603      	mov	r3, r0
 8004264:	f503 539c 	add.w	r3, r3, #4992	@ 0x1380
 8004268:	3308      	adds	r3, #8
 800426a:	613b      	str	r3, [r7, #16]
    while (HAL_GetTick() < timeout) {
 800426c:	e01e      	b.n	80042ac <w5500_send+0xec>
        uint8_t ir = w5500_socket_read_byte(socket, SN_IR);
 800426e:	79fb      	ldrb	r3, [r7, #7]
 8004270:	2102      	movs	r1, #2
 8004272:	4618      	mov	r0, r3
 8004274:	f7ff fdda 	bl	8003e2c <w5500_socket_read_byte>
 8004278:	4603      	mov	r3, r0
 800427a:	73fb      	strb	r3, [r7, #15]
        if (ir & 0x08) {  // TIMEOUT
 800427c:	7bfb      	ldrb	r3, [r7, #15]
 800427e:	f003 0308 	and.w	r3, r3, #8
 8004282:	2b00      	cmp	r3, #0
 8004284:	d006      	beq.n	8004294 <w5500_send+0xd4>
            w5500_socket_write_byte(socket, SN_IR, 0x08);  // Clear
 8004286:	79fb      	ldrb	r3, [r7, #7]
 8004288:	2208      	movs	r2, #8
 800428a:	2102      	movs	r1, #2
 800428c:	4618      	mov	r0, r3
 800428e:	f7ff fde9 	bl	8003e64 <w5500_socket_write_byte>
            break;
 8004292:	e011      	b.n	80042b8 <w5500_send+0xf8>
        }
        if (ir & 0x04) {  // SEND_OK
 8004294:	7bfb      	ldrb	r3, [r7, #15]
 8004296:	f003 0304 	and.w	r3, r3, #4
 800429a:	2b00      	cmp	r3, #0
 800429c:	d006      	beq.n	80042ac <w5500_send+0xec>
            w5500_socket_write_byte(socket, SN_IR, 0x04);
 800429e:	79fb      	ldrb	r3, [r7, #7]
 80042a0:	2204      	movs	r2, #4
 80042a2:	2102      	movs	r1, #2
 80042a4:	4618      	mov	r0, r3
 80042a6:	f7ff fddd 	bl	8003e64 <w5500_socket_write_byte>
            return;
 80042aa:	e00d      	b.n	80042c8 <w5500_send+0x108>
    while (HAL_GetTick() < timeout) {
 80042ac:	f000 fab0 	bl	8004810 <HAL_GetTick>
 80042b0:	4602      	mov	r2, r0
 80042b2:	693b      	ldr	r3, [r7, #16]
 80042b4:	4293      	cmp	r3, r2
 80042b6:	d8da      	bhi.n	800426e <w5500_send+0xae>
        }
    }
    // Timeout: Close socket
    w5500_socket_write_byte(socket, SN_CR, SN_CR_CLOSE);
 80042b8:	79fb      	ldrb	r3, [r7, #7]
 80042ba:	2210      	movs	r2, #16
 80042bc:	2101      	movs	r1, #1
 80042be:	4618      	mov	r0, r3
 80042c0:	f7ff fdd0 	bl	8003e64 <w5500_socket_write_byte>
 80042c4:	e000      	b.n	80042c8 <w5500_send+0x108>
    if (len == 0) return;
 80042c6:	bf00      	nop
}
 80042c8:	3718      	adds	r7, #24
 80042ca:	46bd      	mov	sp, r7
 80042cc:	bd80      	pop	{r7, pc}

080042ce <w5500_udp_send>:

void w5500_udp_send(uint8_t socket, const uint8_t *data, uint16_t len,
                    const uint8_t *dest_ip, uint16_t dest_port) {
 80042ce:	b580      	push	{r7, lr}
 80042d0:	b086      	sub	sp, #24
 80042d2:	af00      	add	r7, sp, #0
 80042d4:	60b9      	str	r1, [r7, #8]
 80042d6:	607b      	str	r3, [r7, #4]
 80042d8:	4603      	mov	r3, r0
 80042da:	73fb      	strb	r3, [r7, #15]
 80042dc:	4613      	mov	r3, r2
 80042de:	81bb      	strh	r3, [r7, #12]
    w5500_socket_write(socket, SN_DIPR, dest_ip, 4);
 80042e0:	7bf8      	ldrb	r0, [r7, #15]
 80042e2:	2304      	movs	r3, #4
 80042e4:	687a      	ldr	r2, [r7, #4]
 80042e6:	210c      	movs	r1, #12
 80042e8:	f7ff fdd7 	bl	8003e9a <w5500_socket_write>
    uint8_t port_be[2] = {dest_port >> 8, dest_port & 0xFF};
 80042ec:	8c3b      	ldrh	r3, [r7, #32]
 80042ee:	0a1b      	lsrs	r3, r3, #8
 80042f0:	b29b      	uxth	r3, r3
 80042f2:	b2db      	uxtb	r3, r3
 80042f4:	753b      	strb	r3, [r7, #20]
 80042f6:	8c3b      	ldrh	r3, [r7, #32]
 80042f8:	b2db      	uxtb	r3, r3
 80042fa:	757b      	strb	r3, [r7, #21]
    w5500_socket_write(socket, SN_DPORT, port_be, 2);
 80042fc:	f107 0214 	add.w	r2, r7, #20
 8004300:	7bf8      	ldrb	r0, [r7, #15]
 8004302:	2302      	movs	r3, #2
 8004304:	2110      	movs	r1, #16
 8004306:	f7ff fdc8 	bl	8003e9a <w5500_socket_write>
    w5500_send(socket, data, len);
 800430a:	89ba      	ldrh	r2, [r7, #12]
 800430c:	7bfb      	ldrb	r3, [r7, #15]
 800430e:	68b9      	ldr	r1, [r7, #8]
 8004310:	4618      	mov	r0, r3
 8004312:	f7ff ff55 	bl	80041c0 <w5500_send>
}
 8004316:	bf00      	nop
 8004318:	3718      	adds	r7, #24
 800431a:	46bd      	mov	sp, r7
 800431c:	bd80      	pop	{r7, pc}

0800431e <w5500_get_mac>:

void w5500_get_ip(uint8_t *ip) {
    w5500_common_read(SIPR, ip, 4);
}

void w5500_get_mac(uint8_t *mac) {
 800431e:	b580      	push	{r7, lr}
 8004320:	b082      	sub	sp, #8
 8004322:	af00      	add	r7, sp, #0
 8004324:	6078      	str	r0, [r7, #4]
    w5500_common_read(SHAR, mac, 6);
 8004326:	2206      	movs	r2, #6
 8004328:	6879      	ldr	r1, [r7, #4]
 800432a:	2009      	movs	r0, #9
 800432c:	f7ff fd6c 	bl	8003e08 <w5500_common_read>
}
 8004330:	bf00      	nop
 8004332:	3708      	adds	r7, #8
 8004334:	46bd      	mov	sp, r7
 8004336:	bd80      	pop	{r7, pc}

08004338 <w5500_dhcp_init>:

void w5500_dhcp_init(void) {
 8004338:	b580      	push	{r7, lr}
 800433a:	af00      	add	r7, sp, #0
    if (ip_mode != IP_MODE_DHCP) return;
 800433c:	4b1b      	ldr	r3, [pc, #108]	@ (80043ac <w5500_dhcp_init+0x74>)
 800433e:	781b      	ldrb	r3, [r3, #0]
 8004340:	2b01      	cmp	r3, #1
 8004342:	d131      	bne.n	80043a8 <w5500_dhcp_init+0x70>

    // Open DHCP socket (UDP)
    w5500_socket_write_byte(W5500_DHCP_SOCKET, SN_CR, SN_CR_CLOSE);
 8004344:	2210      	movs	r2, #16
 8004346:	2101      	movs	r1, #1
 8004348:	2004      	movs	r0, #4
 800434a:	f7ff fd8b 	bl	8003e64 <w5500_socket_write_byte>
    while (w5500_socket_read_byte(W5500_DHCP_SOCKET, SN_CR));
 800434e:	bf00      	nop
 8004350:	2101      	movs	r1, #1
 8004352:	2004      	movs	r0, #4
 8004354:	f7ff fd6a 	bl	8003e2c <w5500_socket_read_byte>
 8004358:	4603      	mov	r3, r0
 800435a:	2b00      	cmp	r3, #0
 800435c:	d1f8      	bne.n	8004350 <w5500_dhcp_init+0x18>
    w5500_socket_write_byte(W5500_DHCP_SOCKET, SN_MR, SN_MR_UDP);
 800435e:	2202      	movs	r2, #2
 8004360:	2100      	movs	r1, #0
 8004362:	2004      	movs	r0, #4
 8004364:	f7ff fd7e 	bl	8003e64 <w5500_socket_write_byte>
    w5500_socket_write_byte(W5500_DHCP_SOCKET, SN_PORT, 68 >> 8);
 8004368:	2200      	movs	r2, #0
 800436a:	2104      	movs	r1, #4
 800436c:	2004      	movs	r0, #4
 800436e:	f7ff fd79 	bl	8003e64 <w5500_socket_write_byte>
    w5500_socket_write_byte(W5500_DHCP_SOCKET, SN_PORT + 1, 68 & 0xFF);
 8004372:	2244      	movs	r2, #68	@ 0x44
 8004374:	2105      	movs	r1, #5
 8004376:	2004      	movs	r0, #4
 8004378:	f7ff fd74 	bl	8003e64 <w5500_socket_write_byte>
    w5500_socket_write_byte(W5500_DHCP_SOCKET, SN_CR, SN_CR_OPEN);
 800437c:	2201      	movs	r2, #1
 800437e:	2101      	movs	r1, #1
 8004380:	2004      	movs	r0, #4
 8004382:	f7ff fd6f 	bl	8003e64 <w5500_socket_write_byte>
    while (w5500_socket_read_byte(W5500_DHCP_SOCKET, SN_CR));
 8004386:	bf00      	nop
 8004388:	2101      	movs	r1, #1
 800438a:	2004      	movs	r0, #4
 800438c:	f7ff fd4e 	bl	8003e2c <w5500_socket_read_byte>
 8004390:	4603      	mov	r3, r0
 8004392:	2b00      	cmp	r3, #0
 8004394:	d1f8      	bne.n	8004388 <w5500_dhcp_init+0x50>

    dhcp_state = 0;
 8004396:	4b06      	ldr	r3, [pc, #24]	@ (80043b0 <w5500_dhcp_init+0x78>)
 8004398:	2200      	movs	r2, #0
 800439a:	701a      	strb	r2, [r3, #0]
    dhcp_tick = HAL_GetTick();
 800439c:	f000 fa38 	bl	8004810 <HAL_GetTick>
 80043a0:	4603      	mov	r3, r0
 80043a2:	4a04      	ldr	r2, [pc, #16]	@ (80043b4 <w5500_dhcp_init+0x7c>)
 80043a4:	6013      	str	r3, [r2, #0]
 80043a6:	e000      	b.n	80043aa <w5500_dhcp_init+0x72>
    if (ip_mode != IP_MODE_DHCP) return;
 80043a8:	bf00      	nop
}
 80043aa:	bd80      	pop	{r7, pc}
 80043ac:	20002eb4 	.word	0x20002eb4
 80043b0:	20002eac 	.word	0x20002eac
 80043b4:	20002eb0 	.word	0x20002eb0

080043b8 <w5500_dhcp_run>:

bool w5500_dhcp_run(void) {
 80043b8:	b580      	push	{r7, lr}
 80043ba:	b092      	sub	sp, #72	@ 0x48
 80043bc:	af02      	add	r7, sp, #8
    if (ip_mode != IP_MODE_DHCP || dhcp_state == 2) return dhcp_state == 2;
 80043be:	4b99      	ldr	r3, [pc, #612]	@ (8004624 <w5500_dhcp_run+0x26c>)
 80043c0:	781b      	ldrb	r3, [r3, #0]
 80043c2:	2b01      	cmp	r3, #1
 80043c4:	d103      	bne.n	80043ce <w5500_dhcp_run+0x16>
 80043c6:	4b98      	ldr	r3, [pc, #608]	@ (8004628 <w5500_dhcp_run+0x270>)
 80043c8:	781b      	ldrb	r3, [r3, #0]
 80043ca:	2b02      	cmp	r3, #2
 80043cc:	d107      	bne.n	80043de <w5500_dhcp_run+0x26>
 80043ce:	4b96      	ldr	r3, [pc, #600]	@ (8004628 <w5500_dhcp_run+0x270>)
 80043d0:	781b      	ldrb	r3, [r3, #0]
 80043d2:	2b02      	cmp	r3, #2
 80043d4:	bf0c      	ite	eq
 80043d6:	2301      	moveq	r3, #1
 80043d8:	2300      	movne	r3, #0
 80043da:	b2db      	uxtb	r3, r3
 80043dc:	e176      	b.n	80046cc <w5500_dhcp_run+0x314>

    uint32_t now = HAL_GetTick();
 80043de:	f000 fa17 	bl	8004810 <HAL_GetTick>
 80043e2:	6338      	str	r0, [r7, #48]	@ 0x30
    if (now - dhcp_tick < 100) return false;  // Poll every 100ms
 80043e4:	4b91      	ldr	r3, [pc, #580]	@ (800462c <w5500_dhcp_run+0x274>)
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80043ea:	1ad3      	subs	r3, r2, r3
 80043ec:	2b63      	cmp	r3, #99	@ 0x63
 80043ee:	d801      	bhi.n	80043f4 <w5500_dhcp_run+0x3c>
 80043f0:	2300      	movs	r3, #0
 80043f2:	e16b      	b.n	80046cc <w5500_dhcp_run+0x314>
    dhcp_tick = now;
 80043f4:	4a8d      	ldr	r2, [pc, #564]	@ (800462c <w5500_dhcp_run+0x274>)
 80043f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80043f8:	6013      	str	r3, [r2, #0]

    uint16_t len = w5500_get_rx_size(W5500_DHCP_SOCKET);
 80043fa:	2004      	movs	r0, #4
 80043fc:	f7ff fe72 	bl	80040e4 <w5500_get_rx_size>
 8004400:	4603      	mov	r3, r0
 8004402:	85fb      	strh	r3, [r7, #46]	@ 0x2e
    if (len > 0) {
 8004404:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8004406:	2b00      	cmp	r3, #0
 8004408:	d00f      	beq.n	800442a <w5500_dhcp_run+0x72>
        w5500_read_data(W5500_DHCP_SOCKET, dhcp_buffer, len > DHCP_MSG_LEN ? DHCP_MSG_LEN : len);
 800440a:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800440c:	f5b3 7f10 	cmp.w	r3, #576	@ 0x240
 8004410:	bf28      	it	cs
 8004412:	f44f 7310 	movcs.w	r3, #576	@ 0x240
 8004416:	b29b      	uxth	r3, r3
 8004418:	461a      	mov	r2, r3
 800441a:	4985      	ldr	r1, [pc, #532]	@ (8004630 <w5500_dhcp_run+0x278>)
 800441c:	2004      	movs	r0, #4
 800441e:	f7ff fe7e 	bl	800411e <w5500_read_data>
    } else {
        return false;  // Retry logic if needed
    }

    // Parse OFFER/ACK
    if (len < 240 || dhcp_buffer[0] != 0x02) return false;
 8004422:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8004424:	2bef      	cmp	r3, #239	@ 0xef
 8004426:	d955      	bls.n	80044d4 <w5500_dhcp_run+0x11c>
 8004428:	e050      	b.n	80044cc <w5500_dhcp_run+0x114>
    } else if (dhcp_state == 0) {
 800442a:	4b7f      	ldr	r3, [pc, #508]	@ (8004628 <w5500_dhcp_run+0x270>)
 800442c:	781b      	ldrb	r3, [r3, #0]
 800442e:	2b00      	cmp	r3, #0
 8004430:	d14a      	bne.n	80044c8 <w5500_dhcp_run+0x110>
        memset(dhcp_buffer, 0, DHCP_MSG_LEN);
 8004432:	f44f 7210 	mov.w	r2, #576	@ 0x240
 8004436:	2100      	movs	r1, #0
 8004438:	487d      	ldr	r0, [pc, #500]	@ (8004630 <w5500_dhcp_run+0x278>)
 800443a:	f00a f8f3 	bl	800e624 <memset>
        dhcp_buffer[0] = 0x01; dhcp_buffer[1] = 0x01; dhcp_buffer[2] = 0x06; dhcp_buffer[4] = 0x01;
 800443e:	4b7c      	ldr	r3, [pc, #496]	@ (8004630 <w5500_dhcp_run+0x278>)
 8004440:	2201      	movs	r2, #1
 8004442:	701a      	strb	r2, [r3, #0]
 8004444:	4b7a      	ldr	r3, [pc, #488]	@ (8004630 <w5500_dhcp_run+0x278>)
 8004446:	2201      	movs	r2, #1
 8004448:	705a      	strb	r2, [r3, #1]
 800444a:	4b79      	ldr	r3, [pc, #484]	@ (8004630 <w5500_dhcp_run+0x278>)
 800444c:	2206      	movs	r2, #6
 800444e:	709a      	strb	r2, [r3, #2]
 8004450:	4b77      	ldr	r3, [pc, #476]	@ (8004630 <w5500_dhcp_run+0x278>)
 8004452:	2201      	movs	r2, #1
 8004454:	711a      	strb	r2, [r3, #4]
        memcpy(&dhcp_buffer[8], dhcp_xid, 4);
 8004456:	4b77      	ldr	r3, [pc, #476]	@ (8004634 <w5500_dhcp_run+0x27c>)
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	4a75      	ldr	r2, [pc, #468]	@ (8004630 <w5500_dhcp_run+0x278>)
 800445c:	6093      	str	r3, [r2, #8]
        w5500_get_mac(&dhcp_buffer[28]);
 800445e:	4876      	ldr	r0, [pc, #472]	@ (8004638 <w5500_dhcp_run+0x280>)
 8004460:	f7ff ff5d 	bl	800431e <w5500_get_mac>
        uint8_t *opt = &dhcp_buffer[240];
 8004464:	4b75      	ldr	r3, [pc, #468]	@ (800463c <w5500_dhcp_run+0x284>)
 8004466:	62bb      	str	r3, [r7, #40]	@ 0x28
        opt[0] = 0x63; opt[1] = 0x82; opt[2] = 0x53; opt[3] = 0x63;
 8004468:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800446a:	2263      	movs	r2, #99	@ 0x63
 800446c:	701a      	strb	r2, [r3, #0]
 800446e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004470:	3301      	adds	r3, #1
 8004472:	2282      	movs	r2, #130	@ 0x82
 8004474:	701a      	strb	r2, [r3, #0]
 8004476:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004478:	3302      	adds	r3, #2
 800447a:	2253      	movs	r2, #83	@ 0x53
 800447c:	701a      	strb	r2, [r3, #0]
 800447e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004480:	3303      	adds	r3, #3
 8004482:	2263      	movs	r2, #99	@ 0x63
 8004484:	701a      	strb	r2, [r3, #0]
        opt[4] = 0x35; opt[5] = 0x01; opt[6] = 0x01;
 8004486:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004488:	3304      	adds	r3, #4
 800448a:	2235      	movs	r2, #53	@ 0x35
 800448c:	701a      	strb	r2, [r3, #0]
 800448e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004490:	3305      	adds	r3, #5
 8004492:	2201      	movs	r2, #1
 8004494:	701a      	strb	r2, [r3, #0]
 8004496:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004498:	3306      	adds	r3, #6
 800449a:	2201      	movs	r2, #1
 800449c:	701a      	strb	r2, [r3, #0]
        opt[7] = 0xFF;
 800449e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80044a0:	3307      	adds	r3, #7
 80044a2:	22ff      	movs	r2, #255	@ 0xff
 80044a4:	701a      	strb	r2, [r3, #0]
        uint8_t broadcast_ip[4] = {255, 255, 255, 255};
 80044a6:	f04f 33ff 	mov.w	r3, #4294967295
 80044aa:	60fb      	str	r3, [r7, #12]
        w5500_udp_send(W5500_DHCP_SOCKET, dhcp_buffer, 240 + 8, broadcast_ip, 67);
 80044ac:	f107 030c 	add.w	r3, r7, #12
 80044b0:	2243      	movs	r2, #67	@ 0x43
 80044b2:	9200      	str	r2, [sp, #0]
 80044b4:	22f8      	movs	r2, #248	@ 0xf8
 80044b6:	495e      	ldr	r1, [pc, #376]	@ (8004630 <w5500_dhcp_run+0x278>)
 80044b8:	2004      	movs	r0, #4
 80044ba:	f7ff ff08 	bl	80042ce <w5500_udp_send>
        dhcp_state = 1;
 80044be:	4b5a      	ldr	r3, [pc, #360]	@ (8004628 <w5500_dhcp_run+0x270>)
 80044c0:	2201      	movs	r2, #1
 80044c2:	701a      	strb	r2, [r3, #0]
        return false;
 80044c4:	2300      	movs	r3, #0
 80044c6:	e101      	b.n	80046cc <w5500_dhcp_run+0x314>
        return false;  // Retry logic if needed
 80044c8:	2300      	movs	r3, #0
 80044ca:	e0ff      	b.n	80046cc <w5500_dhcp_run+0x314>
    if (len < 240 || dhcp_buffer[0] != 0x02) return false;
 80044cc:	4b58      	ldr	r3, [pc, #352]	@ (8004630 <w5500_dhcp_run+0x278>)
 80044ce:	781b      	ldrb	r3, [r3, #0]
 80044d0:	2b02      	cmp	r3, #2
 80044d2:	d001      	beq.n	80044d8 <w5500_dhcp_run+0x120>
 80044d4:	2300      	movs	r3, #0
 80044d6:	e0f9      	b.n	80046cc <w5500_dhcp_run+0x314>

    uint8_t *options = &dhcp_buffer[240];
 80044d8:	4b58      	ldr	r3, [pc, #352]	@ (800463c <w5500_dhcp_run+0x284>)
 80044da:	627b      	str	r3, [r7, #36]	@ 0x24
    uint8_t msg_type = 0;
 80044dc:	2300      	movs	r3, #0
 80044de:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
    for (int i = 0; i < len - 240; ) {
 80044e2:	2300      	movs	r3, #0
 80044e4:	63bb      	str	r3, [r7, #56]	@ 0x38
 80044e6:	e025      	b.n	8004534 <w5500_dhcp_run+0x17c>
        uint8_t opt = options[i];
 80044e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80044ea:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80044ec:	4413      	add	r3, r2
 80044ee:	781b      	ldrb	r3, [r3, #0]
 80044f0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        if (opt == 0xFF) break;
 80044f4:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80044f8:	2bff      	cmp	r3, #255	@ 0xff
 80044fa:	d021      	beq.n	8004540 <w5500_dhcp_run+0x188>
        uint8_t optlen = options[i + 1];
 80044fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80044fe:	3301      	adds	r3, #1
 8004500:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004502:	4413      	add	r3, r2
 8004504:	781b      	ldrb	r3, [r3, #0]
 8004506:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        if (opt == 0x35 && optlen == 1) msg_type = options[i + 2];
 800450a:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800450e:	2b35      	cmp	r3, #53	@ 0x35
 8004510:	d10a      	bne.n	8004528 <w5500_dhcp_run+0x170>
 8004512:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8004516:	2b01      	cmp	r3, #1
 8004518:	d106      	bne.n	8004528 <w5500_dhcp_run+0x170>
 800451a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800451c:	3302      	adds	r3, #2
 800451e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004520:	4413      	add	r3, r2
 8004522:	781b      	ldrb	r3, [r3, #0]
 8004524:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
        i += 2 + optlen;
 8004528:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 800452c:	3302      	adds	r3, #2
 800452e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8004530:	4413      	add	r3, r2
 8004532:	63bb      	str	r3, [r7, #56]	@ 0x38
    for (int i = 0; i < len - 240; ) {
 8004534:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8004536:	3bf0      	subs	r3, #240	@ 0xf0
 8004538:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800453a:	429a      	cmp	r2, r3
 800453c:	dbd4      	blt.n	80044e8 <w5500_dhcp_run+0x130>
 800453e:	e000      	b.n	8004542 <w5500_dhcp_run+0x18a>
        if (opt == 0xFF) break;
 8004540:	bf00      	nop
    }

    if (msg_type == 2) {  // OFFER
 8004542:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8004546:	2b02      	cmp	r3, #2
 8004548:	d156      	bne.n	80045f8 <w5500_dhcp_run+0x240>
        // Send REQUEST
        dhcp_state = 1;
 800454a:	4b37      	ldr	r3, [pc, #220]	@ (8004628 <w5500_dhcp_run+0x270>)
 800454c:	2201      	movs	r2, #1
 800454e:	701a      	strb	r2, [r3, #0]
        memset(dhcp_buffer, 0, DHCP_MSG_LEN);
 8004550:	f44f 7210 	mov.w	r2, #576	@ 0x240
 8004554:	2100      	movs	r1, #0
 8004556:	4836      	ldr	r0, [pc, #216]	@ (8004630 <w5500_dhcp_run+0x278>)
 8004558:	f00a f864 	bl	800e624 <memset>
        dhcp_buffer[0] = 0x01; dhcp_buffer[1] = 0x01; dhcp_buffer[2] = 0x06; dhcp_buffer[4] = 0x01;
 800455c:	4b34      	ldr	r3, [pc, #208]	@ (8004630 <w5500_dhcp_run+0x278>)
 800455e:	2201      	movs	r2, #1
 8004560:	701a      	strb	r2, [r3, #0]
 8004562:	4b33      	ldr	r3, [pc, #204]	@ (8004630 <w5500_dhcp_run+0x278>)
 8004564:	2201      	movs	r2, #1
 8004566:	705a      	strb	r2, [r3, #1]
 8004568:	4b31      	ldr	r3, [pc, #196]	@ (8004630 <w5500_dhcp_run+0x278>)
 800456a:	2206      	movs	r2, #6
 800456c:	709a      	strb	r2, [r3, #2]
 800456e:	4b30      	ldr	r3, [pc, #192]	@ (8004630 <w5500_dhcp_run+0x278>)
 8004570:	2201      	movs	r2, #1
 8004572:	711a      	strb	r2, [r3, #4]
        memcpy(&dhcp_buffer[8], dhcp_xid, 4);
 8004574:	4b2f      	ldr	r3, [pc, #188]	@ (8004634 <w5500_dhcp_run+0x27c>)
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	4a2d      	ldr	r2, [pc, #180]	@ (8004630 <w5500_dhcp_run+0x278>)
 800457a:	6093      	str	r3, [r2, #8]
        w5500_get_mac(&dhcp_buffer[28]);
 800457c:	482e      	ldr	r0, [pc, #184]	@ (8004638 <w5500_dhcp_run+0x280>)
 800457e:	f7ff fece 	bl	800431e <w5500_get_mac>

        uint8_t *opt = &dhcp_buffer[240];
 8004582:	4b2e      	ldr	r3, [pc, #184]	@ (800463c <w5500_dhcp_run+0x284>)
 8004584:	613b      	str	r3, [r7, #16]
        opt[0] = 0x63; opt[1] = 0x82; opt[2] = 0x53; opt[3] = 0x63;
 8004586:	693b      	ldr	r3, [r7, #16]
 8004588:	2263      	movs	r2, #99	@ 0x63
 800458a:	701a      	strb	r2, [r3, #0]
 800458c:	693b      	ldr	r3, [r7, #16]
 800458e:	3301      	adds	r3, #1
 8004590:	2282      	movs	r2, #130	@ 0x82
 8004592:	701a      	strb	r2, [r3, #0]
 8004594:	693b      	ldr	r3, [r7, #16]
 8004596:	3302      	adds	r3, #2
 8004598:	2253      	movs	r2, #83	@ 0x53
 800459a:	701a      	strb	r2, [r3, #0]
 800459c:	693b      	ldr	r3, [r7, #16]
 800459e:	3303      	adds	r3, #3
 80045a0:	2263      	movs	r2, #99	@ 0x63
 80045a2:	701a      	strb	r2, [r3, #0]
        opt[4] = 0x35; opt[5] = 0x01; opt[6] = 0x03;
 80045a4:	693b      	ldr	r3, [r7, #16]
 80045a6:	3304      	adds	r3, #4
 80045a8:	2235      	movs	r2, #53	@ 0x35
 80045aa:	701a      	strb	r2, [r3, #0]
 80045ac:	693b      	ldr	r3, [r7, #16]
 80045ae:	3305      	adds	r3, #5
 80045b0:	2201      	movs	r2, #1
 80045b2:	701a      	strb	r2, [r3, #0]
 80045b4:	693b      	ldr	r3, [r7, #16]
 80045b6:	3306      	adds	r3, #6
 80045b8:	2203      	movs	r2, #3
 80045ba:	701a      	strb	r2, [r3, #0]
        opt[7] = 0x32; opt[8] = 0x04; memcpy(&opt[9], &dhcp_buffer[16], 4);  // Requested IP from OFFER
 80045bc:	693b      	ldr	r3, [r7, #16]
 80045be:	3307      	adds	r3, #7
 80045c0:	2232      	movs	r2, #50	@ 0x32
 80045c2:	701a      	strb	r2, [r3, #0]
 80045c4:	693b      	ldr	r3, [r7, #16]
 80045c6:	3308      	adds	r3, #8
 80045c8:	2204      	movs	r2, #4
 80045ca:	701a      	strb	r2, [r3, #0]
 80045cc:	693b      	ldr	r3, [r7, #16]
 80045ce:	3309      	adds	r3, #9
 80045d0:	4a17      	ldr	r2, [pc, #92]	@ (8004630 <w5500_dhcp_run+0x278>)
 80045d2:	6912      	ldr	r2, [r2, #16]
 80045d4:	601a      	str	r2, [r3, #0]
        opt[13] = 0xFF;
 80045d6:	693b      	ldr	r3, [r7, #16]
 80045d8:	330d      	adds	r3, #13
 80045da:	22ff      	movs	r2, #255	@ 0xff
 80045dc:	701a      	strb	r2, [r3, #0]

        uint8_t broadcast_ip[4] = {255, 255, 255, 255};
 80045de:	f04f 33ff 	mov.w	r3, #4294967295
 80045e2:	60bb      	str	r3, [r7, #8]
        w5500_udp_send(W5500_DHCP_SOCKET, dhcp_buffer, 240 + 14, broadcast_ip, 67);
 80045e4:	f107 0308 	add.w	r3, r7, #8
 80045e8:	2243      	movs	r2, #67	@ 0x43
 80045ea:	9200      	str	r2, [sp, #0]
 80045ec:	22fe      	movs	r2, #254	@ 0xfe
 80045ee:	4910      	ldr	r1, [pc, #64]	@ (8004630 <w5500_dhcp_run+0x278>)
 80045f0:	2004      	movs	r0, #4
 80045f2:	f7ff fe6c 	bl	80042ce <w5500_udp_send>
 80045f6:	e068      	b.n	80046ca <w5500_dhcp_run+0x312>
    } else if (msg_type == 5) {  // ACK
 80045f8:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80045fc:	2b05      	cmp	r3, #5
 80045fe:	d164      	bne.n	80046ca <w5500_dhcp_run+0x312>
        uint8_t *yiaddr = &dhcp_buffer[16];
 8004600:	4b0f      	ldr	r3, [pc, #60]	@ (8004640 <w5500_dhcp_run+0x288>)
 8004602:	61fb      	str	r3, [r7, #28]
        w5500_common_write(SIPR, yiaddr, 4);
 8004604:	2204      	movs	r2, #4
 8004606:	69f9      	ldr	r1, [r7, #28]
 8004608:	200f      	movs	r0, #15
 800460a:	f7ff fbeb 	bl	8003de4 <w5500_common_write>

        uint8_t subnet[4] = {255, 255, 255, 0};
 800460e:	f06f 437f 	mvn.w	r3, #4278190080	@ 0xff000000
 8004612:	607b      	str	r3, [r7, #4]
        uint8_t gateway[4] = {0};
 8004614:	2300      	movs	r3, #0
 8004616:	603b      	str	r3, [r7, #0]
        uint8_t *options = &dhcp_buffer[240];
 8004618:	4b08      	ldr	r3, [pc, #32]	@ (800463c <w5500_dhcp_run+0x284>)
 800461a:	61bb      	str	r3, [r7, #24]
        for (int i = 0; i < len - 240; ) {
 800461c:	2300      	movs	r3, #0
 800461e:	637b      	str	r3, [r7, #52]	@ 0x34
 8004620:	e03b      	b.n	800469a <w5500_dhcp_run+0x2e2>
 8004622:	bf00      	nop
 8004624:	20002eb4 	.word	0x20002eb4
 8004628:	20002eac 	.word	0x20002eac
 800462c:	20002eb0 	.word	0x20002eb0
 8004630:	20002c6c 	.word	0x20002c6c
 8004634:	20000018 	.word	0x20000018
 8004638:	20002c88 	.word	0x20002c88
 800463c:	20002d5c 	.word	0x20002d5c
 8004640:	20002c7c 	.word	0x20002c7c
            uint8_t opt = options[i];
 8004644:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004646:	69ba      	ldr	r2, [r7, #24]
 8004648:	4413      	add	r3, r2
 800464a:	781b      	ldrb	r3, [r3, #0]
 800464c:	75fb      	strb	r3, [r7, #23]
            if (opt == 0xFF) break;
 800464e:	7dfb      	ldrb	r3, [r7, #23]
 8004650:	2bff      	cmp	r3, #255	@ 0xff
 8004652:	d028      	beq.n	80046a6 <w5500_dhcp_run+0x2ee>
            uint8_t optlen = options[i + 1];
 8004654:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004656:	3301      	adds	r3, #1
 8004658:	69ba      	ldr	r2, [r7, #24]
 800465a:	4413      	add	r3, r2
 800465c:	781b      	ldrb	r3, [r3, #0]
 800465e:	75bb      	strb	r3, [r7, #22]
            if (opt == 1 && optlen == 4) memcpy(subnet, &options[i + 2], 4);
 8004660:	7dfb      	ldrb	r3, [r7, #23]
 8004662:	2b01      	cmp	r3, #1
 8004664:	d108      	bne.n	8004678 <w5500_dhcp_run+0x2c0>
 8004666:	7dbb      	ldrb	r3, [r7, #22]
 8004668:	2b04      	cmp	r3, #4
 800466a:	d105      	bne.n	8004678 <w5500_dhcp_run+0x2c0>
 800466c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800466e:	3302      	adds	r3, #2
 8004670:	69ba      	ldr	r2, [r7, #24]
 8004672:	4413      	add	r3, r2
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	607b      	str	r3, [r7, #4]
            if (opt == 3 && optlen == 4) memcpy(gateway, &options[i + 2], 4);
 8004678:	7dfb      	ldrb	r3, [r7, #23]
 800467a:	2b03      	cmp	r3, #3
 800467c:	d108      	bne.n	8004690 <w5500_dhcp_run+0x2d8>
 800467e:	7dbb      	ldrb	r3, [r7, #22]
 8004680:	2b04      	cmp	r3, #4
 8004682:	d105      	bne.n	8004690 <w5500_dhcp_run+0x2d8>
 8004684:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004686:	3302      	adds	r3, #2
 8004688:	69ba      	ldr	r2, [r7, #24]
 800468a:	4413      	add	r3, r2
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	603b      	str	r3, [r7, #0]
            i += 2 + optlen;
 8004690:	7dbb      	ldrb	r3, [r7, #22]
 8004692:	3302      	adds	r3, #2
 8004694:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004696:	4413      	add	r3, r2
 8004698:	637b      	str	r3, [r7, #52]	@ 0x34
        for (int i = 0; i < len - 240; ) {
 800469a:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800469c:	3bf0      	subs	r3, #240	@ 0xf0
 800469e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80046a0:	429a      	cmp	r2, r3
 80046a2:	dbcf      	blt.n	8004644 <w5500_dhcp_run+0x28c>
 80046a4:	e000      	b.n	80046a8 <w5500_dhcp_run+0x2f0>
            if (opt == 0xFF) break;
 80046a6:	bf00      	nop
        }
        w5500_common_write(SUBR, subnet, 4);
 80046a8:	1d3b      	adds	r3, r7, #4
 80046aa:	2204      	movs	r2, #4
 80046ac:	4619      	mov	r1, r3
 80046ae:	2005      	movs	r0, #5
 80046b0:	f7ff fb98 	bl	8003de4 <w5500_common_write>
        w5500_common_write(GAR, gateway, 4);
 80046b4:	463b      	mov	r3, r7
 80046b6:	2204      	movs	r2, #4
 80046b8:	4619      	mov	r1, r3
 80046ba:	2001      	movs	r0, #1
 80046bc:	f7ff fb92 	bl	8003de4 <w5500_common_write>

        dhcp_state = 2;
 80046c0:	4b04      	ldr	r3, [pc, #16]	@ (80046d4 <w5500_dhcp_run+0x31c>)
 80046c2:	2202      	movs	r2, #2
 80046c4:	701a      	strb	r2, [r3, #0]
        return true;
 80046c6:	2301      	movs	r3, #1
 80046c8:	e000      	b.n	80046cc <w5500_dhcp_run+0x314>
    }
    return false;
 80046ca:	2300      	movs	r3, #0
}
 80046cc:	4618      	mov	r0, r3
 80046ce:	3740      	adds	r7, #64	@ 0x40
 80046d0:	46bd      	mov	sp, r7
 80046d2:	bd80      	pop	{r7, pc}
 80046d4:	20002eac 	.word	0x20002eac

080046d8 <w5500_get_ip_mode>:

ip_mode_t w5500_get_ip_mode(void) { return ip_mode; }
 80046d8:	b480      	push	{r7}
 80046da:	af00      	add	r7, sp, #0
 80046dc:	4b03      	ldr	r3, [pc, #12]	@ (80046ec <w5500_get_ip_mode+0x14>)
 80046de:	781b      	ldrb	r3, [r3, #0]
 80046e0:	4618      	mov	r0, r3
 80046e2:	46bd      	mov	sp, r7
 80046e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046e8:	4770      	bx	lr
 80046ea:	bf00      	nop
 80046ec:	20002eb4 	.word	0x20002eb4

080046f0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80046f0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8004728 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit   
 80046f4:	f7ff fac6 	bl	8003c84 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80046f8:	480c      	ldr	r0, [pc, #48]	@ (800472c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80046fa:	490d      	ldr	r1, [pc, #52]	@ (8004730 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80046fc:	4a0d      	ldr	r2, [pc, #52]	@ (8004734 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80046fe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004700:	e002      	b.n	8004708 <LoopCopyDataInit>

08004702 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004702:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004704:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004706:	3304      	adds	r3, #4

08004708 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004708:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800470a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800470c:	d3f9      	bcc.n	8004702 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800470e:	4a0a      	ldr	r2, [pc, #40]	@ (8004738 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8004710:	4c0a      	ldr	r4, [pc, #40]	@ (800473c <LoopFillZerobss+0x22>)
  movs r3, #0
 8004712:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004714:	e001      	b.n	800471a <LoopFillZerobss>

08004716 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004716:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004718:	3204      	adds	r2, #4

0800471a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800471a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800471c:	d3fb      	bcc.n	8004716 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 800471e:	f009 ff8f 	bl	800e640 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8004722:	f7fd fa75 	bl	8001c10 <main>
  bx  lr    
 8004726:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8004728:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 800472c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004730:	20000170 	.word	0x20000170
  ldr r2, =_sidata
 8004734:	0800f0d0 	.word	0x0800f0d0
  ldr r2, =_sbss
 8004738:	20000170 	.word	0x20000170
  ldr r4, =_ebss
 800473c:	20004be8 	.word	0x20004be8

08004740 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004740:	e7fe      	b.n	8004740 <ADC_IRQHandler>
	...

08004744 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004744:	b580      	push	{r7, lr}
 8004746:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8004748:	4b0e      	ldr	r3, [pc, #56]	@ (8004784 <HAL_Init+0x40>)
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	4a0d      	ldr	r2, [pc, #52]	@ (8004784 <HAL_Init+0x40>)
 800474e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004752:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8004754:	4b0b      	ldr	r3, [pc, #44]	@ (8004784 <HAL_Init+0x40>)
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	4a0a      	ldr	r2, [pc, #40]	@ (8004784 <HAL_Init+0x40>)
 800475a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800475e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004760:	4b08      	ldr	r3, [pc, #32]	@ (8004784 <HAL_Init+0x40>)
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	4a07      	ldr	r2, [pc, #28]	@ (8004784 <HAL_Init+0x40>)
 8004766:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800476a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800476c:	2003      	movs	r0, #3
 800476e:	f000 fbcd 	bl	8004f0c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8004772:	200f      	movs	r0, #15
 8004774:	f000 f808 	bl	8004788 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004778:	f7fe fee0 	bl	800353c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800477c:	2300      	movs	r3, #0
}
 800477e:	4618      	mov	r0, r3
 8004780:	bd80      	pop	{r7, pc}
 8004782:	bf00      	nop
 8004784:	40023c00 	.word	0x40023c00

08004788 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004788:	b580      	push	{r7, lr}
 800478a:	b082      	sub	sp, #8
 800478c:	af00      	add	r7, sp, #0
 800478e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8004790:	4b12      	ldr	r3, [pc, #72]	@ (80047dc <HAL_InitTick+0x54>)
 8004792:	681a      	ldr	r2, [r3, #0]
 8004794:	4b12      	ldr	r3, [pc, #72]	@ (80047e0 <HAL_InitTick+0x58>)
 8004796:	781b      	ldrb	r3, [r3, #0]
 8004798:	4619      	mov	r1, r3
 800479a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800479e:	fbb3 f3f1 	udiv	r3, r3, r1
 80047a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80047a6:	4618      	mov	r0, r3
 80047a8:	f000 fbe5 	bl	8004f76 <HAL_SYSTICK_Config>
 80047ac:	4603      	mov	r3, r0
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	d001      	beq.n	80047b6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80047b2:	2301      	movs	r3, #1
 80047b4:	e00e      	b.n	80047d4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	2b0f      	cmp	r3, #15
 80047ba:	d80a      	bhi.n	80047d2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80047bc:	2200      	movs	r2, #0
 80047be:	6879      	ldr	r1, [r7, #4]
 80047c0:	f04f 30ff 	mov.w	r0, #4294967295
 80047c4:	f000 fbad 	bl	8004f22 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80047c8:	4a06      	ldr	r2, [pc, #24]	@ (80047e4 <HAL_InitTick+0x5c>)
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80047ce:	2300      	movs	r3, #0
 80047d0:	e000      	b.n	80047d4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80047d2:	2301      	movs	r3, #1
}
 80047d4:	4618      	mov	r0, r3
 80047d6:	3708      	adds	r7, #8
 80047d8:	46bd      	mov	sp, r7
 80047da:	bd80      	pop	{r7, pc}
 80047dc:	20000014 	.word	0x20000014
 80047e0:	2000002c 	.word	0x2000002c
 80047e4:	20000028 	.word	0x20000028

080047e8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80047e8:	b480      	push	{r7}
 80047ea:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80047ec:	4b06      	ldr	r3, [pc, #24]	@ (8004808 <HAL_IncTick+0x20>)
 80047ee:	781b      	ldrb	r3, [r3, #0]
 80047f0:	461a      	mov	r2, r3
 80047f2:	4b06      	ldr	r3, [pc, #24]	@ (800480c <HAL_IncTick+0x24>)
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	4413      	add	r3, r2
 80047f8:	4a04      	ldr	r2, [pc, #16]	@ (800480c <HAL_IncTick+0x24>)
 80047fa:	6013      	str	r3, [r2, #0]
}
 80047fc:	bf00      	nop
 80047fe:	46bd      	mov	sp, r7
 8004800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004804:	4770      	bx	lr
 8004806:	bf00      	nop
 8004808:	2000002c 	.word	0x2000002c
 800480c:	20002eb8 	.word	0x20002eb8

08004810 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004810:	b480      	push	{r7}
 8004812:	af00      	add	r7, sp, #0
  return uwTick;
 8004814:	4b03      	ldr	r3, [pc, #12]	@ (8004824 <HAL_GetTick+0x14>)
 8004816:	681b      	ldr	r3, [r3, #0]
}
 8004818:	4618      	mov	r0, r3
 800481a:	46bd      	mov	sp, r7
 800481c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004820:	4770      	bx	lr
 8004822:	bf00      	nop
 8004824:	20002eb8 	.word	0x20002eb8

08004828 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004828:	b580      	push	{r7, lr}
 800482a:	b084      	sub	sp, #16
 800482c:	af00      	add	r7, sp, #0
 800482e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004830:	f7ff ffee 	bl	8004810 <HAL_GetTick>
 8004834:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004840:	d005      	beq.n	800484e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8004842:	4b0a      	ldr	r3, [pc, #40]	@ (800486c <HAL_Delay+0x44>)
 8004844:	781b      	ldrb	r3, [r3, #0]
 8004846:	461a      	mov	r2, r3
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	4413      	add	r3, r2
 800484c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800484e:	bf00      	nop
 8004850:	f7ff ffde 	bl	8004810 <HAL_GetTick>
 8004854:	4602      	mov	r2, r0
 8004856:	68bb      	ldr	r3, [r7, #8]
 8004858:	1ad3      	subs	r3, r2, r3
 800485a:	68fa      	ldr	r2, [r7, #12]
 800485c:	429a      	cmp	r2, r3
 800485e:	d8f7      	bhi.n	8004850 <HAL_Delay+0x28>
  {
  }
}
 8004860:	bf00      	nop
 8004862:	bf00      	nop
 8004864:	3710      	adds	r7, #16
 8004866:	46bd      	mov	sp, r7
 8004868:	bd80      	pop	{r7, pc}
 800486a:	bf00      	nop
 800486c:	2000002c 	.word	0x2000002c

08004870 <HAL_GetUIDw0>:
/**
  * @brief  Returns first word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw0(void)
{
 8004870:	b480      	push	{r7}
 8004872:	af00      	add	r7, sp, #0
  return (READ_REG(*((uint32_t *)UID_BASE)));
 8004874:	4b03      	ldr	r3, [pc, #12]	@ (8004884 <HAL_GetUIDw0+0x14>)
 8004876:	681b      	ldr	r3, [r3, #0]
}
 8004878:	4618      	mov	r0, r3
 800487a:	46bd      	mov	sp, r7
 800487c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004880:	4770      	bx	lr
 8004882:	bf00      	nop
 8004884:	1fff7a10 	.word	0x1fff7a10

08004888 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8004888:	b580      	push	{r7, lr}
 800488a:	b084      	sub	sp, #16
 800488c:	af00      	add	r7, sp, #0
 800488e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004890:	2300      	movs	r3, #0
 8004892:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	2b00      	cmp	r3, #0
 8004898:	d101      	bne.n	800489e <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800489a:	2301      	movs	r3, #1
 800489c:	e033      	b.n	8004906 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	d109      	bne.n	80048ba <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80048a6:	6878      	ldr	r0, [r7, #4]
 80048a8:	f7fe fe70 	bl	800358c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	2200      	movs	r2, #0
 80048b0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	2200      	movs	r2, #0
 80048b6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048be:	f003 0310 	and.w	r3, r3, #16
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	d118      	bne.n	80048f8 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048ca:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80048ce:	f023 0302 	bic.w	r3, r3, #2
 80048d2:	f043 0202 	orr.w	r2, r3, #2
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 80048da:	6878      	ldr	r0, [r7, #4]
 80048dc:	f000 f94a 	bl	8004b74 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	2200      	movs	r2, #0
 80048e4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048ea:	f023 0303 	bic.w	r3, r3, #3
 80048ee:	f043 0201 	orr.w	r2, r3, #1
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	641a      	str	r2, [r3, #64]	@ 0x40
 80048f6:	e001      	b.n	80048fc <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80048f8:	2301      	movs	r3, #1
 80048fa:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	2200      	movs	r2, #0
 8004900:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8004904:	7bfb      	ldrb	r3, [r7, #15]
}
 8004906:	4618      	mov	r0, r3
 8004908:	3710      	adds	r7, #16
 800490a:	46bd      	mov	sp, r7
 800490c:	bd80      	pop	{r7, pc}
	...

08004910 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8004910:	b480      	push	{r7}
 8004912:	b085      	sub	sp, #20
 8004914:	af00      	add	r7, sp, #0
 8004916:	6078      	str	r0, [r7, #4]
 8004918:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800491a:	2300      	movs	r3, #0
 800491c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004924:	2b01      	cmp	r3, #1
 8004926:	d101      	bne.n	800492c <HAL_ADC_ConfigChannel+0x1c>
 8004928:	2302      	movs	r3, #2
 800492a:	e113      	b.n	8004b54 <HAL_ADC_ConfigChannel+0x244>
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	2201      	movs	r2, #1
 8004930:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8004934:	683b      	ldr	r3, [r7, #0]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	2b09      	cmp	r3, #9
 800493a:	d925      	bls.n	8004988 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	68d9      	ldr	r1, [r3, #12]
 8004942:	683b      	ldr	r3, [r7, #0]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	b29b      	uxth	r3, r3
 8004948:	461a      	mov	r2, r3
 800494a:	4613      	mov	r3, r2
 800494c:	005b      	lsls	r3, r3, #1
 800494e:	4413      	add	r3, r2
 8004950:	3b1e      	subs	r3, #30
 8004952:	2207      	movs	r2, #7
 8004954:	fa02 f303 	lsl.w	r3, r2, r3
 8004958:	43da      	mvns	r2, r3
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	400a      	ands	r2, r1
 8004960:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	68d9      	ldr	r1, [r3, #12]
 8004968:	683b      	ldr	r3, [r7, #0]
 800496a:	689a      	ldr	r2, [r3, #8]
 800496c:	683b      	ldr	r3, [r7, #0]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	b29b      	uxth	r3, r3
 8004972:	4618      	mov	r0, r3
 8004974:	4603      	mov	r3, r0
 8004976:	005b      	lsls	r3, r3, #1
 8004978:	4403      	add	r3, r0
 800497a:	3b1e      	subs	r3, #30
 800497c:	409a      	lsls	r2, r3
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	430a      	orrs	r2, r1
 8004984:	60da      	str	r2, [r3, #12]
 8004986:	e022      	b.n	80049ce <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	6919      	ldr	r1, [r3, #16]
 800498e:	683b      	ldr	r3, [r7, #0]
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	b29b      	uxth	r3, r3
 8004994:	461a      	mov	r2, r3
 8004996:	4613      	mov	r3, r2
 8004998:	005b      	lsls	r3, r3, #1
 800499a:	4413      	add	r3, r2
 800499c:	2207      	movs	r2, #7
 800499e:	fa02 f303 	lsl.w	r3, r2, r3
 80049a2:	43da      	mvns	r2, r3
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	400a      	ands	r2, r1
 80049aa:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	6919      	ldr	r1, [r3, #16]
 80049b2:	683b      	ldr	r3, [r7, #0]
 80049b4:	689a      	ldr	r2, [r3, #8]
 80049b6:	683b      	ldr	r3, [r7, #0]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	b29b      	uxth	r3, r3
 80049bc:	4618      	mov	r0, r3
 80049be:	4603      	mov	r3, r0
 80049c0:	005b      	lsls	r3, r3, #1
 80049c2:	4403      	add	r3, r0
 80049c4:	409a      	lsls	r2, r3
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	430a      	orrs	r2, r1
 80049cc:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80049ce:	683b      	ldr	r3, [r7, #0]
 80049d0:	685b      	ldr	r3, [r3, #4]
 80049d2:	2b06      	cmp	r3, #6
 80049d4:	d824      	bhi.n	8004a20 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80049dc:	683b      	ldr	r3, [r7, #0]
 80049de:	685a      	ldr	r2, [r3, #4]
 80049e0:	4613      	mov	r3, r2
 80049e2:	009b      	lsls	r3, r3, #2
 80049e4:	4413      	add	r3, r2
 80049e6:	3b05      	subs	r3, #5
 80049e8:	221f      	movs	r2, #31
 80049ea:	fa02 f303 	lsl.w	r3, r2, r3
 80049ee:	43da      	mvns	r2, r3
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	400a      	ands	r2, r1
 80049f6:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80049fe:	683b      	ldr	r3, [r7, #0]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	b29b      	uxth	r3, r3
 8004a04:	4618      	mov	r0, r3
 8004a06:	683b      	ldr	r3, [r7, #0]
 8004a08:	685a      	ldr	r2, [r3, #4]
 8004a0a:	4613      	mov	r3, r2
 8004a0c:	009b      	lsls	r3, r3, #2
 8004a0e:	4413      	add	r3, r2
 8004a10:	3b05      	subs	r3, #5
 8004a12:	fa00 f203 	lsl.w	r2, r0, r3
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	430a      	orrs	r2, r1
 8004a1c:	635a      	str	r2, [r3, #52]	@ 0x34
 8004a1e:	e04c      	b.n	8004aba <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8004a20:	683b      	ldr	r3, [r7, #0]
 8004a22:	685b      	ldr	r3, [r3, #4]
 8004a24:	2b0c      	cmp	r3, #12
 8004a26:	d824      	bhi.n	8004a72 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8004a2e:	683b      	ldr	r3, [r7, #0]
 8004a30:	685a      	ldr	r2, [r3, #4]
 8004a32:	4613      	mov	r3, r2
 8004a34:	009b      	lsls	r3, r3, #2
 8004a36:	4413      	add	r3, r2
 8004a38:	3b23      	subs	r3, #35	@ 0x23
 8004a3a:	221f      	movs	r2, #31
 8004a3c:	fa02 f303 	lsl.w	r3, r2, r3
 8004a40:	43da      	mvns	r2, r3
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	400a      	ands	r2, r1
 8004a48:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8004a50:	683b      	ldr	r3, [r7, #0]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	b29b      	uxth	r3, r3
 8004a56:	4618      	mov	r0, r3
 8004a58:	683b      	ldr	r3, [r7, #0]
 8004a5a:	685a      	ldr	r2, [r3, #4]
 8004a5c:	4613      	mov	r3, r2
 8004a5e:	009b      	lsls	r3, r3, #2
 8004a60:	4413      	add	r3, r2
 8004a62:	3b23      	subs	r3, #35	@ 0x23
 8004a64:	fa00 f203 	lsl.w	r2, r0, r3
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	430a      	orrs	r2, r1
 8004a6e:	631a      	str	r2, [r3, #48]	@ 0x30
 8004a70:	e023      	b.n	8004aba <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8004a78:	683b      	ldr	r3, [r7, #0]
 8004a7a:	685a      	ldr	r2, [r3, #4]
 8004a7c:	4613      	mov	r3, r2
 8004a7e:	009b      	lsls	r3, r3, #2
 8004a80:	4413      	add	r3, r2
 8004a82:	3b41      	subs	r3, #65	@ 0x41
 8004a84:	221f      	movs	r2, #31
 8004a86:	fa02 f303 	lsl.w	r3, r2, r3
 8004a8a:	43da      	mvns	r2, r3
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	400a      	ands	r2, r1
 8004a92:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8004a9a:	683b      	ldr	r3, [r7, #0]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	b29b      	uxth	r3, r3
 8004aa0:	4618      	mov	r0, r3
 8004aa2:	683b      	ldr	r3, [r7, #0]
 8004aa4:	685a      	ldr	r2, [r3, #4]
 8004aa6:	4613      	mov	r3, r2
 8004aa8:	009b      	lsls	r3, r3, #2
 8004aaa:	4413      	add	r3, r2
 8004aac:	3b41      	subs	r3, #65	@ 0x41
 8004aae:	fa00 f203 	lsl.w	r2, r0, r3
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	430a      	orrs	r2, r1
 8004ab8:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004aba:	4b29      	ldr	r3, [pc, #164]	@ (8004b60 <HAL_ADC_ConfigChannel+0x250>)
 8004abc:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	4a28      	ldr	r2, [pc, #160]	@ (8004b64 <HAL_ADC_ConfigChannel+0x254>)
 8004ac4:	4293      	cmp	r3, r2
 8004ac6:	d10f      	bne.n	8004ae8 <HAL_ADC_ConfigChannel+0x1d8>
 8004ac8:	683b      	ldr	r3, [r7, #0]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	2b12      	cmp	r3, #18
 8004ace:	d10b      	bne.n	8004ae8 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	685b      	ldr	r3, [r3, #4]
 8004ad4:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	685b      	ldr	r3, [r3, #4]
 8004ae0:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	4a1d      	ldr	r2, [pc, #116]	@ (8004b64 <HAL_ADC_ConfigChannel+0x254>)
 8004aee:	4293      	cmp	r3, r2
 8004af0:	d12b      	bne.n	8004b4a <HAL_ADC_ConfigChannel+0x23a>
 8004af2:	683b      	ldr	r3, [r7, #0]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	4a1c      	ldr	r2, [pc, #112]	@ (8004b68 <HAL_ADC_ConfigChannel+0x258>)
 8004af8:	4293      	cmp	r3, r2
 8004afa:	d003      	beq.n	8004b04 <HAL_ADC_ConfigChannel+0x1f4>
 8004afc:	683b      	ldr	r3, [r7, #0]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	2b11      	cmp	r3, #17
 8004b02:	d122      	bne.n	8004b4a <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	685b      	ldr	r3, [r3, #4]
 8004b08:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	685b      	ldr	r3, [r3, #4]
 8004b14:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8004b1c:	683b      	ldr	r3, [r7, #0]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	4a11      	ldr	r2, [pc, #68]	@ (8004b68 <HAL_ADC_ConfigChannel+0x258>)
 8004b22:	4293      	cmp	r3, r2
 8004b24:	d111      	bne.n	8004b4a <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8004b26:	4b11      	ldr	r3, [pc, #68]	@ (8004b6c <HAL_ADC_ConfigChannel+0x25c>)
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	4a11      	ldr	r2, [pc, #68]	@ (8004b70 <HAL_ADC_ConfigChannel+0x260>)
 8004b2c:	fba2 2303 	umull	r2, r3, r2, r3
 8004b30:	0c9a      	lsrs	r2, r3, #18
 8004b32:	4613      	mov	r3, r2
 8004b34:	009b      	lsls	r3, r3, #2
 8004b36:	4413      	add	r3, r2
 8004b38:	005b      	lsls	r3, r3, #1
 8004b3a:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8004b3c:	e002      	b.n	8004b44 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8004b3e:	68bb      	ldr	r3, [r7, #8]
 8004b40:	3b01      	subs	r3, #1
 8004b42:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8004b44:	68bb      	ldr	r3, [r7, #8]
 8004b46:	2b00      	cmp	r3, #0
 8004b48:	d1f9      	bne.n	8004b3e <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	2200      	movs	r2, #0
 8004b4e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8004b52:	2300      	movs	r3, #0
}
 8004b54:	4618      	mov	r0, r3
 8004b56:	3714      	adds	r7, #20
 8004b58:	46bd      	mov	sp, r7
 8004b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b5e:	4770      	bx	lr
 8004b60:	40012300 	.word	0x40012300
 8004b64:	40012000 	.word	0x40012000
 8004b68:	10000012 	.word	0x10000012
 8004b6c:	20000014 	.word	0x20000014
 8004b70:	431bde83 	.word	0x431bde83

08004b74 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8004b74:	b480      	push	{r7}
 8004b76:	b085      	sub	sp, #20
 8004b78:	af00      	add	r7, sp, #0
 8004b7a:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004b7c:	4b79      	ldr	r3, [pc, #484]	@ (8004d64 <ADC_Init+0x1f0>)
 8004b7e:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	685b      	ldr	r3, [r3, #4]
 8004b84:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	685a      	ldr	r2, [r3, #4]
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	685b      	ldr	r3, [r3, #4]
 8004b94:	431a      	orrs	r2, r3
 8004b96:	68fb      	ldr	r3, [r7, #12]
 8004b98:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	685a      	ldr	r2, [r3, #4]
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004ba8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	6859      	ldr	r1, [r3, #4]
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	691b      	ldr	r3, [r3, #16]
 8004bb4:	021a      	lsls	r2, r3, #8
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	430a      	orrs	r2, r1
 8004bbc:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	685a      	ldr	r2, [r3, #4]
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8004bcc:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	6859      	ldr	r1, [r3, #4]
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	689a      	ldr	r2, [r3, #8]
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	430a      	orrs	r2, r1
 8004bde:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	689a      	ldr	r2, [r3, #8]
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004bee:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	6899      	ldr	r1, [r3, #8]
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	68da      	ldr	r2, [r3, #12]
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	430a      	orrs	r2, r1
 8004c00:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c06:	4a58      	ldr	r2, [pc, #352]	@ (8004d68 <ADC_Init+0x1f4>)
 8004c08:	4293      	cmp	r3, r2
 8004c0a:	d022      	beq.n	8004c52 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	689a      	ldr	r2, [r3, #8]
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8004c1a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	6899      	ldr	r1, [r3, #8]
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	430a      	orrs	r2, r1
 8004c2c:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	689a      	ldr	r2, [r3, #8]
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8004c3c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	6899      	ldr	r1, [r3, #8]
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	430a      	orrs	r2, r1
 8004c4e:	609a      	str	r2, [r3, #8]
 8004c50:	e00f      	b.n	8004c72 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	689a      	ldr	r2, [r3, #8]
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8004c60:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	689a      	ldr	r2, [r3, #8]
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8004c70:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	689a      	ldr	r2, [r3, #8]
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	f022 0202 	bic.w	r2, r2, #2
 8004c80:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	6899      	ldr	r1, [r3, #8]
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	7e1b      	ldrb	r3, [r3, #24]
 8004c8c:	005a      	lsls	r2, r3, #1
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	430a      	orrs	r2, r1
 8004c94:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004c9c:	2b00      	cmp	r3, #0
 8004c9e:	d01b      	beq.n	8004cd8 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	685a      	ldr	r2, [r3, #4]
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004cae:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	685a      	ldr	r2, [r3, #4]
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8004cbe:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	6859      	ldr	r1, [r3, #4]
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004cca:	3b01      	subs	r3, #1
 8004ccc:	035a      	lsls	r2, r3, #13
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	430a      	orrs	r2, r1
 8004cd4:	605a      	str	r2, [r3, #4]
 8004cd6:	e007      	b.n	8004ce8 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	685a      	ldr	r2, [r3, #4]
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004ce6:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8004cf6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	69db      	ldr	r3, [r3, #28]
 8004d02:	3b01      	subs	r3, #1
 8004d04:	051a      	lsls	r2, r3, #20
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	430a      	orrs	r2, r1
 8004d0c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	689a      	ldr	r2, [r3, #8]
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8004d1c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	6899      	ldr	r1, [r3, #8]
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8004d2a:	025a      	lsls	r2, r3, #9
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	430a      	orrs	r2, r1
 8004d32:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	689a      	ldr	r2, [r3, #8]
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004d42:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	6899      	ldr	r1, [r3, #8]
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	695b      	ldr	r3, [r3, #20]
 8004d4e:	029a      	lsls	r2, r3, #10
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	430a      	orrs	r2, r1
 8004d56:	609a      	str	r2, [r3, #8]
}
 8004d58:	bf00      	nop
 8004d5a:	3714      	adds	r7, #20
 8004d5c:	46bd      	mov	sp, r7
 8004d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d62:	4770      	bx	lr
 8004d64:	40012300 	.word	0x40012300
 8004d68:	0f000001 	.word	0x0f000001

08004d6c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004d6c:	b480      	push	{r7}
 8004d6e:	b085      	sub	sp, #20
 8004d70:	af00      	add	r7, sp, #0
 8004d72:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	f003 0307 	and.w	r3, r3, #7
 8004d7a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004d7c:	4b0c      	ldr	r3, [pc, #48]	@ (8004db0 <__NVIC_SetPriorityGrouping+0x44>)
 8004d7e:	68db      	ldr	r3, [r3, #12]
 8004d80:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004d82:	68ba      	ldr	r2, [r7, #8]
 8004d84:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8004d88:	4013      	ands	r3, r2
 8004d8a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004d90:	68bb      	ldr	r3, [r7, #8]
 8004d92:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004d94:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8004d98:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004d9c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004d9e:	4a04      	ldr	r2, [pc, #16]	@ (8004db0 <__NVIC_SetPriorityGrouping+0x44>)
 8004da0:	68bb      	ldr	r3, [r7, #8]
 8004da2:	60d3      	str	r3, [r2, #12]
}
 8004da4:	bf00      	nop
 8004da6:	3714      	adds	r7, #20
 8004da8:	46bd      	mov	sp, r7
 8004daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dae:	4770      	bx	lr
 8004db0:	e000ed00 	.word	0xe000ed00

08004db4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004db4:	b480      	push	{r7}
 8004db6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004db8:	4b04      	ldr	r3, [pc, #16]	@ (8004dcc <__NVIC_GetPriorityGrouping+0x18>)
 8004dba:	68db      	ldr	r3, [r3, #12]
 8004dbc:	0a1b      	lsrs	r3, r3, #8
 8004dbe:	f003 0307 	and.w	r3, r3, #7
}
 8004dc2:	4618      	mov	r0, r3
 8004dc4:	46bd      	mov	sp, r7
 8004dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dca:	4770      	bx	lr
 8004dcc:	e000ed00 	.word	0xe000ed00

08004dd0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004dd0:	b480      	push	{r7}
 8004dd2:	b083      	sub	sp, #12
 8004dd4:	af00      	add	r7, sp, #0
 8004dd6:	4603      	mov	r3, r0
 8004dd8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004dda:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004dde:	2b00      	cmp	r3, #0
 8004de0:	db0b      	blt.n	8004dfa <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004de2:	79fb      	ldrb	r3, [r7, #7]
 8004de4:	f003 021f 	and.w	r2, r3, #31
 8004de8:	4907      	ldr	r1, [pc, #28]	@ (8004e08 <__NVIC_EnableIRQ+0x38>)
 8004dea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004dee:	095b      	lsrs	r3, r3, #5
 8004df0:	2001      	movs	r0, #1
 8004df2:	fa00 f202 	lsl.w	r2, r0, r2
 8004df6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8004dfa:	bf00      	nop
 8004dfc:	370c      	adds	r7, #12
 8004dfe:	46bd      	mov	sp, r7
 8004e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e04:	4770      	bx	lr
 8004e06:	bf00      	nop
 8004e08:	e000e100 	.word	0xe000e100

08004e0c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004e0c:	b480      	push	{r7}
 8004e0e:	b083      	sub	sp, #12
 8004e10:	af00      	add	r7, sp, #0
 8004e12:	4603      	mov	r3, r0
 8004e14:	6039      	str	r1, [r7, #0]
 8004e16:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004e18:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004e1c:	2b00      	cmp	r3, #0
 8004e1e:	db0a      	blt.n	8004e36 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004e20:	683b      	ldr	r3, [r7, #0]
 8004e22:	b2da      	uxtb	r2, r3
 8004e24:	490c      	ldr	r1, [pc, #48]	@ (8004e58 <__NVIC_SetPriority+0x4c>)
 8004e26:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004e2a:	0112      	lsls	r2, r2, #4
 8004e2c:	b2d2      	uxtb	r2, r2
 8004e2e:	440b      	add	r3, r1
 8004e30:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004e34:	e00a      	b.n	8004e4c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004e36:	683b      	ldr	r3, [r7, #0]
 8004e38:	b2da      	uxtb	r2, r3
 8004e3a:	4908      	ldr	r1, [pc, #32]	@ (8004e5c <__NVIC_SetPriority+0x50>)
 8004e3c:	79fb      	ldrb	r3, [r7, #7]
 8004e3e:	f003 030f 	and.w	r3, r3, #15
 8004e42:	3b04      	subs	r3, #4
 8004e44:	0112      	lsls	r2, r2, #4
 8004e46:	b2d2      	uxtb	r2, r2
 8004e48:	440b      	add	r3, r1
 8004e4a:	761a      	strb	r2, [r3, #24]
}
 8004e4c:	bf00      	nop
 8004e4e:	370c      	adds	r7, #12
 8004e50:	46bd      	mov	sp, r7
 8004e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e56:	4770      	bx	lr
 8004e58:	e000e100 	.word	0xe000e100
 8004e5c:	e000ed00 	.word	0xe000ed00

08004e60 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004e60:	b480      	push	{r7}
 8004e62:	b089      	sub	sp, #36	@ 0x24
 8004e64:	af00      	add	r7, sp, #0
 8004e66:	60f8      	str	r0, [r7, #12]
 8004e68:	60b9      	str	r1, [r7, #8]
 8004e6a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	f003 0307 	and.w	r3, r3, #7
 8004e72:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004e74:	69fb      	ldr	r3, [r7, #28]
 8004e76:	f1c3 0307 	rsb	r3, r3, #7
 8004e7a:	2b04      	cmp	r3, #4
 8004e7c:	bf28      	it	cs
 8004e7e:	2304      	movcs	r3, #4
 8004e80:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004e82:	69fb      	ldr	r3, [r7, #28]
 8004e84:	3304      	adds	r3, #4
 8004e86:	2b06      	cmp	r3, #6
 8004e88:	d902      	bls.n	8004e90 <NVIC_EncodePriority+0x30>
 8004e8a:	69fb      	ldr	r3, [r7, #28]
 8004e8c:	3b03      	subs	r3, #3
 8004e8e:	e000      	b.n	8004e92 <NVIC_EncodePriority+0x32>
 8004e90:	2300      	movs	r3, #0
 8004e92:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004e94:	f04f 32ff 	mov.w	r2, #4294967295
 8004e98:	69bb      	ldr	r3, [r7, #24]
 8004e9a:	fa02 f303 	lsl.w	r3, r2, r3
 8004e9e:	43da      	mvns	r2, r3
 8004ea0:	68bb      	ldr	r3, [r7, #8]
 8004ea2:	401a      	ands	r2, r3
 8004ea4:	697b      	ldr	r3, [r7, #20]
 8004ea6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004ea8:	f04f 31ff 	mov.w	r1, #4294967295
 8004eac:	697b      	ldr	r3, [r7, #20]
 8004eae:	fa01 f303 	lsl.w	r3, r1, r3
 8004eb2:	43d9      	mvns	r1, r3
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004eb8:	4313      	orrs	r3, r2
         );
}
 8004eba:	4618      	mov	r0, r3
 8004ebc:	3724      	adds	r7, #36	@ 0x24
 8004ebe:	46bd      	mov	sp, r7
 8004ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ec4:	4770      	bx	lr
	...

08004ec8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004ec8:	b580      	push	{r7, lr}
 8004eca:	b082      	sub	sp, #8
 8004ecc:	af00      	add	r7, sp, #0
 8004ece:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	3b01      	subs	r3, #1
 8004ed4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004ed8:	d301      	bcc.n	8004ede <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004eda:	2301      	movs	r3, #1
 8004edc:	e00f      	b.n	8004efe <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004ede:	4a0a      	ldr	r2, [pc, #40]	@ (8004f08 <SysTick_Config+0x40>)
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	3b01      	subs	r3, #1
 8004ee4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004ee6:	210f      	movs	r1, #15
 8004ee8:	f04f 30ff 	mov.w	r0, #4294967295
 8004eec:	f7ff ff8e 	bl	8004e0c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004ef0:	4b05      	ldr	r3, [pc, #20]	@ (8004f08 <SysTick_Config+0x40>)
 8004ef2:	2200      	movs	r2, #0
 8004ef4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004ef6:	4b04      	ldr	r3, [pc, #16]	@ (8004f08 <SysTick_Config+0x40>)
 8004ef8:	2207      	movs	r2, #7
 8004efa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004efc:	2300      	movs	r3, #0
}
 8004efe:	4618      	mov	r0, r3
 8004f00:	3708      	adds	r7, #8
 8004f02:	46bd      	mov	sp, r7
 8004f04:	bd80      	pop	{r7, pc}
 8004f06:	bf00      	nop
 8004f08:	e000e010 	.word	0xe000e010

08004f0c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004f0c:	b580      	push	{r7, lr}
 8004f0e:	b082      	sub	sp, #8
 8004f10:	af00      	add	r7, sp, #0
 8004f12:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004f14:	6878      	ldr	r0, [r7, #4]
 8004f16:	f7ff ff29 	bl	8004d6c <__NVIC_SetPriorityGrouping>
}
 8004f1a:	bf00      	nop
 8004f1c:	3708      	adds	r7, #8
 8004f1e:	46bd      	mov	sp, r7
 8004f20:	bd80      	pop	{r7, pc}

08004f22 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004f22:	b580      	push	{r7, lr}
 8004f24:	b086      	sub	sp, #24
 8004f26:	af00      	add	r7, sp, #0
 8004f28:	4603      	mov	r3, r0
 8004f2a:	60b9      	str	r1, [r7, #8]
 8004f2c:	607a      	str	r2, [r7, #4]
 8004f2e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004f30:	2300      	movs	r3, #0
 8004f32:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004f34:	f7ff ff3e 	bl	8004db4 <__NVIC_GetPriorityGrouping>
 8004f38:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004f3a:	687a      	ldr	r2, [r7, #4]
 8004f3c:	68b9      	ldr	r1, [r7, #8]
 8004f3e:	6978      	ldr	r0, [r7, #20]
 8004f40:	f7ff ff8e 	bl	8004e60 <NVIC_EncodePriority>
 8004f44:	4602      	mov	r2, r0
 8004f46:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004f4a:	4611      	mov	r1, r2
 8004f4c:	4618      	mov	r0, r3
 8004f4e:	f7ff ff5d 	bl	8004e0c <__NVIC_SetPriority>
}
 8004f52:	bf00      	nop
 8004f54:	3718      	adds	r7, #24
 8004f56:	46bd      	mov	sp, r7
 8004f58:	bd80      	pop	{r7, pc}

08004f5a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004f5a:	b580      	push	{r7, lr}
 8004f5c:	b082      	sub	sp, #8
 8004f5e:	af00      	add	r7, sp, #0
 8004f60:	4603      	mov	r3, r0
 8004f62:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004f64:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004f68:	4618      	mov	r0, r3
 8004f6a:	f7ff ff31 	bl	8004dd0 <__NVIC_EnableIRQ>
}
 8004f6e:	bf00      	nop
 8004f70:	3708      	adds	r7, #8
 8004f72:	46bd      	mov	sp, r7
 8004f74:	bd80      	pop	{r7, pc}

08004f76 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004f76:	b580      	push	{r7, lr}
 8004f78:	b082      	sub	sp, #8
 8004f7a:	af00      	add	r7, sp, #0
 8004f7c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004f7e:	6878      	ldr	r0, [r7, #4]
 8004f80:	f7ff ffa2 	bl	8004ec8 <SysTick_Config>
 8004f84:	4603      	mov	r3, r0
}
 8004f86:	4618      	mov	r0, r3
 8004f88:	3708      	adds	r7, #8
 8004f8a:	46bd      	mov	sp, r7
 8004f8c:	bd80      	pop	{r7, pc}

08004f8e <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8004f8e:	b580      	push	{r7, lr}
 8004f90:	b082      	sub	sp, #8
 8004f92:	af00      	add	r7, sp, #0
 8004f94:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	2b00      	cmp	r3, #0
 8004f9a:	d101      	bne.n	8004fa0 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8004f9c:	2301      	movs	r3, #1
 8004f9e:	e014      	b.n	8004fca <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	791b      	ldrb	r3, [r3, #4]
 8004fa4:	b2db      	uxtb	r3, r3
 8004fa6:	2b00      	cmp	r3, #0
 8004fa8:	d105      	bne.n	8004fb6 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	2200      	movs	r2, #0
 8004fae:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8004fb0:	6878      	ldr	r0, [r7, #4]
 8004fb2:	f7fe fb4b 	bl	800364c <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	2202      	movs	r2, #2
 8004fba:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	2200      	movs	r2, #0
 8004fc0:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	2201      	movs	r2, #1
 8004fc6:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8004fc8:	2300      	movs	r3, #0
}
 8004fca:	4618      	mov	r0, r3
 8004fcc:	3708      	adds	r7, #8
 8004fce:	46bd      	mov	sp, r7
 8004fd0:	bd80      	pop	{r7, pc}

08004fd2 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8004fd2:	b480      	push	{r7}
 8004fd4:	b089      	sub	sp, #36	@ 0x24
 8004fd6:	af00      	add	r7, sp, #0
 8004fd8:	60f8      	str	r0, [r7, #12]
 8004fda:	60b9      	str	r1, [r7, #8]
 8004fdc:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004fde:	2300      	movs	r3, #0
 8004fe0:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpreg1;
  uint32_t tmpreg2;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	2b00      	cmp	r3, #0
 8004fe6:	d002      	beq.n	8004fee <HAL_DAC_ConfigChannel+0x1c>
 8004fe8:	68bb      	ldr	r3, [r7, #8]
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	d101      	bne.n	8004ff2 <HAL_DAC_ConfigChannel+0x20>
  {
    return HAL_ERROR;
 8004fee:	2301      	movs	r3, #1
 8004ff0:	e042      	b.n	8005078 <HAL_DAC_ConfigChannel+0xa6>
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8004ff2:	68fb      	ldr	r3, [r7, #12]
 8004ff4:	795b      	ldrb	r3, [r3, #5]
 8004ff6:	2b01      	cmp	r3, #1
 8004ff8:	d101      	bne.n	8004ffe <HAL_DAC_ConfigChannel+0x2c>
 8004ffa:	2302      	movs	r3, #2
 8004ffc:	e03c      	b.n	8005078 <HAL_DAC_ConfigChannel+0xa6>
 8004ffe:	68fb      	ldr	r3, [r7, #12]
 8005000:	2201      	movs	r2, #1
 8005002:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8005004:	68fb      	ldr	r3, [r7, #12]
 8005006:	2202      	movs	r2, #2
 8005008:	711a      	strb	r2, [r3, #4]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	61bb      	str	r3, [r7, #24]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1))
               << (Channel & 0x10UL));
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	f003 0310 	and.w	r3, r3, #16
 8005018:	f640 72fe 	movw	r2, #4094	@ 0xffe
 800501c:	fa02 f303 	lsl.w	r3, r2, r3
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1))
 8005020:	43db      	mvns	r3, r3
 8005022:	69ba      	ldr	r2, [r7, #24]
 8005024:	4013      	ands	r3, r2
 8005026:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 8005028:	68bb      	ldr	r3, [r7, #8]
 800502a:	681a      	ldr	r2, [r3, #0]
 800502c:	68bb      	ldr	r3, [r7, #8]
 800502e:	685b      	ldr	r3, [r3, #4]
 8005030:	4313      	orrs	r3, r2
 8005032:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	f003 0310 	and.w	r3, r3, #16
 800503a:	697a      	ldr	r2, [r7, #20]
 800503c:	fa02 f303 	lsl.w	r3, r2, r3
 8005040:	69ba      	ldr	r2, [r7, #24]
 8005042:	4313      	orrs	r3, r2
 8005044:	61bb      	str	r3, [r7, #24]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8005046:	68fb      	ldr	r3, [r7, #12]
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	69ba      	ldr	r2, [r7, #24]
 800504c:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	6819      	ldr	r1, [r3, #0]
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	f003 0310 	and.w	r3, r3, #16
 800505a:	22c0      	movs	r2, #192	@ 0xc0
 800505c:	fa02 f303 	lsl.w	r3, r2, r3
 8005060:	43da      	mvns	r2, r3
 8005062:	68fb      	ldr	r3, [r7, #12]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	400a      	ands	r2, r1
 8005068:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 800506a:	68fb      	ldr	r3, [r7, #12]
 800506c:	2201      	movs	r2, #1
 800506e:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	2200      	movs	r2, #0
 8005074:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 8005076:	7ffb      	ldrb	r3, [r7, #31]
}
 8005078:	4618      	mov	r0, r3
 800507a:	3724      	adds	r7, #36	@ 0x24
 800507c:	46bd      	mov	sp, r7
 800507e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005082:	4770      	bx	lr

08005084 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8005084:	b580      	push	{r7, lr}
 8005086:	b086      	sub	sp, #24
 8005088:	af00      	add	r7, sp, #0
 800508a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800508c:	2300      	movs	r3, #0
 800508e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8005090:	f7ff fbbe 	bl	8004810 <HAL_GetTick>
 8005094:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	2b00      	cmp	r3, #0
 800509a:	d101      	bne.n	80050a0 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800509c:	2301      	movs	r3, #1
 800509e:	e099      	b.n	80051d4 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	2202      	movs	r2, #2
 80050a4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	2200      	movs	r2, #0
 80050ac:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	681a      	ldr	r2, [r3, #0]
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	f022 0201 	bic.w	r2, r2, #1
 80050be:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80050c0:	e00f      	b.n	80050e2 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80050c2:	f7ff fba5 	bl	8004810 <HAL_GetTick>
 80050c6:	4602      	mov	r2, r0
 80050c8:	693b      	ldr	r3, [r7, #16]
 80050ca:	1ad3      	subs	r3, r2, r3
 80050cc:	2b05      	cmp	r3, #5
 80050ce:	d908      	bls.n	80050e2 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	2220      	movs	r2, #32
 80050d4:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	2203      	movs	r2, #3
 80050da:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 80050de:	2303      	movs	r3, #3
 80050e0:	e078      	b.n	80051d4 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	f003 0301 	and.w	r3, r3, #1
 80050ec:	2b00      	cmp	r3, #0
 80050ee:	d1e8      	bne.n	80050c2 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80050f8:	697a      	ldr	r2, [r7, #20]
 80050fa:	4b38      	ldr	r3, [pc, #224]	@ (80051dc <HAL_DMA_Init+0x158>)
 80050fc:	4013      	ands	r3, r2
 80050fe:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	685a      	ldr	r2, [r3, #4]
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	689b      	ldr	r3, [r3, #8]
 8005108:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800510e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	691b      	ldr	r3, [r3, #16]
 8005114:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800511a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	699b      	ldr	r3, [r3, #24]
 8005120:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005126:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	6a1b      	ldr	r3, [r3, #32]
 800512c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800512e:	697a      	ldr	r2, [r7, #20]
 8005130:	4313      	orrs	r3, r2
 8005132:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005138:	2b04      	cmp	r3, #4
 800513a:	d107      	bne.n	800514c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005144:	4313      	orrs	r3, r2
 8005146:	697a      	ldr	r2, [r7, #20]
 8005148:	4313      	orrs	r3, r2
 800514a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	697a      	ldr	r2, [r7, #20]
 8005152:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	695b      	ldr	r3, [r3, #20]
 800515a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800515c:	697b      	ldr	r3, [r7, #20]
 800515e:	f023 0307 	bic.w	r3, r3, #7
 8005162:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005168:	697a      	ldr	r2, [r7, #20]
 800516a:	4313      	orrs	r3, r2
 800516c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005172:	2b04      	cmp	r3, #4
 8005174:	d117      	bne.n	80051a6 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800517a:	697a      	ldr	r2, [r7, #20]
 800517c:	4313      	orrs	r3, r2
 800517e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005184:	2b00      	cmp	r3, #0
 8005186:	d00e      	beq.n	80051a6 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8005188:	6878      	ldr	r0, [r7, #4]
 800518a:	f000 fa7b 	bl	8005684 <DMA_CheckFifoParam>
 800518e:	4603      	mov	r3, r0
 8005190:	2b00      	cmp	r3, #0
 8005192:	d008      	beq.n	80051a6 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	2240      	movs	r2, #64	@ 0x40
 8005198:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	2201      	movs	r2, #1
 800519e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 80051a2:	2301      	movs	r3, #1
 80051a4:	e016      	b.n	80051d4 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	697a      	ldr	r2, [r7, #20]
 80051ac:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80051ae:	6878      	ldr	r0, [r7, #4]
 80051b0:	f000 fa32 	bl	8005618 <DMA_CalcBaseAndBitshift>
 80051b4:	4603      	mov	r3, r0
 80051b6:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80051bc:	223f      	movs	r2, #63	@ 0x3f
 80051be:	409a      	lsls	r2, r3
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	2200      	movs	r2, #0
 80051c8:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	2201      	movs	r2, #1
 80051ce:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 80051d2:	2300      	movs	r3, #0
}
 80051d4:	4618      	mov	r0, r3
 80051d6:	3718      	adds	r7, #24
 80051d8:	46bd      	mov	sp, r7
 80051da:	bd80      	pop	{r7, pc}
 80051dc:	f010803f 	.word	0xf010803f

080051e0 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80051e0:	b580      	push	{r7, lr}
 80051e2:	b084      	sub	sp, #16
 80051e4:	af00      	add	r7, sp, #0
 80051e6:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80051ec:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80051ee:	f7ff fb0f 	bl	8004810 <HAL_GetTick>
 80051f2:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80051fa:	b2db      	uxtb	r3, r3
 80051fc:	2b02      	cmp	r3, #2
 80051fe:	d008      	beq.n	8005212 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	2280      	movs	r2, #128	@ 0x80
 8005204:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	2200      	movs	r2, #0
 800520a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 800520e:	2301      	movs	r3, #1
 8005210:	e052      	b.n	80052b8 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	681a      	ldr	r2, [r3, #0]
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	f022 0216 	bic.w	r2, r2, #22
 8005220:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	695a      	ldr	r2, [r3, #20]
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005230:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005236:	2b00      	cmp	r3, #0
 8005238:	d103      	bne.n	8005242 <HAL_DMA_Abort+0x62>
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800523e:	2b00      	cmp	r3, #0
 8005240:	d007      	beq.n	8005252 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	681a      	ldr	r2, [r3, #0]
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	f022 0208 	bic.w	r2, r2, #8
 8005250:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	681a      	ldr	r2, [r3, #0]
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	f022 0201 	bic.w	r2, r2, #1
 8005260:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005262:	e013      	b.n	800528c <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005264:	f7ff fad4 	bl	8004810 <HAL_GetTick>
 8005268:	4602      	mov	r2, r0
 800526a:	68bb      	ldr	r3, [r7, #8]
 800526c:	1ad3      	subs	r3, r2, r3
 800526e:	2b05      	cmp	r3, #5
 8005270:	d90c      	bls.n	800528c <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	2220      	movs	r2, #32
 8005276:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	2203      	movs	r2, #3
 800527c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	2200      	movs	r2, #0
 8005284:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8005288:	2303      	movs	r3, #3
 800528a:	e015      	b.n	80052b8 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	f003 0301 	and.w	r3, r3, #1
 8005296:	2b00      	cmp	r3, #0
 8005298:	d1e4      	bne.n	8005264 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800529e:	223f      	movs	r2, #63	@ 0x3f
 80052a0:	409a      	lsls	r2, r3
 80052a2:	68fb      	ldr	r3, [r7, #12]
 80052a4:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	2201      	movs	r2, #1
 80052aa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	2200      	movs	r2, #0
 80052b2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 80052b6:	2300      	movs	r3, #0
}
 80052b8:	4618      	mov	r0, r3
 80052ba:	3710      	adds	r7, #16
 80052bc:	46bd      	mov	sp, r7
 80052be:	bd80      	pop	{r7, pc}

080052c0 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80052c0:	b480      	push	{r7}
 80052c2:	b083      	sub	sp, #12
 80052c4:	af00      	add	r7, sp, #0
 80052c6:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80052ce:	b2db      	uxtb	r3, r3
 80052d0:	2b02      	cmp	r3, #2
 80052d2:	d004      	beq.n	80052de <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	2280      	movs	r2, #128	@ 0x80
 80052d8:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80052da:	2301      	movs	r3, #1
 80052dc:	e00c      	b.n	80052f8 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	2205      	movs	r2, #5
 80052e2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	681a      	ldr	r2, [r3, #0]
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	f022 0201 	bic.w	r2, r2, #1
 80052f4:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80052f6:	2300      	movs	r3, #0
}
 80052f8:	4618      	mov	r0, r3
 80052fa:	370c      	adds	r7, #12
 80052fc:	46bd      	mov	sp, r7
 80052fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005302:	4770      	bx	lr

08005304 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8005304:	b580      	push	{r7, lr}
 8005306:	b086      	sub	sp, #24
 8005308:	af00      	add	r7, sp, #0
 800530a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 800530c:	2300      	movs	r3, #0
 800530e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8005310:	4b8e      	ldr	r3, [pc, #568]	@ (800554c <HAL_DMA_IRQHandler+0x248>)
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	4a8e      	ldr	r2, [pc, #568]	@ (8005550 <HAL_DMA_IRQHandler+0x24c>)
 8005316:	fba2 2303 	umull	r2, r3, r2, r3
 800531a:	0a9b      	lsrs	r3, r3, #10
 800531c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005322:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8005324:	693b      	ldr	r3, [r7, #16]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800532e:	2208      	movs	r2, #8
 8005330:	409a      	lsls	r2, r3
 8005332:	68fb      	ldr	r3, [r7, #12]
 8005334:	4013      	ands	r3, r2
 8005336:	2b00      	cmp	r3, #0
 8005338:	d01a      	beq.n	8005370 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	f003 0304 	and.w	r3, r3, #4
 8005344:	2b00      	cmp	r3, #0
 8005346:	d013      	beq.n	8005370 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	681a      	ldr	r2, [r3, #0]
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	f022 0204 	bic.w	r2, r2, #4
 8005356:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800535c:	2208      	movs	r2, #8
 800535e:	409a      	lsls	r2, r3
 8005360:	693b      	ldr	r3, [r7, #16]
 8005362:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005368:	f043 0201 	orr.w	r2, r3, #1
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005374:	2201      	movs	r2, #1
 8005376:	409a      	lsls	r2, r3
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	4013      	ands	r3, r2
 800537c:	2b00      	cmp	r3, #0
 800537e:	d012      	beq.n	80053a6 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	695b      	ldr	r3, [r3, #20]
 8005386:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800538a:	2b00      	cmp	r3, #0
 800538c:	d00b      	beq.n	80053a6 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005392:	2201      	movs	r2, #1
 8005394:	409a      	lsls	r2, r3
 8005396:	693b      	ldr	r3, [r7, #16]
 8005398:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800539e:	f043 0202 	orr.w	r2, r3, #2
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80053aa:	2204      	movs	r2, #4
 80053ac:	409a      	lsls	r2, r3
 80053ae:	68fb      	ldr	r3, [r7, #12]
 80053b0:	4013      	ands	r3, r2
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	d012      	beq.n	80053dc <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	f003 0302 	and.w	r3, r3, #2
 80053c0:	2b00      	cmp	r3, #0
 80053c2:	d00b      	beq.n	80053dc <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80053c8:	2204      	movs	r2, #4
 80053ca:	409a      	lsls	r2, r3
 80053cc:	693b      	ldr	r3, [r7, #16]
 80053ce:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80053d4:	f043 0204 	orr.w	r2, r3, #4
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80053e0:	2210      	movs	r2, #16
 80053e2:	409a      	lsls	r2, r3
 80053e4:	68fb      	ldr	r3, [r7, #12]
 80053e6:	4013      	ands	r3, r2
 80053e8:	2b00      	cmp	r3, #0
 80053ea:	d043      	beq.n	8005474 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	f003 0308 	and.w	r3, r3, #8
 80053f6:	2b00      	cmp	r3, #0
 80053f8:	d03c      	beq.n	8005474 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80053fe:	2210      	movs	r2, #16
 8005400:	409a      	lsls	r2, r3
 8005402:	693b      	ldr	r3, [r7, #16]
 8005404:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005410:	2b00      	cmp	r3, #0
 8005412:	d018      	beq.n	8005446 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800541e:	2b00      	cmp	r3, #0
 8005420:	d108      	bne.n	8005434 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005426:	2b00      	cmp	r3, #0
 8005428:	d024      	beq.n	8005474 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800542e:	6878      	ldr	r0, [r7, #4]
 8005430:	4798      	blx	r3
 8005432:	e01f      	b.n	8005474 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005438:	2b00      	cmp	r3, #0
 800543a:	d01b      	beq.n	8005474 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005440:	6878      	ldr	r0, [r7, #4]
 8005442:	4798      	blx	r3
 8005444:	e016      	b.n	8005474 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005450:	2b00      	cmp	r3, #0
 8005452:	d107      	bne.n	8005464 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	681a      	ldr	r2, [r3, #0]
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	f022 0208 	bic.w	r2, r2, #8
 8005462:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005468:	2b00      	cmp	r3, #0
 800546a:	d003      	beq.n	8005474 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005470:	6878      	ldr	r0, [r7, #4]
 8005472:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005478:	2220      	movs	r2, #32
 800547a:	409a      	lsls	r2, r3
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	4013      	ands	r3, r2
 8005480:	2b00      	cmp	r3, #0
 8005482:	f000 808f 	beq.w	80055a4 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	f003 0310 	and.w	r3, r3, #16
 8005490:	2b00      	cmp	r3, #0
 8005492:	f000 8087 	beq.w	80055a4 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800549a:	2220      	movs	r2, #32
 800549c:	409a      	lsls	r2, r3
 800549e:	693b      	ldr	r3, [r7, #16]
 80054a0:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80054a8:	b2db      	uxtb	r3, r3
 80054aa:	2b05      	cmp	r3, #5
 80054ac:	d136      	bne.n	800551c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	681a      	ldr	r2, [r3, #0]
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	f022 0216 	bic.w	r2, r2, #22
 80054bc:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	695a      	ldr	r2, [r3, #20]
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80054cc:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054d2:	2b00      	cmp	r3, #0
 80054d4:	d103      	bne.n	80054de <HAL_DMA_IRQHandler+0x1da>
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80054da:	2b00      	cmp	r3, #0
 80054dc:	d007      	beq.n	80054ee <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	681a      	ldr	r2, [r3, #0]
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	f022 0208 	bic.w	r2, r2, #8
 80054ec:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80054f2:	223f      	movs	r2, #63	@ 0x3f
 80054f4:	409a      	lsls	r2, r3
 80054f6:	693b      	ldr	r3, [r7, #16]
 80054f8:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	2201      	movs	r2, #1
 80054fe:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	2200      	movs	r2, #0
 8005506:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800550e:	2b00      	cmp	r3, #0
 8005510:	d07e      	beq.n	8005610 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005516:	6878      	ldr	r0, [r7, #4]
 8005518:	4798      	blx	r3
        }
        return;
 800551a:	e079      	b.n	8005610 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005526:	2b00      	cmp	r3, #0
 8005528:	d01d      	beq.n	8005566 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005534:	2b00      	cmp	r3, #0
 8005536:	d10d      	bne.n	8005554 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800553c:	2b00      	cmp	r3, #0
 800553e:	d031      	beq.n	80055a4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005544:	6878      	ldr	r0, [r7, #4]
 8005546:	4798      	blx	r3
 8005548:	e02c      	b.n	80055a4 <HAL_DMA_IRQHandler+0x2a0>
 800554a:	bf00      	nop
 800554c:	20000014 	.word	0x20000014
 8005550:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005558:	2b00      	cmp	r3, #0
 800555a:	d023      	beq.n	80055a4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005560:	6878      	ldr	r0, [r7, #4]
 8005562:	4798      	blx	r3
 8005564:	e01e      	b.n	80055a4 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005570:	2b00      	cmp	r3, #0
 8005572:	d10f      	bne.n	8005594 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	681a      	ldr	r2, [r3, #0]
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	f022 0210 	bic.w	r2, r2, #16
 8005582:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	2201      	movs	r2, #1
 8005588:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	2200      	movs	r2, #0
 8005590:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005598:	2b00      	cmp	r3, #0
 800559a:	d003      	beq.n	80055a4 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80055a0:	6878      	ldr	r0, [r7, #4]
 80055a2:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80055a8:	2b00      	cmp	r3, #0
 80055aa:	d032      	beq.n	8005612 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80055b0:	f003 0301 	and.w	r3, r3, #1
 80055b4:	2b00      	cmp	r3, #0
 80055b6:	d022      	beq.n	80055fe <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	2205      	movs	r2, #5
 80055bc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	681a      	ldr	r2, [r3, #0]
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	f022 0201 	bic.w	r2, r2, #1
 80055ce:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80055d0:	68bb      	ldr	r3, [r7, #8]
 80055d2:	3301      	adds	r3, #1
 80055d4:	60bb      	str	r3, [r7, #8]
 80055d6:	697a      	ldr	r2, [r7, #20]
 80055d8:	429a      	cmp	r2, r3
 80055da:	d307      	bcc.n	80055ec <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	f003 0301 	and.w	r3, r3, #1
 80055e6:	2b00      	cmp	r3, #0
 80055e8:	d1f2      	bne.n	80055d0 <HAL_DMA_IRQHandler+0x2cc>
 80055ea:	e000      	b.n	80055ee <HAL_DMA_IRQHandler+0x2ea>
          break;
 80055ec:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	2201      	movs	r2, #1
 80055f2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	2200      	movs	r2, #0
 80055fa:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005602:	2b00      	cmp	r3, #0
 8005604:	d005      	beq.n	8005612 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800560a:	6878      	ldr	r0, [r7, #4]
 800560c:	4798      	blx	r3
 800560e:	e000      	b.n	8005612 <HAL_DMA_IRQHandler+0x30e>
        return;
 8005610:	bf00      	nop
    }
  }
}
 8005612:	3718      	adds	r7, #24
 8005614:	46bd      	mov	sp, r7
 8005616:	bd80      	pop	{r7, pc}

08005618 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8005618:	b480      	push	{r7}
 800561a:	b085      	sub	sp, #20
 800561c:	af00      	add	r7, sp, #0
 800561e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	b2db      	uxtb	r3, r3
 8005626:	3b10      	subs	r3, #16
 8005628:	4a14      	ldr	r2, [pc, #80]	@ (800567c <DMA_CalcBaseAndBitshift+0x64>)
 800562a:	fba2 2303 	umull	r2, r3, r2, r3
 800562e:	091b      	lsrs	r3, r3, #4
 8005630:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8005632:	4a13      	ldr	r2, [pc, #76]	@ (8005680 <DMA_CalcBaseAndBitshift+0x68>)
 8005634:	68fb      	ldr	r3, [r7, #12]
 8005636:	4413      	add	r3, r2
 8005638:	781b      	ldrb	r3, [r3, #0]
 800563a:	461a      	mov	r2, r3
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	2b03      	cmp	r3, #3
 8005644:	d909      	bls.n	800565a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800564e:	f023 0303 	bic.w	r3, r3, #3
 8005652:	1d1a      	adds	r2, r3, #4
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	659a      	str	r2, [r3, #88]	@ 0x58
 8005658:	e007      	b.n	800566a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8005662:	f023 0303 	bic.w	r3, r3, #3
 8005666:	687a      	ldr	r2, [r7, #4]
 8005668:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 800566e:	4618      	mov	r0, r3
 8005670:	3714      	adds	r7, #20
 8005672:	46bd      	mov	sp, r7
 8005674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005678:	4770      	bx	lr
 800567a:	bf00      	nop
 800567c:	aaaaaaab 	.word	0xaaaaaaab
 8005680:	0800f084 	.word	0x0800f084

08005684 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8005684:	b480      	push	{r7}
 8005686:	b085      	sub	sp, #20
 8005688:	af00      	add	r7, sp, #0
 800568a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800568c:	2300      	movs	r3, #0
 800568e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005694:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	699b      	ldr	r3, [r3, #24]
 800569a:	2b00      	cmp	r3, #0
 800569c:	d11f      	bne.n	80056de <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800569e:	68bb      	ldr	r3, [r7, #8]
 80056a0:	2b03      	cmp	r3, #3
 80056a2:	d856      	bhi.n	8005752 <DMA_CheckFifoParam+0xce>
 80056a4:	a201      	add	r2, pc, #4	@ (adr r2, 80056ac <DMA_CheckFifoParam+0x28>)
 80056a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80056aa:	bf00      	nop
 80056ac:	080056bd 	.word	0x080056bd
 80056b0:	080056cf 	.word	0x080056cf
 80056b4:	080056bd 	.word	0x080056bd
 80056b8:	08005753 	.word	0x08005753
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80056c0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80056c4:	2b00      	cmp	r3, #0
 80056c6:	d046      	beq.n	8005756 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80056c8:	2301      	movs	r3, #1
 80056ca:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80056cc:	e043      	b.n	8005756 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80056d2:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80056d6:	d140      	bne.n	800575a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80056d8:	2301      	movs	r3, #1
 80056da:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80056dc:	e03d      	b.n	800575a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	699b      	ldr	r3, [r3, #24]
 80056e2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80056e6:	d121      	bne.n	800572c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80056e8:	68bb      	ldr	r3, [r7, #8]
 80056ea:	2b03      	cmp	r3, #3
 80056ec:	d837      	bhi.n	800575e <DMA_CheckFifoParam+0xda>
 80056ee:	a201      	add	r2, pc, #4	@ (adr r2, 80056f4 <DMA_CheckFifoParam+0x70>)
 80056f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80056f4:	08005705 	.word	0x08005705
 80056f8:	0800570b 	.word	0x0800570b
 80056fc:	08005705 	.word	0x08005705
 8005700:	0800571d 	.word	0x0800571d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8005704:	2301      	movs	r3, #1
 8005706:	73fb      	strb	r3, [r7, #15]
      break;
 8005708:	e030      	b.n	800576c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800570e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005712:	2b00      	cmp	r3, #0
 8005714:	d025      	beq.n	8005762 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8005716:	2301      	movs	r3, #1
 8005718:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800571a:	e022      	b.n	8005762 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005720:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8005724:	d11f      	bne.n	8005766 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8005726:	2301      	movs	r3, #1
 8005728:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800572a:	e01c      	b.n	8005766 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800572c:	68bb      	ldr	r3, [r7, #8]
 800572e:	2b02      	cmp	r3, #2
 8005730:	d903      	bls.n	800573a <DMA_CheckFifoParam+0xb6>
 8005732:	68bb      	ldr	r3, [r7, #8]
 8005734:	2b03      	cmp	r3, #3
 8005736:	d003      	beq.n	8005740 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8005738:	e018      	b.n	800576c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800573a:	2301      	movs	r3, #1
 800573c:	73fb      	strb	r3, [r7, #15]
      break;
 800573e:	e015      	b.n	800576c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005744:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005748:	2b00      	cmp	r3, #0
 800574a:	d00e      	beq.n	800576a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 800574c:	2301      	movs	r3, #1
 800574e:	73fb      	strb	r3, [r7, #15]
      break;
 8005750:	e00b      	b.n	800576a <DMA_CheckFifoParam+0xe6>
      break;
 8005752:	bf00      	nop
 8005754:	e00a      	b.n	800576c <DMA_CheckFifoParam+0xe8>
      break;
 8005756:	bf00      	nop
 8005758:	e008      	b.n	800576c <DMA_CheckFifoParam+0xe8>
      break;
 800575a:	bf00      	nop
 800575c:	e006      	b.n	800576c <DMA_CheckFifoParam+0xe8>
      break;
 800575e:	bf00      	nop
 8005760:	e004      	b.n	800576c <DMA_CheckFifoParam+0xe8>
      break;
 8005762:	bf00      	nop
 8005764:	e002      	b.n	800576c <DMA_CheckFifoParam+0xe8>
      break;   
 8005766:	bf00      	nop
 8005768:	e000      	b.n	800576c <DMA_CheckFifoParam+0xe8>
      break;
 800576a:	bf00      	nop
    }
  } 
  
  return status; 
 800576c:	7bfb      	ldrb	r3, [r7, #15]
}
 800576e:	4618      	mov	r0, r3
 8005770:	3714      	adds	r7, #20
 8005772:	46bd      	mov	sp, r7
 8005774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005778:	4770      	bx	lr
 800577a:	bf00      	nop

0800577c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800577c:	b480      	push	{r7}
 800577e:	b089      	sub	sp, #36	@ 0x24
 8005780:	af00      	add	r7, sp, #0
 8005782:	6078      	str	r0, [r7, #4]
 8005784:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8005786:	2300      	movs	r3, #0
 8005788:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800578a:	2300      	movs	r3, #0
 800578c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800578e:	2300      	movs	r3, #0
 8005790:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005792:	2300      	movs	r3, #0
 8005794:	61fb      	str	r3, [r7, #28]
 8005796:	e177      	b.n	8005a88 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8005798:	2201      	movs	r2, #1
 800579a:	69fb      	ldr	r3, [r7, #28]
 800579c:	fa02 f303 	lsl.w	r3, r2, r3
 80057a0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80057a2:	683b      	ldr	r3, [r7, #0]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	697a      	ldr	r2, [r7, #20]
 80057a8:	4013      	ands	r3, r2
 80057aa:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80057ac:	693a      	ldr	r2, [r7, #16]
 80057ae:	697b      	ldr	r3, [r7, #20]
 80057b0:	429a      	cmp	r2, r3
 80057b2:	f040 8166 	bne.w	8005a82 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80057b6:	683b      	ldr	r3, [r7, #0]
 80057b8:	685b      	ldr	r3, [r3, #4]
 80057ba:	f003 0303 	and.w	r3, r3, #3
 80057be:	2b01      	cmp	r3, #1
 80057c0:	d005      	beq.n	80057ce <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80057c2:	683b      	ldr	r3, [r7, #0]
 80057c4:	685b      	ldr	r3, [r3, #4]
 80057c6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80057ca:	2b02      	cmp	r3, #2
 80057cc:	d130      	bne.n	8005830 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	689b      	ldr	r3, [r3, #8]
 80057d2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80057d4:	69fb      	ldr	r3, [r7, #28]
 80057d6:	005b      	lsls	r3, r3, #1
 80057d8:	2203      	movs	r2, #3
 80057da:	fa02 f303 	lsl.w	r3, r2, r3
 80057de:	43db      	mvns	r3, r3
 80057e0:	69ba      	ldr	r2, [r7, #24]
 80057e2:	4013      	ands	r3, r2
 80057e4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80057e6:	683b      	ldr	r3, [r7, #0]
 80057e8:	68da      	ldr	r2, [r3, #12]
 80057ea:	69fb      	ldr	r3, [r7, #28]
 80057ec:	005b      	lsls	r3, r3, #1
 80057ee:	fa02 f303 	lsl.w	r3, r2, r3
 80057f2:	69ba      	ldr	r2, [r7, #24]
 80057f4:	4313      	orrs	r3, r2
 80057f6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	69ba      	ldr	r2, [r7, #24]
 80057fc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	685b      	ldr	r3, [r3, #4]
 8005802:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005804:	2201      	movs	r2, #1
 8005806:	69fb      	ldr	r3, [r7, #28]
 8005808:	fa02 f303 	lsl.w	r3, r2, r3
 800580c:	43db      	mvns	r3, r3
 800580e:	69ba      	ldr	r2, [r7, #24]
 8005810:	4013      	ands	r3, r2
 8005812:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005814:	683b      	ldr	r3, [r7, #0]
 8005816:	685b      	ldr	r3, [r3, #4]
 8005818:	091b      	lsrs	r3, r3, #4
 800581a:	f003 0201 	and.w	r2, r3, #1
 800581e:	69fb      	ldr	r3, [r7, #28]
 8005820:	fa02 f303 	lsl.w	r3, r2, r3
 8005824:	69ba      	ldr	r2, [r7, #24]
 8005826:	4313      	orrs	r3, r2
 8005828:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	69ba      	ldr	r2, [r7, #24]
 800582e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005830:	683b      	ldr	r3, [r7, #0]
 8005832:	685b      	ldr	r3, [r3, #4]
 8005834:	f003 0303 	and.w	r3, r3, #3
 8005838:	2b03      	cmp	r3, #3
 800583a:	d017      	beq.n	800586c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	68db      	ldr	r3, [r3, #12]
 8005840:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8005842:	69fb      	ldr	r3, [r7, #28]
 8005844:	005b      	lsls	r3, r3, #1
 8005846:	2203      	movs	r2, #3
 8005848:	fa02 f303 	lsl.w	r3, r2, r3
 800584c:	43db      	mvns	r3, r3
 800584e:	69ba      	ldr	r2, [r7, #24]
 8005850:	4013      	ands	r3, r2
 8005852:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005854:	683b      	ldr	r3, [r7, #0]
 8005856:	689a      	ldr	r2, [r3, #8]
 8005858:	69fb      	ldr	r3, [r7, #28]
 800585a:	005b      	lsls	r3, r3, #1
 800585c:	fa02 f303 	lsl.w	r3, r2, r3
 8005860:	69ba      	ldr	r2, [r7, #24]
 8005862:	4313      	orrs	r3, r2
 8005864:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	69ba      	ldr	r2, [r7, #24]
 800586a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800586c:	683b      	ldr	r3, [r7, #0]
 800586e:	685b      	ldr	r3, [r3, #4]
 8005870:	f003 0303 	and.w	r3, r3, #3
 8005874:	2b02      	cmp	r3, #2
 8005876:	d123      	bne.n	80058c0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005878:	69fb      	ldr	r3, [r7, #28]
 800587a:	08da      	lsrs	r2, r3, #3
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	3208      	adds	r2, #8
 8005880:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005884:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8005886:	69fb      	ldr	r3, [r7, #28]
 8005888:	f003 0307 	and.w	r3, r3, #7
 800588c:	009b      	lsls	r3, r3, #2
 800588e:	220f      	movs	r2, #15
 8005890:	fa02 f303 	lsl.w	r3, r2, r3
 8005894:	43db      	mvns	r3, r3
 8005896:	69ba      	ldr	r2, [r7, #24]
 8005898:	4013      	ands	r3, r2
 800589a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800589c:	683b      	ldr	r3, [r7, #0]
 800589e:	691a      	ldr	r2, [r3, #16]
 80058a0:	69fb      	ldr	r3, [r7, #28]
 80058a2:	f003 0307 	and.w	r3, r3, #7
 80058a6:	009b      	lsls	r3, r3, #2
 80058a8:	fa02 f303 	lsl.w	r3, r2, r3
 80058ac:	69ba      	ldr	r2, [r7, #24]
 80058ae:	4313      	orrs	r3, r2
 80058b0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80058b2:	69fb      	ldr	r3, [r7, #28]
 80058b4:	08da      	lsrs	r2, r3, #3
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	3208      	adds	r2, #8
 80058ba:	69b9      	ldr	r1, [r7, #24]
 80058bc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80058c6:	69fb      	ldr	r3, [r7, #28]
 80058c8:	005b      	lsls	r3, r3, #1
 80058ca:	2203      	movs	r2, #3
 80058cc:	fa02 f303 	lsl.w	r3, r2, r3
 80058d0:	43db      	mvns	r3, r3
 80058d2:	69ba      	ldr	r2, [r7, #24]
 80058d4:	4013      	ands	r3, r2
 80058d6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80058d8:	683b      	ldr	r3, [r7, #0]
 80058da:	685b      	ldr	r3, [r3, #4]
 80058dc:	f003 0203 	and.w	r2, r3, #3
 80058e0:	69fb      	ldr	r3, [r7, #28]
 80058e2:	005b      	lsls	r3, r3, #1
 80058e4:	fa02 f303 	lsl.w	r3, r2, r3
 80058e8:	69ba      	ldr	r2, [r7, #24]
 80058ea:	4313      	orrs	r3, r2
 80058ec:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	69ba      	ldr	r2, [r7, #24]
 80058f2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80058f4:	683b      	ldr	r3, [r7, #0]
 80058f6:	685b      	ldr	r3, [r3, #4]
 80058f8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80058fc:	2b00      	cmp	r3, #0
 80058fe:	f000 80c0 	beq.w	8005a82 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005902:	2300      	movs	r3, #0
 8005904:	60fb      	str	r3, [r7, #12]
 8005906:	4b66      	ldr	r3, [pc, #408]	@ (8005aa0 <HAL_GPIO_Init+0x324>)
 8005908:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800590a:	4a65      	ldr	r2, [pc, #404]	@ (8005aa0 <HAL_GPIO_Init+0x324>)
 800590c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8005910:	6453      	str	r3, [r2, #68]	@ 0x44
 8005912:	4b63      	ldr	r3, [pc, #396]	@ (8005aa0 <HAL_GPIO_Init+0x324>)
 8005914:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005916:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800591a:	60fb      	str	r3, [r7, #12]
 800591c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800591e:	4a61      	ldr	r2, [pc, #388]	@ (8005aa4 <HAL_GPIO_Init+0x328>)
 8005920:	69fb      	ldr	r3, [r7, #28]
 8005922:	089b      	lsrs	r3, r3, #2
 8005924:	3302      	adds	r3, #2
 8005926:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800592a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800592c:	69fb      	ldr	r3, [r7, #28]
 800592e:	f003 0303 	and.w	r3, r3, #3
 8005932:	009b      	lsls	r3, r3, #2
 8005934:	220f      	movs	r2, #15
 8005936:	fa02 f303 	lsl.w	r3, r2, r3
 800593a:	43db      	mvns	r3, r3
 800593c:	69ba      	ldr	r2, [r7, #24]
 800593e:	4013      	ands	r3, r2
 8005940:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	4a58      	ldr	r2, [pc, #352]	@ (8005aa8 <HAL_GPIO_Init+0x32c>)
 8005946:	4293      	cmp	r3, r2
 8005948:	d037      	beq.n	80059ba <HAL_GPIO_Init+0x23e>
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	4a57      	ldr	r2, [pc, #348]	@ (8005aac <HAL_GPIO_Init+0x330>)
 800594e:	4293      	cmp	r3, r2
 8005950:	d031      	beq.n	80059b6 <HAL_GPIO_Init+0x23a>
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	4a56      	ldr	r2, [pc, #344]	@ (8005ab0 <HAL_GPIO_Init+0x334>)
 8005956:	4293      	cmp	r3, r2
 8005958:	d02b      	beq.n	80059b2 <HAL_GPIO_Init+0x236>
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	4a55      	ldr	r2, [pc, #340]	@ (8005ab4 <HAL_GPIO_Init+0x338>)
 800595e:	4293      	cmp	r3, r2
 8005960:	d025      	beq.n	80059ae <HAL_GPIO_Init+0x232>
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	4a54      	ldr	r2, [pc, #336]	@ (8005ab8 <HAL_GPIO_Init+0x33c>)
 8005966:	4293      	cmp	r3, r2
 8005968:	d01f      	beq.n	80059aa <HAL_GPIO_Init+0x22e>
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	4a53      	ldr	r2, [pc, #332]	@ (8005abc <HAL_GPIO_Init+0x340>)
 800596e:	4293      	cmp	r3, r2
 8005970:	d019      	beq.n	80059a6 <HAL_GPIO_Init+0x22a>
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	4a52      	ldr	r2, [pc, #328]	@ (8005ac0 <HAL_GPIO_Init+0x344>)
 8005976:	4293      	cmp	r3, r2
 8005978:	d013      	beq.n	80059a2 <HAL_GPIO_Init+0x226>
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	4a51      	ldr	r2, [pc, #324]	@ (8005ac4 <HAL_GPIO_Init+0x348>)
 800597e:	4293      	cmp	r3, r2
 8005980:	d00d      	beq.n	800599e <HAL_GPIO_Init+0x222>
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	4a50      	ldr	r2, [pc, #320]	@ (8005ac8 <HAL_GPIO_Init+0x34c>)
 8005986:	4293      	cmp	r3, r2
 8005988:	d007      	beq.n	800599a <HAL_GPIO_Init+0x21e>
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	4a4f      	ldr	r2, [pc, #316]	@ (8005acc <HAL_GPIO_Init+0x350>)
 800598e:	4293      	cmp	r3, r2
 8005990:	d101      	bne.n	8005996 <HAL_GPIO_Init+0x21a>
 8005992:	2309      	movs	r3, #9
 8005994:	e012      	b.n	80059bc <HAL_GPIO_Init+0x240>
 8005996:	230a      	movs	r3, #10
 8005998:	e010      	b.n	80059bc <HAL_GPIO_Init+0x240>
 800599a:	2308      	movs	r3, #8
 800599c:	e00e      	b.n	80059bc <HAL_GPIO_Init+0x240>
 800599e:	2307      	movs	r3, #7
 80059a0:	e00c      	b.n	80059bc <HAL_GPIO_Init+0x240>
 80059a2:	2306      	movs	r3, #6
 80059a4:	e00a      	b.n	80059bc <HAL_GPIO_Init+0x240>
 80059a6:	2305      	movs	r3, #5
 80059a8:	e008      	b.n	80059bc <HAL_GPIO_Init+0x240>
 80059aa:	2304      	movs	r3, #4
 80059ac:	e006      	b.n	80059bc <HAL_GPIO_Init+0x240>
 80059ae:	2303      	movs	r3, #3
 80059b0:	e004      	b.n	80059bc <HAL_GPIO_Init+0x240>
 80059b2:	2302      	movs	r3, #2
 80059b4:	e002      	b.n	80059bc <HAL_GPIO_Init+0x240>
 80059b6:	2301      	movs	r3, #1
 80059b8:	e000      	b.n	80059bc <HAL_GPIO_Init+0x240>
 80059ba:	2300      	movs	r3, #0
 80059bc:	69fa      	ldr	r2, [r7, #28]
 80059be:	f002 0203 	and.w	r2, r2, #3
 80059c2:	0092      	lsls	r2, r2, #2
 80059c4:	4093      	lsls	r3, r2
 80059c6:	69ba      	ldr	r2, [r7, #24]
 80059c8:	4313      	orrs	r3, r2
 80059ca:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80059cc:	4935      	ldr	r1, [pc, #212]	@ (8005aa4 <HAL_GPIO_Init+0x328>)
 80059ce:	69fb      	ldr	r3, [r7, #28]
 80059d0:	089b      	lsrs	r3, r3, #2
 80059d2:	3302      	adds	r3, #2
 80059d4:	69ba      	ldr	r2, [r7, #24]
 80059d6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80059da:	4b3d      	ldr	r3, [pc, #244]	@ (8005ad0 <HAL_GPIO_Init+0x354>)
 80059dc:	689b      	ldr	r3, [r3, #8]
 80059de:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80059e0:	693b      	ldr	r3, [r7, #16]
 80059e2:	43db      	mvns	r3, r3
 80059e4:	69ba      	ldr	r2, [r7, #24]
 80059e6:	4013      	ands	r3, r2
 80059e8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80059ea:	683b      	ldr	r3, [r7, #0]
 80059ec:	685b      	ldr	r3, [r3, #4]
 80059ee:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80059f2:	2b00      	cmp	r3, #0
 80059f4:	d003      	beq.n	80059fe <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80059f6:	69ba      	ldr	r2, [r7, #24]
 80059f8:	693b      	ldr	r3, [r7, #16]
 80059fa:	4313      	orrs	r3, r2
 80059fc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80059fe:	4a34      	ldr	r2, [pc, #208]	@ (8005ad0 <HAL_GPIO_Init+0x354>)
 8005a00:	69bb      	ldr	r3, [r7, #24]
 8005a02:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8005a04:	4b32      	ldr	r3, [pc, #200]	@ (8005ad0 <HAL_GPIO_Init+0x354>)
 8005a06:	68db      	ldr	r3, [r3, #12]
 8005a08:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005a0a:	693b      	ldr	r3, [r7, #16]
 8005a0c:	43db      	mvns	r3, r3
 8005a0e:	69ba      	ldr	r2, [r7, #24]
 8005a10:	4013      	ands	r3, r2
 8005a12:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8005a14:	683b      	ldr	r3, [r7, #0]
 8005a16:	685b      	ldr	r3, [r3, #4]
 8005a18:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005a1c:	2b00      	cmp	r3, #0
 8005a1e:	d003      	beq.n	8005a28 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8005a20:	69ba      	ldr	r2, [r7, #24]
 8005a22:	693b      	ldr	r3, [r7, #16]
 8005a24:	4313      	orrs	r3, r2
 8005a26:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8005a28:	4a29      	ldr	r2, [pc, #164]	@ (8005ad0 <HAL_GPIO_Init+0x354>)
 8005a2a:	69bb      	ldr	r3, [r7, #24]
 8005a2c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8005a2e:	4b28      	ldr	r3, [pc, #160]	@ (8005ad0 <HAL_GPIO_Init+0x354>)
 8005a30:	685b      	ldr	r3, [r3, #4]
 8005a32:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005a34:	693b      	ldr	r3, [r7, #16]
 8005a36:	43db      	mvns	r3, r3
 8005a38:	69ba      	ldr	r2, [r7, #24]
 8005a3a:	4013      	ands	r3, r2
 8005a3c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8005a3e:	683b      	ldr	r3, [r7, #0]
 8005a40:	685b      	ldr	r3, [r3, #4]
 8005a42:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005a46:	2b00      	cmp	r3, #0
 8005a48:	d003      	beq.n	8005a52 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8005a4a:	69ba      	ldr	r2, [r7, #24]
 8005a4c:	693b      	ldr	r3, [r7, #16]
 8005a4e:	4313      	orrs	r3, r2
 8005a50:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8005a52:	4a1f      	ldr	r2, [pc, #124]	@ (8005ad0 <HAL_GPIO_Init+0x354>)
 8005a54:	69bb      	ldr	r3, [r7, #24]
 8005a56:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8005a58:	4b1d      	ldr	r3, [pc, #116]	@ (8005ad0 <HAL_GPIO_Init+0x354>)
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005a5e:	693b      	ldr	r3, [r7, #16]
 8005a60:	43db      	mvns	r3, r3
 8005a62:	69ba      	ldr	r2, [r7, #24]
 8005a64:	4013      	ands	r3, r2
 8005a66:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8005a68:	683b      	ldr	r3, [r7, #0]
 8005a6a:	685b      	ldr	r3, [r3, #4]
 8005a6c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005a70:	2b00      	cmp	r3, #0
 8005a72:	d003      	beq.n	8005a7c <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8005a74:	69ba      	ldr	r2, [r7, #24]
 8005a76:	693b      	ldr	r3, [r7, #16]
 8005a78:	4313      	orrs	r3, r2
 8005a7a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8005a7c:	4a14      	ldr	r2, [pc, #80]	@ (8005ad0 <HAL_GPIO_Init+0x354>)
 8005a7e:	69bb      	ldr	r3, [r7, #24]
 8005a80:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005a82:	69fb      	ldr	r3, [r7, #28]
 8005a84:	3301      	adds	r3, #1
 8005a86:	61fb      	str	r3, [r7, #28]
 8005a88:	69fb      	ldr	r3, [r7, #28]
 8005a8a:	2b0f      	cmp	r3, #15
 8005a8c:	f67f ae84 	bls.w	8005798 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8005a90:	bf00      	nop
 8005a92:	bf00      	nop
 8005a94:	3724      	adds	r7, #36	@ 0x24
 8005a96:	46bd      	mov	sp, r7
 8005a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a9c:	4770      	bx	lr
 8005a9e:	bf00      	nop
 8005aa0:	40023800 	.word	0x40023800
 8005aa4:	40013800 	.word	0x40013800
 8005aa8:	40020000 	.word	0x40020000
 8005aac:	40020400 	.word	0x40020400
 8005ab0:	40020800 	.word	0x40020800
 8005ab4:	40020c00 	.word	0x40020c00
 8005ab8:	40021000 	.word	0x40021000
 8005abc:	40021400 	.word	0x40021400
 8005ac0:	40021800 	.word	0x40021800
 8005ac4:	40021c00 	.word	0x40021c00
 8005ac8:	40022000 	.word	0x40022000
 8005acc:	40022400 	.word	0x40022400
 8005ad0:	40013c00 	.word	0x40013c00

08005ad4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005ad4:	b480      	push	{r7}
 8005ad6:	b085      	sub	sp, #20
 8005ad8:	af00      	add	r7, sp, #0
 8005ada:	6078      	str	r0, [r7, #4]
 8005adc:	460b      	mov	r3, r1
 8005ade:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	691a      	ldr	r2, [r3, #16]
 8005ae4:	887b      	ldrh	r3, [r7, #2]
 8005ae6:	4013      	ands	r3, r2
 8005ae8:	2b00      	cmp	r3, #0
 8005aea:	d002      	beq.n	8005af2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8005aec:	2301      	movs	r3, #1
 8005aee:	73fb      	strb	r3, [r7, #15]
 8005af0:	e001      	b.n	8005af6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8005af2:	2300      	movs	r3, #0
 8005af4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8005af6:	7bfb      	ldrb	r3, [r7, #15]
}
 8005af8:	4618      	mov	r0, r3
 8005afa:	3714      	adds	r7, #20
 8005afc:	46bd      	mov	sp, r7
 8005afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b02:	4770      	bx	lr

08005b04 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005b04:	b480      	push	{r7}
 8005b06:	b083      	sub	sp, #12
 8005b08:	af00      	add	r7, sp, #0
 8005b0a:	6078      	str	r0, [r7, #4]
 8005b0c:	460b      	mov	r3, r1
 8005b0e:	807b      	strh	r3, [r7, #2]
 8005b10:	4613      	mov	r3, r2
 8005b12:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005b14:	787b      	ldrb	r3, [r7, #1]
 8005b16:	2b00      	cmp	r3, #0
 8005b18:	d003      	beq.n	8005b22 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005b1a:	887a      	ldrh	r2, [r7, #2]
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8005b20:	e003      	b.n	8005b2a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8005b22:	887b      	ldrh	r3, [r7, #2]
 8005b24:	041a      	lsls	r2, r3, #16
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	619a      	str	r2, [r3, #24]
}
 8005b2a:	bf00      	nop
 8005b2c:	370c      	adds	r7, #12
 8005b2e:	46bd      	mov	sp, r7
 8005b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b34:	4770      	bx	lr

08005b36 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8005b36:	b580      	push	{r7, lr}
 8005b38:	b086      	sub	sp, #24
 8005b3a:	af02      	add	r7, sp, #8
 8005b3c:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	2b00      	cmp	r3, #0
 8005b42:	d101      	bne.n	8005b48 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8005b44:	2301      	movs	r3, #1
 8005b46:	e101      	b.n	8005d4c <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8005b54:	b2db      	uxtb	r3, r3
 8005b56:	2b00      	cmp	r3, #0
 8005b58:	d106      	bne.n	8005b68 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	2200      	movs	r2, #0
 8005b5e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8005b62:	6878      	ldr	r0, [r7, #4]
 8005b64:	f008 fa14 	bl	800df90 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	2203      	movs	r2, #3
 8005b6c:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8005b70:	68bb      	ldr	r3, [r7, #8]
 8005b72:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005b76:	d102      	bne.n	8005b7e <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	2200      	movs	r2, #0
 8005b7c:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	4618      	mov	r0, r3
 8005b84:	f004 fdc1 	bl	800a70a <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	6818      	ldr	r0, [r3, #0]
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	7c1a      	ldrb	r2, [r3, #16]
 8005b90:	f88d 2000 	strb.w	r2, [sp]
 8005b94:	3304      	adds	r3, #4
 8005b96:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005b98:	f004 fca0 	bl	800a4dc <USB_CoreInit>
 8005b9c:	4603      	mov	r3, r0
 8005b9e:	2b00      	cmp	r3, #0
 8005ba0:	d005      	beq.n	8005bae <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	2202      	movs	r2, #2
 8005ba6:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8005baa:	2301      	movs	r3, #1
 8005bac:	e0ce      	b.n	8005d4c <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	2100      	movs	r1, #0
 8005bb4:	4618      	mov	r0, r3
 8005bb6:	f004 fdb9 	bl	800a72c <USB_SetCurrentMode>
 8005bba:	4603      	mov	r3, r0
 8005bbc:	2b00      	cmp	r3, #0
 8005bbe:	d005      	beq.n	8005bcc <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	2202      	movs	r2, #2
 8005bc4:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8005bc8:	2301      	movs	r3, #1
 8005bca:	e0bf      	b.n	8005d4c <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005bcc:	2300      	movs	r3, #0
 8005bce:	73fb      	strb	r3, [r7, #15]
 8005bd0:	e04a      	b.n	8005c68 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8005bd2:	7bfa      	ldrb	r2, [r7, #15]
 8005bd4:	6879      	ldr	r1, [r7, #4]
 8005bd6:	4613      	mov	r3, r2
 8005bd8:	00db      	lsls	r3, r3, #3
 8005bda:	4413      	add	r3, r2
 8005bdc:	009b      	lsls	r3, r3, #2
 8005bde:	440b      	add	r3, r1
 8005be0:	3315      	adds	r3, #21
 8005be2:	2201      	movs	r2, #1
 8005be4:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8005be6:	7bfa      	ldrb	r2, [r7, #15]
 8005be8:	6879      	ldr	r1, [r7, #4]
 8005bea:	4613      	mov	r3, r2
 8005bec:	00db      	lsls	r3, r3, #3
 8005bee:	4413      	add	r3, r2
 8005bf0:	009b      	lsls	r3, r3, #2
 8005bf2:	440b      	add	r3, r1
 8005bf4:	3314      	adds	r3, #20
 8005bf6:	7bfa      	ldrb	r2, [r7, #15]
 8005bf8:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8005bfa:	7bfa      	ldrb	r2, [r7, #15]
 8005bfc:	7bfb      	ldrb	r3, [r7, #15]
 8005bfe:	b298      	uxth	r0, r3
 8005c00:	6879      	ldr	r1, [r7, #4]
 8005c02:	4613      	mov	r3, r2
 8005c04:	00db      	lsls	r3, r3, #3
 8005c06:	4413      	add	r3, r2
 8005c08:	009b      	lsls	r3, r3, #2
 8005c0a:	440b      	add	r3, r1
 8005c0c:	332e      	adds	r3, #46	@ 0x2e
 8005c0e:	4602      	mov	r2, r0
 8005c10:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8005c12:	7bfa      	ldrb	r2, [r7, #15]
 8005c14:	6879      	ldr	r1, [r7, #4]
 8005c16:	4613      	mov	r3, r2
 8005c18:	00db      	lsls	r3, r3, #3
 8005c1a:	4413      	add	r3, r2
 8005c1c:	009b      	lsls	r3, r3, #2
 8005c1e:	440b      	add	r3, r1
 8005c20:	3318      	adds	r3, #24
 8005c22:	2200      	movs	r2, #0
 8005c24:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8005c26:	7bfa      	ldrb	r2, [r7, #15]
 8005c28:	6879      	ldr	r1, [r7, #4]
 8005c2a:	4613      	mov	r3, r2
 8005c2c:	00db      	lsls	r3, r3, #3
 8005c2e:	4413      	add	r3, r2
 8005c30:	009b      	lsls	r3, r3, #2
 8005c32:	440b      	add	r3, r1
 8005c34:	331c      	adds	r3, #28
 8005c36:	2200      	movs	r2, #0
 8005c38:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8005c3a:	7bfa      	ldrb	r2, [r7, #15]
 8005c3c:	6879      	ldr	r1, [r7, #4]
 8005c3e:	4613      	mov	r3, r2
 8005c40:	00db      	lsls	r3, r3, #3
 8005c42:	4413      	add	r3, r2
 8005c44:	009b      	lsls	r3, r3, #2
 8005c46:	440b      	add	r3, r1
 8005c48:	3320      	adds	r3, #32
 8005c4a:	2200      	movs	r2, #0
 8005c4c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8005c4e:	7bfa      	ldrb	r2, [r7, #15]
 8005c50:	6879      	ldr	r1, [r7, #4]
 8005c52:	4613      	mov	r3, r2
 8005c54:	00db      	lsls	r3, r3, #3
 8005c56:	4413      	add	r3, r2
 8005c58:	009b      	lsls	r3, r3, #2
 8005c5a:	440b      	add	r3, r1
 8005c5c:	3324      	adds	r3, #36	@ 0x24
 8005c5e:	2200      	movs	r2, #0
 8005c60:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005c62:	7bfb      	ldrb	r3, [r7, #15]
 8005c64:	3301      	adds	r3, #1
 8005c66:	73fb      	strb	r3, [r7, #15]
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	791b      	ldrb	r3, [r3, #4]
 8005c6c:	7bfa      	ldrb	r2, [r7, #15]
 8005c6e:	429a      	cmp	r2, r3
 8005c70:	d3af      	bcc.n	8005bd2 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005c72:	2300      	movs	r3, #0
 8005c74:	73fb      	strb	r3, [r7, #15]
 8005c76:	e044      	b.n	8005d02 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8005c78:	7bfa      	ldrb	r2, [r7, #15]
 8005c7a:	6879      	ldr	r1, [r7, #4]
 8005c7c:	4613      	mov	r3, r2
 8005c7e:	00db      	lsls	r3, r3, #3
 8005c80:	4413      	add	r3, r2
 8005c82:	009b      	lsls	r3, r3, #2
 8005c84:	440b      	add	r3, r1
 8005c86:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8005c8a:	2200      	movs	r2, #0
 8005c8c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8005c8e:	7bfa      	ldrb	r2, [r7, #15]
 8005c90:	6879      	ldr	r1, [r7, #4]
 8005c92:	4613      	mov	r3, r2
 8005c94:	00db      	lsls	r3, r3, #3
 8005c96:	4413      	add	r3, r2
 8005c98:	009b      	lsls	r3, r3, #2
 8005c9a:	440b      	add	r3, r1
 8005c9c:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8005ca0:	7bfa      	ldrb	r2, [r7, #15]
 8005ca2:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8005ca4:	7bfa      	ldrb	r2, [r7, #15]
 8005ca6:	6879      	ldr	r1, [r7, #4]
 8005ca8:	4613      	mov	r3, r2
 8005caa:	00db      	lsls	r3, r3, #3
 8005cac:	4413      	add	r3, r2
 8005cae:	009b      	lsls	r3, r3, #2
 8005cb0:	440b      	add	r3, r1
 8005cb2:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8005cb6:	2200      	movs	r2, #0
 8005cb8:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8005cba:	7bfa      	ldrb	r2, [r7, #15]
 8005cbc:	6879      	ldr	r1, [r7, #4]
 8005cbe:	4613      	mov	r3, r2
 8005cc0:	00db      	lsls	r3, r3, #3
 8005cc2:	4413      	add	r3, r2
 8005cc4:	009b      	lsls	r3, r3, #2
 8005cc6:	440b      	add	r3, r1
 8005cc8:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8005ccc:	2200      	movs	r2, #0
 8005cce:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8005cd0:	7bfa      	ldrb	r2, [r7, #15]
 8005cd2:	6879      	ldr	r1, [r7, #4]
 8005cd4:	4613      	mov	r3, r2
 8005cd6:	00db      	lsls	r3, r3, #3
 8005cd8:	4413      	add	r3, r2
 8005cda:	009b      	lsls	r3, r3, #2
 8005cdc:	440b      	add	r3, r1
 8005cde:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8005ce2:	2200      	movs	r2, #0
 8005ce4:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8005ce6:	7bfa      	ldrb	r2, [r7, #15]
 8005ce8:	6879      	ldr	r1, [r7, #4]
 8005cea:	4613      	mov	r3, r2
 8005cec:	00db      	lsls	r3, r3, #3
 8005cee:	4413      	add	r3, r2
 8005cf0:	009b      	lsls	r3, r3, #2
 8005cf2:	440b      	add	r3, r1
 8005cf4:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8005cf8:	2200      	movs	r2, #0
 8005cfa:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005cfc:	7bfb      	ldrb	r3, [r7, #15]
 8005cfe:	3301      	adds	r3, #1
 8005d00:	73fb      	strb	r3, [r7, #15]
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	791b      	ldrb	r3, [r3, #4]
 8005d06:	7bfa      	ldrb	r2, [r7, #15]
 8005d08:	429a      	cmp	r2, r3
 8005d0a:	d3b5      	bcc.n	8005c78 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	6818      	ldr	r0, [r3, #0]
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	7c1a      	ldrb	r2, [r3, #16]
 8005d14:	f88d 2000 	strb.w	r2, [sp]
 8005d18:	3304      	adds	r3, #4
 8005d1a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005d1c:	f004 fd52 	bl	800a7c4 <USB_DevInit>
 8005d20:	4603      	mov	r3, r0
 8005d22:	2b00      	cmp	r3, #0
 8005d24:	d005      	beq.n	8005d32 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	2202      	movs	r2, #2
 8005d2a:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8005d2e:	2301      	movs	r3, #1
 8005d30:	e00c      	b.n	8005d4c <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	2200      	movs	r2, #0
 8005d36:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	2201      	movs	r2, #1
 8005d3c:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	4618      	mov	r0, r3
 8005d46:	f005 fd9c 	bl	800b882 <USB_DevDisconnect>

  return HAL_OK;
 8005d4a:	2300      	movs	r3, #0
}
 8005d4c:	4618      	mov	r0, r3
 8005d4e:	3710      	adds	r7, #16
 8005d50:	46bd      	mov	sp, r7
 8005d52:	bd80      	pop	{r7, pc}

08005d54 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8005d54:	b580      	push	{r7, lr}
 8005d56:	b084      	sub	sp, #16
 8005d58:	af00      	add	r7, sp, #0
 8005d5a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8005d68:	2b01      	cmp	r3, #1
 8005d6a:	d101      	bne.n	8005d70 <HAL_PCD_Start+0x1c>
 8005d6c:	2302      	movs	r3, #2
 8005d6e:	e022      	b.n	8005db6 <HAL_PCD_Start+0x62>
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	2201      	movs	r2, #1
 8005d74:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8005d78:	68fb      	ldr	r3, [r7, #12]
 8005d7a:	68db      	ldr	r3, [r3, #12]
 8005d7c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005d80:	2b00      	cmp	r3, #0
 8005d82:	d009      	beq.n	8005d98 <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8005d88:	2b01      	cmp	r3, #1
 8005d8a:	d105      	bne.n	8005d98 <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8005d8c:	68fb      	ldr	r3, [r7, #12]
 8005d8e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d90:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8005d94:	68fb      	ldr	r3, [r7, #12]
 8005d96:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	4618      	mov	r0, r3
 8005d9e:	f004 fca3 	bl	800a6e8 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	4618      	mov	r0, r3
 8005da8:	f005 fd4a 	bl	800b840 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	2200      	movs	r2, #0
 8005db0:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8005db4:	2300      	movs	r3, #0
}
 8005db6:	4618      	mov	r0, r3
 8005db8:	3710      	adds	r7, #16
 8005dba:	46bd      	mov	sp, r7
 8005dbc:	bd80      	pop	{r7, pc}

08005dbe <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8005dbe:	b590      	push	{r4, r7, lr}
 8005dc0:	b08d      	sub	sp, #52	@ 0x34
 8005dc2:	af00      	add	r7, sp, #0
 8005dc4:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005dcc:	6a3b      	ldr	r3, [r7, #32]
 8005dce:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	4618      	mov	r0, r3
 8005dd6:	f005 fe08 	bl	800b9ea <USB_GetMode>
 8005dda:	4603      	mov	r3, r0
 8005ddc:	2b00      	cmp	r3, #0
 8005dde:	f040 848c 	bne.w	80066fa <HAL_PCD_IRQHandler+0x93c>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	4618      	mov	r0, r3
 8005de8:	f005 fd6c 	bl	800b8c4 <USB_ReadInterrupts>
 8005dec:	4603      	mov	r3, r0
 8005dee:	2b00      	cmp	r3, #0
 8005df0:	f000 8482 	beq.w	80066f8 <HAL_PCD_IRQHandler+0x93a>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8005df4:	69fb      	ldr	r3, [r7, #28]
 8005df6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005dfa:	689b      	ldr	r3, [r3, #8]
 8005dfc:	0a1b      	lsrs	r3, r3, #8
 8005dfe:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	4618      	mov	r0, r3
 8005e0e:	f005 fd59 	bl	800b8c4 <USB_ReadInterrupts>
 8005e12:	4603      	mov	r3, r0
 8005e14:	f003 0302 	and.w	r3, r3, #2
 8005e18:	2b02      	cmp	r3, #2
 8005e1a:	d107      	bne.n	8005e2c <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	695a      	ldr	r2, [r3, #20]
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	f002 0202 	and.w	r2, r2, #2
 8005e2a:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	4618      	mov	r0, r3
 8005e32:	f005 fd47 	bl	800b8c4 <USB_ReadInterrupts>
 8005e36:	4603      	mov	r3, r0
 8005e38:	f003 0310 	and.w	r3, r3, #16
 8005e3c:	2b10      	cmp	r3, #16
 8005e3e:	d161      	bne.n	8005f04 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	699a      	ldr	r2, [r3, #24]
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	f022 0210 	bic.w	r2, r2, #16
 8005e4e:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8005e50:	6a3b      	ldr	r3, [r7, #32]
 8005e52:	6a1b      	ldr	r3, [r3, #32]
 8005e54:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8005e56:	69bb      	ldr	r3, [r7, #24]
 8005e58:	f003 020f 	and.w	r2, r3, #15
 8005e5c:	4613      	mov	r3, r2
 8005e5e:	00db      	lsls	r3, r3, #3
 8005e60:	4413      	add	r3, r2
 8005e62:	009b      	lsls	r3, r3, #2
 8005e64:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005e68:	687a      	ldr	r2, [r7, #4]
 8005e6a:	4413      	add	r3, r2
 8005e6c:	3304      	adds	r3, #4
 8005e6e:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8005e70:	69bb      	ldr	r3, [r7, #24]
 8005e72:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8005e76:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005e7a:	d124      	bne.n	8005ec6 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8005e7c:	69ba      	ldr	r2, [r7, #24]
 8005e7e:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 8005e82:	4013      	ands	r3, r2
 8005e84:	2b00      	cmp	r3, #0
 8005e86:	d035      	beq.n	8005ef4 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8005e88:	697b      	ldr	r3, [r7, #20]
 8005e8a:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8005e8c:	69bb      	ldr	r3, [r7, #24]
 8005e8e:	091b      	lsrs	r3, r3, #4
 8005e90:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8005e92:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005e96:	b29b      	uxth	r3, r3
 8005e98:	461a      	mov	r2, r3
 8005e9a:	6a38      	ldr	r0, [r7, #32]
 8005e9c:	f005 fb7e 	bl	800b59c <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8005ea0:	697b      	ldr	r3, [r7, #20]
 8005ea2:	68da      	ldr	r2, [r3, #12]
 8005ea4:	69bb      	ldr	r3, [r7, #24]
 8005ea6:	091b      	lsrs	r3, r3, #4
 8005ea8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005eac:	441a      	add	r2, r3
 8005eae:	697b      	ldr	r3, [r7, #20]
 8005eb0:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8005eb2:	697b      	ldr	r3, [r7, #20]
 8005eb4:	695a      	ldr	r2, [r3, #20]
 8005eb6:	69bb      	ldr	r3, [r7, #24]
 8005eb8:	091b      	lsrs	r3, r3, #4
 8005eba:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005ebe:	441a      	add	r2, r3
 8005ec0:	697b      	ldr	r3, [r7, #20]
 8005ec2:	615a      	str	r2, [r3, #20]
 8005ec4:	e016      	b.n	8005ef4 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8005ec6:	69bb      	ldr	r3, [r7, #24]
 8005ec8:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8005ecc:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8005ed0:	d110      	bne.n	8005ef4 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8005ed8:	2208      	movs	r2, #8
 8005eda:	4619      	mov	r1, r3
 8005edc:	6a38      	ldr	r0, [r7, #32]
 8005ede:	f005 fb5d 	bl	800b59c <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8005ee2:	697b      	ldr	r3, [r7, #20]
 8005ee4:	695a      	ldr	r2, [r3, #20]
 8005ee6:	69bb      	ldr	r3, [r7, #24]
 8005ee8:	091b      	lsrs	r3, r3, #4
 8005eea:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005eee:	441a      	add	r2, r3
 8005ef0:	697b      	ldr	r3, [r7, #20]
 8005ef2:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	699a      	ldr	r2, [r3, #24]
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	f042 0210 	orr.w	r2, r2, #16
 8005f02:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	4618      	mov	r0, r3
 8005f0a:	f005 fcdb 	bl	800b8c4 <USB_ReadInterrupts>
 8005f0e:	4603      	mov	r3, r0
 8005f10:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005f14:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8005f18:	f040 80a7 	bne.w	800606a <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8005f1c:	2300      	movs	r3, #0
 8005f1e:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	4618      	mov	r0, r3
 8005f26:	f005 fce0 	bl	800b8ea <USB_ReadDevAllOutEpInterrupt>
 8005f2a:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 8005f2c:	e099      	b.n	8006062 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8005f2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f30:	f003 0301 	and.w	r3, r3, #1
 8005f34:	2b00      	cmp	r3, #0
 8005f36:	f000 808e 	beq.w	8006056 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005f40:	b2d2      	uxtb	r2, r2
 8005f42:	4611      	mov	r1, r2
 8005f44:	4618      	mov	r0, r3
 8005f46:	f005 fd04 	bl	800b952 <USB_ReadDevOutEPInterrupt>
 8005f4a:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8005f4c:	693b      	ldr	r3, [r7, #16]
 8005f4e:	f003 0301 	and.w	r3, r3, #1
 8005f52:	2b00      	cmp	r3, #0
 8005f54:	d00c      	beq.n	8005f70 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8005f56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f58:	015a      	lsls	r2, r3, #5
 8005f5a:	69fb      	ldr	r3, [r7, #28]
 8005f5c:	4413      	add	r3, r2
 8005f5e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005f62:	461a      	mov	r2, r3
 8005f64:	2301      	movs	r3, #1
 8005f66:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8005f68:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005f6a:	6878      	ldr	r0, [r7, #4]
 8005f6c:	f000 fea4 	bl	8006cb8 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8005f70:	693b      	ldr	r3, [r7, #16]
 8005f72:	f003 0308 	and.w	r3, r3, #8
 8005f76:	2b00      	cmp	r3, #0
 8005f78:	d00c      	beq.n	8005f94 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8005f7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f7c:	015a      	lsls	r2, r3, #5
 8005f7e:	69fb      	ldr	r3, [r7, #28]
 8005f80:	4413      	add	r3, r2
 8005f82:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005f86:	461a      	mov	r2, r3
 8005f88:	2308      	movs	r3, #8
 8005f8a:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8005f8c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005f8e:	6878      	ldr	r0, [r7, #4]
 8005f90:	f000 ff7a 	bl	8006e88 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8005f94:	693b      	ldr	r3, [r7, #16]
 8005f96:	f003 0310 	and.w	r3, r3, #16
 8005f9a:	2b00      	cmp	r3, #0
 8005f9c:	d008      	beq.n	8005fb0 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8005f9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005fa0:	015a      	lsls	r2, r3, #5
 8005fa2:	69fb      	ldr	r3, [r7, #28]
 8005fa4:	4413      	add	r3, r2
 8005fa6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005faa:	461a      	mov	r2, r3
 8005fac:	2310      	movs	r3, #16
 8005fae:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8005fb0:	693b      	ldr	r3, [r7, #16]
 8005fb2:	f003 0302 	and.w	r3, r3, #2
 8005fb6:	2b00      	cmp	r3, #0
 8005fb8:	d030      	beq.n	800601c <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8005fba:	6a3b      	ldr	r3, [r7, #32]
 8005fbc:	695b      	ldr	r3, [r3, #20]
 8005fbe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005fc2:	2b80      	cmp	r3, #128	@ 0x80
 8005fc4:	d109      	bne.n	8005fda <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8005fc6:	69fb      	ldr	r3, [r7, #28]
 8005fc8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005fcc:	685b      	ldr	r3, [r3, #4]
 8005fce:	69fa      	ldr	r2, [r7, #28]
 8005fd0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005fd4:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8005fd8:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8005fda:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005fdc:	4613      	mov	r3, r2
 8005fde:	00db      	lsls	r3, r3, #3
 8005fe0:	4413      	add	r3, r2
 8005fe2:	009b      	lsls	r3, r3, #2
 8005fe4:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005fe8:	687a      	ldr	r2, [r7, #4]
 8005fea:	4413      	add	r3, r2
 8005fec:	3304      	adds	r3, #4
 8005fee:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8005ff0:	697b      	ldr	r3, [r7, #20]
 8005ff2:	78db      	ldrb	r3, [r3, #3]
 8005ff4:	2b01      	cmp	r3, #1
 8005ff6:	d108      	bne.n	800600a <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8005ff8:	697b      	ldr	r3, [r7, #20]
 8005ffa:	2200      	movs	r2, #0
 8005ffc:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8005ffe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006000:	b2db      	uxtb	r3, r3
 8006002:	4619      	mov	r1, r3
 8006004:	6878      	ldr	r0, [r7, #4]
 8006006:	f008 f8c9 	bl	800e19c <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 800600a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800600c:	015a      	lsls	r2, r3, #5
 800600e:	69fb      	ldr	r3, [r7, #28]
 8006010:	4413      	add	r3, r2
 8006012:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006016:	461a      	mov	r2, r3
 8006018:	2302      	movs	r3, #2
 800601a:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800601c:	693b      	ldr	r3, [r7, #16]
 800601e:	f003 0320 	and.w	r3, r3, #32
 8006022:	2b00      	cmp	r3, #0
 8006024:	d008      	beq.n	8006038 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8006026:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006028:	015a      	lsls	r2, r3, #5
 800602a:	69fb      	ldr	r3, [r7, #28]
 800602c:	4413      	add	r3, r2
 800602e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006032:	461a      	mov	r2, r3
 8006034:	2320      	movs	r3, #32
 8006036:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8006038:	693b      	ldr	r3, [r7, #16]
 800603a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800603e:	2b00      	cmp	r3, #0
 8006040:	d009      	beq.n	8006056 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8006042:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006044:	015a      	lsls	r2, r3, #5
 8006046:	69fb      	ldr	r3, [r7, #28]
 8006048:	4413      	add	r3, r2
 800604a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800604e:	461a      	mov	r2, r3
 8006050:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8006054:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8006056:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006058:	3301      	adds	r3, #1
 800605a:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 800605c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800605e:	085b      	lsrs	r3, r3, #1
 8006060:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8006062:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006064:	2b00      	cmp	r3, #0
 8006066:	f47f af62 	bne.w	8005f2e <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	4618      	mov	r0, r3
 8006070:	f005 fc28 	bl	800b8c4 <USB_ReadInterrupts>
 8006074:	4603      	mov	r3, r0
 8006076:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800607a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800607e:	f040 80db 	bne.w	8006238 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	4618      	mov	r0, r3
 8006088:	f005 fc49 	bl	800b91e <USB_ReadDevAllInEpInterrupt>
 800608c:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 800608e:	2300      	movs	r3, #0
 8006090:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 8006092:	e0cd      	b.n	8006230 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8006094:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006096:	f003 0301 	and.w	r3, r3, #1
 800609a:	2b00      	cmp	r3, #0
 800609c:	f000 80c2 	beq.w	8006224 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80060a6:	b2d2      	uxtb	r2, r2
 80060a8:	4611      	mov	r1, r2
 80060aa:	4618      	mov	r0, r3
 80060ac:	f005 fc6f 	bl	800b98e <USB_ReadDevInEPInterrupt>
 80060b0:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 80060b2:	693b      	ldr	r3, [r7, #16]
 80060b4:	f003 0301 	and.w	r3, r3, #1
 80060b8:	2b00      	cmp	r3, #0
 80060ba:	d057      	beq.n	800616c <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80060bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80060be:	f003 030f 	and.w	r3, r3, #15
 80060c2:	2201      	movs	r2, #1
 80060c4:	fa02 f303 	lsl.w	r3, r2, r3
 80060c8:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80060ca:	69fb      	ldr	r3, [r7, #28]
 80060cc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80060d0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80060d2:	68fb      	ldr	r3, [r7, #12]
 80060d4:	43db      	mvns	r3, r3
 80060d6:	69f9      	ldr	r1, [r7, #28]
 80060d8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80060dc:	4013      	ands	r3, r2
 80060de:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 80060e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80060e2:	015a      	lsls	r2, r3, #5
 80060e4:	69fb      	ldr	r3, [r7, #28]
 80060e6:	4413      	add	r3, r2
 80060e8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80060ec:	461a      	mov	r2, r3
 80060ee:	2301      	movs	r3, #1
 80060f0:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	799b      	ldrb	r3, [r3, #6]
 80060f6:	2b01      	cmp	r3, #1
 80060f8:	d132      	bne.n	8006160 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 80060fa:	6879      	ldr	r1, [r7, #4]
 80060fc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80060fe:	4613      	mov	r3, r2
 8006100:	00db      	lsls	r3, r3, #3
 8006102:	4413      	add	r3, r2
 8006104:	009b      	lsls	r3, r3, #2
 8006106:	440b      	add	r3, r1
 8006108:	3320      	adds	r3, #32
 800610a:	6819      	ldr	r1, [r3, #0]
 800610c:	6878      	ldr	r0, [r7, #4]
 800610e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006110:	4613      	mov	r3, r2
 8006112:	00db      	lsls	r3, r3, #3
 8006114:	4413      	add	r3, r2
 8006116:	009b      	lsls	r3, r3, #2
 8006118:	4403      	add	r3, r0
 800611a:	331c      	adds	r3, #28
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	4419      	add	r1, r3
 8006120:	6878      	ldr	r0, [r7, #4]
 8006122:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006124:	4613      	mov	r3, r2
 8006126:	00db      	lsls	r3, r3, #3
 8006128:	4413      	add	r3, r2
 800612a:	009b      	lsls	r3, r3, #2
 800612c:	4403      	add	r3, r0
 800612e:	3320      	adds	r3, #32
 8006130:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8006132:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006134:	2b00      	cmp	r3, #0
 8006136:	d113      	bne.n	8006160 <HAL_PCD_IRQHandler+0x3a2>
 8006138:	6879      	ldr	r1, [r7, #4]
 800613a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800613c:	4613      	mov	r3, r2
 800613e:	00db      	lsls	r3, r3, #3
 8006140:	4413      	add	r3, r2
 8006142:	009b      	lsls	r3, r3, #2
 8006144:	440b      	add	r3, r1
 8006146:	3324      	adds	r3, #36	@ 0x24
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	2b00      	cmp	r3, #0
 800614c:	d108      	bne.n	8006160 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	6818      	ldr	r0, [r3, #0]
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8006158:	461a      	mov	r2, r3
 800615a:	2101      	movs	r1, #1
 800615c:	f005 fc76 	bl	800ba4c <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8006160:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006162:	b2db      	uxtb	r3, r3
 8006164:	4619      	mov	r1, r3
 8006166:	6878      	ldr	r0, [r7, #4]
 8006168:	f007 ff93 	bl	800e092 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 800616c:	693b      	ldr	r3, [r7, #16]
 800616e:	f003 0308 	and.w	r3, r3, #8
 8006172:	2b00      	cmp	r3, #0
 8006174:	d008      	beq.n	8006188 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8006176:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006178:	015a      	lsls	r2, r3, #5
 800617a:	69fb      	ldr	r3, [r7, #28]
 800617c:	4413      	add	r3, r2
 800617e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006182:	461a      	mov	r2, r3
 8006184:	2308      	movs	r3, #8
 8006186:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8006188:	693b      	ldr	r3, [r7, #16]
 800618a:	f003 0310 	and.w	r3, r3, #16
 800618e:	2b00      	cmp	r3, #0
 8006190:	d008      	beq.n	80061a4 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8006192:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006194:	015a      	lsls	r2, r3, #5
 8006196:	69fb      	ldr	r3, [r7, #28]
 8006198:	4413      	add	r3, r2
 800619a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800619e:	461a      	mov	r2, r3
 80061a0:	2310      	movs	r3, #16
 80061a2:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 80061a4:	693b      	ldr	r3, [r7, #16]
 80061a6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80061aa:	2b00      	cmp	r3, #0
 80061ac:	d008      	beq.n	80061c0 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 80061ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061b0:	015a      	lsls	r2, r3, #5
 80061b2:	69fb      	ldr	r3, [r7, #28]
 80061b4:	4413      	add	r3, r2
 80061b6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80061ba:	461a      	mov	r2, r3
 80061bc:	2340      	movs	r3, #64	@ 0x40
 80061be:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 80061c0:	693b      	ldr	r3, [r7, #16]
 80061c2:	f003 0302 	and.w	r3, r3, #2
 80061c6:	2b00      	cmp	r3, #0
 80061c8:	d023      	beq.n	8006212 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 80061ca:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80061cc:	6a38      	ldr	r0, [r7, #32]
 80061ce:	f004 fc5d 	bl	800aa8c <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 80061d2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80061d4:	4613      	mov	r3, r2
 80061d6:	00db      	lsls	r3, r3, #3
 80061d8:	4413      	add	r3, r2
 80061da:	009b      	lsls	r3, r3, #2
 80061dc:	3310      	adds	r3, #16
 80061de:	687a      	ldr	r2, [r7, #4]
 80061e0:	4413      	add	r3, r2
 80061e2:	3304      	adds	r3, #4
 80061e4:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80061e6:	697b      	ldr	r3, [r7, #20]
 80061e8:	78db      	ldrb	r3, [r3, #3]
 80061ea:	2b01      	cmp	r3, #1
 80061ec:	d108      	bne.n	8006200 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 80061ee:	697b      	ldr	r3, [r7, #20]
 80061f0:	2200      	movs	r2, #0
 80061f2:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 80061f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061f6:	b2db      	uxtb	r3, r3
 80061f8:	4619      	mov	r1, r3
 80061fa:	6878      	ldr	r0, [r7, #4]
 80061fc:	f007 ffe0 	bl	800e1c0 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8006200:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006202:	015a      	lsls	r2, r3, #5
 8006204:	69fb      	ldr	r3, [r7, #28]
 8006206:	4413      	add	r3, r2
 8006208:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800620c:	461a      	mov	r2, r3
 800620e:	2302      	movs	r3, #2
 8006210:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8006212:	693b      	ldr	r3, [r7, #16]
 8006214:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006218:	2b00      	cmp	r3, #0
 800621a:	d003      	beq.n	8006224 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 800621c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800621e:	6878      	ldr	r0, [r7, #4]
 8006220:	f000 fcbd 	bl	8006b9e <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8006224:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006226:	3301      	adds	r3, #1
 8006228:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 800622a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800622c:	085b      	lsrs	r3, r3, #1
 800622e:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8006230:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006232:	2b00      	cmp	r3, #0
 8006234:	f47f af2e 	bne.w	8006094 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	4618      	mov	r0, r3
 800623e:	f005 fb41 	bl	800b8c4 <USB_ReadInterrupts>
 8006242:	4603      	mov	r3, r0
 8006244:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006248:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800624c:	d122      	bne.n	8006294 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800624e:	69fb      	ldr	r3, [r7, #28]
 8006250:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006254:	685b      	ldr	r3, [r3, #4]
 8006256:	69fa      	ldr	r2, [r7, #28]
 8006258:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800625c:	f023 0301 	bic.w	r3, r3, #1
 8006260:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8006268:	2b01      	cmp	r3, #1
 800626a:	d108      	bne.n	800627e <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	2200      	movs	r2, #0
 8006270:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8006274:	2100      	movs	r1, #0
 8006276:	6878      	ldr	r0, [r7, #4]
 8006278:	f000 fea4 	bl	8006fc4 <HAL_PCDEx_LPM_Callback>
 800627c:	e002      	b.n	8006284 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 800627e:	6878      	ldr	r0, [r7, #4]
 8006280:	f007 ff7e 	bl	800e180 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	695a      	ldr	r2, [r3, #20]
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 8006292:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	681b      	ldr	r3, [r3, #0]
 8006298:	4618      	mov	r0, r3
 800629a:	f005 fb13 	bl	800b8c4 <USB_ReadInterrupts>
 800629e:	4603      	mov	r3, r0
 80062a0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80062a4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80062a8:	d112      	bne.n	80062d0 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 80062aa:	69fb      	ldr	r3, [r7, #28]
 80062ac:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80062b0:	689b      	ldr	r3, [r3, #8]
 80062b2:	f003 0301 	and.w	r3, r3, #1
 80062b6:	2b01      	cmp	r3, #1
 80062b8:	d102      	bne.n	80062c0 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 80062ba:	6878      	ldr	r0, [r7, #4]
 80062bc:	f007 ff3a 	bl	800e134 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	695a      	ldr	r2, [r3, #20]
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	681b      	ldr	r3, [r3, #0]
 80062ca:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 80062ce:	615a      	str	r2, [r3, #20]
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	4618      	mov	r0, r3
 80062d6:	f005 faf5 	bl	800b8c4 <USB_ReadInterrupts>
 80062da:	4603      	mov	r3, r0
 80062dc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80062e0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80062e4:	f040 80b7 	bne.w	8006456 <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80062e8:	69fb      	ldr	r3, [r7, #28]
 80062ea:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80062ee:	685b      	ldr	r3, [r3, #4]
 80062f0:	69fa      	ldr	r2, [r7, #28]
 80062f2:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80062f6:	f023 0301 	bic.w	r3, r3, #1
 80062fa:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	681b      	ldr	r3, [r3, #0]
 8006300:	2110      	movs	r1, #16
 8006302:	4618      	mov	r0, r3
 8006304:	f004 fbc2 	bl	800aa8c <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006308:	2300      	movs	r3, #0
 800630a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800630c:	e046      	b.n	800639c <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 800630e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006310:	015a      	lsls	r2, r3, #5
 8006312:	69fb      	ldr	r3, [r7, #28]
 8006314:	4413      	add	r3, r2
 8006316:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800631a:	461a      	mov	r2, r3
 800631c:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8006320:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8006322:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006324:	015a      	lsls	r2, r3, #5
 8006326:	69fb      	ldr	r3, [r7, #28]
 8006328:	4413      	add	r3, r2
 800632a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006332:	0151      	lsls	r1, r2, #5
 8006334:	69fa      	ldr	r2, [r7, #28]
 8006336:	440a      	add	r2, r1
 8006338:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800633c:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8006340:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8006342:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006344:	015a      	lsls	r2, r3, #5
 8006346:	69fb      	ldr	r3, [r7, #28]
 8006348:	4413      	add	r3, r2
 800634a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800634e:	461a      	mov	r2, r3
 8006350:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8006354:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8006356:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006358:	015a      	lsls	r2, r3, #5
 800635a:	69fb      	ldr	r3, [r7, #28]
 800635c:	4413      	add	r3, r2
 800635e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006362:	681b      	ldr	r3, [r3, #0]
 8006364:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006366:	0151      	lsls	r1, r2, #5
 8006368:	69fa      	ldr	r2, [r7, #28]
 800636a:	440a      	add	r2, r1
 800636c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006370:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8006374:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8006376:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006378:	015a      	lsls	r2, r3, #5
 800637a:	69fb      	ldr	r3, [r7, #28]
 800637c:	4413      	add	r3, r2
 800637e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006386:	0151      	lsls	r1, r2, #5
 8006388:	69fa      	ldr	r2, [r7, #28]
 800638a:	440a      	add	r2, r1
 800638c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006390:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8006394:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006396:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006398:	3301      	adds	r3, #1
 800639a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	791b      	ldrb	r3, [r3, #4]
 80063a0:	461a      	mov	r2, r3
 80063a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80063a4:	4293      	cmp	r3, r2
 80063a6:	d3b2      	bcc.n	800630e <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 80063a8:	69fb      	ldr	r3, [r7, #28]
 80063aa:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80063ae:	69db      	ldr	r3, [r3, #28]
 80063b0:	69fa      	ldr	r2, [r7, #28]
 80063b2:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80063b6:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 80063ba:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	7bdb      	ldrb	r3, [r3, #15]
 80063c0:	2b00      	cmp	r3, #0
 80063c2:	d016      	beq.n	80063f2 <HAL_PCD_IRQHandler+0x634>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 80063c4:	69fb      	ldr	r3, [r7, #28]
 80063c6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80063ca:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80063ce:	69fa      	ldr	r2, [r7, #28]
 80063d0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80063d4:	f043 030b 	orr.w	r3, r3, #11
 80063d8:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 80063dc:	69fb      	ldr	r3, [r7, #28]
 80063de:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80063e2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80063e4:	69fa      	ldr	r2, [r7, #28]
 80063e6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80063ea:	f043 030b 	orr.w	r3, r3, #11
 80063ee:	6453      	str	r3, [r2, #68]	@ 0x44
 80063f0:	e015      	b.n	800641e <HAL_PCD_IRQHandler+0x660>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 80063f2:	69fb      	ldr	r3, [r7, #28]
 80063f4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80063f8:	695b      	ldr	r3, [r3, #20]
 80063fa:	69fa      	ldr	r2, [r7, #28]
 80063fc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006400:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8006404:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 8006408:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 800640a:	69fb      	ldr	r3, [r7, #28]
 800640c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006410:	691b      	ldr	r3, [r3, #16]
 8006412:	69fa      	ldr	r2, [r7, #28]
 8006414:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006418:	f043 030b 	orr.w	r3, r3, #11
 800641c:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 800641e:	69fb      	ldr	r3, [r7, #28]
 8006420:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006424:	681b      	ldr	r3, [r3, #0]
 8006426:	69fa      	ldr	r2, [r7, #28]
 8006428:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800642c:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8006430:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	6818      	ldr	r0, [r3, #0]
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8006440:	461a      	mov	r2, r3
 8006442:	f005 fb03 	bl	800ba4c <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	695a      	ldr	r2, [r3, #20]
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8006454:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	4618      	mov	r0, r3
 800645c:	f005 fa32 	bl	800b8c4 <USB_ReadInterrupts>
 8006460:	4603      	mov	r3, r0
 8006462:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006466:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800646a:	d123      	bne.n	80064b4 <HAL_PCD_IRQHandler+0x6f6>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	4618      	mov	r0, r3
 8006472:	f005 fac8 	bl	800ba06 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	4618      	mov	r0, r3
 800647c:	f004 fb7f 	bl	800ab7e <USB_GetDevSpeed>
 8006480:	4603      	mov	r3, r0
 8006482:	461a      	mov	r2, r3
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	681c      	ldr	r4, [r3, #0]
 800648c:	f001 fa0a 	bl	80078a4 <HAL_RCC_GetHCLKFreq>
 8006490:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8006496:	461a      	mov	r2, r3
 8006498:	4620      	mov	r0, r4
 800649a:	f004 f883 	bl	800a5a4 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 800649e:	6878      	ldr	r0, [r7, #4]
 80064a0:	f007 fe1f 	bl	800e0e2 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	695a      	ldr	r2, [r3, #20]
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 80064b2:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	4618      	mov	r0, r3
 80064ba:	f005 fa03 	bl	800b8c4 <USB_ReadInterrupts>
 80064be:	4603      	mov	r3, r0
 80064c0:	f003 0308 	and.w	r3, r3, #8
 80064c4:	2b08      	cmp	r3, #8
 80064c6:	d10a      	bne.n	80064de <HAL_PCD_IRQHandler+0x720>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 80064c8:	6878      	ldr	r0, [r7, #4]
 80064ca:	f007 fdfc 	bl	800e0c6 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	695a      	ldr	r2, [r3, #20]
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	f002 0208 	and.w	r2, r2, #8
 80064dc:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	4618      	mov	r0, r3
 80064e4:	f005 f9ee 	bl	800b8c4 <USB_ReadInterrupts>
 80064e8:	4603      	mov	r3, r0
 80064ea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80064ee:	2b80      	cmp	r3, #128	@ 0x80
 80064f0:	d123      	bne.n	800653a <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 80064f2:	6a3b      	ldr	r3, [r7, #32]
 80064f4:	699b      	ldr	r3, [r3, #24]
 80064f6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80064fa:	6a3b      	ldr	r3, [r7, #32]
 80064fc:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80064fe:	2301      	movs	r3, #1
 8006500:	627b      	str	r3, [r7, #36]	@ 0x24
 8006502:	e014      	b.n	800652e <HAL_PCD_IRQHandler+0x770>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8006504:	6879      	ldr	r1, [r7, #4]
 8006506:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006508:	4613      	mov	r3, r2
 800650a:	00db      	lsls	r3, r3, #3
 800650c:	4413      	add	r3, r2
 800650e:	009b      	lsls	r3, r3, #2
 8006510:	440b      	add	r3, r1
 8006512:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8006516:	781b      	ldrb	r3, [r3, #0]
 8006518:	2b01      	cmp	r3, #1
 800651a:	d105      	bne.n	8006528 <HAL_PCD_IRQHandler+0x76a>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 800651c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800651e:	b2db      	uxtb	r3, r3
 8006520:	4619      	mov	r1, r3
 8006522:	6878      	ldr	r0, [r7, #4]
 8006524:	f000 fb0a 	bl	8006b3c <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8006528:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800652a:	3301      	adds	r3, #1
 800652c:	627b      	str	r3, [r7, #36]	@ 0x24
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	791b      	ldrb	r3, [r3, #4]
 8006532:	461a      	mov	r2, r3
 8006534:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006536:	4293      	cmp	r3, r2
 8006538:	d3e4      	bcc.n	8006504 <HAL_PCD_IRQHandler+0x746>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	4618      	mov	r0, r3
 8006540:	f005 f9c0 	bl	800b8c4 <USB_ReadInterrupts>
 8006544:	4603      	mov	r3, r0
 8006546:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800654a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800654e:	d13c      	bne.n	80065ca <HAL_PCD_IRQHandler+0x80c>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8006550:	2301      	movs	r3, #1
 8006552:	627b      	str	r3, [r7, #36]	@ 0x24
 8006554:	e02b      	b.n	80065ae <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8006556:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006558:	015a      	lsls	r2, r3, #5
 800655a:	69fb      	ldr	r3, [r7, #28]
 800655c:	4413      	add	r3, r2
 800655e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8006566:	6879      	ldr	r1, [r7, #4]
 8006568:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800656a:	4613      	mov	r3, r2
 800656c:	00db      	lsls	r3, r3, #3
 800656e:	4413      	add	r3, r2
 8006570:	009b      	lsls	r3, r3, #2
 8006572:	440b      	add	r3, r1
 8006574:	3318      	adds	r3, #24
 8006576:	781b      	ldrb	r3, [r3, #0]
 8006578:	2b01      	cmp	r3, #1
 800657a:	d115      	bne.n	80065a8 <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 800657c:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800657e:	2b00      	cmp	r3, #0
 8006580:	da12      	bge.n	80065a8 <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8006582:	6879      	ldr	r1, [r7, #4]
 8006584:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006586:	4613      	mov	r3, r2
 8006588:	00db      	lsls	r3, r3, #3
 800658a:	4413      	add	r3, r2
 800658c:	009b      	lsls	r3, r3, #2
 800658e:	440b      	add	r3, r1
 8006590:	3317      	adds	r3, #23
 8006592:	2201      	movs	r2, #1
 8006594:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8006596:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006598:	b2db      	uxtb	r3, r3
 800659a:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800659e:	b2db      	uxtb	r3, r3
 80065a0:	4619      	mov	r1, r3
 80065a2:	6878      	ldr	r0, [r7, #4]
 80065a4:	f000 faca 	bl	8006b3c <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80065a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80065aa:	3301      	adds	r3, #1
 80065ac:	627b      	str	r3, [r7, #36]	@ 0x24
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	791b      	ldrb	r3, [r3, #4]
 80065b2:	461a      	mov	r2, r3
 80065b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80065b6:	4293      	cmp	r3, r2
 80065b8:	d3cd      	bcc.n	8006556 <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	695a      	ldr	r2, [r3, #20]
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 80065c8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	4618      	mov	r0, r3
 80065d0:	f005 f978 	bl	800b8c4 <USB_ReadInterrupts>
 80065d4:	4603      	mov	r3, r0
 80065d6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80065da:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80065de:	d156      	bne.n	800668e <HAL_PCD_IRQHandler+0x8d0>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80065e0:	2301      	movs	r3, #1
 80065e2:	627b      	str	r3, [r7, #36]	@ 0x24
 80065e4:	e045      	b.n	8006672 <HAL_PCD_IRQHandler+0x8b4>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 80065e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80065e8:	015a      	lsls	r2, r3, #5
 80065ea:	69fb      	ldr	r3, [r7, #28]
 80065ec:	4413      	add	r3, r2
 80065ee:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 80065f6:	6879      	ldr	r1, [r7, #4]
 80065f8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80065fa:	4613      	mov	r3, r2
 80065fc:	00db      	lsls	r3, r3, #3
 80065fe:	4413      	add	r3, r2
 8006600:	009b      	lsls	r3, r3, #2
 8006602:	440b      	add	r3, r1
 8006604:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8006608:	781b      	ldrb	r3, [r3, #0]
 800660a:	2b01      	cmp	r3, #1
 800660c:	d12e      	bne.n	800666c <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800660e:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8006610:	2b00      	cmp	r3, #0
 8006612:	da2b      	bge.n	800666c <HAL_PCD_IRQHandler+0x8ae>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 8006614:	69bb      	ldr	r3, [r7, #24]
 8006616:	0c1a      	lsrs	r2, r3, #16
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 800661e:	4053      	eors	r3, r2
 8006620:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8006624:	2b00      	cmp	r3, #0
 8006626:	d121      	bne.n	800666c <HAL_PCD_IRQHandler+0x8ae>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8006628:	6879      	ldr	r1, [r7, #4]
 800662a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800662c:	4613      	mov	r3, r2
 800662e:	00db      	lsls	r3, r3, #3
 8006630:	4413      	add	r3, r2
 8006632:	009b      	lsls	r3, r3, #2
 8006634:	440b      	add	r3, r1
 8006636:	f203 2357 	addw	r3, r3, #599	@ 0x257
 800663a:	2201      	movs	r2, #1
 800663c:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 800663e:	6a3b      	ldr	r3, [r7, #32]
 8006640:	699b      	ldr	r3, [r3, #24]
 8006642:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8006646:	6a3b      	ldr	r3, [r7, #32]
 8006648:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 800664a:	6a3b      	ldr	r3, [r7, #32]
 800664c:	695b      	ldr	r3, [r3, #20]
 800664e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006652:	2b00      	cmp	r3, #0
 8006654:	d10a      	bne.n	800666c <HAL_PCD_IRQHandler+0x8ae>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8006656:	69fb      	ldr	r3, [r7, #28]
 8006658:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800665c:	685b      	ldr	r3, [r3, #4]
 800665e:	69fa      	ldr	r2, [r7, #28]
 8006660:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006664:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8006668:	6053      	str	r3, [r2, #4]
            break;
 800666a:	e008      	b.n	800667e <HAL_PCD_IRQHandler+0x8c0>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800666c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800666e:	3301      	adds	r3, #1
 8006670:	627b      	str	r3, [r7, #36]	@ 0x24
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	791b      	ldrb	r3, [r3, #4]
 8006676:	461a      	mov	r2, r3
 8006678:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800667a:	4293      	cmp	r3, r2
 800667c:	d3b3      	bcc.n	80065e6 <HAL_PCD_IRQHandler+0x828>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	681b      	ldr	r3, [r3, #0]
 8006682:	695a      	ldr	r2, [r3, #20]
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 800668c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	4618      	mov	r0, r3
 8006694:	f005 f916 	bl	800b8c4 <USB_ReadInterrupts>
 8006698:	4603      	mov	r3, r0
 800669a:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800669e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80066a2:	d10a      	bne.n	80066ba <HAL_PCD_IRQHandler+0x8fc>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 80066a4:	6878      	ldr	r0, [r7, #4]
 80066a6:	f007 fd9d 	bl	800e1e4 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	695a      	ldr	r2, [r3, #20]
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 80066b8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	681b      	ldr	r3, [r3, #0]
 80066be:	4618      	mov	r0, r3
 80066c0:	f005 f900 	bl	800b8c4 <USB_ReadInterrupts>
 80066c4:	4603      	mov	r3, r0
 80066c6:	f003 0304 	and.w	r3, r3, #4
 80066ca:	2b04      	cmp	r3, #4
 80066cc:	d115      	bne.n	80066fa <HAL_PCD_IRQHandler+0x93c>
    {
      RegVal = hpcd->Instance->GOTGINT;
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	685b      	ldr	r3, [r3, #4]
 80066d4:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 80066d6:	69bb      	ldr	r3, [r7, #24]
 80066d8:	f003 0304 	and.w	r3, r3, #4
 80066dc:	2b00      	cmp	r3, #0
 80066de:	d002      	beq.n	80066e6 <HAL_PCD_IRQHandler+0x928>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 80066e0:	6878      	ldr	r0, [r7, #4]
 80066e2:	f007 fd8d 	bl	800e200 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	6859      	ldr	r1, [r3, #4]
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	69ba      	ldr	r2, [r7, #24]
 80066f2:	430a      	orrs	r2, r1
 80066f4:	605a      	str	r2, [r3, #4]
 80066f6:	e000      	b.n	80066fa <HAL_PCD_IRQHandler+0x93c>
      return;
 80066f8:	bf00      	nop
    }
  }
}
 80066fa:	3734      	adds	r7, #52	@ 0x34
 80066fc:	46bd      	mov	sp, r7
 80066fe:	bd90      	pop	{r4, r7, pc}

08006700 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8006700:	b580      	push	{r7, lr}
 8006702:	b082      	sub	sp, #8
 8006704:	af00      	add	r7, sp, #0
 8006706:	6078      	str	r0, [r7, #4]
 8006708:	460b      	mov	r3, r1
 800670a:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8006712:	2b01      	cmp	r3, #1
 8006714:	d101      	bne.n	800671a <HAL_PCD_SetAddress+0x1a>
 8006716:	2302      	movs	r3, #2
 8006718:	e012      	b.n	8006740 <HAL_PCD_SetAddress+0x40>
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	2201      	movs	r2, #1
 800671e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	78fa      	ldrb	r2, [r7, #3]
 8006726:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	78fa      	ldrb	r2, [r7, #3]
 800672e:	4611      	mov	r1, r2
 8006730:	4618      	mov	r0, r3
 8006732:	f005 f85f 	bl	800b7f4 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	2200      	movs	r2, #0
 800673a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800673e:	2300      	movs	r3, #0
}
 8006740:	4618      	mov	r0, r3
 8006742:	3708      	adds	r7, #8
 8006744:	46bd      	mov	sp, r7
 8006746:	bd80      	pop	{r7, pc}

08006748 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8006748:	b580      	push	{r7, lr}
 800674a:	b084      	sub	sp, #16
 800674c:	af00      	add	r7, sp, #0
 800674e:	6078      	str	r0, [r7, #4]
 8006750:	4608      	mov	r0, r1
 8006752:	4611      	mov	r1, r2
 8006754:	461a      	mov	r2, r3
 8006756:	4603      	mov	r3, r0
 8006758:	70fb      	strb	r3, [r7, #3]
 800675a:	460b      	mov	r3, r1
 800675c:	803b      	strh	r3, [r7, #0]
 800675e:	4613      	mov	r3, r2
 8006760:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8006762:	2300      	movs	r3, #0
 8006764:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8006766:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800676a:	2b00      	cmp	r3, #0
 800676c:	da0f      	bge.n	800678e <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800676e:	78fb      	ldrb	r3, [r7, #3]
 8006770:	f003 020f 	and.w	r2, r3, #15
 8006774:	4613      	mov	r3, r2
 8006776:	00db      	lsls	r3, r3, #3
 8006778:	4413      	add	r3, r2
 800677a:	009b      	lsls	r3, r3, #2
 800677c:	3310      	adds	r3, #16
 800677e:	687a      	ldr	r2, [r7, #4]
 8006780:	4413      	add	r3, r2
 8006782:	3304      	adds	r3, #4
 8006784:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8006786:	68fb      	ldr	r3, [r7, #12]
 8006788:	2201      	movs	r2, #1
 800678a:	705a      	strb	r2, [r3, #1]
 800678c:	e00f      	b.n	80067ae <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800678e:	78fb      	ldrb	r3, [r7, #3]
 8006790:	f003 020f 	and.w	r2, r3, #15
 8006794:	4613      	mov	r3, r2
 8006796:	00db      	lsls	r3, r3, #3
 8006798:	4413      	add	r3, r2
 800679a:	009b      	lsls	r3, r3, #2
 800679c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80067a0:	687a      	ldr	r2, [r7, #4]
 80067a2:	4413      	add	r3, r2
 80067a4:	3304      	adds	r3, #4
 80067a6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80067a8:	68fb      	ldr	r3, [r7, #12]
 80067aa:	2200      	movs	r2, #0
 80067ac:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 80067ae:	78fb      	ldrb	r3, [r7, #3]
 80067b0:	f003 030f 	and.w	r3, r3, #15
 80067b4:	b2da      	uxtb	r2, r3
 80067b6:	68fb      	ldr	r3, [r7, #12]
 80067b8:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 80067ba:	883b      	ldrh	r3, [r7, #0]
 80067bc:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80067c0:	68fb      	ldr	r3, [r7, #12]
 80067c2:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 80067c4:	68fb      	ldr	r3, [r7, #12]
 80067c6:	78ba      	ldrb	r2, [r7, #2]
 80067c8:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 80067ca:	68fb      	ldr	r3, [r7, #12]
 80067cc:	785b      	ldrb	r3, [r3, #1]
 80067ce:	2b00      	cmp	r3, #0
 80067d0:	d004      	beq.n	80067dc <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 80067d2:	68fb      	ldr	r3, [r7, #12]
 80067d4:	781b      	ldrb	r3, [r3, #0]
 80067d6:	461a      	mov	r2, r3
 80067d8:	68fb      	ldr	r3, [r7, #12]
 80067da:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 80067dc:	78bb      	ldrb	r3, [r7, #2]
 80067de:	2b02      	cmp	r3, #2
 80067e0:	d102      	bne.n	80067e8 <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 80067e2:	68fb      	ldr	r3, [r7, #12]
 80067e4:	2200      	movs	r2, #0
 80067e6:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80067ee:	2b01      	cmp	r3, #1
 80067f0:	d101      	bne.n	80067f6 <HAL_PCD_EP_Open+0xae>
 80067f2:	2302      	movs	r3, #2
 80067f4:	e00e      	b.n	8006814 <HAL_PCD_EP_Open+0xcc>
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	2201      	movs	r2, #1
 80067fa:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	68f9      	ldr	r1, [r7, #12]
 8006804:	4618      	mov	r0, r3
 8006806:	f004 f9df 	bl	800abc8 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	2200      	movs	r2, #0
 800680e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 8006812:	7afb      	ldrb	r3, [r7, #11]
}
 8006814:	4618      	mov	r0, r3
 8006816:	3710      	adds	r7, #16
 8006818:	46bd      	mov	sp, r7
 800681a:	bd80      	pop	{r7, pc}

0800681c <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800681c:	b580      	push	{r7, lr}
 800681e:	b084      	sub	sp, #16
 8006820:	af00      	add	r7, sp, #0
 8006822:	6078      	str	r0, [r7, #4]
 8006824:	460b      	mov	r3, r1
 8006826:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8006828:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800682c:	2b00      	cmp	r3, #0
 800682e:	da0f      	bge.n	8006850 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006830:	78fb      	ldrb	r3, [r7, #3]
 8006832:	f003 020f 	and.w	r2, r3, #15
 8006836:	4613      	mov	r3, r2
 8006838:	00db      	lsls	r3, r3, #3
 800683a:	4413      	add	r3, r2
 800683c:	009b      	lsls	r3, r3, #2
 800683e:	3310      	adds	r3, #16
 8006840:	687a      	ldr	r2, [r7, #4]
 8006842:	4413      	add	r3, r2
 8006844:	3304      	adds	r3, #4
 8006846:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8006848:	68fb      	ldr	r3, [r7, #12]
 800684a:	2201      	movs	r2, #1
 800684c:	705a      	strb	r2, [r3, #1]
 800684e:	e00f      	b.n	8006870 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006850:	78fb      	ldrb	r3, [r7, #3]
 8006852:	f003 020f 	and.w	r2, r3, #15
 8006856:	4613      	mov	r3, r2
 8006858:	00db      	lsls	r3, r3, #3
 800685a:	4413      	add	r3, r2
 800685c:	009b      	lsls	r3, r3, #2
 800685e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8006862:	687a      	ldr	r2, [r7, #4]
 8006864:	4413      	add	r3, r2
 8006866:	3304      	adds	r3, #4
 8006868:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800686a:	68fb      	ldr	r3, [r7, #12]
 800686c:	2200      	movs	r2, #0
 800686e:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8006870:	78fb      	ldrb	r3, [r7, #3]
 8006872:	f003 030f 	and.w	r3, r3, #15
 8006876:	b2da      	uxtb	r2, r3
 8006878:	68fb      	ldr	r3, [r7, #12]
 800687a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8006882:	2b01      	cmp	r3, #1
 8006884:	d101      	bne.n	800688a <HAL_PCD_EP_Close+0x6e>
 8006886:	2302      	movs	r3, #2
 8006888:	e00e      	b.n	80068a8 <HAL_PCD_EP_Close+0x8c>
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	2201      	movs	r2, #1
 800688e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	68f9      	ldr	r1, [r7, #12]
 8006898:	4618      	mov	r0, r3
 800689a:	f004 fa1d 	bl	800acd8 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	2200      	movs	r2, #0
 80068a2:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 80068a6:	2300      	movs	r3, #0
}
 80068a8:	4618      	mov	r0, r3
 80068aa:	3710      	adds	r7, #16
 80068ac:	46bd      	mov	sp, r7
 80068ae:	bd80      	pop	{r7, pc}

080068b0 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80068b0:	b580      	push	{r7, lr}
 80068b2:	b086      	sub	sp, #24
 80068b4:	af00      	add	r7, sp, #0
 80068b6:	60f8      	str	r0, [r7, #12]
 80068b8:	607a      	str	r2, [r7, #4]
 80068ba:	603b      	str	r3, [r7, #0]
 80068bc:	460b      	mov	r3, r1
 80068be:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80068c0:	7afb      	ldrb	r3, [r7, #11]
 80068c2:	f003 020f 	and.w	r2, r3, #15
 80068c6:	4613      	mov	r3, r2
 80068c8:	00db      	lsls	r3, r3, #3
 80068ca:	4413      	add	r3, r2
 80068cc:	009b      	lsls	r3, r3, #2
 80068ce:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80068d2:	68fa      	ldr	r2, [r7, #12]
 80068d4:	4413      	add	r3, r2
 80068d6:	3304      	adds	r3, #4
 80068d8:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80068da:	697b      	ldr	r3, [r7, #20]
 80068dc:	687a      	ldr	r2, [r7, #4]
 80068de:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 80068e0:	697b      	ldr	r3, [r7, #20]
 80068e2:	683a      	ldr	r2, [r7, #0]
 80068e4:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 80068e6:	697b      	ldr	r3, [r7, #20]
 80068e8:	2200      	movs	r2, #0
 80068ea:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 80068ec:	697b      	ldr	r3, [r7, #20]
 80068ee:	2200      	movs	r2, #0
 80068f0:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80068f2:	7afb      	ldrb	r3, [r7, #11]
 80068f4:	f003 030f 	and.w	r3, r3, #15
 80068f8:	b2da      	uxtb	r2, r3
 80068fa:	697b      	ldr	r3, [r7, #20]
 80068fc:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80068fe:	68fb      	ldr	r3, [r7, #12]
 8006900:	799b      	ldrb	r3, [r3, #6]
 8006902:	2b01      	cmp	r3, #1
 8006904:	d102      	bne.n	800690c <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8006906:	687a      	ldr	r2, [r7, #4]
 8006908:	697b      	ldr	r3, [r7, #20]
 800690a:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800690c:	68fb      	ldr	r3, [r7, #12]
 800690e:	6818      	ldr	r0, [r3, #0]
 8006910:	68fb      	ldr	r3, [r7, #12]
 8006912:	799b      	ldrb	r3, [r3, #6]
 8006914:	461a      	mov	r2, r3
 8006916:	6979      	ldr	r1, [r7, #20]
 8006918:	f004 faba 	bl	800ae90 <USB_EPStartXfer>

  return HAL_OK;
 800691c:	2300      	movs	r3, #0
}
 800691e:	4618      	mov	r0, r3
 8006920:	3718      	adds	r7, #24
 8006922:	46bd      	mov	sp, r7
 8006924:	bd80      	pop	{r7, pc}

08006926 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8006926:	b480      	push	{r7}
 8006928:	b083      	sub	sp, #12
 800692a:	af00      	add	r7, sp, #0
 800692c:	6078      	str	r0, [r7, #4]
 800692e:	460b      	mov	r3, r1
 8006930:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8006932:	78fb      	ldrb	r3, [r7, #3]
 8006934:	f003 020f 	and.w	r2, r3, #15
 8006938:	6879      	ldr	r1, [r7, #4]
 800693a:	4613      	mov	r3, r2
 800693c:	00db      	lsls	r3, r3, #3
 800693e:	4413      	add	r3, r2
 8006940:	009b      	lsls	r3, r3, #2
 8006942:	440b      	add	r3, r1
 8006944:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 8006948:	681b      	ldr	r3, [r3, #0]
}
 800694a:	4618      	mov	r0, r3
 800694c:	370c      	adds	r7, #12
 800694e:	46bd      	mov	sp, r7
 8006950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006954:	4770      	bx	lr

08006956 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8006956:	b580      	push	{r7, lr}
 8006958:	b086      	sub	sp, #24
 800695a:	af00      	add	r7, sp, #0
 800695c:	60f8      	str	r0, [r7, #12]
 800695e:	607a      	str	r2, [r7, #4]
 8006960:	603b      	str	r3, [r7, #0]
 8006962:	460b      	mov	r3, r1
 8006964:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006966:	7afb      	ldrb	r3, [r7, #11]
 8006968:	f003 020f 	and.w	r2, r3, #15
 800696c:	4613      	mov	r3, r2
 800696e:	00db      	lsls	r3, r3, #3
 8006970:	4413      	add	r3, r2
 8006972:	009b      	lsls	r3, r3, #2
 8006974:	3310      	adds	r3, #16
 8006976:	68fa      	ldr	r2, [r7, #12]
 8006978:	4413      	add	r3, r2
 800697a:	3304      	adds	r3, #4
 800697c:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800697e:	697b      	ldr	r3, [r7, #20]
 8006980:	687a      	ldr	r2, [r7, #4]
 8006982:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8006984:	697b      	ldr	r3, [r7, #20]
 8006986:	683a      	ldr	r2, [r7, #0]
 8006988:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 800698a:	697b      	ldr	r3, [r7, #20]
 800698c:	2200      	movs	r2, #0
 800698e:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 8006990:	697b      	ldr	r3, [r7, #20]
 8006992:	2201      	movs	r2, #1
 8006994:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8006996:	7afb      	ldrb	r3, [r7, #11]
 8006998:	f003 030f 	and.w	r3, r3, #15
 800699c:	b2da      	uxtb	r2, r3
 800699e:	697b      	ldr	r3, [r7, #20]
 80069a0:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80069a2:	68fb      	ldr	r3, [r7, #12]
 80069a4:	799b      	ldrb	r3, [r3, #6]
 80069a6:	2b01      	cmp	r3, #1
 80069a8:	d102      	bne.n	80069b0 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80069aa:	687a      	ldr	r2, [r7, #4]
 80069ac:	697b      	ldr	r3, [r7, #20]
 80069ae:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80069b0:	68fb      	ldr	r3, [r7, #12]
 80069b2:	6818      	ldr	r0, [r3, #0]
 80069b4:	68fb      	ldr	r3, [r7, #12]
 80069b6:	799b      	ldrb	r3, [r3, #6]
 80069b8:	461a      	mov	r2, r3
 80069ba:	6979      	ldr	r1, [r7, #20]
 80069bc:	f004 fa68 	bl	800ae90 <USB_EPStartXfer>

  return HAL_OK;
 80069c0:	2300      	movs	r3, #0
}
 80069c2:	4618      	mov	r0, r3
 80069c4:	3718      	adds	r7, #24
 80069c6:	46bd      	mov	sp, r7
 80069c8:	bd80      	pop	{r7, pc}

080069ca <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80069ca:	b580      	push	{r7, lr}
 80069cc:	b084      	sub	sp, #16
 80069ce:	af00      	add	r7, sp, #0
 80069d0:	6078      	str	r0, [r7, #4]
 80069d2:	460b      	mov	r3, r1
 80069d4:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80069d6:	78fb      	ldrb	r3, [r7, #3]
 80069d8:	f003 030f 	and.w	r3, r3, #15
 80069dc:	687a      	ldr	r2, [r7, #4]
 80069de:	7912      	ldrb	r2, [r2, #4]
 80069e0:	4293      	cmp	r3, r2
 80069e2:	d901      	bls.n	80069e8 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 80069e4:	2301      	movs	r3, #1
 80069e6:	e04f      	b.n	8006a88 <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80069e8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80069ec:	2b00      	cmp	r3, #0
 80069ee:	da0f      	bge.n	8006a10 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80069f0:	78fb      	ldrb	r3, [r7, #3]
 80069f2:	f003 020f 	and.w	r2, r3, #15
 80069f6:	4613      	mov	r3, r2
 80069f8:	00db      	lsls	r3, r3, #3
 80069fa:	4413      	add	r3, r2
 80069fc:	009b      	lsls	r3, r3, #2
 80069fe:	3310      	adds	r3, #16
 8006a00:	687a      	ldr	r2, [r7, #4]
 8006a02:	4413      	add	r3, r2
 8006a04:	3304      	adds	r3, #4
 8006a06:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8006a08:	68fb      	ldr	r3, [r7, #12]
 8006a0a:	2201      	movs	r2, #1
 8006a0c:	705a      	strb	r2, [r3, #1]
 8006a0e:	e00d      	b.n	8006a2c <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8006a10:	78fa      	ldrb	r2, [r7, #3]
 8006a12:	4613      	mov	r3, r2
 8006a14:	00db      	lsls	r3, r3, #3
 8006a16:	4413      	add	r3, r2
 8006a18:	009b      	lsls	r3, r3, #2
 8006a1a:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8006a1e:	687a      	ldr	r2, [r7, #4]
 8006a20:	4413      	add	r3, r2
 8006a22:	3304      	adds	r3, #4
 8006a24:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8006a26:	68fb      	ldr	r3, [r7, #12]
 8006a28:	2200      	movs	r2, #0
 8006a2a:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8006a2c:	68fb      	ldr	r3, [r7, #12]
 8006a2e:	2201      	movs	r2, #1
 8006a30:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8006a32:	78fb      	ldrb	r3, [r7, #3]
 8006a34:	f003 030f 	and.w	r3, r3, #15
 8006a38:	b2da      	uxtb	r2, r3
 8006a3a:	68fb      	ldr	r3, [r7, #12]
 8006a3c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8006a44:	2b01      	cmp	r3, #1
 8006a46:	d101      	bne.n	8006a4c <HAL_PCD_EP_SetStall+0x82>
 8006a48:	2302      	movs	r3, #2
 8006a4a:	e01d      	b.n	8006a88 <HAL_PCD_EP_SetStall+0xbe>
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	2201      	movs	r2, #1
 8006a50:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	681b      	ldr	r3, [r3, #0]
 8006a58:	68f9      	ldr	r1, [r7, #12]
 8006a5a:	4618      	mov	r0, r3
 8006a5c:	f004 fdf6 	bl	800b64c <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8006a60:	78fb      	ldrb	r3, [r7, #3]
 8006a62:	f003 030f 	and.w	r3, r3, #15
 8006a66:	2b00      	cmp	r3, #0
 8006a68:	d109      	bne.n	8006a7e <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	6818      	ldr	r0, [r3, #0]
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	7999      	ldrb	r1, [r3, #6]
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8006a78:	461a      	mov	r2, r3
 8006a7a:	f004 ffe7 	bl	800ba4c <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	2200      	movs	r2, #0
 8006a82:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8006a86:	2300      	movs	r3, #0
}
 8006a88:	4618      	mov	r0, r3
 8006a8a:	3710      	adds	r7, #16
 8006a8c:	46bd      	mov	sp, r7
 8006a8e:	bd80      	pop	{r7, pc}

08006a90 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8006a90:	b580      	push	{r7, lr}
 8006a92:	b084      	sub	sp, #16
 8006a94:	af00      	add	r7, sp, #0
 8006a96:	6078      	str	r0, [r7, #4]
 8006a98:	460b      	mov	r3, r1
 8006a9a:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8006a9c:	78fb      	ldrb	r3, [r7, #3]
 8006a9e:	f003 030f 	and.w	r3, r3, #15
 8006aa2:	687a      	ldr	r2, [r7, #4]
 8006aa4:	7912      	ldrb	r2, [r2, #4]
 8006aa6:	4293      	cmp	r3, r2
 8006aa8:	d901      	bls.n	8006aae <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8006aaa:	2301      	movs	r3, #1
 8006aac:	e042      	b.n	8006b34 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8006aae:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006ab2:	2b00      	cmp	r3, #0
 8006ab4:	da0f      	bge.n	8006ad6 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006ab6:	78fb      	ldrb	r3, [r7, #3]
 8006ab8:	f003 020f 	and.w	r2, r3, #15
 8006abc:	4613      	mov	r3, r2
 8006abe:	00db      	lsls	r3, r3, #3
 8006ac0:	4413      	add	r3, r2
 8006ac2:	009b      	lsls	r3, r3, #2
 8006ac4:	3310      	adds	r3, #16
 8006ac6:	687a      	ldr	r2, [r7, #4]
 8006ac8:	4413      	add	r3, r2
 8006aca:	3304      	adds	r3, #4
 8006acc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8006ace:	68fb      	ldr	r3, [r7, #12]
 8006ad0:	2201      	movs	r2, #1
 8006ad2:	705a      	strb	r2, [r3, #1]
 8006ad4:	e00f      	b.n	8006af6 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006ad6:	78fb      	ldrb	r3, [r7, #3]
 8006ad8:	f003 020f 	and.w	r2, r3, #15
 8006adc:	4613      	mov	r3, r2
 8006ade:	00db      	lsls	r3, r3, #3
 8006ae0:	4413      	add	r3, r2
 8006ae2:	009b      	lsls	r3, r3, #2
 8006ae4:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8006ae8:	687a      	ldr	r2, [r7, #4]
 8006aea:	4413      	add	r3, r2
 8006aec:	3304      	adds	r3, #4
 8006aee:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8006af0:	68fb      	ldr	r3, [r7, #12]
 8006af2:	2200      	movs	r2, #0
 8006af4:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8006af6:	68fb      	ldr	r3, [r7, #12]
 8006af8:	2200      	movs	r2, #0
 8006afa:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8006afc:	78fb      	ldrb	r3, [r7, #3]
 8006afe:	f003 030f 	and.w	r3, r3, #15
 8006b02:	b2da      	uxtb	r2, r3
 8006b04:	68fb      	ldr	r3, [r7, #12]
 8006b06:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8006b0e:	2b01      	cmp	r3, #1
 8006b10:	d101      	bne.n	8006b16 <HAL_PCD_EP_ClrStall+0x86>
 8006b12:	2302      	movs	r3, #2
 8006b14:	e00e      	b.n	8006b34 <HAL_PCD_EP_ClrStall+0xa4>
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	2201      	movs	r2, #1
 8006b1a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	68f9      	ldr	r1, [r7, #12]
 8006b24:	4618      	mov	r0, r3
 8006b26:	f004 fdff 	bl	800b728 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	2200      	movs	r2, #0
 8006b2e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8006b32:	2300      	movs	r3, #0
}
 8006b34:	4618      	mov	r0, r3
 8006b36:	3710      	adds	r7, #16
 8006b38:	46bd      	mov	sp, r7
 8006b3a:	bd80      	pop	{r7, pc}

08006b3c <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8006b3c:	b580      	push	{r7, lr}
 8006b3e:	b084      	sub	sp, #16
 8006b40:	af00      	add	r7, sp, #0
 8006b42:	6078      	str	r0, [r7, #4]
 8006b44:	460b      	mov	r3, r1
 8006b46:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8006b48:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006b4c:	2b00      	cmp	r3, #0
 8006b4e:	da0c      	bge.n	8006b6a <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006b50:	78fb      	ldrb	r3, [r7, #3]
 8006b52:	f003 020f 	and.w	r2, r3, #15
 8006b56:	4613      	mov	r3, r2
 8006b58:	00db      	lsls	r3, r3, #3
 8006b5a:	4413      	add	r3, r2
 8006b5c:	009b      	lsls	r3, r3, #2
 8006b5e:	3310      	adds	r3, #16
 8006b60:	687a      	ldr	r2, [r7, #4]
 8006b62:	4413      	add	r3, r2
 8006b64:	3304      	adds	r3, #4
 8006b66:	60fb      	str	r3, [r7, #12]
 8006b68:	e00c      	b.n	8006b84 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006b6a:	78fb      	ldrb	r3, [r7, #3]
 8006b6c:	f003 020f 	and.w	r2, r3, #15
 8006b70:	4613      	mov	r3, r2
 8006b72:	00db      	lsls	r3, r3, #3
 8006b74:	4413      	add	r3, r2
 8006b76:	009b      	lsls	r3, r3, #2
 8006b78:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8006b7c:	687a      	ldr	r2, [r7, #4]
 8006b7e:	4413      	add	r3, r2
 8006b80:	3304      	adds	r3, #4
 8006b82:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	681b      	ldr	r3, [r3, #0]
 8006b88:	68f9      	ldr	r1, [r7, #12]
 8006b8a:	4618      	mov	r0, r3
 8006b8c:	f004 fc1e 	bl	800b3cc <USB_EPStopXfer>
 8006b90:	4603      	mov	r3, r0
 8006b92:	72fb      	strb	r3, [r7, #11]

  return ret;
 8006b94:	7afb      	ldrb	r3, [r7, #11]
}
 8006b96:	4618      	mov	r0, r3
 8006b98:	3710      	adds	r7, #16
 8006b9a:	46bd      	mov	sp, r7
 8006b9c:	bd80      	pop	{r7, pc}

08006b9e <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8006b9e:	b580      	push	{r7, lr}
 8006ba0:	b08a      	sub	sp, #40	@ 0x28
 8006ba2:	af02      	add	r7, sp, #8
 8006ba4:	6078      	str	r0, [r7, #4]
 8006ba6:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	681b      	ldr	r3, [r3, #0]
 8006bac:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006bae:	697b      	ldr	r3, [r7, #20]
 8006bb0:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8006bb2:	683a      	ldr	r2, [r7, #0]
 8006bb4:	4613      	mov	r3, r2
 8006bb6:	00db      	lsls	r3, r3, #3
 8006bb8:	4413      	add	r3, r2
 8006bba:	009b      	lsls	r3, r3, #2
 8006bbc:	3310      	adds	r3, #16
 8006bbe:	687a      	ldr	r2, [r7, #4]
 8006bc0:	4413      	add	r3, r2
 8006bc2:	3304      	adds	r3, #4
 8006bc4:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8006bc6:	68fb      	ldr	r3, [r7, #12]
 8006bc8:	695a      	ldr	r2, [r3, #20]
 8006bca:	68fb      	ldr	r3, [r7, #12]
 8006bcc:	691b      	ldr	r3, [r3, #16]
 8006bce:	429a      	cmp	r2, r3
 8006bd0:	d901      	bls.n	8006bd6 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8006bd2:	2301      	movs	r3, #1
 8006bd4:	e06b      	b.n	8006cae <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 8006bd6:	68fb      	ldr	r3, [r7, #12]
 8006bd8:	691a      	ldr	r2, [r3, #16]
 8006bda:	68fb      	ldr	r3, [r7, #12]
 8006bdc:	695b      	ldr	r3, [r3, #20]
 8006bde:	1ad3      	subs	r3, r2, r3
 8006be0:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8006be2:	68fb      	ldr	r3, [r7, #12]
 8006be4:	689b      	ldr	r3, [r3, #8]
 8006be6:	69fa      	ldr	r2, [r7, #28]
 8006be8:	429a      	cmp	r2, r3
 8006bea:	d902      	bls.n	8006bf2 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8006bec:	68fb      	ldr	r3, [r7, #12]
 8006bee:	689b      	ldr	r3, [r3, #8]
 8006bf0:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8006bf2:	69fb      	ldr	r3, [r7, #28]
 8006bf4:	3303      	adds	r3, #3
 8006bf6:	089b      	lsrs	r3, r3, #2
 8006bf8:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8006bfa:	e02a      	b.n	8006c52 <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8006bfc:	68fb      	ldr	r3, [r7, #12]
 8006bfe:	691a      	ldr	r2, [r3, #16]
 8006c00:	68fb      	ldr	r3, [r7, #12]
 8006c02:	695b      	ldr	r3, [r3, #20]
 8006c04:	1ad3      	subs	r3, r2, r3
 8006c06:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8006c08:	68fb      	ldr	r3, [r7, #12]
 8006c0a:	689b      	ldr	r3, [r3, #8]
 8006c0c:	69fa      	ldr	r2, [r7, #28]
 8006c0e:	429a      	cmp	r2, r3
 8006c10:	d902      	bls.n	8006c18 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8006c12:	68fb      	ldr	r3, [r7, #12]
 8006c14:	689b      	ldr	r3, [r3, #8]
 8006c16:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8006c18:	69fb      	ldr	r3, [r7, #28]
 8006c1a:	3303      	adds	r3, #3
 8006c1c:	089b      	lsrs	r3, r3, #2
 8006c1e:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8006c20:	68fb      	ldr	r3, [r7, #12]
 8006c22:	68d9      	ldr	r1, [r3, #12]
 8006c24:	683b      	ldr	r3, [r7, #0]
 8006c26:	b2da      	uxtb	r2, r3
 8006c28:	69fb      	ldr	r3, [r7, #28]
 8006c2a:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8006c30:	9300      	str	r3, [sp, #0]
 8006c32:	4603      	mov	r3, r0
 8006c34:	6978      	ldr	r0, [r7, #20]
 8006c36:	f004 fc73 	bl	800b520 <USB_WritePacket>

    ep->xfer_buff  += len;
 8006c3a:	68fb      	ldr	r3, [r7, #12]
 8006c3c:	68da      	ldr	r2, [r3, #12]
 8006c3e:	69fb      	ldr	r3, [r7, #28]
 8006c40:	441a      	add	r2, r3
 8006c42:	68fb      	ldr	r3, [r7, #12]
 8006c44:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8006c46:	68fb      	ldr	r3, [r7, #12]
 8006c48:	695a      	ldr	r2, [r3, #20]
 8006c4a:	69fb      	ldr	r3, [r7, #28]
 8006c4c:	441a      	add	r2, r3
 8006c4e:	68fb      	ldr	r3, [r7, #12]
 8006c50:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8006c52:	683b      	ldr	r3, [r7, #0]
 8006c54:	015a      	lsls	r2, r3, #5
 8006c56:	693b      	ldr	r3, [r7, #16]
 8006c58:	4413      	add	r3, r2
 8006c5a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006c5e:	699b      	ldr	r3, [r3, #24]
 8006c60:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8006c62:	69ba      	ldr	r2, [r7, #24]
 8006c64:	429a      	cmp	r2, r3
 8006c66:	d809      	bhi.n	8006c7c <PCD_WriteEmptyTxFifo+0xde>
 8006c68:	68fb      	ldr	r3, [r7, #12]
 8006c6a:	695a      	ldr	r2, [r3, #20]
 8006c6c:	68fb      	ldr	r3, [r7, #12]
 8006c6e:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8006c70:	429a      	cmp	r2, r3
 8006c72:	d203      	bcs.n	8006c7c <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8006c74:	68fb      	ldr	r3, [r7, #12]
 8006c76:	691b      	ldr	r3, [r3, #16]
 8006c78:	2b00      	cmp	r3, #0
 8006c7a:	d1bf      	bne.n	8006bfc <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8006c7c:	68fb      	ldr	r3, [r7, #12]
 8006c7e:	691a      	ldr	r2, [r3, #16]
 8006c80:	68fb      	ldr	r3, [r7, #12]
 8006c82:	695b      	ldr	r3, [r3, #20]
 8006c84:	429a      	cmp	r2, r3
 8006c86:	d811      	bhi.n	8006cac <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8006c88:	683b      	ldr	r3, [r7, #0]
 8006c8a:	f003 030f 	and.w	r3, r3, #15
 8006c8e:	2201      	movs	r2, #1
 8006c90:	fa02 f303 	lsl.w	r3, r2, r3
 8006c94:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8006c96:	693b      	ldr	r3, [r7, #16]
 8006c98:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006c9c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006c9e:	68bb      	ldr	r3, [r7, #8]
 8006ca0:	43db      	mvns	r3, r3
 8006ca2:	6939      	ldr	r1, [r7, #16]
 8006ca4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006ca8:	4013      	ands	r3, r2
 8006caa:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 8006cac:	2300      	movs	r3, #0
}
 8006cae:	4618      	mov	r0, r3
 8006cb0:	3720      	adds	r7, #32
 8006cb2:	46bd      	mov	sp, r7
 8006cb4:	bd80      	pop	{r7, pc}
	...

08006cb8 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8006cb8:	b580      	push	{r7, lr}
 8006cba:	b088      	sub	sp, #32
 8006cbc:	af00      	add	r7, sp, #0
 8006cbe:	6078      	str	r0, [r7, #4]
 8006cc0:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	681b      	ldr	r3, [r3, #0]
 8006cc6:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006cc8:	69fb      	ldr	r3, [r7, #28]
 8006cca:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8006ccc:	69fb      	ldr	r3, [r7, #28]
 8006cce:	333c      	adds	r3, #60	@ 0x3c
 8006cd0:	3304      	adds	r3, #4
 8006cd2:	681b      	ldr	r3, [r3, #0]
 8006cd4:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8006cd6:	683b      	ldr	r3, [r7, #0]
 8006cd8:	015a      	lsls	r2, r3, #5
 8006cda:	69bb      	ldr	r3, [r7, #24]
 8006cdc:	4413      	add	r3, r2
 8006cde:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006ce2:	689b      	ldr	r3, [r3, #8]
 8006ce4:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	799b      	ldrb	r3, [r3, #6]
 8006cea:	2b01      	cmp	r3, #1
 8006cec:	d17b      	bne.n	8006de6 <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8006cee:	693b      	ldr	r3, [r7, #16]
 8006cf0:	f003 0308 	and.w	r3, r3, #8
 8006cf4:	2b00      	cmp	r3, #0
 8006cf6:	d015      	beq.n	8006d24 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006cf8:	697b      	ldr	r3, [r7, #20]
 8006cfa:	4a61      	ldr	r2, [pc, #388]	@ (8006e80 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8006cfc:	4293      	cmp	r3, r2
 8006cfe:	f240 80b9 	bls.w	8006e74 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8006d02:	693b      	ldr	r3, [r7, #16]
 8006d04:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006d08:	2b00      	cmp	r3, #0
 8006d0a:	f000 80b3 	beq.w	8006e74 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8006d0e:	683b      	ldr	r3, [r7, #0]
 8006d10:	015a      	lsls	r2, r3, #5
 8006d12:	69bb      	ldr	r3, [r7, #24]
 8006d14:	4413      	add	r3, r2
 8006d16:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006d1a:	461a      	mov	r2, r3
 8006d1c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006d20:	6093      	str	r3, [r2, #8]
 8006d22:	e0a7      	b.n	8006e74 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8006d24:	693b      	ldr	r3, [r7, #16]
 8006d26:	f003 0320 	and.w	r3, r3, #32
 8006d2a:	2b00      	cmp	r3, #0
 8006d2c:	d009      	beq.n	8006d42 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8006d2e:	683b      	ldr	r3, [r7, #0]
 8006d30:	015a      	lsls	r2, r3, #5
 8006d32:	69bb      	ldr	r3, [r7, #24]
 8006d34:	4413      	add	r3, r2
 8006d36:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006d3a:	461a      	mov	r2, r3
 8006d3c:	2320      	movs	r3, #32
 8006d3e:	6093      	str	r3, [r2, #8]
 8006d40:	e098      	b.n	8006e74 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8006d42:	693b      	ldr	r3, [r7, #16]
 8006d44:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8006d48:	2b00      	cmp	r3, #0
 8006d4a:	f040 8093 	bne.w	8006e74 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006d4e:	697b      	ldr	r3, [r7, #20]
 8006d50:	4a4b      	ldr	r2, [pc, #300]	@ (8006e80 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8006d52:	4293      	cmp	r3, r2
 8006d54:	d90f      	bls.n	8006d76 <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8006d56:	693b      	ldr	r3, [r7, #16]
 8006d58:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006d5c:	2b00      	cmp	r3, #0
 8006d5e:	d00a      	beq.n	8006d76 <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8006d60:	683b      	ldr	r3, [r7, #0]
 8006d62:	015a      	lsls	r2, r3, #5
 8006d64:	69bb      	ldr	r3, [r7, #24]
 8006d66:	4413      	add	r3, r2
 8006d68:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006d6c:	461a      	mov	r2, r3
 8006d6e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006d72:	6093      	str	r3, [r2, #8]
 8006d74:	e07e      	b.n	8006e74 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 8006d76:	683a      	ldr	r2, [r7, #0]
 8006d78:	4613      	mov	r3, r2
 8006d7a:	00db      	lsls	r3, r3, #3
 8006d7c:	4413      	add	r3, r2
 8006d7e:	009b      	lsls	r3, r3, #2
 8006d80:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8006d84:	687a      	ldr	r2, [r7, #4]
 8006d86:	4413      	add	r3, r2
 8006d88:	3304      	adds	r3, #4
 8006d8a:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8006d8c:	68fb      	ldr	r3, [r7, #12]
 8006d8e:	6a1a      	ldr	r2, [r3, #32]
 8006d90:	683b      	ldr	r3, [r7, #0]
 8006d92:	0159      	lsls	r1, r3, #5
 8006d94:	69bb      	ldr	r3, [r7, #24]
 8006d96:	440b      	add	r3, r1
 8006d98:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006d9c:	691b      	ldr	r3, [r3, #16]
 8006d9e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006da2:	1ad2      	subs	r2, r2, r3
 8006da4:	68fb      	ldr	r3, [r7, #12]
 8006da6:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 8006da8:	683b      	ldr	r3, [r7, #0]
 8006daa:	2b00      	cmp	r3, #0
 8006dac:	d114      	bne.n	8006dd8 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8006dae:	68fb      	ldr	r3, [r7, #12]
 8006db0:	691b      	ldr	r3, [r3, #16]
 8006db2:	2b00      	cmp	r3, #0
 8006db4:	d109      	bne.n	8006dca <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	6818      	ldr	r0, [r3, #0]
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8006dc0:	461a      	mov	r2, r3
 8006dc2:	2101      	movs	r1, #1
 8006dc4:	f004 fe42 	bl	800ba4c <USB_EP0_OutStart>
 8006dc8:	e006      	b.n	8006dd8 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8006dca:	68fb      	ldr	r3, [r7, #12]
 8006dcc:	68da      	ldr	r2, [r3, #12]
 8006dce:	68fb      	ldr	r3, [r7, #12]
 8006dd0:	695b      	ldr	r3, [r3, #20]
 8006dd2:	441a      	add	r2, r3
 8006dd4:	68fb      	ldr	r3, [r7, #12]
 8006dd6:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8006dd8:	683b      	ldr	r3, [r7, #0]
 8006dda:	b2db      	uxtb	r3, r3
 8006ddc:	4619      	mov	r1, r3
 8006dde:	6878      	ldr	r0, [r7, #4]
 8006de0:	f007 f93c 	bl	800e05c <HAL_PCD_DataOutStageCallback>
 8006de4:	e046      	b.n	8006e74 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8006de6:	697b      	ldr	r3, [r7, #20]
 8006de8:	4a26      	ldr	r2, [pc, #152]	@ (8006e84 <PCD_EP_OutXfrComplete_int+0x1cc>)
 8006dea:	4293      	cmp	r3, r2
 8006dec:	d124      	bne.n	8006e38 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8006dee:	693b      	ldr	r3, [r7, #16]
 8006df0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006df4:	2b00      	cmp	r3, #0
 8006df6:	d00a      	beq.n	8006e0e <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8006df8:	683b      	ldr	r3, [r7, #0]
 8006dfa:	015a      	lsls	r2, r3, #5
 8006dfc:	69bb      	ldr	r3, [r7, #24]
 8006dfe:	4413      	add	r3, r2
 8006e00:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006e04:	461a      	mov	r2, r3
 8006e06:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006e0a:	6093      	str	r3, [r2, #8]
 8006e0c:	e032      	b.n	8006e74 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8006e0e:	693b      	ldr	r3, [r7, #16]
 8006e10:	f003 0320 	and.w	r3, r3, #32
 8006e14:	2b00      	cmp	r3, #0
 8006e16:	d008      	beq.n	8006e2a <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8006e18:	683b      	ldr	r3, [r7, #0]
 8006e1a:	015a      	lsls	r2, r3, #5
 8006e1c:	69bb      	ldr	r3, [r7, #24]
 8006e1e:	4413      	add	r3, r2
 8006e20:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006e24:	461a      	mov	r2, r3
 8006e26:	2320      	movs	r3, #32
 8006e28:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8006e2a:	683b      	ldr	r3, [r7, #0]
 8006e2c:	b2db      	uxtb	r3, r3
 8006e2e:	4619      	mov	r1, r3
 8006e30:	6878      	ldr	r0, [r7, #4]
 8006e32:	f007 f913 	bl	800e05c <HAL_PCD_DataOutStageCallback>
 8006e36:	e01d      	b.n	8006e74 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8006e38:	683b      	ldr	r3, [r7, #0]
 8006e3a:	2b00      	cmp	r3, #0
 8006e3c:	d114      	bne.n	8006e68 <PCD_EP_OutXfrComplete_int+0x1b0>
 8006e3e:	6879      	ldr	r1, [r7, #4]
 8006e40:	683a      	ldr	r2, [r7, #0]
 8006e42:	4613      	mov	r3, r2
 8006e44:	00db      	lsls	r3, r3, #3
 8006e46:	4413      	add	r3, r2
 8006e48:	009b      	lsls	r3, r3, #2
 8006e4a:	440b      	add	r3, r1
 8006e4c:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8006e50:	681b      	ldr	r3, [r3, #0]
 8006e52:	2b00      	cmp	r3, #0
 8006e54:	d108      	bne.n	8006e68 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	6818      	ldr	r0, [r3, #0]
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8006e60:	461a      	mov	r2, r3
 8006e62:	2100      	movs	r1, #0
 8006e64:	f004 fdf2 	bl	800ba4c <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8006e68:	683b      	ldr	r3, [r7, #0]
 8006e6a:	b2db      	uxtb	r3, r3
 8006e6c:	4619      	mov	r1, r3
 8006e6e:	6878      	ldr	r0, [r7, #4]
 8006e70:	f007 f8f4 	bl	800e05c <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8006e74:	2300      	movs	r3, #0
}
 8006e76:	4618      	mov	r0, r3
 8006e78:	3720      	adds	r7, #32
 8006e7a:	46bd      	mov	sp, r7
 8006e7c:	bd80      	pop	{r7, pc}
 8006e7e:	bf00      	nop
 8006e80:	4f54300a 	.word	0x4f54300a
 8006e84:	4f54310a 	.word	0x4f54310a

08006e88 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8006e88:	b580      	push	{r7, lr}
 8006e8a:	b086      	sub	sp, #24
 8006e8c:	af00      	add	r7, sp, #0
 8006e8e:	6078      	str	r0, [r7, #4]
 8006e90:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	681b      	ldr	r3, [r3, #0]
 8006e96:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006e98:	697b      	ldr	r3, [r7, #20]
 8006e9a:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8006e9c:	697b      	ldr	r3, [r7, #20]
 8006e9e:	333c      	adds	r3, #60	@ 0x3c
 8006ea0:	3304      	adds	r3, #4
 8006ea2:	681b      	ldr	r3, [r3, #0]
 8006ea4:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8006ea6:	683b      	ldr	r3, [r7, #0]
 8006ea8:	015a      	lsls	r2, r3, #5
 8006eaa:	693b      	ldr	r3, [r7, #16]
 8006eac:	4413      	add	r3, r2
 8006eae:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006eb2:	689b      	ldr	r3, [r3, #8]
 8006eb4:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006eb6:	68fb      	ldr	r3, [r7, #12]
 8006eb8:	4a15      	ldr	r2, [pc, #84]	@ (8006f10 <PCD_EP_OutSetupPacket_int+0x88>)
 8006eba:	4293      	cmp	r3, r2
 8006ebc:	d90e      	bls.n	8006edc <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8006ebe:	68bb      	ldr	r3, [r7, #8]
 8006ec0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006ec4:	2b00      	cmp	r3, #0
 8006ec6:	d009      	beq.n	8006edc <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8006ec8:	683b      	ldr	r3, [r7, #0]
 8006eca:	015a      	lsls	r2, r3, #5
 8006ecc:	693b      	ldr	r3, [r7, #16]
 8006ece:	4413      	add	r3, r2
 8006ed0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006ed4:	461a      	mov	r2, r3
 8006ed6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006eda:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8006edc:	6878      	ldr	r0, [r7, #4]
 8006ede:	f007 f8ab 	bl	800e038 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8006ee2:	68fb      	ldr	r3, [r7, #12]
 8006ee4:	4a0a      	ldr	r2, [pc, #40]	@ (8006f10 <PCD_EP_OutSetupPacket_int+0x88>)
 8006ee6:	4293      	cmp	r3, r2
 8006ee8:	d90c      	bls.n	8006f04 <PCD_EP_OutSetupPacket_int+0x7c>
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	799b      	ldrb	r3, [r3, #6]
 8006eee:	2b01      	cmp	r3, #1
 8006ef0:	d108      	bne.n	8006f04 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	6818      	ldr	r0, [r3, #0]
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8006efc:	461a      	mov	r2, r3
 8006efe:	2101      	movs	r1, #1
 8006f00:	f004 fda4 	bl	800ba4c <USB_EP0_OutStart>
  }

  return HAL_OK;
 8006f04:	2300      	movs	r3, #0
}
 8006f06:	4618      	mov	r0, r3
 8006f08:	3718      	adds	r7, #24
 8006f0a:	46bd      	mov	sp, r7
 8006f0c:	bd80      	pop	{r7, pc}
 8006f0e:	bf00      	nop
 8006f10:	4f54300a 	.word	0x4f54300a

08006f14 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8006f14:	b480      	push	{r7}
 8006f16:	b085      	sub	sp, #20
 8006f18:	af00      	add	r7, sp, #0
 8006f1a:	6078      	str	r0, [r7, #4]
 8006f1c:	460b      	mov	r3, r1
 8006f1e:	70fb      	strb	r3, [r7, #3]
 8006f20:	4613      	mov	r3, r2
 8006f22:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	681b      	ldr	r3, [r3, #0]
 8006f28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f2a:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8006f2c:	78fb      	ldrb	r3, [r7, #3]
 8006f2e:	2b00      	cmp	r3, #0
 8006f30:	d107      	bne.n	8006f42 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8006f32:	883b      	ldrh	r3, [r7, #0]
 8006f34:	0419      	lsls	r1, r3, #16
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	681b      	ldr	r3, [r3, #0]
 8006f3a:	68ba      	ldr	r2, [r7, #8]
 8006f3c:	430a      	orrs	r2, r1
 8006f3e:	629a      	str	r2, [r3, #40]	@ 0x28
 8006f40:	e028      	b.n	8006f94 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	681b      	ldr	r3, [r3, #0]
 8006f46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006f48:	0c1b      	lsrs	r3, r3, #16
 8006f4a:	68ba      	ldr	r2, [r7, #8]
 8006f4c:	4413      	add	r3, r2
 8006f4e:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8006f50:	2300      	movs	r3, #0
 8006f52:	73fb      	strb	r3, [r7, #15]
 8006f54:	e00d      	b.n	8006f72 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	681a      	ldr	r2, [r3, #0]
 8006f5a:	7bfb      	ldrb	r3, [r7, #15]
 8006f5c:	3340      	adds	r3, #64	@ 0x40
 8006f5e:	009b      	lsls	r3, r3, #2
 8006f60:	4413      	add	r3, r2
 8006f62:	685b      	ldr	r3, [r3, #4]
 8006f64:	0c1b      	lsrs	r3, r3, #16
 8006f66:	68ba      	ldr	r2, [r7, #8]
 8006f68:	4413      	add	r3, r2
 8006f6a:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8006f6c:	7bfb      	ldrb	r3, [r7, #15]
 8006f6e:	3301      	adds	r3, #1
 8006f70:	73fb      	strb	r3, [r7, #15]
 8006f72:	7bfa      	ldrb	r2, [r7, #15]
 8006f74:	78fb      	ldrb	r3, [r7, #3]
 8006f76:	3b01      	subs	r3, #1
 8006f78:	429a      	cmp	r2, r3
 8006f7a:	d3ec      	bcc.n	8006f56 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8006f7c:	883b      	ldrh	r3, [r7, #0]
 8006f7e:	0418      	lsls	r0, r3, #16
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	6819      	ldr	r1, [r3, #0]
 8006f84:	78fb      	ldrb	r3, [r7, #3]
 8006f86:	3b01      	subs	r3, #1
 8006f88:	68ba      	ldr	r2, [r7, #8]
 8006f8a:	4302      	orrs	r2, r0
 8006f8c:	3340      	adds	r3, #64	@ 0x40
 8006f8e:	009b      	lsls	r3, r3, #2
 8006f90:	440b      	add	r3, r1
 8006f92:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8006f94:	2300      	movs	r3, #0
}
 8006f96:	4618      	mov	r0, r3
 8006f98:	3714      	adds	r7, #20
 8006f9a:	46bd      	mov	sp, r7
 8006f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fa0:	4770      	bx	lr

08006fa2 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8006fa2:	b480      	push	{r7}
 8006fa4:	b083      	sub	sp, #12
 8006fa6:	af00      	add	r7, sp, #0
 8006fa8:	6078      	str	r0, [r7, #4]
 8006faa:	460b      	mov	r3, r1
 8006fac:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	681b      	ldr	r3, [r3, #0]
 8006fb2:	887a      	ldrh	r2, [r7, #2]
 8006fb4:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8006fb6:	2300      	movs	r3, #0
}
 8006fb8:	4618      	mov	r0, r3
 8006fba:	370c      	adds	r7, #12
 8006fbc:	46bd      	mov	sp, r7
 8006fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fc2:	4770      	bx	lr

08006fc4 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8006fc4:	b480      	push	{r7}
 8006fc6:	b083      	sub	sp, #12
 8006fc8:	af00      	add	r7, sp, #0
 8006fca:	6078      	str	r0, [r7, #4]
 8006fcc:	460b      	mov	r3, r1
 8006fce:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8006fd0:	bf00      	nop
 8006fd2:	370c      	adds	r7, #12
 8006fd4:	46bd      	mov	sp, r7
 8006fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fda:	4770      	bx	lr

08006fdc <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006fdc:	b580      	push	{r7, lr}
 8006fde:	b086      	sub	sp, #24
 8006fe0:	af00      	add	r7, sp, #0
 8006fe2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	2b00      	cmp	r3, #0
 8006fe8:	d101      	bne.n	8006fee <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006fea:	2301      	movs	r3, #1
 8006fec:	e267      	b.n	80074be <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	681b      	ldr	r3, [r3, #0]
 8006ff2:	f003 0301 	and.w	r3, r3, #1
 8006ff6:	2b00      	cmp	r3, #0
 8006ff8:	d075      	beq.n	80070e6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8006ffa:	4b88      	ldr	r3, [pc, #544]	@ (800721c <HAL_RCC_OscConfig+0x240>)
 8006ffc:	689b      	ldr	r3, [r3, #8]
 8006ffe:	f003 030c 	and.w	r3, r3, #12
 8007002:	2b04      	cmp	r3, #4
 8007004:	d00c      	beq.n	8007020 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8007006:	4b85      	ldr	r3, [pc, #532]	@ (800721c <HAL_RCC_OscConfig+0x240>)
 8007008:	689b      	ldr	r3, [r3, #8]
 800700a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800700e:	2b08      	cmp	r3, #8
 8007010:	d112      	bne.n	8007038 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8007012:	4b82      	ldr	r3, [pc, #520]	@ (800721c <HAL_RCC_OscConfig+0x240>)
 8007014:	685b      	ldr	r3, [r3, #4]
 8007016:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800701a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800701e:	d10b      	bne.n	8007038 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007020:	4b7e      	ldr	r3, [pc, #504]	@ (800721c <HAL_RCC_OscConfig+0x240>)
 8007022:	681b      	ldr	r3, [r3, #0]
 8007024:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007028:	2b00      	cmp	r3, #0
 800702a:	d05b      	beq.n	80070e4 <HAL_RCC_OscConfig+0x108>
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	685b      	ldr	r3, [r3, #4]
 8007030:	2b00      	cmp	r3, #0
 8007032:	d157      	bne.n	80070e4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8007034:	2301      	movs	r3, #1
 8007036:	e242      	b.n	80074be <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	685b      	ldr	r3, [r3, #4]
 800703c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007040:	d106      	bne.n	8007050 <HAL_RCC_OscConfig+0x74>
 8007042:	4b76      	ldr	r3, [pc, #472]	@ (800721c <HAL_RCC_OscConfig+0x240>)
 8007044:	681b      	ldr	r3, [r3, #0]
 8007046:	4a75      	ldr	r2, [pc, #468]	@ (800721c <HAL_RCC_OscConfig+0x240>)
 8007048:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800704c:	6013      	str	r3, [r2, #0]
 800704e:	e01d      	b.n	800708c <HAL_RCC_OscConfig+0xb0>
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	685b      	ldr	r3, [r3, #4]
 8007054:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8007058:	d10c      	bne.n	8007074 <HAL_RCC_OscConfig+0x98>
 800705a:	4b70      	ldr	r3, [pc, #448]	@ (800721c <HAL_RCC_OscConfig+0x240>)
 800705c:	681b      	ldr	r3, [r3, #0]
 800705e:	4a6f      	ldr	r2, [pc, #444]	@ (800721c <HAL_RCC_OscConfig+0x240>)
 8007060:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8007064:	6013      	str	r3, [r2, #0]
 8007066:	4b6d      	ldr	r3, [pc, #436]	@ (800721c <HAL_RCC_OscConfig+0x240>)
 8007068:	681b      	ldr	r3, [r3, #0]
 800706a:	4a6c      	ldr	r2, [pc, #432]	@ (800721c <HAL_RCC_OscConfig+0x240>)
 800706c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007070:	6013      	str	r3, [r2, #0]
 8007072:	e00b      	b.n	800708c <HAL_RCC_OscConfig+0xb0>
 8007074:	4b69      	ldr	r3, [pc, #420]	@ (800721c <HAL_RCC_OscConfig+0x240>)
 8007076:	681b      	ldr	r3, [r3, #0]
 8007078:	4a68      	ldr	r2, [pc, #416]	@ (800721c <HAL_RCC_OscConfig+0x240>)
 800707a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800707e:	6013      	str	r3, [r2, #0]
 8007080:	4b66      	ldr	r3, [pc, #408]	@ (800721c <HAL_RCC_OscConfig+0x240>)
 8007082:	681b      	ldr	r3, [r3, #0]
 8007084:	4a65      	ldr	r2, [pc, #404]	@ (800721c <HAL_RCC_OscConfig+0x240>)
 8007086:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800708a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	685b      	ldr	r3, [r3, #4]
 8007090:	2b00      	cmp	r3, #0
 8007092:	d013      	beq.n	80070bc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007094:	f7fd fbbc 	bl	8004810 <HAL_GetTick>
 8007098:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800709a:	e008      	b.n	80070ae <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800709c:	f7fd fbb8 	bl	8004810 <HAL_GetTick>
 80070a0:	4602      	mov	r2, r0
 80070a2:	693b      	ldr	r3, [r7, #16]
 80070a4:	1ad3      	subs	r3, r2, r3
 80070a6:	2b64      	cmp	r3, #100	@ 0x64
 80070a8:	d901      	bls.n	80070ae <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80070aa:	2303      	movs	r3, #3
 80070ac:	e207      	b.n	80074be <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80070ae:	4b5b      	ldr	r3, [pc, #364]	@ (800721c <HAL_RCC_OscConfig+0x240>)
 80070b0:	681b      	ldr	r3, [r3, #0]
 80070b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80070b6:	2b00      	cmp	r3, #0
 80070b8:	d0f0      	beq.n	800709c <HAL_RCC_OscConfig+0xc0>
 80070ba:	e014      	b.n	80070e6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80070bc:	f7fd fba8 	bl	8004810 <HAL_GetTick>
 80070c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80070c2:	e008      	b.n	80070d6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80070c4:	f7fd fba4 	bl	8004810 <HAL_GetTick>
 80070c8:	4602      	mov	r2, r0
 80070ca:	693b      	ldr	r3, [r7, #16]
 80070cc:	1ad3      	subs	r3, r2, r3
 80070ce:	2b64      	cmp	r3, #100	@ 0x64
 80070d0:	d901      	bls.n	80070d6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80070d2:	2303      	movs	r3, #3
 80070d4:	e1f3      	b.n	80074be <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80070d6:	4b51      	ldr	r3, [pc, #324]	@ (800721c <HAL_RCC_OscConfig+0x240>)
 80070d8:	681b      	ldr	r3, [r3, #0]
 80070da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80070de:	2b00      	cmp	r3, #0
 80070e0:	d1f0      	bne.n	80070c4 <HAL_RCC_OscConfig+0xe8>
 80070e2:	e000      	b.n	80070e6 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80070e4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	681b      	ldr	r3, [r3, #0]
 80070ea:	f003 0302 	and.w	r3, r3, #2
 80070ee:	2b00      	cmp	r3, #0
 80070f0:	d063      	beq.n	80071ba <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80070f2:	4b4a      	ldr	r3, [pc, #296]	@ (800721c <HAL_RCC_OscConfig+0x240>)
 80070f4:	689b      	ldr	r3, [r3, #8]
 80070f6:	f003 030c 	and.w	r3, r3, #12
 80070fa:	2b00      	cmp	r3, #0
 80070fc:	d00b      	beq.n	8007116 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80070fe:	4b47      	ldr	r3, [pc, #284]	@ (800721c <HAL_RCC_OscConfig+0x240>)
 8007100:	689b      	ldr	r3, [r3, #8]
 8007102:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8007106:	2b08      	cmp	r3, #8
 8007108:	d11c      	bne.n	8007144 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800710a:	4b44      	ldr	r3, [pc, #272]	@ (800721c <HAL_RCC_OscConfig+0x240>)
 800710c:	685b      	ldr	r3, [r3, #4]
 800710e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007112:	2b00      	cmp	r3, #0
 8007114:	d116      	bne.n	8007144 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007116:	4b41      	ldr	r3, [pc, #260]	@ (800721c <HAL_RCC_OscConfig+0x240>)
 8007118:	681b      	ldr	r3, [r3, #0]
 800711a:	f003 0302 	and.w	r3, r3, #2
 800711e:	2b00      	cmp	r3, #0
 8007120:	d005      	beq.n	800712e <HAL_RCC_OscConfig+0x152>
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	68db      	ldr	r3, [r3, #12]
 8007126:	2b01      	cmp	r3, #1
 8007128:	d001      	beq.n	800712e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800712a:	2301      	movs	r3, #1
 800712c:	e1c7      	b.n	80074be <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800712e:	4b3b      	ldr	r3, [pc, #236]	@ (800721c <HAL_RCC_OscConfig+0x240>)
 8007130:	681b      	ldr	r3, [r3, #0]
 8007132:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	691b      	ldr	r3, [r3, #16]
 800713a:	00db      	lsls	r3, r3, #3
 800713c:	4937      	ldr	r1, [pc, #220]	@ (800721c <HAL_RCC_OscConfig+0x240>)
 800713e:	4313      	orrs	r3, r2
 8007140:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007142:	e03a      	b.n	80071ba <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	68db      	ldr	r3, [r3, #12]
 8007148:	2b00      	cmp	r3, #0
 800714a:	d020      	beq.n	800718e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800714c:	4b34      	ldr	r3, [pc, #208]	@ (8007220 <HAL_RCC_OscConfig+0x244>)
 800714e:	2201      	movs	r2, #1
 8007150:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007152:	f7fd fb5d 	bl	8004810 <HAL_GetTick>
 8007156:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007158:	e008      	b.n	800716c <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800715a:	f7fd fb59 	bl	8004810 <HAL_GetTick>
 800715e:	4602      	mov	r2, r0
 8007160:	693b      	ldr	r3, [r7, #16]
 8007162:	1ad3      	subs	r3, r2, r3
 8007164:	2b02      	cmp	r3, #2
 8007166:	d901      	bls.n	800716c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8007168:	2303      	movs	r3, #3
 800716a:	e1a8      	b.n	80074be <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800716c:	4b2b      	ldr	r3, [pc, #172]	@ (800721c <HAL_RCC_OscConfig+0x240>)
 800716e:	681b      	ldr	r3, [r3, #0]
 8007170:	f003 0302 	and.w	r3, r3, #2
 8007174:	2b00      	cmp	r3, #0
 8007176:	d0f0      	beq.n	800715a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007178:	4b28      	ldr	r3, [pc, #160]	@ (800721c <HAL_RCC_OscConfig+0x240>)
 800717a:	681b      	ldr	r3, [r3, #0]
 800717c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	691b      	ldr	r3, [r3, #16]
 8007184:	00db      	lsls	r3, r3, #3
 8007186:	4925      	ldr	r1, [pc, #148]	@ (800721c <HAL_RCC_OscConfig+0x240>)
 8007188:	4313      	orrs	r3, r2
 800718a:	600b      	str	r3, [r1, #0]
 800718c:	e015      	b.n	80071ba <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800718e:	4b24      	ldr	r3, [pc, #144]	@ (8007220 <HAL_RCC_OscConfig+0x244>)
 8007190:	2200      	movs	r2, #0
 8007192:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007194:	f7fd fb3c 	bl	8004810 <HAL_GetTick>
 8007198:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800719a:	e008      	b.n	80071ae <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800719c:	f7fd fb38 	bl	8004810 <HAL_GetTick>
 80071a0:	4602      	mov	r2, r0
 80071a2:	693b      	ldr	r3, [r7, #16]
 80071a4:	1ad3      	subs	r3, r2, r3
 80071a6:	2b02      	cmp	r3, #2
 80071a8:	d901      	bls.n	80071ae <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80071aa:	2303      	movs	r3, #3
 80071ac:	e187      	b.n	80074be <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80071ae:	4b1b      	ldr	r3, [pc, #108]	@ (800721c <HAL_RCC_OscConfig+0x240>)
 80071b0:	681b      	ldr	r3, [r3, #0]
 80071b2:	f003 0302 	and.w	r3, r3, #2
 80071b6:	2b00      	cmp	r3, #0
 80071b8:	d1f0      	bne.n	800719c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	681b      	ldr	r3, [r3, #0]
 80071be:	f003 0308 	and.w	r3, r3, #8
 80071c2:	2b00      	cmp	r3, #0
 80071c4:	d036      	beq.n	8007234 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	695b      	ldr	r3, [r3, #20]
 80071ca:	2b00      	cmp	r3, #0
 80071cc:	d016      	beq.n	80071fc <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80071ce:	4b15      	ldr	r3, [pc, #84]	@ (8007224 <HAL_RCC_OscConfig+0x248>)
 80071d0:	2201      	movs	r2, #1
 80071d2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80071d4:	f7fd fb1c 	bl	8004810 <HAL_GetTick>
 80071d8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80071da:	e008      	b.n	80071ee <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80071dc:	f7fd fb18 	bl	8004810 <HAL_GetTick>
 80071e0:	4602      	mov	r2, r0
 80071e2:	693b      	ldr	r3, [r7, #16]
 80071e4:	1ad3      	subs	r3, r2, r3
 80071e6:	2b02      	cmp	r3, #2
 80071e8:	d901      	bls.n	80071ee <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80071ea:	2303      	movs	r3, #3
 80071ec:	e167      	b.n	80074be <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80071ee:	4b0b      	ldr	r3, [pc, #44]	@ (800721c <HAL_RCC_OscConfig+0x240>)
 80071f0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80071f2:	f003 0302 	and.w	r3, r3, #2
 80071f6:	2b00      	cmp	r3, #0
 80071f8:	d0f0      	beq.n	80071dc <HAL_RCC_OscConfig+0x200>
 80071fa:	e01b      	b.n	8007234 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80071fc:	4b09      	ldr	r3, [pc, #36]	@ (8007224 <HAL_RCC_OscConfig+0x248>)
 80071fe:	2200      	movs	r2, #0
 8007200:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007202:	f7fd fb05 	bl	8004810 <HAL_GetTick>
 8007206:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007208:	e00e      	b.n	8007228 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800720a:	f7fd fb01 	bl	8004810 <HAL_GetTick>
 800720e:	4602      	mov	r2, r0
 8007210:	693b      	ldr	r3, [r7, #16]
 8007212:	1ad3      	subs	r3, r2, r3
 8007214:	2b02      	cmp	r3, #2
 8007216:	d907      	bls.n	8007228 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8007218:	2303      	movs	r3, #3
 800721a:	e150      	b.n	80074be <HAL_RCC_OscConfig+0x4e2>
 800721c:	40023800 	.word	0x40023800
 8007220:	42470000 	.word	0x42470000
 8007224:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007228:	4b88      	ldr	r3, [pc, #544]	@ (800744c <HAL_RCC_OscConfig+0x470>)
 800722a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800722c:	f003 0302 	and.w	r3, r3, #2
 8007230:	2b00      	cmp	r3, #0
 8007232:	d1ea      	bne.n	800720a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	681b      	ldr	r3, [r3, #0]
 8007238:	f003 0304 	and.w	r3, r3, #4
 800723c:	2b00      	cmp	r3, #0
 800723e:	f000 8097 	beq.w	8007370 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007242:	2300      	movs	r3, #0
 8007244:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007246:	4b81      	ldr	r3, [pc, #516]	@ (800744c <HAL_RCC_OscConfig+0x470>)
 8007248:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800724a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800724e:	2b00      	cmp	r3, #0
 8007250:	d10f      	bne.n	8007272 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007252:	2300      	movs	r3, #0
 8007254:	60bb      	str	r3, [r7, #8]
 8007256:	4b7d      	ldr	r3, [pc, #500]	@ (800744c <HAL_RCC_OscConfig+0x470>)
 8007258:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800725a:	4a7c      	ldr	r2, [pc, #496]	@ (800744c <HAL_RCC_OscConfig+0x470>)
 800725c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007260:	6413      	str	r3, [r2, #64]	@ 0x40
 8007262:	4b7a      	ldr	r3, [pc, #488]	@ (800744c <HAL_RCC_OscConfig+0x470>)
 8007264:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007266:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800726a:	60bb      	str	r3, [r7, #8]
 800726c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800726e:	2301      	movs	r3, #1
 8007270:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007272:	4b77      	ldr	r3, [pc, #476]	@ (8007450 <HAL_RCC_OscConfig+0x474>)
 8007274:	681b      	ldr	r3, [r3, #0]
 8007276:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800727a:	2b00      	cmp	r3, #0
 800727c:	d118      	bne.n	80072b0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800727e:	4b74      	ldr	r3, [pc, #464]	@ (8007450 <HAL_RCC_OscConfig+0x474>)
 8007280:	681b      	ldr	r3, [r3, #0]
 8007282:	4a73      	ldr	r2, [pc, #460]	@ (8007450 <HAL_RCC_OscConfig+0x474>)
 8007284:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007288:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800728a:	f7fd fac1 	bl	8004810 <HAL_GetTick>
 800728e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007290:	e008      	b.n	80072a4 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007292:	f7fd fabd 	bl	8004810 <HAL_GetTick>
 8007296:	4602      	mov	r2, r0
 8007298:	693b      	ldr	r3, [r7, #16]
 800729a:	1ad3      	subs	r3, r2, r3
 800729c:	2b02      	cmp	r3, #2
 800729e:	d901      	bls.n	80072a4 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80072a0:	2303      	movs	r3, #3
 80072a2:	e10c      	b.n	80074be <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80072a4:	4b6a      	ldr	r3, [pc, #424]	@ (8007450 <HAL_RCC_OscConfig+0x474>)
 80072a6:	681b      	ldr	r3, [r3, #0]
 80072a8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80072ac:	2b00      	cmp	r3, #0
 80072ae:	d0f0      	beq.n	8007292 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	689b      	ldr	r3, [r3, #8]
 80072b4:	2b01      	cmp	r3, #1
 80072b6:	d106      	bne.n	80072c6 <HAL_RCC_OscConfig+0x2ea>
 80072b8:	4b64      	ldr	r3, [pc, #400]	@ (800744c <HAL_RCC_OscConfig+0x470>)
 80072ba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80072bc:	4a63      	ldr	r2, [pc, #396]	@ (800744c <HAL_RCC_OscConfig+0x470>)
 80072be:	f043 0301 	orr.w	r3, r3, #1
 80072c2:	6713      	str	r3, [r2, #112]	@ 0x70
 80072c4:	e01c      	b.n	8007300 <HAL_RCC_OscConfig+0x324>
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	689b      	ldr	r3, [r3, #8]
 80072ca:	2b05      	cmp	r3, #5
 80072cc:	d10c      	bne.n	80072e8 <HAL_RCC_OscConfig+0x30c>
 80072ce:	4b5f      	ldr	r3, [pc, #380]	@ (800744c <HAL_RCC_OscConfig+0x470>)
 80072d0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80072d2:	4a5e      	ldr	r2, [pc, #376]	@ (800744c <HAL_RCC_OscConfig+0x470>)
 80072d4:	f043 0304 	orr.w	r3, r3, #4
 80072d8:	6713      	str	r3, [r2, #112]	@ 0x70
 80072da:	4b5c      	ldr	r3, [pc, #368]	@ (800744c <HAL_RCC_OscConfig+0x470>)
 80072dc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80072de:	4a5b      	ldr	r2, [pc, #364]	@ (800744c <HAL_RCC_OscConfig+0x470>)
 80072e0:	f043 0301 	orr.w	r3, r3, #1
 80072e4:	6713      	str	r3, [r2, #112]	@ 0x70
 80072e6:	e00b      	b.n	8007300 <HAL_RCC_OscConfig+0x324>
 80072e8:	4b58      	ldr	r3, [pc, #352]	@ (800744c <HAL_RCC_OscConfig+0x470>)
 80072ea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80072ec:	4a57      	ldr	r2, [pc, #348]	@ (800744c <HAL_RCC_OscConfig+0x470>)
 80072ee:	f023 0301 	bic.w	r3, r3, #1
 80072f2:	6713      	str	r3, [r2, #112]	@ 0x70
 80072f4:	4b55      	ldr	r3, [pc, #340]	@ (800744c <HAL_RCC_OscConfig+0x470>)
 80072f6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80072f8:	4a54      	ldr	r2, [pc, #336]	@ (800744c <HAL_RCC_OscConfig+0x470>)
 80072fa:	f023 0304 	bic.w	r3, r3, #4
 80072fe:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	689b      	ldr	r3, [r3, #8]
 8007304:	2b00      	cmp	r3, #0
 8007306:	d015      	beq.n	8007334 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007308:	f7fd fa82 	bl	8004810 <HAL_GetTick>
 800730c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800730e:	e00a      	b.n	8007326 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007310:	f7fd fa7e 	bl	8004810 <HAL_GetTick>
 8007314:	4602      	mov	r2, r0
 8007316:	693b      	ldr	r3, [r7, #16]
 8007318:	1ad3      	subs	r3, r2, r3
 800731a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800731e:	4293      	cmp	r3, r2
 8007320:	d901      	bls.n	8007326 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8007322:	2303      	movs	r3, #3
 8007324:	e0cb      	b.n	80074be <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007326:	4b49      	ldr	r3, [pc, #292]	@ (800744c <HAL_RCC_OscConfig+0x470>)
 8007328:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800732a:	f003 0302 	and.w	r3, r3, #2
 800732e:	2b00      	cmp	r3, #0
 8007330:	d0ee      	beq.n	8007310 <HAL_RCC_OscConfig+0x334>
 8007332:	e014      	b.n	800735e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007334:	f7fd fa6c 	bl	8004810 <HAL_GetTick>
 8007338:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800733a:	e00a      	b.n	8007352 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800733c:	f7fd fa68 	bl	8004810 <HAL_GetTick>
 8007340:	4602      	mov	r2, r0
 8007342:	693b      	ldr	r3, [r7, #16]
 8007344:	1ad3      	subs	r3, r2, r3
 8007346:	f241 3288 	movw	r2, #5000	@ 0x1388
 800734a:	4293      	cmp	r3, r2
 800734c:	d901      	bls.n	8007352 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800734e:	2303      	movs	r3, #3
 8007350:	e0b5      	b.n	80074be <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007352:	4b3e      	ldr	r3, [pc, #248]	@ (800744c <HAL_RCC_OscConfig+0x470>)
 8007354:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007356:	f003 0302 	and.w	r3, r3, #2
 800735a:	2b00      	cmp	r3, #0
 800735c:	d1ee      	bne.n	800733c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800735e:	7dfb      	ldrb	r3, [r7, #23]
 8007360:	2b01      	cmp	r3, #1
 8007362:	d105      	bne.n	8007370 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007364:	4b39      	ldr	r3, [pc, #228]	@ (800744c <HAL_RCC_OscConfig+0x470>)
 8007366:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007368:	4a38      	ldr	r2, [pc, #224]	@ (800744c <HAL_RCC_OscConfig+0x470>)
 800736a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800736e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	699b      	ldr	r3, [r3, #24]
 8007374:	2b00      	cmp	r3, #0
 8007376:	f000 80a1 	beq.w	80074bc <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800737a:	4b34      	ldr	r3, [pc, #208]	@ (800744c <HAL_RCC_OscConfig+0x470>)
 800737c:	689b      	ldr	r3, [r3, #8]
 800737e:	f003 030c 	and.w	r3, r3, #12
 8007382:	2b08      	cmp	r3, #8
 8007384:	d05c      	beq.n	8007440 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	699b      	ldr	r3, [r3, #24]
 800738a:	2b02      	cmp	r3, #2
 800738c:	d141      	bne.n	8007412 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800738e:	4b31      	ldr	r3, [pc, #196]	@ (8007454 <HAL_RCC_OscConfig+0x478>)
 8007390:	2200      	movs	r2, #0
 8007392:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007394:	f7fd fa3c 	bl	8004810 <HAL_GetTick>
 8007398:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800739a:	e008      	b.n	80073ae <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800739c:	f7fd fa38 	bl	8004810 <HAL_GetTick>
 80073a0:	4602      	mov	r2, r0
 80073a2:	693b      	ldr	r3, [r7, #16]
 80073a4:	1ad3      	subs	r3, r2, r3
 80073a6:	2b02      	cmp	r3, #2
 80073a8:	d901      	bls.n	80073ae <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80073aa:	2303      	movs	r3, #3
 80073ac:	e087      	b.n	80074be <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80073ae:	4b27      	ldr	r3, [pc, #156]	@ (800744c <HAL_RCC_OscConfig+0x470>)
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80073b6:	2b00      	cmp	r3, #0
 80073b8:	d1f0      	bne.n	800739c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	69da      	ldr	r2, [r3, #28]
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	6a1b      	ldr	r3, [r3, #32]
 80073c2:	431a      	orrs	r2, r3
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80073c8:	019b      	lsls	r3, r3, #6
 80073ca:	431a      	orrs	r2, r3
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80073d0:	085b      	lsrs	r3, r3, #1
 80073d2:	3b01      	subs	r3, #1
 80073d4:	041b      	lsls	r3, r3, #16
 80073d6:	431a      	orrs	r2, r3
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80073dc:	061b      	lsls	r3, r3, #24
 80073de:	491b      	ldr	r1, [pc, #108]	@ (800744c <HAL_RCC_OscConfig+0x470>)
 80073e0:	4313      	orrs	r3, r2
 80073e2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80073e4:	4b1b      	ldr	r3, [pc, #108]	@ (8007454 <HAL_RCC_OscConfig+0x478>)
 80073e6:	2201      	movs	r2, #1
 80073e8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80073ea:	f7fd fa11 	bl	8004810 <HAL_GetTick>
 80073ee:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80073f0:	e008      	b.n	8007404 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80073f2:	f7fd fa0d 	bl	8004810 <HAL_GetTick>
 80073f6:	4602      	mov	r2, r0
 80073f8:	693b      	ldr	r3, [r7, #16]
 80073fa:	1ad3      	subs	r3, r2, r3
 80073fc:	2b02      	cmp	r3, #2
 80073fe:	d901      	bls.n	8007404 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8007400:	2303      	movs	r3, #3
 8007402:	e05c      	b.n	80074be <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007404:	4b11      	ldr	r3, [pc, #68]	@ (800744c <HAL_RCC_OscConfig+0x470>)
 8007406:	681b      	ldr	r3, [r3, #0]
 8007408:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800740c:	2b00      	cmp	r3, #0
 800740e:	d0f0      	beq.n	80073f2 <HAL_RCC_OscConfig+0x416>
 8007410:	e054      	b.n	80074bc <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007412:	4b10      	ldr	r3, [pc, #64]	@ (8007454 <HAL_RCC_OscConfig+0x478>)
 8007414:	2200      	movs	r2, #0
 8007416:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007418:	f7fd f9fa 	bl	8004810 <HAL_GetTick>
 800741c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800741e:	e008      	b.n	8007432 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007420:	f7fd f9f6 	bl	8004810 <HAL_GetTick>
 8007424:	4602      	mov	r2, r0
 8007426:	693b      	ldr	r3, [r7, #16]
 8007428:	1ad3      	subs	r3, r2, r3
 800742a:	2b02      	cmp	r3, #2
 800742c:	d901      	bls.n	8007432 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800742e:	2303      	movs	r3, #3
 8007430:	e045      	b.n	80074be <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007432:	4b06      	ldr	r3, [pc, #24]	@ (800744c <HAL_RCC_OscConfig+0x470>)
 8007434:	681b      	ldr	r3, [r3, #0]
 8007436:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800743a:	2b00      	cmp	r3, #0
 800743c:	d1f0      	bne.n	8007420 <HAL_RCC_OscConfig+0x444>
 800743e:	e03d      	b.n	80074bc <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	699b      	ldr	r3, [r3, #24]
 8007444:	2b01      	cmp	r3, #1
 8007446:	d107      	bne.n	8007458 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8007448:	2301      	movs	r3, #1
 800744a:	e038      	b.n	80074be <HAL_RCC_OscConfig+0x4e2>
 800744c:	40023800 	.word	0x40023800
 8007450:	40007000 	.word	0x40007000
 8007454:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8007458:	4b1b      	ldr	r3, [pc, #108]	@ (80074c8 <HAL_RCC_OscConfig+0x4ec>)
 800745a:	685b      	ldr	r3, [r3, #4]
 800745c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	699b      	ldr	r3, [r3, #24]
 8007462:	2b01      	cmp	r3, #1
 8007464:	d028      	beq.n	80074b8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007466:	68fb      	ldr	r3, [r7, #12]
 8007468:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007470:	429a      	cmp	r2, r3
 8007472:	d121      	bne.n	80074b8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8007474:	68fb      	ldr	r3, [r7, #12]
 8007476:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800747e:	429a      	cmp	r2, r3
 8007480:	d11a      	bne.n	80074b8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8007482:	68fa      	ldr	r2, [r7, #12]
 8007484:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8007488:	4013      	ands	r3, r2
 800748a:	687a      	ldr	r2, [r7, #4]
 800748c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800748e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8007490:	4293      	cmp	r3, r2
 8007492:	d111      	bne.n	80074b8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8007494:	68fb      	ldr	r3, [r7, #12]
 8007496:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800749e:	085b      	lsrs	r3, r3, #1
 80074a0:	3b01      	subs	r3, #1
 80074a2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80074a4:	429a      	cmp	r2, r3
 80074a6:	d107      	bne.n	80074b8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80074a8:	68fb      	ldr	r3, [r7, #12]
 80074aa:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80074b2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80074b4:	429a      	cmp	r2, r3
 80074b6:	d001      	beq.n	80074bc <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80074b8:	2301      	movs	r3, #1
 80074ba:	e000      	b.n	80074be <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80074bc:	2300      	movs	r3, #0
}
 80074be:	4618      	mov	r0, r3
 80074c0:	3718      	adds	r7, #24
 80074c2:	46bd      	mov	sp, r7
 80074c4:	bd80      	pop	{r7, pc}
 80074c6:	bf00      	nop
 80074c8:	40023800 	.word	0x40023800

080074cc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80074cc:	b580      	push	{r7, lr}
 80074ce:	b084      	sub	sp, #16
 80074d0:	af00      	add	r7, sp, #0
 80074d2:	6078      	str	r0, [r7, #4]
 80074d4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	2b00      	cmp	r3, #0
 80074da:	d101      	bne.n	80074e0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80074dc:	2301      	movs	r3, #1
 80074de:	e0cc      	b.n	800767a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80074e0:	4b68      	ldr	r3, [pc, #416]	@ (8007684 <HAL_RCC_ClockConfig+0x1b8>)
 80074e2:	681b      	ldr	r3, [r3, #0]
 80074e4:	f003 030f 	and.w	r3, r3, #15
 80074e8:	683a      	ldr	r2, [r7, #0]
 80074ea:	429a      	cmp	r2, r3
 80074ec:	d90c      	bls.n	8007508 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80074ee:	4b65      	ldr	r3, [pc, #404]	@ (8007684 <HAL_RCC_ClockConfig+0x1b8>)
 80074f0:	683a      	ldr	r2, [r7, #0]
 80074f2:	b2d2      	uxtb	r2, r2
 80074f4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80074f6:	4b63      	ldr	r3, [pc, #396]	@ (8007684 <HAL_RCC_ClockConfig+0x1b8>)
 80074f8:	681b      	ldr	r3, [r3, #0]
 80074fa:	f003 030f 	and.w	r3, r3, #15
 80074fe:	683a      	ldr	r2, [r7, #0]
 8007500:	429a      	cmp	r2, r3
 8007502:	d001      	beq.n	8007508 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8007504:	2301      	movs	r3, #1
 8007506:	e0b8      	b.n	800767a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	681b      	ldr	r3, [r3, #0]
 800750c:	f003 0302 	and.w	r3, r3, #2
 8007510:	2b00      	cmp	r3, #0
 8007512:	d020      	beq.n	8007556 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	681b      	ldr	r3, [r3, #0]
 8007518:	f003 0304 	and.w	r3, r3, #4
 800751c:	2b00      	cmp	r3, #0
 800751e:	d005      	beq.n	800752c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007520:	4b59      	ldr	r3, [pc, #356]	@ (8007688 <HAL_RCC_ClockConfig+0x1bc>)
 8007522:	689b      	ldr	r3, [r3, #8]
 8007524:	4a58      	ldr	r2, [pc, #352]	@ (8007688 <HAL_RCC_ClockConfig+0x1bc>)
 8007526:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800752a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	681b      	ldr	r3, [r3, #0]
 8007530:	f003 0308 	and.w	r3, r3, #8
 8007534:	2b00      	cmp	r3, #0
 8007536:	d005      	beq.n	8007544 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8007538:	4b53      	ldr	r3, [pc, #332]	@ (8007688 <HAL_RCC_ClockConfig+0x1bc>)
 800753a:	689b      	ldr	r3, [r3, #8]
 800753c:	4a52      	ldr	r2, [pc, #328]	@ (8007688 <HAL_RCC_ClockConfig+0x1bc>)
 800753e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8007542:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007544:	4b50      	ldr	r3, [pc, #320]	@ (8007688 <HAL_RCC_ClockConfig+0x1bc>)
 8007546:	689b      	ldr	r3, [r3, #8]
 8007548:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	689b      	ldr	r3, [r3, #8]
 8007550:	494d      	ldr	r1, [pc, #308]	@ (8007688 <HAL_RCC_ClockConfig+0x1bc>)
 8007552:	4313      	orrs	r3, r2
 8007554:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	681b      	ldr	r3, [r3, #0]
 800755a:	f003 0301 	and.w	r3, r3, #1
 800755e:	2b00      	cmp	r3, #0
 8007560:	d044      	beq.n	80075ec <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	685b      	ldr	r3, [r3, #4]
 8007566:	2b01      	cmp	r3, #1
 8007568:	d107      	bne.n	800757a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800756a:	4b47      	ldr	r3, [pc, #284]	@ (8007688 <HAL_RCC_ClockConfig+0x1bc>)
 800756c:	681b      	ldr	r3, [r3, #0]
 800756e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007572:	2b00      	cmp	r3, #0
 8007574:	d119      	bne.n	80075aa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007576:	2301      	movs	r3, #1
 8007578:	e07f      	b.n	800767a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	685b      	ldr	r3, [r3, #4]
 800757e:	2b02      	cmp	r3, #2
 8007580:	d003      	beq.n	800758a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8007586:	2b03      	cmp	r3, #3
 8007588:	d107      	bne.n	800759a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800758a:	4b3f      	ldr	r3, [pc, #252]	@ (8007688 <HAL_RCC_ClockConfig+0x1bc>)
 800758c:	681b      	ldr	r3, [r3, #0]
 800758e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007592:	2b00      	cmp	r3, #0
 8007594:	d109      	bne.n	80075aa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007596:	2301      	movs	r3, #1
 8007598:	e06f      	b.n	800767a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800759a:	4b3b      	ldr	r3, [pc, #236]	@ (8007688 <HAL_RCC_ClockConfig+0x1bc>)
 800759c:	681b      	ldr	r3, [r3, #0]
 800759e:	f003 0302 	and.w	r3, r3, #2
 80075a2:	2b00      	cmp	r3, #0
 80075a4:	d101      	bne.n	80075aa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80075a6:	2301      	movs	r3, #1
 80075a8:	e067      	b.n	800767a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80075aa:	4b37      	ldr	r3, [pc, #220]	@ (8007688 <HAL_RCC_ClockConfig+0x1bc>)
 80075ac:	689b      	ldr	r3, [r3, #8]
 80075ae:	f023 0203 	bic.w	r2, r3, #3
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	685b      	ldr	r3, [r3, #4]
 80075b6:	4934      	ldr	r1, [pc, #208]	@ (8007688 <HAL_RCC_ClockConfig+0x1bc>)
 80075b8:	4313      	orrs	r3, r2
 80075ba:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80075bc:	f7fd f928 	bl	8004810 <HAL_GetTick>
 80075c0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80075c2:	e00a      	b.n	80075da <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80075c4:	f7fd f924 	bl	8004810 <HAL_GetTick>
 80075c8:	4602      	mov	r2, r0
 80075ca:	68fb      	ldr	r3, [r7, #12]
 80075cc:	1ad3      	subs	r3, r2, r3
 80075ce:	f241 3288 	movw	r2, #5000	@ 0x1388
 80075d2:	4293      	cmp	r3, r2
 80075d4:	d901      	bls.n	80075da <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80075d6:	2303      	movs	r3, #3
 80075d8:	e04f      	b.n	800767a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80075da:	4b2b      	ldr	r3, [pc, #172]	@ (8007688 <HAL_RCC_ClockConfig+0x1bc>)
 80075dc:	689b      	ldr	r3, [r3, #8]
 80075de:	f003 020c 	and.w	r2, r3, #12
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	685b      	ldr	r3, [r3, #4]
 80075e6:	009b      	lsls	r3, r3, #2
 80075e8:	429a      	cmp	r2, r3
 80075ea:	d1eb      	bne.n	80075c4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80075ec:	4b25      	ldr	r3, [pc, #148]	@ (8007684 <HAL_RCC_ClockConfig+0x1b8>)
 80075ee:	681b      	ldr	r3, [r3, #0]
 80075f0:	f003 030f 	and.w	r3, r3, #15
 80075f4:	683a      	ldr	r2, [r7, #0]
 80075f6:	429a      	cmp	r2, r3
 80075f8:	d20c      	bcs.n	8007614 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80075fa:	4b22      	ldr	r3, [pc, #136]	@ (8007684 <HAL_RCC_ClockConfig+0x1b8>)
 80075fc:	683a      	ldr	r2, [r7, #0]
 80075fe:	b2d2      	uxtb	r2, r2
 8007600:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007602:	4b20      	ldr	r3, [pc, #128]	@ (8007684 <HAL_RCC_ClockConfig+0x1b8>)
 8007604:	681b      	ldr	r3, [r3, #0]
 8007606:	f003 030f 	and.w	r3, r3, #15
 800760a:	683a      	ldr	r2, [r7, #0]
 800760c:	429a      	cmp	r2, r3
 800760e:	d001      	beq.n	8007614 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8007610:	2301      	movs	r3, #1
 8007612:	e032      	b.n	800767a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	681b      	ldr	r3, [r3, #0]
 8007618:	f003 0304 	and.w	r3, r3, #4
 800761c:	2b00      	cmp	r3, #0
 800761e:	d008      	beq.n	8007632 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007620:	4b19      	ldr	r3, [pc, #100]	@ (8007688 <HAL_RCC_ClockConfig+0x1bc>)
 8007622:	689b      	ldr	r3, [r3, #8]
 8007624:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	68db      	ldr	r3, [r3, #12]
 800762c:	4916      	ldr	r1, [pc, #88]	@ (8007688 <HAL_RCC_ClockConfig+0x1bc>)
 800762e:	4313      	orrs	r3, r2
 8007630:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	681b      	ldr	r3, [r3, #0]
 8007636:	f003 0308 	and.w	r3, r3, #8
 800763a:	2b00      	cmp	r3, #0
 800763c:	d009      	beq.n	8007652 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800763e:	4b12      	ldr	r3, [pc, #72]	@ (8007688 <HAL_RCC_ClockConfig+0x1bc>)
 8007640:	689b      	ldr	r3, [r3, #8]
 8007642:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	691b      	ldr	r3, [r3, #16]
 800764a:	00db      	lsls	r3, r3, #3
 800764c:	490e      	ldr	r1, [pc, #56]	@ (8007688 <HAL_RCC_ClockConfig+0x1bc>)
 800764e:	4313      	orrs	r3, r2
 8007650:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8007652:	f000 f821 	bl	8007698 <HAL_RCC_GetSysClockFreq>
 8007656:	4602      	mov	r2, r0
 8007658:	4b0b      	ldr	r3, [pc, #44]	@ (8007688 <HAL_RCC_ClockConfig+0x1bc>)
 800765a:	689b      	ldr	r3, [r3, #8]
 800765c:	091b      	lsrs	r3, r3, #4
 800765e:	f003 030f 	and.w	r3, r3, #15
 8007662:	490a      	ldr	r1, [pc, #40]	@ (800768c <HAL_RCC_ClockConfig+0x1c0>)
 8007664:	5ccb      	ldrb	r3, [r1, r3]
 8007666:	fa22 f303 	lsr.w	r3, r2, r3
 800766a:	4a09      	ldr	r2, [pc, #36]	@ (8007690 <HAL_RCC_ClockConfig+0x1c4>)
 800766c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800766e:	4b09      	ldr	r3, [pc, #36]	@ (8007694 <HAL_RCC_ClockConfig+0x1c8>)
 8007670:	681b      	ldr	r3, [r3, #0]
 8007672:	4618      	mov	r0, r3
 8007674:	f7fd f888 	bl	8004788 <HAL_InitTick>

  return HAL_OK;
 8007678:	2300      	movs	r3, #0
}
 800767a:	4618      	mov	r0, r3
 800767c:	3710      	adds	r7, #16
 800767e:	46bd      	mov	sp, r7
 8007680:	bd80      	pop	{r7, pc}
 8007682:	bf00      	nop
 8007684:	40023c00 	.word	0x40023c00
 8007688:	40023800 	.word	0x40023800
 800768c:	0800f06c 	.word	0x0800f06c
 8007690:	20000014 	.word	0x20000014
 8007694:	20000028 	.word	0x20000028

08007698 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007698:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800769c:	b094      	sub	sp, #80	@ 0x50
 800769e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80076a0:	2300      	movs	r3, #0
 80076a2:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 80076a4:	2300      	movs	r3, #0
 80076a6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 80076a8:	2300      	movs	r3, #0
 80076aa:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 80076ac:	2300      	movs	r3, #0
 80076ae:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80076b0:	4b79      	ldr	r3, [pc, #484]	@ (8007898 <HAL_RCC_GetSysClockFreq+0x200>)
 80076b2:	689b      	ldr	r3, [r3, #8]
 80076b4:	f003 030c 	and.w	r3, r3, #12
 80076b8:	2b08      	cmp	r3, #8
 80076ba:	d00d      	beq.n	80076d8 <HAL_RCC_GetSysClockFreq+0x40>
 80076bc:	2b08      	cmp	r3, #8
 80076be:	f200 80e1 	bhi.w	8007884 <HAL_RCC_GetSysClockFreq+0x1ec>
 80076c2:	2b00      	cmp	r3, #0
 80076c4:	d002      	beq.n	80076cc <HAL_RCC_GetSysClockFreq+0x34>
 80076c6:	2b04      	cmp	r3, #4
 80076c8:	d003      	beq.n	80076d2 <HAL_RCC_GetSysClockFreq+0x3a>
 80076ca:	e0db      	b.n	8007884 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80076cc:	4b73      	ldr	r3, [pc, #460]	@ (800789c <HAL_RCC_GetSysClockFreq+0x204>)
 80076ce:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80076d0:	e0db      	b.n	800788a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80076d2:	4b73      	ldr	r3, [pc, #460]	@ (80078a0 <HAL_RCC_GetSysClockFreq+0x208>)
 80076d4:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80076d6:	e0d8      	b.n	800788a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80076d8:	4b6f      	ldr	r3, [pc, #444]	@ (8007898 <HAL_RCC_GetSysClockFreq+0x200>)
 80076da:	685b      	ldr	r3, [r3, #4]
 80076dc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80076e0:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80076e2:	4b6d      	ldr	r3, [pc, #436]	@ (8007898 <HAL_RCC_GetSysClockFreq+0x200>)
 80076e4:	685b      	ldr	r3, [r3, #4]
 80076e6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80076ea:	2b00      	cmp	r3, #0
 80076ec:	d063      	beq.n	80077b6 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80076ee:	4b6a      	ldr	r3, [pc, #424]	@ (8007898 <HAL_RCC_GetSysClockFreq+0x200>)
 80076f0:	685b      	ldr	r3, [r3, #4]
 80076f2:	099b      	lsrs	r3, r3, #6
 80076f4:	2200      	movs	r2, #0
 80076f6:	63bb      	str	r3, [r7, #56]	@ 0x38
 80076f8:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80076fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80076fc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007700:	633b      	str	r3, [r7, #48]	@ 0x30
 8007702:	2300      	movs	r3, #0
 8007704:	637b      	str	r3, [r7, #52]	@ 0x34
 8007706:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800770a:	4622      	mov	r2, r4
 800770c:	462b      	mov	r3, r5
 800770e:	f04f 0000 	mov.w	r0, #0
 8007712:	f04f 0100 	mov.w	r1, #0
 8007716:	0159      	lsls	r1, r3, #5
 8007718:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800771c:	0150      	lsls	r0, r2, #5
 800771e:	4602      	mov	r2, r0
 8007720:	460b      	mov	r3, r1
 8007722:	4621      	mov	r1, r4
 8007724:	1a51      	subs	r1, r2, r1
 8007726:	6139      	str	r1, [r7, #16]
 8007728:	4629      	mov	r1, r5
 800772a:	eb63 0301 	sbc.w	r3, r3, r1
 800772e:	617b      	str	r3, [r7, #20]
 8007730:	f04f 0200 	mov.w	r2, #0
 8007734:	f04f 0300 	mov.w	r3, #0
 8007738:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800773c:	4659      	mov	r1, fp
 800773e:	018b      	lsls	r3, r1, #6
 8007740:	4651      	mov	r1, sl
 8007742:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8007746:	4651      	mov	r1, sl
 8007748:	018a      	lsls	r2, r1, #6
 800774a:	4651      	mov	r1, sl
 800774c:	ebb2 0801 	subs.w	r8, r2, r1
 8007750:	4659      	mov	r1, fp
 8007752:	eb63 0901 	sbc.w	r9, r3, r1
 8007756:	f04f 0200 	mov.w	r2, #0
 800775a:	f04f 0300 	mov.w	r3, #0
 800775e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8007762:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8007766:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800776a:	4690      	mov	r8, r2
 800776c:	4699      	mov	r9, r3
 800776e:	4623      	mov	r3, r4
 8007770:	eb18 0303 	adds.w	r3, r8, r3
 8007774:	60bb      	str	r3, [r7, #8]
 8007776:	462b      	mov	r3, r5
 8007778:	eb49 0303 	adc.w	r3, r9, r3
 800777c:	60fb      	str	r3, [r7, #12]
 800777e:	f04f 0200 	mov.w	r2, #0
 8007782:	f04f 0300 	mov.w	r3, #0
 8007786:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800778a:	4629      	mov	r1, r5
 800778c:	024b      	lsls	r3, r1, #9
 800778e:	4621      	mov	r1, r4
 8007790:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8007794:	4621      	mov	r1, r4
 8007796:	024a      	lsls	r2, r1, #9
 8007798:	4610      	mov	r0, r2
 800779a:	4619      	mov	r1, r3
 800779c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800779e:	2200      	movs	r2, #0
 80077a0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80077a2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80077a4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80077a8:	f7f8 fd7a 	bl	80002a0 <__aeabi_uldivmod>
 80077ac:	4602      	mov	r2, r0
 80077ae:	460b      	mov	r3, r1
 80077b0:	4613      	mov	r3, r2
 80077b2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80077b4:	e058      	b.n	8007868 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80077b6:	4b38      	ldr	r3, [pc, #224]	@ (8007898 <HAL_RCC_GetSysClockFreq+0x200>)
 80077b8:	685b      	ldr	r3, [r3, #4]
 80077ba:	099b      	lsrs	r3, r3, #6
 80077bc:	2200      	movs	r2, #0
 80077be:	4618      	mov	r0, r3
 80077c0:	4611      	mov	r1, r2
 80077c2:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80077c6:	623b      	str	r3, [r7, #32]
 80077c8:	2300      	movs	r3, #0
 80077ca:	627b      	str	r3, [r7, #36]	@ 0x24
 80077cc:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80077d0:	4642      	mov	r2, r8
 80077d2:	464b      	mov	r3, r9
 80077d4:	f04f 0000 	mov.w	r0, #0
 80077d8:	f04f 0100 	mov.w	r1, #0
 80077dc:	0159      	lsls	r1, r3, #5
 80077de:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80077e2:	0150      	lsls	r0, r2, #5
 80077e4:	4602      	mov	r2, r0
 80077e6:	460b      	mov	r3, r1
 80077e8:	4641      	mov	r1, r8
 80077ea:	ebb2 0a01 	subs.w	sl, r2, r1
 80077ee:	4649      	mov	r1, r9
 80077f0:	eb63 0b01 	sbc.w	fp, r3, r1
 80077f4:	f04f 0200 	mov.w	r2, #0
 80077f8:	f04f 0300 	mov.w	r3, #0
 80077fc:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8007800:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8007804:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8007808:	ebb2 040a 	subs.w	r4, r2, sl
 800780c:	eb63 050b 	sbc.w	r5, r3, fp
 8007810:	f04f 0200 	mov.w	r2, #0
 8007814:	f04f 0300 	mov.w	r3, #0
 8007818:	00eb      	lsls	r3, r5, #3
 800781a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800781e:	00e2      	lsls	r2, r4, #3
 8007820:	4614      	mov	r4, r2
 8007822:	461d      	mov	r5, r3
 8007824:	4643      	mov	r3, r8
 8007826:	18e3      	adds	r3, r4, r3
 8007828:	603b      	str	r3, [r7, #0]
 800782a:	464b      	mov	r3, r9
 800782c:	eb45 0303 	adc.w	r3, r5, r3
 8007830:	607b      	str	r3, [r7, #4]
 8007832:	f04f 0200 	mov.w	r2, #0
 8007836:	f04f 0300 	mov.w	r3, #0
 800783a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800783e:	4629      	mov	r1, r5
 8007840:	028b      	lsls	r3, r1, #10
 8007842:	4621      	mov	r1, r4
 8007844:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8007848:	4621      	mov	r1, r4
 800784a:	028a      	lsls	r2, r1, #10
 800784c:	4610      	mov	r0, r2
 800784e:	4619      	mov	r1, r3
 8007850:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007852:	2200      	movs	r2, #0
 8007854:	61bb      	str	r3, [r7, #24]
 8007856:	61fa      	str	r2, [r7, #28]
 8007858:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800785c:	f7f8 fd20 	bl	80002a0 <__aeabi_uldivmod>
 8007860:	4602      	mov	r2, r0
 8007862:	460b      	mov	r3, r1
 8007864:	4613      	mov	r3, r2
 8007866:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8007868:	4b0b      	ldr	r3, [pc, #44]	@ (8007898 <HAL_RCC_GetSysClockFreq+0x200>)
 800786a:	685b      	ldr	r3, [r3, #4]
 800786c:	0c1b      	lsrs	r3, r3, #16
 800786e:	f003 0303 	and.w	r3, r3, #3
 8007872:	3301      	adds	r3, #1
 8007874:	005b      	lsls	r3, r3, #1
 8007876:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8007878:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800787a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800787c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007880:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8007882:	e002      	b.n	800788a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8007884:	4b05      	ldr	r3, [pc, #20]	@ (800789c <HAL_RCC_GetSysClockFreq+0x204>)
 8007886:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8007888:	bf00      	nop
    }
  }
  return sysclockfreq;
 800788a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 800788c:	4618      	mov	r0, r3
 800788e:	3750      	adds	r7, #80	@ 0x50
 8007890:	46bd      	mov	sp, r7
 8007892:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007896:	bf00      	nop
 8007898:	40023800 	.word	0x40023800
 800789c:	00f42400 	.word	0x00f42400
 80078a0:	007a1200 	.word	0x007a1200

080078a4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80078a4:	b480      	push	{r7}
 80078a6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80078a8:	4b03      	ldr	r3, [pc, #12]	@ (80078b8 <HAL_RCC_GetHCLKFreq+0x14>)
 80078aa:	681b      	ldr	r3, [r3, #0]
}
 80078ac:	4618      	mov	r0, r3
 80078ae:	46bd      	mov	sp, r7
 80078b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078b4:	4770      	bx	lr
 80078b6:	bf00      	nop
 80078b8:	20000014 	.word	0x20000014

080078bc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80078bc:	b580      	push	{r7, lr}
 80078be:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80078c0:	f7ff fff0 	bl	80078a4 <HAL_RCC_GetHCLKFreq>
 80078c4:	4602      	mov	r2, r0
 80078c6:	4b05      	ldr	r3, [pc, #20]	@ (80078dc <HAL_RCC_GetPCLK1Freq+0x20>)
 80078c8:	689b      	ldr	r3, [r3, #8]
 80078ca:	0a9b      	lsrs	r3, r3, #10
 80078cc:	f003 0307 	and.w	r3, r3, #7
 80078d0:	4903      	ldr	r1, [pc, #12]	@ (80078e0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80078d2:	5ccb      	ldrb	r3, [r1, r3]
 80078d4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80078d8:	4618      	mov	r0, r3
 80078da:	bd80      	pop	{r7, pc}
 80078dc:	40023800 	.word	0x40023800
 80078e0:	0800f07c 	.word	0x0800f07c

080078e4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80078e4:	b580      	push	{r7, lr}
 80078e6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80078e8:	f7ff ffdc 	bl	80078a4 <HAL_RCC_GetHCLKFreq>
 80078ec:	4602      	mov	r2, r0
 80078ee:	4b05      	ldr	r3, [pc, #20]	@ (8007904 <HAL_RCC_GetPCLK2Freq+0x20>)
 80078f0:	689b      	ldr	r3, [r3, #8]
 80078f2:	0b5b      	lsrs	r3, r3, #13
 80078f4:	f003 0307 	and.w	r3, r3, #7
 80078f8:	4903      	ldr	r1, [pc, #12]	@ (8007908 <HAL_RCC_GetPCLK2Freq+0x24>)
 80078fa:	5ccb      	ldrb	r3, [r1, r3]
 80078fc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007900:	4618      	mov	r0, r3
 8007902:	bd80      	pop	{r7, pc}
 8007904:	40023800 	.word	0x40023800
 8007908:	0800f07c 	.word	0x0800f07c

0800790c <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800790c:	b580      	push	{r7, lr}
 800790e:	b086      	sub	sp, #24
 8007910:	af00      	add	r7, sp, #0
 8007912:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8007914:	2300      	movs	r3, #0
 8007916:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8007918:	2300      	movs	r3, #0
 800791a:	613b      	str	r3, [r7, #16]

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*----------------------- Common configuration SAI/I2S ---------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	681b      	ldr	r3, [r3, #0]
 8007920:	f003 0301 	and.w	r3, r3, #1
 8007924:	2b00      	cmp	r3, #0
 8007926:	d10b      	bne.n	8007940 <HAL_RCCEx_PeriphCLKConfig+0x34>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	681b      	ldr	r3, [r3, #0]
 800792c:	f003 0302 	and.w	r3, r3, #2
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8007930:	2b00      	cmp	r3, #0
 8007932:	d105      	bne.n	8007940 <HAL_RCCEx_PeriphCLKConfig+0x34>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	681b      	ldr	r3, [r3, #0]
 8007938:	f003 0340 	and.w	r3, r3, #64	@ 0x40
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 800793c:	2b00      	cmp	r3, #0
 800793e:	d075      	beq.n	8007a2c <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8007940:	4b91      	ldr	r3, [pc, #580]	@ (8007b88 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8007942:	2200      	movs	r2, #0
 8007944:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8007946:	f7fc ff63 	bl	8004810 <HAL_GetTick>
 800794a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800794c:	e008      	b.n	8007960 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800794e:	f7fc ff5f 	bl	8004810 <HAL_GetTick>
 8007952:	4602      	mov	r2, r0
 8007954:	697b      	ldr	r3, [r7, #20]
 8007956:	1ad3      	subs	r3, r2, r3
 8007958:	2b02      	cmp	r3, #2
 800795a:	d901      	bls.n	8007960 <HAL_RCCEx_PeriphCLKConfig+0x54>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800795c:	2303      	movs	r3, #3
 800795e:	e189      	b.n	8007c74 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8007960:	4b8a      	ldr	r3, [pc, #552]	@ (8007b8c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8007962:	681b      	ldr	r3, [r3, #0]
 8007964:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007968:	2b00      	cmp	r3, #0
 800796a:	d1f0      	bne.n	800794e <HAL_RCCEx_PeriphCLKConfig+0x42>
    }

    /*---------------------------- I2S configuration -------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	681b      	ldr	r3, [r3, #0]
 8007970:	f003 0301 	and.w	r3, r3, #1
 8007974:	2b00      	cmp	r3, #0
 8007976:	d009      	beq.n	800798c <HAL_RCCEx_PeriphCLKConfig+0x80>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	685b      	ldr	r3, [r3, #4]
 800797c:	019a      	lsls	r2, r3, #6
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	689b      	ldr	r3, [r3, #8]
 8007982:	071b      	lsls	r3, r3, #28
 8007984:	4981      	ldr	r1, [pc, #516]	@ (8007b8c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8007986:	4313      	orrs	r3, r2
 8007988:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	681b      	ldr	r3, [r3, #0]
 8007990:	f003 0302 	and.w	r3, r3, #2
 8007994:	2b00      	cmp	r3, #0
 8007996:	d01f      	beq.n	80079d8 <HAL_RCCEx_PeriphCLKConfig+0xcc>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8007998:	4b7c      	ldr	r3, [pc, #496]	@ (8007b8c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800799a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800799e:	0f1b      	lsrs	r3, r3, #28
 80079a0:	f003 0307 	and.w	r3, r3, #7
 80079a4:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	685b      	ldr	r3, [r3, #4]
 80079aa:	019a      	lsls	r2, r3, #6
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	68db      	ldr	r3, [r3, #12]
 80079b0:	061b      	lsls	r3, r3, #24
 80079b2:	431a      	orrs	r2, r3
 80079b4:	693b      	ldr	r3, [r7, #16]
 80079b6:	071b      	lsls	r3, r3, #28
 80079b8:	4974      	ldr	r1, [pc, #464]	@ (8007b8c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80079ba:	4313      	orrs	r3, r2
 80079bc:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 80079c0:	4b72      	ldr	r3, [pc, #456]	@ (8007b8c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80079c2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80079c6:	f023 021f 	bic.w	r2, r3, #31
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	69db      	ldr	r3, [r3, #28]
 80079ce:	3b01      	subs	r3, #1
 80079d0:	496e      	ldr	r1, [pc, #440]	@ (8007b8c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80079d2:	4313      	orrs	r3, r2
 80079d4:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	681b      	ldr	r3, [r3, #0]
 80079dc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80079e0:	2b00      	cmp	r3, #0
 80079e2:	d00d      	beq.n	8007a00 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Configure the PLLI2S multiplication and division factors */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ,
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	685b      	ldr	r3, [r3, #4]
 80079e8:	019a      	lsls	r2, r3, #6
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	68db      	ldr	r3, [r3, #12]
 80079ee:	061b      	lsls	r3, r3, #24
 80079f0:	431a      	orrs	r2, r3
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	689b      	ldr	r3, [r3, #8]
 80079f6:	071b      	lsls	r3, r3, #28
 80079f8:	4964      	ldr	r1, [pc, #400]	@ (8007b8c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80079fa:	4313      	orrs	r3, r2
 80079fc:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                                     PeriphClkInit->PLLI2S.PLLI2SR);
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8007a00:	4b61      	ldr	r3, [pc, #388]	@ (8007b88 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8007a02:	2201      	movs	r2, #1
 8007a04:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8007a06:	f7fc ff03 	bl	8004810 <HAL_GetTick>
 8007a0a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8007a0c:	e008      	b.n	8007a20 <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8007a0e:	f7fc feff 	bl	8004810 <HAL_GetTick>
 8007a12:	4602      	mov	r2, r0
 8007a14:	697b      	ldr	r3, [r7, #20]
 8007a16:	1ad3      	subs	r3, r2, r3
 8007a18:	2b02      	cmp	r3, #2
 8007a1a:	d901      	bls.n	8007a20 <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007a1c:	2303      	movs	r3, #3
 8007a1e:	e129      	b.n	8007c74 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8007a20:	4b5a      	ldr	r3, [pc, #360]	@ (8007b8c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8007a22:	681b      	ldr	r3, [r3, #0]
 8007a24:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007a28:	2b00      	cmp	r3, #0
 8007a2a:	d0f0      	beq.n	8007a0e <HAL_RCCEx_PeriphCLKConfig+0x102>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI or LTDC Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for both peripherals */
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	681b      	ldr	r3, [r3, #0]
 8007a30:	f003 0304 	and.w	r3, r3, #4
 8007a34:	2b00      	cmp	r3, #0
 8007a36:	d105      	bne.n	8007a44 <HAL_RCCEx_PeriphCLKConfig+0x138>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC))
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	681b      	ldr	r3, [r3, #0]
 8007a3c:	f003 0308 	and.w	r3, r3, #8
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8007a40:	2b00      	cmp	r3, #0
 8007a42:	d079      	beq.n	8007b38 <HAL_RCCEx_PeriphCLKConfig+0x22c>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8007a44:	4b52      	ldr	r3, [pc, #328]	@ (8007b90 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8007a46:	2200      	movs	r2, #0
 8007a48:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8007a4a:	f7fc fee1 	bl	8004810 <HAL_GetTick>
 8007a4e:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is disabled */
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8007a50:	e008      	b.n	8007a64 <HAL_RCCEx_PeriphCLKConfig+0x158>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8007a52:	f7fc fedd 	bl	8004810 <HAL_GetTick>
 8007a56:	4602      	mov	r2, r0
 8007a58:	697b      	ldr	r3, [r7, #20]
 8007a5a:	1ad3      	subs	r3, r2, r3
 8007a5c:	2b02      	cmp	r3, #2
 8007a5e:	d901      	bls.n	8007a64 <HAL_RCCEx_PeriphCLKConfig+0x158>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007a60:	2303      	movs	r3, #3
 8007a62:	e107      	b.n	8007c74 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8007a64:	4b49      	ldr	r3, [pc, #292]	@ (8007b8c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8007a66:	681b      	ldr	r3, [r3, #0]
 8007a68:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007a6c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007a70:	d0ef      	beq.n	8007a52 <HAL_RCCEx_PeriphCLKConfig+0x146>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	681b      	ldr	r3, [r3, #0]
 8007a76:	f003 0304 	and.w	r3, r3, #4
 8007a7a:	2b00      	cmp	r3, #0
 8007a7c:	d020      	beq.n	8007ac0 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8007a7e:	4b43      	ldr	r3, [pc, #268]	@ (8007b8c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8007a80:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007a84:	0f1b      	lsrs	r3, r3, #28
 8007a86:	f003 0307 	and.w	r3, r3, #7
 8007a8a:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	691b      	ldr	r3, [r3, #16]
 8007a90:	019a      	lsls	r2, r3, #6
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	695b      	ldr	r3, [r3, #20]
 8007a96:	061b      	lsls	r3, r3, #24
 8007a98:	431a      	orrs	r2, r3
 8007a9a:	693b      	ldr	r3, [r7, #16]
 8007a9c:	071b      	lsls	r3, r3, #28
 8007a9e:	493b      	ldr	r1, [pc, #236]	@ (8007b8c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8007aa0:	4313      	orrs	r3, r2
 8007aa2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8007aa6:	4b39      	ldr	r3, [pc, #228]	@ (8007b8c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8007aa8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007aac:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	6a1b      	ldr	r3, [r3, #32]
 8007ab4:	3b01      	subs	r3, #1
 8007ab6:	021b      	lsls	r3, r3, #8
 8007ab8:	4934      	ldr	r1, [pc, #208]	@ (8007b8c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8007aba:	4313      	orrs	r3, r2
 8007abc:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	681b      	ldr	r3, [r3, #0]
 8007ac4:	f003 0308 	and.w	r3, r3, #8
 8007ac8:	2b00      	cmp	r3, #0
 8007aca:	d01e      	beq.n	8007b0a <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8007acc:	4b2f      	ldr	r3, [pc, #188]	@ (8007b8c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8007ace:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007ad2:	0e1b      	lsrs	r3, r3, #24
 8007ad4:	f003 030f 	and.w	r3, r3, #15
 8007ad8:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, tmpreg1, PeriphClkInit->PLLSAI.PLLSAIR);
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	691b      	ldr	r3, [r3, #16]
 8007ade:	019a      	lsls	r2, r3, #6
 8007ae0:	693b      	ldr	r3, [r7, #16]
 8007ae2:	061b      	lsls	r3, r3, #24
 8007ae4:	431a      	orrs	r2, r3
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	699b      	ldr	r3, [r3, #24]
 8007aea:	071b      	lsls	r3, r3, #28
 8007aec:	4927      	ldr	r1, [pc, #156]	@ (8007b8c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8007aee:	4313      	orrs	r3, r2
 8007af0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8007af4:	4b25      	ldr	r3, [pc, #148]	@ (8007b8c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8007af6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007afa:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007b02:	4922      	ldr	r1, [pc, #136]	@ (8007b8c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8007b04:	4313      	orrs	r3, r2
 8007b06:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8007b0a:	4b21      	ldr	r3, [pc, #132]	@ (8007b90 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8007b0c:	2201      	movs	r2, #1
 8007b0e:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8007b10:	f7fc fe7e 	bl	8004810 <HAL_GetTick>
 8007b14:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is ready */
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8007b16:	e008      	b.n	8007b2a <HAL_RCCEx_PeriphCLKConfig+0x21e>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8007b18:	f7fc fe7a 	bl	8004810 <HAL_GetTick>
 8007b1c:	4602      	mov	r2, r0
 8007b1e:	697b      	ldr	r3, [r7, #20]
 8007b20:	1ad3      	subs	r3, r2, r3
 8007b22:	2b02      	cmp	r3, #2
 8007b24:	d901      	bls.n	8007b2a <HAL_RCCEx_PeriphCLKConfig+0x21e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007b26:	2303      	movs	r3, #3
 8007b28:	e0a4      	b.n	8007c74 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8007b2a:	4b18      	ldr	r3, [pc, #96]	@ (8007b8c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8007b2c:	681b      	ldr	r3, [r3, #0]
 8007b2e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007b32:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007b36:	d1ef      	bne.n	8007b18 <HAL_RCCEx_PeriphCLKConfig+0x20c>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	681b      	ldr	r3, [r3, #0]
 8007b3c:	f003 0320 	and.w	r3, r3, #32
 8007b40:	2b00      	cmp	r3, #0
 8007b42:	f000 808b 	beq.w	8007c5c <HAL_RCCEx_PeriphCLKConfig+0x350>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8007b46:	2300      	movs	r3, #0
 8007b48:	60fb      	str	r3, [r7, #12]
 8007b4a:	4b10      	ldr	r3, [pc, #64]	@ (8007b8c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8007b4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007b4e:	4a0f      	ldr	r2, [pc, #60]	@ (8007b8c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8007b50:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007b54:	6413      	str	r3, [r2, #64]	@ 0x40
 8007b56:	4b0d      	ldr	r3, [pc, #52]	@ (8007b8c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8007b58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007b5a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007b5e:	60fb      	str	r3, [r7, #12]
 8007b60:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8007b62:	4b0c      	ldr	r3, [pc, #48]	@ (8007b94 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8007b64:	681b      	ldr	r3, [r3, #0]
 8007b66:	4a0b      	ldr	r2, [pc, #44]	@ (8007b94 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8007b68:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007b6c:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8007b6e:	f7fc fe4f 	bl	8004810 <HAL_GetTick>
 8007b72:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8007b74:	e010      	b.n	8007b98 <HAL_RCCEx_PeriphCLKConfig+0x28c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007b76:	f7fc fe4b 	bl	8004810 <HAL_GetTick>
 8007b7a:	4602      	mov	r2, r0
 8007b7c:	697b      	ldr	r3, [r7, #20]
 8007b7e:	1ad3      	subs	r3, r2, r3
 8007b80:	2b02      	cmp	r3, #2
 8007b82:	d909      	bls.n	8007b98 <HAL_RCCEx_PeriphCLKConfig+0x28c>
      {
        return HAL_TIMEOUT;
 8007b84:	2303      	movs	r3, #3
 8007b86:	e075      	b.n	8007c74 <HAL_RCCEx_PeriphCLKConfig+0x368>
 8007b88:	42470068 	.word	0x42470068
 8007b8c:	40023800 	.word	0x40023800
 8007b90:	42470070 	.word	0x42470070
 8007b94:	40007000 	.word	0x40007000
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8007b98:	4b38      	ldr	r3, [pc, #224]	@ (8007c7c <HAL_RCCEx_PeriphCLKConfig+0x370>)
 8007b9a:	681b      	ldr	r3, [r3, #0]
 8007b9c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007ba0:	2b00      	cmp	r3, #0
 8007ba2:	d0e8      	beq.n	8007b76 <HAL_RCCEx_PeriphCLKConfig+0x26a>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8007ba4:	4b36      	ldr	r3, [pc, #216]	@ (8007c80 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8007ba6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007ba8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007bac:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8007bae:	693b      	ldr	r3, [r7, #16]
 8007bb0:	2b00      	cmp	r3, #0
 8007bb2:	d02f      	beq.n	8007c14 <HAL_RCCEx_PeriphCLKConfig+0x308>
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007bb8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007bbc:	693a      	ldr	r2, [r7, #16]
 8007bbe:	429a      	cmp	r2, r3
 8007bc0:	d028      	beq.n	8007c14 <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8007bc2:	4b2f      	ldr	r3, [pc, #188]	@ (8007c80 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8007bc4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007bc6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007bca:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8007bcc:	4b2d      	ldr	r3, [pc, #180]	@ (8007c84 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 8007bce:	2201      	movs	r2, #1
 8007bd0:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8007bd2:	4b2c      	ldr	r3, [pc, #176]	@ (8007c84 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 8007bd4:	2200      	movs	r2, #0
 8007bd6:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8007bd8:	4a29      	ldr	r2, [pc, #164]	@ (8007c80 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8007bda:	693b      	ldr	r3, [r7, #16]
 8007bdc:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8007bde:	4b28      	ldr	r3, [pc, #160]	@ (8007c80 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8007be0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007be2:	f003 0301 	and.w	r3, r3, #1
 8007be6:	2b01      	cmp	r3, #1
 8007be8:	d114      	bne.n	8007c14 <HAL_RCCEx_PeriphCLKConfig+0x308>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8007bea:	f7fc fe11 	bl	8004810 <HAL_GetTick>
 8007bee:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007bf0:	e00a      	b.n	8007c08 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007bf2:	f7fc fe0d 	bl	8004810 <HAL_GetTick>
 8007bf6:	4602      	mov	r2, r0
 8007bf8:	697b      	ldr	r3, [r7, #20]
 8007bfa:	1ad3      	subs	r3, r2, r3
 8007bfc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007c00:	4293      	cmp	r3, r2
 8007c02:	d901      	bls.n	8007c08 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
          {
            return HAL_TIMEOUT;
 8007c04:	2303      	movs	r3, #3
 8007c06:	e035      	b.n	8007c74 <HAL_RCCEx_PeriphCLKConfig+0x368>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007c08:	4b1d      	ldr	r3, [pc, #116]	@ (8007c80 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8007c0a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007c0c:	f003 0302 	and.w	r3, r3, #2
 8007c10:	2b00      	cmp	r3, #0
 8007c12:	d0ee      	beq.n	8007bf2 <HAL_RCCEx_PeriphCLKConfig+0x2e6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007c18:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007c1c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007c20:	d10d      	bne.n	8007c3e <HAL_RCCEx_PeriphCLKConfig+0x332>
 8007c22:	4b17      	ldr	r3, [pc, #92]	@ (8007c80 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8007c24:	689b      	ldr	r3, [r3, #8]
 8007c26:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007c2e:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8007c32:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007c36:	4912      	ldr	r1, [pc, #72]	@ (8007c80 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8007c38:	4313      	orrs	r3, r2
 8007c3a:	608b      	str	r3, [r1, #8]
 8007c3c:	e005      	b.n	8007c4a <HAL_RCCEx_PeriphCLKConfig+0x33e>
 8007c3e:	4b10      	ldr	r3, [pc, #64]	@ (8007c80 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8007c40:	689b      	ldr	r3, [r3, #8]
 8007c42:	4a0f      	ldr	r2, [pc, #60]	@ (8007c80 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8007c44:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8007c48:	6093      	str	r3, [r2, #8]
 8007c4a:	4b0d      	ldr	r3, [pc, #52]	@ (8007c80 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8007c4c:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007c52:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007c56:	490a      	ldr	r1, [pc, #40]	@ (8007c80 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8007c58:	4313      	orrs	r3, r2
 8007c5a:	670b      	str	r3, [r1, #112]	@ 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	681b      	ldr	r3, [r3, #0]
 8007c60:	f003 0310 	and.w	r3, r3, #16
 8007c64:	2b00      	cmp	r3, #0
 8007c66:	d004      	beq.n	8007c72 <HAL_RCCEx_PeriphCLKConfig+0x366>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	f893 202c 	ldrb.w	r2, [r3, #44]	@ 0x2c
 8007c6e:	4b06      	ldr	r3, [pc, #24]	@ (8007c88 <HAL_RCCEx_PeriphCLKConfig+0x37c>)
 8007c70:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 8007c72:	2300      	movs	r3, #0
}
 8007c74:	4618      	mov	r0, r3
 8007c76:	3718      	adds	r7, #24
 8007c78:	46bd      	mov	sp, r7
 8007c7a:	bd80      	pop	{r7, pc}
 8007c7c:	40007000 	.word	0x40007000
 8007c80:	40023800 	.word	0x40023800
 8007c84:	42470e40 	.word	0x42470e40
 8007c88:	424711e0 	.word	0x424711e0

08007c8c <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8007c8c:	b580      	push	{r7, lr}
 8007c8e:	b084      	sub	sp, #16
 8007c90:	af00      	add	r7, sp, #0
 8007c92:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;

  /* Check RTC handler validity */
  if (hrtc == NULL)
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	2b00      	cmp	r3, #0
 8007c98:	d101      	bne.n	8007c9e <HAL_RTC_Init+0x12>
  {
    return HAL_ERROR;
 8007c9a:	2301      	movs	r3, #1
 8007c9c:	e073      	b.n	8007d86 <HAL_RTC_Init+0xfa>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	7f5b      	ldrb	r3, [r3, #29]
 8007ca2:	b2db      	uxtb	r3, r3
 8007ca4:	2b00      	cmp	r3, #0
 8007ca6:	d105      	bne.n	8007cb4 <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	2200      	movs	r2, #0
 8007cac:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8007cae:	6878      	ldr	r0, [r7, #4]
 8007cb0:	f7fb fd10 	bl	80036d4 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	2202      	movs	r2, #2
 8007cb8:	775a      	strb	r2, [r3, #29]

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	681b      	ldr	r3, [r3, #0]
 8007cbe:	68db      	ldr	r3, [r3, #12]
 8007cc0:	f003 0310 	and.w	r3, r3, #16
 8007cc4:	2b10      	cmp	r3, #16
 8007cc6:	d055      	beq.n	8007d74 <HAL_RTC_Init+0xe8>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	681b      	ldr	r3, [r3, #0]
 8007ccc:	22ca      	movs	r2, #202	@ 0xca
 8007cce:	625a      	str	r2, [r3, #36]	@ 0x24
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	681b      	ldr	r3, [r3, #0]
 8007cd4:	2253      	movs	r2, #83	@ 0x53
 8007cd6:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 8007cd8:	6878      	ldr	r0, [r7, #4]
 8007cda:	f000 f87f 	bl	8007ddc <RTC_EnterInitMode>
 8007cde:	4603      	mov	r3, r0
 8007ce0:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 8007ce2:	7bfb      	ldrb	r3, [r7, #15]
 8007ce4:	2b00      	cmp	r3, #0
 8007ce6:	d12c      	bne.n	8007d42 <HAL_RTC_Init+0xb6>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	681b      	ldr	r3, [r3, #0]
 8007cec:	689b      	ldr	r3, [r3, #8]
 8007cee:	687a      	ldr	r2, [r7, #4]
 8007cf0:	6812      	ldr	r2, [r2, #0]
 8007cf2:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8007cf6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007cfa:	6093      	str	r3, [r2, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	681b      	ldr	r3, [r3, #0]
 8007d00:	6899      	ldr	r1, [r3, #8]
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	685a      	ldr	r2, [r3, #4]
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	691b      	ldr	r3, [r3, #16]
 8007d0a:	431a      	orrs	r2, r3
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	695b      	ldr	r3, [r3, #20]
 8007d10:	431a      	orrs	r2, r3
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	681b      	ldr	r3, [r3, #0]
 8007d16:	430a      	orrs	r2, r1
 8007d18:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	681b      	ldr	r3, [r3, #0]
 8007d1e:	687a      	ldr	r2, [r7, #4]
 8007d20:	68d2      	ldr	r2, [r2, #12]
 8007d22:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	681b      	ldr	r3, [r3, #0]
 8007d28:	6919      	ldr	r1, [r3, #16]
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	689b      	ldr	r3, [r3, #8]
 8007d2e:	041a      	lsls	r2, r3, #16
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	681b      	ldr	r3, [r3, #0]
 8007d34:	430a      	orrs	r2, r1
 8007d36:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8007d38:	6878      	ldr	r0, [r7, #4]
 8007d3a:	f000 f886 	bl	8007e4a <RTC_ExitInitMode>
 8007d3e:	4603      	mov	r3, r0
 8007d40:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 8007d42:	7bfb      	ldrb	r3, [r7, #15]
 8007d44:	2b00      	cmp	r3, #0
 8007d46:	d110      	bne.n	8007d6a <HAL_RTC_Init+0xde>
    {
      hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	681b      	ldr	r3, [r3, #0]
 8007d4c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	681b      	ldr	r3, [r3, #0]
 8007d52:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8007d56:	641a      	str	r2, [r3, #64]	@ 0x40
      hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	681b      	ldr	r3, [r3, #0]
 8007d5c:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	699a      	ldr	r2, [r3, #24]
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	681b      	ldr	r3, [r3, #0]
 8007d66:	430a      	orrs	r2, r1
 8007d68:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	681b      	ldr	r3, [r3, #0]
 8007d6e:	22ff      	movs	r2, #255	@ 0xff
 8007d70:	625a      	str	r2, [r3, #36]	@ 0x24
 8007d72:	e001      	b.n	8007d78 <HAL_RTC_Init+0xec>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 8007d74:	2300      	movs	r3, #0
 8007d76:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 8007d78:	7bfb      	ldrb	r3, [r7, #15]
 8007d7a:	2b00      	cmp	r3, #0
 8007d7c:	d102      	bne.n	8007d84 <HAL_RTC_Init+0xf8>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	2201      	movs	r2, #1
 8007d82:	775a      	strb	r2, [r3, #29]
  }

  return status;
 8007d84:	7bfb      	ldrb	r3, [r7, #15]
}
 8007d86:	4618      	mov	r0, r3
 8007d88:	3710      	adds	r7, #16
 8007d8a:	46bd      	mov	sp, r7
 8007d8c:	bd80      	pop	{r7, pc}
	...

08007d90 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8007d90:	b580      	push	{r7, lr}
 8007d92:	b084      	sub	sp, #16
 8007d94:	af00      	add	r7, sp, #0
 8007d96:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8007d98:	2300      	movs	r3, #0
 8007d9a:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	681b      	ldr	r3, [r3, #0]
 8007da0:	4a0d      	ldr	r2, [pc, #52]	@ (8007dd8 <HAL_RTC_WaitForSynchro+0x48>)
 8007da2:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 8007da4:	f7fc fd34 	bl	8004810 <HAL_GetTick>
 8007da8:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8007daa:	e009      	b.n	8007dc0 <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8007dac:	f7fc fd30 	bl	8004810 <HAL_GetTick>
 8007db0:	4602      	mov	r2, r0
 8007db2:	68fb      	ldr	r3, [r7, #12]
 8007db4:	1ad3      	subs	r3, r2, r3
 8007db6:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8007dba:	d901      	bls.n	8007dc0 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 8007dbc:	2303      	movs	r3, #3
 8007dbe:	e007      	b.n	8007dd0 <HAL_RTC_WaitForSynchro+0x40>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	681b      	ldr	r3, [r3, #0]
 8007dc4:	68db      	ldr	r3, [r3, #12]
 8007dc6:	f003 0320 	and.w	r3, r3, #32
 8007dca:	2b00      	cmp	r3, #0
 8007dcc:	d0ee      	beq.n	8007dac <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 8007dce:	2300      	movs	r3, #0
}
 8007dd0:	4618      	mov	r0, r3
 8007dd2:	3710      	adds	r7, #16
 8007dd4:	46bd      	mov	sp, r7
 8007dd6:	bd80      	pop	{r7, pc}
 8007dd8:	00017f5f 	.word	0x00017f5f

08007ddc <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8007ddc:	b580      	push	{r7, lr}
 8007dde:	b084      	sub	sp, #16
 8007de0:	af00      	add	r7, sp, #0
 8007de2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8007de4:	2300      	movs	r3, #0
 8007de6:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8007de8:	2300      	movs	r3, #0
 8007dea:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	681b      	ldr	r3, [r3, #0]
 8007df0:	68db      	ldr	r3, [r3, #12]
 8007df2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007df6:	2b00      	cmp	r3, #0
 8007df8:	d122      	bne.n	8007e40 <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	681b      	ldr	r3, [r3, #0]
 8007dfe:	68da      	ldr	r2, [r3, #12]
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	681b      	ldr	r3, [r3, #0]
 8007e04:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8007e08:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8007e0a:	f7fc fd01 	bl	8004810 <HAL_GetTick>
 8007e0e:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8007e10:	e00c      	b.n	8007e2c <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8007e12:	f7fc fcfd 	bl	8004810 <HAL_GetTick>
 8007e16:	4602      	mov	r2, r0
 8007e18:	68bb      	ldr	r3, [r7, #8]
 8007e1a:	1ad3      	subs	r3, r2, r3
 8007e1c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8007e20:	d904      	bls.n	8007e2c <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	2204      	movs	r2, #4
 8007e26:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 8007e28:	2301      	movs	r3, #1
 8007e2a:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	681b      	ldr	r3, [r3, #0]
 8007e30:	68db      	ldr	r3, [r3, #12]
 8007e32:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007e36:	2b00      	cmp	r3, #0
 8007e38:	d102      	bne.n	8007e40 <RTC_EnterInitMode+0x64>
 8007e3a:	7bfb      	ldrb	r3, [r7, #15]
 8007e3c:	2b01      	cmp	r3, #1
 8007e3e:	d1e8      	bne.n	8007e12 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 8007e40:	7bfb      	ldrb	r3, [r7, #15]
}
 8007e42:	4618      	mov	r0, r3
 8007e44:	3710      	adds	r7, #16
 8007e46:	46bd      	mov	sp, r7
 8007e48:	bd80      	pop	{r7, pc}

08007e4a <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8007e4a:	b580      	push	{r7, lr}
 8007e4c:	b084      	sub	sp, #16
 8007e4e:	af00      	add	r7, sp, #0
 8007e50:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007e52:	2300      	movs	r3, #0
 8007e54:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8007e56:	687b      	ldr	r3, [r7, #4]
 8007e58:	681b      	ldr	r3, [r3, #0]
 8007e5a:	68da      	ldr	r2, [r3, #12]
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	681b      	ldr	r3, [r3, #0]
 8007e60:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8007e64:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	681b      	ldr	r3, [r3, #0]
 8007e6a:	689b      	ldr	r3, [r3, #8]
 8007e6c:	f003 0320 	and.w	r3, r3, #32
 8007e70:	2b00      	cmp	r3, #0
 8007e72:	d10a      	bne.n	8007e8a <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8007e74:	6878      	ldr	r0, [r7, #4]
 8007e76:	f7ff ff8b 	bl	8007d90 <HAL_RTC_WaitForSynchro>
 8007e7a:	4603      	mov	r3, r0
 8007e7c:	2b00      	cmp	r3, #0
 8007e7e:	d004      	beq.n	8007e8a <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8007e80:	687b      	ldr	r3, [r7, #4]
 8007e82:	2204      	movs	r2, #4
 8007e84:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 8007e86:	2301      	movs	r3, #1
 8007e88:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8007e8a:	7bfb      	ldrb	r3, [r7, #15]
}
 8007e8c:	4618      	mov	r0, r3
 8007e8e:	3710      	adds	r7, #16
 8007e90:	46bd      	mov	sp, r7
 8007e92:	bd80      	pop	{r7, pc}

08007e94 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8007e94:	b580      	push	{r7, lr}
 8007e96:	b082      	sub	sp, #8
 8007e98:	af00      	add	r7, sp, #0
 8007e9a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	2b00      	cmp	r3, #0
 8007ea0:	d101      	bne.n	8007ea6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8007ea2:	2301      	movs	r3, #1
 8007ea4:	e07b      	b.n	8007f9e <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007eaa:	2b00      	cmp	r3, #0
 8007eac:	d108      	bne.n	8007ec0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	685b      	ldr	r3, [r3, #4]
 8007eb2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007eb6:	d009      	beq.n	8007ecc <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	2200      	movs	r2, #0
 8007ebc:	61da      	str	r2, [r3, #28]
 8007ebe:	e005      	b.n	8007ecc <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	2200      	movs	r2, #0
 8007ec4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	2200      	movs	r2, #0
 8007eca:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	2200      	movs	r2, #0
 8007ed0:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007ed8:	b2db      	uxtb	r3, r3
 8007eda:	2b00      	cmp	r3, #0
 8007edc:	d106      	bne.n	8007eec <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	2200      	movs	r2, #0
 8007ee2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8007ee6:	6878      	ldr	r0, [r7, #4]
 8007ee8:	f7fb fc1e 	bl	8003728 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	2202      	movs	r2, #2
 8007ef0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	681b      	ldr	r3, [r3, #0]
 8007ef8:	681a      	ldr	r2, [r3, #0]
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	681b      	ldr	r3, [r3, #0]
 8007efe:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007f02:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	685b      	ldr	r3, [r3, #4]
 8007f08:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	689b      	ldr	r3, [r3, #8]
 8007f10:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8007f14:	431a      	orrs	r2, r3
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	68db      	ldr	r3, [r3, #12]
 8007f1a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007f1e:	431a      	orrs	r2, r3
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	691b      	ldr	r3, [r3, #16]
 8007f24:	f003 0302 	and.w	r3, r3, #2
 8007f28:	431a      	orrs	r2, r3
 8007f2a:	687b      	ldr	r3, [r7, #4]
 8007f2c:	695b      	ldr	r3, [r3, #20]
 8007f2e:	f003 0301 	and.w	r3, r3, #1
 8007f32:	431a      	orrs	r2, r3
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	699b      	ldr	r3, [r3, #24]
 8007f38:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007f3c:	431a      	orrs	r2, r3
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	69db      	ldr	r3, [r3, #28]
 8007f42:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007f46:	431a      	orrs	r2, r3
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	6a1b      	ldr	r3, [r3, #32]
 8007f4c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007f50:	ea42 0103 	orr.w	r1, r2, r3
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007f58:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	681b      	ldr	r3, [r3, #0]
 8007f60:	430a      	orrs	r2, r1
 8007f62:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8007f64:	687b      	ldr	r3, [r7, #4]
 8007f66:	699b      	ldr	r3, [r3, #24]
 8007f68:	0c1b      	lsrs	r3, r3, #16
 8007f6a:	f003 0104 	and.w	r1, r3, #4
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007f72:	f003 0210 	and.w	r2, r3, #16
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	681b      	ldr	r3, [r3, #0]
 8007f7a:	430a      	orrs	r2, r1
 8007f7c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	681b      	ldr	r3, [r3, #0]
 8007f82:	69da      	ldr	r2, [r3, #28]
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	681b      	ldr	r3, [r3, #0]
 8007f88:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8007f8c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007f8e:	687b      	ldr	r3, [r7, #4]
 8007f90:	2200      	movs	r2, #0
 8007f92:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	2201      	movs	r2, #1
 8007f98:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8007f9c:	2300      	movs	r3, #0
}
 8007f9e:	4618      	mov	r0, r3
 8007fa0:	3708      	adds	r7, #8
 8007fa2:	46bd      	mov	sp, r7
 8007fa4:	bd80      	pop	{r7, pc}

08007fa6 <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007fa6:	b580      	push	{r7, lr}
 8007fa8:	b088      	sub	sp, #32
 8007faa:	af00      	add	r7, sp, #0
 8007fac:	60f8      	str	r0, [r7, #12]
 8007fae:	60b9      	str	r1, [r7, #8]
 8007fb0:	603b      	str	r3, [r7, #0]
 8007fb2:	4613      	mov	r3, r2
 8007fb4:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007fb6:	f7fc fc2b 	bl	8004810 <HAL_GetTick>
 8007fba:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8007fbc:	88fb      	ldrh	r3, [r7, #6]
 8007fbe:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8007fc0:	68fb      	ldr	r3, [r7, #12]
 8007fc2:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007fc6:	b2db      	uxtb	r3, r3
 8007fc8:	2b01      	cmp	r3, #1
 8007fca:	d001      	beq.n	8007fd0 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8007fcc:	2302      	movs	r3, #2
 8007fce:	e12a      	b.n	8008226 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8007fd0:	68bb      	ldr	r3, [r7, #8]
 8007fd2:	2b00      	cmp	r3, #0
 8007fd4:	d002      	beq.n	8007fdc <HAL_SPI_Transmit+0x36>
 8007fd6:	88fb      	ldrh	r3, [r7, #6]
 8007fd8:	2b00      	cmp	r3, #0
 8007fda:	d101      	bne.n	8007fe0 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8007fdc:	2301      	movs	r3, #1
 8007fde:	e122      	b.n	8008226 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007fe0:	68fb      	ldr	r3, [r7, #12]
 8007fe2:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8007fe6:	2b01      	cmp	r3, #1
 8007fe8:	d101      	bne.n	8007fee <HAL_SPI_Transmit+0x48>
 8007fea:	2302      	movs	r3, #2
 8007fec:	e11b      	b.n	8008226 <HAL_SPI_Transmit+0x280>
 8007fee:	68fb      	ldr	r3, [r7, #12]
 8007ff0:	2201      	movs	r2, #1
 8007ff2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8007ff6:	68fb      	ldr	r3, [r7, #12]
 8007ff8:	2203      	movs	r2, #3
 8007ffa:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007ffe:	68fb      	ldr	r3, [r7, #12]
 8008000:	2200      	movs	r2, #0
 8008002:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8008004:	68fb      	ldr	r3, [r7, #12]
 8008006:	68ba      	ldr	r2, [r7, #8]
 8008008:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 800800a:	68fb      	ldr	r3, [r7, #12]
 800800c:	88fa      	ldrh	r2, [r7, #6]
 800800e:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8008010:	68fb      	ldr	r3, [r7, #12]
 8008012:	88fa      	ldrh	r2, [r7, #6]
 8008014:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8008016:	68fb      	ldr	r3, [r7, #12]
 8008018:	2200      	movs	r2, #0
 800801a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 800801c:	68fb      	ldr	r3, [r7, #12]
 800801e:	2200      	movs	r2, #0
 8008020:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8008022:	68fb      	ldr	r3, [r7, #12]
 8008024:	2200      	movs	r2, #0
 8008026:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8008028:	68fb      	ldr	r3, [r7, #12]
 800802a:	2200      	movs	r2, #0
 800802c:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 800802e:	68fb      	ldr	r3, [r7, #12]
 8008030:	2200      	movs	r2, #0
 8008032:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008034:	68fb      	ldr	r3, [r7, #12]
 8008036:	689b      	ldr	r3, [r3, #8]
 8008038:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800803c:	d10f      	bne.n	800805e <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800803e:	68fb      	ldr	r3, [r7, #12]
 8008040:	681b      	ldr	r3, [r3, #0]
 8008042:	681a      	ldr	r2, [r3, #0]
 8008044:	68fb      	ldr	r3, [r7, #12]
 8008046:	681b      	ldr	r3, [r3, #0]
 8008048:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800804c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800804e:	68fb      	ldr	r3, [r7, #12]
 8008050:	681b      	ldr	r3, [r3, #0]
 8008052:	681a      	ldr	r2, [r3, #0]
 8008054:	68fb      	ldr	r3, [r7, #12]
 8008056:	681b      	ldr	r3, [r3, #0]
 8008058:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800805c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800805e:	68fb      	ldr	r3, [r7, #12]
 8008060:	681b      	ldr	r3, [r3, #0]
 8008062:	681b      	ldr	r3, [r3, #0]
 8008064:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008068:	2b40      	cmp	r3, #64	@ 0x40
 800806a:	d007      	beq.n	800807c <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800806c:	68fb      	ldr	r3, [r7, #12]
 800806e:	681b      	ldr	r3, [r3, #0]
 8008070:	681a      	ldr	r2, [r3, #0]
 8008072:	68fb      	ldr	r3, [r7, #12]
 8008074:	681b      	ldr	r3, [r3, #0]
 8008076:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800807a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800807c:	68fb      	ldr	r3, [r7, #12]
 800807e:	68db      	ldr	r3, [r3, #12]
 8008080:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008084:	d152      	bne.n	800812c <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008086:	68fb      	ldr	r3, [r7, #12]
 8008088:	685b      	ldr	r3, [r3, #4]
 800808a:	2b00      	cmp	r3, #0
 800808c:	d002      	beq.n	8008094 <HAL_SPI_Transmit+0xee>
 800808e:	8b7b      	ldrh	r3, [r7, #26]
 8008090:	2b01      	cmp	r3, #1
 8008092:	d145      	bne.n	8008120 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8008094:	68fb      	ldr	r3, [r7, #12]
 8008096:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008098:	881a      	ldrh	r2, [r3, #0]
 800809a:	68fb      	ldr	r3, [r7, #12]
 800809c:	681b      	ldr	r3, [r3, #0]
 800809e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80080a0:	68fb      	ldr	r3, [r7, #12]
 80080a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80080a4:	1c9a      	adds	r2, r3, #2
 80080a6:	68fb      	ldr	r3, [r7, #12]
 80080a8:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80080aa:	68fb      	ldr	r3, [r7, #12]
 80080ac:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80080ae:	b29b      	uxth	r3, r3
 80080b0:	3b01      	subs	r3, #1
 80080b2:	b29a      	uxth	r2, r3
 80080b4:	68fb      	ldr	r3, [r7, #12]
 80080b6:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80080b8:	e032      	b.n	8008120 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80080ba:	68fb      	ldr	r3, [r7, #12]
 80080bc:	681b      	ldr	r3, [r3, #0]
 80080be:	689b      	ldr	r3, [r3, #8]
 80080c0:	f003 0302 	and.w	r3, r3, #2
 80080c4:	2b02      	cmp	r3, #2
 80080c6:	d112      	bne.n	80080ee <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80080c8:	68fb      	ldr	r3, [r7, #12]
 80080ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80080cc:	881a      	ldrh	r2, [r3, #0]
 80080ce:	68fb      	ldr	r3, [r7, #12]
 80080d0:	681b      	ldr	r3, [r3, #0]
 80080d2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80080d4:	68fb      	ldr	r3, [r7, #12]
 80080d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80080d8:	1c9a      	adds	r2, r3, #2
 80080da:	68fb      	ldr	r3, [r7, #12]
 80080dc:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80080de:	68fb      	ldr	r3, [r7, #12]
 80080e0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80080e2:	b29b      	uxth	r3, r3
 80080e4:	3b01      	subs	r3, #1
 80080e6:	b29a      	uxth	r2, r3
 80080e8:	68fb      	ldr	r3, [r7, #12]
 80080ea:	86da      	strh	r2, [r3, #54]	@ 0x36
 80080ec:	e018      	b.n	8008120 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80080ee:	f7fc fb8f 	bl	8004810 <HAL_GetTick>
 80080f2:	4602      	mov	r2, r0
 80080f4:	69fb      	ldr	r3, [r7, #28]
 80080f6:	1ad3      	subs	r3, r2, r3
 80080f8:	683a      	ldr	r2, [r7, #0]
 80080fa:	429a      	cmp	r2, r3
 80080fc:	d803      	bhi.n	8008106 <HAL_SPI_Transmit+0x160>
 80080fe:	683b      	ldr	r3, [r7, #0]
 8008100:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008104:	d102      	bne.n	800810c <HAL_SPI_Transmit+0x166>
 8008106:	683b      	ldr	r3, [r7, #0]
 8008108:	2b00      	cmp	r3, #0
 800810a:	d109      	bne.n	8008120 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800810c:	68fb      	ldr	r3, [r7, #12]
 800810e:	2201      	movs	r2, #1
 8008110:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8008114:	68fb      	ldr	r3, [r7, #12]
 8008116:	2200      	movs	r2, #0
 8008118:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800811c:	2303      	movs	r3, #3
 800811e:	e082      	b.n	8008226 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8008120:	68fb      	ldr	r3, [r7, #12]
 8008122:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008124:	b29b      	uxth	r3, r3
 8008126:	2b00      	cmp	r3, #0
 8008128:	d1c7      	bne.n	80080ba <HAL_SPI_Transmit+0x114>
 800812a:	e053      	b.n	80081d4 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800812c:	68fb      	ldr	r3, [r7, #12]
 800812e:	685b      	ldr	r3, [r3, #4]
 8008130:	2b00      	cmp	r3, #0
 8008132:	d002      	beq.n	800813a <HAL_SPI_Transmit+0x194>
 8008134:	8b7b      	ldrh	r3, [r7, #26]
 8008136:	2b01      	cmp	r3, #1
 8008138:	d147      	bne.n	80081ca <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800813a:	68fb      	ldr	r3, [r7, #12]
 800813c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800813e:	68fb      	ldr	r3, [r7, #12]
 8008140:	681b      	ldr	r3, [r3, #0]
 8008142:	330c      	adds	r3, #12
 8008144:	7812      	ldrb	r2, [r2, #0]
 8008146:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8008148:	68fb      	ldr	r3, [r7, #12]
 800814a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800814c:	1c5a      	adds	r2, r3, #1
 800814e:	68fb      	ldr	r3, [r7, #12]
 8008150:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8008152:	68fb      	ldr	r3, [r7, #12]
 8008154:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008156:	b29b      	uxth	r3, r3
 8008158:	3b01      	subs	r3, #1
 800815a:	b29a      	uxth	r2, r3
 800815c:	68fb      	ldr	r3, [r7, #12]
 800815e:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8008160:	e033      	b.n	80081ca <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8008162:	68fb      	ldr	r3, [r7, #12]
 8008164:	681b      	ldr	r3, [r3, #0]
 8008166:	689b      	ldr	r3, [r3, #8]
 8008168:	f003 0302 	and.w	r3, r3, #2
 800816c:	2b02      	cmp	r3, #2
 800816e:	d113      	bne.n	8008198 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8008170:	68fb      	ldr	r3, [r7, #12]
 8008172:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008174:	68fb      	ldr	r3, [r7, #12]
 8008176:	681b      	ldr	r3, [r3, #0]
 8008178:	330c      	adds	r3, #12
 800817a:	7812      	ldrb	r2, [r2, #0]
 800817c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800817e:	68fb      	ldr	r3, [r7, #12]
 8008180:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008182:	1c5a      	adds	r2, r3, #1
 8008184:	68fb      	ldr	r3, [r7, #12]
 8008186:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8008188:	68fb      	ldr	r3, [r7, #12]
 800818a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800818c:	b29b      	uxth	r3, r3
 800818e:	3b01      	subs	r3, #1
 8008190:	b29a      	uxth	r2, r3
 8008192:	68fb      	ldr	r3, [r7, #12]
 8008194:	86da      	strh	r2, [r3, #54]	@ 0x36
 8008196:	e018      	b.n	80081ca <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008198:	f7fc fb3a 	bl	8004810 <HAL_GetTick>
 800819c:	4602      	mov	r2, r0
 800819e:	69fb      	ldr	r3, [r7, #28]
 80081a0:	1ad3      	subs	r3, r2, r3
 80081a2:	683a      	ldr	r2, [r7, #0]
 80081a4:	429a      	cmp	r2, r3
 80081a6:	d803      	bhi.n	80081b0 <HAL_SPI_Transmit+0x20a>
 80081a8:	683b      	ldr	r3, [r7, #0]
 80081aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80081ae:	d102      	bne.n	80081b6 <HAL_SPI_Transmit+0x210>
 80081b0:	683b      	ldr	r3, [r7, #0]
 80081b2:	2b00      	cmp	r3, #0
 80081b4:	d109      	bne.n	80081ca <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80081b6:	68fb      	ldr	r3, [r7, #12]
 80081b8:	2201      	movs	r2, #1
 80081ba:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80081be:	68fb      	ldr	r3, [r7, #12]
 80081c0:	2200      	movs	r2, #0
 80081c2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80081c6:	2303      	movs	r3, #3
 80081c8:	e02d      	b.n	8008226 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80081ca:	68fb      	ldr	r3, [r7, #12]
 80081cc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80081ce:	b29b      	uxth	r3, r3
 80081d0:	2b00      	cmp	r3, #0
 80081d2:	d1c6      	bne.n	8008162 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80081d4:	69fa      	ldr	r2, [r7, #28]
 80081d6:	6839      	ldr	r1, [r7, #0]
 80081d8:	68f8      	ldr	r0, [r7, #12]
 80081da:	f000 fbd9 	bl	8008990 <SPI_EndRxTxTransaction>
 80081de:	4603      	mov	r3, r0
 80081e0:	2b00      	cmp	r3, #0
 80081e2:	d002      	beq.n	80081ea <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80081e4:	68fb      	ldr	r3, [r7, #12]
 80081e6:	2220      	movs	r2, #32
 80081e8:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80081ea:	68fb      	ldr	r3, [r7, #12]
 80081ec:	689b      	ldr	r3, [r3, #8]
 80081ee:	2b00      	cmp	r3, #0
 80081f0:	d10a      	bne.n	8008208 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80081f2:	2300      	movs	r3, #0
 80081f4:	617b      	str	r3, [r7, #20]
 80081f6:	68fb      	ldr	r3, [r7, #12]
 80081f8:	681b      	ldr	r3, [r3, #0]
 80081fa:	68db      	ldr	r3, [r3, #12]
 80081fc:	617b      	str	r3, [r7, #20]
 80081fe:	68fb      	ldr	r3, [r7, #12]
 8008200:	681b      	ldr	r3, [r3, #0]
 8008202:	689b      	ldr	r3, [r3, #8]
 8008204:	617b      	str	r3, [r7, #20]
 8008206:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8008208:	68fb      	ldr	r3, [r7, #12]
 800820a:	2201      	movs	r2, #1
 800820c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8008210:	68fb      	ldr	r3, [r7, #12]
 8008212:	2200      	movs	r2, #0
 8008214:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008218:	68fb      	ldr	r3, [r7, #12]
 800821a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800821c:	2b00      	cmp	r3, #0
 800821e:	d001      	beq.n	8008224 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8008220:	2301      	movs	r3, #1
 8008222:	e000      	b.n	8008226 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8008224:	2300      	movs	r3, #0
  }
}
 8008226:	4618      	mov	r0, r3
 8008228:	3720      	adds	r7, #32
 800822a:	46bd      	mov	sp, r7
 800822c:	bd80      	pop	{r7, pc}

0800822e <HAL_SPI_Receive>:
  * @note   In master mode, if the direction is set to SPI_DIRECTION_2LINES
  *         the receive buffer is written to data register (DR) to generate
  *         clock pulses and receive data
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800822e:	b580      	push	{r7, lr}
 8008230:	b088      	sub	sp, #32
 8008232:	af02      	add	r7, sp, #8
 8008234:	60f8      	str	r0, [r7, #12]
 8008236:	60b9      	str	r1, [r7, #8]
 8008238:	603b      	str	r3, [r7, #0]
 800823a:	4613      	mov	r3, r2
 800823c:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 800823e:	68fb      	ldr	r3, [r7, #12]
 8008240:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8008244:	b2db      	uxtb	r3, r3
 8008246:	2b01      	cmp	r3, #1
 8008248:	d001      	beq.n	800824e <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 800824a:	2302      	movs	r3, #2
 800824c:	e104      	b.n	8008458 <HAL_SPI_Receive+0x22a>
  }

  if ((pData == NULL) || (Size == 0U))
 800824e:	68bb      	ldr	r3, [r7, #8]
 8008250:	2b00      	cmp	r3, #0
 8008252:	d002      	beq.n	800825a <HAL_SPI_Receive+0x2c>
 8008254:	88fb      	ldrh	r3, [r7, #6]
 8008256:	2b00      	cmp	r3, #0
 8008258:	d101      	bne.n	800825e <HAL_SPI_Receive+0x30>
  {
    return HAL_ERROR;
 800825a:	2301      	movs	r3, #1
 800825c:	e0fc      	b.n	8008458 <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800825e:	68fb      	ldr	r3, [r7, #12]
 8008260:	685b      	ldr	r3, [r3, #4]
 8008262:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008266:	d112      	bne.n	800828e <HAL_SPI_Receive+0x60>
 8008268:	68fb      	ldr	r3, [r7, #12]
 800826a:	689b      	ldr	r3, [r3, #8]
 800826c:	2b00      	cmp	r3, #0
 800826e:	d10e      	bne.n	800828e <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8008270:	68fb      	ldr	r3, [r7, #12]
 8008272:	2204      	movs	r2, #4
 8008274:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8008278:	88fa      	ldrh	r2, [r7, #6]
 800827a:	683b      	ldr	r3, [r7, #0]
 800827c:	9300      	str	r3, [sp, #0]
 800827e:	4613      	mov	r3, r2
 8008280:	68ba      	ldr	r2, [r7, #8]
 8008282:	68b9      	ldr	r1, [r7, #8]
 8008284:	68f8      	ldr	r0, [r7, #12]
 8008286:	f000 f8eb 	bl	8008460 <HAL_SPI_TransmitReceive>
 800828a:	4603      	mov	r3, r0
 800828c:	e0e4      	b.n	8008458 <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800828e:	f7fc fabf 	bl	8004810 <HAL_GetTick>
 8008292:	6178      	str	r0, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hspi);
 8008294:	68fb      	ldr	r3, [r7, #12]
 8008296:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800829a:	2b01      	cmp	r3, #1
 800829c:	d101      	bne.n	80082a2 <HAL_SPI_Receive+0x74>
 800829e:	2302      	movs	r3, #2
 80082a0:	e0da      	b.n	8008458 <HAL_SPI_Receive+0x22a>
 80082a2:	68fb      	ldr	r3, [r7, #12]
 80082a4:	2201      	movs	r2, #1
 80082a6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80082aa:	68fb      	ldr	r3, [r7, #12]
 80082ac:	2204      	movs	r2, #4
 80082ae:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80082b2:	68fb      	ldr	r3, [r7, #12]
 80082b4:	2200      	movs	r2, #0
 80082b6:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80082b8:	68fb      	ldr	r3, [r7, #12]
 80082ba:	68ba      	ldr	r2, [r7, #8]
 80082bc:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 80082be:	68fb      	ldr	r3, [r7, #12]
 80082c0:	88fa      	ldrh	r2, [r7, #6]
 80082c2:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 80082c4:	68fb      	ldr	r3, [r7, #12]
 80082c6:	88fa      	ldrh	r2, [r7, #6]
 80082c8:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80082ca:	68fb      	ldr	r3, [r7, #12]
 80082cc:	2200      	movs	r2, #0
 80082ce:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 80082d0:	68fb      	ldr	r3, [r7, #12]
 80082d2:	2200      	movs	r2, #0
 80082d4:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 80082d6:	68fb      	ldr	r3, [r7, #12]
 80082d8:	2200      	movs	r2, #0
 80082da:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 80082dc:	68fb      	ldr	r3, [r7, #12]
 80082de:	2200      	movs	r2, #0
 80082e0:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80082e2:	68fb      	ldr	r3, [r7, #12]
 80082e4:	2200      	movs	r2, #0
 80082e6:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80082e8:	68fb      	ldr	r3, [r7, #12]
 80082ea:	689b      	ldr	r3, [r3, #8]
 80082ec:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80082f0:	d10f      	bne.n	8008312 <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80082f2:	68fb      	ldr	r3, [r7, #12]
 80082f4:	681b      	ldr	r3, [r3, #0]
 80082f6:	681a      	ldr	r2, [r3, #0]
 80082f8:	68fb      	ldr	r3, [r7, #12]
 80082fa:	681b      	ldr	r3, [r3, #0]
 80082fc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008300:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8008302:	68fb      	ldr	r3, [r7, #12]
 8008304:	681b      	ldr	r3, [r3, #0]
 8008306:	681a      	ldr	r2, [r3, #0]
 8008308:	68fb      	ldr	r3, [r7, #12]
 800830a:	681b      	ldr	r3, [r3, #0]
 800830c:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8008310:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008312:	68fb      	ldr	r3, [r7, #12]
 8008314:	681b      	ldr	r3, [r3, #0]
 8008316:	681b      	ldr	r3, [r3, #0]
 8008318:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800831c:	2b40      	cmp	r3, #64	@ 0x40
 800831e:	d007      	beq.n	8008330 <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008320:	68fb      	ldr	r3, [r7, #12]
 8008322:	681b      	ldr	r3, [r3, #0]
 8008324:	681a      	ldr	r2, [r3, #0]
 8008326:	68fb      	ldr	r3, [r7, #12]
 8008328:	681b      	ldr	r3, [r3, #0]
 800832a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800832e:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8008330:	68fb      	ldr	r3, [r7, #12]
 8008332:	68db      	ldr	r3, [r3, #12]
 8008334:	2b00      	cmp	r3, #0
 8008336:	d170      	bne.n	800841a <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8008338:	e035      	b.n	80083a6 <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800833a:	68fb      	ldr	r3, [r7, #12]
 800833c:	681b      	ldr	r3, [r3, #0]
 800833e:	689b      	ldr	r3, [r3, #8]
 8008340:	f003 0301 	and.w	r3, r3, #1
 8008344:	2b01      	cmp	r3, #1
 8008346:	d115      	bne.n	8008374 <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8008348:	68fb      	ldr	r3, [r7, #12]
 800834a:	681b      	ldr	r3, [r3, #0]
 800834c:	f103 020c 	add.w	r2, r3, #12
 8008350:	68fb      	ldr	r3, [r7, #12]
 8008352:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008354:	7812      	ldrb	r2, [r2, #0]
 8008356:	b2d2      	uxtb	r2, r2
 8008358:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800835a:	68fb      	ldr	r3, [r7, #12]
 800835c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800835e:	1c5a      	adds	r2, r3, #1
 8008360:	68fb      	ldr	r3, [r7, #12]
 8008362:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8008364:	68fb      	ldr	r3, [r7, #12]
 8008366:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008368:	b29b      	uxth	r3, r3
 800836a:	3b01      	subs	r3, #1
 800836c:	b29a      	uxth	r2, r3
 800836e:	68fb      	ldr	r3, [r7, #12]
 8008370:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8008372:	e018      	b.n	80083a6 <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008374:	f7fc fa4c 	bl	8004810 <HAL_GetTick>
 8008378:	4602      	mov	r2, r0
 800837a:	697b      	ldr	r3, [r7, #20]
 800837c:	1ad3      	subs	r3, r2, r3
 800837e:	683a      	ldr	r2, [r7, #0]
 8008380:	429a      	cmp	r2, r3
 8008382:	d803      	bhi.n	800838c <HAL_SPI_Receive+0x15e>
 8008384:	683b      	ldr	r3, [r7, #0]
 8008386:	f1b3 3fff 	cmp.w	r3, #4294967295
 800838a:	d102      	bne.n	8008392 <HAL_SPI_Receive+0x164>
 800838c:	683b      	ldr	r3, [r7, #0]
 800838e:	2b00      	cmp	r3, #0
 8008390:	d109      	bne.n	80083a6 <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8008392:	68fb      	ldr	r3, [r7, #12]
 8008394:	2201      	movs	r2, #1
 8008396:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800839a:	68fb      	ldr	r3, [r7, #12]
 800839c:	2200      	movs	r2, #0
 800839e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80083a2:	2303      	movs	r3, #3
 80083a4:	e058      	b.n	8008458 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 80083a6:	68fb      	ldr	r3, [r7, #12]
 80083a8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80083aa:	b29b      	uxth	r3, r3
 80083ac:	2b00      	cmp	r3, #0
 80083ae:	d1c4      	bne.n	800833a <HAL_SPI_Receive+0x10c>
 80083b0:	e038      	b.n	8008424 <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80083b2:	68fb      	ldr	r3, [r7, #12]
 80083b4:	681b      	ldr	r3, [r3, #0]
 80083b6:	689b      	ldr	r3, [r3, #8]
 80083b8:	f003 0301 	and.w	r3, r3, #1
 80083bc:	2b01      	cmp	r3, #1
 80083be:	d113      	bne.n	80083e8 <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80083c0:	68fb      	ldr	r3, [r7, #12]
 80083c2:	681b      	ldr	r3, [r3, #0]
 80083c4:	68da      	ldr	r2, [r3, #12]
 80083c6:	68fb      	ldr	r3, [r7, #12]
 80083c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80083ca:	b292      	uxth	r2, r2
 80083cc:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80083ce:	68fb      	ldr	r3, [r7, #12]
 80083d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80083d2:	1c9a      	adds	r2, r3, #2
 80083d4:	68fb      	ldr	r3, [r7, #12]
 80083d6:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80083d8:	68fb      	ldr	r3, [r7, #12]
 80083da:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80083dc:	b29b      	uxth	r3, r3
 80083de:	3b01      	subs	r3, #1
 80083e0:	b29a      	uxth	r2, r3
 80083e2:	68fb      	ldr	r3, [r7, #12]
 80083e4:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80083e6:	e018      	b.n	800841a <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80083e8:	f7fc fa12 	bl	8004810 <HAL_GetTick>
 80083ec:	4602      	mov	r2, r0
 80083ee:	697b      	ldr	r3, [r7, #20]
 80083f0:	1ad3      	subs	r3, r2, r3
 80083f2:	683a      	ldr	r2, [r7, #0]
 80083f4:	429a      	cmp	r2, r3
 80083f6:	d803      	bhi.n	8008400 <HAL_SPI_Receive+0x1d2>
 80083f8:	683b      	ldr	r3, [r7, #0]
 80083fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80083fe:	d102      	bne.n	8008406 <HAL_SPI_Receive+0x1d8>
 8008400:	683b      	ldr	r3, [r7, #0]
 8008402:	2b00      	cmp	r3, #0
 8008404:	d109      	bne.n	800841a <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8008406:	68fb      	ldr	r3, [r7, #12]
 8008408:	2201      	movs	r2, #1
 800840a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800840e:	68fb      	ldr	r3, [r7, #12]
 8008410:	2200      	movs	r2, #0
 8008412:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8008416:	2303      	movs	r3, #3
 8008418:	e01e      	b.n	8008458 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 800841a:	68fb      	ldr	r3, [r7, #12]
 800841c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800841e:	b29b      	uxth	r3, r3
 8008420:	2b00      	cmp	r3, #0
 8008422:	d1c6      	bne.n	80083b2 <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008424:	697a      	ldr	r2, [r7, #20]
 8008426:	6839      	ldr	r1, [r7, #0]
 8008428:	68f8      	ldr	r0, [r7, #12]
 800842a:	f000 fa4b 	bl	80088c4 <SPI_EndRxTransaction>
 800842e:	4603      	mov	r3, r0
 8008430:	2b00      	cmp	r3, #0
 8008432:	d002      	beq.n	800843a <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008434:	68fb      	ldr	r3, [r7, #12]
 8008436:	2220      	movs	r2, #32
 8008438:	655a      	str	r2, [r3, #84]	@ 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 800843a:	68fb      	ldr	r3, [r7, #12]
 800843c:	2201      	movs	r2, #1
 800843e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8008442:	68fb      	ldr	r3, [r7, #12]
 8008444:	2200      	movs	r2, #0
 8008446:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800844a:	68fb      	ldr	r3, [r7, #12]
 800844c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800844e:	2b00      	cmp	r3, #0
 8008450:	d001      	beq.n	8008456 <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 8008452:	2301      	movs	r3, #1
 8008454:	e000      	b.n	8008458 <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 8008456:	2300      	movs	r3, #0
  }
}
 8008458:	4618      	mov	r0, r3
 800845a:	3718      	adds	r7, #24
 800845c:	46bd      	mov	sp, r7
 800845e:	bd80      	pop	{r7, pc}

08008460 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8008460:	b580      	push	{r7, lr}
 8008462:	b08a      	sub	sp, #40	@ 0x28
 8008464:	af00      	add	r7, sp, #0
 8008466:	60f8      	str	r0, [r7, #12]
 8008468:	60b9      	str	r1, [r7, #8]
 800846a:	607a      	str	r2, [r7, #4]
 800846c:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800846e:	2301      	movs	r3, #1
 8008470:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008472:	f7fc f9cd 	bl	8004810 <HAL_GetTick>
 8008476:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8008478:	68fb      	ldr	r3, [r7, #12]
 800847a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800847e:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8008480:	68fb      	ldr	r3, [r7, #12]
 8008482:	685b      	ldr	r3, [r3, #4]
 8008484:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8008486:	887b      	ldrh	r3, [r7, #2]
 8008488:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800848a:	7ffb      	ldrb	r3, [r7, #31]
 800848c:	2b01      	cmp	r3, #1
 800848e:	d00c      	beq.n	80084aa <HAL_SPI_TransmitReceive+0x4a>
 8008490:	69bb      	ldr	r3, [r7, #24]
 8008492:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008496:	d106      	bne.n	80084a6 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8008498:	68fb      	ldr	r3, [r7, #12]
 800849a:	689b      	ldr	r3, [r3, #8]
 800849c:	2b00      	cmp	r3, #0
 800849e:	d102      	bne.n	80084a6 <HAL_SPI_TransmitReceive+0x46>
 80084a0:	7ffb      	ldrb	r3, [r7, #31]
 80084a2:	2b04      	cmp	r3, #4
 80084a4:	d001      	beq.n	80084aa <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 80084a6:	2302      	movs	r3, #2
 80084a8:	e17f      	b.n	80087aa <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80084aa:	68bb      	ldr	r3, [r7, #8]
 80084ac:	2b00      	cmp	r3, #0
 80084ae:	d005      	beq.n	80084bc <HAL_SPI_TransmitReceive+0x5c>
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	2b00      	cmp	r3, #0
 80084b4:	d002      	beq.n	80084bc <HAL_SPI_TransmitReceive+0x5c>
 80084b6:	887b      	ldrh	r3, [r7, #2]
 80084b8:	2b00      	cmp	r3, #0
 80084ba:	d101      	bne.n	80084c0 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 80084bc:	2301      	movs	r3, #1
 80084be:	e174      	b.n	80087aa <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80084c0:	68fb      	ldr	r3, [r7, #12]
 80084c2:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80084c6:	2b01      	cmp	r3, #1
 80084c8:	d101      	bne.n	80084ce <HAL_SPI_TransmitReceive+0x6e>
 80084ca:	2302      	movs	r3, #2
 80084cc:	e16d      	b.n	80087aa <HAL_SPI_TransmitReceive+0x34a>
 80084ce:	68fb      	ldr	r3, [r7, #12]
 80084d0:	2201      	movs	r2, #1
 80084d2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80084d6:	68fb      	ldr	r3, [r7, #12]
 80084d8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80084dc:	b2db      	uxtb	r3, r3
 80084de:	2b04      	cmp	r3, #4
 80084e0:	d003      	beq.n	80084ea <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80084e2:	68fb      	ldr	r3, [r7, #12]
 80084e4:	2205      	movs	r2, #5
 80084e6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80084ea:	68fb      	ldr	r3, [r7, #12]
 80084ec:	2200      	movs	r2, #0
 80084ee:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80084f0:	68fb      	ldr	r3, [r7, #12]
 80084f2:	687a      	ldr	r2, [r7, #4]
 80084f4:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 80084f6:	68fb      	ldr	r3, [r7, #12]
 80084f8:	887a      	ldrh	r2, [r7, #2]
 80084fa:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 80084fc:	68fb      	ldr	r3, [r7, #12]
 80084fe:	887a      	ldrh	r2, [r7, #2]
 8008500:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8008502:	68fb      	ldr	r3, [r7, #12]
 8008504:	68ba      	ldr	r2, [r7, #8]
 8008506:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8008508:	68fb      	ldr	r3, [r7, #12]
 800850a:	887a      	ldrh	r2, [r7, #2]
 800850c:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 800850e:	68fb      	ldr	r3, [r7, #12]
 8008510:	887a      	ldrh	r2, [r7, #2]
 8008512:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8008514:	68fb      	ldr	r3, [r7, #12]
 8008516:	2200      	movs	r2, #0
 8008518:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 800851a:	68fb      	ldr	r3, [r7, #12]
 800851c:	2200      	movs	r2, #0
 800851e:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008520:	68fb      	ldr	r3, [r7, #12]
 8008522:	681b      	ldr	r3, [r3, #0]
 8008524:	681b      	ldr	r3, [r3, #0]
 8008526:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800852a:	2b40      	cmp	r3, #64	@ 0x40
 800852c:	d007      	beq.n	800853e <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800852e:	68fb      	ldr	r3, [r7, #12]
 8008530:	681b      	ldr	r3, [r3, #0]
 8008532:	681a      	ldr	r2, [r3, #0]
 8008534:	68fb      	ldr	r3, [r7, #12]
 8008536:	681b      	ldr	r3, [r3, #0]
 8008538:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800853c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800853e:	68fb      	ldr	r3, [r7, #12]
 8008540:	68db      	ldr	r3, [r3, #12]
 8008542:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008546:	d17e      	bne.n	8008646 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008548:	68fb      	ldr	r3, [r7, #12]
 800854a:	685b      	ldr	r3, [r3, #4]
 800854c:	2b00      	cmp	r3, #0
 800854e:	d002      	beq.n	8008556 <HAL_SPI_TransmitReceive+0xf6>
 8008550:	8afb      	ldrh	r3, [r7, #22]
 8008552:	2b01      	cmp	r3, #1
 8008554:	d16c      	bne.n	8008630 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8008556:	68fb      	ldr	r3, [r7, #12]
 8008558:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800855a:	881a      	ldrh	r2, [r3, #0]
 800855c:	68fb      	ldr	r3, [r7, #12]
 800855e:	681b      	ldr	r3, [r3, #0]
 8008560:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8008562:	68fb      	ldr	r3, [r7, #12]
 8008564:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008566:	1c9a      	adds	r2, r3, #2
 8008568:	68fb      	ldr	r3, [r7, #12]
 800856a:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800856c:	68fb      	ldr	r3, [r7, #12]
 800856e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008570:	b29b      	uxth	r3, r3
 8008572:	3b01      	subs	r3, #1
 8008574:	b29a      	uxth	r2, r3
 8008576:	68fb      	ldr	r3, [r7, #12]
 8008578:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800857a:	e059      	b.n	8008630 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800857c:	68fb      	ldr	r3, [r7, #12]
 800857e:	681b      	ldr	r3, [r3, #0]
 8008580:	689b      	ldr	r3, [r3, #8]
 8008582:	f003 0302 	and.w	r3, r3, #2
 8008586:	2b02      	cmp	r3, #2
 8008588:	d11b      	bne.n	80085c2 <HAL_SPI_TransmitReceive+0x162>
 800858a:	68fb      	ldr	r3, [r7, #12]
 800858c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800858e:	b29b      	uxth	r3, r3
 8008590:	2b00      	cmp	r3, #0
 8008592:	d016      	beq.n	80085c2 <HAL_SPI_TransmitReceive+0x162>
 8008594:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008596:	2b01      	cmp	r3, #1
 8008598:	d113      	bne.n	80085c2 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800859a:	68fb      	ldr	r3, [r7, #12]
 800859c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800859e:	881a      	ldrh	r2, [r3, #0]
 80085a0:	68fb      	ldr	r3, [r7, #12]
 80085a2:	681b      	ldr	r3, [r3, #0]
 80085a4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80085a6:	68fb      	ldr	r3, [r7, #12]
 80085a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80085aa:	1c9a      	adds	r2, r3, #2
 80085ac:	68fb      	ldr	r3, [r7, #12]
 80085ae:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80085b0:	68fb      	ldr	r3, [r7, #12]
 80085b2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80085b4:	b29b      	uxth	r3, r3
 80085b6:	3b01      	subs	r3, #1
 80085b8:	b29a      	uxth	r2, r3
 80085ba:	68fb      	ldr	r3, [r7, #12]
 80085bc:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80085be:	2300      	movs	r3, #0
 80085c0:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80085c2:	68fb      	ldr	r3, [r7, #12]
 80085c4:	681b      	ldr	r3, [r3, #0]
 80085c6:	689b      	ldr	r3, [r3, #8]
 80085c8:	f003 0301 	and.w	r3, r3, #1
 80085cc:	2b01      	cmp	r3, #1
 80085ce:	d119      	bne.n	8008604 <HAL_SPI_TransmitReceive+0x1a4>
 80085d0:	68fb      	ldr	r3, [r7, #12]
 80085d2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80085d4:	b29b      	uxth	r3, r3
 80085d6:	2b00      	cmp	r3, #0
 80085d8:	d014      	beq.n	8008604 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80085da:	68fb      	ldr	r3, [r7, #12]
 80085dc:	681b      	ldr	r3, [r3, #0]
 80085de:	68da      	ldr	r2, [r3, #12]
 80085e0:	68fb      	ldr	r3, [r7, #12]
 80085e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80085e4:	b292      	uxth	r2, r2
 80085e6:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80085e8:	68fb      	ldr	r3, [r7, #12]
 80085ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80085ec:	1c9a      	adds	r2, r3, #2
 80085ee:	68fb      	ldr	r3, [r7, #12]
 80085f0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80085f2:	68fb      	ldr	r3, [r7, #12]
 80085f4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80085f6:	b29b      	uxth	r3, r3
 80085f8:	3b01      	subs	r3, #1
 80085fa:	b29a      	uxth	r2, r3
 80085fc:	68fb      	ldr	r3, [r7, #12]
 80085fe:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8008600:	2301      	movs	r3, #1
 8008602:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8008604:	f7fc f904 	bl	8004810 <HAL_GetTick>
 8008608:	4602      	mov	r2, r0
 800860a:	6a3b      	ldr	r3, [r7, #32]
 800860c:	1ad3      	subs	r3, r2, r3
 800860e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008610:	429a      	cmp	r2, r3
 8008612:	d80d      	bhi.n	8008630 <HAL_SPI_TransmitReceive+0x1d0>
 8008614:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008616:	f1b3 3fff 	cmp.w	r3, #4294967295
 800861a:	d009      	beq.n	8008630 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800861c:	68fb      	ldr	r3, [r7, #12]
 800861e:	2201      	movs	r2, #1
 8008620:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8008624:	68fb      	ldr	r3, [r7, #12]
 8008626:	2200      	movs	r2, #0
 8008628:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 800862c:	2303      	movs	r3, #3
 800862e:	e0bc      	b.n	80087aa <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008630:	68fb      	ldr	r3, [r7, #12]
 8008632:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008634:	b29b      	uxth	r3, r3
 8008636:	2b00      	cmp	r3, #0
 8008638:	d1a0      	bne.n	800857c <HAL_SPI_TransmitReceive+0x11c>
 800863a:	68fb      	ldr	r3, [r7, #12]
 800863c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800863e:	b29b      	uxth	r3, r3
 8008640:	2b00      	cmp	r3, #0
 8008642:	d19b      	bne.n	800857c <HAL_SPI_TransmitReceive+0x11c>
 8008644:	e082      	b.n	800874c <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008646:	68fb      	ldr	r3, [r7, #12]
 8008648:	685b      	ldr	r3, [r3, #4]
 800864a:	2b00      	cmp	r3, #0
 800864c:	d002      	beq.n	8008654 <HAL_SPI_TransmitReceive+0x1f4>
 800864e:	8afb      	ldrh	r3, [r7, #22]
 8008650:	2b01      	cmp	r3, #1
 8008652:	d171      	bne.n	8008738 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8008654:	68fb      	ldr	r3, [r7, #12]
 8008656:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008658:	68fb      	ldr	r3, [r7, #12]
 800865a:	681b      	ldr	r3, [r3, #0]
 800865c:	330c      	adds	r3, #12
 800865e:	7812      	ldrb	r2, [r2, #0]
 8008660:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8008662:	68fb      	ldr	r3, [r7, #12]
 8008664:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008666:	1c5a      	adds	r2, r3, #1
 8008668:	68fb      	ldr	r3, [r7, #12]
 800866a:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800866c:	68fb      	ldr	r3, [r7, #12]
 800866e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008670:	b29b      	uxth	r3, r3
 8008672:	3b01      	subs	r3, #1
 8008674:	b29a      	uxth	r2, r3
 8008676:	68fb      	ldr	r3, [r7, #12]
 8008678:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800867a:	e05d      	b.n	8008738 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800867c:	68fb      	ldr	r3, [r7, #12]
 800867e:	681b      	ldr	r3, [r3, #0]
 8008680:	689b      	ldr	r3, [r3, #8]
 8008682:	f003 0302 	and.w	r3, r3, #2
 8008686:	2b02      	cmp	r3, #2
 8008688:	d11c      	bne.n	80086c4 <HAL_SPI_TransmitReceive+0x264>
 800868a:	68fb      	ldr	r3, [r7, #12]
 800868c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800868e:	b29b      	uxth	r3, r3
 8008690:	2b00      	cmp	r3, #0
 8008692:	d017      	beq.n	80086c4 <HAL_SPI_TransmitReceive+0x264>
 8008694:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008696:	2b01      	cmp	r3, #1
 8008698:	d114      	bne.n	80086c4 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800869a:	68fb      	ldr	r3, [r7, #12]
 800869c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800869e:	68fb      	ldr	r3, [r7, #12]
 80086a0:	681b      	ldr	r3, [r3, #0]
 80086a2:	330c      	adds	r3, #12
 80086a4:	7812      	ldrb	r2, [r2, #0]
 80086a6:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80086a8:	68fb      	ldr	r3, [r7, #12]
 80086aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80086ac:	1c5a      	adds	r2, r3, #1
 80086ae:	68fb      	ldr	r3, [r7, #12]
 80086b0:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80086b2:	68fb      	ldr	r3, [r7, #12]
 80086b4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80086b6:	b29b      	uxth	r3, r3
 80086b8:	3b01      	subs	r3, #1
 80086ba:	b29a      	uxth	r2, r3
 80086bc:	68fb      	ldr	r3, [r7, #12]
 80086be:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80086c0:	2300      	movs	r3, #0
 80086c2:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80086c4:	68fb      	ldr	r3, [r7, #12]
 80086c6:	681b      	ldr	r3, [r3, #0]
 80086c8:	689b      	ldr	r3, [r3, #8]
 80086ca:	f003 0301 	and.w	r3, r3, #1
 80086ce:	2b01      	cmp	r3, #1
 80086d0:	d119      	bne.n	8008706 <HAL_SPI_TransmitReceive+0x2a6>
 80086d2:	68fb      	ldr	r3, [r7, #12]
 80086d4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80086d6:	b29b      	uxth	r3, r3
 80086d8:	2b00      	cmp	r3, #0
 80086da:	d014      	beq.n	8008706 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80086dc:	68fb      	ldr	r3, [r7, #12]
 80086de:	681b      	ldr	r3, [r3, #0]
 80086e0:	68da      	ldr	r2, [r3, #12]
 80086e2:	68fb      	ldr	r3, [r7, #12]
 80086e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80086e6:	b2d2      	uxtb	r2, r2
 80086e8:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80086ea:	68fb      	ldr	r3, [r7, #12]
 80086ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80086ee:	1c5a      	adds	r2, r3, #1
 80086f0:	68fb      	ldr	r3, [r7, #12]
 80086f2:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80086f4:	68fb      	ldr	r3, [r7, #12]
 80086f6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80086f8:	b29b      	uxth	r3, r3
 80086fa:	3b01      	subs	r3, #1
 80086fc:	b29a      	uxth	r2, r3
 80086fe:	68fb      	ldr	r3, [r7, #12]
 8008700:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8008702:	2301      	movs	r3, #1
 8008704:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8008706:	f7fc f883 	bl	8004810 <HAL_GetTick>
 800870a:	4602      	mov	r2, r0
 800870c:	6a3b      	ldr	r3, [r7, #32]
 800870e:	1ad3      	subs	r3, r2, r3
 8008710:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008712:	429a      	cmp	r2, r3
 8008714:	d803      	bhi.n	800871e <HAL_SPI_TransmitReceive+0x2be>
 8008716:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008718:	f1b3 3fff 	cmp.w	r3, #4294967295
 800871c:	d102      	bne.n	8008724 <HAL_SPI_TransmitReceive+0x2c4>
 800871e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008720:	2b00      	cmp	r3, #0
 8008722:	d109      	bne.n	8008738 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8008724:	68fb      	ldr	r3, [r7, #12]
 8008726:	2201      	movs	r2, #1
 8008728:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 800872c:	68fb      	ldr	r3, [r7, #12]
 800872e:	2200      	movs	r2, #0
 8008730:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8008734:	2303      	movs	r3, #3
 8008736:	e038      	b.n	80087aa <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008738:	68fb      	ldr	r3, [r7, #12]
 800873a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800873c:	b29b      	uxth	r3, r3
 800873e:	2b00      	cmp	r3, #0
 8008740:	d19c      	bne.n	800867c <HAL_SPI_TransmitReceive+0x21c>
 8008742:	68fb      	ldr	r3, [r7, #12]
 8008744:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008746:	b29b      	uxth	r3, r3
 8008748:	2b00      	cmp	r3, #0
 800874a:	d197      	bne.n	800867c <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800874c:	6a3a      	ldr	r2, [r7, #32]
 800874e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8008750:	68f8      	ldr	r0, [r7, #12]
 8008752:	f000 f91d 	bl	8008990 <SPI_EndRxTxTransaction>
 8008756:	4603      	mov	r3, r0
 8008758:	2b00      	cmp	r3, #0
 800875a:	d008      	beq.n	800876e <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800875c:	68fb      	ldr	r3, [r7, #12]
 800875e:	2220      	movs	r2, #32
 8008760:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8008762:	68fb      	ldr	r3, [r7, #12]
 8008764:	2200      	movs	r2, #0
 8008766:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 800876a:	2301      	movs	r3, #1
 800876c:	e01d      	b.n	80087aa <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800876e:	68fb      	ldr	r3, [r7, #12]
 8008770:	689b      	ldr	r3, [r3, #8]
 8008772:	2b00      	cmp	r3, #0
 8008774:	d10a      	bne.n	800878c <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008776:	2300      	movs	r3, #0
 8008778:	613b      	str	r3, [r7, #16]
 800877a:	68fb      	ldr	r3, [r7, #12]
 800877c:	681b      	ldr	r3, [r3, #0]
 800877e:	68db      	ldr	r3, [r3, #12]
 8008780:	613b      	str	r3, [r7, #16]
 8008782:	68fb      	ldr	r3, [r7, #12]
 8008784:	681b      	ldr	r3, [r3, #0]
 8008786:	689b      	ldr	r3, [r3, #8]
 8008788:	613b      	str	r3, [r7, #16]
 800878a:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 800878c:	68fb      	ldr	r3, [r7, #12]
 800878e:	2201      	movs	r2, #1
 8008790:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8008794:	68fb      	ldr	r3, [r7, #12]
 8008796:	2200      	movs	r2, #0
 8008798:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800879c:	68fb      	ldr	r3, [r7, #12]
 800879e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80087a0:	2b00      	cmp	r3, #0
 80087a2:	d001      	beq.n	80087a8 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 80087a4:	2301      	movs	r3, #1
 80087a6:	e000      	b.n	80087aa <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 80087a8:	2300      	movs	r3, #0
  }
}
 80087aa:	4618      	mov	r0, r3
 80087ac:	3728      	adds	r7, #40	@ 0x28
 80087ae:	46bd      	mov	sp, r7
 80087b0:	bd80      	pop	{r7, pc}
	...

080087b4 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80087b4:	b580      	push	{r7, lr}
 80087b6:	b088      	sub	sp, #32
 80087b8:	af00      	add	r7, sp, #0
 80087ba:	60f8      	str	r0, [r7, #12]
 80087bc:	60b9      	str	r1, [r7, #8]
 80087be:	603b      	str	r3, [r7, #0]
 80087c0:	4613      	mov	r3, r2
 80087c2:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80087c4:	f7fc f824 	bl	8004810 <HAL_GetTick>
 80087c8:	4602      	mov	r2, r0
 80087ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80087cc:	1a9b      	subs	r3, r3, r2
 80087ce:	683a      	ldr	r2, [r7, #0]
 80087d0:	4413      	add	r3, r2
 80087d2:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80087d4:	f7fc f81c 	bl	8004810 <HAL_GetTick>
 80087d8:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80087da:	4b39      	ldr	r3, [pc, #228]	@ (80088c0 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80087dc:	681b      	ldr	r3, [r3, #0]
 80087de:	015b      	lsls	r3, r3, #5
 80087e0:	0d1b      	lsrs	r3, r3, #20
 80087e2:	69fa      	ldr	r2, [r7, #28]
 80087e4:	fb02 f303 	mul.w	r3, r2, r3
 80087e8:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80087ea:	e055      	b.n	8008898 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 80087ec:	683b      	ldr	r3, [r7, #0]
 80087ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80087f2:	d051      	beq.n	8008898 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80087f4:	f7fc f80c 	bl	8004810 <HAL_GetTick>
 80087f8:	4602      	mov	r2, r0
 80087fa:	69bb      	ldr	r3, [r7, #24]
 80087fc:	1ad3      	subs	r3, r2, r3
 80087fe:	69fa      	ldr	r2, [r7, #28]
 8008800:	429a      	cmp	r2, r3
 8008802:	d902      	bls.n	800880a <SPI_WaitFlagStateUntilTimeout+0x56>
 8008804:	69fb      	ldr	r3, [r7, #28]
 8008806:	2b00      	cmp	r3, #0
 8008808:	d13d      	bne.n	8008886 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800880a:	68fb      	ldr	r3, [r7, #12]
 800880c:	681b      	ldr	r3, [r3, #0]
 800880e:	685a      	ldr	r2, [r3, #4]
 8008810:	68fb      	ldr	r3, [r7, #12]
 8008812:	681b      	ldr	r3, [r3, #0]
 8008814:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8008818:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800881a:	68fb      	ldr	r3, [r7, #12]
 800881c:	685b      	ldr	r3, [r3, #4]
 800881e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008822:	d111      	bne.n	8008848 <SPI_WaitFlagStateUntilTimeout+0x94>
 8008824:	68fb      	ldr	r3, [r7, #12]
 8008826:	689b      	ldr	r3, [r3, #8]
 8008828:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800882c:	d004      	beq.n	8008838 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800882e:	68fb      	ldr	r3, [r7, #12]
 8008830:	689b      	ldr	r3, [r3, #8]
 8008832:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008836:	d107      	bne.n	8008848 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8008838:	68fb      	ldr	r3, [r7, #12]
 800883a:	681b      	ldr	r3, [r3, #0]
 800883c:	681a      	ldr	r2, [r3, #0]
 800883e:	68fb      	ldr	r3, [r7, #12]
 8008840:	681b      	ldr	r3, [r3, #0]
 8008842:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008846:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8008848:	68fb      	ldr	r3, [r7, #12]
 800884a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800884c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008850:	d10f      	bne.n	8008872 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8008852:	68fb      	ldr	r3, [r7, #12]
 8008854:	681b      	ldr	r3, [r3, #0]
 8008856:	681a      	ldr	r2, [r3, #0]
 8008858:	68fb      	ldr	r3, [r7, #12]
 800885a:	681b      	ldr	r3, [r3, #0]
 800885c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8008860:	601a      	str	r2, [r3, #0]
 8008862:	68fb      	ldr	r3, [r7, #12]
 8008864:	681b      	ldr	r3, [r3, #0]
 8008866:	681a      	ldr	r2, [r3, #0]
 8008868:	68fb      	ldr	r3, [r7, #12]
 800886a:	681b      	ldr	r3, [r3, #0]
 800886c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8008870:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8008872:	68fb      	ldr	r3, [r7, #12]
 8008874:	2201      	movs	r2, #1
 8008876:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800887a:	68fb      	ldr	r3, [r7, #12]
 800887c:	2200      	movs	r2, #0
 800887e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8008882:	2303      	movs	r3, #3
 8008884:	e018      	b.n	80088b8 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8008886:	697b      	ldr	r3, [r7, #20]
 8008888:	2b00      	cmp	r3, #0
 800888a:	d102      	bne.n	8008892 <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 800888c:	2300      	movs	r3, #0
 800888e:	61fb      	str	r3, [r7, #28]
 8008890:	e002      	b.n	8008898 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 8008892:	697b      	ldr	r3, [r7, #20]
 8008894:	3b01      	subs	r3, #1
 8008896:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8008898:	68fb      	ldr	r3, [r7, #12]
 800889a:	681b      	ldr	r3, [r3, #0]
 800889c:	689a      	ldr	r2, [r3, #8]
 800889e:	68bb      	ldr	r3, [r7, #8]
 80088a0:	4013      	ands	r3, r2
 80088a2:	68ba      	ldr	r2, [r7, #8]
 80088a4:	429a      	cmp	r2, r3
 80088a6:	bf0c      	ite	eq
 80088a8:	2301      	moveq	r3, #1
 80088aa:	2300      	movne	r3, #0
 80088ac:	b2db      	uxtb	r3, r3
 80088ae:	461a      	mov	r2, r3
 80088b0:	79fb      	ldrb	r3, [r7, #7]
 80088b2:	429a      	cmp	r2, r3
 80088b4:	d19a      	bne.n	80087ec <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 80088b6:	2300      	movs	r3, #0
}
 80088b8:	4618      	mov	r0, r3
 80088ba:	3720      	adds	r7, #32
 80088bc:	46bd      	mov	sp, r7
 80088be:	bd80      	pop	{r7, pc}
 80088c0:	20000014 	.word	0x20000014

080088c4 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80088c4:	b580      	push	{r7, lr}
 80088c6:	b086      	sub	sp, #24
 80088c8:	af02      	add	r7, sp, #8
 80088ca:	60f8      	str	r0, [r7, #12]
 80088cc:	60b9      	str	r1, [r7, #8]
 80088ce:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80088d0:	68fb      	ldr	r3, [r7, #12]
 80088d2:	685b      	ldr	r3, [r3, #4]
 80088d4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80088d8:	d111      	bne.n	80088fe <SPI_EndRxTransaction+0x3a>
 80088da:	68fb      	ldr	r3, [r7, #12]
 80088dc:	689b      	ldr	r3, [r3, #8]
 80088de:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80088e2:	d004      	beq.n	80088ee <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80088e4:	68fb      	ldr	r3, [r7, #12]
 80088e6:	689b      	ldr	r3, [r3, #8]
 80088e8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80088ec:	d107      	bne.n	80088fe <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80088ee:	68fb      	ldr	r3, [r7, #12]
 80088f0:	681b      	ldr	r3, [r3, #0]
 80088f2:	681a      	ldr	r2, [r3, #0]
 80088f4:	68fb      	ldr	r3, [r7, #12]
 80088f6:	681b      	ldr	r3, [r3, #0]
 80088f8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80088fc:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80088fe:	68fb      	ldr	r3, [r7, #12]
 8008900:	685b      	ldr	r3, [r3, #4]
 8008902:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008906:	d12a      	bne.n	800895e <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8008908:	68fb      	ldr	r3, [r7, #12]
 800890a:	689b      	ldr	r3, [r3, #8]
 800890c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008910:	d012      	beq.n	8008938 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8008912:	687b      	ldr	r3, [r7, #4]
 8008914:	9300      	str	r3, [sp, #0]
 8008916:	68bb      	ldr	r3, [r7, #8]
 8008918:	2200      	movs	r2, #0
 800891a:	2180      	movs	r1, #128	@ 0x80
 800891c:	68f8      	ldr	r0, [r7, #12]
 800891e:	f7ff ff49 	bl	80087b4 <SPI_WaitFlagStateUntilTimeout>
 8008922:	4603      	mov	r3, r0
 8008924:	2b00      	cmp	r3, #0
 8008926:	d02d      	beq.n	8008984 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008928:	68fb      	ldr	r3, [r7, #12]
 800892a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800892c:	f043 0220 	orr.w	r2, r3, #32
 8008930:	68fb      	ldr	r3, [r7, #12]
 8008932:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8008934:	2303      	movs	r3, #3
 8008936:	e026      	b.n	8008986 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	9300      	str	r3, [sp, #0]
 800893c:	68bb      	ldr	r3, [r7, #8]
 800893e:	2200      	movs	r2, #0
 8008940:	2101      	movs	r1, #1
 8008942:	68f8      	ldr	r0, [r7, #12]
 8008944:	f7ff ff36 	bl	80087b4 <SPI_WaitFlagStateUntilTimeout>
 8008948:	4603      	mov	r3, r0
 800894a:	2b00      	cmp	r3, #0
 800894c:	d01a      	beq.n	8008984 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800894e:	68fb      	ldr	r3, [r7, #12]
 8008950:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008952:	f043 0220 	orr.w	r2, r3, #32
 8008956:	68fb      	ldr	r3, [r7, #12]
 8008958:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 800895a:	2303      	movs	r3, #3
 800895c:	e013      	b.n	8008986 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800895e:	687b      	ldr	r3, [r7, #4]
 8008960:	9300      	str	r3, [sp, #0]
 8008962:	68bb      	ldr	r3, [r7, #8]
 8008964:	2200      	movs	r2, #0
 8008966:	2101      	movs	r1, #1
 8008968:	68f8      	ldr	r0, [r7, #12]
 800896a:	f7ff ff23 	bl	80087b4 <SPI_WaitFlagStateUntilTimeout>
 800896e:	4603      	mov	r3, r0
 8008970:	2b00      	cmp	r3, #0
 8008972:	d007      	beq.n	8008984 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008974:	68fb      	ldr	r3, [r7, #12]
 8008976:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008978:	f043 0220 	orr.w	r2, r3, #32
 800897c:	68fb      	ldr	r3, [r7, #12]
 800897e:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8008980:	2303      	movs	r3, #3
 8008982:	e000      	b.n	8008986 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8008984:	2300      	movs	r3, #0
}
 8008986:	4618      	mov	r0, r3
 8008988:	3710      	adds	r7, #16
 800898a:	46bd      	mov	sp, r7
 800898c:	bd80      	pop	{r7, pc}
	...

08008990 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8008990:	b580      	push	{r7, lr}
 8008992:	b088      	sub	sp, #32
 8008994:	af02      	add	r7, sp, #8
 8008996:	60f8      	str	r0, [r7, #12]
 8008998:	60b9      	str	r1, [r7, #8]
 800899a:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 800899c:	687b      	ldr	r3, [r7, #4]
 800899e:	9300      	str	r3, [sp, #0]
 80089a0:	68bb      	ldr	r3, [r7, #8]
 80089a2:	2201      	movs	r2, #1
 80089a4:	2102      	movs	r1, #2
 80089a6:	68f8      	ldr	r0, [r7, #12]
 80089a8:	f7ff ff04 	bl	80087b4 <SPI_WaitFlagStateUntilTimeout>
 80089ac:	4603      	mov	r3, r0
 80089ae:	2b00      	cmp	r3, #0
 80089b0:	d007      	beq.n	80089c2 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80089b2:	68fb      	ldr	r3, [r7, #12]
 80089b4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80089b6:	f043 0220 	orr.w	r2, r3, #32
 80089ba:	68fb      	ldr	r3, [r7, #12]
 80089bc:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 80089be:	2303      	movs	r3, #3
 80089c0:	e032      	b.n	8008a28 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80089c2:	4b1b      	ldr	r3, [pc, #108]	@ (8008a30 <SPI_EndRxTxTransaction+0xa0>)
 80089c4:	681b      	ldr	r3, [r3, #0]
 80089c6:	4a1b      	ldr	r2, [pc, #108]	@ (8008a34 <SPI_EndRxTxTransaction+0xa4>)
 80089c8:	fba2 2303 	umull	r2, r3, r2, r3
 80089cc:	0d5b      	lsrs	r3, r3, #21
 80089ce:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80089d2:	fb02 f303 	mul.w	r3, r2, r3
 80089d6:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80089d8:	68fb      	ldr	r3, [r7, #12]
 80089da:	685b      	ldr	r3, [r3, #4]
 80089dc:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80089e0:	d112      	bne.n	8008a08 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80089e2:	687b      	ldr	r3, [r7, #4]
 80089e4:	9300      	str	r3, [sp, #0]
 80089e6:	68bb      	ldr	r3, [r7, #8]
 80089e8:	2200      	movs	r2, #0
 80089ea:	2180      	movs	r1, #128	@ 0x80
 80089ec:	68f8      	ldr	r0, [r7, #12]
 80089ee:	f7ff fee1 	bl	80087b4 <SPI_WaitFlagStateUntilTimeout>
 80089f2:	4603      	mov	r3, r0
 80089f4:	2b00      	cmp	r3, #0
 80089f6:	d016      	beq.n	8008a26 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80089f8:	68fb      	ldr	r3, [r7, #12]
 80089fa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80089fc:	f043 0220 	orr.w	r2, r3, #32
 8008a00:	68fb      	ldr	r3, [r7, #12]
 8008a02:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8008a04:	2303      	movs	r3, #3
 8008a06:	e00f      	b.n	8008a28 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8008a08:	697b      	ldr	r3, [r7, #20]
 8008a0a:	2b00      	cmp	r3, #0
 8008a0c:	d00a      	beq.n	8008a24 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8008a0e:	697b      	ldr	r3, [r7, #20]
 8008a10:	3b01      	subs	r3, #1
 8008a12:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8008a14:	68fb      	ldr	r3, [r7, #12]
 8008a16:	681b      	ldr	r3, [r3, #0]
 8008a18:	689b      	ldr	r3, [r3, #8]
 8008a1a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008a1e:	2b80      	cmp	r3, #128	@ 0x80
 8008a20:	d0f2      	beq.n	8008a08 <SPI_EndRxTxTransaction+0x78>
 8008a22:	e000      	b.n	8008a26 <SPI_EndRxTxTransaction+0x96>
        break;
 8008a24:	bf00      	nop
  }

  return HAL_OK;
 8008a26:	2300      	movs	r3, #0
}
 8008a28:	4618      	mov	r0, r3
 8008a2a:	3718      	adds	r7, #24
 8008a2c:	46bd      	mov	sp, r7
 8008a2e:	bd80      	pop	{r7, pc}
 8008a30:	20000014 	.word	0x20000014
 8008a34:	165e9f81 	.word	0x165e9f81

08008a38 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008a38:	b580      	push	{r7, lr}
 8008a3a:	b082      	sub	sp, #8
 8008a3c:	af00      	add	r7, sp, #0
 8008a3e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	2b00      	cmp	r3, #0
 8008a44:	d101      	bne.n	8008a4a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8008a46:	2301      	movs	r3, #1
 8008a48:	e041      	b.n	8008ace <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008a4a:	687b      	ldr	r3, [r7, #4]
 8008a4c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008a50:	b2db      	uxtb	r3, r3
 8008a52:	2b00      	cmp	r3, #0
 8008a54:	d106      	bne.n	8008a64 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008a56:	687b      	ldr	r3, [r7, #4]
 8008a58:	2200      	movs	r2, #0
 8008a5a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8008a5e:	6878      	ldr	r0, [r7, #4]
 8008a60:	f7fa fede 	bl	8003820 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008a64:	687b      	ldr	r3, [r7, #4]
 8008a66:	2202      	movs	r2, #2
 8008a68:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008a6c:	687b      	ldr	r3, [r7, #4]
 8008a6e:	681a      	ldr	r2, [r3, #0]
 8008a70:	687b      	ldr	r3, [r7, #4]
 8008a72:	3304      	adds	r3, #4
 8008a74:	4619      	mov	r1, r3
 8008a76:	4610      	mov	r0, r2
 8008a78:	f000 fa10 	bl	8008e9c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	2201      	movs	r2, #1
 8008a80:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008a84:	687b      	ldr	r3, [r7, #4]
 8008a86:	2201      	movs	r2, #1
 8008a88:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008a8c:	687b      	ldr	r3, [r7, #4]
 8008a8e:	2201      	movs	r2, #1
 8008a90:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	2201      	movs	r2, #1
 8008a98:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008a9c:	687b      	ldr	r3, [r7, #4]
 8008a9e:	2201      	movs	r2, #1
 8008aa0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	2201      	movs	r2, #1
 8008aa8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	2201      	movs	r2, #1
 8008ab0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8008ab4:	687b      	ldr	r3, [r7, #4]
 8008ab6:	2201      	movs	r2, #1
 8008ab8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008abc:	687b      	ldr	r3, [r7, #4]
 8008abe:	2201      	movs	r2, #1
 8008ac0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008ac4:	687b      	ldr	r3, [r7, #4]
 8008ac6:	2201      	movs	r2, #1
 8008ac8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8008acc:	2300      	movs	r3, #0
}
 8008ace:	4618      	mov	r0, r3
 8008ad0:	3708      	adds	r7, #8
 8008ad2:	46bd      	mov	sp, r7
 8008ad4:	bd80      	pop	{r7, pc}

08008ad6 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8008ad6:	b580      	push	{r7, lr}
 8008ad8:	b082      	sub	sp, #8
 8008ada:	af00      	add	r7, sp, #0
 8008adc:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008ade:	687b      	ldr	r3, [r7, #4]
 8008ae0:	2b00      	cmp	r3, #0
 8008ae2:	d101      	bne.n	8008ae8 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8008ae4:	2301      	movs	r3, #1
 8008ae6:	e041      	b.n	8008b6c <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008ae8:	687b      	ldr	r3, [r7, #4]
 8008aea:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008aee:	b2db      	uxtb	r3, r3
 8008af0:	2b00      	cmp	r3, #0
 8008af2:	d106      	bne.n	8008b02 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008af4:	687b      	ldr	r3, [r7, #4]
 8008af6:	2200      	movs	r2, #0
 8008af8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8008afc:	6878      	ldr	r0, [r7, #4]
 8008afe:	f000 f839 	bl	8008b74 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008b02:	687b      	ldr	r3, [r7, #4]
 8008b04:	2202      	movs	r2, #2
 8008b06:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008b0a:	687b      	ldr	r3, [r7, #4]
 8008b0c:	681a      	ldr	r2, [r3, #0]
 8008b0e:	687b      	ldr	r3, [r7, #4]
 8008b10:	3304      	adds	r3, #4
 8008b12:	4619      	mov	r1, r3
 8008b14:	4610      	mov	r0, r2
 8008b16:	f000 f9c1 	bl	8008e9c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	2201      	movs	r2, #1
 8008b1e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008b22:	687b      	ldr	r3, [r7, #4]
 8008b24:	2201      	movs	r2, #1
 8008b26:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008b2a:	687b      	ldr	r3, [r7, #4]
 8008b2c:	2201      	movs	r2, #1
 8008b2e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008b32:	687b      	ldr	r3, [r7, #4]
 8008b34:	2201      	movs	r2, #1
 8008b36:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008b3a:	687b      	ldr	r3, [r7, #4]
 8008b3c:	2201      	movs	r2, #1
 8008b3e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008b42:	687b      	ldr	r3, [r7, #4]
 8008b44:	2201      	movs	r2, #1
 8008b46:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008b4a:	687b      	ldr	r3, [r7, #4]
 8008b4c:	2201      	movs	r2, #1
 8008b4e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8008b52:	687b      	ldr	r3, [r7, #4]
 8008b54:	2201      	movs	r2, #1
 8008b56:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008b5a:	687b      	ldr	r3, [r7, #4]
 8008b5c:	2201      	movs	r2, #1
 8008b5e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008b62:	687b      	ldr	r3, [r7, #4]
 8008b64:	2201      	movs	r2, #1
 8008b66:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8008b6a:	2300      	movs	r3, #0
}
 8008b6c:	4618      	mov	r0, r3
 8008b6e:	3708      	adds	r7, #8
 8008b70:	46bd      	mov	sp, r7
 8008b72:	bd80      	pop	{r7, pc}

08008b74 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8008b74:	b480      	push	{r7}
 8008b76:	b083      	sub	sp, #12
 8008b78:	af00      	add	r7, sp, #0
 8008b7a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8008b7c:	bf00      	nop
 8008b7e:	370c      	adds	r7, #12
 8008b80:	46bd      	mov	sp, r7
 8008b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b86:	4770      	bx	lr

08008b88 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8008b88:	b580      	push	{r7, lr}
 8008b8a:	b086      	sub	sp, #24
 8008b8c:	af00      	add	r7, sp, #0
 8008b8e:	60f8      	str	r0, [r7, #12]
 8008b90:	60b9      	str	r1, [r7, #8]
 8008b92:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008b94:	2300      	movs	r3, #0
 8008b96:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8008b98:	68fb      	ldr	r3, [r7, #12]
 8008b9a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008b9e:	2b01      	cmp	r3, #1
 8008ba0:	d101      	bne.n	8008ba6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8008ba2:	2302      	movs	r3, #2
 8008ba4:	e0ae      	b.n	8008d04 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8008ba6:	68fb      	ldr	r3, [r7, #12]
 8008ba8:	2201      	movs	r2, #1
 8008baa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8008bae:	687b      	ldr	r3, [r7, #4]
 8008bb0:	2b0c      	cmp	r3, #12
 8008bb2:	f200 809f 	bhi.w	8008cf4 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8008bb6:	a201      	add	r2, pc, #4	@ (adr r2, 8008bbc <HAL_TIM_PWM_ConfigChannel+0x34>)
 8008bb8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008bbc:	08008bf1 	.word	0x08008bf1
 8008bc0:	08008cf5 	.word	0x08008cf5
 8008bc4:	08008cf5 	.word	0x08008cf5
 8008bc8:	08008cf5 	.word	0x08008cf5
 8008bcc:	08008c31 	.word	0x08008c31
 8008bd0:	08008cf5 	.word	0x08008cf5
 8008bd4:	08008cf5 	.word	0x08008cf5
 8008bd8:	08008cf5 	.word	0x08008cf5
 8008bdc:	08008c73 	.word	0x08008c73
 8008be0:	08008cf5 	.word	0x08008cf5
 8008be4:	08008cf5 	.word	0x08008cf5
 8008be8:	08008cf5 	.word	0x08008cf5
 8008bec:	08008cb3 	.word	0x08008cb3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8008bf0:	68fb      	ldr	r3, [r7, #12]
 8008bf2:	681b      	ldr	r3, [r3, #0]
 8008bf4:	68b9      	ldr	r1, [r7, #8]
 8008bf6:	4618      	mov	r0, r3
 8008bf8:	f000 f9f6 	bl	8008fe8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8008bfc:	68fb      	ldr	r3, [r7, #12]
 8008bfe:	681b      	ldr	r3, [r3, #0]
 8008c00:	699a      	ldr	r2, [r3, #24]
 8008c02:	68fb      	ldr	r3, [r7, #12]
 8008c04:	681b      	ldr	r3, [r3, #0]
 8008c06:	f042 0208 	orr.w	r2, r2, #8
 8008c0a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8008c0c:	68fb      	ldr	r3, [r7, #12]
 8008c0e:	681b      	ldr	r3, [r3, #0]
 8008c10:	699a      	ldr	r2, [r3, #24]
 8008c12:	68fb      	ldr	r3, [r7, #12]
 8008c14:	681b      	ldr	r3, [r3, #0]
 8008c16:	f022 0204 	bic.w	r2, r2, #4
 8008c1a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8008c1c:	68fb      	ldr	r3, [r7, #12]
 8008c1e:	681b      	ldr	r3, [r3, #0]
 8008c20:	6999      	ldr	r1, [r3, #24]
 8008c22:	68bb      	ldr	r3, [r7, #8]
 8008c24:	691a      	ldr	r2, [r3, #16]
 8008c26:	68fb      	ldr	r3, [r7, #12]
 8008c28:	681b      	ldr	r3, [r3, #0]
 8008c2a:	430a      	orrs	r2, r1
 8008c2c:	619a      	str	r2, [r3, #24]
      break;
 8008c2e:	e064      	b.n	8008cfa <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8008c30:	68fb      	ldr	r3, [r7, #12]
 8008c32:	681b      	ldr	r3, [r3, #0]
 8008c34:	68b9      	ldr	r1, [r7, #8]
 8008c36:	4618      	mov	r0, r3
 8008c38:	f000 fa46 	bl	80090c8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8008c3c:	68fb      	ldr	r3, [r7, #12]
 8008c3e:	681b      	ldr	r3, [r3, #0]
 8008c40:	699a      	ldr	r2, [r3, #24]
 8008c42:	68fb      	ldr	r3, [r7, #12]
 8008c44:	681b      	ldr	r3, [r3, #0]
 8008c46:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008c4a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8008c4c:	68fb      	ldr	r3, [r7, #12]
 8008c4e:	681b      	ldr	r3, [r3, #0]
 8008c50:	699a      	ldr	r2, [r3, #24]
 8008c52:	68fb      	ldr	r3, [r7, #12]
 8008c54:	681b      	ldr	r3, [r3, #0]
 8008c56:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008c5a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8008c5c:	68fb      	ldr	r3, [r7, #12]
 8008c5e:	681b      	ldr	r3, [r3, #0]
 8008c60:	6999      	ldr	r1, [r3, #24]
 8008c62:	68bb      	ldr	r3, [r7, #8]
 8008c64:	691b      	ldr	r3, [r3, #16]
 8008c66:	021a      	lsls	r2, r3, #8
 8008c68:	68fb      	ldr	r3, [r7, #12]
 8008c6a:	681b      	ldr	r3, [r3, #0]
 8008c6c:	430a      	orrs	r2, r1
 8008c6e:	619a      	str	r2, [r3, #24]
      break;
 8008c70:	e043      	b.n	8008cfa <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8008c72:	68fb      	ldr	r3, [r7, #12]
 8008c74:	681b      	ldr	r3, [r3, #0]
 8008c76:	68b9      	ldr	r1, [r7, #8]
 8008c78:	4618      	mov	r0, r3
 8008c7a:	f000 fa9b 	bl	80091b4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8008c7e:	68fb      	ldr	r3, [r7, #12]
 8008c80:	681b      	ldr	r3, [r3, #0]
 8008c82:	69da      	ldr	r2, [r3, #28]
 8008c84:	68fb      	ldr	r3, [r7, #12]
 8008c86:	681b      	ldr	r3, [r3, #0]
 8008c88:	f042 0208 	orr.w	r2, r2, #8
 8008c8c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8008c8e:	68fb      	ldr	r3, [r7, #12]
 8008c90:	681b      	ldr	r3, [r3, #0]
 8008c92:	69da      	ldr	r2, [r3, #28]
 8008c94:	68fb      	ldr	r3, [r7, #12]
 8008c96:	681b      	ldr	r3, [r3, #0]
 8008c98:	f022 0204 	bic.w	r2, r2, #4
 8008c9c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8008c9e:	68fb      	ldr	r3, [r7, #12]
 8008ca0:	681b      	ldr	r3, [r3, #0]
 8008ca2:	69d9      	ldr	r1, [r3, #28]
 8008ca4:	68bb      	ldr	r3, [r7, #8]
 8008ca6:	691a      	ldr	r2, [r3, #16]
 8008ca8:	68fb      	ldr	r3, [r7, #12]
 8008caa:	681b      	ldr	r3, [r3, #0]
 8008cac:	430a      	orrs	r2, r1
 8008cae:	61da      	str	r2, [r3, #28]
      break;
 8008cb0:	e023      	b.n	8008cfa <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8008cb2:	68fb      	ldr	r3, [r7, #12]
 8008cb4:	681b      	ldr	r3, [r3, #0]
 8008cb6:	68b9      	ldr	r1, [r7, #8]
 8008cb8:	4618      	mov	r0, r3
 8008cba:	f000 faef 	bl	800929c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8008cbe:	68fb      	ldr	r3, [r7, #12]
 8008cc0:	681b      	ldr	r3, [r3, #0]
 8008cc2:	69da      	ldr	r2, [r3, #28]
 8008cc4:	68fb      	ldr	r3, [r7, #12]
 8008cc6:	681b      	ldr	r3, [r3, #0]
 8008cc8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008ccc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8008cce:	68fb      	ldr	r3, [r7, #12]
 8008cd0:	681b      	ldr	r3, [r3, #0]
 8008cd2:	69da      	ldr	r2, [r3, #28]
 8008cd4:	68fb      	ldr	r3, [r7, #12]
 8008cd6:	681b      	ldr	r3, [r3, #0]
 8008cd8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008cdc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8008cde:	68fb      	ldr	r3, [r7, #12]
 8008ce0:	681b      	ldr	r3, [r3, #0]
 8008ce2:	69d9      	ldr	r1, [r3, #28]
 8008ce4:	68bb      	ldr	r3, [r7, #8]
 8008ce6:	691b      	ldr	r3, [r3, #16]
 8008ce8:	021a      	lsls	r2, r3, #8
 8008cea:	68fb      	ldr	r3, [r7, #12]
 8008cec:	681b      	ldr	r3, [r3, #0]
 8008cee:	430a      	orrs	r2, r1
 8008cf0:	61da      	str	r2, [r3, #28]
      break;
 8008cf2:	e002      	b.n	8008cfa <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8008cf4:	2301      	movs	r3, #1
 8008cf6:	75fb      	strb	r3, [r7, #23]
      break;
 8008cf8:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8008cfa:	68fb      	ldr	r3, [r7, #12]
 8008cfc:	2200      	movs	r2, #0
 8008cfe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8008d02:	7dfb      	ldrb	r3, [r7, #23]
}
 8008d04:	4618      	mov	r0, r3
 8008d06:	3718      	adds	r7, #24
 8008d08:	46bd      	mov	sp, r7
 8008d0a:	bd80      	pop	{r7, pc}

08008d0c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8008d0c:	b580      	push	{r7, lr}
 8008d0e:	b084      	sub	sp, #16
 8008d10:	af00      	add	r7, sp, #0
 8008d12:	6078      	str	r0, [r7, #4]
 8008d14:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008d16:	2300      	movs	r3, #0
 8008d18:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8008d1a:	687b      	ldr	r3, [r7, #4]
 8008d1c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008d20:	2b01      	cmp	r3, #1
 8008d22:	d101      	bne.n	8008d28 <HAL_TIM_ConfigClockSource+0x1c>
 8008d24:	2302      	movs	r3, #2
 8008d26:	e0b4      	b.n	8008e92 <HAL_TIM_ConfigClockSource+0x186>
 8008d28:	687b      	ldr	r3, [r7, #4]
 8008d2a:	2201      	movs	r2, #1
 8008d2c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008d30:	687b      	ldr	r3, [r7, #4]
 8008d32:	2202      	movs	r2, #2
 8008d34:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8008d38:	687b      	ldr	r3, [r7, #4]
 8008d3a:	681b      	ldr	r3, [r3, #0]
 8008d3c:	689b      	ldr	r3, [r3, #8]
 8008d3e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8008d40:	68bb      	ldr	r3, [r7, #8]
 8008d42:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8008d46:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008d48:	68bb      	ldr	r3, [r7, #8]
 8008d4a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8008d4e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8008d50:	687b      	ldr	r3, [r7, #4]
 8008d52:	681b      	ldr	r3, [r3, #0]
 8008d54:	68ba      	ldr	r2, [r7, #8]
 8008d56:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8008d58:	683b      	ldr	r3, [r7, #0]
 8008d5a:	681b      	ldr	r3, [r3, #0]
 8008d5c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008d60:	d03e      	beq.n	8008de0 <HAL_TIM_ConfigClockSource+0xd4>
 8008d62:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008d66:	f200 8087 	bhi.w	8008e78 <HAL_TIM_ConfigClockSource+0x16c>
 8008d6a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008d6e:	f000 8086 	beq.w	8008e7e <HAL_TIM_ConfigClockSource+0x172>
 8008d72:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008d76:	d87f      	bhi.n	8008e78 <HAL_TIM_ConfigClockSource+0x16c>
 8008d78:	2b70      	cmp	r3, #112	@ 0x70
 8008d7a:	d01a      	beq.n	8008db2 <HAL_TIM_ConfigClockSource+0xa6>
 8008d7c:	2b70      	cmp	r3, #112	@ 0x70
 8008d7e:	d87b      	bhi.n	8008e78 <HAL_TIM_ConfigClockSource+0x16c>
 8008d80:	2b60      	cmp	r3, #96	@ 0x60
 8008d82:	d050      	beq.n	8008e26 <HAL_TIM_ConfigClockSource+0x11a>
 8008d84:	2b60      	cmp	r3, #96	@ 0x60
 8008d86:	d877      	bhi.n	8008e78 <HAL_TIM_ConfigClockSource+0x16c>
 8008d88:	2b50      	cmp	r3, #80	@ 0x50
 8008d8a:	d03c      	beq.n	8008e06 <HAL_TIM_ConfigClockSource+0xfa>
 8008d8c:	2b50      	cmp	r3, #80	@ 0x50
 8008d8e:	d873      	bhi.n	8008e78 <HAL_TIM_ConfigClockSource+0x16c>
 8008d90:	2b40      	cmp	r3, #64	@ 0x40
 8008d92:	d058      	beq.n	8008e46 <HAL_TIM_ConfigClockSource+0x13a>
 8008d94:	2b40      	cmp	r3, #64	@ 0x40
 8008d96:	d86f      	bhi.n	8008e78 <HAL_TIM_ConfigClockSource+0x16c>
 8008d98:	2b30      	cmp	r3, #48	@ 0x30
 8008d9a:	d064      	beq.n	8008e66 <HAL_TIM_ConfigClockSource+0x15a>
 8008d9c:	2b30      	cmp	r3, #48	@ 0x30
 8008d9e:	d86b      	bhi.n	8008e78 <HAL_TIM_ConfigClockSource+0x16c>
 8008da0:	2b20      	cmp	r3, #32
 8008da2:	d060      	beq.n	8008e66 <HAL_TIM_ConfigClockSource+0x15a>
 8008da4:	2b20      	cmp	r3, #32
 8008da6:	d867      	bhi.n	8008e78 <HAL_TIM_ConfigClockSource+0x16c>
 8008da8:	2b00      	cmp	r3, #0
 8008daa:	d05c      	beq.n	8008e66 <HAL_TIM_ConfigClockSource+0x15a>
 8008dac:	2b10      	cmp	r3, #16
 8008dae:	d05a      	beq.n	8008e66 <HAL_TIM_ConfigClockSource+0x15a>
 8008db0:	e062      	b.n	8008e78 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008db2:	687b      	ldr	r3, [r7, #4]
 8008db4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8008db6:	683b      	ldr	r3, [r7, #0]
 8008db8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8008dba:	683b      	ldr	r3, [r7, #0]
 8008dbc:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8008dbe:	683b      	ldr	r3, [r7, #0]
 8008dc0:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8008dc2:	f000 fb3b 	bl	800943c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8008dc6:	687b      	ldr	r3, [r7, #4]
 8008dc8:	681b      	ldr	r3, [r3, #0]
 8008dca:	689b      	ldr	r3, [r3, #8]
 8008dcc:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8008dce:	68bb      	ldr	r3, [r7, #8]
 8008dd0:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8008dd4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8008dd6:	687b      	ldr	r3, [r7, #4]
 8008dd8:	681b      	ldr	r3, [r3, #0]
 8008dda:	68ba      	ldr	r2, [r7, #8]
 8008ddc:	609a      	str	r2, [r3, #8]
      break;
 8008dde:	e04f      	b.n	8008e80 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008de0:	687b      	ldr	r3, [r7, #4]
 8008de2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8008de4:	683b      	ldr	r3, [r7, #0]
 8008de6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8008de8:	683b      	ldr	r3, [r7, #0]
 8008dea:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8008dec:	683b      	ldr	r3, [r7, #0]
 8008dee:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8008df0:	f000 fb24 	bl	800943c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	681b      	ldr	r3, [r3, #0]
 8008df8:	689a      	ldr	r2, [r3, #8]
 8008dfa:	687b      	ldr	r3, [r7, #4]
 8008dfc:	681b      	ldr	r3, [r3, #0]
 8008dfe:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8008e02:	609a      	str	r2, [r3, #8]
      break;
 8008e04:	e03c      	b.n	8008e80 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008e06:	687b      	ldr	r3, [r7, #4]
 8008e08:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008e0a:	683b      	ldr	r3, [r7, #0]
 8008e0c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008e0e:	683b      	ldr	r3, [r7, #0]
 8008e10:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008e12:	461a      	mov	r2, r3
 8008e14:	f000 fa98 	bl	8009348 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8008e18:	687b      	ldr	r3, [r7, #4]
 8008e1a:	681b      	ldr	r3, [r3, #0]
 8008e1c:	2150      	movs	r1, #80	@ 0x50
 8008e1e:	4618      	mov	r0, r3
 8008e20:	f000 faf1 	bl	8009406 <TIM_ITRx_SetConfig>
      break;
 8008e24:	e02c      	b.n	8008e80 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8008e26:	687b      	ldr	r3, [r7, #4]
 8008e28:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008e2a:	683b      	ldr	r3, [r7, #0]
 8008e2c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008e2e:	683b      	ldr	r3, [r7, #0]
 8008e30:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8008e32:	461a      	mov	r2, r3
 8008e34:	f000 fab7 	bl	80093a6 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8008e38:	687b      	ldr	r3, [r7, #4]
 8008e3a:	681b      	ldr	r3, [r3, #0]
 8008e3c:	2160      	movs	r1, #96	@ 0x60
 8008e3e:	4618      	mov	r0, r3
 8008e40:	f000 fae1 	bl	8009406 <TIM_ITRx_SetConfig>
      break;
 8008e44:	e01c      	b.n	8008e80 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008e46:	687b      	ldr	r3, [r7, #4]
 8008e48:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008e4a:	683b      	ldr	r3, [r7, #0]
 8008e4c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008e4e:	683b      	ldr	r3, [r7, #0]
 8008e50:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008e52:	461a      	mov	r2, r3
 8008e54:	f000 fa78 	bl	8009348 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8008e58:	687b      	ldr	r3, [r7, #4]
 8008e5a:	681b      	ldr	r3, [r3, #0]
 8008e5c:	2140      	movs	r1, #64	@ 0x40
 8008e5e:	4618      	mov	r0, r3
 8008e60:	f000 fad1 	bl	8009406 <TIM_ITRx_SetConfig>
      break;
 8008e64:	e00c      	b.n	8008e80 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8008e66:	687b      	ldr	r3, [r7, #4]
 8008e68:	681a      	ldr	r2, [r3, #0]
 8008e6a:	683b      	ldr	r3, [r7, #0]
 8008e6c:	681b      	ldr	r3, [r3, #0]
 8008e6e:	4619      	mov	r1, r3
 8008e70:	4610      	mov	r0, r2
 8008e72:	f000 fac8 	bl	8009406 <TIM_ITRx_SetConfig>
      break;
 8008e76:	e003      	b.n	8008e80 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8008e78:	2301      	movs	r3, #1
 8008e7a:	73fb      	strb	r3, [r7, #15]
      break;
 8008e7c:	e000      	b.n	8008e80 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8008e7e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8008e80:	687b      	ldr	r3, [r7, #4]
 8008e82:	2201      	movs	r2, #1
 8008e84:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008e88:	687b      	ldr	r3, [r7, #4]
 8008e8a:	2200      	movs	r2, #0
 8008e8c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8008e90:	7bfb      	ldrb	r3, [r7, #15]
}
 8008e92:	4618      	mov	r0, r3
 8008e94:	3710      	adds	r7, #16
 8008e96:	46bd      	mov	sp, r7
 8008e98:	bd80      	pop	{r7, pc}
	...

08008e9c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8008e9c:	b480      	push	{r7}
 8008e9e:	b085      	sub	sp, #20
 8008ea0:	af00      	add	r7, sp, #0
 8008ea2:	6078      	str	r0, [r7, #4]
 8008ea4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008ea6:	687b      	ldr	r3, [r7, #4]
 8008ea8:	681b      	ldr	r3, [r3, #0]
 8008eaa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008eac:	687b      	ldr	r3, [r7, #4]
 8008eae:	4a43      	ldr	r2, [pc, #268]	@ (8008fbc <TIM_Base_SetConfig+0x120>)
 8008eb0:	4293      	cmp	r3, r2
 8008eb2:	d013      	beq.n	8008edc <TIM_Base_SetConfig+0x40>
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008eba:	d00f      	beq.n	8008edc <TIM_Base_SetConfig+0x40>
 8008ebc:	687b      	ldr	r3, [r7, #4]
 8008ebe:	4a40      	ldr	r2, [pc, #256]	@ (8008fc0 <TIM_Base_SetConfig+0x124>)
 8008ec0:	4293      	cmp	r3, r2
 8008ec2:	d00b      	beq.n	8008edc <TIM_Base_SetConfig+0x40>
 8008ec4:	687b      	ldr	r3, [r7, #4]
 8008ec6:	4a3f      	ldr	r2, [pc, #252]	@ (8008fc4 <TIM_Base_SetConfig+0x128>)
 8008ec8:	4293      	cmp	r3, r2
 8008eca:	d007      	beq.n	8008edc <TIM_Base_SetConfig+0x40>
 8008ecc:	687b      	ldr	r3, [r7, #4]
 8008ece:	4a3e      	ldr	r2, [pc, #248]	@ (8008fc8 <TIM_Base_SetConfig+0x12c>)
 8008ed0:	4293      	cmp	r3, r2
 8008ed2:	d003      	beq.n	8008edc <TIM_Base_SetConfig+0x40>
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	4a3d      	ldr	r2, [pc, #244]	@ (8008fcc <TIM_Base_SetConfig+0x130>)
 8008ed8:	4293      	cmp	r3, r2
 8008eda:	d108      	bne.n	8008eee <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008edc:	68fb      	ldr	r3, [r7, #12]
 8008ede:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008ee2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008ee4:	683b      	ldr	r3, [r7, #0]
 8008ee6:	685b      	ldr	r3, [r3, #4]
 8008ee8:	68fa      	ldr	r2, [r7, #12]
 8008eea:	4313      	orrs	r3, r2
 8008eec:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008eee:	687b      	ldr	r3, [r7, #4]
 8008ef0:	4a32      	ldr	r2, [pc, #200]	@ (8008fbc <TIM_Base_SetConfig+0x120>)
 8008ef2:	4293      	cmp	r3, r2
 8008ef4:	d02b      	beq.n	8008f4e <TIM_Base_SetConfig+0xb2>
 8008ef6:	687b      	ldr	r3, [r7, #4]
 8008ef8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008efc:	d027      	beq.n	8008f4e <TIM_Base_SetConfig+0xb2>
 8008efe:	687b      	ldr	r3, [r7, #4]
 8008f00:	4a2f      	ldr	r2, [pc, #188]	@ (8008fc0 <TIM_Base_SetConfig+0x124>)
 8008f02:	4293      	cmp	r3, r2
 8008f04:	d023      	beq.n	8008f4e <TIM_Base_SetConfig+0xb2>
 8008f06:	687b      	ldr	r3, [r7, #4]
 8008f08:	4a2e      	ldr	r2, [pc, #184]	@ (8008fc4 <TIM_Base_SetConfig+0x128>)
 8008f0a:	4293      	cmp	r3, r2
 8008f0c:	d01f      	beq.n	8008f4e <TIM_Base_SetConfig+0xb2>
 8008f0e:	687b      	ldr	r3, [r7, #4]
 8008f10:	4a2d      	ldr	r2, [pc, #180]	@ (8008fc8 <TIM_Base_SetConfig+0x12c>)
 8008f12:	4293      	cmp	r3, r2
 8008f14:	d01b      	beq.n	8008f4e <TIM_Base_SetConfig+0xb2>
 8008f16:	687b      	ldr	r3, [r7, #4]
 8008f18:	4a2c      	ldr	r2, [pc, #176]	@ (8008fcc <TIM_Base_SetConfig+0x130>)
 8008f1a:	4293      	cmp	r3, r2
 8008f1c:	d017      	beq.n	8008f4e <TIM_Base_SetConfig+0xb2>
 8008f1e:	687b      	ldr	r3, [r7, #4]
 8008f20:	4a2b      	ldr	r2, [pc, #172]	@ (8008fd0 <TIM_Base_SetConfig+0x134>)
 8008f22:	4293      	cmp	r3, r2
 8008f24:	d013      	beq.n	8008f4e <TIM_Base_SetConfig+0xb2>
 8008f26:	687b      	ldr	r3, [r7, #4]
 8008f28:	4a2a      	ldr	r2, [pc, #168]	@ (8008fd4 <TIM_Base_SetConfig+0x138>)
 8008f2a:	4293      	cmp	r3, r2
 8008f2c:	d00f      	beq.n	8008f4e <TIM_Base_SetConfig+0xb2>
 8008f2e:	687b      	ldr	r3, [r7, #4]
 8008f30:	4a29      	ldr	r2, [pc, #164]	@ (8008fd8 <TIM_Base_SetConfig+0x13c>)
 8008f32:	4293      	cmp	r3, r2
 8008f34:	d00b      	beq.n	8008f4e <TIM_Base_SetConfig+0xb2>
 8008f36:	687b      	ldr	r3, [r7, #4]
 8008f38:	4a28      	ldr	r2, [pc, #160]	@ (8008fdc <TIM_Base_SetConfig+0x140>)
 8008f3a:	4293      	cmp	r3, r2
 8008f3c:	d007      	beq.n	8008f4e <TIM_Base_SetConfig+0xb2>
 8008f3e:	687b      	ldr	r3, [r7, #4]
 8008f40:	4a27      	ldr	r2, [pc, #156]	@ (8008fe0 <TIM_Base_SetConfig+0x144>)
 8008f42:	4293      	cmp	r3, r2
 8008f44:	d003      	beq.n	8008f4e <TIM_Base_SetConfig+0xb2>
 8008f46:	687b      	ldr	r3, [r7, #4]
 8008f48:	4a26      	ldr	r2, [pc, #152]	@ (8008fe4 <TIM_Base_SetConfig+0x148>)
 8008f4a:	4293      	cmp	r3, r2
 8008f4c:	d108      	bne.n	8008f60 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008f4e:	68fb      	ldr	r3, [r7, #12]
 8008f50:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008f54:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008f56:	683b      	ldr	r3, [r7, #0]
 8008f58:	68db      	ldr	r3, [r3, #12]
 8008f5a:	68fa      	ldr	r2, [r7, #12]
 8008f5c:	4313      	orrs	r3, r2
 8008f5e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008f60:	68fb      	ldr	r3, [r7, #12]
 8008f62:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8008f66:	683b      	ldr	r3, [r7, #0]
 8008f68:	695b      	ldr	r3, [r3, #20]
 8008f6a:	4313      	orrs	r3, r2
 8008f6c:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008f6e:	683b      	ldr	r3, [r7, #0]
 8008f70:	689a      	ldr	r2, [r3, #8]
 8008f72:	687b      	ldr	r3, [r7, #4]
 8008f74:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008f76:	683b      	ldr	r3, [r7, #0]
 8008f78:	681a      	ldr	r2, [r3, #0]
 8008f7a:	687b      	ldr	r3, [r7, #4]
 8008f7c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008f7e:	687b      	ldr	r3, [r7, #4]
 8008f80:	4a0e      	ldr	r2, [pc, #56]	@ (8008fbc <TIM_Base_SetConfig+0x120>)
 8008f82:	4293      	cmp	r3, r2
 8008f84:	d003      	beq.n	8008f8e <TIM_Base_SetConfig+0xf2>
 8008f86:	687b      	ldr	r3, [r7, #4]
 8008f88:	4a10      	ldr	r2, [pc, #64]	@ (8008fcc <TIM_Base_SetConfig+0x130>)
 8008f8a:	4293      	cmp	r3, r2
 8008f8c:	d103      	bne.n	8008f96 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008f8e:	683b      	ldr	r3, [r7, #0]
 8008f90:	691a      	ldr	r2, [r3, #16]
 8008f92:	687b      	ldr	r3, [r7, #4]
 8008f94:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8008f96:	687b      	ldr	r3, [r7, #4]
 8008f98:	681b      	ldr	r3, [r3, #0]
 8008f9a:	f043 0204 	orr.w	r2, r3, #4
 8008f9e:	687b      	ldr	r3, [r7, #4]
 8008fa0:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008fa2:	687b      	ldr	r3, [r7, #4]
 8008fa4:	2201      	movs	r2, #1
 8008fa6:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8008fa8:	687b      	ldr	r3, [r7, #4]
 8008faa:	68fa      	ldr	r2, [r7, #12]
 8008fac:	601a      	str	r2, [r3, #0]
}
 8008fae:	bf00      	nop
 8008fb0:	3714      	adds	r7, #20
 8008fb2:	46bd      	mov	sp, r7
 8008fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fb8:	4770      	bx	lr
 8008fba:	bf00      	nop
 8008fbc:	40010000 	.word	0x40010000
 8008fc0:	40000400 	.word	0x40000400
 8008fc4:	40000800 	.word	0x40000800
 8008fc8:	40000c00 	.word	0x40000c00
 8008fcc:	40010400 	.word	0x40010400
 8008fd0:	40014000 	.word	0x40014000
 8008fd4:	40014400 	.word	0x40014400
 8008fd8:	40014800 	.word	0x40014800
 8008fdc:	40001800 	.word	0x40001800
 8008fe0:	40001c00 	.word	0x40001c00
 8008fe4:	40002000 	.word	0x40002000

08008fe8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008fe8:	b480      	push	{r7}
 8008fea:	b087      	sub	sp, #28
 8008fec:	af00      	add	r7, sp, #0
 8008fee:	6078      	str	r0, [r7, #4]
 8008ff0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008ff2:	687b      	ldr	r3, [r7, #4]
 8008ff4:	6a1b      	ldr	r3, [r3, #32]
 8008ff6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008ff8:	687b      	ldr	r3, [r7, #4]
 8008ffa:	6a1b      	ldr	r3, [r3, #32]
 8008ffc:	f023 0201 	bic.w	r2, r3, #1
 8009000:	687b      	ldr	r3, [r7, #4]
 8009002:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009004:	687b      	ldr	r3, [r7, #4]
 8009006:	685b      	ldr	r3, [r3, #4]
 8009008:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800900a:	687b      	ldr	r3, [r7, #4]
 800900c:	699b      	ldr	r3, [r3, #24]
 800900e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8009010:	68fb      	ldr	r3, [r7, #12]
 8009012:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009016:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8009018:	68fb      	ldr	r3, [r7, #12]
 800901a:	f023 0303 	bic.w	r3, r3, #3
 800901e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009020:	683b      	ldr	r3, [r7, #0]
 8009022:	681b      	ldr	r3, [r3, #0]
 8009024:	68fa      	ldr	r2, [r7, #12]
 8009026:	4313      	orrs	r3, r2
 8009028:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800902a:	697b      	ldr	r3, [r7, #20]
 800902c:	f023 0302 	bic.w	r3, r3, #2
 8009030:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8009032:	683b      	ldr	r3, [r7, #0]
 8009034:	689b      	ldr	r3, [r3, #8]
 8009036:	697a      	ldr	r2, [r7, #20]
 8009038:	4313      	orrs	r3, r2
 800903a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800903c:	687b      	ldr	r3, [r7, #4]
 800903e:	4a20      	ldr	r2, [pc, #128]	@ (80090c0 <TIM_OC1_SetConfig+0xd8>)
 8009040:	4293      	cmp	r3, r2
 8009042:	d003      	beq.n	800904c <TIM_OC1_SetConfig+0x64>
 8009044:	687b      	ldr	r3, [r7, #4]
 8009046:	4a1f      	ldr	r2, [pc, #124]	@ (80090c4 <TIM_OC1_SetConfig+0xdc>)
 8009048:	4293      	cmp	r3, r2
 800904a:	d10c      	bne.n	8009066 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800904c:	697b      	ldr	r3, [r7, #20]
 800904e:	f023 0308 	bic.w	r3, r3, #8
 8009052:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8009054:	683b      	ldr	r3, [r7, #0]
 8009056:	68db      	ldr	r3, [r3, #12]
 8009058:	697a      	ldr	r2, [r7, #20]
 800905a:	4313      	orrs	r3, r2
 800905c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800905e:	697b      	ldr	r3, [r7, #20]
 8009060:	f023 0304 	bic.w	r3, r3, #4
 8009064:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009066:	687b      	ldr	r3, [r7, #4]
 8009068:	4a15      	ldr	r2, [pc, #84]	@ (80090c0 <TIM_OC1_SetConfig+0xd8>)
 800906a:	4293      	cmp	r3, r2
 800906c:	d003      	beq.n	8009076 <TIM_OC1_SetConfig+0x8e>
 800906e:	687b      	ldr	r3, [r7, #4]
 8009070:	4a14      	ldr	r2, [pc, #80]	@ (80090c4 <TIM_OC1_SetConfig+0xdc>)
 8009072:	4293      	cmp	r3, r2
 8009074:	d111      	bne.n	800909a <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8009076:	693b      	ldr	r3, [r7, #16]
 8009078:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800907c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800907e:	693b      	ldr	r3, [r7, #16]
 8009080:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8009084:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8009086:	683b      	ldr	r3, [r7, #0]
 8009088:	695b      	ldr	r3, [r3, #20]
 800908a:	693a      	ldr	r2, [r7, #16]
 800908c:	4313      	orrs	r3, r2
 800908e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8009090:	683b      	ldr	r3, [r7, #0]
 8009092:	699b      	ldr	r3, [r3, #24]
 8009094:	693a      	ldr	r2, [r7, #16]
 8009096:	4313      	orrs	r3, r2
 8009098:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800909a:	687b      	ldr	r3, [r7, #4]
 800909c:	693a      	ldr	r2, [r7, #16]
 800909e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80090a0:	687b      	ldr	r3, [r7, #4]
 80090a2:	68fa      	ldr	r2, [r7, #12]
 80090a4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80090a6:	683b      	ldr	r3, [r7, #0]
 80090a8:	685a      	ldr	r2, [r3, #4]
 80090aa:	687b      	ldr	r3, [r7, #4]
 80090ac:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80090ae:	687b      	ldr	r3, [r7, #4]
 80090b0:	697a      	ldr	r2, [r7, #20]
 80090b2:	621a      	str	r2, [r3, #32]
}
 80090b4:	bf00      	nop
 80090b6:	371c      	adds	r7, #28
 80090b8:	46bd      	mov	sp, r7
 80090ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090be:	4770      	bx	lr
 80090c0:	40010000 	.word	0x40010000
 80090c4:	40010400 	.word	0x40010400

080090c8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80090c8:	b480      	push	{r7}
 80090ca:	b087      	sub	sp, #28
 80090cc:	af00      	add	r7, sp, #0
 80090ce:	6078      	str	r0, [r7, #4]
 80090d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80090d2:	687b      	ldr	r3, [r7, #4]
 80090d4:	6a1b      	ldr	r3, [r3, #32]
 80090d6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80090d8:	687b      	ldr	r3, [r7, #4]
 80090da:	6a1b      	ldr	r3, [r3, #32]
 80090dc:	f023 0210 	bic.w	r2, r3, #16
 80090e0:	687b      	ldr	r3, [r7, #4]
 80090e2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80090e4:	687b      	ldr	r3, [r7, #4]
 80090e6:	685b      	ldr	r3, [r3, #4]
 80090e8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80090ea:	687b      	ldr	r3, [r7, #4]
 80090ec:	699b      	ldr	r3, [r3, #24]
 80090ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80090f0:	68fb      	ldr	r3, [r7, #12]
 80090f2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80090f6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80090f8:	68fb      	ldr	r3, [r7, #12]
 80090fa:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80090fe:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009100:	683b      	ldr	r3, [r7, #0]
 8009102:	681b      	ldr	r3, [r3, #0]
 8009104:	021b      	lsls	r3, r3, #8
 8009106:	68fa      	ldr	r2, [r7, #12]
 8009108:	4313      	orrs	r3, r2
 800910a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800910c:	697b      	ldr	r3, [r7, #20]
 800910e:	f023 0320 	bic.w	r3, r3, #32
 8009112:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8009114:	683b      	ldr	r3, [r7, #0]
 8009116:	689b      	ldr	r3, [r3, #8]
 8009118:	011b      	lsls	r3, r3, #4
 800911a:	697a      	ldr	r2, [r7, #20]
 800911c:	4313      	orrs	r3, r2
 800911e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8009120:	687b      	ldr	r3, [r7, #4]
 8009122:	4a22      	ldr	r2, [pc, #136]	@ (80091ac <TIM_OC2_SetConfig+0xe4>)
 8009124:	4293      	cmp	r3, r2
 8009126:	d003      	beq.n	8009130 <TIM_OC2_SetConfig+0x68>
 8009128:	687b      	ldr	r3, [r7, #4]
 800912a:	4a21      	ldr	r2, [pc, #132]	@ (80091b0 <TIM_OC2_SetConfig+0xe8>)
 800912c:	4293      	cmp	r3, r2
 800912e:	d10d      	bne.n	800914c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8009130:	697b      	ldr	r3, [r7, #20]
 8009132:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009136:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8009138:	683b      	ldr	r3, [r7, #0]
 800913a:	68db      	ldr	r3, [r3, #12]
 800913c:	011b      	lsls	r3, r3, #4
 800913e:	697a      	ldr	r2, [r7, #20]
 8009140:	4313      	orrs	r3, r2
 8009142:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8009144:	697b      	ldr	r3, [r7, #20]
 8009146:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800914a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800914c:	687b      	ldr	r3, [r7, #4]
 800914e:	4a17      	ldr	r2, [pc, #92]	@ (80091ac <TIM_OC2_SetConfig+0xe4>)
 8009150:	4293      	cmp	r3, r2
 8009152:	d003      	beq.n	800915c <TIM_OC2_SetConfig+0x94>
 8009154:	687b      	ldr	r3, [r7, #4]
 8009156:	4a16      	ldr	r2, [pc, #88]	@ (80091b0 <TIM_OC2_SetConfig+0xe8>)
 8009158:	4293      	cmp	r3, r2
 800915a:	d113      	bne.n	8009184 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800915c:	693b      	ldr	r3, [r7, #16]
 800915e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8009162:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8009164:	693b      	ldr	r3, [r7, #16]
 8009166:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800916a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800916c:	683b      	ldr	r3, [r7, #0]
 800916e:	695b      	ldr	r3, [r3, #20]
 8009170:	009b      	lsls	r3, r3, #2
 8009172:	693a      	ldr	r2, [r7, #16]
 8009174:	4313      	orrs	r3, r2
 8009176:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8009178:	683b      	ldr	r3, [r7, #0]
 800917a:	699b      	ldr	r3, [r3, #24]
 800917c:	009b      	lsls	r3, r3, #2
 800917e:	693a      	ldr	r2, [r7, #16]
 8009180:	4313      	orrs	r3, r2
 8009182:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009184:	687b      	ldr	r3, [r7, #4]
 8009186:	693a      	ldr	r2, [r7, #16]
 8009188:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800918a:	687b      	ldr	r3, [r7, #4]
 800918c:	68fa      	ldr	r2, [r7, #12]
 800918e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8009190:	683b      	ldr	r3, [r7, #0]
 8009192:	685a      	ldr	r2, [r3, #4]
 8009194:	687b      	ldr	r3, [r7, #4]
 8009196:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009198:	687b      	ldr	r3, [r7, #4]
 800919a:	697a      	ldr	r2, [r7, #20]
 800919c:	621a      	str	r2, [r3, #32]
}
 800919e:	bf00      	nop
 80091a0:	371c      	adds	r7, #28
 80091a2:	46bd      	mov	sp, r7
 80091a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091a8:	4770      	bx	lr
 80091aa:	bf00      	nop
 80091ac:	40010000 	.word	0x40010000
 80091b0:	40010400 	.word	0x40010400

080091b4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80091b4:	b480      	push	{r7}
 80091b6:	b087      	sub	sp, #28
 80091b8:	af00      	add	r7, sp, #0
 80091ba:	6078      	str	r0, [r7, #4]
 80091bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80091be:	687b      	ldr	r3, [r7, #4]
 80091c0:	6a1b      	ldr	r3, [r3, #32]
 80091c2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80091c4:	687b      	ldr	r3, [r7, #4]
 80091c6:	6a1b      	ldr	r3, [r3, #32]
 80091c8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80091cc:	687b      	ldr	r3, [r7, #4]
 80091ce:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80091d0:	687b      	ldr	r3, [r7, #4]
 80091d2:	685b      	ldr	r3, [r3, #4]
 80091d4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80091d6:	687b      	ldr	r3, [r7, #4]
 80091d8:	69db      	ldr	r3, [r3, #28]
 80091da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80091dc:	68fb      	ldr	r3, [r7, #12]
 80091de:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80091e2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80091e4:	68fb      	ldr	r3, [r7, #12]
 80091e6:	f023 0303 	bic.w	r3, r3, #3
 80091ea:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80091ec:	683b      	ldr	r3, [r7, #0]
 80091ee:	681b      	ldr	r3, [r3, #0]
 80091f0:	68fa      	ldr	r2, [r7, #12]
 80091f2:	4313      	orrs	r3, r2
 80091f4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80091f6:	697b      	ldr	r3, [r7, #20]
 80091f8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80091fc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80091fe:	683b      	ldr	r3, [r7, #0]
 8009200:	689b      	ldr	r3, [r3, #8]
 8009202:	021b      	lsls	r3, r3, #8
 8009204:	697a      	ldr	r2, [r7, #20]
 8009206:	4313      	orrs	r3, r2
 8009208:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800920a:	687b      	ldr	r3, [r7, #4]
 800920c:	4a21      	ldr	r2, [pc, #132]	@ (8009294 <TIM_OC3_SetConfig+0xe0>)
 800920e:	4293      	cmp	r3, r2
 8009210:	d003      	beq.n	800921a <TIM_OC3_SetConfig+0x66>
 8009212:	687b      	ldr	r3, [r7, #4]
 8009214:	4a20      	ldr	r2, [pc, #128]	@ (8009298 <TIM_OC3_SetConfig+0xe4>)
 8009216:	4293      	cmp	r3, r2
 8009218:	d10d      	bne.n	8009236 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800921a:	697b      	ldr	r3, [r7, #20]
 800921c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8009220:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8009222:	683b      	ldr	r3, [r7, #0]
 8009224:	68db      	ldr	r3, [r3, #12]
 8009226:	021b      	lsls	r3, r3, #8
 8009228:	697a      	ldr	r2, [r7, #20]
 800922a:	4313      	orrs	r3, r2
 800922c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800922e:	697b      	ldr	r3, [r7, #20]
 8009230:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8009234:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009236:	687b      	ldr	r3, [r7, #4]
 8009238:	4a16      	ldr	r2, [pc, #88]	@ (8009294 <TIM_OC3_SetConfig+0xe0>)
 800923a:	4293      	cmp	r3, r2
 800923c:	d003      	beq.n	8009246 <TIM_OC3_SetConfig+0x92>
 800923e:	687b      	ldr	r3, [r7, #4]
 8009240:	4a15      	ldr	r2, [pc, #84]	@ (8009298 <TIM_OC3_SetConfig+0xe4>)
 8009242:	4293      	cmp	r3, r2
 8009244:	d113      	bne.n	800926e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8009246:	693b      	ldr	r3, [r7, #16]
 8009248:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800924c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800924e:	693b      	ldr	r3, [r7, #16]
 8009250:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8009254:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8009256:	683b      	ldr	r3, [r7, #0]
 8009258:	695b      	ldr	r3, [r3, #20]
 800925a:	011b      	lsls	r3, r3, #4
 800925c:	693a      	ldr	r2, [r7, #16]
 800925e:	4313      	orrs	r3, r2
 8009260:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8009262:	683b      	ldr	r3, [r7, #0]
 8009264:	699b      	ldr	r3, [r3, #24]
 8009266:	011b      	lsls	r3, r3, #4
 8009268:	693a      	ldr	r2, [r7, #16]
 800926a:	4313      	orrs	r3, r2
 800926c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800926e:	687b      	ldr	r3, [r7, #4]
 8009270:	693a      	ldr	r2, [r7, #16]
 8009272:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009274:	687b      	ldr	r3, [r7, #4]
 8009276:	68fa      	ldr	r2, [r7, #12]
 8009278:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800927a:	683b      	ldr	r3, [r7, #0]
 800927c:	685a      	ldr	r2, [r3, #4]
 800927e:	687b      	ldr	r3, [r7, #4]
 8009280:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009282:	687b      	ldr	r3, [r7, #4]
 8009284:	697a      	ldr	r2, [r7, #20]
 8009286:	621a      	str	r2, [r3, #32]
}
 8009288:	bf00      	nop
 800928a:	371c      	adds	r7, #28
 800928c:	46bd      	mov	sp, r7
 800928e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009292:	4770      	bx	lr
 8009294:	40010000 	.word	0x40010000
 8009298:	40010400 	.word	0x40010400

0800929c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800929c:	b480      	push	{r7}
 800929e:	b087      	sub	sp, #28
 80092a0:	af00      	add	r7, sp, #0
 80092a2:	6078      	str	r0, [r7, #4]
 80092a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80092a6:	687b      	ldr	r3, [r7, #4]
 80092a8:	6a1b      	ldr	r3, [r3, #32]
 80092aa:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80092ac:	687b      	ldr	r3, [r7, #4]
 80092ae:	6a1b      	ldr	r3, [r3, #32]
 80092b0:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80092b4:	687b      	ldr	r3, [r7, #4]
 80092b6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80092b8:	687b      	ldr	r3, [r7, #4]
 80092ba:	685b      	ldr	r3, [r3, #4]
 80092bc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80092be:	687b      	ldr	r3, [r7, #4]
 80092c0:	69db      	ldr	r3, [r3, #28]
 80092c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80092c4:	68fb      	ldr	r3, [r7, #12]
 80092c6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80092ca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80092cc:	68fb      	ldr	r3, [r7, #12]
 80092ce:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80092d2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80092d4:	683b      	ldr	r3, [r7, #0]
 80092d6:	681b      	ldr	r3, [r3, #0]
 80092d8:	021b      	lsls	r3, r3, #8
 80092da:	68fa      	ldr	r2, [r7, #12]
 80092dc:	4313      	orrs	r3, r2
 80092de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80092e0:	693b      	ldr	r3, [r7, #16]
 80092e2:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80092e6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80092e8:	683b      	ldr	r3, [r7, #0]
 80092ea:	689b      	ldr	r3, [r3, #8]
 80092ec:	031b      	lsls	r3, r3, #12
 80092ee:	693a      	ldr	r2, [r7, #16]
 80092f0:	4313      	orrs	r3, r2
 80092f2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80092f4:	687b      	ldr	r3, [r7, #4]
 80092f6:	4a12      	ldr	r2, [pc, #72]	@ (8009340 <TIM_OC4_SetConfig+0xa4>)
 80092f8:	4293      	cmp	r3, r2
 80092fa:	d003      	beq.n	8009304 <TIM_OC4_SetConfig+0x68>
 80092fc:	687b      	ldr	r3, [r7, #4]
 80092fe:	4a11      	ldr	r2, [pc, #68]	@ (8009344 <TIM_OC4_SetConfig+0xa8>)
 8009300:	4293      	cmp	r3, r2
 8009302:	d109      	bne.n	8009318 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8009304:	697b      	ldr	r3, [r7, #20]
 8009306:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800930a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800930c:	683b      	ldr	r3, [r7, #0]
 800930e:	695b      	ldr	r3, [r3, #20]
 8009310:	019b      	lsls	r3, r3, #6
 8009312:	697a      	ldr	r2, [r7, #20]
 8009314:	4313      	orrs	r3, r2
 8009316:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009318:	687b      	ldr	r3, [r7, #4]
 800931a:	697a      	ldr	r2, [r7, #20]
 800931c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800931e:	687b      	ldr	r3, [r7, #4]
 8009320:	68fa      	ldr	r2, [r7, #12]
 8009322:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8009324:	683b      	ldr	r3, [r7, #0]
 8009326:	685a      	ldr	r2, [r3, #4]
 8009328:	687b      	ldr	r3, [r7, #4]
 800932a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800932c:	687b      	ldr	r3, [r7, #4]
 800932e:	693a      	ldr	r2, [r7, #16]
 8009330:	621a      	str	r2, [r3, #32]
}
 8009332:	bf00      	nop
 8009334:	371c      	adds	r7, #28
 8009336:	46bd      	mov	sp, r7
 8009338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800933c:	4770      	bx	lr
 800933e:	bf00      	nop
 8009340:	40010000 	.word	0x40010000
 8009344:	40010400 	.word	0x40010400

08009348 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009348:	b480      	push	{r7}
 800934a:	b087      	sub	sp, #28
 800934c:	af00      	add	r7, sp, #0
 800934e:	60f8      	str	r0, [r7, #12]
 8009350:	60b9      	str	r1, [r7, #8]
 8009352:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8009354:	68fb      	ldr	r3, [r7, #12]
 8009356:	6a1b      	ldr	r3, [r3, #32]
 8009358:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800935a:	68fb      	ldr	r3, [r7, #12]
 800935c:	6a1b      	ldr	r3, [r3, #32]
 800935e:	f023 0201 	bic.w	r2, r3, #1
 8009362:	68fb      	ldr	r3, [r7, #12]
 8009364:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009366:	68fb      	ldr	r3, [r7, #12]
 8009368:	699b      	ldr	r3, [r3, #24]
 800936a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800936c:	693b      	ldr	r3, [r7, #16]
 800936e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8009372:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8009374:	687b      	ldr	r3, [r7, #4]
 8009376:	011b      	lsls	r3, r3, #4
 8009378:	693a      	ldr	r2, [r7, #16]
 800937a:	4313      	orrs	r3, r2
 800937c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800937e:	697b      	ldr	r3, [r7, #20]
 8009380:	f023 030a 	bic.w	r3, r3, #10
 8009384:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8009386:	697a      	ldr	r2, [r7, #20]
 8009388:	68bb      	ldr	r3, [r7, #8]
 800938a:	4313      	orrs	r3, r2
 800938c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800938e:	68fb      	ldr	r3, [r7, #12]
 8009390:	693a      	ldr	r2, [r7, #16]
 8009392:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009394:	68fb      	ldr	r3, [r7, #12]
 8009396:	697a      	ldr	r2, [r7, #20]
 8009398:	621a      	str	r2, [r3, #32]
}
 800939a:	bf00      	nop
 800939c:	371c      	adds	r7, #28
 800939e:	46bd      	mov	sp, r7
 80093a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093a4:	4770      	bx	lr

080093a6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80093a6:	b480      	push	{r7}
 80093a8:	b087      	sub	sp, #28
 80093aa:	af00      	add	r7, sp, #0
 80093ac:	60f8      	str	r0, [r7, #12]
 80093ae:	60b9      	str	r1, [r7, #8]
 80093b0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80093b2:	68fb      	ldr	r3, [r7, #12]
 80093b4:	6a1b      	ldr	r3, [r3, #32]
 80093b6:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80093b8:	68fb      	ldr	r3, [r7, #12]
 80093ba:	6a1b      	ldr	r3, [r3, #32]
 80093bc:	f023 0210 	bic.w	r2, r3, #16
 80093c0:	68fb      	ldr	r3, [r7, #12]
 80093c2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80093c4:	68fb      	ldr	r3, [r7, #12]
 80093c6:	699b      	ldr	r3, [r3, #24]
 80093c8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80093ca:	693b      	ldr	r3, [r7, #16]
 80093cc:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80093d0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80093d2:	687b      	ldr	r3, [r7, #4]
 80093d4:	031b      	lsls	r3, r3, #12
 80093d6:	693a      	ldr	r2, [r7, #16]
 80093d8:	4313      	orrs	r3, r2
 80093da:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80093dc:	697b      	ldr	r3, [r7, #20]
 80093de:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80093e2:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80093e4:	68bb      	ldr	r3, [r7, #8]
 80093e6:	011b      	lsls	r3, r3, #4
 80093e8:	697a      	ldr	r2, [r7, #20]
 80093ea:	4313      	orrs	r3, r2
 80093ec:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80093ee:	68fb      	ldr	r3, [r7, #12]
 80093f0:	693a      	ldr	r2, [r7, #16]
 80093f2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80093f4:	68fb      	ldr	r3, [r7, #12]
 80093f6:	697a      	ldr	r2, [r7, #20]
 80093f8:	621a      	str	r2, [r3, #32]
}
 80093fa:	bf00      	nop
 80093fc:	371c      	adds	r7, #28
 80093fe:	46bd      	mov	sp, r7
 8009400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009404:	4770      	bx	lr

08009406 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8009406:	b480      	push	{r7}
 8009408:	b085      	sub	sp, #20
 800940a:	af00      	add	r7, sp, #0
 800940c:	6078      	str	r0, [r7, #4]
 800940e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8009410:	687b      	ldr	r3, [r7, #4]
 8009412:	689b      	ldr	r3, [r3, #8]
 8009414:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8009416:	68fb      	ldr	r3, [r7, #12]
 8009418:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800941c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800941e:	683a      	ldr	r2, [r7, #0]
 8009420:	68fb      	ldr	r3, [r7, #12]
 8009422:	4313      	orrs	r3, r2
 8009424:	f043 0307 	orr.w	r3, r3, #7
 8009428:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800942a:	687b      	ldr	r3, [r7, #4]
 800942c:	68fa      	ldr	r2, [r7, #12]
 800942e:	609a      	str	r2, [r3, #8]
}
 8009430:	bf00      	nop
 8009432:	3714      	adds	r7, #20
 8009434:	46bd      	mov	sp, r7
 8009436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800943a:	4770      	bx	lr

0800943c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800943c:	b480      	push	{r7}
 800943e:	b087      	sub	sp, #28
 8009440:	af00      	add	r7, sp, #0
 8009442:	60f8      	str	r0, [r7, #12]
 8009444:	60b9      	str	r1, [r7, #8]
 8009446:	607a      	str	r2, [r7, #4]
 8009448:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800944a:	68fb      	ldr	r3, [r7, #12]
 800944c:	689b      	ldr	r3, [r3, #8]
 800944e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009450:	697b      	ldr	r3, [r7, #20]
 8009452:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8009456:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8009458:	683b      	ldr	r3, [r7, #0]
 800945a:	021a      	lsls	r2, r3, #8
 800945c:	687b      	ldr	r3, [r7, #4]
 800945e:	431a      	orrs	r2, r3
 8009460:	68bb      	ldr	r3, [r7, #8]
 8009462:	4313      	orrs	r3, r2
 8009464:	697a      	ldr	r2, [r7, #20]
 8009466:	4313      	orrs	r3, r2
 8009468:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800946a:	68fb      	ldr	r3, [r7, #12]
 800946c:	697a      	ldr	r2, [r7, #20]
 800946e:	609a      	str	r2, [r3, #8]
}
 8009470:	bf00      	nop
 8009472:	371c      	adds	r7, #28
 8009474:	46bd      	mov	sp, r7
 8009476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800947a:	4770      	bx	lr

0800947c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800947c:	b480      	push	{r7}
 800947e:	b085      	sub	sp, #20
 8009480:	af00      	add	r7, sp, #0
 8009482:	6078      	str	r0, [r7, #4]
 8009484:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8009486:	687b      	ldr	r3, [r7, #4]
 8009488:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800948c:	2b01      	cmp	r3, #1
 800948e:	d101      	bne.n	8009494 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8009490:	2302      	movs	r3, #2
 8009492:	e05a      	b.n	800954a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8009494:	687b      	ldr	r3, [r7, #4]
 8009496:	2201      	movs	r2, #1
 8009498:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800949c:	687b      	ldr	r3, [r7, #4]
 800949e:	2202      	movs	r2, #2
 80094a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80094a4:	687b      	ldr	r3, [r7, #4]
 80094a6:	681b      	ldr	r3, [r3, #0]
 80094a8:	685b      	ldr	r3, [r3, #4]
 80094aa:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80094ac:	687b      	ldr	r3, [r7, #4]
 80094ae:	681b      	ldr	r3, [r3, #0]
 80094b0:	689b      	ldr	r3, [r3, #8]
 80094b2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80094b4:	68fb      	ldr	r3, [r7, #12]
 80094b6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80094ba:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80094bc:	683b      	ldr	r3, [r7, #0]
 80094be:	681b      	ldr	r3, [r3, #0]
 80094c0:	68fa      	ldr	r2, [r7, #12]
 80094c2:	4313      	orrs	r3, r2
 80094c4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80094c6:	687b      	ldr	r3, [r7, #4]
 80094c8:	681b      	ldr	r3, [r3, #0]
 80094ca:	68fa      	ldr	r2, [r7, #12]
 80094cc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80094ce:	687b      	ldr	r3, [r7, #4]
 80094d0:	681b      	ldr	r3, [r3, #0]
 80094d2:	4a21      	ldr	r2, [pc, #132]	@ (8009558 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80094d4:	4293      	cmp	r3, r2
 80094d6:	d022      	beq.n	800951e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80094d8:	687b      	ldr	r3, [r7, #4]
 80094da:	681b      	ldr	r3, [r3, #0]
 80094dc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80094e0:	d01d      	beq.n	800951e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80094e2:	687b      	ldr	r3, [r7, #4]
 80094e4:	681b      	ldr	r3, [r3, #0]
 80094e6:	4a1d      	ldr	r2, [pc, #116]	@ (800955c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80094e8:	4293      	cmp	r3, r2
 80094ea:	d018      	beq.n	800951e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80094ec:	687b      	ldr	r3, [r7, #4]
 80094ee:	681b      	ldr	r3, [r3, #0]
 80094f0:	4a1b      	ldr	r2, [pc, #108]	@ (8009560 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80094f2:	4293      	cmp	r3, r2
 80094f4:	d013      	beq.n	800951e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80094f6:	687b      	ldr	r3, [r7, #4]
 80094f8:	681b      	ldr	r3, [r3, #0]
 80094fa:	4a1a      	ldr	r2, [pc, #104]	@ (8009564 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80094fc:	4293      	cmp	r3, r2
 80094fe:	d00e      	beq.n	800951e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009500:	687b      	ldr	r3, [r7, #4]
 8009502:	681b      	ldr	r3, [r3, #0]
 8009504:	4a18      	ldr	r2, [pc, #96]	@ (8009568 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8009506:	4293      	cmp	r3, r2
 8009508:	d009      	beq.n	800951e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800950a:	687b      	ldr	r3, [r7, #4]
 800950c:	681b      	ldr	r3, [r3, #0]
 800950e:	4a17      	ldr	r2, [pc, #92]	@ (800956c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8009510:	4293      	cmp	r3, r2
 8009512:	d004      	beq.n	800951e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009514:	687b      	ldr	r3, [r7, #4]
 8009516:	681b      	ldr	r3, [r3, #0]
 8009518:	4a15      	ldr	r2, [pc, #84]	@ (8009570 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800951a:	4293      	cmp	r3, r2
 800951c:	d10c      	bne.n	8009538 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800951e:	68bb      	ldr	r3, [r7, #8]
 8009520:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009524:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009526:	683b      	ldr	r3, [r7, #0]
 8009528:	685b      	ldr	r3, [r3, #4]
 800952a:	68ba      	ldr	r2, [r7, #8]
 800952c:	4313      	orrs	r3, r2
 800952e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8009530:	687b      	ldr	r3, [r7, #4]
 8009532:	681b      	ldr	r3, [r3, #0]
 8009534:	68ba      	ldr	r2, [r7, #8]
 8009536:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8009538:	687b      	ldr	r3, [r7, #4]
 800953a:	2201      	movs	r2, #1
 800953c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8009540:	687b      	ldr	r3, [r7, #4]
 8009542:	2200      	movs	r2, #0
 8009544:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8009548:	2300      	movs	r3, #0
}
 800954a:	4618      	mov	r0, r3
 800954c:	3714      	adds	r7, #20
 800954e:	46bd      	mov	sp, r7
 8009550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009554:	4770      	bx	lr
 8009556:	bf00      	nop
 8009558:	40010000 	.word	0x40010000
 800955c:	40000400 	.word	0x40000400
 8009560:	40000800 	.word	0x40000800
 8009564:	40000c00 	.word	0x40000c00
 8009568:	40010400 	.word	0x40010400
 800956c:	40014000 	.word	0x40014000
 8009570:	40001800 	.word	0x40001800

08009574 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009574:	b580      	push	{r7, lr}
 8009576:	b082      	sub	sp, #8
 8009578:	af00      	add	r7, sp, #0
 800957a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800957c:	687b      	ldr	r3, [r7, #4]
 800957e:	2b00      	cmp	r3, #0
 8009580:	d101      	bne.n	8009586 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8009582:	2301      	movs	r3, #1
 8009584:	e042      	b.n	800960c <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8009586:	687b      	ldr	r3, [r7, #4]
 8009588:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800958c:	b2db      	uxtb	r3, r3
 800958e:	2b00      	cmp	r3, #0
 8009590:	d106      	bne.n	80095a0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009592:	687b      	ldr	r3, [r7, #4]
 8009594:	2200      	movs	r2, #0
 8009596:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800959a:	6878      	ldr	r0, [r7, #4]
 800959c:	f7fa f99c 	bl	80038d8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80095a0:	687b      	ldr	r3, [r7, #4]
 80095a2:	2224      	movs	r2, #36	@ 0x24
 80095a4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80095a8:	687b      	ldr	r3, [r7, #4]
 80095aa:	681b      	ldr	r3, [r3, #0]
 80095ac:	68da      	ldr	r2, [r3, #12]
 80095ae:	687b      	ldr	r3, [r7, #4]
 80095b0:	681b      	ldr	r3, [r3, #0]
 80095b2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80095b6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80095b8:	6878      	ldr	r0, [r7, #4]
 80095ba:	f000 fd1b 	bl	8009ff4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80095be:	687b      	ldr	r3, [r7, #4]
 80095c0:	681b      	ldr	r3, [r3, #0]
 80095c2:	691a      	ldr	r2, [r3, #16]
 80095c4:	687b      	ldr	r3, [r7, #4]
 80095c6:	681b      	ldr	r3, [r3, #0]
 80095c8:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80095cc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80095ce:	687b      	ldr	r3, [r7, #4]
 80095d0:	681b      	ldr	r3, [r3, #0]
 80095d2:	695a      	ldr	r2, [r3, #20]
 80095d4:	687b      	ldr	r3, [r7, #4]
 80095d6:	681b      	ldr	r3, [r3, #0]
 80095d8:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80095dc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80095de:	687b      	ldr	r3, [r7, #4]
 80095e0:	681b      	ldr	r3, [r3, #0]
 80095e2:	68da      	ldr	r2, [r3, #12]
 80095e4:	687b      	ldr	r3, [r7, #4]
 80095e6:	681b      	ldr	r3, [r3, #0]
 80095e8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80095ec:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80095ee:	687b      	ldr	r3, [r7, #4]
 80095f0:	2200      	movs	r2, #0
 80095f2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80095f4:	687b      	ldr	r3, [r7, #4]
 80095f6:	2220      	movs	r2, #32
 80095f8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80095fc:	687b      	ldr	r3, [r7, #4]
 80095fe:	2220      	movs	r2, #32
 8009600:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009604:	687b      	ldr	r3, [r7, #4]
 8009606:	2200      	movs	r2, #0
 8009608:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800960a:	2300      	movs	r3, #0
}
 800960c:	4618      	mov	r0, r3
 800960e:	3708      	adds	r7, #8
 8009610:	46bd      	mov	sp, r7
 8009612:	bd80      	pop	{r7, pc}

08009614 <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8009614:	b480      	push	{r7}
 8009616:	b085      	sub	sp, #20
 8009618:	af00      	add	r7, sp, #0
 800961a:	60f8      	str	r0, [r7, #12]
 800961c:	60b9      	str	r1, [r7, #8]
 800961e:	4613      	mov	r3, r2
 8009620:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8009622:	68fb      	ldr	r3, [r7, #12]
 8009624:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009628:	b2db      	uxtb	r3, r3
 800962a:	2b20      	cmp	r3, #32
 800962c:	d121      	bne.n	8009672 <HAL_UART_Transmit_IT+0x5e>
  {
    if ((pData == NULL) || (Size == 0U))
 800962e:	68bb      	ldr	r3, [r7, #8]
 8009630:	2b00      	cmp	r3, #0
 8009632:	d002      	beq.n	800963a <HAL_UART_Transmit_IT+0x26>
 8009634:	88fb      	ldrh	r3, [r7, #6]
 8009636:	2b00      	cmp	r3, #0
 8009638:	d101      	bne.n	800963e <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 800963a:	2301      	movs	r3, #1
 800963c:	e01a      	b.n	8009674 <HAL_UART_Transmit_IT+0x60>
    }

    huart->pTxBuffPtr = pData;
 800963e:	68fb      	ldr	r3, [r7, #12]
 8009640:	68ba      	ldr	r2, [r7, #8]
 8009642:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8009644:	68fb      	ldr	r3, [r7, #12]
 8009646:	88fa      	ldrh	r2, [r7, #6]
 8009648:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800964a:	68fb      	ldr	r3, [r7, #12]
 800964c:	88fa      	ldrh	r2, [r7, #6]
 800964e:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009650:	68fb      	ldr	r3, [r7, #12]
 8009652:	2200      	movs	r2, #0
 8009654:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009656:	68fb      	ldr	r3, [r7, #12]
 8009658:	2221      	movs	r2, #33	@ 0x21
 800965a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 800965e:	68fb      	ldr	r3, [r7, #12]
 8009660:	681b      	ldr	r3, [r3, #0]
 8009662:	68da      	ldr	r2, [r3, #12]
 8009664:	68fb      	ldr	r3, [r7, #12]
 8009666:	681b      	ldr	r3, [r3, #0]
 8009668:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800966c:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 800966e:	2300      	movs	r3, #0
 8009670:	e000      	b.n	8009674 <HAL_UART_Transmit_IT+0x60>
  }
  else
  {
    return HAL_BUSY;
 8009672:	2302      	movs	r3, #2
  }
}
 8009674:	4618      	mov	r0, r3
 8009676:	3714      	adds	r7, #20
 8009678:	46bd      	mov	sp, r7
 800967a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800967e:	4770      	bx	lr

08009680 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009680:	b580      	push	{r7, lr}
 8009682:	b084      	sub	sp, #16
 8009684:	af00      	add	r7, sp, #0
 8009686:	60f8      	str	r0, [r7, #12]
 8009688:	60b9      	str	r1, [r7, #8]
 800968a:	4613      	mov	r3, r2
 800968c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800968e:	68fb      	ldr	r3, [r7, #12]
 8009690:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8009694:	b2db      	uxtb	r3, r3
 8009696:	2b20      	cmp	r3, #32
 8009698:	d112      	bne.n	80096c0 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 800969a:	68bb      	ldr	r3, [r7, #8]
 800969c:	2b00      	cmp	r3, #0
 800969e:	d002      	beq.n	80096a6 <HAL_UART_Receive_IT+0x26>
 80096a0:	88fb      	ldrh	r3, [r7, #6]
 80096a2:	2b00      	cmp	r3, #0
 80096a4:	d101      	bne.n	80096aa <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80096a6:	2301      	movs	r3, #1
 80096a8:	e00b      	b.n	80096c2 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80096aa:	68fb      	ldr	r3, [r7, #12]
 80096ac:	2200      	movs	r2, #0
 80096ae:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 80096b0:	88fb      	ldrh	r3, [r7, #6]
 80096b2:	461a      	mov	r2, r3
 80096b4:	68b9      	ldr	r1, [r7, #8]
 80096b6:	68f8      	ldr	r0, [r7, #12]
 80096b8:	f000 fac8 	bl	8009c4c <UART_Start_Receive_IT>
 80096bc:	4603      	mov	r3, r0
 80096be:	e000      	b.n	80096c2 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 80096c0:	2302      	movs	r3, #2
  }
}
 80096c2:	4618      	mov	r0, r3
 80096c4:	3710      	adds	r7, #16
 80096c6:	46bd      	mov	sp, r7
 80096c8:	bd80      	pop	{r7, pc}
	...

080096cc <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80096cc:	b580      	push	{r7, lr}
 80096ce:	b0ba      	sub	sp, #232	@ 0xe8
 80096d0:	af00      	add	r7, sp, #0
 80096d2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80096d4:	687b      	ldr	r3, [r7, #4]
 80096d6:	681b      	ldr	r3, [r3, #0]
 80096d8:	681b      	ldr	r3, [r3, #0]
 80096da:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80096de:	687b      	ldr	r3, [r7, #4]
 80096e0:	681b      	ldr	r3, [r3, #0]
 80096e2:	68db      	ldr	r3, [r3, #12]
 80096e4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80096e8:	687b      	ldr	r3, [r7, #4]
 80096ea:	681b      	ldr	r3, [r3, #0]
 80096ec:	695b      	ldr	r3, [r3, #20]
 80096ee:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 80096f2:	2300      	movs	r3, #0
 80096f4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 80096f8:	2300      	movs	r3, #0
 80096fa:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80096fe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009702:	f003 030f 	and.w	r3, r3, #15
 8009706:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800970a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800970e:	2b00      	cmp	r3, #0
 8009710:	d10f      	bne.n	8009732 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8009712:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009716:	f003 0320 	and.w	r3, r3, #32
 800971a:	2b00      	cmp	r3, #0
 800971c:	d009      	beq.n	8009732 <HAL_UART_IRQHandler+0x66>
 800971e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009722:	f003 0320 	and.w	r3, r3, #32
 8009726:	2b00      	cmp	r3, #0
 8009728:	d003      	beq.n	8009732 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800972a:	6878      	ldr	r0, [r7, #4]
 800972c:	f000 fba4 	bl	8009e78 <UART_Receive_IT>
      return;
 8009730:	e273      	b.n	8009c1a <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8009732:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8009736:	2b00      	cmp	r3, #0
 8009738:	f000 80de 	beq.w	80098f8 <HAL_UART_IRQHandler+0x22c>
 800973c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009740:	f003 0301 	and.w	r3, r3, #1
 8009744:	2b00      	cmp	r3, #0
 8009746:	d106      	bne.n	8009756 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8009748:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800974c:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8009750:	2b00      	cmp	r3, #0
 8009752:	f000 80d1 	beq.w	80098f8 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8009756:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800975a:	f003 0301 	and.w	r3, r3, #1
 800975e:	2b00      	cmp	r3, #0
 8009760:	d00b      	beq.n	800977a <HAL_UART_IRQHandler+0xae>
 8009762:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009766:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800976a:	2b00      	cmp	r3, #0
 800976c:	d005      	beq.n	800977a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800976e:	687b      	ldr	r3, [r7, #4]
 8009770:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009772:	f043 0201 	orr.w	r2, r3, #1
 8009776:	687b      	ldr	r3, [r7, #4]
 8009778:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800977a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800977e:	f003 0304 	and.w	r3, r3, #4
 8009782:	2b00      	cmp	r3, #0
 8009784:	d00b      	beq.n	800979e <HAL_UART_IRQHandler+0xd2>
 8009786:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800978a:	f003 0301 	and.w	r3, r3, #1
 800978e:	2b00      	cmp	r3, #0
 8009790:	d005      	beq.n	800979e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009792:	687b      	ldr	r3, [r7, #4]
 8009794:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009796:	f043 0202 	orr.w	r2, r3, #2
 800979a:	687b      	ldr	r3, [r7, #4]
 800979c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800979e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80097a2:	f003 0302 	and.w	r3, r3, #2
 80097a6:	2b00      	cmp	r3, #0
 80097a8:	d00b      	beq.n	80097c2 <HAL_UART_IRQHandler+0xf6>
 80097aa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80097ae:	f003 0301 	and.w	r3, r3, #1
 80097b2:	2b00      	cmp	r3, #0
 80097b4:	d005      	beq.n	80097c2 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80097b6:	687b      	ldr	r3, [r7, #4]
 80097b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80097ba:	f043 0204 	orr.w	r2, r3, #4
 80097be:	687b      	ldr	r3, [r7, #4]
 80097c0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80097c2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80097c6:	f003 0308 	and.w	r3, r3, #8
 80097ca:	2b00      	cmp	r3, #0
 80097cc:	d011      	beq.n	80097f2 <HAL_UART_IRQHandler+0x126>
 80097ce:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80097d2:	f003 0320 	and.w	r3, r3, #32
 80097d6:	2b00      	cmp	r3, #0
 80097d8:	d105      	bne.n	80097e6 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80097da:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80097de:	f003 0301 	and.w	r3, r3, #1
 80097e2:	2b00      	cmp	r3, #0
 80097e4:	d005      	beq.n	80097f2 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80097e6:	687b      	ldr	r3, [r7, #4]
 80097e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80097ea:	f043 0208 	orr.w	r2, r3, #8
 80097ee:	687b      	ldr	r3, [r7, #4]
 80097f0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80097f2:	687b      	ldr	r3, [r7, #4]
 80097f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80097f6:	2b00      	cmp	r3, #0
 80097f8:	f000 820a 	beq.w	8009c10 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80097fc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009800:	f003 0320 	and.w	r3, r3, #32
 8009804:	2b00      	cmp	r3, #0
 8009806:	d008      	beq.n	800981a <HAL_UART_IRQHandler+0x14e>
 8009808:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800980c:	f003 0320 	and.w	r3, r3, #32
 8009810:	2b00      	cmp	r3, #0
 8009812:	d002      	beq.n	800981a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8009814:	6878      	ldr	r0, [r7, #4]
 8009816:	f000 fb2f 	bl	8009e78 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800981a:	687b      	ldr	r3, [r7, #4]
 800981c:	681b      	ldr	r3, [r3, #0]
 800981e:	695b      	ldr	r3, [r3, #20]
 8009820:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009824:	2b40      	cmp	r3, #64	@ 0x40
 8009826:	bf0c      	ite	eq
 8009828:	2301      	moveq	r3, #1
 800982a:	2300      	movne	r3, #0
 800982c:	b2db      	uxtb	r3, r3
 800982e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8009832:	687b      	ldr	r3, [r7, #4]
 8009834:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009836:	f003 0308 	and.w	r3, r3, #8
 800983a:	2b00      	cmp	r3, #0
 800983c:	d103      	bne.n	8009846 <HAL_UART_IRQHandler+0x17a>
 800983e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8009842:	2b00      	cmp	r3, #0
 8009844:	d04f      	beq.n	80098e6 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8009846:	6878      	ldr	r0, [r7, #4]
 8009848:	f000 fa3a 	bl	8009cc0 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800984c:	687b      	ldr	r3, [r7, #4]
 800984e:	681b      	ldr	r3, [r3, #0]
 8009850:	695b      	ldr	r3, [r3, #20]
 8009852:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009856:	2b40      	cmp	r3, #64	@ 0x40
 8009858:	d141      	bne.n	80098de <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800985a:	687b      	ldr	r3, [r7, #4]
 800985c:	681b      	ldr	r3, [r3, #0]
 800985e:	3314      	adds	r3, #20
 8009860:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009864:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8009868:	e853 3f00 	ldrex	r3, [r3]
 800986c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8009870:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8009874:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009878:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800987c:	687b      	ldr	r3, [r7, #4]
 800987e:	681b      	ldr	r3, [r3, #0]
 8009880:	3314      	adds	r3, #20
 8009882:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8009886:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800988a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800988e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8009892:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8009896:	e841 2300 	strex	r3, r2, [r1]
 800989a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800989e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80098a2:	2b00      	cmp	r3, #0
 80098a4:	d1d9      	bne.n	800985a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80098a6:	687b      	ldr	r3, [r7, #4]
 80098a8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80098aa:	2b00      	cmp	r3, #0
 80098ac:	d013      	beq.n	80098d6 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80098ae:	687b      	ldr	r3, [r7, #4]
 80098b0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80098b2:	4a8a      	ldr	r2, [pc, #552]	@ (8009adc <HAL_UART_IRQHandler+0x410>)
 80098b4:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80098b6:	687b      	ldr	r3, [r7, #4]
 80098b8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80098ba:	4618      	mov	r0, r3
 80098bc:	f7fb fd00 	bl	80052c0 <HAL_DMA_Abort_IT>
 80098c0:	4603      	mov	r3, r0
 80098c2:	2b00      	cmp	r3, #0
 80098c4:	d016      	beq.n	80098f4 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80098c6:	687b      	ldr	r3, [r7, #4]
 80098c8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80098ca:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80098cc:	687a      	ldr	r2, [r7, #4]
 80098ce:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80098d0:	4610      	mov	r0, r2
 80098d2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80098d4:	e00e      	b.n	80098f4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80098d6:	6878      	ldr	r0, [r7, #4]
 80098d8:	f000 f9a2 	bl	8009c20 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80098dc:	e00a      	b.n	80098f4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80098de:	6878      	ldr	r0, [r7, #4]
 80098e0:	f000 f99e 	bl	8009c20 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80098e4:	e006      	b.n	80098f4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80098e6:	6878      	ldr	r0, [r7, #4]
 80098e8:	f000 f99a 	bl	8009c20 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80098ec:	687b      	ldr	r3, [r7, #4]
 80098ee:	2200      	movs	r2, #0
 80098f0:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 80098f2:	e18d      	b.n	8009c10 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80098f4:	bf00      	nop
    return;
 80098f6:	e18b      	b.n	8009c10 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80098f8:	687b      	ldr	r3, [r7, #4]
 80098fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80098fc:	2b01      	cmp	r3, #1
 80098fe:	f040 8167 	bne.w	8009bd0 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8009902:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009906:	f003 0310 	and.w	r3, r3, #16
 800990a:	2b00      	cmp	r3, #0
 800990c:	f000 8160 	beq.w	8009bd0 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8009910:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009914:	f003 0310 	and.w	r3, r3, #16
 8009918:	2b00      	cmp	r3, #0
 800991a:	f000 8159 	beq.w	8009bd0 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800991e:	2300      	movs	r3, #0
 8009920:	60bb      	str	r3, [r7, #8]
 8009922:	687b      	ldr	r3, [r7, #4]
 8009924:	681b      	ldr	r3, [r3, #0]
 8009926:	681b      	ldr	r3, [r3, #0]
 8009928:	60bb      	str	r3, [r7, #8]
 800992a:	687b      	ldr	r3, [r7, #4]
 800992c:	681b      	ldr	r3, [r3, #0]
 800992e:	685b      	ldr	r3, [r3, #4]
 8009930:	60bb      	str	r3, [r7, #8]
 8009932:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009934:	687b      	ldr	r3, [r7, #4]
 8009936:	681b      	ldr	r3, [r3, #0]
 8009938:	695b      	ldr	r3, [r3, #20]
 800993a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800993e:	2b40      	cmp	r3, #64	@ 0x40
 8009940:	f040 80ce 	bne.w	8009ae0 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8009944:	687b      	ldr	r3, [r7, #4]
 8009946:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009948:	681b      	ldr	r3, [r3, #0]
 800994a:	685b      	ldr	r3, [r3, #4]
 800994c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8009950:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8009954:	2b00      	cmp	r3, #0
 8009956:	f000 80a9 	beq.w	8009aac <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800995a:	687b      	ldr	r3, [r7, #4]
 800995c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800995e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8009962:	429a      	cmp	r2, r3
 8009964:	f080 80a2 	bcs.w	8009aac <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8009968:	687b      	ldr	r3, [r7, #4]
 800996a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800996e:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8009970:	687b      	ldr	r3, [r7, #4]
 8009972:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009974:	69db      	ldr	r3, [r3, #28]
 8009976:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800997a:	f000 8088 	beq.w	8009a8e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800997e:	687b      	ldr	r3, [r7, #4]
 8009980:	681b      	ldr	r3, [r3, #0]
 8009982:	330c      	adds	r3, #12
 8009984:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009988:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800998c:	e853 3f00 	ldrex	r3, [r3]
 8009990:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8009994:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8009998:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800999c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80099a0:	687b      	ldr	r3, [r7, #4]
 80099a2:	681b      	ldr	r3, [r3, #0]
 80099a4:	330c      	adds	r3, #12
 80099a6:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80099aa:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80099ae:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80099b2:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80099b6:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80099ba:	e841 2300 	strex	r3, r2, [r1]
 80099be:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80099c2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80099c6:	2b00      	cmp	r3, #0
 80099c8:	d1d9      	bne.n	800997e <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80099ca:	687b      	ldr	r3, [r7, #4]
 80099cc:	681b      	ldr	r3, [r3, #0]
 80099ce:	3314      	adds	r3, #20
 80099d0:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80099d2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80099d4:	e853 3f00 	ldrex	r3, [r3]
 80099d8:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80099da:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80099dc:	f023 0301 	bic.w	r3, r3, #1
 80099e0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80099e4:	687b      	ldr	r3, [r7, #4]
 80099e6:	681b      	ldr	r3, [r3, #0]
 80099e8:	3314      	adds	r3, #20
 80099ea:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80099ee:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80099f2:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80099f4:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80099f6:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80099fa:	e841 2300 	strex	r3, r2, [r1]
 80099fe:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8009a00:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009a02:	2b00      	cmp	r3, #0
 8009a04:	d1e1      	bne.n	80099ca <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009a06:	687b      	ldr	r3, [r7, #4]
 8009a08:	681b      	ldr	r3, [r3, #0]
 8009a0a:	3314      	adds	r3, #20
 8009a0c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a0e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009a10:	e853 3f00 	ldrex	r3, [r3]
 8009a14:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8009a16:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009a18:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009a1c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8009a20:	687b      	ldr	r3, [r7, #4]
 8009a22:	681b      	ldr	r3, [r3, #0]
 8009a24:	3314      	adds	r3, #20
 8009a26:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8009a2a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8009a2c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a2e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8009a30:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8009a32:	e841 2300 	strex	r3, r2, [r1]
 8009a36:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8009a38:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009a3a:	2b00      	cmp	r3, #0
 8009a3c:	d1e3      	bne.n	8009a06 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8009a3e:	687b      	ldr	r3, [r7, #4]
 8009a40:	2220      	movs	r2, #32
 8009a42:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009a46:	687b      	ldr	r3, [r7, #4]
 8009a48:	2200      	movs	r2, #0
 8009a4a:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009a4c:	687b      	ldr	r3, [r7, #4]
 8009a4e:	681b      	ldr	r3, [r3, #0]
 8009a50:	330c      	adds	r3, #12
 8009a52:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a54:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009a56:	e853 3f00 	ldrex	r3, [r3]
 8009a5a:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8009a5c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009a5e:	f023 0310 	bic.w	r3, r3, #16
 8009a62:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8009a66:	687b      	ldr	r3, [r7, #4]
 8009a68:	681b      	ldr	r3, [r3, #0]
 8009a6a:	330c      	adds	r3, #12
 8009a6c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8009a70:	65ba      	str	r2, [r7, #88]	@ 0x58
 8009a72:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a74:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8009a76:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8009a78:	e841 2300 	strex	r3, r2, [r1]
 8009a7c:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8009a7e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009a80:	2b00      	cmp	r3, #0
 8009a82:	d1e3      	bne.n	8009a4c <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8009a84:	687b      	ldr	r3, [r7, #4]
 8009a86:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009a88:	4618      	mov	r0, r3
 8009a8a:	f7fb fba9 	bl	80051e0 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8009a8e:	687b      	ldr	r3, [r7, #4]
 8009a90:	2202      	movs	r2, #2
 8009a92:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8009a94:	687b      	ldr	r3, [r7, #4]
 8009a96:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8009a98:	687b      	ldr	r3, [r7, #4]
 8009a9a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8009a9c:	b29b      	uxth	r3, r3
 8009a9e:	1ad3      	subs	r3, r2, r3
 8009aa0:	b29b      	uxth	r3, r3
 8009aa2:	4619      	mov	r1, r3
 8009aa4:	6878      	ldr	r0, [r7, #4]
 8009aa6:	f000 f8c5 	bl	8009c34 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8009aaa:	e0b3      	b.n	8009c14 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8009aac:	687b      	ldr	r3, [r7, #4]
 8009aae:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8009ab0:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8009ab4:	429a      	cmp	r2, r3
 8009ab6:	f040 80ad 	bne.w	8009c14 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8009aba:	687b      	ldr	r3, [r7, #4]
 8009abc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009abe:	69db      	ldr	r3, [r3, #28]
 8009ac0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009ac4:	f040 80a6 	bne.w	8009c14 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8009ac8:	687b      	ldr	r3, [r7, #4]
 8009aca:	2202      	movs	r2, #2
 8009acc:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009ace:	687b      	ldr	r3, [r7, #4]
 8009ad0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8009ad2:	4619      	mov	r1, r3
 8009ad4:	6878      	ldr	r0, [r7, #4]
 8009ad6:	f000 f8ad 	bl	8009c34 <HAL_UARTEx_RxEventCallback>
      return;
 8009ada:	e09b      	b.n	8009c14 <HAL_UART_IRQHandler+0x548>
 8009adc:	08009d87 	.word	0x08009d87
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8009ae0:	687b      	ldr	r3, [r7, #4]
 8009ae2:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8009ae4:	687b      	ldr	r3, [r7, #4]
 8009ae6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8009ae8:	b29b      	uxth	r3, r3
 8009aea:	1ad3      	subs	r3, r2, r3
 8009aec:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8009af0:	687b      	ldr	r3, [r7, #4]
 8009af2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8009af4:	b29b      	uxth	r3, r3
 8009af6:	2b00      	cmp	r3, #0
 8009af8:	f000 808e 	beq.w	8009c18 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8009afc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8009b00:	2b00      	cmp	r3, #0
 8009b02:	f000 8089 	beq.w	8009c18 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009b06:	687b      	ldr	r3, [r7, #4]
 8009b08:	681b      	ldr	r3, [r3, #0]
 8009b0a:	330c      	adds	r3, #12
 8009b0c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b0e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009b10:	e853 3f00 	ldrex	r3, [r3]
 8009b14:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009b16:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009b18:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009b1c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8009b20:	687b      	ldr	r3, [r7, #4]
 8009b22:	681b      	ldr	r3, [r3, #0]
 8009b24:	330c      	adds	r3, #12
 8009b26:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8009b2a:	647a      	str	r2, [r7, #68]	@ 0x44
 8009b2c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b2e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009b30:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009b32:	e841 2300 	strex	r3, r2, [r1]
 8009b36:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009b38:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009b3a:	2b00      	cmp	r3, #0
 8009b3c:	d1e3      	bne.n	8009b06 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009b3e:	687b      	ldr	r3, [r7, #4]
 8009b40:	681b      	ldr	r3, [r3, #0]
 8009b42:	3314      	adds	r3, #20
 8009b44:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b48:	e853 3f00 	ldrex	r3, [r3]
 8009b4c:	623b      	str	r3, [r7, #32]
   return(result);
 8009b4e:	6a3b      	ldr	r3, [r7, #32]
 8009b50:	f023 0301 	bic.w	r3, r3, #1
 8009b54:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8009b58:	687b      	ldr	r3, [r7, #4]
 8009b5a:	681b      	ldr	r3, [r3, #0]
 8009b5c:	3314      	adds	r3, #20
 8009b5e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8009b62:	633a      	str	r2, [r7, #48]	@ 0x30
 8009b64:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b66:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009b68:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009b6a:	e841 2300 	strex	r3, r2, [r1]
 8009b6e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009b70:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009b72:	2b00      	cmp	r3, #0
 8009b74:	d1e3      	bne.n	8009b3e <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8009b76:	687b      	ldr	r3, [r7, #4]
 8009b78:	2220      	movs	r2, #32
 8009b7a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009b7e:	687b      	ldr	r3, [r7, #4]
 8009b80:	2200      	movs	r2, #0
 8009b82:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009b84:	687b      	ldr	r3, [r7, #4]
 8009b86:	681b      	ldr	r3, [r3, #0]
 8009b88:	330c      	adds	r3, #12
 8009b8a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b8c:	693b      	ldr	r3, [r7, #16]
 8009b8e:	e853 3f00 	ldrex	r3, [r3]
 8009b92:	60fb      	str	r3, [r7, #12]
   return(result);
 8009b94:	68fb      	ldr	r3, [r7, #12]
 8009b96:	f023 0310 	bic.w	r3, r3, #16
 8009b9a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8009b9e:	687b      	ldr	r3, [r7, #4]
 8009ba0:	681b      	ldr	r3, [r3, #0]
 8009ba2:	330c      	adds	r3, #12
 8009ba4:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8009ba8:	61fa      	str	r2, [r7, #28]
 8009baa:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009bac:	69b9      	ldr	r1, [r7, #24]
 8009bae:	69fa      	ldr	r2, [r7, #28]
 8009bb0:	e841 2300 	strex	r3, r2, [r1]
 8009bb4:	617b      	str	r3, [r7, #20]
   return(result);
 8009bb6:	697b      	ldr	r3, [r7, #20]
 8009bb8:	2b00      	cmp	r3, #0
 8009bba:	d1e3      	bne.n	8009b84 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8009bbc:	687b      	ldr	r3, [r7, #4]
 8009bbe:	2202      	movs	r2, #2
 8009bc0:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8009bc2:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8009bc6:	4619      	mov	r1, r3
 8009bc8:	6878      	ldr	r0, [r7, #4]
 8009bca:	f000 f833 	bl	8009c34 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8009bce:	e023      	b.n	8009c18 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8009bd0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009bd4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009bd8:	2b00      	cmp	r3, #0
 8009bda:	d009      	beq.n	8009bf0 <HAL_UART_IRQHandler+0x524>
 8009bdc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009be0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009be4:	2b00      	cmp	r3, #0
 8009be6:	d003      	beq.n	8009bf0 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8009be8:	6878      	ldr	r0, [r7, #4]
 8009bea:	f000 f8dd 	bl	8009da8 <UART_Transmit_IT>
    return;
 8009bee:	e014      	b.n	8009c1a <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8009bf0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009bf4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009bf8:	2b00      	cmp	r3, #0
 8009bfa:	d00e      	beq.n	8009c1a <HAL_UART_IRQHandler+0x54e>
 8009bfc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009c00:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009c04:	2b00      	cmp	r3, #0
 8009c06:	d008      	beq.n	8009c1a <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8009c08:	6878      	ldr	r0, [r7, #4]
 8009c0a:	f000 f91d 	bl	8009e48 <UART_EndTransmit_IT>
    return;
 8009c0e:	e004      	b.n	8009c1a <HAL_UART_IRQHandler+0x54e>
    return;
 8009c10:	bf00      	nop
 8009c12:	e002      	b.n	8009c1a <HAL_UART_IRQHandler+0x54e>
      return;
 8009c14:	bf00      	nop
 8009c16:	e000      	b.n	8009c1a <HAL_UART_IRQHandler+0x54e>
      return;
 8009c18:	bf00      	nop
  }
}
 8009c1a:	37e8      	adds	r7, #232	@ 0xe8
 8009c1c:	46bd      	mov	sp, r7
 8009c1e:	bd80      	pop	{r7, pc}

08009c20 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8009c20:	b480      	push	{r7}
 8009c22:	b083      	sub	sp, #12
 8009c24:	af00      	add	r7, sp, #0
 8009c26:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8009c28:	bf00      	nop
 8009c2a:	370c      	adds	r7, #12
 8009c2c:	46bd      	mov	sp, r7
 8009c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c32:	4770      	bx	lr

08009c34 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8009c34:	b480      	push	{r7}
 8009c36:	b083      	sub	sp, #12
 8009c38:	af00      	add	r7, sp, #0
 8009c3a:	6078      	str	r0, [r7, #4]
 8009c3c:	460b      	mov	r3, r1
 8009c3e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8009c40:	bf00      	nop
 8009c42:	370c      	adds	r7, #12
 8009c44:	46bd      	mov	sp, r7
 8009c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c4a:	4770      	bx	lr

08009c4c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009c4c:	b480      	push	{r7}
 8009c4e:	b085      	sub	sp, #20
 8009c50:	af00      	add	r7, sp, #0
 8009c52:	60f8      	str	r0, [r7, #12]
 8009c54:	60b9      	str	r1, [r7, #8]
 8009c56:	4613      	mov	r3, r2
 8009c58:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8009c5a:	68fb      	ldr	r3, [r7, #12]
 8009c5c:	68ba      	ldr	r2, [r7, #8]
 8009c5e:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8009c60:	68fb      	ldr	r3, [r7, #12]
 8009c62:	88fa      	ldrh	r2, [r7, #6]
 8009c64:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8009c66:	68fb      	ldr	r3, [r7, #12]
 8009c68:	88fa      	ldrh	r2, [r7, #6]
 8009c6a:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009c6c:	68fb      	ldr	r3, [r7, #12]
 8009c6e:	2200      	movs	r2, #0
 8009c70:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8009c72:	68fb      	ldr	r3, [r7, #12]
 8009c74:	2222      	movs	r2, #34	@ 0x22
 8009c76:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8009c7a:	68fb      	ldr	r3, [r7, #12]
 8009c7c:	691b      	ldr	r3, [r3, #16]
 8009c7e:	2b00      	cmp	r3, #0
 8009c80:	d007      	beq.n	8009c92 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8009c82:	68fb      	ldr	r3, [r7, #12]
 8009c84:	681b      	ldr	r3, [r3, #0]
 8009c86:	68da      	ldr	r2, [r3, #12]
 8009c88:	68fb      	ldr	r3, [r7, #12]
 8009c8a:	681b      	ldr	r3, [r3, #0]
 8009c8c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8009c90:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8009c92:	68fb      	ldr	r3, [r7, #12]
 8009c94:	681b      	ldr	r3, [r3, #0]
 8009c96:	695a      	ldr	r2, [r3, #20]
 8009c98:	68fb      	ldr	r3, [r7, #12]
 8009c9a:	681b      	ldr	r3, [r3, #0]
 8009c9c:	f042 0201 	orr.w	r2, r2, #1
 8009ca0:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8009ca2:	68fb      	ldr	r3, [r7, #12]
 8009ca4:	681b      	ldr	r3, [r3, #0]
 8009ca6:	68da      	ldr	r2, [r3, #12]
 8009ca8:	68fb      	ldr	r3, [r7, #12]
 8009caa:	681b      	ldr	r3, [r3, #0]
 8009cac:	f042 0220 	orr.w	r2, r2, #32
 8009cb0:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8009cb2:	2300      	movs	r3, #0
}
 8009cb4:	4618      	mov	r0, r3
 8009cb6:	3714      	adds	r7, #20
 8009cb8:	46bd      	mov	sp, r7
 8009cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cbe:	4770      	bx	lr

08009cc0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009cc0:	b480      	push	{r7}
 8009cc2:	b095      	sub	sp, #84	@ 0x54
 8009cc4:	af00      	add	r7, sp, #0
 8009cc6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009cc8:	687b      	ldr	r3, [r7, #4]
 8009cca:	681b      	ldr	r3, [r3, #0]
 8009ccc:	330c      	adds	r3, #12
 8009cce:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009cd0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009cd2:	e853 3f00 	ldrex	r3, [r3]
 8009cd6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8009cd8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009cda:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009cde:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009ce0:	687b      	ldr	r3, [r7, #4]
 8009ce2:	681b      	ldr	r3, [r3, #0]
 8009ce4:	330c      	adds	r3, #12
 8009ce6:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8009ce8:	643a      	str	r2, [r7, #64]	@ 0x40
 8009cea:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009cec:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8009cee:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009cf0:	e841 2300 	strex	r3, r2, [r1]
 8009cf4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009cf6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009cf8:	2b00      	cmp	r3, #0
 8009cfa:	d1e5      	bne.n	8009cc8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009cfc:	687b      	ldr	r3, [r7, #4]
 8009cfe:	681b      	ldr	r3, [r3, #0]
 8009d00:	3314      	adds	r3, #20
 8009d02:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d04:	6a3b      	ldr	r3, [r7, #32]
 8009d06:	e853 3f00 	ldrex	r3, [r3]
 8009d0a:	61fb      	str	r3, [r7, #28]
   return(result);
 8009d0c:	69fb      	ldr	r3, [r7, #28]
 8009d0e:	f023 0301 	bic.w	r3, r3, #1
 8009d12:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009d14:	687b      	ldr	r3, [r7, #4]
 8009d16:	681b      	ldr	r3, [r3, #0]
 8009d18:	3314      	adds	r3, #20
 8009d1a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009d1c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8009d1e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d20:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009d22:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009d24:	e841 2300 	strex	r3, r2, [r1]
 8009d28:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009d2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d2c:	2b00      	cmp	r3, #0
 8009d2e:	d1e5      	bne.n	8009cfc <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009d30:	687b      	ldr	r3, [r7, #4]
 8009d32:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009d34:	2b01      	cmp	r3, #1
 8009d36:	d119      	bne.n	8009d6c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009d38:	687b      	ldr	r3, [r7, #4]
 8009d3a:	681b      	ldr	r3, [r3, #0]
 8009d3c:	330c      	adds	r3, #12
 8009d3e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d40:	68fb      	ldr	r3, [r7, #12]
 8009d42:	e853 3f00 	ldrex	r3, [r3]
 8009d46:	60bb      	str	r3, [r7, #8]
   return(result);
 8009d48:	68bb      	ldr	r3, [r7, #8]
 8009d4a:	f023 0310 	bic.w	r3, r3, #16
 8009d4e:	647b      	str	r3, [r7, #68]	@ 0x44
 8009d50:	687b      	ldr	r3, [r7, #4]
 8009d52:	681b      	ldr	r3, [r3, #0]
 8009d54:	330c      	adds	r3, #12
 8009d56:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009d58:	61ba      	str	r2, [r7, #24]
 8009d5a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d5c:	6979      	ldr	r1, [r7, #20]
 8009d5e:	69ba      	ldr	r2, [r7, #24]
 8009d60:	e841 2300 	strex	r3, r2, [r1]
 8009d64:	613b      	str	r3, [r7, #16]
   return(result);
 8009d66:	693b      	ldr	r3, [r7, #16]
 8009d68:	2b00      	cmp	r3, #0
 8009d6a:	d1e5      	bne.n	8009d38 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009d6c:	687b      	ldr	r3, [r7, #4]
 8009d6e:	2220      	movs	r2, #32
 8009d70:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009d74:	687b      	ldr	r3, [r7, #4]
 8009d76:	2200      	movs	r2, #0
 8009d78:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8009d7a:	bf00      	nop
 8009d7c:	3754      	adds	r7, #84	@ 0x54
 8009d7e:	46bd      	mov	sp, r7
 8009d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d84:	4770      	bx	lr

08009d86 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009d86:	b580      	push	{r7, lr}
 8009d88:	b084      	sub	sp, #16
 8009d8a:	af00      	add	r7, sp, #0
 8009d8c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009d8e:	687b      	ldr	r3, [r7, #4]
 8009d90:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009d92:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8009d94:	68fb      	ldr	r3, [r7, #12]
 8009d96:	2200      	movs	r2, #0
 8009d98:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009d9a:	68f8      	ldr	r0, [r7, #12]
 8009d9c:	f7ff ff40 	bl	8009c20 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009da0:	bf00      	nop
 8009da2:	3710      	adds	r7, #16
 8009da4:	46bd      	mov	sp, r7
 8009da6:	bd80      	pop	{r7, pc}

08009da8 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8009da8:	b480      	push	{r7}
 8009daa:	b085      	sub	sp, #20
 8009dac:	af00      	add	r7, sp, #0
 8009dae:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8009db0:	687b      	ldr	r3, [r7, #4]
 8009db2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009db6:	b2db      	uxtb	r3, r3
 8009db8:	2b21      	cmp	r3, #33	@ 0x21
 8009dba:	d13e      	bne.n	8009e3a <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009dbc:	687b      	ldr	r3, [r7, #4]
 8009dbe:	689b      	ldr	r3, [r3, #8]
 8009dc0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009dc4:	d114      	bne.n	8009df0 <UART_Transmit_IT+0x48>
 8009dc6:	687b      	ldr	r3, [r7, #4]
 8009dc8:	691b      	ldr	r3, [r3, #16]
 8009dca:	2b00      	cmp	r3, #0
 8009dcc:	d110      	bne.n	8009df0 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8009dce:	687b      	ldr	r3, [r7, #4]
 8009dd0:	6a1b      	ldr	r3, [r3, #32]
 8009dd2:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8009dd4:	68fb      	ldr	r3, [r7, #12]
 8009dd6:	881b      	ldrh	r3, [r3, #0]
 8009dd8:	461a      	mov	r2, r3
 8009dda:	687b      	ldr	r3, [r7, #4]
 8009ddc:	681b      	ldr	r3, [r3, #0]
 8009dde:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009de2:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8009de4:	687b      	ldr	r3, [r7, #4]
 8009de6:	6a1b      	ldr	r3, [r3, #32]
 8009de8:	1c9a      	adds	r2, r3, #2
 8009dea:	687b      	ldr	r3, [r7, #4]
 8009dec:	621a      	str	r2, [r3, #32]
 8009dee:	e008      	b.n	8009e02 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8009df0:	687b      	ldr	r3, [r7, #4]
 8009df2:	6a1b      	ldr	r3, [r3, #32]
 8009df4:	1c59      	adds	r1, r3, #1
 8009df6:	687a      	ldr	r2, [r7, #4]
 8009df8:	6211      	str	r1, [r2, #32]
 8009dfa:	781a      	ldrb	r2, [r3, #0]
 8009dfc:	687b      	ldr	r3, [r7, #4]
 8009dfe:	681b      	ldr	r3, [r3, #0]
 8009e00:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8009e02:	687b      	ldr	r3, [r7, #4]
 8009e04:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8009e06:	b29b      	uxth	r3, r3
 8009e08:	3b01      	subs	r3, #1
 8009e0a:	b29b      	uxth	r3, r3
 8009e0c:	687a      	ldr	r2, [r7, #4]
 8009e0e:	4619      	mov	r1, r3
 8009e10:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8009e12:	2b00      	cmp	r3, #0
 8009e14:	d10f      	bne.n	8009e36 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8009e16:	687b      	ldr	r3, [r7, #4]
 8009e18:	681b      	ldr	r3, [r3, #0]
 8009e1a:	68da      	ldr	r2, [r3, #12]
 8009e1c:	687b      	ldr	r3, [r7, #4]
 8009e1e:	681b      	ldr	r3, [r3, #0]
 8009e20:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8009e24:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8009e26:	687b      	ldr	r3, [r7, #4]
 8009e28:	681b      	ldr	r3, [r3, #0]
 8009e2a:	68da      	ldr	r2, [r3, #12]
 8009e2c:	687b      	ldr	r3, [r7, #4]
 8009e2e:	681b      	ldr	r3, [r3, #0]
 8009e30:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009e34:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8009e36:	2300      	movs	r3, #0
 8009e38:	e000      	b.n	8009e3c <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8009e3a:	2302      	movs	r3, #2
  }
}
 8009e3c:	4618      	mov	r0, r3
 8009e3e:	3714      	adds	r7, #20
 8009e40:	46bd      	mov	sp, r7
 8009e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e46:	4770      	bx	lr

08009e48 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8009e48:	b580      	push	{r7, lr}
 8009e4a:	b082      	sub	sp, #8
 8009e4c:	af00      	add	r7, sp, #0
 8009e4e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8009e50:	687b      	ldr	r3, [r7, #4]
 8009e52:	681b      	ldr	r3, [r3, #0]
 8009e54:	68da      	ldr	r2, [r3, #12]
 8009e56:	687b      	ldr	r3, [r7, #4]
 8009e58:	681b      	ldr	r3, [r3, #0]
 8009e5a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009e5e:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009e60:	687b      	ldr	r3, [r7, #4]
 8009e62:	2220      	movs	r2, #32
 8009e64:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8009e68:	6878      	ldr	r0, [r7, #4]
 8009e6a:	f7f7 fa07 	bl	800127c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8009e6e:	2300      	movs	r3, #0
}
 8009e70:	4618      	mov	r0, r3
 8009e72:	3708      	adds	r7, #8
 8009e74:	46bd      	mov	sp, r7
 8009e76:	bd80      	pop	{r7, pc}

08009e78 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8009e78:	b580      	push	{r7, lr}
 8009e7a:	b08c      	sub	sp, #48	@ 0x30
 8009e7c:	af00      	add	r7, sp, #0
 8009e7e:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8009e80:	2300      	movs	r3, #0
 8009e82:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8009e84:	2300      	movs	r3, #0
 8009e86:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009e88:	687b      	ldr	r3, [r7, #4]
 8009e8a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8009e8e:	b2db      	uxtb	r3, r3
 8009e90:	2b22      	cmp	r3, #34	@ 0x22
 8009e92:	f040 80aa 	bne.w	8009fea <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009e96:	687b      	ldr	r3, [r7, #4]
 8009e98:	689b      	ldr	r3, [r3, #8]
 8009e9a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009e9e:	d115      	bne.n	8009ecc <UART_Receive_IT+0x54>
 8009ea0:	687b      	ldr	r3, [r7, #4]
 8009ea2:	691b      	ldr	r3, [r3, #16]
 8009ea4:	2b00      	cmp	r3, #0
 8009ea6:	d111      	bne.n	8009ecc <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8009ea8:	687b      	ldr	r3, [r7, #4]
 8009eaa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009eac:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8009eae:	687b      	ldr	r3, [r7, #4]
 8009eb0:	681b      	ldr	r3, [r3, #0]
 8009eb2:	685b      	ldr	r3, [r3, #4]
 8009eb4:	b29b      	uxth	r3, r3
 8009eb6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009eba:	b29a      	uxth	r2, r3
 8009ebc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009ebe:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8009ec0:	687b      	ldr	r3, [r7, #4]
 8009ec2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009ec4:	1c9a      	adds	r2, r3, #2
 8009ec6:	687b      	ldr	r3, [r7, #4]
 8009ec8:	629a      	str	r2, [r3, #40]	@ 0x28
 8009eca:	e024      	b.n	8009f16 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8009ecc:	687b      	ldr	r3, [r7, #4]
 8009ece:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009ed0:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8009ed2:	687b      	ldr	r3, [r7, #4]
 8009ed4:	689b      	ldr	r3, [r3, #8]
 8009ed6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009eda:	d007      	beq.n	8009eec <UART_Receive_IT+0x74>
 8009edc:	687b      	ldr	r3, [r7, #4]
 8009ede:	689b      	ldr	r3, [r3, #8]
 8009ee0:	2b00      	cmp	r3, #0
 8009ee2:	d10a      	bne.n	8009efa <UART_Receive_IT+0x82>
 8009ee4:	687b      	ldr	r3, [r7, #4]
 8009ee6:	691b      	ldr	r3, [r3, #16]
 8009ee8:	2b00      	cmp	r3, #0
 8009eea:	d106      	bne.n	8009efa <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8009eec:	687b      	ldr	r3, [r7, #4]
 8009eee:	681b      	ldr	r3, [r3, #0]
 8009ef0:	685b      	ldr	r3, [r3, #4]
 8009ef2:	b2da      	uxtb	r2, r3
 8009ef4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009ef6:	701a      	strb	r2, [r3, #0]
 8009ef8:	e008      	b.n	8009f0c <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8009efa:	687b      	ldr	r3, [r7, #4]
 8009efc:	681b      	ldr	r3, [r3, #0]
 8009efe:	685b      	ldr	r3, [r3, #4]
 8009f00:	b2db      	uxtb	r3, r3
 8009f02:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009f06:	b2da      	uxtb	r2, r3
 8009f08:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009f0a:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8009f0c:	687b      	ldr	r3, [r7, #4]
 8009f0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009f10:	1c5a      	adds	r2, r3, #1
 8009f12:	687b      	ldr	r3, [r7, #4]
 8009f14:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8009f16:	687b      	ldr	r3, [r7, #4]
 8009f18:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8009f1a:	b29b      	uxth	r3, r3
 8009f1c:	3b01      	subs	r3, #1
 8009f1e:	b29b      	uxth	r3, r3
 8009f20:	687a      	ldr	r2, [r7, #4]
 8009f22:	4619      	mov	r1, r3
 8009f24:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8009f26:	2b00      	cmp	r3, #0
 8009f28:	d15d      	bne.n	8009fe6 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8009f2a:	687b      	ldr	r3, [r7, #4]
 8009f2c:	681b      	ldr	r3, [r3, #0]
 8009f2e:	68da      	ldr	r2, [r3, #12]
 8009f30:	687b      	ldr	r3, [r7, #4]
 8009f32:	681b      	ldr	r3, [r3, #0]
 8009f34:	f022 0220 	bic.w	r2, r2, #32
 8009f38:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8009f3a:	687b      	ldr	r3, [r7, #4]
 8009f3c:	681b      	ldr	r3, [r3, #0]
 8009f3e:	68da      	ldr	r2, [r3, #12]
 8009f40:	687b      	ldr	r3, [r7, #4]
 8009f42:	681b      	ldr	r3, [r3, #0]
 8009f44:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8009f48:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8009f4a:	687b      	ldr	r3, [r7, #4]
 8009f4c:	681b      	ldr	r3, [r3, #0]
 8009f4e:	695a      	ldr	r2, [r3, #20]
 8009f50:	687b      	ldr	r3, [r7, #4]
 8009f52:	681b      	ldr	r3, [r3, #0]
 8009f54:	f022 0201 	bic.w	r2, r2, #1
 8009f58:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8009f5a:	687b      	ldr	r3, [r7, #4]
 8009f5c:	2220      	movs	r2, #32
 8009f5e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009f62:	687b      	ldr	r3, [r7, #4]
 8009f64:	2200      	movs	r2, #0
 8009f66:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009f68:	687b      	ldr	r3, [r7, #4]
 8009f6a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009f6c:	2b01      	cmp	r3, #1
 8009f6e:	d135      	bne.n	8009fdc <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009f70:	687b      	ldr	r3, [r7, #4]
 8009f72:	2200      	movs	r2, #0
 8009f74:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009f76:	687b      	ldr	r3, [r7, #4]
 8009f78:	681b      	ldr	r3, [r3, #0]
 8009f7a:	330c      	adds	r3, #12
 8009f7c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009f7e:	697b      	ldr	r3, [r7, #20]
 8009f80:	e853 3f00 	ldrex	r3, [r3]
 8009f84:	613b      	str	r3, [r7, #16]
   return(result);
 8009f86:	693b      	ldr	r3, [r7, #16]
 8009f88:	f023 0310 	bic.w	r3, r3, #16
 8009f8c:	627b      	str	r3, [r7, #36]	@ 0x24
 8009f8e:	687b      	ldr	r3, [r7, #4]
 8009f90:	681b      	ldr	r3, [r3, #0]
 8009f92:	330c      	adds	r3, #12
 8009f94:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009f96:	623a      	str	r2, [r7, #32]
 8009f98:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f9a:	69f9      	ldr	r1, [r7, #28]
 8009f9c:	6a3a      	ldr	r2, [r7, #32]
 8009f9e:	e841 2300 	strex	r3, r2, [r1]
 8009fa2:	61bb      	str	r3, [r7, #24]
   return(result);
 8009fa4:	69bb      	ldr	r3, [r7, #24]
 8009fa6:	2b00      	cmp	r3, #0
 8009fa8:	d1e5      	bne.n	8009f76 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8009faa:	687b      	ldr	r3, [r7, #4]
 8009fac:	681b      	ldr	r3, [r3, #0]
 8009fae:	681b      	ldr	r3, [r3, #0]
 8009fb0:	f003 0310 	and.w	r3, r3, #16
 8009fb4:	2b10      	cmp	r3, #16
 8009fb6:	d10a      	bne.n	8009fce <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8009fb8:	2300      	movs	r3, #0
 8009fba:	60fb      	str	r3, [r7, #12]
 8009fbc:	687b      	ldr	r3, [r7, #4]
 8009fbe:	681b      	ldr	r3, [r3, #0]
 8009fc0:	681b      	ldr	r3, [r3, #0]
 8009fc2:	60fb      	str	r3, [r7, #12]
 8009fc4:	687b      	ldr	r3, [r7, #4]
 8009fc6:	681b      	ldr	r3, [r3, #0]
 8009fc8:	685b      	ldr	r3, [r3, #4]
 8009fca:	60fb      	str	r3, [r7, #12]
 8009fcc:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009fce:	687b      	ldr	r3, [r7, #4]
 8009fd0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8009fd2:	4619      	mov	r1, r3
 8009fd4:	6878      	ldr	r0, [r7, #4]
 8009fd6:	f7ff fe2d 	bl	8009c34 <HAL_UARTEx_RxEventCallback>
 8009fda:	e002      	b.n	8009fe2 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8009fdc:	6878      	ldr	r0, [r7, #4]
 8009fde:	f7f7 f97b 	bl	80012d8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8009fe2:	2300      	movs	r3, #0
 8009fe4:	e002      	b.n	8009fec <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8009fe6:	2300      	movs	r3, #0
 8009fe8:	e000      	b.n	8009fec <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8009fea:	2302      	movs	r3, #2
  }
}
 8009fec:	4618      	mov	r0, r3
 8009fee:	3730      	adds	r7, #48	@ 0x30
 8009ff0:	46bd      	mov	sp, r7
 8009ff2:	bd80      	pop	{r7, pc}

08009ff4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009ff4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009ff8:	b0c0      	sub	sp, #256	@ 0x100
 8009ffa:	af00      	add	r7, sp, #0
 8009ffc:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a000:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a004:	681b      	ldr	r3, [r3, #0]
 800a006:	691b      	ldr	r3, [r3, #16]
 800a008:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800a00c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a010:	68d9      	ldr	r1, [r3, #12]
 800a012:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a016:	681a      	ldr	r2, [r3, #0]
 800a018:	ea40 0301 	orr.w	r3, r0, r1
 800a01c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800a01e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a022:	689a      	ldr	r2, [r3, #8]
 800a024:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a028:	691b      	ldr	r3, [r3, #16]
 800a02a:	431a      	orrs	r2, r3
 800a02c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a030:	695b      	ldr	r3, [r3, #20]
 800a032:	431a      	orrs	r2, r3
 800a034:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a038:	69db      	ldr	r3, [r3, #28]
 800a03a:	4313      	orrs	r3, r2
 800a03c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800a040:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a044:	681b      	ldr	r3, [r3, #0]
 800a046:	68db      	ldr	r3, [r3, #12]
 800a048:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800a04c:	f021 010c 	bic.w	r1, r1, #12
 800a050:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a054:	681a      	ldr	r2, [r3, #0]
 800a056:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800a05a:	430b      	orrs	r3, r1
 800a05c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800a05e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a062:	681b      	ldr	r3, [r3, #0]
 800a064:	695b      	ldr	r3, [r3, #20]
 800a066:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800a06a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a06e:	6999      	ldr	r1, [r3, #24]
 800a070:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a074:	681a      	ldr	r2, [r3, #0]
 800a076:	ea40 0301 	orr.w	r3, r0, r1
 800a07a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800a07c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a080:	681a      	ldr	r2, [r3, #0]
 800a082:	4b8f      	ldr	r3, [pc, #572]	@ (800a2c0 <UART_SetConfig+0x2cc>)
 800a084:	429a      	cmp	r2, r3
 800a086:	d005      	beq.n	800a094 <UART_SetConfig+0xa0>
 800a088:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a08c:	681a      	ldr	r2, [r3, #0]
 800a08e:	4b8d      	ldr	r3, [pc, #564]	@ (800a2c4 <UART_SetConfig+0x2d0>)
 800a090:	429a      	cmp	r2, r3
 800a092:	d104      	bne.n	800a09e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800a094:	f7fd fc26 	bl	80078e4 <HAL_RCC_GetPCLK2Freq>
 800a098:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800a09c:	e003      	b.n	800a0a6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800a09e:	f7fd fc0d 	bl	80078bc <HAL_RCC_GetPCLK1Freq>
 800a0a2:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a0a6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a0aa:	69db      	ldr	r3, [r3, #28]
 800a0ac:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a0b0:	f040 810c 	bne.w	800a2cc <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800a0b4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800a0b8:	2200      	movs	r2, #0
 800a0ba:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800a0be:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800a0c2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800a0c6:	4622      	mov	r2, r4
 800a0c8:	462b      	mov	r3, r5
 800a0ca:	1891      	adds	r1, r2, r2
 800a0cc:	65b9      	str	r1, [r7, #88]	@ 0x58
 800a0ce:	415b      	adcs	r3, r3
 800a0d0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800a0d2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800a0d6:	4621      	mov	r1, r4
 800a0d8:	eb12 0801 	adds.w	r8, r2, r1
 800a0dc:	4629      	mov	r1, r5
 800a0de:	eb43 0901 	adc.w	r9, r3, r1
 800a0e2:	f04f 0200 	mov.w	r2, #0
 800a0e6:	f04f 0300 	mov.w	r3, #0
 800a0ea:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800a0ee:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800a0f2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800a0f6:	4690      	mov	r8, r2
 800a0f8:	4699      	mov	r9, r3
 800a0fa:	4623      	mov	r3, r4
 800a0fc:	eb18 0303 	adds.w	r3, r8, r3
 800a100:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800a104:	462b      	mov	r3, r5
 800a106:	eb49 0303 	adc.w	r3, r9, r3
 800a10a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800a10e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a112:	685b      	ldr	r3, [r3, #4]
 800a114:	2200      	movs	r2, #0
 800a116:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800a11a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800a11e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800a122:	460b      	mov	r3, r1
 800a124:	18db      	adds	r3, r3, r3
 800a126:	653b      	str	r3, [r7, #80]	@ 0x50
 800a128:	4613      	mov	r3, r2
 800a12a:	eb42 0303 	adc.w	r3, r2, r3
 800a12e:	657b      	str	r3, [r7, #84]	@ 0x54
 800a130:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800a134:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800a138:	f7f6 f8b2 	bl	80002a0 <__aeabi_uldivmod>
 800a13c:	4602      	mov	r2, r0
 800a13e:	460b      	mov	r3, r1
 800a140:	4b61      	ldr	r3, [pc, #388]	@ (800a2c8 <UART_SetConfig+0x2d4>)
 800a142:	fba3 2302 	umull	r2, r3, r3, r2
 800a146:	095b      	lsrs	r3, r3, #5
 800a148:	011c      	lsls	r4, r3, #4
 800a14a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800a14e:	2200      	movs	r2, #0
 800a150:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800a154:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800a158:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800a15c:	4642      	mov	r2, r8
 800a15e:	464b      	mov	r3, r9
 800a160:	1891      	adds	r1, r2, r2
 800a162:	64b9      	str	r1, [r7, #72]	@ 0x48
 800a164:	415b      	adcs	r3, r3
 800a166:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a168:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800a16c:	4641      	mov	r1, r8
 800a16e:	eb12 0a01 	adds.w	sl, r2, r1
 800a172:	4649      	mov	r1, r9
 800a174:	eb43 0b01 	adc.w	fp, r3, r1
 800a178:	f04f 0200 	mov.w	r2, #0
 800a17c:	f04f 0300 	mov.w	r3, #0
 800a180:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800a184:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800a188:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800a18c:	4692      	mov	sl, r2
 800a18e:	469b      	mov	fp, r3
 800a190:	4643      	mov	r3, r8
 800a192:	eb1a 0303 	adds.w	r3, sl, r3
 800a196:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800a19a:	464b      	mov	r3, r9
 800a19c:	eb4b 0303 	adc.w	r3, fp, r3
 800a1a0:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800a1a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a1a8:	685b      	ldr	r3, [r3, #4]
 800a1aa:	2200      	movs	r2, #0
 800a1ac:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800a1b0:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800a1b4:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800a1b8:	460b      	mov	r3, r1
 800a1ba:	18db      	adds	r3, r3, r3
 800a1bc:	643b      	str	r3, [r7, #64]	@ 0x40
 800a1be:	4613      	mov	r3, r2
 800a1c0:	eb42 0303 	adc.w	r3, r2, r3
 800a1c4:	647b      	str	r3, [r7, #68]	@ 0x44
 800a1c6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800a1ca:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800a1ce:	f7f6 f867 	bl	80002a0 <__aeabi_uldivmod>
 800a1d2:	4602      	mov	r2, r0
 800a1d4:	460b      	mov	r3, r1
 800a1d6:	4611      	mov	r1, r2
 800a1d8:	4b3b      	ldr	r3, [pc, #236]	@ (800a2c8 <UART_SetConfig+0x2d4>)
 800a1da:	fba3 2301 	umull	r2, r3, r3, r1
 800a1de:	095b      	lsrs	r3, r3, #5
 800a1e0:	2264      	movs	r2, #100	@ 0x64
 800a1e2:	fb02 f303 	mul.w	r3, r2, r3
 800a1e6:	1acb      	subs	r3, r1, r3
 800a1e8:	00db      	lsls	r3, r3, #3
 800a1ea:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800a1ee:	4b36      	ldr	r3, [pc, #216]	@ (800a2c8 <UART_SetConfig+0x2d4>)
 800a1f0:	fba3 2302 	umull	r2, r3, r3, r2
 800a1f4:	095b      	lsrs	r3, r3, #5
 800a1f6:	005b      	lsls	r3, r3, #1
 800a1f8:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800a1fc:	441c      	add	r4, r3
 800a1fe:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800a202:	2200      	movs	r2, #0
 800a204:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800a208:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800a20c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 800a210:	4642      	mov	r2, r8
 800a212:	464b      	mov	r3, r9
 800a214:	1891      	adds	r1, r2, r2
 800a216:	63b9      	str	r1, [r7, #56]	@ 0x38
 800a218:	415b      	adcs	r3, r3
 800a21a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a21c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800a220:	4641      	mov	r1, r8
 800a222:	1851      	adds	r1, r2, r1
 800a224:	6339      	str	r1, [r7, #48]	@ 0x30
 800a226:	4649      	mov	r1, r9
 800a228:	414b      	adcs	r3, r1
 800a22a:	637b      	str	r3, [r7, #52]	@ 0x34
 800a22c:	f04f 0200 	mov.w	r2, #0
 800a230:	f04f 0300 	mov.w	r3, #0
 800a234:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800a238:	4659      	mov	r1, fp
 800a23a:	00cb      	lsls	r3, r1, #3
 800a23c:	4651      	mov	r1, sl
 800a23e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800a242:	4651      	mov	r1, sl
 800a244:	00ca      	lsls	r2, r1, #3
 800a246:	4610      	mov	r0, r2
 800a248:	4619      	mov	r1, r3
 800a24a:	4603      	mov	r3, r0
 800a24c:	4642      	mov	r2, r8
 800a24e:	189b      	adds	r3, r3, r2
 800a250:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800a254:	464b      	mov	r3, r9
 800a256:	460a      	mov	r2, r1
 800a258:	eb42 0303 	adc.w	r3, r2, r3
 800a25c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800a260:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a264:	685b      	ldr	r3, [r3, #4]
 800a266:	2200      	movs	r2, #0
 800a268:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800a26c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800a270:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800a274:	460b      	mov	r3, r1
 800a276:	18db      	adds	r3, r3, r3
 800a278:	62bb      	str	r3, [r7, #40]	@ 0x28
 800a27a:	4613      	mov	r3, r2
 800a27c:	eb42 0303 	adc.w	r3, r2, r3
 800a280:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800a282:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800a286:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800a28a:	f7f6 f809 	bl	80002a0 <__aeabi_uldivmod>
 800a28e:	4602      	mov	r2, r0
 800a290:	460b      	mov	r3, r1
 800a292:	4b0d      	ldr	r3, [pc, #52]	@ (800a2c8 <UART_SetConfig+0x2d4>)
 800a294:	fba3 1302 	umull	r1, r3, r3, r2
 800a298:	095b      	lsrs	r3, r3, #5
 800a29a:	2164      	movs	r1, #100	@ 0x64
 800a29c:	fb01 f303 	mul.w	r3, r1, r3
 800a2a0:	1ad3      	subs	r3, r2, r3
 800a2a2:	00db      	lsls	r3, r3, #3
 800a2a4:	3332      	adds	r3, #50	@ 0x32
 800a2a6:	4a08      	ldr	r2, [pc, #32]	@ (800a2c8 <UART_SetConfig+0x2d4>)
 800a2a8:	fba2 2303 	umull	r2, r3, r2, r3
 800a2ac:	095b      	lsrs	r3, r3, #5
 800a2ae:	f003 0207 	and.w	r2, r3, #7
 800a2b2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a2b6:	681b      	ldr	r3, [r3, #0]
 800a2b8:	4422      	add	r2, r4
 800a2ba:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800a2bc:	e106      	b.n	800a4cc <UART_SetConfig+0x4d8>
 800a2be:	bf00      	nop
 800a2c0:	40011000 	.word	0x40011000
 800a2c4:	40011400 	.word	0x40011400
 800a2c8:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800a2cc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800a2d0:	2200      	movs	r2, #0
 800a2d2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800a2d6:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800a2da:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800a2de:	4642      	mov	r2, r8
 800a2e0:	464b      	mov	r3, r9
 800a2e2:	1891      	adds	r1, r2, r2
 800a2e4:	6239      	str	r1, [r7, #32]
 800a2e6:	415b      	adcs	r3, r3
 800a2e8:	627b      	str	r3, [r7, #36]	@ 0x24
 800a2ea:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800a2ee:	4641      	mov	r1, r8
 800a2f0:	1854      	adds	r4, r2, r1
 800a2f2:	4649      	mov	r1, r9
 800a2f4:	eb43 0501 	adc.w	r5, r3, r1
 800a2f8:	f04f 0200 	mov.w	r2, #0
 800a2fc:	f04f 0300 	mov.w	r3, #0
 800a300:	00eb      	lsls	r3, r5, #3
 800a302:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800a306:	00e2      	lsls	r2, r4, #3
 800a308:	4614      	mov	r4, r2
 800a30a:	461d      	mov	r5, r3
 800a30c:	4643      	mov	r3, r8
 800a30e:	18e3      	adds	r3, r4, r3
 800a310:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800a314:	464b      	mov	r3, r9
 800a316:	eb45 0303 	adc.w	r3, r5, r3
 800a31a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800a31e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a322:	685b      	ldr	r3, [r3, #4]
 800a324:	2200      	movs	r2, #0
 800a326:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800a32a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800a32e:	f04f 0200 	mov.w	r2, #0
 800a332:	f04f 0300 	mov.w	r3, #0
 800a336:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800a33a:	4629      	mov	r1, r5
 800a33c:	008b      	lsls	r3, r1, #2
 800a33e:	4621      	mov	r1, r4
 800a340:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800a344:	4621      	mov	r1, r4
 800a346:	008a      	lsls	r2, r1, #2
 800a348:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800a34c:	f7f5 ffa8 	bl	80002a0 <__aeabi_uldivmod>
 800a350:	4602      	mov	r2, r0
 800a352:	460b      	mov	r3, r1
 800a354:	4b60      	ldr	r3, [pc, #384]	@ (800a4d8 <UART_SetConfig+0x4e4>)
 800a356:	fba3 2302 	umull	r2, r3, r3, r2
 800a35a:	095b      	lsrs	r3, r3, #5
 800a35c:	011c      	lsls	r4, r3, #4
 800a35e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800a362:	2200      	movs	r2, #0
 800a364:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800a368:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800a36c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800a370:	4642      	mov	r2, r8
 800a372:	464b      	mov	r3, r9
 800a374:	1891      	adds	r1, r2, r2
 800a376:	61b9      	str	r1, [r7, #24]
 800a378:	415b      	adcs	r3, r3
 800a37a:	61fb      	str	r3, [r7, #28]
 800a37c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800a380:	4641      	mov	r1, r8
 800a382:	1851      	adds	r1, r2, r1
 800a384:	6139      	str	r1, [r7, #16]
 800a386:	4649      	mov	r1, r9
 800a388:	414b      	adcs	r3, r1
 800a38a:	617b      	str	r3, [r7, #20]
 800a38c:	f04f 0200 	mov.w	r2, #0
 800a390:	f04f 0300 	mov.w	r3, #0
 800a394:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800a398:	4659      	mov	r1, fp
 800a39a:	00cb      	lsls	r3, r1, #3
 800a39c:	4651      	mov	r1, sl
 800a39e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800a3a2:	4651      	mov	r1, sl
 800a3a4:	00ca      	lsls	r2, r1, #3
 800a3a6:	4610      	mov	r0, r2
 800a3a8:	4619      	mov	r1, r3
 800a3aa:	4603      	mov	r3, r0
 800a3ac:	4642      	mov	r2, r8
 800a3ae:	189b      	adds	r3, r3, r2
 800a3b0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800a3b4:	464b      	mov	r3, r9
 800a3b6:	460a      	mov	r2, r1
 800a3b8:	eb42 0303 	adc.w	r3, r2, r3
 800a3bc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800a3c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a3c4:	685b      	ldr	r3, [r3, #4]
 800a3c6:	2200      	movs	r2, #0
 800a3c8:	67bb      	str	r3, [r7, #120]	@ 0x78
 800a3ca:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800a3cc:	f04f 0200 	mov.w	r2, #0
 800a3d0:	f04f 0300 	mov.w	r3, #0
 800a3d4:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800a3d8:	4649      	mov	r1, r9
 800a3da:	008b      	lsls	r3, r1, #2
 800a3dc:	4641      	mov	r1, r8
 800a3de:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800a3e2:	4641      	mov	r1, r8
 800a3e4:	008a      	lsls	r2, r1, #2
 800a3e6:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800a3ea:	f7f5 ff59 	bl	80002a0 <__aeabi_uldivmod>
 800a3ee:	4602      	mov	r2, r0
 800a3f0:	460b      	mov	r3, r1
 800a3f2:	4611      	mov	r1, r2
 800a3f4:	4b38      	ldr	r3, [pc, #224]	@ (800a4d8 <UART_SetConfig+0x4e4>)
 800a3f6:	fba3 2301 	umull	r2, r3, r3, r1
 800a3fa:	095b      	lsrs	r3, r3, #5
 800a3fc:	2264      	movs	r2, #100	@ 0x64
 800a3fe:	fb02 f303 	mul.w	r3, r2, r3
 800a402:	1acb      	subs	r3, r1, r3
 800a404:	011b      	lsls	r3, r3, #4
 800a406:	3332      	adds	r3, #50	@ 0x32
 800a408:	4a33      	ldr	r2, [pc, #204]	@ (800a4d8 <UART_SetConfig+0x4e4>)
 800a40a:	fba2 2303 	umull	r2, r3, r2, r3
 800a40e:	095b      	lsrs	r3, r3, #5
 800a410:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800a414:	441c      	add	r4, r3
 800a416:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800a41a:	2200      	movs	r2, #0
 800a41c:	673b      	str	r3, [r7, #112]	@ 0x70
 800a41e:	677a      	str	r2, [r7, #116]	@ 0x74
 800a420:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 800a424:	4642      	mov	r2, r8
 800a426:	464b      	mov	r3, r9
 800a428:	1891      	adds	r1, r2, r2
 800a42a:	60b9      	str	r1, [r7, #8]
 800a42c:	415b      	adcs	r3, r3
 800a42e:	60fb      	str	r3, [r7, #12]
 800a430:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800a434:	4641      	mov	r1, r8
 800a436:	1851      	adds	r1, r2, r1
 800a438:	6039      	str	r1, [r7, #0]
 800a43a:	4649      	mov	r1, r9
 800a43c:	414b      	adcs	r3, r1
 800a43e:	607b      	str	r3, [r7, #4]
 800a440:	f04f 0200 	mov.w	r2, #0
 800a444:	f04f 0300 	mov.w	r3, #0
 800a448:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800a44c:	4659      	mov	r1, fp
 800a44e:	00cb      	lsls	r3, r1, #3
 800a450:	4651      	mov	r1, sl
 800a452:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800a456:	4651      	mov	r1, sl
 800a458:	00ca      	lsls	r2, r1, #3
 800a45a:	4610      	mov	r0, r2
 800a45c:	4619      	mov	r1, r3
 800a45e:	4603      	mov	r3, r0
 800a460:	4642      	mov	r2, r8
 800a462:	189b      	adds	r3, r3, r2
 800a464:	66bb      	str	r3, [r7, #104]	@ 0x68
 800a466:	464b      	mov	r3, r9
 800a468:	460a      	mov	r2, r1
 800a46a:	eb42 0303 	adc.w	r3, r2, r3
 800a46e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800a470:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a474:	685b      	ldr	r3, [r3, #4]
 800a476:	2200      	movs	r2, #0
 800a478:	663b      	str	r3, [r7, #96]	@ 0x60
 800a47a:	667a      	str	r2, [r7, #100]	@ 0x64
 800a47c:	f04f 0200 	mov.w	r2, #0
 800a480:	f04f 0300 	mov.w	r3, #0
 800a484:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 800a488:	4649      	mov	r1, r9
 800a48a:	008b      	lsls	r3, r1, #2
 800a48c:	4641      	mov	r1, r8
 800a48e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800a492:	4641      	mov	r1, r8
 800a494:	008a      	lsls	r2, r1, #2
 800a496:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800a49a:	f7f5 ff01 	bl	80002a0 <__aeabi_uldivmod>
 800a49e:	4602      	mov	r2, r0
 800a4a0:	460b      	mov	r3, r1
 800a4a2:	4b0d      	ldr	r3, [pc, #52]	@ (800a4d8 <UART_SetConfig+0x4e4>)
 800a4a4:	fba3 1302 	umull	r1, r3, r3, r2
 800a4a8:	095b      	lsrs	r3, r3, #5
 800a4aa:	2164      	movs	r1, #100	@ 0x64
 800a4ac:	fb01 f303 	mul.w	r3, r1, r3
 800a4b0:	1ad3      	subs	r3, r2, r3
 800a4b2:	011b      	lsls	r3, r3, #4
 800a4b4:	3332      	adds	r3, #50	@ 0x32
 800a4b6:	4a08      	ldr	r2, [pc, #32]	@ (800a4d8 <UART_SetConfig+0x4e4>)
 800a4b8:	fba2 2303 	umull	r2, r3, r2, r3
 800a4bc:	095b      	lsrs	r3, r3, #5
 800a4be:	f003 020f 	and.w	r2, r3, #15
 800a4c2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a4c6:	681b      	ldr	r3, [r3, #0]
 800a4c8:	4422      	add	r2, r4
 800a4ca:	609a      	str	r2, [r3, #8]
}
 800a4cc:	bf00      	nop
 800a4ce:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800a4d2:	46bd      	mov	sp, r7
 800a4d4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800a4d8:	51eb851f 	.word	0x51eb851f

0800a4dc <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800a4dc:	b084      	sub	sp, #16
 800a4de:	b580      	push	{r7, lr}
 800a4e0:	b084      	sub	sp, #16
 800a4e2:	af00      	add	r7, sp, #0
 800a4e4:	6078      	str	r0, [r7, #4]
 800a4e6:	f107 001c 	add.w	r0, r7, #28
 800a4ea:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800a4ee:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800a4f2:	2b01      	cmp	r3, #1
 800a4f4:	d123      	bne.n	800a53e <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800a4f6:	687b      	ldr	r3, [r7, #4]
 800a4f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a4fa:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800a4fe:	687b      	ldr	r3, [r7, #4]
 800a500:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800a502:	687b      	ldr	r3, [r7, #4]
 800a504:	68db      	ldr	r3, [r3, #12]
 800a506:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 800a50a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a50e:	687a      	ldr	r2, [r7, #4]
 800a510:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800a512:	687b      	ldr	r3, [r7, #4]
 800a514:	68db      	ldr	r3, [r3, #12]
 800a516:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800a51a:	687b      	ldr	r3, [r7, #4]
 800a51c:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800a51e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800a522:	2b01      	cmp	r3, #1
 800a524:	d105      	bne.n	800a532 <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800a526:	687b      	ldr	r3, [r7, #4]
 800a528:	68db      	ldr	r3, [r3, #12]
 800a52a:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800a52e:	687b      	ldr	r3, [r7, #4]
 800a530:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800a532:	6878      	ldr	r0, [r7, #4]
 800a534:	f001 fae8 	bl	800bb08 <USB_CoreReset>
 800a538:	4603      	mov	r3, r0
 800a53a:	73fb      	strb	r3, [r7, #15]
 800a53c:	e01b      	b.n	800a576 <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800a53e:	687b      	ldr	r3, [r7, #4]
 800a540:	68db      	ldr	r3, [r3, #12]
 800a542:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800a546:	687b      	ldr	r3, [r7, #4]
 800a548:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800a54a:	6878      	ldr	r0, [r7, #4]
 800a54c:	f001 fadc 	bl	800bb08 <USB_CoreReset>
 800a550:	4603      	mov	r3, r0
 800a552:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800a554:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800a558:	2b00      	cmp	r3, #0
 800a55a:	d106      	bne.n	800a56a <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800a55c:	687b      	ldr	r3, [r7, #4]
 800a55e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a560:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800a564:	687b      	ldr	r3, [r7, #4]
 800a566:	639a      	str	r2, [r3, #56]	@ 0x38
 800a568:	e005      	b.n	800a576 <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800a56a:	687b      	ldr	r3, [r7, #4]
 800a56c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a56e:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800a572:	687b      	ldr	r3, [r7, #4]
 800a574:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800a576:	7fbb      	ldrb	r3, [r7, #30]
 800a578:	2b01      	cmp	r3, #1
 800a57a:	d10b      	bne.n	800a594 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800a57c:	687b      	ldr	r3, [r7, #4]
 800a57e:	689b      	ldr	r3, [r3, #8]
 800a580:	f043 0206 	orr.w	r2, r3, #6
 800a584:	687b      	ldr	r3, [r7, #4]
 800a586:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800a588:	687b      	ldr	r3, [r7, #4]
 800a58a:	689b      	ldr	r3, [r3, #8]
 800a58c:	f043 0220 	orr.w	r2, r3, #32
 800a590:	687b      	ldr	r3, [r7, #4]
 800a592:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800a594:	7bfb      	ldrb	r3, [r7, #15]
}
 800a596:	4618      	mov	r0, r3
 800a598:	3710      	adds	r7, #16
 800a59a:	46bd      	mov	sp, r7
 800a59c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800a5a0:	b004      	add	sp, #16
 800a5a2:	4770      	bx	lr

0800a5a4 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 800a5a4:	b480      	push	{r7}
 800a5a6:	b087      	sub	sp, #28
 800a5a8:	af00      	add	r7, sp, #0
 800a5aa:	60f8      	str	r0, [r7, #12]
 800a5ac:	60b9      	str	r1, [r7, #8]
 800a5ae:	4613      	mov	r3, r2
 800a5b0:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 800a5b2:	79fb      	ldrb	r3, [r7, #7]
 800a5b4:	2b02      	cmp	r3, #2
 800a5b6:	d165      	bne.n	800a684 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 800a5b8:	68bb      	ldr	r3, [r7, #8]
 800a5ba:	4a41      	ldr	r2, [pc, #260]	@ (800a6c0 <USB_SetTurnaroundTime+0x11c>)
 800a5bc:	4293      	cmp	r3, r2
 800a5be:	d906      	bls.n	800a5ce <USB_SetTurnaroundTime+0x2a>
 800a5c0:	68bb      	ldr	r3, [r7, #8]
 800a5c2:	4a40      	ldr	r2, [pc, #256]	@ (800a6c4 <USB_SetTurnaroundTime+0x120>)
 800a5c4:	4293      	cmp	r3, r2
 800a5c6:	d202      	bcs.n	800a5ce <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 800a5c8:	230f      	movs	r3, #15
 800a5ca:	617b      	str	r3, [r7, #20]
 800a5cc:	e062      	b.n	800a694 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800a5ce:	68bb      	ldr	r3, [r7, #8]
 800a5d0:	4a3c      	ldr	r2, [pc, #240]	@ (800a6c4 <USB_SetTurnaroundTime+0x120>)
 800a5d2:	4293      	cmp	r3, r2
 800a5d4:	d306      	bcc.n	800a5e4 <USB_SetTurnaroundTime+0x40>
 800a5d6:	68bb      	ldr	r3, [r7, #8]
 800a5d8:	4a3b      	ldr	r2, [pc, #236]	@ (800a6c8 <USB_SetTurnaroundTime+0x124>)
 800a5da:	4293      	cmp	r3, r2
 800a5dc:	d202      	bcs.n	800a5e4 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 800a5de:	230e      	movs	r3, #14
 800a5e0:	617b      	str	r3, [r7, #20]
 800a5e2:	e057      	b.n	800a694 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 800a5e4:	68bb      	ldr	r3, [r7, #8]
 800a5e6:	4a38      	ldr	r2, [pc, #224]	@ (800a6c8 <USB_SetTurnaroundTime+0x124>)
 800a5e8:	4293      	cmp	r3, r2
 800a5ea:	d306      	bcc.n	800a5fa <USB_SetTurnaroundTime+0x56>
 800a5ec:	68bb      	ldr	r3, [r7, #8]
 800a5ee:	4a37      	ldr	r2, [pc, #220]	@ (800a6cc <USB_SetTurnaroundTime+0x128>)
 800a5f0:	4293      	cmp	r3, r2
 800a5f2:	d202      	bcs.n	800a5fa <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 800a5f4:	230d      	movs	r3, #13
 800a5f6:	617b      	str	r3, [r7, #20]
 800a5f8:	e04c      	b.n	800a694 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800a5fa:	68bb      	ldr	r3, [r7, #8]
 800a5fc:	4a33      	ldr	r2, [pc, #204]	@ (800a6cc <USB_SetTurnaroundTime+0x128>)
 800a5fe:	4293      	cmp	r3, r2
 800a600:	d306      	bcc.n	800a610 <USB_SetTurnaroundTime+0x6c>
 800a602:	68bb      	ldr	r3, [r7, #8]
 800a604:	4a32      	ldr	r2, [pc, #200]	@ (800a6d0 <USB_SetTurnaroundTime+0x12c>)
 800a606:	4293      	cmp	r3, r2
 800a608:	d802      	bhi.n	800a610 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800a60a:	230c      	movs	r3, #12
 800a60c:	617b      	str	r3, [r7, #20]
 800a60e:	e041      	b.n	800a694 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 800a610:	68bb      	ldr	r3, [r7, #8]
 800a612:	4a2f      	ldr	r2, [pc, #188]	@ (800a6d0 <USB_SetTurnaroundTime+0x12c>)
 800a614:	4293      	cmp	r3, r2
 800a616:	d906      	bls.n	800a626 <USB_SetTurnaroundTime+0x82>
 800a618:	68bb      	ldr	r3, [r7, #8]
 800a61a:	4a2e      	ldr	r2, [pc, #184]	@ (800a6d4 <USB_SetTurnaroundTime+0x130>)
 800a61c:	4293      	cmp	r3, r2
 800a61e:	d802      	bhi.n	800a626 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 800a620:	230b      	movs	r3, #11
 800a622:	617b      	str	r3, [r7, #20]
 800a624:	e036      	b.n	800a694 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800a626:	68bb      	ldr	r3, [r7, #8]
 800a628:	4a2a      	ldr	r2, [pc, #168]	@ (800a6d4 <USB_SetTurnaroundTime+0x130>)
 800a62a:	4293      	cmp	r3, r2
 800a62c:	d906      	bls.n	800a63c <USB_SetTurnaroundTime+0x98>
 800a62e:	68bb      	ldr	r3, [r7, #8]
 800a630:	4a29      	ldr	r2, [pc, #164]	@ (800a6d8 <USB_SetTurnaroundTime+0x134>)
 800a632:	4293      	cmp	r3, r2
 800a634:	d802      	bhi.n	800a63c <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 800a636:	230a      	movs	r3, #10
 800a638:	617b      	str	r3, [r7, #20]
 800a63a:	e02b      	b.n	800a694 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 800a63c:	68bb      	ldr	r3, [r7, #8]
 800a63e:	4a26      	ldr	r2, [pc, #152]	@ (800a6d8 <USB_SetTurnaroundTime+0x134>)
 800a640:	4293      	cmp	r3, r2
 800a642:	d906      	bls.n	800a652 <USB_SetTurnaroundTime+0xae>
 800a644:	68bb      	ldr	r3, [r7, #8]
 800a646:	4a25      	ldr	r2, [pc, #148]	@ (800a6dc <USB_SetTurnaroundTime+0x138>)
 800a648:	4293      	cmp	r3, r2
 800a64a:	d202      	bcs.n	800a652 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 800a64c:	2309      	movs	r3, #9
 800a64e:	617b      	str	r3, [r7, #20]
 800a650:	e020      	b.n	800a694 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800a652:	68bb      	ldr	r3, [r7, #8]
 800a654:	4a21      	ldr	r2, [pc, #132]	@ (800a6dc <USB_SetTurnaroundTime+0x138>)
 800a656:	4293      	cmp	r3, r2
 800a658:	d306      	bcc.n	800a668 <USB_SetTurnaroundTime+0xc4>
 800a65a:	68bb      	ldr	r3, [r7, #8]
 800a65c:	4a20      	ldr	r2, [pc, #128]	@ (800a6e0 <USB_SetTurnaroundTime+0x13c>)
 800a65e:	4293      	cmp	r3, r2
 800a660:	d802      	bhi.n	800a668 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800a662:	2308      	movs	r3, #8
 800a664:	617b      	str	r3, [r7, #20]
 800a666:	e015      	b.n	800a694 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 800a668:	68bb      	ldr	r3, [r7, #8]
 800a66a:	4a1d      	ldr	r2, [pc, #116]	@ (800a6e0 <USB_SetTurnaroundTime+0x13c>)
 800a66c:	4293      	cmp	r3, r2
 800a66e:	d906      	bls.n	800a67e <USB_SetTurnaroundTime+0xda>
 800a670:	68bb      	ldr	r3, [r7, #8]
 800a672:	4a1c      	ldr	r2, [pc, #112]	@ (800a6e4 <USB_SetTurnaroundTime+0x140>)
 800a674:	4293      	cmp	r3, r2
 800a676:	d202      	bcs.n	800a67e <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 800a678:	2307      	movs	r3, #7
 800a67a:	617b      	str	r3, [r7, #20]
 800a67c:	e00a      	b.n	800a694 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800a67e:	2306      	movs	r3, #6
 800a680:	617b      	str	r3, [r7, #20]
 800a682:	e007      	b.n	800a694 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 800a684:	79fb      	ldrb	r3, [r7, #7]
 800a686:	2b00      	cmp	r3, #0
 800a688:	d102      	bne.n	800a690 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 800a68a:	2309      	movs	r3, #9
 800a68c:	617b      	str	r3, [r7, #20]
 800a68e:	e001      	b.n	800a694 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 800a690:	2309      	movs	r3, #9
 800a692:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800a694:	68fb      	ldr	r3, [r7, #12]
 800a696:	68db      	ldr	r3, [r3, #12]
 800a698:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 800a69c:	68fb      	ldr	r3, [r7, #12]
 800a69e:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800a6a0:	68fb      	ldr	r3, [r7, #12]
 800a6a2:	68da      	ldr	r2, [r3, #12]
 800a6a4:	697b      	ldr	r3, [r7, #20]
 800a6a6:	029b      	lsls	r3, r3, #10
 800a6a8:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 800a6ac:	431a      	orrs	r2, r3
 800a6ae:	68fb      	ldr	r3, [r7, #12]
 800a6b0:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800a6b2:	2300      	movs	r3, #0
}
 800a6b4:	4618      	mov	r0, r3
 800a6b6:	371c      	adds	r7, #28
 800a6b8:	46bd      	mov	sp, r7
 800a6ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6be:	4770      	bx	lr
 800a6c0:	00d8acbf 	.word	0x00d8acbf
 800a6c4:	00e4e1c0 	.word	0x00e4e1c0
 800a6c8:	00f42400 	.word	0x00f42400
 800a6cc:	01067380 	.word	0x01067380
 800a6d0:	011a499f 	.word	0x011a499f
 800a6d4:	01312cff 	.word	0x01312cff
 800a6d8:	014ca43f 	.word	0x014ca43f
 800a6dc:	016e3600 	.word	0x016e3600
 800a6e0:	01a6ab1f 	.word	0x01a6ab1f
 800a6e4:	01e84800 	.word	0x01e84800

0800a6e8 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800a6e8:	b480      	push	{r7}
 800a6ea:	b083      	sub	sp, #12
 800a6ec:	af00      	add	r7, sp, #0
 800a6ee:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800a6f0:	687b      	ldr	r3, [r7, #4]
 800a6f2:	689b      	ldr	r3, [r3, #8]
 800a6f4:	f043 0201 	orr.w	r2, r3, #1
 800a6f8:	687b      	ldr	r3, [r7, #4]
 800a6fa:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800a6fc:	2300      	movs	r3, #0
}
 800a6fe:	4618      	mov	r0, r3
 800a700:	370c      	adds	r7, #12
 800a702:	46bd      	mov	sp, r7
 800a704:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a708:	4770      	bx	lr

0800a70a <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800a70a:	b480      	push	{r7}
 800a70c:	b083      	sub	sp, #12
 800a70e:	af00      	add	r7, sp, #0
 800a710:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800a712:	687b      	ldr	r3, [r7, #4]
 800a714:	689b      	ldr	r3, [r3, #8]
 800a716:	f023 0201 	bic.w	r2, r3, #1
 800a71a:	687b      	ldr	r3, [r7, #4]
 800a71c:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800a71e:	2300      	movs	r3, #0
}
 800a720:	4618      	mov	r0, r3
 800a722:	370c      	adds	r7, #12
 800a724:	46bd      	mov	sp, r7
 800a726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a72a:	4770      	bx	lr

0800a72c <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800a72c:	b580      	push	{r7, lr}
 800a72e:	b084      	sub	sp, #16
 800a730:	af00      	add	r7, sp, #0
 800a732:	6078      	str	r0, [r7, #4]
 800a734:	460b      	mov	r3, r1
 800a736:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800a738:	2300      	movs	r3, #0
 800a73a:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800a73c:	687b      	ldr	r3, [r7, #4]
 800a73e:	68db      	ldr	r3, [r3, #12]
 800a740:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 800a744:	687b      	ldr	r3, [r7, #4]
 800a746:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800a748:	78fb      	ldrb	r3, [r7, #3]
 800a74a:	2b01      	cmp	r3, #1
 800a74c:	d115      	bne.n	800a77a <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800a74e:	687b      	ldr	r3, [r7, #4]
 800a750:	68db      	ldr	r3, [r3, #12]
 800a752:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800a756:	687b      	ldr	r3, [r7, #4]
 800a758:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800a75a:	200a      	movs	r0, #10
 800a75c:	f7fa f864 	bl	8004828 <HAL_Delay>
      ms += 10U;
 800a760:	68fb      	ldr	r3, [r7, #12]
 800a762:	330a      	adds	r3, #10
 800a764:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800a766:	6878      	ldr	r0, [r7, #4]
 800a768:	f001 f93f 	bl	800b9ea <USB_GetMode>
 800a76c:	4603      	mov	r3, r0
 800a76e:	2b01      	cmp	r3, #1
 800a770:	d01e      	beq.n	800a7b0 <USB_SetCurrentMode+0x84>
 800a772:	68fb      	ldr	r3, [r7, #12]
 800a774:	2bc7      	cmp	r3, #199	@ 0xc7
 800a776:	d9f0      	bls.n	800a75a <USB_SetCurrentMode+0x2e>
 800a778:	e01a      	b.n	800a7b0 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800a77a:	78fb      	ldrb	r3, [r7, #3]
 800a77c:	2b00      	cmp	r3, #0
 800a77e:	d115      	bne.n	800a7ac <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800a780:	687b      	ldr	r3, [r7, #4]
 800a782:	68db      	ldr	r3, [r3, #12]
 800a784:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800a788:	687b      	ldr	r3, [r7, #4]
 800a78a:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800a78c:	200a      	movs	r0, #10
 800a78e:	f7fa f84b 	bl	8004828 <HAL_Delay>
      ms += 10U;
 800a792:	68fb      	ldr	r3, [r7, #12]
 800a794:	330a      	adds	r3, #10
 800a796:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800a798:	6878      	ldr	r0, [r7, #4]
 800a79a:	f001 f926 	bl	800b9ea <USB_GetMode>
 800a79e:	4603      	mov	r3, r0
 800a7a0:	2b00      	cmp	r3, #0
 800a7a2:	d005      	beq.n	800a7b0 <USB_SetCurrentMode+0x84>
 800a7a4:	68fb      	ldr	r3, [r7, #12]
 800a7a6:	2bc7      	cmp	r3, #199	@ 0xc7
 800a7a8:	d9f0      	bls.n	800a78c <USB_SetCurrentMode+0x60>
 800a7aa:	e001      	b.n	800a7b0 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800a7ac:	2301      	movs	r3, #1
 800a7ae:	e005      	b.n	800a7bc <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 800a7b0:	68fb      	ldr	r3, [r7, #12]
 800a7b2:	2bc8      	cmp	r3, #200	@ 0xc8
 800a7b4:	d101      	bne.n	800a7ba <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800a7b6:	2301      	movs	r3, #1
 800a7b8:	e000      	b.n	800a7bc <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800a7ba:	2300      	movs	r3, #0
}
 800a7bc:	4618      	mov	r0, r3
 800a7be:	3710      	adds	r7, #16
 800a7c0:	46bd      	mov	sp, r7
 800a7c2:	bd80      	pop	{r7, pc}

0800a7c4 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800a7c4:	b084      	sub	sp, #16
 800a7c6:	b580      	push	{r7, lr}
 800a7c8:	b086      	sub	sp, #24
 800a7ca:	af00      	add	r7, sp, #0
 800a7cc:	6078      	str	r0, [r7, #4]
 800a7ce:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800a7d2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800a7d6:	2300      	movs	r3, #0
 800a7d8:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a7da:	687b      	ldr	r3, [r7, #4]
 800a7dc:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800a7de:	2300      	movs	r3, #0
 800a7e0:	613b      	str	r3, [r7, #16]
 800a7e2:	e009      	b.n	800a7f8 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800a7e4:	687a      	ldr	r2, [r7, #4]
 800a7e6:	693b      	ldr	r3, [r7, #16]
 800a7e8:	3340      	adds	r3, #64	@ 0x40
 800a7ea:	009b      	lsls	r3, r3, #2
 800a7ec:	4413      	add	r3, r2
 800a7ee:	2200      	movs	r2, #0
 800a7f0:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800a7f2:	693b      	ldr	r3, [r7, #16]
 800a7f4:	3301      	adds	r3, #1
 800a7f6:	613b      	str	r3, [r7, #16]
 800a7f8:	693b      	ldr	r3, [r7, #16]
 800a7fa:	2b0e      	cmp	r3, #14
 800a7fc:	d9f2      	bls.n	800a7e4 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800a7fe:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800a802:	2b00      	cmp	r3, #0
 800a804:	d11c      	bne.n	800a840 <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800a806:	68fb      	ldr	r3, [r7, #12]
 800a808:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a80c:	685b      	ldr	r3, [r3, #4]
 800a80e:	68fa      	ldr	r2, [r7, #12]
 800a810:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a814:	f043 0302 	orr.w	r3, r3, #2
 800a818:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800a81a:	687b      	ldr	r3, [r7, #4]
 800a81c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a81e:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800a822:	687b      	ldr	r3, [r7, #4]
 800a824:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 800a826:	687b      	ldr	r3, [r7, #4]
 800a828:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a82a:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 800a82e:	687b      	ldr	r3, [r7, #4]
 800a830:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 800a832:	687b      	ldr	r3, [r7, #4]
 800a834:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a836:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 800a83a:	687b      	ldr	r3, [r7, #4]
 800a83c:	639a      	str	r2, [r3, #56]	@ 0x38
 800a83e:	e00b      	b.n	800a858 <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 800a840:	687b      	ldr	r3, [r7, #4]
 800a842:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a844:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 800a848:	687b      	ldr	r3, [r7, #4]
 800a84a:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 800a84c:	687b      	ldr	r3, [r7, #4]
 800a84e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a850:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 800a854:	687b      	ldr	r3, [r7, #4]
 800a856:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800a858:	68fb      	ldr	r3, [r7, #12]
 800a85a:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800a85e:	461a      	mov	r2, r3
 800a860:	2300      	movs	r3, #0
 800a862:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800a864:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800a868:	2b01      	cmp	r3, #1
 800a86a:	d10d      	bne.n	800a888 <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800a86c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a870:	2b00      	cmp	r3, #0
 800a872:	d104      	bne.n	800a87e <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800a874:	2100      	movs	r1, #0
 800a876:	6878      	ldr	r0, [r7, #4]
 800a878:	f000 f968 	bl	800ab4c <USB_SetDevSpeed>
 800a87c:	e008      	b.n	800a890 <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800a87e:	2101      	movs	r1, #1
 800a880:	6878      	ldr	r0, [r7, #4]
 800a882:	f000 f963 	bl	800ab4c <USB_SetDevSpeed>
 800a886:	e003      	b.n	800a890 <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800a888:	2103      	movs	r1, #3
 800a88a:	6878      	ldr	r0, [r7, #4]
 800a88c:	f000 f95e 	bl	800ab4c <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800a890:	2110      	movs	r1, #16
 800a892:	6878      	ldr	r0, [r7, #4]
 800a894:	f000 f8fa 	bl	800aa8c <USB_FlushTxFifo>
 800a898:	4603      	mov	r3, r0
 800a89a:	2b00      	cmp	r3, #0
 800a89c:	d001      	beq.n	800a8a2 <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 800a89e:	2301      	movs	r3, #1
 800a8a0:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800a8a2:	6878      	ldr	r0, [r7, #4]
 800a8a4:	f000 f924 	bl	800aaf0 <USB_FlushRxFifo>
 800a8a8:	4603      	mov	r3, r0
 800a8aa:	2b00      	cmp	r3, #0
 800a8ac:	d001      	beq.n	800a8b2 <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 800a8ae:	2301      	movs	r3, #1
 800a8b0:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800a8b2:	68fb      	ldr	r3, [r7, #12]
 800a8b4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a8b8:	461a      	mov	r2, r3
 800a8ba:	2300      	movs	r3, #0
 800a8bc:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800a8be:	68fb      	ldr	r3, [r7, #12]
 800a8c0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a8c4:	461a      	mov	r2, r3
 800a8c6:	2300      	movs	r3, #0
 800a8c8:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800a8ca:	68fb      	ldr	r3, [r7, #12]
 800a8cc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a8d0:	461a      	mov	r2, r3
 800a8d2:	2300      	movs	r3, #0
 800a8d4:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a8d6:	2300      	movs	r3, #0
 800a8d8:	613b      	str	r3, [r7, #16]
 800a8da:	e043      	b.n	800a964 <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800a8dc:	693b      	ldr	r3, [r7, #16]
 800a8de:	015a      	lsls	r2, r3, #5
 800a8e0:	68fb      	ldr	r3, [r7, #12]
 800a8e2:	4413      	add	r3, r2
 800a8e4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a8e8:	681b      	ldr	r3, [r3, #0]
 800a8ea:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a8ee:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a8f2:	d118      	bne.n	800a926 <USB_DevInit+0x162>
    {
      if (i == 0U)
 800a8f4:	693b      	ldr	r3, [r7, #16]
 800a8f6:	2b00      	cmp	r3, #0
 800a8f8:	d10a      	bne.n	800a910 <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800a8fa:	693b      	ldr	r3, [r7, #16]
 800a8fc:	015a      	lsls	r2, r3, #5
 800a8fe:	68fb      	ldr	r3, [r7, #12]
 800a900:	4413      	add	r3, r2
 800a902:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a906:	461a      	mov	r2, r3
 800a908:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800a90c:	6013      	str	r3, [r2, #0]
 800a90e:	e013      	b.n	800a938 <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800a910:	693b      	ldr	r3, [r7, #16]
 800a912:	015a      	lsls	r2, r3, #5
 800a914:	68fb      	ldr	r3, [r7, #12]
 800a916:	4413      	add	r3, r2
 800a918:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a91c:	461a      	mov	r2, r3
 800a91e:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800a922:	6013      	str	r3, [r2, #0]
 800a924:	e008      	b.n	800a938 <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800a926:	693b      	ldr	r3, [r7, #16]
 800a928:	015a      	lsls	r2, r3, #5
 800a92a:	68fb      	ldr	r3, [r7, #12]
 800a92c:	4413      	add	r3, r2
 800a92e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a932:	461a      	mov	r2, r3
 800a934:	2300      	movs	r3, #0
 800a936:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800a938:	693b      	ldr	r3, [r7, #16]
 800a93a:	015a      	lsls	r2, r3, #5
 800a93c:	68fb      	ldr	r3, [r7, #12]
 800a93e:	4413      	add	r3, r2
 800a940:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a944:	461a      	mov	r2, r3
 800a946:	2300      	movs	r3, #0
 800a948:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800a94a:	693b      	ldr	r3, [r7, #16]
 800a94c:	015a      	lsls	r2, r3, #5
 800a94e:	68fb      	ldr	r3, [r7, #12]
 800a950:	4413      	add	r3, r2
 800a952:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a956:	461a      	mov	r2, r3
 800a958:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800a95c:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a95e:	693b      	ldr	r3, [r7, #16]
 800a960:	3301      	adds	r3, #1
 800a962:	613b      	str	r3, [r7, #16]
 800a964:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800a968:	461a      	mov	r2, r3
 800a96a:	693b      	ldr	r3, [r7, #16]
 800a96c:	4293      	cmp	r3, r2
 800a96e:	d3b5      	bcc.n	800a8dc <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a970:	2300      	movs	r3, #0
 800a972:	613b      	str	r3, [r7, #16]
 800a974:	e043      	b.n	800a9fe <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800a976:	693b      	ldr	r3, [r7, #16]
 800a978:	015a      	lsls	r2, r3, #5
 800a97a:	68fb      	ldr	r3, [r7, #12]
 800a97c:	4413      	add	r3, r2
 800a97e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a982:	681b      	ldr	r3, [r3, #0]
 800a984:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a988:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a98c:	d118      	bne.n	800a9c0 <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 800a98e:	693b      	ldr	r3, [r7, #16]
 800a990:	2b00      	cmp	r3, #0
 800a992:	d10a      	bne.n	800a9aa <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800a994:	693b      	ldr	r3, [r7, #16]
 800a996:	015a      	lsls	r2, r3, #5
 800a998:	68fb      	ldr	r3, [r7, #12]
 800a99a:	4413      	add	r3, r2
 800a99c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a9a0:	461a      	mov	r2, r3
 800a9a2:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800a9a6:	6013      	str	r3, [r2, #0]
 800a9a8:	e013      	b.n	800a9d2 <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800a9aa:	693b      	ldr	r3, [r7, #16]
 800a9ac:	015a      	lsls	r2, r3, #5
 800a9ae:	68fb      	ldr	r3, [r7, #12]
 800a9b0:	4413      	add	r3, r2
 800a9b2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a9b6:	461a      	mov	r2, r3
 800a9b8:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800a9bc:	6013      	str	r3, [r2, #0]
 800a9be:	e008      	b.n	800a9d2 <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800a9c0:	693b      	ldr	r3, [r7, #16]
 800a9c2:	015a      	lsls	r2, r3, #5
 800a9c4:	68fb      	ldr	r3, [r7, #12]
 800a9c6:	4413      	add	r3, r2
 800a9c8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a9cc:	461a      	mov	r2, r3
 800a9ce:	2300      	movs	r3, #0
 800a9d0:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800a9d2:	693b      	ldr	r3, [r7, #16]
 800a9d4:	015a      	lsls	r2, r3, #5
 800a9d6:	68fb      	ldr	r3, [r7, #12]
 800a9d8:	4413      	add	r3, r2
 800a9da:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a9de:	461a      	mov	r2, r3
 800a9e0:	2300      	movs	r3, #0
 800a9e2:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800a9e4:	693b      	ldr	r3, [r7, #16]
 800a9e6:	015a      	lsls	r2, r3, #5
 800a9e8:	68fb      	ldr	r3, [r7, #12]
 800a9ea:	4413      	add	r3, r2
 800a9ec:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a9f0:	461a      	mov	r2, r3
 800a9f2:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800a9f6:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a9f8:	693b      	ldr	r3, [r7, #16]
 800a9fa:	3301      	adds	r3, #1
 800a9fc:	613b      	str	r3, [r7, #16]
 800a9fe:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800aa02:	461a      	mov	r2, r3
 800aa04:	693b      	ldr	r3, [r7, #16]
 800aa06:	4293      	cmp	r3, r2
 800aa08:	d3b5      	bcc.n	800a976 <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800aa0a:	68fb      	ldr	r3, [r7, #12]
 800aa0c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800aa10:	691b      	ldr	r3, [r3, #16]
 800aa12:	68fa      	ldr	r2, [r7, #12]
 800aa14:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800aa18:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800aa1c:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800aa1e:	687b      	ldr	r3, [r7, #4]
 800aa20:	2200      	movs	r2, #0
 800aa22:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800aa24:	687b      	ldr	r3, [r7, #4]
 800aa26:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 800aa2a:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800aa2c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800aa30:	2b00      	cmp	r3, #0
 800aa32:	d105      	bne.n	800aa40 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800aa34:	687b      	ldr	r3, [r7, #4]
 800aa36:	699b      	ldr	r3, [r3, #24]
 800aa38:	f043 0210 	orr.w	r2, r3, #16
 800aa3c:	687b      	ldr	r3, [r7, #4]
 800aa3e:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800aa40:	687b      	ldr	r3, [r7, #4]
 800aa42:	699a      	ldr	r2, [r3, #24]
 800aa44:	4b10      	ldr	r3, [pc, #64]	@ (800aa88 <USB_DevInit+0x2c4>)
 800aa46:	4313      	orrs	r3, r2
 800aa48:	687a      	ldr	r2, [r7, #4]
 800aa4a:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800aa4c:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800aa50:	2b00      	cmp	r3, #0
 800aa52:	d005      	beq.n	800aa60 <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800aa54:	687b      	ldr	r3, [r7, #4]
 800aa56:	699b      	ldr	r3, [r3, #24]
 800aa58:	f043 0208 	orr.w	r2, r3, #8
 800aa5c:	687b      	ldr	r3, [r7, #4]
 800aa5e:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800aa60:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800aa64:	2b01      	cmp	r3, #1
 800aa66:	d107      	bne.n	800aa78 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800aa68:	687b      	ldr	r3, [r7, #4]
 800aa6a:	699b      	ldr	r3, [r3, #24]
 800aa6c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800aa70:	f043 0304 	orr.w	r3, r3, #4
 800aa74:	687a      	ldr	r2, [r7, #4]
 800aa76:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800aa78:	7dfb      	ldrb	r3, [r7, #23]
}
 800aa7a:	4618      	mov	r0, r3
 800aa7c:	3718      	adds	r7, #24
 800aa7e:	46bd      	mov	sp, r7
 800aa80:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800aa84:	b004      	add	sp, #16
 800aa86:	4770      	bx	lr
 800aa88:	803c3800 	.word	0x803c3800

0800aa8c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800aa8c:	b480      	push	{r7}
 800aa8e:	b085      	sub	sp, #20
 800aa90:	af00      	add	r7, sp, #0
 800aa92:	6078      	str	r0, [r7, #4]
 800aa94:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800aa96:	2300      	movs	r3, #0
 800aa98:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800aa9a:	68fb      	ldr	r3, [r7, #12]
 800aa9c:	3301      	adds	r3, #1
 800aa9e:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800aaa0:	68fb      	ldr	r3, [r7, #12]
 800aaa2:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800aaa6:	d901      	bls.n	800aaac <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800aaa8:	2303      	movs	r3, #3
 800aaaa:	e01b      	b.n	800aae4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800aaac:	687b      	ldr	r3, [r7, #4]
 800aaae:	691b      	ldr	r3, [r3, #16]
 800aab0:	2b00      	cmp	r3, #0
 800aab2:	daf2      	bge.n	800aa9a <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800aab4:	2300      	movs	r3, #0
 800aab6:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800aab8:	683b      	ldr	r3, [r7, #0]
 800aaba:	019b      	lsls	r3, r3, #6
 800aabc:	f043 0220 	orr.w	r2, r3, #32
 800aac0:	687b      	ldr	r3, [r7, #4]
 800aac2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800aac4:	68fb      	ldr	r3, [r7, #12]
 800aac6:	3301      	adds	r3, #1
 800aac8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800aaca:	68fb      	ldr	r3, [r7, #12]
 800aacc:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800aad0:	d901      	bls.n	800aad6 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800aad2:	2303      	movs	r3, #3
 800aad4:	e006      	b.n	800aae4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800aad6:	687b      	ldr	r3, [r7, #4]
 800aad8:	691b      	ldr	r3, [r3, #16]
 800aada:	f003 0320 	and.w	r3, r3, #32
 800aade:	2b20      	cmp	r3, #32
 800aae0:	d0f0      	beq.n	800aac4 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800aae2:	2300      	movs	r3, #0
}
 800aae4:	4618      	mov	r0, r3
 800aae6:	3714      	adds	r7, #20
 800aae8:	46bd      	mov	sp, r7
 800aaea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aaee:	4770      	bx	lr

0800aaf0 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800aaf0:	b480      	push	{r7}
 800aaf2:	b085      	sub	sp, #20
 800aaf4:	af00      	add	r7, sp, #0
 800aaf6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800aaf8:	2300      	movs	r3, #0
 800aafa:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800aafc:	68fb      	ldr	r3, [r7, #12]
 800aafe:	3301      	adds	r3, #1
 800ab00:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800ab02:	68fb      	ldr	r3, [r7, #12]
 800ab04:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800ab08:	d901      	bls.n	800ab0e <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800ab0a:	2303      	movs	r3, #3
 800ab0c:	e018      	b.n	800ab40 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800ab0e:	687b      	ldr	r3, [r7, #4]
 800ab10:	691b      	ldr	r3, [r3, #16]
 800ab12:	2b00      	cmp	r3, #0
 800ab14:	daf2      	bge.n	800aafc <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800ab16:	2300      	movs	r3, #0
 800ab18:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800ab1a:	687b      	ldr	r3, [r7, #4]
 800ab1c:	2210      	movs	r2, #16
 800ab1e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800ab20:	68fb      	ldr	r3, [r7, #12]
 800ab22:	3301      	adds	r3, #1
 800ab24:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800ab26:	68fb      	ldr	r3, [r7, #12]
 800ab28:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800ab2c:	d901      	bls.n	800ab32 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800ab2e:	2303      	movs	r3, #3
 800ab30:	e006      	b.n	800ab40 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800ab32:	687b      	ldr	r3, [r7, #4]
 800ab34:	691b      	ldr	r3, [r3, #16]
 800ab36:	f003 0310 	and.w	r3, r3, #16
 800ab3a:	2b10      	cmp	r3, #16
 800ab3c:	d0f0      	beq.n	800ab20 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800ab3e:	2300      	movs	r3, #0
}
 800ab40:	4618      	mov	r0, r3
 800ab42:	3714      	adds	r7, #20
 800ab44:	46bd      	mov	sp, r7
 800ab46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab4a:	4770      	bx	lr

0800ab4c <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800ab4c:	b480      	push	{r7}
 800ab4e:	b085      	sub	sp, #20
 800ab50:	af00      	add	r7, sp, #0
 800ab52:	6078      	str	r0, [r7, #4]
 800ab54:	460b      	mov	r3, r1
 800ab56:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ab58:	687b      	ldr	r3, [r7, #4]
 800ab5a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800ab5c:	68fb      	ldr	r3, [r7, #12]
 800ab5e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ab62:	681a      	ldr	r2, [r3, #0]
 800ab64:	78fb      	ldrb	r3, [r7, #3]
 800ab66:	68f9      	ldr	r1, [r7, #12]
 800ab68:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800ab6c:	4313      	orrs	r3, r2
 800ab6e:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800ab70:	2300      	movs	r3, #0
}
 800ab72:	4618      	mov	r0, r3
 800ab74:	3714      	adds	r7, #20
 800ab76:	46bd      	mov	sp, r7
 800ab78:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab7c:	4770      	bx	lr

0800ab7e <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 800ab7e:	b480      	push	{r7}
 800ab80:	b087      	sub	sp, #28
 800ab82:	af00      	add	r7, sp, #0
 800ab84:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ab86:	687b      	ldr	r3, [r7, #4]
 800ab88:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800ab8a:	693b      	ldr	r3, [r7, #16]
 800ab8c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ab90:	689b      	ldr	r3, [r3, #8]
 800ab92:	f003 0306 	and.w	r3, r3, #6
 800ab96:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800ab98:	68fb      	ldr	r3, [r7, #12]
 800ab9a:	2b00      	cmp	r3, #0
 800ab9c:	d102      	bne.n	800aba4 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 800ab9e:	2300      	movs	r3, #0
 800aba0:	75fb      	strb	r3, [r7, #23]
 800aba2:	e00a      	b.n	800abba <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 800aba4:	68fb      	ldr	r3, [r7, #12]
 800aba6:	2b02      	cmp	r3, #2
 800aba8:	d002      	beq.n	800abb0 <USB_GetDevSpeed+0x32>
 800abaa:	68fb      	ldr	r3, [r7, #12]
 800abac:	2b06      	cmp	r3, #6
 800abae:	d102      	bne.n	800abb6 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 800abb0:	2302      	movs	r3, #2
 800abb2:	75fb      	strb	r3, [r7, #23]
 800abb4:	e001      	b.n	800abba <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 800abb6:	230f      	movs	r3, #15
 800abb8:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800abba:	7dfb      	ldrb	r3, [r7, #23]
}
 800abbc:	4618      	mov	r0, r3
 800abbe:	371c      	adds	r7, #28
 800abc0:	46bd      	mov	sp, r7
 800abc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abc6:	4770      	bx	lr

0800abc8 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800abc8:	b480      	push	{r7}
 800abca:	b085      	sub	sp, #20
 800abcc:	af00      	add	r7, sp, #0
 800abce:	6078      	str	r0, [r7, #4]
 800abd0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800abd2:	687b      	ldr	r3, [r7, #4]
 800abd4:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800abd6:	683b      	ldr	r3, [r7, #0]
 800abd8:	781b      	ldrb	r3, [r3, #0]
 800abda:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800abdc:	683b      	ldr	r3, [r7, #0]
 800abde:	785b      	ldrb	r3, [r3, #1]
 800abe0:	2b01      	cmp	r3, #1
 800abe2:	d13a      	bne.n	800ac5a <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800abe4:	68fb      	ldr	r3, [r7, #12]
 800abe6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800abea:	69da      	ldr	r2, [r3, #28]
 800abec:	683b      	ldr	r3, [r7, #0]
 800abee:	781b      	ldrb	r3, [r3, #0]
 800abf0:	f003 030f 	and.w	r3, r3, #15
 800abf4:	2101      	movs	r1, #1
 800abf6:	fa01 f303 	lsl.w	r3, r1, r3
 800abfa:	b29b      	uxth	r3, r3
 800abfc:	68f9      	ldr	r1, [r7, #12]
 800abfe:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800ac02:	4313      	orrs	r3, r2
 800ac04:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800ac06:	68bb      	ldr	r3, [r7, #8]
 800ac08:	015a      	lsls	r2, r3, #5
 800ac0a:	68fb      	ldr	r3, [r7, #12]
 800ac0c:	4413      	add	r3, r2
 800ac0e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ac12:	681b      	ldr	r3, [r3, #0]
 800ac14:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800ac18:	2b00      	cmp	r3, #0
 800ac1a:	d155      	bne.n	800acc8 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800ac1c:	68bb      	ldr	r3, [r7, #8]
 800ac1e:	015a      	lsls	r2, r3, #5
 800ac20:	68fb      	ldr	r3, [r7, #12]
 800ac22:	4413      	add	r3, r2
 800ac24:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ac28:	681a      	ldr	r2, [r3, #0]
 800ac2a:	683b      	ldr	r3, [r7, #0]
 800ac2c:	689b      	ldr	r3, [r3, #8]
 800ac2e:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800ac32:	683b      	ldr	r3, [r7, #0]
 800ac34:	791b      	ldrb	r3, [r3, #4]
 800ac36:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800ac38:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800ac3a:	68bb      	ldr	r3, [r7, #8]
 800ac3c:	059b      	lsls	r3, r3, #22
 800ac3e:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800ac40:	4313      	orrs	r3, r2
 800ac42:	68ba      	ldr	r2, [r7, #8]
 800ac44:	0151      	lsls	r1, r2, #5
 800ac46:	68fa      	ldr	r2, [r7, #12]
 800ac48:	440a      	add	r2, r1
 800ac4a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800ac4e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800ac52:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ac56:	6013      	str	r3, [r2, #0]
 800ac58:	e036      	b.n	800acc8 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800ac5a:	68fb      	ldr	r3, [r7, #12]
 800ac5c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ac60:	69da      	ldr	r2, [r3, #28]
 800ac62:	683b      	ldr	r3, [r7, #0]
 800ac64:	781b      	ldrb	r3, [r3, #0]
 800ac66:	f003 030f 	and.w	r3, r3, #15
 800ac6a:	2101      	movs	r1, #1
 800ac6c:	fa01 f303 	lsl.w	r3, r1, r3
 800ac70:	041b      	lsls	r3, r3, #16
 800ac72:	68f9      	ldr	r1, [r7, #12]
 800ac74:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800ac78:	4313      	orrs	r3, r2
 800ac7a:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800ac7c:	68bb      	ldr	r3, [r7, #8]
 800ac7e:	015a      	lsls	r2, r3, #5
 800ac80:	68fb      	ldr	r3, [r7, #12]
 800ac82:	4413      	add	r3, r2
 800ac84:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ac88:	681b      	ldr	r3, [r3, #0]
 800ac8a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800ac8e:	2b00      	cmp	r3, #0
 800ac90:	d11a      	bne.n	800acc8 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800ac92:	68bb      	ldr	r3, [r7, #8]
 800ac94:	015a      	lsls	r2, r3, #5
 800ac96:	68fb      	ldr	r3, [r7, #12]
 800ac98:	4413      	add	r3, r2
 800ac9a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ac9e:	681a      	ldr	r2, [r3, #0]
 800aca0:	683b      	ldr	r3, [r7, #0]
 800aca2:	689b      	ldr	r3, [r3, #8]
 800aca4:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800aca8:	683b      	ldr	r3, [r7, #0]
 800acaa:	791b      	ldrb	r3, [r3, #4]
 800acac:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800acae:	430b      	orrs	r3, r1
 800acb0:	4313      	orrs	r3, r2
 800acb2:	68ba      	ldr	r2, [r7, #8]
 800acb4:	0151      	lsls	r1, r2, #5
 800acb6:	68fa      	ldr	r2, [r7, #12]
 800acb8:	440a      	add	r2, r1
 800acba:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800acbe:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800acc2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800acc6:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 800acc8:	2300      	movs	r3, #0
}
 800acca:	4618      	mov	r0, r3
 800accc:	3714      	adds	r7, #20
 800acce:	46bd      	mov	sp, r7
 800acd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acd4:	4770      	bx	lr
	...

0800acd8 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800acd8:	b480      	push	{r7}
 800acda:	b085      	sub	sp, #20
 800acdc:	af00      	add	r7, sp, #0
 800acde:	6078      	str	r0, [r7, #4]
 800ace0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ace2:	687b      	ldr	r3, [r7, #4]
 800ace4:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800ace6:	683b      	ldr	r3, [r7, #0]
 800ace8:	781b      	ldrb	r3, [r3, #0]
 800acea:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 800acec:	683b      	ldr	r3, [r7, #0]
 800acee:	785b      	ldrb	r3, [r3, #1]
 800acf0:	2b01      	cmp	r3, #1
 800acf2:	d161      	bne.n	800adb8 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800acf4:	68bb      	ldr	r3, [r7, #8]
 800acf6:	015a      	lsls	r2, r3, #5
 800acf8:	68fb      	ldr	r3, [r7, #12]
 800acfa:	4413      	add	r3, r2
 800acfc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ad00:	681b      	ldr	r3, [r3, #0]
 800ad02:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800ad06:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800ad0a:	d11f      	bne.n	800ad4c <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800ad0c:	68bb      	ldr	r3, [r7, #8]
 800ad0e:	015a      	lsls	r2, r3, #5
 800ad10:	68fb      	ldr	r3, [r7, #12]
 800ad12:	4413      	add	r3, r2
 800ad14:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ad18:	681b      	ldr	r3, [r3, #0]
 800ad1a:	68ba      	ldr	r2, [r7, #8]
 800ad1c:	0151      	lsls	r1, r2, #5
 800ad1e:	68fa      	ldr	r2, [r7, #12]
 800ad20:	440a      	add	r2, r1
 800ad22:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800ad26:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800ad2a:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 800ad2c:	68bb      	ldr	r3, [r7, #8]
 800ad2e:	015a      	lsls	r2, r3, #5
 800ad30:	68fb      	ldr	r3, [r7, #12]
 800ad32:	4413      	add	r3, r2
 800ad34:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ad38:	681b      	ldr	r3, [r3, #0]
 800ad3a:	68ba      	ldr	r2, [r7, #8]
 800ad3c:	0151      	lsls	r1, r2, #5
 800ad3e:	68fa      	ldr	r2, [r7, #12]
 800ad40:	440a      	add	r2, r1
 800ad42:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800ad46:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800ad4a:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800ad4c:	68fb      	ldr	r3, [r7, #12]
 800ad4e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ad52:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800ad54:	683b      	ldr	r3, [r7, #0]
 800ad56:	781b      	ldrb	r3, [r3, #0]
 800ad58:	f003 030f 	and.w	r3, r3, #15
 800ad5c:	2101      	movs	r1, #1
 800ad5e:	fa01 f303 	lsl.w	r3, r1, r3
 800ad62:	b29b      	uxth	r3, r3
 800ad64:	43db      	mvns	r3, r3
 800ad66:	68f9      	ldr	r1, [r7, #12]
 800ad68:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800ad6c:	4013      	ands	r3, r2
 800ad6e:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800ad70:	68fb      	ldr	r3, [r7, #12]
 800ad72:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ad76:	69da      	ldr	r2, [r3, #28]
 800ad78:	683b      	ldr	r3, [r7, #0]
 800ad7a:	781b      	ldrb	r3, [r3, #0]
 800ad7c:	f003 030f 	and.w	r3, r3, #15
 800ad80:	2101      	movs	r1, #1
 800ad82:	fa01 f303 	lsl.w	r3, r1, r3
 800ad86:	b29b      	uxth	r3, r3
 800ad88:	43db      	mvns	r3, r3
 800ad8a:	68f9      	ldr	r1, [r7, #12]
 800ad8c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800ad90:	4013      	ands	r3, r2
 800ad92:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800ad94:	68bb      	ldr	r3, [r7, #8]
 800ad96:	015a      	lsls	r2, r3, #5
 800ad98:	68fb      	ldr	r3, [r7, #12]
 800ad9a:	4413      	add	r3, r2
 800ad9c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ada0:	681a      	ldr	r2, [r3, #0]
 800ada2:	68bb      	ldr	r3, [r7, #8]
 800ada4:	0159      	lsls	r1, r3, #5
 800ada6:	68fb      	ldr	r3, [r7, #12]
 800ada8:	440b      	add	r3, r1
 800adaa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800adae:	4619      	mov	r1, r3
 800adb0:	4b35      	ldr	r3, [pc, #212]	@ (800ae88 <USB_DeactivateEndpoint+0x1b0>)
 800adb2:	4013      	ands	r3, r2
 800adb4:	600b      	str	r3, [r1, #0]
 800adb6:	e060      	b.n	800ae7a <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800adb8:	68bb      	ldr	r3, [r7, #8]
 800adba:	015a      	lsls	r2, r3, #5
 800adbc:	68fb      	ldr	r3, [r7, #12]
 800adbe:	4413      	add	r3, r2
 800adc0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800adc4:	681b      	ldr	r3, [r3, #0]
 800adc6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800adca:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800adce:	d11f      	bne.n	800ae10 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800add0:	68bb      	ldr	r3, [r7, #8]
 800add2:	015a      	lsls	r2, r3, #5
 800add4:	68fb      	ldr	r3, [r7, #12]
 800add6:	4413      	add	r3, r2
 800add8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800addc:	681b      	ldr	r3, [r3, #0]
 800adde:	68ba      	ldr	r2, [r7, #8]
 800ade0:	0151      	lsls	r1, r2, #5
 800ade2:	68fa      	ldr	r2, [r7, #12]
 800ade4:	440a      	add	r2, r1
 800ade6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800adea:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800adee:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 800adf0:	68bb      	ldr	r3, [r7, #8]
 800adf2:	015a      	lsls	r2, r3, #5
 800adf4:	68fb      	ldr	r3, [r7, #12]
 800adf6:	4413      	add	r3, r2
 800adf8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800adfc:	681b      	ldr	r3, [r3, #0]
 800adfe:	68ba      	ldr	r2, [r7, #8]
 800ae00:	0151      	lsls	r1, r2, #5
 800ae02:	68fa      	ldr	r2, [r7, #12]
 800ae04:	440a      	add	r2, r1
 800ae06:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800ae0a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800ae0e:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800ae10:	68fb      	ldr	r3, [r7, #12]
 800ae12:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ae16:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800ae18:	683b      	ldr	r3, [r7, #0]
 800ae1a:	781b      	ldrb	r3, [r3, #0]
 800ae1c:	f003 030f 	and.w	r3, r3, #15
 800ae20:	2101      	movs	r1, #1
 800ae22:	fa01 f303 	lsl.w	r3, r1, r3
 800ae26:	041b      	lsls	r3, r3, #16
 800ae28:	43db      	mvns	r3, r3
 800ae2a:	68f9      	ldr	r1, [r7, #12]
 800ae2c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800ae30:	4013      	ands	r3, r2
 800ae32:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800ae34:	68fb      	ldr	r3, [r7, #12]
 800ae36:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ae3a:	69da      	ldr	r2, [r3, #28]
 800ae3c:	683b      	ldr	r3, [r7, #0]
 800ae3e:	781b      	ldrb	r3, [r3, #0]
 800ae40:	f003 030f 	and.w	r3, r3, #15
 800ae44:	2101      	movs	r1, #1
 800ae46:	fa01 f303 	lsl.w	r3, r1, r3
 800ae4a:	041b      	lsls	r3, r3, #16
 800ae4c:	43db      	mvns	r3, r3
 800ae4e:	68f9      	ldr	r1, [r7, #12]
 800ae50:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800ae54:	4013      	ands	r3, r2
 800ae56:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800ae58:	68bb      	ldr	r3, [r7, #8]
 800ae5a:	015a      	lsls	r2, r3, #5
 800ae5c:	68fb      	ldr	r3, [r7, #12]
 800ae5e:	4413      	add	r3, r2
 800ae60:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ae64:	681a      	ldr	r2, [r3, #0]
 800ae66:	68bb      	ldr	r3, [r7, #8]
 800ae68:	0159      	lsls	r1, r3, #5
 800ae6a:	68fb      	ldr	r3, [r7, #12]
 800ae6c:	440b      	add	r3, r1
 800ae6e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ae72:	4619      	mov	r1, r3
 800ae74:	4b05      	ldr	r3, [pc, #20]	@ (800ae8c <USB_DeactivateEndpoint+0x1b4>)
 800ae76:	4013      	ands	r3, r2
 800ae78:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800ae7a:	2300      	movs	r3, #0
}
 800ae7c:	4618      	mov	r0, r3
 800ae7e:	3714      	adds	r7, #20
 800ae80:	46bd      	mov	sp, r7
 800ae82:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae86:	4770      	bx	lr
 800ae88:	ec337800 	.word	0xec337800
 800ae8c:	eff37800 	.word	0xeff37800

0800ae90 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800ae90:	b580      	push	{r7, lr}
 800ae92:	b08a      	sub	sp, #40	@ 0x28
 800ae94:	af02      	add	r7, sp, #8
 800ae96:	60f8      	str	r0, [r7, #12]
 800ae98:	60b9      	str	r1, [r7, #8]
 800ae9a:	4613      	mov	r3, r2
 800ae9c:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ae9e:	68fb      	ldr	r3, [r7, #12]
 800aea0:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800aea2:	68bb      	ldr	r3, [r7, #8]
 800aea4:	781b      	ldrb	r3, [r3, #0]
 800aea6:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800aea8:	68bb      	ldr	r3, [r7, #8]
 800aeaa:	785b      	ldrb	r3, [r3, #1]
 800aeac:	2b01      	cmp	r3, #1
 800aeae:	f040 817f 	bne.w	800b1b0 <USB_EPStartXfer+0x320>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800aeb2:	68bb      	ldr	r3, [r7, #8]
 800aeb4:	691b      	ldr	r3, [r3, #16]
 800aeb6:	2b00      	cmp	r3, #0
 800aeb8:	d132      	bne.n	800af20 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800aeba:	69bb      	ldr	r3, [r7, #24]
 800aebc:	015a      	lsls	r2, r3, #5
 800aebe:	69fb      	ldr	r3, [r7, #28]
 800aec0:	4413      	add	r3, r2
 800aec2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800aec6:	691b      	ldr	r3, [r3, #16]
 800aec8:	69ba      	ldr	r2, [r7, #24]
 800aeca:	0151      	lsls	r1, r2, #5
 800aecc:	69fa      	ldr	r2, [r7, #28]
 800aece:	440a      	add	r2, r1
 800aed0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800aed4:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800aed8:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800aedc:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800aede:	69bb      	ldr	r3, [r7, #24]
 800aee0:	015a      	lsls	r2, r3, #5
 800aee2:	69fb      	ldr	r3, [r7, #28]
 800aee4:	4413      	add	r3, r2
 800aee6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800aeea:	691b      	ldr	r3, [r3, #16]
 800aeec:	69ba      	ldr	r2, [r7, #24]
 800aeee:	0151      	lsls	r1, r2, #5
 800aef0:	69fa      	ldr	r2, [r7, #28]
 800aef2:	440a      	add	r2, r1
 800aef4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800aef8:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800aefc:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800aefe:	69bb      	ldr	r3, [r7, #24]
 800af00:	015a      	lsls	r2, r3, #5
 800af02:	69fb      	ldr	r3, [r7, #28]
 800af04:	4413      	add	r3, r2
 800af06:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800af0a:	691b      	ldr	r3, [r3, #16]
 800af0c:	69ba      	ldr	r2, [r7, #24]
 800af0e:	0151      	lsls	r1, r2, #5
 800af10:	69fa      	ldr	r2, [r7, #28]
 800af12:	440a      	add	r2, r1
 800af14:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800af18:	0cdb      	lsrs	r3, r3, #19
 800af1a:	04db      	lsls	r3, r3, #19
 800af1c:	6113      	str	r3, [r2, #16]
 800af1e:	e097      	b.n	800b050 <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800af20:	69bb      	ldr	r3, [r7, #24]
 800af22:	015a      	lsls	r2, r3, #5
 800af24:	69fb      	ldr	r3, [r7, #28]
 800af26:	4413      	add	r3, r2
 800af28:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800af2c:	691b      	ldr	r3, [r3, #16]
 800af2e:	69ba      	ldr	r2, [r7, #24]
 800af30:	0151      	lsls	r1, r2, #5
 800af32:	69fa      	ldr	r2, [r7, #28]
 800af34:	440a      	add	r2, r1
 800af36:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800af3a:	0cdb      	lsrs	r3, r3, #19
 800af3c:	04db      	lsls	r3, r3, #19
 800af3e:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800af40:	69bb      	ldr	r3, [r7, #24]
 800af42:	015a      	lsls	r2, r3, #5
 800af44:	69fb      	ldr	r3, [r7, #28]
 800af46:	4413      	add	r3, r2
 800af48:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800af4c:	691b      	ldr	r3, [r3, #16]
 800af4e:	69ba      	ldr	r2, [r7, #24]
 800af50:	0151      	lsls	r1, r2, #5
 800af52:	69fa      	ldr	r2, [r7, #28]
 800af54:	440a      	add	r2, r1
 800af56:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800af5a:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800af5e:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800af62:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 800af64:	69bb      	ldr	r3, [r7, #24]
 800af66:	2b00      	cmp	r3, #0
 800af68:	d11a      	bne.n	800afa0 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 800af6a:	68bb      	ldr	r3, [r7, #8]
 800af6c:	691a      	ldr	r2, [r3, #16]
 800af6e:	68bb      	ldr	r3, [r7, #8]
 800af70:	689b      	ldr	r3, [r3, #8]
 800af72:	429a      	cmp	r2, r3
 800af74:	d903      	bls.n	800af7e <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 800af76:	68bb      	ldr	r3, [r7, #8]
 800af78:	689a      	ldr	r2, [r3, #8]
 800af7a:	68bb      	ldr	r3, [r7, #8]
 800af7c:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800af7e:	69bb      	ldr	r3, [r7, #24]
 800af80:	015a      	lsls	r2, r3, #5
 800af82:	69fb      	ldr	r3, [r7, #28]
 800af84:	4413      	add	r3, r2
 800af86:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800af8a:	691b      	ldr	r3, [r3, #16]
 800af8c:	69ba      	ldr	r2, [r7, #24]
 800af8e:	0151      	lsls	r1, r2, #5
 800af90:	69fa      	ldr	r2, [r7, #28]
 800af92:	440a      	add	r2, r1
 800af94:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800af98:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800af9c:	6113      	str	r3, [r2, #16]
 800af9e:	e044      	b.n	800b02a <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800afa0:	68bb      	ldr	r3, [r7, #8]
 800afa2:	691a      	ldr	r2, [r3, #16]
 800afa4:	68bb      	ldr	r3, [r7, #8]
 800afa6:	689b      	ldr	r3, [r3, #8]
 800afa8:	4413      	add	r3, r2
 800afaa:	1e5a      	subs	r2, r3, #1
 800afac:	68bb      	ldr	r3, [r7, #8]
 800afae:	689b      	ldr	r3, [r3, #8]
 800afb0:	fbb2 f3f3 	udiv	r3, r2, r3
 800afb4:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 800afb6:	69bb      	ldr	r3, [r7, #24]
 800afb8:	015a      	lsls	r2, r3, #5
 800afba:	69fb      	ldr	r3, [r7, #28]
 800afbc:	4413      	add	r3, r2
 800afbe:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800afc2:	691a      	ldr	r2, [r3, #16]
 800afc4:	8afb      	ldrh	r3, [r7, #22]
 800afc6:	04d9      	lsls	r1, r3, #19
 800afc8:	4ba4      	ldr	r3, [pc, #656]	@ (800b25c <USB_EPStartXfer+0x3cc>)
 800afca:	400b      	ands	r3, r1
 800afcc:	69b9      	ldr	r1, [r7, #24]
 800afce:	0148      	lsls	r0, r1, #5
 800afd0:	69f9      	ldr	r1, [r7, #28]
 800afd2:	4401      	add	r1, r0
 800afd4:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800afd8:	4313      	orrs	r3, r2
 800afda:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 800afdc:	68bb      	ldr	r3, [r7, #8]
 800afde:	791b      	ldrb	r3, [r3, #4]
 800afe0:	2b01      	cmp	r3, #1
 800afe2:	d122      	bne.n	800b02a <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800afe4:	69bb      	ldr	r3, [r7, #24]
 800afe6:	015a      	lsls	r2, r3, #5
 800afe8:	69fb      	ldr	r3, [r7, #28]
 800afea:	4413      	add	r3, r2
 800afec:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800aff0:	691b      	ldr	r3, [r3, #16]
 800aff2:	69ba      	ldr	r2, [r7, #24]
 800aff4:	0151      	lsls	r1, r2, #5
 800aff6:	69fa      	ldr	r2, [r7, #28]
 800aff8:	440a      	add	r2, r1
 800affa:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800affe:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 800b002:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 800b004:	69bb      	ldr	r3, [r7, #24]
 800b006:	015a      	lsls	r2, r3, #5
 800b008:	69fb      	ldr	r3, [r7, #28]
 800b00a:	4413      	add	r3, r2
 800b00c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b010:	691a      	ldr	r2, [r3, #16]
 800b012:	8afb      	ldrh	r3, [r7, #22]
 800b014:	075b      	lsls	r3, r3, #29
 800b016:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 800b01a:	69b9      	ldr	r1, [r7, #24]
 800b01c:	0148      	lsls	r0, r1, #5
 800b01e:	69f9      	ldr	r1, [r7, #28]
 800b020:	4401      	add	r1, r0
 800b022:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800b026:	4313      	orrs	r3, r2
 800b028:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800b02a:	69bb      	ldr	r3, [r7, #24]
 800b02c:	015a      	lsls	r2, r3, #5
 800b02e:	69fb      	ldr	r3, [r7, #28]
 800b030:	4413      	add	r3, r2
 800b032:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b036:	691a      	ldr	r2, [r3, #16]
 800b038:	68bb      	ldr	r3, [r7, #8]
 800b03a:	691b      	ldr	r3, [r3, #16]
 800b03c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b040:	69b9      	ldr	r1, [r7, #24]
 800b042:	0148      	lsls	r0, r1, #5
 800b044:	69f9      	ldr	r1, [r7, #28]
 800b046:	4401      	add	r1, r0
 800b048:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800b04c:	4313      	orrs	r3, r2
 800b04e:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800b050:	79fb      	ldrb	r3, [r7, #7]
 800b052:	2b01      	cmp	r3, #1
 800b054:	d14b      	bne.n	800b0ee <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800b056:	68bb      	ldr	r3, [r7, #8]
 800b058:	69db      	ldr	r3, [r3, #28]
 800b05a:	2b00      	cmp	r3, #0
 800b05c:	d009      	beq.n	800b072 <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800b05e:	69bb      	ldr	r3, [r7, #24]
 800b060:	015a      	lsls	r2, r3, #5
 800b062:	69fb      	ldr	r3, [r7, #28]
 800b064:	4413      	add	r3, r2
 800b066:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b06a:	461a      	mov	r2, r3
 800b06c:	68bb      	ldr	r3, [r7, #8]
 800b06e:	69db      	ldr	r3, [r3, #28]
 800b070:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800b072:	68bb      	ldr	r3, [r7, #8]
 800b074:	791b      	ldrb	r3, [r3, #4]
 800b076:	2b01      	cmp	r3, #1
 800b078:	d128      	bne.n	800b0cc <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800b07a:	69fb      	ldr	r3, [r7, #28]
 800b07c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b080:	689b      	ldr	r3, [r3, #8]
 800b082:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b086:	2b00      	cmp	r3, #0
 800b088:	d110      	bne.n	800b0ac <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800b08a:	69bb      	ldr	r3, [r7, #24]
 800b08c:	015a      	lsls	r2, r3, #5
 800b08e:	69fb      	ldr	r3, [r7, #28]
 800b090:	4413      	add	r3, r2
 800b092:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b096:	681b      	ldr	r3, [r3, #0]
 800b098:	69ba      	ldr	r2, [r7, #24]
 800b09a:	0151      	lsls	r1, r2, #5
 800b09c:	69fa      	ldr	r2, [r7, #28]
 800b09e:	440a      	add	r2, r1
 800b0a0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b0a4:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800b0a8:	6013      	str	r3, [r2, #0]
 800b0aa:	e00f      	b.n	800b0cc <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800b0ac:	69bb      	ldr	r3, [r7, #24]
 800b0ae:	015a      	lsls	r2, r3, #5
 800b0b0:	69fb      	ldr	r3, [r7, #28]
 800b0b2:	4413      	add	r3, r2
 800b0b4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b0b8:	681b      	ldr	r3, [r3, #0]
 800b0ba:	69ba      	ldr	r2, [r7, #24]
 800b0bc:	0151      	lsls	r1, r2, #5
 800b0be:	69fa      	ldr	r2, [r7, #28]
 800b0c0:	440a      	add	r2, r1
 800b0c2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b0c6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800b0ca:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800b0cc:	69bb      	ldr	r3, [r7, #24]
 800b0ce:	015a      	lsls	r2, r3, #5
 800b0d0:	69fb      	ldr	r3, [r7, #28]
 800b0d2:	4413      	add	r3, r2
 800b0d4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b0d8:	681b      	ldr	r3, [r3, #0]
 800b0da:	69ba      	ldr	r2, [r7, #24]
 800b0dc:	0151      	lsls	r1, r2, #5
 800b0de:	69fa      	ldr	r2, [r7, #28]
 800b0e0:	440a      	add	r2, r1
 800b0e2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b0e6:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800b0ea:	6013      	str	r3, [r2, #0]
 800b0ec:	e166      	b.n	800b3bc <USB_EPStartXfer+0x52c>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800b0ee:	69bb      	ldr	r3, [r7, #24]
 800b0f0:	015a      	lsls	r2, r3, #5
 800b0f2:	69fb      	ldr	r3, [r7, #28]
 800b0f4:	4413      	add	r3, r2
 800b0f6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b0fa:	681b      	ldr	r3, [r3, #0]
 800b0fc:	69ba      	ldr	r2, [r7, #24]
 800b0fe:	0151      	lsls	r1, r2, #5
 800b100:	69fa      	ldr	r2, [r7, #28]
 800b102:	440a      	add	r2, r1
 800b104:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b108:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800b10c:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800b10e:	68bb      	ldr	r3, [r7, #8]
 800b110:	791b      	ldrb	r3, [r3, #4]
 800b112:	2b01      	cmp	r3, #1
 800b114:	d015      	beq.n	800b142 <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 800b116:	68bb      	ldr	r3, [r7, #8]
 800b118:	691b      	ldr	r3, [r3, #16]
 800b11a:	2b00      	cmp	r3, #0
 800b11c:	f000 814e 	beq.w	800b3bc <USB_EPStartXfer+0x52c>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800b120:	69fb      	ldr	r3, [r7, #28]
 800b122:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b126:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800b128:	68bb      	ldr	r3, [r7, #8]
 800b12a:	781b      	ldrb	r3, [r3, #0]
 800b12c:	f003 030f 	and.w	r3, r3, #15
 800b130:	2101      	movs	r1, #1
 800b132:	fa01 f303 	lsl.w	r3, r1, r3
 800b136:	69f9      	ldr	r1, [r7, #28]
 800b138:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800b13c:	4313      	orrs	r3, r2
 800b13e:	634b      	str	r3, [r1, #52]	@ 0x34
 800b140:	e13c      	b.n	800b3bc <USB_EPStartXfer+0x52c>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800b142:	69fb      	ldr	r3, [r7, #28]
 800b144:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b148:	689b      	ldr	r3, [r3, #8]
 800b14a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b14e:	2b00      	cmp	r3, #0
 800b150:	d110      	bne.n	800b174 <USB_EPStartXfer+0x2e4>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800b152:	69bb      	ldr	r3, [r7, #24]
 800b154:	015a      	lsls	r2, r3, #5
 800b156:	69fb      	ldr	r3, [r7, #28]
 800b158:	4413      	add	r3, r2
 800b15a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b15e:	681b      	ldr	r3, [r3, #0]
 800b160:	69ba      	ldr	r2, [r7, #24]
 800b162:	0151      	lsls	r1, r2, #5
 800b164:	69fa      	ldr	r2, [r7, #28]
 800b166:	440a      	add	r2, r1
 800b168:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b16c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800b170:	6013      	str	r3, [r2, #0]
 800b172:	e00f      	b.n	800b194 <USB_EPStartXfer+0x304>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800b174:	69bb      	ldr	r3, [r7, #24]
 800b176:	015a      	lsls	r2, r3, #5
 800b178:	69fb      	ldr	r3, [r7, #28]
 800b17a:	4413      	add	r3, r2
 800b17c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b180:	681b      	ldr	r3, [r3, #0]
 800b182:	69ba      	ldr	r2, [r7, #24]
 800b184:	0151      	lsls	r1, r2, #5
 800b186:	69fa      	ldr	r2, [r7, #28]
 800b188:	440a      	add	r2, r1
 800b18a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b18e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800b192:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800b194:	68bb      	ldr	r3, [r7, #8]
 800b196:	68d9      	ldr	r1, [r3, #12]
 800b198:	68bb      	ldr	r3, [r7, #8]
 800b19a:	781a      	ldrb	r2, [r3, #0]
 800b19c:	68bb      	ldr	r3, [r7, #8]
 800b19e:	691b      	ldr	r3, [r3, #16]
 800b1a0:	b298      	uxth	r0, r3
 800b1a2:	79fb      	ldrb	r3, [r7, #7]
 800b1a4:	9300      	str	r3, [sp, #0]
 800b1a6:	4603      	mov	r3, r0
 800b1a8:	68f8      	ldr	r0, [r7, #12]
 800b1aa:	f000 f9b9 	bl	800b520 <USB_WritePacket>
 800b1ae:	e105      	b.n	800b3bc <USB_EPStartXfer+0x52c>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800b1b0:	69bb      	ldr	r3, [r7, #24]
 800b1b2:	015a      	lsls	r2, r3, #5
 800b1b4:	69fb      	ldr	r3, [r7, #28]
 800b1b6:	4413      	add	r3, r2
 800b1b8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b1bc:	691b      	ldr	r3, [r3, #16]
 800b1be:	69ba      	ldr	r2, [r7, #24]
 800b1c0:	0151      	lsls	r1, r2, #5
 800b1c2:	69fa      	ldr	r2, [r7, #28]
 800b1c4:	440a      	add	r2, r1
 800b1c6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b1ca:	0cdb      	lsrs	r3, r3, #19
 800b1cc:	04db      	lsls	r3, r3, #19
 800b1ce:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800b1d0:	69bb      	ldr	r3, [r7, #24]
 800b1d2:	015a      	lsls	r2, r3, #5
 800b1d4:	69fb      	ldr	r3, [r7, #28]
 800b1d6:	4413      	add	r3, r2
 800b1d8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b1dc:	691b      	ldr	r3, [r3, #16]
 800b1de:	69ba      	ldr	r2, [r7, #24]
 800b1e0:	0151      	lsls	r1, r2, #5
 800b1e2:	69fa      	ldr	r2, [r7, #28]
 800b1e4:	440a      	add	r2, r1
 800b1e6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b1ea:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800b1ee:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800b1f2:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 800b1f4:	69bb      	ldr	r3, [r7, #24]
 800b1f6:	2b00      	cmp	r3, #0
 800b1f8:	d132      	bne.n	800b260 <USB_EPStartXfer+0x3d0>
    {
      if (ep->xfer_len > 0U)
 800b1fa:	68bb      	ldr	r3, [r7, #8]
 800b1fc:	691b      	ldr	r3, [r3, #16]
 800b1fe:	2b00      	cmp	r3, #0
 800b200:	d003      	beq.n	800b20a <USB_EPStartXfer+0x37a>
      {
        ep->xfer_len = ep->maxpacket;
 800b202:	68bb      	ldr	r3, [r7, #8]
 800b204:	689a      	ldr	r2, [r3, #8]
 800b206:	68bb      	ldr	r3, [r7, #8]
 800b208:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 800b20a:	68bb      	ldr	r3, [r7, #8]
 800b20c:	689a      	ldr	r2, [r3, #8]
 800b20e:	68bb      	ldr	r3, [r7, #8]
 800b210:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 800b212:	69bb      	ldr	r3, [r7, #24]
 800b214:	015a      	lsls	r2, r3, #5
 800b216:	69fb      	ldr	r3, [r7, #28]
 800b218:	4413      	add	r3, r2
 800b21a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b21e:	691a      	ldr	r2, [r3, #16]
 800b220:	68bb      	ldr	r3, [r7, #8]
 800b222:	6a1b      	ldr	r3, [r3, #32]
 800b224:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b228:	69b9      	ldr	r1, [r7, #24]
 800b22a:	0148      	lsls	r0, r1, #5
 800b22c:	69f9      	ldr	r1, [r7, #28]
 800b22e:	4401      	add	r1, r0
 800b230:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800b234:	4313      	orrs	r3, r2
 800b236:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800b238:	69bb      	ldr	r3, [r7, #24]
 800b23a:	015a      	lsls	r2, r3, #5
 800b23c:	69fb      	ldr	r3, [r7, #28]
 800b23e:	4413      	add	r3, r2
 800b240:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b244:	691b      	ldr	r3, [r3, #16]
 800b246:	69ba      	ldr	r2, [r7, #24]
 800b248:	0151      	lsls	r1, r2, #5
 800b24a:	69fa      	ldr	r2, [r7, #28]
 800b24c:	440a      	add	r2, r1
 800b24e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b252:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800b256:	6113      	str	r3, [r2, #16]
 800b258:	e062      	b.n	800b320 <USB_EPStartXfer+0x490>
 800b25a:	bf00      	nop
 800b25c:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      if (ep->xfer_len == 0U)
 800b260:	68bb      	ldr	r3, [r7, #8]
 800b262:	691b      	ldr	r3, [r3, #16]
 800b264:	2b00      	cmp	r3, #0
 800b266:	d123      	bne.n	800b2b0 <USB_EPStartXfer+0x420>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800b268:	69bb      	ldr	r3, [r7, #24]
 800b26a:	015a      	lsls	r2, r3, #5
 800b26c:	69fb      	ldr	r3, [r7, #28]
 800b26e:	4413      	add	r3, r2
 800b270:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b274:	691a      	ldr	r2, [r3, #16]
 800b276:	68bb      	ldr	r3, [r7, #8]
 800b278:	689b      	ldr	r3, [r3, #8]
 800b27a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b27e:	69b9      	ldr	r1, [r7, #24]
 800b280:	0148      	lsls	r0, r1, #5
 800b282:	69f9      	ldr	r1, [r7, #28]
 800b284:	4401      	add	r1, r0
 800b286:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800b28a:	4313      	orrs	r3, r2
 800b28c:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800b28e:	69bb      	ldr	r3, [r7, #24]
 800b290:	015a      	lsls	r2, r3, #5
 800b292:	69fb      	ldr	r3, [r7, #28]
 800b294:	4413      	add	r3, r2
 800b296:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b29a:	691b      	ldr	r3, [r3, #16]
 800b29c:	69ba      	ldr	r2, [r7, #24]
 800b29e:	0151      	lsls	r1, r2, #5
 800b2a0:	69fa      	ldr	r2, [r7, #28]
 800b2a2:	440a      	add	r2, r1
 800b2a4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b2a8:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800b2ac:	6113      	str	r3, [r2, #16]
 800b2ae:	e037      	b.n	800b320 <USB_EPStartXfer+0x490>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800b2b0:	68bb      	ldr	r3, [r7, #8]
 800b2b2:	691a      	ldr	r2, [r3, #16]
 800b2b4:	68bb      	ldr	r3, [r7, #8]
 800b2b6:	689b      	ldr	r3, [r3, #8]
 800b2b8:	4413      	add	r3, r2
 800b2ba:	1e5a      	subs	r2, r3, #1
 800b2bc:	68bb      	ldr	r3, [r7, #8]
 800b2be:	689b      	ldr	r3, [r3, #8]
 800b2c0:	fbb2 f3f3 	udiv	r3, r2, r3
 800b2c4:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 800b2c6:	68bb      	ldr	r3, [r7, #8]
 800b2c8:	689b      	ldr	r3, [r3, #8]
 800b2ca:	8afa      	ldrh	r2, [r7, #22]
 800b2cc:	fb03 f202 	mul.w	r2, r3, r2
 800b2d0:	68bb      	ldr	r3, [r7, #8]
 800b2d2:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800b2d4:	69bb      	ldr	r3, [r7, #24]
 800b2d6:	015a      	lsls	r2, r3, #5
 800b2d8:	69fb      	ldr	r3, [r7, #28]
 800b2da:	4413      	add	r3, r2
 800b2dc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b2e0:	691a      	ldr	r2, [r3, #16]
 800b2e2:	8afb      	ldrh	r3, [r7, #22]
 800b2e4:	04d9      	lsls	r1, r3, #19
 800b2e6:	4b38      	ldr	r3, [pc, #224]	@ (800b3c8 <USB_EPStartXfer+0x538>)
 800b2e8:	400b      	ands	r3, r1
 800b2ea:	69b9      	ldr	r1, [r7, #24]
 800b2ec:	0148      	lsls	r0, r1, #5
 800b2ee:	69f9      	ldr	r1, [r7, #28]
 800b2f0:	4401      	add	r1, r0
 800b2f2:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800b2f6:	4313      	orrs	r3, r2
 800b2f8:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 800b2fa:	69bb      	ldr	r3, [r7, #24]
 800b2fc:	015a      	lsls	r2, r3, #5
 800b2fe:	69fb      	ldr	r3, [r7, #28]
 800b300:	4413      	add	r3, r2
 800b302:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b306:	691a      	ldr	r2, [r3, #16]
 800b308:	68bb      	ldr	r3, [r7, #8]
 800b30a:	6a1b      	ldr	r3, [r3, #32]
 800b30c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b310:	69b9      	ldr	r1, [r7, #24]
 800b312:	0148      	lsls	r0, r1, #5
 800b314:	69f9      	ldr	r1, [r7, #28]
 800b316:	4401      	add	r1, r0
 800b318:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800b31c:	4313      	orrs	r3, r2
 800b31e:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 800b320:	79fb      	ldrb	r3, [r7, #7]
 800b322:	2b01      	cmp	r3, #1
 800b324:	d10d      	bne.n	800b342 <USB_EPStartXfer+0x4b2>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800b326:	68bb      	ldr	r3, [r7, #8]
 800b328:	68db      	ldr	r3, [r3, #12]
 800b32a:	2b00      	cmp	r3, #0
 800b32c:	d009      	beq.n	800b342 <USB_EPStartXfer+0x4b2>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800b32e:	68bb      	ldr	r3, [r7, #8]
 800b330:	68d9      	ldr	r1, [r3, #12]
 800b332:	69bb      	ldr	r3, [r7, #24]
 800b334:	015a      	lsls	r2, r3, #5
 800b336:	69fb      	ldr	r3, [r7, #28]
 800b338:	4413      	add	r3, r2
 800b33a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b33e:	460a      	mov	r2, r1
 800b340:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800b342:	68bb      	ldr	r3, [r7, #8]
 800b344:	791b      	ldrb	r3, [r3, #4]
 800b346:	2b01      	cmp	r3, #1
 800b348:	d128      	bne.n	800b39c <USB_EPStartXfer+0x50c>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800b34a:	69fb      	ldr	r3, [r7, #28]
 800b34c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b350:	689b      	ldr	r3, [r3, #8]
 800b352:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b356:	2b00      	cmp	r3, #0
 800b358:	d110      	bne.n	800b37c <USB_EPStartXfer+0x4ec>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800b35a:	69bb      	ldr	r3, [r7, #24]
 800b35c:	015a      	lsls	r2, r3, #5
 800b35e:	69fb      	ldr	r3, [r7, #28]
 800b360:	4413      	add	r3, r2
 800b362:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b366:	681b      	ldr	r3, [r3, #0]
 800b368:	69ba      	ldr	r2, [r7, #24]
 800b36a:	0151      	lsls	r1, r2, #5
 800b36c:	69fa      	ldr	r2, [r7, #28]
 800b36e:	440a      	add	r2, r1
 800b370:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b374:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800b378:	6013      	str	r3, [r2, #0]
 800b37a:	e00f      	b.n	800b39c <USB_EPStartXfer+0x50c>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800b37c:	69bb      	ldr	r3, [r7, #24]
 800b37e:	015a      	lsls	r2, r3, #5
 800b380:	69fb      	ldr	r3, [r7, #28]
 800b382:	4413      	add	r3, r2
 800b384:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b388:	681b      	ldr	r3, [r3, #0]
 800b38a:	69ba      	ldr	r2, [r7, #24]
 800b38c:	0151      	lsls	r1, r2, #5
 800b38e:	69fa      	ldr	r2, [r7, #28]
 800b390:	440a      	add	r2, r1
 800b392:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b396:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800b39a:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800b39c:	69bb      	ldr	r3, [r7, #24]
 800b39e:	015a      	lsls	r2, r3, #5
 800b3a0:	69fb      	ldr	r3, [r7, #28]
 800b3a2:	4413      	add	r3, r2
 800b3a4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b3a8:	681b      	ldr	r3, [r3, #0]
 800b3aa:	69ba      	ldr	r2, [r7, #24]
 800b3ac:	0151      	lsls	r1, r2, #5
 800b3ae:	69fa      	ldr	r2, [r7, #28]
 800b3b0:	440a      	add	r2, r1
 800b3b2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b3b6:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800b3ba:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800b3bc:	2300      	movs	r3, #0
}
 800b3be:	4618      	mov	r0, r3
 800b3c0:	3720      	adds	r7, #32
 800b3c2:	46bd      	mov	sp, r7
 800b3c4:	bd80      	pop	{r7, pc}
 800b3c6:	bf00      	nop
 800b3c8:	1ff80000 	.word	0x1ff80000

0800b3cc <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800b3cc:	b480      	push	{r7}
 800b3ce:	b087      	sub	sp, #28
 800b3d0:	af00      	add	r7, sp, #0
 800b3d2:	6078      	str	r0, [r7, #4]
 800b3d4:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800b3d6:	2300      	movs	r3, #0
 800b3d8:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 800b3da:	2300      	movs	r3, #0
 800b3dc:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b3de:	687b      	ldr	r3, [r7, #4]
 800b3e0:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800b3e2:	683b      	ldr	r3, [r7, #0]
 800b3e4:	785b      	ldrb	r3, [r3, #1]
 800b3e6:	2b01      	cmp	r3, #1
 800b3e8:	d14a      	bne.n	800b480 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800b3ea:	683b      	ldr	r3, [r7, #0]
 800b3ec:	781b      	ldrb	r3, [r3, #0]
 800b3ee:	015a      	lsls	r2, r3, #5
 800b3f0:	693b      	ldr	r3, [r7, #16]
 800b3f2:	4413      	add	r3, r2
 800b3f4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b3f8:	681b      	ldr	r3, [r3, #0]
 800b3fa:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800b3fe:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800b402:	f040 8086 	bne.w	800b512 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 800b406:	683b      	ldr	r3, [r7, #0]
 800b408:	781b      	ldrb	r3, [r3, #0]
 800b40a:	015a      	lsls	r2, r3, #5
 800b40c:	693b      	ldr	r3, [r7, #16]
 800b40e:	4413      	add	r3, r2
 800b410:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b414:	681b      	ldr	r3, [r3, #0]
 800b416:	683a      	ldr	r2, [r7, #0]
 800b418:	7812      	ldrb	r2, [r2, #0]
 800b41a:	0151      	lsls	r1, r2, #5
 800b41c:	693a      	ldr	r2, [r7, #16]
 800b41e:	440a      	add	r2, r1
 800b420:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b424:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800b428:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 800b42a:	683b      	ldr	r3, [r7, #0]
 800b42c:	781b      	ldrb	r3, [r3, #0]
 800b42e:	015a      	lsls	r2, r3, #5
 800b430:	693b      	ldr	r3, [r7, #16]
 800b432:	4413      	add	r3, r2
 800b434:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b438:	681b      	ldr	r3, [r3, #0]
 800b43a:	683a      	ldr	r2, [r7, #0]
 800b43c:	7812      	ldrb	r2, [r2, #0]
 800b43e:	0151      	lsls	r1, r2, #5
 800b440:	693a      	ldr	r2, [r7, #16]
 800b442:	440a      	add	r2, r1
 800b444:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b448:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800b44c:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800b44e:	68fb      	ldr	r3, [r7, #12]
 800b450:	3301      	adds	r3, #1
 800b452:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800b454:	68fb      	ldr	r3, [r7, #12]
 800b456:	f242 7210 	movw	r2, #10000	@ 0x2710
 800b45a:	4293      	cmp	r3, r2
 800b45c:	d902      	bls.n	800b464 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 800b45e:	2301      	movs	r3, #1
 800b460:	75fb      	strb	r3, [r7, #23]
          break;
 800b462:	e056      	b.n	800b512 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 800b464:	683b      	ldr	r3, [r7, #0]
 800b466:	781b      	ldrb	r3, [r3, #0]
 800b468:	015a      	lsls	r2, r3, #5
 800b46a:	693b      	ldr	r3, [r7, #16]
 800b46c:	4413      	add	r3, r2
 800b46e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b472:	681b      	ldr	r3, [r3, #0]
 800b474:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800b478:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800b47c:	d0e7      	beq.n	800b44e <USB_EPStopXfer+0x82>
 800b47e:	e048      	b.n	800b512 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800b480:	683b      	ldr	r3, [r7, #0]
 800b482:	781b      	ldrb	r3, [r3, #0]
 800b484:	015a      	lsls	r2, r3, #5
 800b486:	693b      	ldr	r3, [r7, #16]
 800b488:	4413      	add	r3, r2
 800b48a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b48e:	681b      	ldr	r3, [r3, #0]
 800b490:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800b494:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800b498:	d13b      	bne.n	800b512 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 800b49a:	683b      	ldr	r3, [r7, #0]
 800b49c:	781b      	ldrb	r3, [r3, #0]
 800b49e:	015a      	lsls	r2, r3, #5
 800b4a0:	693b      	ldr	r3, [r7, #16]
 800b4a2:	4413      	add	r3, r2
 800b4a4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b4a8:	681b      	ldr	r3, [r3, #0]
 800b4aa:	683a      	ldr	r2, [r7, #0]
 800b4ac:	7812      	ldrb	r2, [r2, #0]
 800b4ae:	0151      	lsls	r1, r2, #5
 800b4b0:	693a      	ldr	r2, [r7, #16]
 800b4b2:	440a      	add	r2, r1
 800b4b4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b4b8:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800b4bc:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 800b4be:	683b      	ldr	r3, [r7, #0]
 800b4c0:	781b      	ldrb	r3, [r3, #0]
 800b4c2:	015a      	lsls	r2, r3, #5
 800b4c4:	693b      	ldr	r3, [r7, #16]
 800b4c6:	4413      	add	r3, r2
 800b4c8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b4cc:	681b      	ldr	r3, [r3, #0]
 800b4ce:	683a      	ldr	r2, [r7, #0]
 800b4d0:	7812      	ldrb	r2, [r2, #0]
 800b4d2:	0151      	lsls	r1, r2, #5
 800b4d4:	693a      	ldr	r2, [r7, #16]
 800b4d6:	440a      	add	r2, r1
 800b4d8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b4dc:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800b4e0:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800b4e2:	68fb      	ldr	r3, [r7, #12]
 800b4e4:	3301      	adds	r3, #1
 800b4e6:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800b4e8:	68fb      	ldr	r3, [r7, #12]
 800b4ea:	f242 7210 	movw	r2, #10000	@ 0x2710
 800b4ee:	4293      	cmp	r3, r2
 800b4f0:	d902      	bls.n	800b4f8 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 800b4f2:	2301      	movs	r3, #1
 800b4f4:	75fb      	strb	r3, [r7, #23]
          break;
 800b4f6:	e00c      	b.n	800b512 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 800b4f8:	683b      	ldr	r3, [r7, #0]
 800b4fa:	781b      	ldrb	r3, [r3, #0]
 800b4fc:	015a      	lsls	r2, r3, #5
 800b4fe:	693b      	ldr	r3, [r7, #16]
 800b500:	4413      	add	r3, r2
 800b502:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b506:	681b      	ldr	r3, [r3, #0]
 800b508:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800b50c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800b510:	d0e7      	beq.n	800b4e2 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 800b512:	7dfb      	ldrb	r3, [r7, #23]
}
 800b514:	4618      	mov	r0, r3
 800b516:	371c      	adds	r7, #28
 800b518:	46bd      	mov	sp, r7
 800b51a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b51e:	4770      	bx	lr

0800b520 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800b520:	b480      	push	{r7}
 800b522:	b089      	sub	sp, #36	@ 0x24
 800b524:	af00      	add	r7, sp, #0
 800b526:	60f8      	str	r0, [r7, #12]
 800b528:	60b9      	str	r1, [r7, #8]
 800b52a:	4611      	mov	r1, r2
 800b52c:	461a      	mov	r2, r3
 800b52e:	460b      	mov	r3, r1
 800b530:	71fb      	strb	r3, [r7, #7]
 800b532:	4613      	mov	r3, r2
 800b534:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b536:	68fb      	ldr	r3, [r7, #12]
 800b538:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800b53a:	68bb      	ldr	r3, [r7, #8]
 800b53c:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 800b53e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800b542:	2b00      	cmp	r3, #0
 800b544:	d123      	bne.n	800b58e <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800b546:	88bb      	ldrh	r3, [r7, #4]
 800b548:	3303      	adds	r3, #3
 800b54a:	089b      	lsrs	r3, r3, #2
 800b54c:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800b54e:	2300      	movs	r3, #0
 800b550:	61bb      	str	r3, [r7, #24]
 800b552:	e018      	b.n	800b586 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800b554:	79fb      	ldrb	r3, [r7, #7]
 800b556:	031a      	lsls	r2, r3, #12
 800b558:	697b      	ldr	r3, [r7, #20]
 800b55a:	4413      	add	r3, r2
 800b55c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800b560:	461a      	mov	r2, r3
 800b562:	69fb      	ldr	r3, [r7, #28]
 800b564:	681b      	ldr	r3, [r3, #0]
 800b566:	6013      	str	r3, [r2, #0]
      pSrc++;
 800b568:	69fb      	ldr	r3, [r7, #28]
 800b56a:	3301      	adds	r3, #1
 800b56c:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800b56e:	69fb      	ldr	r3, [r7, #28]
 800b570:	3301      	adds	r3, #1
 800b572:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800b574:	69fb      	ldr	r3, [r7, #28]
 800b576:	3301      	adds	r3, #1
 800b578:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800b57a:	69fb      	ldr	r3, [r7, #28]
 800b57c:	3301      	adds	r3, #1
 800b57e:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800b580:	69bb      	ldr	r3, [r7, #24]
 800b582:	3301      	adds	r3, #1
 800b584:	61bb      	str	r3, [r7, #24]
 800b586:	69ba      	ldr	r2, [r7, #24]
 800b588:	693b      	ldr	r3, [r7, #16]
 800b58a:	429a      	cmp	r2, r3
 800b58c:	d3e2      	bcc.n	800b554 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800b58e:	2300      	movs	r3, #0
}
 800b590:	4618      	mov	r0, r3
 800b592:	3724      	adds	r7, #36	@ 0x24
 800b594:	46bd      	mov	sp, r7
 800b596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b59a:	4770      	bx	lr

0800b59c <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800b59c:	b480      	push	{r7}
 800b59e:	b08b      	sub	sp, #44	@ 0x2c
 800b5a0:	af00      	add	r7, sp, #0
 800b5a2:	60f8      	str	r0, [r7, #12]
 800b5a4:	60b9      	str	r1, [r7, #8]
 800b5a6:	4613      	mov	r3, r2
 800b5a8:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b5aa:	68fb      	ldr	r3, [r7, #12]
 800b5ac:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800b5ae:	68bb      	ldr	r3, [r7, #8]
 800b5b0:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800b5b2:	88fb      	ldrh	r3, [r7, #6]
 800b5b4:	089b      	lsrs	r3, r3, #2
 800b5b6:	b29b      	uxth	r3, r3
 800b5b8:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800b5ba:	88fb      	ldrh	r3, [r7, #6]
 800b5bc:	f003 0303 	and.w	r3, r3, #3
 800b5c0:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800b5c2:	2300      	movs	r3, #0
 800b5c4:	623b      	str	r3, [r7, #32]
 800b5c6:	e014      	b.n	800b5f2 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800b5c8:	69bb      	ldr	r3, [r7, #24]
 800b5ca:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800b5ce:	681a      	ldr	r2, [r3, #0]
 800b5d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b5d2:	601a      	str	r2, [r3, #0]
    pDest++;
 800b5d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b5d6:	3301      	adds	r3, #1
 800b5d8:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800b5da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b5dc:	3301      	adds	r3, #1
 800b5de:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800b5e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b5e2:	3301      	adds	r3, #1
 800b5e4:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800b5e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b5e8:	3301      	adds	r3, #1
 800b5ea:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 800b5ec:	6a3b      	ldr	r3, [r7, #32]
 800b5ee:	3301      	adds	r3, #1
 800b5f0:	623b      	str	r3, [r7, #32]
 800b5f2:	6a3a      	ldr	r2, [r7, #32]
 800b5f4:	697b      	ldr	r3, [r7, #20]
 800b5f6:	429a      	cmp	r2, r3
 800b5f8:	d3e6      	bcc.n	800b5c8 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800b5fa:	8bfb      	ldrh	r3, [r7, #30]
 800b5fc:	2b00      	cmp	r3, #0
 800b5fe:	d01e      	beq.n	800b63e <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800b600:	2300      	movs	r3, #0
 800b602:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800b604:	69bb      	ldr	r3, [r7, #24]
 800b606:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800b60a:	461a      	mov	r2, r3
 800b60c:	f107 0310 	add.w	r3, r7, #16
 800b610:	6812      	ldr	r2, [r2, #0]
 800b612:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800b614:	693a      	ldr	r2, [r7, #16]
 800b616:	6a3b      	ldr	r3, [r7, #32]
 800b618:	b2db      	uxtb	r3, r3
 800b61a:	00db      	lsls	r3, r3, #3
 800b61c:	fa22 f303 	lsr.w	r3, r2, r3
 800b620:	b2da      	uxtb	r2, r3
 800b622:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b624:	701a      	strb	r2, [r3, #0]
      i++;
 800b626:	6a3b      	ldr	r3, [r7, #32]
 800b628:	3301      	adds	r3, #1
 800b62a:	623b      	str	r3, [r7, #32]
      pDest++;
 800b62c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b62e:	3301      	adds	r3, #1
 800b630:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 800b632:	8bfb      	ldrh	r3, [r7, #30]
 800b634:	3b01      	subs	r3, #1
 800b636:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800b638:	8bfb      	ldrh	r3, [r7, #30]
 800b63a:	2b00      	cmp	r3, #0
 800b63c:	d1ea      	bne.n	800b614 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800b63e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800b640:	4618      	mov	r0, r3
 800b642:	372c      	adds	r7, #44	@ 0x2c
 800b644:	46bd      	mov	sp, r7
 800b646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b64a:	4770      	bx	lr

0800b64c <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800b64c:	b480      	push	{r7}
 800b64e:	b085      	sub	sp, #20
 800b650:	af00      	add	r7, sp, #0
 800b652:	6078      	str	r0, [r7, #4]
 800b654:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b656:	687b      	ldr	r3, [r7, #4]
 800b658:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800b65a:	683b      	ldr	r3, [r7, #0]
 800b65c:	781b      	ldrb	r3, [r3, #0]
 800b65e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800b660:	683b      	ldr	r3, [r7, #0]
 800b662:	785b      	ldrb	r3, [r3, #1]
 800b664:	2b01      	cmp	r3, #1
 800b666:	d12c      	bne.n	800b6c2 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800b668:	68bb      	ldr	r3, [r7, #8]
 800b66a:	015a      	lsls	r2, r3, #5
 800b66c:	68fb      	ldr	r3, [r7, #12]
 800b66e:	4413      	add	r3, r2
 800b670:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b674:	681b      	ldr	r3, [r3, #0]
 800b676:	2b00      	cmp	r3, #0
 800b678:	db12      	blt.n	800b6a0 <USB_EPSetStall+0x54>
 800b67a:	68bb      	ldr	r3, [r7, #8]
 800b67c:	2b00      	cmp	r3, #0
 800b67e:	d00f      	beq.n	800b6a0 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800b680:	68bb      	ldr	r3, [r7, #8]
 800b682:	015a      	lsls	r2, r3, #5
 800b684:	68fb      	ldr	r3, [r7, #12]
 800b686:	4413      	add	r3, r2
 800b688:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b68c:	681b      	ldr	r3, [r3, #0]
 800b68e:	68ba      	ldr	r2, [r7, #8]
 800b690:	0151      	lsls	r1, r2, #5
 800b692:	68fa      	ldr	r2, [r7, #12]
 800b694:	440a      	add	r2, r1
 800b696:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b69a:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800b69e:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800b6a0:	68bb      	ldr	r3, [r7, #8]
 800b6a2:	015a      	lsls	r2, r3, #5
 800b6a4:	68fb      	ldr	r3, [r7, #12]
 800b6a6:	4413      	add	r3, r2
 800b6a8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b6ac:	681b      	ldr	r3, [r3, #0]
 800b6ae:	68ba      	ldr	r2, [r7, #8]
 800b6b0:	0151      	lsls	r1, r2, #5
 800b6b2:	68fa      	ldr	r2, [r7, #12]
 800b6b4:	440a      	add	r2, r1
 800b6b6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b6ba:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800b6be:	6013      	str	r3, [r2, #0]
 800b6c0:	e02b      	b.n	800b71a <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800b6c2:	68bb      	ldr	r3, [r7, #8]
 800b6c4:	015a      	lsls	r2, r3, #5
 800b6c6:	68fb      	ldr	r3, [r7, #12]
 800b6c8:	4413      	add	r3, r2
 800b6ca:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b6ce:	681b      	ldr	r3, [r3, #0]
 800b6d0:	2b00      	cmp	r3, #0
 800b6d2:	db12      	blt.n	800b6fa <USB_EPSetStall+0xae>
 800b6d4:	68bb      	ldr	r3, [r7, #8]
 800b6d6:	2b00      	cmp	r3, #0
 800b6d8:	d00f      	beq.n	800b6fa <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800b6da:	68bb      	ldr	r3, [r7, #8]
 800b6dc:	015a      	lsls	r2, r3, #5
 800b6de:	68fb      	ldr	r3, [r7, #12]
 800b6e0:	4413      	add	r3, r2
 800b6e2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b6e6:	681b      	ldr	r3, [r3, #0]
 800b6e8:	68ba      	ldr	r2, [r7, #8]
 800b6ea:	0151      	lsls	r1, r2, #5
 800b6ec:	68fa      	ldr	r2, [r7, #12]
 800b6ee:	440a      	add	r2, r1
 800b6f0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b6f4:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800b6f8:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800b6fa:	68bb      	ldr	r3, [r7, #8]
 800b6fc:	015a      	lsls	r2, r3, #5
 800b6fe:	68fb      	ldr	r3, [r7, #12]
 800b700:	4413      	add	r3, r2
 800b702:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b706:	681b      	ldr	r3, [r3, #0]
 800b708:	68ba      	ldr	r2, [r7, #8]
 800b70a:	0151      	lsls	r1, r2, #5
 800b70c:	68fa      	ldr	r2, [r7, #12]
 800b70e:	440a      	add	r2, r1
 800b710:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b714:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800b718:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800b71a:	2300      	movs	r3, #0
}
 800b71c:	4618      	mov	r0, r3
 800b71e:	3714      	adds	r7, #20
 800b720:	46bd      	mov	sp, r7
 800b722:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b726:	4770      	bx	lr

0800b728 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800b728:	b480      	push	{r7}
 800b72a:	b085      	sub	sp, #20
 800b72c:	af00      	add	r7, sp, #0
 800b72e:	6078      	str	r0, [r7, #4]
 800b730:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b732:	687b      	ldr	r3, [r7, #4]
 800b734:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800b736:	683b      	ldr	r3, [r7, #0]
 800b738:	781b      	ldrb	r3, [r3, #0]
 800b73a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800b73c:	683b      	ldr	r3, [r7, #0]
 800b73e:	785b      	ldrb	r3, [r3, #1]
 800b740:	2b01      	cmp	r3, #1
 800b742:	d128      	bne.n	800b796 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800b744:	68bb      	ldr	r3, [r7, #8]
 800b746:	015a      	lsls	r2, r3, #5
 800b748:	68fb      	ldr	r3, [r7, #12]
 800b74a:	4413      	add	r3, r2
 800b74c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b750:	681b      	ldr	r3, [r3, #0]
 800b752:	68ba      	ldr	r2, [r7, #8]
 800b754:	0151      	lsls	r1, r2, #5
 800b756:	68fa      	ldr	r2, [r7, #12]
 800b758:	440a      	add	r2, r1
 800b75a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b75e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800b762:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800b764:	683b      	ldr	r3, [r7, #0]
 800b766:	791b      	ldrb	r3, [r3, #4]
 800b768:	2b03      	cmp	r3, #3
 800b76a:	d003      	beq.n	800b774 <USB_EPClearStall+0x4c>
 800b76c:	683b      	ldr	r3, [r7, #0]
 800b76e:	791b      	ldrb	r3, [r3, #4]
 800b770:	2b02      	cmp	r3, #2
 800b772:	d138      	bne.n	800b7e6 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800b774:	68bb      	ldr	r3, [r7, #8]
 800b776:	015a      	lsls	r2, r3, #5
 800b778:	68fb      	ldr	r3, [r7, #12]
 800b77a:	4413      	add	r3, r2
 800b77c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b780:	681b      	ldr	r3, [r3, #0]
 800b782:	68ba      	ldr	r2, [r7, #8]
 800b784:	0151      	lsls	r1, r2, #5
 800b786:	68fa      	ldr	r2, [r7, #12]
 800b788:	440a      	add	r2, r1
 800b78a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b78e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800b792:	6013      	str	r3, [r2, #0]
 800b794:	e027      	b.n	800b7e6 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800b796:	68bb      	ldr	r3, [r7, #8]
 800b798:	015a      	lsls	r2, r3, #5
 800b79a:	68fb      	ldr	r3, [r7, #12]
 800b79c:	4413      	add	r3, r2
 800b79e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b7a2:	681b      	ldr	r3, [r3, #0]
 800b7a4:	68ba      	ldr	r2, [r7, #8]
 800b7a6:	0151      	lsls	r1, r2, #5
 800b7a8:	68fa      	ldr	r2, [r7, #12]
 800b7aa:	440a      	add	r2, r1
 800b7ac:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b7b0:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800b7b4:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800b7b6:	683b      	ldr	r3, [r7, #0]
 800b7b8:	791b      	ldrb	r3, [r3, #4]
 800b7ba:	2b03      	cmp	r3, #3
 800b7bc:	d003      	beq.n	800b7c6 <USB_EPClearStall+0x9e>
 800b7be:	683b      	ldr	r3, [r7, #0]
 800b7c0:	791b      	ldrb	r3, [r3, #4]
 800b7c2:	2b02      	cmp	r3, #2
 800b7c4:	d10f      	bne.n	800b7e6 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800b7c6:	68bb      	ldr	r3, [r7, #8]
 800b7c8:	015a      	lsls	r2, r3, #5
 800b7ca:	68fb      	ldr	r3, [r7, #12]
 800b7cc:	4413      	add	r3, r2
 800b7ce:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b7d2:	681b      	ldr	r3, [r3, #0]
 800b7d4:	68ba      	ldr	r2, [r7, #8]
 800b7d6:	0151      	lsls	r1, r2, #5
 800b7d8:	68fa      	ldr	r2, [r7, #12]
 800b7da:	440a      	add	r2, r1
 800b7dc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b7e0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800b7e4:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800b7e6:	2300      	movs	r3, #0
}
 800b7e8:	4618      	mov	r0, r3
 800b7ea:	3714      	adds	r7, #20
 800b7ec:	46bd      	mov	sp, r7
 800b7ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7f2:	4770      	bx	lr

0800b7f4 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800b7f4:	b480      	push	{r7}
 800b7f6:	b085      	sub	sp, #20
 800b7f8:	af00      	add	r7, sp, #0
 800b7fa:	6078      	str	r0, [r7, #4]
 800b7fc:	460b      	mov	r3, r1
 800b7fe:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b800:	687b      	ldr	r3, [r7, #4]
 800b802:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800b804:	68fb      	ldr	r3, [r7, #12]
 800b806:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b80a:	681b      	ldr	r3, [r3, #0]
 800b80c:	68fa      	ldr	r2, [r7, #12]
 800b80e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800b812:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800b816:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800b818:	68fb      	ldr	r3, [r7, #12]
 800b81a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b81e:	681a      	ldr	r2, [r3, #0]
 800b820:	78fb      	ldrb	r3, [r7, #3]
 800b822:	011b      	lsls	r3, r3, #4
 800b824:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 800b828:	68f9      	ldr	r1, [r7, #12]
 800b82a:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800b82e:	4313      	orrs	r3, r2
 800b830:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800b832:	2300      	movs	r3, #0
}
 800b834:	4618      	mov	r0, r3
 800b836:	3714      	adds	r7, #20
 800b838:	46bd      	mov	sp, r7
 800b83a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b83e:	4770      	bx	lr

0800b840 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800b840:	b480      	push	{r7}
 800b842:	b085      	sub	sp, #20
 800b844:	af00      	add	r7, sp, #0
 800b846:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b848:	687b      	ldr	r3, [r7, #4]
 800b84a:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800b84c:	68fb      	ldr	r3, [r7, #12]
 800b84e:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800b852:	681b      	ldr	r3, [r3, #0]
 800b854:	68fa      	ldr	r2, [r7, #12]
 800b856:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800b85a:	f023 0303 	bic.w	r3, r3, #3
 800b85e:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800b860:	68fb      	ldr	r3, [r7, #12]
 800b862:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b866:	685b      	ldr	r3, [r3, #4]
 800b868:	68fa      	ldr	r2, [r7, #12]
 800b86a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800b86e:	f023 0302 	bic.w	r3, r3, #2
 800b872:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800b874:	2300      	movs	r3, #0
}
 800b876:	4618      	mov	r0, r3
 800b878:	3714      	adds	r7, #20
 800b87a:	46bd      	mov	sp, r7
 800b87c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b880:	4770      	bx	lr

0800b882 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800b882:	b480      	push	{r7}
 800b884:	b085      	sub	sp, #20
 800b886:	af00      	add	r7, sp, #0
 800b888:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b88a:	687b      	ldr	r3, [r7, #4]
 800b88c:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800b88e:	68fb      	ldr	r3, [r7, #12]
 800b890:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800b894:	681b      	ldr	r3, [r3, #0]
 800b896:	68fa      	ldr	r2, [r7, #12]
 800b898:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800b89c:	f023 0303 	bic.w	r3, r3, #3
 800b8a0:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800b8a2:	68fb      	ldr	r3, [r7, #12]
 800b8a4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b8a8:	685b      	ldr	r3, [r3, #4]
 800b8aa:	68fa      	ldr	r2, [r7, #12]
 800b8ac:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800b8b0:	f043 0302 	orr.w	r3, r3, #2
 800b8b4:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800b8b6:	2300      	movs	r3, #0
}
 800b8b8:	4618      	mov	r0, r3
 800b8ba:	3714      	adds	r7, #20
 800b8bc:	46bd      	mov	sp, r7
 800b8be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8c2:	4770      	bx	lr

0800b8c4 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 800b8c4:	b480      	push	{r7}
 800b8c6:	b085      	sub	sp, #20
 800b8c8:	af00      	add	r7, sp, #0
 800b8ca:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800b8cc:	687b      	ldr	r3, [r7, #4]
 800b8ce:	695b      	ldr	r3, [r3, #20]
 800b8d0:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800b8d2:	687b      	ldr	r3, [r7, #4]
 800b8d4:	699b      	ldr	r3, [r3, #24]
 800b8d6:	68fa      	ldr	r2, [r7, #12]
 800b8d8:	4013      	ands	r3, r2
 800b8da:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800b8dc:	68fb      	ldr	r3, [r7, #12]
}
 800b8de:	4618      	mov	r0, r3
 800b8e0:	3714      	adds	r7, #20
 800b8e2:	46bd      	mov	sp, r7
 800b8e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8e8:	4770      	bx	lr

0800b8ea <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800b8ea:	b480      	push	{r7}
 800b8ec:	b085      	sub	sp, #20
 800b8ee:	af00      	add	r7, sp, #0
 800b8f0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b8f2:	687b      	ldr	r3, [r7, #4]
 800b8f4:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800b8f6:	68fb      	ldr	r3, [r7, #12]
 800b8f8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b8fc:	699b      	ldr	r3, [r3, #24]
 800b8fe:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800b900:	68fb      	ldr	r3, [r7, #12]
 800b902:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b906:	69db      	ldr	r3, [r3, #28]
 800b908:	68ba      	ldr	r2, [r7, #8]
 800b90a:	4013      	ands	r3, r2
 800b90c:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800b90e:	68bb      	ldr	r3, [r7, #8]
 800b910:	0c1b      	lsrs	r3, r3, #16
}
 800b912:	4618      	mov	r0, r3
 800b914:	3714      	adds	r7, #20
 800b916:	46bd      	mov	sp, r7
 800b918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b91c:	4770      	bx	lr

0800b91e <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800b91e:	b480      	push	{r7}
 800b920:	b085      	sub	sp, #20
 800b922:	af00      	add	r7, sp, #0
 800b924:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b926:	687b      	ldr	r3, [r7, #4]
 800b928:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800b92a:	68fb      	ldr	r3, [r7, #12]
 800b92c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b930:	699b      	ldr	r3, [r3, #24]
 800b932:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800b934:	68fb      	ldr	r3, [r7, #12]
 800b936:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b93a:	69db      	ldr	r3, [r3, #28]
 800b93c:	68ba      	ldr	r2, [r7, #8]
 800b93e:	4013      	ands	r3, r2
 800b940:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800b942:	68bb      	ldr	r3, [r7, #8]
 800b944:	b29b      	uxth	r3, r3
}
 800b946:	4618      	mov	r0, r3
 800b948:	3714      	adds	r7, #20
 800b94a:	46bd      	mov	sp, r7
 800b94c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b950:	4770      	bx	lr

0800b952 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800b952:	b480      	push	{r7}
 800b954:	b085      	sub	sp, #20
 800b956:	af00      	add	r7, sp, #0
 800b958:	6078      	str	r0, [r7, #4]
 800b95a:	460b      	mov	r3, r1
 800b95c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b95e:	687b      	ldr	r3, [r7, #4]
 800b960:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800b962:	78fb      	ldrb	r3, [r7, #3]
 800b964:	015a      	lsls	r2, r3, #5
 800b966:	68fb      	ldr	r3, [r7, #12]
 800b968:	4413      	add	r3, r2
 800b96a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b96e:	689b      	ldr	r3, [r3, #8]
 800b970:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800b972:	68fb      	ldr	r3, [r7, #12]
 800b974:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b978:	695b      	ldr	r3, [r3, #20]
 800b97a:	68ba      	ldr	r2, [r7, #8]
 800b97c:	4013      	ands	r3, r2
 800b97e:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800b980:	68bb      	ldr	r3, [r7, #8]
}
 800b982:	4618      	mov	r0, r3
 800b984:	3714      	adds	r7, #20
 800b986:	46bd      	mov	sp, r7
 800b988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b98c:	4770      	bx	lr

0800b98e <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800b98e:	b480      	push	{r7}
 800b990:	b087      	sub	sp, #28
 800b992:	af00      	add	r7, sp, #0
 800b994:	6078      	str	r0, [r7, #4]
 800b996:	460b      	mov	r3, r1
 800b998:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b99a:	687b      	ldr	r3, [r7, #4]
 800b99c:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 800b99e:	697b      	ldr	r3, [r7, #20]
 800b9a0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b9a4:	691b      	ldr	r3, [r3, #16]
 800b9a6:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800b9a8:	697b      	ldr	r3, [r7, #20]
 800b9aa:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b9ae:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b9b0:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800b9b2:	78fb      	ldrb	r3, [r7, #3]
 800b9b4:	f003 030f 	and.w	r3, r3, #15
 800b9b8:	68fa      	ldr	r2, [r7, #12]
 800b9ba:	fa22 f303 	lsr.w	r3, r2, r3
 800b9be:	01db      	lsls	r3, r3, #7
 800b9c0:	b2db      	uxtb	r3, r3
 800b9c2:	693a      	ldr	r2, [r7, #16]
 800b9c4:	4313      	orrs	r3, r2
 800b9c6:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800b9c8:	78fb      	ldrb	r3, [r7, #3]
 800b9ca:	015a      	lsls	r2, r3, #5
 800b9cc:	697b      	ldr	r3, [r7, #20]
 800b9ce:	4413      	add	r3, r2
 800b9d0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b9d4:	689b      	ldr	r3, [r3, #8]
 800b9d6:	693a      	ldr	r2, [r7, #16]
 800b9d8:	4013      	ands	r3, r2
 800b9da:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800b9dc:	68bb      	ldr	r3, [r7, #8]
}
 800b9de:	4618      	mov	r0, r3
 800b9e0:	371c      	adds	r7, #28
 800b9e2:	46bd      	mov	sp, r7
 800b9e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9e8:	4770      	bx	lr

0800b9ea <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 800b9ea:	b480      	push	{r7}
 800b9ec:	b083      	sub	sp, #12
 800b9ee:	af00      	add	r7, sp, #0
 800b9f0:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800b9f2:	687b      	ldr	r3, [r7, #4]
 800b9f4:	695b      	ldr	r3, [r3, #20]
 800b9f6:	f003 0301 	and.w	r3, r3, #1
}
 800b9fa:	4618      	mov	r0, r3
 800b9fc:	370c      	adds	r7, #12
 800b9fe:	46bd      	mov	sp, r7
 800ba00:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba04:	4770      	bx	lr

0800ba06 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 800ba06:	b480      	push	{r7}
 800ba08:	b085      	sub	sp, #20
 800ba0a:	af00      	add	r7, sp, #0
 800ba0c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ba0e:	687b      	ldr	r3, [r7, #4]
 800ba10:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800ba12:	68fb      	ldr	r3, [r7, #12]
 800ba14:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ba18:	681b      	ldr	r3, [r3, #0]
 800ba1a:	68fa      	ldr	r2, [r7, #12]
 800ba1c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800ba20:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 800ba24:	f023 0307 	bic.w	r3, r3, #7
 800ba28:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800ba2a:	68fb      	ldr	r3, [r7, #12]
 800ba2c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ba30:	685b      	ldr	r3, [r3, #4]
 800ba32:	68fa      	ldr	r2, [r7, #12]
 800ba34:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800ba38:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800ba3c:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800ba3e:	2300      	movs	r3, #0
}
 800ba40:	4618      	mov	r0, r3
 800ba42:	3714      	adds	r7, #20
 800ba44:	46bd      	mov	sp, r7
 800ba46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba4a:	4770      	bx	lr

0800ba4c <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 800ba4c:	b480      	push	{r7}
 800ba4e:	b087      	sub	sp, #28
 800ba50:	af00      	add	r7, sp, #0
 800ba52:	60f8      	str	r0, [r7, #12]
 800ba54:	460b      	mov	r3, r1
 800ba56:	607a      	str	r2, [r7, #4]
 800ba58:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ba5a:	68fb      	ldr	r3, [r7, #12]
 800ba5c:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800ba5e:	68fb      	ldr	r3, [r7, #12]
 800ba60:	333c      	adds	r3, #60	@ 0x3c
 800ba62:	3304      	adds	r3, #4
 800ba64:	681b      	ldr	r3, [r3, #0]
 800ba66:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800ba68:	693b      	ldr	r3, [r7, #16]
 800ba6a:	4a26      	ldr	r2, [pc, #152]	@ (800bb04 <USB_EP0_OutStart+0xb8>)
 800ba6c:	4293      	cmp	r3, r2
 800ba6e:	d90a      	bls.n	800ba86 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800ba70:	697b      	ldr	r3, [r7, #20]
 800ba72:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ba76:	681b      	ldr	r3, [r3, #0]
 800ba78:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800ba7c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800ba80:	d101      	bne.n	800ba86 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800ba82:	2300      	movs	r3, #0
 800ba84:	e037      	b.n	800baf6 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800ba86:	697b      	ldr	r3, [r7, #20]
 800ba88:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ba8c:	461a      	mov	r2, r3
 800ba8e:	2300      	movs	r3, #0
 800ba90:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800ba92:	697b      	ldr	r3, [r7, #20]
 800ba94:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ba98:	691b      	ldr	r3, [r3, #16]
 800ba9a:	697a      	ldr	r2, [r7, #20]
 800ba9c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800baa0:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800baa4:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800baa6:	697b      	ldr	r3, [r7, #20]
 800baa8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800baac:	691b      	ldr	r3, [r3, #16]
 800baae:	697a      	ldr	r2, [r7, #20]
 800bab0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800bab4:	f043 0318 	orr.w	r3, r3, #24
 800bab8:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800baba:	697b      	ldr	r3, [r7, #20]
 800babc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bac0:	691b      	ldr	r3, [r3, #16]
 800bac2:	697a      	ldr	r2, [r7, #20]
 800bac4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800bac8:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 800bacc:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800bace:	7afb      	ldrb	r3, [r7, #11]
 800bad0:	2b01      	cmp	r3, #1
 800bad2:	d10f      	bne.n	800baf4 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800bad4:	697b      	ldr	r3, [r7, #20]
 800bad6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bada:	461a      	mov	r2, r3
 800badc:	687b      	ldr	r3, [r7, #4]
 800bade:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800bae0:	697b      	ldr	r3, [r7, #20]
 800bae2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bae6:	681b      	ldr	r3, [r3, #0]
 800bae8:	697a      	ldr	r2, [r7, #20]
 800baea:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800baee:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 800baf2:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800baf4:	2300      	movs	r3, #0
}
 800baf6:	4618      	mov	r0, r3
 800baf8:	371c      	adds	r7, #28
 800bafa:	46bd      	mov	sp, r7
 800bafc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb00:	4770      	bx	lr
 800bb02:	bf00      	nop
 800bb04:	4f54300a 	.word	0x4f54300a

0800bb08 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800bb08:	b480      	push	{r7}
 800bb0a:	b085      	sub	sp, #20
 800bb0c:	af00      	add	r7, sp, #0
 800bb0e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800bb10:	2300      	movs	r3, #0
 800bb12:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800bb14:	68fb      	ldr	r3, [r7, #12]
 800bb16:	3301      	adds	r3, #1
 800bb18:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800bb1a:	68fb      	ldr	r3, [r7, #12]
 800bb1c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800bb20:	d901      	bls.n	800bb26 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800bb22:	2303      	movs	r3, #3
 800bb24:	e022      	b.n	800bb6c <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800bb26:	687b      	ldr	r3, [r7, #4]
 800bb28:	691b      	ldr	r3, [r3, #16]
 800bb2a:	2b00      	cmp	r3, #0
 800bb2c:	daf2      	bge.n	800bb14 <USB_CoreReset+0xc>

  count = 10U;
 800bb2e:	230a      	movs	r3, #10
 800bb30:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 800bb32:	e002      	b.n	800bb3a <USB_CoreReset+0x32>
  {
    count--;
 800bb34:	68fb      	ldr	r3, [r7, #12]
 800bb36:	3b01      	subs	r3, #1
 800bb38:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 800bb3a:	68fb      	ldr	r3, [r7, #12]
 800bb3c:	2b00      	cmp	r3, #0
 800bb3e:	d1f9      	bne.n	800bb34 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800bb40:	687b      	ldr	r3, [r7, #4]
 800bb42:	691b      	ldr	r3, [r3, #16]
 800bb44:	f043 0201 	orr.w	r2, r3, #1
 800bb48:	687b      	ldr	r3, [r7, #4]
 800bb4a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800bb4c:	68fb      	ldr	r3, [r7, #12]
 800bb4e:	3301      	adds	r3, #1
 800bb50:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800bb52:	68fb      	ldr	r3, [r7, #12]
 800bb54:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800bb58:	d901      	bls.n	800bb5e <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 800bb5a:	2303      	movs	r3, #3
 800bb5c:	e006      	b.n	800bb6c <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800bb5e:	687b      	ldr	r3, [r7, #4]
 800bb60:	691b      	ldr	r3, [r3, #16]
 800bb62:	f003 0301 	and.w	r3, r3, #1
 800bb66:	2b01      	cmp	r3, #1
 800bb68:	d0f0      	beq.n	800bb4c <USB_CoreReset+0x44>

  return HAL_OK;
 800bb6a:	2300      	movs	r3, #0
}
 800bb6c:	4618      	mov	r0, r3
 800bb6e:	3714      	adds	r7, #20
 800bb70:	46bd      	mov	sp, r7
 800bb72:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb76:	4770      	bx	lr

0800bb78 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800bb78:	b580      	push	{r7, lr}
 800bb7a:	b084      	sub	sp, #16
 800bb7c:	af00      	add	r7, sp, #0
 800bb7e:	6078      	str	r0, [r7, #4]
 800bb80:	460b      	mov	r3, r1
 800bb82:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800bb84:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 800bb88:	f002 fcd2 	bl	800e530 <USBD_static_malloc>
 800bb8c:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 800bb8e:	68fb      	ldr	r3, [r7, #12]
 800bb90:	2b00      	cmp	r3, #0
 800bb92:	d109      	bne.n	800bba8 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800bb94:	687b      	ldr	r3, [r7, #4]
 800bb96:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800bb9a:	687b      	ldr	r3, [r7, #4]
 800bb9c:	32b0      	adds	r2, #176	@ 0xb0
 800bb9e:	2100      	movs	r1, #0
 800bba0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 800bba4:	2302      	movs	r3, #2
 800bba6:	e0d4      	b.n	800bd52 <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 800bba8:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 800bbac:	2100      	movs	r1, #0
 800bbae:	68f8      	ldr	r0, [r7, #12]
 800bbb0:	f002 fd38 	bl	800e624 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 800bbb4:	687b      	ldr	r3, [r7, #4]
 800bbb6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800bbba:	687b      	ldr	r3, [r7, #4]
 800bbbc:	32b0      	adds	r2, #176	@ 0xb0
 800bbbe:	68f9      	ldr	r1, [r7, #12]
 800bbc0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 800bbc4:	687b      	ldr	r3, [r7, #4]
 800bbc6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800bbca:	687b      	ldr	r3, [r7, #4]
 800bbcc:	32b0      	adds	r2, #176	@ 0xb0
 800bbce:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800bbd2:	687b      	ldr	r3, [r7, #4]
 800bbd4:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800bbd8:	687b      	ldr	r3, [r7, #4]
 800bbda:	7c1b      	ldrb	r3, [r3, #16]
 800bbdc:	2b00      	cmp	r3, #0
 800bbde:	d138      	bne.n	800bc52 <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800bbe0:	4b5e      	ldr	r3, [pc, #376]	@ (800bd5c <USBD_CDC_Init+0x1e4>)
 800bbe2:	7819      	ldrb	r1, [r3, #0]
 800bbe4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800bbe8:	2202      	movs	r2, #2
 800bbea:	6878      	ldr	r0, [r7, #4]
 800bbec:	f002 fb7d 	bl	800e2ea <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800bbf0:	4b5a      	ldr	r3, [pc, #360]	@ (800bd5c <USBD_CDC_Init+0x1e4>)
 800bbf2:	781b      	ldrb	r3, [r3, #0]
 800bbf4:	f003 020f 	and.w	r2, r3, #15
 800bbf8:	6879      	ldr	r1, [r7, #4]
 800bbfa:	4613      	mov	r3, r2
 800bbfc:	009b      	lsls	r3, r3, #2
 800bbfe:	4413      	add	r3, r2
 800bc00:	009b      	lsls	r3, r3, #2
 800bc02:	440b      	add	r3, r1
 800bc04:	3323      	adds	r3, #35	@ 0x23
 800bc06:	2201      	movs	r2, #1
 800bc08:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800bc0a:	4b55      	ldr	r3, [pc, #340]	@ (800bd60 <USBD_CDC_Init+0x1e8>)
 800bc0c:	7819      	ldrb	r1, [r3, #0]
 800bc0e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800bc12:	2202      	movs	r2, #2
 800bc14:	6878      	ldr	r0, [r7, #4]
 800bc16:	f002 fb68 	bl	800e2ea <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800bc1a:	4b51      	ldr	r3, [pc, #324]	@ (800bd60 <USBD_CDC_Init+0x1e8>)
 800bc1c:	781b      	ldrb	r3, [r3, #0]
 800bc1e:	f003 020f 	and.w	r2, r3, #15
 800bc22:	6879      	ldr	r1, [r7, #4]
 800bc24:	4613      	mov	r3, r2
 800bc26:	009b      	lsls	r3, r3, #2
 800bc28:	4413      	add	r3, r2
 800bc2a:	009b      	lsls	r3, r3, #2
 800bc2c:	440b      	add	r3, r1
 800bc2e:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800bc32:	2201      	movs	r2, #1
 800bc34:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800bc36:	4b4b      	ldr	r3, [pc, #300]	@ (800bd64 <USBD_CDC_Init+0x1ec>)
 800bc38:	781b      	ldrb	r3, [r3, #0]
 800bc3a:	f003 020f 	and.w	r2, r3, #15
 800bc3e:	6879      	ldr	r1, [r7, #4]
 800bc40:	4613      	mov	r3, r2
 800bc42:	009b      	lsls	r3, r3, #2
 800bc44:	4413      	add	r3, r2
 800bc46:	009b      	lsls	r3, r3, #2
 800bc48:	440b      	add	r3, r1
 800bc4a:	331c      	adds	r3, #28
 800bc4c:	2210      	movs	r2, #16
 800bc4e:	601a      	str	r2, [r3, #0]
 800bc50:	e035      	b.n	800bcbe <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800bc52:	4b42      	ldr	r3, [pc, #264]	@ (800bd5c <USBD_CDC_Init+0x1e4>)
 800bc54:	7819      	ldrb	r1, [r3, #0]
 800bc56:	2340      	movs	r3, #64	@ 0x40
 800bc58:	2202      	movs	r2, #2
 800bc5a:	6878      	ldr	r0, [r7, #4]
 800bc5c:	f002 fb45 	bl	800e2ea <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800bc60:	4b3e      	ldr	r3, [pc, #248]	@ (800bd5c <USBD_CDC_Init+0x1e4>)
 800bc62:	781b      	ldrb	r3, [r3, #0]
 800bc64:	f003 020f 	and.w	r2, r3, #15
 800bc68:	6879      	ldr	r1, [r7, #4]
 800bc6a:	4613      	mov	r3, r2
 800bc6c:	009b      	lsls	r3, r3, #2
 800bc6e:	4413      	add	r3, r2
 800bc70:	009b      	lsls	r3, r3, #2
 800bc72:	440b      	add	r3, r1
 800bc74:	3323      	adds	r3, #35	@ 0x23
 800bc76:	2201      	movs	r2, #1
 800bc78:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800bc7a:	4b39      	ldr	r3, [pc, #228]	@ (800bd60 <USBD_CDC_Init+0x1e8>)
 800bc7c:	7819      	ldrb	r1, [r3, #0]
 800bc7e:	2340      	movs	r3, #64	@ 0x40
 800bc80:	2202      	movs	r2, #2
 800bc82:	6878      	ldr	r0, [r7, #4]
 800bc84:	f002 fb31 	bl	800e2ea <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800bc88:	4b35      	ldr	r3, [pc, #212]	@ (800bd60 <USBD_CDC_Init+0x1e8>)
 800bc8a:	781b      	ldrb	r3, [r3, #0]
 800bc8c:	f003 020f 	and.w	r2, r3, #15
 800bc90:	6879      	ldr	r1, [r7, #4]
 800bc92:	4613      	mov	r3, r2
 800bc94:	009b      	lsls	r3, r3, #2
 800bc96:	4413      	add	r3, r2
 800bc98:	009b      	lsls	r3, r3, #2
 800bc9a:	440b      	add	r3, r1
 800bc9c:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800bca0:	2201      	movs	r2, #1
 800bca2:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800bca4:	4b2f      	ldr	r3, [pc, #188]	@ (800bd64 <USBD_CDC_Init+0x1ec>)
 800bca6:	781b      	ldrb	r3, [r3, #0]
 800bca8:	f003 020f 	and.w	r2, r3, #15
 800bcac:	6879      	ldr	r1, [r7, #4]
 800bcae:	4613      	mov	r3, r2
 800bcb0:	009b      	lsls	r3, r3, #2
 800bcb2:	4413      	add	r3, r2
 800bcb4:	009b      	lsls	r3, r3, #2
 800bcb6:	440b      	add	r3, r1
 800bcb8:	331c      	adds	r3, #28
 800bcba:	2210      	movs	r2, #16
 800bcbc:	601a      	str	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800bcbe:	4b29      	ldr	r3, [pc, #164]	@ (800bd64 <USBD_CDC_Init+0x1ec>)
 800bcc0:	7819      	ldrb	r1, [r3, #0]
 800bcc2:	2308      	movs	r3, #8
 800bcc4:	2203      	movs	r2, #3
 800bcc6:	6878      	ldr	r0, [r7, #4]
 800bcc8:	f002 fb0f 	bl	800e2ea <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 800bccc:	4b25      	ldr	r3, [pc, #148]	@ (800bd64 <USBD_CDC_Init+0x1ec>)
 800bcce:	781b      	ldrb	r3, [r3, #0]
 800bcd0:	f003 020f 	and.w	r2, r3, #15
 800bcd4:	6879      	ldr	r1, [r7, #4]
 800bcd6:	4613      	mov	r3, r2
 800bcd8:	009b      	lsls	r3, r3, #2
 800bcda:	4413      	add	r3, r2
 800bcdc:	009b      	lsls	r3, r3, #2
 800bcde:	440b      	add	r3, r1
 800bce0:	3323      	adds	r3, #35	@ 0x23
 800bce2:	2201      	movs	r2, #1
 800bce4:	701a      	strb	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 800bce6:	68fb      	ldr	r3, [r7, #12]
 800bce8:	2200      	movs	r2, #0
 800bcea:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 800bcee:	687b      	ldr	r3, [r7, #4]
 800bcf0:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800bcf4:	687a      	ldr	r2, [r7, #4]
 800bcf6:	33b0      	adds	r3, #176	@ 0xb0
 800bcf8:	009b      	lsls	r3, r3, #2
 800bcfa:	4413      	add	r3, r2
 800bcfc:	685b      	ldr	r3, [r3, #4]
 800bcfe:	681b      	ldr	r3, [r3, #0]
 800bd00:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800bd02:	68fb      	ldr	r3, [r7, #12]
 800bd04:	2200      	movs	r2, #0
 800bd06:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 800bd0a:	68fb      	ldr	r3, [r7, #12]
 800bd0c:	2200      	movs	r2, #0
 800bd0e:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 800bd12:	68fb      	ldr	r3, [r7, #12]
 800bd14:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 800bd18:	2b00      	cmp	r3, #0
 800bd1a:	d101      	bne.n	800bd20 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 800bd1c:	2302      	movs	r3, #2
 800bd1e:	e018      	b.n	800bd52 <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800bd20:	687b      	ldr	r3, [r7, #4]
 800bd22:	7c1b      	ldrb	r3, [r3, #16]
 800bd24:	2b00      	cmp	r3, #0
 800bd26:	d10a      	bne.n	800bd3e <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800bd28:	4b0d      	ldr	r3, [pc, #52]	@ (800bd60 <USBD_CDC_Init+0x1e8>)
 800bd2a:	7819      	ldrb	r1, [r3, #0]
 800bd2c:	68fb      	ldr	r3, [r7, #12]
 800bd2e:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800bd32:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800bd36:	6878      	ldr	r0, [r7, #4]
 800bd38:	f002 fbc6 	bl	800e4c8 <USBD_LL_PrepareReceive>
 800bd3c:	e008      	b.n	800bd50 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800bd3e:	4b08      	ldr	r3, [pc, #32]	@ (800bd60 <USBD_CDC_Init+0x1e8>)
 800bd40:	7819      	ldrb	r1, [r3, #0]
 800bd42:	68fb      	ldr	r3, [r7, #12]
 800bd44:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800bd48:	2340      	movs	r3, #64	@ 0x40
 800bd4a:	6878      	ldr	r0, [r7, #4]
 800bd4c:	f002 fbbc 	bl	800e4c8 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800bd50:	2300      	movs	r3, #0
}
 800bd52:	4618      	mov	r0, r3
 800bd54:	3710      	adds	r7, #16
 800bd56:	46bd      	mov	sp, r7
 800bd58:	bd80      	pop	{r7, pc}
 800bd5a:	bf00      	nop
 800bd5c:	200000b7 	.word	0x200000b7
 800bd60:	200000b8 	.word	0x200000b8
 800bd64:	200000b9 	.word	0x200000b9

0800bd68 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800bd68:	b580      	push	{r7, lr}
 800bd6a:	b082      	sub	sp, #8
 800bd6c:	af00      	add	r7, sp, #0
 800bd6e:	6078      	str	r0, [r7, #4]
 800bd70:	460b      	mov	r3, r1
 800bd72:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 800bd74:	4b3a      	ldr	r3, [pc, #232]	@ (800be60 <USBD_CDC_DeInit+0xf8>)
 800bd76:	781b      	ldrb	r3, [r3, #0]
 800bd78:	4619      	mov	r1, r3
 800bd7a:	6878      	ldr	r0, [r7, #4]
 800bd7c:	f002 fadb 	bl	800e336 <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 800bd80:	4b37      	ldr	r3, [pc, #220]	@ (800be60 <USBD_CDC_DeInit+0xf8>)
 800bd82:	781b      	ldrb	r3, [r3, #0]
 800bd84:	f003 020f 	and.w	r2, r3, #15
 800bd88:	6879      	ldr	r1, [r7, #4]
 800bd8a:	4613      	mov	r3, r2
 800bd8c:	009b      	lsls	r3, r3, #2
 800bd8e:	4413      	add	r3, r2
 800bd90:	009b      	lsls	r3, r3, #2
 800bd92:	440b      	add	r3, r1
 800bd94:	3323      	adds	r3, #35	@ 0x23
 800bd96:	2200      	movs	r2, #0
 800bd98:	701a      	strb	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 800bd9a:	4b32      	ldr	r3, [pc, #200]	@ (800be64 <USBD_CDC_DeInit+0xfc>)
 800bd9c:	781b      	ldrb	r3, [r3, #0]
 800bd9e:	4619      	mov	r1, r3
 800bda0:	6878      	ldr	r0, [r7, #4]
 800bda2:	f002 fac8 	bl	800e336 <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 800bda6:	4b2f      	ldr	r3, [pc, #188]	@ (800be64 <USBD_CDC_DeInit+0xfc>)
 800bda8:	781b      	ldrb	r3, [r3, #0]
 800bdaa:	f003 020f 	and.w	r2, r3, #15
 800bdae:	6879      	ldr	r1, [r7, #4]
 800bdb0:	4613      	mov	r3, r2
 800bdb2:	009b      	lsls	r3, r3, #2
 800bdb4:	4413      	add	r3, r2
 800bdb6:	009b      	lsls	r3, r3, #2
 800bdb8:	440b      	add	r3, r1
 800bdba:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800bdbe:	2200      	movs	r2, #0
 800bdc0:	701a      	strb	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 800bdc2:	4b29      	ldr	r3, [pc, #164]	@ (800be68 <USBD_CDC_DeInit+0x100>)
 800bdc4:	781b      	ldrb	r3, [r3, #0]
 800bdc6:	4619      	mov	r1, r3
 800bdc8:	6878      	ldr	r0, [r7, #4]
 800bdca:	f002 fab4 	bl	800e336 <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 800bdce:	4b26      	ldr	r3, [pc, #152]	@ (800be68 <USBD_CDC_DeInit+0x100>)
 800bdd0:	781b      	ldrb	r3, [r3, #0]
 800bdd2:	f003 020f 	and.w	r2, r3, #15
 800bdd6:	6879      	ldr	r1, [r7, #4]
 800bdd8:	4613      	mov	r3, r2
 800bdda:	009b      	lsls	r3, r3, #2
 800bddc:	4413      	add	r3, r2
 800bdde:	009b      	lsls	r3, r3, #2
 800bde0:	440b      	add	r3, r1
 800bde2:	3323      	adds	r3, #35	@ 0x23
 800bde4:	2200      	movs	r2, #0
 800bde6:	701a      	strb	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 800bde8:	4b1f      	ldr	r3, [pc, #124]	@ (800be68 <USBD_CDC_DeInit+0x100>)
 800bdea:	781b      	ldrb	r3, [r3, #0]
 800bdec:	f003 020f 	and.w	r2, r3, #15
 800bdf0:	6879      	ldr	r1, [r7, #4]
 800bdf2:	4613      	mov	r3, r2
 800bdf4:	009b      	lsls	r3, r3, #2
 800bdf6:	4413      	add	r3, r2
 800bdf8:	009b      	lsls	r3, r3, #2
 800bdfa:	440b      	add	r3, r1
 800bdfc:	331c      	adds	r3, #28
 800bdfe:	2200      	movs	r2, #0
 800be00:	601a      	str	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 800be02:	687b      	ldr	r3, [r7, #4]
 800be04:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800be08:	687b      	ldr	r3, [r7, #4]
 800be0a:	32b0      	adds	r2, #176	@ 0xb0
 800be0c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800be10:	2b00      	cmp	r3, #0
 800be12:	d01f      	beq.n	800be54 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 800be14:	687b      	ldr	r3, [r7, #4]
 800be16:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800be1a:	687a      	ldr	r2, [r7, #4]
 800be1c:	33b0      	adds	r3, #176	@ 0xb0
 800be1e:	009b      	lsls	r3, r3, #2
 800be20:	4413      	add	r3, r2
 800be22:	685b      	ldr	r3, [r3, #4]
 800be24:	685b      	ldr	r3, [r3, #4]
 800be26:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 800be28:	687b      	ldr	r3, [r7, #4]
 800be2a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800be2e:	687b      	ldr	r3, [r7, #4]
 800be30:	32b0      	adds	r2, #176	@ 0xb0
 800be32:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800be36:	4618      	mov	r0, r3
 800be38:	f002 fb88 	bl	800e54c <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800be3c:	687b      	ldr	r3, [r7, #4]
 800be3e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800be42:	687b      	ldr	r3, [r7, #4]
 800be44:	32b0      	adds	r2, #176	@ 0xb0
 800be46:	2100      	movs	r1, #0
 800be48:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 800be4c:	687b      	ldr	r3, [r7, #4]
 800be4e:	2200      	movs	r2, #0
 800be50:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 800be54:	2300      	movs	r3, #0
}
 800be56:	4618      	mov	r0, r3
 800be58:	3708      	adds	r7, #8
 800be5a:	46bd      	mov	sp, r7
 800be5c:	bd80      	pop	{r7, pc}
 800be5e:	bf00      	nop
 800be60:	200000b7 	.word	0x200000b7
 800be64:	200000b8 	.word	0x200000b8
 800be68:	200000b9 	.word	0x200000b9

0800be6c <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800be6c:	b580      	push	{r7, lr}
 800be6e:	b086      	sub	sp, #24
 800be70:	af00      	add	r7, sp, #0
 800be72:	6078      	str	r0, [r7, #4]
 800be74:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800be76:	687b      	ldr	r3, [r7, #4]
 800be78:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800be7c:	687b      	ldr	r3, [r7, #4]
 800be7e:	32b0      	adds	r2, #176	@ 0xb0
 800be80:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800be84:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800be86:	2300      	movs	r3, #0
 800be88:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800be8a:	2300      	movs	r3, #0
 800be8c:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800be8e:	2300      	movs	r3, #0
 800be90:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 800be92:	693b      	ldr	r3, [r7, #16]
 800be94:	2b00      	cmp	r3, #0
 800be96:	d101      	bne.n	800be9c <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 800be98:	2303      	movs	r3, #3
 800be9a:	e0bf      	b.n	800c01c <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800be9c:	683b      	ldr	r3, [r7, #0]
 800be9e:	781b      	ldrb	r3, [r3, #0]
 800bea0:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800bea4:	2b00      	cmp	r3, #0
 800bea6:	d050      	beq.n	800bf4a <USBD_CDC_Setup+0xde>
 800bea8:	2b20      	cmp	r3, #32
 800beaa:	f040 80af 	bne.w	800c00c <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800beae:	683b      	ldr	r3, [r7, #0]
 800beb0:	88db      	ldrh	r3, [r3, #6]
 800beb2:	2b00      	cmp	r3, #0
 800beb4:	d03a      	beq.n	800bf2c <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800beb6:	683b      	ldr	r3, [r7, #0]
 800beb8:	781b      	ldrb	r3, [r3, #0]
 800beba:	b25b      	sxtb	r3, r3
 800bebc:	2b00      	cmp	r3, #0
 800bebe:	da1b      	bge.n	800bef8 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800bec0:	687b      	ldr	r3, [r7, #4]
 800bec2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800bec6:	687a      	ldr	r2, [r7, #4]
 800bec8:	33b0      	adds	r3, #176	@ 0xb0
 800beca:	009b      	lsls	r3, r3, #2
 800becc:	4413      	add	r3, r2
 800bece:	685b      	ldr	r3, [r3, #4]
 800bed0:	689b      	ldr	r3, [r3, #8]
 800bed2:	683a      	ldr	r2, [r7, #0]
 800bed4:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 800bed6:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800bed8:	683a      	ldr	r2, [r7, #0]
 800beda:	88d2      	ldrh	r2, [r2, #6]
 800bedc:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800bede:	683b      	ldr	r3, [r7, #0]
 800bee0:	88db      	ldrh	r3, [r3, #6]
 800bee2:	2b07      	cmp	r3, #7
 800bee4:	bf28      	it	cs
 800bee6:	2307      	movcs	r3, #7
 800bee8:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800beea:	693b      	ldr	r3, [r7, #16]
 800beec:	89fa      	ldrh	r2, [r7, #14]
 800beee:	4619      	mov	r1, r3
 800bef0:	6878      	ldr	r0, [r7, #4]
 800bef2:	f001 fda9 	bl	800da48 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 800bef6:	e090      	b.n	800c01a <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 800bef8:	683b      	ldr	r3, [r7, #0]
 800befa:	785a      	ldrb	r2, [r3, #1]
 800befc:	693b      	ldr	r3, [r7, #16]
 800befe:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 800bf02:	683b      	ldr	r3, [r7, #0]
 800bf04:	88db      	ldrh	r3, [r3, #6]
 800bf06:	2b3f      	cmp	r3, #63	@ 0x3f
 800bf08:	d803      	bhi.n	800bf12 <USBD_CDC_Setup+0xa6>
 800bf0a:	683b      	ldr	r3, [r7, #0]
 800bf0c:	88db      	ldrh	r3, [r3, #6]
 800bf0e:	b2da      	uxtb	r2, r3
 800bf10:	e000      	b.n	800bf14 <USBD_CDC_Setup+0xa8>
 800bf12:	2240      	movs	r2, #64	@ 0x40
 800bf14:	693b      	ldr	r3, [r7, #16]
 800bf16:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 800bf1a:	6939      	ldr	r1, [r7, #16]
 800bf1c:	693b      	ldr	r3, [r7, #16]
 800bf1e:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 800bf22:	461a      	mov	r2, r3
 800bf24:	6878      	ldr	r0, [r7, #4]
 800bf26:	f001 fdbe 	bl	800daa6 <USBD_CtlPrepareRx>
      break;
 800bf2a:	e076      	b.n	800c01a <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800bf2c:	687b      	ldr	r3, [r7, #4]
 800bf2e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800bf32:	687a      	ldr	r2, [r7, #4]
 800bf34:	33b0      	adds	r3, #176	@ 0xb0
 800bf36:	009b      	lsls	r3, r3, #2
 800bf38:	4413      	add	r3, r2
 800bf3a:	685b      	ldr	r3, [r3, #4]
 800bf3c:	689b      	ldr	r3, [r3, #8]
 800bf3e:	683a      	ldr	r2, [r7, #0]
 800bf40:	7850      	ldrb	r0, [r2, #1]
 800bf42:	2200      	movs	r2, #0
 800bf44:	6839      	ldr	r1, [r7, #0]
 800bf46:	4798      	blx	r3
      break;
 800bf48:	e067      	b.n	800c01a <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800bf4a:	683b      	ldr	r3, [r7, #0]
 800bf4c:	785b      	ldrb	r3, [r3, #1]
 800bf4e:	2b0b      	cmp	r3, #11
 800bf50:	d851      	bhi.n	800bff6 <USBD_CDC_Setup+0x18a>
 800bf52:	a201      	add	r2, pc, #4	@ (adr r2, 800bf58 <USBD_CDC_Setup+0xec>)
 800bf54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bf58:	0800bf89 	.word	0x0800bf89
 800bf5c:	0800c005 	.word	0x0800c005
 800bf60:	0800bff7 	.word	0x0800bff7
 800bf64:	0800bff7 	.word	0x0800bff7
 800bf68:	0800bff7 	.word	0x0800bff7
 800bf6c:	0800bff7 	.word	0x0800bff7
 800bf70:	0800bff7 	.word	0x0800bff7
 800bf74:	0800bff7 	.word	0x0800bff7
 800bf78:	0800bff7 	.word	0x0800bff7
 800bf7c:	0800bff7 	.word	0x0800bff7
 800bf80:	0800bfb3 	.word	0x0800bfb3
 800bf84:	0800bfdd 	.word	0x0800bfdd
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bf88:	687b      	ldr	r3, [r7, #4]
 800bf8a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800bf8e:	b2db      	uxtb	r3, r3
 800bf90:	2b03      	cmp	r3, #3
 800bf92:	d107      	bne.n	800bfa4 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800bf94:	f107 030a 	add.w	r3, r7, #10
 800bf98:	2202      	movs	r2, #2
 800bf9a:	4619      	mov	r1, r3
 800bf9c:	6878      	ldr	r0, [r7, #4]
 800bf9e:	f001 fd53 	bl	800da48 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800bfa2:	e032      	b.n	800c00a <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800bfa4:	6839      	ldr	r1, [r7, #0]
 800bfa6:	6878      	ldr	r0, [r7, #4]
 800bfa8:	f001 fcd1 	bl	800d94e <USBD_CtlError>
            ret = USBD_FAIL;
 800bfac:	2303      	movs	r3, #3
 800bfae:	75fb      	strb	r3, [r7, #23]
          break;
 800bfb0:	e02b      	b.n	800c00a <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bfb2:	687b      	ldr	r3, [r7, #4]
 800bfb4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800bfb8:	b2db      	uxtb	r3, r3
 800bfba:	2b03      	cmp	r3, #3
 800bfbc:	d107      	bne.n	800bfce <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800bfbe:	f107 030d 	add.w	r3, r7, #13
 800bfc2:	2201      	movs	r2, #1
 800bfc4:	4619      	mov	r1, r3
 800bfc6:	6878      	ldr	r0, [r7, #4]
 800bfc8:	f001 fd3e 	bl	800da48 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800bfcc:	e01d      	b.n	800c00a <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800bfce:	6839      	ldr	r1, [r7, #0]
 800bfd0:	6878      	ldr	r0, [r7, #4]
 800bfd2:	f001 fcbc 	bl	800d94e <USBD_CtlError>
            ret = USBD_FAIL;
 800bfd6:	2303      	movs	r3, #3
 800bfd8:	75fb      	strb	r3, [r7, #23]
          break;
 800bfda:	e016      	b.n	800c00a <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800bfdc:	687b      	ldr	r3, [r7, #4]
 800bfde:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800bfe2:	b2db      	uxtb	r3, r3
 800bfe4:	2b03      	cmp	r3, #3
 800bfe6:	d00f      	beq.n	800c008 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 800bfe8:	6839      	ldr	r1, [r7, #0]
 800bfea:	6878      	ldr	r0, [r7, #4]
 800bfec:	f001 fcaf 	bl	800d94e <USBD_CtlError>
            ret = USBD_FAIL;
 800bff0:	2303      	movs	r3, #3
 800bff2:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800bff4:	e008      	b.n	800c008 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800bff6:	6839      	ldr	r1, [r7, #0]
 800bff8:	6878      	ldr	r0, [r7, #4]
 800bffa:	f001 fca8 	bl	800d94e <USBD_CtlError>
          ret = USBD_FAIL;
 800bffe:	2303      	movs	r3, #3
 800c000:	75fb      	strb	r3, [r7, #23]
          break;
 800c002:	e002      	b.n	800c00a <USBD_CDC_Setup+0x19e>
          break;
 800c004:	bf00      	nop
 800c006:	e008      	b.n	800c01a <USBD_CDC_Setup+0x1ae>
          break;
 800c008:	bf00      	nop
      }
      break;
 800c00a:	e006      	b.n	800c01a <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 800c00c:	6839      	ldr	r1, [r7, #0]
 800c00e:	6878      	ldr	r0, [r7, #4]
 800c010:	f001 fc9d 	bl	800d94e <USBD_CtlError>
      ret = USBD_FAIL;
 800c014:	2303      	movs	r3, #3
 800c016:	75fb      	strb	r3, [r7, #23]
      break;
 800c018:	bf00      	nop
  }

  return (uint8_t)ret;
 800c01a:	7dfb      	ldrb	r3, [r7, #23]
}
 800c01c:	4618      	mov	r0, r3
 800c01e:	3718      	adds	r7, #24
 800c020:	46bd      	mov	sp, r7
 800c022:	bd80      	pop	{r7, pc}

0800c024 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800c024:	b580      	push	{r7, lr}
 800c026:	b084      	sub	sp, #16
 800c028:	af00      	add	r7, sp, #0
 800c02a:	6078      	str	r0, [r7, #4]
 800c02c:	460b      	mov	r3, r1
 800c02e:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 800c030:	687b      	ldr	r3, [r7, #4]
 800c032:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800c036:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800c038:	687b      	ldr	r3, [r7, #4]
 800c03a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c03e:	687b      	ldr	r3, [r7, #4]
 800c040:	32b0      	adds	r2, #176	@ 0xb0
 800c042:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c046:	2b00      	cmp	r3, #0
 800c048:	d101      	bne.n	800c04e <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 800c04a:	2303      	movs	r3, #3
 800c04c:	e065      	b.n	800c11a <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800c04e:	687b      	ldr	r3, [r7, #4]
 800c050:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c054:	687b      	ldr	r3, [r7, #4]
 800c056:	32b0      	adds	r2, #176	@ 0xb0
 800c058:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c05c:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800c05e:	78fb      	ldrb	r3, [r7, #3]
 800c060:	f003 020f 	and.w	r2, r3, #15
 800c064:	6879      	ldr	r1, [r7, #4]
 800c066:	4613      	mov	r3, r2
 800c068:	009b      	lsls	r3, r3, #2
 800c06a:	4413      	add	r3, r2
 800c06c:	009b      	lsls	r3, r3, #2
 800c06e:	440b      	add	r3, r1
 800c070:	3314      	adds	r3, #20
 800c072:	681b      	ldr	r3, [r3, #0]
 800c074:	2b00      	cmp	r3, #0
 800c076:	d02f      	beq.n	800c0d8 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 800c078:	78fb      	ldrb	r3, [r7, #3]
 800c07a:	f003 020f 	and.w	r2, r3, #15
 800c07e:	6879      	ldr	r1, [r7, #4]
 800c080:	4613      	mov	r3, r2
 800c082:	009b      	lsls	r3, r3, #2
 800c084:	4413      	add	r3, r2
 800c086:	009b      	lsls	r3, r3, #2
 800c088:	440b      	add	r3, r1
 800c08a:	3314      	adds	r3, #20
 800c08c:	681a      	ldr	r2, [r3, #0]
 800c08e:	78fb      	ldrb	r3, [r7, #3]
 800c090:	f003 010f 	and.w	r1, r3, #15
 800c094:	68f8      	ldr	r0, [r7, #12]
 800c096:	460b      	mov	r3, r1
 800c098:	00db      	lsls	r3, r3, #3
 800c09a:	440b      	add	r3, r1
 800c09c:	009b      	lsls	r3, r3, #2
 800c09e:	4403      	add	r3, r0
 800c0a0:	331c      	adds	r3, #28
 800c0a2:	681b      	ldr	r3, [r3, #0]
 800c0a4:	fbb2 f1f3 	udiv	r1, r2, r3
 800c0a8:	fb01 f303 	mul.w	r3, r1, r3
 800c0ac:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800c0ae:	2b00      	cmp	r3, #0
 800c0b0:	d112      	bne.n	800c0d8 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 800c0b2:	78fb      	ldrb	r3, [r7, #3]
 800c0b4:	f003 020f 	and.w	r2, r3, #15
 800c0b8:	6879      	ldr	r1, [r7, #4]
 800c0ba:	4613      	mov	r3, r2
 800c0bc:	009b      	lsls	r3, r3, #2
 800c0be:	4413      	add	r3, r2
 800c0c0:	009b      	lsls	r3, r3, #2
 800c0c2:	440b      	add	r3, r1
 800c0c4:	3314      	adds	r3, #20
 800c0c6:	2200      	movs	r2, #0
 800c0c8:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800c0ca:	78f9      	ldrb	r1, [r7, #3]
 800c0cc:	2300      	movs	r3, #0
 800c0ce:	2200      	movs	r2, #0
 800c0d0:	6878      	ldr	r0, [r7, #4]
 800c0d2:	f002 f9d8 	bl	800e486 <USBD_LL_Transmit>
 800c0d6:	e01f      	b.n	800c118 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 800c0d8:	68bb      	ldr	r3, [r7, #8]
 800c0da:	2200      	movs	r2, #0
 800c0dc:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 800c0e0:	687b      	ldr	r3, [r7, #4]
 800c0e2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800c0e6:	687a      	ldr	r2, [r7, #4]
 800c0e8:	33b0      	adds	r3, #176	@ 0xb0
 800c0ea:	009b      	lsls	r3, r3, #2
 800c0ec:	4413      	add	r3, r2
 800c0ee:	685b      	ldr	r3, [r3, #4]
 800c0f0:	691b      	ldr	r3, [r3, #16]
 800c0f2:	2b00      	cmp	r3, #0
 800c0f4:	d010      	beq.n	800c118 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800c0f6:	687b      	ldr	r3, [r7, #4]
 800c0f8:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800c0fc:	687a      	ldr	r2, [r7, #4]
 800c0fe:	33b0      	adds	r3, #176	@ 0xb0
 800c100:	009b      	lsls	r3, r3, #2
 800c102:	4413      	add	r3, r2
 800c104:	685b      	ldr	r3, [r3, #4]
 800c106:	691b      	ldr	r3, [r3, #16]
 800c108:	68ba      	ldr	r2, [r7, #8]
 800c10a:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 800c10e:	68ba      	ldr	r2, [r7, #8]
 800c110:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 800c114:	78fa      	ldrb	r2, [r7, #3]
 800c116:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 800c118:	2300      	movs	r3, #0
}
 800c11a:	4618      	mov	r0, r3
 800c11c:	3710      	adds	r7, #16
 800c11e:	46bd      	mov	sp, r7
 800c120:	bd80      	pop	{r7, pc}

0800c122 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800c122:	b580      	push	{r7, lr}
 800c124:	b084      	sub	sp, #16
 800c126:	af00      	add	r7, sp, #0
 800c128:	6078      	str	r0, [r7, #4]
 800c12a:	460b      	mov	r3, r1
 800c12c:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800c12e:	687b      	ldr	r3, [r7, #4]
 800c130:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c134:	687b      	ldr	r3, [r7, #4]
 800c136:	32b0      	adds	r2, #176	@ 0xb0
 800c138:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c13c:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800c13e:	687b      	ldr	r3, [r7, #4]
 800c140:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c144:	687b      	ldr	r3, [r7, #4]
 800c146:	32b0      	adds	r2, #176	@ 0xb0
 800c148:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c14c:	2b00      	cmp	r3, #0
 800c14e:	d101      	bne.n	800c154 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 800c150:	2303      	movs	r3, #3
 800c152:	e01a      	b.n	800c18a <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800c154:	78fb      	ldrb	r3, [r7, #3]
 800c156:	4619      	mov	r1, r3
 800c158:	6878      	ldr	r0, [r7, #4]
 800c15a:	f002 f9d6 	bl	800e50a <USBD_LL_GetRxDataSize>
 800c15e:	4602      	mov	r2, r0
 800c160:	68fb      	ldr	r3, [r7, #12]
 800c162:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800c166:	687b      	ldr	r3, [r7, #4]
 800c168:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800c16c:	687a      	ldr	r2, [r7, #4]
 800c16e:	33b0      	adds	r3, #176	@ 0xb0
 800c170:	009b      	lsls	r3, r3, #2
 800c172:	4413      	add	r3, r2
 800c174:	685b      	ldr	r3, [r3, #4]
 800c176:	68db      	ldr	r3, [r3, #12]
 800c178:	68fa      	ldr	r2, [r7, #12]
 800c17a:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 800c17e:	68fa      	ldr	r2, [r7, #12]
 800c180:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 800c184:	4611      	mov	r1, r2
 800c186:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800c188:	2300      	movs	r3, #0
}
 800c18a:	4618      	mov	r0, r3
 800c18c:	3710      	adds	r7, #16
 800c18e:	46bd      	mov	sp, r7
 800c190:	bd80      	pop	{r7, pc}

0800c192 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800c192:	b580      	push	{r7, lr}
 800c194:	b084      	sub	sp, #16
 800c196:	af00      	add	r7, sp, #0
 800c198:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800c19a:	687b      	ldr	r3, [r7, #4]
 800c19c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c1a0:	687b      	ldr	r3, [r7, #4]
 800c1a2:	32b0      	adds	r2, #176	@ 0xb0
 800c1a4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c1a8:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800c1aa:	68fb      	ldr	r3, [r7, #12]
 800c1ac:	2b00      	cmp	r3, #0
 800c1ae:	d101      	bne.n	800c1b4 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800c1b0:	2303      	movs	r3, #3
 800c1b2:	e024      	b.n	800c1fe <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800c1b4:	687b      	ldr	r3, [r7, #4]
 800c1b6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800c1ba:	687a      	ldr	r2, [r7, #4]
 800c1bc:	33b0      	adds	r3, #176	@ 0xb0
 800c1be:	009b      	lsls	r3, r3, #2
 800c1c0:	4413      	add	r3, r2
 800c1c2:	685b      	ldr	r3, [r3, #4]
 800c1c4:	2b00      	cmp	r3, #0
 800c1c6:	d019      	beq.n	800c1fc <USBD_CDC_EP0_RxReady+0x6a>
 800c1c8:	68fb      	ldr	r3, [r7, #12]
 800c1ca:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 800c1ce:	2bff      	cmp	r3, #255	@ 0xff
 800c1d0:	d014      	beq.n	800c1fc <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800c1d2:	687b      	ldr	r3, [r7, #4]
 800c1d4:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800c1d8:	687a      	ldr	r2, [r7, #4]
 800c1da:	33b0      	adds	r3, #176	@ 0xb0
 800c1dc:	009b      	lsls	r3, r3, #2
 800c1de:	4413      	add	r3, r2
 800c1e0:	685b      	ldr	r3, [r3, #4]
 800c1e2:	689b      	ldr	r3, [r3, #8]
 800c1e4:	68fa      	ldr	r2, [r7, #12]
 800c1e6:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 800c1ea:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 800c1ec:	68fa      	ldr	r2, [r7, #12]
 800c1ee:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800c1f2:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800c1f4:	68fb      	ldr	r3, [r7, #12]
 800c1f6:	22ff      	movs	r2, #255	@ 0xff
 800c1f8:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 800c1fc:	2300      	movs	r3, #0
}
 800c1fe:	4618      	mov	r0, r3
 800c200:	3710      	adds	r7, #16
 800c202:	46bd      	mov	sp, r7
 800c204:	bd80      	pop	{r7, pc}
	...

0800c208 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800c208:	b580      	push	{r7, lr}
 800c20a:	b086      	sub	sp, #24
 800c20c:	af00      	add	r7, sp, #0
 800c20e:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800c210:	2182      	movs	r1, #130	@ 0x82
 800c212:	4818      	ldr	r0, [pc, #96]	@ (800c274 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800c214:	f000 fd62 	bl	800ccdc <USBD_GetEpDesc>
 800c218:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800c21a:	2101      	movs	r1, #1
 800c21c:	4815      	ldr	r0, [pc, #84]	@ (800c274 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800c21e:	f000 fd5d 	bl	800ccdc <USBD_GetEpDesc>
 800c222:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800c224:	2181      	movs	r1, #129	@ 0x81
 800c226:	4813      	ldr	r0, [pc, #76]	@ (800c274 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800c228:	f000 fd58 	bl	800ccdc <USBD_GetEpDesc>
 800c22c:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800c22e:	697b      	ldr	r3, [r7, #20]
 800c230:	2b00      	cmp	r3, #0
 800c232:	d002      	beq.n	800c23a <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800c234:	697b      	ldr	r3, [r7, #20]
 800c236:	2210      	movs	r2, #16
 800c238:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800c23a:	693b      	ldr	r3, [r7, #16]
 800c23c:	2b00      	cmp	r3, #0
 800c23e:	d006      	beq.n	800c24e <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800c240:	693b      	ldr	r3, [r7, #16]
 800c242:	2200      	movs	r2, #0
 800c244:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800c248:	711a      	strb	r2, [r3, #4]
 800c24a:	2200      	movs	r2, #0
 800c24c:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800c24e:	68fb      	ldr	r3, [r7, #12]
 800c250:	2b00      	cmp	r3, #0
 800c252:	d006      	beq.n	800c262 <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800c254:	68fb      	ldr	r3, [r7, #12]
 800c256:	2200      	movs	r2, #0
 800c258:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800c25c:	711a      	strb	r2, [r3, #4]
 800c25e:	2200      	movs	r2, #0
 800c260:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800c262:	687b      	ldr	r3, [r7, #4]
 800c264:	2243      	movs	r2, #67	@ 0x43
 800c266:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800c268:	4b02      	ldr	r3, [pc, #8]	@ (800c274 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 800c26a:	4618      	mov	r0, r3
 800c26c:	3718      	adds	r7, #24
 800c26e:	46bd      	mov	sp, r7
 800c270:	bd80      	pop	{r7, pc}
 800c272:	bf00      	nop
 800c274:	20000074 	.word	0x20000074

0800c278 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800c278:	b580      	push	{r7, lr}
 800c27a:	b086      	sub	sp, #24
 800c27c:	af00      	add	r7, sp, #0
 800c27e:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800c280:	2182      	movs	r1, #130	@ 0x82
 800c282:	4818      	ldr	r0, [pc, #96]	@ (800c2e4 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800c284:	f000 fd2a 	bl	800ccdc <USBD_GetEpDesc>
 800c288:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800c28a:	2101      	movs	r1, #1
 800c28c:	4815      	ldr	r0, [pc, #84]	@ (800c2e4 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800c28e:	f000 fd25 	bl	800ccdc <USBD_GetEpDesc>
 800c292:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800c294:	2181      	movs	r1, #129	@ 0x81
 800c296:	4813      	ldr	r0, [pc, #76]	@ (800c2e4 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800c298:	f000 fd20 	bl	800ccdc <USBD_GetEpDesc>
 800c29c:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800c29e:	697b      	ldr	r3, [r7, #20]
 800c2a0:	2b00      	cmp	r3, #0
 800c2a2:	d002      	beq.n	800c2aa <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 800c2a4:	697b      	ldr	r3, [r7, #20]
 800c2a6:	2210      	movs	r2, #16
 800c2a8:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800c2aa:	693b      	ldr	r3, [r7, #16]
 800c2ac:	2b00      	cmp	r3, #0
 800c2ae:	d006      	beq.n	800c2be <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800c2b0:	693b      	ldr	r3, [r7, #16]
 800c2b2:	2200      	movs	r2, #0
 800c2b4:	711a      	strb	r2, [r3, #4]
 800c2b6:	2200      	movs	r2, #0
 800c2b8:	f042 0202 	orr.w	r2, r2, #2
 800c2bc:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800c2be:	68fb      	ldr	r3, [r7, #12]
 800c2c0:	2b00      	cmp	r3, #0
 800c2c2:	d006      	beq.n	800c2d2 <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800c2c4:	68fb      	ldr	r3, [r7, #12]
 800c2c6:	2200      	movs	r2, #0
 800c2c8:	711a      	strb	r2, [r3, #4]
 800c2ca:	2200      	movs	r2, #0
 800c2cc:	f042 0202 	orr.w	r2, r2, #2
 800c2d0:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800c2d2:	687b      	ldr	r3, [r7, #4]
 800c2d4:	2243      	movs	r2, #67	@ 0x43
 800c2d6:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800c2d8:	4b02      	ldr	r3, [pc, #8]	@ (800c2e4 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 800c2da:	4618      	mov	r0, r3
 800c2dc:	3718      	adds	r7, #24
 800c2de:	46bd      	mov	sp, r7
 800c2e0:	bd80      	pop	{r7, pc}
 800c2e2:	bf00      	nop
 800c2e4:	20000074 	.word	0x20000074

0800c2e8 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800c2e8:	b580      	push	{r7, lr}
 800c2ea:	b086      	sub	sp, #24
 800c2ec:	af00      	add	r7, sp, #0
 800c2ee:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800c2f0:	2182      	movs	r1, #130	@ 0x82
 800c2f2:	4818      	ldr	r0, [pc, #96]	@ (800c354 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800c2f4:	f000 fcf2 	bl	800ccdc <USBD_GetEpDesc>
 800c2f8:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800c2fa:	2101      	movs	r1, #1
 800c2fc:	4815      	ldr	r0, [pc, #84]	@ (800c354 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800c2fe:	f000 fced 	bl	800ccdc <USBD_GetEpDesc>
 800c302:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800c304:	2181      	movs	r1, #129	@ 0x81
 800c306:	4813      	ldr	r0, [pc, #76]	@ (800c354 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800c308:	f000 fce8 	bl	800ccdc <USBD_GetEpDesc>
 800c30c:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800c30e:	697b      	ldr	r3, [r7, #20]
 800c310:	2b00      	cmp	r3, #0
 800c312:	d002      	beq.n	800c31a <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800c314:	697b      	ldr	r3, [r7, #20]
 800c316:	2210      	movs	r2, #16
 800c318:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800c31a:	693b      	ldr	r3, [r7, #16]
 800c31c:	2b00      	cmp	r3, #0
 800c31e:	d006      	beq.n	800c32e <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800c320:	693b      	ldr	r3, [r7, #16]
 800c322:	2200      	movs	r2, #0
 800c324:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800c328:	711a      	strb	r2, [r3, #4]
 800c32a:	2200      	movs	r2, #0
 800c32c:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800c32e:	68fb      	ldr	r3, [r7, #12]
 800c330:	2b00      	cmp	r3, #0
 800c332:	d006      	beq.n	800c342 <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800c334:	68fb      	ldr	r3, [r7, #12]
 800c336:	2200      	movs	r2, #0
 800c338:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800c33c:	711a      	strb	r2, [r3, #4]
 800c33e:	2200      	movs	r2, #0
 800c340:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800c342:	687b      	ldr	r3, [r7, #4]
 800c344:	2243      	movs	r2, #67	@ 0x43
 800c346:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800c348:	4b02      	ldr	r3, [pc, #8]	@ (800c354 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 800c34a:	4618      	mov	r0, r3
 800c34c:	3718      	adds	r7, #24
 800c34e:	46bd      	mov	sp, r7
 800c350:	bd80      	pop	{r7, pc}
 800c352:	bf00      	nop
 800c354:	20000074 	.word	0x20000074

0800c358 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800c358:	b480      	push	{r7}
 800c35a:	b083      	sub	sp, #12
 800c35c:	af00      	add	r7, sp, #0
 800c35e:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800c360:	687b      	ldr	r3, [r7, #4]
 800c362:	220a      	movs	r2, #10
 800c364:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800c366:	4b03      	ldr	r3, [pc, #12]	@ (800c374 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800c368:	4618      	mov	r0, r3
 800c36a:	370c      	adds	r7, #12
 800c36c:	46bd      	mov	sp, r7
 800c36e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c372:	4770      	bx	lr
 800c374:	20000030 	.word	0x20000030

0800c378 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800c378:	b480      	push	{r7}
 800c37a:	b083      	sub	sp, #12
 800c37c:	af00      	add	r7, sp, #0
 800c37e:	6078      	str	r0, [r7, #4]
 800c380:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800c382:	683b      	ldr	r3, [r7, #0]
 800c384:	2b00      	cmp	r3, #0
 800c386:	d101      	bne.n	800c38c <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800c388:	2303      	movs	r3, #3
 800c38a:	e009      	b.n	800c3a0 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 800c38c:	687b      	ldr	r3, [r7, #4]
 800c38e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800c392:	687a      	ldr	r2, [r7, #4]
 800c394:	33b0      	adds	r3, #176	@ 0xb0
 800c396:	009b      	lsls	r3, r3, #2
 800c398:	4413      	add	r3, r2
 800c39a:	683a      	ldr	r2, [r7, #0]
 800c39c:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 800c39e:	2300      	movs	r3, #0
}
 800c3a0:	4618      	mov	r0, r3
 800c3a2:	370c      	adds	r7, #12
 800c3a4:	46bd      	mov	sp, r7
 800c3a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3aa:	4770      	bx	lr

0800c3ac <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800c3ac:	b480      	push	{r7}
 800c3ae:	b087      	sub	sp, #28
 800c3b0:	af00      	add	r7, sp, #0
 800c3b2:	60f8      	str	r0, [r7, #12]
 800c3b4:	60b9      	str	r1, [r7, #8]
 800c3b6:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800c3b8:	68fb      	ldr	r3, [r7, #12]
 800c3ba:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c3be:	68fb      	ldr	r3, [r7, #12]
 800c3c0:	32b0      	adds	r2, #176	@ 0xb0
 800c3c2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c3c6:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 800c3c8:	697b      	ldr	r3, [r7, #20]
 800c3ca:	2b00      	cmp	r3, #0
 800c3cc:	d101      	bne.n	800c3d2 <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800c3ce:	2303      	movs	r3, #3
 800c3d0:	e008      	b.n	800c3e4 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 800c3d2:	697b      	ldr	r3, [r7, #20]
 800c3d4:	68ba      	ldr	r2, [r7, #8]
 800c3d6:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 800c3da:	697b      	ldr	r3, [r7, #20]
 800c3dc:	687a      	ldr	r2, [r7, #4]
 800c3de:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 800c3e2:	2300      	movs	r3, #0
}
 800c3e4:	4618      	mov	r0, r3
 800c3e6:	371c      	adds	r7, #28
 800c3e8:	46bd      	mov	sp, r7
 800c3ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3ee:	4770      	bx	lr

0800c3f0 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800c3f0:	b480      	push	{r7}
 800c3f2:	b085      	sub	sp, #20
 800c3f4:	af00      	add	r7, sp, #0
 800c3f6:	6078      	str	r0, [r7, #4]
 800c3f8:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800c3fa:	687b      	ldr	r3, [r7, #4]
 800c3fc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c400:	687b      	ldr	r3, [r7, #4]
 800c402:	32b0      	adds	r2, #176	@ 0xb0
 800c404:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c408:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800c40a:	68fb      	ldr	r3, [r7, #12]
 800c40c:	2b00      	cmp	r3, #0
 800c40e:	d101      	bne.n	800c414 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 800c410:	2303      	movs	r3, #3
 800c412:	e004      	b.n	800c41e <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 800c414:	68fb      	ldr	r3, [r7, #12]
 800c416:	683a      	ldr	r2, [r7, #0]
 800c418:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 800c41c:	2300      	movs	r3, #0
}
 800c41e:	4618      	mov	r0, r3
 800c420:	3714      	adds	r7, #20
 800c422:	46bd      	mov	sp, r7
 800c424:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c428:	4770      	bx	lr
	...

0800c42c <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800c42c:	b580      	push	{r7, lr}
 800c42e:	b084      	sub	sp, #16
 800c430:	af00      	add	r7, sp, #0
 800c432:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800c434:	687b      	ldr	r3, [r7, #4]
 800c436:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c43a:	687b      	ldr	r3, [r7, #4]
 800c43c:	32b0      	adds	r2, #176	@ 0xb0
 800c43e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c442:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 800c444:	2301      	movs	r3, #1
 800c446:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 800c448:	68bb      	ldr	r3, [r7, #8]
 800c44a:	2b00      	cmp	r3, #0
 800c44c:	d101      	bne.n	800c452 <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800c44e:	2303      	movs	r3, #3
 800c450:	e025      	b.n	800c49e <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 800c452:	68bb      	ldr	r3, [r7, #8]
 800c454:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800c458:	2b00      	cmp	r3, #0
 800c45a:	d11f      	bne.n	800c49c <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 800c45c:	68bb      	ldr	r3, [r7, #8]
 800c45e:	2201      	movs	r2, #1
 800c460:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 800c464:	4b10      	ldr	r3, [pc, #64]	@ (800c4a8 <USBD_CDC_TransmitPacket+0x7c>)
 800c466:	781b      	ldrb	r3, [r3, #0]
 800c468:	f003 020f 	and.w	r2, r3, #15
 800c46c:	68bb      	ldr	r3, [r7, #8]
 800c46e:	f8d3 1210 	ldr.w	r1, [r3, #528]	@ 0x210
 800c472:	6878      	ldr	r0, [r7, #4]
 800c474:	4613      	mov	r3, r2
 800c476:	009b      	lsls	r3, r3, #2
 800c478:	4413      	add	r3, r2
 800c47a:	009b      	lsls	r3, r3, #2
 800c47c:	4403      	add	r3, r0
 800c47e:	3314      	adds	r3, #20
 800c480:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 800c482:	4b09      	ldr	r3, [pc, #36]	@ (800c4a8 <USBD_CDC_TransmitPacket+0x7c>)
 800c484:	7819      	ldrb	r1, [r3, #0]
 800c486:	68bb      	ldr	r3, [r7, #8]
 800c488:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 800c48c:	68bb      	ldr	r3, [r7, #8]
 800c48e:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 800c492:	6878      	ldr	r0, [r7, #4]
 800c494:	f001 fff7 	bl	800e486 <USBD_LL_Transmit>

    ret = USBD_OK;
 800c498:	2300      	movs	r3, #0
 800c49a:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 800c49c:	7bfb      	ldrb	r3, [r7, #15]
}
 800c49e:	4618      	mov	r0, r3
 800c4a0:	3710      	adds	r7, #16
 800c4a2:	46bd      	mov	sp, r7
 800c4a4:	bd80      	pop	{r7, pc}
 800c4a6:	bf00      	nop
 800c4a8:	200000b7 	.word	0x200000b7

0800c4ac <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800c4ac:	b580      	push	{r7, lr}
 800c4ae:	b084      	sub	sp, #16
 800c4b0:	af00      	add	r7, sp, #0
 800c4b2:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800c4b4:	687b      	ldr	r3, [r7, #4]
 800c4b6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c4ba:	687b      	ldr	r3, [r7, #4]
 800c4bc:	32b0      	adds	r2, #176	@ 0xb0
 800c4be:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c4c2:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800c4c4:	687b      	ldr	r3, [r7, #4]
 800c4c6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c4ca:	687b      	ldr	r3, [r7, #4]
 800c4cc:	32b0      	adds	r2, #176	@ 0xb0
 800c4ce:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c4d2:	2b00      	cmp	r3, #0
 800c4d4:	d101      	bne.n	800c4da <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 800c4d6:	2303      	movs	r3, #3
 800c4d8:	e018      	b.n	800c50c <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c4da:	687b      	ldr	r3, [r7, #4]
 800c4dc:	7c1b      	ldrb	r3, [r3, #16]
 800c4de:	2b00      	cmp	r3, #0
 800c4e0:	d10a      	bne.n	800c4f8 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800c4e2:	4b0c      	ldr	r3, [pc, #48]	@ (800c514 <USBD_CDC_ReceivePacket+0x68>)
 800c4e4:	7819      	ldrb	r1, [r3, #0]
 800c4e6:	68fb      	ldr	r3, [r7, #12]
 800c4e8:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800c4ec:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800c4f0:	6878      	ldr	r0, [r7, #4]
 800c4f2:	f001 ffe9 	bl	800e4c8 <USBD_LL_PrepareReceive>
 800c4f6:	e008      	b.n	800c50a <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800c4f8:	4b06      	ldr	r3, [pc, #24]	@ (800c514 <USBD_CDC_ReceivePacket+0x68>)
 800c4fa:	7819      	ldrb	r1, [r3, #0]
 800c4fc:	68fb      	ldr	r3, [r7, #12]
 800c4fe:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800c502:	2340      	movs	r3, #64	@ 0x40
 800c504:	6878      	ldr	r0, [r7, #4]
 800c506:	f001 ffdf 	bl	800e4c8 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800c50a:	2300      	movs	r3, #0
}
 800c50c:	4618      	mov	r0, r3
 800c50e:	3710      	adds	r7, #16
 800c510:	46bd      	mov	sp, r7
 800c512:	bd80      	pop	{r7, pc}
 800c514:	200000b8 	.word	0x200000b8

0800c518 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800c518:	b580      	push	{r7, lr}
 800c51a:	b086      	sub	sp, #24
 800c51c:	af00      	add	r7, sp, #0
 800c51e:	60f8      	str	r0, [r7, #12]
 800c520:	60b9      	str	r1, [r7, #8]
 800c522:	4613      	mov	r3, r2
 800c524:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800c526:	68fb      	ldr	r3, [r7, #12]
 800c528:	2b00      	cmp	r3, #0
 800c52a:	d101      	bne.n	800c530 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800c52c:	2303      	movs	r3, #3
 800c52e:	e01f      	b.n	800c570 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 800c530:	68fb      	ldr	r3, [r7, #12]
 800c532:	2200      	movs	r2, #0
 800c534:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 800c538:	68fb      	ldr	r3, [r7, #12]
 800c53a:	2200      	movs	r2, #0
 800c53c:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 800c540:	68fb      	ldr	r3, [r7, #12]
 800c542:	2200      	movs	r2, #0
 800c544:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800c548:	68bb      	ldr	r3, [r7, #8]
 800c54a:	2b00      	cmp	r3, #0
 800c54c:	d003      	beq.n	800c556 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800c54e:	68fb      	ldr	r3, [r7, #12]
 800c550:	68ba      	ldr	r2, [r7, #8]
 800c552:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800c556:	68fb      	ldr	r3, [r7, #12]
 800c558:	2201      	movs	r2, #1
 800c55a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 800c55e:	68fb      	ldr	r3, [r7, #12]
 800c560:	79fa      	ldrb	r2, [r7, #7]
 800c562:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800c564:	68f8      	ldr	r0, [r7, #12]
 800c566:	f001 fe59 	bl	800e21c <USBD_LL_Init>
 800c56a:	4603      	mov	r3, r0
 800c56c:	75fb      	strb	r3, [r7, #23]

  return ret;
 800c56e:	7dfb      	ldrb	r3, [r7, #23]
}
 800c570:	4618      	mov	r0, r3
 800c572:	3718      	adds	r7, #24
 800c574:	46bd      	mov	sp, r7
 800c576:	bd80      	pop	{r7, pc}

0800c578 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800c578:	b580      	push	{r7, lr}
 800c57a:	b084      	sub	sp, #16
 800c57c:	af00      	add	r7, sp, #0
 800c57e:	6078      	str	r0, [r7, #4]
 800c580:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800c582:	2300      	movs	r3, #0
 800c584:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800c586:	683b      	ldr	r3, [r7, #0]
 800c588:	2b00      	cmp	r3, #0
 800c58a:	d101      	bne.n	800c590 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800c58c:	2303      	movs	r3, #3
 800c58e:	e025      	b.n	800c5dc <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 800c590:	687b      	ldr	r3, [r7, #4]
 800c592:	683a      	ldr	r2, [r7, #0]
 800c594:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 800c598:	687b      	ldr	r3, [r7, #4]
 800c59a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c59e:	687b      	ldr	r3, [r7, #4]
 800c5a0:	32ae      	adds	r2, #174	@ 0xae
 800c5a2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c5a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c5a8:	2b00      	cmp	r3, #0
 800c5aa:	d00f      	beq.n	800c5cc <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 800c5ac:	687b      	ldr	r3, [r7, #4]
 800c5ae:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c5b2:	687b      	ldr	r3, [r7, #4]
 800c5b4:	32ae      	adds	r2, #174	@ 0xae
 800c5b6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c5ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c5bc:	f107 020e 	add.w	r2, r7, #14
 800c5c0:	4610      	mov	r0, r2
 800c5c2:	4798      	blx	r3
 800c5c4:	4602      	mov	r2, r0
 800c5c6:	687b      	ldr	r3, [r7, #4]
 800c5c8:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 800c5cc:	687b      	ldr	r3, [r7, #4]
 800c5ce:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800c5d2:	1c5a      	adds	r2, r3, #1
 800c5d4:	687b      	ldr	r3, [r7, #4]
 800c5d6:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 800c5da:	2300      	movs	r3, #0
}
 800c5dc:	4618      	mov	r0, r3
 800c5de:	3710      	adds	r7, #16
 800c5e0:	46bd      	mov	sp, r7
 800c5e2:	bd80      	pop	{r7, pc}

0800c5e4 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800c5e4:	b580      	push	{r7, lr}
 800c5e6:	b082      	sub	sp, #8
 800c5e8:	af00      	add	r7, sp, #0
 800c5ea:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800c5ec:	6878      	ldr	r0, [r7, #4]
 800c5ee:	f001 fe61 	bl	800e2b4 <USBD_LL_Start>
 800c5f2:	4603      	mov	r3, r0
}
 800c5f4:	4618      	mov	r0, r3
 800c5f6:	3708      	adds	r7, #8
 800c5f8:	46bd      	mov	sp, r7
 800c5fa:	bd80      	pop	{r7, pc}

0800c5fc <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 800c5fc:	b480      	push	{r7}
 800c5fe:	b083      	sub	sp, #12
 800c600:	af00      	add	r7, sp, #0
 800c602:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800c604:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 800c606:	4618      	mov	r0, r3
 800c608:	370c      	adds	r7, #12
 800c60a:	46bd      	mov	sp, r7
 800c60c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c610:	4770      	bx	lr

0800c612 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800c612:	b580      	push	{r7, lr}
 800c614:	b084      	sub	sp, #16
 800c616:	af00      	add	r7, sp, #0
 800c618:	6078      	str	r0, [r7, #4]
 800c61a:	460b      	mov	r3, r1
 800c61c:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800c61e:	2300      	movs	r3, #0
 800c620:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800c622:	687b      	ldr	r3, [r7, #4]
 800c624:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c628:	2b00      	cmp	r3, #0
 800c62a:	d009      	beq.n	800c640 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 800c62c:	687b      	ldr	r3, [r7, #4]
 800c62e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c632:	681b      	ldr	r3, [r3, #0]
 800c634:	78fa      	ldrb	r2, [r7, #3]
 800c636:	4611      	mov	r1, r2
 800c638:	6878      	ldr	r0, [r7, #4]
 800c63a:	4798      	blx	r3
 800c63c:	4603      	mov	r3, r0
 800c63e:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800c640:	7bfb      	ldrb	r3, [r7, #15]
}
 800c642:	4618      	mov	r0, r3
 800c644:	3710      	adds	r7, #16
 800c646:	46bd      	mov	sp, r7
 800c648:	bd80      	pop	{r7, pc}

0800c64a <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800c64a:	b580      	push	{r7, lr}
 800c64c:	b084      	sub	sp, #16
 800c64e:	af00      	add	r7, sp, #0
 800c650:	6078      	str	r0, [r7, #4]
 800c652:	460b      	mov	r3, r1
 800c654:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800c656:	2300      	movs	r3, #0
 800c658:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 800c65a:	687b      	ldr	r3, [r7, #4]
 800c65c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c660:	685b      	ldr	r3, [r3, #4]
 800c662:	78fa      	ldrb	r2, [r7, #3]
 800c664:	4611      	mov	r1, r2
 800c666:	6878      	ldr	r0, [r7, #4]
 800c668:	4798      	blx	r3
 800c66a:	4603      	mov	r3, r0
 800c66c:	2b00      	cmp	r3, #0
 800c66e:	d001      	beq.n	800c674 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 800c670:	2303      	movs	r3, #3
 800c672:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800c674:	7bfb      	ldrb	r3, [r7, #15]
}
 800c676:	4618      	mov	r0, r3
 800c678:	3710      	adds	r7, #16
 800c67a:	46bd      	mov	sp, r7
 800c67c:	bd80      	pop	{r7, pc}

0800c67e <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800c67e:	b580      	push	{r7, lr}
 800c680:	b084      	sub	sp, #16
 800c682:	af00      	add	r7, sp, #0
 800c684:	6078      	str	r0, [r7, #4]
 800c686:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800c688:	687b      	ldr	r3, [r7, #4]
 800c68a:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800c68e:	6839      	ldr	r1, [r7, #0]
 800c690:	4618      	mov	r0, r3
 800c692:	f001 f922 	bl	800d8da <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800c696:	687b      	ldr	r3, [r7, #4]
 800c698:	2201      	movs	r2, #1
 800c69a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800c69e:	687b      	ldr	r3, [r7, #4]
 800c6a0:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 800c6a4:	461a      	mov	r2, r3
 800c6a6:	687b      	ldr	r3, [r7, #4]
 800c6a8:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800c6ac:	687b      	ldr	r3, [r7, #4]
 800c6ae:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800c6b2:	f003 031f 	and.w	r3, r3, #31
 800c6b6:	2b02      	cmp	r3, #2
 800c6b8:	d01a      	beq.n	800c6f0 <USBD_LL_SetupStage+0x72>
 800c6ba:	2b02      	cmp	r3, #2
 800c6bc:	d822      	bhi.n	800c704 <USBD_LL_SetupStage+0x86>
 800c6be:	2b00      	cmp	r3, #0
 800c6c0:	d002      	beq.n	800c6c8 <USBD_LL_SetupStage+0x4a>
 800c6c2:	2b01      	cmp	r3, #1
 800c6c4:	d00a      	beq.n	800c6dc <USBD_LL_SetupStage+0x5e>
 800c6c6:	e01d      	b.n	800c704 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800c6c8:	687b      	ldr	r3, [r7, #4]
 800c6ca:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800c6ce:	4619      	mov	r1, r3
 800c6d0:	6878      	ldr	r0, [r7, #4]
 800c6d2:	f000 fb77 	bl	800cdc4 <USBD_StdDevReq>
 800c6d6:	4603      	mov	r3, r0
 800c6d8:	73fb      	strb	r3, [r7, #15]
      break;
 800c6da:	e020      	b.n	800c71e <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800c6dc:	687b      	ldr	r3, [r7, #4]
 800c6de:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800c6e2:	4619      	mov	r1, r3
 800c6e4:	6878      	ldr	r0, [r7, #4]
 800c6e6:	f000 fbdf 	bl	800cea8 <USBD_StdItfReq>
 800c6ea:	4603      	mov	r3, r0
 800c6ec:	73fb      	strb	r3, [r7, #15]
      break;
 800c6ee:	e016      	b.n	800c71e <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800c6f0:	687b      	ldr	r3, [r7, #4]
 800c6f2:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800c6f6:	4619      	mov	r1, r3
 800c6f8:	6878      	ldr	r0, [r7, #4]
 800c6fa:	f000 fc41 	bl	800cf80 <USBD_StdEPReq>
 800c6fe:	4603      	mov	r3, r0
 800c700:	73fb      	strb	r3, [r7, #15]
      break;
 800c702:	e00c      	b.n	800c71e <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800c704:	687b      	ldr	r3, [r7, #4]
 800c706:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800c70a:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800c70e:	b2db      	uxtb	r3, r3
 800c710:	4619      	mov	r1, r3
 800c712:	6878      	ldr	r0, [r7, #4]
 800c714:	f001 fe2e 	bl	800e374 <USBD_LL_StallEP>
 800c718:	4603      	mov	r3, r0
 800c71a:	73fb      	strb	r3, [r7, #15]
      break;
 800c71c:	bf00      	nop
  }

  return ret;
 800c71e:	7bfb      	ldrb	r3, [r7, #15]
}
 800c720:	4618      	mov	r0, r3
 800c722:	3710      	adds	r7, #16
 800c724:	46bd      	mov	sp, r7
 800c726:	bd80      	pop	{r7, pc}

0800c728 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800c728:	b580      	push	{r7, lr}
 800c72a:	b086      	sub	sp, #24
 800c72c:	af00      	add	r7, sp, #0
 800c72e:	60f8      	str	r0, [r7, #12]
 800c730:	460b      	mov	r3, r1
 800c732:	607a      	str	r2, [r7, #4]
 800c734:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 800c736:	2300      	movs	r3, #0
 800c738:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 800c73a:	7afb      	ldrb	r3, [r7, #11]
 800c73c:	2b00      	cmp	r3, #0
 800c73e:	d177      	bne.n	800c830 <USBD_LL_DataOutStage+0x108>
  {
    pep = &pdev->ep_out[0];
 800c740:	68fb      	ldr	r3, [r7, #12]
 800c742:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 800c746:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800c748:	68fb      	ldr	r3, [r7, #12]
 800c74a:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800c74e:	2b03      	cmp	r3, #3
 800c750:	f040 80a1 	bne.w	800c896 <USBD_LL_DataOutStage+0x16e>
    {
      if (pep->rem_length > pep->maxpacket)
 800c754:	693b      	ldr	r3, [r7, #16]
 800c756:	685b      	ldr	r3, [r3, #4]
 800c758:	693a      	ldr	r2, [r7, #16]
 800c75a:	8992      	ldrh	r2, [r2, #12]
 800c75c:	4293      	cmp	r3, r2
 800c75e:	d91c      	bls.n	800c79a <USBD_LL_DataOutStage+0x72>
      {
        pep->rem_length -= pep->maxpacket;
 800c760:	693b      	ldr	r3, [r7, #16]
 800c762:	685b      	ldr	r3, [r3, #4]
 800c764:	693a      	ldr	r2, [r7, #16]
 800c766:	8992      	ldrh	r2, [r2, #12]
 800c768:	1a9a      	subs	r2, r3, r2
 800c76a:	693b      	ldr	r3, [r7, #16]
 800c76c:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 800c76e:	693b      	ldr	r3, [r7, #16]
 800c770:	691b      	ldr	r3, [r3, #16]
 800c772:	693a      	ldr	r2, [r7, #16]
 800c774:	8992      	ldrh	r2, [r2, #12]
 800c776:	441a      	add	r2, r3
 800c778:	693b      	ldr	r3, [r7, #16]
 800c77a:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueRx(pdev, pep->pbuffer, MAX(pep->rem_length, pep->maxpacket));
 800c77c:	693b      	ldr	r3, [r7, #16]
 800c77e:	6919      	ldr	r1, [r3, #16]
 800c780:	693b      	ldr	r3, [r7, #16]
 800c782:	899b      	ldrh	r3, [r3, #12]
 800c784:	461a      	mov	r2, r3
 800c786:	693b      	ldr	r3, [r7, #16]
 800c788:	685b      	ldr	r3, [r3, #4]
 800c78a:	4293      	cmp	r3, r2
 800c78c:	bf38      	it	cc
 800c78e:	4613      	movcc	r3, r2
 800c790:	461a      	mov	r2, r3
 800c792:	68f8      	ldr	r0, [r7, #12]
 800c794:	f001 f9a8 	bl	800dae8 <USBD_CtlContinueRx>
 800c798:	e07d      	b.n	800c896 <USBD_LL_DataOutStage+0x16e>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 800c79a:	68fb      	ldr	r3, [r7, #12]
 800c79c:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800c7a0:	f003 031f 	and.w	r3, r3, #31
 800c7a4:	2b02      	cmp	r3, #2
 800c7a6:	d014      	beq.n	800c7d2 <USBD_LL_DataOutStage+0xaa>
 800c7a8:	2b02      	cmp	r3, #2
 800c7aa:	d81d      	bhi.n	800c7e8 <USBD_LL_DataOutStage+0xc0>
 800c7ac:	2b00      	cmp	r3, #0
 800c7ae:	d002      	beq.n	800c7b6 <USBD_LL_DataOutStage+0x8e>
 800c7b0:	2b01      	cmp	r3, #1
 800c7b2:	d003      	beq.n	800c7bc <USBD_LL_DataOutStage+0x94>
 800c7b4:	e018      	b.n	800c7e8 <USBD_LL_DataOutStage+0xc0>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 800c7b6:	2300      	movs	r3, #0
 800c7b8:	75bb      	strb	r3, [r7, #22]
            break;
 800c7ba:	e018      	b.n	800c7ee <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 800c7bc:	68fb      	ldr	r3, [r7, #12]
 800c7be:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800c7c2:	b2db      	uxtb	r3, r3
 800c7c4:	4619      	mov	r1, r3
 800c7c6:	68f8      	ldr	r0, [r7, #12]
 800c7c8:	f000 fa6e 	bl	800cca8 <USBD_CoreFindIF>
 800c7cc:	4603      	mov	r3, r0
 800c7ce:	75bb      	strb	r3, [r7, #22]
            break;
 800c7d0:	e00d      	b.n	800c7ee <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 800c7d2:	68fb      	ldr	r3, [r7, #12]
 800c7d4:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800c7d8:	b2db      	uxtb	r3, r3
 800c7da:	4619      	mov	r1, r3
 800c7dc:	68f8      	ldr	r0, [r7, #12]
 800c7de:	f000 fa70 	bl	800ccc2 <USBD_CoreFindEP>
 800c7e2:	4603      	mov	r3, r0
 800c7e4:	75bb      	strb	r3, [r7, #22]
            break;
 800c7e6:	e002      	b.n	800c7ee <USBD_LL_DataOutStage+0xc6>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 800c7e8:	2300      	movs	r3, #0
 800c7ea:	75bb      	strb	r3, [r7, #22]
            break;
 800c7ec:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 800c7ee:	7dbb      	ldrb	r3, [r7, #22]
 800c7f0:	2b00      	cmp	r3, #0
 800c7f2:	d119      	bne.n	800c828 <USBD_LL_DataOutStage+0x100>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c7f4:	68fb      	ldr	r3, [r7, #12]
 800c7f6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c7fa:	b2db      	uxtb	r3, r3
 800c7fc:	2b03      	cmp	r3, #3
 800c7fe:	d113      	bne.n	800c828 <USBD_LL_DataOutStage+0x100>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 800c800:	7dba      	ldrb	r2, [r7, #22]
 800c802:	68fb      	ldr	r3, [r7, #12]
 800c804:	32ae      	adds	r2, #174	@ 0xae
 800c806:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c80a:	691b      	ldr	r3, [r3, #16]
 800c80c:	2b00      	cmp	r3, #0
 800c80e:	d00b      	beq.n	800c828 <USBD_LL_DataOutStage+0x100>
            {
              pdev->classId = idx;
 800c810:	7dba      	ldrb	r2, [r7, #22]
 800c812:	68fb      	ldr	r3, [r7, #12]
 800c814:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 800c818:	7dba      	ldrb	r2, [r7, #22]
 800c81a:	68fb      	ldr	r3, [r7, #12]
 800c81c:	32ae      	adds	r2, #174	@ 0xae
 800c81e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c822:	691b      	ldr	r3, [r3, #16]
 800c824:	68f8      	ldr	r0, [r7, #12]
 800c826:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800c828:	68f8      	ldr	r0, [r7, #12]
 800c82a:	f001 f96e 	bl	800db0a <USBD_CtlSendStatus>
 800c82e:	e032      	b.n	800c896 <USBD_LL_DataOutStage+0x16e>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 800c830:	7afb      	ldrb	r3, [r7, #11]
 800c832:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c836:	b2db      	uxtb	r3, r3
 800c838:	4619      	mov	r1, r3
 800c83a:	68f8      	ldr	r0, [r7, #12]
 800c83c:	f000 fa41 	bl	800ccc2 <USBD_CoreFindEP>
 800c840:	4603      	mov	r3, r0
 800c842:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800c844:	7dbb      	ldrb	r3, [r7, #22]
 800c846:	2bff      	cmp	r3, #255	@ 0xff
 800c848:	d025      	beq.n	800c896 <USBD_LL_DataOutStage+0x16e>
 800c84a:	7dbb      	ldrb	r3, [r7, #22]
 800c84c:	2b00      	cmp	r3, #0
 800c84e:	d122      	bne.n	800c896 <USBD_LL_DataOutStage+0x16e>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c850:	68fb      	ldr	r3, [r7, #12]
 800c852:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c856:	b2db      	uxtb	r3, r3
 800c858:	2b03      	cmp	r3, #3
 800c85a:	d117      	bne.n	800c88c <USBD_LL_DataOutStage+0x164>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 800c85c:	7dba      	ldrb	r2, [r7, #22]
 800c85e:	68fb      	ldr	r3, [r7, #12]
 800c860:	32ae      	adds	r2, #174	@ 0xae
 800c862:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c866:	699b      	ldr	r3, [r3, #24]
 800c868:	2b00      	cmp	r3, #0
 800c86a:	d00f      	beq.n	800c88c <USBD_LL_DataOutStage+0x164>
        {
          pdev->classId = idx;
 800c86c:	7dba      	ldrb	r2, [r7, #22]
 800c86e:	68fb      	ldr	r3, [r7, #12]
 800c870:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 800c874:	7dba      	ldrb	r2, [r7, #22]
 800c876:	68fb      	ldr	r3, [r7, #12]
 800c878:	32ae      	adds	r2, #174	@ 0xae
 800c87a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c87e:	699b      	ldr	r3, [r3, #24]
 800c880:	7afa      	ldrb	r2, [r7, #11]
 800c882:	4611      	mov	r1, r2
 800c884:	68f8      	ldr	r0, [r7, #12]
 800c886:	4798      	blx	r3
 800c888:	4603      	mov	r3, r0
 800c88a:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 800c88c:	7dfb      	ldrb	r3, [r7, #23]
 800c88e:	2b00      	cmp	r3, #0
 800c890:	d001      	beq.n	800c896 <USBD_LL_DataOutStage+0x16e>
      {
        return ret;
 800c892:	7dfb      	ldrb	r3, [r7, #23]
 800c894:	e000      	b.n	800c898 <USBD_LL_DataOutStage+0x170>
      }
    }
  }

  return USBD_OK;
 800c896:	2300      	movs	r3, #0
}
 800c898:	4618      	mov	r0, r3
 800c89a:	3718      	adds	r7, #24
 800c89c:	46bd      	mov	sp, r7
 800c89e:	bd80      	pop	{r7, pc}

0800c8a0 <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800c8a0:	b580      	push	{r7, lr}
 800c8a2:	b086      	sub	sp, #24
 800c8a4:	af00      	add	r7, sp, #0
 800c8a6:	60f8      	str	r0, [r7, #12]
 800c8a8:	460b      	mov	r3, r1
 800c8aa:	607a      	str	r2, [r7, #4]
 800c8ac:	72fb      	strb	r3, [r7, #11]
  USBD_StatusTypeDef ret;
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 800c8ae:	7afb      	ldrb	r3, [r7, #11]
 800c8b0:	2b00      	cmp	r3, #0
 800c8b2:	d178      	bne.n	800c9a6 <USBD_LL_DataInStage+0x106>
  {
    pep = &pdev->ep_in[0];
 800c8b4:	68fb      	ldr	r3, [r7, #12]
 800c8b6:	3314      	adds	r3, #20
 800c8b8:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800c8ba:	68fb      	ldr	r3, [r7, #12]
 800c8bc:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800c8c0:	2b02      	cmp	r3, #2
 800c8c2:	d163      	bne.n	800c98c <USBD_LL_DataInStage+0xec>
    {
      if (pep->rem_length > pep->maxpacket)
 800c8c4:	693b      	ldr	r3, [r7, #16]
 800c8c6:	685b      	ldr	r3, [r3, #4]
 800c8c8:	693a      	ldr	r2, [r7, #16]
 800c8ca:	8992      	ldrh	r2, [r2, #12]
 800c8cc:	4293      	cmp	r3, r2
 800c8ce:	d91c      	bls.n	800c90a <USBD_LL_DataInStage+0x6a>
      {
        pep->rem_length -= pep->maxpacket;
 800c8d0:	693b      	ldr	r3, [r7, #16]
 800c8d2:	685b      	ldr	r3, [r3, #4]
 800c8d4:	693a      	ldr	r2, [r7, #16]
 800c8d6:	8992      	ldrh	r2, [r2, #12]
 800c8d8:	1a9a      	subs	r2, r3, r2
 800c8da:	693b      	ldr	r3, [r7, #16]
 800c8dc:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 800c8de:	693b      	ldr	r3, [r7, #16]
 800c8e0:	691b      	ldr	r3, [r3, #16]
 800c8e2:	693a      	ldr	r2, [r7, #16]
 800c8e4:	8992      	ldrh	r2, [r2, #12]
 800c8e6:	441a      	add	r2, r3
 800c8e8:	693b      	ldr	r3, [r7, #16]
 800c8ea:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueSendData(pdev, pep->pbuffer, pep->rem_length);
 800c8ec:	693b      	ldr	r3, [r7, #16]
 800c8ee:	6919      	ldr	r1, [r3, #16]
 800c8f0:	693b      	ldr	r3, [r7, #16]
 800c8f2:	685b      	ldr	r3, [r3, #4]
 800c8f4:	461a      	mov	r2, r3
 800c8f6:	68f8      	ldr	r0, [r7, #12]
 800c8f8:	f001 f8c4 	bl	800da84 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800c8fc:	2300      	movs	r3, #0
 800c8fe:	2200      	movs	r2, #0
 800c900:	2100      	movs	r1, #0
 800c902:	68f8      	ldr	r0, [r7, #12]
 800c904:	f001 fde0 	bl	800e4c8 <USBD_LL_PrepareReceive>
 800c908:	e040      	b.n	800c98c <USBD_LL_DataInStage+0xec>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800c90a:	693b      	ldr	r3, [r7, #16]
 800c90c:	899b      	ldrh	r3, [r3, #12]
 800c90e:	461a      	mov	r2, r3
 800c910:	693b      	ldr	r3, [r7, #16]
 800c912:	685b      	ldr	r3, [r3, #4]
 800c914:	429a      	cmp	r2, r3
 800c916:	d11c      	bne.n	800c952 <USBD_LL_DataInStage+0xb2>
            (pep->total_length >= pep->maxpacket) &&
 800c918:	693b      	ldr	r3, [r7, #16]
 800c91a:	681b      	ldr	r3, [r3, #0]
 800c91c:	693a      	ldr	r2, [r7, #16]
 800c91e:	8992      	ldrh	r2, [r2, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800c920:	4293      	cmp	r3, r2
 800c922:	d316      	bcc.n	800c952 <USBD_LL_DataInStage+0xb2>
            (pep->total_length < pdev->ep0_data_len))
 800c924:	693b      	ldr	r3, [r7, #16]
 800c926:	681a      	ldr	r2, [r3, #0]
 800c928:	68fb      	ldr	r3, [r7, #12]
 800c92a:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 800c92e:	429a      	cmp	r2, r3
 800c930:	d20f      	bcs.n	800c952 <USBD_LL_DataInStage+0xb2>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800c932:	2200      	movs	r2, #0
 800c934:	2100      	movs	r1, #0
 800c936:	68f8      	ldr	r0, [r7, #12]
 800c938:	f001 f8a4 	bl	800da84 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800c93c:	68fb      	ldr	r3, [r7, #12]
 800c93e:	2200      	movs	r2, #0
 800c940:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800c944:	2300      	movs	r3, #0
 800c946:	2200      	movs	r2, #0
 800c948:	2100      	movs	r1, #0
 800c94a:	68f8      	ldr	r0, [r7, #12]
 800c94c:	f001 fdbc 	bl	800e4c8 <USBD_LL_PrepareReceive>
 800c950:	e01c      	b.n	800c98c <USBD_LL_DataInStage+0xec>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c952:	68fb      	ldr	r3, [r7, #12]
 800c954:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c958:	b2db      	uxtb	r3, r3
 800c95a:	2b03      	cmp	r3, #3
 800c95c:	d10f      	bne.n	800c97e <USBD_LL_DataInStage+0xde>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 800c95e:	68fb      	ldr	r3, [r7, #12]
 800c960:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c964:	68db      	ldr	r3, [r3, #12]
 800c966:	2b00      	cmp	r3, #0
 800c968:	d009      	beq.n	800c97e <USBD_LL_DataInStage+0xde>
            {
              pdev->classId = 0U;
 800c96a:	68fb      	ldr	r3, [r7, #12]
 800c96c:	2200      	movs	r2, #0
 800c96e:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 800c972:	68fb      	ldr	r3, [r7, #12]
 800c974:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c978:	68db      	ldr	r3, [r3, #12]
 800c97a:	68f8      	ldr	r0, [r7, #12]
 800c97c:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800c97e:	2180      	movs	r1, #128	@ 0x80
 800c980:	68f8      	ldr	r0, [r7, #12]
 800c982:	f001 fcf7 	bl	800e374 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800c986:	68f8      	ldr	r0, [r7, #12]
 800c988:	f001 f8d2 	bl	800db30 <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 800c98c:	68fb      	ldr	r3, [r7, #12]
 800c98e:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 800c992:	2b00      	cmp	r3, #0
 800c994:	d03a      	beq.n	800ca0c <USBD_LL_DataInStage+0x16c>
    {
      (void)USBD_RunTestMode(pdev);
 800c996:	68f8      	ldr	r0, [r7, #12]
 800c998:	f7ff fe30 	bl	800c5fc <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800c99c:	68fb      	ldr	r3, [r7, #12]
 800c99e:	2200      	movs	r2, #0
 800c9a0:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 800c9a4:	e032      	b.n	800ca0c <USBD_LL_DataInStage+0x16c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 800c9a6:	7afb      	ldrb	r3, [r7, #11]
 800c9a8:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800c9ac:	b2db      	uxtb	r3, r3
 800c9ae:	4619      	mov	r1, r3
 800c9b0:	68f8      	ldr	r0, [r7, #12]
 800c9b2:	f000 f986 	bl	800ccc2 <USBD_CoreFindEP>
 800c9b6:	4603      	mov	r3, r0
 800c9b8:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800c9ba:	7dfb      	ldrb	r3, [r7, #23]
 800c9bc:	2bff      	cmp	r3, #255	@ 0xff
 800c9be:	d025      	beq.n	800ca0c <USBD_LL_DataInStage+0x16c>
 800c9c0:	7dfb      	ldrb	r3, [r7, #23]
 800c9c2:	2b00      	cmp	r3, #0
 800c9c4:	d122      	bne.n	800ca0c <USBD_LL_DataInStage+0x16c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c9c6:	68fb      	ldr	r3, [r7, #12]
 800c9c8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c9cc:	b2db      	uxtb	r3, r3
 800c9ce:	2b03      	cmp	r3, #3
 800c9d0:	d11c      	bne.n	800ca0c <USBD_LL_DataInStage+0x16c>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 800c9d2:	7dfa      	ldrb	r2, [r7, #23]
 800c9d4:	68fb      	ldr	r3, [r7, #12]
 800c9d6:	32ae      	adds	r2, #174	@ 0xae
 800c9d8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c9dc:	695b      	ldr	r3, [r3, #20]
 800c9de:	2b00      	cmp	r3, #0
 800c9e0:	d014      	beq.n	800ca0c <USBD_LL_DataInStage+0x16c>
        {
          pdev->classId = idx;
 800c9e2:	7dfa      	ldrb	r2, [r7, #23]
 800c9e4:	68fb      	ldr	r3, [r7, #12]
 800c9e6:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 800c9ea:	7dfa      	ldrb	r2, [r7, #23]
 800c9ec:	68fb      	ldr	r3, [r7, #12]
 800c9ee:	32ae      	adds	r2, #174	@ 0xae
 800c9f0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c9f4:	695b      	ldr	r3, [r3, #20]
 800c9f6:	7afa      	ldrb	r2, [r7, #11]
 800c9f8:	4611      	mov	r1, r2
 800c9fa:	68f8      	ldr	r0, [r7, #12]
 800c9fc:	4798      	blx	r3
 800c9fe:	4603      	mov	r3, r0
 800ca00:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 800ca02:	7dbb      	ldrb	r3, [r7, #22]
 800ca04:	2b00      	cmp	r3, #0
 800ca06:	d001      	beq.n	800ca0c <USBD_LL_DataInStage+0x16c>
          {
            return ret;
 800ca08:	7dbb      	ldrb	r3, [r7, #22]
 800ca0a:	e000      	b.n	800ca0e <USBD_LL_DataInStage+0x16e>
        }
      }
    }
  }

  return USBD_OK;
 800ca0c:	2300      	movs	r3, #0
}
 800ca0e:	4618      	mov	r0, r3
 800ca10:	3718      	adds	r7, #24
 800ca12:	46bd      	mov	sp, r7
 800ca14:	bd80      	pop	{r7, pc}

0800ca16 <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800ca16:	b580      	push	{r7, lr}
 800ca18:	b084      	sub	sp, #16
 800ca1a:	af00      	add	r7, sp, #0
 800ca1c:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800ca1e:	2300      	movs	r3, #0
 800ca20:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800ca22:	687b      	ldr	r3, [r7, #4]
 800ca24:	2201      	movs	r2, #1
 800ca26:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800ca2a:	687b      	ldr	r3, [r7, #4]
 800ca2c:	2200      	movs	r2, #0
 800ca2e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 800ca32:	687b      	ldr	r3, [r7, #4]
 800ca34:	2200      	movs	r2, #0
 800ca36:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800ca38:	687b      	ldr	r3, [r7, #4]
 800ca3a:	2200      	movs	r2, #0
 800ca3c:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 800ca40:	687b      	ldr	r3, [r7, #4]
 800ca42:	2200      	movs	r2, #0
 800ca44:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 800ca48:	687b      	ldr	r3, [r7, #4]
 800ca4a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ca4e:	2b00      	cmp	r3, #0
 800ca50:	d014      	beq.n	800ca7c <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 800ca52:	687b      	ldr	r3, [r7, #4]
 800ca54:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ca58:	685b      	ldr	r3, [r3, #4]
 800ca5a:	2b00      	cmp	r3, #0
 800ca5c:	d00e      	beq.n	800ca7c <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 800ca5e:	687b      	ldr	r3, [r7, #4]
 800ca60:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ca64:	685b      	ldr	r3, [r3, #4]
 800ca66:	687a      	ldr	r2, [r7, #4]
 800ca68:	6852      	ldr	r2, [r2, #4]
 800ca6a:	b2d2      	uxtb	r2, r2
 800ca6c:	4611      	mov	r1, r2
 800ca6e:	6878      	ldr	r0, [r7, #4]
 800ca70:	4798      	blx	r3
 800ca72:	4603      	mov	r3, r0
 800ca74:	2b00      	cmp	r3, #0
 800ca76:	d001      	beq.n	800ca7c <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 800ca78:	2303      	movs	r3, #3
 800ca7a:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800ca7c:	2340      	movs	r3, #64	@ 0x40
 800ca7e:	2200      	movs	r2, #0
 800ca80:	2100      	movs	r1, #0
 800ca82:	6878      	ldr	r0, [r7, #4]
 800ca84:	f001 fc31 	bl	800e2ea <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800ca88:	687b      	ldr	r3, [r7, #4]
 800ca8a:	2201      	movs	r2, #1
 800ca8c:	f883 2163 	strb.w	r2, [r3, #355]	@ 0x163

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800ca90:	687b      	ldr	r3, [r7, #4]
 800ca92:	2240      	movs	r2, #64	@ 0x40
 800ca94:	f8a3 2160 	strh.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800ca98:	2340      	movs	r3, #64	@ 0x40
 800ca9a:	2200      	movs	r2, #0
 800ca9c:	2180      	movs	r1, #128	@ 0x80
 800ca9e:	6878      	ldr	r0, [r7, #4]
 800caa0:	f001 fc23 	bl	800e2ea <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800caa4:	687b      	ldr	r3, [r7, #4]
 800caa6:	2201      	movs	r2, #1
 800caa8:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800caac:	687b      	ldr	r3, [r7, #4]
 800caae:	2240      	movs	r2, #64	@ 0x40
 800cab0:	841a      	strh	r2, [r3, #32]

  return ret;
 800cab2:	7bfb      	ldrb	r3, [r7, #15]
}
 800cab4:	4618      	mov	r0, r3
 800cab6:	3710      	adds	r7, #16
 800cab8:	46bd      	mov	sp, r7
 800caba:	bd80      	pop	{r7, pc}

0800cabc <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800cabc:	b480      	push	{r7}
 800cabe:	b083      	sub	sp, #12
 800cac0:	af00      	add	r7, sp, #0
 800cac2:	6078      	str	r0, [r7, #4]
 800cac4:	460b      	mov	r3, r1
 800cac6:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800cac8:	687b      	ldr	r3, [r7, #4]
 800caca:	78fa      	ldrb	r2, [r7, #3]
 800cacc:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800cace:	2300      	movs	r3, #0
}
 800cad0:	4618      	mov	r0, r3
 800cad2:	370c      	adds	r7, #12
 800cad4:	46bd      	mov	sp, r7
 800cad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cada:	4770      	bx	lr

0800cadc <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800cadc:	b480      	push	{r7}
 800cade:	b083      	sub	sp, #12
 800cae0:	af00      	add	r7, sp, #0
 800cae2:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 800cae4:	687b      	ldr	r3, [r7, #4]
 800cae6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800caea:	b2db      	uxtb	r3, r3
 800caec:	2b04      	cmp	r3, #4
 800caee:	d006      	beq.n	800cafe <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 800caf0:	687b      	ldr	r3, [r7, #4]
 800caf2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800caf6:	b2da      	uxtb	r2, r3
 800caf8:	687b      	ldr	r3, [r7, #4]
 800cafa:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 800cafe:	687b      	ldr	r3, [r7, #4]
 800cb00:	2204      	movs	r2, #4
 800cb02:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 800cb06:	2300      	movs	r3, #0
}
 800cb08:	4618      	mov	r0, r3
 800cb0a:	370c      	adds	r7, #12
 800cb0c:	46bd      	mov	sp, r7
 800cb0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb12:	4770      	bx	lr

0800cb14 <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800cb14:	b480      	push	{r7}
 800cb16:	b083      	sub	sp, #12
 800cb18:	af00      	add	r7, sp, #0
 800cb1a:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800cb1c:	687b      	ldr	r3, [r7, #4]
 800cb1e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800cb22:	b2db      	uxtb	r3, r3
 800cb24:	2b04      	cmp	r3, #4
 800cb26:	d106      	bne.n	800cb36 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800cb28:	687b      	ldr	r3, [r7, #4]
 800cb2a:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 800cb2e:	b2da      	uxtb	r2, r3
 800cb30:	687b      	ldr	r3, [r7, #4]
 800cb32:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 800cb36:	2300      	movs	r3, #0
}
 800cb38:	4618      	mov	r0, r3
 800cb3a:	370c      	adds	r7, #12
 800cb3c:	46bd      	mov	sp, r7
 800cb3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb42:	4770      	bx	lr

0800cb44 <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800cb44:	b580      	push	{r7, lr}
 800cb46:	b082      	sub	sp, #8
 800cb48:	af00      	add	r7, sp, #0
 800cb4a:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800cb4c:	687b      	ldr	r3, [r7, #4]
 800cb4e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800cb52:	b2db      	uxtb	r3, r3
 800cb54:	2b03      	cmp	r3, #3
 800cb56:	d110      	bne.n	800cb7a <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 800cb58:	687b      	ldr	r3, [r7, #4]
 800cb5a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800cb5e:	2b00      	cmp	r3, #0
 800cb60:	d00b      	beq.n	800cb7a <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 800cb62:	687b      	ldr	r3, [r7, #4]
 800cb64:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800cb68:	69db      	ldr	r3, [r3, #28]
 800cb6a:	2b00      	cmp	r3, #0
 800cb6c:	d005      	beq.n	800cb7a <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 800cb6e:	687b      	ldr	r3, [r7, #4]
 800cb70:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800cb74:	69db      	ldr	r3, [r3, #28]
 800cb76:	6878      	ldr	r0, [r7, #4]
 800cb78:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 800cb7a:	2300      	movs	r3, #0
}
 800cb7c:	4618      	mov	r0, r3
 800cb7e:	3708      	adds	r7, #8
 800cb80:	46bd      	mov	sp, r7
 800cb82:	bd80      	pop	{r7, pc}

0800cb84 <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800cb84:	b580      	push	{r7, lr}
 800cb86:	b082      	sub	sp, #8
 800cb88:	af00      	add	r7, sp, #0
 800cb8a:	6078      	str	r0, [r7, #4]
 800cb8c:	460b      	mov	r3, r1
 800cb8e:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800cb90:	687b      	ldr	r3, [r7, #4]
 800cb92:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800cb96:	687b      	ldr	r3, [r7, #4]
 800cb98:	32ae      	adds	r2, #174	@ 0xae
 800cb9a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cb9e:	2b00      	cmp	r3, #0
 800cba0:	d101      	bne.n	800cba6 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 800cba2:	2303      	movs	r3, #3
 800cba4:	e01c      	b.n	800cbe0 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800cba6:	687b      	ldr	r3, [r7, #4]
 800cba8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800cbac:	b2db      	uxtb	r3, r3
 800cbae:	2b03      	cmp	r3, #3
 800cbb0:	d115      	bne.n	800cbde <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 800cbb2:	687b      	ldr	r3, [r7, #4]
 800cbb4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800cbb8:	687b      	ldr	r3, [r7, #4]
 800cbba:	32ae      	adds	r2, #174	@ 0xae
 800cbbc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cbc0:	6a1b      	ldr	r3, [r3, #32]
 800cbc2:	2b00      	cmp	r3, #0
 800cbc4:	d00b      	beq.n	800cbde <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 800cbc6:	687b      	ldr	r3, [r7, #4]
 800cbc8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800cbcc:	687b      	ldr	r3, [r7, #4]
 800cbce:	32ae      	adds	r2, #174	@ 0xae
 800cbd0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cbd4:	6a1b      	ldr	r3, [r3, #32]
 800cbd6:	78fa      	ldrb	r2, [r7, #3]
 800cbd8:	4611      	mov	r1, r2
 800cbda:	6878      	ldr	r0, [r7, #4]
 800cbdc:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800cbde:	2300      	movs	r3, #0
}
 800cbe0:	4618      	mov	r0, r3
 800cbe2:	3708      	adds	r7, #8
 800cbe4:	46bd      	mov	sp, r7
 800cbe6:	bd80      	pop	{r7, pc}

0800cbe8 <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800cbe8:	b580      	push	{r7, lr}
 800cbea:	b082      	sub	sp, #8
 800cbec:	af00      	add	r7, sp, #0
 800cbee:	6078      	str	r0, [r7, #4]
 800cbf0:	460b      	mov	r3, r1
 800cbf2:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800cbf4:	687b      	ldr	r3, [r7, #4]
 800cbf6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800cbfa:	687b      	ldr	r3, [r7, #4]
 800cbfc:	32ae      	adds	r2, #174	@ 0xae
 800cbfe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cc02:	2b00      	cmp	r3, #0
 800cc04:	d101      	bne.n	800cc0a <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 800cc06:	2303      	movs	r3, #3
 800cc08:	e01c      	b.n	800cc44 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800cc0a:	687b      	ldr	r3, [r7, #4]
 800cc0c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800cc10:	b2db      	uxtb	r3, r3
 800cc12:	2b03      	cmp	r3, #3
 800cc14:	d115      	bne.n	800cc42 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 800cc16:	687b      	ldr	r3, [r7, #4]
 800cc18:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800cc1c:	687b      	ldr	r3, [r7, #4]
 800cc1e:	32ae      	adds	r2, #174	@ 0xae
 800cc20:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cc24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cc26:	2b00      	cmp	r3, #0
 800cc28:	d00b      	beq.n	800cc42 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 800cc2a:	687b      	ldr	r3, [r7, #4]
 800cc2c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800cc30:	687b      	ldr	r3, [r7, #4]
 800cc32:	32ae      	adds	r2, #174	@ 0xae
 800cc34:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cc38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cc3a:	78fa      	ldrb	r2, [r7, #3]
 800cc3c:	4611      	mov	r1, r2
 800cc3e:	6878      	ldr	r0, [r7, #4]
 800cc40:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800cc42:	2300      	movs	r3, #0
}
 800cc44:	4618      	mov	r0, r3
 800cc46:	3708      	adds	r7, #8
 800cc48:	46bd      	mov	sp, r7
 800cc4a:	bd80      	pop	{r7, pc}

0800cc4c <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800cc4c:	b480      	push	{r7}
 800cc4e:	b083      	sub	sp, #12
 800cc50:	af00      	add	r7, sp, #0
 800cc52:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800cc54:	2300      	movs	r3, #0
}
 800cc56:	4618      	mov	r0, r3
 800cc58:	370c      	adds	r7, #12
 800cc5a:	46bd      	mov	sp, r7
 800cc5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc60:	4770      	bx	lr

0800cc62 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800cc62:	b580      	push	{r7, lr}
 800cc64:	b084      	sub	sp, #16
 800cc66:	af00      	add	r7, sp, #0
 800cc68:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 800cc6a:	2300      	movs	r3, #0
 800cc6c:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800cc6e:	687b      	ldr	r3, [r7, #4]
 800cc70:	2201      	movs	r2, #1
 800cc72:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800cc76:	687b      	ldr	r3, [r7, #4]
 800cc78:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800cc7c:	2b00      	cmp	r3, #0
 800cc7e:	d00e      	beq.n	800cc9e <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 800cc80:	687b      	ldr	r3, [r7, #4]
 800cc82:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800cc86:	685b      	ldr	r3, [r3, #4]
 800cc88:	687a      	ldr	r2, [r7, #4]
 800cc8a:	6852      	ldr	r2, [r2, #4]
 800cc8c:	b2d2      	uxtb	r2, r2
 800cc8e:	4611      	mov	r1, r2
 800cc90:	6878      	ldr	r0, [r7, #4]
 800cc92:	4798      	blx	r3
 800cc94:	4603      	mov	r3, r0
 800cc96:	2b00      	cmp	r3, #0
 800cc98:	d001      	beq.n	800cc9e <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 800cc9a:	2303      	movs	r3, #3
 800cc9c:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800cc9e:	7bfb      	ldrb	r3, [r7, #15]
}
 800cca0:	4618      	mov	r0, r3
 800cca2:	3710      	adds	r7, #16
 800cca4:	46bd      	mov	sp, r7
 800cca6:	bd80      	pop	{r7, pc}

0800cca8 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800cca8:	b480      	push	{r7}
 800ccaa:	b083      	sub	sp, #12
 800ccac:	af00      	add	r7, sp, #0
 800ccae:	6078      	str	r0, [r7, #4]
 800ccb0:	460b      	mov	r3, r1
 800ccb2:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800ccb4:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800ccb6:	4618      	mov	r0, r3
 800ccb8:	370c      	adds	r7, #12
 800ccba:	46bd      	mov	sp, r7
 800ccbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccc0:	4770      	bx	lr

0800ccc2 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800ccc2:	b480      	push	{r7}
 800ccc4:	b083      	sub	sp, #12
 800ccc6:	af00      	add	r7, sp, #0
 800ccc8:	6078      	str	r0, [r7, #4]
 800ccca:	460b      	mov	r3, r1
 800cccc:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800ccce:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800ccd0:	4618      	mov	r0, r3
 800ccd2:	370c      	adds	r7, #12
 800ccd4:	46bd      	mov	sp, r7
 800ccd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccda:	4770      	bx	lr

0800ccdc <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 800ccdc:	b580      	push	{r7, lr}
 800ccde:	b086      	sub	sp, #24
 800cce0:	af00      	add	r7, sp, #0
 800cce2:	6078      	str	r0, [r7, #4]
 800cce4:	460b      	mov	r3, r1
 800cce6:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 800cce8:	687b      	ldr	r3, [r7, #4]
 800ccea:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 800ccec:	687b      	ldr	r3, [r7, #4]
 800ccee:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 800ccf0:	2300      	movs	r3, #0
 800ccf2:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 800ccf4:	68fb      	ldr	r3, [r7, #12]
 800ccf6:	885b      	ldrh	r3, [r3, #2]
 800ccf8:	b29b      	uxth	r3, r3
 800ccfa:	68fa      	ldr	r2, [r7, #12]
 800ccfc:	7812      	ldrb	r2, [r2, #0]
 800ccfe:	4293      	cmp	r3, r2
 800cd00:	d91f      	bls.n	800cd42 <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 800cd02:	68fb      	ldr	r3, [r7, #12]
 800cd04:	781b      	ldrb	r3, [r3, #0]
 800cd06:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 800cd08:	e013      	b.n	800cd32 <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 800cd0a:	f107 030a 	add.w	r3, r7, #10
 800cd0e:	4619      	mov	r1, r3
 800cd10:	6978      	ldr	r0, [r7, #20]
 800cd12:	f000 f81b 	bl	800cd4c <USBD_GetNextDesc>
 800cd16:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800cd18:	697b      	ldr	r3, [r7, #20]
 800cd1a:	785b      	ldrb	r3, [r3, #1]
 800cd1c:	2b05      	cmp	r3, #5
 800cd1e:	d108      	bne.n	800cd32 <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 800cd20:	697b      	ldr	r3, [r7, #20]
 800cd22:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 800cd24:	693b      	ldr	r3, [r7, #16]
 800cd26:	789b      	ldrb	r3, [r3, #2]
 800cd28:	78fa      	ldrb	r2, [r7, #3]
 800cd2a:	429a      	cmp	r2, r3
 800cd2c:	d008      	beq.n	800cd40 <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 800cd2e:	2300      	movs	r3, #0
 800cd30:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 800cd32:	68fb      	ldr	r3, [r7, #12]
 800cd34:	885b      	ldrh	r3, [r3, #2]
 800cd36:	b29a      	uxth	r2, r3
 800cd38:	897b      	ldrh	r3, [r7, #10]
 800cd3a:	429a      	cmp	r2, r3
 800cd3c:	d8e5      	bhi.n	800cd0a <USBD_GetEpDesc+0x2e>
 800cd3e:	e000      	b.n	800cd42 <USBD_GetEpDesc+0x66>
          break;
 800cd40:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 800cd42:	693b      	ldr	r3, [r7, #16]
}
 800cd44:	4618      	mov	r0, r3
 800cd46:	3718      	adds	r7, #24
 800cd48:	46bd      	mov	sp, r7
 800cd4a:	bd80      	pop	{r7, pc}

0800cd4c <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800cd4c:	b480      	push	{r7}
 800cd4e:	b085      	sub	sp, #20
 800cd50:	af00      	add	r7, sp, #0
 800cd52:	6078      	str	r0, [r7, #4]
 800cd54:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 800cd56:	687b      	ldr	r3, [r7, #4]
 800cd58:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 800cd5a:	683b      	ldr	r3, [r7, #0]
 800cd5c:	881b      	ldrh	r3, [r3, #0]
 800cd5e:	68fa      	ldr	r2, [r7, #12]
 800cd60:	7812      	ldrb	r2, [r2, #0]
 800cd62:	4413      	add	r3, r2
 800cd64:	b29a      	uxth	r2, r3
 800cd66:	683b      	ldr	r3, [r7, #0]
 800cd68:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 800cd6a:	68fb      	ldr	r3, [r7, #12]
 800cd6c:	781b      	ldrb	r3, [r3, #0]
 800cd6e:	461a      	mov	r2, r3
 800cd70:	687b      	ldr	r3, [r7, #4]
 800cd72:	4413      	add	r3, r2
 800cd74:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800cd76:	68fb      	ldr	r3, [r7, #12]
}
 800cd78:	4618      	mov	r0, r3
 800cd7a:	3714      	adds	r7, #20
 800cd7c:	46bd      	mov	sp, r7
 800cd7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd82:	4770      	bx	lr

0800cd84 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800cd84:	b480      	push	{r7}
 800cd86:	b087      	sub	sp, #28
 800cd88:	af00      	add	r7, sp, #0
 800cd8a:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 800cd8c:	687b      	ldr	r3, [r7, #4]
 800cd8e:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800cd90:	697b      	ldr	r3, [r7, #20]
 800cd92:	781b      	ldrb	r3, [r3, #0]
 800cd94:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800cd96:	697b      	ldr	r3, [r7, #20]
 800cd98:	3301      	adds	r3, #1
 800cd9a:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800cd9c:	697b      	ldr	r3, [r7, #20]
 800cd9e:	781b      	ldrb	r3, [r3, #0]
 800cda0:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800cda2:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800cda6:	021b      	lsls	r3, r3, #8
 800cda8:	b21a      	sxth	r2, r3
 800cdaa:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800cdae:	4313      	orrs	r3, r2
 800cdb0:	b21b      	sxth	r3, r3
 800cdb2:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800cdb4:	89fb      	ldrh	r3, [r7, #14]
}
 800cdb6:	4618      	mov	r0, r3
 800cdb8:	371c      	adds	r7, #28
 800cdba:	46bd      	mov	sp, r7
 800cdbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cdc0:	4770      	bx	lr
	...

0800cdc4 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800cdc4:	b580      	push	{r7, lr}
 800cdc6:	b084      	sub	sp, #16
 800cdc8:	af00      	add	r7, sp, #0
 800cdca:	6078      	str	r0, [r7, #4]
 800cdcc:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800cdce:	2300      	movs	r3, #0
 800cdd0:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800cdd2:	683b      	ldr	r3, [r7, #0]
 800cdd4:	781b      	ldrb	r3, [r3, #0]
 800cdd6:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800cdda:	2b40      	cmp	r3, #64	@ 0x40
 800cddc:	d005      	beq.n	800cdea <USBD_StdDevReq+0x26>
 800cdde:	2b40      	cmp	r3, #64	@ 0x40
 800cde0:	d857      	bhi.n	800ce92 <USBD_StdDevReq+0xce>
 800cde2:	2b00      	cmp	r3, #0
 800cde4:	d00f      	beq.n	800ce06 <USBD_StdDevReq+0x42>
 800cde6:	2b20      	cmp	r3, #32
 800cde8:	d153      	bne.n	800ce92 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800cdea:	687b      	ldr	r3, [r7, #4]
 800cdec:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800cdf0:	687b      	ldr	r3, [r7, #4]
 800cdf2:	32ae      	adds	r2, #174	@ 0xae
 800cdf4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cdf8:	689b      	ldr	r3, [r3, #8]
 800cdfa:	6839      	ldr	r1, [r7, #0]
 800cdfc:	6878      	ldr	r0, [r7, #4]
 800cdfe:	4798      	blx	r3
 800ce00:	4603      	mov	r3, r0
 800ce02:	73fb      	strb	r3, [r7, #15]
      break;
 800ce04:	e04a      	b.n	800ce9c <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800ce06:	683b      	ldr	r3, [r7, #0]
 800ce08:	785b      	ldrb	r3, [r3, #1]
 800ce0a:	2b09      	cmp	r3, #9
 800ce0c:	d83b      	bhi.n	800ce86 <USBD_StdDevReq+0xc2>
 800ce0e:	a201      	add	r2, pc, #4	@ (adr r2, 800ce14 <USBD_StdDevReq+0x50>)
 800ce10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ce14:	0800ce69 	.word	0x0800ce69
 800ce18:	0800ce7d 	.word	0x0800ce7d
 800ce1c:	0800ce87 	.word	0x0800ce87
 800ce20:	0800ce73 	.word	0x0800ce73
 800ce24:	0800ce87 	.word	0x0800ce87
 800ce28:	0800ce47 	.word	0x0800ce47
 800ce2c:	0800ce3d 	.word	0x0800ce3d
 800ce30:	0800ce87 	.word	0x0800ce87
 800ce34:	0800ce5f 	.word	0x0800ce5f
 800ce38:	0800ce51 	.word	0x0800ce51
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800ce3c:	6839      	ldr	r1, [r7, #0]
 800ce3e:	6878      	ldr	r0, [r7, #4]
 800ce40:	f000 fa3e 	bl	800d2c0 <USBD_GetDescriptor>
          break;
 800ce44:	e024      	b.n	800ce90 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800ce46:	6839      	ldr	r1, [r7, #0]
 800ce48:	6878      	ldr	r0, [r7, #4]
 800ce4a:	f000 fba3 	bl	800d594 <USBD_SetAddress>
          break;
 800ce4e:	e01f      	b.n	800ce90 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800ce50:	6839      	ldr	r1, [r7, #0]
 800ce52:	6878      	ldr	r0, [r7, #4]
 800ce54:	f000 fbe2 	bl	800d61c <USBD_SetConfig>
 800ce58:	4603      	mov	r3, r0
 800ce5a:	73fb      	strb	r3, [r7, #15]
          break;
 800ce5c:	e018      	b.n	800ce90 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800ce5e:	6839      	ldr	r1, [r7, #0]
 800ce60:	6878      	ldr	r0, [r7, #4]
 800ce62:	f000 fc85 	bl	800d770 <USBD_GetConfig>
          break;
 800ce66:	e013      	b.n	800ce90 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800ce68:	6839      	ldr	r1, [r7, #0]
 800ce6a:	6878      	ldr	r0, [r7, #4]
 800ce6c:	f000 fcb6 	bl	800d7dc <USBD_GetStatus>
          break;
 800ce70:	e00e      	b.n	800ce90 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800ce72:	6839      	ldr	r1, [r7, #0]
 800ce74:	6878      	ldr	r0, [r7, #4]
 800ce76:	f000 fce5 	bl	800d844 <USBD_SetFeature>
          break;
 800ce7a:	e009      	b.n	800ce90 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800ce7c:	6839      	ldr	r1, [r7, #0]
 800ce7e:	6878      	ldr	r0, [r7, #4]
 800ce80:	f000 fd09 	bl	800d896 <USBD_ClrFeature>
          break;
 800ce84:	e004      	b.n	800ce90 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 800ce86:	6839      	ldr	r1, [r7, #0]
 800ce88:	6878      	ldr	r0, [r7, #4]
 800ce8a:	f000 fd60 	bl	800d94e <USBD_CtlError>
          break;
 800ce8e:	bf00      	nop
      }
      break;
 800ce90:	e004      	b.n	800ce9c <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 800ce92:	6839      	ldr	r1, [r7, #0]
 800ce94:	6878      	ldr	r0, [r7, #4]
 800ce96:	f000 fd5a 	bl	800d94e <USBD_CtlError>
      break;
 800ce9a:	bf00      	nop
  }

  return ret;
 800ce9c:	7bfb      	ldrb	r3, [r7, #15]
}
 800ce9e:	4618      	mov	r0, r3
 800cea0:	3710      	adds	r7, #16
 800cea2:	46bd      	mov	sp, r7
 800cea4:	bd80      	pop	{r7, pc}
 800cea6:	bf00      	nop

0800cea8 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800cea8:	b580      	push	{r7, lr}
 800ceaa:	b084      	sub	sp, #16
 800ceac:	af00      	add	r7, sp, #0
 800ceae:	6078      	str	r0, [r7, #4]
 800ceb0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800ceb2:	2300      	movs	r3, #0
 800ceb4:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800ceb6:	683b      	ldr	r3, [r7, #0]
 800ceb8:	781b      	ldrb	r3, [r3, #0]
 800ceba:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800cebe:	2b40      	cmp	r3, #64	@ 0x40
 800cec0:	d005      	beq.n	800cece <USBD_StdItfReq+0x26>
 800cec2:	2b40      	cmp	r3, #64	@ 0x40
 800cec4:	d852      	bhi.n	800cf6c <USBD_StdItfReq+0xc4>
 800cec6:	2b00      	cmp	r3, #0
 800cec8:	d001      	beq.n	800cece <USBD_StdItfReq+0x26>
 800ceca:	2b20      	cmp	r3, #32
 800cecc:	d14e      	bne.n	800cf6c <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800cece:	687b      	ldr	r3, [r7, #4]
 800ced0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ced4:	b2db      	uxtb	r3, r3
 800ced6:	3b01      	subs	r3, #1
 800ced8:	2b02      	cmp	r3, #2
 800ceda:	d840      	bhi.n	800cf5e <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800cedc:	683b      	ldr	r3, [r7, #0]
 800cede:	889b      	ldrh	r3, [r3, #4]
 800cee0:	b2db      	uxtb	r3, r3
 800cee2:	2b01      	cmp	r3, #1
 800cee4:	d836      	bhi.n	800cf54 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800cee6:	683b      	ldr	r3, [r7, #0]
 800cee8:	889b      	ldrh	r3, [r3, #4]
 800ceea:	b2db      	uxtb	r3, r3
 800ceec:	4619      	mov	r1, r3
 800ceee:	6878      	ldr	r0, [r7, #4]
 800cef0:	f7ff feda 	bl	800cca8 <USBD_CoreFindIF>
 800cef4:	4603      	mov	r3, r0
 800cef6:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800cef8:	7bbb      	ldrb	r3, [r7, #14]
 800cefa:	2bff      	cmp	r3, #255	@ 0xff
 800cefc:	d01d      	beq.n	800cf3a <USBD_StdItfReq+0x92>
 800cefe:	7bbb      	ldrb	r3, [r7, #14]
 800cf00:	2b00      	cmp	r3, #0
 800cf02:	d11a      	bne.n	800cf3a <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 800cf04:	7bba      	ldrb	r2, [r7, #14]
 800cf06:	687b      	ldr	r3, [r7, #4]
 800cf08:	32ae      	adds	r2, #174	@ 0xae
 800cf0a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cf0e:	689b      	ldr	r3, [r3, #8]
 800cf10:	2b00      	cmp	r3, #0
 800cf12:	d00f      	beq.n	800cf34 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 800cf14:	7bba      	ldrb	r2, [r7, #14]
 800cf16:	687b      	ldr	r3, [r7, #4]
 800cf18:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800cf1c:	7bba      	ldrb	r2, [r7, #14]
 800cf1e:	687b      	ldr	r3, [r7, #4]
 800cf20:	32ae      	adds	r2, #174	@ 0xae
 800cf22:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cf26:	689b      	ldr	r3, [r3, #8]
 800cf28:	6839      	ldr	r1, [r7, #0]
 800cf2a:	6878      	ldr	r0, [r7, #4]
 800cf2c:	4798      	blx	r3
 800cf2e:	4603      	mov	r3, r0
 800cf30:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800cf32:	e004      	b.n	800cf3e <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 800cf34:	2303      	movs	r3, #3
 800cf36:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800cf38:	e001      	b.n	800cf3e <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 800cf3a:	2303      	movs	r3, #3
 800cf3c:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800cf3e:	683b      	ldr	r3, [r7, #0]
 800cf40:	88db      	ldrh	r3, [r3, #6]
 800cf42:	2b00      	cmp	r3, #0
 800cf44:	d110      	bne.n	800cf68 <USBD_StdItfReq+0xc0>
 800cf46:	7bfb      	ldrb	r3, [r7, #15]
 800cf48:	2b00      	cmp	r3, #0
 800cf4a:	d10d      	bne.n	800cf68 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 800cf4c:	6878      	ldr	r0, [r7, #4]
 800cf4e:	f000 fddc 	bl	800db0a <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800cf52:	e009      	b.n	800cf68 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 800cf54:	6839      	ldr	r1, [r7, #0]
 800cf56:	6878      	ldr	r0, [r7, #4]
 800cf58:	f000 fcf9 	bl	800d94e <USBD_CtlError>
          break;
 800cf5c:	e004      	b.n	800cf68 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 800cf5e:	6839      	ldr	r1, [r7, #0]
 800cf60:	6878      	ldr	r0, [r7, #4]
 800cf62:	f000 fcf4 	bl	800d94e <USBD_CtlError>
          break;
 800cf66:	e000      	b.n	800cf6a <USBD_StdItfReq+0xc2>
          break;
 800cf68:	bf00      	nop
      }
      break;
 800cf6a:	e004      	b.n	800cf76 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 800cf6c:	6839      	ldr	r1, [r7, #0]
 800cf6e:	6878      	ldr	r0, [r7, #4]
 800cf70:	f000 fced 	bl	800d94e <USBD_CtlError>
      break;
 800cf74:	bf00      	nop
  }

  return ret;
 800cf76:	7bfb      	ldrb	r3, [r7, #15]
}
 800cf78:	4618      	mov	r0, r3
 800cf7a:	3710      	adds	r7, #16
 800cf7c:	46bd      	mov	sp, r7
 800cf7e:	bd80      	pop	{r7, pc}

0800cf80 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800cf80:	b580      	push	{r7, lr}
 800cf82:	b084      	sub	sp, #16
 800cf84:	af00      	add	r7, sp, #0
 800cf86:	6078      	str	r0, [r7, #4]
 800cf88:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800cf8a:	2300      	movs	r3, #0
 800cf8c:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 800cf8e:	683b      	ldr	r3, [r7, #0]
 800cf90:	889b      	ldrh	r3, [r3, #4]
 800cf92:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800cf94:	683b      	ldr	r3, [r7, #0]
 800cf96:	781b      	ldrb	r3, [r3, #0]
 800cf98:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800cf9c:	2b40      	cmp	r3, #64	@ 0x40
 800cf9e:	d007      	beq.n	800cfb0 <USBD_StdEPReq+0x30>
 800cfa0:	2b40      	cmp	r3, #64	@ 0x40
 800cfa2:	f200 8181 	bhi.w	800d2a8 <USBD_StdEPReq+0x328>
 800cfa6:	2b00      	cmp	r3, #0
 800cfa8:	d02a      	beq.n	800d000 <USBD_StdEPReq+0x80>
 800cfaa:	2b20      	cmp	r3, #32
 800cfac:	f040 817c 	bne.w	800d2a8 <USBD_StdEPReq+0x328>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 800cfb0:	7bbb      	ldrb	r3, [r7, #14]
 800cfb2:	4619      	mov	r1, r3
 800cfb4:	6878      	ldr	r0, [r7, #4]
 800cfb6:	f7ff fe84 	bl	800ccc2 <USBD_CoreFindEP>
 800cfba:	4603      	mov	r3, r0
 800cfbc:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800cfbe:	7b7b      	ldrb	r3, [r7, #13]
 800cfc0:	2bff      	cmp	r3, #255	@ 0xff
 800cfc2:	f000 8176 	beq.w	800d2b2 <USBD_StdEPReq+0x332>
 800cfc6:	7b7b      	ldrb	r3, [r7, #13]
 800cfc8:	2b00      	cmp	r3, #0
 800cfca:	f040 8172 	bne.w	800d2b2 <USBD_StdEPReq+0x332>
      {
        pdev->classId = idx;
 800cfce:	7b7a      	ldrb	r2, [r7, #13]
 800cfd0:	687b      	ldr	r3, [r7, #4]
 800cfd2:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800cfd6:	7b7a      	ldrb	r2, [r7, #13]
 800cfd8:	687b      	ldr	r3, [r7, #4]
 800cfda:	32ae      	adds	r2, #174	@ 0xae
 800cfdc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cfe0:	689b      	ldr	r3, [r3, #8]
 800cfe2:	2b00      	cmp	r3, #0
 800cfe4:	f000 8165 	beq.w	800d2b2 <USBD_StdEPReq+0x332>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 800cfe8:	7b7a      	ldrb	r2, [r7, #13]
 800cfea:	687b      	ldr	r3, [r7, #4]
 800cfec:	32ae      	adds	r2, #174	@ 0xae
 800cfee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cff2:	689b      	ldr	r3, [r3, #8]
 800cff4:	6839      	ldr	r1, [r7, #0]
 800cff6:	6878      	ldr	r0, [r7, #4]
 800cff8:	4798      	blx	r3
 800cffa:	4603      	mov	r3, r0
 800cffc:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800cffe:	e158      	b.n	800d2b2 <USBD_StdEPReq+0x332>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800d000:	683b      	ldr	r3, [r7, #0]
 800d002:	785b      	ldrb	r3, [r3, #1]
 800d004:	2b03      	cmp	r3, #3
 800d006:	d008      	beq.n	800d01a <USBD_StdEPReq+0x9a>
 800d008:	2b03      	cmp	r3, #3
 800d00a:	f300 8147 	bgt.w	800d29c <USBD_StdEPReq+0x31c>
 800d00e:	2b00      	cmp	r3, #0
 800d010:	f000 809b 	beq.w	800d14a <USBD_StdEPReq+0x1ca>
 800d014:	2b01      	cmp	r3, #1
 800d016:	d03c      	beq.n	800d092 <USBD_StdEPReq+0x112>
 800d018:	e140      	b.n	800d29c <USBD_StdEPReq+0x31c>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800d01a:	687b      	ldr	r3, [r7, #4]
 800d01c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d020:	b2db      	uxtb	r3, r3
 800d022:	2b02      	cmp	r3, #2
 800d024:	d002      	beq.n	800d02c <USBD_StdEPReq+0xac>
 800d026:	2b03      	cmp	r3, #3
 800d028:	d016      	beq.n	800d058 <USBD_StdEPReq+0xd8>
 800d02a:	e02c      	b.n	800d086 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800d02c:	7bbb      	ldrb	r3, [r7, #14]
 800d02e:	2b00      	cmp	r3, #0
 800d030:	d00d      	beq.n	800d04e <USBD_StdEPReq+0xce>
 800d032:	7bbb      	ldrb	r3, [r7, #14]
 800d034:	2b80      	cmp	r3, #128	@ 0x80
 800d036:	d00a      	beq.n	800d04e <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800d038:	7bbb      	ldrb	r3, [r7, #14]
 800d03a:	4619      	mov	r1, r3
 800d03c:	6878      	ldr	r0, [r7, #4]
 800d03e:	f001 f999 	bl	800e374 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800d042:	2180      	movs	r1, #128	@ 0x80
 800d044:	6878      	ldr	r0, [r7, #4]
 800d046:	f001 f995 	bl	800e374 <USBD_LL_StallEP>
 800d04a:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800d04c:	e020      	b.n	800d090 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 800d04e:	6839      	ldr	r1, [r7, #0]
 800d050:	6878      	ldr	r0, [r7, #4]
 800d052:	f000 fc7c 	bl	800d94e <USBD_CtlError>
              break;
 800d056:	e01b      	b.n	800d090 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800d058:	683b      	ldr	r3, [r7, #0]
 800d05a:	885b      	ldrh	r3, [r3, #2]
 800d05c:	2b00      	cmp	r3, #0
 800d05e:	d10e      	bne.n	800d07e <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800d060:	7bbb      	ldrb	r3, [r7, #14]
 800d062:	2b00      	cmp	r3, #0
 800d064:	d00b      	beq.n	800d07e <USBD_StdEPReq+0xfe>
 800d066:	7bbb      	ldrb	r3, [r7, #14]
 800d068:	2b80      	cmp	r3, #128	@ 0x80
 800d06a:	d008      	beq.n	800d07e <USBD_StdEPReq+0xfe>
 800d06c:	683b      	ldr	r3, [r7, #0]
 800d06e:	88db      	ldrh	r3, [r3, #6]
 800d070:	2b00      	cmp	r3, #0
 800d072:	d104      	bne.n	800d07e <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800d074:	7bbb      	ldrb	r3, [r7, #14]
 800d076:	4619      	mov	r1, r3
 800d078:	6878      	ldr	r0, [r7, #4]
 800d07a:	f001 f97b 	bl	800e374 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800d07e:	6878      	ldr	r0, [r7, #4]
 800d080:	f000 fd43 	bl	800db0a <USBD_CtlSendStatus>

              break;
 800d084:	e004      	b.n	800d090 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 800d086:	6839      	ldr	r1, [r7, #0]
 800d088:	6878      	ldr	r0, [r7, #4]
 800d08a:	f000 fc60 	bl	800d94e <USBD_CtlError>
              break;
 800d08e:	bf00      	nop
          }
          break;
 800d090:	e109      	b.n	800d2a6 <USBD_StdEPReq+0x326>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800d092:	687b      	ldr	r3, [r7, #4]
 800d094:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d098:	b2db      	uxtb	r3, r3
 800d09a:	2b02      	cmp	r3, #2
 800d09c:	d002      	beq.n	800d0a4 <USBD_StdEPReq+0x124>
 800d09e:	2b03      	cmp	r3, #3
 800d0a0:	d016      	beq.n	800d0d0 <USBD_StdEPReq+0x150>
 800d0a2:	e04b      	b.n	800d13c <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800d0a4:	7bbb      	ldrb	r3, [r7, #14]
 800d0a6:	2b00      	cmp	r3, #0
 800d0a8:	d00d      	beq.n	800d0c6 <USBD_StdEPReq+0x146>
 800d0aa:	7bbb      	ldrb	r3, [r7, #14]
 800d0ac:	2b80      	cmp	r3, #128	@ 0x80
 800d0ae:	d00a      	beq.n	800d0c6 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800d0b0:	7bbb      	ldrb	r3, [r7, #14]
 800d0b2:	4619      	mov	r1, r3
 800d0b4:	6878      	ldr	r0, [r7, #4]
 800d0b6:	f001 f95d 	bl	800e374 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800d0ba:	2180      	movs	r1, #128	@ 0x80
 800d0bc:	6878      	ldr	r0, [r7, #4]
 800d0be:	f001 f959 	bl	800e374 <USBD_LL_StallEP>
 800d0c2:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800d0c4:	e040      	b.n	800d148 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 800d0c6:	6839      	ldr	r1, [r7, #0]
 800d0c8:	6878      	ldr	r0, [r7, #4]
 800d0ca:	f000 fc40 	bl	800d94e <USBD_CtlError>
              break;
 800d0ce:	e03b      	b.n	800d148 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800d0d0:	683b      	ldr	r3, [r7, #0]
 800d0d2:	885b      	ldrh	r3, [r3, #2]
 800d0d4:	2b00      	cmp	r3, #0
 800d0d6:	d136      	bne.n	800d146 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800d0d8:	7bbb      	ldrb	r3, [r7, #14]
 800d0da:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d0de:	2b00      	cmp	r3, #0
 800d0e0:	d004      	beq.n	800d0ec <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800d0e2:	7bbb      	ldrb	r3, [r7, #14]
 800d0e4:	4619      	mov	r1, r3
 800d0e6:	6878      	ldr	r0, [r7, #4]
 800d0e8:	f001 f963 	bl	800e3b2 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800d0ec:	6878      	ldr	r0, [r7, #4]
 800d0ee:	f000 fd0c 	bl	800db0a <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 800d0f2:	7bbb      	ldrb	r3, [r7, #14]
 800d0f4:	4619      	mov	r1, r3
 800d0f6:	6878      	ldr	r0, [r7, #4]
 800d0f8:	f7ff fde3 	bl	800ccc2 <USBD_CoreFindEP>
 800d0fc:	4603      	mov	r3, r0
 800d0fe:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800d100:	7b7b      	ldrb	r3, [r7, #13]
 800d102:	2bff      	cmp	r3, #255	@ 0xff
 800d104:	d01f      	beq.n	800d146 <USBD_StdEPReq+0x1c6>
 800d106:	7b7b      	ldrb	r3, [r7, #13]
 800d108:	2b00      	cmp	r3, #0
 800d10a:	d11c      	bne.n	800d146 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 800d10c:	7b7a      	ldrb	r2, [r7, #13]
 800d10e:	687b      	ldr	r3, [r7, #4]
 800d110:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 800d114:	7b7a      	ldrb	r2, [r7, #13]
 800d116:	687b      	ldr	r3, [r7, #4]
 800d118:	32ae      	adds	r2, #174	@ 0xae
 800d11a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d11e:	689b      	ldr	r3, [r3, #8]
 800d120:	2b00      	cmp	r3, #0
 800d122:	d010      	beq.n	800d146 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800d124:	7b7a      	ldrb	r2, [r7, #13]
 800d126:	687b      	ldr	r3, [r7, #4]
 800d128:	32ae      	adds	r2, #174	@ 0xae
 800d12a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d12e:	689b      	ldr	r3, [r3, #8]
 800d130:	6839      	ldr	r1, [r7, #0]
 800d132:	6878      	ldr	r0, [r7, #4]
 800d134:	4798      	blx	r3
 800d136:	4603      	mov	r3, r0
 800d138:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 800d13a:	e004      	b.n	800d146 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 800d13c:	6839      	ldr	r1, [r7, #0]
 800d13e:	6878      	ldr	r0, [r7, #4]
 800d140:	f000 fc05 	bl	800d94e <USBD_CtlError>
              break;
 800d144:	e000      	b.n	800d148 <USBD_StdEPReq+0x1c8>
              break;
 800d146:	bf00      	nop
          }
          break;
 800d148:	e0ad      	b.n	800d2a6 <USBD_StdEPReq+0x326>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800d14a:	687b      	ldr	r3, [r7, #4]
 800d14c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d150:	b2db      	uxtb	r3, r3
 800d152:	2b02      	cmp	r3, #2
 800d154:	d002      	beq.n	800d15c <USBD_StdEPReq+0x1dc>
 800d156:	2b03      	cmp	r3, #3
 800d158:	d033      	beq.n	800d1c2 <USBD_StdEPReq+0x242>
 800d15a:	e099      	b.n	800d290 <USBD_StdEPReq+0x310>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800d15c:	7bbb      	ldrb	r3, [r7, #14]
 800d15e:	2b00      	cmp	r3, #0
 800d160:	d007      	beq.n	800d172 <USBD_StdEPReq+0x1f2>
 800d162:	7bbb      	ldrb	r3, [r7, #14]
 800d164:	2b80      	cmp	r3, #128	@ 0x80
 800d166:	d004      	beq.n	800d172 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 800d168:	6839      	ldr	r1, [r7, #0]
 800d16a:	6878      	ldr	r0, [r7, #4]
 800d16c:	f000 fbef 	bl	800d94e <USBD_CtlError>
                break;
 800d170:	e093      	b.n	800d29a <USBD_StdEPReq+0x31a>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800d172:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800d176:	2b00      	cmp	r3, #0
 800d178:	da0b      	bge.n	800d192 <USBD_StdEPReq+0x212>
 800d17a:	7bbb      	ldrb	r3, [r7, #14]
 800d17c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800d180:	4613      	mov	r3, r2
 800d182:	009b      	lsls	r3, r3, #2
 800d184:	4413      	add	r3, r2
 800d186:	009b      	lsls	r3, r3, #2
 800d188:	3310      	adds	r3, #16
 800d18a:	687a      	ldr	r2, [r7, #4]
 800d18c:	4413      	add	r3, r2
 800d18e:	3304      	adds	r3, #4
 800d190:	e00b      	b.n	800d1aa <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800d192:	7bbb      	ldrb	r3, [r7, #14]
 800d194:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800d198:	4613      	mov	r3, r2
 800d19a:	009b      	lsls	r3, r3, #2
 800d19c:	4413      	add	r3, r2
 800d19e:	009b      	lsls	r3, r3, #2
 800d1a0:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800d1a4:	687a      	ldr	r2, [r7, #4]
 800d1a6:	4413      	add	r3, r2
 800d1a8:	3304      	adds	r3, #4
 800d1aa:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800d1ac:	68bb      	ldr	r3, [r7, #8]
 800d1ae:	2200      	movs	r2, #0
 800d1b0:	739a      	strb	r2, [r3, #14]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800d1b2:	68bb      	ldr	r3, [r7, #8]
 800d1b4:	330e      	adds	r3, #14
 800d1b6:	2202      	movs	r2, #2
 800d1b8:	4619      	mov	r1, r3
 800d1ba:	6878      	ldr	r0, [r7, #4]
 800d1bc:	f000 fc44 	bl	800da48 <USBD_CtlSendData>
              break;
 800d1c0:	e06b      	b.n	800d29a <USBD_StdEPReq+0x31a>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800d1c2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800d1c6:	2b00      	cmp	r3, #0
 800d1c8:	da11      	bge.n	800d1ee <USBD_StdEPReq+0x26e>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800d1ca:	7bbb      	ldrb	r3, [r7, #14]
 800d1cc:	f003 020f 	and.w	r2, r3, #15
 800d1d0:	6879      	ldr	r1, [r7, #4]
 800d1d2:	4613      	mov	r3, r2
 800d1d4:	009b      	lsls	r3, r3, #2
 800d1d6:	4413      	add	r3, r2
 800d1d8:	009b      	lsls	r3, r3, #2
 800d1da:	440b      	add	r3, r1
 800d1dc:	3323      	adds	r3, #35	@ 0x23
 800d1de:	781b      	ldrb	r3, [r3, #0]
 800d1e0:	2b00      	cmp	r3, #0
 800d1e2:	d117      	bne.n	800d214 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 800d1e4:	6839      	ldr	r1, [r7, #0]
 800d1e6:	6878      	ldr	r0, [r7, #4]
 800d1e8:	f000 fbb1 	bl	800d94e <USBD_CtlError>
                  break;
 800d1ec:	e055      	b.n	800d29a <USBD_StdEPReq+0x31a>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800d1ee:	7bbb      	ldrb	r3, [r7, #14]
 800d1f0:	f003 020f 	and.w	r2, r3, #15
 800d1f4:	6879      	ldr	r1, [r7, #4]
 800d1f6:	4613      	mov	r3, r2
 800d1f8:	009b      	lsls	r3, r3, #2
 800d1fa:	4413      	add	r3, r2
 800d1fc:	009b      	lsls	r3, r3, #2
 800d1fe:	440b      	add	r3, r1
 800d200:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800d204:	781b      	ldrb	r3, [r3, #0]
 800d206:	2b00      	cmp	r3, #0
 800d208:	d104      	bne.n	800d214 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 800d20a:	6839      	ldr	r1, [r7, #0]
 800d20c:	6878      	ldr	r0, [r7, #4]
 800d20e:	f000 fb9e 	bl	800d94e <USBD_CtlError>
                  break;
 800d212:	e042      	b.n	800d29a <USBD_StdEPReq+0x31a>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800d214:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800d218:	2b00      	cmp	r3, #0
 800d21a:	da0b      	bge.n	800d234 <USBD_StdEPReq+0x2b4>
 800d21c:	7bbb      	ldrb	r3, [r7, #14]
 800d21e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800d222:	4613      	mov	r3, r2
 800d224:	009b      	lsls	r3, r3, #2
 800d226:	4413      	add	r3, r2
 800d228:	009b      	lsls	r3, r3, #2
 800d22a:	3310      	adds	r3, #16
 800d22c:	687a      	ldr	r2, [r7, #4]
 800d22e:	4413      	add	r3, r2
 800d230:	3304      	adds	r3, #4
 800d232:	e00b      	b.n	800d24c <USBD_StdEPReq+0x2cc>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800d234:	7bbb      	ldrb	r3, [r7, #14]
 800d236:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800d23a:	4613      	mov	r3, r2
 800d23c:	009b      	lsls	r3, r3, #2
 800d23e:	4413      	add	r3, r2
 800d240:	009b      	lsls	r3, r3, #2
 800d242:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800d246:	687a      	ldr	r2, [r7, #4]
 800d248:	4413      	add	r3, r2
 800d24a:	3304      	adds	r3, #4
 800d24c:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800d24e:	7bbb      	ldrb	r3, [r7, #14]
 800d250:	2b00      	cmp	r3, #0
 800d252:	d002      	beq.n	800d25a <USBD_StdEPReq+0x2da>
 800d254:	7bbb      	ldrb	r3, [r7, #14]
 800d256:	2b80      	cmp	r3, #128	@ 0x80
 800d258:	d103      	bne.n	800d262 <USBD_StdEPReq+0x2e2>
              {
                pep->status = 0x0000U;
 800d25a:	68bb      	ldr	r3, [r7, #8]
 800d25c:	2200      	movs	r2, #0
 800d25e:	739a      	strb	r2, [r3, #14]
 800d260:	e00e      	b.n	800d280 <USBD_StdEPReq+0x300>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800d262:	7bbb      	ldrb	r3, [r7, #14]
 800d264:	4619      	mov	r1, r3
 800d266:	6878      	ldr	r0, [r7, #4]
 800d268:	f001 f8c2 	bl	800e3f0 <USBD_LL_IsStallEP>
 800d26c:	4603      	mov	r3, r0
 800d26e:	2b00      	cmp	r3, #0
 800d270:	d003      	beq.n	800d27a <USBD_StdEPReq+0x2fa>
              {
                pep->status = 0x0001U;
 800d272:	68bb      	ldr	r3, [r7, #8]
 800d274:	2201      	movs	r2, #1
 800d276:	739a      	strb	r2, [r3, #14]
 800d278:	e002      	b.n	800d280 <USBD_StdEPReq+0x300>
              }
              else
              {
                pep->status = 0x0000U;
 800d27a:	68bb      	ldr	r3, [r7, #8]
 800d27c:	2200      	movs	r2, #0
 800d27e:	739a      	strb	r2, [r3, #14]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800d280:	68bb      	ldr	r3, [r7, #8]
 800d282:	330e      	adds	r3, #14
 800d284:	2202      	movs	r2, #2
 800d286:	4619      	mov	r1, r3
 800d288:	6878      	ldr	r0, [r7, #4]
 800d28a:	f000 fbdd 	bl	800da48 <USBD_CtlSendData>
              break;
 800d28e:	e004      	b.n	800d29a <USBD_StdEPReq+0x31a>

            default:
              USBD_CtlError(pdev, req);
 800d290:	6839      	ldr	r1, [r7, #0]
 800d292:	6878      	ldr	r0, [r7, #4]
 800d294:	f000 fb5b 	bl	800d94e <USBD_CtlError>
              break;
 800d298:	bf00      	nop
          }
          break;
 800d29a:	e004      	b.n	800d2a6 <USBD_StdEPReq+0x326>

        default:
          USBD_CtlError(pdev, req);
 800d29c:	6839      	ldr	r1, [r7, #0]
 800d29e:	6878      	ldr	r0, [r7, #4]
 800d2a0:	f000 fb55 	bl	800d94e <USBD_CtlError>
          break;
 800d2a4:	bf00      	nop
      }
      break;
 800d2a6:	e005      	b.n	800d2b4 <USBD_StdEPReq+0x334>

    default:
      USBD_CtlError(pdev, req);
 800d2a8:	6839      	ldr	r1, [r7, #0]
 800d2aa:	6878      	ldr	r0, [r7, #4]
 800d2ac:	f000 fb4f 	bl	800d94e <USBD_CtlError>
      break;
 800d2b0:	e000      	b.n	800d2b4 <USBD_StdEPReq+0x334>
      break;
 800d2b2:	bf00      	nop
  }

  return ret;
 800d2b4:	7bfb      	ldrb	r3, [r7, #15]
}
 800d2b6:	4618      	mov	r0, r3
 800d2b8:	3710      	adds	r7, #16
 800d2ba:	46bd      	mov	sp, r7
 800d2bc:	bd80      	pop	{r7, pc}
	...

0800d2c0 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d2c0:	b580      	push	{r7, lr}
 800d2c2:	b084      	sub	sp, #16
 800d2c4:	af00      	add	r7, sp, #0
 800d2c6:	6078      	str	r0, [r7, #4]
 800d2c8:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800d2ca:	2300      	movs	r3, #0
 800d2cc:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800d2ce:	2300      	movs	r3, #0
 800d2d0:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800d2d2:	2300      	movs	r3, #0
 800d2d4:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800d2d6:	683b      	ldr	r3, [r7, #0]
 800d2d8:	885b      	ldrh	r3, [r3, #2]
 800d2da:	0a1b      	lsrs	r3, r3, #8
 800d2dc:	b29b      	uxth	r3, r3
 800d2de:	3b01      	subs	r3, #1
 800d2e0:	2b06      	cmp	r3, #6
 800d2e2:	f200 8128 	bhi.w	800d536 <USBD_GetDescriptor+0x276>
 800d2e6:	a201      	add	r2, pc, #4	@ (adr r2, 800d2ec <USBD_GetDescriptor+0x2c>)
 800d2e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d2ec:	0800d309 	.word	0x0800d309
 800d2f0:	0800d321 	.word	0x0800d321
 800d2f4:	0800d361 	.word	0x0800d361
 800d2f8:	0800d537 	.word	0x0800d537
 800d2fc:	0800d537 	.word	0x0800d537
 800d300:	0800d4d7 	.word	0x0800d4d7
 800d304:	0800d503 	.word	0x0800d503
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800d308:	687b      	ldr	r3, [r7, #4]
 800d30a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d30e:	681b      	ldr	r3, [r3, #0]
 800d310:	687a      	ldr	r2, [r7, #4]
 800d312:	7c12      	ldrb	r2, [r2, #16]
 800d314:	f107 0108 	add.w	r1, r7, #8
 800d318:	4610      	mov	r0, r2
 800d31a:	4798      	blx	r3
 800d31c:	60f8      	str	r0, [r7, #12]
      break;
 800d31e:	e112      	b.n	800d546 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800d320:	687b      	ldr	r3, [r7, #4]
 800d322:	7c1b      	ldrb	r3, [r3, #16]
 800d324:	2b00      	cmp	r3, #0
 800d326:	d10d      	bne.n	800d344 <USBD_GetDescriptor+0x84>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 800d328:	687b      	ldr	r3, [r7, #4]
 800d32a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d32e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d330:	f107 0208 	add.w	r2, r7, #8
 800d334:	4610      	mov	r0, r2
 800d336:	4798      	blx	r3
 800d338:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800d33a:	68fb      	ldr	r3, [r7, #12]
 800d33c:	3301      	adds	r3, #1
 800d33e:	2202      	movs	r2, #2
 800d340:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800d342:	e100      	b.n	800d546 <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 800d344:	687b      	ldr	r3, [r7, #4]
 800d346:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d34a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d34c:	f107 0208 	add.w	r2, r7, #8
 800d350:	4610      	mov	r0, r2
 800d352:	4798      	blx	r3
 800d354:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800d356:	68fb      	ldr	r3, [r7, #12]
 800d358:	3301      	adds	r3, #1
 800d35a:	2202      	movs	r2, #2
 800d35c:	701a      	strb	r2, [r3, #0]
      break;
 800d35e:	e0f2      	b.n	800d546 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800d360:	683b      	ldr	r3, [r7, #0]
 800d362:	885b      	ldrh	r3, [r3, #2]
 800d364:	b2db      	uxtb	r3, r3
 800d366:	2b05      	cmp	r3, #5
 800d368:	f200 80ac 	bhi.w	800d4c4 <USBD_GetDescriptor+0x204>
 800d36c:	a201      	add	r2, pc, #4	@ (adr r2, 800d374 <USBD_GetDescriptor+0xb4>)
 800d36e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d372:	bf00      	nop
 800d374:	0800d38d 	.word	0x0800d38d
 800d378:	0800d3c1 	.word	0x0800d3c1
 800d37c:	0800d3f5 	.word	0x0800d3f5
 800d380:	0800d429 	.word	0x0800d429
 800d384:	0800d45d 	.word	0x0800d45d
 800d388:	0800d491 	.word	0x0800d491
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800d38c:	687b      	ldr	r3, [r7, #4]
 800d38e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d392:	685b      	ldr	r3, [r3, #4]
 800d394:	2b00      	cmp	r3, #0
 800d396:	d00b      	beq.n	800d3b0 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800d398:	687b      	ldr	r3, [r7, #4]
 800d39a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d39e:	685b      	ldr	r3, [r3, #4]
 800d3a0:	687a      	ldr	r2, [r7, #4]
 800d3a2:	7c12      	ldrb	r2, [r2, #16]
 800d3a4:	f107 0108 	add.w	r1, r7, #8
 800d3a8:	4610      	mov	r0, r2
 800d3aa:	4798      	blx	r3
 800d3ac:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800d3ae:	e091      	b.n	800d4d4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800d3b0:	6839      	ldr	r1, [r7, #0]
 800d3b2:	6878      	ldr	r0, [r7, #4]
 800d3b4:	f000 facb 	bl	800d94e <USBD_CtlError>
            err++;
 800d3b8:	7afb      	ldrb	r3, [r7, #11]
 800d3ba:	3301      	adds	r3, #1
 800d3bc:	72fb      	strb	r3, [r7, #11]
          break;
 800d3be:	e089      	b.n	800d4d4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800d3c0:	687b      	ldr	r3, [r7, #4]
 800d3c2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d3c6:	689b      	ldr	r3, [r3, #8]
 800d3c8:	2b00      	cmp	r3, #0
 800d3ca:	d00b      	beq.n	800d3e4 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800d3cc:	687b      	ldr	r3, [r7, #4]
 800d3ce:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d3d2:	689b      	ldr	r3, [r3, #8]
 800d3d4:	687a      	ldr	r2, [r7, #4]
 800d3d6:	7c12      	ldrb	r2, [r2, #16]
 800d3d8:	f107 0108 	add.w	r1, r7, #8
 800d3dc:	4610      	mov	r0, r2
 800d3de:	4798      	blx	r3
 800d3e0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800d3e2:	e077      	b.n	800d4d4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800d3e4:	6839      	ldr	r1, [r7, #0]
 800d3e6:	6878      	ldr	r0, [r7, #4]
 800d3e8:	f000 fab1 	bl	800d94e <USBD_CtlError>
            err++;
 800d3ec:	7afb      	ldrb	r3, [r7, #11]
 800d3ee:	3301      	adds	r3, #1
 800d3f0:	72fb      	strb	r3, [r7, #11]
          break;
 800d3f2:	e06f      	b.n	800d4d4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800d3f4:	687b      	ldr	r3, [r7, #4]
 800d3f6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d3fa:	68db      	ldr	r3, [r3, #12]
 800d3fc:	2b00      	cmp	r3, #0
 800d3fe:	d00b      	beq.n	800d418 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800d400:	687b      	ldr	r3, [r7, #4]
 800d402:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d406:	68db      	ldr	r3, [r3, #12]
 800d408:	687a      	ldr	r2, [r7, #4]
 800d40a:	7c12      	ldrb	r2, [r2, #16]
 800d40c:	f107 0108 	add.w	r1, r7, #8
 800d410:	4610      	mov	r0, r2
 800d412:	4798      	blx	r3
 800d414:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800d416:	e05d      	b.n	800d4d4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800d418:	6839      	ldr	r1, [r7, #0]
 800d41a:	6878      	ldr	r0, [r7, #4]
 800d41c:	f000 fa97 	bl	800d94e <USBD_CtlError>
            err++;
 800d420:	7afb      	ldrb	r3, [r7, #11]
 800d422:	3301      	adds	r3, #1
 800d424:	72fb      	strb	r3, [r7, #11]
          break;
 800d426:	e055      	b.n	800d4d4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800d428:	687b      	ldr	r3, [r7, #4]
 800d42a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d42e:	691b      	ldr	r3, [r3, #16]
 800d430:	2b00      	cmp	r3, #0
 800d432:	d00b      	beq.n	800d44c <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800d434:	687b      	ldr	r3, [r7, #4]
 800d436:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d43a:	691b      	ldr	r3, [r3, #16]
 800d43c:	687a      	ldr	r2, [r7, #4]
 800d43e:	7c12      	ldrb	r2, [r2, #16]
 800d440:	f107 0108 	add.w	r1, r7, #8
 800d444:	4610      	mov	r0, r2
 800d446:	4798      	blx	r3
 800d448:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800d44a:	e043      	b.n	800d4d4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800d44c:	6839      	ldr	r1, [r7, #0]
 800d44e:	6878      	ldr	r0, [r7, #4]
 800d450:	f000 fa7d 	bl	800d94e <USBD_CtlError>
            err++;
 800d454:	7afb      	ldrb	r3, [r7, #11]
 800d456:	3301      	adds	r3, #1
 800d458:	72fb      	strb	r3, [r7, #11]
          break;
 800d45a:	e03b      	b.n	800d4d4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800d45c:	687b      	ldr	r3, [r7, #4]
 800d45e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d462:	695b      	ldr	r3, [r3, #20]
 800d464:	2b00      	cmp	r3, #0
 800d466:	d00b      	beq.n	800d480 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800d468:	687b      	ldr	r3, [r7, #4]
 800d46a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d46e:	695b      	ldr	r3, [r3, #20]
 800d470:	687a      	ldr	r2, [r7, #4]
 800d472:	7c12      	ldrb	r2, [r2, #16]
 800d474:	f107 0108 	add.w	r1, r7, #8
 800d478:	4610      	mov	r0, r2
 800d47a:	4798      	blx	r3
 800d47c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800d47e:	e029      	b.n	800d4d4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800d480:	6839      	ldr	r1, [r7, #0]
 800d482:	6878      	ldr	r0, [r7, #4]
 800d484:	f000 fa63 	bl	800d94e <USBD_CtlError>
            err++;
 800d488:	7afb      	ldrb	r3, [r7, #11]
 800d48a:	3301      	adds	r3, #1
 800d48c:	72fb      	strb	r3, [r7, #11]
          break;
 800d48e:	e021      	b.n	800d4d4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800d490:	687b      	ldr	r3, [r7, #4]
 800d492:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d496:	699b      	ldr	r3, [r3, #24]
 800d498:	2b00      	cmp	r3, #0
 800d49a:	d00b      	beq.n	800d4b4 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800d49c:	687b      	ldr	r3, [r7, #4]
 800d49e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d4a2:	699b      	ldr	r3, [r3, #24]
 800d4a4:	687a      	ldr	r2, [r7, #4]
 800d4a6:	7c12      	ldrb	r2, [r2, #16]
 800d4a8:	f107 0108 	add.w	r1, r7, #8
 800d4ac:	4610      	mov	r0, r2
 800d4ae:	4798      	blx	r3
 800d4b0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800d4b2:	e00f      	b.n	800d4d4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800d4b4:	6839      	ldr	r1, [r7, #0]
 800d4b6:	6878      	ldr	r0, [r7, #4]
 800d4b8:	f000 fa49 	bl	800d94e <USBD_CtlError>
            err++;
 800d4bc:	7afb      	ldrb	r3, [r7, #11]
 800d4be:	3301      	adds	r3, #1
 800d4c0:	72fb      	strb	r3, [r7, #11]
          break;
 800d4c2:	e007      	b.n	800d4d4 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800d4c4:	6839      	ldr	r1, [r7, #0]
 800d4c6:	6878      	ldr	r0, [r7, #4]
 800d4c8:	f000 fa41 	bl	800d94e <USBD_CtlError>
          err++;
 800d4cc:	7afb      	ldrb	r3, [r7, #11]
 800d4ce:	3301      	adds	r3, #1
 800d4d0:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800d4d2:	bf00      	nop
      }
      break;
 800d4d4:	e037      	b.n	800d546 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800d4d6:	687b      	ldr	r3, [r7, #4]
 800d4d8:	7c1b      	ldrb	r3, [r3, #16]
 800d4da:	2b00      	cmp	r3, #0
 800d4dc:	d109      	bne.n	800d4f2 <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800d4de:	687b      	ldr	r3, [r7, #4]
 800d4e0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d4e4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d4e6:	f107 0208 	add.w	r2, r7, #8
 800d4ea:	4610      	mov	r0, r2
 800d4ec:	4798      	blx	r3
 800d4ee:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800d4f0:	e029      	b.n	800d546 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800d4f2:	6839      	ldr	r1, [r7, #0]
 800d4f4:	6878      	ldr	r0, [r7, #4]
 800d4f6:	f000 fa2a 	bl	800d94e <USBD_CtlError>
        err++;
 800d4fa:	7afb      	ldrb	r3, [r7, #11]
 800d4fc:	3301      	adds	r3, #1
 800d4fe:	72fb      	strb	r3, [r7, #11]
      break;
 800d500:	e021      	b.n	800d546 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800d502:	687b      	ldr	r3, [r7, #4]
 800d504:	7c1b      	ldrb	r3, [r3, #16]
 800d506:	2b00      	cmp	r3, #0
 800d508:	d10d      	bne.n	800d526 <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800d50a:	687b      	ldr	r3, [r7, #4]
 800d50c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d510:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d512:	f107 0208 	add.w	r2, r7, #8
 800d516:	4610      	mov	r0, r2
 800d518:	4798      	blx	r3
 800d51a:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800d51c:	68fb      	ldr	r3, [r7, #12]
 800d51e:	3301      	adds	r3, #1
 800d520:	2207      	movs	r2, #7
 800d522:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800d524:	e00f      	b.n	800d546 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800d526:	6839      	ldr	r1, [r7, #0]
 800d528:	6878      	ldr	r0, [r7, #4]
 800d52a:	f000 fa10 	bl	800d94e <USBD_CtlError>
        err++;
 800d52e:	7afb      	ldrb	r3, [r7, #11]
 800d530:	3301      	adds	r3, #1
 800d532:	72fb      	strb	r3, [r7, #11]
      break;
 800d534:	e007      	b.n	800d546 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800d536:	6839      	ldr	r1, [r7, #0]
 800d538:	6878      	ldr	r0, [r7, #4]
 800d53a:	f000 fa08 	bl	800d94e <USBD_CtlError>
      err++;
 800d53e:	7afb      	ldrb	r3, [r7, #11]
 800d540:	3301      	adds	r3, #1
 800d542:	72fb      	strb	r3, [r7, #11]
      break;
 800d544:	bf00      	nop
  }

  if (err != 0U)
 800d546:	7afb      	ldrb	r3, [r7, #11]
 800d548:	2b00      	cmp	r3, #0
 800d54a:	d11e      	bne.n	800d58a <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 800d54c:	683b      	ldr	r3, [r7, #0]
 800d54e:	88db      	ldrh	r3, [r3, #6]
 800d550:	2b00      	cmp	r3, #0
 800d552:	d016      	beq.n	800d582 <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 800d554:	893b      	ldrh	r3, [r7, #8]
 800d556:	2b00      	cmp	r3, #0
 800d558:	d00e      	beq.n	800d578 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 800d55a:	683b      	ldr	r3, [r7, #0]
 800d55c:	88da      	ldrh	r2, [r3, #6]
 800d55e:	893b      	ldrh	r3, [r7, #8]
 800d560:	4293      	cmp	r3, r2
 800d562:	bf28      	it	cs
 800d564:	4613      	movcs	r3, r2
 800d566:	b29b      	uxth	r3, r3
 800d568:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800d56a:	893b      	ldrh	r3, [r7, #8]
 800d56c:	461a      	mov	r2, r3
 800d56e:	68f9      	ldr	r1, [r7, #12]
 800d570:	6878      	ldr	r0, [r7, #4]
 800d572:	f000 fa69 	bl	800da48 <USBD_CtlSendData>
 800d576:	e009      	b.n	800d58c <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800d578:	6839      	ldr	r1, [r7, #0]
 800d57a:	6878      	ldr	r0, [r7, #4]
 800d57c:	f000 f9e7 	bl	800d94e <USBD_CtlError>
 800d580:	e004      	b.n	800d58c <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800d582:	6878      	ldr	r0, [r7, #4]
 800d584:	f000 fac1 	bl	800db0a <USBD_CtlSendStatus>
 800d588:	e000      	b.n	800d58c <USBD_GetDescriptor+0x2cc>
    return;
 800d58a:	bf00      	nop
  }
}
 800d58c:	3710      	adds	r7, #16
 800d58e:	46bd      	mov	sp, r7
 800d590:	bd80      	pop	{r7, pc}
 800d592:	bf00      	nop

0800d594 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d594:	b580      	push	{r7, lr}
 800d596:	b084      	sub	sp, #16
 800d598:	af00      	add	r7, sp, #0
 800d59a:	6078      	str	r0, [r7, #4]
 800d59c:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800d59e:	683b      	ldr	r3, [r7, #0]
 800d5a0:	889b      	ldrh	r3, [r3, #4]
 800d5a2:	2b00      	cmp	r3, #0
 800d5a4:	d131      	bne.n	800d60a <USBD_SetAddress+0x76>
 800d5a6:	683b      	ldr	r3, [r7, #0]
 800d5a8:	88db      	ldrh	r3, [r3, #6]
 800d5aa:	2b00      	cmp	r3, #0
 800d5ac:	d12d      	bne.n	800d60a <USBD_SetAddress+0x76>
 800d5ae:	683b      	ldr	r3, [r7, #0]
 800d5b0:	885b      	ldrh	r3, [r3, #2]
 800d5b2:	2b7f      	cmp	r3, #127	@ 0x7f
 800d5b4:	d829      	bhi.n	800d60a <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800d5b6:	683b      	ldr	r3, [r7, #0]
 800d5b8:	885b      	ldrh	r3, [r3, #2]
 800d5ba:	b2db      	uxtb	r3, r3
 800d5bc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d5c0:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d5c2:	687b      	ldr	r3, [r7, #4]
 800d5c4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d5c8:	b2db      	uxtb	r3, r3
 800d5ca:	2b03      	cmp	r3, #3
 800d5cc:	d104      	bne.n	800d5d8 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800d5ce:	6839      	ldr	r1, [r7, #0]
 800d5d0:	6878      	ldr	r0, [r7, #4]
 800d5d2:	f000 f9bc 	bl	800d94e <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d5d6:	e01d      	b.n	800d614 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800d5d8:	687b      	ldr	r3, [r7, #4]
 800d5da:	7bfa      	ldrb	r2, [r7, #15]
 800d5dc:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800d5e0:	7bfb      	ldrb	r3, [r7, #15]
 800d5e2:	4619      	mov	r1, r3
 800d5e4:	6878      	ldr	r0, [r7, #4]
 800d5e6:	f000 ff2f 	bl	800e448 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800d5ea:	6878      	ldr	r0, [r7, #4]
 800d5ec:	f000 fa8d 	bl	800db0a <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800d5f0:	7bfb      	ldrb	r3, [r7, #15]
 800d5f2:	2b00      	cmp	r3, #0
 800d5f4:	d004      	beq.n	800d600 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800d5f6:	687b      	ldr	r3, [r7, #4]
 800d5f8:	2202      	movs	r2, #2
 800d5fa:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d5fe:	e009      	b.n	800d614 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800d600:	687b      	ldr	r3, [r7, #4]
 800d602:	2201      	movs	r2, #1
 800d604:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d608:	e004      	b.n	800d614 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800d60a:	6839      	ldr	r1, [r7, #0]
 800d60c:	6878      	ldr	r0, [r7, #4]
 800d60e:	f000 f99e 	bl	800d94e <USBD_CtlError>
  }
}
 800d612:	bf00      	nop
 800d614:	bf00      	nop
 800d616:	3710      	adds	r7, #16
 800d618:	46bd      	mov	sp, r7
 800d61a:	bd80      	pop	{r7, pc}

0800d61c <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d61c:	b580      	push	{r7, lr}
 800d61e:	b084      	sub	sp, #16
 800d620:	af00      	add	r7, sp, #0
 800d622:	6078      	str	r0, [r7, #4]
 800d624:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800d626:	2300      	movs	r3, #0
 800d628:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800d62a:	683b      	ldr	r3, [r7, #0]
 800d62c:	885b      	ldrh	r3, [r3, #2]
 800d62e:	b2da      	uxtb	r2, r3
 800d630:	4b4e      	ldr	r3, [pc, #312]	@ (800d76c <USBD_SetConfig+0x150>)
 800d632:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800d634:	4b4d      	ldr	r3, [pc, #308]	@ (800d76c <USBD_SetConfig+0x150>)
 800d636:	781b      	ldrb	r3, [r3, #0]
 800d638:	2b01      	cmp	r3, #1
 800d63a:	d905      	bls.n	800d648 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800d63c:	6839      	ldr	r1, [r7, #0]
 800d63e:	6878      	ldr	r0, [r7, #4]
 800d640:	f000 f985 	bl	800d94e <USBD_CtlError>
    return USBD_FAIL;
 800d644:	2303      	movs	r3, #3
 800d646:	e08c      	b.n	800d762 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 800d648:	687b      	ldr	r3, [r7, #4]
 800d64a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d64e:	b2db      	uxtb	r3, r3
 800d650:	2b02      	cmp	r3, #2
 800d652:	d002      	beq.n	800d65a <USBD_SetConfig+0x3e>
 800d654:	2b03      	cmp	r3, #3
 800d656:	d029      	beq.n	800d6ac <USBD_SetConfig+0x90>
 800d658:	e075      	b.n	800d746 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800d65a:	4b44      	ldr	r3, [pc, #272]	@ (800d76c <USBD_SetConfig+0x150>)
 800d65c:	781b      	ldrb	r3, [r3, #0]
 800d65e:	2b00      	cmp	r3, #0
 800d660:	d020      	beq.n	800d6a4 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800d662:	4b42      	ldr	r3, [pc, #264]	@ (800d76c <USBD_SetConfig+0x150>)
 800d664:	781b      	ldrb	r3, [r3, #0]
 800d666:	461a      	mov	r2, r3
 800d668:	687b      	ldr	r3, [r7, #4]
 800d66a:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800d66c:	4b3f      	ldr	r3, [pc, #252]	@ (800d76c <USBD_SetConfig+0x150>)
 800d66e:	781b      	ldrb	r3, [r3, #0]
 800d670:	4619      	mov	r1, r3
 800d672:	6878      	ldr	r0, [r7, #4]
 800d674:	f7fe ffcd 	bl	800c612 <USBD_SetClassConfig>
 800d678:	4603      	mov	r3, r0
 800d67a:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800d67c:	7bfb      	ldrb	r3, [r7, #15]
 800d67e:	2b00      	cmp	r3, #0
 800d680:	d008      	beq.n	800d694 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800d682:	6839      	ldr	r1, [r7, #0]
 800d684:	6878      	ldr	r0, [r7, #4]
 800d686:	f000 f962 	bl	800d94e <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800d68a:	687b      	ldr	r3, [r7, #4]
 800d68c:	2202      	movs	r2, #2
 800d68e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800d692:	e065      	b.n	800d760 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800d694:	6878      	ldr	r0, [r7, #4]
 800d696:	f000 fa38 	bl	800db0a <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800d69a:	687b      	ldr	r3, [r7, #4]
 800d69c:	2203      	movs	r2, #3
 800d69e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800d6a2:	e05d      	b.n	800d760 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800d6a4:	6878      	ldr	r0, [r7, #4]
 800d6a6:	f000 fa30 	bl	800db0a <USBD_CtlSendStatus>
      break;
 800d6aa:	e059      	b.n	800d760 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800d6ac:	4b2f      	ldr	r3, [pc, #188]	@ (800d76c <USBD_SetConfig+0x150>)
 800d6ae:	781b      	ldrb	r3, [r3, #0]
 800d6b0:	2b00      	cmp	r3, #0
 800d6b2:	d112      	bne.n	800d6da <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800d6b4:	687b      	ldr	r3, [r7, #4]
 800d6b6:	2202      	movs	r2, #2
 800d6b8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 800d6bc:	4b2b      	ldr	r3, [pc, #172]	@ (800d76c <USBD_SetConfig+0x150>)
 800d6be:	781b      	ldrb	r3, [r3, #0]
 800d6c0:	461a      	mov	r2, r3
 800d6c2:	687b      	ldr	r3, [r7, #4]
 800d6c4:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800d6c6:	4b29      	ldr	r3, [pc, #164]	@ (800d76c <USBD_SetConfig+0x150>)
 800d6c8:	781b      	ldrb	r3, [r3, #0]
 800d6ca:	4619      	mov	r1, r3
 800d6cc:	6878      	ldr	r0, [r7, #4]
 800d6ce:	f7fe ffbc 	bl	800c64a <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800d6d2:	6878      	ldr	r0, [r7, #4]
 800d6d4:	f000 fa19 	bl	800db0a <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800d6d8:	e042      	b.n	800d760 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800d6da:	4b24      	ldr	r3, [pc, #144]	@ (800d76c <USBD_SetConfig+0x150>)
 800d6dc:	781b      	ldrb	r3, [r3, #0]
 800d6de:	461a      	mov	r2, r3
 800d6e0:	687b      	ldr	r3, [r7, #4]
 800d6e2:	685b      	ldr	r3, [r3, #4]
 800d6e4:	429a      	cmp	r2, r3
 800d6e6:	d02a      	beq.n	800d73e <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800d6e8:	687b      	ldr	r3, [r7, #4]
 800d6ea:	685b      	ldr	r3, [r3, #4]
 800d6ec:	b2db      	uxtb	r3, r3
 800d6ee:	4619      	mov	r1, r3
 800d6f0:	6878      	ldr	r0, [r7, #4]
 800d6f2:	f7fe ffaa 	bl	800c64a <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800d6f6:	4b1d      	ldr	r3, [pc, #116]	@ (800d76c <USBD_SetConfig+0x150>)
 800d6f8:	781b      	ldrb	r3, [r3, #0]
 800d6fa:	461a      	mov	r2, r3
 800d6fc:	687b      	ldr	r3, [r7, #4]
 800d6fe:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800d700:	4b1a      	ldr	r3, [pc, #104]	@ (800d76c <USBD_SetConfig+0x150>)
 800d702:	781b      	ldrb	r3, [r3, #0]
 800d704:	4619      	mov	r1, r3
 800d706:	6878      	ldr	r0, [r7, #4]
 800d708:	f7fe ff83 	bl	800c612 <USBD_SetClassConfig>
 800d70c:	4603      	mov	r3, r0
 800d70e:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800d710:	7bfb      	ldrb	r3, [r7, #15]
 800d712:	2b00      	cmp	r3, #0
 800d714:	d00f      	beq.n	800d736 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800d716:	6839      	ldr	r1, [r7, #0]
 800d718:	6878      	ldr	r0, [r7, #4]
 800d71a:	f000 f918 	bl	800d94e <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800d71e:	687b      	ldr	r3, [r7, #4]
 800d720:	685b      	ldr	r3, [r3, #4]
 800d722:	b2db      	uxtb	r3, r3
 800d724:	4619      	mov	r1, r3
 800d726:	6878      	ldr	r0, [r7, #4]
 800d728:	f7fe ff8f 	bl	800c64a <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800d72c:	687b      	ldr	r3, [r7, #4]
 800d72e:	2202      	movs	r2, #2
 800d730:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800d734:	e014      	b.n	800d760 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800d736:	6878      	ldr	r0, [r7, #4]
 800d738:	f000 f9e7 	bl	800db0a <USBD_CtlSendStatus>
      break;
 800d73c:	e010      	b.n	800d760 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800d73e:	6878      	ldr	r0, [r7, #4]
 800d740:	f000 f9e3 	bl	800db0a <USBD_CtlSendStatus>
      break;
 800d744:	e00c      	b.n	800d760 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800d746:	6839      	ldr	r1, [r7, #0]
 800d748:	6878      	ldr	r0, [r7, #4]
 800d74a:	f000 f900 	bl	800d94e <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800d74e:	4b07      	ldr	r3, [pc, #28]	@ (800d76c <USBD_SetConfig+0x150>)
 800d750:	781b      	ldrb	r3, [r3, #0]
 800d752:	4619      	mov	r1, r3
 800d754:	6878      	ldr	r0, [r7, #4]
 800d756:	f7fe ff78 	bl	800c64a <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800d75a:	2303      	movs	r3, #3
 800d75c:	73fb      	strb	r3, [r7, #15]
      break;
 800d75e:	bf00      	nop
  }

  return ret;
 800d760:	7bfb      	ldrb	r3, [r7, #15]
}
 800d762:	4618      	mov	r0, r3
 800d764:	3710      	adds	r7, #16
 800d766:	46bd      	mov	sp, r7
 800d768:	bd80      	pop	{r7, pc}
 800d76a:	bf00      	nop
 800d76c:	20002ebc 	.word	0x20002ebc

0800d770 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d770:	b580      	push	{r7, lr}
 800d772:	b082      	sub	sp, #8
 800d774:	af00      	add	r7, sp, #0
 800d776:	6078      	str	r0, [r7, #4]
 800d778:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800d77a:	683b      	ldr	r3, [r7, #0]
 800d77c:	88db      	ldrh	r3, [r3, #6]
 800d77e:	2b01      	cmp	r3, #1
 800d780:	d004      	beq.n	800d78c <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800d782:	6839      	ldr	r1, [r7, #0]
 800d784:	6878      	ldr	r0, [r7, #4]
 800d786:	f000 f8e2 	bl	800d94e <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800d78a:	e023      	b.n	800d7d4 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800d78c:	687b      	ldr	r3, [r7, #4]
 800d78e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d792:	b2db      	uxtb	r3, r3
 800d794:	2b02      	cmp	r3, #2
 800d796:	dc02      	bgt.n	800d79e <USBD_GetConfig+0x2e>
 800d798:	2b00      	cmp	r3, #0
 800d79a:	dc03      	bgt.n	800d7a4 <USBD_GetConfig+0x34>
 800d79c:	e015      	b.n	800d7ca <USBD_GetConfig+0x5a>
 800d79e:	2b03      	cmp	r3, #3
 800d7a0:	d00b      	beq.n	800d7ba <USBD_GetConfig+0x4a>
 800d7a2:	e012      	b.n	800d7ca <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800d7a4:	687b      	ldr	r3, [r7, #4]
 800d7a6:	2200      	movs	r2, #0
 800d7a8:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800d7aa:	687b      	ldr	r3, [r7, #4]
 800d7ac:	3308      	adds	r3, #8
 800d7ae:	2201      	movs	r2, #1
 800d7b0:	4619      	mov	r1, r3
 800d7b2:	6878      	ldr	r0, [r7, #4]
 800d7b4:	f000 f948 	bl	800da48 <USBD_CtlSendData>
        break;
 800d7b8:	e00c      	b.n	800d7d4 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800d7ba:	687b      	ldr	r3, [r7, #4]
 800d7bc:	3304      	adds	r3, #4
 800d7be:	2201      	movs	r2, #1
 800d7c0:	4619      	mov	r1, r3
 800d7c2:	6878      	ldr	r0, [r7, #4]
 800d7c4:	f000 f940 	bl	800da48 <USBD_CtlSendData>
        break;
 800d7c8:	e004      	b.n	800d7d4 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800d7ca:	6839      	ldr	r1, [r7, #0]
 800d7cc:	6878      	ldr	r0, [r7, #4]
 800d7ce:	f000 f8be 	bl	800d94e <USBD_CtlError>
        break;
 800d7d2:	bf00      	nop
}
 800d7d4:	bf00      	nop
 800d7d6:	3708      	adds	r7, #8
 800d7d8:	46bd      	mov	sp, r7
 800d7da:	bd80      	pop	{r7, pc}

0800d7dc <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d7dc:	b580      	push	{r7, lr}
 800d7de:	b082      	sub	sp, #8
 800d7e0:	af00      	add	r7, sp, #0
 800d7e2:	6078      	str	r0, [r7, #4]
 800d7e4:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800d7e6:	687b      	ldr	r3, [r7, #4]
 800d7e8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d7ec:	b2db      	uxtb	r3, r3
 800d7ee:	3b01      	subs	r3, #1
 800d7f0:	2b02      	cmp	r3, #2
 800d7f2:	d81e      	bhi.n	800d832 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800d7f4:	683b      	ldr	r3, [r7, #0]
 800d7f6:	88db      	ldrh	r3, [r3, #6]
 800d7f8:	2b02      	cmp	r3, #2
 800d7fa:	d004      	beq.n	800d806 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800d7fc:	6839      	ldr	r1, [r7, #0]
 800d7fe:	6878      	ldr	r0, [r7, #4]
 800d800:	f000 f8a5 	bl	800d94e <USBD_CtlError>
        break;
 800d804:	e01a      	b.n	800d83c <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800d806:	687b      	ldr	r3, [r7, #4]
 800d808:	2201      	movs	r2, #1
 800d80a:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800d80c:	687b      	ldr	r3, [r7, #4]
 800d80e:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800d812:	2b00      	cmp	r3, #0
 800d814:	d005      	beq.n	800d822 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800d816:	687b      	ldr	r3, [r7, #4]
 800d818:	68db      	ldr	r3, [r3, #12]
 800d81a:	f043 0202 	orr.w	r2, r3, #2
 800d81e:	687b      	ldr	r3, [r7, #4]
 800d820:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800d822:	687b      	ldr	r3, [r7, #4]
 800d824:	330c      	adds	r3, #12
 800d826:	2202      	movs	r2, #2
 800d828:	4619      	mov	r1, r3
 800d82a:	6878      	ldr	r0, [r7, #4]
 800d82c:	f000 f90c 	bl	800da48 <USBD_CtlSendData>
      break;
 800d830:	e004      	b.n	800d83c <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800d832:	6839      	ldr	r1, [r7, #0]
 800d834:	6878      	ldr	r0, [r7, #4]
 800d836:	f000 f88a 	bl	800d94e <USBD_CtlError>
      break;
 800d83a:	bf00      	nop
  }
}
 800d83c:	bf00      	nop
 800d83e:	3708      	adds	r7, #8
 800d840:	46bd      	mov	sp, r7
 800d842:	bd80      	pop	{r7, pc}

0800d844 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d844:	b580      	push	{r7, lr}
 800d846:	b082      	sub	sp, #8
 800d848:	af00      	add	r7, sp, #0
 800d84a:	6078      	str	r0, [r7, #4]
 800d84c:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800d84e:	683b      	ldr	r3, [r7, #0]
 800d850:	885b      	ldrh	r3, [r3, #2]
 800d852:	2b01      	cmp	r3, #1
 800d854:	d107      	bne.n	800d866 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800d856:	687b      	ldr	r3, [r7, #4]
 800d858:	2201      	movs	r2, #1
 800d85a:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800d85e:	6878      	ldr	r0, [r7, #4]
 800d860:	f000 f953 	bl	800db0a <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800d864:	e013      	b.n	800d88e <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800d866:	683b      	ldr	r3, [r7, #0]
 800d868:	885b      	ldrh	r3, [r3, #2]
 800d86a:	2b02      	cmp	r3, #2
 800d86c:	d10b      	bne.n	800d886 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 800d86e:	683b      	ldr	r3, [r7, #0]
 800d870:	889b      	ldrh	r3, [r3, #4]
 800d872:	0a1b      	lsrs	r3, r3, #8
 800d874:	b29b      	uxth	r3, r3
 800d876:	b2da      	uxtb	r2, r3
 800d878:	687b      	ldr	r3, [r7, #4]
 800d87a:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800d87e:	6878      	ldr	r0, [r7, #4]
 800d880:	f000 f943 	bl	800db0a <USBD_CtlSendStatus>
}
 800d884:	e003      	b.n	800d88e <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800d886:	6839      	ldr	r1, [r7, #0]
 800d888:	6878      	ldr	r0, [r7, #4]
 800d88a:	f000 f860 	bl	800d94e <USBD_CtlError>
}
 800d88e:	bf00      	nop
 800d890:	3708      	adds	r7, #8
 800d892:	46bd      	mov	sp, r7
 800d894:	bd80      	pop	{r7, pc}

0800d896 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d896:	b580      	push	{r7, lr}
 800d898:	b082      	sub	sp, #8
 800d89a:	af00      	add	r7, sp, #0
 800d89c:	6078      	str	r0, [r7, #4]
 800d89e:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800d8a0:	687b      	ldr	r3, [r7, #4]
 800d8a2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d8a6:	b2db      	uxtb	r3, r3
 800d8a8:	3b01      	subs	r3, #1
 800d8aa:	2b02      	cmp	r3, #2
 800d8ac:	d80b      	bhi.n	800d8c6 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800d8ae:	683b      	ldr	r3, [r7, #0]
 800d8b0:	885b      	ldrh	r3, [r3, #2]
 800d8b2:	2b01      	cmp	r3, #1
 800d8b4:	d10c      	bne.n	800d8d0 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800d8b6:	687b      	ldr	r3, [r7, #4]
 800d8b8:	2200      	movs	r2, #0
 800d8ba:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800d8be:	6878      	ldr	r0, [r7, #4]
 800d8c0:	f000 f923 	bl	800db0a <USBD_CtlSendStatus>
      }
      break;
 800d8c4:	e004      	b.n	800d8d0 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800d8c6:	6839      	ldr	r1, [r7, #0]
 800d8c8:	6878      	ldr	r0, [r7, #4]
 800d8ca:	f000 f840 	bl	800d94e <USBD_CtlError>
      break;
 800d8ce:	e000      	b.n	800d8d2 <USBD_ClrFeature+0x3c>
      break;
 800d8d0:	bf00      	nop
  }
}
 800d8d2:	bf00      	nop
 800d8d4:	3708      	adds	r7, #8
 800d8d6:	46bd      	mov	sp, r7
 800d8d8:	bd80      	pop	{r7, pc}

0800d8da <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800d8da:	b580      	push	{r7, lr}
 800d8dc:	b084      	sub	sp, #16
 800d8de:	af00      	add	r7, sp, #0
 800d8e0:	6078      	str	r0, [r7, #4]
 800d8e2:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800d8e4:	683b      	ldr	r3, [r7, #0]
 800d8e6:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800d8e8:	68fb      	ldr	r3, [r7, #12]
 800d8ea:	781a      	ldrb	r2, [r3, #0]
 800d8ec:	687b      	ldr	r3, [r7, #4]
 800d8ee:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800d8f0:	68fb      	ldr	r3, [r7, #12]
 800d8f2:	3301      	adds	r3, #1
 800d8f4:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800d8f6:	68fb      	ldr	r3, [r7, #12]
 800d8f8:	781a      	ldrb	r2, [r3, #0]
 800d8fa:	687b      	ldr	r3, [r7, #4]
 800d8fc:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800d8fe:	68fb      	ldr	r3, [r7, #12]
 800d900:	3301      	adds	r3, #1
 800d902:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800d904:	68f8      	ldr	r0, [r7, #12]
 800d906:	f7ff fa3d 	bl	800cd84 <SWAPBYTE>
 800d90a:	4603      	mov	r3, r0
 800d90c:	461a      	mov	r2, r3
 800d90e:	687b      	ldr	r3, [r7, #4]
 800d910:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800d912:	68fb      	ldr	r3, [r7, #12]
 800d914:	3301      	adds	r3, #1
 800d916:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800d918:	68fb      	ldr	r3, [r7, #12]
 800d91a:	3301      	adds	r3, #1
 800d91c:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800d91e:	68f8      	ldr	r0, [r7, #12]
 800d920:	f7ff fa30 	bl	800cd84 <SWAPBYTE>
 800d924:	4603      	mov	r3, r0
 800d926:	461a      	mov	r2, r3
 800d928:	687b      	ldr	r3, [r7, #4]
 800d92a:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800d92c:	68fb      	ldr	r3, [r7, #12]
 800d92e:	3301      	adds	r3, #1
 800d930:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800d932:	68fb      	ldr	r3, [r7, #12]
 800d934:	3301      	adds	r3, #1
 800d936:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800d938:	68f8      	ldr	r0, [r7, #12]
 800d93a:	f7ff fa23 	bl	800cd84 <SWAPBYTE>
 800d93e:	4603      	mov	r3, r0
 800d940:	461a      	mov	r2, r3
 800d942:	687b      	ldr	r3, [r7, #4]
 800d944:	80da      	strh	r2, [r3, #6]
}
 800d946:	bf00      	nop
 800d948:	3710      	adds	r7, #16
 800d94a:	46bd      	mov	sp, r7
 800d94c:	bd80      	pop	{r7, pc}

0800d94e <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d94e:	b580      	push	{r7, lr}
 800d950:	b082      	sub	sp, #8
 800d952:	af00      	add	r7, sp, #0
 800d954:	6078      	str	r0, [r7, #4]
 800d956:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800d958:	2180      	movs	r1, #128	@ 0x80
 800d95a:	6878      	ldr	r0, [r7, #4]
 800d95c:	f000 fd0a 	bl	800e374 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800d960:	2100      	movs	r1, #0
 800d962:	6878      	ldr	r0, [r7, #4]
 800d964:	f000 fd06 	bl	800e374 <USBD_LL_StallEP>
}
 800d968:	bf00      	nop
 800d96a:	3708      	adds	r7, #8
 800d96c:	46bd      	mov	sp, r7
 800d96e:	bd80      	pop	{r7, pc}

0800d970 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800d970:	b580      	push	{r7, lr}
 800d972:	b086      	sub	sp, #24
 800d974:	af00      	add	r7, sp, #0
 800d976:	60f8      	str	r0, [r7, #12]
 800d978:	60b9      	str	r1, [r7, #8]
 800d97a:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800d97c:	2300      	movs	r3, #0
 800d97e:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800d980:	68fb      	ldr	r3, [r7, #12]
 800d982:	2b00      	cmp	r3, #0
 800d984:	d042      	beq.n	800da0c <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 800d986:	68fb      	ldr	r3, [r7, #12]
 800d988:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 800d98a:	6938      	ldr	r0, [r7, #16]
 800d98c:	f000 f842 	bl	800da14 <USBD_GetLen>
 800d990:	4603      	mov	r3, r0
 800d992:	3301      	adds	r3, #1
 800d994:	005b      	lsls	r3, r3, #1
 800d996:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d99a:	d808      	bhi.n	800d9ae <USBD_GetString+0x3e>
 800d99c:	6938      	ldr	r0, [r7, #16]
 800d99e:	f000 f839 	bl	800da14 <USBD_GetLen>
 800d9a2:	4603      	mov	r3, r0
 800d9a4:	3301      	adds	r3, #1
 800d9a6:	b29b      	uxth	r3, r3
 800d9a8:	005b      	lsls	r3, r3, #1
 800d9aa:	b29a      	uxth	r2, r3
 800d9ac:	e001      	b.n	800d9b2 <USBD_GetString+0x42>
 800d9ae:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800d9b2:	687b      	ldr	r3, [r7, #4]
 800d9b4:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800d9b6:	7dfb      	ldrb	r3, [r7, #23]
 800d9b8:	68ba      	ldr	r2, [r7, #8]
 800d9ba:	4413      	add	r3, r2
 800d9bc:	687a      	ldr	r2, [r7, #4]
 800d9be:	7812      	ldrb	r2, [r2, #0]
 800d9c0:	701a      	strb	r2, [r3, #0]
  idx++;
 800d9c2:	7dfb      	ldrb	r3, [r7, #23]
 800d9c4:	3301      	adds	r3, #1
 800d9c6:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800d9c8:	7dfb      	ldrb	r3, [r7, #23]
 800d9ca:	68ba      	ldr	r2, [r7, #8]
 800d9cc:	4413      	add	r3, r2
 800d9ce:	2203      	movs	r2, #3
 800d9d0:	701a      	strb	r2, [r3, #0]
  idx++;
 800d9d2:	7dfb      	ldrb	r3, [r7, #23]
 800d9d4:	3301      	adds	r3, #1
 800d9d6:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800d9d8:	e013      	b.n	800da02 <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 800d9da:	7dfb      	ldrb	r3, [r7, #23]
 800d9dc:	68ba      	ldr	r2, [r7, #8]
 800d9de:	4413      	add	r3, r2
 800d9e0:	693a      	ldr	r2, [r7, #16]
 800d9e2:	7812      	ldrb	r2, [r2, #0]
 800d9e4:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800d9e6:	693b      	ldr	r3, [r7, #16]
 800d9e8:	3301      	adds	r3, #1
 800d9ea:	613b      	str	r3, [r7, #16]
    idx++;
 800d9ec:	7dfb      	ldrb	r3, [r7, #23]
 800d9ee:	3301      	adds	r3, #1
 800d9f0:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800d9f2:	7dfb      	ldrb	r3, [r7, #23]
 800d9f4:	68ba      	ldr	r2, [r7, #8]
 800d9f6:	4413      	add	r3, r2
 800d9f8:	2200      	movs	r2, #0
 800d9fa:	701a      	strb	r2, [r3, #0]
    idx++;
 800d9fc:	7dfb      	ldrb	r3, [r7, #23]
 800d9fe:	3301      	adds	r3, #1
 800da00:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800da02:	693b      	ldr	r3, [r7, #16]
 800da04:	781b      	ldrb	r3, [r3, #0]
 800da06:	2b00      	cmp	r3, #0
 800da08:	d1e7      	bne.n	800d9da <USBD_GetString+0x6a>
 800da0a:	e000      	b.n	800da0e <USBD_GetString+0x9e>
    return;
 800da0c:	bf00      	nop
  }
}
 800da0e:	3718      	adds	r7, #24
 800da10:	46bd      	mov	sp, r7
 800da12:	bd80      	pop	{r7, pc}

0800da14 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800da14:	b480      	push	{r7}
 800da16:	b085      	sub	sp, #20
 800da18:	af00      	add	r7, sp, #0
 800da1a:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800da1c:	2300      	movs	r3, #0
 800da1e:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800da20:	687b      	ldr	r3, [r7, #4]
 800da22:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800da24:	e005      	b.n	800da32 <USBD_GetLen+0x1e>
  {
    len++;
 800da26:	7bfb      	ldrb	r3, [r7, #15]
 800da28:	3301      	adds	r3, #1
 800da2a:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800da2c:	68bb      	ldr	r3, [r7, #8]
 800da2e:	3301      	adds	r3, #1
 800da30:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800da32:	68bb      	ldr	r3, [r7, #8]
 800da34:	781b      	ldrb	r3, [r3, #0]
 800da36:	2b00      	cmp	r3, #0
 800da38:	d1f5      	bne.n	800da26 <USBD_GetLen+0x12>
  }

  return len;
 800da3a:	7bfb      	ldrb	r3, [r7, #15]
}
 800da3c:	4618      	mov	r0, r3
 800da3e:	3714      	adds	r7, #20
 800da40:	46bd      	mov	sp, r7
 800da42:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da46:	4770      	bx	lr

0800da48 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800da48:	b580      	push	{r7, lr}
 800da4a:	b084      	sub	sp, #16
 800da4c:	af00      	add	r7, sp, #0
 800da4e:	60f8      	str	r0, [r7, #12]
 800da50:	60b9      	str	r1, [r7, #8]
 800da52:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800da54:	68fb      	ldr	r3, [r7, #12]
 800da56:	2202      	movs	r2, #2
 800da58:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800da5c:	68fb      	ldr	r3, [r7, #12]
 800da5e:	687a      	ldr	r2, [r7, #4]
 800da60:	615a      	str	r2, [r3, #20]
  pdev->ep_in[0].pbuffer = pbuf;
 800da62:	68fb      	ldr	r3, [r7, #12]
 800da64:	68ba      	ldr	r2, [r7, #8]
 800da66:	625a      	str	r2, [r3, #36]	@ 0x24

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800da68:	68fb      	ldr	r3, [r7, #12]
 800da6a:	687a      	ldr	r2, [r7, #4]
 800da6c:	619a      	str	r2, [r3, #24]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800da6e:	687b      	ldr	r3, [r7, #4]
 800da70:	68ba      	ldr	r2, [r7, #8]
 800da72:	2100      	movs	r1, #0
 800da74:	68f8      	ldr	r0, [r7, #12]
 800da76:	f000 fd06 	bl	800e486 <USBD_LL_Transmit>

  return USBD_OK;
 800da7a:	2300      	movs	r3, #0
}
 800da7c:	4618      	mov	r0, r3
 800da7e:	3710      	adds	r7, #16
 800da80:	46bd      	mov	sp, r7
 800da82:	bd80      	pop	{r7, pc}

0800da84 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800da84:	b580      	push	{r7, lr}
 800da86:	b084      	sub	sp, #16
 800da88:	af00      	add	r7, sp, #0
 800da8a:	60f8      	str	r0, [r7, #12]
 800da8c:	60b9      	str	r1, [r7, #8]
 800da8e:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800da90:	687b      	ldr	r3, [r7, #4]
 800da92:	68ba      	ldr	r2, [r7, #8]
 800da94:	2100      	movs	r1, #0
 800da96:	68f8      	ldr	r0, [r7, #12]
 800da98:	f000 fcf5 	bl	800e486 <USBD_LL_Transmit>

  return USBD_OK;
 800da9c:	2300      	movs	r3, #0
}
 800da9e:	4618      	mov	r0, r3
 800daa0:	3710      	adds	r7, #16
 800daa2:	46bd      	mov	sp, r7
 800daa4:	bd80      	pop	{r7, pc}

0800daa6 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800daa6:	b580      	push	{r7, lr}
 800daa8:	b084      	sub	sp, #16
 800daaa:	af00      	add	r7, sp, #0
 800daac:	60f8      	str	r0, [r7, #12]
 800daae:	60b9      	str	r1, [r7, #8]
 800dab0:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800dab2:	68fb      	ldr	r3, [r7, #12]
 800dab4:	2203      	movs	r2, #3
 800dab6:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800daba:	68fb      	ldr	r3, [r7, #12]
 800dabc:	687a      	ldr	r2, [r7, #4]
 800dabe:	f8c3 2154 	str.w	r2, [r3, #340]	@ 0x154
  pdev->ep_out[0].pbuffer = pbuf;
 800dac2:	68fb      	ldr	r3, [r7, #12]
 800dac4:	68ba      	ldr	r2, [r7, #8]
 800dac6:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800daca:	68fb      	ldr	r3, [r7, #12]
 800dacc:	687a      	ldr	r2, [r7, #4]
 800dace:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800dad2:	687b      	ldr	r3, [r7, #4]
 800dad4:	68ba      	ldr	r2, [r7, #8]
 800dad6:	2100      	movs	r1, #0
 800dad8:	68f8      	ldr	r0, [r7, #12]
 800dada:	f000 fcf5 	bl	800e4c8 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800dade:	2300      	movs	r3, #0
}
 800dae0:	4618      	mov	r0, r3
 800dae2:	3710      	adds	r7, #16
 800dae4:	46bd      	mov	sp, r7
 800dae6:	bd80      	pop	{r7, pc}

0800dae8 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800dae8:	b580      	push	{r7, lr}
 800daea:	b084      	sub	sp, #16
 800daec:	af00      	add	r7, sp, #0
 800daee:	60f8      	str	r0, [r7, #12]
 800daf0:	60b9      	str	r1, [r7, #8]
 800daf2:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800daf4:	687b      	ldr	r3, [r7, #4]
 800daf6:	68ba      	ldr	r2, [r7, #8]
 800daf8:	2100      	movs	r1, #0
 800dafa:	68f8      	ldr	r0, [r7, #12]
 800dafc:	f000 fce4 	bl	800e4c8 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800db00:	2300      	movs	r3, #0
}
 800db02:	4618      	mov	r0, r3
 800db04:	3710      	adds	r7, #16
 800db06:	46bd      	mov	sp, r7
 800db08:	bd80      	pop	{r7, pc}

0800db0a <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800db0a:	b580      	push	{r7, lr}
 800db0c:	b082      	sub	sp, #8
 800db0e:	af00      	add	r7, sp, #0
 800db10:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800db12:	687b      	ldr	r3, [r7, #4]
 800db14:	2204      	movs	r2, #4
 800db16:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800db1a:	2300      	movs	r3, #0
 800db1c:	2200      	movs	r2, #0
 800db1e:	2100      	movs	r1, #0
 800db20:	6878      	ldr	r0, [r7, #4]
 800db22:	f000 fcb0 	bl	800e486 <USBD_LL_Transmit>

  return USBD_OK;
 800db26:	2300      	movs	r3, #0
}
 800db28:	4618      	mov	r0, r3
 800db2a:	3708      	adds	r7, #8
 800db2c:	46bd      	mov	sp, r7
 800db2e:	bd80      	pop	{r7, pc}

0800db30 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800db30:	b580      	push	{r7, lr}
 800db32:	b082      	sub	sp, #8
 800db34:	af00      	add	r7, sp, #0
 800db36:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800db38:	687b      	ldr	r3, [r7, #4]
 800db3a:	2205      	movs	r2, #5
 800db3c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800db40:	2300      	movs	r3, #0
 800db42:	2200      	movs	r2, #0
 800db44:	2100      	movs	r1, #0
 800db46:	6878      	ldr	r0, [r7, #4]
 800db48:	f000 fcbe 	bl	800e4c8 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800db4c:	2300      	movs	r3, #0
}
 800db4e:	4618      	mov	r0, r3
 800db50:	3708      	adds	r7, #8
 800db52:	46bd      	mov	sp, r7
 800db54:	bd80      	pop	{r7, pc}
	...

0800db58 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800db58:	b580      	push	{r7, lr}
 800db5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800db5c:	2200      	movs	r2, #0
 800db5e:	4912      	ldr	r1, [pc, #72]	@ (800dba8 <MX_USB_DEVICE_Init+0x50>)
 800db60:	4812      	ldr	r0, [pc, #72]	@ (800dbac <MX_USB_DEVICE_Init+0x54>)
 800db62:	f7fe fcd9 	bl	800c518 <USBD_Init>
 800db66:	4603      	mov	r3, r0
 800db68:	2b00      	cmp	r3, #0
 800db6a:	d001      	beq.n	800db70 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800db6c:	f7f4 fc44 	bl	80023f8 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800db70:	490f      	ldr	r1, [pc, #60]	@ (800dbb0 <MX_USB_DEVICE_Init+0x58>)
 800db72:	480e      	ldr	r0, [pc, #56]	@ (800dbac <MX_USB_DEVICE_Init+0x54>)
 800db74:	f7fe fd00 	bl	800c578 <USBD_RegisterClass>
 800db78:	4603      	mov	r3, r0
 800db7a:	2b00      	cmp	r3, #0
 800db7c:	d001      	beq.n	800db82 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800db7e:	f7f4 fc3b 	bl	80023f8 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800db82:	490c      	ldr	r1, [pc, #48]	@ (800dbb4 <MX_USB_DEVICE_Init+0x5c>)
 800db84:	4809      	ldr	r0, [pc, #36]	@ (800dbac <MX_USB_DEVICE_Init+0x54>)
 800db86:	f7fe fbf7 	bl	800c378 <USBD_CDC_RegisterInterface>
 800db8a:	4603      	mov	r3, r0
 800db8c:	2b00      	cmp	r3, #0
 800db8e:	d001      	beq.n	800db94 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800db90:	f7f4 fc32 	bl	80023f8 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800db94:	4805      	ldr	r0, [pc, #20]	@ (800dbac <MX_USB_DEVICE_Init+0x54>)
 800db96:	f7fe fd25 	bl	800c5e4 <USBD_Start>
 800db9a:	4603      	mov	r3, r0
 800db9c:	2b00      	cmp	r3, #0
 800db9e:	d001      	beq.n	800dba4 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800dba0:	f7f4 fc2a 	bl	80023f8 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800dba4:	bf00      	nop
 800dba6:	bd80      	pop	{r7, pc}
 800dba8:	200000d0 	.word	0x200000d0
 800dbac:	20002ec0 	.word	0x20002ec0
 800dbb0:	2000003c 	.word	0x2000003c
 800dbb4:	200000bc 	.word	0x200000bc

0800dbb8 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800dbb8:	b580      	push	{r7, lr}
 800dbba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800dbbc:	2200      	movs	r2, #0
 800dbbe:	4905      	ldr	r1, [pc, #20]	@ (800dbd4 <CDC_Init_FS+0x1c>)
 800dbc0:	4805      	ldr	r0, [pc, #20]	@ (800dbd8 <CDC_Init_FS+0x20>)
 800dbc2:	f7fe fbf3 	bl	800c3ac <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800dbc6:	4905      	ldr	r1, [pc, #20]	@ (800dbdc <CDC_Init_FS+0x24>)
 800dbc8:	4803      	ldr	r0, [pc, #12]	@ (800dbd8 <CDC_Init_FS+0x20>)
 800dbca:	f7fe fc11 	bl	800c3f0 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800dbce:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800dbd0:	4618      	mov	r0, r3
 800dbd2:	bd80      	pop	{r7, pc}
 800dbd4:	2000399c 	.word	0x2000399c
 800dbd8:	20002ec0 	.word	0x20002ec0
 800dbdc:	2000319c 	.word	0x2000319c

0800dbe0 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800dbe0:	b480      	push	{r7}
 800dbe2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800dbe4:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800dbe6:	4618      	mov	r0, r3
 800dbe8:	46bd      	mov	sp, r7
 800dbea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbee:	4770      	bx	lr

0800dbf0 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800dbf0:	b480      	push	{r7}
 800dbf2:	b083      	sub	sp, #12
 800dbf4:	af00      	add	r7, sp, #0
 800dbf6:	4603      	mov	r3, r0
 800dbf8:	6039      	str	r1, [r7, #0]
 800dbfa:	71fb      	strb	r3, [r7, #7]
 800dbfc:	4613      	mov	r3, r2
 800dbfe:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800dc00:	79fb      	ldrb	r3, [r7, #7]
 800dc02:	2b23      	cmp	r3, #35	@ 0x23
 800dc04:	d84a      	bhi.n	800dc9c <CDC_Control_FS+0xac>
 800dc06:	a201      	add	r2, pc, #4	@ (adr r2, 800dc0c <CDC_Control_FS+0x1c>)
 800dc08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dc0c:	0800dc9d 	.word	0x0800dc9d
 800dc10:	0800dc9d 	.word	0x0800dc9d
 800dc14:	0800dc9d 	.word	0x0800dc9d
 800dc18:	0800dc9d 	.word	0x0800dc9d
 800dc1c:	0800dc9d 	.word	0x0800dc9d
 800dc20:	0800dc9d 	.word	0x0800dc9d
 800dc24:	0800dc9d 	.word	0x0800dc9d
 800dc28:	0800dc9d 	.word	0x0800dc9d
 800dc2c:	0800dc9d 	.word	0x0800dc9d
 800dc30:	0800dc9d 	.word	0x0800dc9d
 800dc34:	0800dc9d 	.word	0x0800dc9d
 800dc38:	0800dc9d 	.word	0x0800dc9d
 800dc3c:	0800dc9d 	.word	0x0800dc9d
 800dc40:	0800dc9d 	.word	0x0800dc9d
 800dc44:	0800dc9d 	.word	0x0800dc9d
 800dc48:	0800dc9d 	.word	0x0800dc9d
 800dc4c:	0800dc9d 	.word	0x0800dc9d
 800dc50:	0800dc9d 	.word	0x0800dc9d
 800dc54:	0800dc9d 	.word	0x0800dc9d
 800dc58:	0800dc9d 	.word	0x0800dc9d
 800dc5c:	0800dc9d 	.word	0x0800dc9d
 800dc60:	0800dc9d 	.word	0x0800dc9d
 800dc64:	0800dc9d 	.word	0x0800dc9d
 800dc68:	0800dc9d 	.word	0x0800dc9d
 800dc6c:	0800dc9d 	.word	0x0800dc9d
 800dc70:	0800dc9d 	.word	0x0800dc9d
 800dc74:	0800dc9d 	.word	0x0800dc9d
 800dc78:	0800dc9d 	.word	0x0800dc9d
 800dc7c:	0800dc9d 	.word	0x0800dc9d
 800dc80:	0800dc9d 	.word	0x0800dc9d
 800dc84:	0800dc9d 	.word	0x0800dc9d
 800dc88:	0800dc9d 	.word	0x0800dc9d
 800dc8c:	0800dc9d 	.word	0x0800dc9d
 800dc90:	0800dc9d 	.word	0x0800dc9d
 800dc94:	0800dc9d 	.word	0x0800dc9d
 800dc98:	0800dc9d 	.word	0x0800dc9d
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800dc9c:	bf00      	nop
  }

  return (USBD_OK);
 800dc9e:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800dca0:	4618      	mov	r0, r3
 800dca2:	370c      	adds	r7, #12
 800dca4:	46bd      	mov	sp, r7
 800dca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dcaa:	4770      	bx	lr

0800dcac <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800dcac:	b580      	push	{r7, lr}
 800dcae:	b084      	sub	sp, #16
 800dcb0:	af00      	add	r7, sp, #0
 800dcb2:	6078      	str	r0, [r7, #4]
 800dcb4:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
	// Copy received data to comm.c ring buffer (handle wrap-around)
	for (uint32_t i = 0; i < *Len; i++) {
 800dcb6:	2300      	movs	r3, #0
 800dcb8:	60fb      	str	r3, [r7, #12]
 800dcba:	e00a      	b.n	800dcd2 <CDC_Receive_FS+0x26>
		comm_feed_byte(CH_USB, Buf[i]);
 800dcbc:	687a      	ldr	r2, [r7, #4]
 800dcbe:	68fb      	ldr	r3, [r7, #12]
 800dcc0:	4413      	add	r3, r2
 800dcc2:	781b      	ldrb	r3, [r3, #0]
 800dcc4:	4619      	mov	r1, r3
 800dcc6:	2001      	movs	r0, #1
 800dcc8:	f7f3 fb22 	bl	8001310 <comm_feed_byte>
	for (uint32_t i = 0; i < *Len; i++) {
 800dccc:	68fb      	ldr	r3, [r7, #12]
 800dcce:	3301      	adds	r3, #1
 800dcd0:	60fb      	str	r3, [r7, #12]
 800dcd2:	683b      	ldr	r3, [r7, #0]
 800dcd4:	681b      	ldr	r3, [r3, #0]
 800dcd6:	68fa      	ldr	r2, [r7, #12]
 800dcd8:	429a      	cmp	r2, r3
 800dcda:	d3ef      	bcc.n	800dcbc <CDC_Receive_FS+0x10>
	}

  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800dcdc:	6879      	ldr	r1, [r7, #4]
 800dcde:	4805      	ldr	r0, [pc, #20]	@ (800dcf4 <CDC_Receive_FS+0x48>)
 800dce0:	f7fe fb86 	bl	800c3f0 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800dce4:	4803      	ldr	r0, [pc, #12]	@ (800dcf4 <CDC_Receive_FS+0x48>)
 800dce6:	f7fe fbe1 	bl	800c4ac <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800dcea:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800dcec:	4618      	mov	r0, r3
 800dcee:	3710      	adds	r7, #16
 800dcf0:	46bd      	mov	sp, r7
 800dcf2:	bd80      	pop	{r7, pc}
 800dcf4:	20002ec0 	.word	0x20002ec0

0800dcf8 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800dcf8:	b580      	push	{r7, lr}
 800dcfa:	b084      	sub	sp, #16
 800dcfc:	af00      	add	r7, sp, #0
 800dcfe:	6078      	str	r0, [r7, #4]
 800dd00:	460b      	mov	r3, r1
 800dd02:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800dd04:	2300      	movs	r3, #0
 800dd06:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800dd08:	4b0d      	ldr	r3, [pc, #52]	@ (800dd40 <CDC_Transmit_FS+0x48>)
 800dd0a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800dd0e:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800dd10:	68bb      	ldr	r3, [r7, #8]
 800dd12:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800dd16:	2b00      	cmp	r3, #0
 800dd18:	d001      	beq.n	800dd1e <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800dd1a:	2301      	movs	r3, #1
 800dd1c:	e00b      	b.n	800dd36 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800dd1e:	887b      	ldrh	r3, [r7, #2]
 800dd20:	461a      	mov	r2, r3
 800dd22:	6879      	ldr	r1, [r7, #4]
 800dd24:	4806      	ldr	r0, [pc, #24]	@ (800dd40 <CDC_Transmit_FS+0x48>)
 800dd26:	f7fe fb41 	bl	800c3ac <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800dd2a:	4805      	ldr	r0, [pc, #20]	@ (800dd40 <CDC_Transmit_FS+0x48>)
 800dd2c:	f7fe fb7e 	bl	800c42c <USBD_CDC_TransmitPacket>
 800dd30:	4603      	mov	r3, r0
 800dd32:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800dd34:	7bfb      	ldrb	r3, [r7, #15]
}
 800dd36:	4618      	mov	r0, r3
 800dd38:	3710      	adds	r7, #16
 800dd3a:	46bd      	mov	sp, r7
 800dd3c:	bd80      	pop	{r7, pc}
 800dd3e:	bf00      	nop
 800dd40:	20002ec0 	.word	0x20002ec0

0800dd44 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800dd44:	b480      	push	{r7}
 800dd46:	b087      	sub	sp, #28
 800dd48:	af00      	add	r7, sp, #0
 800dd4a:	60f8      	str	r0, [r7, #12]
 800dd4c:	60b9      	str	r1, [r7, #8]
 800dd4e:	4613      	mov	r3, r2
 800dd50:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800dd52:	2300      	movs	r3, #0
 800dd54:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  usb_tx_busy = false;  // Clear busy on TX complete
 800dd56:	4b05      	ldr	r3, [pc, #20]	@ (800dd6c <CDC_TransmitCplt_FS+0x28>)
 800dd58:	2200      	movs	r2, #0
 800dd5a:	701a      	strb	r2, [r3, #0]
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800dd5c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800dd60:	4618      	mov	r0, r3
 800dd62:	371c      	adds	r7, #28
 800dd64:	46bd      	mov	sp, r7
 800dd66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd6a:	4770      	bx	lr
 800dd6c:	20000ec7 	.word	0x20000ec7

0800dd70 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800dd70:	b480      	push	{r7}
 800dd72:	b083      	sub	sp, #12
 800dd74:	af00      	add	r7, sp, #0
 800dd76:	4603      	mov	r3, r0
 800dd78:	6039      	str	r1, [r7, #0]
 800dd7a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800dd7c:	683b      	ldr	r3, [r7, #0]
 800dd7e:	2212      	movs	r2, #18
 800dd80:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800dd82:	4b03      	ldr	r3, [pc, #12]	@ (800dd90 <USBD_FS_DeviceDescriptor+0x20>)
}
 800dd84:	4618      	mov	r0, r3
 800dd86:	370c      	adds	r7, #12
 800dd88:	46bd      	mov	sp, r7
 800dd8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd8e:	4770      	bx	lr
 800dd90:	200000ec 	.word	0x200000ec

0800dd94 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800dd94:	b480      	push	{r7}
 800dd96:	b083      	sub	sp, #12
 800dd98:	af00      	add	r7, sp, #0
 800dd9a:	4603      	mov	r3, r0
 800dd9c:	6039      	str	r1, [r7, #0]
 800dd9e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800dda0:	683b      	ldr	r3, [r7, #0]
 800dda2:	2204      	movs	r2, #4
 800dda4:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800dda6:	4b03      	ldr	r3, [pc, #12]	@ (800ddb4 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800dda8:	4618      	mov	r0, r3
 800ddaa:	370c      	adds	r7, #12
 800ddac:	46bd      	mov	sp, r7
 800ddae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ddb2:	4770      	bx	lr
 800ddb4:	20000100 	.word	0x20000100

0800ddb8 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ddb8:	b580      	push	{r7, lr}
 800ddba:	b082      	sub	sp, #8
 800ddbc:	af00      	add	r7, sp, #0
 800ddbe:	4603      	mov	r3, r0
 800ddc0:	6039      	str	r1, [r7, #0]
 800ddc2:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800ddc4:	79fb      	ldrb	r3, [r7, #7]
 800ddc6:	2b00      	cmp	r3, #0
 800ddc8:	d105      	bne.n	800ddd6 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800ddca:	683a      	ldr	r2, [r7, #0]
 800ddcc:	4907      	ldr	r1, [pc, #28]	@ (800ddec <USBD_FS_ProductStrDescriptor+0x34>)
 800ddce:	4808      	ldr	r0, [pc, #32]	@ (800ddf0 <USBD_FS_ProductStrDescriptor+0x38>)
 800ddd0:	f7ff fdce 	bl	800d970 <USBD_GetString>
 800ddd4:	e004      	b.n	800dde0 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800ddd6:	683a      	ldr	r2, [r7, #0]
 800ddd8:	4904      	ldr	r1, [pc, #16]	@ (800ddec <USBD_FS_ProductStrDescriptor+0x34>)
 800ddda:	4805      	ldr	r0, [pc, #20]	@ (800ddf0 <USBD_FS_ProductStrDescriptor+0x38>)
 800dddc:	f7ff fdc8 	bl	800d970 <USBD_GetString>
  }
  return USBD_StrDesc;
 800dde0:	4b02      	ldr	r3, [pc, #8]	@ (800ddec <USBD_FS_ProductStrDescriptor+0x34>)
}
 800dde2:	4618      	mov	r0, r3
 800dde4:	3708      	adds	r7, #8
 800dde6:	46bd      	mov	sp, r7
 800dde8:	bd80      	pop	{r7, pc}
 800ddea:	bf00      	nop
 800ddec:	2000419c 	.word	0x2000419c
 800ddf0:	0800efb0 	.word	0x0800efb0

0800ddf4 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ddf4:	b580      	push	{r7, lr}
 800ddf6:	b082      	sub	sp, #8
 800ddf8:	af00      	add	r7, sp, #0
 800ddfa:	4603      	mov	r3, r0
 800ddfc:	6039      	str	r1, [r7, #0]
 800ddfe:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800de00:	683a      	ldr	r2, [r7, #0]
 800de02:	4904      	ldr	r1, [pc, #16]	@ (800de14 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800de04:	4804      	ldr	r0, [pc, #16]	@ (800de18 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800de06:	f7ff fdb3 	bl	800d970 <USBD_GetString>
  return USBD_StrDesc;
 800de0a:	4b02      	ldr	r3, [pc, #8]	@ (800de14 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800de0c:	4618      	mov	r0, r3
 800de0e:	3708      	adds	r7, #8
 800de10:	46bd      	mov	sp, r7
 800de12:	bd80      	pop	{r7, pc}
 800de14:	2000419c 	.word	0x2000419c
 800de18:	0800efc8 	.word	0x0800efc8

0800de1c <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800de1c:	b580      	push	{r7, lr}
 800de1e:	b082      	sub	sp, #8
 800de20:	af00      	add	r7, sp, #0
 800de22:	4603      	mov	r3, r0
 800de24:	6039      	str	r1, [r7, #0]
 800de26:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800de28:	683b      	ldr	r3, [r7, #0]
 800de2a:	221a      	movs	r2, #26
 800de2c:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800de2e:	f000 f843 	bl	800deb8 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800de32:	4b02      	ldr	r3, [pc, #8]	@ (800de3c <USBD_FS_SerialStrDescriptor+0x20>)
}
 800de34:	4618      	mov	r0, r3
 800de36:	3708      	adds	r7, #8
 800de38:	46bd      	mov	sp, r7
 800de3a:	bd80      	pop	{r7, pc}
 800de3c:	20000104 	.word	0x20000104

0800de40 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800de40:	b580      	push	{r7, lr}
 800de42:	b082      	sub	sp, #8
 800de44:	af00      	add	r7, sp, #0
 800de46:	4603      	mov	r3, r0
 800de48:	6039      	str	r1, [r7, #0]
 800de4a:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800de4c:	79fb      	ldrb	r3, [r7, #7]
 800de4e:	2b00      	cmp	r3, #0
 800de50:	d105      	bne.n	800de5e <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800de52:	683a      	ldr	r2, [r7, #0]
 800de54:	4907      	ldr	r1, [pc, #28]	@ (800de74 <USBD_FS_ConfigStrDescriptor+0x34>)
 800de56:	4808      	ldr	r0, [pc, #32]	@ (800de78 <USBD_FS_ConfigStrDescriptor+0x38>)
 800de58:	f7ff fd8a 	bl	800d970 <USBD_GetString>
 800de5c:	e004      	b.n	800de68 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800de5e:	683a      	ldr	r2, [r7, #0]
 800de60:	4904      	ldr	r1, [pc, #16]	@ (800de74 <USBD_FS_ConfigStrDescriptor+0x34>)
 800de62:	4805      	ldr	r0, [pc, #20]	@ (800de78 <USBD_FS_ConfigStrDescriptor+0x38>)
 800de64:	f7ff fd84 	bl	800d970 <USBD_GetString>
  }
  return USBD_StrDesc;
 800de68:	4b02      	ldr	r3, [pc, #8]	@ (800de74 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800de6a:	4618      	mov	r0, r3
 800de6c:	3708      	adds	r7, #8
 800de6e:	46bd      	mov	sp, r7
 800de70:	bd80      	pop	{r7, pc}
 800de72:	bf00      	nop
 800de74:	2000419c 	.word	0x2000419c
 800de78:	0800efdc 	.word	0x0800efdc

0800de7c <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800de7c:	b580      	push	{r7, lr}
 800de7e:	b082      	sub	sp, #8
 800de80:	af00      	add	r7, sp, #0
 800de82:	4603      	mov	r3, r0
 800de84:	6039      	str	r1, [r7, #0]
 800de86:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800de88:	79fb      	ldrb	r3, [r7, #7]
 800de8a:	2b00      	cmp	r3, #0
 800de8c:	d105      	bne.n	800de9a <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800de8e:	683a      	ldr	r2, [r7, #0]
 800de90:	4907      	ldr	r1, [pc, #28]	@ (800deb0 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800de92:	4808      	ldr	r0, [pc, #32]	@ (800deb4 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800de94:	f7ff fd6c 	bl	800d970 <USBD_GetString>
 800de98:	e004      	b.n	800dea4 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800de9a:	683a      	ldr	r2, [r7, #0]
 800de9c:	4904      	ldr	r1, [pc, #16]	@ (800deb0 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800de9e:	4805      	ldr	r0, [pc, #20]	@ (800deb4 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800dea0:	f7ff fd66 	bl	800d970 <USBD_GetString>
  }
  return USBD_StrDesc;
 800dea4:	4b02      	ldr	r3, [pc, #8]	@ (800deb0 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800dea6:	4618      	mov	r0, r3
 800dea8:	3708      	adds	r7, #8
 800deaa:	46bd      	mov	sp, r7
 800deac:	bd80      	pop	{r7, pc}
 800deae:	bf00      	nop
 800deb0:	2000419c 	.word	0x2000419c
 800deb4:	0800efe8 	.word	0x0800efe8

0800deb8 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800deb8:	b580      	push	{r7, lr}
 800deba:	b084      	sub	sp, #16
 800debc:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800debe:	4b0f      	ldr	r3, [pc, #60]	@ (800defc <Get_SerialNum+0x44>)
 800dec0:	681b      	ldr	r3, [r3, #0]
 800dec2:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800dec4:	4b0e      	ldr	r3, [pc, #56]	@ (800df00 <Get_SerialNum+0x48>)
 800dec6:	681b      	ldr	r3, [r3, #0]
 800dec8:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800deca:	4b0e      	ldr	r3, [pc, #56]	@ (800df04 <Get_SerialNum+0x4c>)
 800decc:	681b      	ldr	r3, [r3, #0]
 800dece:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800ded0:	68fa      	ldr	r2, [r7, #12]
 800ded2:	687b      	ldr	r3, [r7, #4]
 800ded4:	4413      	add	r3, r2
 800ded6:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800ded8:	68fb      	ldr	r3, [r7, #12]
 800deda:	2b00      	cmp	r3, #0
 800dedc:	d009      	beq.n	800def2 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800dede:	2208      	movs	r2, #8
 800dee0:	4909      	ldr	r1, [pc, #36]	@ (800df08 <Get_SerialNum+0x50>)
 800dee2:	68f8      	ldr	r0, [r7, #12]
 800dee4:	f000 f814 	bl	800df10 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800dee8:	2204      	movs	r2, #4
 800deea:	4908      	ldr	r1, [pc, #32]	@ (800df0c <Get_SerialNum+0x54>)
 800deec:	68b8      	ldr	r0, [r7, #8]
 800deee:	f000 f80f 	bl	800df10 <IntToUnicode>
  }
}
 800def2:	bf00      	nop
 800def4:	3710      	adds	r7, #16
 800def6:	46bd      	mov	sp, r7
 800def8:	bd80      	pop	{r7, pc}
 800defa:	bf00      	nop
 800defc:	1fff7a10 	.word	0x1fff7a10
 800df00:	1fff7a14 	.word	0x1fff7a14
 800df04:	1fff7a18 	.word	0x1fff7a18
 800df08:	20000106 	.word	0x20000106
 800df0c:	20000116 	.word	0x20000116

0800df10 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800df10:	b480      	push	{r7}
 800df12:	b087      	sub	sp, #28
 800df14:	af00      	add	r7, sp, #0
 800df16:	60f8      	str	r0, [r7, #12]
 800df18:	60b9      	str	r1, [r7, #8]
 800df1a:	4613      	mov	r3, r2
 800df1c:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800df1e:	2300      	movs	r3, #0
 800df20:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800df22:	2300      	movs	r3, #0
 800df24:	75fb      	strb	r3, [r7, #23]
 800df26:	e027      	b.n	800df78 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800df28:	68fb      	ldr	r3, [r7, #12]
 800df2a:	0f1b      	lsrs	r3, r3, #28
 800df2c:	2b09      	cmp	r3, #9
 800df2e:	d80b      	bhi.n	800df48 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800df30:	68fb      	ldr	r3, [r7, #12]
 800df32:	0f1b      	lsrs	r3, r3, #28
 800df34:	b2da      	uxtb	r2, r3
 800df36:	7dfb      	ldrb	r3, [r7, #23]
 800df38:	005b      	lsls	r3, r3, #1
 800df3a:	4619      	mov	r1, r3
 800df3c:	68bb      	ldr	r3, [r7, #8]
 800df3e:	440b      	add	r3, r1
 800df40:	3230      	adds	r2, #48	@ 0x30
 800df42:	b2d2      	uxtb	r2, r2
 800df44:	701a      	strb	r2, [r3, #0]
 800df46:	e00a      	b.n	800df5e <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800df48:	68fb      	ldr	r3, [r7, #12]
 800df4a:	0f1b      	lsrs	r3, r3, #28
 800df4c:	b2da      	uxtb	r2, r3
 800df4e:	7dfb      	ldrb	r3, [r7, #23]
 800df50:	005b      	lsls	r3, r3, #1
 800df52:	4619      	mov	r1, r3
 800df54:	68bb      	ldr	r3, [r7, #8]
 800df56:	440b      	add	r3, r1
 800df58:	3237      	adds	r2, #55	@ 0x37
 800df5a:	b2d2      	uxtb	r2, r2
 800df5c:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800df5e:	68fb      	ldr	r3, [r7, #12]
 800df60:	011b      	lsls	r3, r3, #4
 800df62:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800df64:	7dfb      	ldrb	r3, [r7, #23]
 800df66:	005b      	lsls	r3, r3, #1
 800df68:	3301      	adds	r3, #1
 800df6a:	68ba      	ldr	r2, [r7, #8]
 800df6c:	4413      	add	r3, r2
 800df6e:	2200      	movs	r2, #0
 800df70:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800df72:	7dfb      	ldrb	r3, [r7, #23]
 800df74:	3301      	adds	r3, #1
 800df76:	75fb      	strb	r3, [r7, #23]
 800df78:	7dfa      	ldrb	r2, [r7, #23]
 800df7a:	79fb      	ldrb	r3, [r7, #7]
 800df7c:	429a      	cmp	r2, r3
 800df7e:	d3d3      	bcc.n	800df28 <IntToUnicode+0x18>
  }
}
 800df80:	bf00      	nop
 800df82:	bf00      	nop
 800df84:	371c      	adds	r7, #28
 800df86:	46bd      	mov	sp, r7
 800df88:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df8c:	4770      	bx	lr
	...

0800df90 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800df90:	b580      	push	{r7, lr}
 800df92:	b08a      	sub	sp, #40	@ 0x28
 800df94:	af00      	add	r7, sp, #0
 800df96:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800df98:	f107 0314 	add.w	r3, r7, #20
 800df9c:	2200      	movs	r2, #0
 800df9e:	601a      	str	r2, [r3, #0]
 800dfa0:	605a      	str	r2, [r3, #4]
 800dfa2:	609a      	str	r2, [r3, #8]
 800dfa4:	60da      	str	r2, [r3, #12]
 800dfa6:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800dfa8:	687b      	ldr	r3, [r7, #4]
 800dfaa:	681b      	ldr	r3, [r3, #0]
 800dfac:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800dfb0:	d13a      	bne.n	800e028 <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800dfb2:	2300      	movs	r3, #0
 800dfb4:	613b      	str	r3, [r7, #16]
 800dfb6:	4b1e      	ldr	r3, [pc, #120]	@ (800e030 <HAL_PCD_MspInit+0xa0>)
 800dfb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800dfba:	4a1d      	ldr	r2, [pc, #116]	@ (800e030 <HAL_PCD_MspInit+0xa0>)
 800dfbc:	f043 0301 	orr.w	r3, r3, #1
 800dfc0:	6313      	str	r3, [r2, #48]	@ 0x30
 800dfc2:	4b1b      	ldr	r3, [pc, #108]	@ (800e030 <HAL_PCD_MspInit+0xa0>)
 800dfc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800dfc6:	f003 0301 	and.w	r3, r3, #1
 800dfca:	613b      	str	r3, [r7, #16]
 800dfcc:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800dfce:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800dfd2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800dfd4:	2302      	movs	r3, #2
 800dfd6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800dfd8:	2300      	movs	r3, #0
 800dfda:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800dfdc:	2303      	movs	r3, #3
 800dfde:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800dfe0:	230a      	movs	r3, #10
 800dfe2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800dfe4:	f107 0314 	add.w	r3, r7, #20
 800dfe8:	4619      	mov	r1, r3
 800dfea:	4812      	ldr	r0, [pc, #72]	@ (800e034 <HAL_PCD_MspInit+0xa4>)
 800dfec:	f7f7 fbc6 	bl	800577c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800dff0:	4b0f      	ldr	r3, [pc, #60]	@ (800e030 <HAL_PCD_MspInit+0xa0>)
 800dff2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800dff4:	4a0e      	ldr	r2, [pc, #56]	@ (800e030 <HAL_PCD_MspInit+0xa0>)
 800dff6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800dffa:	6353      	str	r3, [r2, #52]	@ 0x34
 800dffc:	2300      	movs	r3, #0
 800dffe:	60fb      	str	r3, [r7, #12]
 800e000:	4b0b      	ldr	r3, [pc, #44]	@ (800e030 <HAL_PCD_MspInit+0xa0>)
 800e002:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800e004:	4a0a      	ldr	r2, [pc, #40]	@ (800e030 <HAL_PCD_MspInit+0xa0>)
 800e006:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800e00a:	6453      	str	r3, [r2, #68]	@ 0x44
 800e00c:	4b08      	ldr	r3, [pc, #32]	@ (800e030 <HAL_PCD_MspInit+0xa0>)
 800e00e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800e010:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800e014:	60fb      	str	r3, [r7, #12]
 800e016:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800e018:	2200      	movs	r2, #0
 800e01a:	2100      	movs	r1, #0
 800e01c:	2043      	movs	r0, #67	@ 0x43
 800e01e:	f7f6 ff80 	bl	8004f22 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800e022:	2043      	movs	r0, #67	@ 0x43
 800e024:	f7f6 ff99 	bl	8004f5a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800e028:	bf00      	nop
 800e02a:	3728      	adds	r7, #40	@ 0x28
 800e02c:	46bd      	mov	sp, r7
 800e02e:	bd80      	pop	{r7, pc}
 800e030:	40023800 	.word	0x40023800
 800e034:	40020000 	.word	0x40020000

0800e038 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e038:	b580      	push	{r7, lr}
 800e03a:	b082      	sub	sp, #8
 800e03c:	af00      	add	r7, sp, #0
 800e03e:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800e040:	687b      	ldr	r3, [r7, #4]
 800e042:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 800e046:	687b      	ldr	r3, [r7, #4]
 800e048:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800e04c:	4619      	mov	r1, r3
 800e04e:	4610      	mov	r0, r2
 800e050:	f7fe fb15 	bl	800c67e <USBD_LL_SetupStage>
}
 800e054:	bf00      	nop
 800e056:	3708      	adds	r7, #8
 800e058:	46bd      	mov	sp, r7
 800e05a:	bd80      	pop	{r7, pc}

0800e05c <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e05c:	b580      	push	{r7, lr}
 800e05e:	b082      	sub	sp, #8
 800e060:	af00      	add	r7, sp, #0
 800e062:	6078      	str	r0, [r7, #4]
 800e064:	460b      	mov	r3, r1
 800e066:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800e068:	687b      	ldr	r3, [r7, #4]
 800e06a:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800e06e:	78fa      	ldrb	r2, [r7, #3]
 800e070:	6879      	ldr	r1, [r7, #4]
 800e072:	4613      	mov	r3, r2
 800e074:	00db      	lsls	r3, r3, #3
 800e076:	4413      	add	r3, r2
 800e078:	009b      	lsls	r3, r3, #2
 800e07a:	440b      	add	r3, r1
 800e07c:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800e080:	681a      	ldr	r2, [r3, #0]
 800e082:	78fb      	ldrb	r3, [r7, #3]
 800e084:	4619      	mov	r1, r3
 800e086:	f7fe fb4f 	bl	800c728 <USBD_LL_DataOutStage>
}
 800e08a:	bf00      	nop
 800e08c:	3708      	adds	r7, #8
 800e08e:	46bd      	mov	sp, r7
 800e090:	bd80      	pop	{r7, pc}

0800e092 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e092:	b580      	push	{r7, lr}
 800e094:	b082      	sub	sp, #8
 800e096:	af00      	add	r7, sp, #0
 800e098:	6078      	str	r0, [r7, #4]
 800e09a:	460b      	mov	r3, r1
 800e09c:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800e09e:	687b      	ldr	r3, [r7, #4]
 800e0a0:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800e0a4:	78fa      	ldrb	r2, [r7, #3]
 800e0a6:	6879      	ldr	r1, [r7, #4]
 800e0a8:	4613      	mov	r3, r2
 800e0aa:	00db      	lsls	r3, r3, #3
 800e0ac:	4413      	add	r3, r2
 800e0ae:	009b      	lsls	r3, r3, #2
 800e0b0:	440b      	add	r3, r1
 800e0b2:	3320      	adds	r3, #32
 800e0b4:	681a      	ldr	r2, [r3, #0]
 800e0b6:	78fb      	ldrb	r3, [r7, #3]
 800e0b8:	4619      	mov	r1, r3
 800e0ba:	f7fe fbf1 	bl	800c8a0 <USBD_LL_DataInStage>
}
 800e0be:	bf00      	nop
 800e0c0:	3708      	adds	r7, #8
 800e0c2:	46bd      	mov	sp, r7
 800e0c4:	bd80      	pop	{r7, pc}

0800e0c6 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e0c6:	b580      	push	{r7, lr}
 800e0c8:	b082      	sub	sp, #8
 800e0ca:	af00      	add	r7, sp, #0
 800e0cc:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800e0ce:	687b      	ldr	r3, [r7, #4]
 800e0d0:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800e0d4:	4618      	mov	r0, r3
 800e0d6:	f7fe fd35 	bl	800cb44 <USBD_LL_SOF>
}
 800e0da:	bf00      	nop
 800e0dc:	3708      	adds	r7, #8
 800e0de:	46bd      	mov	sp, r7
 800e0e0:	bd80      	pop	{r7, pc}

0800e0e2 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e0e2:	b580      	push	{r7, lr}
 800e0e4:	b084      	sub	sp, #16
 800e0e6:	af00      	add	r7, sp, #0
 800e0e8:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800e0ea:	2301      	movs	r3, #1
 800e0ec:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800e0ee:	687b      	ldr	r3, [r7, #4]
 800e0f0:	79db      	ldrb	r3, [r3, #7]
 800e0f2:	2b00      	cmp	r3, #0
 800e0f4:	d102      	bne.n	800e0fc <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 800e0f6:	2300      	movs	r3, #0
 800e0f8:	73fb      	strb	r3, [r7, #15]
 800e0fa:	e008      	b.n	800e10e <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800e0fc:	687b      	ldr	r3, [r7, #4]
 800e0fe:	79db      	ldrb	r3, [r3, #7]
 800e100:	2b02      	cmp	r3, #2
 800e102:	d102      	bne.n	800e10a <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 800e104:	2301      	movs	r3, #1
 800e106:	73fb      	strb	r3, [r7, #15]
 800e108:	e001      	b.n	800e10e <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800e10a:	f7f4 f975 	bl	80023f8 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800e10e:	687b      	ldr	r3, [r7, #4]
 800e110:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800e114:	7bfa      	ldrb	r2, [r7, #15]
 800e116:	4611      	mov	r1, r2
 800e118:	4618      	mov	r0, r3
 800e11a:	f7fe fccf 	bl	800cabc <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800e11e:	687b      	ldr	r3, [r7, #4]
 800e120:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800e124:	4618      	mov	r0, r3
 800e126:	f7fe fc76 	bl	800ca16 <USBD_LL_Reset>
}
 800e12a:	bf00      	nop
 800e12c:	3710      	adds	r7, #16
 800e12e:	46bd      	mov	sp, r7
 800e130:	bd80      	pop	{r7, pc}
	...

0800e134 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e134:	b580      	push	{r7, lr}
 800e136:	b082      	sub	sp, #8
 800e138:	af00      	add	r7, sp, #0
 800e13a:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800e13c:	687b      	ldr	r3, [r7, #4]
 800e13e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800e142:	4618      	mov	r0, r3
 800e144:	f7fe fcca 	bl	800cadc <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800e148:	687b      	ldr	r3, [r7, #4]
 800e14a:	681b      	ldr	r3, [r3, #0]
 800e14c:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800e150:	681b      	ldr	r3, [r3, #0]
 800e152:	687a      	ldr	r2, [r7, #4]
 800e154:	6812      	ldr	r2, [r2, #0]
 800e156:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800e15a:	f043 0301 	orr.w	r3, r3, #1
 800e15e:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800e160:	687b      	ldr	r3, [r7, #4]
 800e162:	7adb      	ldrb	r3, [r3, #11]
 800e164:	2b00      	cmp	r3, #0
 800e166:	d005      	beq.n	800e174 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800e168:	4b04      	ldr	r3, [pc, #16]	@ (800e17c <HAL_PCD_SuspendCallback+0x48>)
 800e16a:	691b      	ldr	r3, [r3, #16]
 800e16c:	4a03      	ldr	r2, [pc, #12]	@ (800e17c <HAL_PCD_SuspendCallback+0x48>)
 800e16e:	f043 0306 	orr.w	r3, r3, #6
 800e172:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800e174:	bf00      	nop
 800e176:	3708      	adds	r7, #8
 800e178:	46bd      	mov	sp, r7
 800e17a:	bd80      	pop	{r7, pc}
 800e17c:	e000ed00 	.word	0xe000ed00

0800e180 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e180:	b580      	push	{r7, lr}
 800e182:	b082      	sub	sp, #8
 800e184:	af00      	add	r7, sp, #0
 800e186:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800e188:	687b      	ldr	r3, [r7, #4]
 800e18a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800e18e:	4618      	mov	r0, r3
 800e190:	f7fe fcc0 	bl	800cb14 <USBD_LL_Resume>
}
 800e194:	bf00      	nop
 800e196:	3708      	adds	r7, #8
 800e198:	46bd      	mov	sp, r7
 800e19a:	bd80      	pop	{r7, pc}

0800e19c <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e19c:	b580      	push	{r7, lr}
 800e19e:	b082      	sub	sp, #8
 800e1a0:	af00      	add	r7, sp, #0
 800e1a2:	6078      	str	r0, [r7, #4]
 800e1a4:	460b      	mov	r3, r1
 800e1a6:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800e1a8:	687b      	ldr	r3, [r7, #4]
 800e1aa:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800e1ae:	78fa      	ldrb	r2, [r7, #3]
 800e1b0:	4611      	mov	r1, r2
 800e1b2:	4618      	mov	r0, r3
 800e1b4:	f7fe fd18 	bl	800cbe8 <USBD_LL_IsoOUTIncomplete>
}
 800e1b8:	bf00      	nop
 800e1ba:	3708      	adds	r7, #8
 800e1bc:	46bd      	mov	sp, r7
 800e1be:	bd80      	pop	{r7, pc}

0800e1c0 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e1c0:	b580      	push	{r7, lr}
 800e1c2:	b082      	sub	sp, #8
 800e1c4:	af00      	add	r7, sp, #0
 800e1c6:	6078      	str	r0, [r7, #4]
 800e1c8:	460b      	mov	r3, r1
 800e1ca:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800e1cc:	687b      	ldr	r3, [r7, #4]
 800e1ce:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800e1d2:	78fa      	ldrb	r2, [r7, #3]
 800e1d4:	4611      	mov	r1, r2
 800e1d6:	4618      	mov	r0, r3
 800e1d8:	f7fe fcd4 	bl	800cb84 <USBD_LL_IsoINIncomplete>
}
 800e1dc:	bf00      	nop
 800e1de:	3708      	adds	r7, #8
 800e1e0:	46bd      	mov	sp, r7
 800e1e2:	bd80      	pop	{r7, pc}

0800e1e4 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e1e4:	b580      	push	{r7, lr}
 800e1e6:	b082      	sub	sp, #8
 800e1e8:	af00      	add	r7, sp, #0
 800e1ea:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800e1ec:	687b      	ldr	r3, [r7, #4]
 800e1ee:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800e1f2:	4618      	mov	r0, r3
 800e1f4:	f7fe fd2a 	bl	800cc4c <USBD_LL_DevConnected>
}
 800e1f8:	bf00      	nop
 800e1fa:	3708      	adds	r7, #8
 800e1fc:	46bd      	mov	sp, r7
 800e1fe:	bd80      	pop	{r7, pc}

0800e200 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e200:	b580      	push	{r7, lr}
 800e202:	b082      	sub	sp, #8
 800e204:	af00      	add	r7, sp, #0
 800e206:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800e208:	687b      	ldr	r3, [r7, #4]
 800e20a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800e20e:	4618      	mov	r0, r3
 800e210:	f7fe fd27 	bl	800cc62 <USBD_LL_DevDisconnected>
}
 800e214:	bf00      	nop
 800e216:	3708      	adds	r7, #8
 800e218:	46bd      	mov	sp, r7
 800e21a:	bd80      	pop	{r7, pc}

0800e21c <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800e21c:	b580      	push	{r7, lr}
 800e21e:	b082      	sub	sp, #8
 800e220:	af00      	add	r7, sp, #0
 800e222:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800e224:	687b      	ldr	r3, [r7, #4]
 800e226:	781b      	ldrb	r3, [r3, #0]
 800e228:	2b00      	cmp	r3, #0
 800e22a:	d13c      	bne.n	800e2a6 <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800e22c:	4a20      	ldr	r2, [pc, #128]	@ (800e2b0 <USBD_LL_Init+0x94>)
 800e22e:	687b      	ldr	r3, [r7, #4]
 800e230:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 800e234:	687b      	ldr	r3, [r7, #4]
 800e236:	4a1e      	ldr	r2, [pc, #120]	@ (800e2b0 <USBD_LL_Init+0x94>)
 800e238:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800e23c:	4b1c      	ldr	r3, [pc, #112]	@ (800e2b0 <USBD_LL_Init+0x94>)
 800e23e:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800e242:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800e244:	4b1a      	ldr	r3, [pc, #104]	@ (800e2b0 <USBD_LL_Init+0x94>)
 800e246:	2204      	movs	r2, #4
 800e248:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800e24a:	4b19      	ldr	r3, [pc, #100]	@ (800e2b0 <USBD_LL_Init+0x94>)
 800e24c:	2202      	movs	r2, #2
 800e24e:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800e250:	4b17      	ldr	r3, [pc, #92]	@ (800e2b0 <USBD_LL_Init+0x94>)
 800e252:	2200      	movs	r2, #0
 800e254:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800e256:	4b16      	ldr	r3, [pc, #88]	@ (800e2b0 <USBD_LL_Init+0x94>)
 800e258:	2202      	movs	r2, #2
 800e25a:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800e25c:	4b14      	ldr	r3, [pc, #80]	@ (800e2b0 <USBD_LL_Init+0x94>)
 800e25e:	2200      	movs	r2, #0
 800e260:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800e262:	4b13      	ldr	r3, [pc, #76]	@ (800e2b0 <USBD_LL_Init+0x94>)
 800e264:	2200      	movs	r2, #0
 800e266:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800e268:	4b11      	ldr	r3, [pc, #68]	@ (800e2b0 <USBD_LL_Init+0x94>)
 800e26a:	2200      	movs	r2, #0
 800e26c:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800e26e:	4b10      	ldr	r3, [pc, #64]	@ (800e2b0 <USBD_LL_Init+0x94>)
 800e270:	2200      	movs	r2, #0
 800e272:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800e274:	4b0e      	ldr	r3, [pc, #56]	@ (800e2b0 <USBD_LL_Init+0x94>)
 800e276:	2200      	movs	r2, #0
 800e278:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800e27a:	480d      	ldr	r0, [pc, #52]	@ (800e2b0 <USBD_LL_Init+0x94>)
 800e27c:	f7f7 fc5b 	bl	8005b36 <HAL_PCD_Init>
 800e280:	4603      	mov	r3, r0
 800e282:	2b00      	cmp	r3, #0
 800e284:	d001      	beq.n	800e28a <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800e286:	f7f4 f8b7 	bl	80023f8 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800e28a:	2180      	movs	r1, #128	@ 0x80
 800e28c:	4808      	ldr	r0, [pc, #32]	@ (800e2b0 <USBD_LL_Init+0x94>)
 800e28e:	f7f8 fe88 	bl	8006fa2 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800e292:	2240      	movs	r2, #64	@ 0x40
 800e294:	2100      	movs	r1, #0
 800e296:	4806      	ldr	r0, [pc, #24]	@ (800e2b0 <USBD_LL_Init+0x94>)
 800e298:	f7f8 fe3c 	bl	8006f14 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800e29c:	2280      	movs	r2, #128	@ 0x80
 800e29e:	2101      	movs	r1, #1
 800e2a0:	4803      	ldr	r0, [pc, #12]	@ (800e2b0 <USBD_LL_Init+0x94>)
 800e2a2:	f7f8 fe37 	bl	8006f14 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800e2a6:	2300      	movs	r3, #0
}
 800e2a8:	4618      	mov	r0, r3
 800e2aa:	3708      	adds	r7, #8
 800e2ac:	46bd      	mov	sp, r7
 800e2ae:	bd80      	pop	{r7, pc}
 800e2b0:	2000439c 	.word	0x2000439c

0800e2b4 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800e2b4:	b580      	push	{r7, lr}
 800e2b6:	b084      	sub	sp, #16
 800e2b8:	af00      	add	r7, sp, #0
 800e2ba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e2bc:	2300      	movs	r3, #0
 800e2be:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e2c0:	2300      	movs	r3, #0
 800e2c2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800e2c4:	687b      	ldr	r3, [r7, #4]
 800e2c6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800e2ca:	4618      	mov	r0, r3
 800e2cc:	f7f7 fd42 	bl	8005d54 <HAL_PCD_Start>
 800e2d0:	4603      	mov	r3, r0
 800e2d2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e2d4:	7bfb      	ldrb	r3, [r7, #15]
 800e2d6:	4618      	mov	r0, r3
 800e2d8:	f000 f942 	bl	800e560 <USBD_Get_USB_Status>
 800e2dc:	4603      	mov	r3, r0
 800e2de:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e2e0:	7bbb      	ldrb	r3, [r7, #14]
}
 800e2e2:	4618      	mov	r0, r3
 800e2e4:	3710      	adds	r7, #16
 800e2e6:	46bd      	mov	sp, r7
 800e2e8:	bd80      	pop	{r7, pc}

0800e2ea <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800e2ea:	b580      	push	{r7, lr}
 800e2ec:	b084      	sub	sp, #16
 800e2ee:	af00      	add	r7, sp, #0
 800e2f0:	6078      	str	r0, [r7, #4]
 800e2f2:	4608      	mov	r0, r1
 800e2f4:	4611      	mov	r1, r2
 800e2f6:	461a      	mov	r2, r3
 800e2f8:	4603      	mov	r3, r0
 800e2fa:	70fb      	strb	r3, [r7, #3]
 800e2fc:	460b      	mov	r3, r1
 800e2fe:	70bb      	strb	r3, [r7, #2]
 800e300:	4613      	mov	r3, r2
 800e302:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e304:	2300      	movs	r3, #0
 800e306:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e308:	2300      	movs	r3, #0
 800e30a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800e30c:	687b      	ldr	r3, [r7, #4]
 800e30e:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800e312:	78bb      	ldrb	r3, [r7, #2]
 800e314:	883a      	ldrh	r2, [r7, #0]
 800e316:	78f9      	ldrb	r1, [r7, #3]
 800e318:	f7f8 fa16 	bl	8006748 <HAL_PCD_EP_Open>
 800e31c:	4603      	mov	r3, r0
 800e31e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e320:	7bfb      	ldrb	r3, [r7, #15]
 800e322:	4618      	mov	r0, r3
 800e324:	f000 f91c 	bl	800e560 <USBD_Get_USB_Status>
 800e328:	4603      	mov	r3, r0
 800e32a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e32c:	7bbb      	ldrb	r3, [r7, #14]
}
 800e32e:	4618      	mov	r0, r3
 800e330:	3710      	adds	r7, #16
 800e332:	46bd      	mov	sp, r7
 800e334:	bd80      	pop	{r7, pc}

0800e336 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e336:	b580      	push	{r7, lr}
 800e338:	b084      	sub	sp, #16
 800e33a:	af00      	add	r7, sp, #0
 800e33c:	6078      	str	r0, [r7, #4]
 800e33e:	460b      	mov	r3, r1
 800e340:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e342:	2300      	movs	r3, #0
 800e344:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e346:	2300      	movs	r3, #0
 800e348:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800e34a:	687b      	ldr	r3, [r7, #4]
 800e34c:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800e350:	78fa      	ldrb	r2, [r7, #3]
 800e352:	4611      	mov	r1, r2
 800e354:	4618      	mov	r0, r3
 800e356:	f7f8 fa61 	bl	800681c <HAL_PCD_EP_Close>
 800e35a:	4603      	mov	r3, r0
 800e35c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e35e:	7bfb      	ldrb	r3, [r7, #15]
 800e360:	4618      	mov	r0, r3
 800e362:	f000 f8fd 	bl	800e560 <USBD_Get_USB_Status>
 800e366:	4603      	mov	r3, r0
 800e368:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e36a:	7bbb      	ldrb	r3, [r7, #14]
}
 800e36c:	4618      	mov	r0, r3
 800e36e:	3710      	adds	r7, #16
 800e370:	46bd      	mov	sp, r7
 800e372:	bd80      	pop	{r7, pc}

0800e374 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e374:	b580      	push	{r7, lr}
 800e376:	b084      	sub	sp, #16
 800e378:	af00      	add	r7, sp, #0
 800e37a:	6078      	str	r0, [r7, #4]
 800e37c:	460b      	mov	r3, r1
 800e37e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e380:	2300      	movs	r3, #0
 800e382:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e384:	2300      	movs	r3, #0
 800e386:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800e388:	687b      	ldr	r3, [r7, #4]
 800e38a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800e38e:	78fa      	ldrb	r2, [r7, #3]
 800e390:	4611      	mov	r1, r2
 800e392:	4618      	mov	r0, r3
 800e394:	f7f8 fb19 	bl	80069ca <HAL_PCD_EP_SetStall>
 800e398:	4603      	mov	r3, r0
 800e39a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e39c:	7bfb      	ldrb	r3, [r7, #15]
 800e39e:	4618      	mov	r0, r3
 800e3a0:	f000 f8de 	bl	800e560 <USBD_Get_USB_Status>
 800e3a4:	4603      	mov	r3, r0
 800e3a6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e3a8:	7bbb      	ldrb	r3, [r7, #14]
}
 800e3aa:	4618      	mov	r0, r3
 800e3ac:	3710      	adds	r7, #16
 800e3ae:	46bd      	mov	sp, r7
 800e3b0:	bd80      	pop	{r7, pc}

0800e3b2 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e3b2:	b580      	push	{r7, lr}
 800e3b4:	b084      	sub	sp, #16
 800e3b6:	af00      	add	r7, sp, #0
 800e3b8:	6078      	str	r0, [r7, #4]
 800e3ba:	460b      	mov	r3, r1
 800e3bc:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e3be:	2300      	movs	r3, #0
 800e3c0:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e3c2:	2300      	movs	r3, #0
 800e3c4:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800e3c6:	687b      	ldr	r3, [r7, #4]
 800e3c8:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800e3cc:	78fa      	ldrb	r2, [r7, #3]
 800e3ce:	4611      	mov	r1, r2
 800e3d0:	4618      	mov	r0, r3
 800e3d2:	f7f8 fb5d 	bl	8006a90 <HAL_PCD_EP_ClrStall>
 800e3d6:	4603      	mov	r3, r0
 800e3d8:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e3da:	7bfb      	ldrb	r3, [r7, #15]
 800e3dc:	4618      	mov	r0, r3
 800e3de:	f000 f8bf 	bl	800e560 <USBD_Get_USB_Status>
 800e3e2:	4603      	mov	r3, r0
 800e3e4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e3e6:	7bbb      	ldrb	r3, [r7, #14]
}
 800e3e8:	4618      	mov	r0, r3
 800e3ea:	3710      	adds	r7, #16
 800e3ec:	46bd      	mov	sp, r7
 800e3ee:	bd80      	pop	{r7, pc}

0800e3f0 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e3f0:	b480      	push	{r7}
 800e3f2:	b085      	sub	sp, #20
 800e3f4:	af00      	add	r7, sp, #0
 800e3f6:	6078      	str	r0, [r7, #4]
 800e3f8:	460b      	mov	r3, r1
 800e3fa:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800e3fc:	687b      	ldr	r3, [r7, #4]
 800e3fe:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800e402:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800e404:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800e408:	2b00      	cmp	r3, #0
 800e40a:	da0b      	bge.n	800e424 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800e40c:	78fb      	ldrb	r3, [r7, #3]
 800e40e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800e412:	68f9      	ldr	r1, [r7, #12]
 800e414:	4613      	mov	r3, r2
 800e416:	00db      	lsls	r3, r3, #3
 800e418:	4413      	add	r3, r2
 800e41a:	009b      	lsls	r3, r3, #2
 800e41c:	440b      	add	r3, r1
 800e41e:	3316      	adds	r3, #22
 800e420:	781b      	ldrb	r3, [r3, #0]
 800e422:	e00b      	b.n	800e43c <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800e424:	78fb      	ldrb	r3, [r7, #3]
 800e426:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800e42a:	68f9      	ldr	r1, [r7, #12]
 800e42c:	4613      	mov	r3, r2
 800e42e:	00db      	lsls	r3, r3, #3
 800e430:	4413      	add	r3, r2
 800e432:	009b      	lsls	r3, r3, #2
 800e434:	440b      	add	r3, r1
 800e436:	f203 2356 	addw	r3, r3, #598	@ 0x256
 800e43a:	781b      	ldrb	r3, [r3, #0]
  }
}
 800e43c:	4618      	mov	r0, r3
 800e43e:	3714      	adds	r7, #20
 800e440:	46bd      	mov	sp, r7
 800e442:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e446:	4770      	bx	lr

0800e448 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800e448:	b580      	push	{r7, lr}
 800e44a:	b084      	sub	sp, #16
 800e44c:	af00      	add	r7, sp, #0
 800e44e:	6078      	str	r0, [r7, #4]
 800e450:	460b      	mov	r3, r1
 800e452:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e454:	2300      	movs	r3, #0
 800e456:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e458:	2300      	movs	r3, #0
 800e45a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800e45c:	687b      	ldr	r3, [r7, #4]
 800e45e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800e462:	78fa      	ldrb	r2, [r7, #3]
 800e464:	4611      	mov	r1, r2
 800e466:	4618      	mov	r0, r3
 800e468:	f7f8 f94a 	bl	8006700 <HAL_PCD_SetAddress>
 800e46c:	4603      	mov	r3, r0
 800e46e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e470:	7bfb      	ldrb	r3, [r7, #15]
 800e472:	4618      	mov	r0, r3
 800e474:	f000 f874 	bl	800e560 <USBD_Get_USB_Status>
 800e478:	4603      	mov	r3, r0
 800e47a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e47c:	7bbb      	ldrb	r3, [r7, #14]
}
 800e47e:	4618      	mov	r0, r3
 800e480:	3710      	adds	r7, #16
 800e482:	46bd      	mov	sp, r7
 800e484:	bd80      	pop	{r7, pc}

0800e486 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800e486:	b580      	push	{r7, lr}
 800e488:	b086      	sub	sp, #24
 800e48a:	af00      	add	r7, sp, #0
 800e48c:	60f8      	str	r0, [r7, #12]
 800e48e:	607a      	str	r2, [r7, #4]
 800e490:	603b      	str	r3, [r7, #0]
 800e492:	460b      	mov	r3, r1
 800e494:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e496:	2300      	movs	r3, #0
 800e498:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e49a:	2300      	movs	r3, #0
 800e49c:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800e49e:	68fb      	ldr	r3, [r7, #12]
 800e4a0:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800e4a4:	7af9      	ldrb	r1, [r7, #11]
 800e4a6:	683b      	ldr	r3, [r7, #0]
 800e4a8:	687a      	ldr	r2, [r7, #4]
 800e4aa:	f7f8 fa54 	bl	8006956 <HAL_PCD_EP_Transmit>
 800e4ae:	4603      	mov	r3, r0
 800e4b0:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e4b2:	7dfb      	ldrb	r3, [r7, #23]
 800e4b4:	4618      	mov	r0, r3
 800e4b6:	f000 f853 	bl	800e560 <USBD_Get_USB_Status>
 800e4ba:	4603      	mov	r3, r0
 800e4bc:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800e4be:	7dbb      	ldrb	r3, [r7, #22]
}
 800e4c0:	4618      	mov	r0, r3
 800e4c2:	3718      	adds	r7, #24
 800e4c4:	46bd      	mov	sp, r7
 800e4c6:	bd80      	pop	{r7, pc}

0800e4c8 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800e4c8:	b580      	push	{r7, lr}
 800e4ca:	b086      	sub	sp, #24
 800e4cc:	af00      	add	r7, sp, #0
 800e4ce:	60f8      	str	r0, [r7, #12]
 800e4d0:	607a      	str	r2, [r7, #4]
 800e4d2:	603b      	str	r3, [r7, #0]
 800e4d4:	460b      	mov	r3, r1
 800e4d6:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e4d8:	2300      	movs	r3, #0
 800e4da:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e4dc:	2300      	movs	r3, #0
 800e4de:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800e4e0:	68fb      	ldr	r3, [r7, #12]
 800e4e2:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800e4e6:	7af9      	ldrb	r1, [r7, #11]
 800e4e8:	683b      	ldr	r3, [r7, #0]
 800e4ea:	687a      	ldr	r2, [r7, #4]
 800e4ec:	f7f8 f9e0 	bl	80068b0 <HAL_PCD_EP_Receive>
 800e4f0:	4603      	mov	r3, r0
 800e4f2:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e4f4:	7dfb      	ldrb	r3, [r7, #23]
 800e4f6:	4618      	mov	r0, r3
 800e4f8:	f000 f832 	bl	800e560 <USBD_Get_USB_Status>
 800e4fc:	4603      	mov	r3, r0
 800e4fe:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800e500:	7dbb      	ldrb	r3, [r7, #22]
}
 800e502:	4618      	mov	r0, r3
 800e504:	3718      	adds	r7, #24
 800e506:	46bd      	mov	sp, r7
 800e508:	bd80      	pop	{r7, pc}

0800e50a <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e50a:	b580      	push	{r7, lr}
 800e50c:	b082      	sub	sp, #8
 800e50e:	af00      	add	r7, sp, #0
 800e510:	6078      	str	r0, [r7, #4]
 800e512:	460b      	mov	r3, r1
 800e514:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800e516:	687b      	ldr	r3, [r7, #4]
 800e518:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800e51c:	78fa      	ldrb	r2, [r7, #3]
 800e51e:	4611      	mov	r1, r2
 800e520:	4618      	mov	r0, r3
 800e522:	f7f8 fa00 	bl	8006926 <HAL_PCD_EP_GetRxCount>
 800e526:	4603      	mov	r3, r0
}
 800e528:	4618      	mov	r0, r3
 800e52a:	3708      	adds	r7, #8
 800e52c:	46bd      	mov	sp, r7
 800e52e:	bd80      	pop	{r7, pc}

0800e530 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800e530:	b480      	push	{r7}
 800e532:	b083      	sub	sp, #12
 800e534:	af00      	add	r7, sp, #0
 800e536:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800e538:	4b03      	ldr	r3, [pc, #12]	@ (800e548 <USBD_static_malloc+0x18>)
}
 800e53a:	4618      	mov	r0, r3
 800e53c:	370c      	adds	r7, #12
 800e53e:	46bd      	mov	sp, r7
 800e540:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e544:	4770      	bx	lr
 800e546:	bf00      	nop
 800e548:	20004880 	.word	0x20004880

0800e54c <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800e54c:	b480      	push	{r7}
 800e54e:	b083      	sub	sp, #12
 800e550:	af00      	add	r7, sp, #0
 800e552:	6078      	str	r0, [r7, #4]

}
 800e554:	bf00      	nop
 800e556:	370c      	adds	r7, #12
 800e558:	46bd      	mov	sp, r7
 800e55a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e55e:	4770      	bx	lr

0800e560 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800e560:	b480      	push	{r7}
 800e562:	b085      	sub	sp, #20
 800e564:	af00      	add	r7, sp, #0
 800e566:	4603      	mov	r3, r0
 800e568:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e56a:	2300      	movs	r3, #0
 800e56c:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800e56e:	79fb      	ldrb	r3, [r7, #7]
 800e570:	2b03      	cmp	r3, #3
 800e572:	d817      	bhi.n	800e5a4 <USBD_Get_USB_Status+0x44>
 800e574:	a201      	add	r2, pc, #4	@ (adr r2, 800e57c <USBD_Get_USB_Status+0x1c>)
 800e576:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e57a:	bf00      	nop
 800e57c:	0800e58d 	.word	0x0800e58d
 800e580:	0800e593 	.word	0x0800e593
 800e584:	0800e599 	.word	0x0800e599
 800e588:	0800e59f 	.word	0x0800e59f
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800e58c:	2300      	movs	r3, #0
 800e58e:	73fb      	strb	r3, [r7, #15]
    break;
 800e590:	e00b      	b.n	800e5aa <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800e592:	2303      	movs	r3, #3
 800e594:	73fb      	strb	r3, [r7, #15]
    break;
 800e596:	e008      	b.n	800e5aa <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800e598:	2301      	movs	r3, #1
 800e59a:	73fb      	strb	r3, [r7, #15]
    break;
 800e59c:	e005      	b.n	800e5aa <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800e59e:	2303      	movs	r3, #3
 800e5a0:	73fb      	strb	r3, [r7, #15]
    break;
 800e5a2:	e002      	b.n	800e5aa <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800e5a4:	2303      	movs	r3, #3
 800e5a6:	73fb      	strb	r3, [r7, #15]
    break;
 800e5a8:	bf00      	nop
  }
  return usb_status;
 800e5aa:	7bfb      	ldrb	r3, [r7, #15]
}
 800e5ac:	4618      	mov	r0, r3
 800e5ae:	3714      	adds	r7, #20
 800e5b0:	46bd      	mov	sp, r7
 800e5b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e5b6:	4770      	bx	lr

0800e5b8 <sniprintf>:
 800e5b8:	b40c      	push	{r2, r3}
 800e5ba:	b530      	push	{r4, r5, lr}
 800e5bc:	4b18      	ldr	r3, [pc, #96]	@ (800e620 <sniprintf+0x68>)
 800e5be:	1e0c      	subs	r4, r1, #0
 800e5c0:	681d      	ldr	r5, [r3, #0]
 800e5c2:	b09d      	sub	sp, #116	@ 0x74
 800e5c4:	da08      	bge.n	800e5d8 <sniprintf+0x20>
 800e5c6:	238b      	movs	r3, #139	@ 0x8b
 800e5c8:	602b      	str	r3, [r5, #0]
 800e5ca:	f04f 30ff 	mov.w	r0, #4294967295
 800e5ce:	b01d      	add	sp, #116	@ 0x74
 800e5d0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800e5d4:	b002      	add	sp, #8
 800e5d6:	4770      	bx	lr
 800e5d8:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800e5dc:	f8ad 3014 	strh.w	r3, [sp, #20]
 800e5e0:	f04f 0300 	mov.w	r3, #0
 800e5e4:	931b      	str	r3, [sp, #108]	@ 0x6c
 800e5e6:	bf14      	ite	ne
 800e5e8:	f104 33ff 	addne.w	r3, r4, #4294967295
 800e5ec:	4623      	moveq	r3, r4
 800e5ee:	9304      	str	r3, [sp, #16]
 800e5f0:	9307      	str	r3, [sp, #28]
 800e5f2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800e5f6:	9002      	str	r0, [sp, #8]
 800e5f8:	9006      	str	r0, [sp, #24]
 800e5fa:	f8ad 3016 	strh.w	r3, [sp, #22]
 800e5fe:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800e600:	ab21      	add	r3, sp, #132	@ 0x84
 800e602:	a902      	add	r1, sp, #8
 800e604:	4628      	mov	r0, r5
 800e606:	9301      	str	r3, [sp, #4]
 800e608:	f000 f9a2 	bl	800e950 <_svfiprintf_r>
 800e60c:	1c43      	adds	r3, r0, #1
 800e60e:	bfbc      	itt	lt
 800e610:	238b      	movlt	r3, #139	@ 0x8b
 800e612:	602b      	strlt	r3, [r5, #0]
 800e614:	2c00      	cmp	r4, #0
 800e616:	d0da      	beq.n	800e5ce <sniprintf+0x16>
 800e618:	9b02      	ldr	r3, [sp, #8]
 800e61a:	2200      	movs	r2, #0
 800e61c:	701a      	strb	r2, [r3, #0]
 800e61e:	e7d6      	b.n	800e5ce <sniprintf+0x16>
 800e620:	20000120 	.word	0x20000120

0800e624 <memset>:
 800e624:	4402      	add	r2, r0
 800e626:	4603      	mov	r3, r0
 800e628:	4293      	cmp	r3, r2
 800e62a:	d100      	bne.n	800e62e <memset+0xa>
 800e62c:	4770      	bx	lr
 800e62e:	f803 1b01 	strb.w	r1, [r3], #1
 800e632:	e7f9      	b.n	800e628 <memset+0x4>

0800e634 <__errno>:
 800e634:	4b01      	ldr	r3, [pc, #4]	@ (800e63c <__errno+0x8>)
 800e636:	6818      	ldr	r0, [r3, #0]
 800e638:	4770      	bx	lr
 800e63a:	bf00      	nop
 800e63c:	20000120 	.word	0x20000120

0800e640 <__libc_init_array>:
 800e640:	b570      	push	{r4, r5, r6, lr}
 800e642:	4d0d      	ldr	r5, [pc, #52]	@ (800e678 <__libc_init_array+0x38>)
 800e644:	4c0d      	ldr	r4, [pc, #52]	@ (800e67c <__libc_init_array+0x3c>)
 800e646:	1b64      	subs	r4, r4, r5
 800e648:	10a4      	asrs	r4, r4, #2
 800e64a:	2600      	movs	r6, #0
 800e64c:	42a6      	cmp	r6, r4
 800e64e:	d109      	bne.n	800e664 <__libc_init_array+0x24>
 800e650:	4d0b      	ldr	r5, [pc, #44]	@ (800e680 <__libc_init_array+0x40>)
 800e652:	4c0c      	ldr	r4, [pc, #48]	@ (800e684 <__libc_init_array+0x44>)
 800e654:	f000 fc64 	bl	800ef20 <_init>
 800e658:	1b64      	subs	r4, r4, r5
 800e65a:	10a4      	asrs	r4, r4, #2
 800e65c:	2600      	movs	r6, #0
 800e65e:	42a6      	cmp	r6, r4
 800e660:	d105      	bne.n	800e66e <__libc_init_array+0x2e>
 800e662:	bd70      	pop	{r4, r5, r6, pc}
 800e664:	f855 3b04 	ldr.w	r3, [r5], #4
 800e668:	4798      	blx	r3
 800e66a:	3601      	adds	r6, #1
 800e66c:	e7ee      	b.n	800e64c <__libc_init_array+0xc>
 800e66e:	f855 3b04 	ldr.w	r3, [r5], #4
 800e672:	4798      	blx	r3
 800e674:	3601      	adds	r6, #1
 800e676:	e7f2      	b.n	800e65e <__libc_init_array+0x1e>
 800e678:	0800f0c8 	.word	0x0800f0c8
 800e67c:	0800f0c8 	.word	0x0800f0c8
 800e680:	0800f0c8 	.word	0x0800f0c8
 800e684:	0800f0cc 	.word	0x0800f0cc

0800e688 <__retarget_lock_acquire_recursive>:
 800e688:	4770      	bx	lr

0800e68a <__retarget_lock_release_recursive>:
 800e68a:	4770      	bx	lr

0800e68c <memcpy>:
 800e68c:	440a      	add	r2, r1
 800e68e:	4291      	cmp	r1, r2
 800e690:	f100 33ff 	add.w	r3, r0, #4294967295
 800e694:	d100      	bne.n	800e698 <memcpy+0xc>
 800e696:	4770      	bx	lr
 800e698:	b510      	push	{r4, lr}
 800e69a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e69e:	f803 4f01 	strb.w	r4, [r3, #1]!
 800e6a2:	4291      	cmp	r1, r2
 800e6a4:	d1f9      	bne.n	800e69a <memcpy+0xe>
 800e6a6:	bd10      	pop	{r4, pc}

0800e6a8 <_free_r>:
 800e6a8:	b538      	push	{r3, r4, r5, lr}
 800e6aa:	4605      	mov	r5, r0
 800e6ac:	2900      	cmp	r1, #0
 800e6ae:	d041      	beq.n	800e734 <_free_r+0x8c>
 800e6b0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e6b4:	1f0c      	subs	r4, r1, #4
 800e6b6:	2b00      	cmp	r3, #0
 800e6b8:	bfb8      	it	lt
 800e6ba:	18e4      	addlt	r4, r4, r3
 800e6bc:	f000 f8e0 	bl	800e880 <__malloc_lock>
 800e6c0:	4a1d      	ldr	r2, [pc, #116]	@ (800e738 <_free_r+0x90>)
 800e6c2:	6813      	ldr	r3, [r2, #0]
 800e6c4:	b933      	cbnz	r3, 800e6d4 <_free_r+0x2c>
 800e6c6:	6063      	str	r3, [r4, #4]
 800e6c8:	6014      	str	r4, [r2, #0]
 800e6ca:	4628      	mov	r0, r5
 800e6cc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e6d0:	f000 b8dc 	b.w	800e88c <__malloc_unlock>
 800e6d4:	42a3      	cmp	r3, r4
 800e6d6:	d908      	bls.n	800e6ea <_free_r+0x42>
 800e6d8:	6820      	ldr	r0, [r4, #0]
 800e6da:	1821      	adds	r1, r4, r0
 800e6dc:	428b      	cmp	r3, r1
 800e6de:	bf01      	itttt	eq
 800e6e0:	6819      	ldreq	r1, [r3, #0]
 800e6e2:	685b      	ldreq	r3, [r3, #4]
 800e6e4:	1809      	addeq	r1, r1, r0
 800e6e6:	6021      	streq	r1, [r4, #0]
 800e6e8:	e7ed      	b.n	800e6c6 <_free_r+0x1e>
 800e6ea:	461a      	mov	r2, r3
 800e6ec:	685b      	ldr	r3, [r3, #4]
 800e6ee:	b10b      	cbz	r3, 800e6f4 <_free_r+0x4c>
 800e6f0:	42a3      	cmp	r3, r4
 800e6f2:	d9fa      	bls.n	800e6ea <_free_r+0x42>
 800e6f4:	6811      	ldr	r1, [r2, #0]
 800e6f6:	1850      	adds	r0, r2, r1
 800e6f8:	42a0      	cmp	r0, r4
 800e6fa:	d10b      	bne.n	800e714 <_free_r+0x6c>
 800e6fc:	6820      	ldr	r0, [r4, #0]
 800e6fe:	4401      	add	r1, r0
 800e700:	1850      	adds	r0, r2, r1
 800e702:	4283      	cmp	r3, r0
 800e704:	6011      	str	r1, [r2, #0]
 800e706:	d1e0      	bne.n	800e6ca <_free_r+0x22>
 800e708:	6818      	ldr	r0, [r3, #0]
 800e70a:	685b      	ldr	r3, [r3, #4]
 800e70c:	6053      	str	r3, [r2, #4]
 800e70e:	4408      	add	r0, r1
 800e710:	6010      	str	r0, [r2, #0]
 800e712:	e7da      	b.n	800e6ca <_free_r+0x22>
 800e714:	d902      	bls.n	800e71c <_free_r+0x74>
 800e716:	230c      	movs	r3, #12
 800e718:	602b      	str	r3, [r5, #0]
 800e71a:	e7d6      	b.n	800e6ca <_free_r+0x22>
 800e71c:	6820      	ldr	r0, [r4, #0]
 800e71e:	1821      	adds	r1, r4, r0
 800e720:	428b      	cmp	r3, r1
 800e722:	bf04      	itt	eq
 800e724:	6819      	ldreq	r1, [r3, #0]
 800e726:	685b      	ldreq	r3, [r3, #4]
 800e728:	6063      	str	r3, [r4, #4]
 800e72a:	bf04      	itt	eq
 800e72c:	1809      	addeq	r1, r1, r0
 800e72e:	6021      	streq	r1, [r4, #0]
 800e730:	6054      	str	r4, [r2, #4]
 800e732:	e7ca      	b.n	800e6ca <_free_r+0x22>
 800e734:	bd38      	pop	{r3, r4, r5, pc}
 800e736:	bf00      	nop
 800e738:	20004be4 	.word	0x20004be4

0800e73c <sbrk_aligned>:
 800e73c:	b570      	push	{r4, r5, r6, lr}
 800e73e:	4e0f      	ldr	r6, [pc, #60]	@ (800e77c <sbrk_aligned+0x40>)
 800e740:	460c      	mov	r4, r1
 800e742:	6831      	ldr	r1, [r6, #0]
 800e744:	4605      	mov	r5, r0
 800e746:	b911      	cbnz	r1, 800e74e <sbrk_aligned+0x12>
 800e748:	f000 fba4 	bl	800ee94 <_sbrk_r>
 800e74c:	6030      	str	r0, [r6, #0]
 800e74e:	4621      	mov	r1, r4
 800e750:	4628      	mov	r0, r5
 800e752:	f000 fb9f 	bl	800ee94 <_sbrk_r>
 800e756:	1c43      	adds	r3, r0, #1
 800e758:	d103      	bne.n	800e762 <sbrk_aligned+0x26>
 800e75a:	f04f 34ff 	mov.w	r4, #4294967295
 800e75e:	4620      	mov	r0, r4
 800e760:	bd70      	pop	{r4, r5, r6, pc}
 800e762:	1cc4      	adds	r4, r0, #3
 800e764:	f024 0403 	bic.w	r4, r4, #3
 800e768:	42a0      	cmp	r0, r4
 800e76a:	d0f8      	beq.n	800e75e <sbrk_aligned+0x22>
 800e76c:	1a21      	subs	r1, r4, r0
 800e76e:	4628      	mov	r0, r5
 800e770:	f000 fb90 	bl	800ee94 <_sbrk_r>
 800e774:	3001      	adds	r0, #1
 800e776:	d1f2      	bne.n	800e75e <sbrk_aligned+0x22>
 800e778:	e7ef      	b.n	800e75a <sbrk_aligned+0x1e>
 800e77a:	bf00      	nop
 800e77c:	20004be0 	.word	0x20004be0

0800e780 <_malloc_r>:
 800e780:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e784:	1ccd      	adds	r5, r1, #3
 800e786:	f025 0503 	bic.w	r5, r5, #3
 800e78a:	3508      	adds	r5, #8
 800e78c:	2d0c      	cmp	r5, #12
 800e78e:	bf38      	it	cc
 800e790:	250c      	movcc	r5, #12
 800e792:	2d00      	cmp	r5, #0
 800e794:	4606      	mov	r6, r0
 800e796:	db01      	blt.n	800e79c <_malloc_r+0x1c>
 800e798:	42a9      	cmp	r1, r5
 800e79a:	d904      	bls.n	800e7a6 <_malloc_r+0x26>
 800e79c:	230c      	movs	r3, #12
 800e79e:	6033      	str	r3, [r6, #0]
 800e7a0:	2000      	movs	r0, #0
 800e7a2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e7a6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800e87c <_malloc_r+0xfc>
 800e7aa:	f000 f869 	bl	800e880 <__malloc_lock>
 800e7ae:	f8d8 3000 	ldr.w	r3, [r8]
 800e7b2:	461c      	mov	r4, r3
 800e7b4:	bb44      	cbnz	r4, 800e808 <_malloc_r+0x88>
 800e7b6:	4629      	mov	r1, r5
 800e7b8:	4630      	mov	r0, r6
 800e7ba:	f7ff ffbf 	bl	800e73c <sbrk_aligned>
 800e7be:	1c43      	adds	r3, r0, #1
 800e7c0:	4604      	mov	r4, r0
 800e7c2:	d158      	bne.n	800e876 <_malloc_r+0xf6>
 800e7c4:	f8d8 4000 	ldr.w	r4, [r8]
 800e7c8:	4627      	mov	r7, r4
 800e7ca:	2f00      	cmp	r7, #0
 800e7cc:	d143      	bne.n	800e856 <_malloc_r+0xd6>
 800e7ce:	2c00      	cmp	r4, #0
 800e7d0:	d04b      	beq.n	800e86a <_malloc_r+0xea>
 800e7d2:	6823      	ldr	r3, [r4, #0]
 800e7d4:	4639      	mov	r1, r7
 800e7d6:	4630      	mov	r0, r6
 800e7d8:	eb04 0903 	add.w	r9, r4, r3
 800e7dc:	f000 fb5a 	bl	800ee94 <_sbrk_r>
 800e7e0:	4581      	cmp	r9, r0
 800e7e2:	d142      	bne.n	800e86a <_malloc_r+0xea>
 800e7e4:	6821      	ldr	r1, [r4, #0]
 800e7e6:	1a6d      	subs	r5, r5, r1
 800e7e8:	4629      	mov	r1, r5
 800e7ea:	4630      	mov	r0, r6
 800e7ec:	f7ff ffa6 	bl	800e73c <sbrk_aligned>
 800e7f0:	3001      	adds	r0, #1
 800e7f2:	d03a      	beq.n	800e86a <_malloc_r+0xea>
 800e7f4:	6823      	ldr	r3, [r4, #0]
 800e7f6:	442b      	add	r3, r5
 800e7f8:	6023      	str	r3, [r4, #0]
 800e7fa:	f8d8 3000 	ldr.w	r3, [r8]
 800e7fe:	685a      	ldr	r2, [r3, #4]
 800e800:	bb62      	cbnz	r2, 800e85c <_malloc_r+0xdc>
 800e802:	f8c8 7000 	str.w	r7, [r8]
 800e806:	e00f      	b.n	800e828 <_malloc_r+0xa8>
 800e808:	6822      	ldr	r2, [r4, #0]
 800e80a:	1b52      	subs	r2, r2, r5
 800e80c:	d420      	bmi.n	800e850 <_malloc_r+0xd0>
 800e80e:	2a0b      	cmp	r2, #11
 800e810:	d917      	bls.n	800e842 <_malloc_r+0xc2>
 800e812:	1961      	adds	r1, r4, r5
 800e814:	42a3      	cmp	r3, r4
 800e816:	6025      	str	r5, [r4, #0]
 800e818:	bf18      	it	ne
 800e81a:	6059      	strne	r1, [r3, #4]
 800e81c:	6863      	ldr	r3, [r4, #4]
 800e81e:	bf08      	it	eq
 800e820:	f8c8 1000 	streq.w	r1, [r8]
 800e824:	5162      	str	r2, [r4, r5]
 800e826:	604b      	str	r3, [r1, #4]
 800e828:	4630      	mov	r0, r6
 800e82a:	f000 f82f 	bl	800e88c <__malloc_unlock>
 800e82e:	f104 000b 	add.w	r0, r4, #11
 800e832:	1d23      	adds	r3, r4, #4
 800e834:	f020 0007 	bic.w	r0, r0, #7
 800e838:	1ac2      	subs	r2, r0, r3
 800e83a:	bf1c      	itt	ne
 800e83c:	1a1b      	subne	r3, r3, r0
 800e83e:	50a3      	strne	r3, [r4, r2]
 800e840:	e7af      	b.n	800e7a2 <_malloc_r+0x22>
 800e842:	6862      	ldr	r2, [r4, #4]
 800e844:	42a3      	cmp	r3, r4
 800e846:	bf0c      	ite	eq
 800e848:	f8c8 2000 	streq.w	r2, [r8]
 800e84c:	605a      	strne	r2, [r3, #4]
 800e84e:	e7eb      	b.n	800e828 <_malloc_r+0xa8>
 800e850:	4623      	mov	r3, r4
 800e852:	6864      	ldr	r4, [r4, #4]
 800e854:	e7ae      	b.n	800e7b4 <_malloc_r+0x34>
 800e856:	463c      	mov	r4, r7
 800e858:	687f      	ldr	r7, [r7, #4]
 800e85a:	e7b6      	b.n	800e7ca <_malloc_r+0x4a>
 800e85c:	461a      	mov	r2, r3
 800e85e:	685b      	ldr	r3, [r3, #4]
 800e860:	42a3      	cmp	r3, r4
 800e862:	d1fb      	bne.n	800e85c <_malloc_r+0xdc>
 800e864:	2300      	movs	r3, #0
 800e866:	6053      	str	r3, [r2, #4]
 800e868:	e7de      	b.n	800e828 <_malloc_r+0xa8>
 800e86a:	230c      	movs	r3, #12
 800e86c:	6033      	str	r3, [r6, #0]
 800e86e:	4630      	mov	r0, r6
 800e870:	f000 f80c 	bl	800e88c <__malloc_unlock>
 800e874:	e794      	b.n	800e7a0 <_malloc_r+0x20>
 800e876:	6005      	str	r5, [r0, #0]
 800e878:	e7d6      	b.n	800e828 <_malloc_r+0xa8>
 800e87a:	bf00      	nop
 800e87c:	20004be4 	.word	0x20004be4

0800e880 <__malloc_lock>:
 800e880:	4801      	ldr	r0, [pc, #4]	@ (800e888 <__malloc_lock+0x8>)
 800e882:	f7ff bf01 	b.w	800e688 <__retarget_lock_acquire_recursive>
 800e886:	bf00      	nop
 800e888:	20004bdc 	.word	0x20004bdc

0800e88c <__malloc_unlock>:
 800e88c:	4801      	ldr	r0, [pc, #4]	@ (800e894 <__malloc_unlock+0x8>)
 800e88e:	f7ff befc 	b.w	800e68a <__retarget_lock_release_recursive>
 800e892:	bf00      	nop
 800e894:	20004bdc 	.word	0x20004bdc

0800e898 <__ssputs_r>:
 800e898:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e89c:	688e      	ldr	r6, [r1, #8]
 800e89e:	461f      	mov	r7, r3
 800e8a0:	42be      	cmp	r6, r7
 800e8a2:	680b      	ldr	r3, [r1, #0]
 800e8a4:	4682      	mov	sl, r0
 800e8a6:	460c      	mov	r4, r1
 800e8a8:	4690      	mov	r8, r2
 800e8aa:	d82d      	bhi.n	800e908 <__ssputs_r+0x70>
 800e8ac:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800e8b0:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800e8b4:	d026      	beq.n	800e904 <__ssputs_r+0x6c>
 800e8b6:	6965      	ldr	r5, [r4, #20]
 800e8b8:	6909      	ldr	r1, [r1, #16]
 800e8ba:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800e8be:	eba3 0901 	sub.w	r9, r3, r1
 800e8c2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800e8c6:	1c7b      	adds	r3, r7, #1
 800e8c8:	444b      	add	r3, r9
 800e8ca:	106d      	asrs	r5, r5, #1
 800e8cc:	429d      	cmp	r5, r3
 800e8ce:	bf38      	it	cc
 800e8d0:	461d      	movcc	r5, r3
 800e8d2:	0553      	lsls	r3, r2, #21
 800e8d4:	d527      	bpl.n	800e926 <__ssputs_r+0x8e>
 800e8d6:	4629      	mov	r1, r5
 800e8d8:	f7ff ff52 	bl	800e780 <_malloc_r>
 800e8dc:	4606      	mov	r6, r0
 800e8de:	b360      	cbz	r0, 800e93a <__ssputs_r+0xa2>
 800e8e0:	6921      	ldr	r1, [r4, #16]
 800e8e2:	464a      	mov	r2, r9
 800e8e4:	f7ff fed2 	bl	800e68c <memcpy>
 800e8e8:	89a3      	ldrh	r3, [r4, #12]
 800e8ea:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800e8ee:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e8f2:	81a3      	strh	r3, [r4, #12]
 800e8f4:	6126      	str	r6, [r4, #16]
 800e8f6:	6165      	str	r5, [r4, #20]
 800e8f8:	444e      	add	r6, r9
 800e8fa:	eba5 0509 	sub.w	r5, r5, r9
 800e8fe:	6026      	str	r6, [r4, #0]
 800e900:	60a5      	str	r5, [r4, #8]
 800e902:	463e      	mov	r6, r7
 800e904:	42be      	cmp	r6, r7
 800e906:	d900      	bls.n	800e90a <__ssputs_r+0x72>
 800e908:	463e      	mov	r6, r7
 800e90a:	6820      	ldr	r0, [r4, #0]
 800e90c:	4632      	mov	r2, r6
 800e90e:	4641      	mov	r1, r8
 800e910:	f000 faa6 	bl	800ee60 <memmove>
 800e914:	68a3      	ldr	r3, [r4, #8]
 800e916:	1b9b      	subs	r3, r3, r6
 800e918:	60a3      	str	r3, [r4, #8]
 800e91a:	6823      	ldr	r3, [r4, #0]
 800e91c:	4433      	add	r3, r6
 800e91e:	6023      	str	r3, [r4, #0]
 800e920:	2000      	movs	r0, #0
 800e922:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e926:	462a      	mov	r2, r5
 800e928:	f000 fac4 	bl	800eeb4 <_realloc_r>
 800e92c:	4606      	mov	r6, r0
 800e92e:	2800      	cmp	r0, #0
 800e930:	d1e0      	bne.n	800e8f4 <__ssputs_r+0x5c>
 800e932:	6921      	ldr	r1, [r4, #16]
 800e934:	4650      	mov	r0, sl
 800e936:	f7ff feb7 	bl	800e6a8 <_free_r>
 800e93a:	230c      	movs	r3, #12
 800e93c:	f8ca 3000 	str.w	r3, [sl]
 800e940:	89a3      	ldrh	r3, [r4, #12]
 800e942:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e946:	81a3      	strh	r3, [r4, #12]
 800e948:	f04f 30ff 	mov.w	r0, #4294967295
 800e94c:	e7e9      	b.n	800e922 <__ssputs_r+0x8a>
	...

0800e950 <_svfiprintf_r>:
 800e950:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e954:	4698      	mov	r8, r3
 800e956:	898b      	ldrh	r3, [r1, #12]
 800e958:	061b      	lsls	r3, r3, #24
 800e95a:	b09d      	sub	sp, #116	@ 0x74
 800e95c:	4607      	mov	r7, r0
 800e95e:	460d      	mov	r5, r1
 800e960:	4614      	mov	r4, r2
 800e962:	d510      	bpl.n	800e986 <_svfiprintf_r+0x36>
 800e964:	690b      	ldr	r3, [r1, #16]
 800e966:	b973      	cbnz	r3, 800e986 <_svfiprintf_r+0x36>
 800e968:	2140      	movs	r1, #64	@ 0x40
 800e96a:	f7ff ff09 	bl	800e780 <_malloc_r>
 800e96e:	6028      	str	r0, [r5, #0]
 800e970:	6128      	str	r0, [r5, #16]
 800e972:	b930      	cbnz	r0, 800e982 <_svfiprintf_r+0x32>
 800e974:	230c      	movs	r3, #12
 800e976:	603b      	str	r3, [r7, #0]
 800e978:	f04f 30ff 	mov.w	r0, #4294967295
 800e97c:	b01d      	add	sp, #116	@ 0x74
 800e97e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e982:	2340      	movs	r3, #64	@ 0x40
 800e984:	616b      	str	r3, [r5, #20]
 800e986:	2300      	movs	r3, #0
 800e988:	9309      	str	r3, [sp, #36]	@ 0x24
 800e98a:	2320      	movs	r3, #32
 800e98c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800e990:	f8cd 800c 	str.w	r8, [sp, #12]
 800e994:	2330      	movs	r3, #48	@ 0x30
 800e996:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800eb34 <_svfiprintf_r+0x1e4>
 800e99a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800e99e:	f04f 0901 	mov.w	r9, #1
 800e9a2:	4623      	mov	r3, r4
 800e9a4:	469a      	mov	sl, r3
 800e9a6:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e9aa:	b10a      	cbz	r2, 800e9b0 <_svfiprintf_r+0x60>
 800e9ac:	2a25      	cmp	r2, #37	@ 0x25
 800e9ae:	d1f9      	bne.n	800e9a4 <_svfiprintf_r+0x54>
 800e9b0:	ebba 0b04 	subs.w	fp, sl, r4
 800e9b4:	d00b      	beq.n	800e9ce <_svfiprintf_r+0x7e>
 800e9b6:	465b      	mov	r3, fp
 800e9b8:	4622      	mov	r2, r4
 800e9ba:	4629      	mov	r1, r5
 800e9bc:	4638      	mov	r0, r7
 800e9be:	f7ff ff6b 	bl	800e898 <__ssputs_r>
 800e9c2:	3001      	adds	r0, #1
 800e9c4:	f000 80a7 	beq.w	800eb16 <_svfiprintf_r+0x1c6>
 800e9c8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e9ca:	445a      	add	r2, fp
 800e9cc:	9209      	str	r2, [sp, #36]	@ 0x24
 800e9ce:	f89a 3000 	ldrb.w	r3, [sl]
 800e9d2:	2b00      	cmp	r3, #0
 800e9d4:	f000 809f 	beq.w	800eb16 <_svfiprintf_r+0x1c6>
 800e9d8:	2300      	movs	r3, #0
 800e9da:	f04f 32ff 	mov.w	r2, #4294967295
 800e9de:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e9e2:	f10a 0a01 	add.w	sl, sl, #1
 800e9e6:	9304      	str	r3, [sp, #16]
 800e9e8:	9307      	str	r3, [sp, #28]
 800e9ea:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800e9ee:	931a      	str	r3, [sp, #104]	@ 0x68
 800e9f0:	4654      	mov	r4, sl
 800e9f2:	2205      	movs	r2, #5
 800e9f4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e9f8:	484e      	ldr	r0, [pc, #312]	@ (800eb34 <_svfiprintf_r+0x1e4>)
 800e9fa:	f7f1 fc01 	bl	8000200 <memchr>
 800e9fe:	9a04      	ldr	r2, [sp, #16]
 800ea00:	b9d8      	cbnz	r0, 800ea3a <_svfiprintf_r+0xea>
 800ea02:	06d0      	lsls	r0, r2, #27
 800ea04:	bf44      	itt	mi
 800ea06:	2320      	movmi	r3, #32
 800ea08:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ea0c:	0711      	lsls	r1, r2, #28
 800ea0e:	bf44      	itt	mi
 800ea10:	232b      	movmi	r3, #43	@ 0x2b
 800ea12:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ea16:	f89a 3000 	ldrb.w	r3, [sl]
 800ea1a:	2b2a      	cmp	r3, #42	@ 0x2a
 800ea1c:	d015      	beq.n	800ea4a <_svfiprintf_r+0xfa>
 800ea1e:	9a07      	ldr	r2, [sp, #28]
 800ea20:	4654      	mov	r4, sl
 800ea22:	2000      	movs	r0, #0
 800ea24:	f04f 0c0a 	mov.w	ip, #10
 800ea28:	4621      	mov	r1, r4
 800ea2a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ea2e:	3b30      	subs	r3, #48	@ 0x30
 800ea30:	2b09      	cmp	r3, #9
 800ea32:	d94b      	bls.n	800eacc <_svfiprintf_r+0x17c>
 800ea34:	b1b0      	cbz	r0, 800ea64 <_svfiprintf_r+0x114>
 800ea36:	9207      	str	r2, [sp, #28]
 800ea38:	e014      	b.n	800ea64 <_svfiprintf_r+0x114>
 800ea3a:	eba0 0308 	sub.w	r3, r0, r8
 800ea3e:	fa09 f303 	lsl.w	r3, r9, r3
 800ea42:	4313      	orrs	r3, r2
 800ea44:	9304      	str	r3, [sp, #16]
 800ea46:	46a2      	mov	sl, r4
 800ea48:	e7d2      	b.n	800e9f0 <_svfiprintf_r+0xa0>
 800ea4a:	9b03      	ldr	r3, [sp, #12]
 800ea4c:	1d19      	adds	r1, r3, #4
 800ea4e:	681b      	ldr	r3, [r3, #0]
 800ea50:	9103      	str	r1, [sp, #12]
 800ea52:	2b00      	cmp	r3, #0
 800ea54:	bfbb      	ittet	lt
 800ea56:	425b      	neglt	r3, r3
 800ea58:	f042 0202 	orrlt.w	r2, r2, #2
 800ea5c:	9307      	strge	r3, [sp, #28]
 800ea5e:	9307      	strlt	r3, [sp, #28]
 800ea60:	bfb8      	it	lt
 800ea62:	9204      	strlt	r2, [sp, #16]
 800ea64:	7823      	ldrb	r3, [r4, #0]
 800ea66:	2b2e      	cmp	r3, #46	@ 0x2e
 800ea68:	d10a      	bne.n	800ea80 <_svfiprintf_r+0x130>
 800ea6a:	7863      	ldrb	r3, [r4, #1]
 800ea6c:	2b2a      	cmp	r3, #42	@ 0x2a
 800ea6e:	d132      	bne.n	800ead6 <_svfiprintf_r+0x186>
 800ea70:	9b03      	ldr	r3, [sp, #12]
 800ea72:	1d1a      	adds	r2, r3, #4
 800ea74:	681b      	ldr	r3, [r3, #0]
 800ea76:	9203      	str	r2, [sp, #12]
 800ea78:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800ea7c:	3402      	adds	r4, #2
 800ea7e:	9305      	str	r3, [sp, #20]
 800ea80:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800eb44 <_svfiprintf_r+0x1f4>
 800ea84:	7821      	ldrb	r1, [r4, #0]
 800ea86:	2203      	movs	r2, #3
 800ea88:	4650      	mov	r0, sl
 800ea8a:	f7f1 fbb9 	bl	8000200 <memchr>
 800ea8e:	b138      	cbz	r0, 800eaa0 <_svfiprintf_r+0x150>
 800ea90:	9b04      	ldr	r3, [sp, #16]
 800ea92:	eba0 000a 	sub.w	r0, r0, sl
 800ea96:	2240      	movs	r2, #64	@ 0x40
 800ea98:	4082      	lsls	r2, r0
 800ea9a:	4313      	orrs	r3, r2
 800ea9c:	3401      	adds	r4, #1
 800ea9e:	9304      	str	r3, [sp, #16]
 800eaa0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800eaa4:	4824      	ldr	r0, [pc, #144]	@ (800eb38 <_svfiprintf_r+0x1e8>)
 800eaa6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800eaaa:	2206      	movs	r2, #6
 800eaac:	f7f1 fba8 	bl	8000200 <memchr>
 800eab0:	2800      	cmp	r0, #0
 800eab2:	d036      	beq.n	800eb22 <_svfiprintf_r+0x1d2>
 800eab4:	4b21      	ldr	r3, [pc, #132]	@ (800eb3c <_svfiprintf_r+0x1ec>)
 800eab6:	bb1b      	cbnz	r3, 800eb00 <_svfiprintf_r+0x1b0>
 800eab8:	9b03      	ldr	r3, [sp, #12]
 800eaba:	3307      	adds	r3, #7
 800eabc:	f023 0307 	bic.w	r3, r3, #7
 800eac0:	3308      	adds	r3, #8
 800eac2:	9303      	str	r3, [sp, #12]
 800eac4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800eac6:	4433      	add	r3, r6
 800eac8:	9309      	str	r3, [sp, #36]	@ 0x24
 800eaca:	e76a      	b.n	800e9a2 <_svfiprintf_r+0x52>
 800eacc:	fb0c 3202 	mla	r2, ip, r2, r3
 800ead0:	460c      	mov	r4, r1
 800ead2:	2001      	movs	r0, #1
 800ead4:	e7a8      	b.n	800ea28 <_svfiprintf_r+0xd8>
 800ead6:	2300      	movs	r3, #0
 800ead8:	3401      	adds	r4, #1
 800eada:	9305      	str	r3, [sp, #20]
 800eadc:	4619      	mov	r1, r3
 800eade:	f04f 0c0a 	mov.w	ip, #10
 800eae2:	4620      	mov	r0, r4
 800eae4:	f810 2b01 	ldrb.w	r2, [r0], #1
 800eae8:	3a30      	subs	r2, #48	@ 0x30
 800eaea:	2a09      	cmp	r2, #9
 800eaec:	d903      	bls.n	800eaf6 <_svfiprintf_r+0x1a6>
 800eaee:	2b00      	cmp	r3, #0
 800eaf0:	d0c6      	beq.n	800ea80 <_svfiprintf_r+0x130>
 800eaf2:	9105      	str	r1, [sp, #20]
 800eaf4:	e7c4      	b.n	800ea80 <_svfiprintf_r+0x130>
 800eaf6:	fb0c 2101 	mla	r1, ip, r1, r2
 800eafa:	4604      	mov	r4, r0
 800eafc:	2301      	movs	r3, #1
 800eafe:	e7f0      	b.n	800eae2 <_svfiprintf_r+0x192>
 800eb00:	ab03      	add	r3, sp, #12
 800eb02:	9300      	str	r3, [sp, #0]
 800eb04:	462a      	mov	r2, r5
 800eb06:	4b0e      	ldr	r3, [pc, #56]	@ (800eb40 <_svfiprintf_r+0x1f0>)
 800eb08:	a904      	add	r1, sp, #16
 800eb0a:	4638      	mov	r0, r7
 800eb0c:	f3af 8000 	nop.w
 800eb10:	1c42      	adds	r2, r0, #1
 800eb12:	4606      	mov	r6, r0
 800eb14:	d1d6      	bne.n	800eac4 <_svfiprintf_r+0x174>
 800eb16:	89ab      	ldrh	r3, [r5, #12]
 800eb18:	065b      	lsls	r3, r3, #25
 800eb1a:	f53f af2d 	bmi.w	800e978 <_svfiprintf_r+0x28>
 800eb1e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800eb20:	e72c      	b.n	800e97c <_svfiprintf_r+0x2c>
 800eb22:	ab03      	add	r3, sp, #12
 800eb24:	9300      	str	r3, [sp, #0]
 800eb26:	462a      	mov	r2, r5
 800eb28:	4b05      	ldr	r3, [pc, #20]	@ (800eb40 <_svfiprintf_r+0x1f0>)
 800eb2a:	a904      	add	r1, sp, #16
 800eb2c:	4638      	mov	r0, r7
 800eb2e:	f000 f879 	bl	800ec24 <_printf_i>
 800eb32:	e7ed      	b.n	800eb10 <_svfiprintf_r+0x1c0>
 800eb34:	0800f08c 	.word	0x0800f08c
 800eb38:	0800f096 	.word	0x0800f096
 800eb3c:	00000000 	.word	0x00000000
 800eb40:	0800e899 	.word	0x0800e899
 800eb44:	0800f092 	.word	0x0800f092

0800eb48 <_printf_common>:
 800eb48:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800eb4c:	4616      	mov	r6, r2
 800eb4e:	4698      	mov	r8, r3
 800eb50:	688a      	ldr	r2, [r1, #8]
 800eb52:	690b      	ldr	r3, [r1, #16]
 800eb54:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800eb58:	4293      	cmp	r3, r2
 800eb5a:	bfb8      	it	lt
 800eb5c:	4613      	movlt	r3, r2
 800eb5e:	6033      	str	r3, [r6, #0]
 800eb60:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800eb64:	4607      	mov	r7, r0
 800eb66:	460c      	mov	r4, r1
 800eb68:	b10a      	cbz	r2, 800eb6e <_printf_common+0x26>
 800eb6a:	3301      	adds	r3, #1
 800eb6c:	6033      	str	r3, [r6, #0]
 800eb6e:	6823      	ldr	r3, [r4, #0]
 800eb70:	0699      	lsls	r1, r3, #26
 800eb72:	bf42      	ittt	mi
 800eb74:	6833      	ldrmi	r3, [r6, #0]
 800eb76:	3302      	addmi	r3, #2
 800eb78:	6033      	strmi	r3, [r6, #0]
 800eb7a:	6825      	ldr	r5, [r4, #0]
 800eb7c:	f015 0506 	ands.w	r5, r5, #6
 800eb80:	d106      	bne.n	800eb90 <_printf_common+0x48>
 800eb82:	f104 0a19 	add.w	sl, r4, #25
 800eb86:	68e3      	ldr	r3, [r4, #12]
 800eb88:	6832      	ldr	r2, [r6, #0]
 800eb8a:	1a9b      	subs	r3, r3, r2
 800eb8c:	42ab      	cmp	r3, r5
 800eb8e:	dc26      	bgt.n	800ebde <_printf_common+0x96>
 800eb90:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800eb94:	6822      	ldr	r2, [r4, #0]
 800eb96:	3b00      	subs	r3, #0
 800eb98:	bf18      	it	ne
 800eb9a:	2301      	movne	r3, #1
 800eb9c:	0692      	lsls	r2, r2, #26
 800eb9e:	d42b      	bmi.n	800ebf8 <_printf_common+0xb0>
 800eba0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800eba4:	4641      	mov	r1, r8
 800eba6:	4638      	mov	r0, r7
 800eba8:	47c8      	blx	r9
 800ebaa:	3001      	adds	r0, #1
 800ebac:	d01e      	beq.n	800ebec <_printf_common+0xa4>
 800ebae:	6823      	ldr	r3, [r4, #0]
 800ebb0:	6922      	ldr	r2, [r4, #16]
 800ebb2:	f003 0306 	and.w	r3, r3, #6
 800ebb6:	2b04      	cmp	r3, #4
 800ebb8:	bf02      	ittt	eq
 800ebba:	68e5      	ldreq	r5, [r4, #12]
 800ebbc:	6833      	ldreq	r3, [r6, #0]
 800ebbe:	1aed      	subeq	r5, r5, r3
 800ebc0:	68a3      	ldr	r3, [r4, #8]
 800ebc2:	bf0c      	ite	eq
 800ebc4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800ebc8:	2500      	movne	r5, #0
 800ebca:	4293      	cmp	r3, r2
 800ebcc:	bfc4      	itt	gt
 800ebce:	1a9b      	subgt	r3, r3, r2
 800ebd0:	18ed      	addgt	r5, r5, r3
 800ebd2:	2600      	movs	r6, #0
 800ebd4:	341a      	adds	r4, #26
 800ebd6:	42b5      	cmp	r5, r6
 800ebd8:	d11a      	bne.n	800ec10 <_printf_common+0xc8>
 800ebda:	2000      	movs	r0, #0
 800ebdc:	e008      	b.n	800ebf0 <_printf_common+0xa8>
 800ebde:	2301      	movs	r3, #1
 800ebe0:	4652      	mov	r2, sl
 800ebe2:	4641      	mov	r1, r8
 800ebe4:	4638      	mov	r0, r7
 800ebe6:	47c8      	blx	r9
 800ebe8:	3001      	adds	r0, #1
 800ebea:	d103      	bne.n	800ebf4 <_printf_common+0xac>
 800ebec:	f04f 30ff 	mov.w	r0, #4294967295
 800ebf0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ebf4:	3501      	adds	r5, #1
 800ebf6:	e7c6      	b.n	800eb86 <_printf_common+0x3e>
 800ebf8:	18e1      	adds	r1, r4, r3
 800ebfa:	1c5a      	adds	r2, r3, #1
 800ebfc:	2030      	movs	r0, #48	@ 0x30
 800ebfe:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800ec02:	4422      	add	r2, r4
 800ec04:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800ec08:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800ec0c:	3302      	adds	r3, #2
 800ec0e:	e7c7      	b.n	800eba0 <_printf_common+0x58>
 800ec10:	2301      	movs	r3, #1
 800ec12:	4622      	mov	r2, r4
 800ec14:	4641      	mov	r1, r8
 800ec16:	4638      	mov	r0, r7
 800ec18:	47c8      	blx	r9
 800ec1a:	3001      	adds	r0, #1
 800ec1c:	d0e6      	beq.n	800ebec <_printf_common+0xa4>
 800ec1e:	3601      	adds	r6, #1
 800ec20:	e7d9      	b.n	800ebd6 <_printf_common+0x8e>
	...

0800ec24 <_printf_i>:
 800ec24:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800ec28:	7e0f      	ldrb	r7, [r1, #24]
 800ec2a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800ec2c:	2f78      	cmp	r7, #120	@ 0x78
 800ec2e:	4691      	mov	r9, r2
 800ec30:	4680      	mov	r8, r0
 800ec32:	460c      	mov	r4, r1
 800ec34:	469a      	mov	sl, r3
 800ec36:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800ec3a:	d807      	bhi.n	800ec4c <_printf_i+0x28>
 800ec3c:	2f62      	cmp	r7, #98	@ 0x62
 800ec3e:	d80a      	bhi.n	800ec56 <_printf_i+0x32>
 800ec40:	2f00      	cmp	r7, #0
 800ec42:	f000 80d1 	beq.w	800ede8 <_printf_i+0x1c4>
 800ec46:	2f58      	cmp	r7, #88	@ 0x58
 800ec48:	f000 80b8 	beq.w	800edbc <_printf_i+0x198>
 800ec4c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800ec50:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800ec54:	e03a      	b.n	800eccc <_printf_i+0xa8>
 800ec56:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800ec5a:	2b15      	cmp	r3, #21
 800ec5c:	d8f6      	bhi.n	800ec4c <_printf_i+0x28>
 800ec5e:	a101      	add	r1, pc, #4	@ (adr r1, 800ec64 <_printf_i+0x40>)
 800ec60:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800ec64:	0800ecbd 	.word	0x0800ecbd
 800ec68:	0800ecd1 	.word	0x0800ecd1
 800ec6c:	0800ec4d 	.word	0x0800ec4d
 800ec70:	0800ec4d 	.word	0x0800ec4d
 800ec74:	0800ec4d 	.word	0x0800ec4d
 800ec78:	0800ec4d 	.word	0x0800ec4d
 800ec7c:	0800ecd1 	.word	0x0800ecd1
 800ec80:	0800ec4d 	.word	0x0800ec4d
 800ec84:	0800ec4d 	.word	0x0800ec4d
 800ec88:	0800ec4d 	.word	0x0800ec4d
 800ec8c:	0800ec4d 	.word	0x0800ec4d
 800ec90:	0800edcf 	.word	0x0800edcf
 800ec94:	0800ecfb 	.word	0x0800ecfb
 800ec98:	0800ed89 	.word	0x0800ed89
 800ec9c:	0800ec4d 	.word	0x0800ec4d
 800eca0:	0800ec4d 	.word	0x0800ec4d
 800eca4:	0800edf1 	.word	0x0800edf1
 800eca8:	0800ec4d 	.word	0x0800ec4d
 800ecac:	0800ecfb 	.word	0x0800ecfb
 800ecb0:	0800ec4d 	.word	0x0800ec4d
 800ecb4:	0800ec4d 	.word	0x0800ec4d
 800ecb8:	0800ed91 	.word	0x0800ed91
 800ecbc:	6833      	ldr	r3, [r6, #0]
 800ecbe:	1d1a      	adds	r2, r3, #4
 800ecc0:	681b      	ldr	r3, [r3, #0]
 800ecc2:	6032      	str	r2, [r6, #0]
 800ecc4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800ecc8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800eccc:	2301      	movs	r3, #1
 800ecce:	e09c      	b.n	800ee0a <_printf_i+0x1e6>
 800ecd0:	6833      	ldr	r3, [r6, #0]
 800ecd2:	6820      	ldr	r0, [r4, #0]
 800ecd4:	1d19      	adds	r1, r3, #4
 800ecd6:	6031      	str	r1, [r6, #0]
 800ecd8:	0606      	lsls	r6, r0, #24
 800ecda:	d501      	bpl.n	800ece0 <_printf_i+0xbc>
 800ecdc:	681d      	ldr	r5, [r3, #0]
 800ecde:	e003      	b.n	800ece8 <_printf_i+0xc4>
 800ece0:	0645      	lsls	r5, r0, #25
 800ece2:	d5fb      	bpl.n	800ecdc <_printf_i+0xb8>
 800ece4:	f9b3 5000 	ldrsh.w	r5, [r3]
 800ece8:	2d00      	cmp	r5, #0
 800ecea:	da03      	bge.n	800ecf4 <_printf_i+0xd0>
 800ecec:	232d      	movs	r3, #45	@ 0x2d
 800ecee:	426d      	negs	r5, r5
 800ecf0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ecf4:	4858      	ldr	r0, [pc, #352]	@ (800ee58 <_printf_i+0x234>)
 800ecf6:	230a      	movs	r3, #10
 800ecf8:	e011      	b.n	800ed1e <_printf_i+0xfa>
 800ecfa:	6821      	ldr	r1, [r4, #0]
 800ecfc:	6833      	ldr	r3, [r6, #0]
 800ecfe:	0608      	lsls	r0, r1, #24
 800ed00:	f853 5b04 	ldr.w	r5, [r3], #4
 800ed04:	d402      	bmi.n	800ed0c <_printf_i+0xe8>
 800ed06:	0649      	lsls	r1, r1, #25
 800ed08:	bf48      	it	mi
 800ed0a:	b2ad      	uxthmi	r5, r5
 800ed0c:	2f6f      	cmp	r7, #111	@ 0x6f
 800ed0e:	4852      	ldr	r0, [pc, #328]	@ (800ee58 <_printf_i+0x234>)
 800ed10:	6033      	str	r3, [r6, #0]
 800ed12:	bf14      	ite	ne
 800ed14:	230a      	movne	r3, #10
 800ed16:	2308      	moveq	r3, #8
 800ed18:	2100      	movs	r1, #0
 800ed1a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800ed1e:	6866      	ldr	r6, [r4, #4]
 800ed20:	60a6      	str	r6, [r4, #8]
 800ed22:	2e00      	cmp	r6, #0
 800ed24:	db05      	blt.n	800ed32 <_printf_i+0x10e>
 800ed26:	6821      	ldr	r1, [r4, #0]
 800ed28:	432e      	orrs	r6, r5
 800ed2a:	f021 0104 	bic.w	r1, r1, #4
 800ed2e:	6021      	str	r1, [r4, #0]
 800ed30:	d04b      	beq.n	800edca <_printf_i+0x1a6>
 800ed32:	4616      	mov	r6, r2
 800ed34:	fbb5 f1f3 	udiv	r1, r5, r3
 800ed38:	fb03 5711 	mls	r7, r3, r1, r5
 800ed3c:	5dc7      	ldrb	r7, [r0, r7]
 800ed3e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800ed42:	462f      	mov	r7, r5
 800ed44:	42bb      	cmp	r3, r7
 800ed46:	460d      	mov	r5, r1
 800ed48:	d9f4      	bls.n	800ed34 <_printf_i+0x110>
 800ed4a:	2b08      	cmp	r3, #8
 800ed4c:	d10b      	bne.n	800ed66 <_printf_i+0x142>
 800ed4e:	6823      	ldr	r3, [r4, #0]
 800ed50:	07df      	lsls	r7, r3, #31
 800ed52:	d508      	bpl.n	800ed66 <_printf_i+0x142>
 800ed54:	6923      	ldr	r3, [r4, #16]
 800ed56:	6861      	ldr	r1, [r4, #4]
 800ed58:	4299      	cmp	r1, r3
 800ed5a:	bfde      	ittt	le
 800ed5c:	2330      	movle	r3, #48	@ 0x30
 800ed5e:	f806 3c01 	strble.w	r3, [r6, #-1]
 800ed62:	f106 36ff 	addle.w	r6, r6, #4294967295
 800ed66:	1b92      	subs	r2, r2, r6
 800ed68:	6122      	str	r2, [r4, #16]
 800ed6a:	f8cd a000 	str.w	sl, [sp]
 800ed6e:	464b      	mov	r3, r9
 800ed70:	aa03      	add	r2, sp, #12
 800ed72:	4621      	mov	r1, r4
 800ed74:	4640      	mov	r0, r8
 800ed76:	f7ff fee7 	bl	800eb48 <_printf_common>
 800ed7a:	3001      	adds	r0, #1
 800ed7c:	d14a      	bne.n	800ee14 <_printf_i+0x1f0>
 800ed7e:	f04f 30ff 	mov.w	r0, #4294967295
 800ed82:	b004      	add	sp, #16
 800ed84:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ed88:	6823      	ldr	r3, [r4, #0]
 800ed8a:	f043 0320 	orr.w	r3, r3, #32
 800ed8e:	6023      	str	r3, [r4, #0]
 800ed90:	4832      	ldr	r0, [pc, #200]	@ (800ee5c <_printf_i+0x238>)
 800ed92:	2778      	movs	r7, #120	@ 0x78
 800ed94:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800ed98:	6823      	ldr	r3, [r4, #0]
 800ed9a:	6831      	ldr	r1, [r6, #0]
 800ed9c:	061f      	lsls	r7, r3, #24
 800ed9e:	f851 5b04 	ldr.w	r5, [r1], #4
 800eda2:	d402      	bmi.n	800edaa <_printf_i+0x186>
 800eda4:	065f      	lsls	r7, r3, #25
 800eda6:	bf48      	it	mi
 800eda8:	b2ad      	uxthmi	r5, r5
 800edaa:	6031      	str	r1, [r6, #0]
 800edac:	07d9      	lsls	r1, r3, #31
 800edae:	bf44      	itt	mi
 800edb0:	f043 0320 	orrmi.w	r3, r3, #32
 800edb4:	6023      	strmi	r3, [r4, #0]
 800edb6:	b11d      	cbz	r5, 800edc0 <_printf_i+0x19c>
 800edb8:	2310      	movs	r3, #16
 800edba:	e7ad      	b.n	800ed18 <_printf_i+0xf4>
 800edbc:	4826      	ldr	r0, [pc, #152]	@ (800ee58 <_printf_i+0x234>)
 800edbe:	e7e9      	b.n	800ed94 <_printf_i+0x170>
 800edc0:	6823      	ldr	r3, [r4, #0]
 800edc2:	f023 0320 	bic.w	r3, r3, #32
 800edc6:	6023      	str	r3, [r4, #0]
 800edc8:	e7f6      	b.n	800edb8 <_printf_i+0x194>
 800edca:	4616      	mov	r6, r2
 800edcc:	e7bd      	b.n	800ed4a <_printf_i+0x126>
 800edce:	6833      	ldr	r3, [r6, #0]
 800edd0:	6825      	ldr	r5, [r4, #0]
 800edd2:	6961      	ldr	r1, [r4, #20]
 800edd4:	1d18      	adds	r0, r3, #4
 800edd6:	6030      	str	r0, [r6, #0]
 800edd8:	062e      	lsls	r6, r5, #24
 800edda:	681b      	ldr	r3, [r3, #0]
 800eddc:	d501      	bpl.n	800ede2 <_printf_i+0x1be>
 800edde:	6019      	str	r1, [r3, #0]
 800ede0:	e002      	b.n	800ede8 <_printf_i+0x1c4>
 800ede2:	0668      	lsls	r0, r5, #25
 800ede4:	d5fb      	bpl.n	800edde <_printf_i+0x1ba>
 800ede6:	8019      	strh	r1, [r3, #0]
 800ede8:	2300      	movs	r3, #0
 800edea:	6123      	str	r3, [r4, #16]
 800edec:	4616      	mov	r6, r2
 800edee:	e7bc      	b.n	800ed6a <_printf_i+0x146>
 800edf0:	6833      	ldr	r3, [r6, #0]
 800edf2:	1d1a      	adds	r2, r3, #4
 800edf4:	6032      	str	r2, [r6, #0]
 800edf6:	681e      	ldr	r6, [r3, #0]
 800edf8:	6862      	ldr	r2, [r4, #4]
 800edfa:	2100      	movs	r1, #0
 800edfc:	4630      	mov	r0, r6
 800edfe:	f7f1 f9ff 	bl	8000200 <memchr>
 800ee02:	b108      	cbz	r0, 800ee08 <_printf_i+0x1e4>
 800ee04:	1b80      	subs	r0, r0, r6
 800ee06:	6060      	str	r0, [r4, #4]
 800ee08:	6863      	ldr	r3, [r4, #4]
 800ee0a:	6123      	str	r3, [r4, #16]
 800ee0c:	2300      	movs	r3, #0
 800ee0e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ee12:	e7aa      	b.n	800ed6a <_printf_i+0x146>
 800ee14:	6923      	ldr	r3, [r4, #16]
 800ee16:	4632      	mov	r2, r6
 800ee18:	4649      	mov	r1, r9
 800ee1a:	4640      	mov	r0, r8
 800ee1c:	47d0      	blx	sl
 800ee1e:	3001      	adds	r0, #1
 800ee20:	d0ad      	beq.n	800ed7e <_printf_i+0x15a>
 800ee22:	6823      	ldr	r3, [r4, #0]
 800ee24:	079b      	lsls	r3, r3, #30
 800ee26:	d413      	bmi.n	800ee50 <_printf_i+0x22c>
 800ee28:	68e0      	ldr	r0, [r4, #12]
 800ee2a:	9b03      	ldr	r3, [sp, #12]
 800ee2c:	4298      	cmp	r0, r3
 800ee2e:	bfb8      	it	lt
 800ee30:	4618      	movlt	r0, r3
 800ee32:	e7a6      	b.n	800ed82 <_printf_i+0x15e>
 800ee34:	2301      	movs	r3, #1
 800ee36:	4632      	mov	r2, r6
 800ee38:	4649      	mov	r1, r9
 800ee3a:	4640      	mov	r0, r8
 800ee3c:	47d0      	blx	sl
 800ee3e:	3001      	adds	r0, #1
 800ee40:	d09d      	beq.n	800ed7e <_printf_i+0x15a>
 800ee42:	3501      	adds	r5, #1
 800ee44:	68e3      	ldr	r3, [r4, #12]
 800ee46:	9903      	ldr	r1, [sp, #12]
 800ee48:	1a5b      	subs	r3, r3, r1
 800ee4a:	42ab      	cmp	r3, r5
 800ee4c:	dcf2      	bgt.n	800ee34 <_printf_i+0x210>
 800ee4e:	e7eb      	b.n	800ee28 <_printf_i+0x204>
 800ee50:	2500      	movs	r5, #0
 800ee52:	f104 0619 	add.w	r6, r4, #25
 800ee56:	e7f5      	b.n	800ee44 <_printf_i+0x220>
 800ee58:	0800f09d 	.word	0x0800f09d
 800ee5c:	0800f0ae 	.word	0x0800f0ae

0800ee60 <memmove>:
 800ee60:	4288      	cmp	r0, r1
 800ee62:	b510      	push	{r4, lr}
 800ee64:	eb01 0402 	add.w	r4, r1, r2
 800ee68:	d902      	bls.n	800ee70 <memmove+0x10>
 800ee6a:	4284      	cmp	r4, r0
 800ee6c:	4623      	mov	r3, r4
 800ee6e:	d807      	bhi.n	800ee80 <memmove+0x20>
 800ee70:	1e43      	subs	r3, r0, #1
 800ee72:	42a1      	cmp	r1, r4
 800ee74:	d008      	beq.n	800ee88 <memmove+0x28>
 800ee76:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ee7a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800ee7e:	e7f8      	b.n	800ee72 <memmove+0x12>
 800ee80:	4402      	add	r2, r0
 800ee82:	4601      	mov	r1, r0
 800ee84:	428a      	cmp	r2, r1
 800ee86:	d100      	bne.n	800ee8a <memmove+0x2a>
 800ee88:	bd10      	pop	{r4, pc}
 800ee8a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800ee8e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800ee92:	e7f7      	b.n	800ee84 <memmove+0x24>

0800ee94 <_sbrk_r>:
 800ee94:	b538      	push	{r3, r4, r5, lr}
 800ee96:	4d06      	ldr	r5, [pc, #24]	@ (800eeb0 <_sbrk_r+0x1c>)
 800ee98:	2300      	movs	r3, #0
 800ee9a:	4604      	mov	r4, r0
 800ee9c:	4608      	mov	r0, r1
 800ee9e:	602b      	str	r3, [r5, #0]
 800eea0:	f7f4 feba 	bl	8003c18 <_sbrk>
 800eea4:	1c43      	adds	r3, r0, #1
 800eea6:	d102      	bne.n	800eeae <_sbrk_r+0x1a>
 800eea8:	682b      	ldr	r3, [r5, #0]
 800eeaa:	b103      	cbz	r3, 800eeae <_sbrk_r+0x1a>
 800eeac:	6023      	str	r3, [r4, #0]
 800eeae:	bd38      	pop	{r3, r4, r5, pc}
 800eeb0:	20004bd8 	.word	0x20004bd8

0800eeb4 <_realloc_r>:
 800eeb4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800eeb8:	4607      	mov	r7, r0
 800eeba:	4614      	mov	r4, r2
 800eebc:	460d      	mov	r5, r1
 800eebe:	b921      	cbnz	r1, 800eeca <_realloc_r+0x16>
 800eec0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800eec4:	4611      	mov	r1, r2
 800eec6:	f7ff bc5b 	b.w	800e780 <_malloc_r>
 800eeca:	b92a      	cbnz	r2, 800eed8 <_realloc_r+0x24>
 800eecc:	f7ff fbec 	bl	800e6a8 <_free_r>
 800eed0:	4625      	mov	r5, r4
 800eed2:	4628      	mov	r0, r5
 800eed4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800eed8:	f000 f81a 	bl	800ef10 <_malloc_usable_size_r>
 800eedc:	4284      	cmp	r4, r0
 800eede:	4606      	mov	r6, r0
 800eee0:	d802      	bhi.n	800eee8 <_realloc_r+0x34>
 800eee2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800eee6:	d8f4      	bhi.n	800eed2 <_realloc_r+0x1e>
 800eee8:	4621      	mov	r1, r4
 800eeea:	4638      	mov	r0, r7
 800eeec:	f7ff fc48 	bl	800e780 <_malloc_r>
 800eef0:	4680      	mov	r8, r0
 800eef2:	b908      	cbnz	r0, 800eef8 <_realloc_r+0x44>
 800eef4:	4645      	mov	r5, r8
 800eef6:	e7ec      	b.n	800eed2 <_realloc_r+0x1e>
 800eef8:	42b4      	cmp	r4, r6
 800eefa:	4622      	mov	r2, r4
 800eefc:	4629      	mov	r1, r5
 800eefe:	bf28      	it	cs
 800ef00:	4632      	movcs	r2, r6
 800ef02:	f7ff fbc3 	bl	800e68c <memcpy>
 800ef06:	4629      	mov	r1, r5
 800ef08:	4638      	mov	r0, r7
 800ef0a:	f7ff fbcd 	bl	800e6a8 <_free_r>
 800ef0e:	e7f1      	b.n	800eef4 <_realloc_r+0x40>

0800ef10 <_malloc_usable_size_r>:
 800ef10:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ef14:	1f18      	subs	r0, r3, #4
 800ef16:	2b00      	cmp	r3, #0
 800ef18:	bfbc      	itt	lt
 800ef1a:	580b      	ldrlt	r3, [r1, r0]
 800ef1c:	18c0      	addlt	r0, r0, r3
 800ef1e:	4770      	bx	lr

0800ef20 <_init>:
 800ef20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ef22:	bf00      	nop
 800ef24:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ef26:	bc08      	pop	{r3}
 800ef28:	469e      	mov	lr, r3
 800ef2a:	4770      	bx	lr

0800ef2c <_fini>:
 800ef2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ef2e:	bf00      	nop
 800ef30:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ef32:	bc08      	pop	{r3}
 800ef34:	469e      	mov	lr, r3
 800ef36:	4770      	bx	lr
