<!DOCTYPE html><html><head><style>
  body {
    background-color: rgb(224, 224, 224);
    padding-top: 0px;
    margin-top: 0px;
    margin-bottom: 0px;
    font-size: 10pt;
    font-family: Verdana, Tahoma, Arial, Helvetica;
  }
</style><style data-styled="ocKmV iJNkzm hRwdnf dEglj jvmOyj hYuTbQ jSbqwE cRRJcQ lmudQl glZDEk bElbrL AjCnd dpJkaC jhdRhB kojTZI iKkoRj caewPx bGoyZL CzTZB iSdXyy fuwsYa dkoZgh cnAGfz" data-styled-version="4.3.2">
/* sc-component-id: _common__H1-sc-1oqitgj-0 */
.bGoyZL{font-weight:bold;font-size:14pt;color:#c00000;}
/* sc-component-id: _common__HStack-sc-1oqitgj-4 */
.caewPx{display:-webkit-box;display:-webkit-flex;display:-ms-flexbox;display:flex;-webkit-flex-direction:row;-ms-flex-direction:row;flex-direction:row;-webkit-align-items:baseline;-webkit-box-align:baseline;-ms-flex-align:baseline;align-items:baseline;}
/* sc-component-id: _common__VStack-sc-1oqitgj-5 */
.iKkoRj{display:-webkit-box;display:-webkit-flex;display:-ms-flexbox;display:flex;-webkit-flex-direction:column;-ms-flex-direction:column;flex-direction:column;}
/* sc-component-id: _menu__Menu-sc-1ruccik-0 */
.hYuTbQ{position:relative;border-radius:0px 24px 24px 24px;margin:0 6px 6px;padding:8px 0 4px;background-color:white;box-shadow:0px 0px 4px #333;text-align:center;} .hYuTbQ h2{margin:2px 0px;font-size:13pt;font-weight:normal;} .hYuTbQ ul{text-align:left;margin:0px;padding:0px 0px 4px 8px;list-style-position:inside;} .hYuTbQ li{font-variant:small-caps;padding-top:2px;padding-bottom:1px;}.jSbqwE{border-radius:24px;margin:6px;padding:4px 0;background-color:white;box-shadow:0px 0px 4px #333;text-align:center;} .jSbqwE h2{margin:2px 0px;font-size:13pt;font-weight:normal;} .jSbqwE ul{text-align:left;margin:0px;padding:0px 0px 4px 8px;list-style-position:inside;} .jSbqwE li{font-variant:small-caps;padding-top:2px;padding-bottom:1px;}
/* sc-component-id: _menu__FancyInput-sc-1ruccik-1 */
.cRRJcQ{width:88px;height:16px;margin:4px;border:none;background-color:white;box-shadow:0px 0px 4px #333;}
/* sc-component-id: _menu__FancyButton-sc-1ruccik-2 */
.lmudQl{display:-webkit-inline-box;display:-webkit-inline-flex;display:-ms-inline-flexbox;display:inline-flex;-webkit-align-items:center;-webkit-box-align:center;-ms-flex-align:center;align-items:center;-webkit-box-pack:center;-webkit-justify-content:center;-ms-flex-pack:center;justify-content:center;-webkit-text-decoration:none;text-decoration:none;box-sizing:border-box;width:96px;height:18px;border:none;margin:6px;color:#DDD;font-family:system-ui,sans-serif;font-size:12px;font-weight:bold;cursor:pointer;background:linear-gradient(to bottom,#8AC 0%,#16A 50%,#28C 100%);box-shadow:0px 0px 4px black;border-radius:8px;}
/* sc-component-id: _menu__FancyButton-sc-1ruccik-2-a */
.glZDEk{display:-webkit-inline-box;display:-webkit-inline-flex;display:-ms-inline-flexbox;display:inline-flex;-webkit-align-items:center;-webkit-box-align:center;-ms-flex-align:center;align-items:center;-webkit-box-pack:center;-webkit-justify-content:center;-ms-flex-pack:center;justify-content:center;-webkit-text-decoration:none;text-decoration:none;box-sizing:border-box;width:96px;height:18px;border:none;margin:6px;color:#DDD;font-family:system-ui,sans-serif;font-size:12px;font-weight:bold;cursor:pointer;background:linear-gradient(to bottom,#8AC 0%,#16A 50%,#28C 100%);box-shadow:0px 0px 4px black;border-radius:8px;}
/* sc-component-id: _menu__AdContainer-sc-1ruccik-3 */
.bElbrL{display:-webkit-box;display:-webkit-flex;display:-ms-flexbox;display:flex;-webkit-box-pack:center;-webkit-justify-content:center;-ms-flex-pack:center;justify-content:center;}
/* sc-component-id: _layout__Container-o2sh7m-0 */
.ocKmV{width:1218px;min-height:800px;margin:0px 16px 16px;background:white;box-shadow:0px 0px 24px #666;border-radius:0px 0px 24px 24px;}
/* sc-component-id: _layout__Top-o2sh7m-1 */
.iJNkzm{position:relative;z-index:400;height:88px;background:white url(https://cdn.opencores.org/design/top.png) no-repeat scroll 260px 0px;padding:0px;overflow:hidden;line-height:77px;vertical-align:middle;}
/* sc-component-id: _layout__Line-o2sh7m-2 */
.hRwdnf{position:absolute;left:0;right:0;bottom:0;background:#ccc;height:8px;box-shadow:0px 12px 12px 11px black;}
/* sc-component-id: _layout__MainContainer-o2sh7m-3 */
.dEglj{display:-webkit-box;display:-webkit-flex;display:-ms-flexbox;display:flex;min-height:840px;}
/* sc-component-id: _layout__MainMenu-o2sh7m-4 */
.jvmOyj{position:relative;z-index:100;-webkit-align-self:flex-start;-ms-flex-item-align:start;align-self:flex-start;text-align:left;box-sizing:border-box;width:150px;padding:4px;padding-top:92px;margin-top:-88px;background:linear-gradient(to bottom,#ccc 0%,#bbb 100%);border-radius:0px 24px 24px 0px;box-shadow:0px 0px 12px black;-webkit-clip-path:polygon(0 0,100% 0,100% 24px,150% 24px,150% 150%,0 150%);clip-path:polygon(0 0,100% 0,100% 24px,150% 24px,150% 150%,0 150%);-webkit-flex-shrink:0;-ms-flex-negative:0;flex-shrink:0;-webkit-box-flex:0;-webkit-flex-grow:0;-ms-flex-positive:0;flex-grow:0;}
/* sc-component-id: _layout__Inset-o2sh7m-5 */
.dpJkaC{position:absolute;z-index:200;top:0;left:0;right:0;height:24px;background:#ccc;overflow:hidden;}
/* sc-component-id: _layout__InsetShadow-o2sh7m-6 */
.jhdRhB{height:96px;margin-right:-12px;background-color:white;border-radius:20px 0 0 0;box-shadow:0px 0px 12px black inset;}
/* sc-component-id: _layout__MainContent-o2sh7m-7 */
.AjCnd{position:relative;padding-left:14px;padding-right:16px;padding-bottom:16px;max-width:calc(100% - 150px);-webkit-flex-shrink:1;-ms-flex-negative:1;flex-shrink:1;-webkit-box-flex:1;-webkit-flex-grow:1;-ms-flex-positive:1;flex-grow:1;box-sizing:border-box;}
/* sc-component-id: _layout__TopAdContainer-o2sh7m-8 */
.kojTZI{position:relative;z-index:1000;box-sizing:border-box;display:-webkit-box;display:-webkit-flex;display:-ms-flexbox;display:flex;-webkit-box-pack:space-around;-webkit-justify-content:space-around;-ms-flex-pack:space-around;justify-content:space-around;margin:12px 0;padding:6px 0;height:102px;border:1px solid #1f89c6;border-radius:8px;overflow:visible;}
/* sc-component-id: _layout__BottomAdContainer-o2sh7m-9 */
.dkoZgh{display:-webkit-box;display:-webkit-flex;display:-ms-flexbox;display:flex;-webkit-box-pack:center;-webkit-justify-content:center;-ms-flex-pack:center;justify-content:center;height:90px;}
/* sc-component-id: _layout__Copyright-o2sh7m-10 */
.cnAGfz{text-align:center;padding-top:24px;padding-bottom:16px;color:darkgray;}
/* sc-component-id: UnderlineNav-sc-14g1rj0-0 */
.CzTZB{display:-webkit-box;display:-webkit-flex;display:-ms-flexbox;display:flex;-webkit-box-pack:justify;-webkit-justify-content:space-between;-ms-flex-pack:justify;justify-content:space-between;border-bottom:1px solid #eaecef;} .CzTZB.UnderlineNav--right{-webkit-box-pack:end;-webkit-justify-content:flex-end;-ms-flex-pack:end;justify-content:flex-end;} .CzTZB.UnderlineNav--right .UnderlineNav-item{margin-right:0;margin-left:16px;} .CzTZB.UnderlineNav--right .UnderlineNav-actions{-webkit-flex:1 1 auto;-ms-flex:1 1 auto;flex:1 1 auto;} .CzTZB.UnderlineNav--full{display:block;} .CzTZB .UnderlineNav-body{display:-webkit-box;display:-webkit-flex;display:-ms-flexbox;display:flex;margin-bottom:-1px;} .CzTZB .UnderlineNav-actions{-webkit-align-self:center;-ms-flex-item-align:center;align-self:center;}
/* sc-component-id: UnderlineNav__Link-sc-14g1rj0-1 */
.iSdXyy{padding:16px 8px;margin-right:16px;font-size:14px;line-height:1.5;color:#586069;text-align:center;border-bottom:2px solid transparent;-webkit-text-decoration:none;text-decoration:none;} .iSdXyy:hover,.iSdXyy:focus{color:#24292e;-webkit-text-decoration:none;text-decoration:none;border-bottom-color:#e1e4e8;-webkit-transition:0.2s ease;transition:0.2s ease;} .iSdXyy:hover .UnderlineNav-octicon,.iSdXyy:focus .UnderlineNav-octicon{color:#6a737d;} .iSdXyy.selected{color:#24292e;border-bottom-color:#f66a0a;} .iSdXyy.selected .UnderlineNav-octicon{color:#6a737d;}
/* sc-component-id: _body__Content-euzcac-0 */
.fuwsYa img{max-width:100%;} .fuwsYa pre{white-space:pre-wrap;}</style><link rel="stylesheet" type="text/css" href="https://fonts.googleapis.com/css?family=Ubuntu:regular,bold"/><link rel="stylesheet" type="text/css" href="https://cdn.jsdelivr.net/npm/easymde@2.6.0/dist/easymde.min.css"/><link rel="stylesheet" type="text/css" href="https://cdn.jsdelivr.net/npm/react-datepicker@2.5.0/dist/react-datepicker.min.css"/><script async="" type="text/javascript" src="https://www.googletagmanager.com/gtag/js?id=UA-172123432-1"></script><script type="text/javascript">
  window.dataLayer = window.dataLayer || [];
  function gtag(){dataLayer.push(arguments);}
  gtag('js', new Date());
  gtag('config', 'UA-172123432-1');
</script><script async="" type="text/javascript" src="https://pagead2.googlesyndication.com/pagead/js/adsbygoogle.js"></script><meta name="viewport" content="width=device-width,minimum-scale=1,initial-scale=1" class="next-head"/><meta charSet="utf-8" class="next-head"/><title class="next-head">Opcodes :: Plasma - most MIPS I(TM) opcodes :: OpenCores</title><link rel="preload" href="/_next/static/wsr6L5syYhwmZt5fpgkdZ/pages/projects/page.js" as="script"/><link rel="preload" href="/_next/static/wsr6L5syYhwmZt5fpgkdZ/pages/_app.js" as="script"/><link rel="preload" href="/_next/static/runtime/webpack-a79426b5e11f0ba5879d.js" as="script"/><link rel="preload" href="/_next/static/chunks/commons.58e9c676e62ed9e3875a.js" as="script"/><link rel="preload" href="/_next/static/runtime/main-764c7ccc78f2ad50ed5c.js" as="script"/></head><body><div id="old-browser-warning"></div><div id="__next"><div class="_layout__Container-o2sh7m-0 ocKmV"><div class="_layout__Top-o2sh7m-1 iJNkzm"><a href="/"><img src="https://cdn.opencores.org/design/OpenCores.png" alt="OpenCores" width="235" height="80"/></a><div class="_layout__Line-o2sh7m-2 hRwdnf"></div></div><div class="_layout__MainContainer-o2sh7m-3 dEglj"><div class="mainmenu _layout__MainMenu-o2sh7m-4 jvmOyj"><div class="_menu__Menu-sc-1ruccik-0 hYuTbQ"><form action="/login" method="post">Username:<input type="text" name="user" class="_menu__FancyInput-sc-1ruccik-1 cRRJcQ"/><br/>Password:<br/><input type="password" name="pass" class="_menu__FancyInput-sc-1ruccik-1 cRRJcQ"/><br/><input type="checkbox" name="remember"/>Remember me<br/><input type="submit" value="Login" class="_menu__FancyButton-sc-1ruccik-2 lmudQl"/></form><a href="/signup" class="_menu__FancyButton-sc-1ruccik-2-a glZDEk">Register</a></div><div class="_menu__Menu-sc-1ruccik-0 jSbqwE"><h2>Browse</h2><ul><li><a href="/projects">Projects</a></li><li><a href="/forum">Forums</a></li><li><a href="#about">About</a><ul style="display:none"><li><a href="/about/mission">Mission</a></li><li><a href="/about/logos">Logos</a></li><li><a href="/about/community">Community</a></li><li><a href="/about/statistics">Statistics</a></li></ul></li><li><a href="#howto">HowTo/FAQ</a><ul style="display:none"><li><a href="/howto/faq">FAQ</a></li><li><a href="/howto/project">Project</a></li><li><a href="/howto/svn">SVN</a></li><li><a href="/howto/wishbone">WISHBONE</a></li><li><a href="/howto/eda">EDA Tools</a></li></ul></li><li><a href="#media">Media</a><ul style="display:none"><li><a href="/news">News</a></li><li><a href="/articles">Articles</a></li><li><a href="/newsletters">Newsletter</a></li></ul></li><li><a href="/licensing">Licensing</a></li><li><a href="#commerce">Commerce</a><ul style="display:none"><li><a href="/shop/items">Shop</a></li><li><a href="/commerce/advertise">Advertise</a></li><li><a href="/commerce/jobs">Jobs</a></li></ul></li><li><a href="/partners">Partners</a></li><li><a href="/maintainers/oliscience">Maintainers</a></li><li><a href="/contact">Contact us</a></li></ul></div><div class="_menu__AdContainer-sc-1ruccik-3 bElbrL"><ins class="adsbygoogle" style="display:inline-block;width:125px;height:125px" data-ad-client="ca-pub-8561717607970465" data-ad-slot="8586056206"></ins></div></div><div class="_layout__MainContent-o2sh7m-7 AjCnd"><div class="_layout__Inset-o2sh7m-5 dpJkaC"><div class="_layout__InsetShadow-o2sh7m-6 jhdRhB"></div></div><div class="_layout__TopAdContainer-o2sh7m-8 kojTZI"><ins class="adsbygoogle" style="display:inline-block;width:468px;height:60px" data-ad-client="ca-pub-8561717607970465" data-ad-slot="8506821698"></ins><ins class="adsbygoogle" style="display:inline-block;width:468px;height:60px" data-ad-client="ca-pub-8561717607970465" data-ad-slot="8506821698"></ins></div><div><div class="_common__VStack-sc-1oqitgj-5 iKkoRj"><div class="_common__HStack-sc-1oqitgj-4 caewPx"><h1 style="overflow:auto" class="_common__H1-sc-1oqitgj-0 bGoyZL"><img src="https://cdn.opencores.org/img/star.png" alt="*" title="OpenCores Certified"/> <!-- -->Plasma - most MIPS I(TM) opcodes</h1><div style="width:1px;height:1px;flex-grow:1"></div></div><nav class="UnderlineNav-sc-14g1rj0-0 CzTZB UnderlineNav"><div class="UnderlineNav-body"><a class="UnderlineNav__Link-sc-14g1rj0-1 UnderlineNav-item iSdXyy" href="/projects/plasma">Overview</a><a class="UnderlineNav__Link-sc-14g1rj0-1 UnderlineNav-item selected iSdXyy" selected="" href="/projects/plasma/opcodes">Opcodes</a><a class="UnderlineNav__Link-sc-14g1rj0-1 UnderlineNav-item iSdXyy" href="/projects/plasma/tools">Tools</a><a class="UnderlineNav__Link-sc-14g1rj0-1 UnderlineNav-item iSdXyy" href="/projects/plasma/gnu gcc">Gnu gcc</a><a class="UnderlineNav__Link-sc-14g1rj0-1 UnderlineNav-item iSdXyy" href="/projects/plasma/downloads">Downloads</a><a class="UnderlineNav__Link-sc-14g1rj0-1 UnderlineNav-item iSdXyy" href="/projects/plasma/news">News</a><a class="UnderlineNav__Link-sc-14g1rj0-1 UnderlineNav-item iSdXyy" href="/projects/plasma/bugtracker">Bugtracker</a></div></nav></div><div class="_body__Content-euzcac-0 fuwsYa"><h2 id="register-usage">Register Usage</h2>
<p>The Plasma CPU is based on the MIPS I(TM) instruction set.  There are 32, 32-bit general purpose registers. <br />
- The value of register R0 is always zero.<br />
- R31 is used as the link register to return from a subroutine.<br />
- The program counter (pc) specifies the address of the next opcode. <br />
- The exception program counter (epc) register remembers the program counter  when there is an interrupt or exception.<br />
- Registers LO and HI are used for multiplication and division.<br />
<br />
There isn't a status register. Instead, the results of a comparison set a register value. The branch then tests this register value.</p>
<h2 id="compiler-register-usage">Compiler Register Usage</h2>
<p><table border="1" cellspacing="0">
 <tr><td>Register</td><td>Name</td><td>Function</td></tr>
 <tr><td>R0</td><td>zero</td><td>Always contains 0</td></tr>
 <tr><td>R1</td><td>at</td><td>Assembler temporary</td></tr>
 <tr><td>R2-R3</td><td>v0-v1</td><td>Function return value</td></tr>
 <tr><td>R4-R7</td><td>a0-a3</td><td>Function parameters</td></tr>
 <tr><td>R8-R15</td><td>t0-t7</td><td>Function temporary values</td></tr>
 <tr><td>R16-R23</td><td>s0-s7</td><td>Saved registers across function calls</td></tr>
 <tr><td>R24-R25</td><td>t8-t9</td><td>Function temporary values</td></tr>
 <tr><td>R26-R27</td><td>k0-k1</td><td>Reserved for interrupt handler</td></tr>
 <tr><td>R28</td><td>gp</td><td>Global pointer</td></tr>
 <tr><td>R29</td><td>sp</td><td>Stack Pointer</td></tr>
 <tr><td>R30</td><td>s8</td><td>Saved register across function calls</td></tr>
 <tr><td>R31</td><td>ra</td><td>Return address from function call</td></tr>
 <tr><td>HI-LO</td><td>lo-hi</td><td>Multiplication/division results</td></tr>
 <tr><td>PC</td><td>Program Counter</td><td>Points at 8 bytes past current instruction</td></tr>
 <tr><td>EPC</td><td>epc</td><td>Exception program counter return address</td></tr>
</table>
</p>
<h2 id="branch-delay-slot">Branch Delay Slot</h2>
<p>There is one branch delay slot. This means that the instuction after a branch is always executed before the CPU decides to take the branch or not.</p>
<h2 id="assembly-example">Assembly Example</h2>
<p>Also see opcodes.asm which tests all of the opcodes.
<pre>
   LUI   $4, 0x1234          #i = 0x12345678;
   ORI   $4, $4, 0x5678
   BLEZ  $4, NoAdd           #if (i &gt; 0) i += 9;
   NOP                       #Branch Delay Slot
   ADDIU $4, $4, 9
NoAdd:
</pre>
</p>
<h2 id="opcodes">Opcodes</h2>
<p><table border="1" cellspacing="0">
 <tr><td>Opcode</td><td>Name</td><td>Action</td><td colspan="6">Opcode bitfields</td></tr>
 <tr><td colspan="9"><b>Arithmetic Logic Unit</b></td></tr>
 <tr><td>ADD rd,rs,rt</td><td>Add</td><td>rd=rs+rt</td>
   <td>000000</td><td>rs</td><td>rt</td><td>rd</td><td>00000</td><td>100000</td></tr>
 <tr><td>ADDI rt,rs,imm</td><td>Add Immediate</td><td>rt=rs+imm</td>
   <td>001000</td><td>rs</td><td>rt</td><td colspan="3">imm</td></tr>
 <tr><td>ADDIU rt,rs,imm</td><td>Add Immediate Unsigned</td><td>rt=rs+imm</td>
   <td>001001</td><td>rs</td><td>rt</td><td colspan="3">imm</td></tr>
 <tr><td>ADDU rd,rs,rt</td><td>Add Unsigned</td><td>rd=rs+rt</td>
   <td>000000</td><td>rs</td><td>rt</td><td>rd</td><td>00000</td><td>100001</td></tr>
 <tr><td>AND rd,rs,rt</td><td>And</td><td>rd=rs&amp;rt</td>
   <td>000000</td><td>rs</td><td>rt</td><td>rd</td><td>00000</td><td>100100</td></tr>
 <tr><td>ANDI rt,rs,imm</td><td>And Immediate</td><td>rt=rs&amp;imm</td>
   <td>001100</td><td>rs</td><td>rt</td><td colspan="3">imm</td></tr>
 <tr><td>LUI rt,imm</td><td>Load Upper Immediate</td><td>rt=imm&lt;&lt;16</td>
   <td>001111</td><td>rs</td><td>rt</td><td colspan="3">imm</td></tr>
 <tr><td>NOR rd,rs,rt</td><td>Nor</td><td>rd=~(rs|rt)</td>
   <td>000000</td><td>rs</td><td>rt</td><td>rd</td><td>00000</td><td>100111</td></tr>
 <tr><td>OR rd,rs,rt</td><td>Or</td><td>rd=rs|rt</td>
   <td>000000</td><td>rs</td><td>rt</td><td>rd</td><td>00000</td><td>100101</td></tr>
 <tr><td>ORI rt,rs,imm</td><td>Or Immediate</td><td>rt=rs|imm</td>
   <td>001101</td><td>rs</td><td>rt</td><td colspan="3">imm</td></tr>
 <tr><td>SLT rd,rs,rt</td><td>Set On Less Than</td><td>rd=rs&lt;rt</td>
   <td>000000</td><td>rs</td><td>rt</td><td>rd</td><td>00000</td><td>101010</td></tr>
 <tr><td>SLTI rt,rs,imm</td><td>Set On Less Than Immediate</td><td>rt=rs&lt;imm</td>
   <td>001010</td><td>rs</td><td>rt</td><td colspan="3">imm</td></tr>
 <tr><td>SLTIU rt,rs,imm</td><td>Set On &lt; Immediate Unsigned</td><td>rt=rs&lt;imm</td>
   <td>001011</td><td>rs</td><td>rt</td><td colspan="3">imm</td></tr>
 <tr><td>SLTU rd,rs,rt</td><td>Set On Less Than Unsigned</td><td>rd=rs&lt;rt</td>
   <td>000000</td><td>rs</td><td>rt</td><td>rd</td><td>00000</td><td>101011</td></tr>
 <tr><td>SUB rd,rs,rt</td><td>Subtract</td><td>rd=rs-rt</td>
   <td>000000</td><td>rs</td><td>rt</td><td>rd</td><td>00000</td><td>100010</td></tr>
 <tr><td>SUBU rd,rs,rt</td><td>Subtract Unsigned</td><td>rd=rs-rt</td>
   <td>000000</td><td>rs</td><td>rt</td><td>rd</td><td>00000</td><td>100011</td></tr>
 <tr><td>XOR rd,rs,rt</td><td>Exclusive Or</td><td>rd=rs^rt</td>
   <td>000000</td><td>rs</td><td>rt</td><td>rd</td><td>00000</td><td>100110</td></tr>
 <tr><td>XORI rt,rs,imm</td><td>Exclusive Or Immediate</td><td>rt=rs^imm</td>
   <td>001110</td><td>rs</td><td>rt</td><td colspan="3">imm</td></tr>
   
 <tr><td colspan="9"><b>Shifter</b></td></tr>   
 <tr><td>SLL rd,rt,sa</td><td>Shift Left Logical</td><td>rd=rt&lt;&lt;sa</td>
   <td>000000</td><td>rs</td><td>rt</td><td>rd</td><td>sa</td><td>000000</td></tr>
 <tr><td>SLLV rd,rt,rs</td><td>Shift Left Logical Variable</td><td>rd=rt&lt;&lt;rs</td>
   <td>000000</td><td>rs</td><td>rt</td><td>rd</td><td>00000</td><td>000100</td></tr>
 <tr><td>SRA rd,rt,sa</td><td>Shift Right Arithmetic</td><td>rd=rt&gt;&gt;sa</td>
   <td>000000</td><td>00000</td><td>rt</td><td>rd</td><td>sa</td><td>000011</td></tr>
 <tr><td>SRAV rd,rt,rs</td><td>Shift Right Arithmetic Variable</td><td>rd=rt&gt;&gt;rs</td>
   <td>000000</td><td>rs</td><td>rt</td><td>rd</td><td>00000</td><td>000111</td></tr>
 <tr><td>SRL rd,rt,sa</td><td>Shift Right Logical</td><td>rd=rt&gt;&gt;sa</td>
   <td>000000</td><td>rs</td><td>rt</td><td>rd</td><td>sa</td><td>000010</td></tr>
 <tr><td>SRLV rd,rt,rs</td><td>Shift Right Logical Variable</td><td>rd=rt&gt;&gt;rs</td>
   <td>000000</td><td>rs</td><td>rt</td><td>rd</td><td>00000</td><td>000110</td></tr>
   
 <tr><td colspan="9"><b>Multiply</b></td></tr>   
 <tr><td>DIV rs,rt</td><td>Divide</td><td>HI=rs%rt; LO=rs/rt</td>
   <td>000000</td><td>rs</td><td>rt</td><td colspan="2">0000000000</td><td>011010</td></tr>
 <tr><td>DIVU rs,rt</td><td>Divide Unsigned</td><td>HI=rs%rt; LO=rs/rt</td>
   <td>000000</td><td>rs</td><td>rt</td><td colspan="2">0000000000</td><td>011011</td></tr>
 <tr><td>MFHI rd</td><td>Move From HI</td><td>rd=HI</td>
   <td>000000</td><td colspan="2">0000000000</td><td>rd</td><td>00000</td><td>010000</td></tr>
 <tr><td>MFLO rd</td><td>Move From LO</td><td>rd=LO</td>
   <td>000000</td><td colspan="2">0000000000</td><td>rd</td><td>00000</td><td>010010</td></tr>
 <tr><td>MTHI rs</td><td>Move To HI</td><td>HI=rs</td>
   <td>000000</td><td>rs</td><td colspan="3">000000000000000</td><td>010001</td></tr>
 <tr><td>MTLO rs</td><td>Move To LO</td><td>LO=rs</td>
   <td>000000</td><td>rs</td><td colspan="3">000000000000000</td><td>010011</td></tr>
 <tr><td>MULT rs,rt</td><td>Multiply</td><td>HI,LO=rs*rt</td>
   <td>000000</td><td>rs</td><td>rt</td><td colspan="2">0000000000</td><td>011000</td></tr>
 <tr><td>MULTU rs,rt</td><td>Multiply Unsigned</td><td>HI,LO=rs*rt</td>
   <td>000000</td><td>rs</td><td>rt</td><td colspan="2">0000000000</td><td>011001</td></tr>

 <tr><td colspan="9"><b>Branch</b></td></tr>  
 <tr><td>BEQ rs,rt,offset</td><td>Branch On Equal</td><td>if(rs==rt) pc+=offset*4</td>
   <td>000100</td><td>rs</td><td>rt</td><td colspan="3">offset</td></tr>
 <tr><td>BGEZ rs,offset</td><td>Branch On &gt;= 0</td><td>if(rs&gt;=0) pc+=offset*4</td>
   <td>000001</td><td>rs</td><td>00001</td><td colspan="3">offset</td></tr>
 <tr><td>BGEZAL rs,offset</td><td>Branch On &gt;= 0 And Link</td><td>r31=pc; if(rs&gt;=0) pc+=offset*4</td>
   <td>000001</td><td>rs</td><td>10001</td><td colspan="3">offset</td></tr>
 <tr><td>BGTZ rs,offset</td><td>Branch On &gt; 0</td><td>if(rs&gt;0) pc+=offset*4</td>
   <td>000111</td><td>rs</td><td>00000</td><td colspan="3">offset</td></tr>
 <tr><td>BLEZ rs,offset</td><td>Branch On <td>if(rs&lt;=0) pc+=offset*4</td>
   <td>000110</td><td>rs</td><td>00000</td><td colspan="3">offset</td></td></tr>
 <tr><td>BLTZ rs,offset</td><td>Branch On &lt; 0</td><td>if(rs&lt;0) pc+=offset*4</td>
   <td>000001</td><td>rs</td><td>00000</td><td colspan="3">offset</td></tr>
 <tr><td>BLTZAL rs,offset</td><td>Branch On &lt; 0 And Link</td><td>r31=pc; if(rs&lt;0) pc+=offset*4</td>
   <td>000001</td><td>rs</td><td>10000</td><td colspan="3">offset</td></tr>
 <tr><td>BNE rs,rt,offset</td><td>Branch On Not Equal</td><td>if(rs!=rt) pc+=offset*4</td>
   <td>000101</td><td>rs</td><td>rt</td><td colspan="3">offset</td></tr>
 <tr><td>BREAK</td><td>Breakpoint</td><td>epc=pc; pc=0x3c</td>
   <td>000000</td><td colspan="4">code</td><td>001101</td></tr>
 <tr><td>J target</td><td>Jump</td><td>pc=pc_upper|(target&lt;&lt;2)</td>
   <td>000010</td><td colspan="5">target</td></tr>
 <tr><td>JAL target</td><td>Jump And Link</td><td>r31=pc; pc=target&lt;&lt;2</td>
   <td>000011</td><td colspan="5">target</td></tr>
 <tr><td>JALR rs</td><td>Jump And Link Register</td><td>rd=pc; pc=rs</td>
   <td>000000</td><td>rs</td><td>00000</td><td>rd</td><td>00000</td><td>001001</td></tr>
 <tr><td>JR rs</td><td>Jump Register</td><td>pc=rs</td>
   <td>000000</td><td>rs</td><td colspan="3">000000000000000</td><td>001000</td></tr>
 <tr><td>MFC0 rt,rd</td><td>Move From Coprocessor</td><td>rt=CPR[0,rd]</td>
   <td>010000</td><td>00000</td><td>rt</td><td>rd</td><td colspan="2">00000000000</td></tr>
 <tr><td>MTC0 rt,rd</td><td>Move To Coprocessor</td><td>CPR[0,rd]=rt</td>
   <td>010000</td><td>00100</td><td>rt</td><td>rd</td><td colspan="2">00000000000</td></tr>
 <tr><td>SYSCALL</td><td>System Call</td><td>epc=pc; pc=0x3c</td>
   <td>000000</td><td colspan="4">00000000000000000000</td><td>001100</td></tr>
   
 <tr><td colspan="9"><b>Memory Access</b></td></tr>   
 <tr><td>LB rt,offset(rs)</td><td>Load Byte</td><td>rt=*(char*)(offset+rs)</td>
   <td>100000</td><td>rs</td><td>rt</td><td colspan="3">offset</td></tr>
 <tr><td>LBU rt,offset(rs)</td><td>Load Byte Unsigned</td><td>rt=*(Uchar*)(offset+rs)</td>
   <td>100100</td><td>rs</td><td>rt</td><td colspan="3">offset</td></tr>
 <tr><td>LH rt,offset(rs)</td><td>Load Halfword</td><td>rt=*(short*)(offset+rs)</td>
   <td>100001</td><td>rs</td><td>rt</td><td colspan="3">offset</td></tr>
 <tr><td>LBU rt,offset(rs)</td><td>Load Halfword Unsigned</td><td>rt=*(Ushort*)(offset+rs)</td>
   <td>100101</td><td>rs</td><td>rt</td><td colspan="3">offset</td></tr>
 <tr><td>LW rt,offset(rs)</td><td>Load Word</td><td>rt=*(int*)(offset+rs)</td>
   <td>100011</td><td>rs</td><td>rt</td><td colspan="3">offset</td></tr>
 <tr><td>SB rt,offset(rs)</td><td>Store Byte</td><td>*(char*)(offset+rs)=rt</td>
   <td>101000</td><td>rs</td><td>rt</td><td colspan="3">offset</td></tr>
 <tr><td>SH rt,offset(rs)</td><td>Store Halfword</td><td>*(short*)(offset+rs)=rt</td>
   <td>101001</td><td>rs</td><td>rt</td><td colspan="3">offset</td></tr>
 <tr><td>SW rt,offset(rs)</td><td>Store Word</td><td>*(int*)(offset+rs)=rt</td>
   <td>101011</td><td>rs</td><td>rt</td><td colspan="3">offset</td></tr>
</table>
Notes:  The immediate values are normally sign extended.  
<br />The opcodes ADD and ADDU are equivalent in the Plasma CPU since ALU 
operations don't cause exceptions.  
<br />The program counter (pc) points to eight bytes past the currently executing 
instruction.</p>
</div></div></div></div><div style="clear:both;margin-left:200px"></div><div class="_layout__BottomAdContainer-o2sh7m-9 dkoZgh"><ins class="adsbygoogle" style="display:inline-block;width:728px;height:90px" data-ad-client="ca-pub-8561717607970465" data-ad-slot="4128044249"></ins></div></div><div class="_layout__Copyright-o2sh7m-10 cnAGfz">© copyright 1999-2018 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.</div></div><script type="text/javascript">
  if (!('borderImage' in document.createElement('div').style)) {
    var div = document.getElementById('old-browser-warning')
    div.innerHTML = '<b>Your browser is out-of-date!</b>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Update your browser to view this website correctly.'
    div.setAttribute('style', 'background-color: red; border-bottom: 2px solid black; margin: 0 -12px 12px -12px; padding: 12px; text-align: center;')
  }
</script><script type="text/javascript" src="https://cdn.polyfill.io/v2/polyfill.min.js?features=default,Array.prototype.find,Array.prototype.includes"></script><script type="text/javascript" src="https://browser.sentry-cdn.com/4.2.4/bundle.min.js" crossorigin="anonymous"></script><script>
  Sentry.init({ dsn: 'https://517b512eb79d4132b7729360967d801b@sentry.io/1317016' })
</script><script id="__NEXT_DATA__" type="application/json">{"dataManager":"[]","props":{"pageProps":{"pageName":"opcodes","info":{"slug":"plasma","vcs":"svn","title":"Plasma - most MIPS I(TM) opcodes","category":"Processor","language":"VHDL","wishboneCompliant":false,"certifiedProject":true,"stage":"stable","created":1001405703,"updated":1479723762,"committed":1409409237,"phazes":["design_done","fpga_proven"],"license":"Others","hasSvnFiles":true,"hasExternalFiles":false,"wishboneVersion":null,"readOverviewFromSvnReadme":false,"gitlabId":30,"pages":["overview","opcodes","tools","gnu gcc","downloads","news","bugtracker"],"maintainers":[{"slug":"rhoads","title":"Rhoads, Steve"}],"organizations":[],"issues":{"open":6,"closed":43},"stars":9,"isStarredByMe":false},"pageInfo":{"body":"## Register Usage\n\nThe Plasma CPU is based on the MIPS I(TM) instruction set. There are 32, 32-bit general purpose registers.  \n\\- The value of register R0 is always zero.  \n\\- R31 is used as the link register to return from a subroutine.  \n\\- The program counter (pc) specifies the address of the next opcode.  \n\\- The exception program counter (epc) register remembers the program counter when there is an interrupt or exception.  \n\\- Registers LO and HI are used for multiplication and division.  \n  \nThere isn't a status register. Instead, the results of a comparison set a register value. The branch then tests this register value.\n\n## Compiler Register Usage\n\nRegister\n\nName\n\nFunction\n\nR0\n\nzero\n\nAlways contains 0\n\nR1\n\nat\n\nAssembler temporary\n\nR2-R3\n\nv0-v1\n\nFunction return value\n\nR4-R7\n\na0-a3\n\nFunction parameters\n\nR8-R15\n\nt0-t7\n\nFunction temporary values\n\nR16-R23\n\ns0-s7\n\nSaved registers across function calls\n\nR24-R25\n\nt8-t9\n\nFunction temporary values\n\nR26-R27\n\nk0-k1\n\nReserved for interrupt handler\n\nR28\n\ngp\n\nGlobal pointer\n\nR29\n\nsp\n\nStack Pointer\n\nR30\n\ns8\n\nSaved register across function calls\n\nR31\n\nra\n\nReturn address from function call\n\nHI-LO\n\nlo-hi\n\nMultiplication/division results\n\nPC\n\nProgram Counter\n\nPoints at 8 bytes past current instruction\n\nEPC\n\nepc\n\nException program counter return address\n\n## Branch Delay Slot\n\nThere is one branch delay slot. This means that the instuction after a branch is always executed before the CPU decides to take the branch or not.\n\n## Assembly Example\n\nAlso see opcodes.asm which tests all of the opcodes.\n\n   LUI   $4, 0x1234          #i = 0x12345678;\n   ORI   $4, $4, 0x5678\n   BLEZ  $4, NoAdd           #if (i \u003e 0) i += 9;\n   NOP                       #Branch Delay Slot\n   ADDIU $4, $4, 9\nNoAdd:\n\n## Opcodes\n\nOpcode\n\nName\n\nAction\n\nOpcode bitfields\n\n**Arithmetic Logic Unit**\n\nADD rd,rs,rt\n\nAdd\n\nrd=rs+rt\n\n000000\n\nrs\n\nrt\n\nrd\n\n00000\n\n100000\n\nADDI rt,rs,imm\n\nAdd Immediate\n\nrt=rs+imm\n\n001000\n\nrs\n\nrt\n\nimm\n\nADDIU rt,rs,imm\n\nAdd Immediate Unsigned\n\nrt=rs+imm\n\n001001\n\nrs\n\nrt\n\nimm\n\nADDU rd,rs,rt\n\nAdd Unsigned\n\nrd=rs+rt\n\n000000\n\nrs\n\nrt\n\nrd\n\n00000\n\n100001\n\nAND rd,rs,rt\n\nAnd\n\nrd=rs\u0026rt\n\n000000\n\nrs\n\nrt\n\nrd\n\n00000\n\n100100\n\nANDI rt,rs,imm\n\nAnd Immediate\n\nrt=rs\u0026imm\n\n001100\n\nrs\n\nrt\n\nimm\n\nLUI rt,imm\n\nLoad Upper Immediate\n\nrt=imm\u003c\u003c16\n\n001111\n\nrs\n\nrt\n\nimm\n\nNOR rd,rs,rt\n\nNor\n\nrd=~(rs|rt)\n\n000000\n\nrs\n\nrt\n\nrd\n\n00000\n\n100111\n\nOR rd,rs,rt\n\nOr\n\nrd=rs|rt\n\n000000\n\nrs\n\nrt\n\nrd\n\n00000\n\n100101\n\nORI rt,rs,imm\n\nOr Immediate\n\nrt=rs|imm\n\n001101\n\nrs\n\nrt\n\nimm\n\nSLT rd,rs,rt\n\nSet On Less Than\n\nrd=rs\u003crt\n\n000000\n\nrs\n\nrt\n\nrd\n\n00000\n\n101010\n\nSLTI rt,rs,imm\n\nSet On Less Than Immediate\n\nrt=rs\u003cimm\n\n001010\n\nrs\n\nrt\n\nimm\n\nSLTIU rt,rs,imm\n\nSet On \u003c Immediate Unsigned\n\nrt=rs\u003cimm\n\n001011\n\nrs\n\nrt\n\nimm\n\nSLTU rd,rs,rt\n\nSet On Less Than Unsigned\n\nrd=rs\u003crt\n\n000000\n\nrs\n\nrt\n\nrd\n\n00000\n\n101011\n\nSUB rd,rs,rt\n\nSubtract\n\nrd=rs-rt\n\n000000\n\nrs\n\nrt\n\nrd\n\n00000\n\n100010\n\nSUBU rd,rs,rt\n\nSubtract Unsigned\n\nrd=rs-rt\n\n000000\n\nrs\n\nrt\n\nrd\n\n00000\n\n100011\n\nXOR rd,rs,rt\n\nExclusive Or\n\nrd=rs^rt\n\n000000\n\nrs\n\nrt\n\nrd\n\n00000\n\n100110\n\nXORI rt,rs,imm\n\nExclusive Or Immediate\n\nrt=rs^imm\n\n001110\n\nrs\n\nrt\n\nimm\n\n**Shifter**\n\nSLL rd,rt,sa\n\nShift Left Logical\n\nrd=rt\u003c\u003csa\n\n000000\n\nrs\n\nrt\n\nrd\n\nsa\n\n000000\n\nSLLV rd,rt,rs\n\nShift Left Logical Variable\n\nrd=rt\u003c\u003crs\n\n000000\n\nrs\n\nrt\n\nrd\n\n00000\n\n000100\n\nSRA rd,rt,sa\n\nShift Right Arithmetic\n\nrd=rt\u003e\u003esa\n\n000000\n\n00000\n\nrt\n\nrd\n\nsa\n\n000011\n\nSRAV rd,rt,rs\n\nShift Right Arithmetic Variable\n\nrd=rt\u003e\u003ers\n\n000000\n\nrs\n\nrt\n\nrd\n\n00000\n\n000111\n\nSRL rd,rt,sa\n\nShift Right Logical\n\nrd=rt\u003e\u003esa\n\n000000\n\nrs\n\nrt\n\nrd\n\nsa\n\n000010\n\nSRLV rd,rt,rs\n\nShift Right Logical Variable\n\nrd=rt\u003e\u003ers\n\n000000\n\nrs\n\nrt\n\nrd\n\n00000\n\n000110\n\n**Multiply**\n\nDIV rs,rt\n\nDivide\n\nHI=rs%rt; LO=rs/rt\n\n000000\n\nrs\n\nrt\n\n0000000000\n\n011010\n\nDIVU rs,rt\n\nDivide Unsigned\n\nHI=rs%rt; LO=rs/rt\n\n000000\n\nrs\n\nrt\n\n0000000000\n\n011011\n\nMFHI rd\n\nMove From HI\n\nrd=HI\n\n000000\n\n0000000000\n\nrd\n\n00000\n\n010000\n\nMFLO rd\n\nMove From LO\n\nrd=LO\n\n000000\n\n0000000000\n\nrd\n\n00000\n\n010010\n\nMTHI rs\n\nMove To HI\n\nHI=rs\n\n000000\n\nrs\n\n000000000000000\n\n010001\n\nMTLO rs\n\nMove To LO\n\nLO=rs\n\n000000\n\nrs\n\n000000000000000\n\n010011\n\nMULT rs,rt\n\nMultiply\n\nHI,LO=rs\\*rt\n\n000000\n\nrs\n\nrt\n\n0000000000\n\n011000\n\nMULTU rs,rt\n\nMultiply Unsigned\n\nHI,LO=rs\\*rt\n\n000000\n\nrs\n\nrt\n\n0000000000\n\n011001\n\n**Branch**\n\nBEQ rs,rt,offset\n\nBranch On Equal\n\nif(rs==rt) pc+=offset\\*4\n\n000100\n\nrs\n\nrt\n\noffset\n\nBGEZ rs,offset\n\nBranch On \u003e= 0\n\nif(rs\u003e=0) pc+=offset\\*4\n\n000001\n\nrs\n\n00001\n\noffset\n\nBGEZAL rs,offset\n\nBranch On \u003e= 0 And Link\n\nr31=pc; if(rs\u003e=0) pc+=offset\\*4\n\n000001\n\nrs\n\n10001\n\noffset\n\nBGTZ rs,offset\n\nBranch On \u003e 0\n\nif(rs\u003e0) pc+=offset\\*4\n\n000111\n\nrs\n\n00000\n\noffset\n\nBLEZ rs,offset\n\nBranch On\n\nif(rs\u003c=0) pc+=offset\\*4\n\n000110\n\nrs\n\n00000\n\noffset\n\nBLTZ rs,offset\n\nBranch On \u003c 0\n\nif(rs\u003c0) pc+=offset\\*4\n\n000001\n\nrs\n\n00000\n\noffset\n\nBLTZAL rs,offset\n\nBranch On \u003c 0 And Link\n\nr31=pc; if(rs\u003c0) pc+=offset\\*4\n\n000001\n\nrs\n\n10000\n\noffset\n\nBNE rs,rt,offset\n\nBranch On Not Equal\n\nif(rs!=rt) pc+=offset\\*4\n\n000101\n\nrs\n\nrt\n\noffset\n\nBREAK\n\nBreakpoint\n\nepc=pc; pc=0x3c\n\n000000\n\ncode\n\n001101\n\nJ target\n\nJump\n\npc=pc\\_upper|(target\u003c\u003c2)\n\n000010\n\ntarget\n\nJAL target\n\nJump And Link\n\nr31=pc; pc=target\u003c\u003c2\n\n000011\n\ntarget\n\nJALR rs\n\nJump And Link Register\n\nrd=pc; pc=rs\n\n000000\n\nrs\n\n00000\n\nrd\n\n00000\n\n001001\n\nJR rs\n\nJump Register\n\npc=rs\n\n000000\n\nrs\n\n000000000000000\n\n001000\n\nMFC0 rt,rd\n\nMove From Coprocessor\n\nrt=CPR\\[0,rd\\]\n\n010000\n\n00000\n\nrt\n\nrd\n\n00000000000\n\nMTC0 rt,rd\n\nMove To Coprocessor\n\nCPR\\[0,rd\\]=rt\n\n010000\n\n00100\n\nrt\n\nrd\n\n00000000000\n\nSYSCALL\n\nSystem Call\n\nepc=pc; pc=0x3c\n\n000000\n\n00000000000000000000\n\n001100\n\n**Memory Access**\n\nLB rt,offset(rs)\n\nLoad Byte\n\nrt=\\*(char\\*)(offset+rs)\n\n100000\n\nrs\n\nrt\n\noffset\n\nLBU rt,offset(rs)\n\nLoad Byte Unsigned\n\nrt=\\*(Uchar\\*)(offset+rs)\n\n100100\n\nrs\n\nrt\n\noffset\n\nLH rt,offset(rs)\n\nLoad Halfword\n\nrt=\\*(short\\*)(offset+rs)\n\n100001\n\nrs\n\nrt\n\noffset\n\nLBU rt,offset(rs)\n\nLoad Halfword Unsigned\n\nrt=\\*(Ushort\\*)(offset+rs)\n\n100101\n\nrs\n\nrt\n\noffset\n\nLW rt,offset(rs)\n\nLoad Word\n\nrt=\\*(int\\*)(offset+rs)\n\n100011\n\nrs\n\nrt\n\noffset\n\nSB rt,offset(rs)\n\nStore Byte\n\n\\*(char\\*)(offset+rs)=rt\n\n101000\n\nrs\n\nrt\n\noffset\n\nSH rt,offset(rs)\n\nStore Halfword\n\n\\*(short\\*)(offset+rs)=rt\n\n101001\n\nrs\n\nrt\n\noffset\n\nSW rt,offset(rs)\n\nStore Word\n\n\\*(int\\*)(offset+rs)=rt\n\n101011\n\nrs\n\nrt\n\noffset\n\nNotes: The immediate values are normally sign extended.  \nThe opcodes ADD and ADDU are equivalent in the Plasma CPU since ALU operations don't cause exceptions.  \nThe program counter (pc) points to eight bytes past the currently executing instruction.\n","htmlBody":"\u003ch2 id=\"register-usage\"\u003eRegister Usage\u003c/h2\u003e\n\u003cp\u003eThe Plasma CPU is based on the MIPS I(TM) instruction set.  There are 32, 32-bit general purpose registers. \u003cbr /\u003e\n- The value of register R0 is always zero.\u003cbr /\u003e\n- R31 is used as the link register to return from a subroutine.\u003cbr /\u003e\n- The program counter (pc) specifies the address of the next opcode. \u003cbr /\u003e\n- The exception program counter (epc) register remembers the program counter  when there is an interrupt or exception.\u003cbr /\u003e\n- Registers LO and HI are used for multiplication and division.\u003cbr /\u003e\n\u003cbr /\u003e\nThere isn't a status register. Instead, the results of a comparison set a register value. The branch then tests this register value.\u003c/p\u003e\n\u003ch2 id=\"compiler-register-usage\"\u003eCompiler Register Usage\u003c/h2\u003e\n\u003cp\u003e\u003ctable border=\"1\" cellspacing=\"0\"\u003e\r\n \u003ctr\u003e\u003ctd\u003eRegister\u003c/td\u003e\u003ctd\u003eName\u003c/td\u003e\u003ctd\u003eFunction\u003c/td\u003e\u003c/tr\u003e\r\n \u003ctr\u003e\u003ctd\u003eR0\u003c/td\u003e\u003ctd\u003ezero\u003c/td\u003e\u003ctd\u003eAlways contains 0\u003c/td\u003e\u003c/tr\u003e\r\n \u003ctr\u003e\u003ctd\u003eR1\u003c/td\u003e\u003ctd\u003eat\u003c/td\u003e\u003ctd\u003eAssembler temporary\u003c/td\u003e\u003c/tr\u003e\r\n \u003ctr\u003e\u003ctd\u003eR2-R3\u003c/td\u003e\u003ctd\u003ev0-v1\u003c/td\u003e\u003ctd\u003eFunction return value\u003c/td\u003e\u003c/tr\u003e\r\n \u003ctr\u003e\u003ctd\u003eR4-R7\u003c/td\u003e\u003ctd\u003ea0-a3\u003c/td\u003e\u003ctd\u003eFunction parameters\u003c/td\u003e\u003c/tr\u003e\r\n \u003ctr\u003e\u003ctd\u003eR8-R15\u003c/td\u003e\u003ctd\u003et0-t7\u003c/td\u003e\u003ctd\u003eFunction temporary values\u003c/td\u003e\u003c/tr\u003e\r\n \u003ctr\u003e\u003ctd\u003eR16-R23\u003c/td\u003e\u003ctd\u003es0-s7\u003c/td\u003e\u003ctd\u003eSaved registers across function calls\u003c/td\u003e\u003c/tr\u003e\r\n \u003ctr\u003e\u003ctd\u003eR24-R25\u003c/td\u003e\u003ctd\u003et8-t9\u003c/td\u003e\u003ctd\u003eFunction temporary values\u003c/td\u003e\u003c/tr\u003e\r\n \u003ctr\u003e\u003ctd\u003eR26-R27\u003c/td\u003e\u003ctd\u003ek0-k1\u003c/td\u003e\u003ctd\u003eReserved for interrupt handler\u003c/td\u003e\u003c/tr\u003e\r\n \u003ctr\u003e\u003ctd\u003eR28\u003c/td\u003e\u003ctd\u003egp\u003c/td\u003e\u003ctd\u003eGlobal pointer\u003c/td\u003e\u003c/tr\u003e\r\n \u003ctr\u003e\u003ctd\u003eR29\u003c/td\u003e\u003ctd\u003esp\u003c/td\u003e\u003ctd\u003eStack Pointer\u003c/td\u003e\u003c/tr\u003e\r\n \u003ctr\u003e\u003ctd\u003eR30\u003c/td\u003e\u003ctd\u003es8\u003c/td\u003e\u003ctd\u003eSaved register across function calls\u003c/td\u003e\u003c/tr\u003e\r\n \u003ctr\u003e\u003ctd\u003eR31\u003c/td\u003e\u003ctd\u003era\u003c/td\u003e\u003ctd\u003eReturn address from function call\u003c/td\u003e\u003c/tr\u003e\r\n \u003ctr\u003e\u003ctd\u003eHI-LO\u003c/td\u003e\u003ctd\u003elo-hi\u003c/td\u003e\u003ctd\u003eMultiplication/division results\u003c/td\u003e\u003c/tr\u003e\r\n \u003ctr\u003e\u003ctd\u003ePC\u003c/td\u003e\u003ctd\u003eProgram Counter\u003c/td\u003e\u003ctd\u003ePoints at 8 bytes past current instruction\u003c/td\u003e\u003c/tr\u003e\r\n \u003ctr\u003e\u003ctd\u003eEPC\u003c/td\u003e\u003ctd\u003eepc\u003c/td\u003e\u003ctd\u003eException program counter return address\u003c/td\u003e\u003c/tr\u003e\r\n\u003c/table\u003e\r\n\u003c/p\u003e\n\u003ch2 id=\"branch-delay-slot\"\u003eBranch Delay Slot\u003c/h2\u003e\n\u003cp\u003eThere is one branch delay slot. This means that the instuction after a branch is always executed before the CPU decides to take the branch or not.\u003c/p\u003e\n\u003ch2 id=\"assembly-example\"\u003eAssembly Example\u003c/h2\u003e\n\u003cp\u003eAlso see opcodes.asm which tests all of the opcodes.\r\n\u003cpre\u003e\r\n   LUI   $4, 0x1234          #i = 0x12345678;\r\n   ORI   $4, $4, 0x5678\r\n   BLEZ  $4, NoAdd           #if (i \u0026gt; 0) i += 9;\r\n   NOP                       #Branch Delay Slot\r\n   ADDIU $4, $4, 9\r\nNoAdd:\r\n\u003c/pre\u003e\r\n\u003c/p\u003e\n\u003ch2 id=\"opcodes\"\u003eOpcodes\u003c/h2\u003e\n\u003cp\u003e\u003ctable border=\"1\" cellspacing=\"0\"\u003e\r\n \u003ctr\u003e\u003ctd\u003eOpcode\u003c/td\u003e\u003ctd\u003eName\u003c/td\u003e\u003ctd\u003eAction\u003c/td\u003e\u003ctd colspan=\"6\"\u003eOpcode bitfields\u003c/td\u003e\u003c/tr\u003e\r\n \u003ctr\u003e\u003ctd colspan=\"9\"\u003e\u003cb\u003eArithmetic Logic Unit\u003c/b\u003e\u003c/td\u003e\u003c/tr\u003e\r\n \u003ctr\u003e\u003ctd\u003eADD rd,rs,rt\u003c/td\u003e\u003ctd\u003eAdd\u003c/td\u003e\u003ctd\u003erd=rs+rt\u003c/td\u003e\r\n   \u003ctd\u003e000000\u003c/td\u003e\u003ctd\u003ers\u003c/td\u003e\u003ctd\u003ert\u003c/td\u003e\u003ctd\u003erd\u003c/td\u003e\u003ctd\u003e00000\u003c/td\u003e\u003ctd\u003e100000\u003c/td\u003e\u003c/tr\u003e\r\n \u003ctr\u003e\u003ctd\u003eADDI rt,rs,imm\u003c/td\u003e\u003ctd\u003eAdd Immediate\u003c/td\u003e\u003ctd\u003ert=rs+imm\u003c/td\u003e\r\n   \u003ctd\u003e001000\u003c/td\u003e\u003ctd\u003ers\u003c/td\u003e\u003ctd\u003ert\u003c/td\u003e\u003ctd colspan=\"3\"\u003eimm\u003c/td\u003e\u003c/tr\u003e\r\n \u003ctr\u003e\u003ctd\u003eADDIU rt,rs,imm\u003c/td\u003e\u003ctd\u003eAdd Immediate Unsigned\u003c/td\u003e\u003ctd\u003ert=rs+imm\u003c/td\u003e\r\n   \u003ctd\u003e001001\u003c/td\u003e\u003ctd\u003ers\u003c/td\u003e\u003ctd\u003ert\u003c/td\u003e\u003ctd colspan=\"3\"\u003eimm\u003c/td\u003e\u003c/tr\u003e\r\n \u003ctr\u003e\u003ctd\u003eADDU rd,rs,rt\u003c/td\u003e\u003ctd\u003eAdd Unsigned\u003c/td\u003e\u003ctd\u003erd=rs+rt\u003c/td\u003e\r\n   \u003ctd\u003e000000\u003c/td\u003e\u003ctd\u003ers\u003c/td\u003e\u003ctd\u003ert\u003c/td\u003e\u003ctd\u003erd\u003c/td\u003e\u003ctd\u003e00000\u003c/td\u003e\u003ctd\u003e100001\u003c/td\u003e\u003c/tr\u003e\r\n \u003ctr\u003e\u003ctd\u003eAND rd,rs,rt\u003c/td\u003e\u003ctd\u003eAnd\u003c/td\u003e\u003ctd\u003erd=rs\u0026amp;rt\u003c/td\u003e\r\n   \u003ctd\u003e000000\u003c/td\u003e\u003ctd\u003ers\u003c/td\u003e\u003ctd\u003ert\u003c/td\u003e\u003ctd\u003erd\u003c/td\u003e\u003ctd\u003e00000\u003c/td\u003e\u003ctd\u003e100100\u003c/td\u003e\u003c/tr\u003e\r\n \u003ctr\u003e\u003ctd\u003eANDI rt,rs,imm\u003c/td\u003e\u003ctd\u003eAnd Immediate\u003c/td\u003e\u003ctd\u003ert=rs\u0026amp;imm\u003c/td\u003e\r\n   \u003ctd\u003e001100\u003c/td\u003e\u003ctd\u003ers\u003c/td\u003e\u003ctd\u003ert\u003c/td\u003e\u003ctd colspan=\"3\"\u003eimm\u003c/td\u003e\u003c/tr\u003e\r\n \u003ctr\u003e\u003ctd\u003eLUI rt,imm\u003c/td\u003e\u003ctd\u003eLoad Upper Immediate\u003c/td\u003e\u003ctd\u003ert=imm\u0026lt;\u0026lt;16\u003c/td\u003e\r\n   \u003ctd\u003e001111\u003c/td\u003e\u003ctd\u003ers\u003c/td\u003e\u003ctd\u003ert\u003c/td\u003e\u003ctd colspan=\"3\"\u003eimm\u003c/td\u003e\u003c/tr\u003e\r\n \u003ctr\u003e\u003ctd\u003eNOR rd,rs,rt\u003c/td\u003e\u003ctd\u003eNor\u003c/td\u003e\u003ctd\u003erd=~(rs|rt)\u003c/td\u003e\r\n   \u003ctd\u003e000000\u003c/td\u003e\u003ctd\u003ers\u003c/td\u003e\u003ctd\u003ert\u003c/td\u003e\u003ctd\u003erd\u003c/td\u003e\u003ctd\u003e00000\u003c/td\u003e\u003ctd\u003e100111\u003c/td\u003e\u003c/tr\u003e\r\n \u003ctr\u003e\u003ctd\u003eOR rd,rs,rt\u003c/td\u003e\u003ctd\u003eOr\u003c/td\u003e\u003ctd\u003erd=rs|rt\u003c/td\u003e\r\n   \u003ctd\u003e000000\u003c/td\u003e\u003ctd\u003ers\u003c/td\u003e\u003ctd\u003ert\u003c/td\u003e\u003ctd\u003erd\u003c/td\u003e\u003ctd\u003e00000\u003c/td\u003e\u003ctd\u003e100101\u003c/td\u003e\u003c/tr\u003e\r\n \u003ctr\u003e\u003ctd\u003eORI rt,rs,imm\u003c/td\u003e\u003ctd\u003eOr Immediate\u003c/td\u003e\u003ctd\u003ert=rs|imm\u003c/td\u003e\r\n   \u003ctd\u003e001101\u003c/td\u003e\u003ctd\u003ers\u003c/td\u003e\u003ctd\u003ert\u003c/td\u003e\u003ctd colspan=\"3\"\u003eimm\u003c/td\u003e\u003c/tr\u003e\r\n \u003ctr\u003e\u003ctd\u003eSLT rd,rs,rt\u003c/td\u003e\u003ctd\u003eSet On Less Than\u003c/td\u003e\u003ctd\u003erd=rs\u0026lt;rt\u003c/td\u003e\r\n   \u003ctd\u003e000000\u003c/td\u003e\u003ctd\u003ers\u003c/td\u003e\u003ctd\u003ert\u003c/td\u003e\u003ctd\u003erd\u003c/td\u003e\u003ctd\u003e00000\u003c/td\u003e\u003ctd\u003e101010\u003c/td\u003e\u003c/tr\u003e\r\n \u003ctr\u003e\u003ctd\u003eSLTI rt,rs,imm\u003c/td\u003e\u003ctd\u003eSet On Less Than Immediate\u003c/td\u003e\u003ctd\u003ert=rs\u0026lt;imm\u003c/td\u003e\r\n   \u003ctd\u003e001010\u003c/td\u003e\u003ctd\u003ers\u003c/td\u003e\u003ctd\u003ert\u003c/td\u003e\u003ctd colspan=\"3\"\u003eimm\u003c/td\u003e\u003c/tr\u003e\r\n \u003ctr\u003e\u003ctd\u003eSLTIU rt,rs,imm\u003c/td\u003e\u003ctd\u003eSet On \u0026lt; Immediate Unsigned\u003c/td\u003e\u003ctd\u003ert=rs\u0026lt;imm\u003c/td\u003e\r\n   \u003ctd\u003e001011\u003c/td\u003e\u003ctd\u003ers\u003c/td\u003e\u003ctd\u003ert\u003c/td\u003e\u003ctd colspan=\"3\"\u003eimm\u003c/td\u003e\u003c/tr\u003e\r\n \u003ctr\u003e\u003ctd\u003eSLTU rd,rs,rt\u003c/td\u003e\u003ctd\u003eSet On Less Than Unsigned\u003c/td\u003e\u003ctd\u003erd=rs\u0026lt;rt\u003c/td\u003e\r\n   \u003ctd\u003e000000\u003c/td\u003e\u003ctd\u003ers\u003c/td\u003e\u003ctd\u003ert\u003c/td\u003e\u003ctd\u003erd\u003c/td\u003e\u003ctd\u003e00000\u003c/td\u003e\u003ctd\u003e101011\u003c/td\u003e\u003c/tr\u003e\r\n \u003ctr\u003e\u003ctd\u003eSUB rd,rs,rt\u003c/td\u003e\u003ctd\u003eSubtract\u003c/td\u003e\u003ctd\u003erd=rs-rt\u003c/td\u003e\r\n   \u003ctd\u003e000000\u003c/td\u003e\u003ctd\u003ers\u003c/td\u003e\u003ctd\u003ert\u003c/td\u003e\u003ctd\u003erd\u003c/td\u003e\u003ctd\u003e00000\u003c/td\u003e\u003ctd\u003e100010\u003c/td\u003e\u003c/tr\u003e\r\n \u003ctr\u003e\u003ctd\u003eSUBU rd,rs,rt\u003c/td\u003e\u003ctd\u003eSubtract Unsigned\u003c/td\u003e\u003ctd\u003erd=rs-rt\u003c/td\u003e\r\n   \u003ctd\u003e000000\u003c/td\u003e\u003ctd\u003ers\u003c/td\u003e\u003ctd\u003ert\u003c/td\u003e\u003ctd\u003erd\u003c/td\u003e\u003ctd\u003e00000\u003c/td\u003e\u003ctd\u003e100011\u003c/td\u003e\u003c/tr\u003e\r\n \u003ctr\u003e\u003ctd\u003eXOR rd,rs,rt\u003c/td\u003e\u003ctd\u003eExclusive Or\u003c/td\u003e\u003ctd\u003erd=rs^rt\u003c/td\u003e\r\n   \u003ctd\u003e000000\u003c/td\u003e\u003ctd\u003ers\u003c/td\u003e\u003ctd\u003ert\u003c/td\u003e\u003ctd\u003erd\u003c/td\u003e\u003ctd\u003e00000\u003c/td\u003e\u003ctd\u003e100110\u003c/td\u003e\u003c/tr\u003e\r\n \u003ctr\u003e\u003ctd\u003eXORI rt,rs,imm\u003c/td\u003e\u003ctd\u003eExclusive Or Immediate\u003c/td\u003e\u003ctd\u003ert=rs^imm\u003c/td\u003e\r\n   \u003ctd\u003e001110\u003c/td\u003e\u003ctd\u003ers\u003c/td\u003e\u003ctd\u003ert\u003c/td\u003e\u003ctd colspan=\"3\"\u003eimm\u003c/td\u003e\u003c/tr\u003e\r\n   \r\n \u003ctr\u003e\u003ctd colspan=\"9\"\u003e\u003cb\u003eShifter\u003c/b\u003e\u003c/td\u003e\u003c/tr\u003e   \r\n \u003ctr\u003e\u003ctd\u003eSLL rd,rt,sa\u003c/td\u003e\u003ctd\u003eShift Left Logical\u003c/td\u003e\u003ctd\u003erd=rt\u0026lt;\u0026lt;sa\u003c/td\u003e\r\n   \u003ctd\u003e000000\u003c/td\u003e\u003ctd\u003ers\u003c/td\u003e\u003ctd\u003ert\u003c/td\u003e\u003ctd\u003erd\u003c/td\u003e\u003ctd\u003esa\u003c/td\u003e\u003ctd\u003e000000\u003c/td\u003e\u003c/tr\u003e\r\n \u003ctr\u003e\u003ctd\u003eSLLV rd,rt,rs\u003c/td\u003e\u003ctd\u003eShift Left Logical Variable\u003c/td\u003e\u003ctd\u003erd=rt\u0026lt;\u0026lt;rs\u003c/td\u003e\r\n   \u003ctd\u003e000000\u003c/td\u003e\u003ctd\u003ers\u003c/td\u003e\u003ctd\u003ert\u003c/td\u003e\u003ctd\u003erd\u003c/td\u003e\u003ctd\u003e00000\u003c/td\u003e\u003ctd\u003e000100\u003c/td\u003e\u003c/tr\u003e\r\n \u003ctr\u003e\u003ctd\u003eSRA rd,rt,sa\u003c/td\u003e\u003ctd\u003eShift Right Arithmetic\u003c/td\u003e\u003ctd\u003erd=rt\u0026gt;\u0026gt;sa\u003c/td\u003e\r\n   \u003ctd\u003e000000\u003c/td\u003e\u003ctd\u003e00000\u003c/td\u003e\u003ctd\u003ert\u003c/td\u003e\u003ctd\u003erd\u003c/td\u003e\u003ctd\u003esa\u003c/td\u003e\u003ctd\u003e000011\u003c/td\u003e\u003c/tr\u003e\r\n \u003ctr\u003e\u003ctd\u003eSRAV rd,rt,rs\u003c/td\u003e\u003ctd\u003eShift Right Arithmetic Variable\u003c/td\u003e\u003ctd\u003erd=rt\u0026gt;\u0026gt;rs\u003c/td\u003e\r\n   \u003ctd\u003e000000\u003c/td\u003e\u003ctd\u003ers\u003c/td\u003e\u003ctd\u003ert\u003c/td\u003e\u003ctd\u003erd\u003c/td\u003e\u003ctd\u003e00000\u003c/td\u003e\u003ctd\u003e000111\u003c/td\u003e\u003c/tr\u003e\r\n \u003ctr\u003e\u003ctd\u003eSRL rd,rt,sa\u003c/td\u003e\u003ctd\u003eShift Right Logical\u003c/td\u003e\u003ctd\u003erd=rt\u0026gt;\u0026gt;sa\u003c/td\u003e\r\n   \u003ctd\u003e000000\u003c/td\u003e\u003ctd\u003ers\u003c/td\u003e\u003ctd\u003ert\u003c/td\u003e\u003ctd\u003erd\u003c/td\u003e\u003ctd\u003esa\u003c/td\u003e\u003ctd\u003e000010\u003c/td\u003e\u003c/tr\u003e\r\n \u003ctr\u003e\u003ctd\u003eSRLV rd,rt,rs\u003c/td\u003e\u003ctd\u003eShift Right Logical Variable\u003c/td\u003e\u003ctd\u003erd=rt\u0026gt;\u0026gt;rs\u003c/td\u003e\r\n   \u003ctd\u003e000000\u003c/td\u003e\u003ctd\u003ers\u003c/td\u003e\u003ctd\u003ert\u003c/td\u003e\u003ctd\u003erd\u003c/td\u003e\u003ctd\u003e00000\u003c/td\u003e\u003ctd\u003e000110\u003c/td\u003e\u003c/tr\u003e\r\n   \r\n \u003ctr\u003e\u003ctd colspan=\"9\"\u003e\u003cb\u003eMultiply\u003c/b\u003e\u003c/td\u003e\u003c/tr\u003e   \r\n \u003ctr\u003e\u003ctd\u003eDIV rs,rt\u003c/td\u003e\u003ctd\u003eDivide\u003c/td\u003e\u003ctd\u003eHI=rs%rt; LO=rs/rt\u003c/td\u003e\r\n   \u003ctd\u003e000000\u003c/td\u003e\u003ctd\u003ers\u003c/td\u003e\u003ctd\u003ert\u003c/td\u003e\u003ctd colspan=\"2\"\u003e0000000000\u003c/td\u003e\u003ctd\u003e011010\u003c/td\u003e\u003c/tr\u003e\r\n \u003ctr\u003e\u003ctd\u003eDIVU rs,rt\u003c/td\u003e\u003ctd\u003eDivide Unsigned\u003c/td\u003e\u003ctd\u003eHI=rs%rt; LO=rs/rt\u003c/td\u003e\r\n   \u003ctd\u003e000000\u003c/td\u003e\u003ctd\u003ers\u003c/td\u003e\u003ctd\u003ert\u003c/td\u003e\u003ctd colspan=\"2\"\u003e0000000000\u003c/td\u003e\u003ctd\u003e011011\u003c/td\u003e\u003c/tr\u003e\r\n \u003ctr\u003e\u003ctd\u003eMFHI rd\u003c/td\u003e\u003ctd\u003eMove From HI\u003c/td\u003e\u003ctd\u003erd=HI\u003c/td\u003e\r\n   \u003ctd\u003e000000\u003c/td\u003e\u003ctd colspan=\"2\"\u003e0000000000\u003c/td\u003e\u003ctd\u003erd\u003c/td\u003e\u003ctd\u003e00000\u003c/td\u003e\u003ctd\u003e010000\u003c/td\u003e\u003c/tr\u003e\r\n \u003ctr\u003e\u003ctd\u003eMFLO rd\u003c/td\u003e\u003ctd\u003eMove From LO\u003c/td\u003e\u003ctd\u003erd=LO\u003c/td\u003e\r\n   \u003ctd\u003e000000\u003c/td\u003e\u003ctd colspan=\"2\"\u003e0000000000\u003c/td\u003e\u003ctd\u003erd\u003c/td\u003e\u003ctd\u003e00000\u003c/td\u003e\u003ctd\u003e010010\u003c/td\u003e\u003c/tr\u003e\r\n \u003ctr\u003e\u003ctd\u003eMTHI rs\u003c/td\u003e\u003ctd\u003eMove To HI\u003c/td\u003e\u003ctd\u003eHI=rs\u003c/td\u003e\r\n   \u003ctd\u003e000000\u003c/td\u003e\u003ctd\u003ers\u003c/td\u003e\u003ctd colspan=\"3\"\u003e000000000000000\u003c/td\u003e\u003ctd\u003e010001\u003c/td\u003e\u003c/tr\u003e\r\n \u003ctr\u003e\u003ctd\u003eMTLO rs\u003c/td\u003e\u003ctd\u003eMove To LO\u003c/td\u003e\u003ctd\u003eLO=rs\u003c/td\u003e\r\n   \u003ctd\u003e000000\u003c/td\u003e\u003ctd\u003ers\u003c/td\u003e\u003ctd colspan=\"3\"\u003e000000000000000\u003c/td\u003e\u003ctd\u003e010011\u003c/td\u003e\u003c/tr\u003e\r\n \u003ctr\u003e\u003ctd\u003eMULT rs,rt\u003c/td\u003e\u003ctd\u003eMultiply\u003c/td\u003e\u003ctd\u003eHI,LO=rs*rt\u003c/td\u003e\r\n   \u003ctd\u003e000000\u003c/td\u003e\u003ctd\u003ers\u003c/td\u003e\u003ctd\u003ert\u003c/td\u003e\u003ctd colspan=\"2\"\u003e0000000000\u003c/td\u003e\u003ctd\u003e011000\u003c/td\u003e\u003c/tr\u003e\r\n \u003ctr\u003e\u003ctd\u003eMULTU rs,rt\u003c/td\u003e\u003ctd\u003eMultiply Unsigned\u003c/td\u003e\u003ctd\u003eHI,LO=rs*rt\u003c/td\u003e\r\n   \u003ctd\u003e000000\u003c/td\u003e\u003ctd\u003ers\u003c/td\u003e\u003ctd\u003ert\u003c/td\u003e\u003ctd colspan=\"2\"\u003e0000000000\u003c/td\u003e\u003ctd\u003e011001\u003c/td\u003e\u003c/tr\u003e\r\n\r\n \u003ctr\u003e\u003ctd colspan=\"9\"\u003e\u003cb\u003eBranch\u003c/b\u003e\u003c/td\u003e\u003c/tr\u003e  \r\n \u003ctr\u003e\u003ctd\u003eBEQ rs,rt,offset\u003c/td\u003e\u003ctd\u003eBranch On Equal\u003c/td\u003e\u003ctd\u003eif(rs==rt) pc+=offset*4\u003c/td\u003e\r\n   \u003ctd\u003e000100\u003c/td\u003e\u003ctd\u003ers\u003c/td\u003e\u003ctd\u003ert\u003c/td\u003e\u003ctd colspan=\"3\"\u003eoffset\u003c/td\u003e\u003c/tr\u003e\r\n \u003ctr\u003e\u003ctd\u003eBGEZ rs,offset\u003c/td\u003e\u003ctd\u003eBranch On \u0026gt;= 0\u003c/td\u003e\u003ctd\u003eif(rs\u0026gt;=0) pc+=offset*4\u003c/td\u003e\r\n   \u003ctd\u003e000001\u003c/td\u003e\u003ctd\u003ers\u003c/td\u003e\u003ctd\u003e00001\u003c/td\u003e\u003ctd colspan=\"3\"\u003eoffset\u003c/td\u003e\u003c/tr\u003e\r\n \u003ctr\u003e\u003ctd\u003eBGEZAL rs,offset\u003c/td\u003e\u003ctd\u003eBranch On \u0026gt;= 0 And Link\u003c/td\u003e\u003ctd\u003er31=pc; if(rs\u0026gt;=0) pc+=offset*4\u003c/td\u003e\r\n   \u003ctd\u003e000001\u003c/td\u003e\u003ctd\u003ers\u003c/td\u003e\u003ctd\u003e10001\u003c/td\u003e\u003ctd colspan=\"3\"\u003eoffset\u003c/td\u003e\u003c/tr\u003e\r\n \u003ctr\u003e\u003ctd\u003eBGTZ rs,offset\u003c/td\u003e\u003ctd\u003eBranch On \u0026gt; 0\u003c/td\u003e\u003ctd\u003eif(rs\u0026gt;0) pc+=offset*4\u003c/td\u003e\r\n   \u003ctd\u003e000111\u003c/td\u003e\u003ctd\u003ers\u003c/td\u003e\u003ctd\u003e00000\u003c/td\u003e\u003ctd colspan=\"3\"\u003eoffset\u003c/td\u003e\u003c/tr\u003e\r\n \u003ctr\u003e\u003ctd\u003eBLEZ rs,offset\u003c/td\u003e\u003ctd\u003eBranch On \u003ctd\u003eif(rs\u0026lt;=0) pc+=offset*4\u003c/td\u003e\r\n   \u003ctd\u003e000110\u003c/td\u003e\u003ctd\u003ers\u003c/td\u003e\u003ctd\u003e00000\u003c/td\u003e\u003ctd colspan=\"3\"\u003eoffset\u003c/td\u003e\u003c/td\u003e\u003c/tr\u003e\r\n \u003ctr\u003e\u003ctd\u003eBLTZ rs,offset\u003c/td\u003e\u003ctd\u003eBranch On \u0026lt; 0\u003c/td\u003e\u003ctd\u003eif(rs\u0026lt;0) pc+=offset*4\u003c/td\u003e\r\n   \u003ctd\u003e000001\u003c/td\u003e\u003ctd\u003ers\u003c/td\u003e\u003ctd\u003e00000\u003c/td\u003e\u003ctd colspan=\"3\"\u003eoffset\u003c/td\u003e\u003c/tr\u003e\r\n \u003ctr\u003e\u003ctd\u003eBLTZAL rs,offset\u003c/td\u003e\u003ctd\u003eBranch On \u0026lt; 0 And Link\u003c/td\u003e\u003ctd\u003er31=pc; if(rs\u0026lt;0) pc+=offset*4\u003c/td\u003e\r\n   \u003ctd\u003e000001\u003c/td\u003e\u003ctd\u003ers\u003c/td\u003e\u003ctd\u003e10000\u003c/td\u003e\u003ctd colspan=\"3\"\u003eoffset\u003c/td\u003e\u003c/tr\u003e\r\n \u003ctr\u003e\u003ctd\u003eBNE rs,rt,offset\u003c/td\u003e\u003ctd\u003eBranch On Not Equal\u003c/td\u003e\u003ctd\u003eif(rs!=rt) pc+=offset*4\u003c/td\u003e\r\n   \u003ctd\u003e000101\u003c/td\u003e\u003ctd\u003ers\u003c/td\u003e\u003ctd\u003ert\u003c/td\u003e\u003ctd colspan=\"3\"\u003eoffset\u003c/td\u003e\u003c/tr\u003e\r\n \u003ctr\u003e\u003ctd\u003eBREAK\u003c/td\u003e\u003ctd\u003eBreakpoint\u003c/td\u003e\u003ctd\u003eepc=pc; pc=0x3c\u003c/td\u003e\r\n   \u003ctd\u003e000000\u003c/td\u003e\u003ctd colspan=\"4\"\u003ecode\u003c/td\u003e\u003ctd\u003e001101\u003c/td\u003e\u003c/tr\u003e\r\n \u003ctr\u003e\u003ctd\u003eJ target\u003c/td\u003e\u003ctd\u003eJump\u003c/td\u003e\u003ctd\u003epc=pc_upper|(target\u0026lt;\u0026lt;2)\u003c/td\u003e\r\n   \u003ctd\u003e000010\u003c/td\u003e\u003ctd colspan=\"5\"\u003etarget\u003c/td\u003e\u003c/tr\u003e\r\n \u003ctr\u003e\u003ctd\u003eJAL target\u003c/td\u003e\u003ctd\u003eJump And Link\u003c/td\u003e\u003ctd\u003er31=pc; pc=target\u0026lt;\u0026lt;2\u003c/td\u003e\r\n   \u003ctd\u003e000011\u003c/td\u003e\u003ctd colspan=\"5\"\u003etarget\u003c/td\u003e\u003c/tr\u003e\r\n \u003ctr\u003e\u003ctd\u003eJALR rs\u003c/td\u003e\u003ctd\u003eJump And Link Register\u003c/td\u003e\u003ctd\u003erd=pc; pc=rs\u003c/td\u003e\r\n   \u003ctd\u003e000000\u003c/td\u003e\u003ctd\u003ers\u003c/td\u003e\u003ctd\u003e00000\u003c/td\u003e\u003ctd\u003erd\u003c/td\u003e\u003ctd\u003e00000\u003c/td\u003e\u003ctd\u003e001001\u003c/td\u003e\u003c/tr\u003e\r\n \u003ctr\u003e\u003ctd\u003eJR rs\u003c/td\u003e\u003ctd\u003eJump Register\u003c/td\u003e\u003ctd\u003epc=rs\u003c/td\u003e\r\n   \u003ctd\u003e000000\u003c/td\u003e\u003ctd\u003ers\u003c/td\u003e\u003ctd colspan=\"3\"\u003e000000000000000\u003c/td\u003e\u003ctd\u003e001000\u003c/td\u003e\u003c/tr\u003e\r\n \u003ctr\u003e\u003ctd\u003eMFC0 rt,rd\u003c/td\u003e\u003ctd\u003eMove From Coprocessor\u003c/td\u003e\u003ctd\u003ert=CPR[0,rd]\u003c/td\u003e\r\n   \u003ctd\u003e010000\u003c/td\u003e\u003ctd\u003e00000\u003c/td\u003e\u003ctd\u003ert\u003c/td\u003e\u003ctd\u003erd\u003c/td\u003e\u003ctd colspan=\"2\"\u003e00000000000\u003c/td\u003e\u003c/tr\u003e\r\n \u003ctr\u003e\u003ctd\u003eMTC0 rt,rd\u003c/td\u003e\u003ctd\u003eMove To Coprocessor\u003c/td\u003e\u003ctd\u003eCPR[0,rd]=rt\u003c/td\u003e\r\n   \u003ctd\u003e010000\u003c/td\u003e\u003ctd\u003e00100\u003c/td\u003e\u003ctd\u003ert\u003c/td\u003e\u003ctd\u003erd\u003c/td\u003e\u003ctd colspan=\"2\"\u003e00000000000\u003c/td\u003e\u003c/tr\u003e\r\n \u003ctr\u003e\u003ctd\u003eSYSCALL\u003c/td\u003e\u003ctd\u003eSystem Call\u003c/td\u003e\u003ctd\u003eepc=pc; pc=0x3c\u003c/td\u003e\r\n   \u003ctd\u003e000000\u003c/td\u003e\u003ctd colspan=\"4\"\u003e00000000000000000000\u003c/td\u003e\u003ctd\u003e001100\u003c/td\u003e\u003c/tr\u003e\r\n   \r\n \u003ctr\u003e\u003ctd colspan=\"9\"\u003e\u003cb\u003eMemory Access\u003c/b\u003e\u003c/td\u003e\u003c/tr\u003e   \r\n \u003ctr\u003e\u003ctd\u003eLB rt,offset(rs)\u003c/td\u003e\u003ctd\u003eLoad Byte\u003c/td\u003e\u003ctd\u003ert=*(char*)(offset+rs)\u003c/td\u003e\r\n   \u003ctd\u003e100000\u003c/td\u003e\u003ctd\u003ers\u003c/td\u003e\u003ctd\u003ert\u003c/td\u003e\u003ctd colspan=\"3\"\u003eoffset\u003c/td\u003e\u003c/tr\u003e\r\n \u003ctr\u003e\u003ctd\u003eLBU rt,offset(rs)\u003c/td\u003e\u003ctd\u003eLoad Byte Unsigned\u003c/td\u003e\u003ctd\u003ert=*(Uchar*)(offset+rs)\u003c/td\u003e\r\n   \u003ctd\u003e100100\u003c/td\u003e\u003ctd\u003ers\u003c/td\u003e\u003ctd\u003ert\u003c/td\u003e\u003ctd colspan=\"3\"\u003eoffset\u003c/td\u003e\u003c/tr\u003e\r\n \u003ctr\u003e\u003ctd\u003eLH rt,offset(rs)\u003c/td\u003e\u003ctd\u003eLoad Halfword\u003c/td\u003e\u003ctd\u003ert=*(short*)(offset+rs)\u003c/td\u003e\r\n   \u003ctd\u003e100001\u003c/td\u003e\u003ctd\u003ers\u003c/td\u003e\u003ctd\u003ert\u003c/td\u003e\u003ctd colspan=\"3\"\u003eoffset\u003c/td\u003e\u003c/tr\u003e\r\n \u003ctr\u003e\u003ctd\u003eLBU rt,offset(rs)\u003c/td\u003e\u003ctd\u003eLoad Halfword Unsigned\u003c/td\u003e\u003ctd\u003ert=*(Ushort*)(offset+rs)\u003c/td\u003e\r\n   \u003ctd\u003e100101\u003c/td\u003e\u003ctd\u003ers\u003c/td\u003e\u003ctd\u003ert\u003c/td\u003e\u003ctd colspan=\"3\"\u003eoffset\u003c/td\u003e\u003c/tr\u003e\r\n \u003ctr\u003e\u003ctd\u003eLW rt,offset(rs)\u003c/td\u003e\u003ctd\u003eLoad Word\u003c/td\u003e\u003ctd\u003ert=*(int*)(offset+rs)\u003c/td\u003e\r\n   \u003ctd\u003e100011\u003c/td\u003e\u003ctd\u003ers\u003c/td\u003e\u003ctd\u003ert\u003c/td\u003e\u003ctd colspan=\"3\"\u003eoffset\u003c/td\u003e\u003c/tr\u003e\r\n \u003ctr\u003e\u003ctd\u003eSB rt,offset(rs)\u003c/td\u003e\u003ctd\u003eStore Byte\u003c/td\u003e\u003ctd\u003e*(char*)(offset+rs)=rt\u003c/td\u003e\r\n   \u003ctd\u003e101000\u003c/td\u003e\u003ctd\u003ers\u003c/td\u003e\u003ctd\u003ert\u003c/td\u003e\u003ctd colspan=\"3\"\u003eoffset\u003c/td\u003e\u003c/tr\u003e\r\n \u003ctr\u003e\u003ctd\u003eSH rt,offset(rs)\u003c/td\u003e\u003ctd\u003eStore Halfword\u003c/td\u003e\u003ctd\u003e*(short*)(offset+rs)=rt\u003c/td\u003e\r\n   \u003ctd\u003e101001\u003c/td\u003e\u003ctd\u003ers\u003c/td\u003e\u003ctd\u003ert\u003c/td\u003e\u003ctd colspan=\"3\"\u003eoffset\u003c/td\u003e\u003c/tr\u003e\r\n \u003ctr\u003e\u003ctd\u003eSW rt,offset(rs)\u003c/td\u003e\u003ctd\u003eStore Word\u003c/td\u003e\u003ctd\u003e*(int*)(offset+rs)=rt\u003c/td\u003e\r\n   \u003ctd\u003e101011\u003c/td\u003e\u003ctd\u003ers\u003c/td\u003e\u003ctd\u003ert\u003c/td\u003e\u003ctd colspan=\"3\"\u003eoffset\u003c/td\u003e\u003c/tr\u003e\r\n\u003c/table\u003e\r\nNotes:  The immediate values are normally sign extended.  \r\n\u003cbr /\u003eThe opcodes ADD and ADDU are equivalent in the Plasma CPU since ALU \r\noperations don't cause exceptions.  \r\n\u003cbr /\u003eThe program counter (pc) points to eight bytes past the currently executing \r\ninstruction.\u003c/p\u003e\n"},"me":null}},"page":"/projects/page","query":{"slug":"plasma","page":"opcodes"},"buildId":"wsr6L5syYhwmZt5fpgkdZ","dynamicBuildId":false,"runtimeConfig":{"apiHost":"https://opencores.org/api/","cdnHost":"https://cdn.opencores.org/"}}</script><script async="" id="__NEXT_PAGE__/projects/page" src="/_next/static/wsr6L5syYhwmZt5fpgkdZ/pages/projects/page.js"></script><script async="" id="__NEXT_PAGE__/_app" src="/_next/static/wsr6L5syYhwmZt5fpgkdZ/pages/_app.js"></script><script src="/_next/static/runtime/webpack-a79426b5e11f0ba5879d.js" async=""></script><script src="/_next/static/chunks/commons.58e9c676e62ed9e3875a.js" async=""></script><script src="/_next/static/runtime/main-764c7ccc78f2ad50ed5c.js" async=""></script></body></html>