
LoRaWAN_End_Node.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000138  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00021a00  08000140  08000140  00010140  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000127c  08021b40  08021b40  00031b40  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000030  08022dbc  08022dbc  00032dbc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .ARM          000000d8  08022dec  08022dec  00032dec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08022ec4  08022ec4  00040230  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  08022ec4  08022ec4  00032ec4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08022ecc  08022ecc  00032ecc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000230  20000000  08022ed0  00040000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001d4c  20000230  08023100  00040230  2**2
                  ALLOC
 10 ._user_heap_stack 00000a04  20001f7c  08023100  00041f7c  2**0
                  ALLOC
 11 .ARM.attributes 0000002a  00000000  00000000  00040230  2**0
                  CONTENTS, READONLY
 12 .debug_info   0008d516  00000000  00000000  0004025a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000d13c  00000000  00000000  000cd770  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00004218  00000000  00000000  000da8b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00003d98  00000000  00000000  000deac8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00032d65  00000000  00000000  000e2860  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0004ab7b  00000000  00000000  001155c5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f89a0  00000000  00000000  00160140  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00258ae0  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00011d90  00000000  00000000  00258b34  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	; (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	; (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	; (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	20000230 	.word	0x20000230
 800015c:	00000000 	.word	0x00000000
 8000160:	08021b28 	.word	0x08021b28

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	; (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	; (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	; (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	20000234 	.word	0x20000234
 800017c:	08021b28 	.word	0x08021b28

08000180 <strlen>:
 8000180:	4603      	mov	r3, r0
 8000182:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000186:	2a00      	cmp	r2, #0
 8000188:	d1fb      	bne.n	8000182 <strlen+0x2>
 800018a:	1a18      	subs	r0, r3, r0
 800018c:	3801      	subs	r0, #1
 800018e:	4770      	bx	lr

08000190 <memchr>:
 8000190:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000194:	2a10      	cmp	r2, #16
 8000196:	db2b      	blt.n	80001f0 <memchr+0x60>
 8000198:	f010 0f07 	tst.w	r0, #7
 800019c:	d008      	beq.n	80001b0 <memchr+0x20>
 800019e:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001a2:	3a01      	subs	r2, #1
 80001a4:	428b      	cmp	r3, r1
 80001a6:	d02d      	beq.n	8000204 <memchr+0x74>
 80001a8:	f010 0f07 	tst.w	r0, #7
 80001ac:	b342      	cbz	r2, 8000200 <memchr+0x70>
 80001ae:	d1f6      	bne.n	800019e <memchr+0xe>
 80001b0:	b4f0      	push	{r4, r5, r6, r7}
 80001b2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001b6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001ba:	f022 0407 	bic.w	r4, r2, #7
 80001be:	f07f 0700 	mvns.w	r7, #0
 80001c2:	2300      	movs	r3, #0
 80001c4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80001c8:	3c08      	subs	r4, #8
 80001ca:	ea85 0501 	eor.w	r5, r5, r1
 80001ce:	ea86 0601 	eor.w	r6, r6, r1
 80001d2:	fa85 f547 	uadd8	r5, r5, r7
 80001d6:	faa3 f587 	sel	r5, r3, r7
 80001da:	fa86 f647 	uadd8	r6, r6, r7
 80001de:	faa5 f687 	sel	r6, r5, r7
 80001e2:	b98e      	cbnz	r6, 8000208 <memchr+0x78>
 80001e4:	d1ee      	bne.n	80001c4 <memchr+0x34>
 80001e6:	bcf0      	pop	{r4, r5, r6, r7}
 80001e8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001ec:	f002 0207 	and.w	r2, r2, #7
 80001f0:	b132      	cbz	r2, 8000200 <memchr+0x70>
 80001f2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f6:	3a01      	subs	r2, #1
 80001f8:	ea83 0301 	eor.w	r3, r3, r1
 80001fc:	b113      	cbz	r3, 8000204 <memchr+0x74>
 80001fe:	d1f8      	bne.n	80001f2 <memchr+0x62>
 8000200:	2000      	movs	r0, #0
 8000202:	4770      	bx	lr
 8000204:	3801      	subs	r0, #1
 8000206:	4770      	bx	lr
 8000208:	2d00      	cmp	r5, #0
 800020a:	bf06      	itte	eq
 800020c:	4635      	moveq	r5, r6
 800020e:	3803      	subeq	r0, #3
 8000210:	3807      	subne	r0, #7
 8000212:	f015 0f01 	tst.w	r5, #1
 8000216:	d107      	bne.n	8000228 <memchr+0x98>
 8000218:	3001      	adds	r0, #1
 800021a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800021e:	bf02      	ittt	eq
 8000220:	3001      	addeq	r0, #1
 8000222:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000226:	3001      	addeq	r0, #1
 8000228:	bcf0      	pop	{r4, r5, r6, r7}
 800022a:	3801      	subs	r0, #1
 800022c:	4770      	bx	lr
 800022e:	bf00      	nop

08000230 <__aeabi_drsub>:
 8000230:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000234:	e002      	b.n	800023c <__adddf3>
 8000236:	bf00      	nop

08000238 <__aeabi_dsub>:
 8000238:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800023c <__adddf3>:
 800023c:	b530      	push	{r4, r5, lr}
 800023e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000242:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000246:	ea94 0f05 	teq	r4, r5
 800024a:	bf08      	it	eq
 800024c:	ea90 0f02 	teqeq	r0, r2
 8000250:	bf1f      	itttt	ne
 8000252:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000256:	ea55 0c02 	orrsne.w	ip, r5, r2
 800025a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800025e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000262:	f000 80e2 	beq.w	800042a <__adddf3+0x1ee>
 8000266:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800026a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800026e:	bfb8      	it	lt
 8000270:	426d      	neglt	r5, r5
 8000272:	dd0c      	ble.n	800028e <__adddf3+0x52>
 8000274:	442c      	add	r4, r5
 8000276:	ea80 0202 	eor.w	r2, r0, r2
 800027a:	ea81 0303 	eor.w	r3, r1, r3
 800027e:	ea82 0000 	eor.w	r0, r2, r0
 8000282:	ea83 0101 	eor.w	r1, r3, r1
 8000286:	ea80 0202 	eor.w	r2, r0, r2
 800028a:	ea81 0303 	eor.w	r3, r1, r3
 800028e:	2d36      	cmp	r5, #54	; 0x36
 8000290:	bf88      	it	hi
 8000292:	bd30      	pophi	{r4, r5, pc}
 8000294:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000298:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800029c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002a0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002a4:	d002      	beq.n	80002ac <__adddf3+0x70>
 80002a6:	4240      	negs	r0, r0
 80002a8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ac:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002b4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002b8:	d002      	beq.n	80002c0 <__adddf3+0x84>
 80002ba:	4252      	negs	r2, r2
 80002bc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002c0:	ea94 0f05 	teq	r4, r5
 80002c4:	f000 80a7 	beq.w	8000416 <__adddf3+0x1da>
 80002c8:	f1a4 0401 	sub.w	r4, r4, #1
 80002cc:	f1d5 0e20 	rsbs	lr, r5, #32
 80002d0:	db0d      	blt.n	80002ee <__adddf3+0xb2>
 80002d2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002d6:	fa22 f205 	lsr.w	r2, r2, r5
 80002da:	1880      	adds	r0, r0, r2
 80002dc:	f141 0100 	adc.w	r1, r1, #0
 80002e0:	fa03 f20e 	lsl.w	r2, r3, lr
 80002e4:	1880      	adds	r0, r0, r2
 80002e6:	fa43 f305 	asr.w	r3, r3, r5
 80002ea:	4159      	adcs	r1, r3
 80002ec:	e00e      	b.n	800030c <__adddf3+0xd0>
 80002ee:	f1a5 0520 	sub.w	r5, r5, #32
 80002f2:	f10e 0e20 	add.w	lr, lr, #32
 80002f6:	2a01      	cmp	r2, #1
 80002f8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002fc:	bf28      	it	cs
 80002fe:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000302:	fa43 f305 	asr.w	r3, r3, r5
 8000306:	18c0      	adds	r0, r0, r3
 8000308:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800030c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000310:	d507      	bpl.n	8000322 <__adddf3+0xe6>
 8000312:	f04f 0e00 	mov.w	lr, #0
 8000316:	f1dc 0c00 	rsbs	ip, ip, #0
 800031a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800031e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000322:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000326:	d31b      	bcc.n	8000360 <__adddf3+0x124>
 8000328:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800032c:	d30c      	bcc.n	8000348 <__adddf3+0x10c>
 800032e:	0849      	lsrs	r1, r1, #1
 8000330:	ea5f 0030 	movs.w	r0, r0, rrx
 8000334:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000338:	f104 0401 	add.w	r4, r4, #1
 800033c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000340:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000344:	f080 809a 	bcs.w	800047c <__adddf3+0x240>
 8000348:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800034c:	bf08      	it	eq
 800034e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000352:	f150 0000 	adcs.w	r0, r0, #0
 8000356:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800035a:	ea41 0105 	orr.w	r1, r1, r5
 800035e:	bd30      	pop	{r4, r5, pc}
 8000360:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000364:	4140      	adcs	r0, r0
 8000366:	eb41 0101 	adc.w	r1, r1, r1
 800036a:	3c01      	subs	r4, #1
 800036c:	bf28      	it	cs
 800036e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000372:	d2e9      	bcs.n	8000348 <__adddf3+0x10c>
 8000374:	f091 0f00 	teq	r1, #0
 8000378:	bf04      	itt	eq
 800037a:	4601      	moveq	r1, r0
 800037c:	2000      	moveq	r0, #0
 800037e:	fab1 f381 	clz	r3, r1
 8000382:	bf08      	it	eq
 8000384:	3320      	addeq	r3, #32
 8000386:	f1a3 030b 	sub.w	r3, r3, #11
 800038a:	f1b3 0220 	subs.w	r2, r3, #32
 800038e:	da0c      	bge.n	80003aa <__adddf3+0x16e>
 8000390:	320c      	adds	r2, #12
 8000392:	dd08      	ble.n	80003a6 <__adddf3+0x16a>
 8000394:	f102 0c14 	add.w	ip, r2, #20
 8000398:	f1c2 020c 	rsb	r2, r2, #12
 800039c:	fa01 f00c 	lsl.w	r0, r1, ip
 80003a0:	fa21 f102 	lsr.w	r1, r1, r2
 80003a4:	e00c      	b.n	80003c0 <__adddf3+0x184>
 80003a6:	f102 0214 	add.w	r2, r2, #20
 80003aa:	bfd8      	it	le
 80003ac:	f1c2 0c20 	rsble	ip, r2, #32
 80003b0:	fa01 f102 	lsl.w	r1, r1, r2
 80003b4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003b8:	bfdc      	itt	le
 80003ba:	ea41 010c 	orrle.w	r1, r1, ip
 80003be:	4090      	lslle	r0, r2
 80003c0:	1ae4      	subs	r4, r4, r3
 80003c2:	bfa2      	ittt	ge
 80003c4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003c8:	4329      	orrge	r1, r5
 80003ca:	bd30      	popge	{r4, r5, pc}
 80003cc:	ea6f 0404 	mvn.w	r4, r4
 80003d0:	3c1f      	subs	r4, #31
 80003d2:	da1c      	bge.n	800040e <__adddf3+0x1d2>
 80003d4:	340c      	adds	r4, #12
 80003d6:	dc0e      	bgt.n	80003f6 <__adddf3+0x1ba>
 80003d8:	f104 0414 	add.w	r4, r4, #20
 80003dc:	f1c4 0220 	rsb	r2, r4, #32
 80003e0:	fa20 f004 	lsr.w	r0, r0, r4
 80003e4:	fa01 f302 	lsl.w	r3, r1, r2
 80003e8:	ea40 0003 	orr.w	r0, r0, r3
 80003ec:	fa21 f304 	lsr.w	r3, r1, r4
 80003f0:	ea45 0103 	orr.w	r1, r5, r3
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	f1c4 040c 	rsb	r4, r4, #12
 80003fa:	f1c4 0220 	rsb	r2, r4, #32
 80003fe:	fa20 f002 	lsr.w	r0, r0, r2
 8000402:	fa01 f304 	lsl.w	r3, r1, r4
 8000406:	ea40 0003 	orr.w	r0, r0, r3
 800040a:	4629      	mov	r1, r5
 800040c:	bd30      	pop	{r4, r5, pc}
 800040e:	fa21 f004 	lsr.w	r0, r1, r4
 8000412:	4629      	mov	r1, r5
 8000414:	bd30      	pop	{r4, r5, pc}
 8000416:	f094 0f00 	teq	r4, #0
 800041a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800041e:	bf06      	itte	eq
 8000420:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000424:	3401      	addeq	r4, #1
 8000426:	3d01      	subne	r5, #1
 8000428:	e74e      	b.n	80002c8 <__adddf3+0x8c>
 800042a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800042e:	bf18      	it	ne
 8000430:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000434:	d029      	beq.n	800048a <__adddf3+0x24e>
 8000436:	ea94 0f05 	teq	r4, r5
 800043a:	bf08      	it	eq
 800043c:	ea90 0f02 	teqeq	r0, r2
 8000440:	d005      	beq.n	800044e <__adddf3+0x212>
 8000442:	ea54 0c00 	orrs.w	ip, r4, r0
 8000446:	bf04      	itt	eq
 8000448:	4619      	moveq	r1, r3
 800044a:	4610      	moveq	r0, r2
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	ea91 0f03 	teq	r1, r3
 8000452:	bf1e      	ittt	ne
 8000454:	2100      	movne	r1, #0
 8000456:	2000      	movne	r0, #0
 8000458:	bd30      	popne	{r4, r5, pc}
 800045a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800045e:	d105      	bne.n	800046c <__adddf3+0x230>
 8000460:	0040      	lsls	r0, r0, #1
 8000462:	4149      	adcs	r1, r1
 8000464:	bf28      	it	cs
 8000466:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800046a:	bd30      	pop	{r4, r5, pc}
 800046c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000470:	bf3c      	itt	cc
 8000472:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000476:	bd30      	popcc	{r4, r5, pc}
 8000478:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800047c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000480:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000484:	f04f 0000 	mov.w	r0, #0
 8000488:	bd30      	pop	{r4, r5, pc}
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf1a      	itte	ne
 8000490:	4619      	movne	r1, r3
 8000492:	4610      	movne	r0, r2
 8000494:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000498:	bf1c      	itt	ne
 800049a:	460b      	movne	r3, r1
 800049c:	4602      	movne	r2, r0
 800049e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004a2:	bf06      	itte	eq
 80004a4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004a8:	ea91 0f03 	teqeq	r1, r3
 80004ac:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004b0:	bd30      	pop	{r4, r5, pc}
 80004b2:	bf00      	nop

080004b4 <__aeabi_ui2d>:
 80004b4:	f090 0f00 	teq	r0, #0
 80004b8:	bf04      	itt	eq
 80004ba:	2100      	moveq	r1, #0
 80004bc:	4770      	bxeq	lr
 80004be:	b530      	push	{r4, r5, lr}
 80004c0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004c4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004c8:	f04f 0500 	mov.w	r5, #0
 80004cc:	f04f 0100 	mov.w	r1, #0
 80004d0:	e750      	b.n	8000374 <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_i2d>:
 80004d4:	f090 0f00 	teq	r0, #0
 80004d8:	bf04      	itt	eq
 80004da:	2100      	moveq	r1, #0
 80004dc:	4770      	bxeq	lr
 80004de:	b530      	push	{r4, r5, lr}
 80004e0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004e4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004e8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004ec:	bf48      	it	mi
 80004ee:	4240      	negmi	r0, r0
 80004f0:	f04f 0100 	mov.w	r1, #0
 80004f4:	e73e      	b.n	8000374 <__adddf3+0x138>
 80004f6:	bf00      	nop

080004f8 <__aeabi_f2d>:
 80004f8:	0042      	lsls	r2, r0, #1
 80004fa:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004fe:	ea4f 0131 	mov.w	r1, r1, rrx
 8000502:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000506:	bf1f      	itttt	ne
 8000508:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800050c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000510:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000514:	4770      	bxne	lr
 8000516:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800051a:	bf08      	it	eq
 800051c:	4770      	bxeq	lr
 800051e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000522:	bf04      	itt	eq
 8000524:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000528:	4770      	bxeq	lr
 800052a:	b530      	push	{r4, r5, lr}
 800052c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000530:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000534:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000538:	e71c      	b.n	8000374 <__adddf3+0x138>
 800053a:	bf00      	nop

0800053c <__aeabi_ul2d>:
 800053c:	ea50 0201 	orrs.w	r2, r0, r1
 8000540:	bf08      	it	eq
 8000542:	4770      	bxeq	lr
 8000544:	b530      	push	{r4, r5, lr}
 8000546:	f04f 0500 	mov.w	r5, #0
 800054a:	e00a      	b.n	8000562 <__aeabi_l2d+0x16>

0800054c <__aeabi_l2d>:
 800054c:	ea50 0201 	orrs.w	r2, r0, r1
 8000550:	bf08      	it	eq
 8000552:	4770      	bxeq	lr
 8000554:	b530      	push	{r4, r5, lr}
 8000556:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800055a:	d502      	bpl.n	8000562 <__aeabi_l2d+0x16>
 800055c:	4240      	negs	r0, r0
 800055e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000562:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000566:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800056a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800056e:	f43f aed8 	beq.w	8000322 <__adddf3+0xe6>
 8000572:	f04f 0203 	mov.w	r2, #3
 8000576:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800057a:	bf18      	it	ne
 800057c:	3203      	addne	r2, #3
 800057e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000582:	bf18      	it	ne
 8000584:	3203      	addne	r2, #3
 8000586:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800058a:	f1c2 0320 	rsb	r3, r2, #32
 800058e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000592:	fa20 f002 	lsr.w	r0, r0, r2
 8000596:	fa01 fe03 	lsl.w	lr, r1, r3
 800059a:	ea40 000e 	orr.w	r0, r0, lr
 800059e:	fa21 f102 	lsr.w	r1, r1, r2
 80005a2:	4414      	add	r4, r2
 80005a4:	e6bd      	b.n	8000322 <__adddf3+0xe6>
 80005a6:	bf00      	nop

080005a8 <__gedf2>:
 80005a8:	f04f 3cff 	mov.w	ip, #4294967295
 80005ac:	e006      	b.n	80005bc <__cmpdf2+0x4>
 80005ae:	bf00      	nop

080005b0 <__ledf2>:
 80005b0:	f04f 0c01 	mov.w	ip, #1
 80005b4:	e002      	b.n	80005bc <__cmpdf2+0x4>
 80005b6:	bf00      	nop

080005b8 <__cmpdf2>:
 80005b8:	f04f 0c01 	mov.w	ip, #1
 80005bc:	f84d cd04 	str.w	ip, [sp, #-4]!
 80005c0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80005c4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80005c8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80005cc:	bf18      	it	ne
 80005ce:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80005d2:	d01b      	beq.n	800060c <__cmpdf2+0x54>
 80005d4:	b001      	add	sp, #4
 80005d6:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80005da:	bf0c      	ite	eq
 80005dc:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80005e0:	ea91 0f03 	teqne	r1, r3
 80005e4:	bf02      	ittt	eq
 80005e6:	ea90 0f02 	teqeq	r0, r2
 80005ea:	2000      	moveq	r0, #0
 80005ec:	4770      	bxeq	lr
 80005ee:	f110 0f00 	cmn.w	r0, #0
 80005f2:	ea91 0f03 	teq	r1, r3
 80005f6:	bf58      	it	pl
 80005f8:	4299      	cmppl	r1, r3
 80005fa:	bf08      	it	eq
 80005fc:	4290      	cmpeq	r0, r2
 80005fe:	bf2c      	ite	cs
 8000600:	17d8      	asrcs	r0, r3, #31
 8000602:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000606:	f040 0001 	orr.w	r0, r0, #1
 800060a:	4770      	bx	lr
 800060c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000610:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000614:	d102      	bne.n	800061c <__cmpdf2+0x64>
 8000616:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800061a:	d107      	bne.n	800062c <__cmpdf2+0x74>
 800061c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000620:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000624:	d1d6      	bne.n	80005d4 <__cmpdf2+0x1c>
 8000626:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800062a:	d0d3      	beq.n	80005d4 <__cmpdf2+0x1c>
 800062c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000630:	4770      	bx	lr
 8000632:	bf00      	nop

08000634 <__aeabi_cdrcmple>:
 8000634:	4684      	mov	ip, r0
 8000636:	4610      	mov	r0, r2
 8000638:	4662      	mov	r2, ip
 800063a:	468c      	mov	ip, r1
 800063c:	4619      	mov	r1, r3
 800063e:	4663      	mov	r3, ip
 8000640:	e000      	b.n	8000644 <__aeabi_cdcmpeq>
 8000642:	bf00      	nop

08000644 <__aeabi_cdcmpeq>:
 8000644:	b501      	push	{r0, lr}
 8000646:	f7ff ffb7 	bl	80005b8 <__cmpdf2>
 800064a:	2800      	cmp	r0, #0
 800064c:	bf48      	it	mi
 800064e:	f110 0f00 	cmnmi.w	r0, #0
 8000652:	bd01      	pop	{r0, pc}

08000654 <__aeabi_dcmpeq>:
 8000654:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000658:	f7ff fff4 	bl	8000644 <__aeabi_cdcmpeq>
 800065c:	bf0c      	ite	eq
 800065e:	2001      	moveq	r0, #1
 8000660:	2000      	movne	r0, #0
 8000662:	f85d fb08 	ldr.w	pc, [sp], #8
 8000666:	bf00      	nop

08000668 <__aeabi_dcmplt>:
 8000668:	f84d ed08 	str.w	lr, [sp, #-8]!
 800066c:	f7ff ffea 	bl	8000644 <__aeabi_cdcmpeq>
 8000670:	bf34      	ite	cc
 8000672:	2001      	movcc	r0, #1
 8000674:	2000      	movcs	r0, #0
 8000676:	f85d fb08 	ldr.w	pc, [sp], #8
 800067a:	bf00      	nop

0800067c <__aeabi_dcmple>:
 800067c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000680:	f7ff ffe0 	bl	8000644 <__aeabi_cdcmpeq>
 8000684:	bf94      	ite	ls
 8000686:	2001      	movls	r0, #1
 8000688:	2000      	movhi	r0, #0
 800068a:	f85d fb08 	ldr.w	pc, [sp], #8
 800068e:	bf00      	nop

08000690 <__aeabi_dcmpge>:
 8000690:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000694:	f7ff ffce 	bl	8000634 <__aeabi_cdrcmple>
 8000698:	bf94      	ite	ls
 800069a:	2001      	movls	r0, #1
 800069c:	2000      	movhi	r0, #0
 800069e:	f85d fb08 	ldr.w	pc, [sp], #8
 80006a2:	bf00      	nop

080006a4 <__aeabi_dcmpgt>:
 80006a4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006a8:	f7ff ffc4 	bl	8000634 <__aeabi_cdrcmple>
 80006ac:	bf34      	ite	cc
 80006ae:	2001      	movcc	r0, #1
 80006b0:	2000      	movcs	r0, #0
 80006b2:	f85d fb08 	ldr.w	pc, [sp], #8
 80006b6:	bf00      	nop

080006b8 <__aeabi_d2iz>:
 80006b8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80006bc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 80006c0:	d215      	bcs.n	80006ee <__aeabi_d2iz+0x36>
 80006c2:	d511      	bpl.n	80006e8 <__aeabi_d2iz+0x30>
 80006c4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 80006c8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80006cc:	d912      	bls.n	80006f4 <__aeabi_d2iz+0x3c>
 80006ce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80006d2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80006d6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 80006da:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80006de:	fa23 f002 	lsr.w	r0, r3, r2
 80006e2:	bf18      	it	ne
 80006e4:	4240      	negne	r0, r0
 80006e6:	4770      	bx	lr
 80006e8:	f04f 0000 	mov.w	r0, #0
 80006ec:	4770      	bx	lr
 80006ee:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 80006f2:	d105      	bne.n	8000700 <__aeabi_d2iz+0x48>
 80006f4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 80006f8:	bf08      	it	eq
 80006fa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 80006fe:	4770      	bx	lr
 8000700:	f04f 0000 	mov.w	r0, #0
 8000704:	4770      	bx	lr
 8000706:	bf00      	nop

08000708 <__aeabi_frsub>:
 8000708:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 800070c:	e002      	b.n	8000714 <__addsf3>
 800070e:	bf00      	nop

08000710 <__aeabi_fsub>:
 8000710:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000714 <__addsf3>:
 8000714:	0042      	lsls	r2, r0, #1
 8000716:	bf1f      	itttt	ne
 8000718:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 800071c:	ea92 0f03 	teqne	r2, r3
 8000720:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000724:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000728:	d06a      	beq.n	8000800 <__addsf3+0xec>
 800072a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 800072e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000732:	bfc1      	itttt	gt
 8000734:	18d2      	addgt	r2, r2, r3
 8000736:	4041      	eorgt	r1, r0
 8000738:	4048      	eorgt	r0, r1
 800073a:	4041      	eorgt	r1, r0
 800073c:	bfb8      	it	lt
 800073e:	425b      	neglt	r3, r3
 8000740:	2b19      	cmp	r3, #25
 8000742:	bf88      	it	hi
 8000744:	4770      	bxhi	lr
 8000746:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 800074a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 800074e:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000752:	bf18      	it	ne
 8000754:	4240      	negne	r0, r0
 8000756:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800075a:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 800075e:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000762:	bf18      	it	ne
 8000764:	4249      	negne	r1, r1
 8000766:	ea92 0f03 	teq	r2, r3
 800076a:	d03f      	beq.n	80007ec <__addsf3+0xd8>
 800076c:	f1a2 0201 	sub.w	r2, r2, #1
 8000770:	fa41 fc03 	asr.w	ip, r1, r3
 8000774:	eb10 000c 	adds.w	r0, r0, ip
 8000778:	f1c3 0320 	rsb	r3, r3, #32
 800077c:	fa01 f103 	lsl.w	r1, r1, r3
 8000780:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000784:	d502      	bpl.n	800078c <__addsf3+0x78>
 8000786:	4249      	negs	r1, r1
 8000788:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 800078c:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000790:	d313      	bcc.n	80007ba <__addsf3+0xa6>
 8000792:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000796:	d306      	bcc.n	80007a6 <__addsf3+0x92>
 8000798:	0840      	lsrs	r0, r0, #1
 800079a:	ea4f 0131 	mov.w	r1, r1, rrx
 800079e:	f102 0201 	add.w	r2, r2, #1
 80007a2:	2afe      	cmp	r2, #254	; 0xfe
 80007a4:	d251      	bcs.n	800084a <__addsf3+0x136>
 80007a6:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 80007aa:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80007ae:	bf08      	it	eq
 80007b0:	f020 0001 	biceq.w	r0, r0, #1
 80007b4:	ea40 0003 	orr.w	r0, r0, r3
 80007b8:	4770      	bx	lr
 80007ba:	0049      	lsls	r1, r1, #1
 80007bc:	eb40 0000 	adc.w	r0, r0, r0
 80007c0:	3a01      	subs	r2, #1
 80007c2:	bf28      	it	cs
 80007c4:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 80007c8:	d2ed      	bcs.n	80007a6 <__addsf3+0x92>
 80007ca:	fab0 fc80 	clz	ip, r0
 80007ce:	f1ac 0c08 	sub.w	ip, ip, #8
 80007d2:	ebb2 020c 	subs.w	r2, r2, ip
 80007d6:	fa00 f00c 	lsl.w	r0, r0, ip
 80007da:	bfaa      	itet	ge
 80007dc:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 80007e0:	4252      	neglt	r2, r2
 80007e2:	4318      	orrge	r0, r3
 80007e4:	bfbc      	itt	lt
 80007e6:	40d0      	lsrlt	r0, r2
 80007e8:	4318      	orrlt	r0, r3
 80007ea:	4770      	bx	lr
 80007ec:	f092 0f00 	teq	r2, #0
 80007f0:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 80007f4:	bf06      	itte	eq
 80007f6:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 80007fa:	3201      	addeq	r2, #1
 80007fc:	3b01      	subne	r3, #1
 80007fe:	e7b5      	b.n	800076c <__addsf3+0x58>
 8000800:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000804:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000808:	bf18      	it	ne
 800080a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800080e:	d021      	beq.n	8000854 <__addsf3+0x140>
 8000810:	ea92 0f03 	teq	r2, r3
 8000814:	d004      	beq.n	8000820 <__addsf3+0x10c>
 8000816:	f092 0f00 	teq	r2, #0
 800081a:	bf08      	it	eq
 800081c:	4608      	moveq	r0, r1
 800081e:	4770      	bx	lr
 8000820:	ea90 0f01 	teq	r0, r1
 8000824:	bf1c      	itt	ne
 8000826:	2000      	movne	r0, #0
 8000828:	4770      	bxne	lr
 800082a:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 800082e:	d104      	bne.n	800083a <__addsf3+0x126>
 8000830:	0040      	lsls	r0, r0, #1
 8000832:	bf28      	it	cs
 8000834:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000838:	4770      	bx	lr
 800083a:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 800083e:	bf3c      	itt	cc
 8000840:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000844:	4770      	bxcc	lr
 8000846:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 800084a:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 800084e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000852:	4770      	bx	lr
 8000854:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000858:	bf16      	itet	ne
 800085a:	4608      	movne	r0, r1
 800085c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000860:	4601      	movne	r1, r0
 8000862:	0242      	lsls	r2, r0, #9
 8000864:	bf06      	itte	eq
 8000866:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 800086a:	ea90 0f01 	teqeq	r0, r1
 800086e:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000872:	4770      	bx	lr

08000874 <__aeabi_ui2f>:
 8000874:	f04f 0300 	mov.w	r3, #0
 8000878:	e004      	b.n	8000884 <__aeabi_i2f+0x8>
 800087a:	bf00      	nop

0800087c <__aeabi_i2f>:
 800087c:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000880:	bf48      	it	mi
 8000882:	4240      	negmi	r0, r0
 8000884:	ea5f 0c00 	movs.w	ip, r0
 8000888:	bf08      	it	eq
 800088a:	4770      	bxeq	lr
 800088c:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000890:	4601      	mov	r1, r0
 8000892:	f04f 0000 	mov.w	r0, #0
 8000896:	e01c      	b.n	80008d2 <__aeabi_l2f+0x2a>

08000898 <__aeabi_ul2f>:
 8000898:	ea50 0201 	orrs.w	r2, r0, r1
 800089c:	bf08      	it	eq
 800089e:	4770      	bxeq	lr
 80008a0:	f04f 0300 	mov.w	r3, #0
 80008a4:	e00a      	b.n	80008bc <__aeabi_l2f+0x14>
 80008a6:	bf00      	nop

080008a8 <__aeabi_l2f>:
 80008a8:	ea50 0201 	orrs.w	r2, r0, r1
 80008ac:	bf08      	it	eq
 80008ae:	4770      	bxeq	lr
 80008b0:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 80008b4:	d502      	bpl.n	80008bc <__aeabi_l2f+0x14>
 80008b6:	4240      	negs	r0, r0
 80008b8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80008bc:	ea5f 0c01 	movs.w	ip, r1
 80008c0:	bf02      	ittt	eq
 80008c2:	4684      	moveq	ip, r0
 80008c4:	4601      	moveq	r1, r0
 80008c6:	2000      	moveq	r0, #0
 80008c8:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 80008cc:	bf08      	it	eq
 80008ce:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 80008d2:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 80008d6:	fabc f28c 	clz	r2, ip
 80008da:	3a08      	subs	r2, #8
 80008dc:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 80008e0:	db10      	blt.n	8000904 <__aeabi_l2f+0x5c>
 80008e2:	fa01 fc02 	lsl.w	ip, r1, r2
 80008e6:	4463      	add	r3, ip
 80008e8:	fa00 fc02 	lsl.w	ip, r0, r2
 80008ec:	f1c2 0220 	rsb	r2, r2, #32
 80008f0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80008f4:	fa20 f202 	lsr.w	r2, r0, r2
 80008f8:	eb43 0002 	adc.w	r0, r3, r2
 80008fc:	bf08      	it	eq
 80008fe:	f020 0001 	biceq.w	r0, r0, #1
 8000902:	4770      	bx	lr
 8000904:	f102 0220 	add.w	r2, r2, #32
 8000908:	fa01 fc02 	lsl.w	ip, r1, r2
 800090c:	f1c2 0220 	rsb	r2, r2, #32
 8000910:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000914:	fa21 f202 	lsr.w	r2, r1, r2
 8000918:	eb43 0002 	adc.w	r0, r3, r2
 800091c:	bf08      	it	eq
 800091e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000922:	4770      	bx	lr

08000924 <__aeabi_fmul>:
 8000924:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000928:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 800092c:	bf1e      	ittt	ne
 800092e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000932:	ea92 0f0c 	teqne	r2, ip
 8000936:	ea93 0f0c 	teqne	r3, ip
 800093a:	d06f      	beq.n	8000a1c <__aeabi_fmul+0xf8>
 800093c:	441a      	add	r2, r3
 800093e:	ea80 0c01 	eor.w	ip, r0, r1
 8000942:	0240      	lsls	r0, r0, #9
 8000944:	bf18      	it	ne
 8000946:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 800094a:	d01e      	beq.n	800098a <__aeabi_fmul+0x66>
 800094c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000950:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000954:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000958:	fba0 3101 	umull	r3, r1, r0, r1
 800095c:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000960:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000964:	bf3e      	ittt	cc
 8000966:	0049      	lslcc	r1, r1, #1
 8000968:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 800096c:	005b      	lslcc	r3, r3, #1
 800096e:	ea40 0001 	orr.w	r0, r0, r1
 8000972:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000976:	2afd      	cmp	r2, #253	; 0xfd
 8000978:	d81d      	bhi.n	80009b6 <__aeabi_fmul+0x92>
 800097a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800097e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000982:	bf08      	it	eq
 8000984:	f020 0001 	biceq.w	r0, r0, #1
 8000988:	4770      	bx	lr
 800098a:	f090 0f00 	teq	r0, #0
 800098e:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000992:	bf08      	it	eq
 8000994:	0249      	lsleq	r1, r1, #9
 8000996:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 800099a:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 800099e:	3a7f      	subs	r2, #127	; 0x7f
 80009a0:	bfc2      	ittt	gt
 80009a2:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 80009a6:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80009aa:	4770      	bxgt	lr
 80009ac:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80009b0:	f04f 0300 	mov.w	r3, #0
 80009b4:	3a01      	subs	r2, #1
 80009b6:	dc5d      	bgt.n	8000a74 <__aeabi_fmul+0x150>
 80009b8:	f112 0f19 	cmn.w	r2, #25
 80009bc:	bfdc      	itt	le
 80009be:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 80009c2:	4770      	bxle	lr
 80009c4:	f1c2 0200 	rsb	r2, r2, #0
 80009c8:	0041      	lsls	r1, r0, #1
 80009ca:	fa21 f102 	lsr.w	r1, r1, r2
 80009ce:	f1c2 0220 	rsb	r2, r2, #32
 80009d2:	fa00 fc02 	lsl.w	ip, r0, r2
 80009d6:	ea5f 0031 	movs.w	r0, r1, rrx
 80009da:	f140 0000 	adc.w	r0, r0, #0
 80009de:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 80009e2:	bf08      	it	eq
 80009e4:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 80009e8:	4770      	bx	lr
 80009ea:	f092 0f00 	teq	r2, #0
 80009ee:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 80009f2:	bf02      	ittt	eq
 80009f4:	0040      	lsleq	r0, r0, #1
 80009f6:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 80009fa:	3a01      	subeq	r2, #1
 80009fc:	d0f9      	beq.n	80009f2 <__aeabi_fmul+0xce>
 80009fe:	ea40 000c 	orr.w	r0, r0, ip
 8000a02:	f093 0f00 	teq	r3, #0
 8000a06:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000a0a:	bf02      	ittt	eq
 8000a0c:	0049      	lsleq	r1, r1, #1
 8000a0e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000a12:	3b01      	subeq	r3, #1
 8000a14:	d0f9      	beq.n	8000a0a <__aeabi_fmul+0xe6>
 8000a16:	ea41 010c 	orr.w	r1, r1, ip
 8000a1a:	e78f      	b.n	800093c <__aeabi_fmul+0x18>
 8000a1c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000a20:	ea92 0f0c 	teq	r2, ip
 8000a24:	bf18      	it	ne
 8000a26:	ea93 0f0c 	teqne	r3, ip
 8000a2a:	d00a      	beq.n	8000a42 <__aeabi_fmul+0x11e>
 8000a2c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000a30:	bf18      	it	ne
 8000a32:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000a36:	d1d8      	bne.n	80009ea <__aeabi_fmul+0xc6>
 8000a38:	ea80 0001 	eor.w	r0, r0, r1
 8000a3c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000a40:	4770      	bx	lr
 8000a42:	f090 0f00 	teq	r0, #0
 8000a46:	bf17      	itett	ne
 8000a48:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000a4c:	4608      	moveq	r0, r1
 8000a4e:	f091 0f00 	teqne	r1, #0
 8000a52:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000a56:	d014      	beq.n	8000a82 <__aeabi_fmul+0x15e>
 8000a58:	ea92 0f0c 	teq	r2, ip
 8000a5c:	d101      	bne.n	8000a62 <__aeabi_fmul+0x13e>
 8000a5e:	0242      	lsls	r2, r0, #9
 8000a60:	d10f      	bne.n	8000a82 <__aeabi_fmul+0x15e>
 8000a62:	ea93 0f0c 	teq	r3, ip
 8000a66:	d103      	bne.n	8000a70 <__aeabi_fmul+0x14c>
 8000a68:	024b      	lsls	r3, r1, #9
 8000a6a:	bf18      	it	ne
 8000a6c:	4608      	movne	r0, r1
 8000a6e:	d108      	bne.n	8000a82 <__aeabi_fmul+0x15e>
 8000a70:	ea80 0001 	eor.w	r0, r0, r1
 8000a74:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000a78:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000a7c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000a80:	4770      	bx	lr
 8000a82:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000a86:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000a8a:	4770      	bx	lr

08000a8c <__aeabi_fdiv>:
 8000a8c:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000a90:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000a94:	bf1e      	ittt	ne
 8000a96:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000a9a:	ea92 0f0c 	teqne	r2, ip
 8000a9e:	ea93 0f0c 	teqne	r3, ip
 8000aa2:	d069      	beq.n	8000b78 <__aeabi_fdiv+0xec>
 8000aa4:	eba2 0203 	sub.w	r2, r2, r3
 8000aa8:	ea80 0c01 	eor.w	ip, r0, r1
 8000aac:	0249      	lsls	r1, r1, #9
 8000aae:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000ab2:	d037      	beq.n	8000b24 <__aeabi_fdiv+0x98>
 8000ab4:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000ab8:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000abc:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000ac0:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000ac4:	428b      	cmp	r3, r1
 8000ac6:	bf38      	it	cc
 8000ac8:	005b      	lslcc	r3, r3, #1
 8000aca:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000ace:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000ad2:	428b      	cmp	r3, r1
 8000ad4:	bf24      	itt	cs
 8000ad6:	1a5b      	subcs	r3, r3, r1
 8000ad8:	ea40 000c 	orrcs.w	r0, r0, ip
 8000adc:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000ae0:	bf24      	itt	cs
 8000ae2:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000ae6:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000aea:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000aee:	bf24      	itt	cs
 8000af0:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000af4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000af8:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000afc:	bf24      	itt	cs
 8000afe:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000b02:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000b06:	011b      	lsls	r3, r3, #4
 8000b08:	bf18      	it	ne
 8000b0a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000b0e:	d1e0      	bne.n	8000ad2 <__aeabi_fdiv+0x46>
 8000b10:	2afd      	cmp	r2, #253	; 0xfd
 8000b12:	f63f af50 	bhi.w	80009b6 <__aeabi_fmul+0x92>
 8000b16:	428b      	cmp	r3, r1
 8000b18:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b1c:	bf08      	it	eq
 8000b1e:	f020 0001 	biceq.w	r0, r0, #1
 8000b22:	4770      	bx	lr
 8000b24:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000b28:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000b2c:	327f      	adds	r2, #127	; 0x7f
 8000b2e:	bfc2      	ittt	gt
 8000b30:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000b34:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000b38:	4770      	bxgt	lr
 8000b3a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b3e:	f04f 0300 	mov.w	r3, #0
 8000b42:	3a01      	subs	r2, #1
 8000b44:	e737      	b.n	80009b6 <__aeabi_fmul+0x92>
 8000b46:	f092 0f00 	teq	r2, #0
 8000b4a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000b4e:	bf02      	ittt	eq
 8000b50:	0040      	lsleq	r0, r0, #1
 8000b52:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000b56:	3a01      	subeq	r2, #1
 8000b58:	d0f9      	beq.n	8000b4e <__aeabi_fdiv+0xc2>
 8000b5a:	ea40 000c 	orr.w	r0, r0, ip
 8000b5e:	f093 0f00 	teq	r3, #0
 8000b62:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b66:	bf02      	ittt	eq
 8000b68:	0049      	lsleq	r1, r1, #1
 8000b6a:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000b6e:	3b01      	subeq	r3, #1
 8000b70:	d0f9      	beq.n	8000b66 <__aeabi_fdiv+0xda>
 8000b72:	ea41 010c 	orr.w	r1, r1, ip
 8000b76:	e795      	b.n	8000aa4 <__aeabi_fdiv+0x18>
 8000b78:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000b7c:	ea92 0f0c 	teq	r2, ip
 8000b80:	d108      	bne.n	8000b94 <__aeabi_fdiv+0x108>
 8000b82:	0242      	lsls	r2, r0, #9
 8000b84:	f47f af7d 	bne.w	8000a82 <__aeabi_fmul+0x15e>
 8000b88:	ea93 0f0c 	teq	r3, ip
 8000b8c:	f47f af70 	bne.w	8000a70 <__aeabi_fmul+0x14c>
 8000b90:	4608      	mov	r0, r1
 8000b92:	e776      	b.n	8000a82 <__aeabi_fmul+0x15e>
 8000b94:	ea93 0f0c 	teq	r3, ip
 8000b98:	d104      	bne.n	8000ba4 <__aeabi_fdiv+0x118>
 8000b9a:	024b      	lsls	r3, r1, #9
 8000b9c:	f43f af4c 	beq.w	8000a38 <__aeabi_fmul+0x114>
 8000ba0:	4608      	mov	r0, r1
 8000ba2:	e76e      	b.n	8000a82 <__aeabi_fmul+0x15e>
 8000ba4:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000ba8:	bf18      	it	ne
 8000baa:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000bae:	d1ca      	bne.n	8000b46 <__aeabi_fdiv+0xba>
 8000bb0:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000bb4:	f47f af5c 	bne.w	8000a70 <__aeabi_fmul+0x14c>
 8000bb8:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000bbc:	f47f af3c 	bne.w	8000a38 <__aeabi_fmul+0x114>
 8000bc0:	e75f      	b.n	8000a82 <__aeabi_fmul+0x15e>
 8000bc2:	bf00      	nop

08000bc4 <__aeabi_f2uiz>:
 8000bc4:	0042      	lsls	r2, r0, #1
 8000bc6:	d20e      	bcs.n	8000be6 <__aeabi_f2uiz+0x22>
 8000bc8:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8000bcc:	d30b      	bcc.n	8000be6 <__aeabi_f2uiz+0x22>
 8000bce:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8000bd2:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000bd6:	d409      	bmi.n	8000bec <__aeabi_f2uiz+0x28>
 8000bd8:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000bdc:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000be0:	fa23 f002 	lsr.w	r0, r3, r2
 8000be4:	4770      	bx	lr
 8000be6:	f04f 0000 	mov.w	r0, #0
 8000bea:	4770      	bx	lr
 8000bec:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8000bf0:	d101      	bne.n	8000bf6 <__aeabi_f2uiz+0x32>
 8000bf2:	0242      	lsls	r2, r0, #9
 8000bf4:	d102      	bne.n	8000bfc <__aeabi_f2uiz+0x38>
 8000bf6:	f04f 30ff 	mov.w	r0, #4294967295
 8000bfa:	4770      	bx	lr
 8000bfc:	f04f 0000 	mov.w	r0, #0
 8000c00:	4770      	bx	lr
 8000c02:	bf00      	nop

08000c04 <__aeabi_uldivmod>:
 8000c04:	b953      	cbnz	r3, 8000c1c <__aeabi_uldivmod+0x18>
 8000c06:	b94a      	cbnz	r2, 8000c1c <__aeabi_uldivmod+0x18>
 8000c08:	2900      	cmp	r1, #0
 8000c0a:	bf08      	it	eq
 8000c0c:	2800      	cmpeq	r0, #0
 8000c0e:	bf1c      	itt	ne
 8000c10:	f04f 31ff 	movne.w	r1, #4294967295
 8000c14:	f04f 30ff 	movne.w	r0, #4294967295
 8000c18:	f001 b8be 	b.w	8001d98 <__aeabi_idiv0>
 8000c1c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c20:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c24:	f000 f806 	bl	8000c34 <__udivmoddi4>
 8000c28:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c2c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c30:	b004      	add	sp, #16
 8000c32:	4770      	bx	lr

08000c34 <__udivmoddi4>:
 8000c34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c38:	9e08      	ldr	r6, [sp, #32]
 8000c3a:	460d      	mov	r5, r1
 8000c3c:	4604      	mov	r4, r0
 8000c3e:	468e      	mov	lr, r1
 8000c40:	2b00      	cmp	r3, #0
 8000c42:	f040 8082 	bne.w	8000d4a <__udivmoddi4+0x116>
 8000c46:	428a      	cmp	r2, r1
 8000c48:	4617      	mov	r7, r2
 8000c4a:	d946      	bls.n	8000cda <__udivmoddi4+0xa6>
 8000c4c:	fab2 f282 	clz	r2, r2
 8000c50:	b14a      	cbz	r2, 8000c66 <__udivmoddi4+0x32>
 8000c52:	f1c2 0120 	rsb	r1, r2, #32
 8000c56:	fa05 f302 	lsl.w	r3, r5, r2
 8000c5a:	fa20 f101 	lsr.w	r1, r0, r1
 8000c5e:	4097      	lsls	r7, r2
 8000c60:	ea41 0e03 	orr.w	lr, r1, r3
 8000c64:	4094      	lsls	r4, r2
 8000c66:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000c6a:	0c23      	lsrs	r3, r4, #16
 8000c6c:	fbbe fcf8 	udiv	ip, lr, r8
 8000c70:	b2b9      	uxth	r1, r7
 8000c72:	fb08 ee1c 	mls	lr, r8, ip, lr
 8000c76:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
 8000c7a:	fb0c f001 	mul.w	r0, ip, r1
 8000c7e:	4298      	cmp	r0, r3
 8000c80:	d90a      	bls.n	8000c98 <__udivmoddi4+0x64>
 8000c82:	18fb      	adds	r3, r7, r3
 8000c84:	f10c 35ff 	add.w	r5, ip, #4294967295
 8000c88:	f080 8116 	bcs.w	8000eb8 <__udivmoddi4+0x284>
 8000c8c:	4298      	cmp	r0, r3
 8000c8e:	f240 8113 	bls.w	8000eb8 <__udivmoddi4+0x284>
 8000c92:	f1ac 0c02 	sub.w	ip, ip, #2
 8000c96:	443b      	add	r3, r7
 8000c98:	1a1b      	subs	r3, r3, r0
 8000c9a:	b2a4      	uxth	r4, r4
 8000c9c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ca0:	fb08 3310 	mls	r3, r8, r0, r3
 8000ca4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000ca8:	fb00 f101 	mul.w	r1, r0, r1
 8000cac:	42a1      	cmp	r1, r4
 8000cae:	d909      	bls.n	8000cc4 <__udivmoddi4+0x90>
 8000cb0:	193c      	adds	r4, r7, r4
 8000cb2:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cb6:	f080 8101 	bcs.w	8000ebc <__udivmoddi4+0x288>
 8000cba:	42a1      	cmp	r1, r4
 8000cbc:	f240 80fe 	bls.w	8000ebc <__udivmoddi4+0x288>
 8000cc0:	3802      	subs	r0, #2
 8000cc2:	443c      	add	r4, r7
 8000cc4:	1a64      	subs	r4, r4, r1
 8000cc6:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000cca:	2100      	movs	r1, #0
 8000ccc:	b11e      	cbz	r6, 8000cd6 <__udivmoddi4+0xa2>
 8000cce:	40d4      	lsrs	r4, r2
 8000cd0:	2300      	movs	r3, #0
 8000cd2:	e9c6 4300 	strd	r4, r3, [r6]
 8000cd6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cda:	b902      	cbnz	r2, 8000cde <__udivmoddi4+0xaa>
 8000cdc:	deff      	udf	#255	; 0xff
 8000cde:	fab2 f282 	clz	r2, r2
 8000ce2:	2a00      	cmp	r2, #0
 8000ce4:	d14f      	bne.n	8000d86 <__udivmoddi4+0x152>
 8000ce6:	1bcb      	subs	r3, r1, r7
 8000ce8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cec:	fa1f f887 	uxth.w	r8, r7
 8000cf0:	2101      	movs	r1, #1
 8000cf2:	fbb3 fcfe 	udiv	ip, r3, lr
 8000cf6:	0c25      	lsrs	r5, r4, #16
 8000cf8:	fb0e 331c 	mls	r3, lr, ip, r3
 8000cfc:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000d00:	fb08 f30c 	mul.w	r3, r8, ip
 8000d04:	42ab      	cmp	r3, r5
 8000d06:	d907      	bls.n	8000d18 <__udivmoddi4+0xe4>
 8000d08:	197d      	adds	r5, r7, r5
 8000d0a:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000d0e:	d202      	bcs.n	8000d16 <__udivmoddi4+0xe2>
 8000d10:	42ab      	cmp	r3, r5
 8000d12:	f200 80e7 	bhi.w	8000ee4 <__udivmoddi4+0x2b0>
 8000d16:	4684      	mov	ip, r0
 8000d18:	1aed      	subs	r5, r5, r3
 8000d1a:	b2a3      	uxth	r3, r4
 8000d1c:	fbb5 f0fe 	udiv	r0, r5, lr
 8000d20:	fb0e 5510 	mls	r5, lr, r0, r5
 8000d24:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 8000d28:	fb08 f800 	mul.w	r8, r8, r0
 8000d2c:	45a0      	cmp	r8, r4
 8000d2e:	d907      	bls.n	8000d40 <__udivmoddi4+0x10c>
 8000d30:	193c      	adds	r4, r7, r4
 8000d32:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d36:	d202      	bcs.n	8000d3e <__udivmoddi4+0x10a>
 8000d38:	45a0      	cmp	r8, r4
 8000d3a:	f200 80d7 	bhi.w	8000eec <__udivmoddi4+0x2b8>
 8000d3e:	4618      	mov	r0, r3
 8000d40:	eba4 0408 	sub.w	r4, r4, r8
 8000d44:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000d48:	e7c0      	b.n	8000ccc <__udivmoddi4+0x98>
 8000d4a:	428b      	cmp	r3, r1
 8000d4c:	d908      	bls.n	8000d60 <__udivmoddi4+0x12c>
 8000d4e:	2e00      	cmp	r6, #0
 8000d50:	f000 80af 	beq.w	8000eb2 <__udivmoddi4+0x27e>
 8000d54:	2100      	movs	r1, #0
 8000d56:	e9c6 0500 	strd	r0, r5, [r6]
 8000d5a:	4608      	mov	r0, r1
 8000d5c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d60:	fab3 f183 	clz	r1, r3
 8000d64:	2900      	cmp	r1, #0
 8000d66:	d14b      	bne.n	8000e00 <__udivmoddi4+0x1cc>
 8000d68:	42ab      	cmp	r3, r5
 8000d6a:	d302      	bcc.n	8000d72 <__udivmoddi4+0x13e>
 8000d6c:	4282      	cmp	r2, r0
 8000d6e:	f200 80b7 	bhi.w	8000ee0 <__udivmoddi4+0x2ac>
 8000d72:	1a84      	subs	r4, r0, r2
 8000d74:	eb65 0303 	sbc.w	r3, r5, r3
 8000d78:	2001      	movs	r0, #1
 8000d7a:	469e      	mov	lr, r3
 8000d7c:	2e00      	cmp	r6, #0
 8000d7e:	d0aa      	beq.n	8000cd6 <__udivmoddi4+0xa2>
 8000d80:	e9c6 4e00 	strd	r4, lr, [r6]
 8000d84:	e7a7      	b.n	8000cd6 <__udivmoddi4+0xa2>
 8000d86:	f1c2 0c20 	rsb	ip, r2, #32
 8000d8a:	fa01 f302 	lsl.w	r3, r1, r2
 8000d8e:	4097      	lsls	r7, r2
 8000d90:	fa20 f00c 	lsr.w	r0, r0, ip
 8000d94:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d98:	fa21 fc0c 	lsr.w	ip, r1, ip
 8000d9c:	4318      	orrs	r0, r3
 8000d9e:	fbbc f1fe 	udiv	r1, ip, lr
 8000da2:	0c05      	lsrs	r5, r0, #16
 8000da4:	fb0e cc11 	mls	ip, lr, r1, ip
 8000da8:	fa1f f887 	uxth.w	r8, r7
 8000dac:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000db0:	fb01 f308 	mul.w	r3, r1, r8
 8000db4:	42ab      	cmp	r3, r5
 8000db6:	fa04 f402 	lsl.w	r4, r4, r2
 8000dba:	d909      	bls.n	8000dd0 <__udivmoddi4+0x19c>
 8000dbc:	197d      	adds	r5, r7, r5
 8000dbe:	f101 3cff 	add.w	ip, r1, #4294967295
 8000dc2:	f080 808b 	bcs.w	8000edc <__udivmoddi4+0x2a8>
 8000dc6:	42ab      	cmp	r3, r5
 8000dc8:	f240 8088 	bls.w	8000edc <__udivmoddi4+0x2a8>
 8000dcc:	3902      	subs	r1, #2
 8000dce:	443d      	add	r5, r7
 8000dd0:	1aeb      	subs	r3, r5, r3
 8000dd2:	b285      	uxth	r5, r0
 8000dd4:	fbb3 f0fe 	udiv	r0, r3, lr
 8000dd8:	fb0e 3310 	mls	r3, lr, r0, r3
 8000ddc:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000de0:	fb00 f308 	mul.w	r3, r0, r8
 8000de4:	42ab      	cmp	r3, r5
 8000de6:	d907      	bls.n	8000df8 <__udivmoddi4+0x1c4>
 8000de8:	197d      	adds	r5, r7, r5
 8000dea:	f100 3cff 	add.w	ip, r0, #4294967295
 8000dee:	d271      	bcs.n	8000ed4 <__udivmoddi4+0x2a0>
 8000df0:	42ab      	cmp	r3, r5
 8000df2:	d96f      	bls.n	8000ed4 <__udivmoddi4+0x2a0>
 8000df4:	3802      	subs	r0, #2
 8000df6:	443d      	add	r5, r7
 8000df8:	1aeb      	subs	r3, r5, r3
 8000dfa:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000dfe:	e778      	b.n	8000cf2 <__udivmoddi4+0xbe>
 8000e00:	f1c1 0c20 	rsb	ip, r1, #32
 8000e04:	408b      	lsls	r3, r1
 8000e06:	fa22 f70c 	lsr.w	r7, r2, ip
 8000e0a:	431f      	orrs	r7, r3
 8000e0c:	fa20 f40c 	lsr.w	r4, r0, ip
 8000e10:	fa05 f301 	lsl.w	r3, r5, r1
 8000e14:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e18:	fa25 f50c 	lsr.w	r5, r5, ip
 8000e1c:	431c      	orrs	r4, r3
 8000e1e:	0c23      	lsrs	r3, r4, #16
 8000e20:	fbb5 f9fe 	udiv	r9, r5, lr
 8000e24:	fa1f f887 	uxth.w	r8, r7
 8000e28:	fb0e 5519 	mls	r5, lr, r9, r5
 8000e2c:	ea43 4505 	orr.w	r5, r3, r5, lsl #16
 8000e30:	fb09 fa08 	mul.w	sl, r9, r8
 8000e34:	45aa      	cmp	sl, r5
 8000e36:	fa02 f201 	lsl.w	r2, r2, r1
 8000e3a:	fa00 f301 	lsl.w	r3, r0, r1
 8000e3e:	d908      	bls.n	8000e52 <__udivmoddi4+0x21e>
 8000e40:	197d      	adds	r5, r7, r5
 8000e42:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e46:	d247      	bcs.n	8000ed8 <__udivmoddi4+0x2a4>
 8000e48:	45aa      	cmp	sl, r5
 8000e4a:	d945      	bls.n	8000ed8 <__udivmoddi4+0x2a4>
 8000e4c:	f1a9 0902 	sub.w	r9, r9, #2
 8000e50:	443d      	add	r5, r7
 8000e52:	eba5 050a 	sub.w	r5, r5, sl
 8000e56:	b2a4      	uxth	r4, r4
 8000e58:	fbb5 f0fe 	udiv	r0, r5, lr
 8000e5c:	fb0e 5510 	mls	r5, lr, r0, r5
 8000e60:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000e64:	fb00 f808 	mul.w	r8, r0, r8
 8000e68:	45a0      	cmp	r8, r4
 8000e6a:	d907      	bls.n	8000e7c <__udivmoddi4+0x248>
 8000e6c:	193c      	adds	r4, r7, r4
 8000e6e:	f100 35ff 	add.w	r5, r0, #4294967295
 8000e72:	d22d      	bcs.n	8000ed0 <__udivmoddi4+0x29c>
 8000e74:	45a0      	cmp	r8, r4
 8000e76:	d92b      	bls.n	8000ed0 <__udivmoddi4+0x29c>
 8000e78:	3802      	subs	r0, #2
 8000e7a:	443c      	add	r4, r7
 8000e7c:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e80:	eba4 0408 	sub.w	r4, r4, r8
 8000e84:	fba0 8902 	umull	r8, r9, r0, r2
 8000e88:	454c      	cmp	r4, r9
 8000e8a:	46c6      	mov	lr, r8
 8000e8c:	464d      	mov	r5, r9
 8000e8e:	d319      	bcc.n	8000ec4 <__udivmoddi4+0x290>
 8000e90:	d016      	beq.n	8000ec0 <__udivmoddi4+0x28c>
 8000e92:	b15e      	cbz	r6, 8000eac <__udivmoddi4+0x278>
 8000e94:	ebb3 020e 	subs.w	r2, r3, lr
 8000e98:	eb64 0405 	sbc.w	r4, r4, r5
 8000e9c:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000ea0:	40ca      	lsrs	r2, r1
 8000ea2:	ea4c 0202 	orr.w	r2, ip, r2
 8000ea6:	40cc      	lsrs	r4, r1
 8000ea8:	e9c6 2400 	strd	r2, r4, [r6]
 8000eac:	2100      	movs	r1, #0
 8000eae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000eb2:	4631      	mov	r1, r6
 8000eb4:	4630      	mov	r0, r6
 8000eb6:	e70e      	b.n	8000cd6 <__udivmoddi4+0xa2>
 8000eb8:	46ac      	mov	ip, r5
 8000eba:	e6ed      	b.n	8000c98 <__udivmoddi4+0x64>
 8000ebc:	4618      	mov	r0, r3
 8000ebe:	e701      	b.n	8000cc4 <__udivmoddi4+0x90>
 8000ec0:	4543      	cmp	r3, r8
 8000ec2:	d2e6      	bcs.n	8000e92 <__udivmoddi4+0x25e>
 8000ec4:	ebb8 0e02 	subs.w	lr, r8, r2
 8000ec8:	eb69 0507 	sbc.w	r5, r9, r7
 8000ecc:	3801      	subs	r0, #1
 8000ece:	e7e0      	b.n	8000e92 <__udivmoddi4+0x25e>
 8000ed0:	4628      	mov	r0, r5
 8000ed2:	e7d3      	b.n	8000e7c <__udivmoddi4+0x248>
 8000ed4:	4660      	mov	r0, ip
 8000ed6:	e78f      	b.n	8000df8 <__udivmoddi4+0x1c4>
 8000ed8:	4681      	mov	r9, r0
 8000eda:	e7ba      	b.n	8000e52 <__udivmoddi4+0x21e>
 8000edc:	4661      	mov	r1, ip
 8000ede:	e777      	b.n	8000dd0 <__udivmoddi4+0x19c>
 8000ee0:	4608      	mov	r0, r1
 8000ee2:	e74b      	b.n	8000d7c <__udivmoddi4+0x148>
 8000ee4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ee8:	443d      	add	r5, r7
 8000eea:	e715      	b.n	8000d18 <__udivmoddi4+0xe4>
 8000eec:	3802      	subs	r0, #2
 8000eee:	443c      	add	r4, r7
 8000ef0:	e726      	b.n	8000d40 <__udivmoddi4+0x10c>
 8000ef2:	bf00      	nop

08000ef4 <selfrel_offset31>:
 8000ef4:	6803      	ldr	r3, [r0, #0]
 8000ef6:	005a      	lsls	r2, r3, #1
 8000ef8:	bf4c      	ite	mi
 8000efa:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 8000efe:	f023 4300 	bicpl.w	r3, r3, #2147483648	; 0x80000000
 8000f02:	4418      	add	r0, r3
 8000f04:	4770      	bx	lr
 8000f06:	bf00      	nop

08000f08 <search_EIT_table>:
 8000f08:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8000f0c:	b329      	cbz	r1, 8000f5a <search_EIT_table+0x52>
 8000f0e:	1e4f      	subs	r7, r1, #1
 8000f10:	4604      	mov	r4, r0
 8000f12:	4615      	mov	r5, r2
 8000f14:	463e      	mov	r6, r7
 8000f16:	f04f 0800 	mov.w	r8, #0
 8000f1a:	eb08 0106 	add.w	r1, r8, r6
 8000f1e:	eb01 71d1 	add.w	r1, r1, r1, lsr #31
 8000f22:	1049      	asrs	r1, r1, #1
 8000f24:	eb04 09c1 	add.w	r9, r4, r1, lsl #3
 8000f28:	4648      	mov	r0, r9
 8000f2a:	f7ff ffe3 	bl	8000ef4 <selfrel_offset31>
 8000f2e:	4603      	mov	r3, r0
 8000f30:	00c8      	lsls	r0, r1, #3
 8000f32:	3008      	adds	r0, #8
 8000f34:	428f      	cmp	r7, r1
 8000f36:	4420      	add	r0, r4
 8000f38:	d009      	beq.n	8000f4e <search_EIT_table+0x46>
 8000f3a:	42ab      	cmp	r3, r5
 8000f3c:	d809      	bhi.n	8000f52 <search_EIT_table+0x4a>
 8000f3e:	f7ff ffd9 	bl	8000ef4 <selfrel_offset31>
 8000f42:	3801      	subs	r0, #1
 8000f44:	42a8      	cmp	r0, r5
 8000f46:	d20a      	bcs.n	8000f5e <search_EIT_table+0x56>
 8000f48:	f101 0801 	add.w	r8, r1, #1
 8000f4c:	e7e5      	b.n	8000f1a <search_EIT_table+0x12>
 8000f4e:	42ab      	cmp	r3, r5
 8000f50:	d905      	bls.n	8000f5e <search_EIT_table+0x56>
 8000f52:	4588      	cmp	r8, r1
 8000f54:	d001      	beq.n	8000f5a <search_EIT_table+0x52>
 8000f56:	1e4e      	subs	r6, r1, #1
 8000f58:	e7df      	b.n	8000f1a <search_EIT_table+0x12>
 8000f5a:	f04f 0900 	mov.w	r9, #0
 8000f5e:	4648      	mov	r0, r9
 8000f60:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

08000f64 <__gnu_unwind_get_pr_addr>:
 8000f64:	2801      	cmp	r0, #1
 8000f66:	d007      	beq.n	8000f78 <__gnu_unwind_get_pr_addr+0x14>
 8000f68:	2802      	cmp	r0, #2
 8000f6a:	d007      	beq.n	8000f7c <__gnu_unwind_get_pr_addr+0x18>
 8000f6c:	4b04      	ldr	r3, [pc, #16]	; (8000f80 <__gnu_unwind_get_pr_addr+0x1c>)
 8000f6e:	2800      	cmp	r0, #0
 8000f70:	bf0c      	ite	eq
 8000f72:	4618      	moveq	r0, r3
 8000f74:	2000      	movne	r0, #0
 8000f76:	4770      	bx	lr
 8000f78:	4802      	ldr	r0, [pc, #8]	; (8000f84 <__gnu_unwind_get_pr_addr+0x20>)
 8000f7a:	4770      	bx	lr
 8000f7c:	4802      	ldr	r0, [pc, #8]	; (8000f88 <__gnu_unwind_get_pr_addr+0x24>)
 8000f7e:	4770      	bx	lr
 8000f80:	08001629 	.word	0x08001629
 8000f84:	0800162d 	.word	0x0800162d
 8000f88:	08001631 	.word	0x08001631

08000f8c <get_eit_entry>:
 8000f8c:	b530      	push	{r4, r5, lr}
 8000f8e:	4b23      	ldr	r3, [pc, #140]	; (800101c <get_eit_entry+0x90>)
 8000f90:	b083      	sub	sp, #12
 8000f92:	4604      	mov	r4, r0
 8000f94:	1e8d      	subs	r5, r1, #2
 8000f96:	b33b      	cbz	r3, 8000fe8 <get_eit_entry+0x5c>
 8000f98:	a901      	add	r1, sp, #4
 8000f9a:	4628      	mov	r0, r5
 8000f9c:	f3af 8000 	nop.w
 8000fa0:	b1e8      	cbz	r0, 8000fde <get_eit_entry+0x52>
 8000fa2:	9901      	ldr	r1, [sp, #4]
 8000fa4:	462a      	mov	r2, r5
 8000fa6:	f7ff ffaf 	bl	8000f08 <search_EIT_table>
 8000faa:	4601      	mov	r1, r0
 8000fac:	b1b8      	cbz	r0, 8000fde <get_eit_entry+0x52>
 8000fae:	f7ff ffa1 	bl	8000ef4 <selfrel_offset31>
 8000fb2:	684b      	ldr	r3, [r1, #4]
 8000fb4:	64a0      	str	r0, [r4, #72]	; 0x48
 8000fb6:	2b01      	cmp	r3, #1
 8000fb8:	d02b      	beq.n	8001012 <get_eit_entry+0x86>
 8000fba:	2b00      	cmp	r3, #0
 8000fbc:	f101 0004 	add.w	r0, r1, #4
 8000fc0:	db23      	blt.n	800100a <get_eit_entry+0x7e>
 8000fc2:	f7ff ff97 	bl	8000ef4 <selfrel_offset31>
 8000fc6:	2300      	movs	r3, #0
 8000fc8:	e9c4 0313 	strd	r0, r3, [r4, #76]	; 0x4c
 8000fcc:	6803      	ldr	r3, [r0, #0]
 8000fce:	2b00      	cmp	r3, #0
 8000fd0:	db10      	blt.n	8000ff4 <get_eit_entry+0x68>
 8000fd2:	f7ff ff8f 	bl	8000ef4 <selfrel_offset31>
 8000fd6:	6120      	str	r0, [r4, #16]
 8000fd8:	2000      	movs	r0, #0
 8000fda:	b003      	add	sp, #12
 8000fdc:	bd30      	pop	{r4, r5, pc}
 8000fde:	2300      	movs	r3, #0
 8000fe0:	2009      	movs	r0, #9
 8000fe2:	6123      	str	r3, [r4, #16]
 8000fe4:	b003      	add	sp, #12
 8000fe6:	bd30      	pop	{r4, r5, pc}
 8000fe8:	490d      	ldr	r1, [pc, #52]	; (8001020 <get_eit_entry+0x94>)
 8000fea:	480e      	ldr	r0, [pc, #56]	; (8001024 <get_eit_entry+0x98>)
 8000fec:	1a09      	subs	r1, r1, r0
 8000fee:	10c9      	asrs	r1, r1, #3
 8000ff0:	9101      	str	r1, [sp, #4]
 8000ff2:	e7d7      	b.n	8000fa4 <get_eit_entry+0x18>
 8000ff4:	f3c3 6003 	ubfx	r0, r3, #24, #4
 8000ff8:	f7ff ffb4 	bl	8000f64 <__gnu_unwind_get_pr_addr>
 8000ffc:	2800      	cmp	r0, #0
 8000ffe:	6120      	str	r0, [r4, #16]
 8001000:	bf14      	ite	ne
 8001002:	2000      	movne	r0, #0
 8001004:	2009      	moveq	r0, #9
 8001006:	b003      	add	sp, #12
 8001008:	bd30      	pop	{r4, r5, pc}
 800100a:	2301      	movs	r3, #1
 800100c:	e9c4 0313 	strd	r0, r3, [r4, #76]	; 0x4c
 8001010:	e7dc      	b.n	8000fcc <get_eit_entry+0x40>
 8001012:	2300      	movs	r3, #0
 8001014:	6123      	str	r3, [r4, #16]
 8001016:	2005      	movs	r0, #5
 8001018:	e7df      	b.n	8000fda <get_eit_entry+0x4e>
 800101a:	bf00      	nop
 800101c:	00000000 	.word	0x00000000
 8001020:	08022ec4 	.word	0x08022ec4
 8001024:	08022dec 	.word	0x08022dec

08001028 <restore_non_core_regs>:
 8001028:	6803      	ldr	r3, [r0, #0]
 800102a:	07da      	lsls	r2, r3, #31
 800102c:	b510      	push	{r4, lr}
 800102e:	4604      	mov	r4, r0
 8001030:	d406      	bmi.n	8001040 <restore_non_core_regs+0x18>
 8001032:	079b      	lsls	r3, r3, #30
 8001034:	f100 0048 	add.w	r0, r0, #72	; 0x48
 8001038:	d509      	bpl.n	800104e <restore_non_core_regs+0x26>
 800103a:	f000 fc4b 	bl	80018d4 <__gnu_Unwind_Restore_VFP_D>
 800103e:	6823      	ldr	r3, [r4, #0]
 8001040:	0759      	lsls	r1, r3, #29
 8001042:	d509      	bpl.n	8001058 <restore_non_core_regs+0x30>
 8001044:	071a      	lsls	r2, r3, #28
 8001046:	d50e      	bpl.n	8001066 <restore_non_core_regs+0x3e>
 8001048:	06db      	lsls	r3, r3, #27
 800104a:	d513      	bpl.n	8001074 <restore_non_core_regs+0x4c>
 800104c:	bd10      	pop	{r4, pc}
 800104e:	f000 fc39 	bl	80018c4 <__gnu_Unwind_Restore_VFP>
 8001052:	6823      	ldr	r3, [r4, #0]
 8001054:	0759      	lsls	r1, r3, #29
 8001056:	d4f5      	bmi.n	8001044 <restore_non_core_regs+0x1c>
 8001058:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 800105c:	f000 fc42 	bl	80018e4 <__gnu_Unwind_Restore_VFP_D_16_to_31>
 8001060:	6823      	ldr	r3, [r4, #0]
 8001062:	071a      	lsls	r2, r3, #28
 8001064:	d4f0      	bmi.n	8001048 <restore_non_core_regs+0x20>
 8001066:	f504 70a8 	add.w	r0, r4, #336	; 0x150
 800106a:	f000 fc43 	bl	80018f4 <__gnu_Unwind_Restore_WMMXD>
 800106e:	6823      	ldr	r3, [r4, #0]
 8001070:	06db      	lsls	r3, r3, #27
 8001072:	d4eb      	bmi.n	800104c <restore_non_core_regs+0x24>
 8001074:	f504 70e8 	add.w	r0, r4, #464	; 0x1d0
 8001078:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800107c:	f000 bc7e 	b.w	800197c <__gnu_Unwind_Restore_WMMXC>

08001080 <_Unwind_decode_typeinfo_ptr.isra.0>:
 8001080:	4603      	mov	r3, r0
 8001082:	6800      	ldr	r0, [r0, #0]
 8001084:	b100      	cbz	r0, 8001088 <_Unwind_decode_typeinfo_ptr.isra.0+0x8>
 8001086:	4418      	add	r0, r3
 8001088:	4770      	bx	lr
 800108a:	bf00      	nop

0800108c <__gnu_unwind_24bit.isra.0>:
 800108c:	2009      	movs	r0, #9
 800108e:	4770      	bx	lr

08001090 <_Unwind_DebugHook>:
 8001090:	4770      	bx	lr
 8001092:	bf00      	nop

08001094 <unwind_phase2>:
 8001094:	b570      	push	{r4, r5, r6, lr}
 8001096:	4604      	mov	r4, r0
 8001098:	460e      	mov	r6, r1
 800109a:	6c31      	ldr	r1, [r6, #64]	; 0x40
 800109c:	4620      	mov	r0, r4
 800109e:	f7ff ff75 	bl	8000f8c <get_eit_entry>
 80010a2:	4605      	mov	r5, r0
 80010a4:	b988      	cbnz	r0, 80010ca <unwind_phase2+0x36>
 80010a6:	6c33      	ldr	r3, [r6, #64]	; 0x40
 80010a8:	6163      	str	r3, [r4, #20]
 80010aa:	4632      	mov	r2, r6
 80010ac:	6923      	ldr	r3, [r4, #16]
 80010ae:	4621      	mov	r1, r4
 80010b0:	2001      	movs	r0, #1
 80010b2:	4798      	blx	r3
 80010b4:	2808      	cmp	r0, #8
 80010b6:	d0f0      	beq.n	800109a <unwind_phase2+0x6>
 80010b8:	2807      	cmp	r0, #7
 80010ba:	d106      	bne.n	80010ca <unwind_phase2+0x36>
 80010bc:	4628      	mov	r0, r5
 80010be:	6c31      	ldr	r1, [r6, #64]	; 0x40
 80010c0:	f7ff ffe6 	bl	8001090 <_Unwind_DebugHook>
 80010c4:	1d30      	adds	r0, r6, #4
 80010c6:	f000 fbf1 	bl	80018ac <__restore_core_regs>
 80010ca:	f020 fce1 	bl	8021a90 <abort>
 80010ce:	bf00      	nop

080010d0 <unwind_phase2_forced>:
 80010d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80010d4:	1d0d      	adds	r5, r1, #4
 80010d6:	4606      	mov	r6, r0
 80010d8:	4614      	mov	r4, r2
 80010da:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80010dc:	f5ad 7d72 	sub.w	sp, sp, #968	; 0x3c8
 80010e0:	f10d 0c0c 	add.w	ip, sp, #12
 80010e4:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80010e8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80010ea:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80010ee:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80010f0:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80010f4:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 80010f8:	ad02      	add	r5, sp, #8
 80010fa:	68f7      	ldr	r7, [r6, #12]
 80010fc:	f8d6 8018 	ldr.w	r8, [r6, #24]
 8001100:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
 8001104:	2300      	movs	r3, #0
 8001106:	602b      	str	r3, [r5, #0]
 8001108:	e021      	b.n	800114e <unwind_phase2_forced+0x7e>
 800110a:	6c2b      	ldr	r3, [r5, #64]	; 0x40
 800110c:	6173      	str	r3, [r6, #20]
 800110e:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8001112:	4629      	mov	r1, r5
 8001114:	a87a      	add	r0, sp, #488	; 0x1e8
 8001116:	f020 fc8f 	bl	8021a38 <memcpy>
 800111a:	6933      	ldr	r3, [r6, #16]
 800111c:	aa7a      	add	r2, sp, #488	; 0x1e8
 800111e:	4631      	mov	r1, r6
 8001120:	4650      	mov	r0, sl
 8001122:	4798      	blx	r3
 8001124:	9b88      	ldr	r3, [sp, #544]	; 0x220
 8001126:	e9cd 5800 	strd	r5, r8, [sp]
 800112a:	4621      	mov	r1, r4
 800112c:	646b      	str	r3, [r5, #68]	; 0x44
 800112e:	4681      	mov	r9, r0
 8001130:	4633      	mov	r3, r6
 8001132:	4632      	mov	r2, r6
 8001134:	2001      	movs	r0, #1
 8001136:	47b8      	blx	r7
 8001138:	4604      	mov	r4, r0
 800113a:	b9e8      	cbnz	r0, 8001178 <unwind_phase2_forced+0xa8>
 800113c:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8001140:	a97a      	add	r1, sp, #488	; 0x1e8
 8001142:	4628      	mov	r0, r5
 8001144:	f020 fc78 	bl	8021a38 <memcpy>
 8001148:	f1b9 0f08 	cmp.w	r9, #8
 800114c:	d11b      	bne.n	8001186 <unwind_phase2_forced+0xb6>
 800114e:	6c29      	ldr	r1, [r5, #64]	; 0x40
 8001150:	4630      	mov	r0, r6
 8001152:	f7ff ff1b 	bl	8000f8c <get_eit_entry>
 8001156:	3409      	adds	r4, #9
 8001158:	fa5f fa84 	uxtb.w	sl, r4
 800115c:	4681      	mov	r9, r0
 800115e:	2800      	cmp	r0, #0
 8001160:	d0d3      	beq.n	800110a <unwind_phase2_forced+0x3a>
 8001162:	6bab      	ldr	r3, [r5, #56]	; 0x38
 8001164:	f04a 0110 	orr.w	r1, sl, #16
 8001168:	e9cd 5800 	strd	r5, r8, [sp]
 800116c:	4632      	mov	r2, r6
 800116e:	646b      	str	r3, [r5, #68]	; 0x44
 8001170:	2001      	movs	r0, #1
 8001172:	4633      	mov	r3, r6
 8001174:	47b8      	blx	r7
 8001176:	b108      	cbz	r0, 800117c <unwind_phase2_forced+0xac>
 8001178:	f04f 0909 	mov.w	r9, #9
 800117c:	4648      	mov	r0, r9
 800117e:	f50d 7d72 	add.w	sp, sp, #968	; 0x3c8
 8001182:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001186:	f1b9 0f07 	cmp.w	r9, #7
 800118a:	d1f5      	bne.n	8001178 <unwind_phase2_forced+0xa8>
 800118c:	4620      	mov	r0, r4
 800118e:	6c29      	ldr	r1, [r5, #64]	; 0x40
 8001190:	f7ff ff7e 	bl	8001090 <_Unwind_DebugHook>
 8001194:	a803      	add	r0, sp, #12
 8001196:	f000 fb89 	bl	80018ac <__restore_core_regs>
 800119a:	bf00      	nop

0800119c <_Unwind_GetCFA>:
 800119c:	6c40      	ldr	r0, [r0, #68]	; 0x44
 800119e:	4770      	bx	lr

080011a0 <__gnu_Unwind_RaiseException>:
 80011a0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80011a2:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
 80011a4:	640b      	str	r3, [r1, #64]	; 0x40
 80011a6:	1d0e      	adds	r6, r1, #4
 80011a8:	460f      	mov	r7, r1
 80011aa:	4605      	mov	r5, r0
 80011ac:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 80011ae:	b0f9      	sub	sp, #484	; 0x1e4
 80011b0:	ac01      	add	r4, sp, #4
 80011b2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80011b4:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 80011b6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80011b8:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 80011ba:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80011bc:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 80011c0:	f04f 36ff 	mov.w	r6, #4294967295
 80011c4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 80011c8:	9600      	str	r6, [sp, #0]
 80011ca:	e006      	b.n	80011da <__gnu_Unwind_RaiseException+0x3a>
 80011cc:	692b      	ldr	r3, [r5, #16]
 80011ce:	466a      	mov	r2, sp
 80011d0:	4629      	mov	r1, r5
 80011d2:	4798      	blx	r3
 80011d4:	2808      	cmp	r0, #8
 80011d6:	4604      	mov	r4, r0
 80011d8:	d108      	bne.n	80011ec <__gnu_Unwind_RaiseException+0x4c>
 80011da:	9910      	ldr	r1, [sp, #64]	; 0x40
 80011dc:	4628      	mov	r0, r5
 80011de:	f7ff fed5 	bl	8000f8c <get_eit_entry>
 80011e2:	2800      	cmp	r0, #0
 80011e4:	d0f2      	beq.n	80011cc <__gnu_Unwind_RaiseException+0x2c>
 80011e6:	2009      	movs	r0, #9
 80011e8:	b079      	add	sp, #484	; 0x1e4
 80011ea:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80011ec:	4668      	mov	r0, sp
 80011ee:	f7ff ff1b 	bl	8001028 <restore_non_core_regs>
 80011f2:	2c06      	cmp	r4, #6
 80011f4:	d1f7      	bne.n	80011e6 <__gnu_Unwind_RaiseException+0x46>
 80011f6:	4639      	mov	r1, r7
 80011f8:	4628      	mov	r0, r5
 80011fa:	f7ff ff4b 	bl	8001094 <unwind_phase2>
 80011fe:	bf00      	nop

08001200 <__gnu_Unwind_ForcedUnwind>:
 8001200:	b430      	push	{r4, r5}
 8001202:	6bdd      	ldr	r5, [r3, #60]	; 0x3c
 8001204:	60c1      	str	r1, [r0, #12]
 8001206:	6182      	str	r2, [r0, #24]
 8001208:	4619      	mov	r1, r3
 800120a:	641d      	str	r5, [r3, #64]	; 0x40
 800120c:	2200      	movs	r2, #0
 800120e:	bc30      	pop	{r4, r5}
 8001210:	e75e      	b.n	80010d0 <unwind_phase2_forced>
 8001212:	bf00      	nop

08001214 <__gnu_Unwind_Resume>:
 8001214:	b570      	push	{r4, r5, r6, lr}
 8001216:	68c6      	ldr	r6, [r0, #12]
 8001218:	6943      	ldr	r3, [r0, #20]
 800121a:	640b      	str	r3, [r1, #64]	; 0x40
 800121c:	b9ae      	cbnz	r6, 800124a <__gnu_Unwind_Resume+0x36>
 800121e:	6903      	ldr	r3, [r0, #16]
 8001220:	460a      	mov	r2, r1
 8001222:	4604      	mov	r4, r0
 8001224:	460d      	mov	r5, r1
 8001226:	4601      	mov	r1, r0
 8001228:	2002      	movs	r0, #2
 800122a:	4798      	blx	r3
 800122c:	2807      	cmp	r0, #7
 800122e:	d005      	beq.n	800123c <__gnu_Unwind_Resume+0x28>
 8001230:	2808      	cmp	r0, #8
 8001232:	d10f      	bne.n	8001254 <__gnu_Unwind_Resume+0x40>
 8001234:	4629      	mov	r1, r5
 8001236:	4620      	mov	r0, r4
 8001238:	f7ff ff2c 	bl	8001094 <unwind_phase2>
 800123c:	4630      	mov	r0, r6
 800123e:	6c29      	ldr	r1, [r5, #64]	; 0x40
 8001240:	f7ff ff26 	bl	8001090 <_Unwind_DebugHook>
 8001244:	1d28      	adds	r0, r5, #4
 8001246:	f000 fb31 	bl	80018ac <__restore_core_regs>
 800124a:	2201      	movs	r2, #1
 800124c:	f7ff ff40 	bl	80010d0 <unwind_phase2_forced>
 8001250:	f020 fc1e 	bl	8021a90 <abort>
 8001254:	f020 fc1c 	bl	8021a90 <abort>

08001258 <__gnu_Unwind_Resume_or_Rethrow>:
 8001258:	68c2      	ldr	r2, [r0, #12]
 800125a:	b11a      	cbz	r2, 8001264 <__gnu_Unwind_Resume_or_Rethrow+0xc>
 800125c:	6bca      	ldr	r2, [r1, #60]	; 0x3c
 800125e:	640a      	str	r2, [r1, #64]	; 0x40
 8001260:	2200      	movs	r2, #0
 8001262:	e735      	b.n	80010d0 <unwind_phase2_forced>
 8001264:	e79c      	b.n	80011a0 <__gnu_Unwind_RaiseException>
 8001266:	bf00      	nop

08001268 <_Unwind_Complete>:
 8001268:	4770      	bx	lr
 800126a:	bf00      	nop

0800126c <_Unwind_DeleteException>:
 800126c:	6883      	ldr	r3, [r0, #8]
 800126e:	4601      	mov	r1, r0
 8001270:	b10b      	cbz	r3, 8001276 <_Unwind_DeleteException+0xa>
 8001272:	2001      	movs	r0, #1
 8001274:	4718      	bx	r3
 8001276:	4770      	bx	lr

08001278 <_Unwind_VRS_Get>:
 8001278:	2901      	cmp	r1, #1
 800127a:	d012      	beq.n	80012a2 <_Unwind_VRS_Get+0x2a>
 800127c:	d809      	bhi.n	8001292 <_Unwind_VRS_Get+0x1a>
 800127e:	b973      	cbnz	r3, 800129e <_Unwind_VRS_Get+0x26>
 8001280:	2a0f      	cmp	r2, #15
 8001282:	d80c      	bhi.n	800129e <_Unwind_VRS_Get+0x26>
 8001284:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8001288:	4618      	mov	r0, r3
 800128a:	6853      	ldr	r3, [r2, #4]
 800128c:	9a00      	ldr	r2, [sp, #0]
 800128e:	6013      	str	r3, [r2, #0]
 8001290:	4770      	bx	lr
 8001292:	3903      	subs	r1, #3
 8001294:	2901      	cmp	r1, #1
 8001296:	bf94      	ite	ls
 8001298:	2001      	movls	r0, #1
 800129a:	2002      	movhi	r0, #2
 800129c:	4770      	bx	lr
 800129e:	2002      	movs	r0, #2
 80012a0:	4770      	bx	lr
 80012a2:	4608      	mov	r0, r1
 80012a4:	4770      	bx	lr
 80012a6:	bf00      	nop

080012a8 <_Unwind_GetGR>:
 80012a8:	b510      	push	{r4, lr}
 80012aa:	b084      	sub	sp, #16
 80012ac:	2300      	movs	r3, #0
 80012ae:	ac03      	add	r4, sp, #12
 80012b0:	460a      	mov	r2, r1
 80012b2:	9400      	str	r4, [sp, #0]
 80012b4:	4619      	mov	r1, r3
 80012b6:	f7ff ffdf 	bl	8001278 <_Unwind_VRS_Get>
 80012ba:	9803      	ldr	r0, [sp, #12]
 80012bc:	b004      	add	sp, #16
 80012be:	bd10      	pop	{r4, pc}

080012c0 <_Unwind_VRS_Set>:
 80012c0:	2901      	cmp	r1, #1
 80012c2:	d012      	beq.n	80012ea <_Unwind_VRS_Set+0x2a>
 80012c4:	d809      	bhi.n	80012da <_Unwind_VRS_Set+0x1a>
 80012c6:	b973      	cbnz	r3, 80012e6 <_Unwind_VRS_Set+0x26>
 80012c8:	2a0f      	cmp	r2, #15
 80012ca:	d80c      	bhi.n	80012e6 <_Unwind_VRS_Set+0x26>
 80012cc:	eb00 0082 	add.w	r0, r0, r2, lsl #2
 80012d0:	9a00      	ldr	r2, [sp, #0]
 80012d2:	6812      	ldr	r2, [r2, #0]
 80012d4:	6042      	str	r2, [r0, #4]
 80012d6:	4618      	mov	r0, r3
 80012d8:	4770      	bx	lr
 80012da:	3903      	subs	r1, #3
 80012dc:	2901      	cmp	r1, #1
 80012de:	bf94      	ite	ls
 80012e0:	2001      	movls	r0, #1
 80012e2:	2002      	movhi	r0, #2
 80012e4:	4770      	bx	lr
 80012e6:	2002      	movs	r0, #2
 80012e8:	4770      	bx	lr
 80012ea:	4608      	mov	r0, r1
 80012ec:	4770      	bx	lr
 80012ee:	bf00      	nop

080012f0 <_Unwind_SetGR>:
 80012f0:	b510      	push	{r4, lr}
 80012f2:	b084      	sub	sp, #16
 80012f4:	2300      	movs	r3, #0
 80012f6:	ac03      	add	r4, sp, #12
 80012f8:	9203      	str	r2, [sp, #12]
 80012fa:	9400      	str	r4, [sp, #0]
 80012fc:	460a      	mov	r2, r1
 80012fe:	4619      	mov	r1, r3
 8001300:	f7ff ffde 	bl	80012c0 <_Unwind_VRS_Set>
 8001304:	b004      	add	sp, #16
 8001306:	bd10      	pop	{r4, pc}

08001308 <__gnu_Unwind_Backtrace>:
 8001308:	b5f0      	push	{r4, r5, r6, r7, lr}
 800130a:	6bd3      	ldr	r3, [r2, #60]	; 0x3c
 800130c:	6413      	str	r3, [r2, #64]	; 0x40
 800130e:	1d15      	adds	r5, r2, #4
 8001310:	468c      	mov	ip, r1
 8001312:	4606      	mov	r6, r0
 8001314:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001316:	f5ad 7d0f 	sub.w	sp, sp, #572	; 0x23c
 800131a:	ac17      	add	r4, sp, #92	; 0x5c
 800131c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800131e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001320:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001322:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001324:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001326:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 800132a:	f04f 37ff 	mov.w	r7, #4294967295
 800132e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8001332:	4665      	mov	r5, ip
 8001334:	9716      	str	r7, [sp, #88]	; 0x58
 8001336:	e010      	b.n	800135a <__gnu_Unwind_Backtrace+0x52>
 8001338:	f7ff ffda 	bl	80012f0 <_Unwind_SetGR>
 800133c:	4629      	mov	r1, r5
 800133e:	a816      	add	r0, sp, #88	; 0x58
 8001340:	47b0      	blx	r6
 8001342:	4603      	mov	r3, r0
 8001344:	aa16      	add	r2, sp, #88	; 0x58
 8001346:	4669      	mov	r1, sp
 8001348:	2008      	movs	r0, #8
 800134a:	b983      	cbnz	r3, 800136e <__gnu_Unwind_Backtrace+0x66>
 800134c:	9b04      	ldr	r3, [sp, #16]
 800134e:	4798      	blx	r3
 8001350:	2805      	cmp	r0, #5
 8001352:	4604      	mov	r4, r0
 8001354:	d00c      	beq.n	8001370 <__gnu_Unwind_Backtrace+0x68>
 8001356:	2809      	cmp	r0, #9
 8001358:	d009      	beq.n	800136e <__gnu_Unwind_Backtrace+0x66>
 800135a:	9926      	ldr	r1, [sp, #152]	; 0x98
 800135c:	4668      	mov	r0, sp
 800135e:	f7ff fe15 	bl	8000f8c <get_eit_entry>
 8001362:	4603      	mov	r3, r0
 8001364:	466a      	mov	r2, sp
 8001366:	210c      	movs	r1, #12
 8001368:	a816      	add	r0, sp, #88	; 0x58
 800136a:	2b00      	cmp	r3, #0
 800136c:	d0e4      	beq.n	8001338 <__gnu_Unwind_Backtrace+0x30>
 800136e:	2409      	movs	r4, #9
 8001370:	a816      	add	r0, sp, #88	; 0x58
 8001372:	f7ff fe59 	bl	8001028 <restore_non_core_regs>
 8001376:	4620      	mov	r0, r4
 8001378:	f50d 7d0f 	add.w	sp, sp, #572	; 0x23c
 800137c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800137e:	bf00      	nop

08001380 <__gnu_unwind_pr_common>:
 8001380:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001384:	6ccc      	ldr	r4, [r1, #76]	; 0x4c
 8001386:	b089      	sub	sp, #36	; 0x24
 8001388:	460d      	mov	r5, r1
 800138a:	f854 1b04 	ldr.w	r1, [r4], #4
 800138e:	9406      	str	r4, [sp, #24]
 8001390:	4617      	mov	r7, r2
 8001392:	f000 0803 	and.w	r8, r0, #3
 8001396:	461e      	mov	r6, r3
 8001398:	2b00      	cmp	r3, #0
 800139a:	d079      	beq.n	8001490 <__gnu_unwind_pr_common+0x110>
 800139c:	0c0b      	lsrs	r3, r1, #16
 800139e:	b2da      	uxtb	r2, r3
 80013a0:	0409      	lsls	r1, r1, #16
 80013a2:	f88d 301d 	strb.w	r3, [sp, #29]
 80013a6:	2302      	movs	r3, #2
 80013a8:	eb04 0482 	add.w	r4, r4, r2, lsl #2
 80013ac:	9105      	str	r1, [sp, #20]
 80013ae:	f88d 301c 	strb.w	r3, [sp, #28]
 80013b2:	6d2b      	ldr	r3, [r5, #80]	; 0x50
 80013b4:	f1b8 0f02 	cmp.w	r8, #2
 80013b8:	bf08      	it	eq
 80013ba:	6bac      	ldreq	r4, [r5, #56]	; 0x38
 80013bc:	f013 0301 	ands.w	r3, r3, #1
 80013c0:	d00c      	beq.n	80013dc <__gnu_unwind_pr_common+0x5c>
 80013c2:	4638      	mov	r0, r7
 80013c4:	a905      	add	r1, sp, #20
 80013c6:	f000 fb73 	bl	8001ab0 <__gnu_unwind_execute>
 80013ca:	b918      	cbnz	r0, 80013d4 <__gnu_unwind_pr_common+0x54>
 80013cc:	2008      	movs	r0, #8
 80013ce:	b009      	add	sp, #36	; 0x24
 80013d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80013d4:	2009      	movs	r0, #9
 80013d6:	b009      	add	sp, #36	; 0x24
 80013d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80013dc:	f8d4 a000 	ldr.w	sl, [r4]
 80013e0:	f1ba 0f00 	cmp.w	sl, #0
 80013e4:	d0ed      	beq.n	80013c2 <__gnu_unwind_pr_common+0x42>
 80013e6:	9301      	str	r3, [sp, #4]
 80013e8:	f000 0308 	and.w	r3, r0, #8
 80013ec:	9302      	str	r3, [sp, #8]
 80013ee:	2e02      	cmp	r6, #2
 80013f0:	d04a      	beq.n	8001488 <__gnu_unwind_pr_common+0x108>
 80013f2:	f8b4 a000 	ldrh.w	sl, [r4]
 80013f6:	f8b4 9002 	ldrh.w	r9, [r4, #2]
 80013fa:	3404      	adds	r4, #4
 80013fc:	6caa      	ldr	r2, [r5, #72]	; 0x48
 80013fe:	f029 0b01 	bic.w	fp, r9, #1
 8001402:	210f      	movs	r1, #15
 8001404:	4638      	mov	r0, r7
 8001406:	4493      	add	fp, r2
 8001408:	f7ff ff4e 	bl	80012a8 <_Unwind_GetGR>
 800140c:	4583      	cmp	fp, r0
 800140e:	d839      	bhi.n	8001484 <__gnu_unwind_pr_common+0x104>
 8001410:	f02a 0201 	bic.w	r2, sl, #1
 8001414:	445a      	add	r2, fp
 8001416:	4282      	cmp	r2, r0
 8001418:	bf94      	ite	ls
 800141a:	2000      	movls	r0, #0
 800141c:	2001      	movhi	r0, #1
 800141e:	ea4f 0349 	mov.w	r3, r9, lsl #1
 8001422:	f003 0302 	and.w	r3, r3, #2
 8001426:	f00a 0a01 	and.w	sl, sl, #1
 800142a:	ea43 030a 	orr.w	r3, r3, sl
 800142e:	2b01      	cmp	r3, #1
 8001430:	d049      	beq.n	80014c6 <__gnu_unwind_pr_common+0x146>
 8001432:	2b02      	cmp	r3, #2
 8001434:	d032      	beq.n	800149c <__gnu_unwind_pr_common+0x11c>
 8001436:	2b00      	cmp	r3, #0
 8001438:	d1cc      	bne.n	80013d4 <__gnu_unwind_pr_common+0x54>
 800143a:	f1b8 0f00 	cmp.w	r8, #0
 800143e:	d002      	beq.n	8001446 <__gnu_unwind_pr_common+0xc6>
 8001440:	2800      	cmp	r0, #0
 8001442:	f040 80cd 	bne.w	80015e0 <__gnu_unwind_pr_common+0x260>
 8001446:	3404      	adds	r4, #4
 8001448:	f8d4 a000 	ldr.w	sl, [r4]
 800144c:	f1ba 0f00 	cmp.w	sl, #0
 8001450:	d1cd      	bne.n	80013ee <__gnu_unwind_pr_common+0x6e>
 8001452:	a905      	add	r1, sp, #20
 8001454:	4638      	mov	r0, r7
 8001456:	f000 fb2b 	bl	8001ab0 <__gnu_unwind_execute>
 800145a:	2800      	cmp	r0, #0
 800145c:	d1ba      	bne.n	80013d4 <__gnu_unwind_pr_common+0x54>
 800145e:	9b01      	ldr	r3, [sp, #4]
 8001460:	2b00      	cmp	r3, #0
 8001462:	d0b3      	beq.n	80013cc <__gnu_unwind_pr_common+0x4c>
 8001464:	210f      	movs	r1, #15
 8001466:	4638      	mov	r0, r7
 8001468:	f7ff ff1e 	bl	80012a8 <_Unwind_GetGR>
 800146c:	210e      	movs	r1, #14
 800146e:	4602      	mov	r2, r0
 8001470:	4638      	mov	r0, r7
 8001472:	f7ff ff3d 	bl	80012f0 <_Unwind_SetGR>
 8001476:	4638      	mov	r0, r7
 8001478:	4a6a      	ldr	r2, [pc, #424]	; (8001624 <__gnu_unwind_pr_common+0x2a4>)
 800147a:	210f      	movs	r1, #15
 800147c:	f7ff ff38 	bl	80012f0 <_Unwind_SetGR>
 8001480:	2007      	movs	r0, #7
 8001482:	e7a8      	b.n	80013d6 <__gnu_unwind_pr_common+0x56>
 8001484:	2000      	movs	r0, #0
 8001486:	e7ca      	b.n	800141e <__gnu_unwind_pr_common+0x9e>
 8001488:	f8d4 9004 	ldr.w	r9, [r4, #4]
 800148c:	3408      	adds	r4, #8
 800148e:	e7b5      	b.n	80013fc <__gnu_unwind_pr_common+0x7c>
 8001490:	0209      	lsls	r1, r1, #8
 8001492:	2303      	movs	r3, #3
 8001494:	9105      	str	r1, [sp, #20]
 8001496:	f8ad 301c 	strh.w	r3, [sp, #28]
 800149a:	e78a      	b.n	80013b2 <__gnu_unwind_pr_common+0x32>
 800149c:	6823      	ldr	r3, [r4, #0]
 800149e:	f023 4b00 	bic.w	fp, r3, #2147483648	; 0x80000000
 80014a2:	f1b8 0f00 	cmp.w	r8, #0
 80014a6:	d145      	bne.n	8001534 <__gnu_unwind_pr_common+0x1b4>
 80014a8:	b128      	cbz	r0, 80014b6 <__gnu_unwind_pr_common+0x136>
 80014aa:	9a02      	ldr	r2, [sp, #8]
 80014ac:	2a00      	cmp	r2, #0
 80014ae:	d05c      	beq.n	800156a <__gnu_unwind_pr_common+0x1ea>
 80014b0:	f1bb 0f00 	cmp.w	fp, #0
 80014b4:	d074      	beq.n	80015a0 <__gnu_unwind_pr_common+0x220>
 80014b6:	2b00      	cmp	r3, #0
 80014b8:	da00      	bge.n	80014bc <__gnu_unwind_pr_common+0x13c>
 80014ba:	3404      	adds	r4, #4
 80014bc:	f10b 0b01 	add.w	fp, fp, #1
 80014c0:	eb04 048b 	add.w	r4, r4, fp, lsl #2
 80014c4:	e7c0      	b.n	8001448 <__gnu_unwind_pr_common+0xc8>
 80014c6:	f1b8 0f00 	cmp.w	r8, #0
 80014ca:	d119      	bne.n	8001500 <__gnu_unwind_pr_common+0x180>
 80014cc:	b1b0      	cbz	r0, 80014fc <__gnu_unwind_pr_common+0x17c>
 80014ce:	e9d4 2300 	ldrd	r2, r3, [r4]
 80014d2:	1c99      	adds	r1, r3, #2
 80014d4:	ea4f 72d2 	mov.w	r2, r2, lsr #31
 80014d8:	f43f af7c 	beq.w	80013d4 <__gnu_unwind_pr_common+0x54>
 80014dc:	f105 0158 	add.w	r1, r5, #88	; 0x58
 80014e0:	3301      	adds	r3, #1
 80014e2:	9104      	str	r1, [sp, #16]
 80014e4:	f000 8090 	beq.w	8001608 <__gnu_unwind_pr_common+0x288>
 80014e8:	1d20      	adds	r0, r4, #4
 80014ea:	f7ff fdc9 	bl	8001080 <_Unwind_decode_typeinfo_ptr.isra.0>
 80014ee:	ab04      	add	r3, sp, #16
 80014f0:	4601      	mov	r1, r0
 80014f2:	4628      	mov	r0, r5
 80014f4:	f3af 8000 	nop.w
 80014f8:	2800      	cmp	r0, #0
 80014fa:	d15b      	bne.n	80015b4 <__gnu_unwind_pr_common+0x234>
 80014fc:	3408      	adds	r4, #8
 80014fe:	e7a3      	b.n	8001448 <__gnu_unwind_pr_common+0xc8>
 8001500:	210d      	movs	r1, #13
 8001502:	4638      	mov	r0, r7
 8001504:	f8d5 9020 	ldr.w	r9, [r5, #32]
 8001508:	f7ff fece 	bl	80012a8 <_Unwind_GetGR>
 800150c:	4581      	cmp	r9, r0
 800150e:	d1f5      	bne.n	80014fc <__gnu_unwind_pr_common+0x17c>
 8001510:	6aab      	ldr	r3, [r5, #40]	; 0x28
 8001512:	429c      	cmp	r4, r3
 8001514:	d1f2      	bne.n	80014fc <__gnu_unwind_pr_common+0x17c>
 8001516:	4620      	mov	r0, r4
 8001518:	f7ff fcec 	bl	8000ef4 <selfrel_offset31>
 800151c:	210f      	movs	r1, #15
 800151e:	4602      	mov	r2, r0
 8001520:	4638      	mov	r0, r7
 8001522:	f7ff fee5 	bl	80012f0 <_Unwind_SetGR>
 8001526:	4638      	mov	r0, r7
 8001528:	462a      	mov	r2, r5
 800152a:	2100      	movs	r1, #0
 800152c:	f7ff fee0 	bl	80012f0 <_Unwind_SetGR>
 8001530:	2007      	movs	r0, #7
 8001532:	e750      	b.n	80013d6 <__gnu_unwind_pr_common+0x56>
 8001534:	210d      	movs	r1, #13
 8001536:	4638      	mov	r0, r7
 8001538:	f8d5 9020 	ldr.w	r9, [r5, #32]
 800153c:	f7ff feb4 	bl	80012a8 <_Unwind_GetGR>
 8001540:	4581      	cmp	r9, r0
 8001542:	d001      	beq.n	8001548 <__gnu_unwind_pr_common+0x1c8>
 8001544:	6823      	ldr	r3, [r4, #0]
 8001546:	e7b6      	b.n	80014b6 <__gnu_unwind_pr_common+0x136>
 8001548:	6aab      	ldr	r3, [r5, #40]	; 0x28
 800154a:	429c      	cmp	r4, r3
 800154c:	d1fa      	bne.n	8001544 <__gnu_unwind_pr_common+0x1c4>
 800154e:	2204      	movs	r2, #4
 8001550:	2100      	movs	r1, #0
 8001552:	e9c5 120b 	strd	r1, r2, [r5, #44]	; 0x2c
 8001556:	18a3      	adds	r3, r4, r2
 8001558:	f8c5 b028 	str.w	fp, [r5, #40]	; 0x28
 800155c:	636b      	str	r3, [r5, #52]	; 0x34
 800155e:	6823      	ldr	r3, [r4, #0]
 8001560:	428b      	cmp	r3, r1
 8001562:	db59      	blt.n	8001618 <__gnu_unwind_pr_common+0x298>
 8001564:	2301      	movs	r3, #1
 8001566:	9301      	str	r3, [sp, #4]
 8001568:	e7a8      	b.n	80014bc <__gnu_unwind_pr_common+0x13c>
 800156a:	f105 0358 	add.w	r3, r5, #88	; 0x58
 800156e:	f8cd 800c 	str.w	r8, [sp, #12]
 8001572:	f104 0a04 	add.w	sl, r4, #4
 8001576:	46b0      	mov	r8, r6
 8001578:	4691      	mov	r9, r2
 800157a:	461e      	mov	r6, r3
 800157c:	e00d      	b.n	800159a <__gnu_unwind_pr_common+0x21a>
 800157e:	9604      	str	r6, [sp, #16]
 8001580:	f7ff fd7e 	bl	8001080 <_Unwind_decode_typeinfo_ptr.isra.0>
 8001584:	ab04      	add	r3, sp, #16
 8001586:	4601      	mov	r1, r0
 8001588:	2200      	movs	r2, #0
 800158a:	4628      	mov	r0, r5
 800158c:	f3af 8000 	nop.w
 8001590:	f109 0901 	add.w	r9, r9, #1
 8001594:	f10a 0a04 	add.w	sl, sl, #4
 8001598:	b9e8      	cbnz	r0, 80015d6 <__gnu_unwind_pr_common+0x256>
 800159a:	45d9      	cmp	r9, fp
 800159c:	4650      	mov	r0, sl
 800159e:	d1ee      	bne.n	800157e <__gnu_unwind_pr_common+0x1fe>
 80015a0:	4638      	mov	r0, r7
 80015a2:	210d      	movs	r1, #13
 80015a4:	f7ff fe80 	bl	80012a8 <_Unwind_GetGR>
 80015a8:	9b04      	ldr	r3, [sp, #16]
 80015aa:	6228      	str	r0, [r5, #32]
 80015ac:	e9c5 3409 	strd	r3, r4, [r5, #36]	; 0x24
 80015b0:	2006      	movs	r0, #6
 80015b2:	e710      	b.n	80013d6 <__gnu_unwind_pr_common+0x56>
 80015b4:	4681      	mov	r9, r0
 80015b6:	210d      	movs	r1, #13
 80015b8:	4638      	mov	r0, r7
 80015ba:	f7ff fe75 	bl	80012a8 <_Unwind_GetGR>
 80015be:	f1b9 0f02 	cmp.w	r9, #2
 80015c2:	6228      	str	r0, [r5, #32]
 80015c4:	d125      	bne.n	8001612 <__gnu_unwind_pr_common+0x292>
 80015c6:	462b      	mov	r3, r5
 80015c8:	9a04      	ldr	r2, [sp, #16]
 80015ca:	f843 2f2c 	str.w	r2, [r3, #44]!
 80015ce:	626b      	str	r3, [r5, #36]	; 0x24
 80015d0:	62ac      	str	r4, [r5, #40]	; 0x28
 80015d2:	2006      	movs	r0, #6
 80015d4:	e6ff      	b.n	80013d6 <__gnu_unwind_pr_common+0x56>
 80015d6:	4646      	mov	r6, r8
 80015d8:	6823      	ldr	r3, [r4, #0]
 80015da:	f8dd 800c 	ldr.w	r8, [sp, #12]
 80015de:	e76a      	b.n	80014b6 <__gnu_unwind_pr_common+0x136>
 80015e0:	4620      	mov	r0, r4
 80015e2:	f7ff fc87 	bl	8000ef4 <selfrel_offset31>
 80015e6:	3404      	adds	r4, #4
 80015e8:	4602      	mov	r2, r0
 80015ea:	63ac      	str	r4, [r5, #56]	; 0x38
 80015ec:	4628      	mov	r0, r5
 80015ee:	4614      	mov	r4, r2
 80015f0:	f3af 8000 	nop.w
 80015f4:	2800      	cmp	r0, #0
 80015f6:	f43f aeed 	beq.w	80013d4 <__gnu_unwind_pr_common+0x54>
 80015fa:	4638      	mov	r0, r7
 80015fc:	4622      	mov	r2, r4
 80015fe:	210f      	movs	r1, #15
 8001600:	f7ff fe76 	bl	80012f0 <_Unwind_SetGR>
 8001604:	2007      	movs	r0, #7
 8001606:	e6e6      	b.n	80013d6 <__gnu_unwind_pr_common+0x56>
 8001608:	4638      	mov	r0, r7
 800160a:	210d      	movs	r1, #13
 800160c:	f7ff fe4c 	bl	80012a8 <_Unwind_GetGR>
 8001610:	6228      	str	r0, [r5, #32]
 8001612:	9b04      	ldr	r3, [sp, #16]
 8001614:	626b      	str	r3, [r5, #36]	; 0x24
 8001616:	e7db      	b.n	80015d0 <__gnu_unwind_pr_common+0x250>
 8001618:	f10b 0001 	add.w	r0, fp, #1
 800161c:	eb04 0080 	add.w	r0, r4, r0, lsl #2
 8001620:	e77a      	b.n	8001518 <__gnu_unwind_pr_common+0x198>
 8001622:	bf00      	nop
 8001624:	00000000 	.word	0x00000000

08001628 <__aeabi_unwind_cpp_pr0>:
 8001628:	2300      	movs	r3, #0
 800162a:	e6a9      	b.n	8001380 <__gnu_unwind_pr_common>

0800162c <__aeabi_unwind_cpp_pr1>:
 800162c:	2301      	movs	r3, #1
 800162e:	e6a7      	b.n	8001380 <__gnu_unwind_pr_common>

08001630 <__aeabi_unwind_cpp_pr2>:
 8001630:	2302      	movs	r3, #2
 8001632:	e6a5      	b.n	8001380 <__gnu_unwind_pr_common>

08001634 <_Unwind_VRS_Pop>:
 8001634:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001638:	4606      	mov	r6, r0
 800163a:	b0c3      	sub	sp, #268	; 0x10c
 800163c:	4615      	mov	r5, r2
 800163e:	461c      	mov	r4, r3
 8001640:	2904      	cmp	r1, #4
 8001642:	f200 80b9 	bhi.w	80017b8 <_Unwind_VRS_Pop+0x184>
 8001646:	e8df f001 	tbb	[pc, r1]
 800164a:	539a      	.short	0x539a
 800164c:	29b7      	.short	0x29b7
 800164e:	03          	.byte	0x03
 800164f:	00          	.byte	0x00
 8001650:	2c00      	cmp	r4, #0
 8001652:	f040 80b1 	bne.w	80017b8 <_Unwind_VRS_Pop+0x184>
 8001656:	2a10      	cmp	r2, #16
 8001658:	f200 80ae 	bhi.w	80017b8 <_Unwind_VRS_Pop+0x184>
 800165c:	6803      	ldr	r3, [r0, #0]
 800165e:	06d8      	lsls	r0, r3, #27
 8001660:	f100 80f3 	bmi.w	800184a <_Unwind_VRS_Pop+0x216>
 8001664:	af20      	add	r7, sp, #128	; 0x80
 8001666:	4638      	mov	r0, r7
 8001668:	f000 f992 	bl	8001990 <__gnu_Unwind_Save_WMMXC>
 800166c:	6bb0      	ldr	r0, [r6, #56]	; 0x38
 800166e:	2300      	movs	r3, #0
 8001670:	2401      	movs	r4, #1
 8001672:	fa04 f203 	lsl.w	r2, r4, r3
 8001676:	422a      	tst	r2, r5
 8001678:	4601      	mov	r1, r0
 800167a:	d004      	beq.n	8001686 <_Unwind_VRS_Pop+0x52>
 800167c:	f851 2b04 	ldr.w	r2, [r1], #4
 8001680:	f847 2023 	str.w	r2, [r7, r3, lsl #2]
 8001684:	4608      	mov	r0, r1
 8001686:	3301      	adds	r3, #1
 8001688:	2b04      	cmp	r3, #4
 800168a:	d1f2      	bne.n	8001672 <_Unwind_VRS_Pop+0x3e>
 800168c:	63b0      	str	r0, [r6, #56]	; 0x38
 800168e:	4638      	mov	r0, r7
 8001690:	f000 f974 	bl	800197c <__gnu_Unwind_Restore_WMMXC>
 8001694:	2000      	movs	r0, #0
 8001696:	b043      	add	sp, #268	; 0x10c
 8001698:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800169c:	2c03      	cmp	r4, #3
 800169e:	f040 808b 	bne.w	80017b8 <_Unwind_VRS_Pop+0x184>
 80016a2:	b294      	uxth	r4, r2
 80016a4:	eb04 4312 	add.w	r3, r4, r2, lsr #16
 80016a8:	2b10      	cmp	r3, #16
 80016aa:	ea4f 4512 	mov.w	r5, r2, lsr #16
 80016ae:	f200 8083 	bhi.w	80017b8 <_Unwind_VRS_Pop+0x184>
 80016b2:	6803      	ldr	r3, [r0, #0]
 80016b4:	071f      	lsls	r7, r3, #28
 80016b6:	f100 80d0 	bmi.w	800185a <_Unwind_VRS_Pop+0x226>
 80016ba:	af20      	add	r7, sp, #128	; 0x80
 80016bc:	4638      	mov	r0, r7
 80016be:	f000 f93b 	bl	8001938 <__gnu_Unwind_Save_WMMXD>
 80016c2:	eb07 01c5 	add.w	r1, r7, r5, lsl #3
 80016c6:	6bb5      	ldr	r5, [r6, #56]	; 0x38
 80016c8:	b154      	cbz	r4, 80016e0 <_Unwind_VRS_Pop+0xac>
 80016ca:	460b      	mov	r3, r1
 80016cc:	1ae8      	subs	r0, r5, r3
 80016ce:	eb01 01c4 	add.w	r1, r1, r4, lsl #3
 80016d2:	00e4      	lsls	r4, r4, #3
 80016d4:	581a      	ldr	r2, [r3, r0]
 80016d6:	f843 2b04 	str.w	r2, [r3], #4
 80016da:	428b      	cmp	r3, r1
 80016dc:	d1fa      	bne.n	80016d4 <_Unwind_VRS_Pop+0xa0>
 80016de:	4425      	add	r5, r4
 80016e0:	4638      	mov	r0, r7
 80016e2:	63b5      	str	r5, [r6, #56]	; 0x38
 80016e4:	f000 f906 	bl	80018f4 <__gnu_Unwind_Restore_WMMXD>
 80016e8:	2000      	movs	r0, #0
 80016ea:	b043      	add	sp, #268	; 0x10c
 80016ec:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80016f0:	2c01      	cmp	r4, #1
 80016f2:	ea4f 4812 	mov.w	r8, r2, lsr #16
 80016f6:	b295      	uxth	r5, r2
 80016f8:	d05a      	beq.n	80017b0 <_Unwind_VRS_Pop+0x17c>
 80016fa:	2c05      	cmp	r4, #5
 80016fc:	d15c      	bne.n	80017b8 <_Unwind_VRS_Pop+0x184>
 80016fe:	eb08 0905 	add.w	r9, r8, r5
 8001702:	f1b9 0f20 	cmp.w	r9, #32
 8001706:	d857      	bhi.n	80017b8 <_Unwind_VRS_Pop+0x184>
 8001708:	f1b8 0f0f 	cmp.w	r8, #15
 800170c:	d977      	bls.n	80017fe <_Unwind_VRS_Pop+0x1ca>
 800170e:	46a9      	mov	r9, r5
 8001710:	2d00      	cmp	r5, #0
 8001712:	f040 8088 	bne.w	8001826 <_Unwind_VRS_Pop+0x1f2>
 8001716:	6bb3      	ldr	r3, [r6, #56]	; 0x38
 8001718:	b36d      	cbz	r5, 8001776 <_Unwind_VRS_Pop+0x142>
 800171a:	af20      	add	r7, sp, #128	; 0x80
 800171c:	f04f 0900 	mov.w	r9, #0
 8001720:	eb07 07c8 	add.w	r7, r7, r8, lsl #3
 8001724:	3f04      	subs	r7, #4
 8001726:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 800172a:	f853 1b04 	ldr.w	r1, [r3], #4
 800172e:	f847 1f04 	str.w	r1, [r7, #4]!
 8001732:	42ab      	cmp	r3, r5
 8001734:	d1f9      	bne.n	800172a <_Unwind_VRS_Pop+0xf6>
 8001736:	f1b9 0f00 	cmp.w	r9, #0
 800173a:	d00f      	beq.n	800175c <_Unwind_VRS_Pop+0x128>
 800173c:	466f      	mov	r7, sp
 800173e:	4641      	mov	r1, r8
 8001740:	2910      	cmp	r1, #16
 8001742:	bf38      	it	cc
 8001744:	2110      	movcc	r1, #16
 8001746:	eb07 01c1 	add.w	r1, r7, r1, lsl #3
 800174a:	3984      	subs	r1, #132	; 0x84
 800174c:	eb03 05c9 	add.w	r5, r3, r9, lsl #3
 8001750:	f853 0b04 	ldr.w	r0, [r3], #4
 8001754:	f841 0f04 	str.w	r0, [r1, #4]!
 8001758:	42ab      	cmp	r3, r5
 800175a:	d1f9      	bne.n	8001750 <_Unwind_VRS_Pop+0x11c>
 800175c:	2c01      	cmp	r4, #1
 800175e:	f000 8084 	beq.w	800186a <_Unwind_VRS_Pop+0x236>
 8001762:	f1b8 0f0f 	cmp.w	r8, #15
 8001766:	63b5      	str	r5, [r6, #56]	; 0x38
 8001768:	d945      	bls.n	80017f6 <_Unwind_VRS_Pop+0x1c2>
 800176a:	f1b9 0f00 	cmp.w	r9, #0
 800176e:	d002      	beq.n	8001776 <_Unwind_VRS_Pop+0x142>
 8001770:	4668      	mov	r0, sp
 8001772:	f000 f8b7 	bl	80018e4 <__gnu_Unwind_Restore_VFP_D_16_to_31>
 8001776:	2000      	movs	r0, #0
 8001778:	b043      	add	sp, #268	; 0x10c
 800177a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800177e:	b9dc      	cbnz	r4, 80017b8 <_Unwind_VRS_Pop+0x184>
 8001780:	6b87      	ldr	r7, [r0, #56]	; 0x38
 8001782:	4623      	mov	r3, r4
 8001784:	2001      	movs	r0, #1
 8001786:	b294      	uxth	r4, r2
 8001788:	f106 0c04 	add.w	ip, r6, #4
 800178c:	fa00 f203 	lsl.w	r2, r0, r3
 8001790:	4222      	tst	r2, r4
 8001792:	4639      	mov	r1, r7
 8001794:	d004      	beq.n	80017a0 <_Unwind_VRS_Pop+0x16c>
 8001796:	f851 2b04 	ldr.w	r2, [r1], #4
 800179a:	f84c 2023 	str.w	r2, [ip, r3, lsl #2]
 800179e:	460f      	mov	r7, r1
 80017a0:	3301      	adds	r3, #1
 80017a2:	2b10      	cmp	r3, #16
 80017a4:	d1f2      	bne.n	800178c <_Unwind_VRS_Pop+0x158>
 80017a6:	f415 5000 	ands.w	r0, r5, #8192	; 0x2000
 80017aa:	d1e4      	bne.n	8001776 <_Unwind_VRS_Pop+0x142>
 80017ac:	63b7      	str	r7, [r6, #56]	; 0x38
 80017ae:	e004      	b.n	80017ba <_Unwind_VRS_Pop+0x186>
 80017b0:	eb08 0305 	add.w	r3, r8, r5
 80017b4:	2b10      	cmp	r3, #16
 80017b6:	d903      	bls.n	80017c0 <_Unwind_VRS_Pop+0x18c>
 80017b8:	2002      	movs	r0, #2
 80017ba:	b043      	add	sp, #268	; 0x10c
 80017bc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80017c0:	f1b8 0f0f 	cmp.w	r8, #15
 80017c4:	d8f8      	bhi.n	80017b8 <_Unwind_VRS_Pop+0x184>
 80017c6:	6833      	ldr	r3, [r6, #0]
 80017c8:	07da      	lsls	r2, r3, #31
 80017ca:	d506      	bpl.n	80017da <_Unwind_VRS_Pop+0x1a6>
 80017cc:	4630      	mov	r0, r6
 80017ce:	f023 0303 	bic.w	r3, r3, #3
 80017d2:	f840 3b48 	str.w	r3, [r0], #72
 80017d6:	f000 f879 	bl	80018cc <__gnu_Unwind_Save_VFP>
 80017da:	af20      	add	r7, sp, #128	; 0x80
 80017dc:	4638      	mov	r0, r7
 80017de:	f000 f875 	bl	80018cc <__gnu_Unwind_Save_VFP>
 80017e2:	6bb3      	ldr	r3, [r6, #56]	; 0x38
 80017e4:	2d00      	cmp	r5, #0
 80017e6:	d199      	bne.n	800171c <_Unwind_VRS_Pop+0xe8>
 80017e8:	461d      	mov	r5, r3
 80017ea:	3504      	adds	r5, #4
 80017ec:	63b5      	str	r5, [r6, #56]	; 0x38
 80017ee:	4638      	mov	r0, r7
 80017f0:	f000 f868 	bl	80018c4 <__gnu_Unwind_Restore_VFP>
 80017f4:	e7bf      	b.n	8001776 <_Unwind_VRS_Pop+0x142>
 80017f6:	a820      	add	r0, sp, #128	; 0x80
 80017f8:	f000 f86c 	bl	80018d4 <__gnu_Unwind_Restore_VFP_D>
 80017fc:	e7b5      	b.n	800176a <_Unwind_VRS_Pop+0x136>
 80017fe:	f1b9 0f10 	cmp.w	r9, #16
 8001802:	d940      	bls.n	8001886 <_Unwind_VRS_Pop+0x252>
 8001804:	f1a9 0910 	sub.w	r9, r9, #16
 8001808:	6833      	ldr	r3, [r6, #0]
 800180a:	07d9      	lsls	r1, r3, #31
 800180c:	d508      	bpl.n	8001820 <_Unwind_VRS_Pop+0x1ec>
 800180e:	f023 0301 	bic.w	r3, r3, #1
 8001812:	4630      	mov	r0, r6
 8001814:	f043 0302 	orr.w	r3, r3, #2
 8001818:	f840 3b48 	str.w	r3, [r0], #72
 800181c:	f000 f85e 	bl	80018dc <__gnu_Unwind_Save_VFP_D>
 8001820:	f1b9 0f00 	cmp.w	r9, #0
 8001824:	d032      	beq.n	800188c <_Unwind_VRS_Pop+0x258>
 8001826:	6833      	ldr	r3, [r6, #0]
 8001828:	075a      	lsls	r2, r3, #29
 800182a:	d420      	bmi.n	800186e <_Unwind_VRS_Pop+0x23a>
 800182c:	f1b8 0f0f 	cmp.w	r8, #15
 8001830:	d925      	bls.n	800187e <_Unwind_VRS_Pop+0x24a>
 8001832:	466f      	mov	r7, sp
 8001834:	4638      	mov	r0, r7
 8001836:	f1c8 0510 	rsb	r5, r8, #16
 800183a:	f000 f857 	bl	80018ec <__gnu_Unwind_Save_VFP_D_16_to_31>
 800183e:	2d00      	cmp	r5, #0
 8001840:	6bb3      	ldr	r3, [r6, #56]	; 0x38
 8001842:	f77f af7c 	ble.w	800173e <_Unwind_VRS_Pop+0x10a>
 8001846:	af20      	add	r7, sp, #128	; 0x80
 8001848:	e76a      	b.n	8001720 <_Unwind_VRS_Pop+0xec>
 800184a:	f023 0310 	bic.w	r3, r3, #16
 800184e:	6033      	str	r3, [r6, #0]
 8001850:	f506 70e8 	add.w	r0, r6, #464	; 0x1d0
 8001854:	f000 f89c 	bl	8001990 <__gnu_Unwind_Save_WMMXC>
 8001858:	e704      	b.n	8001664 <_Unwind_VRS_Pop+0x30>
 800185a:	f023 0308 	bic.w	r3, r3, #8
 800185e:	6003      	str	r3, [r0, #0]
 8001860:	f500 70a8 	add.w	r0, r0, #336	; 0x150
 8001864:	f000 f868 	bl	8001938 <__gnu_Unwind_Save_WMMXD>
 8001868:	e727      	b.n	80016ba <_Unwind_VRS_Pop+0x86>
 800186a:	af20      	add	r7, sp, #128	; 0x80
 800186c:	e7bd      	b.n	80017ea <_Unwind_VRS_Pop+0x1b6>
 800186e:	4630      	mov	r0, r6
 8001870:	f023 0304 	bic.w	r3, r3, #4
 8001874:	f840 3bd0 	str.w	r3, [r0], #208
 8001878:	f000 f838 	bl	80018ec <__gnu_Unwind_Save_VFP_D_16_to_31>
 800187c:	e7d6      	b.n	800182c <_Unwind_VRS_Pop+0x1f8>
 800187e:	a820      	add	r0, sp, #128	; 0x80
 8001880:	f000 f82c 	bl	80018dc <__gnu_Unwind_Save_VFP_D>
 8001884:	e7d5      	b.n	8001832 <_Unwind_VRS_Pop+0x1fe>
 8001886:	f04f 0900 	mov.w	r9, #0
 800188a:	e7bd      	b.n	8001808 <_Unwind_VRS_Pop+0x1d4>
 800188c:	f1b8 0f0f 	cmp.w	r8, #15
 8001890:	f63f af41 	bhi.w	8001716 <_Unwind_VRS_Pop+0xe2>
 8001894:	af20      	add	r7, sp, #128	; 0x80
 8001896:	4638      	mov	r0, r7
 8001898:	f000 f820 	bl	80018dc <__gnu_Unwind_Save_VFP_D>
 800189c:	6bb3      	ldr	r3, [r6, #56]	; 0x38
 800189e:	2d00      	cmp	r5, #0
 80018a0:	f47f af3c 	bne.w	800171c <_Unwind_VRS_Pop+0xe8>
 80018a4:	4638      	mov	r0, r7
 80018a6:	f000 f815 	bl	80018d4 <__gnu_Unwind_Restore_VFP_D>
 80018aa:	e764      	b.n	8001776 <_Unwind_VRS_Pop+0x142>

080018ac <__restore_core_regs>:
 80018ac:	f100 0134 	add.w	r1, r0, #52	; 0x34
 80018b0:	e891 0038 	ldmia.w	r1, {r3, r4, r5}
 80018b4:	469c      	mov	ip, r3
 80018b6:	46a6      	mov	lr, r4
 80018b8:	f84c 5d04 	str.w	r5, [ip, #-4]!
 80018bc:	e890 0fff 	ldmia.w	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp}
 80018c0:	46e5      	mov	sp, ip
 80018c2:	bd00      	pop	{pc}

080018c4 <__gnu_Unwind_Restore_VFP>:
 80018c4:	ec90 0b21 	fldmiax	r0, {d0-d15}	;@ Deprecated
 80018c8:	4770      	bx	lr
 80018ca:	bf00      	nop

080018cc <__gnu_Unwind_Save_VFP>:
 80018cc:	ec80 0b21 	fstmiax	r0, {d0-d15}	;@ Deprecated
 80018d0:	4770      	bx	lr
 80018d2:	bf00      	nop

080018d4 <__gnu_Unwind_Restore_VFP_D>:
 80018d4:	ec90 0b20 	vldmia	r0, {d0-d15}
 80018d8:	4770      	bx	lr
 80018da:	bf00      	nop

080018dc <__gnu_Unwind_Save_VFP_D>:
 80018dc:	ec80 0b20 	vstmia	r0, {d0-d15}
 80018e0:	4770      	bx	lr
 80018e2:	bf00      	nop

080018e4 <__gnu_Unwind_Restore_VFP_D_16_to_31>:
 80018e4:	ecd0 0b20 	vldmia	r0, {d16-d31}
 80018e8:	4770      	bx	lr
 80018ea:	bf00      	nop

080018ec <__gnu_Unwind_Save_VFP_D_16_to_31>:
 80018ec:	ecc0 0b20 	vstmia	r0, {d16-d31}
 80018f0:	4770      	bx	lr
 80018f2:	bf00      	nop

080018f4 <__gnu_Unwind_Restore_WMMXD>:
 80018f4:	ecf0 0102 	ldfe	f0, [r0], #8
 80018f8:	ecf0 1102 	ldfe	f1, [r0], #8
 80018fc:	ecf0 2102 	ldfe	f2, [r0], #8
 8001900:	ecf0 3102 	ldfe	f3, [r0], #8
 8001904:	ecf0 4102 	ldfe	f4, [r0], #8
 8001908:	ecf0 5102 	ldfe	f5, [r0], #8
 800190c:	ecf0 6102 	ldfe	f6, [r0], #8
 8001910:	ecf0 7102 	ldfe	f7, [r0], #8
 8001914:	ecf0 8102 	ldfp	f0, [r0], #8
 8001918:	ecf0 9102 	ldfp	f1, [r0], #8
 800191c:	ecf0 a102 	ldfp	f2, [r0], #8
 8001920:	ecf0 b102 	ldfp	f3, [r0], #8
 8001924:	ecf0 c102 	ldfp	f4, [r0], #8
 8001928:	ecf0 d102 	ldfp	f5, [r0], #8
 800192c:	ecf0 e102 	ldfp	f6, [r0], #8
 8001930:	ecf0 f102 	ldfp	f7, [r0], #8
 8001934:	4770      	bx	lr
 8001936:	bf00      	nop

08001938 <__gnu_Unwind_Save_WMMXD>:
 8001938:	ece0 0102 	stfe	f0, [r0], #8
 800193c:	ece0 1102 	stfe	f1, [r0], #8
 8001940:	ece0 2102 	stfe	f2, [r0], #8
 8001944:	ece0 3102 	stfe	f3, [r0], #8
 8001948:	ece0 4102 	stfe	f4, [r0], #8
 800194c:	ece0 5102 	stfe	f5, [r0], #8
 8001950:	ece0 6102 	stfe	f6, [r0], #8
 8001954:	ece0 7102 	stfe	f7, [r0], #8
 8001958:	ece0 8102 	stfp	f0, [r0], #8
 800195c:	ece0 9102 	stfp	f1, [r0], #8
 8001960:	ece0 a102 	stfp	f2, [r0], #8
 8001964:	ece0 b102 	stfp	f3, [r0], #8
 8001968:	ece0 c102 	stfp	f4, [r0], #8
 800196c:	ece0 d102 	stfp	f5, [r0], #8
 8001970:	ece0 e102 	stfp	f6, [r0], #8
 8001974:	ece0 f102 	stfp	f7, [r0], #8
 8001978:	4770      	bx	lr
 800197a:	bf00      	nop

0800197c <__gnu_Unwind_Restore_WMMXC>:
 800197c:	fcb0 8101 	ldc2	1, cr8, [r0], #4
 8001980:	fcb0 9101 	ldc2	1, cr9, [r0], #4
 8001984:	fcb0 a101 	ldc2	1, cr10, [r0], #4
 8001988:	fcb0 b101 	ldc2	1, cr11, [r0], #4
 800198c:	4770      	bx	lr
 800198e:	bf00      	nop

08001990 <__gnu_Unwind_Save_WMMXC>:
 8001990:	fca0 8101 	stc2	1, cr8, [r0], #4
 8001994:	fca0 9101 	stc2	1, cr9, [r0], #4
 8001998:	fca0 a101 	stc2	1, cr10, [r0], #4
 800199c:	fca0 b101 	stc2	1, cr11, [r0], #4
 80019a0:	4770      	bx	lr
 80019a2:	bf00      	nop

080019a4 <_Unwind_RaiseException>:
 80019a4:	46ec      	mov	ip, sp
 80019a6:	b500      	push	{lr}
 80019a8:	e92d 5000 	stmdb	sp!, {ip, lr}
 80019ac:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 80019b0:	f04f 0300 	mov.w	r3, #0
 80019b4:	e92d 000c 	stmdb	sp!, {r2, r3}
 80019b8:	a901      	add	r1, sp, #4
 80019ba:	f7ff fbf1 	bl	80011a0 <__gnu_Unwind_RaiseException>
 80019be:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 80019c2:	b012      	add	sp, #72	; 0x48
 80019c4:	4770      	bx	lr
 80019c6:	bf00      	nop

080019c8 <_Unwind_Resume>:
 80019c8:	46ec      	mov	ip, sp
 80019ca:	b500      	push	{lr}
 80019cc:	e92d 5000 	stmdb	sp!, {ip, lr}
 80019d0:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 80019d4:	f04f 0300 	mov.w	r3, #0
 80019d8:	e92d 000c 	stmdb	sp!, {r2, r3}
 80019dc:	a901      	add	r1, sp, #4
 80019de:	f7ff fc19 	bl	8001214 <__gnu_Unwind_Resume>
 80019e2:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 80019e6:	b012      	add	sp, #72	; 0x48
 80019e8:	4770      	bx	lr
 80019ea:	bf00      	nop

080019ec <_Unwind_Resume_or_Rethrow>:
 80019ec:	46ec      	mov	ip, sp
 80019ee:	b500      	push	{lr}
 80019f0:	e92d 5000 	stmdb	sp!, {ip, lr}
 80019f4:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 80019f8:	f04f 0300 	mov.w	r3, #0
 80019fc:	e92d 000c 	stmdb	sp!, {r2, r3}
 8001a00:	a901      	add	r1, sp, #4
 8001a02:	f7ff fc29 	bl	8001258 <__gnu_Unwind_Resume_or_Rethrow>
 8001a06:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 8001a0a:	b012      	add	sp, #72	; 0x48
 8001a0c:	4770      	bx	lr
 8001a0e:	bf00      	nop

08001a10 <_Unwind_ForcedUnwind>:
 8001a10:	46ec      	mov	ip, sp
 8001a12:	b500      	push	{lr}
 8001a14:	e92d 5000 	stmdb	sp!, {ip, lr}
 8001a18:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 8001a1c:	f04f 0300 	mov.w	r3, #0
 8001a20:	e92d 000c 	stmdb	sp!, {r2, r3}
 8001a24:	ab01      	add	r3, sp, #4
 8001a26:	f7ff fbeb 	bl	8001200 <__gnu_Unwind_ForcedUnwind>
 8001a2a:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 8001a2e:	b012      	add	sp, #72	; 0x48
 8001a30:	4770      	bx	lr
 8001a32:	bf00      	nop

08001a34 <_Unwind_Backtrace>:
 8001a34:	46ec      	mov	ip, sp
 8001a36:	b500      	push	{lr}
 8001a38:	e92d 5000 	stmdb	sp!, {ip, lr}
 8001a3c:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 8001a40:	f04f 0300 	mov.w	r3, #0
 8001a44:	e92d 000c 	stmdb	sp!, {r2, r3}
 8001a48:	aa01      	add	r2, sp, #4
 8001a4a:	f7ff fc5d 	bl	8001308 <__gnu_Unwind_Backtrace>
 8001a4e:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 8001a52:	b012      	add	sp, #72	; 0x48
 8001a54:	4770      	bx	lr
 8001a56:	bf00      	nop

08001a58 <next_unwind_byte>:
 8001a58:	7a02      	ldrb	r2, [r0, #8]
 8001a5a:	b97a      	cbnz	r2, 8001a7c <next_unwind_byte+0x24>
 8001a5c:	7a43      	ldrb	r3, [r0, #9]
 8001a5e:	b1a3      	cbz	r3, 8001a8a <next_unwind_byte+0x32>
 8001a60:	6842      	ldr	r2, [r0, #4]
 8001a62:	3b01      	subs	r3, #1
 8001a64:	b410      	push	{r4}
 8001a66:	7243      	strb	r3, [r0, #9]
 8001a68:	6813      	ldr	r3, [r2, #0]
 8001a6a:	2103      	movs	r1, #3
 8001a6c:	1d14      	adds	r4, r2, #4
 8001a6e:	7201      	strb	r1, [r0, #8]
 8001a70:	021a      	lsls	r2, r3, #8
 8001a72:	6044      	str	r4, [r0, #4]
 8001a74:	6002      	str	r2, [r0, #0]
 8001a76:	bc10      	pop	{r4}
 8001a78:	0e18      	lsrs	r0, r3, #24
 8001a7a:	4770      	bx	lr
 8001a7c:	6803      	ldr	r3, [r0, #0]
 8001a7e:	3a01      	subs	r2, #1
 8001a80:	7202      	strb	r2, [r0, #8]
 8001a82:	021a      	lsls	r2, r3, #8
 8001a84:	6002      	str	r2, [r0, #0]
 8001a86:	0e18      	lsrs	r0, r3, #24
 8001a88:	4770      	bx	lr
 8001a8a:	20b0      	movs	r0, #176	; 0xb0
 8001a8c:	4770      	bx	lr
 8001a8e:	bf00      	nop

08001a90 <_Unwind_GetGR.constprop.0>:
 8001a90:	b500      	push	{lr}
 8001a92:	b085      	sub	sp, #20
 8001a94:	aa03      	add	r2, sp, #12
 8001a96:	2300      	movs	r3, #0
 8001a98:	9200      	str	r2, [sp, #0]
 8001a9a:	4619      	mov	r1, r3
 8001a9c:	220c      	movs	r2, #12
 8001a9e:	f7ff fbeb 	bl	8001278 <_Unwind_VRS_Get>
 8001aa2:	9803      	ldr	r0, [sp, #12]
 8001aa4:	b005      	add	sp, #20
 8001aa6:	f85d fb04 	ldr.w	pc, [sp], #4
 8001aaa:	bf00      	nop

08001aac <unwind_UCB_from_context>:
 8001aac:	e7f0      	b.n	8001a90 <_Unwind_GetGR.constprop.0>
 8001aae:	bf00      	nop

08001ab0 <__gnu_unwind_execute>:
 8001ab0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001ab4:	4605      	mov	r5, r0
 8001ab6:	b085      	sub	sp, #20
 8001ab8:	460e      	mov	r6, r1
 8001aba:	f04f 0800 	mov.w	r8, #0
 8001abe:	4630      	mov	r0, r6
 8001ac0:	f7ff ffca 	bl	8001a58 <next_unwind_byte>
 8001ac4:	28b0      	cmp	r0, #176	; 0xb0
 8001ac6:	4604      	mov	r4, r0
 8001ac8:	f000 80b2 	beq.w	8001c30 <__gnu_unwind_execute+0x180>
 8001acc:	0607      	lsls	r7, r0, #24
 8001ace:	d520      	bpl.n	8001b12 <__gnu_unwind_execute+0x62>
 8001ad0:	f000 03f0 	and.w	r3, r0, #240	; 0xf0
 8001ad4:	2b80      	cmp	r3, #128	; 0x80
 8001ad6:	d04d      	beq.n	8001b74 <__gnu_unwind_execute+0xc4>
 8001ad8:	2b90      	cmp	r3, #144	; 0x90
 8001ada:	d036      	beq.n	8001b4a <__gnu_unwind_execute+0x9a>
 8001adc:	2ba0      	cmp	r3, #160	; 0xa0
 8001ade:	d060      	beq.n	8001ba2 <__gnu_unwind_execute+0xf2>
 8001ae0:	2bb0      	cmp	r3, #176	; 0xb0
 8001ae2:	d074      	beq.n	8001bce <__gnu_unwind_execute+0x11e>
 8001ae4:	2bc0      	cmp	r3, #192	; 0xc0
 8001ae6:	f000 808b 	beq.w	8001c00 <__gnu_unwind_execute+0x150>
 8001aea:	f000 03f8 	and.w	r3, r0, #248	; 0xf8
 8001aee:	2bd0      	cmp	r3, #208	; 0xd0
 8001af0:	d10b      	bne.n	8001b0a <__gnu_unwind_execute+0x5a>
 8001af2:	f000 0207 	and.w	r2, r0, #7
 8001af6:	3201      	adds	r2, #1
 8001af8:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8001afc:	2305      	movs	r3, #5
 8001afe:	2101      	movs	r1, #1
 8001b00:	4628      	mov	r0, r5
 8001b02:	f7ff fd97 	bl	8001634 <_Unwind_VRS_Pop>
 8001b06:	2800      	cmp	r0, #0
 8001b08:	d0d9      	beq.n	8001abe <__gnu_unwind_execute+0xe>
 8001b0a:	2009      	movs	r0, #9
 8001b0c:	b005      	add	sp, #20
 8001b0e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001b12:	f10d 090c 	add.w	r9, sp, #12
 8001b16:	2300      	movs	r3, #0
 8001b18:	4619      	mov	r1, r3
 8001b1a:	0087      	lsls	r7, r0, #2
 8001b1c:	f8cd 9000 	str.w	r9, [sp]
 8001b20:	220d      	movs	r2, #13
 8001b22:	4628      	mov	r0, r5
 8001b24:	f7ff fba8 	bl	8001278 <_Unwind_VRS_Get>
 8001b28:	b2ff      	uxtb	r7, r7
 8001b2a:	9b03      	ldr	r3, [sp, #12]
 8001b2c:	f8cd 9000 	str.w	r9, [sp]
 8001b30:	3704      	adds	r7, #4
 8001b32:	0660      	lsls	r0, r4, #25
 8001b34:	bf4c      	ite	mi
 8001b36:	1bdf      	submi	r7, r3, r7
 8001b38:	18ff      	addpl	r7, r7, r3
 8001b3a:	2300      	movs	r3, #0
 8001b3c:	4619      	mov	r1, r3
 8001b3e:	220d      	movs	r2, #13
 8001b40:	4628      	mov	r0, r5
 8001b42:	9703      	str	r7, [sp, #12]
 8001b44:	f7ff fbbc 	bl	80012c0 <_Unwind_VRS_Set>
 8001b48:	e7b9      	b.n	8001abe <__gnu_unwind_execute+0xe>
 8001b4a:	f000 030d 	and.w	r3, r0, #13
 8001b4e:	2b0d      	cmp	r3, #13
 8001b50:	d0db      	beq.n	8001b0a <__gnu_unwind_execute+0x5a>
 8001b52:	af03      	add	r7, sp, #12
 8001b54:	2300      	movs	r3, #0
 8001b56:	f000 020f 	and.w	r2, r0, #15
 8001b5a:	4619      	mov	r1, r3
 8001b5c:	9700      	str	r7, [sp, #0]
 8001b5e:	4628      	mov	r0, r5
 8001b60:	f7ff fb8a 	bl	8001278 <_Unwind_VRS_Get>
 8001b64:	2300      	movs	r3, #0
 8001b66:	9700      	str	r7, [sp, #0]
 8001b68:	4619      	mov	r1, r3
 8001b6a:	220d      	movs	r2, #13
 8001b6c:	4628      	mov	r0, r5
 8001b6e:	f7ff fba7 	bl	80012c0 <_Unwind_VRS_Set>
 8001b72:	e7a4      	b.n	8001abe <__gnu_unwind_execute+0xe>
 8001b74:	4630      	mov	r0, r6
 8001b76:	f7ff ff6f 	bl	8001a58 <next_unwind_byte>
 8001b7a:	0224      	lsls	r4, r4, #8
 8001b7c:	4320      	orrs	r0, r4
 8001b7e:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8001b82:	d0c2      	beq.n	8001b0a <__gnu_unwind_execute+0x5a>
 8001b84:	0104      	lsls	r4, r0, #4
 8001b86:	2300      	movs	r3, #0
 8001b88:	b2a2      	uxth	r2, r4
 8001b8a:	4619      	mov	r1, r3
 8001b8c:	4628      	mov	r0, r5
 8001b8e:	f7ff fd51 	bl	8001634 <_Unwind_VRS_Pop>
 8001b92:	2800      	cmp	r0, #0
 8001b94:	d1b9      	bne.n	8001b0a <__gnu_unwind_execute+0x5a>
 8001b96:	f414 4f00 	tst.w	r4, #32768	; 0x8000
 8001b9a:	bf18      	it	ne
 8001b9c:	f04f 0801 	movne.w	r8, #1
 8001ba0:	e78d      	b.n	8001abe <__gnu_unwind_execute+0xe>
 8001ba2:	43c2      	mvns	r2, r0
 8001ba4:	f002 0307 	and.w	r3, r2, #7
 8001ba8:	f44f 627f 	mov.w	r2, #4080	; 0xff0
 8001bac:	411a      	asrs	r2, r3
 8001bae:	0701      	lsls	r1, r0, #28
 8001bb0:	f402 627f 	and.w	r2, r2, #4080	; 0xff0
 8001bb4:	f04f 0300 	mov.w	r3, #0
 8001bb8:	bf48      	it	mi
 8001bba:	f442 4280 	orrmi.w	r2, r2, #16384	; 0x4000
 8001bbe:	4619      	mov	r1, r3
 8001bc0:	4628      	mov	r0, r5
 8001bc2:	f7ff fd37 	bl	8001634 <_Unwind_VRS_Pop>
 8001bc6:	2800      	cmp	r0, #0
 8001bc8:	f43f af79 	beq.w	8001abe <__gnu_unwind_execute+0xe>
 8001bcc:	e79d      	b.n	8001b0a <__gnu_unwind_execute+0x5a>
 8001bce:	28b1      	cmp	r0, #177	; 0xb1
 8001bd0:	d033      	beq.n	8001c3a <__gnu_unwind_execute+0x18a>
 8001bd2:	28b2      	cmp	r0, #178	; 0xb2
 8001bd4:	f000 808b 	beq.w	8001cee <__gnu_unwind_execute+0x23e>
 8001bd8:	28b3      	cmp	r0, #179	; 0xb3
 8001bda:	d039      	beq.n	8001c50 <__gnu_unwind_execute+0x1a0>
 8001bdc:	f000 03fc 	and.w	r3, r0, #252	; 0xfc
 8001be0:	2bb4      	cmp	r3, #180	; 0xb4
 8001be2:	d092      	beq.n	8001b0a <__gnu_unwind_execute+0x5a>
 8001be4:	f000 0207 	and.w	r2, r0, #7
 8001be8:	3201      	adds	r2, #1
 8001bea:	2301      	movs	r3, #1
 8001bec:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8001bf0:	4619      	mov	r1, r3
 8001bf2:	4628      	mov	r0, r5
 8001bf4:	f7ff fd1e 	bl	8001634 <_Unwind_VRS_Pop>
 8001bf8:	2800      	cmp	r0, #0
 8001bfa:	f43f af60 	beq.w	8001abe <__gnu_unwind_execute+0xe>
 8001bfe:	e784      	b.n	8001b0a <__gnu_unwind_execute+0x5a>
 8001c00:	28c6      	cmp	r0, #198	; 0xc6
 8001c02:	d042      	beq.n	8001c8a <__gnu_unwind_execute+0x1da>
 8001c04:	28c7      	cmp	r0, #199	; 0xc7
 8001c06:	d04c      	beq.n	8001ca2 <__gnu_unwind_execute+0x1f2>
 8001c08:	f000 03f8 	and.w	r3, r0, #248	; 0xf8
 8001c0c:	2bc0      	cmp	r3, #192	; 0xc0
 8001c0e:	d05b      	beq.n	8001cc8 <__gnu_unwind_execute+0x218>
 8001c10:	28c8      	cmp	r0, #200	; 0xc8
 8001c12:	d060      	beq.n	8001cd6 <__gnu_unwind_execute+0x226>
 8001c14:	28c9      	cmp	r0, #201	; 0xc9
 8001c16:	f47f af78 	bne.w	8001b0a <__gnu_unwind_execute+0x5a>
 8001c1a:	4630      	mov	r0, r6
 8001c1c:	f7ff ff1c 	bl	8001a58 <next_unwind_byte>
 8001c20:	0302      	lsls	r2, r0, #12
 8001c22:	f000 000f 	and.w	r0, r0, #15
 8001c26:	f402 2270 	and.w	r2, r2, #983040	; 0xf0000
 8001c2a:	3001      	adds	r0, #1
 8001c2c:	4302      	orrs	r2, r0
 8001c2e:	e765      	b.n	8001afc <__gnu_unwind_execute+0x4c>
 8001c30:	f1b8 0f00 	cmp.w	r8, #0
 8001c34:	d018      	beq.n	8001c68 <__gnu_unwind_execute+0x1b8>
 8001c36:	2000      	movs	r0, #0
 8001c38:	e768      	b.n	8001b0c <__gnu_unwind_execute+0x5c>
 8001c3a:	4630      	mov	r0, r6
 8001c3c:	f7ff ff0c 	bl	8001a58 <next_unwind_byte>
 8001c40:	4602      	mov	r2, r0
 8001c42:	2800      	cmp	r0, #0
 8001c44:	f43f af61 	beq.w	8001b0a <__gnu_unwind_execute+0x5a>
 8001c48:	f010 03f0 	ands.w	r3, r0, #240	; 0xf0
 8001c4c:	d0d0      	beq.n	8001bf0 <__gnu_unwind_execute+0x140>
 8001c4e:	e75c      	b.n	8001b0a <__gnu_unwind_execute+0x5a>
 8001c50:	4630      	mov	r0, r6
 8001c52:	f7ff ff01 	bl	8001a58 <next_unwind_byte>
 8001c56:	0301      	lsls	r1, r0, #12
 8001c58:	f000 000f 	and.w	r0, r0, #15
 8001c5c:	f401 2170 	and.w	r1, r1, #983040	; 0xf0000
 8001c60:	1c42      	adds	r2, r0, #1
 8001c62:	2301      	movs	r3, #1
 8001c64:	430a      	orrs	r2, r1
 8001c66:	e7c3      	b.n	8001bf0 <__gnu_unwind_execute+0x140>
 8001c68:	ac03      	add	r4, sp, #12
 8001c6a:	4643      	mov	r3, r8
 8001c6c:	220e      	movs	r2, #14
 8001c6e:	4641      	mov	r1, r8
 8001c70:	9400      	str	r4, [sp, #0]
 8001c72:	4628      	mov	r0, r5
 8001c74:	f7ff fb00 	bl	8001278 <_Unwind_VRS_Get>
 8001c78:	9400      	str	r4, [sp, #0]
 8001c7a:	4628      	mov	r0, r5
 8001c7c:	4643      	mov	r3, r8
 8001c7e:	220f      	movs	r2, #15
 8001c80:	4641      	mov	r1, r8
 8001c82:	f7ff fb1d 	bl	80012c0 <_Unwind_VRS_Set>
 8001c86:	4640      	mov	r0, r8
 8001c88:	e740      	b.n	8001b0c <__gnu_unwind_execute+0x5c>
 8001c8a:	4630      	mov	r0, r6
 8001c8c:	f7ff fee4 	bl	8001a58 <next_unwind_byte>
 8001c90:	0301      	lsls	r1, r0, #12
 8001c92:	f000 000f 	and.w	r0, r0, #15
 8001c96:	f401 2170 	and.w	r1, r1, #983040	; 0xf0000
 8001c9a:	1c42      	adds	r2, r0, #1
 8001c9c:	2303      	movs	r3, #3
 8001c9e:	430a      	orrs	r2, r1
 8001ca0:	e7a6      	b.n	8001bf0 <__gnu_unwind_execute+0x140>
 8001ca2:	4630      	mov	r0, r6
 8001ca4:	f7ff fed8 	bl	8001a58 <next_unwind_byte>
 8001ca8:	4602      	mov	r2, r0
 8001caa:	2800      	cmp	r0, #0
 8001cac:	f43f af2d 	beq.w	8001b0a <__gnu_unwind_execute+0x5a>
 8001cb0:	f010 03f0 	ands.w	r3, r0, #240	; 0xf0
 8001cb4:	f47f af29 	bne.w	8001b0a <__gnu_unwind_execute+0x5a>
 8001cb8:	2104      	movs	r1, #4
 8001cba:	4628      	mov	r0, r5
 8001cbc:	f7ff fcba 	bl	8001634 <_Unwind_VRS_Pop>
 8001cc0:	2800      	cmp	r0, #0
 8001cc2:	f43f aefc 	beq.w	8001abe <__gnu_unwind_execute+0xe>
 8001cc6:	e720      	b.n	8001b0a <__gnu_unwind_execute+0x5a>
 8001cc8:	f000 020f 	and.w	r2, r0, #15
 8001ccc:	3201      	adds	r2, #1
 8001cce:	2303      	movs	r3, #3
 8001cd0:	f442 2220 	orr.w	r2, r2, #655360	; 0xa0000
 8001cd4:	e78c      	b.n	8001bf0 <__gnu_unwind_execute+0x140>
 8001cd6:	4630      	mov	r0, r6
 8001cd8:	f7ff febe 	bl	8001a58 <next_unwind_byte>
 8001cdc:	f000 02f0 	and.w	r2, r0, #240	; 0xf0
 8001ce0:	f000 030f 	and.w	r3, r0, #15
 8001ce4:	3210      	adds	r2, #16
 8001ce6:	3301      	adds	r3, #1
 8001ce8:	ea43 3202 	orr.w	r2, r3, r2, lsl #12
 8001cec:	e706      	b.n	8001afc <__gnu_unwind_execute+0x4c>
 8001cee:	2300      	movs	r3, #0
 8001cf0:	f10d 090c 	add.w	r9, sp, #12
 8001cf4:	220d      	movs	r2, #13
 8001cf6:	4619      	mov	r1, r3
 8001cf8:	f8cd 9000 	str.w	r9, [sp]
 8001cfc:	4628      	mov	r0, r5
 8001cfe:	f7ff fabb 	bl	8001278 <_Unwind_VRS_Get>
 8001d02:	4630      	mov	r0, r6
 8001d04:	f7ff fea8 	bl	8001a58 <next_unwind_byte>
 8001d08:	0602      	lsls	r2, r0, #24
 8001d0a:	f04f 0702 	mov.w	r7, #2
 8001d0e:	d50c      	bpl.n	8001d2a <__gnu_unwind_execute+0x27a>
 8001d10:	9b03      	ldr	r3, [sp, #12]
 8001d12:	f000 007f 	and.w	r0, r0, #127	; 0x7f
 8001d16:	40b8      	lsls	r0, r7
 8001d18:	4403      	add	r3, r0
 8001d1a:	4630      	mov	r0, r6
 8001d1c:	9303      	str	r3, [sp, #12]
 8001d1e:	f7ff fe9b 	bl	8001a58 <next_unwind_byte>
 8001d22:	0603      	lsls	r3, r0, #24
 8001d24:	f107 0707 	add.w	r7, r7, #7
 8001d28:	d4f2      	bmi.n	8001d10 <__gnu_unwind_execute+0x260>
 8001d2a:	9b03      	ldr	r3, [sp, #12]
 8001d2c:	f8cd 9000 	str.w	r9, [sp]
 8001d30:	f000 047f 	and.w	r4, r0, #127	; 0x7f
 8001d34:	f503 7201 	add.w	r2, r3, #516	; 0x204
 8001d38:	40bc      	lsls	r4, r7
 8001d3a:	2300      	movs	r3, #0
 8001d3c:	4414      	add	r4, r2
 8001d3e:	4619      	mov	r1, r3
 8001d40:	220d      	movs	r2, #13
 8001d42:	4628      	mov	r0, r5
 8001d44:	9403      	str	r4, [sp, #12]
 8001d46:	f7ff fabb 	bl	80012c0 <_Unwind_VRS_Set>
 8001d4a:	e6b8      	b.n	8001abe <__gnu_unwind_execute+0xe>

08001d4c <__gnu_unwind_frame>:
 8001d4c:	b510      	push	{r4, lr}
 8001d4e:	6cc2      	ldr	r2, [r0, #76]	; 0x4c
 8001d50:	b084      	sub	sp, #16
 8001d52:	6853      	ldr	r3, [r2, #4]
 8001d54:	2403      	movs	r4, #3
 8001d56:	f88d 400c 	strb.w	r4, [sp, #12]
 8001d5a:	021b      	lsls	r3, r3, #8
 8001d5c:	f102 0408 	add.w	r4, r2, #8
 8001d60:	4608      	mov	r0, r1
 8001d62:	79d2      	ldrb	r2, [r2, #7]
 8001d64:	9301      	str	r3, [sp, #4]
 8001d66:	a901      	add	r1, sp, #4
 8001d68:	9402      	str	r4, [sp, #8]
 8001d6a:	f88d 200d 	strb.w	r2, [sp, #13]
 8001d6e:	f7ff fe9f 	bl	8001ab0 <__gnu_unwind_execute>
 8001d72:	b004      	add	sp, #16
 8001d74:	bd10      	pop	{r4, pc}
 8001d76:	bf00      	nop

08001d78 <_Unwind_GetRegionStart>:
 8001d78:	b508      	push	{r3, lr}
 8001d7a:	f7ff fe97 	bl	8001aac <unwind_UCB_from_context>
 8001d7e:	6c80      	ldr	r0, [r0, #72]	; 0x48
 8001d80:	bd08      	pop	{r3, pc}
 8001d82:	bf00      	nop

08001d84 <_Unwind_GetLanguageSpecificData>:
 8001d84:	b508      	push	{r3, lr}
 8001d86:	f7ff fe91 	bl	8001aac <unwind_UCB_from_context>
 8001d8a:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
 8001d8c:	79c3      	ldrb	r3, [r0, #7]
 8001d8e:	3302      	adds	r3, #2
 8001d90:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 8001d94:	bd08      	pop	{r3, pc}
 8001d96:	bf00      	nop

08001d98 <__aeabi_idiv0>:
 8001d98:	4770      	bx	lr
 8001d9a:	bf00      	nop

08001d9c <_ZN15Adafruit_BME680C1Ev>:
  _BME680_SoftwareSPI_SCK = -1;
  _filterEnabled = _tempEnabled = _humEnabled = _presEnabled = _gasEnabled =
      false;
}*/

Adafruit_BME680::Adafruit_BME680()
 8001d9c:	b480      	push	{r7}
 8001d9e:	b083      	sub	sp, #12
 8001da0:	af00      	add	r7, sp, #0
 8001da2:	6078      	str	r0, [r7, #4]
    : _cs(-1), _meas_start(0), _meas_period(0) {
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	22ff      	movs	r2, #255	; 0xff
 8001da8:	771a      	strb	r2, [r3, #28]
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	2200      	movs	r2, #0
 8001dae:	621a      	str	r2, [r3, #32]
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	2200      	movs	r2, #0
 8001db4:	849a      	strh	r2, [r3, #36]	; 0x24
  //_wire = theWire;
  _BME680_SoftwareSPI_MOSI = -1;
 8001db6:	4b11      	ldr	r3, [pc, #68]	; (8001dfc <_ZN15Adafruit_BME680C1Ev+0x60>)
 8001db8:	22ff      	movs	r2, #255	; 0xff
 8001dba:	701a      	strb	r2, [r3, #0]
  _BME680_SoftwareSPI_MISO = -1;
 8001dbc:	4b10      	ldr	r3, [pc, #64]	; (8001e00 <_ZN15Adafruit_BME680C1Ev+0x64>)
 8001dbe:	22ff      	movs	r2, #255	; 0xff
 8001dc0:	701a      	strb	r2, [r3, #0]
  _BME680_SoftwareSPI_SCK = -1;
 8001dc2:	4b10      	ldr	r3, [pc, #64]	; (8001e04 <_ZN15Adafruit_BME680C1Ev+0x68>)
 8001dc4:	22ff      	movs	r2, #255	; 0xff
 8001dc6:	701a      	strb	r2, [r3, #0]
  _filterEnabled = _tempEnabled = _humEnabled = _presEnabled = _gasEnabled =
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	2200      	movs	r2, #0
 8001dcc:	751a      	strb	r2, [r3, #20]
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	7d1a      	ldrb	r2, [r3, #20]
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	74da      	strb	r2, [r3, #19]
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	7cda      	ldrb	r2, [r3, #19]
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	749a      	strb	r2, [r3, #18]
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	7c9a      	ldrb	r2, [r3, #18]
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	745a      	strb	r2, [r3, #17]
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	7c5a      	ldrb	r2, [r3, #17]
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	741a      	strb	r2, [r3, #16]
      false;
}
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	4618      	mov	r0, r3
 8001df2:	370c      	adds	r7, #12
 8001df4:	46bd      	mov	sp, r7
 8001df6:	bc80      	pop	{r7}
 8001df8:	4770      	bx	lr
 8001dfa:	bf00      	nop
 8001dfc:	2000024c 	.word	0x2000024c
 8001e00:	2000024d 	.word	0x2000024d
 8001e04:	2000024e 	.word	0x2000024e

08001e08 <_Z5i2cOkv>:
{
	__HAL_TIM_SET_COUNTER(&htim1,0);  // set the counter value a 0
	while (__HAL_TIM_GET_COUNTER(&htim1) < us);  // wait for the counter to reach the us input in the parameter
}

bool i2cOk() {
 8001e08:	b580      	push	{r7, lr}
 8001e0a:	af00      	add	r7, sp, #0
	i2cOk_ii = 0;
 8001e0c:	4b06      	ldr	r3, [pc, #24]	; (8001e28 <_Z5i2cOkv+0x20>)
 8001e0e:	2200      	movs	r2, #0
 8001e10:	601a      	str	r2, [r3, #0]
	i2cOk_ret = true;
 8001e12:	4b06      	ldr	r3, [pc, #24]	; (8001e2c <_Z5i2cOkv+0x24>)
 8001e14:	2201      	movs	r2, #1
 8001e16:	701a      	strb	r2, [r3, #0]
	HAL_Delay(100);
 8001e18:	2064      	movs	r0, #100	; 0x64
 8001e1a:	f003 faae 	bl	800537a <HAL_Delay>
	return(i2cOk_ret);
 8001e1e:	4b03      	ldr	r3, [pc, #12]	; (8001e2c <_Z5i2cOkv+0x24>)
 8001e20:	781b      	ldrb	r3, [r3, #0]
//			printf( "i2cOk() i2cOk_ii: %d \n", i2cOk_ii );
			break;
		}
	}
	return(i2cOk_ret);
}
 8001e22:	4618      	mov	r0, r3
 8001e24:	bd80      	pop	{r7, pc}
 8001e26:	bf00      	nop
 8001e28:	20000250 	.word	0x20000250
 8001e2c:	20000000 	.word	0x20000000

08001e30 <_ZN13SFE_UBLOX_GPSC1Ev>:

SFE_UBLOX_GPS::SFE_UBLOX_GPS(void)
 8001e30:	b480      	push	{r7}
 8001e32:	b083      	sub	sp, #12
 8001e34:	af00      	add	r7, sp, #0
 8001e36:	6078      	str	r0, [r7, #4]
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	22ff      	movs	r2, #255	; 0xff
 8001e3c:	701a      	strb	r2, [r3, #0]
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	2200      	movs	r2, #0
 8001e42:	f8a3 20f4 	strh.w	r2, [r3, #244]	; 0xf4
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	2200      	movs	r2, #0
 8001e4a:	f883 2234 	strb.w	r2, [r3, #564]	; 0x234
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	2200      	movs	r2, #0
 8001e52:	f883 2235 	strb.w	r2, [r3, #565]	; 0x235
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	2200      	movs	r2, #0
 8001e5a:	f883 2236 	strb.w	r2, [r3, #566]	; 0x236
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	2242      	movs	r2, #66	; 0x42
 8001e62:	f883 2237 	strb.w	r2, [r3, #567]	; 0x237
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	2200      	movs	r2, #0
 8001e6a:	f883 2238 	strb.w	r2, [r3, #568]	; 0x238
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	2200      	movs	r2, #0
 8001e72:	f883 2239 	strb.w	r2, [r3, #569]	; 0x239
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	2200      	movs	r2, #0
 8001e7a:	f883 2340 	strb.w	r2, [r3, #832]	; 0x340
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	2200      	movs	r2, #0
 8001e82:	f883 2341 	strb.w	r2, [r3, #833]	; 0x341
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	2200      	movs	r2, #0
 8001e8a:	f8a3 2342 	strh.w	r2, [r3, #834]	; 0x342
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	2200      	movs	r2, #0
 8001e92:	f8a3 2344 	strh.w	r2, [r3, #836]	; 0x344
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	2200      	movs	r2, #0
 8001e9a:	f8a3 2346 	strh.w	r2, [r3, #838]	; 0x346
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	f203 223a 	addw	r2, r3, #570	; 0x23a
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	f8c3 2348 	str.w	r2, [r3, #840]	; 0x348
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	2200      	movs	r2, #0
 8001eae:	f883 234c 	strb.w	r2, [r3, #844]	; 0x34c
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	2200      	movs	r2, #0
 8001eb6:	f883 234d 	strb.w	r2, [r3, #845]	; 0x34d
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	2202      	movs	r2, #2
 8001ebe:	f883 234e 	strb.w	r2, [r3, #846]	; 0x34e
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	2202      	movs	r2, #2
 8001ec6:	f883 234f 	strb.w	r2, [r3, #847]	; 0x34f
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	2200      	movs	r2, #0
 8001ece:	f883 2350 	strb.w	r2, [r3, #848]	; 0x350
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	2200      	movs	r2, #0
 8001ed6:	f883 2351 	strb.w	r2, [r3, #849]	; 0x351
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	2200      	movs	r2, #0
 8001ede:	f8a3 2352 	strh.w	r2, [r3, #850]	; 0x352
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	2200      	movs	r2, #0
 8001ee6:	f8a3 2354 	strh.w	r2, [r3, #852]	; 0x354
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	2200      	movs	r2, #0
 8001eee:	f8a3 2356 	strh.w	r2, [r3, #854]	; 0x356
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	f503 720f 	add.w	r2, r3, #572	; 0x23c
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	f8c3 2358 	str.w	r2, [r3, #856]	; 0x358
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	2200      	movs	r2, #0
 8001f02:	f883 235c 	strb.w	r2, [r3, #860]	; 0x35c
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	2200      	movs	r2, #0
 8001f0a:	f883 235d 	strb.w	r2, [r3, #861]	; 0x35d
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	2202      	movs	r2, #2
 8001f12:	f883 235e 	strb.w	r2, [r3, #862]	; 0x35e
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	2202      	movs	r2, #2
 8001f1a:	f883 235f 	strb.w	r2, [r3, #863]	; 0x35f
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	2200      	movs	r2, #0
 8001f22:	f883 2360 	strb.w	r2, [r3, #864]	; 0x360
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	2200      	movs	r2, #0
 8001f2a:	f883 2361 	strb.w	r2, [r3, #865]	; 0x361
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	2200      	movs	r2, #0
 8001f32:	f8a3 2362 	strh.w	r2, [r3, #866]	; 0x362
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	2200      	movs	r2, #0
 8001f3a:	f8a3 2364 	strh.w	r2, [r3, #868]	; 0x364
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	2200      	movs	r2, #0
 8001f42:	f8a3 2366 	strh.w	r2, [r3, #870]	; 0x366
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	f503 724f 	add.w	r2, r3, #828	; 0x33c
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	f8c3 2368 	str.w	r2, [r3, #872]	; 0x368
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	2200      	movs	r2, #0
 8001f56:	f883 236c 	strb.w	r2, [r3, #876]	; 0x36c
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	2200      	movs	r2, #0
 8001f5e:	f883 236d 	strb.w	r2, [r3, #877]	; 0x36d
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	2202      	movs	r2, #2
 8001f66:	f883 236e 	strb.w	r2, [r3, #878]	; 0x36e
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	2202      	movs	r2, #2
 8001f6e:	f883 236f 	strb.w	r2, [r3, #879]	; 0x36f
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	2200      	movs	r2, #0
 8001f76:	f883 2370 	strb.w	r2, [r3, #880]	; 0x370
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	2202      	movs	r2, #2
 8001f7e:	f883 2371 	strb.w	r2, [r3, #881]	; 0x371
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	2264      	movs	r2, #100	; 0x64
 8001f86:	f883 2372 	strb.w	r2, [r3, #882]	; 0x372
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	2200      	movs	r2, #0
 8001f8e:	f8c3 2374 	str.w	r2, [r3, #884]	; 0x374
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	2200      	movs	r2, #0
 8001f96:	f883 2378 	strb.w	r2, [r3, #888]	; 0x378
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	2201      	movs	r2, #1
 8001f9e:	f883 2379 	strb.w	r2, [r3, #889]	; 0x379
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	2200      	movs	r2, #0
 8001fa6:	f883 237a 	strb.w	r2, [r3, #890]	; 0x37a
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	2201      	movs	r2, #1
 8001fae:	f883 237b 	strb.w	r2, [r3, #891]	; 0x37b
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	2200      	movs	r2, #0
 8001fb6:	f883 237c 	strb.w	r2, [r3, #892]	; 0x37c
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	2201      	movs	r2, #1
 8001fbe:	f883 237d 	strb.w	r2, [r3, #893]	; 0x37d
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	2200      	movs	r2, #0
 8001fc6:	f883 237e 	strb.w	r2, [r3, #894]	; 0x37e
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	2201      	movs	r2, #1
 8001fce:	f883 237f 	strb.w	r2, [r3, #895]	; 0x37f
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	2200      	movs	r2, #0
 8001fd6:	f883 2380 	strb.w	r2, [r3, #896]	; 0x380
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	2201      	movs	r2, #1
 8001fde:	f883 2381 	strb.w	r2, [r3, #897]	; 0x381
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	2200      	movs	r2, #0
 8001fe6:	f883 2382 	strb.w	r2, [r3, #898]	; 0x382
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	2201      	movs	r2, #1
 8001fee:	f883 2383 	strb.w	r2, [r3, #899]	; 0x383
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	2200      	movs	r2, #0
 8001ff6:	f8a3 2398 	strh.w	r2, [r3, #920]	; 0x398
{
  // Constructor
  currentGeofenceParams.numFences = 0; // Zero the number of geofences currently in use
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	2200      	movs	r2, #0
 8001ffe:	711a      	strb	r2, [r3, #4]
  moduleQueried.versionNumber = false;
 8002000:	687a      	ldr	r2, [r7, #4]
 8002002:	f892 338c 	ldrb.w	r3, [r2, #908]	; 0x38c
 8002006:	f36f 03c3 	bfc	r3, #3, #1
 800200a:	f882 338c 	strb.w	r3, [r2, #908]	; 0x38c
  // #elif defined(ARDUINO_ARCH_ESP32)

  // i2cTransactionSize = 32; //The ESP32 has an I2C buffer length of 128. We reduce it to 32 bytes to increase stability with the module

  // #endif
}
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	4618      	mov	r0, r3
 8002012:	370c      	adds	r7, #12
 8002014:	46bd      	mov	sp, r7
 8002016:	bc80      	pop	{r7}
 8002018:	4770      	bx	lr

0800201a <_ZN13SFE_UBLOX_GPS5beginEh>:

//Initialize the Serial port
//boolean SFE_UBLOX_GPS::begin(TwoWire &wirePort, uint8_t deviceAddress)
boolean SFE_UBLOX_GPS::begin(uint8_t deviceAddress)
{
 800201a:	b580      	push	{r7, lr}
 800201c:	b082      	sub	sp, #8
 800201e:	af00      	add	r7, sp, #0
 8002020:	6078      	str	r0, [r7, #4]
 8002022:	460b      	mov	r3, r1
 8002024:	70fb      	strb	r3, [r7, #3]
  commType = COMM_TYPE_I2C;
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	2200      	movs	r2, #0
 800202a:	f883 2236 	strb.w	r2, [r3, #566]	; 0x236
  //We're moving away from the practice of starting Wire hardware in a library. This is to avoid cross platform issues.
  //ie, there are some platforms that don't handle multiple starts to the wire hardware. Also, every time you start the wire
  //hardware the clock speed reverts back to 100kHz regardless of previous Wire.setClocks().
  //_i2cPort->begin();

  _gpsI2Caddress = deviceAddress; //Store the I2C address from user
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	78fa      	ldrb	r2, [r7, #3]
 8002032:	f883 2237 	strb.w	r2, [r3, #567]	; 0x237

  return (isConnected());
 8002036:	f240 414c 	movw	r1, #1100	; 0x44c
 800203a:	6878      	ldr	r0, [r7, #4]
 800203c:	f001 fbfa 	bl	8003834 <_ZN13SFE_UBLOX_GPS11isConnectedEt>
 8002040:	4603      	mov	r3, r0
}
 8002042:	4618      	mov	r0, r3
 8002044:	3708      	adds	r7, #8
 8002046:	46bd      	mov	sp, r7
 8002048:	bd80      	pop	{r7, pc}

0800204a <_ZN13SFE_UBLOX_GPS18checkUbloxInternalEP9ubxPackethh>:
  return checkUbloxInternal(&packetCfg, requestedClass, requestedID);
}

//Called regularly to check for available bytes on the user' specified port
boolean SFE_UBLOX_GPS::checkUbloxInternal(ubxPacket *incomingUBX, uint8_t requestedClass, uint8_t requestedID)
{
 800204a:	b580      	push	{r7, lr}
 800204c:	b084      	sub	sp, #16
 800204e:	af00      	add	r7, sp, #0
 8002050:	60f8      	str	r0, [r7, #12]
 8002052:	60b9      	str	r1, [r7, #8]
 8002054:	4611      	mov	r1, r2
 8002056:	461a      	mov	r2, r3
 8002058:	460b      	mov	r3, r1
 800205a:	71fb      	strb	r3, [r7, #7]
 800205c:	4613      	mov	r3, r2
 800205e:	71bb      	strb	r3, [r7, #6]
  if (commType == COMM_TYPE_I2C) {
 8002060:	68fb      	ldr	r3, [r7, #12]
 8002062:	f893 3236 	ldrb.w	r3, [r3, #566]	; 0x236
 8002066:	2b00      	cmp	r3, #0
 8002068:	d107      	bne.n	800207a <_ZN13SFE_UBLOX_GPS18checkUbloxInternalEP9ubxPackethh+0x30>
    return (checkUbloxI2C(incomingUBX, requestedClass, requestedID));
 800206a:	79bb      	ldrb	r3, [r7, #6]
 800206c:	79fa      	ldrb	r2, [r7, #7]
 800206e:	68b9      	ldr	r1, [r7, #8]
 8002070:	68f8      	ldr	r0, [r7, #12]
 8002072:	f000 f807 	bl	8002084 <_ZN13SFE_UBLOX_GPS13checkUbloxI2CEP9ubxPackethh>
 8002076:	4603      	mov	r3, r0
 8002078:	e000      	b.n	800207c <_ZN13SFE_UBLOX_GPS18checkUbloxInternalEP9ubxPackethh+0x32>
	} else if (commType == COMM_TYPE_SERIAL) {
    //return (checkUbloxSerial(incomingUBX, requestedClass, requestedID));
	}
  return false;
 800207a:	2300      	movs	r3, #0
}
 800207c:	4618      	mov	r0, r3
 800207e:	3710      	adds	r7, #16
 8002080:	46bd      	mov	sp, r7
 8002082:	bd80      	pop	{r7, pc}

08002084 <_ZN13SFE_UBLOX_GPS13checkUbloxI2CEP9ubxPackethh>:

//Polls I2C for data, passing any new bytes to process()
//Returns true if new bytes are available
boolean SFE_UBLOX_GPS::checkUbloxI2C(ubxPacket *incomingUBX, uint8_t requestedClass, uint8_t requestedID)
{
 8002084:	b580      	push	{r7, lr}
 8002086:	b0aa      	sub	sp, #168	; 0xa8
 8002088:	af02      	add	r7, sp, #8
 800208a:	60f8      	str	r0, [r7, #12]
 800208c:	60b9      	str	r1, [r7, #8]
 800208e:	4611      	mov	r1, r2
 8002090:	461a      	mov	r2, r3
 8002092:	460b      	mov	r3, r1
 8002094:	71fb      	strb	r3, [r7, #7]
 8002096:	4613      	mov	r3, r2
 8002098:	71bb      	strb	r3, [r7, #6]
//#define I2CADR  0x42 // 0x60
//HAL_StatusTypeDef HalState;
uint8_t i2cData[6];
uint8_t i2cDataXX[] = {0,0};
 800209a:	2300      	movs	r3, #0
 800209c:	f8a7 3090 	strh.w	r3, [r7, #144]	; 0x90
uint8_t i2cRecvData[0X80]; // 2 * 16 * 4 bytes
  //if ( millis() - lastCheck >= i2cPollingWait)
  if ( HAL_GetTick() - lastCheck >= i2cPollingWait)
 80020a0:	f003 f964 	bl	800536c <HAL_GetTick>
 80020a4:	4602      	mov	r2, r0
 80020a6:	68fb      	ldr	r3, [r7, #12]
 80020a8:	f8d3 3374 	ldr.w	r3, [r3, #884]	; 0x374
 80020ac:	1ad3      	subs	r3, r2, r3
 80020ae:	68fa      	ldr	r2, [r7, #12]
 80020b0:	f892 2372 	ldrb.w	r2, [r2, #882]	; 0x372
 80020b4:	4293      	cmp	r3, r2
 80020b6:	bf2c      	ite	cs
 80020b8:	2301      	movcs	r3, #1
 80020ba:	2300      	movcc	r3, #0
 80020bc:	b2db      	uxtb	r3, r3
 80020be:	2b00      	cmp	r3, #0
 80020c0:	f000 80ae 	beq.w	8002220 <_ZN13SFE_UBLOX_GPS13checkUbloxI2CEP9ubxPackethh+0x19c>
    //if (_i2cPort->endTransmission(false) != 0) //Send a restart command. Do not release bus.
    //  return (false);                          //Sensor did not ACK

		//HAL_I2C_Master_Transmit( &hi2c2, ( 0x30 << 1 ), i2cDataXX, 1, 10 );
			
		i2cData[0] = 0xFD;
 80020c4:	23fd      	movs	r3, #253	; 0xfd
 80020c6:	f887 3094 	strb.w	r3, [r7, #148]	; 0x94
		HalStateX = HAL_I2C_Master_Seq_Transmit_DMA( &hi2c1, ( I2CADR << 1 ), i2cData, 1, I2C_FIRST_FRAME );
 80020ca:	f107 0294 	add.w	r2, r7, #148	; 0x94
 80020ce:	2300      	movs	r3, #0
 80020d0:	9300      	str	r3, [sp, #0]
 80020d2:	2301      	movs	r3, #1
 80020d4:	2184      	movs	r1, #132	; 0x84
 80020d6:	4855      	ldr	r0, [pc, #340]	; (800222c <_ZN13SFE_UBLOX_GPS13checkUbloxI2CEP9ubxPackethh+0x1a8>)
 80020d8:	f006 f990 	bl	80083fc <HAL_I2C_Master_Seq_Transmit_DMA>
 80020dc:	4603      	mov	r3, r0
 80020de:	461a      	mov	r2, r3
 80020e0:	4b53      	ldr	r3, [pc, #332]	; (8002230 <_ZN13SFE_UBLOX_GPS13checkUbloxI2CEP9ubxPackethh+0x1ac>)
 80020e2:	701a      	strb	r2, [r3, #0]
		i2cOk();
 80020e4:	f7ff fe90 	bl	8001e08 <_Z5i2cOkv>
    //if (_i2cPort->available())
    {
      //uint8_t msb = _i2cPort->read();
      //uint8_t lsb = _i2cPort->read();

			HalStateX = HAL_I2C_Master_Seq_Receive_DMA( &hi2c1, ( I2CADR << 1 ) | 1, i2cRecvData, 2, I2C_LAST_FRAME );
 80020e8:	f107 0210 	add.w	r2, r7, #16
 80020ec:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80020f0:	9300      	str	r3, [sp, #0]
 80020f2:	2302      	movs	r3, #2
 80020f4:	2185      	movs	r1, #133	; 0x85
 80020f6:	484d      	ldr	r0, [pc, #308]	; (800222c <_ZN13SFE_UBLOX_GPS13checkUbloxI2CEP9ubxPackethh+0x1a8>)
 80020f8:	f006 fa84 	bl	8008604 <HAL_I2C_Master_Seq_Receive_DMA>
 80020fc:	4603      	mov	r3, r0
 80020fe:	461a      	mov	r2, r3
 8002100:	4b4b      	ldr	r3, [pc, #300]	; (8002230 <_ZN13SFE_UBLOX_GPS13checkUbloxI2CEP9ubxPackethh+0x1ac>)
 8002102:	701a      	strb	r2, [r3, #0]
			i2cOk();
 8002104:	f7ff fe80 	bl	8001e08 <_Z5i2cOkv>

      uint8_t msb = i2cRecvData[0];
 8002108:	7c3b      	ldrb	r3, [r7, #16]
 800210a:	f887 309b 	strb.w	r3, [r7, #155]	; 0x9b
      uint8_t lsb = i2cRecvData[1];
 800210e:	7c7b      	ldrb	r3, [r7, #17]
 8002110:	f887 309a 	strb.w	r3, [r7, #154]	; 0x9a

      if (lsb == 0xFF)
 8002114:	f897 309a 	ldrb.w	r3, [r7, #154]	; 0x9a
 8002118:	2bff      	cmp	r3, #255	; 0xff
 800211a:	d107      	bne.n	800212c <_ZN13SFE_UBLOX_GPS13checkUbloxI2CEP9ubxPackethh+0xa8>
			{
        //I believe this is a u-blox bug. Device should never present an 0xFF.
        //lastCheck = millis(); //Put off checking to avoid I2C bus traffic
        lastCheck = HAL_GetTick(); //Put off checking to avoid I2C bus traffic
 800211c:	f003 f926 	bl	800536c <HAL_GetTick>
 8002120:	4602      	mov	r2, r0
 8002122:	68fb      	ldr	r3, [r7, #12]
 8002124:	f8c3 2374 	str.w	r2, [r3, #884]	; 0x374
        return (false);
 8002128:	2300      	movs	r3, #0
 800212a:	e07a      	b.n	8002222 <_ZN13SFE_UBLOX_GPS13checkUbloxI2CEP9ubxPackethh+0x19e>
      }
      bytesAvailable = (uint16_t)msb << 8 | lsb;
 800212c:	f897 309b 	ldrb.w	r3, [r7, #155]	; 0x9b
 8002130:	021b      	lsls	r3, r3, #8
 8002132:	b21a      	sxth	r2, r3
 8002134:	f897 309a 	ldrb.w	r3, [r7, #154]	; 0x9a
 8002138:	b21b      	sxth	r3, r3
 800213a:	4313      	orrs	r3, r2
 800213c:	b21b      	sxth	r3, r3
 800213e:	b29a      	uxth	r2, r3
 8002140:	4b3c      	ldr	r3, [pc, #240]	; (8002234 <_ZN13SFE_UBLOX_GPS13checkUbloxI2CEP9ubxPackethh+0x1b0>)
 8002142:	801a      	strh	r2, [r3, #0]
    }

    if (bytesAvailable == 0)
 8002144:	4b3b      	ldr	r3, [pc, #236]	; (8002234 <_ZN13SFE_UBLOX_GPS13checkUbloxI2CEP9ubxPackethh+0x1b0>)
 8002146:	881b      	ldrh	r3, [r3, #0]
 8002148:	2b00      	cmp	r3, #0
 800214a:	d107      	bne.n	800215c <_ZN13SFE_UBLOX_GPS13checkUbloxI2CEP9ubxPackethh+0xd8>
    {
      //lastCheck = millis(); //Put off checking to avoid I2C bus traffic
      lastCheck = HAL_GetTick(); //Put off checking to avoid I2C bus traffic
 800214c:	f003 f90e 	bl	800536c <HAL_GetTick>
 8002150:	4602      	mov	r2, r0
 8002152:	68fb      	ldr	r3, [r7, #12]
 8002154:	f8c3 2374 	str.w	r2, [r3, #884]	; 0x374
      return (false);
 8002158:	2300      	movs	r3, #0
 800215a:	e062      	b.n	8002222 <_ZN13SFE_UBLOX_GPS13checkUbloxI2CEP9ubxPackethh+0x19e>
    }

    //Check for undocumented bit error. We found this doing logic scans.
    //This error is rare but if we incorrectly interpret the first bit of the two 'data available' bytes as 1
    //then we have far too many bytes to check. May be related to I2C setup time violations: https://github.com/sparkfun/SparkFun_Ublox_Arduino_Library/issues/40
    if (bytesAvailable & ((uint16_t)1 << 15))
 800215c:	4b35      	ldr	r3, [pc, #212]	; (8002234 <_ZN13SFE_UBLOX_GPS13checkUbloxI2CEP9ubxPackethh+0x1b0>)
 800215e:	881b      	ldrh	r3, [r3, #0]
 8002160:	b21b      	sxth	r3, r3
 8002162:	2b00      	cmp	r3, #0
 8002164:	da06      	bge.n	8002174 <_ZN13SFE_UBLOX_GPS13checkUbloxI2CEP9ubxPackethh+0xf0>
    {
      //Clear the MSbit
      bytesAvailable &= ~((uint16_t)1 << 15);
 8002166:	4b33      	ldr	r3, [pc, #204]	; (8002234 <_ZN13SFE_UBLOX_GPS13checkUbloxI2CEP9ubxPackethh+0x1b0>)
 8002168:	881b      	ldrh	r3, [r3, #0]
 800216a:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800216e:	b29a      	uxth	r2, r3
 8002170:	4b30      	ldr	r3, [pc, #192]	; (8002234 <_ZN13SFE_UBLOX_GPS13checkUbloxI2CEP9ubxPackethh+0x1b0>)
 8002172:	801a      	strh	r2, [r3, #0]
    }

		if (bytesAvailable > 1 && bytesAvailable <= 0xFF ) {
 8002174:	4b2f      	ldr	r3, [pc, #188]	; (8002234 <_ZN13SFE_UBLOX_GPS13checkUbloxI2CEP9ubxPackethh+0x1b0>)
 8002176:	881b      	ldrh	r3, [r3, #0]
 8002178:	2b01      	cmp	r3, #1
 800217a:	d944      	bls.n	8002206 <_ZN13SFE_UBLOX_GPS13checkUbloxI2CEP9ubxPackethh+0x182>
 800217c:	4b2d      	ldr	r3, [pc, #180]	; (8002234 <_ZN13SFE_UBLOX_GPS13checkUbloxI2CEP9ubxPackethh+0x1b0>)
 800217e:	881b      	ldrh	r3, [r3, #0]
 8002180:	2bff      	cmp	r3, #255	; 0xff
 8002182:	d840      	bhi.n	8002206 <_ZN13SFE_UBLOX_GPS13checkUbloxI2CEP9ubxPackethh+0x182>
			i2cData[0] = 0xFF;
 8002184:	23ff      	movs	r3, #255	; 0xff
 8002186:	f887 3094 	strb.w	r3, [r7, #148]	; 0x94
			HalStateX = HAL_I2C_Master_Seq_Transmit_DMA( &hi2c1, ( I2CADR << 1 ), i2cData, 1, I2C_FIRST_FRAME );
 800218a:	f107 0294 	add.w	r2, r7, #148	; 0x94
 800218e:	2300      	movs	r3, #0
 8002190:	9300      	str	r3, [sp, #0]
 8002192:	2301      	movs	r3, #1
 8002194:	2184      	movs	r1, #132	; 0x84
 8002196:	4825      	ldr	r0, [pc, #148]	; (800222c <_ZN13SFE_UBLOX_GPS13checkUbloxI2CEP9ubxPackethh+0x1a8>)
 8002198:	f006 f930 	bl	80083fc <HAL_I2C_Master_Seq_Transmit_DMA>
 800219c:	4603      	mov	r3, r0
 800219e:	461a      	mov	r2, r3
 80021a0:	4b23      	ldr	r3, [pc, #140]	; (8002230 <_ZN13SFE_UBLOX_GPS13checkUbloxI2CEP9ubxPackethh+0x1ac>)
 80021a2:	701a      	strb	r2, [r3, #0]
			i2cOk();
 80021a4:	f7ff fe30 	bl	8001e08 <_Z5i2cOkv>
			
			HalStateX = HAL_I2C_Master_Seq_Receive_DMA( &hi2c1, ( I2CADR << 1 ) | 1, i2cRecvData, bytesAvailable, I2C_LAST_FRAME );
 80021a8:	4b22      	ldr	r3, [pc, #136]	; (8002234 <_ZN13SFE_UBLOX_GPS13checkUbloxI2CEP9ubxPackethh+0x1b0>)
 80021aa:	881b      	ldrh	r3, [r3, #0]
 80021ac:	f107 0210 	add.w	r2, r7, #16
 80021b0:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80021b4:	9100      	str	r1, [sp, #0]
 80021b6:	2185      	movs	r1, #133	; 0x85
 80021b8:	481c      	ldr	r0, [pc, #112]	; (800222c <_ZN13SFE_UBLOX_GPS13checkUbloxI2CEP9ubxPackethh+0x1a8>)
 80021ba:	f006 fa23 	bl	8008604 <HAL_I2C_Master_Seq_Receive_DMA>
 80021be:	4603      	mov	r3, r0
 80021c0:	461a      	mov	r2, r3
 80021c2:	4b1b      	ldr	r3, [pc, #108]	; (8002230 <_ZN13SFE_UBLOX_GPS13checkUbloxI2CEP9ubxPackethh+0x1ac>)
 80021c4:	701a      	strb	r2, [r3, #0]
			if ( ! i2cOk() )
 80021c6:	f7ff fe1f 	bl	8001e08 <_Z5i2cOkv>
				;
			
			for ( int i = 0; i < bytesAvailable; i++ ) {
 80021ca:	2300      	movs	r3, #0
 80021cc:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80021d0:	4b18      	ldr	r3, [pc, #96]	; (8002234 <_ZN13SFE_UBLOX_GPS13checkUbloxI2CEP9ubxPackethh+0x1b0>)
 80021d2:	881b      	ldrh	r3, [r3, #0]
 80021d4:	461a      	mov	r2, r3
 80021d6:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80021da:	4293      	cmp	r3, r2
 80021dc:	da13      	bge.n	8002206 <_ZN13SFE_UBLOX_GPS13checkUbloxI2CEP9ubxPackethh+0x182>
				process(i2cRecvData[i], incomingUBX, requestedClass, requestedID); //Process this valid character
 80021de:	f107 0210 	add.w	r2, r7, #16
 80021e2:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80021e6:	4413      	add	r3, r2
 80021e8:	7819      	ldrb	r1, [r3, #0]
 80021ea:	79fa      	ldrb	r2, [r7, #7]
 80021ec:	79bb      	ldrb	r3, [r7, #6]
 80021ee:	9300      	str	r3, [sp, #0]
 80021f0:	4613      	mov	r3, r2
 80021f2:	68ba      	ldr	r2, [r7, #8]
 80021f4:	68f8      	ldr	r0, [r7, #12]
 80021f6:	f000 f81f 	bl	8002238 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh>
			for ( int i = 0; i < bytesAvailable; i++ ) {
 80021fa:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80021fe:	3301      	adds	r3, #1
 8002200:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8002204:	e7e4      	b.n	80021d0 <_ZN13SFE_UBLOX_GPS13checkUbloxI2CEP9ubxPackethh+0x14c>
			}
			
		}
		if (bytesAvailable > 0xFF ) {
 8002206:	4b0b      	ldr	r3, [pc, #44]	; (8002234 <_ZN13SFE_UBLOX_GPS13checkUbloxI2CEP9ubxPackethh+0x1b0>)
 8002208:	881b      	ldrh	r3, [r3, #0]
 800220a:	2bff      	cmp	r3, #255	; 0xff
 800220c:	d908      	bls.n	8002220 <_ZN13SFE_UBLOX_GPS13checkUbloxI2CEP9ubxPackethh+0x19c>
			HAL_I2C_Master_Transmit( &hi2c1, ( 0x33 << 1 ), i2cDataXX, 1, 10 );
 800220e:	f107 0290 	add.w	r2, r7, #144	; 0x90
 8002212:	230a      	movs	r3, #10
 8002214:	9300      	str	r3, [sp, #0]
 8002216:	2301      	movs	r3, #1
 8002218:	2166      	movs	r1, #102	; 0x66
 800221a:	4804      	ldr	r0, [pc, #16]	; (800222c <_ZN13SFE_UBLOX_GPS13checkUbloxI2CEP9ubxPackethh+0x1a8>)
 800221c:	f005 fffa 	bl	8008214 <HAL_I2C_Master_Transmit>

      bytesAvailable -= bytesToRead;
    }*/
  }

  return (true);
 8002220:	2301      	movs	r3, #1

} //end checkUbloxI2C()
 8002222:	4618      	mov	r0, r3
 8002224:	37a0      	adds	r7, #160	; 0xa0
 8002226:	46bd      	mov	sp, r7
 8002228:	bd80      	pop	{r7, pc}
 800222a:	bf00      	nop
 800222c:	200002dc 	.word	0x200002dc
 8002230:	2000024f 	.word	0x2000024f
 8002234:	20000254 	.word	0x20000254

08002238 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh>:
*/

//Processes NMEA and UBX binary sentences one byte at a time
//Take a given byte and file it into the proper array
void SFE_UBLOX_GPS::process(uint8_t incoming, ubxPacket *incomingUBX, uint8_t requestedClass, uint8_t requestedID)
{
 8002238:	b580      	push	{r7, lr}
 800223a:	b086      	sub	sp, #24
 800223c:	af02      	add	r7, sp, #8
 800223e:	60f8      	str	r0, [r7, #12]
 8002240:	607a      	str	r2, [r7, #4]
 8002242:	461a      	mov	r2, r3
 8002244:	460b      	mov	r3, r1
 8002246:	72fb      	strb	r3, [r7, #11]
 8002248:	4613      	mov	r3, r2
 800224a:	72bb      	strb	r3, [r7, #10]
  if ((currentSentence == NONE) || (currentSentence == NMEA))
 800224c:	68fb      	ldr	r3, [r7, #12]
 800224e:	f893 3234 	ldrb.w	r3, [r3, #564]	; 0x234
 8002252:	2b00      	cmp	r3, #0
 8002254:	d004      	beq.n	8002260 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x28>
 8002256:	68fb      	ldr	r3, [r7, #12]
 8002258:	f893 3234 	ldrb.w	r3, [r3, #564]	; 0x234
 800225c:	2b01      	cmp	r3, #1
 800225e:	d12a      	bne.n	80022b6 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x7e>
  {
    if (incoming == 0xB5) //UBX binary frames start with 0xB5, aka 
 8002260:	7afb      	ldrb	r3, [r7, #11]
 8002262:	2bb5      	cmp	r3, #181	; 0xb5
 8002264:	d114      	bne.n	8002290 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x58>
    {
      //This is the start of a binary sentence. Reset flags.
      //We still don't know the response class
      ubxFrameCounter = 0;
 8002266:	68fb      	ldr	r3, [r7, #12]
 8002268:	2200      	movs	r2, #0
 800226a:	f8a3 2384 	strh.w	r2, [r3, #900]	; 0x384
      currentSentence = UBX;
 800226e:	68fb      	ldr	r3, [r7, #12]
 8002270:	2202      	movs	r2, #2
 8002272:	f883 2234 	strb.w	r2, [r3, #564]	; 0x234
      //Reset the packetBuf.counter even though we will need to reset it again when ubxFrameCounter == 2
      packetBuf.counter = 0;
 8002276:	68fb      	ldr	r3, [r7, #12]
 8002278:	2200      	movs	r2, #0
 800227a:	f8a3 2364 	strh.w	r2, [r3, #868]	; 0x364
      ignoreThisPayload = false; //We should not ignore this payload - yet
 800227e:	68fb      	ldr	r3, [r7, #12]
 8002280:	2200      	movs	r2, #0
 8002282:	f883 2370 	strb.w	r2, [r3, #880]	; 0x370
      //Store data in packetBuf until we know if we have a requested class and ID match
      activePacketBuffer = SFE_UBLOX_PACKET_PACKETBUF;
 8002286:	68fb      	ldr	r3, [r7, #12]
 8002288:	2202      	movs	r2, #2
 800228a:	f883 2371 	strb.w	r2, [r3, #881]	; 0x371
 800228e:	e012      	b.n	80022b6 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x7e>
    }
    else if (incoming == '$')
 8002290:	7afb      	ldrb	r3, [r7, #11]
 8002292:	2b24      	cmp	r3, #36	; 0x24
 8002294:	d104      	bne.n	80022a0 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x68>
    {
      currentSentence = NMEA;
 8002296:	68fb      	ldr	r3, [r7, #12]
 8002298:	2201      	movs	r2, #1
 800229a:	f883 2234 	strb.w	r2, [r3, #564]	; 0x234
 800229e:	e00a      	b.n	80022b6 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x7e>
    }
    else if (incoming == 0xD3) //RTCM frames start with 0xD3
 80022a0:	7afb      	ldrb	r3, [r7, #11]
 80022a2:	2bd3      	cmp	r3, #211	; 0xd3
 80022a4:	d107      	bne.n	80022b6 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x7e>
    {
      rtcmFrameCounter = 0;
 80022a6:	68fb      	ldr	r3, [r7, #12]
 80022a8:	2200      	movs	r2, #0
 80022aa:	f8a3 20f4 	strh.w	r2, [r3, #244]	; 0xf4
      currentSentence = RTCM;
 80022ae:	68fb      	ldr	r3, [r7, #12]
 80022b0:	2203      	movs	r2, #3
 80022b2:	f883 2234 	strb.w	r2, [r3, #564]	; 0x234
      //This character is unknown or we missed the previous start of a sentence
    }
  }

  //Depending on the sentence, pass the character to the individual processor
  if (currentSentence == UBX)
 80022b6:	68fb      	ldr	r3, [r7, #12]
 80022b8:	f893 3234 	ldrb.w	r3, [r3, #564]	; 0x234
 80022bc:	2b02      	cmp	r3, #2
 80022be:	f040 81b5 	bne.w	800262c <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x3f4>
  {
    //Decide what type of response this is
    if ((ubxFrameCounter == 0) && (incoming != 0xB5))      //ISO ''
 80022c2:	68fb      	ldr	r3, [r7, #12]
 80022c4:	f8b3 3384 	ldrh.w	r3, [r3, #900]	; 0x384
 80022c8:	2b00      	cmp	r3, #0
 80022ca:	d107      	bne.n	80022dc <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0xa4>
 80022cc:	7afb      	ldrb	r3, [r7, #11]
 80022ce:	2bb5      	cmp	r3, #181	; 0xb5
 80022d0:	d004      	beq.n	80022dc <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0xa4>
      currentSentence = NONE;                              //Something went wrong. Reset.
 80022d2:	68fb      	ldr	r3, [r7, #12]
 80022d4:	2200      	movs	r2, #0
 80022d6:	f883 2234 	strb.w	r2, [r3, #564]	; 0x234
 80022da:	e173      	b.n	80025c4 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x38c>
    else if ((ubxFrameCounter == 1) && (incoming != 0x62)) //ASCII 'b'
 80022dc:	68fb      	ldr	r3, [r7, #12]
 80022de:	f8b3 3384 	ldrh.w	r3, [r3, #900]	; 0x384
 80022e2:	2b01      	cmp	r3, #1
 80022e4:	d107      	bne.n	80022f6 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0xbe>
 80022e6:	7afb      	ldrb	r3, [r7, #11]
 80022e8:	2b62      	cmp	r3, #98	; 0x62
 80022ea:	d004      	beq.n	80022f6 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0xbe>
      currentSentence = NONE;                              //Something went wrong. Reset.
 80022ec:	68fb      	ldr	r3, [r7, #12]
 80022ee:	2200      	movs	r2, #0
 80022f0:	f883 2234 	strb.w	r2, [r3, #564]	; 0x234
 80022f4:	e166      	b.n	80025c4 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x38c>
    // Note to future self:
    // There may be some duplication / redundancy in the next few lines as processUBX will also
    // load information into packetBuf, but we'll do it here too for clarity
    else if (ubxFrameCounter == 2) //Class
 80022f6:	68fb      	ldr	r3, [r7, #12]
 80022f8:	f8b3 3384 	ldrh.w	r3, [r3, #900]	; 0x384
 80022fc:	2b02      	cmp	r3, #2
 80022fe:	d119      	bne.n	8002334 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0xfc>
    {
      // Record the class in packetBuf until we know what to do with it
      packetBuf.cls = incoming; // (Duplication)
 8002300:	68fb      	ldr	r3, [r7, #12]
 8002302:	7afa      	ldrb	r2, [r7, #11]
 8002304:	f883 2360 	strb.w	r2, [r3, #864]	; 0x360
      rollingChecksumA = 0;     //Reset our rolling checksums here (not when we receive the 0xB5)
 8002308:	68fb      	ldr	r3, [r7, #12]
 800230a:	2200      	movs	r2, #0
 800230c:	f883 2386 	strb.w	r2, [r3, #902]	; 0x386
      rollingChecksumB = 0;
 8002310:	68fb      	ldr	r3, [r7, #12]
 8002312:	2200      	movs	r2, #0
 8002314:	f883 2387 	strb.w	r2, [r3, #903]	; 0x387
      packetBuf.counter = 0;                                   //Reset the packetBuf.counter (again)
 8002318:	68fb      	ldr	r3, [r7, #12]
 800231a:	2200      	movs	r2, #0
 800231c:	f8a3 2364 	strh.w	r2, [r3, #868]	; 0x364
      packetBuf.valid = SFE_UBLOX_PACKET_VALIDITY_NOT_DEFINED; // Reset the packet validity (redundant?)
 8002320:	68fb      	ldr	r3, [r7, #12]
 8002322:	2202      	movs	r2, #2
 8002324:	f883 236e 	strb.w	r2, [r3, #878]	; 0x36e
      packetBuf.startingSpot = incomingUBX->startingSpot;      //Copy the startingSpot
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	88da      	ldrh	r2, [r3, #6]
 800232c:	68fb      	ldr	r3, [r7, #12]
 800232e:	f8a3 2366 	strh.w	r2, [r3, #870]	; 0x366
 8002332:	e147      	b.n	80025c4 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x38c>
    }
    else if (ubxFrameCounter == 3) //ID
 8002334:	68fb      	ldr	r3, [r7, #12]
 8002336:	f8b3 3384 	ldrh.w	r3, [r3, #900]	; 0x384
 800233a:	2b03      	cmp	r3, #3
 800233c:	f040 80a5 	bne.w	800248a <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x252>
    {
      // Record the ID in packetBuf until we know what to do with it
      packetBuf.id = incoming; // (Duplication)
 8002340:	68fb      	ldr	r3, [r7, #12]
 8002342:	7afa      	ldrb	r2, [r7, #11]
 8002344:	f883 2361 	strb.w	r2, [r3, #865]	; 0x361
      //We can now identify the type of response
      //If the packet we are receiving is not an ACK then check for a class and ID match
      if (packetBuf.cls != UBX_CLASS_ACK)
 8002348:	68fb      	ldr	r3, [r7, #12]
 800234a:	f893 3360 	ldrb.w	r3, [r3, #864]	; 0x360
 800234e:	2b05      	cmp	r3, #5
 8002350:	f000 8138 	beq.w	80025c4 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x38c>
      {
        //This is not an ACK so check for a class and ID match
        if ((packetBuf.cls == requestedClass) && (packetBuf.id == requestedID))
 8002354:	68fb      	ldr	r3, [r7, #12]
 8002356:	f893 3360 	ldrb.w	r3, [r3, #864]	; 0x360
 800235a:	7aba      	ldrb	r2, [r7, #10]
 800235c:	429a      	cmp	r2, r3
 800235e:	d119      	bne.n	8002394 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x15c>
 8002360:	68fb      	ldr	r3, [r7, #12]
 8002362:	f893 3361 	ldrb.w	r3, [r3, #865]	; 0x361
 8002366:	7e3a      	ldrb	r2, [r7, #24]
 8002368:	429a      	cmp	r2, r3
 800236a:	d113      	bne.n	8002394 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x15c>
        {
          //This is not an ACK and we have a class and ID match
          //So start diverting data into incomingUBX (usually packetCfg)
          activePacketBuffer = SFE_UBLOX_PACKET_PACKETCFG;
 800236c:	68fb      	ldr	r3, [r7, #12]
 800236e:	2200      	movs	r2, #0
 8002370:	f883 2371 	strb.w	r2, [r3, #881]	; 0x371
          incomingUBX->cls = packetBuf.cls; //Copy the class and ID into incomingUBX (usually packetCfg)
 8002374:	68fb      	ldr	r3, [r7, #12]
 8002376:	f893 2360 	ldrb.w	r2, [r3, #864]	; 0x360
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	701a      	strb	r2, [r3, #0]
          incomingUBX->id = packetBuf.id;
 800237e:	68fb      	ldr	r3, [r7, #12]
 8002380:	f893 2361 	ldrb.w	r2, [r3, #865]	; 0x361
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	705a      	strb	r2, [r3, #1]
          incomingUBX->counter = packetBuf.counter; //Copy over the .counter too
 8002388:	68fb      	ldr	r3, [r7, #12]
 800238a:	f8b3 2364 	ldrh.w	r2, [r3, #868]	; 0x364
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	809a      	strh	r2, [r3, #4]
 8002392:	e117      	b.n	80025c4 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x38c>
        }
        //This is not an ACK and we do not have a complete class and ID match
        //So let's check for an HPPOSLLH message arriving when we were expecting PVT and vice versa
        else if ((packetBuf.cls == requestedClass) &&
 8002394:	68fb      	ldr	r3, [r7, #12]
 8002396:	f893 3360 	ldrb.w	r3, [r3, #864]	; 0x360
 800239a:	7aba      	ldrb	r2, [r7, #10]
 800239c:	429a      	cmp	r2, r3
 800239e:	d134      	bne.n	800240a <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x1d2>
          (((packetBuf.id == UBX_NAV_PVT) && (requestedID == UBX_NAV_HPPOSLLH || requestedID == UBX_NAV_DOP)) ||
 80023a0:	68fb      	ldr	r3, [r7, #12]
 80023a2:	f893 3361 	ldrb.w	r3, [r3, #865]	; 0x361
        else if ((packetBuf.cls == requestedClass) &&
 80023a6:	2b07      	cmp	r3, #7
 80023a8:	d105      	bne.n	80023b6 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x17e>
          (((packetBuf.id == UBX_NAV_PVT) && (requestedID == UBX_NAV_HPPOSLLH || requestedID == UBX_NAV_DOP)) ||
 80023aa:	7e3b      	ldrb	r3, [r7, #24]
 80023ac:	2b14      	cmp	r3, #20
 80023ae:	d018      	beq.n	80023e2 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x1aa>
 80023b0:	7e3b      	ldrb	r3, [r7, #24]
 80023b2:	2b04      	cmp	r3, #4
 80023b4:	d015      	beq.n	80023e2 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x1aa>
           ((packetBuf.id == UBX_NAV_HPPOSLLH) && (requestedID == UBX_NAV_PVT || requestedID == UBX_NAV_DOP)) ||
 80023b6:	68fb      	ldr	r3, [r7, #12]
 80023b8:	f893 3361 	ldrb.w	r3, [r3, #865]	; 0x361
          (((packetBuf.id == UBX_NAV_PVT) && (requestedID == UBX_NAV_HPPOSLLH || requestedID == UBX_NAV_DOP)) ||
 80023bc:	2b14      	cmp	r3, #20
 80023be:	d105      	bne.n	80023cc <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x194>
           ((packetBuf.id == UBX_NAV_HPPOSLLH) && (requestedID == UBX_NAV_PVT || requestedID == UBX_NAV_DOP)) ||
 80023c0:	7e3b      	ldrb	r3, [r7, #24]
 80023c2:	2b07      	cmp	r3, #7
 80023c4:	d00d      	beq.n	80023e2 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x1aa>
 80023c6:	7e3b      	ldrb	r3, [r7, #24]
 80023c8:	2b04      	cmp	r3, #4
 80023ca:	d00a      	beq.n	80023e2 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x1aa>
           ((packetBuf.id == UBX_NAV_DOP) && (requestedID == UBX_NAV_PVT || requestedID == UBX_NAV_HPPOSLLH))))
 80023cc:	68fb      	ldr	r3, [r7, #12]
 80023ce:	f893 3361 	ldrb.w	r3, [r3, #865]	; 0x361
           ((packetBuf.id == UBX_NAV_HPPOSLLH) && (requestedID == UBX_NAV_PVT || requestedID == UBX_NAV_DOP)) ||
 80023d2:	2b04      	cmp	r3, #4
 80023d4:	d119      	bne.n	800240a <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x1d2>
           ((packetBuf.id == UBX_NAV_DOP) && (requestedID == UBX_NAV_PVT || requestedID == UBX_NAV_HPPOSLLH))))
 80023d6:	7e3b      	ldrb	r3, [r7, #24]
 80023d8:	2b07      	cmp	r3, #7
 80023da:	d002      	beq.n	80023e2 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x1aa>
 80023dc:	7e3b      	ldrb	r3, [r7, #24]
 80023de:	2b14      	cmp	r3, #20
 80023e0:	d113      	bne.n	800240a <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x1d2>
        {
          //This is not the message we were expecting but we start diverting data into incomingUBX (usually packetCfg) and process it anyway
          activePacketBuffer = SFE_UBLOX_PACKET_PACKETCFG;
 80023e2:	68fb      	ldr	r3, [r7, #12]
 80023e4:	2200      	movs	r2, #0
 80023e6:	f883 2371 	strb.w	r2, [r3, #881]	; 0x371
          incomingUBX->cls = packetBuf.cls; //Copy the class and ID into incomingUBX (usually packetCfg)
 80023ea:	68fb      	ldr	r3, [r7, #12]
 80023ec:	f893 2360 	ldrb.w	r2, [r3, #864]	; 0x360
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	701a      	strb	r2, [r3, #0]
          incomingUBX->id = packetBuf.id;
 80023f4:	68fb      	ldr	r3, [r7, #12]
 80023f6:	f893 2361 	ldrb.w	r2, [r3, #865]	; 0x361
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	705a      	strb	r2, [r3, #1]
          incomingUBX->counter = packetBuf.counter; //Copy over the .counter too
 80023fe:	68fb      	ldr	r3, [r7, #12]
 8002400:	f8b3 2364 	ldrh.w	r2, [r3, #868]	; 0x364
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	809a      	strh	r2, [r3, #4]
          if (_printDebug == true)
 8002408:	e0dc      	b.n	80025c4 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x38c>
            //_debugSerial->print(requestedID, HEX);
            //_debugSerial->print(F(" Message ID: 0x"));
            //_debugSerial->println(packetBuf.id, HEX);
          }
        }
        else if ((packetBuf.cls == requestedClass) &&
 800240a:	68fb      	ldr	r3, [r7, #12]
 800240c:	f893 3360 	ldrb.w	r3, [r3, #864]	; 0x360
 8002410:	7aba      	ldrb	r2, [r7, #10]
 8002412:	429a      	cmp	r2, r3
 8002414:	d134      	bne.n	8002480 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x248>
          (((packetBuf.id == UBX_HNR_ATT) && (requestedID == UBX_HNR_INS || requestedID == UBX_HNR_PVT)) ||
 8002416:	68fb      	ldr	r3, [r7, #12]
 8002418:	f893 3361 	ldrb.w	r3, [r3, #865]	; 0x361
        else if ((packetBuf.cls == requestedClass) &&
 800241c:	2b01      	cmp	r3, #1
 800241e:	d105      	bne.n	800242c <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x1f4>
          (((packetBuf.id == UBX_HNR_ATT) && (requestedID == UBX_HNR_INS || requestedID == UBX_HNR_PVT)) ||
 8002420:	7e3b      	ldrb	r3, [r7, #24]
 8002422:	2b02      	cmp	r3, #2
 8002424:	d018      	beq.n	8002458 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x220>
 8002426:	7e3b      	ldrb	r3, [r7, #24]
 8002428:	2b00      	cmp	r3, #0
 800242a:	d015      	beq.n	8002458 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x220>
           ((packetBuf.id == UBX_HNR_INS) && (requestedID == UBX_HNR_ATT || requestedID == UBX_HNR_PVT)) ||
 800242c:	68fb      	ldr	r3, [r7, #12]
 800242e:	f893 3361 	ldrb.w	r3, [r3, #865]	; 0x361
          (((packetBuf.id == UBX_HNR_ATT) && (requestedID == UBX_HNR_INS || requestedID == UBX_HNR_PVT)) ||
 8002432:	2b02      	cmp	r3, #2
 8002434:	d105      	bne.n	8002442 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x20a>
           ((packetBuf.id == UBX_HNR_INS) && (requestedID == UBX_HNR_ATT || requestedID == UBX_HNR_PVT)) ||
 8002436:	7e3b      	ldrb	r3, [r7, #24]
 8002438:	2b01      	cmp	r3, #1
 800243a:	d00d      	beq.n	8002458 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x220>
 800243c:	7e3b      	ldrb	r3, [r7, #24]
 800243e:	2b00      	cmp	r3, #0
 8002440:	d00a      	beq.n	8002458 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x220>
           ((packetBuf.id == UBX_HNR_PVT) && (requestedID == UBX_HNR_ATT || requestedID == UBX_HNR_INS))))
 8002442:	68fb      	ldr	r3, [r7, #12]
 8002444:	f893 3361 	ldrb.w	r3, [r3, #865]	; 0x361
           ((packetBuf.id == UBX_HNR_INS) && (requestedID == UBX_HNR_ATT || requestedID == UBX_HNR_PVT)) ||
 8002448:	2b00      	cmp	r3, #0
 800244a:	d119      	bne.n	8002480 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x248>
           ((packetBuf.id == UBX_HNR_PVT) && (requestedID == UBX_HNR_ATT || requestedID == UBX_HNR_INS))))
 800244c:	7e3b      	ldrb	r3, [r7, #24]
 800244e:	2b01      	cmp	r3, #1
 8002450:	d002      	beq.n	8002458 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x220>
 8002452:	7e3b      	ldrb	r3, [r7, #24]
 8002454:	2b02      	cmp	r3, #2
 8002456:	d113      	bne.n	8002480 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x248>
        {
          //This is not the message we were expecting but we start diverting data into incomingUBX (usually packetCfg) and process it anyway
          activePacketBuffer = SFE_UBLOX_PACKET_PACKETCFG;
 8002458:	68fb      	ldr	r3, [r7, #12]
 800245a:	2200      	movs	r2, #0
 800245c:	f883 2371 	strb.w	r2, [r3, #881]	; 0x371
          incomingUBX->cls = packetBuf.cls; //Copy the class and ID into incomingUBX (usually packetCfg)
 8002460:	68fb      	ldr	r3, [r7, #12]
 8002462:	f893 2360 	ldrb.w	r2, [r3, #864]	; 0x360
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	701a      	strb	r2, [r3, #0]
          incomingUBX->id = packetBuf.id;
 800246a:	68fb      	ldr	r3, [r7, #12]
 800246c:	f893 2361 	ldrb.w	r2, [r3, #865]	; 0x361
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	705a      	strb	r2, [r3, #1]
          incomingUBX->counter = packetBuf.counter; //Copy over the .counter too
 8002474:	68fb      	ldr	r3, [r7, #12]
 8002476:	f8b3 2364 	ldrh.w	r2, [r3, #868]	; 0x364
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	809a      	strh	r2, [r3, #4]
          if (_printDebug == true)
 800247e:	e0a1      	b.n	80025c4 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x38c>
        }
        else
        {
          //This is not an ACK and we do not have a class and ID match
          //so we should keep diverting data into packetBuf and ignore the payload
          ignoreThisPayload = true;
 8002480:	68fb      	ldr	r3, [r7, #12]
 8002482:	2201      	movs	r2, #1
 8002484:	f883 2370 	strb.w	r2, [r3, #880]	; 0x370
 8002488:	e09c      	b.n	80025c4 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x38c>
        // This is an ACK so it is to early to do anything with it
        // We need to wait until we have received the length and data bytes
        // So we should keep diverting data into packetBuf
      }
    }
    else if (ubxFrameCounter == 4) //Length LSB
 800248a:	68fb      	ldr	r3, [r7, #12]
 800248c:	f8b3 3384 	ldrh.w	r3, [r3, #900]	; 0x384
 8002490:	2b04      	cmp	r3, #4
 8002492:	d105      	bne.n	80024a0 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x268>
    {
      //We should save the length in packetBuf even if activePacketBuffer == SFE_UBLOX_PACKET_PACKETCFG
      packetBuf.len = incoming; // (Duplication)
 8002494:	7afb      	ldrb	r3, [r7, #11]
 8002496:	b29a      	uxth	r2, r3
 8002498:	68fb      	ldr	r3, [r7, #12]
 800249a:	f8a3 2362 	strh.w	r2, [r3, #866]	; 0x362
 800249e:	e091      	b.n	80025c4 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x38c>
    }
    else if (ubxFrameCounter == 5) //Length MSB
 80024a0:	68fb      	ldr	r3, [r7, #12]
 80024a2:	f8b3 3384 	ldrh.w	r3, [r3, #900]	; 0x384
 80024a6:	2b05      	cmp	r3, #5
 80024a8:	d10d      	bne.n	80024c6 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x28e>
    {
      //We should save the length in packetBuf even if activePacketBuffer == SFE_UBLOX_PACKET_PACKETCFG
      packetBuf.len |= incoming << 8; // (Duplication)
 80024aa:	68fb      	ldr	r3, [r7, #12]
 80024ac:	f8b3 3362 	ldrh.w	r3, [r3, #866]	; 0x362
 80024b0:	b21a      	sxth	r2, r3
 80024b2:	7afb      	ldrb	r3, [r7, #11]
 80024b4:	021b      	lsls	r3, r3, #8
 80024b6:	b21b      	sxth	r3, r3
 80024b8:	4313      	orrs	r3, r2
 80024ba:	b21b      	sxth	r3, r3
 80024bc:	b29a      	uxth	r2, r3
 80024be:	68fb      	ldr	r3, [r7, #12]
 80024c0:	f8a3 2362 	strh.w	r2, [r3, #866]	; 0x362
 80024c4:	e07e      	b.n	80025c4 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x38c>
    }
    else if (ubxFrameCounter == 6) //This should be the first byte of the payload unless .len is zero
 80024c6:	68fb      	ldr	r3, [r7, #12]
 80024c8:	f8b3 3384 	ldrh.w	r3, [r3, #900]	; 0x384
 80024cc:	2b06      	cmp	r3, #6
 80024ce:	d10f      	bne.n	80024f0 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x2b8>
    {
      if (packetBuf.len == 0) // Check if length is zero (hopefully this is impossible!)
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	f8b3 3362 	ldrh.w	r3, [r3, #866]	; 0x362
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	d104      	bne.n	80024e4 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x2ac>
          //_debugSerial->print(packetBuf.cls, HEX);
          //_debugSerial->print(F(" ID: 0x"));
          //_debugSerial->println(packetBuf.id, HEX);
        }
        //If length is zero (!) this will be the first byte of the checksum so record it
        packetBuf.checksumA = incoming;
 80024da:	68fb      	ldr	r3, [r7, #12]
 80024dc:	7afa      	ldrb	r2, [r7, #11]
 80024de:	f883 236c 	strb.w	r2, [r3, #876]	; 0x36c
 80024e2:	e06f      	b.n	80025c4 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x38c>
      }
      else
      {
        //The length is not zero so record this byte in the payload
        packetBuf.payload[0] = incoming;
 80024e4:	68fb      	ldr	r3, [r7, #12]
 80024e6:	f8d3 3368 	ldr.w	r3, [r3, #872]	; 0x368
 80024ea:	7afa      	ldrb	r2, [r7, #11]
 80024ec:	701a      	strb	r2, [r3, #0]
 80024ee:	e069      	b.n	80025c4 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x38c>
      }
    }
    else if (ubxFrameCounter == 7) //This should be the second byte of the payload unless .len is zero or one
 80024f0:	68fb      	ldr	r3, [r7, #12]
 80024f2:	f8b3 3384 	ldrh.w	r3, [r3, #900]	; 0x384
 80024f6:	2b07      	cmp	r3, #7
 80024f8:	d164      	bne.n	80025c4 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x38c>
    {
      if (packetBuf.len == 0) // Check if length is zero (hopefully this is impossible!)
 80024fa:	68fb      	ldr	r3, [r7, #12]
 80024fc:	f8b3 3362 	ldrh.w	r3, [r3, #866]	; 0x362
 8002500:	2b00      	cmp	r3, #0
 8002502:	d104      	bne.n	800250e <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x2d6>
      {
        //If length is zero (!) this will be the second byte of the checksum so record it
        packetBuf.checksumB = incoming;
 8002504:	68fb      	ldr	r3, [r7, #12]
 8002506:	7afa      	ldrb	r2, [r7, #11]
 8002508:	f883 236d 	strb.w	r2, [r3, #877]	; 0x36d
 800250c:	e00f      	b.n	800252e <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x2f6>
      }
      else if (packetBuf.len == 1) // Check if length is one
 800250e:	68fb      	ldr	r3, [r7, #12]
 8002510:	f8b3 3362 	ldrh.w	r3, [r3, #866]	; 0x362
 8002514:	2b01      	cmp	r3, #1
 8002516:	d104      	bne.n	8002522 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x2ea>
      {
        //The length is one so this is the first byte of the checksum
        packetBuf.checksumA = incoming;
 8002518:	68fb      	ldr	r3, [r7, #12]
 800251a:	7afa      	ldrb	r2, [r7, #11]
 800251c:	f883 236c 	strb.w	r2, [r3, #876]	; 0x36c
 8002520:	e005      	b.n	800252e <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x2f6>
      }
      else // Length is >= 2 so this must be a payload byte
      {
        packetBuf.payload[1] = incoming;
 8002522:	68fb      	ldr	r3, [r7, #12]
 8002524:	f8d3 3368 	ldr.w	r3, [r3, #872]	; 0x368
 8002528:	3301      	adds	r3, #1
 800252a:	7afa      	ldrb	r2, [r7, #11]
 800252c:	701a      	strb	r2, [r3, #0]
      }
      // Now that we have received two payload bytes, we can check for a matching ACK/NACK
      if ((activePacketBuffer == SFE_UBLOX_PACKET_PACKETBUF) // If we are not already processing a data packet
 800252e:	68fb      	ldr	r3, [r7, #12]
 8002530:	f893 3371 	ldrb.w	r3, [r3, #881]	; 0x371
 8002534:	2b02      	cmp	r3, #2
 8002536:	d145      	bne.n	80025c4 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x38c>
          && (packetBuf.cls == UBX_CLASS_ACK)                // and if this is an ACK/NACK
 8002538:	68fb      	ldr	r3, [r7, #12]
 800253a:	f893 3360 	ldrb.w	r3, [r3, #864]	; 0x360
 800253e:	2b05      	cmp	r3, #5
 8002540:	d140      	bne.n	80025c4 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x38c>
          && (packetBuf.payload[0] == requestedClass)        // and if the class matches
 8002542:	68fb      	ldr	r3, [r7, #12]
 8002544:	f8d3 3368 	ldr.w	r3, [r3, #872]	; 0x368
 8002548:	781b      	ldrb	r3, [r3, #0]
 800254a:	7aba      	ldrb	r2, [r7, #10]
 800254c:	429a      	cmp	r2, r3
 800254e:	d139      	bne.n	80025c4 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x38c>
          && (packetBuf.payload[1] == requestedID))          // and if the ID matches
 8002550:	68fb      	ldr	r3, [r7, #12]
 8002552:	f8d3 3368 	ldr.w	r3, [r3, #872]	; 0x368
 8002556:	3301      	adds	r3, #1
 8002558:	781b      	ldrb	r3, [r3, #0]
 800255a:	7e3a      	ldrb	r2, [r7, #24]
 800255c:	429a      	cmp	r2, r3
 800255e:	d131      	bne.n	80025c4 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x38c>
      {
        if (packetBuf.len == 2) // Check if .len is 2
 8002560:	68fb      	ldr	r3, [r7, #12]
 8002562:	f8b3 3362 	ldrh.w	r3, [r3, #866]	; 0x362
 8002566:	2b02      	cmp	r3, #2
 8002568:	d12c      	bne.n	80025c4 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x38c>
        {
          // Then this is a matching ACK so copy it into packetAck
          activePacketBuffer = SFE_UBLOX_PACKET_PACKETACK;
 800256a:	68fb      	ldr	r3, [r7, #12]
 800256c:	2201      	movs	r2, #1
 800256e:	f883 2371 	strb.w	r2, [r3, #881]	; 0x371
          packetAck.cls = packetBuf.cls;
 8002572:	68fb      	ldr	r3, [r7, #12]
 8002574:	f893 2360 	ldrb.w	r2, [r3, #864]	; 0x360
 8002578:	68fb      	ldr	r3, [r7, #12]
 800257a:	f883 2340 	strb.w	r2, [r3, #832]	; 0x340
          packetAck.id = packetBuf.id;
 800257e:	68fb      	ldr	r3, [r7, #12]
 8002580:	f893 2361 	ldrb.w	r2, [r3, #865]	; 0x361
 8002584:	68fb      	ldr	r3, [r7, #12]
 8002586:	f883 2341 	strb.w	r2, [r3, #833]	; 0x341
          packetAck.len = packetBuf.len;
 800258a:	68fb      	ldr	r3, [r7, #12]
 800258c:	f8b3 2362 	ldrh.w	r2, [r3, #866]	; 0x362
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	f8a3 2342 	strh.w	r2, [r3, #834]	; 0x342
          packetAck.counter = packetBuf.counter;
 8002596:	68fb      	ldr	r3, [r7, #12]
 8002598:	f8b3 2364 	ldrh.w	r2, [r3, #868]	; 0x364
 800259c:	68fb      	ldr	r3, [r7, #12]
 800259e:	f8a3 2344 	strh.w	r2, [r3, #836]	; 0x344
          packetAck.payload[0] = packetBuf.payload[0];
 80025a2:	68fb      	ldr	r3, [r7, #12]
 80025a4:	f8d3 2368 	ldr.w	r2, [r3, #872]	; 0x368
 80025a8:	68fb      	ldr	r3, [r7, #12]
 80025aa:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 80025ae:	7812      	ldrb	r2, [r2, #0]
 80025b0:	701a      	strb	r2, [r3, #0]
          packetAck.payload[1] = packetBuf.payload[1];
 80025b2:	68fb      	ldr	r3, [r7, #12]
 80025b4:	f8d3 2368 	ldr.w	r2, [r3, #872]	; 0x368
 80025b8:	68fb      	ldr	r3, [r7, #12]
 80025ba:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 80025be:	3301      	adds	r3, #1
 80025c0:	7852      	ldrb	r2, [r2, #1]
 80025c2:	701a      	strb	r2, [r3, #0]
        }
      }
    }

    //Divert incoming into the correct buffer
    if (activePacketBuffer == SFE_UBLOX_PACKET_PACKETACK)
 80025c4:	68fb      	ldr	r3, [r7, #12]
 80025c6:	f893 3371 	ldrb.w	r3, [r3, #881]	; 0x371
 80025ca:	2b01      	cmp	r3, #1
 80025cc:	d10b      	bne.n	80025e6 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x3ae>
      processUBX(incoming, &packetAck, requestedClass, requestedID);
 80025ce:	68fb      	ldr	r3, [r7, #12]
 80025d0:	f503 7250 	add.w	r2, r3, #832	; 0x340
 80025d4:	7ab8      	ldrb	r0, [r7, #10]
 80025d6:	7af9      	ldrb	r1, [r7, #11]
 80025d8:	7e3b      	ldrb	r3, [r7, #24]
 80025da:	9300      	str	r3, [sp, #0]
 80025dc:	4603      	mov	r3, r0
 80025de:	68f8      	ldr	r0, [r7, #12]
 80025e0:	f000 f89c 	bl	800271c <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh>
 80025e4:	e019      	b.n	800261a <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x3e2>
    else if (activePacketBuffer == SFE_UBLOX_PACKET_PACKETCFG)
 80025e6:	68fb      	ldr	r3, [r7, #12]
 80025e8:	f893 3371 	ldrb.w	r3, [r3, #881]	; 0x371
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d109      	bne.n	8002604 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x3cc>
      processUBX(incoming, incomingUBX, requestedClass, requestedID);
 80025f0:	7aba      	ldrb	r2, [r7, #10]
 80025f2:	7af9      	ldrb	r1, [r7, #11]
 80025f4:	7e3b      	ldrb	r3, [r7, #24]
 80025f6:	9300      	str	r3, [sp, #0]
 80025f8:	4613      	mov	r3, r2
 80025fa:	687a      	ldr	r2, [r7, #4]
 80025fc:	68f8      	ldr	r0, [r7, #12]
 80025fe:	f000 f88d 	bl	800271c <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh>
 8002602:	e00a      	b.n	800261a <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x3e2>
    else // if (activePacketBuffer == SFE_UBLOX_PACKET_PACKETBUF)
      processUBX(incoming, &packetBuf, requestedClass, requestedID);
 8002604:	68fb      	ldr	r3, [r7, #12]
 8002606:	f503 7258 	add.w	r2, r3, #864	; 0x360
 800260a:	7ab8      	ldrb	r0, [r7, #10]
 800260c:	7af9      	ldrb	r1, [r7, #11]
 800260e:	7e3b      	ldrb	r3, [r7, #24]
 8002610:	9300      	str	r3, [sp, #0]
 8002612:	4603      	mov	r3, r0
 8002614:	68f8      	ldr	r0, [r7, #12]
 8002616:	f000 f881 	bl	800271c <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh>

    //Finally, increment the frame counter
    ubxFrameCounter++;
 800261a:	68fb      	ldr	r3, [r7, #12]
 800261c:	f8b3 3384 	ldrh.w	r3, [r3, #900]	; 0x384
 8002620:	3301      	adds	r3, #1
 8002622:	b29a      	uxth	r2, r3
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	f8a3 2384 	strh.w	r2, [r3, #900]	; 0x384
  }
  else if (currentSentence == RTCM)
  {
    processRTCMframe(incoming); //Deal with RTCM bytes
  }
}
 800262a:	e014      	b.n	8002656 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x41e>
  else if (currentSentence == NMEA)
 800262c:	68fb      	ldr	r3, [r7, #12]
 800262e:	f893 3234 	ldrb.w	r3, [r3, #564]	; 0x234
 8002632:	2b01      	cmp	r3, #1
 8002634:	d105      	bne.n	8002642 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x40a>
    processNMEA(incoming); //Process each NMEA character
 8002636:	7afb      	ldrb	r3, [r7, #11]
 8002638:	4619      	mov	r1, r3
 800263a:	68f8      	ldr	r0, [r7, #12]
 800263c:	f000 f80f 	bl	800265e <_ZN13SFE_UBLOX_GPS11processNMEAEc>
}
 8002640:	e009      	b.n	8002656 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x41e>
  else if (currentSentence == RTCM)
 8002642:	68fb      	ldr	r3, [r7, #12]
 8002644:	f893 3234 	ldrb.w	r3, [r3, #564]	; 0x234
 8002648:	2b03      	cmp	r3, #3
 800264a:	d104      	bne.n	8002656 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x41e>
    processRTCMframe(incoming); //Deal with RTCM bytes
 800264c:	7afb      	ldrb	r3, [r7, #11]
 800264e:	4619      	mov	r1, r3
 8002650:	68f8      	ldr	r0, [r7, #12]
 8002652:	f000 f80f 	bl	8002674 <_ZN13SFE_UBLOX_GPS16processRTCMframeEh>
}
 8002656:	bf00      	nop
 8002658:	3710      	adds	r7, #16
 800265a:	46bd      	mov	sp, r7
 800265c:	bd80      	pop	{r7, pc}

0800265e <_ZN13SFE_UBLOX_GPS11processNMEAEc>:

//This is the default or generic NMEA processor. We're only going to pipe the data to serial port so we can see it.
//User could overwrite this function to pipe characters to nmea.process(c) of tinyGPS or MicroNMEA
//Or user could pipe each character to a buffer, radio, etc.
void SFE_UBLOX_GPS::processNMEA(char incoming)
{
 800265e:	b480      	push	{r7}
 8002660:	b083      	sub	sp, #12
 8002662:	af00      	add	r7, sp, #0
 8002664:	6078      	str	r0, [r7, #4]
 8002666:	460b      	mov	r3, r1
 8002668:	70fb      	strb	r3, [r7, #3]
  //If user has assigned an output port then pipe the characters there
  //if (_nmeaOutputPort != NULL)
  //  _nmeaOutputPort->write(incoming); //Echo this byte to the serial port
}
 800266a:	bf00      	nop
 800266c:	370c      	adds	r7, #12
 800266e:	46bd      	mov	sp, r7
 8002670:	bc80      	pop	{r7}
 8002672:	4770      	bx	lr

08002674 <_ZN13SFE_UBLOX_GPS16processRTCMframeEh>:
//Byte 1: 6-bits of zero
//Byte 2: 10-bits of length of this packet including the first two-ish header bytes, + 6.
//byte 3 + 4 bits: Msg type 12 bits
//Example: D3 00 7C 43 F0 ... / 0x7C = 124+6 = 130 bytes in this packet, 0x43F = Msg type 1087
void SFE_UBLOX_GPS::processRTCMframe(uint8_t incoming)
{
 8002674:	b580      	push	{r7, lr}
 8002676:	b082      	sub	sp, #8
 8002678:	af00      	add	r7, sp, #0
 800267a:	6078      	str	r0, [r7, #4]
 800267c:	460b      	mov	r3, r1
 800267e:	70fb      	strb	r3, [r7, #3]
  if (rtcmFrameCounter == 1)
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	f8b3 30f4 	ldrh.w	r3, [r3, #244]	; 0xf4
 8002686:	2b01      	cmp	r3, #1
 8002688:	d109      	bne.n	800269e <_ZN13SFE_UBLOX_GPS16processRTCMframeEh+0x2a>
  {
    rtcmLen = (incoming & 0x03) << 8; //Get the last two bits of this byte. Bits 8&9 of 10-bit length
 800268a:	78fb      	ldrb	r3, [r7, #3]
 800268c:	021b      	lsls	r3, r3, #8
 800268e:	b29b      	uxth	r3, r3
 8002690:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002694:	b29a      	uxth	r2, r3
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	f8a3 2398 	strh.w	r2, [r3, #920]	; 0x398
 800269c:	e016      	b.n	80026cc <_ZN13SFE_UBLOX_GPS16processRTCMframeEh+0x58>
  }
  else if (rtcmFrameCounter == 2)
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	f8b3 30f4 	ldrh.w	r3, [r3, #244]	; 0xf4
 80026a4:	2b02      	cmp	r3, #2
 80026a6:	d111      	bne.n	80026cc <_ZN13SFE_UBLOX_GPS16processRTCMframeEh+0x58>
  {
    rtcmLen |= incoming; //Bits 0-7 of packet length
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	f8b3 2398 	ldrh.w	r2, [r3, #920]	; 0x398
 80026ae:	78fb      	ldrb	r3, [r7, #3]
 80026b0:	b29b      	uxth	r3, r3
 80026b2:	4313      	orrs	r3, r2
 80026b4:	b29a      	uxth	r2, r3
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	f8a3 2398 	strh.w	r2, [r3, #920]	; 0x398
    rtcmLen += 6;        //There are 6 additional bytes of what we presume is header, msgType, CRC, and stuff
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	f8b3 3398 	ldrh.w	r3, [r3, #920]	; 0x398
 80026c2:	3306      	adds	r3, #6
 80026c4:	b29a      	uxth	r2, r3
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	f8a3 2398 	strh.w	r2, [r3, #920]	; 0x398
  else if (rtcmFrameCounter == 4)
  {
    rtcmMsgType |= (incoming >> 4); //Message Type, bits 0-7
  }*/

  rtcmFrameCounter++;
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	f8b3 30f4 	ldrh.w	r3, [r3, #244]	; 0xf4
 80026d2:	3301      	adds	r3, #1
 80026d4:	b29a      	uxth	r2, r3
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	f8a3 20f4 	strh.w	r2, [r3, #244]	; 0xf4

  processRTCM(incoming); //Here is where we expose this byte to the user
 80026dc:	78fb      	ldrb	r3, [r7, #3]
 80026de:	4619      	mov	r1, r3
 80026e0:	6878      	ldr	r0, [r7, #4]
 80026e2:	f000 f810 	bl	8002706 <_ZN13SFE_UBLOX_GPS11processRTCMEh>

  if (rtcmFrameCounter == rtcmLen)
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	f8b3 20f4 	ldrh.w	r2, [r3, #244]	; 0xf4
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	f8b3 3398 	ldrh.w	r3, [r3, #920]	; 0x398
 80026f2:	429a      	cmp	r2, r3
 80026f4:	d103      	bne.n	80026fe <_ZN13SFE_UBLOX_GPS16processRTCMframeEh+0x8a>
  {
    //We're done!
    currentSentence = NONE; //Reset and start looking for next sentence type
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	2200      	movs	r2, #0
 80026fa:	f883 2234 	strb.w	r2, [r3, #564]	; 0x234
  }
}
 80026fe:	bf00      	nop
 8002700:	3708      	adds	r7, #8
 8002702:	46bd      	mov	sp, r7
 8002704:	bd80      	pop	{r7, pc}

08002706 <_ZN13SFE_UBLOX_GPS11processRTCMEh>:

//This function is called for each byte of an RTCM frame
//Ths user can overwrite this function and process the RTCM frame as they please
//Bytes can be piped to Serial or other interface. The consumer could be a radio or the internet (Ntrip broadcaster)
void SFE_UBLOX_GPS::processRTCM(uint8_t incoming)
{
 8002706:	b480      	push	{r7}
 8002708:	b083      	sub	sp, #12
 800270a:	af00      	add	r7, sp, #0
 800270c:	6078      	str	r0, [r7, #4]
 800270e:	460b      	mov	r3, r1
 8002710:	70fb      	strb	r3, [r7, #3]
  //  _debugSerial->print(F(" "));
  //  if(incoming < 0x10) _debugSerial->print(F("0"));
  //  if(incoming < 0x10) _debugSerial->print(F("0"));
  //  _debugSerial->print(incoming, HEX);
  //  if(rtcmFrameCounter % 16 == 0) _debugSerial->println();
}
 8002712:	bf00      	nop
 8002714:	370c      	adds	r7, #12
 8002716:	46bd      	mov	sp, r7
 8002718:	bc80      	pop	{r7}
 800271a:	4770      	bx	lr

0800271c <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh>:
//Set valid to VALID or NOT_VALID once sentence is completely received and passes or fails CRC
//The payload portion of the packet can be 100s of bytes but the max array
//size is MAX_PAYLOAD_SIZE bytes. startingSpot can be set so we only record
//a subset of bytes within a larger packet.
void SFE_UBLOX_GPS::processUBX(uint8_t incoming, ubxPacket *incomingUBX, uint8_t requestedClass, uint8_t requestedID)
{
 800271c:	b580      	push	{r7, lr}
 800271e:	b086      	sub	sp, #24
 8002720:	af00      	add	r7, sp, #0
 8002722:	60f8      	str	r0, [r7, #12]
 8002724:	607a      	str	r2, [r7, #4]
 8002726:	461a      	mov	r2, r3
 8002728:	460b      	mov	r3, r1
 800272a:	72fb      	strb	r3, [r7, #11]
 800272c:	4613      	mov	r3, r2
 800272e:	72bb      	strb	r3, [r7, #10]
   size_t max_payload_size = (activePacketBuffer == SFE_UBLOX_PACKET_PACKETCFG) ? MAX_PAYLOAD_SIZE : 2;
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	f893 3371 	ldrb.w	r3, [r3, #881]	; 0x371
 8002736:	2b00      	cmp	r3, #0
 8002738:	d102      	bne.n	8002740 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x24>
 800273a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800273e:	e000      	b.n	8002742 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x26>
 8002740:	2302      	movs	r3, #2
 8002742:	613b      	str	r3, [r7, #16]
   bool overrun = false;
 8002744:	2300      	movs	r3, #0
 8002746:	75fb      	strb	r3, [r7, #23]

  //Add all incoming bytes to the rolling checksum
  //Stop at len+4 as this is the checksum bytes to that should not be added to the rolling checksum
  if (incomingUBX->counter < incomingUBX->len + 4)
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	885b      	ldrh	r3, [r3, #2]
 800274c:	3303      	adds	r3, #3
 800274e:	687a      	ldr	r2, [r7, #4]
 8002750:	8892      	ldrh	r2, [r2, #4]
 8002752:	4293      	cmp	r3, r2
 8002754:	db04      	blt.n	8002760 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x44>
    addToChecksum(incoming);
 8002756:	7afb      	ldrb	r3, [r7, #11]
 8002758:	4619      	mov	r1, r3
 800275a:	68f8      	ldr	r0, [r7, #12]
 800275c:	f001 f903 	bl	8003966 <_ZN13SFE_UBLOX_GPS13addToChecksumEh>

  if (incomingUBX->counter == 0)
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	889b      	ldrh	r3, [r3, #4]
 8002764:	2b00      	cmp	r3, #0
 8002766:	d103      	bne.n	8002770 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x54>
  {
    incomingUBX->cls = incoming;
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	7afa      	ldrb	r2, [r7, #11]
 800276c:	701a      	strb	r2, [r3, #0]
 800276e:	e15e      	b.n	8002a2e <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x312>
  }
  else if (incomingUBX->counter == 1)
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	889b      	ldrh	r3, [r3, #4]
 8002774:	2b01      	cmp	r3, #1
 8002776:	d103      	bne.n	8002780 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x64>
  {
    incomingUBX->id = incoming;
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	7afa      	ldrb	r2, [r7, #11]
 800277c:	705a      	strb	r2, [r3, #1]
 800277e:	e156      	b.n	8002a2e <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x312>
  }
  else if (incomingUBX->counter == 2) //Len LSB
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	889b      	ldrh	r3, [r3, #4]
 8002784:	2b02      	cmp	r3, #2
 8002786:	d104      	bne.n	8002792 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x76>
  {
    incomingUBX->len = incoming;
 8002788:	7afb      	ldrb	r3, [r7, #11]
 800278a:	b29a      	uxth	r2, r3
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	805a      	strh	r2, [r3, #2]
 8002790:	e14d      	b.n	8002a2e <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x312>
  }
  else if (incomingUBX->counter == 3) //Len MSB
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	889b      	ldrh	r3, [r3, #4]
 8002796:	2b03      	cmp	r3, #3
 8002798:	d10b      	bne.n	80027b2 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x96>
  {
    incomingUBX->len |= incoming << 8;
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	885b      	ldrh	r3, [r3, #2]
 800279e:	b21a      	sxth	r2, r3
 80027a0:	7afb      	ldrb	r3, [r7, #11]
 80027a2:	021b      	lsls	r3, r3, #8
 80027a4:	b21b      	sxth	r3, r3
 80027a6:	4313      	orrs	r3, r2
 80027a8:	b21b      	sxth	r3, r3
 80027aa:	b29a      	uxth	r2, r3
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	805a      	strh	r2, [r3, #2]
 80027b0:	e13d      	b.n	8002a2e <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x312>
  }
  else if (incomingUBX->counter == incomingUBX->len + 4) //ChecksumA
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	889b      	ldrh	r3, [r3, #4]
 80027b6:	461a      	mov	r2, r3
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	885b      	ldrh	r3, [r3, #2]
 80027bc:	3304      	adds	r3, #4
 80027be:	429a      	cmp	r2, r3
 80027c0:	d103      	bne.n	80027ca <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0xae>
  {
    incomingUBX->checksumA = incoming;
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	7afa      	ldrb	r2, [r7, #11]
 80027c6:	731a      	strb	r2, [r3, #12]
 80027c8:	e131      	b.n	8002a2e <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x312>
  }
  else if (incomingUBX->counter == incomingUBX->len + 5) //ChecksumB
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	889b      	ldrh	r3, [r3, #4]
 80027ce:	461a      	mov	r2, r3
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	885b      	ldrh	r3, [r3, #2]
 80027d4:	3305      	adds	r3, #5
 80027d6:	429a      	cmp	r2, r3
 80027d8:	f040 80fb 	bne.w	80029d2 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x2b6>
  {
    incomingUBX->checksumB = incoming;
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	7afa      	ldrb	r2, [r7, #11]
 80027e0:	735a      	strb	r2, [r3, #13]

    currentSentence = NONE; //We're done! Reset the sentence to being looking for a new start char
 80027e2:	68fb      	ldr	r3, [r7, #12]
 80027e4:	2200      	movs	r2, #0
 80027e6:	f883 2234 	strb.w	r2, [r3, #564]	; 0x234

    //Validate this sentence
    if ((incomingUBX->checksumA == rollingChecksumA) && (incomingUBX->checksumB == rollingChecksumB))
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	7b1a      	ldrb	r2, [r3, #12]
 80027ee:	68fb      	ldr	r3, [r7, #12]
 80027f0:	f893 3386 	ldrb.w	r3, [r3, #902]	; 0x386
 80027f4:	429a      	cmp	r2, r3
 80027f6:	f040 80b6 	bne.w	8002966 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x24a>
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	7b5a      	ldrb	r2, [r3, #13]
 80027fe:	68fb      	ldr	r3, [r7, #12]
 8002800:	f893 3387 	ldrb.w	r3, [r3, #903]	; 0x387
 8002804:	429a      	cmp	r2, r3
 8002806:	f040 80ae 	bne.w	8002966 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x24a>
    {
      incomingUBX->valid = SFE_UBLOX_PACKET_VALIDITY_VALID; // Flag the packet as valid
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	2201      	movs	r2, #1
 800280e:	739a      	strb	r2, [r3, #14]

      // Let's check if the class and ID match the requestedClass and requestedID
      // Remember - this could be a data packet or an ACK packet
      if ((incomingUBX->cls == requestedClass) && (incomingUBX->id == requestedID))
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	781b      	ldrb	r3, [r3, #0]
 8002814:	7aba      	ldrb	r2, [r7, #10]
 8002816:	429a      	cmp	r2, r3
 8002818:	d109      	bne.n	800282e <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x112>
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	785b      	ldrb	r3, [r3, #1]
 800281e:	f897 2020 	ldrb.w	r2, [r7, #32]
 8002822:	429a      	cmp	r2, r3
 8002824:	d103      	bne.n	800282e <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x112>
      {
        incomingUBX->classAndIDmatch = SFE_UBLOX_PACKET_VALIDITY_VALID; // If we have a match, set the classAndIDmatch flag to valid
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	2201      	movs	r2, #1
 800282a:	73da      	strb	r2, [r3, #15]
 800282c:	e088      	b.n	8002940 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x224>
      }

      // If this is an ACK then let's check if the class and ID match the requestedClass and requestedID
      else if ((incomingUBX->cls == UBX_CLASS_ACK) && (incomingUBX->id == UBX_ACK_ACK) && (incomingUBX->payload[0] == requestedClass) && (incomingUBX->payload[1] == requestedID))
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	781b      	ldrb	r3, [r3, #0]
 8002832:	2b05      	cmp	r3, #5
 8002834:	d115      	bne.n	8002862 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x146>
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	785b      	ldrb	r3, [r3, #1]
 800283a:	2b01      	cmp	r3, #1
 800283c:	d111      	bne.n	8002862 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x146>
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	689b      	ldr	r3, [r3, #8]
 8002842:	781b      	ldrb	r3, [r3, #0]
 8002844:	7aba      	ldrb	r2, [r7, #10]
 8002846:	429a      	cmp	r2, r3
 8002848:	d10b      	bne.n	8002862 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x146>
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	689b      	ldr	r3, [r3, #8]
 800284e:	3301      	adds	r3, #1
 8002850:	781b      	ldrb	r3, [r3, #0]
 8002852:	f897 2020 	ldrb.w	r2, [r7, #32]
 8002856:	429a      	cmp	r2, r3
 8002858:	d103      	bne.n	8002862 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x146>
      {
        incomingUBX->classAndIDmatch = SFE_UBLOX_PACKET_VALIDITY_VALID; // If we have a match, set the classAndIDmatch flag to valid
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	2201      	movs	r2, #1
 800285e:	73da      	strb	r2, [r3, #15]
 8002860:	e06e      	b.n	8002940 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x224>
      }

      // If this is a NACK then let's check if the class and ID match the requestedClass and requestedID
      else if ((incomingUBX->cls == UBX_CLASS_ACK) && (incomingUBX->id == UBX_ACK_NACK) && (incomingUBX->payload[0] == requestedClass) && (incomingUBX->payload[1] == requestedID))
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	781b      	ldrb	r3, [r3, #0]
 8002866:	2b05      	cmp	r3, #5
 8002868:	d115      	bne.n	8002896 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x17a>
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	785b      	ldrb	r3, [r3, #1]
 800286e:	2b00      	cmp	r3, #0
 8002870:	d111      	bne.n	8002896 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x17a>
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	689b      	ldr	r3, [r3, #8]
 8002876:	781b      	ldrb	r3, [r3, #0]
 8002878:	7aba      	ldrb	r2, [r7, #10]
 800287a:	429a      	cmp	r2, r3
 800287c:	d10b      	bne.n	8002896 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x17a>
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	689b      	ldr	r3, [r3, #8]
 8002882:	3301      	adds	r3, #1
 8002884:	781b      	ldrb	r3, [r3, #0]
 8002886:	f897 2020 	ldrb.w	r2, [r7, #32]
 800288a:	429a      	cmp	r2, r3
 800288c:	d103      	bne.n	8002896 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x17a>
      {
        incomingUBX->classAndIDmatch = SFE_UBLOX_PACKET_NOTACKNOWLEDGED; // If we have a match, set the classAndIDmatch flag to NOTACKNOWLEDGED
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	2203      	movs	r2, #3
 8002892:	73da      	strb	r2, [r3, #15]
        if (_printDebug == true)
 8002894:	e054      	b.n	8002940 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x224>
        }
      }

      //This is not an ACK and we do not have a complete class and ID match
      //So let's check for an HPPOSLLH message arriving when we were expecting PVT and vice versa
      else if ((incomingUBX->cls == requestedClass) &&
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	781b      	ldrb	r3, [r3, #0]
 800289a:	7aba      	ldrb	r2, [r7, #10]
 800289c:	429a      	cmp	r2, r3
 800289e:	d123      	bne.n	80028e8 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x1cc>
        (((incomingUBX->id == UBX_NAV_PVT) && (requestedID == UBX_NAV_HPPOSLLH || requestedID == UBX_NAV_DOP)) ||
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	785b      	ldrb	r3, [r3, #1]
      else if ((incomingUBX->cls == requestedClass) &&
 80028a4:	2b07      	cmp	r3, #7
 80028a6:	d107      	bne.n	80028b8 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x19c>
        (((incomingUBX->id == UBX_NAV_PVT) && (requestedID == UBX_NAV_HPPOSLLH || requestedID == UBX_NAV_DOP)) ||
 80028a8:	f897 3020 	ldrb.w	r3, [r7, #32]
 80028ac:	2b14      	cmp	r3, #20
 80028ae:	d044      	beq.n	800293a <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x21e>
 80028b0:	f897 3020 	ldrb.w	r3, [r7, #32]
 80028b4:	2b04      	cmp	r3, #4
 80028b6:	d040      	beq.n	800293a <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x21e>
        ((incomingUBX->id == UBX_NAV_HPPOSLLH) && (requestedID == UBX_NAV_PVT || requestedID == UBX_NAV_DOP)) ||
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	785b      	ldrb	r3, [r3, #1]
        (((incomingUBX->id == UBX_NAV_PVT) && (requestedID == UBX_NAV_HPPOSLLH || requestedID == UBX_NAV_DOP)) ||
 80028bc:	2b14      	cmp	r3, #20
 80028be:	d107      	bne.n	80028d0 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x1b4>
        ((incomingUBX->id == UBX_NAV_HPPOSLLH) && (requestedID == UBX_NAV_PVT || requestedID == UBX_NAV_DOP)) ||
 80028c0:	f897 3020 	ldrb.w	r3, [r7, #32]
 80028c4:	2b07      	cmp	r3, #7
 80028c6:	d038      	beq.n	800293a <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x21e>
 80028c8:	f897 3020 	ldrb.w	r3, [r7, #32]
 80028cc:	2b04      	cmp	r3, #4
 80028ce:	d034      	beq.n	800293a <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x21e>
        ((incomingUBX->id == UBX_NAV_DOP) && (requestedID == UBX_NAV_PVT || requestedID == UBX_NAV_HPPOSLLH))))
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	785b      	ldrb	r3, [r3, #1]
        ((incomingUBX->id == UBX_NAV_HPPOSLLH) && (requestedID == UBX_NAV_PVT || requestedID == UBX_NAV_DOP)) ||
 80028d4:	2b04      	cmp	r3, #4
 80028d6:	d107      	bne.n	80028e8 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x1cc>
        ((incomingUBX->id == UBX_NAV_DOP) && (requestedID == UBX_NAV_PVT || requestedID == UBX_NAV_HPPOSLLH))))
 80028d8:	f897 3020 	ldrb.w	r3, [r7, #32]
 80028dc:	2b07      	cmp	r3, #7
 80028de:	d02c      	beq.n	800293a <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x21e>
 80028e0:	f897 3020 	ldrb.w	r3, [r7, #32]
 80028e4:	2b14      	cmp	r3, #20
 80028e6:	d028      	beq.n	800293a <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x21e>
          //_debugSerial->print(F(" Message ID: 0x"));
          //_debugSerial->println(incomingUBX->id, HEX);
        }
      }
      // Let's do the same for the HNR messages
      else if ((incomingUBX->cls == requestedClass) &&
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	781b      	ldrb	r3, [r3, #0]
 80028ec:	7aba      	ldrb	r2, [r7, #10]
 80028ee:	429a      	cmp	r2, r3
 80028f0:	d126      	bne.n	8002940 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x224>
        (((incomingUBX->id == UBX_HNR_ATT) && (requestedID == UBX_HNR_INS || requestedID == UBX_HNR_PVT)) ||
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	785b      	ldrb	r3, [r3, #1]
      else if ((incomingUBX->cls == requestedClass) &&
 80028f6:	2b01      	cmp	r3, #1
 80028f8:	d107      	bne.n	800290a <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x1ee>
        (((incomingUBX->id == UBX_HNR_ATT) && (requestedID == UBX_HNR_INS || requestedID == UBX_HNR_PVT)) ||
 80028fa:	f897 3020 	ldrb.w	r3, [r7, #32]
 80028fe:	2b02      	cmp	r3, #2
 8002900:	d01d      	beq.n	800293e <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x222>
 8002902:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002906:	2b00      	cmp	r3, #0
 8002908:	d019      	beq.n	800293e <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x222>
         ((incomingUBX->id == UBX_HNR_INS) && (requestedID == UBX_HNR_ATT || requestedID == UBX_HNR_PVT)) ||
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	785b      	ldrb	r3, [r3, #1]
        (((incomingUBX->id == UBX_HNR_ATT) && (requestedID == UBX_HNR_INS || requestedID == UBX_HNR_PVT)) ||
 800290e:	2b02      	cmp	r3, #2
 8002910:	d107      	bne.n	8002922 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x206>
         ((incomingUBX->id == UBX_HNR_INS) && (requestedID == UBX_HNR_ATT || requestedID == UBX_HNR_PVT)) ||
 8002912:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002916:	2b01      	cmp	r3, #1
 8002918:	d011      	beq.n	800293e <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x222>
 800291a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800291e:	2b00      	cmp	r3, #0
 8002920:	d00d      	beq.n	800293e <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x222>
         ((incomingUBX->id == UBX_HNR_PVT) && (requestedID == UBX_HNR_ATT || requestedID == UBX_HNR_INS))))
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	785b      	ldrb	r3, [r3, #1]
         ((incomingUBX->id == UBX_HNR_INS) && (requestedID == UBX_HNR_ATT || requestedID == UBX_HNR_PVT)) ||
 8002926:	2b00      	cmp	r3, #0
 8002928:	d10a      	bne.n	8002940 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x224>
         ((incomingUBX->id == UBX_HNR_PVT) && (requestedID == UBX_HNR_ATT || requestedID == UBX_HNR_INS))))
 800292a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800292e:	2b01      	cmp	r3, #1
 8002930:	d006      	beq.n	8002940 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x224>
 8002932:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002936:	2b02      	cmp	r3, #2
 8002938:	e002      	b.n	8002940 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x224>
      else if ((incomingUBX->cls == requestedClass) &&
 800293a:	bf00      	nop
 800293c:	e000      	b.n	8002940 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x224>
      else if ((incomingUBX->cls == requestedClass) &&
 800293e:	bf00      	nop
           //_debugSerial->print(F(" Message ID: 0x"));
           //_debugSerial->println(incomingUBX->id, HEX);
         }
       }

      if (_printDebug == true)
 8002940:	68fb      	ldr	r3, [r7, #12]
 8002942:	f893 3238 	ldrb.w	r3, [r3, #568]	; 0x238
 8002946:	2b01      	cmp	r3, #1
 8002948:	d103      	bne.n	8002952 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x236>
      {
        //_debugSerial->print(F("Incoming: Size: "));
        //_debugSerial->print(incomingUBX->len);
        //_debugSerial->print(F(" Received: "));
        printPacket(incomingUBX);
 800294a:	6879      	ldr	r1, [r7, #4]
 800294c:	68f8      	ldr	r0, [r7, #12]
 800294e:	f001 f829 	bl	80039a4 <_ZN13SFE_UBLOX_GPS11printPacketEP9ubxPacket>
          //_debugSerial->println(F("packetAck classAndIDmatch"));
        }
      }

      //We've got a valid packet, now do something with it but only if ignoreThisPayload is false
      if (ignoreThisPayload == false)
 8002952:	68fb      	ldr	r3, [r7, #12]
 8002954:	f893 3370 	ldrb.w	r3, [r3, #880]	; 0x370
 8002958:	2b00      	cmp	r3, #0
 800295a:	d168      	bne.n	8002a2e <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x312>
      {
        processUBXpacket(incomingUBX);
 800295c:	6879      	ldr	r1, [r7, #4]
 800295e:	68f8      	ldr	r0, [r7, #12]
 8002960:	f000 f880 	bl	8002a64 <_ZN13SFE_UBLOX_GPS16processUBXpacketEP9ubxPacket>
      if (ignoreThisPayload == false)
 8002964:	e063      	b.n	8002a2e <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x312>
      }
    }
    else // Checksum failure
    {
      incomingUBX->valid = SFE_UBLOX_PACKET_VALIDITY_NOT_VALID;
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	2200      	movs	r2, #0
 800296a:	739a      	strb	r2, [r3, #14]

      // Let's check if the class and ID match the requestedClass and requestedID.
      // This is potentially risky as we are saying that we saw the requested Class and ID
      // but that the packet checksum failed. Potentially it could be the class or ID bytes
      // that caused the checksum error!
      if ((incomingUBX->cls == requestedClass) && (incomingUBX->id == requestedID))
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	781b      	ldrb	r3, [r3, #0]
 8002970:	7aba      	ldrb	r2, [r7, #10]
 8002972:	429a      	cmp	r2, r3
 8002974:	d109      	bne.n	800298a <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x26e>
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	785b      	ldrb	r3, [r3, #1]
 800297a:	f897 2020 	ldrb.w	r2, [r7, #32]
 800297e:	429a      	cmp	r2, r3
 8002980:	d103      	bne.n	800298a <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x26e>
      {
        incomingUBX->classAndIDmatch = SFE_UBLOX_PACKET_VALIDITY_NOT_VALID; // If we have a match, set the classAndIDmatch flag to not valid
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	2200      	movs	r2, #0
 8002986:	73da      	strb	r2, [r3, #15]
 8002988:	e014      	b.n	80029b4 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x298>
      }
      // If this is an ACK then let's check if the class and ID match the requestedClass and requestedID
      else if ((incomingUBX->cls == UBX_CLASS_ACK) && (incomingUBX->payload[0] == requestedClass) && (incomingUBX->payload[1] == requestedID))
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	781b      	ldrb	r3, [r3, #0]
 800298e:	2b05      	cmp	r3, #5
 8002990:	d110      	bne.n	80029b4 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x298>
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	689b      	ldr	r3, [r3, #8]
 8002996:	781b      	ldrb	r3, [r3, #0]
 8002998:	7aba      	ldrb	r2, [r7, #10]
 800299a:	429a      	cmp	r2, r3
 800299c:	d10a      	bne.n	80029b4 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x298>
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	689b      	ldr	r3, [r3, #8]
 80029a2:	3301      	adds	r3, #1
 80029a4:	781b      	ldrb	r3, [r3, #0]
 80029a6:	f897 2020 	ldrb.w	r2, [r7, #32]
 80029aa:	429a      	cmp	r2, r3
 80029ac:	d102      	bne.n	80029b4 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x298>
      {
        incomingUBX->classAndIDmatch = SFE_UBLOX_PACKET_VALIDITY_NOT_VALID; // If we have a match, set the classAndIDmatch flag to not valid
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	2200      	movs	r2, #0
 80029b2:	73da      	strb	r2, [r3, #15]
      }

      if ((_printDebug == true) || (_printLimitedDebug == true)) // Print this if doing limited debugging
 80029b4:	68fb      	ldr	r3, [r7, #12]
 80029b6:	f893 3238 	ldrb.w	r3, [r3, #568]	; 0x238
 80029ba:	2b01      	cmp	r3, #1
 80029bc:	d004      	beq.n	80029c8 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x2ac>
 80029be:	68fb      	ldr	r3, [r7, #12]
 80029c0:	f893 3239 	ldrb.w	r3, [r3, #569]	; 0x239
 80029c4:	2b01      	cmp	r3, #1
 80029c6:	d132      	bne.n	8002a2e <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x312>

        //_debugSerial->print(F("Failed  : "));
        //_debugSerial->print(F("Size: "));
        //_debugSerial->print(incomingUBX->len);
        //_debugSerial->print(F(" Received: "));
        printPacket(incomingUBX);
 80029c8:	6879      	ldr	r1, [r7, #4]
 80029ca:	68f8      	ldr	r0, [r7, #12]
 80029cc:	f000 ffea 	bl	80039a4 <_ZN13SFE_UBLOX_GPS11printPacketEP9ubxPacket>
 80029d0:	e02d      	b.n	8002a2e <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x312>
    }
  }
  else //Load this byte into the payload array
  {
    //If a UBX_NAV_PVT packet comes in asynchronously, we need to fudge the startingSpot
    uint16_t startingSpot = incomingUBX->startingSpot;
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	88db      	ldrh	r3, [r3, #6]
 80029d6:	82bb      	strh	r3, [r7, #20]
    if (incomingUBX->cls == UBX_CLASS_NAV && incomingUBX->id == UBX_NAV_PVT)
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	781b      	ldrb	r3, [r3, #0]
 80029dc:	2b01      	cmp	r3, #1
 80029de:	d105      	bne.n	80029ec <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x2d0>
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	785b      	ldrb	r3, [r3, #1]
 80029e4:	2b07      	cmp	r3, #7
 80029e6:	d101      	bne.n	80029ec <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x2d0>
      startingSpot = 0;
 80029e8:	2300      	movs	r3, #0
 80029ea:	82bb      	strh	r3, [r7, #20]
    // Check if this is payload data which should be ignored
    if (ignoreThisPayload == false)
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	f893 3370 	ldrb.w	r3, [r3, #880]	; 0x370
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	d11b      	bne.n	8002a2e <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x312>
    {
      //Begin recording if counter goes past startingSpot
      if ((incomingUBX->counter - 4) >= startingSpot)
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	889b      	ldrh	r3, [r3, #4]
 80029fa:	1eda      	subs	r2, r3, #3
 80029fc:	8abb      	ldrh	r3, [r7, #20]
 80029fe:	429a      	cmp	r2, r3
 8002a00:	dd15      	ble.n	8002a2e <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x312>
      {
        //Check to see if we have room for this byte
        if (((incomingUBX->counter - 4) - startingSpot) < max_payload_size) //If counter = 208, starting spot = 200, we're good to record.
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	889b      	ldrh	r3, [r3, #4]
 8002a06:	1f1a      	subs	r2, r3, #4
 8002a08:	8abb      	ldrh	r3, [r7, #20]
 8002a0a:	1ad3      	subs	r3, r2, r3
 8002a0c:	461a      	mov	r2, r3
 8002a0e:	693b      	ldr	r3, [r7, #16]
 8002a10:	4293      	cmp	r3, r2
 8002a12:	d90a      	bls.n	8002a2a <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x30e>
        {
          incomingUBX->payload[incomingUBX->counter - 4 - startingSpot] = incoming; //Store this byte into payload array
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	689b      	ldr	r3, [r3, #8]
 8002a18:	687a      	ldr	r2, [r7, #4]
 8002a1a:	8892      	ldrh	r2, [r2, #4]
 8002a1c:	1f11      	subs	r1, r2, #4
 8002a1e:	8aba      	ldrh	r2, [r7, #20]
 8002a20:	1a8a      	subs	r2, r1, r2
 8002a22:	4413      	add	r3, r2
 8002a24:	7afa      	ldrb	r2, [r7, #11]
 8002a26:	701a      	strb	r2, [r3, #0]
 8002a28:	e001      	b.n	8002a2e <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x312>
        }
        else
        {
          overrun = true;
 8002a2a:	2301      	movs	r3, #1
 8002a2c:	75fb      	strb	r3, [r7, #23]
      }
    }
  }

  //Increment the counter
  incomingUBX->counter++;
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	889b      	ldrh	r3, [r3, #4]
 8002a32:	3301      	adds	r3, #1
 8002a34:	b29a      	uxth	r2, r3
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	809a      	strh	r2, [r3, #4]

  if (overrun || (incomingUBX->counter == MAX_PAYLOAD_SIZE))
 8002a3a:	7dfb      	ldrb	r3, [r7, #23]
 8002a3c:	2b00      	cmp	r3, #0
 8002a3e:	d104      	bne.n	8002a4a <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x32e>
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	889b      	ldrh	r3, [r3, #4]
 8002a44:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002a48:	d107      	bne.n	8002a5a <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x33e>
  {
    //Something has gone very wrong
    currentSentence = NONE; //Reset the sentence to being looking for a new start char
 8002a4a:	68fb      	ldr	r3, [r7, #12]
 8002a4c:	2200      	movs	r2, #0
 8002a4e:	f883 2234 	strb.w	r2, [r3, #564]	; 0x234
    if ((_printDebug == true) || (_printLimitedDebug == true)) // Print this if doing limited debugging
 8002a52:	68fb      	ldr	r3, [r7, #12]
 8002a54:	f893 3238 	ldrb.w	r3, [r3, #568]	; 0x238
 8002a58:	2b01      	cmp	r3, #1
        //_debugSerial->println(F("processUBX: buffer overrun detected"));
      //else
        //_debugSerial->println(F("processUBX: counter hit MAX_PAYLOAD_SIZE"));
    }
  }
}
 8002a5a:	bf00      	nop
 8002a5c:	3718      	adds	r7, #24
 8002a5e:	46bd      	mov	sp, r7
 8002a60:	bd80      	pop	{r7, pc}
	...

08002a64 <_ZN13SFE_UBLOX_GPS16processUBXpacketEP9ubxPacket>:
//Once a packet has been received and validated, identify this packet's class/id and update internal flags
//Note: if the user requests a PVT or a HPPOSLLH message using a custom packet, the data extraction will
//      not work as expected beacuse extractLong etc are hardwired to packetCfg payloadCfg. Ideally
//      extractLong etc should be updated so they receive a pointer to the packet buffer.
void SFE_UBLOX_GPS::processUBXpacket(ubxPacket *msg)
{
 8002a64:	b580      	push	{r7, lr}
 8002a66:	b086      	sub	sp, #24
 8002a68:	af00      	add	r7, sp, #0
 8002a6a:	6078      	str	r0, [r7, #4]
 8002a6c:	6039      	str	r1, [r7, #0]
  switch (msg->cls)
 8002a6e:	683b      	ldr	r3, [r7, #0]
 8002a70:	781b      	ldrb	r3, [r3, #0]
 8002a72:	2b01      	cmp	r3, #1
 8002a74:	d004      	beq.n	8002a80 <_ZN13SFE_UBLOX_GPS16processUBXpacketEP9ubxPacket+0x1c>
 8002a76:	2b28      	cmp	r3, #40	; 0x28
 8002a78:	f000 83a4 	beq.w	80031c4 <_ZN13SFE_UBLOX_GPS16processUBXpacketEP9ubxPacket+0x760>
      hnrPVT.headVehValid = (flags & 0x10) > 0;

      hnrPVTQueried = true;
    }
  }
}
 8002a7c:	f000 bd98 	b.w	80035b0 <_ZN13SFE_UBLOX_GPS16processUBXpacketEP9ubxPacket+0xb4c>
    if (msg->id == UBX_NAV_PVT && msg->len == 92)
 8002a80:	683b      	ldr	r3, [r7, #0]
 8002a82:	785b      	ldrb	r3, [r3, #1]
 8002a84:	2b07      	cmp	r3, #7
 8002a86:	f040 8258 	bne.w	8002f3a <_ZN13SFE_UBLOX_GPS16processUBXpacketEP9ubxPacket+0x4d6>
 8002a8a:	683b      	ldr	r3, [r7, #0]
 8002a8c:	885b      	ldrh	r3, [r3, #2]
 8002a8e:	2b5c      	cmp	r3, #92	; 0x5c
 8002a90:	f040 8253 	bne.w	8002f3a <_ZN13SFE_UBLOX_GPS16processUBXpacketEP9ubxPacket+0x4d6>
      constexpr int startingSpot = 0; //fixed value used in processUBX
 8002a94:	2300      	movs	r3, #0
 8002a96:	60fb      	str	r3, [r7, #12]
      timeOfWeek = extractLong(0);
 8002a98:	2100      	movs	r1, #0
 8002a9a:	6878      	ldr	r0, [r7, #4]
 8002a9c:	f001 f9b0 	bl	8003e00 <_ZN13SFE_UBLOX_GPS11extractLongEh>
 8002aa0:	4602      	mov	r2, r0
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
      gpsMillisecond = extractLong(0) % 1000; //Get last three digits of iTOW
 8002aa8:	2100      	movs	r1, #0
 8002aaa:	6878      	ldr	r0, [r7, #4]
 8002aac:	f001 f9a8 	bl	8003e00 <_ZN13SFE_UBLOX_GPS11extractLongEh>
 8002ab0:	4602      	mov	r2, r0
 8002ab2:	4bc9      	ldr	r3, [pc, #804]	; (8002dd8 <_ZN13SFE_UBLOX_GPS16processUBXpacketEP9ubxPacket+0x374>)
 8002ab4:	fba3 1302 	umull	r1, r3, r3, r2
 8002ab8:	099b      	lsrs	r3, r3, #6
 8002aba:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8002abe:	fb01 f303 	mul.w	r3, r1, r3
 8002ac2:	1ad3      	subs	r3, r2, r3
 8002ac4:	b29a      	uxth	r2, r3
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	f8a3 2078 	strh.w	r2, [r3, #120]	; 0x78
      gpsYear = extractInt(4);
 8002acc:	2104      	movs	r1, #4
 8002ace:	6878      	ldr	r0, [r7, #4]
 8002ad0:	f001 f9dd 	bl	8003e8e <_ZN13SFE_UBLOX_GPS10extractIntEh>
 8002ad4:	4603      	mov	r3, r0
 8002ad6:	461a      	mov	r2, r3
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	f8a3 2070 	strh.w	r2, [r3, #112]	; 0x70
      gpsMonth = extractByte(6);
 8002ade:	2106      	movs	r1, #6
 8002ae0:	6878      	ldr	r0, [r7, #4]
 8002ae2:	f001 fa0b 	bl	8003efc <_ZN13SFE_UBLOX_GPS11extractByteEh>
 8002ae6:	4603      	mov	r3, r0
 8002ae8:	461a      	mov	r2, r3
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	f883 2072 	strb.w	r2, [r3, #114]	; 0x72
      gpsDay = extractByte(7);
 8002af0:	2107      	movs	r1, #7
 8002af2:	6878      	ldr	r0, [r7, #4]
 8002af4:	f001 fa02 	bl	8003efc <_ZN13SFE_UBLOX_GPS11extractByteEh>
 8002af8:	4603      	mov	r3, r0
 8002afa:	461a      	mov	r2, r3
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	f883 2073 	strb.w	r2, [r3, #115]	; 0x73
      gpsHour = extractByte(8);
 8002b02:	2108      	movs	r1, #8
 8002b04:	6878      	ldr	r0, [r7, #4]
 8002b06:	f001 f9f9 	bl	8003efc <_ZN13SFE_UBLOX_GPS11extractByteEh>
 8002b0a:	4603      	mov	r3, r0
 8002b0c:	461a      	mov	r2, r3
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74
      gpsMinute = extractByte(9);
 8002b14:	2109      	movs	r1, #9
 8002b16:	6878      	ldr	r0, [r7, #4]
 8002b18:	f001 f9f0 	bl	8003efc <_ZN13SFE_UBLOX_GPS11extractByteEh>
 8002b1c:	4603      	mov	r3, r0
 8002b1e:	461a      	mov	r2, r3
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	f883 2075 	strb.w	r2, [r3, #117]	; 0x75
      gpsSecond = extractByte(10);
 8002b26:	210a      	movs	r1, #10
 8002b28:	6878      	ldr	r0, [r7, #4]
 8002b2a:	f001 f9e7 	bl	8003efc <_ZN13SFE_UBLOX_GPS11extractByteEh>
 8002b2e:	4603      	mov	r3, r0
 8002b30:	461a      	mov	r2, r3
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	f883 2076 	strb.w	r2, [r3, #118]	; 0x76
      gpsDateValid = extractByte(11) & 0x01;
 8002b38:	210b      	movs	r1, #11
 8002b3a:	6878      	ldr	r0, [r7, #4]
 8002b3c:	f001 f9de 	bl	8003efc <_ZN13SFE_UBLOX_GPS11extractByteEh>
 8002b40:	4603      	mov	r3, r0
 8002b42:	f003 0301 	and.w	r3, r3, #1
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	bf14      	ite	ne
 8002b4a:	2301      	movne	r3, #1
 8002b4c:	2300      	moveq	r3, #0
 8002b4e:	b2da      	uxtb	r2, r3
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
      gpsTimeValid = (extractByte(11) & 0x02) >> 1;
 8002b56:	210b      	movs	r1, #11
 8002b58:	6878      	ldr	r0, [r7, #4]
 8002b5a:	f001 f9cf 	bl	8003efc <_ZN13SFE_UBLOX_GPS11extractByteEh>
 8002b5e:	4603      	mov	r3, r0
 8002b60:	f003 0302 	and.w	r3, r3, #2
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	bf14      	ite	ne
 8002b68:	2301      	movne	r3, #1
 8002b6a:	2300      	moveq	r3, #0
 8002b6c:	b2da      	uxtb	r2, r3
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
      gpsNanosecond = extractSignedLong(16); //Includes milliseconds
 8002b74:	2110      	movs	r1, #16
 8002b76:	6878      	ldr	r0, [r7, #4]
 8002b78:	f001 f977 	bl	8003e6a <_ZN13SFE_UBLOX_GPS17extractSignedLongEh>
 8002b7c:	4602      	mov	r2, r0
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	67da      	str	r2, [r3, #124]	; 0x7c
      fixType = extractByte(20 - startingSpot);
 8002b82:	2114      	movs	r1, #20
 8002b84:	6878      	ldr	r0, [r7, #4]
 8002b86:	f001 f9b9 	bl	8003efc <_ZN13SFE_UBLOX_GPS11extractByteEh>
 8002b8a:	4603      	mov	r3, r0
 8002b8c:	461a      	mov	r2, r3
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	f883 20ad 	strb.w	r2, [r3, #173]	; 0xad
      gnssFixOk = extractByte(21 - startingSpot) & 0x1; //Get the 1st bit
 8002b94:	2115      	movs	r1, #21
 8002b96:	6878      	ldr	r0, [r7, #4]
 8002b98:	f001 f9b0 	bl	8003efc <_ZN13SFE_UBLOX_GPS11extractByteEh>
 8002b9c:	4603      	mov	r3, r0
 8002b9e:	f003 0301 	and.w	r3, r3, #1
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	bf14      	ite	ne
 8002ba6:	2301      	movne	r3, #1
 8002ba8:	2300      	moveq	r3, #0
 8002baa:	b2da      	uxtb	r2, r3
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	f883 2082 	strb.w	r2, [r3, #130]	; 0x82
      diffSoln = (extractByte(21 - startingSpot) >> 1) & 0x1; //Get the 2nd bit
 8002bb2:	2115      	movs	r1, #21
 8002bb4:	6878      	ldr	r0, [r7, #4]
 8002bb6:	f001 f9a1 	bl	8003efc <_ZN13SFE_UBLOX_GPS11extractByteEh>
 8002bba:	4603      	mov	r3, r0
 8002bbc:	f003 0302 	and.w	r3, r3, #2
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	bf14      	ite	ne
 8002bc4:	2301      	movne	r3, #1
 8002bc6:	2300      	moveq	r3, #0
 8002bc8:	b2da      	uxtb	r2, r3
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	f883 2083 	strb.w	r2, [r3, #131]	; 0x83
      carrierSolution = extractByte(21 - startingSpot) >> 6; //Get 6th&7th bits of this byte
 8002bd0:	2115      	movs	r1, #21
 8002bd2:	6878      	ldr	r0, [r7, #4]
 8002bd4:	f001 f992 	bl	8003efc <_ZN13SFE_UBLOX_GPS11extractByteEh>
 8002bd8:	4603      	mov	r3, r0
 8002bda:	119b      	asrs	r3, r3, #6
 8002bdc:	b2da      	uxtb	r2, r3
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	f883 20ae 	strb.w	r2, [r3, #174]	; 0xae
      headVehValid = (extractByte(21 - startingSpot) >> 5) & 0x1; // Get the 5th bit
 8002be4:	2115      	movs	r1, #21
 8002be6:	6878      	ldr	r0, [r7, #4]
 8002be8:	f001 f988 	bl	8003efc <_ZN13SFE_UBLOX_GPS11extractByteEh>
 8002bec:	4603      	mov	r3, r0
 8002bee:	f003 0320 	and.w	r3, r3, #32
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	bf14      	ite	ne
 8002bf6:	2301      	movne	r3, #1
 8002bf8:	2300      	moveq	r3, #0
 8002bfa:	b2da      	uxtb	r2, r3
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84
      SIV = extractByte(23 - startingSpot);
 8002c02:	2117      	movs	r1, #23
 8002c04:	6878      	ldr	r0, [r7, #4]
 8002c06:	f001 f979 	bl	8003efc <_ZN13SFE_UBLOX_GPS11extractByteEh>
 8002c0a:	4603      	mov	r3, r0
 8002c0c:	461a      	mov	r2, r3
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	f883 20ac 	strb.w	r2, [r3, #172]	; 0xac
      longitude = extractSignedLong(24 - startingSpot);
 8002c14:	2118      	movs	r1, #24
 8002c16:	6878      	ldr	r0, [r7, #4]
 8002c18:	f001 f927 	bl	8003e6a <_ZN13SFE_UBLOX_GPS17extractSignedLongEh>
 8002c1c:	4602      	mov	r2, r0
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      latitude = extractSignedLong(28 - startingSpot);
 8002c24:	211c      	movs	r1, #28
 8002c26:	6878      	ldr	r0, [r7, #4]
 8002c28:	f001 f91f 	bl	8003e6a <_ZN13SFE_UBLOX_GPS17extractSignedLongEh>
 8002c2c:	4602      	mov	r2, r0
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
      altitude = extractSignedLong(32 - startingSpot);
 8002c34:	2120      	movs	r1, #32
 8002c36:	6878      	ldr	r0, [r7, #4]
 8002c38:	f001 f917 	bl	8003e6a <_ZN13SFE_UBLOX_GPS17extractSignedLongEh>
 8002c3c:	4602      	mov	r2, r0
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
      altitudeMSL = extractSignedLong(36 - startingSpot);
 8002c44:	2124      	movs	r1, #36	; 0x24
 8002c46:	6878      	ldr	r0, [r7, #4]
 8002c48:	f001 f90f 	bl	8003e6a <_ZN13SFE_UBLOX_GPS17extractSignedLongEh>
 8002c4c:	4602      	mov	r2, r0
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
      horizontalAccEst = extractLong(40 - startingSpot);
 8002c54:	2128      	movs	r1, #40	; 0x28
 8002c56:	6878      	ldr	r0, [r7, #4]
 8002c58:	f001 f8d2 	bl	8003e00 <_ZN13SFE_UBLOX_GPS11extractLongEh>
 8002c5c:	4602      	mov	r2, r0
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
      verticalAccEst = extractLong(44 - startingSpot);
 8002c64:	212c      	movs	r1, #44	; 0x2c
 8002c66:	6878      	ldr	r0, [r7, #4]
 8002c68:	f001 f8ca 	bl	8003e00 <_ZN13SFE_UBLOX_GPS11extractLongEh>
 8002c6c:	4602      	mov	r2, r0
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
      nedNorthVel = extractSignedLong(48 - startingSpot);
 8002c74:	2130      	movs	r1, #48	; 0x30
 8002c76:	6878      	ldr	r0, [r7, #4]
 8002c78:	f001 f8f7 	bl	8003e6a <_ZN13SFE_UBLOX_GPS17extractSignedLongEh>
 8002c7c:	4602      	mov	r2, r0
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
      nedEastVel = extractSignedLong(52 - startingSpot);
 8002c84:	2134      	movs	r1, #52	; 0x34
 8002c86:	6878      	ldr	r0, [r7, #4]
 8002c88:	f001 f8ef 	bl	8003e6a <_ZN13SFE_UBLOX_GPS17extractSignedLongEh>
 8002c8c:	4602      	mov	r2, r0
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
      nedDownVel = extractSignedLong(56 - startingSpot);
 8002c94:	2138      	movs	r1, #56	; 0x38
 8002c96:	6878      	ldr	r0, [r7, #4]
 8002c98:	f001 f8e7 	bl	8003e6a <_ZN13SFE_UBLOX_GPS17extractSignedLongEh>
 8002c9c:	4602      	mov	r2, r0
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
      groundSpeed = extractSignedLong(60 - startingSpot);
 8002ca4:	213c      	movs	r1, #60	; 0x3c
 8002ca6:	6878      	ldr	r0, [r7, #4]
 8002ca8:	f001 f8df 	bl	8003e6a <_ZN13SFE_UBLOX_GPS17extractSignedLongEh>
 8002cac:	4602      	mov	r2, r0
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
      headingOfMotion = extractSignedLong(64 - startingSpot);
 8002cb4:	2140      	movs	r1, #64	; 0x40
 8002cb6:	6878      	ldr	r0, [r7, #4]
 8002cb8:	f001 f8d7 	bl	8003e6a <_ZN13SFE_UBLOX_GPS17extractSignedLongEh>
 8002cbc:	4602      	mov	r2, r0
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
      speedAccEst = extractLong(68 - startingSpot);
 8002cc4:	2144      	movs	r1, #68	; 0x44
 8002cc6:	6878      	ldr	r0, [r7, #4]
 8002cc8:	f001 f89a 	bl	8003e00 <_ZN13SFE_UBLOX_GPS11extractLongEh>
 8002ccc:	4602      	mov	r2, r0
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8
      headingAccEst = extractLong(72 - startingSpot);
 8002cd4:	2148      	movs	r1, #72	; 0x48
 8002cd6:	6878      	ldr	r0, [r7, #4]
 8002cd8:	f001 f892 	bl	8003e00 <_ZN13SFE_UBLOX_GPS11extractLongEh>
 8002cdc:	4602      	mov	r2, r0
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
      pDOP = extractInt(76 - startingSpot);
 8002ce4:	214c      	movs	r1, #76	; 0x4c
 8002ce6:	6878      	ldr	r0, [r7, #4]
 8002ce8:	f001 f8d1 	bl	8003e8e <_ZN13SFE_UBLOX_GPS10extractIntEh>
 8002cec:	4603      	mov	r3, r0
 8002cee:	461a      	mov	r2, r3
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	f8a3 20c0 	strh.w	r2, [r3, #192]	; 0xc0
      invalidLlh = extractByte(78 - startingSpot) & 0x1;
 8002cf6:	214e      	movs	r1, #78	; 0x4e
 8002cf8:	6878      	ldr	r0, [r7, #4]
 8002cfa:	f001 f8ff 	bl	8003efc <_ZN13SFE_UBLOX_GPS11extractByteEh>
 8002cfe:	4603      	mov	r3, r0
 8002d00:	f003 0301 	and.w	r3, r3, #1
 8002d04:	2b00      	cmp	r3, #0
 8002d06:	bf14      	ite	ne
 8002d08:	2301      	movne	r3, #1
 8002d0a:	2300      	moveq	r3, #0
 8002d0c:	b2da      	uxtb	r2, r3
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	f883 20c2 	strb.w	r2, [r3, #194]	; 0xc2
      headVeh = extractSignedLong(84 - startingSpot);
 8002d14:	2154      	movs	r1, #84	; 0x54
 8002d16:	6878      	ldr	r0, [r7, #4]
 8002d18:	f001 f8a7 	bl	8003e6a <_ZN13SFE_UBLOX_GPS17extractSignedLongEh>
 8002d1c:	4602      	mov	r2, r0
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
      magDec = extractSignedInt(88 - startingSpot);
 8002d24:	2158      	movs	r1, #88	; 0x58
 8002d26:	6878      	ldr	r0, [r7, #4]
 8002d28:	f001 f8d5 	bl	8003ed6 <_ZN13SFE_UBLOX_GPS16extractSignedIntEa>
 8002d2c:	4603      	mov	r3, r0
 8002d2e:	461a      	mov	r2, r3
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	f8a3 20c8 	strh.w	r2, [r3, #200]	; 0xc8
      magAcc = extractInt(90 - startingSpot);
 8002d36:	215a      	movs	r1, #90	; 0x5a
 8002d38:	6878      	ldr	r0, [r7, #4]
 8002d3a:	f001 f8a8 	bl	8003e8e <_ZN13SFE_UBLOX_GPS10extractIntEh>
 8002d3e:	4603      	mov	r3, r0
 8002d40:	461a      	mov	r2, r3
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	f8a3 20ca 	strh.w	r2, [r3, #202]	; 0xca
      moduleQueried.gpsiTOW = true;
 8002d48:	687a      	ldr	r2, [r7, #4]
 8002d4a:	f892 3388 	ldrb.w	r3, [r2, #904]	; 0x388
 8002d4e:	f043 0301 	orr.w	r3, r3, #1
 8002d52:	f882 3388 	strb.w	r3, [r2, #904]	; 0x388
      moduleQueried.gpsYear = true;
 8002d56:	687a      	ldr	r2, [r7, #4]
 8002d58:	f892 3388 	ldrb.w	r3, [r2, #904]	; 0x388
 8002d5c:	f043 0302 	orr.w	r3, r3, #2
 8002d60:	f882 3388 	strb.w	r3, [r2, #904]	; 0x388
      moduleQueried.gpsMonth = true;
 8002d64:	687a      	ldr	r2, [r7, #4]
 8002d66:	f892 3388 	ldrb.w	r3, [r2, #904]	; 0x388
 8002d6a:	f043 0304 	orr.w	r3, r3, #4
 8002d6e:	f882 3388 	strb.w	r3, [r2, #904]	; 0x388
      moduleQueried.gpsDay = true;
 8002d72:	687a      	ldr	r2, [r7, #4]
 8002d74:	f892 3388 	ldrb.w	r3, [r2, #904]	; 0x388
 8002d78:	f043 0308 	orr.w	r3, r3, #8
 8002d7c:	f882 3388 	strb.w	r3, [r2, #904]	; 0x388
      moduleQueried.gpsHour = true;
 8002d80:	687a      	ldr	r2, [r7, #4]
 8002d82:	f892 3388 	ldrb.w	r3, [r2, #904]	; 0x388
 8002d86:	f043 0310 	orr.w	r3, r3, #16
 8002d8a:	f882 3388 	strb.w	r3, [r2, #904]	; 0x388
      moduleQueried.gpsMinute = true;
 8002d8e:	687a      	ldr	r2, [r7, #4]
 8002d90:	f892 3388 	ldrb.w	r3, [r2, #904]	; 0x388
 8002d94:	f043 0320 	orr.w	r3, r3, #32
 8002d98:	f882 3388 	strb.w	r3, [r2, #904]	; 0x388
      moduleQueried.gpsSecond = true;
 8002d9c:	687a      	ldr	r2, [r7, #4]
 8002d9e:	f892 3388 	ldrb.w	r3, [r2, #904]	; 0x388
 8002da2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002da6:	f882 3388 	strb.w	r3, [r2, #904]	; 0x388
      moduleQueried.gpsDateValid = true;
 8002daa:	687a      	ldr	r2, [r7, #4]
 8002dac:	f892 3388 	ldrb.w	r3, [r2, #904]	; 0x388
 8002db0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002db4:	f882 3388 	strb.w	r3, [r2, #904]	; 0x388
      moduleQueried.gpsTimeValid = true;
 8002db8:	687a      	ldr	r2, [r7, #4]
 8002dba:	f892 3389 	ldrb.w	r3, [r2, #905]	; 0x389
 8002dbe:	f043 0301 	orr.w	r3, r3, #1
 8002dc2:	f882 3389 	strb.w	r3, [r2, #905]	; 0x389
      moduleQueried.gpsNanosecond = true;
 8002dc6:	687a      	ldr	r2, [r7, #4]
 8002dc8:	f892 3389 	ldrb.w	r3, [r2, #905]	; 0x389
 8002dcc:	f043 0302 	orr.w	r3, r3, #2
 8002dd0:	f882 3389 	strb.w	r3, [r2, #905]	; 0x389
      moduleQueried.all = true;
 8002dd4:	687a      	ldr	r2, [r7, #4]
 8002dd6:	e001      	b.n	8002ddc <_ZN13SFE_UBLOX_GPS16processUBXpacketEP9ubxPacket+0x378>
 8002dd8:	10624dd3 	.word	0x10624dd3
 8002ddc:	f892 3389 	ldrb.w	r3, [r2, #905]	; 0x389
 8002de0:	f043 0304 	orr.w	r3, r3, #4
 8002de4:	f882 3389 	strb.w	r3, [r2, #905]	; 0x389
      moduleQueried.gnssFixOk = true;
 8002de8:	687a      	ldr	r2, [r7, #4]
 8002dea:	f892 3389 	ldrb.w	r3, [r2, #905]	; 0x389
 8002dee:	f043 0308 	orr.w	r3, r3, #8
 8002df2:	f882 3389 	strb.w	r3, [r2, #905]	; 0x389
      moduleQueried.diffSoln = true;
 8002df6:	687a      	ldr	r2, [r7, #4]
 8002df8:	f892 3389 	ldrb.w	r3, [r2, #905]	; 0x389
 8002dfc:	f043 0310 	orr.w	r3, r3, #16
 8002e00:	f882 3389 	strb.w	r3, [r2, #905]	; 0x389
      moduleQueried.headVehValid = true;
 8002e04:	687a      	ldr	r2, [r7, #4]
 8002e06:	f892 3389 	ldrb.w	r3, [r2, #905]	; 0x389
 8002e0a:	f043 0320 	orr.w	r3, r3, #32
 8002e0e:	f882 3389 	strb.w	r3, [r2, #905]	; 0x389
      moduleQueried.longitude = true;
 8002e12:	687a      	ldr	r2, [r7, #4]
 8002e14:	f892 3389 	ldrb.w	r3, [r2, #905]	; 0x389
 8002e18:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002e1c:	f882 3389 	strb.w	r3, [r2, #905]	; 0x389
      moduleQueried.latitude = true;
 8002e20:	687a      	ldr	r2, [r7, #4]
 8002e22:	f892 3389 	ldrb.w	r3, [r2, #905]	; 0x389
 8002e26:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002e2a:	f882 3389 	strb.w	r3, [r2, #905]	; 0x389
      moduleQueried.altitude = true;
 8002e2e:	687a      	ldr	r2, [r7, #4]
 8002e30:	f892 338a 	ldrb.w	r3, [r2, #906]	; 0x38a
 8002e34:	f043 0301 	orr.w	r3, r3, #1
 8002e38:	f882 338a 	strb.w	r3, [r2, #906]	; 0x38a
      moduleQueried.altitudeMSL = true;
 8002e3c:	687a      	ldr	r2, [r7, #4]
 8002e3e:	f892 338a 	ldrb.w	r3, [r2, #906]	; 0x38a
 8002e42:	f043 0302 	orr.w	r3, r3, #2
 8002e46:	f882 338a 	strb.w	r3, [r2, #906]	; 0x38a
      moduleQueried.horizontalAccEst = true;
 8002e4a:	687a      	ldr	r2, [r7, #4]
 8002e4c:	f892 338a 	ldrb.w	r3, [r2, #906]	; 0x38a
 8002e50:	f043 0304 	orr.w	r3, r3, #4
 8002e54:	f882 338a 	strb.w	r3, [r2, #906]	; 0x38a
      moduleQueried.verticalAccEst = true;
 8002e58:	687a      	ldr	r2, [r7, #4]
 8002e5a:	f892 338a 	ldrb.w	r3, [r2, #906]	; 0x38a
 8002e5e:	f043 0308 	orr.w	r3, r3, #8
 8002e62:	f882 338a 	strb.w	r3, [r2, #906]	; 0x38a
      moduleQueried.nedNorthVel = true;
 8002e66:	687a      	ldr	r2, [r7, #4]
 8002e68:	f892 338a 	ldrb.w	r3, [r2, #906]	; 0x38a
 8002e6c:	f043 0310 	orr.w	r3, r3, #16
 8002e70:	f882 338a 	strb.w	r3, [r2, #906]	; 0x38a
      moduleQueried.nedEastVel = true;
 8002e74:	687a      	ldr	r2, [r7, #4]
 8002e76:	f892 338a 	ldrb.w	r3, [r2, #906]	; 0x38a
 8002e7a:	f043 0320 	orr.w	r3, r3, #32
 8002e7e:	f882 338a 	strb.w	r3, [r2, #906]	; 0x38a
      moduleQueried.nedDownVel = true;
 8002e82:	687a      	ldr	r2, [r7, #4]
 8002e84:	f892 338a 	ldrb.w	r3, [r2, #906]	; 0x38a
 8002e88:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002e8c:	f882 338a 	strb.w	r3, [r2, #906]	; 0x38a
      moduleQueried.SIV = true;
 8002e90:	687a      	ldr	r2, [r7, #4]
 8002e92:	f892 338a 	ldrb.w	r3, [r2, #906]	; 0x38a
 8002e96:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002e9a:	f882 338a 	strb.w	r3, [r2, #906]	; 0x38a
      moduleQueried.fixType = true;
 8002e9e:	687a      	ldr	r2, [r7, #4]
 8002ea0:	f892 338b 	ldrb.w	r3, [r2, #907]	; 0x38b
 8002ea4:	f043 0301 	orr.w	r3, r3, #1
 8002ea8:	f882 338b 	strb.w	r3, [r2, #907]	; 0x38b
      moduleQueried.carrierSolution = true;
 8002eac:	687a      	ldr	r2, [r7, #4]
 8002eae:	f892 338b 	ldrb.w	r3, [r2, #907]	; 0x38b
 8002eb2:	f043 0302 	orr.w	r3, r3, #2
 8002eb6:	f882 338b 	strb.w	r3, [r2, #907]	; 0x38b
      moduleQueried.groundSpeed = true;
 8002eba:	687a      	ldr	r2, [r7, #4]
 8002ebc:	f892 338b 	ldrb.w	r3, [r2, #907]	; 0x38b
 8002ec0:	f043 0304 	orr.w	r3, r3, #4
 8002ec4:	f882 338b 	strb.w	r3, [r2, #907]	; 0x38b
      moduleQueried.headingOfMotion = true;
 8002ec8:	687a      	ldr	r2, [r7, #4]
 8002eca:	f892 338b 	ldrb.w	r3, [r2, #907]	; 0x38b
 8002ece:	f043 0308 	orr.w	r3, r3, #8
 8002ed2:	f882 338b 	strb.w	r3, [r2, #907]	; 0x38b
      moduleQueried.speedAccEst = true;
 8002ed6:	687a      	ldr	r2, [r7, #4]
 8002ed8:	f892 338b 	ldrb.w	r3, [r2, #907]	; 0x38b
 8002edc:	f043 0310 	orr.w	r3, r3, #16
 8002ee0:	f882 338b 	strb.w	r3, [r2, #907]	; 0x38b
      moduleQueried.headingAccEst = true;
 8002ee4:	687a      	ldr	r2, [r7, #4]
 8002ee6:	f892 338b 	ldrb.w	r3, [r2, #907]	; 0x38b
 8002eea:	f043 0320 	orr.w	r3, r3, #32
 8002eee:	f882 338b 	strb.w	r3, [r2, #907]	; 0x38b
      moduleQueried.pDOP = true;
 8002ef2:	687a      	ldr	r2, [r7, #4]
 8002ef4:	f892 338b 	ldrb.w	r3, [r2, #907]	; 0x38b
 8002ef8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002efc:	f882 338b 	strb.w	r3, [r2, #907]	; 0x38b
      moduleQueried.invalidLlh = true;
 8002f00:	687a      	ldr	r2, [r7, #4]
 8002f02:	f892 338b 	ldrb.w	r3, [r2, #907]	; 0x38b
 8002f06:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002f0a:	f882 338b 	strb.w	r3, [r2, #907]	; 0x38b
      moduleQueried.headVeh = true;
 8002f0e:	687a      	ldr	r2, [r7, #4]
 8002f10:	f892 338c 	ldrb.w	r3, [r2, #908]	; 0x38c
 8002f14:	f043 0301 	orr.w	r3, r3, #1
 8002f18:	f882 338c 	strb.w	r3, [r2, #908]	; 0x38c
      moduleQueried.magDec = true;
 8002f1c:	687a      	ldr	r2, [r7, #4]
 8002f1e:	f892 338c 	ldrb.w	r3, [r2, #908]	; 0x38c
 8002f22:	f043 0302 	orr.w	r3, r3, #2
 8002f26:	f882 338c 	strb.w	r3, [r2, #908]	; 0x38c
      moduleQueried.magAcc = true;
 8002f2a:	687a      	ldr	r2, [r7, #4]
 8002f2c:	f892 338c 	ldrb.w	r3, [r2, #908]	; 0x38c
 8002f30:	f043 0304 	orr.w	r3, r3, #4
 8002f34:	f882 338c 	strb.w	r3, [r2, #908]	; 0x38c
 8002f38:	e143      	b.n	80031c2 <_ZN13SFE_UBLOX_GPS16processUBXpacketEP9ubxPacket+0x75e>
    else if (msg->id == UBX_NAV_HPPOSLLH && msg->len == 36)
 8002f3a:	683b      	ldr	r3, [r7, #0]
 8002f3c:	785b      	ldrb	r3, [r3, #1]
 8002f3e:	2b14      	cmp	r3, #20
 8002f40:	f040 80bd 	bne.w	80030be <_ZN13SFE_UBLOX_GPS16processUBXpacketEP9ubxPacket+0x65a>
 8002f44:	683b      	ldr	r3, [r7, #0]
 8002f46:	885b      	ldrh	r3, [r3, #2]
 8002f48:	2b24      	cmp	r3, #36	; 0x24
 8002f4a:	f040 80b8 	bne.w	80030be <_ZN13SFE_UBLOX_GPS16processUBXpacketEP9ubxPacket+0x65a>
      timeOfWeek = extractLong(4);
 8002f4e:	2104      	movs	r1, #4
 8002f50:	6878      	ldr	r0, [r7, #4]
 8002f52:	f000 ff55 	bl	8003e00 <_ZN13SFE_UBLOX_GPS11extractLongEh>
 8002f56:	4602      	mov	r2, r0
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
      highResLongitude = extractSignedLong(8);
 8002f5e:	2108      	movs	r1, #8
 8002f60:	6878      	ldr	r0, [r7, #4]
 8002f62:	f000 ff82 	bl	8003e6a <_ZN13SFE_UBLOX_GPS17extractSignedLongEh>
 8002f66:	4602      	mov	r2, r0
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
      highResLatitude = extractSignedLong(12);
 8002f6e:	210c      	movs	r1, #12
 8002f70:	6878      	ldr	r0, [r7, #4]
 8002f72:	f000 ff7a 	bl	8003e6a <_ZN13SFE_UBLOX_GPS17extractSignedLongEh>
 8002f76:	4602      	mov	r2, r0
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
      elipsoid = extractSignedLong(16);
 8002f7e:	2110      	movs	r1, #16
 8002f80:	6878      	ldr	r0, [r7, #4]
 8002f82:	f000 ff72 	bl	8003e6a <_ZN13SFE_UBLOX_GPS17extractSignedLongEh>
 8002f86:	4602      	mov	r2, r0
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
      meanSeaLevel = extractSignedLong(20);
 8002f8e:	2114      	movs	r1, #20
 8002f90:	6878      	ldr	r0, [r7, #4]
 8002f92:	f000 ff6a 	bl	8003e6a <_ZN13SFE_UBLOX_GPS17extractSignedLongEh>
 8002f96:	4602      	mov	r2, r0
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
      highResLongitudeHp = extractSignedChar(24);
 8002f9e:	2118      	movs	r1, #24
 8002fa0:	6878      	ldr	r0, [r7, #4]
 8002fa2:	f000 ffbb 	bl	8003f1c <_ZN13SFE_UBLOX_GPS17extractSignedCharEh>
 8002fa6:	4603      	mov	r3, r0
 8002fa8:	461a      	mov	r2, r3
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	f883 20f3 	strb.w	r2, [r3, #243]	; 0xf3
      highResLatitudeHp = extractSignedChar(25);
 8002fb0:	2119      	movs	r1, #25
 8002fb2:	6878      	ldr	r0, [r7, #4]
 8002fb4:	f000 ffb2 	bl	8003f1c <_ZN13SFE_UBLOX_GPS17extractSignedCharEh>
 8002fb8:	4603      	mov	r3, r0
 8002fba:	461a      	mov	r2, r3
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	f883 20f2 	strb.w	r2, [r3, #242]	; 0xf2
      elipsoidHp = extractSignedChar(26);
 8002fc2:	211a      	movs	r1, #26
 8002fc4:	6878      	ldr	r0, [r7, #4]
 8002fc6:	f000 ffa9 	bl	8003f1c <_ZN13SFE_UBLOX_GPS17extractSignedCharEh>
 8002fca:	4603      	mov	r3, r0
 8002fcc:	461a      	mov	r2, r3
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	f883 20f0 	strb.w	r2, [r3, #240]	; 0xf0
      meanSeaLevelHp = extractSignedChar(27);
 8002fd4:	211b      	movs	r1, #27
 8002fd6:	6878      	ldr	r0, [r7, #4]
 8002fd8:	f000 ffa0 	bl	8003f1c <_ZN13SFE_UBLOX_GPS17extractSignedCharEh>
 8002fdc:	4603      	mov	r3, r0
 8002fde:	461a      	mov	r2, r3
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	f883 20f1 	strb.w	r2, [r3, #241]	; 0xf1
      horizontalAccuracy = extractLong(28);
 8002fe6:	211c      	movs	r1, #28
 8002fe8:	6878      	ldr	r0, [r7, #4]
 8002fea:	f000 ff09 	bl	8003e00 <_ZN13SFE_UBLOX_GPS11extractLongEh>
 8002fee:	4602      	mov	r2, r0
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
      verticalAccuracy = extractLong(32);
 8002ff6:	2120      	movs	r1, #32
 8002ff8:	6878      	ldr	r0, [r7, #4]
 8002ffa:	f000 ff01 	bl	8003e00 <_ZN13SFE_UBLOX_GPS11extractLongEh>
 8002ffe:	4602      	mov	r2, r0
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	f8c3 20ec 	str.w	r2, [r3, #236]	; 0xec
      highResModuleQueried.all = true;
 8003006:	687a      	ldr	r2, [r7, #4]
 8003008:	f892 3390 	ldrb.w	r3, [r2, #912]	; 0x390
 800300c:	f043 0301 	orr.w	r3, r3, #1
 8003010:	f882 3390 	strb.w	r3, [r2, #912]	; 0x390
      highResModuleQueried.highResLatitude = true;
 8003014:	687a      	ldr	r2, [r7, #4]
 8003016:	f892 3390 	ldrb.w	r3, [r2, #912]	; 0x390
 800301a:	f043 0304 	orr.w	r3, r3, #4
 800301e:	f882 3390 	strb.w	r3, [r2, #912]	; 0x390
      highResModuleQueried.highResLatitudeHp = true;
 8003022:	687a      	ldr	r2, [r7, #4]
 8003024:	f892 3391 	ldrb.w	r3, [r2, #913]	; 0x391
 8003028:	f043 0308 	orr.w	r3, r3, #8
 800302c:	f882 3391 	strb.w	r3, [r2, #913]	; 0x391
      highResModuleQueried.highResLongitude = true;
 8003030:	687a      	ldr	r2, [r7, #4]
 8003032:	f892 3390 	ldrb.w	r3, [r2, #912]	; 0x390
 8003036:	f043 0308 	orr.w	r3, r3, #8
 800303a:	f882 3390 	strb.w	r3, [r2, #912]	; 0x390
      highResModuleQueried.highResLongitudeHp = true;
 800303e:	687a      	ldr	r2, [r7, #4]
 8003040:	f892 3391 	ldrb.w	r3, [r2, #913]	; 0x391
 8003044:	f043 0310 	orr.w	r3, r3, #16
 8003048:	f882 3391 	strb.w	r3, [r2, #913]	; 0x391
      highResModuleQueried.elipsoid = true;
 800304c:	687a      	ldr	r2, [r7, #4]
 800304e:	f892 3390 	ldrb.w	r3, [r2, #912]	; 0x390
 8003052:	f043 0310 	orr.w	r3, r3, #16
 8003056:	f882 3390 	strb.w	r3, [r2, #912]	; 0x390
      highResModuleQueried.elipsoidHp = true;
 800305a:	687a      	ldr	r2, [r7, #4]
 800305c:	f892 3391 	ldrb.w	r3, [r2, #913]	; 0x391
 8003060:	f043 0302 	orr.w	r3, r3, #2
 8003064:	f882 3391 	strb.w	r3, [r2, #913]	; 0x391
      highResModuleQueried.meanSeaLevel = true;
 8003068:	687a      	ldr	r2, [r7, #4]
 800306a:	f892 3390 	ldrb.w	r3, [r2, #912]	; 0x390
 800306e:	f043 0320 	orr.w	r3, r3, #32
 8003072:	f882 3390 	strb.w	r3, [r2, #912]	; 0x390
      highResModuleQueried.meanSeaLevelHp = true;
 8003076:	687a      	ldr	r2, [r7, #4]
 8003078:	f892 3391 	ldrb.w	r3, [r2, #913]	; 0x391
 800307c:	f043 0304 	orr.w	r3, r3, #4
 8003080:	f882 3391 	strb.w	r3, [r2, #913]	; 0x391
      highResModuleQueried.geoidSeparation = true;
 8003084:	687a      	ldr	r2, [r7, #4]
 8003086:	f892 3390 	ldrb.w	r3, [r2, #912]	; 0x390
 800308a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800308e:	f882 3390 	strb.w	r3, [r2, #912]	; 0x390
      highResModuleQueried.horizontalAccuracy = true;
 8003092:	687a      	ldr	r2, [r7, #4]
 8003094:	f892 3390 	ldrb.w	r3, [r2, #912]	; 0x390
 8003098:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800309c:	f882 3390 	strb.w	r3, [r2, #912]	; 0x390
      highResModuleQueried.verticalAccuracy = true;
 80030a0:	687a      	ldr	r2, [r7, #4]
 80030a2:	f892 3391 	ldrb.w	r3, [r2, #913]	; 0x391
 80030a6:	f043 0301 	orr.w	r3, r3, #1
 80030aa:	f882 3391 	strb.w	r3, [r2, #913]	; 0x391
      moduleQueried.gpsiTOW = true; // this can arrive via HPPOS too.
 80030ae:	687a      	ldr	r2, [r7, #4]
 80030b0:	f892 3388 	ldrb.w	r3, [r2, #904]	; 0x388
 80030b4:	f043 0301 	orr.w	r3, r3, #1
 80030b8:	f882 3388 	strb.w	r3, [r2, #904]	; 0x388
 80030bc:	e081      	b.n	80031c2 <_ZN13SFE_UBLOX_GPS16processUBXpacketEP9ubxPacket+0x75e>
    else if (msg->id == UBX_NAV_DOP && msg->len == 18)
 80030be:	683b      	ldr	r3, [r7, #0]
 80030c0:	785b      	ldrb	r3, [r3, #1]
 80030c2:	2b04      	cmp	r3, #4
 80030c4:	f040 8273 	bne.w	80035ae <_ZN13SFE_UBLOX_GPS16processUBXpacketEP9ubxPacket+0xb4a>
 80030c8:	683b      	ldr	r3, [r7, #0]
 80030ca:	885b      	ldrh	r3, [r3, #2]
 80030cc:	2b12      	cmp	r3, #18
 80030ce:	f040 826e 	bne.w	80035ae <_ZN13SFE_UBLOX_GPS16processUBXpacketEP9ubxPacket+0xb4a>
      geometricDOP = extractInt(4);
 80030d2:	2104      	movs	r1, #4
 80030d4:	6878      	ldr	r0, [r7, #4]
 80030d6:	f000 feda 	bl	8003e8e <_ZN13SFE_UBLOX_GPS10extractIntEh>
 80030da:	4603      	mov	r3, r0
 80030dc:	461a      	mov	r2, r3
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	f8a3 20f6 	strh.w	r2, [r3, #246]	; 0xf6
      positionDOP = extractInt(6);
 80030e4:	2106      	movs	r1, #6
 80030e6:	6878      	ldr	r0, [r7, #4]
 80030e8:	f000 fed1 	bl	8003e8e <_ZN13SFE_UBLOX_GPS10extractIntEh>
 80030ec:	4603      	mov	r3, r0
 80030ee:	461a      	mov	r2, r3
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	f8a3 20f8 	strh.w	r2, [r3, #248]	; 0xf8
      timeDOP = extractInt(8);
 80030f6:	2108      	movs	r1, #8
 80030f8:	6878      	ldr	r0, [r7, #4]
 80030fa:	f000 fec8 	bl	8003e8e <_ZN13SFE_UBLOX_GPS10extractIntEh>
 80030fe:	4603      	mov	r3, r0
 8003100:	461a      	mov	r2, r3
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	f8a3 20fa 	strh.w	r2, [r3, #250]	; 0xfa
      verticalDOP = extractInt(10);
 8003108:	210a      	movs	r1, #10
 800310a:	6878      	ldr	r0, [r7, #4]
 800310c:	f000 febf 	bl	8003e8e <_ZN13SFE_UBLOX_GPS10extractIntEh>
 8003110:	4603      	mov	r3, r0
 8003112:	461a      	mov	r2, r3
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	f8a3 20fc 	strh.w	r2, [r3, #252]	; 0xfc
      horizontalDOP = extractInt(12);
 800311a:	210c      	movs	r1, #12
 800311c:	6878      	ldr	r0, [r7, #4]
 800311e:	f000 feb6 	bl	8003e8e <_ZN13SFE_UBLOX_GPS10extractIntEh>
 8003122:	4603      	mov	r3, r0
 8003124:	461a      	mov	r2, r3
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	f8a3 20fe 	strh.w	r2, [r3, #254]	; 0xfe
      northingDOP = extractInt(14);
 800312c:	210e      	movs	r1, #14
 800312e:	6878      	ldr	r0, [r7, #4]
 8003130:	f000 fead 	bl	8003e8e <_ZN13SFE_UBLOX_GPS10extractIntEh>
 8003134:	4603      	mov	r3, r0
 8003136:	461a      	mov	r2, r3
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	f8a3 2100 	strh.w	r2, [r3, #256]	; 0x100
      eastingDOP = extractInt(16);
 800313e:	2110      	movs	r1, #16
 8003140:	6878      	ldr	r0, [r7, #4]
 8003142:	f000 fea4 	bl	8003e8e <_ZN13SFE_UBLOX_GPS10extractIntEh>
 8003146:	4603      	mov	r3, r0
 8003148:	461a      	mov	r2, r3
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	f8a3 2102 	strh.w	r2, [r3, #258]	; 0x102
      dopModuleQueried.all = true;
 8003150:	687a      	ldr	r2, [r7, #4]
 8003152:	f892 3392 	ldrb.w	r3, [r2, #914]	; 0x392
 8003156:	f043 0301 	orr.w	r3, r3, #1
 800315a:	f882 3392 	strb.w	r3, [r2, #914]	; 0x392
      dopModuleQueried.geometricDOP = true;
 800315e:	687a      	ldr	r2, [r7, #4]
 8003160:	f892 3392 	ldrb.w	r3, [r2, #914]	; 0x392
 8003164:	f043 0302 	orr.w	r3, r3, #2
 8003168:	f882 3392 	strb.w	r3, [r2, #914]	; 0x392
      dopModuleQueried.positionDOP = true;
 800316c:	687a      	ldr	r2, [r7, #4]
 800316e:	f892 3392 	ldrb.w	r3, [r2, #914]	; 0x392
 8003172:	f043 0304 	orr.w	r3, r3, #4
 8003176:	f882 3392 	strb.w	r3, [r2, #914]	; 0x392
      dopModuleQueried.timeDOP = true;
 800317a:	687a      	ldr	r2, [r7, #4]
 800317c:	f892 3392 	ldrb.w	r3, [r2, #914]	; 0x392
 8003180:	f043 0308 	orr.w	r3, r3, #8
 8003184:	f882 3392 	strb.w	r3, [r2, #914]	; 0x392
      dopModuleQueried.verticalDOP = true;
 8003188:	687a      	ldr	r2, [r7, #4]
 800318a:	f892 3392 	ldrb.w	r3, [r2, #914]	; 0x392
 800318e:	f043 0310 	orr.w	r3, r3, #16
 8003192:	f882 3392 	strb.w	r3, [r2, #914]	; 0x392
      dopModuleQueried.horizontalDOP = true;
 8003196:	687a      	ldr	r2, [r7, #4]
 8003198:	f892 3392 	ldrb.w	r3, [r2, #914]	; 0x392
 800319c:	f043 0320 	orr.w	r3, r3, #32
 80031a0:	f882 3392 	strb.w	r3, [r2, #914]	; 0x392
      dopModuleQueried.northingDOP = true;
 80031a4:	687a      	ldr	r2, [r7, #4]
 80031a6:	f892 3392 	ldrb.w	r3, [r2, #914]	; 0x392
 80031aa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80031ae:	f882 3392 	strb.w	r3, [r2, #914]	; 0x392
      dopModuleQueried.eastingDOP = true;
 80031b2:	687a      	ldr	r2, [r7, #4]
 80031b4:	f892 3392 	ldrb.w	r3, [r2, #914]	; 0x392
 80031b8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80031bc:	f882 3392 	strb.w	r3, [r2, #914]	; 0x392
    break;
 80031c0:	e1f5      	b.n	80035ae <_ZN13SFE_UBLOX_GPS16processUBXpacketEP9ubxPacket+0xb4a>
 80031c2:	e1f4      	b.n	80035ae <_ZN13SFE_UBLOX_GPS16processUBXpacketEP9ubxPacket+0xb4a>
    if (msg->id == UBX_HNR_ATT && msg->len == 32)
 80031c4:	683b      	ldr	r3, [r7, #0]
 80031c6:	785b      	ldrb	r3, [r3, #1]
 80031c8:	2b01      	cmp	r3, #1
 80031ca:	d140      	bne.n	800324e <_ZN13SFE_UBLOX_GPS16processUBXpacketEP9ubxPacket+0x7ea>
 80031cc:	683b      	ldr	r3, [r7, #0]
 80031ce:	885b      	ldrh	r3, [r3, #2]
 80031d0:	2b20      	cmp	r3, #32
 80031d2:	d13c      	bne.n	800324e <_ZN13SFE_UBLOX_GPS16processUBXpacketEP9ubxPacket+0x7ea>
      hnrAtt.iTOW = extractLong(0);
 80031d4:	2100      	movs	r1, #0
 80031d6:	6878      	ldr	r0, [r7, #4]
 80031d8:	f000 fe12 	bl	8003e00 <_ZN13SFE_UBLOX_GPS11extractLongEh>
 80031dc:	4602      	mov	r2, r0
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	f8c3 21a8 	str.w	r2, [r3, #424]	; 0x1a8
      hnrAtt.roll = extractSignedLong(8);
 80031e4:	2108      	movs	r1, #8
 80031e6:	6878      	ldr	r0, [r7, #4]
 80031e8:	f000 fe3f 	bl	8003e6a <_ZN13SFE_UBLOX_GPS17extractSignedLongEh>
 80031ec:	4602      	mov	r2, r0
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	f8c3 21ac 	str.w	r2, [r3, #428]	; 0x1ac
      hnrAtt.pitch = extractSignedLong(12);
 80031f4:	210c      	movs	r1, #12
 80031f6:	6878      	ldr	r0, [r7, #4]
 80031f8:	f000 fe37 	bl	8003e6a <_ZN13SFE_UBLOX_GPS17extractSignedLongEh>
 80031fc:	4602      	mov	r2, r0
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	f8c3 21b0 	str.w	r2, [r3, #432]	; 0x1b0
      hnrAtt.heading = extractSignedLong(16);
 8003204:	2110      	movs	r1, #16
 8003206:	6878      	ldr	r0, [r7, #4]
 8003208:	f000 fe2f 	bl	8003e6a <_ZN13SFE_UBLOX_GPS17extractSignedLongEh>
 800320c:	4602      	mov	r2, r0
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	f8c3 21b4 	str.w	r2, [r3, #436]	; 0x1b4
      hnrAtt.accRoll = extractLong(20);
 8003214:	2114      	movs	r1, #20
 8003216:	6878      	ldr	r0, [r7, #4]
 8003218:	f000 fdf2 	bl	8003e00 <_ZN13SFE_UBLOX_GPS11extractLongEh>
 800321c:	4602      	mov	r2, r0
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	f8c3 21b8 	str.w	r2, [r3, #440]	; 0x1b8
      hnrAtt.accPitch = extractLong(24);
 8003224:	2118      	movs	r1, #24
 8003226:	6878      	ldr	r0, [r7, #4]
 8003228:	f000 fdea 	bl	8003e00 <_ZN13SFE_UBLOX_GPS11extractLongEh>
 800322c:	4602      	mov	r2, r0
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	f8c3 21bc 	str.w	r2, [r3, #444]	; 0x1bc
      hnrAtt.accHeading = extractLong(28);
 8003234:	211c      	movs	r1, #28
 8003236:	6878      	ldr	r0, [r7, #4]
 8003238:	f000 fde2 	bl	8003e00 <_ZN13SFE_UBLOX_GPS11extractLongEh>
 800323c:	4602      	mov	r2, r0
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	f8c3 21c0 	str.w	r2, [r3, #448]	; 0x1c0
      hnrAttQueried = true;
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	2201      	movs	r2, #1
 8003248:	f883 2394 	strb.w	r2, [r3, #916]	; 0x394
 800324c:	e1b0      	b.n	80035b0 <_ZN13SFE_UBLOX_GPS16processUBXpacketEP9ubxPacket+0xb4c>
    else if (msg->id == UBX_HNR_INS && msg->len == 36)
 800324e:	683b      	ldr	r3, [r7, #0]
 8003250:	785b      	ldrb	r3, [r3, #1]
 8003252:	2b02      	cmp	r3, #2
 8003254:	f040 8089 	bne.w	800336a <_ZN13SFE_UBLOX_GPS16processUBXpacketEP9ubxPacket+0x906>
 8003258:	683b      	ldr	r3, [r7, #0]
 800325a:	885b      	ldrh	r3, [r3, #2]
 800325c:	2b24      	cmp	r3, #36	; 0x24
 800325e:	f040 8084 	bne.w	800336a <_ZN13SFE_UBLOX_GPS16processUBXpacketEP9ubxPacket+0x906>
      hnrVehDyn.iTOW = extractLong(8);
 8003262:	2108      	movs	r1, #8
 8003264:	6878      	ldr	r0, [r7, #4]
 8003266:	f000 fdcb 	bl	8003e00 <_ZN13SFE_UBLOX_GPS11extractLongEh>
 800326a:	4602      	mov	r2, r0
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	f8c3 21cc 	str.w	r2, [r3, #460]	; 0x1cc
      hnrVehDyn.xAngRate = extractSignedLong(12);
 8003272:	210c      	movs	r1, #12
 8003274:	6878      	ldr	r0, [r7, #4]
 8003276:	f000 fdf8 	bl	8003e6a <_ZN13SFE_UBLOX_GPS17extractSignedLongEh>
 800327a:	4602      	mov	r2, r0
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	f8c3 21d0 	str.w	r2, [r3, #464]	; 0x1d0
      hnrVehDyn.yAngRate = extractSignedLong(16);
 8003282:	2110      	movs	r1, #16
 8003284:	6878      	ldr	r0, [r7, #4]
 8003286:	f000 fdf0 	bl	8003e6a <_ZN13SFE_UBLOX_GPS17extractSignedLongEh>
 800328a:	4602      	mov	r2, r0
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	f8c3 21d4 	str.w	r2, [r3, #468]	; 0x1d4
      hnrVehDyn.zAngRate = extractSignedLong(20);
 8003292:	2114      	movs	r1, #20
 8003294:	6878      	ldr	r0, [r7, #4]
 8003296:	f000 fde8 	bl	8003e6a <_ZN13SFE_UBLOX_GPS17extractSignedLongEh>
 800329a:	4602      	mov	r2, r0
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	f8c3 21d8 	str.w	r2, [r3, #472]	; 0x1d8
      hnrVehDyn.xAccel = extractSignedLong(24);
 80032a2:	2118      	movs	r1, #24
 80032a4:	6878      	ldr	r0, [r7, #4]
 80032a6:	f000 fde0 	bl	8003e6a <_ZN13SFE_UBLOX_GPS17extractSignedLongEh>
 80032aa:	4602      	mov	r2, r0
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	f8c3 21dc 	str.w	r2, [r3, #476]	; 0x1dc
      hnrVehDyn.yAccel = extractSignedLong(28);
 80032b2:	211c      	movs	r1, #28
 80032b4:	6878      	ldr	r0, [r7, #4]
 80032b6:	f000 fdd8 	bl	8003e6a <_ZN13SFE_UBLOX_GPS17extractSignedLongEh>
 80032ba:	4602      	mov	r2, r0
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	f8c3 21e0 	str.w	r2, [r3, #480]	; 0x1e0
      hnrVehDyn.zAccel = extractSignedLong(32);
 80032c2:	2120      	movs	r1, #32
 80032c4:	6878      	ldr	r0, [r7, #4]
 80032c6:	f000 fdd0 	bl	8003e6a <_ZN13SFE_UBLOX_GPS17extractSignedLongEh>
 80032ca:	4602      	mov	r2, r0
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	f8c3 21e4 	str.w	r2, [r3, #484]	; 0x1e4
      uint32_t bitfield0 = extractLong(0);
 80032d2:	2100      	movs	r1, #0
 80032d4:	6878      	ldr	r0, [r7, #4]
 80032d6:	f000 fd93 	bl	8003e00 <_ZN13SFE_UBLOX_GPS11extractLongEh>
 80032da:	6178      	str	r0, [r7, #20]
      hnrVehDyn.xAngRateValid = (bitfield0 & 0x00000100) > 0;
 80032dc:	697b      	ldr	r3, [r7, #20]
 80032de:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	bf14      	ite	ne
 80032e6:	2301      	movne	r3, #1
 80032e8:	2300      	moveq	r3, #0
 80032ea:	b2da      	uxtb	r2, r3
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	f883 21c4 	strb.w	r2, [r3, #452]	; 0x1c4
      hnrVehDyn.yAngRateValid = (bitfield0 & 0x00000200) > 0;
 80032f2:	697b      	ldr	r3, [r7, #20]
 80032f4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	bf14      	ite	ne
 80032fc:	2301      	movne	r3, #1
 80032fe:	2300      	moveq	r3, #0
 8003300:	b2da      	uxtb	r2, r3
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	f883 21c5 	strb.w	r2, [r3, #453]	; 0x1c5
      hnrVehDyn.zAngRateValid = (bitfield0 & 0x00000400) > 0;
 8003308:	697b      	ldr	r3, [r7, #20]
 800330a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800330e:	2b00      	cmp	r3, #0
 8003310:	bf14      	ite	ne
 8003312:	2301      	movne	r3, #1
 8003314:	2300      	moveq	r3, #0
 8003316:	b2da      	uxtb	r2, r3
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	f883 21c6 	strb.w	r2, [r3, #454]	; 0x1c6
      hnrVehDyn.xAccelValid = (bitfield0 & 0x00000800) > 0;
 800331e:	697b      	ldr	r3, [r7, #20]
 8003320:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003324:	2b00      	cmp	r3, #0
 8003326:	bf14      	ite	ne
 8003328:	2301      	movne	r3, #1
 800332a:	2300      	moveq	r3, #0
 800332c:	b2da      	uxtb	r2, r3
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	f883 21c7 	strb.w	r2, [r3, #455]	; 0x1c7
      hnrVehDyn.yAccelValid = (bitfield0 & 0x00001000) > 0;
 8003334:	697b      	ldr	r3, [r7, #20]
 8003336:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800333a:	2b00      	cmp	r3, #0
 800333c:	bf14      	ite	ne
 800333e:	2301      	movne	r3, #1
 8003340:	2300      	moveq	r3, #0
 8003342:	b2da      	uxtb	r2, r3
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	f883 21c8 	strb.w	r2, [r3, #456]	; 0x1c8
      hnrVehDyn.zAccelValid = (bitfield0 & 0x00002000) > 0;
 800334a:	697b      	ldr	r3, [r7, #20]
 800334c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003350:	2b00      	cmp	r3, #0
 8003352:	bf14      	ite	ne
 8003354:	2301      	movne	r3, #1
 8003356:	2300      	moveq	r3, #0
 8003358:	b2da      	uxtb	r2, r3
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	f883 21c9 	strb.w	r2, [r3, #457]	; 0x1c9
      hnrDynQueried = true;
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	2201      	movs	r2, #1
 8003364:	f883 2395 	strb.w	r2, [r3, #917]	; 0x395
 8003368:	e122      	b.n	80035b0 <_ZN13SFE_UBLOX_GPS16processUBXpacketEP9ubxPacket+0xb4c>
    else if (msg->id == UBX_HNR_PVT && msg->len == 72)
 800336a:	683b      	ldr	r3, [r7, #0]
 800336c:	785b      	ldrb	r3, [r3, #1]
 800336e:	2b00      	cmp	r3, #0
 8003370:	f040 811e 	bne.w	80035b0 <_ZN13SFE_UBLOX_GPS16processUBXpacketEP9ubxPacket+0xb4c>
 8003374:	683b      	ldr	r3, [r7, #0]
 8003376:	885b      	ldrh	r3, [r3, #2]
 8003378:	2b48      	cmp	r3, #72	; 0x48
 800337a:	f040 8119 	bne.w	80035b0 <_ZN13SFE_UBLOX_GPS16processUBXpacketEP9ubxPacket+0xb4c>
      hnrPVT.iTOW = extractLong(0);
 800337e:	2100      	movs	r1, #0
 8003380:	6878      	ldr	r0, [r7, #4]
 8003382:	f000 fd3d 	bl	8003e00 <_ZN13SFE_UBLOX_GPS11extractLongEh>
 8003386:	4602      	mov	r2, r0
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	f8c3 21e8 	str.w	r2, [r3, #488]	; 0x1e8
      hnrPVT.year = extractInt(4);
 800338e:	2104      	movs	r1, #4
 8003390:	6878      	ldr	r0, [r7, #4]
 8003392:	f000 fd7c 	bl	8003e8e <_ZN13SFE_UBLOX_GPS10extractIntEh>
 8003396:	4603      	mov	r3, r0
 8003398:	461a      	mov	r2, r3
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	f8a3 21ec 	strh.w	r2, [r3, #492]	; 0x1ec
      hnrPVT.month = extractByte(6);
 80033a0:	2106      	movs	r1, #6
 80033a2:	6878      	ldr	r0, [r7, #4]
 80033a4:	f000 fdaa 	bl	8003efc <_ZN13SFE_UBLOX_GPS11extractByteEh>
 80033a8:	4603      	mov	r3, r0
 80033aa:	461a      	mov	r2, r3
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	f883 21ee 	strb.w	r2, [r3, #494]	; 0x1ee
      hnrPVT.day = extractByte(7);
 80033b2:	2107      	movs	r1, #7
 80033b4:	6878      	ldr	r0, [r7, #4]
 80033b6:	f000 fda1 	bl	8003efc <_ZN13SFE_UBLOX_GPS11extractByteEh>
 80033ba:	4603      	mov	r3, r0
 80033bc:	461a      	mov	r2, r3
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	f883 21ef 	strb.w	r2, [r3, #495]	; 0x1ef
      hnrPVT.hour = extractByte(8);
 80033c4:	2108      	movs	r1, #8
 80033c6:	6878      	ldr	r0, [r7, #4]
 80033c8:	f000 fd98 	bl	8003efc <_ZN13SFE_UBLOX_GPS11extractByteEh>
 80033cc:	4603      	mov	r3, r0
 80033ce:	461a      	mov	r2, r3
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	f883 21f0 	strb.w	r2, [r3, #496]	; 0x1f0
      hnrPVT.min = extractByte(9);
 80033d6:	2109      	movs	r1, #9
 80033d8:	6878      	ldr	r0, [r7, #4]
 80033da:	f000 fd8f 	bl	8003efc <_ZN13SFE_UBLOX_GPS11extractByteEh>
 80033de:	4603      	mov	r3, r0
 80033e0:	461a      	mov	r2, r3
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	f883 21f1 	strb.w	r2, [r3, #497]	; 0x1f1
      hnrPVT.sec = extractByte(10);
 80033e8:	210a      	movs	r1, #10
 80033ea:	6878      	ldr	r0, [r7, #4]
 80033ec:	f000 fd86 	bl	8003efc <_ZN13SFE_UBLOX_GPS11extractByteEh>
 80033f0:	4603      	mov	r3, r0
 80033f2:	461a      	mov	r2, r3
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	f883 21f2 	strb.w	r2, [r3, #498]	; 0x1f2
      hnrPVT.nano = extractSignedLong(12);
 80033fa:	210c      	movs	r1, #12
 80033fc:	6878      	ldr	r0, [r7, #4]
 80033fe:	f000 fd34 	bl	8003e6a <_ZN13SFE_UBLOX_GPS17extractSignedLongEh>
 8003402:	4602      	mov	r2, r0
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	f8c3 21f8 	str.w	r2, [r3, #504]	; 0x1f8
      hnrPVT.gpsFix = extractByte(16);
 800340a:	2110      	movs	r1, #16
 800340c:	6878      	ldr	r0, [r7, #4]
 800340e:	f000 fd75 	bl	8003efc <_ZN13SFE_UBLOX_GPS11extractByteEh>
 8003412:	4603      	mov	r3, r0
 8003414:	461a      	mov	r2, r3
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	f883 21fc 	strb.w	r2, [r3, #508]	; 0x1fc
      hnrPVT.lon = extractSignedLong(20);
 800341c:	2114      	movs	r1, #20
 800341e:	6878      	ldr	r0, [r7, #4]
 8003420:	f000 fd23 	bl	8003e6a <_ZN13SFE_UBLOX_GPS17extractSignedLongEh>
 8003424:	4602      	mov	r2, r0
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
      hnrPVT.lat = extractSignedLong(24);
 800342c:	2118      	movs	r1, #24
 800342e:	6878      	ldr	r0, [r7, #4]
 8003430:	f000 fd1b 	bl	8003e6a <_ZN13SFE_UBLOX_GPS17extractSignedLongEh>
 8003434:	4602      	mov	r2, r0
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
      hnrPVT.height = extractSignedLong(28);
 800343c:	211c      	movs	r1, #28
 800343e:	6878      	ldr	r0, [r7, #4]
 8003440:	f000 fd13 	bl	8003e6a <_ZN13SFE_UBLOX_GPS17extractSignedLongEh>
 8003444:	4602      	mov	r2, r0
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c
      hnrPVT.hMSL = extractSignedLong(32);
 800344c:	2120      	movs	r1, #32
 800344e:	6878      	ldr	r0, [r7, #4]
 8003450:	f000 fd0b 	bl	8003e6a <_ZN13SFE_UBLOX_GPS17extractSignedLongEh>
 8003454:	4602      	mov	r2, r0
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
      hnrPVT.gSpeed = extractSignedLong(36);
 800345c:	2124      	movs	r1, #36	; 0x24
 800345e:	6878      	ldr	r0, [r7, #4]
 8003460:	f000 fd03 	bl	8003e6a <_ZN13SFE_UBLOX_GPS17extractSignedLongEh>
 8003464:	4602      	mov	r2, r0
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
      hnrPVT.speed = extractSignedLong(40);
 800346c:	2128      	movs	r1, #40	; 0x28
 800346e:	6878      	ldr	r0, [r7, #4]
 8003470:	f000 fcfb 	bl	8003e6a <_ZN13SFE_UBLOX_GPS17extractSignedLongEh>
 8003474:	4602      	mov	r2, r0
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
      hnrPVT.headMot = extractSignedLong(44);
 800347c:	212c      	movs	r1, #44	; 0x2c
 800347e:	6878      	ldr	r0, [r7, #4]
 8003480:	f000 fcf3 	bl	8003e6a <_ZN13SFE_UBLOX_GPS17extractSignedLongEh>
 8003484:	4602      	mov	r2, r0
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
      hnrPVT.headVeh = extractSignedLong(48);
 800348c:	2130      	movs	r1, #48	; 0x30
 800348e:	6878      	ldr	r0, [r7, #4]
 8003490:	f000 fceb 	bl	8003e6a <_ZN13SFE_UBLOX_GPS17extractSignedLongEh>
 8003494:	4602      	mov	r2, r0
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	f8c3 2220 	str.w	r2, [r3, #544]	; 0x220
      hnrPVT.hAcc = extractLong(52);
 800349c:	2134      	movs	r1, #52	; 0x34
 800349e:	6878      	ldr	r0, [r7, #4]
 80034a0:	f000 fcae 	bl	8003e00 <_ZN13SFE_UBLOX_GPS11extractLongEh>
 80034a4:	4602      	mov	r2, r0
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	f8c3 2224 	str.w	r2, [r3, #548]	; 0x224
      hnrPVT.vAcc = extractLong(56);
 80034ac:	2138      	movs	r1, #56	; 0x38
 80034ae:	6878      	ldr	r0, [r7, #4]
 80034b0:	f000 fca6 	bl	8003e00 <_ZN13SFE_UBLOX_GPS11extractLongEh>
 80034b4:	4602      	mov	r2, r0
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	f8c3 2228 	str.w	r2, [r3, #552]	; 0x228
      hnrPVT.sAcc = extractLong(60);
 80034bc:	213c      	movs	r1, #60	; 0x3c
 80034be:	6878      	ldr	r0, [r7, #4]
 80034c0:	f000 fc9e 	bl	8003e00 <_ZN13SFE_UBLOX_GPS11extractLongEh>
 80034c4:	4602      	mov	r2, r0
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	f8c3 222c 	str.w	r2, [r3, #556]	; 0x22c
      hnrPVT.headAcc = extractLong(64);
 80034cc:	2140      	movs	r1, #64	; 0x40
 80034ce:	6878      	ldr	r0, [r7, #4]
 80034d0:	f000 fc96 	bl	8003e00 <_ZN13SFE_UBLOX_GPS11extractLongEh>
 80034d4:	4602      	mov	r2, r0
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	f8c3 2230 	str.w	r2, [r3, #560]	; 0x230
      uint8_t valid = extractByte(11);
 80034dc:	210b      	movs	r1, #11
 80034de:	6878      	ldr	r0, [r7, #4]
 80034e0:	f000 fd0c 	bl	8003efc <_ZN13SFE_UBLOX_GPS11extractByteEh>
 80034e4:	4603      	mov	r3, r0
 80034e6:	74fb      	strb	r3, [r7, #19]
      hnrPVT.validDate = (valid & 0x01) > 0;
 80034e8:	7cfb      	ldrb	r3, [r7, #19]
 80034ea:	f003 0301 	and.w	r3, r3, #1
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	bfcc      	ite	gt
 80034f2:	2301      	movgt	r3, #1
 80034f4:	2300      	movle	r3, #0
 80034f6:	b2da      	uxtb	r2, r3
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	f883 21f3 	strb.w	r2, [r3, #499]	; 0x1f3
      hnrPVT.validTime = (valid & 0x02) > 0;
 80034fe:	7cfb      	ldrb	r3, [r7, #19]
 8003500:	f003 0302 	and.w	r3, r3, #2
 8003504:	2b00      	cmp	r3, #0
 8003506:	bfcc      	ite	gt
 8003508:	2301      	movgt	r3, #1
 800350a:	2300      	movle	r3, #0
 800350c:	b2da      	uxtb	r2, r3
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	f883 21f4 	strb.w	r2, [r3, #500]	; 0x1f4
      hnrPVT.fullyResolved = (valid & 0x04) > 0;
 8003514:	7cfb      	ldrb	r3, [r7, #19]
 8003516:	f003 0304 	and.w	r3, r3, #4
 800351a:	2b00      	cmp	r3, #0
 800351c:	bfcc      	ite	gt
 800351e:	2301      	movgt	r3, #1
 8003520:	2300      	movle	r3, #0
 8003522:	b2da      	uxtb	r2, r3
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	f883 21f5 	strb.w	r2, [r3, #501]	; 0x1f5
      uint8_t flags = extractByte(17);
 800352a:	2111      	movs	r1, #17
 800352c:	6878      	ldr	r0, [r7, #4]
 800352e:	f000 fce5 	bl	8003efc <_ZN13SFE_UBLOX_GPS11extractByteEh>
 8003532:	4603      	mov	r3, r0
 8003534:	74bb      	strb	r3, [r7, #18]
      hnrPVT.gpsFixOK = (flags & 0x01) > 0;
 8003536:	7cbb      	ldrb	r3, [r7, #18]
 8003538:	f003 0301 	and.w	r3, r3, #1
 800353c:	2b00      	cmp	r3, #0
 800353e:	bfcc      	ite	gt
 8003540:	2301      	movgt	r3, #1
 8003542:	2300      	movle	r3, #0
 8003544:	b2da      	uxtb	r2, r3
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	f883 21fd 	strb.w	r2, [r3, #509]	; 0x1fd
      hnrPVT.diffSoln = (flags & 0x02) > 0;
 800354c:	7cbb      	ldrb	r3, [r7, #18]
 800354e:	f003 0302 	and.w	r3, r3, #2
 8003552:	2b00      	cmp	r3, #0
 8003554:	bfcc      	ite	gt
 8003556:	2301      	movgt	r3, #1
 8003558:	2300      	movle	r3, #0
 800355a:	b2da      	uxtb	r2, r3
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	f883 21fe 	strb.w	r2, [r3, #510]	; 0x1fe
      hnrPVT.WKNSET = (flags & 0x04) > 0;
 8003562:	7cbb      	ldrb	r3, [r7, #18]
 8003564:	f003 0304 	and.w	r3, r3, #4
 8003568:	2b00      	cmp	r3, #0
 800356a:	bfcc      	ite	gt
 800356c:	2301      	movgt	r3, #1
 800356e:	2300      	movle	r3, #0
 8003570:	b2da      	uxtb	r2, r3
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	f883 21ff 	strb.w	r2, [r3, #511]	; 0x1ff
      hnrPVT.TOWSET = (flags & 0x08) > 0;
 8003578:	7cbb      	ldrb	r3, [r7, #18]
 800357a:	f003 0308 	and.w	r3, r3, #8
 800357e:	2b00      	cmp	r3, #0
 8003580:	bfcc      	ite	gt
 8003582:	2301      	movgt	r3, #1
 8003584:	2300      	movle	r3, #0
 8003586:	b2da      	uxtb	r2, r3
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
      hnrPVT.headVehValid = (flags & 0x10) > 0;
 800358e:	7cbb      	ldrb	r3, [r7, #18]
 8003590:	f003 0310 	and.w	r3, r3, #16
 8003594:	2b00      	cmp	r3, #0
 8003596:	bfcc      	ite	gt
 8003598:	2301      	movgt	r3, #1
 800359a:	2300      	movle	r3, #0
 800359c:	b2da      	uxtb	r2, r3
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
      hnrPVTQueried = true;
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	2201      	movs	r2, #1
 80035a8:	f883 2396 	strb.w	r2, [r3, #918]	; 0x396
}
 80035ac:	e000      	b.n	80035b0 <_ZN13SFE_UBLOX_GPS16processUBXpacketEP9ubxPacket+0xb4c>
    break;
 80035ae:	bf00      	nop
}
 80035b0:	bf00      	nop
 80035b2:	3718      	adds	r7, #24
 80035b4:	46bd      	mov	sp, r7
 80035b6:	bd80      	pop	{r7, pc}

080035b8 <_ZN13SFE_UBLOX_GPS11sendCommandEP9ubxPackett>:

//Given a packet and payload, send everything including CRC bytes via I2C port
sfe_ublox_status_e SFE_UBLOX_GPS::sendCommand(ubxPacket *outgoingUBX, uint16_t maxWait)
{
 80035b8:	b580      	push	{r7, lr}
 80035ba:	b088      	sub	sp, #32
 80035bc:	af02      	add	r7, sp, #8
 80035be:	60f8      	str	r0, [r7, #12]
 80035c0:	60b9      	str	r1, [r7, #8]
 80035c2:	4613      	mov	r3, r2
 80035c4:	80fb      	strh	r3, [r7, #6]
uint8_t i2cDataXX[] = {0,0};
 80035c6:	2300      	movs	r3, #0
 80035c8:	82bb      	strh	r3, [r7, #20]
  sfe_ublox_status_e retVal = SFE_UBLOX_STATUS_SUCCESS;
 80035ca:	2300      	movs	r3, #0
 80035cc:	75fb      	strb	r3, [r7, #23]

  calcChecksum(outgoingUBX); //Sets checksum A and B bytes of the packet
 80035ce:	68b9      	ldr	r1, [r7, #8]
 80035d0:	68f8      	ldr	r0, [r7, #12]
 80035d2:	f000 f957 	bl	8003884 <_ZN13SFE_UBLOX_GPS12calcChecksumEP9ubxPacket>

  if (_printDebug == true)
 80035d6:	68fb      	ldr	r3, [r7, #12]
 80035d8:	f893 3238 	ldrb.w	r3, [r3, #568]	; 0x238
 80035dc:	2b01      	cmp	r3, #1
 80035de:	d103      	bne.n	80035e8 <_ZN13SFE_UBLOX_GPS11sendCommandEP9ubxPackett+0x30>
  {
    //_debugSerial->print(F("\nSending: "));
    printPacket(outgoingUBX);
 80035e0:	68b9      	ldr	r1, [r7, #8]
 80035e2:	68f8      	ldr	r0, [r7, #12]
 80035e4:	f000 f9de 	bl	80039a4 <_ZN13SFE_UBLOX_GPS11printPacketEP9ubxPacket>
  }

  if (commType == COMM_TYPE_I2C)
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	f893 3236 	ldrb.w	r3, [r3, #566]	; 0x236
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d10c      	bne.n	800360c <_ZN13SFE_UBLOX_GPS11sendCommandEP9ubxPackett+0x54>
  {
		//__HAL_RCC_I2C1_FORCE_RESET(); __HAL_RCC_I2C1_RELEASE_RESET();
		//I2C_ClearBusyFlagErratum(&hi2c2, 1000);
		//HalStateX = HAL_I2C_Master_Transmit( &hi2c2, ( 0x30 << 1 ), i2cDataXX, 1, 10 );
    retVal = sendI2cCommand(outgoingUBX, maxWait);
 80035f2:	88fb      	ldrh	r3, [r7, #6]
 80035f4:	461a      	mov	r2, r3
 80035f6:	68b9      	ldr	r1, [r7, #8]
 80035f8:	68f8      	ldr	r0, [r7, #12]
 80035fa:	f000 f837 	bl	800366c <_ZN13SFE_UBLOX_GPS14sendI2cCommandEP9ubxPackett>
 80035fe:	4603      	mov	r3, r0
 8003600:	75fb      	strb	r3, [r7, #23]
    if (retVal != SFE_UBLOX_STATUS_SUCCESS)
 8003602:	7dfb      	ldrb	r3, [r7, #23]
 8003604:	2b00      	cmp	r3, #0
 8003606:	d00a      	beq.n	800361e <_ZN13SFE_UBLOX_GPS11sendCommandEP9ubxPackett+0x66>
    {
      if (_printDebug == true)
      {
        //_debugSerial->println(F("Send I2C Command failed"));
      }
      return retVal;
 8003608:	7dfb      	ldrb	r3, [r7, #23]
 800360a:	e02b      	b.n	8003664 <_ZN13SFE_UBLOX_GPS11sendCommandEP9ubxPackett+0xac>
    }
  }
  else if (commType == COMM_TYPE_SERIAL)
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	f893 3236 	ldrb.w	r3, [r3, #566]	; 0x236
 8003612:	2b01      	cmp	r3, #1
 8003614:	d103      	bne.n	800361e <_ZN13SFE_UBLOX_GPS11sendCommandEP9ubxPackett+0x66>
  {
    sendSerialCommand(outgoingUBX);
 8003616:	68b9      	ldr	r1, [r7, #8]
 8003618:	68f8      	ldr	r0, [r7, #12]
 800361a:	f000 f8f5 	bl	8003808 <_ZN13SFE_UBLOX_GPS17sendSerialCommandEP9ubxPacket>
  }

  if (maxWait > 0)
 800361e:	88fb      	ldrh	r3, [r7, #6]
 8003620:	2b00      	cmp	r3, #0
 8003622:	d01e      	beq.n	8003662 <_ZN13SFE_UBLOX_GPS11sendCommandEP9ubxPackett+0xaa>
  {
    //Depending on what we just sent, either we need to look for an ACK or not
    if (outgoingUBX->cls == UBX_CLASS_CFG)
 8003624:	68bb      	ldr	r3, [r7, #8]
 8003626:	781b      	ldrb	r3, [r3, #0]
 8003628:	2b06      	cmp	r3, #6
 800362a:	d10d      	bne.n	8003648 <_ZN13SFE_UBLOX_GPS11sendCommandEP9ubxPackett+0x90>
    {
      if (_printDebug == true)
      {
        //_debugSerial->println(F("sendCommand: Waiting for ACK response"));
      }
      retVal = waitForACKResponse(outgoingUBX, outgoingUBX->cls, outgoingUBX->id, maxWait); //Wait for Ack response
 800362c:	68bb      	ldr	r3, [r7, #8]
 800362e:	781a      	ldrb	r2, [r3, #0]
 8003630:	68bb      	ldr	r3, [r7, #8]
 8003632:	7859      	ldrb	r1, [r3, #1]
 8003634:	88fb      	ldrh	r3, [r7, #6]
 8003636:	9300      	str	r3, [sp, #0]
 8003638:	460b      	mov	r3, r1
 800363a:	68b9      	ldr	r1, [r7, #8]
 800363c:	68f8      	ldr	r0, [r7, #12]
 800363e:	f000 f9bd 	bl	80039bc <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht>
 8003642:	4603      	mov	r3, r0
 8003644:	75fb      	strb	r3, [r7, #23]
 8003646:	e00c      	b.n	8003662 <_ZN13SFE_UBLOX_GPS11sendCommandEP9ubxPackett+0xaa>
    {
      if (_printDebug == true)
      {
        //_debugSerial->println(F("sendCommand: Waiting for No ACK response"));
      }
      retVal = waitForNoACKResponse(outgoingUBX, outgoingUBX->cls, outgoingUBX->id, maxWait); //Wait for Ack response
 8003648:	68bb      	ldr	r3, [r7, #8]
 800364a:	781a      	ldrb	r2, [r3, #0]
 800364c:	68bb      	ldr	r3, [r7, #8]
 800364e:	7859      	ldrb	r1, [r3, #1]
 8003650:	88fb      	ldrh	r3, [r7, #6]
 8003652:	9300      	str	r3, [sp, #0]
 8003654:	460b      	mov	r3, r1
 8003656:	68b9      	ldr	r1, [r7, #8]
 8003658:	68f8      	ldr	r0, [r7, #12]
 800365a:	f000 fa8c 	bl	8003b76 <_ZN13SFE_UBLOX_GPS20waitForNoACKResponseEP9ubxPackethht>
 800365e:	4603      	mov	r3, r0
 8003660:	75fb      	strb	r3, [r7, #23]
    }
  }
  return retVal;
 8003662:	7dfb      	ldrb	r3, [r7, #23]
}
 8003664:	4618      	mov	r0, r3
 8003666:	3718      	adds	r7, #24
 8003668:	46bd      	mov	sp, r7
 800366a:	bd80      	pop	{r7, pc}

0800366c <_ZN13SFE_UBLOX_GPS14sendI2cCommandEP9ubxPackett>:

//Returns false if sensor fails to respond to I2C traffic
sfe_ublox_status_e SFE_UBLOX_GPS::sendI2cCommand(ubxPacket *outgoingUBX, uint16_t maxWait)
{
 800366c:	b580      	push	{r7, lr}
 800366e:	b08a      	sub	sp, #40	; 0x28
 8003670:	af02      	add	r7, sp, #8
 8003672:	60f8      	str	r0, [r7, #12]
 8003674:	60b9      	str	r1, [r7, #8]
 8003676:	4613      	mov	r3, r2
 8003678:	80fb      	strh	r3, [r7, #6]

//#define I2CADR 0x42 // 0x42 // 0x60
//HAL_StatusTypeDef HalState;
uint8_t i2cData[10];

	i2cData[0] = 0xFF;
 800367a:	23ff      	movs	r3, #255	; 0xff
 800367c:	743b      	strb	r3, [r7, #16]
	//HAL_I2C_Master_Transmit( &hi2c2, ( I2CADR << 1 ), i2cData, 0, 50 );	
	HalStateX = HAL_I2C_Master_Seq_Transmit_DMA( &hi2c1, ( I2CADR << 1 ), i2cData, 1, I2C_FIRST_AND_NEXT_FRAME );
 800367e:	f107 0210 	add.w	r2, r7, #16
 8003682:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003686:	9300      	str	r3, [sp, #0]
 8003688:	2301      	movs	r3, #1
 800368a:	2184      	movs	r1, #132	; 0x84
 800368c:	485b      	ldr	r0, [pc, #364]	; (80037fc <_ZN13SFE_UBLOX_GPS14sendI2cCommandEP9ubxPackett+0x190>)
 800368e:	f004 feb5 	bl	80083fc <HAL_I2C_Master_Seq_Transmit_DMA>
 8003692:	4603      	mov	r3, r0
 8003694:	461a      	mov	r2, r3
 8003696:	4b5a      	ldr	r3, [pc, #360]	; (8003800 <_ZN13SFE_UBLOX_GPS14sendI2cCommandEP9ubxPackett+0x194>)
 8003698:	701a      	strb	r2, [r3, #0]
//	HalStateX = HAL_I2C_Master_Seq_Transmit_DMA( &hi2c1, ( I2CADR), i2cData, 1, I2C_FIRST_FRAME );
	HAL_Delay(4);
 800369a:	2004      	movs	r0, #4
 800369c:	f001 fe6d 	bl	800537a <HAL_Delay>
	APP_LOG(TS_ON, VLEVEL_M, "HalStateMain after First: %d\r\n", HalStateX);
 80036a0:	4b57      	ldr	r3, [pc, #348]	; (8003800 <_ZN13SFE_UBLOX_GPS14sendI2cCommandEP9ubxPackett+0x194>)
 80036a2:	781b      	ldrb	r3, [r3, #0]
 80036a4:	9300      	str	r3, [sp, #0]
 80036a6:	4b57      	ldr	r3, [pc, #348]	; (8003804 <_ZN13SFE_UBLOX_GPS14sendI2cCommandEP9ubxPackett+0x198>)
 80036a8:	2201      	movs	r2, #1
 80036aa:	2100      	movs	r1, #0
 80036ac:	2002      	movs	r0, #2
 80036ae:	f01c feef 	bl	8020490 <UTIL_ADV_TRACE_COND_FSend>

HAL_Delay(4);
 80036b2:	2004      	movs	r0, #4
 80036b4:	f001 fe61 	bl	800537a <HAL_Delay>
	i2cOk();
 80036b8:	f7fe fba6 	bl	8001e08 <_Z5i2cOkv>
  //_i2cPort->write(outgoingUBX->len >> 8);       //MSB
  //if (_i2cPort->endTransmission(false) != 0)    //Do not release bus
  //  return (SFE_UBLOX_STATUS_I2C_COMM_FAILURE); //Sensor did not ACK


	i2cData[0] = UBX_SYNCH_1;
 80036bc:	23b5      	movs	r3, #181	; 0xb5
 80036be:	743b      	strb	r3, [r7, #16]
	i2cData[1] = UBX_SYNCH_2;
 80036c0:	2362      	movs	r3, #98	; 0x62
 80036c2:	747b      	strb	r3, [r7, #17]
	i2cData[2] = outgoingUBX->cls;
 80036c4:	68bb      	ldr	r3, [r7, #8]
 80036c6:	781b      	ldrb	r3, [r3, #0]
 80036c8:	74bb      	strb	r3, [r7, #18]
	i2cData[3] = outgoingUBX->id;
 80036ca:	68bb      	ldr	r3, [r7, #8]
 80036cc:	785b      	ldrb	r3, [r3, #1]
 80036ce:	74fb      	strb	r3, [r7, #19]
	i2cData[4] = outgoingUBX->len & 0xFF;
 80036d0:	68bb      	ldr	r3, [r7, #8]
 80036d2:	885b      	ldrh	r3, [r3, #2]
 80036d4:	b2db      	uxtb	r3, r3
 80036d6:	753b      	strb	r3, [r7, #20]
	i2cData[5] = outgoingUBX->len >> 8;
 80036d8:	68bb      	ldr	r3, [r7, #8]
 80036da:	885b      	ldrh	r3, [r3, #2]
 80036dc:	121b      	asrs	r3, r3, #8
 80036de:	b2db      	uxtb	r3, r3
 80036e0:	757b      	strb	r3, [r7, #21]
//hi2c2.State = HAL_I2C_STATE_READY;
	HalStateX = HAL_I2C_Master_Seq_Transmit_DMA( &hi2c1, ( I2CADR << 1 ), i2cData, 6, I2C_NEXT_FRAME );
 80036e2:	f107 0210 	add.w	r2, r7, #16
 80036e6:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80036ea:	9300      	str	r3, [sp, #0]
 80036ec:	2306      	movs	r3, #6
 80036ee:	2184      	movs	r1, #132	; 0x84
 80036f0:	4842      	ldr	r0, [pc, #264]	; (80037fc <_ZN13SFE_UBLOX_GPS14sendI2cCommandEP9ubxPackett+0x190>)
 80036f2:	f004 fe83 	bl	80083fc <HAL_I2C_Master_Seq_Transmit_DMA>
 80036f6:	4603      	mov	r3, r0
 80036f8:	461a      	mov	r2, r3
 80036fa:	4b41      	ldr	r3, [pc, #260]	; (8003800 <_ZN13SFE_UBLOX_GPS14sendI2cCommandEP9ubxPackett+0x194>)
 80036fc:	701a      	strb	r2, [r3, #0]
	i2cOk();
 80036fe:	f7fe fb83 	bl	8001e08 <_Z5i2cOkv>



  //Write payload. Limit the sends into 32 byte chunks
  //This code based on ublox: https://forum.u-blox.com/index.php/20528/how-to-use-i2c-to-get-the-nmea-frames
  uint16_t bytesToSend = outgoingUBX->len;
 8003702:	68bb      	ldr	r3, [r7, #8]
 8003704:	885b      	ldrh	r3, [r3, #2]
 8003706:	83fb      	strh	r3, [r7, #30]

  //"The number of data bytes must be at least 2 to properly distinguish
  //from the write access to set the address counter in random read accesses."
  uint16_t startSpot = 0;
 8003708:	2300      	movs	r3, #0
 800370a:	83bb      	strh	r3, [r7, #28]
  while (bytesToSend > 1)
 800370c:	8bfb      	ldrh	r3, [r7, #30]
 800370e:	2b01      	cmp	r3, #1
 8003710:	d93f      	bls.n	8003792 <_ZN13SFE_UBLOX_GPS14sendI2cCommandEP9ubxPackett+0x126>
  {
    uint8_t len = bytesToSend;
 8003712:	8bfb      	ldrh	r3, [r7, #30]
 8003714:	76fb      	strb	r3, [r7, #27]
    if (len > i2cTransactionSize)
 8003716:	68fb      	ldr	r3, [r7, #12]
 8003718:	781b      	ldrb	r3, [r3, #0]
 800371a:	7efa      	ldrb	r2, [r7, #27]
 800371c:	429a      	cmp	r2, r3
 800371e:	d902      	bls.n	8003726 <_ZN13SFE_UBLOX_GPS14sendI2cCommandEP9ubxPackett+0xba>
      len = i2cTransactionSize;
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	781b      	ldrb	r3, [r3, #0]
 8003724:	76fb      	strb	r3, [r7, #27]

    //if (_i2cPort->endTransmission(false) != 0)    //Don't release bus
    //  return (SFE_UBLOX_STATUS_I2C_COMM_FAILURE); //Sensor did not ACK


		if ( bytesToSend > i2cTransactionSize ) {
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	781b      	ldrb	r3, [r3, #0]
 800372a:	b29b      	uxth	r3, r3
 800372c:	8bfa      	ldrh	r2, [r7, #30]
 800372e:	429a      	cmp	r2, r3
 8003730:	d911      	bls.n	8003756 <_ZN13SFE_UBLOX_GPS14sendI2cCommandEP9ubxPackett+0xea>
			HalStateX = HAL_I2C_Master_Seq_Transmit_DMA( &hi2c1, ( I2CADR << 1 ), & ( outgoingUBX->payload[startSpot] ), len, I2C_NEXT_FRAME );
 8003732:	68bb      	ldr	r3, [r7, #8]
 8003734:	689a      	ldr	r2, [r3, #8]
 8003736:	8bbb      	ldrh	r3, [r7, #28]
 8003738:	441a      	add	r2, r3
 800373a:	7efb      	ldrb	r3, [r7, #27]
 800373c:	b29b      	uxth	r3, r3
 800373e:	f04f 7180 	mov.w	r1, #16777216	; 0x1000000
 8003742:	9100      	str	r1, [sp, #0]
 8003744:	2184      	movs	r1, #132	; 0x84
 8003746:	482d      	ldr	r0, [pc, #180]	; (80037fc <_ZN13SFE_UBLOX_GPS14sendI2cCommandEP9ubxPackett+0x190>)
 8003748:	f004 fe58 	bl	80083fc <HAL_I2C_Master_Seq_Transmit_DMA>
 800374c:	4603      	mov	r3, r0
 800374e:	461a      	mov	r2, r3
 8003750:	4b2b      	ldr	r3, [pc, #172]	; (8003800 <_ZN13SFE_UBLOX_GPS14sendI2cCommandEP9ubxPackett+0x194>)
 8003752:	701a      	strb	r2, [r3, #0]
 8003754:	e010      	b.n	8003778 <_ZN13SFE_UBLOX_GPS14sendI2cCommandEP9ubxPackett+0x10c>
		} else {
			HalStateX = HAL_I2C_Master_Seq_Transmit_DMA( &hi2c1, ( I2CADR << 1 ), & ( outgoingUBX->payload[startSpot] ), len, I2C_LAST_FRAME );
 8003756:	68bb      	ldr	r3, [r7, #8]
 8003758:	689a      	ldr	r2, [r3, #8]
 800375a:	8bbb      	ldrh	r3, [r7, #28]
 800375c:	441a      	add	r2, r3
 800375e:	7efb      	ldrb	r3, [r7, #27]
 8003760:	b29b      	uxth	r3, r3
 8003762:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8003766:	9100      	str	r1, [sp, #0]
 8003768:	2184      	movs	r1, #132	; 0x84
 800376a:	4824      	ldr	r0, [pc, #144]	; (80037fc <_ZN13SFE_UBLOX_GPS14sendI2cCommandEP9ubxPackett+0x190>)
 800376c:	f004 fe46 	bl	80083fc <HAL_I2C_Master_Seq_Transmit_DMA>
 8003770:	4603      	mov	r3, r0
 8003772:	461a      	mov	r2, r3
 8003774:	4b22      	ldr	r3, [pc, #136]	; (8003800 <_ZN13SFE_UBLOX_GPS14sendI2cCommandEP9ubxPackett+0x194>)
 8003776:	701a      	strb	r2, [r3, #0]
		}
		i2cOk();
 8003778:	f7fe fb46 	bl	8001e08 <_Z5i2cOkv>
		
		
    //*outgoingUBX->payload += len; //Move the pointer forward
    startSpot += len; //Move the pointer forward
 800377c:	7efb      	ldrb	r3, [r7, #27]
 800377e:	b29a      	uxth	r2, r3
 8003780:	8bbb      	ldrh	r3, [r7, #28]
 8003782:	4413      	add	r3, r2
 8003784:	83bb      	strh	r3, [r7, #28]
    bytesToSend -= len;
 8003786:	7efb      	ldrb	r3, [r7, #27]
 8003788:	b29b      	uxth	r3, r3
 800378a:	8bfa      	ldrh	r2, [r7, #30]
 800378c:	1ad3      	subs	r3, r2, r3
 800378e:	83fb      	strh	r3, [r7, #30]
  while (bytesToSend > 1)
 8003790:	e7bc      	b.n	800370c <_ZN13SFE_UBLOX_GPS14sendI2cCommandEP9ubxPackett+0xa0>
  }

  //Write checksum
  //_i2cPort->beginTransmission((uint8_t)_gpsI2Caddress);
  if (bytesToSend == 1) {
 8003792:	8bfb      	ldrh	r3, [r7, #30]
 8003794:	2b01      	cmp	r3, #1
 8003796:	d10f      	bne.n	80037b8 <_ZN13SFE_UBLOX_GPS14sendI2cCommandEP9ubxPackett+0x14c>
  //  _i2cPort->write(outgoingUBX->payload, 1);
		HalStateX = HAL_I2C_Master_Seq_Transmit_DMA( &hi2c1, ( I2CADR << 1 ), outgoingUBX->payload, 1, I2C_NEXT_FRAME );
 8003798:	68bb      	ldr	r3, [r7, #8]
 800379a:	689a      	ldr	r2, [r3, #8]
 800379c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80037a0:	9300      	str	r3, [sp, #0]
 80037a2:	2301      	movs	r3, #1
 80037a4:	2184      	movs	r1, #132	; 0x84
 80037a6:	4815      	ldr	r0, [pc, #84]	; (80037fc <_ZN13SFE_UBLOX_GPS14sendI2cCommandEP9ubxPackett+0x190>)
 80037a8:	f004 fe28 	bl	80083fc <HAL_I2C_Master_Seq_Transmit_DMA>
 80037ac:	4603      	mov	r3, r0
 80037ae:	461a      	mov	r2, r3
 80037b0:	4b13      	ldr	r3, [pc, #76]	; (8003800 <_ZN13SFE_UBLOX_GPS14sendI2cCommandEP9ubxPackett+0x194>)
 80037b2:	701a      	strb	r2, [r3, #0]
		i2cOk();
 80037b4:	f7fe fb28 	bl	8001e08 <_Z5i2cOkv>
	}
  //_i2cPort->write(outgoingUBX->checksumA);
  //_i2cPort->write(outgoingUBX->checksumB);

	i2cData[0] = outgoingUBX->checksumA;
 80037b8:	68bb      	ldr	r3, [r7, #8]
 80037ba:	7b1b      	ldrb	r3, [r3, #12]
 80037bc:	743b      	strb	r3, [r7, #16]
	i2cData[1] = outgoingUBX->checksumB;
 80037be:	68bb      	ldr	r3, [r7, #8]
 80037c0:	7b5b      	ldrb	r3, [r3, #13]
 80037c2:	747b      	strb	r3, [r7, #17]
	HalStateX = HAL_I2C_Master_Seq_Transmit_DMA( &hi2c1, ( I2CADR << 1 ), i2cData, 2, I2C_LAST_FRAME );
 80037c4:	f107 0210 	add.w	r2, r7, #16
 80037c8:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80037cc:	9300      	str	r3, [sp, #0]
 80037ce:	2302      	movs	r3, #2
 80037d0:	2184      	movs	r1, #132	; 0x84
 80037d2:	480a      	ldr	r0, [pc, #40]	; (80037fc <_ZN13SFE_UBLOX_GPS14sendI2cCommandEP9ubxPackett+0x190>)
 80037d4:	f004 fe12 	bl	80083fc <HAL_I2C_Master_Seq_Transmit_DMA>
 80037d8:	4603      	mov	r3, r0
 80037da:	461a      	mov	r2, r3
 80037dc:	4b08      	ldr	r3, [pc, #32]	; (8003800 <_ZN13SFE_UBLOX_GPS14sendI2cCommandEP9ubxPackett+0x194>)
 80037de:	701a      	strb	r2, [r3, #0]
	i2cOk();
 80037e0:	f7fe fb12 	bl	8001e08 <_Z5i2cOkv>

  //All done transmitting bytes. Release bus.
  //if (_i2cPort->endTransmission() != 0)
	if (HalStateX != HAL_OK ) { 
 80037e4:	4b06      	ldr	r3, [pc, #24]	; (8003800 <_ZN13SFE_UBLOX_GPS14sendI2cCommandEP9ubxPackett+0x194>)
 80037e6:	781b      	ldrb	r3, [r3, #0]
 80037e8:	2b00      	cmp	r3, #0
 80037ea:	d001      	beq.n	80037f0 <_ZN13SFE_UBLOX_GPS14sendI2cCommandEP9ubxPackett+0x184>
    return (SFE_UBLOX_STATUS_I2C_COMM_FAILURE); //Sensor did not ACK
 80037ec:	230c      	movs	r3, #12
 80037ee:	e000      	b.n	80037f2 <_ZN13SFE_UBLOX_GPS14sendI2cCommandEP9ubxPackett+0x186>
	}
  return (SFE_UBLOX_STATUS_SUCCESS);
 80037f0:	2300      	movs	r3, #0
}
 80037f2:	4618      	mov	r0, r3
 80037f4:	3720      	adds	r7, #32
 80037f6:	46bd      	mov	sp, r7
 80037f8:	bd80      	pop	{r7, pc}
 80037fa:	bf00      	nop
 80037fc:	200002dc 	.word	0x200002dc
 8003800:	2000024f 	.word	0x2000024f
 8003804:	08021c34 	.word	0x08021c34

08003808 <_ZN13SFE_UBLOX_GPS17sendSerialCommandEP9ubxPacket>:

//Given a packet and payload, send everything including CRC bytesA via Serial port
void SFE_UBLOX_GPS::sendSerialCommand(ubxPacket *outgoingUBX)
{
 8003808:	b480      	push	{r7}
 800380a:	b085      	sub	sp, #20
 800380c:	af00      	add	r7, sp, #0
 800380e:	6078      	str	r0, [r7, #4]
 8003810:	6039      	str	r1, [r7, #0]
  //_serialPort->write(outgoingUBX->id);
  //_serialPort->write(outgoingUBX->len & 0xFF); //LSB
  //_serialPort->write(outgoingUBX->len >> 8);   //MSB

  //Write payload.
  for (int i = 0; i < outgoingUBX->len; i++)
 8003812:	2300      	movs	r3, #0
 8003814:	60fb      	str	r3, [r7, #12]
 8003816:	683b      	ldr	r3, [r7, #0]
 8003818:	885b      	ldrh	r3, [r3, #2]
 800381a:	461a      	mov	r2, r3
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	4293      	cmp	r3, r2
 8003820:	da03      	bge.n	800382a <_ZN13SFE_UBLOX_GPS17sendSerialCommandEP9ubxPacket+0x22>
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	3301      	adds	r3, #1
 8003826:	60fb      	str	r3, [r7, #12]
 8003828:	e7f5      	b.n	8003816 <_ZN13SFE_UBLOX_GPS17sendSerialCommandEP9ubxPacket+0xe>
  }

  //Write checksum
  //_serialPort->write(outgoingUBX->checksumA);
  //_serialPort->write(outgoingUBX->checksumB);
}
 800382a:	bf00      	nop
 800382c:	3714      	adds	r7, #20
 800382e:	46bd      	mov	sp, r7
 8003830:	bc80      	pop	{r7}
 8003832:	4770      	bx	lr

08003834 <_ZN13SFE_UBLOX_GPS11isConnectedEt>:

//Returns true if I2C device ack's
boolean SFE_UBLOX_GPS::isConnected(uint16_t maxWait)
{
 8003834:	b580      	push	{r7, lr}
 8003836:	b082      	sub	sp, #8
 8003838:	af00      	add	r7, sp, #0
 800383a:	6078      	str	r0, [r7, #4]
 800383c:	460b      	mov	r3, r1
 800383e:	807b      	strh	r3, [r7, #2]
    //if (_i2cPort->endTransmission() != 0)
    //  return false; //Sensor did not ack
  }

  // Query navigation rate to see whether we get a meaningful response
  packetCfg.cls = UBX_CLASS_CFG;
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	2206      	movs	r2, #6
 8003844:	f883 2350 	strb.w	r2, [r3, #848]	; 0x350
  packetCfg.id = UBX_CFG_RATE;
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	2208      	movs	r2, #8
 800384c:	f883 2351 	strb.w	r2, [r3, #849]	; 0x351
  packetCfg.len = 0;
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	2200      	movs	r2, #0
 8003854:	f8a3 2352 	strh.w	r2, [r3, #850]	; 0x352
  packetCfg.startingSpot = 0;
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	2200      	movs	r2, #0
 800385c:	f8a3 2356 	strh.w	r2, [r3, #854]	; 0x356

  return (sendCommand(&packetCfg, maxWait) == SFE_UBLOX_STATUS_DATA_RECEIVED); // We are polling the RATE so we expect data and an ACK
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8003866:	887a      	ldrh	r2, [r7, #2]
 8003868:	4619      	mov	r1, r3
 800386a:	6878      	ldr	r0, [r7, #4]
 800386c:	f7ff fea4 	bl	80035b8 <_ZN13SFE_UBLOX_GPS11sendCommandEP9ubxPackett>
 8003870:	4603      	mov	r3, r0
 8003872:	2b0b      	cmp	r3, #11
 8003874:	bf0c      	ite	eq
 8003876:	2301      	moveq	r3, #1
 8003878:	2300      	movne	r3, #0
 800387a:	b2db      	uxtb	r3, r3
}
 800387c:	4618      	mov	r0, r3
 800387e:	3708      	adds	r7, #8
 8003880:	46bd      	mov	sp, r7
 8003882:	bd80      	pop	{r7, pc}

08003884 <_ZN13SFE_UBLOX_GPS12calcChecksumEP9ubxPacket>:

//Given a message, calc and store the two byte "8-Bit Fletcher" checksum over the entirety of the message
//This is called before we send a command message
void SFE_UBLOX_GPS::calcChecksum(ubxPacket *msg)
{
 8003884:	b480      	push	{r7}
 8003886:	b085      	sub	sp, #20
 8003888:	af00      	add	r7, sp, #0
 800388a:	6078      	str	r0, [r7, #4]
 800388c:	6039      	str	r1, [r7, #0]
  msg->checksumA = 0;
 800388e:	683b      	ldr	r3, [r7, #0]
 8003890:	2200      	movs	r2, #0
 8003892:	731a      	strb	r2, [r3, #12]
  msg->checksumB = 0;
 8003894:	683b      	ldr	r3, [r7, #0]
 8003896:	2200      	movs	r2, #0
 8003898:	735a      	strb	r2, [r3, #13]

  msg->checksumA += msg->cls;
 800389a:	683b      	ldr	r3, [r7, #0]
 800389c:	7b1a      	ldrb	r2, [r3, #12]
 800389e:	683b      	ldr	r3, [r7, #0]
 80038a0:	781b      	ldrb	r3, [r3, #0]
 80038a2:	4413      	add	r3, r2
 80038a4:	b2da      	uxtb	r2, r3
 80038a6:	683b      	ldr	r3, [r7, #0]
 80038a8:	731a      	strb	r2, [r3, #12]
  msg->checksumB += msg->checksumA;
 80038aa:	683b      	ldr	r3, [r7, #0]
 80038ac:	7b5a      	ldrb	r2, [r3, #13]
 80038ae:	683b      	ldr	r3, [r7, #0]
 80038b0:	7b1b      	ldrb	r3, [r3, #12]
 80038b2:	4413      	add	r3, r2
 80038b4:	b2da      	uxtb	r2, r3
 80038b6:	683b      	ldr	r3, [r7, #0]
 80038b8:	735a      	strb	r2, [r3, #13]

  msg->checksumA += msg->id;
 80038ba:	683b      	ldr	r3, [r7, #0]
 80038bc:	7b1a      	ldrb	r2, [r3, #12]
 80038be:	683b      	ldr	r3, [r7, #0]
 80038c0:	785b      	ldrb	r3, [r3, #1]
 80038c2:	4413      	add	r3, r2
 80038c4:	b2da      	uxtb	r2, r3
 80038c6:	683b      	ldr	r3, [r7, #0]
 80038c8:	731a      	strb	r2, [r3, #12]
  msg->checksumB += msg->checksumA;
 80038ca:	683b      	ldr	r3, [r7, #0]
 80038cc:	7b5a      	ldrb	r2, [r3, #13]
 80038ce:	683b      	ldr	r3, [r7, #0]
 80038d0:	7b1b      	ldrb	r3, [r3, #12]
 80038d2:	4413      	add	r3, r2
 80038d4:	b2da      	uxtb	r2, r3
 80038d6:	683b      	ldr	r3, [r7, #0]
 80038d8:	735a      	strb	r2, [r3, #13]

  msg->checksumA += (msg->len & 0xFF);
 80038da:	683b      	ldr	r3, [r7, #0]
 80038dc:	7b1a      	ldrb	r2, [r3, #12]
 80038de:	683b      	ldr	r3, [r7, #0]
 80038e0:	885b      	ldrh	r3, [r3, #2]
 80038e2:	b2db      	uxtb	r3, r3
 80038e4:	4413      	add	r3, r2
 80038e6:	b2da      	uxtb	r2, r3
 80038e8:	683b      	ldr	r3, [r7, #0]
 80038ea:	731a      	strb	r2, [r3, #12]
  msg->checksumB += msg->checksumA;
 80038ec:	683b      	ldr	r3, [r7, #0]
 80038ee:	7b5a      	ldrb	r2, [r3, #13]
 80038f0:	683b      	ldr	r3, [r7, #0]
 80038f2:	7b1b      	ldrb	r3, [r3, #12]
 80038f4:	4413      	add	r3, r2
 80038f6:	b2da      	uxtb	r2, r3
 80038f8:	683b      	ldr	r3, [r7, #0]
 80038fa:	735a      	strb	r2, [r3, #13]

  msg->checksumA += (msg->len >> 8);
 80038fc:	683b      	ldr	r3, [r7, #0]
 80038fe:	7b1a      	ldrb	r2, [r3, #12]
 8003900:	683b      	ldr	r3, [r7, #0]
 8003902:	885b      	ldrh	r3, [r3, #2]
 8003904:	121b      	asrs	r3, r3, #8
 8003906:	b2db      	uxtb	r3, r3
 8003908:	4413      	add	r3, r2
 800390a:	b2da      	uxtb	r2, r3
 800390c:	683b      	ldr	r3, [r7, #0]
 800390e:	731a      	strb	r2, [r3, #12]
  msg->checksumB += msg->checksumA;
 8003910:	683b      	ldr	r3, [r7, #0]
 8003912:	7b5a      	ldrb	r2, [r3, #13]
 8003914:	683b      	ldr	r3, [r7, #0]
 8003916:	7b1b      	ldrb	r3, [r3, #12]
 8003918:	4413      	add	r3, r2
 800391a:	b2da      	uxtb	r2, r3
 800391c:	683b      	ldr	r3, [r7, #0]
 800391e:	735a      	strb	r2, [r3, #13]

  for (uint16_t i = 0; i < msg->len; i++)
 8003920:	2300      	movs	r3, #0
 8003922:	81fb      	strh	r3, [r7, #14]
 8003924:	683b      	ldr	r3, [r7, #0]
 8003926:	885b      	ldrh	r3, [r3, #2]
 8003928:	89fa      	ldrh	r2, [r7, #14]
 800392a:	429a      	cmp	r2, r3
 800392c:	d216      	bcs.n	800395c <_ZN13SFE_UBLOX_GPS12calcChecksumEP9ubxPacket+0xd8>
  {
    msg->checksumA += msg->payload[i];
 800392e:	683b      	ldr	r3, [r7, #0]
 8003930:	7b1a      	ldrb	r2, [r3, #12]
 8003932:	683b      	ldr	r3, [r7, #0]
 8003934:	6899      	ldr	r1, [r3, #8]
 8003936:	89fb      	ldrh	r3, [r7, #14]
 8003938:	440b      	add	r3, r1
 800393a:	781b      	ldrb	r3, [r3, #0]
 800393c:	4413      	add	r3, r2
 800393e:	b2da      	uxtb	r2, r3
 8003940:	683b      	ldr	r3, [r7, #0]
 8003942:	731a      	strb	r2, [r3, #12]
    msg->checksumB += msg->checksumA;
 8003944:	683b      	ldr	r3, [r7, #0]
 8003946:	7b5a      	ldrb	r2, [r3, #13]
 8003948:	683b      	ldr	r3, [r7, #0]
 800394a:	7b1b      	ldrb	r3, [r3, #12]
 800394c:	4413      	add	r3, r2
 800394e:	b2da      	uxtb	r2, r3
 8003950:	683b      	ldr	r3, [r7, #0]
 8003952:	735a      	strb	r2, [r3, #13]
  for (uint16_t i = 0; i < msg->len; i++)
 8003954:	89fb      	ldrh	r3, [r7, #14]
 8003956:	3301      	adds	r3, #1
 8003958:	81fb      	strh	r3, [r7, #14]
 800395a:	e7e3      	b.n	8003924 <_ZN13SFE_UBLOX_GPS12calcChecksumEP9ubxPacket+0xa0>
  }
}
 800395c:	bf00      	nop
 800395e:	3714      	adds	r7, #20
 8003960:	46bd      	mov	sp, r7
 8003962:	bc80      	pop	{r7}
 8003964:	4770      	bx	lr

08003966 <_ZN13SFE_UBLOX_GPS13addToChecksumEh>:

//Given a message and a byte, add to rolling "8-Bit Fletcher" checksum
//This is used when receiving messages from module
void SFE_UBLOX_GPS::addToChecksum(uint8_t incoming)
{
 8003966:	b480      	push	{r7}
 8003968:	b083      	sub	sp, #12
 800396a:	af00      	add	r7, sp, #0
 800396c:	6078      	str	r0, [r7, #4]
 800396e:	460b      	mov	r3, r1
 8003970:	70fb      	strb	r3, [r7, #3]
  rollingChecksumA += incoming;
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	f893 2386 	ldrb.w	r2, [r3, #902]	; 0x386
 8003978:	78fb      	ldrb	r3, [r7, #3]
 800397a:	4413      	add	r3, r2
 800397c:	b2da      	uxtb	r2, r3
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	f883 2386 	strb.w	r2, [r3, #902]	; 0x386
  rollingChecksumB += rollingChecksumA;
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	f893 2387 	ldrb.w	r2, [r3, #903]	; 0x387
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	f893 3386 	ldrb.w	r3, [r3, #902]	; 0x386
 8003990:	4413      	add	r3, r2
 8003992:	b2da      	uxtb	r2, r3
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	f883 2387 	strb.w	r2, [r3, #903]	; 0x387
}
 800399a:	bf00      	nop
 800399c:	370c      	adds	r7, #12
 800399e:	46bd      	mov	sp, r7
 80039a0:	bc80      	pop	{r7}
 80039a2:	4770      	bx	lr

080039a4 <_ZN13SFE_UBLOX_GPS11printPacketEP9ubxPacket>:

//Pretty prints the current ubxPacket
void SFE_UBLOX_GPS::printPacket(ubxPacket *packet)
{
 80039a4:	b580      	push	{r7, lr}
 80039a6:	b082      	sub	sp, #8
 80039a8:	af00      	add	r7, sp, #0
 80039aa:	6078      	str	r0, [r7, #4]
 80039ac:	6039      	str	r1, [r7, #0]
	HAL_Delay(1);
 80039ae:	2001      	movs	r0, #1
 80039b0:	f001 fce3 	bl	800537a <HAL_Delay>
      _debugSerial->print(F(" Payload: IGNORED"));
    }
    _debugSerial->println();
  }
*/	
}
 80039b4:	bf00      	nop
 80039b6:	3708      	adds	r7, #8
 80039b8:	46bd      	mov	sp, r7
 80039ba:	bd80      	pop	{r7, pc}

080039bc <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht>:
//Returns SFE_UBLOX_STATUS_CRC_FAIL if we had a checksum failure
//Returns SFE_UBLOX_STATUS_TIMEOUT if we timed out
//Returns SFE_UBLOX_STATUS_DATA_OVERWRITTEN if we got an ACK and a valid packetCfg but that the packetCfg has been
// or is currently being overwritten (remember that Serial data can arrive very slowly)
sfe_ublox_status_e SFE_UBLOX_GPS::waitForACKResponse(ubxPacket *outgoingUBX, uint8_t requestedClass, uint8_t requestedID, uint16_t maxTime)
{
 80039bc:	b580      	push	{r7, lr}
 80039be:	b086      	sub	sp, #24
 80039c0:	af00      	add	r7, sp, #0
 80039c2:	60f8      	str	r0, [r7, #12]
 80039c4:	60b9      	str	r1, [r7, #8]
 80039c6:	4611      	mov	r1, r2
 80039c8:	461a      	mov	r2, r3
 80039ca:	460b      	mov	r3, r1
 80039cc:	71fb      	strb	r3, [r7, #7]
 80039ce:	4613      	mov	r3, r2
 80039d0:	71bb      	strb	r3, [r7, #6]
  outgoingUBX->valid = SFE_UBLOX_PACKET_VALIDITY_NOT_DEFINED; //This will go VALID (or NOT_VALID) when we receive a response to the packet we sent
 80039d2:	68bb      	ldr	r3, [r7, #8]
 80039d4:	2202      	movs	r2, #2
 80039d6:	739a      	strb	r2, [r3, #14]
  packetAck.valid = SFE_UBLOX_PACKET_VALIDITY_NOT_DEFINED;
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	2202      	movs	r2, #2
 80039dc:	f883 234e 	strb.w	r2, [r3, #846]	; 0x34e
  packetBuf.valid = SFE_UBLOX_PACKET_VALIDITY_NOT_DEFINED;
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	2202      	movs	r2, #2
 80039e4:	f883 236e 	strb.w	r2, [r3, #878]	; 0x36e
  outgoingUBX->classAndIDmatch = SFE_UBLOX_PACKET_VALIDITY_NOT_DEFINED; // This will go VALID (or NOT_VALID) when we receive a packet that matches the requested class and ID
 80039e8:	68bb      	ldr	r3, [r7, #8]
 80039ea:	2202      	movs	r2, #2
 80039ec:	73da      	strb	r2, [r3, #15]
  packetAck.classAndIDmatch = SFE_UBLOX_PACKET_VALIDITY_NOT_DEFINED;
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	2202      	movs	r2, #2
 80039f2:	f883 234f 	strb.w	r2, [r3, #847]	; 0x34f
  packetBuf.classAndIDmatch = SFE_UBLOX_PACKET_VALIDITY_NOT_DEFINED;
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	2202      	movs	r2, #2
 80039fa:	f883 236f 	strb.w	r2, [r3, #879]	; 0x36f

  //unsigned long startTime = millis();
  unsigned long startTime = HAL_GetTick();
 80039fe:	f001 fcb5 	bl	800536c <HAL_GetTick>
 8003a02:	6178      	str	r0, [r7, #20]
  //while (millis() - startTime < maxTime)
  while (HAL_GetTick() - startTime < maxTime)
 8003a04:	f001 fcb2 	bl	800536c <HAL_GetTick>
 8003a08:	4602      	mov	r2, r0
 8003a0a:	697b      	ldr	r3, [r7, #20]
 8003a0c:	1ad2      	subs	r2, r2, r3
 8003a0e:	8c3b      	ldrh	r3, [r7, #32]
 8003a10:	429a      	cmp	r2, r3
 8003a12:	bf34      	ite	cc
 8003a14:	2301      	movcc	r3, #1
 8003a16:	2300      	movcs	r3, #0
 8003a18:	b2db      	uxtb	r3, r3
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	f000 808d 	beq.w	8003b3a <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0x17e>
  {
    if (checkUbloxInternal(outgoingUBX, requestedClass, requestedID) == true) //See if new data is available. Process bytes as they come in.
 8003a20:	79bb      	ldrb	r3, [r7, #6]
 8003a22:	79fa      	ldrb	r2, [r7, #7]
 8003a24:	68b9      	ldr	r1, [r7, #8]
 8003a26:	68f8      	ldr	r0, [r7, #12]
 8003a28:	f7fe fb0f 	bl	800204a <_ZN13SFE_UBLOX_GPS18checkUbloxInternalEP9ubxPackethh>
 8003a2c:	4603      	mov	r3, r0
 8003a2e:	2b01      	cmp	r3, #1
 8003a30:	bf0c      	ite	eq
 8003a32:	2301      	moveq	r3, #1
 8003a34:	2300      	movne	r3, #0
 8003a36:	b2db      	uxtb	r3, r3
 8003a38:	2b00      	cmp	r3, #0
 8003a3a:	d07a      	beq.n	8003b32 <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0x176>
    {
      // If both the outgoingUBX->classAndIDmatch and packetAck.classAndIDmatch are VALID
      // and outgoingUBX->valid is _still_ VALID and the class and ID _still_ match
      // then we can be confident that the data in outgoingUBX is valid
      if ((outgoingUBX->classAndIDmatch == SFE_UBLOX_PACKET_VALIDITY_VALID) && (packetAck.classAndIDmatch == SFE_UBLOX_PACKET_VALIDITY_VALID) && (outgoingUBX->valid == SFE_UBLOX_PACKET_VALIDITY_VALID) && (outgoingUBX->cls == requestedClass) && (outgoingUBX->id == requestedID))
 8003a3c:	68bb      	ldr	r3, [r7, #8]
 8003a3e:	7bdb      	ldrb	r3, [r3, #15]
 8003a40:	2b01      	cmp	r3, #1
 8003a42:	d114      	bne.n	8003a6e <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0xb2>
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	f893 334f 	ldrb.w	r3, [r3, #847]	; 0x34f
 8003a4a:	2b01      	cmp	r3, #1
 8003a4c:	d10f      	bne.n	8003a6e <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0xb2>
 8003a4e:	68bb      	ldr	r3, [r7, #8]
 8003a50:	7b9b      	ldrb	r3, [r3, #14]
 8003a52:	2b01      	cmp	r3, #1
 8003a54:	d10b      	bne.n	8003a6e <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0xb2>
 8003a56:	68bb      	ldr	r3, [r7, #8]
 8003a58:	781b      	ldrb	r3, [r3, #0]
 8003a5a:	79fa      	ldrb	r2, [r7, #7]
 8003a5c:	429a      	cmp	r2, r3
 8003a5e:	d106      	bne.n	8003a6e <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0xb2>
 8003a60:	68bb      	ldr	r3, [r7, #8]
 8003a62:	785b      	ldrb	r3, [r3, #1]
 8003a64:	79ba      	ldrb	r2, [r7, #6]
 8003a66:	429a      	cmp	r2, r3
 8003a68:	d101      	bne.n	8003a6e <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0xb2>
        {
          //_debugSerial->print(F("waitForACKResponse: valid data and valid ACK received after "));
          //_debugSerial->print(millis() - startTime);
          //_debugSerial->println(F(" msec"));
        }
        return (SFE_UBLOX_STATUS_DATA_RECEIVED); //We received valid data and a correct ACK!
 8003a6a:	230b      	movs	r3, #11
 8003a6c:	e07f      	b.n	8003b6e <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0x1b2>
      // We can be confident that the data packet (if we are going to get one) will always arrive
      // before the matching ACK. So if we sent a config packet which only produces an ACK
      // then outgoingUBX->classAndIDmatch will be NOT_DEFINED and the packetAck.classAndIDmatch will VALID.
      // We should not check outgoingUBX->valid, outgoingUBX->cls or outgoingUBX->id
      // as these may have been changed by a PVT packet.
      else if ((outgoingUBX->classAndIDmatch == SFE_UBLOX_PACKET_VALIDITY_NOT_DEFINED) && (packetAck.classAndIDmatch == SFE_UBLOX_PACKET_VALIDITY_VALID))
 8003a6e:	68bb      	ldr	r3, [r7, #8]
 8003a70:	7bdb      	ldrb	r3, [r3, #15]
 8003a72:	2b02      	cmp	r3, #2
 8003a74:	d106      	bne.n	8003a84 <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0xc8>
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	f893 334f 	ldrb.w	r3, [r3, #847]	; 0x34f
 8003a7c:	2b01      	cmp	r3, #1
 8003a7e:	d101      	bne.n	8003a84 <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0xc8>
        {
          //_debugSerial->print(F("waitForACKResponse: no data and valid ACK after "));
          //_debugSerial->print(millis() - startTime);
          //_debugSerial->println(F(" msec"));
        }
        return (SFE_UBLOX_STATUS_DATA_SENT); //We got an ACK but no data...
 8003a80:	230a      	movs	r3, #10
 8003a82:	e074      	b.n	8003b6e <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0x1b2>
      // valid data but it has been or is currently being overwritten by another packet (e.g. PVT).
      // If (e.g.) a PVT packet is _being_ received: outgoingUBX->valid will be NOT_DEFINED
      // If (e.g.) a PVT packet _has been_ received: outgoingUBX->valid will be VALID (or just possibly NOT_VALID)
      // So we cannot use outgoingUBX->valid as part of this check.
      // Note: the addition of packetBuf should make this check redundant!
      else if ((outgoingUBX->classAndIDmatch == SFE_UBLOX_PACKET_VALIDITY_VALID) && (packetAck.classAndIDmatch == SFE_UBLOX_PACKET_VALIDITY_VALID) && ((outgoingUBX->cls != requestedClass) || (outgoingUBX->id != requestedID)))
 8003a84:	68bb      	ldr	r3, [r7, #8]
 8003a86:	7bdb      	ldrb	r3, [r3, #15]
 8003a88:	2b01      	cmp	r3, #1
 8003a8a:	d110      	bne.n	8003aae <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0xf2>
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	f893 334f 	ldrb.w	r3, [r3, #847]	; 0x34f
 8003a92:	2b01      	cmp	r3, #1
 8003a94:	d10b      	bne.n	8003aae <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0xf2>
 8003a96:	68bb      	ldr	r3, [r7, #8]
 8003a98:	781b      	ldrb	r3, [r3, #0]
 8003a9a:	79fa      	ldrb	r2, [r7, #7]
 8003a9c:	429a      	cmp	r2, r3
 8003a9e:	d104      	bne.n	8003aaa <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0xee>
 8003aa0:	68bb      	ldr	r3, [r7, #8]
 8003aa2:	785b      	ldrb	r3, [r3, #1]
 8003aa4:	79ba      	ldrb	r2, [r7, #6]
 8003aa6:	429a      	cmp	r2, r3
 8003aa8:	d001      	beq.n	8003aae <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0xf2>
        {
          //_debugSerial->print(F("waitForACKResponse: data being OVERWRITTEN after "));
          //_debugSerial->print(millis() - startTime);
          //_debugSerial->println(F(" msec"));
        }
        return (SFE_UBLOX_STATUS_DATA_OVERWRITTEN); // Data was valid but has been or is being overwritten
 8003aaa:	230d      	movs	r3, #13
 8003aac:	e05f      	b.n	8003b6e <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0x1b2>
      }

      // If packetAck.classAndIDmatch is VALID but both outgoingUBX->valid and outgoingUBX->classAndIDmatch
      // are NOT_VALID then we can be confident we have had a checksum failure on the data packet
      else if ((packetAck.classAndIDmatch == SFE_UBLOX_PACKET_VALIDITY_VALID) && (outgoingUBX->classAndIDmatch == SFE_UBLOX_PACKET_VALIDITY_NOT_VALID) && (outgoingUBX->valid == SFE_UBLOX_PACKET_VALIDITY_NOT_VALID))
 8003aae:	68fb      	ldr	r3, [r7, #12]
 8003ab0:	f893 334f 	ldrb.w	r3, [r3, #847]	; 0x34f
 8003ab4:	2b01      	cmp	r3, #1
 8003ab6:	d109      	bne.n	8003acc <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0x110>
 8003ab8:	68bb      	ldr	r3, [r7, #8]
 8003aba:	7bdb      	ldrb	r3, [r3, #15]
 8003abc:	2b00      	cmp	r3, #0
 8003abe:	d105      	bne.n	8003acc <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0x110>
 8003ac0:	68bb      	ldr	r3, [r7, #8]
 8003ac2:	7b9b      	ldrb	r3, [r3, #14]
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	d101      	bne.n	8003acc <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0x110>
        {
          //_debugSerial->print(F("waitForACKResponse: CRC failed after "));
          //_debugSerial->print(millis() - startTime);
          //_debugSerial->println(F(" msec"));
        }
        return (SFE_UBLOX_STATUS_CRC_FAIL); //Checksum fail
 8003ac8:	2302      	movs	r3, #2
 8003aca:	e050      	b.n	8003b6e <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0x1b2>
      // But if a full PVT packet arrives afterwards outgoingUBX->valid could be VALID (or just possibly NOT_VALID)
      // but outgoingUBX->cls and outgoingUBX->id would not match...
      // So I think this is telling us we need a special state for packetAck.classAndIDmatch to tell us
      // the packet was definitely NACK'd otherwise we are possibly just guessing...
      // Note: the addition of packetBuf changes the logic of this, but we'll leave the code as is for now.
      else if (packetAck.classAndIDmatch == SFE_UBLOX_PACKET_NOTACKNOWLEDGED)
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	f893 334f 	ldrb.w	r3, [r3, #847]	; 0x34f
 8003ad2:	2b03      	cmp	r3, #3
 8003ad4:	d101      	bne.n	8003ada <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0x11e>
        {
          //_debugSerial->print(F("waitForACKResponse: data was NOTACKNOWLEDGED (NACK) after "));
          //_debugSerial->print(millis() - startTime);
          //_debugSerial->println(F(" msec"));
        }
        return (SFE_UBLOX_STATUS_COMMAND_NACK); //We received a NACK!
 8003ad6:	2304      	movs	r3, #4
 8003ad8:	e049      	b.n	8003b6e <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0x1b2>
      }

      // If the outgoingUBX->classAndIDmatch is VALID but the packetAck.classAndIDmatch is NOT_VALID
      // then the ack probably had a checksum error. We will take a gamble and return DATA_RECEIVED.
      // If we were playing safe, we should return FAIL instead
      else if ((outgoingUBX->classAndIDmatch == SFE_UBLOX_PACKET_VALIDITY_VALID) && (packetAck.classAndIDmatch == SFE_UBLOX_PACKET_VALIDITY_NOT_VALID) && (outgoingUBX->valid == SFE_UBLOX_PACKET_VALIDITY_VALID) && (outgoingUBX->cls == requestedClass) && (outgoingUBX->id == requestedID))
 8003ada:	68bb      	ldr	r3, [r7, #8]
 8003adc:	7bdb      	ldrb	r3, [r3, #15]
 8003ade:	2b01      	cmp	r3, #1
 8003ae0:	d114      	bne.n	8003b0c <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0x150>
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	f893 334f 	ldrb.w	r3, [r3, #847]	; 0x34f
 8003ae8:	2b00      	cmp	r3, #0
 8003aea:	d10f      	bne.n	8003b0c <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0x150>
 8003aec:	68bb      	ldr	r3, [r7, #8]
 8003aee:	7b9b      	ldrb	r3, [r3, #14]
 8003af0:	2b01      	cmp	r3, #1
 8003af2:	d10b      	bne.n	8003b0c <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0x150>
 8003af4:	68bb      	ldr	r3, [r7, #8]
 8003af6:	781b      	ldrb	r3, [r3, #0]
 8003af8:	79fa      	ldrb	r2, [r7, #7]
 8003afa:	429a      	cmp	r2, r3
 8003afc:	d106      	bne.n	8003b0c <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0x150>
 8003afe:	68bb      	ldr	r3, [r7, #8]
 8003b00:	785b      	ldrb	r3, [r3, #1]
 8003b02:	79ba      	ldrb	r2, [r7, #6]
 8003b04:	429a      	cmp	r2, r3
 8003b06:	d101      	bne.n	8003b0c <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0x150>
        {
          //_debugSerial->print(F("waitForACKResponse: VALID data and INVALID ACK received after "));
          //_debugSerial->print(millis() - startTime);
          //_debugSerial->println(F(" msec"));
        }
        return (SFE_UBLOX_STATUS_DATA_RECEIVED); //We received valid data and an invalid ACK!
 8003b08:	230b      	movs	r3, #11
 8003b0a:	e030      	b.n	8003b6e <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0x1b2>
      }

      // If the outgoingUBX->classAndIDmatch is NOT_VALID and the packetAck.classAndIDmatch is NOT_VALID
      // then we return a FAIL. This must be a double checksum failure?
      else if ((outgoingUBX->classAndIDmatch == SFE_UBLOX_PACKET_VALIDITY_NOT_VALID) && (packetAck.classAndIDmatch == SFE_UBLOX_PACKET_VALIDITY_NOT_VALID))
 8003b0c:	68bb      	ldr	r3, [r7, #8]
 8003b0e:	7bdb      	ldrb	r3, [r3, #15]
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	d106      	bne.n	8003b22 <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0x166>
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	f893 334f 	ldrb.w	r3, [r3, #847]	; 0x34f
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	d101      	bne.n	8003b22 <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0x166>
        {
          //_debugSerial->print(F("waitForACKResponse: INVALID data and INVALID ACK received after "));
          //_debugSerial->print(millis() - startTime);
          //_debugSerial->println(F(" msec"));
        }
        return (SFE_UBLOX_STATUS_FAIL); //We received invalid data and an invalid ACK!
 8003b1e:	2301      	movs	r3, #1
 8003b20:	e025      	b.n	8003b6e <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0x1b2>
      }

      // If the outgoingUBX->classAndIDmatch is VALID and the packetAck.classAndIDmatch is NOT_DEFINED
      // then the ACK has not yet been received and we should keep waiting for it
      else if ((outgoingUBX->classAndIDmatch == SFE_UBLOX_PACKET_VALIDITY_VALID) && (packetAck.classAndIDmatch == SFE_UBLOX_PACKET_VALIDITY_NOT_DEFINED))
 8003b22:	68bb      	ldr	r3, [r7, #8]
 8003b24:	7bdb      	ldrb	r3, [r3, #15]
 8003b26:	2b01      	cmp	r3, #1
 8003b28:	d103      	bne.n	8003b32 <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0x176>
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	f893 334f 	ldrb.w	r3, [r3, #847]	; 0x34f
 8003b30:	2b02      	cmp	r3, #2
      }

    } //checkUbloxInternal == true

    //delayMicroseconds(500);
		HAL_Delay(1);
 8003b32:	2001      	movs	r0, #1
 8003b34:	f001 fc21 	bl	800537a <HAL_Delay>
  while (HAL_GetTick() - startTime < maxTime)
 8003b38:	e764      	b.n	8003a04 <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0x48>
  } //while (millis() - startTime < maxTime)

  // We have timed out...
  // If the outgoingUBX->classAndIDmatch is VALID then we can take a gamble and return DATA_RECEIVED
  // even though we did not get an ACK
  if ((outgoingUBX->classAndIDmatch == SFE_UBLOX_PACKET_VALIDITY_VALID) && (packetAck.classAndIDmatch == SFE_UBLOX_PACKET_VALIDITY_NOT_DEFINED) && (outgoingUBX->valid == SFE_UBLOX_PACKET_VALIDITY_VALID) && (outgoingUBX->cls == requestedClass) && (outgoingUBX->id == requestedID))
 8003b3a:	68bb      	ldr	r3, [r7, #8]
 8003b3c:	7bdb      	ldrb	r3, [r3, #15]
 8003b3e:	2b01      	cmp	r3, #1
 8003b40:	d114      	bne.n	8003b6c <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0x1b0>
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	f893 334f 	ldrb.w	r3, [r3, #847]	; 0x34f
 8003b48:	2b02      	cmp	r3, #2
 8003b4a:	d10f      	bne.n	8003b6c <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0x1b0>
 8003b4c:	68bb      	ldr	r3, [r7, #8]
 8003b4e:	7b9b      	ldrb	r3, [r3, #14]
 8003b50:	2b01      	cmp	r3, #1
 8003b52:	d10b      	bne.n	8003b6c <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0x1b0>
 8003b54:	68bb      	ldr	r3, [r7, #8]
 8003b56:	781b      	ldrb	r3, [r3, #0]
 8003b58:	79fa      	ldrb	r2, [r7, #7]
 8003b5a:	429a      	cmp	r2, r3
 8003b5c:	d106      	bne.n	8003b6c <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0x1b0>
 8003b5e:	68bb      	ldr	r3, [r7, #8]
 8003b60:	785b      	ldrb	r3, [r3, #1]
 8003b62:	79ba      	ldrb	r2, [r7, #6]
 8003b64:	429a      	cmp	r2, r3
 8003b66:	d101      	bne.n	8003b6c <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0x1b0>
    {
      //_debugSerial->print(F("waitForACKResponse: TIMEOUT with valid data after "));
      //_debugSerial->print(millis() - startTime);
      //_debugSerial->println(F(" msec. "));
    }
    return (SFE_UBLOX_STATUS_DATA_RECEIVED); //We received valid data... But no ACK!
 8003b68:	230b      	movs	r3, #11
 8003b6a:	e000      	b.n	8003b6e <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0x1b2>
    //_debugSerial->print(F("waitForACKResponse: TIMEOUT after "));
    //_debugSerial->print(millis() - startTime);
    //_debugSerial->println(F(" msec."));
  }

  return (SFE_UBLOX_STATUS_TIMEOUT);
 8003b6c:	2303      	movs	r3, #3
}
 8003b6e:	4618      	mov	r0, r3
 8003b70:	3718      	adds	r7, #24
 8003b72:	46bd      	mov	sp, r7
 8003b74:	bd80      	pop	{r7, pc}

08003b76 <_ZN13SFE_UBLOX_GPS20waitForNoACKResponseEP9ubxPackethht>:
//Returns SFE_UBLOX_STATUS_CRC_FAIL if we got a corrupt config packet that has CLS/ID match to our query packet
//Returns SFE_UBLOX_STATUS_TIMEOUT if we timed out
//Returns SFE_UBLOX_STATUS_DATA_OVERWRITTEN if we got an a valid packetCfg but that the packetCfg has been
// or is currently being overwritten (remember that Serial data can arrive very slowly)
sfe_ublox_status_e SFE_UBLOX_GPS::waitForNoACKResponse(ubxPacket *outgoingUBX, uint8_t requestedClass, uint8_t requestedID, uint16_t maxTime)
{
 8003b76:	b580      	push	{r7, lr}
 8003b78:	b086      	sub	sp, #24
 8003b7a:	af00      	add	r7, sp, #0
 8003b7c:	60f8      	str	r0, [r7, #12]
 8003b7e:	60b9      	str	r1, [r7, #8]
 8003b80:	4611      	mov	r1, r2
 8003b82:	461a      	mov	r2, r3
 8003b84:	460b      	mov	r3, r1
 8003b86:	71fb      	strb	r3, [r7, #7]
 8003b88:	4613      	mov	r3, r2
 8003b8a:	71bb      	strb	r3, [r7, #6]
  outgoingUBX->valid = SFE_UBLOX_PACKET_VALIDITY_NOT_DEFINED; //This will go VALID (or NOT_VALID) when we receive a response to the packet we sent
 8003b8c:	68bb      	ldr	r3, [r7, #8]
 8003b8e:	2202      	movs	r2, #2
 8003b90:	739a      	strb	r2, [r3, #14]
  packetAck.valid = SFE_UBLOX_PACKET_VALIDITY_NOT_DEFINED;
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	2202      	movs	r2, #2
 8003b96:	f883 234e 	strb.w	r2, [r3, #846]	; 0x34e
  packetBuf.valid = SFE_UBLOX_PACKET_VALIDITY_NOT_DEFINED;
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	2202      	movs	r2, #2
 8003b9e:	f883 236e 	strb.w	r2, [r3, #878]	; 0x36e
  outgoingUBX->classAndIDmatch = SFE_UBLOX_PACKET_VALIDITY_NOT_DEFINED; // This will go VALID (or NOT_VALID) when we receive a packet that matches the requested class and ID
 8003ba2:	68bb      	ldr	r3, [r7, #8]
 8003ba4:	2202      	movs	r2, #2
 8003ba6:	73da      	strb	r2, [r3, #15]
  packetAck.classAndIDmatch = SFE_UBLOX_PACKET_VALIDITY_NOT_DEFINED;
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	2202      	movs	r2, #2
 8003bac:	f883 234f 	strb.w	r2, [r3, #847]	; 0x34f
  packetBuf.classAndIDmatch = SFE_UBLOX_PACKET_VALIDITY_NOT_DEFINED;
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	2202      	movs	r2, #2
 8003bb4:	f883 236f 	strb.w	r2, [r3, #879]	; 0x36f

  //unsigned long startTime = millis();
  unsigned long startTime = HAL_GetTick();
 8003bb8:	f001 fbd8 	bl	800536c <HAL_GetTick>
 8003bbc:	6178      	str	r0, [r7, #20]
  //while (millis() - startTime < maxTime)
  while (HAL_GetTick() - startTime < maxTime)
 8003bbe:	f001 fbd5 	bl	800536c <HAL_GetTick>
 8003bc2:	4602      	mov	r2, r0
 8003bc4:	697b      	ldr	r3, [r7, #20]
 8003bc6:	1ad2      	subs	r2, r2, r3
 8003bc8:	8c3b      	ldrh	r3, [r7, #32]
 8003bca:	429a      	cmp	r2, r3
 8003bcc:	bf34      	ite	cc
 8003bce:	2301      	movcc	r3, #1
 8003bd0:	2300      	movcs	r3, #0
 8003bd2:	b2db      	uxtb	r3, r3
 8003bd4:	2b00      	cmp	r3, #0
 8003bd6:	d043      	beq.n	8003c60 <_ZN13SFE_UBLOX_GPS20waitForNoACKResponseEP9ubxPackethht+0xea>
  {
    if (checkUbloxInternal(outgoingUBX, requestedClass, requestedID) == true) //See if new data is available. Process bytes as they come in.
 8003bd8:	79bb      	ldrb	r3, [r7, #6]
 8003bda:	79fa      	ldrb	r2, [r7, #7]
 8003bdc:	68b9      	ldr	r1, [r7, #8]
 8003bde:	68f8      	ldr	r0, [r7, #12]
 8003be0:	f7fe fa33 	bl	800204a <_ZN13SFE_UBLOX_GPS18checkUbloxInternalEP9ubxPackethh>
 8003be4:	4603      	mov	r3, r0
 8003be6:	2b01      	cmp	r3, #1
 8003be8:	bf0c      	ite	eq
 8003bea:	2301      	moveq	r3, #1
 8003bec:	2300      	movne	r3, #0
 8003bee:	b2db      	uxtb	r3, r3
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d031      	beq.n	8003c58 <_ZN13SFE_UBLOX_GPS20waitForNoACKResponseEP9ubxPackethht+0xe2>
    {

      // If outgoingUBX->classAndIDmatch is VALID
      // and outgoingUBX->valid is _still_ VALID and the class and ID _still_ match
      // then we can be confident that the data in outgoingUBX is valid
      if ((outgoingUBX->classAndIDmatch == SFE_UBLOX_PACKET_VALIDITY_VALID) && (outgoingUBX->valid == SFE_UBLOX_PACKET_VALIDITY_VALID) && (outgoingUBX->cls == requestedClass) && (outgoingUBX->id == requestedID))
 8003bf4:	68bb      	ldr	r3, [r7, #8]
 8003bf6:	7bdb      	ldrb	r3, [r3, #15]
 8003bf8:	2b01      	cmp	r3, #1
 8003bfa:	d10f      	bne.n	8003c1c <_ZN13SFE_UBLOX_GPS20waitForNoACKResponseEP9ubxPackethht+0xa6>
 8003bfc:	68bb      	ldr	r3, [r7, #8]
 8003bfe:	7b9b      	ldrb	r3, [r3, #14]
 8003c00:	2b01      	cmp	r3, #1
 8003c02:	d10b      	bne.n	8003c1c <_ZN13SFE_UBLOX_GPS20waitForNoACKResponseEP9ubxPackethht+0xa6>
 8003c04:	68bb      	ldr	r3, [r7, #8]
 8003c06:	781b      	ldrb	r3, [r3, #0]
 8003c08:	79fa      	ldrb	r2, [r7, #7]
 8003c0a:	429a      	cmp	r2, r3
 8003c0c:	d106      	bne.n	8003c1c <_ZN13SFE_UBLOX_GPS20waitForNoACKResponseEP9ubxPackethht+0xa6>
 8003c0e:	68bb      	ldr	r3, [r7, #8]
 8003c10:	785b      	ldrb	r3, [r3, #1]
 8003c12:	79ba      	ldrb	r2, [r7, #6]
 8003c14:	429a      	cmp	r2, r3
 8003c16:	d101      	bne.n	8003c1c <_ZN13SFE_UBLOX_GPS20waitForNoACKResponseEP9ubxPackethht+0xa6>
        {
          //_debugSerial->print(F("waitForNoACKResponse: valid data with CLS/ID match after "));
          //_debugSerial->print(millis() - startTime);
          //_debugSerial->println(F(" msec"));
        }
        return (SFE_UBLOX_STATUS_DATA_RECEIVED); //We received valid data!
 8003c18:	230b      	movs	r3, #11
 8003c1a:	e022      	b.n	8003c62 <_ZN13SFE_UBLOX_GPS20waitForNoACKResponseEP9ubxPackethht+0xec>
      // valid data but it has been or is currently being overwritten by another packet (e.g. PVT).
      // If (e.g.) a PVT packet is _being_ received: outgoingUBX->valid will be NOT_DEFINED
      // If (e.g.) a PVT packet _has been_ received: outgoingUBX->valid will be VALID (or just possibly NOT_VALID)
      // So we cannot use outgoingUBX->valid as part of this check.
      // Note: the addition of packetBuf should make this check redundant!
      else if ((outgoingUBX->classAndIDmatch == SFE_UBLOX_PACKET_VALIDITY_VALID) && ((outgoingUBX->cls != requestedClass) || (outgoingUBX->id != requestedID)))
 8003c1c:	68bb      	ldr	r3, [r7, #8]
 8003c1e:	7bdb      	ldrb	r3, [r3, #15]
 8003c20:	2b01      	cmp	r3, #1
 8003c22:	d10b      	bne.n	8003c3c <_ZN13SFE_UBLOX_GPS20waitForNoACKResponseEP9ubxPackethht+0xc6>
 8003c24:	68bb      	ldr	r3, [r7, #8]
 8003c26:	781b      	ldrb	r3, [r3, #0]
 8003c28:	79fa      	ldrb	r2, [r7, #7]
 8003c2a:	429a      	cmp	r2, r3
 8003c2c:	d104      	bne.n	8003c38 <_ZN13SFE_UBLOX_GPS20waitForNoACKResponseEP9ubxPackethht+0xc2>
 8003c2e:	68bb      	ldr	r3, [r7, #8]
 8003c30:	785b      	ldrb	r3, [r3, #1]
 8003c32:	79ba      	ldrb	r2, [r7, #6]
 8003c34:	429a      	cmp	r2, r3
 8003c36:	d001      	beq.n	8003c3c <_ZN13SFE_UBLOX_GPS20waitForNoACKResponseEP9ubxPackethht+0xc6>
        {
          //_debugSerial->print(F("waitForNoACKResponse: data being OVERWRITTEN after "));
          //_debugSerial->print(millis() - startTime);
          //_debugSerial->println(F(" msec"));
        }
        return (SFE_UBLOX_STATUS_DATA_OVERWRITTEN); // Data was valid but has been or is being overwritten
 8003c38:	230d      	movs	r3, #13
 8003c3a:	e012      	b.n	8003c62 <_ZN13SFE_UBLOX_GPS20waitForNoACKResponseEP9ubxPackethht+0xec>
      }

      // If outgoingUBX->classAndIDmatch is NOT_DEFINED
      // and outgoingUBX->valid is VALID then this must be (e.g.) a PVT packet
      else if ((outgoingUBX->classAndIDmatch == SFE_UBLOX_PACKET_VALIDITY_NOT_DEFINED) && (outgoingUBX->valid == SFE_UBLOX_PACKET_VALIDITY_VALID))
 8003c3c:	68bb      	ldr	r3, [r7, #8]
 8003c3e:	7bdb      	ldrb	r3, [r3, #15]
 8003c40:	2b02      	cmp	r3, #2
 8003c42:	d103      	bne.n	8003c4c <_ZN13SFE_UBLOX_GPS20waitForNoACKResponseEP9ubxPackethht+0xd6>
 8003c44:	68bb      	ldr	r3, [r7, #8]
 8003c46:	7b9b      	ldrb	r3, [r3, #14]
 8003c48:	2b01      	cmp	r3, #1
 8003c4a:	d005      	beq.n	8003c58 <_ZN13SFE_UBLOX_GPS20waitForNoACKResponseEP9ubxPackethht+0xe2>
        //   _debugSerial->print(outgoingUBX->id);
        // }
      }

      // If the outgoingUBX->classAndIDmatch is NOT_VALID then we return CRC failure
      else if (outgoingUBX->classAndIDmatch == SFE_UBLOX_PACKET_VALIDITY_NOT_VALID)
 8003c4c:	68bb      	ldr	r3, [r7, #8]
 8003c4e:	7bdb      	ldrb	r3, [r3, #15]
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	d101      	bne.n	8003c58 <_ZN13SFE_UBLOX_GPS20waitForNoACKResponseEP9ubxPackethht+0xe2>
        {
          //_debugSerial->print(F("waitForNoACKResponse: CLS/ID match but failed CRC after "));
          //_debugSerial->print(millis() - startTime);
          //_debugSerial->println(F(" msec"));
        }
        return (SFE_UBLOX_STATUS_CRC_FAIL); //We received invalid data
 8003c54:	2302      	movs	r3, #2
 8003c56:	e004      	b.n	8003c62 <_ZN13SFE_UBLOX_GPS20waitForNoACKResponseEP9ubxPackethht+0xec>
      }
    }

    //delayMicroseconds(500);
		HAL_Delay(1);
 8003c58:	2001      	movs	r0, #1
 8003c5a:	f001 fb8e 	bl	800537a <HAL_Delay>
  while (HAL_GetTick() - startTime < maxTime)
 8003c5e:	e7ae      	b.n	8003bbe <_ZN13SFE_UBLOX_GPS20waitForNoACKResponseEP9ubxPackethht+0x48>
    //_debugSerial->print(F("waitForNoACKResponse: TIMEOUT after "));
    //_debugSerial->print(millis() - startTime);
    //_debugSerial->println(F(" msec. No packet received."));
  }

  return (SFE_UBLOX_STATUS_TIMEOUT);
 8003c60:	2303      	movs	r3, #3
}
 8003c62:	4618      	mov	r0, r3
 8003c64:	3718      	adds	r7, #24
 8003c66:	46bd      	mov	sp, r7
 8003c68:	bd80      	pop	{r7, pc}

08003c6a <_ZN13SFE_UBLOX_GPS17saveConfigurationEt>:

//Save current configuration to flash and BBR (battery backed RAM)
//This still works but it is the old way of configuring ublox modules. See getVal and setVal for the new methods
boolean SFE_UBLOX_GPS::saveConfiguration(uint16_t maxWait)
{
 8003c6a:	b580      	push	{r7, lr}
 8003c6c:	b084      	sub	sp, #16
 8003c6e:	af00      	add	r7, sp, #0
 8003c70:	6078      	str	r0, [r7, #4]
 8003c72:	460b      	mov	r3, r1
 8003c74:	807b      	strh	r3, [r7, #2]
  packetCfg.cls = UBX_CLASS_CFG;
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	2206      	movs	r2, #6
 8003c7a:	f883 2350 	strb.w	r2, [r3, #848]	; 0x350
  packetCfg.id = UBX_CFG_CFG;
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	2209      	movs	r2, #9
 8003c82:	f883 2351 	strb.w	r2, [r3, #849]	; 0x351
  packetCfg.len = 12;
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	220c      	movs	r2, #12
 8003c8a:	f8a3 2352 	strh.w	r2, [r3, #850]	; 0x352
  packetCfg.startingSpot = 0;
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	2200      	movs	r2, #0
 8003c92:	f8a3 2356 	strh.w	r2, [r3, #854]	; 0x356

  //Clear packet payload
  for (uint8_t x = 0; x < packetCfg.len; x++)
 8003c96:	2300      	movs	r3, #0
 8003c98:	73fb      	strb	r3, [r7, #15]
 8003c9a:	7bfb      	ldrb	r3, [r7, #15]
 8003c9c:	687a      	ldr	r2, [r7, #4]
 8003c9e:	f8b2 2352 	ldrh.w	r2, [r2, #850]	; 0x352
 8003ca2:	4293      	cmp	r3, r2
 8003ca4:	da0a      	bge.n	8003cbc <_ZN13SFE_UBLOX_GPS17saveConfigurationEt+0x52>
    packetCfg.payload[x] = 0;
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	f8d3 2358 	ldr.w	r2, [r3, #856]	; 0x358
 8003cac:	7bfb      	ldrb	r3, [r7, #15]
 8003cae:	4413      	add	r3, r2
 8003cb0:	2200      	movs	r2, #0
 8003cb2:	701a      	strb	r2, [r3, #0]
  for (uint8_t x = 0; x < packetCfg.len; x++)
 8003cb4:	7bfb      	ldrb	r3, [r7, #15]
 8003cb6:	3301      	adds	r3, #1
 8003cb8:	73fb      	strb	r3, [r7, #15]
 8003cba:	e7ee      	b.n	8003c9a <_ZN13SFE_UBLOX_GPS17saveConfigurationEt+0x30>

  packetCfg.payload[4] = 0xFF; //Set any bit in the saveMask field to save current config to Flash and BBR
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	f8d3 3358 	ldr.w	r3, [r3, #856]	; 0x358
 8003cc2:	3304      	adds	r3, #4
 8003cc4:	22ff      	movs	r2, #255	; 0xff
 8003cc6:	701a      	strb	r2, [r3, #0]
  packetCfg.payload[5] = 0xFF;
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	f8d3 3358 	ldr.w	r3, [r3, #856]	; 0x358
 8003cce:	3305      	adds	r3, #5
 8003cd0:	22ff      	movs	r2, #255	; 0xff
 8003cd2:	701a      	strb	r2, [r3, #0]

  return (sendCommand(&packetCfg, maxWait) == SFE_UBLOX_STATUS_DATA_SENT); // We are only expecting an ACK
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8003cda:	887a      	ldrh	r2, [r7, #2]
 8003cdc:	4619      	mov	r1, r3
 8003cde:	6878      	ldr	r0, [r7, #4]
 8003ce0:	f7ff fc6a 	bl	80035b8 <_ZN13SFE_UBLOX_GPS11sendCommandEP9ubxPackett>
 8003ce4:	4603      	mov	r3, r0
 8003ce6:	2b0a      	cmp	r3, #10
 8003ce8:	bf0c      	ite	eq
 8003cea:	2301      	moveq	r3, #1
 8003cec:	2300      	movne	r3, #0
 8003cee:	b2db      	uxtb	r3, r3
}
 8003cf0:	4618      	mov	r0, r3
 8003cf2:	3710      	adds	r7, #16
 8003cf4:	46bd      	mov	sp, r7
 8003cf6:	bd80      	pop	{r7, pc}

08003cf8 <_ZN13SFE_UBLOX_GPS15getPortSettingsEht>:
  return (true);
}

//Loads the payloadCfg array with the current protocol bits located the UBX-CFG-PRT register for a given port
boolean SFE_UBLOX_GPS::getPortSettings(uint8_t portID, uint16_t maxWait)
{
 8003cf8:	b580      	push	{r7, lr}
 8003cfa:	b082      	sub	sp, #8
 8003cfc:	af00      	add	r7, sp, #0
 8003cfe:	6078      	str	r0, [r7, #4]
 8003d00:	460b      	mov	r3, r1
 8003d02:	70fb      	strb	r3, [r7, #3]
 8003d04:	4613      	mov	r3, r2
 8003d06:	803b      	strh	r3, [r7, #0]
  packetCfg.cls = UBX_CLASS_CFG;
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	2206      	movs	r2, #6
 8003d0c:	f883 2350 	strb.w	r2, [r3, #848]	; 0x350
  packetCfg.id = UBX_CFG_PRT;
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	2200      	movs	r2, #0
 8003d14:	f883 2351 	strb.w	r2, [r3, #849]	; 0x351
  packetCfg.len = 1;
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	2201      	movs	r2, #1
 8003d1c:	f8a3 2352 	strh.w	r2, [r3, #850]	; 0x352
  packetCfg.startingSpot = 0;
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	2200      	movs	r2, #0
 8003d24:	f8a3 2356 	strh.w	r2, [r3, #854]	; 0x356

  payloadCfg[0] = portID;
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	78fa      	ldrb	r2, [r7, #3]
 8003d2c:	f883 223c 	strb.w	r2, [r3, #572]	; 0x23c

  return ((sendCommand(&packetCfg, maxWait)) == SFE_UBLOX_STATUS_DATA_RECEIVED); // We are expecting data and an ACK
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8003d36:	883a      	ldrh	r2, [r7, #0]
 8003d38:	4619      	mov	r1, r3
 8003d3a:	6878      	ldr	r0, [r7, #4]
 8003d3c:	f7ff fc3c 	bl	80035b8 <_ZN13SFE_UBLOX_GPS11sendCommandEP9ubxPackett>
 8003d40:	4603      	mov	r3, r0
 8003d42:	2b0b      	cmp	r3, #11
 8003d44:	bf0c      	ite	eq
 8003d46:	2301      	moveq	r3, #1
 8003d48:	2300      	movne	r3, #0
 8003d4a:	b2db      	uxtb	r3, r3
}
 8003d4c:	4618      	mov	r0, r3
 8003d4e:	3708      	adds	r7, #8
 8003d50:	46bd      	mov	sp, r7
 8003d52:	bd80      	pop	{r7, pc}

08003d54 <_ZN13SFE_UBLOX_GPS13setPortOutputEhht>:

//Configure a given port to output UBX, NMEA, RTCM3 or a combination thereof
//Port 0=I2c, 1=UART1, 2=UART2, 3=USB, 4=SPI
//Bit:0 = UBX, :1=NMEA, :5=RTCM3
boolean SFE_UBLOX_GPS::setPortOutput(uint8_t portID, uint8_t outStreamSettings, uint16_t maxWait)
{
 8003d54:	b580      	push	{r7, lr}
 8003d56:	b082      	sub	sp, #8
 8003d58:	af00      	add	r7, sp, #0
 8003d5a:	6078      	str	r0, [r7, #4]
 8003d5c:	4608      	mov	r0, r1
 8003d5e:	4611      	mov	r1, r2
 8003d60:	461a      	mov	r2, r3
 8003d62:	4603      	mov	r3, r0
 8003d64:	70fb      	strb	r3, [r7, #3]
 8003d66:	460b      	mov	r3, r1
 8003d68:	70bb      	strb	r3, [r7, #2]
 8003d6a:	4613      	mov	r3, r2
 8003d6c:	803b      	strh	r3, [r7, #0]
  //Get the current config values for this port ID
  if (getPortSettings(portID, maxWait) == false)
 8003d6e:	883a      	ldrh	r2, [r7, #0]
 8003d70:	78fb      	ldrb	r3, [r7, #3]
 8003d72:	4619      	mov	r1, r3
 8003d74:	6878      	ldr	r0, [r7, #4]
 8003d76:	f7ff ffbf 	bl	8003cf8 <_ZN13SFE_UBLOX_GPS15getPortSettingsEht>
 8003d7a:	4603      	mov	r3, r0
 8003d7c:	2b00      	cmp	r3, #0
 8003d7e:	bf0c      	ite	eq
 8003d80:	2301      	moveq	r3, #1
 8003d82:	2300      	movne	r3, #0
 8003d84:	b2db      	uxtb	r3, r3
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	d001      	beq.n	8003d8e <_ZN13SFE_UBLOX_GPS13setPortOutputEhht+0x3a>
    return (false); //Something went wrong. Bail.
 8003d8a:	2300      	movs	r3, #0
 8003d8c:	e021      	b.n	8003dd2 <_ZN13SFE_UBLOX_GPS13setPortOutputEhht+0x7e>

  packetCfg.cls = UBX_CLASS_CFG;
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	2206      	movs	r2, #6
 8003d92:	f883 2350 	strb.w	r2, [r3, #848]	; 0x350
  packetCfg.id = UBX_CFG_PRT;
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	2200      	movs	r2, #0
 8003d9a:	f883 2351 	strb.w	r2, [r3, #849]	; 0x351
  packetCfg.len = 20;
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	2214      	movs	r2, #20
 8003da2:	f8a3 2352 	strh.w	r2, [r3, #850]	; 0x352
  packetCfg.startingSpot = 0;
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	2200      	movs	r2, #0
 8003daa:	f8a3 2356 	strh.w	r2, [r3, #854]	; 0x356

  //payloadCfg is now loaded with current bytes. Change only the ones we need to
  payloadCfg[14] = outStreamSettings; //OutProtocolMask LSB - Set outStream bits
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	78ba      	ldrb	r2, [r7, #2]
 8003db2:	f883 224a 	strb.w	r2, [r3, #586]	; 0x24a

  return ((sendCommand(&packetCfg, maxWait)) == SFE_UBLOX_STATUS_DATA_SENT); // We are only expecting an ACK
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8003dbc:	883a      	ldrh	r2, [r7, #0]
 8003dbe:	4619      	mov	r1, r3
 8003dc0:	6878      	ldr	r0, [r7, #4]
 8003dc2:	f7ff fbf9 	bl	80035b8 <_ZN13SFE_UBLOX_GPS11sendCommandEP9ubxPackett>
 8003dc6:	4603      	mov	r3, r0
 8003dc8:	2b0a      	cmp	r3, #10
 8003dca:	bf0c      	ite	eq
 8003dcc:	2301      	moveq	r3, #1
 8003dce:	2300      	movne	r3, #0
 8003dd0:	b2db      	uxtb	r3, r3
}
 8003dd2:	4618      	mov	r0, r3
 8003dd4:	3708      	adds	r7, #8
 8003dd6:	46bd      	mov	sp, r7
 8003dd8:	bd80      	pop	{r7, pc}

08003dda <_ZN13SFE_UBLOX_GPS12setI2COutputEht>:
  return ((sendCommand(&packetCfg, maxWait)) == SFE_UBLOX_STATUS_DATA_SENT); // We are only expecting an ACK
}

//Configure a port to output UBX, NMEA, RTCM3 or a combination thereof
boolean SFE_UBLOX_GPS::setI2COutput(uint8_t comSettings, uint16_t maxWait)
{
 8003dda:	b580      	push	{r7, lr}
 8003ddc:	b082      	sub	sp, #8
 8003dde:	af00      	add	r7, sp, #0
 8003de0:	6078      	str	r0, [r7, #4]
 8003de2:	460b      	mov	r3, r1
 8003de4:	70fb      	strb	r3, [r7, #3]
 8003de6:	4613      	mov	r3, r2
 8003de8:	803b      	strh	r3, [r7, #0]
  return (setPortOutput(COM_PORT_I2C, comSettings, maxWait));
 8003dea:	883b      	ldrh	r3, [r7, #0]
 8003dec:	78fa      	ldrb	r2, [r7, #3]
 8003dee:	2100      	movs	r1, #0
 8003df0:	6878      	ldr	r0, [r7, #4]
 8003df2:	f7ff ffaf 	bl	8003d54 <_ZN13SFE_UBLOX_GPS13setPortOutputEhht>
 8003df6:	4603      	mov	r3, r0
}
 8003df8:	4618      	mov	r0, r3
 8003dfa:	3708      	adds	r7, #8
 8003dfc:	46bd      	mov	sp, r7
 8003dfe:	bd80      	pop	{r7, pc}

08003e00 <_ZN13SFE_UBLOX_GPS11extractLongEh>:
  return (payloadCfg[2]); // Return the dynamic model
}

//Given a spot in the payload array, extract four bytes and build a long
uint32_t SFE_UBLOX_GPS::extractLong(uint8_t spotToStart)
{
 8003e00:	b480      	push	{r7}
 8003e02:	b085      	sub	sp, #20
 8003e04:	af00      	add	r7, sp, #0
 8003e06:	6078      	str	r0, [r7, #4]
 8003e08:	460b      	mov	r3, r1
 8003e0a:	70fb      	strb	r3, [r7, #3]
  uint32_t val = 0;
 8003e0c:	2300      	movs	r3, #0
 8003e0e:	60fb      	str	r3, [r7, #12]
  val |= (uint32_t)payloadCfg[spotToStart + 0] << 8 * 0;
 8003e10:	78fb      	ldrb	r3, [r7, #3]
 8003e12:	687a      	ldr	r2, [r7, #4]
 8003e14:	4413      	add	r3, r2
 8003e16:	f893 323c 	ldrb.w	r3, [r3, #572]	; 0x23c
 8003e1a:	461a      	mov	r2, r3
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	4313      	orrs	r3, r2
 8003e20:	60fb      	str	r3, [r7, #12]
  val |= (uint32_t)payloadCfg[spotToStart + 1] << 8 * 1;
 8003e22:	78fb      	ldrb	r3, [r7, #3]
 8003e24:	3301      	adds	r3, #1
 8003e26:	687a      	ldr	r2, [r7, #4]
 8003e28:	4413      	add	r3, r2
 8003e2a:	f893 323c 	ldrb.w	r3, [r3, #572]	; 0x23c
 8003e2e:	021b      	lsls	r3, r3, #8
 8003e30:	68fa      	ldr	r2, [r7, #12]
 8003e32:	4313      	orrs	r3, r2
 8003e34:	60fb      	str	r3, [r7, #12]
  val |= (uint32_t)payloadCfg[spotToStart + 2] << 8 * 2;
 8003e36:	78fb      	ldrb	r3, [r7, #3]
 8003e38:	3302      	adds	r3, #2
 8003e3a:	687a      	ldr	r2, [r7, #4]
 8003e3c:	4413      	add	r3, r2
 8003e3e:	f893 323c 	ldrb.w	r3, [r3, #572]	; 0x23c
 8003e42:	041b      	lsls	r3, r3, #16
 8003e44:	68fa      	ldr	r2, [r7, #12]
 8003e46:	4313      	orrs	r3, r2
 8003e48:	60fb      	str	r3, [r7, #12]
  val |= (uint32_t)payloadCfg[spotToStart + 3] << 8 * 3;
 8003e4a:	78fb      	ldrb	r3, [r7, #3]
 8003e4c:	3303      	adds	r3, #3
 8003e4e:	687a      	ldr	r2, [r7, #4]
 8003e50:	4413      	add	r3, r2
 8003e52:	f893 323c 	ldrb.w	r3, [r3, #572]	; 0x23c
 8003e56:	061b      	lsls	r3, r3, #24
 8003e58:	68fa      	ldr	r2, [r7, #12]
 8003e5a:	4313      	orrs	r3, r2
 8003e5c:	60fb      	str	r3, [r7, #12]
  return (val);
 8003e5e:	68fb      	ldr	r3, [r7, #12]
}
 8003e60:	4618      	mov	r0, r3
 8003e62:	3714      	adds	r7, #20
 8003e64:	46bd      	mov	sp, r7
 8003e66:	bc80      	pop	{r7}
 8003e68:	4770      	bx	lr

08003e6a <_ZN13SFE_UBLOX_GPS17extractSignedLongEh>:

//Just so there is no ambiguity about whether a uint32_t will cast to a int32_t correctly...
int32_t SFE_UBLOX_GPS::extractSignedLong(uint8_t spotToStart)
{
 8003e6a:	b580      	push	{r7, lr}
 8003e6c:	b084      	sub	sp, #16
 8003e6e:	af00      	add	r7, sp, #0
 8003e70:	6078      	str	r0, [r7, #4]
 8003e72:	460b      	mov	r3, r1
 8003e74:	70fb      	strb	r3, [r7, #3]
  {
      uint32_t unsignedLong;
      int32_t signedLong;
  } unsignedSigned;

  unsignedSigned.unsignedLong = extractLong(spotToStart);
 8003e76:	78fb      	ldrb	r3, [r7, #3]
 8003e78:	4619      	mov	r1, r3
 8003e7a:	6878      	ldr	r0, [r7, #4]
 8003e7c:	f7ff ffc0 	bl	8003e00 <_ZN13SFE_UBLOX_GPS11extractLongEh>
 8003e80:	4603      	mov	r3, r0
 8003e82:	60fb      	str	r3, [r7, #12]
  return (unsignedSigned.signedLong);
 8003e84:	68fb      	ldr	r3, [r7, #12]
}
 8003e86:	4618      	mov	r0, r3
 8003e88:	3710      	adds	r7, #16
 8003e8a:	46bd      	mov	sp, r7
 8003e8c:	bd80      	pop	{r7, pc}

08003e8e <_ZN13SFE_UBLOX_GPS10extractIntEh>:

//Given a spot in the payload array, extract two bytes and build an int
uint16_t SFE_UBLOX_GPS::extractInt(uint8_t spotToStart)
{
 8003e8e:	b480      	push	{r7}
 8003e90:	b085      	sub	sp, #20
 8003e92:	af00      	add	r7, sp, #0
 8003e94:	6078      	str	r0, [r7, #4]
 8003e96:	460b      	mov	r3, r1
 8003e98:	70fb      	strb	r3, [r7, #3]
  uint16_t val = 0;
 8003e9a:	2300      	movs	r3, #0
 8003e9c:	81fb      	strh	r3, [r7, #14]
  val |= (uint16_t)payloadCfg[spotToStart + 0] << 8 * 0;
 8003e9e:	78fb      	ldrb	r3, [r7, #3]
 8003ea0:	687a      	ldr	r2, [r7, #4]
 8003ea2:	4413      	add	r3, r2
 8003ea4:	f893 323c 	ldrb.w	r3, [r3, #572]	; 0x23c
 8003ea8:	b29a      	uxth	r2, r3
 8003eaa:	89fb      	ldrh	r3, [r7, #14]
 8003eac:	4313      	orrs	r3, r2
 8003eae:	81fb      	strh	r3, [r7, #14]
  val |= (uint16_t)payloadCfg[spotToStart + 1] << 8 * 1;
 8003eb0:	78fb      	ldrb	r3, [r7, #3]
 8003eb2:	3301      	adds	r3, #1
 8003eb4:	687a      	ldr	r2, [r7, #4]
 8003eb6:	4413      	add	r3, r2
 8003eb8:	f893 323c 	ldrb.w	r3, [r3, #572]	; 0x23c
 8003ebc:	021b      	lsls	r3, r3, #8
 8003ebe:	b21a      	sxth	r2, r3
 8003ec0:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8003ec4:	4313      	orrs	r3, r2
 8003ec6:	b21b      	sxth	r3, r3
 8003ec8:	81fb      	strh	r3, [r7, #14]
  return (val);
 8003eca:	89fb      	ldrh	r3, [r7, #14]
}
 8003ecc:	4618      	mov	r0, r3
 8003ece:	3714      	adds	r7, #20
 8003ed0:	46bd      	mov	sp, r7
 8003ed2:	bc80      	pop	{r7}
 8003ed4:	4770      	bx	lr

08003ed6 <_ZN13SFE_UBLOX_GPS16extractSignedIntEa>:

//Just so there is no ambiguity about whether a uint16_t will cast to a int16_t correctly...
int16_t SFE_UBLOX_GPS::extractSignedInt(int8_t spotToStart)
{
 8003ed6:	b580      	push	{r7, lr}
 8003ed8:	b084      	sub	sp, #16
 8003eda:	af00      	add	r7, sp, #0
 8003edc:	6078      	str	r0, [r7, #4]
 8003ede:	460b      	mov	r3, r1
 8003ee0:	70fb      	strb	r3, [r7, #3]
  {
      uint16_t unsignedInt;
      int16_t signedInt;
  } stSignedInt;

  stSignedInt.unsignedInt = extractInt(spotToStart);
 8003ee2:	78fb      	ldrb	r3, [r7, #3]
 8003ee4:	4619      	mov	r1, r3
 8003ee6:	6878      	ldr	r0, [r7, #4]
 8003ee8:	f7ff ffd1 	bl	8003e8e <_ZN13SFE_UBLOX_GPS10extractIntEh>
 8003eec:	4603      	mov	r3, r0
 8003eee:	81bb      	strh	r3, [r7, #12]
  return (stSignedInt.signedInt);
 8003ef0:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
}
 8003ef4:	4618      	mov	r0, r3
 8003ef6:	3710      	adds	r7, #16
 8003ef8:	46bd      	mov	sp, r7
 8003efa:	bd80      	pop	{r7, pc}

08003efc <_ZN13SFE_UBLOX_GPS11extractByteEh>:

//Given a spot, extract a byte from the payload
uint8_t SFE_UBLOX_GPS::extractByte(uint8_t spotToStart)
{
 8003efc:	b480      	push	{r7}
 8003efe:	b083      	sub	sp, #12
 8003f00:	af00      	add	r7, sp, #0
 8003f02:	6078      	str	r0, [r7, #4]
 8003f04:	460b      	mov	r3, r1
 8003f06:	70fb      	strb	r3, [r7, #3]
  return (payloadCfg[spotToStart]);
 8003f08:	78fb      	ldrb	r3, [r7, #3]
 8003f0a:	687a      	ldr	r2, [r7, #4]
 8003f0c:	4413      	add	r3, r2
 8003f0e:	f893 323c 	ldrb.w	r3, [r3, #572]	; 0x23c
}
 8003f12:	4618      	mov	r0, r3
 8003f14:	370c      	adds	r7, #12
 8003f16:	46bd      	mov	sp, r7
 8003f18:	bc80      	pop	{r7}
 8003f1a:	4770      	bx	lr

08003f1c <_ZN13SFE_UBLOX_GPS17extractSignedCharEh>:

//Given a spot, extract a signed 8-bit value from the payload
int8_t SFE_UBLOX_GPS::extractSignedChar(uint8_t spotToStart)
{
 8003f1c:	b480      	push	{r7}
 8003f1e:	b083      	sub	sp, #12
 8003f20:	af00      	add	r7, sp, #0
 8003f22:	6078      	str	r0, [r7, #4]
 8003f24:	460b      	mov	r3, r1
 8003f26:	70fb      	strb	r3, [r7, #3]
  return ((int8_t)payloadCfg[spotToStart]);
 8003f28:	78fb      	ldrb	r3, [r7, #3]
 8003f2a:	687a      	ldr	r2, [r7, #4]
 8003f2c:	4413      	add	r3, r2
 8003f2e:	f893 323c 	ldrb.w	r3, [r3, #572]	; 0x23c
 8003f32:	b25b      	sxtb	r3, r3
}
 8003f34:	4618      	mov	r0, r3
 8003f36:	370c      	adds	r7, #12
 8003f38:	46bd      	mov	sp, r7
 8003f3a:	bc80      	pop	{r7}
 8003f3c:	4770      	bx	lr

08003f3e <LL_APB2_GRP1_EnableClock>:
  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM16
  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM17
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8003f3e:	b480      	push	{r7}
 8003f40:	b085      	sub	sp, #20
 8003f42:	af00      	add	r7, sp, #0
 8003f44:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8003f46:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003f4a:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8003f4c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	4313      	orrs	r3, r2
 8003f54:	660b      	str	r3, [r1, #96]	; 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8003f56:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003f5a:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	4013      	ands	r3, r2
 8003f60:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8003f62:	68fb      	ldr	r3, [r7, #12]
}
 8003f64:	bf00      	nop
 8003f66:	3714      	adds	r7, #20
 8003f68:	46bd      	mov	sp, r7
 8003f6a:	bc80      	pop	{r7}
 8003f6c:	4770      	bx	lr

08003f6e <LL_APB2_GRP1_DisableClock>:
  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM16
  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM17
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_DisableClock(uint32_t Periphs)
{
 8003f6e:	b480      	push	{r7}
 8003f70:	b083      	sub	sp, #12
 8003f72:	af00      	add	r7, sp, #0
 8003f74:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB2ENR, Periphs);
 8003f76:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003f7a:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	43db      	mvns	r3, r3
 8003f80:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003f84:	4013      	ands	r3, r2
 8003f86:	660b      	str	r3, [r1, #96]	; 0x60
}
 8003f88:	bf00      	nop
 8003f8a:	370c      	adds	r7, #12
 8003f8c:	46bd      	mov	sp, r7
 8003f8e:	bc80      	pop	{r7}
 8003f90:	4770      	bx	lr
	...

08003f94 <MX_ADC_Init>:

ADC_HandleTypeDef hadc;

/* ADC init function */
void MX_ADC_Init(void)
{
 8003f94:	b580      	push	{r7, lr}
 8003f96:	af00      	add	r7, sp, #0

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC;
 8003f98:	4b23      	ldr	r3, [pc, #140]	; (8004028 <MX_ADC_Init+0x94>)
 8003f9a:	4a24      	ldr	r2, [pc, #144]	; (800402c <MX_ADC_Init+0x98>)
 8003f9c:	601a      	str	r2, [r3, #0]
  hadc.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8003f9e:	4b22      	ldr	r3, [pc, #136]	; (8004028 <MX_ADC_Init+0x94>)
 8003fa0:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8003fa4:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 8003fa6:	4b20      	ldr	r3, [pc, #128]	; (8004028 <MX_ADC_Init+0x94>)
 8003fa8:	2200      	movs	r2, #0
 8003faa:	609a      	str	r2, [r3, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8003fac:	4b1e      	ldr	r3, [pc, #120]	; (8004028 <MX_ADC_Init+0x94>)
 8003fae:	2200      	movs	r2, #0
 8003fb0:	60da      	str	r2, [r3, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8003fb2:	4b1d      	ldr	r3, [pc, #116]	; (8004028 <MX_ADC_Init+0x94>)
 8003fb4:	2200      	movs	r2, #0
 8003fb6:	611a      	str	r2, [r3, #16]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8003fb8:	4b1b      	ldr	r3, [pc, #108]	; (8004028 <MX_ADC_Init+0x94>)
 8003fba:	2204      	movs	r2, #4
 8003fbc:	615a      	str	r2, [r3, #20]
  hadc.Init.LowPowerAutoWait = DISABLE;
 8003fbe:	4b1a      	ldr	r3, [pc, #104]	; (8004028 <MX_ADC_Init+0x94>)
 8003fc0:	2200      	movs	r2, #0
 8003fc2:	761a      	strb	r2, [r3, #24]
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 8003fc4:	4b18      	ldr	r3, [pc, #96]	; (8004028 <MX_ADC_Init+0x94>)
 8003fc6:	2200      	movs	r2, #0
 8003fc8:	765a      	strb	r2, [r3, #25]
  hadc.Init.ContinuousConvMode = DISABLE;
 8003fca:	4b17      	ldr	r3, [pc, #92]	; (8004028 <MX_ADC_Init+0x94>)
 8003fcc:	2200      	movs	r2, #0
 8003fce:	769a      	strb	r2, [r3, #26]
  hadc.Init.NbrOfConversion = 1;
 8003fd0:	4b15      	ldr	r3, [pc, #84]	; (8004028 <MX_ADC_Init+0x94>)
 8003fd2:	2201      	movs	r2, #1
 8003fd4:	61da      	str	r2, [r3, #28]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 8003fd6:	4b14      	ldr	r3, [pc, #80]	; (8004028 <MX_ADC_Init+0x94>)
 8003fd8:	2200      	movs	r2, #0
 8003fda:	f883 2020 	strb.w	r2, [r3, #32]
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8003fde:	4b12      	ldr	r3, [pc, #72]	; (8004028 <MX_ADC_Init+0x94>)
 8003fe0:	2200      	movs	r2, #0
 8003fe2:	625a      	str	r2, [r3, #36]	; 0x24
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8003fe4:	4b10      	ldr	r3, [pc, #64]	; (8004028 <MX_ADC_Init+0x94>)
 8003fe6:	2200      	movs	r2, #0
 8003fe8:	629a      	str	r2, [r3, #40]	; 0x28
  hadc.Init.DMAContinuousRequests = DISABLE;
 8003fea:	4b0f      	ldr	r3, [pc, #60]	; (8004028 <MX_ADC_Init+0x94>)
 8003fec:	2200      	movs	r2, #0
 8003fee:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  hadc.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8003ff2:	4b0d      	ldr	r3, [pc, #52]	; (8004028 <MX_ADC_Init+0x94>)
 8003ff4:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003ff8:	631a      	str	r2, [r3, #48]	; 0x30
  hadc.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_160CYCLES_5;
 8003ffa:	4b0b      	ldr	r3, [pc, #44]	; (8004028 <MX_ADC_Init+0x94>)
 8003ffc:	2207      	movs	r2, #7
 8003ffe:	635a      	str	r2, [r3, #52]	; 0x34
  hadc.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_160CYCLES_5;
 8004000:	4b09      	ldr	r3, [pc, #36]	; (8004028 <MX_ADC_Init+0x94>)
 8004002:	2207      	movs	r2, #7
 8004004:	639a      	str	r2, [r3, #56]	; 0x38
  hadc.Init.OversamplingMode = DISABLE;
 8004006:	4b08      	ldr	r3, [pc, #32]	; (8004028 <MX_ADC_Init+0x94>)
 8004008:	2200      	movs	r2, #0
 800400a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  hadc.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 800400e:	4b06      	ldr	r3, [pc, #24]	; (8004028 <MX_ADC_Init+0x94>)
 8004010:	2200      	movs	r2, #0
 8004012:	64da      	str	r2, [r3, #76]	; 0x4c
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 8004014:	4804      	ldr	r0, [pc, #16]	; (8004028 <MX_ADC_Init+0x94>)
 8004016:	f002 fa57 	bl	80064c8 <HAL_ADC_Init>
 800401a:	4603      	mov	r3, r0
 800401c:	2b00      	cmp	r3, #0
 800401e:	d001      	beq.n	8004024 <MX_ADC_Init+0x90>
  {
    Error_Handler();
 8004020:	f000 fd9e 	bl	8004b60 <Error_Handler>
  }

}
 8004024:	bf00      	nop
 8004026:	bd80      	pop	{r7, pc}
 8004028:	20001c0c 	.word	0x20001c0c
 800402c:	40012400 	.word	0x40012400

08004030 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8004030:	b580      	push	{r7, lr}
 8004032:	b082      	sub	sp, #8
 8004034:	af00      	add	r7, sp, #0
 8004036:	6078      	str	r0, [r7, #4]

  if(adcHandle->Instance==ADC)
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	4a05      	ldr	r2, [pc, #20]	; (8004054 <HAL_ADC_MspInit+0x24>)
 800403e:	4293      	cmp	r3, r2
 8004040:	d103      	bne.n	800404a <HAL_ADC_MspInit+0x1a>
  {
  /* USER CODE BEGIN ADC_MspInit 0 */

  /* USER CODE END ADC_MspInit 0 */
    /* ADC clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8004042:	f44f 7000 	mov.w	r0, #512	; 0x200
 8004046:	f7ff ff7a 	bl	8003f3e <LL_APB2_GRP1_EnableClock>
  /* USER CODE BEGIN ADC_MspInit 1 */

  /* USER CODE END ADC_MspInit 1 */
  }
}
 800404a:	bf00      	nop
 800404c:	3708      	adds	r7, #8
 800404e:	46bd      	mov	sp, r7
 8004050:	bd80      	pop	{r7, pc}
 8004052:	bf00      	nop
 8004054:	40012400 	.word	0x40012400

08004058 <HAL_ADC_MspDeInit>:

void HAL_ADC_MspDeInit(ADC_HandleTypeDef* adcHandle)
{
 8004058:	b580      	push	{r7, lr}
 800405a:	b082      	sub	sp, #8
 800405c:	af00      	add	r7, sp, #0
 800405e:	6078      	str	r0, [r7, #4]

  if(adcHandle->Instance==ADC)
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	4a05      	ldr	r2, [pc, #20]	; (800407c <HAL_ADC_MspDeInit+0x24>)
 8004066:	4293      	cmp	r3, r2
 8004068:	d103      	bne.n	8004072 <HAL_ADC_MspDeInit+0x1a>
  {
  /* USER CODE BEGIN ADC_MspDeInit 0 */

  /* USER CODE END ADC_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_ADC_CLK_DISABLE();
 800406a:	f44f 7000 	mov.w	r0, #512	; 0x200
 800406e:	f7ff ff7e 	bl	8003f6e <LL_APB2_GRP1_DisableClock>
  /* USER CODE BEGIN ADC_MspDeInit 1 */

  /* USER CODE END ADC_MspDeInit 1 */
  }
}
 8004072:	bf00      	nop
 8004074:	3708      	adds	r7, #8
 8004076:	46bd      	mov	sp, r7
 8004078:	bd80      	pop	{r7, pc}
 800407a:	bf00      	nop
 800407c:	40012400 	.word	0x40012400

08004080 <SYS_InitMeasurement>:
/* USER CODE BEGIN EF */

/* USER CODE END EF */

void SYS_InitMeasurement(void)
{
 8004080:	b480      	push	{r7}
 8004082:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SYS_InitMeasurement_1 */

  /* USER CODE END SYS_InitMeasurement_1 */
  hadc.Instance = ADC;
 8004084:	4b03      	ldr	r3, [pc, #12]	; (8004094 <SYS_InitMeasurement+0x14>)
 8004086:	4a04      	ldr	r2, [pc, #16]	; (8004098 <SYS_InitMeasurement+0x18>)
 8004088:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN SYS_InitMeasurement_2 */

  /* USER CODE END SYS_InitMeasurement_2 */
}
 800408a:	bf00      	nop
 800408c:	46bd      	mov	sp, r7
 800408e:	bc80      	pop	{r7}
 8004090:	4770      	bx	lr
 8004092:	bf00      	nop
 8004094:	20001c0c 	.word	0x20001c0c
 8004098:	40012400 	.word	0x40012400

0800409c <SYS_GetTemperatureLevel>:

  /* USER CODE END SYS_DeInitMeasurement_1 */
}

int16_t SYS_GetTemperatureLevel(void)
{
 800409c:	b580      	push	{r7, lr}
 800409e:	b086      	sub	sp, #24
 80040a0:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN SYS_GetTemperatureLevel_1 */

  /* USER CODE END SYS_GetTemperatureLevel_1 */
  int16_t temperatureDegreeC = 0;
 80040a2:	2300      	movs	r3, #0
 80040a4:	81fb      	strh	r3, [r7, #14]
  uint32_t measuredLevel = 0;
 80040a6:	2300      	movs	r3, #0
 80040a8:	60bb      	str	r3, [r7, #8]
  uint16_t batteryLevelmV = SYS_GetBatteryLevel();
 80040aa:	f000 f871 	bl	8004190 <SYS_GetBatteryLevel>
 80040ae:	4603      	mov	r3, r0
 80040b0:	80fb      	strh	r3, [r7, #6]

  measuredLevel = ADC_ReadChannels(ADC_CHANNEL_TEMPSENSOR);
 80040b2:	4830      	ldr	r0, [pc, #192]	; (8004174 <SYS_GetTemperatureLevel+0xd8>)
 80040b4:	f000 f8a0 	bl	80041f8 <ADC_ReadChannels>
 80040b8:	60b8      	str	r0, [r7, #8]

  /* convert ADC level to temperature */
  /* check whether device has temperature sensor calibrated in production */
  if (((int32_t)*TEMPSENSOR_CAL2_ADDR - (int32_t)*TEMPSENSOR_CAL1_ADDR) != 0)
 80040ba:	4b2f      	ldr	r3, [pc, #188]	; (8004178 <SYS_GetTemperatureLevel+0xdc>)
 80040bc:	881a      	ldrh	r2, [r3, #0]
 80040be:	4b2f      	ldr	r3, [pc, #188]	; (800417c <SYS_GetTemperatureLevel+0xe0>)
 80040c0:	881b      	ldrh	r3, [r3, #0]
 80040c2:	429a      	cmp	r2, r3
 80040c4:	d026      	beq.n	8004114 <SYS_GetTemperatureLevel+0x78>
  {
    /* Device with temperature sensor calibrated in production:
       use device optimized parameters */
    temperatureDegreeC = __LL_ADC_CALC_TEMPERATURE(batteryLevelmV,
 80040c6:	4b2c      	ldr	r3, [pc, #176]	; (8004178 <SYS_GetTemperatureLevel+0xdc>)
 80040c8:	881a      	ldrh	r2, [r3, #0]
 80040ca:	4b2c      	ldr	r3, [pc, #176]	; (800417c <SYS_GetTemperatureLevel+0xe0>)
 80040cc:	881b      	ldrh	r3, [r3, #0]
 80040ce:	429a      	cmp	r2, r3
 80040d0:	d01c      	beq.n	800410c <SYS_GetTemperatureLevel+0x70>
 80040d2:	88fb      	ldrh	r3, [r7, #6]
 80040d4:	68ba      	ldr	r2, [r7, #8]
 80040d6:	fb02 f303 	mul.w	r3, r2, r3
 80040da:	089b      	lsrs	r3, r3, #2
 80040dc:	4a28      	ldr	r2, [pc, #160]	; (8004180 <SYS_GetTemperatureLevel+0xe4>)
 80040de:	fba2 2303 	umull	r2, r3, r2, r3
 80040e2:	095b      	lsrs	r3, r3, #5
 80040e4:	461a      	mov	r2, r3
 80040e6:	4b25      	ldr	r3, [pc, #148]	; (800417c <SYS_GetTemperatureLevel+0xe0>)
 80040e8:	881b      	ldrh	r3, [r3, #0]
 80040ea:	1ad3      	subs	r3, r2, r3
 80040ec:	2264      	movs	r2, #100	; 0x64
 80040ee:	fb02 f203 	mul.w	r2, r2, r3
 80040f2:	4b21      	ldr	r3, [pc, #132]	; (8004178 <SYS_GetTemperatureLevel+0xdc>)
 80040f4:	881b      	ldrh	r3, [r3, #0]
 80040f6:	4619      	mov	r1, r3
 80040f8:	4b20      	ldr	r3, [pc, #128]	; (800417c <SYS_GetTemperatureLevel+0xe0>)
 80040fa:	881b      	ldrh	r3, [r3, #0]
 80040fc:	1acb      	subs	r3, r1, r3
 80040fe:	fb92 f3f3 	sdiv	r3, r2, r3
 8004102:	b29b      	uxth	r3, r3
 8004104:	331e      	adds	r3, #30
 8004106:	b29b      	uxth	r3, r3
 8004108:	b21b      	sxth	r3, r3
 800410a:	e001      	b.n	8004110 <SYS_GetTemperatureLevel+0x74>
 800410c:	f647 73ff 	movw	r3, #32767	; 0x7fff
 8004110:	81fb      	strh	r3, [r7, #14]
 8004112:	e01c      	b.n	800414e <SYS_GetTemperatureLevel+0xb2>
  }
  else
  {
    /* Device with temperature sensor not calibrated in production:
       use generic parameters */
    temperatureDegreeC = __LL_ADC_CALC_TEMPERATURE_TYP_PARAMS(TEMPSENSOR_TYP_AVGSLOPE,
 8004114:	88fb      	ldrh	r3, [r7, #6]
 8004116:	68ba      	ldr	r2, [r7, #8]
 8004118:	fb02 f203 	mul.w	r2, r2, r3
 800411c:	4b19      	ldr	r3, [pc, #100]	; (8004184 <SYS_GetTemperatureLevel+0xe8>)
 800411e:	fba3 1302 	umull	r1, r3, r3, r2
 8004122:	1ad2      	subs	r2, r2, r3
 8004124:	0852      	lsrs	r2, r2, #1
 8004126:	4413      	add	r3, r2
 8004128:	0adb      	lsrs	r3, r3, #11
 800412a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800412e:	fb02 f303 	mul.w	r3, r2, r3
 8004132:	f5a3 2339 	sub.w	r3, r3, #757760	; 0xb9000
 8004136:	f5a3 630c 	sub.w	r3, r3, #2240	; 0x8c0
 800413a:	4a13      	ldr	r2, [pc, #76]	; (8004188 <SYS_GetTemperatureLevel+0xec>)
 800413c:	fb82 1203 	smull	r1, r2, r2, r3
 8004140:	1292      	asrs	r2, r2, #10
 8004142:	17db      	asrs	r3, r3, #31
 8004144:	1ad3      	subs	r3, r2, r3
 8004146:	b29b      	uxth	r3, r3
 8004148:	331e      	adds	r3, #30
 800414a:	b29b      	uxth	r3, r3
 800414c:	81fb      	strh	r3, [r7, #14]
                                                              batteryLevelmV,
                                                              measuredLevel,
                                                              LL_ADC_RESOLUTION_12B);
  }

  APP_LOG(TS_ON, VLEVEL_L, "temp= %d\n\r", temperatureDegreeC);
 800414e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8004152:	9300      	str	r3, [sp, #0]
 8004154:	4b0d      	ldr	r3, [pc, #52]	; (800418c <SYS_GetTemperatureLevel+0xf0>)
 8004156:	2201      	movs	r2, #1
 8004158:	2100      	movs	r1, #0
 800415a:	2001      	movs	r0, #1
 800415c:	f01c f998 	bl	8020490 <UTIL_ADV_TRACE_COND_FSend>

  /* from int16 to q8.7*/
  temperatureDegreeC <<= 8;
 8004160:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8004164:	021b      	lsls	r3, r3, #8
 8004166:	81fb      	strh	r3, [r7, #14]

  return (int16_t) temperatureDegreeC;
 8004168:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
  /* USER CODE BEGIN SYS_GetTemperatureLevel_2 */

  /* USER CODE END SYS_GetTemperatureLevel_2 */
}
 800416c:	4618      	mov	r0, r3
 800416e:	3710      	adds	r7, #16
 8004170:	46bd      	mov	sp, r7
 8004172:	bd80      	pop	{r7, pc}
 8004174:	b0001000 	.word	0xb0001000
 8004178:	1fff75c8 	.word	0x1fff75c8
 800417c:	1fff75a8 	.word	0x1fff75a8
 8004180:	09ee009f 	.word	0x09ee009f
 8004184:	00100101 	.word	0x00100101
 8004188:	68db8bad 	.word	0x68db8bad
 800418c:	08021c54 	.word	0x08021c54

08004190 <SYS_GetBatteryLevel>:

uint16_t SYS_GetBatteryLevel(void)
{
 8004190:	b580      	push	{r7, lr}
 8004192:	b082      	sub	sp, #8
 8004194:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SYS_GetBatteryLevel_1 */

  /* USER CODE END SYS_GetBatteryLevel_1 */
  uint16_t batteryLevelmV = 0;
 8004196:	2300      	movs	r3, #0
 8004198:	80fb      	strh	r3, [r7, #6]
  uint32_t measuredLevel = 0;
 800419a:	2300      	movs	r3, #0
 800419c:	603b      	str	r3, [r7, #0]

  measuredLevel = ADC_ReadChannels(ADC_CHANNEL_VREFINT);
 800419e:	4813      	ldr	r0, [pc, #76]	; (80041ec <SYS_GetBatteryLevel+0x5c>)
 80041a0:	f000 f82a 	bl	80041f8 <ADC_ReadChannels>
 80041a4:	6038      	str	r0, [r7, #0]

  if (measuredLevel == 0)
 80041a6:	683b      	ldr	r3, [r7, #0]
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	d102      	bne.n	80041b2 <SYS_GetBatteryLevel+0x22>
  {
    batteryLevelmV = 0;
 80041ac:	2300      	movs	r3, #0
 80041ae:	80fb      	strh	r3, [r7, #6]
 80041b0:	e016      	b.n	80041e0 <SYS_GetBatteryLevel+0x50>
  }
  else
  {
    if ((uint32_t)*VREFINT_CAL_ADDR != (uint32_t)0xFFFFU)
 80041b2:	4b0f      	ldr	r3, [pc, #60]	; (80041f0 <SYS_GetBatteryLevel+0x60>)
 80041b4:	881b      	ldrh	r3, [r3, #0]
 80041b6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80041ba:	4293      	cmp	r3, r2
 80041bc:	d00b      	beq.n	80041d6 <SYS_GetBatteryLevel+0x46>
    {
      /* Device with Reference voltage calibrated in production:
         use device optimized parameters */
      batteryLevelmV = __LL_ADC_CALC_VREFANALOG_VOLTAGE(measuredLevel,
 80041be:	4b0c      	ldr	r3, [pc, #48]	; (80041f0 <SYS_GetBatteryLevel+0x60>)
 80041c0:	881b      	ldrh	r3, [r3, #0]
 80041c2:	461a      	mov	r2, r3
 80041c4:	f640 43e4 	movw	r3, #3300	; 0xce4
 80041c8:	fb03 f202 	mul.w	r2, r3, r2
 80041cc:	683b      	ldr	r3, [r7, #0]
 80041ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80041d2:	80fb      	strh	r3, [r7, #6]
 80041d4:	e004      	b.n	80041e0 <SYS_GetBatteryLevel+0x50>
    }
    else
    {
      /* Device with Reference voltage not calibrated in production:
         use generic parameters */
      batteryLevelmV = (VREFINT_CAL_VREF * 1510) / measuredLevel;
 80041d6:	4a07      	ldr	r2, [pc, #28]	; (80041f4 <SYS_GetBatteryLevel+0x64>)
 80041d8:	683b      	ldr	r3, [r7, #0]
 80041da:	fbb2 f3f3 	udiv	r3, r2, r3
 80041de:	80fb      	strh	r3, [r7, #6]
    }
  }

  return batteryLevelmV;
 80041e0:	88fb      	ldrh	r3, [r7, #6]
  /* USER CODE BEGIN SYS_GetBatteryLevel_2 */

  /* USER CODE END SYS_GetBatteryLevel_2 */
}
 80041e2:	4618      	mov	r0, r3
 80041e4:	3708      	adds	r7, #8
 80041e6:	46bd      	mov	sp, r7
 80041e8:	bd80      	pop	{r7, pc}
 80041ea:	bf00      	nop
 80041ec:	b4002000 	.word	0xb4002000
 80041f0:	1fff75aa 	.word	0x1fff75aa
 80041f4:	004c08d8 	.word	0x004c08d8

080041f8 <ADC_ReadChannels>:
/* USER CODE BEGIN PrFD */

/* USER CODE END PrFD */

static uint32_t ADC_ReadChannels(uint32_t channel)
{
 80041f8:	b580      	push	{r7, lr}
 80041fa:	b086      	sub	sp, #24
 80041fc:	af00      	add	r7, sp, #0
 80041fe:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN ADC_ReadChannels_1 */

  /* USER CODE END ADC_ReadChannels_1 */
  uint32_t ADCxConvertedValues = 0;
 8004200:	2300      	movs	r3, #0
 8004202:	617b      	str	r3, [r7, #20]
  ADC_ChannelConfTypeDef sConfig = {0};
 8004204:	f107 0308 	add.w	r3, r7, #8
 8004208:	2200      	movs	r2, #0
 800420a:	601a      	str	r2, [r3, #0]
 800420c:	605a      	str	r2, [r3, #4]
 800420e:	609a      	str	r2, [r3, #8]

  MX_ADC_Init();
 8004210:	f7ff fec0 	bl	8003f94 <MX_ADC_Init>

  /* Start Calibration */
  if (HAL_ADCEx_Calibration_Start(&hadc) != HAL_OK)
 8004214:	481a      	ldr	r0, [pc, #104]	; (8004280 <ADC_ReadChannels+0x88>)
 8004216:	f002 ff1a 	bl	800704e <HAL_ADCEx_Calibration_Start>
 800421a:	4603      	mov	r3, r0
 800421c:	2b00      	cmp	r3, #0
 800421e:	d001      	beq.n	8004224 <ADC_ReadChannels+0x2c>
  {
    Error_Handler();
 8004220:	f000 fc9e 	bl	8004b60 <Error_Handler>
  }

  /* Configure Regular Channel */
  sConfig.Channel = channel;
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	60bb      	str	r3, [r7, #8]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8004228:	2300      	movs	r3, #0
 800422a:	60fb      	str	r3, [r7, #12]
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 800422c:	2300      	movs	r3, #0
 800422e:	613b      	str	r3, [r7, #16]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8004230:	f107 0308 	add.w	r3, r7, #8
 8004234:	4619      	mov	r1, r3
 8004236:	4812      	ldr	r0, [pc, #72]	; (8004280 <ADC_ReadChannels+0x88>)
 8004238:	f002 fc98 	bl	8006b6c <HAL_ADC_ConfigChannel>
 800423c:	4603      	mov	r3, r0
 800423e:	2b00      	cmp	r3, #0
 8004240:	d001      	beq.n	8004246 <ADC_ReadChannels+0x4e>
  {
    Error_Handler();
 8004242:	f000 fc8d 	bl	8004b60 <Error_Handler>
  }

  if (HAL_ADC_Start(&hadc) != HAL_OK)
 8004246:	480e      	ldr	r0, [pc, #56]	; (8004280 <ADC_ReadChannels+0x88>)
 8004248:	f002 fb7c 	bl	8006944 <HAL_ADC_Start>
 800424c:	4603      	mov	r3, r0
 800424e:	2b00      	cmp	r3, #0
 8004250:	d001      	beq.n	8004256 <ADC_ReadChannels+0x5e>
  {
    /* Start Error */
    Error_Handler();
 8004252:	f000 fc85 	bl	8004b60 <Error_Handler>
  }
  /** Wait for end of conversion */
  HAL_ADC_PollForConversion(&hadc, HAL_MAX_DELAY);
 8004256:	f04f 31ff 	mov.w	r1, #4294967295
 800425a:	4809      	ldr	r0, [pc, #36]	; (8004280 <ADC_ReadChannels+0x88>)
 800425c:	f002 fbea 	bl	8006a34 <HAL_ADC_PollForConversion>

  /** Wait for end of conversion */
  HAL_ADC_Stop(&hadc) ;   /* it calls also ADC_Disable() */
 8004260:	4807      	ldr	r0, [pc, #28]	; (8004280 <ADC_ReadChannels+0x88>)
 8004262:	f002 fbb5 	bl	80069d0 <HAL_ADC_Stop>

  ADCxConvertedValues = HAL_ADC_GetValue(&hadc);
 8004266:	4806      	ldr	r0, [pc, #24]	; (8004280 <ADC_ReadChannels+0x88>)
 8004268:	f002 fc74 	bl	8006b54 <HAL_ADC_GetValue>
 800426c:	6178      	str	r0, [r7, #20]

  HAL_ADC_DeInit(&hadc);
 800426e:	4804      	ldr	r0, [pc, #16]	; (8004280 <ADC_ReadChannels+0x88>)
 8004270:	f002 faec 	bl	800684c <HAL_ADC_DeInit>

  return ADCxConvertedValues;
 8004274:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN ADC_ReadChannels_2 */

  /* USER CODE END ADC_ReadChannels_2 */
}
 8004276:	4618      	mov	r0, r3
 8004278:	3718      	adds	r7, #24
 800427a:	46bd      	mov	sp, r7
 800427c:	bd80      	pop	{r7, pc}
 800427e:	bf00      	nop
 8004280:	20001c0c 	.word	0x20001c0c

08004284 <LL_AHB2_GRP1_EnableClock>:
{
 8004284:	b480      	push	{r7}
 8004286:	b085      	sub	sp, #20
 8004288:	af00      	add	r7, sp, #0
 800428a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 800428c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004290:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004292:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	4313      	orrs	r3, r2
 800429a:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 800429c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80042a0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	4013      	ands	r3, r2
 80042a6:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80042a8:	68fb      	ldr	r3, [r7, #12]
}
 80042aa:	bf00      	nop
 80042ac:	3714      	adds	r7, #20
 80042ae:	46bd      	mov	sp, r7
 80042b0:	bc80      	pop	{r7}
 80042b2:	4770      	bx	lr

080042b4 <SYS_LED_Init>:

/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/
int32_t SYS_LED_Init(Sys_Led_TypeDef Led)
{
 80042b4:	b580      	push	{r7, lr}
 80042b6:	b088      	sub	sp, #32
 80042b8:	af00      	add	r7, sp, #0
 80042ba:	4603      	mov	r3, r0
 80042bc:	71fb      	strb	r3, [r7, #7]
  GPIO_InitTypeDef  gpio_init_structure = {0};
 80042be:	f107 030c 	add.w	r3, r7, #12
 80042c2:	2200      	movs	r2, #0
 80042c4:	601a      	str	r2, [r3, #0]
 80042c6:	605a      	str	r2, [r3, #4]
 80042c8:	609a      	str	r2, [r3, #8]
 80042ca:	60da      	str	r2, [r3, #12]
 80042cc:	611a      	str	r2, [r3, #16]
  /* Enable the GPIO_SYS_LED Clock */
  SYS_LEDx_GPIO_CLK_ENABLE(Led);
 80042ce:	2002      	movs	r0, #2
 80042d0:	f7ff ffd8 	bl	8004284 <LL_AHB2_GRP1_EnableClock>

  /* Configure the GPIO_SYS_LED pin */
  gpio_init_structure.Pin = SYS_LED_PIN[Led];
 80042d4:	79fb      	ldrb	r3, [r7, #7]
 80042d6:	4a12      	ldr	r2, [pc, #72]	; (8004320 <SYS_LED_Init+0x6c>)
 80042d8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80042dc:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Mode = GPIO_MODE_OUTPUT_PP;
 80042de:	2301      	movs	r3, #1
 80042e0:	613b      	str	r3, [r7, #16]
  gpio_init_structure.Pull = GPIO_NOPULL;
 80042e2:	2300      	movs	r3, #0
 80042e4:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 80042e6:	2302      	movs	r3, #2
 80042e8:	61bb      	str	r3, [r7, #24]

  HAL_GPIO_Init(SYS_LED_PORT[Led], &gpio_init_structure);
 80042ea:	79fb      	ldrb	r3, [r7, #7]
 80042ec:	4a0d      	ldr	r2, [pc, #52]	; (8004324 <SYS_LED_Init+0x70>)
 80042ee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80042f2:	f107 020c 	add.w	r2, r7, #12
 80042f6:	4611      	mov	r1, r2
 80042f8:	4618      	mov	r0, r3
 80042fa:	f003 fc85 	bl	8007c08 <HAL_GPIO_Init>
  HAL_GPIO_WritePin(SYS_LED_PORT[Led], SYS_LED_PIN[Led], GPIO_PIN_RESET);
 80042fe:	79fb      	ldrb	r3, [r7, #7]
 8004300:	4a08      	ldr	r2, [pc, #32]	; (8004324 <SYS_LED_Init+0x70>)
 8004302:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8004306:	79fb      	ldrb	r3, [r7, #7]
 8004308:	4a05      	ldr	r2, [pc, #20]	; (8004320 <SYS_LED_Init+0x6c>)
 800430a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800430e:	2200      	movs	r2, #0
 8004310:	4619      	mov	r1, r3
 8004312:	f003 fea7 	bl	8008064 <HAL_GPIO_WritePin>

  return 0;
 8004316:	2300      	movs	r3, #0
}
 8004318:	4618      	mov	r0, r3
 800431a:	3720      	adds	r7, #32
 800431c:	46bd      	mov	sp, r7
 800431e:	bd80      	pop	{r7, pc}
 8004320:	0802262c 	.word	0x0802262c
 8004324:	20000004 	.word	0x20000004

08004328 <SYS_LED_On>:

  return 0;
}

int32_t SYS_LED_On(Sys_Led_TypeDef Led)
{
 8004328:	b580      	push	{r7, lr}
 800432a:	b082      	sub	sp, #8
 800432c:	af00      	add	r7, sp, #0
 800432e:	4603      	mov	r3, r0
 8004330:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(SYS_LED_PORT[Led], SYS_LED_PIN[Led], GPIO_PIN_SET);
 8004332:	79fb      	ldrb	r3, [r7, #7]
 8004334:	4a07      	ldr	r2, [pc, #28]	; (8004354 <SYS_LED_On+0x2c>)
 8004336:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800433a:	79fb      	ldrb	r3, [r7, #7]
 800433c:	4a06      	ldr	r2, [pc, #24]	; (8004358 <SYS_LED_On+0x30>)
 800433e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004342:	2201      	movs	r2, #1
 8004344:	4619      	mov	r1, r3
 8004346:	f003 fe8d 	bl	8008064 <HAL_GPIO_WritePin>

  return 0;
 800434a:	2300      	movs	r3, #0
}
 800434c:	4618      	mov	r0, r3
 800434e:	3708      	adds	r7, #8
 8004350:	46bd      	mov	sp, r7
 8004352:	bd80      	pop	{r7, pc}
 8004354:	20000004 	.word	0x20000004
 8004358:	0802262c 	.word	0x0802262c

0800435c <SYS_LED_Off>:

int32_t SYS_LED_Off(Sys_Led_TypeDef Led)
{
 800435c:	b580      	push	{r7, lr}
 800435e:	b082      	sub	sp, #8
 8004360:	af00      	add	r7, sp, #0
 8004362:	4603      	mov	r3, r0
 8004364:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(SYS_LED_PORT[Led], SYS_LED_PIN[Led], GPIO_PIN_RESET);
 8004366:	79fb      	ldrb	r3, [r7, #7]
 8004368:	4a07      	ldr	r2, [pc, #28]	; (8004388 <SYS_LED_Off+0x2c>)
 800436a:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800436e:	79fb      	ldrb	r3, [r7, #7]
 8004370:	4a06      	ldr	r2, [pc, #24]	; (800438c <SYS_LED_Off+0x30>)
 8004372:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004376:	2200      	movs	r2, #0
 8004378:	4619      	mov	r1, r3
 800437a:	f003 fe73 	bl	8008064 <HAL_GPIO_WritePin>

  return 0;
 800437e:	2300      	movs	r3, #0
}
 8004380:	4618      	mov	r0, r3
 8004382:	3708      	adds	r7, #8
 8004384:	46bd      	mov	sp, r7
 8004386:	bd80      	pop	{r7, pc}
 8004388:	20000004 	.word	0x20000004
 800438c:	0802262c 	.word	0x0802262c

08004390 <SYS_LED_Toggle>:

int32_t SYS_LED_Toggle(Sys_Led_TypeDef Led)
{
 8004390:	b580      	push	{r7, lr}
 8004392:	b082      	sub	sp, #8
 8004394:	af00      	add	r7, sp, #0
 8004396:	4603      	mov	r3, r0
 8004398:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_TogglePin(SYS_LED_PORT[Led], SYS_LED_PIN[Led]);
 800439a:	79fb      	ldrb	r3, [r7, #7]
 800439c:	4a07      	ldr	r2, [pc, #28]	; (80043bc <SYS_LED_Toggle+0x2c>)
 800439e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80043a2:	79fb      	ldrb	r3, [r7, #7]
 80043a4:	4906      	ldr	r1, [pc, #24]	; (80043c0 <SYS_LED_Toggle+0x30>)
 80043a6:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80043aa:	4619      	mov	r1, r3
 80043ac:	4610      	mov	r0, r2
 80043ae:	f003 fe70 	bl	8008092 <HAL_GPIO_TogglePin>

  return 0;
 80043b2:	2300      	movs	r3, #0
}
 80043b4:	4618      	mov	r0, r3
 80043b6:	3708      	adds	r7, #8
 80043b8:	46bd      	mov	sp, r7
 80043ba:	bd80      	pop	{r7, pc}
 80043bc:	20000004 	.word	0x20000004
 80043c0:	0802262c 	.word	0x0802262c

080043c4 <SYS_PB_Init>:
{
  return (int32_t)HAL_GPIO_ReadPin(SYS_LED_PORT[Led], SYS_LED_PIN[Led]);
}

int32_t SYS_PB_Init(Sys_Button_TypeDef Button, Sys_ButtonMode_TypeDef ButtonMode)
{
 80043c4:	b580      	push	{r7, lr}
 80043c6:	b088      	sub	sp, #32
 80043c8:	af00      	add	r7, sp, #0
 80043ca:	4603      	mov	r3, r0
 80043cc:	460a      	mov	r2, r1
 80043ce:	71fb      	strb	r3, [r7, #7]
 80043d0:	4613      	mov	r3, r2
 80043d2:	71bb      	strb	r3, [r7, #6]
  GPIO_InitTypeDef gpio_init_structure = {0};
 80043d4:	f107 030c 	add.w	r3, r7, #12
 80043d8:	2200      	movs	r2, #0
 80043da:	601a      	str	r2, [r3, #0]
 80043dc:	605a      	str	r2, [r3, #4]
 80043de:	609a      	str	r2, [r3, #8]
 80043e0:	60da      	str	r2, [r3, #12]
 80043e2:	611a      	str	r2, [r3, #16]
  static SYS_RES_EXTI_LineCallback button_callback[SYS_BUTTONn] = {SYS_BUTTON1_EXTI_Callback, SYS_BUTTON2_EXTI_Callback, SYS_BUTTON3_EXTI_Callback};
  static uint32_t button_interrupt_priority[SYS_BUTTONn] = {SYS_BUTTONx_IT_PRIORITY, SYS_BUTTONx_IT_PRIORITY, SYS_BUTTONx_IT_PRIORITY};
  static const uint32_t button_exti_line[SYS_BUTTONn] = {SYS_BUTTON1_EXTI_LINE, SYS_BUTTON2_EXTI_LINE, SYS_BUTTON3_EXTI_LINE};

  /* Enable the SYS_BUTTON Clock */
  SYS_BUTTONx_GPIO_CLK_ENABLE(Button);
 80043e4:	79fb      	ldrb	r3, [r7, #7]
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	d103      	bne.n	80043f2 <SYS_PB_Init+0x2e>
 80043ea:	2001      	movs	r0, #1
 80043ec:	f7ff ff4a 	bl	8004284 <LL_AHB2_GRP1_EnableClock>
 80043f0:	e00c      	b.n	800440c <SYS_PB_Init+0x48>
 80043f2:	79fb      	ldrb	r3, [r7, #7]
 80043f4:	2b02      	cmp	r3, #2
 80043f6:	d103      	bne.n	8004400 <SYS_PB_Init+0x3c>
 80043f8:	2001      	movs	r0, #1
 80043fa:	f7ff ff43 	bl	8004284 <LL_AHB2_GRP1_EnableClock>
 80043fe:	e005      	b.n	800440c <SYS_PB_Init+0x48>
 8004400:	79fb      	ldrb	r3, [r7, #7]
 8004402:	2b01      	cmp	r3, #1
 8004404:	d102      	bne.n	800440c <SYS_PB_Init+0x48>
 8004406:	2004      	movs	r0, #4
 8004408:	f7ff ff3c 	bl	8004284 <LL_AHB2_GRP1_EnableClock>

  gpio_init_structure.Pin = SYS_BUTTON_PIN[Button];
 800440c:	79fb      	ldrb	r3, [r7, #7]
 800440e:	4a29      	ldr	r2, [pc, #164]	; (80044b4 <SYS_PB_Init+0xf0>)
 8004410:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004414:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Pull = GPIO_PULLUP;
 8004416:	2301      	movs	r3, #1
 8004418:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 800441a:	2302      	movs	r3, #2
 800441c:	61bb      	str	r3, [r7, #24]

  if (ButtonMode == SYS_BUTTON_MODE_GPIO)
 800441e:	79bb      	ldrb	r3, [r7, #6]
 8004420:	2b00      	cmp	r3, #0
 8004422:	d10c      	bne.n	800443e <SYS_PB_Init+0x7a>
  {
    /* Configure Button pin as input */
    gpio_init_structure.Mode = GPIO_MODE_INPUT;
 8004424:	2300      	movs	r3, #0
 8004426:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(SYS_BUTTON_PORT[Button], &gpio_init_structure);
 8004428:	79fb      	ldrb	r3, [r7, #7]
 800442a:	4a23      	ldr	r2, [pc, #140]	; (80044b8 <SYS_PB_Init+0xf4>)
 800442c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004430:	f107 020c 	add.w	r2, r7, #12
 8004434:	4611      	mov	r1, r2
 8004436:	4618      	mov	r0, r3
 8004438:	f003 fbe6 	bl	8007c08 <HAL_GPIO_Init>
 800443c:	e034      	b.n	80044a8 <SYS_PB_Init+0xe4>
  }
  else /* (ButtonMode == SYS_BUTTON_MODE_EXTI) */
  {
    /* Configure Button pin as input with External interrupt */
    gpio_init_structure.Mode = GPIO_MODE_IT_FALLING;
 800443e:	4b1f      	ldr	r3, [pc, #124]	; (80044bc <SYS_PB_Init+0xf8>)
 8004440:	613b      	str	r3, [r7, #16]

    HAL_GPIO_Init(SYS_BUTTON_PORT[Button], &gpio_init_structure);
 8004442:	79fb      	ldrb	r3, [r7, #7]
 8004444:	4a1c      	ldr	r2, [pc, #112]	; (80044b8 <SYS_PB_Init+0xf4>)
 8004446:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800444a:	f107 020c 	add.w	r2, r7, #12
 800444e:	4611      	mov	r1, r2
 8004450:	4618      	mov	r0, r3
 8004452:	f003 fbd9 	bl	8007c08 <HAL_GPIO_Init>

    (void)HAL_EXTI_GetHandle(&sys_hpb_exti[Button], button_exti_line[Button]);
 8004456:	79fb      	ldrb	r3, [r7, #7]
 8004458:	00db      	lsls	r3, r3, #3
 800445a:	4a19      	ldr	r2, [pc, #100]	; (80044c0 <SYS_PB_Init+0xfc>)
 800445c:	441a      	add	r2, r3
 800445e:	79fb      	ldrb	r3, [r7, #7]
 8004460:	4918      	ldr	r1, [pc, #96]	; (80044c4 <SYS_PB_Init+0x100>)
 8004462:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8004466:	4619      	mov	r1, r3
 8004468:	4610      	mov	r0, r2
 800446a:	f003 fbba 	bl	8007be2 <HAL_EXTI_GetHandle>
    (void)HAL_EXTI_RegisterCallback(&sys_hpb_exti[Button],  HAL_EXTI_COMMON_CB_ID, button_callback[Button]);
 800446e:	79fb      	ldrb	r3, [r7, #7]
 8004470:	00db      	lsls	r3, r3, #3
 8004472:	4a13      	ldr	r2, [pc, #76]	; (80044c0 <SYS_PB_Init+0xfc>)
 8004474:	1898      	adds	r0, r3, r2
 8004476:	79fb      	ldrb	r3, [r7, #7]
 8004478:	4a13      	ldr	r2, [pc, #76]	; (80044c8 <SYS_PB_Init+0x104>)
 800447a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800447e:	461a      	mov	r2, r3
 8004480:	2100      	movs	r1, #0
 8004482:	f003 fb95 	bl	8007bb0 <HAL_EXTI_RegisterCallback>

    /* Enable and set Button EXTI Interrupt to the lowest priority */
    HAL_NVIC_SetPriority((SYS_BUTTON_IRQn[Button]), button_interrupt_priority[Button], 0x00);
 8004486:	79fb      	ldrb	r3, [r7, #7]
 8004488:	4a10      	ldr	r2, [pc, #64]	; (80044cc <SYS_PB_Init+0x108>)
 800448a:	56d0      	ldrsb	r0, [r2, r3]
 800448c:	79fb      	ldrb	r3, [r7, #7]
 800448e:	4a10      	ldr	r2, [pc, #64]	; (80044d0 <SYS_PB_Init+0x10c>)
 8004490:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004494:	2200      	movs	r2, #0
 8004496:	4619      	mov	r1, r3
 8004498:	f002 ff2d 	bl	80072f6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ((SYS_BUTTON_IRQn[Button]));
 800449c:	79fb      	ldrb	r3, [r7, #7]
 800449e:	4a0b      	ldr	r2, [pc, #44]	; (80044cc <SYS_PB_Init+0x108>)
 80044a0:	56d3      	ldrsb	r3, [r2, r3]
 80044a2:	4618      	mov	r0, r3
 80044a4:	f002 ff41 	bl	800732a <HAL_NVIC_EnableIRQ>
  }

  return 0;
 80044a8:	2300      	movs	r3, #0
}
 80044aa:	4618      	mov	r0, r3
 80044ac:	3720      	adds	r7, #32
 80044ae:	46bd      	mov	sp, r7
 80044b0:	bd80      	pop	{r7, pc}
 80044b2:	bf00      	nop
 80044b4:	08022634 	.word	0x08022634
 80044b8:	20000010 	.word	0x20000010
 80044bc:	10210000 	.word	0x10210000
 80044c0:	20001c70 	.word	0x20001c70
 80044c4:	08022640 	.word	0x08022640
 80044c8:	2000001c 	.word	0x2000001c
 80044cc:	0802263c 	.word	0x0802263c
 80044d0:	20000028 	.word	0x20000028

080044d4 <SYS_PB_Callback>:
{
  HAL_EXTI_IRQHandler(&sys_hpb_exti[Button]);
}

__weak void SYS_PB_Callback(Sys_Button_TypeDef Button)
{
 80044d4:	b480      	push	{r7}
 80044d6:	b083      	sub	sp, #12
 80044d8:	af00      	add	r7, sp, #0
 80044da:	4603      	mov	r3, r0
 80044dc:	71fb      	strb	r3, [r7, #7]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Button);

  /* This function should be implemented by the user application.
     It is called into this driver when an event on Button is triggered.*/
}
 80044de:	bf00      	nop
 80044e0:	370c      	adds	r7, #12
 80044e2:	46bd      	mov	sp, r7
 80044e4:	bc80      	pop	{r7}
 80044e6:	4770      	bx	lr

080044e8 <SYS_BUTTON1_EXTI_Callback>:

/* USER CODE END EF */

/* Private Functions Definition -----------------------------------------------*/
static void SYS_BUTTON1_EXTI_Callback(void)
{
 80044e8:	b580      	push	{r7, lr}
 80044ea:	af00      	add	r7, sp, #0
  SYS_PB_Callback(SYS_BUTTON1);
 80044ec:	2000      	movs	r0, #0
 80044ee:	f7ff fff1 	bl	80044d4 <SYS_PB_Callback>
}
 80044f2:	bf00      	nop
 80044f4:	bd80      	pop	{r7, pc}

080044f6 <SYS_BUTTON3_EXTI_Callback>:

static void SYS_BUTTON3_EXTI_Callback(void)
{
 80044f6:	b580      	push	{r7, lr}
 80044f8:	af00      	add	r7, sp, #0
  SYS_PB_Callback(SYS_BUTTON3);
 80044fa:	2001      	movs	r0, #1
 80044fc:	f7ff ffea 	bl	80044d4 <SYS_PB_Callback>
}
 8004500:	bf00      	nop
 8004502:	bd80      	pop	{r7, pc}

08004504 <SYS_BUTTON2_EXTI_Callback>:

static void SYS_BUTTON2_EXTI_Callback(void)
{
 8004504:	b580      	push	{r7, lr}
 8004506:	af00      	add	r7, sp, #0
  SYS_PB_Callback(SYS_BUTTON2);
 8004508:	2002      	movs	r0, #2
 800450a:	f7ff ffe3 	bl	80044d4 <SYS_PB_Callback>
}
 800450e:	bf00      	nop
 8004510:	bd80      	pop	{r7, pc}

08004512 <LL_AHB1_GRP1_EnableClock>:
{
 8004512:	b480      	push	{r7}
 8004514:	b085      	sub	sp, #20
 8004516:	af00      	add	r7, sp, #0
 8004518:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 800451a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800451e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004520:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	4313      	orrs	r3, r2
 8004528:	648b      	str	r3, [r1, #72]	; 0x48
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 800452a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800452e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	4013      	ands	r3, r2
 8004534:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8004536:	68fb      	ldr	r3, [r7, #12]
}
 8004538:	bf00      	nop
 800453a:	3714      	adds	r7, #20
 800453c:	46bd      	mov	sp, r7
 800453e:	bc80      	pop	{r7}
 8004540:	4770      	bx	lr

08004542 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8004542:	b580      	push	{r7, lr}
 8004544:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8004546:	2004      	movs	r0, #4
 8004548:	f7ff ffe3 	bl	8004512 <LL_AHB1_GRP1_EnableClock>
  __HAL_RCC_DMA1_CLK_ENABLE();
 800454c:	2001      	movs	r0, #1
 800454e:	f7ff ffe0 	bl	8004512 <LL_AHB1_GRP1_EnableClock>

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8004552:	2200      	movs	r2, #0
 8004554:	2100      	movs	r1, #0
 8004556:	200b      	movs	r0, #11
 8004558:	f002 fecd 	bl	80072f6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 800455c:	200b      	movs	r0, #11
 800455e:	f002 fee4 	bl	800732a <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8004562:	2200      	movs	r2, #0
 8004564:	2100      	movs	r1, #0
 8004566:	200c      	movs	r0, #12
 8004568:	f002 fec5 	bl	80072f6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 800456c:	200c      	movs	r0, #12
 800456e:	f002 fedc 	bl	800732a <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 2, 0);
 8004572:	2200      	movs	r2, #0
 8004574:	2102      	movs	r1, #2
 8004576:	200f      	movs	r0, #15
 8004578:	f002 febd 	bl	80072f6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 800457c:	200f      	movs	r0, #15
 800457e:	f002 fed4 	bl	800732a <HAL_NVIC_EnableIRQ>

}
 8004582:	bf00      	nop
 8004584:	bd80      	pop	{r7, pc}

08004586 <LL_AHB2_GRP1_EnableClock>:
{
 8004586:	b480      	push	{r7}
 8004588:	b085      	sub	sp, #20
 800458a:	af00      	add	r7, sp, #0
 800458c:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 800458e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004592:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004594:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	4313      	orrs	r3, r2
 800459c:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 800459e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80045a2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	4013      	ands	r3, r2
 80045a8:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80045aa:	68fb      	ldr	r3, [r7, #12]
}
 80045ac:	bf00      	nop
 80045ae:	3714      	adds	r7, #20
 80045b0:	46bd      	mov	sp, r7
 80045b2:	bc80      	pop	{r7}
 80045b4:	4770      	bx	lr
	...

080045b8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80045b8:	b580      	push	{r7, lr}
 80045ba:	b086      	sub	sp, #24
 80045bc:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80045be:	1d3b      	adds	r3, r7, #4
 80045c0:	2200      	movs	r2, #0
 80045c2:	601a      	str	r2, [r3, #0]
 80045c4:	605a      	str	r2, [r3, #4]
 80045c6:	609a      	str	r2, [r3, #8]
 80045c8:	60da      	str	r2, [r3, #12]
 80045ca:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80045cc:	2001      	movs	r0, #1
 80045ce:	f7ff ffda 	bl	8004586 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80045d2:	2002      	movs	r0, #2
 80045d4:	f7ff ffd7 	bl	8004586 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80045d8:	2004      	movs	r0, #4
 80045da:	f7ff ffd4 	bl	8004586 <LL_AHB2_GRP1_EnableClock>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED1_Pin|LED2_Pin|DBG3_Pin|DBG2_Pin
 80045de:	2200      	movs	r2, #0
 80045e0:	f44f 417e 	mov.w	r1, #65024	; 0xfe00
 80045e4:	4826      	ldr	r0, [pc, #152]	; (8004680 <MX_GPIO_Init+0xc8>)
 80045e6:	f003 fd3d 	bl	8008064 <HAL_GPIO_WritePin>
                          |DBG1_Pin|LED3_Pin|DBG4_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, RF_CTRL3_Pin|RF_CTRL2_Pin|RF_CTRL1_Pin, GPIO_PIN_RESET);
 80045ea:	2200      	movs	r2, #0
 80045ec:	2138      	movs	r1, #56	; 0x38
 80045ee:	4825      	ldr	r0, [pc, #148]	; (8004684 <MX_GPIO_Init+0xcc>)
 80045f0:	f003 fd38 	bl	8008064 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin
                           PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = LED1_Pin|LED2_Pin|DBG3_Pin|DBG2_Pin
 80045f4:	f44f 437e 	mov.w	r3, #65024	; 0xfe00
 80045f8:	607b      	str	r3, [r7, #4]
                          |DBG1_Pin|LED3_Pin|DBG4_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80045fa:	2301      	movs	r3, #1
 80045fc:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80045fe:	2300      	movs	r3, #0
 8004600:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004602:	2300      	movs	r3, #0
 8004604:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004606:	1d3b      	adds	r3, r7, #4
 8004608:	4619      	mov	r1, r3
 800460a:	481d      	ldr	r0, [pc, #116]	; (8004680 <MX_GPIO_Init+0xc8>)
 800460c:	f003 fafc 	bl	8007c08 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = RF_CTRL3_Pin|RF_CTRL2_Pin|RF_CTRL1_Pin;
 8004610:	2338      	movs	r3, #56	; 0x38
 8004612:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004614:	2301      	movs	r3, #1
 8004616:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004618:	2300      	movs	r3, #0
 800461a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800461c:	2300      	movs	r3, #0
 800461e:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004620:	1d3b      	adds	r3, r7, #4
 8004622:	4619      	mov	r1, r3
 8004624:	4817      	ldr	r0, [pc, #92]	; (8004684 <MX_GPIO_Init+0xcc>)
 8004626:	f003 faef 	bl	8007c08 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = BUT1_Pin|BUT2_Pin;
 800462a:	2303      	movs	r3, #3
 800462c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800462e:	4b16      	ldr	r3, [pc, #88]	; (8004688 <MX_GPIO_Init+0xd0>)
 8004630:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004632:	2300      	movs	r3, #0
 8004634:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004636:	1d3b      	adds	r3, r7, #4
 8004638:	4619      	mov	r1, r3
 800463a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800463e:	f003 fae3 	bl	8007c08 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BUT3_Pin;
 8004642:	2340      	movs	r3, #64	; 0x40
 8004644:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8004646:	4b10      	ldr	r3, [pc, #64]	; (8004688 <MX_GPIO_Init+0xd0>)
 8004648:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800464a:	2300      	movs	r3, #0
 800464c:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(BUT3_GPIO_Port, &GPIO_InitStruct);
 800464e:	1d3b      	adds	r3, r7, #4
 8004650:	4619      	mov	r1, r3
 8004652:	480c      	ldr	r0, [pc, #48]	; (8004684 <MX_GPIO_Init+0xcc>)
 8004654:	f003 fad8 	bl	8007c08 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 8004658:	2200      	movs	r2, #0
 800465a:	2100      	movs	r1, #0
 800465c:	2006      	movs	r0, #6
 800465e:	f002 fe4a 	bl	80072f6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8004662:	2006      	movs	r0, #6
 8004664:	f002 fe61 	bl	800732a <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 8004668:	2200      	movs	r2, #0
 800466a:	2100      	movs	r1, #0
 800466c:	2007      	movs	r0, #7
 800466e:	f002 fe42 	bl	80072f6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8004672:	2007      	movs	r0, #7
 8004674:	f002 fe59 	bl	800732a <HAL_NVIC_EnableIRQ>

}
 8004678:	bf00      	nop
 800467a:	3718      	adds	r7, #24
 800467c:	46bd      	mov	sp, r7
 800467e:	bd80      	pop	{r7, pc}
 8004680:	48000400 	.word	0x48000400
 8004684:	48000800 	.word	0x48000800
 8004688:	10110000 	.word	0x10110000

0800468c <LL_AHB2_GRP1_EnableClock>:
{
 800468c:	b480      	push	{r7}
 800468e:	b085      	sub	sp, #20
 8004690:	af00      	add	r7, sp, #0
 8004692:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8004694:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004698:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800469a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	4313      	orrs	r3, r2
 80046a2:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80046a4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80046a8:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	4013      	ands	r3, r2
 80046ae:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80046b0:	68fb      	ldr	r3, [r7, #12]
}
 80046b2:	bf00      	nop
 80046b4:	3714      	adds	r7, #20
 80046b6:	46bd      	mov	sp, r7
 80046b8:	bc80      	pop	{r7}
 80046ba:	4770      	bx	lr

080046bc <LL_APB1_GRP1_EnableClock>:
{
 80046bc:	b480      	push	{r7}
 80046be:	b085      	sub	sp, #20
 80046c0:	af00      	add	r7, sp, #0
 80046c2:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 80046c4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80046c8:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80046ca:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	4313      	orrs	r3, r2
 80046d2:	658b      	str	r3, [r1, #88]	; 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 80046d4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80046d8:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	4013      	ands	r3, r2
 80046de:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80046e0:	68fb      	ldr	r3, [r7, #12]
}
 80046e2:	bf00      	nop
 80046e4:	3714      	adds	r7, #20
 80046e6:	46bd      	mov	sp, r7
 80046e8:	bc80      	pop	{r7}
 80046ea:	4770      	bx	lr

080046ec <MX_I2C1_Init>:
DMA_HandleTypeDef hdma_i2c1_rx;
DMA_HandleTypeDef hdma_i2c1_tx;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80046ec:	b580      	push	{r7, lr}
 80046ee:	af00      	add	r7, sp, #0

  hi2c1.Instance = I2C1;
 80046f0:	4b1b      	ldr	r3, [pc, #108]	; (8004760 <MX_I2C1_Init+0x74>)
 80046f2:	4a1c      	ldr	r2, [pc, #112]	; (8004764 <MX_I2C1_Init+0x78>)
 80046f4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x20303E5D;
 80046f6:	4b1a      	ldr	r3, [pc, #104]	; (8004760 <MX_I2C1_Init+0x74>)
 80046f8:	4a1b      	ldr	r2, [pc, #108]	; (8004768 <MX_I2C1_Init+0x7c>)
 80046fa:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80046fc:	4b18      	ldr	r3, [pc, #96]	; (8004760 <MX_I2C1_Init+0x74>)
 80046fe:	2200      	movs	r2, #0
 8004700:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8004702:	4b17      	ldr	r3, [pc, #92]	; (8004760 <MX_I2C1_Init+0x74>)
 8004704:	2201      	movs	r2, #1
 8004706:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8004708:	4b15      	ldr	r3, [pc, #84]	; (8004760 <MX_I2C1_Init+0x74>)
 800470a:	2200      	movs	r2, #0
 800470c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800470e:	4b14      	ldr	r3, [pc, #80]	; (8004760 <MX_I2C1_Init+0x74>)
 8004710:	2200      	movs	r2, #0
 8004712:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8004714:	4b12      	ldr	r3, [pc, #72]	; (8004760 <MX_I2C1_Init+0x74>)
 8004716:	2200      	movs	r2, #0
 8004718:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800471a:	4b11      	ldr	r3, [pc, #68]	; (8004760 <MX_I2C1_Init+0x74>)
 800471c:	2200      	movs	r2, #0
 800471e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8004720:	4b0f      	ldr	r3, [pc, #60]	; (8004760 <MX_I2C1_Init+0x74>)
 8004722:	2200      	movs	r2, #0
 8004724:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8004726:	480e      	ldr	r0, [pc, #56]	; (8004760 <MX_I2C1_Init+0x74>)
 8004728:	f003 fce4 	bl	80080f4 <HAL_I2C_Init>
 800472c:	4603      	mov	r3, r0
 800472e:	2b00      	cmp	r3, #0
 8004730:	d001      	beq.n	8004736 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8004732:	f000 fa15 	bl	8004b60 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8004736:	2100      	movs	r1, #0
 8004738:	4809      	ldr	r0, [pc, #36]	; (8004760 <MX_I2C1_Init+0x74>)
 800473a:	f005 fc94 	bl	800a066 <HAL_I2CEx_ConfigAnalogFilter>
 800473e:	4603      	mov	r3, r0
 8004740:	2b00      	cmp	r3, #0
 8004742:	d001      	beq.n	8004748 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8004744:	f000 fa0c 	bl	8004b60 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8004748:	2100      	movs	r1, #0
 800474a:	4805      	ldr	r0, [pc, #20]	; (8004760 <MX_I2C1_Init+0x74>)
 800474c:	f005 fcd5 	bl	800a0fa <HAL_I2CEx_ConfigDigitalFilter>
 8004750:	4603      	mov	r3, r0
 8004752:	2b00      	cmp	r3, #0
 8004754:	d001      	beq.n	800475a <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8004756:	f000 fa03 	bl	8004b60 <Error_Handler>
  }

}
 800475a:	bf00      	nop
 800475c:	bd80      	pop	{r7, pc}
 800475e:	bf00      	nop
 8004760:	200002dc 	.word	0x200002dc
 8004764:	40005400 	.word	0x40005400
 8004768:	20303e5d 	.word	0x20303e5d

0800476c <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 800476c:	b580      	push	{r7, lr}
 800476e:	b096      	sub	sp, #88	; 0x58
 8004770:	af00      	add	r7, sp, #0
 8004772:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004774:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8004778:	2200      	movs	r2, #0
 800477a:	601a      	str	r2, [r3, #0]
 800477c:	605a      	str	r2, [r3, #4]
 800477e:	609a      	str	r2, [r3, #8]
 8004780:	60da      	str	r2, [r3, #12]
 8004782:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8004784:	f107 030c 	add.w	r3, r7, #12
 8004788:	2238      	movs	r2, #56	; 0x38
 800478a:	2100      	movs	r1, #0
 800478c:	4618      	mov	r0, r3
 800478e:	f01c f9a1 	bl	8020ad4 <memset>
  if(i2cHandle->Instance==I2C1)
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	4a5c      	ldr	r2, [pc, #368]	; (8004908 <HAL_I2C_MspInit+0x19c>)
 8004798:	4293      	cmp	r3, r2
 800479a:	f040 80b0 	bne.w	80048fe <HAL_I2C_MspInit+0x192>
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  /** Initializes the peripherals clocks
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 800479e:	2340      	movs	r3, #64	; 0x40
 80047a0:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80047a2:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 80047a6:	623b      	str	r3, [r7, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80047a8:	f107 030c 	add.w	r3, r7, #12
 80047ac:	4618      	mov	r0, r3
 80047ae:	f007 f813 	bl	800b7d8 <HAL_RCCEx_PeriphCLKConfig>
 80047b2:	4603      	mov	r3, r0
 80047b4:	2b00      	cmp	r3, #0
 80047b6:	d001      	beq.n	80047bc <HAL_I2C_MspInit+0x50>
    {
      Error_Handler();
 80047b8:	f000 f9d2 	bl	8004b60 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80047bc:	2001      	movs	r0, #1
 80047be:	f7ff ff65 	bl	800468c <LL_AHB2_GRP1_EnableClock>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80047c2:	2002      	movs	r0, #2
 80047c4:	f7ff ff62 	bl	800468c <LL_AHB2_GRP1_EnableClock>
    /**I2C1 GPIO Configuration
    PA10     ------> I2C1_SDA
    PB8     ------> I2C1_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80047c8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80047cc:	647b      	str	r3, [r7, #68]	; 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80047ce:	2312      	movs	r3, #18
 80047d0:	64bb      	str	r3, [r7, #72]	; 0x48
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80047d2:	2301      	movs	r3, #1
 80047d4:	64fb      	str	r3, [r7, #76]	; 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80047d6:	2300      	movs	r3, #0
 80047d8:	653b      	str	r3, [r7, #80]	; 0x50
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80047da:	2304      	movs	r3, #4
 80047dc:	657b      	str	r3, [r7, #84]	; 0x54
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80047de:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80047e2:	4619      	mov	r1, r3
 80047e4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80047e8:	f003 fa0e 	bl	8007c08 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80047ec:	f44f 7380 	mov.w	r3, #256	; 0x100
 80047f0:	647b      	str	r3, [r7, #68]	; 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80047f2:	2312      	movs	r3, #18
 80047f4:	64bb      	str	r3, [r7, #72]	; 0x48
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80047f6:	2301      	movs	r3, #1
 80047f8:	64fb      	str	r3, [r7, #76]	; 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80047fa:	2300      	movs	r3, #0
 80047fc:	653b      	str	r3, [r7, #80]	; 0x50
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80047fe:	2304      	movs	r3, #4
 8004800:	657b      	str	r3, [r7, #84]	; 0x54
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004802:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8004806:	4619      	mov	r1, r3
 8004808:	4840      	ldr	r0, [pc, #256]	; (800490c <HAL_I2C_MspInit+0x1a0>)
 800480a:	f003 f9fd 	bl	8007c08 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800480e:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 8004812:	f7ff ff53 	bl	80046bc <LL_APB1_GRP1_EnableClock>

    /* I2C1 DMA Init */
    /* I2C1_RX Init */
    hdma_i2c1_rx.Instance = DMA1_Channel1;
 8004816:	4b3e      	ldr	r3, [pc, #248]	; (8004910 <HAL_I2C_MspInit+0x1a4>)
 8004818:	4a3e      	ldr	r2, [pc, #248]	; (8004914 <HAL_I2C_MspInit+0x1a8>)
 800481a:	601a      	str	r2, [r3, #0]
    hdma_i2c1_rx.Init.Request = DMA_REQUEST_I2C1_RX;
 800481c:	4b3c      	ldr	r3, [pc, #240]	; (8004910 <HAL_I2C_MspInit+0x1a4>)
 800481e:	220b      	movs	r2, #11
 8004820:	605a      	str	r2, [r3, #4]
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004822:	4b3b      	ldr	r3, [pc, #236]	; (8004910 <HAL_I2C_MspInit+0x1a4>)
 8004824:	2200      	movs	r2, #0
 8004826:	609a      	str	r2, [r3, #8]
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004828:	4b39      	ldr	r3, [pc, #228]	; (8004910 <HAL_I2C_MspInit+0x1a4>)
 800482a:	2200      	movs	r2, #0
 800482c:	60da      	str	r2, [r3, #12]
    hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 800482e:	4b38      	ldr	r3, [pc, #224]	; (8004910 <HAL_I2C_MspInit+0x1a4>)
 8004830:	2280      	movs	r2, #128	; 0x80
 8004832:	611a      	str	r2, [r3, #16]
    hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004834:	4b36      	ldr	r3, [pc, #216]	; (8004910 <HAL_I2C_MspInit+0x1a4>)
 8004836:	2200      	movs	r2, #0
 8004838:	615a      	str	r2, [r3, #20]
    hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800483a:	4b35      	ldr	r3, [pc, #212]	; (8004910 <HAL_I2C_MspInit+0x1a4>)
 800483c:	2200      	movs	r2, #0
 800483e:	619a      	str	r2, [r3, #24]
    hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 8004840:	4b33      	ldr	r3, [pc, #204]	; (8004910 <HAL_I2C_MspInit+0x1a4>)
 8004842:	2200      	movs	r2, #0
 8004844:	61da      	str	r2, [r3, #28]
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8004846:	4b32      	ldr	r3, [pc, #200]	; (8004910 <HAL_I2C_MspInit+0x1a4>)
 8004848:	2200      	movs	r2, #0
 800484a:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 800484c:	4830      	ldr	r0, [pc, #192]	; (8004910 <HAL_I2C_MspInit+0x1a4>)
 800484e:	f002 fd89 	bl	8007364 <HAL_DMA_Init>
 8004852:	4603      	mov	r3, r0
 8004854:	2b00      	cmp	r3, #0
 8004856:	d001      	beq.n	800485c <HAL_I2C_MspInit+0xf0>
    {
      Error_Handler();
 8004858:	f000 f982 	bl	8004b60 <Error_Handler>
    }

    if (HAL_DMA_ConfigChannelAttributes(&hdma_i2c1_rx, DMA_CHANNEL_NPRIV) != HAL_OK)
 800485c:	2110      	movs	r1, #16
 800485e:	482c      	ldr	r0, [pc, #176]	; (8004910 <HAL_I2C_MspInit+0x1a4>)
 8004860:	f003 f8cd 	bl	80079fe <HAL_DMA_ConfigChannelAttributes>
 8004864:	4603      	mov	r3, r0
 8004866:	2b00      	cmp	r3, #0
 8004868:	d001      	beq.n	800486e <HAL_I2C_MspInit+0x102>
    {
      Error_Handler();
 800486a:	f000 f979 	bl	8004b60 <Error_Handler>
    }

    __HAL_LINKDMA(i2cHandle,hdmarx,hdma_i2c1_rx);
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	4a27      	ldr	r2, [pc, #156]	; (8004910 <HAL_I2C_MspInit+0x1a4>)
 8004872:	63da      	str	r2, [r3, #60]	; 0x3c
 8004874:	4a26      	ldr	r2, [pc, #152]	; (8004910 <HAL_I2C_MspInit+0x1a4>)
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	6293      	str	r3, [r2, #40]	; 0x28

    /* I2C1_TX Init */
    hdma_i2c1_tx.Instance = DMA1_Channel2;
 800487a:	4b27      	ldr	r3, [pc, #156]	; (8004918 <HAL_I2C_MspInit+0x1ac>)
 800487c:	4a27      	ldr	r2, [pc, #156]	; (800491c <HAL_I2C_MspInit+0x1b0>)
 800487e:	601a      	str	r2, [r3, #0]
    hdma_i2c1_tx.Init.Request = DMA_REQUEST_I2C1_TX;
 8004880:	4b25      	ldr	r3, [pc, #148]	; (8004918 <HAL_I2C_MspInit+0x1ac>)
 8004882:	220c      	movs	r2, #12
 8004884:	605a      	str	r2, [r3, #4]
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004886:	4b24      	ldr	r3, [pc, #144]	; (8004918 <HAL_I2C_MspInit+0x1ac>)
 8004888:	2210      	movs	r2, #16
 800488a:	609a      	str	r2, [r3, #8]
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800488c:	4b22      	ldr	r3, [pc, #136]	; (8004918 <HAL_I2C_MspInit+0x1ac>)
 800488e:	2200      	movs	r2, #0
 8004890:	60da      	str	r2, [r3, #12]
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8004892:	4b21      	ldr	r3, [pc, #132]	; (8004918 <HAL_I2C_MspInit+0x1ac>)
 8004894:	2280      	movs	r2, #128	; 0x80
 8004896:	611a      	str	r2, [r3, #16]
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004898:	4b1f      	ldr	r3, [pc, #124]	; (8004918 <HAL_I2C_MspInit+0x1ac>)
 800489a:	2200      	movs	r2, #0
 800489c:	615a      	str	r2, [r3, #20]
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800489e:	4b1e      	ldr	r3, [pc, #120]	; (8004918 <HAL_I2C_MspInit+0x1ac>)
 80048a0:	2200      	movs	r2, #0
 80048a2:	619a      	str	r2, [r3, #24]
    hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 80048a4:	4b1c      	ldr	r3, [pc, #112]	; (8004918 <HAL_I2C_MspInit+0x1ac>)
 80048a6:	2200      	movs	r2, #0
 80048a8:	61da      	str	r2, [r3, #28]
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_LOW;
 80048aa:	4b1b      	ldr	r3, [pc, #108]	; (8004918 <HAL_I2C_MspInit+0x1ac>)
 80048ac:	2200      	movs	r2, #0
 80048ae:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 80048b0:	4819      	ldr	r0, [pc, #100]	; (8004918 <HAL_I2C_MspInit+0x1ac>)
 80048b2:	f002 fd57 	bl	8007364 <HAL_DMA_Init>
 80048b6:	4603      	mov	r3, r0
 80048b8:	2b00      	cmp	r3, #0
 80048ba:	d001      	beq.n	80048c0 <HAL_I2C_MspInit+0x154>
    {
      Error_Handler();
 80048bc:	f000 f950 	bl	8004b60 <Error_Handler>
    }

    if (HAL_DMA_ConfigChannelAttributes(&hdma_i2c1_tx, DMA_CHANNEL_NPRIV) != HAL_OK)
 80048c0:	2110      	movs	r1, #16
 80048c2:	4815      	ldr	r0, [pc, #84]	; (8004918 <HAL_I2C_MspInit+0x1ac>)
 80048c4:	f003 f89b 	bl	80079fe <HAL_DMA_ConfigChannelAttributes>
 80048c8:	4603      	mov	r3, r0
 80048ca:	2b00      	cmp	r3, #0
 80048cc:	d001      	beq.n	80048d2 <HAL_I2C_MspInit+0x166>
    {
      Error_Handler();
 80048ce:	f000 f947 	bl	8004b60 <Error_Handler>
    }

    __HAL_LINKDMA(i2cHandle,hdmatx,hdma_i2c1_tx);
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	4a10      	ldr	r2, [pc, #64]	; (8004918 <HAL_I2C_MspInit+0x1ac>)
 80048d6:	639a      	str	r2, [r3, #56]	; 0x38
 80048d8:	4a0f      	ldr	r2, [pc, #60]	; (8004918 <HAL_I2C_MspInit+0x1ac>)
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	6293      	str	r3, [r2, #40]	; 0x28

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 80048de:	2200      	movs	r2, #0
 80048e0:	2100      	movs	r1, #0
 80048e2:	201e      	movs	r0, #30
 80048e4:	f002 fd07 	bl	80072f6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 80048e8:	201e      	movs	r0, #30
 80048ea:	f002 fd1e 	bl	800732a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 80048ee:	2200      	movs	r2, #0
 80048f0:	2100      	movs	r1, #0
 80048f2:	201f      	movs	r0, #31
 80048f4:	f002 fcff 	bl	80072f6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 80048f8:	201f      	movs	r0, #31
 80048fa:	f002 fd16 	bl	800732a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80048fe:	bf00      	nop
 8004900:	3758      	adds	r7, #88	; 0x58
 8004902:	46bd      	mov	sp, r7
 8004904:	bd80      	pop	{r7, pc}
 8004906:	bf00      	nop
 8004908:	40005400 	.word	0x40005400
 800490c:	48000400 	.word	0x48000400
 8004910:	20001ce8 	.word	0x20001ce8
 8004914:	40020008 	.word	0x40020008
 8004918:	20001c88 	.word	0x20001c88
 800491c:	4002001c 	.word	0x4002001c

08004920 <LL_RCC_LSE_SetDriveCapability>:
  *         @arg @ref LL_RCC_LSEDRIVE_MEDIUMHIGH
  *         @arg @ref LL_RCC_LSEDRIVE_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_SetDriveCapability(uint32_t LSEDrive)
{
 8004920:	b480      	push	{r7}
 8004922:	b083      	sub	sp, #12
 8004924:	af00      	add	r7, sp, #0
 8004926:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_LSEDRV, LSEDrive);
 8004928:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800492c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004930:	f023 0218 	bic.w	r2, r3, #24
 8004934:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	4313      	orrs	r3, r2
 800493c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 8004940:	bf00      	nop
 8004942:	370c      	adds	r7, #12
 8004944:	46bd      	mov	sp, r7
 8004946:	bc80      	pop	{r7}
 8004948:	4770      	bx	lr
	...

0800494c <_Z8setupGPSv>:
/* USER CODE BEGIN 0 */

void setupGPS();
void loopGPS();

void setupGPS() {
 800494c:	b580      	push	{r7, lr}
 800494e:	b082      	sub	sp, #8
 8004950:	af02      	add	r7, sp, #8

  //Wire.begin();

	HAL_I2C_Master_Transmit( &hi2c1, ( 0x15 << 1 ), i2cDataXX, 1, 10 );
 8004952:	230a      	movs	r3, #10
 8004954:	9300      	str	r3, [sp, #0]
 8004956:	2301      	movs	r3, #1
 8004958:	4a13      	ldr	r2, [pc, #76]	; (80049a8 <_Z8setupGPSv+0x5c>)
 800495a:	212a      	movs	r1, #42	; 0x2a
 800495c:	4813      	ldr	r0, [pc, #76]	; (80049ac <_Z8setupGPSv+0x60>)
 800495e:	f003 fc59 	bl	8008214 <HAL_I2C_Master_Transmit>
  while (myGPS.begin(0x42) == false) //Connect to the Ublox module using Wire port
 8004962:	2142      	movs	r1, #66	; 0x42
 8004964:	4812      	ldr	r0, [pc, #72]	; (80049b0 <_Z8setupGPSv+0x64>)
 8004966:	f7fd fb58 	bl	800201a <_ZN13SFE_UBLOX_GPS5beginEh>
 800496a:	4603      	mov	r3, r0
 800496c:	2b00      	cmp	r3, #0
 800496e:	bf0c      	ite	eq
 8004970:	2301      	moveq	r3, #1
 8004972:	2300      	movne	r3, #0
 8004974:	b2db      	uxtb	r3, r3
 8004976:	2b00      	cmp	r3, #0
 8004978:	d009      	beq.n	800498e <_Z8setupGPSv+0x42>
  {
    //Serial.println(F("Ublox GPS not detected at default I2C address. Please check wiring. Freezing."));
    HAL_Delay(1);
 800497a:	2001      	movs	r0, #1
 800497c:	f000 fcfd 	bl	800537a <HAL_Delay>
	APP_LOG(TS_ON, VLEVEL_M, "Enters SETUP GPS in function \r\n");
 8004980:	4b0c      	ldr	r3, [pc, #48]	; (80049b4 <_Z8setupGPSv+0x68>)
 8004982:	2201      	movs	r2, #1
 8004984:	2100      	movs	r1, #0
 8004986:	2002      	movs	r0, #2
 8004988:	f01b fd82 	bl	8020490 <UTIL_ADV_TRACE_COND_FSend>
  while (myGPS.begin(0x42) == false) //Connect to the Ublox module using Wire port
 800498c:	e7e9      	b.n	8004962 <_Z8setupGPSv+0x16>
		//HAL_I2C_Master_Transmit( &hi2c2, ( 0x16 << 1 ), i2cDataXX, 1, 10 );
    //while (1);
  }
	//HAL_I2C_Master_Transmit( &hi2c2, ( 0x17 << 1 ), i2cDataXX, 1, 10 );

  myGPS.setI2COutput(COM_TYPE_UBX); //Set the I2C port to output UBX only (turn off NMEA noise)
 800498e:	22fa      	movs	r2, #250	; 0xfa
 8004990:	2101      	movs	r1, #1
 8004992:	4807      	ldr	r0, [pc, #28]	; (80049b0 <_Z8setupGPSv+0x64>)
 8004994:	f7ff fa21 	bl	8003dda <_ZN13SFE_UBLOX_GPS12setI2COutputEht>
	//HAL_I2C_Master_Transmit( &hi2c2, ( 0x18 << 1 ), i2cDataXX, 1, 10 );
  myGPS.saveConfiguration(); //Save the current settings to flash and BBR
 8004998:	f240 414c 	movw	r1, #1100	; 0x44c
 800499c:	4804      	ldr	r0, [pc, #16]	; (80049b0 <_Z8setupGPSv+0x64>)
 800499e:	f7ff f964 	bl	8003c6a <_ZN13SFE_UBLOX_GPS17saveConfigurationEt>
	//HAL_I2C_Master_Transmit( &hi2c2, ( 0x19 << 1 ), i2cDataXX, 1, 10 );
}
 80049a2:	bf00      	nop
 80049a4:	46bd      	mov	sp, r7
 80049a6:	bd80      	pop	{r7, pc}
 80049a8:	20000328 	.word	0x20000328
 80049ac:	200002dc 	.word	0x200002dc
 80049b0:	2000032c 	.word	0x2000032c
 80049b4:	08021c60 	.word	0x08021c60

080049b8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80049b8:	b580      	push	{r7, lr}
 80049ba:	b08a      	sub	sp, #40	; 0x28
 80049bc:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80049be:	f001 fb9b 	bl	80060f8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80049c2:	f000 f86d 	bl	8004aa0 <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80049c6:	f7ff fdf7 	bl	80045b8 <MX_GPIO_Init>
  MX_LoRaWAN_Init();
 80049ca:	f00a f83f 	bl	800ea4c <MX_LoRaWAN_Init>
  MX_I2C1_Init();
 80049ce:	f7ff fe8d 	bl	80046ec <MX_I2C1_Init>
  MX_TIM1_Init();
 80049d2:	f000 fea5 	bl	8005720 <MX_TIM1_Init>
//APP_LOG(TS_ON, VLEVEL_M, "test: %d\r\n", test);
//}


#if doGPS == 1
	APP_LOG(TS_ON, VLEVEL_M, "Enters SETUP GPS \r\n");
 80049d6:	4b2b      	ldr	r3, [pc, #172]	; (8004a84 <main+0xcc>)
 80049d8:	2201      	movs	r2, #1
 80049da:	2100      	movs	r1, #0
 80049dc:	2002      	movs	r0, #2
 80049de:	f01b fd57 	bl	8020490 <UTIL_ADV_TRACE_COND_FSend>
	setupGPS();
 80049e2:	f7ff ffb3 	bl	800494c <_Z8setupGPSv>
	APP_LOG(TS_ON, VLEVEL_M, "EXIT SETUP GPS \r\n");
 80049e6:	4b28      	ldr	r3, [pc, #160]	; (8004a88 <main+0xd0>)
 80049e8:	2201      	movs	r2, #1
 80049ea:	2100      	movs	r1, #0
 80049ec:	2002      	movs	r0, #2
 80049ee:	f01b fd4f 	bl	8020490 <UTIL_ADV_TRACE_COND_FSend>

static uint8_t AppDataBuffer[242];

PacketStatus_t pktStatus;
LmHandlerErrorStatus_t sendErrors;
LmHandlerAppData_t triggerRssi = {0, 0, AppDataBuffer};
 80049f2:	2300      	movs	r3, #0
 80049f4:	703b      	strb	r3, [r7, #0]
 80049f6:	2300      	movs	r3, #0
 80049f8:	707b      	strb	r3, [r7, #1]
 80049fa:	4b24      	ldr	r3, [pc, #144]	; (8004a8c <main+0xd4>)
 80049fc:	607b      	str	r3, [r7, #4]
LmHandlerMsgTypes_t feedbackConfirm = LORAMAC_HANDLER_CONFIRMED_MSG;
 80049fe:	2301      	movs	r3, #1
 8004a00:	77fb      	strb	r3, [r7, #31]

//triggerRssi.Buffer[i++] = (uint8_t) 0x01;
triggerRssi.BufferSize = 0;
 8004a02:	2300      	movs	r3, #0
 8004a04:	707b      	strb	r3, [r7, #1]

HAL_Delay(10);
 8004a06:	200a      	movs	r0, #10
 8004a08:	f000 fcb7 	bl	800537a <HAL_Delay>
  /* USER CODE BEGIN WHILE */
  while (1) {
	    //HAL_GPIO_TogglePin(GPIOB, LED1_Pin);
	    //myMX_GPIO_Init();
		//printf("... vor ... MX_LoRaWAN_Process() ... counter: %d \n", counter++);
	if ( counter++ > 1000 ) {
 8004a0c:	4b20      	ldr	r3, [pc, #128]	; (8004a90 <main+0xd8>)
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	1c5a      	adds	r2, r3, #1
 8004a12:	491f      	ldr	r1, [pc, #124]	; (8004a90 <main+0xd8>)
 8004a14:	600a      	str	r2, [r1, #0]
 8004a16:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004a1a:	bfcc      	ite	gt
 8004a1c:	2301      	movgt	r3, #1
 8004a1e:	2300      	movle	r3, #0
 8004a20:	b2db      	uxtb	r3, r3
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d007      	beq.n	8004a36 <main+0x7e>
	  HAL_GPIO_TogglePin(GPIOB, LED1_Pin);
 8004a26:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004a2a:	481a      	ldr	r0, [pc, #104]	; (8004a94 <main+0xdc>)
 8004a2c:	f003 fb31 	bl	8008092 <HAL_GPIO_TogglePin>
//	  APP_LOG(TS_ON, VLEVEL_M, "counter: %d\r\n", counter);
	  counter = 0;
 8004a30:	4b17      	ldr	r3, [pc, #92]	; (8004a90 <main+0xd8>)
 8004a32:	2200      	movs	r2, #0
 8004a34:	601a      	str	r2, [r3, #0]
	}
    /* USER CODE END WHILE */
    MX_LoRaWAN_Process();
 8004a36:	f00a f817 	bl	800ea68 <MX_LoRaWAN_Process>


//   long devEUIss = LmHandlerGetTxPower(&devEUIp);
LmHandlerSend(&triggerRssi, feedbackConfirm, 0, false);
 8004a3a:	7ff9      	ldrb	r1, [r7, #31]
 8004a3c:	4638      	mov	r0, r7
 8004a3e:	2300      	movs	r3, #0
 8004a40:	2200      	movs	r2, #0
 8004a42:	f00c fac5 	bl	8010fd0 <LmHandlerSend>

//HAL_Delay(1000);
   SUBGRF_GetPacketStatus(&pktStatus);
 8004a46:	f107 0308 	add.w	r3, r7, #8
 8004a4a:	4618      	mov	r0, r3
 8004a4c:	f01a fad4 	bl	801eff8 <SUBGRF_GetPacketStatus>

   if(counter%10 == 0){
 8004a50:	4b0f      	ldr	r3, [pc, #60]	; (8004a90 <main+0xd8>)
 8004a52:	6819      	ldr	r1, [r3, #0]
 8004a54:	4b10      	ldr	r3, [pc, #64]	; (8004a98 <main+0xe0>)
 8004a56:	fb83 2301 	smull	r2, r3, r3, r1
 8004a5a:	109a      	asrs	r2, r3, #2
 8004a5c:	17cb      	asrs	r3, r1, #31
 8004a5e:	1ad2      	subs	r2, r2, r3
 8004a60:	4613      	mov	r3, r2
 8004a62:	009b      	lsls	r3, r3, #2
 8004a64:	4413      	add	r3, r2
 8004a66:	005b      	lsls	r3, r3, #1
 8004a68:	1aca      	subs	r2, r1, r3
 8004a6a:	2a00      	cmp	r2, #0
 8004a6c:	d1ce      	bne.n	8004a0c <main+0x54>
	  APP_LOG(TS_ON, VLEVEL_M, "Return Value: %d\r\n", pktStatus.Params.LoRa.RssiPkt);
 8004a6e:	f997 3014 	ldrsb.w	r3, [r7, #20]
 8004a72:	9300      	str	r3, [sp, #0]
 8004a74:	4b09      	ldr	r3, [pc, #36]	; (8004a9c <main+0xe4>)
 8004a76:	2201      	movs	r2, #1
 8004a78:	2100      	movs	r1, #0
 8004a7a:	2002      	movs	r0, #2
 8004a7c:	f01b fd08 	bl	8020490 <UTIL_ADV_TRACE_COND_FSend>
	if ( counter++ > 1000 ) {
 8004a80:	e7c4      	b.n	8004a0c <main+0x54>
 8004a82:	bf00      	nop
 8004a84:	08021c98 	.word	0x08021c98
 8004a88:	08021cac 	.word	0x08021cac
 8004a8c:	200006c8 	.word	0x200006c8
 8004a90:	20000258 	.word	0x20000258
 8004a94:	48000400 	.word	0x48000400
 8004a98:	66666667 	.word	0x66666667
 8004a9c:	08021cc0 	.word	0x08021cc0

08004aa0 <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8004aa0:	b580      	push	{r7, lr}
 8004aa2:	b09a      	sub	sp, #104	; 0x68
 8004aa4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8004aa6:	f107 0320 	add.w	r3, r7, #32
 8004aaa:	2248      	movs	r2, #72	; 0x48
 8004aac:	2100      	movs	r1, #0
 8004aae:	4618      	mov	r0, r3
 8004ab0:	f01c f810 	bl	8020ad4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8004ab4:	1d3b      	adds	r3, r7, #4
 8004ab6:	2200      	movs	r2, #0
 8004ab8:	601a      	str	r2, [r3, #0]
 8004aba:	605a      	str	r2, [r3, #4]
 8004abc:	609a      	str	r2, [r3, #8]
 8004abe:	60da      	str	r2, [r3, #12]
 8004ac0:	611a      	str	r2, [r3, #16]
 8004ac2:	615a      	str	r2, [r3, #20]
 8004ac4:	619a      	str	r2, [r3, #24]

  /** Configure LSE Drive Capability
  */
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8004ac6:	2000      	movs	r0, #0
 8004ac8:	f7ff ff2a 	bl	8004920 <LL_RCC_LSE_SetDriveCapability>
  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8004acc:	4b23      	ldr	r3, [pc, #140]	; (8004b5c <_Z18SystemClock_Configv+0xbc>)
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8004ad4:	4a21      	ldr	r2, [pc, #132]	; (8004b5c <_Z18SystemClock_Configv+0xbc>)
 8004ad6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004ada:	6013      	str	r3, [r2, #0]
 8004adc:	4b1f      	ldr	r3, [pc, #124]	; (8004b5c <_Z18SystemClock_Configv+0xbc>)
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8004ae4:	603b      	str	r3, [r7, #0]
 8004ae6:	683b      	ldr	r3, [r7, #0]
  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 8004ae8:	2324      	movs	r3, #36	; 0x24
 8004aea:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8004aec:	2381      	movs	r3, #129	; 0x81
 8004aee:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8004af0:	2301      	movs	r3, #1
 8004af2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 8004af4:	2300      	movs	r3, #0
 8004af6:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_11;
 8004af8:	23b0      	movs	r3, #176	; 0xb0
 8004afa:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8004afc:	2300      	movs	r3, #0
 8004afe:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8004b00:	f107 0320 	add.w	r3, r7, #32
 8004b04:	4618      	mov	r0, r3
 8004b06:	f005 fee5 	bl	800a8d4 <HAL_RCC_OscConfig>
 8004b0a:	4603      	mov	r3, r0
 8004b0c:	2b00      	cmp	r3, #0
 8004b0e:	bf14      	ite	ne
 8004b10:	2301      	movne	r3, #1
 8004b12:	2300      	moveq	r3, #0
 8004b14:	b2db      	uxtb	r3, r3
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	d001      	beq.n	8004b1e <_Z18SystemClock_Configv+0x7e>
  {
    Error_Handler();
 8004b1a:	f000 f821 	bl	8004b60 <Error_Handler>
  }
  /** Configure the SYSCLKSource, HCLK, PCLK1 and PCLK2 clocks dividers
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK3|RCC_CLOCKTYPE_HCLK
 8004b1e:	234f      	movs	r3, #79	; 0x4f
 8004b20:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_SYSCLK|RCC_CLOCKTYPE_PCLK1
                              |RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8004b22:	2300      	movs	r3, #0
 8004b24:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8004b26:	2300      	movs	r3, #0
 8004b28:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8004b2a:	2300      	movs	r3, #0
 8004b2c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8004b2e:	2300      	movs	r3, #0
 8004b30:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.AHBCLK3Divider = RCC_SYSCLK_DIV1;
 8004b32:	2300      	movs	r3, #0
 8004b34:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8004b36:	1d3b      	adds	r3, r7, #4
 8004b38:	2102      	movs	r1, #2
 8004b3a:	4618      	mov	r0, r3
 8004b3c:	f006 fa64 	bl	800b008 <HAL_RCC_ClockConfig>
 8004b40:	4603      	mov	r3, r0
 8004b42:	2b00      	cmp	r3, #0
 8004b44:	bf14      	ite	ne
 8004b46:	2301      	movne	r3, #1
 8004b48:	2300      	moveq	r3, #0
 8004b4a:	b2db      	uxtb	r3, r3
 8004b4c:	2b00      	cmp	r3, #0
 8004b4e:	d001      	beq.n	8004b54 <_Z18SystemClock_Configv+0xb4>
  {
    Error_Handler();
 8004b50:	f000 f806 	bl	8004b60 <Error_Handler>
  }
}
 8004b54:	bf00      	nop
 8004b56:	3768      	adds	r7, #104	; 0x68
 8004b58:	46bd      	mov	sp, r7
 8004b5a:	bd80      	pop	{r7, pc}
 8004b5c:	58000400 	.word	0x58000400

08004b60 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004b60:	b480      	push	{r7}
 8004b62:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8004b64:	b672      	cpsid	i
}
 8004b66:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8004b68:	e7fe      	b.n	8004b68 <Error_Handler+0x8>
	...

08004b6c <_Z41__static_initialization_and_destruction_0ii>:
	}
  /* USER CODE END Error_Handler_Debug */
}
 8004b6c:	b580      	push	{r7, lr}
 8004b6e:	b082      	sub	sp, #8
 8004b70:	af00      	add	r7, sp, #0
 8004b72:	6078      	str	r0, [r7, #4]
 8004b74:	6039      	str	r1, [r7, #0]
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	2b01      	cmp	r3, #1
 8004b7a:	d10a      	bne.n	8004b92 <_Z41__static_initialization_and_destruction_0ii+0x26>
 8004b7c:	683b      	ldr	r3, [r7, #0]
 8004b7e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004b82:	4293      	cmp	r3, r2
 8004b84:	d105      	bne.n	8004b92 <_Z41__static_initialization_and_destruction_0ii+0x26>
Adafruit_BME680 bme; // I2C
 8004b86:	4805      	ldr	r0, [pc, #20]	; (8004b9c <_Z41__static_initialization_and_destruction_0ii+0x30>)
 8004b88:	f7fd f908 	bl	8001d9c <_ZN15Adafruit_BME680C1Ev>
SFE_UBLOX_GPS myGPS;
 8004b8c:	4804      	ldr	r0, [pc, #16]	; (8004ba0 <_Z41__static_initialization_and_destruction_0ii+0x34>)
 8004b8e:	f7fd f94f 	bl	8001e30 <_ZN13SFE_UBLOX_GPSC1Ev>
}
 8004b92:	bf00      	nop
 8004b94:	3708      	adds	r7, #8
 8004b96:	46bd      	mov	sp, r7
 8004b98:	bd80      	pop	{r7, pc}
 8004b9a:	bf00      	nop
 8004b9c:	2000025c 	.word	0x2000025c
 8004ba0:	2000032c 	.word	0x2000032c

08004ba4 <_GLOBAL__sub_I_counter>:
 8004ba4:	b580      	push	{r7, lr}
 8004ba6:	af00      	add	r7, sp, #0
 8004ba8:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8004bac:	2001      	movs	r0, #1
 8004bae:	f7ff ffdd 	bl	8004b6c <_Z41__static_initialization_and_destruction_0ii>
 8004bb2:	bd80      	pop	{r7, pc}

08004bb4 <LL_RCC_EnableRTC>:
  * @brief  Enable RTC
  * @rmtoll BDCR         RTCEN         LL_RCC_EnableRTC
  * @retval None
  */
__STATIC_INLINE void LL_RCC_EnableRTC(void)
{
 8004bb4:	b480      	push	{r7}
 8004bb6:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_RTCEN);
 8004bb8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004bbc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004bc0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004bc4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004bc8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8004bcc:	bf00      	nop
 8004bce:	46bd      	mov	sp, r7
 8004bd0:	bc80      	pop	{r7}
 8004bd2:	4770      	bx	lr

08004bd4 <LL_APB1_GRP1_EnableClock>:
{
 8004bd4:	b480      	push	{r7}
 8004bd6:	b085      	sub	sp, #20
 8004bd8:	af00      	add	r7, sp, #0
 8004bda:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 8004bdc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004be0:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8004be2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	4313      	orrs	r3, r2
 8004bea:	658b      	str	r3, [r1, #88]	; 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8004bec:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004bf0:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	4013      	ands	r3, r2
 8004bf6:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8004bf8:	68fb      	ldr	r3, [r7, #12]
}
 8004bfa:	bf00      	nop
 8004bfc:	3714      	adds	r7, #20
 8004bfe:	46bd      	mov	sp, r7
 8004c00:	bc80      	pop	{r7}
 8004c02:	4770      	bx	lr

08004c04 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 8004c04:	b580      	push	{r7, lr}
 8004c06:	b08c      	sub	sp, #48	; 0x30
 8004c08:	af00      	add	r7, sp, #0
  RTC_AlarmTypeDef sAlarm = {0};
 8004c0a:	1d3b      	adds	r3, r7, #4
 8004c0c:	222c      	movs	r2, #44	; 0x2c
 8004c0e:	2100      	movs	r1, #0
 8004c10:	4618      	mov	r0, r3
 8004c12:	f01b ff5f 	bl	8020ad4 <memset>

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8004c16:	4b22      	ldr	r3, [pc, #136]	; (8004ca0 <MX_RTC_Init+0x9c>)
 8004c18:	4a22      	ldr	r2, [pc, #136]	; (8004ca4 <MX_RTC_Init+0xa0>)
 8004c1a:	601a      	str	r2, [r3, #0]
  hrtc.Init.AsynchPrediv = RTC_PREDIV_A;
 8004c1c:	4b20      	ldr	r3, [pc, #128]	; (8004ca0 <MX_RTC_Init+0x9c>)
 8004c1e:	221f      	movs	r2, #31
 8004c20:	609a      	str	r2, [r3, #8]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8004c22:	4b1f      	ldr	r3, [pc, #124]	; (8004ca0 <MX_RTC_Init+0x9c>)
 8004c24:	2200      	movs	r2, #0
 8004c26:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8004c28:	4b1d      	ldr	r3, [pc, #116]	; (8004ca0 <MX_RTC_Init+0x9c>)
 8004c2a:	2200      	movs	r2, #0
 8004c2c:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8004c2e:	4b1c      	ldr	r3, [pc, #112]	; (8004ca0 <MX_RTC_Init+0x9c>)
 8004c30:	2200      	movs	r2, #0
 8004c32:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8004c34:	4b1a      	ldr	r3, [pc, #104]	; (8004ca0 <MX_RTC_Init+0x9c>)
 8004c36:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8004c3a:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
 8004c3c:	4b18      	ldr	r3, [pc, #96]	; (8004ca0 <MX_RTC_Init+0x9c>)
 8004c3e:	2200      	movs	r2, #0
 8004c40:	621a      	str	r2, [r3, #32]
  hrtc.Init.BinMode = RTC_BINARY_ONLY;
 8004c42:	4b17      	ldr	r3, [pc, #92]	; (8004ca0 <MX_RTC_Init+0x9c>)
 8004c44:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004c48:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8004c4a:	4815      	ldr	r0, [pc, #84]	; (8004ca0 <MX_RTC_Init+0x9c>)
 8004c4c:	f006 fede 	bl	800ba0c <HAL_RTC_Init>
 8004c50:	4603      	mov	r3, r0
 8004c52:	2b00      	cmp	r3, #0
 8004c54:	d001      	beq.n	8004c5a <MX_RTC_Init+0x56>
  {
    Error_Handler();
 8004c56:	f7ff ff83 	bl	8004b60 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  if (HAL_RTCEx_SetSSRU_IT(&hrtc) != HAL_OK)
 8004c5a:	4811      	ldr	r0, [pc, #68]	; (8004ca0 <MX_RTC_Init+0x9c>)
 8004c5c:	f007 f9b8 	bl	800bfd0 <HAL_RTCEx_SetSSRU_IT>
 8004c60:	4603      	mov	r3, r0
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	d001      	beq.n	8004c6a <MX_RTC_Init+0x66>
  {
    Error_Handler();
 8004c66:	f7ff ff7b 	bl	8004b60 <Error_Handler>
  }
  /** Enable the Alarm A
  */
  sAlarm.BinaryAutoClr = RTC_ALARMSUBSECONDBIN_AUTOCLR_NO;
 8004c6a:	2300      	movs	r3, #0
 8004c6c:	623b      	str	r3, [r7, #32]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 8004c6e:	2300      	movs	r3, #0
 8004c70:	60bb      	str	r3, [r7, #8]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 8004c72:	2300      	movs	r3, #0
 8004c74:	61bb      	str	r3, [r7, #24]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDBINMASK_NONE;
 8004c76:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 8004c7a:	61fb      	str	r3, [r7, #28]
  sAlarm.Alarm = RTC_ALARM_A;
 8004c7c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004c80:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8004c82:	1d3b      	adds	r3, r7, #4
 8004c84:	2201      	movs	r2, #1
 8004c86:	4619      	mov	r1, r3
 8004c88:	4805      	ldr	r0, [pc, #20]	; (8004ca0 <MX_RTC_Init+0x9c>)
 8004c8a:	f006 ff39 	bl	800bb00 <HAL_RTC_SetAlarm_IT>
 8004c8e:	4603      	mov	r3, r0
 8004c90:	2b00      	cmp	r3, #0
 8004c92:	d001      	beq.n	8004c98 <MX_RTC_Init+0x94>
  {
    Error_Handler();
 8004c94:	f7ff ff64 	bl	8004b60 <Error_Handler>
  }

}
 8004c98:	bf00      	nop
 8004c9a:	3730      	adds	r7, #48	; 0x30
 8004c9c:	46bd      	mov	sp, r7
 8004c9e:	bd80      	pop	{r7, pc}
 8004ca0:	20001d48 	.word	0x20001d48
 8004ca4:	40002800 	.word	0x40002800

08004ca8 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8004ca8:	b580      	push	{r7, lr}
 8004caa:	b090      	sub	sp, #64	; 0x40
 8004cac:	af00      	add	r7, sp, #0
 8004cae:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8004cb0:	f107 0308 	add.w	r3, r7, #8
 8004cb4:	2238      	movs	r2, #56	; 0x38
 8004cb6:	2100      	movs	r1, #0
 8004cb8:	4618      	mov	r0, r3
 8004cba:	f01b ff0b 	bl	8020ad4 <memset>
  if(rtcHandle->Instance==RTC)
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	4a16      	ldr	r2, [pc, #88]	; (8004d1c <HAL_RTC_MspInit+0x74>)
 8004cc4:	4293      	cmp	r3, r2
 8004cc6:	d125      	bne.n	8004d14 <HAL_RTC_MspInit+0x6c>
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
  /** Initializes the peripherals clocks
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8004cc8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004ccc:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8004cce:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004cd2:	63fb      	str	r3, [r7, #60]	; 0x3c

    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8004cd4:	f107 0308 	add.w	r3, r7, #8
 8004cd8:	4618      	mov	r0, r3
 8004cda:	f006 fd7d 	bl	800b7d8 <HAL_RCCEx_PeriphCLKConfig>
 8004cde:	4603      	mov	r3, r0
 8004ce0:	2b00      	cmp	r3, #0
 8004ce2:	d001      	beq.n	8004ce8 <HAL_RTC_MspInit+0x40>
    {
      Error_Handler();
 8004ce4:	f7ff ff3c 	bl	8004b60 <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 8004ce8:	f7ff ff64 	bl	8004bb4 <LL_RCC_EnableRTC>
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 8004cec:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8004cf0:	f7ff ff70 	bl	8004bd4 <LL_APB1_GRP1_EnableClock>

    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(TAMP_STAMP_LSECSS_SSRU_IRQn, 0, 0);
 8004cf4:	2200      	movs	r2, #0
 8004cf6:	2100      	movs	r1, #0
 8004cf8:	2002      	movs	r0, #2
 8004cfa:	f002 fafc 	bl	80072f6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TAMP_STAMP_LSECSS_SSRU_IRQn);
 8004cfe:	2002      	movs	r0, #2
 8004d00:	f002 fb13 	bl	800732a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(RTC_Alarm_IRQn, 0, 0);
 8004d04:	2200      	movs	r2, #0
 8004d06:	2100      	movs	r1, #0
 8004d08:	202a      	movs	r0, #42	; 0x2a
 8004d0a:	f002 faf4 	bl	80072f6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 8004d0e:	202a      	movs	r0, #42	; 0x2a
 8004d10:	f002 fb0b 	bl	800732a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 8004d14:	bf00      	nop
 8004d16:	3740      	adds	r7, #64	; 0x40
 8004d18:	46bd      	mov	sp, r7
 8004d1a:	bd80      	pop	{r7, pc}
 8004d1c:	40002800 	.word	0x40002800

08004d20 <LL_PWR_ClearFlag_C1STOP_C1STB>:
  * @brief  Clear standby and stop flags for CPU1
  * @rmtoll EXTSCR       C1CSSF        LL_PWR_ClearFlag_C1STOP_C1STB
  * @retval None
  */
__STATIC_INLINE void LL_PWR_ClearFlag_C1STOP_C1STB(void)
{
 8004d20:	b480      	push	{r7}
 8004d22:	af00      	add	r7, sp, #0
  WRITE_REG(PWR->EXTSCR, PWR_EXTSCR_C1CSSF);
 8004d24:	4b03      	ldr	r3, [pc, #12]	; (8004d34 <LL_PWR_ClearFlag_C1STOP_C1STB+0x14>)
 8004d26:	2201      	movs	r2, #1
 8004d28:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
}
 8004d2c:	bf00      	nop
 8004d2e:	46bd      	mov	sp, r7
 8004d30:	bc80      	pop	{r7}
 8004d32:	4770      	bx	lr
 8004d34:	58000400 	.word	0x58000400

08004d38 <PWR_EnterOffMode>:
/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/

void PWR_EnterOffMode(void)
{
 8004d38:	b480      	push	{r7}
 8004d3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EnterOffMode_1 */

  /* USER CODE END EnterOffMode_1 */
}
 8004d3c:	bf00      	nop
 8004d3e:	46bd      	mov	sp, r7
 8004d40:	bc80      	pop	{r7}
 8004d42:	4770      	bx	lr

08004d44 <PWR_ExitOffMode>:

void PWR_ExitOffMode(void)
{
 8004d44:	b480      	push	{r7}
 8004d46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ExitOffMode_1 */

  /* USER CODE END ExitOffMode_1 */
}
 8004d48:	bf00      	nop
 8004d4a:	46bd      	mov	sp, r7
 8004d4c:	bc80      	pop	{r7}
 8004d4e:	4770      	bx	lr

08004d50 <PWR_EnterStopMode>:

void PWR_EnterStopMode(void)
{
 8004d50:	b580      	push	{r7, lr}
 8004d52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EnterStopMode_1 */

  /* USER CODE END EnterStopMode_1 */
  /* Suspend sysTick : work around for degugger problem in dual core (tickets 71085,  72038, 71087 ) */
  HAL_SuspendTick();
 8004d54:	f001 fa02 	bl	800615c <HAL_SuspendTick>
  /* Clear Status Flag before entering STOP/STANDBY Mode */
  LL_PWR_ClearFlag_C1STOP_C1STB();
 8004d58:	f7ff ffe2 	bl	8004d20 <LL_PWR_ClearFlag_C1STOP_C1STB>

  /* USER CODE BEGIN EnterStopMode_2 */

  /* USER CODE END EnterStopMode_2 */
  HAL_PWREx_EnterSTOP2Mode(PWR_STOPENTRY_WFI);
 8004d5c:	2001      	movs	r0, #1
 8004d5e:	f005 faa9 	bl	800a2b4 <HAL_PWREx_EnterSTOP2Mode>
  /* USER CODE BEGIN EnterStopMode_3 */

  /* USER CODE END EnterStopMode_3 */
}
 8004d62:	bf00      	nop
 8004d64:	bd80      	pop	{r7, pc}

08004d66 <PWR_ExitStopMode>:

void PWR_ExitStopMode(void)
{
 8004d66:	b580      	push	{r7, lr}
 8004d68:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ExitStopMode_1 */

  /* USER CODE END ExitStopMode_1 */
  /* Resume sysTick : work around for degugger problem in dual core */
  HAL_ResumeTick();
 8004d6a:	f001 fa05 	bl	8006178 <HAL_ResumeTick>
    ADC interface
    DAC interface USARTx, TIMx, i2Cx, SPIx
    SRAM ctrls, DMAx, DMAMux, AES, RNG, HSEM  */

  /* Resume not retained USARTx and DMA */
  vcom_Resume();
 8004d6e:	f001 f929 	bl	8005fc4 <vcom_Resume>
  /* USER CODE BEGIN ExitStopMode_2 */

  /* USER CODE END ExitStopMode_2 */
}
 8004d72:	bf00      	nop
 8004d74:	bd80      	pop	{r7, pc}

08004d76 <PWR_EnterSleepMode>:

void PWR_EnterSleepMode(void)
{
 8004d76:	b580      	push	{r7, lr}
 8004d78:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EnterSleepMode_1 */

  /* USER CODE END EnterSleepMode_1 */
  /* Suspend sysTick */
  HAL_SuspendTick();
 8004d7a:	f001 f9ef 	bl	800615c <HAL_SuspendTick>
  /* USER CODE BEGIN EnterSleepMode_2 */

  /* USER CODE END EnterSleepMode_2 */
  HAL_PWR_EnterSLEEPMode(PWR_MAINREGULATOR_ON, PWR_SLEEPENTRY_WFI);
 8004d7e:	2101      	movs	r1, #1
 8004d80:	2000      	movs	r0, #0
 8004d82:	f005 fa13 	bl	800a1ac <HAL_PWR_EnterSLEEPMode>
  /* USER CODE BEGIN EnterSleepMode_3 */

  /* USER CODE END EnterSleepMode_3 */
}
 8004d86:	bf00      	nop
 8004d88:	bd80      	pop	{r7, pc}

08004d8a <PWR_ExitSleepMode>:

void PWR_ExitSleepMode(void)
{
 8004d8a:	b580      	push	{r7, lr}
 8004d8c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ExitSleepMode_1 */

  /* USER CODE END ExitSleepMode_1 */
  /* Suspend sysTick */
  HAL_ResumeTick();
 8004d8e:	f001 f9f3 	bl	8006178 <HAL_ResumeTick>

  /* USER CODE BEGIN ExitSleepMode_2 */

  /* USER CODE END ExitSleepMode_2 */
}
 8004d92:	bf00      	nop
 8004d94:	bd80      	pop	{r7, pc}

08004d96 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004d96:	b480      	push	{r7}
 8004d98:	af00      	add	r7, sp, #0
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004d9a:	bf00      	nop
 8004d9c:	46bd      	mov	sp, r7
 8004d9e:	bc80      	pop	{r7}
 8004da0:	4770      	bx	lr

08004da2 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004da2:	b480      	push	{r7}
 8004da4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8004da6:	e7fe      	b.n	8004da6 <NMI_Handler+0x4>

08004da8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004da8:	b480      	push	{r7}
 8004daa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004dac:	e7fe      	b.n	8004dac <HardFault_Handler+0x4>

08004dae <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004dae:	b480      	push	{r7}
 8004db0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004db2:	e7fe      	b.n	8004db2 <MemManage_Handler+0x4>

08004db4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004db4:	b480      	push	{r7}
 8004db6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004db8:	e7fe      	b.n	8004db8 <BusFault_Handler+0x4>

08004dba <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004dba:	b480      	push	{r7}
 8004dbc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004dbe:	e7fe      	b.n	8004dbe <UsageFault_Handler+0x4>

08004dc0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004dc0:	b480      	push	{r7}
 8004dc2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004dc4:	bf00      	nop
 8004dc6:	46bd      	mov	sp, r7
 8004dc8:	bc80      	pop	{r7}
 8004dca:	4770      	bx	lr

08004dcc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004dcc:	b480      	push	{r7}
 8004dce:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004dd0:	bf00      	nop
 8004dd2:	46bd      	mov	sp, r7
 8004dd4:	bc80      	pop	{r7}
 8004dd6:	4770      	bx	lr

08004dd8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004dd8:	b480      	push	{r7}
 8004dda:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004ddc:	bf00      	nop
 8004dde:	46bd      	mov	sp, r7
 8004de0:	bc80      	pop	{r7}
 8004de2:	4770      	bx	lr

08004de4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004de4:	b580      	push	{r7, lr}
 8004de6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004de8:	f001 f9a6 	bl	8006138 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004dec:	bf00      	nop
 8004dee:	bd80      	pop	{r7, pc}

08004df0 <TAMP_STAMP_LSECSS_SSRU_IRQHandler>:

/**
  * @brief This function handles RTC Tamper, RTC TimeStamp, LSECSS and RTC SSRU Interrupts.
  */
void TAMP_STAMP_LSECSS_SSRU_IRQHandler(void)
{
 8004df0:	b580      	push	{r7, lr}
 8004df2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TAMP_STAMP_LSECSS_SSRU_IRQn 0 */

  /* USER CODE END TAMP_STAMP_LSECSS_SSRU_IRQn 0 */
  HAL_RTCEx_SSRUIRQHandler(&hrtc);
 8004df4:	4802      	ldr	r0, [pc, #8]	; (8004e00 <TAMP_STAMP_LSECSS_SSRU_IRQHandler+0x10>)
 8004df6:	f007 f927 	bl	800c048 <HAL_RTCEx_SSRUIRQHandler>
  /* USER CODE BEGIN TAMP_STAMP_LSECSS_SSRU_IRQn 1 */

  /* USER CODE END TAMP_STAMP_LSECSS_SSRU_IRQn 1 */
}
 8004dfa:	bf00      	nop
 8004dfc:	bd80      	pop	{r7, pc}
 8004dfe:	bf00      	nop
 8004e00:	20001d48 	.word	0x20001d48

08004e04 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI Line 0 Interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8004e04:	b580      	push	{r7, lr}
 8004e06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8004e08:	2001      	movs	r0, #1
 8004e0a:	f003 f95b 	bl	80080c4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8004e0e:	bf00      	nop
 8004e10:	bd80      	pop	{r7, pc}

08004e12 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI Line 1 Interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8004e12:	b580      	push	{r7, lr}
 8004e14:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 8004e16:	2002      	movs	r0, #2
 8004e18:	f003 f954 	bl	80080c4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8004e1c:	bf00      	nop
 8004e1e:	bd80      	pop	{r7, pc}

08004e20 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 Channel 1 Interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8004e20:	b580      	push	{r7, lr}
 8004e22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 8004e24:	4802      	ldr	r0, [pc, #8]	; (8004e30 <DMA1_Channel1_IRQHandler+0x10>)
 8004e26:	f002 fd17 	bl	8007858 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8004e2a:	bf00      	nop
 8004e2c:	bd80      	pop	{r7, pc}
 8004e2e:	bf00      	nop
 8004e30:	20001ce8 	.word	0x20001ce8

08004e34 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 Channel 2 Interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8004e34:	b580      	push	{r7, lr}
 8004e36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 8004e38:	4802      	ldr	r0, [pc, #8]	; (8004e44 <DMA1_Channel2_IRQHandler+0x10>)
 8004e3a:	f002 fd0d 	bl	8007858 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8004e3e:	bf00      	nop
 8004e40:	bd80      	pop	{r7, pc}
 8004e42:	bf00      	nop
 8004e44:	20001c88 	.word	0x20001c88

08004e48 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 Channel 5 Interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8004e48:	b580      	push	{r7, lr}
 8004e4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8004e4c:	4802      	ldr	r0, [pc, #8]	; (8004e58 <DMA1_Channel5_IRQHandler+0x10>)
 8004e4e:	f002 fd03 	bl	8007858 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 8004e52:	bf00      	nop
 8004e54:	bd80      	pop	{r7, pc}
 8004e56:	bf00      	nop
 8004e58:	20001dd8 	.word	0x20001dd8

08004e5c <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 Event Interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8004e5c:	b580      	push	{r7, lr}
 8004e5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8004e60:	4802      	ldr	r0, [pc, #8]	; (8004e6c <I2C1_EV_IRQHandler+0x10>)
 8004e62:	f003 fcd3 	bl	800880c <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8004e66:	bf00      	nop
 8004e68:	bd80      	pop	{r7, pc}
 8004e6a:	bf00      	nop
 8004e6c:	200002dc 	.word	0x200002dc

08004e70 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 Error Interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 8004e70:	b580      	push	{r7, lr}
 8004e72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8004e74:	4802      	ldr	r0, [pc, #8]	; (8004e80 <I2C1_ER_IRQHandler+0x10>)
 8004e76:	f003 fce3 	bl	8008840 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 8004e7a:	bf00      	nop
 8004e7c:	bd80      	pop	{r7, pc}
 8004e7e:	bf00      	nop
 8004e80:	200002dc 	.word	0x200002dc

08004e84 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 Interrupt.
  */
void USART2_IRQHandler(void)
{
 8004e84:	b580      	push	{r7, lr}
 8004e86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8004e88:	4802      	ldr	r0, [pc, #8]	; (8004e94 <USART2_IRQHandler+0x10>)
 8004e8a:	f008 f96d 	bl	800d168 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8004e8e:	bf00      	nop
 8004e90:	bd80      	pop	{r7, pc}
 8004e92:	bf00      	nop
 8004e94:	20001e38 	.word	0x20001e38

08004e98 <RTC_Alarm_IRQHandler>:

/**
  * @brief This function handles RTC Alarms (A and B) Interrupt.
  */
void RTC_Alarm_IRQHandler(void)
{
 8004e98:	b580      	push	{r7, lr}
 8004e9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Alarm_IRQn 0 */

  /* USER CODE END RTC_Alarm_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 8004e9c:	4802      	ldr	r0, [pc, #8]	; (8004ea8 <RTC_Alarm_IRQHandler+0x10>)
 8004e9e:	f006 ff83 	bl	800bda8 <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_Alarm_IRQn 1 */

  /* USER CODE END RTC_Alarm_IRQn 1 */
}
 8004ea2:	bf00      	nop
 8004ea4:	bd80      	pop	{r7, pc}
 8004ea6:	bf00      	nop
 8004ea8:	20001d48 	.word	0x20001d48

08004eac <SUBGHZ_Radio_IRQHandler>:

/**
  * @brief This function handles SUBGHZ Radio Interrupt.
  */
void SUBGHZ_Radio_IRQHandler(void)
{
 8004eac:	b580      	push	{r7, lr}
 8004eae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SUBGHZ_Radio_IRQn 0 */

  /* USER CODE END SUBGHZ_Radio_IRQn 0 */
  HAL_SUBGHZ_IRQHandler(&hsubghz);
 8004eb0:	4802      	ldr	r0, [pc, #8]	; (8004ebc <SUBGHZ_Radio_IRQHandler+0x10>)
 8004eb2:	f007 fc31 	bl	800c718 <HAL_SUBGHZ_IRQHandler>
  /* USER CODE BEGIN SUBGHZ_Radio_IRQn 1 */

  /* USER CODE END SUBGHZ_Radio_IRQn 1 */
}
 8004eb6:	bf00      	nop
 8004eb8:	bd80      	pop	{r7, pc}
 8004eba:	bf00      	nop
 8004ebc:	20001d80 	.word	0x20001d80

08004ec0 <LL_APB3_GRP1_EnableClock>:
  * @param  Periphs This parameter can be a combination of the following values:
  *         @arg @ref LL_APB3_GRP1_PERIPH_SUBGHZSPI
  * @retval None
  */
__STATIC_INLINE void LL_APB3_GRP1_EnableClock(uint32_t Periphs)
{
 8004ec0:	b480      	push	{r7}
 8004ec2:	b085      	sub	sp, #20
 8004ec4:	af00      	add	r7, sp, #0
 8004ec6:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB3ENR, Periphs);
 8004ec8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004ecc:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8004ece:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	4313      	orrs	r3, r2
 8004ed6:	664b      	str	r3, [r1, #100]	; 0x64
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB3ENR, Periphs);
 8004ed8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004edc:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	4013      	ands	r3, r2
 8004ee2:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8004ee4:	68fb      	ldr	r3, [r7, #12]
}
 8004ee6:	bf00      	nop
 8004ee8:	3714      	adds	r7, #20
 8004eea:	46bd      	mov	sp, r7
 8004eec:	bc80      	pop	{r7}
 8004eee:	4770      	bx	lr

08004ef0 <MX_SUBGHZ_Init>:

SUBGHZ_HandleTypeDef hsubghz;

/* SUBGHZ init function */
void MX_SUBGHZ_Init(void)
{
 8004ef0:	b580      	push	{r7, lr}
 8004ef2:	af00      	add	r7, sp, #0

  hsubghz.Init.BaudratePrescaler = SUBGHZSPI_BAUDRATEPRESCALER_4;
 8004ef4:	4b06      	ldr	r3, [pc, #24]	; (8004f10 <MX_SUBGHZ_Init+0x20>)
 8004ef6:	2208      	movs	r2, #8
 8004ef8:	601a      	str	r2, [r3, #0]
  if (HAL_SUBGHZ_Init(&hsubghz) != HAL_OK)
 8004efa:	4805      	ldr	r0, [pc, #20]	; (8004f10 <MX_SUBGHZ_Init+0x20>)
 8004efc:	f007 f990 	bl	800c220 <HAL_SUBGHZ_Init>
 8004f00:	4603      	mov	r3, r0
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	d001      	beq.n	8004f0a <MX_SUBGHZ_Init+0x1a>
  {
    Error_Handler();
 8004f06:	f7ff fe2b 	bl	8004b60 <Error_Handler>
  }

}
 8004f0a:	bf00      	nop
 8004f0c:	bd80      	pop	{r7, pc}
 8004f0e:	bf00      	nop
 8004f10:	20001d80 	.word	0x20001d80

08004f14 <HAL_SUBGHZ_MspInit>:

void HAL_SUBGHZ_MspInit(SUBGHZ_HandleTypeDef* subghzHandle)
{
 8004f14:	b580      	push	{r7, lr}
 8004f16:	b082      	sub	sp, #8
 8004f18:	af00      	add	r7, sp, #0
 8004f1a:	6078      	str	r0, [r7, #4]

  /* USER CODE BEGIN SUBGHZ_MspInit 0 */

  /* USER CODE END SUBGHZ_MspInit 0 */
    /* SUBGHZ clock enable */
    __HAL_RCC_SUBGHZSPI_CLK_ENABLE();
 8004f1c:	2001      	movs	r0, #1
 8004f1e:	f7ff ffcf 	bl	8004ec0 <LL_APB3_GRP1_EnableClock>

    /* SUBGHZ interrupt Init */
    HAL_NVIC_SetPriority(SUBGHZ_Radio_IRQn, 0, 0);
 8004f22:	2200      	movs	r2, #0
 8004f24:	2100      	movs	r1, #0
 8004f26:	2032      	movs	r0, #50	; 0x32
 8004f28:	f002 f9e5 	bl	80072f6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SUBGHZ_Radio_IRQn);
 8004f2c:	2032      	movs	r0, #50	; 0x32
 8004f2e:	f002 f9fc 	bl	800732a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SUBGHZ_MspInit 1 */

  /* USER CODE END SUBGHZ_MspInit 1 */
}
 8004f32:	bf00      	nop
 8004f34:	3708      	adds	r7, #8
 8004f36:	46bd      	mov	sp, r7
 8004f38:	bd80      	pop	{r7, pc}

08004f3a <LL_RCC_SetClkAfterWakeFromStop>:
{
 8004f3a:	b480      	push	{r7}
 8004f3c:	b083      	sub	sp, #12
 8004f3e:	af00      	add	r7, sp, #0
 8004f40:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_STOPWUCK, Clock);
 8004f42:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004f46:	689b      	ldr	r3, [r3, #8]
 8004f48:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 8004f4c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	4313      	orrs	r3, r2
 8004f54:	608b      	str	r3, [r1, #8]
}
 8004f56:	bf00      	nop
 8004f58:	370c      	adds	r7, #12
 8004f5a:	46bd      	mov	sp, r7
 8004f5c:	bc80      	pop	{r7}
 8004f5e:	4770      	bx	lr

08004f60 <LL_AHB2_GRP1_EnableClock>:
{
 8004f60:	b480      	push	{r7}
 8004f62:	b085      	sub	sp, #20
 8004f64:	af00      	add	r7, sp, #0
 8004f66:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8004f68:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004f6c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004f6e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	4313      	orrs	r3, r2
 8004f76:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8004f78:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004f7c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	4013      	ands	r3, r2
 8004f82:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8004f84:	68fb      	ldr	r3, [r7, #12]
}
 8004f86:	bf00      	nop
 8004f88:	3714      	adds	r7, #20
 8004f8a:	46bd      	mov	sp, r7
 8004f8c:	bc80      	pop	{r7}
 8004f8e:	4770      	bx	lr

08004f90 <LL_AHB2_GRP1_DisableClock>:
{
 8004f90:	b480      	push	{r7}
 8004f92:	b083      	sub	sp, #12
 8004f94:	af00      	add	r7, sp, #0
 8004f96:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->AHB2ENR, Periphs);
 8004f98:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004f9c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	43db      	mvns	r3, r3
 8004fa2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004fa6:	4013      	ands	r3, r2
 8004fa8:	64cb      	str	r3, [r1, #76]	; 0x4c
}
 8004faa:	bf00      	nop
 8004fac:	370c      	adds	r7, #12
 8004fae:	46bd      	mov	sp, r7
 8004fb0:	bc80      	pop	{r7}
 8004fb2:	4770      	bx	lr

08004fb4 <LL_FLASH_GetUDN>:
/**
  * @brief  Return the Unique Device Number
  * @retval Values between Min_Data=0x00000000 and Max_Data=0xFFFFFFFF
  */
__STATIC_INLINE uint32_t LL_FLASH_GetUDN(void)
{
 8004fb4:	b480      	push	{r7}
 8004fb6:	af00      	add	r7, sp, #0
  return (READ_REG(*((uint32_t *)UID64_BASE)));
 8004fb8:	4b02      	ldr	r3, [pc, #8]	; (8004fc4 <LL_FLASH_GetUDN+0x10>)
 8004fba:	681b      	ldr	r3, [r3, #0]
}
 8004fbc:	4618      	mov	r0, r3
 8004fbe:	46bd      	mov	sp, r7
 8004fc0:	bc80      	pop	{r7}
 8004fc2:	4770      	bx	lr
 8004fc4:	1fff7580 	.word	0x1fff7580

08004fc8 <LL_FLASH_GetDeviceID>:
  * @brief  Return the Device ID
  *         For STM32WLxxxx devices, the device ID is 0x15
  * @retval Values between Min_Data=0x00 and Max_Data=0xFF (ex: Device ID is 0x15)
  */
__STATIC_INLINE uint32_t LL_FLASH_GetDeviceID(void)
{
 8004fc8:	b480      	push	{r7}
 8004fca:	af00      	add	r7, sp, #0
  return ((READ_REG(*((uint32_t *)UID64_BASE + 1U))) & 0x000000FFU);
 8004fcc:	4b03      	ldr	r3, [pc, #12]	; (8004fdc <LL_FLASH_GetDeviceID+0x14>)
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	b2db      	uxtb	r3, r3
}
 8004fd2:	4618      	mov	r0, r3
 8004fd4:	46bd      	mov	sp, r7
 8004fd6:	bc80      	pop	{r7}
 8004fd8:	4770      	bx	lr
 8004fda:	bf00      	nop
 8004fdc:	1fff7584 	.word	0x1fff7584

08004fe0 <LL_FLASH_GetSTCompanyID>:
  * @brief  Return the ST Company ID
  * @note   For STM32WLxxxx devices, the ST Company ID is 0x0080E1
  * @retval Values between Min_Data=0x00 and Max_Data=0xFFFFFF (ex: ST Company ID is 0x0080E1)
  */
__STATIC_INLINE uint32_t LL_FLASH_GetSTCompanyID(void)
{
 8004fe0:	b480      	push	{r7}
 8004fe2:	af00      	add	r7, sp, #0
  return (((READ_REG(*((uint32_t *)UID64_BASE + 1U))) >> 8U) & 0x00FFFFFFU);
 8004fe4:	4b03      	ldr	r3, [pc, #12]	; (8004ff4 <LL_FLASH_GetSTCompanyID+0x14>)
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	0a1b      	lsrs	r3, r3, #8
}
 8004fea:	4618      	mov	r0, r3
 8004fec:	46bd      	mov	sp, r7
 8004fee:	bc80      	pop	{r7}
 8004ff0:	4770      	bx	lr
 8004ff2:	bf00      	nop
 8004ff4:	1fff7584 	.word	0x1fff7584

08004ff8 <SystemApp_Init>:
  * @brief initialises the system (dbg pins, trace, mbmux, systiemr, LPM, ...)
  * @param none
  * @retval  none
  */
void SystemApp_Init(void)
{
 8004ff8:	b580      	push	{r7, lr}
 8004ffa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SystemApp_Init_1 */
  printf( "... SystemApp_Init() ... \n" );
 8004ffc:	4811      	ldr	r0, [pc, #68]	; (8005044 <SystemApp_Init+0x4c>)
 8004ffe:	f01b fdf7 	bl	8020bf0 <puts>

  /* USER CODE END SystemApp_Init_1 */

  /* Ensure that MSI is wake-up system clock */
  __HAL_RCC_WAKEUPSTOP_CLK_CONFIG(RCC_STOP_WAKEUPCLOCK_MSI);
 8005002:	2000      	movs	r0, #0
 8005004:	f7ff ff99 	bl	8004f3a <LL_RCC_SetClkAfterWakeFromStop>
  /*Initialises timer and RTC*/
  UTIL_TIMER_Init();
 8005008:	f01a ff96 	bl	801ff38 <UTIL_TIMER_Init>

  Gpio_PreInit();
 800500c:	f000 f92a 	bl	8005264 <Gpio_PreInit>

  /* Configure the debug mode*/
  DBG_Init();
 8005010:	f000 f9ec 	bl	80053ec <DBG_Init>

  /*Initialize the terminal */
  UTIL_ADV_TRACE_Init();
 8005014:	f01b fa20 	bl	8020458 <UTIL_ADV_TRACE_Init>
  UTIL_ADV_TRACE_RegisterTimeStampFunction(TimestampNow);
 8005018:	480b      	ldr	r0, [pc, #44]	; (8005048 <SystemApp_Init+0x50>)
 800501a:	f01b fabb 	bl	8020594 <UTIL_ADV_TRACE_RegisterTimeStampFunction>

  /*Set verbose LEVEL*/
  UTIL_ADV_TRACE_SetVerboseLevel(VERBOSE_LEVEL);
 800501e:	2002      	movs	r0, #2
 8005020:	f01b fac6 	bl	80205b0 <UTIL_ADV_TRACE_SetVerboseLevel>
  /*Initialize the temperature and Battery measurement services */
  SYS_InitMeasurement();
 8005024:	f7ff f82c 	bl	8004080 <SYS_InitMeasurement>

  /*Initialize the Sensors */
  EnvSensors_Init();
 8005028:	f000 fa96 	bl	8005558 <EnvSensors_Init>

  /*Init low power manager*/
  UTIL_LPM_Init();
 800502c:	f01a f9ca 	bl	801f3c4 <UTIL_LPM_Init>
  /* Disable Stand-by mode */
  UTIL_LPM_SetOffMode((1 << CFG_LPM_APPLI_Id), UTIL_LPM_DISABLE);
 8005030:	2101      	movs	r1, #1
 8005032:	2001      	movs	r0, #1
 8005034:	f01a fa06 	bl	801f444 <UTIL_LPM_SetOffMode>
  UTIL_LPM_SetStopMode((1 << CFG_LPM_APPLI_Id), UTIL_LPM_DISABLE);
#elif !defined (LOW_POWER_DISABLE)
#error LOW_POWER_DISABLE not defined
#endif /* LOW_POWER_DISABLE */
  /* USER CODE BEGIN SystemApp_Init_2 */
  printf( "... ENDE ... SystemApp_Init() ... \n" );
 8005038:	4804      	ldr	r0, [pc, #16]	; (800504c <SystemApp_Init+0x54>)
 800503a:	f01b fdd9 	bl	8020bf0 <puts>

  /* USER CODE END SystemApp_Init_2 */
}
 800503e:	bf00      	nop
 8005040:	bd80      	pop	{r7, pc}
 8005042:	bf00      	nop
 8005044:	08021cd4 	.word	0x08021cd4
 8005048:	08005225 	.word	0x08005225
 800504c:	08021cf0 	.word	0x08021cf0

08005050 <UTIL_SEQ_Idle>:
  * @brief redefines __weak function in stm32_seq.c such to enter low power
  * @param none
  * @retval  none
  */
void UTIL_SEQ_Idle(void)
{
 8005050:	b580      	push	{r7, lr}
 8005052:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UTIL_SEQ_Idle_1 */

  /* USER CODE END UTIL_SEQ_Idle_1 */
  UTIL_LPM_EnterLowPower();
 8005054:	f01a fa26 	bl	801f4a4 <UTIL_LPM_EnterLowPower>
  /* USER CODE BEGIN UTIL_SEQ_Idle_2 */

  /* USER CODE END UTIL_SEQ_Idle_2 */
}
 8005058:	bf00      	nop
 800505a:	bd80      	pop	{r7, pc}

0800505c <GetBatteryLevel>:

uint8_t GetBatteryLevel(void)
{
 800505c:	b580      	push	{r7, lr}
 800505e:	b084      	sub	sp, #16
 8005060:	af02      	add	r7, sp, #8
  uint8_t batteryLevel = 0;
 8005062:	2300      	movs	r3, #0
 8005064:	71fb      	strb	r3, [r7, #7]

  /* USER CODE BEGIN GetBatteryLevel_0 */

  /* USER CODE END GetBatteryLevel_0 */

  batteryLevelmV = (uint16_t) SYS_GetBatteryLevel();
 8005066:	f7ff f893 	bl	8004190 <SYS_GetBatteryLevel>
 800506a:	4603      	mov	r3, r0
 800506c:	80bb      	strh	r3, [r7, #4]

  /* Convert batterey level from mV to linea scale: 1 (very low) to 254 (fully charged) */
  if (batteryLevelmV > VDD_BAT)
 800506e:	88bb      	ldrh	r3, [r7, #4]
 8005070:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8005074:	4293      	cmp	r3, r2
 8005076:	d902      	bls.n	800507e <GetBatteryLevel+0x22>
  {
    batteryLevel = LORAWAN_MAX_BAT;
 8005078:	23fe      	movs	r3, #254	; 0xfe
 800507a:	71fb      	strb	r3, [r7, #7]
 800507c:	e014      	b.n	80050a8 <GetBatteryLevel+0x4c>
  }
  else if (batteryLevelmV < VDD_MIN)
 800507e:	88bb      	ldrh	r3, [r7, #4]
 8005080:	f5b3 6fe1 	cmp.w	r3, #1800	; 0x708
 8005084:	d202      	bcs.n	800508c <GetBatteryLevel+0x30>
  {
    batteryLevel = 0;
 8005086:	2300      	movs	r3, #0
 8005088:	71fb      	strb	r3, [r7, #7]
 800508a:	e00d      	b.n	80050a8 <GetBatteryLevel+0x4c>
  }
  else
  {
    batteryLevel = (((uint32_t)(batteryLevelmV - VDD_MIN) * LORAWAN_MAX_BAT) / (VDD_BAT - VDD_MIN));
 800508c:	88bb      	ldrh	r3, [r7, #4]
 800508e:	f5a3 63e1 	sub.w	r3, r3, #1800	; 0x708
 8005092:	461a      	mov	r2, r3
 8005094:	4613      	mov	r3, r2
 8005096:	01db      	lsls	r3, r3, #7
 8005098:	1a9b      	subs	r3, r3, r2
 800509a:	005b      	lsls	r3, r3, #1
 800509c:	461a      	mov	r2, r3
 800509e:	4b09      	ldr	r3, [pc, #36]	; (80050c4 <GetBatteryLevel+0x68>)
 80050a0:	fba3 2302 	umull	r2, r3, r3, r2
 80050a4:	09db      	lsrs	r3, r3, #7
 80050a6:	71fb      	strb	r3, [r7, #7]
  }

  APP_LOG(TS_ON, VLEVEL_M, "VDDA= %d\r\n", batteryLevel);
 80050a8:	79fb      	ldrb	r3, [r7, #7]
 80050aa:	9300      	str	r3, [sp, #0]
 80050ac:	4b06      	ldr	r3, [pc, #24]	; (80050c8 <GetBatteryLevel+0x6c>)
 80050ae:	2201      	movs	r2, #1
 80050b0:	2100      	movs	r1, #0
 80050b2:	2002      	movs	r0, #2
 80050b4:	f01b f9ec 	bl	8020490 <UTIL_ADV_TRACE_COND_FSend>

  /* USER CODE BEGIN GetBatteryLevel_2 */

  /* USER CODE END GetBatteryLevel_2 */

  return batteryLevel;  /* 1 (very low) to 254 (fully charged) */
 80050b8:	79fb      	ldrb	r3, [r7, #7]
}
 80050ba:	4618      	mov	r0, r3
 80050bc:	3708      	adds	r7, #8
 80050be:	46bd      	mov	sp, r7
 80050c0:	bd80      	pop	{r7, pc}
 80050c2:	bf00      	nop
 80050c4:	1b4e81b5 	.word	0x1b4e81b5
 80050c8:	08021d14 	.word	0x08021d14

080050cc <GetTemperatureLevel>:

uint16_t GetTemperatureLevel(void)
{
 80050cc:	b580      	push	{r7, lr}
 80050ce:	b082      	sub	sp, #8
 80050d0:	af00      	add	r7, sp, #0
  uint16_t temperatureLevel = 0;
 80050d2:	2300      	movs	r3, #0
 80050d4:	80fb      	strh	r3, [r7, #6]

  temperatureLevel = (uint16_t)(SYS_GetTemperatureLevel() / 256);
 80050d6:	f7fe ffe1 	bl	800409c <SYS_GetTemperatureLevel>
 80050da:	4603      	mov	r3, r0
 80050dc:	2b00      	cmp	r3, #0
 80050de:	da00      	bge.n	80050e2 <GetTemperatureLevel+0x16>
 80050e0:	33ff      	adds	r3, #255	; 0xff
 80050e2:	121b      	asrs	r3, r3, #8
 80050e4:	b21b      	sxth	r3, r3
 80050e6:	80fb      	strh	r3, [r7, #6]
  /* USER CODE BEGIN GetTemperatureLevel */

  /* USER CODE END GetTemperatureLevel */
  return temperatureLevel;
 80050e8:	88fb      	ldrh	r3, [r7, #6]
}
 80050ea:	4618      	mov	r0, r3
 80050ec:	3708      	adds	r7, #8
 80050ee:	46bd      	mov	sp, r7
 80050f0:	bd80      	pop	{r7, pc}

080050f2 <GetUniqueId>:

void GetUniqueId(uint8_t *id)
{
 80050f2:	b590      	push	{r4, r7, lr}
 80050f4:	b087      	sub	sp, #28
 80050f6:	af00      	add	r7, sp, #0
 80050f8:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN GetUniqueId_1 */

  /* USER CODE END GetUniqueId_1 */
  uint32_t val = 0;
 80050fa:	2300      	movs	r3, #0
 80050fc:	617b      	str	r3, [r7, #20]
  val = LL_FLASH_GetUDN();
 80050fe:	f7ff ff59 	bl	8004fb4 <LL_FLASH_GetUDN>
 8005102:	6178      	str	r0, [r7, #20]
  if (val == 0xFFFFFFFF)  /* Normally this should not happen */
 8005104:	697b      	ldr	r3, [r7, #20]
 8005106:	f1b3 3fff 	cmp.w	r3, #4294967295
 800510a:	d138      	bne.n	800517e <GetUniqueId+0x8c>
  {
    uint32_t ID_1_3_val = HAL_GetUIDw0() + HAL_GetUIDw2();
 800510c:	f001 f842 	bl	8006194 <HAL_GetUIDw0>
 8005110:	4604      	mov	r4, r0
 8005112:	f001 f853 	bl	80061bc <HAL_GetUIDw2>
 8005116:	4603      	mov	r3, r0
 8005118:	4423      	add	r3, r4
 800511a:	613b      	str	r3, [r7, #16]
    uint32_t ID_2_val = HAL_GetUIDw1();
 800511c:	f001 f844 	bl	80061a8 <HAL_GetUIDw1>
 8005120:	60f8      	str	r0, [r7, #12]

    id[7] = (ID_1_3_val) >> 24;
 8005122:	693b      	ldr	r3, [r7, #16]
 8005124:	0e1a      	lsrs	r2, r3, #24
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	3307      	adds	r3, #7
 800512a:	b2d2      	uxtb	r2, r2
 800512c:	701a      	strb	r2, [r3, #0]
    id[6] = (ID_1_3_val) >> 16;
 800512e:	693b      	ldr	r3, [r7, #16]
 8005130:	0c1a      	lsrs	r2, r3, #16
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	3306      	adds	r3, #6
 8005136:	b2d2      	uxtb	r2, r2
 8005138:	701a      	strb	r2, [r3, #0]
    id[5] = (ID_1_3_val) >> 8;
 800513a:	693b      	ldr	r3, [r7, #16]
 800513c:	0a1a      	lsrs	r2, r3, #8
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	3305      	adds	r3, #5
 8005142:	b2d2      	uxtb	r2, r2
 8005144:	701a      	strb	r2, [r3, #0]
    id[4] = (ID_1_3_val);
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	3304      	adds	r3, #4
 800514a:	693a      	ldr	r2, [r7, #16]
 800514c:	b2d2      	uxtb	r2, r2
 800514e:	701a      	strb	r2, [r3, #0]
    id[3] = (ID_2_val) >> 24;
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	0e1a      	lsrs	r2, r3, #24
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	3303      	adds	r3, #3
 8005158:	b2d2      	uxtb	r2, r2
 800515a:	701a      	strb	r2, [r3, #0]
    id[2] = (ID_2_val) >> 16;
 800515c:	68fb      	ldr	r3, [r7, #12]
 800515e:	0c1a      	lsrs	r2, r3, #16
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	3302      	adds	r3, #2
 8005164:	b2d2      	uxtb	r2, r2
 8005166:	701a      	strb	r2, [r3, #0]
    id[1] = (ID_2_val) >> 8;
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	0a1a      	lsrs	r2, r3, #8
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	3301      	adds	r3, #1
 8005170:	b2d2      	uxtb	r2, r2
 8005172:	701a      	strb	r2, [r3, #0]
    id[0] = (ID_2_val);
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	b2da      	uxtb	r2, r3
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	701a      	strb	r2, [r3, #0]
  }

  /* USER CODE BEGIN GetUniqueId_2 */

  /* USER CODE END GetUniqueId_2 */
}
 800517c:	e031      	b.n	80051e2 <GetUniqueId+0xf0>
    id[7] = val & 0xFF;
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	3307      	adds	r3, #7
 8005182:	697a      	ldr	r2, [r7, #20]
 8005184:	b2d2      	uxtb	r2, r2
 8005186:	701a      	strb	r2, [r3, #0]
    id[6] = (val >> 8) & 0xFF;
 8005188:	697b      	ldr	r3, [r7, #20]
 800518a:	0a1a      	lsrs	r2, r3, #8
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	3306      	adds	r3, #6
 8005190:	b2d2      	uxtb	r2, r2
 8005192:	701a      	strb	r2, [r3, #0]
    id[5] = (val >> 16) & 0xFF;
 8005194:	697b      	ldr	r3, [r7, #20]
 8005196:	0c1a      	lsrs	r2, r3, #16
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	3305      	adds	r3, #5
 800519c:	b2d2      	uxtb	r2, r2
 800519e:	701a      	strb	r2, [r3, #0]
    id[4] = (val >> 24) & 0xFF;
 80051a0:	697b      	ldr	r3, [r7, #20]
 80051a2:	0e1a      	lsrs	r2, r3, #24
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	3304      	adds	r3, #4
 80051a8:	b2d2      	uxtb	r2, r2
 80051aa:	701a      	strb	r2, [r3, #0]
    val = LL_FLASH_GetDeviceID();
 80051ac:	f7ff ff0c 	bl	8004fc8 <LL_FLASH_GetDeviceID>
 80051b0:	6178      	str	r0, [r7, #20]
    id[3] = val & 0xFF;
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	3303      	adds	r3, #3
 80051b6:	697a      	ldr	r2, [r7, #20]
 80051b8:	b2d2      	uxtb	r2, r2
 80051ba:	701a      	strb	r2, [r3, #0]
    val = LL_FLASH_GetSTCompanyID();
 80051bc:	f7ff ff10 	bl	8004fe0 <LL_FLASH_GetSTCompanyID>
 80051c0:	6178      	str	r0, [r7, #20]
    id[2] = val & 0xFF;
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	3302      	adds	r3, #2
 80051c6:	697a      	ldr	r2, [r7, #20]
 80051c8:	b2d2      	uxtb	r2, r2
 80051ca:	701a      	strb	r2, [r3, #0]
    id[1] = (val >> 8) & 0xFF;
 80051cc:	697b      	ldr	r3, [r7, #20]
 80051ce:	0a1a      	lsrs	r2, r3, #8
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	3301      	adds	r3, #1
 80051d4:	b2d2      	uxtb	r2, r2
 80051d6:	701a      	strb	r2, [r3, #0]
    id[0] = (val >> 16) & 0xFF;
 80051d8:	697b      	ldr	r3, [r7, #20]
 80051da:	0c1b      	lsrs	r3, r3, #16
 80051dc:	b2da      	uxtb	r2, r3
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	701a      	strb	r2, [r3, #0]
}
 80051e2:	bf00      	nop
 80051e4:	371c      	adds	r7, #28
 80051e6:	46bd      	mov	sp, r7
 80051e8:	bd90      	pop	{r4, r7, pc}

080051ea <GetDevAddr>:

uint32_t GetDevAddr(void)
{
 80051ea:	b590      	push	{r4, r7, lr}
 80051ec:	b083      	sub	sp, #12
 80051ee:	af00      	add	r7, sp, #0
  uint32_t val = 0;
 80051f0:	2300      	movs	r3, #0
 80051f2:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN GetDevAddr_1 */

  /* USER CODE END GetDevAddr_1 */

  val = LL_FLASH_GetUDN();
 80051f4:	f7ff fede 	bl	8004fb4 <LL_FLASH_GetUDN>
 80051f8:	6078      	str	r0, [r7, #4]
  if (val == 0xFFFFFFFF)
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005200:	d10b      	bne.n	800521a <GetDevAddr+0x30>
  {
    val = ((HAL_GetUIDw0()) ^ (HAL_GetUIDw1()) ^ (HAL_GetUIDw2()));
 8005202:	f000 ffc7 	bl	8006194 <HAL_GetUIDw0>
 8005206:	4604      	mov	r4, r0
 8005208:	f000 ffce 	bl	80061a8 <HAL_GetUIDw1>
 800520c:	4603      	mov	r3, r0
 800520e:	405c      	eors	r4, r3
 8005210:	f000 ffd4 	bl	80061bc <HAL_GetUIDw2>
 8005214:	4603      	mov	r3, r0
 8005216:	4063      	eors	r3, r4
 8005218:	607b      	str	r3, [r7, #4]
  }

  /* USER CODE BEGIN GetDevAddr_2 */

  /* USER CODE END GetDevAddr_2 */
  return val;
 800521a:	687b      	ldr	r3, [r7, #4]

}
 800521c:	4618      	mov	r0, r3
 800521e:	370c      	adds	r7, #12
 8005220:	46bd      	mov	sp, r7
 8005222:	bd90      	pop	{r4, r7, pc}

08005224 <TimestampNow>:

/* USER CODE END ExF */

/* Private functions ---------------------------------------------------------*/
static void TimestampNow(uint8_t *buff, uint16_t *size)
{
 8005224:	b580      	push	{r7, lr}
 8005226:	b086      	sub	sp, #24
 8005228:	af02      	add	r7, sp, #8
 800522a:	6078      	str	r0, [r7, #4]
 800522c:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN TimestampNow_1 */

  /* USER CODE END TimestampNow_1 */
  SysTime_t curtime = SysTimeGet();
 800522e:	f107 0308 	add.w	r3, r7, #8
 8005232:	4618      	mov	r0, r3
 8005234:	f01a fa46 	bl	801f6c4 <SysTimeGet>
  tiny_snprintf_like((char *)buff, MAX_TS_SIZE, "%ds%03d:", curtime.Seconds, curtime.SubSeconds);
 8005238:	68bb      	ldr	r3, [r7, #8]
 800523a:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 800523e:	9200      	str	r2, [sp, #0]
 8005240:	4a07      	ldr	r2, [pc, #28]	; (8005260 <TimestampNow+0x3c>)
 8005242:	2110      	movs	r1, #16
 8005244:	6878      	ldr	r0, [r7, #4]
 8005246:	f000 f871 	bl	800532c <tiny_snprintf_like>
  *size = strlen((char *)buff);
 800524a:	6878      	ldr	r0, [r7, #4]
 800524c:	f7fa ff98 	bl	8000180 <strlen>
 8005250:	4603      	mov	r3, r0
 8005252:	b29a      	uxth	r2, r3
 8005254:	683b      	ldr	r3, [r7, #0]
 8005256:	801a      	strh	r2, [r3, #0]
  /* USER CODE BEGIN TimestampNow_2 */

  /* USER CODE END TimestampNow_2 */
}
 8005258:	bf00      	nop
 800525a:	3710      	adds	r7, #16
 800525c:	46bd      	mov	sp, r7
 800525e:	bd80      	pop	{r7, pc}
 8005260:	08021d20 	.word	0x08021d20

08005264 <Gpio_PreInit>:

static void Gpio_PreInit(void)
{
 8005264:	b580      	push	{r7, lr}
 8005266:	b086      	sub	sp, #24
 8005268:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Gpio_PreInit_1 */
  printf( "... ENDE ... Gpio_PreInit() ... \n" );
 800526a:	4824      	ldr	r0, [pc, #144]	; (80052fc <Gpio_PreInit+0x98>)
 800526c:	f01b fcc0 	bl	8020bf0 <puts>

  /* USER CODE END Gpio_PreInit_1 */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005270:	1d3b      	adds	r3, r7, #4
 8005272:	2200      	movs	r2, #0
 8005274:	601a      	str	r2, [r3, #0]
 8005276:	605a      	str	r2, [r3, #4]
 8005278:	609a      	str	r2, [r3, #8]
 800527a:	60da      	str	r2, [r3, #12]
 800527c:	611a      	str	r2, [r3, #16]
  /* Configure all IOs in analog input              */
  /* Except PA143 and PA14 (SWCLK and SWD) for debug*/
  /* PA13 and PA14 are configured in debug_init     */
  /* Configure all GPIO as analog to reduce current consumption on non used IOs */
  /* Enable GPIOs clock */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800527e:	2001      	movs	r0, #1
 8005280:	f7ff fe6e 	bl	8004f60 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8005284:	2002      	movs	r0, #2
 8005286:	f7ff fe6b 	bl	8004f60 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800528a:	2004      	movs	r0, #4
 800528c:	f7ff fe68 	bl	8004f60 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8005290:	2080      	movs	r0, #128	; 0x80
 8005292:	f7ff fe65 	bl	8004f60 <LL_AHB2_GRP1_EnableClock>

  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8005296:	2303      	movs	r3, #3
 8005298:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800529a:	2300      	movs	r3, #0
 800529c:	60fb      	str	r3, [r7, #12]
  /* All GPIOs except debug pins (SWCLK and SWD) */
  GPIO_InitStruct.Pin = GPIO_PIN_All & (~(GPIO_PIN_13 | GPIO_PIN_14));
 800529e:	f649 73ff 	movw	r3, #40959	; 0x9fff
 80052a2:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80052a4:	1d3b      	adds	r3, r7, #4
 80052a6:	4619      	mov	r1, r3
 80052a8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80052ac:	f002 fcac 	bl	8007c08 <HAL_GPIO_Init>

  /* All GPIOs */
  GPIO_InitStruct.Pin = GPIO_PIN_All;
 80052b0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80052b4:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80052b6:	1d3b      	adds	r3, r7, #4
 80052b8:	4619      	mov	r1, r3
 80052ba:	4811      	ldr	r0, [pc, #68]	; (8005300 <Gpio_PreInit+0x9c>)
 80052bc:	f002 fca4 	bl	8007c08 <HAL_GPIO_Init>
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80052c0:	1d3b      	adds	r3, r7, #4
 80052c2:	4619      	mov	r1, r3
 80052c4:	480f      	ldr	r0, [pc, #60]	; (8005304 <Gpio_PreInit+0xa0>)
 80052c6:	f002 fc9f 	bl	8007c08 <HAL_GPIO_Init>
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 80052ca:	1d3b      	adds	r3, r7, #4
 80052cc:	4619      	mov	r1, r3
 80052ce:	480e      	ldr	r0, [pc, #56]	; (8005308 <Gpio_PreInit+0xa4>)
 80052d0:	f002 fc9a 	bl	8007c08 <HAL_GPIO_Init>

  /* Disable GPIOs clock */
  __HAL_RCC_GPIOA_CLK_DISABLE();
 80052d4:	2001      	movs	r0, #1
 80052d6:	f7ff fe5b 	bl	8004f90 <LL_AHB2_GRP1_DisableClock>
  __HAL_RCC_GPIOB_CLK_DISABLE();
 80052da:	2002      	movs	r0, #2
 80052dc:	f7ff fe58 	bl	8004f90 <LL_AHB2_GRP1_DisableClock>
  __HAL_RCC_GPIOC_CLK_DISABLE();
 80052e0:	2004      	movs	r0, #4
 80052e2:	f7ff fe55 	bl	8004f90 <LL_AHB2_GRP1_DisableClock>
  __HAL_RCC_GPIOH_CLK_DISABLE();
 80052e6:	2080      	movs	r0, #128	; 0x80
 80052e8:	f7ff fe52 	bl	8004f90 <LL_AHB2_GRP1_DisableClock>
  /* USER CODE BEGIN Gpio_PreInit_2 */
  printf( "... ENDE ... Gpio_PreInit() ... \n" );
 80052ec:	4803      	ldr	r0, [pc, #12]	; (80052fc <Gpio_PreInit+0x98>)
 80052ee:	f01b fc7f 	bl	8020bf0 <puts>

  /* USER CODE END Gpio_PreInit_2 */
}
 80052f2:	bf00      	nop
 80052f4:	3718      	adds	r7, #24
 80052f6:	46bd      	mov	sp, r7
 80052f8:	bd80      	pop	{r7, pc}
 80052fa:	bf00      	nop
 80052fc:	08021d2c 	.word	0x08021d2c
 8005300:	48000400 	.word	0x48000400
 8005304:	48000800 	.word	0x48000800
 8005308:	48001c00 	.word	0x48001c00

0800530c <UTIL_ADV_TRACE_PreSendHook>:

/* Disable StopMode when traces need to be printed */
void UTIL_ADV_TRACE_PreSendHook(void)
{
 800530c:	b580      	push	{r7, lr}
 800530e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UTIL_ADV_TRACE_PreSendHook_1 */

  /* USER CODE END UTIL_ADV_TRACE_PreSendHook_1 */
  UTIL_LPM_SetStopMode((1 << CFG_LPM_UART_TX_Id), UTIL_LPM_DISABLE);
 8005310:	2101      	movs	r1, #1
 8005312:	2002      	movs	r0, #2
 8005314:	f01a f866 	bl	801f3e4 <UTIL_LPM_SetStopMode>
  /* USER CODE BEGIN UTIL_ADV_TRACE_PreSendHook_2 */

  /* USER CODE END UTIL_ADV_TRACE_PreSendHook_2 */
}
 8005318:	bf00      	nop
 800531a:	bd80      	pop	{r7, pc}

0800531c <UTIL_ADV_TRACE_PostSendHook>:
/* Re-enable StopMode when traces have been printed */
void UTIL_ADV_TRACE_PostSendHook(void)
{
 800531c:	b580      	push	{r7, lr}
 800531e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UTIL_LPM_SetStopMode_1 */

  /* USER CODE END UTIL_LPM_SetStopMode_1 */
  UTIL_LPM_SetStopMode((1 << CFG_LPM_UART_TX_Id), UTIL_LPM_ENABLE);
 8005320:	2100      	movs	r1, #0
 8005322:	2002      	movs	r0, #2
 8005324:	f01a f85e 	bl	801f3e4 <UTIL_LPM_SetStopMode>
  /* USER CODE BEGIN UTIL_LPM_SetStopMode_2 */

  /* USER CODE END UTIL_LPM_SetStopMode_2 */
}
 8005328:	bf00      	nop
 800532a:	bd80      	pop	{r7, pc}

0800532c <tiny_snprintf_like>:

static void tiny_snprintf_like(char *buf, uint32_t maxsize, const char *strFormat, ...)
{
 800532c:	b40c      	push	{r2, r3}
 800532e:	b580      	push	{r7, lr}
 8005330:	b084      	sub	sp, #16
 8005332:	af00      	add	r7, sp, #0
 8005334:	6078      	str	r0, [r7, #4]
 8005336:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN tiny_snprintf_like_1 */

  /* USER CODE END tiny_snprintf_like_1 */
  va_list vaArgs;
  va_start(vaArgs, strFormat);
 8005338:	f107 031c 	add.w	r3, r7, #28
 800533c:	60fb      	str	r3, [r7, #12]
  UTIL_ADV_TRACE_VSNPRINTF(buf, maxsize, strFormat, vaArgs);
 800533e:	6839      	ldr	r1, [r7, #0]
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	69ba      	ldr	r2, [r7, #24]
 8005344:	6878      	ldr	r0, [r7, #4]
 8005346:	f01a fb2b 	bl	801f9a0 <tiny_vsnprintf_like>
  va_end(vaArgs);
  /* USER CODE BEGIN tiny_snprintf_like_2 */

  /* USER CODE END tiny_snprintf_like_2 */
}
 800534a:	bf00      	nop
 800534c:	3710      	adds	r7, #16
 800534e:	46bd      	mov	sp, r7
 8005350:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005354:	b002      	add	sp, #8
 8005356:	4770      	bx	lr

08005358 <HAL_InitTick>:
  * @brief  don't enable systick
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005358:	b480      	push	{r7}
 800535a:	b083      	sub	sp, #12
 800535c:	af00      	add	r7, sp, #0
 800535e:	6078      	str	r0, [r7, #4]
  /*Don't enable SysTick if TIMER_IF is based on other counters (e.g. RTC) */
  /* USER CODE BEGIN HAL_InitTick_1 */

  /* USER CODE END HAL_InitTick_1 */
  return HAL_OK;
 8005360:	2300      	movs	r3, #0
  /* USER CODE BEGIN HAL_InitTick_2 */

  /* USER CODE END HAL_InitTick_2 */
}
 8005362:	4618      	mov	r0, r3
 8005364:	370c      	adds	r7, #12
 8005366:	46bd      	mov	sp, r7
 8005368:	bc80      	pop	{r7}
 800536a:	4770      	bx	lr

0800536c <HAL_GetTick>:
  * @brief Provide a tick value in millisecond measured using RTC
  * @note This function overwrites the __weak one from HAL
  * @retval tick value
  */
uint32_t HAL_GetTick(void)
{
 800536c:	b580      	push	{r7, lr}
 800536e:	af00      	add	r7, sp, #0
  /* TIMER_IF can be based onother counter the SysTick e.g. RTC */
  /* USER CODE BEGIN HAL_GetTick_1 */

  /* USER CODE END HAL_GetTick_1 */
  return TIMER_IF_GetTimerValue();
 8005370:	f000 faf2 	bl	8005958 <TIMER_IF_GetTimerValue>
 8005374:	4603      	mov	r3, r0
  /* USER CODE BEGIN HAL_GetTick_2 */

  /* USER CODE END HAL_GetTick_2 */
}
 8005376:	4618      	mov	r0, r3
 8005378:	bd80      	pop	{r7, pc}

0800537a <HAL_Delay>:
  * @brief This function provides delay (in ms)
  * @param Delay: specifies the delay time length, in milliseconds.
  * @retval None
  */
void HAL_Delay(__IO uint32_t Delay)
{
 800537a:	b580      	push	{r7, lr}
 800537c:	b082      	sub	sp, #8
 800537e:	af00      	add	r7, sp, #0
 8005380:	6078      	str	r0, [r7, #4]
  /* TIMER_IF can be based onother counter the SysTick e.g. RTC */
  /* USER CODE BEGIN HAL_Delay_1 */

  /* USER CODE END HAL_Delay_1 */
  TIMER_IF_DelayMs(Delay);
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	4618      	mov	r0, r3
 8005386:	f000 fb55 	bl	8005a34 <TIMER_IF_DelayMs>
  /* USER CODE BEGIN HAL_Delay_2 */

  /* USER CODE END HAL_Delay_2 */
}
 800538a:	bf00      	nop
 800538c:	3708      	adds	r7, #8
 800538e:	46bd      	mov	sp, r7
 8005390:	bd80      	pop	{r7, pc}

08005392 <LL_AHB2_GRP1_EnableClock>:
{
 8005392:	b480      	push	{r7}
 8005394:	b085      	sub	sp, #20
 8005396:	af00      	add	r7, sp, #0
 8005398:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 800539a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800539e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80053a0:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	4313      	orrs	r3, r2
 80053a8:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80053aa:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80053ae:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	4013      	ands	r3, r2
 80053b4:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80053b6:	68fb      	ldr	r3, [r7, #12]
}
 80053b8:	bf00      	nop
 80053ba:	3714      	adds	r7, #20
 80053bc:	46bd      	mov	sp, r7
 80053be:	bc80      	pop	{r7}
 80053c0:	4770      	bx	lr
	...

080053c4 <LL_EXTI_EnableIT_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_32_63(uint32_t ExtiLine)
{
 80053c4:	b480      	push	{r7}
 80053c6:	b083      	sub	sp, #12
 80053c8:	af00      	add	r7, sp, #0
 80053ca:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 80053cc:	4b06      	ldr	r3, [pc, #24]	; (80053e8 <LL_EXTI_EnableIT_32_63+0x24>)
 80053ce:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 80053d2:	4905      	ldr	r1, [pc, #20]	; (80053e8 <LL_EXTI_EnableIT_32_63+0x24>)
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	4313      	orrs	r3, r2
 80053d8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 80053dc:	bf00      	nop
 80053de:	370c      	adds	r7, #12
 80053e0:	46bd      	mov	sp, r7
 80053e2:	bc80      	pop	{r7}
 80053e4:	4770      	bx	lr
 80053e6:	bf00      	nop
 80053e8:	58000800 	.word	0x58000800

080053ec <DBG_Init>:
/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/

void DBG_Init(void)
{
 80053ec:	b580      	push	{r7, lr}
 80053ee:	b086      	sub	sp, #24
 80053f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DBG_Init_1 */

  /* USER CODE END DBG_Init_1 */
#if defined (DEBUGGER_ON) && ( DEBUGGER_ON == 1 )
  GPIO_InitTypeDef  GPIO_InitStruct = {0};
 80053f2:	1d3b      	adds	r3, r7, #4
 80053f4:	2200      	movs	r2, #0
 80053f6:	601a      	str	r2, [r3, #0]
 80053f8:	605a      	str	r2, [r3, #4]
 80053fa:	609a      	str	r2, [r3, #8]
 80053fc:	60da      	str	r2, [r3, #12]
 80053fe:	611a      	str	r2, [r3, #16]

  /* Enable the GPIO Clock */
  DGB_LINE1_CLK_ENABLE();
 8005400:	2002      	movs	r0, #2
 8005402:	f7ff ffc6 	bl	8005392 <LL_AHB2_GRP1_EnableClock>
  DGB_LINE2_CLK_ENABLE();
 8005406:	2002      	movs	r0, #2
 8005408:	f7ff ffc3 	bl	8005392 <LL_AHB2_GRP1_EnableClock>
  DGB_LINE3_CLK_ENABLE();
 800540c:	2002      	movs	r0, #2
 800540e:	f7ff ffc0 	bl	8005392 <LL_AHB2_GRP1_EnableClock>
  DGB_LINE4_CLK_ENABLE();
 8005412:	2002      	movs	r0, #2
 8005414:	f7ff ffbd 	bl	8005392 <LL_AHB2_GRP1_EnableClock>

  /* Configure the GPIO pin */
  GPIO_InitStruct.Mode   = GPIO_MODE_OUTPUT_PP;
 8005418:	2301      	movs	r3, #1
 800541a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull   = GPIO_PULLUP;
 800541c:	2301      	movs	r3, #1
 800541e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed  = GPIO_SPEED_FREQ_VERY_HIGH;
 8005420:	2303      	movs	r3, #3
 8005422:	613b      	str	r3, [r7, #16]

  GPIO_InitStruct.Pin    = DGB_LINE1_PIN;
 8005424:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005428:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(DGB_LINE1_PORT, &GPIO_InitStruct);
 800542a:	1d3b      	adds	r3, r7, #4
 800542c:	4619      	mov	r1, r3
 800542e:	4835      	ldr	r0, [pc, #212]	; (8005504 <DBG_Init+0x118>)
 8005430:	f002 fbea 	bl	8007c08 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin    = DGB_LINE2_PIN;
 8005434:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8005438:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(DGB_LINE2_PORT, &GPIO_InitStruct);
 800543a:	1d3b      	adds	r3, r7, #4
 800543c:	4619      	mov	r1, r3
 800543e:	4831      	ldr	r0, [pc, #196]	; (8005504 <DBG_Init+0x118>)
 8005440:	f002 fbe2 	bl	8007c08 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin    = DGB_LINE3_PIN;
 8005444:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8005448:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(DGB_LINE3_PORT, &GPIO_InitStruct);
 800544a:	1d3b      	adds	r3, r7, #4
 800544c:	4619      	mov	r1, r3
 800544e:	482d      	ldr	r0, [pc, #180]	; (8005504 <DBG_Init+0x118>)
 8005450:	f002 fbda 	bl	8007c08 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin    = DGB_LINE4_PIN;
 8005454:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005458:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(DGB_LINE4_PORT, &GPIO_InitStruct);
 800545a:	1d3b      	adds	r3, r7, #4
 800545c:	4619      	mov	r1, r3
 800545e:	4829      	ldr	r0, [pc, #164]	; (8005504 <DBG_Init+0x118>)
 8005460:	f002 fbd2 	bl	8007c08 <HAL_GPIO_Init>

  /* Reset debug Pins */
  HAL_GPIO_WritePin(DGB_LINE1_PORT, DGB_LINE1_PIN, GPIO_PIN_RESET);
 8005464:	2200      	movs	r2, #0
 8005466:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800546a:	4826      	ldr	r0, [pc, #152]	; (8005504 <DBG_Init+0x118>)
 800546c:	f002 fdfa 	bl	8008064 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(DGB_LINE2_PORT, DGB_LINE2_PIN, GPIO_PIN_RESET);
 8005470:	2200      	movs	r2, #0
 8005472:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8005476:	4823      	ldr	r0, [pc, #140]	; (8005504 <DBG_Init+0x118>)
 8005478:	f002 fdf4 	bl	8008064 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(DGB_LINE3_PORT, DGB_LINE3_PIN, GPIO_PIN_RESET);
 800547c:	2200      	movs	r2, #0
 800547e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8005482:	4820      	ldr	r0, [pc, #128]	; (8005504 <DBG_Init+0x118>)
 8005484:	f002 fdee 	bl	8008064 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(DGB_LINE4_PORT, DGB_LINE4_PIN, GPIO_PIN_RESET);
 8005488:	2200      	movs	r2, #0
 800548a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800548e:	481d      	ldr	r0, [pc, #116]	; (8005504 <DBG_Init+0x118>)
 8005490:	f002 fde8 	bl	8008064 <HAL_GPIO_WritePin>

  /*spi dbg*/
  GPIO_InitStruct.Mode   = GPIO_MODE_AF_PP;
 8005494:	2302      	movs	r3, #2
 8005496:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull   = GPIO_NOPULL;
 8005498:	2300      	movs	r3, #0
 800549a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pin    = (GPIO_PIN_4 | GPIO_PIN_5 | GPIO_PIN_6 | GPIO_PIN_7);
 800549c:	23f0      	movs	r3, #240	; 0xf0
 800549e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Alternate  = GPIO_AF13_DEBUG_SUBGHZSPI;
 80054a0:	230d      	movs	r3, #13
 80054a2:	617b      	str	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80054a4:	2001      	movs	r0, #1
 80054a6:	f7ff ff74 	bl	8005392 <LL_AHB2_GRP1_EnableClock>
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80054aa:	1d3b      	adds	r3, r7, #4
 80054ac:	4619      	mov	r1, r3
 80054ae:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80054b2:	f002 fba9 	bl	8007c08 <HAL_GPIO_Init>

  /* Busy */
  GPIO_InitStruct.Mode   = GPIO_MODE_AF_PP;
 80054b6:	2302      	movs	r3, #2
 80054b8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull   = GPIO_NOPULL;
 80054ba:	2300      	movs	r3, #0
 80054bc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pin    = (GPIO_PIN_12);
 80054be:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80054c2:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Alternate  = GPIO_AF6_RF_BUSY;
 80054c4:	2306      	movs	r3, #6
 80054c6:	617b      	str	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE() ;
 80054c8:	2001      	movs	r0, #1
 80054ca:	f7ff ff62 	bl	8005392 <LL_AHB2_GRP1_EnableClock>
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80054ce:	1d3b      	adds	r3, r7, #4
 80054d0:	4619      	mov	r1, r3
 80054d2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80054d6:	f002 fb97 	bl	8007c08 <HAL_GPIO_Init>

  /******** MCO OUT Config on PA8 *****/
  HAL_RCC_MCOConfig(RCC_MCO1, RCC_MCO1SOURCE_SYSCLK, RCC_MCODIV_16);
 80054da:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80054de:	f04f 7180 	mov.w	r1, #16777216	; 0x1000000
 80054e2:	2000      	movs	r0, #0
 80054e4:	f005 fed2 	bl	800b28c <HAL_RCC_MCOConfig>

  /*Debug power up request wakeup CBDGPWRUPREQ*/
  LL_EXTI_EnableIT_32_63(LL_EXTI_LINE_46);
 80054e8:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80054ec:	f7ff ff6a 	bl	80053c4 <LL_EXTI_EnableIT_32_63>

  /* lowpower DBGmode: just needed for CORE_CM4 */
  HAL_DBGMCU_EnableDBGSleepMode();
 80054f0:	f000 fe6e 	bl	80061d0 <HAL_DBGMCU_EnableDBGSleepMode>
  HAL_DBGMCU_EnableDBGStopMode();
 80054f4:	f000 fe72 	bl	80061dc <HAL_DBGMCU_EnableDBGStopMode>
  HAL_DBGMCU_EnableDBGStandbyMode();
 80054f8:	f000 fe76 	bl	80061e8 <HAL_DBGMCU_EnableDBGStandbyMode>
#error "DEBUGGER_ON not defined or out of range <0,1>"
#endif /* DEBUGGER_OFF */
  /* USER CODE BEGIN DBG_Init_Last */

  /* USER CODE END DBG_Init_Last */
}
 80054fc:	bf00      	nop
 80054fe:	3718      	adds	r7, #24
 8005500:	46bd      	mov	sp, r7
 8005502:	bd80      	pop	{r7, pc}
 8005504:	48000400 	.word	0x48000400

08005508 <EnvSensors_Read>:

/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/
void EnvSensors_Read(sensor_t *sensor_data)
{
 8005508:	b480      	push	{r7}
 800550a:	b087      	sub	sp, #28
 800550c:	af00      	add	r7, sp, #0
 800550e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN EnvSensors_Read_1 */

  /* USER CODE END EnvSensors_Read_1 */
  float HUMIDITY_Value = HUMIDITY_DEFAULT_VAL;
 8005510:	4b0c      	ldr	r3, [pc, #48]	; (8005544 <EnvSensors_Read+0x3c>)
 8005512:	617b      	str	r3, [r7, #20]
  float TEMPERATURE_Value = TEMPERATURE_DEFAULT_VAL;
 8005514:	4b0c      	ldr	r3, [pc, #48]	; (8005548 <EnvSensors_Read+0x40>)
 8005516:	613b      	str	r3, [r7, #16]
  float PRESSURE_Value = PRESSURE_DEFAULT_VAL;
 8005518:	4b0c      	ldr	r3, [pc, #48]	; (800554c <EnvSensors_Read+0x44>)
 800551a:	60fb      	str	r3, [r7, #12]
#endif /* USE_IKS01A3_ENV_SENSOR_LPS22HH_0 */
#elif !defined (SENSOR_ENABLED)
#error SENSOR_ENABLED not defined
#endif  /* SENSOR_ENABLED */

  sensor_data->humidity    = HUMIDITY_Value;
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	697a      	ldr	r2, [r7, #20]
 8005520:	609a      	str	r2, [r3, #8]
  sensor_data->temperature = TEMPERATURE_Value;
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	693a      	ldr	r2, [r7, #16]
 8005526:	605a      	str	r2, [r3, #4]
  sensor_data->pressure    = PRESSURE_Value;
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	68fa      	ldr	r2, [r7, #12]
 800552c:	601a      	str	r2, [r3, #0]

  sensor_data->latitude  = (int32_t)((STSOP_LATTITUDE  * MAX_GPS_POS) / 90);
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	4a07      	ldr	r2, [pc, #28]	; (8005550 <EnvSensors_Read+0x48>)
 8005532:	60da      	str	r2, [r3, #12]
  sensor_data->longitude = (int32_t)((STSOP_LONGITUDE  * MAX_GPS_POS) / 180);
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	4a07      	ldr	r2, [pc, #28]	; (8005554 <EnvSensors_Read+0x4c>)
 8005538:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN EnvSensors_Read_Last */

  /* USER CODE END EnvSensors_Read_Last */
}
 800553a:	bf00      	nop
 800553c:	371c      	adds	r7, #28
 800553e:	46bd      	mov	sp, r7
 8005540:	bc80      	pop	{r7}
 8005542:	4770      	bx	lr
 8005544:	42480000 	.word	0x42480000
 8005548:	41900000 	.word	0x41900000
 800554c:	447a0000 	.word	0x447a0000
 8005550:	003e090d 	.word	0x003e090d
 8005554:	000503ab 	.word	0x000503ab

08005558 <EnvSensors_Init>:

void  EnvSensors_Init(void)
{
 8005558:	b480      	push	{r7}
 800555a:	af00      	add	r7, sp, #0
#error SENSOR_ENABLED not defined
#endif /* SENSOR_ENABLED  */
  /* USER CODE BEGIN EnvSensors_Init_Last */

  /* USER CODE END EnvSensors_Init_Last */
}
 800555c:	bf00      	nop
 800555e:	46bd      	mov	sp, r7
 8005560:	bc80      	pop	{r7}
 8005562:	4770      	bx	lr

08005564 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8005564:	b480      	push	{r7}
 8005566:	af00      	add	r7, sp, #0
	return 1;
 8005568:	2301      	movs	r3, #1
}
 800556a:	4618      	mov	r0, r3
 800556c:	46bd      	mov	sp, r7
 800556e:	bc80      	pop	{r7}
 8005570:	4770      	bx	lr

08005572 <_kill>:

int _kill(int pid, int sig)
{
 8005572:	b580      	push	{r7, lr}
 8005574:	b082      	sub	sp, #8
 8005576:	af00      	add	r7, sp, #0
 8005578:	6078      	str	r0, [r7, #4]
 800557a:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800557c:	f01b fa80 	bl	8020a80 <__errno>
 8005580:	4603      	mov	r3, r0
 8005582:	2216      	movs	r2, #22
 8005584:	601a      	str	r2, [r3, #0]
	return -1;
 8005586:	f04f 33ff 	mov.w	r3, #4294967295
}
 800558a:	4618      	mov	r0, r3
 800558c:	3708      	adds	r7, #8
 800558e:	46bd      	mov	sp, r7
 8005590:	bd80      	pop	{r7, pc}

08005592 <_exit>:

void _exit (int status)
{
 8005592:	b580      	push	{r7, lr}
 8005594:	b082      	sub	sp, #8
 8005596:	af00      	add	r7, sp, #0
 8005598:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 800559a:	f04f 31ff 	mov.w	r1, #4294967295
 800559e:	6878      	ldr	r0, [r7, #4]
 80055a0:	f7ff ffe7 	bl	8005572 <_kill>
	while (1) {}		/* Make sure we hang here */
 80055a4:	e7fe      	b.n	80055a4 <_exit+0x12>

080055a6 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80055a6:	b580      	push	{r7, lr}
 80055a8:	b086      	sub	sp, #24
 80055aa:	af00      	add	r7, sp, #0
 80055ac:	60f8      	str	r0, [r7, #12]
 80055ae:	60b9      	str	r1, [r7, #8]
 80055b0:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80055b2:	2300      	movs	r3, #0
 80055b4:	617b      	str	r3, [r7, #20]
 80055b6:	e00a      	b.n	80055ce <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80055b8:	f3af 8000 	nop.w
 80055bc:	4601      	mov	r1, r0
 80055be:	68bb      	ldr	r3, [r7, #8]
 80055c0:	1c5a      	adds	r2, r3, #1
 80055c2:	60ba      	str	r2, [r7, #8]
 80055c4:	b2ca      	uxtb	r2, r1
 80055c6:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80055c8:	697b      	ldr	r3, [r7, #20]
 80055ca:	3301      	adds	r3, #1
 80055cc:	617b      	str	r3, [r7, #20]
 80055ce:	697a      	ldr	r2, [r7, #20]
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	429a      	cmp	r2, r3
 80055d4:	dbf0      	blt.n	80055b8 <_read+0x12>
	}

return len;
 80055d6:	687b      	ldr	r3, [r7, #4]
}
 80055d8:	4618      	mov	r0, r3
 80055da:	3718      	adds	r7, #24
 80055dc:	46bd      	mov	sp, r7
 80055de:	bd80      	pop	{r7, pc}

080055e0 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80055e0:	b580      	push	{r7, lr}
 80055e2:	b086      	sub	sp, #24
 80055e4:	af00      	add	r7, sp, #0
 80055e6:	60f8      	str	r0, [r7, #12]
 80055e8:	60b9      	str	r1, [r7, #8]
 80055ea:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80055ec:	2300      	movs	r3, #0
 80055ee:	617b      	str	r3, [r7, #20]
 80055f0:	e009      	b.n	8005606 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80055f2:	68bb      	ldr	r3, [r7, #8]
 80055f4:	1c5a      	adds	r2, r3, #1
 80055f6:	60ba      	str	r2, [r7, #8]
 80055f8:	781b      	ldrb	r3, [r3, #0]
 80055fa:	4618      	mov	r0, r3
 80055fc:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005600:	697b      	ldr	r3, [r7, #20]
 8005602:	3301      	adds	r3, #1
 8005604:	617b      	str	r3, [r7, #20]
 8005606:	697a      	ldr	r2, [r7, #20]
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	429a      	cmp	r2, r3
 800560c:	dbf1      	blt.n	80055f2 <_write+0x12>
	}
	return len;
 800560e:	687b      	ldr	r3, [r7, #4]
}
 8005610:	4618      	mov	r0, r3
 8005612:	3718      	adds	r7, #24
 8005614:	46bd      	mov	sp, r7
 8005616:	bd80      	pop	{r7, pc}

08005618 <_close>:

int _close(int file)
{
 8005618:	b480      	push	{r7}
 800561a:	b083      	sub	sp, #12
 800561c:	af00      	add	r7, sp, #0
 800561e:	6078      	str	r0, [r7, #4]
	return -1;
 8005620:	f04f 33ff 	mov.w	r3, #4294967295
}
 8005624:	4618      	mov	r0, r3
 8005626:	370c      	adds	r7, #12
 8005628:	46bd      	mov	sp, r7
 800562a:	bc80      	pop	{r7}
 800562c:	4770      	bx	lr

0800562e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800562e:	b480      	push	{r7}
 8005630:	b083      	sub	sp, #12
 8005632:	af00      	add	r7, sp, #0
 8005634:	6078      	str	r0, [r7, #4]
 8005636:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8005638:	683b      	ldr	r3, [r7, #0]
 800563a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800563e:	605a      	str	r2, [r3, #4]
	return 0;
 8005640:	2300      	movs	r3, #0
}
 8005642:	4618      	mov	r0, r3
 8005644:	370c      	adds	r7, #12
 8005646:	46bd      	mov	sp, r7
 8005648:	bc80      	pop	{r7}
 800564a:	4770      	bx	lr

0800564c <_isatty>:

int _isatty(int file)
{
 800564c:	b480      	push	{r7}
 800564e:	b083      	sub	sp, #12
 8005650:	af00      	add	r7, sp, #0
 8005652:	6078      	str	r0, [r7, #4]
	return 1;
 8005654:	2301      	movs	r3, #1
}
 8005656:	4618      	mov	r0, r3
 8005658:	370c      	adds	r7, #12
 800565a:	46bd      	mov	sp, r7
 800565c:	bc80      	pop	{r7}
 800565e:	4770      	bx	lr

08005660 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8005660:	b480      	push	{r7}
 8005662:	b085      	sub	sp, #20
 8005664:	af00      	add	r7, sp, #0
 8005666:	60f8      	str	r0, [r7, #12]
 8005668:	60b9      	str	r1, [r7, #8]
 800566a:	607a      	str	r2, [r7, #4]
	return 0;
 800566c:	2300      	movs	r3, #0
}
 800566e:	4618      	mov	r0, r3
 8005670:	3714      	adds	r7, #20
 8005672:	46bd      	mov	sp, r7
 8005674:	bc80      	pop	{r7}
 8005676:	4770      	bx	lr

08005678 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8005678:	b580      	push	{r7, lr}
 800567a:	b086      	sub	sp, #24
 800567c:	af00      	add	r7, sp, #0
 800567e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8005680:	4a14      	ldr	r2, [pc, #80]	; (80056d4 <_sbrk+0x5c>)
 8005682:	4b15      	ldr	r3, [pc, #84]	; (80056d8 <_sbrk+0x60>)
 8005684:	1ad3      	subs	r3, r2, r3
 8005686:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8005688:	697b      	ldr	r3, [r7, #20]
 800568a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800568c:	4b13      	ldr	r3, [pc, #76]	; (80056dc <_sbrk+0x64>)
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	2b00      	cmp	r3, #0
 8005692:	d102      	bne.n	800569a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8005694:	4b11      	ldr	r3, [pc, #68]	; (80056dc <_sbrk+0x64>)
 8005696:	4a12      	ldr	r2, [pc, #72]	; (80056e0 <_sbrk+0x68>)
 8005698:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800569a:	4b10      	ldr	r3, [pc, #64]	; (80056dc <_sbrk+0x64>)
 800569c:	681a      	ldr	r2, [r3, #0]
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	4413      	add	r3, r2
 80056a2:	693a      	ldr	r2, [r7, #16]
 80056a4:	429a      	cmp	r2, r3
 80056a6:	d207      	bcs.n	80056b8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80056a8:	f01b f9ea 	bl	8020a80 <__errno>
 80056ac:	4603      	mov	r3, r0
 80056ae:	220c      	movs	r2, #12
 80056b0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80056b2:	f04f 33ff 	mov.w	r3, #4294967295
 80056b6:	e009      	b.n	80056cc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80056b8:	4b08      	ldr	r3, [pc, #32]	; (80056dc <_sbrk+0x64>)
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80056be:	4b07      	ldr	r3, [pc, #28]	; (80056dc <_sbrk+0x64>)
 80056c0:	681a      	ldr	r2, [r3, #0]
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	4413      	add	r3, r2
 80056c6:	4a05      	ldr	r2, [pc, #20]	; (80056dc <_sbrk+0x64>)
 80056c8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80056ca:	68fb      	ldr	r3, [r7, #12]
}
 80056cc:	4618      	mov	r0, r3
 80056ce:	3718      	adds	r7, #24
 80056d0:	46bd      	mov	sp, r7
 80056d2:	bd80      	pop	{r7, pc}
 80056d4:	20008000 	.word	0x20008000
 80056d8:	00000800 	.word	0x00000800
 80056dc:	200007bc 	.word	0x200007bc
 80056e0:	20001f80 	.word	0x20001f80

080056e4 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80056e4:	b480      	push	{r7}
 80056e6:	af00      	add	r7, sp, #0

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << (10UL*2UL))|(3UL << (11UL*2UL)));  /* set CP10 and CP11 Full Access */
#endif
}
 80056e8:	bf00      	nop
 80056ea:	46bd      	mov	sp, r7
 80056ec:	bc80      	pop	{r7}
 80056ee:	4770      	bx	lr

080056f0 <LL_APB2_GRP1_EnableClock>:
{
 80056f0:	b480      	push	{r7}
 80056f2:	b085      	sub	sp, #20
 80056f4:	af00      	add	r7, sp, #0
 80056f6:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 80056f8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80056fc:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80056fe:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	4313      	orrs	r3, r2
 8005706:	660b      	str	r3, [r1, #96]	; 0x60
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8005708:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800570c:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	4013      	ands	r3, r2
 8005712:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8005714:	68fb      	ldr	r3, [r7, #12]
}
 8005716:	bf00      	nop
 8005718:	3714      	adds	r7, #20
 800571a:	46bd      	mov	sp, r7
 800571c:	bc80      	pop	{r7}
 800571e:	4770      	bx	lr

08005720 <MX_TIM1_Init>:

TIM_HandleTypeDef htim1;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8005720:	b580      	push	{r7, lr}
 8005722:	b088      	sub	sp, #32
 8005724:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8005726:	f107 0310 	add.w	r3, r7, #16
 800572a:	2200      	movs	r2, #0
 800572c:	601a      	str	r2, [r3, #0]
 800572e:	605a      	str	r2, [r3, #4]
 8005730:	609a      	str	r2, [r3, #8]
 8005732:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005734:	1d3b      	adds	r3, r7, #4
 8005736:	2200      	movs	r2, #0
 8005738:	601a      	str	r2, [r3, #0]
 800573a:	605a      	str	r2, [r3, #4]
 800573c:	609a      	str	r2, [r3, #8]

  htim1.Instance = TIM1;
 800573e:	4b20      	ldr	r3, [pc, #128]	; (80057c0 <MX_TIM1_Init+0xa0>)
 8005740:	4a20      	ldr	r2, [pc, #128]	; (80057c4 <MX_TIM1_Init+0xa4>)
 8005742:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8005744:	4b1e      	ldr	r3, [pc, #120]	; (80057c0 <MX_TIM1_Init+0xa0>)
 8005746:	2200      	movs	r2, #0
 8005748:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800574a:	4b1d      	ldr	r3, [pc, #116]	; (80057c0 <MX_TIM1_Init+0xa0>)
 800574c:	2200      	movs	r2, #0
 800574e:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8005750:	4b1b      	ldr	r3, [pc, #108]	; (80057c0 <MX_TIM1_Init+0xa0>)
 8005752:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005756:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005758:	4b19      	ldr	r3, [pc, #100]	; (80057c0 <MX_TIM1_Init+0xa0>)
 800575a:	2200      	movs	r2, #0
 800575c:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800575e:	4b18      	ldr	r3, [pc, #96]	; (80057c0 <MX_TIM1_Init+0xa0>)
 8005760:	2200      	movs	r2, #0
 8005762:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005764:	4b16      	ldr	r3, [pc, #88]	; (80057c0 <MX_TIM1_Init+0xa0>)
 8005766:	2200      	movs	r2, #0
 8005768:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800576a:	4815      	ldr	r0, [pc, #84]	; (80057c0 <MX_TIM1_Init+0xa0>)
 800576c:	f007 f966 	bl	800ca3c <HAL_TIM_Base_Init>
 8005770:	4603      	mov	r3, r0
 8005772:	2b00      	cmp	r3, #0
 8005774:	d001      	beq.n	800577a <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 8005776:	f7ff f9f3 	bl	8004b60 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800577a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800577e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8005780:	f107 0310 	add.w	r3, r7, #16
 8005784:	4619      	mov	r1, r3
 8005786:	480e      	ldr	r0, [pc, #56]	; (80057c0 <MX_TIM1_Init+0xa0>)
 8005788:	f007 f9af 	bl	800caea <HAL_TIM_ConfigClockSource>
 800578c:	4603      	mov	r3, r0
 800578e:	2b00      	cmp	r3, #0
 8005790:	d001      	beq.n	8005796 <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 8005792:	f7ff f9e5 	bl	8004b60 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005796:	2300      	movs	r3, #0
 8005798:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800579a:	2300      	movs	r3, #0
 800579c:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800579e:	2300      	movs	r3, #0
 80057a0:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80057a2:	1d3b      	adds	r3, r7, #4
 80057a4:	4619      	mov	r1, r3
 80057a6:	4806      	ldr	r0, [pc, #24]	; (80057c0 <MX_TIM1_Init+0xa0>)
 80057a8:	f007 fb60 	bl	800ce6c <HAL_TIMEx_MasterConfigSynchronization>
 80057ac:	4603      	mov	r3, r0
 80057ae:	2b00      	cmp	r3, #0
 80057b0:	d001      	beq.n	80057b6 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 80057b2:	f7ff f9d5 	bl	8004b60 <Error_Handler>
  }

}
 80057b6:	bf00      	nop
 80057b8:	3720      	adds	r7, #32
 80057ba:	46bd      	mov	sp, r7
 80057bc:	bd80      	pop	{r7, pc}
 80057be:	bf00      	nop
 80057c0:	20001d8c 	.word	0x20001d8c
 80057c4:	40012c00 	.word	0x40012c00

080057c8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80057c8:	b580      	push	{r7, lr}
 80057ca:	b082      	sub	sp, #8
 80057cc:	af00      	add	r7, sp, #0
 80057ce:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	4a05      	ldr	r2, [pc, #20]	; (80057ec <HAL_TIM_Base_MspInit+0x24>)
 80057d6:	4293      	cmp	r3, r2
 80057d8:	d103      	bne.n	80057e2 <HAL_TIM_Base_MspInit+0x1a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80057da:	f44f 6000 	mov.w	r0, #2048	; 0x800
 80057de:	f7ff ff87 	bl	80056f0 <LL_APB2_GRP1_EnableClock>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 80057e2:	bf00      	nop
 80057e4:	3708      	adds	r7, #8
 80057e6:	46bd      	mov	sp, r7
 80057e8:	bd80      	pop	{r7, pc}
 80057ea:	bf00      	nop
 80057ec:	40012c00 	.word	0x40012c00

080057f0 <LL_RTC_TIME_GetSubSecond>:
  * @param  RTCx RTC Instance
  * @retval If binary mode is none, Value between Min_Data=0x0 and Max_Data=0x7FFF
  *         else Value between Min_Data=0x0 and Max_Data=0xFFFFFFFF
  */
__STATIC_INLINE uint32_t LL_RTC_TIME_GetSubSecond(RTC_TypeDef *RTCx)
{
 80057f0:	b480      	push	{r7}
 80057f2:	b083      	sub	sp, #12
 80057f4:	af00      	add	r7, sp, #0
 80057f6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RTCx->SSR, RTC_SSR_SS));
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	689b      	ldr	r3, [r3, #8]
}
 80057fc:	4618      	mov	r0, r3
 80057fe:	370c      	adds	r7, #12
 8005800:	46bd      	mov	sp, r7
 8005802:	bc80      	pop	{r7}
 8005804:	4770      	bx	lr
	...

08005808 <TIMER_IF_Init>:

/* USER CODE END PFP */

/* Exported functions ---------------------------------------------------------*/
UTIL_TIMER_Status_t TIMER_IF_Init(void)
{
 8005808:	b580      	push	{r7, lr}
 800580a:	b082      	sub	sp, #8
 800580c:	af00      	add	r7, sp, #0
  UTIL_TIMER_Status_t ret = UTIL_TIMER_OK;
 800580e:	2300      	movs	r3, #0
 8005810:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN TIMER_IF_Init_1 */

  /* USER CODE END TIMER_IF_Init_1 */
  if (RTC_Initialized == false)
 8005812:	4b14      	ldr	r3, [pc, #80]	; (8005864 <TIMER_IF_Init+0x5c>)
 8005814:	781b      	ldrb	r3, [r3, #0]
 8005816:	f083 0301 	eor.w	r3, r3, #1
 800581a:	b2db      	uxtb	r3, r3
 800581c:	2b00      	cmp	r3, #0
 800581e:	d01b      	beq.n	8005858 <TIMER_IF_Init+0x50>
  {
    hrtc.IsEnabled.RtcFeatures = UINT32_MAX;
 8005820:	4b11      	ldr	r3, [pc, #68]	; (8005868 <TIMER_IF_Init+0x60>)
 8005822:	f04f 32ff 	mov.w	r2, #4294967295
 8005826:	631a      	str	r2, [r3, #48]	; 0x30
    /*Init RTC*/
    MX_RTC_Init();
 8005828:	f7ff f9ec 	bl	8004c04 <MX_RTC_Init>
    /*Stop Timer */
    TIMER_IF_StopTimer();
 800582c:	f000 f856 	bl	80058dc <TIMER_IF_StopTimer>
    /** DeActivate the Alarm A enabled by MX during MX_RTC_Init() */
    HAL_RTC_DeactivateAlarm(&hrtc, RTC_ALARM_A);
 8005830:	f44f 7180 	mov.w	r1, #256	; 0x100
 8005834:	480c      	ldr	r0, [pc, #48]	; (8005868 <TIMER_IF_Init+0x60>)
 8005836:	f006 fa61 	bl	800bcfc <HAL_RTC_DeactivateAlarm>
    /*overload RTC feature enable*/
    hrtc.IsEnabled.RtcFeatures = UINT32_MAX;
 800583a:	4b0b      	ldr	r3, [pc, #44]	; (8005868 <TIMER_IF_Init+0x60>)
 800583c:	f04f 32ff 	mov.w	r2, #4294967295
 8005840:	631a      	str	r2, [r3, #48]	; 0x30

    /*Enable Direct Read of the calendar registers (not through Shadow) */
    HAL_RTCEx_EnableBypassShadow(&hrtc);
 8005842:	4809      	ldr	r0, [pc, #36]	; (8005868 <TIMER_IF_Init+0x60>)
 8005844:	f006 fb92 	bl	800bf6c <HAL_RTCEx_EnableBypassShadow>
    /*Initialise MSB ticks*/
    TIMER_IF_BkUp_Write_MSBticks(0);
 8005848:	2000      	movs	r0, #0
 800584a:	f000 f9a7 	bl	8005b9c <TIMER_IF_BkUp_Write_MSBticks>

    TIMER_IF_SetTimerContext();
 800584e:	f000 f85f 	bl	8005910 <TIMER_IF_SetTimerContext>

    RTC_Initialized = true;
 8005852:	4b04      	ldr	r3, [pc, #16]	; (8005864 <TIMER_IF_Init+0x5c>)
 8005854:	2201      	movs	r2, #1
 8005856:	701a      	strb	r2, [r3, #0]
  }

  /* USER CODE BEGIN TIMER_IF_Init_Last */

  /* USER CODE END TIMER_IF_Init_Last */
  return ret;
 8005858:	79fb      	ldrb	r3, [r7, #7]
}
 800585a:	4618      	mov	r0, r3
 800585c:	3708      	adds	r7, #8
 800585e:	46bd      	mov	sp, r7
 8005860:	bd80      	pop	{r7, pc}
 8005862:	bf00      	nop
 8005864:	200007c0 	.word	0x200007c0
 8005868:	20001d48 	.word	0x20001d48

0800586c <TIMER_IF_StartTimer>:

UTIL_TIMER_Status_t TIMER_IF_StartTimer(uint32_t timeout)
{
 800586c:	b580      	push	{r7, lr}
 800586e:	b08e      	sub	sp, #56	; 0x38
 8005870:	af00      	add	r7, sp, #0
 8005872:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Status_t ret = UTIL_TIMER_OK;
 8005874:	2300      	movs	r3, #0
 8005876:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
  /* USER CODE BEGIN TIMER_IF_StartTimer */

  /* USER CODE END TIMER_IF_StartTimer */
  RTC_AlarmTypeDef sAlarm = {0};
 800587a:	f107 0308 	add.w	r3, r7, #8
 800587e:	222c      	movs	r2, #44	; 0x2c
 8005880:	2100      	movs	r1, #0
 8005882:	4618      	mov	r0, r3
 8005884:	f01b f926 	bl	8020ad4 <memset>
  /*Stop timer if one is already started*/
  TIMER_IF_StopTimer();
 8005888:	f000 f828 	bl	80058dc <TIMER_IF_StopTimer>
  timeout += RtcTimerContext;
 800588c:	4b11      	ldr	r3, [pc, #68]	; (80058d4 <TIMER_IF_StartTimer+0x68>)
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	687a      	ldr	r2, [r7, #4]
 8005892:	4413      	add	r3, r2
 8005894:	607b      	str	r3, [r7, #4]

  TIMER_IF_DBG_PRINTF("Start timer: time=%d, alarm=%d\n\r",  GetTimerTicks(), timeout);
  /* starts timer*/
  sAlarm.BinaryAutoClr = RTC_ALARMSUBSECONDBIN_AUTOCLR_NO;
 8005896:	2300      	movs	r3, #0
 8005898:	627b      	str	r3, [r7, #36]	; 0x24
  sAlarm.AlarmTime.SubSeconds = UINT32_MAX - timeout;
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	43db      	mvns	r3, r3
 800589e:	60fb      	str	r3, [r7, #12]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 80058a0:	2300      	movs	r3, #0
 80058a2:	61fb      	str	r3, [r7, #28]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDBINMASK_NONE;
 80058a4:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 80058a8:	623b      	str	r3, [r7, #32]
  sAlarm.Alarm = RTC_ALARM_A;
 80058aa:	f44f 7380 	mov.w	r3, #256	; 0x100
 80058ae:	633b      	str	r3, [r7, #48]	; 0x30
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 80058b0:	f107 0308 	add.w	r3, r7, #8
 80058b4:	2201      	movs	r2, #1
 80058b6:	4619      	mov	r1, r3
 80058b8:	4807      	ldr	r0, [pc, #28]	; (80058d8 <TIMER_IF_StartTimer+0x6c>)
 80058ba:	f006 f921 	bl	800bb00 <HAL_RTC_SetAlarm_IT>
 80058be:	4603      	mov	r3, r0
 80058c0:	2b00      	cmp	r3, #0
 80058c2:	d001      	beq.n	80058c8 <TIMER_IF_StartTimer+0x5c>
  {
    Error_Handler();
 80058c4:	f7ff f94c 	bl	8004b60 <Error_Handler>
  }
  /* USER CODE BEGIN TIMER_IF_StartTimer_Last */

  /* USER CODE END TIMER_IF_StartTimer_Last */
  return ret;
 80058c8:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
}
 80058cc:	4618      	mov	r0, r3
 80058ce:	3738      	adds	r7, #56	; 0x38
 80058d0:	46bd      	mov	sp, r7
 80058d2:	bd80      	pop	{r7, pc}
 80058d4:	200007c4 	.word	0x200007c4
 80058d8:	20001d48 	.word	0x20001d48

080058dc <TIMER_IF_StopTimer>:

UTIL_TIMER_Status_t TIMER_IF_StopTimer(void)
{
 80058dc:	b580      	push	{r7, lr}
 80058de:	b082      	sub	sp, #8
 80058e0:	af00      	add	r7, sp, #0
  UTIL_TIMER_Status_t ret = UTIL_TIMER_OK;
 80058e2:	2300      	movs	r3, #0
 80058e4:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN TIMER_IF_StopTimer */

  /* USER CODE END TIMER_IF_StopTimer */
  /* Clear RTC Alarm Flag */
  __HAL_RTC_ALARM_CLEAR_FLAG(&hrtc, RTC_FLAG_ALRAF);
 80058e6:	4b08      	ldr	r3, [pc, #32]	; (8005908 <TIMER_IF_StopTimer+0x2c>)
 80058e8:	2201      	movs	r2, #1
 80058ea:	65da      	str	r2, [r3, #92]	; 0x5c
  /* Disable the Alarm A interrupt */
  HAL_RTC_DeactivateAlarm(&hrtc, RTC_ALARM_A);
 80058ec:	f44f 7180 	mov.w	r1, #256	; 0x100
 80058f0:	4806      	ldr	r0, [pc, #24]	; (800590c <TIMER_IF_StopTimer+0x30>)
 80058f2:	f006 fa03 	bl	800bcfc <HAL_RTC_DeactivateAlarm>
  /*overload RTC feature enable*/
  hrtc.IsEnabled.RtcFeatures = UINT32_MAX;
 80058f6:	4b05      	ldr	r3, [pc, #20]	; (800590c <TIMER_IF_StopTimer+0x30>)
 80058f8:	f04f 32ff 	mov.w	r2, #4294967295
 80058fc:	631a      	str	r2, [r3, #48]	; 0x30
  /* USER CODE BEGIN TIMER_IF_StopTimer_Last */

  /* USER CODE END TIMER_IF_StopTimer_Last */
  return ret;
 80058fe:	79fb      	ldrb	r3, [r7, #7]
}
 8005900:	4618      	mov	r0, r3
 8005902:	3708      	adds	r7, #8
 8005904:	46bd      	mov	sp, r7
 8005906:	bd80      	pop	{r7, pc}
 8005908:	40002800 	.word	0x40002800
 800590c:	20001d48 	.word	0x20001d48

08005910 <TIMER_IF_SetTimerContext>:

uint32_t TIMER_IF_SetTimerContext(void)
{
 8005910:	b580      	push	{r7, lr}
 8005912:	af00      	add	r7, sp, #0
  /*store time context*/
  RtcTimerContext = GetTimerTicks();
 8005914:	f000 f962 	bl	8005bdc <GetTimerTicks>
 8005918:	4603      	mov	r3, r0
 800591a:	4a03      	ldr	r2, [pc, #12]	; (8005928 <TIMER_IF_SetTimerContext+0x18>)
 800591c:	6013      	str	r3, [r2, #0]

  /* USER CODE END TIMER_IF_SetTimerContext */

  TIMER_IF_DBG_PRINTF("TIMER_IF_SetTimerContext=%d\n\r", RtcTimerContext);
  /*return time context*/
  return RtcTimerContext;
 800591e:	4b02      	ldr	r3, [pc, #8]	; (8005928 <TIMER_IF_SetTimerContext+0x18>)
 8005920:	681b      	ldr	r3, [r3, #0]
}
 8005922:	4618      	mov	r0, r3
 8005924:	bd80      	pop	{r7, pc}
 8005926:	bf00      	nop
 8005928:	200007c4 	.word	0x200007c4

0800592c <TIMER_IF_GetTimerContext>:

uint32_t TIMER_IF_GetTimerContext(void)
{
 800592c:	b480      	push	{r7}
 800592e:	af00      	add	r7, sp, #0

  /* USER CODE END TIMER_IF_GetTimerContext */

  TIMER_IF_DBG_PRINTF("TIMER_IF_GetTimerContext=%d\n\r", RtcTimerContext);
  /*return time context*/
  return RtcTimerContext;
 8005930:	4b02      	ldr	r3, [pc, #8]	; (800593c <TIMER_IF_GetTimerContext+0x10>)
 8005932:	681b      	ldr	r3, [r3, #0]
}
 8005934:	4618      	mov	r0, r3
 8005936:	46bd      	mov	sp, r7
 8005938:	bc80      	pop	{r7}
 800593a:	4770      	bx	lr
 800593c:	200007c4 	.word	0x200007c4

08005940 <TIMER_IF_GetTimerElapsedTime>:

uint32_t TIMER_IF_GetTimerElapsedTime(void)
{
 8005940:	b580      	push	{r7, lr}
 8005942:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIMER_IF_GetTimerElapsedTime */

  /* USER CODE END TIMER_IF_GetTimerElapsedTime */
  return ((uint32_t)(GetTimerTicks() - RtcTimerContext));
 8005944:	f000 f94a 	bl	8005bdc <GetTimerTicks>
 8005948:	4602      	mov	r2, r0
 800594a:	4b02      	ldr	r3, [pc, #8]	; (8005954 <TIMER_IF_GetTimerElapsedTime+0x14>)
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	1ad3      	subs	r3, r2, r3
  /* USER CODE BEGIN TIMER_IF_GetTimerElapsedTime_Last */

  /* USER CODE END TIMER_IF_GetTimerElapsedTime_Last */
}
 8005950:	4618      	mov	r0, r3
 8005952:	bd80      	pop	{r7, pc}
 8005954:	200007c4 	.word	0x200007c4

08005958 <TIMER_IF_GetTimerValue>:

uint32_t TIMER_IF_GetTimerValue(void)
{
 8005958:	b580      	push	{r7, lr}
 800595a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIMER_IF_GetTimerValue */

  /* USER CODE END TIMER_IF_GetTimerValue */
  if (RTC_Initialized == true)
 800595c:	4b05      	ldr	r3, [pc, #20]	; (8005974 <TIMER_IF_GetTimerValue+0x1c>)
 800595e:	781b      	ldrb	r3, [r3, #0]
 8005960:	2b00      	cmp	r3, #0
 8005962:	d003      	beq.n	800596c <TIMER_IF_GetTimerValue+0x14>
  {
    return GetTimerTicks();
 8005964:	f000 f93a 	bl	8005bdc <GetTimerTicks>
 8005968:	4603      	mov	r3, r0
 800596a:	e000      	b.n	800596e <TIMER_IF_GetTimerValue+0x16>
  }
  else
  {
    return 0;
 800596c:	2300      	movs	r3, #0
  }
  /* USER CODE BEGIN TIMER_IF_GetTimerValue_Last */

  /* USER CODE END TIMER_IF_GetTimerValue_Last */
}
 800596e:	4618      	mov	r0, r3
 8005970:	bd80      	pop	{r7, pc}
 8005972:	bf00      	nop
 8005974:	200007c0 	.word	0x200007c0

08005978 <TIMER_IF_GetMinimumTimeout>:

uint32_t TIMER_IF_GetMinimumTimeout(void)
{
 8005978:	b480      	push	{r7}
 800597a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIMER_IF_GetTimerElapsedTime */

  /* USER CODE END TIMER_IF_GetTimerElapsedTime */
  return (MIN_ALARM_DELAY);
 800597c:	2303      	movs	r3, #3
  /* USER CODE BEGIN TIMER_IF_GetTimerElapsedTime_Last */

  /* USER CODE END TIMER_IF_GetTimerElapsedTime_Last */
}
 800597e:	4618      	mov	r0, r3
 8005980:	46bd      	mov	sp, r7
 8005982:	bc80      	pop	{r7}
 8005984:	4770      	bx	lr

08005986 <TIMER_IF_Convert_ms2Tick>:

uint32_t TIMER_IF_Convert_ms2Tick(uint32_t timeMilliSec)
{
 8005986:	b5b0      	push	{r4, r5, r7, lr}
 8005988:	b082      	sub	sp, #8
 800598a:	af00      	add	r7, sp, #0
 800598c:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_Convert_ms2Tick */

  /* USER CODE END TIMER_IF_Convert_ms2Tick */
  return ((uint32_t)((((uint64_t) timeMilliSec) << RTC_N_PREDIV_S) / 1000));
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	461a      	mov	r2, r3
 8005992:	f04f 0300 	mov.w	r3, #0
 8005996:	0d95      	lsrs	r5, r2, #22
 8005998:	0294      	lsls	r4, r2, #10
 800599a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800599e:	f04f 0300 	mov.w	r3, #0
 80059a2:	4620      	mov	r0, r4
 80059a4:	4629      	mov	r1, r5
 80059a6:	f7fb f92d 	bl	8000c04 <__aeabi_uldivmod>
 80059aa:	4602      	mov	r2, r0
 80059ac:	460b      	mov	r3, r1
 80059ae:	4613      	mov	r3, r2
  /* USER CODE BEGIN TIMER_IF_Convert_ms2Tick_Last */

  /* USER CODE END TIMER_IF_Convert_ms2Tick_Last */
}
 80059b0:	4618      	mov	r0, r3
 80059b2:	3708      	adds	r7, #8
 80059b4:	46bd      	mov	sp, r7
 80059b6:	bdb0      	pop	{r4, r5, r7, pc}

080059b8 <TIMER_IF_Convert_Tick2ms>:

uint32_t TIMER_IF_Convert_Tick2ms(uint32_t tick)
{
 80059b8:	b4b0      	push	{r4, r5, r7}
 80059ba:	b083      	sub	sp, #12
 80059bc:	af00      	add	r7, sp, #0
 80059be:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_Convert_ms2Tick */

  /* USER CODE END TIMER_IF_Convert_ms2Tick */
  return ((uint32_t)((((uint64_t)(tick)) * 1000) >> RTC_N_PREDIV_S));
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	4618      	mov	r0, r3
 80059c4:	f04f 0100 	mov.w	r1, #0
 80059c8:	4602      	mov	r2, r0
 80059ca:	460b      	mov	r3, r1
 80059cc:	f04f 0400 	mov.w	r4, #0
 80059d0:	f04f 0500 	mov.w	r5, #0
 80059d4:	015d      	lsls	r5, r3, #5
 80059d6:	ea45 65d2 	orr.w	r5, r5, r2, lsr #27
 80059da:	0154      	lsls	r4, r2, #5
 80059dc:	4622      	mov	r2, r4
 80059de:	462b      	mov	r3, r5
 80059e0:	1a12      	subs	r2, r2, r0
 80059e2:	eb63 0301 	sbc.w	r3, r3, r1
 80059e6:	f04f 0400 	mov.w	r4, #0
 80059ea:	f04f 0500 	mov.w	r5, #0
 80059ee:	009d      	lsls	r5, r3, #2
 80059f0:	ea45 7592 	orr.w	r5, r5, r2, lsr #30
 80059f4:	0094      	lsls	r4, r2, #2
 80059f6:	4622      	mov	r2, r4
 80059f8:	462b      	mov	r3, r5
 80059fa:	1812      	adds	r2, r2, r0
 80059fc:	eb41 0303 	adc.w	r3, r1, r3
 8005a00:	f04f 0000 	mov.w	r0, #0
 8005a04:	f04f 0100 	mov.w	r1, #0
 8005a08:	00d9      	lsls	r1, r3, #3
 8005a0a:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8005a0e:	00d0      	lsls	r0, r2, #3
 8005a10:	4602      	mov	r2, r0
 8005a12:	460b      	mov	r3, r1
 8005a14:	4610      	mov	r0, r2
 8005a16:	4619      	mov	r1, r3
 8005a18:	f04f 0200 	mov.w	r2, #0
 8005a1c:	f04f 0300 	mov.w	r3, #0
 8005a20:	0a82      	lsrs	r2, r0, #10
 8005a22:	ea42 5281 	orr.w	r2, r2, r1, lsl #22
 8005a26:	0a8b      	lsrs	r3, r1, #10
 8005a28:	4613      	mov	r3, r2
  /* USER CODE BEGIN TIMER_IF_Convert_ms2Tick_Last */

  /* USER CODE END TIMER_IF_Convert_ms2Tick_Last */
}
 8005a2a:	4618      	mov	r0, r3
 8005a2c:	370c      	adds	r7, #12
 8005a2e:	46bd      	mov	sp, r7
 8005a30:	bcb0      	pop	{r4, r5, r7}
 8005a32:	4770      	bx	lr

08005a34 <TIMER_IF_DelayMs>:

void TIMER_IF_DelayMs(uint32_t delay)
{
 8005a34:	b580      	push	{r7, lr}
 8005a36:	b084      	sub	sp, #16
 8005a38:	af00      	add	r7, sp, #0
 8005a3a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_DelayMs */

  /* USER CODE END TIMER_IF_DelayMs */
  uint32_t delayTicks = TIMER_IF_Convert_ms2Tick(delay);
 8005a3c:	6878      	ldr	r0, [r7, #4]
 8005a3e:	f7ff ffa2 	bl	8005986 <TIMER_IF_Convert_ms2Tick>
 8005a42:	60f8      	str	r0, [r7, #12]
  uint32_t timeout = GetTimerTicks();
 8005a44:	f000 f8ca 	bl	8005bdc <GetTimerTicks>
 8005a48:	60b8      	str	r0, [r7, #8]

  /* Wait delay ms */
  while (((GetTimerTicks() - timeout)) < delayTicks)
 8005a4a:	e000      	b.n	8005a4e <TIMER_IF_DelayMs+0x1a>
  {
    __NOP();
 8005a4c:	bf00      	nop
  while (((GetTimerTicks() - timeout)) < delayTicks)
 8005a4e:	f000 f8c5 	bl	8005bdc <GetTimerTicks>
 8005a52:	4602      	mov	r2, r0
 8005a54:	68bb      	ldr	r3, [r7, #8]
 8005a56:	1ad3      	subs	r3, r2, r3
 8005a58:	68fa      	ldr	r2, [r7, #12]
 8005a5a:	429a      	cmp	r2, r3
 8005a5c:	d8f6      	bhi.n	8005a4c <TIMER_IF_DelayMs+0x18>
  }
  /* USER CODE BEGIN TIMER_IF_DelayMs_Last */

  /* USER CODE END TIMER_IF_DelayMs_Last */
}
 8005a5e:	bf00      	nop
 8005a60:	bf00      	nop
 8005a62:	3710      	adds	r7, #16
 8005a64:	46bd      	mov	sp, r7
 8005a66:	bd80      	pop	{r7, pc}

08005a68 <HAL_RTC_AlarmAEventCallback>:

void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc)
{
 8005a68:	b580      	push	{r7, lr}
 8005a6a:	b082      	sub	sp, #8
 8005a6c:	af00      	add	r7, sp, #0
 8005a6e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_RTC_AlarmAEventCallback */

  /* USER CODE END HAL_RTC_AlarmAEventCallback */
  UTIL_TIMER_IRQ_Handler();
 8005a70:	f01a fbb0 	bl	80201d4 <UTIL_TIMER_IRQ_Handler>
  /* USER CODE BEGIN HAL_RTC_AlarmAEventCallback_Last */

  /* USER CODE END HAL_RTC_AlarmAEventCallback_Last */
}
 8005a74:	bf00      	nop
 8005a76:	3708      	adds	r7, #8
 8005a78:	46bd      	mov	sp, r7
 8005a7a:	bd80      	pop	{r7, pc}

08005a7c <HAL_RTCEx_SSRUEventCallback>:

void HAL_RTCEx_SSRUEventCallback(RTC_HandleTypeDef *hrtc)
{
 8005a7c:	b580      	push	{r7, lr}
 8005a7e:	b084      	sub	sp, #16
 8005a80:	af00      	add	r7, sp, #0
 8005a82:	6078      	str	r0, [r7, #4]

  /* USER CODE END HAL_RTCEx_SSRUEventCallback */
  /*called every 48 days with 1024 ticks per seconds*/
  TIMER_IF_DBG_PRINTF(">>Handler SSRUnderflow at %d\n\r", GetTimerTicks());
  /*Increment MSBticks*/
  uint32_t MSB_ticks = TIMER_IF_BkUp_Read_MSBticks();
 8005a84:	f000 f89a 	bl	8005bbc <TIMER_IF_BkUp_Read_MSBticks>
 8005a88:	60f8      	str	r0, [r7, #12]
  TIMER_IF_BkUp_Write_MSBticks(MSB_ticks + 1);
 8005a8a:	68fb      	ldr	r3, [r7, #12]
 8005a8c:	3301      	adds	r3, #1
 8005a8e:	4618      	mov	r0, r3
 8005a90:	f000 f884 	bl	8005b9c <TIMER_IF_BkUp_Write_MSBticks>
  /* USER CODE BEGIN HAL_RTCEx_SSRUEventCallback_Last */

  /* USER CODE END HAL_RTCEx_SSRUEventCallback_Last */
}
 8005a94:	bf00      	nop
 8005a96:	3710      	adds	r7, #16
 8005a98:	46bd      	mov	sp, r7
 8005a9a:	bd80      	pop	{r7, pc}

08005a9c <TIMER_IF_GetTime>:

uint32_t TIMER_IF_GetTime(uint16_t *mSeconds)
{
 8005a9c:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8005aa0:	b088      	sub	sp, #32
 8005aa2:	af00      	add	r7, sp, #0
 8005aa4:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_GetTime */

  /* USER CODE END TIMER_IF_GetTime */
  uint64_t ticks;
  uint32_t timerValueLsb = GetTimerTicks();
 8005aa6:	f000 f899 	bl	8005bdc <GetTimerTicks>
 8005aaa:	61f8      	str	r0, [r7, #28]
  uint32_t timerValueMSB = TIMER_IF_BkUp_Read_MSBticks();
 8005aac:	f000 f886 	bl	8005bbc <TIMER_IF_BkUp_Read_MSBticks>
 8005ab0:	61b8      	str	r0, [r7, #24]

  ticks = (((uint64_t) timerValueMSB) << 32) + timerValueLsb;
 8005ab2:	69bb      	ldr	r3, [r7, #24]
 8005ab4:	4618      	mov	r0, r3
 8005ab6:	f04f 0100 	mov.w	r1, #0
 8005aba:	f04f 0200 	mov.w	r2, #0
 8005abe:	f04f 0300 	mov.w	r3, #0
 8005ac2:	0003      	movs	r3, r0
 8005ac4:	2200      	movs	r2, #0
 8005ac6:	69f9      	ldr	r1, [r7, #28]
 8005ac8:	4608      	mov	r0, r1
 8005aca:	f04f 0100 	mov.w	r1, #0
 8005ace:	eb12 0800 	adds.w	r8, r2, r0
 8005ad2:	eb43 0901 	adc.w	r9, r3, r1
 8005ad6:	e9c7 8904 	strd	r8, r9, [r7, #16]

  uint32_t seconds = (uint32_t)(ticks >> RTC_N_PREDIV_S);
 8005ada:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8005ade:	f04f 0200 	mov.w	r2, #0
 8005ae2:	f04f 0300 	mov.w	r3, #0
 8005ae6:	0a82      	lsrs	r2, r0, #10
 8005ae8:	ea42 5281 	orr.w	r2, r2, r1, lsl #22
 8005aec:	0a8b      	lsrs	r3, r1, #10
 8005aee:	4613      	mov	r3, r2
 8005af0:	60fb      	str	r3, [r7, #12]

  ticks = (uint32_t) ticks & RTC_PREDIV_S;
 8005af2:	693b      	ldr	r3, [r7, #16]
 8005af4:	461a      	mov	r2, r3
 8005af6:	f04f 0300 	mov.w	r3, #0
 8005afa:	f240 30ff 	movw	r0, #1023	; 0x3ff
 8005afe:	f04f 0100 	mov.w	r1, #0
 8005b02:	ea02 0400 	and.w	r4, r2, r0
 8005b06:	ea03 0501 	and.w	r5, r3, r1
 8005b0a:	e9c7 4504 	strd	r4, r5, [r7, #16]

  *mSeconds = TIMER_IF_Convert_Tick2ms(ticks);
 8005b0e:	693b      	ldr	r3, [r7, #16]
 8005b10:	4618      	mov	r0, r3
 8005b12:	f7ff ff51 	bl	80059b8 <TIMER_IF_Convert_Tick2ms>
 8005b16:	4603      	mov	r3, r0
 8005b18:	b29a      	uxth	r2, r3
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	801a      	strh	r2, [r3, #0]

  return seconds;
 8005b1e:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIMER_IF_GetTime_Last */

  /* USER CODE END TIMER_IF_GetTime_Last */
}
 8005b20:	4618      	mov	r0, r3
 8005b22:	3720      	adds	r7, #32
 8005b24:	46bd      	mov	sp, r7
 8005b26:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
	...

08005b2c <TIMER_IF_BkUp_Write_Seconds>:

void TIMER_IF_BkUp_Write_Seconds(uint32_t Seconds)
{
 8005b2c:	b580      	push	{r7, lr}
 8005b2e:	b082      	sub	sp, #8
 8005b30:	af00      	add	r7, sp, #0
 8005b32:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_Seconds */

  /* USER CODE END TIMER_IF_BkUp_Write_Seconds */
  HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_SECONDS, Seconds);
 8005b34:	687a      	ldr	r2, [r7, #4]
 8005b36:	2100      	movs	r1, #0
 8005b38:	4803      	ldr	r0, [pc, #12]	; (8005b48 <TIMER_IF_BkUp_Write_Seconds+0x1c>)
 8005b3a:	f006 faa9 	bl	800c090 <HAL_RTCEx_BKUPWrite>
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_Seconds_Last */

  /* USER CODE END TIMER_IF_BkUp_Write_Seconds_Last */
}
 8005b3e:	bf00      	nop
 8005b40:	3708      	adds	r7, #8
 8005b42:	46bd      	mov	sp, r7
 8005b44:	bd80      	pop	{r7, pc}
 8005b46:	bf00      	nop
 8005b48:	20001d48 	.word	0x20001d48

08005b4c <TIMER_IF_BkUp_Write_SubSeconds>:

void TIMER_IF_BkUp_Write_SubSeconds(uint32_t SubSeconds)
{
 8005b4c:	b580      	push	{r7, lr}
 8005b4e:	b082      	sub	sp, #8
 8005b50:	af00      	add	r7, sp, #0
 8005b52:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_SubSeconds */

  /* USER CODE END TIMER_IF_BkUp_Write_SubSeconds */
  HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_SUBSECONDS, SubSeconds);
 8005b54:	687a      	ldr	r2, [r7, #4]
 8005b56:	2101      	movs	r1, #1
 8005b58:	4803      	ldr	r0, [pc, #12]	; (8005b68 <TIMER_IF_BkUp_Write_SubSeconds+0x1c>)
 8005b5a:	f006 fa99 	bl	800c090 <HAL_RTCEx_BKUPWrite>
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_SubSeconds_Last */

  /* USER CODE END TIMER_IF_BkUp_Write_SubSeconds_Last */
}
 8005b5e:	bf00      	nop
 8005b60:	3708      	adds	r7, #8
 8005b62:	46bd      	mov	sp, r7
 8005b64:	bd80      	pop	{r7, pc}
 8005b66:	bf00      	nop
 8005b68:	20001d48 	.word	0x20001d48

08005b6c <TIMER_IF_BkUp_Read_Seconds>:

uint32_t TIMER_IF_BkUp_Read_Seconds(void)
{
 8005b6c:	b580      	push	{r7, lr}
 8005b6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_Seconds */

  /* USER CODE END TIMER_IF_BkUp_Read_Seconds */
  return HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_SECONDS);
 8005b70:	2100      	movs	r1, #0
 8005b72:	4803      	ldr	r0, [pc, #12]	; (8005b80 <TIMER_IF_BkUp_Read_Seconds+0x14>)
 8005b74:	f006 faa4 	bl	800c0c0 <HAL_RTCEx_BKUPRead>
 8005b78:	4603      	mov	r3, r0
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_Seconds_Last */

  /* USER CODE END TIMER_IF_BkUp_Read_Seconds_Last */
}
 8005b7a:	4618      	mov	r0, r3
 8005b7c:	bd80      	pop	{r7, pc}
 8005b7e:	bf00      	nop
 8005b80:	20001d48 	.word	0x20001d48

08005b84 <TIMER_IF_BkUp_Read_SubSeconds>:

uint32_t TIMER_IF_BkUp_Read_SubSeconds(void)
{
 8005b84:	b580      	push	{r7, lr}
 8005b86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_SubSeconds */

  /* USER CODE END TIMER_IF_BkUp_Read_SubSeconds */
  return HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_SUBSECONDS);
 8005b88:	2101      	movs	r1, #1
 8005b8a:	4803      	ldr	r0, [pc, #12]	; (8005b98 <TIMER_IF_BkUp_Read_SubSeconds+0x14>)
 8005b8c:	f006 fa98 	bl	800c0c0 <HAL_RTCEx_BKUPRead>
 8005b90:	4603      	mov	r3, r0
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_SubSeconds_Last */

  /* USER CODE END TIMER_IF_BkUp_Read_SubSeconds_Last */
}
 8005b92:	4618      	mov	r0, r3
 8005b94:	bd80      	pop	{r7, pc}
 8005b96:	bf00      	nop
 8005b98:	20001d48 	.word	0x20001d48

08005b9c <TIMER_IF_BkUp_Write_MSBticks>:

/* USER CODE END EF */

/* Private functions ---------------------------------------------------------*/
static void TIMER_IF_BkUp_Write_MSBticks(uint32_t MSBticks)
{
 8005b9c:	b580      	push	{r7, lr}
 8005b9e:	b082      	sub	sp, #8
 8005ba0:	af00      	add	r7, sp, #0
 8005ba2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_MSBticks */

  /* USER CODE END TIMER_IF_BkUp_Write_MSBticks */
  HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_MSBTICKS, MSBticks);
 8005ba4:	687a      	ldr	r2, [r7, #4]
 8005ba6:	2102      	movs	r1, #2
 8005ba8:	4803      	ldr	r0, [pc, #12]	; (8005bb8 <TIMER_IF_BkUp_Write_MSBticks+0x1c>)
 8005baa:	f006 fa71 	bl	800c090 <HAL_RTCEx_BKUPWrite>
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_MSBticks_Last */

  /* USER CODE END TIMER_IF_BkUp_Write_MSBticks_Last */
}
 8005bae:	bf00      	nop
 8005bb0:	3708      	adds	r7, #8
 8005bb2:	46bd      	mov	sp, r7
 8005bb4:	bd80      	pop	{r7, pc}
 8005bb6:	bf00      	nop
 8005bb8:	20001d48 	.word	0x20001d48

08005bbc <TIMER_IF_BkUp_Read_MSBticks>:

static uint32_t TIMER_IF_BkUp_Read_MSBticks(void)
{
 8005bbc:	b580      	push	{r7, lr}
 8005bbe:	b082      	sub	sp, #8
 8005bc0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_MSBticks */

  /* USER CODE END TIMER_IF_BkUp_Read_MSBticks */
  uint32_t MSBticks;
  MSBticks = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_MSBTICKS);
 8005bc2:	2102      	movs	r1, #2
 8005bc4:	4804      	ldr	r0, [pc, #16]	; (8005bd8 <TIMER_IF_BkUp_Read_MSBticks+0x1c>)
 8005bc6:	f006 fa7b 	bl	800c0c0 <HAL_RTCEx_BKUPRead>
 8005bca:	6078      	str	r0, [r7, #4]
  return MSBticks;
 8005bcc:	687b      	ldr	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_MSBticks_Last */

  /* USER CODE END TIMER_IF_BkUp_Read_MSBticks_Last */
}
 8005bce:	4618      	mov	r0, r3
 8005bd0:	3708      	adds	r7, #8
 8005bd2:	46bd      	mov	sp, r7
 8005bd4:	bd80      	pop	{r7, pc}
 8005bd6:	bf00      	nop
 8005bd8:	20001d48 	.word	0x20001d48

08005bdc <GetTimerTicks>:

static inline uint32_t GetTimerTicks(void)
{
 8005bdc:	b580      	push	{r7, lr}
 8005bde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN GetTimerTicks */

  /* USER CODE END GetTimerTicks */
  return (UINT32_MAX - LL_RTC_TIME_GetSubSecond(RTC));
 8005be0:	4803      	ldr	r0, [pc, #12]	; (8005bf0 <GetTimerTicks+0x14>)
 8005be2:	f7ff fe05 	bl	80057f0 <LL_RTC_TIME_GetSubSecond>
 8005be6:	4603      	mov	r3, r0
 8005be8:	43db      	mvns	r3, r3
  /* USER CODE BEGIN GetTimerTicks_Last */

  /* USER CODE END GetTimerTicks_Last */
}
 8005bea:	4618      	mov	r0, r3
 8005bec:	bd80      	pop	{r7, pc}
 8005bee:	bf00      	nop
 8005bf0:	40002800 	.word	0x40002800

08005bf4 <LL_AHB2_GRP1_EnableClock>:
{
 8005bf4:	b480      	push	{r7}
 8005bf6:	b085      	sub	sp, #20
 8005bf8:	af00      	add	r7, sp, #0
 8005bfa:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8005bfc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005c00:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005c02:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	4313      	orrs	r3, r2
 8005c0a:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8005c0c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005c10:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	4013      	ands	r3, r2
 8005c16:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8005c18:	68fb      	ldr	r3, [r7, #12]
}
 8005c1a:	bf00      	nop
 8005c1c:	3714      	adds	r7, #20
 8005c1e:	46bd      	mov	sp, r7
 8005c20:	bc80      	pop	{r7}
 8005c22:	4770      	bx	lr

08005c24 <LL_APB1_GRP1_EnableClock>:
{
 8005c24:	b480      	push	{r7}
 8005c26:	b085      	sub	sp, #20
 8005c28:	af00      	add	r7, sp, #0
 8005c2a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 8005c2c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005c30:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8005c32:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	4313      	orrs	r3, r2
 8005c3a:	658b      	str	r3, [r1, #88]	; 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8005c3c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005c40:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	4013      	ands	r3, r2
 8005c46:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8005c48:	68fb      	ldr	r3, [r7, #12]
}
 8005c4a:	bf00      	nop
 8005c4c:	3714      	adds	r7, #20
 8005c4e:	46bd      	mov	sp, r7
 8005c50:	bc80      	pop	{r7}
 8005c52:	4770      	bx	lr

08005c54 <LL_APB1_GRP1_DisableClock>:
{
 8005c54:	b480      	push	{r7}
 8005c56:	b083      	sub	sp, #12
 8005c58:	af00      	add	r7, sp, #0
 8005c5a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB1ENR1, Periphs);
 8005c5c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005c60:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	43db      	mvns	r3, r3
 8005c66:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005c6a:	4013      	ands	r3, r2
 8005c6c:	658b      	str	r3, [r1, #88]	; 0x58
}
 8005c6e:	bf00      	nop
 8005c70:	370c      	adds	r7, #12
 8005c72:	46bd      	mov	sp, r7
 8005c74:	bc80      	pop	{r7}
 8005c76:	4770      	bx	lr

08005c78 <MX_USART2_UART_Init>:
DMA_HandleTypeDef hdma_usart2_tx;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8005c78:	b580      	push	{r7, lr}
 8005c7a:	af00      	add	r7, sp, #0

  huart2.Instance = USART2;
 8005c7c:	4b22      	ldr	r3, [pc, #136]	; (8005d08 <MX_USART2_UART_Init+0x90>)
 8005c7e:	4a23      	ldr	r2, [pc, #140]	; (8005d0c <MX_USART2_UART_Init+0x94>)
 8005c80:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = USART_BAUDRATE;
 8005c82:	4b21      	ldr	r3, [pc, #132]	; (8005d08 <MX_USART2_UART_Init+0x90>)
 8005c84:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8005c88:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8005c8a:	4b1f      	ldr	r3, [pc, #124]	; (8005d08 <MX_USART2_UART_Init+0x90>)
 8005c8c:	2200      	movs	r2, #0
 8005c8e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8005c90:	4b1d      	ldr	r3, [pc, #116]	; (8005d08 <MX_USART2_UART_Init+0x90>)
 8005c92:	2200      	movs	r2, #0
 8005c94:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8005c96:	4b1c      	ldr	r3, [pc, #112]	; (8005d08 <MX_USART2_UART_Init+0x90>)
 8005c98:	2200      	movs	r2, #0
 8005c9a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8005c9c:	4b1a      	ldr	r3, [pc, #104]	; (8005d08 <MX_USART2_UART_Init+0x90>)
 8005c9e:	220c      	movs	r2, #12
 8005ca0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005ca2:	4b19      	ldr	r3, [pc, #100]	; (8005d08 <MX_USART2_UART_Init+0x90>)
 8005ca4:	2200      	movs	r2, #0
 8005ca6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8005ca8:	4b17      	ldr	r3, [pc, #92]	; (8005d08 <MX_USART2_UART_Init+0x90>)
 8005caa:	2200      	movs	r2, #0
 8005cac:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8005cae:	4b16      	ldr	r3, [pc, #88]	; (8005d08 <MX_USART2_UART_Init+0x90>)
 8005cb0:	2200      	movs	r2, #0
 8005cb2:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8005cb4:	4b14      	ldr	r3, [pc, #80]	; (8005d08 <MX_USART2_UART_Init+0x90>)
 8005cb6:	2200      	movs	r2, #0
 8005cb8:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8005cba:	4b13      	ldr	r3, [pc, #76]	; (8005d08 <MX_USART2_UART_Init+0x90>)
 8005cbc:	2200      	movs	r2, #0
 8005cbe:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8005cc0:	4811      	ldr	r0, [pc, #68]	; (8005d08 <MX_USART2_UART_Init+0x90>)
 8005cc2:	f007 f952 	bl	800cf6a <HAL_UART_Init>
 8005cc6:	4603      	mov	r3, r0
 8005cc8:	2b00      	cmp	r3, #0
 8005cca:	d001      	beq.n	8005cd0 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8005ccc:	f7fe ff48 	bl	8004b60 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8005cd0:	2100      	movs	r1, #0
 8005cd2:	480d      	ldr	r0, [pc, #52]	; (8005d08 <MX_USART2_UART_Init+0x90>)
 8005cd4:	f008 fdb6 	bl	800e844 <HAL_UARTEx_SetTxFifoThreshold>
 8005cd8:	4603      	mov	r3, r0
 8005cda:	2b00      	cmp	r3, #0
 8005cdc:	d001      	beq.n	8005ce2 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8005cde:	f7fe ff3f 	bl	8004b60 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8005ce2:	2100      	movs	r1, #0
 8005ce4:	4808      	ldr	r0, [pc, #32]	; (8005d08 <MX_USART2_UART_Init+0x90>)
 8005ce6:	f008 fdeb 	bl	800e8c0 <HAL_UARTEx_SetRxFifoThreshold>
 8005cea:	4603      	mov	r3, r0
 8005cec:	2b00      	cmp	r3, #0
 8005cee:	d001      	beq.n	8005cf4 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8005cf0:	f7fe ff36 	bl	8004b60 <Error_Handler>
  }
  if (HAL_UARTEx_EnableFifoMode(&huart2) != HAL_OK)
 8005cf4:	4804      	ldr	r0, [pc, #16]	; (8005d08 <MX_USART2_UART_Init+0x90>)
 8005cf6:	f008 fd6a 	bl	800e7ce <HAL_UARTEx_EnableFifoMode>
 8005cfa:	4603      	mov	r3, r0
 8005cfc:	2b00      	cmp	r3, #0
 8005cfe:	d001      	beq.n	8005d04 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8005d00:	f7fe ff2e 	bl	8004b60 <Error_Handler>
  }

}
 8005d04:	bf00      	nop
 8005d06:	bd80      	pop	{r7, pc}
 8005d08:	20001e38 	.word	0x20001e38
 8005d0c:	40004400 	.word	0x40004400

08005d10 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8005d10:	b580      	push	{r7, lr}
 8005d12:	b096      	sub	sp, #88	; 0x58
 8005d14:	af00      	add	r7, sp, #0
 8005d16:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005d18:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8005d1c:	2200      	movs	r2, #0
 8005d1e:	601a      	str	r2, [r3, #0]
 8005d20:	605a      	str	r2, [r3, #4]
 8005d22:	609a      	str	r2, [r3, #8]
 8005d24:	60da      	str	r2, [r3, #12]
 8005d26:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8005d28:	f107 030c 	add.w	r3, r7, #12
 8005d2c:	2238      	movs	r2, #56	; 0x38
 8005d2e:	2100      	movs	r1, #0
 8005d30:	4618      	mov	r0, r3
 8005d32:	f01a fecf 	bl	8020ad4 <memset>
  if(uartHandle->Instance==USART2)
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	4a33      	ldr	r2, [pc, #204]	; (8005e08 <HAL_UART_MspInit+0xf8>)
 8005d3c:	4293      	cmp	r3, r2
 8005d3e:	d15f      	bne.n	8005e00 <HAL_UART_MspInit+0xf0>
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
  /** Initializes the peripherals clocks
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8005d40:	2302      	movs	r3, #2
 8005d42:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Usart2ClockSelection = RCC_USART2CLKSOURCE_SYSCLK;
 8005d44:	4b31      	ldr	r3, [pc, #196]	; (8005e0c <HAL_UART_MspInit+0xfc>)
 8005d46:	617b      	str	r3, [r7, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8005d48:	f107 030c 	add.w	r3, r7, #12
 8005d4c:	4618      	mov	r0, r3
 8005d4e:	f005 fd43 	bl	800b7d8 <HAL_RCCEx_PeriphCLKConfig>
 8005d52:	4603      	mov	r3, r0
 8005d54:	2b00      	cmp	r3, #0
 8005d56:	d001      	beq.n	8005d5c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8005d58:	f7fe ff02 	bl	8004b60 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8005d5c:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8005d60:	f7ff ff60 	bl	8005c24 <LL_APB1_GRP1_EnableClock>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005d64:	2001      	movs	r0, #1
 8005d66:	f7ff ff45 	bl	8005bf4 <LL_AHB2_GRP1_EnableClock>
    /**USART2 GPIO Configuration
    PA3     ------> USART2_RX
    PA2     ------> USART2_TX
    */
    GPIO_InitStruct.Pin = USARTx_RX_Pin|USARTx_TX_Pin;
 8005d6a:	230c      	movs	r3, #12
 8005d6c:	647b      	str	r3, [r7, #68]	; 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005d6e:	2302      	movs	r3, #2
 8005d70:	64bb      	str	r3, [r7, #72]	; 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005d72:	2300      	movs	r3, #0
 8005d74:	64fb      	str	r3, [r7, #76]	; 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005d76:	2303      	movs	r3, #3
 8005d78:	653b      	str	r3, [r7, #80]	; 0x50
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8005d7a:	2307      	movs	r3, #7
 8005d7c:	657b      	str	r3, [r7, #84]	; 0x54
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005d7e:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8005d82:	4619      	mov	r1, r3
 8005d84:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8005d88:	f001 ff3e 	bl	8007c08 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Channel5;
 8005d8c:	4b20      	ldr	r3, [pc, #128]	; (8005e10 <HAL_UART_MspInit+0x100>)
 8005d8e:	4a21      	ldr	r2, [pc, #132]	; (8005e14 <HAL_UART_MspInit+0x104>)
 8005d90:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 8005d92:	4b1f      	ldr	r3, [pc, #124]	; (8005e10 <HAL_UART_MspInit+0x100>)
 8005d94:	2214      	movs	r2, #20
 8005d96:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8005d98:	4b1d      	ldr	r3, [pc, #116]	; (8005e10 <HAL_UART_MspInit+0x100>)
 8005d9a:	2210      	movs	r2, #16
 8005d9c:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005d9e:	4b1c      	ldr	r3, [pc, #112]	; (8005e10 <HAL_UART_MspInit+0x100>)
 8005da0:	2200      	movs	r2, #0
 8005da2:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8005da4:	4b1a      	ldr	r3, [pc, #104]	; (8005e10 <HAL_UART_MspInit+0x100>)
 8005da6:	2280      	movs	r2, #128	; 0x80
 8005da8:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005daa:	4b19      	ldr	r3, [pc, #100]	; (8005e10 <HAL_UART_MspInit+0x100>)
 8005dac:	2200      	movs	r2, #0
 8005dae:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005db0:	4b17      	ldr	r3, [pc, #92]	; (8005e10 <HAL_UART_MspInit+0x100>)
 8005db2:	2200      	movs	r2, #0
 8005db4:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8005db6:	4b16      	ldr	r3, [pc, #88]	; (8005e10 <HAL_UART_MspInit+0x100>)
 8005db8:	2200      	movs	r2, #0
 8005dba:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8005dbc:	4b14      	ldr	r3, [pc, #80]	; (8005e10 <HAL_UART_MspInit+0x100>)
 8005dbe:	2200      	movs	r2, #0
 8005dc0:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8005dc2:	4813      	ldr	r0, [pc, #76]	; (8005e10 <HAL_UART_MspInit+0x100>)
 8005dc4:	f001 face 	bl	8007364 <HAL_DMA_Init>
 8005dc8:	4603      	mov	r3, r0
 8005dca:	2b00      	cmp	r3, #0
 8005dcc:	d001      	beq.n	8005dd2 <HAL_UART_MspInit+0xc2>
    {
      Error_Handler();
 8005dce:	f7fe fec7 	bl	8004b60 <Error_Handler>
    }

    if (HAL_DMA_ConfigChannelAttributes(&hdma_usart2_tx, DMA_CHANNEL_NPRIV) != HAL_OK)
 8005dd2:	2110      	movs	r1, #16
 8005dd4:	480e      	ldr	r0, [pc, #56]	; (8005e10 <HAL_UART_MspInit+0x100>)
 8005dd6:	f001 fe12 	bl	80079fe <HAL_DMA_ConfigChannelAttributes>
 8005dda:	4603      	mov	r3, r0
 8005ddc:	2b00      	cmp	r3, #0
 8005dde:	d001      	beq.n	8005de4 <HAL_UART_MspInit+0xd4>
    {
      Error_Handler();
 8005de0:	f7fe febe 	bl	8004b60 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	4a0a      	ldr	r2, [pc, #40]	; (8005e10 <HAL_UART_MspInit+0x100>)
 8005de8:	679a      	str	r2, [r3, #120]	; 0x78
 8005dea:	4a09      	ldr	r2, [pc, #36]	; (8005e10 <HAL_UART_MspInit+0x100>)
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	6293      	str	r3, [r2, #40]	; 0x28

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 2, 0);
 8005df0:	2200      	movs	r2, #0
 8005df2:	2102      	movs	r1, #2
 8005df4:	2025      	movs	r0, #37	; 0x25
 8005df6:	f001 fa7e 	bl	80072f6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8005dfa:	2025      	movs	r0, #37	; 0x25
 8005dfc:	f001 fa95 	bl	800732a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8005e00:	bf00      	nop
 8005e02:	3758      	adds	r7, #88	; 0x58
 8005e04:	46bd      	mov	sp, r7
 8005e06:	bd80      	pop	{r7, pc}
 8005e08:	40004400 	.word	0x40004400
 8005e0c:	000c0004 	.word	0x000c0004
 8005e10:	20001dd8 	.word	0x20001dd8
 8005e14:	40020058 	.word	0x40020058

08005e18 <HAL_UART_MspDeInit>:

void HAL_UART_MspDeInit(UART_HandleTypeDef* uartHandle)
{
 8005e18:	b580      	push	{r7, lr}
 8005e1a:	b082      	sub	sp, #8
 8005e1c:	af00      	add	r7, sp, #0
 8005e1e:	6078      	str	r0, [r7, #4]

  if(uartHandle->Instance==USART2)
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	4a0b      	ldr	r2, [pc, #44]	; (8005e54 <HAL_UART_MspDeInit+0x3c>)
 8005e26:	4293      	cmp	r3, r2
 8005e28:	d110      	bne.n	8005e4c <HAL_UART_MspDeInit+0x34>
  {
  /* USER CODE BEGIN USART2_MspDeInit 0 */

  /* USER CODE END USART2_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USART2_CLK_DISABLE();
 8005e2a:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8005e2e:	f7ff ff11 	bl	8005c54 <LL_APB1_GRP1_DisableClock>

    /**USART2 GPIO Configuration
    PA3     ------> USART2_RX
    PA2     ------> USART2_TX
    */
    HAL_GPIO_DeInit(GPIOA, USARTx_RX_Pin|USARTx_TX_Pin);
 8005e32:	210c      	movs	r1, #12
 8005e34:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8005e38:	f002 f846 	bl	8007ec8 <HAL_GPIO_DeInit>

    /* USART2 DMA DeInit */
    HAL_DMA_DeInit(uartHandle->hdmatx);
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005e40:	4618      	mov	r0, r3
 8005e42:	f001 fb37 	bl	80074b4 <HAL_DMA_DeInit>

    /* USART2 interrupt Deinit */
    HAL_NVIC_DisableIRQ(USART2_IRQn);
 8005e46:	2025      	movs	r0, #37	; 0x25
 8005e48:	f001 fa7d 	bl	8007346 <HAL_NVIC_DisableIRQ>
  /* USER CODE BEGIN USART2_MspDeInit 1 */

  /* USER CODE END USART2_MspDeInit 1 */
  }
}
 8005e4c:	bf00      	nop
 8005e4e:	3708      	adds	r7, #8
 8005e50:	46bd      	mov	sp, r7
 8005e52:	bd80      	pop	{r7, pc}
 8005e54:	40004400 	.word	0x40004400

08005e58 <LL_APB1_GRP1_ForceReset>:
{
 8005e58:	b480      	push	{r7}
 8005e5a:	b083      	sub	sp, #12
 8005e5c:	af00      	add	r7, sp, #0
 8005e5e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1RSTR1, Periphs);
 8005e60:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005e64:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005e66:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	4313      	orrs	r3, r2
 8005e6e:	638b      	str	r3, [r1, #56]	; 0x38
}
 8005e70:	bf00      	nop
 8005e72:	370c      	adds	r7, #12
 8005e74:	46bd      	mov	sp, r7
 8005e76:	bc80      	pop	{r7}
 8005e78:	4770      	bx	lr

08005e7a <LL_APB1_GRP1_ReleaseReset>:
{
 8005e7a:	b480      	push	{r7}
 8005e7c:	b083      	sub	sp, #12
 8005e7e:	af00      	add	r7, sp, #0
 8005e80:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB1RSTR1, Periphs);
 8005e82:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005e86:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	43db      	mvns	r3, r3
 8005e8c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005e90:	4013      	ands	r3, r2
 8005e92:	638b      	str	r3, [r1, #56]	; 0x38
}
 8005e94:	bf00      	nop
 8005e96:	370c      	adds	r7, #12
 8005e98:	46bd      	mov	sp, r7
 8005e9a:	bc80      	pop	{r7}
 8005e9c:	4770      	bx	lr
	...

08005ea0 <LL_EXTI_EnableIT_0_31>:
{
 8005ea0:	b480      	push	{r7}
 8005ea2:	b083      	sub	sp, #12
 8005ea4:	af00      	add	r7, sp, #0
 8005ea6:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 8005ea8:	4b06      	ldr	r3, [pc, #24]	; (8005ec4 <LL_EXTI_EnableIT_0_31+0x24>)
 8005eaa:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 8005eae:	4905      	ldr	r1, [pc, #20]	; (8005ec4 <LL_EXTI_EnableIT_0_31+0x24>)
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	4313      	orrs	r3, r2
 8005eb4:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
}
 8005eb8:	bf00      	nop
 8005eba:	370c      	adds	r7, #12
 8005ebc:	46bd      	mov	sp, r7
 8005ebe:	bc80      	pop	{r7}
 8005ec0:	4770      	bx	lr
 8005ec2:	bf00      	nop
 8005ec4:	58000800 	.word	0x58000800

08005ec8 <vcom_Init>:
/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/

UTIL_ADV_TRACE_Status_t vcom_Init(void (*cb)(void *))
{
 8005ec8:	b580      	push	{r7, lr}
 8005eca:	b082      	sub	sp, #8
 8005ecc:	af00      	add	r7, sp, #0
 8005ece:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN vcom_Init_1 */

  /* USER CODE END vcom_Init_1 */
  TxCpltCallback = cb;
 8005ed0:	4a07      	ldr	r2, [pc, #28]	; (8005ef0 <vcom_Init+0x28>)
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	6013      	str	r3, [r2, #0]
  MX_DMA_Init();
 8005ed6:	f7fe fb34 	bl	8004542 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8005eda:	f7ff fecd 	bl	8005c78 <MX_USART2_UART_Init>
  LL_EXTI_EnableIT_0_31(LL_EXTI_LINE_27);
 8005ede:	f04f 6000 	mov.w	r0, #134217728	; 0x8000000
 8005ee2:	f7ff ffdd 	bl	8005ea0 <LL_EXTI_EnableIT_0_31>
  return UTIL_ADV_TRACE_OK;
 8005ee6:	2300      	movs	r3, #0
  /* USER CODE BEGIN vcom_Init_2 */

  /* USER CODE END vcom_Init_2 */
}
 8005ee8:	4618      	mov	r0, r3
 8005eea:	3708      	adds	r7, #8
 8005eec:	46bd      	mov	sp, r7
 8005eee:	bd80      	pop	{r7, pc}
 8005ef0:	200007c8 	.word	0x200007c8

08005ef4 <vcom_DeInit>:

UTIL_ADV_TRACE_Status_t vcom_DeInit(void)
{
 8005ef4:	b580      	push	{r7, lr}
 8005ef6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN vcom_DeInit_1 */

  /* USER CODE END vcom_DeInit_1 */
  /* ##-1- Reset peripherals ################################################## */
  __HAL_RCC_USART2_FORCE_RESET();
 8005ef8:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8005efc:	f7ff ffac 	bl	8005e58 <LL_APB1_GRP1_ForceReset>
  __HAL_RCC_USART2_RELEASE_RESET();
 8005f00:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8005f04:	f7ff ffb9 	bl	8005e7a <LL_APB1_GRP1_ReleaseReset>

  /* ##-2- MspDeInit ################################################## */
  HAL_UART_MspDeInit(&huart2);
 8005f08:	4804      	ldr	r0, [pc, #16]	; (8005f1c <vcom_DeInit+0x28>)
 8005f0a:	f7ff ff85 	bl	8005e18 <HAL_UART_MspDeInit>

  /* ##-3- Disable the NVIC for DMA ########################################### */
  /* temporary while waiting CR 50840: MX implementation of  MX_DMA_DeInit() */
  /* For the time being user should change manually the channel according to the MX settings */
  /* USER CODE BEGIN 1 */
  HAL_NVIC_DisableIRQ(DMA1_Channel5_IRQn);
 8005f0e:	200f      	movs	r0, #15
 8005f10:	f001 fa19 	bl	8007346 <HAL_NVIC_DisableIRQ>

  return UTIL_ADV_TRACE_OK;
 8005f14:	2300      	movs	r3, #0
  /* USER CODE END 1 */
  /* USER CODE BEGIN vcom_DeInit_2 */

  /* USER CODE END vcom_DeInit_2 */
}
 8005f16:	4618      	mov	r0, r3
 8005f18:	bd80      	pop	{r7, pc}
 8005f1a:	bf00      	nop
 8005f1c:	20001e38 	.word	0x20001e38

08005f20 <vcom_Trace_DMA>:

  /* USER CODE END vcom_Trace_2 */
}

UTIL_ADV_TRACE_Status_t vcom_Trace_DMA(uint8_t *p_data, uint16_t size)
{
 8005f20:	b580      	push	{r7, lr}
 8005f22:	b082      	sub	sp, #8
 8005f24:	af00      	add	r7, sp, #0
 8005f26:	6078      	str	r0, [r7, #4]
 8005f28:	460b      	mov	r3, r1
 8005f2a:	807b      	strh	r3, [r7, #2]
  /* USER CODE BEGIN vcom_Trace_DMA_1 */

  /* USER CODE END vcom_Trace_DMA_1 */
  HAL_UART_Transmit_DMA(&huart2, p_data, size);
 8005f2c:	887b      	ldrh	r3, [r7, #2]
 8005f2e:	461a      	mov	r2, r3
 8005f30:	6879      	ldr	r1, [r7, #4]
 8005f32:	4804      	ldr	r0, [pc, #16]	; (8005f44 <vcom_Trace_DMA+0x24>)
 8005f34:	f007 f898 	bl	800d068 <HAL_UART_Transmit_DMA>
  return UTIL_ADV_TRACE_OK;
 8005f38:	2300      	movs	r3, #0
  /* USER CODE BEGIN vcom_Trace_DMA_2 */

  /* USER CODE END vcom_Trace_DMA_2 */
}
 8005f3a:	4618      	mov	r0, r3
 8005f3c:	3708      	adds	r7, #8
 8005f3e:	46bd      	mov	sp, r7
 8005f40:	bd80      	pop	{r7, pc}
 8005f42:	bf00      	nop
 8005f44:	20001e38 	.word	0x20001e38

08005f48 <vcom_ReceiveInit>:

UTIL_ADV_TRACE_Status_t vcom_ReceiveInit(void (*RxCb)(uint8_t *rxChar, uint16_t size, uint8_t error))
{
 8005f48:	b580      	push	{r7, lr}
 8005f4a:	b084      	sub	sp, #16
 8005f4c:	af00      	add	r7, sp, #0
 8005f4e:	6078      	str	r0, [r7, #4]

  /* USER CODE END vcom_ReceiveInit_1 */
  UART_WakeUpTypeDef WakeUpSelection;

  /*record call back*/
  RxCpltCallback = RxCb;
 8005f50:	4a19      	ldr	r2, [pc, #100]	; (8005fb8 <vcom_ReceiveInit+0x70>)
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	6013      	str	r3, [r2, #0]

  /*Set wakeUp event on start bit*/
  WakeUpSelection.WakeUpEvent = UART_WAKEUP_ON_STARTBIT;
 8005f56:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8005f5a:	60bb      	str	r3, [r7, #8]

  HAL_UARTEx_StopModeWakeUpSourceConfig(&huart2, WakeUpSelection);
 8005f5c:	f107 0308 	add.w	r3, r7, #8
 8005f60:	e893 0006 	ldmia.w	r3, {r1, r2}
 8005f64:	4815      	ldr	r0, [pc, #84]	; (8005fbc <vcom_ReceiveInit+0x74>)
 8005f66:	f008 fbb6 	bl	800e6d6 <HAL_UARTEx_StopModeWakeUpSourceConfig>

  /* Make sure that no UART transfer is on-going */
  while (__HAL_UART_GET_FLAG(&huart2, USART_ISR_BUSY) == SET);
 8005f6a:	bf00      	nop
 8005f6c:	4b13      	ldr	r3, [pc, #76]	; (8005fbc <vcom_ReceiveInit+0x74>)
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	69db      	ldr	r3, [r3, #28]
 8005f72:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005f76:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005f7a:	d0f7      	beq.n	8005f6c <vcom_ReceiveInit+0x24>

  /* Make sure that UART is ready to receive)   */
  while (__HAL_UART_GET_FLAG(&huart2, USART_ISR_REACK) == RESET);
 8005f7c:	bf00      	nop
 8005f7e:	4b0f      	ldr	r3, [pc, #60]	; (8005fbc <vcom_ReceiveInit+0x74>)
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	69db      	ldr	r3, [r3, #28]
 8005f84:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005f88:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005f8c:	d1f7      	bne.n	8005f7e <vcom_ReceiveInit+0x36>

  /* Enable USART interrupt */
  __HAL_UART_ENABLE_IT(&huart2, UART_IT_WUF);
 8005f8e:	4b0b      	ldr	r3, [pc, #44]	; (8005fbc <vcom_ReceiveInit+0x74>)
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	689a      	ldr	r2, [r3, #8]
 8005f94:	4b09      	ldr	r3, [pc, #36]	; (8005fbc <vcom_ReceiveInit+0x74>)
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 8005f9c:	609a      	str	r2, [r3, #8]

  /*Enable wakeup from stop mode*/
  HAL_UARTEx_EnableStopMode(&huart2);
 8005f9e:	4807      	ldr	r0, [pc, #28]	; (8005fbc <vcom_ReceiveInit+0x74>)
 8005fa0:	f008 fbf4 	bl	800e78c <HAL_UARTEx_EnableStopMode>

  /*Start LPUART receive on IT*/
  HAL_UART_Receive_IT(&huart2, &charRx, 1);
 8005fa4:	2201      	movs	r2, #1
 8005fa6:	4906      	ldr	r1, [pc, #24]	; (8005fc0 <vcom_ReceiveInit+0x78>)
 8005fa8:	4804      	ldr	r0, [pc, #16]	; (8005fbc <vcom_ReceiveInit+0x74>)
 8005faa:	f007 f82e 	bl	800d00a <HAL_UART_Receive_IT>

  return UTIL_ADV_TRACE_OK;
 8005fae:	2300      	movs	r3, #0
  /* USER CODE BEGIN vcom_ReceiveInit_2 */

  /* USER CODE END vcom_ReceiveInit_2 */
}
 8005fb0:	4618      	mov	r0, r3
 8005fb2:	3710      	adds	r7, #16
 8005fb4:	46bd      	mov	sp, r7
 8005fb6:	bd80      	pop	{r7, pc}
 8005fb8:	200007cc 	.word	0x200007cc
 8005fbc:	20001e38 	.word	0x20001e38
 8005fc0:	20001ec8 	.word	0x20001ec8

08005fc4 <vcom_Resume>:

void vcom_Resume(void)
{
 8005fc4:	b580      	push	{r7, lr}
 8005fc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN vcom_Resume_1 */

  /* USER CODE END vcom_Resume_1 */
  /*to re-enable lost UART settings*/
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8005fc8:	4808      	ldr	r0, [pc, #32]	; (8005fec <vcom_Resume+0x28>)
 8005fca:	f006 ffce 	bl	800cf6a <HAL_UART_Init>
 8005fce:	4603      	mov	r3, r0
 8005fd0:	2b00      	cmp	r3, #0
 8005fd2:	d001      	beq.n	8005fd8 <vcom_Resume+0x14>
  {
    Error_Handler();
 8005fd4:	f7fe fdc4 	bl	8004b60 <Error_Handler>
  }

  /*to re-enable lost DMA settings*/
  if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8005fd8:	4805      	ldr	r0, [pc, #20]	; (8005ff0 <vcom_Resume+0x2c>)
 8005fda:	f001 f9c3 	bl	8007364 <HAL_DMA_Init>
 8005fde:	4603      	mov	r3, r0
 8005fe0:	2b00      	cmp	r3, #0
 8005fe2:	d001      	beq.n	8005fe8 <vcom_Resume+0x24>
  {
    Error_Handler();
 8005fe4:	f7fe fdbc 	bl	8004b60 <Error_Handler>
  }
  /* USER CODE BEGIN vcom_Resume_2 */

  /* USER CODE END vcom_Resume_2 */
}
 8005fe8:	bf00      	nop
 8005fea:	bd80      	pop	{r7, pc}
 8005fec:	20001e38 	.word	0x20001e38
 8005ff0:	20001dd8 	.word	0x20001dd8

08005ff4 <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart2)
{
 8005ff4:	b580      	push	{r7, lr}
 8005ff6:	b082      	sub	sp, #8
 8005ff8:	af00      	add	r7, sp, #0
 8005ffa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_UART_TxCpltCallback_1 */

  /* USER CODE END HAL_UART_TxCpltCallback_1 */
  /* buffer transmission complete*/
  TxCpltCallback(NULL);
 8005ffc:	4b03      	ldr	r3, [pc, #12]	; (800600c <HAL_UART_TxCpltCallback+0x18>)
 8005ffe:	681b      	ldr	r3, [r3, #0]
 8006000:	2000      	movs	r0, #0
 8006002:	4798      	blx	r3
  /* USER CODE BEGIN HAL_UART_TxCpltCallback_2 */

  /* USER CODE END HAL_UART_TxCpltCallback_2 */
}
 8006004:	bf00      	nop
 8006006:	3708      	adds	r7, #8
 8006008:	46bd      	mov	sp, r7
 800600a:	bd80      	pop	{r7, pc}
 800600c:	200007c8 	.word	0x200007c8

08006010 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart2)
{
 8006010:	b580      	push	{r7, lr}
 8006012:	b082      	sub	sp, #8
 8006014:	af00      	add	r7, sp, #0
 8006016:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_UART_RxCpltCallback_1 */

  /* USER CODE END HAL_UART_RxCpltCallback_1 */
  if ((NULL != RxCpltCallback) && (HAL_UART_ERROR_NONE == huart2->ErrorCode))
 8006018:	4b0b      	ldr	r3, [pc, #44]	; (8006048 <HAL_UART_RxCpltCallback+0x38>)
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	2b00      	cmp	r3, #0
 800601e:	d00a      	beq.n	8006036 <HAL_UART_RxCpltCallback+0x26>
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006026:	2b00      	cmp	r3, #0
 8006028:	d105      	bne.n	8006036 <HAL_UART_RxCpltCallback+0x26>
  {
    RxCpltCallback(&charRx, 1, 0);
 800602a:	4b07      	ldr	r3, [pc, #28]	; (8006048 <HAL_UART_RxCpltCallback+0x38>)
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	2200      	movs	r2, #0
 8006030:	2101      	movs	r1, #1
 8006032:	4806      	ldr	r0, [pc, #24]	; (800604c <HAL_UART_RxCpltCallback+0x3c>)
 8006034:	4798      	blx	r3
  }
  HAL_UART_Receive_IT(huart2, &charRx, 1);
 8006036:	2201      	movs	r2, #1
 8006038:	4904      	ldr	r1, [pc, #16]	; (800604c <HAL_UART_RxCpltCallback+0x3c>)
 800603a:	6878      	ldr	r0, [r7, #4]
 800603c:	f006 ffe5 	bl	800d00a <HAL_UART_Receive_IT>
  /* USER CODE BEGIN HAL_UART_RxCpltCallback_2 */

  /* USER CODE END HAL_UART_RxCpltCallback_2 */
}
 8006040:	bf00      	nop
 8006042:	3708      	adds	r7, #8
 8006044:	46bd      	mov	sp, r7
 8006046:	bd80      	pop	{r7, pc}
 8006048:	200007cc 	.word	0x200007cc
 800604c:	20001ec8 	.word	0x20001ec8

08006050 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8006050:	480d      	ldr	r0, [pc, #52]	; (8006088 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8006052:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8006054:	f7ff fb46 	bl	80056e4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8006058:	480c      	ldr	r0, [pc, #48]	; (800608c <LoopForever+0x6>)
  ldr r1, =_edata
 800605a:	490d      	ldr	r1, [pc, #52]	; (8006090 <LoopForever+0xa>)
  ldr r2, =_sidata
 800605c:	4a0d      	ldr	r2, [pc, #52]	; (8006094 <LoopForever+0xe>)
  movs r3, #0
 800605e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8006060:	e002      	b.n	8006068 <LoopCopyDataInit>

08006062 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8006062:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8006064:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8006066:	3304      	adds	r3, #4

08006068 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8006068:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800606a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800606c:	d3f9      	bcc.n	8006062 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800606e:	4a0a      	ldr	r2, [pc, #40]	; (8006098 <LoopForever+0x12>)
  ldr r4, =_ebss
 8006070:	4c0a      	ldr	r4, [pc, #40]	; (800609c <LoopForever+0x16>)
  movs r3, #0
 8006072:	2300      	movs	r3, #0
  b LoopFillZerobss
 8006074:	e001      	b.n	800607a <LoopFillZerobss>

08006076 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8006076:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8006078:	3204      	adds	r2, #4

0800607a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800607a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800607c:	d3fb      	bcc.n	8006076 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800607e:	f01a fd05 	bl	8020a8c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8006082:	f7fe fc99 	bl	80049b8 <main>

08006086 <LoopForever>:

LoopForever:
    b LoopForever
 8006086:	e7fe      	b.n	8006086 <LoopForever>
  ldr   r0, =_estack
 8006088:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 800608c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8006090:	20000230 	.word	0x20000230
  ldr r2, =_sidata
 8006094:	08022ed0 	.word	0x08022ed0
  ldr r2, =_sbss
 8006098:	20000230 	.word	0x20000230
  ldr r4, =_ebss
 800609c:	20001f7c 	.word	0x20001f7c

080060a0 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80060a0:	e7fe      	b.n	80060a0 <ADC_IRQHandler>
	...

080060a4 <LL_DBGMCU_EnableDBGSleepMode>:
{
 80060a4:	b480      	push	{r7}
 80060a6:	af00      	add	r7, sp, #0
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_SLEEP);
 80060a8:	4b04      	ldr	r3, [pc, #16]	; (80060bc <LL_DBGMCU_EnableDBGSleepMode+0x18>)
 80060aa:	685b      	ldr	r3, [r3, #4]
 80060ac:	4a03      	ldr	r2, [pc, #12]	; (80060bc <LL_DBGMCU_EnableDBGSleepMode+0x18>)
 80060ae:	f043 0301 	orr.w	r3, r3, #1
 80060b2:	6053      	str	r3, [r2, #4]
}
 80060b4:	bf00      	nop
 80060b6:	46bd      	mov	sp, r7
 80060b8:	bc80      	pop	{r7}
 80060ba:	4770      	bx	lr
 80060bc:	e0042000 	.word	0xe0042000

080060c0 <LL_DBGMCU_EnableDBGStopMode>:
{
 80060c0:	b480      	push	{r7}
 80060c2:	af00      	add	r7, sp, #0
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP);
 80060c4:	4b04      	ldr	r3, [pc, #16]	; (80060d8 <LL_DBGMCU_EnableDBGStopMode+0x18>)
 80060c6:	685b      	ldr	r3, [r3, #4]
 80060c8:	4a03      	ldr	r2, [pc, #12]	; (80060d8 <LL_DBGMCU_EnableDBGStopMode+0x18>)
 80060ca:	f043 0302 	orr.w	r3, r3, #2
 80060ce:	6053      	str	r3, [r2, #4]
}
 80060d0:	bf00      	nop
 80060d2:	46bd      	mov	sp, r7
 80060d4:	bc80      	pop	{r7}
 80060d6:	4770      	bx	lr
 80060d8:	e0042000 	.word	0xe0042000

080060dc <LL_DBGMCU_EnableDBGStandbyMode>:
{
 80060dc:	b480      	push	{r7}
 80060de:	af00      	add	r7, sp, #0
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STANDBY);
 80060e0:	4b04      	ldr	r3, [pc, #16]	; (80060f4 <LL_DBGMCU_EnableDBGStandbyMode+0x18>)
 80060e2:	685b      	ldr	r3, [r3, #4]
 80060e4:	4a03      	ldr	r2, [pc, #12]	; (80060f4 <LL_DBGMCU_EnableDBGStandbyMode+0x18>)
 80060e6:	f043 0304 	orr.w	r3, r3, #4
 80060ea:	6053      	str	r3, [r2, #4]
}
 80060ec:	bf00      	nop
 80060ee:	46bd      	mov	sp, r7
 80060f0:	bc80      	pop	{r7}
 80060f2:	4770      	bx	lr
 80060f4:	e0042000 	.word	0xe0042000

080060f8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80060f8:	b580      	push	{r7, lr}
 80060fa:	b082      	sub	sp, #8
 80060fc:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80060fe:	2300      	movs	r3, #0
 8006100:	71fb      	strb	r3, [r7, #7]
#endif /* PREFETCH_ENABLE */

#ifdef CORE_CM0PLUS
#else
  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8006102:	2003      	movs	r0, #3
 8006104:	f001 f8ec 	bl	80072e0 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(DUAL_CORE) && defined(CORE_CM0PLUS)
  SystemCoreClock = HAL_RCC_GetHCLK2Freq();
#else
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8006108:	f005 f984 	bl	800b414 <HAL_RCC_GetHCLKFreq>
 800610c:	4603      	mov	r3, r0
 800610e:	4a09      	ldr	r2, [pc, #36]	; (8006134 <HAL_Init+0x3c>)
 8006110:	6013      	str	r3, [r2, #0]
#endif

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8006112:	200f      	movs	r0, #15
 8006114:	f7ff f920 	bl	8005358 <HAL_InitTick>
 8006118:	4603      	mov	r3, r0
 800611a:	2b00      	cmp	r3, #0
 800611c:	d002      	beq.n	8006124 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 800611e:	2301      	movs	r3, #1
 8006120:	71fb      	strb	r3, [r7, #7]
 8006122:	e001      	b.n	8006128 <HAL_Init+0x30>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8006124:	f7fe fe37 	bl	8004d96 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8006128:	79fb      	ldrb	r3, [r7, #7]
}
 800612a:	4618      	mov	r0, r3
 800612c:	3708      	adds	r7, #8
 800612e:	46bd      	mov	sp, r7
 8006130:	bd80      	pop	{r7, pc}
 8006132:	bf00      	nop
 8006134:	20000034 	.word	0x20000034

08006138 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8006138:	b480      	push	{r7}
 800613a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800613c:	4b05      	ldr	r3, [pc, #20]	; (8006154 <HAL_IncTick+0x1c>)
 800613e:	781b      	ldrb	r3, [r3, #0]
 8006140:	461a      	mov	r2, r3
 8006142:	4b05      	ldr	r3, [pc, #20]	; (8006158 <HAL_IncTick+0x20>)
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	4413      	add	r3, r2
 8006148:	4a03      	ldr	r2, [pc, #12]	; (8006158 <HAL_IncTick+0x20>)
 800614a:	6013      	str	r3, [r2, #0]
}
 800614c:	bf00      	nop
 800614e:	46bd      	mov	sp, r7
 8006150:	bc80      	pop	{r7}
 8006152:	4770      	bx	lr
 8006154:	2000003c 	.word	0x2000003c
 8006158:	20001ecc 	.word	0x20001ecc

0800615c <HAL_SuspendTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
 800615c:	b480      	push	{r7}
 800615e:	af00      	add	r7, sp, #0
  /* Disable SysTick Interrupt */
  CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 8006160:	4b04      	ldr	r3, [pc, #16]	; (8006174 <HAL_SuspendTick+0x18>)
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	4a03      	ldr	r2, [pc, #12]	; (8006174 <HAL_SuspendTick+0x18>)
 8006166:	f023 0302 	bic.w	r3, r3, #2
 800616a:	6013      	str	r3, [r2, #0]
}
 800616c:	bf00      	nop
 800616e:	46bd      	mov	sp, r7
 8006170:	bc80      	pop	{r7}
 8006172:	4770      	bx	lr
 8006174:	e000e010 	.word	0xe000e010

08006178 <HAL_ResumeTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_ResumeTick(void)
{
 8006178:	b480      	push	{r7}
 800617a:	af00      	add	r7, sp, #0
  /* Enable SysTick Interrupt */
  SET_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 800617c:	4b04      	ldr	r3, [pc, #16]	; (8006190 <HAL_ResumeTick+0x18>)
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	4a03      	ldr	r2, [pc, #12]	; (8006190 <HAL_ResumeTick+0x18>)
 8006182:	f043 0302 	orr.w	r3, r3, #2
 8006186:	6013      	str	r3, [r2, #0]
}
 8006188:	bf00      	nop
 800618a:	46bd      	mov	sp, r7
 800618c:	bc80      	pop	{r7}
 800618e:	4770      	bx	lr
 8006190:	e000e010 	.word	0xe000e010

08006194 <HAL_GetUIDw0>:
/**
  * @brief  Return the first word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw0(void)
{
 8006194:	b480      	push	{r7}
 8006196:	af00      	add	r7, sp, #0
  return (READ_REG(*((uint32_t *)UID_BASE)));
 8006198:	4b02      	ldr	r3, [pc, #8]	; (80061a4 <HAL_GetUIDw0+0x10>)
 800619a:	681b      	ldr	r3, [r3, #0]
}
 800619c:	4618      	mov	r0, r3
 800619e:	46bd      	mov	sp, r7
 80061a0:	bc80      	pop	{r7}
 80061a2:	4770      	bx	lr
 80061a4:	1fff7590 	.word	0x1fff7590

080061a8 <HAL_GetUIDw1>:
/**
  * @brief  Return the second word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw1(void)
{
 80061a8:	b480      	push	{r7}
 80061aa:	af00      	add	r7, sp, #0
  return (READ_REG(*((uint32_t *)(UID_BASE + 4U))));
 80061ac:	4b02      	ldr	r3, [pc, #8]	; (80061b8 <HAL_GetUIDw1+0x10>)
 80061ae:	681b      	ldr	r3, [r3, #0]
}
 80061b0:	4618      	mov	r0, r3
 80061b2:	46bd      	mov	sp, r7
 80061b4:	bc80      	pop	{r7}
 80061b6:	4770      	bx	lr
 80061b8:	1fff7594 	.word	0x1fff7594

080061bc <HAL_GetUIDw2>:
/**
  * @brief  Return the third word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw2(void)
{
 80061bc:	b480      	push	{r7}
 80061be:	af00      	add	r7, sp, #0
  return (READ_REG(*((uint32_t *)(UID_BASE + 8U))));
 80061c0:	4b02      	ldr	r3, [pc, #8]	; (80061cc <HAL_GetUIDw2+0x10>)
 80061c2:	681b      	ldr	r3, [r3, #0]
}
 80061c4:	4618      	mov	r0, r3
 80061c6:	46bd      	mov	sp, r7
 80061c8:	bc80      	pop	{r7}
 80061ca:	4770      	bx	lr
 80061cc:	1fff7598 	.word	0x1fff7598

080061d0 <HAL_DBGMCU_EnableDBGSleepMode>:
/**
  * @brief  Enable the CPU1 Debug Module during SLEEP mode
  * @retval None
  */
void HAL_DBGMCU_EnableDBGSleepMode(void)
{
 80061d0:	b580      	push	{r7, lr}
 80061d2:	af00      	add	r7, sp, #0
  LL_DBGMCU_EnableDBGSleepMode();
 80061d4:	f7ff ff66 	bl	80060a4 <LL_DBGMCU_EnableDBGSleepMode>
}
 80061d8:	bf00      	nop
 80061da:	bd80      	pop	{r7, pc}

080061dc <HAL_DBGMCU_EnableDBGStopMode>:
  * @note  This functionality does not influence CPU2 operation, CPU2 cannot be debugged
  *        in Stop mode even when this bit is enabled
  * @retval None
  */
void HAL_DBGMCU_EnableDBGStopMode(void)
{
 80061dc:	b580      	push	{r7, lr}
 80061de:	af00      	add	r7, sp, #0
  LL_DBGMCU_EnableDBGStopMode();
 80061e0:	f7ff ff6e 	bl	80060c0 <LL_DBGMCU_EnableDBGStopMode>
}
 80061e4:	bf00      	nop
 80061e6:	bd80      	pop	{r7, pc}

080061e8 <HAL_DBGMCU_EnableDBGStandbyMode>:
  * @note  This functionality does not influence CPU2 operation, CPU2 cannot be debugged
  *        in Standby mode even when this bit is enabled
  * @retval None
  */
void HAL_DBGMCU_EnableDBGStandbyMode(void)
{
 80061e8:	b580      	push	{r7, lr}
 80061ea:	af00      	add	r7, sp, #0
  LL_DBGMCU_EnableDBGStandbyMode();
 80061ec:	f7ff ff76 	bl	80060dc <LL_DBGMCU_EnableDBGStandbyMode>
}
 80061f0:	bf00      	nop
 80061f2:	bd80      	pop	{r7, pc}

080061f4 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80061f4:	b480      	push	{r7}
 80061f6:	b083      	sub	sp, #12
 80061f8:	af00      	add	r7, sp, #0
 80061fa:	6078      	str	r0, [r7, #4]
 80061fc:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8006206:	683b      	ldr	r3, [r7, #0]
 8006208:	431a      	orrs	r2, r3
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	601a      	str	r2, [r3, #0]
}
 800620e:	bf00      	nop
 8006210:	370c      	adds	r7, #12
 8006212:	46bd      	mov	sp, r7
 8006214:	bc80      	pop	{r7}
 8006216:	4770      	bx	lr

08006218 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8006218:	b480      	push	{r7}
 800621a:	b083      	sub	sp, #12
 800621c:	af00      	add	r7, sp, #0
 800621e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8006228:	4618      	mov	r0, r3
 800622a:	370c      	adds	r7, #12
 800622c:	46bd      	mov	sp, r7
 800622e:	bc80      	pop	{r7}
 8006230:	4770      	bx	lr

08006232 <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY,
                                                          uint32_t SamplingTime)
{
 8006232:	b480      	push	{r7}
 8006234:	b085      	sub	sp, #20
 8006236:	af00      	add	r7, sp, #0
 8006238:	60f8      	str	r0, [r7, #12]
 800623a:	60b9      	str	r1, [r7, #8]
 800623c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR,
 800623e:	68fb      	ldr	r3, [r7, #12]
 8006240:	695a      	ldr	r2, [r3, #20]
 8006242:	68bb      	ldr	r3, [r7, #8]
 8006244:	f003 0304 	and.w	r3, r3, #4
 8006248:	2107      	movs	r1, #7
 800624a:	fa01 f303 	lsl.w	r3, r1, r3
 800624e:	43db      	mvns	r3, r3
 8006250:	401a      	ands	r2, r3
 8006252:	68bb      	ldr	r3, [r7, #8]
 8006254:	f003 0304 	and.w	r3, r3, #4
 8006258:	6879      	ldr	r1, [r7, #4]
 800625a:	fa01 f303 	lsl.w	r3, r1, r3
 800625e:	431a      	orrs	r2, r3
 8006260:	68fb      	ldr	r3, [r7, #12]
 8006262:	615a      	str	r2, [r3, #20]
             ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 8006264:	bf00      	nop
 8006266:	3714      	adds	r7, #20
 8006268:	46bd      	mov	sp, r7
 800626a:	bc80      	pop	{r7}
 800626c:	4770      	bx	lr

0800626e <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 800626e:	b480      	push	{r7}
 8006270:	b083      	sub	sp, #12
 8006272:	af00      	add	r7, sp, #0
 8006274:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	68db      	ldr	r3, [r3, #12]
 800627a:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800627e:	2b00      	cmp	r3, #0
 8006280:	d101      	bne.n	8006286 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8006282:	2301      	movs	r3, #1
 8006284:	e000      	b.n	8006288 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8006286:	2300      	movs	r3, #0
}
 8006288:	4618      	mov	r0, r3
 800628a:	370c      	adds	r7, #12
 800628c:	46bd      	mov	sp, r7
 800628e:	bc80      	pop	{r7}
 8006290:	4770      	bx	lr

08006292 <LL_ADC_REG_SetSequencerRanks>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8006292:	b480      	push	{r7}
 8006294:	b085      	sub	sp, #20
 8006296:	af00      	add	r7, sp, #0
 8006298:	60f8      	str	r0, [r7, #12]
 800629a:	60b9      	str	r1, [r7, #8]
 800629c:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register depending on parameter "Rank".                               */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->CHSELR,
 800629e:	68fb      	ldr	r3, [r7, #12]
 80062a0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80062a2:	68bb      	ldr	r3, [r7, #8]
 80062a4:	f003 031f 	and.w	r3, r3, #31
 80062a8:	210f      	movs	r1, #15
 80062aa:	fa01 f303 	lsl.w	r3, r1, r3
 80062ae:	43db      	mvns	r3, r3
 80062b0:	401a      	ands	r2, r3
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	0e9b      	lsrs	r3, r3, #26
 80062b6:	f003 010f 	and.w	r1, r3, #15
 80062ba:	68bb      	ldr	r3, [r7, #8]
 80062bc:	f003 031f 	and.w	r3, r3, #31
 80062c0:	fa01 f303 	lsl.w	r3, r1, r3
 80062c4:	431a      	orrs	r2, r3
 80062c6:	68fb      	ldr	r3, [r7, #12]
 80062c8:	629a      	str	r2, [r3, #40]	; 0x28
             ADC_CHSELR_SQ1 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK_SEQ) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80062ca:	bf00      	nop
 80062cc:	3714      	adds	r7, #20
 80062ce:	46bd      	mov	sp, r7
 80062d0:	bc80      	pop	{r7}
 80062d2:	4770      	bx	lr

080062d4 <LL_ADC_REG_SetSequencerChAdd>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
{
 80062d4:	b480      	push	{r7}
 80062d6:	b083      	sub	sp, #12
 80062d8:	af00      	add	r7, sp, #0
 80062da:	6078      	str	r0, [r7, #4]
 80062dc:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80062e2:	683b      	ldr	r3, [r7, #0]
 80062e4:	f3c3 0311 	ubfx	r3, r3, #0, #18
 80062e8:	431a      	orrs	r2, r3
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	629a      	str	r2, [r3, #40]	; 0x28
}
 80062ee:	bf00      	nop
 80062f0:	370c      	adds	r7, #12
 80062f2:	46bd      	mov	sp, r7
 80062f4:	bc80      	pop	{r7}
 80062f6:	4770      	bx	lr

080062f8 <LL_ADC_REG_SetSequencerChRem>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel)
{
 80062f8:	b480      	push	{r7}
 80062fa:	b083      	sub	sp, #12
 80062fc:	af00      	add	r7, sp, #0
 80062fe:	6078      	str	r0, [r7, #4]
 8006300:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006306:	683b      	ldr	r3, [r7, #0]
 8006308:	f3c3 0311 	ubfx	r3, r3, #0, #18
 800630c:	43db      	mvns	r3, r3
 800630e:	401a      	ands	r2, r3
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	629a      	str	r2, [r3, #40]	; 0x28
}
 8006314:	bf00      	nop
 8006316:	370c      	adds	r7, #12
 8006318:	46bd      	mov	sp, r7
 800631a:	bc80      	pop	{r7}
 800631c:	4770      	bx	lr

0800631e <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_1
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_2
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTimeY)
{
 800631e:	b480      	push	{r7}
 8006320:	b085      	sub	sp, #20
 8006322:	af00      	add	r7, sp, #0
 8006324:	60f8      	str	r0, [r7, #12]
 8006326:	60b9      	str	r1, [r7, #8]
 8006328:	607a      	str	r2, [r7, #4]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->SMPR,
 800632a:	68fb      	ldr	r3, [r7, #12]
 800632c:	695a      	ldr	r2, [r3, #20]
 800632e:	68bb      	ldr	r3, [r7, #8]
 8006330:	021b      	lsls	r3, r3, #8
 8006332:	43db      	mvns	r3, r3
 8006334:	401a      	ands	r2, r3
 8006336:	68bb      	ldr	r3, [r7, #8]
 8006338:	0219      	lsls	r1, r3, #8
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	400b      	ands	r3, r1
 800633e:	f023 437c 	bic.w	r3, r3, #4227858432	; 0xfc000000
 8006342:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8006346:	431a      	orrs	r2, r3
 8006348:	68fb      	ldr	r3, [r7, #12]
 800634a:	615a      	str	r2, [r3, #20]
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS),
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS) & (SamplingTimeY & ADC_SAMPLING_TIME_CH_MASK)
            );
}
 800634c:	bf00      	nop
 800634e:	3714      	adds	r7, #20
 8006350:	46bd      	mov	sp, r7
 8006352:	bc80      	pop	{r7}
 8006354:	4770      	bx	lr

08006356 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8006356:	b480      	push	{r7}
 8006358:	b083      	sub	sp, #12
 800635a:	af00      	add	r7, sp, #0
 800635c:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	689b      	ldr	r3, [r3, #8]
 8006362:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8006366:	f023 0317 	bic.w	r3, r3, #23
 800636a:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8006372:	bf00      	nop
 8006374:	370c      	adds	r7, #12
 8006376:	46bd      	mov	sp, r7
 8006378:	bc80      	pop	{r7}
 800637a:	4770      	bx	lr

0800637c <LL_ADC_DisableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_DisableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableInternalRegulator(ADC_TypeDef *ADCx)
{
 800637c:	b480      	push	{r7}
 800637e:	b083      	sub	sp, #12
 8006380:	af00      	add	r7, sp, #0
 8006382:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(ADCx->CR, (ADC_CR_ADVREGEN | ADC_CR_BITS_PROPERTY_RS));
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	689b      	ldr	r3, [r3, #8]
 8006388:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 800638c:	f023 0317 	bic.w	r3, r3, #23
 8006390:	687a      	ldr	r2, [r7, #4]
 8006392:	6093      	str	r3, [r2, #8]
}
 8006394:	bf00      	nop
 8006396:	370c      	adds	r7, #12
 8006398:	46bd      	mov	sp, r7
 800639a:	bc80      	pop	{r7}
 800639c:	4770      	bx	lr

0800639e <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 800639e:	b480      	push	{r7}
 80063a0:	b083      	sub	sp, #12
 80063a2:	af00      	add	r7, sp, #0
 80063a4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	689b      	ldr	r3, [r3, #8]
 80063aa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80063ae:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80063b2:	d101      	bne.n	80063b8 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80063b4:	2301      	movs	r3, #1
 80063b6:	e000      	b.n	80063ba <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80063b8:	2300      	movs	r3, #0
}
 80063ba:	4618      	mov	r0, r3
 80063bc:	370c      	adds	r7, #12
 80063be:	46bd      	mov	sp, r7
 80063c0:	bc80      	pop	{r7}
 80063c2:	4770      	bx	lr

080063c4 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80063c4:	b480      	push	{r7}
 80063c6:	b083      	sub	sp, #12
 80063c8:	af00      	add	r7, sp, #0
 80063ca:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	689b      	ldr	r3, [r3, #8]
 80063d0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80063d4:	f023 0317 	bic.w	r3, r3, #23
 80063d8:	f043 0201 	orr.w	r2, r3, #1
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80063e0:	bf00      	nop
 80063e2:	370c      	adds	r7, #12
 80063e4:	46bd      	mov	sp, r7
 80063e6:	bc80      	pop	{r7}
 80063e8:	4770      	bx	lr

080063ea <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 80063ea:	b480      	push	{r7}
 80063ec:	b083      	sub	sp, #12
 80063ee:	af00      	add	r7, sp, #0
 80063f0:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	689b      	ldr	r3, [r3, #8]
 80063f6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80063fa:	f023 0317 	bic.w	r3, r3, #23
 80063fe:	f043 0202 	orr.w	r2, r3, #2
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8006406:	bf00      	nop
 8006408:	370c      	adds	r7, #12
 800640a:	46bd      	mov	sp, r7
 800640c:	bc80      	pop	{r7}
 800640e:	4770      	bx	lr

08006410 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8006410:	b480      	push	{r7}
 8006412:	b083      	sub	sp, #12
 8006414:	af00      	add	r7, sp, #0
 8006416:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	689b      	ldr	r3, [r3, #8]
 800641c:	f003 0301 	and.w	r3, r3, #1
 8006420:	2b01      	cmp	r3, #1
 8006422:	d101      	bne.n	8006428 <LL_ADC_IsEnabled+0x18>
 8006424:	2301      	movs	r3, #1
 8006426:	e000      	b.n	800642a <LL_ADC_IsEnabled+0x1a>
 8006428:	2300      	movs	r3, #0
}
 800642a:	4618      	mov	r0, r3
 800642c:	370c      	adds	r7, #12
 800642e:	46bd      	mov	sp, r7
 8006430:	bc80      	pop	{r7}
 8006432:	4770      	bx	lr

08006434 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 8006434:	b480      	push	{r7}
 8006436:	b083      	sub	sp, #12
 8006438:	af00      	add	r7, sp, #0
 800643a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	689b      	ldr	r3, [r3, #8]
 8006440:	f003 0302 	and.w	r3, r3, #2
 8006444:	2b02      	cmp	r3, #2
 8006446:	d101      	bne.n	800644c <LL_ADC_IsDisableOngoing+0x18>
 8006448:	2301      	movs	r3, #1
 800644a:	e000      	b.n	800644e <LL_ADC_IsDisableOngoing+0x1a>
 800644c:	2300      	movs	r3, #0
}
 800644e:	4618      	mov	r0, r3
 8006450:	370c      	adds	r7, #12
 8006452:	46bd      	mov	sp, r7
 8006454:	bc80      	pop	{r7}
 8006456:	4770      	bx	lr

08006458 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8006458:	b480      	push	{r7}
 800645a:	b083      	sub	sp, #12
 800645c:	af00      	add	r7, sp, #0
 800645e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	689b      	ldr	r3, [r3, #8]
 8006464:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006468:	f023 0317 	bic.w	r3, r3, #23
 800646c:	f043 0204 	orr.w	r2, r3, #4
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8006474:	bf00      	nop
 8006476:	370c      	adds	r7, #12
 8006478:	46bd      	mov	sp, r7
 800647a:	bc80      	pop	{r7}
 800647c:	4770      	bx	lr

0800647e <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 800647e:	b480      	push	{r7}
 8006480:	b083      	sub	sp, #12
 8006482:	af00      	add	r7, sp, #0
 8006484:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	689b      	ldr	r3, [r3, #8]
 800648a:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800648e:	f023 0317 	bic.w	r3, r3, #23
 8006492:	f043 0210 	orr.w	r2, r3, #16
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 800649a:	bf00      	nop
 800649c:	370c      	adds	r7, #12
 800649e:	46bd      	mov	sp, r7
 80064a0:	bc80      	pop	{r7}
 80064a2:	4770      	bx	lr

080064a4 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80064a4:	b480      	push	{r7}
 80064a6:	b083      	sub	sp, #12
 80064a8:	af00      	add	r7, sp, #0
 80064aa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	689b      	ldr	r3, [r3, #8]
 80064b0:	f003 0304 	and.w	r3, r3, #4
 80064b4:	2b04      	cmp	r3, #4
 80064b6:	d101      	bne.n	80064bc <LL_ADC_REG_IsConversionOngoing+0x18>
 80064b8:	2301      	movs	r3, #1
 80064ba:	e000      	b.n	80064be <LL_ADC_REG_IsConversionOngoing+0x1a>
 80064bc:	2300      	movs	r3, #0
}
 80064be:	4618      	mov	r0, r3
 80064c0:	370c      	adds	r7, #12
 80064c2:	46bd      	mov	sp, r7
 80064c4:	bc80      	pop	{r7}
 80064c6:	4770      	bx	lr

080064c8 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80064c8:	b580      	push	{r7, lr}
 80064ca:	b088      	sub	sp, #32
 80064cc:	af00      	add	r7, sp, #0
 80064ce:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80064d0:	2300      	movs	r3, #0
 80064d2:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR1 = 0UL;
 80064d4:	2300      	movs	r3, #0
 80064d6:	61bb      	str	r3, [r7, #24]
  uint32_t tmpCFGR2 = 0UL;
 80064d8:	2300      	movs	r3, #0
 80064da:	617b      	str	r3, [r7, #20]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 80064dc:	2300      	movs	r3, #0
 80064de:	60bb      	str	r3, [r7, #8]

  /* Check ADC handle */
  if (hadc == NULL)
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	2b00      	cmp	r3, #0
 80064e4:	d101      	bne.n	80064ea <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 80064e6:	2301      	movs	r3, #1
 80064e8:	e1a9      	b.n	800683e <HAL_ADC_Init+0x376>
  assert_param(IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon2));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  assert_param(IS_ADC_TRIGGER_FREQ(hadc->Init.TriggerFrequencyMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	691b      	ldr	r3, [r3, #16]
 80064ee:	2b00      	cmp	r3, #0
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80064f4:	2b00      	cmp	r3, #0
 80064f6:	d109      	bne.n	800650c <HAL_ADC_Init+0x44>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80064f8:	6878      	ldr	r0, [r7, #4]
 80064fa:	f7fd fd99 	bl	8004030 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	2200      	movs	r2, #0
 8006502:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	2200      	movs	r2, #0
 8006508:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	4618      	mov	r0, r3
 8006512:	f7ff ff44 	bl	800639e <LL_ADC_IsInternalRegulatorEnabled>
 8006516:	4603      	mov	r3, r0
 8006518:	2b00      	cmp	r3, #0
 800651a:	d114      	bne.n	8006546 <HAL_ADC_Init+0x7e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	4618      	mov	r0, r3
 8006522:	f7ff ff18 	bl	8006356 <LL_ADC_EnableInternalRegulator>
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 8006526:	4b9f      	ldr	r3, [pc, #636]	; (80067a4 <HAL_ADC_Init+0x2dc>)
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	099b      	lsrs	r3, r3, #6
 800652c:	4a9e      	ldr	r2, [pc, #632]	; (80067a8 <HAL_ADC_Init+0x2e0>)
 800652e:	fba2 2303 	umull	r2, r3, r2, r3
 8006532:	099b      	lsrs	r3, r3, #6
 8006534:	005b      	lsls	r3, r3, #1
 8006536:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8006538:	e002      	b.n	8006540 <HAL_ADC_Init+0x78>
    {
      wait_loop_index--;
 800653a:	68bb      	ldr	r3, [r7, #8]
 800653c:	3b01      	subs	r3, #1
 800653e:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8006540:	68bb      	ldr	r3, [r7, #8]
 8006542:	2b00      	cmp	r3, #0
 8006544:	d1f9      	bne.n	800653a <HAL_ADC_Init+0x72>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	4618      	mov	r0, r3
 800654c:	f7ff ff27 	bl	800639e <LL_ADC_IsInternalRegulatorEnabled>
 8006550:	4603      	mov	r3, r0
 8006552:	2b00      	cmp	r3, #0
 8006554:	d10d      	bne.n	8006572 <HAL_ADC_Init+0xaa>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800655a:	f043 0210 	orr.w	r2, r3, #16
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	659a      	str	r2, [r3, #88]	; 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006566:	f043 0201 	orr.w	r2, r3, #1
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 800656e:	2301      	movs	r3, #1
 8006570:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	681b      	ldr	r3, [r3, #0]
 8006576:	4618      	mov	r0, r3
 8006578:	f7ff ff94 	bl	80064a4 <LL_ADC_REG_IsConversionOngoing>
 800657c:	60f8      	str	r0, [r7, #12]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006582:	f003 0310 	and.w	r3, r3, #16
 8006586:	2b00      	cmp	r3, #0
 8006588:	f040 8150 	bne.w	800682c <HAL_ADC_Init+0x364>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 800658c:	68fb      	ldr	r3, [r7, #12]
 800658e:	2b00      	cmp	r3, #0
 8006590:	f040 814c 	bne.w	800682c <HAL_ADC_Init+0x364>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006598:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 800659c:	f043 0202 	orr.w	r2, r3, #2
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	659a      	str	r2, [r3, #88]	; 0x58
    /*  - Oversampling                                                        */
    /*  - Trigger frequency mode                                              */
    /* Note: If low power mode AutoPowerOff is enabled, ADC enable            */
    /*       and disable phases are performed automatically by hardware       */
    /*       (in this case, flag ADC_FLAG_RDY is not set).                    */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	4618      	mov	r0, r3
 80065aa:	f7ff ff31 	bl	8006410 <LL_ADC_IsEnabled>
 80065ae:	4603      	mov	r3, r0
 80065b0:	2b00      	cmp	r3, #0
 80065b2:	d14a      	bne.n	800664a <HAL_ADC_Init+0x182>
      /* parameters):                                                         */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() )                              */

      /* Configuration of ADC resolution                                      */
      MODIFY_REG(hadc->Instance->CFGR1,
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	68db      	ldr	r3, [r3, #12]
 80065ba:	f023 0118 	bic.w	r1, r3, #24
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	689a      	ldr	r2, [r3, #8]
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	430a      	orrs	r2, r1
 80065c8:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_RES,
                 hadc->Init.Resolution);

      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	685b      	ldr	r3, [r3, #4]
 80065ce:	f003 4240 	and.w	r2, r3, #3221225472	; 0xc0000000
                   hadc->Init.Oversampling.Ratio         |
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 80065d6:	431a      	orrs	r2, r3
                   hadc->Init.Oversampling.RightBitShift |
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	6c5b      	ldr	r3, [r3, #68]	; 0x44
                   hadc->Init.Oversampling.Ratio         |
 80065dc:	431a      	orrs	r2, r3
                   hadc->Init.Oversampling.TriggeredMode |
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
                   hadc->Init.Oversampling.RightBitShift |
 80065e2:	431a      	orrs	r2, r3
                   hadc->Init.TriggerFrequencyMode
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
                   hadc->Init.Oversampling.TriggeredMode |
 80065e8:	4313      	orrs	r3, r2
      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 80065ea:	697a      	ldr	r2, [r7, #20]
 80065ec:	4313      	orrs	r3, r2
 80065ee:	617b      	str	r3, [r7, #20]
                  );

      if (hadc->Init.OversamplingMode == ENABLE)
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80065f6:	2b01      	cmp	r3, #1
 80065f8:	d103      	bne.n	8006602 <HAL_ADC_Init+0x13a>
      {
        SET_BIT(tmpCFGR2, ADC_CFGR2_OVSE);
 80065fa:	697b      	ldr	r3, [r7, #20]
 80065fc:	f043 0301 	orr.w	r3, r3, #1
 8006600:	617b      	str	r3, [r7, #20]
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	691a      	ldr	r2, [r3, #16]
 8006608:	4b68      	ldr	r3, [pc, #416]	; (80067ac <HAL_ADC_Init+0x2e4>)
 800660a:	4013      	ands	r3, r2
 800660c:	687a      	ldr	r2, [r7, #4]
 800660e:	6812      	ldr	r2, [r2, #0]
 8006610:	6979      	ldr	r1, [r7, #20]
 8006612:	430b      	orrs	r3, r1
 8006614:	6113      	str	r3, [r2, #16]
                 ADC_CFGR2_TOVS,
                 tmpCFGR2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	685b      	ldr	r3, [r3, #4]
 800661a:	f1b3 4f40 	cmp.w	r3, #3221225472	; 0xc0000000
 800661e:	d014      	beq.n	800664a <HAL_ADC_Init+0x182>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	685b      	ldr	r3, [r3, #4]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8006624:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006628:	d00f      	beq.n	800664a <HAL_ADC_Init+0x182>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	685b      	ldr	r3, [r3, #4]
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 800662e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006632:	d00a      	beq.n	800664a <HAL_ADC_Init+0x182>
      {
        MODIFY_REG(ADC_COMMON->CCR,
 8006634:	4b5e      	ldr	r3, [pc, #376]	; (80067b0 <HAL_ADC_Init+0x2e8>)
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	f423 1270 	bic.w	r2, r3, #3932160	; 0x3c0000
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	685b      	ldr	r3, [r3, #4]
 8006640:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8006644:	495a      	ldr	r1, [pc, #360]	; (80067b0 <HAL_ADC_Init+0x2e8>)
 8006646:	4313      	orrs	r3, r2
 8006648:	600b      	str	r3, [r1, #0]
    /*  - external trigger polarity                                           */
    /*  - data alignment                                                      */
    /*  - resolution                                                          */
    /*  - scan direction                                                      */
    /*  - DMA continuous request                                              */
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	7e1b      	ldrb	r3, [r3, #24]
 800664e:	039a      	lsls	r2, r3, #14
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	7e5b      	ldrb	r3, [r3, #25]
 8006654:	03db      	lsls	r3, r3, #15
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8006656:	431a      	orrs	r2, r3
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	7e9b      	ldrb	r3, [r3, #26]
 800665c:	035b      	lsls	r3, r3, #13
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 800665e:	4313      	orrs	r3, r2
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8006660:	687a      	ldr	r2, [r7, #4]
 8006662:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8006664:	2a00      	cmp	r2, #0
 8006666:	d002      	beq.n	800666e <HAL_ADC_Init+0x1a6>
 8006668:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800666c:	e000      	b.n	8006670 <HAL_ADC_Init+0x1a8>
 800666e:	2200      	movs	r2, #0
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8006670:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                           |
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	68db      	ldr	r3, [r3, #12]
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8006676:	431a      	orrs	r2, r3
                 ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	691b      	ldr	r3, [r3, #16]
 800667c:	2b00      	cmp	r3, #0
 800667e:	da04      	bge.n	800668a <HAL_ADC_Init+0x1c2>
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	691b      	ldr	r3, [r3, #16]
 8006684:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006688:	e001      	b.n	800668e <HAL_ADC_Init+0x1c6>
 800668a:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
                 hadc->Init.DataAlign                                           |
 800668e:	431a      	orrs	r2, r3
                 ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8006696:	005b      	lsls	r3, r3, #1
                 ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8006698:	4313      	orrs	r3, r2
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 800669a:	69ba      	ldr	r2, [r7, #24]
 800669c:	4313      	orrs	r3, r2
 800669e:	61bb      	str	r3, [r7, #24]

    /* Update setting of discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80066a6:	2b01      	cmp	r3, #1
 80066a8:	d114      	bne.n	80066d4 <HAL_ADC_Init+0x20c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	7e9b      	ldrb	r3, [r3, #26]
 80066ae:	2b00      	cmp	r3, #0
 80066b0:	d104      	bne.n	80066bc <HAL_ADC_Init+0x1f4>
      {
        /* Enable the selected ADC group regular discontinuous mode */
        tmpCFGR1 |= ADC_CFGR1_DISCEN;
 80066b2:	69bb      	ldr	r3, [r7, #24]
 80066b4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80066b8:	61bb      	str	r3, [r7, #24]
 80066ba:	e00b      	b.n	80066d4 <HAL_ADC_Init+0x20c>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */

        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80066c0:	f043 0220 	orr.w	r2, r3, #32
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	659a      	str	r2, [r3, #88]	; 0x58

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80066cc:	f043 0201 	orr.w	r2, r3, #1
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066d8:	2b00      	cmp	r3, #0
 80066da:	d009      	beq.n	80066f0 <HAL_ADC_Init+0x228>
    {
      tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066e0:	f403 72e0 	and.w	r2, r3, #448	; 0x1c0
                   hadc->Init.ExternalTrigConvEdge);
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 80066e8:	4313      	orrs	r3, r2
 80066ea:	69ba      	ldr	r2, [r7, #24]
 80066ec:	4313      	orrs	r3, r2
 80066ee:	61bb      	str	r3, [r7, #24]
    }

    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR1,
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	68db      	ldr	r3, [r3, #12]
 80066f6:	f423 33fe 	bic.w	r3, r3, #130048	; 0x1fc00
 80066fa:	f423 73f3 	bic.w	r3, r3, #486	; 0x1e6
 80066fe:	687a      	ldr	r2, [r7, #4]
 8006700:	6812      	ldr	r2, [r2, #0]
 8006702:	69b9      	ldr	r1, [r7, #24]
 8006704:	430b      	orrs	r3, r1
 8006706:	60d3      	str	r3, [r2, #12]
               ADC_CFGR1_ALIGN   |
               ADC_CFGR1_SCANDIR |
               ADC_CFGR1_DMACFG,
               tmpCFGR1);

    MODIFY_REG(hadc->Instance->CFGR2,
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	691a      	ldr	r2, [r3, #16]
 800670e:	4b29      	ldr	r3, [pc, #164]	; (80067b4 <HAL_ADC_Init+0x2ec>)
 8006710:	4013      	ands	r3, r2
 8006712:	687a      	ldr	r2, [r7, #4]
 8006714:	6812      	ldr	r2, [r2, #0]
 8006716:	6979      	ldr	r1, [r7, #20]
 8006718:	430b      	orrs	r3, r1
 800671a:	6113      	str	r3, [r2, #16]
               ADC_CFGR2_OVSS   |
               ADC_CFGR2_TOVS,
               tmpCFGR2);

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	6818      	ldr	r0, [r3, #0]
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006724:	461a      	mov	r2, r3
 8006726:	2100      	movs	r1, #0
 8006728:	f7ff fd83 	bl	8006232 <LL_ADC_SetSamplingTimeCommonChannels>
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	6818      	ldr	r0, [r3, #0]
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006734:	461a      	mov	r2, r3
 8006736:	4920      	ldr	r1, [pc, #128]	; (80067b8 <HAL_ADC_Init+0x2f0>)
 8006738:	f7ff fd7b 	bl	8006232 <LL_ADC_SetSamplingTimeCommonChannels>
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	691b      	ldr	r3, [r3, #16]
 8006740:	2b00      	cmp	r3, #0
 8006742:	d108      	bne.n	8006756 <HAL_ADC_Init+0x28e>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	681b      	ldr	r3, [r3, #0]
 800674e:	f062 020f 	orn	r2, r2, #15
 8006752:	629a      	str	r2, [r3, #40]	; 0x28
 8006754:	e045      	b.n	80067e2 <HAL_ADC_Init+0x31a>
              ADC_CHSELR_SQ2_TO_SQ8);
    }
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	691b      	ldr	r3, [r3, #16]
 800675a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800675e:	d140      	bne.n	80067e2 <HAL_ADC_Init+0x31a>
    {
      /* Count number of ranks available in HAL ADC handle variable */
      uint32_t ADCGroupRegularSequencerRanksCount;

      /* Parse all ranks from 1 to 8 */
      for (ADCGroupRegularSequencerRanksCount = 0UL; ADCGroupRegularSequencerRanksCount < (8UL); ADCGroupRegularSequencerRanksCount++)
 8006760:	2300      	movs	r3, #0
 8006762:	613b      	str	r3, [r7, #16]
 8006764:	e00c      	b.n	8006780 <HAL_ADC_Init+0x2b8>
      {
        /* Check each sequencer rank until value of end of sequence */
        if (((hadc->ADCGroupRegularSequencerRanks >> (ADCGroupRegularSequencerRanksCount * 4UL)) & ADC_CHSELR_SQ1) ==
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800676a:	693b      	ldr	r3, [r7, #16]
 800676c:	009b      	lsls	r3, r3, #2
 800676e:	fa22 f303 	lsr.w	r3, r2, r3
 8006772:	f003 030f 	and.w	r3, r3, #15
 8006776:	2b0f      	cmp	r3, #15
 8006778:	d006      	beq.n	8006788 <HAL_ADC_Init+0x2c0>
      for (ADCGroupRegularSequencerRanksCount = 0UL; ADCGroupRegularSequencerRanksCount < (8UL); ADCGroupRegularSequencerRanksCount++)
 800677a:	693b      	ldr	r3, [r7, #16]
 800677c:	3301      	adds	r3, #1
 800677e:	613b      	str	r3, [r7, #16]
 8006780:	693b      	ldr	r3, [r7, #16]
 8006782:	2b07      	cmp	r3, #7
 8006784:	d9ef      	bls.n	8006766 <HAL_ADC_Init+0x29e>
 8006786:	e000      	b.n	800678a <HAL_ADC_Init+0x2c2>
            ADC_CHSELR_SQ1)
        {
          break;
 8006788:	bf00      	nop
        }
      }

      if (ADCGroupRegularSequencerRanksCount == 1UL)
 800678a:	693b      	ldr	r3, [r7, #16]
 800678c:	2b01      	cmp	r3, #1
 800678e:	d115      	bne.n	80067bc <HAL_ADC_Init+0x2f4>
      {
        /* Set ADC group regular sequencer:                                   */
        /* Set sequencer scan length by clearing ranks above rank 1           */
        /* and do not modify rank 1 value.                                    */
        SET_BIT(hadc->Instance->CHSELR,
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	681b      	ldr	r3, [r3, #0]
 8006794:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	f062 020f 	orn	r2, r2, #15
 800679e:	629a      	str	r2, [r3, #40]	; 0x28
 80067a0:	e01f      	b.n	80067e2 <HAL_ADC_Init+0x31a>
 80067a2:	bf00      	nop
 80067a4:	20000034 	.word	0x20000034
 80067a8:	053e2d63 	.word	0x053e2d63
 80067ac:	1ffffc02 	.word	0x1ffffc02
 80067b0:	40012708 	.word	0x40012708
 80067b4:	dffffc02 	.word	0xdffffc02
 80067b8:	03ffff04 	.word	0x03ffff04
        /*          therefore after the first call of "HAL_ADC_Init()",       */
        /*          each rank corresponding to parameter "NbrOfConversion"    */
        /*          must be set using "HAL_ADC_ConfigChannel()".              */
        /*  - Set sequencer scan length by clearing ranks above maximum rank  */
        /*    and do not modify other ranks value.                            */
        MODIFY_REG(hadc->Instance->CHSELR,
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	69db      	ldr	r3, [r3, #28]
 80067c6:	3b01      	subs	r3, #1
 80067c8:	009b      	lsls	r3, r3, #2
 80067ca:	f003 031c 	and.w	r3, r3, #28
 80067ce:	f06f 020f 	mvn.w	r2, #15
 80067d2:	fa02 f103 	lsl.w	r1, r2, r3
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	681b      	ldr	r3, [r3, #0]
 80067de:	430a      	orrs	r2, r1
 80067e0:	629a      	str	r2, [r3, #40]	; 0x28
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    /* Check through register CFGR1 (excluding analog watchdog configuration: */
    /* set into separate dedicated function, and bits of ADC resolution set   */
    /* out of temporary variable 'tmpCFGR1').                                 */
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWD1CH | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL | ADC_CFGR1_RES))
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	681b      	ldr	r3, [r3, #0]
 80067e6:	68da      	ldr	r2, [r3, #12]
 80067e8:	4b17      	ldr	r3, [pc, #92]	; (8006848 <HAL_ADC_Init+0x380>)
 80067ea:	4013      	ands	r3, r2
 80067ec:	69ba      	ldr	r2, [r7, #24]
 80067ee:	429a      	cmp	r2, r3
 80067f0:	d10b      	bne.n	800680a <HAL_ADC_Init+0x342>
        == tmpCFGR1)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	2200      	movs	r2, #0
 80067f6:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80067fc:	f023 0303 	bic.w	r3, r3, #3
 8006800:	f043 0201 	orr.w	r2, r3, #1
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	659a      	str	r2, [r3, #88]	; 0x58
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWD1CH | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL | ADC_CFGR1_RES))
 8006808:	e018      	b.n	800683c <HAL_ADC_Init+0x374>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800680e:	f023 0312 	bic.w	r3, r3, #18
 8006812:	f043 0210 	orr.w	r2, r3, #16
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	659a      	str	r2, [r3, #88]	; 0x58
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800681e:	f043 0201 	orr.w	r2, r3, #1
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	65da      	str	r2, [r3, #92]	; 0x5c

      tmp_hal_status = HAL_ERROR;
 8006826:	2301      	movs	r3, #1
 8006828:	77fb      	strb	r3, [r7, #31]
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWD1CH | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL | ADC_CFGR1_RES))
 800682a:	e007      	b.n	800683c <HAL_ADC_Init+0x374>

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006830:	f043 0210 	orr.w	r2, r3, #16
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8006838:	2301      	movs	r3, #1
 800683a:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 800683c:	7ffb      	ldrb	r3, [r7, #31]
}
 800683e:	4618      	mov	r0, r3
 8006840:	3720      	adds	r7, #32
 8006842:	46bd      	mov	sp, r7
 8006844:	bd80      	pop	{r7, pc}
 8006846:	bf00      	nop
 8006848:	833fffe7 	.word	0x833fffe7

0800684c <HAL_ADC_DeInit>:
  *         and is particularly interesting before entering MCU low-power modes.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_DeInit(ADC_HandleTypeDef *hadc)
{
 800684c:	b580      	push	{r7, lr}
 800684e:	b084      	sub	sp, #16
 8006850:	af00      	add	r7, sp, #0
 8006852:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;

  /* Check ADC handle */
  if (hadc == NULL)
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	2b00      	cmp	r3, #0
 8006858:	d101      	bne.n	800685e <HAL_ADC_DeInit+0x12>
  {
    return HAL_ERROR;
 800685a:	2301      	movs	r3, #1
 800685c:	e06a      	b.n	8006934 <HAL_ADC_DeInit+0xe8>

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL);
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006862:	f043 0202 	orr.w	r2, r3, #2
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	659a      	str	r2, [r3, #88]	; 0x58

  /* Stop potential conversion on going, on regular group */
  tmp_hal_status = ADC_ConversionStop(hadc);
 800686a:	6878      	ldr	r0, [r7, #4]
 800686c:	f000 fab6 	bl	8006ddc <ADC_ConversionStop>
 8006870:	4603      	mov	r3, r0
 8006872:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8006874:	7bfb      	ldrb	r3, [r7, #15]
 8006876:	2b00      	cmp	r3, #0
 8006878:	d10f      	bne.n	800689a <HAL_ADC_DeInit+0x4e>
  {
    /* Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 800687a:	6878      	ldr	r0, [r7, #4]
 800687c:	f000 fb6a 	bl	8006f54 <ADC_Disable>
 8006880:	4603      	mov	r3, r0
 8006882:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8006884:	7bfb      	ldrb	r3, [r7, #15]
 8006886:	2b00      	cmp	r3, #0
 8006888:	d102      	bne.n	8006890 <HAL_ADC_DeInit+0x44>
    {
      /* Change ADC state */
      hadc->State = HAL_ADC_STATE_READY;
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	2201      	movs	r2, #1
 800688e:	659a      	str	r2, [r3, #88]	; 0x58
    }

    /* Disable ADC internal voltage regulator */
    LL_ADC_DisableInternalRegulator(hadc->Instance);
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	4618      	mov	r0, r3
 8006896:	f7ff fd71 	bl	800637c <LL_ADC_DisableInternalRegulator>
  /*       in HAL_ADC_MspDeInit() to reset the ADC peripheral using           */
  /*       system RCC hard reset.                                             */

  /* ========== Reset ADC registers ========== */
  /* Reset register IER */
  __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_AWD3  | ADC_IT_AWD2 |
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	685b      	ldr	r3, [r3, #4]
 80068a0:	687a      	ldr	r2, [r7, #4]
 80068a2:	6812      	ldr	r2, [r2, #0]
 80068a4:	f423 7367 	bic.w	r3, r3, #924	; 0x39c
 80068a8:	f023 0303 	bic.w	r3, r3, #3
 80068ac:	6053      	str	r3, [r2, #4]
                              ADC_IT_AWD1  | ADC_IT_OVR  |
                              ADC_IT_EOS   | ADC_IT_EOC  |
                              ADC_IT_EOSMP | ADC_IT_RDY));

  /* Reset register ISR */
  __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_AWD3  | ADC_FLAG_AWD2 |
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	681b      	ldr	r3, [r3, #0]
 80068b2:	f240 329f 	movw	r2, #927	; 0x39f
 80068b6:	601a      	str	r2, [r3, #0]
  /* Reset register CR */
  /* Bits ADC_CR_ADCAL, ADC_CR_ADSTP, ADC_CR_ADSTART are in access mode     */
  /* "read-set": no direct reset applicable.                                */

  /* Reset register CFGR1 */
  hadc->Instance->CFGR1 &= ~(ADC_CFGR1_AWD1CH   | ADC_CFGR1_AWD1EN  | ADC_CFGR1_AWD1SGL | ADC_CFGR1_DISCEN |
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	68d9      	ldr	r1, [r3, #12]
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	681a      	ldr	r2, [r3, #0]
 80068c2:	4b1e      	ldr	r3, [pc, #120]	; (800693c <HAL_ADC_DeInit+0xf0>)
 80068c4:	400b      	ands	r3, r1
 80068c6:	60d3      	str	r3, [r2, #12]
                             ADC_CFGR1_SCANDIR | ADC_CFGR1_DMACFG | ADC_CFGR1_DMAEN);

  /* Reset register CFGR2 */
  /* Note: Update of ADC clock mode is conditioned to ADC state disabled:   */
  /*       already done above.                                              */
  hadc->Instance->CFGR2 &= ~ADC_CFGR2_CKMODE;
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	681b      	ldr	r3, [r3, #0]
 80068cc:	691a      	ldr	r2, [r3, #16]
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	681b      	ldr	r3, [r3, #0]
 80068d2:	f022 4240 	bic.w	r2, r2, #3221225472	; 0xc0000000
 80068d6:	611a      	str	r2, [r3, #16]

  /* Reset register SMPR */
  hadc->Instance->SMPR &= ~ADC_SMPR_SMP1;
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	695a      	ldr	r2, [r3, #20]
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	f022 0207 	bic.w	r2, r2, #7
 80068e6:	615a      	str	r2, [r3, #20]

  /* Reset register TR1 */
  hadc->Instance->TR1 &= ~(ADC_TR1_HT1 | ADC_TR1_LT1);
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	6a1a      	ldr	r2, [r3, #32]
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	f002 22f0 	and.w	r2, r2, #4026593280	; 0xf000f000
 80068f6:	621a      	str	r2, [r3, #32]

  /* Reset register CHSELR */
  hadc->Instance->CHSELR &= ~(ADC_CHSELR_SQ_ALL);
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	681b      	ldr	r3, [r3, #0]
 80068fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	2200      	movs	r2, #0
 8006904:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset register DR */
  /* bits in access mode read only, no direct reset applicable */

  /* Reset register CCR */
  ADC_COMMON->CCR &= ~(ADC_CCR_VBATEN | ADC_CCR_TSEN | ADC_CCR_VREFEN | ADC_CCR_PRESC);
 8006906:	4b0e      	ldr	r3, [pc, #56]	; (8006940 <HAL_ADC_DeInit+0xf4>)
 8006908:	681b      	ldr	r3, [r3, #0]
 800690a:	4a0d      	ldr	r2, [pc, #52]	; (8006940 <HAL_ADC_DeInit+0xf4>)
 800690c:	f023 73fe 	bic.w	r3, r3, #33292288	; 0x1fc0000
 8006910:	6013      	str	r3, [r2, #0]

  /* DeInit the low level hardware */
  hadc->MspDeInitCallback(hadc);
#else
  /* DeInit the low level hardware */
  HAL_ADC_MspDeInit(hadc);
 8006912:	6878      	ldr	r0, [r7, #4]
 8006914:	f7fd fba0 	bl	8004058 <HAL_ADC_MspDeInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

  /* Reset HAL ADC handle variable */
  hadc->ADCGroupRegularSequencerRanks = 0x00000000UL;
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	2200      	movs	r2, #0
 800691c:	661a      	str	r2, [r3, #96]	; 0x60

  /* Set ADC error code to none */
  ADC_CLEAR_ERRORCODE(hadc);
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	2200      	movs	r2, #0
 8006922:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Set ADC state */
  hadc->State = HAL_ADC_STATE_RESET;
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	2200      	movs	r2, #0
 8006928:	659a      	str	r2, [r3, #88]	; 0x58

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	2200      	movs	r2, #0
 800692e:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Return function status */
  return tmp_hal_status;
 8006932:	7bfb      	ldrb	r3, [r7, #15]
}
 8006934:	4618      	mov	r0, r3
 8006936:	3710      	adds	r7, #16
 8006938:	46bd      	mov	sp, r7
 800693a:	bd80      	pop	{r7, pc}
 800693c:	833e0200 	.word	0x833e0200
 8006940:	40012708 	.word	0x40012708

08006944 <HAL_ADC_Start>:
  * @note   Interruptions enabled in this function: None.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8006944:	b580      	push	{r7, lr}
 8006946:	b084      	sub	sp, #16
 8006948:	af00      	add	r7, sp, #0
 800694a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	681b      	ldr	r3, [r3, #0]
 8006950:	4618      	mov	r0, r3
 8006952:	f7ff fda7 	bl	80064a4 <LL_ADC_REG_IsConversionOngoing>
 8006956:	4603      	mov	r3, r0
 8006958:	2b00      	cmp	r3, #0
 800695a:	d132      	bne.n	80069c2 <HAL_ADC_Start+0x7e>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8006962:	2b01      	cmp	r3, #1
 8006964:	d101      	bne.n	800696a <HAL_ADC_Start+0x26>
 8006966:	2302      	movs	r3, #2
 8006968:	e02e      	b.n	80069c8 <HAL_ADC_Start+0x84>
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	2201      	movs	r2, #1
 800696e:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8006972:	6878      	ldr	r0, [r7, #4]
 8006974:	f000 fa70 	bl	8006e58 <ADC_Enable>
 8006978:	4603      	mov	r3, r0
 800697a:	73fb      	strb	r3, [r7, #15]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800697c:	7bfb      	ldrb	r3, [r7, #15]
 800697e:	2b00      	cmp	r3, #0
 8006980:	d11a      	bne.n	80069b8 <HAL_ADC_Start+0x74>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006986:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800698a:	f023 0301 	bic.w	r3, r3, #1
 800698e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	659a      	str	r2, [r3, #88]	; 0x58
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);

      /* Set ADC error code */
      /* Reset all ADC error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	2200      	movs	r2, #0
 800699a:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	221c      	movs	r2, #28
 80069a2:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	2200      	movs	r2, #0
 80069a8:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	4618      	mov	r0, r3
 80069b2:	f7ff fd51 	bl	8006458 <LL_ADC_REG_StartConversion>
 80069b6:	e006      	b.n	80069c6 <HAL_ADC_Start+0x82>
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	2200      	movs	r2, #0
 80069bc:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
 80069c0:	e001      	b.n	80069c6 <HAL_ADC_Start+0x82>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80069c2:	2302      	movs	r3, #2
 80069c4:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return tmp_hal_status;
 80069c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80069c8:	4618      	mov	r0, r3
 80069ca:	3710      	adds	r7, #16
 80069cc:	46bd      	mov	sp, r7
 80069ce:	bd80      	pop	{r7, pc}

080069d0 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 80069d0:	b580      	push	{r7, lr}
 80069d2:	b084      	sub	sp, #16
 80069d4:	af00      	add	r7, sp, #0
 80069d6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 80069de:	2b01      	cmp	r3, #1
 80069e0:	d101      	bne.n	80069e6 <HAL_ADC_Stop+0x16>
 80069e2:	2302      	movs	r3, #2
 80069e4:	e022      	b.n	8006a2c <HAL_ADC_Stop+0x5c>
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	2201      	movs	r2, #1
 80069ea:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* 1. Stop potential conversion on going, on ADC group regular */
  tmp_hal_status = ADC_ConversionStop(hadc);
 80069ee:	6878      	ldr	r0, [r7, #4]
 80069f0:	f000 f9f4 	bl	8006ddc <ADC_ConversionStop>
 80069f4:	4603      	mov	r3, r0
 80069f6:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 80069f8:	7bfb      	ldrb	r3, [r7, #15]
 80069fa:	2b00      	cmp	r3, #0
 80069fc:	d111      	bne.n	8006a22 <HAL_ADC_Stop+0x52>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 80069fe:	6878      	ldr	r0, [r7, #4]
 8006a00:	f000 faa8 	bl	8006f54 <ADC_Disable>
 8006a04:	4603      	mov	r3, r0
 8006a06:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8006a08:	7bfb      	ldrb	r3, [r7, #15]
 8006a0a:	2b00      	cmp	r3, #0
 8006a0c:	d109      	bne.n	8006a22 <HAL_ADC_Stop+0x52>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006a12:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006a16:	f023 0301 	bic.w	r3, r3, #1
 8006a1a:	f043 0201 	orr.w	r2, r3, #1
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	659a      	str	r2, [r3, #88]	; 0x58
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	2200      	movs	r2, #0
 8006a26:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Return function status */
  return tmp_hal_status;
 8006a2a:	7bfb      	ldrb	r3, [r7, #15]
}
 8006a2c:	4618      	mov	r0, r3
 8006a2e:	3710      	adds	r7, #16
 8006a30:	46bd      	mov	sp, r7
 8006a32:	bd80      	pop	{r7, pc}

08006a34 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8006a34:	b580      	push	{r7, lr}
 8006a36:	b084      	sub	sp, #16
 8006a38:	af00      	add	r7, sp, #0
 8006a3a:	6078      	str	r0, [r7, #4]
 8006a3c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	695b      	ldr	r3, [r3, #20]
 8006a42:	2b08      	cmp	r3, #8
 8006a44:	d102      	bne.n	8006a4c <HAL_ADC_PollForConversion+0x18>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 8006a46:	2308      	movs	r3, #8
 8006a48:	60fb      	str	r3, [r7, #12]
 8006a4a:	e010      	b.n	8006a6e <HAL_ADC_PollForConversion+0x3a>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if ((hadc->Instance->CFGR1 & ADC_CFGR1_DMAEN) != 0UL)
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	68db      	ldr	r3, [r3, #12]
 8006a52:	f003 0301 	and.w	r3, r3, #1
 8006a56:	2b00      	cmp	r3, #0
 8006a58:	d007      	beq.n	8006a6a <HAL_ADC_PollForConversion+0x36>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006a5e:	f043 0220 	orr.w	r2, r3, #32
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 8006a66:	2301      	movs	r3, #1
 8006a68:	e070      	b.n	8006b4c <HAL_ADC_PollForConversion+0x118>
    }
    else
    {
      tmp_Flag_End = (ADC_FLAG_EOC);
 8006a6a:	2304      	movs	r3, #4
 8006a6c:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8006a6e:	f7fe fc7d 	bl	800536c <HAL_GetTick>
 8006a72:	60b8      	str	r0, [r7, #8]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8006a74:	e01a      	b.n	8006aac <HAL_ADC_PollForConversion+0x78>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8006a76:	683b      	ldr	r3, [r7, #0]
 8006a78:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006a7c:	d016      	beq.n	8006aac <HAL_ADC_PollForConversion+0x78>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8006a7e:	f7fe fc75 	bl	800536c <HAL_GetTick>
 8006a82:	4602      	mov	r2, r0
 8006a84:	68bb      	ldr	r3, [r7, #8]
 8006a86:	1ad3      	subs	r3, r2, r3
 8006a88:	683a      	ldr	r2, [r7, #0]
 8006a8a:	429a      	cmp	r2, r3
 8006a8c:	d302      	bcc.n	8006a94 <HAL_ADC_PollForConversion+0x60>
 8006a8e:	683b      	ldr	r3, [r7, #0]
 8006a90:	2b00      	cmp	r3, #0
 8006a92:	d10b      	bne.n	8006aac <HAL_ADC_PollForConversion+0x78>
      {
        /* Update ADC state machine to timeout */
        SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006a98:	f043 0204 	orr.w	r2, r3, #4
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	659a      	str	r2, [r3, #88]	; 0x58

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	2200      	movs	r2, #0
 8006aa4:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

        return HAL_TIMEOUT;
 8006aa8:	2303      	movs	r3, #3
 8006aaa:	e04f      	b.n	8006b4c <HAL_ADC_PollForConversion+0x118>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	681a      	ldr	r2, [r3, #0]
 8006ab2:	68fb      	ldr	r3, [r7, #12]
 8006ab4:	4013      	ands	r3, r2
 8006ab6:	2b00      	cmp	r3, #0
 8006ab8:	d0dd      	beq.n	8006a76 <HAL_ADC_PollForConversion+0x42>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006abe:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	659a      	str	r2, [r3, #88]	; 0x58

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	4618      	mov	r0, r3
 8006acc:	f7ff fbcf 	bl	800626e <LL_ADC_REG_IsTriggerSourceSWStart>
 8006ad0:	4603      	mov	r3, r0
 8006ad2:	2b00      	cmp	r3, #0
 8006ad4:	d031      	beq.n	8006b3a <HAL_ADC_PollForConversion+0x106>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	7e9b      	ldrb	r3, [r3, #26]
 8006ada:	2b00      	cmp	r3, #0
 8006adc:	d12d      	bne.n	8006b3a <HAL_ADC_PollForConversion+0x106>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	681b      	ldr	r3, [r3, #0]
 8006ae2:	681b      	ldr	r3, [r3, #0]
 8006ae4:	f003 0308 	and.w	r3, r3, #8
 8006ae8:	2b08      	cmp	r3, #8
 8006aea:	d126      	bne.n	8006b3a <HAL_ADC_PollForConversion+0x106>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	681b      	ldr	r3, [r3, #0]
 8006af0:	4618      	mov	r0, r3
 8006af2:	f7ff fcd7 	bl	80064a4 <LL_ADC_REG_IsConversionOngoing>
 8006af6:	4603      	mov	r3, r0
 8006af8:	2b00      	cmp	r3, #0
 8006afa:	d112      	bne.n	8006b22 <HAL_ADC_PollForConversion+0xee>
      {
        /* Disable ADC end of single conversion interrupt on group regular */
        /* Note: Overrun interrupt was enabled with EOC interrupt in          */
        /* HAL_Start_IT(), but is not disabled here because can be used       */
        /* by overrun IRQ process below.                                      */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	685a      	ldr	r2, [r3, #4]
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	f022 020c 	bic.w	r2, r2, #12
 8006b0a:	605a      	str	r2, [r3, #4]

        /* Set ADC state */
        ADC_STATE_CLR_SET(hadc->State,
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006b10:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006b14:	f023 0301 	bic.w	r3, r3, #1
 8006b18:	f043 0201 	orr.w	r2, r3, #1
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	659a      	str	r2, [r3, #88]	; 0x58
 8006b20:	e00b      	b.n	8006b3a <HAL_ADC_PollForConversion+0x106>
                          HAL_ADC_STATE_READY);
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006b26:	f043 0220 	orr.w	r2, r3, #32
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	659a      	str	r2, [r3, #88]	; 0x58

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006b32:	f043 0201 	orr.w	r2, r3, #1
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (hadc->Init.LowPowerAutoWait == DISABLE)
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	7e1b      	ldrb	r3, [r3, #24]
 8006b3e:	2b00      	cmp	r3, #0
 8006b40:	d103      	bne.n	8006b4a <HAL_ADC_PollForConversion+0x116>
  {
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	681b      	ldr	r3, [r3, #0]
 8006b46:	220c      	movs	r2, #12
 8006b48:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006b4a:	2300      	movs	r3, #0
}
 8006b4c:	4618      	mov	r0, r3
 8006b4e:	3710      	adds	r7, #16
 8006b50:	46bd      	mov	sp, r7
 8006b52:	bd80      	pop	{r7, pc}

08006b54 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8006b54:	b480      	push	{r7}
 8006b56:	b083      	sub	sp, #12
 8006b58:	af00      	add	r7, sp, #0
 8006b5a:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 8006b62:	4618      	mov	r0, r3
 8006b64:	370c      	adds	r7, #12
 8006b66:	46bd      	mov	sp, r7
 8006b68:	bc80      	pop	{r7}
 8006b6a:	4770      	bx	lr

08006b6c <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8006b6c:	b580      	push	{r7, lr}
 8006b6e:	b088      	sub	sp, #32
 8006b70:	af00      	add	r7, sp, #0
 8006b72:	6078      	str	r0, [r7, #4]
 8006b74:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006b76:	2300      	movs	r3, #0
 8006b78:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8006b7a:	2300      	movs	r3, #0
 8006b7c:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_SAMPLING_TIME_COMMON(sConfig->SamplingTime));

  if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	691b      	ldr	r3, [r3, #16]
 8006b82:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000

    assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8006b8c:	2b01      	cmp	r3, #1
 8006b8e:	d101      	bne.n	8006b94 <HAL_ADC_ConfigChannel+0x28>
 8006b90:	2302      	movs	r3, #2
 8006b92:	e110      	b.n	8006db6 <HAL_ADC_ConfigChannel+0x24a>
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	2201      	movs	r2, #1
 8006b98:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	4618      	mov	r0, r3
 8006ba2:	f7ff fc7f 	bl	80064a4 <LL_ADC_REG_IsConversionOngoing>
 8006ba6:	4603      	mov	r3, r0
 8006ba8:	2b00      	cmp	r3, #0
 8006baa:	f040 80f7 	bne.w	8006d9c <HAL_ADC_ConfigChannel+0x230>
    /* If sequencer set to not fully configurable with channel rank set to    */
    /* none, remove the channel from the sequencer.                           */
    /* Otherwise (sequencer set to fully configurable or to to not fully      */
    /* configurable with channel rank to be set), configure the selected      */
    /* channel.                                                               */
    if (sConfig->Rank != ADC_RANK_NONE)
 8006bae:	683b      	ldr	r3, [r7, #0]
 8006bb0:	685b      	ldr	r3, [r3, #4]
 8006bb2:	2b02      	cmp	r3, #2
 8006bb4:	f000 80b1 	beq.w	8006d1a <HAL_ADC_ConfigChannel+0x1ae>
      /* Note: ADC channel configuration requires few ADC clock cycles        */
      /*       to be ready. Processing of ADC settings in this function       */
      /*       induce that a specific wait time is not necessary.             */
      /*       For more details on ADC channel configuration ready,           */
      /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	691b      	ldr	r3, [r3, #16]
 8006bbc:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006bc0:	d004      	beq.n	8006bcc <HAL_ADC_ConfigChannel+0x60>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8006bc6:	4a7e      	ldr	r2, [pc, #504]	; (8006dc0 <HAL_ADC_ConfigChannel+0x254>)
 8006bc8:	4293      	cmp	r3, r2
 8006bca:	d108      	bne.n	8006bde <HAL_ADC_ConfigChannel+0x72>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Set the channel by enabling the corresponding bitfield.            */
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, sConfig->Channel);
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	681a      	ldr	r2, [r3, #0]
 8006bd0:	683b      	ldr	r3, [r7, #0]
 8006bd2:	681b      	ldr	r3, [r3, #0]
 8006bd4:	4619      	mov	r1, r3
 8006bd6:	4610      	mov	r0, r2
 8006bd8:	f7ff fb7c 	bl	80062d4 <LL_ADC_REG_SetSequencerChAdd>
 8006bdc:	e041      	b.n	8006c62 <HAL_ADC_ConfigChannel+0xf6>
      {
        /* Sequencer set to fully configurable:                               */
        /* Set the channel by entering it into the selected rank.             */

        /* Memorize the channel set into variable in HAL ADC handle */
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8006be2:	683b      	ldr	r3, [r7, #0]
 8006be4:	685b      	ldr	r3, [r3, #4]
 8006be6:	f003 031f 	and.w	r3, r3, #31
 8006bea:	210f      	movs	r1, #15
 8006bec:	fa01 f303 	lsl.w	r3, r1, r3
 8006bf0:	43db      	mvns	r3, r3
 8006bf2:	401a      	ands	r2, r3
 8006bf4:	683b      	ldr	r3, [r7, #0]
 8006bf6:	681b      	ldr	r3, [r3, #0]
 8006bf8:	f3c3 0311 	ubfx	r3, r3, #0, #18
 8006bfc:	2b00      	cmp	r3, #0
 8006bfe:	d105      	bne.n	8006c0c <HAL_ADC_ConfigChannel+0xa0>
 8006c00:	683b      	ldr	r3, [r7, #0]
 8006c02:	681b      	ldr	r3, [r3, #0]
 8006c04:	0e9b      	lsrs	r3, r3, #26
 8006c06:	f003 031f 	and.w	r3, r3, #31
 8006c0a:	e011      	b.n	8006c30 <HAL_ADC_ConfigChannel+0xc4>
 8006c0c:	683b      	ldr	r3, [r7, #0]
 8006c0e:	681b      	ldr	r3, [r3, #0]
 8006c10:	613b      	str	r3, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006c12:	693b      	ldr	r3, [r7, #16]
 8006c14:	fa93 f3a3 	rbit	r3, r3
 8006c18:	60fb      	str	r3, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8006c1a:	68fb      	ldr	r3, [r7, #12]
 8006c1c:	617b      	str	r3, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8006c1e:	697b      	ldr	r3, [r7, #20]
 8006c20:	2b00      	cmp	r3, #0
 8006c22:	d101      	bne.n	8006c28 <HAL_ADC_ConfigChannel+0xbc>
  {
    return 32U;
 8006c24:	2320      	movs	r3, #32
 8006c26:	e003      	b.n	8006c30 <HAL_ADC_ConfigChannel+0xc4>
  }
  return __builtin_clz(value);
 8006c28:	697b      	ldr	r3, [r7, #20]
 8006c2a:	fab3 f383 	clz	r3, r3
 8006c2e:	b2db      	uxtb	r3, r3
 8006c30:	6839      	ldr	r1, [r7, #0]
 8006c32:	6849      	ldr	r1, [r1, #4]
 8006c34:	f001 011f 	and.w	r1, r1, #31
 8006c38:	408b      	lsls	r3, r1
 8006c3a:	431a      	orrs	r2, r3
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	661a      	str	r2, [r3, #96]	; 0x60

        /* If the selected rank is below ADC group regular sequencer length,  */
        /* apply the configuration in ADC register.                           */
        /* Note: Otherwise, configuration is not applied.                     */
        /*       To apply it, parameter'NbrOfConversion' must be increased.   */
        if (((sConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 8006c40:	683b      	ldr	r3, [r7, #0]
 8006c42:	685b      	ldr	r3, [r3, #4]
 8006c44:	089b      	lsrs	r3, r3, #2
 8006c46:	1c5a      	adds	r2, r3, #1
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	69db      	ldr	r3, [r3, #28]
 8006c4c:	429a      	cmp	r2, r3
 8006c4e:	d808      	bhi.n	8006c62 <HAL_ADC_ConfigChannel+0xf6>
        {
          LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	6818      	ldr	r0, [r3, #0]
 8006c54:	683b      	ldr	r3, [r7, #0]
 8006c56:	6859      	ldr	r1, [r3, #4]
 8006c58:	683b      	ldr	r3, [r7, #0]
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	461a      	mov	r2, r3
 8006c5e:	f7ff fb18 	bl	8006292 <LL_ADC_REG_SetSequencerRanks>
        }
      }

      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	6818      	ldr	r0, [r3, #0]
 8006c66:	683b      	ldr	r3, [r7, #0]
 8006c68:	6819      	ldr	r1, [r3, #0]
 8006c6a:	683b      	ldr	r3, [r7, #0]
 8006c6c:	689b      	ldr	r3, [r3, #8]
 8006c6e:	461a      	mov	r2, r3
 8006c70:	f7ff fb55 	bl	800631e <LL_ADC_SetChannelSamplingTime>
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8006c74:	683b      	ldr	r3, [r7, #0]
 8006c76:	681b      	ldr	r3, [r3, #0]
 8006c78:	2b00      	cmp	r3, #0
 8006c7a:	f280 8097 	bge.w	8006dac <HAL_ADC_ConfigChannel+0x240>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8006c7e:	4851      	ldr	r0, [pc, #324]	; (8006dc4 <HAL_ADC_ConfigChannel+0x258>)
 8006c80:	f7ff faca 	bl	8006218 <LL_ADC_GetCommonPathInternalCh>
 8006c84:	61b8      	str	r0, [r7, #24]

        /* If the requested internal measurement path has already been enabled,   */
        /* bypass the configuration processing.                                   */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8006c86:	683b      	ldr	r3, [r7, #0]
 8006c88:	681b      	ldr	r3, [r3, #0]
 8006c8a:	4a4f      	ldr	r2, [pc, #316]	; (8006dc8 <HAL_ADC_ConfigChannel+0x25c>)
 8006c8c:	4293      	cmp	r3, r2
 8006c8e:	d120      	bne.n	8006cd2 <HAL_ADC_ConfigChannel+0x166>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8006c90:	69bb      	ldr	r3, [r7, #24]
 8006c92:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8006c96:	2b00      	cmp	r3, #0
 8006c98:	d11b      	bne.n	8006cd2 <HAL_ADC_ConfigChannel+0x166>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8006c9a:	69bb      	ldr	r3, [r7, #24]
 8006c9c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8006ca0:	4619      	mov	r1, r3
 8006ca2:	4848      	ldr	r0, [pc, #288]	; (8006dc4 <HAL_ADC_ConfigChannel+0x258>)
 8006ca4:	f7ff faa6 	bl	80061f4 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = (((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL))) + 1UL);
 8006ca8:	4b48      	ldr	r3, [pc, #288]	; (8006dcc <HAL_ADC_ConfigChannel+0x260>)
 8006caa:	681b      	ldr	r3, [r3, #0]
 8006cac:	099b      	lsrs	r3, r3, #6
 8006cae:	4a48      	ldr	r2, [pc, #288]	; (8006dd0 <HAL_ADC_ConfigChannel+0x264>)
 8006cb0:	fba2 2303 	umull	r2, r3, r2, r3
 8006cb4:	099a      	lsrs	r2, r3, #6
 8006cb6:	4613      	mov	r3, r2
 8006cb8:	005b      	lsls	r3, r3, #1
 8006cba:	4413      	add	r3, r2
 8006cbc:	009b      	lsls	r3, r3, #2
 8006cbe:	3301      	adds	r3, #1
 8006cc0:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8006cc2:	e002      	b.n	8006cca <HAL_ADC_ConfigChannel+0x15e>
          {
            wait_loop_index--;
 8006cc4:	68bb      	ldr	r3, [r7, #8]
 8006cc6:	3b01      	subs	r3, #1
 8006cc8:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8006cca:	68bb      	ldr	r3, [r7, #8]
 8006ccc:	2b00      	cmp	r3, #0
 8006cce:	d1f9      	bne.n	8006cc4 <HAL_ADC_ConfigChannel+0x158>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8006cd0:	e06c      	b.n	8006dac <HAL_ADC_ConfigChannel+0x240>
          }
        }
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8006cd2:	683b      	ldr	r3, [r7, #0]
 8006cd4:	681b      	ldr	r3, [r3, #0]
 8006cd6:	4a3f      	ldr	r2, [pc, #252]	; (8006dd4 <HAL_ADC_ConfigChannel+0x268>)
 8006cd8:	4293      	cmp	r3, r2
 8006cda:	d10c      	bne.n	8006cf6 <HAL_ADC_ConfigChannel+0x18a>
 8006cdc:	69bb      	ldr	r3, [r7, #24]
 8006cde:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006ce2:	2b00      	cmp	r3, #0
 8006ce4:	d107      	bne.n	8006cf6 <HAL_ADC_ConfigChannel+0x18a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8006ce6:	69bb      	ldr	r3, [r7, #24]
 8006ce8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006cec:	4619      	mov	r1, r3
 8006cee:	4835      	ldr	r0, [pc, #212]	; (8006dc4 <HAL_ADC_ConfigChannel+0x258>)
 8006cf0:	f7ff fa80 	bl	80061f4 <LL_ADC_SetCommonPathInternalCh>
 8006cf4:	e05a      	b.n	8006dac <HAL_ADC_ConfigChannel+0x240>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
        else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8006cf6:	683b      	ldr	r3, [r7, #0]
 8006cf8:	681b      	ldr	r3, [r3, #0]
 8006cfa:	4a37      	ldr	r2, [pc, #220]	; (8006dd8 <HAL_ADC_ConfigChannel+0x26c>)
 8006cfc:	4293      	cmp	r3, r2
 8006cfe:	d155      	bne.n	8006dac <HAL_ADC_ConfigChannel+0x240>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8006d00:	69bb      	ldr	r3, [r7, #24]
 8006d02:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
        else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8006d06:	2b00      	cmp	r3, #0
 8006d08:	d150      	bne.n	8006dac <HAL_ADC_ConfigChannel+0x240>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8006d0a:	69bb      	ldr	r3, [r7, #24]
 8006d0c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8006d10:	4619      	mov	r1, r3
 8006d12:	482c      	ldr	r0, [pc, #176]	; (8006dc4 <HAL_ADC_ConfigChannel+0x258>)
 8006d14:	f7ff fa6e 	bl	80061f4 <LL_ADC_SetCommonPathInternalCh>
 8006d18:	e048      	b.n	8006dac <HAL_ADC_ConfigChannel+0x240>
      /* Regular sequencer configuration */
      /* Note: Case of sequencer set to fully configurable:                   */
      /*       Sequencer rank cannot be disabled, only affected to            */
      /*       another channel.                                               */
      /*       To remove a rank, use parameter 'NbrOfConversion".             */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	691b      	ldr	r3, [r3, #16]
 8006d1e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006d22:	d004      	beq.n	8006d2e <HAL_ADC_ConfigChannel+0x1c2>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8006d28:	4a25      	ldr	r2, [pc, #148]	; (8006dc0 <HAL_ADC_ConfigChannel+0x254>)
 8006d2a:	4293      	cmp	r3, r2
 8006d2c:	d107      	bne.n	8006d3e <HAL_ADC_ConfigChannel+0x1d2>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Reset the channel by disabling the corresponding bitfield.         */
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, sConfig->Channel);
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	681a      	ldr	r2, [r3, #0]
 8006d32:	683b      	ldr	r3, [r7, #0]
 8006d34:	681b      	ldr	r3, [r3, #0]
 8006d36:	4619      	mov	r1, r3
 8006d38:	4610      	mov	r0, r2
 8006d3a:	f7ff fadd 	bl	80062f8 <LL_ADC_REG_SetSequencerChRem>
      }

      /* Management of internal measurement channels: Vbat/VrefInt/TempSensor.  */
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8006d3e:	683b      	ldr	r3, [r7, #0]
 8006d40:	681b      	ldr	r3, [r3, #0]
 8006d42:	2b00      	cmp	r3, #0
 8006d44:	da32      	bge.n	8006dac <HAL_ADC_ConfigChannel+0x240>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8006d46:	481f      	ldr	r0, [pc, #124]	; (8006dc4 <HAL_ADC_ConfigChannel+0x258>)
 8006d48:	f7ff fa66 	bl	8006218 <LL_ADC_GetCommonPathInternalCh>
 8006d4c:	61b8      	str	r0, [r7, #24]

        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8006d4e:	683b      	ldr	r3, [r7, #0]
 8006d50:	681b      	ldr	r3, [r3, #0]
 8006d52:	4a1d      	ldr	r2, [pc, #116]	; (8006dc8 <HAL_ADC_ConfigChannel+0x25c>)
 8006d54:	4293      	cmp	r3, r2
 8006d56:	d107      	bne.n	8006d68 <HAL_ADC_ConfigChannel+0x1fc>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8006d58:	69bb      	ldr	r3, [r7, #24]
 8006d5a:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8006d5e:	4619      	mov	r1, r3
 8006d60:	4818      	ldr	r0, [pc, #96]	; (8006dc4 <HAL_ADC_ConfigChannel+0x258>)
 8006d62:	f7ff fa47 	bl	80061f4 <LL_ADC_SetCommonPathInternalCh>
 8006d66:	e021      	b.n	8006dac <HAL_ADC_ConfigChannel+0x240>
                                         ~LL_ADC_PATH_INTERNAL_TEMPSENSOR & tmp_config_internal_channel);
        }
        else if (sConfig->Channel == ADC_CHANNEL_VBAT)
 8006d68:	683b      	ldr	r3, [r7, #0]
 8006d6a:	681b      	ldr	r3, [r3, #0]
 8006d6c:	4a19      	ldr	r2, [pc, #100]	; (8006dd4 <HAL_ADC_ConfigChannel+0x268>)
 8006d6e:	4293      	cmp	r3, r2
 8006d70:	d107      	bne.n	8006d82 <HAL_ADC_ConfigChannel+0x216>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8006d72:	69bb      	ldr	r3, [r7, #24]
 8006d74:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006d78:	4619      	mov	r1, r3
 8006d7a:	4812      	ldr	r0, [pc, #72]	; (8006dc4 <HAL_ADC_ConfigChannel+0x258>)
 8006d7c:	f7ff fa3a 	bl	80061f4 <LL_ADC_SetCommonPathInternalCh>
 8006d80:	e014      	b.n	8006dac <HAL_ADC_ConfigChannel+0x240>
                                         ~LL_ADC_PATH_INTERNAL_VBAT & tmp_config_internal_channel);
        }
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 8006d82:	683b      	ldr	r3, [r7, #0]
 8006d84:	681b      	ldr	r3, [r3, #0]
 8006d86:	4a14      	ldr	r2, [pc, #80]	; (8006dd8 <HAL_ADC_ConfigChannel+0x26c>)
 8006d88:	4293      	cmp	r3, r2
 8006d8a:	d10f      	bne.n	8006dac <HAL_ADC_ConfigChannel+0x240>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8006d8c:	69bb      	ldr	r3, [r7, #24]
 8006d8e:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8006d92:	4619      	mov	r1, r3
 8006d94:	480b      	ldr	r0, [pc, #44]	; (8006dc4 <HAL_ADC_ConfigChannel+0x258>)
 8006d96:	f7ff fa2d 	bl	80061f4 <LL_ADC_SetCommonPathInternalCh>
 8006d9a:	e007      	b.n	8006dac <HAL_ADC_ConfigChannel+0x240>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006da0:	f043 0220 	orr.w	r2, r3, #32
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8006da8:	2301      	movs	r3, #1
 8006daa:	77fb      	strb	r3, [r7, #31]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	2200      	movs	r2, #0
 8006db0:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Return function status */
  return tmp_hal_status;
 8006db4:	7ffb      	ldrb	r3, [r7, #31]
}
 8006db6:	4618      	mov	r0, r3
 8006db8:	3720      	adds	r7, #32
 8006dba:	46bd      	mov	sp, r7
 8006dbc:	bd80      	pop	{r7, pc}
 8006dbe:	bf00      	nop
 8006dc0:	80000004 	.word	0x80000004
 8006dc4:	40012708 	.word	0x40012708
 8006dc8:	b0001000 	.word	0xb0001000
 8006dcc:	20000034 	.word	0x20000034
 8006dd0:	053e2d63 	.word	0x053e2d63
 8006dd4:	b8004000 	.word	0xb8004000
 8006dd8:	b4002000 	.word	0xb4002000

08006ddc <ADC_ConversionStop>:
  *         stopped to disable the ADC.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc)
{
 8006ddc:	b580      	push	{r7, lr}
 8006dde:	b084      	sub	sp, #16
 8006de0:	af00      	add	r7, sp, #0
 8006de2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Verification if ADC is not already stopped on regular group to bypass    */
  /* this function if not needed.                                             */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	681b      	ldr	r3, [r3, #0]
 8006de8:	4618      	mov	r0, r3
 8006dea:	f7ff fb5b 	bl	80064a4 <LL_ADC_REG_IsConversionOngoing>
 8006dee:	4603      	mov	r3, r0
 8006df0:	2b00      	cmp	r3, #0
 8006df2:	d02c      	beq.n	8006e4e <ADC_ConversionStop+0x72>
  {
    /* Stop potential conversion on going on regular group */
    /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
    if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	681b      	ldr	r3, [r3, #0]
 8006df8:	4618      	mov	r0, r3
 8006dfa:	f7ff fb1b 	bl	8006434 <LL_ADC_IsDisableOngoing>
 8006dfe:	4603      	mov	r3, r0
 8006e00:	2b00      	cmp	r3, #0
 8006e02:	d104      	bne.n	8006e0e <ADC_ConversionStop+0x32>
    {
      /* Stop ADC group regular conversion */
      LL_ADC_REG_StopConversion(hadc->Instance);
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	681b      	ldr	r3, [r3, #0]
 8006e08:	4618      	mov	r0, r3
 8006e0a:	f7ff fb38 	bl	800647e <LL_ADC_REG_StopConversion>
    }

    /* Wait for conversion effectively stopped */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8006e0e:	f7fe faad 	bl	800536c <HAL_GetTick>
 8006e12:	60f8      	str	r0, [r7, #12]

    while ((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 8006e14:	e014      	b.n	8006e40 <ADC_ConversionStop+0x64>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8006e16:	f7fe faa9 	bl	800536c <HAL_GetTick>
 8006e1a:	4602      	mov	r2, r0
 8006e1c:	68fb      	ldr	r3, [r7, #12]
 8006e1e:	1ad3      	subs	r3, r2, r3
 8006e20:	2b02      	cmp	r3, #2
 8006e22:	d90d      	bls.n	8006e40 <ADC_ConversionStop+0x64>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006e28:	f043 0210 	orr.w	r2, r3, #16
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	659a      	str	r2, [r3, #88]	; 0x58

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006e34:	f043 0201 	orr.w	r2, r3, #1
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	65da      	str	r2, [r3, #92]	; 0x5c

        return HAL_ERROR;
 8006e3c:	2301      	movs	r3, #1
 8006e3e:	e007      	b.n	8006e50 <ADC_ConversionStop+0x74>
    while ((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	689b      	ldr	r3, [r3, #8]
 8006e46:	f003 0304 	and.w	r3, r3, #4
 8006e4a:	2b00      	cmp	r3, #0
 8006e4c:	d1e3      	bne.n	8006e16 <ADC_ConversionStop+0x3a>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 8006e4e:	2300      	movs	r3, #0
}
 8006e50:	4618      	mov	r0, r3
 8006e52:	3710      	adds	r7, #16
 8006e54:	46bd      	mov	sp, r7
 8006e56:	bd80      	pop	{r7, pc}

08006e58 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8006e58:	b580      	push	{r7, lr}
 8006e5a:	b084      	sub	sp, #16
 8006e5c:	af00      	add	r7, sp, #0
 8006e5e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8006e60:	2300      	movs	r3, #0
 8006e62:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	4618      	mov	r0, r3
 8006e6a:	f7ff fad1 	bl	8006410 <LL_ADC_IsEnabled>
 8006e6e:	4603      	mov	r3, r0
 8006e70:	2b00      	cmp	r3, #0
 8006e72:	d162      	bne.n	8006f3a <ADC_Enable+0xe2>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	681b      	ldr	r3, [r3, #0]
 8006e78:	689a      	ldr	r2, [r3, #8]
 8006e7a:	4b32      	ldr	r3, [pc, #200]	; (8006f44 <ADC_Enable+0xec>)
 8006e7c:	4013      	ands	r3, r2
 8006e7e:	2b00      	cmp	r3, #0
 8006e80:	d00d      	beq.n	8006e9e <ADC_Enable+0x46>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006e86:	f043 0210 	orr.w	r2, r3, #16
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	659a      	str	r2, [r3, #88]	; 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006e92:	f043 0201 	orr.w	r2, r3, #1
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	65da      	str	r2, [r3, #92]	; 0x5c

      return HAL_ERROR;
 8006e9a:	2301      	movs	r3, #1
 8006e9c:	e04e      	b.n	8006f3c <ADC_Enable+0xe4>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	681b      	ldr	r3, [r3, #0]
 8006ea2:	4618      	mov	r0, r3
 8006ea4:	f7ff fa8e 	bl	80063c4 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8006ea8:	4827      	ldr	r0, [pc, #156]	; (8006f48 <ADC_Enable+0xf0>)
 8006eaa:	f7ff f9b5 	bl	8006218 <LL_ADC_GetCommonPathInternalCh>
 8006eae:	4603      	mov	r3, r0
 8006eb0:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006eb4:	2b00      	cmp	r3, #0
 8006eb6:	d00f      	beq.n	8006ed8 <ADC_Enable+0x80>
      /* Delay for temperature sensor buffer stabilization time */
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = (((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL))) + 1UL);
 8006eb8:	4b24      	ldr	r3, [pc, #144]	; (8006f4c <ADC_Enable+0xf4>)
 8006eba:	681b      	ldr	r3, [r3, #0]
 8006ebc:	099b      	lsrs	r3, r3, #6
 8006ebe:	4a24      	ldr	r2, [pc, #144]	; (8006f50 <ADC_Enable+0xf8>)
 8006ec0:	fba2 2303 	umull	r2, r3, r2, r3
 8006ec4:	099b      	lsrs	r3, r3, #6
 8006ec6:	3301      	adds	r3, #1
 8006ec8:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8006eca:	e002      	b.n	8006ed2 <ADC_Enable+0x7a>
      {
        wait_loop_index--;
 8006ecc:	68bb      	ldr	r3, [r7, #8]
 8006ece:	3b01      	subs	r3, #1
 8006ed0:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8006ed2:	68bb      	ldr	r3, [r7, #8]
 8006ed4:	2b00      	cmp	r3, #0
 8006ed6:	d1f9      	bne.n	8006ecc <ADC_Enable+0x74>
      }
    }

    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware and flag ADC ready is not set.     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	7e5b      	ldrb	r3, [r3, #25]
 8006edc:	2b01      	cmp	r3, #1
 8006ede:	d02c      	beq.n	8006f3a <ADC_Enable+0xe2>
    {
      /* Wait for ADC effectively enabled */
      tickstart = HAL_GetTick();
 8006ee0:	f7fe fa44 	bl	800536c <HAL_GetTick>
 8006ee4:	60f8      	str	r0, [r7, #12]

      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8006ee6:	e021      	b.n	8006f2c <ADC_Enable+0xd4>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	681b      	ldr	r3, [r3, #0]
 8006eec:	4618      	mov	r0, r3
 8006eee:	f7ff fa8f 	bl	8006410 <LL_ADC_IsEnabled>
 8006ef2:	4603      	mov	r3, r0
 8006ef4:	2b00      	cmp	r3, #0
 8006ef6:	d104      	bne.n	8006f02 <ADC_Enable+0xaa>
        {
          LL_ADC_Enable(hadc->Instance);
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	681b      	ldr	r3, [r3, #0]
 8006efc:	4618      	mov	r0, r3
 8006efe:	f7ff fa61 	bl	80063c4 <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8006f02:	f7fe fa33 	bl	800536c <HAL_GetTick>
 8006f06:	4602      	mov	r2, r0
 8006f08:	68fb      	ldr	r3, [r7, #12]
 8006f0a:	1ad3      	subs	r3, r2, r3
 8006f0c:	2b02      	cmp	r3, #2
 8006f0e:	d90d      	bls.n	8006f2c <ADC_Enable+0xd4>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006f14:	f043 0210 	orr.w	r2, r3, #16
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006f20:	f043 0201 	orr.w	r2, r3, #1
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	65da      	str	r2, [r3, #92]	; 0x5c

          return HAL_ERROR;
 8006f28:	2301      	movs	r3, #1
 8006f2a:	e007      	b.n	8006f3c <ADC_Enable+0xe4>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	681b      	ldr	r3, [r3, #0]
 8006f30:	681b      	ldr	r3, [r3, #0]
 8006f32:	f003 0301 	and.w	r3, r3, #1
 8006f36:	2b01      	cmp	r3, #1
 8006f38:	d1d6      	bne.n	8006ee8 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8006f3a:	2300      	movs	r3, #0
}
 8006f3c:	4618      	mov	r0, r3
 8006f3e:	3710      	adds	r7, #16
 8006f40:	46bd      	mov	sp, r7
 8006f42:	bd80      	pop	{r7, pc}
 8006f44:	80000017 	.word	0x80000017
 8006f48:	40012708 	.word	0x40012708
 8006f4c:	20000034 	.word	0x20000034
 8006f50:	053e2d63 	.word	0x053e2d63

08006f54 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8006f54:	b580      	push	{r7, lr}
 8006f56:	b084      	sub	sp, #16
 8006f58:	af00      	add	r7, sp, #0
 8006f5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	681b      	ldr	r3, [r3, #0]
 8006f60:	4618      	mov	r0, r3
 8006f62:	f7ff fa67 	bl	8006434 <LL_ADC_IsDisableOngoing>
 8006f66:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	681b      	ldr	r3, [r3, #0]
 8006f6c:	4618      	mov	r0, r3
 8006f6e:	f7ff fa4f 	bl	8006410 <LL_ADC_IsEnabled>
 8006f72:	4603      	mov	r3, r0
 8006f74:	2b00      	cmp	r3, #0
 8006f76:	d040      	beq.n	8006ffa <ADC_Disable+0xa6>
      && (tmp_adc_is_disable_on_going == 0UL)
 8006f78:	68fb      	ldr	r3, [r7, #12]
 8006f7a:	2b00      	cmp	r3, #0
 8006f7c:	d13d      	bne.n	8006ffa <ADC_Disable+0xa6>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	681b      	ldr	r3, [r3, #0]
 8006f82:	689b      	ldr	r3, [r3, #8]
 8006f84:	f003 0305 	and.w	r3, r3, #5
 8006f88:	2b01      	cmp	r3, #1
 8006f8a:	d10c      	bne.n	8006fa6 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	681b      	ldr	r3, [r3, #0]
 8006f90:	4618      	mov	r0, r3
 8006f92:	f7ff fa2a 	bl	80063ea <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	681b      	ldr	r3, [r3, #0]
 8006f9a:	2203      	movs	r2, #3
 8006f9c:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8006f9e:	f7fe f9e5 	bl	800536c <HAL_GetTick>
 8006fa2:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8006fa4:	e022      	b.n	8006fec <ADC_Disable+0x98>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006faa:	f043 0210 	orr.w	r2, r3, #16
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	659a      	str	r2, [r3, #88]	; 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006fb6:	f043 0201 	orr.w	r2, r3, #1
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	65da      	str	r2, [r3, #92]	; 0x5c
      return HAL_ERROR;
 8006fbe:	2301      	movs	r3, #1
 8006fc0:	e01c      	b.n	8006ffc <ADC_Disable+0xa8>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8006fc2:	f7fe f9d3 	bl	800536c <HAL_GetTick>
 8006fc6:	4602      	mov	r2, r0
 8006fc8:	68bb      	ldr	r3, [r7, #8]
 8006fca:	1ad3      	subs	r3, r2, r3
 8006fcc:	2b02      	cmp	r3, #2
 8006fce:	d90d      	bls.n	8006fec <ADC_Disable+0x98>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006fd4:	f043 0210 	orr.w	r2, r3, #16
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	659a      	str	r2, [r3, #88]	; 0x58

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006fe0:	f043 0201 	orr.w	r2, r3, #1
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	65da      	str	r2, [r3, #92]	; 0x5c

        return HAL_ERROR;
 8006fe8:	2301      	movs	r3, #1
 8006fea:	e007      	b.n	8006ffc <ADC_Disable+0xa8>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	689b      	ldr	r3, [r3, #8]
 8006ff2:	f003 0301 	and.w	r3, r3, #1
 8006ff6:	2b00      	cmp	r3, #0
 8006ff8:	d1e3      	bne.n	8006fc2 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8006ffa:	2300      	movs	r3, #0
}
 8006ffc:	4618      	mov	r0, r3
 8006ffe:	3710      	adds	r7, #16
 8007000:	46bd      	mov	sp, r7
 8007002:	bd80      	pop	{r7, pc}

08007004 <LL_ADC_IsEnabled>:
{
 8007004:	b480      	push	{r7}
 8007006:	b083      	sub	sp, #12
 8007008:	af00      	add	r7, sp, #0
 800700a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	689b      	ldr	r3, [r3, #8]
 8007010:	f003 0301 	and.w	r3, r3, #1
 8007014:	2b01      	cmp	r3, #1
 8007016:	d101      	bne.n	800701c <LL_ADC_IsEnabled+0x18>
 8007018:	2301      	movs	r3, #1
 800701a:	e000      	b.n	800701e <LL_ADC_IsEnabled+0x1a>
 800701c:	2300      	movs	r3, #0
}
 800701e:	4618      	mov	r0, r3
 8007020:	370c      	adds	r7, #12
 8007022:	46bd      	mov	sp, r7
 8007024:	bc80      	pop	{r7}
 8007026:	4770      	bx	lr

08007028 <LL_ADC_IsCalibrationOnGoing>:
{
 8007028:	b480      	push	{r7}
 800702a:	b083      	sub	sp, #12
 800702c:	af00      	add	r7, sp, #0
 800702e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	689b      	ldr	r3, [r3, #8]
 8007034:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007038:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800703c:	d101      	bne.n	8007042 <LL_ADC_IsCalibrationOnGoing+0x1a>
 800703e:	2301      	movs	r3, #1
 8007040:	e000      	b.n	8007044 <LL_ADC_IsCalibrationOnGoing+0x1c>
 8007042:	2300      	movs	r3, #0
}
 8007044:	4618      	mov	r0, r3
 8007046:	370c      	adds	r7, #12
 8007048:	46bd      	mov	sp, r7
 800704a:	bc80      	pop	{r7}
 800704c:	4770      	bx	lr

0800704e <HAL_ADCEx_Calibration_Start>:
  *         HAL_ADC_GetValue() (value on 7 bits: from DR[6;0]).
  * @param  hadc       ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc)
{
 800704e:	b580      	push	{r7, lr}
 8007050:	b086      	sub	sp, #24
 8007052:	af00      	add	r7, sp, #0
 8007054:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8007056:	2300      	movs	r3, #0
 8007058:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8007060:	2b01      	cmp	r3, #1
 8007062:	d101      	bne.n	8007068 <HAL_ADCEx_Calibration_Start+0x1a>
 8007064:	2302      	movs	r3, #2
 8007066:	e068      	b.n	800713a <HAL_ADCEx_Calibration_Start+0xec>
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	2201      	movs	r2, #1
 800706c:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8007070:	6878      	ldr	r0, [r7, #4]
 8007072:	f7ff ff6f 	bl	8006f54 <ADC_Disable>
 8007076:	4603      	mov	r3, r0
 8007078:	75fb      	strb	r3, [r7, #23]

  /* Check if ADC is effectively disabled */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	681b      	ldr	r3, [r3, #0]
 800707e:	4618      	mov	r0, r3
 8007080:	f7ff ffc0 	bl	8007004 <LL_ADC_IsEnabled>
 8007084:	4603      	mov	r3, r0
 8007086:	2b00      	cmp	r3, #0
 8007088:	d14c      	bne.n	8007124 <HAL_ADCEx_Calibration_Start+0xd6>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800708e:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8007092:	f043 0202 	orr.w	r2, r3, #2
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	659a      	str	r2, [r3, #88]	; 0x58
    /* Note: Specificity of this STM32 series: Calibration factor is          */
    /*       available in data register and also transferred by DMA.          */
    /*       To not insert ADC calibration factor among ADC conversion data   */
    /*       in array variable, DMA transfer must be disabled during          */
    /*       calibration.                                                     */
    backup_setting_adc_dma_transfer = READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	681b      	ldr	r3, [r3, #0]
 800709e:	68db      	ldr	r3, [r3, #12]
 80070a0:	f003 0303 	and.w	r3, r3, #3
 80070a4:	613b      	str	r3, [r7, #16]
    CLEAR_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	681b      	ldr	r3, [r3, #0]
 80070aa:	68da      	ldr	r2, [r3, #12]
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	681b      	ldr	r3, [r3, #0]
 80070b0:	f022 0203 	bic.w	r2, r2, #3
 80070b4:	60da      	str	r2, [r3, #12]

    /* Start ADC calibration */
    SET_BIT(hadc->Instance->CR, ADC_CR_ADCAL);
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	681b      	ldr	r3, [r3, #0]
 80070ba:	689a      	ldr	r2, [r3, #8]
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	681b      	ldr	r3, [r3, #0]
 80070c0:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80070c4:	609a      	str	r2, [r3, #8]

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 80070c6:	e014      	b.n	80070f2 <HAL_ADCEx_Calibration_Start+0xa4>
    {
      wait_loop_index++;
 80070c8:	68fb      	ldr	r3, [r7, #12]
 80070ca:	3301      	adds	r3, #1
 80070cc:	60fb      	str	r3, [r7, #12]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 80070ce:	68fb      	ldr	r3, [r7, #12]
 80070d0:	f5b3 3f2e 	cmp.w	r3, #178176	; 0x2b800
 80070d4:	d30d      	bcc.n	80070f2 <HAL_ADCEx_Calibration_Start+0xa4>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80070da:	f023 0312 	bic.w	r3, r3, #18
 80070de:	f043 0210 	orr.w	r2, r3, #16
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	659a      	str	r2, [r3, #88]	; 0x58
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	2200      	movs	r2, #0
 80070ea:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

        return HAL_ERROR;
 80070ee:	2301      	movs	r3, #1
 80070f0:	e023      	b.n	800713a <HAL_ADCEx_Calibration_Start+0xec>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	681b      	ldr	r3, [r3, #0]
 80070f6:	4618      	mov	r0, r3
 80070f8:	f7ff ff96 	bl	8007028 <LL_ADC_IsCalibrationOnGoing>
 80070fc:	4603      	mov	r3, r0
 80070fe:	2b00      	cmp	r3, #0
 8007100:	d1e2      	bne.n	80070c8 <HAL_ADCEx_Calibration_Start+0x7a>
      }
    }

    /* Restore ADC DMA transfer request after calibration */
    SET_BIT(hadc->Instance->CFGR1, backup_setting_adc_dma_transfer);
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	681b      	ldr	r3, [r3, #0]
 8007106:	68d9      	ldr	r1, [r3, #12]
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	681b      	ldr	r3, [r3, #0]
 800710c:	693a      	ldr	r2, [r7, #16]
 800710e:	430a      	orrs	r2, r1
 8007110:	60da      	str	r2, [r3, #12]

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007116:	f023 0303 	bic.w	r3, r3, #3
 800711a:	f043 0201 	orr.w	r2, r3, #1
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	659a      	str	r2, [r3, #88]	; 0x58
 8007122:	e005      	b.n	8007130 <HAL_ADCEx_Calibration_Start+0xe2>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007128:	f043 0210 	orr.w	r2, r3, #16
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	659a      	str	r2, [r3, #88]	; 0x58
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	2200      	movs	r2, #0
 8007134:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Return function status */
  return tmp_hal_status;
 8007138:	7dfb      	ldrb	r3, [r7, #23]
}
 800713a:	4618      	mov	r0, r3
 800713c:	3718      	adds	r7, #24
 800713e:	46bd      	mov	sp, r7
 8007140:	bd80      	pop	{r7, pc}
	...

08007144 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8007144:	b480      	push	{r7}
 8007146:	b085      	sub	sp, #20
 8007148:	af00      	add	r7, sp, #0
 800714a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	f003 0307 	and.w	r3, r3, #7
 8007152:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8007154:	4b0c      	ldr	r3, [pc, #48]	; (8007188 <__NVIC_SetPriorityGrouping+0x44>)
 8007156:	68db      	ldr	r3, [r3, #12]
 8007158:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800715a:	68ba      	ldr	r2, [r7, #8]
 800715c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8007160:	4013      	ands	r3, r2
 8007162:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8007164:	68fb      	ldr	r3, [r7, #12]
 8007166:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8007168:	68bb      	ldr	r3, [r7, #8]
 800716a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800716c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8007170:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007174:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8007176:	4a04      	ldr	r2, [pc, #16]	; (8007188 <__NVIC_SetPriorityGrouping+0x44>)
 8007178:	68bb      	ldr	r3, [r7, #8]
 800717a:	60d3      	str	r3, [r2, #12]
}
 800717c:	bf00      	nop
 800717e:	3714      	adds	r7, #20
 8007180:	46bd      	mov	sp, r7
 8007182:	bc80      	pop	{r7}
 8007184:	4770      	bx	lr
 8007186:	bf00      	nop
 8007188:	e000ed00 	.word	0xe000ed00

0800718c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800718c:	b480      	push	{r7}
 800718e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8007190:	4b04      	ldr	r3, [pc, #16]	; (80071a4 <__NVIC_GetPriorityGrouping+0x18>)
 8007192:	68db      	ldr	r3, [r3, #12]
 8007194:	0a1b      	lsrs	r3, r3, #8
 8007196:	f003 0307 	and.w	r3, r3, #7
}
 800719a:	4618      	mov	r0, r3
 800719c:	46bd      	mov	sp, r7
 800719e:	bc80      	pop	{r7}
 80071a0:	4770      	bx	lr
 80071a2:	bf00      	nop
 80071a4:	e000ed00 	.word	0xe000ed00

080071a8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80071a8:	b480      	push	{r7}
 80071aa:	b083      	sub	sp, #12
 80071ac:	af00      	add	r7, sp, #0
 80071ae:	4603      	mov	r3, r0
 80071b0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80071b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80071b6:	2b00      	cmp	r3, #0
 80071b8:	db0b      	blt.n	80071d2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80071ba:	79fb      	ldrb	r3, [r7, #7]
 80071bc:	f003 021f 	and.w	r2, r3, #31
 80071c0:	4906      	ldr	r1, [pc, #24]	; (80071dc <__NVIC_EnableIRQ+0x34>)
 80071c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80071c6:	095b      	lsrs	r3, r3, #5
 80071c8:	2001      	movs	r0, #1
 80071ca:	fa00 f202 	lsl.w	r2, r0, r2
 80071ce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80071d2:	bf00      	nop
 80071d4:	370c      	adds	r7, #12
 80071d6:	46bd      	mov	sp, r7
 80071d8:	bc80      	pop	{r7}
 80071da:	4770      	bx	lr
 80071dc:	e000e100 	.word	0xe000e100

080071e0 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80071e0:	b480      	push	{r7}
 80071e2:	b083      	sub	sp, #12
 80071e4:	af00      	add	r7, sp, #0
 80071e6:	4603      	mov	r3, r0
 80071e8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80071ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80071ee:	2b00      	cmp	r3, #0
 80071f0:	db12      	blt.n	8007218 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80071f2:	79fb      	ldrb	r3, [r7, #7]
 80071f4:	f003 021f 	and.w	r2, r3, #31
 80071f8:	490a      	ldr	r1, [pc, #40]	; (8007224 <__NVIC_DisableIRQ+0x44>)
 80071fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80071fe:	095b      	lsrs	r3, r3, #5
 8007200:	2001      	movs	r0, #1
 8007202:	fa00 f202 	lsl.w	r2, r0, r2
 8007206:	3320      	adds	r3, #32
 8007208:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 800720c:	f3bf 8f4f 	dsb	sy
}
 8007210:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8007212:	f3bf 8f6f 	isb	sy
}
 8007216:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8007218:	bf00      	nop
 800721a:	370c      	adds	r7, #12
 800721c:	46bd      	mov	sp, r7
 800721e:	bc80      	pop	{r7}
 8007220:	4770      	bx	lr
 8007222:	bf00      	nop
 8007224:	e000e100 	.word	0xe000e100

08007228 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8007228:	b480      	push	{r7}
 800722a:	b083      	sub	sp, #12
 800722c:	af00      	add	r7, sp, #0
 800722e:	4603      	mov	r3, r0
 8007230:	6039      	str	r1, [r7, #0]
 8007232:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007234:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007238:	2b00      	cmp	r3, #0
 800723a:	db0a      	blt.n	8007252 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800723c:	683b      	ldr	r3, [r7, #0]
 800723e:	b2da      	uxtb	r2, r3
 8007240:	490c      	ldr	r1, [pc, #48]	; (8007274 <__NVIC_SetPriority+0x4c>)
 8007242:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007246:	0112      	lsls	r2, r2, #4
 8007248:	b2d2      	uxtb	r2, r2
 800724a:	440b      	add	r3, r1
 800724c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8007250:	e00a      	b.n	8007268 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007252:	683b      	ldr	r3, [r7, #0]
 8007254:	b2da      	uxtb	r2, r3
 8007256:	4908      	ldr	r1, [pc, #32]	; (8007278 <__NVIC_SetPriority+0x50>)
 8007258:	79fb      	ldrb	r3, [r7, #7]
 800725a:	f003 030f 	and.w	r3, r3, #15
 800725e:	3b04      	subs	r3, #4
 8007260:	0112      	lsls	r2, r2, #4
 8007262:	b2d2      	uxtb	r2, r2
 8007264:	440b      	add	r3, r1
 8007266:	761a      	strb	r2, [r3, #24]
}
 8007268:	bf00      	nop
 800726a:	370c      	adds	r7, #12
 800726c:	46bd      	mov	sp, r7
 800726e:	bc80      	pop	{r7}
 8007270:	4770      	bx	lr
 8007272:	bf00      	nop
 8007274:	e000e100 	.word	0xe000e100
 8007278:	e000ed00 	.word	0xe000ed00

0800727c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800727c:	b480      	push	{r7}
 800727e:	b089      	sub	sp, #36	; 0x24
 8007280:	af00      	add	r7, sp, #0
 8007282:	60f8      	str	r0, [r7, #12]
 8007284:	60b9      	str	r1, [r7, #8]
 8007286:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8007288:	68fb      	ldr	r3, [r7, #12]
 800728a:	f003 0307 	and.w	r3, r3, #7
 800728e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8007290:	69fb      	ldr	r3, [r7, #28]
 8007292:	f1c3 0307 	rsb	r3, r3, #7
 8007296:	2b04      	cmp	r3, #4
 8007298:	bf28      	it	cs
 800729a:	2304      	movcs	r3, #4
 800729c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800729e:	69fb      	ldr	r3, [r7, #28]
 80072a0:	3304      	adds	r3, #4
 80072a2:	2b06      	cmp	r3, #6
 80072a4:	d902      	bls.n	80072ac <NVIC_EncodePriority+0x30>
 80072a6:	69fb      	ldr	r3, [r7, #28]
 80072a8:	3b03      	subs	r3, #3
 80072aa:	e000      	b.n	80072ae <NVIC_EncodePriority+0x32>
 80072ac:	2300      	movs	r3, #0
 80072ae:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80072b0:	f04f 32ff 	mov.w	r2, #4294967295
 80072b4:	69bb      	ldr	r3, [r7, #24]
 80072b6:	fa02 f303 	lsl.w	r3, r2, r3
 80072ba:	43da      	mvns	r2, r3
 80072bc:	68bb      	ldr	r3, [r7, #8]
 80072be:	401a      	ands	r2, r3
 80072c0:	697b      	ldr	r3, [r7, #20]
 80072c2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80072c4:	f04f 31ff 	mov.w	r1, #4294967295
 80072c8:	697b      	ldr	r3, [r7, #20]
 80072ca:	fa01 f303 	lsl.w	r3, r1, r3
 80072ce:	43d9      	mvns	r1, r3
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80072d4:	4313      	orrs	r3, r2
         );
}
 80072d6:	4618      	mov	r0, r3
 80072d8:	3724      	adds	r7, #36	; 0x24
 80072da:	46bd      	mov	sp, r7
 80072dc:	bc80      	pop	{r7}
 80072de:	4770      	bx	lr

080072e0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80072e0:	b580      	push	{r7, lr}
 80072e2:	b082      	sub	sp, #8
 80072e4:	af00      	add	r7, sp, #0
 80072e6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80072e8:	6878      	ldr	r0, [r7, #4]
 80072ea:	f7ff ff2b 	bl	8007144 <__NVIC_SetPriorityGrouping>
}
 80072ee:	bf00      	nop
 80072f0:	3708      	adds	r7, #8
 80072f2:	46bd      	mov	sp, r7
 80072f4:	bd80      	pop	{r7, pc}

080072f6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80072f6:	b580      	push	{r7, lr}
 80072f8:	b086      	sub	sp, #24
 80072fa:	af00      	add	r7, sp, #0
 80072fc:	4603      	mov	r3, r0
 80072fe:	60b9      	str	r1, [r7, #8]
 8007300:	607a      	str	r2, [r7, #4]
 8007302:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8007304:	f7ff ff42 	bl	800718c <__NVIC_GetPriorityGrouping>
 8007308:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800730a:	687a      	ldr	r2, [r7, #4]
 800730c:	68b9      	ldr	r1, [r7, #8]
 800730e:	6978      	ldr	r0, [r7, #20]
 8007310:	f7ff ffb4 	bl	800727c <NVIC_EncodePriority>
 8007314:	4602      	mov	r2, r0
 8007316:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800731a:	4611      	mov	r1, r2
 800731c:	4618      	mov	r0, r3
 800731e:	f7ff ff83 	bl	8007228 <__NVIC_SetPriority>
}
 8007322:	bf00      	nop
 8007324:	3718      	adds	r7, #24
 8007326:	46bd      	mov	sp, r7
 8007328:	bd80      	pop	{r7, pc}

0800732a <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer
  *          to the appropriate CMSIS device file (stm32wlxxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800732a:	b580      	push	{r7, lr}
 800732c:	b082      	sub	sp, #8
 800732e:	af00      	add	r7, sp, #0
 8007330:	4603      	mov	r3, r0
 8007332:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8007334:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007338:	4618      	mov	r0, r3
 800733a:	f7ff ff35 	bl	80071a8 <__NVIC_EnableIRQ>
}
 800733e:	bf00      	nop
 8007340:	3708      	adds	r7, #8
 8007342:	46bd      	mov	sp, r7
 8007344:	bd80      	pop	{r7, pc}

08007346 <HAL_NVIC_DisableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer
  *          to the appropriate CMSIS device file (stm32wlxxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8007346:	b580      	push	{r7, lr}
 8007348:	b082      	sub	sp, #8
 800734a:	af00      	add	r7, sp, #0
 800734c:	4603      	mov	r3, r0
 800734e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8007350:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007354:	4618      	mov	r0, r3
 8007356:	f7ff ff43 	bl	80071e0 <__NVIC_DisableIRQ>
}
 800735a:	bf00      	nop
 800735c:	3708      	adds	r7, #8
 800735e:	46bd      	mov	sp, r7
 8007360:	bd80      	pop	{r7, pc}
	...

08007364 <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8007364:	b580      	push	{r7, lr}
 8007366:	b082      	sub	sp, #8
 8007368:	af00      	add	r7, sp, #0
 800736a:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (hdma == NULL)
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	2b00      	cmp	r3, #0
 8007370:	d101      	bne.n	8007376 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8007372:	2301      	movs	r3, #1
 8007374:	e08e      	b.n	8007494 <HAL_DMA_Init+0x130>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	681b      	ldr	r3, [r3, #0]
 800737a:	461a      	mov	r2, r3
 800737c:	4b47      	ldr	r3, [pc, #284]	; (800749c <HAL_DMA_Init+0x138>)
 800737e:	429a      	cmp	r2, r3
 8007380:	d80f      	bhi.n	80073a2 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	681b      	ldr	r3, [r3, #0]
 8007386:	461a      	mov	r2, r3
 8007388:	4b45      	ldr	r3, [pc, #276]	; (80074a0 <HAL_DMA_Init+0x13c>)
 800738a:	4413      	add	r3, r2
 800738c:	4a45      	ldr	r2, [pc, #276]	; (80074a4 <HAL_DMA_Init+0x140>)
 800738e:	fba2 2303 	umull	r2, r3, r2, r3
 8007392:	091b      	lsrs	r3, r3, #4
 8007394:	009a      	lsls	r2, r3, #2
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	4a42      	ldr	r2, [pc, #264]	; (80074a8 <HAL_DMA_Init+0x144>)
 800739e:	641a      	str	r2, [r3, #64]	; 0x40
 80073a0:	e00e      	b.n	80073c0 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	681b      	ldr	r3, [r3, #0]
 80073a6:	461a      	mov	r2, r3
 80073a8:	4b40      	ldr	r3, [pc, #256]	; (80074ac <HAL_DMA_Init+0x148>)
 80073aa:	4413      	add	r3, r2
 80073ac:	4a3d      	ldr	r2, [pc, #244]	; (80074a4 <HAL_DMA_Init+0x140>)
 80073ae:	fba2 2303 	umull	r2, r3, r2, r3
 80073b2:	091b      	lsrs	r3, r3, #4
 80073b4:	009a      	lsls	r2, r3, #2
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	4a3c      	ldr	r2, [pc, #240]	; (80074b0 <HAL_DMA_Init+0x14c>)
 80073be:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	2202      	movs	r2, #2
 80073c4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	681b      	ldr	r3, [r3, #0]
 80073cc:	681b      	ldr	r3, [r3, #0]
 80073ce:	687a      	ldr	r2, [r7, #4]
 80073d0:	6812      	ldr	r2, [r2, #0]
 80073d2:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 80073d6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80073da:	6013      	str	r3, [r2, #0]
                                  DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                                  DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Set the DMA Channel configuration */
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	681b      	ldr	r3, [r3, #0]
 80073e0:	6819      	ldr	r1, [r3, #0]
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	689a      	ldr	r2, [r3, #8]
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	68db      	ldr	r3, [r3, #12]
 80073ea:	431a      	orrs	r2, r3
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	691b      	ldr	r3, [r3, #16]
 80073f0:	431a      	orrs	r2, r3
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	695b      	ldr	r3, [r3, #20]
 80073f6:	431a      	orrs	r2, r3
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	699b      	ldr	r3, [r3, #24]
 80073fc:	431a      	orrs	r2, r3
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	69db      	ldr	r3, [r3, #28]
 8007402:	431a      	orrs	r2, r3
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	6a1b      	ldr	r3, [r3, #32]
 8007408:	431a      	orrs	r2, r3
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	681b      	ldr	r3, [r3, #0]
 800740e:	430a      	orrs	r2, r1
 8007410:	601a      	str	r2, [r3, #0]
                                hdma->Init.Mode                | hdma->Init.Priority));

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8007412:	6878      	ldr	r0, [r7, #4]
 8007414:	f000 fb60 	bl	8007ad8 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	689b      	ldr	r3, [r3, #8]
 800741c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007420:	d102      	bne.n	8007428 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	2200      	movs	r2, #0
 8007426:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	685a      	ldr	r2, [r3, #4]
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007430:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8007434:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800743a:	687a      	ldr	r2, [r7, #4]
 800743c:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800743e:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	685b      	ldr	r3, [r3, #4]
 8007444:	2b00      	cmp	r3, #0
 8007446:	d010      	beq.n	800746a <HAL_DMA_Init+0x106>
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	685b      	ldr	r3, [r3, #4]
 800744c:	2b04      	cmp	r3, #4
 800744e:	d80c      	bhi.n	800746a <HAL_DMA_Init+0x106>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8007450:	6878      	ldr	r0, [r7, #4]
 8007452:	f000 fb89 	bl	8007b68 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800745a:	2200      	movs	r2, #0
 800745c:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007462:	687a      	ldr	r2, [r7, #4]
 8007464:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8007466:	605a      	str	r2, [r3, #4]
 8007468:	e008      	b.n	800747c <HAL_DMA_Init+0x118>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	2200      	movs	r2, #0
 800746e:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	2200      	movs	r2, #0
 8007474:	659a      	str	r2, [r3, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	2200      	movs	r2, #0
 800747a:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	2200      	movs	r2, #0
 8007480:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	2201      	movs	r2, #1
 8007486:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	2200      	movs	r2, #0
 800748e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8007492:	2300      	movs	r3, #0
}
 8007494:	4618      	mov	r0, r3
 8007496:	3708      	adds	r7, #8
 8007498:	46bd      	mov	sp, r7
 800749a:	bd80      	pop	{r7, pc}
 800749c:	40020407 	.word	0x40020407
 80074a0:	bffdfff8 	.word	0xbffdfff8
 80074a4:	cccccccd 	.word	0xcccccccd
 80074a8:	40020000 	.word	0x40020000
 80074ac:	bffdfbf8 	.word	0xbffdfbf8
 80074b0:	40020400 	.word	0x40020400

080074b4 <HAL_DMA_DeInit>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 80074b4:	b580      	push	{r7, lr}
 80074b6:	b082      	sub	sp, #8
 80074b8:	af00      	add	r7, sp, #0
 80074ba:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (NULL == hdma)
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	2b00      	cmp	r3, #0
 80074c0:	d101      	bne.n	80074c6 <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 80074c2:	2301      	movs	r3, #1
 80074c4:	e07b      	b.n	80075be <HAL_DMA_DeInit+0x10a>

  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Channelx */
  __HAL_DMA_DISABLE(hdma);
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	681b      	ldr	r3, [r3, #0]
 80074ca:	681a      	ldr	r2, [r3, #0]
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	681b      	ldr	r3, [r3, #0]
 80074d0:	f022 0201 	bic.w	r2, r2, #1
 80074d4:	601a      	str	r2, [r3, #0]

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	681b      	ldr	r3, [r3, #0]
 80074da:	461a      	mov	r2, r3
 80074dc:	4b3a      	ldr	r3, [pc, #232]	; (80075c8 <HAL_DMA_DeInit+0x114>)
 80074de:	429a      	cmp	r2, r3
 80074e0:	d80f      	bhi.n	8007502 <HAL_DMA_DeInit+0x4e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	681b      	ldr	r3, [r3, #0]
 80074e6:	461a      	mov	r2, r3
 80074e8:	4b38      	ldr	r3, [pc, #224]	; (80075cc <HAL_DMA_DeInit+0x118>)
 80074ea:	4413      	add	r3, r2
 80074ec:	4a38      	ldr	r2, [pc, #224]	; (80075d0 <HAL_DMA_DeInit+0x11c>)
 80074ee:	fba2 2303 	umull	r2, r3, r2, r3
 80074f2:	091b      	lsrs	r3, r3, #4
 80074f4:	009a      	lsls	r2, r3, #2
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	4a35      	ldr	r2, [pc, #212]	; (80075d4 <HAL_DMA_DeInit+0x120>)
 80074fe:	641a      	str	r2, [r3, #64]	; 0x40
 8007500:	e00e      	b.n	8007520 <HAL_DMA_DeInit+0x6c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	681b      	ldr	r3, [r3, #0]
 8007506:	461a      	mov	r2, r3
 8007508:	4b33      	ldr	r3, [pc, #204]	; (80075d8 <HAL_DMA_DeInit+0x124>)
 800750a:	4413      	add	r3, r2
 800750c:	4a30      	ldr	r2, [pc, #192]	; (80075d0 <HAL_DMA_DeInit+0x11c>)
 800750e:	fba2 2303 	umull	r2, r3, r2, r3
 8007512:	091b      	lsrs	r3, r3, #4
 8007514:	009a      	lsls	r2, r3, #2
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	4a2f      	ldr	r2, [pc, #188]	; (80075dc <HAL_DMA_DeInit+0x128>)
 800751e:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Reset DMA Channel control register */
  hdma->Instance->CCR = 0U;
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	681b      	ldr	r3, [r3, #0]
 8007524:	2200      	movs	r2, #0
 8007526:	601a      	str	r2, [r3, #0]

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800752c:	f003 021c 	and.w	r2, r3, #28
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007534:	2101      	movs	r1, #1
 8007536:	fa01 f202 	lsl.w	r2, r1, r2
 800753a:	605a      	str	r2, [r3, #4]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask */

  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800753c:	6878      	ldr	r0, [r7, #4]
 800753e:	f000 facb 	bl	8007ad8 <DMA_CalcDMAMUXChannelBaseAndMask>

  /* Reset the DMAMUX channel that corresponds to the DMA channel */
  hdma->DMAmuxChannel->CCR = 0U;
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007546:	2200      	movs	r2, #0
 8007548:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800754e:	687a      	ldr	r2, [r7, #4]
 8007550:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8007552:	605a      	str	r2, [r3, #4]

  /* Reset Request generator parameters if any */
  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	685b      	ldr	r3, [r3, #4]
 8007558:	2b00      	cmp	r3, #0
 800755a:	d00f      	beq.n	800757c <HAL_DMA_DeInit+0xc8>
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	685b      	ldr	r3, [r3, #4]
 8007560:	2b04      	cmp	r3, #4
 8007562:	d80b      	bhi.n	800757c <HAL_DMA_DeInit+0xc8>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8007564:	6878      	ldr	r0, [r7, #4]
 8007566:	f000 faff 	bl	8007b68 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800756e:	2200      	movs	r2, #0
 8007570:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007576:	687a      	ldr	r2, [r7, #4]
 8007578:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 800757a:	605a      	str	r2, [r3, #4]
  }

  hdma->DMAmuxRequestGen = 0U;
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	2200      	movs	r2, #0
 8007580:	655a      	str	r2, [r3, #84]	; 0x54
  hdma->DMAmuxRequestGenStatus = 0U;
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	2200      	movs	r2, #0
 8007586:	659a      	str	r2, [r3, #88]	; 0x58
  hdma->DMAmuxRequestGenStatusMask = 0U;
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	2200      	movs	r2, #0
 800758c:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Clean callbacks */
  hdma->XferCpltCallback = NULL;
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	2200      	movs	r2, #0
 8007592:	62da      	str	r2, [r3, #44]	; 0x2c
  hdma->XferHalfCpltCallback = NULL;
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	2200      	movs	r2, #0
 8007598:	631a      	str	r2, [r3, #48]	; 0x30
  hdma->XferErrorCallback = NULL;
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	2200      	movs	r2, #0
 800759e:	635a      	str	r2, [r3, #52]	; 0x34
  hdma->XferAbortCallback = NULL;
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	2200      	movs	r2, #0
 80075a4:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	2200      	movs	r2, #0
 80075aa:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	2200      	movs	r2, #0
 80075b0:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	2200      	movs	r2, #0
 80075b8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 80075bc:	2300      	movs	r3, #0
}
 80075be:	4618      	mov	r0, r3
 80075c0:	3708      	adds	r7, #8
 80075c2:	46bd      	mov	sp, r7
 80075c4:	bd80      	pop	{r7, pc}
 80075c6:	bf00      	nop
 80075c8:	40020407 	.word	0x40020407
 80075cc:	bffdfff8 	.word	0xbffdfff8
 80075d0:	cccccccd 	.word	0xcccccccd
 80075d4:	40020000 	.word	0x40020000
 80075d8:	bffdfbf8 	.word	0xbffdfbf8
 80075dc:	40020400 	.word	0x40020400

080075e0 <HAL_DMA_Start_IT>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80075e0:	b580      	push	{r7, lr}
 80075e2:	b086      	sub	sp, #24
 80075e4:	af00      	add	r7, sp, #0
 80075e6:	60f8      	str	r0, [r7, #12]
 80075e8:	60b9      	str	r1, [r7, #8]
 80075ea:	607a      	str	r2, [r7, #4]
 80075ec:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80075ee:	2300      	movs	r3, #0
 80075f0:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80075f2:	68fb      	ldr	r3, [r7, #12]
 80075f4:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80075f8:	2b01      	cmp	r3, #1
 80075fa:	d101      	bne.n	8007600 <HAL_DMA_Start_IT+0x20>
 80075fc:	2302      	movs	r3, #2
 80075fe:	e069      	b.n	80076d4 <HAL_DMA_Start_IT+0xf4>
 8007600:	68fb      	ldr	r3, [r7, #12]
 8007602:	2201      	movs	r2, #1
 8007604:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if (hdma->State == HAL_DMA_STATE_READY)
 8007608:	68fb      	ldr	r3, [r7, #12]
 800760a:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800760e:	b2db      	uxtb	r3, r3
 8007610:	2b01      	cmp	r3, #1
 8007612:	d155      	bne.n	80076c0 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8007614:	68fb      	ldr	r3, [r7, #12]
 8007616:	2202      	movs	r2, #2
 8007618:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800761c:	68fb      	ldr	r3, [r7, #12]
 800761e:	2200      	movs	r2, #0
 8007620:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8007622:	68fb      	ldr	r3, [r7, #12]
 8007624:	681b      	ldr	r3, [r3, #0]
 8007626:	681a      	ldr	r2, [r3, #0]
 8007628:	68fb      	ldr	r3, [r7, #12]
 800762a:	681b      	ldr	r3, [r3, #0]
 800762c:	f022 0201 	bic.w	r2, r2, #1
 8007630:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8007632:	683b      	ldr	r3, [r7, #0]
 8007634:	687a      	ldr	r2, [r7, #4]
 8007636:	68b9      	ldr	r1, [r7, #8]
 8007638:	68f8      	ldr	r0, [r7, #12]
 800763a:	f000 fa0f 	bl	8007a5c <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 800763e:	68fb      	ldr	r3, [r7, #12]
 8007640:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007642:	2b00      	cmp	r3, #0
 8007644:	d008      	beq.n	8007658 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8007646:	68fb      	ldr	r3, [r7, #12]
 8007648:	681b      	ldr	r3, [r3, #0]
 800764a:	681a      	ldr	r2, [r3, #0]
 800764c:	68fb      	ldr	r3, [r7, #12]
 800764e:	681b      	ldr	r3, [r3, #0]
 8007650:	f042 020e 	orr.w	r2, r2, #14
 8007654:	601a      	str	r2, [r3, #0]
 8007656:	e00f      	b.n	8007678 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8007658:	68fb      	ldr	r3, [r7, #12]
 800765a:	681b      	ldr	r3, [r3, #0]
 800765c:	681a      	ldr	r2, [r3, #0]
 800765e:	68fb      	ldr	r3, [r7, #12]
 8007660:	681b      	ldr	r3, [r3, #0]
 8007662:	f022 0204 	bic.w	r2, r2, #4
 8007666:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8007668:	68fb      	ldr	r3, [r7, #12]
 800766a:	681b      	ldr	r3, [r3, #0]
 800766c:	681a      	ldr	r2, [r3, #0]
 800766e:	68fb      	ldr	r3, [r7, #12]
 8007670:	681b      	ldr	r3, [r3, #0]
 8007672:	f042 020a 	orr.w	r2, r2, #10
 8007676:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8007678:	68fb      	ldr	r3, [r7, #12]
 800767a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800767c:	681b      	ldr	r3, [r3, #0]
 800767e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007682:	2b00      	cmp	r3, #0
 8007684:	d007      	beq.n	8007696 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8007686:	68fb      	ldr	r3, [r7, #12]
 8007688:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800768a:	681a      	ldr	r2, [r3, #0]
 800768c:	68fb      	ldr	r3, [r7, #12]
 800768e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007690:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007694:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8007696:	68fb      	ldr	r3, [r7, #12]
 8007698:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800769a:	2b00      	cmp	r3, #0
 800769c:	d007      	beq.n	80076ae <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 800769e:	68fb      	ldr	r3, [r7, #12]
 80076a0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80076a2:	681a      	ldr	r2, [r3, #0]
 80076a4:	68fb      	ldr	r3, [r7, #12]
 80076a6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80076a8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80076ac:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80076ae:	68fb      	ldr	r3, [r7, #12]
 80076b0:	681b      	ldr	r3, [r3, #0]
 80076b2:	681a      	ldr	r2, [r3, #0]
 80076b4:	68fb      	ldr	r3, [r7, #12]
 80076b6:	681b      	ldr	r3, [r3, #0]
 80076b8:	f042 0201 	orr.w	r2, r2, #1
 80076bc:	601a      	str	r2, [r3, #0]
 80076be:	e008      	b.n	80076d2 <HAL_DMA_Start_IT+0xf2>
  }
  else
  {
    /* Change the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 80076c0:	68fb      	ldr	r3, [r7, #12]
 80076c2:	2280      	movs	r2, #128	; 0x80
 80076c4:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80076c6:	68fb      	ldr	r3, [r7, #12]
 80076c8:	2200      	movs	r2, #0
 80076ca:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Return error status */
    status = HAL_ERROR;
 80076ce:	2301      	movs	r3, #1
 80076d0:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 80076d2:	7dfb      	ldrb	r3, [r7, #23]
}
 80076d4:	4618      	mov	r0, r3
 80076d6:	3718      	adds	r7, #24
 80076d8:	46bd      	mov	sp, r7
 80076da:	bd80      	pop	{r7, pc}

080076dc <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80076dc:	b480      	push	{r7}
 80076de:	b083      	sub	sp, #12
 80076e0:	af00      	add	r7, sp, #0
 80076e2:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	2b00      	cmp	r3, #0
 80076e8:	d101      	bne.n	80076ee <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 80076ea:	2301      	movs	r3, #1
 80076ec:	e04f      	b.n	800778e <HAL_DMA_Abort+0xb2>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80076f4:	b2db      	uxtb	r3, r3
 80076f6:	2b02      	cmp	r3, #2
 80076f8:	d008      	beq.n	800770c <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	2204      	movs	r2, #4
 80076fe:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	2200      	movs	r2, #0
 8007704:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8007708:	2301      	movs	r3, #1
 800770a:	e040      	b.n	800778e <HAL_DMA_Abort+0xb2>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	681b      	ldr	r3, [r3, #0]
 8007710:	681a      	ldr	r2, [r3, #0]
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	681b      	ldr	r3, [r3, #0]
 8007716:	f022 020e 	bic.w	r2, r2, #14
 800771a:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007720:	681a      	ldr	r2, [r3, #0]
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007726:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800772a:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	681b      	ldr	r3, [r3, #0]
 8007730:	681a      	ldr	r2, [r3, #0]
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	681b      	ldr	r3, [r3, #0]
 8007736:	f022 0201 	bic.w	r2, r2, #1
 800773a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007740:	f003 021c 	and.w	r2, r3, #28
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007748:	2101      	movs	r1, #1
 800774a:	fa01 f202 	lsl.w	r2, r1, r2
 800774e:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007754:	687a      	ldr	r2, [r7, #4]
 8007756:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8007758:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800775e:	2b00      	cmp	r3, #0
 8007760:	d00c      	beq.n	800777c <HAL_DMA_Abort+0xa0>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007766:	681a      	ldr	r2, [r3, #0]
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800776c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007770:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007776:	687a      	ldr	r2, [r7, #4]
 8007778:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 800777a:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	2201      	movs	r2, #1
 8007780:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	2200      	movs	r2, #0
 8007788:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }

  return HAL_OK;
 800778c:	2300      	movs	r3, #0
}
 800778e:	4618      	mov	r0, r3
 8007790:	370c      	adds	r7, #12
 8007792:	46bd      	mov	sp, r7
 8007794:	bc80      	pop	{r7}
 8007796:	4770      	bx	lr

08007798 <HAL_DMA_Abort_IT>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8007798:	b580      	push	{r7, lr}
 800779a:	b084      	sub	sp, #16
 800779c:	af00      	add	r7, sp, #0
 800779e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80077a0:	2300      	movs	r3, #0
 80077a2:	73fb      	strb	r3, [r7, #15]

  if (hdma->State != HAL_DMA_STATE_BUSY)
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80077aa:	b2db      	uxtb	r3, r3
 80077ac:	2b02      	cmp	r3, #2
 80077ae:	d005      	beq.n	80077bc <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	2204      	movs	r2, #4
 80077b4:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 80077b6:	2301      	movs	r3, #1
 80077b8:	73fb      	strb	r3, [r7, #15]
 80077ba:	e047      	b.n	800784c <HAL_DMA_Abort_IT+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	681b      	ldr	r3, [r3, #0]
 80077c0:	681a      	ldr	r2, [r3, #0]
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	681b      	ldr	r3, [r3, #0]
 80077c6:	f022 020e 	bic.w	r2, r2, #14
 80077ca:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	681b      	ldr	r3, [r3, #0]
 80077d0:	681a      	ldr	r2, [r3, #0]
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	681b      	ldr	r3, [r3, #0]
 80077d6:	f022 0201 	bic.w	r2, r2, #1
 80077da:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80077e0:	681a      	ldr	r2, [r3, #0]
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80077e6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80077ea:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80077f0:	f003 021c 	and.w	r2, r3, #28
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80077f8:	2101      	movs	r1, #1
 80077fa:	fa01 f202 	lsl.w	r2, r1, r2
 80077fe:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007804:	687a      	ldr	r2, [r7, #4]
 8007806:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8007808:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800780e:	2b00      	cmp	r3, #0
 8007810:	d00c      	beq.n	800782c <HAL_DMA_Abort_IT+0x94>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007816:	681a      	ldr	r2, [r3, #0]
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800781c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007820:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007826:	687a      	ldr	r2, [r7, #4]
 8007828:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 800782a:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	2201      	movs	r2, #1
 8007830:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	2200      	movs	r2, #0
 8007838:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007840:	2b00      	cmp	r3, #0
 8007842:	d003      	beq.n	800784c <HAL_DMA_Abort_IT+0xb4>
    {
      hdma->XferAbortCallback(hdma);
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007848:	6878      	ldr	r0, [r7, #4]
 800784a:	4798      	blx	r3
    }
  }
  return status;
 800784c:	7bfb      	ldrb	r3, [r7, #15]
}
 800784e:	4618      	mov	r0, r3
 8007850:	3710      	adds	r7, #16
 8007852:	46bd      	mov	sp, r7
 8007854:	bd80      	pop	{r7, pc}
	...

08007858 <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8007858:	b580      	push	{r7, lr}
 800785a:	b084      	sub	sp, #16
 800785c:	af00      	add	r7, sp, #0
 800785e:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007864:	681b      	ldr	r3, [r3, #0]
 8007866:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	681b      	ldr	r3, [r3, #0]
 800786c:	681b      	ldr	r3, [r3, #0]
 800786e:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007874:	f003 031c 	and.w	r3, r3, #28
 8007878:	2204      	movs	r2, #4
 800787a:	409a      	lsls	r2, r3
 800787c:	68fb      	ldr	r3, [r7, #12]
 800787e:	4013      	ands	r3, r2
 8007880:	2b00      	cmp	r3, #0
 8007882:	d027      	beq.n	80078d4 <HAL_DMA_IRQHandler+0x7c>
 8007884:	68bb      	ldr	r3, [r7, #8]
 8007886:	f003 0304 	and.w	r3, r3, #4
 800788a:	2b00      	cmp	r3, #0
 800788c:	d022      	beq.n	80078d4 <HAL_DMA_IRQHandler+0x7c>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	681b      	ldr	r3, [r3, #0]
 8007892:	681b      	ldr	r3, [r3, #0]
 8007894:	f003 0320 	and.w	r3, r3, #32
 8007898:	2b00      	cmp	r3, #0
 800789a:	d107      	bne.n	80078ac <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	681b      	ldr	r3, [r3, #0]
 80078a0:	681a      	ldr	r2, [r3, #0]
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	681b      	ldr	r3, [r3, #0]
 80078a6:	f022 0204 	bic.w	r2, r2, #4
 80078aa:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80078b0:	f003 021c 	and.w	r2, r3, #28
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80078b8:	2104      	movs	r1, #4
 80078ba:	fa01 f202 	lsl.w	r2, r1, r2
 80078be:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if (hdma->XferHalfCpltCallback != NULL)
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80078c4:	2b00      	cmp	r3, #0
 80078c6:	f000 8081 	beq.w	80079cc <HAL_DMA_IRQHandler+0x174>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80078ce:	6878      	ldr	r0, [r7, #4]
 80078d0:	4798      	blx	r3
      if (hdma->XferHalfCpltCallback != NULL)
 80078d2:	e07b      	b.n	80079cc <HAL_DMA_IRQHandler+0x174>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)))) && (0U != (source_it & DMA_IT_TC)))
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80078d8:	f003 031c 	and.w	r3, r3, #28
 80078dc:	2202      	movs	r2, #2
 80078de:	409a      	lsls	r2, r3
 80078e0:	68fb      	ldr	r3, [r7, #12]
 80078e2:	4013      	ands	r3, r2
 80078e4:	2b00      	cmp	r3, #0
 80078e6:	d03d      	beq.n	8007964 <HAL_DMA_IRQHandler+0x10c>
 80078e8:	68bb      	ldr	r3, [r7, #8]
 80078ea:	f003 0302 	and.w	r3, r3, #2
 80078ee:	2b00      	cmp	r3, #0
 80078f0:	d038      	beq.n	8007964 <HAL_DMA_IRQHandler+0x10c>
  {
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	681b      	ldr	r3, [r3, #0]
 80078f6:	681b      	ldr	r3, [r3, #0]
 80078f8:	f003 0320 	and.w	r3, r3, #32
 80078fc:	2b00      	cmp	r3, #0
 80078fe:	d10b      	bne.n	8007918 <HAL_DMA_IRQHandler+0xc0>
      {
        /* Disable the transfer complete and error interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	681b      	ldr	r3, [r3, #0]
 8007904:	681a      	ldr	r2, [r3, #0]
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	681b      	ldr	r3, [r3, #0]
 800790a:	f022 020a 	bic.w	r2, r2, #10
 800790e:	601a      	str	r2, [r3, #0]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	2201      	movs	r2, #1
 8007914:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
      }
      /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)));
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	681b      	ldr	r3, [r3, #0]
 800791c:	461a      	mov	r2, r3
 800791e:	4b2e      	ldr	r3, [pc, #184]	; (80079d8 <HAL_DMA_IRQHandler+0x180>)
 8007920:	429a      	cmp	r2, r3
 8007922:	d909      	bls.n	8007938 <HAL_DMA_IRQHandler+0xe0>
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007928:	f003 031c 	and.w	r3, r3, #28
 800792c:	4a2b      	ldr	r2, [pc, #172]	; (80079dc <HAL_DMA_IRQHandler+0x184>)
 800792e:	2102      	movs	r1, #2
 8007930:	fa01 f303 	lsl.w	r3, r1, r3
 8007934:	6053      	str	r3, [r2, #4]
 8007936:	e008      	b.n	800794a <HAL_DMA_IRQHandler+0xf2>
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800793c:	f003 031c 	and.w	r3, r3, #28
 8007940:	4a27      	ldr	r2, [pc, #156]	; (80079e0 <HAL_DMA_IRQHandler+0x188>)
 8007942:	2102      	movs	r1, #2
 8007944:	fa01 f303 	lsl.w	r3, r1, r3
 8007948:	6053      	str	r3, [r2, #4]

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	2200      	movs	r2, #0
 800794e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

      if (hdma->XferCpltCallback != NULL)
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007956:	2b00      	cmp	r3, #0
 8007958:	d038      	beq.n	80079cc <HAL_DMA_IRQHandler+0x174>
      {
        /* Transfer complete callback */
        hdma->XferCpltCallback(hdma);
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800795e:	6878      	ldr	r0, [r7, #4]
 8007960:	4798      	blx	r3
      if (hdma->XferCpltCallback != NULL)
 8007962:	e033      	b.n	80079cc <HAL_DMA_IRQHandler+0x174>
      }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007968:	f003 031c 	and.w	r3, r3, #28
 800796c:	2208      	movs	r2, #8
 800796e:	409a      	lsls	r2, r3
 8007970:	68fb      	ldr	r3, [r7, #12]
 8007972:	4013      	ands	r3, r2
 8007974:	2b00      	cmp	r3, #0
 8007976:	d02a      	beq.n	80079ce <HAL_DMA_IRQHandler+0x176>
 8007978:	68bb      	ldr	r3, [r7, #8]
 800797a:	f003 0308 	and.w	r3, r3, #8
 800797e:	2b00      	cmp	r3, #0
 8007980:	d025      	beq.n	80079ce <HAL_DMA_IRQHandler+0x176>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	681b      	ldr	r3, [r3, #0]
 8007986:	681a      	ldr	r2, [r3, #0]
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	681b      	ldr	r3, [r3, #0]
 800798c:	f022 020e 	bic.w	r2, r2, #14
 8007990:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007996:	f003 021c 	and.w	r2, r3, #28
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800799e:	2101      	movs	r1, #1
 80079a0:	fa01 f202 	lsl.w	r2, r1, r2
 80079a4:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	2201      	movs	r2, #1
 80079aa:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	2201      	movs	r2, #1
 80079b0:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	2200      	movs	r2, #0
 80079b8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80079c0:	2b00      	cmp	r3, #0
 80079c2:	d004      	beq.n	80079ce <HAL_DMA_IRQHandler+0x176>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80079c8:	6878      	ldr	r0, [r7, #4]
 80079ca:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80079cc:	bf00      	nop
 80079ce:	bf00      	nop
}
 80079d0:	3710      	adds	r7, #16
 80079d2:	46bd      	mov	sp, r7
 80079d4:	bd80      	pop	{r7, pc}
 80079d6:	bf00      	nop
 80079d8:	40020080 	.word	0x40020080
 80079dc:	40020400 	.word	0x40020400
 80079e0:	40020000 	.word	0x40020000

080079e4 <HAL_DMA_GetState>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 80079e4:	b480      	push	{r7}
 80079e6:	b083      	sub	sp, #12
 80079e8:	af00      	add	r7, sp, #0
 80079ea:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80079f2:	b2db      	uxtb	r3, r3
}
 80079f4:	4618      	mov	r0, r3
 80079f6:	370c      	adds	r7, #12
 80079f8:	46bd      	mov	sp, r7
 80079fa:	bc80      	pop	{r7}
 80079fc:	4770      	bx	lr

080079fe <HAL_DMA_ConfigChannelAttributes>:
  * @param ChannelAttributes specifies the DMA channel secure/privilege attributes.
  *        This parameter can be a one or a combination of @ref DMA_Channel_Attributes
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_DMA_ConfigChannelAttributes(DMA_HandleTypeDef *hdma, uint32_t ChannelAttributes)
{
 80079fe:	b480      	push	{r7}
 8007a00:	b085      	sub	sp, #20
 8007a02:	af00      	add	r7, sp, #0
 8007a04:	6078      	str	r0, [r7, #4]
 8007a06:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007a08:	2300      	movs	r3, #0
 8007a0a:	72fb      	strb	r3, [r7, #11]
#if defined (CORE_CM0PLUS)
  uint32_t ccr_SECM;
#endif /* CORE_CM0PLUS */

  /* Check the DMA peripheral handle */
  if (hdma == NULL)
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	2b00      	cmp	r3, #0
 8007a10:	d103      	bne.n	8007a1a <HAL_DMA_ConfigChannelAttributes+0x1c>
  {
    status = HAL_ERROR;
 8007a12:	2301      	movs	r3, #1
 8007a14:	72fb      	strb	r3, [r7, #11]
    return status;
 8007a16:	7afb      	ldrb	r3, [r7, #11]
 8007a18:	e01b      	b.n	8007a52 <HAL_DMA_ConfigChannelAttributes+0x54>

  /* Check the parameters */
  assert_param(IS_DMA_ATTRIBUTES(ChannelAttributes));

  /* Read CCR register */
  ccr = READ_REG(hdma->Instance->CCR);
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	681b      	ldr	r3, [r3, #0]
 8007a1e:	681b      	ldr	r3, [r3, #0]
 8007a20:	60fb      	str	r3, [r7, #12]

  /* Apply any requested privilege/non-privilege attributes */
  if ((ChannelAttributes & DMA_CHANNEL_ATTR_PRIV_MASK) != 0U)
 8007a22:	683b      	ldr	r3, [r7, #0]
 8007a24:	f003 0310 	and.w	r3, r3, #16
 8007a28:	2b00      	cmp	r3, #0
 8007a2a:	d00d      	beq.n	8007a48 <HAL_DMA_ConfigChannelAttributes+0x4a>
  {
    if ((ChannelAttributes & DMA_CCR_PRIV) != 0U)
 8007a2c:	683b      	ldr	r3, [r7, #0]
 8007a2e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007a32:	2b00      	cmp	r3, #0
 8007a34:	d004      	beq.n	8007a40 <HAL_DMA_ConfigChannelAttributes+0x42>
    {
      SET_BIT(ccr, DMA_CCR_PRIV);
 8007a36:	68fb      	ldr	r3, [r7, #12]
 8007a38:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007a3c:	60fb      	str	r3, [r7, #12]
 8007a3e:	e003      	b.n	8007a48 <HAL_DMA_ConfigChannelAttributes+0x4a>
    }
    else
    {
      CLEAR_BIT(ccr, DMA_CCR_PRIV);
 8007a40:	68fb      	ldr	r3, [r7, #12]
 8007a42:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8007a46:	60fb      	str	r3, [r7, #12]
  }

#endif /* CORE_CM0PLUS */

  /* Update CCR Register: PRIV, SECM, SCEC, DSEC bits */
  WRITE_REG(hdma->Instance->CCR, ccr);
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	681b      	ldr	r3, [r3, #0]
 8007a4c:	68fa      	ldr	r2, [r7, #12]
 8007a4e:	601a      	str	r2, [r3, #0]

  return status;
 8007a50:	7afb      	ldrb	r3, [r7, #11]
}
 8007a52:	4618      	mov	r0, r3
 8007a54:	3714      	adds	r7, #20
 8007a56:	46bd      	mov	sp, r7
 8007a58:	bc80      	pop	{r7}
 8007a5a:	4770      	bx	lr

08007a5c <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8007a5c:	b480      	push	{r7}
 8007a5e:	b085      	sub	sp, #20
 8007a60:	af00      	add	r7, sp, #0
 8007a62:	60f8      	str	r0, [r7, #12]
 8007a64:	60b9      	str	r1, [r7, #8]
 8007a66:	607a      	str	r2, [r7, #4]
 8007a68:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8007a6a:	68fb      	ldr	r3, [r7, #12]
 8007a6c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007a6e:	68fa      	ldr	r2, [r7, #12]
 8007a70:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8007a72:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8007a74:	68fb      	ldr	r3, [r7, #12]
 8007a76:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007a78:	2b00      	cmp	r3, #0
 8007a7a:	d004      	beq.n	8007a86 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8007a7c:	68fb      	ldr	r3, [r7, #12]
 8007a7e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007a80:	68fa      	ldr	r2, [r7, #12]
 8007a82:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8007a84:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8007a86:	68fb      	ldr	r3, [r7, #12]
 8007a88:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007a8a:	f003 021c 	and.w	r2, r3, #28
 8007a8e:	68fb      	ldr	r3, [r7, #12]
 8007a90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007a92:	2101      	movs	r1, #1
 8007a94:	fa01 f202 	lsl.w	r2, r1, r2
 8007a98:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8007a9a:	68fb      	ldr	r3, [r7, #12]
 8007a9c:	681b      	ldr	r3, [r3, #0]
 8007a9e:	683a      	ldr	r2, [r7, #0]
 8007aa0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8007aa2:	68fb      	ldr	r3, [r7, #12]
 8007aa4:	689b      	ldr	r3, [r3, #8]
 8007aa6:	2b10      	cmp	r3, #16
 8007aa8:	d108      	bne.n	8007abc <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8007aaa:	68fb      	ldr	r3, [r7, #12]
 8007aac:	681b      	ldr	r3, [r3, #0]
 8007aae:	687a      	ldr	r2, [r7, #4]
 8007ab0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8007ab2:	68fb      	ldr	r3, [r7, #12]
 8007ab4:	681b      	ldr	r3, [r3, #0]
 8007ab6:	68ba      	ldr	r2, [r7, #8]
 8007ab8:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8007aba:	e007      	b.n	8007acc <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8007abc:	68fb      	ldr	r3, [r7, #12]
 8007abe:	681b      	ldr	r3, [r3, #0]
 8007ac0:	68ba      	ldr	r2, [r7, #8]
 8007ac2:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8007ac4:	68fb      	ldr	r3, [r7, #12]
 8007ac6:	681b      	ldr	r3, [r3, #0]
 8007ac8:	687a      	ldr	r2, [r7, #4]
 8007aca:	60da      	str	r2, [r3, #12]
}
 8007acc:	bf00      	nop
 8007ace:	3714      	adds	r7, #20
 8007ad0:	46bd      	mov	sp, r7
 8007ad2:	bc80      	pop	{r7}
 8007ad4:	4770      	bx	lr
	...

08007ad8 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8007ad8:	b480      	push	{r7}
 8007ada:	b085      	sub	sp, #20
 8007adc:	af00      	add	r7, sp, #0
 8007ade:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	681b      	ldr	r3, [r3, #0]
 8007ae4:	461a      	mov	r2, r3
 8007ae6:	4b1c      	ldr	r3, [pc, #112]	; (8007b58 <DMA_CalcDMAMUXChannelBaseAndMask+0x80>)
 8007ae8:	429a      	cmp	r2, r3
 8007aea:	d813      	bhi.n	8007b14 <DMA_CalcDMAMUXChannelBaseAndMask+0x3c>
  {
    /* DMA1 */
    /* Associate a DMA Channel to a DMAMUX channel */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007af0:	089b      	lsrs	r3, r3, #2
 8007af2:	009b      	lsls	r3, r3, #2
 8007af4:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8007af8:	f503 3302 	add.w	r3, r3, #133120	; 0x20800
 8007afc:	687a      	ldr	r2, [r7, #4]
 8007afe:	6493      	str	r3, [r2, #72]	; 0x48

    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	681b      	ldr	r3, [r3, #0]
 8007b04:	b2db      	uxtb	r3, r3
 8007b06:	3b08      	subs	r3, #8
 8007b08:	4a14      	ldr	r2, [pc, #80]	; (8007b5c <DMA_CalcDMAMUXChannelBaseAndMask+0x84>)
 8007b0a:	fba2 2303 	umull	r2, r3, r2, r3
 8007b0e:	091b      	lsrs	r3, r3, #4
 8007b10:	60fb      	str	r3, [r7, #12]
 8007b12:	e011      	b.n	8007b38 <DMA_CalcDMAMUXChannelBaseAndMask+0x60>
  }
  else
  {
    /* DMA2 */
    /* Associate a DMA Channel to a DMAMUX channel */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007b18:	089b      	lsrs	r3, r3, #2
 8007b1a:	009a      	lsls	r2, r3, #2
 8007b1c:	4b10      	ldr	r3, [pc, #64]	; (8007b60 <DMA_CalcDMAMUXChannelBaseAndMask+0x88>)
 8007b1e:	4413      	add	r3, r2
 8007b20:	687a      	ldr	r2, [r7, #4]
 8007b22:	6493      	str	r3, [r2, #72]	; 0x48

    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U) + 7U);
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	681b      	ldr	r3, [r3, #0]
 8007b28:	b2db      	uxtb	r3, r3
 8007b2a:	3b08      	subs	r3, #8
 8007b2c:	4a0b      	ldr	r2, [pc, #44]	; (8007b5c <DMA_CalcDMAMUXChannelBaseAndMask+0x84>)
 8007b2e:	fba2 2303 	umull	r2, r3, r2, r3
 8007b32:	091b      	lsrs	r3, r3, #4
 8007b34:	3307      	adds	r3, #7
 8007b36:	60fb      	str	r3, [r7, #12]
  }

  /* Initialize the field DMAmuxChannelStatus to DMAMUX1_ChannelStatus base */
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	4a0a      	ldr	r2, [pc, #40]	; (8007b64 <DMA_CalcDMAMUXChannelBaseAndMask+0x8c>)
 8007b3c:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8007b3e:	68fb      	ldr	r3, [r7, #12]
 8007b40:	f003 031f 	and.w	r3, r3, #31
 8007b44:	2201      	movs	r2, #1
 8007b46:	409a      	lsls	r2, r3
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	651a      	str	r2, [r3, #80]	; 0x50
}
 8007b4c:	bf00      	nop
 8007b4e:	3714      	adds	r7, #20
 8007b50:	46bd      	mov	sp, r7
 8007b52:	bc80      	pop	{r7}
 8007b54:	4770      	bx	lr
 8007b56:	bf00      	nop
 8007b58:	40020407 	.word	0x40020407
 8007b5c:	cccccccd 	.word	0xcccccccd
 8007b60:	4002081c 	.word	0x4002081c
 8007b64:	40020880 	.word	0x40020880

08007b68 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8007b68:	b480      	push	{r7}
 8007b6a:	b085      	sub	sp, #20
 8007b6c:	af00      	add	r7, sp, #0
 8007b6e:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	685b      	ldr	r3, [r3, #4]
 8007b74:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007b78:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8007b7a:	68fa      	ldr	r2, [r7, #12]
 8007b7c:	4b0a      	ldr	r3, [pc, #40]	; (8007ba8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8007b7e:	4413      	add	r3, r2
 8007b80:	009b      	lsls	r3, r3, #2
 8007b82:	461a      	mov	r2, r3
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	655a      	str	r2, [r3, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	4a08      	ldr	r2, [pc, #32]	; (8007bac <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8007b8c:	659a      	str	r2, [r3, #88]	; 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8007b8e:	68fb      	ldr	r3, [r7, #12]
 8007b90:	3b01      	subs	r3, #1
 8007b92:	f003 0303 	and.w	r3, r3, #3
 8007b96:	2201      	movs	r2, #1
 8007b98:	409a      	lsls	r2, r3
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	65da      	str	r2, [r3, #92]	; 0x5c
}
 8007b9e:	bf00      	nop
 8007ba0:	3714      	adds	r7, #20
 8007ba2:	46bd      	mov	sp, r7
 8007ba4:	bc80      	pop	{r7}
 8007ba6:	4770      	bx	lr
 8007ba8:	1000823f 	.word	0x1000823f
 8007bac:	40020940 	.word	0x40020940

08007bb0 <HAL_EXTI_RegisterCallback>:
  *         This parameter can be one of @arg @ref EXTI_CallbackIDTypeDef values.
  * @param  pPendingCbfn function pointer to be stored as callback.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID, void (*pPendingCbfn)(void))
{
 8007bb0:	b480      	push	{r7}
 8007bb2:	b087      	sub	sp, #28
 8007bb4:	af00      	add	r7, sp, #0
 8007bb6:	60f8      	str	r0, [r7, #12]
 8007bb8:	460b      	mov	r3, r1
 8007bba:	607a      	str	r2, [r7, #4]
 8007bbc:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 8007bbe:	2300      	movs	r3, #0
 8007bc0:	75fb      	strb	r3, [r7, #23]

  switch (CallbackID)
 8007bc2:	7afb      	ldrb	r3, [r7, #11]
 8007bc4:	2b00      	cmp	r3, #0
 8007bc6:	d103      	bne.n	8007bd0 <HAL_EXTI_RegisterCallback+0x20>
  {
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->PendingCallback = pPendingCbfn;
 8007bc8:	68fb      	ldr	r3, [r7, #12]
 8007bca:	687a      	ldr	r2, [r7, #4]
 8007bcc:	605a      	str	r2, [r3, #4]
      break;
 8007bce:	e002      	b.n	8007bd6 <HAL_EXTI_RegisterCallback+0x26>

    default:
      status = HAL_ERROR;
 8007bd0:	2301      	movs	r3, #1
 8007bd2:	75fb      	strb	r3, [r7, #23]
      break;
 8007bd4:	bf00      	nop
  }

  return status;
 8007bd6:	7dfb      	ldrb	r3, [r7, #23]
}
 8007bd8:	4618      	mov	r0, r3
 8007bda:	371c      	adds	r7, #28
 8007bdc:	46bd      	mov	sp, r7
 8007bde:	bc80      	pop	{r7}
 8007be0:	4770      	bx	lr

08007be2 <HAL_EXTI_GetHandle>:
  * @param  ExtiLine Exti line number.
  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
{
 8007be2:	b480      	push	{r7}
 8007be4:	b083      	sub	sp, #12
 8007be6:	af00      	add	r7, sp, #0
 8007be8:	6078      	str	r0, [r7, #4]
 8007bea:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	2b00      	cmp	r3, #0
 8007bf0:	d101      	bne.n	8007bf6 <HAL_EXTI_GetHandle+0x14>
  {
    return HAL_ERROR;
 8007bf2:	2301      	movs	r3, #1
 8007bf4:	e003      	b.n	8007bfe <HAL_EXTI_GetHandle+0x1c>
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	683a      	ldr	r2, [r7, #0]
 8007bfa:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 8007bfc:	2300      	movs	r3, #0
  }
}
 8007bfe:	4618      	mov	r0, r3
 8007c00:	370c      	adds	r7, #12
 8007c02:	46bd      	mov	sp, r7
 8007c04:	bc80      	pop	{r7}
 8007c06:	4770      	bx	lr

08007c08 <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8007c08:	b480      	push	{r7}
 8007c0a:	b087      	sub	sp, #28
 8007c0c:	af00      	add	r7, sp, #0
 8007c0e:	6078      	str	r0, [r7, #4]
 8007c10:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8007c12:	2300      	movs	r3, #0
 8007c14:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8007c16:	e140      	b.n	8007e9a <HAL_GPIO_Init+0x292>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8007c18:	683b      	ldr	r3, [r7, #0]
 8007c1a:	681a      	ldr	r2, [r3, #0]
 8007c1c:	2101      	movs	r1, #1
 8007c1e:	697b      	ldr	r3, [r7, #20]
 8007c20:	fa01 f303 	lsl.w	r3, r1, r3
 8007c24:	4013      	ands	r3, r2
 8007c26:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8007c28:	68fb      	ldr	r3, [r7, #12]
 8007c2a:	2b00      	cmp	r3, #0
 8007c2c:	f000 8132 	beq.w	8007e94 <HAL_GPIO_Init+0x28c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8007c30:	683b      	ldr	r3, [r7, #0]
 8007c32:	685b      	ldr	r3, [r3, #4]
 8007c34:	2b01      	cmp	r3, #1
 8007c36:	d00b      	beq.n	8007c50 <HAL_GPIO_Init+0x48>
 8007c38:	683b      	ldr	r3, [r7, #0]
 8007c3a:	685b      	ldr	r3, [r3, #4]
 8007c3c:	2b02      	cmp	r3, #2
 8007c3e:	d007      	beq.n	8007c50 <HAL_GPIO_Init+0x48>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8007c40:	683b      	ldr	r3, [r7, #0]
 8007c42:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8007c44:	2b11      	cmp	r3, #17
 8007c46:	d003      	beq.n	8007c50 <HAL_GPIO_Init+0x48>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8007c48:	683b      	ldr	r3, [r7, #0]
 8007c4a:	685b      	ldr	r3, [r3, #4]
 8007c4c:	2b12      	cmp	r3, #18
 8007c4e:	d130      	bne.n	8007cb2 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	689b      	ldr	r3, [r3, #8]
 8007c54:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8007c56:	697b      	ldr	r3, [r7, #20]
 8007c58:	005b      	lsls	r3, r3, #1
 8007c5a:	2203      	movs	r2, #3
 8007c5c:	fa02 f303 	lsl.w	r3, r2, r3
 8007c60:	43db      	mvns	r3, r3
 8007c62:	693a      	ldr	r2, [r7, #16]
 8007c64:	4013      	ands	r3, r2
 8007c66:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8007c68:	683b      	ldr	r3, [r7, #0]
 8007c6a:	68da      	ldr	r2, [r3, #12]
 8007c6c:	697b      	ldr	r3, [r7, #20]
 8007c6e:	005b      	lsls	r3, r3, #1
 8007c70:	fa02 f303 	lsl.w	r3, r2, r3
 8007c74:	693a      	ldr	r2, [r7, #16]
 8007c76:	4313      	orrs	r3, r2
 8007c78:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	693a      	ldr	r2, [r7, #16]
 8007c7e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	685b      	ldr	r3, [r3, #4]
 8007c84:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8007c86:	2201      	movs	r2, #1
 8007c88:	697b      	ldr	r3, [r7, #20]
 8007c8a:	fa02 f303 	lsl.w	r3, r2, r3
 8007c8e:	43db      	mvns	r3, r3
 8007c90:	693a      	ldr	r2, [r7, #16]
 8007c92:	4013      	ands	r3, r2
 8007c94:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8007c96:	683b      	ldr	r3, [r7, #0]
 8007c98:	685b      	ldr	r3, [r3, #4]
 8007c9a:	091b      	lsrs	r3, r3, #4
 8007c9c:	f003 0201 	and.w	r2, r3, #1
 8007ca0:	697b      	ldr	r3, [r7, #20]
 8007ca2:	fa02 f303 	lsl.w	r3, r2, r3
 8007ca6:	693a      	ldr	r2, [r7, #16]
 8007ca8:	4313      	orrs	r3, r2
 8007caa:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	693a      	ldr	r2, [r7, #16]
 8007cb0:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	68db      	ldr	r3, [r3, #12]
 8007cb6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8007cb8:	697b      	ldr	r3, [r7, #20]
 8007cba:	005b      	lsls	r3, r3, #1
 8007cbc:	2203      	movs	r2, #3
 8007cbe:	fa02 f303 	lsl.w	r3, r2, r3
 8007cc2:	43db      	mvns	r3, r3
 8007cc4:	693a      	ldr	r2, [r7, #16]
 8007cc6:	4013      	ands	r3, r2
 8007cc8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8007cca:	683b      	ldr	r3, [r7, #0]
 8007ccc:	689a      	ldr	r2, [r3, #8]
 8007cce:	697b      	ldr	r3, [r7, #20]
 8007cd0:	005b      	lsls	r3, r3, #1
 8007cd2:	fa02 f303 	lsl.w	r3, r2, r3
 8007cd6:	693a      	ldr	r2, [r7, #16]
 8007cd8:	4313      	orrs	r3, r2
 8007cda:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	693a      	ldr	r2, [r7, #16]
 8007ce0:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8007ce2:	683b      	ldr	r3, [r7, #0]
 8007ce4:	685b      	ldr	r3, [r3, #4]
 8007ce6:	2b02      	cmp	r3, #2
 8007ce8:	d003      	beq.n	8007cf2 <HAL_GPIO_Init+0xea>
 8007cea:	683b      	ldr	r3, [r7, #0]
 8007cec:	685b      	ldr	r3, [r3, #4]
 8007cee:	2b12      	cmp	r3, #18
 8007cf0:	d123      	bne.n	8007d3a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8007cf2:	697b      	ldr	r3, [r7, #20]
 8007cf4:	08da      	lsrs	r2, r3, #3
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	3208      	adds	r2, #8
 8007cfa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007cfe:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8007d00:	697b      	ldr	r3, [r7, #20]
 8007d02:	f003 0307 	and.w	r3, r3, #7
 8007d06:	009b      	lsls	r3, r3, #2
 8007d08:	220f      	movs	r2, #15
 8007d0a:	fa02 f303 	lsl.w	r3, r2, r3
 8007d0e:	43db      	mvns	r3, r3
 8007d10:	693a      	ldr	r2, [r7, #16]
 8007d12:	4013      	ands	r3, r2
 8007d14:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8007d16:	683b      	ldr	r3, [r7, #0]
 8007d18:	691a      	ldr	r2, [r3, #16]
 8007d1a:	697b      	ldr	r3, [r7, #20]
 8007d1c:	f003 0307 	and.w	r3, r3, #7
 8007d20:	009b      	lsls	r3, r3, #2
 8007d22:	fa02 f303 	lsl.w	r3, r2, r3
 8007d26:	693a      	ldr	r2, [r7, #16]
 8007d28:	4313      	orrs	r3, r2
 8007d2a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8007d2c:	697b      	ldr	r3, [r7, #20]
 8007d2e:	08da      	lsrs	r2, r3, #3
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	3208      	adds	r2, #8
 8007d34:	6939      	ldr	r1, [r7, #16]
 8007d36:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	681b      	ldr	r3, [r3, #0]
 8007d3e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8007d40:	697b      	ldr	r3, [r7, #20]
 8007d42:	005b      	lsls	r3, r3, #1
 8007d44:	2203      	movs	r2, #3
 8007d46:	fa02 f303 	lsl.w	r3, r2, r3
 8007d4a:	43db      	mvns	r3, r3
 8007d4c:	693a      	ldr	r2, [r7, #16]
 8007d4e:	4013      	ands	r3, r2
 8007d50:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8007d52:	683b      	ldr	r3, [r7, #0]
 8007d54:	685b      	ldr	r3, [r3, #4]
 8007d56:	f003 0203 	and.w	r2, r3, #3
 8007d5a:	697b      	ldr	r3, [r7, #20]
 8007d5c:	005b      	lsls	r3, r3, #1
 8007d5e:	fa02 f303 	lsl.w	r3, r2, r3
 8007d62:	693a      	ldr	r2, [r7, #16]
 8007d64:	4313      	orrs	r3, r2
 8007d66:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	693a      	ldr	r2, [r7, #16]
 8007d6c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8007d6e:	683b      	ldr	r3, [r7, #0]
 8007d70:	685b      	ldr	r3, [r3, #4]
 8007d72:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007d76:	2b00      	cmp	r3, #0
 8007d78:	f000 808c 	beq.w	8007e94 <HAL_GPIO_Init+0x28c>
      {
        temp = SYSCFG->EXTICR[position >> 2u];
 8007d7c:	4a4e      	ldr	r2, [pc, #312]	; (8007eb8 <HAL_GPIO_Init+0x2b0>)
 8007d7e:	697b      	ldr	r3, [r7, #20]
 8007d80:	089b      	lsrs	r3, r3, #2
 8007d82:	3302      	adds	r3, #2
 8007d84:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007d88:	613b      	str	r3, [r7, #16]
        temp &= ~(0x07uL << (4U * (position & 0x03U)));
 8007d8a:	697b      	ldr	r3, [r7, #20]
 8007d8c:	f003 0303 	and.w	r3, r3, #3
 8007d90:	009b      	lsls	r3, r3, #2
 8007d92:	2207      	movs	r2, #7
 8007d94:	fa02 f303 	lsl.w	r3, r2, r3
 8007d98:	43db      	mvns	r3, r3
 8007d9a:	693a      	ldr	r2, [r7, #16]
 8007d9c:	4013      	ands	r3, r2
 8007d9e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8007da6:	d00d      	beq.n	8007dc4 <HAL_GPIO_Init+0x1bc>
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	4a44      	ldr	r2, [pc, #272]	; (8007ebc <HAL_GPIO_Init+0x2b4>)
 8007dac:	4293      	cmp	r3, r2
 8007dae:	d007      	beq.n	8007dc0 <HAL_GPIO_Init+0x1b8>
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	4a43      	ldr	r2, [pc, #268]	; (8007ec0 <HAL_GPIO_Init+0x2b8>)
 8007db4:	4293      	cmp	r3, r2
 8007db6:	d101      	bne.n	8007dbc <HAL_GPIO_Init+0x1b4>
 8007db8:	2302      	movs	r3, #2
 8007dba:	e004      	b.n	8007dc6 <HAL_GPIO_Init+0x1be>
 8007dbc:	2307      	movs	r3, #7
 8007dbe:	e002      	b.n	8007dc6 <HAL_GPIO_Init+0x1be>
 8007dc0:	2301      	movs	r3, #1
 8007dc2:	e000      	b.n	8007dc6 <HAL_GPIO_Init+0x1be>
 8007dc4:	2300      	movs	r3, #0
 8007dc6:	697a      	ldr	r2, [r7, #20]
 8007dc8:	f002 0203 	and.w	r2, r2, #3
 8007dcc:	0092      	lsls	r2, r2, #2
 8007dce:	4093      	lsls	r3, r2
 8007dd0:	693a      	ldr	r2, [r7, #16]
 8007dd2:	4313      	orrs	r3, r2
 8007dd4:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8007dd6:	4938      	ldr	r1, [pc, #224]	; (8007eb8 <HAL_GPIO_Init+0x2b0>)
 8007dd8:	697b      	ldr	r3, [r7, #20]
 8007dda:	089b      	lsrs	r3, r3, #2
 8007ddc:	3302      	adds	r3, #2
 8007dde:	693a      	ldr	r2, [r7, #16]
 8007de0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
#ifdef CORE_CM0PLUS
        temp = EXTI->C2IMR1;
#else
        temp = EXTI->IMR1;
 8007de4:	4b37      	ldr	r3, [pc, #220]	; (8007ec4 <HAL_GPIO_Init+0x2bc>)
 8007de6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007dea:	613b      	str	r3, [r7, #16]
#endif /* CORE_CM0PLUS */
        temp &= ~(iocurrent);
 8007dec:	68fb      	ldr	r3, [r7, #12]
 8007dee:	43db      	mvns	r3, r3
 8007df0:	693a      	ldr	r2, [r7, #16]
 8007df2:	4013      	ands	r3, r2
 8007df4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8007df6:	683b      	ldr	r3, [r7, #0]
 8007df8:	685b      	ldr	r3, [r3, #4]
 8007dfa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007dfe:	2b00      	cmp	r3, #0
 8007e00:	d003      	beq.n	8007e0a <HAL_GPIO_Init+0x202>
        {
          temp |= iocurrent;
 8007e02:	693a      	ldr	r2, [r7, #16]
 8007e04:	68fb      	ldr	r3, [r7, #12]
 8007e06:	4313      	orrs	r3, r2
 8007e08:	613b      	str	r3, [r7, #16]
        }
#ifdef CORE_CM0PLUS
        EXTI->C2IMR1 = temp;
#else
        EXTI->IMR1 = temp;
 8007e0a:	4a2e      	ldr	r2, [pc, #184]	; (8007ec4 <HAL_GPIO_Init+0x2bc>)
 8007e0c:	693b      	ldr	r3, [r7, #16]
 8007e0e:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
#endif /* CORE_CM0PLUS */

#ifdef CORE_CM0PLUS
        temp = EXTI->C2EMR1;
#else
        temp = EXTI->EMR1;
 8007e12:	4b2c      	ldr	r3, [pc, #176]	; (8007ec4 <HAL_GPIO_Init+0x2bc>)
 8007e14:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007e18:	613b      	str	r3, [r7, #16]
#endif /* CORE_CM0PLUS */
        temp &= ~(iocurrent);
 8007e1a:	68fb      	ldr	r3, [r7, #12]
 8007e1c:	43db      	mvns	r3, r3
 8007e1e:	693a      	ldr	r2, [r7, #16]
 8007e20:	4013      	ands	r3, r2
 8007e22:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8007e24:	683b      	ldr	r3, [r7, #0]
 8007e26:	685b      	ldr	r3, [r3, #4]
 8007e28:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007e2c:	2b00      	cmp	r3, #0
 8007e2e:	d003      	beq.n	8007e38 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 8007e30:	693a      	ldr	r2, [r7, #16]
 8007e32:	68fb      	ldr	r3, [r7, #12]
 8007e34:	4313      	orrs	r3, r2
 8007e36:	613b      	str	r3, [r7, #16]
        }
#ifdef CORE_CM0PLUS
        EXTI->C2EMR1 = temp;
#else
        EXTI->EMR1 = temp;
 8007e38:	4a22      	ldr	r2, [pc, #136]	; (8007ec4 <HAL_GPIO_Init+0x2bc>)
 8007e3a:	693b      	ldr	r3, [r7, #16]
 8007e3c:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
#endif /* CORE_CM0PLUS */

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8007e40:	4b20      	ldr	r3, [pc, #128]	; (8007ec4 <HAL_GPIO_Init+0x2bc>)
 8007e42:	681b      	ldr	r3, [r3, #0]
 8007e44:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8007e46:	68fb      	ldr	r3, [r7, #12]
 8007e48:	43db      	mvns	r3, r3
 8007e4a:	693a      	ldr	r2, [r7, #16]
 8007e4c:	4013      	ands	r3, r2
 8007e4e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8007e50:	683b      	ldr	r3, [r7, #0]
 8007e52:	685b      	ldr	r3, [r3, #4]
 8007e54:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007e58:	2b00      	cmp	r3, #0
 8007e5a:	d003      	beq.n	8007e64 <HAL_GPIO_Init+0x25c>
        {
          temp |= iocurrent;
 8007e5c:	693a      	ldr	r2, [r7, #16]
 8007e5e:	68fb      	ldr	r3, [r7, #12]
 8007e60:	4313      	orrs	r3, r2
 8007e62:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8007e64:	4a17      	ldr	r2, [pc, #92]	; (8007ec4 <HAL_GPIO_Init+0x2bc>)
 8007e66:	693b      	ldr	r3, [r7, #16]
 8007e68:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8007e6a:	4b16      	ldr	r3, [pc, #88]	; (8007ec4 <HAL_GPIO_Init+0x2bc>)
 8007e6c:	685b      	ldr	r3, [r3, #4]
 8007e6e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8007e70:	68fb      	ldr	r3, [r7, #12]
 8007e72:	43db      	mvns	r3, r3
 8007e74:	693a      	ldr	r2, [r7, #16]
 8007e76:	4013      	ands	r3, r2
 8007e78:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8007e7a:	683b      	ldr	r3, [r7, #0]
 8007e7c:	685b      	ldr	r3, [r3, #4]
 8007e7e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8007e82:	2b00      	cmp	r3, #0
 8007e84:	d003      	beq.n	8007e8e <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8007e86:	693a      	ldr	r2, [r7, #16]
 8007e88:	68fb      	ldr	r3, [r7, #12]
 8007e8a:	4313      	orrs	r3, r2
 8007e8c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8007e8e:	4a0d      	ldr	r2, [pc, #52]	; (8007ec4 <HAL_GPIO_Init+0x2bc>)
 8007e90:	693b      	ldr	r3, [r7, #16]
 8007e92:	6053      	str	r3, [r2, #4]
      }
    }

    position++;
 8007e94:	697b      	ldr	r3, [r7, #20]
 8007e96:	3301      	adds	r3, #1
 8007e98:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8007e9a:	683b      	ldr	r3, [r7, #0]
 8007e9c:	681a      	ldr	r2, [r3, #0]
 8007e9e:	697b      	ldr	r3, [r7, #20]
 8007ea0:	fa22 f303 	lsr.w	r3, r2, r3
 8007ea4:	2b00      	cmp	r3, #0
 8007ea6:	f47f aeb7 	bne.w	8007c18 <HAL_GPIO_Init+0x10>
  }
}
 8007eaa:	bf00      	nop
 8007eac:	bf00      	nop
 8007eae:	371c      	adds	r7, #28
 8007eb0:	46bd      	mov	sp, r7
 8007eb2:	bc80      	pop	{r7}
 8007eb4:	4770      	bx	lr
 8007eb6:	bf00      	nop
 8007eb8:	40010000 	.word	0x40010000
 8007ebc:	48000400 	.word	0x48000400
 8007ec0:	48000800 	.word	0x48000800
 8007ec4:	58000800 	.word	0x58000800

08007ec8 <HAL_GPIO_DeInit>:
  * @param GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8007ec8:	b480      	push	{r7}
 8007eca:	b087      	sub	sp, #28
 8007ecc:	af00      	add	r7, sp, #0
 8007ece:	6078      	str	r0, [r7, #4]
 8007ed0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8007ed2:	2300      	movs	r3, #0
 8007ed4:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 8007ed6:	e0af      	b.n	8008038 <HAL_GPIO_DeInit+0x170>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 8007ed8:	2201      	movs	r2, #1
 8007eda:	697b      	ldr	r3, [r7, #20]
 8007edc:	fa02 f303 	lsl.w	r3, r2, r3
 8007ee0:	683a      	ldr	r2, [r7, #0]
 8007ee2:	4013      	ands	r3, r2
 8007ee4:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 8007ee6:	693b      	ldr	r3, [r7, #16]
 8007ee8:	2b00      	cmp	r3, #0
 8007eea:	f000 80a2 	beq.w	8008032 <HAL_GPIO_DeInit+0x16a>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 8007eee:	4a59      	ldr	r2, [pc, #356]	; (8008054 <HAL_GPIO_DeInit+0x18c>)
 8007ef0:	697b      	ldr	r3, [r7, #20]
 8007ef2:	089b      	lsrs	r3, r3, #2
 8007ef4:	3302      	adds	r3, #2
 8007ef6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007efa:	60fb      	str	r3, [r7, #12]
      tmp &= (0x07uL << (4U * (position & 0x03U)));
 8007efc:	697b      	ldr	r3, [r7, #20]
 8007efe:	f003 0303 	and.w	r3, r3, #3
 8007f02:	009b      	lsls	r3, r3, #2
 8007f04:	2207      	movs	r2, #7
 8007f06:	fa02 f303 	lsl.w	r3, r2, r3
 8007f0a:	68fa      	ldr	r2, [r7, #12]
 8007f0c:	4013      	ands	r3, r2
 8007f0e:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8007f16:	d00d      	beq.n	8007f34 <HAL_GPIO_DeInit+0x6c>
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	4a4f      	ldr	r2, [pc, #316]	; (8008058 <HAL_GPIO_DeInit+0x190>)
 8007f1c:	4293      	cmp	r3, r2
 8007f1e:	d007      	beq.n	8007f30 <HAL_GPIO_DeInit+0x68>
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	4a4e      	ldr	r2, [pc, #312]	; (800805c <HAL_GPIO_DeInit+0x194>)
 8007f24:	4293      	cmp	r3, r2
 8007f26:	d101      	bne.n	8007f2c <HAL_GPIO_DeInit+0x64>
 8007f28:	2302      	movs	r3, #2
 8007f2a:	e004      	b.n	8007f36 <HAL_GPIO_DeInit+0x6e>
 8007f2c:	2307      	movs	r3, #7
 8007f2e:	e002      	b.n	8007f36 <HAL_GPIO_DeInit+0x6e>
 8007f30:	2301      	movs	r3, #1
 8007f32:	e000      	b.n	8007f36 <HAL_GPIO_DeInit+0x6e>
 8007f34:	2300      	movs	r3, #0
 8007f36:	697a      	ldr	r2, [r7, #20]
 8007f38:	f002 0203 	and.w	r2, r2, #3
 8007f3c:	0092      	lsls	r2, r2, #2
 8007f3e:	4093      	lsls	r3, r2
 8007f40:	68fa      	ldr	r2, [r7, #12]
 8007f42:	429a      	cmp	r2, r3
 8007f44:	d136      	bne.n	8007fb4 <HAL_GPIO_DeInit+0xec>
        /* Clear EXTI line configuration */
#ifdef CORE_CM0PLUS
        EXTI->C2IMR1 &= ~(iocurrent);
        EXTI->C2EMR1 &= ~(iocurrent);
#else
        EXTI->IMR1 &= ~(iocurrent);
 8007f46:	4b46      	ldr	r3, [pc, #280]	; (8008060 <HAL_GPIO_DeInit+0x198>)
 8007f48:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 8007f4c:	693b      	ldr	r3, [r7, #16]
 8007f4e:	43db      	mvns	r3, r3
 8007f50:	4943      	ldr	r1, [pc, #268]	; (8008060 <HAL_GPIO_DeInit+0x198>)
 8007f52:	4013      	ands	r3, r2
 8007f54:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
        EXTI->EMR1 &= ~(iocurrent);
 8007f58:	4b41      	ldr	r3, [pc, #260]	; (8008060 <HAL_GPIO_DeInit+0x198>)
 8007f5a:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 8007f5e:	693b      	ldr	r3, [r7, #16]
 8007f60:	43db      	mvns	r3, r3
 8007f62:	493f      	ldr	r1, [pc, #252]	; (8008060 <HAL_GPIO_DeInit+0x198>)
 8007f64:	4013      	ands	r3, r2
 8007f66:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* CORE_CM0PLUS */

        /* Clear Rising Falling edge configuration */
        EXTI->RTSR1 &= ~(iocurrent);
 8007f6a:	4b3d      	ldr	r3, [pc, #244]	; (8008060 <HAL_GPIO_DeInit+0x198>)
 8007f6c:	681a      	ldr	r2, [r3, #0]
 8007f6e:	693b      	ldr	r3, [r7, #16]
 8007f70:	43db      	mvns	r3, r3
 8007f72:	493b      	ldr	r1, [pc, #236]	; (8008060 <HAL_GPIO_DeInit+0x198>)
 8007f74:	4013      	ands	r3, r2
 8007f76:	600b      	str	r3, [r1, #0]
        EXTI->FTSR1 &= ~(iocurrent);
 8007f78:	4b39      	ldr	r3, [pc, #228]	; (8008060 <HAL_GPIO_DeInit+0x198>)
 8007f7a:	685a      	ldr	r2, [r3, #4]
 8007f7c:	693b      	ldr	r3, [r7, #16]
 8007f7e:	43db      	mvns	r3, r3
 8007f80:	4937      	ldr	r1, [pc, #220]	; (8008060 <HAL_GPIO_DeInit+0x198>)
 8007f82:	4013      	ands	r3, r2
 8007f84:	604b      	str	r3, [r1, #4]

        /* Clear EXTICR configuration */
        tmp = 0x07uL << (4u * (position & 0x03U));
 8007f86:	697b      	ldr	r3, [r7, #20]
 8007f88:	f003 0303 	and.w	r3, r3, #3
 8007f8c:	009b      	lsls	r3, r3, #2
 8007f8e:	2207      	movs	r2, #7
 8007f90:	fa02 f303 	lsl.w	r3, r2, r3
 8007f94:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 8007f96:	4a2f      	ldr	r2, [pc, #188]	; (8008054 <HAL_GPIO_DeInit+0x18c>)
 8007f98:	697b      	ldr	r3, [r7, #20]
 8007f9a:	089b      	lsrs	r3, r3, #2
 8007f9c:	3302      	adds	r3, #2
 8007f9e:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8007fa2:	68fb      	ldr	r3, [r7, #12]
 8007fa4:	43da      	mvns	r2, r3
 8007fa6:	482b      	ldr	r0, [pc, #172]	; (8008054 <HAL_GPIO_DeInit+0x18c>)
 8007fa8:	697b      	ldr	r3, [r7, #20]
 8007faa:	089b      	lsrs	r3, r3, #2
 8007fac:	400a      	ands	r2, r1
 8007fae:	3302      	adds	r3, #2
 8007fb0:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2U));
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	681a      	ldr	r2, [r3, #0]
 8007fb8:	697b      	ldr	r3, [r7, #20]
 8007fba:	005b      	lsls	r3, r3, #1
 8007fbc:	2103      	movs	r1, #3
 8007fbe:	fa01 f303 	lsl.w	r3, r1, r3
 8007fc2:	431a      	orrs	r2, r3
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((position & 0x07U) * 4U)) ;
 8007fc8:	697b      	ldr	r3, [r7, #20]
 8007fca:	08da      	lsrs	r2, r3, #3
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	3208      	adds	r2, #8
 8007fd0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007fd4:	697b      	ldr	r3, [r7, #20]
 8007fd6:	f003 0307 	and.w	r3, r3, #7
 8007fda:	009b      	lsls	r3, r3, #2
 8007fdc:	220f      	movs	r2, #15
 8007fde:	fa02 f303 	lsl.w	r3, r2, r3
 8007fe2:	43db      	mvns	r3, r3
 8007fe4:	697a      	ldr	r2, [r7, #20]
 8007fe6:	08d2      	lsrs	r2, r2, #3
 8007fe8:	4019      	ands	r1, r3
 8007fea:	687b      	ldr	r3, [r7, #4]
 8007fec:	3208      	adds	r2, #8
 8007fee:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8007ff2:	687b      	ldr	r3, [r7, #4]
 8007ff4:	689a      	ldr	r2, [r3, #8]
 8007ff6:	697b      	ldr	r3, [r7, #20]
 8007ff8:	005b      	lsls	r3, r3, #1
 8007ffa:	2103      	movs	r1, #3
 8007ffc:	fa01 f303 	lsl.w	r3, r1, r3
 8008000:	43db      	mvns	r3, r3
 8008002:	401a      	ands	r2, r3
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	685a      	ldr	r2, [r3, #4]
 800800c:	2101      	movs	r1, #1
 800800e:	697b      	ldr	r3, [r7, #20]
 8008010:	fa01 f303 	lsl.w	r3, r1, r3
 8008014:	43db      	mvns	r3, r3
 8008016:	401a      	ands	r2, r3
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	68da      	ldr	r2, [r3, #12]
 8008020:	697b      	ldr	r3, [r7, #20]
 8008022:	005b      	lsls	r3, r3, #1
 8008024:	2103      	movs	r1, #3
 8008026:	fa01 f303 	lsl.w	r3, r1, r3
 800802a:	43db      	mvns	r3, r3
 800802c:	401a      	ands	r2, r3
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	60da      	str	r2, [r3, #12]
    }

    position++;
 8008032:	697b      	ldr	r3, [r7, #20]
 8008034:	3301      	adds	r3, #1
 8008036:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 8008038:	683a      	ldr	r2, [r7, #0]
 800803a:	697b      	ldr	r3, [r7, #20]
 800803c:	fa22 f303 	lsr.w	r3, r2, r3
 8008040:	2b00      	cmp	r3, #0
 8008042:	f47f af49 	bne.w	8007ed8 <HAL_GPIO_DeInit+0x10>
  }
}
 8008046:	bf00      	nop
 8008048:	bf00      	nop
 800804a:	371c      	adds	r7, #28
 800804c:	46bd      	mov	sp, r7
 800804e:	bc80      	pop	{r7}
 8008050:	4770      	bx	lr
 8008052:	bf00      	nop
 8008054:	40010000 	.word	0x40010000
 8008058:	48000400 	.word	0x48000400
 800805c:	48000800 	.word	0x48000800
 8008060:	58000800 	.word	0x58000800

08008064 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8008064:	b480      	push	{r7}
 8008066:	b083      	sub	sp, #12
 8008068:	af00      	add	r7, sp, #0
 800806a:	6078      	str	r0, [r7, #4]
 800806c:	460b      	mov	r3, r1
 800806e:	807b      	strh	r3, [r7, #2]
 8008070:	4613      	mov	r3, r2
 8008072:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8008074:	787b      	ldrb	r3, [r7, #1]
 8008076:	2b00      	cmp	r3, #0
 8008078:	d003      	beq.n	8008082 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800807a:	887a      	ldrh	r2, [r7, #2]
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8008080:	e002      	b.n	8008088 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8008082:	887a      	ldrh	r2, [r7, #2]
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	629a      	str	r2, [r3, #40]	; 0x28
}
 8008088:	bf00      	nop
 800808a:	370c      	adds	r7, #12
 800808c:	46bd      	mov	sp, r7
 800808e:	bc80      	pop	{r7}
 8008090:	4770      	bx	lr

08008092 <HAL_GPIO_TogglePin>:
  * @param GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8008092:	b480      	push	{r7}
 8008094:	b085      	sub	sp, #20
 8008096:	af00      	add	r7, sp, #0
 8008098:	6078      	str	r0, [r7, #4]
 800809a:	460b      	mov	r3, r1
 800809c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	695b      	ldr	r3, [r3, #20]
 80080a2:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80080a4:	887a      	ldrh	r2, [r7, #2]
 80080a6:	68fb      	ldr	r3, [r7, #12]
 80080a8:	4013      	ands	r3, r2
 80080aa:	041a      	lsls	r2, r3, #16
 80080ac:	68fb      	ldr	r3, [r7, #12]
 80080ae:	43d9      	mvns	r1, r3
 80080b0:	887b      	ldrh	r3, [r7, #2]
 80080b2:	400b      	ands	r3, r1
 80080b4:	431a      	orrs	r2, r3
 80080b6:	687b      	ldr	r3, [r7, #4]
 80080b8:	619a      	str	r2, [r3, #24]
}
 80080ba:	bf00      	nop
 80080bc:	3714      	adds	r7, #20
 80080be:	46bd      	mov	sp, r7
 80080c0:	bc80      	pop	{r7}
 80080c2:	4770      	bx	lr

080080c4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80080c4:	b580      	push	{r7, lr}
 80080c6:	b082      	sub	sp, #8
 80080c8:	af00      	add	r7, sp, #0
 80080ca:	4603      	mov	r3, r0
 80080cc:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80080ce:	4b08      	ldr	r3, [pc, #32]	; (80080f0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80080d0:	68da      	ldr	r2, [r3, #12]
 80080d2:	88fb      	ldrh	r3, [r7, #6]
 80080d4:	4013      	ands	r3, r2
 80080d6:	2b00      	cmp	r3, #0
 80080d8:	d006      	beq.n	80080e8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80080da:	4a05      	ldr	r2, [pc, #20]	; (80080f0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80080dc:	88fb      	ldrh	r3, [r7, #6]
 80080de:	60d3      	str	r3, [r2, #12]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80080e0:	88fb      	ldrh	r3, [r7, #6]
 80080e2:	4618      	mov	r0, r3
 80080e4:	f006 fd8a 	bl	800ebfc <HAL_GPIO_EXTI_Callback>
  }
}
 80080e8:	bf00      	nop
 80080ea:	3708      	adds	r7, #8
 80080ec:	46bd      	mov	sp, r7
 80080ee:	bd80      	pop	{r7, pc}
 80080f0:	58000800 	.word	0x58000800

080080f4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80080f4:	b580      	push	{r7, lr}
 80080f6:	b082      	sub	sp, #8
 80080f8:	af00      	add	r7, sp, #0
 80080fa:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	2b00      	cmp	r3, #0
 8008100:	d101      	bne.n	8008106 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8008102:	2301      	movs	r3, #1
 8008104:	e081      	b.n	800820a <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800810c:	b2db      	uxtb	r3, r3
 800810e:	2b00      	cmp	r3, #0
 8008110:	d106      	bne.n	8008120 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	2200      	movs	r2, #0
 8008116:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800811a:	6878      	ldr	r0, [r7, #4]
 800811c:	f7fc fb26 	bl	800476c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	2224      	movs	r2, #36	; 0x24
 8008124:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8008128:	687b      	ldr	r3, [r7, #4]
 800812a:	681b      	ldr	r3, [r3, #0]
 800812c:	681a      	ldr	r2, [r3, #0]
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	681b      	ldr	r3, [r3, #0]
 8008132:	f022 0201 	bic.w	r2, r2, #1
 8008136:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	685a      	ldr	r2, [r3, #4]
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	681b      	ldr	r3, [r3, #0]
 8008140:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8008144:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	681b      	ldr	r3, [r3, #0]
 800814a:	689a      	ldr	r2, [r3, #8]
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	681b      	ldr	r3, [r3, #0]
 8008150:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8008154:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	68db      	ldr	r3, [r3, #12]
 800815a:	2b01      	cmp	r3, #1
 800815c:	d107      	bne.n	800816e <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800815e:	687b      	ldr	r3, [r7, #4]
 8008160:	689a      	ldr	r2, [r3, #8]
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	681b      	ldr	r3, [r3, #0]
 8008166:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800816a:	609a      	str	r2, [r3, #8]
 800816c:	e006      	b.n	800817c <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	689a      	ldr	r2, [r3, #8]
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	681b      	ldr	r3, [r3, #0]
 8008176:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 800817a:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800817c:	687b      	ldr	r3, [r7, #4]
 800817e:	68db      	ldr	r3, [r3, #12]
 8008180:	2b02      	cmp	r3, #2
 8008182:	d104      	bne.n	800818e <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	681b      	ldr	r3, [r3, #0]
 8008188:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800818c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	681b      	ldr	r3, [r3, #0]
 8008192:	685b      	ldr	r3, [r3, #4]
 8008194:	687a      	ldr	r2, [r7, #4]
 8008196:	6812      	ldr	r2, [r2, #0]
 8008198:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800819c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80081a0:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	681b      	ldr	r3, [r3, #0]
 80081a6:	68da      	ldr	r2, [r3, #12]
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	681b      	ldr	r3, [r3, #0]
 80081ac:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80081b0:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 80081b2:	687b      	ldr	r3, [r7, #4]
 80081b4:	691a      	ldr	r2, [r3, #16]
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	695b      	ldr	r3, [r3, #20]
 80081ba:	ea42 0103 	orr.w	r1, r2, r3
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	699b      	ldr	r3, [r3, #24]
 80081c2:	021a      	lsls	r2, r3, #8
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	681b      	ldr	r3, [r3, #0]
 80081c8:	430a      	orrs	r2, r1
 80081ca:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	69d9      	ldr	r1, [r3, #28]
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	6a1a      	ldr	r2, [r3, #32]
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	681b      	ldr	r3, [r3, #0]
 80081d8:	430a      	orrs	r2, r1
 80081da:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	681b      	ldr	r3, [r3, #0]
 80081e0:	681a      	ldr	r2, [r3, #0]
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	681b      	ldr	r3, [r3, #0]
 80081e6:	f042 0201 	orr.w	r2, r2, #1
 80081ea:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	2200      	movs	r2, #0
 80081f0:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	2220      	movs	r2, #32
 80081f6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	2200      	movs	r2, #0
 80081fe:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	2200      	movs	r2, #0
 8008204:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8008208:	2300      	movs	r3, #0
}
 800820a:	4618      	mov	r0, r3
 800820c:	3708      	adds	r7, #8
 800820e:	46bd      	mov	sp, r7
 8008210:	bd80      	pop	{r7, pc}
	...

08008214 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size,
                                          uint32_t Timeout)
{
 8008214:	b580      	push	{r7, lr}
 8008216:	b088      	sub	sp, #32
 8008218:	af02      	add	r7, sp, #8
 800821a:	60f8      	str	r0, [r7, #12]
 800821c:	607a      	str	r2, [r7, #4]
 800821e:	461a      	mov	r2, r3
 8008220:	460b      	mov	r3, r1
 8008222:	817b      	strh	r3, [r7, #10]
 8008224:	4613      	mov	r3, r2
 8008226:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008228:	68fb      	ldr	r3, [r7, #12]
 800822a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800822e:	b2db      	uxtb	r3, r3
 8008230:	2b20      	cmp	r3, #32
 8008232:	f040 80da 	bne.w	80083ea <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008236:	68fb      	ldr	r3, [r7, #12]
 8008238:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800823c:	2b01      	cmp	r3, #1
 800823e:	d101      	bne.n	8008244 <HAL_I2C_Master_Transmit+0x30>
 8008240:	2302      	movs	r3, #2
 8008242:	e0d3      	b.n	80083ec <HAL_I2C_Master_Transmit+0x1d8>
 8008244:	68fb      	ldr	r3, [r7, #12]
 8008246:	2201      	movs	r2, #1
 8008248:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800824c:	f7fd f88e 	bl	800536c <HAL_GetTick>
 8008250:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8008252:	697b      	ldr	r3, [r7, #20]
 8008254:	9300      	str	r3, [sp, #0]
 8008256:	2319      	movs	r3, #25
 8008258:	2201      	movs	r2, #1
 800825a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800825e:	68f8      	ldr	r0, [r7, #12]
 8008260:	f001 fcd9 	bl	8009c16 <I2C_WaitOnFlagUntilTimeout>
 8008264:	4603      	mov	r3, r0
 8008266:	2b00      	cmp	r3, #0
 8008268:	d001      	beq.n	800826e <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 800826a:	2301      	movs	r3, #1
 800826c:	e0be      	b.n	80083ec <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800826e:	68fb      	ldr	r3, [r7, #12]
 8008270:	2221      	movs	r2, #33	; 0x21
 8008272:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8008276:	68fb      	ldr	r3, [r7, #12]
 8008278:	2210      	movs	r2, #16
 800827a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800827e:	68fb      	ldr	r3, [r7, #12]
 8008280:	2200      	movs	r2, #0
 8008282:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8008284:	68fb      	ldr	r3, [r7, #12]
 8008286:	687a      	ldr	r2, [r7, #4]
 8008288:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800828a:	68fb      	ldr	r3, [r7, #12]
 800828c:	893a      	ldrh	r2, [r7, #8]
 800828e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8008290:	68fb      	ldr	r3, [r7, #12]
 8008292:	2200      	movs	r2, #0
 8008294:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008296:	68fb      	ldr	r3, [r7, #12]
 8008298:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800829a:	b29b      	uxth	r3, r3
 800829c:	2bff      	cmp	r3, #255	; 0xff
 800829e:	d90e      	bls.n	80082be <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80082a0:	68fb      	ldr	r3, [r7, #12]
 80082a2:	22ff      	movs	r2, #255	; 0xff
 80082a4:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80082a6:	68fb      	ldr	r3, [r7, #12]
 80082a8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80082aa:	b2da      	uxtb	r2, r3
 80082ac:	8979      	ldrh	r1, [r7, #10]
 80082ae:	4b51      	ldr	r3, [pc, #324]	; (80083f4 <HAL_I2C_Master_Transmit+0x1e0>)
 80082b0:	9300      	str	r3, [sp, #0]
 80082b2:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80082b6:	68f8      	ldr	r0, [r7, #12]
 80082b8:	f001 fdd0 	bl	8009e5c <I2C_TransferConfig>
 80082bc:	e06c      	b.n	8008398 <HAL_I2C_Master_Transmit+0x184>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80082be:	68fb      	ldr	r3, [r7, #12]
 80082c0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80082c2:	b29a      	uxth	r2, r3
 80082c4:	68fb      	ldr	r3, [r7, #12]
 80082c6:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_WRITE);
 80082c8:	68fb      	ldr	r3, [r7, #12]
 80082ca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80082cc:	b2da      	uxtb	r2, r3
 80082ce:	8979      	ldrh	r1, [r7, #10]
 80082d0:	4b48      	ldr	r3, [pc, #288]	; (80083f4 <HAL_I2C_Master_Transmit+0x1e0>)
 80082d2:	9300      	str	r3, [sp, #0]
 80082d4:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80082d8:	68f8      	ldr	r0, [r7, #12]
 80082da:	f001 fdbf 	bl	8009e5c <I2C_TransferConfig>
    }

    while (hi2c->XferCount > 0U)
 80082de:	e05b      	b.n	8008398 <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80082e0:	697a      	ldr	r2, [r7, #20]
 80082e2:	6a39      	ldr	r1, [r7, #32]
 80082e4:	68f8      	ldr	r0, [r7, #12]
 80082e6:	f001 fcd6 	bl	8009c96 <I2C_WaitOnTXISFlagUntilTimeout>
 80082ea:	4603      	mov	r3, r0
 80082ec:	2b00      	cmp	r3, #0
 80082ee:	d001      	beq.n	80082f4 <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 80082f0:	2301      	movs	r3, #1
 80082f2:	e07b      	b.n	80083ec <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80082f4:	68fb      	ldr	r3, [r7, #12]
 80082f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80082f8:	781a      	ldrb	r2, [r3, #0]
 80082fa:	68fb      	ldr	r3, [r7, #12]
 80082fc:	681b      	ldr	r3, [r3, #0]
 80082fe:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8008300:	68fb      	ldr	r3, [r7, #12]
 8008302:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008304:	1c5a      	adds	r2, r3, #1
 8008306:	68fb      	ldr	r3, [r7, #12]
 8008308:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 800830a:	68fb      	ldr	r3, [r7, #12]
 800830c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800830e:	b29b      	uxth	r3, r3
 8008310:	3b01      	subs	r3, #1
 8008312:	b29a      	uxth	r2, r3
 8008314:	68fb      	ldr	r3, [r7, #12]
 8008316:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8008318:	68fb      	ldr	r3, [r7, #12]
 800831a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800831c:	3b01      	subs	r3, #1
 800831e:	b29a      	uxth	r2, r3
 8008320:	68fb      	ldr	r3, [r7, #12]
 8008322:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8008324:	68fb      	ldr	r3, [r7, #12]
 8008326:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008328:	b29b      	uxth	r3, r3
 800832a:	2b00      	cmp	r3, #0
 800832c:	d034      	beq.n	8008398 <HAL_I2C_Master_Transmit+0x184>
 800832e:	68fb      	ldr	r3, [r7, #12]
 8008330:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008332:	2b00      	cmp	r3, #0
 8008334:	d130      	bne.n	8008398 <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8008336:	697b      	ldr	r3, [r7, #20]
 8008338:	9300      	str	r3, [sp, #0]
 800833a:	6a3b      	ldr	r3, [r7, #32]
 800833c:	2200      	movs	r2, #0
 800833e:	2180      	movs	r1, #128	; 0x80
 8008340:	68f8      	ldr	r0, [r7, #12]
 8008342:	f001 fc68 	bl	8009c16 <I2C_WaitOnFlagUntilTimeout>
 8008346:	4603      	mov	r3, r0
 8008348:	2b00      	cmp	r3, #0
 800834a:	d001      	beq.n	8008350 <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 800834c:	2301      	movs	r3, #1
 800834e:	e04d      	b.n	80083ec <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008350:	68fb      	ldr	r3, [r7, #12]
 8008352:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008354:	b29b      	uxth	r3, r3
 8008356:	2bff      	cmp	r3, #255	; 0xff
 8008358:	d90e      	bls.n	8008378 <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800835a:	68fb      	ldr	r3, [r7, #12]
 800835c:	22ff      	movs	r2, #255	; 0xff
 800835e:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8008360:	68fb      	ldr	r3, [r7, #12]
 8008362:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008364:	b2da      	uxtb	r2, r3
 8008366:	8979      	ldrh	r1, [r7, #10]
 8008368:	2300      	movs	r3, #0
 800836a:	9300      	str	r3, [sp, #0]
 800836c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8008370:	68f8      	ldr	r0, [r7, #12]
 8008372:	f001 fd73 	bl	8009e5c <I2C_TransferConfig>
 8008376:	e00f      	b.n	8008398 <HAL_I2C_Master_Transmit+0x184>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8008378:	68fb      	ldr	r3, [r7, #12]
 800837a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800837c:	b29a      	uxth	r2, r3
 800837e:	68fb      	ldr	r3, [r7, #12]
 8008380:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8008382:	68fb      	ldr	r3, [r7, #12]
 8008384:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008386:	b2da      	uxtb	r2, r3
 8008388:	8979      	ldrh	r1, [r7, #10]
 800838a:	2300      	movs	r3, #0
 800838c:	9300      	str	r3, [sp, #0]
 800838e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8008392:	68f8      	ldr	r0, [r7, #12]
 8008394:	f001 fd62 	bl	8009e5c <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8008398:	68fb      	ldr	r3, [r7, #12]
 800839a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800839c:	b29b      	uxth	r3, r3
 800839e:	2b00      	cmp	r3, #0
 80083a0:	d19e      	bne.n	80082e0 <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80083a2:	697a      	ldr	r2, [r7, #20]
 80083a4:	6a39      	ldr	r1, [r7, #32]
 80083a6:	68f8      	ldr	r0, [r7, #12]
 80083a8:	f001 fcb5 	bl	8009d16 <I2C_WaitOnSTOPFlagUntilTimeout>
 80083ac:	4603      	mov	r3, r0
 80083ae:	2b00      	cmp	r3, #0
 80083b0:	d001      	beq.n	80083b6 <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 80083b2:	2301      	movs	r3, #1
 80083b4:	e01a      	b.n	80083ec <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80083b6:	68fb      	ldr	r3, [r7, #12]
 80083b8:	681b      	ldr	r3, [r3, #0]
 80083ba:	2220      	movs	r2, #32
 80083bc:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80083be:	68fb      	ldr	r3, [r7, #12]
 80083c0:	681b      	ldr	r3, [r3, #0]
 80083c2:	6859      	ldr	r1, [r3, #4]
 80083c4:	68fb      	ldr	r3, [r7, #12]
 80083c6:	681a      	ldr	r2, [r3, #0]
 80083c8:	4b0b      	ldr	r3, [pc, #44]	; (80083f8 <HAL_I2C_Master_Transmit+0x1e4>)
 80083ca:	400b      	ands	r3, r1
 80083cc:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80083ce:	68fb      	ldr	r3, [r7, #12]
 80083d0:	2220      	movs	r2, #32
 80083d2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80083d6:	68fb      	ldr	r3, [r7, #12]
 80083d8:	2200      	movs	r2, #0
 80083da:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80083de:	68fb      	ldr	r3, [r7, #12]
 80083e0:	2200      	movs	r2, #0
 80083e2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80083e6:	2300      	movs	r3, #0
 80083e8:	e000      	b.n	80083ec <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 80083ea:	2302      	movs	r3, #2
  }
}
 80083ec:	4618      	mov	r0, r3
 80083ee:	3718      	adds	r7, #24
 80083f0:	46bd      	mov	sp, r7
 80083f2:	bd80      	pop	{r7, pc}
 80083f4:	80002000 	.word	0x80002000
 80083f8:	fe00e800 	.word	0xfe00e800

080083fc <HAL_I2C_Master_Seq_Transmit_DMA>:
  * @param  XferOptions Options of Transfer, value of @ref I2C_XFEROPTIONS
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Seq_Transmit_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                                  uint16_t Size, uint32_t XferOptions)
{
 80083fc:	b580      	push	{r7, lr}
 80083fe:	b08a      	sub	sp, #40	; 0x28
 8008400:	af02      	add	r7, sp, #8
 8008402:	60f8      	str	r0, [r7, #12]
 8008404:	607a      	str	r2, [r7, #4]
 8008406:	461a      	mov	r2, r3
 8008408:	460b      	mov	r3, r1
 800840a:	817b      	strh	r3, [r7, #10]
 800840c:	4613      	mov	r3, r2
 800840e:	813b      	strh	r3, [r7, #8]
  uint32_t xfermode;
  uint32_t xferrequest = I2C_GENERATE_START_WRITE;
 8008410:	4b77      	ldr	r3, [pc, #476]	; (80085f0 <HAL_I2C_Master_Seq_Transmit_DMA+0x1f4>)
 8008412:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef dmaxferstatus;

  /* Check the parameters */
  assert_param(IS_I2C_TRANSFER_OPTIONS_REQUEST(XferOptions));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008414:	68fb      	ldr	r3, [r7, #12]
 8008416:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800841a:	b2db      	uxtb	r3, r3
 800841c:	2b20      	cmp	r3, #32
 800841e:	f040 80e1 	bne.w	80085e4 <HAL_I2C_Master_Seq_Transmit_DMA+0x1e8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008422:	68fb      	ldr	r3, [r7, #12]
 8008424:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8008428:	2b01      	cmp	r3, #1
 800842a:	d101      	bne.n	8008430 <HAL_I2C_Master_Seq_Transmit_DMA+0x34>
 800842c:	2302      	movs	r3, #2
 800842e:	e0da      	b.n	80085e6 <HAL_I2C_Master_Seq_Transmit_DMA+0x1ea>
 8008430:	68fb      	ldr	r3, [r7, #12]
 8008432:	2201      	movs	r2, #1
 8008434:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8008438:	68fb      	ldr	r3, [r7, #12]
 800843a:	2221      	movs	r2, #33	; 0x21
 800843c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8008440:	68fb      	ldr	r3, [r7, #12]
 8008442:	2210      	movs	r2, #16
 8008444:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008448:	68fb      	ldr	r3, [r7, #12]
 800844a:	2200      	movs	r2, #0
 800844c:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800844e:	68fb      	ldr	r3, [r7, #12]
 8008450:	687a      	ldr	r2, [r7, #4]
 8008452:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8008454:	68fb      	ldr	r3, [r7, #12]
 8008456:	893a      	ldrh	r2, [r7, #8]
 8008458:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferOptions = XferOptions;
 800845a:	68fb      	ldr	r3, [r7, #12]
 800845c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800845e:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->XferISR     = I2C_Master_ISR_DMA;
 8008460:	68fb      	ldr	r3, [r7, #12]
 8008462:	4a64      	ldr	r2, [pc, #400]	; (80085f4 <HAL_I2C_Master_Seq_Transmit_DMA+0x1f8>)
 8008464:	635a      	str	r2, [r3, #52]	; 0x34

    /* If hi2c->XferCount > MAX_NBYTE_SIZE, use reload mode */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008466:	68fb      	ldr	r3, [r7, #12]
 8008468:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800846a:	b29b      	uxth	r3, r3
 800846c:	2bff      	cmp	r3, #255	; 0xff
 800846e:	d906      	bls.n	800847e <HAL_I2C_Master_Seq_Transmit_DMA+0x82>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8008470:	68fb      	ldr	r3, [r7, #12]
 8008472:	22ff      	movs	r2, #255	; 0xff
 8008474:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_RELOAD_MODE;
 8008476:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800847a:	61fb      	str	r3, [r7, #28]
 800847c:	e007      	b.n	800848e <HAL_I2C_Master_Seq_Transmit_DMA+0x92>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800847e:	68fb      	ldr	r3, [r7, #12]
 8008480:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008482:	b29a      	uxth	r2, r3
 8008484:	68fb      	ldr	r3, [r7, #12]
 8008486:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = hi2c->XferOptions;
 8008488:	68fb      	ldr	r3, [r7, #12]
 800848a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800848c:	61fb      	str	r3, [r7, #28]
    }

    /* If transfer direction not change and there is no request to start another frame, do not generate Restart Condition */
    /* Mean Previous state is same as current state */
    if ((hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(XferOptions) == 0))
 800848e:	68fb      	ldr	r3, [r7, #12]
 8008490:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008492:	2b11      	cmp	r3, #17
 8008494:	d10e      	bne.n	80084b4 <HAL_I2C_Master_Seq_Transmit_DMA+0xb8>
 8008496:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008498:	2baa      	cmp	r3, #170	; 0xaa
 800849a:	d003      	beq.n	80084a4 <HAL_I2C_Master_Seq_Transmit_DMA+0xa8>
 800849c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800849e:	f5b3 4f2a 	cmp.w	r3, #43520	; 0xaa00
 80084a2:	d101      	bne.n	80084a8 <HAL_I2C_Master_Seq_Transmit_DMA+0xac>
 80084a4:	2301      	movs	r3, #1
 80084a6:	e000      	b.n	80084aa <HAL_I2C_Master_Seq_Transmit_DMA+0xae>
 80084a8:	2300      	movs	r3, #0
 80084aa:	2b00      	cmp	r3, #0
 80084ac:	d102      	bne.n	80084b4 <HAL_I2C_Master_Seq_Transmit_DMA+0xb8>
    {
      xferrequest = I2C_NO_STARTSTOP;
 80084ae:	2300      	movs	r3, #0
 80084b0:	61bb      	str	r3, [r7, #24]
 80084b2:	e00a      	b.n	80084ca <HAL_I2C_Master_Seq_Transmit_DMA+0xce>
    }
    else
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 80084b4:	68f8      	ldr	r0, [r7, #12]
 80084b6:	f001 fdbc 	bl	800a032 <I2C_ConvertOtherXferOptions>

      /* Update xfermode accordingly if no reload is necessary */
      if (hi2c->XferCount <= MAX_NBYTE_SIZE)
 80084ba:	68fb      	ldr	r3, [r7, #12]
 80084bc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80084be:	b29b      	uxth	r3, r3
 80084c0:	2bff      	cmp	r3, #255	; 0xff
 80084c2:	d802      	bhi.n	80084ca <HAL_I2C_Master_Seq_Transmit_DMA+0xce>
      {
        xfermode = hi2c->XferOptions;
 80084c4:	68fb      	ldr	r3, [r7, #12]
 80084c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80084c8:	61fb      	str	r3, [r7, #28]
      }
    }

    if (hi2c->XferSize > 0U)
 80084ca:	68fb      	ldr	r3, [r7, #12]
 80084cc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80084ce:	2b00      	cmp	r3, #0
 80084d0:	d070      	beq.n	80085b4 <HAL_I2C_Master_Seq_Transmit_DMA+0x1b8>
    {
      if (hi2c->hdmatx != NULL)
 80084d2:	68fb      	ldr	r3, [r7, #12]
 80084d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80084d6:	2b00      	cmp	r3, #0
 80084d8:	d020      	beq.n	800851c <HAL_I2C_Master_Seq_Transmit_DMA+0x120>
      {
        /* Set the I2C DMA transfer complete callback */
        hi2c->hdmatx->XferCpltCallback = I2C_DMAMasterTransmitCplt;
 80084da:	68fb      	ldr	r3, [r7, #12]
 80084dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80084de:	4a46      	ldr	r2, [pc, #280]	; (80085f8 <HAL_I2C_Master_Seq_Transmit_DMA+0x1fc>)
 80084e0:	62da      	str	r2, [r3, #44]	; 0x2c

        /* Set the DMA error callback */
        hi2c->hdmatx->XferErrorCallback = I2C_DMAError;
 80084e2:	68fb      	ldr	r3, [r7, #12]
 80084e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80084e6:	4a45      	ldr	r2, [pc, #276]	; (80085fc <HAL_I2C_Master_Seq_Transmit_DMA+0x200>)
 80084e8:	635a      	str	r2, [r3, #52]	; 0x34

        /* Set the unused DMA callbacks to NULL */
        hi2c->hdmatx->XferHalfCpltCallback = NULL;
 80084ea:	68fb      	ldr	r3, [r7, #12]
 80084ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80084ee:	2200      	movs	r2, #0
 80084f0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->hdmatx->XferAbortCallback = NULL;
 80084f2:	68fb      	ldr	r3, [r7, #12]
 80084f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80084f6:	2200      	movs	r2, #0
 80084f8:	639a      	str	r2, [r3, #56]	; 0x38

        /* Enable the DMA channel */
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)pData, (uint32_t)&hi2c->Instance->TXDR, hi2c->XferSize);
 80084fa:	68fb      	ldr	r3, [r7, #12]
 80084fc:	6b98      	ldr	r0, [r3, #56]	; 0x38
 80084fe:	6879      	ldr	r1, [r7, #4]
 8008500:	68fb      	ldr	r3, [r7, #12]
 8008502:	681b      	ldr	r3, [r3, #0]
 8008504:	3328      	adds	r3, #40	; 0x28
 8008506:	461a      	mov	r2, r3
 8008508:	68fb      	ldr	r3, [r7, #12]
 800850a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800850c:	f7ff f868 	bl	80075e0 <HAL_DMA_Start_IT>
 8008510:	4603      	mov	r3, r0
 8008512:	75fb      	strb	r3, [r7, #23]
        __HAL_UNLOCK(hi2c);

        return HAL_ERROR;
      }

      if (dmaxferstatus == HAL_OK)
 8008514:	7dfb      	ldrb	r3, [r7, #23]
 8008516:	2b00      	cmp	r3, #0
 8008518:	d138      	bne.n	800858c <HAL_I2C_Master_Seq_Transmit_DMA+0x190>
 800851a:	e013      	b.n	8008544 <HAL_I2C_Master_Seq_Transmit_DMA+0x148>
        hi2c->State     = HAL_I2C_STATE_READY;
 800851c:	68fb      	ldr	r3, [r7, #12]
 800851e:	2220      	movs	r2, #32
 8008520:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8008524:	68fb      	ldr	r3, [r7, #12]
 8008526:	2200      	movs	r2, #0
 8008528:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 800852c:	68fb      	ldr	r3, [r7, #12]
 800852e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008530:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8008534:	68fb      	ldr	r3, [r7, #12]
 8008536:	645a      	str	r2, [r3, #68]	; 0x44
        __HAL_UNLOCK(hi2c);
 8008538:	68fb      	ldr	r3, [r7, #12]
 800853a:	2200      	movs	r2, #0
 800853c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8008540:	2301      	movs	r3, #1
 8008542:	e050      	b.n	80085e6 <HAL_I2C_Master_Seq_Transmit_DMA+0x1ea>
      {
        /* Send Slave Address and set NBYTES to write */
        I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, xferrequest);
 8008544:	68fb      	ldr	r3, [r7, #12]
 8008546:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008548:	b2da      	uxtb	r2, r3
 800854a:	8979      	ldrh	r1, [r7, #10]
 800854c:	69bb      	ldr	r3, [r7, #24]
 800854e:	9300      	str	r3, [sp, #0]
 8008550:	69fb      	ldr	r3, [r7, #28]
 8008552:	68f8      	ldr	r0, [r7, #12]
 8008554:	f001 fc82 	bl	8009e5c <I2C_TransferConfig>

        /* Update XferCount value */
        hi2c->XferCount -= hi2c->XferSize;
 8008558:	68fb      	ldr	r3, [r7, #12]
 800855a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800855c:	b29a      	uxth	r2, r3
 800855e:	68fb      	ldr	r3, [r7, #12]
 8008560:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008562:	1ad3      	subs	r3, r2, r3
 8008564:	b29a      	uxth	r2, r3
 8008566:	68fb      	ldr	r3, [r7, #12]
 8008568:	855a      	strh	r2, [r3, #42]	; 0x2a

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800856a:	68fb      	ldr	r3, [r7, #12]
 800856c:	2200      	movs	r2, #0
 800856e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        /* Note : The I2C interrupts must be enabled after unlocking current process
                  to avoid the risk of I2C interrupt handle execution before current
                  process unlock */
        /* Enable ERR and NACK interrupts */
        I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 8008572:	2110      	movs	r1, #16
 8008574:	68f8      	ldr	r0, [r7, #12]
 8008576:	f001 fc9d 	bl	8009eb4 <I2C_Enable_IRQ>

        /* Enable DMA Request */
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 800857a:	68fb      	ldr	r3, [r7, #12]
 800857c:	681b      	ldr	r3, [r3, #0]
 800857e:	681a      	ldr	r2, [r3, #0]
 8008580:	68fb      	ldr	r3, [r7, #12]
 8008582:	681b      	ldr	r3, [r3, #0]
 8008584:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8008588:	601a      	str	r2, [r3, #0]
 800858a:	e029      	b.n	80085e0 <HAL_I2C_Master_Seq_Transmit_DMA+0x1e4>
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 800858c:	68fb      	ldr	r3, [r7, #12]
 800858e:	2220      	movs	r2, #32
 8008590:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8008594:	68fb      	ldr	r3, [r7, #12]
 8008596:	2200      	movs	r2, #0
 8008598:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 800859c:	68fb      	ldr	r3, [r7, #12]
 800859e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80085a0:	f043 0210 	orr.w	r2, r3, #16
 80085a4:	68fb      	ldr	r3, [r7, #12]
 80085a6:	645a      	str	r2, [r3, #68]	; 0x44

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80085a8:	68fb      	ldr	r3, [r7, #12]
 80085aa:	2200      	movs	r2, #0
 80085ac:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 80085b0:	2301      	movs	r3, #1
 80085b2:	e018      	b.n	80085e6 <HAL_I2C_Master_Seq_Transmit_DMA+0x1ea>
      }
    }
    else
    {
      /* Update Transfer ISR function pointer */
      hi2c->XferISR = I2C_Master_ISR_IT;
 80085b4:	68fb      	ldr	r3, [r7, #12]
 80085b6:	4a12      	ldr	r2, [pc, #72]	; (8008600 <HAL_I2C_Master_Seq_Transmit_DMA+0x204>)
 80085b8:	635a      	str	r2, [r3, #52]	; 0x34

      /* Send Slave Address */
      /* Set NBYTES to write and generate START condition */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_WRITE);
 80085ba:	68fb      	ldr	r3, [r7, #12]
 80085bc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80085be:	b2da      	uxtb	r2, r3
 80085c0:	8979      	ldrh	r1, [r7, #10]
 80085c2:	4b0b      	ldr	r3, [pc, #44]	; (80085f0 <HAL_I2C_Master_Seq_Transmit_DMA+0x1f4>)
 80085c4:	9300      	str	r3, [sp, #0]
 80085c6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80085ca:	68f8      	ldr	r0, [r7, #12]
 80085cc:	f001 fc46 	bl	8009e5c <I2C_TransferConfig>

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80085d0:	68fb      	ldr	r3, [r7, #12]
 80085d2:	2200      	movs	r2, #0
 80085d4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
                to avoid the risk of I2C interrupt handle execution before current
                process unlock */
      /* Enable ERR, TC, STOP, NACK, TXI interrupt */
      /* possible to enable all of these */
      /* I2C_IT_ERRI | I2C_IT_TCI| I2C_IT_STOPI| I2C_IT_NACKI | I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
      I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT);
 80085d8:	2101      	movs	r1, #1
 80085da:	68f8      	ldr	r0, [r7, #12]
 80085dc:	f001 fc6a 	bl	8009eb4 <I2C_Enable_IRQ>
    }

    return HAL_OK;
 80085e0:	2300      	movs	r3, #0
 80085e2:	e000      	b.n	80085e6 <HAL_I2C_Master_Seq_Transmit_DMA+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80085e4:	2302      	movs	r3, #2
  }
}
 80085e6:	4618      	mov	r0, r3
 80085e8:	3720      	adds	r7, #32
 80085ea:	46bd      	mov	sp, r7
 80085ec:	bd80      	pop	{r7, pc}
 80085ee:	bf00      	nop
 80085f0:	80002000 	.word	0x80002000
 80085f4:	08008e15 	.word	0x08008e15
 80085f8:	08009a81 	.word	0x08009a81
 80085fc:	08009bad 	.word	0x08009bad
 8008600:	080089bf 	.word	0x080089bf

08008604 <HAL_I2C_Master_Seq_Receive_DMA>:
  * @param  XferOptions Options of Transfer, value of @ref I2C_XFEROPTIONS
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Seq_Receive_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                                 uint16_t Size, uint32_t XferOptions)
{
 8008604:	b580      	push	{r7, lr}
 8008606:	b08a      	sub	sp, #40	; 0x28
 8008608:	af02      	add	r7, sp, #8
 800860a:	60f8      	str	r0, [r7, #12]
 800860c:	607a      	str	r2, [r7, #4]
 800860e:	461a      	mov	r2, r3
 8008610:	460b      	mov	r3, r1
 8008612:	817b      	strh	r3, [r7, #10]
 8008614:	4613      	mov	r3, r2
 8008616:	813b      	strh	r3, [r7, #8]
  uint32_t xfermode;
  uint32_t xferrequest = I2C_GENERATE_START_READ;
 8008618:	4b77      	ldr	r3, [pc, #476]	; (80087f8 <HAL_I2C_Master_Seq_Receive_DMA+0x1f4>)
 800861a:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef dmaxferstatus;

  /* Check the parameters */
  assert_param(IS_I2C_TRANSFER_OPTIONS_REQUEST(XferOptions));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800861c:	68fb      	ldr	r3, [r7, #12]
 800861e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008622:	b2db      	uxtb	r3, r3
 8008624:	2b20      	cmp	r3, #32
 8008626:	f040 80e1 	bne.w	80087ec <HAL_I2C_Master_Seq_Receive_DMA+0x1e8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800862a:	68fb      	ldr	r3, [r7, #12]
 800862c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8008630:	2b01      	cmp	r3, #1
 8008632:	d101      	bne.n	8008638 <HAL_I2C_Master_Seq_Receive_DMA+0x34>
 8008634:	2302      	movs	r3, #2
 8008636:	e0da      	b.n	80087ee <HAL_I2C_Master_Seq_Receive_DMA+0x1ea>
 8008638:	68fb      	ldr	r3, [r7, #12]
 800863a:	2201      	movs	r2, #1
 800863c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8008640:	68fb      	ldr	r3, [r7, #12]
 8008642:	2222      	movs	r2, #34	; 0x22
 8008644:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8008648:	68fb      	ldr	r3, [r7, #12]
 800864a:	2210      	movs	r2, #16
 800864c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008650:	68fb      	ldr	r3, [r7, #12]
 8008652:	2200      	movs	r2, #0
 8008654:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8008656:	68fb      	ldr	r3, [r7, #12]
 8008658:	687a      	ldr	r2, [r7, #4]
 800865a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800865c:	68fb      	ldr	r3, [r7, #12]
 800865e:	893a      	ldrh	r2, [r7, #8]
 8008660:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferOptions = XferOptions;
 8008662:	68fb      	ldr	r3, [r7, #12]
 8008664:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008666:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->XferISR     = I2C_Master_ISR_DMA;
 8008668:	68fb      	ldr	r3, [r7, #12]
 800866a:	4a64      	ldr	r2, [pc, #400]	; (80087fc <HAL_I2C_Master_Seq_Receive_DMA+0x1f8>)
 800866c:	635a      	str	r2, [r3, #52]	; 0x34

    /* If hi2c->XferCount > MAX_NBYTE_SIZE, use reload mode */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800866e:	68fb      	ldr	r3, [r7, #12]
 8008670:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008672:	b29b      	uxth	r3, r3
 8008674:	2bff      	cmp	r3, #255	; 0xff
 8008676:	d906      	bls.n	8008686 <HAL_I2C_Master_Seq_Receive_DMA+0x82>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8008678:	68fb      	ldr	r3, [r7, #12]
 800867a:	22ff      	movs	r2, #255	; 0xff
 800867c:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_RELOAD_MODE;
 800867e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8008682:	61fb      	str	r3, [r7, #28]
 8008684:	e007      	b.n	8008696 <HAL_I2C_Master_Seq_Receive_DMA+0x92>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8008686:	68fb      	ldr	r3, [r7, #12]
 8008688:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800868a:	b29a      	uxth	r2, r3
 800868c:	68fb      	ldr	r3, [r7, #12]
 800868e:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = hi2c->XferOptions;
 8008690:	68fb      	ldr	r3, [r7, #12]
 8008692:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008694:	61fb      	str	r3, [r7, #28]
    }

    /* If transfer direction not change and there is no request to start another frame, do not generate Restart Condition */
    /* Mean Previous state is same as current state */
    if ((hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(XferOptions) == 0))
 8008696:	68fb      	ldr	r3, [r7, #12]
 8008698:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800869a:	2b12      	cmp	r3, #18
 800869c:	d10e      	bne.n	80086bc <HAL_I2C_Master_Seq_Receive_DMA+0xb8>
 800869e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80086a0:	2baa      	cmp	r3, #170	; 0xaa
 80086a2:	d003      	beq.n	80086ac <HAL_I2C_Master_Seq_Receive_DMA+0xa8>
 80086a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80086a6:	f5b3 4f2a 	cmp.w	r3, #43520	; 0xaa00
 80086aa:	d101      	bne.n	80086b0 <HAL_I2C_Master_Seq_Receive_DMA+0xac>
 80086ac:	2301      	movs	r3, #1
 80086ae:	e000      	b.n	80086b2 <HAL_I2C_Master_Seq_Receive_DMA+0xae>
 80086b0:	2300      	movs	r3, #0
 80086b2:	2b00      	cmp	r3, #0
 80086b4:	d102      	bne.n	80086bc <HAL_I2C_Master_Seq_Receive_DMA+0xb8>
    {
      xferrequest = I2C_NO_STARTSTOP;
 80086b6:	2300      	movs	r3, #0
 80086b8:	61bb      	str	r3, [r7, #24]
 80086ba:	e00a      	b.n	80086d2 <HAL_I2C_Master_Seq_Receive_DMA+0xce>
    }
    else
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 80086bc:	68f8      	ldr	r0, [r7, #12]
 80086be:	f001 fcb8 	bl	800a032 <I2C_ConvertOtherXferOptions>

      /* Update xfermode accordingly if no reload is necessary */
      if (hi2c->XferCount <= MAX_NBYTE_SIZE)
 80086c2:	68fb      	ldr	r3, [r7, #12]
 80086c4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80086c6:	b29b      	uxth	r3, r3
 80086c8:	2bff      	cmp	r3, #255	; 0xff
 80086ca:	d802      	bhi.n	80086d2 <HAL_I2C_Master_Seq_Receive_DMA+0xce>
      {
        xfermode = hi2c->XferOptions;
 80086cc:	68fb      	ldr	r3, [r7, #12]
 80086ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80086d0:	61fb      	str	r3, [r7, #28]
      }
    }

    if (hi2c->XferSize > 0U)
 80086d2:	68fb      	ldr	r3, [r7, #12]
 80086d4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80086d6:	2b00      	cmp	r3, #0
 80086d8:	d070      	beq.n	80087bc <HAL_I2C_Master_Seq_Receive_DMA+0x1b8>
    {
      if (hi2c->hdmarx != NULL)
 80086da:	68fb      	ldr	r3, [r7, #12]
 80086dc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80086de:	2b00      	cmp	r3, #0
 80086e0:	d020      	beq.n	8008724 <HAL_I2C_Master_Seq_Receive_DMA+0x120>
      {
        /* Set the I2C DMA transfer complete callback */
        hi2c->hdmarx->XferCpltCallback = I2C_DMAMasterReceiveCplt;
 80086e2:	68fb      	ldr	r3, [r7, #12]
 80086e4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80086e6:	4a46      	ldr	r2, [pc, #280]	; (8008800 <HAL_I2C_Master_Seq_Receive_DMA+0x1fc>)
 80086e8:	62da      	str	r2, [r3, #44]	; 0x2c

        /* Set the DMA error callback */
        hi2c->hdmarx->XferErrorCallback = I2C_DMAError;
 80086ea:	68fb      	ldr	r3, [r7, #12]
 80086ec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80086ee:	4a45      	ldr	r2, [pc, #276]	; (8008804 <HAL_I2C_Master_Seq_Receive_DMA+0x200>)
 80086f0:	635a      	str	r2, [r3, #52]	; 0x34

        /* Set the unused DMA callbacks to NULL */
        hi2c->hdmarx->XferHalfCpltCallback = NULL;
 80086f2:	68fb      	ldr	r3, [r7, #12]
 80086f4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80086f6:	2200      	movs	r2, #0
 80086f8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->hdmarx->XferAbortCallback = NULL;
 80086fa:	68fb      	ldr	r3, [r7, #12]
 80086fc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80086fe:	2200      	movs	r2, #0
 8008700:	639a      	str	r2, [r3, #56]	; 0x38

        /* Enable the DMA channel */
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)pData, hi2c->XferSize);
 8008702:	68fb      	ldr	r3, [r7, #12]
 8008704:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 8008706:	68fb      	ldr	r3, [r7, #12]
 8008708:	681b      	ldr	r3, [r3, #0]
 800870a:	3324      	adds	r3, #36	; 0x24
 800870c:	4619      	mov	r1, r3
 800870e:	687a      	ldr	r2, [r7, #4]
 8008710:	68fb      	ldr	r3, [r7, #12]
 8008712:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008714:	f7fe ff64 	bl	80075e0 <HAL_DMA_Start_IT>
 8008718:	4603      	mov	r3, r0
 800871a:	75fb      	strb	r3, [r7, #23]
        __HAL_UNLOCK(hi2c);

        return HAL_ERROR;
      }

      if (dmaxferstatus == HAL_OK)
 800871c:	7dfb      	ldrb	r3, [r7, #23]
 800871e:	2b00      	cmp	r3, #0
 8008720:	d138      	bne.n	8008794 <HAL_I2C_Master_Seq_Receive_DMA+0x190>
 8008722:	e013      	b.n	800874c <HAL_I2C_Master_Seq_Receive_DMA+0x148>
        hi2c->State     = HAL_I2C_STATE_READY;
 8008724:	68fb      	ldr	r3, [r7, #12]
 8008726:	2220      	movs	r2, #32
 8008728:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 800872c:	68fb      	ldr	r3, [r7, #12]
 800872e:	2200      	movs	r2, #0
 8008730:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 8008734:	68fb      	ldr	r3, [r7, #12]
 8008736:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008738:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800873c:	68fb      	ldr	r3, [r7, #12]
 800873e:	645a      	str	r2, [r3, #68]	; 0x44
        __HAL_UNLOCK(hi2c);
 8008740:	68fb      	ldr	r3, [r7, #12]
 8008742:	2200      	movs	r2, #0
 8008744:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8008748:	2301      	movs	r3, #1
 800874a:	e050      	b.n	80087ee <HAL_I2C_Master_Seq_Receive_DMA+0x1ea>
      {
        /* Send Slave Address and set NBYTES to read */
        I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, xferrequest);
 800874c:	68fb      	ldr	r3, [r7, #12]
 800874e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008750:	b2da      	uxtb	r2, r3
 8008752:	8979      	ldrh	r1, [r7, #10]
 8008754:	69bb      	ldr	r3, [r7, #24]
 8008756:	9300      	str	r3, [sp, #0]
 8008758:	69fb      	ldr	r3, [r7, #28]
 800875a:	68f8      	ldr	r0, [r7, #12]
 800875c:	f001 fb7e 	bl	8009e5c <I2C_TransferConfig>

        /* Update XferCount value */
        hi2c->XferCount -= hi2c->XferSize;
 8008760:	68fb      	ldr	r3, [r7, #12]
 8008762:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008764:	b29a      	uxth	r2, r3
 8008766:	68fb      	ldr	r3, [r7, #12]
 8008768:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800876a:	1ad3      	subs	r3, r2, r3
 800876c:	b29a      	uxth	r2, r3
 800876e:	68fb      	ldr	r3, [r7, #12]
 8008770:	855a      	strh	r2, [r3, #42]	; 0x2a

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8008772:	68fb      	ldr	r3, [r7, #12]
 8008774:	2200      	movs	r2, #0
 8008776:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        /* Note : The I2C interrupts must be enabled after unlocking current process
                  to avoid the risk of I2C interrupt handle execution before current
                  process unlock */
        /* Enable ERR and NACK interrupts */
        I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 800877a:	2110      	movs	r1, #16
 800877c:	68f8      	ldr	r0, [r7, #12]
 800877e:	f001 fb99 	bl	8009eb4 <I2C_Enable_IRQ>

        /* Enable DMA Request */
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8008782:	68fb      	ldr	r3, [r7, #12]
 8008784:	681b      	ldr	r3, [r3, #0]
 8008786:	681a      	ldr	r2, [r3, #0]
 8008788:	68fb      	ldr	r3, [r7, #12]
 800878a:	681b      	ldr	r3, [r3, #0]
 800878c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8008790:	601a      	str	r2, [r3, #0]
 8008792:	e029      	b.n	80087e8 <HAL_I2C_Master_Seq_Receive_DMA+0x1e4>
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 8008794:	68fb      	ldr	r3, [r7, #12]
 8008796:	2220      	movs	r2, #32
 8008798:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 800879c:	68fb      	ldr	r3, [r7, #12]
 800879e:	2200      	movs	r2, #0
 80087a0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 80087a4:	68fb      	ldr	r3, [r7, #12]
 80087a6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80087a8:	f043 0210 	orr.w	r2, r3, #16
 80087ac:	68fb      	ldr	r3, [r7, #12]
 80087ae:	645a      	str	r2, [r3, #68]	; 0x44

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80087b0:	68fb      	ldr	r3, [r7, #12]
 80087b2:	2200      	movs	r2, #0
 80087b4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 80087b8:	2301      	movs	r3, #1
 80087ba:	e018      	b.n	80087ee <HAL_I2C_Master_Seq_Receive_DMA+0x1ea>
      }
    }
    else
    {
      /* Update Transfer ISR function pointer */
      hi2c->XferISR = I2C_Master_ISR_IT;
 80087bc:	68fb      	ldr	r3, [r7, #12]
 80087be:	4a12      	ldr	r2, [pc, #72]	; (8008808 <HAL_I2C_Master_Seq_Receive_DMA+0x204>)
 80087c0:	635a      	str	r2, [r3, #52]	; 0x34

      /* Send Slave Address */
      /* Set NBYTES to read and generate START condition */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 80087c2:	68fb      	ldr	r3, [r7, #12]
 80087c4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80087c6:	b2da      	uxtb	r2, r3
 80087c8:	8979      	ldrh	r1, [r7, #10]
 80087ca:	4b0b      	ldr	r3, [pc, #44]	; (80087f8 <HAL_I2C_Master_Seq_Receive_DMA+0x1f4>)
 80087cc:	9300      	str	r3, [sp, #0]
 80087ce:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80087d2:	68f8      	ldr	r0, [r7, #12]
 80087d4:	f001 fb42 	bl	8009e5c <I2C_TransferConfig>

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80087d8:	68fb      	ldr	r3, [r7, #12]
 80087da:	2200      	movs	r2, #0
 80087dc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
                to avoid the risk of I2C interrupt handle execution before current
                process unlock */
      /* Enable ERR, TC, STOP, NACK, TXI interrupt */
      /* possible to enable all of these */
      /* I2C_IT_ERRI | I2C_IT_TCI| I2C_IT_STOPI| I2C_IT_NACKI | I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
      I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT);
 80087e0:	2101      	movs	r1, #1
 80087e2:	68f8      	ldr	r0, [r7, #12]
 80087e4:	f001 fb66 	bl	8009eb4 <I2C_Enable_IRQ>
    }

    return HAL_OK;
 80087e8:	2300      	movs	r3, #0
 80087ea:	e000      	b.n	80087ee <HAL_I2C_Master_Seq_Receive_DMA+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80087ec:	2302      	movs	r3, #2
  }
}
 80087ee:	4618      	mov	r0, r3
 80087f0:	3720      	adds	r7, #32
 80087f2:	46bd      	mov	sp, r7
 80087f4:	bd80      	pop	{r7, pc}
 80087f6:	bf00      	nop
 80087f8:	80002400 	.word	0x80002400
 80087fc:	08008e15 	.word	0x08008e15
 8008800:	08009b17 	.word	0x08009b17
 8008804:	08009bad 	.word	0x08009bad
 8008808:	080089bf 	.word	0x080089bf

0800880c <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 800880c:	b580      	push	{r7, lr}
 800880e:	b084      	sub	sp, #16
 8008810:	af00      	add	r7, sp, #0
 8008812:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	681b      	ldr	r3, [r3, #0]
 8008818:	699b      	ldr	r3, [r3, #24]
 800881a:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 800881c:	687b      	ldr	r3, [r7, #4]
 800881e:	681b      	ldr	r3, [r3, #0]
 8008820:	681b      	ldr	r3, [r3, #0]
 8008822:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 8008824:	687b      	ldr	r3, [r7, #4]
 8008826:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008828:	2b00      	cmp	r3, #0
 800882a:	d005      	beq.n	8008838 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008830:	68ba      	ldr	r2, [r7, #8]
 8008832:	68f9      	ldr	r1, [r7, #12]
 8008834:	6878      	ldr	r0, [r7, #4]
 8008836:	4798      	blx	r3
  }
}
 8008838:	bf00      	nop
 800883a:	3710      	adds	r7, #16
 800883c:	46bd      	mov	sp, r7
 800883e:	bd80      	pop	{r7, pc}

08008840 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8008840:	b580      	push	{r7, lr}
 8008842:	b086      	sub	sp, #24
 8008844:	af00      	add	r7, sp, #0
 8008846:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	681b      	ldr	r3, [r3, #0]
 800884c:	699b      	ldr	r3, [r3, #24]
 800884e:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	681b      	ldr	r3, [r3, #0]
 8008854:	681b      	ldr	r3, [r3, #0]
 8008856:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8008858:	697b      	ldr	r3, [r7, #20]
 800885a:	0a1b      	lsrs	r3, r3, #8
 800885c:	f003 0301 	and.w	r3, r3, #1
 8008860:	2b00      	cmp	r3, #0
 8008862:	d010      	beq.n	8008886 <HAL_I2C_ER_IRQHandler+0x46>
 8008864:	693b      	ldr	r3, [r7, #16]
 8008866:	09db      	lsrs	r3, r3, #7
 8008868:	f003 0301 	and.w	r3, r3, #1
 800886c:	2b00      	cmp	r3, #0
 800886e:	d00a      	beq.n	8008886 <HAL_I2C_ER_IRQHandler+0x46>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 8008870:	687b      	ldr	r3, [r7, #4]
 8008872:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008874:	f043 0201 	orr.w	r2, r3, #1
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	681b      	ldr	r3, [r3, #0]
 8008880:	f44f 7280 	mov.w	r2, #256	; 0x100
 8008884:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8008886:	697b      	ldr	r3, [r7, #20]
 8008888:	0a9b      	lsrs	r3, r3, #10
 800888a:	f003 0301 	and.w	r3, r3, #1
 800888e:	2b00      	cmp	r3, #0
 8008890:	d010      	beq.n	80088b4 <HAL_I2C_ER_IRQHandler+0x74>
 8008892:	693b      	ldr	r3, [r7, #16]
 8008894:	09db      	lsrs	r3, r3, #7
 8008896:	f003 0301 	and.w	r3, r3, #1
 800889a:	2b00      	cmp	r3, #0
 800889c:	d00a      	beq.n	80088b4 <HAL_I2C_ER_IRQHandler+0x74>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 800889e:	687b      	ldr	r3, [r7, #4]
 80088a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80088a2:	f043 0208 	orr.w	r2, r3, #8
 80088a6:	687b      	ldr	r3, [r7, #4]
 80088a8:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80088aa:	687b      	ldr	r3, [r7, #4]
 80088ac:	681b      	ldr	r3, [r3, #0]
 80088ae:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80088b2:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 80088b4:	697b      	ldr	r3, [r7, #20]
 80088b6:	0a5b      	lsrs	r3, r3, #9
 80088b8:	f003 0301 	and.w	r3, r3, #1
 80088bc:	2b00      	cmp	r3, #0
 80088be:	d010      	beq.n	80088e2 <HAL_I2C_ER_IRQHandler+0xa2>
 80088c0:	693b      	ldr	r3, [r7, #16]
 80088c2:	09db      	lsrs	r3, r3, #7
 80088c4:	f003 0301 	and.w	r3, r3, #1
 80088c8:	2b00      	cmp	r3, #0
 80088ca:	d00a      	beq.n	80088e2 <HAL_I2C_ER_IRQHandler+0xa2>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80088d0:	f043 0202 	orr.w	r2, r3, #2
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80088d8:	687b      	ldr	r3, [r7, #4]
 80088da:	681b      	ldr	r3, [r3, #0]
 80088dc:	f44f 7200 	mov.w	r2, #512	; 0x200
 80088e0:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 80088e2:	687b      	ldr	r3, [r7, #4]
 80088e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80088e6:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 80088e8:	68fb      	ldr	r3, [r7, #12]
 80088ea:	f003 030b 	and.w	r3, r3, #11
 80088ee:	2b00      	cmp	r3, #0
 80088f0:	d003      	beq.n	80088fa <HAL_I2C_ER_IRQHandler+0xba>
  {
    I2C_ITError(hi2c, tmperror);
 80088f2:	68f9      	ldr	r1, [r7, #12]
 80088f4:	6878      	ldr	r0, [r7, #4]
 80088f6:	f000 ffa9 	bl	800984c <I2C_ITError>
  }
}
 80088fa:	bf00      	nop
 80088fc:	3718      	adds	r7, #24
 80088fe:	46bd      	mov	sp, r7
 8008900:	bd80      	pop	{r7, pc}

08008902 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8008902:	b480      	push	{r7}
 8008904:	b083      	sub	sp, #12
 8008906:	af00      	add	r7, sp, #0
 8008908:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 800890a:	bf00      	nop
 800890c:	370c      	adds	r7, #12
 800890e:	46bd      	mov	sp, r7
 8008910:	bc80      	pop	{r7}
 8008912:	4770      	bx	lr

08008914 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8008914:	b480      	push	{r7}
 8008916:	b083      	sub	sp, #12
 8008918:	af00      	add	r7, sp, #0
 800891a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 800891c:	bf00      	nop
 800891e:	370c      	adds	r7, #12
 8008920:	46bd      	mov	sp, r7
 8008922:	bc80      	pop	{r7}
 8008924:	4770      	bx	lr

08008926 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8008926:	b480      	push	{r7}
 8008928:	b083      	sub	sp, #12
 800892a:	af00      	add	r7, sp, #0
 800892c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 800892e:	bf00      	nop
 8008930:	370c      	adds	r7, #12
 8008932:	46bd      	mov	sp, r7
 8008934:	bc80      	pop	{r7}
 8008936:	4770      	bx	lr

08008938 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8008938:	b480      	push	{r7}
 800893a:	b083      	sub	sp, #12
 800893c:	af00      	add	r7, sp, #0
 800893e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8008940:	bf00      	nop
 8008942:	370c      	adds	r7, #12
 8008944:	46bd      	mov	sp, r7
 8008946:	bc80      	pop	{r7}
 8008948:	4770      	bx	lr

0800894a <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 800894a:	b480      	push	{r7}
 800894c:	b083      	sub	sp, #12
 800894e:	af00      	add	r7, sp, #0
 8008950:	6078      	str	r0, [r7, #4]
 8008952:	460b      	mov	r3, r1
 8008954:	70fb      	strb	r3, [r7, #3]
 8008956:	4613      	mov	r3, r2
 8008958:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 800895a:	bf00      	nop
 800895c:	370c      	adds	r7, #12
 800895e:	46bd      	mov	sp, r7
 8008960:	bc80      	pop	{r7}
 8008962:	4770      	bx	lr

08008964 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8008964:	b480      	push	{r7}
 8008966:	b083      	sub	sp, #12
 8008968:	af00      	add	r7, sp, #0
 800896a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 800896c:	bf00      	nop
 800896e:	370c      	adds	r7, #12
 8008970:	46bd      	mov	sp, r7
 8008972:	bc80      	pop	{r7}
 8008974:	4770      	bx	lr

08008976 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8008976:	b480      	push	{r7}
 8008978:	b083      	sub	sp, #12
 800897a:	af00      	add	r7, sp, #0
 800897c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 800897e:	bf00      	nop
 8008980:	370c      	adds	r7, #12
 8008982:	46bd      	mov	sp, r7
 8008984:	bc80      	pop	{r7}
 8008986:	4770      	bx	lr

08008988 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8008988:	b480      	push	{r7}
 800898a:	b083      	sub	sp, #12
 800898c:	af00      	add	r7, sp, #0
 800898e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8008990:	bf00      	nop
 8008992:	370c      	adds	r7, #12
 8008994:	46bd      	mov	sp, r7
 8008996:	bc80      	pop	{r7}
 8008998:	4770      	bx	lr

0800899a <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 800899a:	b480      	push	{r7}
 800899c:	b083      	sub	sp, #12
 800899e:	af00      	add	r7, sp, #0
 80089a0:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 80089a2:	bf00      	nop
 80089a4:	370c      	adds	r7, #12
 80089a6:	46bd      	mov	sp, r7
 80089a8:	bc80      	pop	{r7}
 80089aa:	4770      	bx	lr

080089ac <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80089ac:	b480      	push	{r7}
 80089ae:	b083      	sub	sp, #12
 80089b0:	af00      	add	r7, sp, #0
 80089b2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 80089b4:	bf00      	nop
 80089b6:	370c      	adds	r7, #12
 80089b8:	46bd      	mov	sp, r7
 80089ba:	bc80      	pop	{r7}
 80089bc:	4770      	bx	lr

080089be <I2C_Master_ISR_IT>:
  * @param  ITFlags Interrupt flags to handle.
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags, uint32_t ITSources)
{
 80089be:	b580      	push	{r7, lr}
 80089c0:	b088      	sub	sp, #32
 80089c2:	af02      	add	r7, sp, #8
 80089c4:	60f8      	str	r0, [r7, #12]
 80089c6:	60b9      	str	r1, [r7, #8]
 80089c8:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t tmpITFlags = ITFlags;
 80089ca:	68bb      	ldr	r3, [r7, #8]
 80089cc:	617b      	str	r3, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hi2c);
 80089ce:	68fb      	ldr	r3, [r7, #12]
 80089d0:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80089d4:	2b01      	cmp	r3, #1
 80089d6:	d101      	bne.n	80089dc <I2C_Master_ISR_IT+0x1e>
 80089d8:	2302      	movs	r3, #2
 80089da:	e114      	b.n	8008c06 <I2C_Master_ISR_IT+0x248>
 80089dc:	68fb      	ldr	r3, [r7, #12]
 80089de:	2201      	movs	r2, #1
 80089e0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 80089e4:	697b      	ldr	r3, [r7, #20]
 80089e6:	091b      	lsrs	r3, r3, #4
 80089e8:	f003 0301 	and.w	r3, r3, #1
 80089ec:	2b00      	cmp	r3, #0
 80089ee:	d013      	beq.n	8008a18 <I2C_Master_ISR_IT+0x5a>
 80089f0:	687b      	ldr	r3, [r7, #4]
 80089f2:	091b      	lsrs	r3, r3, #4
 80089f4:	f003 0301 	and.w	r3, r3, #1
 80089f8:	2b00      	cmp	r3, #0
 80089fa:	d00d      	beq.n	8008a18 <I2C_Master_ISR_IT+0x5a>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80089fc:	68fb      	ldr	r3, [r7, #12]
 80089fe:	681b      	ldr	r3, [r3, #0]
 8008a00:	2210      	movs	r2, #16
 8008a02:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    /* No need to generate STOP, it is automatically done */
    /* Error callback will be send during stop flag treatment */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8008a04:	68fb      	ldr	r3, [r7, #12]
 8008a06:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008a08:	f043 0204 	orr.w	r2, r3, #4
 8008a0c:	68fb      	ldr	r3, [r7, #12]
 8008a0e:	645a      	str	r2, [r3, #68]	; 0x44

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8008a10:	68f8      	ldr	r0, [r7, #12]
 8008a12:	f001 f812 	bl	8009a3a <I2C_Flush_TXDR>
 8008a16:	e0e1      	b.n	8008bdc <I2C_Master_ISR_IT+0x21e>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8008a18:	697b      	ldr	r3, [r7, #20]
 8008a1a:	089b      	lsrs	r3, r3, #2
 8008a1c:	f003 0301 	and.w	r3, r3, #1
 8008a20:	2b00      	cmp	r3, #0
 8008a22:	d023      	beq.n	8008a6c <I2C_Master_ISR_IT+0xae>
 8008a24:	687b      	ldr	r3, [r7, #4]
 8008a26:	089b      	lsrs	r3, r3, #2
 8008a28:	f003 0301 	and.w	r3, r3, #1
 8008a2c:	2b00      	cmp	r3, #0
 8008a2e:	d01d      	beq.n	8008a6c <I2C_Master_ISR_IT+0xae>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8008a30:	697b      	ldr	r3, [r7, #20]
 8008a32:	f023 0304 	bic.w	r3, r3, #4
 8008a36:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8008a38:	68fb      	ldr	r3, [r7, #12]
 8008a3a:	681b      	ldr	r3, [r3, #0]
 8008a3c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008a3e:	68fb      	ldr	r3, [r7, #12]
 8008a40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a42:	b2d2      	uxtb	r2, r2
 8008a44:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8008a46:	68fb      	ldr	r3, [r7, #12]
 8008a48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a4a:	1c5a      	adds	r2, r3, #1
 8008a4c:	68fb      	ldr	r3, [r7, #12]
 8008a4e:	625a      	str	r2, [r3, #36]	; 0x24

    hi2c->XferSize--;
 8008a50:	68fb      	ldr	r3, [r7, #12]
 8008a52:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008a54:	3b01      	subs	r3, #1
 8008a56:	b29a      	uxth	r2, r3
 8008a58:	68fb      	ldr	r3, [r7, #12]
 8008a5a:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferCount--;
 8008a5c:	68fb      	ldr	r3, [r7, #12]
 8008a5e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008a60:	b29b      	uxth	r3, r3
 8008a62:	3b01      	subs	r3, #1
 8008a64:	b29a      	uxth	r2, r3
 8008a66:	68fb      	ldr	r3, [r7, #12]
 8008a68:	855a      	strh	r2, [r3, #42]	; 0x2a
 8008a6a:	e0b7      	b.n	8008bdc <I2C_Master_ISR_IT+0x21e>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8008a6c:	697b      	ldr	r3, [r7, #20]
 8008a6e:	085b      	lsrs	r3, r3, #1
 8008a70:	f003 0301 	and.w	r3, r3, #1
 8008a74:	2b00      	cmp	r3, #0
 8008a76:	d01e      	beq.n	8008ab6 <I2C_Master_ISR_IT+0xf8>
 8008a78:	687b      	ldr	r3, [r7, #4]
 8008a7a:	085b      	lsrs	r3, r3, #1
 8008a7c:	f003 0301 	and.w	r3, r3, #1
 8008a80:	2b00      	cmp	r3, #0
 8008a82:	d018      	beq.n	8008ab6 <I2C_Master_ISR_IT+0xf8>
  {
    /* Write data to TXDR */
    hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8008a84:	68fb      	ldr	r3, [r7, #12]
 8008a86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a88:	781a      	ldrb	r2, [r3, #0]
 8008a8a:	68fb      	ldr	r3, [r7, #12]
 8008a8c:	681b      	ldr	r3, [r3, #0]
 8008a8e:	629a      	str	r2, [r3, #40]	; 0x28

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8008a90:	68fb      	ldr	r3, [r7, #12]
 8008a92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a94:	1c5a      	adds	r2, r3, #1
 8008a96:	68fb      	ldr	r3, [r7, #12]
 8008a98:	625a      	str	r2, [r3, #36]	; 0x24

    hi2c->XferSize--;
 8008a9a:	68fb      	ldr	r3, [r7, #12]
 8008a9c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008a9e:	3b01      	subs	r3, #1
 8008aa0:	b29a      	uxth	r2, r3
 8008aa2:	68fb      	ldr	r3, [r7, #12]
 8008aa4:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferCount--;
 8008aa6:	68fb      	ldr	r3, [r7, #12]
 8008aa8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008aaa:	b29b      	uxth	r3, r3
 8008aac:	3b01      	subs	r3, #1
 8008aae:	b29a      	uxth	r2, r3
 8008ab0:	68fb      	ldr	r3, [r7, #12]
 8008ab2:	855a      	strh	r2, [r3, #42]	; 0x2a
 8008ab4:	e092      	b.n	8008bdc <I2C_Master_ISR_IT+0x21e>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8008ab6:	697b      	ldr	r3, [r7, #20]
 8008ab8:	09db      	lsrs	r3, r3, #7
 8008aba:	f003 0301 	and.w	r3, r3, #1
 8008abe:	2b00      	cmp	r3, #0
 8008ac0:	d05d      	beq.n	8008b7e <I2C_Master_ISR_IT+0x1c0>
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	099b      	lsrs	r3, r3, #6
 8008ac6:	f003 0301 	and.w	r3, r3, #1
 8008aca:	2b00      	cmp	r3, #0
 8008acc:	d057      	beq.n	8008b7e <I2C_Master_ISR_IT+0x1c0>
  {
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8008ace:	68fb      	ldr	r3, [r7, #12]
 8008ad0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008ad2:	b29b      	uxth	r3, r3
 8008ad4:	2b00      	cmp	r3, #0
 8008ad6:	d040      	beq.n	8008b5a <I2C_Master_ISR_IT+0x19c>
 8008ad8:	68fb      	ldr	r3, [r7, #12]
 8008ada:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008adc:	2b00      	cmp	r3, #0
 8008ade:	d13c      	bne.n	8008b5a <I2C_Master_ISR_IT+0x19c>
    {
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 8008ae0:	68fb      	ldr	r3, [r7, #12]
 8008ae2:	681b      	ldr	r3, [r3, #0]
 8008ae4:	685b      	ldr	r3, [r3, #4]
 8008ae6:	b29b      	uxth	r3, r3
 8008ae8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008aec:	827b      	strh	r3, [r7, #18]

      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008aee:	68fb      	ldr	r3, [r7, #12]
 8008af0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008af2:	b29b      	uxth	r3, r3
 8008af4:	2bff      	cmp	r3, #255	; 0xff
 8008af6:	d90e      	bls.n	8008b16 <I2C_Master_ISR_IT+0x158>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 8008af8:	68fb      	ldr	r3, [r7, #12]
 8008afa:	22ff      	movs	r2, #255	; 0xff
 8008afc:	851a      	strh	r2, [r3, #40]	; 0x28
        I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8008afe:	68fb      	ldr	r3, [r7, #12]
 8008b00:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008b02:	b2da      	uxtb	r2, r3
 8008b04:	8a79      	ldrh	r1, [r7, #18]
 8008b06:	2300      	movs	r3, #0
 8008b08:	9300      	str	r3, [sp, #0]
 8008b0a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8008b0e:	68f8      	ldr	r0, [r7, #12]
 8008b10:	f001 f9a4 	bl	8009e5c <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008b14:	e032      	b.n	8008b7c <I2C_Master_ISR_IT+0x1be>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 8008b16:	68fb      	ldr	r3, [r7, #12]
 8008b18:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008b1a:	b29a      	uxth	r2, r3
 8008b1c:	68fb      	ldr	r3, [r7, #12]
 8008b1e:	851a      	strh	r2, [r3, #40]	; 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8008b20:	68fb      	ldr	r3, [r7, #12]
 8008b22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008b24:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8008b28:	d00b      	beq.n	8008b42 <I2C_Master_ISR_IT+0x184>
        {
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, hi2c->XferOptions, I2C_NO_STARTSTOP);
 8008b2a:	68fb      	ldr	r3, [r7, #12]
 8008b2c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008b2e:	b2da      	uxtb	r2, r3
 8008b30:	68fb      	ldr	r3, [r7, #12]
 8008b32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008b34:	8a79      	ldrh	r1, [r7, #18]
 8008b36:	2000      	movs	r0, #0
 8008b38:	9000      	str	r0, [sp, #0]
 8008b3a:	68f8      	ldr	r0, [r7, #12]
 8008b3c:	f001 f98e 	bl	8009e5c <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008b40:	e01c      	b.n	8008b7c <I2C_Master_ISR_IT+0x1be>
        }
        else
        {
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8008b42:	68fb      	ldr	r3, [r7, #12]
 8008b44:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008b46:	b2da      	uxtb	r2, r3
 8008b48:	8a79      	ldrh	r1, [r7, #18]
 8008b4a:	2300      	movs	r3, #0
 8008b4c:	9300      	str	r3, [sp, #0]
 8008b4e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8008b52:	68f8      	ldr	r0, [r7, #12]
 8008b54:	f001 f982 	bl	8009e5c <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008b58:	e010      	b.n	8008b7c <I2C_Master_ISR_IT+0x1be>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8008b5a:	68fb      	ldr	r3, [r7, #12]
 8008b5c:	681b      	ldr	r3, [r3, #0]
 8008b5e:	685b      	ldr	r3, [r3, #4]
 8008b60:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008b64:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8008b68:	d003      	beq.n	8008b72 <I2C_Master_ISR_IT+0x1b4>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 8008b6a:	68f8      	ldr	r0, [r7, #12]
 8008b6c:	f000 fba9 	bl	80092c2 <I2C_ITMasterSeqCplt>
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8008b70:	e034      	b.n	8008bdc <I2C_Master_ISR_IT+0x21e>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8008b72:	2140      	movs	r1, #64	; 0x40
 8008b74:	68f8      	ldr	r0, [r7, #12]
 8008b76:	f000 fe69 	bl	800984c <I2C_ITError>
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8008b7a:	e02f      	b.n	8008bdc <I2C_Master_ISR_IT+0x21e>
 8008b7c:	e02e      	b.n	8008bdc <I2C_Master_ISR_IT+0x21e>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8008b7e:	697b      	ldr	r3, [r7, #20]
 8008b80:	099b      	lsrs	r3, r3, #6
 8008b82:	f003 0301 	and.w	r3, r3, #1
 8008b86:	2b00      	cmp	r3, #0
 8008b88:	d028      	beq.n	8008bdc <I2C_Master_ISR_IT+0x21e>
 8008b8a:	687b      	ldr	r3, [r7, #4]
 8008b8c:	099b      	lsrs	r3, r3, #6
 8008b8e:	f003 0301 	and.w	r3, r3, #1
 8008b92:	2b00      	cmp	r3, #0
 8008b94:	d022      	beq.n	8008bdc <I2C_Master_ISR_IT+0x21e>
  {
    if (hi2c->XferCount == 0U)
 8008b96:	68fb      	ldr	r3, [r7, #12]
 8008b98:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008b9a:	b29b      	uxth	r3, r3
 8008b9c:	2b00      	cmp	r3, #0
 8008b9e:	d119      	bne.n	8008bd4 <I2C_Master_ISR_IT+0x216>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8008ba0:	68fb      	ldr	r3, [r7, #12]
 8008ba2:	681b      	ldr	r3, [r3, #0]
 8008ba4:	685b      	ldr	r3, [r3, #4]
 8008ba6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008baa:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8008bae:	d015      	beq.n	8008bdc <I2C_Master_ISR_IT+0x21e>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 8008bb0:	68fb      	ldr	r3, [r7, #12]
 8008bb2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008bb4:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8008bb8:	d108      	bne.n	8008bcc <I2C_Master_ISR_IT+0x20e>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8008bba:	68fb      	ldr	r3, [r7, #12]
 8008bbc:	681b      	ldr	r3, [r3, #0]
 8008bbe:	685a      	ldr	r2, [r3, #4]
 8008bc0:	68fb      	ldr	r3, [r7, #12]
 8008bc2:	681b      	ldr	r3, [r3, #0]
 8008bc4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8008bc8:	605a      	str	r2, [r3, #4]
 8008bca:	e007      	b.n	8008bdc <I2C_Master_ISR_IT+0x21e>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 8008bcc:	68f8      	ldr	r0, [r7, #12]
 8008bce:	f000 fb78 	bl	80092c2 <I2C_ITMasterSeqCplt>
 8008bd2:	e003      	b.n	8008bdc <I2C_Master_ISR_IT+0x21e>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8008bd4:	2140      	movs	r1, #64	; 0x40
 8008bd6:	68f8      	ldr	r0, [r7, #12]
 8008bd8:	f000 fe38 	bl	800984c <I2C_ITError>
  else
  {
    /* Nothing to do */
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8008bdc:	697b      	ldr	r3, [r7, #20]
 8008bde:	095b      	lsrs	r3, r3, #5
 8008be0:	f003 0301 	and.w	r3, r3, #1
 8008be4:	2b00      	cmp	r3, #0
 8008be6:	d009      	beq.n	8008bfc <I2C_Master_ISR_IT+0x23e>
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	095b      	lsrs	r3, r3, #5
 8008bec:	f003 0301 	and.w	r3, r3, #1
 8008bf0:	2b00      	cmp	r3, #0
 8008bf2:	d003      	beq.n	8008bfc <I2C_Master_ISR_IT+0x23e>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, tmpITFlags);
 8008bf4:	6979      	ldr	r1, [r7, #20]
 8008bf6:	68f8      	ldr	r0, [r7, #12]
 8008bf8:	f000 fbfe 	bl	80093f8 <I2C_ITMasterCplt>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8008bfc:	68fb      	ldr	r3, [r7, #12]
 8008bfe:	2200      	movs	r2, #0
 8008c00:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8008c04:	2300      	movs	r3, #0
}
 8008c06:	4618      	mov	r0, r3
 8008c08:	3718      	adds	r7, #24
 8008c0a:	46bd      	mov	sp, r7
 8008c0c:	bd80      	pop	{r7, pc}

08008c0e <I2C_Slave_ISR_IT>:
  * @param  ITFlags Interrupt flags to handle.
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags, uint32_t ITSources)
{
 8008c0e:	b580      	push	{r7, lr}
 8008c10:	b086      	sub	sp, #24
 8008c12:	af00      	add	r7, sp, #0
 8008c14:	60f8      	str	r0, [r7, #12]
 8008c16:	60b9      	str	r1, [r7, #8]
 8008c18:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8008c1a:	68fb      	ldr	r3, [r7, #12]
 8008c1c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008c1e:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 8008c20:	68bb      	ldr	r3, [r7, #8]
 8008c22:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 8008c24:	68fb      	ldr	r3, [r7, #12]
 8008c26:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8008c2a:	2b01      	cmp	r3, #1
 8008c2c:	d101      	bne.n	8008c32 <I2C_Slave_ISR_IT+0x24>
 8008c2e:	2302      	movs	r3, #2
 8008c30:	e0ec      	b.n	8008e0c <I2C_Slave_ISR_IT+0x1fe>
 8008c32:	68fb      	ldr	r3, [r7, #12]
 8008c34:	2201      	movs	r2, #1
 8008c36:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8008c3a:	693b      	ldr	r3, [r7, #16]
 8008c3c:	095b      	lsrs	r3, r3, #5
 8008c3e:	f003 0301 	and.w	r3, r3, #1
 8008c42:	2b00      	cmp	r3, #0
 8008c44:	d009      	beq.n	8008c5a <I2C_Slave_ISR_IT+0x4c>
 8008c46:	687b      	ldr	r3, [r7, #4]
 8008c48:	095b      	lsrs	r3, r3, #5
 8008c4a:	f003 0301 	and.w	r3, r3, #1
 8008c4e:	2b00      	cmp	r3, #0
 8008c50:	d003      	beq.n	8008c5a <I2C_Slave_ISR_IT+0x4c>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 8008c52:	6939      	ldr	r1, [r7, #16]
 8008c54:	68f8      	ldr	r0, [r7, #12]
 8008c56:	f000 fc99 	bl	800958c <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8008c5a:	693b      	ldr	r3, [r7, #16]
 8008c5c:	091b      	lsrs	r3, r3, #4
 8008c5e:	f003 0301 	and.w	r3, r3, #1
 8008c62:	2b00      	cmp	r3, #0
 8008c64:	d04d      	beq.n	8008d02 <I2C_Slave_ISR_IT+0xf4>
 8008c66:	687b      	ldr	r3, [r7, #4]
 8008c68:	091b      	lsrs	r3, r3, #4
 8008c6a:	f003 0301 	and.w	r3, r3, #1
 8008c6e:	2b00      	cmp	r3, #0
 8008c70:	d047      	beq.n	8008d02 <I2C_Slave_ISR_IT+0xf4>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8008c72:	68fb      	ldr	r3, [r7, #12]
 8008c74:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008c76:	b29b      	uxth	r3, r3
 8008c78:	2b00      	cmp	r3, #0
 8008c7a:	d128      	bne.n	8008cce <I2C_Slave_ISR_IT+0xc0>
    {
      /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for Warning[Pa134]: left and right operands are identical */
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8008c7c:	68fb      	ldr	r3, [r7, #12]
 8008c7e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008c82:	b2db      	uxtb	r3, r3
 8008c84:	2b28      	cmp	r3, #40	; 0x28
 8008c86:	d108      	bne.n	8008c9a <I2C_Slave_ISR_IT+0x8c>
 8008c88:	697b      	ldr	r3, [r7, #20]
 8008c8a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8008c8e:	d104      	bne.n	8008c9a <I2C_Slave_ISR_IT+0x8c>
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8008c90:	6939      	ldr	r1, [r7, #16]
 8008c92:	68f8      	ldr	r0, [r7, #12]
 8008c94:	f000 fd84 	bl	80097a0 <I2C_ITListenCplt>
 8008c98:	e032      	b.n	8008d00 <I2C_Slave_ISR_IT+0xf2>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8008c9a:	68fb      	ldr	r3, [r7, #12]
 8008c9c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008ca0:	b2db      	uxtb	r3, r3
 8008ca2:	2b29      	cmp	r3, #41	; 0x29
 8008ca4:	d10e      	bne.n	8008cc4 <I2C_Slave_ISR_IT+0xb6>
 8008ca6:	697b      	ldr	r3, [r7, #20]
 8008ca8:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8008cac:	d00a      	beq.n	8008cc4 <I2C_Slave_ISR_IT+0xb6>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008cae:	68fb      	ldr	r3, [r7, #12]
 8008cb0:	681b      	ldr	r3, [r3, #0]
 8008cb2:	2210      	movs	r2, #16
 8008cb4:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8008cb6:	68f8      	ldr	r0, [r7, #12]
 8008cb8:	f000 febf 	bl	8009a3a <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8008cbc:	68f8      	ldr	r0, [r7, #12]
 8008cbe:	f000 fb3d 	bl	800933c <I2C_ITSlaveSeqCplt>
 8008cc2:	e01d      	b.n	8008d00 <I2C_Slave_ISR_IT+0xf2>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008cc4:	68fb      	ldr	r3, [r7, #12]
 8008cc6:	681b      	ldr	r3, [r3, #0]
 8008cc8:	2210      	movs	r2, #16
 8008cca:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 8008ccc:	e096      	b.n	8008dfc <I2C_Slave_ISR_IT+0x1ee>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008cce:	68fb      	ldr	r3, [r7, #12]
 8008cd0:	681b      	ldr	r3, [r3, #0]
 8008cd2:	2210      	movs	r2, #16
 8008cd4:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8008cd6:	68fb      	ldr	r3, [r7, #12]
 8008cd8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008cda:	f043 0204 	orr.w	r2, r3, #4
 8008cde:	68fb      	ldr	r3, [r7, #12]
 8008ce0:	645a      	str	r2, [r3, #68]	; 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8008ce2:	697b      	ldr	r3, [r7, #20]
 8008ce4:	2b00      	cmp	r3, #0
 8008ce6:	d004      	beq.n	8008cf2 <I2C_Slave_ISR_IT+0xe4>
 8008ce8:	697b      	ldr	r3, [r7, #20]
 8008cea:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8008cee:	f040 8085 	bne.w	8008dfc <I2C_Slave_ISR_IT+0x1ee>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8008cf2:	68fb      	ldr	r3, [r7, #12]
 8008cf4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008cf6:	4619      	mov	r1, r3
 8008cf8:	68f8      	ldr	r0, [r7, #12]
 8008cfa:	f000 fda7 	bl	800984c <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8008cfe:	e07d      	b.n	8008dfc <I2C_Slave_ISR_IT+0x1ee>
 8008d00:	e07c      	b.n	8008dfc <I2C_Slave_ISR_IT+0x1ee>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8008d02:	693b      	ldr	r3, [r7, #16]
 8008d04:	089b      	lsrs	r3, r3, #2
 8008d06:	f003 0301 	and.w	r3, r3, #1
 8008d0a:	2b00      	cmp	r3, #0
 8008d0c:	d030      	beq.n	8008d70 <I2C_Slave_ISR_IT+0x162>
 8008d0e:	687b      	ldr	r3, [r7, #4]
 8008d10:	089b      	lsrs	r3, r3, #2
 8008d12:	f003 0301 	and.w	r3, r3, #1
 8008d16:	2b00      	cmp	r3, #0
 8008d18:	d02a      	beq.n	8008d70 <I2C_Slave_ISR_IT+0x162>
  {
    if (hi2c->XferCount > 0U)
 8008d1a:	68fb      	ldr	r3, [r7, #12]
 8008d1c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008d1e:	b29b      	uxth	r3, r3
 8008d20:	2b00      	cmp	r3, #0
 8008d22:	d018      	beq.n	8008d56 <I2C_Slave_ISR_IT+0x148>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8008d24:	68fb      	ldr	r3, [r7, #12]
 8008d26:	681b      	ldr	r3, [r3, #0]
 8008d28:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008d2a:	68fb      	ldr	r3, [r7, #12]
 8008d2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008d2e:	b2d2      	uxtb	r2, r2
 8008d30:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8008d32:	68fb      	ldr	r3, [r7, #12]
 8008d34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008d36:	1c5a      	adds	r2, r3, #1
 8008d38:	68fb      	ldr	r3, [r7, #12]
 8008d3a:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8008d3c:	68fb      	ldr	r3, [r7, #12]
 8008d3e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008d40:	3b01      	subs	r3, #1
 8008d42:	b29a      	uxth	r2, r3
 8008d44:	68fb      	ldr	r3, [r7, #12]
 8008d46:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8008d48:	68fb      	ldr	r3, [r7, #12]
 8008d4a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008d4c:	b29b      	uxth	r3, r3
 8008d4e:	3b01      	subs	r3, #1
 8008d50:	b29a      	uxth	r2, r3
 8008d52:	68fb      	ldr	r3, [r7, #12]
 8008d54:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 8008d56:	68fb      	ldr	r3, [r7, #12]
 8008d58:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008d5a:	b29b      	uxth	r3, r3
 8008d5c:	2b00      	cmp	r3, #0
 8008d5e:	d14f      	bne.n	8008e00 <I2C_Slave_ISR_IT+0x1f2>
 8008d60:	697b      	ldr	r3, [r7, #20]
 8008d62:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8008d66:	d04b      	beq.n	8008e00 <I2C_Slave_ISR_IT+0x1f2>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 8008d68:	68f8      	ldr	r0, [r7, #12]
 8008d6a:	f000 fae7 	bl	800933c <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 8008d6e:	e047      	b.n	8008e00 <I2C_Slave_ISR_IT+0x1f2>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8008d70:	693b      	ldr	r3, [r7, #16]
 8008d72:	08db      	lsrs	r3, r3, #3
 8008d74:	f003 0301 	and.w	r3, r3, #1
 8008d78:	2b00      	cmp	r3, #0
 8008d7a:	d00a      	beq.n	8008d92 <I2C_Slave_ISR_IT+0x184>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8008d7c:	687b      	ldr	r3, [r7, #4]
 8008d7e:	08db      	lsrs	r3, r3, #3
 8008d80:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8008d84:	2b00      	cmp	r3, #0
 8008d86:	d004      	beq.n	8008d92 <I2C_Slave_ISR_IT+0x184>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 8008d88:	6939      	ldr	r1, [r7, #16]
 8008d8a:	68f8      	ldr	r0, [r7, #12]
 8008d8c:	f000 fa15 	bl	80091ba <I2C_ITAddrCplt>
 8008d90:	e037      	b.n	8008e02 <I2C_Slave_ISR_IT+0x1f4>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8008d92:	693b      	ldr	r3, [r7, #16]
 8008d94:	085b      	lsrs	r3, r3, #1
 8008d96:	f003 0301 	and.w	r3, r3, #1
 8008d9a:	2b00      	cmp	r3, #0
 8008d9c:	d031      	beq.n	8008e02 <I2C_Slave_ISR_IT+0x1f4>
 8008d9e:	687b      	ldr	r3, [r7, #4]
 8008da0:	085b      	lsrs	r3, r3, #1
 8008da2:	f003 0301 	and.w	r3, r3, #1
 8008da6:	2b00      	cmp	r3, #0
 8008da8:	d02b      	beq.n	8008e02 <I2C_Slave_ISR_IT+0x1f4>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 8008daa:	68fb      	ldr	r3, [r7, #12]
 8008dac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008dae:	b29b      	uxth	r3, r3
 8008db0:	2b00      	cmp	r3, #0
 8008db2:	d018      	beq.n	8008de6 <I2C_Slave_ISR_IT+0x1d8>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8008db4:	68fb      	ldr	r3, [r7, #12]
 8008db6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008db8:	781a      	ldrb	r2, [r3, #0]
 8008dba:	68fb      	ldr	r3, [r7, #12]
 8008dbc:	681b      	ldr	r3, [r3, #0]
 8008dbe:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8008dc0:	68fb      	ldr	r3, [r7, #12]
 8008dc2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008dc4:	1c5a      	adds	r2, r3, #1
 8008dc6:	68fb      	ldr	r3, [r7, #12]
 8008dc8:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8008dca:	68fb      	ldr	r3, [r7, #12]
 8008dcc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008dce:	b29b      	uxth	r3, r3
 8008dd0:	3b01      	subs	r3, #1
 8008dd2:	b29a      	uxth	r2, r3
 8008dd4:	68fb      	ldr	r3, [r7, #12]
 8008dd6:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8008dd8:	68fb      	ldr	r3, [r7, #12]
 8008dda:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008ddc:	3b01      	subs	r3, #1
 8008dde:	b29a      	uxth	r2, r3
 8008de0:	68fb      	ldr	r3, [r7, #12]
 8008de2:	851a      	strh	r2, [r3, #40]	; 0x28
 8008de4:	e00d      	b.n	8008e02 <I2C_Slave_ISR_IT+0x1f4>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 8008de6:	697b      	ldr	r3, [r7, #20]
 8008de8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8008dec:	d002      	beq.n	8008df4 <I2C_Slave_ISR_IT+0x1e6>
 8008dee:	697b      	ldr	r3, [r7, #20]
 8008df0:	2b00      	cmp	r3, #0
 8008df2:	d106      	bne.n	8008e02 <I2C_Slave_ISR_IT+0x1f4>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8008df4:	68f8      	ldr	r0, [r7, #12]
 8008df6:	f000 faa1 	bl	800933c <I2C_ITSlaveSeqCplt>
 8008dfa:	e002      	b.n	8008e02 <I2C_Slave_ISR_IT+0x1f4>
    if (hi2c->XferCount == 0U)
 8008dfc:	bf00      	nop
 8008dfe:	e000      	b.n	8008e02 <I2C_Slave_ISR_IT+0x1f4>
    if ((hi2c->XferCount == 0U) && \
 8008e00:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8008e02:	68fb      	ldr	r3, [r7, #12]
 8008e04:	2200      	movs	r2, #0
 8008e06:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8008e0a:	2300      	movs	r3, #0
}
 8008e0c:	4618      	mov	r0, r3
 8008e0e:	3718      	adds	r7, #24
 8008e10:	46bd      	mov	sp, r7
 8008e12:	bd80      	pop	{r7, pc}

08008e14 <I2C_Master_ISR_DMA>:
  * @param  ITFlags Interrupt flags to handle.
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags, uint32_t ITSources)
{
 8008e14:	b580      	push	{r7, lr}
 8008e16:	b088      	sub	sp, #32
 8008e18:	af02      	add	r7, sp, #8
 8008e1a:	60f8      	str	r0, [r7, #12]
 8008e1c:	60b9      	str	r1, [r7, #8]
 8008e1e:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t xfermode;

  /* Process Locked */
  __HAL_LOCK(hi2c);
 8008e20:	68fb      	ldr	r3, [r7, #12]
 8008e22:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8008e26:	2b01      	cmp	r3, #1
 8008e28:	d101      	bne.n	8008e2e <I2C_Master_ISR_DMA+0x1a>
 8008e2a:	2302      	movs	r3, #2
 8008e2c:	e0e1      	b.n	8008ff2 <I2C_Master_ISR_DMA+0x1de>
 8008e2e:	68fb      	ldr	r3, [r7, #12]
 8008e30:	2201      	movs	r2, #1
 8008e32:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8008e36:	68bb      	ldr	r3, [r7, #8]
 8008e38:	091b      	lsrs	r3, r3, #4
 8008e3a:	f003 0301 	and.w	r3, r3, #1
 8008e3e:	2b00      	cmp	r3, #0
 8008e40:	d017      	beq.n	8008e72 <I2C_Master_ISR_DMA+0x5e>
 8008e42:	687b      	ldr	r3, [r7, #4]
 8008e44:	091b      	lsrs	r3, r3, #4
 8008e46:	f003 0301 	and.w	r3, r3, #1
 8008e4a:	2b00      	cmp	r3, #0
 8008e4c:	d011      	beq.n	8008e72 <I2C_Master_ISR_DMA+0x5e>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008e4e:	68fb      	ldr	r3, [r7, #12]
 8008e50:	681b      	ldr	r3, [r3, #0]
 8008e52:	2210      	movs	r2, #16
 8008e54:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8008e56:	68fb      	ldr	r3, [r7, #12]
 8008e58:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008e5a:	f043 0204 	orr.w	r2, r3, #4
 8008e5e:	68fb      	ldr	r3, [r7, #12]
 8008e60:	645a      	str	r2, [r3, #68]	; 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 8008e62:	2120      	movs	r1, #32
 8008e64:	68f8      	ldr	r0, [r7, #12]
 8008e66:	f001 f825 	bl	8009eb4 <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8008e6a:	68f8      	ldr	r0, [r7, #12]
 8008e6c:	f000 fde5 	bl	8009a3a <I2C_Flush_TXDR>
 8008e70:	e0ba      	b.n	8008fe8 <I2C_Master_ISR_DMA+0x1d4>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8008e72:	68bb      	ldr	r3, [r7, #8]
 8008e74:	09db      	lsrs	r3, r3, #7
 8008e76:	f003 0301 	and.w	r3, r3, #1
 8008e7a:	2b00      	cmp	r3, #0
 8008e7c:	d072      	beq.n	8008f64 <I2C_Master_ISR_DMA+0x150>
 8008e7e:	687b      	ldr	r3, [r7, #4]
 8008e80:	099b      	lsrs	r3, r3, #6
 8008e82:	f003 0301 	and.w	r3, r3, #1
 8008e86:	2b00      	cmp	r3, #0
 8008e88:	d06c      	beq.n	8008f64 <I2C_Master_ISR_DMA+0x150>
  {
    /* Disable TC interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_TCI);
 8008e8a:	68fb      	ldr	r3, [r7, #12]
 8008e8c:	681b      	ldr	r3, [r3, #0]
 8008e8e:	681a      	ldr	r2, [r3, #0]
 8008e90:	68fb      	ldr	r3, [r7, #12]
 8008e92:	681b      	ldr	r3, [r3, #0]
 8008e94:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008e98:	601a      	str	r2, [r3, #0]

    if (hi2c->XferCount != 0U)
 8008e9a:	68fb      	ldr	r3, [r7, #12]
 8008e9c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008e9e:	b29b      	uxth	r3, r3
 8008ea0:	2b00      	cmp	r3, #0
 8008ea2:	d04e      	beq.n	8008f42 <I2C_Master_ISR_DMA+0x12e>
    {
      /* Recover Slave address */
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 8008ea4:	68fb      	ldr	r3, [r7, #12]
 8008ea6:	681b      	ldr	r3, [r3, #0]
 8008ea8:	685b      	ldr	r3, [r3, #4]
 8008eaa:	b29b      	uxth	r3, r3
 8008eac:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008eb0:	827b      	strh	r3, [r7, #18]

      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008eb2:	68fb      	ldr	r3, [r7, #12]
 8008eb4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008eb6:	b29b      	uxth	r3, r3
 8008eb8:	2bff      	cmp	r3, #255	; 0xff
 8008eba:	d906      	bls.n	8008eca <I2C_Master_ISR_DMA+0xb6>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 8008ebc:	68fb      	ldr	r3, [r7, #12]
 8008ebe:	22ff      	movs	r2, #255	; 0xff
 8008ec0:	851a      	strh	r2, [r3, #40]	; 0x28
        xfermode = I2C_RELOAD_MODE;
 8008ec2:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8008ec6:	617b      	str	r3, [r7, #20]
 8008ec8:	e010      	b.n	8008eec <I2C_Master_ISR_DMA+0xd8>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 8008eca:	68fb      	ldr	r3, [r7, #12]
 8008ecc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008ece:	b29a      	uxth	r2, r3
 8008ed0:	68fb      	ldr	r3, [r7, #12]
 8008ed2:	851a      	strh	r2, [r3, #40]	; 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8008ed4:	68fb      	ldr	r3, [r7, #12]
 8008ed6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008ed8:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8008edc:	d003      	beq.n	8008ee6 <I2C_Master_ISR_DMA+0xd2>
        {
          xfermode = hi2c->XferOptions;
 8008ede:	68fb      	ldr	r3, [r7, #12]
 8008ee0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008ee2:	617b      	str	r3, [r7, #20]
 8008ee4:	e002      	b.n	8008eec <I2C_Master_ISR_DMA+0xd8>
        }
        else
        {
          xfermode = I2C_AUTOEND_MODE;
 8008ee6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8008eea:	617b      	str	r3, [r7, #20]
        }
      }

      /* Set the new XferSize in Nbytes register */
      I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, xfermode, I2C_NO_STARTSTOP);
 8008eec:	68fb      	ldr	r3, [r7, #12]
 8008eee:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008ef0:	b2da      	uxtb	r2, r3
 8008ef2:	8a79      	ldrh	r1, [r7, #18]
 8008ef4:	2300      	movs	r3, #0
 8008ef6:	9300      	str	r3, [sp, #0]
 8008ef8:	697b      	ldr	r3, [r7, #20]
 8008efa:	68f8      	ldr	r0, [r7, #12]
 8008efc:	f000 ffae 	bl	8009e5c <I2C_TransferConfig>

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 8008f00:	68fb      	ldr	r3, [r7, #12]
 8008f02:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008f04:	b29a      	uxth	r2, r3
 8008f06:	68fb      	ldr	r3, [r7, #12]
 8008f08:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008f0a:	1ad3      	subs	r3, r2, r3
 8008f0c:	b29a      	uxth	r2, r3
 8008f0e:	68fb      	ldr	r3, [r7, #12]
 8008f10:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8008f12:	68fb      	ldr	r3, [r7, #12]
 8008f14:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008f18:	b2db      	uxtb	r3, r3
 8008f1a:	2b22      	cmp	r3, #34	; 0x22
 8008f1c:	d108      	bne.n	8008f30 <I2C_Master_ISR_DMA+0x11c>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8008f1e:	68fb      	ldr	r3, [r7, #12]
 8008f20:	681b      	ldr	r3, [r3, #0]
 8008f22:	681a      	ldr	r2, [r3, #0]
 8008f24:	68fb      	ldr	r3, [r7, #12]
 8008f26:	681b      	ldr	r3, [r3, #0]
 8008f28:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8008f2c:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8008f2e:	e05b      	b.n	8008fe8 <I2C_Master_ISR_DMA+0x1d4>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8008f30:	68fb      	ldr	r3, [r7, #12]
 8008f32:	681b      	ldr	r3, [r3, #0]
 8008f34:	681a      	ldr	r2, [r3, #0]
 8008f36:	68fb      	ldr	r3, [r7, #12]
 8008f38:	681b      	ldr	r3, [r3, #0]
 8008f3a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8008f3e:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8008f40:	e052      	b.n	8008fe8 <I2C_Master_ISR_DMA+0x1d4>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8008f42:	68fb      	ldr	r3, [r7, #12]
 8008f44:	681b      	ldr	r3, [r3, #0]
 8008f46:	685b      	ldr	r3, [r3, #4]
 8008f48:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008f4c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8008f50:	d003      	beq.n	8008f5a <I2C_Master_ISR_DMA+0x146>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 8008f52:	68f8      	ldr	r0, [r7, #12]
 8008f54:	f000 f9b5 	bl	80092c2 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount != 0U)
 8008f58:	e046      	b.n	8008fe8 <I2C_Master_ISR_DMA+0x1d4>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8008f5a:	2140      	movs	r1, #64	; 0x40
 8008f5c:	68f8      	ldr	r0, [r7, #12]
 8008f5e:	f000 fc75 	bl	800984c <I2C_ITError>
    if (hi2c->XferCount != 0U)
 8008f62:	e041      	b.n	8008fe8 <I2C_Master_ISR_DMA+0x1d4>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8008f64:	68bb      	ldr	r3, [r7, #8]
 8008f66:	099b      	lsrs	r3, r3, #6
 8008f68:	f003 0301 	and.w	r3, r3, #1
 8008f6c:	2b00      	cmp	r3, #0
 8008f6e:	d029      	beq.n	8008fc4 <I2C_Master_ISR_DMA+0x1b0>
 8008f70:	687b      	ldr	r3, [r7, #4]
 8008f72:	099b      	lsrs	r3, r3, #6
 8008f74:	f003 0301 	and.w	r3, r3, #1
 8008f78:	2b00      	cmp	r3, #0
 8008f7a:	d023      	beq.n	8008fc4 <I2C_Master_ISR_DMA+0x1b0>
  {
    if (hi2c->XferCount == 0U)
 8008f7c:	68fb      	ldr	r3, [r7, #12]
 8008f7e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008f80:	b29b      	uxth	r3, r3
 8008f82:	2b00      	cmp	r3, #0
 8008f84:	d119      	bne.n	8008fba <I2C_Master_ISR_DMA+0x1a6>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8008f86:	68fb      	ldr	r3, [r7, #12]
 8008f88:	681b      	ldr	r3, [r3, #0]
 8008f8a:	685b      	ldr	r3, [r3, #4]
 8008f8c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008f90:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8008f94:	d027      	beq.n	8008fe6 <I2C_Master_ISR_DMA+0x1d2>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 8008f96:	68fb      	ldr	r3, [r7, #12]
 8008f98:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008f9a:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8008f9e:	d108      	bne.n	8008fb2 <I2C_Master_ISR_DMA+0x19e>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8008fa0:	68fb      	ldr	r3, [r7, #12]
 8008fa2:	681b      	ldr	r3, [r3, #0]
 8008fa4:	685a      	ldr	r2, [r3, #4]
 8008fa6:	68fb      	ldr	r3, [r7, #12]
 8008fa8:	681b      	ldr	r3, [r3, #0]
 8008faa:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8008fae:	605a      	str	r2, [r3, #4]
    if (hi2c->XferCount == 0U)
 8008fb0:	e019      	b.n	8008fe6 <I2C_Master_ISR_DMA+0x1d2>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 8008fb2:	68f8      	ldr	r0, [r7, #12]
 8008fb4:	f000 f985 	bl	80092c2 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount == 0U)
 8008fb8:	e015      	b.n	8008fe6 <I2C_Master_ISR_DMA+0x1d2>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8008fba:	2140      	movs	r1, #64	; 0x40
 8008fbc:	68f8      	ldr	r0, [r7, #12]
 8008fbe:	f000 fc45 	bl	800984c <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8008fc2:	e010      	b.n	8008fe6 <I2C_Master_ISR_DMA+0x1d2>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8008fc4:	68bb      	ldr	r3, [r7, #8]
 8008fc6:	095b      	lsrs	r3, r3, #5
 8008fc8:	f003 0301 	and.w	r3, r3, #1
 8008fcc:	2b00      	cmp	r3, #0
 8008fce:	d00b      	beq.n	8008fe8 <I2C_Master_ISR_DMA+0x1d4>
 8008fd0:	687b      	ldr	r3, [r7, #4]
 8008fd2:	095b      	lsrs	r3, r3, #5
 8008fd4:	f003 0301 	and.w	r3, r3, #1
 8008fd8:	2b00      	cmp	r3, #0
 8008fda:	d005      	beq.n	8008fe8 <I2C_Master_ISR_DMA+0x1d4>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 8008fdc:	68b9      	ldr	r1, [r7, #8]
 8008fde:	68f8      	ldr	r0, [r7, #12]
 8008fe0:	f000 fa0a 	bl	80093f8 <I2C_ITMasterCplt>
 8008fe4:	e000      	b.n	8008fe8 <I2C_Master_ISR_DMA+0x1d4>
    if (hi2c->XferCount == 0U)
 8008fe6:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8008fe8:	68fb      	ldr	r3, [r7, #12]
 8008fea:	2200      	movs	r2, #0
 8008fec:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8008ff0:	2300      	movs	r3, #0
}
 8008ff2:	4618      	mov	r0, r3
 8008ff4:	3718      	adds	r7, #24
 8008ff6:	46bd      	mov	sp, r7
 8008ff8:	bd80      	pop	{r7, pc}

08008ffa <I2C_Slave_ISR_DMA>:
  * @param  ITFlags Interrupt flags to handle.
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags, uint32_t ITSources)
{
 8008ffa:	b580      	push	{r7, lr}
 8008ffc:	b088      	sub	sp, #32
 8008ffe:	af00      	add	r7, sp, #0
 8009000:	60f8      	str	r0, [r7, #12]
 8009002:	60b9      	str	r1, [r7, #8]
 8009004:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8009006:	68fb      	ldr	r3, [r7, #12]
 8009008:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800900a:	61bb      	str	r3, [r7, #24]
  uint32_t treatdmanack = 0U;
 800900c:	2300      	movs	r3, #0
 800900e:	61fb      	str	r3, [r7, #28]
  HAL_I2C_StateTypeDef tmpstate;

  /* Process locked */
  __HAL_LOCK(hi2c);
 8009010:	68fb      	ldr	r3, [r7, #12]
 8009012:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8009016:	2b01      	cmp	r3, #1
 8009018:	d101      	bne.n	800901e <I2C_Slave_ISR_DMA+0x24>
 800901a:	2302      	movs	r3, #2
 800901c:	e0c9      	b.n	80091b2 <I2C_Slave_ISR_DMA+0x1b8>
 800901e:	68fb      	ldr	r3, [r7, #12]
 8009020:	2201      	movs	r2, #1
 8009022:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8009026:	68bb      	ldr	r3, [r7, #8]
 8009028:	095b      	lsrs	r3, r3, #5
 800902a:	f003 0301 	and.w	r3, r3, #1
 800902e:	2b00      	cmp	r3, #0
 8009030:	d009      	beq.n	8009046 <I2C_Slave_ISR_DMA+0x4c>
 8009032:	687b      	ldr	r3, [r7, #4]
 8009034:	095b      	lsrs	r3, r3, #5
 8009036:	f003 0301 	and.w	r3, r3, #1
 800903a:	2b00      	cmp	r3, #0
 800903c:	d003      	beq.n	8009046 <I2C_Slave_ISR_DMA+0x4c>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, ITFlags);
 800903e:	68b9      	ldr	r1, [r7, #8]
 8009040:	68f8      	ldr	r0, [r7, #12]
 8009042:	f000 faa3 	bl	800958c <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8009046:	68bb      	ldr	r3, [r7, #8]
 8009048:	091b      	lsrs	r3, r3, #4
 800904a:	f003 0301 	and.w	r3, r3, #1
 800904e:	2b00      	cmp	r3, #0
 8009050:	f000 809a 	beq.w	8009188 <I2C_Slave_ISR_DMA+0x18e>
 8009054:	687b      	ldr	r3, [r7, #4]
 8009056:	091b      	lsrs	r3, r3, #4
 8009058:	f003 0301 	and.w	r3, r3, #1
 800905c:	2b00      	cmp	r3, #0
 800905e:	f000 8093 	beq.w	8009188 <I2C_Slave_ISR_DMA+0x18e>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0 */
    /* So clear Flag NACKF only */
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8009062:	687b      	ldr	r3, [r7, #4]
 8009064:	0b9b      	lsrs	r3, r3, #14
 8009066:	f003 0301 	and.w	r3, r3, #1
 800906a:	2b00      	cmp	r3, #0
 800906c:	d105      	bne.n	800907a <I2C_Slave_ISR_DMA+0x80>
        (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET))
 800906e:	687b      	ldr	r3, [r7, #4]
 8009070:	0bdb      	lsrs	r3, r3, #15
 8009072:	f003 0301 	and.w	r3, r3, #1
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8009076:	2b00      	cmp	r3, #0
 8009078:	d07f      	beq.n	800917a <I2C_Slave_ISR_DMA+0x180>
    {
      /* Split check of hdmarx, for MISRA compliance */
      if (hi2c->hdmarx != NULL)
 800907a:	68fb      	ldr	r3, [r7, #12]
 800907c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800907e:	2b00      	cmp	r3, #0
 8009080:	d00d      	beq.n	800909e <I2C_Slave_ISR_DMA+0xa4>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET)
 8009082:	687b      	ldr	r3, [r7, #4]
 8009084:	0bdb      	lsrs	r3, r3, #15
 8009086:	f003 0301 	and.w	r3, r3, #1
 800908a:	2b00      	cmp	r3, #0
 800908c:	d007      	beq.n	800909e <I2C_Slave_ISR_DMA+0xa4>
        {
          if (__HAL_DMA_GET_COUNTER(hi2c->hdmarx) == 0U)
 800908e:	68fb      	ldr	r3, [r7, #12]
 8009090:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009092:	681b      	ldr	r3, [r3, #0]
 8009094:	685b      	ldr	r3, [r3, #4]
 8009096:	2b00      	cmp	r3, #0
 8009098:	d101      	bne.n	800909e <I2C_Slave_ISR_DMA+0xa4>
          {
            treatdmanack = 1U;
 800909a:	2301      	movs	r3, #1
 800909c:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      /* Split check of hdmatx, for MISRA compliance  */
      if (hi2c->hdmatx != NULL)
 800909e:	68fb      	ldr	r3, [r7, #12]
 80090a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80090a2:	2b00      	cmp	r3, #0
 80090a4:	d00d      	beq.n	80090c2 <I2C_Slave_ISR_DMA+0xc8>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET)
 80090a6:	687b      	ldr	r3, [r7, #4]
 80090a8:	0b9b      	lsrs	r3, r3, #14
 80090aa:	f003 0301 	and.w	r3, r3, #1
 80090ae:	2b00      	cmp	r3, #0
 80090b0:	d007      	beq.n	80090c2 <I2C_Slave_ISR_DMA+0xc8>
        {
          if (__HAL_DMA_GET_COUNTER(hi2c->hdmatx) == 0U)
 80090b2:	68fb      	ldr	r3, [r7, #12]
 80090b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80090b6:	681b      	ldr	r3, [r3, #0]
 80090b8:	685b      	ldr	r3, [r3, #4]
 80090ba:	2b00      	cmp	r3, #0
 80090bc:	d101      	bne.n	80090c2 <I2C_Slave_ISR_DMA+0xc8>
          {
            treatdmanack = 1U;
 80090be:	2301      	movs	r3, #1
 80090c0:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      if (treatdmanack == 1U)
 80090c2:	69fb      	ldr	r3, [r7, #28]
 80090c4:	2b01      	cmp	r3, #1
 80090c6:	d128      	bne.n	800911a <I2C_Slave_ISR_DMA+0x120>
      {
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for Warning[Pa134]: left and right operands are identical */
        if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 80090c8:	68fb      	ldr	r3, [r7, #12]
 80090ca:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80090ce:	b2db      	uxtb	r3, r3
 80090d0:	2b28      	cmp	r3, #40	; 0x28
 80090d2:	d108      	bne.n	80090e6 <I2C_Slave_ISR_DMA+0xec>
 80090d4:	69bb      	ldr	r3, [r7, #24]
 80090d6:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80090da:	d104      	bne.n	80090e6 <I2C_Slave_ISR_DMA+0xec>
        {
          /* Call I2C Listen complete process */
          I2C_ITListenCplt(hi2c, ITFlags);
 80090dc:	68b9      	ldr	r1, [r7, #8]
 80090de:	68f8      	ldr	r0, [r7, #12]
 80090e0:	f000 fb5e 	bl	80097a0 <I2C_ITListenCplt>
 80090e4:	e048      	b.n	8009178 <I2C_Slave_ISR_DMA+0x17e>
        }
        else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 80090e6:	68fb      	ldr	r3, [r7, #12]
 80090e8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80090ec:	b2db      	uxtb	r3, r3
 80090ee:	2b29      	cmp	r3, #41	; 0x29
 80090f0:	d10e      	bne.n	8009110 <I2C_Slave_ISR_DMA+0x116>
 80090f2:	69bb      	ldr	r3, [r7, #24]
 80090f4:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80090f8:	d00a      	beq.n	8009110 <I2C_Slave_ISR_DMA+0x116>
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80090fa:	68fb      	ldr	r3, [r7, #12]
 80090fc:	681b      	ldr	r3, [r3, #0]
 80090fe:	2210      	movs	r2, #16
 8009100:	61da      	str	r2, [r3, #28]

          /* Flush TX register */
          I2C_Flush_TXDR(hi2c);
 8009102:	68f8      	ldr	r0, [r7, #12]
 8009104:	f000 fc99 	bl	8009a3a <I2C_Flush_TXDR>

          /* Last Byte is Transmitted */
          /* Call I2C Slave Sequential complete process */
          I2C_ITSlaveSeqCplt(hi2c);
 8009108:	68f8      	ldr	r0, [r7, #12]
 800910a:	f000 f917 	bl	800933c <I2C_ITSlaveSeqCplt>
 800910e:	e033      	b.n	8009178 <I2C_Slave_ISR_DMA+0x17e>
        }
        else
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009110:	68fb      	ldr	r3, [r7, #12]
 8009112:	681b      	ldr	r3, [r3, #0]
 8009114:	2210      	movs	r2, #16
 8009116:	61da      	str	r2, [r3, #28]
      if (treatdmanack == 1U)
 8009118:	e034      	b.n	8009184 <I2C_Slave_ISR_DMA+0x18a>
      }
      else
      {
        /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800911a:	68fb      	ldr	r3, [r7, #12]
 800911c:	681b      	ldr	r3, [r3, #0]
 800911e:	2210      	movs	r2, #16
 8009120:	61da      	str	r2, [r3, #28]

        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8009122:	68fb      	ldr	r3, [r7, #12]
 8009124:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009126:	f043 0204 	orr.w	r2, r3, #4
 800912a:	68fb      	ldr	r3, [r7, #12]
 800912c:	645a      	str	r2, [r3, #68]	; 0x44

        /* Store current hi2c->State, solve MISRA2012-Rule-13.5 */
        tmpstate = hi2c->State;
 800912e:	68fb      	ldr	r3, [r7, #12]
 8009130:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009134:	75fb      	strb	r3, [r7, #23]

        if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8009136:	69bb      	ldr	r3, [r7, #24]
 8009138:	2b00      	cmp	r3, #0
 800913a:	d003      	beq.n	8009144 <I2C_Slave_ISR_DMA+0x14a>
 800913c:	69bb      	ldr	r3, [r7, #24]
 800913e:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8009142:	d11f      	bne.n	8009184 <I2C_Slave_ISR_DMA+0x18a>
        {
          if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8009144:	7dfb      	ldrb	r3, [r7, #23]
 8009146:	2b21      	cmp	r3, #33	; 0x21
 8009148:	d002      	beq.n	8009150 <I2C_Slave_ISR_DMA+0x156>
 800914a:	7dfb      	ldrb	r3, [r7, #23]
 800914c:	2b29      	cmp	r3, #41	; 0x29
 800914e:	d103      	bne.n	8009158 <I2C_Slave_ISR_DMA+0x15e>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8009150:	68fb      	ldr	r3, [r7, #12]
 8009152:	2221      	movs	r2, #33	; 0x21
 8009154:	631a      	str	r2, [r3, #48]	; 0x30
 8009156:	e008      	b.n	800916a <I2C_Slave_ISR_DMA+0x170>
          }
          else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8009158:	7dfb      	ldrb	r3, [r7, #23]
 800915a:	2b22      	cmp	r3, #34	; 0x22
 800915c:	d002      	beq.n	8009164 <I2C_Slave_ISR_DMA+0x16a>
 800915e:	7dfb      	ldrb	r3, [r7, #23]
 8009160:	2b2a      	cmp	r3, #42	; 0x2a
 8009162:	d102      	bne.n	800916a <I2C_Slave_ISR_DMA+0x170>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8009164:	68fb      	ldr	r3, [r7, #12]
 8009166:	2222      	movs	r2, #34	; 0x22
 8009168:	631a      	str	r2, [r3, #48]	; 0x30
          {
            /* Do nothing */
          }

          /* Call the corresponding callback to inform upper layer of End of Transfer */
          I2C_ITError(hi2c, hi2c->ErrorCode);
 800916a:	68fb      	ldr	r3, [r7, #12]
 800916c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800916e:	4619      	mov	r1, r3
 8009170:	68f8      	ldr	r0, [r7, #12]
 8009172:	f000 fb6b 	bl	800984c <I2C_ITError>
      if (treatdmanack == 1U)
 8009176:	e005      	b.n	8009184 <I2C_Slave_ISR_DMA+0x18a>
 8009178:	e004      	b.n	8009184 <I2C_Slave_ISR_DMA+0x18a>
      }
    }
    else
    {
      /* Only Clear NACK Flag, no DMA treatment is pending */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800917a:	68fb      	ldr	r3, [r7, #12]
 800917c:	681b      	ldr	r3, [r3, #0]
 800917e:	2210      	movs	r2, #16
 8009180:	61da      	str	r2, [r3, #28]
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8009182:	e011      	b.n	80091a8 <I2C_Slave_ISR_DMA+0x1ae>
      if (treatdmanack == 1U)
 8009184:	bf00      	nop
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8009186:	e00f      	b.n	80091a8 <I2C_Slave_ISR_DMA+0x1ae>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8009188:	68bb      	ldr	r3, [r7, #8]
 800918a:	08db      	lsrs	r3, r3, #3
 800918c:	f003 0301 	and.w	r3, r3, #1
 8009190:	2b00      	cmp	r3, #0
 8009192:	d009      	beq.n	80091a8 <I2C_Slave_ISR_DMA+0x1ae>
 8009194:	687b      	ldr	r3, [r7, #4]
 8009196:	08db      	lsrs	r3, r3, #3
 8009198:	f003 0301 	and.w	r3, r3, #1
 800919c:	2b00      	cmp	r3, #0
 800919e:	d003      	beq.n	80091a8 <I2C_Slave_ISR_DMA+0x1ae>
  {
    I2C_ITAddrCplt(hi2c, ITFlags);
 80091a0:	68b9      	ldr	r1, [r7, #8]
 80091a2:	68f8      	ldr	r0, [r7, #12]
 80091a4:	f000 f809 	bl	80091ba <I2C_ITAddrCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80091a8:	68fb      	ldr	r3, [r7, #12]
 80091aa:	2200      	movs	r2, #0
 80091ac:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 80091b0:	2300      	movs	r3, #0
}
 80091b2:	4618      	mov	r0, r3
 80091b4:	3720      	adds	r7, #32
 80091b6:	46bd      	mov	sp, r7
 80091b8:	bd80      	pop	{r7, pc}

080091ba <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 80091ba:	b580      	push	{r7, lr}
 80091bc:	b084      	sub	sp, #16
 80091be:	af00      	add	r7, sp, #0
 80091c0:	6078      	str	r0, [r7, #4]
 80091c2:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80091c4:	687b      	ldr	r3, [r7, #4]
 80091c6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80091ca:	b2db      	uxtb	r3, r3
 80091cc:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80091d0:	2b28      	cmp	r3, #40	; 0x28
 80091d2:	d16a      	bne.n	80092aa <I2C_ITAddrCplt+0xf0>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 80091d4:	687b      	ldr	r3, [r7, #4]
 80091d6:	681b      	ldr	r3, [r3, #0]
 80091d8:	699b      	ldr	r3, [r3, #24]
 80091da:	0c1b      	lsrs	r3, r3, #16
 80091dc:	b2db      	uxtb	r3, r3
 80091de:	f003 0301 	and.w	r3, r3, #1
 80091e2:	73fb      	strb	r3, [r7, #15]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 80091e4:	687b      	ldr	r3, [r7, #4]
 80091e6:	681b      	ldr	r3, [r3, #0]
 80091e8:	699b      	ldr	r3, [r3, #24]
 80091ea:	0c1b      	lsrs	r3, r3, #16
 80091ec:	b29b      	uxth	r3, r3
 80091ee:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 80091f2:	81bb      	strh	r3, [r7, #12]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 80091f4:	687b      	ldr	r3, [r7, #4]
 80091f6:	681b      	ldr	r3, [r3, #0]
 80091f8:	689b      	ldr	r3, [r3, #8]
 80091fa:	b29b      	uxth	r3, r3
 80091fc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009200:	817b      	strh	r3, [r7, #10]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 8009202:	687b      	ldr	r3, [r7, #4]
 8009204:	681b      	ldr	r3, [r3, #0]
 8009206:	68db      	ldr	r3, [r3, #12]
 8009208:	b29b      	uxth	r3, r3
 800920a:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 800920e:	813b      	strh	r3, [r7, #8]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8009210:	687b      	ldr	r3, [r7, #4]
 8009212:	68db      	ldr	r3, [r3, #12]
 8009214:	2b02      	cmp	r3, #2
 8009216:	d138      	bne.n	800928a <I2C_ITAddrCplt+0xd0>
    {
      if ((slaveaddrcode & SlaveAddr_MSK) == ((ownadd1code >> SlaveAddr_SHIFT) & SlaveAddr_MSK))
 8009218:	897b      	ldrh	r3, [r7, #10]
 800921a:	09db      	lsrs	r3, r3, #7
 800921c:	b29a      	uxth	r2, r3
 800921e:	89bb      	ldrh	r3, [r7, #12]
 8009220:	4053      	eors	r3, r2
 8009222:	b29b      	uxth	r3, r3
 8009224:	f003 0306 	and.w	r3, r3, #6
 8009228:	2b00      	cmp	r3, #0
 800922a:	d11c      	bne.n	8009266 <I2C_ITAddrCplt+0xac>
      {
        slaveaddrcode = ownadd1code;
 800922c:	897b      	ldrh	r3, [r7, #10]
 800922e:	81bb      	strh	r3, [r7, #12]
        hi2c->AddrEventCount++;
 8009230:	687b      	ldr	r3, [r7, #4]
 8009232:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009234:	1c5a      	adds	r2, r3, #1
 8009236:	687b      	ldr	r3, [r7, #4]
 8009238:	649a      	str	r2, [r3, #72]	; 0x48
        if (hi2c->AddrEventCount == 2U)
 800923a:	687b      	ldr	r3, [r7, #4]
 800923c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800923e:	2b02      	cmp	r3, #2
 8009240:	d13b      	bne.n	80092ba <I2C_ITAddrCplt+0x100>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 8009242:	687b      	ldr	r3, [r7, #4]
 8009244:	2200      	movs	r2, #0
 8009246:	649a      	str	r2, [r3, #72]	; 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8009248:	687b      	ldr	r3, [r7, #4]
 800924a:	681b      	ldr	r3, [r3, #0]
 800924c:	2208      	movs	r2, #8
 800924e:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8009250:	687b      	ldr	r3, [r7, #4]
 8009252:	2200      	movs	r2, #0
 8009254:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8009258:	89ba      	ldrh	r2, [r7, #12]
 800925a:	7bfb      	ldrb	r3, [r7, #15]
 800925c:	4619      	mov	r1, r3
 800925e:	6878      	ldr	r0, [r7, #4]
 8009260:	f7ff fb73 	bl	800894a <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8009264:	e029      	b.n	80092ba <I2C_ITAddrCplt+0x100>
        slaveaddrcode = ownadd2code;
 8009266:	893b      	ldrh	r3, [r7, #8]
 8009268:	81bb      	strh	r3, [r7, #12]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 800926a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800926e:	6878      	ldr	r0, [r7, #4]
 8009270:	f000 fe82 	bl	8009f78 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 8009274:	687b      	ldr	r3, [r7, #4]
 8009276:	2200      	movs	r2, #0
 8009278:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 800927c:	89ba      	ldrh	r2, [r7, #12]
 800927e:	7bfb      	ldrb	r3, [r7, #15]
 8009280:	4619      	mov	r1, r3
 8009282:	6878      	ldr	r0, [r7, #4]
 8009284:	f7ff fb61 	bl	800894a <HAL_I2C_AddrCallback>
}
 8009288:	e017      	b.n	80092ba <I2C_ITAddrCplt+0x100>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 800928a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800928e:	6878      	ldr	r0, [r7, #4]
 8009290:	f000 fe72 	bl	8009f78 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 8009294:	687b      	ldr	r3, [r7, #4]
 8009296:	2200      	movs	r2, #0
 8009298:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 800929c:	89ba      	ldrh	r2, [r7, #12]
 800929e:	7bfb      	ldrb	r3, [r7, #15]
 80092a0:	4619      	mov	r1, r3
 80092a2:	6878      	ldr	r0, [r7, #4]
 80092a4:	f7ff fb51 	bl	800894a <HAL_I2C_AddrCallback>
}
 80092a8:	e007      	b.n	80092ba <I2C_ITAddrCplt+0x100>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 80092aa:	687b      	ldr	r3, [r7, #4]
 80092ac:	681b      	ldr	r3, [r3, #0]
 80092ae:	2208      	movs	r2, #8
 80092b0:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 80092b2:	687b      	ldr	r3, [r7, #4]
 80092b4:	2200      	movs	r2, #0
 80092b6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
}
 80092ba:	bf00      	nop
 80092bc:	3710      	adds	r7, #16
 80092be:	46bd      	mov	sp, r7
 80092c0:	bd80      	pop	{r7, pc}

080092c2 <I2C_ITMasterSeqCplt>:
  * @brief  I2C Master sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITMasterSeqCplt(I2C_HandleTypeDef *hi2c)
{
 80092c2:	b580      	push	{r7, lr}
 80092c4:	b082      	sub	sp, #8
 80092c6:	af00      	add	r7, sp, #0
 80092c8:	6078      	str	r0, [r7, #4]
  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80092ca:	687b      	ldr	r3, [r7, #4]
 80092cc:	2200      	movs	r2, #0
 80092ce:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* No Generate Stop, to permit restart mode */
  /* The stop will be done at the end of transfer, when I2C_AUTOEND_MODE enable */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80092d2:	687b      	ldr	r3, [r7, #4]
 80092d4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80092d8:	b2db      	uxtb	r3, r3
 80092da:	2b21      	cmp	r3, #33	; 0x21
 80092dc:	d115      	bne.n	800930a <I2C_ITMasterSeqCplt+0x48>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 80092de:	687b      	ldr	r3, [r7, #4]
 80092e0:	2220      	movs	r2, #32
 80092e2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80092e6:	687b      	ldr	r3, [r7, #4]
 80092e8:	2211      	movs	r2, #17
 80092ea:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->XferISR       = NULL;
 80092ec:	687b      	ldr	r3, [r7, #4]
 80092ee:	2200      	movs	r2, #0
 80092f0:	635a      	str	r2, [r3, #52]	; 0x34

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 80092f2:	2101      	movs	r1, #1
 80092f4:	6878      	ldr	r0, [r7, #4]
 80092f6:	f000 fe3f 	bl	8009f78 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80092fa:	687b      	ldr	r3, [r7, #4]
 80092fc:	2200      	movs	r2, #0
 80092fe:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->MasterTxCpltCallback(hi2c);
#else
    HAL_I2C_MasterTxCpltCallback(hi2c);
 8009302:	6878      	ldr	r0, [r7, #4]
 8009304:	f7ff fafd 	bl	8008902 <HAL_I2C_MasterTxCpltCallback>
    hi2c->MasterRxCpltCallback(hi2c);
#else
    HAL_I2C_MasterRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8009308:	e014      	b.n	8009334 <I2C_ITMasterSeqCplt+0x72>
    hi2c->State         = HAL_I2C_STATE_READY;
 800930a:	687b      	ldr	r3, [r7, #4]
 800930c:	2220      	movs	r2, #32
 800930e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8009312:	687b      	ldr	r3, [r7, #4]
 8009314:	2212      	movs	r2, #18
 8009316:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->XferISR       = NULL;
 8009318:	687b      	ldr	r3, [r7, #4]
 800931a:	2200      	movs	r2, #0
 800931c:	635a      	str	r2, [r3, #52]	; 0x34
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 800931e:	2102      	movs	r1, #2
 8009320:	6878      	ldr	r0, [r7, #4]
 8009322:	f000 fe29 	bl	8009f78 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8009326:	687b      	ldr	r3, [r7, #4]
 8009328:	2200      	movs	r2, #0
 800932a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_MasterRxCpltCallback(hi2c);
 800932e:	6878      	ldr	r0, [r7, #4]
 8009330:	f7ff faf0 	bl	8008914 <HAL_I2C_MasterRxCpltCallback>
}
 8009334:	bf00      	nop
 8009336:	3708      	adds	r7, #8
 8009338:	46bd      	mov	sp, r7
 800933a:	bd80      	pop	{r7, pc}

0800933c <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 800933c:	b580      	push	{r7, lr}
 800933e:	b084      	sub	sp, #16
 8009340:	af00      	add	r7, sp, #0
 8009342:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8009344:	687b      	ldr	r3, [r7, #4]
 8009346:	681b      	ldr	r3, [r3, #0]
 8009348:	681b      	ldr	r3, [r3, #0]
 800934a:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800934c:	687b      	ldr	r3, [r7, #4]
 800934e:	2200      	movs	r2, #0
 8009350:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8009354:	68fb      	ldr	r3, [r7, #12]
 8009356:	0b9b      	lsrs	r3, r3, #14
 8009358:	f003 0301 	and.w	r3, r3, #1
 800935c:	2b00      	cmp	r3, #0
 800935e:	d008      	beq.n	8009372 <I2C_ITSlaveSeqCplt+0x36>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8009360:	687b      	ldr	r3, [r7, #4]
 8009362:	681b      	ldr	r3, [r3, #0]
 8009364:	681a      	ldr	r2, [r3, #0]
 8009366:	687b      	ldr	r3, [r7, #4]
 8009368:	681b      	ldr	r3, [r3, #0]
 800936a:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800936e:	601a      	str	r2, [r3, #0]
 8009370:	e00d      	b.n	800938e <I2C_ITSlaveSeqCplt+0x52>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8009372:	68fb      	ldr	r3, [r7, #12]
 8009374:	0bdb      	lsrs	r3, r3, #15
 8009376:	f003 0301 	and.w	r3, r3, #1
 800937a:	2b00      	cmp	r3, #0
 800937c:	d007      	beq.n	800938e <I2C_ITSlaveSeqCplt+0x52>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800937e:	687b      	ldr	r3, [r7, #4]
 8009380:	681b      	ldr	r3, [r3, #0]
 8009382:	681a      	ldr	r2, [r3, #0]
 8009384:	687b      	ldr	r3, [r7, #4]
 8009386:	681b      	ldr	r3, [r3, #0]
 8009388:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800938c:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 800938e:	687b      	ldr	r3, [r7, #4]
 8009390:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009394:	b2db      	uxtb	r3, r3
 8009396:	2b29      	cmp	r3, #41	; 0x29
 8009398:	d112      	bne.n	80093c0 <I2C_ITSlaveSeqCplt+0x84>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800939a:	687b      	ldr	r3, [r7, #4]
 800939c:	2228      	movs	r2, #40	; 0x28
 800939e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80093a2:	687b      	ldr	r3, [r7, #4]
 80093a4:	2221      	movs	r2, #33	; 0x21
 80093a6:	631a      	str	r2, [r3, #48]	; 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 80093a8:	2101      	movs	r1, #1
 80093aa:	6878      	ldr	r0, [r7, #4]
 80093ac:	f000 fde4 	bl	8009f78 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80093b0:	687b      	ldr	r3, [r7, #4]
 80093b2:	2200      	movs	r2, #0
 80093b4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 80093b8:	6878      	ldr	r0, [r7, #4]
 80093ba:	f7ff fab4 	bl	8008926 <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 80093be:	e017      	b.n	80093f0 <I2C_ITSlaveSeqCplt+0xb4>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 80093c0:	687b      	ldr	r3, [r7, #4]
 80093c2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80093c6:	b2db      	uxtb	r3, r3
 80093c8:	2b2a      	cmp	r3, #42	; 0x2a
 80093ca:	d111      	bne.n	80093f0 <I2C_ITSlaveSeqCplt+0xb4>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 80093cc:	687b      	ldr	r3, [r7, #4]
 80093ce:	2228      	movs	r2, #40	; 0x28
 80093d0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80093d4:	687b      	ldr	r3, [r7, #4]
 80093d6:	2222      	movs	r2, #34	; 0x22
 80093d8:	631a      	str	r2, [r3, #48]	; 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 80093da:	2102      	movs	r1, #2
 80093dc:	6878      	ldr	r0, [r7, #4]
 80093de:	f000 fdcb 	bl	8009f78 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 80093e2:	687b      	ldr	r3, [r7, #4]
 80093e4:	2200      	movs	r2, #0
 80093e6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 80093ea:	6878      	ldr	r0, [r7, #4]
 80093ec:	f7ff faa4 	bl	8008938 <HAL_I2C_SlaveRxCpltCallback>
}
 80093f0:	bf00      	nop
 80093f2:	3710      	adds	r7, #16
 80093f4:	46bd      	mov	sp, r7
 80093f6:	bd80      	pop	{r7, pc}

080093f8 <I2C_ITMasterCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITMasterCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 80093f8:	b580      	push	{r7, lr}
 80093fa:	b086      	sub	sp, #24
 80093fc:	af00      	add	r7, sp, #0
 80093fe:	6078      	str	r0, [r7, #4]
 8009400:	6039      	str	r1, [r7, #0]
  uint32_t tmperror;
  uint32_t tmpITFlags = ITFlags;
 8009402:	683b      	ldr	r3, [r7, #0]
 8009404:	617b      	str	r3, [r7, #20]
  __IO uint32_t tmpreg;

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8009406:	687b      	ldr	r3, [r7, #4]
 8009408:	681b      	ldr	r3, [r3, #0]
 800940a:	2220      	movs	r2, #32
 800940c:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800940e:	687b      	ldr	r3, [r7, #4]
 8009410:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009414:	b2db      	uxtb	r3, r3
 8009416:	2b21      	cmp	r3, #33	; 0x21
 8009418:	d107      	bne.n	800942a <I2C_ITMasterCplt+0x32>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800941a:	2101      	movs	r1, #1
 800941c:	6878      	ldr	r0, [r7, #4]
 800941e:	f000 fdab 	bl	8009f78 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8009422:	687b      	ldr	r3, [r7, #4]
 8009424:	2211      	movs	r2, #17
 8009426:	631a      	str	r2, [r3, #48]	; 0x30
 8009428:	e00c      	b.n	8009444 <I2C_ITMasterCplt+0x4c>
  }
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800942a:	687b      	ldr	r3, [r7, #4]
 800942c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009430:	b2db      	uxtb	r3, r3
 8009432:	2b22      	cmp	r3, #34	; 0x22
 8009434:	d106      	bne.n	8009444 <I2C_ITMasterCplt+0x4c>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8009436:	2102      	movs	r1, #2
 8009438:	6878      	ldr	r0, [r7, #4]
 800943a:	f000 fd9d 	bl	8009f78 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800943e:	687b      	ldr	r3, [r7, #4]
 8009440:	2212      	movs	r2, #18
 8009442:	631a      	str	r2, [r3, #48]	; 0x30
  {
    /* Do nothing */
  }

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8009444:	687b      	ldr	r3, [r7, #4]
 8009446:	681b      	ldr	r3, [r3, #0]
 8009448:	6859      	ldr	r1, [r3, #4]
 800944a:	687b      	ldr	r3, [r7, #4]
 800944c:	681a      	ldr	r2, [r3, #0]
 800944e:	4b4d      	ldr	r3, [pc, #308]	; (8009584 <I2C_ITMasterCplt+0x18c>)
 8009450:	400b      	ands	r3, r1
 8009452:	6053      	str	r3, [r2, #4]

  /* Reset handle parameters */
  hi2c->XferISR       = NULL;
 8009454:	687b      	ldr	r3, [r7, #4]
 8009456:	2200      	movs	r2, #0
 8009458:	635a      	str	r2, [r3, #52]	; 0x34
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800945a:	687b      	ldr	r3, [r7, #4]
 800945c:	4a4a      	ldr	r2, [pc, #296]	; (8009588 <I2C_ITMasterCplt+0x190>)
 800945e:	62da      	str	r2, [r3, #44]	; 0x2c

  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET)
 8009460:	697b      	ldr	r3, [r7, #20]
 8009462:	091b      	lsrs	r3, r3, #4
 8009464:	f003 0301 	and.w	r3, r3, #1
 8009468:	2b00      	cmp	r3, #0
 800946a:	d009      	beq.n	8009480 <I2C_ITMasterCplt+0x88>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800946c:	687b      	ldr	r3, [r7, #4]
 800946e:	681b      	ldr	r3, [r3, #0]
 8009470:	2210      	movs	r2, #16
 8009472:	61da      	str	r2, [r3, #28]

    /* Set acknowledge error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8009474:	687b      	ldr	r3, [r7, #4]
 8009476:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009478:	f043 0204 	orr.w	r2, r3, #4
 800947c:	687b      	ldr	r3, [r7, #4]
 800947e:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Fetch Last receive data if any */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) && (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET))
 8009480:	687b      	ldr	r3, [r7, #4]
 8009482:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009486:	b2db      	uxtb	r3, r3
 8009488:	2b60      	cmp	r3, #96	; 0x60
 800948a:	d10b      	bne.n	80094a4 <I2C_ITMasterCplt+0xac>
 800948c:	697b      	ldr	r3, [r7, #20]
 800948e:	089b      	lsrs	r3, r3, #2
 8009490:	f003 0301 	and.w	r3, r3, #1
 8009494:	2b00      	cmp	r3, #0
 8009496:	d005      	beq.n	80094a4 <I2C_ITMasterCplt+0xac>
  {
    /* Read data from RXDR */
    tmpreg = (uint8_t)hi2c->Instance->RXDR;
 8009498:	687b      	ldr	r3, [r7, #4]
 800949a:	681b      	ldr	r3, [r3, #0]
 800949c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800949e:	b2db      	uxtb	r3, r3
 80094a0:	60fb      	str	r3, [r7, #12]
    UNUSED(tmpreg);
 80094a2:	68fb      	ldr	r3, [r7, #12]
  }

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 80094a4:	6878      	ldr	r0, [r7, #4]
 80094a6:	f000 fac8 	bl	8009a3a <I2C_Flush_TXDR>

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 80094aa:	687b      	ldr	r3, [r7, #4]
 80094ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80094ae:	613b      	str	r3, [r7, #16]

  /* Call the corresponding callback to inform upper layer of End of Transfer */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) || (tmperror != HAL_I2C_ERROR_NONE))
 80094b0:	687b      	ldr	r3, [r7, #4]
 80094b2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80094b6:	b2db      	uxtb	r3, r3
 80094b8:	2b60      	cmp	r3, #96	; 0x60
 80094ba:	d002      	beq.n	80094c2 <I2C_ITMasterCplt+0xca>
 80094bc:	693b      	ldr	r3, [r7, #16]
 80094be:	2b00      	cmp	r3, #0
 80094c0:	d006      	beq.n	80094d0 <I2C_ITMasterCplt+0xd8>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 80094c2:	687b      	ldr	r3, [r7, #4]
 80094c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80094c6:	4619      	mov	r1, r3
 80094c8:	6878      	ldr	r0, [r7, #4]
 80094ca:	f000 f9bf 	bl	800984c <I2C_ITError>
  }
  else
  {
    /* Nothing to do */
  }
}
 80094ce:	e054      	b.n	800957a <I2C_ITMasterCplt+0x182>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80094d0:	687b      	ldr	r3, [r7, #4]
 80094d2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80094d6:	b2db      	uxtb	r3, r3
 80094d8:	2b21      	cmp	r3, #33	; 0x21
 80094da:	d124      	bne.n	8009526 <I2C_ITMasterCplt+0x12e>
    hi2c->State = HAL_I2C_STATE_READY;
 80094dc:	687b      	ldr	r3, [r7, #4]
 80094de:	2220      	movs	r2, #32
 80094e0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80094e4:	687b      	ldr	r3, [r7, #4]
 80094e6:	2200      	movs	r2, #0
 80094e8:	631a      	str	r2, [r3, #48]	; 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80094ea:	687b      	ldr	r3, [r7, #4]
 80094ec:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80094f0:	b2db      	uxtb	r3, r3
 80094f2:	2b40      	cmp	r3, #64	; 0x40
 80094f4:	d10b      	bne.n	800950e <I2C_ITMasterCplt+0x116>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80094f6:	687b      	ldr	r3, [r7, #4]
 80094f8:	2200      	movs	r2, #0
 80094fa:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 80094fe:	687b      	ldr	r3, [r7, #4]
 8009500:	2200      	movs	r2, #0
 8009502:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_MemTxCpltCallback(hi2c);
 8009506:	6878      	ldr	r0, [r7, #4]
 8009508:	f7ff fa35 	bl	8008976 <HAL_I2C_MemTxCpltCallback>
}
 800950c:	e035      	b.n	800957a <I2C_ITMasterCplt+0x182>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800950e:	687b      	ldr	r3, [r7, #4]
 8009510:	2200      	movs	r2, #0
 8009512:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 8009516:	687b      	ldr	r3, [r7, #4]
 8009518:	2200      	movs	r2, #0
 800951a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_MasterTxCpltCallback(hi2c);
 800951e:	6878      	ldr	r0, [r7, #4]
 8009520:	f7ff f9ef 	bl	8008902 <HAL_I2C_MasterTxCpltCallback>
}
 8009524:	e029      	b.n	800957a <I2C_ITMasterCplt+0x182>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8009526:	687b      	ldr	r3, [r7, #4]
 8009528:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800952c:	b2db      	uxtb	r3, r3
 800952e:	2b22      	cmp	r3, #34	; 0x22
 8009530:	d123      	bne.n	800957a <I2C_ITMasterCplt+0x182>
    hi2c->State = HAL_I2C_STATE_READY;
 8009532:	687b      	ldr	r3, [r7, #4]
 8009534:	2220      	movs	r2, #32
 8009536:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800953a:	687b      	ldr	r3, [r7, #4]
 800953c:	2200      	movs	r2, #0
 800953e:	631a      	str	r2, [r3, #48]	; 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8009540:	687b      	ldr	r3, [r7, #4]
 8009542:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8009546:	b2db      	uxtb	r3, r3
 8009548:	2b40      	cmp	r3, #64	; 0x40
 800954a:	d10b      	bne.n	8009564 <I2C_ITMasterCplt+0x16c>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800954c:	687b      	ldr	r3, [r7, #4]
 800954e:	2200      	movs	r2, #0
 8009550:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 8009554:	687b      	ldr	r3, [r7, #4]
 8009556:	2200      	movs	r2, #0
 8009558:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_MemRxCpltCallback(hi2c);
 800955c:	6878      	ldr	r0, [r7, #4]
 800955e:	f7ff fa13 	bl	8008988 <HAL_I2C_MemRxCpltCallback>
}
 8009562:	e00a      	b.n	800957a <I2C_ITMasterCplt+0x182>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8009564:	687b      	ldr	r3, [r7, #4]
 8009566:	2200      	movs	r2, #0
 8009568:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 800956c:	687b      	ldr	r3, [r7, #4]
 800956e:	2200      	movs	r2, #0
 8009570:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8009574:	6878      	ldr	r0, [r7, #4]
 8009576:	f7ff f9cd 	bl	8008914 <HAL_I2C_MasterRxCpltCallback>
}
 800957a:	bf00      	nop
 800957c:	3718      	adds	r7, #24
 800957e:	46bd      	mov	sp, r7
 8009580:	bd80      	pop	{r7, pc}
 8009582:	bf00      	nop
 8009584:	fe00e800 	.word	0xfe00e800
 8009588:	ffff0000 	.word	0xffff0000

0800958c <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 800958c:	b580      	push	{r7, lr}
 800958e:	b086      	sub	sp, #24
 8009590:	af00      	add	r7, sp, #0
 8009592:	6078      	str	r0, [r7, #4]
 8009594:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8009596:	687b      	ldr	r3, [r7, #4]
 8009598:	681b      	ldr	r3, [r3, #0]
 800959a:	681b      	ldr	r3, [r3, #0]
 800959c:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 800959e:	683b      	ldr	r3, [r7, #0]
 80095a0:	617b      	str	r3, [r7, #20]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 80095a2:	687b      	ldr	r3, [r7, #4]
 80095a4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80095a8:	73fb      	strb	r3, [r7, #15]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80095aa:	687b      	ldr	r3, [r7, #4]
 80095ac:	681b      	ldr	r3, [r3, #0]
 80095ae:	2220      	movs	r2, #32
 80095b0:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80095b2:	7bfb      	ldrb	r3, [r7, #15]
 80095b4:	2b21      	cmp	r3, #33	; 0x21
 80095b6:	d002      	beq.n	80095be <I2C_ITSlaveCplt+0x32>
 80095b8:	7bfb      	ldrb	r3, [r7, #15]
 80095ba:	2b29      	cmp	r3, #41	; 0x29
 80095bc:	d108      	bne.n	80095d0 <I2C_ITSlaveCplt+0x44>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 80095be:	f248 0101 	movw	r1, #32769	; 0x8001
 80095c2:	6878      	ldr	r0, [r7, #4]
 80095c4:	f000 fcd8 	bl	8009f78 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80095c8:	687b      	ldr	r3, [r7, #4]
 80095ca:	2221      	movs	r2, #33	; 0x21
 80095cc:	631a      	str	r2, [r3, #48]	; 0x30
 80095ce:	e00d      	b.n	80095ec <I2C_ITSlaveCplt+0x60>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80095d0:	7bfb      	ldrb	r3, [r7, #15]
 80095d2:	2b22      	cmp	r3, #34	; 0x22
 80095d4:	d002      	beq.n	80095dc <I2C_ITSlaveCplt+0x50>
 80095d6:	7bfb      	ldrb	r3, [r7, #15]
 80095d8:	2b2a      	cmp	r3, #42	; 0x2a
 80095da:	d107      	bne.n	80095ec <I2C_ITSlaveCplt+0x60>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 80095dc:	f248 0102 	movw	r1, #32770	; 0x8002
 80095e0:	6878      	ldr	r0, [r7, #4]
 80095e2:	f000 fcc9 	bl	8009f78 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80095e6:	687b      	ldr	r3, [r7, #4]
 80095e8:	2222      	movs	r2, #34	; 0x22
 80095ea:	631a      	str	r2, [r3, #48]	; 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 80095ec:	687b      	ldr	r3, [r7, #4]
 80095ee:	681b      	ldr	r3, [r3, #0]
 80095f0:	685a      	ldr	r2, [r3, #4]
 80095f2:	687b      	ldr	r3, [r7, #4]
 80095f4:	681b      	ldr	r3, [r3, #0]
 80095f6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80095fa:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 80095fc:	687b      	ldr	r3, [r7, #4]
 80095fe:	681b      	ldr	r3, [r3, #0]
 8009600:	6859      	ldr	r1, [r3, #4]
 8009602:	687b      	ldr	r3, [r7, #4]
 8009604:	681a      	ldr	r2, [r3, #0]
 8009606:	4b64      	ldr	r3, [pc, #400]	; (8009798 <I2C_ITSlaveCplt+0x20c>)
 8009608:	400b      	ands	r3, r1
 800960a:	6053      	str	r3, [r2, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 800960c:	6878      	ldr	r0, [r7, #4]
 800960e:	f000 fa14 	bl	8009a3a <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8009612:	693b      	ldr	r3, [r7, #16]
 8009614:	0b9b      	lsrs	r3, r3, #14
 8009616:	f003 0301 	and.w	r3, r3, #1
 800961a:	2b00      	cmp	r3, #0
 800961c:	d013      	beq.n	8009646 <I2C_ITSlaveCplt+0xba>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800961e:	687b      	ldr	r3, [r7, #4]
 8009620:	681b      	ldr	r3, [r3, #0]
 8009622:	681a      	ldr	r2, [r3, #0]
 8009624:	687b      	ldr	r3, [r7, #4]
 8009626:	681b      	ldr	r3, [r3, #0]
 8009628:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800962c:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 800962e:	687b      	ldr	r3, [r7, #4]
 8009630:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009632:	2b00      	cmp	r3, #0
 8009634:	d020      	beq.n	8009678 <I2C_ITSlaveCplt+0xec>
    {
      hi2c->XferCount = (uint16_t)__HAL_DMA_GET_COUNTER(hi2c->hdmatx);
 8009636:	687b      	ldr	r3, [r7, #4]
 8009638:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800963a:	681b      	ldr	r3, [r3, #0]
 800963c:	685b      	ldr	r3, [r3, #4]
 800963e:	b29a      	uxth	r2, r3
 8009640:	687b      	ldr	r3, [r7, #4]
 8009642:	855a      	strh	r2, [r3, #42]	; 0x2a
 8009644:	e018      	b.n	8009678 <I2C_ITSlaveCplt+0xec>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8009646:	693b      	ldr	r3, [r7, #16]
 8009648:	0bdb      	lsrs	r3, r3, #15
 800964a:	f003 0301 	and.w	r3, r3, #1
 800964e:	2b00      	cmp	r3, #0
 8009650:	d012      	beq.n	8009678 <I2C_ITSlaveCplt+0xec>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8009652:	687b      	ldr	r3, [r7, #4]
 8009654:	681b      	ldr	r3, [r3, #0]
 8009656:	681a      	ldr	r2, [r3, #0]
 8009658:	687b      	ldr	r3, [r7, #4]
 800965a:	681b      	ldr	r3, [r3, #0]
 800965c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8009660:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 8009662:	687b      	ldr	r3, [r7, #4]
 8009664:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009666:	2b00      	cmp	r3, #0
 8009668:	d006      	beq.n	8009678 <I2C_ITSlaveCplt+0xec>
    {
      hi2c->XferCount = (uint16_t)__HAL_DMA_GET_COUNTER(hi2c->hdmarx);
 800966a:	687b      	ldr	r3, [r7, #4]
 800966c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800966e:	681b      	ldr	r3, [r3, #0]
 8009670:	685b      	ldr	r3, [r3, #4]
 8009672:	b29a      	uxth	r2, r3
 8009674:	687b      	ldr	r3, [r7, #4]
 8009676:	855a      	strh	r2, [r3, #42]	; 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 8009678:	697b      	ldr	r3, [r7, #20]
 800967a:	089b      	lsrs	r3, r3, #2
 800967c:	f003 0301 	and.w	r3, r3, #1
 8009680:	2b00      	cmp	r3, #0
 8009682:	d020      	beq.n	80096c6 <I2C_ITSlaveCplt+0x13a>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8009684:	697b      	ldr	r3, [r7, #20]
 8009686:	f023 0304 	bic.w	r3, r3, #4
 800968a:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800968c:	687b      	ldr	r3, [r7, #4]
 800968e:	681b      	ldr	r3, [r3, #0]
 8009690:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8009692:	687b      	ldr	r3, [r7, #4]
 8009694:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009696:	b2d2      	uxtb	r2, r2
 8009698:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800969a:	687b      	ldr	r3, [r7, #4]
 800969c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800969e:	1c5a      	adds	r2, r3, #1
 80096a0:	687b      	ldr	r3, [r7, #4]
 80096a2:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 80096a4:	687b      	ldr	r3, [r7, #4]
 80096a6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80096a8:	2b00      	cmp	r3, #0
 80096aa:	d00c      	beq.n	80096c6 <I2C_ITSlaveCplt+0x13a>
    {
      hi2c->XferSize--;
 80096ac:	687b      	ldr	r3, [r7, #4]
 80096ae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80096b0:	3b01      	subs	r3, #1
 80096b2:	b29a      	uxth	r2, r3
 80096b4:	687b      	ldr	r3, [r7, #4]
 80096b6:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80096b8:	687b      	ldr	r3, [r7, #4]
 80096ba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80096bc:	b29b      	uxth	r3, r3
 80096be:	3b01      	subs	r3, #1
 80096c0:	b29a      	uxth	r2, r3
 80096c2:	687b      	ldr	r3, [r7, #4]
 80096c4:	855a      	strh	r2, [r3, #42]	; 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 80096c6:	687b      	ldr	r3, [r7, #4]
 80096c8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80096ca:	b29b      	uxth	r3, r3
 80096cc:	2b00      	cmp	r3, #0
 80096ce:	d005      	beq.n	80096dc <I2C_ITSlaveCplt+0x150>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80096d0:	687b      	ldr	r3, [r7, #4]
 80096d2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80096d4:	f043 0204 	orr.w	r2, r3, #4
 80096d8:	687b      	ldr	r3, [r7, #4]
 80096da:	645a      	str	r2, [r3, #68]	; 0x44
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 80096dc:	687b      	ldr	r3, [r7, #4]
 80096de:	2200      	movs	r2, #0
 80096e0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferISR = NULL;
 80096e4:	687b      	ldr	r3, [r7, #4]
 80096e6:	2200      	movs	r2, #0
 80096e8:	635a      	str	r2, [r3, #52]	; 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80096ea:	687b      	ldr	r3, [r7, #4]
 80096ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80096ee:	2b00      	cmp	r3, #0
 80096f0:	d010      	beq.n	8009714 <I2C_ITSlaveCplt+0x188>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 80096f2:	687b      	ldr	r3, [r7, #4]
 80096f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80096f6:	4619      	mov	r1, r3
 80096f8:	6878      	ldr	r0, [r7, #4]
 80096fa:	f000 f8a7 	bl	800984c <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 80096fe:	687b      	ldr	r3, [r7, #4]
 8009700:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009704:	b2db      	uxtb	r3, r3
 8009706:	2b28      	cmp	r3, #40	; 0x28
 8009708:	d141      	bne.n	800978e <I2C_ITSlaveCplt+0x202>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 800970a:	6979      	ldr	r1, [r7, #20]
 800970c:	6878      	ldr	r0, [r7, #4]
 800970e:	f000 f847 	bl	80097a0 <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8009712:	e03c      	b.n	800978e <I2C_ITSlaveCplt+0x202>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8009714:	687b      	ldr	r3, [r7, #4]
 8009716:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009718:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800971c:	d014      	beq.n	8009748 <I2C_ITSlaveCplt+0x1bc>
    I2C_ITSlaveSeqCplt(hi2c);
 800971e:	6878      	ldr	r0, [r7, #4]
 8009720:	f7ff fe0c 	bl	800933c <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8009724:	687b      	ldr	r3, [r7, #4]
 8009726:	4a1d      	ldr	r2, [pc, #116]	; (800979c <I2C_ITSlaveCplt+0x210>)
 8009728:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 800972a:	687b      	ldr	r3, [r7, #4]
 800972c:	2220      	movs	r2, #32
 800972e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8009732:	687b      	ldr	r3, [r7, #4]
 8009734:	2200      	movs	r2, #0
 8009736:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8009738:	687b      	ldr	r3, [r7, #4]
 800973a:	2200      	movs	r2, #0
 800973c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 8009740:	6878      	ldr	r0, [r7, #4]
 8009742:	f7ff f90f 	bl	8008964 <HAL_I2C_ListenCpltCallback>
}
 8009746:	e022      	b.n	800978e <I2C_ITSlaveCplt+0x202>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8009748:	687b      	ldr	r3, [r7, #4]
 800974a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800974e:	b2db      	uxtb	r3, r3
 8009750:	2b22      	cmp	r3, #34	; 0x22
 8009752:	d10e      	bne.n	8009772 <I2C_ITSlaveCplt+0x1e6>
    hi2c->State = HAL_I2C_STATE_READY;
 8009754:	687b      	ldr	r3, [r7, #4]
 8009756:	2220      	movs	r2, #32
 8009758:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800975c:	687b      	ldr	r3, [r7, #4]
 800975e:	2200      	movs	r2, #0
 8009760:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8009762:	687b      	ldr	r3, [r7, #4]
 8009764:	2200      	movs	r2, #0
 8009766:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 800976a:	6878      	ldr	r0, [r7, #4]
 800976c:	f7ff f8e4 	bl	8008938 <HAL_I2C_SlaveRxCpltCallback>
}
 8009770:	e00d      	b.n	800978e <I2C_ITSlaveCplt+0x202>
    hi2c->State = HAL_I2C_STATE_READY;
 8009772:	687b      	ldr	r3, [r7, #4]
 8009774:	2220      	movs	r2, #32
 8009776:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800977a:	687b      	ldr	r3, [r7, #4]
 800977c:	2200      	movs	r2, #0
 800977e:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8009780:	687b      	ldr	r3, [r7, #4]
 8009782:	2200      	movs	r2, #0
 8009784:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8009788:	6878      	ldr	r0, [r7, #4]
 800978a:	f7ff f8cc 	bl	8008926 <HAL_I2C_SlaveTxCpltCallback>
}
 800978e:	bf00      	nop
 8009790:	3718      	adds	r7, #24
 8009792:	46bd      	mov	sp, r7
 8009794:	bd80      	pop	{r7, pc}
 8009796:	bf00      	nop
 8009798:	fe00e800 	.word	0xfe00e800
 800979c:	ffff0000 	.word	0xffff0000

080097a0 <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 80097a0:	b580      	push	{r7, lr}
 80097a2:	b082      	sub	sp, #8
 80097a4:	af00      	add	r7, sp, #0
 80097a6:	6078      	str	r0, [r7, #4]
 80097a8:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80097aa:	687b      	ldr	r3, [r7, #4]
 80097ac:	4a26      	ldr	r2, [pc, #152]	; (8009848 <I2C_ITListenCplt+0xa8>)
 80097ae:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 80097b0:	687b      	ldr	r3, [r7, #4]
 80097b2:	2200      	movs	r2, #0
 80097b4:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 80097b6:	687b      	ldr	r3, [r7, #4]
 80097b8:	2220      	movs	r2, #32
 80097ba:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80097be:	687b      	ldr	r3, [r7, #4]
 80097c0:	2200      	movs	r2, #0
 80097c2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferISR = NULL;
 80097c6:	687b      	ldr	r3, [r7, #4]
 80097c8:	2200      	movs	r2, #0
 80097ca:	635a      	str	r2, [r3, #52]	; 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 80097cc:	683b      	ldr	r3, [r7, #0]
 80097ce:	089b      	lsrs	r3, r3, #2
 80097d0:	f003 0301 	and.w	r3, r3, #1
 80097d4:	2b00      	cmp	r3, #0
 80097d6:	d022      	beq.n	800981e <I2C_ITListenCplt+0x7e>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80097d8:	687b      	ldr	r3, [r7, #4]
 80097da:	681b      	ldr	r3, [r3, #0]
 80097dc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80097de:	687b      	ldr	r3, [r7, #4]
 80097e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80097e2:	b2d2      	uxtb	r2, r2
 80097e4:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80097e6:	687b      	ldr	r3, [r7, #4]
 80097e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80097ea:	1c5a      	adds	r2, r3, #1
 80097ec:	687b      	ldr	r3, [r7, #4]
 80097ee:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 80097f0:	687b      	ldr	r3, [r7, #4]
 80097f2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80097f4:	2b00      	cmp	r3, #0
 80097f6:	d012      	beq.n	800981e <I2C_ITListenCplt+0x7e>
    {
      hi2c->XferSize--;
 80097f8:	687b      	ldr	r3, [r7, #4]
 80097fa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80097fc:	3b01      	subs	r3, #1
 80097fe:	b29a      	uxth	r2, r3
 8009800:	687b      	ldr	r3, [r7, #4]
 8009802:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8009804:	687b      	ldr	r3, [r7, #4]
 8009806:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009808:	b29b      	uxth	r3, r3
 800980a:	3b01      	subs	r3, #1
 800980c:	b29a      	uxth	r2, r3
 800980e:	687b      	ldr	r3, [r7, #4]
 8009810:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8009812:	687b      	ldr	r3, [r7, #4]
 8009814:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009816:	f043 0204 	orr.w	r2, r3, #4
 800981a:	687b      	ldr	r3, [r7, #4]
 800981c:	645a      	str	r2, [r3, #68]	; 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 800981e:	f248 0103 	movw	r1, #32771	; 0x8003
 8009822:	6878      	ldr	r0, [r7, #4]
 8009824:	f000 fba8 	bl	8009f78 <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009828:	687b      	ldr	r3, [r7, #4]
 800982a:	681b      	ldr	r3, [r3, #0]
 800982c:	2210      	movs	r2, #16
 800982e:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8009830:	687b      	ldr	r3, [r7, #4]
 8009832:	2200      	movs	r2, #0
 8009834:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 8009838:	6878      	ldr	r0, [r7, #4]
 800983a:	f7ff f893 	bl	8008964 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 800983e:	bf00      	nop
 8009840:	3708      	adds	r7, #8
 8009842:	46bd      	mov	sp, r7
 8009844:	bd80      	pop	{r7, pc}
 8009846:	bf00      	nop
 8009848:	ffff0000 	.word	0xffff0000

0800984c <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 800984c:	b580      	push	{r7, lr}
 800984e:	b084      	sub	sp, #16
 8009850:	af00      	add	r7, sp, #0
 8009852:	6078      	str	r0, [r7, #4]
 8009854:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8009856:	687b      	ldr	r3, [r7, #4]
 8009858:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800985c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 800985e:	687b      	ldr	r3, [r7, #4]
 8009860:	2200      	movs	r2, #0
 8009862:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8009866:	687b      	ldr	r3, [r7, #4]
 8009868:	4a5d      	ldr	r2, [pc, #372]	; (80099e0 <I2C_ITError+0x194>)
 800986a:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->XferCount     = 0U;
 800986c:	687b      	ldr	r3, [r7, #4]
 800986e:	2200      	movs	r2, #0
 8009870:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 8009872:	687b      	ldr	r3, [r7, #4]
 8009874:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8009876:	683b      	ldr	r3, [r7, #0]
 8009878:	431a      	orrs	r2, r3
 800987a:	687b      	ldr	r3, [r7, #4]
 800987c:	645a      	str	r2, [r3, #68]	; 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 800987e:	7bfb      	ldrb	r3, [r7, #15]
 8009880:	2b28      	cmp	r3, #40	; 0x28
 8009882:	d005      	beq.n	8009890 <I2C_ITError+0x44>
 8009884:	7bfb      	ldrb	r3, [r7, #15]
 8009886:	2b29      	cmp	r3, #41	; 0x29
 8009888:	d002      	beq.n	8009890 <I2C_ITError+0x44>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 800988a:	7bfb      	ldrb	r3, [r7, #15]
 800988c:	2b2a      	cmp	r3, #42	; 0x2a
 800988e:	d10b      	bne.n	80098a8 <I2C_ITError+0x5c>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8009890:	2103      	movs	r1, #3
 8009892:	6878      	ldr	r0, [r7, #4]
 8009894:	f000 fb70 	bl	8009f78 <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8009898:	687b      	ldr	r3, [r7, #4]
 800989a:	2228      	movs	r2, #40	; 0x28
 800989c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 80098a0:	687b      	ldr	r3, [r7, #4]
 80098a2:	4a50      	ldr	r2, [pc, #320]	; (80099e4 <I2C_ITError+0x198>)
 80098a4:	635a      	str	r2, [r3, #52]	; 0x34
 80098a6:	e011      	b.n	80098cc <I2C_ITError+0x80>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 80098a8:	f248 0103 	movw	r1, #32771	; 0x8003
 80098ac:	6878      	ldr	r0, [r7, #4]
 80098ae:	f000 fb63 	bl	8009f78 <I2C_Disable_IRQ>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 80098b2:	687b      	ldr	r3, [r7, #4]
 80098b4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80098b8:	b2db      	uxtb	r3, r3
 80098ba:	2b60      	cmp	r3, #96	; 0x60
 80098bc:	d003      	beq.n	80098c6 <I2C_ITError+0x7a>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 80098be:	687b      	ldr	r3, [r7, #4]
 80098c0:	2220      	movs	r2, #32
 80098c2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    }
    hi2c->XferISR       = NULL;
 80098c6:	687b      	ldr	r3, [r7, #4]
 80098c8:	2200      	movs	r2, #0
 80098ca:	635a      	str	r2, [r3, #52]	; 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 80098cc:	687b      	ldr	r3, [r7, #4]
 80098ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80098d0:	60bb      	str	r3, [r7, #8]
  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 80098d2:	687b      	ldr	r3, [r7, #4]
 80098d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80098d6:	2b00      	cmp	r3, #0
 80098d8:	d039      	beq.n	800994e <I2C_ITError+0x102>
 80098da:	68bb      	ldr	r3, [r7, #8]
 80098dc:	2b11      	cmp	r3, #17
 80098de:	d002      	beq.n	80098e6 <I2C_ITError+0x9a>
 80098e0:	68bb      	ldr	r3, [r7, #8]
 80098e2:	2b21      	cmp	r3, #33	; 0x21
 80098e4:	d133      	bne.n	800994e <I2C_ITError+0x102>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 80098e6:	687b      	ldr	r3, [r7, #4]
 80098e8:	681b      	ldr	r3, [r3, #0]
 80098ea:	681b      	ldr	r3, [r3, #0]
 80098ec:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80098f0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80098f4:	d107      	bne.n	8009906 <I2C_ITError+0xba>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80098f6:	687b      	ldr	r3, [r7, #4]
 80098f8:	681b      	ldr	r3, [r3, #0]
 80098fa:	681a      	ldr	r2, [r3, #0]
 80098fc:	687b      	ldr	r3, [r7, #4]
 80098fe:	681b      	ldr	r3, [r3, #0]
 8009900:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8009904:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8009906:	687b      	ldr	r3, [r7, #4]
 8009908:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800990a:	4618      	mov	r0, r3
 800990c:	f7fe f86a 	bl	80079e4 <HAL_DMA_GetState>
 8009910:	4603      	mov	r3, r0
 8009912:	2b01      	cmp	r3, #1
 8009914:	d017      	beq.n	8009946 <I2C_ITError+0xfa>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8009916:	687b      	ldr	r3, [r7, #4]
 8009918:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800991a:	4a33      	ldr	r2, [pc, #204]	; (80099e8 <I2C_ITError+0x19c>)
 800991c:	639a      	str	r2, [r3, #56]	; 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800991e:	687b      	ldr	r3, [r7, #4]
 8009920:	2200      	movs	r2, #0
 8009922:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8009926:	687b      	ldr	r3, [r7, #4]
 8009928:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800992a:	4618      	mov	r0, r3
 800992c:	f7fd ff34 	bl	8007798 <HAL_DMA_Abort_IT>
 8009930:	4603      	mov	r3, r0
 8009932:	2b00      	cmp	r3, #0
 8009934:	d04d      	beq.n	80099d2 <I2C_ITError+0x186>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8009936:	687b      	ldr	r3, [r7, #4]
 8009938:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800993a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800993c:	687a      	ldr	r2, [r7, #4]
 800993e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8009940:	4610      	mov	r0, r2
 8009942:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8009944:	e045      	b.n	80099d2 <I2C_ITError+0x186>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8009946:	6878      	ldr	r0, [r7, #4]
 8009948:	f000 f850 	bl	80099ec <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800994c:	e041      	b.n	80099d2 <I2C_ITError+0x186>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 800994e:	687b      	ldr	r3, [r7, #4]
 8009950:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009952:	2b00      	cmp	r3, #0
 8009954:	d039      	beq.n	80099ca <I2C_ITError+0x17e>
 8009956:	68bb      	ldr	r3, [r7, #8]
 8009958:	2b12      	cmp	r3, #18
 800995a:	d002      	beq.n	8009962 <I2C_ITError+0x116>
 800995c:	68bb      	ldr	r3, [r7, #8]
 800995e:	2b22      	cmp	r3, #34	; 0x22
 8009960:	d133      	bne.n	80099ca <I2C_ITError+0x17e>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 8009962:	687b      	ldr	r3, [r7, #4]
 8009964:	681b      	ldr	r3, [r3, #0]
 8009966:	681b      	ldr	r3, [r3, #0]
 8009968:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800996c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009970:	d107      	bne.n	8009982 <I2C_ITError+0x136>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8009972:	687b      	ldr	r3, [r7, #4]
 8009974:	681b      	ldr	r3, [r3, #0]
 8009976:	681a      	ldr	r2, [r3, #0]
 8009978:	687b      	ldr	r3, [r7, #4]
 800997a:	681b      	ldr	r3, [r3, #0]
 800997c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8009980:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8009982:	687b      	ldr	r3, [r7, #4]
 8009984:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009986:	4618      	mov	r0, r3
 8009988:	f7fe f82c 	bl	80079e4 <HAL_DMA_GetState>
 800998c:	4603      	mov	r3, r0
 800998e:	2b01      	cmp	r3, #1
 8009990:	d017      	beq.n	80099c2 <I2C_ITError+0x176>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8009992:	687b      	ldr	r3, [r7, #4]
 8009994:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009996:	4a14      	ldr	r2, [pc, #80]	; (80099e8 <I2C_ITError+0x19c>)
 8009998:	639a      	str	r2, [r3, #56]	; 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800999a:	687b      	ldr	r3, [r7, #4]
 800999c:	2200      	movs	r2, #0
 800999e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 80099a2:	687b      	ldr	r3, [r7, #4]
 80099a4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80099a6:	4618      	mov	r0, r3
 80099a8:	f7fd fef6 	bl	8007798 <HAL_DMA_Abort_IT>
 80099ac:	4603      	mov	r3, r0
 80099ae:	2b00      	cmp	r3, #0
 80099b0:	d011      	beq.n	80099d6 <I2C_ITError+0x18a>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80099b2:	687b      	ldr	r3, [r7, #4]
 80099b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80099b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80099b8:	687a      	ldr	r2, [r7, #4]
 80099ba:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80099bc:	4610      	mov	r0, r2
 80099be:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80099c0:	e009      	b.n	80099d6 <I2C_ITError+0x18a>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 80099c2:	6878      	ldr	r0, [r7, #4]
 80099c4:	f000 f812 	bl	80099ec <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80099c8:	e005      	b.n	80099d6 <I2C_ITError+0x18a>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 80099ca:	6878      	ldr	r0, [r7, #4]
 80099cc:	f000 f80e 	bl	80099ec <I2C_TreatErrorCallback>
  }
}
 80099d0:	e002      	b.n	80099d8 <I2C_ITError+0x18c>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80099d2:	bf00      	nop
 80099d4:	e000      	b.n	80099d8 <I2C_ITError+0x18c>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80099d6:	bf00      	nop
}
 80099d8:	bf00      	nop
 80099da:	3710      	adds	r7, #16
 80099dc:	46bd      	mov	sp, r7
 80099de:	bd80      	pop	{r7, pc}
 80099e0:	ffff0000 	.word	0xffff0000
 80099e4:	08008c0f 	.word	0x08008c0f
 80099e8:	08009bdb 	.word	0x08009bdb

080099ec <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 80099ec:	b580      	push	{r7, lr}
 80099ee:	b082      	sub	sp, #8
 80099f0:	af00      	add	r7, sp, #0
 80099f2:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 80099f4:	687b      	ldr	r3, [r7, #4]
 80099f6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80099fa:	b2db      	uxtb	r3, r3
 80099fc:	2b60      	cmp	r3, #96	; 0x60
 80099fe:	d10e      	bne.n	8009a1e <I2C_TreatErrorCallback+0x32>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8009a00:	687b      	ldr	r3, [r7, #4]
 8009a02:	2220      	movs	r2, #32
 8009a04:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8009a08:	687b      	ldr	r3, [r7, #4]
 8009a0a:	2200      	movs	r2, #0
 8009a0c:	631a      	str	r2, [r3, #48]	; 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009a0e:	687b      	ldr	r3, [r7, #4]
 8009a10:	2200      	movs	r2, #0
 8009a12:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8009a16:	6878      	ldr	r0, [r7, #4]
 8009a18:	f7fe ffc8 	bl	80089ac <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8009a1c:	e009      	b.n	8009a32 <I2C_TreatErrorCallback+0x46>
    hi2c->PreviousState = I2C_STATE_NONE;
 8009a1e:	687b      	ldr	r3, [r7, #4]
 8009a20:	2200      	movs	r2, #0
 8009a22:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8009a24:	687b      	ldr	r3, [r7, #4]
 8009a26:	2200      	movs	r2, #0
 8009a28:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_ErrorCallback(hi2c);
 8009a2c:	6878      	ldr	r0, [r7, #4]
 8009a2e:	f7fe ffb4 	bl	800899a <HAL_I2C_ErrorCallback>
}
 8009a32:	bf00      	nop
 8009a34:	3708      	adds	r7, #8
 8009a36:	46bd      	mov	sp, r7
 8009a38:	bd80      	pop	{r7, pc}

08009a3a <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8009a3a:	b480      	push	{r7}
 8009a3c:	b083      	sub	sp, #12
 8009a3e:	af00      	add	r7, sp, #0
 8009a40:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8009a42:	687b      	ldr	r3, [r7, #4]
 8009a44:	681b      	ldr	r3, [r3, #0]
 8009a46:	699b      	ldr	r3, [r3, #24]
 8009a48:	f003 0302 	and.w	r3, r3, #2
 8009a4c:	2b02      	cmp	r3, #2
 8009a4e:	d103      	bne.n	8009a58 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8009a50:	687b      	ldr	r3, [r7, #4]
 8009a52:	681b      	ldr	r3, [r3, #0]
 8009a54:	2200      	movs	r2, #0
 8009a56:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8009a58:	687b      	ldr	r3, [r7, #4]
 8009a5a:	681b      	ldr	r3, [r3, #0]
 8009a5c:	699b      	ldr	r3, [r3, #24]
 8009a5e:	f003 0301 	and.w	r3, r3, #1
 8009a62:	2b01      	cmp	r3, #1
 8009a64:	d007      	beq.n	8009a76 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8009a66:	687b      	ldr	r3, [r7, #4]
 8009a68:	681b      	ldr	r3, [r3, #0]
 8009a6a:	699a      	ldr	r2, [r3, #24]
 8009a6c:	687b      	ldr	r3, [r7, #4]
 8009a6e:	681b      	ldr	r3, [r3, #0]
 8009a70:	f042 0201 	orr.w	r2, r2, #1
 8009a74:	619a      	str	r2, [r3, #24]
  }
}
 8009a76:	bf00      	nop
 8009a78:	370c      	adds	r7, #12
 8009a7a:	46bd      	mov	sp, r7
 8009a7c:	bc80      	pop	{r7}
 8009a7e:	4770      	bx	lr

08009a80 <I2C_DMAMasterTransmitCplt>:
  * @brief  DMA I2C master transmit process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAMasterTransmitCplt(DMA_HandleTypeDef *hdma)
{
 8009a80:	b580      	push	{r7, lr}
 8009a82:	b084      	sub	sp, #16
 8009a84:	af00      	add	r7, sp, #0
 8009a86:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8009a88:	687b      	ldr	r3, [r7, #4]
 8009a8a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009a8c:	60fb      	str	r3, [r7, #12]

  /* Disable DMA Request */
  hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8009a8e:	68fb      	ldr	r3, [r7, #12]
 8009a90:	681b      	ldr	r3, [r3, #0]
 8009a92:	681a      	ldr	r2, [r3, #0]
 8009a94:	68fb      	ldr	r3, [r7, #12]
 8009a96:	681b      	ldr	r3, [r3, #0]
 8009a98:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8009a9c:	601a      	str	r2, [r3, #0]

  /* If last transfer, enable STOP interrupt */
  if (hi2c->XferCount == 0U)
 8009a9e:	68fb      	ldr	r3, [r7, #12]
 8009aa0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009aa2:	b29b      	uxth	r3, r3
 8009aa4:	2b00      	cmp	r3, #0
 8009aa6:	d104      	bne.n	8009ab2 <I2C_DMAMasterTransmitCplt+0x32>
  {
    /* Enable STOP interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 8009aa8:	2120      	movs	r1, #32
 8009aaa:	68f8      	ldr	r0, [r7, #12]
 8009aac:	f000 fa02 	bl	8009eb4 <I2C_Enable_IRQ>
    {
      /* Enable TC interrupts */
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
    }
  }
}
 8009ab0:	e02d      	b.n	8009b0e <I2C_DMAMasterTransmitCplt+0x8e>
    hi2c->pBuffPtr += hi2c->XferSize;
 8009ab2:	68fb      	ldr	r3, [r7, #12]
 8009ab4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009ab6:	68fa      	ldr	r2, [r7, #12]
 8009ab8:	8d12      	ldrh	r2, [r2, #40]	; 0x28
 8009aba:	441a      	add	r2, r3
 8009abc:	68fb      	ldr	r3, [r7, #12]
 8009abe:	625a      	str	r2, [r3, #36]	; 0x24
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8009ac0:	68fb      	ldr	r3, [r7, #12]
 8009ac2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009ac4:	b29b      	uxth	r3, r3
 8009ac6:	2bff      	cmp	r3, #255	; 0xff
 8009ac8:	d903      	bls.n	8009ad2 <I2C_DMAMasterTransmitCplt+0x52>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8009aca:	68fb      	ldr	r3, [r7, #12]
 8009acc:	22ff      	movs	r2, #255	; 0xff
 8009ace:	851a      	strh	r2, [r3, #40]	; 0x28
 8009ad0:	e004      	b.n	8009adc <I2C_DMAMasterTransmitCplt+0x5c>
      hi2c->XferSize = hi2c->XferCount;
 8009ad2:	68fb      	ldr	r3, [r7, #12]
 8009ad4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009ad6:	b29a      	uxth	r2, r3
 8009ad8:	68fb      	ldr	r3, [r7, #12]
 8009ada:	851a      	strh	r2, [r3, #40]	; 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->TXDR, hi2c->XferSize) != HAL_OK)
 8009adc:	68fb      	ldr	r3, [r7, #12]
 8009ade:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8009ae0:	68fb      	ldr	r3, [r7, #12]
 8009ae2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009ae4:	4619      	mov	r1, r3
 8009ae6:	68fb      	ldr	r3, [r7, #12]
 8009ae8:	681b      	ldr	r3, [r3, #0]
 8009aea:	3328      	adds	r3, #40	; 0x28
 8009aec:	461a      	mov	r2, r3
 8009aee:	68fb      	ldr	r3, [r7, #12]
 8009af0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009af2:	f7fd fd75 	bl	80075e0 <HAL_DMA_Start_IT>
 8009af6:	4603      	mov	r3, r0
 8009af8:	2b00      	cmp	r3, #0
 8009afa:	d004      	beq.n	8009b06 <I2C_DMAMasterTransmitCplt+0x86>
      I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 8009afc:	2110      	movs	r1, #16
 8009afe:	68f8      	ldr	r0, [r7, #12]
 8009b00:	f7ff fea4 	bl	800984c <I2C_ITError>
}
 8009b04:	e003      	b.n	8009b0e <I2C_DMAMasterTransmitCplt+0x8e>
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
 8009b06:	2140      	movs	r1, #64	; 0x40
 8009b08:	68f8      	ldr	r0, [r7, #12]
 8009b0a:	f000 f9d3 	bl	8009eb4 <I2C_Enable_IRQ>
}
 8009b0e:	bf00      	nop
 8009b10:	3710      	adds	r7, #16
 8009b12:	46bd      	mov	sp, r7
 8009b14:	bd80      	pop	{r7, pc}

08009b16 <I2C_DMAMasterReceiveCplt>:
  * @brief DMA I2C master receive process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAMasterReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8009b16:	b580      	push	{r7, lr}
 8009b18:	b084      	sub	sp, #16
 8009b1a:	af00      	add	r7, sp, #0
 8009b1c:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8009b1e:	687b      	ldr	r3, [r7, #4]
 8009b20:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009b22:	60fb      	str	r3, [r7, #12]

  /* Disable DMA Request */
  hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8009b24:	68fb      	ldr	r3, [r7, #12]
 8009b26:	681b      	ldr	r3, [r3, #0]
 8009b28:	681a      	ldr	r2, [r3, #0]
 8009b2a:	68fb      	ldr	r3, [r7, #12]
 8009b2c:	681b      	ldr	r3, [r3, #0]
 8009b2e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8009b32:	601a      	str	r2, [r3, #0]

  /* If last transfer, enable STOP interrupt */
  if (hi2c->XferCount == 0U)
 8009b34:	68fb      	ldr	r3, [r7, #12]
 8009b36:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009b38:	b29b      	uxth	r3, r3
 8009b3a:	2b00      	cmp	r3, #0
 8009b3c:	d104      	bne.n	8009b48 <I2C_DMAMasterReceiveCplt+0x32>
  {
    /* Enable STOP interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 8009b3e:	2120      	movs	r1, #32
 8009b40:	68f8      	ldr	r0, [r7, #12]
 8009b42:	f000 f9b7 	bl	8009eb4 <I2C_Enable_IRQ>
    {
      /* Enable TC interrupts */
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
    }
  }
}
 8009b46:	e02d      	b.n	8009ba4 <I2C_DMAMasterReceiveCplt+0x8e>
    hi2c->pBuffPtr += hi2c->XferSize;
 8009b48:	68fb      	ldr	r3, [r7, #12]
 8009b4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009b4c:	68fa      	ldr	r2, [r7, #12]
 8009b4e:	8d12      	ldrh	r2, [r2, #40]	; 0x28
 8009b50:	441a      	add	r2, r3
 8009b52:	68fb      	ldr	r3, [r7, #12]
 8009b54:	625a      	str	r2, [r3, #36]	; 0x24
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8009b56:	68fb      	ldr	r3, [r7, #12]
 8009b58:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009b5a:	b29b      	uxth	r3, r3
 8009b5c:	2bff      	cmp	r3, #255	; 0xff
 8009b5e:	d903      	bls.n	8009b68 <I2C_DMAMasterReceiveCplt+0x52>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8009b60:	68fb      	ldr	r3, [r7, #12]
 8009b62:	22ff      	movs	r2, #255	; 0xff
 8009b64:	851a      	strh	r2, [r3, #40]	; 0x28
 8009b66:	e004      	b.n	8009b72 <I2C_DMAMasterReceiveCplt+0x5c>
      hi2c->XferSize = hi2c->XferCount;
 8009b68:	68fb      	ldr	r3, [r7, #12]
 8009b6a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009b6c:	b29a      	uxth	r2, r3
 8009b6e:	68fb      	ldr	r3, [r7, #12]
 8009b70:	851a      	strh	r2, [r3, #40]	; 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)hi2c->pBuffPtr, hi2c->XferSize) != HAL_OK)
 8009b72:	68fb      	ldr	r3, [r7, #12]
 8009b74:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 8009b76:	68fb      	ldr	r3, [r7, #12]
 8009b78:	681b      	ldr	r3, [r3, #0]
 8009b7a:	3324      	adds	r3, #36	; 0x24
 8009b7c:	4619      	mov	r1, r3
 8009b7e:	68fb      	ldr	r3, [r7, #12]
 8009b80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009b82:	461a      	mov	r2, r3
 8009b84:	68fb      	ldr	r3, [r7, #12]
 8009b86:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009b88:	f7fd fd2a 	bl	80075e0 <HAL_DMA_Start_IT>
 8009b8c:	4603      	mov	r3, r0
 8009b8e:	2b00      	cmp	r3, #0
 8009b90:	d004      	beq.n	8009b9c <I2C_DMAMasterReceiveCplt+0x86>
      I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 8009b92:	2110      	movs	r1, #16
 8009b94:	68f8      	ldr	r0, [r7, #12]
 8009b96:	f7ff fe59 	bl	800984c <I2C_ITError>
}
 8009b9a:	e003      	b.n	8009ba4 <I2C_DMAMasterReceiveCplt+0x8e>
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
 8009b9c:	2140      	movs	r1, #64	; 0x40
 8009b9e:	68f8      	ldr	r0, [r7, #12]
 8009ba0:	f000 f988 	bl	8009eb4 <I2C_Enable_IRQ>
}
 8009ba4:	bf00      	nop
 8009ba6:	3710      	adds	r7, #16
 8009ba8:	46bd      	mov	sp, r7
 8009baa:	bd80      	pop	{r7, pc}

08009bac <I2C_DMAError>:
  * @brief  DMA I2C communication error callback.
  * @param hdma DMA handle
  * @retval None
  */
static void I2C_DMAError(DMA_HandleTypeDef *hdma)
{
 8009bac:	b580      	push	{r7, lr}
 8009bae:	b084      	sub	sp, #16
 8009bb0:	af00      	add	r7, sp, #0
 8009bb2:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8009bb4:	687b      	ldr	r3, [r7, #4]
 8009bb6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009bb8:	60fb      	str	r3, [r7, #12]

  /* Disable Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8009bba:	68fb      	ldr	r3, [r7, #12]
 8009bbc:	681b      	ldr	r3, [r3, #0]
 8009bbe:	685a      	ldr	r2, [r3, #4]
 8009bc0:	68fb      	ldr	r3, [r7, #12]
 8009bc2:	681b      	ldr	r3, [r3, #0]
 8009bc4:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8009bc8:	605a      	str	r2, [r3, #4]

  /* Call the corresponding callback to inform upper layer of End of Transfer */
  I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 8009bca:	2110      	movs	r1, #16
 8009bcc:	68f8      	ldr	r0, [r7, #12]
 8009bce:	f7ff fe3d 	bl	800984c <I2C_ITError>
}
 8009bd2:	bf00      	nop
 8009bd4:	3710      	adds	r7, #16
 8009bd6:	46bd      	mov	sp, r7
 8009bd8:	bd80      	pop	{r7, pc}

08009bda <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8009bda:	b580      	push	{r7, lr}
 8009bdc:	b084      	sub	sp, #16
 8009bde:	af00      	add	r7, sp, #0
 8009be0:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8009be2:	687b      	ldr	r3, [r7, #4]
 8009be4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009be6:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 8009be8:	68fb      	ldr	r3, [r7, #12]
 8009bea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009bec:	2b00      	cmp	r3, #0
 8009bee:	d003      	beq.n	8009bf8 <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8009bf0:	68fb      	ldr	r3, [r7, #12]
 8009bf2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009bf4:	2200      	movs	r2, #0
 8009bf6:	639a      	str	r2, [r3, #56]	; 0x38
  }
  if (hi2c->hdmarx != NULL)
 8009bf8:	68fb      	ldr	r3, [r7, #12]
 8009bfa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009bfc:	2b00      	cmp	r3, #0
 8009bfe:	d003      	beq.n	8009c08 <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8009c00:	68fb      	ldr	r3, [r7, #12]
 8009c02:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009c04:	2200      	movs	r2, #0
 8009c06:	639a      	str	r2, [r3, #56]	; 0x38
  }

  I2C_TreatErrorCallback(hi2c);
 8009c08:	68f8      	ldr	r0, [r7, #12]
 8009c0a:	f7ff feef 	bl	80099ec <I2C_TreatErrorCallback>
}
 8009c0e:	bf00      	nop
 8009c10:	3710      	adds	r7, #16
 8009c12:	46bd      	mov	sp, r7
 8009c14:	bd80      	pop	{r7, pc}

08009c16 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8009c16:	b580      	push	{r7, lr}
 8009c18:	b084      	sub	sp, #16
 8009c1a:	af00      	add	r7, sp, #0
 8009c1c:	60f8      	str	r0, [r7, #12]
 8009c1e:	60b9      	str	r1, [r7, #8]
 8009c20:	603b      	str	r3, [r7, #0]
 8009c22:	4613      	mov	r3, r2
 8009c24:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8009c26:	e022      	b.n	8009c6e <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009c28:	683b      	ldr	r3, [r7, #0]
 8009c2a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009c2e:	d01e      	beq.n	8009c6e <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009c30:	f7fb fb9c 	bl	800536c <HAL_GetTick>
 8009c34:	4602      	mov	r2, r0
 8009c36:	69bb      	ldr	r3, [r7, #24]
 8009c38:	1ad3      	subs	r3, r2, r3
 8009c3a:	683a      	ldr	r2, [r7, #0]
 8009c3c:	429a      	cmp	r2, r3
 8009c3e:	d302      	bcc.n	8009c46 <I2C_WaitOnFlagUntilTimeout+0x30>
 8009c40:	683b      	ldr	r3, [r7, #0]
 8009c42:	2b00      	cmp	r3, #0
 8009c44:	d113      	bne.n	8009c6e <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8009c46:	68fb      	ldr	r3, [r7, #12]
 8009c48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009c4a:	f043 0220 	orr.w	r2, r3, #32
 8009c4e:	68fb      	ldr	r3, [r7, #12]
 8009c50:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8009c52:	68fb      	ldr	r3, [r7, #12]
 8009c54:	2220      	movs	r2, #32
 8009c56:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8009c5a:	68fb      	ldr	r3, [r7, #12]
 8009c5c:	2200      	movs	r2, #0
 8009c5e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8009c62:	68fb      	ldr	r3, [r7, #12]
 8009c64:	2200      	movs	r2, #0
 8009c66:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8009c6a:	2301      	movs	r3, #1
 8009c6c:	e00f      	b.n	8009c8e <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8009c6e:	68fb      	ldr	r3, [r7, #12]
 8009c70:	681b      	ldr	r3, [r3, #0]
 8009c72:	699a      	ldr	r2, [r3, #24]
 8009c74:	68bb      	ldr	r3, [r7, #8]
 8009c76:	4013      	ands	r3, r2
 8009c78:	68ba      	ldr	r2, [r7, #8]
 8009c7a:	429a      	cmp	r2, r3
 8009c7c:	bf0c      	ite	eq
 8009c7e:	2301      	moveq	r3, #1
 8009c80:	2300      	movne	r3, #0
 8009c82:	b2db      	uxtb	r3, r3
 8009c84:	461a      	mov	r2, r3
 8009c86:	79fb      	ldrb	r3, [r7, #7]
 8009c88:	429a      	cmp	r2, r3
 8009c8a:	d0cd      	beq.n	8009c28 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8009c8c:	2300      	movs	r3, #0
}
 8009c8e:	4618      	mov	r0, r3
 8009c90:	3710      	adds	r7, #16
 8009c92:	46bd      	mov	sp, r7
 8009c94:	bd80      	pop	{r7, pc}

08009c96 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8009c96:	b580      	push	{r7, lr}
 8009c98:	b084      	sub	sp, #16
 8009c9a:	af00      	add	r7, sp, #0
 8009c9c:	60f8      	str	r0, [r7, #12]
 8009c9e:	60b9      	str	r1, [r7, #8]
 8009ca0:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8009ca2:	e02c      	b.n	8009cfe <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8009ca4:	687a      	ldr	r2, [r7, #4]
 8009ca6:	68b9      	ldr	r1, [r7, #8]
 8009ca8:	68f8      	ldr	r0, [r7, #12]
 8009caa:	f000 f871 	bl	8009d90 <I2C_IsAcknowledgeFailed>
 8009cae:	4603      	mov	r3, r0
 8009cb0:	2b00      	cmp	r3, #0
 8009cb2:	d001      	beq.n	8009cb8 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8009cb4:	2301      	movs	r3, #1
 8009cb6:	e02a      	b.n	8009d0e <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009cb8:	68bb      	ldr	r3, [r7, #8]
 8009cba:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009cbe:	d01e      	beq.n	8009cfe <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009cc0:	f7fb fb54 	bl	800536c <HAL_GetTick>
 8009cc4:	4602      	mov	r2, r0
 8009cc6:	687b      	ldr	r3, [r7, #4]
 8009cc8:	1ad3      	subs	r3, r2, r3
 8009cca:	68ba      	ldr	r2, [r7, #8]
 8009ccc:	429a      	cmp	r2, r3
 8009cce:	d302      	bcc.n	8009cd6 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8009cd0:	68bb      	ldr	r3, [r7, #8]
 8009cd2:	2b00      	cmp	r3, #0
 8009cd4:	d113      	bne.n	8009cfe <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8009cd6:	68fb      	ldr	r3, [r7, #12]
 8009cd8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009cda:	f043 0220 	orr.w	r2, r3, #32
 8009cde:	68fb      	ldr	r3, [r7, #12]
 8009ce0:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8009ce2:	68fb      	ldr	r3, [r7, #12]
 8009ce4:	2220      	movs	r2, #32
 8009ce6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8009cea:	68fb      	ldr	r3, [r7, #12]
 8009cec:	2200      	movs	r2, #0
 8009cee:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8009cf2:	68fb      	ldr	r3, [r7, #12]
 8009cf4:	2200      	movs	r2, #0
 8009cf6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8009cfa:	2301      	movs	r3, #1
 8009cfc:	e007      	b.n	8009d0e <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8009cfe:	68fb      	ldr	r3, [r7, #12]
 8009d00:	681b      	ldr	r3, [r3, #0]
 8009d02:	699b      	ldr	r3, [r3, #24]
 8009d04:	f003 0302 	and.w	r3, r3, #2
 8009d08:	2b02      	cmp	r3, #2
 8009d0a:	d1cb      	bne.n	8009ca4 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8009d0c:	2300      	movs	r3, #0
}
 8009d0e:	4618      	mov	r0, r3
 8009d10:	3710      	adds	r7, #16
 8009d12:	46bd      	mov	sp, r7
 8009d14:	bd80      	pop	{r7, pc}

08009d16 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8009d16:	b580      	push	{r7, lr}
 8009d18:	b084      	sub	sp, #16
 8009d1a:	af00      	add	r7, sp, #0
 8009d1c:	60f8      	str	r0, [r7, #12]
 8009d1e:	60b9      	str	r1, [r7, #8]
 8009d20:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8009d22:	e028      	b.n	8009d76 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8009d24:	687a      	ldr	r2, [r7, #4]
 8009d26:	68b9      	ldr	r1, [r7, #8]
 8009d28:	68f8      	ldr	r0, [r7, #12]
 8009d2a:	f000 f831 	bl	8009d90 <I2C_IsAcknowledgeFailed>
 8009d2e:	4603      	mov	r3, r0
 8009d30:	2b00      	cmp	r3, #0
 8009d32:	d001      	beq.n	8009d38 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8009d34:	2301      	movs	r3, #1
 8009d36:	e026      	b.n	8009d86 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009d38:	f7fb fb18 	bl	800536c <HAL_GetTick>
 8009d3c:	4602      	mov	r2, r0
 8009d3e:	687b      	ldr	r3, [r7, #4]
 8009d40:	1ad3      	subs	r3, r2, r3
 8009d42:	68ba      	ldr	r2, [r7, #8]
 8009d44:	429a      	cmp	r2, r3
 8009d46:	d302      	bcc.n	8009d4e <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8009d48:	68bb      	ldr	r3, [r7, #8]
 8009d4a:	2b00      	cmp	r3, #0
 8009d4c:	d113      	bne.n	8009d76 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8009d4e:	68fb      	ldr	r3, [r7, #12]
 8009d50:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009d52:	f043 0220 	orr.w	r2, r3, #32
 8009d56:	68fb      	ldr	r3, [r7, #12]
 8009d58:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8009d5a:	68fb      	ldr	r3, [r7, #12]
 8009d5c:	2220      	movs	r2, #32
 8009d5e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8009d62:	68fb      	ldr	r3, [r7, #12]
 8009d64:	2200      	movs	r2, #0
 8009d66:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8009d6a:	68fb      	ldr	r3, [r7, #12]
 8009d6c:	2200      	movs	r2, #0
 8009d6e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8009d72:	2301      	movs	r3, #1
 8009d74:	e007      	b.n	8009d86 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8009d76:	68fb      	ldr	r3, [r7, #12]
 8009d78:	681b      	ldr	r3, [r3, #0]
 8009d7a:	699b      	ldr	r3, [r3, #24]
 8009d7c:	f003 0320 	and.w	r3, r3, #32
 8009d80:	2b20      	cmp	r3, #32
 8009d82:	d1cf      	bne.n	8009d24 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8009d84:	2300      	movs	r3, #0
}
 8009d86:	4618      	mov	r0, r3
 8009d88:	3710      	adds	r7, #16
 8009d8a:	46bd      	mov	sp, r7
 8009d8c:	bd80      	pop	{r7, pc}
	...

08009d90 <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8009d90:	b580      	push	{r7, lr}
 8009d92:	b084      	sub	sp, #16
 8009d94:	af00      	add	r7, sp, #0
 8009d96:	60f8      	str	r0, [r7, #12]
 8009d98:	60b9      	str	r1, [r7, #8]
 8009d9a:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8009d9c:	68fb      	ldr	r3, [r7, #12]
 8009d9e:	681b      	ldr	r3, [r3, #0]
 8009da0:	699b      	ldr	r3, [r3, #24]
 8009da2:	f003 0310 	and.w	r3, r3, #16
 8009da6:	2b10      	cmp	r3, #16
 8009da8:	d151      	bne.n	8009e4e <I2C_IsAcknowledgeFailed+0xbe>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8009daa:	e022      	b.n	8009df2 <I2C_IsAcknowledgeFailed+0x62>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8009dac:	68bb      	ldr	r3, [r7, #8]
 8009dae:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009db2:	d01e      	beq.n	8009df2 <I2C_IsAcknowledgeFailed+0x62>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009db4:	f7fb fada 	bl	800536c <HAL_GetTick>
 8009db8:	4602      	mov	r2, r0
 8009dba:	687b      	ldr	r3, [r7, #4]
 8009dbc:	1ad3      	subs	r3, r2, r3
 8009dbe:	68ba      	ldr	r2, [r7, #8]
 8009dc0:	429a      	cmp	r2, r3
 8009dc2:	d302      	bcc.n	8009dca <I2C_IsAcknowledgeFailed+0x3a>
 8009dc4:	68bb      	ldr	r3, [r7, #8]
 8009dc6:	2b00      	cmp	r3, #0
 8009dc8:	d113      	bne.n	8009df2 <I2C_IsAcknowledgeFailed+0x62>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8009dca:	68fb      	ldr	r3, [r7, #12]
 8009dcc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009dce:	f043 0220 	orr.w	r2, r3, #32
 8009dd2:	68fb      	ldr	r3, [r7, #12]
 8009dd4:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8009dd6:	68fb      	ldr	r3, [r7, #12]
 8009dd8:	2220      	movs	r2, #32
 8009dda:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8009dde:	68fb      	ldr	r3, [r7, #12]
 8009de0:	2200      	movs	r2, #0
 8009de2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8009de6:	68fb      	ldr	r3, [r7, #12]
 8009de8:	2200      	movs	r2, #0
 8009dea:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8009dee:	2301      	movs	r3, #1
 8009df0:	e02e      	b.n	8009e50 <I2C_IsAcknowledgeFailed+0xc0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8009df2:	68fb      	ldr	r3, [r7, #12]
 8009df4:	681b      	ldr	r3, [r3, #0]
 8009df6:	699b      	ldr	r3, [r3, #24]
 8009df8:	f003 0320 	and.w	r3, r3, #32
 8009dfc:	2b20      	cmp	r3, #32
 8009dfe:	d1d5      	bne.n	8009dac <I2C_IsAcknowledgeFailed+0x1c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009e00:	68fb      	ldr	r3, [r7, #12]
 8009e02:	681b      	ldr	r3, [r3, #0]
 8009e04:	2210      	movs	r2, #16
 8009e06:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8009e08:	68fb      	ldr	r3, [r7, #12]
 8009e0a:	681b      	ldr	r3, [r3, #0]
 8009e0c:	2220      	movs	r2, #32
 8009e0e:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8009e10:	68f8      	ldr	r0, [r7, #12]
 8009e12:	f7ff fe12 	bl	8009a3a <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8009e16:	68fb      	ldr	r3, [r7, #12]
 8009e18:	681b      	ldr	r3, [r3, #0]
 8009e1a:	6859      	ldr	r1, [r3, #4]
 8009e1c:	68fb      	ldr	r3, [r7, #12]
 8009e1e:	681a      	ldr	r2, [r3, #0]
 8009e20:	4b0d      	ldr	r3, [pc, #52]	; (8009e58 <I2C_IsAcknowledgeFailed+0xc8>)
 8009e22:	400b      	ands	r3, r1
 8009e24:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8009e26:	68fb      	ldr	r3, [r7, #12]
 8009e28:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009e2a:	f043 0204 	orr.w	r2, r3, #4
 8009e2e:	68fb      	ldr	r3, [r7, #12]
 8009e30:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8009e32:	68fb      	ldr	r3, [r7, #12]
 8009e34:	2220      	movs	r2, #32
 8009e36:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8009e3a:	68fb      	ldr	r3, [r7, #12]
 8009e3c:	2200      	movs	r2, #0
 8009e3e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009e42:	68fb      	ldr	r3, [r7, #12]
 8009e44:	2200      	movs	r2, #0
 8009e46:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 8009e4a:	2301      	movs	r3, #1
 8009e4c:	e000      	b.n	8009e50 <I2C_IsAcknowledgeFailed+0xc0>
  }
  return HAL_OK;
 8009e4e:	2300      	movs	r3, #0
}
 8009e50:	4618      	mov	r0, r3
 8009e52:	3710      	adds	r7, #16
 8009e54:	46bd      	mov	sp, r7
 8009e56:	bd80      	pop	{r7, pc}
 8009e58:	fe00e800 	.word	0xfe00e800

08009e5c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8009e5c:	b480      	push	{r7}
 8009e5e:	b085      	sub	sp, #20
 8009e60:	af00      	add	r7, sp, #0
 8009e62:	60f8      	str	r0, [r7, #12]
 8009e64:	607b      	str	r3, [r7, #4]
 8009e66:	460b      	mov	r3, r1
 8009e68:	817b      	strh	r3, [r7, #10]
 8009e6a:	4613      	mov	r3, r2
 8009e6c:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2,
 8009e6e:	68fb      	ldr	r3, [r7, #12]
 8009e70:	681b      	ldr	r3, [r3, #0]
 8009e72:	685a      	ldr	r2, [r3, #4]
 8009e74:	69bb      	ldr	r3, [r7, #24]
 8009e76:	0d5b      	lsrs	r3, r3, #21
 8009e78:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8009e7c:	4b0c      	ldr	r3, [pc, #48]	; (8009eb0 <I2C_TransferConfig+0x54>)
 8009e7e:	430b      	orrs	r3, r1
 8009e80:	43db      	mvns	r3, r3
 8009e82:	ea02 0103 	and.w	r1, r2, r3
 8009e86:	897b      	ldrh	r3, [r7, #10]
 8009e88:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8009e8c:	7a7b      	ldrb	r3, [r7, #9]
 8009e8e:	041b      	lsls	r3, r3, #16
 8009e90:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8009e94:	431a      	orrs	r2, r3
 8009e96:	687b      	ldr	r3, [r7, #4]
 8009e98:	431a      	orrs	r2, r3
 8009e9a:	69bb      	ldr	r3, [r7, #24]
 8009e9c:	431a      	orrs	r2, r3
 8009e9e:	68fb      	ldr	r3, [r7, #12]
 8009ea0:	681b      	ldr	r3, [r3, #0]
 8009ea2:	430a      	orrs	r2, r1
 8009ea4:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) |
                        (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 8009ea6:	bf00      	nop
 8009ea8:	3714      	adds	r7, #20
 8009eaa:	46bd      	mov	sp, r7
 8009eac:	bc80      	pop	{r7}
 8009eae:	4770      	bx	lr
 8009eb0:	03ff63ff 	.word	0x03ff63ff

08009eb4 <I2C_Enable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Enable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8009eb4:	b480      	push	{r7}
 8009eb6:	b085      	sub	sp, #20
 8009eb8:	af00      	add	r7, sp, #0
 8009eba:	6078      	str	r0, [r7, #4]
 8009ebc:	460b      	mov	r3, r1
 8009ebe:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 8009ec0:	2300      	movs	r3, #0
 8009ec2:	60fb      	str	r3, [r7, #12]

  if ((hi2c->XferISR == I2C_Master_ISR_DMA) || \
 8009ec4:	687b      	ldr	r3, [r7, #4]
 8009ec6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009ec8:	4a29      	ldr	r2, [pc, #164]	; (8009f70 <I2C_Enable_IRQ+0xbc>)
 8009eca:	4293      	cmp	r3, r2
 8009ecc:	d004      	beq.n	8009ed8 <I2C_Enable_IRQ+0x24>
      (hi2c->XferISR == I2C_Slave_ISR_DMA))
 8009ece:	687b      	ldr	r3, [r7, #4]
 8009ed0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  if ((hi2c->XferISR == I2C_Master_ISR_DMA) || \
 8009ed2:	4a28      	ldr	r2, [pc, #160]	; (8009f74 <I2C_Enable_IRQ+0xc0>)
 8009ed4:	4293      	cmp	r3, r2
 8009ed6:	d11d      	bne.n	8009f14 <I2C_Enable_IRQ+0x60>
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8009ed8:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8009edc:	2b00      	cmp	r3, #0
 8009ede:	da03      	bge.n	8009ee8 <I2C_Enable_IRQ+0x34>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8009ee0:	68fb      	ldr	r3, [r7, #12]
 8009ee2:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 8009ee6:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 8009ee8:	887b      	ldrh	r3, [r7, #2]
 8009eea:	2b10      	cmp	r3, #16
 8009eec:	d103      	bne.n	8009ef6 <I2C_Enable_IRQ+0x42>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8009eee:	68fb      	ldr	r3, [r7, #12]
 8009ef0:	f043 0390 	orr.w	r3, r3, #144	; 0x90
 8009ef4:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8009ef6:	887b      	ldrh	r3, [r7, #2]
 8009ef8:	2b20      	cmp	r3, #32
 8009efa:	d103      	bne.n	8009f04 <I2C_Enable_IRQ+0x50>
    {
      /* Enable STOP interrupts */
      tmpisr |= (I2C_IT_STOPI | I2C_IT_TCI);
 8009efc:	68fb      	ldr	r3, [r7, #12]
 8009efe:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8009f02:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8009f04:	887b      	ldrh	r3, [r7, #2]
 8009f06:	2b40      	cmp	r3, #64	; 0x40
 8009f08:	d125      	bne.n	8009f56 <I2C_Enable_IRQ+0xa2>
    {
      /* Enable TC interrupts */
      tmpisr |= I2C_IT_TCI;
 8009f0a:	68fb      	ldr	r3, [r7, #12]
 8009f0c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009f10:	60fb      	str	r3, [r7, #12]
    if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8009f12:	e020      	b.n	8009f56 <I2C_Enable_IRQ+0xa2>
    }
  }
  else
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8009f14:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8009f18:	2b00      	cmp	r3, #0
 8009f1a:	da03      	bge.n	8009f24 <I2C_Enable_IRQ+0x70>
    {
      /* Enable ERR, STOP, NACK, and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8009f1c:	68fb      	ldr	r3, [r7, #12]
 8009f1e:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 8009f22:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8009f24:	887b      	ldrh	r3, [r7, #2]
 8009f26:	f003 0301 	and.w	r3, r3, #1
 8009f2a:	2b00      	cmp	r3, #0
 8009f2c:	d003      	beq.n	8009f36 <I2C_Enable_IRQ+0x82>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 8009f2e:	68fb      	ldr	r3, [r7, #12]
 8009f30:	f043 03f2 	orr.w	r3, r3, #242	; 0xf2
 8009f34:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8009f36:	887b      	ldrh	r3, [r7, #2]
 8009f38:	f003 0302 	and.w	r3, r3, #2
 8009f3c:	2b00      	cmp	r3, #0
 8009f3e:	d003      	beq.n	8009f48 <I2C_Enable_IRQ+0x94>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 8009f40:	68fb      	ldr	r3, [r7, #12]
 8009f42:	f043 03f4 	orr.w	r3, r3, #244	; 0xf4
 8009f46:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8009f48:	887b      	ldrh	r3, [r7, #2]
 8009f4a:	2b20      	cmp	r3, #32
 8009f4c:	d103      	bne.n	8009f56 <I2C_Enable_IRQ+0xa2>
    {
      /* Enable STOP interrupts */
      tmpisr |= I2C_IT_STOPI;
 8009f4e:	68fb      	ldr	r3, [r7, #12]
 8009f50:	f043 0320 	orr.w	r3, r3, #32
 8009f54:	60fb      	str	r3, [r7, #12]
  }

  /* Enable interrupts only at the end */
  /* to avoid the risk of I2C interrupt handle execution before */
  /* all interrupts requested done */
  __HAL_I2C_ENABLE_IT(hi2c, tmpisr);
 8009f56:	687b      	ldr	r3, [r7, #4]
 8009f58:	681b      	ldr	r3, [r3, #0]
 8009f5a:	6819      	ldr	r1, [r3, #0]
 8009f5c:	687b      	ldr	r3, [r7, #4]
 8009f5e:	681b      	ldr	r3, [r3, #0]
 8009f60:	68fa      	ldr	r2, [r7, #12]
 8009f62:	430a      	orrs	r2, r1
 8009f64:	601a      	str	r2, [r3, #0]
}
 8009f66:	bf00      	nop
 8009f68:	3714      	adds	r7, #20
 8009f6a:	46bd      	mov	sp, r7
 8009f6c:	bc80      	pop	{r7}
 8009f6e:	4770      	bx	lr
 8009f70:	08008e15 	.word	0x08008e15
 8009f74:	08008ffb 	.word	0x08008ffb

08009f78 <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8009f78:	b480      	push	{r7}
 8009f7a:	b085      	sub	sp, #20
 8009f7c:	af00      	add	r7, sp, #0
 8009f7e:	6078      	str	r0, [r7, #4]
 8009f80:	460b      	mov	r3, r1
 8009f82:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 8009f84:	2300      	movs	r3, #0
 8009f86:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8009f88:	887b      	ldrh	r3, [r7, #2]
 8009f8a:	f003 0301 	and.w	r3, r3, #1
 8009f8e:	2b00      	cmp	r3, #0
 8009f90:	d00f      	beq.n	8009fb2 <I2C_Disable_IRQ+0x3a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 8009f92:	68fb      	ldr	r3, [r7, #12]
 8009f94:	f043 0342 	orr.w	r3, r3, #66	; 0x42
 8009f98:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8009f9a:	687b      	ldr	r3, [r7, #4]
 8009f9c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009fa0:	b2db      	uxtb	r3, r3
 8009fa2:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8009fa6:	2b28      	cmp	r3, #40	; 0x28
 8009fa8:	d003      	beq.n	8009fb2 <I2C_Disable_IRQ+0x3a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8009faa:	68fb      	ldr	r3, [r7, #12]
 8009fac:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 8009fb0:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8009fb2:	887b      	ldrh	r3, [r7, #2]
 8009fb4:	f003 0302 	and.w	r3, r3, #2
 8009fb8:	2b00      	cmp	r3, #0
 8009fba:	d00f      	beq.n	8009fdc <I2C_Disable_IRQ+0x64>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 8009fbc:	68fb      	ldr	r3, [r7, #12]
 8009fbe:	f043 0344 	orr.w	r3, r3, #68	; 0x44
 8009fc2:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8009fc4:	687b      	ldr	r3, [r7, #4]
 8009fc6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009fca:	b2db      	uxtb	r3, r3
 8009fcc:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8009fd0:	2b28      	cmp	r3, #40	; 0x28
 8009fd2:	d003      	beq.n	8009fdc <I2C_Disable_IRQ+0x64>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8009fd4:	68fb      	ldr	r3, [r7, #12]
 8009fd6:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 8009fda:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8009fdc:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8009fe0:	2b00      	cmp	r3, #0
 8009fe2:	da03      	bge.n	8009fec <I2C_Disable_IRQ+0x74>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8009fe4:	68fb      	ldr	r3, [r7, #12]
 8009fe6:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 8009fea:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 8009fec:	887b      	ldrh	r3, [r7, #2]
 8009fee:	2b10      	cmp	r3, #16
 8009ff0:	d103      	bne.n	8009ffa <I2C_Disable_IRQ+0x82>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8009ff2:	68fb      	ldr	r3, [r7, #12]
 8009ff4:	f043 0390 	orr.w	r3, r3, #144	; 0x90
 8009ff8:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 8009ffa:	887b      	ldrh	r3, [r7, #2]
 8009ffc:	2b20      	cmp	r3, #32
 8009ffe:	d103      	bne.n	800a008 <I2C_Disable_IRQ+0x90>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 800a000:	68fb      	ldr	r3, [r7, #12]
 800a002:	f043 0320 	orr.w	r3, r3, #32
 800a006:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 800a008:	887b      	ldrh	r3, [r7, #2]
 800a00a:	2b40      	cmp	r3, #64	; 0x40
 800a00c:	d103      	bne.n	800a016 <I2C_Disable_IRQ+0x9e>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 800a00e:	68fb      	ldr	r3, [r7, #12]
 800a010:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a014:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 800a016:	687b      	ldr	r3, [r7, #4]
 800a018:	681b      	ldr	r3, [r3, #0]
 800a01a:	6819      	ldr	r1, [r3, #0]
 800a01c:	68fb      	ldr	r3, [r7, #12]
 800a01e:	43da      	mvns	r2, r3
 800a020:	687b      	ldr	r3, [r7, #4]
 800a022:	681b      	ldr	r3, [r3, #0]
 800a024:	400a      	ands	r2, r1
 800a026:	601a      	str	r2, [r3, #0]
}
 800a028:	bf00      	nop
 800a02a:	3714      	adds	r7, #20
 800a02c:	46bd      	mov	sp, r7
 800a02e:	bc80      	pop	{r7}
 800a030:	4770      	bx	lr

0800a032 <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 800a032:	b480      	push	{r7}
 800a034:	b083      	sub	sp, #12
 800a036:	af00      	add	r7, sp, #0
 800a038:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 800a03a:	687b      	ldr	r3, [r7, #4]
 800a03c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a03e:	2baa      	cmp	r3, #170	; 0xaa
 800a040:	d103      	bne.n	800a04a <I2C_ConvertOtherXferOptions+0x18>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 800a042:	687b      	ldr	r3, [r7, #4]
 800a044:	2200      	movs	r2, #0
 800a046:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 800a048:	e008      	b.n	800a05c <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 800a04a:	687b      	ldr	r3, [r7, #4]
 800a04c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a04e:	f5b3 4f2a 	cmp.w	r3, #43520	; 0xaa00
 800a052:	d103      	bne.n	800a05c <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 800a054:	687b      	ldr	r3, [r7, #4]
 800a056:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800a05a:	62da      	str	r2, [r3, #44]	; 0x2c
}
 800a05c:	bf00      	nop
 800a05e:	370c      	adds	r7, #12
 800a060:	46bd      	mov	sp, r7
 800a062:	bc80      	pop	{r7}
 800a064:	4770      	bx	lr

0800a066 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800a066:	b480      	push	{r7}
 800a068:	b083      	sub	sp, #12
 800a06a:	af00      	add	r7, sp, #0
 800a06c:	6078      	str	r0, [r7, #4]
 800a06e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800a070:	687b      	ldr	r3, [r7, #4]
 800a072:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800a076:	b2db      	uxtb	r3, r3
 800a078:	2b20      	cmp	r3, #32
 800a07a:	d138      	bne.n	800a0ee <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800a07c:	687b      	ldr	r3, [r7, #4]
 800a07e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800a082:	2b01      	cmp	r3, #1
 800a084:	d101      	bne.n	800a08a <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800a086:	2302      	movs	r3, #2
 800a088:	e032      	b.n	800a0f0 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800a08a:	687b      	ldr	r3, [r7, #4]
 800a08c:	2201      	movs	r2, #1
 800a08e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800a092:	687b      	ldr	r3, [r7, #4]
 800a094:	2224      	movs	r2, #36	; 0x24
 800a096:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800a09a:	687b      	ldr	r3, [r7, #4]
 800a09c:	681b      	ldr	r3, [r3, #0]
 800a09e:	681a      	ldr	r2, [r3, #0]
 800a0a0:	687b      	ldr	r3, [r7, #4]
 800a0a2:	681b      	ldr	r3, [r3, #0]
 800a0a4:	f022 0201 	bic.w	r2, r2, #1
 800a0a8:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800a0aa:	687b      	ldr	r3, [r7, #4]
 800a0ac:	681b      	ldr	r3, [r3, #0]
 800a0ae:	681a      	ldr	r2, [r3, #0]
 800a0b0:	687b      	ldr	r3, [r7, #4]
 800a0b2:	681b      	ldr	r3, [r3, #0]
 800a0b4:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800a0b8:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800a0ba:	687b      	ldr	r3, [r7, #4]
 800a0bc:	681b      	ldr	r3, [r3, #0]
 800a0be:	6819      	ldr	r1, [r3, #0]
 800a0c0:	687b      	ldr	r3, [r7, #4]
 800a0c2:	681b      	ldr	r3, [r3, #0]
 800a0c4:	683a      	ldr	r2, [r7, #0]
 800a0c6:	430a      	orrs	r2, r1
 800a0c8:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800a0ca:	687b      	ldr	r3, [r7, #4]
 800a0cc:	681b      	ldr	r3, [r3, #0]
 800a0ce:	681a      	ldr	r2, [r3, #0]
 800a0d0:	687b      	ldr	r3, [r7, #4]
 800a0d2:	681b      	ldr	r3, [r3, #0]
 800a0d4:	f042 0201 	orr.w	r2, r2, #1
 800a0d8:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800a0da:	687b      	ldr	r3, [r7, #4]
 800a0dc:	2220      	movs	r2, #32
 800a0de:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a0e2:	687b      	ldr	r3, [r7, #4]
 800a0e4:	2200      	movs	r2, #0
 800a0e6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800a0ea:	2300      	movs	r3, #0
 800a0ec:	e000      	b.n	800a0f0 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800a0ee:	2302      	movs	r3, #2
  }
}
 800a0f0:	4618      	mov	r0, r3
 800a0f2:	370c      	adds	r7, #12
 800a0f4:	46bd      	mov	sp, r7
 800a0f6:	bc80      	pop	{r7}
 800a0f8:	4770      	bx	lr

0800a0fa <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800a0fa:	b480      	push	{r7}
 800a0fc:	b085      	sub	sp, #20
 800a0fe:	af00      	add	r7, sp, #0
 800a100:	6078      	str	r0, [r7, #4]
 800a102:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800a104:	687b      	ldr	r3, [r7, #4]
 800a106:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800a10a:	b2db      	uxtb	r3, r3
 800a10c:	2b20      	cmp	r3, #32
 800a10e:	d139      	bne.n	800a184 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800a110:	687b      	ldr	r3, [r7, #4]
 800a112:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800a116:	2b01      	cmp	r3, #1
 800a118:	d101      	bne.n	800a11e <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800a11a:	2302      	movs	r3, #2
 800a11c:	e033      	b.n	800a186 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800a11e:	687b      	ldr	r3, [r7, #4]
 800a120:	2201      	movs	r2, #1
 800a122:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800a126:	687b      	ldr	r3, [r7, #4]
 800a128:	2224      	movs	r2, #36	; 0x24
 800a12a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800a12e:	687b      	ldr	r3, [r7, #4]
 800a130:	681b      	ldr	r3, [r3, #0]
 800a132:	681a      	ldr	r2, [r3, #0]
 800a134:	687b      	ldr	r3, [r7, #4]
 800a136:	681b      	ldr	r3, [r3, #0]
 800a138:	f022 0201 	bic.w	r2, r2, #1
 800a13c:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800a13e:	687b      	ldr	r3, [r7, #4]
 800a140:	681b      	ldr	r3, [r3, #0]
 800a142:	681b      	ldr	r3, [r3, #0]
 800a144:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800a146:	68fb      	ldr	r3, [r7, #12]
 800a148:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800a14c:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800a14e:	683b      	ldr	r3, [r7, #0]
 800a150:	021b      	lsls	r3, r3, #8
 800a152:	68fa      	ldr	r2, [r7, #12]
 800a154:	4313      	orrs	r3, r2
 800a156:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800a158:	687b      	ldr	r3, [r7, #4]
 800a15a:	681b      	ldr	r3, [r3, #0]
 800a15c:	68fa      	ldr	r2, [r7, #12]
 800a15e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800a160:	687b      	ldr	r3, [r7, #4]
 800a162:	681b      	ldr	r3, [r3, #0]
 800a164:	681a      	ldr	r2, [r3, #0]
 800a166:	687b      	ldr	r3, [r7, #4]
 800a168:	681b      	ldr	r3, [r3, #0]
 800a16a:	f042 0201 	orr.w	r2, r2, #1
 800a16e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800a170:	687b      	ldr	r3, [r7, #4]
 800a172:	2220      	movs	r2, #32
 800a174:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a178:	687b      	ldr	r3, [r7, #4]
 800a17a:	2200      	movs	r2, #0
 800a17c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800a180:	2300      	movs	r3, #0
 800a182:	e000      	b.n	800a186 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800a184:	2302      	movs	r3, #2
  }
}
 800a186:	4618      	mov	r0, r3
 800a188:	3714      	adds	r7, #20
 800a18a:	46bd      	mov	sp, r7
 800a18c:	bc80      	pop	{r7}
 800a18e:	4770      	bx	lr

0800a190 <HAL_PWR_EnableBkUpAccess>:
  * @note   LSEON bit that switches on and off the LSE crystal belongs as well to the
  *         backup domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 800a190:	b480      	push	{r7}
 800a192:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800a194:	4b04      	ldr	r3, [pc, #16]	; (800a1a8 <HAL_PWR_EnableBkUpAccess+0x18>)
 800a196:	681b      	ldr	r3, [r3, #0]
 800a198:	4a03      	ldr	r2, [pc, #12]	; (800a1a8 <HAL_PWR_EnableBkUpAccess+0x18>)
 800a19a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a19e:	6013      	str	r3, [r2, #0]
}
 800a1a0:	bf00      	nop
 800a1a2:	46bd      	mov	sp, r7
 800a1a4:	bc80      	pop	{r7}
 800a1a6:	4770      	bx	lr
 800a1a8:	58000400 	.word	0x58000400

0800a1ac <HAL_PWR_EnterSLEEPMode>:
  * @note  When WFI entry is used, tick interrupt have to be disabled if not desired as
  *        the interrupt wake up source.
  * @retval None
  */
void HAL_PWR_EnterSLEEPMode(uint32_t Regulator, uint8_t SLEEPEntry)
{
 800a1ac:	b580      	push	{r7, lr}
 800a1ae:	b082      	sub	sp, #8
 800a1b0:	af00      	add	r7, sp, #0
 800a1b2:	6078      	str	r0, [r7, #4]
 800a1b4:	460b      	mov	r3, r1
 800a1b6:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(Regulator));
  assert_param(IS_PWR_SLEEP_ENTRY(SLEEPEntry));

  /* Set Regulator parameter */
  if (Regulator == PWR_MAINREGULATOR_ON)
 800a1b8:	687b      	ldr	r3, [r7, #4]
 800a1ba:	2b00      	cmp	r3, #0
 800a1bc:	d10c      	bne.n	800a1d8 <HAL_PWR_EnterSLEEPMode+0x2c>
  {
    /* If in low-power run mode at this point, exit it */
    if (HAL_IS_BIT_SET(PWR->SR2, (PWR_SR2_REGLPF)))
 800a1be:	4b13      	ldr	r3, [pc, #76]	; (800a20c <HAL_PWR_EnterSLEEPMode+0x60>)
 800a1c0:	695b      	ldr	r3, [r3, #20]
 800a1c2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800a1c6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a1ca:	d10d      	bne.n	800a1e8 <HAL_PWR_EnterSLEEPMode+0x3c>
    {
      if (HAL_PWREx_DisableLowPowerRunMode() != HAL_OK)
 800a1cc:	f000 f83c 	bl	800a248 <HAL_PWREx_DisableLowPowerRunMode>
 800a1d0:	4603      	mov	r3, r0
 800a1d2:	2b00      	cmp	r3, #0
 800a1d4:	d008      	beq.n	800a1e8 <HAL_PWR_EnterSLEEPMode+0x3c>
      {
        return ;
 800a1d6:	e015      	b.n	800a204 <HAL_PWR_EnterSLEEPMode+0x58>
  }
  else
  {
    /* If in run mode, first move to low-power run mode.
       The system clock frequency must be below 2 MHz at this point. */
    if (HAL_IS_BIT_CLR(PWR->SR2, (PWR_SR2_REGLPF)))
 800a1d8:	4b0c      	ldr	r3, [pc, #48]	; (800a20c <HAL_PWR_EnterSLEEPMode+0x60>)
 800a1da:	695b      	ldr	r3, [r3, #20]
 800a1dc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800a1e0:	2b00      	cmp	r3, #0
 800a1e2:	d101      	bne.n	800a1e8 <HAL_PWR_EnterSLEEPMode+0x3c>
    {
      HAL_PWREx_EnableLowPowerRunMode();
 800a1e4:	f000 f822 	bl	800a22c <HAL_PWREx_EnableLowPowerRunMode>
    }
  }

  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 800a1e8:	4b09      	ldr	r3, [pc, #36]	; (800a210 <HAL_PWR_EnterSLEEPMode+0x64>)
 800a1ea:	691b      	ldr	r3, [r3, #16]
 800a1ec:	4a08      	ldr	r2, [pc, #32]	; (800a210 <HAL_PWR_EnterSLEEPMode+0x64>)
 800a1ee:	f023 0304 	bic.w	r3, r3, #4
 800a1f2:	6113      	str	r3, [r2, #16]

  /* Select SLEEP mode entry -------------------------------------------------*/
  if (SLEEPEntry == PWR_SLEEPENTRY_WFI)
 800a1f4:	78fb      	ldrb	r3, [r7, #3]
 800a1f6:	2b01      	cmp	r3, #1
 800a1f8:	d101      	bne.n	800a1fe <HAL_PWR_EnterSLEEPMode+0x52>
  {
    /* Request Wait For Interrupt */
    __WFI();
 800a1fa:	bf30      	wfi
 800a1fc:	e002      	b.n	800a204 <HAL_PWR_EnterSLEEPMode+0x58>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 800a1fe:	bf40      	sev
    __WFE();
 800a200:	bf20      	wfe
    __WFE();
 800a202:	bf20      	wfe
  }
}
 800a204:	3708      	adds	r7, #8
 800a206:	46bd      	mov	sp, r7
 800a208:	bd80      	pop	{r7, pc}
 800a20a:	bf00      	nop
 800a20c:	58000400 	.word	0x58000400
 800a210:	e000ed00 	.word	0xe000ed00

0800a214 <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWPWR_REGULATOR_VOLTAGE_SCALE2)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 800a214:	b480      	push	{r7}
 800a216:	af00      	add	r7, sp, #0
  return (PWR->CR1 & PWR_CR1_VOS);
 800a218:	4b03      	ldr	r3, [pc, #12]	; (800a228 <HAL_PWREx_GetVoltageRange+0x14>)
 800a21a:	681b      	ldr	r3, [r3, #0]
 800a21c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
}
 800a220:	4618      	mov	r0, r3
 800a222:	46bd      	mov	sp, r7
 800a224:	bc80      	pop	{r7}
 800a226:	4770      	bx	lr
 800a228:	58000400 	.word	0x58000400

0800a22c <HAL_PWREx_EnableLowPowerRunMode>:
  * @note  In Low-power Run mode, all I/O pins keep the same state as in Run mode.
  * @note  Clock frequency must be reduced below 2 MHz.
  * @retval None
  */
void HAL_PWREx_EnableLowPowerRunMode(void)
{
 800a22c:	b480      	push	{r7}
 800a22e:	af00      	add	r7, sp, #0
  /* Set Regulator parameter */
  SET_BIT(PWR->CR1, PWR_CR1_LPR);
 800a230:	4b04      	ldr	r3, [pc, #16]	; (800a244 <HAL_PWREx_EnableLowPowerRunMode+0x18>)
 800a232:	681b      	ldr	r3, [r3, #0]
 800a234:	4a03      	ldr	r2, [pc, #12]	; (800a244 <HAL_PWREx_EnableLowPowerRunMode+0x18>)
 800a236:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800a23a:	6013      	str	r3, [r2, #0]
}
 800a23c:	bf00      	nop
 800a23e:	46bd      	mov	sp, r7
 800a240:	bc80      	pop	{r7}
 800a242:	4770      	bx	lr
 800a244:	58000400 	.word	0x58000400

0800a248 <HAL_PWREx_DisableLowPowerRunMode>:
  *        returns HAL_TIMEOUT status). The system clock frequency can then be
  *        increased above 2 MHz.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_DisableLowPowerRunMode(void)
{
 800a248:	b480      	push	{r7}
 800a24a:	b083      	sub	sp, #12
 800a24c:	af00      	add	r7, sp, #0
  uint32_t wait_loop_index;

  /* Clear LPR bit */
  CLEAR_BIT(PWR->CR1, PWR_CR1_LPR);
 800a24e:	4b16      	ldr	r3, [pc, #88]	; (800a2a8 <HAL_PWREx_DisableLowPowerRunMode+0x60>)
 800a250:	681b      	ldr	r3, [r3, #0]
 800a252:	4a15      	ldr	r2, [pc, #84]	; (800a2a8 <HAL_PWREx_DisableLowPowerRunMode+0x60>)
 800a254:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800a258:	6013      	str	r3, [r2, #0]

  /* Wait until REGLPF is reset */
  wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000UL);
 800a25a:	4b14      	ldr	r3, [pc, #80]	; (800a2ac <HAL_PWREx_DisableLowPowerRunMode+0x64>)
 800a25c:	681b      	ldr	r3, [r3, #0]
 800a25e:	2232      	movs	r2, #50	; 0x32
 800a260:	fb02 f303 	mul.w	r3, r2, r3
 800a264:	4a12      	ldr	r2, [pc, #72]	; (800a2b0 <HAL_PWREx_DisableLowPowerRunMode+0x68>)
 800a266:	fba2 2303 	umull	r2, r3, r2, r3
 800a26a:	0c9b      	lsrs	r3, r3, #18
 800a26c:	607b      	str	r3, [r7, #4]
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF)) && (wait_loop_index != 0U))
 800a26e:	e002      	b.n	800a276 <HAL_PWREx_DisableLowPowerRunMode+0x2e>
  {
    wait_loop_index--;
 800a270:	687b      	ldr	r3, [r7, #4]
 800a272:	3b01      	subs	r3, #1
 800a274:	607b      	str	r3, [r7, #4]
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF)) && (wait_loop_index != 0U))
 800a276:	4b0c      	ldr	r3, [pc, #48]	; (800a2a8 <HAL_PWREx_DisableLowPowerRunMode+0x60>)
 800a278:	695b      	ldr	r3, [r3, #20]
 800a27a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800a27e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a282:	d102      	bne.n	800a28a <HAL_PWREx_DisableLowPowerRunMode+0x42>
 800a284:	687b      	ldr	r3, [r7, #4]
 800a286:	2b00      	cmp	r3, #0
 800a288:	d1f2      	bne.n	800a270 <HAL_PWREx_DisableLowPowerRunMode+0x28>
  }
  if (HAL_IS_BIT_SET(PWR->SR2, (PWR_SR2_REGLPF)))
 800a28a:	4b07      	ldr	r3, [pc, #28]	; (800a2a8 <HAL_PWREx_DisableLowPowerRunMode+0x60>)
 800a28c:	695b      	ldr	r3, [r3, #20]
 800a28e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800a292:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a296:	d101      	bne.n	800a29c <HAL_PWREx_DisableLowPowerRunMode+0x54>
  {
    return HAL_TIMEOUT;
 800a298:	2303      	movs	r3, #3
 800a29a:	e000      	b.n	800a29e <HAL_PWREx_DisableLowPowerRunMode+0x56>
  }

  return HAL_OK;
 800a29c:	2300      	movs	r3, #0
}
 800a29e:	4618      	mov	r0, r3
 800a2a0:	370c      	adds	r7, #12
 800a2a2:	46bd      	mov	sp, r7
 800a2a4:	bc80      	pop	{r7}
 800a2a6:	4770      	bx	lr
 800a2a8:	58000400 	.word	0x58000400
 800a2ac:	20000034 	.word	0x20000034
 800a2b0:	431bde83 	.word	0x431bde83

0800a2b4 <HAL_PWREx_EnterSTOP2Mode>:
  *            @arg @ref PWR_STOPENTRY_WFI  Enter Stop mode with WFI instruction
  *            @arg @ref PWR_STOPENTRY_WFE  Enter Stop mode with WFE instruction
  * @retval None
  */
void HAL_PWREx_EnterSTOP2Mode(uint8_t STOPEntry)
{
 800a2b4:	b480      	push	{r7}
 800a2b6:	b083      	sub	sp, #12
 800a2b8:	af00      	add	r7, sp, #0
 800a2ba:	4603      	mov	r3, r0
 800a2bc:	71fb      	strb	r3, [r7, #7]
#ifdef CORE_CM0PLUS
  /* Set Stop mode 2 */
  MODIFY_REG(PWR->C2CR1, PWR_C2CR1_LPMS, PWR_LOWPOWERMODE_STOP2);
#else
  /* Set Stop mode 2 */
  MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_LOWPOWERMODE_STOP2);
 800a2be:	4b10      	ldr	r3, [pc, #64]	; (800a300 <HAL_PWREx_EnterSTOP2Mode+0x4c>)
 800a2c0:	681b      	ldr	r3, [r3, #0]
 800a2c2:	f023 0307 	bic.w	r3, r3, #7
 800a2c6:	4a0e      	ldr	r2, [pc, #56]	; (800a300 <HAL_PWREx_EnterSTOP2Mode+0x4c>)
 800a2c8:	f043 0302 	orr.w	r3, r3, #2
 800a2cc:	6013      	str	r3, [r2, #0]
#endif

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 800a2ce:	4b0d      	ldr	r3, [pc, #52]	; (800a304 <HAL_PWREx_EnterSTOP2Mode+0x50>)
 800a2d0:	691b      	ldr	r3, [r3, #16]
 800a2d2:	4a0c      	ldr	r2, [pc, #48]	; (800a304 <HAL_PWREx_EnterSTOP2Mode+0x50>)
 800a2d4:	f043 0304 	orr.w	r3, r3, #4
 800a2d8:	6113      	str	r3, [r2, #16]

  /* Select Stop mode entry --------------------------------------------------*/
  if (STOPEntry == PWR_STOPENTRY_WFI)
 800a2da:	79fb      	ldrb	r3, [r7, #7]
 800a2dc:	2b01      	cmp	r3, #1
 800a2de:	d101      	bne.n	800a2e4 <HAL_PWREx_EnterSTOP2Mode+0x30>
  {
    /* Request Wait For Interrupt */
    __WFI();
 800a2e0:	bf30      	wfi
 800a2e2:	e002      	b.n	800a2ea <HAL_PWREx_EnterSTOP2Mode+0x36>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 800a2e4:	bf40      	sev
    __WFE();
 800a2e6:	bf20      	wfe
    __WFE();
 800a2e8:	bf20      	wfe
  }

  /* Reset SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 800a2ea:	4b06      	ldr	r3, [pc, #24]	; (800a304 <HAL_PWREx_EnterSTOP2Mode+0x50>)
 800a2ec:	691b      	ldr	r3, [r3, #16]
 800a2ee:	4a05      	ldr	r2, [pc, #20]	; (800a304 <HAL_PWREx_EnterSTOP2Mode+0x50>)
 800a2f0:	f023 0304 	bic.w	r3, r3, #4
 800a2f4:	6113      	str	r3, [r2, #16]
}
 800a2f6:	bf00      	nop
 800a2f8:	370c      	adds	r7, #12
 800a2fa:	46bd      	mov	sp, r7
 800a2fc:	bc80      	pop	{r7}
 800a2fe:	4770      	bx	lr
 800a300:	58000400 	.word	0x58000400
 800a304:	e000ed00 	.word	0xe000ed00

0800a308 <LL_PWR_IsEnabledBkUpAccess>:
{
 800a308:	b480      	push	{r7}
 800a30a:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)) ? 1UL : 0UL);
 800a30c:	4b06      	ldr	r3, [pc, #24]	; (800a328 <LL_PWR_IsEnabledBkUpAccess+0x20>)
 800a30e:	681b      	ldr	r3, [r3, #0]
 800a310:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a314:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a318:	d101      	bne.n	800a31e <LL_PWR_IsEnabledBkUpAccess+0x16>
 800a31a:	2301      	movs	r3, #1
 800a31c:	e000      	b.n	800a320 <LL_PWR_IsEnabledBkUpAccess+0x18>
 800a31e:	2300      	movs	r3, #0
}
 800a320:	4618      	mov	r0, r3
 800a322:	46bd      	mov	sp, r7
 800a324:	bc80      	pop	{r7}
 800a326:	4770      	bx	lr
 800a328:	58000400 	.word	0x58000400

0800a32c <LL_RCC_HSE_EnableTcxo>:
{
 800a32c:	b480      	push	{r7}
 800a32e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEBYPPWR);
 800a330:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800a334:	681b      	ldr	r3, [r3, #0]
 800a336:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800a33a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800a33e:	6013      	str	r3, [r2, #0]
}
 800a340:	bf00      	nop
 800a342:	46bd      	mov	sp, r7
 800a344:	bc80      	pop	{r7}
 800a346:	4770      	bx	lr

0800a348 <LL_RCC_HSE_DisableTcxo>:
{
 800a348:	b480      	push	{r7}
 800a34a:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEBYPPWR);
 800a34c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800a350:	681b      	ldr	r3, [r3, #0]
 800a352:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800a356:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800a35a:	6013      	str	r3, [r2, #0]
}
 800a35c:	bf00      	nop
 800a35e:	46bd      	mov	sp, r7
 800a360:	bc80      	pop	{r7}
 800a362:	4770      	bx	lr

0800a364 <LL_RCC_HSE_IsEnabledDiv2>:
{
 800a364:	b480      	push	{r7}
 800a366:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 800a368:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800a36c:	681b      	ldr	r3, [r3, #0]
 800a36e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800a372:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a376:	d101      	bne.n	800a37c <LL_RCC_HSE_IsEnabledDiv2+0x18>
 800a378:	2301      	movs	r3, #1
 800a37a:	e000      	b.n	800a37e <LL_RCC_HSE_IsEnabledDiv2+0x1a>
 800a37c:	2300      	movs	r3, #0
}
 800a37e:	4618      	mov	r0, r3
 800a380:	46bd      	mov	sp, r7
 800a382:	bc80      	pop	{r7}
 800a384:	4770      	bx	lr

0800a386 <LL_RCC_HSE_Enable>:
{
 800a386:	b480      	push	{r7}
 800a388:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 800a38a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800a38e:	681b      	ldr	r3, [r3, #0]
 800a390:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800a394:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800a398:	6013      	str	r3, [r2, #0]
}
 800a39a:	bf00      	nop
 800a39c:	46bd      	mov	sp, r7
 800a39e:	bc80      	pop	{r7}
 800a3a0:	4770      	bx	lr

0800a3a2 <LL_RCC_HSE_Disable>:
{
 800a3a2:	b480      	push	{r7}
 800a3a4:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 800a3a6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800a3aa:	681b      	ldr	r3, [r3, #0]
 800a3ac:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800a3b0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800a3b4:	6013      	str	r3, [r2, #0]
}
 800a3b6:	bf00      	nop
 800a3b8:	46bd      	mov	sp, r7
 800a3ba:	bc80      	pop	{r7}
 800a3bc:	4770      	bx	lr

0800a3be <LL_RCC_HSE_IsReady>:
{
 800a3be:	b480      	push	{r7}
 800a3c0:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 800a3c2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800a3c6:	681b      	ldr	r3, [r3, #0]
 800a3c8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a3cc:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800a3d0:	d101      	bne.n	800a3d6 <LL_RCC_HSE_IsReady+0x18>
 800a3d2:	2301      	movs	r3, #1
 800a3d4:	e000      	b.n	800a3d8 <LL_RCC_HSE_IsReady+0x1a>
 800a3d6:	2300      	movs	r3, #0
}
 800a3d8:	4618      	mov	r0, r3
 800a3da:	46bd      	mov	sp, r7
 800a3dc:	bc80      	pop	{r7}
 800a3de:	4770      	bx	lr

0800a3e0 <LL_RCC_HSI_Enable>:
{
 800a3e0:	b480      	push	{r7}
 800a3e2:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 800a3e4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800a3e8:	681b      	ldr	r3, [r3, #0]
 800a3ea:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800a3ee:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a3f2:	6013      	str	r3, [r2, #0]
}
 800a3f4:	bf00      	nop
 800a3f6:	46bd      	mov	sp, r7
 800a3f8:	bc80      	pop	{r7}
 800a3fa:	4770      	bx	lr

0800a3fc <LL_RCC_HSI_Disable>:
{
 800a3fc:	b480      	push	{r7}
 800a3fe:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 800a400:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800a404:	681b      	ldr	r3, [r3, #0]
 800a406:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800a40a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800a40e:	6013      	str	r3, [r2, #0]
}
 800a410:	bf00      	nop
 800a412:	46bd      	mov	sp, r7
 800a414:	bc80      	pop	{r7}
 800a416:	4770      	bx	lr

0800a418 <LL_RCC_HSI_IsReady>:
{
 800a418:	b480      	push	{r7}
 800a41a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 800a41c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800a420:	681b      	ldr	r3, [r3, #0]
 800a422:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a426:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a42a:	d101      	bne.n	800a430 <LL_RCC_HSI_IsReady+0x18>
 800a42c:	2301      	movs	r3, #1
 800a42e:	e000      	b.n	800a432 <LL_RCC_HSI_IsReady+0x1a>
 800a430:	2300      	movs	r3, #0
}
 800a432:	4618      	mov	r0, r3
 800a434:	46bd      	mov	sp, r7
 800a436:	bc80      	pop	{r7}
 800a438:	4770      	bx	lr

0800a43a <LL_RCC_HSI_SetCalibTrimming>:
{
 800a43a:	b480      	push	{r7}
 800a43c:	b083      	sub	sp, #12
 800a43e:	af00      	add	r7, sp, #0
 800a440:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 800a442:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800a446:	685b      	ldr	r3, [r3, #4]
 800a448:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800a44c:	687b      	ldr	r3, [r7, #4]
 800a44e:	061b      	lsls	r3, r3, #24
 800a450:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800a454:	4313      	orrs	r3, r2
 800a456:	604b      	str	r3, [r1, #4]
}
 800a458:	bf00      	nop
 800a45a:	370c      	adds	r7, #12
 800a45c:	46bd      	mov	sp, r7
 800a45e:	bc80      	pop	{r7}
 800a460:	4770      	bx	lr

0800a462 <LL_RCC_LSE_IsReady>:
{
 800a462:	b480      	push	{r7}
 800a464:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 800a466:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800a46a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a46e:	f003 0302 	and.w	r3, r3, #2
 800a472:	2b02      	cmp	r3, #2
 800a474:	d101      	bne.n	800a47a <LL_RCC_LSE_IsReady+0x18>
 800a476:	2301      	movs	r3, #1
 800a478:	e000      	b.n	800a47c <LL_RCC_LSE_IsReady+0x1a>
 800a47a:	2300      	movs	r3, #0
}
 800a47c:	4618      	mov	r0, r3
 800a47e:	46bd      	mov	sp, r7
 800a480:	bc80      	pop	{r7}
 800a482:	4770      	bx	lr

0800a484 <LL_RCC_LSI_Enable>:
{
 800a484:	b480      	push	{r7}
 800a486:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSION);
 800a488:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800a48c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800a490:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800a494:	f043 0301 	orr.w	r3, r3, #1
 800a498:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 800a49c:	bf00      	nop
 800a49e:	46bd      	mov	sp, r7
 800a4a0:	bc80      	pop	{r7}
 800a4a2:	4770      	bx	lr

0800a4a4 <LL_RCC_LSI_Disable>:
{
 800a4a4:	b480      	push	{r7}
 800a4a6:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSION);
 800a4a8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800a4ac:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800a4b0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800a4b4:	f023 0301 	bic.w	r3, r3, #1
 800a4b8:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 800a4bc:	bf00      	nop
 800a4be:	46bd      	mov	sp, r7
 800a4c0:	bc80      	pop	{r7}
 800a4c2:	4770      	bx	lr

0800a4c4 <LL_RCC_LSI_IsReady>:
{
 800a4c4:	b480      	push	{r7}
 800a4c6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == (RCC_CSR_LSIRDY)) ? 1UL : 0UL);
 800a4c8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800a4cc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800a4d0:	f003 0302 	and.w	r3, r3, #2
 800a4d4:	2b02      	cmp	r3, #2
 800a4d6:	d101      	bne.n	800a4dc <LL_RCC_LSI_IsReady+0x18>
 800a4d8:	2301      	movs	r3, #1
 800a4da:	e000      	b.n	800a4de <LL_RCC_LSI_IsReady+0x1a>
 800a4dc:	2300      	movs	r3, #0
}
 800a4de:	4618      	mov	r0, r3
 800a4e0:	46bd      	mov	sp, r7
 800a4e2:	bc80      	pop	{r7}
 800a4e4:	4770      	bx	lr

0800a4e6 <LL_RCC_MSI_Enable>:
{
 800a4e6:	b480      	push	{r7}
 800a4e8:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSION);
 800a4ea:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800a4ee:	681b      	ldr	r3, [r3, #0]
 800a4f0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800a4f4:	f043 0301 	orr.w	r3, r3, #1
 800a4f8:	6013      	str	r3, [r2, #0]
}
 800a4fa:	bf00      	nop
 800a4fc:	46bd      	mov	sp, r7
 800a4fe:	bc80      	pop	{r7}
 800a500:	4770      	bx	lr

0800a502 <LL_RCC_MSI_Disable>:
{
 800a502:	b480      	push	{r7}
 800a504:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 800a506:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800a50a:	681b      	ldr	r3, [r3, #0]
 800a50c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800a510:	f023 0301 	bic.w	r3, r3, #1
 800a514:	6013      	str	r3, [r2, #0]
}
 800a516:	bf00      	nop
 800a518:	46bd      	mov	sp, r7
 800a51a:	bc80      	pop	{r7}
 800a51c:	4770      	bx	lr

0800a51e <LL_RCC_MSI_IsReady>:
{
 800a51e:	b480      	push	{r7}
 800a520:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 800a522:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800a526:	681b      	ldr	r3, [r3, #0]
 800a528:	f003 0302 	and.w	r3, r3, #2
 800a52c:	2b02      	cmp	r3, #2
 800a52e:	d101      	bne.n	800a534 <LL_RCC_MSI_IsReady+0x16>
 800a530:	2301      	movs	r3, #1
 800a532:	e000      	b.n	800a536 <LL_RCC_MSI_IsReady+0x18>
 800a534:	2300      	movs	r3, #0
}
 800a536:	4618      	mov	r0, r3
 800a538:	46bd      	mov	sp, r7
 800a53a:	bc80      	pop	{r7}
 800a53c:	4770      	bx	lr

0800a53e <LL_RCC_MSI_IsEnabledRangeSelect>:
{
 800a53e:	b480      	push	{r7}
 800a540:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == (RCC_CR_MSIRGSEL)) ? 1UL : 0UL);
 800a542:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800a546:	681b      	ldr	r3, [r3, #0]
 800a548:	f003 0308 	and.w	r3, r3, #8
 800a54c:	2b08      	cmp	r3, #8
 800a54e:	d101      	bne.n	800a554 <LL_RCC_MSI_IsEnabledRangeSelect+0x16>
 800a550:	2301      	movs	r3, #1
 800a552:	e000      	b.n	800a556 <LL_RCC_MSI_IsEnabledRangeSelect+0x18>
 800a554:	2300      	movs	r3, #0
}
 800a556:	4618      	mov	r0, r3
 800a558:	46bd      	mov	sp, r7
 800a55a:	bc80      	pop	{r7}
 800a55c:	4770      	bx	lr

0800a55e <LL_RCC_MSI_GetRange>:
{
 800a55e:	b480      	push	{r7}
 800a560:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CR, RCC_CR_MSIRANGE));
 800a562:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800a566:	681b      	ldr	r3, [r3, #0]
 800a568:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 800a56c:	4618      	mov	r0, r3
 800a56e:	46bd      	mov	sp, r7
 800a570:	bc80      	pop	{r7}
 800a572:	4770      	bx	lr

0800a574 <LL_RCC_MSI_GetRangeAfterStandby>:
{
 800a574:	b480      	push	{r7}
 800a576:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE));
 800a578:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800a57c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800a580:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
}
 800a584:	4618      	mov	r0, r3
 800a586:	46bd      	mov	sp, r7
 800a588:	bc80      	pop	{r7}
 800a58a:	4770      	bx	lr

0800a58c <LL_RCC_MSI_SetCalibTrimming>:
{
 800a58c:	b480      	push	{r7}
 800a58e:	b083      	sub	sp, #12
 800a590:	af00      	add	r7, sp, #0
 800a592:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 800a594:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800a598:	685b      	ldr	r3, [r3, #4]
 800a59a:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800a59e:	687b      	ldr	r3, [r7, #4]
 800a5a0:	021b      	lsls	r3, r3, #8
 800a5a2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800a5a6:	4313      	orrs	r3, r2
 800a5a8:	604b      	str	r3, [r1, #4]
}
 800a5aa:	bf00      	nop
 800a5ac:	370c      	adds	r7, #12
 800a5ae:	46bd      	mov	sp, r7
 800a5b0:	bc80      	pop	{r7}
 800a5b2:	4770      	bx	lr

0800a5b4 <LL_RCC_SetSysClkSource>:
{
 800a5b4:	b480      	push	{r7}
 800a5b6:	b083      	sub	sp, #12
 800a5b8:	af00      	add	r7, sp, #0
 800a5ba:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 800a5bc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800a5c0:	689b      	ldr	r3, [r3, #8]
 800a5c2:	f023 0203 	bic.w	r2, r3, #3
 800a5c6:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800a5ca:	687b      	ldr	r3, [r7, #4]
 800a5cc:	4313      	orrs	r3, r2
 800a5ce:	608b      	str	r3, [r1, #8]
}
 800a5d0:	bf00      	nop
 800a5d2:	370c      	adds	r7, #12
 800a5d4:	46bd      	mov	sp, r7
 800a5d6:	bc80      	pop	{r7}
 800a5d8:	4770      	bx	lr

0800a5da <LL_RCC_GetSysClkSource>:
{
 800a5da:	b480      	push	{r7}
 800a5dc:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 800a5de:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800a5e2:	689b      	ldr	r3, [r3, #8]
 800a5e4:	f003 030c 	and.w	r3, r3, #12
}
 800a5e8:	4618      	mov	r0, r3
 800a5ea:	46bd      	mov	sp, r7
 800a5ec:	bc80      	pop	{r7}
 800a5ee:	4770      	bx	lr

0800a5f0 <LL_RCC_SetAHBPrescaler>:
{
 800a5f0:	b480      	push	{r7}
 800a5f2:	b083      	sub	sp, #12
 800a5f4:	af00      	add	r7, sp, #0
 800a5f6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 800a5f8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800a5fc:	689b      	ldr	r3, [r3, #8]
 800a5fe:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800a602:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800a606:	687b      	ldr	r3, [r7, #4]
 800a608:	4313      	orrs	r3, r2
 800a60a:	608b      	str	r3, [r1, #8]
}
 800a60c:	bf00      	nop
 800a60e:	370c      	adds	r7, #12
 800a610:	46bd      	mov	sp, r7
 800a612:	bc80      	pop	{r7}
 800a614:	4770      	bx	lr

0800a616 <LL_C2_RCC_SetAHBPrescaler>:
{
 800a616:	b480      	push	{r7}
 800a618:	b083      	sub	sp, #12
 800a61a:	af00      	add	r7, sp, #0
 800a61c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE, Prescaler);
 800a61e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800a622:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 800a626:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800a62a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800a62e:	687b      	ldr	r3, [r7, #4]
 800a630:	4313      	orrs	r3, r2
 800a632:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
}
 800a636:	bf00      	nop
 800a638:	370c      	adds	r7, #12
 800a63a:	46bd      	mov	sp, r7
 800a63c:	bc80      	pop	{r7}
 800a63e:	4770      	bx	lr

0800a640 <LL_RCC_SetAHB3Prescaler>:
{
 800a640:	b480      	push	{r7}
 800a642:	b083      	sub	sp, #12
 800a644:	af00      	add	r7, sp, #0
 800a646:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 800a648:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800a64c:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 800a650:	f023 020f 	bic.w	r2, r3, #15
 800a654:	687b      	ldr	r3, [r7, #4]
 800a656:	091b      	lsrs	r3, r3, #4
 800a658:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800a65c:	4313      	orrs	r3, r2
 800a65e:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
}
 800a662:	bf00      	nop
 800a664:	370c      	adds	r7, #12
 800a666:	46bd      	mov	sp, r7
 800a668:	bc80      	pop	{r7}
 800a66a:	4770      	bx	lr

0800a66c <LL_RCC_SetAPB1Prescaler>:
{
 800a66c:	b480      	push	{r7}
 800a66e:	b083      	sub	sp, #12
 800a670:	af00      	add	r7, sp, #0
 800a672:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 800a674:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800a678:	689b      	ldr	r3, [r3, #8]
 800a67a:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800a67e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800a682:	687b      	ldr	r3, [r7, #4]
 800a684:	4313      	orrs	r3, r2
 800a686:	608b      	str	r3, [r1, #8]
}
 800a688:	bf00      	nop
 800a68a:	370c      	adds	r7, #12
 800a68c:	46bd      	mov	sp, r7
 800a68e:	bc80      	pop	{r7}
 800a690:	4770      	bx	lr

0800a692 <LL_RCC_SetAPB2Prescaler>:
{
 800a692:	b480      	push	{r7}
 800a694:	b083      	sub	sp, #12
 800a696:	af00      	add	r7, sp, #0
 800a698:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 800a69a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800a69e:	689b      	ldr	r3, [r3, #8]
 800a6a0:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800a6a4:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800a6a8:	687b      	ldr	r3, [r7, #4]
 800a6aa:	4313      	orrs	r3, r2
 800a6ac:	608b      	str	r3, [r1, #8]
}
 800a6ae:	bf00      	nop
 800a6b0:	370c      	adds	r7, #12
 800a6b2:	46bd      	mov	sp, r7
 800a6b4:	bc80      	pop	{r7}
 800a6b6:	4770      	bx	lr

0800a6b8 <LL_RCC_GetAHBPrescaler>:
{
 800a6b8:	b480      	push	{r7}
 800a6ba:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 800a6bc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800a6c0:	689b      	ldr	r3, [r3, #8]
 800a6c2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 800a6c6:	4618      	mov	r0, r3
 800a6c8:	46bd      	mov	sp, r7
 800a6ca:	bc80      	pop	{r7}
 800a6cc:	4770      	bx	lr

0800a6ce <LL_RCC_GetAHB3Prescaler>:
{
 800a6ce:	b480      	push	{r7}
 800a6d0:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 800a6d2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800a6d6:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 800a6da:	011b      	lsls	r3, r3, #4
 800a6dc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 800a6e0:	4618      	mov	r0, r3
 800a6e2:	46bd      	mov	sp, r7
 800a6e4:	bc80      	pop	{r7}
 800a6e6:	4770      	bx	lr

0800a6e8 <LL_RCC_GetAPB1Prescaler>:
{
 800a6e8:	b480      	push	{r7}
 800a6ea:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 800a6ec:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800a6f0:	689b      	ldr	r3, [r3, #8]
 800a6f2:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
}
 800a6f6:	4618      	mov	r0, r3
 800a6f8:	46bd      	mov	sp, r7
 800a6fa:	bc80      	pop	{r7}
 800a6fc:	4770      	bx	lr

0800a6fe <LL_RCC_GetAPB2Prescaler>:
{
 800a6fe:	b480      	push	{r7}
 800a700:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 800a702:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800a706:	689b      	ldr	r3, [r3, #8]
 800a708:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
}
 800a70c:	4618      	mov	r0, r3
 800a70e:	46bd      	mov	sp, r7
 800a710:	bc80      	pop	{r7}
 800a712:	4770      	bx	lr

0800a714 <LL_RCC_ConfigMCO>:
{
 800a714:	b480      	push	{r7}
 800a716:	b083      	sub	sp, #12
 800a718:	af00      	add	r7, sp, #0
 800a71a:	6078      	str	r0, [r7, #4]
 800a71c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_MCOSEL | RCC_CFGR_MCOPRE, MCOxSource | MCOxPrescaler);
 800a71e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800a722:	689b      	ldr	r3, [r3, #8]
 800a724:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800a728:	6879      	ldr	r1, [r7, #4]
 800a72a:	683b      	ldr	r3, [r7, #0]
 800a72c:	430b      	orrs	r3, r1
 800a72e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800a732:	4313      	orrs	r3, r2
 800a734:	608b      	str	r3, [r1, #8]
}
 800a736:	bf00      	nop
 800a738:	370c      	adds	r7, #12
 800a73a:	46bd      	mov	sp, r7
 800a73c:	bc80      	pop	{r7}
 800a73e:	4770      	bx	lr

0800a740 <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 800a740:	b480      	push	{r7}
 800a742:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 800a744:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800a748:	681b      	ldr	r3, [r3, #0]
 800a74a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800a74e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800a752:	6013      	str	r3, [r2, #0]
}
 800a754:	bf00      	nop
 800a756:	46bd      	mov	sp, r7
 800a758:	bc80      	pop	{r7}
 800a75a:	4770      	bx	lr

0800a75c <LL_RCC_PLL_Disable>:
  * @note Cannot be disabled if the PLL clock is used as the system clock
  * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Disable(void)
{
 800a75c:	b480      	push	{r7}
 800a75e:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 800a760:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800a764:	681b      	ldr	r3, [r3, #0]
 800a766:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800a76a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800a76e:	6013      	str	r3, [r2, #0]
}
 800a770:	bf00      	nop
 800a772:	46bd      	mov	sp, r7
 800a774:	bc80      	pop	{r7}
 800a776:	4770      	bx	lr

0800a778 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 800a778:	b480      	push	{r7}
 800a77a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 800a77c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800a780:	681b      	ldr	r3, [r3, #0]
 800a782:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a786:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800a78a:	d101      	bne.n	800a790 <LL_RCC_PLL_IsReady+0x18>
 800a78c:	2301      	movs	r3, #1
 800a78e:	e000      	b.n	800a792 <LL_RCC_PLL_IsReady+0x1a>
 800a790:	2300      	movs	r3, #0
}
 800a792:	4618      	mov	r0, r3
 800a794:	46bd      	mov	sp, r7
 800a796:	bc80      	pop	{r7}
 800a798:	4770      	bx	lr

0800a79a <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between 6 and 127
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 800a79a:	b480      	push	{r7}
 800a79c:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 800a79e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800a7a2:	68db      	ldr	r3, [r3, #12]
 800a7a4:	0a1b      	lsrs	r3, r3, #8
 800a7a6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
}
 800a7aa:	4618      	mov	r0, r3
 800a7ac:	46bd      	mov	sp, r7
 800a7ae:	bc80      	pop	{r7}
 800a7b0:	4770      	bx	lr

0800a7b2 <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 800a7b2:	b480      	push	{r7}
 800a7b4:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 800a7b6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800a7ba:	68db      	ldr	r3, [r3, #12]
 800a7bc:	f003 4360 	and.w	r3, r3, #3758096384	; 0xe0000000
}
 800a7c0:	4618      	mov	r0, r3
 800a7c2:	46bd      	mov	sp, r7
 800a7c4:	bc80      	pop	{r7}
 800a7c6:	4770      	bx	lr

0800a7c8 <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_6
  *         @arg @ref LL_RCC_PLLM_DIV_7
  *         @arg @ref LL_RCC_PLLM_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 800a7c8:	b480      	push	{r7}
 800a7ca:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 800a7cc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800a7d0:	68db      	ldr	r3, [r3, #12]
 800a7d2:	f003 0370 	and.w	r3, r3, #112	; 0x70
}
 800a7d6:	4618      	mov	r0, r3
 800a7d8:	46bd      	mov	sp, r7
 800a7da:	bc80      	pop	{r7}
 800a7dc:	4770      	bx	lr

0800a7de <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 800a7de:	b480      	push	{r7}
 800a7e0:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 800a7e2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800a7e6:	68db      	ldr	r3, [r3, #12]
 800a7e8:	f003 0303 	and.w	r3, r3, #3
}
 800a7ec:	4618      	mov	r0, r3
 800a7ee:	46bd      	mov	sp, r7
 800a7f0:	bc80      	pop	{r7}
 800a7f2:	4770      	bx	lr

0800a7f4 <LL_RCC_IsActiveFlag_HPRE>:
  * @brief  Check if HCLK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         HPREF       LL_RCC_IsActiveFlag_HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HPRE(void)
{
 800a7f4:	b480      	push	{r7}
 800a7f6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 800a7f8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800a7fc:	689b      	ldr	r3, [r3, #8]
 800a7fe:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800a802:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a806:	d101      	bne.n	800a80c <LL_RCC_IsActiveFlag_HPRE+0x18>
 800a808:	2301      	movs	r3, #1
 800a80a:	e000      	b.n	800a80e <LL_RCC_IsActiveFlag_HPRE+0x1a>
 800a80c:	2300      	movs	r3, #0
}
 800a80e:	4618      	mov	r0, r3
 800a810:	46bd      	mov	sp, r7
 800a812:	bc80      	pop	{r7}
 800a814:	4770      	bx	lr

0800a816 <LL_RCC_IsActiveFlag_C2HPRE>:
  * @brief  Check if HCLK2 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         C2HPREF       LL_RCC_IsActiveFlag_C2HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_C2HPRE(void)
{
 800a816:	b480      	push	{r7}
 800a818:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPREF) == (RCC_EXTCFGR_C2HPREF)) ? 1UL : 0UL);
 800a81a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800a81e:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 800a822:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a826:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800a82a:	d101      	bne.n	800a830 <LL_RCC_IsActiveFlag_C2HPRE+0x1a>
 800a82c:	2301      	movs	r3, #1
 800a82e:	e000      	b.n	800a832 <LL_RCC_IsActiveFlag_C2HPRE+0x1c>
 800a830:	2300      	movs	r3, #0
}
 800a832:	4618      	mov	r0, r3
 800a834:	46bd      	mov	sp, r7
 800a836:	bc80      	pop	{r7}
 800a838:	4770      	bx	lr

0800a83a <LL_RCC_IsActiveFlag_SHDHPRE>:
  * @brief  Check if HCLK3 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         SHDHPREF       LL_RCC_IsActiveFlag_SHDHPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SHDHPRE(void)
{
 800a83a:	b480      	push	{r7}
 800a83c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 800a83e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800a842:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 800a846:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800a84a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a84e:	d101      	bne.n	800a854 <LL_RCC_IsActiveFlag_SHDHPRE+0x1a>
 800a850:	2301      	movs	r3, #1
 800a852:	e000      	b.n	800a856 <LL_RCC_IsActiveFlag_SHDHPRE+0x1c>
 800a854:	2300      	movs	r3, #0
}
 800a856:	4618      	mov	r0, r3
 800a858:	46bd      	mov	sp, r7
 800a85a:	bc80      	pop	{r7}
 800a85c:	4770      	bx	lr

0800a85e <LL_RCC_IsActiveFlag_PPRE1>:
  * @brief  Check if PLCK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE1F       LL_RCC_IsActiveFlag_PPRE1
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE1(void)
{
 800a85e:	b480      	push	{r7}
 800a860:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 800a862:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800a866:	689b      	ldr	r3, [r3, #8]
 800a868:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a86c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800a870:	d101      	bne.n	800a876 <LL_RCC_IsActiveFlag_PPRE1+0x18>
 800a872:	2301      	movs	r3, #1
 800a874:	e000      	b.n	800a878 <LL_RCC_IsActiveFlag_PPRE1+0x1a>
 800a876:	2300      	movs	r3, #0
}
 800a878:	4618      	mov	r0, r3
 800a87a:	46bd      	mov	sp, r7
 800a87c:	bc80      	pop	{r7}
 800a87e:	4770      	bx	lr

0800a880 <LL_RCC_IsActiveFlag_PPRE2>:
  * @brief  Check if PLCK2 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE2F       LL_RCC_IsActiveFlag_PPRE2
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE2(void)
{
 800a880:	b480      	push	{r7}
 800a882:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 800a884:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800a888:	689b      	ldr	r3, [r3, #8]
 800a88a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800a88e:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800a892:	d101      	bne.n	800a898 <LL_RCC_IsActiveFlag_PPRE2+0x18>
 800a894:	2301      	movs	r3, #1
 800a896:	e000      	b.n	800a89a <LL_RCC_IsActiveFlag_PPRE2+0x1a>
 800a898:	2300      	movs	r3, #0
}
 800a89a:	4618      	mov	r0, r3
 800a89c:	46bd      	mov	sp, r7
 800a89e:	bc80      	pop	{r7}
 800a8a0:	4770      	bx	lr

0800a8a2 <LL_AHB2_GRP1_EnableClock>:
{
 800a8a2:	b480      	push	{r7}
 800a8a4:	b085      	sub	sp, #20
 800a8a6:	af00      	add	r7, sp, #0
 800a8a8:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 800a8aa:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800a8ae:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800a8b0:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800a8b4:	687b      	ldr	r3, [r7, #4]
 800a8b6:	4313      	orrs	r3, r2
 800a8b8:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 800a8ba:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800a8be:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800a8c0:	687b      	ldr	r3, [r7, #4]
 800a8c2:	4013      	ands	r3, r2
 800a8c4:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800a8c6:	68fb      	ldr	r3, [r7, #12]
}
 800a8c8:	bf00      	nop
 800a8ca:	3714      	adds	r7, #20
 800a8cc:	46bd      	mov	sp, r7
 800a8ce:	bc80      	pop	{r7}
 800a8d0:	4770      	bx	lr
	...

0800a8d4 <HAL_RCC_OscConfig>:
  *         contains the configuration information for the RCC Oscillators.
  * @note   The PLL is not disabled when used as system clock.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800a8d4:	b580      	push	{r7, lr}
 800a8d6:	b088      	sub	sp, #32
 800a8d8:	af00      	add	r7, sp, #0
 800a8da:	6078      	str	r0, [r7, #4]
  uint32_t sysclk_source;
  uint32_t pll_config;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800a8dc:	687b      	ldr	r3, [r7, #4]
 800a8de:	2b00      	cmp	r3, #0
 800a8e0:	d101      	bne.n	800a8e6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800a8e2:	2301      	movs	r3, #1
 800a8e4:	e38a      	b.n	800affc <HAL_RCC_OscConfig+0x728>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800a8e6:	f7ff fe78 	bl	800a5da <LL_RCC_GetSysClkSource>
 800a8ea:	61f8      	str	r0, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800a8ec:	f7ff ff77 	bl	800a7de <LL_RCC_PLL_GetMainSource>
 800a8f0:	61b8      	str	r0, [r7, #24]

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800a8f2:	687b      	ldr	r3, [r7, #4]
 800a8f4:	681b      	ldr	r3, [r3, #0]
 800a8f6:	f003 0320 	and.w	r3, r3, #32
 800a8fa:	2b00      	cmp	r3, #0
 800a8fc:	f000 80c9 	beq.w	800aa92 <HAL_RCC_OscConfig+0x1be>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSI_CALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* When the MSI is used as system clock it will not be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 800a900:	69fb      	ldr	r3, [r7, #28]
 800a902:	2b00      	cmp	r3, #0
 800a904:	d005      	beq.n	800a912 <HAL_RCC_OscConfig+0x3e>
 800a906:	69fb      	ldr	r3, [r7, #28]
 800a908:	2b0c      	cmp	r3, #12
 800a90a:	d17b      	bne.n	800aa04 <HAL_RCC_OscConfig+0x130>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 800a90c:	69bb      	ldr	r3, [r7, #24]
 800a90e:	2b01      	cmp	r3, #1
 800a910:	d178      	bne.n	800aa04 <HAL_RCC_OscConfig+0x130>
    {
      if ((LL_RCC_MSI_IsReady() != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800a912:	f7ff fe04 	bl	800a51e <LL_RCC_MSI_IsReady>
 800a916:	4603      	mov	r3, r0
 800a918:	2b00      	cmp	r3, #0
 800a91a:	d005      	beq.n	800a928 <HAL_RCC_OscConfig+0x54>
 800a91c:	687b      	ldr	r3, [r7, #4]
 800a91e:	6a1b      	ldr	r3, [r3, #32]
 800a920:	2b00      	cmp	r3, #0
 800a922:	d101      	bne.n	800a928 <HAL_RCC_OscConfig+0x54>
      {
        return HAL_ERROR;
 800a924:	2301      	movs	r3, #1
 800a926:	e369      	b.n	800affc <HAL_RCC_OscConfig+0x728>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the AHB3 clock
           and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800a928:	687b      	ldr	r3, [r7, #4]
 800a92a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800a92c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800a930:	681b      	ldr	r3, [r3, #0]
 800a932:	f003 0308 	and.w	r3, r3, #8
 800a936:	2b00      	cmp	r3, #0
 800a938:	d005      	beq.n	800a946 <HAL_RCC_OscConfig+0x72>
 800a93a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800a93e:	681b      	ldr	r3, [r3, #0]
 800a940:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800a944:	e006      	b.n	800a954 <HAL_RCC_OscConfig+0x80>
 800a946:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800a94a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800a94e:	091b      	lsrs	r3, r3, #4
 800a950:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800a954:	4293      	cmp	r3, r2
 800a956:	d222      	bcs.n	800a99e <HAL_RCC_OscConfig+0xca>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800a958:	687b      	ldr	r3, [r7, #4]
 800a95a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a95c:	4618      	mov	r0, r3
 800a95e:	f000 fd91 	bl	800b484 <RCC_SetFlashLatencyFromMSIRange>
 800a962:	4603      	mov	r3, r0
 800a964:	2b00      	cmp	r3, #0
 800a966:	d001      	beq.n	800a96c <HAL_RCC_OscConfig+0x98>
          {
            return HAL_ERROR;
 800a968:	2301      	movs	r3, #1
 800a96a:	e347      	b.n	800affc <HAL_RCC_OscConfig+0x728>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800a96c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800a970:	681b      	ldr	r3, [r3, #0]
 800a972:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800a976:	f043 0308 	orr.w	r3, r3, #8
 800a97a:	6013      	str	r3, [r2, #0]
 800a97c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800a980:	681b      	ldr	r3, [r3, #0]
 800a982:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800a986:	687b      	ldr	r3, [r7, #4]
 800a988:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a98a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800a98e:	4313      	orrs	r3, r2
 800a990:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800a992:	687b      	ldr	r3, [r7, #4]
 800a994:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a996:	4618      	mov	r0, r3
 800a998:	f7ff fdf8 	bl	800a58c <LL_RCC_MSI_SetCalibTrimming>
 800a99c:	e021      	b.n	800a9e2 <HAL_RCC_OscConfig+0x10e>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800a99e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800a9a2:	681b      	ldr	r3, [r3, #0]
 800a9a4:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800a9a8:	f043 0308 	orr.w	r3, r3, #8
 800a9ac:	6013      	str	r3, [r2, #0]
 800a9ae:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800a9b2:	681b      	ldr	r3, [r3, #0]
 800a9b4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800a9b8:	687b      	ldr	r3, [r7, #4]
 800a9ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a9bc:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800a9c0:	4313      	orrs	r3, r2
 800a9c2:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800a9c4:	687b      	ldr	r3, [r7, #4]
 800a9c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a9c8:	4618      	mov	r0, r3
 800a9ca:	f7ff fddf 	bl	800a58c <LL_RCC_MSI_SetCalibTrimming>

          /* Decrease number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800a9ce:	687b      	ldr	r3, [r7, #4]
 800a9d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a9d2:	4618      	mov	r0, r3
 800a9d4:	f000 fd56 	bl	800b484 <RCC_SetFlashLatencyFromMSIRange>
 800a9d8:	4603      	mov	r3, r0
 800a9da:	2b00      	cmp	r3, #0
 800a9dc:	d001      	beq.n	800a9e2 <HAL_RCC_OscConfig+0x10e>
          {
            return HAL_ERROR;
 800a9de:	2301      	movs	r3, #1
 800a9e0:	e30c      	b.n	800affc <HAL_RCC_OscConfig+0x728>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 800a9e2:	f000 fd17 	bl	800b414 <HAL_RCC_GetHCLKFreq>
 800a9e6:	4603      	mov	r3, r0
 800a9e8:	4ab4      	ldr	r2, [pc, #720]	; (800acbc <HAL_RCC_OscConfig+0x3e8>)
 800a9ea:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800a9ec:	4bb4      	ldr	r3, [pc, #720]	; (800acc0 <HAL_RCC_OscConfig+0x3ec>)
 800a9ee:	681b      	ldr	r3, [r3, #0]
 800a9f0:	4618      	mov	r0, r3
 800a9f2:	f7fa fcb1 	bl	8005358 <HAL_InitTick>
 800a9f6:	4603      	mov	r3, r0
 800a9f8:	74fb      	strb	r3, [r7, #19]
        if (status != HAL_OK)
 800a9fa:	7cfb      	ldrb	r3, [r7, #19]
 800a9fc:	2b00      	cmp	r3, #0
 800a9fe:	d047      	beq.n	800aa90 <HAL_RCC_OscConfig+0x1bc>
        {
          return status;
 800aa00:	7cfb      	ldrb	r3, [r7, #19]
 800aa02:	e2fb      	b.n	800affc <HAL_RCC_OscConfig+0x728>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800aa04:	687b      	ldr	r3, [r7, #4]
 800aa06:	6a1b      	ldr	r3, [r3, #32]
 800aa08:	2b00      	cmp	r3, #0
 800aa0a:	d02c      	beq.n	800aa66 <HAL_RCC_OscConfig+0x192>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800aa0c:	f7ff fd6b 	bl	800a4e6 <LL_RCC_MSI_Enable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 800aa10:	f7fa fcac 	bl	800536c <HAL_GetTick>
 800aa14:	6178      	str	r0, [r7, #20]

        /* Wait till MSI is ready */
        while (LL_RCC_MSI_IsReady() == 0U)
 800aa16:	e008      	b.n	800aa2a <HAL_RCC_OscConfig+0x156>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800aa18:	f7fa fca8 	bl	800536c <HAL_GetTick>
 800aa1c:	4602      	mov	r2, r0
 800aa1e:	697b      	ldr	r3, [r7, #20]
 800aa20:	1ad3      	subs	r3, r2, r3
 800aa22:	2b02      	cmp	r3, #2
 800aa24:	d901      	bls.n	800aa2a <HAL_RCC_OscConfig+0x156>
          {
            return HAL_TIMEOUT;
 800aa26:	2303      	movs	r3, #3
 800aa28:	e2e8      	b.n	800affc <HAL_RCC_OscConfig+0x728>
        while (LL_RCC_MSI_IsReady() == 0U)
 800aa2a:	f7ff fd78 	bl	800a51e <LL_RCC_MSI_IsReady>
 800aa2e:	4603      	mov	r3, r0
 800aa30:	2b00      	cmp	r3, #0
 800aa32:	d0f1      	beq.n	800aa18 <HAL_RCC_OscConfig+0x144>
          }
        }

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800aa34:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800aa38:	681b      	ldr	r3, [r3, #0]
 800aa3a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800aa3e:	f043 0308 	orr.w	r3, r3, #8
 800aa42:	6013      	str	r3, [r2, #0]
 800aa44:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800aa48:	681b      	ldr	r3, [r3, #0]
 800aa4a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800aa4e:	687b      	ldr	r3, [r7, #4]
 800aa50:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800aa52:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800aa56:	4313      	orrs	r3, r2
 800aa58:	600b      	str	r3, [r1, #0]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800aa5a:	687b      	ldr	r3, [r7, #4]
 800aa5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800aa5e:	4618      	mov	r0, r3
 800aa60:	f7ff fd94 	bl	800a58c <LL_RCC_MSI_SetCalibTrimming>
 800aa64:	e015      	b.n	800aa92 <HAL_RCC_OscConfig+0x1be>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800aa66:	f7ff fd4c 	bl	800a502 <LL_RCC_MSI_Disable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 800aa6a:	f7fa fc7f 	bl	800536c <HAL_GetTick>
 800aa6e:	6178      	str	r0, [r7, #20]

        /* Wait till MSI is disabled */
        while (LL_RCC_MSI_IsReady() != 0U)
 800aa70:	e008      	b.n	800aa84 <HAL_RCC_OscConfig+0x1b0>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800aa72:	f7fa fc7b 	bl	800536c <HAL_GetTick>
 800aa76:	4602      	mov	r2, r0
 800aa78:	697b      	ldr	r3, [r7, #20]
 800aa7a:	1ad3      	subs	r3, r2, r3
 800aa7c:	2b02      	cmp	r3, #2
 800aa7e:	d901      	bls.n	800aa84 <HAL_RCC_OscConfig+0x1b0>
          {
            return HAL_TIMEOUT;
 800aa80:	2303      	movs	r3, #3
 800aa82:	e2bb      	b.n	800affc <HAL_RCC_OscConfig+0x728>
        while (LL_RCC_MSI_IsReady() != 0U)
 800aa84:	f7ff fd4b 	bl	800a51e <LL_RCC_MSI_IsReady>
 800aa88:	4603      	mov	r3, r0
 800aa8a:	2b00      	cmp	r3, #0
 800aa8c:	d1f1      	bne.n	800aa72 <HAL_RCC_OscConfig+0x19e>
 800aa8e:	e000      	b.n	800aa92 <HAL_RCC_OscConfig+0x1be>
      if ((LL_RCC_MSI_IsReady() != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800aa90:	bf00      	nop
      }
    }
  }

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800aa92:	687b      	ldr	r3, [r7, #4]
 800aa94:	681b      	ldr	r3, [r3, #0]
 800aa96:	f003 0301 	and.w	r3, r3, #1
 800aa9a:	2b00      	cmp	r3, #0
 800aa9c:	d05f      	beq.n	800ab5e <HAL_RCC_OscConfig+0x28a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 800aa9e:	69fb      	ldr	r3, [r7, #28]
 800aaa0:	2b08      	cmp	r3, #8
 800aaa2:	d005      	beq.n	800aab0 <HAL_RCC_OscConfig+0x1dc>
 800aaa4:	69fb      	ldr	r3, [r7, #28]
 800aaa6:	2b0c      	cmp	r3, #12
 800aaa8:	d10d      	bne.n	800aac6 <HAL_RCC_OscConfig+0x1f2>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 800aaaa:	69bb      	ldr	r3, [r7, #24]
 800aaac:	2b03      	cmp	r3, #3
 800aaae:	d10a      	bne.n	800aac6 <HAL_RCC_OscConfig+0x1f2>
    {
      if ((LL_RCC_HSE_IsReady() != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800aab0:	f7ff fc85 	bl	800a3be <LL_RCC_HSE_IsReady>
 800aab4:	4603      	mov	r3, r0
 800aab6:	2b00      	cmp	r3, #0
 800aab8:	d050      	beq.n	800ab5c <HAL_RCC_OscConfig+0x288>
 800aaba:	687b      	ldr	r3, [r7, #4]
 800aabc:	685b      	ldr	r3, [r3, #4]
 800aabe:	2b00      	cmp	r3, #0
 800aac0:	d14c      	bne.n	800ab5c <HAL_RCC_OscConfig+0x288>
      {
        return HAL_ERROR;
 800aac2:	2301      	movs	r3, #1
 800aac4:	e29a      	b.n	800affc <HAL_RCC_OscConfig+0x728>
      /* Set the new HSE configuration ---------------------------------------*/
      /* Check HSE division factor */
      assert_param(IS_RCC_HSEDIV(RCC_OscInitStruct->HSEDiv));

      /* Set HSE division factor */
      MODIFY_REG(RCC->CR, RCC_CR_HSEPRE, RCC_OscInitStruct->HSEDiv);
 800aac6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800aaca:	681b      	ldr	r3, [r3, #0]
 800aacc:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800aad0:	687b      	ldr	r3, [r7, #4]
 800aad2:	689b      	ldr	r3, [r3, #8]
 800aad4:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800aad8:	4313      	orrs	r3, r2
 800aada:	600b      	str	r3, [r1, #0]

      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800aadc:	687b      	ldr	r3, [r7, #4]
 800aade:	685b      	ldr	r3, [r3, #4]
 800aae0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800aae4:	d102      	bne.n	800aaec <HAL_RCC_OscConfig+0x218>
 800aae6:	f7ff fc4e 	bl	800a386 <LL_RCC_HSE_Enable>
 800aaea:	e00d      	b.n	800ab08 <HAL_RCC_OscConfig+0x234>
 800aaec:	687b      	ldr	r3, [r7, #4]
 800aaee:	685b      	ldr	r3, [r3, #4]
 800aaf0:	f5b3 1f04 	cmp.w	r3, #2162688	; 0x210000
 800aaf4:	d104      	bne.n	800ab00 <HAL_RCC_OscConfig+0x22c>
 800aaf6:	f7ff fc19 	bl	800a32c <LL_RCC_HSE_EnableTcxo>
 800aafa:	f7ff fc44 	bl	800a386 <LL_RCC_HSE_Enable>
 800aafe:	e003      	b.n	800ab08 <HAL_RCC_OscConfig+0x234>
 800ab00:	f7ff fc4f 	bl	800a3a2 <LL_RCC_HSE_Disable>
 800ab04:	f7ff fc20 	bl	800a348 <LL_RCC_HSE_DisableTcxo>

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800ab08:	687b      	ldr	r3, [r7, #4]
 800ab0a:	685b      	ldr	r3, [r3, #4]
 800ab0c:	2b00      	cmp	r3, #0
 800ab0e:	d012      	beq.n	800ab36 <HAL_RCC_OscConfig+0x262>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ab10:	f7fa fc2c 	bl	800536c <HAL_GetTick>
 800ab14:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is ready */
        while (LL_RCC_HSE_IsReady() == 0U)
 800ab16:	e008      	b.n	800ab2a <HAL_RCC_OscConfig+0x256>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800ab18:	f7fa fc28 	bl	800536c <HAL_GetTick>
 800ab1c:	4602      	mov	r2, r0
 800ab1e:	697b      	ldr	r3, [r7, #20]
 800ab20:	1ad3      	subs	r3, r2, r3
 800ab22:	2b64      	cmp	r3, #100	; 0x64
 800ab24:	d901      	bls.n	800ab2a <HAL_RCC_OscConfig+0x256>
          {
            return HAL_TIMEOUT;
 800ab26:	2303      	movs	r3, #3
 800ab28:	e268      	b.n	800affc <HAL_RCC_OscConfig+0x728>
        while (LL_RCC_HSE_IsReady() == 0U)
 800ab2a:	f7ff fc48 	bl	800a3be <LL_RCC_HSE_IsReady>
 800ab2e:	4603      	mov	r3, r0
 800ab30:	2b00      	cmp	r3, #0
 800ab32:	d0f1      	beq.n	800ab18 <HAL_RCC_OscConfig+0x244>
 800ab34:	e013      	b.n	800ab5e <HAL_RCC_OscConfig+0x28a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ab36:	f7fa fc19 	bl	800536c <HAL_GetTick>
 800ab3a:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is disabled */
        while (LL_RCC_HSE_IsReady() != 0U)
 800ab3c:	e008      	b.n	800ab50 <HAL_RCC_OscConfig+0x27c>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800ab3e:	f7fa fc15 	bl	800536c <HAL_GetTick>
 800ab42:	4602      	mov	r2, r0
 800ab44:	697b      	ldr	r3, [r7, #20]
 800ab46:	1ad3      	subs	r3, r2, r3
 800ab48:	2b64      	cmp	r3, #100	; 0x64
 800ab4a:	d901      	bls.n	800ab50 <HAL_RCC_OscConfig+0x27c>
          {
            return HAL_TIMEOUT;
 800ab4c:	2303      	movs	r3, #3
 800ab4e:	e255      	b.n	800affc <HAL_RCC_OscConfig+0x728>
        while (LL_RCC_HSE_IsReady() != 0U)
 800ab50:	f7ff fc35 	bl	800a3be <LL_RCC_HSE_IsReady>
 800ab54:	4603      	mov	r3, r0
 800ab56:	2b00      	cmp	r3, #0
 800ab58:	d1f1      	bne.n	800ab3e <HAL_RCC_OscConfig+0x26a>
 800ab5a:	e000      	b.n	800ab5e <HAL_RCC_OscConfig+0x28a>
      if ((LL_RCC_HSE_IsReady() != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800ab5c:	bf00      	nop
      }
    }
  }

  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800ab5e:	687b      	ldr	r3, [r7, #4]
 800ab60:	681b      	ldr	r3, [r3, #0]
 800ab62:	f003 0302 	and.w	r3, r3, #2
 800ab66:	2b00      	cmp	r3, #0
 800ab68:	d04b      	beq.n	800ac02 <HAL_RCC_OscConfig+0x32e>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 800ab6a:	69fb      	ldr	r3, [r7, #28]
 800ab6c:	2b04      	cmp	r3, #4
 800ab6e:	d005      	beq.n	800ab7c <HAL_RCC_OscConfig+0x2a8>
 800ab70:	69fb      	ldr	r3, [r7, #28]
 800ab72:	2b0c      	cmp	r3, #12
 800ab74:	d113      	bne.n	800ab9e <HAL_RCC_OscConfig+0x2ca>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 800ab76:	69bb      	ldr	r3, [r7, #24]
 800ab78:	2b02      	cmp	r3, #2
 800ab7a:	d110      	bne.n	800ab9e <HAL_RCC_OscConfig+0x2ca>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((LL_RCC_HSI_IsReady() != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800ab7c:	f7ff fc4c 	bl	800a418 <LL_RCC_HSI_IsReady>
 800ab80:	4603      	mov	r3, r0
 800ab82:	2b00      	cmp	r3, #0
 800ab84:	d005      	beq.n	800ab92 <HAL_RCC_OscConfig+0x2be>
 800ab86:	687b      	ldr	r3, [r7, #4]
 800ab88:	691b      	ldr	r3, [r3, #16]
 800ab8a:	2b00      	cmp	r3, #0
 800ab8c:	d101      	bne.n	800ab92 <HAL_RCC_OscConfig+0x2be>
      {
        return HAL_ERROR;
 800ab8e:	2301      	movs	r3, #1
 800ab90:	e234      	b.n	800affc <HAL_RCC_OscConfig+0x728>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800ab92:	687b      	ldr	r3, [r7, #4]
 800ab94:	695b      	ldr	r3, [r3, #20]
 800ab96:	4618      	mov	r0, r3
 800ab98:	f7ff fc4f 	bl	800a43a <LL_RCC_HSI_SetCalibTrimming>
      if ((LL_RCC_HSI_IsReady() != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800ab9c:	e031      	b.n	800ac02 <HAL_RCC_OscConfig+0x32e>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800ab9e:	687b      	ldr	r3, [r7, #4]
 800aba0:	691b      	ldr	r3, [r3, #16]
 800aba2:	2b00      	cmp	r3, #0
 800aba4:	d019      	beq.n	800abda <HAL_RCC_OscConfig+0x306>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800aba6:	f7ff fc1b 	bl	800a3e0 <LL_RCC_HSI_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800abaa:	f7fa fbdf 	bl	800536c <HAL_GetTick>
 800abae:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (LL_RCC_HSI_IsReady() == 0U)
 800abb0:	e008      	b.n	800abc4 <HAL_RCC_OscConfig+0x2f0>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800abb2:	f7fa fbdb 	bl	800536c <HAL_GetTick>
 800abb6:	4602      	mov	r2, r0
 800abb8:	697b      	ldr	r3, [r7, #20]
 800abba:	1ad3      	subs	r3, r2, r3
 800abbc:	2b02      	cmp	r3, #2
 800abbe:	d901      	bls.n	800abc4 <HAL_RCC_OscConfig+0x2f0>
          {
            return HAL_TIMEOUT;
 800abc0:	2303      	movs	r3, #3
 800abc2:	e21b      	b.n	800affc <HAL_RCC_OscConfig+0x728>
        while (LL_RCC_HSI_IsReady() == 0U)
 800abc4:	f7ff fc28 	bl	800a418 <LL_RCC_HSI_IsReady>
 800abc8:	4603      	mov	r3, r0
 800abca:	2b00      	cmp	r3, #0
 800abcc:	d0f1      	beq.n	800abb2 <HAL_RCC_OscConfig+0x2de>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800abce:	687b      	ldr	r3, [r7, #4]
 800abd0:	695b      	ldr	r3, [r3, #20]
 800abd2:	4618      	mov	r0, r3
 800abd4:	f7ff fc31 	bl	800a43a <LL_RCC_HSI_SetCalibTrimming>
 800abd8:	e013      	b.n	800ac02 <HAL_RCC_OscConfig+0x32e>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800abda:	f7ff fc0f 	bl	800a3fc <LL_RCC_HSI_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800abde:	f7fa fbc5 	bl	800536c <HAL_GetTick>
 800abe2:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is disabled */
        while (LL_RCC_HSI_IsReady() != 0U)
 800abe4:	e008      	b.n	800abf8 <HAL_RCC_OscConfig+0x324>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800abe6:	f7fa fbc1 	bl	800536c <HAL_GetTick>
 800abea:	4602      	mov	r2, r0
 800abec:	697b      	ldr	r3, [r7, #20]
 800abee:	1ad3      	subs	r3, r2, r3
 800abf0:	2b02      	cmp	r3, #2
 800abf2:	d901      	bls.n	800abf8 <HAL_RCC_OscConfig+0x324>
          {
            return HAL_TIMEOUT;
 800abf4:	2303      	movs	r3, #3
 800abf6:	e201      	b.n	800affc <HAL_RCC_OscConfig+0x728>
        while (LL_RCC_HSI_IsReady() != 0U)
 800abf8:	f7ff fc0e 	bl	800a418 <LL_RCC_HSI_IsReady>
 800abfc:	4603      	mov	r3, r0
 800abfe:	2b00      	cmp	r3, #0
 800ac00:	d1f1      	bne.n	800abe6 <HAL_RCC_OscConfig+0x312>
      }
    }
  }

  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800ac02:	687b      	ldr	r3, [r7, #4]
 800ac04:	681b      	ldr	r3, [r3, #0]
 800ac06:	f003 0308 	and.w	r3, r3, #8
 800ac0a:	2b00      	cmp	r3, #0
 800ac0c:	d06e      	beq.n	800acec <HAL_RCC_OscConfig+0x418>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800ac0e:	687b      	ldr	r3, [r7, #4]
 800ac10:	699b      	ldr	r3, [r3, #24]
 800ac12:	2b00      	cmp	r3, #0
 800ac14:	d056      	beq.n	800acc4 <HAL_RCC_OscConfig+0x3f0>
    {
      uint32_t csr_temp = RCC->CSR;
 800ac16:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800ac1a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800ac1e:	60fb      	str	r3, [r7, #12]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(RCC_OscInitStruct->LSIDiv));

      if (RCC_OscInitStruct->LSIDiv != (csr_temp & RCC_CSR_LSIPRE))
 800ac20:	687b      	ldr	r3, [r7, #4]
 800ac22:	69da      	ldr	r2, [r3, #28]
 800ac24:	68fb      	ldr	r3, [r7, #12]
 800ac26:	f003 0310 	and.w	r3, r3, #16
 800ac2a:	429a      	cmp	r2, r3
 800ac2c:	d031      	beq.n	800ac92 <HAL_RCC_OscConfig+0x3be>
      {
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 800ac2e:	68fb      	ldr	r3, [r7, #12]
 800ac30:	f003 0302 	and.w	r3, r3, #2
 800ac34:	2b00      	cmp	r3, #0
 800ac36:	d006      	beq.n	800ac46 <HAL_RCC_OscConfig+0x372>
            ((csr_temp & RCC_CSR_LSION) != RCC_CSR_LSION))
 800ac38:	68fb      	ldr	r3, [r7, #12]
 800ac3a:	f003 0301 	and.w	r3, r3, #1
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 800ac3e:	2b00      	cmp	r3, #0
 800ac40:	d101      	bne.n	800ac46 <HAL_RCC_OscConfig+0x372>
        {
          /* If LSIRDY is set while LSION is not enabled,
             LSIPRE can't be updated  */
          return HAL_ERROR;
 800ac42:	2301      	movs	r3, #1
 800ac44:	e1da      	b.n	800affc <HAL_RCC_OscConfig+0x728>
        }

        /* Turn off LSI before changing RCC_CSR_LSIPRE */
        if ((csr_temp & RCC_CSR_LSION) == RCC_CSR_LSION)
 800ac46:	68fb      	ldr	r3, [r7, #12]
 800ac48:	f003 0301 	and.w	r3, r3, #1
 800ac4c:	2b00      	cmp	r3, #0
 800ac4e:	d013      	beq.n	800ac78 <HAL_RCC_OscConfig+0x3a4>
        {
          __HAL_RCC_LSI_DISABLE();
 800ac50:	f7ff fc28 	bl	800a4a4 <LL_RCC_LSI_Disable>

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800ac54:	f7fa fb8a 	bl	800536c <HAL_GetTick>
 800ac58:	6178      	str	r0, [r7, #20]

          /* Wait till LSI is disabled */
          while (LL_RCC_LSI_IsReady() != 0U)
 800ac5a:	e008      	b.n	800ac6e <HAL_RCC_OscConfig+0x39a>
          {
            if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800ac5c:	f7fa fb86 	bl	800536c <HAL_GetTick>
 800ac60:	4602      	mov	r2, r0
 800ac62:	697b      	ldr	r3, [r7, #20]
 800ac64:	1ad3      	subs	r3, r2, r3
 800ac66:	2b11      	cmp	r3, #17
 800ac68:	d901      	bls.n	800ac6e <HAL_RCC_OscConfig+0x39a>
            {
              return HAL_TIMEOUT;
 800ac6a:	2303      	movs	r3, #3
 800ac6c:	e1c6      	b.n	800affc <HAL_RCC_OscConfig+0x728>
          while (LL_RCC_LSI_IsReady() != 0U)
 800ac6e:	f7ff fc29 	bl	800a4c4 <LL_RCC_LSI_IsReady>
 800ac72:	4603      	mov	r3, r0
 800ac74:	2b00      	cmp	r3, #0
 800ac76:	d1f1      	bne.n	800ac5c <HAL_RCC_OscConfig+0x388>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPRE, RCC_OscInitStruct->LSIDiv);
 800ac78:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800ac7c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800ac80:	f023 0210 	bic.w	r2, r3, #16
 800ac84:	687b      	ldr	r3, [r7, #4]
 800ac86:	69db      	ldr	r3, [r3, #28]
 800ac88:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800ac8c:	4313      	orrs	r3, r2
 800ac8e:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
      }

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800ac92:	f7ff fbf7 	bl	800a484 <LL_RCC_LSI_Enable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800ac96:	f7fa fb69 	bl	800536c <HAL_GetTick>
 800ac9a:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is ready */
      while (LL_RCC_LSI_IsReady() == 0U)
 800ac9c:	e008      	b.n	800acb0 <HAL_RCC_OscConfig+0x3dc>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800ac9e:	f7fa fb65 	bl	800536c <HAL_GetTick>
 800aca2:	4602      	mov	r2, r0
 800aca4:	697b      	ldr	r3, [r7, #20]
 800aca6:	1ad3      	subs	r3, r2, r3
 800aca8:	2b11      	cmp	r3, #17
 800acaa:	d901      	bls.n	800acb0 <HAL_RCC_OscConfig+0x3dc>
        {
          return HAL_TIMEOUT;
 800acac:	2303      	movs	r3, #3
 800acae:	e1a5      	b.n	800affc <HAL_RCC_OscConfig+0x728>
      while (LL_RCC_LSI_IsReady() == 0U)
 800acb0:	f7ff fc08 	bl	800a4c4 <LL_RCC_LSI_IsReady>
 800acb4:	4603      	mov	r3, r0
 800acb6:	2b00      	cmp	r3, #0
 800acb8:	d0f1      	beq.n	800ac9e <HAL_RCC_OscConfig+0x3ca>
 800acba:	e017      	b.n	800acec <HAL_RCC_OscConfig+0x418>
 800acbc:	20000034 	.word	0x20000034
 800acc0:	20000038 	.word	0x20000038
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800acc4:	f7ff fbee 	bl	800a4a4 <LL_RCC_LSI_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800acc8:	f7fa fb50 	bl	800536c <HAL_GetTick>
 800accc:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is disabled */
      while (LL_RCC_LSI_IsReady() != 0U)
 800acce:	e008      	b.n	800ace2 <HAL_RCC_OscConfig+0x40e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800acd0:	f7fa fb4c 	bl	800536c <HAL_GetTick>
 800acd4:	4602      	mov	r2, r0
 800acd6:	697b      	ldr	r3, [r7, #20]
 800acd8:	1ad3      	subs	r3, r2, r3
 800acda:	2b11      	cmp	r3, #17
 800acdc:	d901      	bls.n	800ace2 <HAL_RCC_OscConfig+0x40e>
        {
          return HAL_TIMEOUT;
 800acde:	2303      	movs	r3, #3
 800ace0:	e18c      	b.n	800affc <HAL_RCC_OscConfig+0x728>
      while (LL_RCC_LSI_IsReady() != 0U)
 800ace2:	f7ff fbef 	bl	800a4c4 <LL_RCC_LSI_IsReady>
 800ace6:	4603      	mov	r3, r0
 800ace8:	2b00      	cmp	r3, #0
 800acea:	d1f1      	bne.n	800acd0 <HAL_RCC_OscConfig+0x3fc>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800acec:	687b      	ldr	r3, [r7, #4]
 800acee:	681b      	ldr	r3, [r3, #0]
 800acf0:	f003 0304 	and.w	r3, r3, #4
 800acf4:	2b00      	cmp	r3, #0
 800acf6:	f000 80d8 	beq.w	800aeaa <HAL_RCC_OscConfig+0x5d6>
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */

    if (LL_PWR_IsEnabledBkUpAccess() == 0U)
 800acfa:	f7ff fb05 	bl	800a308 <LL_PWR_IsEnabledBkUpAccess>
 800acfe:	4603      	mov	r3, r0
 800ad00:	2b00      	cmp	r3, #0
 800ad02:	d113      	bne.n	800ad2c <HAL_RCC_OscConfig+0x458>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 800ad04:	f7ff fa44 	bl	800a190 <HAL_PWR_EnableBkUpAccess>

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800ad08:	f7fa fb30 	bl	800536c <HAL_GetTick>
 800ad0c:	6178      	str	r0, [r7, #20]

      while (LL_PWR_IsEnabledBkUpAccess() == 0U)
 800ad0e:	e008      	b.n	800ad22 <HAL_RCC_OscConfig+0x44e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800ad10:	f7fa fb2c 	bl	800536c <HAL_GetTick>
 800ad14:	4602      	mov	r2, r0
 800ad16:	697b      	ldr	r3, [r7, #20]
 800ad18:	1ad3      	subs	r3, r2, r3
 800ad1a:	2b02      	cmp	r3, #2
 800ad1c:	d901      	bls.n	800ad22 <HAL_RCC_OscConfig+0x44e>
        {
          return HAL_TIMEOUT;
 800ad1e:	2303      	movs	r3, #3
 800ad20:	e16c      	b.n	800affc <HAL_RCC_OscConfig+0x728>
      while (LL_PWR_IsEnabledBkUpAccess() == 0U)
 800ad22:	f7ff faf1 	bl	800a308 <LL_PWR_IsEnabledBkUpAccess>
 800ad26:	4603      	mov	r3, r0
 800ad28:	2b00      	cmp	r3, #0
 800ad2a:	d0f1      	beq.n	800ad10 <HAL_RCC_OscConfig+0x43c>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800ad2c:	687b      	ldr	r3, [r7, #4]
 800ad2e:	68db      	ldr	r3, [r3, #12]
 800ad30:	2b00      	cmp	r3, #0
 800ad32:	d07b      	beq.n	800ae2c <HAL_RCC_OscConfig+0x558>
    {
      /* Enable LSE bypasss (if requested) */
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS)
 800ad34:	687b      	ldr	r3, [r7, #4]
 800ad36:	68db      	ldr	r3, [r3, #12]
 800ad38:	2b85      	cmp	r3, #133	; 0x85
 800ad3a:	d003      	beq.n	800ad44 <HAL_RCC_OscConfig+0x470>
          || (RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS_RTC_ONLY))
 800ad3c:	687b      	ldr	r3, [r7, #4]
 800ad3e:	68db      	ldr	r3, [r3, #12]
 800ad40:	2b05      	cmp	r3, #5
 800ad42:	d109      	bne.n	800ad58 <HAL_RCC_OscConfig+0x484>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 800ad44:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800ad48:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800ad4c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800ad50:	f043 0304 	orr.w	r3, r3, #4
 800ad54:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800ad58:	f7fa fb08 	bl	800536c <HAL_GetTick>
 800ad5c:	6178      	str	r0, [r7, #20]

      /* LSE oscillator enable */
      SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 800ad5e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800ad62:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800ad66:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800ad6a:	f043 0301 	orr.w	r3, r3, #1
 800ad6e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

      /* Wait till LSE is ready */
      while (LL_RCC_LSE_IsReady() == 0U)
 800ad72:	e00a      	b.n	800ad8a <HAL_RCC_OscConfig+0x4b6>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800ad74:	f7fa fafa 	bl	800536c <HAL_GetTick>
 800ad78:	4602      	mov	r2, r0
 800ad7a:	697b      	ldr	r3, [r7, #20]
 800ad7c:	1ad3      	subs	r3, r2, r3
 800ad7e:	f241 3288 	movw	r2, #5000	; 0x1388
 800ad82:	4293      	cmp	r3, r2
 800ad84:	d901      	bls.n	800ad8a <HAL_RCC_OscConfig+0x4b6>
        {
          return HAL_TIMEOUT;
 800ad86:	2303      	movs	r3, #3
 800ad88:	e138      	b.n	800affc <HAL_RCC_OscConfig+0x728>
      while (LL_RCC_LSE_IsReady() == 0U)
 800ad8a:	f7ff fb6a 	bl	800a462 <LL_RCC_LSE_IsReady>
 800ad8e:	4603      	mov	r3, r0
 800ad90:	2b00      	cmp	r3, #0
 800ad92:	d0ef      	beq.n	800ad74 <HAL_RCC_OscConfig+0x4a0>
        }
      }

      /* Enable LSE system clock (if requested) */
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_ON)
 800ad94:	687b      	ldr	r3, [r7, #4]
 800ad96:	68db      	ldr	r3, [r3, #12]
 800ad98:	2b81      	cmp	r3, #129	; 0x81
 800ad9a:	d003      	beq.n	800ada4 <HAL_RCC_OscConfig+0x4d0>
          || (RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS))
 800ad9c:	687b      	ldr	r3, [r7, #4]
 800ad9e:	68db      	ldr	r3, [r3, #12]
 800ada0:	2b85      	cmp	r3, #133	; 0x85
 800ada2:	d121      	bne.n	800ade8 <HAL_RCC_OscConfig+0x514>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ada4:	f7fa fae2 	bl	800536c <HAL_GetTick>
 800ada8:	6178      	str	r0, [r7, #20]

        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 800adaa:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800adae:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800adb2:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800adb6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800adba:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 800adbe:	e00a      	b.n	800add6 <HAL_RCC_OscConfig+0x502>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800adc0:	f7fa fad4 	bl	800536c <HAL_GetTick>
 800adc4:	4602      	mov	r2, r0
 800adc6:	697b      	ldr	r3, [r7, #20]
 800adc8:	1ad3      	subs	r3, r2, r3
 800adca:	f241 3288 	movw	r2, #5000	; 0x1388
 800adce:	4293      	cmp	r3, r2
 800add0:	d901      	bls.n	800add6 <HAL_RCC_OscConfig+0x502>
          {
            return HAL_TIMEOUT;
 800add2:	2303      	movs	r3, #3
 800add4:	e112      	b.n	800affc <HAL_RCC_OscConfig+0x728>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 800add6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800adda:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800adde:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800ade2:	2b00      	cmp	r3, #0
 800ade4:	d0ec      	beq.n	800adc0 <HAL_RCC_OscConfig+0x4ec>
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_ON)
 800ade6:	e060      	b.n	800aeaa <HAL_RCC_OscConfig+0x5d6>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ade8:	f7fa fac0 	bl	800536c <HAL_GetTick>
 800adec:	6178      	str	r0, [r7, #20]

        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 800adee:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800adf2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800adf6:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800adfa:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800adfe:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 800ae02:	e00a      	b.n	800ae1a <HAL_RCC_OscConfig+0x546>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800ae04:	f7fa fab2 	bl	800536c <HAL_GetTick>
 800ae08:	4602      	mov	r2, r0
 800ae0a:	697b      	ldr	r3, [r7, #20]
 800ae0c:	1ad3      	subs	r3, r2, r3
 800ae0e:	f241 3288 	movw	r2, #5000	; 0x1388
 800ae12:	4293      	cmp	r3, r2
 800ae14:	d901      	bls.n	800ae1a <HAL_RCC_OscConfig+0x546>
          {
            return HAL_TIMEOUT;
 800ae16:	2303      	movs	r3, #3
 800ae18:	e0f0      	b.n	800affc <HAL_RCC_OscConfig+0x728>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 800ae1a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800ae1e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800ae22:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800ae26:	2b00      	cmp	r3, #0
 800ae28:	d1ec      	bne.n	800ae04 <HAL_RCC_OscConfig+0x530>
 800ae2a:	e03e      	b.n	800aeaa <HAL_RCC_OscConfig+0x5d6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800ae2c:	f7fa fa9e 	bl	800536c <HAL_GetTick>
 800ae30:	6178      	str	r0, [r7, #20]

      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 800ae32:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800ae36:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800ae3a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800ae3e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800ae42:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

      /* Wait till LSESYSRDY is cleared */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 800ae46:	e00a      	b.n	800ae5e <HAL_RCC_OscConfig+0x58a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800ae48:	f7fa fa90 	bl	800536c <HAL_GetTick>
 800ae4c:	4602      	mov	r2, r0
 800ae4e:	697b      	ldr	r3, [r7, #20]
 800ae50:	1ad3      	subs	r3, r2, r3
 800ae52:	f241 3288 	movw	r2, #5000	; 0x1388
 800ae56:	4293      	cmp	r3, r2
 800ae58:	d901      	bls.n	800ae5e <HAL_RCC_OscConfig+0x58a>
        {
          return HAL_TIMEOUT;
 800ae5a:	2303      	movs	r3, #3
 800ae5c:	e0ce      	b.n	800affc <HAL_RCC_OscConfig+0x728>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 800ae5e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800ae62:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800ae66:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800ae6a:	2b00      	cmp	r3, #0
 800ae6c:	d1ec      	bne.n	800ae48 <HAL_RCC_OscConfig+0x574>
        }
      }

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800ae6e:	f7fa fa7d 	bl	800536c <HAL_GetTick>
 800ae72:	6178      	str	r0, [r7, #20]

      /* LSE oscillator disable */
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 800ae74:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800ae78:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800ae7c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800ae80:	f023 0301 	bic.w	r3, r3, #1
 800ae84:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

      /* Wait till LSE is disabled */
      while (LL_RCC_LSE_IsReady() != 0U)
 800ae88:	e00a      	b.n	800aea0 <HAL_RCC_OscConfig+0x5cc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800ae8a:	f7fa fa6f 	bl	800536c <HAL_GetTick>
 800ae8e:	4602      	mov	r2, r0
 800ae90:	697b      	ldr	r3, [r7, #20]
 800ae92:	1ad3      	subs	r3, r2, r3
 800ae94:	f241 3288 	movw	r2, #5000	; 0x1388
 800ae98:	4293      	cmp	r3, r2
 800ae9a:	d901      	bls.n	800aea0 <HAL_RCC_OscConfig+0x5cc>
        {
          return HAL_TIMEOUT;
 800ae9c:	2303      	movs	r3, #3
 800ae9e:	e0ad      	b.n	800affc <HAL_RCC_OscConfig+0x728>
      while (LL_RCC_LSE_IsReady() != 0U)
 800aea0:	f7ff fadf 	bl	800a462 <LL_RCC_LSE_IsReady>
 800aea4:	4603      	mov	r3, r0
 800aea6:	2b00      	cmp	r3, #0
 800aea8:	d1ef      	bne.n	800ae8a <HAL_RCC_OscConfig+0x5b6>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800aeaa:	687b      	ldr	r3, [r7, #4]
 800aeac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aeae:	2b00      	cmp	r3, #0
 800aeb0:	f000 80a3 	beq.w	800affa <HAL_RCC_OscConfig+0x726>
  {
    /* Check if the PLL is used as system clock or not */
    if (sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800aeb4:	69fb      	ldr	r3, [r7, #28]
 800aeb6:	2b0c      	cmp	r3, #12
 800aeb8:	d076      	beq.n	800afa8 <HAL_RCC_OscConfig+0x6d4>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800aeba:	687b      	ldr	r3, [r7, #4]
 800aebc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aebe:	2b02      	cmp	r3, #2
 800aec0:	d14b      	bne.n	800af5a <HAL_RCC_OscConfig+0x686>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800aec2:	f7ff fc4b 	bl	800a75c <LL_RCC_PLL_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800aec6:	f7fa fa51 	bl	800536c <HAL_GetTick>
 800aeca:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is ready */
        while (LL_RCC_PLL_IsReady() != 0U)
 800aecc:	e008      	b.n	800aee0 <HAL_RCC_OscConfig+0x60c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800aece:	f7fa fa4d 	bl	800536c <HAL_GetTick>
 800aed2:	4602      	mov	r2, r0
 800aed4:	697b      	ldr	r3, [r7, #20]
 800aed6:	1ad3      	subs	r3, r2, r3
 800aed8:	2b0a      	cmp	r3, #10
 800aeda:	d901      	bls.n	800aee0 <HAL_RCC_OscConfig+0x60c>
          {
            return HAL_TIMEOUT;
 800aedc:	2303      	movs	r3, #3
 800aede:	e08d      	b.n	800affc <HAL_RCC_OscConfig+0x728>
        while (LL_RCC_PLL_IsReady() != 0U)
 800aee0:	f7ff fc4a 	bl	800a778 <LL_RCC_PLL_IsReady>
 800aee4:	4603      	mov	r3, r0
 800aee6:	2b00      	cmp	r3, #0
 800aee8:	d1f1      	bne.n	800aece <HAL_RCC_OscConfig+0x5fa>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800aeea:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800aeee:	68da      	ldr	r2, [r3, #12]
 800aef0:	4b44      	ldr	r3, [pc, #272]	; (800b004 <HAL_RCC_OscConfig+0x730>)
 800aef2:	4013      	ands	r3, r2
 800aef4:	687a      	ldr	r2, [r7, #4]
 800aef6:	6b11      	ldr	r1, [r2, #48]	; 0x30
 800aef8:	687a      	ldr	r2, [r7, #4]
 800aefa:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800aefc:	4311      	orrs	r1, r2
 800aefe:	687a      	ldr	r2, [r7, #4]
 800af00:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800af02:	0212      	lsls	r2, r2, #8
 800af04:	4311      	orrs	r1, r2
 800af06:	687a      	ldr	r2, [r7, #4]
 800af08:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800af0a:	4311      	orrs	r1, r2
 800af0c:	687a      	ldr	r2, [r7, #4]
 800af0e:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800af10:	4311      	orrs	r1, r2
 800af12:	687a      	ldr	r2, [r7, #4]
 800af14:	6c52      	ldr	r2, [r2, #68]	; 0x44
 800af16:	430a      	orrs	r2, r1
 800af18:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800af1c:	4313      	orrs	r3, r2
 800af1e:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800af20:	f7ff fc0e 	bl	800a740 <LL_RCC_PLL_Enable>

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800af24:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800af28:	68db      	ldr	r3, [r3, #12]
 800af2a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800af2e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800af32:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800af34:	f7fa fa1a 	bl	800536c <HAL_GetTick>
 800af38:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is ready */
        while (LL_RCC_PLL_IsReady() == 0U)
 800af3a:	e008      	b.n	800af4e <HAL_RCC_OscConfig+0x67a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800af3c:	f7fa fa16 	bl	800536c <HAL_GetTick>
 800af40:	4602      	mov	r2, r0
 800af42:	697b      	ldr	r3, [r7, #20]
 800af44:	1ad3      	subs	r3, r2, r3
 800af46:	2b0a      	cmp	r3, #10
 800af48:	d901      	bls.n	800af4e <HAL_RCC_OscConfig+0x67a>
          {
            return HAL_TIMEOUT;
 800af4a:	2303      	movs	r3, #3
 800af4c:	e056      	b.n	800affc <HAL_RCC_OscConfig+0x728>
        while (LL_RCC_PLL_IsReady() == 0U)
 800af4e:	f7ff fc13 	bl	800a778 <LL_RCC_PLL_IsReady>
 800af52:	4603      	mov	r3, r0
 800af54:	2b00      	cmp	r3, #0
 800af56:	d0f1      	beq.n	800af3c <HAL_RCC_OscConfig+0x668>
 800af58:	e04f      	b.n	800affa <HAL_RCC_OscConfig+0x726>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800af5a:	f7ff fbff 	bl	800a75c <LL_RCC_PLL_Disable>

        /* Disable all PLL outputs to save power */
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PLLSOURCE_NONE);
 800af5e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800af62:	68db      	ldr	r3, [r3, #12]
 800af64:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800af68:	f023 0303 	bic.w	r3, r3, #3
 800af6c:	60d3      	str	r3, [r2, #12]

        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_RNGCLK | RCC_PLL_ADCCLK);
 800af6e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800af72:	68db      	ldr	r3, [r3, #12]
 800af74:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800af78:	f023 5388 	bic.w	r3, r3, #285212672	; 0x11000000
 800af7c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800af80:	60d3      	str	r3, [r2, #12]


        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800af82:	f7fa f9f3 	bl	800536c <HAL_GetTick>
 800af86:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is disabled */
        while (LL_RCC_PLL_IsReady() != 0U)
 800af88:	e008      	b.n	800af9c <HAL_RCC_OscConfig+0x6c8>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800af8a:	f7fa f9ef 	bl	800536c <HAL_GetTick>
 800af8e:	4602      	mov	r2, r0
 800af90:	697b      	ldr	r3, [r7, #20]
 800af92:	1ad3      	subs	r3, r2, r3
 800af94:	2b0a      	cmp	r3, #10
 800af96:	d901      	bls.n	800af9c <HAL_RCC_OscConfig+0x6c8>
          {
            return HAL_TIMEOUT;
 800af98:	2303      	movs	r3, #3
 800af9a:	e02f      	b.n	800affc <HAL_RCC_OscConfig+0x728>
        while (LL_RCC_PLL_IsReady() != 0U)
 800af9c:	f7ff fbec 	bl	800a778 <LL_RCC_PLL_IsReady>
 800afa0:	4603      	mov	r3, r0
 800afa2:	2b00      	cmp	r3, #0
 800afa4:	d1f1      	bne.n	800af8a <HAL_RCC_OscConfig+0x6b6>
 800afa6:	e028      	b.n	800affa <HAL_RCC_OscConfig+0x726>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800afa8:	687b      	ldr	r3, [r7, #4]
 800afaa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800afac:	2b01      	cmp	r3, #1
 800afae:	d101      	bne.n	800afb4 <HAL_RCC_OscConfig+0x6e0>
      {
        return HAL_ERROR;
 800afb0:	2301      	movs	r3, #1
 800afb2:	e023      	b.n	800affc <HAL_RCC_OscConfig+0x728>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800afb4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800afb8:	68db      	ldr	r3, [r3, #12]
 800afba:	61bb      	str	r3, [r7, #24]
        if ((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource)
 800afbc:	69bb      	ldr	r3, [r7, #24]
 800afbe:	f003 0203 	and.w	r2, r3, #3
 800afc2:	687b      	ldr	r3, [r7, #4]
 800afc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800afc6:	429a      	cmp	r2, r3
 800afc8:	d115      	bne.n	800aff6 <HAL_RCC_OscConfig+0x722>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)   != RCC_OscInitStruct->PLL.PLLM)
 800afca:	69bb      	ldr	r3, [r7, #24]
 800afcc:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800afd0:	687b      	ldr	r3, [r7, #4]
 800afd2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800afd4:	429a      	cmp	r2, r3
 800afd6:	d10e      	bne.n	800aff6 <HAL_RCC_OscConfig+0x722>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)   != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos))
 800afd8:	69bb      	ldr	r3, [r7, #24]
 800afda:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 800afde:	687b      	ldr	r3, [r7, #4]
 800afe0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800afe2:	021b      	lsls	r3, r3, #8
 800afe4:	429a      	cmp	r2, r3
 800afe6:	d106      	bne.n	800aff6 <HAL_RCC_OscConfig+0x722>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)   != RCC_OscInitStruct->PLL.PLLR))
 800afe8:	69bb      	ldr	r3, [r7, #24]
 800afea:	f003 4260 	and.w	r2, r3, #3758096384	; 0xe0000000
 800afee:	687b      	ldr	r3, [r7, #4]
 800aff0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800aff2:	429a      	cmp	r2, r3
 800aff4:	d001      	beq.n	800affa <HAL_RCC_OscConfig+0x726>
        {
          return HAL_ERROR;
 800aff6:	2301      	movs	r3, #1
 800aff8:	e000      	b.n	800affc <HAL_RCC_OscConfig+0x728>
        }
      }
    }
  }
  return HAL_OK;
 800affa:	2300      	movs	r3, #0
}
 800affc:	4618      	mov	r0, r3
 800affe:	3720      	adds	r7, #32
 800b000:	46bd      	mov	sp, r7
 800b002:	bd80      	pop	{r7, pc}
 800b004:	11c1808c 	.word	0x11c1808c

0800b008 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK1 not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800b008:	b580      	push	{r7, lr}
 800b00a:	b084      	sub	sp, #16
 800b00c:	af00      	add	r7, sp, #0
 800b00e:	6078      	str	r0, [r7, #4]
 800b010:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800b012:	687b      	ldr	r3, [r7, #4]
 800b014:	2b00      	cmp	r3, #0
 800b016:	d101      	bne.n	800b01c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800b018:	2301      	movs	r3, #1
 800b01a:	e12c      	b.n	800b276 <HAL_RCC_ClockConfig+0x26e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK3) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800b01c:	4b98      	ldr	r3, [pc, #608]	; (800b280 <HAL_RCC_ClockConfig+0x278>)
 800b01e:	681b      	ldr	r3, [r3, #0]
 800b020:	f003 0307 	and.w	r3, r3, #7
 800b024:	683a      	ldr	r2, [r7, #0]
 800b026:	429a      	cmp	r2, r3
 800b028:	d91b      	bls.n	800b062 <HAL_RCC_ClockConfig+0x5a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800b02a:	4b95      	ldr	r3, [pc, #596]	; (800b280 <HAL_RCC_ClockConfig+0x278>)
 800b02c:	681b      	ldr	r3, [r3, #0]
 800b02e:	f023 0207 	bic.w	r2, r3, #7
 800b032:	4993      	ldr	r1, [pc, #588]	; (800b280 <HAL_RCC_ClockConfig+0x278>)
 800b034:	683b      	ldr	r3, [r7, #0]
 800b036:	4313      	orrs	r3, r2
 800b038:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b03a:	f7fa f997 	bl	800536c <HAL_GetTick>
 800b03e:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800b040:	e008      	b.n	800b054 <HAL_RCC_ClockConfig+0x4c>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 800b042:	f7fa f993 	bl	800536c <HAL_GetTick>
 800b046:	4602      	mov	r2, r0
 800b048:	68fb      	ldr	r3, [r7, #12]
 800b04a:	1ad3      	subs	r3, r2, r3
 800b04c:	2b02      	cmp	r3, #2
 800b04e:	d901      	bls.n	800b054 <HAL_RCC_ClockConfig+0x4c>
      {
        return HAL_TIMEOUT;
 800b050:	2303      	movs	r3, #3
 800b052:	e110      	b.n	800b276 <HAL_RCC_ClockConfig+0x26e>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800b054:	4b8a      	ldr	r3, [pc, #552]	; (800b280 <HAL_RCC_ClockConfig+0x278>)
 800b056:	681b      	ldr	r3, [r3, #0]
 800b058:	f003 0307 	and.w	r3, r3, #7
 800b05c:	683a      	ldr	r2, [r7, #0]
 800b05e:	429a      	cmp	r2, r3
 800b060:	d1ef      	bne.n	800b042 <HAL_RCC_ClockConfig+0x3a>
      }
    }
  }

  /*-------------------------- HCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800b062:	687b      	ldr	r3, [r7, #4]
 800b064:	681b      	ldr	r3, [r3, #0]
 800b066:	f003 0302 	and.w	r3, r3, #2
 800b06a:	2b00      	cmp	r3, #0
 800b06c:	d016      	beq.n	800b09c <HAL_RCC_ClockConfig+0x94>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLKDivider));
    LL_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLKDivider);
 800b06e:	687b      	ldr	r3, [r7, #4]
 800b070:	689b      	ldr	r3, [r3, #8]
 800b072:	4618      	mov	r0, r3
 800b074:	f7ff fabc 	bl	800a5f0 <LL_RCC_SetAHBPrescaler>

    /* HCLK1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800b078:	f7fa f978 	bl	800536c <HAL_GetTick>
 800b07c:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 800b07e:	e008      	b.n	800b092 <HAL_RCC_ClockConfig+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800b080:	f7fa f974 	bl	800536c <HAL_GetTick>
 800b084:	4602      	mov	r2, r0
 800b086:	68fb      	ldr	r3, [r7, #12]
 800b088:	1ad3      	subs	r3, r2, r3
 800b08a:	2b02      	cmp	r3, #2
 800b08c:	d901      	bls.n	800b092 <HAL_RCC_ClockConfig+0x8a>
      {
        return HAL_TIMEOUT;
 800b08e:	2303      	movs	r3, #3
 800b090:	e0f1      	b.n	800b276 <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 800b092:	f7ff fbaf 	bl	800a7f4 <LL_RCC_IsActiveFlag_HPRE>
 800b096:	4603      	mov	r3, r0
 800b098:	2b00      	cmp	r3, #0
 800b09a:	d0f1      	beq.n	800b080 <HAL_RCC_ClockConfig+0x78>
    }
  }

#if defined(DUAL_CORE)
  /*-------------------------- HCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK2) == RCC_CLOCKTYPE_HCLK2)
 800b09c:	687b      	ldr	r3, [r7, #4]
 800b09e:	681b      	ldr	r3, [r3, #0]
 800b0a0:	f003 0320 	and.w	r3, r3, #32
 800b0a4:	2b00      	cmp	r3, #0
 800b0a6:	d016      	beq.n	800b0d6 <HAL_RCC_ClockConfig+0xce>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK2Divider));
    LL_C2_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLK2Divider);
 800b0a8:	687b      	ldr	r3, [r7, #4]
 800b0aa:	695b      	ldr	r3, [r3, #20]
 800b0ac:	4618      	mov	r0, r3
 800b0ae:	f7ff fab2 	bl	800a616 <LL_C2_RCC_SetAHBPrescaler>

    /* HCLK2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800b0b2:	f7fa f95b 	bl	800536c <HAL_GetTick>
 800b0b6:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 800b0b8:	e008      	b.n	800b0cc <HAL_RCC_ClockConfig+0xc4>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800b0ba:	f7fa f957 	bl	800536c <HAL_GetTick>
 800b0be:	4602      	mov	r2, r0
 800b0c0:	68fb      	ldr	r3, [r7, #12]
 800b0c2:	1ad3      	subs	r3, r2, r3
 800b0c4:	2b02      	cmp	r3, #2
 800b0c6:	d901      	bls.n	800b0cc <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_TIMEOUT;
 800b0c8:	2303      	movs	r3, #3
 800b0ca:	e0d4      	b.n	800b276 <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 800b0cc:	f7ff fba3 	bl	800a816 <LL_RCC_IsActiveFlag_C2HPRE>
 800b0d0:	4603      	mov	r3, r0
 800b0d2:	2b00      	cmp	r3, #0
 800b0d4:	d0f1      	beq.n	800b0ba <HAL_RCC_ClockConfig+0xb2>
    }
  }
#endif /* DUAL_CORE */

  /*-------------------------- HCLK3 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK3) == RCC_CLOCKTYPE_HCLK3)
 800b0d6:	687b      	ldr	r3, [r7, #4]
 800b0d8:	681b      	ldr	r3, [r3, #0]
 800b0da:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b0de:	2b00      	cmp	r3, #0
 800b0e0:	d016      	beq.n	800b110 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK3Divider));
    LL_RCC_SetAHB3Prescaler(RCC_ClkInitStruct->AHBCLK3Divider);
 800b0e2:	687b      	ldr	r3, [r7, #4]
 800b0e4:	699b      	ldr	r3, [r3, #24]
 800b0e6:	4618      	mov	r0, r3
 800b0e8:	f7ff faaa 	bl	800a640 <LL_RCC_SetAHB3Prescaler>

    /* AHB shared prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800b0ec:	f7fa f93e 	bl	800536c <HAL_GetTick>
 800b0f0:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 800b0f2:	e008      	b.n	800b106 <HAL_RCC_ClockConfig+0xfe>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800b0f4:	f7fa f93a 	bl	800536c <HAL_GetTick>
 800b0f8:	4602      	mov	r2, r0
 800b0fa:	68fb      	ldr	r3, [r7, #12]
 800b0fc:	1ad3      	subs	r3, r2, r3
 800b0fe:	2b02      	cmp	r3, #2
 800b100:	d901      	bls.n	800b106 <HAL_RCC_ClockConfig+0xfe>
      {
        return HAL_TIMEOUT;
 800b102:	2303      	movs	r3, #3
 800b104:	e0b7      	b.n	800b276 <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 800b106:	f7ff fb98 	bl	800a83a <LL_RCC_IsActiveFlag_SHDHPRE>
 800b10a:	4603      	mov	r3, r0
 800b10c:	2b00      	cmp	r3, #0
 800b10e:	d0f1      	beq.n	800b0f4 <HAL_RCC_ClockConfig+0xec>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800b110:	687b      	ldr	r3, [r7, #4]
 800b112:	681b      	ldr	r3, [r3, #0]
 800b114:	f003 0304 	and.w	r3, r3, #4
 800b118:	2b00      	cmp	r3, #0
 800b11a:	d016      	beq.n	800b14a <HAL_RCC_ClockConfig+0x142>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB1CLKDivider));
    LL_RCC_SetAPB1Prescaler(RCC_ClkInitStruct->APB1CLKDivider);
 800b11c:	687b      	ldr	r3, [r7, #4]
 800b11e:	68db      	ldr	r3, [r3, #12]
 800b120:	4618      	mov	r0, r3
 800b122:	f7ff faa3 	bl	800a66c <LL_RCC_SetAPB1Prescaler>

    /* APB1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800b126:	f7fa f921 	bl	800536c <HAL_GetTick>
 800b12a:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 800b12c:	e008      	b.n	800b140 <HAL_RCC_ClockConfig+0x138>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800b12e:	f7fa f91d 	bl	800536c <HAL_GetTick>
 800b132:	4602      	mov	r2, r0
 800b134:	68fb      	ldr	r3, [r7, #12]
 800b136:	1ad3      	subs	r3, r2, r3
 800b138:	2b02      	cmp	r3, #2
 800b13a:	d901      	bls.n	800b140 <HAL_RCC_ClockConfig+0x138>
      {
        return HAL_TIMEOUT;
 800b13c:	2303      	movs	r3, #3
 800b13e:	e09a      	b.n	800b276 <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 800b140:	f7ff fb8d 	bl	800a85e <LL_RCC_IsActiveFlag_PPRE1>
 800b144:	4603      	mov	r3, r0
 800b146:	2b00      	cmp	r3, #0
 800b148:	d0f1      	beq.n	800b12e <HAL_RCC_ClockConfig+0x126>
      }
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800b14a:	687b      	ldr	r3, [r7, #4]
 800b14c:	681b      	ldr	r3, [r3, #0]
 800b14e:	f003 0308 	and.w	r3, r3, #8
 800b152:	2b00      	cmp	r3, #0
 800b154:	d017      	beq.n	800b186 <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB2CLKDivider));
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 800b156:	687b      	ldr	r3, [r7, #4]
 800b158:	691b      	ldr	r3, [r3, #16]
 800b15a:	00db      	lsls	r3, r3, #3
 800b15c:	4618      	mov	r0, r3
 800b15e:	f7ff fa98 	bl	800a692 <LL_RCC_SetAPB2Prescaler>

    /* APB2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800b162:	f7fa f903 	bl	800536c <HAL_GetTick>
 800b166:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 800b168:	e008      	b.n	800b17c <HAL_RCC_ClockConfig+0x174>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800b16a:	f7fa f8ff 	bl	800536c <HAL_GetTick>
 800b16e:	4602      	mov	r2, r0
 800b170:	68fb      	ldr	r3, [r7, #12]
 800b172:	1ad3      	subs	r3, r2, r3
 800b174:	2b02      	cmp	r3, #2
 800b176:	d901      	bls.n	800b17c <HAL_RCC_ClockConfig+0x174>
      {
        return HAL_TIMEOUT;
 800b178:	2303      	movs	r3, #3
 800b17a:	e07c      	b.n	800b276 <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 800b17c:	f7ff fb80 	bl	800a880 <LL_RCC_IsActiveFlag_PPRE2>
 800b180:	4603      	mov	r3, r0
 800b182:	2b00      	cmp	r3, #0
 800b184:	d0f1      	beq.n	800b16a <HAL_RCC_ClockConfig+0x162>
      }
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800b186:	687b      	ldr	r3, [r7, #4]
 800b188:	681b      	ldr	r3, [r3, #0]
 800b18a:	f003 0301 	and.w	r3, r3, #1
 800b18e:	2b00      	cmp	r3, #0
 800b190:	d043      	beq.n	800b21a <HAL_RCC_ClockConfig+0x212>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800b192:	687b      	ldr	r3, [r7, #4]
 800b194:	685b      	ldr	r3, [r3, #4]
 800b196:	2b02      	cmp	r3, #2
 800b198:	d106      	bne.n	800b1a8 <HAL_RCC_ClockConfig+0x1a0>
    {
      /* Check the HSE ready flag */
      if (LL_RCC_HSE_IsReady() == 0U)
 800b19a:	f7ff f910 	bl	800a3be <LL_RCC_HSE_IsReady>
 800b19e:	4603      	mov	r3, r0
 800b1a0:	2b00      	cmp	r3, #0
 800b1a2:	d11e      	bne.n	800b1e2 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 800b1a4:	2301      	movs	r3, #1
 800b1a6:	e066      	b.n	800b276 <HAL_RCC_ClockConfig+0x26e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800b1a8:	687b      	ldr	r3, [r7, #4]
 800b1aa:	685b      	ldr	r3, [r3, #4]
 800b1ac:	2b03      	cmp	r3, #3
 800b1ae:	d106      	bne.n	800b1be <HAL_RCC_ClockConfig+0x1b6>
    {
      /* Check the PLL ready flag */
      if (LL_RCC_PLL_IsReady() == 0U)
 800b1b0:	f7ff fae2 	bl	800a778 <LL_RCC_PLL_IsReady>
 800b1b4:	4603      	mov	r3, r0
 800b1b6:	2b00      	cmp	r3, #0
 800b1b8:	d113      	bne.n	800b1e2 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 800b1ba:	2301      	movs	r3, #1
 800b1bc:	e05b      	b.n	800b276 <HAL_RCC_ClockConfig+0x26e>
      }
    }
    /* MSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800b1be:	687b      	ldr	r3, [r7, #4]
 800b1c0:	685b      	ldr	r3, [r3, #4]
 800b1c2:	2b00      	cmp	r3, #0
 800b1c4:	d106      	bne.n	800b1d4 <HAL_RCC_ClockConfig+0x1cc>
    {
      /* Check the MSI ready flag */
      if (LL_RCC_MSI_IsReady() == 0U)
 800b1c6:	f7ff f9aa 	bl	800a51e <LL_RCC_MSI_IsReady>
 800b1ca:	4603      	mov	r3, r0
 800b1cc:	2b00      	cmp	r3, #0
 800b1ce:	d108      	bne.n	800b1e2 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 800b1d0:	2301      	movs	r3, #1
 800b1d2:	e050      	b.n	800b276 <HAL_RCC_ClockConfig+0x26e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (LL_RCC_HSI_IsReady() == 0U)
 800b1d4:	f7ff f920 	bl	800a418 <LL_RCC_HSI_IsReady>
 800b1d8:	4603      	mov	r3, r0
 800b1da:	2b00      	cmp	r3, #0
 800b1dc:	d101      	bne.n	800b1e2 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 800b1de:	2301      	movs	r3, #1
 800b1e0:	e049      	b.n	800b276 <HAL_RCC_ClockConfig+0x26e>
      }

    }

    /* apply system clock switch */
    LL_RCC_SetSysClkSource(RCC_ClkInitStruct->SYSCLKSource);
 800b1e2:	687b      	ldr	r3, [r7, #4]
 800b1e4:	685b      	ldr	r3, [r3, #4]
 800b1e6:	4618      	mov	r0, r3
 800b1e8:	f7ff f9e4 	bl	800a5b4 <LL_RCC_SetSysClkSource>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b1ec:	f7fa f8be 	bl	800536c <HAL_GetTick>
 800b1f0:	60f8      	str	r0, [r7, #12]

    /* check system clock source switch status */
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800b1f2:	e00a      	b.n	800b20a <HAL_RCC_ClockConfig+0x202>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800b1f4:	f7fa f8ba 	bl	800536c <HAL_GetTick>
 800b1f8:	4602      	mov	r2, r0
 800b1fa:	68fb      	ldr	r3, [r7, #12]
 800b1fc:	1ad3      	subs	r3, r2, r3
 800b1fe:	f241 3288 	movw	r2, #5000	; 0x1388
 800b202:	4293      	cmp	r3, r2
 800b204:	d901      	bls.n	800b20a <HAL_RCC_ClockConfig+0x202>
      {
        return HAL_TIMEOUT;
 800b206:	2303      	movs	r3, #3
 800b208:	e035      	b.n	800b276 <HAL_RCC_ClockConfig+0x26e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800b20a:	f7ff f9e6 	bl	800a5da <LL_RCC_GetSysClkSource>
 800b20e:	4602      	mov	r2, r0
 800b210:	687b      	ldr	r3, [r7, #4]
 800b212:	685b      	ldr	r3, [r3, #4]
 800b214:	009b      	lsls	r3, r3, #2
 800b216:	429a      	cmp	r2, r3
 800b218:	d1ec      	bne.n	800b1f4 <HAL_RCC_ClockConfig+0x1ec>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800b21a:	4b19      	ldr	r3, [pc, #100]	; (800b280 <HAL_RCC_ClockConfig+0x278>)
 800b21c:	681b      	ldr	r3, [r3, #0]
 800b21e:	f003 0307 	and.w	r3, r3, #7
 800b222:	683a      	ldr	r2, [r7, #0]
 800b224:	429a      	cmp	r2, r3
 800b226:	d21b      	bcs.n	800b260 <HAL_RCC_ClockConfig+0x258>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800b228:	4b15      	ldr	r3, [pc, #84]	; (800b280 <HAL_RCC_ClockConfig+0x278>)
 800b22a:	681b      	ldr	r3, [r3, #0]
 800b22c:	f023 0207 	bic.w	r2, r3, #7
 800b230:	4913      	ldr	r1, [pc, #76]	; (800b280 <HAL_RCC_ClockConfig+0x278>)
 800b232:	683b      	ldr	r3, [r7, #0]
 800b234:	4313      	orrs	r3, r2
 800b236:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b238:	f7fa f898 	bl	800536c <HAL_GetTick>
 800b23c:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800b23e:	e008      	b.n	800b252 <HAL_RCC_ClockConfig+0x24a>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 800b240:	f7fa f894 	bl	800536c <HAL_GetTick>
 800b244:	4602      	mov	r2, r0
 800b246:	68fb      	ldr	r3, [r7, #12]
 800b248:	1ad3      	subs	r3, r2, r3
 800b24a:	2b02      	cmp	r3, #2
 800b24c:	d901      	bls.n	800b252 <HAL_RCC_ClockConfig+0x24a>
      {
        return HAL_TIMEOUT;
 800b24e:	2303      	movs	r3, #3
 800b250:	e011      	b.n	800b276 <HAL_RCC_ClockConfig+0x26e>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800b252:	4b0b      	ldr	r3, [pc, #44]	; (800b280 <HAL_RCC_ClockConfig+0x278>)
 800b254:	681b      	ldr	r3, [r3, #0]
 800b256:	f003 0307 	and.w	r3, r3, #7
 800b25a:	683a      	ldr	r2, [r7, #0]
 800b25c:	429a      	cmp	r2, r3
 800b25e:	d1ef      	bne.n	800b240 <HAL_RCC_ClockConfig+0x238>
  }

  /*--------------------------------------------------------------------------*/

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 800b260:	f000 f8d8 	bl	800b414 <HAL_RCC_GetHCLKFreq>
 800b264:	4603      	mov	r3, r0
 800b266:	4a07      	ldr	r2, [pc, #28]	; (800b284 <HAL_RCC_ClockConfig+0x27c>)
 800b268:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800b26a:	4b07      	ldr	r3, [pc, #28]	; (800b288 <HAL_RCC_ClockConfig+0x280>)
 800b26c:	681b      	ldr	r3, [r3, #0]
 800b26e:	4618      	mov	r0, r3
 800b270:	f7fa f872 	bl	8005358 <HAL_InitTick>
 800b274:	4603      	mov	r3, r0
}
 800b276:	4618      	mov	r0, r3
 800b278:	3710      	adds	r7, #16
 800b27a:	46bd      	mov	sp, r7
 800b27c:	bd80      	pop	{r7, pc}
 800b27e:	bf00      	nop
 800b280:	58004000 	.word	0x58004000
 800b284:	20000034 	.word	0x20000034
 800b288:	20000038 	.word	0x20000038

0800b28c <HAL_RCC_MCOConfig>:
  *            @arg @ref RCC_MCODIV_8  division by 8 applied to MCO clock
  *            @arg @ref RCC_MCODIV_16  division by 16 applied to MCO clock
  * @retval None
  */
void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
{
 800b28c:	b580      	push	{r7, lr}
 800b28e:	b08a      	sub	sp, #40	; 0x28
 800b290:	af00      	add	r7, sp, #0
 800b292:	60f8      	str	r0, [r7, #12]
 800b294:	60b9      	str	r1, [r7, #8]
 800b296:	607a      	str	r2, [r7, #4]
  assert_param(IS_RCC_MCO(RCC_MCOx));
  assert_param(IS_RCC_MCODIV(RCC_MCODiv));
  assert_param(IS_RCC_MCO1SOURCE(RCC_MCOSource));

  /* MCO1 Clock Enable */
  __MCO1_CLK_ENABLE();
 800b298:	2001      	movs	r0, #1
 800b29a:	f7ff fb02 	bl	800a8a2 <LL_AHB2_GRP1_EnableClock>

  /* Configure the MCO1 pin in alternate function mode */
  GPIO_InitStruct.Pin       = MCO1_PIN;
 800b29e:	f44f 7380 	mov.w	r3, #256	; 0x100
 800b2a2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode      = GPIO_MODE_AF_PP;
 800b2a4:	2302      	movs	r3, #2
 800b2a6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed     = GPIO_SPEED_FREQ_VERY_HIGH;
 800b2a8:	2303      	movs	r3, #3
 800b2aa:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull      = GPIO_NOPULL;
 800b2ac:	2300      	movs	r3, #0
 800b2ae:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 800b2b0:	2300      	movs	r3, #0
 800b2b2:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 800b2b4:	f107 0314 	add.w	r3, r7, #20
 800b2b8:	4619      	mov	r1, r3
 800b2ba:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800b2be:	f7fc fca3 	bl	8007c08 <HAL_GPIO_Init>

  /* Configure the microcontroller clock output (MCO) */
  LL_RCC_ConfigMCO(RCC_MCOSource, RCC_MCODiv);
 800b2c2:	6879      	ldr	r1, [r7, #4]
 800b2c4:	68b8      	ldr	r0, [r7, #8]
 800b2c6:	f7ff fa25 	bl	800a714 <LL_RCC_ConfigMCO>
}
 800b2ca:	bf00      	nop
 800b2cc:	3728      	adds	r7, #40	; 0x28
 800b2ce:	46bd      	mov	sp, r7
 800b2d0:	bd80      	pop	{r7, pc}
	...

0800b2d4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800b2d4:	b590      	push	{r4, r7, lr}
 800b2d6:	b087      	sub	sp, #28
 800b2d8:	af00      	add	r7, sp, #0
  uint32_t sysclk_source;
  uint32_t pllsource;
  uint32_t sysclockfreq = 0U;
 800b2da:	2300      	movs	r3, #0
 800b2dc:	617b      	str	r3, [r7, #20]
  uint32_t msifreq = 0U;
 800b2de:	2300      	movs	r3, #0
 800b2e0:	613b      	str	r3, [r7, #16]
  uint32_t pllinputfreq;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800b2e2:	f7ff f97a 	bl	800a5da <LL_RCC_GetSysClkSource>
 800b2e6:	60b8      	str	r0, [r7, #8]
  pllsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800b2e8:	f7ff fa79 	bl	800a7de <LL_RCC_PLL_GetMainSource>
 800b2ec:	6078      	str	r0, [r7, #4]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 800b2ee:	68bb      	ldr	r3, [r7, #8]
 800b2f0:	2b00      	cmp	r3, #0
 800b2f2:	d005      	beq.n	800b300 <HAL_RCC_GetSysClockFreq+0x2c>
 800b2f4:	68bb      	ldr	r3, [r7, #8]
 800b2f6:	2b0c      	cmp	r3, #12
 800b2f8:	d139      	bne.n	800b36e <HAL_RCC_GetSysClockFreq+0x9a>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pllsource == RCC_PLLSOURCE_MSI)))
 800b2fa:	687b      	ldr	r3, [r7, #4]
 800b2fc:	2b01      	cmp	r3, #1
 800b2fe:	d136      	bne.n	800b36e <HAL_RCC_GetSysClockFreq+0x9a>
  {
    /* MSI or PLL with MSI source used as system clock source */
    /*Retrieve MSI frequency range in HZ*/
    msifreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 800b300:	f7ff f91d 	bl	800a53e <LL_RCC_MSI_IsEnabledRangeSelect>
 800b304:	4603      	mov	r3, r0
 800b306:	2b00      	cmp	r3, #0
 800b308:	d115      	bne.n	800b336 <HAL_RCC_GetSysClockFreq+0x62>
 800b30a:	f7ff f918 	bl	800a53e <LL_RCC_MSI_IsEnabledRangeSelect>
 800b30e:	4603      	mov	r3, r0
 800b310:	2b01      	cmp	r3, #1
 800b312:	d106      	bne.n	800b322 <HAL_RCC_GetSysClockFreq+0x4e>
 800b314:	f7ff f923 	bl	800a55e <LL_RCC_MSI_GetRange>
 800b318:	4603      	mov	r3, r0
 800b31a:	0a1b      	lsrs	r3, r3, #8
 800b31c:	f003 030f 	and.w	r3, r3, #15
 800b320:	e005      	b.n	800b32e <HAL_RCC_GetSysClockFreq+0x5a>
 800b322:	f7ff f927 	bl	800a574 <LL_RCC_MSI_GetRangeAfterStandby>
 800b326:	4603      	mov	r3, r0
 800b328:	0a1b      	lsrs	r3, r3, #8
 800b32a:	f003 030f 	and.w	r3, r3, #15
 800b32e:	4a36      	ldr	r2, [pc, #216]	; (800b408 <HAL_RCC_GetSysClockFreq+0x134>)
 800b330:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b334:	e014      	b.n	800b360 <HAL_RCC_GetSysClockFreq+0x8c>
 800b336:	f7ff f902 	bl	800a53e <LL_RCC_MSI_IsEnabledRangeSelect>
 800b33a:	4603      	mov	r3, r0
 800b33c:	2b01      	cmp	r3, #1
 800b33e:	d106      	bne.n	800b34e <HAL_RCC_GetSysClockFreq+0x7a>
 800b340:	f7ff f90d 	bl	800a55e <LL_RCC_MSI_GetRange>
 800b344:	4603      	mov	r3, r0
 800b346:	091b      	lsrs	r3, r3, #4
 800b348:	f003 030f 	and.w	r3, r3, #15
 800b34c:	e005      	b.n	800b35a <HAL_RCC_GetSysClockFreq+0x86>
 800b34e:	f7ff f911 	bl	800a574 <LL_RCC_MSI_GetRangeAfterStandby>
 800b352:	4603      	mov	r3, r0
 800b354:	091b      	lsrs	r3, r3, #4
 800b356:	f003 030f 	and.w	r3, r3, #15
 800b35a:	4a2b      	ldr	r2, [pc, #172]	; (800b408 <HAL_RCC_GetSysClockFreq+0x134>)
 800b35c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b360:	613b      	str	r3, [r7, #16]
                                     ((LL_RCC_MSI_IsEnabledRangeSelect() == 1U) ?
                                      LL_RCC_MSI_GetRange() :
                                      LL_RCC_MSI_GetRangeAfterStandby()));

    /* Get SYSCLK source */
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 800b362:	68bb      	ldr	r3, [r7, #8]
 800b364:	2b00      	cmp	r3, #0
 800b366:	d115      	bne.n	800b394 <HAL_RCC_GetSysClockFreq+0xc0>
    {
      /* MSI used as system clock source */
      sysclockfreq = msifreq;
 800b368:	693b      	ldr	r3, [r7, #16]
 800b36a:	617b      	str	r3, [r7, #20]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 800b36c:	e012      	b.n	800b394 <HAL_RCC_GetSysClockFreq+0xc0>
    }
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 800b36e:	68bb      	ldr	r3, [r7, #8]
 800b370:	2b04      	cmp	r3, #4
 800b372:	d102      	bne.n	800b37a <HAL_RCC_GetSysClockFreq+0xa6>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800b374:	4b25      	ldr	r3, [pc, #148]	; (800b40c <HAL_RCC_GetSysClockFreq+0x138>)
 800b376:	617b      	str	r3, [r7, #20]
 800b378:	e00c      	b.n	800b394 <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 800b37a:	68bb      	ldr	r3, [r7, #8]
 800b37c:	2b08      	cmp	r3, #8
 800b37e:	d109      	bne.n	800b394 <HAL_RCC_GetSysClockFreq+0xc0>
  {
    /* HSE used as system clock source */
    if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 800b380:	f7fe fff0 	bl	800a364 <LL_RCC_HSE_IsEnabledDiv2>
 800b384:	4603      	mov	r3, r0
 800b386:	2b01      	cmp	r3, #1
 800b388:	d102      	bne.n	800b390 <HAL_RCC_GetSysClockFreq+0xbc>
    {
      sysclockfreq = HSE_VALUE / 2U;
 800b38a:	4b20      	ldr	r3, [pc, #128]	; (800b40c <HAL_RCC_GetSysClockFreq+0x138>)
 800b38c:	617b      	str	r3, [r7, #20]
 800b38e:	e001      	b.n	800b394 <HAL_RCC_GetSysClockFreq+0xc0>
    }
    else
    {
      sysclockfreq = HSE_VALUE;
 800b390:	4b1f      	ldr	r3, [pc, #124]	; (800b410 <HAL_RCC_GetSysClockFreq+0x13c>)
 800b392:	617b      	str	r3, [r7, #20]
  else
  {
    /* Nothing to do */
  }

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800b394:	f7ff f921 	bl	800a5da <LL_RCC_GetSysClkSource>
 800b398:	4603      	mov	r3, r0
 800b39a:	2b0c      	cmp	r3, #12
 800b39c:	d12f      	bne.n	800b3fe <HAL_RCC_GetSysClockFreq+0x12a>
  {
    /* PLL used as system clock  source */
    pllsource = LL_RCC_PLL_GetMainSource();
 800b39e:	f7ff fa1e 	bl	800a7de <LL_RCC_PLL_GetMainSource>
 800b3a2:	6078      	str	r0, [r7, #4]

    switch (pllsource)
 800b3a4:	687b      	ldr	r3, [r7, #4]
 800b3a6:	2b02      	cmp	r3, #2
 800b3a8:	d003      	beq.n	800b3b2 <HAL_RCC_GetSysClockFreq+0xde>
 800b3aa:	687b      	ldr	r3, [r7, #4]
 800b3ac:	2b03      	cmp	r3, #3
 800b3ae:	d003      	beq.n	800b3b8 <HAL_RCC_GetSysClockFreq+0xe4>
 800b3b0:	e00d      	b.n	800b3ce <HAL_RCC_GetSysClockFreq+0xfa>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllinputfreq = HSI_VALUE;
 800b3b2:	4b16      	ldr	r3, [pc, #88]	; (800b40c <HAL_RCC_GetSysClockFreq+0x138>)
 800b3b4:	60fb      	str	r3, [r7, #12]
        break;
 800b3b6:	e00d      	b.n	800b3d4 <HAL_RCC_GetSysClockFreq+0x100>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 800b3b8:	f7fe ffd4 	bl	800a364 <LL_RCC_HSE_IsEnabledDiv2>
 800b3bc:	4603      	mov	r3, r0
 800b3be:	2b01      	cmp	r3, #1
 800b3c0:	d102      	bne.n	800b3c8 <HAL_RCC_GetSysClockFreq+0xf4>
        {
          pllinputfreq = HSE_VALUE / 2U;
 800b3c2:	4b12      	ldr	r3, [pc, #72]	; (800b40c <HAL_RCC_GetSysClockFreq+0x138>)
 800b3c4:	60fb      	str	r3, [r7, #12]
        }
        else
        {
          pllinputfreq = HSE_VALUE;
        }
        break;
 800b3c6:	e005      	b.n	800b3d4 <HAL_RCC_GetSysClockFreq+0x100>
          pllinputfreq = HSE_VALUE;
 800b3c8:	4b11      	ldr	r3, [pc, #68]	; (800b410 <HAL_RCC_GetSysClockFreq+0x13c>)
 800b3ca:	60fb      	str	r3, [r7, #12]
        break;
 800b3cc:	e002      	b.n	800b3d4 <HAL_RCC_GetSysClockFreq+0x100>
      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllinputfreq = msifreq;
 800b3ce:	693b      	ldr	r3, [r7, #16]
 800b3d0:	60fb      	str	r3, [r7, #12]
        break;
 800b3d2:	bf00      	nop
    }
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 800b3d4:	f7ff f9e1 	bl	800a79a <LL_RCC_PLL_GetN>
 800b3d8:	4602      	mov	r2, r0
 800b3da:	68fb      	ldr	r3, [r7, #12]
 800b3dc:	fb03 f402 	mul.w	r4, r3, r2
 800b3e0:	f7ff f9f2 	bl	800a7c8 <LL_RCC_PLL_GetDivider>
 800b3e4:	4603      	mov	r3, r0
 800b3e6:	091b      	lsrs	r3, r3, #4
 800b3e8:	3301      	adds	r3, #1
 800b3ea:	fbb4 f4f3 	udiv	r4, r4, r3
 800b3ee:	f7ff f9e0 	bl	800a7b2 <LL_RCC_PLL_GetR>
 800b3f2:	4603      	mov	r3, r0
 800b3f4:	0f5b      	lsrs	r3, r3, #29
 800b3f6:	3301      	adds	r3, #1
 800b3f8:	fbb4 f3f3 	udiv	r3, r4, r3
 800b3fc:	617b      	str	r3, [r7, #20]
                                             LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
  }

  return sysclockfreq;
 800b3fe:	697b      	ldr	r3, [r7, #20]
}
 800b400:	4618      	mov	r0, r3
 800b402:	371c      	adds	r7, #28
 800b404:	46bd      	mov	sp, r7
 800b406:	bd90      	pop	{r4, r7, pc}
 800b408:	080226c4 	.word	0x080226c4
 800b40c:	00f42400 	.word	0x00f42400
 800b410:	01e84800 	.word	0x01e84800

0800b414 <HAL_RCC_GetHCLKFreq>:
/**
  * @brief  Return the HCLK frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800b414:	b598      	push	{r3, r4, r7, lr}
 800b416:	af00      	add	r7, sp, #0
  /* Get SysClock and Compute HCLK1 frequency --------------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 800b418:	f7ff ff5c 	bl	800b2d4 <HAL_RCC_GetSysClockFreq>
 800b41c:	4604      	mov	r4, r0
 800b41e:	f7ff f94b 	bl	800a6b8 <LL_RCC_GetAHBPrescaler>
 800b422:	4603      	mov	r3, r0
 800b424:	091b      	lsrs	r3, r3, #4
 800b426:	f003 030f 	and.w	r3, r3, #15
 800b42a:	4a03      	ldr	r2, [pc, #12]	; (800b438 <HAL_RCC_GetHCLKFreq+0x24>)
 800b42c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b430:	fbb4 f3f3 	udiv	r3, r4, r3
}
 800b434:	4618      	mov	r0, r3
 800b436:	bd98      	pop	{r3, r4, r7, pc}
 800b438:	08022664 	.word	0x08022664

0800b43c <HAL_RCC_GetPCLK1Freq>:
/**
  * @brief  Return the PCLK1 frequency.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800b43c:	b598      	push	{r3, r4, r7, lr}
 800b43e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency -----------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 800b440:	f7ff ffe8 	bl	800b414 <HAL_RCC_GetHCLKFreq>
 800b444:	4604      	mov	r4, r0
 800b446:	f7ff f94f 	bl	800a6e8 <LL_RCC_GetAPB1Prescaler>
 800b44a:	4603      	mov	r3, r0
 800b44c:	0a1b      	lsrs	r3, r3, #8
 800b44e:	4a03      	ldr	r2, [pc, #12]	; (800b45c <HAL_RCC_GetPCLK1Freq+0x20>)
 800b450:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b454:	fa24 f303 	lsr.w	r3, r4, r3
}
 800b458:	4618      	mov	r0, r3
 800b45a:	bd98      	pop	{r3, r4, r7, pc}
 800b45c:	080226a4 	.word	0x080226a4

0800b460 <HAL_RCC_GetPCLK2Freq>:
/**
  * @brief  Return the PCLK2 frequency.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800b460:	b598      	push	{r3, r4, r7, lr}
 800b462:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency -----------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK2_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB2Prescaler())));
 800b464:	f7ff ffd6 	bl	800b414 <HAL_RCC_GetHCLKFreq>
 800b468:	4604      	mov	r4, r0
 800b46a:	f7ff f948 	bl	800a6fe <LL_RCC_GetAPB2Prescaler>
 800b46e:	4603      	mov	r3, r0
 800b470:	0adb      	lsrs	r3, r3, #11
 800b472:	4a03      	ldr	r2, [pc, #12]	; (800b480 <HAL_RCC_GetPCLK2Freq+0x20>)
 800b474:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b478:	fa24 f303 	lsr.w	r3, r4, r3
}
 800b47c:	4618      	mov	r0, r3
 800b47e:	bd98      	pop	{r3, r4, r7, pc}
 800b480:	080226a4 	.word	0x080226a4

0800b484 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  MSI_Range  MSI range value from @ref RCC_MSIRANGE_0 to @ref RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSI_Range)
{
 800b484:	b590      	push	{r4, r7, lr}
 800b486:	b085      	sub	sp, #20
 800b488:	af00      	add	r7, sp, #0
 800b48a:	6078      	str	r0, [r7, #4]
  uint32_t flash_clksrcfreq;
  uint32_t msifreq;

  /* MSI frequency range in Hz */
  msifreq           = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSIRANGESEL_RUN, MSI_Range);
 800b48c:	687b      	ldr	r3, [r7, #4]
 800b48e:	091b      	lsrs	r3, r3, #4
 800b490:	f003 030f 	and.w	r3, r3, #15
 800b494:	4a10      	ldr	r2, [pc, #64]	; (800b4d8 <RCC_SetFlashLatencyFromMSIRange+0x54>)
 800b496:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b49a:	60fb      	str	r3, [r7, #12]
  flash_clksrcfreq  = __LL_RCC_CALC_HCLK3_FREQ(msifreq, LL_RCC_GetAHB3Prescaler());
 800b49c:	f7ff f917 	bl	800a6ce <LL_RCC_GetAHB3Prescaler>
 800b4a0:	4603      	mov	r3, r0
 800b4a2:	091b      	lsrs	r3, r3, #4
 800b4a4:	f003 030f 	and.w	r3, r3, #15
 800b4a8:	4a0c      	ldr	r2, [pc, #48]	; (800b4dc <RCC_SetFlashLatencyFromMSIRange+0x58>)
 800b4aa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b4ae:	68fa      	ldr	r2, [r7, #12]
 800b4b0:	fbb2 f3f3 	udiv	r3, r2, r3
 800b4b4:	60bb      	str	r3, [r7, #8]

  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
 800b4b6:	68bb      	ldr	r3, [r7, #8]
 800b4b8:	4a09      	ldr	r2, [pc, #36]	; (800b4e0 <RCC_SetFlashLatencyFromMSIRange+0x5c>)
 800b4ba:	fba2 2303 	umull	r2, r3, r2, r3
 800b4be:	0c9c      	lsrs	r4, r3, #18
 800b4c0:	f7fe fea8 	bl	800a214 <HAL_PWREx_GetVoltageRange>
 800b4c4:	4603      	mov	r3, r0
 800b4c6:	4619      	mov	r1, r3
 800b4c8:	4620      	mov	r0, r4
 800b4ca:	f000 f80b 	bl	800b4e4 <RCC_SetFlashLatency>
 800b4ce:	4603      	mov	r3, r0
}
 800b4d0:	4618      	mov	r0, r3
 800b4d2:	3714      	adds	r7, #20
 800b4d4:	46bd      	mov	sp, r7
 800b4d6:	bd90      	pop	{r4, r7, pc}
 800b4d8:	080226c4 	.word	0x080226c4
 800b4dc:	08022664 	.word	0x08022664
 800b4e0:	431bde83 	.word	0x431bde83

0800b4e4 <RCC_SetFlashLatency>:
  *            @arg PWR_REGULATOR_VOLTAGE_SCALE1   Regulator voltage output range 1 mode
  *            @arg PWR_REGULATOR_VOLTAGE_SCALE2   Regulator voltage output range 2 mode
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage)
{
 800b4e4:	b580      	push	{r7, lr}
 800b4e6:	b08e      	sub	sp, #56	; 0x38
 800b4e8:	af00      	add	r7, sp, #0
 800b4ea:	6078      	str	r0, [r7, #4]
 800b4ec:	6039      	str	r1, [r7, #0]
  /* Flash Clock source (HCLK3) range in MHz for VCORE range1 */
  const uint16_t FLASH_CLK_SRC_RANGE_VOS1[] = {18, 36, 48};
 800b4ee:	4a3c      	ldr	r2, [pc, #240]	; (800b5e0 <RCC_SetFlashLatency+0xfc>)
 800b4f0:	f107 0320 	add.w	r3, r7, #32
 800b4f4:	e892 0003 	ldmia.w	r2, {r0, r1}
 800b4f8:	6018      	str	r0, [r3, #0]
 800b4fa:	3304      	adds	r3, #4
 800b4fc:	8019      	strh	r1, [r3, #0]

  /* Flash Clock source (HCLK3) range in MHz for VCORE range2 */
  const uint16_t FLASH_CLK_SRC_RANGE_VOS2[] = {6, 12, 16};
 800b4fe:	4a39      	ldr	r2, [pc, #228]	; (800b5e4 <RCC_SetFlashLatency+0x100>)
 800b500:	f107 0318 	add.w	r3, r7, #24
 800b504:	e892 0003 	ldmia.w	r2, {r0, r1}
 800b508:	6018      	str	r0, [r3, #0]
 800b50a:	3304      	adds	r3, #4
 800b50c:	8019      	strh	r1, [r3, #0]

  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2};
 800b50e:	4a36      	ldr	r2, [pc, #216]	; (800b5e8 <RCC_SetFlashLatency+0x104>)
 800b510:	f107 030c 	add.w	r3, r7, #12
 800b514:	ca07      	ldmia	r2, {r0, r1, r2}
 800b516:	e883 0007 	stmia.w	r3, {r0, r1, r2}

  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 800b51a:	2300      	movs	r3, #0
 800b51c:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t tickstart;

  if (VCORE_Voltage == PWR_REGULATOR_VOLTAGE_SCALE1)
 800b51e:	683b      	ldr	r3, [r7, #0]
 800b520:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b524:	d11d      	bne.n	800b562 <RCC_SetFlashLatency+0x7e>
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 800b526:	2300      	movs	r3, #0
 800b528:	633b      	str	r3, [r7, #48]	; 0x30
 800b52a:	e016      	b.n	800b55a <RCC_SetFlashLatency+0x76>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 800b52c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b52e:	005b      	lsls	r3, r3, #1
 800b530:	f107 0238 	add.w	r2, r7, #56	; 0x38
 800b534:	4413      	add	r3, r2
 800b536:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 800b53a:	461a      	mov	r2, r3
 800b53c:	687b      	ldr	r3, [r7, #4]
 800b53e:	4293      	cmp	r3, r2
 800b540:	d808      	bhi.n	800b554 <RCC_SetFlashLatency+0x70>
      {
        latency = FLASH_LATENCY_RANGE[index];
 800b542:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b544:	009b      	lsls	r3, r3, #2
 800b546:	f107 0238 	add.w	r2, r7, #56	; 0x38
 800b54a:	4413      	add	r3, r2
 800b54c:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 800b550:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800b552:	e023      	b.n	800b59c <RCC_SetFlashLatency+0xb8>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 800b554:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b556:	3301      	adds	r3, #1
 800b558:	633b      	str	r3, [r7, #48]	; 0x30
 800b55a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b55c:	2b02      	cmp	r3, #2
 800b55e:	d9e5      	bls.n	800b52c <RCC_SetFlashLatency+0x48>
 800b560:	e01c      	b.n	800b59c <RCC_SetFlashLatency+0xb8>
      }
    }
  }
  else  /* PWR_REGULATOR_VOLTAGE_SCALE2 */
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 800b562:	2300      	movs	r3, #0
 800b564:	62fb      	str	r3, [r7, #44]	; 0x2c
 800b566:	e016      	b.n	800b596 <RCC_SetFlashLatency+0xb2>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS2[index])
 800b568:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b56a:	005b      	lsls	r3, r3, #1
 800b56c:	f107 0238 	add.w	r2, r7, #56	; 0x38
 800b570:	4413      	add	r3, r2
 800b572:	f833 3c20 	ldrh.w	r3, [r3, #-32]
 800b576:	461a      	mov	r2, r3
 800b578:	687b      	ldr	r3, [r7, #4]
 800b57a:	4293      	cmp	r3, r2
 800b57c:	d808      	bhi.n	800b590 <RCC_SetFlashLatency+0xac>
      {
        latency = FLASH_LATENCY_RANGE[index];
 800b57e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b580:	009b      	lsls	r3, r3, #2
 800b582:	f107 0238 	add.w	r2, r7, #56	; 0x38
 800b586:	4413      	add	r3, r2
 800b588:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 800b58c:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800b58e:	e005      	b.n	800b59c <RCC_SetFlashLatency+0xb8>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 800b590:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b592:	3301      	adds	r3, #1
 800b594:	62fb      	str	r3, [r7, #44]	; 0x2c
 800b596:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b598:	2b02      	cmp	r3, #2
 800b59a:	d9e5      	bls.n	800b568 <RCC_SetFlashLatency+0x84>
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800b59c:	4b13      	ldr	r3, [pc, #76]	; (800b5ec <RCC_SetFlashLatency+0x108>)
 800b59e:	681b      	ldr	r3, [r3, #0]
 800b5a0:	f023 0207 	bic.w	r2, r3, #7
 800b5a4:	4911      	ldr	r1, [pc, #68]	; (800b5ec <RCC_SetFlashLatency+0x108>)
 800b5a6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b5a8:	4313      	orrs	r3, r2
 800b5aa:	600b      	str	r3, [r1, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800b5ac:	f7f9 fede 	bl	800536c <HAL_GetTick>
 800b5b0:	62b8      	str	r0, [r7, #40]	; 0x28

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 800b5b2:	e008      	b.n	800b5c6 <RCC_SetFlashLatency+0xe2>
  {
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 800b5b4:	f7f9 feda 	bl	800536c <HAL_GetTick>
 800b5b8:	4602      	mov	r2, r0
 800b5ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b5bc:	1ad3      	subs	r3, r2, r3
 800b5be:	2b02      	cmp	r3, #2
 800b5c0:	d901      	bls.n	800b5c6 <RCC_SetFlashLatency+0xe2>
    {
      return HAL_TIMEOUT;
 800b5c2:	2303      	movs	r3, #3
 800b5c4:	e007      	b.n	800b5d6 <RCC_SetFlashLatency+0xf2>
  while (__HAL_FLASH_GET_LATENCY() != latency)
 800b5c6:	4b09      	ldr	r3, [pc, #36]	; (800b5ec <RCC_SetFlashLatency+0x108>)
 800b5c8:	681b      	ldr	r3, [r3, #0]
 800b5ca:	f003 0307 	and.w	r3, r3, #7
 800b5ce:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800b5d0:	429a      	cmp	r2, r3
 800b5d2:	d1ef      	bne.n	800b5b4 <RCC_SetFlashLatency+0xd0>
    }
  }
  return HAL_OK;
 800b5d4:	2300      	movs	r3, #0
}
 800b5d6:	4618      	mov	r0, r3
 800b5d8:	3738      	adds	r7, #56	; 0x38
 800b5da:	46bd      	mov	sp, r7
 800b5dc:	bd80      	pop	{r7, pc}
 800b5de:	bf00      	nop
 800b5e0:	08021d50 	.word	0x08021d50
 800b5e4:	08021d58 	.word	0x08021d58
 800b5e8:	08021d60 	.word	0x08021d60
 800b5ec:	58004000 	.word	0x58004000

0800b5f0 <LL_RCC_LSE_IsReady>:
{
 800b5f0:	b480      	push	{r7}
 800b5f2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 800b5f4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b5f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b5fc:	f003 0302 	and.w	r3, r3, #2
 800b600:	2b02      	cmp	r3, #2
 800b602:	d101      	bne.n	800b608 <LL_RCC_LSE_IsReady+0x18>
 800b604:	2301      	movs	r3, #1
 800b606:	e000      	b.n	800b60a <LL_RCC_LSE_IsReady+0x1a>
 800b608:	2300      	movs	r3, #0
}
 800b60a:	4618      	mov	r0, r3
 800b60c:	46bd      	mov	sp, r7
 800b60e:	bc80      	pop	{r7}
 800b610:	4770      	bx	lr

0800b612 <LL_RCC_SetUSARTClockSource>:
{
 800b612:	b480      	push	{r7}
 800b614:	b083      	sub	sp, #12
 800b616:	af00      	add	r7, sp, #0
 800b618:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (USARTxSource >> 16), (USARTxSource & 0x0000FFFFU));
 800b61a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b61e:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 800b622:	687b      	ldr	r3, [r7, #4]
 800b624:	0c1b      	lsrs	r3, r3, #16
 800b626:	43db      	mvns	r3, r3
 800b628:	401a      	ands	r2, r3
 800b62a:	687b      	ldr	r3, [r7, #4]
 800b62c:	b29b      	uxth	r3, r3
 800b62e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800b632:	4313      	orrs	r3, r2
 800b634:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 800b638:	bf00      	nop
 800b63a:	370c      	adds	r7, #12
 800b63c:	46bd      	mov	sp, r7
 800b63e:	bc80      	pop	{r7}
 800b640:	4770      	bx	lr

0800b642 <LL_RCC_SetI2SClockSource>:
{
 800b642:	b480      	push	{r7}
 800b644:	b083      	sub	sp, #12
 800b646:	af00      	add	r7, sp, #0
 800b648:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_I2S2SEL, I2SxSource);
 800b64a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b64e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b652:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800b656:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800b65a:	687b      	ldr	r3, [r7, #4]
 800b65c:	4313      	orrs	r3, r2
 800b65e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 800b662:	bf00      	nop
 800b664:	370c      	adds	r7, #12
 800b666:	46bd      	mov	sp, r7
 800b668:	bc80      	pop	{r7}
 800b66a:	4770      	bx	lr

0800b66c <LL_RCC_SetLPUARTClockSource>:
{
 800b66c:	b480      	push	{r7}
 800b66e:	b083      	sub	sp, #12
 800b670:	af00      	add	r7, sp, #0
 800b672:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
 800b674:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b678:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b67c:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800b680:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800b684:	687b      	ldr	r3, [r7, #4]
 800b686:	4313      	orrs	r3, r2
 800b688:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 800b68c:	bf00      	nop
 800b68e:	370c      	adds	r7, #12
 800b690:	46bd      	mov	sp, r7
 800b692:	bc80      	pop	{r7}
 800b694:	4770      	bx	lr

0800b696 <LL_RCC_SetI2CClockSource>:
{
 800b696:	b480      	push	{r7}
 800b698:	b083      	sub	sp, #12
 800b69a:	af00      	add	r7, sp, #0
 800b69c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 800b69e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b6a2:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 800b6a6:	687b      	ldr	r3, [r7, #4]
 800b6a8:	091b      	lsrs	r3, r3, #4
 800b6aa:	f403 237f 	and.w	r3, r3, #1044480	; 0xff000
 800b6ae:	43db      	mvns	r3, r3
 800b6b0:	401a      	ands	r2, r3
 800b6b2:	687b      	ldr	r3, [r7, #4]
 800b6b4:	011b      	lsls	r3, r3, #4
 800b6b6:	f403 237f 	and.w	r3, r3, #1044480	; 0xff000
 800b6ba:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800b6be:	4313      	orrs	r3, r2
 800b6c0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 800b6c4:	bf00      	nop
 800b6c6:	370c      	adds	r7, #12
 800b6c8:	46bd      	mov	sp, r7
 800b6ca:	bc80      	pop	{r7}
 800b6cc:	4770      	bx	lr

0800b6ce <LL_RCC_SetLPTIMClockSource>:
{
 800b6ce:	b480      	push	{r7}
 800b6d0:	b083      	sub	sp, #12
 800b6d2:	af00      	add	r7, sp, #0
 800b6d4:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 800b6d6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b6da:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 800b6de:	687b      	ldr	r3, [r7, #4]
 800b6e0:	0c1b      	lsrs	r3, r3, #16
 800b6e2:	041b      	lsls	r3, r3, #16
 800b6e4:	43db      	mvns	r3, r3
 800b6e6:	401a      	ands	r2, r3
 800b6e8:	687b      	ldr	r3, [r7, #4]
 800b6ea:	041b      	lsls	r3, r3, #16
 800b6ec:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800b6f0:	4313      	orrs	r3, r2
 800b6f2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 800b6f6:	bf00      	nop
 800b6f8:	370c      	adds	r7, #12
 800b6fa:	46bd      	mov	sp, r7
 800b6fc:	bc80      	pop	{r7}
 800b6fe:	4770      	bx	lr

0800b700 <LL_RCC_SetRNGClockSource>:
{
 800b700:	b480      	push	{r7}
 800b702:	b083      	sub	sp, #12
 800b704:	af00      	add	r7, sp, #0
 800b706:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 800b708:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b70c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b710:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 800b714:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800b718:	687b      	ldr	r3, [r7, #4]
 800b71a:	4313      	orrs	r3, r2
 800b71c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 800b720:	bf00      	nop
 800b722:	370c      	adds	r7, #12
 800b724:	46bd      	mov	sp, r7
 800b726:	bc80      	pop	{r7}
 800b728:	4770      	bx	lr

0800b72a <LL_RCC_SetADCClockSource>:
{
 800b72a:	b480      	push	{r7}
 800b72c:	b083      	sub	sp, #12
 800b72e:	af00      	add	r7, sp, #0
 800b730:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 800b732:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b736:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b73a:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800b73e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800b742:	687b      	ldr	r3, [r7, #4]
 800b744:	4313      	orrs	r3, r2
 800b746:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 800b74a:	bf00      	nop
 800b74c:	370c      	adds	r7, #12
 800b74e:	46bd      	mov	sp, r7
 800b750:	bc80      	pop	{r7}
 800b752:	4770      	bx	lr

0800b754 <LL_RCC_SetRTCClockSource>:
{
 800b754:	b480      	push	{r7}
 800b756:	b083      	sub	sp, #12
 800b758:	af00      	add	r7, sp, #0
 800b75a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 800b75c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b760:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b764:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800b768:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800b76c:	687b      	ldr	r3, [r7, #4]
 800b76e:	4313      	orrs	r3, r2
 800b770:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 800b774:	bf00      	nop
 800b776:	370c      	adds	r7, #12
 800b778:	46bd      	mov	sp, r7
 800b77a:	bc80      	pop	{r7}
 800b77c:	4770      	bx	lr

0800b77e <LL_RCC_GetRTCClockSource>:
{
 800b77e:	b480      	push	{r7}
 800b780:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 800b782:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b786:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b78a:	f403 7340 	and.w	r3, r3, #768	; 0x300
}
 800b78e:	4618      	mov	r0, r3
 800b790:	46bd      	mov	sp, r7
 800b792:	bc80      	pop	{r7}
 800b794:	4770      	bx	lr

0800b796 <LL_RCC_ForceBackupDomainReset>:
{
 800b796:	b480      	push	{r7}
 800b798:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 800b79a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b79e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b7a2:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800b7a6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800b7aa:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 800b7ae:	bf00      	nop
 800b7b0:	46bd      	mov	sp, r7
 800b7b2:	bc80      	pop	{r7}
 800b7b4:	4770      	bx	lr

0800b7b6 <LL_RCC_ReleaseBackupDomainReset>:
{
 800b7b6:	b480      	push	{r7}
 800b7b8:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 800b7ba:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b7be:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b7c2:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800b7c6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800b7ca:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 800b7ce:	bf00      	nop
 800b7d0:	46bd      	mov	sp, r7
 800b7d2:	bc80      	pop	{r7}
 800b7d4:	4770      	bx	lr
	...

0800b7d8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800b7d8:	b580      	push	{r7, lr}
 800b7da:	b086      	sub	sp, #24
 800b7dc:	af00      	add	r7, sp, #0
 800b7de:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister = 0;
 800b7e0:	2300      	movs	r3, #0
 800b7e2:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;   /* Intermediate status */
 800b7e4:	2300      	movs	r3, #0
 800b7e6:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 800b7e8:	2300      	movs	r3, #0
 800b7ea:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800b7ec:	687b      	ldr	r3, [r7, #4]
 800b7ee:	681b      	ldr	r3, [r3, #0]
 800b7f0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800b7f4:	2b00      	cmp	r3, #0
 800b7f6:	d058      	beq.n	800b8aa <HAL_RCCEx_PeriphCLKConfig+0xd2>
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));


    /* Enable write access to Backup domain */
    HAL_PWR_EnableBkUpAccess();
 800b7f8:	f7fe fcca 	bl	800a190 <HAL_PWR_EnableBkUpAccess>

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800b7fc:	f7f9 fdb6 	bl	800536c <HAL_GetTick>
 800b800:	60f8      	str	r0, [r7, #12]

    while (!(READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)))
 800b802:	e009      	b.n	800b818 <HAL_RCCEx_PeriphCLKConfig+0x40>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800b804:	f7f9 fdb2 	bl	800536c <HAL_GetTick>
 800b808:	4602      	mov	r2, r0
 800b80a:	68fb      	ldr	r3, [r7, #12]
 800b80c:	1ad3      	subs	r3, r2, r3
 800b80e:	2b02      	cmp	r3, #2
 800b810:	d902      	bls.n	800b818 <HAL_RCCEx_PeriphCLKConfig+0x40>
      {
        ret = HAL_TIMEOUT;
 800b812:	2303      	movs	r3, #3
 800b814:	74fb      	strb	r3, [r7, #19]
        break;
 800b816:	e006      	b.n	800b826 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    while (!(READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)))
 800b818:	4b7b      	ldr	r3, [pc, #492]	; (800ba08 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 800b81a:	681b      	ldr	r3, [r3, #0]
 800b81c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b820:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800b824:	d1ee      	bne.n	800b804 <HAL_RCCEx_PeriphCLKConfig+0x2c>
      }
    }

    if (ret == HAL_OK)
 800b826:	7cfb      	ldrb	r3, [r7, #19]
 800b828:	2b00      	cmp	r3, #0
 800b82a:	d13c      	bne.n	800b8a6 <HAL_RCCEx_PeriphCLKConfig+0xce>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if (LL_RCC_GetRTCClockSource() != PeriphClkInit->RTCClockSelection)
 800b82c:	f7ff ffa7 	bl	800b77e <LL_RCC_GetRTCClockSource>
 800b830:	4602      	mov	r2, r0
 800b832:	687b      	ldr	r3, [r7, #4]
 800b834:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b836:	429a      	cmp	r2, r3
 800b838:	d00f      	beq.n	800b85a <HAL_RCCEx_PeriphCLKConfig+0x82>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800b83a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b83e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b842:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800b846:	617b      	str	r3, [r7, #20]

        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800b848:	f7ff ffa5 	bl	800b796 <LL_RCC_ForceBackupDomainReset>
        __HAL_RCC_BACKUPRESET_RELEASE();
 800b84c:	f7ff ffb3 	bl	800b7b6 <LL_RCC_ReleaseBackupDomainReset>

        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800b850:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800b854:	697b      	ldr	r3, [r7, #20]
 800b856:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSERDY))
 800b85a:	697b      	ldr	r3, [r7, #20]
 800b85c:	f003 0302 	and.w	r3, r3, #2
 800b860:	2b00      	cmp	r3, #0
 800b862:	d014      	beq.n	800b88e <HAL_RCCEx_PeriphCLKConfig+0xb6>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b864:	f7f9 fd82 	bl	800536c <HAL_GetTick>
 800b868:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while (LL_RCC_LSE_IsReady() != 1U)
 800b86a:	e00b      	b.n	800b884 <HAL_RCCEx_PeriphCLKConfig+0xac>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800b86c:	f7f9 fd7e 	bl	800536c <HAL_GetTick>
 800b870:	4602      	mov	r2, r0
 800b872:	68fb      	ldr	r3, [r7, #12]
 800b874:	1ad3      	subs	r3, r2, r3
 800b876:	f241 3288 	movw	r2, #5000	; 0x1388
 800b87a:	4293      	cmp	r3, r2
 800b87c:	d902      	bls.n	800b884 <HAL_RCCEx_PeriphCLKConfig+0xac>
          {
            ret = HAL_TIMEOUT;
 800b87e:	2303      	movs	r3, #3
 800b880:	74fb      	strb	r3, [r7, #19]
            break;
 800b882:	e004      	b.n	800b88e <HAL_RCCEx_PeriphCLKConfig+0xb6>
        while (LL_RCC_LSE_IsReady() != 1U)
 800b884:	f7ff feb4 	bl	800b5f0 <LL_RCC_LSE_IsReady>
 800b888:	4603      	mov	r3, r0
 800b88a:	2b01      	cmp	r3, #1
 800b88c:	d1ee      	bne.n	800b86c <HAL_RCCEx_PeriphCLKConfig+0x94>
          }
        }
      }

      if (ret == HAL_OK)
 800b88e:	7cfb      	ldrb	r3, [r7, #19]
 800b890:	2b00      	cmp	r3, #0
 800b892:	d105      	bne.n	800b8a0 <HAL_RCCEx_PeriphCLKConfig+0xc8>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800b894:	687b      	ldr	r3, [r7, #4]
 800b896:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b898:	4618      	mov	r0, r3
 800b89a:	f7ff ff5b 	bl	800b754 <LL_RCC_SetRTCClockSource>
 800b89e:	e004      	b.n	800b8aa <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800b8a0:	7cfb      	ldrb	r3, [r7, #19]
 800b8a2:	74bb      	strb	r3, [r7, #18]
 800b8a4:	e001      	b.n	800b8aa <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b8a6:	7cfb      	ldrb	r3, [r7, #19]
 800b8a8:	74bb      	strb	r3, [r7, #18]
    }

  }

  /*-------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800b8aa:	687b      	ldr	r3, [r7, #4]
 800b8ac:	681b      	ldr	r3, [r3, #0]
 800b8ae:	f003 0301 	and.w	r3, r3, #1
 800b8b2:	2b00      	cmp	r3, #0
 800b8b4:	d004      	beq.n	800b8c0 <HAL_RCCEx_PeriphCLKConfig+0xe8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800b8b6:	687b      	ldr	r3, [r7, #4]
 800b8b8:	685b      	ldr	r3, [r3, #4]
 800b8ba:	4618      	mov	r0, r3
 800b8bc:	f7ff fea9 	bl	800b612 <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800b8c0:	687b      	ldr	r3, [r7, #4]
 800b8c2:	681b      	ldr	r3, [r3, #0]
 800b8c4:	f003 0302 	and.w	r3, r3, #2
 800b8c8:	2b00      	cmp	r3, #0
 800b8ca:	d004      	beq.n	800b8d6 <HAL_RCCEx_PeriphCLKConfig+0xfe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800b8cc:	687b      	ldr	r3, [r7, #4]
 800b8ce:	689b      	ldr	r3, [r3, #8]
 800b8d0:	4618      	mov	r0, r3
 800b8d2:	f7ff fe9e 	bl	800b612 <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800b8d6:	687b      	ldr	r3, [r7, #4]
 800b8d8:	681b      	ldr	r3, [r3, #0]
 800b8da:	f003 0320 	and.w	r3, r3, #32
 800b8de:	2b00      	cmp	r3, #0
 800b8e0:	d004      	beq.n	800b8ec <HAL_RCCEx_PeriphCLKConfig+0x114>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800b8e2:	687b      	ldr	r3, [r7, #4]
 800b8e4:	691b      	ldr	r3, [r3, #16]
 800b8e6:	4618      	mov	r0, r3
 800b8e8:	f7ff fec0 	bl	800b66c <LL_RCC_SetLPUARTClockSource>
  }

  /*-------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800b8ec:	687b      	ldr	r3, [r7, #4]
 800b8ee:	681b      	ldr	r3, [r3, #0]
 800b8f0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800b8f4:	2b00      	cmp	r3, #0
 800b8f6:	d004      	beq.n	800b902 <HAL_RCCEx_PeriphCLKConfig+0x12a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800b8f8:	687b      	ldr	r3, [r7, #4]
 800b8fa:	6a1b      	ldr	r3, [r3, #32]
 800b8fc:	4618      	mov	r0, r3
 800b8fe:	f7ff fee6 	bl	800b6ce <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800b902:	687b      	ldr	r3, [r7, #4]
 800b904:	681b      	ldr	r3, [r3, #0]
 800b906:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800b90a:	2b00      	cmp	r3, #0
 800b90c:	d004      	beq.n	800b918 <HAL_RCCEx_PeriphCLKConfig+0x140>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));

    /* Configure the LPTIM2 clock source */
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800b90e:	687b      	ldr	r3, [r7, #4]
 800b910:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b912:	4618      	mov	r0, r3
 800b914:	f7ff fedb 	bl	800b6ce <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- LPTIM3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM3) == (RCC_PERIPHCLK_LPTIM3))
 800b918:	687b      	ldr	r3, [r7, #4]
 800b91a:	681b      	ldr	r3, [r3, #0]
 800b91c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800b920:	2b00      	cmp	r3, #0
 800b922:	d004      	beq.n	800b92e <HAL_RCCEx_PeriphCLKConfig+0x156>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM3CLKSOURCE(PeriphClkInit->Lptim3ClockSelection));

    /* Configure the LPTIM3 clock source */
    __HAL_RCC_LPTIM3_CONFIG(PeriphClkInit->Lptim3ClockSelection);
 800b924:	687b      	ldr	r3, [r7, #4]
 800b926:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b928:	4618      	mov	r0, r3
 800b92a:	f7ff fed0 	bl	800b6ce <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800b92e:	687b      	ldr	r3, [r7, #4]
 800b930:	681b      	ldr	r3, [r3, #0]
 800b932:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b936:	2b00      	cmp	r3, #0
 800b938:	d004      	beq.n	800b944 <HAL_RCCEx_PeriphCLKConfig+0x16c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800b93a:	687b      	ldr	r3, [r7, #4]
 800b93c:	695b      	ldr	r3, [r3, #20]
 800b93e:	4618      	mov	r0, r3
 800b940:	f7ff fea9 	bl	800b696 <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2C2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800b944:	687b      	ldr	r3, [r7, #4]
 800b946:	681b      	ldr	r3, [r3, #0]
 800b948:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b94c:	2b00      	cmp	r3, #0
 800b94e:	d004      	beq.n	800b95a <HAL_RCCEx_PeriphCLKConfig+0x182>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800b950:	687b      	ldr	r3, [r7, #4]
 800b952:	699b      	ldr	r3, [r3, #24]
 800b954:	4618      	mov	r0, r3
 800b956:	f7ff fe9e 	bl	800b696 <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800b95a:	687b      	ldr	r3, [r7, #4]
 800b95c:	681b      	ldr	r3, [r3, #0]
 800b95e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b962:	2b00      	cmp	r3, #0
 800b964:	d004      	beq.n	800b970 <HAL_RCCEx_PeriphCLKConfig+0x198>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800b966:	687b      	ldr	r3, [r7, #4]
 800b968:	69db      	ldr	r3, [r3, #28]
 800b96a:	4618      	mov	r0, r3
 800b96c:	f7ff fe93 	bl	800b696 <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2S2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S2) == (RCC_PERIPHCLK_I2S2))
 800b970:	687b      	ldr	r3, [r7, #4]
 800b972:	681b      	ldr	r3, [r3, #0]
 800b974:	f003 0310 	and.w	r3, r3, #16
 800b978:	2b00      	cmp	r3, #0
 800b97a:	d011      	beq.n	800b9a0 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S2CLKSOURCE(PeriphClkInit->I2s2ClockSelection));

    /* Configure the I2S2 clock source */
    __HAL_RCC_I2S2_CONFIG(PeriphClkInit->I2s2ClockSelection);
 800b97c:	687b      	ldr	r3, [r7, #4]
 800b97e:	68db      	ldr	r3, [r3, #12]
 800b980:	4618      	mov	r0, r3
 800b982:	f7ff fe5e 	bl	800b642 <LL_RCC_SetI2SClockSource>

    if (PeriphClkInit->I2s2ClockSelection == RCC_I2S2CLKSOURCE_PLL)
 800b986:	687b      	ldr	r3, [r7, #4]
 800b988:	68db      	ldr	r3, [r3, #12]
 800b98a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800b98e:	d107      	bne.n	800b9a0 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
    {
      /* Enable RCC_PLL_I2S2CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_I2S2CLK);
 800b990:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b994:	68db      	ldr	r3, [r3, #12]
 800b996:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800b99a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800b99e:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800b9a0:	687b      	ldr	r3, [r7, #4]
 800b9a2:	681b      	ldr	r3, [r3, #0]
 800b9a4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800b9a8:	2b00      	cmp	r3, #0
 800b9aa:	d010      	beq.n	800b9ce <HAL_RCCEx_PeriphCLKConfig+0x1f6>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800b9ac:	687b      	ldr	r3, [r7, #4]
 800b9ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b9b0:	4618      	mov	r0, r3
 800b9b2:	f7ff fea5 	bl	800b700 <LL_RCC_SetRNGClockSource>

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800b9b6:	687b      	ldr	r3, [r7, #4]
 800b9b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b9ba:	2b00      	cmp	r3, #0
 800b9bc:	d107      	bne.n	800b9ce <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_RNGCLK);
 800b9be:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b9c2:	68db      	ldr	r3, [r3, #12]
 800b9c4:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800b9c8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800b9cc:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800b9ce:	687b      	ldr	r3, [r7, #4]
 800b9d0:	681b      	ldr	r3, [r3, #0]
 800b9d2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800b9d6:	2b00      	cmp	r3, #0
 800b9d8:	d011      	beq.n	800b9fe <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800b9da:	687b      	ldr	r3, [r7, #4]
 800b9dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b9de:	4618      	mov	r0, r3
 800b9e0:	f7ff fea3 	bl	800b72a <LL_RCC_SetADCClockSource>

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLL)
 800b9e4:	687b      	ldr	r3, [r7, #4]
 800b9e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b9e8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800b9ec:	d107      	bne.n	800b9fe <HAL_RCCEx_PeriphCLKConfig+0x226>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800b9ee:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b9f2:	68db      	ldr	r3, [r3, #12]
 800b9f4:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800b9f8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800b9fc:	60d3      	str	r3, [r2, #12]
    }
  }

  return status;
 800b9fe:	7cbb      	ldrb	r3, [r7, #18]
}
 800ba00:	4618      	mov	r0, r3
 800ba02:	3718      	adds	r7, #24
 800ba04:	46bd      	mov	sp, r7
 800ba06:	bd80      	pop	{r7, pc}
 800ba08:	58000400 	.word	0x58000400

0800ba0c <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 800ba0c:	b580      	push	{r7, lr}
 800ba0e:	b084      	sub	sp, #16
 800ba10:	af00      	add	r7, sp, #0
 800ba12:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 800ba14:	2301      	movs	r3, #1
 800ba16:	73fb      	strb	r3, [r7, #15]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 800ba18:	687b      	ldr	r3, [r7, #4]
 800ba1a:	2b00      	cmp	r3, #0
 800ba1c:	d068      	beq.n	800baf0 <HAL_RTC_Init+0xe4>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else
    if (hrtc->State == HAL_RTC_STATE_RESET)
 800ba1e:	687b      	ldr	r3, [r7, #4]
 800ba20:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800ba24:	b2db      	uxtb	r3, r3
 800ba26:	2b00      	cmp	r3, #0
 800ba28:	d106      	bne.n	800ba38 <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 800ba2a:	687b      	ldr	r3, [r7, #4]
 800ba2c:	2200      	movs	r2, #0
 800ba2e:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 800ba32:	6878      	ldr	r0, [r7, #4]
 800ba34:	f7f9 f938 	bl	8004ca8 <HAL_RTC_MspInit>
    }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 800ba38:	687b      	ldr	r3, [r7, #4]
 800ba3a:	2202      	movs	r2, #2
 800ba3c:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800ba40:	4b2e      	ldr	r3, [pc, #184]	; (800bafc <HAL_RTC_Init+0xf0>)
 800ba42:	22ca      	movs	r2, #202	; 0xca
 800ba44:	625a      	str	r2, [r3, #36]	; 0x24
 800ba46:	4b2d      	ldr	r3, [pc, #180]	; (800bafc <HAL_RTC_Init+0xf0>)
 800ba48:	2253      	movs	r2, #83	; 0x53
 800ba4a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 800ba4c:	6878      	ldr	r0, [r7, #4]
 800ba4e:	f000 f9fb 	bl	800be48 <RTC_EnterInitMode>
 800ba52:	4603      	mov	r3, r0
 800ba54:	73fb      	strb	r3, [r7, #15]
    if (status == HAL_OK)
 800ba56:	7bfb      	ldrb	r3, [r7, #15]
 800ba58:	2b00      	cmp	r3, #0
 800ba5a:	d13f      	bne.n	800badc <HAL_RTC_Init+0xd0>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      CLEAR_BIT(RTC->CR, (RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE));
 800ba5c:	4b27      	ldr	r3, [pc, #156]	; (800bafc <HAL_RTC_Init+0xf0>)
 800ba5e:	699b      	ldr	r3, [r3, #24]
 800ba60:	4a26      	ldr	r2, [pc, #152]	; (800bafc <HAL_RTC_Init+0xf0>)
 800ba62:	f023 638e 	bic.w	r3, r3, #74448896	; 0x4700000
 800ba66:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800ba6a:	6193      	str	r3, [r2, #24]
      /* Set RTC_CR register */
      SET_BIT(RTC->CR, (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity));
 800ba6c:	4b23      	ldr	r3, [pc, #140]	; (800bafc <HAL_RTC_Init+0xf0>)
 800ba6e:	699a      	ldr	r2, [r3, #24]
 800ba70:	687b      	ldr	r3, [r7, #4]
 800ba72:	6859      	ldr	r1, [r3, #4]
 800ba74:	687b      	ldr	r3, [r7, #4]
 800ba76:	691b      	ldr	r3, [r3, #16]
 800ba78:	4319      	orrs	r1, r3
 800ba7a:	687b      	ldr	r3, [r7, #4]
 800ba7c:	699b      	ldr	r3, [r3, #24]
 800ba7e:	430b      	orrs	r3, r1
 800ba80:	491e      	ldr	r1, [pc, #120]	; (800bafc <HAL_RTC_Init+0xf0>)
 800ba82:	4313      	orrs	r3, r2
 800ba84:	618b      	str	r3, [r1, #24]

      /* Configure the RTC PRER */
      WRITE_REG(RTC->PRER, ((hrtc->Init.SynchPrediv) | (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos)));
 800ba86:	687b      	ldr	r3, [r7, #4]
 800ba88:	68da      	ldr	r2, [r3, #12]
 800ba8a:	687b      	ldr	r3, [r7, #4]
 800ba8c:	689b      	ldr	r3, [r3, #8]
 800ba8e:	041b      	lsls	r3, r3, #16
 800ba90:	491a      	ldr	r1, [pc, #104]	; (800bafc <HAL_RTC_Init+0xf0>)
 800ba92:	4313      	orrs	r3, r2
 800ba94:	610b      	str	r3, [r1, #16]

      /* Configure the Binary mode */
      MODIFY_REG(RTC->ICSR, RTC_ICSR_BIN | RTC_ICSR_BCDU, hrtc->Init.BinMode | hrtc->Init.BinMixBcdU);
 800ba96:	4b19      	ldr	r3, [pc, #100]	; (800bafc <HAL_RTC_Init+0xf0>)
 800ba98:	68db      	ldr	r3, [r3, #12]
 800ba9a:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 800ba9e:	687b      	ldr	r3, [r7, #4]
 800baa0:	6a59      	ldr	r1, [r3, #36]	; 0x24
 800baa2:	687b      	ldr	r3, [r7, #4]
 800baa4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800baa6:	430b      	orrs	r3, r1
 800baa8:	4914      	ldr	r1, [pc, #80]	; (800bafc <HAL_RTC_Init+0xf0>)
 800baaa:	4313      	orrs	r3, r2
 800baac:	60cb      	str	r3, [r1, #12]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 800baae:	6878      	ldr	r0, [r7, #4]
 800bab0:	f000 f9fe 	bl	800beb0 <RTC_ExitInitMode>
 800bab4:	4603      	mov	r3, r0
 800bab6:	73fb      	strb	r3, [r7, #15]
      if (status == HAL_OK)
 800bab8:	7bfb      	ldrb	r3, [r7, #15]
 800baba:	2b00      	cmp	r3, #0
 800babc:	d10e      	bne.n	800badc <HAL_RTC_Init+0xd0>
      {
        MODIFY_REG(RTC->CR, \
 800babe:	4b0f      	ldr	r3, [pc, #60]	; (800bafc <HAL_RTC_Init+0xf0>)
 800bac0:	699b      	ldr	r3, [r3, #24]
 800bac2:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 800bac6:	687b      	ldr	r3, [r7, #4]
 800bac8:	6a19      	ldr	r1, [r3, #32]
 800baca:	687b      	ldr	r3, [r7, #4]
 800bacc:	69db      	ldr	r3, [r3, #28]
 800bace:	4319      	orrs	r1, r3
 800bad0:	687b      	ldr	r3, [r7, #4]
 800bad2:	695b      	ldr	r3, [r3, #20]
 800bad4:	430b      	orrs	r3, r1
 800bad6:	4909      	ldr	r1, [pc, #36]	; (800bafc <HAL_RTC_Init+0xf0>)
 800bad8:	4313      	orrs	r3, r2
 800bada:	618b      	str	r3, [r1, #24]
                   hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800badc:	4b07      	ldr	r3, [pc, #28]	; (800bafc <HAL_RTC_Init+0xf0>)
 800bade:	22ff      	movs	r2, #255	; 0xff
 800bae0:	625a      	str	r2, [r3, #36]	; 0x24

    if (status == HAL_OK)
 800bae2:	7bfb      	ldrb	r3, [r7, #15]
 800bae4:	2b00      	cmp	r3, #0
 800bae6:	d103      	bne.n	800baf0 <HAL_RTC_Init+0xe4>
    {
      hrtc->State = HAL_RTC_STATE_READY;
 800bae8:	687b      	ldr	r3, [r7, #4]
 800baea:	2201      	movs	r2, #1
 800baec:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
    }
  }

  return status;
 800baf0:	7bfb      	ldrb	r3, [r7, #15]
}
 800baf2:	4618      	mov	r0, r3
 800baf4:	3710      	adds	r7, #16
 800baf6:	46bd      	mov	sp, r7
 800baf8:	bd80      	pop	{r7, pc}
 800bafa:	bf00      	nop
 800bafc:	40002800 	.word	0x40002800

0800bb00 <HAL_RTC_SetAlarm_IT>:
  *             @arg RTC_FORMAT_BIN: Binary format
  *             @arg RTC_FORMAT_BCD: BCD format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 800bb00:	b590      	push	{r4, r7, lr}
 800bb02:	b087      	sub	sp, #28
 800bb04:	af00      	add	r7, sp, #0
 800bb06:	60f8      	str	r0, [r7, #12]
 800bb08:	60b9      	str	r1, [r7, #8]
 800bb0a:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0;
 800bb0c:	2300      	movs	r3, #0
 800bb0e:	617b      	str	r3, [r7, #20]
  uint32_t binaryMode;

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800bb10:	68fb      	ldr	r3, [r7, #12]
 800bb12:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800bb16:	2b01      	cmp	r3, #1
 800bb18:	d101      	bne.n	800bb1e <HAL_RTC_SetAlarm_IT+0x1e>
 800bb1a:	2302      	movs	r3, #2
 800bb1c:	e0e5      	b.n	800bcea <HAL_RTC_SetAlarm_IT+0x1ea>
 800bb1e:	68fb      	ldr	r3, [r7, #12]
 800bb20:	2201      	movs	r2, #1
 800bb22:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  hrtc->State = HAL_RTC_STATE_BUSY;
 800bb26:	68fb      	ldr	r3, [r7, #12]
 800bb28:	2202      	movs	r2, #2
 800bb2a:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
    assert_param((sAlarm->AlarmSubSecondMask >> RTC_ALRMASSR_MASKSS_Pos) <= (8U + (READ_BIT(RTC->ICSR, RTC_ICSR_BCDU) >> RTC_ICSR_BCDU_Pos)));
  }
#endif

  /* Get Binary mode (32-bit free-running counter configuration) */
  binaryMode = READ_BIT(RTC->ICSR, RTC_ICSR_BIN);
 800bb2e:	4b71      	ldr	r3, [pc, #452]	; (800bcf4 <HAL_RTC_SetAlarm_IT+0x1f4>)
 800bb30:	68db      	ldr	r3, [r3, #12]
 800bb32:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800bb36:	613b      	str	r3, [r7, #16]

  if (binaryMode != RTC_BINARY_ONLY)
 800bb38:	693b      	ldr	r3, [r7, #16]
 800bb3a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800bb3e:	d05c      	beq.n	800bbfa <HAL_RTC_SetAlarm_IT+0xfa>
  {
    if (Format == RTC_FORMAT_BIN)
 800bb40:	687b      	ldr	r3, [r7, #4]
 800bb42:	2b00      	cmp	r3, #0
 800bb44:	d136      	bne.n	800bbb4 <HAL_RTC_SetAlarm_IT+0xb4>
    {
      if (READ_BIT(RTC->CR, RTC_CR_FMT) != 0U)
 800bb46:	4b6b      	ldr	r3, [pc, #428]	; (800bcf4 <HAL_RTC_SetAlarm_IT+0x1f4>)
 800bb48:	699b      	ldr	r3, [r3, #24]
 800bb4a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bb4e:	2b00      	cmp	r3, #0
 800bb50:	d102      	bne.n	800bb58 <HAL_RTC_SetAlarm_IT+0x58>
        assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
        assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
      }
      else
      {
        sAlarm->AlarmTime.TimeFormat = 0x00U;
 800bb52:	68bb      	ldr	r3, [r7, #8]
 800bb54:	2200      	movs	r2, #0
 800bb56:	70da      	strb	r2, [r3, #3]
      }
      else
      {
        assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
      }
      tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 800bb58:	68bb      	ldr	r3, [r7, #8]
 800bb5a:	781b      	ldrb	r3, [r3, #0]
 800bb5c:	4618      	mov	r0, r3
 800bb5e:	f000 f9e5 	bl	800bf2c <RTC_ByteToBcd2>
 800bb62:	4603      	mov	r3, r0
 800bb64:	041c      	lsls	r4, r3, #16
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 800bb66:	68bb      	ldr	r3, [r7, #8]
 800bb68:	785b      	ldrb	r3, [r3, #1]
 800bb6a:	4618      	mov	r0, r3
 800bb6c:	f000 f9de 	bl	800bf2c <RTC_ByteToBcd2>
 800bb70:	4603      	mov	r3, r0
 800bb72:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 800bb74:	431c      	orrs	r4, r3
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 800bb76:	68bb      	ldr	r3, [r7, #8]
 800bb78:	789b      	ldrb	r3, [r3, #2]
 800bb7a:	4618      	mov	r0, r3
 800bb7c:	f000 f9d6 	bl	800bf2c <RTC_ByteToBcd2>
 800bb80:	4603      	mov	r3, r0
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 800bb82:	ea44 0203 	orr.w	r2, r4, r3
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 800bb86:	68bb      	ldr	r3, [r7, #8]
 800bb88:	78db      	ldrb	r3, [r3, #3]
 800bb8a:	059b      	lsls	r3, r3, #22
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 800bb8c:	ea42 0403 	orr.w	r4, r2, r3
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 800bb90:	68bb      	ldr	r3, [r7, #8]
 800bb92:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800bb96:	4618      	mov	r0, r3
 800bb98:	f000 f9c8 	bl	800bf2c <RTC_ByteToBcd2>
 800bb9c:	4603      	mov	r3, r0
 800bb9e:	061b      	lsls	r3, r3, #24
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 800bba0:	ea44 0203 	orr.w	r2, r4, r3
                ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 800bba4:	68bb      	ldr	r3, [r7, #8]
 800bba6:	6a1b      	ldr	r3, [r3, #32]
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 800bba8:	431a      	orrs	r2, r3
                ((uint32_t)sAlarm->AlarmMask));
 800bbaa:	68bb      	ldr	r3, [r7, #8]
 800bbac:	695b      	ldr	r3, [r3, #20]
      tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 800bbae:	4313      	orrs	r3, r2
 800bbb0:	617b      	str	r3, [r7, #20]
 800bbb2:	e022      	b.n	800bbfa <HAL_RTC_SetAlarm_IT+0xfa>
    }
    else /* Format BCD */
    {
      if (READ_BIT(RTC->CR, RTC_CR_FMT) != 0U)
 800bbb4:	4b4f      	ldr	r3, [pc, #316]	; (800bcf4 <HAL_RTC_SetAlarm_IT+0x1f4>)
 800bbb6:	699b      	ldr	r3, [r3, #24]
 800bbb8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bbbc:	2b00      	cmp	r3, #0
 800bbbe:	d102      	bne.n	800bbc6 <HAL_RTC_SetAlarm_IT+0xc6>
        assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
        assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
      }
      else
      {
        sAlarm->AlarmTime.TimeFormat = 0x00U;
 800bbc0:	68bb      	ldr	r3, [r7, #8]
 800bbc2:	2200      	movs	r2, #0
 800bbc4:	70da      	strb	r2, [r3, #3]
      {
        assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
      }

#endif /* USE_FULL_ASSERT */
      tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 800bbc6:	68bb      	ldr	r3, [r7, #8]
 800bbc8:	781b      	ldrb	r3, [r3, #0]
 800bbca:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 800bbcc:	68bb      	ldr	r3, [r7, #8]
 800bbce:	785b      	ldrb	r3, [r3, #1]
 800bbd0:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 800bbd2:	4313      	orrs	r3, r2
                ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 800bbd4:	68ba      	ldr	r2, [r7, #8]
 800bbd6:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 800bbd8:	431a      	orrs	r2, r3
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 800bbda:	68bb      	ldr	r3, [r7, #8]
 800bbdc:	78db      	ldrb	r3, [r3, #3]
 800bbde:	059b      	lsls	r3, r3, #22
                ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 800bbe0:	431a      	orrs	r2, r3
                ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 800bbe2:	68bb      	ldr	r3, [r7, #8]
 800bbe4:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800bbe8:	061b      	lsls	r3, r3, #24
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 800bbea:	431a      	orrs	r2, r3
                ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 800bbec:	68bb      	ldr	r3, [r7, #8]
 800bbee:	6a1b      	ldr	r3, [r3, #32]
                ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 800bbf0:	431a      	orrs	r2, r3
                ((uint32_t)sAlarm->AlarmMask));
 800bbf2:	68bb      	ldr	r3, [r7, #8]
 800bbf4:	695b      	ldr	r3, [r3, #20]
      tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 800bbf6:	4313      	orrs	r3, r2
 800bbf8:	617b      	str	r3, [r7, #20]

    }
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800bbfa:	4b3e      	ldr	r3, [pc, #248]	; (800bcf4 <HAL_RTC_SetAlarm_IT+0x1f4>)
 800bbfc:	22ca      	movs	r2, #202	; 0xca
 800bbfe:	625a      	str	r2, [r3, #36]	; 0x24
 800bc00:	4b3c      	ldr	r3, [pc, #240]	; (800bcf4 <HAL_RTC_SetAlarm_IT+0x1f4>)
 800bc02:	2253      	movs	r2, #83	; 0x53
 800bc04:	625a      	str	r2, [r3, #36]	; 0x24

  /* Configure the Alarm register */
  if (sAlarm->Alarm == RTC_ALARM_A)
 800bc06:	68bb      	ldr	r3, [r7, #8]
 800bc08:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bc0a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800bc0e:	d12c      	bne.n	800bc6a <HAL_RTC_SetAlarm_IT+0x16a>
  {
    /* Disable the Alarm A interrupt */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRAE | RTC_CR_ALRAIE);
 800bc10:	4b38      	ldr	r3, [pc, #224]	; (800bcf4 <HAL_RTC_SetAlarm_IT+0x1f4>)
 800bc12:	699b      	ldr	r3, [r3, #24]
 800bc14:	4a37      	ldr	r2, [pc, #220]	; (800bcf4 <HAL_RTC_SetAlarm_IT+0x1f4>)
 800bc16:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800bc1a:	6193      	str	r3, [r2, #24]
    /* Clear flag alarm A */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRAF);
 800bc1c:	4b35      	ldr	r3, [pc, #212]	; (800bcf4 <HAL_RTC_SetAlarm_IT+0x1f4>)
 800bc1e:	2201      	movs	r2, #1
 800bc20:	65da      	str	r2, [r3, #92]	; 0x5c

    if (binaryMode == RTC_BINARY_ONLY)
 800bc22:	693b      	ldr	r3, [r7, #16]
 800bc24:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800bc28:	d107      	bne.n	800bc3a <HAL_RTC_SetAlarm_IT+0x13a>
    {
      RTC->ALRMASSR = sAlarm->AlarmSubSecondMask | sAlarm->BinaryAutoClr;
 800bc2a:	68bb      	ldr	r3, [r7, #8]
 800bc2c:	699a      	ldr	r2, [r3, #24]
 800bc2e:	68bb      	ldr	r3, [r7, #8]
 800bc30:	69db      	ldr	r3, [r3, #28]
 800bc32:	4930      	ldr	r1, [pc, #192]	; (800bcf4 <HAL_RTC_SetAlarm_IT+0x1f4>)
 800bc34:	4313      	orrs	r3, r2
 800bc36:	644b      	str	r3, [r1, #68]	; 0x44
 800bc38:	e006      	b.n	800bc48 <HAL_RTC_SetAlarm_IT+0x148>
    }
    else
    {
      WRITE_REG(RTC->ALRMAR, tmpreg);
 800bc3a:	4a2e      	ldr	r2, [pc, #184]	; (800bcf4 <HAL_RTC_SetAlarm_IT+0x1f4>)
 800bc3c:	697b      	ldr	r3, [r7, #20]
 800bc3e:	6413      	str	r3, [r2, #64]	; 0x40
      WRITE_REG(RTC->ALRMASSR, sAlarm->AlarmSubSecondMask);
 800bc40:	4a2c      	ldr	r2, [pc, #176]	; (800bcf4 <HAL_RTC_SetAlarm_IT+0x1f4>)
 800bc42:	68bb      	ldr	r3, [r7, #8]
 800bc44:	699b      	ldr	r3, [r3, #24]
 800bc46:	6453      	str	r3, [r2, #68]	; 0x44
    }

    WRITE_REG(RTC->ALRABINR, sAlarm->AlarmTime.SubSeconds);
 800bc48:	4a2a      	ldr	r2, [pc, #168]	; (800bcf4 <HAL_RTC_SetAlarm_IT+0x1f4>)
 800bc4a:	68bb      	ldr	r3, [r7, #8]
 800bc4c:	685b      	ldr	r3, [r3, #4]
 800bc4e:	6713      	str	r3, [r2, #112]	; 0x70

    /* Store in the handle the Alarm A enabled */
    SET_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRAMF);
 800bc50:	68fb      	ldr	r3, [r7, #12]
 800bc52:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bc54:	f043 0201 	orr.w	r2, r3, #1
 800bc58:	68fb      	ldr	r3, [r7, #12]
 800bc5a:	631a      	str	r2, [r3, #48]	; 0x30

    /* Configure the Alarm interrupt */
    SET_BIT(RTC->CR, RTC_CR_ALRAE | RTC_CR_ALRAIE);
 800bc5c:	4b25      	ldr	r3, [pc, #148]	; (800bcf4 <HAL_RTC_SetAlarm_IT+0x1f4>)
 800bc5e:	699b      	ldr	r3, [r3, #24]
 800bc60:	4a24      	ldr	r2, [pc, #144]	; (800bcf4 <HAL_RTC_SetAlarm_IT+0x1f4>)
 800bc62:	f443 5388 	orr.w	r3, r3, #4352	; 0x1100
 800bc66:	6193      	str	r3, [r2, #24]
 800bc68:	e02b      	b.n	800bcc2 <HAL_RTC_SetAlarm_IT+0x1c2>
  }
  else
  {
    /* Disable the Alarm B interrupt */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRBE | RTC_CR_ALRBIE);
 800bc6a:	4b22      	ldr	r3, [pc, #136]	; (800bcf4 <HAL_RTC_SetAlarm_IT+0x1f4>)
 800bc6c:	699b      	ldr	r3, [r3, #24]
 800bc6e:	4a21      	ldr	r2, [pc, #132]	; (800bcf4 <HAL_RTC_SetAlarm_IT+0x1f4>)
 800bc70:	f423 5308 	bic.w	r3, r3, #8704	; 0x2200
 800bc74:	6193      	str	r3, [r2, #24]
    /* Clear flag alarm B */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRBF);
 800bc76:	4b1f      	ldr	r3, [pc, #124]	; (800bcf4 <HAL_RTC_SetAlarm_IT+0x1f4>)
 800bc78:	2202      	movs	r2, #2
 800bc7a:	65da      	str	r2, [r3, #92]	; 0x5c

    if (binaryMode == RTC_BINARY_ONLY)
 800bc7c:	693b      	ldr	r3, [r7, #16]
 800bc7e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800bc82:	d107      	bne.n	800bc94 <HAL_RTC_SetAlarm_IT+0x194>
    {
      WRITE_REG(RTC->ALRMBSSR, sAlarm->AlarmSubSecondMask | sAlarm->BinaryAutoClr);
 800bc84:	68bb      	ldr	r3, [r7, #8]
 800bc86:	699a      	ldr	r2, [r3, #24]
 800bc88:	68bb      	ldr	r3, [r7, #8]
 800bc8a:	69db      	ldr	r3, [r3, #28]
 800bc8c:	4919      	ldr	r1, [pc, #100]	; (800bcf4 <HAL_RTC_SetAlarm_IT+0x1f4>)
 800bc8e:	4313      	orrs	r3, r2
 800bc90:	64cb      	str	r3, [r1, #76]	; 0x4c
 800bc92:	e006      	b.n	800bca2 <HAL_RTC_SetAlarm_IT+0x1a2>
    }
    else
    {
      WRITE_REG(RTC->ALRMBR, tmpreg);
 800bc94:	4a17      	ldr	r2, [pc, #92]	; (800bcf4 <HAL_RTC_SetAlarm_IT+0x1f4>)
 800bc96:	697b      	ldr	r3, [r7, #20]
 800bc98:	6493      	str	r3, [r2, #72]	; 0x48
      WRITE_REG(RTC->ALRMBSSR, sAlarm->AlarmSubSecondMask);
 800bc9a:	4a16      	ldr	r2, [pc, #88]	; (800bcf4 <HAL_RTC_SetAlarm_IT+0x1f4>)
 800bc9c:	68bb      	ldr	r3, [r7, #8]
 800bc9e:	699b      	ldr	r3, [r3, #24]
 800bca0:	64d3      	str	r3, [r2, #76]	; 0x4c
    }

    WRITE_REG(RTC->ALRBBINR, sAlarm->AlarmTime.SubSeconds);
 800bca2:	4a14      	ldr	r2, [pc, #80]	; (800bcf4 <HAL_RTC_SetAlarm_IT+0x1f4>)
 800bca4:	68bb      	ldr	r3, [r7, #8]
 800bca6:	685b      	ldr	r3, [r3, #4]
 800bca8:	6753      	str	r3, [r2, #116]	; 0x74

    /* Store in the handle the Alarm B enabled */
    SET_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRBMF);
 800bcaa:	68fb      	ldr	r3, [r7, #12]
 800bcac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bcae:	f043 0202 	orr.w	r2, r3, #2
 800bcb2:	68fb      	ldr	r3, [r7, #12]
 800bcb4:	631a      	str	r2, [r3, #48]	; 0x30

    /* Configure the Alarm interrupt */
    SET_BIT(RTC->CR, RTC_CR_ALRBE | RTC_CR_ALRBIE);
 800bcb6:	4b0f      	ldr	r3, [pc, #60]	; (800bcf4 <HAL_RTC_SetAlarm_IT+0x1f4>)
 800bcb8:	699b      	ldr	r3, [r3, #24]
 800bcba:	4a0e      	ldr	r2, [pc, #56]	; (800bcf4 <HAL_RTC_SetAlarm_IT+0x1f4>)
 800bcbc:	f443 5308 	orr.w	r3, r3, #8704	; 0x2200
 800bcc0:	6193      	str	r3, [r2, #24]
  }

  /* RTC Alarm Interrupt Configuration: EXTI configuration */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 800bcc2:	4b0d      	ldr	r3, [pc, #52]	; (800bcf8 <HAL_RTC_SetAlarm_IT+0x1f8>)
 800bcc4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800bcc8:	4a0b      	ldr	r2, [pc, #44]	; (800bcf8 <HAL_RTC_SetAlarm_IT+0x1f8>)
 800bcca:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800bcce:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800bcd2:	4b08      	ldr	r3, [pc, #32]	; (800bcf4 <HAL_RTC_SetAlarm_IT+0x1f4>)
 800bcd4:	22ff      	movs	r2, #255	; 0xff
 800bcd6:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 800bcd8:	68fb      	ldr	r3, [r7, #12]
 800bcda:	2201      	movs	r2, #1
 800bcdc:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800bce0:	68fb      	ldr	r3, [r7, #12]
 800bce2:	2200      	movs	r2, #0
 800bce4:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 800bce8:	2300      	movs	r3, #0
}
 800bcea:	4618      	mov	r0, r3
 800bcec:	371c      	adds	r7, #28
 800bcee:	46bd      	mov	sp, r7
 800bcf0:	bd90      	pop	{r4, r7, pc}
 800bcf2:	bf00      	nop
 800bcf4:	40002800 	.word	0x40002800
 800bcf8:	58000800 	.word	0x58000800

0800bcfc <HAL_RTC_DeactivateAlarm>:
  *            @arg RTC_ALARM_A:  AlarmA
  *            @arg RTC_ALARM_B:  AlarmB
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_DeactivateAlarm(RTC_HandleTypeDef *hrtc, uint32_t Alarm)
{
 800bcfc:	b480      	push	{r7}
 800bcfe:	b083      	sub	sp, #12
 800bd00:	af00      	add	r7, sp, #0
 800bd02:	6078      	str	r0, [r7, #4]
 800bd04:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_RTC_ALARM(Alarm));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800bd06:	687b      	ldr	r3, [r7, #4]
 800bd08:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800bd0c:	2b01      	cmp	r3, #1
 800bd0e:	d101      	bne.n	800bd14 <HAL_RTC_DeactivateAlarm+0x18>
 800bd10:	2302      	movs	r3, #2
 800bd12:	e042      	b.n	800bd9a <HAL_RTC_DeactivateAlarm+0x9e>
 800bd14:	687b      	ldr	r3, [r7, #4]
 800bd16:	2201      	movs	r2, #1
 800bd18:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  hrtc->State = HAL_RTC_STATE_BUSY;
 800bd1c:	687b      	ldr	r3, [r7, #4]
 800bd1e:	2202      	movs	r2, #2
 800bd20:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800bd24:	4b1f      	ldr	r3, [pc, #124]	; (800bda4 <HAL_RTC_DeactivateAlarm+0xa8>)
 800bd26:	22ca      	movs	r2, #202	; 0xca
 800bd28:	625a      	str	r2, [r3, #36]	; 0x24
 800bd2a:	4b1e      	ldr	r3, [pc, #120]	; (800bda4 <HAL_RTC_DeactivateAlarm+0xa8>)
 800bd2c:	2253      	movs	r2, #83	; 0x53
 800bd2e:	625a      	str	r2, [r3, #36]	; 0x24

  if (Alarm == RTC_ALARM_A)
 800bd30:	683b      	ldr	r3, [r7, #0]
 800bd32:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800bd36:	d112      	bne.n	800bd5e <HAL_RTC_DeactivateAlarm+0x62>
  {
    /* AlarmA, Clear SSCLR */
    CLEAR_BIT(RTC->ALRMASSR, RTC_ALRMASSR_SSCLR);
 800bd38:	4b1a      	ldr	r3, [pc, #104]	; (800bda4 <HAL_RTC_DeactivateAlarm+0xa8>)
 800bd3a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800bd3c:	4a19      	ldr	r2, [pc, #100]	; (800bda4 <HAL_RTC_DeactivateAlarm+0xa8>)
 800bd3e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800bd42:	6453      	str	r3, [r2, #68]	; 0x44

    /* AlarmA, In case of interrupt mode is used, the interrupt source must disabled */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRAE | RTC_CR_ALRAIE);
 800bd44:	4b17      	ldr	r3, [pc, #92]	; (800bda4 <HAL_RTC_DeactivateAlarm+0xa8>)
 800bd46:	699b      	ldr	r3, [r3, #24]
 800bd48:	4a16      	ldr	r2, [pc, #88]	; (800bda4 <HAL_RTC_DeactivateAlarm+0xa8>)
 800bd4a:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800bd4e:	6193      	str	r3, [r2, #24]

    /* Store in the handle the Alarm A disabled */
    CLEAR_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRAMF);
 800bd50:	687b      	ldr	r3, [r7, #4]
 800bd52:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bd54:	f023 0201 	bic.w	r2, r3, #1
 800bd58:	687b      	ldr	r3, [r7, #4]
 800bd5a:	631a      	str	r2, [r3, #48]	; 0x30
 800bd5c:	e011      	b.n	800bd82 <HAL_RTC_DeactivateAlarm+0x86>
  }
  else
  {
    /* AlarmB, Clear SSCLR */
    CLEAR_BIT(RTC->ALRMBSSR, RTC_ALRMBSSR_SSCLR);
 800bd5e:	4b11      	ldr	r3, [pc, #68]	; (800bda4 <HAL_RTC_DeactivateAlarm+0xa8>)
 800bd60:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800bd62:	4a10      	ldr	r2, [pc, #64]	; (800bda4 <HAL_RTC_DeactivateAlarm+0xa8>)
 800bd64:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800bd68:	64d3      	str	r3, [r2, #76]	; 0x4c

    /* AlarmB, In case of interrupt mode is used, the interrupt source must disabled */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRBE | RTC_CR_ALRBIE);
 800bd6a:	4b0e      	ldr	r3, [pc, #56]	; (800bda4 <HAL_RTC_DeactivateAlarm+0xa8>)
 800bd6c:	699b      	ldr	r3, [r3, #24]
 800bd6e:	4a0d      	ldr	r2, [pc, #52]	; (800bda4 <HAL_RTC_DeactivateAlarm+0xa8>)
 800bd70:	f423 5308 	bic.w	r3, r3, #8704	; 0x2200
 800bd74:	6193      	str	r3, [r2, #24]

    /* Store in the handle the Alarm B disabled */
    CLEAR_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRBMF);
 800bd76:	687b      	ldr	r3, [r7, #4]
 800bd78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bd7a:	f023 0202 	bic.w	r2, r3, #2
 800bd7e:	687b      	ldr	r3, [r7, #4]
 800bd80:	631a      	str	r2, [r3, #48]	; 0x30
  }
  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800bd82:	4b08      	ldr	r3, [pc, #32]	; (800bda4 <HAL_RTC_DeactivateAlarm+0xa8>)
 800bd84:	22ff      	movs	r2, #255	; 0xff
 800bd86:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 800bd88:	687b      	ldr	r3, [r7, #4]
 800bd8a:	2201      	movs	r2, #1
 800bd8c:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800bd90:	687b      	ldr	r3, [r7, #4]
 800bd92:	2200      	movs	r2, #0
 800bd94:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 800bd98:	2300      	movs	r3, #0
}
 800bd9a:	4618      	mov	r0, r3
 800bd9c:	370c      	adds	r7, #12
 800bd9e:	46bd      	mov	sp, r7
 800bda0:	bc80      	pop	{r7}
 800bda2:	4770      	bx	lr
 800bda4:	40002800 	.word	0x40002800

0800bda8 <HAL_RTC_AlarmIRQHandler>:
  * @brief  Handle Alarm interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef *hrtc)
{
 800bda8:	b580      	push	{r7, lr}
 800bdaa:	b084      	sub	sp, #16
 800bdac:	af00      	add	r7, sp, #0
 800bdae:	6078      	str	r0, [r7, #4]
  uint32_t tmp = READ_REG(RTC->MISR) & READ_REG(hrtc->IsEnabled.RtcFeatures);
 800bdb0:	4b11      	ldr	r3, [pc, #68]	; (800bdf8 <HAL_RTC_AlarmIRQHandler+0x50>)
 800bdb2:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800bdb4:	687b      	ldr	r3, [r7, #4]
 800bdb6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bdb8:	4013      	ands	r3, r2
 800bdba:	60fb      	str	r3, [r7, #12]

  if ((tmp & RTC_MISR_ALRAMF) != 0U)
 800bdbc:	68fb      	ldr	r3, [r7, #12]
 800bdbe:	f003 0301 	and.w	r3, r3, #1
 800bdc2:	2b00      	cmp	r3, #0
 800bdc4:	d005      	beq.n	800bdd2 <HAL_RTC_AlarmIRQHandler+0x2a>
  {
    /* Clear the AlarmA interrupt pending bit */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRAF);
 800bdc6:	4b0c      	ldr	r3, [pc, #48]	; (800bdf8 <HAL_RTC_AlarmIRQHandler+0x50>)
 800bdc8:	2201      	movs	r2, #1
 800bdca:	65da      	str	r2, [r3, #92]	; 0x5c

#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    /* Call Compare Match registered Callback */
    hrtc->AlarmAEventCallback(hrtc);
#else
    HAL_RTC_AlarmAEventCallback(hrtc);
 800bdcc:	6878      	ldr	r0, [r7, #4]
 800bdce:	f7f9 fe4b 	bl	8005a68 <HAL_RTC_AlarmAEventCallback>
#endif
  }

  if ((tmp & RTC_MISR_ALRBMF) != 0U)
 800bdd2:	68fb      	ldr	r3, [r7, #12]
 800bdd4:	f003 0302 	and.w	r3, r3, #2
 800bdd8:	2b00      	cmp	r3, #0
 800bdda:	d005      	beq.n	800bde8 <HAL_RTC_AlarmIRQHandler+0x40>
  {
    /* Clear the AlarmB interrupt pending bit */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRBF);
 800bddc:	4b06      	ldr	r3, [pc, #24]	; (800bdf8 <HAL_RTC_AlarmIRQHandler+0x50>)
 800bdde:	2202      	movs	r2, #2
 800bde0:	65da      	str	r2, [r3, #92]	; 0x5c

#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    /* Call Compare Match registered Callback */
    hrtc->AlarmBEventCallback(hrtc);
#else
    HAL_RTCEx_AlarmBEventCallback(hrtc);
 800bde2:	6878      	ldr	r0, [r7, #4]
 800bde4:	f000 f94a 	bl	800c07c <HAL_RTCEx_AlarmBEventCallback>
#endif
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 800bde8:	687b      	ldr	r3, [r7, #4]
 800bdea:	2201      	movs	r2, #1
 800bdec:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
}
 800bdf0:	bf00      	nop
 800bdf2:	3710      	adds	r7, #16
 800bdf4:	46bd      	mov	sp, r7
 800bdf6:	bd80      	pop	{r7, pc}
 800bdf8:	40002800 	.word	0x40002800

0800bdfc <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 800bdfc:	b580      	push	{r7, lr}
 800bdfe:	b084      	sub	sp, #16
 800be00:	af00      	add	r7, sp, #0
 800be02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  UNUSED(hrtc);
  /* Clear RSF flag */
  SET_BIT(RTC->ICSR, RTC_RSF_MASK);
 800be04:	4b0f      	ldr	r3, [pc, #60]	; (800be44 <HAL_RTC_WaitForSynchro+0x48>)
 800be06:	68db      	ldr	r3, [r3, #12]
 800be08:	4a0e      	ldr	r2, [pc, #56]	; (800be44 <HAL_RTC_WaitForSynchro+0x48>)
 800be0a:	f063 03a0 	orn	r3, r3, #160	; 0xa0
 800be0e:	60d3      	str	r3, [r2, #12]

  tickstart = HAL_GetTick();
 800be10:	f7f9 faac 	bl	800536c <HAL_GetTick>
 800be14:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while (READ_BIT(RTC->ICSR, RTC_ICSR_RSF) == 0U)
 800be16:	e009      	b.n	800be2c <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800be18:	f7f9 faa8 	bl	800536c <HAL_GetTick>
 800be1c:	4602      	mov	r2, r0
 800be1e:	68fb      	ldr	r3, [r7, #12]
 800be20:	1ad3      	subs	r3, r2, r3
 800be22:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800be26:	d901      	bls.n	800be2c <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 800be28:	2303      	movs	r3, #3
 800be2a:	e006      	b.n	800be3a <HAL_RTC_WaitForSynchro+0x3e>
  while (READ_BIT(RTC->ICSR, RTC_ICSR_RSF) == 0U)
 800be2c:	4b05      	ldr	r3, [pc, #20]	; (800be44 <HAL_RTC_WaitForSynchro+0x48>)
 800be2e:	68db      	ldr	r3, [r3, #12]
 800be30:	f003 0320 	and.w	r3, r3, #32
 800be34:	2b00      	cmp	r3, #0
 800be36:	d0ef      	beq.n	800be18 <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 800be38:	2300      	movs	r3, #0
}
 800be3a:	4618      	mov	r0, r3
 800be3c:	3710      	adds	r7, #16
 800be3e:	46bd      	mov	sp, r7
 800be40:	bd80      	pop	{r7, pc}
 800be42:	bf00      	nop
 800be44:	40002800 	.word	0x40002800

0800be48 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 800be48:	b580      	push	{r7, lr}
 800be4a:	b084      	sub	sp, #16
 800be4c:	af00      	add	r7, sp, #0
 800be4e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800be50:	2300      	movs	r3, #0
 800be52:	73fb      	strb	r3, [r7, #15]

  UNUSED(hrtc);
  /* Check if the Initialization mode is set */
  if (READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U)
 800be54:	4b15      	ldr	r3, [pc, #84]	; (800beac <RTC_EnterInitMode+0x64>)
 800be56:	68db      	ldr	r3, [r3, #12]
 800be58:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800be5c:	2b00      	cmp	r3, #0
 800be5e:	d120      	bne.n	800bea2 <RTC_EnterInitMode+0x5a>
  {
    /* Set the Initialization mode */
    SET_BIT(RTC->ICSR, RTC_ICSR_INIT);
 800be60:	4b12      	ldr	r3, [pc, #72]	; (800beac <RTC_EnterInitMode+0x64>)
 800be62:	68db      	ldr	r3, [r3, #12]
 800be64:	4a11      	ldr	r2, [pc, #68]	; (800beac <RTC_EnterInitMode+0x64>)
 800be66:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800be6a:	60d3      	str	r3, [r2, #12]

    tickstart = HAL_GetTick();
 800be6c:	f7f9 fa7e 	bl	800536c <HAL_GetTick>
 800be70:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800be72:	e00d      	b.n	800be90 <RTC_EnterInitMode+0x48>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 800be74:	f7f9 fa7a 	bl	800536c <HAL_GetTick>
 800be78:	4602      	mov	r2, r0
 800be7a:	68bb      	ldr	r3, [r7, #8]
 800be7c:	1ad3      	subs	r3, r2, r3
 800be7e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800be82:	d905      	bls.n	800be90 <RTC_EnterInitMode+0x48>
      {
        status = HAL_TIMEOUT;
 800be84:	2303      	movs	r3, #3
 800be86:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800be88:	687b      	ldr	r3, [r7, #4]
 800be8a:	2203      	movs	r2, #3
 800be8c:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
    while ((READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800be90:	4b06      	ldr	r3, [pc, #24]	; (800beac <RTC_EnterInitMode+0x64>)
 800be92:	68db      	ldr	r3, [r3, #12]
 800be94:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800be98:	2b00      	cmp	r3, #0
 800be9a:	d102      	bne.n	800bea2 <RTC_EnterInitMode+0x5a>
 800be9c:	7bfb      	ldrb	r3, [r7, #15]
 800be9e:	2b03      	cmp	r3, #3
 800bea0:	d1e8      	bne.n	800be74 <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return status;
 800bea2:	7bfb      	ldrb	r3, [r7, #15]
}
 800bea4:	4618      	mov	r0, r3
 800bea6:	3710      	adds	r7, #16
 800bea8:	46bd      	mov	sp, r7
 800beaa:	bd80      	pop	{r7, pc}
 800beac:	40002800 	.word	0x40002800

0800beb0 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 800beb0:	b580      	push	{r7, lr}
 800beb2:	b084      	sub	sp, #16
 800beb4:	af00      	add	r7, sp, #0
 800beb6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800beb8:	2300      	movs	r3, #0
 800beba:	73fb      	strb	r3, [r7, #15]

  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 800bebc:	4b1a      	ldr	r3, [pc, #104]	; (800bf28 <RTC_ExitInitMode+0x78>)
 800bebe:	68db      	ldr	r3, [r3, #12]
 800bec0:	4a19      	ldr	r2, [pc, #100]	; (800bf28 <RTC_ExitInitMode+0x78>)
 800bec2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800bec6:	60d3      	str	r3, [r2, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 800bec8:	4b17      	ldr	r3, [pc, #92]	; (800bf28 <RTC_ExitInitMode+0x78>)
 800beca:	699b      	ldr	r3, [r3, #24]
 800becc:	f003 0320 	and.w	r3, r3, #32
 800bed0:	2b00      	cmp	r3, #0
 800bed2:	d10c      	bne.n	800beee <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800bed4:	6878      	ldr	r0, [r7, #4]
 800bed6:	f7ff ff91 	bl	800bdfc <HAL_RTC_WaitForSynchro>
 800beda:	4603      	mov	r3, r0
 800bedc:	2b00      	cmp	r3, #0
 800bede:	d01e      	beq.n	800bf1e <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800bee0:	687b      	ldr	r3, [r7, #4]
 800bee2:	2203      	movs	r2, #3
 800bee4:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
      status = HAL_TIMEOUT;
 800bee8:	2303      	movs	r3, #3
 800beea:	73fb      	strb	r3, [r7, #15]
 800beec:	e017      	b.n	800bf1e <RTC_ExitInitMode+0x6e>
    }
  }
  else /* WA 2.9.6 Calendar initialization may fail in case of consecutive INIT mode entry. */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800beee:	4b0e      	ldr	r3, [pc, #56]	; (800bf28 <RTC_ExitInitMode+0x78>)
 800bef0:	699b      	ldr	r3, [r3, #24]
 800bef2:	4a0d      	ldr	r2, [pc, #52]	; (800bf28 <RTC_ExitInitMode+0x78>)
 800bef4:	f023 0320 	bic.w	r3, r3, #32
 800bef8:	6193      	str	r3, [r2, #24]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800befa:	6878      	ldr	r0, [r7, #4]
 800befc:	f7ff ff7e 	bl	800bdfc <HAL_RTC_WaitForSynchro>
 800bf00:	4603      	mov	r3, r0
 800bf02:	2b00      	cmp	r3, #0
 800bf04:	d005      	beq.n	800bf12 <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800bf06:	687b      	ldr	r3, [r7, #4]
 800bf08:	2203      	movs	r2, #3
 800bf0a:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
      status = HAL_TIMEOUT;
 800bf0e:	2303      	movs	r3, #3
 800bf10:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800bf12:	4b05      	ldr	r3, [pc, #20]	; (800bf28 <RTC_ExitInitMode+0x78>)
 800bf14:	699b      	ldr	r3, [r3, #24]
 800bf16:	4a04      	ldr	r2, [pc, #16]	; (800bf28 <RTC_ExitInitMode+0x78>)
 800bf18:	f043 0320 	orr.w	r3, r3, #32
 800bf1c:	6193      	str	r3, [r2, #24]
  }

  return status;
 800bf1e:	7bfb      	ldrb	r3, [r7, #15]
}
 800bf20:	4618      	mov	r0, r3
 800bf22:	3710      	adds	r7, #16
 800bf24:	46bd      	mov	sp, r7
 800bf26:	bd80      	pop	{r7, pc}
 800bf28:	40002800 	.word	0x40002800

0800bf2c <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 800bf2c:	b480      	push	{r7}
 800bf2e:	b085      	sub	sp, #20
 800bf30:	af00      	add	r7, sp, #0
 800bf32:	4603      	mov	r3, r0
 800bf34:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 800bf36:	2300      	movs	r3, #0
 800bf38:	60fb      	str	r3, [r7, #12]
  uint8_t tmp_Value = Value;
 800bf3a:	79fb      	ldrb	r3, [r7, #7]
 800bf3c:	72fb      	strb	r3, [r7, #11]

  while (tmp_Value >= 10U)
 800bf3e:	e005      	b.n	800bf4c <RTC_ByteToBcd2+0x20>
  {
    bcdhigh++;
 800bf40:	68fb      	ldr	r3, [r7, #12]
 800bf42:	3301      	adds	r3, #1
 800bf44:	60fb      	str	r3, [r7, #12]
    tmp_Value -= 10U;
 800bf46:	7afb      	ldrb	r3, [r7, #11]
 800bf48:	3b0a      	subs	r3, #10
 800bf4a:	72fb      	strb	r3, [r7, #11]
  while (tmp_Value >= 10U)
 800bf4c:	7afb      	ldrb	r3, [r7, #11]
 800bf4e:	2b09      	cmp	r3, #9
 800bf50:	d8f6      	bhi.n	800bf40 <RTC_ByteToBcd2+0x14>
  }

  return ((uint8_t)(bcdhigh << 4U) | tmp_Value);
 800bf52:	68fb      	ldr	r3, [r7, #12]
 800bf54:	b2db      	uxtb	r3, r3
 800bf56:	011b      	lsls	r3, r3, #4
 800bf58:	b2da      	uxtb	r2, r3
 800bf5a:	7afb      	ldrb	r3, [r7, #11]
 800bf5c:	4313      	orrs	r3, r2
 800bf5e:	b2db      	uxtb	r3, r3
}
 800bf60:	4618      	mov	r0, r3
 800bf62:	3714      	adds	r7, #20
 800bf64:	46bd      	mov	sp, r7
 800bf66:	bc80      	pop	{r7}
 800bf68:	4770      	bx	lr
	...

0800bf6c <HAL_RTCEx_EnableBypassShadow>:
  *         directly from the Calendar counter.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_EnableBypassShadow(RTC_HandleTypeDef *hrtc)
{
 800bf6c:	b480      	push	{r7}
 800bf6e:	b083      	sub	sp, #12
 800bf70:	af00      	add	r7, sp, #0
 800bf72:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(hrtc);
 800bf74:	687b      	ldr	r3, [r7, #4]
 800bf76:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800bf7a:	2b01      	cmp	r3, #1
 800bf7c:	d101      	bne.n	800bf82 <HAL_RTCEx_EnableBypassShadow+0x16>
 800bf7e:	2302      	movs	r3, #2
 800bf80:	e01f      	b.n	800bfc2 <HAL_RTCEx_EnableBypassShadow+0x56>
 800bf82:	687b      	ldr	r3, [r7, #4]
 800bf84:	2201      	movs	r2, #1
 800bf86:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  hrtc->State = HAL_RTC_STATE_BUSY;
 800bf8a:	687b      	ldr	r3, [r7, #4]
 800bf8c:	2202      	movs	r2, #2
 800bf8e:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800bf92:	4b0e      	ldr	r3, [pc, #56]	; (800bfcc <HAL_RTCEx_EnableBypassShadow+0x60>)
 800bf94:	22ca      	movs	r2, #202	; 0xca
 800bf96:	625a      	str	r2, [r3, #36]	; 0x24
 800bf98:	4b0c      	ldr	r3, [pc, #48]	; (800bfcc <HAL_RTCEx_EnableBypassShadow+0x60>)
 800bf9a:	2253      	movs	r2, #83	; 0x53
 800bf9c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the BYPSHAD bit */
  SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800bf9e:	4b0b      	ldr	r3, [pc, #44]	; (800bfcc <HAL_RTCEx_EnableBypassShadow+0x60>)
 800bfa0:	699b      	ldr	r3, [r3, #24]
 800bfa2:	4a0a      	ldr	r2, [pc, #40]	; (800bfcc <HAL_RTCEx_EnableBypassShadow+0x60>)
 800bfa4:	f043 0320 	orr.w	r3, r3, #32
 800bfa8:	6193      	str	r3, [r2, #24]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800bfaa:	4b08      	ldr	r3, [pc, #32]	; (800bfcc <HAL_RTCEx_EnableBypassShadow+0x60>)
 800bfac:	22ff      	movs	r2, #255	; 0xff
 800bfae:	625a      	str	r2, [r3, #36]	; 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 800bfb0:	687b      	ldr	r3, [r7, #4]
 800bfb2:	2201      	movs	r2, #1
 800bfb4:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800bfb8:	687b      	ldr	r3, [r7, #4]
 800bfba:	2200      	movs	r2, #0
 800bfbc:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 800bfc0:	2300      	movs	r3, #0
}
 800bfc2:	4618      	mov	r0, r3
 800bfc4:	370c      	adds	r7, #12
 800bfc6:	46bd      	mov	sp, r7
 800bfc8:	bc80      	pop	{r7}
 800bfca:	4770      	bx	lr
 800bfcc:	40002800 	.word	0x40002800

0800bfd0 <HAL_RTCEx_SetSSRU_IT>:
  * @brief  Set SSR Underflow detection with Interrupt.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetSSRU_IT(RTC_HandleTypeDef *hrtc)
{
 800bfd0:	b480      	push	{r7}
 800bfd2:	b083      	sub	sp, #12
 800bfd4:	af00      	add	r7, sp, #0
 800bfd6:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(hrtc);
 800bfd8:	687b      	ldr	r3, [r7, #4]
 800bfda:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800bfde:	2b01      	cmp	r3, #1
 800bfe0:	d101      	bne.n	800bfe6 <HAL_RTCEx_SetSSRU_IT+0x16>
 800bfe2:	2302      	movs	r3, #2
 800bfe4:	e027      	b.n	800c036 <HAL_RTCEx_SetSSRU_IT+0x66>
 800bfe6:	687b      	ldr	r3, [r7, #4]
 800bfe8:	2201      	movs	r2, #1
 800bfea:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  hrtc->State = HAL_RTC_STATE_BUSY;
 800bfee:	687b      	ldr	r3, [r7, #4]
 800bff0:	2202      	movs	r2, #2
 800bff2:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800bff6:	4b12      	ldr	r3, [pc, #72]	; (800c040 <HAL_RTCEx_SetSSRU_IT+0x70>)
 800bff8:	22ca      	movs	r2, #202	; 0xca
 800bffa:	625a      	str	r2, [r3, #36]	; 0x24
 800bffc:	4b10      	ldr	r3, [pc, #64]	; (800c040 <HAL_RTCEx_SetSSRU_IT+0x70>)
 800bffe:	2253      	movs	r2, #83	; 0x53
 800c000:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enable IT SSRU */
  __HAL_RTC_SSRU_ENABLE_IT(hrtc, RTC_IT_SSRU);
 800c002:	4b0f      	ldr	r3, [pc, #60]	; (800c040 <HAL_RTCEx_SetSSRU_IT+0x70>)
 800c004:	699b      	ldr	r3, [r3, #24]
 800c006:	4a0e      	ldr	r2, [pc, #56]	; (800c040 <HAL_RTCEx_SetSSRU_IT+0x70>)
 800c008:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c00c:	6193      	str	r3, [r2, #24]

  /* RTC SSRU Interrupt Configuration: EXTI configuration */
  __HAL_RTC_SSRU_EXTI_ENABLE_IT();
 800c00e:	4b0d      	ldr	r3, [pc, #52]	; (800c044 <HAL_RTCEx_SetSSRU_IT+0x74>)
 800c010:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800c014:	4a0b      	ldr	r2, [pc, #44]	; (800c044 <HAL_RTCEx_SetSSRU_IT+0x74>)
 800c016:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800c01a:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800c01e:	4b08      	ldr	r3, [pc, #32]	; (800c040 <HAL_RTCEx_SetSSRU_IT+0x70>)
 800c020:	22ff      	movs	r2, #255	; 0xff
 800c022:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 800c024:	687b      	ldr	r3, [r7, #4]
 800c026:	2201      	movs	r2, #1
 800c028:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800c02c:	687b      	ldr	r3, [r7, #4]
 800c02e:	2200      	movs	r2, #0
 800c030:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 800c034:	2300      	movs	r3, #0
}
 800c036:	4618      	mov	r0, r3
 800c038:	370c      	adds	r7, #12
 800c03a:	46bd      	mov	sp, r7
 800c03c:	bc80      	pop	{r7}
 800c03e:	4770      	bx	lr
 800c040:	40002800 	.word	0x40002800
 800c044:	58000800 	.word	0x58000800

0800c048 <HAL_RTCEx_SSRUIRQHandler>:
  * @brief  Handle SSR underflow interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTCEx_SSRUIRQHandler(RTC_HandleTypeDef *hrtc)
{
 800c048:	b580      	push	{r7, lr}
 800c04a:	b082      	sub	sp, #8
 800c04c:	af00      	add	r7, sp, #0
 800c04e:	6078      	str	r0, [r7, #4]
  if ((RTC->MISR & RTC_MISR_SSRUMF) != 0u)
 800c050:	4b09      	ldr	r3, [pc, #36]	; (800c078 <HAL_RTCEx_SSRUIRQHandler+0x30>)
 800c052:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c054:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c058:	2b00      	cmp	r3, #0
 800c05a:	d005      	beq.n	800c068 <HAL_RTCEx_SSRUIRQHandler+0x20>
  {
    /* Immediately clear flags */
    RTC->SCR = RTC_SCR_CSSRUF;
 800c05c:	4b06      	ldr	r3, [pc, #24]	; (800c078 <HAL_RTCEx_SSRUIRQHandler+0x30>)
 800c05e:	2240      	movs	r2, #64	; 0x40
 800c060:	65da      	str	r2, [r3, #92]	; 0x5c
    /* SSRU callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    /* Call SSRUEvent registered Callback */
    hrtc->SSRUEventCallback(hrtc);
#else
    HAL_RTCEx_SSRUEventCallback(hrtc);
 800c062:	6878      	ldr	r0, [r7, #4]
 800c064:	f7f9 fd0a 	bl	8005a7c <HAL_RTCEx_SSRUEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 800c068:	687b      	ldr	r3, [r7, #4]
 800c06a:	2201      	movs	r2, #1
 800c06c:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
}
 800c070:	bf00      	nop
 800c072:	3708      	adds	r7, #8
 800c074:	46bd      	mov	sp, r7
 800c076:	bd80      	pop	{r7, pc}
 800c078:	40002800 	.word	0x40002800

0800c07c <HAL_RTCEx_AlarmBEventCallback>:
  * @brief  Alarm B callback.
  * @param  hrtc RTC handle
  * @retval None
  */
__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)
{
 800c07c:	b480      	push	{r7}
 800c07e:	b083      	sub	sp, #12
 800c080:	af00      	add	r7, sp, #0
 800c082:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTCEx_AlarmBEventCallback could be implemented in the user file
   */
}
 800c084:	bf00      	nop
 800c086:	370c      	adds	r7, #12
 800c088:	46bd      	mov	sp, r7
 800c08a:	bc80      	pop	{r7}
 800c08c:	4770      	bx	lr
	...

0800c090 <HAL_RTCEx_BKUPWrite>:
  *          This parameter can be RTC_BKP_DRx where x can be from 0 to RTC_BACKUP_NB
  * @param  Data Data to be written in the specified Backup data register.
  * @retval None
  */
void HAL_RTCEx_BKUPWrite(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister, uint32_t Data)
{
 800c090:	b480      	push	{r7}
 800c092:	b087      	sub	sp, #28
 800c094:	af00      	add	r7, sp, #0
 800c096:	60f8      	str	r0, [r7, #12]
 800c098:	60b9      	str	r1, [r7, #8]
 800c09a:	607a      	str	r2, [r7, #4]

  UNUSED(hrtc);
  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) & (TAMP->BKP0R);
 800c09c:	4b07      	ldr	r3, [pc, #28]	; (800c0bc <HAL_RTCEx_BKUPWrite+0x2c>)
 800c09e:	617b      	str	r3, [r7, #20]
  tmp += (BackupRegister * 4U);
 800c0a0:	68bb      	ldr	r3, [r7, #8]
 800c0a2:	009b      	lsls	r3, r3, #2
 800c0a4:	697a      	ldr	r2, [r7, #20]
 800c0a6:	4413      	add	r3, r2
 800c0a8:	617b      	str	r3, [r7, #20]

  /* Write the specified register */
  *(__IO uint32_t *)tmp = (uint32_t)Data;
 800c0aa:	697b      	ldr	r3, [r7, #20]
 800c0ac:	687a      	ldr	r2, [r7, #4]
 800c0ae:	601a      	str	r2, [r3, #0]
}
 800c0b0:	bf00      	nop
 800c0b2:	371c      	adds	r7, #28
 800c0b4:	46bd      	mov	sp, r7
 800c0b6:	bc80      	pop	{r7}
 800c0b8:	4770      	bx	lr
 800c0ba:	bf00      	nop
 800c0bc:	4000b100 	.word	0x4000b100

0800c0c0 <HAL_RTCEx_BKUPRead>:
  * @param  BackupRegister RTC Backup data Register number.
  *          This parameter can be RTC_BKP_DRx where x can be from 0 to RTC_BACKUP_NB
  * @retval Read value
  */
uint32_t HAL_RTCEx_BKUPRead(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister)
{
 800c0c0:	b480      	push	{r7}
 800c0c2:	b085      	sub	sp, #20
 800c0c4:	af00      	add	r7, sp, #0
 800c0c6:	6078      	str	r0, [r7, #4]
 800c0c8:	6039      	str	r1, [r7, #0]

  UNUSED(hrtc);
  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) & (TAMP->BKP0R);
 800c0ca:	4b07      	ldr	r3, [pc, #28]	; (800c0e8 <HAL_RTCEx_BKUPRead+0x28>)
 800c0cc:	60fb      	str	r3, [r7, #12]
  tmp += (BackupRegister * 4U);
 800c0ce:	683b      	ldr	r3, [r7, #0]
 800c0d0:	009b      	lsls	r3, r3, #2
 800c0d2:	68fa      	ldr	r2, [r7, #12]
 800c0d4:	4413      	add	r3, r2
 800c0d6:	60fb      	str	r3, [r7, #12]

  /* Read the specified register */
  return (*(__IO uint32_t *)tmp);
 800c0d8:	68fb      	ldr	r3, [r7, #12]
 800c0da:	681b      	ldr	r3, [r3, #0]
}
 800c0dc:	4618      	mov	r0, r3
 800c0de:	3714      	adds	r7, #20
 800c0e0:	46bd      	mov	sp, r7
 800c0e2:	bc80      	pop	{r7}
 800c0e4:	4770      	bx	lr
 800c0e6:	bf00      	nop
 800c0e8:	4000b100 	.word	0x4000b100

0800c0ec <LL_PWR_SetRadioBusyTrigger>:
{
 800c0ec:	b480      	push	{r7}
 800c0ee:	b083      	sub	sp, #12
 800c0f0:	af00      	add	r7, sp, #0
 800c0f2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->CR3, PWR_CR3_EWRFBUSY, RadioBusyTrigger);
 800c0f4:	4b06      	ldr	r3, [pc, #24]	; (800c110 <LL_PWR_SetRadioBusyTrigger+0x24>)
 800c0f6:	689b      	ldr	r3, [r3, #8]
 800c0f8:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800c0fc:	4904      	ldr	r1, [pc, #16]	; (800c110 <LL_PWR_SetRadioBusyTrigger+0x24>)
 800c0fe:	687b      	ldr	r3, [r7, #4]
 800c100:	4313      	orrs	r3, r2
 800c102:	608b      	str	r3, [r1, #8]
}
 800c104:	bf00      	nop
 800c106:	370c      	adds	r7, #12
 800c108:	46bd      	mov	sp, r7
 800c10a:	bc80      	pop	{r7}
 800c10c:	4770      	bx	lr
 800c10e:	bf00      	nop
 800c110:	58000400 	.word	0x58000400

0800c114 <LL_PWR_UnselectSUBGHZSPI_NSS>:
{
 800c114:	b480      	push	{r7}
 800c116:	af00      	add	r7, sp, #0
  SET_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 800c118:	4b05      	ldr	r3, [pc, #20]	; (800c130 <LL_PWR_UnselectSUBGHZSPI_NSS+0x1c>)
 800c11a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c11e:	4a04      	ldr	r2, [pc, #16]	; (800c130 <LL_PWR_UnselectSUBGHZSPI_NSS+0x1c>)
 800c120:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800c124:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 800c128:	bf00      	nop
 800c12a:	46bd      	mov	sp, r7
 800c12c:	bc80      	pop	{r7}
 800c12e:	4770      	bx	lr
 800c130:	58000400 	.word	0x58000400

0800c134 <LL_PWR_SelectSUBGHZSPI_NSS>:
{
 800c134:	b480      	push	{r7}
 800c136:	af00      	add	r7, sp, #0
  CLEAR_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 800c138:	4b05      	ldr	r3, [pc, #20]	; (800c150 <LL_PWR_SelectSUBGHZSPI_NSS+0x1c>)
 800c13a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c13e:	4a04      	ldr	r2, [pc, #16]	; (800c150 <LL_PWR_SelectSUBGHZSPI_NSS+0x1c>)
 800c140:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800c144:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 800c148:	bf00      	nop
 800c14a:	46bd      	mov	sp, r7
 800c14c:	bc80      	pop	{r7}
 800c14e:	4770      	bx	lr
 800c150:	58000400 	.word	0x58000400

0800c154 <LL_PWR_ClearFlag_RFBUSY>:
{
 800c154:	b480      	push	{r7}
 800c156:	af00      	add	r7, sp, #0
  WRITE_REG(PWR->SCR, PWR_SCR_CWRFBUSYF);
 800c158:	4b03      	ldr	r3, [pc, #12]	; (800c168 <LL_PWR_ClearFlag_RFBUSY+0x14>)
 800c15a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800c15e:	619a      	str	r2, [r3, #24]
}
 800c160:	bf00      	nop
 800c162:	46bd      	mov	sp, r7
 800c164:	bc80      	pop	{r7}
 800c166:	4770      	bx	lr
 800c168:	58000400 	.word	0x58000400

0800c16c <LL_PWR_IsActiveFlag_RFBUSYS>:
{
 800c16c:	b480      	push	{r7}
 800c16e:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->SR2, PWR_SR2_RFBUSYS) == (PWR_SR2_RFBUSYS)) ? 1UL : 0UL);
 800c170:	4b06      	ldr	r3, [pc, #24]	; (800c18c <LL_PWR_IsActiveFlag_RFBUSYS+0x20>)
 800c172:	695b      	ldr	r3, [r3, #20]
 800c174:	f003 0302 	and.w	r3, r3, #2
 800c178:	2b02      	cmp	r3, #2
 800c17a:	d101      	bne.n	800c180 <LL_PWR_IsActiveFlag_RFBUSYS+0x14>
 800c17c:	2301      	movs	r3, #1
 800c17e:	e000      	b.n	800c182 <LL_PWR_IsActiveFlag_RFBUSYS+0x16>
 800c180:	2300      	movs	r3, #0
}
 800c182:	4618      	mov	r0, r3
 800c184:	46bd      	mov	sp, r7
 800c186:	bc80      	pop	{r7}
 800c188:	4770      	bx	lr
 800c18a:	bf00      	nop
 800c18c:	58000400 	.word	0x58000400

0800c190 <LL_PWR_IsActiveFlag_RFBUSYMS>:
{
 800c190:	b480      	push	{r7}
 800c192:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->SR2, PWR_SR2_RFBUSYMS) == (PWR_SR2_RFBUSYMS)) ? 1UL : 0UL);
 800c194:	4b06      	ldr	r3, [pc, #24]	; (800c1b0 <LL_PWR_IsActiveFlag_RFBUSYMS+0x20>)
 800c196:	695b      	ldr	r3, [r3, #20]
 800c198:	f003 0304 	and.w	r3, r3, #4
 800c19c:	2b04      	cmp	r3, #4
 800c19e:	d101      	bne.n	800c1a4 <LL_PWR_IsActiveFlag_RFBUSYMS+0x14>
 800c1a0:	2301      	movs	r3, #1
 800c1a2:	e000      	b.n	800c1a6 <LL_PWR_IsActiveFlag_RFBUSYMS+0x16>
 800c1a4:	2300      	movs	r3, #0
}
 800c1a6:	4618      	mov	r0, r3
 800c1a8:	46bd      	mov	sp, r7
 800c1aa:	bc80      	pop	{r7}
 800c1ac:	4770      	bx	lr
 800c1ae:	bf00      	nop
 800c1b0:	58000400 	.word	0x58000400

0800c1b4 <LL_RCC_RF_DisableReset>:
{
 800c1b4:	b480      	push	{r7}
 800c1b6:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_RFRST);
 800c1b8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800c1bc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800c1c0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800c1c4:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800c1c8:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 800c1cc:	bf00      	nop
 800c1ce:	46bd      	mov	sp, r7
 800c1d0:	bc80      	pop	{r7}
 800c1d2:	4770      	bx	lr

0800c1d4 <LL_RCC_IsRFUnderReset>:
{
 800c1d4:	b480      	push	{r7}
 800c1d6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_RFRSTF) == (RCC_CSR_RFRSTF)) ? 1UL : 0UL);
 800c1d8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800c1dc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800c1e0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800c1e4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800c1e8:	d101      	bne.n	800c1ee <LL_RCC_IsRFUnderReset+0x1a>
 800c1ea:	2301      	movs	r3, #1
 800c1ec:	e000      	b.n	800c1f0 <LL_RCC_IsRFUnderReset+0x1c>
 800c1ee:	2300      	movs	r3, #0
}
 800c1f0:	4618      	mov	r0, r3
 800c1f2:	46bd      	mov	sp, r7
 800c1f4:	bc80      	pop	{r7}
 800c1f6:	4770      	bx	lr

0800c1f8 <LL_EXTI_EnableIT_32_63>:
{
 800c1f8:	b480      	push	{r7}
 800c1fa:	b083      	sub	sp, #12
 800c1fc:	af00      	add	r7, sp, #0
 800c1fe:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 800c200:	4b06      	ldr	r3, [pc, #24]	; (800c21c <LL_EXTI_EnableIT_32_63+0x24>)
 800c202:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 800c206:	4905      	ldr	r1, [pc, #20]	; (800c21c <LL_EXTI_EnableIT_32_63+0x24>)
 800c208:	687b      	ldr	r3, [r7, #4]
 800c20a:	4313      	orrs	r3, r2
 800c20c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 800c210:	bf00      	nop
 800c212:	370c      	adds	r7, #12
 800c214:	46bd      	mov	sp, r7
 800c216:	bc80      	pop	{r7}
 800c218:	4770      	bx	lr
 800c21a:	bf00      	nop
 800c21c:	58000800 	.word	0x58000800

0800c220 <HAL_SUBGHZ_Init>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *         the handle information for SUBGHZ module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SUBGHZ_Init(SUBGHZ_HandleTypeDef *hsubghz)
{
 800c220:	b580      	push	{r7, lr}
 800c222:	b084      	sub	sp, #16
 800c224:	af00      	add	r7, sp, #0
 800c226:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  __IO uint32_t count;

  /* Check the hsubghz handle allocation */
  if (hsubghz == NULL)
 800c228:	687b      	ldr	r3, [r7, #4]
 800c22a:	2b00      	cmp	r3, #0
 800c22c:	d103      	bne.n	800c236 <HAL_SUBGHZ_Init+0x16>
  {
    status = HAL_ERROR;
 800c22e:	2301      	movs	r3, #1
 800c230:	73fb      	strb	r3, [r7, #15]
    return status;
 800c232:	7bfb      	ldrb	r3, [r7, #15]
 800c234:	e04b      	b.n	800c2ce <HAL_SUBGHZ_Init+0xae>
  }
  else
  {
    status = HAL_OK;
 800c236:	2300      	movs	r3, #0
 800c238:	73fb      	strb	r3, [r7, #15]
  }

  assert_param(IS_SUBGHZSPI_BAUDRATE_PRESCALER(hsubghz->Init.BaudratePrescaler));

  if (hsubghz->State == HAL_SUBGHZ_STATE_RESET)
 800c23a:	687b      	ldr	r3, [r7, #4]
 800c23c:	799b      	ldrb	r3, [r3, #6]
 800c23e:	b2db      	uxtb	r3, r3
 800c240:	2b00      	cmp	r3, #0
 800c242:	d105      	bne.n	800c250 <HAL_SUBGHZ_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    hsubghz->Lock = HAL_UNLOCKED;
 800c244:	687b      	ldr	r3, [r7, #4]
 800c246:	2200      	movs	r2, #0
 800c248:	715a      	strb	r2, [r3, #5]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hsubghz->MspInitCallback(hsubghz);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SUBGHZ_MspInit(hsubghz);
 800c24a:	6878      	ldr	r0, [r7, #4]
 800c24c:	f7f8 fe62 	bl	8004f14 <HAL_SUBGHZ_MspInit>
#endif /* USE_HAL_ SUBGHZ_REGISTER_CALLBACKS */
  }

  hsubghz->State = HAL_SUBGHZ_STATE_BUSY;
 800c250:	687b      	ldr	r3, [r7, #4]
 800c252:	2202      	movs	r2, #2
 800c254:	719a      	strb	r2, [r3, #6]

  /* De-asserts the reset signal of the Radio peripheral */
  LL_RCC_RF_DisableReset();
 800c256:	f7ff ffad 	bl	800c1b4 <LL_RCC_RF_DisableReset>

  /* Verify that Radio in reset status flag is set */
  count  = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 800c25a:	4b1f      	ldr	r3, [pc, #124]	; (800c2d8 <HAL_SUBGHZ_Init+0xb8>)
 800c25c:	681a      	ldr	r2, [r3, #0]
 800c25e:	4613      	mov	r3, r2
 800c260:	00db      	lsls	r3, r3, #3
 800c262:	1a9b      	subs	r3, r3, r2
 800c264:	009b      	lsls	r3, r3, #2
 800c266:	0cdb      	lsrs	r3, r3, #19
 800c268:	2264      	movs	r2, #100	; 0x64
 800c26a:	fb02 f303 	mul.w	r3, r2, r3
 800c26e:	60bb      	str	r3, [r7, #8]

  do
  {
    if (count == 0U)
 800c270:	68bb      	ldr	r3, [r7, #8]
 800c272:	2b00      	cmp	r3, #0
 800c274:	d105      	bne.n	800c282 <HAL_SUBGHZ_Init+0x62>
    {
      status  = HAL_ERROR;
 800c276:	2301      	movs	r3, #1
 800c278:	73fb      	strb	r3, [r7, #15]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 800c27a:	687b      	ldr	r3, [r7, #4]
 800c27c:	2201      	movs	r2, #1
 800c27e:	609a      	str	r2, [r3, #8]
      break;
 800c280:	e007      	b.n	800c292 <HAL_SUBGHZ_Init+0x72>
    }
    count--;
 800c282:	68bb      	ldr	r3, [r7, #8]
 800c284:	3b01      	subs	r3, #1
 800c286:	60bb      	str	r3, [r7, #8]
  } while (LL_RCC_IsRFUnderReset() != 0UL);
 800c288:	f7ff ffa4 	bl	800c1d4 <LL_RCC_IsRFUnderReset>
 800c28c:	4603      	mov	r3, r0
 800c28e:	2b00      	cmp	r3, #0
 800c290:	d1ee      	bne.n	800c270 <HAL_SUBGHZ_Init+0x50>

  /* Asserts the reset signal of the Radio peripheral */
  LL_PWR_UnselectSUBGHZSPI_NSS();
 800c292:	f7ff ff3f 	bl	800c114 <LL_PWR_UnselectSUBGHZSPI_NSS>

  /* Enable wakeup signal of the Radio peripheral */
  LL_C2_PWR_SetRadioBusyTrigger(LL_PWR_RADIO_BUSY_TRIGGER_WU_IT);
#else
  /* Enable EXTI 44 : Radio IRQ ITs for CPU1 */
  LL_EXTI_EnableIT_32_63(LL_EXTI_LINE_44);
 800c296:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 800c29a:	f7ff ffad 	bl	800c1f8 <LL_EXTI_EnableIT_32_63>

  /* Enable wakeup signal of the Radio peripheral */
  LL_PWR_SetRadioBusyTrigger(LL_PWR_RADIO_BUSY_TRIGGER_WU_IT);
 800c29e:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800c2a2:	f7ff ff23 	bl	800c0ec <LL_PWR_SetRadioBusyTrigger>
#endif /* CM0PLUS */

  /* Clear Pending Flag */
  LL_PWR_ClearFlag_RFBUSY();
 800c2a6:	f7ff ff55 	bl	800c154 <LL_PWR_ClearFlag_RFBUSY>

  if (status == HAL_OK)
 800c2aa:	7bfb      	ldrb	r3, [r7, #15]
 800c2ac:	2b00      	cmp	r3, #0
 800c2ae:	d10a      	bne.n	800c2c6 <HAL_SUBGHZ_Init+0xa6>
  {
    /* Initialize SUBGHZSPI Peripheral */
    SUBGHZSPI_Init(hsubghz->Init.BaudratePrescaler);
 800c2b0:	687b      	ldr	r3, [r7, #4]
 800c2b2:	681b      	ldr	r3, [r3, #0]
 800c2b4:	4618      	mov	r0, r3
 800c2b6:	f000 faad 	bl	800c814 <SUBGHZSPI_Init>

    hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_ENABLE;
 800c2ba:	687b      	ldr	r3, [r7, #4]
 800c2bc:	2201      	movs	r2, #1
 800c2be:	711a      	strb	r2, [r3, #4]
    hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_NONE;
 800c2c0:	687b      	ldr	r3, [r7, #4]
 800c2c2:	2200      	movs	r2, #0
 800c2c4:	609a      	str	r2, [r3, #8]
  }
  hsubghz->State     = HAL_SUBGHZ_STATE_READY;
 800c2c6:	687b      	ldr	r3, [r7, #4]
 800c2c8:	2201      	movs	r2, #1
 800c2ca:	719a      	strb	r2, [r3, #6]

  return status;
 800c2cc:	7bfb      	ldrb	r3, [r7, #15]
}
 800c2ce:	4618      	mov	r0, r3
 800c2d0:	3710      	adds	r7, #16
 800c2d2:	46bd      	mov	sp, r7
 800c2d4:	bd80      	pop	{r7, pc}
 800c2d6:	bf00      	nop
 800c2d8:	20000034 	.word	0x20000034

0800c2dc <HAL_SUBGHZ_WriteRegisters>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_WriteRegisters(SUBGHZ_HandleTypeDef *hsubghz,
                                            uint16_t Address,
                                            uint8_t *pBuffer,
                                            uint16_t Size)
{
 800c2dc:	b580      	push	{r7, lr}
 800c2de:	b086      	sub	sp, #24
 800c2e0:	af00      	add	r7, sp, #0
 800c2e2:	60f8      	str	r0, [r7, #12]
 800c2e4:	607a      	str	r2, [r7, #4]
 800c2e6:	461a      	mov	r2, r3
 800c2e8:	460b      	mov	r3, r1
 800c2ea:	817b      	strh	r3, [r7, #10]
 800c2ec:	4613      	mov	r3, r2
 800c2ee:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 800c2f0:	68fb      	ldr	r3, [r7, #12]
 800c2f2:	799b      	ldrb	r3, [r3, #6]
 800c2f4:	b2db      	uxtb	r3, r3
 800c2f6:	2b01      	cmp	r3, #1
 800c2f8:	d14a      	bne.n	800c390 <HAL_SUBGHZ_WriteRegisters+0xb4>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 800c2fa:	68fb      	ldr	r3, [r7, #12]
 800c2fc:	795b      	ldrb	r3, [r3, #5]
 800c2fe:	2b01      	cmp	r3, #1
 800c300:	d101      	bne.n	800c306 <HAL_SUBGHZ_WriteRegisters+0x2a>
 800c302:	2302      	movs	r3, #2
 800c304:	e045      	b.n	800c392 <HAL_SUBGHZ_WriteRegisters+0xb6>
 800c306:	68fb      	ldr	r3, [r7, #12]
 800c308:	2201      	movs	r2, #1
 800c30a:	715a      	strb	r2, [r3, #5]

    hsubghz->State = HAL_SUBGHZ_STATE_BUSY;
 800c30c:	68fb      	ldr	r3, [r7, #12]
 800c30e:	2202      	movs	r2, #2
 800c310:	719a      	strb	r2, [r3, #6]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 800c312:	68f8      	ldr	r0, [r7, #12]
 800c314:	f000 fb4c 	bl	800c9b0 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 800c318:	f7ff ff0c 	bl	800c134 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_WRITE_REGISTER);
 800c31c:	210d      	movs	r1, #13
 800c31e:	68f8      	ldr	r0, [r7, #12]
 800c320:	f000 fa98 	bl	800c854 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)((Address & 0xFF00U) >> 8U));
 800c324:	897b      	ldrh	r3, [r7, #10]
 800c326:	0a1b      	lsrs	r3, r3, #8
 800c328:	b29b      	uxth	r3, r3
 800c32a:	b2db      	uxtb	r3, r3
 800c32c:	4619      	mov	r1, r3
 800c32e:	68f8      	ldr	r0, [r7, #12]
 800c330:	f000 fa90 	bl	800c854 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)(Address & 0x00FFU));
 800c334:	897b      	ldrh	r3, [r7, #10]
 800c336:	b2db      	uxtb	r3, r3
 800c338:	4619      	mov	r1, r3
 800c33a:	68f8      	ldr	r0, [r7, #12]
 800c33c:	f000 fa8a 	bl	800c854 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 800c340:	2300      	movs	r3, #0
 800c342:	82bb      	strh	r3, [r7, #20]
 800c344:	e00a      	b.n	800c35c <HAL_SUBGHZ_WriteRegisters+0x80>
    {
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 800c346:	8abb      	ldrh	r3, [r7, #20]
 800c348:	687a      	ldr	r2, [r7, #4]
 800c34a:	4413      	add	r3, r2
 800c34c:	781b      	ldrb	r3, [r3, #0]
 800c34e:	4619      	mov	r1, r3
 800c350:	68f8      	ldr	r0, [r7, #12]
 800c352:	f000 fa7f 	bl	800c854 <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 800c356:	8abb      	ldrh	r3, [r7, #20]
 800c358:	3301      	adds	r3, #1
 800c35a:	82bb      	strh	r3, [r7, #20]
 800c35c:	8aba      	ldrh	r2, [r7, #20]
 800c35e:	893b      	ldrh	r3, [r7, #8]
 800c360:	429a      	cmp	r2, r3
 800c362:	d3f0      	bcc.n	800c346 <HAL_SUBGHZ_WriteRegisters+0x6a>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 800c364:	f7ff fed6 	bl	800c114 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 800c368:	68f8      	ldr	r0, [r7, #12]
 800c36a:	f000 fb39 	bl	800c9e0 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 800c36e:	68fb      	ldr	r3, [r7, #12]
 800c370:	689b      	ldr	r3, [r3, #8]
 800c372:	2b00      	cmp	r3, #0
 800c374:	d002      	beq.n	800c37c <HAL_SUBGHZ_WriteRegisters+0xa0>
    {
      status = HAL_ERROR;
 800c376:	2301      	movs	r3, #1
 800c378:	75fb      	strb	r3, [r7, #23]
 800c37a:	e001      	b.n	800c380 <HAL_SUBGHZ_WriteRegisters+0xa4>
    }
    else
    {
      status = HAL_OK;
 800c37c:	2300      	movs	r3, #0
 800c37e:	75fb      	strb	r3, [r7, #23]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 800c380:	68fb      	ldr	r3, [r7, #12]
 800c382:	2201      	movs	r2, #1
 800c384:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 800c386:	68fb      	ldr	r3, [r7, #12]
 800c388:	2200      	movs	r2, #0
 800c38a:	715a      	strb	r2, [r3, #5]

    return status;
 800c38c:	7dfb      	ldrb	r3, [r7, #23]
 800c38e:	e000      	b.n	800c392 <HAL_SUBGHZ_WriteRegisters+0xb6>
  }
  else
  {
    return HAL_BUSY;
 800c390:	2302      	movs	r3, #2
  }
}
 800c392:	4618      	mov	r0, r3
 800c394:	3718      	adds	r7, #24
 800c396:	46bd      	mov	sp, r7
 800c398:	bd80      	pop	{r7, pc}

0800c39a <HAL_SUBGHZ_ReadRegisters>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ReadRegisters(SUBGHZ_HandleTypeDef *hsubghz,
                                           uint16_t Address,
                                           uint8_t *pBuffer,
                                           uint16_t Size)
{
 800c39a:	b580      	push	{r7, lr}
 800c39c:	b088      	sub	sp, #32
 800c39e:	af00      	add	r7, sp, #0
 800c3a0:	60f8      	str	r0, [r7, #12]
 800c3a2:	607a      	str	r2, [r7, #4]
 800c3a4:	461a      	mov	r2, r3
 800c3a6:	460b      	mov	r3, r1
 800c3a8:	817b      	strh	r3, [r7, #10]
 800c3aa:	4613      	mov	r3, r2
 800c3ac:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;
  uint8_t *pData = pBuffer;
 800c3ae:	687b      	ldr	r3, [r7, #4]
 800c3b0:	61bb      	str	r3, [r7, #24]

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 800c3b2:	68fb      	ldr	r3, [r7, #12]
 800c3b4:	799b      	ldrb	r3, [r3, #6]
 800c3b6:	b2db      	uxtb	r3, r3
 800c3b8:	2b01      	cmp	r3, #1
 800c3ba:	d14a      	bne.n	800c452 <HAL_SUBGHZ_ReadRegisters+0xb8>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 800c3bc:	68fb      	ldr	r3, [r7, #12]
 800c3be:	795b      	ldrb	r3, [r3, #5]
 800c3c0:	2b01      	cmp	r3, #1
 800c3c2:	d101      	bne.n	800c3c8 <HAL_SUBGHZ_ReadRegisters+0x2e>
 800c3c4:	2302      	movs	r3, #2
 800c3c6:	e045      	b.n	800c454 <HAL_SUBGHZ_ReadRegisters+0xba>
 800c3c8:	68fb      	ldr	r3, [r7, #12]
 800c3ca:	2201      	movs	r2, #1
 800c3cc:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 800c3ce:	68f8      	ldr	r0, [r7, #12]
 800c3d0:	f000 faee 	bl	800c9b0 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 800c3d4:	f7ff feae 	bl	800c134 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_READ_REGISTER);
 800c3d8:	211d      	movs	r1, #29
 800c3da:	68f8      	ldr	r0, [r7, #12]
 800c3dc:	f000 fa3a 	bl	800c854 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)((Address & 0xFF00U) >> 8U));
 800c3e0:	897b      	ldrh	r3, [r7, #10]
 800c3e2:	0a1b      	lsrs	r3, r3, #8
 800c3e4:	b29b      	uxth	r3, r3
 800c3e6:	b2db      	uxtb	r3, r3
 800c3e8:	4619      	mov	r1, r3
 800c3ea:	68f8      	ldr	r0, [r7, #12]
 800c3ec:	f000 fa32 	bl	800c854 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)(Address & 0x00FFU));
 800c3f0:	897b      	ldrh	r3, [r7, #10]
 800c3f2:	b2db      	uxtb	r3, r3
 800c3f4:	4619      	mov	r1, r3
 800c3f6:	68f8      	ldr	r0, [r7, #12]
 800c3f8:	f000 fa2c 	bl	800c854 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, 0U);
 800c3fc:	2100      	movs	r1, #0
 800c3fe:	68f8      	ldr	r0, [r7, #12]
 800c400:	f000 fa28 	bl	800c854 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 800c404:	2300      	movs	r3, #0
 800c406:	82fb      	strh	r3, [r7, #22]
 800c408:	e009      	b.n	800c41e <HAL_SUBGHZ_ReadRegisters+0x84>
    {
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 800c40a:	69b9      	ldr	r1, [r7, #24]
 800c40c:	68f8      	ldr	r0, [r7, #12]
 800c40e:	f000 fa77 	bl	800c900 <SUBGHZSPI_Receive>
      pData++;
 800c412:	69bb      	ldr	r3, [r7, #24]
 800c414:	3301      	adds	r3, #1
 800c416:	61bb      	str	r3, [r7, #24]
    for (uint16_t i = 0U; i < Size; i++)
 800c418:	8afb      	ldrh	r3, [r7, #22]
 800c41a:	3301      	adds	r3, #1
 800c41c:	82fb      	strh	r3, [r7, #22]
 800c41e:	8afa      	ldrh	r2, [r7, #22]
 800c420:	893b      	ldrh	r3, [r7, #8]
 800c422:	429a      	cmp	r2, r3
 800c424:	d3f1      	bcc.n	800c40a <HAL_SUBGHZ_ReadRegisters+0x70>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 800c426:	f7ff fe75 	bl	800c114 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 800c42a:	68f8      	ldr	r0, [r7, #12]
 800c42c:	f000 fad8 	bl	800c9e0 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 800c430:	68fb      	ldr	r3, [r7, #12]
 800c432:	689b      	ldr	r3, [r3, #8]
 800c434:	2b00      	cmp	r3, #0
 800c436:	d002      	beq.n	800c43e <HAL_SUBGHZ_ReadRegisters+0xa4>
    {
      status = HAL_ERROR;
 800c438:	2301      	movs	r3, #1
 800c43a:	77fb      	strb	r3, [r7, #31]
 800c43c:	e001      	b.n	800c442 <HAL_SUBGHZ_ReadRegisters+0xa8>
    }
    else
    {
      status = HAL_OK;
 800c43e:	2300      	movs	r3, #0
 800c440:	77fb      	strb	r3, [r7, #31]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 800c442:	68fb      	ldr	r3, [r7, #12]
 800c444:	2201      	movs	r2, #1
 800c446:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 800c448:	68fb      	ldr	r3, [r7, #12]
 800c44a:	2200      	movs	r2, #0
 800c44c:	715a      	strb	r2, [r3, #5]

    return status;
 800c44e:	7ffb      	ldrb	r3, [r7, #31]
 800c450:	e000      	b.n	800c454 <HAL_SUBGHZ_ReadRegisters+0xba>
  }
  else
  {
    return HAL_BUSY;
 800c452:	2302      	movs	r3, #2
  }
}
 800c454:	4618      	mov	r0, r3
 800c456:	3720      	adds	r7, #32
 800c458:	46bd      	mov	sp, r7
 800c45a:	bd80      	pop	{r7, pc}

0800c45c <HAL_SUBGHZ_ExecSetCmd>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ExecSetCmd(SUBGHZ_HandleTypeDef *hsubghz,
                                        SUBGHZ_RadioSetCmd_t Command,
                                        uint8_t *pBuffer,
                                        uint16_t Size)
{
 800c45c:	b580      	push	{r7, lr}
 800c45e:	b086      	sub	sp, #24
 800c460:	af00      	add	r7, sp, #0
 800c462:	60f8      	str	r0, [r7, #12]
 800c464:	607a      	str	r2, [r7, #4]
 800c466:	461a      	mov	r2, r3
 800c468:	460b      	mov	r3, r1
 800c46a:	72fb      	strb	r3, [r7, #11]
 800c46c:	4613      	mov	r3, r2
 800c46e:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;

  /* LORA Modulation not available on STM32WLx4xx devices */
  assert_param(IS_SUBGHZ_MODULATION_SUPPORTED(Command, pBuffer[0]));

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 800c470:	68fb      	ldr	r3, [r7, #12]
 800c472:	799b      	ldrb	r3, [r3, #6]
 800c474:	b2db      	uxtb	r3, r3
 800c476:	2b01      	cmp	r3, #1
 800c478:	d14a      	bne.n	800c510 <HAL_SUBGHZ_ExecSetCmd+0xb4>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 800c47a:	68fb      	ldr	r3, [r7, #12]
 800c47c:	795b      	ldrb	r3, [r3, #5]
 800c47e:	2b01      	cmp	r3, #1
 800c480:	d101      	bne.n	800c486 <HAL_SUBGHZ_ExecSetCmd+0x2a>
 800c482:	2302      	movs	r3, #2
 800c484:	e045      	b.n	800c512 <HAL_SUBGHZ_ExecSetCmd+0xb6>
 800c486:	68fb      	ldr	r3, [r7, #12]
 800c488:	2201      	movs	r2, #1
 800c48a:	715a      	strb	r2, [r3, #5]

    /* Need to wakeup Radio if already in Sleep at startup */
    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 800c48c:	68f8      	ldr	r0, [r7, #12]
 800c48e:	f000 fa8f 	bl	800c9b0 <SUBGHZ_CheckDeviceReady>

    if ((Command == RADIO_SET_SLEEP) || (Command == RADIO_SET_RXDUTYCYCLE))
 800c492:	7afb      	ldrb	r3, [r7, #11]
 800c494:	2b84      	cmp	r3, #132	; 0x84
 800c496:	d002      	beq.n	800c49e <HAL_SUBGHZ_ExecSetCmd+0x42>
 800c498:	7afb      	ldrb	r3, [r7, #11]
 800c49a:	2b94      	cmp	r3, #148	; 0x94
 800c49c:	d103      	bne.n	800c4a6 <HAL_SUBGHZ_ExecSetCmd+0x4a>
    {
      hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_ENABLE;
 800c49e:	68fb      	ldr	r3, [r7, #12]
 800c4a0:	2201      	movs	r2, #1
 800c4a2:	711a      	strb	r2, [r3, #4]
 800c4a4:	e002      	b.n	800c4ac <HAL_SUBGHZ_ExecSetCmd+0x50>
    }
    else
    {
      hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_DISABLE;
 800c4a6:	68fb      	ldr	r3, [r7, #12]
 800c4a8:	2200      	movs	r2, #0
 800c4aa:	711a      	strb	r2, [r3, #4]
    }

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 800c4ac:	f7ff fe42 	bl	800c134 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)Command);
 800c4b0:	7afb      	ldrb	r3, [r7, #11]
 800c4b2:	4619      	mov	r1, r3
 800c4b4:	68f8      	ldr	r0, [r7, #12]
 800c4b6:	f000 f9cd 	bl	800c854 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 800c4ba:	2300      	movs	r3, #0
 800c4bc:	82bb      	strh	r3, [r7, #20]
 800c4be:	e00a      	b.n	800c4d6 <HAL_SUBGHZ_ExecSetCmd+0x7a>
    {
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 800c4c0:	8abb      	ldrh	r3, [r7, #20]
 800c4c2:	687a      	ldr	r2, [r7, #4]
 800c4c4:	4413      	add	r3, r2
 800c4c6:	781b      	ldrb	r3, [r3, #0]
 800c4c8:	4619      	mov	r1, r3
 800c4ca:	68f8      	ldr	r0, [r7, #12]
 800c4cc:	f000 f9c2 	bl	800c854 <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 800c4d0:	8abb      	ldrh	r3, [r7, #20]
 800c4d2:	3301      	adds	r3, #1
 800c4d4:	82bb      	strh	r3, [r7, #20]
 800c4d6:	8aba      	ldrh	r2, [r7, #20]
 800c4d8:	893b      	ldrh	r3, [r7, #8]
 800c4da:	429a      	cmp	r2, r3
 800c4dc:	d3f0      	bcc.n	800c4c0 <HAL_SUBGHZ_ExecSetCmd+0x64>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 800c4de:	f7ff fe19 	bl	800c114 <LL_PWR_UnselectSUBGHZSPI_NSS>

    if (Command != RADIO_SET_SLEEP)
 800c4e2:	7afb      	ldrb	r3, [r7, #11]
 800c4e4:	2b84      	cmp	r3, #132	; 0x84
 800c4e6:	d002      	beq.n	800c4ee <HAL_SUBGHZ_ExecSetCmd+0x92>
    {
      (void)SUBGHZ_WaitOnBusy(hsubghz);
 800c4e8:	68f8      	ldr	r0, [r7, #12]
 800c4ea:	f000 fa79 	bl	800c9e0 <SUBGHZ_WaitOnBusy>
    }

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 800c4ee:	68fb      	ldr	r3, [r7, #12]
 800c4f0:	689b      	ldr	r3, [r3, #8]
 800c4f2:	2b00      	cmp	r3, #0
 800c4f4:	d002      	beq.n	800c4fc <HAL_SUBGHZ_ExecSetCmd+0xa0>
    {
      status = HAL_ERROR;
 800c4f6:	2301      	movs	r3, #1
 800c4f8:	75fb      	strb	r3, [r7, #23]
 800c4fa:	e001      	b.n	800c500 <HAL_SUBGHZ_ExecSetCmd+0xa4>
    }
    else
    {
      status = HAL_OK;
 800c4fc:	2300      	movs	r3, #0
 800c4fe:	75fb      	strb	r3, [r7, #23]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 800c500:	68fb      	ldr	r3, [r7, #12]
 800c502:	2201      	movs	r2, #1
 800c504:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 800c506:	68fb      	ldr	r3, [r7, #12]
 800c508:	2200      	movs	r2, #0
 800c50a:	715a      	strb	r2, [r3, #5]

    return status;
 800c50c:	7dfb      	ldrb	r3, [r7, #23]
 800c50e:	e000      	b.n	800c512 <HAL_SUBGHZ_ExecSetCmd+0xb6>
  }
  else
  {
    return HAL_BUSY;
 800c510:	2302      	movs	r3, #2
  }
}
 800c512:	4618      	mov	r0, r3
 800c514:	3718      	adds	r7, #24
 800c516:	46bd      	mov	sp, r7
 800c518:	bd80      	pop	{r7, pc}

0800c51a <HAL_SUBGHZ_ExecGetCmd>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ExecGetCmd(SUBGHZ_HandleTypeDef *hsubghz,
                                        SUBGHZ_RadioGetCmd_t Command,
                                        uint8_t *pBuffer,
                                        uint16_t Size)
{
 800c51a:	b580      	push	{r7, lr}
 800c51c:	b088      	sub	sp, #32
 800c51e:	af00      	add	r7, sp, #0
 800c520:	60f8      	str	r0, [r7, #12]
 800c522:	607a      	str	r2, [r7, #4]
 800c524:	461a      	mov	r2, r3
 800c526:	460b      	mov	r3, r1
 800c528:	72fb      	strb	r3, [r7, #11]
 800c52a:	4613      	mov	r3, r2
 800c52c:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;
  uint8_t *pData = pBuffer;
 800c52e:	687b      	ldr	r3, [r7, #4]
 800c530:	61bb      	str	r3, [r7, #24]

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 800c532:	68fb      	ldr	r3, [r7, #12]
 800c534:	799b      	ldrb	r3, [r3, #6]
 800c536:	b2db      	uxtb	r3, r3
 800c538:	2b01      	cmp	r3, #1
 800c53a:	d13d      	bne.n	800c5b8 <HAL_SUBGHZ_ExecGetCmd+0x9e>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 800c53c:	68fb      	ldr	r3, [r7, #12]
 800c53e:	795b      	ldrb	r3, [r3, #5]
 800c540:	2b01      	cmp	r3, #1
 800c542:	d101      	bne.n	800c548 <HAL_SUBGHZ_ExecGetCmd+0x2e>
 800c544:	2302      	movs	r3, #2
 800c546:	e038      	b.n	800c5ba <HAL_SUBGHZ_ExecGetCmd+0xa0>
 800c548:	68fb      	ldr	r3, [r7, #12]
 800c54a:	2201      	movs	r2, #1
 800c54c:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 800c54e:	68f8      	ldr	r0, [r7, #12]
 800c550:	f000 fa2e 	bl	800c9b0 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 800c554:	f7ff fdee 	bl	800c134 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)Command);
 800c558:	7afb      	ldrb	r3, [r7, #11]
 800c55a:	4619      	mov	r1, r3
 800c55c:	68f8      	ldr	r0, [r7, #12]
 800c55e:	f000 f979 	bl	800c854 <SUBGHZSPI_Transmit>

    /* Use to flush the Status (First byte) receive from SUBGHZ as not use */
    (void)SUBGHZSPI_Transmit(hsubghz, 0x00U);
 800c562:	2100      	movs	r1, #0
 800c564:	68f8      	ldr	r0, [r7, #12]
 800c566:	f000 f975 	bl	800c854 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 800c56a:	2300      	movs	r3, #0
 800c56c:	82fb      	strh	r3, [r7, #22]
 800c56e:	e009      	b.n	800c584 <HAL_SUBGHZ_ExecGetCmd+0x6a>
    {
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 800c570:	69b9      	ldr	r1, [r7, #24]
 800c572:	68f8      	ldr	r0, [r7, #12]
 800c574:	f000 f9c4 	bl	800c900 <SUBGHZSPI_Receive>
      pData++;
 800c578:	69bb      	ldr	r3, [r7, #24]
 800c57a:	3301      	adds	r3, #1
 800c57c:	61bb      	str	r3, [r7, #24]
    for (uint16_t i = 0U; i < Size; i++)
 800c57e:	8afb      	ldrh	r3, [r7, #22]
 800c580:	3301      	adds	r3, #1
 800c582:	82fb      	strh	r3, [r7, #22]
 800c584:	8afa      	ldrh	r2, [r7, #22]
 800c586:	893b      	ldrh	r3, [r7, #8]
 800c588:	429a      	cmp	r2, r3
 800c58a:	d3f1      	bcc.n	800c570 <HAL_SUBGHZ_ExecGetCmd+0x56>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 800c58c:	f7ff fdc2 	bl	800c114 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 800c590:	68f8      	ldr	r0, [r7, #12]
 800c592:	f000 fa25 	bl	800c9e0 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 800c596:	68fb      	ldr	r3, [r7, #12]
 800c598:	689b      	ldr	r3, [r3, #8]
 800c59a:	2b00      	cmp	r3, #0
 800c59c:	d002      	beq.n	800c5a4 <HAL_SUBGHZ_ExecGetCmd+0x8a>
    {
      status = HAL_ERROR;
 800c59e:	2301      	movs	r3, #1
 800c5a0:	77fb      	strb	r3, [r7, #31]
 800c5a2:	e001      	b.n	800c5a8 <HAL_SUBGHZ_ExecGetCmd+0x8e>
    }
    else
    {
      status = HAL_OK;
 800c5a4:	2300      	movs	r3, #0
 800c5a6:	77fb      	strb	r3, [r7, #31]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 800c5a8:	68fb      	ldr	r3, [r7, #12]
 800c5aa:	2201      	movs	r2, #1
 800c5ac:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 800c5ae:	68fb      	ldr	r3, [r7, #12]
 800c5b0:	2200      	movs	r2, #0
 800c5b2:	715a      	strb	r2, [r3, #5]

    return status;
 800c5b4:	7ffb      	ldrb	r3, [r7, #31]
 800c5b6:	e000      	b.n	800c5ba <HAL_SUBGHZ_ExecGetCmd+0xa0>
  }
  else
  {
    return HAL_BUSY;
 800c5b8:	2302      	movs	r3, #2
  }
}
 800c5ba:	4618      	mov	r0, r3
 800c5bc:	3720      	adds	r7, #32
 800c5be:	46bd      	mov	sp, r7
 800c5c0:	bd80      	pop	{r7, pc}

0800c5c2 <HAL_SUBGHZ_WriteBuffer>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_WriteBuffer(SUBGHZ_HandleTypeDef *hsubghz,
                                         uint8_t Offset,
                                         uint8_t *pBuffer,
                                         uint16_t Size)
{
 800c5c2:	b580      	push	{r7, lr}
 800c5c4:	b086      	sub	sp, #24
 800c5c6:	af00      	add	r7, sp, #0
 800c5c8:	60f8      	str	r0, [r7, #12]
 800c5ca:	607a      	str	r2, [r7, #4]
 800c5cc:	461a      	mov	r2, r3
 800c5ce:	460b      	mov	r3, r1
 800c5d0:	72fb      	strb	r3, [r7, #11]
 800c5d2:	4613      	mov	r3, r2
 800c5d4:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 800c5d6:	68fb      	ldr	r3, [r7, #12]
 800c5d8:	799b      	ldrb	r3, [r3, #6]
 800c5da:	b2db      	uxtb	r3, r3
 800c5dc:	2b01      	cmp	r3, #1
 800c5de:	d13e      	bne.n	800c65e <HAL_SUBGHZ_WriteBuffer+0x9c>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 800c5e0:	68fb      	ldr	r3, [r7, #12]
 800c5e2:	795b      	ldrb	r3, [r3, #5]
 800c5e4:	2b01      	cmp	r3, #1
 800c5e6:	d101      	bne.n	800c5ec <HAL_SUBGHZ_WriteBuffer+0x2a>
 800c5e8:	2302      	movs	r3, #2
 800c5ea:	e039      	b.n	800c660 <HAL_SUBGHZ_WriteBuffer+0x9e>
 800c5ec:	68fb      	ldr	r3, [r7, #12]
 800c5ee:	2201      	movs	r2, #1
 800c5f0:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 800c5f2:	68f8      	ldr	r0, [r7, #12]
 800c5f4:	f000 f9dc 	bl	800c9b0 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 800c5f8:	f7ff fd9c 	bl	800c134 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_WRITE_BUFFER);
 800c5fc:	210e      	movs	r1, #14
 800c5fe:	68f8      	ldr	r0, [r7, #12]
 800c600:	f000 f928 	bl	800c854 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, Offset);
 800c604:	7afb      	ldrb	r3, [r7, #11]
 800c606:	4619      	mov	r1, r3
 800c608:	68f8      	ldr	r0, [r7, #12]
 800c60a:	f000 f923 	bl	800c854 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 800c60e:	2300      	movs	r3, #0
 800c610:	82bb      	strh	r3, [r7, #20]
 800c612:	e00a      	b.n	800c62a <HAL_SUBGHZ_WriteBuffer+0x68>
    {
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 800c614:	8abb      	ldrh	r3, [r7, #20]
 800c616:	687a      	ldr	r2, [r7, #4]
 800c618:	4413      	add	r3, r2
 800c61a:	781b      	ldrb	r3, [r3, #0]
 800c61c:	4619      	mov	r1, r3
 800c61e:	68f8      	ldr	r0, [r7, #12]
 800c620:	f000 f918 	bl	800c854 <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 800c624:	8abb      	ldrh	r3, [r7, #20]
 800c626:	3301      	adds	r3, #1
 800c628:	82bb      	strh	r3, [r7, #20]
 800c62a:	8aba      	ldrh	r2, [r7, #20]
 800c62c:	893b      	ldrh	r3, [r7, #8]
 800c62e:	429a      	cmp	r2, r3
 800c630:	d3f0      	bcc.n	800c614 <HAL_SUBGHZ_WriteBuffer+0x52>
    }
    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 800c632:	f7ff fd6f 	bl	800c114 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 800c636:	68f8      	ldr	r0, [r7, #12]
 800c638:	f000 f9d2 	bl	800c9e0 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 800c63c:	68fb      	ldr	r3, [r7, #12]
 800c63e:	689b      	ldr	r3, [r3, #8]
 800c640:	2b00      	cmp	r3, #0
 800c642:	d002      	beq.n	800c64a <HAL_SUBGHZ_WriteBuffer+0x88>
    {
      status = HAL_ERROR;
 800c644:	2301      	movs	r3, #1
 800c646:	75fb      	strb	r3, [r7, #23]
 800c648:	e001      	b.n	800c64e <HAL_SUBGHZ_WriteBuffer+0x8c>
    }
    else
    {
      status = HAL_OK;
 800c64a:	2300      	movs	r3, #0
 800c64c:	75fb      	strb	r3, [r7, #23]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 800c64e:	68fb      	ldr	r3, [r7, #12]
 800c650:	2201      	movs	r2, #1
 800c652:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 800c654:	68fb      	ldr	r3, [r7, #12]
 800c656:	2200      	movs	r2, #0
 800c658:	715a      	strb	r2, [r3, #5]

    return status;
 800c65a:	7dfb      	ldrb	r3, [r7, #23]
 800c65c:	e000      	b.n	800c660 <HAL_SUBGHZ_WriteBuffer+0x9e>
  }
  else
  {
    return HAL_BUSY;
 800c65e:	2302      	movs	r3, #2
  }
}
 800c660:	4618      	mov	r0, r3
 800c662:	3718      	adds	r7, #24
 800c664:	46bd      	mov	sp, r7
 800c666:	bd80      	pop	{r7, pc}

0800c668 <HAL_SUBGHZ_ReadBuffer>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ReadBuffer(SUBGHZ_HandleTypeDef *hsubghz,
                                        uint8_t Offset,
                                        uint8_t *pBuffer,
                                        uint16_t Size)
{
 800c668:	b580      	push	{r7, lr}
 800c66a:	b088      	sub	sp, #32
 800c66c:	af00      	add	r7, sp, #0
 800c66e:	60f8      	str	r0, [r7, #12]
 800c670:	607a      	str	r2, [r7, #4]
 800c672:	461a      	mov	r2, r3
 800c674:	460b      	mov	r3, r1
 800c676:	72fb      	strb	r3, [r7, #11]
 800c678:	4613      	mov	r3, r2
 800c67a:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;
  uint8_t *pData = pBuffer;
 800c67c:	687b      	ldr	r3, [r7, #4]
 800c67e:	61bb      	str	r3, [r7, #24]

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 800c680:	68fb      	ldr	r3, [r7, #12]
 800c682:	799b      	ldrb	r3, [r3, #6]
 800c684:	b2db      	uxtb	r3, r3
 800c686:	2b01      	cmp	r3, #1
 800c688:	d141      	bne.n	800c70e <HAL_SUBGHZ_ReadBuffer+0xa6>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 800c68a:	68fb      	ldr	r3, [r7, #12]
 800c68c:	795b      	ldrb	r3, [r3, #5]
 800c68e:	2b01      	cmp	r3, #1
 800c690:	d101      	bne.n	800c696 <HAL_SUBGHZ_ReadBuffer+0x2e>
 800c692:	2302      	movs	r3, #2
 800c694:	e03c      	b.n	800c710 <HAL_SUBGHZ_ReadBuffer+0xa8>
 800c696:	68fb      	ldr	r3, [r7, #12]
 800c698:	2201      	movs	r2, #1
 800c69a:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 800c69c:	68f8      	ldr	r0, [r7, #12]
 800c69e:	f000 f987 	bl	800c9b0 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 800c6a2:	f7ff fd47 	bl	800c134 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_READ_BUFFER);
 800c6a6:	211e      	movs	r1, #30
 800c6a8:	68f8      	ldr	r0, [r7, #12]
 800c6aa:	f000 f8d3 	bl	800c854 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, Offset);
 800c6ae:	7afb      	ldrb	r3, [r7, #11]
 800c6b0:	4619      	mov	r1, r3
 800c6b2:	68f8      	ldr	r0, [r7, #12]
 800c6b4:	f000 f8ce 	bl	800c854 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, 0x00U);
 800c6b8:	2100      	movs	r1, #0
 800c6ba:	68f8      	ldr	r0, [r7, #12]
 800c6bc:	f000 f8ca 	bl	800c854 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 800c6c0:	2300      	movs	r3, #0
 800c6c2:	82fb      	strh	r3, [r7, #22]
 800c6c4:	e009      	b.n	800c6da <HAL_SUBGHZ_ReadBuffer+0x72>
    {
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 800c6c6:	69b9      	ldr	r1, [r7, #24]
 800c6c8:	68f8      	ldr	r0, [r7, #12]
 800c6ca:	f000 f919 	bl	800c900 <SUBGHZSPI_Receive>
      pData++;
 800c6ce:	69bb      	ldr	r3, [r7, #24]
 800c6d0:	3301      	adds	r3, #1
 800c6d2:	61bb      	str	r3, [r7, #24]
    for (uint16_t i = 0U; i < Size; i++)
 800c6d4:	8afb      	ldrh	r3, [r7, #22]
 800c6d6:	3301      	adds	r3, #1
 800c6d8:	82fb      	strh	r3, [r7, #22]
 800c6da:	8afa      	ldrh	r2, [r7, #22]
 800c6dc:	893b      	ldrh	r3, [r7, #8]
 800c6de:	429a      	cmp	r2, r3
 800c6e0:	d3f1      	bcc.n	800c6c6 <HAL_SUBGHZ_ReadBuffer+0x5e>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 800c6e2:	f7ff fd17 	bl	800c114 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 800c6e6:	68f8      	ldr	r0, [r7, #12]
 800c6e8:	f000 f97a 	bl	800c9e0 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 800c6ec:	68fb      	ldr	r3, [r7, #12]
 800c6ee:	689b      	ldr	r3, [r3, #8]
 800c6f0:	2b00      	cmp	r3, #0
 800c6f2:	d002      	beq.n	800c6fa <HAL_SUBGHZ_ReadBuffer+0x92>
    {
      status = HAL_ERROR;
 800c6f4:	2301      	movs	r3, #1
 800c6f6:	77fb      	strb	r3, [r7, #31]
 800c6f8:	e001      	b.n	800c6fe <HAL_SUBGHZ_ReadBuffer+0x96>
    }
    else
    {
      status = HAL_OK;
 800c6fa:	2300      	movs	r3, #0
 800c6fc:	77fb      	strb	r3, [r7, #31]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 800c6fe:	68fb      	ldr	r3, [r7, #12]
 800c700:	2201      	movs	r2, #1
 800c702:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 800c704:	68fb      	ldr	r3, [r7, #12]
 800c706:	2200      	movs	r2, #0
 800c708:	715a      	strb	r2, [r3, #5]

    return status;
 800c70a:	7ffb      	ldrb	r3, [r7, #31]
 800c70c:	e000      	b.n	800c710 <HAL_SUBGHZ_ReadBuffer+0xa8>
  }
  else
  {
    return HAL_BUSY;
 800c70e:	2302      	movs	r3, #2
  }
}
 800c710:	4618      	mov	r0, r3
 800c712:	3720      	adds	r7, #32
 800c714:	46bd      	mov	sp, r7
 800c716:	bd80      	pop	{r7, pc}

0800c718 <HAL_SUBGHZ_IRQHandler>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *               the configuration information for the specified SUBGHZ module.
  * @retval None
  */
void HAL_SUBGHZ_IRQHandler(SUBGHZ_HandleTypeDef *hsubghz)
{
 800c718:	b580      	push	{r7, lr}
 800c71a:	b084      	sub	sp, #16
 800c71c:	af00      	add	r7, sp, #0
 800c71e:	6078      	str	r0, [r7, #4]
  uint8_t tmpisr[2] = {0};
 800c720:	2300      	movs	r3, #0
 800c722:	81bb      	strh	r3, [r7, #12]
  uint16_t itsource;

  /* Retrieve Interrupts from SUBGHZ Irq Register */
  (void)HAL_SUBGHZ_ExecGetCmd(hsubghz, RADIO_GET_IRQSTATUS, tmpisr, 2);
 800c724:	f107 020c 	add.w	r2, r7, #12
 800c728:	2302      	movs	r3, #2
 800c72a:	2112      	movs	r1, #18
 800c72c:	6878      	ldr	r0, [r7, #4]
 800c72e:	f7ff fef4 	bl	800c51a <HAL_SUBGHZ_ExecGetCmd>
  itsource = tmpisr[0];
 800c732:	7b3b      	ldrb	r3, [r7, #12]
 800c734:	81fb      	strh	r3, [r7, #14]
  itsource = (itsource << 8) | tmpisr[1];
 800c736:	89fb      	ldrh	r3, [r7, #14]
 800c738:	021b      	lsls	r3, r3, #8
 800c73a:	b21a      	sxth	r2, r3
 800c73c:	7b7b      	ldrb	r3, [r7, #13]
 800c73e:	b21b      	sxth	r3, r3
 800c740:	4313      	orrs	r3, r2
 800c742:	b21b      	sxth	r3, r3
 800c744:	81fb      	strh	r3, [r7, #14]

  /* Packet transmission completed Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_TX_CPLT) != RESET)
 800c746:	89fb      	ldrh	r3, [r7, #14]
 800c748:	f003 0301 	and.w	r3, r3, #1
 800c74c:	2b00      	cmp	r3, #0
 800c74e:	d002      	beq.n	800c756 <HAL_SUBGHZ_IRQHandler+0x3e>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->TxCpltCallback(hsubghz);
#else
    HAL_SUBGHZ_TxCpltCallback(hsubghz);
 800c750:	6878      	ldr	r0, [r7, #4]
 800c752:	f012 fd85 	bl	801f260 <HAL_SUBGHZ_TxCpltCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Packet received Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_RX_CPLT) != RESET)
 800c756:	89fb      	ldrh	r3, [r7, #14]
 800c758:	085b      	lsrs	r3, r3, #1
 800c75a:	f003 0301 	and.w	r3, r3, #1
 800c75e:	2b00      	cmp	r3, #0
 800c760:	d002      	beq.n	800c768 <HAL_SUBGHZ_IRQHandler+0x50>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->RxCpltCallback(hsubghz);
#else
    HAL_SUBGHZ_RxCpltCallback(hsubghz);
 800c762:	6878      	ldr	r0, [r7, #4]
 800c764:	f012 fd8a 	bl	801f27c <HAL_SUBGHZ_RxCpltCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Preamble Detected Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_PREAMBLE_DETECTED) != RESET)
 800c768:	89fb      	ldrh	r3, [r7, #14]
 800c76a:	089b      	lsrs	r3, r3, #2
 800c76c:	f003 0301 	and.w	r3, r3, #1
 800c770:	2b00      	cmp	r3, #0
 800c772:	d002      	beq.n	800c77a <HAL_SUBGHZ_IRQHandler+0x62>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->PreambleDetectedCallback(hsubghz);
#else
    HAL_SUBGHZ_PreambleDetectedCallback(hsubghz);
 800c774:	6878      	ldr	r0, [r7, #4]
 800c776:	f012 fdd9 	bl	801f32c <HAL_SUBGHZ_PreambleDetectedCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /*  Valid sync word detected Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_SYNCWORD_VALID) != RESET)
 800c77a:	89fb      	ldrh	r3, [r7, #14]
 800c77c:	08db      	lsrs	r3, r3, #3
 800c77e:	f003 0301 	and.w	r3, r3, #1
 800c782:	2b00      	cmp	r3, #0
 800c784:	d002      	beq.n	800c78c <HAL_SUBGHZ_IRQHandler+0x74>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->SyncWordValidCallback(hsubghz);
#else
    HAL_SUBGHZ_SyncWordValidCallback(hsubghz);
 800c786:	6878      	ldr	r0, [r7, #4]
 800c788:	f012 fdde 	bl	801f348 <HAL_SUBGHZ_SyncWordValidCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Valid LoRa header received Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_HEADER_VALID) != RESET)
 800c78c:	89fb      	ldrh	r3, [r7, #14]
 800c78e:	091b      	lsrs	r3, r3, #4
 800c790:	f003 0301 	and.w	r3, r3, #1
 800c794:	2b00      	cmp	r3, #0
 800c796:	d002      	beq.n	800c79e <HAL_SUBGHZ_IRQHandler+0x86>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->HeaderValidCallback(hsubghz);
#else
    HAL_SUBGHZ_HeaderValidCallback(hsubghz);
 800c798:	6878      	ldr	r0, [r7, #4]
 800c79a:	f012 fde3 	bl	801f364 <HAL_SUBGHZ_HeaderValidCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* LoRa header CRC error Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_HEADER_ERROR) != RESET)
 800c79e:	89fb      	ldrh	r3, [r7, #14]
 800c7a0:	095b      	lsrs	r3, r3, #5
 800c7a2:	f003 0301 	and.w	r3, r3, #1
 800c7a6:	2b00      	cmp	r3, #0
 800c7a8:	d002      	beq.n	800c7b0 <HAL_SUBGHZ_IRQHandler+0x98>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->HeaderErrorCallback(hsubghz);
#else
    HAL_SUBGHZ_HeaderErrorCallback(hsubghz);
 800c7aa:	6878      	ldr	r0, [r7, #4]
 800c7ac:	f012 fdb0 	bl	801f310 <HAL_SUBGHZ_HeaderErrorCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Wrong CRC received Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CRC_ERROR) != RESET)
 800c7b0:	89fb      	ldrh	r3, [r7, #14]
 800c7b2:	099b      	lsrs	r3, r3, #6
 800c7b4:	f003 0301 	and.w	r3, r3, #1
 800c7b8:	2b00      	cmp	r3, #0
 800c7ba:	d002      	beq.n	800c7c2 <HAL_SUBGHZ_IRQHandler+0xaa>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->CRCErrorCallback(hsubghz);
#else
    HAL_SUBGHZ_CRCErrorCallback(hsubghz);
 800c7bc:	6878      	ldr	r0, [r7, #4]
 800c7be:	f012 fd6b 	bl	801f298 <HAL_SUBGHZ_CRCErrorCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Channel activity detection finished Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CAD_DONE) != RESET)
 800c7c2:	89fb      	ldrh	r3, [r7, #14]
 800c7c4:	09db      	lsrs	r3, r3, #7
 800c7c6:	f003 0301 	and.w	r3, r3, #1
 800c7ca:	2b00      	cmp	r3, #0
 800c7cc:	d00e      	beq.n	800c7ec <HAL_SUBGHZ_IRQHandler+0xd4>
    {
      hsubghz->CADStatusCallback(hsubghz, HAL_SUBGHZ_CAD_CLEAR);
    }
#else
    /* Channel activity Detected Interrupt */
    if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CAD_ACTIVITY_DETECTED) != RESET)
 800c7ce:	89fb      	ldrh	r3, [r7, #14]
 800c7d0:	0a1b      	lsrs	r3, r3, #8
 800c7d2:	f003 0301 	and.w	r3, r3, #1
 800c7d6:	2b00      	cmp	r3, #0
 800c7d8:	d004      	beq.n	800c7e4 <HAL_SUBGHZ_IRQHandler+0xcc>
    {
      HAL_SUBGHZ_CADStatusCallback(hsubghz, HAL_SUBGHZ_CAD_DETECTED);
 800c7da:	2101      	movs	r1, #1
 800c7dc:	6878      	ldr	r0, [r7, #4]
 800c7de:	f012 fd69 	bl	801f2b4 <HAL_SUBGHZ_CADStatusCallback>
 800c7e2:	e003      	b.n	800c7ec <HAL_SUBGHZ_IRQHandler+0xd4>
    }
    else
    {
      HAL_SUBGHZ_CADStatusCallback(hsubghz, HAL_SUBGHZ_CAD_CLEAR);
 800c7e4:	2100      	movs	r1, #0
 800c7e6:	6878      	ldr	r0, [r7, #4]
 800c7e8:	f012 fd64 	bl	801f2b4 <HAL_SUBGHZ_CADStatusCallback>
    }
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Rx or Tx Timeout Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_RX_TX_TIMEOUT) != RESET)
 800c7ec:	89fb      	ldrh	r3, [r7, #14]
 800c7ee:	0a5b      	lsrs	r3, r3, #9
 800c7f0:	f003 0301 	and.w	r3, r3, #1
 800c7f4:	2b00      	cmp	r3, #0
 800c7f6:	d002      	beq.n	800c7fe <HAL_SUBGHZ_IRQHandler+0xe6>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->RxTxTimeoutCallback(hsubghz);
#else
    HAL_SUBGHZ_RxTxTimeoutCallback(hsubghz);
 800c7f8:	6878      	ldr	r0, [r7, #4]
 800c7fa:	f012 fd79 	bl	801f2f0 <HAL_SUBGHZ_RxTxTimeoutCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Clear SUBGHZ Irq Register */
  (void)HAL_SUBGHZ_ExecSetCmd(hsubghz, RADIO_CLR_IRQSTATUS, tmpisr, 2);
 800c7fe:	f107 020c 	add.w	r2, r7, #12
 800c802:	2302      	movs	r3, #2
 800c804:	2102      	movs	r1, #2
 800c806:	6878      	ldr	r0, [r7, #4]
 800c808:	f7ff fe28 	bl	800c45c <HAL_SUBGHZ_ExecSetCmd>
}
 800c80c:	bf00      	nop
 800c80e:	3710      	adds	r7, #16
 800c810:	46bd      	mov	sp, r7
 800c812:	bd80      	pop	{r7, pc}

0800c814 <SUBGHZSPI_Init>:
  * @brief  Initializes the SUBGHZSPI peripheral
  * @param  BaudratePrescaler SPI Baudrate prescaler
  * @retval None
  */
void SUBGHZSPI_Init(uint32_t BaudratePrescaler)
{
 800c814:	b480      	push	{r7}
 800c816:	b083      	sub	sp, #12
 800c818:	af00      	add	r7, sp, #0
 800c81a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SUBGHZ_ALL_INSTANCE(SUBGHZSPI));

  /* Disable SUBGHZSPI Peripheral */
  CLEAR_BIT(SUBGHZSPI->CR1, SPI_CR1_SPE);
 800c81c:	4b0c      	ldr	r3, [pc, #48]	; (800c850 <SUBGHZSPI_Init+0x3c>)
 800c81e:	681b      	ldr	r3, [r3, #0]
 800c820:	4a0b      	ldr	r2, [pc, #44]	; (800c850 <SUBGHZSPI_Init+0x3c>)
 800c822:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800c826:	6013      	str	r3, [r2, #0]
   *       NSS management: Internal (Done with External bit inside PWR        *
   *  Communication speed: BaudratePrescaler                             *
   *            First bit: MSB                                                *
   *      CRC calculation: Disable                                            *
   *--------------------------------------------------------------------------*/
  WRITE_REG(SUBGHZSPI->CR1, (SPI_CR1_MSTR | SPI_CR1_SSI | BaudratePrescaler | SPI_CR1_SSM));
 800c828:	4a09      	ldr	r2, [pc, #36]	; (800c850 <SUBGHZSPI_Init+0x3c>)
 800c82a:	687b      	ldr	r3, [r7, #4]
 800c82c:	f443 7341 	orr.w	r3, r3, #772	; 0x304
 800c830:	6013      	str	r3, [r2, #0]
   *            Data Size: 8bits                                              *
   *              TI Mode: Disable                                            *
   *            NSS Pulse: Disable                                            *
   *    Rx FIFO Threshold: 8bits                                              *
   *--------------------------------------------------------------------------*/
  WRITE_REG(SUBGHZSPI->CR2, (SPI_CR2_FRXTH |  SPI_CR2_DS_0 | SPI_CR2_DS_1 | SPI_CR2_DS_2));
 800c832:	4b07      	ldr	r3, [pc, #28]	; (800c850 <SUBGHZSPI_Init+0x3c>)
 800c834:	f44f 52b8 	mov.w	r2, #5888	; 0x1700
 800c838:	605a      	str	r2, [r3, #4]

  /* Enable SUBGHZSPI Peripheral */
  SET_BIT(SUBGHZSPI->CR1, SPI_CR1_SPE);
 800c83a:	4b05      	ldr	r3, [pc, #20]	; (800c850 <SUBGHZSPI_Init+0x3c>)
 800c83c:	681b      	ldr	r3, [r3, #0]
 800c83e:	4a04      	ldr	r2, [pc, #16]	; (800c850 <SUBGHZSPI_Init+0x3c>)
 800c840:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c844:	6013      	str	r3, [r2, #0]
}
 800c846:	bf00      	nop
 800c848:	370c      	adds	r7, #12
 800c84a:	46bd      	mov	sp, r7
 800c84c:	bc80      	pop	{r7}
 800c84e:	4770      	bx	lr
 800c850:	58010000 	.word	0x58010000

0800c854 <SUBGHZSPI_Transmit>:
  * @param  Data  data to transmit
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZSPI_Transmit(SUBGHZ_HandleTypeDef *hsubghz,
                                     uint8_t Data)
{
 800c854:	b480      	push	{r7}
 800c856:	b087      	sub	sp, #28
 800c858:	af00      	add	r7, sp, #0
 800c85a:	6078      	str	r0, [r7, #4]
 800c85c:	460b      	mov	r3, r1
 800c85e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 800c860:	2300      	movs	r3, #0
 800c862:	75fb      	strb	r3, [r7, #23]
  __IO uint32_t count;

  /* Handle Tx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 800c864:	4b23      	ldr	r3, [pc, #140]	; (800c8f4 <SUBGHZSPI_Transmit+0xa0>)
 800c866:	681a      	ldr	r2, [r3, #0]
 800c868:	4613      	mov	r3, r2
 800c86a:	00db      	lsls	r3, r3, #3
 800c86c:	1a9b      	subs	r3, r3, r2
 800c86e:	009b      	lsls	r3, r3, #2
 800c870:	0cdb      	lsrs	r3, r3, #19
 800c872:	2264      	movs	r2, #100	; 0x64
 800c874:	fb02 f303 	mul.w	r3, r2, r3
 800c878:	60fb      	str	r3, [r7, #12]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 800c87a:	68fb      	ldr	r3, [r7, #12]
 800c87c:	2b00      	cmp	r3, #0
 800c87e:	d105      	bne.n	800c88c <SUBGHZSPI_Transmit+0x38>
    {
      status = HAL_ERROR;
 800c880:	2301      	movs	r3, #1
 800c882:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 800c884:	687b      	ldr	r3, [r7, #4]
 800c886:	2201      	movs	r2, #1
 800c888:	609a      	str	r2, [r3, #8]
      break;
 800c88a:	e008      	b.n	800c89e <SUBGHZSPI_Transmit+0x4a>
    }
    count--;
 800c88c:	68fb      	ldr	r3, [r7, #12]
 800c88e:	3b01      	subs	r3, #1
 800c890:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_TXE) != (SPI_SR_TXE));
 800c892:	4b19      	ldr	r3, [pc, #100]	; (800c8f8 <SUBGHZSPI_Transmit+0xa4>)
 800c894:	689b      	ldr	r3, [r3, #8]
 800c896:	f003 0302 	and.w	r3, r3, #2
 800c89a:	2b02      	cmp	r3, #2
 800c89c:	d1ed      	bne.n	800c87a <SUBGHZSPI_Transmit+0x26>

  /* Transmit Data*/
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SUBGHZSPI->DR);
 800c89e:	4b17      	ldr	r3, [pc, #92]	; (800c8fc <SUBGHZSPI_Transmit+0xa8>)
 800c8a0:	613b      	str	r3, [r7, #16]
  *spidr = Data;
 800c8a2:	693b      	ldr	r3, [r7, #16]
 800c8a4:	78fa      	ldrb	r2, [r7, #3]
 800c8a6:	701a      	strb	r2, [r3, #0]
  *((__IO uint8_t *)&SUBGHZSPI->DR) = Data;
#endif /* __GNUC__ */

  /* Handle Rx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 800c8a8:	4b12      	ldr	r3, [pc, #72]	; (800c8f4 <SUBGHZSPI_Transmit+0xa0>)
 800c8aa:	681a      	ldr	r2, [r3, #0]
 800c8ac:	4613      	mov	r3, r2
 800c8ae:	00db      	lsls	r3, r3, #3
 800c8b0:	1a9b      	subs	r3, r3, r2
 800c8b2:	009b      	lsls	r3, r3, #2
 800c8b4:	0cdb      	lsrs	r3, r3, #19
 800c8b6:	2264      	movs	r2, #100	; 0x64
 800c8b8:	fb02 f303 	mul.w	r3, r2, r3
 800c8bc:	60fb      	str	r3, [r7, #12]

  /* Wait until RXNE flag is set */
  do
  {
    if (count == 0U)
 800c8be:	68fb      	ldr	r3, [r7, #12]
 800c8c0:	2b00      	cmp	r3, #0
 800c8c2:	d105      	bne.n	800c8d0 <SUBGHZSPI_Transmit+0x7c>
    {
      status = HAL_ERROR;
 800c8c4:	2301      	movs	r3, #1
 800c8c6:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 800c8c8:	687b      	ldr	r3, [r7, #4]
 800c8ca:	2201      	movs	r2, #1
 800c8cc:	609a      	str	r2, [r3, #8]
      break;
 800c8ce:	e008      	b.n	800c8e2 <SUBGHZSPI_Transmit+0x8e>
    }
    count--;
 800c8d0:	68fb      	ldr	r3, [r7, #12]
 800c8d2:	3b01      	subs	r3, #1
 800c8d4:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_RXNE) != (SPI_SR_RXNE));
 800c8d6:	4b08      	ldr	r3, [pc, #32]	; (800c8f8 <SUBGHZSPI_Transmit+0xa4>)
 800c8d8:	689b      	ldr	r3, [r3, #8]
 800c8da:	f003 0301 	and.w	r3, r3, #1
 800c8de:	2b01      	cmp	r3, #1
 800c8e0:	d1ed      	bne.n	800c8be <SUBGHZSPI_Transmit+0x6a>

  /* Flush Rx data */
  READ_REG(SUBGHZSPI->DR);
 800c8e2:	4b05      	ldr	r3, [pc, #20]	; (800c8f8 <SUBGHZSPI_Transmit+0xa4>)
 800c8e4:	68db      	ldr	r3, [r3, #12]

  return status;
 800c8e6:	7dfb      	ldrb	r3, [r7, #23]
}
 800c8e8:	4618      	mov	r0, r3
 800c8ea:	371c      	adds	r7, #28
 800c8ec:	46bd      	mov	sp, r7
 800c8ee:	bc80      	pop	{r7}
 800c8f0:	4770      	bx	lr
 800c8f2:	bf00      	nop
 800c8f4:	20000034 	.word	0x20000034
 800c8f8:	58010000 	.word	0x58010000
 800c8fc:	5801000c 	.word	0x5801000c

0800c900 <SUBGHZSPI_Receive>:
  * @param  pData  pointer on data to receive
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZSPI_Receive(SUBGHZ_HandleTypeDef *hsubghz,
                                    uint8_t *pData)
{
 800c900:	b480      	push	{r7}
 800c902:	b087      	sub	sp, #28
 800c904:	af00      	add	r7, sp, #0
 800c906:	6078      	str	r0, [r7, #4]
 800c908:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800c90a:	2300      	movs	r3, #0
 800c90c:	75fb      	strb	r3, [r7, #23]
  __IO uint32_t count;

  /* Handle Tx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 800c90e:	4b25      	ldr	r3, [pc, #148]	; (800c9a4 <SUBGHZSPI_Receive+0xa4>)
 800c910:	681a      	ldr	r2, [r3, #0]
 800c912:	4613      	mov	r3, r2
 800c914:	00db      	lsls	r3, r3, #3
 800c916:	1a9b      	subs	r3, r3, r2
 800c918:	009b      	lsls	r3, r3, #2
 800c91a:	0cdb      	lsrs	r3, r3, #19
 800c91c:	2264      	movs	r2, #100	; 0x64
 800c91e:	fb02 f303 	mul.w	r3, r2, r3
 800c922:	60fb      	str	r3, [r7, #12]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 800c924:	68fb      	ldr	r3, [r7, #12]
 800c926:	2b00      	cmp	r3, #0
 800c928:	d105      	bne.n	800c936 <SUBGHZSPI_Receive+0x36>
    {
      status = HAL_ERROR;
 800c92a:	2301      	movs	r3, #1
 800c92c:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 800c92e:	687b      	ldr	r3, [r7, #4]
 800c930:	2201      	movs	r2, #1
 800c932:	609a      	str	r2, [r3, #8]
      break;
 800c934:	e008      	b.n	800c948 <SUBGHZSPI_Receive+0x48>
    }
    count--;
 800c936:	68fb      	ldr	r3, [r7, #12]
 800c938:	3b01      	subs	r3, #1
 800c93a:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_TXE) != (SPI_SR_TXE));
 800c93c:	4b1a      	ldr	r3, [pc, #104]	; (800c9a8 <SUBGHZSPI_Receive+0xa8>)
 800c93e:	689b      	ldr	r3, [r3, #8]
 800c940:	f003 0302 	and.w	r3, r3, #2
 800c944:	2b02      	cmp	r3, #2
 800c946:	d1ed      	bne.n	800c924 <SUBGHZSPI_Receive+0x24>

  /* Transmit Data*/
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SUBGHZSPI->DR);
 800c948:	4b18      	ldr	r3, [pc, #96]	; (800c9ac <SUBGHZSPI_Receive+0xac>)
 800c94a:	613b      	str	r3, [r7, #16]
  *spidr = SUBGHZ_DUMMY_DATA;
 800c94c:	693b      	ldr	r3, [r7, #16]
 800c94e:	22ff      	movs	r2, #255	; 0xff
 800c950:	701a      	strb	r2, [r3, #0]
  *((__IO uint8_t *)&SUBGHZSPI->DR) = SUBGHZ_DUMMY_DATA;
#endif /* __GNUC__ */

  /* Handle Rx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 800c952:	4b14      	ldr	r3, [pc, #80]	; (800c9a4 <SUBGHZSPI_Receive+0xa4>)
 800c954:	681a      	ldr	r2, [r3, #0]
 800c956:	4613      	mov	r3, r2
 800c958:	00db      	lsls	r3, r3, #3
 800c95a:	1a9b      	subs	r3, r3, r2
 800c95c:	009b      	lsls	r3, r3, #2
 800c95e:	0cdb      	lsrs	r3, r3, #19
 800c960:	2264      	movs	r2, #100	; 0x64
 800c962:	fb02 f303 	mul.w	r3, r2, r3
 800c966:	60fb      	str	r3, [r7, #12]

  /* Wait until RXNE flag is set */
  do
  {
    if (count == 0U)
 800c968:	68fb      	ldr	r3, [r7, #12]
 800c96a:	2b00      	cmp	r3, #0
 800c96c:	d105      	bne.n	800c97a <SUBGHZSPI_Receive+0x7a>
    {
      status = HAL_ERROR;
 800c96e:	2301      	movs	r3, #1
 800c970:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 800c972:	687b      	ldr	r3, [r7, #4]
 800c974:	2201      	movs	r2, #1
 800c976:	609a      	str	r2, [r3, #8]
      break;
 800c978:	e008      	b.n	800c98c <SUBGHZSPI_Receive+0x8c>
    }
    count--;
 800c97a:	68fb      	ldr	r3, [r7, #12]
 800c97c:	3b01      	subs	r3, #1
 800c97e:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_RXNE) != (SPI_SR_RXNE));
 800c980:	4b09      	ldr	r3, [pc, #36]	; (800c9a8 <SUBGHZSPI_Receive+0xa8>)
 800c982:	689b      	ldr	r3, [r3, #8]
 800c984:	f003 0301 	and.w	r3, r3, #1
 800c988:	2b01      	cmp	r3, #1
 800c98a:	d1ed      	bne.n	800c968 <SUBGHZSPI_Receive+0x68>

  /* Retrieve pData */
  *pData = (uint8_t)(READ_REG(SUBGHZSPI->DR));
 800c98c:	4b06      	ldr	r3, [pc, #24]	; (800c9a8 <SUBGHZSPI_Receive+0xa8>)
 800c98e:	68db      	ldr	r3, [r3, #12]
 800c990:	b2da      	uxtb	r2, r3
 800c992:	683b      	ldr	r3, [r7, #0]
 800c994:	701a      	strb	r2, [r3, #0]

  return status;
 800c996:	7dfb      	ldrb	r3, [r7, #23]
}
 800c998:	4618      	mov	r0, r3
 800c99a:	371c      	adds	r7, #28
 800c99c:	46bd      	mov	sp, r7
 800c99e:	bc80      	pop	{r7}
 800c9a0:	4770      	bx	lr
 800c9a2:	bf00      	nop
 800c9a4:	20000034 	.word	0x20000034
 800c9a8:	58010000 	.word	0x58010000
 800c9ac:	5801000c 	.word	0x5801000c

0800c9b0 <SUBGHZ_CheckDeviceReady>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *         the handle information for SUBGHZ module.
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZ_CheckDeviceReady(SUBGHZ_HandleTypeDef *hsubghz)
{
 800c9b0:	b580      	push	{r7, lr}
 800c9b2:	b082      	sub	sp, #8
 800c9b4:	af00      	add	r7, sp, #0
 800c9b6:	6078      	str	r0, [r7, #4]
  /* Wakeup radio in case of sleep mode: Select-Unselect radio */
  if (hsubghz->DeepSleep == SUBGHZ_DEEP_SLEEP_ENABLE)
 800c9b8:	687b      	ldr	r3, [r7, #4]
 800c9ba:	791b      	ldrb	r3, [r3, #4]
 800c9bc:	2b01      	cmp	r3, #1
 800c9be:	d106      	bne.n	800c9ce <SUBGHZ_CheckDeviceReady+0x1e>
  {
    /* NSS = 0; */
    LL_PWR_SelectSUBGHZSPI_NSS();
 800c9c0:	f7ff fbb8 	bl	800c134 <LL_PWR_SelectSUBGHZSPI_NSS>

    HAL_Delay(1);
 800c9c4:	2001      	movs	r0, #1
 800c9c6:	f7f8 fcd8 	bl	800537a <HAL_Delay>

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 800c9ca:	f7ff fba3 	bl	800c114 <LL_PWR_UnselectSUBGHZSPI_NSS>
  }
  return (SUBGHZ_WaitOnBusy(hsubghz));
 800c9ce:	6878      	ldr	r0, [r7, #4]
 800c9d0:	f000 f806 	bl	800c9e0 <SUBGHZ_WaitOnBusy>
 800c9d4:	4603      	mov	r3, r0
}
 800c9d6:	4618      	mov	r0, r3
 800c9d8:	3708      	adds	r7, #8
 800c9da:	46bd      	mov	sp, r7
 800c9dc:	bd80      	pop	{r7, pc}
	...

0800c9e0 <SUBGHZ_WaitOnBusy>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *         the handle information for SUBGHZ module.
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZ_WaitOnBusy(SUBGHZ_HandleTypeDef *hsubghz)
{
 800c9e0:	b580      	push	{r7, lr}
 800c9e2:	b086      	sub	sp, #24
 800c9e4:	af00      	add	r7, sp, #0
 800c9e6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  __IO uint32_t count;
  uint32_t mask;

  status = HAL_OK;
 800c9e8:	2300      	movs	r3, #0
 800c9ea:	75fb      	strb	r3, [r7, #23]
  count  = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_RFBUSY_LOOP_TIME;
 800c9ec:	4b12      	ldr	r3, [pc, #72]	; (800ca38 <SUBGHZ_WaitOnBusy+0x58>)
 800c9ee:	681a      	ldr	r2, [r3, #0]
 800c9f0:	4613      	mov	r3, r2
 800c9f2:	005b      	lsls	r3, r3, #1
 800c9f4:	4413      	add	r3, r2
 800c9f6:	00db      	lsls	r3, r3, #3
 800c9f8:	0d1b      	lsrs	r3, r3, #20
 800c9fa:	2264      	movs	r2, #100	; 0x64
 800c9fc:	fb02 f303 	mul.w	r3, r2, r3
 800ca00:	60fb      	str	r3, [r7, #12]

  /* Wait until Busy signal is set */
  do
  {
    mask = LL_PWR_IsActiveFlag_RFBUSYMS();
 800ca02:	f7ff fbc5 	bl	800c190 <LL_PWR_IsActiveFlag_RFBUSYMS>
 800ca06:	6138      	str	r0, [r7, #16]

    if (count == 0U)
 800ca08:	68fb      	ldr	r3, [r7, #12]
 800ca0a:	2b00      	cmp	r3, #0
 800ca0c:	d105      	bne.n	800ca1a <SUBGHZ_WaitOnBusy+0x3a>
    {
      status  = HAL_ERROR;
 800ca0e:	2301      	movs	r3, #1
 800ca10:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_RF_BUSY;
 800ca12:	687b      	ldr	r3, [r7, #4]
 800ca14:	2202      	movs	r2, #2
 800ca16:	609a      	str	r2, [r3, #8]
      break;
 800ca18:	e009      	b.n	800ca2e <SUBGHZ_WaitOnBusy+0x4e>
    }
    count--;
 800ca1a:	68fb      	ldr	r3, [r7, #12]
 800ca1c:	3b01      	subs	r3, #1
 800ca1e:	60fb      	str	r3, [r7, #12]
  } while ((LL_PWR_IsActiveFlag_RFBUSYS()& mask) == 1UL);
 800ca20:	f7ff fba4 	bl	800c16c <LL_PWR_IsActiveFlag_RFBUSYS>
 800ca24:	4602      	mov	r2, r0
 800ca26:	693b      	ldr	r3, [r7, #16]
 800ca28:	4013      	ands	r3, r2
 800ca2a:	2b01      	cmp	r3, #1
 800ca2c:	d0e9      	beq.n	800ca02 <SUBGHZ_WaitOnBusy+0x22>

  return status;
 800ca2e:	7dfb      	ldrb	r3, [r7, #23]
}
 800ca30:	4618      	mov	r0, r3
 800ca32:	3718      	adds	r7, #24
 800ca34:	46bd      	mov	sp, r7
 800ca36:	bd80      	pop	{r7, pc}
 800ca38:	20000034 	.word	0x20000034

0800ca3c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800ca3c:	b580      	push	{r7, lr}
 800ca3e:	b082      	sub	sp, #8
 800ca40:	af00      	add	r7, sp, #0
 800ca42:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800ca44:	687b      	ldr	r3, [r7, #4]
 800ca46:	2b00      	cmp	r3, #0
 800ca48:	d101      	bne.n	800ca4e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800ca4a:	2301      	movs	r3, #1
 800ca4c:	e049      	b.n	800cae2 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800ca4e:	687b      	ldr	r3, [r7, #4]
 800ca50:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800ca54:	b2db      	uxtb	r3, r3
 800ca56:	2b00      	cmp	r3, #0
 800ca58:	d106      	bne.n	800ca68 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800ca5a:	687b      	ldr	r3, [r7, #4]
 800ca5c:	2200      	movs	r2, #0
 800ca5e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800ca62:	6878      	ldr	r0, [r7, #4]
 800ca64:	f7f8 feb0 	bl	80057c8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ca68:	687b      	ldr	r3, [r7, #4]
 800ca6a:	2202      	movs	r2, #2
 800ca6c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800ca70:	687b      	ldr	r3, [r7, #4]
 800ca72:	681a      	ldr	r2, [r3, #0]
 800ca74:	687b      	ldr	r3, [r7, #4]
 800ca76:	3304      	adds	r3, #4
 800ca78:	4619      	mov	r1, r3
 800ca7a:	4610      	mov	r0, r2
 800ca7c:	f000 f8fc 	bl	800cc78 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800ca80:	687b      	ldr	r3, [r7, #4]
 800ca82:	2201      	movs	r2, #1
 800ca84:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ca88:	687b      	ldr	r3, [r7, #4]
 800ca8a:	2201      	movs	r2, #1
 800ca8c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800ca90:	687b      	ldr	r3, [r7, #4]
 800ca92:	2201      	movs	r2, #1
 800ca94:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800ca98:	687b      	ldr	r3, [r7, #4]
 800ca9a:	2201      	movs	r2, #1
 800ca9c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800caa0:	687b      	ldr	r3, [r7, #4]
 800caa2:	2201      	movs	r2, #1
 800caa4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800caa8:	687b      	ldr	r3, [r7, #4]
 800caaa:	2201      	movs	r2, #1
 800caac:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800cab0:	687b      	ldr	r3, [r7, #4]
 800cab2:	2201      	movs	r2, #1
 800cab4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800cab8:	687b      	ldr	r3, [r7, #4]
 800caba:	2201      	movs	r2, #1
 800cabc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800cac0:	687b      	ldr	r3, [r7, #4]
 800cac2:	2201      	movs	r2, #1
 800cac4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800cac8:	687b      	ldr	r3, [r7, #4]
 800caca:	2201      	movs	r2, #1
 800cacc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800cad0:	687b      	ldr	r3, [r7, #4]
 800cad2:	2201      	movs	r2, #1
 800cad4:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800cad8:	687b      	ldr	r3, [r7, #4]
 800cada:	2201      	movs	r2, #1
 800cadc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800cae0:	2300      	movs	r3, #0
}
 800cae2:	4618      	mov	r0, r3
 800cae4:	3708      	adds	r7, #8
 800cae6:	46bd      	mov	sp, r7
 800cae8:	bd80      	pop	{r7, pc}

0800caea <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800caea:	b580      	push	{r7, lr}
 800caec:	b084      	sub	sp, #16
 800caee:	af00      	add	r7, sp, #0
 800caf0:	6078      	str	r0, [r7, #4]
 800caf2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800caf4:	687b      	ldr	r3, [r7, #4]
 800caf6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800cafa:	2b01      	cmp	r3, #1
 800cafc:	d101      	bne.n	800cb02 <HAL_TIM_ConfigClockSource+0x18>
 800cafe:	2302      	movs	r3, #2
 800cb00:	e0b5      	b.n	800cc6e <HAL_TIM_ConfigClockSource+0x184>
 800cb02:	687b      	ldr	r3, [r7, #4]
 800cb04:	2201      	movs	r2, #1
 800cb06:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800cb0a:	687b      	ldr	r3, [r7, #4]
 800cb0c:	2202      	movs	r2, #2
 800cb0e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800cb12:	687b      	ldr	r3, [r7, #4]
 800cb14:	681b      	ldr	r3, [r3, #0]
 800cb16:	689b      	ldr	r3, [r3, #8]
 800cb18:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800cb1a:	68fb      	ldr	r3, [r7, #12]
 800cb1c:	f423 1344 	bic.w	r3, r3, #3211264	; 0x310000
 800cb20:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800cb24:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800cb26:	68fb      	ldr	r3, [r7, #12]
 800cb28:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800cb2c:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 800cb2e:	687b      	ldr	r3, [r7, #4]
 800cb30:	681b      	ldr	r3, [r3, #0]
 800cb32:	68fa      	ldr	r2, [r7, #12]
 800cb34:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800cb36:	683b      	ldr	r3, [r7, #0]
 800cb38:	681b      	ldr	r3, [r3, #0]
 800cb3a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800cb3e:	d03e      	beq.n	800cbbe <HAL_TIM_ConfigClockSource+0xd4>
 800cb40:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800cb44:	f200 8087 	bhi.w	800cc56 <HAL_TIM_ConfigClockSource+0x16c>
 800cb48:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800cb4c:	f000 8085 	beq.w	800cc5a <HAL_TIM_ConfigClockSource+0x170>
 800cb50:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800cb54:	d87f      	bhi.n	800cc56 <HAL_TIM_ConfigClockSource+0x16c>
 800cb56:	2b70      	cmp	r3, #112	; 0x70
 800cb58:	d01a      	beq.n	800cb90 <HAL_TIM_ConfigClockSource+0xa6>
 800cb5a:	2b70      	cmp	r3, #112	; 0x70
 800cb5c:	d87b      	bhi.n	800cc56 <HAL_TIM_ConfigClockSource+0x16c>
 800cb5e:	2b60      	cmp	r3, #96	; 0x60
 800cb60:	d050      	beq.n	800cc04 <HAL_TIM_ConfigClockSource+0x11a>
 800cb62:	2b60      	cmp	r3, #96	; 0x60
 800cb64:	d877      	bhi.n	800cc56 <HAL_TIM_ConfigClockSource+0x16c>
 800cb66:	2b50      	cmp	r3, #80	; 0x50
 800cb68:	d03c      	beq.n	800cbe4 <HAL_TIM_ConfigClockSource+0xfa>
 800cb6a:	2b50      	cmp	r3, #80	; 0x50
 800cb6c:	d873      	bhi.n	800cc56 <HAL_TIM_ConfigClockSource+0x16c>
 800cb6e:	2b40      	cmp	r3, #64	; 0x40
 800cb70:	d058      	beq.n	800cc24 <HAL_TIM_ConfigClockSource+0x13a>
 800cb72:	2b40      	cmp	r3, #64	; 0x40
 800cb74:	d86f      	bhi.n	800cc56 <HAL_TIM_ConfigClockSource+0x16c>
 800cb76:	2b30      	cmp	r3, #48	; 0x30
 800cb78:	d064      	beq.n	800cc44 <HAL_TIM_ConfigClockSource+0x15a>
 800cb7a:	2b30      	cmp	r3, #48	; 0x30
 800cb7c:	d86b      	bhi.n	800cc56 <HAL_TIM_ConfigClockSource+0x16c>
 800cb7e:	2b20      	cmp	r3, #32
 800cb80:	d060      	beq.n	800cc44 <HAL_TIM_ConfigClockSource+0x15a>
 800cb82:	2b20      	cmp	r3, #32
 800cb84:	d867      	bhi.n	800cc56 <HAL_TIM_ConfigClockSource+0x16c>
 800cb86:	2b00      	cmp	r3, #0
 800cb88:	d05c      	beq.n	800cc44 <HAL_TIM_ConfigClockSource+0x15a>
 800cb8a:	2b10      	cmp	r3, #16
 800cb8c:	d05a      	beq.n	800cc44 <HAL_TIM_ConfigClockSource+0x15a>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 800cb8e:	e062      	b.n	800cc56 <HAL_TIM_ConfigClockSource+0x16c>
      TIM_ETR_SetConfig(htim->Instance,
 800cb90:	687b      	ldr	r3, [r7, #4]
 800cb92:	6818      	ldr	r0, [r3, #0]
 800cb94:	683b      	ldr	r3, [r7, #0]
 800cb96:	6899      	ldr	r1, [r3, #8]
 800cb98:	683b      	ldr	r3, [r7, #0]
 800cb9a:	685a      	ldr	r2, [r3, #4]
 800cb9c:	683b      	ldr	r3, [r7, #0]
 800cb9e:	68db      	ldr	r3, [r3, #12]
 800cba0:	f000 f945 	bl	800ce2e <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800cba4:	687b      	ldr	r3, [r7, #4]
 800cba6:	681b      	ldr	r3, [r3, #0]
 800cba8:	689b      	ldr	r3, [r3, #8]
 800cbaa:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800cbac:	68fb      	ldr	r3, [r7, #12]
 800cbae:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800cbb2:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800cbb4:	687b      	ldr	r3, [r7, #4]
 800cbb6:	681b      	ldr	r3, [r3, #0]
 800cbb8:	68fa      	ldr	r2, [r7, #12]
 800cbba:	609a      	str	r2, [r3, #8]
      break;
 800cbbc:	e04e      	b.n	800cc5c <HAL_TIM_ConfigClockSource+0x172>
      TIM_ETR_SetConfig(htim->Instance,
 800cbbe:	687b      	ldr	r3, [r7, #4]
 800cbc0:	6818      	ldr	r0, [r3, #0]
 800cbc2:	683b      	ldr	r3, [r7, #0]
 800cbc4:	6899      	ldr	r1, [r3, #8]
 800cbc6:	683b      	ldr	r3, [r7, #0]
 800cbc8:	685a      	ldr	r2, [r3, #4]
 800cbca:	683b      	ldr	r3, [r7, #0]
 800cbcc:	68db      	ldr	r3, [r3, #12]
 800cbce:	f000 f92e 	bl	800ce2e <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800cbd2:	687b      	ldr	r3, [r7, #4]
 800cbd4:	681b      	ldr	r3, [r3, #0]
 800cbd6:	689a      	ldr	r2, [r3, #8]
 800cbd8:	687b      	ldr	r3, [r7, #4]
 800cbda:	681b      	ldr	r3, [r3, #0]
 800cbdc:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800cbe0:	609a      	str	r2, [r3, #8]
      break;
 800cbe2:	e03b      	b.n	800cc5c <HAL_TIM_ConfigClockSource+0x172>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800cbe4:	687b      	ldr	r3, [r7, #4]
 800cbe6:	6818      	ldr	r0, [r3, #0]
 800cbe8:	683b      	ldr	r3, [r7, #0]
 800cbea:	6859      	ldr	r1, [r3, #4]
 800cbec:	683b      	ldr	r3, [r7, #0]
 800cbee:	68db      	ldr	r3, [r3, #12]
 800cbf0:	461a      	mov	r2, r3
 800cbf2:	f000 f8a3 	bl	800cd3c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800cbf6:	687b      	ldr	r3, [r7, #4]
 800cbf8:	681b      	ldr	r3, [r3, #0]
 800cbfa:	2150      	movs	r1, #80	; 0x50
 800cbfc:	4618      	mov	r0, r3
 800cbfe:	f000 f8fa 	bl	800cdf6 <TIM_ITRx_SetConfig>
      break;
 800cc02:	e02b      	b.n	800cc5c <HAL_TIM_ConfigClockSource+0x172>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800cc04:	687b      	ldr	r3, [r7, #4]
 800cc06:	6818      	ldr	r0, [r3, #0]
 800cc08:	683b      	ldr	r3, [r7, #0]
 800cc0a:	6859      	ldr	r1, [r3, #4]
 800cc0c:	683b      	ldr	r3, [r7, #0]
 800cc0e:	68db      	ldr	r3, [r3, #12]
 800cc10:	461a      	mov	r2, r3
 800cc12:	f000 f8c1 	bl	800cd98 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800cc16:	687b      	ldr	r3, [r7, #4]
 800cc18:	681b      	ldr	r3, [r3, #0]
 800cc1a:	2160      	movs	r1, #96	; 0x60
 800cc1c:	4618      	mov	r0, r3
 800cc1e:	f000 f8ea 	bl	800cdf6 <TIM_ITRx_SetConfig>
      break;
 800cc22:	e01b      	b.n	800cc5c <HAL_TIM_ConfigClockSource+0x172>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800cc24:	687b      	ldr	r3, [r7, #4]
 800cc26:	6818      	ldr	r0, [r3, #0]
 800cc28:	683b      	ldr	r3, [r7, #0]
 800cc2a:	6859      	ldr	r1, [r3, #4]
 800cc2c:	683b      	ldr	r3, [r7, #0]
 800cc2e:	68db      	ldr	r3, [r3, #12]
 800cc30:	461a      	mov	r2, r3
 800cc32:	f000 f883 	bl	800cd3c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800cc36:	687b      	ldr	r3, [r7, #4]
 800cc38:	681b      	ldr	r3, [r3, #0]
 800cc3a:	2140      	movs	r1, #64	; 0x40
 800cc3c:	4618      	mov	r0, r3
 800cc3e:	f000 f8da 	bl	800cdf6 <TIM_ITRx_SetConfig>
      break;
 800cc42:	e00b      	b.n	800cc5c <HAL_TIM_ConfigClockSource+0x172>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800cc44:	687b      	ldr	r3, [r7, #4]
 800cc46:	681a      	ldr	r2, [r3, #0]
 800cc48:	683b      	ldr	r3, [r7, #0]
 800cc4a:	681b      	ldr	r3, [r3, #0]
 800cc4c:	4619      	mov	r1, r3
 800cc4e:	4610      	mov	r0, r2
 800cc50:	f000 f8d1 	bl	800cdf6 <TIM_ITRx_SetConfig>
        break;
 800cc54:	e002      	b.n	800cc5c <HAL_TIM_ConfigClockSource+0x172>
      break;
 800cc56:	bf00      	nop
 800cc58:	e000      	b.n	800cc5c <HAL_TIM_ConfigClockSource+0x172>
      break;
 800cc5a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800cc5c:	687b      	ldr	r3, [r7, #4]
 800cc5e:	2201      	movs	r2, #1
 800cc60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800cc64:	687b      	ldr	r3, [r7, #4]
 800cc66:	2200      	movs	r2, #0
 800cc68:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800cc6c:	2300      	movs	r3, #0
}
 800cc6e:	4618      	mov	r0, r3
 800cc70:	3710      	adds	r7, #16
 800cc72:	46bd      	mov	sp, r7
 800cc74:	bd80      	pop	{r7, pc}
	...

0800cc78 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800cc78:	b480      	push	{r7}
 800cc7a:	b085      	sub	sp, #20
 800cc7c:	af00      	add	r7, sp, #0
 800cc7e:	6078      	str	r0, [r7, #4]
 800cc80:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800cc82:	687b      	ldr	r3, [r7, #4]
 800cc84:	681b      	ldr	r3, [r3, #0]
 800cc86:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800cc88:	687b      	ldr	r3, [r7, #4]
 800cc8a:	4a29      	ldr	r2, [pc, #164]	; (800cd30 <TIM_Base_SetConfig+0xb8>)
 800cc8c:	4293      	cmp	r3, r2
 800cc8e:	d003      	beq.n	800cc98 <TIM_Base_SetConfig+0x20>
 800cc90:	687b      	ldr	r3, [r7, #4]
 800cc92:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800cc96:	d108      	bne.n	800ccaa <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800cc98:	68fb      	ldr	r3, [r7, #12]
 800cc9a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800cc9e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800cca0:	683b      	ldr	r3, [r7, #0]
 800cca2:	685b      	ldr	r3, [r3, #4]
 800cca4:	68fa      	ldr	r2, [r7, #12]
 800cca6:	4313      	orrs	r3, r2
 800cca8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800ccaa:	687b      	ldr	r3, [r7, #4]
 800ccac:	4a20      	ldr	r2, [pc, #128]	; (800cd30 <TIM_Base_SetConfig+0xb8>)
 800ccae:	4293      	cmp	r3, r2
 800ccb0:	d00b      	beq.n	800ccca <TIM_Base_SetConfig+0x52>
 800ccb2:	687b      	ldr	r3, [r7, #4]
 800ccb4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800ccb8:	d007      	beq.n	800ccca <TIM_Base_SetConfig+0x52>
 800ccba:	687b      	ldr	r3, [r7, #4]
 800ccbc:	4a1d      	ldr	r2, [pc, #116]	; (800cd34 <TIM_Base_SetConfig+0xbc>)
 800ccbe:	4293      	cmp	r3, r2
 800ccc0:	d003      	beq.n	800ccca <TIM_Base_SetConfig+0x52>
 800ccc2:	687b      	ldr	r3, [r7, #4]
 800ccc4:	4a1c      	ldr	r2, [pc, #112]	; (800cd38 <TIM_Base_SetConfig+0xc0>)
 800ccc6:	4293      	cmp	r3, r2
 800ccc8:	d108      	bne.n	800ccdc <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800ccca:	68fb      	ldr	r3, [r7, #12]
 800cccc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800ccd0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800ccd2:	683b      	ldr	r3, [r7, #0]
 800ccd4:	68db      	ldr	r3, [r3, #12]
 800ccd6:	68fa      	ldr	r2, [r7, #12]
 800ccd8:	4313      	orrs	r3, r2
 800ccda:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800ccdc:	68fb      	ldr	r3, [r7, #12]
 800ccde:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800cce2:	683b      	ldr	r3, [r7, #0]
 800cce4:	695b      	ldr	r3, [r3, #20]
 800cce6:	4313      	orrs	r3, r2
 800cce8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800ccea:	687b      	ldr	r3, [r7, #4]
 800ccec:	68fa      	ldr	r2, [r7, #12]
 800ccee:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800ccf0:	683b      	ldr	r3, [r7, #0]
 800ccf2:	689a      	ldr	r2, [r3, #8]
 800ccf4:	687b      	ldr	r3, [r7, #4]
 800ccf6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800ccf8:	683b      	ldr	r3, [r7, #0]
 800ccfa:	681a      	ldr	r2, [r3, #0]
 800ccfc:	687b      	ldr	r3, [r7, #4]
 800ccfe:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800cd00:	687b      	ldr	r3, [r7, #4]
 800cd02:	4a0b      	ldr	r2, [pc, #44]	; (800cd30 <TIM_Base_SetConfig+0xb8>)
 800cd04:	4293      	cmp	r3, r2
 800cd06:	d007      	beq.n	800cd18 <TIM_Base_SetConfig+0xa0>
 800cd08:	687b      	ldr	r3, [r7, #4]
 800cd0a:	4a0a      	ldr	r2, [pc, #40]	; (800cd34 <TIM_Base_SetConfig+0xbc>)
 800cd0c:	4293      	cmp	r3, r2
 800cd0e:	d003      	beq.n	800cd18 <TIM_Base_SetConfig+0xa0>
 800cd10:	687b      	ldr	r3, [r7, #4]
 800cd12:	4a09      	ldr	r2, [pc, #36]	; (800cd38 <TIM_Base_SetConfig+0xc0>)
 800cd14:	4293      	cmp	r3, r2
 800cd16:	d103      	bne.n	800cd20 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800cd18:	683b      	ldr	r3, [r7, #0]
 800cd1a:	691a      	ldr	r2, [r3, #16]
 800cd1c:	687b      	ldr	r3, [r7, #4]
 800cd1e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800cd20:	687b      	ldr	r3, [r7, #4]
 800cd22:	2201      	movs	r2, #1
 800cd24:	615a      	str	r2, [r3, #20]
}
 800cd26:	bf00      	nop
 800cd28:	3714      	adds	r7, #20
 800cd2a:	46bd      	mov	sp, r7
 800cd2c:	bc80      	pop	{r7}
 800cd2e:	4770      	bx	lr
 800cd30:	40012c00 	.word	0x40012c00
 800cd34:	40014400 	.word	0x40014400
 800cd38:	40014800 	.word	0x40014800

0800cd3c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800cd3c:	b480      	push	{r7}
 800cd3e:	b087      	sub	sp, #28
 800cd40:	af00      	add	r7, sp, #0
 800cd42:	60f8      	str	r0, [r7, #12]
 800cd44:	60b9      	str	r1, [r7, #8]
 800cd46:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800cd48:	68fb      	ldr	r3, [r7, #12]
 800cd4a:	6a1b      	ldr	r3, [r3, #32]
 800cd4c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800cd4e:	68fb      	ldr	r3, [r7, #12]
 800cd50:	6a1b      	ldr	r3, [r3, #32]
 800cd52:	f023 0201 	bic.w	r2, r3, #1
 800cd56:	68fb      	ldr	r3, [r7, #12]
 800cd58:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800cd5a:	68fb      	ldr	r3, [r7, #12]
 800cd5c:	699b      	ldr	r3, [r3, #24]
 800cd5e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800cd60:	693b      	ldr	r3, [r7, #16]
 800cd62:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800cd66:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800cd68:	687b      	ldr	r3, [r7, #4]
 800cd6a:	011b      	lsls	r3, r3, #4
 800cd6c:	693a      	ldr	r2, [r7, #16]
 800cd6e:	4313      	orrs	r3, r2
 800cd70:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800cd72:	697b      	ldr	r3, [r7, #20]
 800cd74:	f023 030a 	bic.w	r3, r3, #10
 800cd78:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800cd7a:	697a      	ldr	r2, [r7, #20]
 800cd7c:	68bb      	ldr	r3, [r7, #8]
 800cd7e:	4313      	orrs	r3, r2
 800cd80:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800cd82:	68fb      	ldr	r3, [r7, #12]
 800cd84:	693a      	ldr	r2, [r7, #16]
 800cd86:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800cd88:	68fb      	ldr	r3, [r7, #12]
 800cd8a:	697a      	ldr	r2, [r7, #20]
 800cd8c:	621a      	str	r2, [r3, #32]
}
 800cd8e:	bf00      	nop
 800cd90:	371c      	adds	r7, #28
 800cd92:	46bd      	mov	sp, r7
 800cd94:	bc80      	pop	{r7}
 800cd96:	4770      	bx	lr

0800cd98 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800cd98:	b480      	push	{r7}
 800cd9a:	b087      	sub	sp, #28
 800cd9c:	af00      	add	r7, sp, #0
 800cd9e:	60f8      	str	r0, [r7, #12]
 800cda0:	60b9      	str	r1, [r7, #8]
 800cda2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800cda4:	68fb      	ldr	r3, [r7, #12]
 800cda6:	6a1b      	ldr	r3, [r3, #32]
 800cda8:	f023 0210 	bic.w	r2, r3, #16
 800cdac:	68fb      	ldr	r3, [r7, #12]
 800cdae:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800cdb0:	68fb      	ldr	r3, [r7, #12]
 800cdb2:	699b      	ldr	r3, [r3, #24]
 800cdb4:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800cdb6:	68fb      	ldr	r3, [r7, #12]
 800cdb8:	6a1b      	ldr	r3, [r3, #32]
 800cdba:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800cdbc:	697b      	ldr	r3, [r7, #20]
 800cdbe:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800cdc2:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800cdc4:	687b      	ldr	r3, [r7, #4]
 800cdc6:	031b      	lsls	r3, r3, #12
 800cdc8:	697a      	ldr	r2, [r7, #20]
 800cdca:	4313      	orrs	r3, r2
 800cdcc:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800cdce:	693b      	ldr	r3, [r7, #16]
 800cdd0:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800cdd4:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800cdd6:	68bb      	ldr	r3, [r7, #8]
 800cdd8:	011b      	lsls	r3, r3, #4
 800cdda:	693a      	ldr	r2, [r7, #16]
 800cddc:	4313      	orrs	r3, r2
 800cdde:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800cde0:	68fb      	ldr	r3, [r7, #12]
 800cde2:	697a      	ldr	r2, [r7, #20]
 800cde4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800cde6:	68fb      	ldr	r3, [r7, #12]
 800cde8:	693a      	ldr	r2, [r7, #16]
 800cdea:	621a      	str	r2, [r3, #32]
}
 800cdec:	bf00      	nop
 800cdee:	371c      	adds	r7, #28
 800cdf0:	46bd      	mov	sp, r7
 800cdf2:	bc80      	pop	{r7}
 800cdf4:	4770      	bx	lr

0800cdf6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800cdf6:	b480      	push	{r7}
 800cdf8:	b085      	sub	sp, #20
 800cdfa:	af00      	add	r7, sp, #0
 800cdfc:	6078      	str	r0, [r7, #4]
 800cdfe:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800ce00:	687b      	ldr	r3, [r7, #4]
 800ce02:	689b      	ldr	r3, [r3, #8]
 800ce04:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800ce06:	68fb      	ldr	r3, [r7, #12]
 800ce08:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 800ce0c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ce10:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800ce12:	683a      	ldr	r2, [r7, #0]
 800ce14:	68fb      	ldr	r3, [r7, #12]
 800ce16:	4313      	orrs	r3, r2
 800ce18:	f043 0307 	orr.w	r3, r3, #7
 800ce1c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800ce1e:	687b      	ldr	r3, [r7, #4]
 800ce20:	68fa      	ldr	r2, [r7, #12]
 800ce22:	609a      	str	r2, [r3, #8]
}
 800ce24:	bf00      	nop
 800ce26:	3714      	adds	r7, #20
 800ce28:	46bd      	mov	sp, r7
 800ce2a:	bc80      	pop	{r7}
 800ce2c:	4770      	bx	lr

0800ce2e <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800ce2e:	b480      	push	{r7}
 800ce30:	b087      	sub	sp, #28
 800ce32:	af00      	add	r7, sp, #0
 800ce34:	60f8      	str	r0, [r7, #12]
 800ce36:	60b9      	str	r1, [r7, #8]
 800ce38:	607a      	str	r2, [r7, #4]
 800ce3a:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800ce3c:	68fb      	ldr	r3, [r7, #12]
 800ce3e:	689b      	ldr	r3, [r3, #8]
 800ce40:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800ce42:	697b      	ldr	r3, [r7, #20]
 800ce44:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800ce48:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800ce4a:	683b      	ldr	r3, [r7, #0]
 800ce4c:	021a      	lsls	r2, r3, #8
 800ce4e:	687b      	ldr	r3, [r7, #4]
 800ce50:	431a      	orrs	r2, r3
 800ce52:	68bb      	ldr	r3, [r7, #8]
 800ce54:	4313      	orrs	r3, r2
 800ce56:	697a      	ldr	r2, [r7, #20]
 800ce58:	4313      	orrs	r3, r2
 800ce5a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800ce5c:	68fb      	ldr	r3, [r7, #12]
 800ce5e:	697a      	ldr	r2, [r7, #20]
 800ce60:	609a      	str	r2, [r3, #8]
}
 800ce62:	bf00      	nop
 800ce64:	371c      	adds	r7, #28
 800ce66:	46bd      	mov	sp, r7
 800ce68:	bc80      	pop	{r7}
 800ce6a:	4770      	bx	lr

0800ce6c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800ce6c:	b480      	push	{r7}
 800ce6e:	b085      	sub	sp, #20
 800ce70:	af00      	add	r7, sp, #0
 800ce72:	6078      	str	r0, [r7, #4]
 800ce74:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800ce76:	687b      	ldr	r3, [r7, #4]
 800ce78:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800ce7c:	2b01      	cmp	r3, #1
 800ce7e:	d101      	bne.n	800ce84 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800ce80:	2302      	movs	r3, #2
 800ce82:	e04a      	b.n	800cf1a <HAL_TIMEx_MasterConfigSynchronization+0xae>
 800ce84:	687b      	ldr	r3, [r7, #4]
 800ce86:	2201      	movs	r2, #1
 800ce88:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ce8c:	687b      	ldr	r3, [r7, #4]
 800ce8e:	2202      	movs	r2, #2
 800ce90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800ce94:	687b      	ldr	r3, [r7, #4]
 800ce96:	681b      	ldr	r3, [r3, #0]
 800ce98:	685b      	ldr	r3, [r3, #4]
 800ce9a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800ce9c:	687b      	ldr	r3, [r7, #4]
 800ce9e:	681b      	ldr	r3, [r3, #0]
 800cea0:	689b      	ldr	r3, [r3, #8]
 800cea2:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800cea4:	687b      	ldr	r3, [r7, #4]
 800cea6:	681b      	ldr	r3, [r3, #0]
 800cea8:	4a1e      	ldr	r2, [pc, #120]	; (800cf24 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800ceaa:	4293      	cmp	r3, r2
 800ceac:	d108      	bne.n	800cec0 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800ceae:	68fb      	ldr	r3, [r7, #12]
 800ceb0:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800ceb4:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800ceb6:	683b      	ldr	r3, [r7, #0]
 800ceb8:	685b      	ldr	r3, [r3, #4]
 800ceba:	68fa      	ldr	r2, [r7, #12]
 800cebc:	4313      	orrs	r3, r2
 800cebe:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800cec0:	68fb      	ldr	r3, [r7, #12]
 800cec2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800cec6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800cec8:	683b      	ldr	r3, [r7, #0]
 800ceca:	681b      	ldr	r3, [r3, #0]
 800cecc:	68fa      	ldr	r2, [r7, #12]
 800cece:	4313      	orrs	r3, r2
 800ced0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800ced2:	687b      	ldr	r3, [r7, #4]
 800ced4:	681b      	ldr	r3, [r3, #0]
 800ced6:	68fa      	ldr	r2, [r7, #12]
 800ced8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800ceda:	687b      	ldr	r3, [r7, #4]
 800cedc:	681b      	ldr	r3, [r3, #0]
 800cede:	4a11      	ldr	r2, [pc, #68]	; (800cf24 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800cee0:	4293      	cmp	r3, r2
 800cee2:	d004      	beq.n	800ceee <HAL_TIMEx_MasterConfigSynchronization+0x82>
 800cee4:	687b      	ldr	r3, [r7, #4]
 800cee6:	681b      	ldr	r3, [r3, #0]
 800cee8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800ceec:	d10c      	bne.n	800cf08 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800ceee:	68bb      	ldr	r3, [r7, #8]
 800cef0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800cef4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800cef6:	683b      	ldr	r3, [r7, #0]
 800cef8:	689b      	ldr	r3, [r3, #8]
 800cefa:	68ba      	ldr	r2, [r7, #8]
 800cefc:	4313      	orrs	r3, r2
 800cefe:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800cf00:	687b      	ldr	r3, [r7, #4]
 800cf02:	681b      	ldr	r3, [r3, #0]
 800cf04:	68ba      	ldr	r2, [r7, #8]
 800cf06:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800cf08:	687b      	ldr	r3, [r7, #4]
 800cf0a:	2201      	movs	r2, #1
 800cf0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800cf10:	687b      	ldr	r3, [r7, #4]
 800cf12:	2200      	movs	r2, #0
 800cf14:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800cf18:	2300      	movs	r3, #0
}
 800cf1a:	4618      	mov	r0, r3
 800cf1c:	3714      	adds	r7, #20
 800cf1e:	46bd      	mov	sp, r7
 800cf20:	bc80      	pop	{r7}
 800cf22:	4770      	bx	lr
 800cf24:	40012c00 	.word	0x40012c00

0800cf28 <LL_RCC_GetUSARTClockSource>:
{
 800cf28:	b480      	push	{r7}
 800cf2a:	b083      	sub	sp, #12
 800cf2c:	af00      	add	r7, sp, #0
 800cf2e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx) | (USARTx << 16));
 800cf30:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800cf34:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 800cf38:	687b      	ldr	r3, [r7, #4]
 800cf3a:	401a      	ands	r2, r3
 800cf3c:	687b      	ldr	r3, [r7, #4]
 800cf3e:	041b      	lsls	r3, r3, #16
 800cf40:	4313      	orrs	r3, r2
}
 800cf42:	4618      	mov	r0, r3
 800cf44:	370c      	adds	r7, #12
 800cf46:	46bd      	mov	sp, r7
 800cf48:	bc80      	pop	{r7}
 800cf4a:	4770      	bx	lr

0800cf4c <LL_RCC_GetLPUARTClockSource>:
{
 800cf4c:	b480      	push	{r7}
 800cf4e:	b083      	sub	sp, #12
 800cf50:	af00      	add	r7, sp, #0
 800cf52:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, LPUARTx));
 800cf54:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800cf58:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 800cf5c:	687b      	ldr	r3, [r7, #4]
 800cf5e:	4013      	ands	r3, r2
}
 800cf60:	4618      	mov	r0, r3
 800cf62:	370c      	adds	r7, #12
 800cf64:	46bd      	mov	sp, r7
 800cf66:	bc80      	pop	{r7}
 800cf68:	4770      	bx	lr

0800cf6a <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800cf6a:	b580      	push	{r7, lr}
 800cf6c:	b082      	sub	sp, #8
 800cf6e:	af00      	add	r7, sp, #0
 800cf70:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800cf72:	687b      	ldr	r3, [r7, #4]
 800cf74:	2b00      	cmp	r3, #0
 800cf76:	d101      	bne.n	800cf7c <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800cf78:	2301      	movs	r3, #1
 800cf7a:	e042      	b.n	800d002 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800cf7c:	687b      	ldr	r3, [r7, #4]
 800cf7e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800cf82:	2b00      	cmp	r3, #0
 800cf84:	d106      	bne.n	800cf94 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800cf86:	687b      	ldr	r3, [r7, #4]
 800cf88:	2200      	movs	r2, #0
 800cf8a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800cf8e:	6878      	ldr	r0, [r7, #4]
 800cf90:	f7f8 febe 	bl	8005d10 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800cf94:	687b      	ldr	r3, [r7, #4]
 800cf96:	2224      	movs	r2, #36	; 0x24
 800cf98:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 800cf9c:	687b      	ldr	r3, [r7, #4]
 800cf9e:	681b      	ldr	r3, [r3, #0]
 800cfa0:	681a      	ldr	r2, [r3, #0]
 800cfa2:	687b      	ldr	r3, [r7, #4]
 800cfa4:	681b      	ldr	r3, [r3, #0]
 800cfa6:	f022 0201 	bic.w	r2, r2, #1
 800cfaa:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800cfac:	6878      	ldr	r0, [r7, #4]
 800cfae:	f000 fb2d 	bl	800d60c <UART_SetConfig>
 800cfb2:	4603      	mov	r3, r0
 800cfb4:	2b01      	cmp	r3, #1
 800cfb6:	d101      	bne.n	800cfbc <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 800cfb8:	2301      	movs	r3, #1
 800cfba:	e022      	b.n	800d002 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800cfbc:	687b      	ldr	r3, [r7, #4]
 800cfbe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cfc0:	2b00      	cmp	r3, #0
 800cfc2:	d002      	beq.n	800cfca <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 800cfc4:	6878      	ldr	r0, [r7, #4]
 800cfc6:	f000 fd71 	bl	800daac <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800cfca:	687b      	ldr	r3, [r7, #4]
 800cfcc:	681b      	ldr	r3, [r3, #0]
 800cfce:	685a      	ldr	r2, [r3, #4]
 800cfd0:	687b      	ldr	r3, [r7, #4]
 800cfd2:	681b      	ldr	r3, [r3, #0]
 800cfd4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800cfd8:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800cfda:	687b      	ldr	r3, [r7, #4]
 800cfdc:	681b      	ldr	r3, [r3, #0]
 800cfde:	689a      	ldr	r2, [r3, #8]
 800cfe0:	687b      	ldr	r3, [r7, #4]
 800cfe2:	681b      	ldr	r3, [r3, #0]
 800cfe4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800cfe8:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800cfea:	687b      	ldr	r3, [r7, #4]
 800cfec:	681b      	ldr	r3, [r3, #0]
 800cfee:	681a      	ldr	r2, [r3, #0]
 800cff0:	687b      	ldr	r3, [r7, #4]
 800cff2:	681b      	ldr	r3, [r3, #0]
 800cff4:	f042 0201 	orr.w	r2, r2, #1
 800cff8:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800cffa:	6878      	ldr	r0, [r7, #4]
 800cffc:	f000 fdf7 	bl	800dbee <UART_CheckIdleState>
 800d000:	4603      	mov	r3, r0
}
 800d002:	4618      	mov	r0, r3
 800d004:	3708      	adds	r7, #8
 800d006:	46bd      	mov	sp, r7
 800d008:	bd80      	pop	{r7, pc}

0800d00a <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800d00a:	b580      	push	{r7, lr}
 800d00c:	b084      	sub	sp, #16
 800d00e:	af00      	add	r7, sp, #0
 800d010:	60f8      	str	r0, [r7, #12]
 800d012:	60b9      	str	r1, [r7, #8]
 800d014:	4613      	mov	r3, r2
 800d016:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800d018:	68fb      	ldr	r3, [r7, #12]
 800d01a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d01e:	2b20      	cmp	r3, #32
 800d020:	d11d      	bne.n	800d05e <HAL_UART_Receive_IT+0x54>
  {
    if ((pData == NULL) || (Size == 0U))
 800d022:	68bb      	ldr	r3, [r7, #8]
 800d024:	2b00      	cmp	r3, #0
 800d026:	d002      	beq.n	800d02e <HAL_UART_Receive_IT+0x24>
 800d028:	88fb      	ldrh	r3, [r7, #6]
 800d02a:	2b00      	cmp	r3, #0
 800d02c:	d101      	bne.n	800d032 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 800d02e:	2301      	movs	r3, #1
 800d030:	e016      	b.n	800d060 <HAL_UART_Receive_IT+0x56>
        return  HAL_ERROR;
      }
    }

#endif /* CORE_CM0PLUS */
    __HAL_LOCK(huart);
 800d032:	68fb      	ldr	r3, [r7, #12]
 800d034:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800d038:	2b01      	cmp	r3, #1
 800d03a:	d101      	bne.n	800d040 <HAL_UART_Receive_IT+0x36>
 800d03c:	2302      	movs	r3, #2
 800d03e:	e00f      	b.n	800d060 <HAL_UART_Receive_IT+0x56>
 800d040:	68fb      	ldr	r3, [r7, #12]
 800d042:	2201      	movs	r2, #1
 800d044:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d048:	68fb      	ldr	r3, [r7, #12]
 800d04a:	2200      	movs	r2, #0
 800d04c:	66da      	str	r2, [r3, #108]	; 0x6c

    return(UART_Start_Receive_IT(huart, pData, Size));
 800d04e:	88fb      	ldrh	r3, [r7, #6]
 800d050:	461a      	mov	r2, r3
 800d052:	68b9      	ldr	r1, [r7, #8]
 800d054:	68f8      	ldr	r0, [r7, #12]
 800d056:	f000 fe95 	bl	800dd84 <UART_Start_Receive_IT>
 800d05a:	4603      	mov	r3, r0
 800d05c:	e000      	b.n	800d060 <HAL_UART_Receive_IT+0x56>
  }
  else
  {
    return HAL_BUSY;
 800d05e:	2302      	movs	r3, #2
  }
}
 800d060:	4618      	mov	r0, r3
 800d062:	3710      	adds	r7, #16
 800d064:	46bd      	mov	sp, r7
 800d066:	bd80      	pop	{r7, pc}

0800d068 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800d068:	b580      	push	{r7, lr}
 800d06a:	b084      	sub	sp, #16
 800d06c:	af00      	add	r7, sp, #0
 800d06e:	60f8      	str	r0, [r7, #12]
 800d070:	60b9      	str	r1, [r7, #8]
 800d072:	4613      	mov	r3, r2
 800d074:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800d076:	68fb      	ldr	r3, [r7, #12]
 800d078:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800d07c:	2b20      	cmp	r3, #32
 800d07e:	d168      	bne.n	800d152 <HAL_UART_Transmit_DMA+0xea>
  {
    if ((pData == NULL) || (Size == 0U))
 800d080:	68bb      	ldr	r3, [r7, #8]
 800d082:	2b00      	cmp	r3, #0
 800d084:	d002      	beq.n	800d08c <HAL_UART_Transmit_DMA+0x24>
 800d086:	88fb      	ldrh	r3, [r7, #6]
 800d088:	2b00      	cmp	r3, #0
 800d08a:	d101      	bne.n	800d090 <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 800d08c:	2301      	movs	r3, #1
 800d08e:	e061      	b.n	800d154 <HAL_UART_Transmit_DMA+0xec>
        return  HAL_ERROR;
      }
    }

#endif /* CORE_CM0PLUS */
    __HAL_LOCK(huart);
 800d090:	68fb      	ldr	r3, [r7, #12]
 800d092:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800d096:	2b01      	cmp	r3, #1
 800d098:	d101      	bne.n	800d09e <HAL_UART_Transmit_DMA+0x36>
 800d09a:	2302      	movs	r3, #2
 800d09c:	e05a      	b.n	800d154 <HAL_UART_Transmit_DMA+0xec>
 800d09e:	68fb      	ldr	r3, [r7, #12]
 800d0a0:	2201      	movs	r2, #1
 800d0a2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->pTxBuffPtr  = pData;
 800d0a6:	68fb      	ldr	r3, [r7, #12]
 800d0a8:	68ba      	ldr	r2, [r7, #8]
 800d0aa:	651a      	str	r2, [r3, #80]	; 0x50
    huart->TxXferSize  = Size;
 800d0ac:	68fb      	ldr	r3, [r7, #12]
 800d0ae:	88fa      	ldrh	r2, [r7, #6]
 800d0b0:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 800d0b4:	68fb      	ldr	r3, [r7, #12]
 800d0b6:	88fa      	ldrh	r2, [r7, #6]
 800d0b8:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d0bc:	68fb      	ldr	r3, [r7, #12]
 800d0be:	2200      	movs	r2, #0
 800d0c0:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800d0c4:	68fb      	ldr	r3, [r7, #12]
 800d0c6:	2221      	movs	r2, #33	; 0x21
 800d0c8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    if (huart->hdmatx != NULL)
 800d0cc:	68fb      	ldr	r3, [r7, #12]
 800d0ce:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800d0d0:	2b00      	cmp	r3, #0
 800d0d2:	d02c      	beq.n	800d12e <HAL_UART_Transmit_DMA+0xc6>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800d0d4:	68fb      	ldr	r3, [r7, #12]
 800d0d6:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800d0d8:	4a20      	ldr	r2, [pc, #128]	; (800d15c <HAL_UART_Transmit_DMA+0xf4>)
 800d0da:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800d0dc:	68fb      	ldr	r3, [r7, #12]
 800d0de:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800d0e0:	4a1f      	ldr	r2, [pc, #124]	; (800d160 <HAL_UART_Transmit_DMA+0xf8>)
 800d0e2:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 800d0e4:	68fb      	ldr	r3, [r7, #12]
 800d0e6:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800d0e8:	4a1e      	ldr	r2, [pc, #120]	; (800d164 <HAL_UART_Transmit_DMA+0xfc>)
 800d0ea:	635a      	str	r2, [r3, #52]	; 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 800d0ec:	68fb      	ldr	r3, [r7, #12]
 800d0ee:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800d0f0:	2200      	movs	r2, #0
 800d0f2:	639a      	str	r2, [r3, #56]	; 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 800d0f4:	68fb      	ldr	r3, [r7, #12]
 800d0f6:	6f98      	ldr	r0, [r3, #120]	; 0x78
 800d0f8:	68fb      	ldr	r3, [r7, #12]
 800d0fa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800d0fc:	4619      	mov	r1, r3
 800d0fe:	68fb      	ldr	r3, [r7, #12]
 800d100:	681b      	ldr	r3, [r3, #0]
 800d102:	3328      	adds	r3, #40	; 0x28
 800d104:	461a      	mov	r2, r3
 800d106:	88fb      	ldrh	r3, [r7, #6]
 800d108:	f7fa fa6a 	bl	80075e0 <HAL_DMA_Start_IT>
 800d10c:	4603      	mov	r3, r0
 800d10e:	2b00      	cmp	r3, #0
 800d110:	d00d      	beq.n	800d12e <HAL_UART_Transmit_DMA+0xc6>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 800d112:	68fb      	ldr	r3, [r7, #12]
 800d114:	2210      	movs	r2, #16
 800d116:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

        __HAL_UNLOCK(huart);
 800d11a:	68fb      	ldr	r3, [r7, #12]
 800d11c:	2200      	movs	r2, #0
 800d11e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 800d122:	68fb      	ldr	r3, [r7, #12]
 800d124:	2220      	movs	r2, #32
 800d126:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

        return HAL_ERROR;
 800d12a:	2301      	movs	r3, #1
 800d12c:	e012      	b.n	800d154 <HAL_UART_Transmit_DMA+0xec>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 800d12e:	68fb      	ldr	r3, [r7, #12]
 800d130:	681b      	ldr	r3, [r3, #0]
 800d132:	2240      	movs	r2, #64	; 0x40
 800d134:	621a      	str	r2, [r3, #32]

    __HAL_UNLOCK(huart);
 800d136:	68fb      	ldr	r3, [r7, #12]
 800d138:	2200      	movs	r2, #0
 800d13a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800d13e:	68fb      	ldr	r3, [r7, #12]
 800d140:	681b      	ldr	r3, [r3, #0]
 800d142:	689a      	ldr	r2, [r3, #8]
 800d144:	68fb      	ldr	r3, [r7, #12]
 800d146:	681b      	ldr	r3, [r3, #0]
 800d148:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800d14c:	609a      	str	r2, [r3, #8]

    return HAL_OK;
 800d14e:	2300      	movs	r3, #0
 800d150:	e000      	b.n	800d154 <HAL_UART_Transmit_DMA+0xec>
  }
  else
  {
    return HAL_BUSY;
 800d152:	2302      	movs	r3, #2
  }
}
 800d154:	4618      	mov	r0, r3
 800d156:	3710      	adds	r7, #16
 800d158:	46bd      	mov	sp, r7
 800d15a:	bd80      	pop	{r7, pc}
 800d15c:	0800df99 	.word	0x0800df99
 800d160:	0800dfed 	.word	0x0800dfed
 800d164:	0800e009 	.word	0x0800e009

0800d168 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800d168:	b580      	push	{r7, lr}
 800d16a:	b088      	sub	sp, #32
 800d16c:	af00      	add	r7, sp, #0
 800d16e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800d170:	687b      	ldr	r3, [r7, #4]
 800d172:	681b      	ldr	r3, [r3, #0]
 800d174:	69db      	ldr	r3, [r3, #28]
 800d176:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800d178:	687b      	ldr	r3, [r7, #4]
 800d17a:	681b      	ldr	r3, [r3, #0]
 800d17c:	681b      	ldr	r3, [r3, #0]
 800d17e:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800d180:	687b      	ldr	r3, [r7, #4]
 800d182:	681b      	ldr	r3, [r3, #0]
 800d184:	689b      	ldr	r3, [r3, #8]
 800d186:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800d188:	69fa      	ldr	r2, [r7, #28]
 800d18a:	f640 030f 	movw	r3, #2063	; 0x80f
 800d18e:	4013      	ands	r3, r2
 800d190:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 800d192:	693b      	ldr	r3, [r7, #16]
 800d194:	2b00      	cmp	r3, #0
 800d196:	d118      	bne.n	800d1ca <HAL_UART_IRQHandler+0x62>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800d198:	69fb      	ldr	r3, [r7, #28]
 800d19a:	f003 0320 	and.w	r3, r3, #32
 800d19e:	2b00      	cmp	r3, #0
 800d1a0:	d013      	beq.n	800d1ca <HAL_UART_IRQHandler+0x62>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800d1a2:	69bb      	ldr	r3, [r7, #24]
 800d1a4:	f003 0320 	and.w	r3, r3, #32
 800d1a8:	2b00      	cmp	r3, #0
 800d1aa:	d104      	bne.n	800d1b6 <HAL_UART_IRQHandler+0x4e>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800d1ac:	697b      	ldr	r3, [r7, #20]
 800d1ae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800d1b2:	2b00      	cmp	r3, #0
 800d1b4:	d009      	beq.n	800d1ca <HAL_UART_IRQHandler+0x62>
    {
      if (huart->RxISR != NULL)
 800d1b6:	687b      	ldr	r3, [r7, #4]
 800d1b8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d1ba:	2b00      	cmp	r3, #0
 800d1bc:	f000 81fb 	beq.w	800d5b6 <HAL_UART_IRQHandler+0x44e>
      {
        huart->RxISR(huart);
 800d1c0:	687b      	ldr	r3, [r7, #4]
 800d1c2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d1c4:	6878      	ldr	r0, [r7, #4]
 800d1c6:	4798      	blx	r3
      }
      return;
 800d1c8:	e1f5      	b.n	800d5b6 <HAL_UART_IRQHandler+0x44e>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800d1ca:	693b      	ldr	r3, [r7, #16]
 800d1cc:	2b00      	cmp	r3, #0
 800d1ce:	f000 80ef 	beq.w	800d3b0 <HAL_UART_IRQHandler+0x248>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800d1d2:	697a      	ldr	r2, [r7, #20]
 800d1d4:	4b73      	ldr	r3, [pc, #460]	; (800d3a4 <HAL_UART_IRQHandler+0x23c>)
 800d1d6:	4013      	ands	r3, r2
 800d1d8:	2b00      	cmp	r3, #0
 800d1da:	d105      	bne.n	800d1e8 <HAL_UART_IRQHandler+0x80>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800d1dc:	69ba      	ldr	r2, [r7, #24]
 800d1de:	4b72      	ldr	r3, [pc, #456]	; (800d3a8 <HAL_UART_IRQHandler+0x240>)
 800d1e0:	4013      	ands	r3, r2
 800d1e2:	2b00      	cmp	r3, #0
 800d1e4:	f000 80e4 	beq.w	800d3b0 <HAL_UART_IRQHandler+0x248>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800d1e8:	69fb      	ldr	r3, [r7, #28]
 800d1ea:	f003 0301 	and.w	r3, r3, #1
 800d1ee:	2b00      	cmp	r3, #0
 800d1f0:	d010      	beq.n	800d214 <HAL_UART_IRQHandler+0xac>
 800d1f2:	69bb      	ldr	r3, [r7, #24]
 800d1f4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800d1f8:	2b00      	cmp	r3, #0
 800d1fa:	d00b      	beq.n	800d214 <HAL_UART_IRQHandler+0xac>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800d1fc:	687b      	ldr	r3, [r7, #4]
 800d1fe:	681b      	ldr	r3, [r3, #0]
 800d200:	2201      	movs	r2, #1
 800d202:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800d204:	687b      	ldr	r3, [r7, #4]
 800d206:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800d20a:	f043 0201 	orr.w	r2, r3, #1
 800d20e:	687b      	ldr	r3, [r7, #4]
 800d210:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800d214:	69fb      	ldr	r3, [r7, #28]
 800d216:	f003 0302 	and.w	r3, r3, #2
 800d21a:	2b00      	cmp	r3, #0
 800d21c:	d010      	beq.n	800d240 <HAL_UART_IRQHandler+0xd8>
 800d21e:	697b      	ldr	r3, [r7, #20]
 800d220:	f003 0301 	and.w	r3, r3, #1
 800d224:	2b00      	cmp	r3, #0
 800d226:	d00b      	beq.n	800d240 <HAL_UART_IRQHandler+0xd8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800d228:	687b      	ldr	r3, [r7, #4]
 800d22a:	681b      	ldr	r3, [r3, #0]
 800d22c:	2202      	movs	r2, #2
 800d22e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800d230:	687b      	ldr	r3, [r7, #4]
 800d232:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800d236:	f043 0204 	orr.w	r2, r3, #4
 800d23a:	687b      	ldr	r3, [r7, #4]
 800d23c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800d240:	69fb      	ldr	r3, [r7, #28]
 800d242:	f003 0304 	and.w	r3, r3, #4
 800d246:	2b00      	cmp	r3, #0
 800d248:	d010      	beq.n	800d26c <HAL_UART_IRQHandler+0x104>
 800d24a:	697b      	ldr	r3, [r7, #20]
 800d24c:	f003 0301 	and.w	r3, r3, #1
 800d250:	2b00      	cmp	r3, #0
 800d252:	d00b      	beq.n	800d26c <HAL_UART_IRQHandler+0x104>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800d254:	687b      	ldr	r3, [r7, #4]
 800d256:	681b      	ldr	r3, [r3, #0]
 800d258:	2204      	movs	r2, #4
 800d25a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800d25c:	687b      	ldr	r3, [r7, #4]
 800d25e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800d262:	f043 0202 	orr.w	r2, r3, #2
 800d266:	687b      	ldr	r3, [r7, #4]
 800d268:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800d26c:	69fb      	ldr	r3, [r7, #28]
 800d26e:	f003 0308 	and.w	r3, r3, #8
 800d272:	2b00      	cmp	r3, #0
 800d274:	d015      	beq.n	800d2a2 <HAL_UART_IRQHandler+0x13a>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800d276:	69bb      	ldr	r3, [r7, #24]
 800d278:	f003 0320 	and.w	r3, r3, #32
 800d27c:	2b00      	cmp	r3, #0
 800d27e:	d104      	bne.n	800d28a <HAL_UART_IRQHandler+0x122>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800d280:	697a      	ldr	r2, [r7, #20]
 800d282:	4b48      	ldr	r3, [pc, #288]	; (800d3a4 <HAL_UART_IRQHandler+0x23c>)
 800d284:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800d286:	2b00      	cmp	r3, #0
 800d288:	d00b      	beq.n	800d2a2 <HAL_UART_IRQHandler+0x13a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800d28a:	687b      	ldr	r3, [r7, #4]
 800d28c:	681b      	ldr	r3, [r3, #0]
 800d28e:	2208      	movs	r2, #8
 800d290:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800d292:	687b      	ldr	r3, [r7, #4]
 800d294:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800d298:	f043 0208 	orr.w	r2, r3, #8
 800d29c:	687b      	ldr	r3, [r7, #4]
 800d29e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800d2a2:	69fb      	ldr	r3, [r7, #28]
 800d2a4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800d2a8:	2b00      	cmp	r3, #0
 800d2aa:	d011      	beq.n	800d2d0 <HAL_UART_IRQHandler+0x168>
 800d2ac:	69bb      	ldr	r3, [r7, #24]
 800d2ae:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800d2b2:	2b00      	cmp	r3, #0
 800d2b4:	d00c      	beq.n	800d2d0 <HAL_UART_IRQHandler+0x168>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800d2b6:	687b      	ldr	r3, [r7, #4]
 800d2b8:	681b      	ldr	r3, [r3, #0]
 800d2ba:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800d2be:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800d2c0:	687b      	ldr	r3, [r7, #4]
 800d2c2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800d2c6:	f043 0220 	orr.w	r2, r3, #32
 800d2ca:	687b      	ldr	r3, [r7, #4]
 800d2cc:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800d2d0:	687b      	ldr	r3, [r7, #4]
 800d2d2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800d2d6:	2b00      	cmp	r3, #0
 800d2d8:	f000 816f 	beq.w	800d5ba <HAL_UART_IRQHandler+0x452>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800d2dc:	69fb      	ldr	r3, [r7, #28]
 800d2de:	f003 0320 	and.w	r3, r3, #32
 800d2e2:	2b00      	cmp	r3, #0
 800d2e4:	d011      	beq.n	800d30a <HAL_UART_IRQHandler+0x1a2>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800d2e6:	69bb      	ldr	r3, [r7, #24]
 800d2e8:	f003 0320 	and.w	r3, r3, #32
 800d2ec:	2b00      	cmp	r3, #0
 800d2ee:	d104      	bne.n	800d2fa <HAL_UART_IRQHandler+0x192>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800d2f0:	697b      	ldr	r3, [r7, #20]
 800d2f2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800d2f6:	2b00      	cmp	r3, #0
 800d2f8:	d007      	beq.n	800d30a <HAL_UART_IRQHandler+0x1a2>
      {
        if (huart->RxISR != NULL)
 800d2fa:	687b      	ldr	r3, [r7, #4]
 800d2fc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d2fe:	2b00      	cmp	r3, #0
 800d300:	d003      	beq.n	800d30a <HAL_UART_IRQHandler+0x1a2>
        {
          huart->RxISR(huart);
 800d302:	687b      	ldr	r3, [r7, #4]
 800d304:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d306:	6878      	ldr	r0, [r7, #4]
 800d308:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800d30a:	687b      	ldr	r3, [r7, #4]
 800d30c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800d310:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800d312:	687b      	ldr	r3, [r7, #4]
 800d314:	681b      	ldr	r3, [r3, #0]
 800d316:	689b      	ldr	r3, [r3, #8]
 800d318:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d31c:	2b40      	cmp	r3, #64	; 0x40
 800d31e:	d004      	beq.n	800d32a <HAL_UART_IRQHandler+0x1c2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800d320:	68fb      	ldr	r3, [r7, #12]
 800d322:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800d326:	2b00      	cmp	r3, #0
 800d328:	d031      	beq.n	800d38e <HAL_UART_IRQHandler+0x226>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800d32a:	6878      	ldr	r0, [r7, #4]
 800d32c:	f000 fe03 	bl	800df36 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d330:	687b      	ldr	r3, [r7, #4]
 800d332:	681b      	ldr	r3, [r3, #0]
 800d334:	689b      	ldr	r3, [r3, #8]
 800d336:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d33a:	2b40      	cmp	r3, #64	; 0x40
 800d33c:	d123      	bne.n	800d386 <HAL_UART_IRQHandler+0x21e>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800d33e:	687b      	ldr	r3, [r7, #4]
 800d340:	681b      	ldr	r3, [r3, #0]
 800d342:	689a      	ldr	r2, [r3, #8]
 800d344:	687b      	ldr	r3, [r7, #4]
 800d346:	681b      	ldr	r3, [r3, #0]
 800d348:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800d34c:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800d34e:	687b      	ldr	r3, [r7, #4]
 800d350:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800d352:	2b00      	cmp	r3, #0
 800d354:	d013      	beq.n	800d37e <HAL_UART_IRQHandler+0x216>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800d356:	687b      	ldr	r3, [r7, #4]
 800d358:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800d35a:	4a14      	ldr	r2, [pc, #80]	; (800d3ac <HAL_UART_IRQHandler+0x244>)
 800d35c:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800d35e:	687b      	ldr	r3, [r7, #4]
 800d360:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800d362:	4618      	mov	r0, r3
 800d364:	f7fa fa18 	bl	8007798 <HAL_DMA_Abort_IT>
 800d368:	4603      	mov	r3, r0
 800d36a:	2b00      	cmp	r3, #0
 800d36c:	d017      	beq.n	800d39e <HAL_UART_IRQHandler+0x236>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800d36e:	687b      	ldr	r3, [r7, #4]
 800d370:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800d372:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d374:	687a      	ldr	r2, [r7, #4]
 800d376:	6fd2      	ldr	r2, [r2, #124]	; 0x7c
 800d378:	4610      	mov	r0, r2
 800d37a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d37c:	e00f      	b.n	800d39e <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800d37e:	6878      	ldr	r0, [r7, #4]
 800d380:	f000 f92f 	bl	800d5e2 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d384:	e00b      	b.n	800d39e <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800d386:	6878      	ldr	r0, [r7, #4]
 800d388:	f000 f92b 	bl	800d5e2 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d38c:	e007      	b.n	800d39e <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800d38e:	6878      	ldr	r0, [r7, #4]
 800d390:	f000 f927 	bl	800d5e2 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d394:	687b      	ldr	r3, [r7, #4]
 800d396:	2200      	movs	r2, #0
 800d398:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      }
    }
    return;
 800d39c:	e10d      	b.n	800d5ba <HAL_UART_IRQHandler+0x452>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d39e:	bf00      	nop
    return;
 800d3a0:	e10b      	b.n	800d5ba <HAL_UART_IRQHandler+0x452>
 800d3a2:	bf00      	nop
 800d3a4:	10000001 	.word	0x10000001
 800d3a8:	04000120 	.word	0x04000120
 800d3ac:	0800e089 	.word	0x0800e089

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d3b0:	687b      	ldr	r3, [r7, #4]
 800d3b2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d3b4:	2b01      	cmp	r3, #1
 800d3b6:	f040 80ab 	bne.w	800d510 <HAL_UART_IRQHandler+0x3a8>
      &&((isrflags & USART_ISR_IDLE) != 0U)
 800d3ba:	69fb      	ldr	r3, [r7, #28]
 800d3bc:	f003 0310 	and.w	r3, r3, #16
 800d3c0:	2b00      	cmp	r3, #0
 800d3c2:	f000 80a5 	beq.w	800d510 <HAL_UART_IRQHandler+0x3a8>
      &&((cr1its & USART_ISR_IDLE) != 0U))
 800d3c6:	69bb      	ldr	r3, [r7, #24]
 800d3c8:	f003 0310 	and.w	r3, r3, #16
 800d3cc:	2b00      	cmp	r3, #0
 800d3ce:	f000 809f 	beq.w	800d510 <HAL_UART_IRQHandler+0x3a8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800d3d2:	687b      	ldr	r3, [r7, #4]
 800d3d4:	681b      	ldr	r3, [r3, #0]
 800d3d6:	2210      	movs	r2, #16
 800d3d8:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d3da:	687b      	ldr	r3, [r7, #4]
 800d3dc:	681b      	ldr	r3, [r3, #0]
 800d3de:	689b      	ldr	r3, [r3, #8]
 800d3e0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d3e4:	2b40      	cmp	r3, #64	; 0x40
 800d3e6:	d155      	bne.n	800d494 <HAL_UART_IRQHandler+0x32c>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800d3e8:	687b      	ldr	r3, [r7, #4]
 800d3ea:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800d3ec:	681b      	ldr	r3, [r3, #0]
 800d3ee:	685b      	ldr	r3, [r3, #4]
 800d3f0:	813b      	strh	r3, [r7, #8]
      if (  (nb_remaining_rx_data > 0U)
 800d3f2:	893b      	ldrh	r3, [r7, #8]
 800d3f4:	2b00      	cmp	r3, #0
 800d3f6:	f000 80e2 	beq.w	800d5be <HAL_UART_IRQHandler+0x456>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 800d3fa:	687b      	ldr	r3, [r7, #4]
 800d3fc:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800d400:	893a      	ldrh	r2, [r7, #8]
 800d402:	429a      	cmp	r2, r3
 800d404:	f080 80db 	bcs.w	800d5be <HAL_UART_IRQHandler+0x456>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800d408:	687b      	ldr	r3, [r7, #4]
 800d40a:	893a      	ldrh	r2, [r7, #8]
 800d40c:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800d410:	687b      	ldr	r3, [r7, #4]
 800d412:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800d414:	681b      	ldr	r3, [r3, #0]
 800d416:	681b      	ldr	r3, [r3, #0]
 800d418:	f003 0320 	and.w	r3, r3, #32
 800d41c:	2b00      	cmp	r3, #0
 800d41e:	d12b      	bne.n	800d478 <HAL_UART_IRQHandler+0x310>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800d420:	687b      	ldr	r3, [r7, #4]
 800d422:	681b      	ldr	r3, [r3, #0]
 800d424:	681a      	ldr	r2, [r3, #0]
 800d426:	687b      	ldr	r3, [r7, #4]
 800d428:	681b      	ldr	r3, [r3, #0]
 800d42a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800d42e:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d430:	687b      	ldr	r3, [r7, #4]
 800d432:	681b      	ldr	r3, [r3, #0]
 800d434:	689a      	ldr	r2, [r3, #8]
 800d436:	687b      	ldr	r3, [r7, #4]
 800d438:	681b      	ldr	r3, [r3, #0]
 800d43a:	f022 0201 	bic.w	r2, r2, #1
 800d43e:	609a      	str	r2, [r3, #8]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800d440:	687b      	ldr	r3, [r7, #4]
 800d442:	681b      	ldr	r3, [r3, #0]
 800d444:	689a      	ldr	r2, [r3, #8]
 800d446:	687b      	ldr	r3, [r7, #4]
 800d448:	681b      	ldr	r3, [r3, #0]
 800d44a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800d44e:	609a      	str	r2, [r3, #8]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800d450:	687b      	ldr	r3, [r7, #4]
 800d452:	2220      	movs	r2, #32
 800d454:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d458:	687b      	ldr	r3, [r7, #4]
 800d45a:	2200      	movs	r2, #0
 800d45c:	66da      	str	r2, [r3, #108]	; 0x6c

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d45e:	687b      	ldr	r3, [r7, #4]
 800d460:	681b      	ldr	r3, [r3, #0]
 800d462:	681a      	ldr	r2, [r3, #0]
 800d464:	687b      	ldr	r3, [r7, #4]
 800d466:	681b      	ldr	r3, [r3, #0]
 800d468:	f022 0210 	bic.w	r2, r2, #16
 800d46c:	601a      	str	r2, [r3, #0]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800d46e:	687b      	ldr	r3, [r7, #4]
 800d470:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800d472:	4618      	mov	r0, r3
 800d474:	f7fa f932 	bl	80076dc <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800d478:	687b      	ldr	r3, [r7, #4]
 800d47a:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 800d47e:	687b      	ldr	r3, [r7, #4]
 800d480:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800d484:	b29b      	uxth	r3, r3
 800d486:	1ad3      	subs	r3, r2, r3
 800d488:	b29b      	uxth	r3, r3
 800d48a:	4619      	mov	r1, r3
 800d48c:	6878      	ldr	r0, [r7, #4]
 800d48e:	f000 f8b1 	bl	800d5f4 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 800d492:	e094      	b.n	800d5be <HAL_UART_IRQHandler+0x456>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800d494:	687b      	ldr	r3, [r7, #4]
 800d496:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 800d49a:	687b      	ldr	r3, [r7, #4]
 800d49c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800d4a0:	b29b      	uxth	r3, r3
 800d4a2:	1ad3      	subs	r3, r2, r3
 800d4a4:	817b      	strh	r3, [r7, #10]
      if (  (huart->RxXferCount > 0U)
 800d4a6:	687b      	ldr	r3, [r7, #4]
 800d4a8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800d4ac:	b29b      	uxth	r3, r3
 800d4ae:	2b00      	cmp	r3, #0
 800d4b0:	f000 8087 	beq.w	800d5c2 <HAL_UART_IRQHandler+0x45a>
          &&(nb_rx_data > 0U) )
 800d4b4:	897b      	ldrh	r3, [r7, #10]
 800d4b6:	2b00      	cmp	r3, #0
 800d4b8:	f000 8083 	beq.w	800d5c2 <HAL_UART_IRQHandler+0x45a>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800d4bc:	687b      	ldr	r3, [r7, #4]
 800d4be:	681b      	ldr	r3, [r3, #0]
 800d4c0:	681a      	ldr	r2, [r3, #0]
 800d4c2:	687b      	ldr	r3, [r7, #4]
 800d4c4:	681b      	ldr	r3, [r3, #0]
 800d4c6:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800d4ca:	601a      	str	r2, [r3, #0]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800d4cc:	687b      	ldr	r3, [r7, #4]
 800d4ce:	681b      	ldr	r3, [r3, #0]
 800d4d0:	689b      	ldr	r3, [r3, #8]
 800d4d2:	687a      	ldr	r2, [r7, #4]
 800d4d4:	6812      	ldr	r2, [r2, #0]
 800d4d6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800d4da:	f023 0301 	bic.w	r3, r3, #1
 800d4de:	6093      	str	r3, [r2, #8]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800d4e0:	687b      	ldr	r3, [r7, #4]
 800d4e2:	2220      	movs	r2, #32
 800d4e4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d4e8:	687b      	ldr	r3, [r7, #4]
 800d4ea:	2200      	movs	r2, #0
 800d4ec:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800d4ee:	687b      	ldr	r3, [r7, #4]
 800d4f0:	2200      	movs	r2, #0
 800d4f2:	671a      	str	r2, [r3, #112]	; 0x70

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d4f4:	687b      	ldr	r3, [r7, #4]
 800d4f6:	681b      	ldr	r3, [r3, #0]
 800d4f8:	681a      	ldr	r2, [r3, #0]
 800d4fa:	687b      	ldr	r3, [r7, #4]
 800d4fc:	681b      	ldr	r3, [r3, #0]
 800d4fe:	f022 0210 	bic.w	r2, r2, #16
 800d502:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800d504:	897b      	ldrh	r3, [r7, #10]
 800d506:	4619      	mov	r1, r3
 800d508:	6878      	ldr	r0, [r7, #4]
 800d50a:	f000 f873 	bl	800d5f4 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 800d50e:	e058      	b.n	800d5c2 <HAL_UART_IRQHandler+0x45a>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800d510:	69fb      	ldr	r3, [r7, #28]
 800d512:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800d516:	2b00      	cmp	r3, #0
 800d518:	d00d      	beq.n	800d536 <HAL_UART_IRQHandler+0x3ce>
 800d51a:	697b      	ldr	r3, [r7, #20]
 800d51c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800d520:	2b00      	cmp	r3, #0
 800d522:	d008      	beq.n	800d536 <HAL_UART_IRQHandler+0x3ce>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800d524:	687b      	ldr	r3, [r7, #4]
 800d526:	681b      	ldr	r3, [r3, #0]
 800d528:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800d52c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800d52e:	6878      	ldr	r0, [r7, #4]
 800d530:	f001 f8b6 	bl	800e6a0 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800d534:	e048      	b.n	800d5c8 <HAL_UART_IRQHandler+0x460>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800d536:	69fb      	ldr	r3, [r7, #28]
 800d538:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d53c:	2b00      	cmp	r3, #0
 800d53e:	d012      	beq.n	800d566 <HAL_UART_IRQHandler+0x3fe>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800d540:	69bb      	ldr	r3, [r7, #24]
 800d542:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d546:	2b00      	cmp	r3, #0
 800d548:	d104      	bne.n	800d554 <HAL_UART_IRQHandler+0x3ec>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800d54a:	697b      	ldr	r3, [r7, #20]
 800d54c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800d550:	2b00      	cmp	r3, #0
 800d552:	d008      	beq.n	800d566 <HAL_UART_IRQHandler+0x3fe>
  {
    if (huart->TxISR != NULL)
 800d554:	687b      	ldr	r3, [r7, #4]
 800d556:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800d558:	2b00      	cmp	r3, #0
 800d55a:	d034      	beq.n	800d5c6 <HAL_UART_IRQHandler+0x45e>
    {
      huart->TxISR(huart);
 800d55c:	687b      	ldr	r3, [r7, #4]
 800d55e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800d560:	6878      	ldr	r0, [r7, #4]
 800d562:	4798      	blx	r3
    }
    return;
 800d564:	e02f      	b.n	800d5c6 <HAL_UART_IRQHandler+0x45e>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800d566:	69fb      	ldr	r3, [r7, #28]
 800d568:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d56c:	2b00      	cmp	r3, #0
 800d56e:	d008      	beq.n	800d582 <HAL_UART_IRQHandler+0x41a>
 800d570:	69bb      	ldr	r3, [r7, #24]
 800d572:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d576:	2b00      	cmp	r3, #0
 800d578:	d003      	beq.n	800d582 <HAL_UART_IRQHandler+0x41a>
  {
    UART_EndTransmit_IT(huart);
 800d57a:	6878      	ldr	r0, [r7, #4]
 800d57c:	f000 fd9a 	bl	800e0b4 <UART_EndTransmit_IT>
    return;
 800d580:	e022      	b.n	800d5c8 <HAL_UART_IRQHandler+0x460>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800d582:	69fb      	ldr	r3, [r7, #28]
 800d584:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800d588:	2b00      	cmp	r3, #0
 800d58a:	d008      	beq.n	800d59e <HAL_UART_IRQHandler+0x436>
 800d58c:	69bb      	ldr	r3, [r7, #24]
 800d58e:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800d592:	2b00      	cmp	r3, #0
 800d594:	d003      	beq.n	800d59e <HAL_UART_IRQHandler+0x436>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800d596:	6878      	ldr	r0, [r7, #4]
 800d598:	f001 f894 	bl	800e6c4 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800d59c:	e014      	b.n	800d5c8 <HAL_UART_IRQHandler+0x460>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800d59e:	69fb      	ldr	r3, [r7, #28]
 800d5a0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800d5a4:	2b00      	cmp	r3, #0
 800d5a6:	d00f      	beq.n	800d5c8 <HAL_UART_IRQHandler+0x460>
 800d5a8:	69bb      	ldr	r3, [r7, #24]
 800d5aa:	2b00      	cmp	r3, #0
 800d5ac:	da0c      	bge.n	800d5c8 <HAL_UART_IRQHandler+0x460>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800d5ae:	6878      	ldr	r0, [r7, #4]
 800d5b0:	f001 f87f 	bl	800e6b2 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800d5b4:	e008      	b.n	800d5c8 <HAL_UART_IRQHandler+0x460>
      return;
 800d5b6:	bf00      	nop
 800d5b8:	e006      	b.n	800d5c8 <HAL_UART_IRQHandler+0x460>
    return;
 800d5ba:	bf00      	nop
 800d5bc:	e004      	b.n	800d5c8 <HAL_UART_IRQHandler+0x460>
      return;
 800d5be:	bf00      	nop
 800d5c0:	e002      	b.n	800d5c8 <HAL_UART_IRQHandler+0x460>
      return;
 800d5c2:	bf00      	nop
 800d5c4:	e000      	b.n	800d5c8 <HAL_UART_IRQHandler+0x460>
    return;
 800d5c6:	bf00      	nop
  }
}
 800d5c8:	3720      	adds	r7, #32
 800d5ca:	46bd      	mov	sp, r7
 800d5cc:	bd80      	pop	{r7, pc}
 800d5ce:	bf00      	nop

0800d5d0 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800d5d0:	b480      	push	{r7}
 800d5d2:	b083      	sub	sp, #12
 800d5d4:	af00      	add	r7, sp, #0
 800d5d6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 800d5d8:	bf00      	nop
 800d5da:	370c      	adds	r7, #12
 800d5dc:	46bd      	mov	sp, r7
 800d5de:	bc80      	pop	{r7}
 800d5e0:	4770      	bx	lr

0800d5e2 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800d5e2:	b480      	push	{r7}
 800d5e4:	b083      	sub	sp, #12
 800d5e6:	af00      	add	r7, sp, #0
 800d5e8:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800d5ea:	bf00      	nop
 800d5ec:	370c      	adds	r7, #12
 800d5ee:	46bd      	mov	sp, r7
 800d5f0:	bc80      	pop	{r7}
 800d5f2:	4770      	bx	lr

0800d5f4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800d5f4:	b480      	push	{r7}
 800d5f6:	b083      	sub	sp, #12
 800d5f8:	af00      	add	r7, sp, #0
 800d5fa:	6078      	str	r0, [r7, #4]
 800d5fc:	460b      	mov	r3, r1
 800d5fe:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800d600:	bf00      	nop
 800d602:	370c      	adds	r7, #12
 800d604:	46bd      	mov	sp, r7
 800d606:	bc80      	pop	{r7}
 800d608:	4770      	bx	lr
	...

0800d60c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800d60c:	b5b0      	push	{r4, r5, r7, lr}
 800d60e:	b088      	sub	sp, #32
 800d610:	af00      	add	r7, sp, #0
 800d612:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800d614:	2300      	movs	r3, #0
 800d616:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800d618:	687b      	ldr	r3, [r7, #4]
 800d61a:	689a      	ldr	r2, [r3, #8]
 800d61c:	687b      	ldr	r3, [r7, #4]
 800d61e:	691b      	ldr	r3, [r3, #16]
 800d620:	431a      	orrs	r2, r3
 800d622:	687b      	ldr	r3, [r7, #4]
 800d624:	695b      	ldr	r3, [r3, #20]
 800d626:	431a      	orrs	r2, r3
 800d628:	687b      	ldr	r3, [r7, #4]
 800d62a:	69db      	ldr	r3, [r3, #28]
 800d62c:	4313      	orrs	r3, r2
 800d62e:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800d630:	687b      	ldr	r3, [r7, #4]
 800d632:	681b      	ldr	r3, [r3, #0]
 800d634:	681a      	ldr	r2, [r3, #0]
 800d636:	4bab      	ldr	r3, [pc, #684]	; (800d8e4 <UART_SetConfig+0x2d8>)
 800d638:	4013      	ands	r3, r2
 800d63a:	687a      	ldr	r2, [r7, #4]
 800d63c:	6812      	ldr	r2, [r2, #0]
 800d63e:	69f9      	ldr	r1, [r7, #28]
 800d640:	430b      	orrs	r3, r1
 800d642:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800d644:	687b      	ldr	r3, [r7, #4]
 800d646:	681b      	ldr	r3, [r3, #0]
 800d648:	685b      	ldr	r3, [r3, #4]
 800d64a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800d64e:	687b      	ldr	r3, [r7, #4]
 800d650:	68da      	ldr	r2, [r3, #12]
 800d652:	687b      	ldr	r3, [r7, #4]
 800d654:	681b      	ldr	r3, [r3, #0]
 800d656:	430a      	orrs	r2, r1
 800d658:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800d65a:	687b      	ldr	r3, [r7, #4]
 800d65c:	699b      	ldr	r3, [r3, #24]
 800d65e:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800d660:	687b      	ldr	r3, [r7, #4]
 800d662:	681b      	ldr	r3, [r3, #0]
 800d664:	4aa0      	ldr	r2, [pc, #640]	; (800d8e8 <UART_SetConfig+0x2dc>)
 800d666:	4293      	cmp	r3, r2
 800d668:	d004      	beq.n	800d674 <UART_SetConfig+0x68>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800d66a:	687b      	ldr	r3, [r7, #4]
 800d66c:	6a1b      	ldr	r3, [r3, #32]
 800d66e:	69fa      	ldr	r2, [r7, #28]
 800d670:	4313      	orrs	r3, r2
 800d672:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800d674:	687b      	ldr	r3, [r7, #4]
 800d676:	681b      	ldr	r3, [r3, #0]
 800d678:	689b      	ldr	r3, [r3, #8]
 800d67a:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 800d67e:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 800d682:	687a      	ldr	r2, [r7, #4]
 800d684:	6812      	ldr	r2, [r2, #0]
 800d686:	69f9      	ldr	r1, [r7, #28]
 800d688:	430b      	orrs	r3, r1
 800d68a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800d68c:	687b      	ldr	r3, [r7, #4]
 800d68e:	681b      	ldr	r3, [r3, #0]
 800d690:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d692:	f023 010f 	bic.w	r1, r3, #15
 800d696:	687b      	ldr	r3, [r7, #4]
 800d698:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800d69a:	687b      	ldr	r3, [r7, #4]
 800d69c:	681b      	ldr	r3, [r3, #0]
 800d69e:	430a      	orrs	r2, r1
 800d6a0:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800d6a2:	687b      	ldr	r3, [r7, #4]
 800d6a4:	681b      	ldr	r3, [r3, #0]
 800d6a6:	4a91      	ldr	r2, [pc, #580]	; (800d8ec <UART_SetConfig+0x2e0>)
 800d6a8:	4293      	cmp	r3, r2
 800d6aa:	d122      	bne.n	800d6f2 <UART_SetConfig+0xe6>
 800d6ac:	2003      	movs	r0, #3
 800d6ae:	f7ff fc3b 	bl	800cf28 <LL_RCC_GetUSARTClockSource>
 800d6b2:	4603      	mov	r3, r0
 800d6b4:	f5a3 3340 	sub.w	r3, r3, #196608	; 0x30000
 800d6b8:	2b03      	cmp	r3, #3
 800d6ba:	d817      	bhi.n	800d6ec <UART_SetConfig+0xe0>
 800d6bc:	a201      	add	r2, pc, #4	; (adr r2, 800d6c4 <UART_SetConfig+0xb8>)
 800d6be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d6c2:	bf00      	nop
 800d6c4:	0800d6d5 	.word	0x0800d6d5
 800d6c8:	0800d6e1 	.word	0x0800d6e1
 800d6cc:	0800d6db 	.word	0x0800d6db
 800d6d0:	0800d6e7 	.word	0x0800d6e7
 800d6d4:	2301      	movs	r3, #1
 800d6d6:	76fb      	strb	r3, [r7, #27]
 800d6d8:	e072      	b.n	800d7c0 <UART_SetConfig+0x1b4>
 800d6da:	2302      	movs	r3, #2
 800d6dc:	76fb      	strb	r3, [r7, #27]
 800d6de:	e06f      	b.n	800d7c0 <UART_SetConfig+0x1b4>
 800d6e0:	2304      	movs	r3, #4
 800d6e2:	76fb      	strb	r3, [r7, #27]
 800d6e4:	e06c      	b.n	800d7c0 <UART_SetConfig+0x1b4>
 800d6e6:	2308      	movs	r3, #8
 800d6e8:	76fb      	strb	r3, [r7, #27]
 800d6ea:	e069      	b.n	800d7c0 <UART_SetConfig+0x1b4>
 800d6ec:	2310      	movs	r3, #16
 800d6ee:	76fb      	strb	r3, [r7, #27]
 800d6f0:	e066      	b.n	800d7c0 <UART_SetConfig+0x1b4>
 800d6f2:	687b      	ldr	r3, [r7, #4]
 800d6f4:	681b      	ldr	r3, [r3, #0]
 800d6f6:	4a7e      	ldr	r2, [pc, #504]	; (800d8f0 <UART_SetConfig+0x2e4>)
 800d6f8:	4293      	cmp	r3, r2
 800d6fa:	d134      	bne.n	800d766 <UART_SetConfig+0x15a>
 800d6fc:	200c      	movs	r0, #12
 800d6fe:	f7ff fc13 	bl	800cf28 <LL_RCC_GetUSARTClockSource>
 800d702:	4603      	mov	r3, r0
 800d704:	f5a3 2340 	sub.w	r3, r3, #786432	; 0xc0000
 800d708:	2b0c      	cmp	r3, #12
 800d70a:	d829      	bhi.n	800d760 <UART_SetConfig+0x154>
 800d70c:	a201      	add	r2, pc, #4	; (adr r2, 800d714 <UART_SetConfig+0x108>)
 800d70e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d712:	bf00      	nop
 800d714:	0800d749 	.word	0x0800d749
 800d718:	0800d761 	.word	0x0800d761
 800d71c:	0800d761 	.word	0x0800d761
 800d720:	0800d761 	.word	0x0800d761
 800d724:	0800d755 	.word	0x0800d755
 800d728:	0800d761 	.word	0x0800d761
 800d72c:	0800d761 	.word	0x0800d761
 800d730:	0800d761 	.word	0x0800d761
 800d734:	0800d74f 	.word	0x0800d74f
 800d738:	0800d761 	.word	0x0800d761
 800d73c:	0800d761 	.word	0x0800d761
 800d740:	0800d761 	.word	0x0800d761
 800d744:	0800d75b 	.word	0x0800d75b
 800d748:	2300      	movs	r3, #0
 800d74a:	76fb      	strb	r3, [r7, #27]
 800d74c:	e038      	b.n	800d7c0 <UART_SetConfig+0x1b4>
 800d74e:	2302      	movs	r3, #2
 800d750:	76fb      	strb	r3, [r7, #27]
 800d752:	e035      	b.n	800d7c0 <UART_SetConfig+0x1b4>
 800d754:	2304      	movs	r3, #4
 800d756:	76fb      	strb	r3, [r7, #27]
 800d758:	e032      	b.n	800d7c0 <UART_SetConfig+0x1b4>
 800d75a:	2308      	movs	r3, #8
 800d75c:	76fb      	strb	r3, [r7, #27]
 800d75e:	e02f      	b.n	800d7c0 <UART_SetConfig+0x1b4>
 800d760:	2310      	movs	r3, #16
 800d762:	76fb      	strb	r3, [r7, #27]
 800d764:	e02c      	b.n	800d7c0 <UART_SetConfig+0x1b4>
 800d766:	687b      	ldr	r3, [r7, #4]
 800d768:	681b      	ldr	r3, [r3, #0]
 800d76a:	4a5f      	ldr	r2, [pc, #380]	; (800d8e8 <UART_SetConfig+0x2dc>)
 800d76c:	4293      	cmp	r3, r2
 800d76e:	d125      	bne.n	800d7bc <UART_SetConfig+0x1b0>
 800d770:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 800d774:	f7ff fbea 	bl	800cf4c <LL_RCC_GetLPUARTClockSource>
 800d778:	4603      	mov	r3, r0
 800d77a:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800d77e:	d017      	beq.n	800d7b0 <UART_SetConfig+0x1a4>
 800d780:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800d784:	d817      	bhi.n	800d7b6 <UART_SetConfig+0x1aa>
 800d786:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800d78a:	d00b      	beq.n	800d7a4 <UART_SetConfig+0x198>
 800d78c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800d790:	d811      	bhi.n	800d7b6 <UART_SetConfig+0x1aa>
 800d792:	2b00      	cmp	r3, #0
 800d794:	d003      	beq.n	800d79e <UART_SetConfig+0x192>
 800d796:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800d79a:	d006      	beq.n	800d7aa <UART_SetConfig+0x19e>
 800d79c:	e00b      	b.n	800d7b6 <UART_SetConfig+0x1aa>
 800d79e:	2300      	movs	r3, #0
 800d7a0:	76fb      	strb	r3, [r7, #27]
 800d7a2:	e00d      	b.n	800d7c0 <UART_SetConfig+0x1b4>
 800d7a4:	2302      	movs	r3, #2
 800d7a6:	76fb      	strb	r3, [r7, #27]
 800d7a8:	e00a      	b.n	800d7c0 <UART_SetConfig+0x1b4>
 800d7aa:	2304      	movs	r3, #4
 800d7ac:	76fb      	strb	r3, [r7, #27]
 800d7ae:	e007      	b.n	800d7c0 <UART_SetConfig+0x1b4>
 800d7b0:	2308      	movs	r3, #8
 800d7b2:	76fb      	strb	r3, [r7, #27]
 800d7b4:	e004      	b.n	800d7c0 <UART_SetConfig+0x1b4>
 800d7b6:	2310      	movs	r3, #16
 800d7b8:	76fb      	strb	r3, [r7, #27]
 800d7ba:	e001      	b.n	800d7c0 <UART_SetConfig+0x1b4>
 800d7bc:	2310      	movs	r3, #16
 800d7be:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800d7c0:	687b      	ldr	r3, [r7, #4]
 800d7c2:	681b      	ldr	r3, [r3, #0]
 800d7c4:	4a48      	ldr	r2, [pc, #288]	; (800d8e8 <UART_SetConfig+0x2dc>)
 800d7c6:	4293      	cmp	r3, r2
 800d7c8:	f040 8098 	bne.w	800d8fc <UART_SetConfig+0x2f0>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800d7cc:	7efb      	ldrb	r3, [r7, #27]
 800d7ce:	2b08      	cmp	r3, #8
 800d7d0:	d823      	bhi.n	800d81a <UART_SetConfig+0x20e>
 800d7d2:	a201      	add	r2, pc, #4	; (adr r2, 800d7d8 <UART_SetConfig+0x1cc>)
 800d7d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d7d8:	0800d7fd 	.word	0x0800d7fd
 800d7dc:	0800d81b 	.word	0x0800d81b
 800d7e0:	0800d805 	.word	0x0800d805
 800d7e4:	0800d81b 	.word	0x0800d81b
 800d7e8:	0800d80b 	.word	0x0800d80b
 800d7ec:	0800d81b 	.word	0x0800d81b
 800d7f0:	0800d81b 	.word	0x0800d81b
 800d7f4:	0800d81b 	.word	0x0800d81b
 800d7f8:	0800d813 	.word	0x0800d813
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800d7fc:	f7fd fe1e 	bl	800b43c <HAL_RCC_GetPCLK1Freq>
 800d800:	6178      	str	r0, [r7, #20]
        break;
 800d802:	e00f      	b.n	800d824 <UART_SetConfig+0x218>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800d804:	4b3b      	ldr	r3, [pc, #236]	; (800d8f4 <UART_SetConfig+0x2e8>)
 800d806:	617b      	str	r3, [r7, #20]
        break;
 800d808:	e00c      	b.n	800d824 <UART_SetConfig+0x218>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800d80a:	f7fd fd63 	bl	800b2d4 <HAL_RCC_GetSysClockFreq>
 800d80e:	6178      	str	r0, [r7, #20]
        break;
 800d810:	e008      	b.n	800d824 <UART_SetConfig+0x218>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800d812:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800d816:	617b      	str	r3, [r7, #20]
        break;
 800d818:	e004      	b.n	800d824 <UART_SetConfig+0x218>
      default:
        pclk = 0U;
 800d81a:	2300      	movs	r3, #0
 800d81c:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 800d81e:	2301      	movs	r3, #1
 800d820:	76bb      	strb	r3, [r7, #26]
        break;
 800d822:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800d824:	697b      	ldr	r3, [r7, #20]
 800d826:	2b00      	cmp	r3, #0
 800d828:	f000 8128 	beq.w	800da7c <UART_SetConfig+0x470>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800d82c:	687b      	ldr	r3, [r7, #4]
 800d82e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d830:	4a31      	ldr	r2, [pc, #196]	; (800d8f8 <UART_SetConfig+0x2ec>)
 800d832:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800d836:	461a      	mov	r2, r3
 800d838:	697b      	ldr	r3, [r7, #20]
 800d83a:	fbb3 f3f2 	udiv	r3, r3, r2
 800d83e:	60bb      	str	r3, [r7, #8]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800d840:	687b      	ldr	r3, [r7, #4]
 800d842:	685a      	ldr	r2, [r3, #4]
 800d844:	4613      	mov	r3, r2
 800d846:	005b      	lsls	r3, r3, #1
 800d848:	4413      	add	r3, r2
 800d84a:	68ba      	ldr	r2, [r7, #8]
 800d84c:	429a      	cmp	r2, r3
 800d84e:	d305      	bcc.n	800d85c <UART_SetConfig+0x250>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800d850:	687b      	ldr	r3, [r7, #4]
 800d852:	685b      	ldr	r3, [r3, #4]
 800d854:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800d856:	68ba      	ldr	r2, [r7, #8]
 800d858:	429a      	cmp	r2, r3
 800d85a:	d902      	bls.n	800d862 <UART_SetConfig+0x256>
      {
        ret = HAL_ERROR;
 800d85c:	2301      	movs	r3, #1
 800d85e:	76bb      	strb	r3, [r7, #26]
 800d860:	e10c      	b.n	800da7c <UART_SetConfig+0x470>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800d862:	697b      	ldr	r3, [r7, #20]
 800d864:	4618      	mov	r0, r3
 800d866:	f04f 0100 	mov.w	r1, #0
 800d86a:	687b      	ldr	r3, [r7, #4]
 800d86c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d86e:	4a22      	ldr	r2, [pc, #136]	; (800d8f8 <UART_SetConfig+0x2ec>)
 800d870:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800d874:	b29a      	uxth	r2, r3
 800d876:	f04f 0300 	mov.w	r3, #0
 800d87a:	f7f3 f9c3 	bl	8000c04 <__aeabi_uldivmod>
 800d87e:	4602      	mov	r2, r0
 800d880:	460b      	mov	r3, r1
 800d882:	4610      	mov	r0, r2
 800d884:	4619      	mov	r1, r3
 800d886:	f04f 0200 	mov.w	r2, #0
 800d88a:	f04f 0300 	mov.w	r3, #0
 800d88e:	020b      	lsls	r3, r1, #8
 800d890:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800d894:	0202      	lsls	r2, r0, #8
 800d896:	6879      	ldr	r1, [r7, #4]
 800d898:	6849      	ldr	r1, [r1, #4]
 800d89a:	0849      	lsrs	r1, r1, #1
 800d89c:	4608      	mov	r0, r1
 800d89e:	f04f 0100 	mov.w	r1, #0
 800d8a2:	1814      	adds	r4, r2, r0
 800d8a4:	eb43 0501 	adc.w	r5, r3, r1
 800d8a8:	687b      	ldr	r3, [r7, #4]
 800d8aa:	685b      	ldr	r3, [r3, #4]
 800d8ac:	461a      	mov	r2, r3
 800d8ae:	f04f 0300 	mov.w	r3, #0
 800d8b2:	4620      	mov	r0, r4
 800d8b4:	4629      	mov	r1, r5
 800d8b6:	f7f3 f9a5 	bl	8000c04 <__aeabi_uldivmod>
 800d8ba:	4602      	mov	r2, r0
 800d8bc:	460b      	mov	r3, r1
 800d8be:	4613      	mov	r3, r2
 800d8c0:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800d8c2:	693b      	ldr	r3, [r7, #16]
 800d8c4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800d8c8:	d308      	bcc.n	800d8dc <UART_SetConfig+0x2d0>
 800d8ca:	693b      	ldr	r3, [r7, #16]
 800d8cc:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800d8d0:	d204      	bcs.n	800d8dc <UART_SetConfig+0x2d0>
        {
          huart->Instance->BRR = usartdiv;
 800d8d2:	687b      	ldr	r3, [r7, #4]
 800d8d4:	681b      	ldr	r3, [r3, #0]
 800d8d6:	693a      	ldr	r2, [r7, #16]
 800d8d8:	60da      	str	r2, [r3, #12]
 800d8da:	e0cf      	b.n	800da7c <UART_SetConfig+0x470>
        }
        else
        {
          ret = HAL_ERROR;
 800d8dc:	2301      	movs	r3, #1
 800d8de:	76bb      	strb	r3, [r7, #26]
 800d8e0:	e0cc      	b.n	800da7c <UART_SetConfig+0x470>
 800d8e2:	bf00      	nop
 800d8e4:	cfff69f3 	.word	0xcfff69f3
 800d8e8:	40008000 	.word	0x40008000
 800d8ec:	40013800 	.word	0x40013800
 800d8f0:	40004400 	.word	0x40004400
 800d8f4:	00f42400 	.word	0x00f42400
 800d8f8:	08022754 	.word	0x08022754
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800d8fc:	687b      	ldr	r3, [r7, #4]
 800d8fe:	69db      	ldr	r3, [r3, #28]
 800d900:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800d904:	d165      	bne.n	800d9d2 <UART_SetConfig+0x3c6>
  {
    switch (clocksource)
 800d906:	7efb      	ldrb	r3, [r7, #27]
 800d908:	2b08      	cmp	r3, #8
 800d90a:	d828      	bhi.n	800d95e <UART_SetConfig+0x352>
 800d90c:	a201      	add	r2, pc, #4	; (adr r2, 800d914 <UART_SetConfig+0x308>)
 800d90e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d912:	bf00      	nop
 800d914:	0800d939 	.word	0x0800d939
 800d918:	0800d941 	.word	0x0800d941
 800d91c:	0800d949 	.word	0x0800d949
 800d920:	0800d95f 	.word	0x0800d95f
 800d924:	0800d94f 	.word	0x0800d94f
 800d928:	0800d95f 	.word	0x0800d95f
 800d92c:	0800d95f 	.word	0x0800d95f
 800d930:	0800d95f 	.word	0x0800d95f
 800d934:	0800d957 	.word	0x0800d957
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800d938:	f7fd fd80 	bl	800b43c <HAL_RCC_GetPCLK1Freq>
 800d93c:	6178      	str	r0, [r7, #20]
        break;
 800d93e:	e013      	b.n	800d968 <UART_SetConfig+0x35c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800d940:	f7fd fd8e 	bl	800b460 <HAL_RCC_GetPCLK2Freq>
 800d944:	6178      	str	r0, [r7, #20]
        break;
 800d946:	e00f      	b.n	800d968 <UART_SetConfig+0x35c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800d948:	4b56      	ldr	r3, [pc, #344]	; (800daa4 <UART_SetConfig+0x498>)
 800d94a:	617b      	str	r3, [r7, #20]
        break;
 800d94c:	e00c      	b.n	800d968 <UART_SetConfig+0x35c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800d94e:	f7fd fcc1 	bl	800b2d4 <HAL_RCC_GetSysClockFreq>
 800d952:	6178      	str	r0, [r7, #20]
        break;
 800d954:	e008      	b.n	800d968 <UART_SetConfig+0x35c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800d956:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800d95a:	617b      	str	r3, [r7, #20]
        break;
 800d95c:	e004      	b.n	800d968 <UART_SetConfig+0x35c>
      default:
        pclk = 0U;
 800d95e:	2300      	movs	r3, #0
 800d960:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 800d962:	2301      	movs	r3, #1
 800d964:	76bb      	strb	r3, [r7, #26]
        break;
 800d966:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800d968:	697b      	ldr	r3, [r7, #20]
 800d96a:	2b00      	cmp	r3, #0
 800d96c:	f000 8086 	beq.w	800da7c <UART_SetConfig+0x470>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800d970:	687b      	ldr	r3, [r7, #4]
 800d972:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d974:	4a4c      	ldr	r2, [pc, #304]	; (800daa8 <UART_SetConfig+0x49c>)
 800d976:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800d97a:	461a      	mov	r2, r3
 800d97c:	697b      	ldr	r3, [r7, #20]
 800d97e:	fbb3 f3f2 	udiv	r3, r3, r2
 800d982:	005a      	lsls	r2, r3, #1
 800d984:	687b      	ldr	r3, [r7, #4]
 800d986:	685b      	ldr	r3, [r3, #4]
 800d988:	085b      	lsrs	r3, r3, #1
 800d98a:	441a      	add	r2, r3
 800d98c:	687b      	ldr	r3, [r7, #4]
 800d98e:	685b      	ldr	r3, [r3, #4]
 800d990:	fbb2 f3f3 	udiv	r3, r2, r3
 800d994:	b29b      	uxth	r3, r3
 800d996:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800d998:	693b      	ldr	r3, [r7, #16]
 800d99a:	2b0f      	cmp	r3, #15
 800d99c:	d916      	bls.n	800d9cc <UART_SetConfig+0x3c0>
 800d99e:	693b      	ldr	r3, [r7, #16]
 800d9a0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800d9a4:	d212      	bcs.n	800d9cc <UART_SetConfig+0x3c0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800d9a6:	693b      	ldr	r3, [r7, #16]
 800d9a8:	b29b      	uxth	r3, r3
 800d9aa:	f023 030f 	bic.w	r3, r3, #15
 800d9ae:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800d9b0:	693b      	ldr	r3, [r7, #16]
 800d9b2:	085b      	lsrs	r3, r3, #1
 800d9b4:	b29b      	uxth	r3, r3
 800d9b6:	f003 0307 	and.w	r3, r3, #7
 800d9ba:	b29a      	uxth	r2, r3
 800d9bc:	89fb      	ldrh	r3, [r7, #14]
 800d9be:	4313      	orrs	r3, r2
 800d9c0:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800d9c2:	687b      	ldr	r3, [r7, #4]
 800d9c4:	681b      	ldr	r3, [r3, #0]
 800d9c6:	89fa      	ldrh	r2, [r7, #14]
 800d9c8:	60da      	str	r2, [r3, #12]
 800d9ca:	e057      	b.n	800da7c <UART_SetConfig+0x470>
      }
      else
      {
        ret = HAL_ERROR;
 800d9cc:	2301      	movs	r3, #1
 800d9ce:	76bb      	strb	r3, [r7, #26]
 800d9d0:	e054      	b.n	800da7c <UART_SetConfig+0x470>
      }
    }
  }
  else
  {
    switch (clocksource)
 800d9d2:	7efb      	ldrb	r3, [r7, #27]
 800d9d4:	2b08      	cmp	r3, #8
 800d9d6:	d828      	bhi.n	800da2a <UART_SetConfig+0x41e>
 800d9d8:	a201      	add	r2, pc, #4	; (adr r2, 800d9e0 <UART_SetConfig+0x3d4>)
 800d9da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d9de:	bf00      	nop
 800d9e0:	0800da05 	.word	0x0800da05
 800d9e4:	0800da0d 	.word	0x0800da0d
 800d9e8:	0800da15 	.word	0x0800da15
 800d9ec:	0800da2b 	.word	0x0800da2b
 800d9f0:	0800da1b 	.word	0x0800da1b
 800d9f4:	0800da2b 	.word	0x0800da2b
 800d9f8:	0800da2b 	.word	0x0800da2b
 800d9fc:	0800da2b 	.word	0x0800da2b
 800da00:	0800da23 	.word	0x0800da23
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800da04:	f7fd fd1a 	bl	800b43c <HAL_RCC_GetPCLK1Freq>
 800da08:	6178      	str	r0, [r7, #20]
        break;
 800da0a:	e013      	b.n	800da34 <UART_SetConfig+0x428>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800da0c:	f7fd fd28 	bl	800b460 <HAL_RCC_GetPCLK2Freq>
 800da10:	6178      	str	r0, [r7, #20]
        break;
 800da12:	e00f      	b.n	800da34 <UART_SetConfig+0x428>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800da14:	4b23      	ldr	r3, [pc, #140]	; (800daa4 <UART_SetConfig+0x498>)
 800da16:	617b      	str	r3, [r7, #20]
        break;
 800da18:	e00c      	b.n	800da34 <UART_SetConfig+0x428>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800da1a:	f7fd fc5b 	bl	800b2d4 <HAL_RCC_GetSysClockFreq>
 800da1e:	6178      	str	r0, [r7, #20]
        break;
 800da20:	e008      	b.n	800da34 <UART_SetConfig+0x428>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800da22:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800da26:	617b      	str	r3, [r7, #20]
        break;
 800da28:	e004      	b.n	800da34 <UART_SetConfig+0x428>
      default:
        pclk = 0U;
 800da2a:	2300      	movs	r3, #0
 800da2c:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 800da2e:	2301      	movs	r3, #1
 800da30:	76bb      	strb	r3, [r7, #26]
        break;
 800da32:	bf00      	nop
    }

    if (pclk != 0U)
 800da34:	697b      	ldr	r3, [r7, #20]
 800da36:	2b00      	cmp	r3, #0
 800da38:	d020      	beq.n	800da7c <UART_SetConfig+0x470>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800da3a:	687b      	ldr	r3, [r7, #4]
 800da3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800da3e:	4a1a      	ldr	r2, [pc, #104]	; (800daa8 <UART_SetConfig+0x49c>)
 800da40:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800da44:	461a      	mov	r2, r3
 800da46:	697b      	ldr	r3, [r7, #20]
 800da48:	fbb3 f2f2 	udiv	r2, r3, r2
 800da4c:	687b      	ldr	r3, [r7, #4]
 800da4e:	685b      	ldr	r3, [r3, #4]
 800da50:	085b      	lsrs	r3, r3, #1
 800da52:	441a      	add	r2, r3
 800da54:	687b      	ldr	r3, [r7, #4]
 800da56:	685b      	ldr	r3, [r3, #4]
 800da58:	fbb2 f3f3 	udiv	r3, r2, r3
 800da5c:	b29b      	uxth	r3, r3
 800da5e:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800da60:	693b      	ldr	r3, [r7, #16]
 800da62:	2b0f      	cmp	r3, #15
 800da64:	d908      	bls.n	800da78 <UART_SetConfig+0x46c>
 800da66:	693b      	ldr	r3, [r7, #16]
 800da68:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800da6c:	d204      	bcs.n	800da78 <UART_SetConfig+0x46c>
      {
        huart->Instance->BRR = usartdiv;
 800da6e:	687b      	ldr	r3, [r7, #4]
 800da70:	681b      	ldr	r3, [r3, #0]
 800da72:	693a      	ldr	r2, [r7, #16]
 800da74:	60da      	str	r2, [r3, #12]
 800da76:	e001      	b.n	800da7c <UART_SetConfig+0x470>
      }
      else
      {
        ret = HAL_ERROR;
 800da78:	2301      	movs	r3, #1
 800da7a:	76bb      	strb	r3, [r7, #26]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800da7c:	687b      	ldr	r3, [r7, #4]
 800da7e:	2201      	movs	r2, #1
 800da80:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 800da84:	687b      	ldr	r3, [r7, #4]
 800da86:	2201      	movs	r2, #1
 800da88:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800da8c:	687b      	ldr	r3, [r7, #4]
 800da8e:	2200      	movs	r2, #0
 800da90:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 800da92:	687b      	ldr	r3, [r7, #4]
 800da94:	2200      	movs	r2, #0
 800da96:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 800da98:	7ebb      	ldrb	r3, [r7, #26]
}
 800da9a:	4618      	mov	r0, r3
 800da9c:	3720      	adds	r7, #32
 800da9e:	46bd      	mov	sp, r7
 800daa0:	bdb0      	pop	{r4, r5, r7, pc}
 800daa2:	bf00      	nop
 800daa4:	00f42400 	.word	0x00f42400
 800daa8:	08022754 	.word	0x08022754

0800daac <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800daac:	b480      	push	{r7}
 800daae:	b083      	sub	sp, #12
 800dab0:	af00      	add	r7, sp, #0
 800dab2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800dab4:	687b      	ldr	r3, [r7, #4]
 800dab6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800dab8:	f003 0301 	and.w	r3, r3, #1
 800dabc:	2b00      	cmp	r3, #0
 800dabe:	d00a      	beq.n	800dad6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800dac0:	687b      	ldr	r3, [r7, #4]
 800dac2:	681b      	ldr	r3, [r3, #0]
 800dac4:	685b      	ldr	r3, [r3, #4]
 800dac6:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800daca:	687b      	ldr	r3, [r7, #4]
 800dacc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800dace:	687b      	ldr	r3, [r7, #4]
 800dad0:	681b      	ldr	r3, [r3, #0]
 800dad2:	430a      	orrs	r2, r1
 800dad4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800dad6:	687b      	ldr	r3, [r7, #4]
 800dad8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800dada:	f003 0302 	and.w	r3, r3, #2
 800dade:	2b00      	cmp	r3, #0
 800dae0:	d00a      	beq.n	800daf8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800dae2:	687b      	ldr	r3, [r7, #4]
 800dae4:	681b      	ldr	r3, [r3, #0]
 800dae6:	685b      	ldr	r3, [r3, #4]
 800dae8:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800daec:	687b      	ldr	r3, [r7, #4]
 800daee:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800daf0:	687b      	ldr	r3, [r7, #4]
 800daf2:	681b      	ldr	r3, [r3, #0]
 800daf4:	430a      	orrs	r2, r1
 800daf6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800daf8:	687b      	ldr	r3, [r7, #4]
 800dafa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800dafc:	f003 0304 	and.w	r3, r3, #4
 800db00:	2b00      	cmp	r3, #0
 800db02:	d00a      	beq.n	800db1a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800db04:	687b      	ldr	r3, [r7, #4]
 800db06:	681b      	ldr	r3, [r3, #0]
 800db08:	685b      	ldr	r3, [r3, #4]
 800db0a:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800db0e:	687b      	ldr	r3, [r7, #4]
 800db10:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800db12:	687b      	ldr	r3, [r7, #4]
 800db14:	681b      	ldr	r3, [r3, #0]
 800db16:	430a      	orrs	r2, r1
 800db18:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800db1a:	687b      	ldr	r3, [r7, #4]
 800db1c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800db1e:	f003 0308 	and.w	r3, r3, #8
 800db22:	2b00      	cmp	r3, #0
 800db24:	d00a      	beq.n	800db3c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800db26:	687b      	ldr	r3, [r7, #4]
 800db28:	681b      	ldr	r3, [r3, #0]
 800db2a:	685b      	ldr	r3, [r3, #4]
 800db2c:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800db30:	687b      	ldr	r3, [r7, #4]
 800db32:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800db34:	687b      	ldr	r3, [r7, #4]
 800db36:	681b      	ldr	r3, [r3, #0]
 800db38:	430a      	orrs	r2, r1
 800db3a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800db3c:	687b      	ldr	r3, [r7, #4]
 800db3e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800db40:	f003 0310 	and.w	r3, r3, #16
 800db44:	2b00      	cmp	r3, #0
 800db46:	d00a      	beq.n	800db5e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800db48:	687b      	ldr	r3, [r7, #4]
 800db4a:	681b      	ldr	r3, [r3, #0]
 800db4c:	689b      	ldr	r3, [r3, #8]
 800db4e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800db52:	687b      	ldr	r3, [r7, #4]
 800db54:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800db56:	687b      	ldr	r3, [r7, #4]
 800db58:	681b      	ldr	r3, [r3, #0]
 800db5a:	430a      	orrs	r2, r1
 800db5c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800db5e:	687b      	ldr	r3, [r7, #4]
 800db60:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800db62:	f003 0320 	and.w	r3, r3, #32
 800db66:	2b00      	cmp	r3, #0
 800db68:	d00a      	beq.n	800db80 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800db6a:	687b      	ldr	r3, [r7, #4]
 800db6c:	681b      	ldr	r3, [r3, #0]
 800db6e:	689b      	ldr	r3, [r3, #8]
 800db70:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800db74:	687b      	ldr	r3, [r7, #4]
 800db76:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800db78:	687b      	ldr	r3, [r7, #4]
 800db7a:	681b      	ldr	r3, [r3, #0]
 800db7c:	430a      	orrs	r2, r1
 800db7e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800db80:	687b      	ldr	r3, [r7, #4]
 800db82:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800db84:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800db88:	2b00      	cmp	r3, #0
 800db8a:	d01a      	beq.n	800dbc2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800db8c:	687b      	ldr	r3, [r7, #4]
 800db8e:	681b      	ldr	r3, [r3, #0]
 800db90:	685b      	ldr	r3, [r3, #4]
 800db92:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800db96:	687b      	ldr	r3, [r7, #4]
 800db98:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800db9a:	687b      	ldr	r3, [r7, #4]
 800db9c:	681b      	ldr	r3, [r3, #0]
 800db9e:	430a      	orrs	r2, r1
 800dba0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800dba2:	687b      	ldr	r3, [r7, #4]
 800dba4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800dba6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800dbaa:	d10a      	bne.n	800dbc2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800dbac:	687b      	ldr	r3, [r7, #4]
 800dbae:	681b      	ldr	r3, [r3, #0]
 800dbb0:	685b      	ldr	r3, [r3, #4]
 800dbb2:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800dbb6:	687b      	ldr	r3, [r7, #4]
 800dbb8:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800dbba:	687b      	ldr	r3, [r7, #4]
 800dbbc:	681b      	ldr	r3, [r3, #0]
 800dbbe:	430a      	orrs	r2, r1
 800dbc0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800dbc2:	687b      	ldr	r3, [r7, #4]
 800dbc4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800dbc6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800dbca:	2b00      	cmp	r3, #0
 800dbcc:	d00a      	beq.n	800dbe4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800dbce:	687b      	ldr	r3, [r7, #4]
 800dbd0:	681b      	ldr	r3, [r3, #0]
 800dbd2:	685b      	ldr	r3, [r3, #4]
 800dbd4:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800dbd8:	687b      	ldr	r3, [r7, #4]
 800dbda:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800dbdc:	687b      	ldr	r3, [r7, #4]
 800dbde:	681b      	ldr	r3, [r3, #0]
 800dbe0:	430a      	orrs	r2, r1
 800dbe2:	605a      	str	r2, [r3, #4]
  }
}
 800dbe4:	bf00      	nop
 800dbe6:	370c      	adds	r7, #12
 800dbe8:	46bd      	mov	sp, r7
 800dbea:	bc80      	pop	{r7}
 800dbec:	4770      	bx	lr

0800dbee <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800dbee:	b580      	push	{r7, lr}
 800dbf0:	b086      	sub	sp, #24
 800dbf2:	af02      	add	r7, sp, #8
 800dbf4:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800dbf6:	687b      	ldr	r3, [r7, #4]
 800dbf8:	2200      	movs	r2, #0
 800dbfa:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800dbfe:	f7f7 fbb5 	bl	800536c <HAL_GetTick>
 800dc02:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800dc04:	687b      	ldr	r3, [r7, #4]
 800dc06:	681b      	ldr	r3, [r3, #0]
 800dc08:	681b      	ldr	r3, [r3, #0]
 800dc0a:	f003 0308 	and.w	r3, r3, #8
 800dc0e:	2b08      	cmp	r3, #8
 800dc10:	d10e      	bne.n	800dc30 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800dc12:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800dc16:	9300      	str	r3, [sp, #0]
 800dc18:	68fb      	ldr	r3, [r7, #12]
 800dc1a:	2200      	movs	r2, #0
 800dc1c:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800dc20:	6878      	ldr	r0, [r7, #4]
 800dc22:	f000 f82f 	bl	800dc84 <UART_WaitOnFlagUntilTimeout>
 800dc26:	4603      	mov	r3, r0
 800dc28:	2b00      	cmp	r3, #0
 800dc2a:	d001      	beq.n	800dc30 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800dc2c:	2303      	movs	r3, #3
 800dc2e:	e025      	b.n	800dc7c <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800dc30:	687b      	ldr	r3, [r7, #4]
 800dc32:	681b      	ldr	r3, [r3, #0]
 800dc34:	681b      	ldr	r3, [r3, #0]
 800dc36:	f003 0304 	and.w	r3, r3, #4
 800dc3a:	2b04      	cmp	r3, #4
 800dc3c:	d10e      	bne.n	800dc5c <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800dc3e:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800dc42:	9300      	str	r3, [sp, #0]
 800dc44:	68fb      	ldr	r3, [r7, #12]
 800dc46:	2200      	movs	r2, #0
 800dc48:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800dc4c:	6878      	ldr	r0, [r7, #4]
 800dc4e:	f000 f819 	bl	800dc84 <UART_WaitOnFlagUntilTimeout>
 800dc52:	4603      	mov	r3, r0
 800dc54:	2b00      	cmp	r3, #0
 800dc56:	d001      	beq.n	800dc5c <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800dc58:	2303      	movs	r3, #3
 800dc5a:	e00f      	b.n	800dc7c <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800dc5c:	687b      	ldr	r3, [r7, #4]
 800dc5e:	2220      	movs	r2, #32
 800dc60:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 800dc64:	687b      	ldr	r3, [r7, #4]
 800dc66:	2220      	movs	r2, #32
 800dc68:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800dc6c:	687b      	ldr	r3, [r7, #4]
 800dc6e:	2200      	movs	r2, #0
 800dc70:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 800dc72:	687b      	ldr	r3, [r7, #4]
 800dc74:	2200      	movs	r2, #0
 800dc76:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800dc7a:	2300      	movs	r3, #0
}
 800dc7c:	4618      	mov	r0, r3
 800dc7e:	3710      	adds	r7, #16
 800dc80:	46bd      	mov	sp, r7
 800dc82:	bd80      	pop	{r7, pc}

0800dc84 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800dc84:	b580      	push	{r7, lr}
 800dc86:	b084      	sub	sp, #16
 800dc88:	af00      	add	r7, sp, #0
 800dc8a:	60f8      	str	r0, [r7, #12]
 800dc8c:	60b9      	str	r1, [r7, #8]
 800dc8e:	603b      	str	r3, [r7, #0]
 800dc90:	4613      	mov	r3, r2
 800dc92:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800dc94:	e062      	b.n	800dd5c <UART_WaitOnFlagUntilTimeout+0xd8>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800dc96:	69bb      	ldr	r3, [r7, #24]
 800dc98:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dc9c:	d05e      	beq.n	800dd5c <UART_WaitOnFlagUntilTimeout+0xd8>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800dc9e:	f7f7 fb65 	bl	800536c <HAL_GetTick>
 800dca2:	4602      	mov	r2, r0
 800dca4:	683b      	ldr	r3, [r7, #0]
 800dca6:	1ad3      	subs	r3, r2, r3
 800dca8:	69ba      	ldr	r2, [r7, #24]
 800dcaa:	429a      	cmp	r2, r3
 800dcac:	d302      	bcc.n	800dcb4 <UART_WaitOnFlagUntilTimeout+0x30>
 800dcae:	69bb      	ldr	r3, [r7, #24]
 800dcb0:	2b00      	cmp	r3, #0
 800dcb2:	d11d      	bne.n	800dcf0 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 800dcb4:	68fb      	ldr	r3, [r7, #12]
 800dcb6:	681b      	ldr	r3, [r3, #0]
 800dcb8:	681a      	ldr	r2, [r3, #0]
 800dcba:	68fb      	ldr	r3, [r7, #12]
 800dcbc:	681b      	ldr	r3, [r3, #0]
 800dcbe:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800dcc2:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800dcc4:	68fb      	ldr	r3, [r7, #12]
 800dcc6:	681b      	ldr	r3, [r3, #0]
 800dcc8:	689a      	ldr	r2, [r3, #8]
 800dcca:	68fb      	ldr	r3, [r7, #12]
 800dccc:	681b      	ldr	r3, [r3, #0]
 800dcce:	f022 0201 	bic.w	r2, r2, #1
 800dcd2:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 800dcd4:	68fb      	ldr	r3, [r7, #12]
 800dcd6:	2220      	movs	r2, #32
 800dcd8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 800dcdc:	68fb      	ldr	r3, [r7, #12]
 800dcde:	2220      	movs	r2, #32
 800dce0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 800dce4:	68fb      	ldr	r3, [r7, #12]
 800dce6:	2200      	movs	r2, #0
 800dce8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 800dcec:	2303      	movs	r3, #3
 800dcee:	e045      	b.n	800dd7c <UART_WaitOnFlagUntilTimeout+0xf8>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800dcf0:	68fb      	ldr	r3, [r7, #12]
 800dcf2:	681b      	ldr	r3, [r3, #0]
 800dcf4:	681b      	ldr	r3, [r3, #0]
 800dcf6:	f003 0304 	and.w	r3, r3, #4
 800dcfa:	2b00      	cmp	r3, #0
 800dcfc:	d02e      	beq.n	800dd5c <UART_WaitOnFlagUntilTimeout+0xd8>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800dcfe:	68fb      	ldr	r3, [r7, #12]
 800dd00:	681b      	ldr	r3, [r3, #0]
 800dd02:	69db      	ldr	r3, [r3, #28]
 800dd04:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800dd08:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800dd0c:	d126      	bne.n	800dd5c <UART_WaitOnFlagUntilTimeout+0xd8>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800dd0e:	68fb      	ldr	r3, [r7, #12]
 800dd10:	681b      	ldr	r3, [r3, #0]
 800dd12:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800dd16:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 800dd18:	68fb      	ldr	r3, [r7, #12]
 800dd1a:	681b      	ldr	r3, [r3, #0]
 800dd1c:	681a      	ldr	r2, [r3, #0]
 800dd1e:	68fb      	ldr	r3, [r7, #12]
 800dd20:	681b      	ldr	r3, [r3, #0]
 800dd22:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800dd26:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800dd28:	68fb      	ldr	r3, [r7, #12]
 800dd2a:	681b      	ldr	r3, [r3, #0]
 800dd2c:	689a      	ldr	r2, [r3, #8]
 800dd2e:	68fb      	ldr	r3, [r7, #12]
 800dd30:	681b      	ldr	r3, [r3, #0]
 800dd32:	f022 0201 	bic.w	r2, r2, #1
 800dd36:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 800dd38:	68fb      	ldr	r3, [r7, #12]
 800dd3a:	2220      	movs	r2, #32
 800dd3c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 800dd40:	68fb      	ldr	r3, [r7, #12]
 800dd42:	2220      	movs	r2, #32
 800dd44:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800dd48:	68fb      	ldr	r3, [r7, #12]
 800dd4a:	2220      	movs	r2, #32
 800dd4c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800dd50:	68fb      	ldr	r3, [r7, #12]
 800dd52:	2200      	movs	r2, #0
 800dd54:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 800dd58:	2303      	movs	r3, #3
 800dd5a:	e00f      	b.n	800dd7c <UART_WaitOnFlagUntilTimeout+0xf8>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800dd5c:	68fb      	ldr	r3, [r7, #12]
 800dd5e:	681b      	ldr	r3, [r3, #0]
 800dd60:	69da      	ldr	r2, [r3, #28]
 800dd62:	68bb      	ldr	r3, [r7, #8]
 800dd64:	4013      	ands	r3, r2
 800dd66:	68ba      	ldr	r2, [r7, #8]
 800dd68:	429a      	cmp	r2, r3
 800dd6a:	bf0c      	ite	eq
 800dd6c:	2301      	moveq	r3, #1
 800dd6e:	2300      	movne	r3, #0
 800dd70:	b2db      	uxtb	r3, r3
 800dd72:	461a      	mov	r2, r3
 800dd74:	79fb      	ldrb	r3, [r7, #7]
 800dd76:	429a      	cmp	r2, r3
 800dd78:	d08d      	beq.n	800dc96 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800dd7a:	2300      	movs	r3, #0
}
 800dd7c:	4618      	mov	r0, r3
 800dd7e:	3710      	adds	r7, #16
 800dd80:	46bd      	mov	sp, r7
 800dd82:	bd80      	pop	{r7, pc}

0800dd84 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800dd84:	b480      	push	{r7}
 800dd86:	b085      	sub	sp, #20
 800dd88:	af00      	add	r7, sp, #0
 800dd8a:	60f8      	str	r0, [r7, #12]
 800dd8c:	60b9      	str	r1, [r7, #8]
 800dd8e:	4613      	mov	r3, r2
 800dd90:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800dd92:	68fb      	ldr	r3, [r7, #12]
 800dd94:	68ba      	ldr	r2, [r7, #8]
 800dd96:	659a      	str	r2, [r3, #88]	; 0x58
  huart->RxXferSize  = Size;
 800dd98:	68fb      	ldr	r3, [r7, #12]
 800dd9a:	88fa      	ldrh	r2, [r7, #6]
 800dd9c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
  huart->RxXferCount = Size;
 800dda0:	68fb      	ldr	r3, [r7, #12]
 800dda2:	88fa      	ldrh	r2, [r7, #6]
 800dda4:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->RxISR       = NULL;
 800dda8:	68fb      	ldr	r3, [r7, #12]
 800ddaa:	2200      	movs	r2, #0
 800ddac:	671a      	str	r2, [r3, #112]	; 0x70

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800ddae:	68fb      	ldr	r3, [r7, #12]
 800ddb0:	689b      	ldr	r3, [r3, #8]
 800ddb2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800ddb6:	d10e      	bne.n	800ddd6 <UART_Start_Receive_IT+0x52>
 800ddb8:	68fb      	ldr	r3, [r7, #12]
 800ddba:	691b      	ldr	r3, [r3, #16]
 800ddbc:	2b00      	cmp	r3, #0
 800ddbe:	d105      	bne.n	800ddcc <UART_Start_Receive_IT+0x48>
 800ddc0:	68fb      	ldr	r3, [r7, #12]
 800ddc2:	f240 12ff 	movw	r2, #511	; 0x1ff
 800ddc6:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800ddca:	e02d      	b.n	800de28 <UART_Start_Receive_IT+0xa4>
 800ddcc:	68fb      	ldr	r3, [r7, #12]
 800ddce:	22ff      	movs	r2, #255	; 0xff
 800ddd0:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800ddd4:	e028      	b.n	800de28 <UART_Start_Receive_IT+0xa4>
 800ddd6:	68fb      	ldr	r3, [r7, #12]
 800ddd8:	689b      	ldr	r3, [r3, #8]
 800ddda:	2b00      	cmp	r3, #0
 800dddc:	d10d      	bne.n	800ddfa <UART_Start_Receive_IT+0x76>
 800ddde:	68fb      	ldr	r3, [r7, #12]
 800dde0:	691b      	ldr	r3, [r3, #16]
 800dde2:	2b00      	cmp	r3, #0
 800dde4:	d104      	bne.n	800ddf0 <UART_Start_Receive_IT+0x6c>
 800dde6:	68fb      	ldr	r3, [r7, #12]
 800dde8:	22ff      	movs	r2, #255	; 0xff
 800ddea:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800ddee:	e01b      	b.n	800de28 <UART_Start_Receive_IT+0xa4>
 800ddf0:	68fb      	ldr	r3, [r7, #12]
 800ddf2:	227f      	movs	r2, #127	; 0x7f
 800ddf4:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800ddf8:	e016      	b.n	800de28 <UART_Start_Receive_IT+0xa4>
 800ddfa:	68fb      	ldr	r3, [r7, #12]
 800ddfc:	689b      	ldr	r3, [r3, #8]
 800ddfe:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800de02:	d10d      	bne.n	800de20 <UART_Start_Receive_IT+0x9c>
 800de04:	68fb      	ldr	r3, [r7, #12]
 800de06:	691b      	ldr	r3, [r3, #16]
 800de08:	2b00      	cmp	r3, #0
 800de0a:	d104      	bne.n	800de16 <UART_Start_Receive_IT+0x92>
 800de0c:	68fb      	ldr	r3, [r7, #12]
 800de0e:	227f      	movs	r2, #127	; 0x7f
 800de10:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800de14:	e008      	b.n	800de28 <UART_Start_Receive_IT+0xa4>
 800de16:	68fb      	ldr	r3, [r7, #12]
 800de18:	223f      	movs	r2, #63	; 0x3f
 800de1a:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800de1e:	e003      	b.n	800de28 <UART_Start_Receive_IT+0xa4>
 800de20:	68fb      	ldr	r3, [r7, #12]
 800de22:	2200      	movs	r2, #0
 800de24:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800de28:	68fb      	ldr	r3, [r7, #12]
 800de2a:	2200      	movs	r2, #0
 800de2c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800de30:	68fb      	ldr	r3, [r7, #12]
 800de32:	2222      	movs	r2, #34	; 0x22
 800de34:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800de38:	68fb      	ldr	r3, [r7, #12]
 800de3a:	681b      	ldr	r3, [r3, #0]
 800de3c:	689a      	ldr	r2, [r3, #8]
 800de3e:	68fb      	ldr	r3, [r7, #12]
 800de40:	681b      	ldr	r3, [r3, #0]
 800de42:	f042 0201 	orr.w	r2, r2, #1
 800de46:	609a      	str	r2, [r3, #8]

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 800de48:	68fb      	ldr	r3, [r7, #12]
 800de4a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800de4c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800de50:	d12a      	bne.n	800dea8 <UART_Start_Receive_IT+0x124>
 800de52:	68fb      	ldr	r3, [r7, #12]
 800de54:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800de58:	88fa      	ldrh	r2, [r7, #6]
 800de5a:	429a      	cmp	r2, r3
 800de5c:	d324      	bcc.n	800dea8 <UART_Start_Receive_IT+0x124>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800de5e:	68fb      	ldr	r3, [r7, #12]
 800de60:	689b      	ldr	r3, [r3, #8]
 800de62:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800de66:	d107      	bne.n	800de78 <UART_Start_Receive_IT+0xf4>
 800de68:	68fb      	ldr	r3, [r7, #12]
 800de6a:	691b      	ldr	r3, [r3, #16]
 800de6c:	2b00      	cmp	r3, #0
 800de6e:	d103      	bne.n	800de78 <UART_Start_Receive_IT+0xf4>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 800de70:	68fb      	ldr	r3, [r7, #12]
 800de72:	4a1e      	ldr	r2, [pc, #120]	; (800deec <UART_Start_Receive_IT+0x168>)
 800de74:	671a      	str	r2, [r3, #112]	; 0x70
 800de76:	e002      	b.n	800de7e <UART_Start_Receive_IT+0xfa>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 800de78:	68fb      	ldr	r3, [r7, #12]
 800de7a:	4a1d      	ldr	r2, [pc, #116]	; (800def0 <UART_Start_Receive_IT+0x16c>)
 800de7c:	671a      	str	r2, [r3, #112]	; 0x70
    }

    __HAL_UNLOCK(huart);
 800de7e:	68fb      	ldr	r3, [r7, #12]
 800de80:	2200      	movs	r2, #0
 800de82:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800de86:	68fb      	ldr	r3, [r7, #12]
 800de88:	681b      	ldr	r3, [r3, #0]
 800de8a:	681a      	ldr	r2, [r3, #0]
 800de8c:	68fb      	ldr	r3, [r7, #12]
 800de8e:	681b      	ldr	r3, [r3, #0]
 800de90:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800de94:	601a      	str	r2, [r3, #0]
    SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800de96:	68fb      	ldr	r3, [r7, #12]
 800de98:	681b      	ldr	r3, [r3, #0]
 800de9a:	689a      	ldr	r2, [r3, #8]
 800de9c:	68fb      	ldr	r3, [r7, #12]
 800de9e:	681b      	ldr	r3, [r3, #0]
 800dea0:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800dea4:	609a      	str	r2, [r3, #8]
 800dea6:	e01b      	b.n	800dee0 <UART_Start_Receive_IT+0x15c>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800dea8:	68fb      	ldr	r3, [r7, #12]
 800deaa:	689b      	ldr	r3, [r3, #8]
 800deac:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800deb0:	d107      	bne.n	800dec2 <UART_Start_Receive_IT+0x13e>
 800deb2:	68fb      	ldr	r3, [r7, #12]
 800deb4:	691b      	ldr	r3, [r3, #16]
 800deb6:	2b00      	cmp	r3, #0
 800deb8:	d103      	bne.n	800dec2 <UART_Start_Receive_IT+0x13e>
    {
      huart->RxISR = UART_RxISR_16BIT;
 800deba:	68fb      	ldr	r3, [r7, #12]
 800debc:	4a0d      	ldr	r2, [pc, #52]	; (800def4 <UART_Start_Receive_IT+0x170>)
 800debe:	671a      	str	r2, [r3, #112]	; 0x70
 800dec0:	e002      	b.n	800dec8 <UART_Start_Receive_IT+0x144>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 800dec2:	68fb      	ldr	r3, [r7, #12]
 800dec4:	4a0c      	ldr	r2, [pc, #48]	; (800def8 <UART_Start_Receive_IT+0x174>)
 800dec6:	671a      	str	r2, [r3, #112]	; 0x70
    }

    __HAL_UNLOCK(huart);
 800dec8:	68fb      	ldr	r3, [r7, #12]
 800deca:	2200      	movs	r2, #0
 800decc:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 800ded0:	68fb      	ldr	r3, [r7, #12]
 800ded2:	681b      	ldr	r3, [r3, #0]
 800ded4:	681a      	ldr	r2, [r3, #0]
 800ded6:	68fb      	ldr	r3, [r7, #12]
 800ded8:	681b      	ldr	r3, [r3, #0]
 800deda:	f442 7290 	orr.w	r2, r2, #288	; 0x120
 800dede:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 800dee0:	2300      	movs	r3, #0
}
 800dee2:	4618      	mov	r0, r3
 800dee4:	3714      	adds	r7, #20
 800dee6:	46bd      	mov	sp, r7
 800dee8:	bc80      	pop	{r7}
 800deea:	4770      	bx	lr
 800deec:	0800e49d 	.word	0x0800e49d
 800def0:	0800e299 	.word	0x0800e299
 800def4:	0800e1c1 	.word	0x0800e1c1
 800def8:	0800e0e9 	.word	0x0800e0e9

0800defc <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800defc:	b480      	push	{r7}
 800defe:	b083      	sub	sp, #12
 800df00:	af00      	add	r7, sp, #0
 800df02:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 800df04:	687b      	ldr	r3, [r7, #4]
 800df06:	681b      	ldr	r3, [r3, #0]
 800df08:	681a      	ldr	r2, [r3, #0]
 800df0a:	687b      	ldr	r3, [r7, #4]
 800df0c:	681b      	ldr	r3, [r3, #0]
 800df0e:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 800df12:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 800df14:	687b      	ldr	r3, [r7, #4]
 800df16:	681b      	ldr	r3, [r3, #0]
 800df18:	689a      	ldr	r2, [r3, #8]
 800df1a:	687b      	ldr	r3, [r7, #4]
 800df1c:	681b      	ldr	r3, [r3, #0]
 800df1e:	f422 0200 	bic.w	r2, r2, #8388608	; 0x800000
 800df22:	609a      	str	r2, [r3, #8]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800df24:	687b      	ldr	r3, [r7, #4]
 800df26:	2220      	movs	r2, #32
 800df28:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
}
 800df2c:	bf00      	nop
 800df2e:	370c      	adds	r7, #12
 800df30:	46bd      	mov	sp, r7
 800df32:	bc80      	pop	{r7}
 800df34:	4770      	bx	lr

0800df36 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800df36:	b480      	push	{r7}
 800df38:	b083      	sub	sp, #12
 800df3a:	af00      	add	r7, sp, #0
 800df3c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800df3e:	687b      	ldr	r3, [r7, #4]
 800df40:	681b      	ldr	r3, [r3, #0]
 800df42:	681a      	ldr	r2, [r3, #0]
 800df44:	687b      	ldr	r3, [r7, #4]
 800df46:	681b      	ldr	r3, [r3, #0]
 800df48:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800df4c:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800df4e:	687b      	ldr	r3, [r7, #4]
 800df50:	681b      	ldr	r3, [r3, #0]
 800df52:	689b      	ldr	r3, [r3, #8]
 800df54:	687a      	ldr	r2, [r7, #4]
 800df56:	6812      	ldr	r2, [r2, #0]
 800df58:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800df5c:	f023 0301 	bic.w	r3, r3, #1
 800df60:	6093      	str	r3, [r2, #8]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800df62:	687b      	ldr	r3, [r7, #4]
 800df64:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800df66:	2b01      	cmp	r3, #1
 800df68:	d107      	bne.n	800df7a <UART_EndRxTransfer+0x44>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800df6a:	687b      	ldr	r3, [r7, #4]
 800df6c:	681b      	ldr	r3, [r3, #0]
 800df6e:	681a      	ldr	r2, [r3, #0]
 800df70:	687b      	ldr	r3, [r7, #4]
 800df72:	681b      	ldr	r3, [r3, #0]
 800df74:	f022 0210 	bic.w	r2, r2, #16
 800df78:	601a      	str	r2, [r3, #0]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800df7a:	687b      	ldr	r3, [r7, #4]
 800df7c:	2220      	movs	r2, #32
 800df7e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800df82:	687b      	ldr	r3, [r7, #4]
 800df84:	2200      	movs	r2, #0
 800df86:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800df88:	687b      	ldr	r3, [r7, #4]
 800df8a:	2200      	movs	r2, #0
 800df8c:	671a      	str	r2, [r3, #112]	; 0x70
}
 800df8e:	bf00      	nop
 800df90:	370c      	adds	r7, #12
 800df92:	46bd      	mov	sp, r7
 800df94:	bc80      	pop	{r7}
 800df96:	4770      	bx	lr

0800df98 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800df98:	b580      	push	{r7, lr}
 800df9a:	b084      	sub	sp, #16
 800df9c:	af00      	add	r7, sp, #0
 800df9e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800dfa0:	687b      	ldr	r3, [r7, #4]
 800dfa2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800dfa4:	60fb      	str	r3, [r7, #12]

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800dfa6:	687b      	ldr	r3, [r7, #4]
 800dfa8:	681b      	ldr	r3, [r3, #0]
 800dfaa:	681b      	ldr	r3, [r3, #0]
 800dfac:	f003 0320 	and.w	r3, r3, #32
 800dfb0:	2b00      	cmp	r3, #0
 800dfb2:	d114      	bne.n	800dfde <UART_DMATransmitCplt+0x46>
  {
    huart->TxXferCount = 0U;
 800dfb4:	68fb      	ldr	r3, [r7, #12]
 800dfb6:	2200      	movs	r2, #0
 800dfb8:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800dfbc:	68fb      	ldr	r3, [r7, #12]
 800dfbe:	681b      	ldr	r3, [r3, #0]
 800dfc0:	689a      	ldr	r2, [r3, #8]
 800dfc2:	68fb      	ldr	r3, [r7, #12]
 800dfc4:	681b      	ldr	r3, [r3, #0]
 800dfc6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800dfca:	609a      	str	r2, [r3, #8]

    /* Enable the UART Transmit Complete Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800dfcc:	68fb      	ldr	r3, [r7, #12]
 800dfce:	681b      	ldr	r3, [r3, #0]
 800dfd0:	681a      	ldr	r2, [r3, #0]
 800dfd2:	68fb      	ldr	r3, [r7, #12]
 800dfd4:	681b      	ldr	r3, [r3, #0]
 800dfd6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800dfda:	601a      	str	r2, [r3, #0]
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800dfdc:	e002      	b.n	800dfe4 <UART_DMATransmitCplt+0x4c>
    HAL_UART_TxCpltCallback(huart);
 800dfde:	68f8      	ldr	r0, [r7, #12]
 800dfe0:	f7f8 f808 	bl	8005ff4 <HAL_UART_TxCpltCallback>
}
 800dfe4:	bf00      	nop
 800dfe6:	3710      	adds	r7, #16
 800dfe8:	46bd      	mov	sp, r7
 800dfea:	bd80      	pop	{r7, pc}

0800dfec <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800dfec:	b580      	push	{r7, lr}
 800dfee:	b084      	sub	sp, #16
 800dff0:	af00      	add	r7, sp, #0
 800dff2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800dff4:	687b      	ldr	r3, [r7, #4]
 800dff6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800dff8:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800dffa:	68f8      	ldr	r0, [r7, #12]
 800dffc:	f7ff fae8 	bl	800d5d0 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800e000:	bf00      	nop
 800e002:	3710      	adds	r7, #16
 800e004:	46bd      	mov	sp, r7
 800e006:	bd80      	pop	{r7, pc}

0800e008 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800e008:	b580      	push	{r7, lr}
 800e00a:	b086      	sub	sp, #24
 800e00c:	af00      	add	r7, sp, #0
 800e00e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800e010:	687b      	ldr	r3, [r7, #4]
 800e012:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e014:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800e016:	697b      	ldr	r3, [r7, #20]
 800e018:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800e01c:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800e01e:	697b      	ldr	r3, [r7, #20]
 800e020:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800e024:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800e026:	697b      	ldr	r3, [r7, #20]
 800e028:	681b      	ldr	r3, [r3, #0]
 800e02a:	689b      	ldr	r3, [r3, #8]
 800e02c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800e030:	2b80      	cmp	r3, #128	; 0x80
 800e032:	d109      	bne.n	800e048 <UART_DMAError+0x40>
 800e034:	693b      	ldr	r3, [r7, #16]
 800e036:	2b21      	cmp	r3, #33	; 0x21
 800e038:	d106      	bne.n	800e048 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800e03a:	697b      	ldr	r3, [r7, #20]
 800e03c:	2200      	movs	r2, #0
 800e03e:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    UART_EndTxTransfer(huart);
 800e042:	6978      	ldr	r0, [r7, #20]
 800e044:	f7ff ff5a 	bl	800defc <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800e048:	697b      	ldr	r3, [r7, #20]
 800e04a:	681b      	ldr	r3, [r3, #0]
 800e04c:	689b      	ldr	r3, [r3, #8]
 800e04e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e052:	2b40      	cmp	r3, #64	; 0x40
 800e054:	d109      	bne.n	800e06a <UART_DMAError+0x62>
 800e056:	68fb      	ldr	r3, [r7, #12]
 800e058:	2b22      	cmp	r3, #34	; 0x22
 800e05a:	d106      	bne.n	800e06a <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800e05c:	697b      	ldr	r3, [r7, #20]
 800e05e:	2200      	movs	r2, #0
 800e060:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
    UART_EndRxTransfer(huart);
 800e064:	6978      	ldr	r0, [r7, #20]
 800e066:	f7ff ff66 	bl	800df36 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800e06a:	697b      	ldr	r3, [r7, #20]
 800e06c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800e070:	f043 0210 	orr.w	r2, r3, #16
 800e074:	697b      	ldr	r3, [r7, #20]
 800e076:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800e07a:	6978      	ldr	r0, [r7, #20]
 800e07c:	f7ff fab1 	bl	800d5e2 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800e080:	bf00      	nop
 800e082:	3718      	adds	r7, #24
 800e084:	46bd      	mov	sp, r7
 800e086:	bd80      	pop	{r7, pc}

0800e088 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800e088:	b580      	push	{r7, lr}
 800e08a:	b084      	sub	sp, #16
 800e08c:	af00      	add	r7, sp, #0
 800e08e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800e090:	687b      	ldr	r3, [r7, #4]
 800e092:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e094:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800e096:	68fb      	ldr	r3, [r7, #12]
 800e098:	2200      	movs	r2, #0
 800e09a:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->TxXferCount = 0U;
 800e09e:	68fb      	ldr	r3, [r7, #12]
 800e0a0:	2200      	movs	r2, #0
 800e0a2:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800e0a6:	68f8      	ldr	r0, [r7, #12]
 800e0a8:	f7ff fa9b 	bl	800d5e2 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800e0ac:	bf00      	nop
 800e0ae:	3710      	adds	r7, #16
 800e0b0:	46bd      	mov	sp, r7
 800e0b2:	bd80      	pop	{r7, pc}

0800e0b4 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800e0b4:	b580      	push	{r7, lr}
 800e0b6:	b082      	sub	sp, #8
 800e0b8:	af00      	add	r7, sp, #0
 800e0ba:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800e0bc:	687b      	ldr	r3, [r7, #4]
 800e0be:	681b      	ldr	r3, [r3, #0]
 800e0c0:	681a      	ldr	r2, [r3, #0]
 800e0c2:	687b      	ldr	r3, [r7, #4]
 800e0c4:	681b      	ldr	r3, [r3, #0]
 800e0c6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800e0ca:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800e0cc:	687b      	ldr	r3, [r7, #4]
 800e0ce:	2220      	movs	r2, #32
 800e0d0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800e0d4:	687b      	ldr	r3, [r7, #4]
 800e0d6:	2200      	movs	r2, #0
 800e0d8:	675a      	str	r2, [r3, #116]	; 0x74
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800e0da:	6878      	ldr	r0, [r7, #4]
 800e0dc:	f7f7 ff8a 	bl	8005ff4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800e0e0:	bf00      	nop
 800e0e2:	3708      	adds	r7, #8
 800e0e4:	46bd      	mov	sp, r7
 800e0e6:	bd80      	pop	{r7, pc}

0800e0e8 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800e0e8:	b580      	push	{r7, lr}
 800e0ea:	b084      	sub	sp, #16
 800e0ec:	af00      	add	r7, sp, #0
 800e0ee:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800e0f0:	687b      	ldr	r3, [r7, #4]
 800e0f2:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800e0f6:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800e0f8:	687b      	ldr	r3, [r7, #4]
 800e0fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800e0fe:	2b22      	cmp	r3, #34	; 0x22
 800e100:	d152      	bne.n	800e1a8 <UART_RxISR_8BIT+0xc0>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800e102:	687b      	ldr	r3, [r7, #4]
 800e104:	681b      	ldr	r3, [r3, #0]
 800e106:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e108:	81bb      	strh	r3, [r7, #12]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800e10a:	89bb      	ldrh	r3, [r7, #12]
 800e10c:	b2d9      	uxtb	r1, r3
 800e10e:	89fb      	ldrh	r3, [r7, #14]
 800e110:	b2da      	uxtb	r2, r3
 800e112:	687b      	ldr	r3, [r7, #4]
 800e114:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800e116:	400a      	ands	r2, r1
 800e118:	b2d2      	uxtb	r2, r2
 800e11a:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800e11c:	687b      	ldr	r3, [r7, #4]
 800e11e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800e120:	1c5a      	adds	r2, r3, #1
 800e122:	687b      	ldr	r3, [r7, #4]
 800e124:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 800e126:	687b      	ldr	r3, [r7, #4]
 800e128:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800e12c:	b29b      	uxth	r3, r3
 800e12e:	3b01      	subs	r3, #1
 800e130:	b29a      	uxth	r2, r3
 800e132:	687b      	ldr	r3, [r7, #4]
 800e134:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 800e138:	687b      	ldr	r3, [r7, #4]
 800e13a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800e13e:	b29b      	uxth	r3, r3
 800e140:	2b00      	cmp	r3, #0
 800e142:	d139      	bne.n	800e1b8 <UART_RxISR_8BIT+0xd0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800e144:	687b      	ldr	r3, [r7, #4]
 800e146:	681b      	ldr	r3, [r3, #0]
 800e148:	681a      	ldr	r2, [r3, #0]
 800e14a:	687b      	ldr	r3, [r7, #4]
 800e14c:	681b      	ldr	r3, [r3, #0]
 800e14e:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800e152:	601a      	str	r2, [r3, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e154:	687b      	ldr	r3, [r7, #4]
 800e156:	681b      	ldr	r3, [r3, #0]
 800e158:	689a      	ldr	r2, [r3, #8]
 800e15a:	687b      	ldr	r3, [r7, #4]
 800e15c:	681b      	ldr	r3, [r3, #0]
 800e15e:	f022 0201 	bic.w	r2, r2, #1
 800e162:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800e164:	687b      	ldr	r3, [r7, #4]
 800e166:	2220      	movs	r2, #32
 800e168:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800e16c:	687b      	ldr	r3, [r7, #4]
 800e16e:	2200      	movs	r2, #0
 800e170:	671a      	str	r2, [r3, #112]	; 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e172:	687b      	ldr	r3, [r7, #4]
 800e174:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800e176:	2b01      	cmp	r3, #1
 800e178:	d10f      	bne.n	800e19a <UART_RxISR_8BIT+0xb2>
      {
        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e17a:	687b      	ldr	r3, [r7, #4]
 800e17c:	681b      	ldr	r3, [r3, #0]
 800e17e:	681a      	ldr	r2, [r3, #0]
 800e180:	687b      	ldr	r3, [r7, #4]
 800e182:	681b      	ldr	r3, [r3, #0]
 800e184:	f022 0210 	bic.w	r2, r2, #16
 800e188:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800e18a:	687b      	ldr	r3, [r7, #4]
 800e18c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800e190:	4619      	mov	r1, r3
 800e192:	6878      	ldr	r0, [r7, #4]
 800e194:	f7ff fa2e 	bl	800d5f4 <HAL_UARTEx_RxEventCallback>
 800e198:	e002      	b.n	800e1a0 <UART_RxISR_8BIT+0xb8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800e19a:	6878      	ldr	r0, [r7, #4]
 800e19c:	f7f7 ff38 	bl	8006010 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e1a0:	687b      	ldr	r3, [r7, #4]
 800e1a2:	2200      	movs	r2, #0
 800e1a4:	66da      	str	r2, [r3, #108]	; 0x6c
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800e1a6:	e007      	b.n	800e1b8 <UART_RxISR_8BIT+0xd0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800e1a8:	687b      	ldr	r3, [r7, #4]
 800e1aa:	681b      	ldr	r3, [r3, #0]
 800e1ac:	699a      	ldr	r2, [r3, #24]
 800e1ae:	687b      	ldr	r3, [r7, #4]
 800e1b0:	681b      	ldr	r3, [r3, #0]
 800e1b2:	f042 0208 	orr.w	r2, r2, #8
 800e1b6:	619a      	str	r2, [r3, #24]
}
 800e1b8:	bf00      	nop
 800e1ba:	3710      	adds	r7, #16
 800e1bc:	46bd      	mov	sp, r7
 800e1be:	bd80      	pop	{r7, pc}

0800e1c0 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800e1c0:	b580      	push	{r7, lr}
 800e1c2:	b084      	sub	sp, #16
 800e1c4:	af00      	add	r7, sp, #0
 800e1c6:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800e1c8:	687b      	ldr	r3, [r7, #4]
 800e1ca:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800e1ce:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800e1d0:	687b      	ldr	r3, [r7, #4]
 800e1d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800e1d6:	2b22      	cmp	r3, #34	; 0x22
 800e1d8:	d152      	bne.n	800e280 <UART_RxISR_16BIT+0xc0>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800e1da:	687b      	ldr	r3, [r7, #4]
 800e1dc:	681b      	ldr	r3, [r3, #0]
 800e1de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e1e0:	81bb      	strh	r3, [r7, #12]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800e1e2:	687b      	ldr	r3, [r7, #4]
 800e1e4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800e1e6:	60bb      	str	r3, [r7, #8]
    *tmp = (uint16_t)(uhdata & uhMask);
 800e1e8:	89ba      	ldrh	r2, [r7, #12]
 800e1ea:	89fb      	ldrh	r3, [r7, #14]
 800e1ec:	4013      	ands	r3, r2
 800e1ee:	b29a      	uxth	r2, r3
 800e1f0:	68bb      	ldr	r3, [r7, #8]
 800e1f2:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800e1f4:	687b      	ldr	r3, [r7, #4]
 800e1f6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800e1f8:	1c9a      	adds	r2, r3, #2
 800e1fa:	687b      	ldr	r3, [r7, #4]
 800e1fc:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 800e1fe:	687b      	ldr	r3, [r7, #4]
 800e200:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800e204:	b29b      	uxth	r3, r3
 800e206:	3b01      	subs	r3, #1
 800e208:	b29a      	uxth	r2, r3
 800e20a:	687b      	ldr	r3, [r7, #4]
 800e20c:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 800e210:	687b      	ldr	r3, [r7, #4]
 800e212:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800e216:	b29b      	uxth	r3, r3
 800e218:	2b00      	cmp	r3, #0
 800e21a:	d139      	bne.n	800e290 <UART_RxISR_16BIT+0xd0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800e21c:	687b      	ldr	r3, [r7, #4]
 800e21e:	681b      	ldr	r3, [r3, #0]
 800e220:	681a      	ldr	r2, [r3, #0]
 800e222:	687b      	ldr	r3, [r7, #4]
 800e224:	681b      	ldr	r3, [r3, #0]
 800e226:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800e22a:	601a      	str	r2, [r3, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e22c:	687b      	ldr	r3, [r7, #4]
 800e22e:	681b      	ldr	r3, [r3, #0]
 800e230:	689a      	ldr	r2, [r3, #8]
 800e232:	687b      	ldr	r3, [r7, #4]
 800e234:	681b      	ldr	r3, [r3, #0]
 800e236:	f022 0201 	bic.w	r2, r2, #1
 800e23a:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800e23c:	687b      	ldr	r3, [r7, #4]
 800e23e:	2220      	movs	r2, #32
 800e240:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800e244:	687b      	ldr	r3, [r7, #4]
 800e246:	2200      	movs	r2, #0
 800e248:	671a      	str	r2, [r3, #112]	; 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e24a:	687b      	ldr	r3, [r7, #4]
 800e24c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800e24e:	2b01      	cmp	r3, #1
 800e250:	d10f      	bne.n	800e272 <UART_RxISR_16BIT+0xb2>
      {
        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e252:	687b      	ldr	r3, [r7, #4]
 800e254:	681b      	ldr	r3, [r3, #0]
 800e256:	681a      	ldr	r2, [r3, #0]
 800e258:	687b      	ldr	r3, [r7, #4]
 800e25a:	681b      	ldr	r3, [r3, #0]
 800e25c:	f022 0210 	bic.w	r2, r2, #16
 800e260:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800e262:	687b      	ldr	r3, [r7, #4]
 800e264:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800e268:	4619      	mov	r1, r3
 800e26a:	6878      	ldr	r0, [r7, #4]
 800e26c:	f7ff f9c2 	bl	800d5f4 <HAL_UARTEx_RxEventCallback>
 800e270:	e002      	b.n	800e278 <UART_RxISR_16BIT+0xb8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800e272:	6878      	ldr	r0, [r7, #4]
 800e274:	f7f7 fecc 	bl	8006010 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e278:	687b      	ldr	r3, [r7, #4]
 800e27a:	2200      	movs	r2, #0
 800e27c:	66da      	str	r2, [r3, #108]	; 0x6c
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800e27e:	e007      	b.n	800e290 <UART_RxISR_16BIT+0xd0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800e280:	687b      	ldr	r3, [r7, #4]
 800e282:	681b      	ldr	r3, [r3, #0]
 800e284:	699a      	ldr	r2, [r3, #24]
 800e286:	687b      	ldr	r3, [r7, #4]
 800e288:	681b      	ldr	r3, [r3, #0]
 800e28a:	f042 0208 	orr.w	r2, r2, #8
 800e28e:	619a      	str	r2, [r3, #24]
}
 800e290:	bf00      	nop
 800e292:	3710      	adds	r7, #16
 800e294:	46bd      	mov	sp, r7
 800e296:	bd80      	pop	{r7, pc}

0800e298 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800e298:	b580      	push	{r7, lr}
 800e29a:	b088      	sub	sp, #32
 800e29c:	af00      	add	r7, sp, #0
 800e29e:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 800e2a0:	687b      	ldr	r3, [r7, #4]
 800e2a2:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800e2a6:	837b      	strh	r3, [r7, #26]
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800e2a8:	687b      	ldr	r3, [r7, #4]
 800e2aa:	681b      	ldr	r3, [r3, #0]
 800e2ac:	69db      	ldr	r3, [r3, #28]
 800e2ae:	61fb      	str	r3, [r7, #28]
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800e2b0:	687b      	ldr	r3, [r7, #4]
 800e2b2:	681b      	ldr	r3, [r3, #0]
 800e2b4:	681b      	ldr	r3, [r3, #0]
 800e2b6:	617b      	str	r3, [r7, #20]
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800e2b8:	687b      	ldr	r3, [r7, #4]
 800e2ba:	681b      	ldr	r3, [r3, #0]
 800e2bc:	689b      	ldr	r3, [r3, #8]
 800e2be:	613b      	str	r3, [r7, #16]

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800e2c0:	687b      	ldr	r3, [r7, #4]
 800e2c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800e2c6:	2b22      	cmp	r3, #34	; 0x22
 800e2c8:	f040 80da 	bne.w	800e480 <UART_RxISR_8BIT_FIFOEN+0x1e8>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800e2cc:	687b      	ldr	r3, [r7, #4]
 800e2ce:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800e2d2:	81fb      	strh	r3, [r7, #14]
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800e2d4:	e0aa      	b.n	800e42c <UART_RxISR_8BIT_FIFOEN+0x194>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800e2d6:	687b      	ldr	r3, [r7, #4]
 800e2d8:	681b      	ldr	r3, [r3, #0]
 800e2da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e2dc:	81bb      	strh	r3, [r7, #12]
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800e2de:	89bb      	ldrh	r3, [r7, #12]
 800e2e0:	b2d9      	uxtb	r1, r3
 800e2e2:	8b7b      	ldrh	r3, [r7, #26]
 800e2e4:	b2da      	uxtb	r2, r3
 800e2e6:	687b      	ldr	r3, [r7, #4]
 800e2e8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800e2ea:	400a      	ands	r2, r1
 800e2ec:	b2d2      	uxtb	r2, r2
 800e2ee:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 800e2f0:	687b      	ldr	r3, [r7, #4]
 800e2f2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800e2f4:	1c5a      	adds	r2, r3, #1
 800e2f6:	687b      	ldr	r3, [r7, #4]
 800e2f8:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 800e2fa:	687b      	ldr	r3, [r7, #4]
 800e2fc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800e300:	b29b      	uxth	r3, r3
 800e302:	3b01      	subs	r3, #1
 800e304:	b29a      	uxth	r2, r3
 800e306:	687b      	ldr	r3, [r7, #4]
 800e308:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800e30c:	687b      	ldr	r3, [r7, #4]
 800e30e:	681b      	ldr	r3, [r3, #0]
 800e310:	69db      	ldr	r3, [r3, #28]
 800e312:	61fb      	str	r3, [r7, #28]

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800e314:	69fb      	ldr	r3, [r7, #28]
 800e316:	f003 0307 	and.w	r3, r3, #7
 800e31a:	2b00      	cmp	r3, #0
 800e31c:	d04d      	beq.n	800e3ba <UART_RxISR_8BIT_FIFOEN+0x122>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800e31e:	69fb      	ldr	r3, [r7, #28]
 800e320:	f003 0301 	and.w	r3, r3, #1
 800e324:	2b00      	cmp	r3, #0
 800e326:	d010      	beq.n	800e34a <UART_RxISR_8BIT_FIFOEN+0xb2>
 800e328:	697b      	ldr	r3, [r7, #20]
 800e32a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800e32e:	2b00      	cmp	r3, #0
 800e330:	d00b      	beq.n	800e34a <UART_RxISR_8BIT_FIFOEN+0xb2>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800e332:	687b      	ldr	r3, [r7, #4]
 800e334:	681b      	ldr	r3, [r3, #0]
 800e336:	2201      	movs	r2, #1
 800e338:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800e33a:	687b      	ldr	r3, [r7, #4]
 800e33c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800e340:	f043 0201 	orr.w	r2, r3, #1
 800e344:	687b      	ldr	r3, [r7, #4]
 800e346:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800e34a:	69fb      	ldr	r3, [r7, #28]
 800e34c:	f003 0302 	and.w	r3, r3, #2
 800e350:	2b00      	cmp	r3, #0
 800e352:	d010      	beq.n	800e376 <UART_RxISR_8BIT_FIFOEN+0xde>
 800e354:	693b      	ldr	r3, [r7, #16]
 800e356:	f003 0301 	and.w	r3, r3, #1
 800e35a:	2b00      	cmp	r3, #0
 800e35c:	d00b      	beq.n	800e376 <UART_RxISR_8BIT_FIFOEN+0xde>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800e35e:	687b      	ldr	r3, [r7, #4]
 800e360:	681b      	ldr	r3, [r3, #0]
 800e362:	2202      	movs	r2, #2
 800e364:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800e366:	687b      	ldr	r3, [r7, #4]
 800e368:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800e36c:	f043 0204 	orr.w	r2, r3, #4
 800e370:	687b      	ldr	r3, [r7, #4]
 800e372:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800e376:	69fb      	ldr	r3, [r7, #28]
 800e378:	f003 0304 	and.w	r3, r3, #4
 800e37c:	2b00      	cmp	r3, #0
 800e37e:	d010      	beq.n	800e3a2 <UART_RxISR_8BIT_FIFOEN+0x10a>
 800e380:	693b      	ldr	r3, [r7, #16]
 800e382:	f003 0301 	and.w	r3, r3, #1
 800e386:	2b00      	cmp	r3, #0
 800e388:	d00b      	beq.n	800e3a2 <UART_RxISR_8BIT_FIFOEN+0x10a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800e38a:	687b      	ldr	r3, [r7, #4]
 800e38c:	681b      	ldr	r3, [r3, #0]
 800e38e:	2204      	movs	r2, #4
 800e390:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800e392:	687b      	ldr	r3, [r7, #4]
 800e394:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800e398:	f043 0202 	orr.w	r2, r3, #2
 800e39c:	687b      	ldr	r3, [r7, #4]
 800e39e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800e3a2:	687b      	ldr	r3, [r7, #4]
 800e3a4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800e3a8:	2b00      	cmp	r3, #0
 800e3aa:	d006      	beq.n	800e3ba <UART_RxISR_8BIT_FIFOEN+0x122>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800e3ac:	6878      	ldr	r0, [r7, #4]
 800e3ae:	f7ff f918 	bl	800d5e2 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e3b2:	687b      	ldr	r3, [r7, #4]
 800e3b4:	2200      	movs	r2, #0
 800e3b6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }
      }

      if (huart->RxXferCount == 0U)
 800e3ba:	687b      	ldr	r3, [r7, #4]
 800e3bc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800e3c0:	b29b      	uxth	r3, r3
 800e3c2:	2b00      	cmp	r3, #0
 800e3c4:	d132      	bne.n	800e42c <UART_RxISR_8BIT_FIFOEN+0x194>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800e3c6:	687b      	ldr	r3, [r7, #4]
 800e3c8:	681b      	ldr	r3, [r3, #0]
 800e3ca:	681a      	ldr	r2, [r3, #0]
 800e3cc:	687b      	ldr	r3, [r7, #4]
 800e3ce:	681b      	ldr	r3, [r3, #0]
 800e3d0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800e3d4:	601a      	str	r2, [r3, #0]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800e3d6:	687b      	ldr	r3, [r7, #4]
 800e3d8:	681b      	ldr	r3, [r3, #0]
 800e3da:	689b      	ldr	r3, [r3, #8]
 800e3dc:	687a      	ldr	r2, [r7, #4]
 800e3de:	6812      	ldr	r2, [r2, #0]
 800e3e0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800e3e4:	f023 0301 	bic.w	r3, r3, #1
 800e3e8:	6093      	str	r3, [r2, #8]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800e3ea:	687b      	ldr	r3, [r7, #4]
 800e3ec:	2220      	movs	r2, #32
 800e3ee:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800e3f2:	687b      	ldr	r3, [r7, #4]
 800e3f4:	2200      	movs	r2, #0
 800e3f6:	671a      	str	r2, [r3, #112]	; 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e3f8:	687b      	ldr	r3, [r7, #4]
 800e3fa:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800e3fc:	2b01      	cmp	r3, #1
 800e3fe:	d10f      	bne.n	800e420 <UART_RxISR_8BIT_FIFOEN+0x188>
        {
          /* Disable IDLE interrupt */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e400:	687b      	ldr	r3, [r7, #4]
 800e402:	681b      	ldr	r3, [r3, #0]
 800e404:	681a      	ldr	r2, [r3, #0]
 800e406:	687b      	ldr	r3, [r7, #4]
 800e408:	681b      	ldr	r3, [r3, #0]
 800e40a:	f022 0210 	bic.w	r2, r2, #16
 800e40e:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800e410:	687b      	ldr	r3, [r7, #4]
 800e412:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800e416:	4619      	mov	r1, r3
 800e418:	6878      	ldr	r0, [r7, #4]
 800e41a:	f7ff f8eb 	bl	800d5f4 <HAL_UARTEx_RxEventCallback>
 800e41e:	e002      	b.n	800e426 <UART_RxISR_8BIT_FIFOEN+0x18e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 800e420:	6878      	ldr	r0, [r7, #4]
 800e422:	f7f7 fdf5 	bl	8006010 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e426:	687b      	ldr	r3, [r7, #4]
 800e428:	2200      	movs	r2, #0
 800e42a:	66da      	str	r2, [r3, #108]	; 0x6c
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800e42c:	89fb      	ldrh	r3, [r7, #14]
 800e42e:	2b00      	cmp	r3, #0
 800e430:	d005      	beq.n	800e43e <UART_RxISR_8BIT_FIFOEN+0x1a6>
 800e432:	69fb      	ldr	r3, [r7, #28]
 800e434:	f003 0320 	and.w	r3, r3, #32
 800e438:	2b00      	cmp	r3, #0
 800e43a:	f47f af4c 	bne.w	800e2d6 <UART_RxISR_8BIT_FIFOEN+0x3e>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800e43e:	687b      	ldr	r3, [r7, #4]
 800e440:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800e444:	817b      	strh	r3, [r7, #10]
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800e446:	897b      	ldrh	r3, [r7, #10]
 800e448:	2b00      	cmp	r3, #0
 800e44a:	d021      	beq.n	800e490 <UART_RxISR_8BIT_FIFOEN+0x1f8>
 800e44c:	687b      	ldr	r3, [r7, #4]
 800e44e:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800e452:	897a      	ldrh	r2, [r7, #10]
 800e454:	429a      	cmp	r2, r3
 800e456:	d21b      	bcs.n	800e490 <UART_RxISR_8BIT_FIFOEN+0x1f8>
    {
      /* Disable the UART RXFT interrupt*/
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800e458:	687b      	ldr	r3, [r7, #4]
 800e45a:	681b      	ldr	r3, [r3, #0]
 800e45c:	689a      	ldr	r2, [r3, #8]
 800e45e:	687b      	ldr	r3, [r7, #4]
 800e460:	681b      	ldr	r3, [r3, #0]
 800e462:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 800e466:	609a      	str	r2, [r3, #8]

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 800e468:	687b      	ldr	r3, [r7, #4]
 800e46a:	4a0b      	ldr	r2, [pc, #44]	; (800e498 <UART_RxISR_8BIT_FIFOEN+0x200>)
 800e46c:	671a      	str	r2, [r3, #112]	; 0x70

      /* Enable the UART Data Register Not Empty interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800e46e:	687b      	ldr	r3, [r7, #4]
 800e470:	681b      	ldr	r3, [r3, #0]
 800e472:	681a      	ldr	r2, [r3, #0]
 800e474:	687b      	ldr	r3, [r7, #4]
 800e476:	681b      	ldr	r3, [r3, #0]
 800e478:	f042 0220 	orr.w	r2, r2, #32
 800e47c:	601a      	str	r2, [r3, #0]
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800e47e:	e007      	b.n	800e490 <UART_RxISR_8BIT_FIFOEN+0x1f8>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800e480:	687b      	ldr	r3, [r7, #4]
 800e482:	681b      	ldr	r3, [r3, #0]
 800e484:	699a      	ldr	r2, [r3, #24]
 800e486:	687b      	ldr	r3, [r7, #4]
 800e488:	681b      	ldr	r3, [r3, #0]
 800e48a:	f042 0208 	orr.w	r2, r2, #8
 800e48e:	619a      	str	r2, [r3, #24]
}
 800e490:	bf00      	nop
 800e492:	3720      	adds	r7, #32
 800e494:	46bd      	mov	sp, r7
 800e496:	bd80      	pop	{r7, pc}
 800e498:	0800e0e9 	.word	0x0800e0e9

0800e49c <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800e49c:	b580      	push	{r7, lr}
 800e49e:	b08a      	sub	sp, #40	; 0x28
 800e4a0:	af00      	add	r7, sp, #0
 800e4a2:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 800e4a4:	687b      	ldr	r3, [r7, #4]
 800e4a6:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800e4aa:	847b      	strh	r3, [r7, #34]	; 0x22
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800e4ac:	687b      	ldr	r3, [r7, #4]
 800e4ae:	681b      	ldr	r3, [r3, #0]
 800e4b0:	69db      	ldr	r3, [r3, #28]
 800e4b2:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800e4b4:	687b      	ldr	r3, [r7, #4]
 800e4b6:	681b      	ldr	r3, [r3, #0]
 800e4b8:	681b      	ldr	r3, [r3, #0]
 800e4ba:	61fb      	str	r3, [r7, #28]
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800e4bc:	687b      	ldr	r3, [r7, #4]
 800e4be:	681b      	ldr	r3, [r3, #0]
 800e4c0:	689b      	ldr	r3, [r3, #8]
 800e4c2:	61bb      	str	r3, [r7, #24]

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800e4c4:	687b      	ldr	r3, [r7, #4]
 800e4c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800e4ca:	2b22      	cmp	r3, #34	; 0x22
 800e4cc:	f040 80da 	bne.w	800e684 <UART_RxISR_16BIT_FIFOEN+0x1e8>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800e4d0:	687b      	ldr	r3, [r7, #4]
 800e4d2:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800e4d6:	82fb      	strh	r3, [r7, #22]
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800e4d8:	e0aa      	b.n	800e630 <UART_RxISR_16BIT_FIFOEN+0x194>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800e4da:	687b      	ldr	r3, [r7, #4]
 800e4dc:	681b      	ldr	r3, [r3, #0]
 800e4de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e4e0:	82bb      	strh	r3, [r7, #20]
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 800e4e2:	687b      	ldr	r3, [r7, #4]
 800e4e4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800e4e6:	613b      	str	r3, [r7, #16]
      *tmp = (uint16_t)(uhdata & uhMask);
 800e4e8:	8aba      	ldrh	r2, [r7, #20]
 800e4ea:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800e4ec:	4013      	ands	r3, r2
 800e4ee:	b29a      	uxth	r2, r3
 800e4f0:	693b      	ldr	r3, [r7, #16]
 800e4f2:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800e4f4:	687b      	ldr	r3, [r7, #4]
 800e4f6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800e4f8:	1c9a      	adds	r2, r3, #2
 800e4fa:	687b      	ldr	r3, [r7, #4]
 800e4fc:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 800e4fe:	687b      	ldr	r3, [r7, #4]
 800e500:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800e504:	b29b      	uxth	r3, r3
 800e506:	3b01      	subs	r3, #1
 800e508:	b29a      	uxth	r2, r3
 800e50a:	687b      	ldr	r3, [r7, #4]
 800e50c:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800e510:	687b      	ldr	r3, [r7, #4]
 800e512:	681b      	ldr	r3, [r3, #0]
 800e514:	69db      	ldr	r3, [r3, #28]
 800e516:	627b      	str	r3, [r7, #36]	; 0x24

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800e518:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e51a:	f003 0307 	and.w	r3, r3, #7
 800e51e:	2b00      	cmp	r3, #0
 800e520:	d04d      	beq.n	800e5be <UART_RxISR_16BIT_FIFOEN+0x122>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800e522:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e524:	f003 0301 	and.w	r3, r3, #1
 800e528:	2b00      	cmp	r3, #0
 800e52a:	d010      	beq.n	800e54e <UART_RxISR_16BIT_FIFOEN+0xb2>
 800e52c:	69fb      	ldr	r3, [r7, #28]
 800e52e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800e532:	2b00      	cmp	r3, #0
 800e534:	d00b      	beq.n	800e54e <UART_RxISR_16BIT_FIFOEN+0xb2>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800e536:	687b      	ldr	r3, [r7, #4]
 800e538:	681b      	ldr	r3, [r3, #0]
 800e53a:	2201      	movs	r2, #1
 800e53c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800e53e:	687b      	ldr	r3, [r7, #4]
 800e540:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800e544:	f043 0201 	orr.w	r2, r3, #1
 800e548:	687b      	ldr	r3, [r7, #4]
 800e54a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800e54e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e550:	f003 0302 	and.w	r3, r3, #2
 800e554:	2b00      	cmp	r3, #0
 800e556:	d010      	beq.n	800e57a <UART_RxISR_16BIT_FIFOEN+0xde>
 800e558:	69bb      	ldr	r3, [r7, #24]
 800e55a:	f003 0301 	and.w	r3, r3, #1
 800e55e:	2b00      	cmp	r3, #0
 800e560:	d00b      	beq.n	800e57a <UART_RxISR_16BIT_FIFOEN+0xde>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800e562:	687b      	ldr	r3, [r7, #4]
 800e564:	681b      	ldr	r3, [r3, #0]
 800e566:	2202      	movs	r2, #2
 800e568:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800e56a:	687b      	ldr	r3, [r7, #4]
 800e56c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800e570:	f043 0204 	orr.w	r2, r3, #4
 800e574:	687b      	ldr	r3, [r7, #4]
 800e576:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800e57a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e57c:	f003 0304 	and.w	r3, r3, #4
 800e580:	2b00      	cmp	r3, #0
 800e582:	d010      	beq.n	800e5a6 <UART_RxISR_16BIT_FIFOEN+0x10a>
 800e584:	69bb      	ldr	r3, [r7, #24]
 800e586:	f003 0301 	and.w	r3, r3, #1
 800e58a:	2b00      	cmp	r3, #0
 800e58c:	d00b      	beq.n	800e5a6 <UART_RxISR_16BIT_FIFOEN+0x10a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800e58e:	687b      	ldr	r3, [r7, #4]
 800e590:	681b      	ldr	r3, [r3, #0]
 800e592:	2204      	movs	r2, #4
 800e594:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800e596:	687b      	ldr	r3, [r7, #4]
 800e598:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800e59c:	f043 0202 	orr.w	r2, r3, #2
 800e5a0:	687b      	ldr	r3, [r7, #4]
 800e5a2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800e5a6:	687b      	ldr	r3, [r7, #4]
 800e5a8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800e5ac:	2b00      	cmp	r3, #0
 800e5ae:	d006      	beq.n	800e5be <UART_RxISR_16BIT_FIFOEN+0x122>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800e5b0:	6878      	ldr	r0, [r7, #4]
 800e5b2:	f7ff f816 	bl	800d5e2 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e5b6:	687b      	ldr	r3, [r7, #4]
 800e5b8:	2200      	movs	r2, #0
 800e5ba:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }
      }

      if (huart->RxXferCount == 0U)
 800e5be:	687b      	ldr	r3, [r7, #4]
 800e5c0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800e5c4:	b29b      	uxth	r3, r3
 800e5c6:	2b00      	cmp	r3, #0
 800e5c8:	d132      	bne.n	800e630 <UART_RxISR_16BIT_FIFOEN+0x194>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800e5ca:	687b      	ldr	r3, [r7, #4]
 800e5cc:	681b      	ldr	r3, [r3, #0]
 800e5ce:	681a      	ldr	r2, [r3, #0]
 800e5d0:	687b      	ldr	r3, [r7, #4]
 800e5d2:	681b      	ldr	r3, [r3, #0]
 800e5d4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800e5d8:	601a      	str	r2, [r3, #0]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800e5da:	687b      	ldr	r3, [r7, #4]
 800e5dc:	681b      	ldr	r3, [r3, #0]
 800e5de:	689b      	ldr	r3, [r3, #8]
 800e5e0:	687a      	ldr	r2, [r7, #4]
 800e5e2:	6812      	ldr	r2, [r2, #0]
 800e5e4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800e5e8:	f023 0301 	bic.w	r3, r3, #1
 800e5ec:	6093      	str	r3, [r2, #8]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800e5ee:	687b      	ldr	r3, [r7, #4]
 800e5f0:	2220      	movs	r2, #32
 800e5f2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800e5f6:	687b      	ldr	r3, [r7, #4]
 800e5f8:	2200      	movs	r2, #0
 800e5fa:	671a      	str	r2, [r3, #112]	; 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e5fc:	687b      	ldr	r3, [r7, #4]
 800e5fe:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800e600:	2b01      	cmp	r3, #1
 800e602:	d10f      	bne.n	800e624 <UART_RxISR_16BIT_FIFOEN+0x188>
        {
          /* Disable IDLE interrupt */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e604:	687b      	ldr	r3, [r7, #4]
 800e606:	681b      	ldr	r3, [r3, #0]
 800e608:	681a      	ldr	r2, [r3, #0]
 800e60a:	687b      	ldr	r3, [r7, #4]
 800e60c:	681b      	ldr	r3, [r3, #0]
 800e60e:	f022 0210 	bic.w	r2, r2, #16
 800e612:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800e614:	687b      	ldr	r3, [r7, #4]
 800e616:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800e61a:	4619      	mov	r1, r3
 800e61c:	6878      	ldr	r0, [r7, #4]
 800e61e:	f7fe ffe9 	bl	800d5f4 <HAL_UARTEx_RxEventCallback>
 800e622:	e002      	b.n	800e62a <UART_RxISR_16BIT_FIFOEN+0x18e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 800e624:	6878      	ldr	r0, [r7, #4]
 800e626:	f7f7 fcf3 	bl	8006010 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e62a:	687b      	ldr	r3, [r7, #4]
 800e62c:	2200      	movs	r2, #0
 800e62e:	66da      	str	r2, [r3, #108]	; 0x6c
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800e630:	8afb      	ldrh	r3, [r7, #22]
 800e632:	2b00      	cmp	r3, #0
 800e634:	d005      	beq.n	800e642 <UART_RxISR_16BIT_FIFOEN+0x1a6>
 800e636:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e638:	f003 0320 	and.w	r3, r3, #32
 800e63c:	2b00      	cmp	r3, #0
 800e63e:	f47f af4c 	bne.w	800e4da <UART_RxISR_16BIT_FIFOEN+0x3e>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800e642:	687b      	ldr	r3, [r7, #4]
 800e644:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800e648:	81fb      	strh	r3, [r7, #14]
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800e64a:	89fb      	ldrh	r3, [r7, #14]
 800e64c:	2b00      	cmp	r3, #0
 800e64e:	d021      	beq.n	800e694 <UART_RxISR_16BIT_FIFOEN+0x1f8>
 800e650:	687b      	ldr	r3, [r7, #4]
 800e652:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800e656:	89fa      	ldrh	r2, [r7, #14]
 800e658:	429a      	cmp	r2, r3
 800e65a:	d21b      	bcs.n	800e694 <UART_RxISR_16BIT_FIFOEN+0x1f8>
    {
      /* Disable the UART RXFT interrupt*/
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800e65c:	687b      	ldr	r3, [r7, #4]
 800e65e:	681b      	ldr	r3, [r3, #0]
 800e660:	689a      	ldr	r2, [r3, #8]
 800e662:	687b      	ldr	r3, [r7, #4]
 800e664:	681b      	ldr	r3, [r3, #0]
 800e666:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 800e66a:	609a      	str	r2, [r3, #8]

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 800e66c:	687b      	ldr	r3, [r7, #4]
 800e66e:	4a0b      	ldr	r2, [pc, #44]	; (800e69c <UART_RxISR_16BIT_FIFOEN+0x200>)
 800e670:	671a      	str	r2, [r3, #112]	; 0x70

      /* Enable the UART Data Register Not Empty interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800e672:	687b      	ldr	r3, [r7, #4]
 800e674:	681b      	ldr	r3, [r3, #0]
 800e676:	681a      	ldr	r2, [r3, #0]
 800e678:	687b      	ldr	r3, [r7, #4]
 800e67a:	681b      	ldr	r3, [r3, #0]
 800e67c:	f042 0220 	orr.w	r2, r2, #32
 800e680:	601a      	str	r2, [r3, #0]
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800e682:	e007      	b.n	800e694 <UART_RxISR_16BIT_FIFOEN+0x1f8>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800e684:	687b      	ldr	r3, [r7, #4]
 800e686:	681b      	ldr	r3, [r3, #0]
 800e688:	699a      	ldr	r2, [r3, #24]
 800e68a:	687b      	ldr	r3, [r7, #4]
 800e68c:	681b      	ldr	r3, [r3, #0]
 800e68e:	f042 0208 	orr.w	r2, r2, #8
 800e692:	619a      	str	r2, [r3, #24]
}
 800e694:	bf00      	nop
 800e696:	3728      	adds	r7, #40	; 0x28
 800e698:	46bd      	mov	sp, r7
 800e69a:	bd80      	pop	{r7, pc}
 800e69c:	0800e1c1 	.word	0x0800e1c1

0800e6a0 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800e6a0:	b480      	push	{r7}
 800e6a2:	b083      	sub	sp, #12
 800e6a4:	af00      	add	r7, sp, #0
 800e6a6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800e6a8:	bf00      	nop
 800e6aa:	370c      	adds	r7, #12
 800e6ac:	46bd      	mov	sp, r7
 800e6ae:	bc80      	pop	{r7}
 800e6b0:	4770      	bx	lr

0800e6b2 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800e6b2:	b480      	push	{r7}
 800e6b4:	b083      	sub	sp, #12
 800e6b6:	af00      	add	r7, sp, #0
 800e6b8:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800e6ba:	bf00      	nop
 800e6bc:	370c      	adds	r7, #12
 800e6be:	46bd      	mov	sp, r7
 800e6c0:	bc80      	pop	{r7}
 800e6c2:	4770      	bx	lr

0800e6c4 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800e6c4:	b480      	push	{r7}
 800e6c6:	b083      	sub	sp, #12
 800e6c8:	af00      	add	r7, sp, #0
 800e6ca:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800e6cc:	bf00      	nop
 800e6ce:	370c      	adds	r7, #12
 800e6d0:	46bd      	mov	sp, r7
 800e6d2:	bc80      	pop	{r7}
 800e6d4:	4770      	bx	lr

0800e6d6 <HAL_UARTEx_StopModeWakeUpSourceConfig>:
  *          @arg @ref UART_WAKEUP_ON_STARTBIT
  *          @arg @ref UART_WAKEUP_ON_READDATA_NONEMPTY
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_StopModeWakeUpSourceConfig(UART_HandleTypeDef *huart, UART_WakeUpTypeDef WakeUpSelection)
{
 800e6d6:	b580      	push	{r7, lr}
 800e6d8:	b088      	sub	sp, #32
 800e6da:	af02      	add	r7, sp, #8
 800e6dc:	60f8      	str	r0, [r7, #12]
 800e6de:	1d3b      	adds	r3, r7, #4
 800e6e0:	e883 0006 	stmia.w	r3, {r1, r2}
  HAL_StatusTypeDef status = HAL_OK;
 800e6e4:	2300      	movs	r3, #0
 800e6e6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_UART_WAKEUP_FROMSTOP_INSTANCE(huart->Instance));
  /* check the wake-up selection parameter */
  assert_param(IS_UART_WAKEUP_SELECTION(WakeUpSelection.WakeUpEvent));

  /* Process Locked */
  __HAL_LOCK(huart);
 800e6e8:	68fb      	ldr	r3, [r7, #12]
 800e6ea:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800e6ee:	2b01      	cmp	r3, #1
 800e6f0:	d101      	bne.n	800e6f6 <HAL_UARTEx_StopModeWakeUpSourceConfig+0x20>
 800e6f2:	2302      	movs	r3, #2
 800e6f4:	e046      	b.n	800e784 <HAL_UARTEx_StopModeWakeUpSourceConfig+0xae>
 800e6f6:	68fb      	ldr	r3, [r7, #12]
 800e6f8:	2201      	movs	r2, #1
 800e6fa:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800e6fe:	68fb      	ldr	r3, [r7, #12]
 800e700:	2224      	movs	r2, #36	; 0x24
 800e702:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 800e706:	68fb      	ldr	r3, [r7, #12]
 800e708:	681b      	ldr	r3, [r3, #0]
 800e70a:	681a      	ldr	r2, [r3, #0]
 800e70c:	68fb      	ldr	r3, [r7, #12]
 800e70e:	681b      	ldr	r3, [r3, #0]
 800e710:	f022 0201 	bic.w	r2, r2, #1
 800e714:	601a      	str	r2, [r3, #0]

  /* Set the wake-up selection scheme */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_WUS, WakeUpSelection.WakeUpEvent);
 800e716:	68fb      	ldr	r3, [r7, #12]
 800e718:	681b      	ldr	r3, [r3, #0]
 800e71a:	689b      	ldr	r3, [r3, #8]
 800e71c:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 800e720:	687a      	ldr	r2, [r7, #4]
 800e722:	68fb      	ldr	r3, [r7, #12]
 800e724:	681b      	ldr	r3, [r3, #0]
 800e726:	430a      	orrs	r2, r1
 800e728:	609a      	str	r2, [r3, #8]

  if (WakeUpSelection.WakeUpEvent == UART_WAKEUP_ON_ADDRESS)
 800e72a:	687b      	ldr	r3, [r7, #4]
 800e72c:	2b00      	cmp	r3, #0
 800e72e:	d105      	bne.n	800e73c <HAL_UARTEx_StopModeWakeUpSourceConfig+0x66>
  {
    UARTEx_Wakeup_AddressConfig(huart, WakeUpSelection);
 800e730:	1d3b      	adds	r3, r7, #4
 800e732:	e893 0006 	ldmia.w	r3, {r1, r2}
 800e736:	68f8      	ldr	r0, [r7, #12]
 800e738:	f000 f900 	bl	800e93c <UARTEx_Wakeup_AddressConfig>
  }

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
 800e73c:	68fb      	ldr	r3, [r7, #12]
 800e73e:	681b      	ldr	r3, [r3, #0]
 800e740:	681a      	ldr	r2, [r3, #0]
 800e742:	68fb      	ldr	r3, [r7, #12]
 800e744:	681b      	ldr	r3, [r3, #0]
 800e746:	f042 0201 	orr.w	r2, r2, #1
 800e74a:	601a      	str	r2, [r3, #0]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800e74c:	f7f6 fe0e 	bl	800536c <HAL_GetTick>
 800e750:	6138      	str	r0, [r7, #16]

  /* Wait until REACK flag is set */
  if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800e752:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800e756:	9300      	str	r3, [sp, #0]
 800e758:	693b      	ldr	r3, [r7, #16]
 800e75a:	2200      	movs	r2, #0
 800e75c:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800e760:	68f8      	ldr	r0, [r7, #12]
 800e762:	f7ff fa8f 	bl	800dc84 <UART_WaitOnFlagUntilTimeout>
 800e766:	4603      	mov	r3, r0
 800e768:	2b00      	cmp	r3, #0
 800e76a:	d002      	beq.n	800e772 <HAL_UARTEx_StopModeWakeUpSourceConfig+0x9c>
  {
    status = HAL_TIMEOUT;
 800e76c:	2303      	movs	r3, #3
 800e76e:	75fb      	strb	r3, [r7, #23]
 800e770:	e003      	b.n	800e77a <HAL_UARTEx_StopModeWakeUpSourceConfig+0xa4>
  }
  else
  {
    /* Initialize the UART State */
    huart->gState = HAL_UART_STATE_READY;
 800e772:	68fb      	ldr	r3, [r7, #12]
 800e774:	2220      	movs	r2, #32
 800e776:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  }

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800e77a:	68fb      	ldr	r3, [r7, #12]
 800e77c:	2200      	movs	r2, #0
 800e77e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return status;
 800e782:	7dfb      	ldrb	r3, [r7, #23]
}
 800e784:	4618      	mov	r0, r3
 800e786:	3718      	adds	r7, #24
 800e788:	46bd      	mov	sp, r7
 800e78a:	bd80      	pop	{r7, pc}

0800e78c <HAL_UARTEx_EnableStopMode>:
  * @note The UART is able to wake up the MCU from Stop 1 mode as long as UART clock is HSI or LSE.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_EnableStopMode(UART_HandleTypeDef *huart)
{
 800e78c:	b480      	push	{r7}
 800e78e:	b083      	sub	sp, #12
 800e790:	af00      	add	r7, sp, #0
 800e792:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(huart);
 800e794:	687b      	ldr	r3, [r7, #4]
 800e796:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800e79a:	2b01      	cmp	r3, #1
 800e79c:	d101      	bne.n	800e7a2 <HAL_UARTEx_EnableStopMode+0x16>
 800e79e:	2302      	movs	r3, #2
 800e7a0:	e010      	b.n	800e7c4 <HAL_UARTEx_EnableStopMode+0x38>
 800e7a2:	687b      	ldr	r3, [r7, #4]
 800e7a4:	2201      	movs	r2, #1
 800e7a6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  /* Set UESM bit */
  SET_BIT(huart->Instance->CR1, USART_CR1_UESM);
 800e7aa:	687b      	ldr	r3, [r7, #4]
 800e7ac:	681b      	ldr	r3, [r3, #0]
 800e7ae:	681a      	ldr	r2, [r3, #0]
 800e7b0:	687b      	ldr	r3, [r7, #4]
 800e7b2:	681b      	ldr	r3, [r3, #0]
 800e7b4:	f042 0202 	orr.w	r2, r2, #2
 800e7b8:	601a      	str	r2, [r3, #0]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800e7ba:	687b      	ldr	r3, [r7, #4]
 800e7bc:	2200      	movs	r2, #0
 800e7be:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800e7c2:	2300      	movs	r3, #0
}
 800e7c4:	4618      	mov	r0, r3
 800e7c6:	370c      	adds	r7, #12
 800e7c8:	46bd      	mov	sp, r7
 800e7ca:	bc80      	pop	{r7}
 800e7cc:	4770      	bx	lr

0800e7ce <HAL_UARTEx_EnableFifoMode>:
  * @brief  Enable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_EnableFifoMode(UART_HandleTypeDef *huart)
{
 800e7ce:	b580      	push	{r7, lr}
 800e7d0:	b084      	sub	sp, #16
 800e7d2:	af00      	add	r7, sp, #0
 800e7d4:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800e7d6:	687b      	ldr	r3, [r7, #4]
 800e7d8:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800e7dc:	2b01      	cmp	r3, #1
 800e7de:	d101      	bne.n	800e7e4 <HAL_UARTEx_EnableFifoMode+0x16>
 800e7e0:	2302      	movs	r3, #2
 800e7e2:	e02b      	b.n	800e83c <HAL_UARTEx_EnableFifoMode+0x6e>
 800e7e4:	687b      	ldr	r3, [r7, #4]
 800e7e6:	2201      	movs	r2, #1
 800e7e8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800e7ec:	687b      	ldr	r3, [r7, #4]
 800e7ee:	2224      	movs	r2, #36	; 0x24
 800e7f0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800e7f4:	687b      	ldr	r3, [r7, #4]
 800e7f6:	681b      	ldr	r3, [r3, #0]
 800e7f8:	681b      	ldr	r3, [r3, #0]
 800e7fa:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800e7fc:	687b      	ldr	r3, [r7, #4]
 800e7fe:	681b      	ldr	r3, [r3, #0]
 800e800:	681a      	ldr	r2, [r3, #0]
 800e802:	687b      	ldr	r3, [r7, #4]
 800e804:	681b      	ldr	r3, [r3, #0]
 800e806:	f022 0201 	bic.w	r2, r2, #1
 800e80a:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  SET_BIT(tmpcr1, USART_CR1_FIFOEN);
 800e80c:	68fb      	ldr	r3, [r7, #12]
 800e80e:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800e812:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_ENABLE;
 800e814:	687b      	ldr	r3, [r7, #4]
 800e816:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 800e81a:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800e81c:	687b      	ldr	r3, [r7, #4]
 800e81e:	681b      	ldr	r3, [r3, #0]
 800e820:	68fa      	ldr	r2, [r7, #12]
 800e822:	601a      	str	r2, [r3, #0]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800e824:	6878      	ldr	r0, [r7, #4]
 800e826:	f000 f8ab 	bl	800e980 <UARTEx_SetNbDataToProcess>

  huart->gState = HAL_UART_STATE_READY;
 800e82a:	687b      	ldr	r3, [r7, #4]
 800e82c:	2220      	movs	r2, #32
 800e82e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800e832:	687b      	ldr	r3, [r7, #4]
 800e834:	2200      	movs	r2, #0
 800e836:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800e83a:	2300      	movs	r3, #0
}
 800e83c:	4618      	mov	r0, r3
 800e83e:	3710      	adds	r7, #16
 800e840:	46bd      	mov	sp, r7
 800e842:	bd80      	pop	{r7, pc}

0800e844 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800e844:	b580      	push	{r7, lr}
 800e846:	b084      	sub	sp, #16
 800e848:	af00      	add	r7, sp, #0
 800e84a:	6078      	str	r0, [r7, #4]
 800e84c:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800e84e:	687b      	ldr	r3, [r7, #4]
 800e850:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800e854:	2b01      	cmp	r3, #1
 800e856:	d101      	bne.n	800e85c <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800e858:	2302      	movs	r3, #2
 800e85a:	e02d      	b.n	800e8b8 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800e85c:	687b      	ldr	r3, [r7, #4]
 800e85e:	2201      	movs	r2, #1
 800e860:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800e864:	687b      	ldr	r3, [r7, #4]
 800e866:	2224      	movs	r2, #36	; 0x24
 800e868:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800e86c:	687b      	ldr	r3, [r7, #4]
 800e86e:	681b      	ldr	r3, [r3, #0]
 800e870:	681b      	ldr	r3, [r3, #0]
 800e872:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800e874:	687b      	ldr	r3, [r7, #4]
 800e876:	681b      	ldr	r3, [r3, #0]
 800e878:	681a      	ldr	r2, [r3, #0]
 800e87a:	687b      	ldr	r3, [r7, #4]
 800e87c:	681b      	ldr	r3, [r3, #0]
 800e87e:	f022 0201 	bic.w	r2, r2, #1
 800e882:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800e884:	687b      	ldr	r3, [r7, #4]
 800e886:	681b      	ldr	r3, [r3, #0]
 800e888:	689b      	ldr	r3, [r3, #8]
 800e88a:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 800e88e:	687b      	ldr	r3, [r7, #4]
 800e890:	681b      	ldr	r3, [r3, #0]
 800e892:	683a      	ldr	r2, [r7, #0]
 800e894:	430a      	orrs	r2, r1
 800e896:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800e898:	6878      	ldr	r0, [r7, #4]
 800e89a:	f000 f871 	bl	800e980 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800e89e:	687b      	ldr	r3, [r7, #4]
 800e8a0:	681b      	ldr	r3, [r3, #0]
 800e8a2:	68fa      	ldr	r2, [r7, #12]
 800e8a4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800e8a6:	687b      	ldr	r3, [r7, #4]
 800e8a8:	2220      	movs	r2, #32
 800e8aa:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800e8ae:	687b      	ldr	r3, [r7, #4]
 800e8b0:	2200      	movs	r2, #0
 800e8b2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800e8b6:	2300      	movs	r3, #0
}
 800e8b8:	4618      	mov	r0, r3
 800e8ba:	3710      	adds	r7, #16
 800e8bc:	46bd      	mov	sp, r7
 800e8be:	bd80      	pop	{r7, pc}

0800e8c0 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800e8c0:	b580      	push	{r7, lr}
 800e8c2:	b084      	sub	sp, #16
 800e8c4:	af00      	add	r7, sp, #0
 800e8c6:	6078      	str	r0, [r7, #4]
 800e8c8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800e8ca:	687b      	ldr	r3, [r7, #4]
 800e8cc:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800e8d0:	2b01      	cmp	r3, #1
 800e8d2:	d101      	bne.n	800e8d8 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800e8d4:	2302      	movs	r3, #2
 800e8d6:	e02d      	b.n	800e934 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800e8d8:	687b      	ldr	r3, [r7, #4]
 800e8da:	2201      	movs	r2, #1
 800e8dc:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800e8e0:	687b      	ldr	r3, [r7, #4]
 800e8e2:	2224      	movs	r2, #36	; 0x24
 800e8e4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800e8e8:	687b      	ldr	r3, [r7, #4]
 800e8ea:	681b      	ldr	r3, [r3, #0]
 800e8ec:	681b      	ldr	r3, [r3, #0]
 800e8ee:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800e8f0:	687b      	ldr	r3, [r7, #4]
 800e8f2:	681b      	ldr	r3, [r3, #0]
 800e8f4:	681a      	ldr	r2, [r3, #0]
 800e8f6:	687b      	ldr	r3, [r7, #4]
 800e8f8:	681b      	ldr	r3, [r3, #0]
 800e8fa:	f022 0201 	bic.w	r2, r2, #1
 800e8fe:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800e900:	687b      	ldr	r3, [r7, #4]
 800e902:	681b      	ldr	r3, [r3, #0]
 800e904:	689b      	ldr	r3, [r3, #8]
 800e906:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 800e90a:	687b      	ldr	r3, [r7, #4]
 800e90c:	681b      	ldr	r3, [r3, #0]
 800e90e:	683a      	ldr	r2, [r7, #0]
 800e910:	430a      	orrs	r2, r1
 800e912:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800e914:	6878      	ldr	r0, [r7, #4]
 800e916:	f000 f833 	bl	800e980 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800e91a:	687b      	ldr	r3, [r7, #4]
 800e91c:	681b      	ldr	r3, [r3, #0]
 800e91e:	68fa      	ldr	r2, [r7, #12]
 800e920:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800e922:	687b      	ldr	r3, [r7, #4]
 800e924:	2220      	movs	r2, #32
 800e926:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800e92a:	687b      	ldr	r3, [r7, #4]
 800e92c:	2200      	movs	r2, #0
 800e92e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800e932:	2300      	movs	r3, #0
}
 800e934:	4618      	mov	r0, r3
 800e936:	3710      	adds	r7, #16
 800e938:	46bd      	mov	sp, r7
 800e93a:	bd80      	pop	{r7, pc}

0800e93c <UARTEx_Wakeup_AddressConfig>:
  * @param huart           UART handle.
  * @param WakeUpSelection UART wake up from stop mode parameters.
  * @retval None
  */
static void UARTEx_Wakeup_AddressConfig(UART_HandleTypeDef *huart, UART_WakeUpTypeDef WakeUpSelection)
{
 800e93c:	b480      	push	{r7}
 800e93e:	b085      	sub	sp, #20
 800e940:	af00      	add	r7, sp, #0
 800e942:	60f8      	str	r0, [r7, #12]
 800e944:	1d3b      	adds	r3, r7, #4
 800e946:	e883 0006 	stmia.w	r3, {r1, r2}
  assert_param(IS_UART_ADDRESSLENGTH_DETECT(WakeUpSelection.AddressLength));

  /* Set the USART address length */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_ADDM7, WakeUpSelection.AddressLength);
 800e94a:	68fb      	ldr	r3, [r7, #12]
 800e94c:	681b      	ldr	r3, [r3, #0]
 800e94e:	685b      	ldr	r3, [r3, #4]
 800e950:	f023 0210 	bic.w	r2, r3, #16
 800e954:	893b      	ldrh	r3, [r7, #8]
 800e956:	4619      	mov	r1, r3
 800e958:	68fb      	ldr	r3, [r7, #12]
 800e95a:	681b      	ldr	r3, [r3, #0]
 800e95c:	430a      	orrs	r2, r1
 800e95e:	605a      	str	r2, [r3, #4]

  /* Set the USART address node */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_ADD, ((uint32_t)WakeUpSelection.Address << UART_CR2_ADDRESS_LSB_POS));
 800e960:	68fb      	ldr	r3, [r7, #12]
 800e962:	681b      	ldr	r3, [r3, #0]
 800e964:	685b      	ldr	r3, [r3, #4]
 800e966:	f023 417f 	bic.w	r1, r3, #4278190080	; 0xff000000
 800e96a:	7abb      	ldrb	r3, [r7, #10]
 800e96c:	061a      	lsls	r2, r3, #24
 800e96e:	68fb      	ldr	r3, [r7, #12]
 800e970:	681b      	ldr	r3, [r3, #0]
 800e972:	430a      	orrs	r2, r1
 800e974:	605a      	str	r2, [r3, #4]
}
 800e976:	bf00      	nop
 800e978:	3714      	adds	r7, #20
 800e97a:	46bd      	mov	sp, r7
 800e97c:	bc80      	pop	{r7}
 800e97e:	4770      	bx	lr

0800e980 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800e980:	b480      	push	{r7}
 800e982:	b089      	sub	sp, #36	; 0x24
 800e984:	af00      	add	r7, sp, #0
 800e986:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_depth;
  uint8_t tx_fifo_depth;
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
 800e988:	4a2e      	ldr	r2, [pc, #184]	; (800ea44 <UARTEx_SetNbDataToProcess+0xc4>)
 800e98a:	f107 0314 	add.w	r3, r7, #20
 800e98e:	e892 0003 	ldmia.w	r2, {r0, r1}
 800e992:	e883 0003 	stmia.w	r3, {r0, r1}
  uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};
 800e996:	4a2c      	ldr	r2, [pc, #176]	; (800ea48 <UARTEx_SetNbDataToProcess+0xc8>)
 800e998:	f107 030c 	add.w	r3, r7, #12
 800e99c:	e892 0003 	ldmia.w	r2, {r0, r1}
 800e9a0:	e883 0003 	stmia.w	r3, {r0, r1}

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800e9a4:	687b      	ldr	r3, [r7, #4]
 800e9a6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e9a8:	2b00      	cmp	r3, #0
 800e9aa:	d108      	bne.n	800e9be <UARTEx_SetNbDataToProcess+0x3e>
  {
    huart->NbTxDataToProcess = 1U;
 800e9ac:	687b      	ldr	r3, [r7, #4]
 800e9ae:	2201      	movs	r2, #1
 800e9b0:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 800e9b4:	687b      	ldr	r3, [r7, #4]
 800e9b6:	2201      	movs	r2, #1
 800e9b8:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800e9bc:	e03d      	b.n	800ea3a <UARTEx_SetNbDataToProcess+0xba>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800e9be:	2308      	movs	r3, #8
 800e9c0:	77fb      	strb	r3, [r7, #31]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800e9c2:	2308      	movs	r3, #8
 800e9c4:	77bb      	strb	r3, [r7, #30]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800e9c6:	687b      	ldr	r3, [r7, #4]
 800e9c8:	681b      	ldr	r3, [r3, #0]
 800e9ca:	689b      	ldr	r3, [r3, #8]
 800e9cc:	0e5b      	lsrs	r3, r3, #25
 800e9ce:	b2db      	uxtb	r3, r3
 800e9d0:	f003 0307 	and.w	r3, r3, #7
 800e9d4:	777b      	strb	r3, [r7, #29]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800e9d6:	687b      	ldr	r3, [r7, #4]
 800e9d8:	681b      	ldr	r3, [r3, #0]
 800e9da:	689b      	ldr	r3, [r3, #8]
 800e9dc:	0f5b      	lsrs	r3, r3, #29
 800e9de:	b2db      	uxtb	r3, r3
 800e9e0:	f003 0307 	and.w	r3, r3, #7
 800e9e4:	773b      	strb	r3, [r7, #28]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800e9e6:	7fbb      	ldrb	r3, [r7, #30]
 800e9e8:	7f3a      	ldrb	r2, [r7, #28]
 800e9ea:	f107 0120 	add.w	r1, r7, #32
 800e9ee:	440a      	add	r2, r1
 800e9f0:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 800e9f4:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800e9f8:	7f3a      	ldrb	r2, [r7, #28]
 800e9fa:	f107 0120 	add.w	r1, r7, #32
 800e9fe:	440a      	add	r2, r1
 800ea00:	f812 2c14 	ldrb.w	r2, [r2, #-20]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800ea04:	fb93 f3f2 	sdiv	r3, r3, r2
 800ea08:	b29a      	uxth	r2, r3
 800ea0a:	687b      	ldr	r3, [r7, #4]
 800ea0c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800ea10:	7ffb      	ldrb	r3, [r7, #31]
 800ea12:	7f7a      	ldrb	r2, [r7, #29]
 800ea14:	f107 0120 	add.w	r1, r7, #32
 800ea18:	440a      	add	r2, r1
 800ea1a:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 800ea1e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800ea22:	7f7a      	ldrb	r2, [r7, #29]
 800ea24:	f107 0120 	add.w	r1, r7, #32
 800ea28:	440a      	add	r2, r1
 800ea2a:	f812 2c14 	ldrb.w	r2, [r2, #-20]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800ea2e:	fb93 f3f2 	sdiv	r3, r3, r2
 800ea32:	b29a      	uxth	r2, r3
 800ea34:	687b      	ldr	r3, [r7, #4]
 800ea36:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 800ea3a:	bf00      	nop
 800ea3c:	3724      	adds	r7, #36	; 0x24
 800ea3e:	46bd      	mov	sp, r7
 800ea40:	bc80      	pop	{r7}
 800ea42:	4770      	bx	lr
 800ea44:	08021d6c 	.word	0x08021d6c
 800ea48:	08021d74 	.word	0x08021d74

0800ea4c <MX_LoRaWAN_Init>:
/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/

void MX_LoRaWAN_Init(void)
{
 800ea4c:	b580      	push	{r7, lr}
 800ea4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_LoRaWAN_Init_1 */
  //sprintf( myString, "... vor ... SystemApp_Init() ... counter: %d \n", counter++ ); ITM_PrintString(myString);
  //ITM_SendChar('x');
  printf( "... MX_LoRaWAN_init() ... \n" );
 800ea50:	4804      	ldr	r0, [pc, #16]	; (800ea64 <MX_LoRaWAN_Init+0x18>)
 800ea52:	f012 f8cd 	bl	8020bf0 <puts>
  /* USER CODE END MX_LoRaWAN_Init_1 */
  SystemApp_Init();
 800ea56:	f7f6 facf 	bl	8004ff8 <SystemApp_Init>
  /* USER CODE BEGIN MX_LoRaWAN_Init_2 */
  //sprintf( myString, "... nach ... SystemApp_Init() ... counter: %d \n", counter++ ); ITM_PrintString(myString);
  /* USER CODE END MX_LoRaWAN_Init_2 */
  LoRaWAN_Init();
 800ea5a:	f000 f813 	bl	800ea84 <LoRaWAN_Init>
  /* USER CODE BEGIN MX_LoRaWAN_Init_3 */
  //sprintf( myString, "... nach ... LoRaWAN_Init() ... counter: %d \n", counter++ ); ITM_PrintString(myString);
  /* USER CODE END MX_LoRaWAN_Init_3 */
}
 800ea5e:	bf00      	nop
 800ea60:	bd80      	pop	{r7, pc}
 800ea62:	bf00      	nop
 800ea64:	08021d7c 	.word	0x08021d7c

0800ea68 <MX_LoRaWAN_Process>:

void MX_LoRaWAN_Process(void)
{
 800ea68:	b580      	push	{r7, lr}
 800ea6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_LoRaWAN_Process_1 */
  //sprintf( myString, "... nach ... SystemClock_Config() ... counter: %d \n", counter++ ); ITM_PrintString(myString);
  printf( "... MX_LoRaWAN_Process() ... \n" );
 800ea6c:	4804      	ldr	r0, [pc, #16]	; (800ea80 <MX_LoRaWAN_Process+0x18>)
 800ea6e:	f012 f8bf 	bl	8020bf0 <puts>

  /* USER CODE END MX_LoRaWAN_Process_1 */
  UTIL_SEQ_Run(UTIL_SEQ_DEFAULT);
 800ea72:	f04f 30ff 	mov.w	r0, #4294967295
 800ea76:	f011 f8e9 	bl	801fc4c <UTIL_SEQ_Run>
  /* USER CODE BEGIN MX_LoRaWAN_Process_2 */

  /* USER CODE END MX_LoRaWAN_Process_2 */
}
 800ea7a:	bf00      	nop
 800ea7c:	bd80      	pop	{r7, pc}
 800ea7e:	bf00      	nop
 800ea80:	08021d98 	.word	0x08021d98

0800ea84 <LoRaWAN_Init>:
/* USER CODE BEGIN EF */

/* USER CODE END EF */

void LoRaWAN_Init(void)
{
 800ea84:	b580      	push	{r7, lr}
 800ea86:	b084      	sub	sp, #16
 800ea88:	af04      	add	r7, sp, #16
  /* USER CODE BEGIN LoRaWAN_Init_1 */
  printf( "... LoRaWAN_Init() ... \n" );
 800ea8a:	484a      	ldr	r0, [pc, #296]	; (800ebb4 <LoRaWAN_Init+0x130>)
 800ea8c:	f012 f8b0 	bl	8020bf0 <puts>
  BSP_LED_Init(LED_BLUE);
  BSP_LED_Init(LED_GREEN);
  BSP_LED_Init(LED_RED);
  BSP_PB_Init(BUTTON_SW2, BUTTON_MODE_EXTI);
#elif defined(MX_BOARD_PSEUDODRIVER)
  SYS_LED_Init(SYS_LED_BLUE);
 800ea90:	2002      	movs	r0, #2
 800ea92:	f7f5 fc0f 	bl	80042b4 <SYS_LED_Init>
  SYS_LED_Init(SYS_LED_GREEN);
 800ea96:	2001      	movs	r0, #1
 800ea98:	f7f5 fc0c 	bl	80042b4 <SYS_LED_Init>
  SYS_LED_Init(SYS_LED_RED);
 800ea9c:	2000      	movs	r0, #0
 800ea9e:	f7f5 fc09 	bl	80042b4 <SYS_LED_Init>
  SYS_PB_Init(SYS_BUTTON2, SYS_BUTTON_MODE_EXTI);
 800eaa2:	2101      	movs	r1, #1
 800eaa4:	2002      	movs	r0, #2
 800eaa6:	f7f5 fc8d 	bl	80043c4 <SYS_PB_Init>
#else
#error user to provide its board code or to call his board driver functions
#endif  /* USE_BSP_DRIVER || MX_BOARD_PSEUDODRIVER */

  /* Get LoRa APP version*/
  APP_LOG(TS_OFF, VLEVEL_M, "APP_VERSION:        V%X.%X.%X\r\n",
 800eaaa:	2300      	movs	r3, #0
 800eaac:	9302      	str	r3, [sp, #8]
 800eaae:	2300      	movs	r3, #0
 800eab0:	9301      	str	r3, [sp, #4]
 800eab2:	2301      	movs	r3, #1
 800eab4:	9300      	str	r3, [sp, #0]
 800eab6:	4b40      	ldr	r3, [pc, #256]	; (800ebb8 <LoRaWAN_Init+0x134>)
 800eab8:	2200      	movs	r2, #0
 800eaba:	2100      	movs	r1, #0
 800eabc:	2002      	movs	r0, #2
 800eabe:	f011 fce7 	bl	8020490 <UTIL_ADV_TRACE_COND_FSend>
          (uint8_t)(__LORA_APP_VERSION >> __APP_VERSION_MAIN_SHIFT),
          (uint8_t)(__LORA_APP_VERSION >> __APP_VERSION_SUB1_SHIFT),
          (uint8_t)(__LORA_APP_VERSION >> __APP_VERSION_SUB2_SHIFT));

  /* Get MW LoraWAN info */
  APP_LOG(TS_OFF, VLEVEL_M, "MW_LORAWAN_VERSION: V%X.%X.%X\r\n",
 800eac2:	2301      	movs	r3, #1
 800eac4:	9302      	str	r3, [sp, #8]
 800eac6:	2302      	movs	r3, #2
 800eac8:	9301      	str	r3, [sp, #4]
 800eaca:	2302      	movs	r3, #2
 800eacc:	9300      	str	r3, [sp, #0]
 800eace:	4b3b      	ldr	r3, [pc, #236]	; (800ebbc <LoRaWAN_Init+0x138>)
 800ead0:	2200      	movs	r2, #0
 800ead2:	2100      	movs	r1, #0
 800ead4:	2002      	movs	r0, #2
 800ead6:	f011 fcdb 	bl	8020490 <UTIL_ADV_TRACE_COND_FSend>
          (uint8_t)(__LORAWAN_VERSION >> __APP_VERSION_MAIN_SHIFT),
          (uint8_t)(__LORAWAN_VERSION >> __APP_VERSION_SUB1_SHIFT),
          (uint8_t)(__LORAWAN_VERSION >> __APP_VERSION_SUB2_SHIFT));

  /* Get MW SubGhz_Phy info */
  APP_LOG(TS_OFF, VLEVEL_M, "MW_RADIO_VERSION:   V%X.%X.%X\r\n",
 800eada:	2301      	movs	r3, #1
 800eadc:	9302      	str	r3, [sp, #8]
 800eade:	2306      	movs	r3, #6
 800eae0:	9301      	str	r3, [sp, #4]
 800eae2:	2300      	movs	r3, #0
 800eae4:	9300      	str	r3, [sp, #0]
 800eae6:	4b36      	ldr	r3, [pc, #216]	; (800ebc0 <LoRaWAN_Init+0x13c>)
 800eae8:	2200      	movs	r2, #0
 800eaea:	2100      	movs	r1, #0
 800eaec:	2002      	movs	r0, #2
 800eaee:	f011 fccf 	bl	8020490 <UTIL_ADV_TRACE_COND_FSend>
          (uint8_t)(__SUBGHZ_PHY_VERSION >> __APP_VERSION_MAIN_SHIFT),
          (uint8_t)(__SUBGHZ_PHY_VERSION >> __APP_VERSION_SUB1_SHIFT),
          (uint8_t)(__SUBGHZ_PHY_VERSION >> __APP_VERSION_SUB2_SHIFT));

  UTIL_TIMER_Create(&TxLedTimer, 0xFFFFFFFFU, UTIL_TIMER_ONESHOT, OnTxTimerLedEvent, NULL);
 800eaf2:	2300      	movs	r3, #0
 800eaf4:	9300      	str	r3, [sp, #0]
 800eaf6:	4b33      	ldr	r3, [pc, #204]	; (800ebc4 <LoRaWAN_Init+0x140>)
 800eaf8:	2200      	movs	r2, #0
 800eafa:	f04f 31ff 	mov.w	r1, #4294967295
 800eafe:	4832      	ldr	r0, [pc, #200]	; (800ebc8 <LoRaWAN_Init+0x144>)
 800eb00:	f011 fa2a 	bl	801ff58 <UTIL_TIMER_Create>
  UTIL_TIMER_Create(&RxLedTimer, 0xFFFFFFFFU, UTIL_TIMER_ONESHOT, OnRxTimerLedEvent, NULL);
 800eb04:	2300      	movs	r3, #0
 800eb06:	9300      	str	r3, [sp, #0]
 800eb08:	4b30      	ldr	r3, [pc, #192]	; (800ebcc <LoRaWAN_Init+0x148>)
 800eb0a:	2200      	movs	r2, #0
 800eb0c:	f04f 31ff 	mov.w	r1, #4294967295
 800eb10:	482f      	ldr	r0, [pc, #188]	; (800ebd0 <LoRaWAN_Init+0x14c>)
 800eb12:	f011 fa21 	bl	801ff58 <UTIL_TIMER_Create>
  UTIL_TIMER_Create(&JoinLedTimer, 0xFFFFFFFFU, UTIL_TIMER_PERIODIC, OnJoinTimerLedEvent, NULL);
 800eb16:	2300      	movs	r3, #0
 800eb18:	9300      	str	r3, [sp, #0]
 800eb1a:	4b2e      	ldr	r3, [pc, #184]	; (800ebd4 <LoRaWAN_Init+0x150>)
 800eb1c:	2201      	movs	r2, #1
 800eb1e:	f04f 31ff 	mov.w	r1, #4294967295
 800eb22:	482d      	ldr	r0, [pc, #180]	; (800ebd8 <LoRaWAN_Init+0x154>)
 800eb24:	f011 fa18 	bl	801ff58 <UTIL_TIMER_Create>
  UTIL_TIMER_SetPeriod(&TxLedTimer, 500);
 800eb28:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 800eb2c:	4826      	ldr	r0, [pc, #152]	; (800ebc8 <LoRaWAN_Init+0x144>)
 800eb2e:	f011 fb27 	bl	8020180 <UTIL_TIMER_SetPeriod>
  UTIL_TIMER_SetPeriod(&RxLedTimer, 500);
 800eb32:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 800eb36:	4826      	ldr	r0, [pc, #152]	; (800ebd0 <LoRaWAN_Init+0x14c>)
 800eb38:	f011 fb22 	bl	8020180 <UTIL_TIMER_SetPeriod>
  UTIL_TIMER_SetPeriod(&JoinLedTimer, 500);
 800eb3c:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 800eb40:	4825      	ldr	r0, [pc, #148]	; (800ebd8 <LoRaWAN_Init+0x154>)
 800eb42:	f011 fb1d 	bl	8020180 <UTIL_TIMER_SetPeriod>

  UTIL_SEQ_RegTask((1 << CFG_SEQ_Task_LmHandlerProcess), UTIL_SEQ_RFU, LmHandlerProcess);
 800eb46:	4a25      	ldr	r2, [pc, #148]	; (800ebdc <LoRaWAN_Init+0x158>)
 800eb48:	2100      	movs	r1, #0
 800eb4a:	2001      	movs	r0, #1
 800eb4c:	f011 f962 	bl	801fe14 <UTIL_SEQ_RegTask>
  UTIL_SEQ_RegTask((1 << CFG_SEQ_Task_LoRaSendOnTxTimerOrButtonEvent), UTIL_SEQ_RFU, SendTxData);
 800eb50:	4a23      	ldr	r2, [pc, #140]	; (800ebe0 <LoRaWAN_Init+0x15c>)
 800eb52:	2100      	movs	r1, #0
 800eb54:	2002      	movs	r0, #2
 800eb56:	f011 f95d 	bl	801fe14 <UTIL_SEQ_RegTask>
  /* Init Info table used by LmHandler*/
  LoraInfo_Init();
 800eb5a:	f000 fac9 	bl	800f0f0 <LoraInfo_Init>

  /* Init the Lora Stack*/
  LmHandlerInit(&LmHandlerCallbacks);
 800eb5e:	4821      	ldr	r0, [pc, #132]	; (800ebe4 <LoRaWAN_Init+0x160>)
 800eb60:	f002 f830 	bl	8010bc4 <LmHandlerInit>

  LmHandlerConfigure(&LmHandlerParams);
 800eb64:	4820      	ldr	r0, [pc, #128]	; (800ebe8 <LoRaWAN_Init+0x164>)
 800eb66:	f002 f873 	bl	8010c50 <LmHandlerConfigure>

  UTIL_TIMER_Start(&JoinLedTimer);
 800eb6a:	481b      	ldr	r0, [pc, #108]	; (800ebd8 <LoRaWAN_Init+0x154>)
 800eb6c:	f011 fa2a 	bl	801ffc4 <UTIL_TIMER_Start>

  LmHandlerJoin(ActivationType);
 800eb70:	4b1e      	ldr	r3, [pc, #120]	; (800ebec <LoRaWAN_Init+0x168>)
 800eb72:	781b      	ldrb	r3, [r3, #0]
 800eb74:	4618      	mov	r0, r3
 800eb76:	f002 f9b1 	bl	8010edc <LmHandlerJoin>

  if (EventType == TX_ON_TIMER)
 800eb7a:	4b1d      	ldr	r3, [pc, #116]	; (800ebf0 <LoRaWAN_Init+0x16c>)
 800eb7c:	781b      	ldrb	r3, [r3, #0]
 800eb7e:	2b00      	cmp	r3, #0
 800eb80:	d111      	bne.n	800eba6 <LoRaWAN_Init+0x122>
  {
    /* send every time timer elapses */
    UTIL_TIMER_Create(&TxTimer,  0xFFFFFFFFU, UTIL_TIMER_ONESHOT, OnTxTimerEvent, NULL);
 800eb82:	2300      	movs	r3, #0
 800eb84:	9300      	str	r3, [sp, #0]
 800eb86:	4b1b      	ldr	r3, [pc, #108]	; (800ebf4 <LoRaWAN_Init+0x170>)
 800eb88:	2200      	movs	r2, #0
 800eb8a:	f04f 31ff 	mov.w	r1, #4294967295
 800eb8e:	481a      	ldr	r0, [pc, #104]	; (800ebf8 <LoRaWAN_Init+0x174>)
 800eb90:	f011 f9e2 	bl	801ff58 <UTIL_TIMER_Create>
    UTIL_TIMER_SetPeriod(&TxTimer,  APP_TX_DUTYCYCLE);
 800eb94:	f247 5130 	movw	r1, #30000	; 0x7530
 800eb98:	4817      	ldr	r0, [pc, #92]	; (800ebf8 <LoRaWAN_Init+0x174>)
 800eb9a:	f011 faf1 	bl	8020180 <UTIL_TIMER_SetPeriod>
    UTIL_TIMER_Start(&TxTimer);
 800eb9e:	4816      	ldr	r0, [pc, #88]	; (800ebf8 <LoRaWAN_Init+0x174>)
 800eba0:	f011 fa10 	bl	801ffc4 <UTIL_TIMER_Start>
  }

  /* USER CODE BEGIN LoRaWAN_Init_Last */

  /* USER CODE END LoRaWAN_Init_Last */
}
 800eba4:	e003      	b.n	800ebae <LoRaWAN_Init+0x12a>
    SYS_PB_Init(SYS_BUTTON1, SYS_BUTTON_MODE_EXTI);
 800eba6:	2101      	movs	r1, #1
 800eba8:	2000      	movs	r0, #0
 800ebaa:	f7f5 fc0b 	bl	80043c4 <SYS_PB_Init>
}
 800ebae:	bf00      	nop
 800ebb0:	46bd      	mov	sp, r7
 800ebb2:	bd80      	pop	{r7, pc}
 800ebb4:	08021db8 	.word	0x08021db8
 800ebb8:	08021dd0 	.word	0x08021dd0
 800ebbc:	08021df0 	.word	0x08021df0
 800ebc0:	08021e10 	.word	0x08021e10
 800ebc4:	0800ef21 	.word	0x0800ef21
 800ebc8:	200008dc 	.word	0x200008dc
 800ebcc:	0800ef41 	.word	0x0800ef41
 800ebd0:	200008f4 	.word	0x200008f4
 800ebd4:	0800ef61 	.word	0x0800ef61
 800ebd8:	2000090c 	.word	0x2000090c
 800ebdc:	08010e35 	.word	0x08010e35
 800ebe0:	0800ed75 	.word	0x0800ed75
 800ebe4:	2000004c 	.word	0x2000004c
 800ebe8:	20000064 	.word	0x20000064
 800ebec:	20000048 	.word	0x20000048
 800ebf0:	200008c3 	.word	0x200008c3
 800ebf4:	0800eef5 	.word	0x0800eef5
 800ebf8:	200008c4 	.word	0x200008c4

0800ebfc <HAL_GPIO_EXTI_Callback>:
/* Calling BSP_PB_Callback() from here it shortcuts the BSP. */
/* If users wants to go through the BSP, it can remove BSP_PB_Callback() from here */
/* and add a call to BSP_PB_IRQHandler() in the USER CODE SESSION of the */
/* correspondent EXTIn_IRQHandler() in the stm32wlxx_it.c */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800ebfc:	b580      	push	{r7, lr}
 800ebfe:	b082      	sub	sp, #8
 800ec00:	af00      	add	r7, sp, #0
 800ec02:	4603      	mov	r3, r0
 800ec04:	80fb      	strh	r3, [r7, #6]
  /* USER CODE BEGIN HAL_GPIO_EXTI_Callback_1 */
   printf( "... HAL_GPIO_EXTI_Callback() ... GPIO_Pin: %d \n", GPIO_Pin );
 800ec06:	88fb      	ldrh	r3, [r7, #6]
 800ec08:	4619      	mov	r1, r3
 800ec0a:	4809      	ldr	r0, [pc, #36]	; (800ec30 <HAL_GPIO_EXTI_Callback+0x34>)
 800ec0c:	f011 ff6a 	bl	8020ae4 <iprintf>

  /* USER CODE END HAL_GPIO_EXTI_Callback_1 */
  switch (GPIO_Pin)
 800ec10:	88fb      	ldrh	r3, [r7, #6]
 800ec12:	2b01      	cmp	r3, #1
 800ec14:	d002      	beq.n	800ec1c <HAL_GPIO_EXTI_Callback+0x20>
 800ec16:	2b02      	cmp	r3, #2
 800ec18:	d005      	beq.n	800ec26 <HAL_GPIO_EXTI_Callback+0x2a>

    /* USER CODE END EXTI_Callback_Switch_case */
    default:
    /* USER CODE BEGIN EXTI_Callback_Switch_default */
    /* USER CODE END EXTI_Callback_Switch_default */
      break;
 800ec1a:	e005      	b.n	800ec28 <HAL_GPIO_EXTI_Callback+0x2c>
      UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_LoRaSendOnTxTimerOrButtonEvent), CFG_SEQ_Prio_0);
 800ec1c:	2100      	movs	r1, #0
 800ec1e:	2002      	movs	r0, #2
 800ec20:	f011 f91a 	bl	801fe58 <UTIL_SEQ_SetTask>
      break;
 800ec24:	e000      	b.n	800ec28 <HAL_GPIO_EXTI_Callback+0x2c>
      break;
 800ec26:	bf00      	nop
  }
  /* USER CODE BEGIN HAL_GPIO_EXTI_Callback_Last */

  /* USER CODE END HAL_GPIO_EXTI_Callback_Last */
}
 800ec28:	bf00      	nop
 800ec2a:	3708      	adds	r7, #8
 800ec2c:	46bd      	mov	sp, r7
 800ec2e:	bd80      	pop	{r7, pc}
 800ec30:	08021e30 	.word	0x08021e30

0800ec34 <OnRxData>:
/* USER CODE BEGIN PrFD */

/* USER CODE END PrFD */

static void OnRxData(LmHandlerAppData_t *appData, LmHandlerRxParams_t *params)
{
 800ec34:	b5b0      	push	{r4, r5, r7, lr}
 800ec36:	b088      	sub	sp, #32
 800ec38:	af06      	add	r7, sp, #24
 800ec3a:	6078      	str	r0, [r7, #4]
 800ec3c:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN OnRxData_1 */
  printf( "... OnRxData() ... \n" );
 800ec3e:	4845      	ldr	r0, [pc, #276]	; (800ed54 <OnRxData+0x120>)
 800ec40:	f011 ffd6 	bl	8020bf0 <puts>

  /* USER CODE END OnRxData_1 */
  if ((appData != NULL) && (params != NULL))
 800ec44:	687b      	ldr	r3, [r7, #4]
 800ec46:	2b00      	cmp	r3, #0
 800ec48:	d07b      	beq.n	800ed42 <OnRxData+0x10e>
 800ec4a:	683b      	ldr	r3, [r7, #0]
 800ec4c:	2b00      	cmp	r3, #0
 800ec4e:	d078      	beq.n	800ed42 <OnRxData+0x10e>
  {
#if defined(USE_BSP_DRIVER)
    BSP_LED_On(LED_BLUE) ;
#elif defined(MX_BOARD_PSEUDODRIVER)
    SYS_LED_On(SYS_LED_BLUE) ;
 800ec50:	2002      	movs	r0, #2
 800ec52:	f7f5 fb69 	bl	8004328 <SYS_LED_On>
#endif /* USE_BSP_DRIVER || MX_BOARD_PSEUDODRIVER */
    UTIL_TIMER_Start(&RxLedTimer);
 800ec56:	4840      	ldr	r0, [pc, #256]	; (800ed58 <OnRxData+0x124>)
 800ec58:	f011 f9b4 	bl	801ffc4 <UTIL_TIMER_Start>

    static const char *slotStrings[] = { "1", "2", "C", "C Multicast", "B Ping-Slot", "B Multicast Ping-Slot" };

    APP_LOG(TS_OFF, VLEVEL_M, "\r\n###### ========== MCPS-Indication ==========\r\n");
 800ec5c:	4b3f      	ldr	r3, [pc, #252]	; (800ed5c <OnRxData+0x128>)
 800ec5e:	2200      	movs	r2, #0
 800ec60:	2100      	movs	r1, #0
 800ec62:	2002      	movs	r0, #2
 800ec64:	f011 fc14 	bl	8020490 <UTIL_ADV_TRACE_COND_FSend>
    APP_LOG(TS_OFF, VLEVEL_M, "###### D/L FRAME:%04d | SLOT:%s | PORT:%d | DR:%d | RSSI:%d | SNR:%d\r\n",
 800ec68:	683b      	ldr	r3, [r7, #0]
 800ec6a:	689b      	ldr	r3, [r3, #8]
 800ec6c:	683a      	ldr	r2, [r7, #0]
 800ec6e:	f992 200c 	ldrsb.w	r2, [r2, #12]
 800ec72:	4611      	mov	r1, r2
 800ec74:	4a3a      	ldr	r2, [pc, #232]	; (800ed60 <OnRxData+0x12c>)
 800ec76:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 800ec7a:	6879      	ldr	r1, [r7, #4]
 800ec7c:	7809      	ldrb	r1, [r1, #0]
 800ec7e:	4608      	mov	r0, r1
 800ec80:	6839      	ldr	r1, [r7, #0]
 800ec82:	f991 1002 	ldrsb.w	r1, [r1, #2]
 800ec86:	460c      	mov	r4, r1
 800ec88:	6839      	ldr	r1, [r7, #0]
 800ec8a:	f991 1003 	ldrsb.w	r1, [r1, #3]
 800ec8e:	460d      	mov	r5, r1
 800ec90:	6839      	ldr	r1, [r7, #0]
 800ec92:	f991 1004 	ldrsb.w	r1, [r1, #4]
 800ec96:	9105      	str	r1, [sp, #20]
 800ec98:	9504      	str	r5, [sp, #16]
 800ec9a:	9403      	str	r4, [sp, #12]
 800ec9c:	9002      	str	r0, [sp, #8]
 800ec9e:	9201      	str	r2, [sp, #4]
 800eca0:	9300      	str	r3, [sp, #0]
 800eca2:	4b30      	ldr	r3, [pc, #192]	; (800ed64 <OnRxData+0x130>)
 800eca4:	2200      	movs	r2, #0
 800eca6:	2100      	movs	r1, #0
 800eca8:	2002      	movs	r0, #2
 800ecaa:	f011 fbf1 	bl	8020490 <UTIL_ADV_TRACE_COND_FSend>
            params->DownlinkCounter, slotStrings[params->RxSlot], appData->Port, params->Datarate, params->Rssi, params->Snr);
    switch (appData->Port)
 800ecae:	687b      	ldr	r3, [r7, #4]
 800ecb0:	781b      	ldrb	r3, [r3, #0]
 800ecb2:	2b02      	cmp	r3, #2
 800ecb4:	d021      	beq.n	800ecfa <OnRxData+0xc6>
 800ecb6:	2b03      	cmp	r3, #3
 800ecb8:	d145      	bne.n	800ed46 <OnRxData+0x112>
    {
      case LORAWAN_SWITCH_CLASS_PORT:
        /*this port switches the class*/
        if (appData->BufferSize == 1)
 800ecba:	687b      	ldr	r3, [r7, #4]
 800ecbc:	785b      	ldrb	r3, [r3, #1]
 800ecbe:	2b01      	cmp	r3, #1
 800ecc0:	d117      	bne.n	800ecf2 <OnRxData+0xbe>
        {
          switch (appData->Buffer[0])
 800ecc2:	687b      	ldr	r3, [r7, #4]
 800ecc4:	685b      	ldr	r3, [r3, #4]
 800ecc6:	781b      	ldrb	r3, [r3, #0]
 800ecc8:	2b02      	cmp	r3, #2
 800ecca:	d00e      	beq.n	800ecea <OnRxData+0xb6>
 800eccc:	2b02      	cmp	r3, #2
 800ecce:	dc12      	bgt.n	800ecf6 <OnRxData+0xc2>
 800ecd0:	2b00      	cmp	r3, #0
 800ecd2:	d002      	beq.n	800ecda <OnRxData+0xa6>
 800ecd4:	2b01      	cmp	r3, #1
 800ecd6:	d004      	beq.n	800ece2 <OnRxData+0xae>
            {
              LmHandlerRequestClass(CLASS_C);
              break;
            }
            default:
              break;
 800ecd8:	e00d      	b.n	800ecf6 <OnRxData+0xc2>
              LmHandlerRequestClass(CLASS_A);
 800ecda:	2000      	movs	r0, #0
 800ecdc:	f002 fa4e 	bl	801117c <LmHandlerRequestClass>
              break;
 800ece0:	e00a      	b.n	800ecf8 <OnRxData+0xc4>
              LmHandlerRequestClass(CLASS_B);
 800ece2:	2001      	movs	r0, #1
 800ece4:	f002 fa4a 	bl	801117c <LmHandlerRequestClass>
              break;
 800ece8:	e006      	b.n	800ecf8 <OnRxData+0xc4>
              LmHandlerRequestClass(CLASS_C);
 800ecea:	2002      	movs	r0, #2
 800ecec:	f002 fa46 	bl	801117c <LmHandlerRequestClass>
              break;
 800ecf0:	e002      	b.n	800ecf8 <OnRxData+0xc4>
          }
        }
 800ecf2:	bf00      	nop
 800ecf4:	e02a      	b.n	800ed4c <OnRxData+0x118>
              break;
 800ecf6:	bf00      	nop
        break;
 800ecf8:	e028      	b.n	800ed4c <OnRxData+0x118>
      case LORAWAN_USER_APP_PORT:
        if (appData->BufferSize == 1)
 800ecfa:	687b      	ldr	r3, [r7, #4]
 800ecfc:	785b      	ldrb	r3, [r3, #1]
 800ecfe:	2b01      	cmp	r3, #1
 800ed00:	d123      	bne.n	800ed4a <OnRxData+0x116>
        {
          AppLedStateOn = appData->Buffer[0] & 0x01;
 800ed02:	687b      	ldr	r3, [r7, #4]
 800ed04:	685b      	ldr	r3, [r3, #4]
 800ed06:	781b      	ldrb	r3, [r3, #0]
 800ed08:	f003 0301 	and.w	r3, r3, #1
 800ed0c:	b2da      	uxtb	r2, r3
 800ed0e:	4b16      	ldr	r3, [pc, #88]	; (800ed68 <OnRxData+0x134>)
 800ed10:	701a      	strb	r2, [r3, #0]
          if (AppLedStateOn == RESET)
 800ed12:	4b15      	ldr	r3, [pc, #84]	; (800ed68 <OnRxData+0x134>)
 800ed14:	781b      	ldrb	r3, [r3, #0]
 800ed16:	2b00      	cmp	r3, #0
 800ed18:	d109      	bne.n	800ed2e <OnRxData+0xfa>
          {
            APP_LOG(TS_OFF, VLEVEL_H,   "LED OFF\r\n");
 800ed1a:	4b14      	ldr	r3, [pc, #80]	; (800ed6c <OnRxData+0x138>)
 800ed1c:	2200      	movs	r2, #0
 800ed1e:	2100      	movs	r1, #0
 800ed20:	2003      	movs	r0, #3
 800ed22:	f011 fbb5 	bl	8020490 <UTIL_ADV_TRACE_COND_FSend>

#if defined(USE_BSP_DRIVER)
            BSP_LED_Off(LED_RED) ;
#elif defined(MX_BOARD_PSEUDODRIVER)
            SYS_LED_Off(SYS_LED_RED) ;
 800ed26:	2000      	movs	r0, #0
 800ed28:	f7f5 fb18 	bl	800435c <SYS_LED_Off>
#elif defined(MX_BOARD_PSEUDODRIVER)
            SYS_LED_On(SYS_LED_RED) ;
#endif /* USE_BSP_DRIVER || MX_BOARD_PSEUDODRIVER */
          }
        }
        break;
 800ed2c:	e00d      	b.n	800ed4a <OnRxData+0x116>
            APP_LOG(TS_OFF, VLEVEL_H, "LED ON\r\n");
 800ed2e:	4b10      	ldr	r3, [pc, #64]	; (800ed70 <OnRxData+0x13c>)
 800ed30:	2200      	movs	r2, #0
 800ed32:	2100      	movs	r1, #0
 800ed34:	2003      	movs	r0, #3
 800ed36:	f011 fbab 	bl	8020490 <UTIL_ADV_TRACE_COND_FSend>
            SYS_LED_On(SYS_LED_RED) ;
 800ed3a:	2000      	movs	r0, #0
 800ed3c:	f7f5 faf4 	bl	8004328 <SYS_LED_On>
        break;
 800ed40:	e003      	b.n	800ed4a <OnRxData+0x116>
    /* USER CODE BEGIN OnRxData_Switch_default */

    /* USER CODE END OnRxData_Switch_default */
        break;
    }
  }
 800ed42:	bf00      	nop
 800ed44:	e002      	b.n	800ed4c <OnRxData+0x118>
        break;
 800ed46:	bf00      	nop
 800ed48:	e000      	b.n	800ed4c <OnRxData+0x118>
        break;
 800ed4a:	bf00      	nop

  /* USER CODE BEGIN OnRxData_2 */

  /* USER CODE END OnRxData_2 */
}
 800ed4c:	bf00      	nop
 800ed4e:	3708      	adds	r7, #8
 800ed50:	46bd      	mov	sp, r7
 800ed52:	bdb0      	pop	{r4, r5, r7, pc}
 800ed54:	08021e60 	.word	0x08021e60
 800ed58:	200008f4 	.word	0x200008f4
 800ed5c:	08021e74 	.word	0x08021e74
 800ed60:	2000006c 	.word	0x2000006c
 800ed64:	08021ea8 	.word	0x08021ea8
 800ed68:	200008c2 	.word	0x200008c2
 800ed6c:	08021ef0 	.word	0x08021ef0
 800ed70:	08021efc 	.word	0x08021efc

0800ed74 <SendTxData>:

static void SendTxData(void)
{
 800ed74:	b590      	push	{r4, r7, lr}
 800ed76:	b091      	sub	sp, #68	; 0x44
 800ed78:	af02      	add	r7, sp, #8
  uint16_t pressure = 0;
 800ed7a:	2300      	movs	r3, #0
 800ed7c:	867b      	strh	r3, [r7, #50]	; 0x32
  int16_t temperature = 0;
 800ed7e:	2300      	movs	r3, #0
 800ed80:	863b      	strh	r3, [r7, #48]	; 0x30
  sensor_t sensor_data;
  UTIL_TIMER_Time_t nextTxIn = 0;
 800ed82:	2300      	movs	r3, #0
 800ed84:	607b      	str	r3, [r7, #4]

#ifdef CAYENNE_LPP
  uint8_t channel = 0;
#else
  uint16_t humidity = 0;
 800ed86:	2300      	movs	r3, #0
 800ed88:	85fb      	strh	r3, [r7, #46]	; 0x2e
  uint32_t i = 0;
 800ed8a:	2300      	movs	r3, #0
 800ed8c:	637b      	str	r3, [r7, #52]	; 0x34
  int32_t latitude = 0;
 800ed8e:	2300      	movs	r3, #0
 800ed90:	62bb      	str	r3, [r7, #40]	; 0x28
  int32_t longitude = 0;
 800ed92:	2300      	movs	r3, #0
 800ed94:	627b      	str	r3, [r7, #36]	; 0x24
  uint16_t altitudeGps = 0;
 800ed96:	2300      	movs	r3, #0
 800ed98:	847b      	strh	r3, [r7, #34]	; 0x22
#endif /* CAYENNE_LPP */
  /* USER CODE BEGIN SendTxData_1 */

  /* USER CODE END SendTxData_1 */

  EnvSensors_Read(&sensor_data);
 800ed9a:	f107 0308 	add.w	r3, r7, #8
 800ed9e:	4618      	mov	r0, r3
 800eda0:	f7f6 fbb2 	bl	8005508 <EnvSensors_Read>
  temperature = (SYS_GetTemperatureLevel() >> 8);
 800eda4:	f7f5 f97a 	bl	800409c <SYS_GetTemperatureLevel>
 800eda8:	4603      	mov	r3, r0
 800edaa:	121b      	asrs	r3, r3, #8
 800edac:	863b      	strh	r3, [r7, #48]	; 0x30
  pressure    = (uint16_t)(sensor_data.pressure * 100 / 10);      /* in hPa / 10 */
 800edae:	68bb      	ldr	r3, [r7, #8]
 800edb0:	4949      	ldr	r1, [pc, #292]	; (800eed8 <SendTxData+0x164>)
 800edb2:	4618      	mov	r0, r3
 800edb4:	f7f1 fdb6 	bl	8000924 <__aeabi_fmul>
 800edb8:	4603      	mov	r3, r0
 800edba:	4948      	ldr	r1, [pc, #288]	; (800eedc <SendTxData+0x168>)
 800edbc:	4618      	mov	r0, r3
 800edbe:	f7f1 fe65 	bl	8000a8c <__aeabi_fdiv>
 800edc2:	4603      	mov	r3, r0
 800edc4:	4618      	mov	r0, r3
 800edc6:	f7f1 fefd 	bl	8000bc4 <__aeabi_f2uiz>
 800edca:	4603      	mov	r3, r0
 800edcc:	867b      	strh	r3, [r7, #50]	; 0x32

  AppData.Port = LORAWAN_USER_APP_PORT;
 800edce:	4b44      	ldr	r3, [pc, #272]	; (800eee0 <SendTxData+0x16c>)
 800edd0:	2202      	movs	r2, #2
 800edd2:	701a      	strb	r2, [r3, #0]
  }

  CayenneLppCopy(AppData.Buffer);
  AppData.BufferSize = CayenneLppGetSize();
#else  /* not CAYENNE_LPP */
  humidity    = (uint16_t)(sensor_data.humidity * 10);            /* in %*10     */
 800edd4:	693b      	ldr	r3, [r7, #16]
 800edd6:	4941      	ldr	r1, [pc, #260]	; (800eedc <SendTxData+0x168>)
 800edd8:	4618      	mov	r0, r3
 800edda:	f7f1 fda3 	bl	8000924 <__aeabi_fmul>
 800edde:	4603      	mov	r3, r0
 800ede0:	4618      	mov	r0, r3
 800ede2:	f7f1 feef 	bl	8000bc4 <__aeabi_f2uiz>
 800ede6:	4603      	mov	r3, r0
 800ede8:	85fb      	strh	r3, [r7, #46]	; 0x2e

//  AppData.Buffer[i++] = AppLedStateOn;
  AppData.Buffer[i++] = (uint8_t)((pressure >> 8) & 0xFF);
 800edea:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 800edec:	0a1b      	lsrs	r3, r3, #8
 800edee:	b298      	uxth	r0, r3
 800edf0:	4b3b      	ldr	r3, [pc, #236]	; (800eee0 <SendTxData+0x16c>)
 800edf2:	685a      	ldr	r2, [r3, #4]
 800edf4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800edf6:	1c59      	adds	r1, r3, #1
 800edf8:	6379      	str	r1, [r7, #52]	; 0x34
 800edfa:	4413      	add	r3, r2
 800edfc:	b2c2      	uxtb	r2, r0
 800edfe:	701a      	strb	r2, [r3, #0]
  AppData.Buffer[i++] = (uint8_t)(pressure & 0xFF);
 800ee00:	4b37      	ldr	r3, [pc, #220]	; (800eee0 <SendTxData+0x16c>)
 800ee02:	685a      	ldr	r2, [r3, #4]
 800ee04:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ee06:	1c59      	adds	r1, r3, #1
 800ee08:	6379      	str	r1, [r7, #52]	; 0x34
 800ee0a:	4413      	add	r3, r2
 800ee0c:	8e7a      	ldrh	r2, [r7, #50]	; 0x32
 800ee0e:	b2d2      	uxtb	r2, r2
 800ee10:	701a      	strb	r2, [r3, #0]
//  AppData.Buffer[i++] = (uint8_t)(temperature & 0xFF);
//  AppData.Buffer[i++] = (uint8_t)((humidity >> 8) & 0xFF);
//  AppData.Buffer[i++] = (uint8_t)(humidity & 0xFF);

  if ((LmHandlerParams.ActiveRegion == LORAMAC_REGION_US915) || (LmHandlerParams.ActiveRegion == LORAMAC_REGION_AU915)
 800ee12:	4b34      	ldr	r3, [pc, #208]	; (800eee4 <SendTxData+0x170>)
 800ee14:	781b      	ldrb	r3, [r3, #0]
 800ee16:	2b08      	cmp	r3, #8
 800ee18:	d007      	beq.n	800ee2a <SendTxData+0xb6>
 800ee1a:	4b32      	ldr	r3, [pc, #200]	; (800eee4 <SendTxData+0x170>)
 800ee1c:	781b      	ldrb	r3, [r3, #0]
 800ee1e:	2b01      	cmp	r3, #1
 800ee20:	d003      	beq.n	800ee2a <SendTxData+0xb6>
      || (LmHandlerParams.ActiveRegion == LORAMAC_REGION_AS923))
 800ee22:	4b30      	ldr	r3, [pc, #192]	; (800eee4 <SendTxData+0x170>)
 800ee24:	781b      	ldrb	r3, [r3, #0]
 800ee26:	2b00      	cmp	r3, #0
 800ee28:	d120      	bne.n	800ee6c <SendTxData+0xf8>
  {
    AppData.Buffer[i++] = 0;
 800ee2a:	4b2d      	ldr	r3, [pc, #180]	; (800eee0 <SendTxData+0x16c>)
 800ee2c:	685a      	ldr	r2, [r3, #4]
 800ee2e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ee30:	1c59      	adds	r1, r3, #1
 800ee32:	6379      	str	r1, [r7, #52]	; 0x34
 800ee34:	4413      	add	r3, r2
 800ee36:	2200      	movs	r2, #0
 800ee38:	701a      	strb	r2, [r3, #0]
    AppData.Buffer[i++] = 0;
 800ee3a:	4b29      	ldr	r3, [pc, #164]	; (800eee0 <SendTxData+0x16c>)
 800ee3c:	685a      	ldr	r2, [r3, #4]
 800ee3e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ee40:	1c59      	adds	r1, r3, #1
 800ee42:	6379      	str	r1, [r7, #52]	; 0x34
 800ee44:	4413      	add	r3, r2
 800ee46:	2200      	movs	r2, #0
 800ee48:	701a      	strb	r2, [r3, #0]
    AppData.Buffer[i++] = 0;
 800ee4a:	4b25      	ldr	r3, [pc, #148]	; (800eee0 <SendTxData+0x16c>)
 800ee4c:	685a      	ldr	r2, [r3, #4]
 800ee4e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ee50:	1c59      	adds	r1, r3, #1
 800ee52:	6379      	str	r1, [r7, #52]	; 0x34
 800ee54:	4413      	add	r3, r2
 800ee56:	2200      	movs	r2, #0
 800ee58:	701a      	strb	r2, [r3, #0]
    AppData.Buffer[i++] = 0;
 800ee5a:	4b21      	ldr	r3, [pc, #132]	; (800eee0 <SendTxData+0x16c>)
 800ee5c:	685a      	ldr	r2, [r3, #4]
 800ee5e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ee60:	1c59      	adds	r1, r3, #1
 800ee62:	6379      	str	r1, [r7, #52]	; 0x34
 800ee64:	4413      	add	r3, r2
 800ee66:	2200      	movs	r2, #0
 800ee68:	701a      	strb	r2, [r3, #0]
 800ee6a:	e00d      	b.n	800ee88 <SendTxData+0x114>
  }
  else
  {
    latitude = sensor_data.latitude;
 800ee6c:	697b      	ldr	r3, [r7, #20]
 800ee6e:	62bb      	str	r3, [r7, #40]	; 0x28
    longitude = sensor_data.longitude;
 800ee70:	69bb      	ldr	r3, [r7, #24]
 800ee72:	627b      	str	r3, [r7, #36]	; 0x24

    AppData.Buffer[i++] = GetBatteryLevel();        /* 1 (very low) to 254 (fully charged) */
 800ee74:	4b1a      	ldr	r3, [pc, #104]	; (800eee0 <SendTxData+0x16c>)
 800ee76:	685a      	ldr	r2, [r3, #4]
 800ee78:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ee7a:	1c59      	adds	r1, r3, #1
 800ee7c:	6379      	str	r1, [r7, #52]	; 0x34
 800ee7e:	18d4      	adds	r4, r2, r3
 800ee80:	f7f6 f8ec 	bl	800505c <GetBatteryLevel>
 800ee84:	4603      	mov	r3, r0
 800ee86:	7023      	strb	r3, [r4, #0]
//    AppData.Buffer[i++] = (uint8_t)(longitude & 0xFF);
//    AppData.Buffer[i++] = (uint8_t)((altitudeGps >> 8) & 0xFF);
//    AppData.Buffer[i++] = (uint8_t)(altitudeGps & 0xFF);
  }

  AppData.BufferSize = i;
 800ee88:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ee8a:	b2da      	uxtb	r2, r3
 800ee8c:	4b14      	ldr	r3, [pc, #80]	; (800eee0 <SendTxData+0x16c>)
 800ee8e:	705a      	strb	r2, [r3, #1]
#endif /* CAYENNE_LPP */

  if (LORAMAC_HANDLER_SUCCESS == LmHandlerSend(&AppData, LORAWAN_DEFAULT_CONFIRMED_MSG_STATE, &nextTxIn, false))
 800ee90:	1d3a      	adds	r2, r7, #4
 800ee92:	2300      	movs	r3, #0
 800ee94:	2101      	movs	r1, #1
 800ee96:	4812      	ldr	r0, [pc, #72]	; (800eee0 <SendTxData+0x16c>)
 800ee98:	f002 f89a 	bl	8010fd0 <LmHandlerSend>
 800ee9c:	4603      	mov	r3, r0
 800ee9e:	2b00      	cmp	r3, #0
 800eea0:	d106      	bne.n	800eeb0 <SendTxData+0x13c>
  {
    APP_LOG(TS_ON, VLEVEL_L, "SEND REQUEST\r\n");
 800eea2:	4b11      	ldr	r3, [pc, #68]	; (800eee8 <SendTxData+0x174>)
 800eea4:	2201      	movs	r2, #1
 800eea6:	2100      	movs	r1, #0
 800eea8:	2001      	movs	r0, #1
 800eeaa:	f011 faf1 	bl	8020490 <UTIL_ADV_TRACE_COND_FSend>
    APP_LOG(TS_ON, VLEVEL_L, "Next Tx in  : ~%d second(s)\r\n", (nextTxIn / 1000));
  }
  /* USER CODE BEGIN SendTxData_2 */

  /* USER CODE END SendTxData_2 */
}
 800eeae:	e00e      	b.n	800eece <SendTxData+0x15a>
  else if (nextTxIn > 0)
 800eeb0:	687b      	ldr	r3, [r7, #4]
 800eeb2:	2b00      	cmp	r3, #0
 800eeb4:	d00b      	beq.n	800eece <SendTxData+0x15a>
    APP_LOG(TS_ON, VLEVEL_L, "Next Tx in  : ~%d second(s)\r\n", (nextTxIn / 1000));
 800eeb6:	687b      	ldr	r3, [r7, #4]
 800eeb8:	4a0c      	ldr	r2, [pc, #48]	; (800eeec <SendTxData+0x178>)
 800eeba:	fba2 2303 	umull	r2, r3, r2, r3
 800eebe:	099b      	lsrs	r3, r3, #6
 800eec0:	9300      	str	r3, [sp, #0]
 800eec2:	4b0b      	ldr	r3, [pc, #44]	; (800eef0 <SendTxData+0x17c>)
 800eec4:	2201      	movs	r2, #1
 800eec6:	2100      	movs	r1, #0
 800eec8:	2001      	movs	r0, #1
 800eeca:	f011 fae1 	bl	8020490 <UTIL_ADV_TRACE_COND_FSend>
}
 800eece:	bf00      	nop
 800eed0:	373c      	adds	r7, #60	; 0x3c
 800eed2:	46bd      	mov	sp, r7
 800eed4:	bd90      	pop	{r4, r7, pc}
 800eed6:	bf00      	nop
 800eed8:	42c80000 	.word	0x42c80000
 800eedc:	41200000 	.word	0x41200000
 800eee0:	20000040 	.word	0x20000040
 800eee4:	20000064 	.word	0x20000064
 800eee8:	08021f08 	.word	0x08021f08
 800eeec:	10624dd3 	.word	0x10624dd3
 800eef0:	08021f18 	.word	0x08021f18

0800eef4 <OnTxTimerEvent>:

static void OnTxTimerEvent(void *context)
{
 800eef4:	b580      	push	{r7, lr}
 800eef6:	b082      	sub	sp, #8
 800eef8:	af00      	add	r7, sp, #0
 800eefa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN OnTxTimerEvent_1 */
  printf( "... OnTxTimerEvent() ... \n" );
 800eefc:	4806      	ldr	r0, [pc, #24]	; (800ef18 <OnTxTimerEvent+0x24>)
 800eefe:	f011 fe77 	bl	8020bf0 <puts>

  /* USER CODE END OnTxTimerEvent_1 */
  UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_LoRaSendOnTxTimerOrButtonEvent), CFG_SEQ_Prio_0);
 800ef02:	2100      	movs	r1, #0
 800ef04:	2002      	movs	r0, #2
 800ef06:	f010 ffa7 	bl	801fe58 <UTIL_SEQ_SetTask>

  /*Wait for next tx slot*/
  UTIL_TIMER_Start(&TxTimer);
 800ef0a:	4804      	ldr	r0, [pc, #16]	; (800ef1c <OnTxTimerEvent+0x28>)
 800ef0c:	f011 f85a 	bl	801ffc4 <UTIL_TIMER_Start>
  /* USER CODE BEGIN OnTxTimerEvent_2 */

  /* USER CODE END OnTxTimerEvent_2 */
}
 800ef10:	bf00      	nop
 800ef12:	3708      	adds	r7, #8
 800ef14:	46bd      	mov	sp, r7
 800ef16:	bd80      	pop	{r7, pc}
 800ef18:	08021f38 	.word	0x08021f38
 800ef1c:	200008c4 	.word	0x200008c4

0800ef20 <OnTxTimerLedEvent>:

static void OnTxTimerLedEvent(void *context)
{
 800ef20:	b580      	push	{r7, lr}
 800ef22:	b082      	sub	sp, #8
 800ef24:	af00      	add	r7, sp, #0
 800ef26:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN OnTxTimerLedEvent_1 */
  printf( "... OnTxTimerLedEvent() ... \n" );
 800ef28:	4804      	ldr	r0, [pc, #16]	; (800ef3c <OnTxTimerLedEvent+0x1c>)
 800ef2a:	f011 fe61 	bl	8020bf0 <puts>

  /* USER CODE END OnTxTimerLedEvent_1 */
#if defined(USE_BSP_DRIVER)
  BSP_LED_Off(LED_GREEN) ;
#else
  SYS_LED_Off(SYS_LED_GREEN) ;
 800ef2e:	2001      	movs	r0, #1
 800ef30:	f7f5 fa14 	bl	800435c <SYS_LED_Off>
#endif /* USE_BSP_DRIVER || MX_BOARD_PSEUDODRIVER */
  /* USER CODE BEGIN OnTxTimerLedEvent_2 */

  /* USER CODE END OnTxTimerLedEvent_2 */
}
 800ef34:	bf00      	nop
 800ef36:	3708      	adds	r7, #8
 800ef38:	46bd      	mov	sp, r7
 800ef3a:	bd80      	pop	{r7, pc}
 800ef3c:	08021f54 	.word	0x08021f54

0800ef40 <OnRxTimerLedEvent>:

static void OnRxTimerLedEvent(void *context)
{
 800ef40:	b580      	push	{r7, lr}
 800ef42:	b082      	sub	sp, #8
 800ef44:	af00      	add	r7, sp, #0
 800ef46:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN OnRxTimerLedEvent_1 */
  printf( "... OnRxTimerLedEvent() ... \n" );
 800ef48:	4804      	ldr	r0, [pc, #16]	; (800ef5c <OnRxTimerLedEvent+0x1c>)
 800ef4a:	f011 fe51 	bl	8020bf0 <puts>

  /* USER CODE END OnRxTimerLedEvent_1 */
#if defined(USE_BSP_DRIVER)
  BSP_LED_Off(LED_BLUE) ;
#else
  SYS_LED_Off(SYS_LED_BLUE) ;
 800ef4e:	2002      	movs	r0, #2
 800ef50:	f7f5 fa04 	bl	800435c <SYS_LED_Off>
#endif /* USE_BSP_DRIVER || MX_BOARD_PSEUDODRIVER */
  /* USER CODE BEGIN OnRxTimerLedEvent_2 */

  /* USER CODE END OnRxTimerLedEvent_2 */
}
 800ef54:	bf00      	nop
 800ef56:	3708      	adds	r7, #8
 800ef58:	46bd      	mov	sp, r7
 800ef5a:	bd80      	pop	{r7, pc}
 800ef5c:	08021f74 	.word	0x08021f74

0800ef60 <OnJoinTimerLedEvent>:

static void OnJoinTimerLedEvent(void *context)
{
 800ef60:	b580      	push	{r7, lr}
 800ef62:	b082      	sub	sp, #8
 800ef64:	af00      	add	r7, sp, #0
 800ef66:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN OnJoinTimerLedEvent_1 */
  printf( "... OnJoinTimerLedEvent() ... \n" );
 800ef68:	4804      	ldr	r0, [pc, #16]	; (800ef7c <OnJoinTimerLedEvent+0x1c>)
 800ef6a:	f011 fe41 	bl	8020bf0 <puts>

  /* USER CODE END OnJoinTimerLedEvent_1 */
#if defined(USE_BSP_DRIVER)
  BSP_LED_Toggle(LED_RED) ;
#else
  SYS_LED_Toggle(SYS_LED_RED) ;
 800ef6e:	2000      	movs	r0, #0
 800ef70:	f7f5 fa0e 	bl	8004390 <SYS_LED_Toggle>
#endif /* USE_BSP_DRIVER || MX_BOARD_PSEUDODRIVER */
  /* USER CODE BEGIN OnJoinTimerLedEvent_2 */

  /* USER CODE END OnJoinTimerLedEvent_2 */
}
 800ef74:	bf00      	nop
 800ef76:	3708      	adds	r7, #8
 800ef78:	46bd      	mov	sp, r7
 800ef7a:	bd80      	pop	{r7, pc}
 800ef7c:	08021f94 	.word	0x08021f94

0800ef80 <OnTxData>:

static void OnTxData(LmHandlerTxParams_t *params)
{
 800ef80:	b580      	push	{r7, lr}
 800ef82:	b086      	sub	sp, #24
 800ef84:	af04      	add	r7, sp, #16
 800ef86:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN OnTxData_1 */
  printf( "... OnTxData() ... \n" );
 800ef88:	4827      	ldr	r0, [pc, #156]	; (800f028 <OnTxData+0xa8>)
 800ef8a:	f011 fe31 	bl	8020bf0 <puts>

  /* USER CODE END OnTxData_1 */
  if ((params != NULL) && (params->IsMcpsConfirm != 0))
 800ef8e:	687b      	ldr	r3, [r7, #4]
 800ef90:	2b00      	cmp	r3, #0
 800ef92:	d044      	beq.n	800f01e <OnTxData+0x9e>
 800ef94:	687b      	ldr	r3, [r7, #4]
 800ef96:	781b      	ldrb	r3, [r3, #0]
 800ef98:	2b00      	cmp	r3, #0
 800ef9a:	d040      	beq.n	800f01e <OnTxData+0x9e>
  {
#if defined(USE_BSP_DRIVER)
    BSP_LED_On(LED_GREEN) ;
#elif defined(MX_BOARD_PSEUDODRIVER)
    SYS_LED_On(SYS_LED_GREEN) ;
 800ef9c:	2001      	movs	r0, #1
 800ef9e:	f7f5 f9c3 	bl	8004328 <SYS_LED_On>
#endif /* USE_BSP_DRIVER || MX_BOARD_PSEUDODRIVER */
    UTIL_TIMER_Start(&TxLedTimer);
 800efa2:	4822      	ldr	r0, [pc, #136]	; (800f02c <OnTxData+0xac>)
 800efa4:	f011 f80e 	bl	801ffc4 <UTIL_TIMER_Start>

    APP_LOG(TS_OFF, VLEVEL_M, "\r\n###### ========== MCPS-Confirm =============\r\n");
 800efa8:	4b21      	ldr	r3, [pc, #132]	; (800f030 <OnTxData+0xb0>)
 800efaa:	2200      	movs	r2, #0
 800efac:	2100      	movs	r1, #0
 800efae:	2002      	movs	r0, #2
 800efb0:	f011 fa6e 	bl	8020490 <UTIL_ADV_TRACE_COND_FSend>
    APP_LOG(TS_OFF, VLEVEL_M, "###### U/L FRAME:%04d | PORT:%d | DR:%d | PWR:%d", params->UplinkCounter,
 800efb4:	687b      	ldr	r3, [r7, #4]
 800efb6:	689b      	ldr	r3, [r3, #8]
 800efb8:	687a      	ldr	r2, [r7, #4]
 800efba:	7b12      	ldrb	r2, [r2, #12]
 800efbc:	4611      	mov	r1, r2
 800efbe:	687a      	ldr	r2, [r7, #4]
 800efc0:	f992 2004 	ldrsb.w	r2, [r2, #4]
 800efc4:	4610      	mov	r0, r2
 800efc6:	687a      	ldr	r2, [r7, #4]
 800efc8:	f992 2014 	ldrsb.w	r2, [r2, #20]
 800efcc:	9203      	str	r2, [sp, #12]
 800efce:	9002      	str	r0, [sp, #8]
 800efd0:	9101      	str	r1, [sp, #4]
 800efd2:	9300      	str	r3, [sp, #0]
 800efd4:	4b17      	ldr	r3, [pc, #92]	; (800f034 <OnTxData+0xb4>)
 800efd6:	2200      	movs	r2, #0
 800efd8:	2100      	movs	r1, #0
 800efda:	2002      	movs	r0, #2
 800efdc:	f011 fa58 	bl	8020490 <UTIL_ADV_TRACE_COND_FSend>
            params->AppData.Port, params->Datarate, params->TxPower);

    APP_LOG(TS_OFF, VLEVEL_H, " | MSG TYPE:");
 800efe0:	4b15      	ldr	r3, [pc, #84]	; (800f038 <OnTxData+0xb8>)
 800efe2:	2200      	movs	r2, #0
 800efe4:	2100      	movs	r1, #0
 800efe6:	2003      	movs	r0, #3
 800efe8:	f011 fa52 	bl	8020490 <UTIL_ADV_TRACE_COND_FSend>
    if (params->MsgType == LORAMAC_HANDLER_CONFIRMED_MSG)
 800efec:	687b      	ldr	r3, [r7, #4]
 800efee:	789b      	ldrb	r3, [r3, #2]
 800eff0:	2b01      	cmp	r3, #1
 800eff2:	d10e      	bne.n	800f012 <OnTxData+0x92>
    {
      APP_LOG(TS_OFF, VLEVEL_H, "CONFIRMED [%s]\r\n", (params->AckReceived != 0) ? "ACK" : "NACK");
 800eff4:	687b      	ldr	r3, [r7, #4]
 800eff6:	78db      	ldrb	r3, [r3, #3]
 800eff8:	2b00      	cmp	r3, #0
 800effa:	d001      	beq.n	800f000 <OnTxData+0x80>
 800effc:	4b0f      	ldr	r3, [pc, #60]	; (800f03c <OnTxData+0xbc>)
 800effe:	e000      	b.n	800f002 <OnTxData+0x82>
 800f000:	4b0f      	ldr	r3, [pc, #60]	; (800f040 <OnTxData+0xc0>)
 800f002:	9300      	str	r3, [sp, #0]
 800f004:	4b0f      	ldr	r3, [pc, #60]	; (800f044 <OnTxData+0xc4>)
 800f006:	2200      	movs	r2, #0
 800f008:	2100      	movs	r1, #0
 800f00a:	2003      	movs	r0, #3
 800f00c:	f011 fa40 	bl	8020490 <UTIL_ADV_TRACE_COND_FSend>
  }

  /* USER CODE BEGIN OnTxData_2 */

  /* USER CODE END OnTxData_2 */
}
 800f010:	e005      	b.n	800f01e <OnTxData+0x9e>
      APP_LOG(TS_OFF, VLEVEL_H, "UNCONFIRMED\r\n");
 800f012:	4b0d      	ldr	r3, [pc, #52]	; (800f048 <OnTxData+0xc8>)
 800f014:	2200      	movs	r2, #0
 800f016:	2100      	movs	r1, #0
 800f018:	2003      	movs	r0, #3
 800f01a:	f011 fa39 	bl	8020490 <UTIL_ADV_TRACE_COND_FSend>
}
 800f01e:	bf00      	nop
 800f020:	3708      	adds	r7, #8
 800f022:	46bd      	mov	sp, r7
 800f024:	bd80      	pop	{r7, pc}
 800f026:	bf00      	nop
 800f028:	08021fb4 	.word	0x08021fb4
 800f02c:	200008dc 	.word	0x200008dc
 800f030:	08021fc8 	.word	0x08021fc8
 800f034:	08021ffc 	.word	0x08021ffc
 800f038:	08022030 	.word	0x08022030
 800f03c:	08022040 	.word	0x08022040
 800f040:	08022044 	.word	0x08022044
 800f044:	0802204c 	.word	0x0802204c
 800f048:	08022060 	.word	0x08022060

0800f04c <OnJoinRequest>:

static void OnJoinRequest(LmHandlerJoinParams_t *joinParams)
{
 800f04c:	b580      	push	{r7, lr}
 800f04e:	b082      	sub	sp, #8
 800f050:	af00      	add	r7, sp, #0
 800f052:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN OnJoinRequest_1 */
  printf( "... OnJoinRequest() ... \n" );
 800f054:	4819      	ldr	r0, [pc, #100]	; (800f0bc <OnJoinRequest+0x70>)
 800f056:	f011 fdcb 	bl	8020bf0 <puts>

  /* USER CODE END OnJoinRequest_1 */
  if (joinParams != NULL)
 800f05a:	687b      	ldr	r3, [r7, #4]
 800f05c:	2b00      	cmp	r3, #0
 800f05e:	d028      	beq.n	800f0b2 <OnJoinRequest+0x66>
  {
    if (joinParams->Status == LORAMAC_HANDLER_SUCCESS)
 800f060:	687b      	ldr	r3, [r7, #4]
 800f062:	f993 3001 	ldrsb.w	r3, [r3, #1]
 800f066:	2b00      	cmp	r3, #0
 800f068:	d11d      	bne.n	800f0a6 <OnJoinRequest+0x5a>
    {
      UTIL_TIMER_Stop(&JoinLedTimer);
 800f06a:	4815      	ldr	r0, [pc, #84]	; (800f0c0 <OnJoinRequest+0x74>)
 800f06c:	f011 f818 	bl	80200a0 <UTIL_TIMER_Stop>

#if defined(USE_BSP_DRIVER)
      BSP_LED_Off(LED_RED) ;
#elif defined(MX_BOARD_PSEUDODRIVER)
      SYS_LED_Off(SYS_LED_RED) ;
 800f070:	2000      	movs	r0, #0
 800f072:	f7f5 f973 	bl	800435c <SYS_LED_Off>
#endif /* USE_BSP_DRIVER || MX_BOARD_PSEUDODRIVER */

      APP_LOG(TS_OFF, VLEVEL_M, "\r\n###### = JOINED = ");
 800f076:	4b13      	ldr	r3, [pc, #76]	; (800f0c4 <OnJoinRequest+0x78>)
 800f078:	2200      	movs	r2, #0
 800f07a:	2100      	movs	r1, #0
 800f07c:	2002      	movs	r0, #2
 800f07e:	f011 fa07 	bl	8020490 <UTIL_ADV_TRACE_COND_FSend>
      if (joinParams->Mode == ACTIVATION_TYPE_ABP)
 800f082:	687b      	ldr	r3, [r7, #4]
 800f084:	789b      	ldrb	r3, [r3, #2]
 800f086:	2b01      	cmp	r3, #1
 800f088:	d106      	bne.n	800f098 <OnJoinRequest+0x4c>
      {
        APP_LOG(TS_OFF, VLEVEL_M, "ABP ======================\r\n");
 800f08a:	4b0f      	ldr	r3, [pc, #60]	; (800f0c8 <OnJoinRequest+0x7c>)
 800f08c:	2200      	movs	r2, #0
 800f08e:	2100      	movs	r1, #0
 800f090:	2002      	movs	r0, #2
 800f092:	f011 f9fd 	bl	8020490 <UTIL_ADV_TRACE_COND_FSend>
  }

  /* USER CODE BEGIN OnJoinRequest_2 */

  /* USER CODE END OnJoinRequest_2 */
}
 800f096:	e00c      	b.n	800f0b2 <OnJoinRequest+0x66>
        APP_LOG(TS_OFF, VLEVEL_M, "OTAA =====================\r\n");
 800f098:	4b0c      	ldr	r3, [pc, #48]	; (800f0cc <OnJoinRequest+0x80>)
 800f09a:	2200      	movs	r2, #0
 800f09c:	2100      	movs	r1, #0
 800f09e:	2002      	movs	r0, #2
 800f0a0:	f011 f9f6 	bl	8020490 <UTIL_ADV_TRACE_COND_FSend>
}
 800f0a4:	e005      	b.n	800f0b2 <OnJoinRequest+0x66>
      APP_LOG(TS_OFF, VLEVEL_M, "\r\n###### = JOIN FAILED\r\n");
 800f0a6:	4b0a      	ldr	r3, [pc, #40]	; (800f0d0 <OnJoinRequest+0x84>)
 800f0a8:	2200      	movs	r2, #0
 800f0aa:	2100      	movs	r1, #0
 800f0ac:	2002      	movs	r0, #2
 800f0ae:	f011 f9ef 	bl	8020490 <UTIL_ADV_TRACE_COND_FSend>
}
 800f0b2:	bf00      	nop
 800f0b4:	3708      	adds	r7, #8
 800f0b6:	46bd      	mov	sp, r7
 800f0b8:	bd80      	pop	{r7, pc}
 800f0ba:	bf00      	nop
 800f0bc:	08022070 	.word	0x08022070
 800f0c0:	2000090c 	.word	0x2000090c
 800f0c4:	0802208c 	.word	0x0802208c
 800f0c8:	080220a4 	.word	0x080220a4
 800f0cc:	080220c4 	.word	0x080220c4
 800f0d0:	080220e4 	.word	0x080220e4

0800f0d4 <OnMacProcessNotify>:

static void OnMacProcessNotify(void)
{
 800f0d4:	b580      	push	{r7, lr}
 800f0d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OnMacProcessNotify_1 */
  printf( "... OnMacProcessNotify() ... \n" );
 800f0d8:	4804      	ldr	r0, [pc, #16]	; (800f0ec <OnMacProcessNotify+0x18>)
 800f0da:	f011 fd89 	bl	8020bf0 <puts>

  /* USER CODE END OnMacProcessNotify_1 */
  UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_LmHandlerProcess), CFG_SEQ_Prio_0);
 800f0de:	2100      	movs	r1, #0
 800f0e0:	2001      	movs	r0, #1
 800f0e2:	f010 feb9 	bl	801fe58 <UTIL_SEQ_SetTask>
  /* USER CODE BEGIN OnMacProcessNotify_2 */

  /* USER CODE END OnMacProcessNotify_2 */
}
 800f0e6:	bf00      	nop
 800f0e8:	bd80      	pop	{r7, pc}
 800f0ea:	bf00      	nop
 800f0ec:	08022100 	.word	0x08022100

0800f0f0 <LoraInfo_Init>:

/* USER CODE END EV */

/* Exported functions --------------------------------------------------------*/
void LoraInfo_Init(void)
{
 800f0f0:	b580      	push	{r7, lr}
 800f0f2:	af00      	add	r7, sp, #0
  loraInfo.ActivationMode = 0;
 800f0f4:	4b15      	ldr	r3, [pc, #84]	; (800f14c <LoraInfo_Init+0x5c>)
 800f0f6:	2200      	movs	r2, #0
 800f0f8:	601a      	str	r2, [r3, #0]
  loraInfo.Region = 0;
 800f0fa:	4b14      	ldr	r3, [pc, #80]	; (800f14c <LoraInfo_Init+0x5c>)
 800f0fc:	2200      	movs	r2, #0
 800f0fe:	605a      	str	r2, [r3, #4]
  loraInfo.ClassB = 0;
 800f100:	4b12      	ldr	r3, [pc, #72]	; (800f14c <LoraInfo_Init+0x5c>)
 800f102:	2200      	movs	r2, #0
 800f104:	609a      	str	r2, [r3, #8]
  loraInfo.Kms = 0;
 800f106:	4b11      	ldr	r3, [pc, #68]	; (800f14c <LoraInfo_Init+0x5c>)
 800f108:	2200      	movs	r2, #0
 800f10a:	60da      	str	r2, [r3, #12]
#endif /* REGION_CN779 */
#ifdef  REGION_EU433
  loraInfo.Region |= (1 << LORAMAC_REGION_EU433) ;
#endif /* REGION_EU433 */
#ifdef  REGION_EU868
  loraInfo.Region |= (1 << LORAMAC_REGION_EU868) ;
 800f10c:	4b0f      	ldr	r3, [pc, #60]	; (800f14c <LoraInfo_Init+0x5c>)
 800f10e:	685b      	ldr	r3, [r3, #4]
 800f110:	f043 0320 	orr.w	r3, r3, #32
 800f114:	4a0d      	ldr	r2, [pc, #52]	; (800f14c <LoraInfo_Init+0x5c>)
 800f116:	6053      	str	r3, [r2, #4]
#endif /* REGION_KR920 */
#ifdef  REGION_IN865
  loraInfo.Region |= (1 << LORAMAC_REGION_IN865) ;
#endif /* REGION_IN865 */
#ifdef  REGION_US915
  loraInfo.Region |= (1 << LORAMAC_REGION_US915) ;
 800f118:	4b0c      	ldr	r3, [pc, #48]	; (800f14c <LoraInfo_Init+0x5c>)
 800f11a:	685b      	ldr	r3, [r3, #4]
 800f11c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800f120:	4a0a      	ldr	r2, [pc, #40]	; (800f14c <LoraInfo_Init+0x5c>)
 800f122:	6053      	str	r3, [r2, #4]
#endif /* REGION_US915 */
#ifdef  REGION_RU864
  loraInfo.Region |= (1 << LORAMAC_REGION_RU864) ;
#endif /* REGION_RU864 */

  if (loraInfo.Region == 0)
 800f124:	4b09      	ldr	r3, [pc, #36]	; (800f14c <LoraInfo_Init+0x5c>)
 800f126:	685b      	ldr	r3, [r3, #4]
 800f128:	2b00      	cmp	r3, #0
 800f12a:	d106      	bne.n	800f13a <LoraInfo_Init+0x4a>
  {
    APP_PRINTF("error: At least one region shall be defined in the MW: check lorawan_conf.h \r\n");
 800f12c:	4b08      	ldr	r3, [pc, #32]	; (800f150 <LoraInfo_Init+0x60>)
 800f12e:	2200      	movs	r2, #0
 800f130:	2100      	movs	r1, #0
 800f132:	2000      	movs	r0, #0
 800f134:	f011 f9ac 	bl	8020490 <UTIL_ADV_TRACE_COND_FSend>
    while (1) {} /* At least one region shall be defined */
 800f138:	e7fe      	b.n	800f138 <LoraInfo_Init+0x48>
#elif !defined (LORAMAC_CLASSB_ENABLED)
#error LORAMAC_CLASSB_ENABLED not defined ( shall be <0 or 1> )
#endif /* LORAMAC_CLASSB_ENABLED */

#if (!defined (LORAWAN_KMS) || (LORAWAN_KMS == 0))
  loraInfo.Kms = 0;
 800f13a:	4b04      	ldr	r3, [pc, #16]	; (800f14c <LoraInfo_Init+0x5c>)
 800f13c:	2200      	movs	r2, #0
 800f13e:	60da      	str	r2, [r3, #12]
  loraInfo.ActivationMode = 3;
 800f140:	4b02      	ldr	r3, [pc, #8]	; (800f14c <LoraInfo_Init+0x5c>)
 800f142:	2203      	movs	r2, #3
 800f144:	601a      	str	r2, [r3, #0]
  loraInfo.ActivationMode = ACTIVATION_BY_PERSONALISATION + (OVER_THE_AIR_ACTIVATION << 1);
#endif /* LORAWAN_KMS */
  /* USER CODE BEGIN LoraInfo_Init_2 */

  /* USER CODE END LoraInfo_Init_2 */
}
 800f146:	bf00      	nop
 800f148:	bd80      	pop	{r7, pc}
 800f14a:	bf00      	nop
 800f14c:	20000924 	.word	0x20000924
 800f150:	0802215c 	.word	0x0802215c

0800f154 <LoraInfo_GetPtr>:

LoraInfo_t *LoraInfo_GetPtr(void)
{
 800f154:	b480      	push	{r7}
 800f156:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LoraInfo_GetPtr */

  /* USER CODE END LoraInfo_GetPtr */
  return &loraInfo;
 800f158:	4b02      	ldr	r3, [pc, #8]	; (800f164 <LoraInfo_GetPtr+0x10>)
}
 800f15a:	4618      	mov	r0, r3
 800f15c:	46bd      	mov	sp, r7
 800f15e:	bc80      	pop	{r7}
 800f160:	4770      	bx	lr
 800f162:	bf00      	nop
 800f164:	20000924 	.word	0x20000924

0800f168 <LL_AHB2_GRP1_EnableClock>:
{
 800f168:	b480      	push	{r7}
 800f16a:	b085      	sub	sp, #20
 800f16c:	af00      	add	r7, sp, #0
 800f16e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 800f170:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800f174:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800f176:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800f17a:	687b      	ldr	r3, [r7, #4]
 800f17c:	4313      	orrs	r3, r2
 800f17e:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 800f180:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800f184:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800f186:	687b      	ldr	r3, [r7, #4]
 800f188:	4013      	ands	r3, r2
 800f18a:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800f18c:	68fb      	ldr	r3, [r7, #12]
}
 800f18e:	bf00      	nop
 800f190:	3714      	adds	r7, #20
 800f192:	46bd      	mov	sp, r7
 800f194:	bc80      	pop	{r7}
 800f196:	4770      	bx	lr

0800f198 <RBI_Init>:

/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/
int32_t RBI_Init(void)
{
 800f198:	b580      	push	{r7, lr}
 800f19a:	b086      	sub	sp, #24
 800f19c:	af00      	add	r7, sp, #0
  /* and define USE_BSP_DRIVER in the preprocessor definitions  or in platform.h */
  return BSP_RADIO_Init();
#elif defined(MX_NUCLEO_WL55JC1)
  /* should be calling BSP_RADIO_Init() but not supported by MX*/

  GPIO_InitTypeDef  gpio_init_structure = {0};
 800f19e:	1d3b      	adds	r3, r7, #4
 800f1a0:	2200      	movs	r2, #0
 800f1a2:	601a      	str	r2, [r3, #0]
 800f1a4:	605a      	str	r2, [r3, #4]
 800f1a6:	609a      	str	r2, [r3, #8]
 800f1a8:	60da      	str	r2, [r3, #12]
 800f1aa:	611a      	str	r2, [r3, #16]

  /* Enable the Radio Switch Clock */
  RF_SW_CTRL3_GPIO_CLK_ENABLE();
 800f1ac:	2004      	movs	r0, #4
 800f1ae:	f7ff ffdb 	bl	800f168 <LL_AHB2_GRP1_EnableClock>

  /* Configure the Radio Switch pin */
  gpio_init_structure.Pin   = RF_SW_CTRL1_PIN;
 800f1b2:	2310      	movs	r3, #16
 800f1b4:	607b      	str	r3, [r7, #4]
  gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 800f1b6:	2301      	movs	r3, #1
 800f1b8:	60bb      	str	r3, [r7, #8]
  gpio_init_structure.Pull  = GPIO_NOPULL;
 800f1ba:	2300      	movs	r3, #0
 800f1bc:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800f1be:	2303      	movs	r3, #3
 800f1c0:	613b      	str	r3, [r7, #16]

  HAL_GPIO_Init(RF_SW_CTRL1_GPIO_PORT, &gpio_init_structure);
 800f1c2:	1d3b      	adds	r3, r7, #4
 800f1c4:	4619      	mov	r1, r3
 800f1c6:	4812      	ldr	r0, [pc, #72]	; (800f210 <RBI_Init+0x78>)
 800f1c8:	f7f8 fd1e 	bl	8007c08 <HAL_GPIO_Init>

  gpio_init_structure.Pin = RF_SW_CTRL2_PIN;
 800f1cc:	2320      	movs	r3, #32
 800f1ce:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(RF_SW_CTRL2_GPIO_PORT, &gpio_init_structure);
 800f1d0:	1d3b      	adds	r3, r7, #4
 800f1d2:	4619      	mov	r1, r3
 800f1d4:	480e      	ldr	r0, [pc, #56]	; (800f210 <RBI_Init+0x78>)
 800f1d6:	f7f8 fd17 	bl	8007c08 <HAL_GPIO_Init>

  gpio_init_structure.Pin = RF_SW_CTRL3_PIN;
 800f1da:	2308      	movs	r3, #8
 800f1dc:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(RF_SW_CTRL3_GPIO_PORT, &gpio_init_structure);
 800f1de:	1d3b      	adds	r3, r7, #4
 800f1e0:	4619      	mov	r1, r3
 800f1e2:	480b      	ldr	r0, [pc, #44]	; (800f210 <RBI_Init+0x78>)
 800f1e4:	f7f8 fd10 	bl	8007c08 <HAL_GPIO_Init>

  HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_RESET);
 800f1e8:	2200      	movs	r2, #0
 800f1ea:	2120      	movs	r1, #32
 800f1ec:	4808      	ldr	r0, [pc, #32]	; (800f210 <RBI_Init+0x78>)
 800f1ee:	f7f8 ff39 	bl	8008064 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_RESET);
 800f1f2:	2200      	movs	r2, #0
 800f1f4:	2110      	movs	r1, #16
 800f1f6:	4806      	ldr	r0, [pc, #24]	; (800f210 <RBI_Init+0x78>)
 800f1f8:	f7f8 ff34 	bl	8008064 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(RF_SW_CTRL3_GPIO_PORT, RF_SW_CTRL3_PIN, GPIO_PIN_RESET);
 800f1fc:	2200      	movs	r2, #0
 800f1fe:	2108      	movs	r1, #8
 800f200:	4803      	ldr	r0, [pc, #12]	; (800f210 <RBI_Init+0x78>)
 800f202:	f7f8 ff2f 	bl	8008064 <HAL_GPIO_WritePin>

  return 0;
 800f206:	2300      	movs	r3, #0
  /* USER CODE END RBI_Init_2 */
#endif  /* USE_BSP_DRIVER  || MX_NUCLEO_WL55JC1  */
  /* USER CODE BEGIN RBI_Init_3 */

  /* USER CODE END RBI_Init_3 */
}
 800f208:	4618      	mov	r0, r3
 800f20a:	3718      	adds	r7, #24
 800f20c:	46bd      	mov	sp, r7
 800f20e:	bd80      	pop	{r7, pc}
 800f210:	48000800 	.word	0x48000800

0800f214 <RBI_ConfigRFSwitch>:

  /* USER CODE END RBI_DeInit_3 */
}

int32_t RBI_ConfigRFSwitch(RBI_Switch_TypeDef Config)
{
 800f214:	b580      	push	{r7, lr}
 800f216:	b082      	sub	sp, #8
 800f218:	af00      	add	r7, sp, #0
 800f21a:	4603      	mov	r3, r0
 800f21c:	71fb      	strb	r3, [r7, #7]
  /* code generated by MX does not support BSP */
  /* In order to use BSP driver, add the correspondent files in the IDE workspace */
  /* and define USE_BSP_DRIVER in the preprocessor definitions  or in platform.h */
  return BSP_RADIO_ConfigRFSwitch((BSP_RADIO_Switch_TypeDef) Config);
#elif defined(MX_NUCLEO_WL55JC1)
  switch (Config)
 800f21e:	79fb      	ldrb	r3, [r7, #7]
 800f220:	2b03      	cmp	r3, #3
 800f222:	d84b      	bhi.n	800f2bc <RBI_ConfigRFSwitch+0xa8>
 800f224:	a201      	add	r2, pc, #4	; (adr r2, 800f22c <RBI_ConfigRFSwitch+0x18>)
 800f226:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f22a:	bf00      	nop
 800f22c:	0800f23d 	.word	0x0800f23d
 800f230:	0800f25d 	.word	0x0800f25d
 800f234:	0800f27d 	.word	0x0800f27d
 800f238:	0800f29d 	.word	0x0800f29d
  {
    case RBI_SWITCH_OFF:
    {
      /* Turn off switch */
      HAL_GPIO_WritePin(RF_SW_CTRL3_GPIO_PORT, RF_SW_CTRL3_PIN, GPIO_PIN_RESET);
 800f23c:	2200      	movs	r2, #0
 800f23e:	2108      	movs	r1, #8
 800f240:	4821      	ldr	r0, [pc, #132]	; (800f2c8 <RBI_ConfigRFSwitch+0xb4>)
 800f242:	f7f8 ff0f 	bl	8008064 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_RESET);
 800f246:	2200      	movs	r2, #0
 800f248:	2110      	movs	r1, #16
 800f24a:	481f      	ldr	r0, [pc, #124]	; (800f2c8 <RBI_ConfigRFSwitch+0xb4>)
 800f24c:	f7f8 ff0a 	bl	8008064 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_RESET);
 800f250:	2200      	movs	r2, #0
 800f252:	2120      	movs	r1, #32
 800f254:	481c      	ldr	r0, [pc, #112]	; (800f2c8 <RBI_ConfigRFSwitch+0xb4>)
 800f256:	f7f8 ff05 	bl	8008064 <HAL_GPIO_WritePin>
      break;
 800f25a:	e030      	b.n	800f2be <RBI_ConfigRFSwitch+0xaa>
    }
    case RBI_SWITCH_RX:
    {
      /*Turns On in Rx Mode the RF Switch */
      HAL_GPIO_WritePin(RF_SW_CTRL3_GPIO_PORT, RF_SW_CTRL3_PIN, GPIO_PIN_SET);
 800f25c:	2201      	movs	r2, #1
 800f25e:	2108      	movs	r1, #8
 800f260:	4819      	ldr	r0, [pc, #100]	; (800f2c8 <RBI_ConfigRFSwitch+0xb4>)
 800f262:	f7f8 feff 	bl	8008064 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_SET);
 800f266:	2201      	movs	r2, #1
 800f268:	2110      	movs	r1, #16
 800f26a:	4817      	ldr	r0, [pc, #92]	; (800f2c8 <RBI_ConfigRFSwitch+0xb4>)
 800f26c:	f7f8 fefa 	bl	8008064 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_RESET);
 800f270:	2200      	movs	r2, #0
 800f272:	2120      	movs	r1, #32
 800f274:	4814      	ldr	r0, [pc, #80]	; (800f2c8 <RBI_ConfigRFSwitch+0xb4>)
 800f276:	f7f8 fef5 	bl	8008064 <HAL_GPIO_WritePin>
      break;
 800f27a:	e020      	b.n	800f2be <RBI_ConfigRFSwitch+0xaa>
    }
    case RBI_SWITCH_RFO_LP:
    {
      /*Turns On in Tx Low Power the RF Switch */
      HAL_GPIO_WritePin(RF_SW_CTRL3_GPIO_PORT, RF_SW_CTRL3_PIN, GPIO_PIN_SET);
 800f27c:	2201      	movs	r2, #1
 800f27e:	2108      	movs	r1, #8
 800f280:	4811      	ldr	r0, [pc, #68]	; (800f2c8 <RBI_ConfigRFSwitch+0xb4>)
 800f282:	f7f8 feef 	bl	8008064 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_SET);
 800f286:	2201      	movs	r2, #1
 800f288:	2110      	movs	r1, #16
 800f28a:	480f      	ldr	r0, [pc, #60]	; (800f2c8 <RBI_ConfigRFSwitch+0xb4>)
 800f28c:	f7f8 feea 	bl	8008064 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_SET);
 800f290:	2201      	movs	r2, #1
 800f292:	2120      	movs	r1, #32
 800f294:	480c      	ldr	r0, [pc, #48]	; (800f2c8 <RBI_ConfigRFSwitch+0xb4>)
 800f296:	f7f8 fee5 	bl	8008064 <HAL_GPIO_WritePin>
      break;
 800f29a:	e010      	b.n	800f2be <RBI_ConfigRFSwitch+0xaa>
    }
    case RBI_SWITCH_RFO_HP:
    {
      /*Turns On in Tx High Power the RF Switch */
      HAL_GPIO_WritePin(RF_SW_CTRL3_GPIO_PORT, RF_SW_CTRL3_PIN, GPIO_PIN_SET);
 800f29c:	2201      	movs	r2, #1
 800f29e:	2108      	movs	r1, #8
 800f2a0:	4809      	ldr	r0, [pc, #36]	; (800f2c8 <RBI_ConfigRFSwitch+0xb4>)
 800f2a2:	f7f8 fedf 	bl	8008064 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_RESET);
 800f2a6:	2200      	movs	r2, #0
 800f2a8:	2110      	movs	r1, #16
 800f2aa:	4807      	ldr	r0, [pc, #28]	; (800f2c8 <RBI_ConfigRFSwitch+0xb4>)
 800f2ac:	f7f8 feda 	bl	8008064 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_SET);
 800f2b0:	2201      	movs	r2, #1
 800f2b2:	2120      	movs	r1, #32
 800f2b4:	4804      	ldr	r0, [pc, #16]	; (800f2c8 <RBI_ConfigRFSwitch+0xb4>)
 800f2b6:	f7f8 fed5 	bl	8008064 <HAL_GPIO_WritePin>
      break;
 800f2ba:	e000      	b.n	800f2be <RBI_ConfigRFSwitch+0xaa>
    }
    default:
      break;
 800f2bc:	bf00      	nop
  }

  return 0;
 800f2be:	2300      	movs	r3, #0
  /* USER CODE END RBI_ConfigRFSwitch_2 */
#endif  /* USE_BSP_DRIVER  || MX_NUCLEO_WL55JC1 */
  /* USER CODE BEGIN RBI_ConfigRFSwitch_3 */

  /* USER CODE END RBI_ConfigRFSwitch_3 */
}
 800f2c0:	4618      	mov	r0, r3
 800f2c2:	3708      	adds	r7, #8
 800f2c4:	46bd      	mov	sp, r7
 800f2c6:	bd80      	pop	{r7, pc}
 800f2c8:	48000800 	.word	0x48000800

0800f2cc <RBI_GetTxConfig>:

int32_t RBI_GetTxConfig(void)
{
 800f2cc:	b480      	push	{r7}
 800f2ce:	af00      	add	r7, sp, #0
  /* In order to use BSP driver, add the correspondent files in the IDE workspace */
  /* and define USE_BSP_DRIVER in the preprocessor definitions  or in platform.h */
  return BSP_RADIO_GetTxConfig();

#elif defined(MX_NUCLEO_WL55JC1)
  return RBI_CONF_RFO;
 800f2d0:	2300      	movs	r3, #0
  /* USER CODE END RBI_GetTxConfig_2 */
#endif  /* USE_BSP_DRIVER  || MX_NUCLEO_WL55JC1 */
  /* USER CODE BEGIN RBI_GetTxConfig_3 */

  /* USER CODE END RBI_GetTxConfig_3 */
}
 800f2d2:	4618      	mov	r0, r3
 800f2d4:	46bd      	mov	sp, r7
 800f2d6:	bc80      	pop	{r7}
 800f2d8:	4770      	bx	lr

0800f2da <RBI_GetWakeUpTime>:

int32_t RBI_GetWakeUpTime(void)
{
 800f2da:	b480      	push	{r7}
 800f2dc:	af00      	add	r7, sp, #0
  /* In order to use BSP driver, add the correspondent files in the IDE workspace */
  /* and define USE_BSP_DRIVER in the preprocessor definitions  or in platform.h */
  return  BSP_RADIO_GetWakeUpTime();

#elif defined(MX_NUCLEO_WL55JC1)
  return RF_WAKEUP_TIME;
 800f2de:	230a      	movs	r3, #10
  /* USER CODE END RBI_GetWakeUpTime_2 */
#endif  /* USE_BSP_DRIVER  || MX_NUCLEO_WL55JC1 */
  /* USER CODE BEGIN RBI_GetWakeUpTime_3 */

  /* USER CODE END RBI_GetWakeUpTime_3 */
}
 800f2e0:	4618      	mov	r0, r3
 800f2e2:	46bd      	mov	sp, r7
 800f2e4:	bc80      	pop	{r7}
 800f2e6:	4770      	bx	lr

0800f2e8 <RBI_IsTCXO>:

int32_t RBI_IsTCXO(void)
{
 800f2e8:	b480      	push	{r7}
 800f2ea:	af00      	add	r7, sp, #0
  /* In order to use BSP driver, add the correspondent files in the IDE workspace */
  /* and define USE_BSP_DRIVER in the preprocessor definitions  or in platform.h */
  return BSP_RADIO_IsTCXO();

#elif defined(MX_NUCLEO_WL55JC1)
  return IS_TCXO_SUPPORTED;
 800f2ec:	2301      	movs	r3, #1
  /* USER CODE END RBI_IsTCXO_2 */
#endif  /* USE_BSP_DRIVER   || MX_NUCLEO_WL55JC1 */
  /* USER CODE BEGIN RBI_IsTCXO_3 */

  /* USER CODE END RBI_IsTCXO_3 */
}
 800f2ee:	4618      	mov	r0, r3
 800f2f0:	46bd      	mov	sp, r7
 800f2f2:	bc80      	pop	{r7}
 800f2f4:	4770      	bx	lr

0800f2f6 <RBI_IsDCDC>:

int32_t RBI_IsDCDC(void)
{
 800f2f6:	b480      	push	{r7}
 800f2f8:	af00      	add	r7, sp, #0
  /* In order to use BSP driver, add the correspondent files in the IDE workspace */
  /* and define USE_BSP_DRIVER in the preprocessor definitions  or in platform.h */
  return BSP_RADIO_IsDCDC();

#elif defined(MX_NUCLEO_WL55JC1)
  return IS_DCDC_SUPPORTED;
 800f2fa:	2301      	movs	r3, #1
  /* USER CODE END RBI_IsDCDC_2 */
#endif  /* USE_BSP_DRIVER   || MX_NUCLEO_WL55JC1 */
  /* USER CODE BEGIN RBI_IsDCDC_3 */

  /* USER CODE END RBI_IsDCDC_3 */
}
 800f2fc:	4618      	mov	r0, r3
 800f2fe:	46bd      	mov	sp, r7
 800f300:	bc80      	pop	{r7}
 800f302:	4770      	bx	lr

0800f304 <AES_CMAC_Init>:
            ( r )[i] = ( r )[i] ^ ( v )[i]; \
        }                                   \
    } while( 0 )

void AES_CMAC_Init( AES_CMAC_CTX* ctx )
{
 800f304:	b580      	push	{r7, lr}
 800f306:	b082      	sub	sp, #8
 800f308:	af00      	add	r7, sp, #0
 800f30a:	6078      	str	r0, [r7, #4]
    memset1( ctx->X, 0, sizeof ctx->X );
 800f30c:	687b      	ldr	r3, [r7, #4]
 800f30e:	33f1      	adds	r3, #241	; 0xf1
 800f310:	2210      	movs	r2, #16
 800f312:	2100      	movs	r1, #0
 800f314:	4618      	mov	r0, r3
 800f316:	f00d f9a5 	bl	801c664 <memset1>
    ctx->M_n = 0;
 800f31a:	687b      	ldr	r3, [r7, #4]
 800f31c:	2200      	movs	r2, #0
 800f31e:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
    memset1( ctx->rijndael.ksch, '\0', 240 );
 800f322:	687b      	ldr	r3, [r7, #4]
 800f324:	22f0      	movs	r2, #240	; 0xf0
 800f326:	2100      	movs	r1, #0
 800f328:	4618      	mov	r0, r3
 800f32a:	f00d f99b 	bl	801c664 <memset1>
}
 800f32e:	bf00      	nop
 800f330:	3708      	adds	r7, #8
 800f332:	46bd      	mov	sp, r7
 800f334:	bd80      	pop	{r7, pc}

0800f336 <AES_CMAC_SetKey>:

void AES_CMAC_SetKey( AES_CMAC_CTX* ctx, const uint8_t key[AES_CMAC_KEY_LENGTH] )
{
 800f336:	b580      	push	{r7, lr}
 800f338:	b082      	sub	sp, #8
 800f33a:	af00      	add	r7, sp, #0
 800f33c:	6078      	str	r0, [r7, #4]
 800f33e:	6039      	str	r1, [r7, #0]
    lorawan_aes_set_key( key, AES_CMAC_KEY_LENGTH, &ctx->rijndael );
 800f340:	687b      	ldr	r3, [r7, #4]
 800f342:	461a      	mov	r2, r3
 800f344:	2110      	movs	r1, #16
 800f346:	6838      	ldr	r0, [r7, #0]
 800f348:	f000 fe60 	bl	801000c <lorawan_aes_set_key>
}
 800f34c:	bf00      	nop
 800f34e:	3708      	adds	r7, #8
 800f350:	46bd      	mov	sp, r7
 800f352:	bd80      	pop	{r7, pc}

0800f354 <AES_CMAC_Update>:

void AES_CMAC_Update( AES_CMAC_CTX* ctx, const uint8_t* data, uint32_t len )
{
 800f354:	b580      	push	{r7, lr}
 800f356:	b08c      	sub	sp, #48	; 0x30
 800f358:	af00      	add	r7, sp, #0
 800f35a:	60f8      	str	r0, [r7, #12]
 800f35c:	60b9      	str	r1, [r7, #8]
 800f35e:	607a      	str	r2, [r7, #4]
    uint32_t mlen;
    uint8_t  in[16];

    if( ctx->M_n > 0 )
 800f360:	68fb      	ldr	r3, [r7, #12]
 800f362:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 800f366:	2b00      	cmp	r3, #0
 800f368:	f000 80a1 	beq.w	800f4ae <AES_CMAC_Update+0x15a>
    {
        mlen = MIN( 16 - ctx->M_n, len );
 800f36c:	68fb      	ldr	r3, [r7, #12]
 800f36e:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 800f372:	f1c3 0310 	rsb	r3, r3, #16
 800f376:	687a      	ldr	r2, [r7, #4]
 800f378:	4293      	cmp	r3, r2
 800f37a:	bf28      	it	cs
 800f37c:	4613      	movcs	r3, r2
 800f37e:	627b      	str	r3, [r7, #36]	; 0x24
        memcpy1( ctx->M_last + ctx->M_n, data, mlen );
 800f380:	68fb      	ldr	r3, [r7, #12]
 800f382:	f203 1201 	addw	r2, r3, #257	; 0x101
 800f386:	68fb      	ldr	r3, [r7, #12]
 800f388:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 800f38c:	4413      	add	r3, r2
 800f38e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800f390:	b292      	uxth	r2, r2
 800f392:	68b9      	ldr	r1, [r7, #8]
 800f394:	4618      	mov	r0, r3
 800f396:	f00d f92a 	bl	801c5ee <memcpy1>
        ctx->M_n += mlen;
 800f39a:	68fb      	ldr	r3, [r7, #12]
 800f39c:	f8d3 2114 	ldr.w	r2, [r3, #276]	; 0x114
 800f3a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f3a2:	441a      	add	r2, r3
 800f3a4:	68fb      	ldr	r3, [r7, #12]
 800f3a6:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
        if( ctx->M_n < 16 || len == mlen )
 800f3aa:	68fb      	ldr	r3, [r7, #12]
 800f3ac:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 800f3b0:	2b0f      	cmp	r3, #15
 800f3b2:	f240 808d 	bls.w	800f4d0 <AES_CMAC_Update+0x17c>
 800f3b6:	687a      	ldr	r2, [r7, #4]
 800f3b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f3ba:	429a      	cmp	r2, r3
 800f3bc:	f000 8088 	beq.w	800f4d0 <AES_CMAC_Update+0x17c>
            return;
        XOR( ctx->M_last, ctx->X );
 800f3c0:	2300      	movs	r3, #0
 800f3c2:	62fb      	str	r3, [r7, #44]	; 0x2c
 800f3c4:	e015      	b.n	800f3f2 <AES_CMAC_Update+0x9e>
 800f3c6:	68fa      	ldr	r2, [r7, #12]
 800f3c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f3ca:	4413      	add	r3, r2
 800f3cc:	33f1      	adds	r3, #241	; 0xf1
 800f3ce:	781a      	ldrb	r2, [r3, #0]
 800f3d0:	68f9      	ldr	r1, [r7, #12]
 800f3d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f3d4:	440b      	add	r3, r1
 800f3d6:	f203 1301 	addw	r3, r3, #257	; 0x101
 800f3da:	781b      	ldrb	r3, [r3, #0]
 800f3dc:	4053      	eors	r3, r2
 800f3de:	b2d9      	uxtb	r1, r3
 800f3e0:	68fa      	ldr	r2, [r7, #12]
 800f3e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f3e4:	4413      	add	r3, r2
 800f3e6:	33f1      	adds	r3, #241	; 0xf1
 800f3e8:	460a      	mov	r2, r1
 800f3ea:	701a      	strb	r2, [r3, #0]
 800f3ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f3ee:	3301      	adds	r3, #1
 800f3f0:	62fb      	str	r3, [r7, #44]	; 0x2c
 800f3f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f3f4:	2b0f      	cmp	r3, #15
 800f3f6:	dde6      	ble.n	800f3c6 <AES_CMAC_Update+0x72>

        memcpy1( in, &ctx->X[0], 16 );  // Otherwise it does not look good
 800f3f8:	68fb      	ldr	r3, [r7, #12]
 800f3fa:	f103 01f1 	add.w	r1, r3, #241	; 0xf1
 800f3fe:	f107 0314 	add.w	r3, r7, #20
 800f402:	2210      	movs	r2, #16
 800f404:	4618      	mov	r0, r3
 800f406:	f00d f8f2 	bl	801c5ee <memcpy1>
        lorawan_aes_encrypt( in, in, &ctx->rijndael );
 800f40a:	68fa      	ldr	r2, [r7, #12]
 800f40c:	f107 0114 	add.w	r1, r7, #20
 800f410:	f107 0314 	add.w	r3, r7, #20
 800f414:	4618      	mov	r0, r3
 800f416:	f000 fed7 	bl	80101c8 <lorawan_aes_encrypt>
        memcpy1( &ctx->X[0], in, 16 );
 800f41a:	68fb      	ldr	r3, [r7, #12]
 800f41c:	33f1      	adds	r3, #241	; 0xf1
 800f41e:	f107 0114 	add.w	r1, r7, #20
 800f422:	2210      	movs	r2, #16
 800f424:	4618      	mov	r0, r3
 800f426:	f00d f8e2 	bl	801c5ee <memcpy1>

        data += mlen;
 800f42a:	68ba      	ldr	r2, [r7, #8]
 800f42c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f42e:	4413      	add	r3, r2
 800f430:	60bb      	str	r3, [r7, #8]
        len -= mlen;
 800f432:	687a      	ldr	r2, [r7, #4]
 800f434:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f436:	1ad3      	subs	r3, r2, r3
 800f438:	607b      	str	r3, [r7, #4]
    }
    while( len > 16 )
 800f43a:	e038      	b.n	800f4ae <AES_CMAC_Update+0x15a>
    { /* not last block */

        XOR( data, ctx->X );
 800f43c:	2300      	movs	r3, #0
 800f43e:	62bb      	str	r3, [r7, #40]	; 0x28
 800f440:	e013      	b.n	800f46a <AES_CMAC_Update+0x116>
 800f442:	68fa      	ldr	r2, [r7, #12]
 800f444:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f446:	4413      	add	r3, r2
 800f448:	33f1      	adds	r3, #241	; 0xf1
 800f44a:	781a      	ldrb	r2, [r3, #0]
 800f44c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f44e:	68b9      	ldr	r1, [r7, #8]
 800f450:	440b      	add	r3, r1
 800f452:	781b      	ldrb	r3, [r3, #0]
 800f454:	4053      	eors	r3, r2
 800f456:	b2d9      	uxtb	r1, r3
 800f458:	68fa      	ldr	r2, [r7, #12]
 800f45a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f45c:	4413      	add	r3, r2
 800f45e:	33f1      	adds	r3, #241	; 0xf1
 800f460:	460a      	mov	r2, r1
 800f462:	701a      	strb	r2, [r3, #0]
 800f464:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f466:	3301      	adds	r3, #1
 800f468:	62bb      	str	r3, [r7, #40]	; 0x28
 800f46a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f46c:	2b0f      	cmp	r3, #15
 800f46e:	dde8      	ble.n	800f442 <AES_CMAC_Update+0xee>

        memcpy1( in, &ctx->X[0], 16 );  // Otherwise it does not look good
 800f470:	68fb      	ldr	r3, [r7, #12]
 800f472:	f103 01f1 	add.w	r1, r3, #241	; 0xf1
 800f476:	f107 0314 	add.w	r3, r7, #20
 800f47a:	2210      	movs	r2, #16
 800f47c:	4618      	mov	r0, r3
 800f47e:	f00d f8b6 	bl	801c5ee <memcpy1>
        lorawan_aes_encrypt( in, in, &ctx->rijndael );
 800f482:	68fa      	ldr	r2, [r7, #12]
 800f484:	f107 0114 	add.w	r1, r7, #20
 800f488:	f107 0314 	add.w	r3, r7, #20
 800f48c:	4618      	mov	r0, r3
 800f48e:	f000 fe9b 	bl	80101c8 <lorawan_aes_encrypt>
        memcpy1( &ctx->X[0], in, 16 );
 800f492:	68fb      	ldr	r3, [r7, #12]
 800f494:	33f1      	adds	r3, #241	; 0xf1
 800f496:	f107 0114 	add.w	r1, r7, #20
 800f49a:	2210      	movs	r2, #16
 800f49c:	4618      	mov	r0, r3
 800f49e:	f00d f8a6 	bl	801c5ee <memcpy1>

        data += 16;
 800f4a2:	68bb      	ldr	r3, [r7, #8]
 800f4a4:	3310      	adds	r3, #16
 800f4a6:	60bb      	str	r3, [r7, #8]
        len -= 16;
 800f4a8:	687b      	ldr	r3, [r7, #4]
 800f4aa:	3b10      	subs	r3, #16
 800f4ac:	607b      	str	r3, [r7, #4]
    while( len > 16 )
 800f4ae:	687b      	ldr	r3, [r7, #4]
 800f4b0:	2b10      	cmp	r3, #16
 800f4b2:	d8c3      	bhi.n	800f43c <AES_CMAC_Update+0xe8>
    }
    /* potential last block, save it */
    memcpy1( ctx->M_last, data, len );
 800f4b4:	68fb      	ldr	r3, [r7, #12]
 800f4b6:	f203 1301 	addw	r3, r3, #257	; 0x101
 800f4ba:	687a      	ldr	r2, [r7, #4]
 800f4bc:	b292      	uxth	r2, r2
 800f4be:	68b9      	ldr	r1, [r7, #8]
 800f4c0:	4618      	mov	r0, r3
 800f4c2:	f00d f894 	bl	801c5ee <memcpy1>
    ctx->M_n = len;
 800f4c6:	68fb      	ldr	r3, [r7, #12]
 800f4c8:	687a      	ldr	r2, [r7, #4]
 800f4ca:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
 800f4ce:	e000      	b.n	800f4d2 <AES_CMAC_Update+0x17e>
            return;
 800f4d0:	bf00      	nop
}
 800f4d2:	3730      	adds	r7, #48	; 0x30
 800f4d4:	46bd      	mov	sp, r7
 800f4d6:	bd80      	pop	{r7, pc}

0800f4d8 <AES_CMAC_Final>:

void AES_CMAC_Final( uint8_t digest[AES_CMAC_DIGEST_LENGTH], AES_CMAC_CTX* ctx )
{
 800f4d8:	b580      	push	{r7, lr}
 800f4da:	b092      	sub	sp, #72	; 0x48
 800f4dc:	af00      	add	r7, sp, #0
 800f4de:	6078      	str	r0, [r7, #4]
 800f4e0:	6039      	str	r1, [r7, #0]
    uint8_t K[16];
    uint8_t in[16];
    /* generate subkey K1 */
    memset1( K, '\0', 16 );
 800f4e2:	f107 031c 	add.w	r3, r7, #28
 800f4e6:	2210      	movs	r2, #16
 800f4e8:	2100      	movs	r1, #0
 800f4ea:	4618      	mov	r0, r3
 800f4ec:	f00d f8ba 	bl	801c664 <memset1>

    lorawan_aes_encrypt( K, K, &ctx->rijndael );
 800f4f0:	683a      	ldr	r2, [r7, #0]
 800f4f2:	f107 011c 	add.w	r1, r7, #28
 800f4f6:	f107 031c 	add.w	r3, r7, #28
 800f4fa:	4618      	mov	r0, r3
 800f4fc:	f000 fe64 	bl	80101c8 <lorawan_aes_encrypt>

    if( K[0] & 0x80 )
 800f500:	7f3b      	ldrb	r3, [r7, #28]
 800f502:	b25b      	sxtb	r3, r3
 800f504:	2b00      	cmp	r3, #0
 800f506:	da31      	bge.n	800f56c <AES_CMAC_Final+0x94>
    {
        LSHIFT( K, K );
 800f508:	2300      	movs	r3, #0
 800f50a:	647b      	str	r3, [r7, #68]	; 0x44
 800f50c:	e01c      	b.n	800f548 <AES_CMAC_Final+0x70>
 800f50e:	f107 021c 	add.w	r2, r7, #28
 800f512:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f514:	4413      	add	r3, r2
 800f516:	781b      	ldrb	r3, [r3, #0]
 800f518:	005b      	lsls	r3, r3, #1
 800f51a:	b25a      	sxtb	r2, r3
 800f51c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f51e:	3301      	adds	r3, #1
 800f520:	f107 0148 	add.w	r1, r7, #72	; 0x48
 800f524:	440b      	add	r3, r1
 800f526:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 800f52a:	09db      	lsrs	r3, r3, #7
 800f52c:	b2db      	uxtb	r3, r3
 800f52e:	b25b      	sxtb	r3, r3
 800f530:	4313      	orrs	r3, r2
 800f532:	b25b      	sxtb	r3, r3
 800f534:	b2d9      	uxtb	r1, r3
 800f536:	f107 021c 	add.w	r2, r7, #28
 800f53a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f53c:	4413      	add	r3, r2
 800f53e:	460a      	mov	r2, r1
 800f540:	701a      	strb	r2, [r3, #0]
 800f542:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f544:	3301      	adds	r3, #1
 800f546:	647b      	str	r3, [r7, #68]	; 0x44
 800f548:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f54a:	2b0e      	cmp	r3, #14
 800f54c:	dddf      	ble.n	800f50e <AES_CMAC_Final+0x36>
 800f54e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800f552:	005b      	lsls	r3, r3, #1
 800f554:	b2db      	uxtb	r3, r3
 800f556:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        K[15] ^= 0x87;
 800f55a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800f55e:	f083 0378 	eor.w	r3, r3, #120	; 0x78
 800f562:	43db      	mvns	r3, r3
 800f564:	b2db      	uxtb	r3, r3
 800f566:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800f56a:	e028      	b.n	800f5be <AES_CMAC_Final+0xe6>
    }
    else
        LSHIFT( K, K );
 800f56c:	2300      	movs	r3, #0
 800f56e:	643b      	str	r3, [r7, #64]	; 0x40
 800f570:	e01c      	b.n	800f5ac <AES_CMAC_Final+0xd4>
 800f572:	f107 021c 	add.w	r2, r7, #28
 800f576:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f578:	4413      	add	r3, r2
 800f57a:	781b      	ldrb	r3, [r3, #0]
 800f57c:	005b      	lsls	r3, r3, #1
 800f57e:	b25a      	sxtb	r2, r3
 800f580:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f582:	3301      	adds	r3, #1
 800f584:	f107 0148 	add.w	r1, r7, #72	; 0x48
 800f588:	440b      	add	r3, r1
 800f58a:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 800f58e:	09db      	lsrs	r3, r3, #7
 800f590:	b2db      	uxtb	r3, r3
 800f592:	b25b      	sxtb	r3, r3
 800f594:	4313      	orrs	r3, r2
 800f596:	b25b      	sxtb	r3, r3
 800f598:	b2d9      	uxtb	r1, r3
 800f59a:	f107 021c 	add.w	r2, r7, #28
 800f59e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f5a0:	4413      	add	r3, r2
 800f5a2:	460a      	mov	r2, r1
 800f5a4:	701a      	strb	r2, [r3, #0]
 800f5a6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f5a8:	3301      	adds	r3, #1
 800f5aa:	643b      	str	r3, [r7, #64]	; 0x40
 800f5ac:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f5ae:	2b0e      	cmp	r3, #14
 800f5b0:	dddf      	ble.n	800f572 <AES_CMAC_Final+0x9a>
 800f5b2:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800f5b6:	005b      	lsls	r3, r3, #1
 800f5b8:	b2db      	uxtb	r3, r3
 800f5ba:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

    if( ctx->M_n == 16 )
 800f5be:	683b      	ldr	r3, [r7, #0]
 800f5c0:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 800f5c4:	2b10      	cmp	r3, #16
 800f5c6:	d11d      	bne.n	800f604 <AES_CMAC_Final+0x12c>
    {
        /* last block was a complete block */
        XOR( K, ctx->M_last );
 800f5c8:	2300      	movs	r3, #0
 800f5ca:	63fb      	str	r3, [r7, #60]	; 0x3c
 800f5cc:	e016      	b.n	800f5fc <AES_CMAC_Final+0x124>
 800f5ce:	683a      	ldr	r2, [r7, #0]
 800f5d0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f5d2:	4413      	add	r3, r2
 800f5d4:	f203 1301 	addw	r3, r3, #257	; 0x101
 800f5d8:	781a      	ldrb	r2, [r3, #0]
 800f5da:	f107 011c 	add.w	r1, r7, #28
 800f5de:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f5e0:	440b      	add	r3, r1
 800f5e2:	781b      	ldrb	r3, [r3, #0]
 800f5e4:	4053      	eors	r3, r2
 800f5e6:	b2d9      	uxtb	r1, r3
 800f5e8:	683a      	ldr	r2, [r7, #0]
 800f5ea:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f5ec:	4413      	add	r3, r2
 800f5ee:	f203 1301 	addw	r3, r3, #257	; 0x101
 800f5f2:	460a      	mov	r2, r1
 800f5f4:	701a      	strb	r2, [r3, #0]
 800f5f6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f5f8:	3301      	adds	r3, #1
 800f5fa:	63fb      	str	r3, [r7, #60]	; 0x3c
 800f5fc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f5fe:	2b0f      	cmp	r3, #15
 800f600:	dde5      	ble.n	800f5ce <AES_CMAC_Final+0xf6>
 800f602:	e098      	b.n	800f736 <AES_CMAC_Final+0x25e>
    }
    else
    {
        /* generate subkey K2 */
        if( K[0] & 0x80 )
 800f604:	7f3b      	ldrb	r3, [r7, #28]
 800f606:	b25b      	sxtb	r3, r3
 800f608:	2b00      	cmp	r3, #0
 800f60a:	da31      	bge.n	800f670 <AES_CMAC_Final+0x198>
        {
            LSHIFT( K, K );
 800f60c:	2300      	movs	r3, #0
 800f60e:	63bb      	str	r3, [r7, #56]	; 0x38
 800f610:	e01c      	b.n	800f64c <AES_CMAC_Final+0x174>
 800f612:	f107 021c 	add.w	r2, r7, #28
 800f616:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f618:	4413      	add	r3, r2
 800f61a:	781b      	ldrb	r3, [r3, #0]
 800f61c:	005b      	lsls	r3, r3, #1
 800f61e:	b25a      	sxtb	r2, r3
 800f620:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f622:	3301      	adds	r3, #1
 800f624:	f107 0148 	add.w	r1, r7, #72	; 0x48
 800f628:	440b      	add	r3, r1
 800f62a:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 800f62e:	09db      	lsrs	r3, r3, #7
 800f630:	b2db      	uxtb	r3, r3
 800f632:	b25b      	sxtb	r3, r3
 800f634:	4313      	orrs	r3, r2
 800f636:	b25b      	sxtb	r3, r3
 800f638:	b2d9      	uxtb	r1, r3
 800f63a:	f107 021c 	add.w	r2, r7, #28
 800f63e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f640:	4413      	add	r3, r2
 800f642:	460a      	mov	r2, r1
 800f644:	701a      	strb	r2, [r3, #0]
 800f646:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f648:	3301      	adds	r3, #1
 800f64a:	63bb      	str	r3, [r7, #56]	; 0x38
 800f64c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f64e:	2b0e      	cmp	r3, #14
 800f650:	dddf      	ble.n	800f612 <AES_CMAC_Final+0x13a>
 800f652:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800f656:	005b      	lsls	r3, r3, #1
 800f658:	b2db      	uxtb	r3, r3
 800f65a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
            K[15] ^= 0x87;
 800f65e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800f662:	f083 0378 	eor.w	r3, r3, #120	; 0x78
 800f666:	43db      	mvns	r3, r3
 800f668:	b2db      	uxtb	r3, r3
 800f66a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800f66e:	e028      	b.n	800f6c2 <AES_CMAC_Final+0x1ea>
        }
        else
            LSHIFT( K, K );
 800f670:	2300      	movs	r3, #0
 800f672:	637b      	str	r3, [r7, #52]	; 0x34
 800f674:	e01c      	b.n	800f6b0 <AES_CMAC_Final+0x1d8>
 800f676:	f107 021c 	add.w	r2, r7, #28
 800f67a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f67c:	4413      	add	r3, r2
 800f67e:	781b      	ldrb	r3, [r3, #0]
 800f680:	005b      	lsls	r3, r3, #1
 800f682:	b25a      	sxtb	r2, r3
 800f684:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f686:	3301      	adds	r3, #1
 800f688:	f107 0148 	add.w	r1, r7, #72	; 0x48
 800f68c:	440b      	add	r3, r1
 800f68e:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 800f692:	09db      	lsrs	r3, r3, #7
 800f694:	b2db      	uxtb	r3, r3
 800f696:	b25b      	sxtb	r3, r3
 800f698:	4313      	orrs	r3, r2
 800f69a:	b25b      	sxtb	r3, r3
 800f69c:	b2d9      	uxtb	r1, r3
 800f69e:	f107 021c 	add.w	r2, r7, #28
 800f6a2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f6a4:	4413      	add	r3, r2
 800f6a6:	460a      	mov	r2, r1
 800f6a8:	701a      	strb	r2, [r3, #0]
 800f6aa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f6ac:	3301      	adds	r3, #1
 800f6ae:	637b      	str	r3, [r7, #52]	; 0x34
 800f6b0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f6b2:	2b0e      	cmp	r3, #14
 800f6b4:	dddf      	ble.n	800f676 <AES_CMAC_Final+0x19e>
 800f6b6:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800f6ba:	005b      	lsls	r3, r3, #1
 800f6bc:	b2db      	uxtb	r3, r3
 800f6be:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

        /* padding(M_last) */
        ctx->M_last[ctx->M_n] = 0x80;
 800f6c2:	683b      	ldr	r3, [r7, #0]
 800f6c4:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 800f6c8:	683a      	ldr	r2, [r7, #0]
 800f6ca:	4413      	add	r3, r2
 800f6cc:	2280      	movs	r2, #128	; 0x80
 800f6ce:	f883 2101 	strb.w	r2, [r3, #257]	; 0x101
        while( ++ctx->M_n < 16 )
 800f6d2:	e007      	b.n	800f6e4 <AES_CMAC_Final+0x20c>
            ctx->M_last[ctx->M_n] = 0;
 800f6d4:	683b      	ldr	r3, [r7, #0]
 800f6d6:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 800f6da:	683a      	ldr	r2, [r7, #0]
 800f6dc:	4413      	add	r3, r2
 800f6de:	2200      	movs	r2, #0
 800f6e0:	f883 2101 	strb.w	r2, [r3, #257]	; 0x101
        while( ++ctx->M_n < 16 )
 800f6e4:	683b      	ldr	r3, [r7, #0]
 800f6e6:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 800f6ea:	1c5a      	adds	r2, r3, #1
 800f6ec:	683b      	ldr	r3, [r7, #0]
 800f6ee:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
 800f6f2:	683b      	ldr	r3, [r7, #0]
 800f6f4:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 800f6f8:	2b0f      	cmp	r3, #15
 800f6fa:	d9eb      	bls.n	800f6d4 <AES_CMAC_Final+0x1fc>

        XOR( K, ctx->M_last );
 800f6fc:	2300      	movs	r3, #0
 800f6fe:	633b      	str	r3, [r7, #48]	; 0x30
 800f700:	e016      	b.n	800f730 <AES_CMAC_Final+0x258>
 800f702:	683a      	ldr	r2, [r7, #0]
 800f704:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f706:	4413      	add	r3, r2
 800f708:	f203 1301 	addw	r3, r3, #257	; 0x101
 800f70c:	781a      	ldrb	r2, [r3, #0]
 800f70e:	f107 011c 	add.w	r1, r7, #28
 800f712:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f714:	440b      	add	r3, r1
 800f716:	781b      	ldrb	r3, [r3, #0]
 800f718:	4053      	eors	r3, r2
 800f71a:	b2d9      	uxtb	r1, r3
 800f71c:	683a      	ldr	r2, [r7, #0]
 800f71e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f720:	4413      	add	r3, r2
 800f722:	f203 1301 	addw	r3, r3, #257	; 0x101
 800f726:	460a      	mov	r2, r1
 800f728:	701a      	strb	r2, [r3, #0]
 800f72a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f72c:	3301      	adds	r3, #1
 800f72e:	633b      	str	r3, [r7, #48]	; 0x30
 800f730:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f732:	2b0f      	cmp	r3, #15
 800f734:	dde5      	ble.n	800f702 <AES_CMAC_Final+0x22a>
    }
    XOR( ctx->M_last, ctx->X );
 800f736:	2300      	movs	r3, #0
 800f738:	62fb      	str	r3, [r7, #44]	; 0x2c
 800f73a:	e015      	b.n	800f768 <AES_CMAC_Final+0x290>
 800f73c:	683a      	ldr	r2, [r7, #0]
 800f73e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f740:	4413      	add	r3, r2
 800f742:	33f1      	adds	r3, #241	; 0xf1
 800f744:	781a      	ldrb	r2, [r3, #0]
 800f746:	6839      	ldr	r1, [r7, #0]
 800f748:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f74a:	440b      	add	r3, r1
 800f74c:	f203 1301 	addw	r3, r3, #257	; 0x101
 800f750:	781b      	ldrb	r3, [r3, #0]
 800f752:	4053      	eors	r3, r2
 800f754:	b2d9      	uxtb	r1, r3
 800f756:	683a      	ldr	r2, [r7, #0]
 800f758:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f75a:	4413      	add	r3, r2
 800f75c:	33f1      	adds	r3, #241	; 0xf1
 800f75e:	460a      	mov	r2, r1
 800f760:	701a      	strb	r2, [r3, #0]
 800f762:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f764:	3301      	adds	r3, #1
 800f766:	62fb      	str	r3, [r7, #44]	; 0x2c
 800f768:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f76a:	2b0f      	cmp	r3, #15
 800f76c:	dde6      	ble.n	800f73c <AES_CMAC_Final+0x264>

    memcpy1( in, &ctx->X[0], 16 );  // Otherwise it does not look good
 800f76e:	683b      	ldr	r3, [r7, #0]
 800f770:	f103 01f1 	add.w	r1, r3, #241	; 0xf1
 800f774:	f107 030c 	add.w	r3, r7, #12
 800f778:	2210      	movs	r2, #16
 800f77a:	4618      	mov	r0, r3
 800f77c:	f00c ff37 	bl	801c5ee <memcpy1>
    lorawan_aes_encrypt( in, digest, &ctx->rijndael );
 800f780:	683a      	ldr	r2, [r7, #0]
 800f782:	f107 030c 	add.w	r3, r7, #12
 800f786:	6879      	ldr	r1, [r7, #4]
 800f788:	4618      	mov	r0, r3
 800f78a:	f000 fd1d 	bl	80101c8 <lorawan_aes_encrypt>
    memset1( K, 0, sizeof K );
 800f78e:	f107 031c 	add.w	r3, r7, #28
 800f792:	2210      	movs	r2, #16
 800f794:	2100      	movs	r1, #0
 800f796:	4618      	mov	r0, r3
 800f798:	f00c ff64 	bl	801c664 <memset1>
}
 800f79c:	bf00      	nop
 800f79e:	3748      	adds	r7, #72	; 0x48
 800f7a0:	46bd      	mov	sp, r7
 800f7a2:	bd80      	pop	{r7, pc}

0800f7a4 <copy_block>:
#  define block_copy_nn(d, s, l)    copy_block_nn(d, s, l)
#  define block_copy(d, s)          copy_block(d, s)
#endif

static void copy_block( void *d, const void *s )
{
 800f7a4:	b480      	push	{r7}
 800f7a6:	b083      	sub	sp, #12
 800f7a8:	af00      	add	r7, sp, #0
 800f7aa:	6078      	str	r0, [r7, #4]
 800f7ac:	6039      	str	r1, [r7, #0]
    ((uint32_t*)d)[ 0] = ((uint32_t*)s)[ 0];
    ((uint32_t*)d)[ 1] = ((uint32_t*)s)[ 1];
    ((uint32_t*)d)[ 2] = ((uint32_t*)s)[ 2];
    ((uint32_t*)d)[ 3] = ((uint32_t*)s)[ 3];
#else
    ((uint8_t*)d)[ 0] = ((uint8_t*)s)[ 0];
 800f7ae:	683b      	ldr	r3, [r7, #0]
 800f7b0:	781a      	ldrb	r2, [r3, #0]
 800f7b2:	687b      	ldr	r3, [r7, #4]
 800f7b4:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 1] = ((uint8_t*)s)[ 1];
 800f7b6:	687b      	ldr	r3, [r7, #4]
 800f7b8:	3301      	adds	r3, #1
 800f7ba:	683a      	ldr	r2, [r7, #0]
 800f7bc:	7852      	ldrb	r2, [r2, #1]
 800f7be:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 2] = ((uint8_t*)s)[ 2];
 800f7c0:	687b      	ldr	r3, [r7, #4]
 800f7c2:	3302      	adds	r3, #2
 800f7c4:	683a      	ldr	r2, [r7, #0]
 800f7c6:	7892      	ldrb	r2, [r2, #2]
 800f7c8:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 3] = ((uint8_t*)s)[ 3];
 800f7ca:	687b      	ldr	r3, [r7, #4]
 800f7cc:	3303      	adds	r3, #3
 800f7ce:	683a      	ldr	r2, [r7, #0]
 800f7d0:	78d2      	ldrb	r2, [r2, #3]
 800f7d2:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 4] = ((uint8_t*)s)[ 4];
 800f7d4:	687b      	ldr	r3, [r7, #4]
 800f7d6:	3304      	adds	r3, #4
 800f7d8:	683a      	ldr	r2, [r7, #0]
 800f7da:	7912      	ldrb	r2, [r2, #4]
 800f7dc:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 5] = ((uint8_t*)s)[ 5];
 800f7de:	687b      	ldr	r3, [r7, #4]
 800f7e0:	3305      	adds	r3, #5
 800f7e2:	683a      	ldr	r2, [r7, #0]
 800f7e4:	7952      	ldrb	r2, [r2, #5]
 800f7e6:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 6] = ((uint8_t*)s)[ 6];
 800f7e8:	687b      	ldr	r3, [r7, #4]
 800f7ea:	3306      	adds	r3, #6
 800f7ec:	683a      	ldr	r2, [r7, #0]
 800f7ee:	7992      	ldrb	r2, [r2, #6]
 800f7f0:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 7] = ((uint8_t*)s)[ 7];
 800f7f2:	687b      	ldr	r3, [r7, #4]
 800f7f4:	3307      	adds	r3, #7
 800f7f6:	683a      	ldr	r2, [r7, #0]
 800f7f8:	79d2      	ldrb	r2, [r2, #7]
 800f7fa:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 8] = ((uint8_t*)s)[ 8];
 800f7fc:	687b      	ldr	r3, [r7, #4]
 800f7fe:	3308      	adds	r3, #8
 800f800:	683a      	ldr	r2, [r7, #0]
 800f802:	7a12      	ldrb	r2, [r2, #8]
 800f804:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 9] = ((uint8_t*)s)[ 9];
 800f806:	687b      	ldr	r3, [r7, #4]
 800f808:	3309      	adds	r3, #9
 800f80a:	683a      	ldr	r2, [r7, #0]
 800f80c:	7a52      	ldrb	r2, [r2, #9]
 800f80e:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[10] = ((uint8_t*)s)[10];
 800f810:	687b      	ldr	r3, [r7, #4]
 800f812:	330a      	adds	r3, #10
 800f814:	683a      	ldr	r2, [r7, #0]
 800f816:	7a92      	ldrb	r2, [r2, #10]
 800f818:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[11] = ((uint8_t*)s)[11];
 800f81a:	687b      	ldr	r3, [r7, #4]
 800f81c:	330b      	adds	r3, #11
 800f81e:	683a      	ldr	r2, [r7, #0]
 800f820:	7ad2      	ldrb	r2, [r2, #11]
 800f822:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[12] = ((uint8_t*)s)[12];
 800f824:	687b      	ldr	r3, [r7, #4]
 800f826:	330c      	adds	r3, #12
 800f828:	683a      	ldr	r2, [r7, #0]
 800f82a:	7b12      	ldrb	r2, [r2, #12]
 800f82c:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[13] = ((uint8_t*)s)[13];
 800f82e:	687b      	ldr	r3, [r7, #4]
 800f830:	330d      	adds	r3, #13
 800f832:	683a      	ldr	r2, [r7, #0]
 800f834:	7b52      	ldrb	r2, [r2, #13]
 800f836:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[14] = ((uint8_t*)s)[14];
 800f838:	687b      	ldr	r3, [r7, #4]
 800f83a:	330e      	adds	r3, #14
 800f83c:	683a      	ldr	r2, [r7, #0]
 800f83e:	7b92      	ldrb	r2, [r2, #14]
 800f840:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[15] = ((uint8_t*)s)[15];
 800f842:	687b      	ldr	r3, [r7, #4]
 800f844:	330f      	adds	r3, #15
 800f846:	683a      	ldr	r2, [r7, #0]
 800f848:	7bd2      	ldrb	r2, [r2, #15]
 800f84a:	701a      	strb	r2, [r3, #0]
#endif
}
 800f84c:	bf00      	nop
 800f84e:	370c      	adds	r7, #12
 800f850:	46bd      	mov	sp, r7
 800f852:	bc80      	pop	{r7}
 800f854:	4770      	bx	lr

0800f856 <copy_block_nn>:

static void copy_block_nn( uint8_t * d, const uint8_t *s, uint8_t nn )
{
 800f856:	b480      	push	{r7}
 800f858:	b085      	sub	sp, #20
 800f85a:	af00      	add	r7, sp, #0
 800f85c:	60f8      	str	r0, [r7, #12]
 800f85e:	60b9      	str	r1, [r7, #8]
 800f860:	4613      	mov	r3, r2
 800f862:	71fb      	strb	r3, [r7, #7]
    while( nn-- )
 800f864:	e007      	b.n	800f876 <copy_block_nn+0x20>
        //*((uint8_t*)d)++ = *((uint8_t*)s)++;
        *d++ = *s++;
 800f866:	68ba      	ldr	r2, [r7, #8]
 800f868:	1c53      	adds	r3, r2, #1
 800f86a:	60bb      	str	r3, [r7, #8]
 800f86c:	68fb      	ldr	r3, [r7, #12]
 800f86e:	1c59      	adds	r1, r3, #1
 800f870:	60f9      	str	r1, [r7, #12]
 800f872:	7812      	ldrb	r2, [r2, #0]
 800f874:	701a      	strb	r2, [r3, #0]
    while( nn-- )
 800f876:	79fb      	ldrb	r3, [r7, #7]
 800f878:	1e5a      	subs	r2, r3, #1
 800f87a:	71fa      	strb	r2, [r7, #7]
 800f87c:	2b00      	cmp	r3, #0
 800f87e:	d1f2      	bne.n	800f866 <copy_block_nn+0x10>
}
 800f880:	bf00      	nop
 800f882:	bf00      	nop
 800f884:	3714      	adds	r7, #20
 800f886:	46bd      	mov	sp, r7
 800f888:	bc80      	pop	{r7}
 800f88a:	4770      	bx	lr

0800f88c <xor_block>:

static void xor_block( void *d, const void *s )
{
 800f88c:	b480      	push	{r7}
 800f88e:	b083      	sub	sp, #12
 800f890:	af00      	add	r7, sp, #0
 800f892:	6078      	str	r0, [r7, #4]
 800f894:	6039      	str	r1, [r7, #0]
    ((uint32_t*)d)[ 0] ^= ((uint32_t*)s)[ 0];
    ((uint32_t*)d)[ 1] ^= ((uint32_t*)s)[ 1];
    ((uint32_t*)d)[ 2] ^= ((uint32_t*)s)[ 2];
    ((uint32_t*)d)[ 3] ^= ((uint32_t*)s)[ 3];
#else
    ((uint8_t*)d)[ 0] ^= ((uint8_t*)s)[ 0];
 800f896:	687b      	ldr	r3, [r7, #4]
 800f898:	781a      	ldrb	r2, [r3, #0]
 800f89a:	683b      	ldr	r3, [r7, #0]
 800f89c:	781b      	ldrb	r3, [r3, #0]
 800f89e:	4053      	eors	r3, r2
 800f8a0:	b2da      	uxtb	r2, r3
 800f8a2:	687b      	ldr	r3, [r7, #4]
 800f8a4:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 1] ^= ((uint8_t*)s)[ 1];
 800f8a6:	687b      	ldr	r3, [r7, #4]
 800f8a8:	3301      	adds	r3, #1
 800f8aa:	7819      	ldrb	r1, [r3, #0]
 800f8ac:	683b      	ldr	r3, [r7, #0]
 800f8ae:	3301      	adds	r3, #1
 800f8b0:	781a      	ldrb	r2, [r3, #0]
 800f8b2:	687b      	ldr	r3, [r7, #4]
 800f8b4:	3301      	adds	r3, #1
 800f8b6:	404a      	eors	r2, r1
 800f8b8:	b2d2      	uxtb	r2, r2
 800f8ba:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 2] ^= ((uint8_t*)s)[ 2];
 800f8bc:	687b      	ldr	r3, [r7, #4]
 800f8be:	3302      	adds	r3, #2
 800f8c0:	7819      	ldrb	r1, [r3, #0]
 800f8c2:	683b      	ldr	r3, [r7, #0]
 800f8c4:	3302      	adds	r3, #2
 800f8c6:	781a      	ldrb	r2, [r3, #0]
 800f8c8:	687b      	ldr	r3, [r7, #4]
 800f8ca:	3302      	adds	r3, #2
 800f8cc:	404a      	eors	r2, r1
 800f8ce:	b2d2      	uxtb	r2, r2
 800f8d0:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 3] ^= ((uint8_t*)s)[ 3];
 800f8d2:	687b      	ldr	r3, [r7, #4]
 800f8d4:	3303      	adds	r3, #3
 800f8d6:	7819      	ldrb	r1, [r3, #0]
 800f8d8:	683b      	ldr	r3, [r7, #0]
 800f8da:	3303      	adds	r3, #3
 800f8dc:	781a      	ldrb	r2, [r3, #0]
 800f8de:	687b      	ldr	r3, [r7, #4]
 800f8e0:	3303      	adds	r3, #3
 800f8e2:	404a      	eors	r2, r1
 800f8e4:	b2d2      	uxtb	r2, r2
 800f8e6:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 4] ^= ((uint8_t*)s)[ 4];
 800f8e8:	687b      	ldr	r3, [r7, #4]
 800f8ea:	3304      	adds	r3, #4
 800f8ec:	7819      	ldrb	r1, [r3, #0]
 800f8ee:	683b      	ldr	r3, [r7, #0]
 800f8f0:	3304      	adds	r3, #4
 800f8f2:	781a      	ldrb	r2, [r3, #0]
 800f8f4:	687b      	ldr	r3, [r7, #4]
 800f8f6:	3304      	adds	r3, #4
 800f8f8:	404a      	eors	r2, r1
 800f8fa:	b2d2      	uxtb	r2, r2
 800f8fc:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 5] ^= ((uint8_t*)s)[ 5];
 800f8fe:	687b      	ldr	r3, [r7, #4]
 800f900:	3305      	adds	r3, #5
 800f902:	7819      	ldrb	r1, [r3, #0]
 800f904:	683b      	ldr	r3, [r7, #0]
 800f906:	3305      	adds	r3, #5
 800f908:	781a      	ldrb	r2, [r3, #0]
 800f90a:	687b      	ldr	r3, [r7, #4]
 800f90c:	3305      	adds	r3, #5
 800f90e:	404a      	eors	r2, r1
 800f910:	b2d2      	uxtb	r2, r2
 800f912:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 6] ^= ((uint8_t*)s)[ 6];
 800f914:	687b      	ldr	r3, [r7, #4]
 800f916:	3306      	adds	r3, #6
 800f918:	7819      	ldrb	r1, [r3, #0]
 800f91a:	683b      	ldr	r3, [r7, #0]
 800f91c:	3306      	adds	r3, #6
 800f91e:	781a      	ldrb	r2, [r3, #0]
 800f920:	687b      	ldr	r3, [r7, #4]
 800f922:	3306      	adds	r3, #6
 800f924:	404a      	eors	r2, r1
 800f926:	b2d2      	uxtb	r2, r2
 800f928:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 7] ^= ((uint8_t*)s)[ 7];
 800f92a:	687b      	ldr	r3, [r7, #4]
 800f92c:	3307      	adds	r3, #7
 800f92e:	7819      	ldrb	r1, [r3, #0]
 800f930:	683b      	ldr	r3, [r7, #0]
 800f932:	3307      	adds	r3, #7
 800f934:	781a      	ldrb	r2, [r3, #0]
 800f936:	687b      	ldr	r3, [r7, #4]
 800f938:	3307      	adds	r3, #7
 800f93a:	404a      	eors	r2, r1
 800f93c:	b2d2      	uxtb	r2, r2
 800f93e:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 8] ^= ((uint8_t*)s)[ 8];
 800f940:	687b      	ldr	r3, [r7, #4]
 800f942:	3308      	adds	r3, #8
 800f944:	7819      	ldrb	r1, [r3, #0]
 800f946:	683b      	ldr	r3, [r7, #0]
 800f948:	3308      	adds	r3, #8
 800f94a:	781a      	ldrb	r2, [r3, #0]
 800f94c:	687b      	ldr	r3, [r7, #4]
 800f94e:	3308      	adds	r3, #8
 800f950:	404a      	eors	r2, r1
 800f952:	b2d2      	uxtb	r2, r2
 800f954:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 9] ^= ((uint8_t*)s)[ 9];
 800f956:	687b      	ldr	r3, [r7, #4]
 800f958:	3309      	adds	r3, #9
 800f95a:	7819      	ldrb	r1, [r3, #0]
 800f95c:	683b      	ldr	r3, [r7, #0]
 800f95e:	3309      	adds	r3, #9
 800f960:	781a      	ldrb	r2, [r3, #0]
 800f962:	687b      	ldr	r3, [r7, #4]
 800f964:	3309      	adds	r3, #9
 800f966:	404a      	eors	r2, r1
 800f968:	b2d2      	uxtb	r2, r2
 800f96a:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[10] ^= ((uint8_t*)s)[10];
 800f96c:	687b      	ldr	r3, [r7, #4]
 800f96e:	330a      	adds	r3, #10
 800f970:	7819      	ldrb	r1, [r3, #0]
 800f972:	683b      	ldr	r3, [r7, #0]
 800f974:	330a      	adds	r3, #10
 800f976:	781a      	ldrb	r2, [r3, #0]
 800f978:	687b      	ldr	r3, [r7, #4]
 800f97a:	330a      	adds	r3, #10
 800f97c:	404a      	eors	r2, r1
 800f97e:	b2d2      	uxtb	r2, r2
 800f980:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[11] ^= ((uint8_t*)s)[11];
 800f982:	687b      	ldr	r3, [r7, #4]
 800f984:	330b      	adds	r3, #11
 800f986:	7819      	ldrb	r1, [r3, #0]
 800f988:	683b      	ldr	r3, [r7, #0]
 800f98a:	330b      	adds	r3, #11
 800f98c:	781a      	ldrb	r2, [r3, #0]
 800f98e:	687b      	ldr	r3, [r7, #4]
 800f990:	330b      	adds	r3, #11
 800f992:	404a      	eors	r2, r1
 800f994:	b2d2      	uxtb	r2, r2
 800f996:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[12] ^= ((uint8_t*)s)[12];
 800f998:	687b      	ldr	r3, [r7, #4]
 800f99a:	330c      	adds	r3, #12
 800f99c:	7819      	ldrb	r1, [r3, #0]
 800f99e:	683b      	ldr	r3, [r7, #0]
 800f9a0:	330c      	adds	r3, #12
 800f9a2:	781a      	ldrb	r2, [r3, #0]
 800f9a4:	687b      	ldr	r3, [r7, #4]
 800f9a6:	330c      	adds	r3, #12
 800f9a8:	404a      	eors	r2, r1
 800f9aa:	b2d2      	uxtb	r2, r2
 800f9ac:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[13] ^= ((uint8_t*)s)[13];
 800f9ae:	687b      	ldr	r3, [r7, #4]
 800f9b0:	330d      	adds	r3, #13
 800f9b2:	7819      	ldrb	r1, [r3, #0]
 800f9b4:	683b      	ldr	r3, [r7, #0]
 800f9b6:	330d      	adds	r3, #13
 800f9b8:	781a      	ldrb	r2, [r3, #0]
 800f9ba:	687b      	ldr	r3, [r7, #4]
 800f9bc:	330d      	adds	r3, #13
 800f9be:	404a      	eors	r2, r1
 800f9c0:	b2d2      	uxtb	r2, r2
 800f9c2:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[14] ^= ((uint8_t*)s)[14];
 800f9c4:	687b      	ldr	r3, [r7, #4]
 800f9c6:	330e      	adds	r3, #14
 800f9c8:	7819      	ldrb	r1, [r3, #0]
 800f9ca:	683b      	ldr	r3, [r7, #0]
 800f9cc:	330e      	adds	r3, #14
 800f9ce:	781a      	ldrb	r2, [r3, #0]
 800f9d0:	687b      	ldr	r3, [r7, #4]
 800f9d2:	330e      	adds	r3, #14
 800f9d4:	404a      	eors	r2, r1
 800f9d6:	b2d2      	uxtb	r2, r2
 800f9d8:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[15] ^= ((uint8_t*)s)[15];
 800f9da:	687b      	ldr	r3, [r7, #4]
 800f9dc:	330f      	adds	r3, #15
 800f9de:	7819      	ldrb	r1, [r3, #0]
 800f9e0:	683b      	ldr	r3, [r7, #0]
 800f9e2:	330f      	adds	r3, #15
 800f9e4:	781a      	ldrb	r2, [r3, #0]
 800f9e6:	687b      	ldr	r3, [r7, #4]
 800f9e8:	330f      	adds	r3, #15
 800f9ea:	404a      	eors	r2, r1
 800f9ec:	b2d2      	uxtb	r2, r2
 800f9ee:	701a      	strb	r2, [r3, #0]
#endif
}
 800f9f0:	bf00      	nop
 800f9f2:	370c      	adds	r7, #12
 800f9f4:	46bd      	mov	sp, r7
 800f9f6:	bc80      	pop	{r7}
 800f9f8:	4770      	bx	lr

0800f9fa <copy_and_key>:

static void copy_and_key( void *d, const void *s, const void *k )
{
 800f9fa:	b480      	push	{r7}
 800f9fc:	b085      	sub	sp, #20
 800f9fe:	af00      	add	r7, sp, #0
 800fa00:	60f8      	str	r0, [r7, #12]
 800fa02:	60b9      	str	r1, [r7, #8]
 800fa04:	607a      	str	r2, [r7, #4]
    ((uint32_t*)d)[ 0] = ((uint32_t*)s)[ 0] ^ ((uint32_t*)k)[ 0];
    ((uint32_t*)d)[ 1] = ((uint32_t*)s)[ 1] ^ ((uint32_t*)k)[ 1];
    ((uint32_t*)d)[ 2] = ((uint32_t*)s)[ 2] ^ ((uint32_t*)k)[ 2];
    ((uint32_t*)d)[ 3] = ((uint32_t*)s)[ 3] ^ ((uint32_t*)k)[ 3];
#elif 1
    ((uint8_t*)d)[ 0] = ((uint8_t*)s)[ 0] ^ ((uint8_t*)k)[ 0];
 800fa06:	68bb      	ldr	r3, [r7, #8]
 800fa08:	781a      	ldrb	r2, [r3, #0]
 800fa0a:	687b      	ldr	r3, [r7, #4]
 800fa0c:	781b      	ldrb	r3, [r3, #0]
 800fa0e:	4053      	eors	r3, r2
 800fa10:	b2da      	uxtb	r2, r3
 800fa12:	68fb      	ldr	r3, [r7, #12]
 800fa14:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 1] = ((uint8_t*)s)[ 1] ^ ((uint8_t*)k)[ 1];
 800fa16:	68bb      	ldr	r3, [r7, #8]
 800fa18:	3301      	adds	r3, #1
 800fa1a:	7819      	ldrb	r1, [r3, #0]
 800fa1c:	687b      	ldr	r3, [r7, #4]
 800fa1e:	3301      	adds	r3, #1
 800fa20:	781a      	ldrb	r2, [r3, #0]
 800fa22:	68fb      	ldr	r3, [r7, #12]
 800fa24:	3301      	adds	r3, #1
 800fa26:	404a      	eors	r2, r1
 800fa28:	b2d2      	uxtb	r2, r2
 800fa2a:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 2] = ((uint8_t*)s)[ 2] ^ ((uint8_t*)k)[ 2];
 800fa2c:	68bb      	ldr	r3, [r7, #8]
 800fa2e:	3302      	adds	r3, #2
 800fa30:	7819      	ldrb	r1, [r3, #0]
 800fa32:	687b      	ldr	r3, [r7, #4]
 800fa34:	3302      	adds	r3, #2
 800fa36:	781a      	ldrb	r2, [r3, #0]
 800fa38:	68fb      	ldr	r3, [r7, #12]
 800fa3a:	3302      	adds	r3, #2
 800fa3c:	404a      	eors	r2, r1
 800fa3e:	b2d2      	uxtb	r2, r2
 800fa40:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 3] = ((uint8_t*)s)[ 3] ^ ((uint8_t*)k)[ 3];
 800fa42:	68bb      	ldr	r3, [r7, #8]
 800fa44:	3303      	adds	r3, #3
 800fa46:	7819      	ldrb	r1, [r3, #0]
 800fa48:	687b      	ldr	r3, [r7, #4]
 800fa4a:	3303      	adds	r3, #3
 800fa4c:	781a      	ldrb	r2, [r3, #0]
 800fa4e:	68fb      	ldr	r3, [r7, #12]
 800fa50:	3303      	adds	r3, #3
 800fa52:	404a      	eors	r2, r1
 800fa54:	b2d2      	uxtb	r2, r2
 800fa56:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 4] = ((uint8_t*)s)[ 4] ^ ((uint8_t*)k)[ 4];
 800fa58:	68bb      	ldr	r3, [r7, #8]
 800fa5a:	3304      	adds	r3, #4
 800fa5c:	7819      	ldrb	r1, [r3, #0]
 800fa5e:	687b      	ldr	r3, [r7, #4]
 800fa60:	3304      	adds	r3, #4
 800fa62:	781a      	ldrb	r2, [r3, #0]
 800fa64:	68fb      	ldr	r3, [r7, #12]
 800fa66:	3304      	adds	r3, #4
 800fa68:	404a      	eors	r2, r1
 800fa6a:	b2d2      	uxtb	r2, r2
 800fa6c:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 5] = ((uint8_t*)s)[ 5] ^ ((uint8_t*)k)[ 5];
 800fa6e:	68bb      	ldr	r3, [r7, #8]
 800fa70:	3305      	adds	r3, #5
 800fa72:	7819      	ldrb	r1, [r3, #0]
 800fa74:	687b      	ldr	r3, [r7, #4]
 800fa76:	3305      	adds	r3, #5
 800fa78:	781a      	ldrb	r2, [r3, #0]
 800fa7a:	68fb      	ldr	r3, [r7, #12]
 800fa7c:	3305      	adds	r3, #5
 800fa7e:	404a      	eors	r2, r1
 800fa80:	b2d2      	uxtb	r2, r2
 800fa82:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 6] = ((uint8_t*)s)[ 6] ^ ((uint8_t*)k)[ 6];
 800fa84:	68bb      	ldr	r3, [r7, #8]
 800fa86:	3306      	adds	r3, #6
 800fa88:	7819      	ldrb	r1, [r3, #0]
 800fa8a:	687b      	ldr	r3, [r7, #4]
 800fa8c:	3306      	adds	r3, #6
 800fa8e:	781a      	ldrb	r2, [r3, #0]
 800fa90:	68fb      	ldr	r3, [r7, #12]
 800fa92:	3306      	adds	r3, #6
 800fa94:	404a      	eors	r2, r1
 800fa96:	b2d2      	uxtb	r2, r2
 800fa98:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 7] = ((uint8_t*)s)[ 7] ^ ((uint8_t*)k)[ 7];
 800fa9a:	68bb      	ldr	r3, [r7, #8]
 800fa9c:	3307      	adds	r3, #7
 800fa9e:	7819      	ldrb	r1, [r3, #0]
 800faa0:	687b      	ldr	r3, [r7, #4]
 800faa2:	3307      	adds	r3, #7
 800faa4:	781a      	ldrb	r2, [r3, #0]
 800faa6:	68fb      	ldr	r3, [r7, #12]
 800faa8:	3307      	adds	r3, #7
 800faaa:	404a      	eors	r2, r1
 800faac:	b2d2      	uxtb	r2, r2
 800faae:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 8] = ((uint8_t*)s)[ 8] ^ ((uint8_t*)k)[ 8];
 800fab0:	68bb      	ldr	r3, [r7, #8]
 800fab2:	3308      	adds	r3, #8
 800fab4:	7819      	ldrb	r1, [r3, #0]
 800fab6:	687b      	ldr	r3, [r7, #4]
 800fab8:	3308      	adds	r3, #8
 800faba:	781a      	ldrb	r2, [r3, #0]
 800fabc:	68fb      	ldr	r3, [r7, #12]
 800fabe:	3308      	adds	r3, #8
 800fac0:	404a      	eors	r2, r1
 800fac2:	b2d2      	uxtb	r2, r2
 800fac4:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 9] = ((uint8_t*)s)[ 9] ^ ((uint8_t*)k)[ 9];
 800fac6:	68bb      	ldr	r3, [r7, #8]
 800fac8:	3309      	adds	r3, #9
 800faca:	7819      	ldrb	r1, [r3, #0]
 800facc:	687b      	ldr	r3, [r7, #4]
 800face:	3309      	adds	r3, #9
 800fad0:	781a      	ldrb	r2, [r3, #0]
 800fad2:	68fb      	ldr	r3, [r7, #12]
 800fad4:	3309      	adds	r3, #9
 800fad6:	404a      	eors	r2, r1
 800fad8:	b2d2      	uxtb	r2, r2
 800fada:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[10] = ((uint8_t*)s)[10] ^ ((uint8_t*)k)[10];
 800fadc:	68bb      	ldr	r3, [r7, #8]
 800fade:	330a      	adds	r3, #10
 800fae0:	7819      	ldrb	r1, [r3, #0]
 800fae2:	687b      	ldr	r3, [r7, #4]
 800fae4:	330a      	adds	r3, #10
 800fae6:	781a      	ldrb	r2, [r3, #0]
 800fae8:	68fb      	ldr	r3, [r7, #12]
 800faea:	330a      	adds	r3, #10
 800faec:	404a      	eors	r2, r1
 800faee:	b2d2      	uxtb	r2, r2
 800faf0:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[11] = ((uint8_t*)s)[11] ^ ((uint8_t*)k)[11];
 800faf2:	68bb      	ldr	r3, [r7, #8]
 800faf4:	330b      	adds	r3, #11
 800faf6:	7819      	ldrb	r1, [r3, #0]
 800faf8:	687b      	ldr	r3, [r7, #4]
 800fafa:	330b      	adds	r3, #11
 800fafc:	781a      	ldrb	r2, [r3, #0]
 800fafe:	68fb      	ldr	r3, [r7, #12]
 800fb00:	330b      	adds	r3, #11
 800fb02:	404a      	eors	r2, r1
 800fb04:	b2d2      	uxtb	r2, r2
 800fb06:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[12] = ((uint8_t*)s)[12] ^ ((uint8_t*)k)[12];
 800fb08:	68bb      	ldr	r3, [r7, #8]
 800fb0a:	330c      	adds	r3, #12
 800fb0c:	7819      	ldrb	r1, [r3, #0]
 800fb0e:	687b      	ldr	r3, [r7, #4]
 800fb10:	330c      	adds	r3, #12
 800fb12:	781a      	ldrb	r2, [r3, #0]
 800fb14:	68fb      	ldr	r3, [r7, #12]
 800fb16:	330c      	adds	r3, #12
 800fb18:	404a      	eors	r2, r1
 800fb1a:	b2d2      	uxtb	r2, r2
 800fb1c:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[13] = ((uint8_t*)s)[13] ^ ((uint8_t*)k)[13];
 800fb1e:	68bb      	ldr	r3, [r7, #8]
 800fb20:	330d      	adds	r3, #13
 800fb22:	7819      	ldrb	r1, [r3, #0]
 800fb24:	687b      	ldr	r3, [r7, #4]
 800fb26:	330d      	adds	r3, #13
 800fb28:	781a      	ldrb	r2, [r3, #0]
 800fb2a:	68fb      	ldr	r3, [r7, #12]
 800fb2c:	330d      	adds	r3, #13
 800fb2e:	404a      	eors	r2, r1
 800fb30:	b2d2      	uxtb	r2, r2
 800fb32:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[14] = ((uint8_t*)s)[14] ^ ((uint8_t*)k)[14];
 800fb34:	68bb      	ldr	r3, [r7, #8]
 800fb36:	330e      	adds	r3, #14
 800fb38:	7819      	ldrb	r1, [r3, #0]
 800fb3a:	687b      	ldr	r3, [r7, #4]
 800fb3c:	330e      	adds	r3, #14
 800fb3e:	781a      	ldrb	r2, [r3, #0]
 800fb40:	68fb      	ldr	r3, [r7, #12]
 800fb42:	330e      	adds	r3, #14
 800fb44:	404a      	eors	r2, r1
 800fb46:	b2d2      	uxtb	r2, r2
 800fb48:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[15] = ((uint8_t*)s)[15] ^ ((uint8_t*)k)[15];
 800fb4a:	68bb      	ldr	r3, [r7, #8]
 800fb4c:	330f      	adds	r3, #15
 800fb4e:	7819      	ldrb	r1, [r3, #0]
 800fb50:	687b      	ldr	r3, [r7, #4]
 800fb52:	330f      	adds	r3, #15
 800fb54:	781a      	ldrb	r2, [r3, #0]
 800fb56:	68fb      	ldr	r3, [r7, #12]
 800fb58:	330f      	adds	r3, #15
 800fb5a:	404a      	eors	r2, r1
 800fb5c:	b2d2      	uxtb	r2, r2
 800fb5e:	701a      	strb	r2, [r3, #0]
#else
    block_copy(d, s);
    xor_block(d, k);
#endif
}
 800fb60:	bf00      	nop
 800fb62:	3714      	adds	r7, #20
 800fb64:	46bd      	mov	sp, r7
 800fb66:	bc80      	pop	{r7}
 800fb68:	4770      	bx	lr

0800fb6a <add_round_key>:

static void add_round_key( uint8_t d[N_BLOCK], const uint8_t k[N_BLOCK] )
{
 800fb6a:	b580      	push	{r7, lr}
 800fb6c:	b082      	sub	sp, #8
 800fb6e:	af00      	add	r7, sp, #0
 800fb70:	6078      	str	r0, [r7, #4]
 800fb72:	6039      	str	r1, [r7, #0]
    xor_block(d, k);
 800fb74:	6839      	ldr	r1, [r7, #0]
 800fb76:	6878      	ldr	r0, [r7, #4]
 800fb78:	f7ff fe88 	bl	800f88c <xor_block>
}
 800fb7c:	bf00      	nop
 800fb7e:	3708      	adds	r7, #8
 800fb80:	46bd      	mov	sp, r7
 800fb82:	bd80      	pop	{r7, pc}

0800fb84 <shift_sub_rows>:

static void shift_sub_rows( uint8_t st[N_BLOCK] )
{   uint8_t tt;
 800fb84:	b480      	push	{r7}
 800fb86:	b085      	sub	sp, #20
 800fb88:	af00      	add	r7, sp, #0
 800fb8a:	6078      	str	r0, [r7, #4]

    st[ 0] = s_box(st[ 0]); st[ 4] = s_box(st[ 4]);
 800fb8c:	687b      	ldr	r3, [r7, #4]
 800fb8e:	781b      	ldrb	r3, [r3, #0]
 800fb90:	461a      	mov	r2, r3
 800fb92:	4b48      	ldr	r3, [pc, #288]	; (800fcb4 <shift_sub_rows+0x130>)
 800fb94:	5c9a      	ldrb	r2, [r3, r2]
 800fb96:	687b      	ldr	r3, [r7, #4]
 800fb98:	701a      	strb	r2, [r3, #0]
 800fb9a:	687b      	ldr	r3, [r7, #4]
 800fb9c:	3304      	adds	r3, #4
 800fb9e:	781b      	ldrb	r3, [r3, #0]
 800fba0:	4619      	mov	r1, r3
 800fba2:	687b      	ldr	r3, [r7, #4]
 800fba4:	3304      	adds	r3, #4
 800fba6:	4a43      	ldr	r2, [pc, #268]	; (800fcb4 <shift_sub_rows+0x130>)
 800fba8:	5c52      	ldrb	r2, [r2, r1]
 800fbaa:	701a      	strb	r2, [r3, #0]
    st[ 8] = s_box(st[ 8]); st[12] = s_box(st[12]);
 800fbac:	687b      	ldr	r3, [r7, #4]
 800fbae:	3308      	adds	r3, #8
 800fbb0:	781b      	ldrb	r3, [r3, #0]
 800fbb2:	4619      	mov	r1, r3
 800fbb4:	687b      	ldr	r3, [r7, #4]
 800fbb6:	3308      	adds	r3, #8
 800fbb8:	4a3e      	ldr	r2, [pc, #248]	; (800fcb4 <shift_sub_rows+0x130>)
 800fbba:	5c52      	ldrb	r2, [r2, r1]
 800fbbc:	701a      	strb	r2, [r3, #0]
 800fbbe:	687b      	ldr	r3, [r7, #4]
 800fbc0:	330c      	adds	r3, #12
 800fbc2:	781b      	ldrb	r3, [r3, #0]
 800fbc4:	4619      	mov	r1, r3
 800fbc6:	687b      	ldr	r3, [r7, #4]
 800fbc8:	330c      	adds	r3, #12
 800fbca:	4a3a      	ldr	r2, [pc, #232]	; (800fcb4 <shift_sub_rows+0x130>)
 800fbcc:	5c52      	ldrb	r2, [r2, r1]
 800fbce:	701a      	strb	r2, [r3, #0]

    tt = st[1]; st[ 1] = s_box(st[ 5]); st[ 5] = s_box(st[ 9]);
 800fbd0:	687b      	ldr	r3, [r7, #4]
 800fbd2:	785b      	ldrb	r3, [r3, #1]
 800fbd4:	73fb      	strb	r3, [r7, #15]
 800fbd6:	687b      	ldr	r3, [r7, #4]
 800fbd8:	3305      	adds	r3, #5
 800fbda:	781b      	ldrb	r3, [r3, #0]
 800fbdc:	4619      	mov	r1, r3
 800fbde:	687b      	ldr	r3, [r7, #4]
 800fbe0:	3301      	adds	r3, #1
 800fbe2:	4a34      	ldr	r2, [pc, #208]	; (800fcb4 <shift_sub_rows+0x130>)
 800fbe4:	5c52      	ldrb	r2, [r2, r1]
 800fbe6:	701a      	strb	r2, [r3, #0]
 800fbe8:	687b      	ldr	r3, [r7, #4]
 800fbea:	3309      	adds	r3, #9
 800fbec:	781b      	ldrb	r3, [r3, #0]
 800fbee:	4619      	mov	r1, r3
 800fbf0:	687b      	ldr	r3, [r7, #4]
 800fbf2:	3305      	adds	r3, #5
 800fbf4:	4a2f      	ldr	r2, [pc, #188]	; (800fcb4 <shift_sub_rows+0x130>)
 800fbf6:	5c52      	ldrb	r2, [r2, r1]
 800fbf8:	701a      	strb	r2, [r3, #0]
    st[ 9] = s_box(st[13]); st[13] = s_box( tt );
 800fbfa:	687b      	ldr	r3, [r7, #4]
 800fbfc:	330d      	adds	r3, #13
 800fbfe:	781b      	ldrb	r3, [r3, #0]
 800fc00:	4619      	mov	r1, r3
 800fc02:	687b      	ldr	r3, [r7, #4]
 800fc04:	3309      	adds	r3, #9
 800fc06:	4a2b      	ldr	r2, [pc, #172]	; (800fcb4 <shift_sub_rows+0x130>)
 800fc08:	5c52      	ldrb	r2, [r2, r1]
 800fc0a:	701a      	strb	r2, [r3, #0]
 800fc0c:	7bfa      	ldrb	r2, [r7, #15]
 800fc0e:	687b      	ldr	r3, [r7, #4]
 800fc10:	330d      	adds	r3, #13
 800fc12:	4928      	ldr	r1, [pc, #160]	; (800fcb4 <shift_sub_rows+0x130>)
 800fc14:	5c8a      	ldrb	r2, [r1, r2]
 800fc16:	701a      	strb	r2, [r3, #0]

    tt = st[2]; st[ 2] = s_box(st[10]); st[10] = s_box( tt );
 800fc18:	687b      	ldr	r3, [r7, #4]
 800fc1a:	789b      	ldrb	r3, [r3, #2]
 800fc1c:	73fb      	strb	r3, [r7, #15]
 800fc1e:	687b      	ldr	r3, [r7, #4]
 800fc20:	330a      	adds	r3, #10
 800fc22:	781b      	ldrb	r3, [r3, #0]
 800fc24:	4619      	mov	r1, r3
 800fc26:	687b      	ldr	r3, [r7, #4]
 800fc28:	3302      	adds	r3, #2
 800fc2a:	4a22      	ldr	r2, [pc, #136]	; (800fcb4 <shift_sub_rows+0x130>)
 800fc2c:	5c52      	ldrb	r2, [r2, r1]
 800fc2e:	701a      	strb	r2, [r3, #0]
 800fc30:	7bfa      	ldrb	r2, [r7, #15]
 800fc32:	687b      	ldr	r3, [r7, #4]
 800fc34:	330a      	adds	r3, #10
 800fc36:	491f      	ldr	r1, [pc, #124]	; (800fcb4 <shift_sub_rows+0x130>)
 800fc38:	5c8a      	ldrb	r2, [r1, r2]
 800fc3a:	701a      	strb	r2, [r3, #0]
    tt = st[6]; st[ 6] = s_box(st[14]); st[14] = s_box( tt );
 800fc3c:	687b      	ldr	r3, [r7, #4]
 800fc3e:	799b      	ldrb	r3, [r3, #6]
 800fc40:	73fb      	strb	r3, [r7, #15]
 800fc42:	687b      	ldr	r3, [r7, #4]
 800fc44:	330e      	adds	r3, #14
 800fc46:	781b      	ldrb	r3, [r3, #0]
 800fc48:	4619      	mov	r1, r3
 800fc4a:	687b      	ldr	r3, [r7, #4]
 800fc4c:	3306      	adds	r3, #6
 800fc4e:	4a19      	ldr	r2, [pc, #100]	; (800fcb4 <shift_sub_rows+0x130>)
 800fc50:	5c52      	ldrb	r2, [r2, r1]
 800fc52:	701a      	strb	r2, [r3, #0]
 800fc54:	7bfa      	ldrb	r2, [r7, #15]
 800fc56:	687b      	ldr	r3, [r7, #4]
 800fc58:	330e      	adds	r3, #14
 800fc5a:	4916      	ldr	r1, [pc, #88]	; (800fcb4 <shift_sub_rows+0x130>)
 800fc5c:	5c8a      	ldrb	r2, [r1, r2]
 800fc5e:	701a      	strb	r2, [r3, #0]

    tt = st[15]; st[15] = s_box(st[11]); st[11] = s_box(st[ 7]);
 800fc60:	687b      	ldr	r3, [r7, #4]
 800fc62:	7bdb      	ldrb	r3, [r3, #15]
 800fc64:	73fb      	strb	r3, [r7, #15]
 800fc66:	687b      	ldr	r3, [r7, #4]
 800fc68:	330b      	adds	r3, #11
 800fc6a:	781b      	ldrb	r3, [r3, #0]
 800fc6c:	4619      	mov	r1, r3
 800fc6e:	687b      	ldr	r3, [r7, #4]
 800fc70:	330f      	adds	r3, #15
 800fc72:	4a10      	ldr	r2, [pc, #64]	; (800fcb4 <shift_sub_rows+0x130>)
 800fc74:	5c52      	ldrb	r2, [r2, r1]
 800fc76:	701a      	strb	r2, [r3, #0]
 800fc78:	687b      	ldr	r3, [r7, #4]
 800fc7a:	3307      	adds	r3, #7
 800fc7c:	781b      	ldrb	r3, [r3, #0]
 800fc7e:	4619      	mov	r1, r3
 800fc80:	687b      	ldr	r3, [r7, #4]
 800fc82:	330b      	adds	r3, #11
 800fc84:	4a0b      	ldr	r2, [pc, #44]	; (800fcb4 <shift_sub_rows+0x130>)
 800fc86:	5c52      	ldrb	r2, [r2, r1]
 800fc88:	701a      	strb	r2, [r3, #0]
    st[ 7] = s_box(st[ 3]); st[ 3] = s_box( tt );
 800fc8a:	687b      	ldr	r3, [r7, #4]
 800fc8c:	3303      	adds	r3, #3
 800fc8e:	781b      	ldrb	r3, [r3, #0]
 800fc90:	4619      	mov	r1, r3
 800fc92:	687b      	ldr	r3, [r7, #4]
 800fc94:	3307      	adds	r3, #7
 800fc96:	4a07      	ldr	r2, [pc, #28]	; (800fcb4 <shift_sub_rows+0x130>)
 800fc98:	5c52      	ldrb	r2, [r2, r1]
 800fc9a:	701a      	strb	r2, [r3, #0]
 800fc9c:	7bfa      	ldrb	r2, [r7, #15]
 800fc9e:	687b      	ldr	r3, [r7, #4]
 800fca0:	3303      	adds	r3, #3
 800fca2:	4904      	ldr	r1, [pc, #16]	; (800fcb4 <shift_sub_rows+0x130>)
 800fca4:	5c8a      	ldrb	r2, [r1, r2]
 800fca6:	701a      	strb	r2, [r3, #0]
}
 800fca8:	bf00      	nop
 800fcaa:	3714      	adds	r7, #20
 800fcac:	46bd      	mov	sp, r7
 800fcae:	bc80      	pop	{r7}
 800fcb0:	4770      	bx	lr
 800fcb2:	bf00      	nop
 800fcb4:	0802276c 	.word	0x0802276c

0800fcb8 <mix_sub_columns>:

#endif

#if defined( VERSION_1 )
  static void mix_sub_columns( uint8_t dt[N_BLOCK] )
  { uint8_t st[N_BLOCK];
 800fcb8:	b580      	push	{r7, lr}
 800fcba:	b086      	sub	sp, #24
 800fcbc:	af00      	add	r7, sp, #0
 800fcbe:	6078      	str	r0, [r7, #4]
    block_copy(st, dt);
 800fcc0:	f107 0308 	add.w	r3, r7, #8
 800fcc4:	6879      	ldr	r1, [r7, #4]
 800fcc6:	4618      	mov	r0, r3
 800fcc8:	f7ff fd6c 	bl	800f7a4 <copy_block>
#else
  static void mix_sub_columns( uint8_t dt[N_BLOCK], uint8_t st[N_BLOCK] )
  {
#endif
    dt[ 0] = gfm2_sb(st[0]) ^ gfm3_sb(st[5]) ^ s_box(st[10]) ^ s_box(st[15]);
 800fccc:	7a3b      	ldrb	r3, [r7, #8]
 800fcce:	461a      	mov	r2, r3
 800fcd0:	4b9a      	ldr	r3, [pc, #616]	; (800ff3c <mix_sub_columns+0x284>)
 800fcd2:	5c9a      	ldrb	r2, [r3, r2]
 800fcd4:	7b7b      	ldrb	r3, [r7, #13]
 800fcd6:	4619      	mov	r1, r3
 800fcd8:	4b99      	ldr	r3, [pc, #612]	; (800ff40 <mix_sub_columns+0x288>)
 800fcda:	5c5b      	ldrb	r3, [r3, r1]
 800fcdc:	4053      	eors	r3, r2
 800fcde:	b2da      	uxtb	r2, r3
 800fce0:	7cbb      	ldrb	r3, [r7, #18]
 800fce2:	4619      	mov	r1, r3
 800fce4:	4b97      	ldr	r3, [pc, #604]	; (800ff44 <mix_sub_columns+0x28c>)
 800fce6:	5c5b      	ldrb	r3, [r3, r1]
 800fce8:	4053      	eors	r3, r2
 800fcea:	b2da      	uxtb	r2, r3
 800fcec:	7dfb      	ldrb	r3, [r7, #23]
 800fcee:	4619      	mov	r1, r3
 800fcf0:	4b94      	ldr	r3, [pc, #592]	; (800ff44 <mix_sub_columns+0x28c>)
 800fcf2:	5c5b      	ldrb	r3, [r3, r1]
 800fcf4:	4053      	eors	r3, r2
 800fcf6:	b2da      	uxtb	r2, r3
 800fcf8:	687b      	ldr	r3, [r7, #4]
 800fcfa:	701a      	strb	r2, [r3, #0]
    dt[ 1] = s_box(st[0]) ^ gfm2_sb(st[5]) ^ gfm3_sb(st[10]) ^ s_box(st[15]);
 800fcfc:	7a3b      	ldrb	r3, [r7, #8]
 800fcfe:	461a      	mov	r2, r3
 800fd00:	4b90      	ldr	r3, [pc, #576]	; (800ff44 <mix_sub_columns+0x28c>)
 800fd02:	5c9a      	ldrb	r2, [r3, r2]
 800fd04:	7b7b      	ldrb	r3, [r7, #13]
 800fd06:	4619      	mov	r1, r3
 800fd08:	4b8c      	ldr	r3, [pc, #560]	; (800ff3c <mix_sub_columns+0x284>)
 800fd0a:	5c5b      	ldrb	r3, [r3, r1]
 800fd0c:	4053      	eors	r3, r2
 800fd0e:	b2da      	uxtb	r2, r3
 800fd10:	7cbb      	ldrb	r3, [r7, #18]
 800fd12:	4619      	mov	r1, r3
 800fd14:	4b8a      	ldr	r3, [pc, #552]	; (800ff40 <mix_sub_columns+0x288>)
 800fd16:	5c5b      	ldrb	r3, [r3, r1]
 800fd18:	4053      	eors	r3, r2
 800fd1a:	b2d9      	uxtb	r1, r3
 800fd1c:	7dfb      	ldrb	r3, [r7, #23]
 800fd1e:	461a      	mov	r2, r3
 800fd20:	4b88      	ldr	r3, [pc, #544]	; (800ff44 <mix_sub_columns+0x28c>)
 800fd22:	5c9a      	ldrb	r2, [r3, r2]
 800fd24:	687b      	ldr	r3, [r7, #4]
 800fd26:	3301      	adds	r3, #1
 800fd28:	404a      	eors	r2, r1
 800fd2a:	b2d2      	uxtb	r2, r2
 800fd2c:	701a      	strb	r2, [r3, #0]
    dt[ 2] = s_box(st[0]) ^ s_box(st[5]) ^ gfm2_sb(st[10]) ^ gfm3_sb(st[15]);
 800fd2e:	7a3b      	ldrb	r3, [r7, #8]
 800fd30:	461a      	mov	r2, r3
 800fd32:	4b84      	ldr	r3, [pc, #528]	; (800ff44 <mix_sub_columns+0x28c>)
 800fd34:	5c9a      	ldrb	r2, [r3, r2]
 800fd36:	7b7b      	ldrb	r3, [r7, #13]
 800fd38:	4619      	mov	r1, r3
 800fd3a:	4b82      	ldr	r3, [pc, #520]	; (800ff44 <mix_sub_columns+0x28c>)
 800fd3c:	5c5b      	ldrb	r3, [r3, r1]
 800fd3e:	4053      	eors	r3, r2
 800fd40:	b2da      	uxtb	r2, r3
 800fd42:	7cbb      	ldrb	r3, [r7, #18]
 800fd44:	4619      	mov	r1, r3
 800fd46:	4b7d      	ldr	r3, [pc, #500]	; (800ff3c <mix_sub_columns+0x284>)
 800fd48:	5c5b      	ldrb	r3, [r3, r1]
 800fd4a:	4053      	eors	r3, r2
 800fd4c:	b2d9      	uxtb	r1, r3
 800fd4e:	7dfb      	ldrb	r3, [r7, #23]
 800fd50:	461a      	mov	r2, r3
 800fd52:	4b7b      	ldr	r3, [pc, #492]	; (800ff40 <mix_sub_columns+0x288>)
 800fd54:	5c9a      	ldrb	r2, [r3, r2]
 800fd56:	687b      	ldr	r3, [r7, #4]
 800fd58:	3302      	adds	r3, #2
 800fd5a:	404a      	eors	r2, r1
 800fd5c:	b2d2      	uxtb	r2, r2
 800fd5e:	701a      	strb	r2, [r3, #0]
    dt[ 3] = gfm3_sb(st[0]) ^ s_box(st[5]) ^ s_box(st[10]) ^ gfm2_sb(st[15]);
 800fd60:	7a3b      	ldrb	r3, [r7, #8]
 800fd62:	461a      	mov	r2, r3
 800fd64:	4b76      	ldr	r3, [pc, #472]	; (800ff40 <mix_sub_columns+0x288>)
 800fd66:	5c9a      	ldrb	r2, [r3, r2]
 800fd68:	7b7b      	ldrb	r3, [r7, #13]
 800fd6a:	4619      	mov	r1, r3
 800fd6c:	4b75      	ldr	r3, [pc, #468]	; (800ff44 <mix_sub_columns+0x28c>)
 800fd6e:	5c5b      	ldrb	r3, [r3, r1]
 800fd70:	4053      	eors	r3, r2
 800fd72:	b2da      	uxtb	r2, r3
 800fd74:	7cbb      	ldrb	r3, [r7, #18]
 800fd76:	4619      	mov	r1, r3
 800fd78:	4b72      	ldr	r3, [pc, #456]	; (800ff44 <mix_sub_columns+0x28c>)
 800fd7a:	5c5b      	ldrb	r3, [r3, r1]
 800fd7c:	4053      	eors	r3, r2
 800fd7e:	b2d9      	uxtb	r1, r3
 800fd80:	7dfb      	ldrb	r3, [r7, #23]
 800fd82:	461a      	mov	r2, r3
 800fd84:	4b6d      	ldr	r3, [pc, #436]	; (800ff3c <mix_sub_columns+0x284>)
 800fd86:	5c9a      	ldrb	r2, [r3, r2]
 800fd88:	687b      	ldr	r3, [r7, #4]
 800fd8a:	3303      	adds	r3, #3
 800fd8c:	404a      	eors	r2, r1
 800fd8e:	b2d2      	uxtb	r2, r2
 800fd90:	701a      	strb	r2, [r3, #0]

    dt[ 4] = gfm2_sb(st[4]) ^ gfm3_sb(st[9]) ^ s_box(st[14]) ^ s_box(st[3]);
 800fd92:	7b3b      	ldrb	r3, [r7, #12]
 800fd94:	461a      	mov	r2, r3
 800fd96:	4b69      	ldr	r3, [pc, #420]	; (800ff3c <mix_sub_columns+0x284>)
 800fd98:	5c9a      	ldrb	r2, [r3, r2]
 800fd9a:	7c7b      	ldrb	r3, [r7, #17]
 800fd9c:	4619      	mov	r1, r3
 800fd9e:	4b68      	ldr	r3, [pc, #416]	; (800ff40 <mix_sub_columns+0x288>)
 800fda0:	5c5b      	ldrb	r3, [r3, r1]
 800fda2:	4053      	eors	r3, r2
 800fda4:	b2da      	uxtb	r2, r3
 800fda6:	7dbb      	ldrb	r3, [r7, #22]
 800fda8:	4619      	mov	r1, r3
 800fdaa:	4b66      	ldr	r3, [pc, #408]	; (800ff44 <mix_sub_columns+0x28c>)
 800fdac:	5c5b      	ldrb	r3, [r3, r1]
 800fdae:	4053      	eors	r3, r2
 800fdb0:	b2d9      	uxtb	r1, r3
 800fdb2:	7afb      	ldrb	r3, [r7, #11]
 800fdb4:	461a      	mov	r2, r3
 800fdb6:	4b63      	ldr	r3, [pc, #396]	; (800ff44 <mix_sub_columns+0x28c>)
 800fdb8:	5c9a      	ldrb	r2, [r3, r2]
 800fdba:	687b      	ldr	r3, [r7, #4]
 800fdbc:	3304      	adds	r3, #4
 800fdbe:	404a      	eors	r2, r1
 800fdc0:	b2d2      	uxtb	r2, r2
 800fdc2:	701a      	strb	r2, [r3, #0]
    dt[ 5] = s_box(st[4]) ^ gfm2_sb(st[9]) ^ gfm3_sb(st[14]) ^ s_box(st[3]);
 800fdc4:	7b3b      	ldrb	r3, [r7, #12]
 800fdc6:	461a      	mov	r2, r3
 800fdc8:	4b5e      	ldr	r3, [pc, #376]	; (800ff44 <mix_sub_columns+0x28c>)
 800fdca:	5c9a      	ldrb	r2, [r3, r2]
 800fdcc:	7c7b      	ldrb	r3, [r7, #17]
 800fdce:	4619      	mov	r1, r3
 800fdd0:	4b5a      	ldr	r3, [pc, #360]	; (800ff3c <mix_sub_columns+0x284>)
 800fdd2:	5c5b      	ldrb	r3, [r3, r1]
 800fdd4:	4053      	eors	r3, r2
 800fdd6:	b2da      	uxtb	r2, r3
 800fdd8:	7dbb      	ldrb	r3, [r7, #22]
 800fdda:	4619      	mov	r1, r3
 800fddc:	4b58      	ldr	r3, [pc, #352]	; (800ff40 <mix_sub_columns+0x288>)
 800fdde:	5c5b      	ldrb	r3, [r3, r1]
 800fde0:	4053      	eors	r3, r2
 800fde2:	b2d9      	uxtb	r1, r3
 800fde4:	7afb      	ldrb	r3, [r7, #11]
 800fde6:	461a      	mov	r2, r3
 800fde8:	4b56      	ldr	r3, [pc, #344]	; (800ff44 <mix_sub_columns+0x28c>)
 800fdea:	5c9a      	ldrb	r2, [r3, r2]
 800fdec:	687b      	ldr	r3, [r7, #4]
 800fdee:	3305      	adds	r3, #5
 800fdf0:	404a      	eors	r2, r1
 800fdf2:	b2d2      	uxtb	r2, r2
 800fdf4:	701a      	strb	r2, [r3, #0]
    dt[ 6] = s_box(st[4]) ^ s_box(st[9]) ^ gfm2_sb(st[14]) ^ gfm3_sb(st[3]);
 800fdf6:	7b3b      	ldrb	r3, [r7, #12]
 800fdf8:	461a      	mov	r2, r3
 800fdfa:	4b52      	ldr	r3, [pc, #328]	; (800ff44 <mix_sub_columns+0x28c>)
 800fdfc:	5c9a      	ldrb	r2, [r3, r2]
 800fdfe:	7c7b      	ldrb	r3, [r7, #17]
 800fe00:	4619      	mov	r1, r3
 800fe02:	4b50      	ldr	r3, [pc, #320]	; (800ff44 <mix_sub_columns+0x28c>)
 800fe04:	5c5b      	ldrb	r3, [r3, r1]
 800fe06:	4053      	eors	r3, r2
 800fe08:	b2da      	uxtb	r2, r3
 800fe0a:	7dbb      	ldrb	r3, [r7, #22]
 800fe0c:	4619      	mov	r1, r3
 800fe0e:	4b4b      	ldr	r3, [pc, #300]	; (800ff3c <mix_sub_columns+0x284>)
 800fe10:	5c5b      	ldrb	r3, [r3, r1]
 800fe12:	4053      	eors	r3, r2
 800fe14:	b2d9      	uxtb	r1, r3
 800fe16:	7afb      	ldrb	r3, [r7, #11]
 800fe18:	461a      	mov	r2, r3
 800fe1a:	4b49      	ldr	r3, [pc, #292]	; (800ff40 <mix_sub_columns+0x288>)
 800fe1c:	5c9a      	ldrb	r2, [r3, r2]
 800fe1e:	687b      	ldr	r3, [r7, #4]
 800fe20:	3306      	adds	r3, #6
 800fe22:	404a      	eors	r2, r1
 800fe24:	b2d2      	uxtb	r2, r2
 800fe26:	701a      	strb	r2, [r3, #0]
    dt[ 7] = gfm3_sb(st[4]) ^ s_box(st[9]) ^ s_box(st[14]) ^ gfm2_sb(st[3]);
 800fe28:	7b3b      	ldrb	r3, [r7, #12]
 800fe2a:	461a      	mov	r2, r3
 800fe2c:	4b44      	ldr	r3, [pc, #272]	; (800ff40 <mix_sub_columns+0x288>)
 800fe2e:	5c9a      	ldrb	r2, [r3, r2]
 800fe30:	7c7b      	ldrb	r3, [r7, #17]
 800fe32:	4619      	mov	r1, r3
 800fe34:	4b43      	ldr	r3, [pc, #268]	; (800ff44 <mix_sub_columns+0x28c>)
 800fe36:	5c5b      	ldrb	r3, [r3, r1]
 800fe38:	4053      	eors	r3, r2
 800fe3a:	b2da      	uxtb	r2, r3
 800fe3c:	7dbb      	ldrb	r3, [r7, #22]
 800fe3e:	4619      	mov	r1, r3
 800fe40:	4b40      	ldr	r3, [pc, #256]	; (800ff44 <mix_sub_columns+0x28c>)
 800fe42:	5c5b      	ldrb	r3, [r3, r1]
 800fe44:	4053      	eors	r3, r2
 800fe46:	b2d9      	uxtb	r1, r3
 800fe48:	7afb      	ldrb	r3, [r7, #11]
 800fe4a:	461a      	mov	r2, r3
 800fe4c:	4b3b      	ldr	r3, [pc, #236]	; (800ff3c <mix_sub_columns+0x284>)
 800fe4e:	5c9a      	ldrb	r2, [r3, r2]
 800fe50:	687b      	ldr	r3, [r7, #4]
 800fe52:	3307      	adds	r3, #7
 800fe54:	404a      	eors	r2, r1
 800fe56:	b2d2      	uxtb	r2, r2
 800fe58:	701a      	strb	r2, [r3, #0]

    dt[ 8] = gfm2_sb(st[8]) ^ gfm3_sb(st[13]) ^ s_box(st[2]) ^ s_box(st[7]);
 800fe5a:	7c3b      	ldrb	r3, [r7, #16]
 800fe5c:	461a      	mov	r2, r3
 800fe5e:	4b37      	ldr	r3, [pc, #220]	; (800ff3c <mix_sub_columns+0x284>)
 800fe60:	5c9a      	ldrb	r2, [r3, r2]
 800fe62:	7d7b      	ldrb	r3, [r7, #21]
 800fe64:	4619      	mov	r1, r3
 800fe66:	4b36      	ldr	r3, [pc, #216]	; (800ff40 <mix_sub_columns+0x288>)
 800fe68:	5c5b      	ldrb	r3, [r3, r1]
 800fe6a:	4053      	eors	r3, r2
 800fe6c:	b2da      	uxtb	r2, r3
 800fe6e:	7abb      	ldrb	r3, [r7, #10]
 800fe70:	4619      	mov	r1, r3
 800fe72:	4b34      	ldr	r3, [pc, #208]	; (800ff44 <mix_sub_columns+0x28c>)
 800fe74:	5c5b      	ldrb	r3, [r3, r1]
 800fe76:	4053      	eors	r3, r2
 800fe78:	b2d9      	uxtb	r1, r3
 800fe7a:	7bfb      	ldrb	r3, [r7, #15]
 800fe7c:	461a      	mov	r2, r3
 800fe7e:	4b31      	ldr	r3, [pc, #196]	; (800ff44 <mix_sub_columns+0x28c>)
 800fe80:	5c9a      	ldrb	r2, [r3, r2]
 800fe82:	687b      	ldr	r3, [r7, #4]
 800fe84:	3308      	adds	r3, #8
 800fe86:	404a      	eors	r2, r1
 800fe88:	b2d2      	uxtb	r2, r2
 800fe8a:	701a      	strb	r2, [r3, #0]
    dt[ 9] = s_box(st[8]) ^ gfm2_sb(st[13]) ^ gfm3_sb(st[2]) ^ s_box(st[7]);
 800fe8c:	7c3b      	ldrb	r3, [r7, #16]
 800fe8e:	461a      	mov	r2, r3
 800fe90:	4b2c      	ldr	r3, [pc, #176]	; (800ff44 <mix_sub_columns+0x28c>)
 800fe92:	5c9a      	ldrb	r2, [r3, r2]
 800fe94:	7d7b      	ldrb	r3, [r7, #21]
 800fe96:	4619      	mov	r1, r3
 800fe98:	4b28      	ldr	r3, [pc, #160]	; (800ff3c <mix_sub_columns+0x284>)
 800fe9a:	5c5b      	ldrb	r3, [r3, r1]
 800fe9c:	4053      	eors	r3, r2
 800fe9e:	b2da      	uxtb	r2, r3
 800fea0:	7abb      	ldrb	r3, [r7, #10]
 800fea2:	4619      	mov	r1, r3
 800fea4:	4b26      	ldr	r3, [pc, #152]	; (800ff40 <mix_sub_columns+0x288>)
 800fea6:	5c5b      	ldrb	r3, [r3, r1]
 800fea8:	4053      	eors	r3, r2
 800feaa:	b2d9      	uxtb	r1, r3
 800feac:	7bfb      	ldrb	r3, [r7, #15]
 800feae:	461a      	mov	r2, r3
 800feb0:	4b24      	ldr	r3, [pc, #144]	; (800ff44 <mix_sub_columns+0x28c>)
 800feb2:	5c9a      	ldrb	r2, [r3, r2]
 800feb4:	687b      	ldr	r3, [r7, #4]
 800feb6:	3309      	adds	r3, #9
 800feb8:	404a      	eors	r2, r1
 800feba:	b2d2      	uxtb	r2, r2
 800febc:	701a      	strb	r2, [r3, #0]
    dt[10] = s_box(st[8]) ^ s_box(st[13]) ^ gfm2_sb(st[2]) ^ gfm3_sb(st[7]);
 800febe:	7c3b      	ldrb	r3, [r7, #16]
 800fec0:	461a      	mov	r2, r3
 800fec2:	4b20      	ldr	r3, [pc, #128]	; (800ff44 <mix_sub_columns+0x28c>)
 800fec4:	5c9a      	ldrb	r2, [r3, r2]
 800fec6:	7d7b      	ldrb	r3, [r7, #21]
 800fec8:	4619      	mov	r1, r3
 800feca:	4b1e      	ldr	r3, [pc, #120]	; (800ff44 <mix_sub_columns+0x28c>)
 800fecc:	5c5b      	ldrb	r3, [r3, r1]
 800fece:	4053      	eors	r3, r2
 800fed0:	b2da      	uxtb	r2, r3
 800fed2:	7abb      	ldrb	r3, [r7, #10]
 800fed4:	4619      	mov	r1, r3
 800fed6:	4b19      	ldr	r3, [pc, #100]	; (800ff3c <mix_sub_columns+0x284>)
 800fed8:	5c5b      	ldrb	r3, [r3, r1]
 800feda:	4053      	eors	r3, r2
 800fedc:	b2d9      	uxtb	r1, r3
 800fede:	7bfb      	ldrb	r3, [r7, #15]
 800fee0:	461a      	mov	r2, r3
 800fee2:	4b17      	ldr	r3, [pc, #92]	; (800ff40 <mix_sub_columns+0x288>)
 800fee4:	5c9a      	ldrb	r2, [r3, r2]
 800fee6:	687b      	ldr	r3, [r7, #4]
 800fee8:	330a      	adds	r3, #10
 800feea:	404a      	eors	r2, r1
 800feec:	b2d2      	uxtb	r2, r2
 800feee:	701a      	strb	r2, [r3, #0]
    dt[11] = gfm3_sb(st[8]) ^ s_box(st[13]) ^ s_box(st[2]) ^ gfm2_sb(st[7]);
 800fef0:	7c3b      	ldrb	r3, [r7, #16]
 800fef2:	461a      	mov	r2, r3
 800fef4:	4b12      	ldr	r3, [pc, #72]	; (800ff40 <mix_sub_columns+0x288>)
 800fef6:	5c9a      	ldrb	r2, [r3, r2]
 800fef8:	7d7b      	ldrb	r3, [r7, #21]
 800fefa:	4619      	mov	r1, r3
 800fefc:	4b11      	ldr	r3, [pc, #68]	; (800ff44 <mix_sub_columns+0x28c>)
 800fefe:	5c5b      	ldrb	r3, [r3, r1]
 800ff00:	4053      	eors	r3, r2
 800ff02:	b2da      	uxtb	r2, r3
 800ff04:	7abb      	ldrb	r3, [r7, #10]
 800ff06:	4619      	mov	r1, r3
 800ff08:	4b0e      	ldr	r3, [pc, #56]	; (800ff44 <mix_sub_columns+0x28c>)
 800ff0a:	5c5b      	ldrb	r3, [r3, r1]
 800ff0c:	4053      	eors	r3, r2
 800ff0e:	b2d9      	uxtb	r1, r3
 800ff10:	7bfb      	ldrb	r3, [r7, #15]
 800ff12:	461a      	mov	r2, r3
 800ff14:	4b09      	ldr	r3, [pc, #36]	; (800ff3c <mix_sub_columns+0x284>)
 800ff16:	5c9a      	ldrb	r2, [r3, r2]
 800ff18:	687b      	ldr	r3, [r7, #4]
 800ff1a:	330b      	adds	r3, #11
 800ff1c:	404a      	eors	r2, r1
 800ff1e:	b2d2      	uxtb	r2, r2
 800ff20:	701a      	strb	r2, [r3, #0]

    dt[12] = gfm2_sb(st[12]) ^ gfm3_sb(st[1]) ^ s_box(st[6]) ^ s_box(st[11]);
 800ff22:	7d3b      	ldrb	r3, [r7, #20]
 800ff24:	461a      	mov	r2, r3
 800ff26:	4b05      	ldr	r3, [pc, #20]	; (800ff3c <mix_sub_columns+0x284>)
 800ff28:	5c9a      	ldrb	r2, [r3, r2]
 800ff2a:	7a7b      	ldrb	r3, [r7, #9]
 800ff2c:	4619      	mov	r1, r3
 800ff2e:	4b04      	ldr	r3, [pc, #16]	; (800ff40 <mix_sub_columns+0x288>)
 800ff30:	5c5b      	ldrb	r3, [r3, r1]
 800ff32:	4053      	eors	r3, r2
 800ff34:	b2da      	uxtb	r2, r3
 800ff36:	7bbb      	ldrb	r3, [r7, #14]
 800ff38:	4619      	mov	r1, r3
 800ff3a:	e005      	b.n	800ff48 <mix_sub_columns+0x290>
 800ff3c:	0802286c 	.word	0x0802286c
 800ff40:	0802296c 	.word	0x0802296c
 800ff44:	0802276c 	.word	0x0802276c
 800ff48:	4b2d      	ldr	r3, [pc, #180]	; (8010000 <mix_sub_columns+0x348>)
 800ff4a:	5c5b      	ldrb	r3, [r3, r1]
 800ff4c:	4053      	eors	r3, r2
 800ff4e:	b2d9      	uxtb	r1, r3
 800ff50:	7cfb      	ldrb	r3, [r7, #19]
 800ff52:	461a      	mov	r2, r3
 800ff54:	4b2a      	ldr	r3, [pc, #168]	; (8010000 <mix_sub_columns+0x348>)
 800ff56:	5c9a      	ldrb	r2, [r3, r2]
 800ff58:	687b      	ldr	r3, [r7, #4]
 800ff5a:	330c      	adds	r3, #12
 800ff5c:	404a      	eors	r2, r1
 800ff5e:	b2d2      	uxtb	r2, r2
 800ff60:	701a      	strb	r2, [r3, #0]
    dt[13] = s_box(st[12]) ^ gfm2_sb(st[1]) ^ gfm3_sb(st[6]) ^ s_box(st[11]);
 800ff62:	7d3b      	ldrb	r3, [r7, #20]
 800ff64:	461a      	mov	r2, r3
 800ff66:	4b26      	ldr	r3, [pc, #152]	; (8010000 <mix_sub_columns+0x348>)
 800ff68:	5c9a      	ldrb	r2, [r3, r2]
 800ff6a:	7a7b      	ldrb	r3, [r7, #9]
 800ff6c:	4619      	mov	r1, r3
 800ff6e:	4b25      	ldr	r3, [pc, #148]	; (8010004 <mix_sub_columns+0x34c>)
 800ff70:	5c5b      	ldrb	r3, [r3, r1]
 800ff72:	4053      	eors	r3, r2
 800ff74:	b2da      	uxtb	r2, r3
 800ff76:	7bbb      	ldrb	r3, [r7, #14]
 800ff78:	4619      	mov	r1, r3
 800ff7a:	4b23      	ldr	r3, [pc, #140]	; (8010008 <mix_sub_columns+0x350>)
 800ff7c:	5c5b      	ldrb	r3, [r3, r1]
 800ff7e:	4053      	eors	r3, r2
 800ff80:	b2d9      	uxtb	r1, r3
 800ff82:	7cfb      	ldrb	r3, [r7, #19]
 800ff84:	461a      	mov	r2, r3
 800ff86:	4b1e      	ldr	r3, [pc, #120]	; (8010000 <mix_sub_columns+0x348>)
 800ff88:	5c9a      	ldrb	r2, [r3, r2]
 800ff8a:	687b      	ldr	r3, [r7, #4]
 800ff8c:	330d      	adds	r3, #13
 800ff8e:	404a      	eors	r2, r1
 800ff90:	b2d2      	uxtb	r2, r2
 800ff92:	701a      	strb	r2, [r3, #0]
    dt[14] = s_box(st[12]) ^ s_box(st[1]) ^ gfm2_sb(st[6]) ^ gfm3_sb(st[11]);
 800ff94:	7d3b      	ldrb	r3, [r7, #20]
 800ff96:	461a      	mov	r2, r3
 800ff98:	4b19      	ldr	r3, [pc, #100]	; (8010000 <mix_sub_columns+0x348>)
 800ff9a:	5c9a      	ldrb	r2, [r3, r2]
 800ff9c:	7a7b      	ldrb	r3, [r7, #9]
 800ff9e:	4619      	mov	r1, r3
 800ffa0:	4b17      	ldr	r3, [pc, #92]	; (8010000 <mix_sub_columns+0x348>)
 800ffa2:	5c5b      	ldrb	r3, [r3, r1]
 800ffa4:	4053      	eors	r3, r2
 800ffa6:	b2da      	uxtb	r2, r3
 800ffa8:	7bbb      	ldrb	r3, [r7, #14]
 800ffaa:	4619      	mov	r1, r3
 800ffac:	4b15      	ldr	r3, [pc, #84]	; (8010004 <mix_sub_columns+0x34c>)
 800ffae:	5c5b      	ldrb	r3, [r3, r1]
 800ffb0:	4053      	eors	r3, r2
 800ffb2:	b2d9      	uxtb	r1, r3
 800ffb4:	7cfb      	ldrb	r3, [r7, #19]
 800ffb6:	461a      	mov	r2, r3
 800ffb8:	4b13      	ldr	r3, [pc, #76]	; (8010008 <mix_sub_columns+0x350>)
 800ffba:	5c9a      	ldrb	r2, [r3, r2]
 800ffbc:	687b      	ldr	r3, [r7, #4]
 800ffbe:	330e      	adds	r3, #14
 800ffc0:	404a      	eors	r2, r1
 800ffc2:	b2d2      	uxtb	r2, r2
 800ffc4:	701a      	strb	r2, [r3, #0]
    dt[15] = gfm3_sb(st[12]) ^ s_box(st[1]) ^ s_box(st[6]) ^ gfm2_sb(st[11]);
 800ffc6:	7d3b      	ldrb	r3, [r7, #20]
 800ffc8:	461a      	mov	r2, r3
 800ffca:	4b0f      	ldr	r3, [pc, #60]	; (8010008 <mix_sub_columns+0x350>)
 800ffcc:	5c9a      	ldrb	r2, [r3, r2]
 800ffce:	7a7b      	ldrb	r3, [r7, #9]
 800ffd0:	4619      	mov	r1, r3
 800ffd2:	4b0b      	ldr	r3, [pc, #44]	; (8010000 <mix_sub_columns+0x348>)
 800ffd4:	5c5b      	ldrb	r3, [r3, r1]
 800ffd6:	4053      	eors	r3, r2
 800ffd8:	b2da      	uxtb	r2, r3
 800ffda:	7bbb      	ldrb	r3, [r7, #14]
 800ffdc:	4619      	mov	r1, r3
 800ffde:	4b08      	ldr	r3, [pc, #32]	; (8010000 <mix_sub_columns+0x348>)
 800ffe0:	5c5b      	ldrb	r3, [r3, r1]
 800ffe2:	4053      	eors	r3, r2
 800ffe4:	b2d9      	uxtb	r1, r3
 800ffe6:	7cfb      	ldrb	r3, [r7, #19]
 800ffe8:	461a      	mov	r2, r3
 800ffea:	4b06      	ldr	r3, [pc, #24]	; (8010004 <mix_sub_columns+0x34c>)
 800ffec:	5c9a      	ldrb	r2, [r3, r2]
 800ffee:	687b      	ldr	r3, [r7, #4]
 800fff0:	330f      	adds	r3, #15
 800fff2:	404a      	eors	r2, r1
 800fff4:	b2d2      	uxtb	r2, r2
 800fff6:	701a      	strb	r2, [r3, #0]
  }
 800fff8:	bf00      	nop
 800fffa:	3718      	adds	r7, #24
 800fffc:	46bd      	mov	sp, r7
 800fffe:	bd80      	pop	{r7, pc}
 8010000:	0802276c 	.word	0x0802276c
 8010004:	0802286c 	.word	0x0802286c
 8010008:	0802296c 	.word	0x0802296c

0801000c <lorawan_aes_set_key>:
#if defined( AES_ENC_PREKEYED ) || defined( AES_DEC_PREKEYED )

/*  Set the cipher key for the pre-keyed version */

return_type lorawan_aes_set_key( const uint8_t key[], length_type keylen, lorawan_aes_context ctx[1] )
{
 801000c:	b580      	push	{r7, lr}
 801000e:	b086      	sub	sp, #24
 8010010:	af00      	add	r7, sp, #0
 8010012:	60f8      	str	r0, [r7, #12]
 8010014:	460b      	mov	r3, r1
 8010016:	607a      	str	r2, [r7, #4]
 8010018:	72fb      	strb	r3, [r7, #11]
    uint8_t cc, rc, hi;

    switch( keylen )
 801001a:	7afb      	ldrb	r3, [r7, #11]
 801001c:	3b10      	subs	r3, #16
 801001e:	2b10      	cmp	r3, #16
 8010020:	bf8c      	ite	hi
 8010022:	2201      	movhi	r2, #1
 8010024:	2200      	movls	r2, #0
 8010026:	b2d2      	uxtb	r2, r2
 8010028:	2a00      	cmp	r2, #0
 801002a:	d10d      	bne.n	8010048 <lorawan_aes_set_key+0x3c>
 801002c:	2201      	movs	r2, #1
 801002e:	fa02 f303 	lsl.w	r3, r2, r3
 8010032:	f003 3301 	and.w	r3, r3, #16843009	; 0x1010101
 8010036:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 801003a:	2b00      	cmp	r3, #0
 801003c:	bf14      	ite	ne
 801003e:	2301      	movne	r3, #1
 8010040:	2300      	moveq	r3, #0
 8010042:	b2db      	uxtb	r3, r3
 8010044:	2b00      	cmp	r3, #0
 8010046:	d105      	bne.n	8010054 <lorawan_aes_set_key+0x48>
    case 16:
    case 24:
    case 32:
        break;
    default:
        ctx->rnd = 0;
 8010048:	687b      	ldr	r3, [r7, #4]
 801004a:	2200      	movs	r2, #0
 801004c:	f883 20f0 	strb.w	r2, [r3, #240]	; 0xf0
        return ( uint8_t )-1;
 8010050:	23ff      	movs	r3, #255	; 0xff
 8010052:	e0b2      	b.n	80101ba <lorawan_aes_set_key+0x1ae>
        break;
 8010054:	bf00      	nop
    }
    block_copy_nn(ctx->ksch, key, keylen);
 8010056:	687b      	ldr	r3, [r7, #4]
 8010058:	7afa      	ldrb	r2, [r7, #11]
 801005a:	68f9      	ldr	r1, [r7, #12]
 801005c:	4618      	mov	r0, r3
 801005e:	f7ff fbfa 	bl	800f856 <copy_block_nn>
    hi = (keylen + 28) << 2;
 8010062:	7afb      	ldrb	r3, [r7, #11]
 8010064:	331c      	adds	r3, #28
 8010066:	b2db      	uxtb	r3, r3
 8010068:	009b      	lsls	r3, r3, #2
 801006a:	747b      	strb	r3, [r7, #17]
    ctx->rnd = (hi >> 4) - 1;
 801006c:	7c7b      	ldrb	r3, [r7, #17]
 801006e:	091b      	lsrs	r3, r3, #4
 8010070:	b2db      	uxtb	r3, r3
 8010072:	3b01      	subs	r3, #1
 8010074:	b2da      	uxtb	r2, r3
 8010076:	687b      	ldr	r3, [r7, #4]
 8010078:	f883 20f0 	strb.w	r2, [r3, #240]	; 0xf0
    for( cc = keylen, rc = 1; cc < hi; cc += 4 )
 801007c:	7afb      	ldrb	r3, [r7, #11]
 801007e:	75fb      	strb	r3, [r7, #23]
 8010080:	2301      	movs	r3, #1
 8010082:	75bb      	strb	r3, [r7, #22]
 8010084:	e093      	b.n	80101ae <lorawan_aes_set_key+0x1a2>
    {   uint8_t tt, t0, t1, t2, t3;

        t0 = ctx->ksch[cc - 4];
 8010086:	7dfb      	ldrb	r3, [r7, #23]
 8010088:	3b04      	subs	r3, #4
 801008a:	687a      	ldr	r2, [r7, #4]
 801008c:	5cd3      	ldrb	r3, [r2, r3]
 801008e:	757b      	strb	r3, [r7, #21]
        t1 = ctx->ksch[cc - 3];
 8010090:	7dfb      	ldrb	r3, [r7, #23]
 8010092:	3b03      	subs	r3, #3
 8010094:	687a      	ldr	r2, [r7, #4]
 8010096:	5cd3      	ldrb	r3, [r2, r3]
 8010098:	753b      	strb	r3, [r7, #20]
        t2 = ctx->ksch[cc - 2];
 801009a:	7dfb      	ldrb	r3, [r7, #23]
 801009c:	3b02      	subs	r3, #2
 801009e:	687a      	ldr	r2, [r7, #4]
 80100a0:	5cd3      	ldrb	r3, [r2, r3]
 80100a2:	74fb      	strb	r3, [r7, #19]
        t3 = ctx->ksch[cc - 1];
 80100a4:	7dfb      	ldrb	r3, [r7, #23]
 80100a6:	3b01      	subs	r3, #1
 80100a8:	687a      	ldr	r2, [r7, #4]
 80100aa:	5cd3      	ldrb	r3, [r2, r3]
 80100ac:	74bb      	strb	r3, [r7, #18]
        if( cc % keylen == 0 )
 80100ae:	7dfb      	ldrb	r3, [r7, #23]
 80100b0:	7afa      	ldrb	r2, [r7, #11]
 80100b2:	fbb3 f1f2 	udiv	r1, r3, r2
 80100b6:	fb02 f201 	mul.w	r2, r2, r1
 80100ba:	1a9b      	subs	r3, r3, r2
 80100bc:	b2db      	uxtb	r3, r3
 80100be:	2b00      	cmp	r3, #0
 80100c0:	d127      	bne.n	8010112 <lorawan_aes_set_key+0x106>
        {
            tt = t0;
 80100c2:	7d7b      	ldrb	r3, [r7, #21]
 80100c4:	743b      	strb	r3, [r7, #16]
            t0 = s_box(t1) ^ rc;
 80100c6:	7d3b      	ldrb	r3, [r7, #20]
 80100c8:	4a3e      	ldr	r2, [pc, #248]	; (80101c4 <lorawan_aes_set_key+0x1b8>)
 80100ca:	5cd2      	ldrb	r2, [r2, r3]
 80100cc:	7dbb      	ldrb	r3, [r7, #22]
 80100ce:	4053      	eors	r3, r2
 80100d0:	757b      	strb	r3, [r7, #21]
            t1 = s_box(t2);
 80100d2:	7cfb      	ldrb	r3, [r7, #19]
 80100d4:	4a3b      	ldr	r2, [pc, #236]	; (80101c4 <lorawan_aes_set_key+0x1b8>)
 80100d6:	5cd3      	ldrb	r3, [r2, r3]
 80100d8:	753b      	strb	r3, [r7, #20]
            t2 = s_box(t3);
 80100da:	7cbb      	ldrb	r3, [r7, #18]
 80100dc:	4a39      	ldr	r2, [pc, #228]	; (80101c4 <lorawan_aes_set_key+0x1b8>)
 80100de:	5cd3      	ldrb	r3, [r2, r3]
 80100e0:	74fb      	strb	r3, [r7, #19]
            t3 = s_box(tt);
 80100e2:	7c3b      	ldrb	r3, [r7, #16]
 80100e4:	4a37      	ldr	r2, [pc, #220]	; (80101c4 <lorawan_aes_set_key+0x1b8>)
 80100e6:	5cd3      	ldrb	r3, [r2, r3]
 80100e8:	74bb      	strb	r3, [r7, #18]
            rc = f2(rc);
 80100ea:	7dbb      	ldrb	r3, [r7, #22]
 80100ec:	005b      	lsls	r3, r3, #1
 80100ee:	b25a      	sxtb	r2, r3
 80100f0:	7dbb      	ldrb	r3, [r7, #22]
 80100f2:	09db      	lsrs	r3, r3, #7
 80100f4:	b2db      	uxtb	r3, r3
 80100f6:	4619      	mov	r1, r3
 80100f8:	0049      	lsls	r1, r1, #1
 80100fa:	440b      	add	r3, r1
 80100fc:	4619      	mov	r1, r3
 80100fe:	00c8      	lsls	r0, r1, #3
 8010100:	4619      	mov	r1, r3
 8010102:	4603      	mov	r3, r0
 8010104:	440b      	add	r3, r1
 8010106:	b2db      	uxtb	r3, r3
 8010108:	b25b      	sxtb	r3, r3
 801010a:	4053      	eors	r3, r2
 801010c:	b25b      	sxtb	r3, r3
 801010e:	75bb      	strb	r3, [r7, #22]
 8010110:	e01c      	b.n	801014c <lorawan_aes_set_key+0x140>
        }
        else if( keylen > 24 && cc % keylen == 16 )
 8010112:	7afb      	ldrb	r3, [r7, #11]
 8010114:	2b18      	cmp	r3, #24
 8010116:	d919      	bls.n	801014c <lorawan_aes_set_key+0x140>
 8010118:	7dfb      	ldrb	r3, [r7, #23]
 801011a:	7afa      	ldrb	r2, [r7, #11]
 801011c:	fbb3 f1f2 	udiv	r1, r3, r2
 8010120:	fb02 f201 	mul.w	r2, r2, r1
 8010124:	1a9b      	subs	r3, r3, r2
 8010126:	b2db      	uxtb	r3, r3
 8010128:	2b10      	cmp	r3, #16
 801012a:	d10f      	bne.n	801014c <lorawan_aes_set_key+0x140>
        {
            t0 = s_box(t0);
 801012c:	7d7b      	ldrb	r3, [r7, #21]
 801012e:	4a25      	ldr	r2, [pc, #148]	; (80101c4 <lorawan_aes_set_key+0x1b8>)
 8010130:	5cd3      	ldrb	r3, [r2, r3]
 8010132:	757b      	strb	r3, [r7, #21]
            t1 = s_box(t1);
 8010134:	7d3b      	ldrb	r3, [r7, #20]
 8010136:	4a23      	ldr	r2, [pc, #140]	; (80101c4 <lorawan_aes_set_key+0x1b8>)
 8010138:	5cd3      	ldrb	r3, [r2, r3]
 801013a:	753b      	strb	r3, [r7, #20]
            t2 = s_box(t2);
 801013c:	7cfb      	ldrb	r3, [r7, #19]
 801013e:	4a21      	ldr	r2, [pc, #132]	; (80101c4 <lorawan_aes_set_key+0x1b8>)
 8010140:	5cd3      	ldrb	r3, [r2, r3]
 8010142:	74fb      	strb	r3, [r7, #19]
            t3 = s_box(t3);
 8010144:	7cbb      	ldrb	r3, [r7, #18]
 8010146:	4a1f      	ldr	r2, [pc, #124]	; (80101c4 <lorawan_aes_set_key+0x1b8>)
 8010148:	5cd3      	ldrb	r3, [r2, r3]
 801014a:	74bb      	strb	r3, [r7, #18]
        }
        tt = cc - keylen;
 801014c:	7dfa      	ldrb	r2, [r7, #23]
 801014e:	7afb      	ldrb	r3, [r7, #11]
 8010150:	1ad3      	subs	r3, r2, r3
 8010152:	743b      	strb	r3, [r7, #16]
        ctx->ksch[cc + 0] = ctx->ksch[tt + 0] ^ t0;
 8010154:	7c3b      	ldrb	r3, [r7, #16]
 8010156:	687a      	ldr	r2, [r7, #4]
 8010158:	5cd1      	ldrb	r1, [r2, r3]
 801015a:	7dfb      	ldrb	r3, [r7, #23]
 801015c:	7d7a      	ldrb	r2, [r7, #21]
 801015e:	404a      	eors	r2, r1
 8010160:	b2d1      	uxtb	r1, r2
 8010162:	687a      	ldr	r2, [r7, #4]
 8010164:	54d1      	strb	r1, [r2, r3]
        ctx->ksch[cc + 1] = ctx->ksch[tt + 1] ^ t1;
 8010166:	7c3b      	ldrb	r3, [r7, #16]
 8010168:	3301      	adds	r3, #1
 801016a:	687a      	ldr	r2, [r7, #4]
 801016c:	5cd1      	ldrb	r1, [r2, r3]
 801016e:	7dfb      	ldrb	r3, [r7, #23]
 8010170:	3301      	adds	r3, #1
 8010172:	7d3a      	ldrb	r2, [r7, #20]
 8010174:	404a      	eors	r2, r1
 8010176:	b2d1      	uxtb	r1, r2
 8010178:	687a      	ldr	r2, [r7, #4]
 801017a:	54d1      	strb	r1, [r2, r3]
        ctx->ksch[cc + 2] = ctx->ksch[tt + 2] ^ t2;
 801017c:	7c3b      	ldrb	r3, [r7, #16]
 801017e:	3302      	adds	r3, #2
 8010180:	687a      	ldr	r2, [r7, #4]
 8010182:	5cd1      	ldrb	r1, [r2, r3]
 8010184:	7dfb      	ldrb	r3, [r7, #23]
 8010186:	3302      	adds	r3, #2
 8010188:	7cfa      	ldrb	r2, [r7, #19]
 801018a:	404a      	eors	r2, r1
 801018c:	b2d1      	uxtb	r1, r2
 801018e:	687a      	ldr	r2, [r7, #4]
 8010190:	54d1      	strb	r1, [r2, r3]
        ctx->ksch[cc + 3] = ctx->ksch[tt + 3] ^ t3;
 8010192:	7c3b      	ldrb	r3, [r7, #16]
 8010194:	3303      	adds	r3, #3
 8010196:	687a      	ldr	r2, [r7, #4]
 8010198:	5cd1      	ldrb	r1, [r2, r3]
 801019a:	7dfb      	ldrb	r3, [r7, #23]
 801019c:	3303      	adds	r3, #3
 801019e:	7cba      	ldrb	r2, [r7, #18]
 80101a0:	404a      	eors	r2, r1
 80101a2:	b2d1      	uxtb	r1, r2
 80101a4:	687a      	ldr	r2, [r7, #4]
 80101a6:	54d1      	strb	r1, [r2, r3]
    for( cc = keylen, rc = 1; cc < hi; cc += 4 )
 80101a8:	7dfb      	ldrb	r3, [r7, #23]
 80101aa:	3304      	adds	r3, #4
 80101ac:	75fb      	strb	r3, [r7, #23]
 80101ae:	7dfa      	ldrb	r2, [r7, #23]
 80101b0:	7c7b      	ldrb	r3, [r7, #17]
 80101b2:	429a      	cmp	r2, r3
 80101b4:	f4ff af67 	bcc.w	8010086 <lorawan_aes_set_key+0x7a>
    }
    return 0;
 80101b8:	2300      	movs	r3, #0
}
 80101ba:	4618      	mov	r0, r3
 80101bc:	3718      	adds	r7, #24
 80101be:	46bd      	mov	sp, r7
 80101c0:	bd80      	pop	{r7, pc}
 80101c2:	bf00      	nop
 80101c4:	0802276c 	.word	0x0802276c

080101c8 <lorawan_aes_encrypt>:
#if defined( AES_ENC_PREKEYED )

/*  Encrypt a single block of 16 bytes */

return_type lorawan_aes_encrypt( const uint8_t in[N_BLOCK], uint8_t  out[N_BLOCK], const lorawan_aes_context ctx[1] )
{
 80101c8:	b580      	push	{r7, lr}
 80101ca:	b08a      	sub	sp, #40	; 0x28
 80101cc:	af00      	add	r7, sp, #0
 80101ce:	60f8      	str	r0, [r7, #12]
 80101d0:	60b9      	str	r1, [r7, #8]
 80101d2:	607a      	str	r2, [r7, #4]
    if( ctx->rnd )
 80101d4:	687b      	ldr	r3, [r7, #4]
 80101d6:	f893 30f0 	ldrb.w	r3, [r3, #240]	; 0xf0
 80101da:	2b00      	cmp	r3, #0
 80101dc:	d038      	beq.n	8010250 <lorawan_aes_encrypt+0x88>
    {
        uint8_t s1[N_BLOCK], r;
        copy_and_key( s1, in, ctx->ksch );
 80101de:	687a      	ldr	r2, [r7, #4]
 80101e0:	f107 0314 	add.w	r3, r7, #20
 80101e4:	68f9      	ldr	r1, [r7, #12]
 80101e6:	4618      	mov	r0, r3
 80101e8:	f7ff fc07 	bl	800f9fa <copy_and_key>

        for( r = 1 ; r < ctx->rnd ; ++r )
 80101ec:	2301      	movs	r3, #1
 80101ee:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80101f2:	e014      	b.n	801021e <lorawan_aes_encrypt+0x56>
#if defined( VERSION_1 )
        {
            mix_sub_columns( s1 );
 80101f4:	f107 0314 	add.w	r3, r7, #20
 80101f8:	4618      	mov	r0, r3
 80101fa:	f7ff fd5d 	bl	800fcb8 <mix_sub_columns>
            add_round_key( s1, ctx->ksch + r * N_BLOCK);
 80101fe:	687b      	ldr	r3, [r7, #4]
 8010200:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8010204:	0112      	lsls	r2, r2, #4
 8010206:	441a      	add	r2, r3
 8010208:	f107 0314 	add.w	r3, r7, #20
 801020c:	4611      	mov	r1, r2
 801020e:	4618      	mov	r0, r3
 8010210:	f7ff fcab 	bl	800fb6a <add_round_key>
        for( r = 1 ; r < ctx->rnd ; ++r )
 8010214:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8010218:	3301      	adds	r3, #1
 801021a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 801021e:	687b      	ldr	r3, [r7, #4]
 8010220:	f893 30f0 	ldrb.w	r3, [r3, #240]	; 0xf0
 8010224:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8010228:	429a      	cmp	r2, r3
 801022a:	d3e3      	bcc.n	80101f4 <lorawan_aes_encrypt+0x2c>
        {   uint8_t s2[N_BLOCK];
            mix_sub_columns( s2, s1 );
            copy_and_key( s1, s2, ctx->ksch + r * N_BLOCK);
        }
#endif
        shift_sub_rows( s1 );
 801022c:	f107 0314 	add.w	r3, r7, #20
 8010230:	4618      	mov	r0, r3
 8010232:	f7ff fca7 	bl	800fb84 <shift_sub_rows>
        copy_and_key( out, s1, ctx->ksch + r * N_BLOCK );
 8010236:	687b      	ldr	r3, [r7, #4]
 8010238:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 801023c:	0112      	lsls	r2, r2, #4
 801023e:	441a      	add	r2, r3
 8010240:	f107 0314 	add.w	r3, r7, #20
 8010244:	4619      	mov	r1, r3
 8010246:	68b8      	ldr	r0, [r7, #8]
 8010248:	f7ff fbd7 	bl	800f9fa <copy_and_key>
    }
    else
        return ( uint8_t )-1;
    return 0;
 801024c:	2300      	movs	r3, #0
 801024e:	e000      	b.n	8010252 <lorawan_aes_encrypt+0x8a>
        return ( uint8_t )-1;
 8010250:	23ff      	movs	r3, #255	; 0xff
}
 8010252:	4618      	mov	r0, r3
 8010254:	3728      	adds	r7, #40	; 0x28
 8010256:	46bd      	mov	sp, r7
 8010258:	bd80      	pop	{r7, pc}
	...

0801025c <GetKeyByID>:
 * \param[IN]  keyID          - Key identifier
 * \param[OUT] keyItem        - Key item reference
 * \retval                    - Status of the operation
 */
static SecureElementStatus_t GetKeyByID(KeyIdentifier_t keyID, Key_t **keyItem)
{
 801025c:	b480      	push	{r7}
 801025e:	b085      	sub	sp, #20
 8010260:	af00      	add	r7, sp, #0
 8010262:	4603      	mov	r3, r0
 8010264:	6039      	str	r1, [r7, #0]
 8010266:	71fb      	strb	r3, [r7, #7]
  for (uint8_t i = 0; i < NUM_OF_KEYS; i++)
 8010268:	2300      	movs	r3, #0
 801026a:	73fb      	strb	r3, [r7, #15]
 801026c:	e018      	b.n	80102a0 <GetKeyByID+0x44>
  {
    if (SeNvmCtx.KeyList[i].KeyID == keyID)
 801026e:	7bfa      	ldrb	r2, [r7, #15]
 8010270:	4910      	ldr	r1, [pc, #64]	; (80102b4 <GetKeyByID+0x58>)
 8010272:	4613      	mov	r3, r2
 8010274:	011b      	lsls	r3, r3, #4
 8010276:	4413      	add	r3, r2
 8010278:	440b      	add	r3, r1
 801027a:	3310      	adds	r3, #16
 801027c:	781b      	ldrb	r3, [r3, #0]
 801027e:	79fa      	ldrb	r2, [r7, #7]
 8010280:	429a      	cmp	r2, r3
 8010282:	d10a      	bne.n	801029a <GetKeyByID+0x3e>
    {
      *keyItem = &(SeNvmCtx.KeyList[i]);
 8010284:	7bfa      	ldrb	r2, [r7, #15]
 8010286:	4613      	mov	r3, r2
 8010288:	011b      	lsls	r3, r3, #4
 801028a:	4413      	add	r3, r2
 801028c:	3310      	adds	r3, #16
 801028e:	4a09      	ldr	r2, [pc, #36]	; (80102b4 <GetKeyByID+0x58>)
 8010290:	441a      	add	r2, r3
 8010292:	683b      	ldr	r3, [r7, #0]
 8010294:	601a      	str	r2, [r3, #0]
      return SECURE_ELEMENT_SUCCESS;
 8010296:	2300      	movs	r3, #0
 8010298:	e006      	b.n	80102a8 <GetKeyByID+0x4c>
  for (uint8_t i = 0; i < NUM_OF_KEYS; i++)
 801029a:	7bfb      	ldrb	r3, [r7, #15]
 801029c:	3301      	adds	r3, #1
 801029e:	73fb      	strb	r3, [r7, #15]
 80102a0:	7bfb      	ldrb	r3, [r7, #15]
 80102a2:	2b09      	cmp	r3, #9
 80102a4:	d9e3      	bls.n	801026e <GetKeyByID+0x12>
    }
  }
  return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
 80102a6:	2303      	movs	r3, #3
}
 80102a8:	4618      	mov	r0, r3
 80102aa:	3714      	adds	r7, #20
 80102ac:	46bd      	mov	sp, r7
 80102ae:	bc80      	pop	{r7}
 80102b0:	4770      	bx	lr
 80102b2:	bf00      	nop
 80102b4:	20000084 	.word	0x20000084

080102b8 <DummyCB>:

/*
 * Dummy callback in case if the user provides NULL function pointer
 */
static void DummyCB(void)
{
 80102b8:	b480      	push	{r7}
 80102ba:	af00      	add	r7, sp, #0
  return;
 80102bc:	bf00      	nop
}
 80102be:	46bd      	mov	sp, r7
 80102c0:	bc80      	pop	{r7}
 80102c2:	4770      	bx	lr

080102c4 <ComputeCmac>:
 * \param[OUT] cmac           - Computed cmac
 * \retval                    - Status of the operation
 */
static SecureElementStatus_t ComputeCmac(uint8_t *micBxBuffer, uint8_t *buffer, uint16_t size, KeyIdentifier_t keyID,
                                         uint32_t *cmac)
{
 80102c4:	b590      	push	{r4, r7, lr}
 80102c6:	b0d1      	sub	sp, #324	; 0x144
 80102c8:	af00      	add	r7, sp, #0
 80102ca:	f107 040c 	add.w	r4, r7, #12
 80102ce:	6020      	str	r0, [r4, #0]
 80102d0:	f107 0008 	add.w	r0, r7, #8
 80102d4:	6001      	str	r1, [r0, #0]
 80102d6:	4619      	mov	r1, r3
 80102d8:	1dbb      	adds	r3, r7, #6
 80102da:	801a      	strh	r2, [r3, #0]
 80102dc:	1d7b      	adds	r3, r7, #5
 80102de:	460a      	mov	r2, r1
 80102e0:	701a      	strb	r2, [r3, #0]
  SecureElementStatus_t retval = SECURE_ELEMENT_ERROR;
 80102e2:	2306      	movs	r3, #6
 80102e4:	f887 313f 	strb.w	r3, [r7, #319]	; 0x13f
  if ((buffer == NULL) || (cmac == NULL))
 80102e8:	f107 0308 	add.w	r3, r7, #8
 80102ec:	681b      	ldr	r3, [r3, #0]
 80102ee:	2b00      	cmp	r3, #0
 80102f0:	d003      	beq.n	80102fa <ComputeCmac+0x36>
 80102f2:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 80102f6:	2b00      	cmp	r3, #0
 80102f8:	d101      	bne.n	80102fe <ComputeCmac+0x3a>
  {
    return SECURE_ELEMENT_ERROR_NPE;
 80102fa:	2302      	movs	r3, #2
 80102fc:	e04e      	b.n	801039c <ComputeCmac+0xd8>

#if (!defined (LORAWAN_KMS) || (LORAWAN_KMS == 0))
  uint8_t Cmac[16];
  AES_CMAC_CTX aesCmacCtx[1];

  AES_CMAC_Init(aesCmacCtx);
 80102fe:	f107 0314 	add.w	r3, r7, #20
 8010302:	4618      	mov	r0, r3
 8010304:	f7fe fffe 	bl	800f304 <AES_CMAC_Init>

  Key_t *keyItem;
  retval = GetKeyByID(keyID, &keyItem);
 8010308:	f107 0210 	add.w	r2, r7, #16
 801030c:	1d7b      	adds	r3, r7, #5
 801030e:	781b      	ldrb	r3, [r3, #0]
 8010310:	4611      	mov	r1, r2
 8010312:	4618      	mov	r0, r3
 8010314:	f7ff ffa2 	bl	801025c <GetKeyByID>
 8010318:	4603      	mov	r3, r0
 801031a:	f887 313f 	strb.w	r3, [r7, #319]	; 0x13f

  if (retval == SECURE_ELEMENT_SUCCESS)
 801031e:	f897 313f 	ldrb.w	r3, [r7, #319]	; 0x13f
 8010322:	2b00      	cmp	r3, #0
 8010324:	d138      	bne.n	8010398 <ComputeCmac+0xd4>
  {
    AES_CMAC_SetKey(aesCmacCtx, keyItem->KeyValue);
 8010326:	f107 0310 	add.w	r3, r7, #16
 801032a:	681b      	ldr	r3, [r3, #0]
 801032c:	1c5a      	adds	r2, r3, #1
 801032e:	f107 0314 	add.w	r3, r7, #20
 8010332:	4611      	mov	r1, r2
 8010334:	4618      	mov	r0, r3
 8010336:	f7fe fffe 	bl	800f336 <AES_CMAC_SetKey>

    if (micBxBuffer != NULL)
 801033a:	f107 030c 	add.w	r3, r7, #12
 801033e:	681b      	ldr	r3, [r3, #0]
 8010340:	2b00      	cmp	r3, #0
 8010342:	d007      	beq.n	8010354 <ComputeCmac+0x90>
    {
      AES_CMAC_Update(aesCmacCtx, micBxBuffer, 16);
 8010344:	f107 030c 	add.w	r3, r7, #12
 8010348:	f107 0014 	add.w	r0, r7, #20
 801034c:	2210      	movs	r2, #16
 801034e:	6819      	ldr	r1, [r3, #0]
 8010350:	f7ff f800 	bl	800f354 <AES_CMAC_Update>
    }

    AES_CMAC_Update(aesCmacCtx, buffer, size);
 8010354:	1dbb      	adds	r3, r7, #6
 8010356:	881a      	ldrh	r2, [r3, #0]
 8010358:	f107 0308 	add.w	r3, r7, #8
 801035c:	f107 0014 	add.w	r0, r7, #20
 8010360:	6819      	ldr	r1, [r3, #0]
 8010362:	f7fe fff7 	bl	800f354 <AES_CMAC_Update>

    AES_CMAC_Final(Cmac, aesCmacCtx);
 8010366:	f107 0214 	add.w	r2, r7, #20
 801036a:	f507 7396 	add.w	r3, r7, #300	; 0x12c
 801036e:	4611      	mov	r1, r2
 8010370:	4618      	mov	r0, r3
 8010372:	f7ff f8b1 	bl	800f4d8 <AES_CMAC_Final>

    /* Bring into the required format */
    *cmac = (uint32_t)((uint32_t) Cmac[3] << 24 | (uint32_t) Cmac[2] << 16 | (uint32_t) Cmac[1] << 8 |
 8010376:	f897 312f 	ldrb.w	r3, [r7, #303]	; 0x12f
 801037a:	061a      	lsls	r2, r3, #24
 801037c:	f897 312e 	ldrb.w	r3, [r7, #302]	; 0x12e
 8010380:	041b      	lsls	r3, r3, #16
 8010382:	431a      	orrs	r2, r3
 8010384:	f897 312d 	ldrb.w	r3, [r7, #301]	; 0x12d
 8010388:	021b      	lsls	r3, r3, #8
 801038a:	4313      	orrs	r3, r2
                       (uint32_t) Cmac[0]);
 801038c:	f897 212c 	ldrb.w	r2, [r7, #300]	; 0x12c
    *cmac = (uint32_t)((uint32_t) Cmac[3] << 24 | (uint32_t) Cmac[2] << 16 | (uint32_t) Cmac[1] << 8 |
 8010390:	431a      	orrs	r2, r3
 8010392:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 8010396:	601a      	str	r2, [r3, #0]
  {
    retval = SECURE_ELEMENT_ERROR;
  }
#endif /* LORAWAN_KMS */

  return retval;
 8010398:	f897 313f 	ldrb.w	r3, [r7, #319]	; 0x13f
}
 801039c:	4618      	mov	r0, r3
 801039e:	f507 77a2 	add.w	r7, r7, #324	; 0x144
 80103a2:	46bd      	mov	sp, r7
 80103a4:	bd90      	pop	{r4, r7, pc}
	...

080103a8 <SecureElementInit>:
/*
 * API functions
 */

SecureElementStatus_t SecureElementInit(SecureElementNvmEvent seNvmCtxChanged)
{
 80103a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80103aa:	b09d      	sub	sp, #116	; 0x74
 80103ac:	af10      	add	r7, sp, #64	; 0x40
 80103ae:	6278      	str	r0, [r7, #36]	; 0x24
#if (!defined (LORAWAN_KMS) || (LORAWAN_KMS == 0))
  Key_t *keyItem;
  SecureElementStatus_t retval = SECURE_ELEMENT_ERROR;
 80103b0:	2306      	movs	r3, #6
 80103b2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

  /* Initialize LoRaWAN Key List buffer */
  memcpy1((uint8_t *)(SeNvmCtx.KeyList), (const uint8_t *)InitialKeyList, sizeof(Key_t)*NUM_OF_KEYS);
 80103b6:	22aa      	movs	r2, #170	; 0xaa
 80103b8:	4990      	ldr	r1, [pc, #576]	; (80105fc <SecureElementInit+0x254>)
 80103ba:	4891      	ldr	r0, [pc, #580]	; (8010600 <SecureElementInit+0x258>)
 80103bc:	f00c f917 	bl	801c5ee <memcpy1>

  retval = GetKeyByID(APP_KEY, &keyItem);
 80103c0:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80103c4:	4619      	mov	r1, r3
 80103c6:	2000      	movs	r0, #0
 80103c8:	f7ff ff48 	bl	801025c <GetKeyByID>
 80103cc:	4603      	mov	r3, r0
 80103ce:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  KEY_LOG(TS_OFF, VLEVEL_M, "###### OTAA ######\r\n");
 80103d2:	4b8c      	ldr	r3, [pc, #560]	; (8010604 <SecureElementInit+0x25c>)
 80103d4:	2200      	movs	r2, #0
 80103d6:	2100      	movs	r1, #0
 80103d8:	2002      	movs	r0, #2
 80103da:	f010 f859 	bl	8020490 <UTIL_ADV_TRACE_COND_FSend>
  if (retval == SECURE_ELEMENT_SUCCESS)
 80103de:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80103e2:	2b00      	cmp	r3, #0
 80103e4:	d14d      	bne.n	8010482 <SecureElementInit+0xda>
  {
    KEY_LOG(TS_OFF, VLEVEL_M, "###### AppKey:  %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X\r\n", HEX16(keyItem->KeyValue));
 80103e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80103e8:	785b      	ldrb	r3, [r3, #1]
 80103ea:	4618      	mov	r0, r3
 80103ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80103ee:	789b      	ldrb	r3, [r3, #2]
 80103f0:	461c      	mov	r4, r3
 80103f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80103f4:	78db      	ldrb	r3, [r3, #3]
 80103f6:	461d      	mov	r5, r3
 80103f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80103fa:	791b      	ldrb	r3, [r3, #4]
 80103fc:	461e      	mov	r6, r3
 80103fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010400:	795b      	ldrb	r3, [r3, #5]
 8010402:	623b      	str	r3, [r7, #32]
 8010404:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010406:	799b      	ldrb	r3, [r3, #6]
 8010408:	61fb      	str	r3, [r7, #28]
 801040a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801040c:	79db      	ldrb	r3, [r3, #7]
 801040e:	61bb      	str	r3, [r7, #24]
 8010410:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010412:	7a1b      	ldrb	r3, [r3, #8]
 8010414:	617b      	str	r3, [r7, #20]
 8010416:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010418:	7a5b      	ldrb	r3, [r3, #9]
 801041a:	613b      	str	r3, [r7, #16]
 801041c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801041e:	7a9b      	ldrb	r3, [r3, #10]
 8010420:	60fb      	str	r3, [r7, #12]
 8010422:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010424:	7adb      	ldrb	r3, [r3, #11]
 8010426:	60bb      	str	r3, [r7, #8]
 8010428:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801042a:	7b1b      	ldrb	r3, [r3, #12]
 801042c:	607b      	str	r3, [r7, #4]
 801042e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010430:	7b5b      	ldrb	r3, [r3, #13]
 8010432:	603b      	str	r3, [r7, #0]
 8010434:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010436:	7b9b      	ldrb	r3, [r3, #14]
 8010438:	4619      	mov	r1, r3
 801043a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801043c:	7bdb      	ldrb	r3, [r3, #15]
 801043e:	461a      	mov	r2, r3
 8010440:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010442:	7c1b      	ldrb	r3, [r3, #16]
 8010444:	930f      	str	r3, [sp, #60]	; 0x3c
 8010446:	920e      	str	r2, [sp, #56]	; 0x38
 8010448:	910d      	str	r1, [sp, #52]	; 0x34
 801044a:	683a      	ldr	r2, [r7, #0]
 801044c:	920c      	str	r2, [sp, #48]	; 0x30
 801044e:	687a      	ldr	r2, [r7, #4]
 8010450:	920b      	str	r2, [sp, #44]	; 0x2c
 8010452:	68ba      	ldr	r2, [r7, #8]
 8010454:	920a      	str	r2, [sp, #40]	; 0x28
 8010456:	68fa      	ldr	r2, [r7, #12]
 8010458:	9209      	str	r2, [sp, #36]	; 0x24
 801045a:	693a      	ldr	r2, [r7, #16]
 801045c:	9208      	str	r2, [sp, #32]
 801045e:	697a      	ldr	r2, [r7, #20]
 8010460:	9207      	str	r2, [sp, #28]
 8010462:	69ba      	ldr	r2, [r7, #24]
 8010464:	9206      	str	r2, [sp, #24]
 8010466:	69fa      	ldr	r2, [r7, #28]
 8010468:	9205      	str	r2, [sp, #20]
 801046a:	6a3b      	ldr	r3, [r7, #32]
 801046c:	9304      	str	r3, [sp, #16]
 801046e:	9603      	str	r6, [sp, #12]
 8010470:	9502      	str	r5, [sp, #8]
 8010472:	9401      	str	r4, [sp, #4]
 8010474:	9000      	str	r0, [sp, #0]
 8010476:	4b64      	ldr	r3, [pc, #400]	; (8010608 <SecureElementInit+0x260>)
 8010478:	2200      	movs	r2, #0
 801047a:	2100      	movs	r1, #0
 801047c:	2002      	movs	r0, #2
 801047e:	f010 f807 	bl	8020490 <UTIL_ADV_TRACE_COND_FSend>
  }
  retval = GetKeyByID(NWK_KEY, &keyItem);
 8010482:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8010486:	4619      	mov	r1, r3
 8010488:	2001      	movs	r0, #1
 801048a:	f7ff fee7 	bl	801025c <GetKeyByID>
 801048e:	4603      	mov	r3, r0
 8010490:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  if (retval == SECURE_ELEMENT_SUCCESS)
 8010494:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8010498:	2b00      	cmp	r3, #0
 801049a:	d14d      	bne.n	8010538 <SecureElementInit+0x190>
  {
    KEY_LOG(TS_OFF, VLEVEL_M, "###### NwkKey:  %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X\r\n", HEX16(keyItem->KeyValue));
 801049c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801049e:	785b      	ldrb	r3, [r3, #1]
 80104a0:	4618      	mov	r0, r3
 80104a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80104a4:	789b      	ldrb	r3, [r3, #2]
 80104a6:	461c      	mov	r4, r3
 80104a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80104aa:	78db      	ldrb	r3, [r3, #3]
 80104ac:	461d      	mov	r5, r3
 80104ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80104b0:	791b      	ldrb	r3, [r3, #4]
 80104b2:	461e      	mov	r6, r3
 80104b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80104b6:	795b      	ldrb	r3, [r3, #5]
 80104b8:	623b      	str	r3, [r7, #32]
 80104ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80104bc:	799b      	ldrb	r3, [r3, #6]
 80104be:	61fb      	str	r3, [r7, #28]
 80104c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80104c2:	79db      	ldrb	r3, [r3, #7]
 80104c4:	61bb      	str	r3, [r7, #24]
 80104c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80104c8:	7a1b      	ldrb	r3, [r3, #8]
 80104ca:	617b      	str	r3, [r7, #20]
 80104cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80104ce:	7a5b      	ldrb	r3, [r3, #9]
 80104d0:	613b      	str	r3, [r7, #16]
 80104d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80104d4:	7a9b      	ldrb	r3, [r3, #10]
 80104d6:	60fb      	str	r3, [r7, #12]
 80104d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80104da:	7adb      	ldrb	r3, [r3, #11]
 80104dc:	60bb      	str	r3, [r7, #8]
 80104de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80104e0:	7b1b      	ldrb	r3, [r3, #12]
 80104e2:	607b      	str	r3, [r7, #4]
 80104e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80104e6:	7b5b      	ldrb	r3, [r3, #13]
 80104e8:	603b      	str	r3, [r7, #0]
 80104ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80104ec:	7b9b      	ldrb	r3, [r3, #14]
 80104ee:	4619      	mov	r1, r3
 80104f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80104f2:	7bdb      	ldrb	r3, [r3, #15]
 80104f4:	461a      	mov	r2, r3
 80104f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80104f8:	7c1b      	ldrb	r3, [r3, #16]
 80104fa:	930f      	str	r3, [sp, #60]	; 0x3c
 80104fc:	920e      	str	r2, [sp, #56]	; 0x38
 80104fe:	910d      	str	r1, [sp, #52]	; 0x34
 8010500:	683a      	ldr	r2, [r7, #0]
 8010502:	920c      	str	r2, [sp, #48]	; 0x30
 8010504:	687a      	ldr	r2, [r7, #4]
 8010506:	920b      	str	r2, [sp, #44]	; 0x2c
 8010508:	68ba      	ldr	r2, [r7, #8]
 801050a:	920a      	str	r2, [sp, #40]	; 0x28
 801050c:	68fa      	ldr	r2, [r7, #12]
 801050e:	9209      	str	r2, [sp, #36]	; 0x24
 8010510:	693a      	ldr	r2, [r7, #16]
 8010512:	9208      	str	r2, [sp, #32]
 8010514:	697a      	ldr	r2, [r7, #20]
 8010516:	9207      	str	r2, [sp, #28]
 8010518:	69ba      	ldr	r2, [r7, #24]
 801051a:	9206      	str	r2, [sp, #24]
 801051c:	69fa      	ldr	r2, [r7, #28]
 801051e:	9205      	str	r2, [sp, #20]
 8010520:	6a3b      	ldr	r3, [r7, #32]
 8010522:	9304      	str	r3, [sp, #16]
 8010524:	9603      	str	r6, [sp, #12]
 8010526:	9502      	str	r5, [sp, #8]
 8010528:	9401      	str	r4, [sp, #4]
 801052a:	9000      	str	r0, [sp, #0]
 801052c:	4b37      	ldr	r3, [pc, #220]	; (801060c <SecureElementInit+0x264>)
 801052e:	2200      	movs	r2, #0
 8010530:	2100      	movs	r1, #0
 8010532:	2002      	movs	r0, #2
 8010534:	f00f ffac 	bl	8020490 <UTIL_ADV_TRACE_COND_FSend>
  }
  KEY_LOG(TS_OFF, VLEVEL_M, "###### ABP  ######\r\n");
 8010538:	4b35      	ldr	r3, [pc, #212]	; (8010610 <SecureElementInit+0x268>)
 801053a:	2200      	movs	r2, #0
 801053c:	2100      	movs	r1, #0
 801053e:	2002      	movs	r0, #2
 8010540:	f00f ffa6 	bl	8020490 <UTIL_ADV_TRACE_COND_FSend>
  retval = GetKeyByID(APP_S_KEY, &keyItem);
 8010544:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8010548:	4619      	mov	r1, r3
 801054a:	2003      	movs	r0, #3
 801054c:	f7ff fe86 	bl	801025c <GetKeyByID>
 8010550:	4603      	mov	r3, r0
 8010552:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  if (retval == SECURE_ELEMENT_SUCCESS)
 8010556:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 801055a:	2b00      	cmp	r3, #0
 801055c:	d15c      	bne.n	8010618 <SecureElementInit+0x270>
  {
    KEY_LOG(TS_OFF, VLEVEL_M, "###### AppSKey: %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X\r\n", HEX16(keyItem->KeyValue));
 801055e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010560:	785b      	ldrb	r3, [r3, #1]
 8010562:	4618      	mov	r0, r3
 8010564:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010566:	789b      	ldrb	r3, [r3, #2]
 8010568:	461c      	mov	r4, r3
 801056a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801056c:	78db      	ldrb	r3, [r3, #3]
 801056e:	461d      	mov	r5, r3
 8010570:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010572:	791b      	ldrb	r3, [r3, #4]
 8010574:	461e      	mov	r6, r3
 8010576:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010578:	795b      	ldrb	r3, [r3, #5]
 801057a:	623b      	str	r3, [r7, #32]
 801057c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801057e:	799b      	ldrb	r3, [r3, #6]
 8010580:	61fb      	str	r3, [r7, #28]
 8010582:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010584:	79db      	ldrb	r3, [r3, #7]
 8010586:	61bb      	str	r3, [r7, #24]
 8010588:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801058a:	7a1b      	ldrb	r3, [r3, #8]
 801058c:	617b      	str	r3, [r7, #20]
 801058e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010590:	7a5b      	ldrb	r3, [r3, #9]
 8010592:	613b      	str	r3, [r7, #16]
 8010594:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010596:	7a9b      	ldrb	r3, [r3, #10]
 8010598:	60fb      	str	r3, [r7, #12]
 801059a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801059c:	7adb      	ldrb	r3, [r3, #11]
 801059e:	60bb      	str	r3, [r7, #8]
 80105a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80105a2:	7b1b      	ldrb	r3, [r3, #12]
 80105a4:	607b      	str	r3, [r7, #4]
 80105a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80105a8:	7b5b      	ldrb	r3, [r3, #13]
 80105aa:	603b      	str	r3, [r7, #0]
 80105ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80105ae:	7b9b      	ldrb	r3, [r3, #14]
 80105b0:	4619      	mov	r1, r3
 80105b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80105b4:	7bdb      	ldrb	r3, [r3, #15]
 80105b6:	461a      	mov	r2, r3
 80105b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80105ba:	7c1b      	ldrb	r3, [r3, #16]
 80105bc:	930f      	str	r3, [sp, #60]	; 0x3c
 80105be:	920e      	str	r2, [sp, #56]	; 0x38
 80105c0:	910d      	str	r1, [sp, #52]	; 0x34
 80105c2:	683a      	ldr	r2, [r7, #0]
 80105c4:	920c      	str	r2, [sp, #48]	; 0x30
 80105c6:	687a      	ldr	r2, [r7, #4]
 80105c8:	920b      	str	r2, [sp, #44]	; 0x2c
 80105ca:	68ba      	ldr	r2, [r7, #8]
 80105cc:	920a      	str	r2, [sp, #40]	; 0x28
 80105ce:	68fa      	ldr	r2, [r7, #12]
 80105d0:	9209      	str	r2, [sp, #36]	; 0x24
 80105d2:	693a      	ldr	r2, [r7, #16]
 80105d4:	9208      	str	r2, [sp, #32]
 80105d6:	697a      	ldr	r2, [r7, #20]
 80105d8:	9207      	str	r2, [sp, #28]
 80105da:	69ba      	ldr	r2, [r7, #24]
 80105dc:	9206      	str	r2, [sp, #24]
 80105de:	69fa      	ldr	r2, [r7, #28]
 80105e0:	9205      	str	r2, [sp, #20]
 80105e2:	6a3b      	ldr	r3, [r7, #32]
 80105e4:	9304      	str	r3, [sp, #16]
 80105e6:	9603      	str	r6, [sp, #12]
 80105e8:	9502      	str	r5, [sp, #8]
 80105ea:	9401      	str	r4, [sp, #4]
 80105ec:	9000      	str	r0, [sp, #0]
 80105ee:	4b09      	ldr	r3, [pc, #36]	; (8010614 <SecureElementInit+0x26c>)
 80105f0:	2200      	movs	r2, #0
 80105f2:	2100      	movs	r1, #0
 80105f4:	2002      	movs	r0, #2
 80105f6:	f00f ff4b 	bl	8020490 <UTIL_ADV_TRACE_COND_FSend>
 80105fa:	e00d      	b.n	8010618 <SecureElementInit+0x270>
 80105fc:	08022a6c 	.word	0x08022a6c
 8010600:	20000094 	.word	0x20000094
 8010604:	080221ac 	.word	0x080221ac
 8010608:	080221c4 	.word	0x080221c4
 801060c:	08022228 	.word	0x08022228
 8010610:	0802228c 	.word	0x0802228c
 8010614:	080222a4 	.word	0x080222a4
  }
  retval = GetKeyByID(NWK_S_KEY, &keyItem);
 8010618:	f107 0328 	add.w	r3, r7, #40	; 0x28
 801061c:	4619      	mov	r1, r3
 801061e:	2002      	movs	r0, #2
 8010620:	f7ff fe1c 	bl	801025c <GetKeyByID>
 8010624:	4603      	mov	r3, r0
 8010626:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  if (retval == SECURE_ELEMENT_SUCCESS)
 801062a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 801062e:	2b00      	cmp	r3, #0
 8010630:	d14d      	bne.n	80106ce <SecureElementInit+0x326>
  {
    KEY_LOG(TS_OFF, VLEVEL_M, "###### NwkSKey: %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X\r\n", HEX16(keyItem->KeyValue));
 8010632:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010634:	785b      	ldrb	r3, [r3, #1]
 8010636:	4618      	mov	r0, r3
 8010638:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801063a:	789b      	ldrb	r3, [r3, #2]
 801063c:	461c      	mov	r4, r3
 801063e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010640:	78db      	ldrb	r3, [r3, #3]
 8010642:	461d      	mov	r5, r3
 8010644:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010646:	791b      	ldrb	r3, [r3, #4]
 8010648:	461e      	mov	r6, r3
 801064a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801064c:	795b      	ldrb	r3, [r3, #5]
 801064e:	623b      	str	r3, [r7, #32]
 8010650:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010652:	799b      	ldrb	r3, [r3, #6]
 8010654:	61fb      	str	r3, [r7, #28]
 8010656:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010658:	79db      	ldrb	r3, [r3, #7]
 801065a:	61bb      	str	r3, [r7, #24]
 801065c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801065e:	7a1b      	ldrb	r3, [r3, #8]
 8010660:	617b      	str	r3, [r7, #20]
 8010662:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010664:	7a5b      	ldrb	r3, [r3, #9]
 8010666:	613b      	str	r3, [r7, #16]
 8010668:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801066a:	7a9b      	ldrb	r3, [r3, #10]
 801066c:	60fb      	str	r3, [r7, #12]
 801066e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010670:	7adb      	ldrb	r3, [r3, #11]
 8010672:	60bb      	str	r3, [r7, #8]
 8010674:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010676:	7b1b      	ldrb	r3, [r3, #12]
 8010678:	607b      	str	r3, [r7, #4]
 801067a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801067c:	7b5b      	ldrb	r3, [r3, #13]
 801067e:	603b      	str	r3, [r7, #0]
 8010680:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010682:	7b9b      	ldrb	r3, [r3, #14]
 8010684:	4619      	mov	r1, r3
 8010686:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010688:	7bdb      	ldrb	r3, [r3, #15]
 801068a:	461a      	mov	r2, r3
 801068c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801068e:	7c1b      	ldrb	r3, [r3, #16]
 8010690:	930f      	str	r3, [sp, #60]	; 0x3c
 8010692:	920e      	str	r2, [sp, #56]	; 0x38
 8010694:	910d      	str	r1, [sp, #52]	; 0x34
 8010696:	683a      	ldr	r2, [r7, #0]
 8010698:	920c      	str	r2, [sp, #48]	; 0x30
 801069a:	687a      	ldr	r2, [r7, #4]
 801069c:	920b      	str	r2, [sp, #44]	; 0x2c
 801069e:	68ba      	ldr	r2, [r7, #8]
 80106a0:	920a      	str	r2, [sp, #40]	; 0x28
 80106a2:	68fa      	ldr	r2, [r7, #12]
 80106a4:	9209      	str	r2, [sp, #36]	; 0x24
 80106a6:	693a      	ldr	r2, [r7, #16]
 80106a8:	9208      	str	r2, [sp, #32]
 80106aa:	697a      	ldr	r2, [r7, #20]
 80106ac:	9207      	str	r2, [sp, #28]
 80106ae:	69ba      	ldr	r2, [r7, #24]
 80106b0:	9206      	str	r2, [sp, #24]
 80106b2:	69fa      	ldr	r2, [r7, #28]
 80106b4:	9205      	str	r2, [sp, #20]
 80106b6:	6a3b      	ldr	r3, [r7, #32]
 80106b8:	9304      	str	r3, [sp, #16]
 80106ba:	9603      	str	r6, [sp, #12]
 80106bc:	9502      	str	r5, [sp, #8]
 80106be:	9401      	str	r4, [sp, #4]
 80106c0:	9000      	str	r0, [sp, #0]
 80106c2:	4b0d      	ldr	r3, [pc, #52]	; (80106f8 <SecureElementInit+0x350>)
 80106c4:	2200      	movs	r2, #0
 80106c6:	2100      	movs	r1, #0
 80106c8:	2002      	movs	r0, #2
 80106ca:	f00f fee1 	bl	8020490 <UTIL_ADV_TRACE_COND_FSend>
  SeNvmCtx.KeyList[itr].KeyID = SLOT_RAND_ZERO_KEY;

#endif /* LORAWAN_KMS */

  /* Assign callback */
  if (seNvmCtxChanged != 0)
 80106ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80106d0:	2b00      	cmp	r3, #0
 80106d2:	d003      	beq.n	80106dc <SecureElementInit+0x334>
  {
    SeNvmCtxChanged = seNvmCtxChanged;
 80106d4:	4a09      	ldr	r2, [pc, #36]	; (80106fc <SecureElementInit+0x354>)
 80106d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80106d8:	6013      	str	r3, [r2, #0]
 80106da:	e002      	b.n	80106e2 <SecureElementInit+0x33a>
  }
  else
  {
    SeNvmCtxChanged = DummyCB;
 80106dc:	4b07      	ldr	r3, [pc, #28]	; (80106fc <SecureElementInit+0x354>)
 80106de:	4a08      	ldr	r2, [pc, #32]	; (8010700 <SecureElementInit+0x358>)
 80106e0:	601a      	str	r2, [r3, #0]
  }

#if !defined( SECURE_ELEMENT_PRE_PROVISIONED )
#if ( STATIC_DEVICE_EUI == 0 )
  /* Get a DevEUI from MCU unique ID */
  GetUniqueId(SeNvmCtx.DevEui);
 80106e2:	4808      	ldr	r0, [pc, #32]	; (8010704 <SecureElementInit+0x35c>)
 80106e4:	f7f4 fd05 	bl	80050f2 <GetUniqueId>
#endif /* STATIC_DEVICE_EUI */
#endif /* !SECURE_ELEMENT_PRE_PROVISIONED */
  SeNvmCtxChanged();
 80106e8:	4b04      	ldr	r3, [pc, #16]	; (80106fc <SecureElementInit+0x354>)
 80106ea:	681b      	ldr	r3, [r3, #0]
 80106ec:	4798      	blx	r3

  return SECURE_ELEMENT_SUCCESS;
 80106ee:	2300      	movs	r3, #0
}
 80106f0:	4618      	mov	r0, r3
 80106f2:	3734      	adds	r7, #52	; 0x34
 80106f4:	46bd      	mov	sp, r7
 80106f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80106f8:	08022308 	.word	0x08022308
 80106fc:	20000934 	.word	0x20000934
 8010700:	080102b9 	.word	0x080102b9
 8010704:	20000084 	.word	0x20000084

08010708 <SecureElementRestoreNvmCtx>:
  return SECURE_ELEMENT_SUCCESS;
#endif /* LORAWAN_KMS == 1 */
}

SecureElementStatus_t SecureElementRestoreNvmCtx(void *seNvmCtx)
{
 8010708:	b580      	push	{r7, lr}
 801070a:	b082      	sub	sp, #8
 801070c:	af00      	add	r7, sp, #0
 801070e:	6078      	str	r0, [r7, #4]
  /* Restore nvm context */
  if (seNvmCtx != 0)
 8010710:	687b      	ldr	r3, [r7, #4]
 8010712:	2b00      	cmp	r3, #0
 8010714:	d006      	beq.n	8010724 <SecureElementRestoreNvmCtx+0x1c>
  {
    memcpy1((uint8_t *) &SeNvmCtx, (uint8_t *) seNvmCtx, sizeof(SeNvmCtx));
 8010716:	22ba      	movs	r2, #186	; 0xba
 8010718:	6879      	ldr	r1, [r7, #4]
 801071a:	4805      	ldr	r0, [pc, #20]	; (8010730 <SecureElementRestoreNvmCtx+0x28>)
 801071c:	f00b ff67 	bl	801c5ee <memcpy1>
    return SECURE_ELEMENT_SUCCESS;
 8010720:	2300      	movs	r3, #0
 8010722:	e000      	b.n	8010726 <SecureElementRestoreNvmCtx+0x1e>
  }
  else
  {
    return SECURE_ELEMENT_ERROR_NPE;
 8010724:	2302      	movs	r3, #2
  }
}
 8010726:	4618      	mov	r0, r3
 8010728:	3708      	adds	r7, #8
 801072a:	46bd      	mov	sp, r7
 801072c:	bd80      	pop	{r7, pc}
 801072e:	bf00      	nop
 8010730:	20000084 	.word	0x20000084

08010734 <SecureElementGetNvmCtx>:

void *SecureElementGetNvmCtx(size_t *seNvmCtxSize)
{
 8010734:	b480      	push	{r7}
 8010736:	b083      	sub	sp, #12
 8010738:	af00      	add	r7, sp, #0
 801073a:	6078      	str	r0, [r7, #4]
  *seNvmCtxSize = sizeof(SeNvmCtx);
 801073c:	687b      	ldr	r3, [r7, #4]
 801073e:	22ba      	movs	r2, #186	; 0xba
 8010740:	601a      	str	r2, [r3, #0]
  return &SeNvmCtx;
 8010742:	4b03      	ldr	r3, [pc, #12]	; (8010750 <SecureElementGetNvmCtx+0x1c>)
}
 8010744:	4618      	mov	r0, r3
 8010746:	370c      	adds	r7, #12
 8010748:	46bd      	mov	sp, r7
 801074a:	bc80      	pop	{r7}
 801074c:	4770      	bx	lr
 801074e:	bf00      	nop
 8010750:	20000084 	.word	0x20000084

08010754 <SecureElementSetKey>:

SecureElementStatus_t SecureElementSetKey(KeyIdentifier_t keyID, uint8_t *key)
{
 8010754:	b580      	push	{r7, lr}
 8010756:	b088      	sub	sp, #32
 8010758:	af00      	add	r7, sp, #0
 801075a:	4603      	mov	r3, r0
 801075c:	6039      	str	r1, [r7, #0]
 801075e:	71fb      	strb	r3, [r7, #7]
  if (key == NULL)
 8010760:	683b      	ldr	r3, [r7, #0]
 8010762:	2b00      	cmp	r3, #0
 8010764:	d101      	bne.n	801076a <SecureElementSetKey+0x16>
  {
    return SECURE_ELEMENT_ERROR_NPE;
 8010766:	2302      	movs	r3, #2
 8010768:	e04f      	b.n	801080a <SecureElementSetKey+0xb6>
  }

#if (!defined (LORAWAN_KMS) || (LORAWAN_KMS == 0))
  for (uint8_t i = 0; i < NUM_OF_KEYS; i++)
 801076a:	2300      	movs	r3, #0
 801076c:	77fb      	strb	r3, [r7, #31]
 801076e:	e048      	b.n	8010802 <SecureElementSetKey+0xae>
  {
    if (SeNvmCtx.KeyList[i].KeyID == keyID)
 8010770:	7ffa      	ldrb	r2, [r7, #31]
 8010772:	4928      	ldr	r1, [pc, #160]	; (8010814 <SecureElementSetKey+0xc0>)
 8010774:	4613      	mov	r3, r2
 8010776:	011b      	lsls	r3, r3, #4
 8010778:	4413      	add	r3, r2
 801077a:	440b      	add	r3, r1
 801077c:	3310      	adds	r3, #16
 801077e:	781b      	ldrb	r3, [r3, #0]
 8010780:	79fa      	ldrb	r2, [r7, #7]
 8010782:	429a      	cmp	r2, r3
 8010784:	d13a      	bne.n	80107fc <SecureElementSetKey+0xa8>
    {
#if ( LORAMAC_MAX_MC_CTX == 1 )
      if (keyID == MC_KEY_0)
 8010786:	79fb      	ldrb	r3, [r7, #7]
 8010788:	2b80      	cmp	r3, #128	; 0x80
 801078a:	d125      	bne.n	80107d8 <SecureElementSetKey+0x84>
#else /* LORAMAC_MAX_MC_CTX > 1 */
      if ((keyID == MC_KEY_0) || (keyID == MC_KEY_1) || (keyID == MC_KEY_2) || (keyID == MC_KEY_3))
#endif /* LORAMAC_MAX_MC_CTX */
      {
        /* Decrypt the key if its a Mckey */
        SecureElementStatus_t retval = SECURE_ELEMENT_ERROR;
 801078c:	2306      	movs	r3, #6
 801078e:	77bb      	strb	r3, [r7, #30]
        uint8_t decryptedKey[16] = { 0 };
 8010790:	2300      	movs	r3, #0
 8010792:	60fb      	str	r3, [r7, #12]
 8010794:	f107 0310 	add.w	r3, r7, #16
 8010798:	2200      	movs	r2, #0
 801079a:	601a      	str	r2, [r3, #0]
 801079c:	605a      	str	r2, [r3, #4]
 801079e:	609a      	str	r2, [r3, #8]

        retval = SecureElementAesEncrypt(key, 16, MC_KE_KEY, decryptedKey);
 80107a0:	f107 030c 	add.w	r3, r7, #12
 80107a4:	227f      	movs	r2, #127	; 0x7f
 80107a6:	2110      	movs	r1, #16
 80107a8:	6838      	ldr	r0, [r7, #0]
 80107aa:	f000 f884 	bl	80108b6 <SecureElementAesEncrypt>
 80107ae:	4603      	mov	r3, r0
 80107b0:	77bb      	strb	r3, [r7, #30]

        memcpy1(SeNvmCtx.KeyList[i].KeyValue, decryptedKey, SE_KEY_SIZE);
 80107b2:	7ffa      	ldrb	r2, [r7, #31]
 80107b4:	4613      	mov	r3, r2
 80107b6:	011b      	lsls	r3, r3, #4
 80107b8:	4413      	add	r3, r2
 80107ba:	3310      	adds	r3, #16
 80107bc:	4a15      	ldr	r2, [pc, #84]	; (8010814 <SecureElementSetKey+0xc0>)
 80107be:	4413      	add	r3, r2
 80107c0:	3301      	adds	r3, #1
 80107c2:	f107 010c 	add.w	r1, r7, #12
 80107c6:	2210      	movs	r2, #16
 80107c8:	4618      	mov	r0, r3
 80107ca:	f00b ff10 	bl	801c5ee <memcpy1>
        SeNvmCtxChanged();
 80107ce:	4b12      	ldr	r3, [pc, #72]	; (8010818 <SecureElementSetKey+0xc4>)
 80107d0:	681b      	ldr	r3, [r3, #0]
 80107d2:	4798      	blx	r3

        return retval;
 80107d4:	7fbb      	ldrb	r3, [r7, #30]
 80107d6:	e018      	b.n	801080a <SecureElementSetKey+0xb6>
      }
      else
      {
        memcpy1(SeNvmCtx.KeyList[i].KeyValue, key, SE_KEY_SIZE);
 80107d8:	7ffa      	ldrb	r2, [r7, #31]
 80107da:	4613      	mov	r3, r2
 80107dc:	011b      	lsls	r3, r3, #4
 80107de:	4413      	add	r3, r2
 80107e0:	3310      	adds	r3, #16
 80107e2:	4a0c      	ldr	r2, [pc, #48]	; (8010814 <SecureElementSetKey+0xc0>)
 80107e4:	4413      	add	r3, r2
 80107e6:	3301      	adds	r3, #1
 80107e8:	2210      	movs	r2, #16
 80107ea:	6839      	ldr	r1, [r7, #0]
 80107ec:	4618      	mov	r0, r3
 80107ee:	f00b fefe 	bl	801c5ee <memcpy1>
        SeNvmCtxChanged();
 80107f2:	4b09      	ldr	r3, [pc, #36]	; (8010818 <SecureElementSetKey+0xc4>)
 80107f4:	681b      	ldr	r3, [r3, #0]
 80107f6:	4798      	blx	r3
        return SECURE_ELEMENT_SUCCESS;
 80107f8:	2300      	movs	r3, #0
 80107fa:	e006      	b.n	801080a <SecureElementSetKey+0xb6>
  for (uint8_t i = 0; i < NUM_OF_KEYS; i++)
 80107fc:	7ffb      	ldrb	r3, [r7, #31]
 80107fe:	3301      	adds	r3, #1
 8010800:	77fb      	strb	r3, [r7, #31]
 8010802:	7ffb      	ldrb	r3, [r7, #31]
 8010804:	2b09      	cmp	r3, #9
 8010806:	d9b3      	bls.n	8010770 <SecureElementSetKey+0x1c>
      }
    }
  }
  return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
 8010808:	2303      	movs	r3, #3
#else /* LORAWAN_KMS == 1 */
  /* Indexes are already stored at init or when deriving the key */
  CK_OBJECT_HANDLE keyIndex;
  return GetKeyIndexByID(keyID, &keyIndex);
#endif /* LORAWAN_KMS */
}
 801080a:	4618      	mov	r0, r3
 801080c:	3720      	adds	r7, #32
 801080e:	46bd      	mov	sp, r7
 8010810:	bd80      	pop	{r7, pc}
 8010812:	bf00      	nop
 8010814:	20000084 	.word	0x20000084
 8010818:	20000934 	.word	0x20000934

0801081c <SecureElementComputeAesCmac>:
#endif /* LORAWAN_KMS */
}

SecureElementStatus_t SecureElementComputeAesCmac(uint8_t *micBxBuffer, uint8_t *buffer, uint16_t size,
                                                  KeyIdentifier_t keyID, uint32_t *cmac)
{
 801081c:	b580      	push	{r7, lr}
 801081e:	b086      	sub	sp, #24
 8010820:	af02      	add	r7, sp, #8
 8010822:	60f8      	str	r0, [r7, #12]
 8010824:	60b9      	str	r1, [r7, #8]
 8010826:	4611      	mov	r1, r2
 8010828:	461a      	mov	r2, r3
 801082a:	460b      	mov	r3, r1
 801082c:	80fb      	strh	r3, [r7, #6]
 801082e:	4613      	mov	r3, r2
 8010830:	717b      	strb	r3, [r7, #5]
  if (keyID >= LORAMAC_CRYPTO_MULTICAST_KEYS)
 8010832:	797b      	ldrb	r3, [r7, #5]
 8010834:	2b7e      	cmp	r3, #126	; 0x7e
 8010836:	d901      	bls.n	801083c <SecureElementComputeAesCmac+0x20>
  {
    /* Never accept multicast key identifier for cmac computation */
    return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
 8010838:	2303      	movs	r3, #3
 801083a:	e009      	b.n	8010850 <SecureElementComputeAesCmac+0x34>
  }

  return ComputeCmac(micBxBuffer, buffer, size, keyID, cmac);
 801083c:	7979      	ldrb	r1, [r7, #5]
 801083e:	88fa      	ldrh	r2, [r7, #6]
 8010840:	69bb      	ldr	r3, [r7, #24]
 8010842:	9300      	str	r3, [sp, #0]
 8010844:	460b      	mov	r3, r1
 8010846:	68b9      	ldr	r1, [r7, #8]
 8010848:	68f8      	ldr	r0, [r7, #12]
 801084a:	f7ff fd3b 	bl	80102c4 <ComputeCmac>
 801084e:	4603      	mov	r3, r0
}
 8010850:	4618      	mov	r0, r3
 8010852:	3710      	adds	r7, #16
 8010854:	46bd      	mov	sp, r7
 8010856:	bd80      	pop	{r7, pc}

08010858 <SecureElementVerifyAesCmac>:

SecureElementStatus_t SecureElementVerifyAesCmac(uint8_t *buffer, uint16_t size, uint32_t expectedCmac,
                                                 KeyIdentifier_t keyID)
{
 8010858:	b580      	push	{r7, lr}
 801085a:	b088      	sub	sp, #32
 801085c:	af02      	add	r7, sp, #8
 801085e:	60f8      	str	r0, [r7, #12]
 8010860:	607a      	str	r2, [r7, #4]
 8010862:	461a      	mov	r2, r3
 8010864:	460b      	mov	r3, r1
 8010866:	817b      	strh	r3, [r7, #10]
 8010868:	4613      	mov	r3, r2
 801086a:	727b      	strb	r3, [r7, #9]
  SecureElementStatus_t retval = SECURE_ELEMENT_ERROR;
 801086c:	2306      	movs	r3, #6
 801086e:	75fb      	strb	r3, [r7, #23]
  if (buffer == NULL)
 8010870:	68fb      	ldr	r3, [r7, #12]
 8010872:	2b00      	cmp	r3, #0
 8010874:	d101      	bne.n	801087a <SecureElementVerifyAesCmac+0x22>
  {
    return SECURE_ELEMENT_ERROR_NPE;
 8010876:	2302      	movs	r3, #2
 8010878:	e019      	b.n	80108ae <SecureElementVerifyAesCmac+0x56>
  }

#if (!defined (LORAWAN_KMS) || (LORAWAN_KMS == 0))
  uint32_t compCmac = 0;
 801087a:	2300      	movs	r3, #0
 801087c:	613b      	str	r3, [r7, #16]

  retval = ComputeCmac(NULL, buffer, size, keyID, &compCmac);
 801087e:	7a79      	ldrb	r1, [r7, #9]
 8010880:	897a      	ldrh	r2, [r7, #10]
 8010882:	f107 0310 	add.w	r3, r7, #16
 8010886:	9300      	str	r3, [sp, #0]
 8010888:	460b      	mov	r3, r1
 801088a:	68f9      	ldr	r1, [r7, #12]
 801088c:	2000      	movs	r0, #0
 801088e:	f7ff fd19 	bl	80102c4 <ComputeCmac>
 8010892:	4603      	mov	r3, r0
 8010894:	75fb      	strb	r3, [r7, #23]
  if (retval != SECURE_ELEMENT_SUCCESS)
 8010896:	7dfb      	ldrb	r3, [r7, #23]
 8010898:	2b00      	cmp	r3, #0
 801089a:	d001      	beq.n	80108a0 <SecureElementVerifyAesCmac+0x48>
  {
    return retval;
 801089c:	7dfb      	ldrb	r3, [r7, #23]
 801089e:	e006      	b.n	80108ae <SecureElementVerifyAesCmac+0x56>
  }

  if (expectedCmac != compCmac)
 80108a0:	693b      	ldr	r3, [r7, #16]
 80108a2:	687a      	ldr	r2, [r7, #4]
 80108a4:	429a      	cmp	r2, r3
 80108a6:	d001      	beq.n	80108ac <SecureElementVerifyAesCmac+0x54>
  {
    retval = SECURE_ELEMENT_FAIL_CMAC;
 80108a8:	2301      	movs	r3, #1
 80108aa:	75fb      	strb	r3, [r7, #23]
    retval = SECURE_ELEMENT_ERROR;
  }

#endif /* LORAWAN_KMS */

  return retval;
 80108ac:	7dfb      	ldrb	r3, [r7, #23]
}
 80108ae:	4618      	mov	r0, r3
 80108b0:	3718      	adds	r7, #24
 80108b2:	46bd      	mov	sp, r7
 80108b4:	bd80      	pop	{r7, pc}

080108b6 <SecureElementAesEncrypt>:

SecureElementStatus_t SecureElementAesEncrypt(uint8_t *buffer, uint16_t size, KeyIdentifier_t keyID,
                                              uint8_t *encBuffer)
{
 80108b6:	b580      	push	{r7, lr}
 80108b8:	b0c2      	sub	sp, #264	; 0x108
 80108ba:	af00      	add	r7, sp, #0
 80108bc:	60f8      	str	r0, [r7, #12]
 80108be:	4608      	mov	r0, r1
 80108c0:	4611      	mov	r1, r2
 80108c2:	1d3a      	adds	r2, r7, #4
 80108c4:	6013      	str	r3, [r2, #0]
 80108c6:	4603      	mov	r3, r0
 80108c8:	817b      	strh	r3, [r7, #10]
 80108ca:	460b      	mov	r3, r1
 80108cc:	727b      	strb	r3, [r7, #9]
  SecureElementStatus_t retval = SECURE_ELEMENT_ERROR;
 80108ce:	2306      	movs	r3, #6
 80108d0:	f887 3106 	strb.w	r3, [r7, #262]	; 0x106
  if (buffer == NULL || encBuffer == NULL)
 80108d4:	68fb      	ldr	r3, [r7, #12]
 80108d6:	2b00      	cmp	r3, #0
 80108d8:	d003      	beq.n	80108e2 <SecureElementAesEncrypt+0x2c>
 80108da:	1d3b      	adds	r3, r7, #4
 80108dc:	681b      	ldr	r3, [r3, #0]
 80108de:	2b00      	cmp	r3, #0
 80108e0:	d101      	bne.n	80108e6 <SecureElementAesEncrypt+0x30>
  {
    return SECURE_ELEMENT_ERROR_NPE;
 80108e2:	2302      	movs	r3, #2
 80108e4:	e043      	b.n	801096e <SecureElementAesEncrypt+0xb8>
  }

  /* Check if the size is divisible by 16 */
  if ((size % 16) != 0)
 80108e6:	897b      	ldrh	r3, [r7, #10]
 80108e8:	f003 030f 	and.w	r3, r3, #15
 80108ec:	b29b      	uxth	r3, r3
 80108ee:	2b00      	cmp	r3, #0
 80108f0:	d001      	beq.n	80108f6 <SecureElementAesEncrypt+0x40>
  {
    return SECURE_ELEMENT_ERROR_BUF_SIZE;
 80108f2:	2305      	movs	r3, #5
 80108f4:	e03b      	b.n	801096e <SecureElementAesEncrypt+0xb8>
  }

#if (!defined (LORAWAN_KMS) || (LORAWAN_KMS == 0))
  lorawan_aes_context aesContext;
  memset1(aesContext.ksch, '\0', 240);
 80108f6:	f107 0314 	add.w	r3, r7, #20
 80108fa:	22f0      	movs	r2, #240	; 0xf0
 80108fc:	2100      	movs	r1, #0
 80108fe:	4618      	mov	r0, r3
 8010900:	f00b feb0 	bl	801c664 <memset1>

  Key_t *pItem;
  retval = GetKeyByID(keyID, &pItem);
 8010904:	f107 0210 	add.w	r2, r7, #16
 8010908:	7a7b      	ldrb	r3, [r7, #9]
 801090a:	4611      	mov	r1, r2
 801090c:	4618      	mov	r0, r3
 801090e:	f7ff fca5 	bl	801025c <GetKeyByID>
 8010912:	4603      	mov	r3, r0
 8010914:	f887 3106 	strb.w	r3, [r7, #262]	; 0x106

  if (retval == SECURE_ELEMENT_SUCCESS)
 8010918:	f897 3106 	ldrb.w	r3, [r7, #262]	; 0x106
 801091c:	2b00      	cmp	r3, #0
 801091e:	d124      	bne.n	801096a <SecureElementAesEncrypt+0xb4>
  {
    lorawan_aes_set_key(pItem->KeyValue, 16, &aesContext);
 8010920:	693b      	ldr	r3, [r7, #16]
 8010922:	3301      	adds	r3, #1
 8010924:	f107 0214 	add.w	r2, r7, #20
 8010928:	2110      	movs	r1, #16
 801092a:	4618      	mov	r0, r3
 801092c:	f7ff fb6e 	bl	801000c <lorawan_aes_set_key>

    uint8_t block = 0;
 8010930:	2300      	movs	r3, #0
 8010932:	f887 3107 	strb.w	r3, [r7, #263]	; 0x107

    while (size != 0)
 8010936:	e015      	b.n	8010964 <SecureElementAesEncrypt+0xae>
    {
      lorawan_aes_encrypt(&buffer[block], &encBuffer[block], &aesContext);
 8010938:	f897 3107 	ldrb.w	r3, [r7, #263]	; 0x107
 801093c:	68fa      	ldr	r2, [r7, #12]
 801093e:	18d0      	adds	r0, r2, r3
 8010940:	f897 3107 	ldrb.w	r3, [r7, #263]	; 0x107
 8010944:	1d3a      	adds	r2, r7, #4
 8010946:	6812      	ldr	r2, [r2, #0]
 8010948:	4413      	add	r3, r2
 801094a:	f107 0214 	add.w	r2, r7, #20
 801094e:	4619      	mov	r1, r3
 8010950:	f7ff fc3a 	bl	80101c8 <lorawan_aes_encrypt>
      block = block + 16;
 8010954:	f897 3107 	ldrb.w	r3, [r7, #263]	; 0x107
 8010958:	3310      	adds	r3, #16
 801095a:	f887 3107 	strb.w	r3, [r7, #263]	; 0x107
      size = size - 16;
 801095e:	897b      	ldrh	r3, [r7, #10]
 8010960:	3b10      	subs	r3, #16
 8010962:	817b      	strh	r3, [r7, #10]
    while (size != 0)
 8010964:	897b      	ldrh	r3, [r7, #10]
 8010966:	2b00      	cmp	r3, #0
 8010968:	d1e6      	bne.n	8010938 <SecureElementAesEncrypt+0x82>
  {
    retval = SECURE_ELEMENT_ERROR;
  }
#endif /* LORAWAN_KMS */

  return retval;
 801096a:	f897 3106 	ldrb.w	r3, [r7, #262]	; 0x106
}
 801096e:	4618      	mov	r0, r3
 8010970:	f507 7784 	add.w	r7, r7, #264	; 0x108
 8010974:	46bd      	mov	sp, r7
 8010976:	bd80      	pop	{r7, pc}

08010978 <SecureElementDeriveAndStoreKey>:

SecureElementStatus_t SecureElementDeriveAndStoreKey(Version_t version, uint8_t *input, KeyIdentifier_t rootKeyID,
                                                     KeyIdentifier_t targetKeyID)
{
 8010978:	b580      	push	{r7, lr}
 801097a:	b08a      	sub	sp, #40	; 0x28
 801097c:	af00      	add	r7, sp, #0
 801097e:	60f8      	str	r0, [r7, #12]
 8010980:	60b9      	str	r1, [r7, #8]
 8010982:	4611      	mov	r1, r2
 8010984:	461a      	mov	r2, r3
 8010986:	460b      	mov	r3, r1
 8010988:	71fb      	strb	r3, [r7, #7]
 801098a:	4613      	mov	r3, r2
 801098c:	71bb      	strb	r3, [r7, #6]
  SecureElementStatus_t retval = SECURE_ELEMENT_ERROR;
 801098e:	2306      	movs	r3, #6
 8010990:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  if (input == NULL)
 8010994:	68bb      	ldr	r3, [r7, #8]
 8010996:	2b00      	cmp	r3, #0
 8010998:	d101      	bne.n	801099e <SecureElementDeriveAndStoreKey+0x26>
  {
    return SECURE_ELEMENT_ERROR_NPE;
 801099a:	2302      	movs	r3, #2
 801099c:	e033      	b.n	8010a06 <SecureElementDeriveAndStoreKey+0x8e>
  }

  /* In case of MC_KE_KEY, only McRootKey can be used as root key */
  if (targetKeyID == MC_KE_KEY)
 801099e:	79bb      	ldrb	r3, [r7, #6]
 80109a0:	2b7f      	cmp	r3, #127	; 0x7f
 80109a2:	d104      	bne.n	80109ae <SecureElementDeriveAndStoreKey+0x36>
  {
    if (rootKeyID != MC_ROOT_KEY)
 80109a4:	79fb      	ldrb	r3, [r7, #7]
 80109a6:	2b04      	cmp	r3, #4
 80109a8:	d001      	beq.n	80109ae <SecureElementDeriveAndStoreKey+0x36>
    {
      return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
 80109aa:	2303      	movs	r3, #3
 80109ac:	e02b      	b.n	8010a06 <SecureElementDeriveAndStoreKey+0x8e>
    }
  }

#if (!defined (LORAWAN_KMS) || (LORAWAN_KMS == 0))
  uint8_t key[16] = { 0 };
 80109ae:	2300      	movs	r3, #0
 80109b0:	617b      	str	r3, [r7, #20]
 80109b2:	f107 0318 	add.w	r3, r7, #24
 80109b6:	2200      	movs	r2, #0
 80109b8:	601a      	str	r2, [r3, #0]
 80109ba:	605a      	str	r2, [r3, #4]
 80109bc:	609a      	str	r2, [r3, #8]
  /* Derive key */
  retval = SecureElementAesEncrypt(input, 16, rootKeyID, key);
 80109be:	f107 0314 	add.w	r3, r7, #20
 80109c2:	79fa      	ldrb	r2, [r7, #7]
 80109c4:	2110      	movs	r1, #16
 80109c6:	68b8      	ldr	r0, [r7, #8]
 80109c8:	f7ff ff75 	bl	80108b6 <SecureElementAesEncrypt>
 80109cc:	4603      	mov	r3, r0
 80109ce:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  if (retval != SECURE_ELEMENT_SUCCESS)
 80109d2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80109d6:	2b00      	cmp	r3, #0
 80109d8:	d002      	beq.n	80109e0 <SecureElementDeriveAndStoreKey+0x68>
  {
    return retval;
 80109da:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80109de:	e012      	b.n	8010a06 <SecureElementDeriveAndStoreKey+0x8e>
  }

  /* Store key */
  retval = SecureElementSetKey(targetKeyID, key);
 80109e0:	f107 0214 	add.w	r2, r7, #20
 80109e4:	79bb      	ldrb	r3, [r7, #6]
 80109e6:	4611      	mov	r1, r2
 80109e8:	4618      	mov	r0, r3
 80109ea:	f7ff feb3 	bl	8010754 <SecureElementSetKey>
 80109ee:	4603      	mov	r3, r0
 80109f0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  if (retval != SECURE_ELEMENT_SUCCESS)
 80109f4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80109f8:	2b00      	cmp	r3, #0
 80109fa:	d002      	beq.n	8010a02 <SecureElementDeriveAndStoreKey+0x8a>
  {
    return retval;
 80109fc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8010a00:	e001      	b.n	8010a06 <SecureElementDeriveAndStoreKey+0x8e>
  {
    retval = SECURE_ELEMENT_ERROR;
  }
#endif /* LORAWAN_KMS */

  return retval;
 8010a02:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8010a06:	4618      	mov	r0, r3
 8010a08:	3728      	adds	r7, #40	; 0x28
 8010a0a:	46bd      	mov	sp, r7
 8010a0c:	bd80      	pop	{r7, pc}

08010a0e <SecureElementProcessJoinAccept>:

SecureElementStatus_t SecureElementProcessJoinAccept(JoinReqIdentifier_t joinReqType, uint8_t *joinEui,
                                                     uint16_t devNonce, uint8_t *encJoinAccept,
                                                     uint8_t encJoinAcceptSize, uint8_t *decJoinAccept,
                                                     uint8_t *versionMinor)
{
 8010a0e:	b580      	push	{r7, lr}
 8010a10:	b086      	sub	sp, #24
 8010a12:	af00      	add	r7, sp, #0
 8010a14:	60b9      	str	r1, [r7, #8]
 8010a16:	607b      	str	r3, [r7, #4]
 8010a18:	4603      	mov	r3, r0
 8010a1a:	73fb      	strb	r3, [r7, #15]
 8010a1c:	4613      	mov	r3, r2
 8010a1e:	81bb      	strh	r3, [r7, #12]
  if ((encJoinAccept == NULL) || (decJoinAccept == NULL) || (versionMinor == NULL))
 8010a20:	687b      	ldr	r3, [r7, #4]
 8010a22:	2b00      	cmp	r3, #0
 8010a24:	d005      	beq.n	8010a32 <SecureElementProcessJoinAccept+0x24>
 8010a26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010a28:	2b00      	cmp	r3, #0
 8010a2a:	d002      	beq.n	8010a32 <SecureElementProcessJoinAccept+0x24>
 8010a2c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010a2e:	2b00      	cmp	r3, #0
 8010a30:	d101      	bne.n	8010a36 <SecureElementProcessJoinAccept+0x28>
  {
    return SECURE_ELEMENT_ERROR_NPE;
 8010a32:	2302      	movs	r3, #2
 8010a34:	e064      	b.n	8010b00 <SecureElementProcessJoinAccept+0xf2>
  }

  /* Check that frame size isn't bigger than a JoinAccept with CFList size */
  if (encJoinAcceptSize > LORAMAC_JOIN_ACCEPT_FRAME_MAX_SIZE)
 8010a36:	f897 3020 	ldrb.w	r3, [r7, #32]
 8010a3a:	2b21      	cmp	r3, #33	; 0x21
 8010a3c:	d901      	bls.n	8010a42 <SecureElementProcessJoinAccept+0x34>
  {
    return SECURE_ELEMENT_ERROR_BUF_SIZE;
 8010a3e:	2305      	movs	r3, #5
 8010a40:	e05e      	b.n	8010b00 <SecureElementProcessJoinAccept+0xf2>
  }

  /* Determine decryption key */
  KeyIdentifier_t encKeyID = NWK_KEY;
 8010a42:	2301      	movs	r3, #1
 8010a44:	75fb      	strb	r3, [r7, #23]
  {
    encKeyID = J_S_ENC_KEY;
  }
#endif /* USE_LRWAN_1_1_X_CRYPTO == 1 */

  memcpy1(decJoinAccept, encJoinAccept, encJoinAcceptSize);
 8010a46:	f897 3020 	ldrb.w	r3, [r7, #32]
 8010a4a:	b29b      	uxth	r3, r3
 8010a4c:	461a      	mov	r2, r3
 8010a4e:	6879      	ldr	r1, [r7, #4]
 8010a50:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8010a52:	f00b fdcc 	bl	801c5ee <memcpy1>

  /* Decrypt JoinAccept, skip MHDR */
  if (SecureElementAesEncrypt(encJoinAccept + LORAMAC_MHDR_FIELD_SIZE, encJoinAcceptSize - LORAMAC_MHDR_FIELD_SIZE,
 8010a56:	687b      	ldr	r3, [r7, #4]
 8010a58:	1c58      	adds	r0, r3, #1
 8010a5a:	f897 3020 	ldrb.w	r3, [r7, #32]
 8010a5e:	b29b      	uxth	r3, r3
 8010a60:	3b01      	subs	r3, #1
 8010a62:	b299      	uxth	r1, r3
 8010a64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010a66:	3301      	adds	r3, #1
 8010a68:	7dfa      	ldrb	r2, [r7, #23]
 8010a6a:	f7ff ff24 	bl	80108b6 <SecureElementAesEncrypt>
 8010a6e:	4603      	mov	r3, r0
 8010a70:	2b00      	cmp	r3, #0
 8010a72:	d001      	beq.n	8010a78 <SecureElementProcessJoinAccept+0x6a>
                              encKeyID, decJoinAccept + LORAMAC_MHDR_FIELD_SIZE) != SECURE_ELEMENT_SUCCESS)
  {
    return SECURE_ELEMENT_FAIL_ENCRYPT;
 8010a74:	2307      	movs	r3, #7
 8010a76:	e043      	b.n	8010b00 <SecureElementProcessJoinAccept+0xf2>
  }

  *versionMinor = ((decJoinAccept[11] & 0x80) == 0x80) ? 1 : 0;
 8010a78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010a7a:	330b      	adds	r3, #11
 8010a7c:	781b      	ldrb	r3, [r3, #0]
 8010a7e:	09db      	lsrs	r3, r3, #7
 8010a80:	b2da      	uxtb	r2, r3
 8010a82:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010a84:	701a      	strb	r2, [r3, #0]

  uint32_t mic = 0;
 8010a86:	2300      	movs	r3, #0
 8010a88:	613b      	str	r3, [r7, #16]

  mic = ((uint32_t) decJoinAccept[encJoinAcceptSize - LORAMAC_MIC_FIELD_SIZE] << 0);
 8010a8a:	f897 3020 	ldrb.w	r3, [r7, #32]
 8010a8e:	3b04      	subs	r3, #4
 8010a90:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8010a92:	4413      	add	r3, r2
 8010a94:	781b      	ldrb	r3, [r3, #0]
 8010a96:	613b      	str	r3, [r7, #16]
  mic |= ((uint32_t) decJoinAccept[encJoinAcceptSize - LORAMAC_MIC_FIELD_SIZE + 1] << 8);
 8010a98:	f897 3020 	ldrb.w	r3, [r7, #32]
 8010a9c:	3b03      	subs	r3, #3
 8010a9e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8010aa0:	4413      	add	r3, r2
 8010aa2:	781b      	ldrb	r3, [r3, #0]
 8010aa4:	021b      	lsls	r3, r3, #8
 8010aa6:	693a      	ldr	r2, [r7, #16]
 8010aa8:	4313      	orrs	r3, r2
 8010aaa:	613b      	str	r3, [r7, #16]
  mic |= ((uint32_t) decJoinAccept[encJoinAcceptSize - LORAMAC_MIC_FIELD_SIZE + 2] << 16);
 8010aac:	f897 3020 	ldrb.w	r3, [r7, #32]
 8010ab0:	3b02      	subs	r3, #2
 8010ab2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8010ab4:	4413      	add	r3, r2
 8010ab6:	781b      	ldrb	r3, [r3, #0]
 8010ab8:	041b      	lsls	r3, r3, #16
 8010aba:	693a      	ldr	r2, [r7, #16]
 8010abc:	4313      	orrs	r3, r2
 8010abe:	613b      	str	r3, [r7, #16]
  mic |= ((uint32_t) decJoinAccept[encJoinAcceptSize - LORAMAC_MIC_FIELD_SIZE + 3] << 24);
 8010ac0:	f897 3020 	ldrb.w	r3, [r7, #32]
 8010ac4:	3b01      	subs	r3, #1
 8010ac6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8010ac8:	4413      	add	r3, r2
 8010aca:	781b      	ldrb	r3, [r3, #0]
 8010acc:	061b      	lsls	r3, r3, #24
 8010ace:	693a      	ldr	r2, [r7, #16]
 8010ad0:	4313      	orrs	r3, r2
 8010ad2:	613b      	str	r3, [r7, #16]
  /*  - Header buffer to be used for MIC computation
   *        - LoRaWAN 1.0.x : micHeader = [MHDR(1)]
   *        - LoRaWAN 1.1.x : micHeader = [JoinReqType(1), JoinEUI(8), DevNonce(2), MHDR(1)] */

  /* Verify mic */
  if (*versionMinor == 0)
 8010ad4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010ad6:	781b      	ldrb	r3, [r3, #0]
 8010ad8:	2b00      	cmp	r3, #0
 8010ada:	d10e      	bne.n	8010afa <SecureElementProcessJoinAccept+0xec>
  {
    /* For LoRaWAN 1.0.x
     *   cmac = aes128_cmac(NwkKey, MHDR |  JoinNonce | NetID | DevAddr | DLSettings | RxDelay | CFList |
     *   CFListType) */
    if (SecureElementVerifyAesCmac(decJoinAccept, (encJoinAcceptSize - LORAMAC_MIC_FIELD_SIZE), mic, NWK_KEY) !=
 8010adc:	f897 3020 	ldrb.w	r3, [r7, #32]
 8010ae0:	b29b      	uxth	r3, r3
 8010ae2:	3b04      	subs	r3, #4
 8010ae4:	b299      	uxth	r1, r3
 8010ae6:	2301      	movs	r3, #1
 8010ae8:	693a      	ldr	r2, [r7, #16]
 8010aea:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8010aec:	f7ff feb4 	bl	8010858 <SecureElementVerifyAesCmac>
 8010af0:	4603      	mov	r3, r0
 8010af2:	2b00      	cmp	r3, #0
 8010af4:	d003      	beq.n	8010afe <SecureElementProcessJoinAccept+0xf0>
        SECURE_ELEMENT_SUCCESS)
    {
      return SECURE_ELEMENT_FAIL_CMAC;
 8010af6:	2301      	movs	r3, #1
 8010af8:	e002      	b.n	8010b00 <SecureElementProcessJoinAccept+0xf2>
    }
  }
#endif /* USE_LRWAN_1_1_X_CRYPTO == 1 */
  else
  {
    return SECURE_ELEMENT_ERROR_INVALID_LORAWAM_SPEC_VERSION;
 8010afa:	2304      	movs	r3, #4
 8010afc:	e000      	b.n	8010b00 <SecureElementProcessJoinAccept+0xf2>
  }

  return SECURE_ELEMENT_SUCCESS;
 8010afe:	2300      	movs	r3, #0
}
 8010b00:	4618      	mov	r0, r3
 8010b02:	3718      	adds	r7, #24
 8010b04:	46bd      	mov	sp, r7
 8010b06:	bd80      	pop	{r7, pc}

08010b08 <SecureElementRandomNumber>:

SecureElementStatus_t SecureElementRandomNumber(uint32_t *randomNum)
{
 8010b08:	b580      	push	{r7, lr}
 8010b0a:	b082      	sub	sp, #8
 8010b0c:	af00      	add	r7, sp, #0
 8010b0e:	6078      	str	r0, [r7, #4]
  if (randomNum == NULL)
 8010b10:	687b      	ldr	r3, [r7, #4]
 8010b12:	2b00      	cmp	r3, #0
 8010b14:	d101      	bne.n	8010b1a <SecureElementRandomNumber+0x12>
  {
    return SECURE_ELEMENT_ERROR_NPE;
 8010b16:	2302      	movs	r3, #2
 8010b18:	e006      	b.n	8010b28 <SecureElementRandomNumber+0x20>
  }
  *randomNum = Radio.Random( );
 8010b1a:	4b05      	ldr	r3, [pc, #20]	; (8010b30 <SecureElementRandomNumber+0x28>)
 8010b1c:	695b      	ldr	r3, [r3, #20]
 8010b1e:	4798      	blx	r3
 8010b20:	4602      	mov	r2, r0
 8010b22:	687b      	ldr	r3, [r7, #4]
 8010b24:	601a      	str	r2, [r3, #0]
  return SECURE_ELEMENT_SUCCESS;
 8010b26:	2300      	movs	r3, #0
}
 8010b28:	4618      	mov	r0, r3
 8010b2a:	3708      	adds	r7, #8
 8010b2c:	46bd      	mov	sp, r7
 8010b2e:	bd80      	pop	{r7, pc}
 8010b30:	08022be4 	.word	0x08022be4

08010b34 <SecureElementSetDevEui>:

SecureElementStatus_t SecureElementSetDevEui(uint8_t *devEui)
{
 8010b34:	b580      	push	{r7, lr}
 8010b36:	b082      	sub	sp, #8
 8010b38:	af00      	add	r7, sp, #0
 8010b3a:	6078      	str	r0, [r7, #4]
  if (devEui == NULL)
 8010b3c:	687b      	ldr	r3, [r7, #4]
 8010b3e:	2b00      	cmp	r3, #0
 8010b40:	d101      	bne.n	8010b46 <SecureElementSetDevEui+0x12>
  {
    return SECURE_ELEMENT_ERROR_NPE;
 8010b42:	2302      	movs	r3, #2
 8010b44:	e008      	b.n	8010b58 <SecureElementSetDevEui+0x24>
  }
  memcpy1(SeNvmCtx.DevEui, devEui, SE_EUI_SIZE);
 8010b46:	2208      	movs	r2, #8
 8010b48:	6879      	ldr	r1, [r7, #4]
 8010b4a:	4805      	ldr	r0, [pc, #20]	; (8010b60 <SecureElementSetDevEui+0x2c>)
 8010b4c:	f00b fd4f 	bl	801c5ee <memcpy1>
  SeNvmCtxChanged();
 8010b50:	4b04      	ldr	r3, [pc, #16]	; (8010b64 <SecureElementSetDevEui+0x30>)
 8010b52:	681b      	ldr	r3, [r3, #0]
 8010b54:	4798      	blx	r3
  return SECURE_ELEMENT_SUCCESS;
 8010b56:	2300      	movs	r3, #0
}
 8010b58:	4618      	mov	r0, r3
 8010b5a:	3708      	adds	r7, #8
 8010b5c:	46bd      	mov	sp, r7
 8010b5e:	bd80      	pop	{r7, pc}
 8010b60:	20000084 	.word	0x20000084
 8010b64:	20000934 	.word	0x20000934

08010b68 <SecureElementGetDevEui>:

uint8_t *SecureElementGetDevEui(void)
{
 8010b68:	b480      	push	{r7}
 8010b6a:	af00      	add	r7, sp, #0
  return SeNvmCtx.DevEui;
 8010b6c:	4b02      	ldr	r3, [pc, #8]	; (8010b78 <SecureElementGetDevEui+0x10>)
}
 8010b6e:	4618      	mov	r0, r3
 8010b70:	46bd      	mov	sp, r7
 8010b72:	bc80      	pop	{r7}
 8010b74:	4770      	bx	lr
 8010b76:	bf00      	nop
 8010b78:	20000084 	.word	0x20000084

08010b7c <SecureElementSetJoinEui>:

SecureElementStatus_t SecureElementSetJoinEui(uint8_t *joinEui)
{
 8010b7c:	b580      	push	{r7, lr}
 8010b7e:	b082      	sub	sp, #8
 8010b80:	af00      	add	r7, sp, #0
 8010b82:	6078      	str	r0, [r7, #4]
  if (joinEui == NULL)
 8010b84:	687b      	ldr	r3, [r7, #4]
 8010b86:	2b00      	cmp	r3, #0
 8010b88:	d101      	bne.n	8010b8e <SecureElementSetJoinEui+0x12>
  {
    return SECURE_ELEMENT_ERROR_NPE;
 8010b8a:	2302      	movs	r3, #2
 8010b8c:	e008      	b.n	8010ba0 <SecureElementSetJoinEui+0x24>
  }
  memcpy1(SeNvmCtx.JoinEui, joinEui, SE_EUI_SIZE);
 8010b8e:	2208      	movs	r2, #8
 8010b90:	6879      	ldr	r1, [r7, #4]
 8010b92:	4805      	ldr	r0, [pc, #20]	; (8010ba8 <SecureElementSetJoinEui+0x2c>)
 8010b94:	f00b fd2b 	bl	801c5ee <memcpy1>
  SeNvmCtxChanged();
 8010b98:	4b04      	ldr	r3, [pc, #16]	; (8010bac <SecureElementSetJoinEui+0x30>)
 8010b9a:	681b      	ldr	r3, [r3, #0]
 8010b9c:	4798      	blx	r3
  return SECURE_ELEMENT_SUCCESS;
 8010b9e:	2300      	movs	r3, #0
}
 8010ba0:	4618      	mov	r0, r3
 8010ba2:	3708      	adds	r7, #8
 8010ba4:	46bd      	mov	sp, r7
 8010ba6:	bd80      	pop	{r7, pc}
 8010ba8:	2000008c 	.word	0x2000008c
 8010bac:	20000934 	.word	0x20000934

08010bb0 <SecureElementGetJoinEui>:

uint8_t *SecureElementGetJoinEui(void)
{
 8010bb0:	b480      	push	{r7}
 8010bb2:	af00      	add	r7, sp, #0
  return SeNvmCtx.JoinEui;
 8010bb4:	4b02      	ldr	r3, [pc, #8]	; (8010bc0 <SecureElementGetJoinEui+0x10>)
}
 8010bb6:	4618      	mov	r0, r3
 8010bb8:	46bd      	mov	sp, r7
 8010bba:	bc80      	pop	{r7}
 8010bbc:	4770      	bx	lr
 8010bbe:	bf00      	nop
 8010bc0:	2000008c 	.word	0x2000008c

08010bc4 <LmHandlerInit>:

static bool CtxRestoreDone = false;

/* Exported functions ---------------------------------------------------------*/
LmHandlerErrorStatus_t LmHandlerInit(LmHandlerCallbacks_t *handlerCallbacks)
{
 8010bc4:	b580      	push	{r7, lr}
 8010bc6:	b082      	sub	sp, #8
 8010bc8:	af00      	add	r7, sp, #0
 8010bca:	6078      	str	r0, [r7, #4]
  UTIL_MEM_cpy_8((void *)&LmHandlerCallbacks, (const void *)handlerCallbacks, sizeof(LmHandlerCallbacks_t));
 8010bcc:	2218      	movs	r2, #24
 8010bce:	6879      	ldr	r1, [r7, #4]
 8010bd0:	4816      	ldr	r0, [pc, #88]	; (8010c2c <LmHandlerInit+0x68>)
 8010bd2:	f00e fc9d 	bl	801f510 <UTIL_MEM_cpy_8>

  LoRaMacPrimitives.MacMcpsConfirm = McpsConfirm;
 8010bd6:	4b16      	ldr	r3, [pc, #88]	; (8010c30 <LmHandlerInit+0x6c>)
 8010bd8:	4a16      	ldr	r2, [pc, #88]	; (8010c34 <LmHandlerInit+0x70>)
 8010bda:	601a      	str	r2, [r3, #0]
  LoRaMacPrimitives.MacMcpsIndication = McpsIndication;
 8010bdc:	4b14      	ldr	r3, [pc, #80]	; (8010c30 <LmHandlerInit+0x6c>)
 8010bde:	4a16      	ldr	r2, [pc, #88]	; (8010c38 <LmHandlerInit+0x74>)
 8010be0:	605a      	str	r2, [r3, #4]
  LoRaMacPrimitives.MacMlmeConfirm = MlmeConfirm;
 8010be2:	4b13      	ldr	r3, [pc, #76]	; (8010c30 <LmHandlerInit+0x6c>)
 8010be4:	4a15      	ldr	r2, [pc, #84]	; (8010c3c <LmHandlerInit+0x78>)
 8010be6:	609a      	str	r2, [r3, #8]
  LoRaMacPrimitives.MacMlmeIndication = MlmeIndication;
 8010be8:	4b11      	ldr	r3, [pc, #68]	; (8010c30 <LmHandlerInit+0x6c>)
 8010bea:	4a15      	ldr	r2, [pc, #84]	; (8010c40 <LmHandlerInit+0x7c>)
 8010bec:	60da      	str	r2, [r3, #12]
  LoRaMacCallbacks.GetBatteryLevel = LmHandlerCallbacks.GetBatteryLevel;
 8010bee:	4b0f      	ldr	r3, [pc, #60]	; (8010c2c <LmHandlerInit+0x68>)
 8010bf0:	681b      	ldr	r3, [r3, #0]
 8010bf2:	4a14      	ldr	r2, [pc, #80]	; (8010c44 <LmHandlerInit+0x80>)
 8010bf4:	6013      	str	r3, [r2, #0]
  LoRaMacCallbacks.GetTemperatureLevel = LmHandlerCallbacks.GetTemperature;
 8010bf6:	4b0d      	ldr	r3, [pc, #52]	; (8010c2c <LmHandlerInit+0x68>)
 8010bf8:	685b      	ldr	r3, [r3, #4]
 8010bfa:	4a12      	ldr	r2, [pc, #72]	; (8010c44 <LmHandlerInit+0x80>)
 8010bfc:	6053      	str	r3, [r2, #4]
  LoRaMacCallbacks.NvmContextChange = NvmCtxMgmtEvent;
 8010bfe:	4b11      	ldr	r3, [pc, #68]	; (8010c44 <LmHandlerInit+0x80>)
 8010c00:	4a11      	ldr	r2, [pc, #68]	; (8010c48 <LmHandlerInit+0x84>)
 8010c02:	609a      	str	r2, [r3, #8]
  LoRaMacCallbacks.MacProcessNotify = LmHandlerCallbacks.OnMacProcess;
 8010c04:	4b09      	ldr	r3, [pc, #36]	; (8010c2c <LmHandlerInit+0x68>)
 8010c06:	689b      	ldr	r3, [r3, #8]
 8010c08:	4a0e      	ldr	r2, [pc, #56]	; (8010c44 <LmHandlerInit+0x80>)
 8010c0a:	60d3      	str	r3, [r2, #12]

  /*The LoRa-Alliance Compliance protocol package should always be initialized and activated.*/
  if (LmHandlerPackageRegister(PACKAGE_ID_COMPLIANCE, &LmhpComplianceParams) != LORAMAC_HANDLER_SUCCESS)
 8010c0c:	490f      	ldr	r1, [pc, #60]	; (8010c4c <LmHandlerInit+0x88>)
 8010c0e:	2000      	movs	r0, #0
 8010c10:	f000 fb22 	bl	8011258 <LmHandlerPackageRegister>
 8010c14:	4603      	mov	r3, r0
 8010c16:	2b00      	cmp	r3, #0
 8010c18:	d002      	beq.n	8010c20 <LmHandlerInit+0x5c>
  {
    return LORAMAC_HANDLER_ERROR;
 8010c1a:	f04f 33ff 	mov.w	r3, #4294967295
 8010c1e:	e000      	b.n	8010c22 <LmHandlerInit+0x5e>
  if (LmhpDataDistributionInit() != LORAMAC_HANDLER_SUCCESS)
  {
    return LORAMAC_HANDLER_ERROR;
  }
#endif /*LORAWAN_DATA_DISTRIB_MGT*/
  return LORAMAC_HANDLER_SUCCESS;
 8010c20:	2300      	movs	r3, #0
}
 8010c22:	4618      	mov	r0, r3
 8010c24:	3708      	adds	r7, #8
 8010c26:	46bd      	mov	sp, r7
 8010c28:	bd80      	pop	{r7, pc}
 8010c2a:	bf00      	nop
 8010c2c:	20000954 	.word	0x20000954
 8010c30:	2000096c 	.word	0x2000096c
 8010c34:	0801139d 	.word	0x0801139d
 8010c38:	08011405 	.word	0x08011405
 8010c3c:	080114c9 	.word	0x080114c9
 8010c40:	08011569 	.word	0x08011569
 8010c44:	2000097c 	.word	0x2000097c
 8010c48:	080116f5 	.word	0x080116f5
 8010c4c:	20000158 	.word	0x20000158

08010c50 <LmHandlerConfigure>:

LmHandlerErrorStatus_t LmHandlerConfigure(LmHandlerParams_t *handlerParams)
{
 8010c50:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010c52:	b099      	sub	sp, #100	; 0x64
 8010c54:	af08      	add	r7, sp, #32
 8010c56:	6078      	str	r0, [r7, #4]
  MibRequestConfirm_t mibReq;
  LoraInfo_t *loraInfo;

  UTIL_MEM_cpy_8((void *)&LmHandlerParams, (const void *)handlerParams, sizeof(LmHandlerParams_t));
 8010c58:	2206      	movs	r2, #6
 8010c5a:	6879      	ldr	r1, [r7, #4]
 8010c5c:	486c      	ldr	r0, [pc, #432]	; (8010e10 <LmHandlerConfigure+0x1c0>)
 8010c5e:	f00e fc57 	bl	801f510 <UTIL_MEM_cpy_8>

#if ( LORAMAC_CLASSB_ENABLED == 1 )
  IsClassBSwitchPending = false;
#endif /* LORAMAC_CLASSB_ENABLED == 1 */

  loraInfo = LoraInfo_GetPtr();
 8010c62:	f7fe fa77 	bl	800f154 <LoraInfo_GetPtr>
 8010c66:	63f8      	str	r0, [r7, #60]	; 0x3c

  if (0U != ((1 << (LmHandlerParams.ActiveRegion)) & (loraInfo->Region)))
 8010c68:	4b69      	ldr	r3, [pc, #420]	; (8010e10 <LmHandlerConfigure+0x1c0>)
 8010c6a:	781b      	ldrb	r3, [r3, #0]
 8010c6c:	461a      	mov	r2, r3
 8010c6e:	2301      	movs	r3, #1
 8010c70:	4093      	lsls	r3, r2
 8010c72:	461a      	mov	r2, r3
 8010c74:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8010c76:	685b      	ldr	r3, [r3, #4]
 8010c78:	4013      	ands	r3, r2
 8010c7a:	2b00      	cmp	r3, #0
 8010c7c:	d00c      	beq.n	8010c98 <LmHandlerConfigure+0x48>
  {
    if (LoRaMacInitialization(&LoRaMacPrimitives, &LoRaMacCallbacks, LmHandlerParams.ActiveRegion) != LORAMAC_STATUS_OK)
 8010c7e:	4b64      	ldr	r3, [pc, #400]	; (8010e10 <LmHandlerConfigure+0x1c0>)
 8010c80:	781b      	ldrb	r3, [r3, #0]
 8010c82:	461a      	mov	r2, r3
 8010c84:	4963      	ldr	r1, [pc, #396]	; (8010e14 <LmHandlerConfigure+0x1c4>)
 8010c86:	4864      	ldr	r0, [pc, #400]	; (8010e18 <LmHandlerConfigure+0x1c8>)
 8010c88:	f004 fb22 	bl	80152d0 <LoRaMacInitialization>
 8010c8c:	4603      	mov	r3, r0
 8010c8e:	2b00      	cmp	r3, #0
 8010c90:	d009      	beq.n	8010ca6 <LmHandlerConfigure+0x56>
    {
      return LORAMAC_HANDLER_ERROR;
 8010c92:	f04f 33ff 	mov.w	r3, #4294967295
 8010c96:	e0b7      	b.n	8010e08 <LmHandlerConfigure+0x1b8>
    }
  }
  else
  {
    MW_LOG(TS_ON, VLEVEL_ALWAYS, "error: Region is not defined in the MW: set lorawan_conf.h accordingly\r\n");
 8010c98:	4b60      	ldr	r3, [pc, #384]	; (8010e1c <LmHandlerConfigure+0x1cc>)
 8010c9a:	2201      	movs	r2, #1
 8010c9c:	2100      	movs	r1, #0
 8010c9e:	2000      	movs	r0, #0
 8010ca0:	f00f fbf6 	bl	8020490 <UTIL_ADV_TRACE_COND_FSend>
    while (1) {}  /* error: Region is not defined in the MW */
 8010ca4:	e7fe      	b.n	8010ca4 <LmHandlerConfigure+0x54>
  }

  /* Try to restore from NVM and query the mac if possible. */
  if (NvmCtxMgmtRestore() == NVMCTXMGMT_STATUS_SUCCESS)
 8010ca6:	f000 fd36 	bl	8011716 <NvmCtxMgmtRestore>
 8010caa:	4603      	mov	r3, r0
 8010cac:	2b00      	cmp	r3, #0
 8010cae:	d103      	bne.n	8010cb8 <LmHandlerConfigure+0x68>
  {
    CtxRestoreDone = true;
 8010cb0:	4b5b      	ldr	r3, [pc, #364]	; (8010e20 <LmHandlerConfigure+0x1d0>)
 8010cb2:	2201      	movs	r2, #1
 8010cb4:	701a      	strb	r2, [r3, #0]
 8010cb6:	e01c      	b.n	8010cf2 <LmHandlerConfigure+0xa2>
  }
  else
  {
    CtxRestoreDone = false;
 8010cb8:	4b59      	ldr	r3, [pc, #356]	; (8010e20 <LmHandlerConfigure+0x1d0>)
 8010cba:	2200      	movs	r2, #0
 8010cbc:	701a      	strb	r2, [r3, #0]
#if ( LORAMAC_CLASSB_ENABLED == 1 )
    SecureElementSetObjHandler(SLOT_RAND_ZERO_KEY, KMS_ZERO_KEY_OBJECT_HANDLE);
#endif /* LORAMAC_CLASSB_ENABLED */
#endif /* LORAWAN_KMS == 1 */
    /* Read secure-element DEV_EUI and JOIN_EUI values. */
    mibReq.Type = MIB_DEV_EUI;
 8010cbe:	2302      	movs	r3, #2
 8010cc0:	763b      	strb	r3, [r7, #24]
    LoRaMacMibGetRequestConfirm(&mibReq);
 8010cc2:	f107 0318 	add.w	r3, r7, #24
 8010cc6:	4618      	mov	r0, r3
 8010cc8:	f004 fefa 	bl	8015ac0 <LoRaMacMibGetRequestConfirm>
    memcpy1(CommissioningParams.DevEui, mibReq.Param.DevEui, 8);
 8010ccc:	69fb      	ldr	r3, [r7, #28]
 8010cce:	2208      	movs	r2, #8
 8010cd0:	4619      	mov	r1, r3
 8010cd2:	4854      	ldr	r0, [pc, #336]	; (8010e24 <LmHandlerConfigure+0x1d4>)
 8010cd4:	f00b fc8b 	bl	801c5ee <memcpy1>

    mibReq.Type = MIB_JOIN_EUI;
 8010cd8:	2303      	movs	r3, #3
 8010cda:	763b      	strb	r3, [r7, #24]
    LoRaMacMibGetRequestConfirm(&mibReq);
 8010cdc:	f107 0318 	add.w	r3, r7, #24
 8010ce0:	4618      	mov	r0, r3
 8010ce2:	f004 feed 	bl	8015ac0 <LoRaMacMibGetRequestConfirm>
    memcpy1(CommissioningParams.JoinEui, mibReq.Param.JoinEui, 8);
 8010ce6:	69fb      	ldr	r3, [r7, #28]
 8010ce8:	2208      	movs	r2, #8
 8010cea:	4619      	mov	r1, r3
 8010cec:	484e      	ldr	r0, [pc, #312]	; (8010e28 <LmHandlerConfigure+0x1d8>)
 8010cee:	f00b fc7e 	bl	801c5ee <memcpy1>
  }
  MW_LOG(TS_OFF, VLEVEL_M, "###### DevEui:  %02X-%02X-%02X-%02X-%02X-%02X-%02X-%02X\r\n",
 8010cf2:	4b4c      	ldr	r3, [pc, #304]	; (8010e24 <LmHandlerConfigure+0x1d4>)
 8010cf4:	781b      	ldrb	r3, [r3, #0]
 8010cf6:	461a      	mov	r2, r3
 8010cf8:	4b4a      	ldr	r3, [pc, #296]	; (8010e24 <LmHandlerConfigure+0x1d4>)
 8010cfa:	785b      	ldrb	r3, [r3, #1]
 8010cfc:	4619      	mov	r1, r3
 8010cfe:	4b49      	ldr	r3, [pc, #292]	; (8010e24 <LmHandlerConfigure+0x1d4>)
 8010d00:	789b      	ldrb	r3, [r3, #2]
 8010d02:	4618      	mov	r0, r3
 8010d04:	4b47      	ldr	r3, [pc, #284]	; (8010e24 <LmHandlerConfigure+0x1d4>)
 8010d06:	78db      	ldrb	r3, [r3, #3]
 8010d08:	461c      	mov	r4, r3
 8010d0a:	4b46      	ldr	r3, [pc, #280]	; (8010e24 <LmHandlerConfigure+0x1d4>)
 8010d0c:	791b      	ldrb	r3, [r3, #4]
 8010d0e:	461d      	mov	r5, r3
 8010d10:	4b44      	ldr	r3, [pc, #272]	; (8010e24 <LmHandlerConfigure+0x1d4>)
 8010d12:	795b      	ldrb	r3, [r3, #5]
 8010d14:	461e      	mov	r6, r3
 8010d16:	4b43      	ldr	r3, [pc, #268]	; (8010e24 <LmHandlerConfigure+0x1d4>)
 8010d18:	799b      	ldrb	r3, [r3, #6]
 8010d1a:	603b      	str	r3, [r7, #0]
 8010d1c:	4b41      	ldr	r3, [pc, #260]	; (8010e24 <LmHandlerConfigure+0x1d4>)
 8010d1e:	79db      	ldrb	r3, [r3, #7]
 8010d20:	9307      	str	r3, [sp, #28]
 8010d22:	683b      	ldr	r3, [r7, #0]
 8010d24:	9306      	str	r3, [sp, #24]
 8010d26:	9605      	str	r6, [sp, #20]
 8010d28:	9504      	str	r5, [sp, #16]
 8010d2a:	9403      	str	r4, [sp, #12]
 8010d2c:	9002      	str	r0, [sp, #8]
 8010d2e:	9101      	str	r1, [sp, #4]
 8010d30:	9200      	str	r2, [sp, #0]
 8010d32:	4b3e      	ldr	r3, [pc, #248]	; (8010e2c <LmHandlerConfigure+0x1dc>)
 8010d34:	2200      	movs	r2, #0
 8010d36:	2100      	movs	r1, #0
 8010d38:	2002      	movs	r0, #2
 8010d3a:	f00f fba9 	bl	8020490 <UTIL_ADV_TRACE_COND_FSend>
         HEX8(CommissioningParams.DevEui));
  MW_LOG(TS_OFF, VLEVEL_M, "###### AppEui:  %02X-%02X-%02X-%02X-%02X-%02X-%02X-%02X\r\n",
 8010d3e:	4b39      	ldr	r3, [pc, #228]	; (8010e24 <LmHandlerConfigure+0x1d4>)
 8010d40:	7a1b      	ldrb	r3, [r3, #8]
 8010d42:	461a      	mov	r2, r3
 8010d44:	4b37      	ldr	r3, [pc, #220]	; (8010e24 <LmHandlerConfigure+0x1d4>)
 8010d46:	7a5b      	ldrb	r3, [r3, #9]
 8010d48:	4619      	mov	r1, r3
 8010d4a:	4b36      	ldr	r3, [pc, #216]	; (8010e24 <LmHandlerConfigure+0x1d4>)
 8010d4c:	7a9b      	ldrb	r3, [r3, #10]
 8010d4e:	4618      	mov	r0, r3
 8010d50:	4b34      	ldr	r3, [pc, #208]	; (8010e24 <LmHandlerConfigure+0x1d4>)
 8010d52:	7adb      	ldrb	r3, [r3, #11]
 8010d54:	461c      	mov	r4, r3
 8010d56:	4b33      	ldr	r3, [pc, #204]	; (8010e24 <LmHandlerConfigure+0x1d4>)
 8010d58:	7b1b      	ldrb	r3, [r3, #12]
 8010d5a:	461d      	mov	r5, r3
 8010d5c:	4b31      	ldr	r3, [pc, #196]	; (8010e24 <LmHandlerConfigure+0x1d4>)
 8010d5e:	7b5b      	ldrb	r3, [r3, #13]
 8010d60:	461e      	mov	r6, r3
 8010d62:	4b30      	ldr	r3, [pc, #192]	; (8010e24 <LmHandlerConfigure+0x1d4>)
 8010d64:	7b9b      	ldrb	r3, [r3, #14]
 8010d66:	603b      	str	r3, [r7, #0]
 8010d68:	4b2e      	ldr	r3, [pc, #184]	; (8010e24 <LmHandlerConfigure+0x1d4>)
 8010d6a:	7bdb      	ldrb	r3, [r3, #15]
 8010d6c:	9307      	str	r3, [sp, #28]
 8010d6e:	683b      	ldr	r3, [r7, #0]
 8010d70:	9306      	str	r3, [sp, #24]
 8010d72:	9605      	str	r6, [sp, #20]
 8010d74:	9504      	str	r5, [sp, #16]
 8010d76:	9403      	str	r4, [sp, #12]
 8010d78:	9002      	str	r0, [sp, #8]
 8010d7a:	9101      	str	r1, [sp, #4]
 8010d7c:	9200      	str	r2, [sp, #0]
 8010d7e:	4b2c      	ldr	r3, [pc, #176]	; (8010e30 <LmHandlerConfigure+0x1e0>)
 8010d80:	2200      	movs	r2, #0
 8010d82:	2100      	movs	r1, #0
 8010d84:	2002      	movs	r0, #2
 8010d86:	f00f fb83 	bl	8020490 <UTIL_ADV_TRACE_COND_FSend>
         HEX8(CommissioningParams.JoinEui));
#if (defined (LORAWAN_KMS) && (LORAWAN_KMS == 1))
  MW_LOG(TS_OFF, VLEVEL_L, "###### KMS ENABLED \r\n");
#endif /* LORAWAN_KMS == 1 */

  mibReq.Type = MIB_PUBLIC_NETWORK;
 8010d8a:	230f      	movs	r3, #15
 8010d8c:	763b      	strb	r3, [r7, #24]
  mibReq.Param.EnablePublicNetwork = LORAWAN_PUBLIC_NETWORK;
 8010d8e:	2301      	movs	r3, #1
 8010d90:	773b      	strb	r3, [r7, #28]
  LoRaMacMibSetRequestConfirm(&mibReq);
 8010d92:	f107 0318 	add.w	r3, r7, #24
 8010d96:	4618      	mov	r0, r3
 8010d98:	f005 f82a 	bl	8015df0 <LoRaMacMibSetRequestConfirm>

  mibReq.Type = MIB_REPEATER_SUPPORT;
 8010d9c:	2310      	movs	r3, #16
 8010d9e:	763b      	strb	r3, [r7, #24]
  mibReq.Param.EnableRepeaterSupport = LORAWAN_REPEATER_SUPPORT;
 8010da0:	2300      	movs	r3, #0
 8010da2:	773b      	strb	r3, [r7, #28]
  LoRaMacMibSetRequestConfirm(&mibReq);
 8010da4:	f107 0318 	add.w	r3, r7, #24
 8010da8:	4618      	mov	r0, r3
 8010daa:	f005 f821 	bl	8015df0 <LoRaMacMibSetRequestConfirm>

  mibReq.Type = MIB_ADR;
 8010dae:	2304      	movs	r3, #4
 8010db0:	763b      	strb	r3, [r7, #24]
  mibReq.Param.AdrEnable = LmHandlerParams.AdrEnable;
 8010db2:	4b17      	ldr	r3, [pc, #92]	; (8010e10 <LmHandlerConfigure+0x1c0>)
 8010db4:	789b      	ldrb	r3, [r3, #2]
 8010db6:	773b      	strb	r3, [r7, #28]
  LoRaMacMibSetRequestConfirm(&mibReq);
 8010db8:	f107 0318 	add.w	r3, r7, #24
 8010dbc:	4618      	mov	r0, r3
 8010dbe:	f005 f817 	bl	8015df0 <LoRaMacMibSetRequestConfirm>

  mibReq.Type = MIB_SYSTEM_MAX_RX_ERROR;
 8010dc2:	2322      	movs	r3, #34	; 0x22
 8010dc4:	763b      	strb	r3, [r7, #24]
  mibReq.Param.SystemMaxRxError = 20;
 8010dc6:	2314      	movs	r3, #20
 8010dc8:	61fb      	str	r3, [r7, #28]
  LoRaMacMibSetRequestConfirm(&mibReq);
 8010dca:	f107 0318 	add.w	r3, r7, #24
 8010dce:	4618      	mov	r0, r3
 8010dd0:	f005 f80e 	bl	8015df0 <LoRaMacMibSetRequestConfirm>

  GetPhyParams_t getPhy;
  PhyParam_t phyParam;
  getPhy.Attribute = PHY_DUTY_CYCLE;
 8010dd4:	230f      	movs	r3, #15
 8010dd6:	743b      	strb	r3, [r7, #16]
  phyParam = RegionGetPhyParam(LmHandlerParams.ActiveRegion, &getPhy);
 8010dd8:	4b0d      	ldr	r3, [pc, #52]	; (8010e10 <LmHandlerConfigure+0x1c0>)
 8010dda:	781b      	ldrb	r3, [r3, #0]
 8010ddc:	f107 0210 	add.w	r2, r7, #16
 8010de0:	4611      	mov	r1, r2
 8010de2:	4618      	mov	r0, r3
 8010de4:	f007 fecd 	bl	8018b82 <RegionGetPhyParam>
 8010de8:	4603      	mov	r3, r0
 8010dea:	60fb      	str	r3, [r7, #12]
  LmHandlerParams.DutyCycleEnabled = (bool) phyParam.Value;
 8010dec:	68fb      	ldr	r3, [r7, #12]
 8010dee:	2b00      	cmp	r3, #0
 8010df0:	bf14      	ite	ne
 8010df2:	2301      	movne	r3, #1
 8010df4:	2300      	moveq	r3, #0
 8010df6:	b2da      	uxtb	r2, r3
 8010df8:	4b05      	ldr	r3, [pc, #20]	; (8010e10 <LmHandlerConfigure+0x1c0>)
 8010dfa:	711a      	strb	r2, [r3, #4]

  /* override previous value if reconfigure new region */
  LoRaMacTestSetDutyCycleOn(LmHandlerParams.DutyCycleEnabled);
 8010dfc:	4b04      	ldr	r3, [pc, #16]	; (8010e10 <LmHandlerConfigure+0x1c0>)
 8010dfe:	791b      	ldrb	r3, [r3, #4]
 8010e00:	4618      	mov	r0, r3
 8010e02:	f005 fdc3 	bl	801698c <LoRaMacTestSetDutyCycleOn>

  return LORAMAC_HANDLER_SUCCESS;
 8010e06:	2300      	movs	r3, #0
}
 8010e08:	4618      	mov	r0, r3
 8010e0a:	3744      	adds	r7, #68	; 0x44
 8010e0c:	46bd      	mov	sp, r7
 8010e0e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010e10:	2000094c 	.word	0x2000094c
 8010e14:	2000097c 	.word	0x2000097c
 8010e18:	2000096c 	.word	0x2000096c
 8010e1c:	0802236c 	.word	0x0802236c
 8010e20:	20000a96 	.word	0x20000a96
 8010e24:	20000140 	.word	0x20000140
 8010e28:	20000148 	.word	0x20000148
 8010e2c:	080223b8 	.word	0x080223b8
 8010e30:	080223f4 	.word	0x080223f4

08010e34 <LmHandlerProcess>:
  }
  return false;
}

void LmHandlerProcess(void)
{
 8010e34:	b580      	push	{r7, lr}
 8010e36:	b082      	sub	sp, #8
 8010e38:	af00      	add	r7, sp, #0
  /* Call at first the LoRaMAC process before to run all package process features */
  /* Processes the LoRaMac events */
  LoRaMacProcess();
 8010e3a:	f004 fa09 	bl	8015250 <LoRaMacProcess>

  /* Call all packages process functions */
  for (int8_t i = 0; i < PKG_MAX_NUMBER; i++)
 8010e3e:	2300      	movs	r3, #0
 8010e40:	71fb      	strb	r3, [r7, #7]
 8010e42:	e022      	b.n	8010e8a <LmHandlerProcess+0x56>
  {
    if ((LmHandlerPackages[i] != NULL) &&
 8010e44:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8010e48:	4a15      	ldr	r2, [pc, #84]	; (8010ea0 <LmHandlerProcess+0x6c>)
 8010e4a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8010e4e:	2b00      	cmp	r3, #0
 8010e50:	d015      	beq.n	8010e7e <LmHandlerProcess+0x4a>
        (LmHandlerPackages[i]->Process != NULL) &&
 8010e52:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8010e56:	4a12      	ldr	r2, [pc, #72]	; (8010ea0 <LmHandlerProcess+0x6c>)
 8010e58:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8010e5c:	691b      	ldr	r3, [r3, #16]
    if ((LmHandlerPackages[i] != NULL) &&
 8010e5e:	2b00      	cmp	r3, #0
 8010e60:	d00d      	beq.n	8010e7e <LmHandlerProcess+0x4a>
        (LmHandlerPackageIsInitialized(i) != false))
 8010e62:	79fb      	ldrb	r3, [r7, #7]
 8010e64:	4618      	mov	r0, r3
 8010e66:	f000 fb93 	bl	8011590 <LmHandlerPackageIsInitialized>
 8010e6a:	4603      	mov	r3, r0
        (LmHandlerPackages[i]->Process != NULL) &&
 8010e6c:	2b00      	cmp	r3, #0
 8010e6e:	d006      	beq.n	8010e7e <LmHandlerProcess+0x4a>
    {
      LmHandlerPackages[i]->Process();
 8010e70:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8010e74:	4a0a      	ldr	r2, [pc, #40]	; (8010ea0 <LmHandlerProcess+0x6c>)
 8010e76:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8010e7a:	691b      	ldr	r3, [r3, #16]
 8010e7c:	4798      	blx	r3
  for (int8_t i = 0; i < PKG_MAX_NUMBER; i++)
 8010e7e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8010e82:	b2db      	uxtb	r3, r3
 8010e84:	3301      	adds	r3, #1
 8010e86:	b2db      	uxtb	r3, r3
 8010e88:	71fb      	strb	r3, [r7, #7]
 8010e8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8010e8e:	2b04      	cmp	r3, #4
 8010e90:	ddd8      	ble.n	8010e44 <LmHandlerProcess+0x10>
    }
  }

  NvmCtxMgmtStore();
 8010e92:	f000 fc39 	bl	8011708 <NvmCtxMgmtStore>
}
 8010e96:	bf00      	nop
 8010e98:	3708      	adds	r7, #8
 8010e9a:	46bd      	mov	sp, r7
 8010e9c:	bd80      	pop	{r7, pc}
 8010e9e:	bf00      	nop
 8010ea0:	20000938 	.word	0x20000938

08010ea4 <LmHandlerJoinStatus>:

LmHandlerFlagStatus_t LmHandlerJoinStatus(void)
{
 8010ea4:	b580      	push	{r7, lr}
 8010ea6:	b08a      	sub	sp, #40	; 0x28
 8010ea8:	af00      	add	r7, sp, #0
  MibRequestConfirm_t mibReq;
  LoRaMacStatus_t status;

  mibReq.Type = MIB_NETWORK_ACTIVATION;
 8010eaa:	2301      	movs	r3, #1
 8010eac:	703b      	strb	r3, [r7, #0]
  status = LoRaMacMibGetRequestConfirm(&mibReq);
 8010eae:	463b      	mov	r3, r7
 8010eb0:	4618      	mov	r0, r3
 8010eb2:	f004 fe05 	bl	8015ac0 <LoRaMacMibGetRequestConfirm>
 8010eb6:	4603      	mov	r3, r0
 8010eb8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

  if (status == LORAMAC_STATUS_OK)
 8010ebc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8010ec0:	2b00      	cmp	r3, #0
 8010ec2:	d106      	bne.n	8010ed2 <LmHandlerJoinStatus+0x2e>
  {
    if (mibReq.Param.NetworkActivation == ACTIVATION_TYPE_NONE)
 8010ec4:	793b      	ldrb	r3, [r7, #4]
 8010ec6:	2b00      	cmp	r3, #0
 8010ec8:	d101      	bne.n	8010ece <LmHandlerJoinStatus+0x2a>
    {
      return LORAMAC_HANDLER_RESET;
 8010eca:	2300      	movs	r3, #0
 8010ecc:	e002      	b.n	8010ed4 <LmHandlerJoinStatus+0x30>
    }
    else
    {
      return LORAMAC_HANDLER_SET;
 8010ece:	2301      	movs	r3, #1
 8010ed0:	e000      	b.n	8010ed4 <LmHandlerJoinStatus+0x30>
    }
  }
  else
  {
    return LORAMAC_HANDLER_RESET;
 8010ed2:	2300      	movs	r3, #0
  }
}
 8010ed4:	4618      	mov	r0, r3
 8010ed6:	3728      	adds	r7, #40	; 0x28
 8010ed8:	46bd      	mov	sp, r7
 8010eda:	bd80      	pop	{r7, pc}

08010edc <LmHandlerJoin>:

void LmHandlerJoin(ActivationType_t mode)
{
 8010edc:	b580      	push	{r7, lr}
 8010ede:	b092      	sub	sp, #72	; 0x48
 8010ee0:	af02      	add	r7, sp, #8
 8010ee2:	4603      	mov	r3, r0
 8010ee4:	71fb      	strb	r3, [r7, #7]
  }
#endif /* ACTIVATION_BY_PERSONALISATION */
  SecureElementDeleteDerivedKeys(NULL);
#endif /* LORAWAN_KMS */

  if (mode == ACTIVATION_TYPE_OTAA)
 8010ee6:	79fb      	ldrb	r3, [r7, #7]
 8010ee8:	2b02      	cmp	r3, #2
 8010eea:	d111      	bne.n	8010f10 <LmHandlerJoin+0x34>
  {
    MlmeReq_t mlmeReq;
    JoinParams.Mode = ACTIVATION_TYPE_OTAA;
 8010eec:	4b31      	ldr	r3, [pc, #196]	; (8010fb4 <LmHandlerJoin+0xd8>)
 8010eee:	2202      	movs	r2, #2
 8010ef0:	709a      	strb	r2, [r3, #2]

    LoRaMacStart();
 8010ef2:	f004 fd3d 	bl	8015970 <LoRaMacStart>

    /* Starts the OTAA join procedure */
    mlmeReq.Type = MLME_JOIN;
 8010ef6:	2301      	movs	r3, #1
 8010ef8:	723b      	strb	r3, [r7, #8]
    mlmeReq.Req.Join.Datarate = LmHandlerParams.TxDatarate;
 8010efa:	4b2f      	ldr	r3, [pc, #188]	; (8010fb8 <LmHandlerJoin+0xdc>)
 8010efc:	f993 3003 	ldrsb.w	r3, [r3, #3]
 8010f00:	b2db      	uxtb	r3, r3
 8010f02:	733b      	strb	r3, [r7, #12]
    LoRaMacMlmeRequest(&mlmeReq);
 8010f04:	f107 0308 	add.w	r3, r7, #8
 8010f08:	4618      	mov	r0, r3
 8010f0a:	f005 fafd 	bl	8016508 <LoRaMacMlmeRequest>
    LoRaMacMibSetRequestConfirm(&mibReq);

    LmHandlerCallbacks.OnJoinRequest(&JoinParams);
    LmHandlerRequestClass(LmHandlerParams.DefaultClass);
  }
}
 8010f0e:	e04c      	b.n	8010faa <LmHandlerJoin+0xce>
    JoinParams.Mode = ACTIVATION_TYPE_ABP;
 8010f10:	4b28      	ldr	r3, [pc, #160]	; (8010fb4 <LmHandlerJoin+0xd8>)
 8010f12:	2201      	movs	r2, #1
 8010f14:	709a      	strb	r2, [r3, #2]
    JoinParams.Status = LORAMAC_HANDLER_SUCCESS;
 8010f16:	4b27      	ldr	r3, [pc, #156]	; (8010fb4 <LmHandlerJoin+0xd8>)
 8010f18:	2200      	movs	r2, #0
 8010f1a:	705a      	strb	r2, [r3, #1]
    if (CtxRestoreDone == false)
 8010f1c:	4b27      	ldr	r3, [pc, #156]	; (8010fbc <LmHandlerJoin+0xe0>)
 8010f1e:	781b      	ldrb	r3, [r3, #0]
 8010f20:	f083 0301 	eor.w	r3, r3, #1
 8010f24:	b2db      	uxtb	r3, r3
 8010f26:	2b00      	cmp	r3, #0
 8010f28:	d02a      	beq.n	8010f80 <LmHandlerJoin+0xa4>
      mibReq.Type = MIB_ABP_LORAWAN_VERSION;
 8010f2a:	2327      	movs	r3, #39	; 0x27
 8010f2c:	773b      	strb	r3, [r7, #28]
      mibReq.Param.AbpLrWanVersion.Value = ABP_ACTIVATION_LRWAN_VERSION;
 8010f2e:	4b24      	ldr	r3, [pc, #144]	; (8010fc0 <LmHandlerJoin+0xe4>)
 8010f30:	623b      	str	r3, [r7, #32]
      LoRaMacMibSetRequestConfirm(&mibReq);
 8010f32:	f107 031c 	add.w	r3, r7, #28
 8010f36:	4618      	mov	r0, r3
 8010f38:	f004 ff5a 	bl	8015df0 <LoRaMacMibSetRequestConfirm>
      mibReq.Type = MIB_NET_ID;
 8010f3c:	2305      	movs	r3, #5
 8010f3e:	773b      	strb	r3, [r7, #28]
      mibReq.Param.NetID = CommissioningParams.NetworkId;
 8010f40:	4b20      	ldr	r3, [pc, #128]	; (8010fc4 <LmHandlerJoin+0xe8>)
 8010f42:	691b      	ldr	r3, [r3, #16]
 8010f44:	623b      	str	r3, [r7, #32]
      LoRaMacMibSetRequestConfirm(&mibReq);
 8010f46:	f107 031c 	add.w	r3, r7, #28
 8010f4a:	4618      	mov	r0, r3
 8010f4c:	f004 ff50 	bl	8015df0 <LoRaMacMibSetRequestConfirm>
      CommissioningParams.DevAddr = GetDevAddr();
 8010f50:	f7f4 f94b 	bl	80051ea <GetDevAddr>
 8010f54:	4603      	mov	r3, r0
 8010f56:	4a1b      	ldr	r2, [pc, #108]	; (8010fc4 <LmHandlerJoin+0xe8>)
 8010f58:	6153      	str	r3, [r2, #20]
      mibReq.Type = MIB_DEV_ADDR;
 8010f5a:	2306      	movs	r3, #6
 8010f5c:	773b      	strb	r3, [r7, #28]
      mibReq.Param.DevAddr = CommissioningParams.DevAddr;
 8010f5e:	4b19      	ldr	r3, [pc, #100]	; (8010fc4 <LmHandlerJoin+0xe8>)
 8010f60:	695b      	ldr	r3, [r3, #20]
 8010f62:	623b      	str	r3, [r7, #32]
      LoRaMacMibSetRequestConfirm(&mibReq);
 8010f64:	f107 031c 	add.w	r3, r7, #28
 8010f68:	4618      	mov	r0, r3
 8010f6a:	f004 ff41 	bl	8015df0 <LoRaMacMibSetRequestConfirm>
      MW_LOG(TS_OFF, VLEVEL_M, "###### DevAddr:   %08X\r\n", CommissioningParams.DevAddr);
 8010f6e:	4b15      	ldr	r3, [pc, #84]	; (8010fc4 <LmHandlerJoin+0xe8>)
 8010f70:	695b      	ldr	r3, [r3, #20]
 8010f72:	9300      	str	r3, [sp, #0]
 8010f74:	4b14      	ldr	r3, [pc, #80]	; (8010fc8 <LmHandlerJoin+0xec>)
 8010f76:	2200      	movs	r2, #0
 8010f78:	2100      	movs	r1, #0
 8010f7a:	2002      	movs	r0, #2
 8010f7c:	f00f fa88 	bl	8020490 <UTIL_ADV_TRACE_COND_FSend>
    LoRaMacStart();
 8010f80:	f004 fcf6 	bl	8015970 <LoRaMacStart>
    mibReq.Type = MIB_NETWORK_ACTIVATION;
 8010f84:	2301      	movs	r3, #1
 8010f86:	773b      	strb	r3, [r7, #28]
    mibReq.Param.NetworkActivation = ACTIVATION_TYPE_ABP;
 8010f88:	2301      	movs	r3, #1
 8010f8a:	f887 3020 	strb.w	r3, [r7, #32]
    LoRaMacMibSetRequestConfirm(&mibReq);
 8010f8e:	f107 031c 	add.w	r3, r7, #28
 8010f92:	4618      	mov	r0, r3
 8010f94:	f004 ff2c 	bl	8015df0 <LoRaMacMibSetRequestConfirm>
    LmHandlerCallbacks.OnJoinRequest(&JoinParams);
 8010f98:	4b0c      	ldr	r3, [pc, #48]	; (8010fcc <LmHandlerJoin+0xf0>)
 8010f9a:	68db      	ldr	r3, [r3, #12]
 8010f9c:	4805      	ldr	r0, [pc, #20]	; (8010fb4 <LmHandlerJoin+0xd8>)
 8010f9e:	4798      	blx	r3
    LmHandlerRequestClass(LmHandlerParams.DefaultClass);
 8010fa0:	4b05      	ldr	r3, [pc, #20]	; (8010fb8 <LmHandlerJoin+0xdc>)
 8010fa2:	785b      	ldrb	r3, [r3, #1]
 8010fa4:	4618      	mov	r0, r3
 8010fa6:	f000 f8e9 	bl	801117c <LmHandlerRequestClass>
}
 8010faa:	bf00      	nop
 8010fac:	3740      	adds	r7, #64	; 0x40
 8010fae:	46bd      	mov	sp, r7
 8010fb0:	bd80      	pop	{r7, pc}
 8010fb2:	bf00      	nop
 8010fb4:	20000164 	.word	0x20000164
 8010fb8:	2000094c 	.word	0x2000094c
 8010fbc:	20000a96 	.word	0x20000a96
 8010fc0:	01000300 	.word	0x01000300
 8010fc4:	20000140 	.word	0x20000140
 8010fc8:	08022430 	.word	0x08022430
 8010fcc:	20000954 	.word	0x20000954

08010fd0 <LmHandlerSend>:
  }
}

LmHandlerErrorStatus_t LmHandlerSend(LmHandlerAppData_t *appData, LmHandlerMsgTypes_t isTxConfirmed,
                                     TimerTime_t *nextTxIn, bool allowDelayedTx)
{
 8010fd0:	b580      	push	{r7, lr}
 8010fd2:	b08c      	sub	sp, #48	; 0x30
 8010fd4:	af00      	add	r7, sp, #0
 8010fd6:	60f8      	str	r0, [r7, #12]
 8010fd8:	607a      	str	r2, [r7, #4]
 8010fda:	461a      	mov	r2, r3
 8010fdc:	460b      	mov	r3, r1
 8010fde:	72fb      	strb	r3, [r7, #11]
 8010fe0:	4613      	mov	r3, r2
 8010fe2:	72bb      	strb	r3, [r7, #10]
  LoRaMacStatus_t status;
  LmHandlerErrorStatus_t lmhStatus = LORAMAC_HANDLER_ERROR;
 8010fe4:	23ff      	movs	r3, #255	; 0xff
 8010fe6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  McpsReq_t mcpsReq;
  LoRaMacTxInfo_t txInfo;

  if (LoRaMacIsBusy() == true)
 8010fea:	f004 f91b 	bl	8015224 <LoRaMacIsBusy>
 8010fee:	4603      	mov	r3, r0
 8010ff0:	2b00      	cmp	r3, #0
 8010ff2:	d002      	beq.n	8010ffa <LmHandlerSend+0x2a>
  {
    return LORAMAC_HANDLER_BUSY_ERROR;
 8010ff4:	f06f 0301 	mvn.w	r3, #1
 8010ff8:	e0b4      	b.n	8011164 <LmHandlerSend+0x194>
  }

  if (LmHandlerJoinStatus() != LORAMAC_HANDLER_SET)
 8010ffa:	f7ff ff53 	bl	8010ea4 <LmHandlerJoinStatus>
 8010ffe:	4603      	mov	r3, r0
 8011000:	2b01      	cmp	r3, #1
 8011002:	d007      	beq.n	8011014 <LmHandlerSend+0x44>
  {
    /* The network isn't yet joined, try again later. */
    LmHandlerJoin(JoinParams.Mode);
 8011004:	4b59      	ldr	r3, [pc, #356]	; (801116c <LmHandlerSend+0x19c>)
 8011006:	789b      	ldrb	r3, [r3, #2]
 8011008:	4618      	mov	r0, r3
 801100a:	f7ff ff67 	bl	8010edc <LmHandlerJoin>
    return LORAMAC_HANDLER_NO_NETWORK_JOINED;
 801100e:	f06f 0302 	mvn.w	r3, #2
 8011012:	e0a7      	b.n	8011164 <LmHandlerSend+0x194>
  }

  if ((LmHandlerPackages[PACKAGE_ID_COMPLIANCE]->IsRunning() == true)
 8011014:	4b56      	ldr	r3, [pc, #344]	; (8011170 <LmHandlerSend+0x1a0>)
 8011016:	681b      	ldr	r3, [r3, #0]
 8011018:	68db      	ldr	r3, [r3, #12]
 801101a:	4798      	blx	r3
 801101c:	4603      	mov	r3, r0
 801101e:	2b00      	cmp	r3, #0
 8011020:	d00d      	beq.n	801103e <LmHandlerSend+0x6e>
      && (appData->Port != LmHandlerPackages[PACKAGE_ID_COMPLIANCE]->Port) && (appData->Port != 0))
 8011022:	68fb      	ldr	r3, [r7, #12]
 8011024:	781a      	ldrb	r2, [r3, #0]
 8011026:	4b52      	ldr	r3, [pc, #328]	; (8011170 <LmHandlerSend+0x1a0>)
 8011028:	681b      	ldr	r3, [r3, #0]
 801102a:	781b      	ldrb	r3, [r3, #0]
 801102c:	429a      	cmp	r2, r3
 801102e:	d006      	beq.n	801103e <LmHandlerSend+0x6e>
 8011030:	68fb      	ldr	r3, [r7, #12]
 8011032:	781b      	ldrb	r3, [r3, #0]
 8011034:	2b00      	cmp	r3, #0
 8011036:	d002      	beq.n	801103e <LmHandlerSend+0x6e>
  {
    return LORAMAC_HANDLER_COMPLIANCE_RUNNING;
 8011038:	f06f 0303 	mvn.w	r3, #3
 801103c:	e092      	b.n	8011164 <LmHandlerSend+0x194>
  }

  mcpsReq.Req.Unconfirmed.Datarate = LmHandlerParams.TxDatarate;
 801103e:	4b4d      	ldr	r3, [pc, #308]	; (8011174 <LmHandlerSend+0x1a4>)
 8011040:	f993 3003 	ldrsb.w	r3, [r3, #3]
 8011044:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  if (LoRaMacQueryTxPossible(appData->BufferSize, &txInfo) != LORAMAC_STATUS_OK)
 8011048:	68fb      	ldr	r3, [r7, #12]
 801104a:	785b      	ldrb	r3, [r3, #1]
 801104c:	f107 0214 	add.w	r2, r7, #20
 8011050:	4611      	mov	r1, r2
 8011052:	4618      	mov	r0, r3
 8011054:	f004 fc9a 	bl	801598c <LoRaMacQueryTxPossible>
 8011058:	4603      	mov	r3, r0
 801105a:	2b00      	cmp	r3, #0
 801105c:	d009      	beq.n	8011072 <LmHandlerSend+0xa2>
  {
    /* Send empty frame in order to flush MAC commands */
    TxParams.MsgType = LORAMAC_HANDLER_UNCONFIRMED_MSG;
 801105e:	4b46      	ldr	r3, [pc, #280]	; (8011178 <LmHandlerSend+0x1a8>)
 8011060:	2200      	movs	r2, #0
 8011062:	709a      	strb	r2, [r3, #2]
    mcpsReq.Type = MCPS_UNCONFIRMED;
 8011064:	2300      	movs	r3, #0
 8011066:	763b      	strb	r3, [r7, #24]
    mcpsReq.Req.Unconfirmed.fBuffer = NULL;
 8011068:	2300      	movs	r3, #0
 801106a:	623b      	str	r3, [r7, #32]
    mcpsReq.Req.Unconfirmed.fBufferSize = 0;
 801106c:	2300      	movs	r3, #0
 801106e:	84bb      	strh	r3, [r7, #36]	; 0x24
 8011070:	e017      	b.n	80110a2 <LmHandlerSend+0xd2>
  }
  else
  {
    TxParams.MsgType = isTxConfirmed;
 8011072:	4a41      	ldr	r2, [pc, #260]	; (8011178 <LmHandlerSend+0x1a8>)
 8011074:	7afb      	ldrb	r3, [r7, #11]
 8011076:	7093      	strb	r3, [r2, #2]
    mcpsReq.Req.Unconfirmed.fPort = appData->Port;
 8011078:	68fb      	ldr	r3, [r7, #12]
 801107a:	781b      	ldrb	r3, [r3, #0]
 801107c:	773b      	strb	r3, [r7, #28]
    mcpsReq.Req.Unconfirmed.fBufferSize = appData->BufferSize;
 801107e:	68fb      	ldr	r3, [r7, #12]
 8011080:	785b      	ldrb	r3, [r3, #1]
 8011082:	b29b      	uxth	r3, r3
 8011084:	84bb      	strh	r3, [r7, #36]	; 0x24
    mcpsReq.Req.Unconfirmed.fBuffer = appData->Buffer;
 8011086:	68fb      	ldr	r3, [r7, #12]
 8011088:	685b      	ldr	r3, [r3, #4]
 801108a:	623b      	str	r3, [r7, #32]
    if (isTxConfirmed == LORAMAC_HANDLER_UNCONFIRMED_MSG)
 801108c:	7afb      	ldrb	r3, [r7, #11]
 801108e:	2b00      	cmp	r3, #0
 8011090:	d102      	bne.n	8011098 <LmHandlerSend+0xc8>
    {
      mcpsReq.Type = MCPS_UNCONFIRMED;
 8011092:	2300      	movs	r3, #0
 8011094:	763b      	strb	r3, [r7, #24]
 8011096:	e004      	b.n	80110a2 <LmHandlerSend+0xd2>
    }
    else
    {
      mcpsReq.Type = MCPS_CONFIRMED;
 8011098:	2301      	movs	r3, #1
 801109a:	763b      	strb	r3, [r7, #24]
      mcpsReq.Req.Confirmed.NbTrials = 8;
 801109c:	2308      	movs	r3, #8
 801109e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }
  }

  TxParams.AppData = *appData;
 80110a2:	4b35      	ldr	r3, [pc, #212]	; (8011178 <LmHandlerSend+0x1a8>)
 80110a4:	68fa      	ldr	r2, [r7, #12]
 80110a6:	330c      	adds	r3, #12
 80110a8:	e892 0003 	ldmia.w	r2, {r0, r1}
 80110ac:	e883 0003 	stmia.w	r3, {r0, r1}
  TxParams.Datarate = LmHandlerParams.TxDatarate;
 80110b0:	4b30      	ldr	r3, [pc, #192]	; (8011174 <LmHandlerSend+0x1a4>)
 80110b2:	f993 2003 	ldrsb.w	r2, [r3, #3]
 80110b6:	4b30      	ldr	r3, [pc, #192]	; (8011178 <LmHandlerSend+0x1a8>)
 80110b8:	711a      	strb	r2, [r3, #4]

  status = LoRaMacMcpsRequest(&mcpsReq, allowDelayedTx);
 80110ba:	7aba      	ldrb	r2, [r7, #10]
 80110bc:	f107 0318 	add.w	r3, r7, #24
 80110c0:	4611      	mov	r1, r2
 80110c2:	4618      	mov	r0, r3
 80110c4:	f005 fb64 	bl	8016790 <LoRaMacMcpsRequest>
 80110c8:	4603      	mov	r3, r0
 80110ca:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
  if (nextTxIn != NULL)
 80110ce:	687b      	ldr	r3, [r7, #4]
 80110d0:	2b00      	cmp	r3, #0
 80110d2:	d002      	beq.n	80110da <LmHandlerSend+0x10a>
  {
    *nextTxIn = mcpsReq.ReqReturn.DutyCycleWaitTime;
 80110d4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80110d6:	687b      	ldr	r3, [r7, #4]
 80110d8:	601a      	str	r2, [r3, #0]
  }

  switch(status)
 80110da:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 80110de:	2b11      	cmp	r3, #17
 80110e0:	d83a      	bhi.n	8011158 <LmHandlerSend+0x188>
 80110e2:	a201      	add	r2, pc, #4	; (adr r2, 80110e8 <LmHandlerSend+0x118>)
 80110e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80110e8:	08011131 	.word	0x08011131
 80110ec:	08011139 	.word	0x08011139
 80110f0:	08011159 	.word	0x08011159
 80110f4:	08011159 	.word	0x08011159
 80110f8:	08011159 	.word	0x08011159
 80110fc:	08011159 	.word	0x08011159
 8011100:	08011159 	.word	0x08011159
 8011104:	08011141 	.word	0x08011141
 8011108:	08011159 	.word	0x08011159
 801110c:	08011159 	.word	0x08011159
 8011110:	08011159 	.word	0x08011159
 8011114:	08011151 	.word	0x08011151
 8011118:	08011159 	.word	0x08011159
 801111c:	08011159 	.word	0x08011159
 8011120:	08011139 	.word	0x08011139
 8011124:	08011139 	.word	0x08011139
 8011128:	08011139 	.word	0x08011139
 801112c:	08011149 	.word	0x08011149
  {
  case LORAMAC_STATUS_OK:
    lmhStatus = LORAMAC_HANDLER_SUCCESS;
 8011130:	2300      	movs	r3, #0
 8011132:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8011136:	e013      	b.n	8011160 <LmHandlerSend+0x190>
  case LORAMAC_STATUS_BUSY:
  case LORAMAC_STATUS_BUSY_UPLINK_COLLISION:
  case LORAMAC_STATUS_BUSY_BEACON_RESERVED_TIME:
  case LORAMAC_STATUS_BUSY_PING_SLOT_WINDOW_TIME:
    lmhStatus = LORAMAC_HANDLER_BUSY_ERROR;
 8011138:	23fe      	movs	r3, #254	; 0xfe
 801113a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 801113e:	e00f      	b.n	8011160 <LmHandlerSend+0x190>
  case LORAMAC_STATUS_NO_NETWORK_JOINED:
    lmhStatus = LORAMAC_HANDLER_NO_NETWORK_JOINED;
 8011140:	23fd      	movs	r3, #253	; 0xfd
 8011142:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8011146:	e00b      	b.n	8011160 <LmHandlerSend+0x190>
  case LORAMAC_STATUS_CRYPTO_ERROR:
    lmhStatus = LORAMAC_HANDLER_CRYPTO_ERROR;
 8011148:	23fb      	movs	r3, #251	; 0xfb
 801114a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 801114e:	e007      	b.n	8011160 <LmHandlerSend+0x190>
  case LORAMAC_STATUS_DUTYCYCLE_RESTRICTED:
    lmhStatus = LORAMAC_HANDLER_DUTYCYCLE_RESTRICTED;
 8011150:	23fa      	movs	r3, #250	; 0xfa
 8011152:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8011156:	e003      	b.n	8011160 <LmHandlerSend+0x190>
  case LORAMAC_STATUS_REGION_NOT_SUPPORTED:
  case LORAMAC_STATUS_NO_FREE_CHANNEL_FOUND:
  case LORAMAC_STATUS_NO_CHANNEL_FOUND:
  case LORAMAC_STATUS_LENGTH_ERROR:
  default:
    lmhStatus = LORAMAC_HANDLER_ERROR;
 8011158:	23ff      	movs	r3, #255	; 0xff
 801115a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 801115e:	bf00      	nop
  }
      
  return lmhStatus;
 8011160:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 8011164:	4618      	mov	r0, r3
 8011166:	3730      	adds	r7, #48	; 0x30
 8011168:	46bd      	mov	sp, r7
 801116a:	bd80      	pop	{r7, pc}
 801116c:	20000164 	.word	0x20000164
 8011170:	20000938 	.word	0x20000938
 8011174:	2000094c 	.word	0x2000094c
 8011178:	2000098c 	.word	0x2000098c

0801117c <LmHandlerRequestClass>:

LmHandlerErrorStatus_t LmHandlerRequestClass(DeviceClass_t newClass)
{
 801117c:	b580      	push	{r7, lr}
 801117e:	b08c      	sub	sp, #48	; 0x30
 8011180:	af00      	add	r7, sp, #0
 8011182:	4603      	mov	r3, r0
 8011184:	71fb      	strb	r3, [r7, #7]
  MibRequestConfirm_t mibReq;
  DeviceClass_t currentClass;
  LmHandlerErrorStatus_t errorStatus = LORAMAC_HANDLER_SUCCESS;
 8011186:	2300      	movs	r3, #0
 8011188:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

  if (LmHandlerJoinStatus() != LORAMAC_HANDLER_SET)
 801118c:	f7ff fe8a 	bl	8010ea4 <LmHandlerJoinStatus>
 8011190:	4603      	mov	r3, r0
 8011192:	2b01      	cmp	r3, #1
 8011194:	d002      	beq.n	801119c <LmHandlerRequestClass+0x20>
  {
    return LORAMAC_HANDLER_NO_NETWORK_JOINED;
 8011196:	f06f 0302 	mvn.w	r3, #2
 801119a:	e059      	b.n	8011250 <LmHandlerRequestClass+0xd4>
  }

  mibReq.Type = MIB_DEVICE_CLASS;
 801119c:	2300      	movs	r3, #0
 801119e:	723b      	strb	r3, [r7, #8]
  if (LoRaMacMibGetRequestConfirm(&mibReq) != LORAMAC_STATUS_OK)
 80111a0:	f107 0308 	add.w	r3, r7, #8
 80111a4:	4618      	mov	r0, r3
 80111a6:	f004 fc8b 	bl	8015ac0 <LoRaMacMibGetRequestConfirm>
 80111aa:	4603      	mov	r3, r0
 80111ac:	2b00      	cmp	r3, #0
 80111ae:	d002      	beq.n	80111b6 <LmHandlerRequestClass+0x3a>
  {
    return LORAMAC_HANDLER_ERROR;
 80111b0:	f04f 33ff 	mov.w	r3, #4294967295
 80111b4:	e04c      	b.n	8011250 <LmHandlerRequestClass+0xd4>
  }
  currentClass = mibReq.Param.Class;
 80111b6:	7b3b      	ldrb	r3, [r7, #12]
 80111b8:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e

  /* Attempt to switch only if class update */
  if (currentClass != newClass)
 80111bc:	f897 202e 	ldrb.w	r2, [r7, #46]	; 0x2e
 80111c0:	79fb      	ldrb	r3, [r7, #7]
 80111c2:	429a      	cmp	r2, r3
 80111c4:	d03d      	beq.n	8011242 <LmHandlerRequestClass+0xc6>
  {
    switch (newClass)
 80111c6:	79fb      	ldrb	r3, [r7, #7]
 80111c8:	2b02      	cmp	r3, #2
 80111ca:	d020      	beq.n	801120e <LmHandlerRequestClass+0x92>
 80111cc:	2b02      	cmp	r3, #2
 80111ce:	dc3a      	bgt.n	8011246 <LmHandlerRequestClass+0xca>
 80111d0:	2b00      	cmp	r3, #0
 80111d2:	d002      	beq.n	80111da <LmHandlerRequestClass+0x5e>
 80111d4:	2b01      	cmp	r3, #1
 80111d6:	d016      	beq.n	8011206 <LmHandlerRequestClass+0x8a>
          }
        }
      }
      break;
      default:
        break;
 80111d8:	e035      	b.n	8011246 <LmHandlerRequestClass+0xca>
        if (currentClass != CLASS_A)
 80111da:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 80111de:	2b00      	cmp	r3, #0
 80111e0:	d033      	beq.n	801124a <LmHandlerRequestClass+0xce>
          mibReq.Param.Class = CLASS_A;
 80111e2:	2300      	movs	r3, #0
 80111e4:	733b      	strb	r3, [r7, #12]
          if (LoRaMacMibSetRequestConfirm(&mibReq) == LORAMAC_STATUS_OK)
 80111e6:	f107 0308 	add.w	r3, r7, #8
 80111ea:	4618      	mov	r0, r3
 80111ec:	f004 fe00 	bl	8015df0 <LoRaMacMibSetRequestConfirm>
 80111f0:	4603      	mov	r3, r0
 80111f2:	2b00      	cmp	r3, #0
 80111f4:	d103      	bne.n	80111fe <LmHandlerRequestClass+0x82>
            DisplayClassUpdate(CLASS_A);
 80111f6:	2000      	movs	r0, #0
 80111f8:	f000 fa64 	bl	80116c4 <DisplayClassUpdate>
      break;
 80111fc:	e025      	b.n	801124a <LmHandlerRequestClass+0xce>
            errorStatus = LORAMAC_HANDLER_ERROR;
 80111fe:	23ff      	movs	r3, #255	; 0xff
 8011200:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      break;
 8011204:	e021      	b.n	801124a <LmHandlerRequestClass+0xce>
        errorStatus = LORAMAC_HANDLER_ERROR;
 8011206:	23ff      	movs	r3, #255	; 0xff
 8011208:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      break;
 801120c:	e01e      	b.n	801124c <LmHandlerRequestClass+0xd0>
        if (currentClass != CLASS_A)
 801120e:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8011212:	2b00      	cmp	r3, #0
 8011214:	d003      	beq.n	801121e <LmHandlerRequestClass+0xa2>
          errorStatus = LORAMAC_HANDLER_ERROR;
 8011216:	23ff      	movs	r3, #255	; 0xff
 8011218:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      break;
 801121c:	e016      	b.n	801124c <LmHandlerRequestClass+0xd0>
          mibReq.Param.Class = CLASS_C;
 801121e:	2302      	movs	r3, #2
 8011220:	733b      	strb	r3, [r7, #12]
          if (LoRaMacMibSetRequestConfirm(&mibReq) == LORAMAC_STATUS_OK)
 8011222:	f107 0308 	add.w	r3, r7, #8
 8011226:	4618      	mov	r0, r3
 8011228:	f004 fde2 	bl	8015df0 <LoRaMacMibSetRequestConfirm>
 801122c:	4603      	mov	r3, r0
 801122e:	2b00      	cmp	r3, #0
 8011230:	d103      	bne.n	801123a <LmHandlerRequestClass+0xbe>
            DisplayClassUpdate(CLASS_C);
 8011232:	2002      	movs	r0, #2
 8011234:	f000 fa46 	bl	80116c4 <DisplayClassUpdate>
      break;
 8011238:	e008      	b.n	801124c <LmHandlerRequestClass+0xd0>
            errorStatus = LORAMAC_HANDLER_ERROR;
 801123a:	23ff      	movs	r3, #255	; 0xff
 801123c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      break;
 8011240:	e004      	b.n	801124c <LmHandlerRequestClass+0xd0>
    }
  }
 8011242:	bf00      	nop
 8011244:	e002      	b.n	801124c <LmHandlerRequestClass+0xd0>
        break;
 8011246:	bf00      	nop
 8011248:	e000      	b.n	801124c <LmHandlerRequestClass+0xd0>
      break;
 801124a:	bf00      	nop
  return errorStatus;
 801124c:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 8011250:	4618      	mov	r0, r3
 8011252:	3730      	adds	r7, #48	; 0x30
 8011254:	46bd      	mov	sp, r7
 8011256:	bd80      	pop	{r7, pc}

08011258 <LmHandlerPackageRegister>:

LmHandlerErrorStatus_t LmHandlerPackageRegister(uint8_t id, void *params)
{
 8011258:	b580      	push	{r7, lr}
 801125a:	b084      	sub	sp, #16
 801125c:	af00      	add	r7, sp, #0
 801125e:	4603      	mov	r3, r0
 8011260:	6039      	str	r1, [r7, #0]
 8011262:	71fb      	strb	r3, [r7, #7]
  LmhPackage_t *package = NULL;
 8011264:	2300      	movs	r3, #0
 8011266:	60fb      	str	r3, [r7, #12]
  switch (id)
 8011268:	79fb      	ldrb	r3, [r7, #7]
 801126a:	2b00      	cmp	r3, #0
 801126c:	d103      	bne.n	8011276 <LmHandlerPackageRegister+0x1e>
  {
    case PACKAGE_ID_COMPLIANCE:
    {
      package = LmphCompliancePackageFactory();
 801126e:	f000 fa59 	bl	8011724 <LmphCompliancePackageFactory>
 8011272:	60f8      	str	r0, [r7, #12]
      break;
 8011274:	e000      	b.n	8011278 <LmHandlerPackageRegister+0x20>
    default:
#if (!defined (LORAWAN_DATA_DISTRIB_MGT) || (LORAWAN_DATA_DISTRIB_MGT == 0))
#else /*LORAWAN_DATA_DISTRIB_MGT == 1*/
      LmhpDataDistributionPackageRegister(id, &package);
#endif /*LORAWAN_DATA_DISTRIB_MGT*/
      break;
 8011276:	bf00      	nop
  }

  if (package != NULL)
 8011278:	68fb      	ldr	r3, [r7, #12]
 801127a:	2b00      	cmp	r3, #0
 801127c:	d022      	beq.n	80112c4 <LmHandlerPackageRegister+0x6c>
  {
    LmHandlerPackages[id] = package;
 801127e:	79fb      	ldrb	r3, [r7, #7]
 8011280:	4913      	ldr	r1, [pc, #76]	; (80112d0 <LmHandlerPackageRegister+0x78>)
 8011282:	68fa      	ldr	r2, [r7, #12]
 8011284:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    LmHandlerPackages[id]->OnJoinRequest = LmHandlerJoin;
 8011288:	79fb      	ldrb	r3, [r7, #7]
 801128a:	4a11      	ldr	r2, [pc, #68]	; (80112d0 <LmHandlerPackageRegister+0x78>)
 801128c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8011290:	4a10      	ldr	r2, [pc, #64]	; (80112d4 <LmHandlerPackageRegister+0x7c>)
 8011292:	621a      	str	r2, [r3, #32]
    LmHandlerPackages[id]->OnSendRequest = LmHandlerSend;
 8011294:	79fb      	ldrb	r3, [r7, #7]
 8011296:	4a0e      	ldr	r2, [pc, #56]	; (80112d0 <LmHandlerPackageRegister+0x78>)
 8011298:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801129c:	4a0e      	ldr	r2, [pc, #56]	; (80112d8 <LmHandlerPackageRegister+0x80>)
 801129e:	625a      	str	r2, [r3, #36]	; 0x24
    LmHandlerPackages[id]->OnDeviceTimeRequest = LmHandlerDeviceTimeReq;
 80112a0:	79fb      	ldrb	r3, [r7, #7]
 80112a2:	4a0b      	ldr	r2, [pc, #44]	; (80112d0 <LmHandlerPackageRegister+0x78>)
 80112a4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80112a8:	4a0c      	ldr	r2, [pc, #48]	; (80112dc <LmHandlerPackageRegister+0x84>)
 80112aa:	629a      	str	r2, [r3, #40]	; 0x28
    LmHandlerPackages[id]->Init(params, AppData.Buffer, LORAWAN_APP_DATA_BUFFER_MAX_SIZE);
 80112ac:	79fb      	ldrb	r3, [r7, #7]
 80112ae:	4a08      	ldr	r2, [pc, #32]	; (80112d0 <LmHandlerPackageRegister+0x78>)
 80112b0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80112b4:	685b      	ldr	r3, [r3, #4]
 80112b6:	4a0a      	ldr	r2, [pc, #40]	; (80112e0 <LmHandlerPackageRegister+0x88>)
 80112b8:	6851      	ldr	r1, [r2, #4]
 80112ba:	22f2      	movs	r2, #242	; 0xf2
 80112bc:	6838      	ldr	r0, [r7, #0]
 80112be:	4798      	blx	r3

    return LORAMAC_HANDLER_SUCCESS;
 80112c0:	2300      	movs	r3, #0
 80112c2:	e001      	b.n	80112c8 <LmHandlerPackageRegister+0x70>
  }
  else
  {
    return LORAMAC_HANDLER_ERROR;
 80112c4:	f04f 33ff 	mov.w	r3, #4294967295
  }
}
 80112c8:	4618      	mov	r0, r3
 80112ca:	3710      	adds	r7, #16
 80112cc:	46bd      	mov	sp, r7
 80112ce:	bd80      	pop	{r7, pc}
 80112d0:	20000938 	.word	0x20000938
 80112d4:	08010edd 	.word	0x08010edd
 80112d8:	08010fd1 	.word	0x08010fd1
 80112dc:	08011371 	.word	0x08011371
 80112e0:	20000178 	.word	0x20000178

080112e4 <LmHandlerGetCurrentClass>:

int32_t LmHandlerGetCurrentClass(DeviceClass_t *deviceClass)
{
 80112e4:	b580      	push	{r7, lr}
 80112e6:	b08c      	sub	sp, #48	; 0x30
 80112e8:	af00      	add	r7, sp, #0
 80112ea:	6078      	str	r0, [r7, #4]
  MibRequestConfirm_t mibReq;
  if (deviceClass == NULL)
 80112ec:	687b      	ldr	r3, [r7, #4]
 80112ee:	2b00      	cmp	r3, #0
 80112f0:	d102      	bne.n	80112f8 <LmHandlerGetCurrentClass+0x14>
  {
    return LORAMAC_HANDLER_ERROR;
 80112f2:	f04f 33ff 	mov.w	r3, #4294967295
 80112f6:	e010      	b.n	801131a <LmHandlerGetCurrentClass+0x36>
  }

  mibReq.Type = MIB_DEVICE_CLASS;
 80112f8:	2300      	movs	r3, #0
 80112fa:	733b      	strb	r3, [r7, #12]
  if (LoRaMacMibGetRequestConfirm(&mibReq) != LORAMAC_STATUS_OK)
 80112fc:	f107 030c 	add.w	r3, r7, #12
 8011300:	4618      	mov	r0, r3
 8011302:	f004 fbdd 	bl	8015ac0 <LoRaMacMibGetRequestConfirm>
 8011306:	4603      	mov	r3, r0
 8011308:	2b00      	cmp	r3, #0
 801130a:	d002      	beq.n	8011312 <LmHandlerGetCurrentClass+0x2e>
  {
    return LORAMAC_HANDLER_ERROR;
 801130c:	f04f 33ff 	mov.w	r3, #4294967295
 8011310:	e003      	b.n	801131a <LmHandlerGetCurrentClass+0x36>
  }

  *deviceClass = mibReq.Param.Class;
 8011312:	7c3a      	ldrb	r2, [r7, #16]
 8011314:	687b      	ldr	r3, [r7, #4]
 8011316:	701a      	strb	r2, [r3, #0]
  return LORAMAC_HANDLER_SUCCESS;
 8011318:	2300      	movs	r3, #0
}
 801131a:	4618      	mov	r0, r3
 801131c:	3730      	adds	r7, #48	; 0x30
 801131e:	46bd      	mov	sp, r7
 8011320:	bd80      	pop	{r7, pc}
	...

08011324 <LmHandlerGetTxDatarate>:

int32_t LmHandlerGetTxDatarate(int8_t *txDatarate)
{
 8011324:	b580      	push	{r7, lr}
 8011326:	b08c      	sub	sp, #48	; 0x30
 8011328:	af00      	add	r7, sp, #0
 801132a:	6078      	str	r0, [r7, #4]
  MibRequestConfirm_t mibGet;
  if (txDatarate == NULL)
 801132c:	687b      	ldr	r3, [r7, #4]
 801132e:	2b00      	cmp	r3, #0
 8011330:	d102      	bne.n	8011338 <LmHandlerGetTxDatarate+0x14>
  {
    return LORAMAC_HANDLER_ERROR;
 8011332:	f04f 33ff 	mov.w	r3, #4294967295
 8011336:	e015      	b.n	8011364 <LmHandlerGetTxDatarate+0x40>
  }

  mibGet.Type = MIB_CHANNELS_DATARATE;
 8011338:	231f      	movs	r3, #31
 801133a:	733b      	strb	r3, [r7, #12]
  if (LoRaMacMibGetRequestConfirm(&mibGet) != LORAMAC_STATUS_OK)
 801133c:	f107 030c 	add.w	r3, r7, #12
 8011340:	4618      	mov	r0, r3
 8011342:	f004 fbbd 	bl	8015ac0 <LoRaMacMibGetRequestConfirm>
 8011346:	4603      	mov	r3, r0
 8011348:	2b00      	cmp	r3, #0
 801134a:	d002      	beq.n	8011352 <LmHandlerGetTxDatarate+0x2e>
  {
    return LORAMAC_HANDLER_ERROR;
 801134c:	f04f 33ff 	mov.w	r3, #4294967295
 8011350:	e008      	b.n	8011364 <LmHandlerGetTxDatarate+0x40>
  }

  *txDatarate = mibGet.Param.ChannelsDatarate;
 8011352:	f997 2010 	ldrsb.w	r2, [r7, #16]
 8011356:	687b      	ldr	r3, [r7, #4]
 8011358:	701a      	strb	r2, [r3, #0]
  LmHandlerParams.TxDatarate = mibGet.Param.ChannelsDatarate;
 801135a:	f997 2010 	ldrsb.w	r2, [r7, #16]
 801135e:	4b03      	ldr	r3, [pc, #12]	; (801136c <LmHandlerGetTxDatarate+0x48>)
 8011360:	70da      	strb	r2, [r3, #3]
  return LORAMAC_HANDLER_SUCCESS;
 8011362:	2300      	movs	r3, #0
}
 8011364:	4618      	mov	r0, r3
 8011366:	3730      	adds	r7, #48	; 0x30
 8011368:	46bd      	mov	sp, r7
 801136a:	bd80      	pop	{r7, pc}
 801136c:	2000094c 	.word	0x2000094c

08011370 <LmHandlerDeviceTimeReq>:
#endif /* LORAMAC_CLASSB_ENABLED */
}

/* Private  functions ---------------------------------------------------------*/
static LmHandlerErrorStatus_t LmHandlerDeviceTimeReq(void)
{
 8011370:	b580      	push	{r7, lr}
 8011372:	b086      	sub	sp, #24
 8011374:	af00      	add	r7, sp, #0
  LoRaMacStatus_t status;
  MlmeReq_t mlmeReq;

  mlmeReq.Type = MLME_DEVICE_TIME;
 8011376:	230a      	movs	r3, #10
 8011378:	703b      	strb	r3, [r7, #0]

  status = LoRaMacMlmeRequest(&mlmeReq);
 801137a:	463b      	mov	r3, r7
 801137c:	4618      	mov	r0, r3
 801137e:	f005 f8c3 	bl	8016508 <LoRaMacMlmeRequest>
 8011382:	4603      	mov	r3, r0
 8011384:	75fb      	strb	r3, [r7, #23]

  if (status == LORAMAC_STATUS_OK)
 8011386:	7dfb      	ldrb	r3, [r7, #23]
 8011388:	2b00      	cmp	r3, #0
 801138a:	d101      	bne.n	8011390 <LmHandlerDeviceTimeReq+0x20>
  {
    return LORAMAC_HANDLER_SUCCESS;
 801138c:	2300      	movs	r3, #0
 801138e:	e001      	b.n	8011394 <LmHandlerDeviceTimeReq+0x24>
  }
  else
  {
    return LORAMAC_HANDLER_ERROR;
 8011390:	f04f 33ff 	mov.w	r3, #4294967295
  }
}
 8011394:	4618      	mov	r0, r3
 8011396:	3718      	adds	r7, #24
 8011398:	46bd      	mov	sp, r7
 801139a:	bd80      	pop	{r7, pc}

0801139c <McpsConfirm>:
  }
}
#endif /* LORAMAC_CLASSB_ENABLED == 1 */

static void McpsConfirm(McpsConfirm_t *mcpsConfirm)
{
 801139c:	b580      	push	{r7, lr}
 801139e:	b082      	sub	sp, #8
 80113a0:	af00      	add	r7, sp, #0
 80113a2:	6078      	str	r0, [r7, #4]
  TxParams.IsMcpsConfirm = 1;
 80113a4:	4b15      	ldr	r3, [pc, #84]	; (80113fc <McpsConfirm+0x60>)
 80113a6:	2201      	movs	r2, #1
 80113a8:	701a      	strb	r2, [r3, #0]
  TxParams.Status = mcpsConfirm->Status;
 80113aa:	687b      	ldr	r3, [r7, #4]
 80113ac:	785a      	ldrb	r2, [r3, #1]
 80113ae:	4b13      	ldr	r3, [pc, #76]	; (80113fc <McpsConfirm+0x60>)
 80113b0:	705a      	strb	r2, [r3, #1]
  TxParams.Datarate = mcpsConfirm->Datarate;
 80113b2:	687b      	ldr	r3, [r7, #4]
 80113b4:	789b      	ldrb	r3, [r3, #2]
 80113b6:	b25a      	sxtb	r2, r3
 80113b8:	4b10      	ldr	r3, [pc, #64]	; (80113fc <McpsConfirm+0x60>)
 80113ba:	711a      	strb	r2, [r3, #4]
  TxParams.UplinkCounter = mcpsConfirm->UpLinkCounter;
 80113bc:	687b      	ldr	r3, [r7, #4]
 80113be:	68db      	ldr	r3, [r3, #12]
 80113c0:	4a0e      	ldr	r2, [pc, #56]	; (80113fc <McpsConfirm+0x60>)
 80113c2:	6093      	str	r3, [r2, #8]
  TxParams.TxPower = mcpsConfirm->TxPower;
 80113c4:	687b      	ldr	r3, [r7, #4]
 80113c6:	f993 2003 	ldrsb.w	r2, [r3, #3]
 80113ca:	4b0c      	ldr	r3, [pc, #48]	; (80113fc <McpsConfirm+0x60>)
 80113cc:	751a      	strb	r2, [r3, #20]
  TxParams.Channel = mcpsConfirm->Channel;
 80113ce:	687b      	ldr	r3, [r7, #4]
 80113d0:	691b      	ldr	r3, [r3, #16]
 80113d2:	b2da      	uxtb	r2, r3
 80113d4:	4b09      	ldr	r3, [pc, #36]	; (80113fc <McpsConfirm+0x60>)
 80113d6:	755a      	strb	r2, [r3, #21]
  TxParams.AckReceived = mcpsConfirm->AckReceived;
 80113d8:	687b      	ldr	r3, [r7, #4]
 80113da:	791b      	ldrb	r3, [r3, #4]
 80113dc:	461a      	mov	r2, r3
 80113de:	4b07      	ldr	r3, [pc, #28]	; (80113fc <McpsConfirm+0x60>)
 80113e0:	70da      	strb	r2, [r3, #3]

  LmHandlerCallbacks.OnTxData(&TxParams);
 80113e2:	4b07      	ldr	r3, [pc, #28]	; (8011400 <McpsConfirm+0x64>)
 80113e4:	691b      	ldr	r3, [r3, #16]
 80113e6:	4805      	ldr	r0, [pc, #20]	; (80113fc <McpsConfirm+0x60>)
 80113e8:	4798      	blx	r3

  LmHandlerPackagesNotify(PACKAGE_MCPS_CONFIRM, mcpsConfirm);
 80113ea:	6879      	ldr	r1, [r7, #4]
 80113ec:	2000      	movs	r0, #0
 80113ee:	f000 f8ed 	bl	80115cc <LmHandlerPackagesNotify>
}
 80113f2:	bf00      	nop
 80113f4:	3708      	adds	r7, #8
 80113f6:	46bd      	mov	sp, r7
 80113f8:	bd80      	pop	{r7, pc}
 80113fa:	bf00      	nop
 80113fc:	2000098c 	.word	0x2000098c
 8011400:	20000954 	.word	0x20000954

08011404 <McpsIndication>:

static void McpsIndication(McpsIndication_t *mcpsIndication)
{
 8011404:	b580      	push	{r7, lr}
 8011406:	b088      	sub	sp, #32
 8011408:	af00      	add	r7, sp, #0
 801140a:	6078      	str	r0, [r7, #4]
  LmHandlerAppData_t appData;
  DeviceClass_t deviceClass;
  RxParams.IsMcpsIndication = 1;
 801140c:	4b2c      	ldr	r3, [pc, #176]	; (80114c0 <McpsIndication+0xbc>)
 801140e:	2201      	movs	r2, #1
 8011410:	701a      	strb	r2, [r3, #0]
  RxParams.Status = mcpsIndication->Status;
 8011412:	687b      	ldr	r3, [r7, #4]
 8011414:	785a      	ldrb	r2, [r3, #1]
 8011416:	4b2a      	ldr	r3, [pc, #168]	; (80114c0 <McpsIndication+0xbc>)
 8011418:	705a      	strb	r2, [r3, #1]

  if (RxParams.Status != LORAMAC_EVENT_INFO_STATUS_OK)
 801141a:	4b29      	ldr	r3, [pc, #164]	; (80114c0 <McpsIndication+0xbc>)
 801141c:	785b      	ldrb	r3, [r3, #1]
 801141e:	2b00      	cmp	r3, #0
 8011420:	d14a      	bne.n	80114b8 <McpsIndication+0xb4>
  {
    return;
  }

  if (mcpsIndication->BufferSize > 0)
 8011422:	687b      	ldr	r3, [r7, #4]
 8011424:	7b1b      	ldrb	r3, [r3, #12]
 8011426:	2b00      	cmp	r3, #0
 8011428:	d028      	beq.n	801147c <McpsIndication+0x78>
  {
    RxParams.Datarate = mcpsIndication->RxDatarate;
 801142a:	687b      	ldr	r3, [r7, #4]
 801142c:	791b      	ldrb	r3, [r3, #4]
 801142e:	b25a      	sxtb	r2, r3
 8011430:	4b23      	ldr	r3, [pc, #140]	; (80114c0 <McpsIndication+0xbc>)
 8011432:	709a      	strb	r2, [r3, #2]
    RxParams.Rssi = mcpsIndication->Rssi;
 8011434:	687b      	ldr	r3, [r7, #4]
 8011436:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 801143a:	b25a      	sxtb	r2, r3
 801143c:	4b20      	ldr	r3, [pc, #128]	; (80114c0 <McpsIndication+0xbc>)
 801143e:	70da      	strb	r2, [r3, #3]
    RxParams.Snr = mcpsIndication->Snr;
 8011440:	687b      	ldr	r3, [r7, #4]
 8011442:	f993 2010 	ldrsb.w	r2, [r3, #16]
 8011446:	4b1e      	ldr	r3, [pc, #120]	; (80114c0 <McpsIndication+0xbc>)
 8011448:	711a      	strb	r2, [r3, #4]
    RxParams.DownlinkCounter = mcpsIndication->DownLinkCounter;
 801144a:	687b      	ldr	r3, [r7, #4]
 801144c:	695b      	ldr	r3, [r3, #20]
 801144e:	4a1c      	ldr	r2, [pc, #112]	; (80114c0 <McpsIndication+0xbc>)
 8011450:	6093      	str	r3, [r2, #8]
    RxParams.RxSlot = mcpsIndication->RxSlot;
 8011452:	687b      	ldr	r3, [r7, #4]
 8011454:	7c5b      	ldrb	r3, [r3, #17]
 8011456:	b25a      	sxtb	r2, r3
 8011458:	4b19      	ldr	r3, [pc, #100]	; (80114c0 <McpsIndication+0xbc>)
 801145a:	731a      	strb	r2, [r3, #12]

    appData.Port = mcpsIndication->Port;
 801145c:	687b      	ldr	r3, [r7, #4]
 801145e:	78db      	ldrb	r3, [r3, #3]
 8011460:	763b      	strb	r3, [r7, #24]
    appData.BufferSize = mcpsIndication->BufferSize;
 8011462:	687b      	ldr	r3, [r7, #4]
 8011464:	7b1b      	ldrb	r3, [r3, #12]
 8011466:	767b      	strb	r3, [r7, #25]
    appData.Buffer = mcpsIndication->Buffer;
 8011468:	687b      	ldr	r3, [r7, #4]
 801146a:	689b      	ldr	r3, [r3, #8]
 801146c:	61fb      	str	r3, [r7, #28]

    LmHandlerCallbacks.OnRxData(&appData, &RxParams);
 801146e:	4b15      	ldr	r3, [pc, #84]	; (80114c4 <McpsIndication+0xc0>)
 8011470:	695b      	ldr	r3, [r3, #20]
 8011472:	f107 0218 	add.w	r2, r7, #24
 8011476:	4912      	ldr	r1, [pc, #72]	; (80114c0 <McpsIndication+0xbc>)
 8011478:	4610      	mov	r0, r2
 801147a:	4798      	blx	r3
  }

  /* Call packages RxProcess function */
  LmHandlerPackagesNotify(PACKAGE_MCPS_INDICATION, mcpsIndication);
 801147c:	6879      	ldr	r1, [r7, #4]
 801147e:	2001      	movs	r0, #1
 8011480:	f000 f8a4 	bl	80115cc <LmHandlerPackagesNotify>
  LmHandlerGetCurrentClass(&deviceClass);
 8011484:	f107 0317 	add.w	r3, r7, #23
 8011488:	4618      	mov	r0, r3
 801148a:	f7ff ff2b 	bl	80112e4 <LmHandlerGetCurrentClass>
  if ((mcpsIndication->FramePending == true) && (deviceClass == CLASS_A))
 801148e:	687b      	ldr	r3, [r7, #4]
 8011490:	795b      	ldrb	r3, [r3, #5]
 8011492:	2b01      	cmp	r3, #1
 8011494:	d111      	bne.n	80114ba <McpsIndication+0xb6>
 8011496:	7dfb      	ldrb	r3, [r7, #23]
 8011498:	2b00      	cmp	r3, #0
 801149a:	d10e      	bne.n	80114ba <McpsIndication+0xb6>
  {
    /* The server signals that it has pending data to be sent. */
    /* We schedule an uplink as soon as possible to flush the server. */

    /* Send an empty message */
    LmHandlerAppData_t appData =
 801149c:	2300      	movs	r3, #0
 801149e:	733b      	strb	r3, [r7, #12]
 80114a0:	2300      	movs	r3, #0
 80114a2:	737b      	strb	r3, [r7, #13]
 80114a4:	2300      	movs	r3, #0
 80114a6:	613b      	str	r3, [r7, #16]
    {
      .Buffer = NULL,
      .BufferSize = 0,
      .Port = 0
    };
    LmHandlerSend(&appData, LORAMAC_HANDLER_UNCONFIRMED_MSG, NULL, true);
 80114a8:	f107 000c 	add.w	r0, r7, #12
 80114ac:	2301      	movs	r3, #1
 80114ae:	2200      	movs	r2, #0
 80114b0:	2100      	movs	r1, #0
 80114b2:	f7ff fd8d 	bl	8010fd0 <LmHandlerSend>
 80114b6:	e000      	b.n	80114ba <McpsIndication+0xb6>
    return;
 80114b8:	bf00      	nop
  }
}
 80114ba:	3720      	adds	r7, #32
 80114bc:	46bd      	mov	sp, r7
 80114be:	bd80      	pop	{r7, pc}
 80114c0:	20000168 	.word	0x20000168
 80114c4:	20000954 	.word	0x20000954

080114c8 <MlmeConfirm>:

static void MlmeConfirm(MlmeConfirm_t *mlmeConfirm)
{
 80114c8:	b580      	push	{r7, lr}
 80114ca:	b08c      	sub	sp, #48	; 0x30
 80114cc:	af00      	add	r7, sp, #0
 80114ce:	6078      	str	r0, [r7, #4]
  TxParams.IsMcpsConfirm = 0;
 80114d0:	4b20      	ldr	r3, [pc, #128]	; (8011554 <MlmeConfirm+0x8c>)
 80114d2:	2200      	movs	r2, #0
 80114d4:	701a      	strb	r2, [r3, #0]
  TxParams.Status = mlmeConfirm->Status;
 80114d6:	687b      	ldr	r3, [r7, #4]
 80114d8:	785a      	ldrb	r2, [r3, #1]
 80114da:	4b1e      	ldr	r3, [pc, #120]	; (8011554 <MlmeConfirm+0x8c>)
 80114dc:	705a      	strb	r2, [r3, #1]

  LmHandlerPackagesNotify(PACKAGE_MLME_CONFIRM, mlmeConfirm);
 80114de:	6879      	ldr	r1, [r7, #4]
 80114e0:	2002      	movs	r0, #2
 80114e2:	f000 f873 	bl	80115cc <LmHandlerPackagesNotify>

  switch (mlmeConfirm->MlmeRequest)
 80114e6:	687b      	ldr	r3, [r7, #4]
 80114e8:	781b      	ldrb	r3, [r3, #0]
 80114ea:	2b0a      	cmp	r3, #10
 80114ec:	d028      	beq.n	8011540 <MlmeConfirm+0x78>
 80114ee:	2b0a      	cmp	r3, #10
 80114f0:	dc28      	bgt.n	8011544 <MlmeConfirm+0x7c>
 80114f2:	2b01      	cmp	r3, #1
 80114f4:	d002      	beq.n	80114fc <MlmeConfirm+0x34>
 80114f6:	2b04      	cmp	r3, #4
 80114f8:	d026      	beq.n	8011548 <MlmeConfirm+0x80>
      }
    }
    break;
#endif /* LORAMAC_CLASSB_ENABLED == 1 */
    default:
      break;
 80114fa:	e023      	b.n	8011544 <MlmeConfirm+0x7c>
      mibReq.Type = MIB_DEV_ADDR;
 80114fc:	2306      	movs	r3, #6
 80114fe:	733b      	strb	r3, [r7, #12]
      LoRaMacMibGetRequestConfirm(&mibReq);
 8011500:	f107 030c 	add.w	r3, r7, #12
 8011504:	4618      	mov	r0, r3
 8011506:	f004 fadb 	bl	8015ac0 <LoRaMacMibGetRequestConfirm>
      CommissioningParams.DevAddr = mibReq.Param.DevAddr;
 801150a:	693b      	ldr	r3, [r7, #16]
 801150c:	4a12      	ldr	r2, [pc, #72]	; (8011558 <MlmeConfirm+0x90>)
 801150e:	6153      	str	r3, [r2, #20]
      LmHandlerGetTxDatarate(&JoinParams.Datarate);
 8011510:	4812      	ldr	r0, [pc, #72]	; (801155c <MlmeConfirm+0x94>)
 8011512:	f7ff ff07 	bl	8011324 <LmHandlerGetTxDatarate>
      if (mlmeConfirm->Status == LORAMAC_EVENT_INFO_STATUS_OK)
 8011516:	687b      	ldr	r3, [r7, #4]
 8011518:	785b      	ldrb	r3, [r3, #1]
 801151a:	2b00      	cmp	r3, #0
 801151c:	d108      	bne.n	8011530 <MlmeConfirm+0x68>
        JoinParams.Status = LORAMAC_HANDLER_SUCCESS;
 801151e:	4b0f      	ldr	r3, [pc, #60]	; (801155c <MlmeConfirm+0x94>)
 8011520:	2200      	movs	r2, #0
 8011522:	705a      	strb	r2, [r3, #1]
        LmHandlerRequestClass(LmHandlerParams.DefaultClass);
 8011524:	4b0e      	ldr	r3, [pc, #56]	; (8011560 <MlmeConfirm+0x98>)
 8011526:	785b      	ldrb	r3, [r3, #1]
 8011528:	4618      	mov	r0, r3
 801152a:	f7ff fe27 	bl	801117c <LmHandlerRequestClass>
 801152e:	e002      	b.n	8011536 <MlmeConfirm+0x6e>
        JoinParams.Status = LORAMAC_HANDLER_ERROR;
 8011530:	4b0a      	ldr	r3, [pc, #40]	; (801155c <MlmeConfirm+0x94>)
 8011532:	22ff      	movs	r2, #255	; 0xff
 8011534:	705a      	strb	r2, [r3, #1]
      LmHandlerCallbacks.OnJoinRequest(&JoinParams);
 8011536:	4b0b      	ldr	r3, [pc, #44]	; (8011564 <MlmeConfirm+0x9c>)
 8011538:	68db      	ldr	r3, [r3, #12]
 801153a:	4808      	ldr	r0, [pc, #32]	; (801155c <MlmeConfirm+0x94>)
 801153c:	4798      	blx	r3
    break;
 801153e:	e004      	b.n	801154a <MlmeConfirm+0x82>
    break;
 8011540:	bf00      	nop
 8011542:	e002      	b.n	801154a <MlmeConfirm+0x82>
      break;
 8011544:	bf00      	nop
 8011546:	e000      	b.n	801154a <MlmeConfirm+0x82>
    break;
 8011548:	bf00      	nop
  }
}
 801154a:	bf00      	nop
 801154c:	3730      	adds	r7, #48	; 0x30
 801154e:	46bd      	mov	sp, r7
 8011550:	bd80      	pop	{r7, pc}
 8011552:	bf00      	nop
 8011554:	2000098c 	.word	0x2000098c
 8011558:	20000140 	.word	0x20000140
 801155c:	20000164 	.word	0x20000164
 8011560:	2000094c 	.word	0x2000094c
 8011564:	20000954 	.word	0x20000954

08011568 <MlmeIndication>:

static void MlmeIndication(MlmeIndication_t *mlmeIndication)
{
 8011568:	b480      	push	{r7}
 801156a:	b083      	sub	sp, #12
 801156c:	af00      	add	r7, sp, #0
 801156e:	6078      	str	r0, [r7, #4]
  RxParams.IsMcpsIndication = 0;
 8011570:	4b06      	ldr	r3, [pc, #24]	; (801158c <MlmeIndication+0x24>)
 8011572:	2200      	movs	r2, #0
 8011574:	701a      	strb	r2, [r3, #0]
  RxParams.Status = mlmeIndication->Status;
 8011576:	687b      	ldr	r3, [r7, #4]
 8011578:	785a      	ldrb	r2, [r3, #1]
 801157a:	4b04      	ldr	r3, [pc, #16]	; (801158c <MlmeIndication+0x24>)
 801157c:	705a      	strb	r2, [r3, #1]
      }
      break;
    }
#endif /* LORAMAC_CLASSB_ENABLED == 1 */
    default:
      break;
 801157e:	bf00      	nop
  }
}
 8011580:	bf00      	nop
 8011582:	370c      	adds	r7, #12
 8011584:	46bd      	mov	sp, r7
 8011586:	bc80      	pop	{r7}
 8011588:	4770      	bx	lr
 801158a:	bf00      	nop
 801158c:	20000168 	.word	0x20000168

08011590 <LmHandlerPackageIsInitialized>:

static bool LmHandlerPackageIsInitialized(uint8_t id)
{
 8011590:	b580      	push	{r7, lr}
 8011592:	b082      	sub	sp, #8
 8011594:	af00      	add	r7, sp, #0
 8011596:	4603      	mov	r3, r0
 8011598:	71fb      	strb	r3, [r7, #7]
  if ((id < PKG_MAX_NUMBER) && (LmHandlerPackages[id]->IsInitialized != NULL))
 801159a:	79fb      	ldrb	r3, [r7, #7]
 801159c:	2b04      	cmp	r3, #4
 801159e:	d80e      	bhi.n	80115be <LmHandlerPackageIsInitialized+0x2e>
 80115a0:	79fb      	ldrb	r3, [r7, #7]
 80115a2:	4a09      	ldr	r2, [pc, #36]	; (80115c8 <LmHandlerPackageIsInitialized+0x38>)
 80115a4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80115a8:	689b      	ldr	r3, [r3, #8]
 80115aa:	2b00      	cmp	r3, #0
 80115ac:	d007      	beq.n	80115be <LmHandlerPackageIsInitialized+0x2e>
  {
    return LmHandlerPackages[id]->IsInitialized();
 80115ae:	79fb      	ldrb	r3, [r7, #7]
 80115b0:	4a05      	ldr	r2, [pc, #20]	; (80115c8 <LmHandlerPackageIsInitialized+0x38>)
 80115b2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80115b6:	689b      	ldr	r3, [r3, #8]
 80115b8:	4798      	blx	r3
 80115ba:	4603      	mov	r3, r0
 80115bc:	e000      	b.n	80115c0 <LmHandlerPackageIsInitialized+0x30>
  }
  else
  {
    return false;
 80115be:	2300      	movs	r3, #0
  }
}
 80115c0:	4618      	mov	r0, r3
 80115c2:	3708      	adds	r7, #8
 80115c4:	46bd      	mov	sp, r7
 80115c6:	bd80      	pop	{r7, pc}
 80115c8:	20000938 	.word	0x20000938

080115cc <LmHandlerPackagesNotify>:

static void LmHandlerPackagesNotify(PackageNotifyTypes_t notifyType, void *params)
{
 80115cc:	b580      	push	{r7, lr}
 80115ce:	b084      	sub	sp, #16
 80115d0:	af00      	add	r7, sp, #0
 80115d2:	4603      	mov	r3, r0
 80115d4:	6039      	str	r1, [r7, #0]
 80115d6:	71fb      	strb	r3, [r7, #7]
  for (int8_t i = 0; i < PKG_MAX_NUMBER; i++)
 80115d8:	2300      	movs	r3, #0
 80115da:	73fb      	strb	r3, [r7, #15]
 80115dc:	e067      	b.n	80116ae <LmHandlerPackagesNotify+0xe2>
  {
    if (LmHandlerPackages[i] != NULL)
 80115de:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80115e2:	4a37      	ldr	r2, [pc, #220]	; (80116c0 <LmHandlerPackagesNotify+0xf4>)
 80115e4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80115e8:	2b00      	cmp	r3, #0
 80115ea:	d051      	beq.n	8011690 <LmHandlerPackagesNotify+0xc4>
    {
      switch (notifyType)
 80115ec:	79fb      	ldrb	r3, [r7, #7]
 80115ee:	2b02      	cmp	r3, #2
 80115f0:	d03d      	beq.n	801166e <LmHandlerPackagesNotify+0xa2>
 80115f2:	2b02      	cmp	r3, #2
 80115f4:	dc4e      	bgt.n	8011694 <LmHandlerPackagesNotify+0xc8>
 80115f6:	2b00      	cmp	r3, #0
 80115f8:	d002      	beq.n	8011600 <LmHandlerPackagesNotify+0x34>
 80115fa:	2b01      	cmp	r3, #1
 80115fc:	d011      	beq.n	8011622 <LmHandlerPackagesNotify+0x56>
            LmHandlerPackages[i]->OnMlmeConfirmProcess(params);
          }
          break;
        }
        default:
          break;
 80115fe:	e049      	b.n	8011694 <LmHandlerPackagesNotify+0xc8>
          if (LmHandlerPackages[i]->OnMcpsConfirmProcess != NULL)
 8011600:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8011604:	4a2e      	ldr	r2, [pc, #184]	; (80116c0 <LmHandlerPackagesNotify+0xf4>)
 8011606:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801160a:	695b      	ldr	r3, [r3, #20]
 801160c:	2b00      	cmp	r3, #0
 801160e:	d043      	beq.n	8011698 <LmHandlerPackagesNotify+0xcc>
            LmHandlerPackages[i]->OnMcpsConfirmProcess(params);
 8011610:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8011614:	4a2a      	ldr	r2, [pc, #168]	; (80116c0 <LmHandlerPackagesNotify+0xf4>)
 8011616:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801161a:	695b      	ldr	r3, [r3, #20]
 801161c:	6838      	ldr	r0, [r7, #0]
 801161e:	4798      	blx	r3
          break;
 8011620:	e03a      	b.n	8011698 <LmHandlerPackagesNotify+0xcc>
          if ((LmHandlerPackages[i]->OnMcpsIndicationProcess != NULL) &&
 8011622:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8011626:	4a26      	ldr	r2, [pc, #152]	; (80116c0 <LmHandlerPackagesNotify+0xf4>)
 8011628:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801162c:	699b      	ldr	r3, [r3, #24]
 801162e:	2b00      	cmp	r3, #0
 8011630:	d034      	beq.n	801169c <LmHandlerPackagesNotify+0xd0>
              ((LmHandlerPackages[i]->Port == ((McpsIndication_t *)params)->Port) ||
 8011632:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8011636:	4a22      	ldr	r2, [pc, #136]	; (80116c0 <LmHandlerPackagesNotify+0xf4>)
 8011638:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801163c:	781a      	ldrb	r2, [r3, #0]
 801163e:	683b      	ldr	r3, [r7, #0]
 8011640:	78db      	ldrb	r3, [r3, #3]
          if ((LmHandlerPackages[i]->OnMcpsIndicationProcess != NULL) &&
 8011642:	429a      	cmp	r2, r3
 8011644:	d00a      	beq.n	801165c <LmHandlerPackagesNotify+0x90>
              ((LmHandlerPackages[i]->Port == ((McpsIndication_t *)params)->Port) ||
 8011646:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801164a:	2b00      	cmp	r3, #0
 801164c:	d126      	bne.n	801169c <LmHandlerPackagesNotify+0xd0>
               ((i == PACKAGE_ID_COMPLIANCE) && (LmHandlerPackages[PACKAGE_ID_COMPLIANCE]->IsRunning()))))
 801164e:	4b1c      	ldr	r3, [pc, #112]	; (80116c0 <LmHandlerPackagesNotify+0xf4>)
 8011650:	681b      	ldr	r3, [r3, #0]
 8011652:	68db      	ldr	r3, [r3, #12]
 8011654:	4798      	blx	r3
 8011656:	4603      	mov	r3, r0
 8011658:	2b00      	cmp	r3, #0
 801165a:	d01f      	beq.n	801169c <LmHandlerPackagesNotify+0xd0>
            LmHandlerPackages[i]->OnMcpsIndicationProcess(params);
 801165c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8011660:	4a17      	ldr	r2, [pc, #92]	; (80116c0 <LmHandlerPackagesNotify+0xf4>)
 8011662:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8011666:	699b      	ldr	r3, [r3, #24]
 8011668:	6838      	ldr	r0, [r7, #0]
 801166a:	4798      	blx	r3
          break;
 801166c:	e016      	b.n	801169c <LmHandlerPackagesNotify+0xd0>
          if (LmHandlerPackages[i]->OnMlmeConfirmProcess != NULL)
 801166e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8011672:	4a13      	ldr	r2, [pc, #76]	; (80116c0 <LmHandlerPackagesNotify+0xf4>)
 8011674:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8011678:	69db      	ldr	r3, [r3, #28]
 801167a:	2b00      	cmp	r3, #0
 801167c:	d010      	beq.n	80116a0 <LmHandlerPackagesNotify+0xd4>
            LmHandlerPackages[i]->OnMlmeConfirmProcess(params);
 801167e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8011682:	4a0f      	ldr	r2, [pc, #60]	; (80116c0 <LmHandlerPackagesNotify+0xf4>)
 8011684:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8011688:	69db      	ldr	r3, [r3, #28]
 801168a:	6838      	ldr	r0, [r7, #0]
 801168c:	4798      	blx	r3
          break;
 801168e:	e007      	b.n	80116a0 <LmHandlerPackagesNotify+0xd4>
      }
    }
 8011690:	bf00      	nop
 8011692:	e006      	b.n	80116a2 <LmHandlerPackagesNotify+0xd6>
          break;
 8011694:	bf00      	nop
 8011696:	e004      	b.n	80116a2 <LmHandlerPackagesNotify+0xd6>
          break;
 8011698:	bf00      	nop
 801169a:	e002      	b.n	80116a2 <LmHandlerPackagesNotify+0xd6>
          break;
 801169c:	bf00      	nop
 801169e:	e000      	b.n	80116a2 <LmHandlerPackagesNotify+0xd6>
          break;
 80116a0:	bf00      	nop
  for (int8_t i = 0; i < PKG_MAX_NUMBER; i++)
 80116a2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80116a6:	b2db      	uxtb	r3, r3
 80116a8:	3301      	adds	r3, #1
 80116aa:	b2db      	uxtb	r3, r3
 80116ac:	73fb      	strb	r3, [r7, #15]
 80116ae:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80116b2:	2b04      	cmp	r3, #4
 80116b4:	dd93      	ble.n	80115de <LmHandlerPackagesNotify+0x12>
  }
}
 80116b6:	bf00      	nop
 80116b8:	bf00      	nop
 80116ba:	3710      	adds	r7, #16
 80116bc:	46bd      	mov	sp, r7
 80116be:	bd80      	pop	{r7, pc}
 80116c0:	20000938 	.word	0x20000938

080116c4 <DisplayClassUpdate>:

static void DisplayClassUpdate(DeviceClass_t deviceClass)
{
 80116c4:	b580      	push	{r7, lr}
 80116c6:	b084      	sub	sp, #16
 80116c8:	af02      	add	r7, sp, #8
 80116ca:	4603      	mov	r3, r0
 80116cc:	71fb      	strb	r3, [r7, #7]
  MW_LOG(TS_OFF, VLEVEL_M, "Switch to Class %c done\r\n", "ABC"[deviceClass]);
 80116ce:	79fb      	ldrb	r3, [r7, #7]
 80116d0:	4a06      	ldr	r2, [pc, #24]	; (80116ec <DisplayClassUpdate+0x28>)
 80116d2:	5cd3      	ldrb	r3, [r2, r3]
 80116d4:	9300      	str	r3, [sp, #0]
 80116d6:	4b06      	ldr	r3, [pc, #24]	; (80116f0 <DisplayClassUpdate+0x2c>)
 80116d8:	2200      	movs	r2, #0
 80116da:	2100      	movs	r1, #0
 80116dc:	2002      	movs	r0, #2
 80116de:	f00e fed7 	bl	8020490 <UTIL_ADV_TRACE_COND_FSend>
}
 80116e2:	bf00      	nop
 80116e4:	3708      	adds	r7, #8
 80116e6:	46bd      	mov	sp, r7
 80116e8:	bd80      	pop	{r7, pc}
 80116ea:	bf00      	nop
 80116ec:	08022468 	.word	0x08022468
 80116f0:	0802244c 	.word	0x0802244c

080116f4 <NvmCtxMgmtEvent>:
#endif /* MAX_PERSISTENT_CTX_MGMT_ENABLED == 1 */
#endif /* CONTEXT_MANAGEMENT_ENABLED == 1 */

/* Exported functions ---------------------------------------------------------*/
void NvmCtxMgmtEvent(LoRaMacNvmCtxModule_t module)
{
 80116f4:	b480      	push	{r7}
 80116f6:	b083      	sub	sp, #12
 80116f8:	af00      	add	r7, sp, #0
 80116fa:	4603      	mov	r3, r0
 80116fc:	71fb      	strb	r3, [r7, #7]
    {
      break;
    }
  }
#endif /* CONTEXT_MANAGEMENT_ENABLED == 1 */
}
 80116fe:	bf00      	nop
 8011700:	370c      	adds	r7, #12
 8011702:	46bd      	mov	sp, r7
 8011704:	bc80      	pop	{r7}
 8011706:	4770      	bx	lr

08011708 <NvmCtxMgmtStore>:

NvmCtxMgmtStatus_t NvmCtxMgmtStore(void)
{
 8011708:	b480      	push	{r7}
 801170a:	af00      	add	r7, sp, #0
  /* Resume LoRaMac */
  LoRaMacStart();

  return NVMCTXMGMT_STATUS_SUCCESS;
#else /* CONTEXT_MANAGEMENT_ENABLED == 0 */
  return NVMCTXMGMT_STATUS_FAIL;
 801170c:	2301      	movs	r3, #1
#endif /* CONTEXT_MANAGEMENT_ENABLED */
}
 801170e:	4618      	mov	r0, r3
 8011710:	46bd      	mov	sp, r7
 8011712:	bc80      	pop	{r7}
 8011714:	4770      	bx	lr

08011716 <NvmCtxMgmtRestore>:

NvmCtxMgmtStatus_t NvmCtxMgmtRestore(void)
{
 8011716:	b480      	push	{r7}
 8011718:	af00      	add	r7, sp, #0
    LoRaMacMibSetRequestConfirm(&mibReq);
  }

  return status;
#else /* CONTEXT_MANAGEMENT_ENABLED == 0 */
  return NVMCTXMGMT_STATUS_FAIL;
 801171a:	2301      	movs	r3, #1
#endif /* CONTEXT_MANAGEMENT_ENABLED */
}
 801171c:	4618      	mov	r0, r3
 801171e:	46bd      	mov	sp, r7
 8011720:	bc80      	pop	{r7}
 8011722:	4770      	bx	lr

08011724 <LmphCompliancePackageFactory>:
  .OnDeviceTimeRequest =        NULL,                           /* To be initialized by LmHandler */
};

/* Exported functions ---------------------------------------------------------*/
LmhPackage_t *LmphCompliancePackageFactory(void)
{
 8011724:	b480      	push	{r7}
 8011726:	af00      	add	r7, sp, #0
  return &LmhpCompliancePackage;
 8011728:	4b02      	ldr	r3, [pc, #8]	; (8011734 <LmphCompliancePackageFactory+0x10>)
}
 801172a:	4618      	mov	r0, r3
 801172c:	46bd      	mov	sp, r7
 801172e:	bc80      	pop	{r7}
 8011730:	4770      	bx	lr
 8011732:	bf00      	nop
 8011734:	20000180 	.word	0x20000180

08011738 <LmhpComplianceInit>:

/* Private  functions ---------------------------------------------------------*/
static void LmhpComplianceInit(void *params, uint8_t *dataBuffer, uint8_t dataBufferMaxSize)
{
 8011738:	b480      	push	{r7}
 801173a:	b085      	sub	sp, #20
 801173c:	af00      	add	r7, sp, #0
 801173e:	60f8      	str	r0, [r7, #12]
 8011740:	60b9      	str	r1, [r7, #8]
 8011742:	4613      	mov	r3, r2
 8011744:	71fb      	strb	r3, [r7, #7]
  if ((params != NULL) && (dataBuffer != NULL))
 8011746:	68fb      	ldr	r3, [r7, #12]
 8011748:	2b00      	cmp	r3, #0
 801174a:	d00f      	beq.n	801176c <LmhpComplianceInit+0x34>
 801174c:	68bb      	ldr	r3, [r7, #8]
 801174e:	2b00      	cmp	r3, #0
 8011750:	d00c      	beq.n	801176c <LmhpComplianceInit+0x34>
  {
    LmhpComplianceParams = (LmhpComplianceParams_t *)params;
 8011752:	4a0c      	ldr	r2, [pc, #48]	; (8011784 <LmhpComplianceInit+0x4c>)
 8011754:	68fb      	ldr	r3, [r7, #12]
 8011756:	6013      	str	r3, [r2, #0]
    ComplianceTestState.DataBuffer = dataBuffer;
 8011758:	4a0b      	ldr	r2, [pc, #44]	; (8011788 <LmhpComplianceInit+0x50>)
 801175a:	68bb      	ldr	r3, [r7, #8]
 801175c:	6093      	str	r3, [r2, #8]
    ComplianceTestState.DataBufferMaxSize = dataBufferMaxSize;
 801175e:	4a0a      	ldr	r2, [pc, #40]	; (8011788 <LmhpComplianceInit+0x50>)
 8011760:	79fb      	ldrb	r3, [r7, #7]
 8011762:	7193      	strb	r3, [r2, #6]
    ComplianceTestState.Initialized = true;
 8011764:	4b08      	ldr	r3, [pc, #32]	; (8011788 <LmhpComplianceInit+0x50>)
 8011766:	2201      	movs	r2, #1
 8011768:	701a      	strb	r2, [r3, #0]
 801176a:	e006      	b.n	801177a <LmhpComplianceInit+0x42>
  }
  else
  {
    LmhpComplianceParams = NULL;
 801176c:	4b05      	ldr	r3, [pc, #20]	; (8011784 <LmhpComplianceInit+0x4c>)
 801176e:	2200      	movs	r2, #0
 8011770:	601a      	str	r2, [r3, #0]
    ComplianceTestState.Initialized = false;
 8011772:	4b05      	ldr	r3, [pc, #20]	; (8011788 <LmhpComplianceInit+0x50>)
 8011774:	2200      	movs	r2, #0
 8011776:	701a      	strb	r2, [r3, #0]
  }
}
 8011778:	bf00      	nop
 801177a:	bf00      	nop
 801177c:	3714      	adds	r7, #20
 801177e:	46bd      	mov	sp, r7
 8011780:	bc80      	pop	{r7}
 8011782:	4770      	bx	lr
 8011784:	20000ac4 	.word	0x20000ac4
 8011788:	20000ab0 	.word	0x20000ab0

0801178c <LmhpComplianceIsInitialized>:

static bool LmhpComplianceIsInitialized(void)
{
 801178c:	b480      	push	{r7}
 801178e:	af00      	add	r7, sp, #0
  return ComplianceTestState.Initialized;
 8011790:	4b02      	ldr	r3, [pc, #8]	; (801179c <LmhpComplianceIsInitialized+0x10>)
 8011792:	781b      	ldrb	r3, [r3, #0]
}
 8011794:	4618      	mov	r0, r3
 8011796:	46bd      	mov	sp, r7
 8011798:	bc80      	pop	{r7}
 801179a:	4770      	bx	lr
 801179c:	20000ab0 	.word	0x20000ab0

080117a0 <LmhpComplianceIsRunning>:

static bool LmhpComplianceIsRunning(void)
{
 80117a0:	b480      	push	{r7}
 80117a2:	af00      	add	r7, sp, #0
  if (ComplianceTestState.Initialized == false)
 80117a4:	4b07      	ldr	r3, [pc, #28]	; (80117c4 <LmhpComplianceIsRunning+0x24>)
 80117a6:	781b      	ldrb	r3, [r3, #0]
 80117a8:	f083 0301 	eor.w	r3, r3, #1
 80117ac:	b2db      	uxtb	r3, r3
 80117ae:	2b00      	cmp	r3, #0
 80117b0:	d001      	beq.n	80117b6 <LmhpComplianceIsRunning+0x16>
  {
    return false;
 80117b2:	2300      	movs	r3, #0
 80117b4:	e001      	b.n	80117ba <LmhpComplianceIsRunning+0x1a>
  }

  return ComplianceTestState.IsRunning;
 80117b6:	4b03      	ldr	r3, [pc, #12]	; (80117c4 <LmhpComplianceIsRunning+0x24>)
 80117b8:	785b      	ldrb	r3, [r3, #1]
}
 80117ba:	4618      	mov	r0, r3
 80117bc:	46bd      	mov	sp, r7
 80117be:	bc80      	pop	{r7}
 80117c0:	4770      	bx	lr
 80117c2:	bf00      	nop
 80117c4:	20000ab0 	.word	0x20000ab0

080117c8 <LmhpComplianceOnMcpsConfirm>:

static void LmhpComplianceOnMcpsConfirm(McpsConfirm_t *mcpsConfirm)
{
 80117c8:	b480      	push	{r7}
 80117ca:	b083      	sub	sp, #12
 80117cc:	af00      	add	r7, sp, #0
 80117ce:	6078      	str	r0, [r7, #4]
  if (ComplianceTestState.Initialized == false)
 80117d0:	4b0f      	ldr	r3, [pc, #60]	; (8011810 <LmhpComplianceOnMcpsConfirm+0x48>)
 80117d2:	781b      	ldrb	r3, [r3, #0]
 80117d4:	f083 0301 	eor.w	r3, r3, #1
 80117d8:	b2db      	uxtb	r3, r3
 80117da:	2b00      	cmp	r3, #0
 80117dc:	d112      	bne.n	8011804 <LmhpComplianceOnMcpsConfirm+0x3c>
  {
    return;
  }

  if ((ComplianceTestState.IsRunning == true) &&
 80117de:	4b0c      	ldr	r3, [pc, #48]	; (8011810 <LmhpComplianceOnMcpsConfirm+0x48>)
 80117e0:	785b      	ldrb	r3, [r3, #1]
 80117e2:	2b00      	cmp	r3, #0
 80117e4:	d00f      	beq.n	8011806 <LmhpComplianceOnMcpsConfirm+0x3e>
      (mcpsConfirm->McpsRequest == MCPS_CONFIRMED) &&
 80117e6:	687b      	ldr	r3, [r7, #4]
 80117e8:	781b      	ldrb	r3, [r3, #0]
  if ((ComplianceTestState.IsRunning == true) &&
 80117ea:	2b01      	cmp	r3, #1
 80117ec:	d10b      	bne.n	8011806 <LmhpComplianceOnMcpsConfirm+0x3e>
      (mcpsConfirm->AckReceived != 0))
 80117ee:	687b      	ldr	r3, [r7, #4]
 80117f0:	791b      	ldrb	r3, [r3, #4]
      (mcpsConfirm->McpsRequest == MCPS_CONFIRMED) &&
 80117f2:	2b00      	cmp	r3, #0
 80117f4:	d007      	beq.n	8011806 <LmhpComplianceOnMcpsConfirm+0x3e>
  {
    /* Increment the compliance certification protocol downlink counter */
    ComplianceTestState.DownLinkCounter++;
 80117f6:	4b06      	ldr	r3, [pc, #24]	; (8011810 <LmhpComplianceOnMcpsConfirm+0x48>)
 80117f8:	899b      	ldrh	r3, [r3, #12]
 80117fa:	3301      	adds	r3, #1
 80117fc:	b29a      	uxth	r2, r3
 80117fe:	4b04      	ldr	r3, [pc, #16]	; (8011810 <LmhpComplianceOnMcpsConfirm+0x48>)
 8011800:	819a      	strh	r2, [r3, #12]
 8011802:	e000      	b.n	8011806 <LmhpComplianceOnMcpsConfirm+0x3e>
    return;
 8011804:	bf00      	nop
  }
}
 8011806:	370c      	adds	r7, #12
 8011808:	46bd      	mov	sp, r7
 801180a:	bc80      	pop	{r7}
 801180c:	4770      	bx	lr
 801180e:	bf00      	nop
 8011810:	20000ab0 	.word	0x20000ab0

08011814 <LmhpComplianceOnMlmeConfirm>:

static void LmhpComplianceOnMlmeConfirm(MlmeConfirm_t *mlmeConfirm)
{
 8011814:	b480      	push	{r7}
 8011816:	b083      	sub	sp, #12
 8011818:	af00      	add	r7, sp, #0
 801181a:	6078      	str	r0, [r7, #4]
  if (ComplianceTestState.Initialized == false)
 801181c:	4b0d      	ldr	r3, [pc, #52]	; (8011854 <LmhpComplianceOnMlmeConfirm+0x40>)
 801181e:	781b      	ldrb	r3, [r3, #0]
 8011820:	f083 0301 	eor.w	r3, r3, #1
 8011824:	b2db      	uxtb	r3, r3
 8011826:	2b00      	cmp	r3, #0
 8011828:	d10f      	bne.n	801184a <LmhpComplianceOnMlmeConfirm+0x36>
  {
    return;
  }

  if (mlmeConfirm->MlmeRequest == MLME_LINK_CHECK)
 801182a:	687b      	ldr	r3, [r7, #4]
 801182c:	781b      	ldrb	r3, [r3, #0]
 801182e:	2b04      	cmp	r3, #4
 8011830:	d10c      	bne.n	801184c <LmhpComplianceOnMlmeConfirm+0x38>
  {
    ComplianceTestState.LinkCheck = true;
 8011832:	4b08      	ldr	r3, [pc, #32]	; (8011854 <LmhpComplianceOnMlmeConfirm+0x40>)
 8011834:	2201      	movs	r2, #1
 8011836:	739a      	strb	r2, [r3, #14]
    ComplianceTestState.DemodMargin = mlmeConfirm->DemodMargin;
 8011838:	687b      	ldr	r3, [r7, #4]
 801183a:	7a1a      	ldrb	r2, [r3, #8]
 801183c:	4b05      	ldr	r3, [pc, #20]	; (8011854 <LmhpComplianceOnMlmeConfirm+0x40>)
 801183e:	73da      	strb	r2, [r3, #15]
    ComplianceTestState.NbGateways = mlmeConfirm->NbGateways;
 8011840:	687b      	ldr	r3, [r7, #4]
 8011842:	7a5a      	ldrb	r2, [r3, #9]
 8011844:	4b03      	ldr	r3, [pc, #12]	; (8011854 <LmhpComplianceOnMlmeConfirm+0x40>)
 8011846:	741a      	strb	r2, [r3, #16]
 8011848:	e000      	b.n	801184c <LmhpComplianceOnMlmeConfirm+0x38>
    return;
 801184a:	bf00      	nop
  }
}
 801184c:	370c      	adds	r7, #12
 801184e:	46bd      	mov	sp, r7
 8011850:	bc80      	pop	{r7}
 8011852:	4770      	bx	lr
 8011854:	20000ab0 	.word	0x20000ab0

08011858 <LmhpComplianceTxProcess>:

static LmHandlerErrorStatus_t LmhpComplianceTxProcess(void)
{
 8011858:	b590      	push	{r4, r7, lr}
 801185a:	b085      	sub	sp, #20
 801185c:	af00      	add	r7, sp, #0
  if (ComplianceTestState.Initialized == false)
 801185e:	4b30      	ldr	r3, [pc, #192]	; (8011920 <LmhpComplianceTxProcess+0xc8>)
 8011860:	781b      	ldrb	r3, [r3, #0]
 8011862:	f083 0301 	eor.w	r3, r3, #1
 8011866:	b2db      	uxtb	r3, r3
 8011868:	2b00      	cmp	r3, #0
 801186a:	d002      	beq.n	8011872 <LmhpComplianceTxProcess+0x1a>
  {
    return LORAMAC_HANDLER_ERROR;
 801186c:	f04f 33ff 	mov.w	r3, #4294967295
 8011870:	e052      	b.n	8011918 <LmhpComplianceTxProcess+0xc0>
  }

  if (ComplianceTestState.LinkCheck == true)
 8011872:	4b2b      	ldr	r3, [pc, #172]	; (8011920 <LmhpComplianceTxProcess+0xc8>)
 8011874:	7b9b      	ldrb	r3, [r3, #14]
 8011876:	2b00      	cmp	r3, #0
 8011878:	d019      	beq.n	80118ae <LmhpComplianceTxProcess+0x56>
  {
    ComplianceTestState.LinkCheck = false;
 801187a:	4b29      	ldr	r3, [pc, #164]	; (8011920 <LmhpComplianceTxProcess+0xc8>)
 801187c:	2200      	movs	r2, #0
 801187e:	739a      	strb	r2, [r3, #14]
    ComplianceTestState.DataBufferSize = 3;
 8011880:	4b27      	ldr	r3, [pc, #156]	; (8011920 <LmhpComplianceTxProcess+0xc8>)
 8011882:	2203      	movs	r2, #3
 8011884:	71da      	strb	r2, [r3, #7]
    ComplianceTestState.DataBuffer[0] = 5;
 8011886:	4b26      	ldr	r3, [pc, #152]	; (8011920 <LmhpComplianceTxProcess+0xc8>)
 8011888:	689b      	ldr	r3, [r3, #8]
 801188a:	2205      	movs	r2, #5
 801188c:	701a      	strb	r2, [r3, #0]
    ComplianceTestState.DataBuffer[1] = ComplianceTestState.DemodMargin;
 801188e:	4b24      	ldr	r3, [pc, #144]	; (8011920 <LmhpComplianceTxProcess+0xc8>)
 8011890:	689b      	ldr	r3, [r3, #8]
 8011892:	3301      	adds	r3, #1
 8011894:	4a22      	ldr	r2, [pc, #136]	; (8011920 <LmhpComplianceTxProcess+0xc8>)
 8011896:	7bd2      	ldrb	r2, [r2, #15]
 8011898:	701a      	strb	r2, [r3, #0]
    ComplianceTestState.DataBuffer[2] = ComplianceTestState.NbGateways;
 801189a:	4b21      	ldr	r3, [pc, #132]	; (8011920 <LmhpComplianceTxProcess+0xc8>)
 801189c:	689b      	ldr	r3, [r3, #8]
 801189e:	3302      	adds	r3, #2
 80118a0:	4a1f      	ldr	r2, [pc, #124]	; (8011920 <LmhpComplianceTxProcess+0xc8>)
 80118a2:	7c12      	ldrb	r2, [r2, #16]
 80118a4:	701a      	strb	r2, [r3, #0]
    ComplianceTestState.State = 1;
 80118a6:	4b1e      	ldr	r3, [pc, #120]	; (8011920 <LmhpComplianceTxProcess+0xc8>)
 80118a8:	2201      	movs	r2, #1
 80118aa:	709a      	strb	r2, [r3, #2]
 80118ac:	e01c      	b.n	80118e8 <LmhpComplianceTxProcess+0x90>
  }
  else
  {
    switch (ComplianceTestState.State)
 80118ae:	4b1c      	ldr	r3, [pc, #112]	; (8011920 <LmhpComplianceTxProcess+0xc8>)
 80118b0:	789b      	ldrb	r3, [r3, #2]
 80118b2:	2b01      	cmp	r3, #1
 80118b4:	d005      	beq.n	80118c2 <LmhpComplianceTxProcess+0x6a>
 80118b6:	2b04      	cmp	r3, #4
 80118b8:	d116      	bne.n	80118e8 <LmhpComplianceTxProcess+0x90>
    {
      case 4:
        ComplianceTestState.State = 1;
 80118ba:	4b19      	ldr	r3, [pc, #100]	; (8011920 <LmhpComplianceTxProcess+0xc8>)
 80118bc:	2201      	movs	r2, #1
 80118be:	709a      	strb	r2, [r3, #2]
        break;
 80118c0:	e012      	b.n	80118e8 <LmhpComplianceTxProcess+0x90>
      case 1:
        ComplianceTestState.DataBufferSize = 2;
 80118c2:	4b17      	ldr	r3, [pc, #92]	; (8011920 <LmhpComplianceTxProcess+0xc8>)
 80118c4:	2202      	movs	r2, #2
 80118c6:	71da      	strb	r2, [r3, #7]
        ComplianceTestState.DataBuffer[0] = ComplianceTestState.DownLinkCounter >> 8;
 80118c8:	4b15      	ldr	r3, [pc, #84]	; (8011920 <LmhpComplianceTxProcess+0xc8>)
 80118ca:	899b      	ldrh	r3, [r3, #12]
 80118cc:	0a1b      	lsrs	r3, r3, #8
 80118ce:	b29a      	uxth	r2, r3
 80118d0:	4b13      	ldr	r3, [pc, #76]	; (8011920 <LmhpComplianceTxProcess+0xc8>)
 80118d2:	689b      	ldr	r3, [r3, #8]
 80118d4:	b2d2      	uxtb	r2, r2
 80118d6:	701a      	strb	r2, [r3, #0]
        ComplianceTestState.DataBuffer[1] = ComplianceTestState.DownLinkCounter;
 80118d8:	4b11      	ldr	r3, [pc, #68]	; (8011920 <LmhpComplianceTxProcess+0xc8>)
 80118da:	899a      	ldrh	r2, [r3, #12]
 80118dc:	4b10      	ldr	r3, [pc, #64]	; (8011920 <LmhpComplianceTxProcess+0xc8>)
 80118de:	689b      	ldr	r3, [r3, #8]
 80118e0:	3301      	adds	r3, #1
 80118e2:	b2d2      	uxtb	r2, r2
 80118e4:	701a      	strb	r2, [r3, #0]
        break;
 80118e6:	bf00      	nop
    }
  }
  LmHandlerAppData_t appData =
 80118e8:	23e0      	movs	r3, #224	; 0xe0
 80118ea:	723b      	strb	r3, [r7, #8]
  {
    .Buffer = ComplianceTestState.DataBuffer,
    .BufferSize = ComplianceTestState.DataBufferSize,
 80118ec:	4b0c      	ldr	r3, [pc, #48]	; (8011920 <LmhpComplianceTxProcess+0xc8>)
 80118ee:	79db      	ldrb	r3, [r3, #7]
  LmHandlerAppData_t appData =
 80118f0:	727b      	strb	r3, [r7, #9]
    .Buffer = ComplianceTestState.DataBuffer,
 80118f2:	4b0b      	ldr	r3, [pc, #44]	; (8011920 <LmhpComplianceTxProcess+0xc8>)
 80118f4:	689b      	ldr	r3, [r3, #8]
  LmHandlerAppData_t appData =
 80118f6:	60fb      	str	r3, [r7, #12]
    .Port = COMPLIANCE_PORT
  };
  TimerTime_t nextTxIn = 0;
 80118f8:	2300      	movs	r3, #0
 80118fa:	607b      	str	r3, [r7, #4]

  /* Schedule next transmission */
  TimerStart(&ComplianceTxNextPacketTimer);
 80118fc:	4809      	ldr	r0, [pc, #36]	; (8011924 <LmhpComplianceTxProcess+0xcc>)
 80118fe:	f00e fb61 	bl	801ffc4 <UTIL_TIMER_Start>

  return LmhpCompliancePackage.OnSendRequest(&appData, (LmHandlerMsgTypes_t)ComplianceTestState.IsTxConfirmed, &nextTxIn,
 8011902:	4b09      	ldr	r3, [pc, #36]	; (8011928 <LmhpComplianceTxProcess+0xd0>)
 8011904:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 8011906:	4b06      	ldr	r3, [pc, #24]	; (8011920 <LmhpComplianceTxProcess+0xc8>)
 8011908:	791b      	ldrb	r3, [r3, #4]
 801190a:	4619      	mov	r1, r3
 801190c:	1d3a      	adds	r2, r7, #4
 801190e:	f107 0008 	add.w	r0, r7, #8
 8011912:	2301      	movs	r3, #1
 8011914:	47a0      	blx	r4
 8011916:	4603      	mov	r3, r0
                                             true);
}
 8011918:	4618      	mov	r0, r3
 801191a:	3714      	adds	r7, #20
 801191c:	46bd      	mov	sp, r7
 801191e:	bd90      	pop	{r4, r7, pc}
 8011920:	20000ab0 	.word	0x20000ab0
 8011924:	20000a98 	.word	0x20000a98
 8011928:	20000180 	.word	0x20000180

0801192c <LmhpComplianceOnMcpsIndication>:

static void LmhpComplianceOnMcpsIndication(McpsIndication_t *mcpsIndication)
{
 801192c:	b580      	push	{r7, lr}
 801192e:	b0a2      	sub	sp, #136	; 0x88
 8011930:	af02      	add	r7, sp, #8
 8011932:	6078      	str	r0, [r7, #4]
  if (ComplianceTestState.Initialized == false)
 8011934:	4bae      	ldr	r3, [pc, #696]	; (8011bf0 <LmhpComplianceOnMcpsIndication+0x2c4>)
 8011936:	781b      	ldrb	r3, [r3, #0]
 8011938:	f083 0301 	eor.w	r3, r3, #1
 801193c:	b2db      	uxtb	r3, r3
 801193e:	2b00      	cmp	r3, #0
 8011940:	f040 81be 	bne.w	8011cc0 <LmhpComplianceOnMcpsIndication+0x394>
  {
    return;
  }

  if (mcpsIndication->RxData == false)
 8011944:	687b      	ldr	r3, [r7, #4]
 8011946:	7b5b      	ldrb	r3, [r3, #13]
 8011948:	f083 0301 	eor.w	r3, r3, #1
 801194c:	b2db      	uxtb	r3, r3
 801194e:	2b00      	cmp	r3, #0
 8011950:	f040 81b8 	bne.w	8011cc4 <LmhpComplianceOnMcpsIndication+0x398>
  {
    return;
  }

  if ((ComplianceTestState.IsRunning == true) &&
 8011954:	4ba6      	ldr	r3, [pc, #664]	; (8011bf0 <LmhpComplianceOnMcpsIndication+0x2c4>)
 8011956:	785b      	ldrb	r3, [r3, #1]
 8011958:	2b00      	cmp	r3, #0
 801195a:	d00c      	beq.n	8011976 <LmhpComplianceOnMcpsIndication+0x4a>
      (mcpsIndication->AckReceived == 0))
 801195c:	687b      	ldr	r3, [r7, #4]
 801195e:	7c9b      	ldrb	r3, [r3, #18]
 8011960:	f083 0301 	eor.w	r3, r3, #1
 8011964:	b2db      	uxtb	r3, r3
  if ((ComplianceTestState.IsRunning == true) &&
 8011966:	2b00      	cmp	r3, #0
 8011968:	d005      	beq.n	8011976 <LmhpComplianceOnMcpsIndication+0x4a>
  {
    /* Increment the compliance certification protocol downlink counter */
    ComplianceTestState.DownLinkCounter++;
 801196a:	4ba1      	ldr	r3, [pc, #644]	; (8011bf0 <LmhpComplianceOnMcpsIndication+0x2c4>)
 801196c:	899b      	ldrh	r3, [r3, #12]
 801196e:	3301      	adds	r3, #1
 8011970:	b29a      	uxth	r2, r3
 8011972:	4b9f      	ldr	r3, [pc, #636]	; (8011bf0 <LmhpComplianceOnMcpsIndication+0x2c4>)
 8011974:	819a      	strh	r2, [r3, #12]
  }

  if (mcpsIndication->Port != COMPLIANCE_PORT)
 8011976:	687b      	ldr	r3, [r7, #4]
 8011978:	78db      	ldrb	r3, [r3, #3]
 801197a:	2be0      	cmp	r3, #224	; 0xe0
 801197c:	f040 81a4 	bne.w	8011cc8 <LmhpComplianceOnMcpsIndication+0x39c>
  {
    return;
  }

  if (ComplianceTestState.IsRunning == false)
 8011980:	4b9b      	ldr	r3, [pc, #620]	; (8011bf0 <LmhpComplianceOnMcpsIndication+0x2c4>)
 8011982:	785b      	ldrb	r3, [r3, #1]
 8011984:	f083 0301 	eor.w	r3, r3, #1
 8011988:	b2db      	uxtb	r3, r3
 801198a:	2b00      	cmp	r3, #0
 801198c:	d060      	beq.n	8011a50 <LmhpComplianceOnMcpsIndication+0x124>
  {
    /* Check compliance test enable command (i) */
    if ((mcpsIndication->BufferSize == 4) &&
 801198e:	687b      	ldr	r3, [r7, #4]
 8011990:	7b1b      	ldrb	r3, [r3, #12]
 8011992:	2b04      	cmp	r3, #4
 8011994:	f040 819d 	bne.w	8011cd2 <LmhpComplianceOnMcpsIndication+0x3a6>
        (mcpsIndication->Buffer[0] == 0x01) &&
 8011998:	687b      	ldr	r3, [r7, #4]
 801199a:	689b      	ldr	r3, [r3, #8]
 801199c:	781b      	ldrb	r3, [r3, #0]
    if ((mcpsIndication->BufferSize == 4) &&
 801199e:	2b01      	cmp	r3, #1
 80119a0:	f040 8197 	bne.w	8011cd2 <LmhpComplianceOnMcpsIndication+0x3a6>
        (mcpsIndication->Buffer[1] == 0x01) &&
 80119a4:	687b      	ldr	r3, [r7, #4]
 80119a6:	689b      	ldr	r3, [r3, #8]
 80119a8:	3301      	adds	r3, #1
 80119aa:	781b      	ldrb	r3, [r3, #0]
        (mcpsIndication->Buffer[0] == 0x01) &&
 80119ac:	2b01      	cmp	r3, #1
 80119ae:	f040 8190 	bne.w	8011cd2 <LmhpComplianceOnMcpsIndication+0x3a6>
        (mcpsIndication->Buffer[2] == 0x01) &&
 80119b2:	687b      	ldr	r3, [r7, #4]
 80119b4:	689b      	ldr	r3, [r3, #8]
 80119b6:	3302      	adds	r3, #2
 80119b8:	781b      	ldrb	r3, [r3, #0]
        (mcpsIndication->Buffer[1] == 0x01) &&
 80119ba:	2b01      	cmp	r3, #1
 80119bc:	f040 8189 	bne.w	8011cd2 <LmhpComplianceOnMcpsIndication+0x3a6>
        (mcpsIndication->Buffer[3] == 0x01))
 80119c0:	687b      	ldr	r3, [r7, #4]
 80119c2:	689b      	ldr	r3, [r3, #8]
 80119c4:	3303      	adds	r3, #3
 80119c6:	781b      	ldrb	r3, [r3, #0]
        (mcpsIndication->Buffer[2] == 0x01) &&
 80119c8:	2b01      	cmp	r3, #1
 80119ca:	f040 8182 	bne.w	8011cd2 <LmhpComplianceOnMcpsIndication+0x3a6>
    {
      MibRequestConfirm_t mibReq;

      /* Initialize compliance test mode context */
      ComplianceTestState.IsTxConfirmed = false;
 80119ce:	4b88      	ldr	r3, [pc, #544]	; (8011bf0 <LmhpComplianceOnMcpsIndication+0x2c4>)
 80119d0:	2200      	movs	r2, #0
 80119d2:	711a      	strb	r2, [r3, #4]
      ComplianceTestState.Port = 224;
 80119d4:	4b86      	ldr	r3, [pc, #536]	; (8011bf0 <LmhpComplianceOnMcpsIndication+0x2c4>)
 80119d6:	22e0      	movs	r2, #224	; 0xe0
 80119d8:	715a      	strb	r2, [r3, #5]
      ComplianceTestState.DataBufferSize = 2;
 80119da:	4b85      	ldr	r3, [pc, #532]	; (8011bf0 <LmhpComplianceOnMcpsIndication+0x2c4>)
 80119dc:	2202      	movs	r2, #2
 80119de:	71da      	strb	r2, [r3, #7]
      ComplianceTestState.DownLinkCounter = 0;
 80119e0:	4b83      	ldr	r3, [pc, #524]	; (8011bf0 <LmhpComplianceOnMcpsIndication+0x2c4>)
 80119e2:	2200      	movs	r2, #0
 80119e4:	819a      	strh	r2, [r3, #12]
      ComplianceTestState.LinkCheck = false;
 80119e6:	4b82      	ldr	r3, [pc, #520]	; (8011bf0 <LmhpComplianceOnMcpsIndication+0x2c4>)
 80119e8:	2200      	movs	r2, #0
 80119ea:	739a      	strb	r2, [r3, #14]
      ComplianceTestState.DemodMargin = 0;
 80119ec:	4b80      	ldr	r3, [pc, #512]	; (8011bf0 <LmhpComplianceOnMcpsIndication+0x2c4>)
 80119ee:	2200      	movs	r2, #0
 80119f0:	73da      	strb	r2, [r3, #15]
      ComplianceTestState.NbGateways = 0;
 80119f2:	4b7f      	ldr	r3, [pc, #508]	; (8011bf0 <LmhpComplianceOnMcpsIndication+0x2c4>)
 80119f4:	2200      	movs	r2, #0
 80119f6:	741a      	strb	r2, [r3, #16]
      ComplianceTestState.IsRunning = true;
 80119f8:	4b7d      	ldr	r3, [pc, #500]	; (8011bf0 <LmhpComplianceOnMcpsIndication+0x2c4>)
 80119fa:	2201      	movs	r2, #1
 80119fc:	705a      	strb	r2, [r3, #1]
      ComplianceTestState.State = 1;
 80119fe:	4b7c      	ldr	r3, [pc, #496]	; (8011bf0 <LmhpComplianceOnMcpsIndication+0x2c4>)
 8011a00:	2201      	movs	r2, #1
 8011a02:	709a      	strb	r2, [r3, #2]

      /* Enable ADR while in compliance test mode */
      mibReq.Type = MIB_ADR;
 8011a04:	2304      	movs	r3, #4
 8011a06:	723b      	strb	r3, [r7, #8]
      mibReq.Param.AdrEnable = true;
 8011a08:	2301      	movs	r3, #1
 8011a0a:	733b      	strb	r3, [r7, #12]
      LoRaMacMibSetRequestConfirm(&mibReq);
 8011a0c:	f107 0308 	add.w	r3, r7, #8
 8011a10:	4618      	mov	r0, r3
 8011a12:	f004 f9ed 	bl	8015df0 <LoRaMacMibSetRequestConfirm>

      /* Disable duty cycle enforcement while in compliance test mode */
      LoRaMacTestSetDutyCycleOn(false);
 8011a16:	2000      	movs	r0, #0
 8011a18:	f004 ffb8 	bl	801698c <LoRaMacTestSetDutyCycleOn>

      /* Stop peripherals */
      if (LmhpComplianceParams->StopPeripherals != NULL)
 8011a1c:	4b75      	ldr	r3, [pc, #468]	; (8011bf4 <LmhpComplianceOnMcpsIndication+0x2c8>)
 8011a1e:	681b      	ldr	r3, [r3, #0]
 8011a20:	685b      	ldr	r3, [r3, #4]
 8011a22:	2b00      	cmp	r3, #0
 8011a24:	d003      	beq.n	8011a2e <LmhpComplianceOnMcpsIndication+0x102>
      {
        LmhpComplianceParams->StopPeripherals();
 8011a26:	4b73      	ldr	r3, [pc, #460]	; (8011bf4 <LmhpComplianceOnMcpsIndication+0x2c8>)
 8011a28:	681b      	ldr	r3, [r3, #0]
 8011a2a:	685b      	ldr	r3, [r3, #4]
 8011a2c:	4798      	blx	r3
      }
      /* Initialize compliance protocol transmission timer */
      TimerInit(&ComplianceTxNextPacketTimer, OnComplianceTxNextPacketTimerEvent);
 8011a2e:	2300      	movs	r3, #0
 8011a30:	9300      	str	r3, [sp, #0]
 8011a32:	4b71      	ldr	r3, [pc, #452]	; (8011bf8 <LmhpComplianceOnMcpsIndication+0x2cc>)
 8011a34:	2200      	movs	r2, #0
 8011a36:	f04f 31ff 	mov.w	r1, #4294967295
 8011a3a:	4870      	ldr	r0, [pc, #448]	; (8011bfc <LmhpComplianceOnMcpsIndication+0x2d0>)
 8011a3c:	f00e fa8c 	bl	801ff58 <UTIL_TIMER_Create>
      TimerSetValue(&ComplianceTxNextPacketTimer, COMPLIANCE_TX_DUTYCYCLE);
 8011a40:	f241 3188 	movw	r1, #5000	; 0x1388
 8011a44:	486d      	ldr	r0, [pc, #436]	; (8011bfc <LmhpComplianceOnMcpsIndication+0x2d0>)
 8011a46:	f00e fb9b 	bl	8020180 <UTIL_TIMER_SetPeriod>

      /* Confirm compliance test protocol activation */
      LmhpComplianceTxProcess();
 8011a4a:	f7ff ff05 	bl	8011858 <LmhpComplianceTxProcess>
 8011a4e:	e140      	b.n	8011cd2 <LmhpComplianceOnMcpsIndication+0x3a6>
    }
  }
  else
  {
    /* Parse compliance test protocol */
    ComplianceTestState.State = mcpsIndication->Buffer[0];
 8011a50:	687b      	ldr	r3, [r7, #4]
 8011a52:	689b      	ldr	r3, [r3, #8]
 8011a54:	781a      	ldrb	r2, [r3, #0]
 8011a56:	4b66      	ldr	r3, [pc, #408]	; (8011bf0 <LmhpComplianceOnMcpsIndication+0x2c4>)
 8011a58:	709a      	strb	r2, [r3, #2]
    switch (ComplianceTestState.State)
 8011a5a:	4b65      	ldr	r3, [pc, #404]	; (8011bf0 <LmhpComplianceOnMcpsIndication+0x2c4>)
 8011a5c:	789b      	ldrb	r3, [r3, #2]
 8011a5e:	2b0a      	cmp	r3, #10
 8011a60:	f200 8134 	bhi.w	8011ccc <LmhpComplianceOnMcpsIndication+0x3a0>
 8011a64:	a201      	add	r2, pc, #4	; (adr r2, 8011a6c <LmhpComplianceOnMcpsIndication+0x140>)
 8011a66:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011a6a:	bf00      	nop
 8011a6c:	08011a99 	.word	0x08011a99
 8011a70:	08011ae3 	.word	0x08011ae3
 8011a74:	08011aeb 	.word	0x08011aeb
 8011a78:	08011af9 	.word	0x08011af9
 8011a7c:	08011b07 	.word	0x08011b07
 8011a80:	08011b5f 	.word	0x08011b5f
 8011a84:	08011b71 	.word	0x08011b71
 8011a88:	08011bc1 	.word	0x08011bc1
 8011a8c:	08011c79 	.word	0x08011c79
 8011a90:	08011c8b 	.word	0x08011c8b
 8011a94:	08011ca5 	.word	0x08011ca5
    {
      case 0: /* Check compliance test disable command (ii) */
      {
        MibRequestConfirm_t mibReq;

        TimerStop(&ComplianceTxNextPacketTimer);
 8011a98:	4858      	ldr	r0, [pc, #352]	; (8011bfc <LmhpComplianceOnMcpsIndication+0x2d0>)
 8011a9a:	f00e fb01 	bl	80200a0 <UTIL_TIMER_Stop>

        /* Disable compliance test mode and reset the downlink counter. */
        ComplianceTestState.DownLinkCounter = 0;
 8011a9e:	4b54      	ldr	r3, [pc, #336]	; (8011bf0 <LmhpComplianceOnMcpsIndication+0x2c4>)
 8011aa0:	2200      	movs	r2, #0
 8011aa2:	819a      	strh	r2, [r3, #12]
        ComplianceTestState.IsRunning = false;
 8011aa4:	4b52      	ldr	r3, [pc, #328]	; (8011bf0 <LmhpComplianceOnMcpsIndication+0x2c4>)
 8011aa6:	2200      	movs	r2, #0
 8011aa8:	705a      	strb	r2, [r3, #1]

        /* Restore previous ADR seeting */
        mibReq.Type = MIB_ADR;
 8011aaa:	2304      	movs	r3, #4
 8011aac:	723b      	strb	r3, [r7, #8]
        mibReq.Param.AdrEnable = LmhpComplianceParams->AdrEnabled;
 8011aae:	4b51      	ldr	r3, [pc, #324]	; (8011bf4 <LmhpComplianceOnMcpsIndication+0x2c8>)
 8011ab0:	681b      	ldr	r3, [r3, #0]
 8011ab2:	781b      	ldrb	r3, [r3, #0]
 8011ab4:	733b      	strb	r3, [r7, #12]
        LoRaMacMibSetRequestConfirm(&mibReq);
 8011ab6:	f107 0308 	add.w	r3, r7, #8
 8011aba:	4618      	mov	r0, r3
 8011abc:	f004 f998 	bl	8015df0 <LoRaMacMibSetRequestConfirm>

        /* Enable duty cycle enforcement */
        LoRaMacTestSetDutyCycleOn(LmhpComplianceParams->DutyCycleEnabled);
 8011ac0:	4b4c      	ldr	r3, [pc, #304]	; (8011bf4 <LmhpComplianceOnMcpsIndication+0x2c8>)
 8011ac2:	681b      	ldr	r3, [r3, #0]
 8011ac4:	785b      	ldrb	r3, [r3, #1]
 8011ac6:	4618      	mov	r0, r3
 8011ac8:	f004 ff60 	bl	801698c <LoRaMacTestSetDutyCycleOn>

        /* Restart peripherals */
        if (LmhpComplianceParams->StartPeripherals != NULL)
 8011acc:	4b49      	ldr	r3, [pc, #292]	; (8011bf4 <LmhpComplianceOnMcpsIndication+0x2c8>)
 8011ace:	681b      	ldr	r3, [r3, #0]
 8011ad0:	689b      	ldr	r3, [r3, #8]
 8011ad2:	2b00      	cmp	r3, #0
 8011ad4:	f000 80fc 	beq.w	8011cd0 <LmhpComplianceOnMcpsIndication+0x3a4>
        {
          LmhpComplianceParams->StartPeripherals();
 8011ad8:	4b46      	ldr	r3, [pc, #280]	; (8011bf4 <LmhpComplianceOnMcpsIndication+0x2c8>)
 8011ada:	681b      	ldr	r3, [r3, #0]
 8011adc:	689b      	ldr	r3, [r3, #8]
 8011ade:	4798      	blx	r3
        }
      }
      break;
 8011ae0:	e0f6      	b.n	8011cd0 <LmhpComplianceOnMcpsIndication+0x3a4>
      case 1: /* (iii, iv) */
        ComplianceTestState.DataBufferSize = 2;
 8011ae2:	4b43      	ldr	r3, [pc, #268]	; (8011bf0 <LmhpComplianceOnMcpsIndication+0x2c4>)
 8011ae4:	2202      	movs	r2, #2
 8011ae6:	71da      	strb	r2, [r3, #7]
        break;
 8011ae8:	e0f3      	b.n	8011cd2 <LmhpComplianceOnMcpsIndication+0x3a6>
      case 2: /* Enable confirmed messages (v) */
        ComplianceTestState.IsTxConfirmed = true;
 8011aea:	4b41      	ldr	r3, [pc, #260]	; (8011bf0 <LmhpComplianceOnMcpsIndication+0x2c4>)
 8011aec:	2201      	movs	r2, #1
 8011aee:	711a      	strb	r2, [r3, #4]
        ComplianceTestState.State = 1;
 8011af0:	4b3f      	ldr	r3, [pc, #252]	; (8011bf0 <LmhpComplianceOnMcpsIndication+0x2c4>)
 8011af2:	2201      	movs	r2, #1
 8011af4:	709a      	strb	r2, [r3, #2]
        break;
 8011af6:	e0ec      	b.n	8011cd2 <LmhpComplianceOnMcpsIndication+0x3a6>
      case 3:  /* Disable confirmed messages (vi) */
        ComplianceTestState.IsTxConfirmed = false;
 8011af8:	4b3d      	ldr	r3, [pc, #244]	; (8011bf0 <LmhpComplianceOnMcpsIndication+0x2c4>)
 8011afa:	2200      	movs	r2, #0
 8011afc:	711a      	strb	r2, [r3, #4]
        ComplianceTestState.State = 1;
 8011afe:	4b3c      	ldr	r3, [pc, #240]	; (8011bf0 <LmhpComplianceOnMcpsIndication+0x2c4>)
 8011b00:	2201      	movs	r2, #1
 8011b02:	709a      	strb	r2, [r3, #2]
        break;
 8011b04:	e0e5      	b.n	8011cd2 <LmhpComplianceOnMcpsIndication+0x3a6>
      case 4: /* (vii) */
        ComplianceTestState.DataBufferSize = mcpsIndication->BufferSize;
 8011b06:	687b      	ldr	r3, [r7, #4]
 8011b08:	7b1a      	ldrb	r2, [r3, #12]
 8011b0a:	4b39      	ldr	r3, [pc, #228]	; (8011bf0 <LmhpComplianceOnMcpsIndication+0x2c4>)
 8011b0c:	71da      	strb	r2, [r3, #7]

        ComplianceTestState.DataBuffer[0] = 4;
 8011b0e:	4b38      	ldr	r3, [pc, #224]	; (8011bf0 <LmhpComplianceOnMcpsIndication+0x2c4>)
 8011b10:	689b      	ldr	r3, [r3, #8]
 8011b12:	2204      	movs	r2, #4
 8011b14:	701a      	strb	r2, [r3, #0]
        for (uint8_t i = 1; i < MIN(ComplianceTestState.DataBufferSize, ComplianceTestState.DataBufferMaxSize); i++)
 8011b16:	2301      	movs	r3, #1
 8011b18:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 8011b1c:	e012      	b.n	8011b44 <LmhpComplianceOnMcpsIndication+0x218>
        {
          ComplianceTestState.DataBuffer[i] = mcpsIndication->Buffer[i] + 1;
 8011b1e:	687b      	ldr	r3, [r7, #4]
 8011b20:	689a      	ldr	r2, [r3, #8]
 8011b22:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 8011b26:	4413      	add	r3, r2
 8011b28:	781a      	ldrb	r2, [r3, #0]
 8011b2a:	4b31      	ldr	r3, [pc, #196]	; (8011bf0 <LmhpComplianceOnMcpsIndication+0x2c4>)
 8011b2c:	6899      	ldr	r1, [r3, #8]
 8011b2e:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 8011b32:	440b      	add	r3, r1
 8011b34:	3201      	adds	r2, #1
 8011b36:	b2d2      	uxtb	r2, r2
 8011b38:	701a      	strb	r2, [r3, #0]
        for (uint8_t i = 1; i < MIN(ComplianceTestState.DataBufferSize, ComplianceTestState.DataBufferMaxSize); i++)
 8011b3a:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 8011b3e:	3301      	adds	r3, #1
 8011b40:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 8011b44:	4b2a      	ldr	r3, [pc, #168]	; (8011bf0 <LmhpComplianceOnMcpsIndication+0x2c4>)
 8011b46:	799a      	ldrb	r2, [r3, #6]
 8011b48:	4b29      	ldr	r3, [pc, #164]	; (8011bf0 <LmhpComplianceOnMcpsIndication+0x2c4>)
 8011b4a:	79db      	ldrb	r3, [r3, #7]
 8011b4c:	4293      	cmp	r3, r2
 8011b4e:	bf28      	it	cs
 8011b50:	4613      	movcs	r3, r2
 8011b52:	b2db      	uxtb	r3, r3
 8011b54:	f897 207f 	ldrb.w	r2, [r7, #127]	; 0x7f
 8011b58:	429a      	cmp	r2, r3
 8011b5a:	d3e0      	bcc.n	8011b1e <LmhpComplianceOnMcpsIndication+0x1f2>
        }
        break;
 8011b5c:	e0b9      	b.n	8011cd2 <LmhpComplianceOnMcpsIndication+0x3a6>
      case 5: /* (viii) */
      {
        MlmeReq_t mlmeReq;

        mlmeReq.Type = MLME_LINK_CHECK;
 8011b5e:	2304      	movs	r3, #4
 8011b60:	f887 3068 	strb.w	r3, [r7, #104]	; 0x68

        LoRaMacMlmeRequest(&mlmeReq);
 8011b64:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8011b68:	4618      	mov	r0, r3
 8011b6a:	f004 fccd 	bl	8016508 <LoRaMacMlmeRequest>
      }
      break;
 8011b6e:	e0b0      	b.n	8011cd2 <LmhpComplianceOnMcpsIndication+0x3a6>
      case 6: /* (ix) */
      {
        MibRequestConfirm_t mibReq;

        TimerStop(&ComplianceTxNextPacketTimer);
 8011b70:	4822      	ldr	r0, [pc, #136]	; (8011bfc <LmhpComplianceOnMcpsIndication+0x2d0>)
 8011b72:	f00e fa95 	bl	80200a0 <UTIL_TIMER_Stop>

        /* Disable TestMode and revert back to normal operation */
        /* Disable compliance test mode and reset the downlink counter. */
        ComplianceTestState.DownLinkCounter = 0;
 8011b76:	4b1e      	ldr	r3, [pc, #120]	; (8011bf0 <LmhpComplianceOnMcpsIndication+0x2c4>)
 8011b78:	2200      	movs	r2, #0
 8011b7a:	819a      	strh	r2, [r3, #12]
        ComplianceTestState.IsRunning = false;
 8011b7c:	4b1c      	ldr	r3, [pc, #112]	; (8011bf0 <LmhpComplianceOnMcpsIndication+0x2c4>)
 8011b7e:	2200      	movs	r2, #0
 8011b80:	705a      	strb	r2, [r3, #1]

        /* Restore previous ADR seeting */
        mibReq.Type = MIB_ADR;
 8011b82:	2304      	movs	r3, #4
 8011b84:	723b      	strb	r3, [r7, #8]
        mibReq.Param.AdrEnable = LmhpComplianceParams->AdrEnabled;
 8011b86:	4b1b      	ldr	r3, [pc, #108]	; (8011bf4 <LmhpComplianceOnMcpsIndication+0x2c8>)
 8011b88:	681b      	ldr	r3, [r3, #0]
 8011b8a:	781b      	ldrb	r3, [r3, #0]
 8011b8c:	733b      	strb	r3, [r7, #12]
        LoRaMacMibSetRequestConfirm(&mibReq);
 8011b8e:	f107 0308 	add.w	r3, r7, #8
 8011b92:	4618      	mov	r0, r3
 8011b94:	f004 f92c 	bl	8015df0 <LoRaMacMibSetRequestConfirm>

        /* Enable duty cycle enforcement */
        LoRaMacTestSetDutyCycleOn(LmhpComplianceParams->DutyCycleEnabled);
 8011b98:	4b16      	ldr	r3, [pc, #88]	; (8011bf4 <LmhpComplianceOnMcpsIndication+0x2c8>)
 8011b9a:	681b      	ldr	r3, [r3, #0]
 8011b9c:	785b      	ldrb	r3, [r3, #1]
 8011b9e:	4618      	mov	r0, r3
 8011ba0:	f004 fef4 	bl	801698c <LoRaMacTestSetDutyCycleOn>

        /* Restart peripherals */
        if (LmhpComplianceParams->StartPeripherals != NULL)
 8011ba4:	4b13      	ldr	r3, [pc, #76]	; (8011bf4 <LmhpComplianceOnMcpsIndication+0x2c8>)
 8011ba6:	681b      	ldr	r3, [r3, #0]
 8011ba8:	689b      	ldr	r3, [r3, #8]
 8011baa:	2b00      	cmp	r3, #0
 8011bac:	d003      	beq.n	8011bb6 <LmhpComplianceOnMcpsIndication+0x28a>
        {
          LmhpComplianceParams->StartPeripherals();
 8011bae:	4b11      	ldr	r3, [pc, #68]	; (8011bf4 <LmhpComplianceOnMcpsIndication+0x2c8>)
 8011bb0:	681b      	ldr	r3, [r3, #0]
 8011bb2:	689b      	ldr	r3, [r3, #8]
 8011bb4:	4798      	blx	r3
        }

        LmhpCompliancePackage.OnJoinRequest(ACTIVATION_TYPE_OTAA);
 8011bb6:	4b12      	ldr	r3, [pc, #72]	; (8011c00 <LmhpComplianceOnMcpsIndication+0x2d4>)
 8011bb8:	6a1b      	ldr	r3, [r3, #32]
 8011bba:	2002      	movs	r0, #2
 8011bbc:	4798      	blx	r3
      }
      break;
 8011bbe:	e088      	b.n	8011cd2 <LmhpComplianceOnMcpsIndication+0x3a6>
      case 7: /* (x) */
      {
        MlmeReq_t mlmeReq;
        if (mcpsIndication->BufferSize == 3)
 8011bc0:	687b      	ldr	r3, [r7, #4]
 8011bc2:	7b1b      	ldrb	r3, [r3, #12]
 8011bc4:	2b03      	cmp	r3, #3
 8011bc6:	d11d      	bne.n	8011c04 <LmhpComplianceOnMcpsIndication+0x2d8>
        {
          mlmeReq.Type = MLME_TXCW;
 8011bc8:	2305      	movs	r3, #5
 8011bca:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
          mlmeReq.Req.TxCw.Timeout = (uint16_t)((mcpsIndication->Buffer[1] << 8) | mcpsIndication->Buffer[2]);
 8011bce:	687b      	ldr	r3, [r7, #4]
 8011bd0:	689b      	ldr	r3, [r3, #8]
 8011bd2:	3301      	adds	r3, #1
 8011bd4:	781b      	ldrb	r3, [r3, #0]
 8011bd6:	021b      	lsls	r3, r3, #8
 8011bd8:	b21a      	sxth	r2, r3
 8011bda:	687b      	ldr	r3, [r7, #4]
 8011bdc:	689b      	ldr	r3, [r3, #8]
 8011bde:	3302      	adds	r3, #2
 8011be0:	781b      	ldrb	r3, [r3, #0]
 8011be2:	b21b      	sxth	r3, r3
 8011be4:	4313      	orrs	r3, r2
 8011be6:	b21b      	sxth	r3, r3
 8011be8:	b29b      	uxth	r3, r3
 8011bea:	f8a7 3058 	strh.w	r3, [r7, #88]	; 0x58
 8011bee:	e03a      	b.n	8011c66 <LmhpComplianceOnMcpsIndication+0x33a>
 8011bf0:	20000ab0 	.word	0x20000ab0
 8011bf4:	20000ac4 	.word	0x20000ac4
 8011bf8:	08011ce9 	.word	0x08011ce9
 8011bfc:	20000a98 	.word	0x20000a98
 8011c00:	20000180 	.word	0x20000180
        }
        else if (mcpsIndication->BufferSize == 7)
 8011c04:	687b      	ldr	r3, [r7, #4]
 8011c06:	7b1b      	ldrb	r3, [r3, #12]
 8011c08:	2b07      	cmp	r3, #7
 8011c0a:	d12c      	bne.n	8011c66 <LmhpComplianceOnMcpsIndication+0x33a>
        {
          mlmeReq.Type = MLME_TXCW_1;
 8011c0c:	2306      	movs	r3, #6
 8011c0e:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
          mlmeReq.Req.TxCw.Timeout = (uint16_t)((mcpsIndication->Buffer[1] << 8) | mcpsIndication->Buffer[2]);
 8011c12:	687b      	ldr	r3, [r7, #4]
 8011c14:	689b      	ldr	r3, [r3, #8]
 8011c16:	3301      	adds	r3, #1
 8011c18:	781b      	ldrb	r3, [r3, #0]
 8011c1a:	021b      	lsls	r3, r3, #8
 8011c1c:	b21a      	sxth	r2, r3
 8011c1e:	687b      	ldr	r3, [r7, #4]
 8011c20:	689b      	ldr	r3, [r3, #8]
 8011c22:	3302      	adds	r3, #2
 8011c24:	781b      	ldrb	r3, [r3, #0]
 8011c26:	b21b      	sxth	r3, r3
 8011c28:	4313      	orrs	r3, r2
 8011c2a:	b21b      	sxth	r3, r3
 8011c2c:	b29b      	uxth	r3, r3
 8011c2e:	f8a7 3058 	strh.w	r3, [r7, #88]	; 0x58
          mlmeReq.Req.TxCw.Frequency = (uint32_t)((mcpsIndication->Buffer[3] << 16) | (mcpsIndication->Buffer[4] << 8) | mcpsIndication->Buffer[5]) * 100;
 8011c32:	687b      	ldr	r3, [r7, #4]
 8011c34:	689b      	ldr	r3, [r3, #8]
 8011c36:	3303      	adds	r3, #3
 8011c38:	781b      	ldrb	r3, [r3, #0]
 8011c3a:	041a      	lsls	r2, r3, #16
 8011c3c:	687b      	ldr	r3, [r7, #4]
 8011c3e:	689b      	ldr	r3, [r3, #8]
 8011c40:	3304      	adds	r3, #4
 8011c42:	781b      	ldrb	r3, [r3, #0]
 8011c44:	021b      	lsls	r3, r3, #8
 8011c46:	4313      	orrs	r3, r2
 8011c48:	687a      	ldr	r2, [r7, #4]
 8011c4a:	6892      	ldr	r2, [r2, #8]
 8011c4c:	3205      	adds	r2, #5
 8011c4e:	7812      	ldrb	r2, [r2, #0]
 8011c50:	4313      	orrs	r3, r2
 8011c52:	461a      	mov	r2, r3
 8011c54:	2364      	movs	r3, #100	; 0x64
 8011c56:	fb03 f302 	mul.w	r3, r3, r2
 8011c5a:	65fb      	str	r3, [r7, #92]	; 0x5c
          mlmeReq.Req.TxCw.Power = mcpsIndication->Buffer[6];
 8011c5c:	687b      	ldr	r3, [r7, #4]
 8011c5e:	689b      	ldr	r3, [r3, #8]
 8011c60:	799b      	ldrb	r3, [r3, #6]
 8011c62:	f887 3060 	strb.w	r3, [r7, #96]	; 0x60
        }
        LoRaMacMlmeRequest(&mlmeReq);
 8011c66:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8011c6a:	4618      	mov	r0, r3
 8011c6c:	f004 fc4c 	bl	8016508 <LoRaMacMlmeRequest>
        ComplianceTestState.State = 1;
 8011c70:	4b19      	ldr	r3, [pc, #100]	; (8011cd8 <LmhpComplianceOnMcpsIndication+0x3ac>)
 8011c72:	2201      	movs	r2, #1
 8011c74:	709a      	strb	r2, [r3, #2]
      }
      break;
 8011c76:	e02c      	b.n	8011cd2 <LmhpComplianceOnMcpsIndication+0x3a6>
      case 8: /* Send DeviceTimeReq */
      {
        MlmeReq_t mlmeReq;

        mlmeReq.Type = MLME_DEVICE_TIME;
 8011c78:	230a      	movs	r3, #10
 8011c7a:	f887 3040 	strb.w	r3, [r7, #64]	; 0x40

        LoRaMacMlmeRequest(&mlmeReq);
 8011c7e:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8011c82:	4618      	mov	r0, r3
 8011c84:	f004 fc40 	bl	8016508 <LoRaMacMlmeRequest>
      }
      break;
 8011c88:	e023      	b.n	8011cd2 <LmhpComplianceOnMcpsIndication+0x3a6>
      case 9: /* Switch end device Class */
      {
        MibRequestConfirm_t mibReq;

        mibReq.Type = MIB_DEVICE_CLASS;
 8011c8a:	2300      	movs	r3, #0
 8011c8c:	723b      	strb	r3, [r7, #8]
        /* CLASS_A = 0, CLASS_B = 1, CLASS_C = 2 */
        mibReq.Param.Class = (DeviceClass_t)mcpsIndication->Buffer[1];;
 8011c8e:	687b      	ldr	r3, [r7, #4]
 8011c90:	689b      	ldr	r3, [r3, #8]
 8011c92:	3301      	adds	r3, #1
 8011c94:	781b      	ldrb	r3, [r3, #0]
 8011c96:	733b      	strb	r3, [r7, #12]
        LoRaMacMibSetRequestConfirm(&mibReq);
 8011c98:	f107 0308 	add.w	r3, r7, #8
 8011c9c:	4618      	mov	r0, r3
 8011c9e:	f004 f8a7 	bl	8015df0 <LoRaMacMibSetRequestConfirm>
      }
      break;
 8011ca2:	e016      	b.n	8011cd2 <LmhpComplianceOnMcpsIndication+0x3a6>
      case 10: /* Send PingSlotInfoReq */
      {
        MlmeReq_t mlmeReq;

        mlmeReq.Type = MLME_PING_SLOT_INFO;
 8011ca4:	230d      	movs	r3, #13
 8011ca6:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
        mlmeReq.Req.PingSlotInfo.PingSlot.Value = mcpsIndication->Buffer[1];
 8011caa:	687b      	ldr	r3, [r7, #4]
 8011cac:	689b      	ldr	r3, [r3, #8]
 8011cae:	785b      	ldrb	r3, [r3, #1]
 8011cb0:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30

        LoRaMacMlmeRequest(&mlmeReq);
 8011cb4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8011cb8:	4618      	mov	r0, r3
 8011cba:	f004 fc25 	bl	8016508 <LoRaMacMlmeRequest>
      }
      break;
 8011cbe:	e008      	b.n	8011cd2 <LmhpComplianceOnMcpsIndication+0x3a6>
    return;
 8011cc0:	bf00      	nop
 8011cc2:	e006      	b.n	8011cd2 <LmhpComplianceOnMcpsIndication+0x3a6>
    return;
 8011cc4:	bf00      	nop
 8011cc6:	e004      	b.n	8011cd2 <LmhpComplianceOnMcpsIndication+0x3a6>
    return;
 8011cc8:	bf00      	nop
 8011cca:	e002      	b.n	8011cd2 <LmhpComplianceOnMcpsIndication+0x3a6>
      default:
        break;
 8011ccc:	bf00      	nop
 8011cce:	e000      	b.n	8011cd2 <LmhpComplianceOnMcpsIndication+0x3a6>
      break;
 8011cd0:	bf00      	nop
    }
  }
}
 8011cd2:	3780      	adds	r7, #128	; 0x80
 8011cd4:	46bd      	mov	sp, r7
 8011cd6:	bd80      	pop	{r7, pc}
 8011cd8:	20000ab0 	.word	0x20000ab0

08011cdc <LmhpComplianceProcess>:

static void LmhpComplianceProcess(void)
{
 8011cdc:	b480      	push	{r7}
 8011cde:	af00      	add	r7, sp, #0
  /* Nothing to process */
}
 8011ce0:	bf00      	nop
 8011ce2:	46bd      	mov	sp, r7
 8011ce4:	bc80      	pop	{r7}
 8011ce6:	4770      	bx	lr

08011ce8 <OnComplianceTxNextPacketTimerEvent>:

static void OnComplianceTxNextPacketTimerEvent(void *context)
{
 8011ce8:	b580      	push	{r7, lr}
 8011cea:	b082      	sub	sp, #8
 8011cec:	af00      	add	r7, sp, #0
 8011cee:	6078      	str	r0, [r7, #4]
  LmhpComplianceTxProcess();
 8011cf0:	f7ff fdb2 	bl	8011858 <LmhpComplianceTxProcess>
}
 8011cf4:	bf00      	nop
 8011cf6:	3708      	adds	r7, #8
 8011cf8:	46bd      	mov	sp, r7
 8011cfa:	bd80      	pop	{r7, pc}

08011cfc <OnRadioTxDone>:
 */
static void LoRaMacHandleIndicationEvents( void );

/* Private  functions ---------------------------------------------------------*/
static void OnRadioTxDone( void )
{
 8011cfc:	b590      	push	{r4, r7, lr}
 8011cfe:	b083      	sub	sp, #12
 8011d00:	af00      	add	r7, sp, #0
    TxDoneParams.CurTime = TimerGetCurrentTime( );
 8011d02:	f00e fae7 	bl	80202d4 <UTIL_TIMER_GetCurrentTime>
 8011d06:	4603      	mov	r3, r0
 8011d08:	4a16      	ldr	r2, [pc, #88]	; (8011d64 <OnRadioTxDone+0x68>)
 8011d0a:	6013      	str	r3, [r2, #0]
    MacCtx.LastTxSysTime = SysTimeGet( );
 8011d0c:	4c16      	ldr	r4, [pc, #88]	; (8011d68 <OnRadioTxDone+0x6c>)
 8011d0e:	463b      	mov	r3, r7
 8011d10:	4618      	mov	r0, r3
 8011d12:	f00d fcd7 	bl	801f6c4 <SysTimeGet>
 8011d16:	f504 734e 	add.w	r3, r4, #824	; 0x338
 8011d1a:	463a      	mov	r2, r7
 8011d1c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8011d20:	e883 0003 	stmia.w	r3, {r0, r1}

    LoRaMacRadioEvents.Events.TxDone = 1;
 8011d24:	4a11      	ldr	r2, [pc, #68]	; (8011d6c <OnRadioTxDone+0x70>)
 8011d26:	7813      	ldrb	r3, [r2, #0]
 8011d28:	f043 0310 	orr.w	r3, r3, #16
 8011d2c:	7013      	strb	r3, [r2, #0]

    if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->MacProcessNotify != NULL ) )
 8011d2e:	4b0e      	ldr	r3, [pc, #56]	; (8011d68 <OnRadioTxDone+0x6c>)
 8011d30:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 8011d34:	2b00      	cmp	r3, #0
 8011d36:	d00a      	beq.n	8011d4e <OnRadioTxDone+0x52>
 8011d38:	4b0b      	ldr	r3, [pc, #44]	; (8011d68 <OnRadioTxDone+0x6c>)
 8011d3a:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 8011d3e:	68db      	ldr	r3, [r3, #12]
 8011d40:	2b00      	cmp	r3, #0
 8011d42:	d004      	beq.n	8011d4e <OnRadioTxDone+0x52>
    {
        MacCtx.MacCallbacks->MacProcessNotify( );
 8011d44:	4b08      	ldr	r3, [pc, #32]	; (8011d68 <OnRadioTxDone+0x6c>)
 8011d46:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 8011d4a:	68db      	ldr	r3, [r3, #12]
 8011d4c:	4798      	blx	r3
    }
    MW_LOG(TS_ON, VLEVEL_M, "MAC txDone\r\n" );
 8011d4e:	4b08      	ldr	r3, [pc, #32]	; (8011d70 <OnRadioTxDone+0x74>)
 8011d50:	2201      	movs	r2, #1
 8011d52:	2100      	movs	r1, #0
 8011d54:	2002      	movs	r0, #2
 8011d56:	f00e fb9b 	bl	8020490 <UTIL_ADV_TRACE_COND_FSend>
}
 8011d5a:	bf00      	nop
 8011d5c:	370c      	adds	r7, #12
 8011d5e:	46bd      	mov	sp, r7
 8011d60:	bd90      	pop	{r4, r7, pc}
 8011d62:	bf00      	nop
 8011d64:	20001ed0 	.word	0x20001ed0
 8011d68:	20000ac8 	.word	0x20000ac8
 8011d6c:	200010f8 	.word	0x200010f8
 8011d70:	0802246c 	.word	0x0802246c

08011d74 <OnRadioRxDone>:

static void OnRadioRxDone( uint8_t *payload, uint16_t size, int16_t rssi, int8_t snr )
{
 8011d74:	b580      	push	{r7, lr}
 8011d76:	b084      	sub	sp, #16
 8011d78:	af00      	add	r7, sp, #0
 8011d7a:	60f8      	str	r0, [r7, #12]
 8011d7c:	4608      	mov	r0, r1
 8011d7e:	4611      	mov	r1, r2
 8011d80:	461a      	mov	r2, r3
 8011d82:	4603      	mov	r3, r0
 8011d84:	817b      	strh	r3, [r7, #10]
 8011d86:	460b      	mov	r3, r1
 8011d88:	813b      	strh	r3, [r7, #8]
 8011d8a:	4613      	mov	r3, r2
 8011d8c:	71fb      	strb	r3, [r7, #7]
    RxDoneParams.LastRxDone = TimerGetCurrentTime( );
 8011d8e:	f00e faa1 	bl	80202d4 <UTIL_TIMER_GetCurrentTime>
 8011d92:	4603      	mov	r3, r0
 8011d94:	4a16      	ldr	r2, [pc, #88]	; (8011df0 <OnRadioRxDone+0x7c>)
 8011d96:	6013      	str	r3, [r2, #0]
    RxDoneParams.Payload = payload;
 8011d98:	4a15      	ldr	r2, [pc, #84]	; (8011df0 <OnRadioRxDone+0x7c>)
 8011d9a:	68fb      	ldr	r3, [r7, #12]
 8011d9c:	6053      	str	r3, [r2, #4]
    RxDoneParams.Size = size;
 8011d9e:	4a14      	ldr	r2, [pc, #80]	; (8011df0 <OnRadioRxDone+0x7c>)
 8011da0:	897b      	ldrh	r3, [r7, #10]
 8011da2:	8113      	strh	r3, [r2, #8]
    RxDoneParams.Rssi = rssi;
 8011da4:	4a12      	ldr	r2, [pc, #72]	; (8011df0 <OnRadioRxDone+0x7c>)
 8011da6:	893b      	ldrh	r3, [r7, #8]
 8011da8:	8153      	strh	r3, [r2, #10]
    RxDoneParams.Snr = snr;
 8011daa:	4a11      	ldr	r2, [pc, #68]	; (8011df0 <OnRadioRxDone+0x7c>)
 8011dac:	79fb      	ldrb	r3, [r7, #7]
 8011dae:	7313      	strb	r3, [r2, #12]

    LoRaMacRadioEvents.Events.RxDone = 1;
 8011db0:	4a10      	ldr	r2, [pc, #64]	; (8011df4 <OnRadioRxDone+0x80>)
 8011db2:	7813      	ldrb	r3, [r2, #0]
 8011db4:	f043 0308 	orr.w	r3, r3, #8
 8011db8:	7013      	strb	r3, [r2, #0]

    if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->MacProcessNotify != NULL ) )
 8011dba:	4b0f      	ldr	r3, [pc, #60]	; (8011df8 <OnRadioRxDone+0x84>)
 8011dbc:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 8011dc0:	2b00      	cmp	r3, #0
 8011dc2:	d00a      	beq.n	8011dda <OnRadioRxDone+0x66>
 8011dc4:	4b0c      	ldr	r3, [pc, #48]	; (8011df8 <OnRadioRxDone+0x84>)
 8011dc6:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 8011dca:	68db      	ldr	r3, [r3, #12]
 8011dcc:	2b00      	cmp	r3, #0
 8011dce:	d004      	beq.n	8011dda <OnRadioRxDone+0x66>
    {
        MacCtx.MacCallbacks->MacProcessNotify( );
 8011dd0:	4b09      	ldr	r3, [pc, #36]	; (8011df8 <OnRadioRxDone+0x84>)
 8011dd2:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 8011dd6:	68db      	ldr	r3, [r3, #12]
 8011dd8:	4798      	blx	r3
    }
    MW_LOG(TS_ON, VLEVEL_M, "MAC rxDone\r\n" );
 8011dda:	4b08      	ldr	r3, [pc, #32]	; (8011dfc <OnRadioRxDone+0x88>)
 8011ddc:	2201      	movs	r2, #1
 8011dde:	2100      	movs	r1, #0
 8011de0:	2002      	movs	r0, #2
 8011de2:	f00e fb55 	bl	8020490 <UTIL_ADV_TRACE_COND_FSend>
}
 8011de6:	bf00      	nop
 8011de8:	3710      	adds	r7, #16
 8011dea:	46bd      	mov	sp, r7
 8011dec:	bd80      	pop	{r7, pc}
 8011dee:	bf00      	nop
 8011df0:	20001ed4 	.word	0x20001ed4
 8011df4:	200010f8 	.word	0x200010f8
 8011df8:	20000ac8 	.word	0x20000ac8
 8011dfc:	0802247c 	.word	0x0802247c

08011e00 <OnRadioTxTimeout>:

static void OnRadioTxTimeout( void )
{
 8011e00:	b580      	push	{r7, lr}
 8011e02:	af00      	add	r7, sp, #0
    LoRaMacRadioEvents.Events.TxTimeout = 1;
 8011e04:	4a0e      	ldr	r2, [pc, #56]	; (8011e40 <OnRadioTxTimeout+0x40>)
 8011e06:	7813      	ldrb	r3, [r2, #0]
 8011e08:	f043 0304 	orr.w	r3, r3, #4
 8011e0c:	7013      	strb	r3, [r2, #0]

    if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->MacProcessNotify != NULL ) )
 8011e0e:	4b0d      	ldr	r3, [pc, #52]	; (8011e44 <OnRadioTxTimeout+0x44>)
 8011e10:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 8011e14:	2b00      	cmp	r3, #0
 8011e16:	d00a      	beq.n	8011e2e <OnRadioTxTimeout+0x2e>
 8011e18:	4b0a      	ldr	r3, [pc, #40]	; (8011e44 <OnRadioTxTimeout+0x44>)
 8011e1a:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 8011e1e:	68db      	ldr	r3, [r3, #12]
 8011e20:	2b00      	cmp	r3, #0
 8011e22:	d004      	beq.n	8011e2e <OnRadioTxTimeout+0x2e>
    {
        MacCtx.MacCallbacks->MacProcessNotify( );
 8011e24:	4b07      	ldr	r3, [pc, #28]	; (8011e44 <OnRadioTxTimeout+0x44>)
 8011e26:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 8011e2a:	68db      	ldr	r3, [r3, #12]
 8011e2c:	4798      	blx	r3
    }
    MW_LOG(TS_ON, VLEVEL_M, "MAC txTimeOut\r\n" );
 8011e2e:	4b06      	ldr	r3, [pc, #24]	; (8011e48 <OnRadioTxTimeout+0x48>)
 8011e30:	2201      	movs	r2, #1
 8011e32:	2100      	movs	r1, #0
 8011e34:	2002      	movs	r0, #2
 8011e36:	f00e fb2b 	bl	8020490 <UTIL_ADV_TRACE_COND_FSend>
}
 8011e3a:	bf00      	nop
 8011e3c:	bd80      	pop	{r7, pc}
 8011e3e:	bf00      	nop
 8011e40:	200010f8 	.word	0x200010f8
 8011e44:	20000ac8 	.word	0x20000ac8
 8011e48:	0802248c 	.word	0x0802248c

08011e4c <OnRadioRxError>:

static void OnRadioRxError( void )
{
 8011e4c:	b580      	push	{r7, lr}
 8011e4e:	af00      	add	r7, sp, #0
    LoRaMacRadioEvents.Events.RxError = 1;
 8011e50:	4a0b      	ldr	r2, [pc, #44]	; (8011e80 <OnRadioRxError+0x34>)
 8011e52:	7813      	ldrb	r3, [r2, #0]
 8011e54:	f043 0302 	orr.w	r3, r3, #2
 8011e58:	7013      	strb	r3, [r2, #0]

    if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->MacProcessNotify != NULL ) )
 8011e5a:	4b0a      	ldr	r3, [pc, #40]	; (8011e84 <OnRadioRxError+0x38>)
 8011e5c:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 8011e60:	2b00      	cmp	r3, #0
 8011e62:	d00a      	beq.n	8011e7a <OnRadioRxError+0x2e>
 8011e64:	4b07      	ldr	r3, [pc, #28]	; (8011e84 <OnRadioRxError+0x38>)
 8011e66:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 8011e6a:	68db      	ldr	r3, [r3, #12]
 8011e6c:	2b00      	cmp	r3, #0
 8011e6e:	d004      	beq.n	8011e7a <OnRadioRxError+0x2e>
    {
        MacCtx.MacCallbacks->MacProcessNotify( );
 8011e70:	4b04      	ldr	r3, [pc, #16]	; (8011e84 <OnRadioRxError+0x38>)
 8011e72:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 8011e76:	68db      	ldr	r3, [r3, #12]
 8011e78:	4798      	blx	r3
    }
}
 8011e7a:	bf00      	nop
 8011e7c:	bd80      	pop	{r7, pc}
 8011e7e:	bf00      	nop
 8011e80:	200010f8 	.word	0x200010f8
 8011e84:	20000ac8 	.word	0x20000ac8

08011e88 <OnRadioRxTimeout>:

static void OnRadioRxTimeout( void )
{
 8011e88:	b580      	push	{r7, lr}
 8011e8a:	af00      	add	r7, sp, #0
    LoRaMacRadioEvents.Events.RxTimeout = 1;
 8011e8c:	4a0e      	ldr	r2, [pc, #56]	; (8011ec8 <OnRadioRxTimeout+0x40>)
 8011e8e:	7813      	ldrb	r3, [r2, #0]
 8011e90:	f043 0301 	orr.w	r3, r3, #1
 8011e94:	7013      	strb	r3, [r2, #0]

    if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->MacProcessNotify != NULL ) )
 8011e96:	4b0d      	ldr	r3, [pc, #52]	; (8011ecc <OnRadioRxTimeout+0x44>)
 8011e98:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 8011e9c:	2b00      	cmp	r3, #0
 8011e9e:	d00a      	beq.n	8011eb6 <OnRadioRxTimeout+0x2e>
 8011ea0:	4b0a      	ldr	r3, [pc, #40]	; (8011ecc <OnRadioRxTimeout+0x44>)
 8011ea2:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 8011ea6:	68db      	ldr	r3, [r3, #12]
 8011ea8:	2b00      	cmp	r3, #0
 8011eaa:	d004      	beq.n	8011eb6 <OnRadioRxTimeout+0x2e>
    {
        MacCtx.MacCallbacks->MacProcessNotify( );
 8011eac:	4b07      	ldr	r3, [pc, #28]	; (8011ecc <OnRadioRxTimeout+0x44>)
 8011eae:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 8011eb2:	68db      	ldr	r3, [r3, #12]
 8011eb4:	4798      	blx	r3
    }
    MW_LOG(TS_ON, VLEVEL_M, "MAC rxTimeOut\r\n" );
 8011eb6:	4b06      	ldr	r3, [pc, #24]	; (8011ed0 <OnRadioRxTimeout+0x48>)
 8011eb8:	2201      	movs	r2, #1
 8011eba:	2100      	movs	r1, #0
 8011ebc:	2002      	movs	r0, #2
 8011ebe:	f00e fae7 	bl	8020490 <UTIL_ADV_TRACE_COND_FSend>
}
 8011ec2:	bf00      	nop
 8011ec4:	bd80      	pop	{r7, pc}
 8011ec6:	bf00      	nop
 8011ec8:	200010f8 	.word	0x200010f8
 8011ecc:	20000ac8 	.word	0x20000ac8
 8011ed0:	0802249c 	.word	0x0802249c

08011ed4 <UpdateRxSlotIdleState>:

static void UpdateRxSlotIdleState( void )
{
 8011ed4:	b480      	push	{r7}
 8011ed6:	af00      	add	r7, sp, #0
    if( MacCtx.NvmCtx->DeviceClass != CLASS_C )
 8011ed8:	4b09      	ldr	r3, [pc, #36]	; (8011f00 <UpdateRxSlotIdleState+0x2c>)
 8011eda:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8011ede:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8011ee2:	2b02      	cmp	r3, #2
 8011ee4:	d004      	beq.n	8011ef0 <UpdateRxSlotIdleState+0x1c>
    {
        MacCtx.RxSlot = RX_SLOT_NONE;
 8011ee6:	4b06      	ldr	r3, [pc, #24]	; (8011f00 <UpdateRxSlotIdleState+0x2c>)
 8011ee8:	2206      	movs	r2, #6
 8011eea:	f883 2480 	strb.w	r2, [r3, #1152]	; 0x480
    }
    else
    {
        MacCtx.RxSlot = RX_SLOT_WIN_CLASS_C;
    }
}
 8011eee:	e003      	b.n	8011ef8 <UpdateRxSlotIdleState+0x24>
        MacCtx.RxSlot = RX_SLOT_WIN_CLASS_C;
 8011ef0:	4b03      	ldr	r3, [pc, #12]	; (8011f00 <UpdateRxSlotIdleState+0x2c>)
 8011ef2:	2202      	movs	r2, #2
 8011ef4:	f883 2480 	strb.w	r2, [r3, #1152]	; 0x480
}
 8011ef8:	bf00      	nop
 8011efa:	46bd      	mov	sp, r7
 8011efc:	bc80      	pop	{r7}
 8011efe:	4770      	bx	lr
 8011f00:	20000ac8 	.word	0x20000ac8

08011f04 <ProcessRadioTxDone>:

static void ProcessRadioTxDone( void )
{
 8011f04:	b580      	push	{r7, lr}
 8011f06:	b08e      	sub	sp, #56	; 0x38
 8011f08:	af02      	add	r7, sp, #8
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    SetBandTxDoneParams_t txDone;

    if( MacCtx.NvmCtx->DeviceClass != CLASS_C )
 8011f0a:	4b4b      	ldr	r3, [pc, #300]	; (8012038 <ProcessRadioTxDone+0x134>)
 8011f0c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8011f10:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8011f14:	2b02      	cmp	r3, #2
 8011f16:	d002      	beq.n	8011f1e <ProcessRadioTxDone+0x1a>
    {
        Radio.Sleep( );
 8011f18:	4b48      	ldr	r3, [pc, #288]	; (801203c <ProcessRadioTxDone+0x138>)
 8011f1a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011f1c:	4798      	blx	r3
    }
    // Setup timers
    TimerSetValue( &MacCtx.RxWindowTimer1, MacCtx.RxWindow1Delay );
 8011f1e:	4b46      	ldr	r3, [pc, #280]	; (8012038 <ProcessRadioTxDone+0x134>)
 8011f20:	f8d3 33b0 	ldr.w	r3, [r3, #944]	; 0x3b0
 8011f24:	4619      	mov	r1, r3
 8011f26:	4846      	ldr	r0, [pc, #280]	; (8012040 <ProcessRadioTxDone+0x13c>)
 8011f28:	f00e f92a 	bl	8020180 <UTIL_TIMER_SetPeriod>
    TimerStart( &MacCtx.RxWindowTimer1 );
 8011f2c:	4844      	ldr	r0, [pc, #272]	; (8012040 <ProcessRadioTxDone+0x13c>)
 8011f2e:	f00e f849 	bl	801ffc4 <UTIL_TIMER_Start>
    TimerSetValue( &MacCtx.RxWindowTimer2, MacCtx.RxWindow2Delay );
 8011f32:	4b41      	ldr	r3, [pc, #260]	; (8012038 <ProcessRadioTxDone+0x134>)
 8011f34:	f8d3 33b4 	ldr.w	r3, [r3, #948]	; 0x3b4
 8011f38:	4619      	mov	r1, r3
 8011f3a:	4842      	ldr	r0, [pc, #264]	; (8012044 <ProcessRadioTxDone+0x140>)
 8011f3c:	f00e f920 	bl	8020180 <UTIL_TIMER_SetPeriod>
    TimerStart( &MacCtx.RxWindowTimer2 );
 8011f40:	4840      	ldr	r0, [pc, #256]	; (8012044 <ProcessRadioTxDone+0x140>)
 8011f42:	f00e f83f 	bl	801ffc4 <UTIL_TIMER_Start>

    if( ( MacCtx.NvmCtx->DeviceClass == CLASS_C ) || ( MacCtx.NodeAckRequested == true ) )
 8011f46:	4b3c      	ldr	r3, [pc, #240]	; (8012038 <ProcessRadioTxDone+0x134>)
 8011f48:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8011f4c:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8011f50:	2b02      	cmp	r3, #2
 8011f52:	d004      	beq.n	8011f5e <ProcessRadioTxDone+0x5a>
 8011f54:	4b38      	ldr	r3, [pc, #224]	; (8012038 <ProcessRadioTxDone+0x134>)
 8011f56:	f893 3414 	ldrb.w	r3, [r3, #1044]	; 0x414
 8011f5a:	2b00      	cmp	r3, #0
 8011f5c:	d01a      	beq.n	8011f94 <ProcessRadioTxDone+0x90>
    {
        getPhy.Attribute = PHY_ACK_TIMEOUT;
 8011f5e:	2316      	movs	r3, #22
 8011f60:	f887 3020 	strb.w	r3, [r7, #32]
        phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 8011f64:	4b34      	ldr	r3, [pc, #208]	; (8012038 <ProcessRadioTxDone+0x134>)
 8011f66:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8011f6a:	781b      	ldrb	r3, [r3, #0]
 8011f6c:	f107 0220 	add.w	r2, r7, #32
 8011f70:	4611      	mov	r1, r2
 8011f72:	4618      	mov	r0, r3
 8011f74:	f006 fe05 	bl	8018b82 <RegionGetPhyParam>
 8011f78:	4603      	mov	r3, r0
 8011f7a:	61fb      	str	r3, [r7, #28]
        TimerSetValue( &MacCtx.AckTimeoutTimer, MacCtx.RxWindow2Delay + phyParam.Value );
 8011f7c:	4b2e      	ldr	r3, [pc, #184]	; (8012038 <ProcessRadioTxDone+0x134>)
 8011f7e:	f8d3 23b4 	ldr.w	r2, [r3, #948]	; 0x3b4
 8011f82:	69fb      	ldr	r3, [r7, #28]
 8011f84:	4413      	add	r3, r2
 8011f86:	4619      	mov	r1, r3
 8011f88:	482f      	ldr	r0, [pc, #188]	; (8012048 <ProcessRadioTxDone+0x144>)
 8011f8a:	f00e f8f9 	bl	8020180 <UTIL_TIMER_SetPeriod>
        TimerStart( &MacCtx.AckTimeoutTimer );
 8011f8e:	482e      	ldr	r0, [pc, #184]	; (8012048 <ProcessRadioTxDone+0x144>)
 8011f90:	f00e f818 	bl	801ffc4 <UTIL_TIMER_Start>
    }

    // Update Aggregated last tx done time
    MacCtx.NvmCtx->LastTxDoneTime = TxDoneParams.CurTime;
 8011f94:	4b28      	ldr	r3, [pc, #160]	; (8012038 <ProcessRadioTxDone+0x134>)
 8011f96:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8011f9a:	4a2c      	ldr	r2, [pc, #176]	; (801204c <ProcessRadioTxDone+0x148>)
 8011f9c:	6812      	ldr	r2, [r2, #0]
 8011f9e:	f8c3 2150 	str.w	r2, [r3, #336]	; 0x150

    // Update last tx done time for the current channel
    txDone.Channel = MacCtx.Channel;
 8011fa2:	4b25      	ldr	r3, [pc, #148]	; (8012038 <ProcessRadioTxDone+0x134>)
 8011fa4:	f893 3415 	ldrb.w	r3, [r3, #1045]	; 0x415
 8011fa8:	723b      	strb	r3, [r7, #8]
    txDone.LastTxDoneTime = TxDoneParams.CurTime;
 8011faa:	4b28      	ldr	r3, [pc, #160]	; (801204c <ProcessRadioTxDone+0x148>)
 8011fac:	681b      	ldr	r3, [r3, #0]
 8011fae:	60fb      	str	r3, [r7, #12]
    txDone.ElapsedTimeSinceStartUp = SysTimeSub( SysTimeGetMcuTime( ), MacCtx.NvmCtx->InitializationTime );
 8011fb0:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8011fb4:	4618      	mov	r0, r3
 8011fb6:	f00d fbbd 	bl	801f734 <SysTimeGetMcuTime>
 8011fba:	4b1f      	ldr	r3, [pc, #124]	; (8012038 <ProcessRadioTxDone+0x134>)
 8011fbc:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8011fc0:	4638      	mov	r0, r7
 8011fc2:	f8d3 215c 	ldr.w	r2, [r3, #348]	; 0x15c
 8011fc6:	9200      	str	r2, [sp, #0]
 8011fc8:	f8d3 3158 	ldr.w	r3, [r3, #344]	; 0x158
 8011fcc:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8011fd0:	ca06      	ldmia	r2, {r1, r2}
 8011fd2:	f00d fb10 	bl	801f5f6 <SysTimeSub>
 8011fd6:	f107 0314 	add.w	r3, r7, #20
 8011fda:	463a      	mov	r2, r7
 8011fdc:	e892 0003 	ldmia.w	r2, {r0, r1}
 8011fe0:	e883 0003 	stmia.w	r3, {r0, r1}
    txDone.LastTxAirTime = MacCtx.TxTimeOnAir;
 8011fe4:	4b14      	ldr	r3, [pc, #80]	; (8012038 <ProcessRadioTxDone+0x134>)
 8011fe6:	f8d3 3418 	ldr.w	r3, [r3, #1048]	; 0x418
 8011fea:	613b      	str	r3, [r7, #16]
    txDone.Joined  = true;
 8011fec:	2301      	movs	r3, #1
 8011fee:	727b      	strb	r3, [r7, #9]
    if( MacCtx.NvmCtx->NetworkActivation == ACTIVATION_TYPE_NONE )
 8011ff0:	4b11      	ldr	r3, [pc, #68]	; (8012038 <ProcessRadioTxDone+0x134>)
 8011ff2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8011ff6:	f893 3164 	ldrb.w	r3, [r3, #356]	; 0x164
 8011ffa:	2b00      	cmp	r3, #0
 8011ffc:	d101      	bne.n	8012002 <ProcessRadioTxDone+0xfe>
    {
        txDone.Joined  = false;
 8011ffe:	2300      	movs	r3, #0
 8012000:	727b      	strb	r3, [r7, #9]
    }

    RegionSetBandTxDone( MacCtx.NvmCtx->Region, &txDone );
 8012002:	4b0d      	ldr	r3, [pc, #52]	; (8012038 <ProcessRadioTxDone+0x134>)
 8012004:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8012008:	781b      	ldrb	r3, [r3, #0]
 801200a:	f107 0208 	add.w	r2, r7, #8
 801200e:	4611      	mov	r1, r2
 8012010:	4618      	mov	r0, r3
 8012012:	f006 fdd8 	bl	8018bc6 <RegionSetBandTxDone>

    if( MacCtx.NodeAckRequested == false )
 8012016:	4b08      	ldr	r3, [pc, #32]	; (8012038 <ProcessRadioTxDone+0x134>)
 8012018:	f893 3414 	ldrb.w	r3, [r3, #1044]	; 0x414
 801201c:	f083 0301 	eor.w	r3, r3, #1
 8012020:	b2db      	uxtb	r3, r3
 8012022:	2b00      	cmp	r3, #0
 8012024:	d003      	beq.n	801202e <ProcessRadioTxDone+0x12a>
    {
        MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 8012026:	4b04      	ldr	r3, [pc, #16]	; (8012038 <ProcessRadioTxDone+0x134>)
 8012028:	2200      	movs	r2, #0
 801202a:	f883 243d 	strb.w	r2, [r3, #1085]	; 0x43d
    }
}
 801202e:	bf00      	nop
 8012030:	3730      	adds	r7, #48	; 0x30
 8012032:	46bd      	mov	sp, r7
 8012034:	bd80      	pop	{r7, pc}
 8012036:	bf00      	nop
 8012038:	20000ac8 	.word	0x20000ac8
 801203c:	08022be4 	.word	0x08022be4
 8012040:	20000e48 	.word	0x20000e48
 8012044:	20000e60 	.word	0x20000e60
 8012048:	20000ec0 	.word	0x20000ec0
 801204c:	20001ed0 	.word	0x20001ed0

08012050 <PrepareRxDoneAbort>:

static void PrepareRxDoneAbort( void )
{
 8012050:	b580      	push	{r7, lr}
 8012052:	af00      	add	r7, sp, #0
    MacCtx.MacState |= LORAMAC_RX_ABORT;
 8012054:	4b10      	ldr	r3, [pc, #64]	; (8012098 <PrepareRxDoneAbort+0x48>)
 8012056:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 801205a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801205e:	4a0e      	ldr	r2, [pc, #56]	; (8012098 <PrepareRxDoneAbort+0x48>)
 8012060:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340

    if( MacCtx.NodeAckRequested == true )
 8012064:	4b0c      	ldr	r3, [pc, #48]	; (8012098 <PrepareRxDoneAbort+0x48>)
 8012066:	f893 3414 	ldrb.w	r3, [r3, #1044]	; 0x414
 801206a:	2b00      	cmp	r3, #0
 801206c:	d002      	beq.n	8012074 <PrepareRxDoneAbort+0x24>
    {
        OnAckTimeoutTimerEvent( NULL );
 801206e:	2000      	movs	r0, #0
 8012070:	f001 f846 	bl	8013100 <OnAckTimeoutTimerEvent>
    }

    MacCtx.MacFlags.Bits.McpsInd = 1;
 8012074:	4a08      	ldr	r2, [pc, #32]	; (8012098 <PrepareRxDoneAbort+0x48>)
 8012076:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 801207a:	f043 0302 	orr.w	r3, r3, #2
 801207e:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
    MacCtx.MacFlags.Bits.MacDone = 1;
 8012082:	4a05      	ldr	r2, [pc, #20]	; (8012098 <PrepareRxDoneAbort+0x48>)
 8012084:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 8012088:	f043 0320 	orr.w	r3, r3, #32
 801208c:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481

    UpdateRxSlotIdleState( );
 8012090:	f7ff ff20 	bl	8011ed4 <UpdateRxSlotIdleState>
}
 8012094:	bf00      	nop
 8012096:	bd80      	pop	{r7, pc}
 8012098:	20000ac8 	.word	0x20000ac8

0801209c <ProcessRadioRxDone>:

static void ProcessRadioRxDone( void )
{
 801209c:	b5b0      	push	{r4, r5, r7, lr}
 801209e:	b0a6      	sub	sp, #152	; 0x98
 80120a0:	af04      	add	r7, sp, #16
    LoRaMacHeader_t macHdr;
    ApplyCFListParams_t applyCFList;
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    LoRaMacCryptoStatus_t macCryptoStatus = LORAMAC_CRYPTO_ERROR;
 80120a2:	2313      	movs	r3, #19
 80120a4:	f887 3080 	strb.w	r3, [r7, #128]	; 0x80

    LoRaMacMessageData_t macMsgData;
    LoRaMacMessageJoinAccept_t macMsgJoinAccept;
    uint8_t *payload = RxDoneParams.Payload;
 80120a8:	4bcb      	ldr	r3, [pc, #812]	; (80123d8 <ProcessRadioRxDone+0x33c>)
 80120aa:	685b      	ldr	r3, [r3, #4]
 80120ac:	67fb      	str	r3, [r7, #124]	; 0x7c
    uint16_t size = RxDoneParams.Size;
 80120ae:	4bca      	ldr	r3, [pc, #808]	; (80123d8 <ProcessRadioRxDone+0x33c>)
 80120b0:	891b      	ldrh	r3, [r3, #8]
 80120b2:	f8a7 307a 	strh.w	r3, [r7, #122]	; 0x7a
    int16_t rssi = RxDoneParams.Rssi;
 80120b6:	4bc8      	ldr	r3, [pc, #800]	; (80123d8 <ProcessRadioRxDone+0x33c>)
 80120b8:	895b      	ldrh	r3, [r3, #10]
 80120ba:	f8a7 3078 	strh.w	r3, [r7, #120]	; 0x78
    int8_t snr = RxDoneParams.Snr;
 80120be:	4bc6      	ldr	r3, [pc, #792]	; (80123d8 <ProcessRadioRxDone+0x33c>)
 80120c0:	7b1b      	ldrb	r3, [r3, #12]
 80120c2:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77

    uint8_t pktHeaderLen = 0;
 80120c6:	2300      	movs	r3, #0
 80120c8:	f887 3076 	strb.w	r3, [r7, #118]	; 0x76

    uint32_t downLinkCounter = 0;
 80120cc:	2300      	movs	r3, #0
 80120ce:	607b      	str	r3, [r7, #4]
    uint32_t address = MacCtx.NvmCtx->DevAddr;
 80120d0:	4bc2      	ldr	r3, [pc, #776]	; (80123dc <ProcessRadioRxDone+0x340>)
 80120d2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80120d6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80120d8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    uint8_t multicast = 0;
 80120dc:	2300      	movs	r3, #0
 80120de:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
    AddressIdentifier_t addrID = UNICAST_DEV_ADDR;
 80120e2:	2301      	movs	r3, #1
 80120e4:	f887 3082 	strb.w	r3, [r7, #130]	; 0x82
    FCntIdentifier_t fCntID;

    MacCtx.McpsConfirm.AckReceived = false;
 80120e8:	4bbc      	ldr	r3, [pc, #752]	; (80123dc <ProcessRadioRxDone+0x340>)
 80120ea:	2200      	movs	r2, #0
 80120ec:	f883 2440 	strb.w	r2, [r3, #1088]	; 0x440
    MacCtx.McpsIndication.Rssi = rssi;
 80120f0:	4aba      	ldr	r2, [pc, #744]	; (80123dc <ProcessRadioRxDone+0x340>)
 80120f2:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 80120f6:	f8a2 342a 	strh.w	r3, [r2, #1066]	; 0x42a
    MacCtx.McpsIndication.Snr = snr;
 80120fa:	4ab8      	ldr	r2, [pc, #736]	; (80123dc <ProcessRadioRxDone+0x340>)
 80120fc:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8012100:	f882 342c 	strb.w	r3, [r2, #1068]	; 0x42c
    MacCtx.McpsIndication.RxSlot = MacCtx.RxSlot;
 8012104:	4bb5      	ldr	r3, [pc, #724]	; (80123dc <ProcessRadioRxDone+0x340>)
 8012106:	f893 2480 	ldrb.w	r2, [r3, #1152]	; 0x480
 801210a:	4bb4      	ldr	r3, [pc, #720]	; (80123dc <ProcessRadioRxDone+0x340>)
 801210c:	f883 242d 	strb.w	r2, [r3, #1069]	; 0x42d
    MacCtx.McpsIndication.Port = 0;
 8012110:	4bb2      	ldr	r3, [pc, #712]	; (80123dc <ProcessRadioRxDone+0x340>)
 8012112:	2200      	movs	r2, #0
 8012114:	f883 241f 	strb.w	r2, [r3, #1055]	; 0x41f
    MacCtx.McpsIndication.Multicast = 0;
 8012118:	4bb0      	ldr	r3, [pc, #704]	; (80123dc <ProcessRadioRxDone+0x340>)
 801211a:	2200      	movs	r2, #0
 801211c:	f883 241e 	strb.w	r2, [r3, #1054]	; 0x41e
    MacCtx.McpsIndication.FramePending = 0;
 8012120:	4bae      	ldr	r3, [pc, #696]	; (80123dc <ProcessRadioRxDone+0x340>)
 8012122:	2200      	movs	r2, #0
 8012124:	f883 2421 	strb.w	r2, [r3, #1057]	; 0x421
    MacCtx.McpsIndication.Buffer = NULL;
 8012128:	4bac      	ldr	r3, [pc, #688]	; (80123dc <ProcessRadioRxDone+0x340>)
 801212a:	2200      	movs	r2, #0
 801212c:	f8c3 2424 	str.w	r2, [r3, #1060]	; 0x424
    MacCtx.McpsIndication.BufferSize = 0;
 8012130:	4baa      	ldr	r3, [pc, #680]	; (80123dc <ProcessRadioRxDone+0x340>)
 8012132:	2200      	movs	r2, #0
 8012134:	f883 2428 	strb.w	r2, [r3, #1064]	; 0x428
    MacCtx.McpsIndication.RxData = false;
 8012138:	4ba8      	ldr	r3, [pc, #672]	; (80123dc <ProcessRadioRxDone+0x340>)
 801213a:	2200      	movs	r2, #0
 801213c:	f883 2429 	strb.w	r2, [r3, #1065]	; 0x429
    MacCtx.McpsIndication.AckReceived = false;
 8012140:	4ba6      	ldr	r3, [pc, #664]	; (80123dc <ProcessRadioRxDone+0x340>)
 8012142:	2200      	movs	r2, #0
 8012144:	f883 242e 	strb.w	r2, [r3, #1070]	; 0x42e
    MacCtx.McpsIndication.DownLinkCounter = 0;
 8012148:	4ba4      	ldr	r3, [pc, #656]	; (80123dc <ProcessRadioRxDone+0x340>)
 801214a:	2200      	movs	r2, #0
 801214c:	f8c3 2430 	str.w	r2, [r3, #1072]	; 0x430
    MacCtx.McpsIndication.McpsIndication = MCPS_UNCONFIRMED;
 8012150:	4ba2      	ldr	r3, [pc, #648]	; (80123dc <ProcessRadioRxDone+0x340>)
 8012152:	2200      	movs	r2, #0
 8012154:	f883 241c 	strb.w	r2, [r3, #1052]	; 0x41c
    MacCtx.McpsIndication.DevAddress = 0;
 8012158:	4ba0      	ldr	r3, [pc, #640]	; (80123dc <ProcessRadioRxDone+0x340>)
 801215a:	2200      	movs	r2, #0
 801215c:	f8c3 2434 	str.w	r2, [r3, #1076]	; 0x434
    MacCtx.McpsIndication.DeviceTimeAnsReceived = false;
 8012160:	4b9e      	ldr	r3, [pc, #632]	; (80123dc <ProcessRadioRxDone+0x340>)
 8012162:	2200      	movs	r2, #0
 8012164:	f883 2438 	strb.w	r2, [r3, #1080]	; 0x438

    Radio.Sleep( );
 8012168:	4b9d      	ldr	r3, [pc, #628]	; (80123e0 <ProcessRadioRxDone+0x344>)
 801216a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801216c:	4798      	blx	r3
    TimerStop( &MacCtx.RxWindowTimer2 );
 801216e:	489d      	ldr	r0, [pc, #628]	; (80123e4 <ProcessRadioRxDone+0x348>)
 8012170:	f00d ff96 	bl	80200a0 <UTIL_TIMER_Stop>

    // This function must be called even if we are not in class b mode yet.
    if( LoRaMacClassBRxBeacon( payload, size ) == true )
 8012174:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 8012178:	4619      	mov	r1, r3
 801217a:	6ff8      	ldr	r0, [r7, #124]	; 0x7c
 801217c:	f004 fd4e 	bl	8016c1c <LoRaMacClassBRxBeacon>
 8012180:	4603      	mov	r3, r0
 8012182:	2b00      	cmp	r3, #0
 8012184:	d00b      	beq.n	801219e <ProcessRadioRxDone+0x102>
    {
        MacCtx.MlmeIndication.BeaconInfo.Rssi = rssi;
 8012186:	4a95      	ldr	r2, [pc, #596]	; (80123dc <ProcessRadioRxDone+0x340>)
 8012188:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 801218c:	f8a2 3476 	strh.w	r3, [r2, #1142]	; 0x476
        MacCtx.MlmeIndication.BeaconInfo.Snr = snr;
 8012190:	4a92      	ldr	r2, [pc, #584]	; (80123dc <ProcessRadioRxDone+0x340>)
 8012192:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8012196:	f882 3478 	strb.w	r3, [r2, #1144]	; 0x478
        return;
 801219a:	f000 bc09 	b.w	80129b0 <ProcessRadioRxDone+0x914>
    }
    // Check if we expect a ping or a multicast slot.
    if( MacCtx.NvmCtx->DeviceClass == CLASS_B )
 801219e:	4b8f      	ldr	r3, [pc, #572]	; (80123dc <ProcessRadioRxDone+0x340>)
 80121a0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80121a4:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 80121a8:	2b01      	cmp	r3, #1
 80121aa:	d11e      	bne.n	80121ea <ProcessRadioRxDone+0x14e>
    {
        if( LoRaMacClassBIsPingExpected( ) == true )
 80121ac:	f004 fd49 	bl	8016c42 <LoRaMacClassBIsPingExpected>
 80121b0:	4603      	mov	r3, r0
 80121b2:	2b00      	cmp	r3, #0
 80121b4:	d00a      	beq.n	80121cc <ProcessRadioRxDone+0x130>
        {
            LoRaMacClassBSetPingSlotState( PINGSLOT_STATE_CALC_PING_OFFSET );
 80121b6:	2000      	movs	r0, #0
 80121b8:	f004 fcfa 	bl	8016bb0 <LoRaMacClassBSetPingSlotState>
            LoRaMacClassBPingSlotTimerEvent( NULL );
 80121bc:	2000      	movs	r0, #0
 80121be:	f004 fd1b 	bl	8016bf8 <LoRaMacClassBPingSlotTimerEvent>
            MacCtx.McpsIndication.RxSlot = RX_SLOT_WIN_CLASS_B_PING_SLOT;
 80121c2:	4b86      	ldr	r3, [pc, #536]	; (80123dc <ProcessRadioRxDone+0x340>)
 80121c4:	2204      	movs	r2, #4
 80121c6:	f883 242d 	strb.w	r2, [r3, #1069]	; 0x42d
 80121ca:	e00e      	b.n	80121ea <ProcessRadioRxDone+0x14e>
        }
        else if( LoRaMacClassBIsMulticastExpected( ) == true )
 80121cc:	f004 fd40 	bl	8016c50 <LoRaMacClassBIsMulticastExpected>
 80121d0:	4603      	mov	r3, r0
 80121d2:	2b00      	cmp	r3, #0
 80121d4:	d009      	beq.n	80121ea <ProcessRadioRxDone+0x14e>
        {
            LoRaMacClassBSetMulticastSlotState( PINGSLOT_STATE_CALC_PING_OFFSET );
 80121d6:	2000      	movs	r0, #0
 80121d8:	f004 fcf4 	bl	8016bc4 <LoRaMacClassBSetMulticastSlotState>
            LoRaMacClassBMulticastSlotTimerEvent( NULL );
 80121dc:	2000      	movs	r0, #0
 80121de:	f004 fd14 	bl	8016c0a <LoRaMacClassBMulticastSlotTimerEvent>
            MacCtx.McpsIndication.RxSlot = RX_SLOT_WIN_CLASS_B_MULTICAST_SLOT;
 80121e2:	4b7e      	ldr	r3, [pc, #504]	; (80123dc <ProcessRadioRxDone+0x340>)
 80121e4:	2205      	movs	r2, #5
 80121e6:	f883 242d 	strb.w	r2, [r3, #1069]	; 0x42d
        }
    }

    macHdr.Value = payload[pktHeaderLen++];
 80121ea:	f897 3076 	ldrb.w	r3, [r7, #118]	; 0x76
 80121ee:	1c5a      	adds	r2, r3, #1
 80121f0:	f887 2076 	strb.w	r2, [r7, #118]	; 0x76
 80121f4:	461a      	mov	r2, r3
 80121f6:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80121f8:	4413      	add	r3, r2
 80121fa:	781b      	ldrb	r3, [r3, #0]
 80121fc:	f887 3074 	strb.w	r3, [r7, #116]	; 0x74

    switch( macHdr.Bits.MType )
 8012200:	f897 3074 	ldrb.w	r3, [r7, #116]	; 0x74
 8012204:	f3c3 1342 	ubfx	r3, r3, #5, #3
 8012208:	b2db      	uxtb	r3, r3
 801220a:	3b01      	subs	r3, #1
 801220c:	2b06      	cmp	r3, #6
 801220e:	f200 83a6 	bhi.w	801295e <ProcessRadioRxDone+0x8c2>
 8012212:	a201      	add	r2, pc, #4	; (adr r2, 8012218 <ProcessRadioRxDone+0x17c>)
 8012214:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012218:	08012235 	.word	0x08012235
 801221c:	0801295f 	.word	0x0801295f
 8012220:	080123f1 	.word	0x080123f1
 8012224:	0801295f 	.word	0x0801295f
 8012228:	080123e9 	.word	0x080123e9
 801222c:	0801295f 	.word	0x0801295f
 8012230:	08012905 	.word	0x08012905
    {
        case FRAME_TYPE_JOIN_ACCEPT:
            // Check if the received frame size is valid
            if( size < LORAMAC_JOIN_ACCEPT_FRAME_MIN_SIZE )
 8012234:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 8012238:	2b10      	cmp	r3, #16
 801223a:	d806      	bhi.n	801224a <ProcessRadioRxDone+0x1ae>
            {
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 801223c:	4b67      	ldr	r3, [pc, #412]	; (80123dc <ProcessRadioRxDone+0x340>)
 801223e:	2201      	movs	r2, #1
 8012240:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
                PrepareRxDoneAbort( );
 8012244:	f7ff ff04 	bl	8012050 <PrepareRxDoneAbort>
                return;
 8012248:	e3b2      	b.n	80129b0 <ProcessRadioRxDone+0x914>
            }
            macMsgJoinAccept.Buffer = payload;
 801224a:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 801224c:	60bb      	str	r3, [r7, #8]
            macMsgJoinAccept.BufSize = size;
 801224e:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 8012252:	b2db      	uxtb	r3, r3
 8012254:	733b      	strb	r3, [r7, #12]

            // Abort in case if the device isn't joined yet and no rejoin request is ongoing.
            if( MacCtx.NvmCtx->NetworkActivation != ACTIVATION_TYPE_NONE )
 8012256:	4b61      	ldr	r3, [pc, #388]	; (80123dc <ProcessRadioRxDone+0x340>)
 8012258:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801225c:	f893 3164 	ldrb.w	r3, [r3, #356]	; 0x164
 8012260:	2b00      	cmp	r3, #0
 8012262:	d006      	beq.n	8012272 <ProcessRadioRxDone+0x1d6>
            {
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 8012264:	4b5d      	ldr	r3, [pc, #372]	; (80123dc <ProcessRadioRxDone+0x340>)
 8012266:	2201      	movs	r2, #1
 8012268:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
                PrepareRxDoneAbort( );
 801226c:	f7ff fef0 	bl	8012050 <PrepareRxDoneAbort>
                return;
 8012270:	e39e      	b.n	80129b0 <ProcessRadioRxDone+0x914>
            }
            macCryptoStatus = LoRaMacCryptoHandleJoinAccept( JOIN_REQ, SecureElementGetJoinEui( ), &macMsgJoinAccept );
 8012272:	f7fe fc9d 	bl	8010bb0 <SecureElementGetJoinEui>
 8012276:	4601      	mov	r1, r0
 8012278:	f107 0308 	add.w	r3, r7, #8
 801227c:	461a      	mov	r2, r3
 801227e:	20ff      	movs	r0, #255	; 0xff
 8012280:	f005 ff14 	bl	80180ac <LoRaMacCryptoHandleJoinAccept>
 8012284:	4603      	mov	r3, r0
 8012286:	f887 3080 	strb.w	r3, [r7, #128]	; 0x80

            if( LORAMAC_CRYPTO_SUCCESS == macCryptoStatus )
 801228a:	f897 3080 	ldrb.w	r3, [r7, #128]	; 0x80
 801228e:	2b00      	cmp	r3, #0
 8012290:	f040 8095 	bne.w	80123be <ProcessRadioRxDone+0x322>
            {
                // Network ID
                MacCtx.NvmCtx->NetID = ( uint32_t ) macMsgJoinAccept.NetID[0];
 8012294:	7c7a      	ldrb	r2, [r7, #17]
 8012296:	4b51      	ldr	r3, [pc, #324]	; (80123dc <ProcessRadioRxDone+0x340>)
 8012298:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801229c:	649a      	str	r2, [r3, #72]	; 0x48
                MacCtx.NvmCtx->NetID |= ( ( uint32_t ) macMsgJoinAccept.NetID[1] << 8 );
 801229e:	4b4f      	ldr	r3, [pc, #316]	; (80123dc <ProcessRadioRxDone+0x340>)
 80122a0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80122a4:	6c99      	ldr	r1, [r3, #72]	; 0x48
 80122a6:	7cbb      	ldrb	r3, [r7, #18]
 80122a8:	021a      	lsls	r2, r3, #8
 80122aa:	4b4c      	ldr	r3, [pc, #304]	; (80123dc <ProcessRadioRxDone+0x340>)
 80122ac:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80122b0:	430a      	orrs	r2, r1
 80122b2:	649a      	str	r2, [r3, #72]	; 0x48
                MacCtx.NvmCtx->NetID |= ( ( uint32_t ) macMsgJoinAccept.NetID[2] << 16 );
 80122b4:	4b49      	ldr	r3, [pc, #292]	; (80123dc <ProcessRadioRxDone+0x340>)
 80122b6:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80122ba:	6c99      	ldr	r1, [r3, #72]	; 0x48
 80122bc:	7cfb      	ldrb	r3, [r7, #19]
 80122be:	041a      	lsls	r2, r3, #16
 80122c0:	4b46      	ldr	r3, [pc, #280]	; (80123dc <ProcessRadioRxDone+0x340>)
 80122c2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80122c6:	430a      	orrs	r2, r1
 80122c8:	649a      	str	r2, [r3, #72]	; 0x48

                // Device Address
                MacCtx.NvmCtx->DevAddr = macMsgJoinAccept.DevAddr;
 80122ca:	4b44      	ldr	r3, [pc, #272]	; (80123dc <ProcessRadioRxDone+0x340>)
 80122cc:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80122d0:	697a      	ldr	r2, [r7, #20]
 80122d2:	64da      	str	r2, [r3, #76]	; 0x4c

                // DLSettings
                MacCtx.NvmCtx->MacParams.Rx1DrOffset = macMsgJoinAccept.DLSettings.Bits.RX1DRoffset;
 80122d4:	7e3b      	ldrb	r3, [r7, #24]
 80122d6:	f3c3 1302 	ubfx	r3, r3, #4, #3
 80122da:	b2da      	uxtb	r2, r3
 80122dc:	4b3f      	ldr	r3, [pc, #252]	; (80123dc <ProcessRadioRxDone+0x340>)
 80122de:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80122e2:	f883 20a5 	strb.w	r2, [r3, #165]	; 0xa5
                MacCtx.NvmCtx->MacParams.Rx2Channel.Datarate = macMsgJoinAccept.DLSettings.Bits.RX2DataRate;
 80122e6:	7e3b      	ldrb	r3, [r7, #24]
 80122e8:	f3c3 0303 	ubfx	r3, r3, #0, #4
 80122ec:	b2da      	uxtb	r2, r3
 80122ee:	4b3b      	ldr	r3, [pc, #236]	; (80123dc <ProcessRadioRxDone+0x340>)
 80122f0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80122f4:	f883 20ac 	strb.w	r2, [r3, #172]	; 0xac
                MacCtx.NvmCtx->MacParams.RxCChannel.Datarate = macMsgJoinAccept.DLSettings.Bits.RX2DataRate;
 80122f8:	7e3b      	ldrb	r3, [r7, #24]
 80122fa:	f3c3 0303 	ubfx	r3, r3, #0, #4
 80122fe:	b2da      	uxtb	r2, r3
 8012300:	4b36      	ldr	r3, [pc, #216]	; (80123dc <ProcessRadioRxDone+0x340>)
 8012302:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8012306:	f883 20b4 	strb.w	r2, [r3, #180]	; 0xb4

                // RxDelay
                MacCtx.NvmCtx->MacParams.ReceiveDelay1 = macMsgJoinAccept.RxDelay;
 801230a:	7e7a      	ldrb	r2, [r7, #25]
 801230c:	4b33      	ldr	r3, [pc, #204]	; (80123dc <ProcessRadioRxDone+0x340>)
 801230e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8012312:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
                if( MacCtx.NvmCtx->MacParams.ReceiveDelay1 == 0 )
 8012316:	4b31      	ldr	r3, [pc, #196]	; (80123dc <ProcessRadioRxDone+0x340>)
 8012318:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801231c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8012320:	2b00      	cmp	r3, #0
 8012322:	d105      	bne.n	8012330 <ProcessRadioRxDone+0x294>
                {
                    MacCtx.NvmCtx->MacParams.ReceiveDelay1 = 1;
 8012324:	4b2d      	ldr	r3, [pc, #180]	; (80123dc <ProcessRadioRxDone+0x340>)
 8012326:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801232a:	2201      	movs	r2, #1
 801232c:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
                }
                MacCtx.NvmCtx->MacParams.ReceiveDelay1 *= 1000;
 8012330:	4b2a      	ldr	r3, [pc, #168]	; (80123dc <ProcessRadioRxDone+0x340>)
 8012332:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8012336:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
 801233a:	4b28      	ldr	r3, [pc, #160]	; (80123dc <ProcessRadioRxDone+0x340>)
 801233c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8012340:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8012344:	fb01 f202 	mul.w	r2, r1, r2
 8012348:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
                MacCtx.NvmCtx->MacParams.ReceiveDelay2 = MacCtx.NvmCtx->MacParams.ReceiveDelay1 + 1000;
 801234c:	4b23      	ldr	r3, [pc, #140]	; (80123dc <ProcessRadioRxDone+0x340>)
 801234e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8012352:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
 8012356:	4b21      	ldr	r3, [pc, #132]	; (80123dc <ProcessRadioRxDone+0x340>)
 8012358:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801235c:	f502 727a 	add.w	r2, r2, #1000	; 0x3e8
 8012360:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98

                MacCtx.NvmCtx->Version.Fields.Minor = 0;
 8012364:	4b1d      	ldr	r3, [pc, #116]	; (80123dc <ProcessRadioRxDone+0x340>)
 8012366:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801236a:	2200      	movs	r2, #0
 801236c:	f883 2162 	strb.w	r2, [r3, #354]	; 0x162

                // Apply CF list
                applyCFList.Payload = macMsgJoinAccept.CFList;
 8012370:	f107 0308 	add.w	r3, r7, #8
 8012374:	3312      	adds	r3, #18
 8012376:	66fb      	str	r3, [r7, #108]	; 0x6c
                // Size of the regular payload is 12. Plus 1 byte MHDR and 4 bytes MIC
                applyCFList.Size = size - 17;
 8012378:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 801237c:	b2db      	uxtb	r3, r3
 801237e:	3b11      	subs	r3, #17
 8012380:	b2db      	uxtb	r3, r3
 8012382:	f887 3070 	strb.w	r3, [r7, #112]	; 0x70

                RegionApplyCFList( MacCtx.NvmCtx->Region, &applyCFList );
 8012386:	4b15      	ldr	r3, [pc, #84]	; (80123dc <ProcessRadioRxDone+0x340>)
 8012388:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801238c:	781b      	ldrb	r3, [r3, #0]
 801238e:	f107 026c 	add.w	r2, r7, #108	; 0x6c
 8012392:	4611      	mov	r1, r2
 8012394:	4618      	mov	r0, r3
 8012396:	f006 fc81 	bl	8018c9c <RegionApplyCFList>

                MacCtx.NvmCtx->NetworkActivation = ACTIVATION_TYPE_OTAA;
 801239a:	4b10      	ldr	r3, [pc, #64]	; (80123dc <ProcessRadioRxDone+0x340>)
 801239c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80123a0:	2202      	movs	r2, #2
 80123a2:	f883 2164 	strb.w	r2, [r3, #356]	; 0x164

                // MLME handling
                if( LoRaMacConfirmQueueIsCmdActive( MLME_JOIN ) == true )
 80123a6:	2001      	movs	r0, #1
 80123a8:	f005 f98e 	bl	80176c8 <LoRaMacConfirmQueueIsCmdActive>
 80123ac:	4603      	mov	r3, r0
 80123ae:	2b00      	cmp	r3, #0
 80123b0:	f000 82dc 	beq.w	801296c <ProcessRadioRxDone+0x8d0>
                {
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_JOIN );
 80123b4:	2101      	movs	r1, #1
 80123b6:	2000      	movs	r0, #0
 80123b8:	f005 f8fa 	bl	80175b0 <LoRaMacConfirmQueueSetStatus>
                if( LoRaMacConfirmQueueIsCmdActive( MLME_JOIN ) == true )
                {
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_JOIN_FAIL, MLME_JOIN );
                }
            }
            break;
 80123bc:	e2d6      	b.n	801296c <ProcessRadioRxDone+0x8d0>
                if( LoRaMacConfirmQueueIsCmdActive( MLME_JOIN ) == true )
 80123be:	2001      	movs	r0, #1
 80123c0:	f005 f982 	bl	80176c8 <LoRaMacConfirmQueueIsCmdActive>
 80123c4:	4603      	mov	r3, r0
 80123c6:	2b00      	cmp	r3, #0
 80123c8:	f000 82d0 	beq.w	801296c <ProcessRadioRxDone+0x8d0>
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_JOIN_FAIL, MLME_JOIN );
 80123cc:	2101      	movs	r1, #1
 80123ce:	2007      	movs	r0, #7
 80123d0:	f005 f8ee 	bl	80175b0 <LoRaMacConfirmQueueSetStatus>
            break;
 80123d4:	e2ca      	b.n	801296c <ProcessRadioRxDone+0x8d0>
 80123d6:	bf00      	nop
 80123d8:	20001ed4 	.word	0x20001ed4
 80123dc:	20000ac8 	.word	0x20000ac8
 80123e0:	08022be4 	.word	0x08022be4
 80123e4:	20000e60 	.word	0x20000e60
        case FRAME_TYPE_DATA_CONFIRMED_DOWN:
            MacCtx.McpsIndication.McpsIndication = MCPS_CONFIRMED;
 80123e8:	4bbc      	ldr	r3, [pc, #752]	; (80126dc <ProcessRadioRxDone+0x640>)
 80123ea:	2201      	movs	r2, #1
 80123ec:	f883 241c 	strb.w	r2, [r3, #1052]	; 0x41c
            // Intentional fall through
        case FRAME_TYPE_DATA_UNCONFIRMED_DOWN:
            // Check if the received payload size is valid
            getPhy.UplinkDwellTime = MacCtx.NvmCtx->MacParams.DownlinkDwellTime;
 80123f0:	4bba      	ldr	r3, [pc, #744]	; (80126dc <ProcessRadioRxDone+0x640>)
 80123f2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80123f6:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 80123fa:	f887 3066 	strb.w	r3, [r7, #102]	; 0x66
            getPhy.Datarate = MacCtx.McpsIndication.RxDatarate;
 80123fe:	4bb7      	ldr	r3, [pc, #732]	; (80126dc <ProcessRadioRxDone+0x640>)
 8012400:	f893 3420 	ldrb.w	r3, [r3, #1056]	; 0x420
 8012404:	b25b      	sxtb	r3, r3
 8012406:	f887 3065 	strb.w	r3, [r7, #101]	; 0x65
            getPhy.Attribute = PHY_MAX_PAYLOAD;
 801240a:	230d      	movs	r3, #13
 801240c:	f887 3064 	strb.w	r3, [r7, #100]	; 0x64

            // Get the maximum payload length
            if( MacCtx.NvmCtx->RepeaterSupport == true )
 8012410:	4bb2      	ldr	r3, [pc, #712]	; (80126dc <ProcessRadioRxDone+0x640>)
 8012412:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8012416:	f893 30ca 	ldrb.w	r3, [r3, #202]	; 0xca
 801241a:	2b00      	cmp	r3, #0
 801241c:	d002      	beq.n	8012424 <ProcessRadioRxDone+0x388>
            {
                getPhy.Attribute = PHY_MAX_PAYLOAD_REPEATER;
 801241e:	230e      	movs	r3, #14
 8012420:	f887 3064 	strb.w	r3, [r7, #100]	; 0x64
            }

            phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 8012424:	4bad      	ldr	r3, [pc, #692]	; (80126dc <ProcessRadioRxDone+0x640>)
 8012426:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801242a:	781b      	ldrb	r3, [r3, #0]
 801242c:	f107 0264 	add.w	r2, r7, #100	; 0x64
 8012430:	4611      	mov	r1, r2
 8012432:	4618      	mov	r0, r3
 8012434:	f006 fba5 	bl	8018b82 <RegionGetPhyParam>
 8012438:	4603      	mov	r3, r0
 801243a:	663b      	str	r3, [r7, #96]	; 0x60
            if( ( MAX( 0, ( int16_t )( ( int16_t ) size - ( int16_t ) LORAMAC_FRAME_PAYLOAD_OVERHEAD_SIZE ) ) > ( int16_t )phyParam.Value ) ||
 801243c:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 8012440:	3b0d      	subs	r3, #13
 8012442:	b29b      	uxth	r3, r3
 8012444:	b21b      	sxth	r3, r3
 8012446:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 801244a:	b21a      	sxth	r2, r3
 801244c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 801244e:	b21b      	sxth	r3, r3
 8012450:	429a      	cmp	r2, r3
 8012452:	dc03      	bgt.n	801245c <ProcessRadioRxDone+0x3c0>
 8012454:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 8012458:	2b0b      	cmp	r3, #11
 801245a:	d806      	bhi.n	801246a <ProcessRadioRxDone+0x3ce>
                ( size < LORAMAC_FRAME_PAYLOAD_MIN_SIZE ) )
            {
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 801245c:	4b9f      	ldr	r3, [pc, #636]	; (80126dc <ProcessRadioRxDone+0x640>)
 801245e:	2201      	movs	r2, #1
 8012460:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
                PrepareRxDoneAbort( );
 8012464:	f7ff fdf4 	bl	8012050 <PrepareRxDoneAbort>
                return;
 8012468:	e2a2      	b.n	80129b0 <ProcessRadioRxDone+0x914>
            }
            macMsgData.Buffer = payload;
 801246a:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 801246c:	633b      	str	r3, [r7, #48]	; 0x30
            macMsgData.BufSize = size;
 801246e:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 8012472:	b2db      	uxtb	r3, r3
 8012474:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
            macMsgData.FRMPayload = MacCtx.RxPayload;
 8012478:	4b99      	ldr	r3, [pc, #612]	; (80126e0 <ProcessRadioRxDone+0x644>)
 801247a:	657b      	str	r3, [r7, #84]	; 0x54
            macMsgData.FRMPayloadSize = LORAMAC_PHY_MAXPAYLOAD;
 801247c:	23ff      	movs	r3, #255	; 0xff
 801247e:	f887 3058 	strb.w	r3, [r7, #88]	; 0x58

            if( LORAMAC_PARSER_SUCCESS != LoRaMacParserData( &macMsgData ) )
 8012482:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8012486:	4618      	mov	r0, r3
 8012488:	f006 f8f9 	bl	801867e <LoRaMacParserData>
 801248c:	4603      	mov	r3, r0
 801248e:	2b00      	cmp	r3, #0
 8012490:	d006      	beq.n	80124a0 <ProcessRadioRxDone+0x404>
            {
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 8012492:	4b92      	ldr	r3, [pc, #584]	; (80126dc <ProcessRadioRxDone+0x640>)
 8012494:	2201      	movs	r2, #1
 8012496:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
                PrepareRxDoneAbort( );
 801249a:	f7ff fdd9 	bl	8012050 <PrepareRxDoneAbort>
                return;
 801249e:	e287      	b.n	80129b0 <ProcessRadioRxDone+0x914>
            }

            // Store device address
            MacCtx.McpsIndication.DevAddress = macMsgData.FHDR.DevAddr;
 80124a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80124a2:	4a8e      	ldr	r2, [pc, #568]	; (80126dc <ProcessRadioRxDone+0x640>)
 80124a4:	f8c2 3434 	str.w	r3, [r2, #1076]	; 0x434

            FType_t fType;
            if( LORAMAC_STATUS_OK != DetermineFrameType( &macMsgData, &fType ) )
 80124a8:	1cba      	adds	r2, r7, #2
 80124aa:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80124ae:	4611      	mov	r1, r2
 80124b0:	4618      	mov	r0, r3
 80124b2:	f002 fcfd 	bl	8014eb0 <DetermineFrameType>
 80124b6:	4603      	mov	r3, r0
 80124b8:	2b00      	cmp	r3, #0
 80124ba:	d006      	beq.n	80124ca <ProcessRadioRxDone+0x42e>
            {
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 80124bc:	4b87      	ldr	r3, [pc, #540]	; (80126dc <ProcessRadioRxDone+0x640>)
 80124be:	2201      	movs	r2, #1
 80124c0:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
                PrepareRxDoneAbort( );
 80124c4:	f7ff fdc4 	bl	8012050 <PrepareRxDoneAbort>
                return;
 80124c8:	e272      	b.n	80129b0 <ProcessRadioRxDone+0x914>
            }

            //Check if it is a multicast message
            multicast = 0;
 80124ca:	2300      	movs	r3, #0
 80124cc:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
            downLinkCounter = 0;
 80124d0:	2300      	movs	r3, #0
 80124d2:	607b      	str	r3, [r7, #4]
            for( uint8_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 80124d4:	2300      	movs	r3, #0
 80124d6:	f887 3081 	strb.w	r3, [r7, #129]	; 0x81
 80124da:	e055      	b.n	8012588 <ProcessRadioRxDone+0x4ec>
            {
                if( ( MacCtx.NvmCtx->MulticastChannelList[i].ChannelParams.Address == macMsgData.FHDR.DevAddr ) &&
 80124dc:	4b7f      	ldr	r3, [pc, #508]	; (80126dc <ProcessRadioRxDone+0x640>)
 80124de:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 80124e2:	f897 3081 	ldrb.w	r3, [r7, #129]	; 0x81
 80124e6:	212c      	movs	r1, #44	; 0x2c
 80124e8:	fb01 f303 	mul.w	r3, r1, r3
 80124ec:	4413      	add	r3, r2
 80124ee:	3354      	adds	r3, #84	; 0x54
 80124f0:	681a      	ldr	r2, [r3, #0]
 80124f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80124f4:	429a      	cmp	r2, r3
 80124f6:	d142      	bne.n	801257e <ProcessRadioRxDone+0x4e2>
                    ( MacCtx.NvmCtx->MulticastChannelList[i].ChannelParams.IsEnabled == true ) )
 80124f8:	4b78      	ldr	r3, [pc, #480]	; (80126dc <ProcessRadioRxDone+0x640>)
 80124fa:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 80124fe:	f897 3081 	ldrb.w	r3, [r7, #129]	; 0x81
 8012502:	212c      	movs	r1, #44	; 0x2c
 8012504:	fb01 f303 	mul.w	r3, r1, r3
 8012508:	4413      	add	r3, r2
 801250a:	3352      	adds	r3, #82	; 0x52
 801250c:	781b      	ldrb	r3, [r3, #0]
                if( ( MacCtx.NvmCtx->MulticastChannelList[i].ChannelParams.Address == macMsgData.FHDR.DevAddr ) &&
 801250e:	2b00      	cmp	r3, #0
 8012510:	d035      	beq.n	801257e <ProcessRadioRxDone+0x4e2>
                {
                    multicast = 1;
 8012512:	2301      	movs	r3, #1
 8012514:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
                    addrID = MacCtx.NvmCtx->MulticastChannelList[i].ChannelParams.GroupID;
 8012518:	4b70      	ldr	r3, [pc, #448]	; (80126dc <ProcessRadioRxDone+0x640>)
 801251a:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 801251e:	f897 3081 	ldrb.w	r3, [r7, #129]	; 0x81
 8012522:	212c      	movs	r1, #44	; 0x2c
 8012524:	fb01 f303 	mul.w	r3, r1, r3
 8012528:	4413      	add	r3, r2
 801252a:	3353      	adds	r3, #83	; 0x53
 801252c:	781b      	ldrb	r3, [r3, #0]
 801252e:	f887 3082 	strb.w	r3, [r7, #130]	; 0x82
                    downLinkCounter = *( MacCtx.NvmCtx->MulticastChannelList[i].DownLinkCounter );
 8012532:	4b6a      	ldr	r3, [pc, #424]	; (80126dc <ProcessRadioRxDone+0x640>)
 8012534:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 8012538:	f897 3081 	ldrb.w	r3, [r7, #129]	; 0x81
 801253c:	212c      	movs	r1, #44	; 0x2c
 801253e:	fb01 f303 	mul.w	r3, r1, r3
 8012542:	4413      	add	r3, r2
 8012544:	3370      	adds	r3, #112	; 0x70
 8012546:	681b      	ldr	r3, [r3, #0]
 8012548:	681b      	ldr	r3, [r3, #0]
 801254a:	607b      	str	r3, [r7, #4]
                    address = MacCtx.NvmCtx->MulticastChannelList[i].ChannelParams.Address;
 801254c:	4b63      	ldr	r3, [pc, #396]	; (80126dc <ProcessRadioRxDone+0x640>)
 801254e:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 8012552:	f897 3081 	ldrb.w	r3, [r7, #129]	; 0x81
 8012556:	212c      	movs	r1, #44	; 0x2c
 8012558:	fb01 f303 	mul.w	r3, r1, r3
 801255c:	4413      	add	r3, r2
 801255e:	3354      	adds	r3, #84	; 0x54
 8012560:	681b      	ldr	r3, [r3, #0]
 8012562:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
                    if( MacCtx.NvmCtx->DeviceClass == CLASS_C )
 8012566:	4b5d      	ldr	r3, [pc, #372]	; (80126dc <ProcessRadioRxDone+0x640>)
 8012568:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801256c:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8012570:	2b02      	cmp	r3, #2
 8012572:	d10e      	bne.n	8012592 <ProcessRadioRxDone+0x4f6>
                    {
                        MacCtx.McpsIndication.RxSlot = RX_SLOT_WIN_CLASS_C_MULTICAST;
 8012574:	4b59      	ldr	r3, [pc, #356]	; (80126dc <ProcessRadioRxDone+0x640>)
 8012576:	2203      	movs	r2, #3
 8012578:	f883 242d 	strb.w	r2, [r3, #1069]	; 0x42d
                    }
                    break;
 801257c:	e009      	b.n	8012592 <ProcessRadioRxDone+0x4f6>
            for( uint8_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 801257e:	f897 3081 	ldrb.w	r3, [r7, #129]	; 0x81
 8012582:	3301      	adds	r3, #1
 8012584:	f887 3081 	strb.w	r3, [r7, #129]	; 0x81
 8012588:	f897 3081 	ldrb.w	r3, [r7, #129]	; 0x81
 801258c:	2b00      	cmp	r3, #0
 801258e:	d0a5      	beq.n	80124dc <ProcessRadioRxDone+0x440>
 8012590:	e000      	b.n	8012594 <ProcessRadioRxDone+0x4f8>
                    break;
 8012592:	bf00      	nop
                }
            }

            // Filter messages according to multicast downlink exceptions
            if( ( multicast == 1 ) && ( ( fType != FRAME_TYPE_D ) ||
 8012594:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 8012598:	2b01      	cmp	r3, #1
 801259a:	d117      	bne.n	80125cc <ProcessRadioRxDone+0x530>
 801259c:	78bb      	ldrb	r3, [r7, #2]
 801259e:	2b03      	cmp	r3, #3
 80125a0:	d10d      	bne.n	80125be <ProcessRadioRxDone+0x522>
                                        ( macMsgData.FHDR.FCtrl.Bits.Ack != 0 ) ||
 80125a2:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 80125a6:	f003 0320 	and.w	r3, r3, #32
 80125aa:	b2db      	uxtb	r3, r3
            if( ( multicast == 1 ) && ( ( fType != FRAME_TYPE_D ) ||
 80125ac:	2b00      	cmp	r3, #0
 80125ae:	d106      	bne.n	80125be <ProcessRadioRxDone+0x522>
                                        ( macMsgData.FHDR.FCtrl.Bits.AdrAckReq != 0 ) ) )
 80125b0:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 80125b4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80125b8:	b2db      	uxtb	r3, r3
                                        ( macMsgData.FHDR.FCtrl.Bits.Ack != 0 ) ||
 80125ba:	2b00      	cmp	r3, #0
 80125bc:	d006      	beq.n	80125cc <ProcessRadioRxDone+0x530>
            {
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 80125be:	4b47      	ldr	r3, [pc, #284]	; (80126dc <ProcessRadioRxDone+0x640>)
 80125c0:	2201      	movs	r2, #1
 80125c2:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
                PrepareRxDoneAbort( );
 80125c6:	f7ff fd43 	bl	8012050 <PrepareRxDoneAbort>
                return;
 80125ca:	e1f1      	b.n	80129b0 <ProcessRadioRxDone+0x914>
            }

            // Get maximum allowed counter difference
            getPhy.Attribute = PHY_MAX_FCNT_GAP;
 80125cc:	2315      	movs	r3, #21
 80125ce:	f887 3064 	strb.w	r3, [r7, #100]	; 0x64
            phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 80125d2:	4b42      	ldr	r3, [pc, #264]	; (80126dc <ProcessRadioRxDone+0x640>)
 80125d4:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80125d8:	781b      	ldrb	r3, [r3, #0]
 80125da:	f107 0264 	add.w	r2, r7, #100	; 0x64
 80125de:	4611      	mov	r1, r2
 80125e0:	4618      	mov	r0, r3
 80125e2:	f006 face 	bl	8018b82 <RegionGetPhyParam>
 80125e6:	4603      	mov	r3, r0
 80125e8:	663b      	str	r3, [r7, #96]	; 0x60

            // Get downlink frame counter value
            macCryptoStatus = GetFCntDown( addrID, fType, &macMsgData, MacCtx.NvmCtx->Version, phyParam.Value, &fCntID, &downLinkCounter );
 80125ea:	78bc      	ldrb	r4, [r7, #2]
 80125ec:	4b3b      	ldr	r3, [pc, #236]	; (80126dc <ProcessRadioRxDone+0x640>)
 80125ee:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80125f2:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80125f4:	b292      	uxth	r2, r2
 80125f6:	f107 0530 	add.w	r5, r7, #48	; 0x30
 80125fa:	f897 0082 	ldrb.w	r0, [r7, #130]	; 0x82
 80125fe:	1d39      	adds	r1, r7, #4
 8012600:	9102      	str	r1, [sp, #8]
 8012602:	1cf9      	adds	r1, r7, #3
 8012604:	9101      	str	r1, [sp, #4]
 8012606:	9200      	str	r2, [sp, #0]
 8012608:	f8d3 3160 	ldr.w	r3, [r3, #352]	; 0x160
 801260c:	462a      	mov	r2, r5
 801260e:	4621      	mov	r1, r4
 8012610:	f000 fdac 	bl	801316c <GetFCntDown>
 8012614:	4603      	mov	r3, r0
 8012616:	f887 3080 	strb.w	r3, [r7, #128]	; 0x80
            if( macCryptoStatus != LORAMAC_CRYPTO_SUCCESS )
 801261a:	f897 3080 	ldrb.w	r3, [r7, #128]	; 0x80
 801261e:	2b00      	cmp	r3, #0
 8012620:	d038      	beq.n	8012694 <ProcessRadioRxDone+0x5f8>
            {
                if( macCryptoStatus == LORAMAC_CRYPTO_FAIL_FCNT_DUPLICATED )
 8012622:	f897 3080 	ldrb.w	r3, [r7, #128]	; 0x80
 8012626:	2b07      	cmp	r3, #7
 8012628:	d120      	bne.n	801266c <ProcessRadioRxDone+0x5d0>
                {
                    // Catch the case of repeated downlink frame counter
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_DOWNLINK_REPEATED;
 801262a:	4b2c      	ldr	r3, [pc, #176]	; (80126dc <ProcessRadioRxDone+0x640>)
 801262c:	2208      	movs	r2, #8
 801262e:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
                    if( ( MacCtx.NvmCtx->Version.Fields.Minor == 0 ) && ( macHdr.Bits.MType == FRAME_TYPE_DATA_CONFIRMED_DOWN ) && ( MacCtx.NvmCtx->LastRxMic == macMsgData.MIC ) )
 8012632:	4b2a      	ldr	r3, [pc, #168]	; (80126dc <ProcessRadioRxDone+0x640>)
 8012634:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8012638:	f893 3162 	ldrb.w	r3, [r3, #354]	; 0x162
 801263c:	2b00      	cmp	r3, #0
 801263e:	d122      	bne.n	8012686 <ProcessRadioRxDone+0x5ea>
 8012640:	f897 3074 	ldrb.w	r3, [r7, #116]	; 0x74
 8012644:	f023 031f 	bic.w	r3, r3, #31
 8012648:	b2db      	uxtb	r3, r3
 801264a:	2ba0      	cmp	r3, #160	; 0xa0
 801264c:	d11b      	bne.n	8012686 <ProcessRadioRxDone+0x5ea>
 801264e:	4b23      	ldr	r3, [pc, #140]	; (80126dc <ProcessRadioRxDone+0x640>)
 8012650:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8012654:	f8d3 2168 	ldr.w	r2, [r3, #360]	; 0x168
 8012658:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 801265a:	429a      	cmp	r2, r3
 801265c:	d113      	bne.n	8012686 <ProcessRadioRxDone+0x5ea>
                    {
                        MacCtx.NvmCtx->SrvAckRequested = true;
 801265e:	4b1f      	ldr	r3, [pc, #124]	; (80126dc <ProcessRadioRxDone+0x640>)
 8012660:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8012664:	2201      	movs	r2, #1
 8012666:	f883 214b 	strb.w	r2, [r3, #331]	; 0x14b
 801266a:	e00c      	b.n	8012686 <ProcessRadioRxDone+0x5ea>
                    }
                }
                else if( macCryptoStatus == LORAMAC_CRYPTO_FAIL_MAX_GAP_FCNT )
 801266c:	f897 3080 	ldrb.w	r3, [r7, #128]	; 0x80
 8012670:	2b08      	cmp	r3, #8
 8012672:	d104      	bne.n	801267e <ProcessRadioRxDone+0x5e2>
                {
                    // Lost too many frames
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_DOWNLINK_TOO_MANY_FRAMES_LOSS;
 8012674:	4b19      	ldr	r3, [pc, #100]	; (80126dc <ProcessRadioRxDone+0x640>)
 8012676:	220a      	movs	r2, #10
 8012678:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
 801267c:	e003      	b.n	8012686 <ProcessRadioRxDone+0x5ea>
                }
                else
                {
                    // Other errors
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 801267e:	4b17      	ldr	r3, [pc, #92]	; (80126dc <ProcessRadioRxDone+0x640>)
 8012680:	2201      	movs	r2, #1
 8012682:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
                }
                MacCtx.McpsIndication.DownLinkCounter = downLinkCounter;
 8012686:	687b      	ldr	r3, [r7, #4]
 8012688:	4a14      	ldr	r2, [pc, #80]	; (80126dc <ProcessRadioRxDone+0x640>)
 801268a:	f8c2 3430 	str.w	r3, [r2, #1072]	; 0x430
                PrepareRxDoneAbort( );
 801268e:	f7ff fcdf 	bl	8012050 <PrepareRxDoneAbort>
                return;
 8012692:	e18d      	b.n	80129b0 <ProcessRadioRxDone+0x914>
            }

            macCryptoStatus = LoRaMacCryptoUnsecureMessage( addrID, address, fCntID, downLinkCounter, &macMsgData );
 8012694:	78fa      	ldrb	r2, [r7, #3]
 8012696:	6879      	ldr	r1, [r7, #4]
 8012698:	f897 0082 	ldrb.w	r0, [r7, #130]	; 0x82
 801269c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80126a0:	9300      	str	r3, [sp, #0]
 80126a2:	460b      	mov	r3, r1
 80126a4:	f8d7 1084 	ldr.w	r1, [r7, #132]	; 0x84
 80126a8:	f005 fe2e 	bl	8018308 <LoRaMacCryptoUnsecureMessage>
 80126ac:	4603      	mov	r3, r0
 80126ae:	f887 3080 	strb.w	r3, [r7, #128]	; 0x80
            if( macCryptoStatus != LORAMAC_CRYPTO_SUCCESS )
 80126b2:	f897 3080 	ldrb.w	r3, [r7, #128]	; 0x80
 80126b6:	2b00      	cmp	r3, #0
 80126b8:	d014      	beq.n	80126e4 <ProcessRadioRxDone+0x648>
            {
                if( macCryptoStatus == LORAMAC_CRYPTO_FAIL_ADDRESS )
 80126ba:	f897 3080 	ldrb.w	r3, [r7, #128]	; 0x80
 80126be:	2b02      	cmp	r3, #2
 80126c0:	d104      	bne.n	80126cc <ProcessRadioRxDone+0x630>
                {
                    // We are not the destination of this frame.
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ADDRESS_FAIL;
 80126c2:	4b06      	ldr	r3, [pc, #24]	; (80126dc <ProcessRadioRxDone+0x640>)
 80126c4:	220b      	movs	r2, #11
 80126c6:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
 80126ca:	e003      	b.n	80126d4 <ProcessRadioRxDone+0x638>
                }
                else
                {
                    // MIC calculation fail
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_MIC_FAIL;
 80126cc:	4b03      	ldr	r3, [pc, #12]	; (80126dc <ProcessRadioRxDone+0x640>)
 80126ce:	220c      	movs	r2, #12
 80126d0:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
                }
                PrepareRxDoneAbort( );
 80126d4:	f7ff fcbc 	bl	8012050 <PrepareRxDoneAbort>
                return;
 80126d8:	e16a      	b.n	80129b0 <ProcessRadioRxDone+0x914>
 80126da:	bf00      	nop
 80126dc:	20000ac8 	.word	0x20000ac8
 80126e0:	20000d00 	.word	0x20000d00
            }

            // Frame is valid
            MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 80126e4:	4bb4      	ldr	r3, [pc, #720]	; (80129b8 <ProcessRadioRxDone+0x91c>)
 80126e6:	2200      	movs	r2, #0
 80126e8:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
            MacCtx.McpsIndication.Multicast = multicast;
 80126ec:	4ab2      	ldr	r2, [pc, #712]	; (80129b8 <ProcessRadioRxDone+0x91c>)
 80126ee:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 80126f2:	f882 341e 	strb.w	r3, [r2, #1054]	; 0x41e
            MacCtx.McpsIndication.FramePending = macMsgData.FHDR.FCtrl.Bits.FPending;
 80126f6:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 80126fa:	f3c3 1300 	ubfx	r3, r3, #4, #1
 80126fe:	b2db      	uxtb	r3, r3
 8012700:	461a      	mov	r2, r3
 8012702:	4bad      	ldr	r3, [pc, #692]	; (80129b8 <ProcessRadioRxDone+0x91c>)
 8012704:	f883 2421 	strb.w	r2, [r3, #1057]	; 0x421
            MacCtx.McpsIndication.Buffer = NULL;
 8012708:	4bab      	ldr	r3, [pc, #684]	; (80129b8 <ProcessRadioRxDone+0x91c>)
 801270a:	2200      	movs	r2, #0
 801270c:	f8c3 2424 	str.w	r2, [r3, #1060]	; 0x424
            MacCtx.McpsIndication.BufferSize = 0;
 8012710:	4ba9      	ldr	r3, [pc, #676]	; (80129b8 <ProcessRadioRxDone+0x91c>)
 8012712:	2200      	movs	r2, #0
 8012714:	f883 2428 	strb.w	r2, [r3, #1064]	; 0x428
            MacCtx.McpsIndication.DownLinkCounter = downLinkCounter;
 8012718:	687b      	ldr	r3, [r7, #4]
 801271a:	4aa7      	ldr	r2, [pc, #668]	; (80129b8 <ProcessRadioRxDone+0x91c>)
 801271c:	f8c2 3430 	str.w	r3, [r2, #1072]	; 0x430
            MacCtx.McpsIndication.AckReceived = macMsgData.FHDR.FCtrl.Bits.Ack;
 8012720:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 8012724:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8012728:	b2db      	uxtb	r3, r3
 801272a:	2b00      	cmp	r3, #0
 801272c:	bf14      	ite	ne
 801272e:	2301      	movne	r3, #1
 8012730:	2300      	moveq	r3, #0
 8012732:	b2da      	uxtb	r2, r3
 8012734:	4ba0      	ldr	r3, [pc, #640]	; (80129b8 <ProcessRadioRxDone+0x91c>)
 8012736:	f883 242e 	strb.w	r2, [r3, #1070]	; 0x42e

            MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 801273a:	4b9f      	ldr	r3, [pc, #636]	; (80129b8 <ProcessRadioRxDone+0x91c>)
 801273c:	2200      	movs	r2, #0
 801273e:	f883 243d 	strb.w	r2, [r3, #1085]	; 0x43d
            MacCtx.McpsConfirm.AckReceived = macMsgData.FHDR.FCtrl.Bits.Ack;
 8012742:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 8012746:	f3c3 1340 	ubfx	r3, r3, #5, #1
 801274a:	b2db      	uxtb	r3, r3
 801274c:	2b00      	cmp	r3, #0
 801274e:	bf14      	ite	ne
 8012750:	2301      	movne	r3, #1
 8012752:	2300      	moveq	r3, #0
 8012754:	b2da      	uxtb	r2, r3
 8012756:	4b98      	ldr	r3, [pc, #608]	; (80129b8 <ProcessRadioRxDone+0x91c>)
 8012758:	f883 2440 	strb.w	r2, [r3, #1088]	; 0x440

            // Reset ADR ACK Counter only, when RX1 or RX2 slot
            if( ( MacCtx.McpsIndication.RxSlot == RX_SLOT_WIN_1 ) ||
 801275c:	4b96      	ldr	r3, [pc, #600]	; (80129b8 <ProcessRadioRxDone+0x91c>)
 801275e:	f893 342d 	ldrb.w	r3, [r3, #1069]	; 0x42d
 8012762:	2b00      	cmp	r3, #0
 8012764:	d004      	beq.n	8012770 <ProcessRadioRxDone+0x6d4>
                ( MacCtx.McpsIndication.RxSlot == RX_SLOT_WIN_2 ) )
 8012766:	4b94      	ldr	r3, [pc, #592]	; (80129b8 <ProcessRadioRxDone+0x91c>)
 8012768:	f893 342d 	ldrb.w	r3, [r3, #1069]	; 0x42d
            if( ( MacCtx.McpsIndication.RxSlot == RX_SLOT_WIN_1 ) ||
 801276c:	2b01      	cmp	r3, #1
 801276e:	d105      	bne.n	801277c <ProcessRadioRxDone+0x6e0>
            {
                MacCtx.NvmCtx->AdrAckCounter = 0;
 8012770:	4b91      	ldr	r3, [pc, #580]	; (80129b8 <ProcessRadioRxDone+0x91c>)
 8012772:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8012776:	2200      	movs	r2, #0
 8012778:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
            }

            // MCPS Indication and ack requested handling
            if( multicast == 1 )
 801277c:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 8012780:	2b01      	cmp	r3, #1
 8012782:	d104      	bne.n	801278e <ProcessRadioRxDone+0x6f2>
            {
                MacCtx.McpsIndication.McpsIndication = MCPS_MULTICAST;
 8012784:	4b8c      	ldr	r3, [pc, #560]	; (80129b8 <ProcessRadioRxDone+0x91c>)
 8012786:	2202      	movs	r2, #2
 8012788:	f883 241c 	strb.w	r2, [r3, #1052]	; 0x41c
 801278c:	e028      	b.n	80127e0 <ProcessRadioRxDone+0x744>
            }
            else
            {
                if( macHdr.Bits.MType == FRAME_TYPE_DATA_CONFIRMED_DOWN )
 801278e:	f897 3074 	ldrb.w	r3, [r7, #116]	; 0x74
 8012792:	f023 031f 	bic.w	r3, r3, #31
 8012796:	b2db      	uxtb	r3, r3
 8012798:	2ba0      	cmp	r3, #160	; 0xa0
 801279a:	d117      	bne.n	80127cc <ProcessRadioRxDone+0x730>
                {
                    MacCtx.NvmCtx->SrvAckRequested = true;
 801279c:	4b86      	ldr	r3, [pc, #536]	; (80129b8 <ProcessRadioRxDone+0x91c>)
 801279e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80127a2:	2201      	movs	r2, #1
 80127a4:	f883 214b 	strb.w	r2, [r3, #331]	; 0x14b
                    if( MacCtx.NvmCtx->Version.Fields.Minor == 0 )
 80127a8:	4b83      	ldr	r3, [pc, #524]	; (80129b8 <ProcessRadioRxDone+0x91c>)
 80127aa:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80127ae:	f893 3162 	ldrb.w	r3, [r3, #354]	; 0x162
 80127b2:	2b00      	cmp	r3, #0
 80127b4:	d105      	bne.n	80127c2 <ProcessRadioRxDone+0x726>
                    {
                        MacCtx.NvmCtx->LastRxMic = macMsgData.MIC;
 80127b6:	4b80      	ldr	r3, [pc, #512]	; (80129b8 <ProcessRadioRxDone+0x91c>)
 80127b8:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80127bc:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80127be:	f8c3 2168 	str.w	r2, [r3, #360]	; 0x168
                    }
                    MacCtx.McpsIndication.McpsIndication = MCPS_CONFIRMED;
 80127c2:	4b7d      	ldr	r3, [pc, #500]	; (80129b8 <ProcessRadioRxDone+0x91c>)
 80127c4:	2201      	movs	r2, #1
 80127c6:	f883 241c 	strb.w	r2, [r3, #1052]	; 0x41c
 80127ca:	e009      	b.n	80127e0 <ProcessRadioRxDone+0x744>
                }
                else
                {
                    MacCtx.NvmCtx->SrvAckRequested = false;
 80127cc:	4b7a      	ldr	r3, [pc, #488]	; (80129b8 <ProcessRadioRxDone+0x91c>)
 80127ce:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80127d2:	2200      	movs	r2, #0
 80127d4:	f883 214b 	strb.w	r2, [r3, #331]	; 0x14b
                    MacCtx.McpsIndication.McpsIndication = MCPS_UNCONFIRMED;
 80127d8:	4b77      	ldr	r3, [pc, #476]	; (80129b8 <ProcessRadioRxDone+0x91c>)
 80127da:	2200      	movs	r2, #0
 80127dc:	f883 241c 	strb.w	r2, [r3, #1052]	; 0x41c
                }
            }

            RemoveMacCommands( MacCtx.McpsIndication.RxSlot, macMsgData.FHDR.FCtrl, MacCtx.McpsConfirm.McpsRequest );
 80127e0:	4b75      	ldr	r3, [pc, #468]	; (80129b8 <ProcessRadioRxDone+0x91c>)
 80127e2:	f893 342d 	ldrb.w	r3, [r3, #1069]	; 0x42d
 80127e6:	4a74      	ldr	r2, [pc, #464]	; (80129b8 <ProcessRadioRxDone+0x91c>)
 80127e8:	f892 243c 	ldrb.w	r2, [r2, #1084]	; 0x43c
 80127ec:	f897 103c 	ldrb.w	r1, [r7, #60]	; 0x3c
 80127f0:	4618      	mov	r0, r3
 80127f2:	f001 fecd 	bl	8014590 <RemoveMacCommands>

            switch( fType )
 80127f6:	78bb      	ldrb	r3, [r7, #2]
 80127f8:	2b03      	cmp	r3, #3
 80127fa:	d874      	bhi.n	80128e6 <ProcessRadioRxDone+0x84a>
 80127fc:	a201      	add	r2, pc, #4	; (adr r2, 8012804 <ProcessRadioRxDone+0x768>)
 80127fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012802:	bf00      	nop
 8012804:	08012815 	.word	0x08012815
 8012808:	08012865 	.word	0x08012865
 801280c:	0801289b 	.word	0x0801289b
 8012810:	080128c1 	.word	0x080128c1
                    * |    > 0   |   X  |  > 0  |       X      |
                    * +----------+------+-------+--------------+
                    */

                    // Decode MAC commands in FOpts field
                    ProcessMacCommands( macMsgData.FHDR.FOpts, 0, macMsgData.FHDR.FCtrl.Bits.FOptsLen, snr, MacCtx.McpsIndication.RxSlot );
 8012814:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 8012818:	f3c3 0303 	ubfx	r3, r3, #0, #4
 801281c:	b2db      	uxtb	r3, r3
 801281e:	461c      	mov	r4, r3
 8012820:	4b65      	ldr	r3, [pc, #404]	; (80129b8 <ProcessRadioRxDone+0x91c>)
 8012822:	f893 342d 	ldrb.w	r3, [r3, #1069]	; 0x42d
 8012826:	f997 1077 	ldrsb.w	r1, [r7, #119]	; 0x77
 801282a:	f107 0230 	add.w	r2, r7, #48	; 0x30
 801282e:	f102 0010 	add.w	r0, r2, #16
 8012832:	9300      	str	r3, [sp, #0]
 8012834:	460b      	mov	r3, r1
 8012836:	4622      	mov	r2, r4
 8012838:	2100      	movs	r1, #0
 801283a:	f000 fe2b 	bl	8013494 <ProcessMacCommands>
                    MacCtx.McpsIndication.Port = macMsgData.FPort;
 801283e:	f897 2050 	ldrb.w	r2, [r7, #80]	; 0x50
 8012842:	4b5d      	ldr	r3, [pc, #372]	; (80129b8 <ProcessRadioRxDone+0x91c>)
 8012844:	f883 241f 	strb.w	r2, [r3, #1055]	; 0x41f
                    MacCtx.McpsIndication.Buffer = macMsgData.FRMPayload;
 8012848:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 801284a:	4a5b      	ldr	r2, [pc, #364]	; (80129b8 <ProcessRadioRxDone+0x91c>)
 801284c:	f8c2 3424 	str.w	r3, [r2, #1060]	; 0x424
                    MacCtx.McpsIndication.BufferSize = macMsgData.FRMPayloadSize;
 8012850:	f897 2058 	ldrb.w	r2, [r7, #88]	; 0x58
 8012854:	4b58      	ldr	r3, [pc, #352]	; (80129b8 <ProcessRadioRxDone+0x91c>)
 8012856:	f883 2428 	strb.w	r2, [r3, #1064]	; 0x428
                    MacCtx.McpsIndication.RxData = true;
 801285a:	4b57      	ldr	r3, [pc, #348]	; (80129b8 <ProcessRadioRxDone+0x91c>)
 801285c:	2201      	movs	r2, #1
 801285e:	f883 2429 	strb.w	r2, [r3, #1065]	; 0x429
                    break;
 8012862:	e047      	b.n	80128f4 <ProcessRadioRxDone+0x858>
                    * |    > 0   |   X  |   -   |       -      |
                    * +----------+------+-------+--------------+
                    */

                    // Decode MAC commands in FOpts field
                    ProcessMacCommands( macMsgData.FHDR.FOpts, 0, macMsgData.FHDR.FCtrl.Bits.FOptsLen, snr, MacCtx.McpsIndication.RxSlot );
 8012864:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 8012868:	f3c3 0303 	ubfx	r3, r3, #0, #4
 801286c:	b2db      	uxtb	r3, r3
 801286e:	461c      	mov	r4, r3
 8012870:	4b51      	ldr	r3, [pc, #324]	; (80129b8 <ProcessRadioRxDone+0x91c>)
 8012872:	f893 342d 	ldrb.w	r3, [r3, #1069]	; 0x42d
 8012876:	f997 1077 	ldrsb.w	r1, [r7, #119]	; 0x77
 801287a:	f107 0230 	add.w	r2, r7, #48	; 0x30
 801287e:	f102 0010 	add.w	r0, r2, #16
 8012882:	9300      	str	r3, [sp, #0]
 8012884:	460b      	mov	r3, r1
 8012886:	4622      	mov	r2, r4
 8012888:	2100      	movs	r1, #0
 801288a:	f000 fe03 	bl	8013494 <ProcessMacCommands>
                    MacCtx.McpsIndication.Port = macMsgData.FPort;
 801288e:	f897 2050 	ldrb.w	r2, [r7, #80]	; 0x50
 8012892:	4b49      	ldr	r3, [pc, #292]	; (80129b8 <ProcessRadioRxDone+0x91c>)
 8012894:	f883 241f 	strb.w	r2, [r3, #1055]	; 0x41f
                    break;
 8012898:	e02c      	b.n	80128f4 <ProcessRadioRxDone+0x858>
                    * |    = 0   |   -  |  = 0  | MAC commands |
                    * +----------+------+-------+--------------+
                    */

                    // Decode MAC commands in FRMPayload
                    ProcessMacCommands( macMsgData.FRMPayload, 0, macMsgData.FRMPayloadSize, snr, MacCtx.McpsIndication.RxSlot );
 801289a:	6d78      	ldr	r0, [r7, #84]	; 0x54
 801289c:	f897 2058 	ldrb.w	r2, [r7, #88]	; 0x58
 80128a0:	4b45      	ldr	r3, [pc, #276]	; (80129b8 <ProcessRadioRxDone+0x91c>)
 80128a2:	f893 342d 	ldrb.w	r3, [r3, #1069]	; 0x42d
 80128a6:	f997 1077 	ldrsb.w	r1, [r7, #119]	; 0x77
 80128aa:	9300      	str	r3, [sp, #0]
 80128ac:	460b      	mov	r3, r1
 80128ae:	2100      	movs	r1, #0
 80128b0:	f000 fdf0 	bl	8013494 <ProcessMacCommands>
                    MacCtx.McpsIndication.Port = macMsgData.FPort;
 80128b4:	f897 2050 	ldrb.w	r2, [r7, #80]	; 0x50
 80128b8:	4b3f      	ldr	r3, [pc, #252]	; (80129b8 <ProcessRadioRxDone+0x91c>)
 80128ba:	f883 241f 	strb.w	r2, [r3, #1055]	; 0x41f
                    break;
 80128be:	e019      	b.n	80128f4 <ProcessRadioRxDone+0x858>
                    * |    = 0   |   -  |  > 0  |       X      |
                    * +----------+------+-------+--------------+
                    */

                    // No MAC commands just application payload
                    MacCtx.McpsIndication.Port = macMsgData.FPort;
 80128c0:	f897 2050 	ldrb.w	r2, [r7, #80]	; 0x50
 80128c4:	4b3c      	ldr	r3, [pc, #240]	; (80129b8 <ProcessRadioRxDone+0x91c>)
 80128c6:	f883 241f 	strb.w	r2, [r3, #1055]	; 0x41f
                    MacCtx.McpsIndication.Buffer = macMsgData.FRMPayload;
 80128ca:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80128cc:	4a3a      	ldr	r2, [pc, #232]	; (80129b8 <ProcessRadioRxDone+0x91c>)
 80128ce:	f8c2 3424 	str.w	r3, [r2, #1060]	; 0x424
                    MacCtx.McpsIndication.BufferSize = macMsgData.FRMPayloadSize;
 80128d2:	f897 2058 	ldrb.w	r2, [r7, #88]	; 0x58
 80128d6:	4b38      	ldr	r3, [pc, #224]	; (80129b8 <ProcessRadioRxDone+0x91c>)
 80128d8:	f883 2428 	strb.w	r2, [r3, #1064]	; 0x428
                    MacCtx.McpsIndication.RxData = true;
 80128dc:	4b36      	ldr	r3, [pc, #216]	; (80129b8 <ProcessRadioRxDone+0x91c>)
 80128de:	2201      	movs	r2, #1
 80128e0:	f883 2429 	strb.w	r2, [r3, #1065]	; 0x429
                    break;
 80128e4:	e006      	b.n	80128f4 <ProcessRadioRxDone+0x858>
                }
                default:
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 80128e6:	4b34      	ldr	r3, [pc, #208]	; (80129b8 <ProcessRadioRxDone+0x91c>)
 80128e8:	2201      	movs	r2, #1
 80128ea:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
                    PrepareRxDoneAbort( );
 80128ee:	f7ff fbaf 	bl	8012050 <PrepareRxDoneAbort>
                    break;
 80128f2:	bf00      	nop
            }

            // Provide always an indication, skip the callback to the user application,
            // in case of a confirmed downlink retransmission.
            MacCtx.MacFlags.Bits.McpsInd = 1;
 80128f4:	4a30      	ldr	r2, [pc, #192]	; (80129b8 <ProcessRadioRxDone+0x91c>)
 80128f6:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 80128fa:	f043 0302 	orr.w	r3, r3, #2
 80128fe:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481

            break;
 8012902:	e034      	b.n	801296e <ProcessRadioRxDone+0x8d2>
        case FRAME_TYPE_PROPRIETARY:
            memcpy1( MacCtx.RxPayload, &payload[pktHeaderLen], size - pktHeaderLen );
 8012904:	f897 3076 	ldrb.w	r3, [r7, #118]	; 0x76
 8012908:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 801290a:	18d1      	adds	r1, r2, r3
 801290c:	f897 3076 	ldrb.w	r3, [r7, #118]	; 0x76
 8012910:	b29b      	uxth	r3, r3
 8012912:	f8b7 207a 	ldrh.w	r2, [r7, #122]	; 0x7a
 8012916:	1ad3      	subs	r3, r2, r3
 8012918:	b29b      	uxth	r3, r3
 801291a:	461a      	mov	r2, r3
 801291c:	4827      	ldr	r0, [pc, #156]	; (80129bc <ProcessRadioRxDone+0x920>)
 801291e:	f009 fe66 	bl	801c5ee <memcpy1>

            MacCtx.McpsIndication.McpsIndication = MCPS_PROPRIETARY;
 8012922:	4b25      	ldr	r3, [pc, #148]	; (80129b8 <ProcessRadioRxDone+0x91c>)
 8012924:	2203      	movs	r2, #3
 8012926:	f883 241c 	strb.w	r2, [r3, #1052]	; 0x41c
            MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 801292a:	4b23      	ldr	r3, [pc, #140]	; (80129b8 <ProcessRadioRxDone+0x91c>)
 801292c:	2200      	movs	r2, #0
 801292e:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
            MacCtx.McpsIndication.Buffer = MacCtx.RxPayload;
 8012932:	4b21      	ldr	r3, [pc, #132]	; (80129b8 <ProcessRadioRxDone+0x91c>)
 8012934:	4a21      	ldr	r2, [pc, #132]	; (80129bc <ProcessRadioRxDone+0x920>)
 8012936:	f8c3 2424 	str.w	r2, [r3, #1060]	; 0x424
            MacCtx.McpsIndication.BufferSize = size - pktHeaderLen;
 801293a:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 801293e:	b2da      	uxtb	r2, r3
 8012940:	f897 3076 	ldrb.w	r3, [r7, #118]	; 0x76
 8012944:	1ad3      	subs	r3, r2, r3
 8012946:	b2da      	uxtb	r2, r3
 8012948:	4b1b      	ldr	r3, [pc, #108]	; (80129b8 <ProcessRadioRxDone+0x91c>)
 801294a:	f883 2428 	strb.w	r2, [r3, #1064]	; 0x428

            MacCtx.MacFlags.Bits.McpsInd = 1;
 801294e:	4a1a      	ldr	r2, [pc, #104]	; (80129b8 <ProcessRadioRxDone+0x91c>)
 8012950:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 8012954:	f043 0302 	orr.w	r3, r3, #2
 8012958:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
            break;
 801295c:	e007      	b.n	801296e <ProcessRadioRxDone+0x8d2>
        default:
            MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 801295e:	4b16      	ldr	r3, [pc, #88]	; (80129b8 <ProcessRadioRxDone+0x91c>)
 8012960:	2201      	movs	r2, #1
 8012962:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
            PrepareRxDoneAbort( );
 8012966:	f7ff fb73 	bl	8012050 <PrepareRxDoneAbort>
            break;
 801296a:	e000      	b.n	801296e <ProcessRadioRxDone+0x8d2>
            break;
 801296c:	bf00      	nop
    }

    // Verify if we need to disable the AckTimeoutTimer
    if( MacCtx.NodeAckRequested == true )
 801296e:	4b12      	ldr	r3, [pc, #72]	; (80129b8 <ProcessRadioRxDone+0x91c>)
 8012970:	f893 3414 	ldrb.w	r3, [r3, #1044]	; 0x414
 8012974:	2b00      	cmp	r3, #0
 8012976:	d008      	beq.n	801298a <ProcessRadioRxDone+0x8ee>
    {
        if( MacCtx.McpsConfirm.AckReceived == true )
 8012978:	4b0f      	ldr	r3, [pc, #60]	; (80129b8 <ProcessRadioRxDone+0x91c>)
 801297a:	f893 3440 	ldrb.w	r3, [r3, #1088]	; 0x440
 801297e:	2b00      	cmp	r3, #0
 8012980:	d00d      	beq.n	801299e <ProcessRadioRxDone+0x902>
        {
            OnAckTimeoutTimerEvent( NULL );
 8012982:	2000      	movs	r0, #0
 8012984:	f000 fbbc 	bl	8013100 <OnAckTimeoutTimerEvent>
 8012988:	e009      	b.n	801299e <ProcessRadioRxDone+0x902>
        }
    }
    else
    {
        if( MacCtx.NvmCtx->DeviceClass == CLASS_C )
 801298a:	4b0b      	ldr	r3, [pc, #44]	; (80129b8 <ProcessRadioRxDone+0x91c>)
 801298c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8012990:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8012994:	2b02      	cmp	r3, #2
 8012996:	d102      	bne.n	801299e <ProcessRadioRxDone+0x902>
        {
            OnAckTimeoutTimerEvent( NULL );
 8012998:	2000      	movs	r0, #0
 801299a:	f000 fbb1 	bl	8013100 <OnAckTimeoutTimerEvent>
        }
    }
    MacCtx.MacFlags.Bits.MacDone = 1;
 801299e:	4a06      	ldr	r2, [pc, #24]	; (80129b8 <ProcessRadioRxDone+0x91c>)
 80129a0:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 80129a4:	f043 0320 	orr.w	r3, r3, #32
 80129a8:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481

    UpdateRxSlotIdleState( );
 80129ac:	f7ff fa92 	bl	8011ed4 <UpdateRxSlotIdleState>
}
 80129b0:	3788      	adds	r7, #136	; 0x88
 80129b2:	46bd      	mov	sp, r7
 80129b4:	bdb0      	pop	{r4, r5, r7, pc}
 80129b6:	bf00      	nop
 80129b8:	20000ac8 	.word	0x20000ac8
 80129bc:	20000d00 	.word	0x20000d00

080129c0 <ProcessRadioTxTimeout>:

static void ProcessRadioTxTimeout( void )
{
 80129c0:	b580      	push	{r7, lr}
 80129c2:	af00      	add	r7, sp, #0
    if( MacCtx.NvmCtx->DeviceClass != CLASS_C )
 80129c4:	4b12      	ldr	r3, [pc, #72]	; (8012a10 <ProcessRadioTxTimeout+0x50>)
 80129c6:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80129ca:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 80129ce:	2b02      	cmp	r3, #2
 80129d0:	d002      	beq.n	80129d8 <ProcessRadioTxTimeout+0x18>
    {
        Radio.Sleep( );
 80129d2:	4b10      	ldr	r3, [pc, #64]	; (8012a14 <ProcessRadioTxTimeout+0x54>)
 80129d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80129d6:	4798      	blx	r3
    }
    UpdateRxSlotIdleState( );
 80129d8:	f7ff fa7c 	bl	8011ed4 <UpdateRxSlotIdleState>

    MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_TX_TIMEOUT;
 80129dc:	4b0c      	ldr	r3, [pc, #48]	; (8012a10 <ProcessRadioTxTimeout+0x50>)
 80129de:	2202      	movs	r2, #2
 80129e0:	f883 243d 	strb.w	r2, [r3, #1085]	; 0x43d
    LoRaMacConfirmQueueSetStatusCmn( LORAMAC_EVENT_INFO_STATUS_TX_TIMEOUT );
 80129e4:	2002      	movs	r0, #2
 80129e6:	f004 fe3b 	bl	8017660 <LoRaMacConfirmQueueSetStatusCmn>
    if( MacCtx.NodeAckRequested == true )
 80129ea:	4b09      	ldr	r3, [pc, #36]	; (8012a10 <ProcessRadioTxTimeout+0x50>)
 80129ec:	f893 3414 	ldrb.w	r3, [r3, #1044]	; 0x414
 80129f0:	2b00      	cmp	r3, #0
 80129f2:	d003      	beq.n	80129fc <ProcessRadioTxTimeout+0x3c>
    {
        MacCtx.AckTimeoutRetry = true;
 80129f4:	4b06      	ldr	r3, [pc, #24]	; (8012a10 <ProcessRadioTxTimeout+0x50>)
 80129f6:	2201      	movs	r2, #1
 80129f8:	f883 2413 	strb.w	r2, [r3, #1043]	; 0x413
    }
    MacCtx.MacFlags.Bits.MacDone = 1;
 80129fc:	4a04      	ldr	r2, [pc, #16]	; (8012a10 <ProcessRadioTxTimeout+0x50>)
 80129fe:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 8012a02:	f043 0320 	orr.w	r3, r3, #32
 8012a06:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
}
 8012a0a:	bf00      	nop
 8012a0c:	bd80      	pop	{r7, pc}
 8012a0e:	bf00      	nop
 8012a10:	20000ac8 	.word	0x20000ac8
 8012a14:	08022be4 	.word	0x08022be4

08012a18 <HandleRadioRxErrorTimeout>:

static void HandleRadioRxErrorTimeout( LoRaMacEventInfoStatus_t rx1EventInfoStatus, LoRaMacEventInfoStatus_t rx2EventInfoStatus )
{
 8012a18:	b580      	push	{r7, lr}
 8012a1a:	b084      	sub	sp, #16
 8012a1c:	af00      	add	r7, sp, #0
 8012a1e:	4603      	mov	r3, r0
 8012a20:	460a      	mov	r2, r1
 8012a22:	71fb      	strb	r3, [r7, #7]
 8012a24:	4613      	mov	r3, r2
 8012a26:	71bb      	strb	r3, [r7, #6]
    bool classBRx = false;
 8012a28:	2300      	movs	r3, #0
 8012a2a:	73fb      	strb	r3, [r7, #15]

    if( MacCtx.NvmCtx->DeviceClass != CLASS_C )
 8012a2c:	4b44      	ldr	r3, [pc, #272]	; (8012b40 <HandleRadioRxErrorTimeout+0x128>)
 8012a2e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8012a32:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8012a36:	2b02      	cmp	r3, #2
 8012a38:	d002      	beq.n	8012a40 <HandleRadioRxErrorTimeout+0x28>
    {
        Radio.Sleep( );
 8012a3a:	4b42      	ldr	r3, [pc, #264]	; (8012b44 <HandleRadioRxErrorTimeout+0x12c>)
 8012a3c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012a3e:	4798      	blx	r3
    }

    if( LoRaMacClassBIsBeaconExpected( ) == true )
 8012a40:	f004 f8f8 	bl	8016c34 <LoRaMacClassBIsBeaconExpected>
 8012a44:	4603      	mov	r3, r0
 8012a46:	2b00      	cmp	r3, #0
 8012a48:	d007      	beq.n	8012a5a <HandleRadioRxErrorTimeout+0x42>
    {
        LoRaMacClassBSetBeaconState( BEACON_STATE_TIMEOUT );
 8012a4a:	2002      	movs	r0, #2
 8012a4c:	f004 f8a6 	bl	8016b9c <LoRaMacClassBSetBeaconState>
        LoRaMacClassBBeaconTimerEvent( NULL );
 8012a50:	2000      	movs	r0, #0
 8012a52:	f004 f8c8 	bl	8016be6 <LoRaMacClassBBeaconTimerEvent>
        classBRx = true;
 8012a56:	2301      	movs	r3, #1
 8012a58:	73fb      	strb	r3, [r7, #15]
    }
    if( MacCtx.NvmCtx->DeviceClass == CLASS_B )
 8012a5a:	4b39      	ldr	r3, [pc, #228]	; (8012b40 <HandleRadioRxErrorTimeout+0x128>)
 8012a5c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8012a60:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8012a64:	2b01      	cmp	r3, #1
 8012a66:	d119      	bne.n	8012a9c <HandleRadioRxErrorTimeout+0x84>
    {
        if( LoRaMacClassBIsPingExpected( ) == true )
 8012a68:	f004 f8eb 	bl	8016c42 <LoRaMacClassBIsPingExpected>
 8012a6c:	4603      	mov	r3, r0
 8012a6e:	2b00      	cmp	r3, #0
 8012a70:	d007      	beq.n	8012a82 <HandleRadioRxErrorTimeout+0x6a>
        {
            LoRaMacClassBSetPingSlotState( PINGSLOT_STATE_CALC_PING_OFFSET );
 8012a72:	2000      	movs	r0, #0
 8012a74:	f004 f89c 	bl	8016bb0 <LoRaMacClassBSetPingSlotState>
            LoRaMacClassBPingSlotTimerEvent( NULL );
 8012a78:	2000      	movs	r0, #0
 8012a7a:	f004 f8bd 	bl	8016bf8 <LoRaMacClassBPingSlotTimerEvent>
            classBRx = true;
 8012a7e:	2301      	movs	r3, #1
 8012a80:	73fb      	strb	r3, [r7, #15]
        }
        if( LoRaMacClassBIsMulticastExpected( ) == true )
 8012a82:	f004 f8e5 	bl	8016c50 <LoRaMacClassBIsMulticastExpected>
 8012a86:	4603      	mov	r3, r0
 8012a88:	2b00      	cmp	r3, #0
 8012a8a:	d007      	beq.n	8012a9c <HandleRadioRxErrorTimeout+0x84>
        {
            LoRaMacClassBSetMulticastSlotState( PINGSLOT_STATE_CALC_PING_OFFSET );
 8012a8c:	2000      	movs	r0, #0
 8012a8e:	f004 f899 	bl	8016bc4 <LoRaMacClassBSetMulticastSlotState>
            LoRaMacClassBMulticastSlotTimerEvent( NULL );
 8012a92:	2000      	movs	r0, #0
 8012a94:	f004 f8b9 	bl	8016c0a <LoRaMacClassBMulticastSlotTimerEvent>
            classBRx = true;
 8012a98:	2301      	movs	r3, #1
 8012a9a:	73fb      	strb	r3, [r7, #15]
        }
    }

    if( classBRx == false )
 8012a9c:	7bfb      	ldrb	r3, [r7, #15]
 8012a9e:	f083 0301 	eor.w	r3, r3, #1
 8012aa2:	b2db      	uxtb	r3, r3
 8012aa4:	2b00      	cmp	r3, #0
 8012aa6:	d045      	beq.n	8012b34 <HandleRadioRxErrorTimeout+0x11c>
    {
        if( MacCtx.RxSlot == RX_SLOT_WIN_1 )
 8012aa8:	4b25      	ldr	r3, [pc, #148]	; (8012b40 <HandleRadioRxErrorTimeout+0x128>)
 8012aaa:	f893 3480 	ldrb.w	r3, [r3, #1152]	; 0x480
 8012aae:	2b00      	cmp	r3, #0
 8012ab0:	d125      	bne.n	8012afe <HandleRadioRxErrorTimeout+0xe6>
        {
            if( MacCtx.NodeAckRequested == true )
 8012ab2:	4b23      	ldr	r3, [pc, #140]	; (8012b40 <HandleRadioRxErrorTimeout+0x128>)
 8012ab4:	f893 3414 	ldrb.w	r3, [r3, #1044]	; 0x414
 8012ab8:	2b00      	cmp	r3, #0
 8012aba:	d003      	beq.n	8012ac4 <HandleRadioRxErrorTimeout+0xac>
            {
                MacCtx.McpsConfirm.Status = rx1EventInfoStatus;
 8012abc:	4a20      	ldr	r2, [pc, #128]	; (8012b40 <HandleRadioRxErrorTimeout+0x128>)
 8012abe:	79fb      	ldrb	r3, [r7, #7]
 8012ac0:	f882 343d 	strb.w	r3, [r2, #1085]	; 0x43d
            }
            LoRaMacConfirmQueueSetStatusCmn( rx1EventInfoStatus );
 8012ac4:	79fb      	ldrb	r3, [r7, #7]
 8012ac6:	4618      	mov	r0, r3
 8012ac8:	f004 fdca 	bl	8017660 <LoRaMacConfirmQueueSetStatusCmn>

            if( TimerGetElapsedTime( MacCtx.NvmCtx->LastTxDoneTime ) >= MacCtx.RxWindow2Delay )
 8012acc:	4b1c      	ldr	r3, [pc, #112]	; (8012b40 <HandleRadioRxErrorTimeout+0x128>)
 8012ace:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8012ad2:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8012ad6:	4618      	mov	r0, r3
 8012ad8:	f00d fc0e 	bl	80202f8 <UTIL_TIMER_GetElapsedTime>
 8012adc:	4602      	mov	r2, r0
 8012ade:	4b18      	ldr	r3, [pc, #96]	; (8012b40 <HandleRadioRxErrorTimeout+0x128>)
 8012ae0:	f8d3 33b4 	ldr.w	r3, [r3, #948]	; 0x3b4
 8012ae4:	429a      	cmp	r2, r3
 8012ae6:	d325      	bcc.n	8012b34 <HandleRadioRxErrorTimeout+0x11c>
            {
                TimerStop( &MacCtx.RxWindowTimer2 );
 8012ae8:	4817      	ldr	r0, [pc, #92]	; (8012b48 <HandleRadioRxErrorTimeout+0x130>)
 8012aea:	f00d fad9 	bl	80200a0 <UTIL_TIMER_Stop>
                MacCtx.MacFlags.Bits.MacDone = 1;
 8012aee:	4a14      	ldr	r2, [pc, #80]	; (8012b40 <HandleRadioRxErrorTimeout+0x128>)
 8012af0:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 8012af4:	f043 0320 	orr.w	r3, r3, #32
 8012af8:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
 8012afc:	e01a      	b.n	8012b34 <HandleRadioRxErrorTimeout+0x11c>
            }
        }
        else
        {
            if( MacCtx.NodeAckRequested == true )
 8012afe:	4b10      	ldr	r3, [pc, #64]	; (8012b40 <HandleRadioRxErrorTimeout+0x128>)
 8012b00:	f893 3414 	ldrb.w	r3, [r3, #1044]	; 0x414
 8012b04:	2b00      	cmp	r3, #0
 8012b06:	d003      	beq.n	8012b10 <HandleRadioRxErrorTimeout+0xf8>
            {
                MacCtx.McpsConfirm.Status = rx2EventInfoStatus;
 8012b08:	4a0d      	ldr	r2, [pc, #52]	; (8012b40 <HandleRadioRxErrorTimeout+0x128>)
 8012b0a:	79bb      	ldrb	r3, [r7, #6]
 8012b0c:	f882 343d 	strb.w	r3, [r2, #1085]	; 0x43d
            }
            LoRaMacConfirmQueueSetStatusCmn( rx2EventInfoStatus );
 8012b10:	79bb      	ldrb	r3, [r7, #6]
 8012b12:	4618      	mov	r0, r3
 8012b14:	f004 fda4 	bl	8017660 <LoRaMacConfirmQueueSetStatusCmn>

            if( MacCtx.NvmCtx->DeviceClass != CLASS_C )
 8012b18:	4b09      	ldr	r3, [pc, #36]	; (8012b40 <HandleRadioRxErrorTimeout+0x128>)
 8012b1a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8012b1e:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8012b22:	2b02      	cmp	r3, #2
 8012b24:	d006      	beq.n	8012b34 <HandleRadioRxErrorTimeout+0x11c>
            {
                MacCtx.MacFlags.Bits.MacDone = 1;
 8012b26:	4a06      	ldr	r2, [pc, #24]	; (8012b40 <HandleRadioRxErrorTimeout+0x128>)
 8012b28:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 8012b2c:	f043 0320 	orr.w	r3, r3, #32
 8012b30:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
            }
        }
    }

    UpdateRxSlotIdleState( );
 8012b34:	f7ff f9ce 	bl	8011ed4 <UpdateRxSlotIdleState>
}
 8012b38:	bf00      	nop
 8012b3a:	3710      	adds	r7, #16
 8012b3c:	46bd      	mov	sp, r7
 8012b3e:	bd80      	pop	{r7, pc}
 8012b40:	20000ac8 	.word	0x20000ac8
 8012b44:	08022be4 	.word	0x08022be4
 8012b48:	20000e60 	.word	0x20000e60

08012b4c <ProcessRadioRxError>:

static void ProcessRadioRxError( void )
{
 8012b4c:	b580      	push	{r7, lr}
 8012b4e:	af00      	add	r7, sp, #0
    HandleRadioRxErrorTimeout( LORAMAC_EVENT_INFO_STATUS_RX1_ERROR, LORAMAC_EVENT_INFO_STATUS_RX2_ERROR );
 8012b50:	2106      	movs	r1, #6
 8012b52:	2005      	movs	r0, #5
 8012b54:	f7ff ff60 	bl	8012a18 <HandleRadioRxErrorTimeout>
}
 8012b58:	bf00      	nop
 8012b5a:	bd80      	pop	{r7, pc}

08012b5c <ProcessRadioRxTimeout>:

static void ProcessRadioRxTimeout( void )
{
 8012b5c:	b580      	push	{r7, lr}
 8012b5e:	af00      	add	r7, sp, #0
    HandleRadioRxErrorTimeout( LORAMAC_EVENT_INFO_STATUS_RX1_TIMEOUT, LORAMAC_EVENT_INFO_STATUS_RX2_TIMEOUT );
 8012b60:	2104      	movs	r1, #4
 8012b62:	2003      	movs	r0, #3
 8012b64:	f7ff ff58 	bl	8012a18 <HandleRadioRxErrorTimeout>
}
 8012b68:	bf00      	nop
 8012b6a:	bd80      	pop	{r7, pc}

08012b6c <LoRaMacHandleIrqEvents>:

static void LoRaMacHandleIrqEvents( void )
{
 8012b6c:	b580      	push	{r7, lr}
 8012b6e:	b084      	sub	sp, #16
 8012b70:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8012b72:	f3ef 8310 	mrs	r3, PRIMASK
 8012b76:	607b      	str	r3, [r7, #4]
  return(result);
 8012b78:	687b      	ldr	r3, [r7, #4]
    LoRaMacRadioEvents_t events;

    CRITICAL_SECTION_BEGIN( );
 8012b7a:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 8012b7c:	b672      	cpsid	i
}
 8012b7e:	bf00      	nop
    events = LoRaMacRadioEvents;
 8012b80:	4b1d      	ldr	r3, [pc, #116]	; (8012bf8 <LoRaMacHandleIrqEvents+0x8c>)
 8012b82:	681b      	ldr	r3, [r3, #0]
 8012b84:	603b      	str	r3, [r7, #0]
    LoRaMacRadioEvents.Value = 0;
 8012b86:	4b1c      	ldr	r3, [pc, #112]	; (8012bf8 <LoRaMacHandleIrqEvents+0x8c>)
 8012b88:	2200      	movs	r2, #0
 8012b8a:	601a      	str	r2, [r3, #0]
 8012b8c:	68fb      	ldr	r3, [r7, #12]
 8012b8e:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8012b90:	68bb      	ldr	r3, [r7, #8]
 8012b92:	f383 8810 	msr	PRIMASK, r3
}
 8012b96:	bf00      	nop
    CRITICAL_SECTION_END( );

    if( events.Value != 0 )
 8012b98:	683b      	ldr	r3, [r7, #0]
 8012b9a:	2b00      	cmp	r3, #0
 8012b9c:	d027      	beq.n	8012bee <LoRaMacHandleIrqEvents+0x82>
    {
        if( events.Events.TxDone == 1 )
 8012b9e:	783b      	ldrb	r3, [r7, #0]
 8012ba0:	f003 0310 	and.w	r3, r3, #16
 8012ba4:	b2db      	uxtb	r3, r3
 8012ba6:	2b00      	cmp	r3, #0
 8012ba8:	d001      	beq.n	8012bae <LoRaMacHandleIrqEvents+0x42>
        {
            ProcessRadioTxDone( );
 8012baa:	f7ff f9ab 	bl	8011f04 <ProcessRadioTxDone>
        }
        if( events.Events.RxDone == 1 )
 8012bae:	783b      	ldrb	r3, [r7, #0]
 8012bb0:	f003 0308 	and.w	r3, r3, #8
 8012bb4:	b2db      	uxtb	r3, r3
 8012bb6:	2b00      	cmp	r3, #0
 8012bb8:	d001      	beq.n	8012bbe <LoRaMacHandleIrqEvents+0x52>
        {
            ProcessRadioRxDone( );
 8012bba:	f7ff fa6f 	bl	801209c <ProcessRadioRxDone>
        }
        if( events.Events.TxTimeout == 1 )
 8012bbe:	783b      	ldrb	r3, [r7, #0]
 8012bc0:	f003 0304 	and.w	r3, r3, #4
 8012bc4:	b2db      	uxtb	r3, r3
 8012bc6:	2b00      	cmp	r3, #0
 8012bc8:	d001      	beq.n	8012bce <LoRaMacHandleIrqEvents+0x62>
        {
            ProcessRadioTxTimeout( );
 8012bca:	f7ff fef9 	bl	80129c0 <ProcessRadioTxTimeout>
        }
        if( events.Events.RxError == 1 )
 8012bce:	783b      	ldrb	r3, [r7, #0]
 8012bd0:	f003 0302 	and.w	r3, r3, #2
 8012bd4:	b2db      	uxtb	r3, r3
 8012bd6:	2b00      	cmp	r3, #0
 8012bd8:	d001      	beq.n	8012bde <LoRaMacHandleIrqEvents+0x72>
        {
            ProcessRadioRxError( );
 8012bda:	f7ff ffb7 	bl	8012b4c <ProcessRadioRxError>
        }
        if( events.Events.RxTimeout == 1 )
 8012bde:	783b      	ldrb	r3, [r7, #0]
 8012be0:	f003 0301 	and.w	r3, r3, #1
 8012be4:	b2db      	uxtb	r3, r3
 8012be6:	2b00      	cmp	r3, #0
 8012be8:	d001      	beq.n	8012bee <LoRaMacHandleIrqEvents+0x82>
        {
            ProcessRadioRxTimeout( );
 8012bea:	f7ff ffb7 	bl	8012b5c <ProcessRadioRxTimeout>
        }
    }
}
 8012bee:	bf00      	nop
 8012bf0:	3710      	adds	r7, #16
 8012bf2:	46bd      	mov	sp, r7
 8012bf4:	bd80      	pop	{r7, pc}
 8012bf6:	bf00      	nop
 8012bf8:	200010f8 	.word	0x200010f8

08012bfc <LoRaMacEnableRequests>:

static void LoRaMacEnableRequests( LoRaMacRequestHandling_t requestState )
{
 8012bfc:	b480      	push	{r7}
 8012bfe:	b083      	sub	sp, #12
 8012c00:	af00      	add	r7, sp, #0
 8012c02:	4603      	mov	r3, r0
 8012c04:	71fb      	strb	r3, [r7, #7]
    MacCtx.AllowRequests = requestState;
 8012c06:	4a04      	ldr	r2, [pc, #16]	; (8012c18 <LoRaMacEnableRequests+0x1c>)
 8012c08:	79fb      	ldrb	r3, [r7, #7]
 8012c0a:	f882 3482 	strb.w	r3, [r2, #1154]	; 0x482
}
 8012c0e:	bf00      	nop
 8012c10:	370c      	adds	r7, #12
 8012c12:	46bd      	mov	sp, r7
 8012c14:	bc80      	pop	{r7}
 8012c16:	4770      	bx	lr
 8012c18:	20000ac8 	.word	0x20000ac8

08012c1c <LoRaMacHandleRequestEvents>:

static void LoRaMacHandleRequestEvents( void )
{
 8012c1c:	b580      	push	{r7, lr}
 8012c1e:	b082      	sub	sp, #8
 8012c20:	af00      	add	r7, sp, #0
    // Handle events
    LoRaMacFlags_t reqEvents = MacCtx.MacFlags;
 8012c22:	4b2c      	ldr	r3, [pc, #176]	; (8012cd4 <LoRaMacHandleRequestEvents+0xb8>)
 8012c24:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 8012c28:	713b      	strb	r3, [r7, #4]

    if( MacCtx.MacState == LORAMAC_IDLE )
 8012c2a:	4b2a      	ldr	r3, [pc, #168]	; (8012cd4 <LoRaMacHandleRequestEvents+0xb8>)
 8012c2c:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 8012c30:	2b00      	cmp	r3, #0
 8012c32:	d14a      	bne.n	8012cca <LoRaMacHandleRequestEvents+0xae>
    {
        // Update event bits
        if( MacCtx.MacFlags.Bits.McpsReq == 1 )
 8012c34:	4b27      	ldr	r3, [pc, #156]	; (8012cd4 <LoRaMacHandleRequestEvents+0xb8>)
 8012c36:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 8012c3a:	f003 0301 	and.w	r3, r3, #1
 8012c3e:	b2db      	uxtb	r3, r3
 8012c40:	2b00      	cmp	r3, #0
 8012c42:	d006      	beq.n	8012c52 <LoRaMacHandleRequestEvents+0x36>
        {
            MacCtx.MacFlags.Bits.McpsReq = 0;
 8012c44:	4a23      	ldr	r2, [pc, #140]	; (8012cd4 <LoRaMacHandleRequestEvents+0xb8>)
 8012c46:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 8012c4a:	f36f 0300 	bfc	r3, #0, #1
 8012c4e:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
        }

        if( MacCtx.MacFlags.Bits.MlmeReq == 1 )
 8012c52:	4b20      	ldr	r3, [pc, #128]	; (8012cd4 <LoRaMacHandleRequestEvents+0xb8>)
 8012c54:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 8012c58:	f003 0304 	and.w	r3, r3, #4
 8012c5c:	b2db      	uxtb	r3, r3
 8012c5e:	2b00      	cmp	r3, #0
 8012c60:	d006      	beq.n	8012c70 <LoRaMacHandleRequestEvents+0x54>
        {
            MacCtx.MacFlags.Bits.MlmeReq = 0;
 8012c62:	4a1c      	ldr	r2, [pc, #112]	; (8012cd4 <LoRaMacHandleRequestEvents+0xb8>)
 8012c64:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 8012c68:	f36f 0382 	bfc	r3, #2, #1
 8012c6c:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
        }

        // Allow requests again
        LoRaMacEnableRequests( LORAMAC_REQUEST_HANDLING_ON );
 8012c70:	2001      	movs	r0, #1
 8012c72:	f7ff ffc3 	bl	8012bfc <LoRaMacEnableRequests>

        // Handle callbacks
        if( reqEvents.Bits.McpsReq == 1 )
 8012c76:	793b      	ldrb	r3, [r7, #4]
 8012c78:	f003 0301 	and.w	r3, r3, #1
 8012c7c:	b2db      	uxtb	r3, r3
 8012c7e:	2b00      	cmp	r3, #0
 8012c80:	d005      	beq.n	8012c8e <LoRaMacHandleRequestEvents+0x72>
        {
            MacCtx.MacPrimitives->MacMcpsConfirm( &MacCtx.McpsConfirm );
 8012c82:	4b14      	ldr	r3, [pc, #80]	; (8012cd4 <LoRaMacHandleRequestEvents+0xb8>)
 8012c84:	f8d3 3344 	ldr.w	r3, [r3, #836]	; 0x344
 8012c88:	681b      	ldr	r3, [r3, #0]
 8012c8a:	4813      	ldr	r0, [pc, #76]	; (8012cd8 <LoRaMacHandleRequestEvents+0xbc>)
 8012c8c:	4798      	blx	r3
        }

        if( reqEvents.Bits.MlmeReq == 1 )
 8012c8e:	793b      	ldrb	r3, [r7, #4]
 8012c90:	f003 0304 	and.w	r3, r3, #4
 8012c94:	b2db      	uxtb	r3, r3
 8012c96:	2b00      	cmp	r3, #0
 8012c98:	d00e      	beq.n	8012cb8 <LoRaMacHandleRequestEvents+0x9c>
        {
            LoRaMacConfirmQueueHandleCb( &MacCtx.MlmeConfirm );
 8012c9a:	4810      	ldr	r0, [pc, #64]	; (8012cdc <LoRaMacHandleRequestEvents+0xc0>)
 8012c9c:	f004 fd2e 	bl	80176fc <LoRaMacConfirmQueueHandleCb>
            if( LoRaMacConfirmQueueGetCnt( ) > 0 )
 8012ca0:	f004 fd78 	bl	8017794 <LoRaMacConfirmQueueGetCnt>
 8012ca4:	4603      	mov	r3, r0
 8012ca6:	2b00      	cmp	r3, #0
 8012ca8:	d006      	beq.n	8012cb8 <LoRaMacHandleRequestEvents+0x9c>
            {
                MacCtx.MacFlags.Bits.MlmeReq = 1;
 8012caa:	4a0a      	ldr	r2, [pc, #40]	; (8012cd4 <LoRaMacHandleRequestEvents+0xb8>)
 8012cac:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 8012cb0:	f043 0304 	orr.w	r3, r3, #4
 8012cb4:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
            }
        }

        // Start beaconing again
        LoRaMacClassBResumeBeaconing( );
 8012cb8:	f003 ffe8 	bl	8016c8c <LoRaMacClassBResumeBeaconing>

        // Procedure done. Reset variables.
        MacCtx.MacFlags.Bits.MacDone = 0;
 8012cbc:	4a05      	ldr	r2, [pc, #20]	; (8012cd4 <LoRaMacHandleRequestEvents+0xb8>)
 8012cbe:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 8012cc2:	f36f 1345 	bfc	r3, #5, #1
 8012cc6:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
    }
}
 8012cca:	bf00      	nop
 8012ccc:	3708      	adds	r7, #8
 8012cce:	46bd      	mov	sp, r7
 8012cd0:	bd80      	pop	{r7, pc}
 8012cd2:	bf00      	nop
 8012cd4:	20000ac8 	.word	0x20000ac8
 8012cd8:	20000f04 	.word	0x20000f04
 8012cdc:	20000f18 	.word	0x20000f18

08012ce0 <LoRaMacHandleScheduleUplinkEvent>:

static void LoRaMacHandleScheduleUplinkEvent( void )
{
 8012ce0:	b580      	push	{r7, lr}
 8012ce2:	b082      	sub	sp, #8
 8012ce4:	af00      	add	r7, sp, #0
    // Handle events
    if( MacCtx.MacState == LORAMAC_IDLE )
 8012ce6:	4b0a      	ldr	r3, [pc, #40]	; (8012d10 <LoRaMacHandleScheduleUplinkEvent+0x30>)
 8012ce8:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 8012cec:	2b00      	cmp	r3, #0
 8012cee:	d10a      	bne.n	8012d06 <LoRaMacHandleScheduleUplinkEvent+0x26>
    {
        // Verify if sticky MAC commands are pending or not
        bool isStickyMacCommandPending = false;
 8012cf0:	2300      	movs	r3, #0
 8012cf2:	71fb      	strb	r3, [r7, #7]
        LoRaMacCommandsStickyCmdsPending( &isStickyMacCommandPending );
 8012cf4:	1dfb      	adds	r3, r7, #7
 8012cf6:	4618      	mov	r0, r3
 8012cf8:	f004 fab4 	bl	8017264 <LoRaMacCommandsStickyCmdsPending>
        if( isStickyMacCommandPending == true )
 8012cfc:	79fb      	ldrb	r3, [r7, #7]
 8012cfe:	2b00      	cmp	r3, #0
 8012d00:	d001      	beq.n	8012d06 <LoRaMacHandleScheduleUplinkEvent+0x26>
        {// Setup MLME indication
            SetMlmeScheduleUplinkIndication( );
 8012d02:	f000 fbb7 	bl	8013474 <SetMlmeScheduleUplinkIndication>
        }
    }
}
 8012d06:	bf00      	nop
 8012d08:	3708      	adds	r7, #8
 8012d0a:	46bd      	mov	sp, r7
 8012d0c:	bd80      	pop	{r7, pc}
 8012d0e:	bf00      	nop
 8012d10:	20000ac8 	.word	0x20000ac8

08012d14 <LoRaMacHandleIndicationEvents>:

static void LoRaMacHandleIndicationEvents( void )
{
 8012d14:	b580      	push	{r7, lr}
 8012d16:	b088      	sub	sp, #32
 8012d18:	af00      	add	r7, sp, #0
    // Handle MLME indication
    if( MacCtx.MacFlags.Bits.MlmeInd == 1 )
 8012d1a:	4b24      	ldr	r3, [pc, #144]	; (8012dac <LoRaMacHandleIndicationEvents+0x98>)
 8012d1c:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 8012d20:	f003 0308 	and.w	r3, r3, #8
 8012d24:	b2db      	uxtb	r3, r3
 8012d26:	2b00      	cmp	r3, #0
 8012d28:	d00c      	beq.n	8012d44 <LoRaMacHandleIndicationEvents+0x30>
    {
        MacCtx.MacFlags.Bits.MlmeInd = 0;
 8012d2a:	4a20      	ldr	r2, [pc, #128]	; (8012dac <LoRaMacHandleIndicationEvents+0x98>)
 8012d2c:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 8012d30:	f36f 03c3 	bfc	r3, #3, #1
 8012d34:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
        MacCtx.MacPrimitives->MacMlmeIndication( &MacCtx.MlmeIndication );
 8012d38:	4b1c      	ldr	r3, [pc, #112]	; (8012dac <LoRaMacHandleIndicationEvents+0x98>)
 8012d3a:	f8d3 3344 	ldr.w	r3, [r3, #836]	; 0x344
 8012d3e:	68db      	ldr	r3, [r3, #12]
 8012d40:	481b      	ldr	r0, [pc, #108]	; (8012db0 <LoRaMacHandleIndicationEvents+0x9c>)
 8012d42:	4798      	blx	r3
    }

    if( MacCtx.MacFlags.Bits.MlmeSchedUplinkInd == 1 )
 8012d44:	4b19      	ldr	r3, [pc, #100]	; (8012dac <LoRaMacHandleIndicationEvents+0x98>)
 8012d46:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 8012d4a:	f003 0310 	and.w	r3, r3, #16
 8012d4e:	b2db      	uxtb	r3, r3
 8012d50:	2b00      	cmp	r3, #0
 8012d52:	d011      	beq.n	8012d78 <LoRaMacHandleIndicationEvents+0x64>
    {
        MlmeIndication_t schduleUplinkIndication;
        schduleUplinkIndication.MlmeIndication = MLME_SCHEDULE_UPLINK;
 8012d54:	2307      	movs	r3, #7
 8012d56:	713b      	strb	r3, [r7, #4]
        schduleUplinkIndication.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 8012d58:	2300      	movs	r3, #0
 8012d5a:	717b      	strb	r3, [r7, #5]

        MacCtx.MacPrimitives->MacMlmeIndication( &schduleUplinkIndication );
 8012d5c:	4b13      	ldr	r3, [pc, #76]	; (8012dac <LoRaMacHandleIndicationEvents+0x98>)
 8012d5e:	f8d3 3344 	ldr.w	r3, [r3, #836]	; 0x344
 8012d62:	68db      	ldr	r3, [r3, #12]
 8012d64:	1d3a      	adds	r2, r7, #4
 8012d66:	4610      	mov	r0, r2
 8012d68:	4798      	blx	r3
        MacCtx.MacFlags.Bits.MlmeSchedUplinkInd = 0;
 8012d6a:	4a10      	ldr	r2, [pc, #64]	; (8012dac <LoRaMacHandleIndicationEvents+0x98>)
 8012d6c:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 8012d70:	f36f 1304 	bfc	r3, #4, #1
 8012d74:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
    }

    // Handle MCPS indication
    if( MacCtx.MacFlags.Bits.McpsInd == 1 )
 8012d78:	4b0c      	ldr	r3, [pc, #48]	; (8012dac <LoRaMacHandleIndicationEvents+0x98>)
 8012d7a:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 8012d7e:	f003 0302 	and.w	r3, r3, #2
 8012d82:	b2db      	uxtb	r3, r3
 8012d84:	2b00      	cmp	r3, #0
 8012d86:	d00c      	beq.n	8012da2 <LoRaMacHandleIndicationEvents+0x8e>
    {
        MacCtx.MacFlags.Bits.McpsInd = 0;
 8012d88:	4a08      	ldr	r2, [pc, #32]	; (8012dac <LoRaMacHandleIndicationEvents+0x98>)
 8012d8a:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 8012d8e:	f36f 0341 	bfc	r3, #1, #1
 8012d92:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
        MacCtx.MacPrimitives->MacMcpsIndication( &MacCtx.McpsIndication );
 8012d96:	4b05      	ldr	r3, [pc, #20]	; (8012dac <LoRaMacHandleIndicationEvents+0x98>)
 8012d98:	f8d3 3344 	ldr.w	r3, [r3, #836]	; 0x344
 8012d9c:	685b      	ldr	r3, [r3, #4]
 8012d9e:	4805      	ldr	r0, [pc, #20]	; (8012db4 <LoRaMacHandleIndicationEvents+0xa0>)
 8012da0:	4798      	blx	r3
    }
}
 8012da2:	bf00      	nop
 8012da4:	3720      	adds	r7, #32
 8012da6:	46bd      	mov	sp, r7
 8012da8:	bd80      	pop	{r7, pc}
 8012daa:	bf00      	nop
 8012dac:	20000ac8 	.word	0x20000ac8
 8012db0:	20000f2c 	.word	0x20000f2c
 8012db4:	20000ee4 	.word	0x20000ee4

08012db8 <LoRaMacHandleMcpsRequest>:

static void LoRaMacHandleMcpsRequest( void )
{
 8012db8:	b580      	push	{r7, lr}
 8012dba:	b082      	sub	sp, #8
 8012dbc:	af00      	add	r7, sp, #0
    // Handle MCPS uplinks
    if( MacCtx.MacFlags.Bits.McpsReq == 1 )
 8012dbe:	4b33      	ldr	r3, [pc, #204]	; (8012e8c <LoRaMacHandleMcpsRequest+0xd4>)
 8012dc0:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 8012dc4:	f003 0301 	and.w	r3, r3, #1
 8012dc8:	b2db      	uxtb	r3, r3
 8012dca:	2b00      	cmp	r3, #0
 8012dcc:	d05a      	beq.n	8012e84 <LoRaMacHandleMcpsRequest+0xcc>
    {
        bool stopRetransmission = false;
 8012dce:	2300      	movs	r3, #0
 8012dd0:	71fb      	strb	r3, [r7, #7]
        bool waitForRetransmission = false;
 8012dd2:	2300      	movs	r3, #0
 8012dd4:	71bb      	strb	r3, [r7, #6]

        if( ( MacCtx.McpsConfirm.McpsRequest == MCPS_UNCONFIRMED ) ||
 8012dd6:	4b2d      	ldr	r3, [pc, #180]	; (8012e8c <LoRaMacHandleMcpsRequest+0xd4>)
 8012dd8:	f893 343c 	ldrb.w	r3, [r3, #1084]	; 0x43c
 8012ddc:	2b00      	cmp	r3, #0
 8012dde:	d004      	beq.n	8012dea <LoRaMacHandleMcpsRequest+0x32>
            ( MacCtx.McpsConfirm.McpsRequest == MCPS_PROPRIETARY ) )
 8012de0:	4b2a      	ldr	r3, [pc, #168]	; (8012e8c <LoRaMacHandleMcpsRequest+0xd4>)
 8012de2:	f893 343c 	ldrb.w	r3, [r3, #1084]	; 0x43c
        if( ( MacCtx.McpsConfirm.McpsRequest == MCPS_UNCONFIRMED ) ||
 8012de6:	2b03      	cmp	r3, #3
 8012de8:	d104      	bne.n	8012df4 <LoRaMacHandleMcpsRequest+0x3c>
        {
            stopRetransmission = CheckRetransUnconfirmedUplink( );
 8012dea:	f002 f8af 	bl	8014f4c <CheckRetransUnconfirmedUplink>
 8012dee:	4603      	mov	r3, r0
 8012df0:	71fb      	strb	r3, [r7, #7]
 8012df2:	e022      	b.n	8012e3a <LoRaMacHandleMcpsRequest+0x82>
        }
        else if( MacCtx.McpsConfirm.McpsRequest == MCPS_CONFIRMED )
 8012df4:	4b25      	ldr	r3, [pc, #148]	; (8012e8c <LoRaMacHandleMcpsRequest+0xd4>)
 8012df6:	f893 343c 	ldrb.w	r3, [r3, #1084]	; 0x43c
 8012dfa:	2b01      	cmp	r3, #1
 8012dfc:	d11d      	bne.n	8012e3a <LoRaMacHandleMcpsRequest+0x82>
        {
            if( MacCtx.AckTimeoutRetry == true )
 8012dfe:	4b23      	ldr	r3, [pc, #140]	; (8012e8c <LoRaMacHandleMcpsRequest+0xd4>)
 8012e00:	f893 3413 	ldrb.w	r3, [r3, #1043]	; 0x413
 8012e04:	2b00      	cmp	r3, #0
 8012e06:	d016      	beq.n	8012e36 <LoRaMacHandleMcpsRequest+0x7e>
            {
                stopRetransmission = CheckRetransConfirmedUplink( );
 8012e08:	f002 f8ce 	bl	8014fa8 <CheckRetransConfirmedUplink>
 8012e0c:	4603      	mov	r3, r0
 8012e0e:	71fb      	strb	r3, [r7, #7]

                if( MacCtx.NvmCtx->Version.Fields.Minor == 0 )
 8012e10:	4b1e      	ldr	r3, [pc, #120]	; (8012e8c <LoRaMacHandleMcpsRequest+0xd4>)
 8012e12:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8012e16:	f893 3162 	ldrb.w	r3, [r3, #354]	; 0x162
 8012e1a:	2b00      	cmp	r3, #0
 8012e1c:	d10d      	bne.n	8012e3a <LoRaMacHandleMcpsRequest+0x82>
                {
                    if( stopRetransmission == false )
 8012e1e:	79fb      	ldrb	r3, [r7, #7]
 8012e20:	f083 0301 	eor.w	r3, r3, #1
 8012e24:	b2db      	uxtb	r3, r3
 8012e26:	2b00      	cmp	r3, #0
 8012e28:	d002      	beq.n	8012e30 <LoRaMacHandleMcpsRequest+0x78>
                    {
                        AckTimeoutRetriesProcess( );
 8012e2a:	f002 f91d 	bl	8015068 <AckTimeoutRetriesProcess>
 8012e2e:	e004      	b.n	8012e3a <LoRaMacHandleMcpsRequest+0x82>
                    }
                    else
                    {
                        AckTimeoutRetriesFinalize( );
 8012e30:	f002 f95c 	bl	80150ec <AckTimeoutRetriesFinalize>
 8012e34:	e001      	b.n	8012e3a <LoRaMacHandleMcpsRequest+0x82>
                    }
                }
            }
            else
            {
                waitForRetransmission = true;
 8012e36:	2301      	movs	r3, #1
 8012e38:	71bb      	strb	r3, [r7, #6]
            }
        }

        if( stopRetransmission == true )
 8012e3a:	79fb      	ldrb	r3, [r7, #7]
 8012e3c:	2b00      	cmp	r3, #0
 8012e3e:	d00d      	beq.n	8012e5c <LoRaMacHandleMcpsRequest+0xa4>
        {// Stop retransmission
            TimerStop( &MacCtx.TxDelayedTimer );
 8012e40:	4813      	ldr	r0, [pc, #76]	; (8012e90 <LoRaMacHandleMcpsRequest+0xd8>)
 8012e42:	f00d f92d 	bl	80200a0 <UTIL_TIMER_Stop>
            MacCtx.MacState &= ~LORAMAC_TX_DELAYED;
 8012e46:	4b11      	ldr	r3, [pc, #68]	; (8012e8c <LoRaMacHandleMcpsRequest+0xd4>)
 8012e48:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 8012e4c:	f023 0320 	bic.w	r3, r3, #32
 8012e50:	4a0e      	ldr	r2, [pc, #56]	; (8012e8c <LoRaMacHandleMcpsRequest+0xd4>)
 8012e52:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340
            StopRetransmission( );
 8012e56:	f002 f8c9 	bl	8014fec <StopRetransmission>
            MacCtx.AckTimeoutRetry = false;
            // Sends the same frame again
            OnTxDelayedTimerEvent( NULL );
        }
    }
}
 8012e5a:	e013      	b.n	8012e84 <LoRaMacHandleMcpsRequest+0xcc>
        else if( waitForRetransmission == false )
 8012e5c:	79bb      	ldrb	r3, [r7, #6]
 8012e5e:	f083 0301 	eor.w	r3, r3, #1
 8012e62:	b2db      	uxtb	r3, r3
 8012e64:	2b00      	cmp	r3, #0
 8012e66:	d00d      	beq.n	8012e84 <LoRaMacHandleMcpsRequest+0xcc>
            MacCtx.MacFlags.Bits.MacDone = 0;
 8012e68:	4a08      	ldr	r2, [pc, #32]	; (8012e8c <LoRaMacHandleMcpsRequest+0xd4>)
 8012e6a:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 8012e6e:	f36f 1345 	bfc	r3, #5, #1
 8012e72:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
            MacCtx.AckTimeoutRetry = false;
 8012e76:	4b05      	ldr	r3, [pc, #20]	; (8012e8c <LoRaMacHandleMcpsRequest+0xd4>)
 8012e78:	2200      	movs	r2, #0
 8012e7a:	f883 2413 	strb.w	r2, [r3, #1043]	; 0x413
            OnTxDelayedTimerEvent( NULL );
 8012e7e:	2000      	movs	r0, #0
 8012e80:	f000 f88c 	bl	8012f9c <OnTxDelayedTimerEvent>
}
 8012e84:	bf00      	nop
 8012e86:	3708      	adds	r7, #8
 8012e88:	46bd      	mov	sp, r7
 8012e8a:	bd80      	pop	{r7, pc}
 8012e8c:	20000ac8 	.word	0x20000ac8
 8012e90:	20000e30 	.word	0x20000e30

08012e94 <LoRaMacHandleMlmeRequest>:

static void LoRaMacHandleMlmeRequest( void )
{
 8012e94:	b580      	push	{r7, lr}
 8012e96:	af00      	add	r7, sp, #0
    // Handle join request
    if( MacCtx.MacFlags.Bits.MlmeReq == 1 )
 8012e98:	4b1b      	ldr	r3, [pc, #108]	; (8012f08 <LoRaMacHandleMlmeRequest+0x74>)
 8012e9a:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 8012e9e:	f003 0304 	and.w	r3, r3, #4
 8012ea2:	b2db      	uxtb	r3, r3
 8012ea4:	2b00      	cmp	r3, #0
 8012ea6:	d02c      	beq.n	8012f02 <LoRaMacHandleMlmeRequest+0x6e>
    {
        if( LoRaMacConfirmQueueIsCmdActive( MLME_JOIN ) == true )
 8012ea8:	2001      	movs	r0, #1
 8012eaa:	f004 fc0d 	bl	80176c8 <LoRaMacConfirmQueueIsCmdActive>
 8012eae:	4603      	mov	r3, r0
 8012eb0:	2b00      	cmp	r3, #0
 8012eb2:	d012      	beq.n	8012eda <LoRaMacHandleMlmeRequest+0x46>
        {
            if( LoRaMacConfirmQueueGetStatus( MLME_JOIN ) == LORAMAC_EVENT_INFO_STATUS_OK )
 8012eb4:	2001      	movs	r0, #1
 8012eb6:	f004 fba9 	bl	801760c <LoRaMacConfirmQueueGetStatus>
 8012eba:	4603      	mov	r3, r0
 8012ebc:	2b00      	cmp	r3, #0
 8012ebe:	d103      	bne.n	8012ec8 <LoRaMacHandleMlmeRequest+0x34>
            {// Node joined successfully
                MacCtx.ChannelsNbTransCounter = 0;
 8012ec0:	4b11      	ldr	r3, [pc, #68]	; (8012f08 <LoRaMacHandleMlmeRequest+0x74>)
 8012ec2:	2200      	movs	r2, #0
 8012ec4:	f883 2410 	strb.w	r2, [r3, #1040]	; 0x410
            }
            MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
 8012ec8:	4b0f      	ldr	r3, [pc, #60]	; (8012f08 <LoRaMacHandleMlmeRequest+0x74>)
 8012eca:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 8012ece:	f023 0302 	bic.w	r3, r3, #2
 8012ed2:	4a0d      	ldr	r2, [pc, #52]	; (8012f08 <LoRaMacHandleMlmeRequest+0x74>)
 8012ed4:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340
                 ( LoRaMacConfirmQueueIsCmdActive( MLME_TXCW_1 ) == true ) )
        {
            MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
        }
    }
}
 8012ed8:	e013      	b.n	8012f02 <LoRaMacHandleMlmeRequest+0x6e>
        else if( ( LoRaMacConfirmQueueIsCmdActive( MLME_TXCW ) == true ) ||
 8012eda:	2005      	movs	r0, #5
 8012edc:	f004 fbf4 	bl	80176c8 <LoRaMacConfirmQueueIsCmdActive>
 8012ee0:	4603      	mov	r3, r0
 8012ee2:	2b00      	cmp	r3, #0
 8012ee4:	d105      	bne.n	8012ef2 <LoRaMacHandleMlmeRequest+0x5e>
                 ( LoRaMacConfirmQueueIsCmdActive( MLME_TXCW_1 ) == true ) )
 8012ee6:	2006      	movs	r0, #6
 8012ee8:	f004 fbee 	bl	80176c8 <LoRaMacConfirmQueueIsCmdActive>
 8012eec:	4603      	mov	r3, r0
        else if( ( LoRaMacConfirmQueueIsCmdActive( MLME_TXCW ) == true ) ||
 8012eee:	2b00      	cmp	r3, #0
 8012ef0:	d007      	beq.n	8012f02 <LoRaMacHandleMlmeRequest+0x6e>
            MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
 8012ef2:	4b05      	ldr	r3, [pc, #20]	; (8012f08 <LoRaMacHandleMlmeRequest+0x74>)
 8012ef4:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 8012ef8:	f023 0302 	bic.w	r3, r3, #2
 8012efc:	4a02      	ldr	r2, [pc, #8]	; (8012f08 <LoRaMacHandleMlmeRequest+0x74>)
 8012efe:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340
}
 8012f02:	bf00      	nop
 8012f04:	bd80      	pop	{r7, pc}
 8012f06:	bf00      	nop
 8012f08:	20000ac8 	.word	0x20000ac8

08012f0c <LoRaMacCheckForBeaconAcquisition>:

static uint8_t LoRaMacCheckForBeaconAcquisition( void )
{
 8012f0c:	b580      	push	{r7, lr}
 8012f0e:	af00      	add	r7, sp, #0
    if( ( LoRaMacConfirmQueueIsCmdActive( MLME_BEACON_ACQUISITION ) == true ) &&
 8012f10:	200c      	movs	r0, #12
 8012f12:	f004 fbd9 	bl	80176c8 <LoRaMacConfirmQueueIsCmdActive>
 8012f16:	4603      	mov	r3, r0
 8012f18:	2b00      	cmp	r3, #0
 8012f1a:	d019      	beq.n	8012f50 <LoRaMacCheckForBeaconAcquisition+0x44>
        ( MacCtx.MacFlags.Bits.McpsReq == 0 ) )
 8012f1c:	4b0e      	ldr	r3, [pc, #56]	; (8012f58 <LoRaMacCheckForBeaconAcquisition+0x4c>)
 8012f1e:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 8012f22:	f003 0301 	and.w	r3, r3, #1
 8012f26:	b2db      	uxtb	r3, r3
    if( ( LoRaMacConfirmQueueIsCmdActive( MLME_BEACON_ACQUISITION ) == true ) &&
 8012f28:	2b00      	cmp	r3, #0
 8012f2a:	d111      	bne.n	8012f50 <LoRaMacCheckForBeaconAcquisition+0x44>
    {
        if( MacCtx.MacFlags.Bits.MlmeReq == 1 )
 8012f2c:	4b0a      	ldr	r3, [pc, #40]	; (8012f58 <LoRaMacCheckForBeaconAcquisition+0x4c>)
 8012f2e:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 8012f32:	f003 0304 	and.w	r3, r3, #4
 8012f36:	b2db      	uxtb	r3, r3
 8012f38:	2b00      	cmp	r3, #0
 8012f3a:	d009      	beq.n	8012f50 <LoRaMacCheckForBeaconAcquisition+0x44>
        {
            MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
 8012f3c:	4b06      	ldr	r3, [pc, #24]	; (8012f58 <LoRaMacCheckForBeaconAcquisition+0x4c>)
 8012f3e:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 8012f42:	f023 0302 	bic.w	r3, r3, #2
 8012f46:	4a04      	ldr	r2, [pc, #16]	; (8012f58 <LoRaMacCheckForBeaconAcquisition+0x4c>)
 8012f48:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340
            return 0x01;
 8012f4c:	2301      	movs	r3, #1
 8012f4e:	e000      	b.n	8012f52 <LoRaMacCheckForBeaconAcquisition+0x46>
        }
    }
    return 0x00;
 8012f50:	2300      	movs	r3, #0
}
 8012f52:	4618      	mov	r0, r3
 8012f54:	bd80      	pop	{r7, pc}
 8012f56:	bf00      	nop
 8012f58:	20000ac8 	.word	0x20000ac8

08012f5c <LoRaMacCheckForRxAbort>:

static void LoRaMacCheckForRxAbort( void )
{
 8012f5c:	b480      	push	{r7}
 8012f5e:	af00      	add	r7, sp, #0
    // A error occurs during receiving
    if( ( MacCtx.MacState & LORAMAC_RX_ABORT ) == LORAMAC_RX_ABORT )
 8012f60:	4b0d      	ldr	r3, [pc, #52]	; (8012f98 <LoRaMacCheckForRxAbort+0x3c>)
 8012f62:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 8012f66:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8012f6a:	2b00      	cmp	r3, #0
 8012f6c:	d00f      	beq.n	8012f8e <LoRaMacCheckForRxAbort+0x32>
    {
        MacCtx.MacState &= ~LORAMAC_RX_ABORT;
 8012f6e:	4b0a      	ldr	r3, [pc, #40]	; (8012f98 <LoRaMacCheckForRxAbort+0x3c>)
 8012f70:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 8012f74:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8012f78:	4a07      	ldr	r2, [pc, #28]	; (8012f98 <LoRaMacCheckForRxAbort+0x3c>)
 8012f7a:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340
        MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
 8012f7e:	4b06      	ldr	r3, [pc, #24]	; (8012f98 <LoRaMacCheckForRxAbort+0x3c>)
 8012f80:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 8012f84:	f023 0302 	bic.w	r3, r3, #2
 8012f88:	4a03      	ldr	r2, [pc, #12]	; (8012f98 <LoRaMacCheckForRxAbort+0x3c>)
 8012f8a:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340
    }
}
 8012f8e:	bf00      	nop
 8012f90:	46bd      	mov	sp, r7
 8012f92:	bc80      	pop	{r7}
 8012f94:	4770      	bx	lr
 8012f96:	bf00      	nop
 8012f98:	20000ac8 	.word	0x20000ac8

08012f9c <OnTxDelayedTimerEvent>:

static void OnTxDelayedTimerEvent( void* context )
{
 8012f9c:	b580      	push	{r7, lr}
 8012f9e:	b082      	sub	sp, #8
 8012fa0:	af00      	add	r7, sp, #0
 8012fa2:	6078      	str	r0, [r7, #4]
    TimerStop( &MacCtx.TxDelayedTimer );
 8012fa4:	4818      	ldr	r0, [pc, #96]	; (8013008 <OnTxDelayedTimerEvent+0x6c>)
 8012fa6:	f00d f87b 	bl	80200a0 <UTIL_TIMER_Stop>
    MacCtx.MacState &= ~LORAMAC_TX_DELAYED;
 8012faa:	4b18      	ldr	r3, [pc, #96]	; (801300c <OnTxDelayedTimerEvent+0x70>)
 8012fac:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 8012fb0:	f023 0320 	bic.w	r3, r3, #32
 8012fb4:	4a15      	ldr	r2, [pc, #84]	; (801300c <OnTxDelayedTimerEvent+0x70>)
 8012fb6:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340

    // Schedule frame, allow delayed frame transmissions
    switch( ScheduleTx( true ) )
 8012fba:	2001      	movs	r0, #1
 8012fbc:	f001 f9a8 	bl	8014310 <ScheduleTx>
 8012fc0:	4603      	mov	r3, r0
 8012fc2:	2b00      	cmp	r3, #0
 8012fc4:	d01a      	beq.n	8012ffc <OnTxDelayedTimerEvent+0x60>
 8012fc6:	2b0b      	cmp	r3, #11
 8012fc8:	d018      	beq.n	8012ffc <OnTxDelayedTimerEvent+0x60>
            break;
        }
        default:
        {
            // Stop retransmission attempt
            MacCtx.McpsConfirm.Datarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 8012fca:	4b10      	ldr	r3, [pc, #64]	; (801300c <OnTxDelayedTimerEvent+0x70>)
 8012fcc:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8012fd0:	f993 3085 	ldrsb.w	r3, [r3, #133]	; 0x85
 8012fd4:	b2da      	uxtb	r2, r3
 8012fd6:	4b0d      	ldr	r3, [pc, #52]	; (801300c <OnTxDelayedTimerEvent+0x70>)
 8012fd8:	f883 243e 	strb.w	r2, [r3, #1086]	; 0x43e
            MacCtx.McpsConfirm.NbRetries = MacCtx.AckTimeoutRetriesCounter;
 8012fdc:	4b0b      	ldr	r3, [pc, #44]	; (801300c <OnTxDelayedTimerEvent+0x70>)
 8012fde:	f893 2412 	ldrb.w	r2, [r3, #1042]	; 0x412
 8012fe2:	4b0a      	ldr	r3, [pc, #40]	; (801300c <OnTxDelayedTimerEvent+0x70>)
 8012fe4:	f883 2441 	strb.w	r2, [r3, #1089]	; 0x441
            MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_TX_DR_PAYLOAD_SIZE_ERROR;
 8012fe8:	4b08      	ldr	r3, [pc, #32]	; (801300c <OnTxDelayedTimerEvent+0x70>)
 8012fea:	2209      	movs	r2, #9
 8012fec:	f883 243d 	strb.w	r2, [r3, #1085]	; 0x43d
            LoRaMacConfirmQueueSetStatusCmn( LORAMAC_EVENT_INFO_STATUS_TX_DR_PAYLOAD_SIZE_ERROR );
 8012ff0:	2009      	movs	r0, #9
 8012ff2:	f004 fb35 	bl	8017660 <LoRaMacConfirmQueueSetStatusCmn>
            StopRetransmission( );
 8012ff6:	f001 fff9 	bl	8014fec <StopRetransmission>
            break;
 8012ffa:	e000      	b.n	8012ffe <OnTxDelayedTimerEvent+0x62>
            break;
 8012ffc:	bf00      	nop
        }
    }
}
 8012ffe:	bf00      	nop
 8013000:	3708      	adds	r7, #8
 8013002:	46bd      	mov	sp, r7
 8013004:	bd80      	pop	{r7, pc}
 8013006:	bf00      	nop
 8013008:	20000e30 	.word	0x20000e30
 801300c:	20000ac8 	.word	0x20000ac8

08013010 <OnRxWindow1TimerEvent>:

static void OnRxWindow1TimerEvent( void* context )
{
 8013010:	b580      	push	{r7, lr}
 8013012:	b082      	sub	sp, #8
 8013014:	af00      	add	r7, sp, #0
 8013016:	6078      	str	r0, [r7, #4]
    MacCtx.RxWindow1Config.Channel = MacCtx.Channel;
 8013018:	4b17      	ldr	r3, [pc, #92]	; (8013078 <OnRxWindow1TimerEvent+0x68>)
 801301a:	f893 2415 	ldrb.w	r2, [r3, #1045]	; 0x415
 801301e:	4b16      	ldr	r3, [pc, #88]	; (8013078 <OnRxWindow1TimerEvent+0x68>)
 8013020:	f883 23b8 	strb.w	r2, [r3, #952]	; 0x3b8
    MacCtx.RxWindow1Config.DrOffset = MacCtx.NvmCtx->MacParams.Rx1DrOffset;
 8013024:	4b14      	ldr	r3, [pc, #80]	; (8013078 <OnRxWindow1TimerEvent+0x68>)
 8013026:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801302a:	f893 30a5 	ldrb.w	r3, [r3, #165]	; 0xa5
 801302e:	b25a      	sxtb	r2, r3
 8013030:	4b11      	ldr	r3, [pc, #68]	; (8013078 <OnRxWindow1TimerEvent+0x68>)
 8013032:	f883 23bb 	strb.w	r2, [r3, #955]	; 0x3bb
    MacCtx.RxWindow1Config.DownlinkDwellTime = MacCtx.NvmCtx->MacParams.DownlinkDwellTime;
 8013036:	4b10      	ldr	r3, [pc, #64]	; (8013078 <OnRxWindow1TimerEvent+0x68>)
 8013038:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801303c:	f893 20b9 	ldrb.w	r2, [r3, #185]	; 0xb9
 8013040:	4b0d      	ldr	r3, [pc, #52]	; (8013078 <OnRxWindow1TimerEvent+0x68>)
 8013042:	f883 23c8 	strb.w	r2, [r3, #968]	; 0x3c8
    MacCtx.RxWindow1Config.RepeaterSupport = MacCtx.NvmCtx->RepeaterSupport;
 8013046:	4b0c      	ldr	r3, [pc, #48]	; (8013078 <OnRxWindow1TimerEvent+0x68>)
 8013048:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801304c:	f893 20ca 	ldrb.w	r2, [r3, #202]	; 0xca
 8013050:	4b09      	ldr	r3, [pc, #36]	; (8013078 <OnRxWindow1TimerEvent+0x68>)
 8013052:	f883 23c9 	strb.w	r2, [r3, #969]	; 0x3c9
    MacCtx.RxWindow1Config.RxContinuous = false;
 8013056:	4b08      	ldr	r3, [pc, #32]	; (8013078 <OnRxWindow1TimerEvent+0x68>)
 8013058:	2200      	movs	r2, #0
 801305a:	f883 23ca 	strb.w	r2, [r3, #970]	; 0x3ca
    MacCtx.RxWindow1Config.RxSlot = RX_SLOT_WIN_1;
 801305e:	4b06      	ldr	r3, [pc, #24]	; (8013078 <OnRxWindow1TimerEvent+0x68>)
 8013060:	2200      	movs	r2, #0
 8013062:	f883 23cb 	strb.w	r2, [r3, #971]	; 0x3cb

    RxWindowSetup( &MacCtx.RxWindowTimer1, &MacCtx.RxWindow1Config );
 8013066:	4905      	ldr	r1, [pc, #20]	; (801307c <OnRxWindow1TimerEvent+0x6c>)
 8013068:	4805      	ldr	r0, [pc, #20]	; (8013080 <OnRxWindow1TimerEvent+0x70>)
 801306a:	f001 fb91 	bl	8014790 <RxWindowSetup>
}
 801306e:	bf00      	nop
 8013070:	3708      	adds	r7, #8
 8013072:	46bd      	mov	sp, r7
 8013074:	bd80      	pop	{r7, pc}
 8013076:	bf00      	nop
 8013078:	20000ac8 	.word	0x20000ac8
 801307c:	20000e80 	.word	0x20000e80
 8013080:	20000e48 	.word	0x20000e48

08013084 <OnRxWindow2TimerEvent>:

static void OnRxWindow2TimerEvent( void* context )
{
 8013084:	b580      	push	{r7, lr}
 8013086:	b082      	sub	sp, #8
 8013088:	af00      	add	r7, sp, #0
 801308a:	6078      	str	r0, [r7, #4]
    // Check if we are processing Rx1 window.
    // If yes, we don't setup the Rx2 window.
    if( MacCtx.RxSlot == RX_SLOT_WIN_1 )
 801308c:	4b19      	ldr	r3, [pc, #100]	; (80130f4 <OnRxWindow2TimerEvent+0x70>)
 801308e:	f893 3480 	ldrb.w	r3, [r3, #1152]	; 0x480
 8013092:	2b00      	cmp	r3, #0
 8013094:	d02a      	beq.n	80130ec <OnRxWindow2TimerEvent+0x68>
    {
        return;
    }
    MacCtx.RxWindow2Config.Channel = MacCtx.Channel;
 8013096:	4b17      	ldr	r3, [pc, #92]	; (80130f4 <OnRxWindow2TimerEvent+0x70>)
 8013098:	f893 2415 	ldrb.w	r2, [r3, #1045]	; 0x415
 801309c:	4b15      	ldr	r3, [pc, #84]	; (80130f4 <OnRxWindow2TimerEvent+0x70>)
 801309e:	f883 23cc 	strb.w	r2, [r3, #972]	; 0x3cc
    MacCtx.RxWindow2Config.Frequency = MacCtx.NvmCtx->MacParams.Rx2Channel.Frequency;
 80130a2:	4b14      	ldr	r3, [pc, #80]	; (80130f4 <OnRxWindow2TimerEvent+0x70>)
 80130a4:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80130a8:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 80130ac:	4a11      	ldr	r2, [pc, #68]	; (80130f4 <OnRxWindow2TimerEvent+0x70>)
 80130ae:	f8c2 33d0 	str.w	r3, [r2, #976]	; 0x3d0
    MacCtx.RxWindow2Config.DownlinkDwellTime = MacCtx.NvmCtx->MacParams.DownlinkDwellTime;
 80130b2:	4b10      	ldr	r3, [pc, #64]	; (80130f4 <OnRxWindow2TimerEvent+0x70>)
 80130b4:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80130b8:	f893 20b9 	ldrb.w	r2, [r3, #185]	; 0xb9
 80130bc:	4b0d      	ldr	r3, [pc, #52]	; (80130f4 <OnRxWindow2TimerEvent+0x70>)
 80130be:	f883 23dc 	strb.w	r2, [r3, #988]	; 0x3dc
    MacCtx.RxWindow2Config.RepeaterSupport = MacCtx.NvmCtx->RepeaterSupport;
 80130c2:	4b0c      	ldr	r3, [pc, #48]	; (80130f4 <OnRxWindow2TimerEvent+0x70>)
 80130c4:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80130c8:	f893 20ca 	ldrb.w	r2, [r3, #202]	; 0xca
 80130cc:	4b09      	ldr	r3, [pc, #36]	; (80130f4 <OnRxWindow2TimerEvent+0x70>)
 80130ce:	f883 23dd 	strb.w	r2, [r3, #989]	; 0x3dd
    MacCtx.RxWindow2Config.RxContinuous = false;
 80130d2:	4b08      	ldr	r3, [pc, #32]	; (80130f4 <OnRxWindow2TimerEvent+0x70>)
 80130d4:	2200      	movs	r2, #0
 80130d6:	f883 23de 	strb.w	r2, [r3, #990]	; 0x3de
    MacCtx.RxWindow2Config.RxSlot = RX_SLOT_WIN_2;
 80130da:	4b06      	ldr	r3, [pc, #24]	; (80130f4 <OnRxWindow2TimerEvent+0x70>)
 80130dc:	2201      	movs	r2, #1
 80130de:	f883 23df 	strb.w	r2, [r3, #991]	; 0x3df

    RxWindowSetup( &MacCtx.RxWindowTimer2, &MacCtx.RxWindow2Config );
 80130e2:	4905      	ldr	r1, [pc, #20]	; (80130f8 <OnRxWindow2TimerEvent+0x74>)
 80130e4:	4805      	ldr	r0, [pc, #20]	; (80130fc <OnRxWindow2TimerEvent+0x78>)
 80130e6:	f001 fb53 	bl	8014790 <RxWindowSetup>
 80130ea:	e000      	b.n	80130ee <OnRxWindow2TimerEvent+0x6a>
        return;
 80130ec:	bf00      	nop
}
 80130ee:	3708      	adds	r7, #8
 80130f0:	46bd      	mov	sp, r7
 80130f2:	bd80      	pop	{r7, pc}
 80130f4:	20000ac8 	.word	0x20000ac8
 80130f8:	20000e94 	.word	0x20000e94
 80130fc:	20000e60 	.word	0x20000e60

08013100 <OnAckTimeoutTimerEvent>:

static void OnAckTimeoutTimerEvent( void* context )
{
 8013100:	b580      	push	{r7, lr}
 8013102:	b082      	sub	sp, #8
 8013104:	af00      	add	r7, sp, #0
 8013106:	6078      	str	r0, [r7, #4]
    TimerStop( &MacCtx.AckTimeoutTimer );
 8013108:	4816      	ldr	r0, [pc, #88]	; (8013164 <OnAckTimeoutTimerEvent+0x64>)
 801310a:	f00c ffc9 	bl	80200a0 <UTIL_TIMER_Stop>

    if( MacCtx.NodeAckRequested == true )
 801310e:	4b16      	ldr	r3, [pc, #88]	; (8013168 <OnAckTimeoutTimerEvent+0x68>)
 8013110:	f893 3414 	ldrb.w	r3, [r3, #1044]	; 0x414
 8013114:	2b00      	cmp	r3, #0
 8013116:	d003      	beq.n	8013120 <OnAckTimeoutTimerEvent+0x20>
    {
        MacCtx.AckTimeoutRetry = true;
 8013118:	4b13      	ldr	r3, [pc, #76]	; (8013168 <OnAckTimeoutTimerEvent+0x68>)
 801311a:	2201      	movs	r2, #1
 801311c:	f883 2413 	strb.w	r2, [r3, #1043]	; 0x413
    }
    if( MacCtx.NvmCtx->DeviceClass == CLASS_C )
 8013120:	4b11      	ldr	r3, [pc, #68]	; (8013168 <OnAckTimeoutTimerEvent+0x68>)
 8013122:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8013126:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 801312a:	2b02      	cmp	r3, #2
 801312c:	d106      	bne.n	801313c <OnAckTimeoutTimerEvent+0x3c>
    {
        MacCtx.MacFlags.Bits.MacDone = 1;
 801312e:	4a0e      	ldr	r2, [pc, #56]	; (8013168 <OnAckTimeoutTimerEvent+0x68>)
 8013130:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 8013134:	f043 0320 	orr.w	r3, r3, #32
 8013138:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
    }
    if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->MacProcessNotify != NULL ) )
 801313c:	4b0a      	ldr	r3, [pc, #40]	; (8013168 <OnAckTimeoutTimerEvent+0x68>)
 801313e:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 8013142:	2b00      	cmp	r3, #0
 8013144:	d00a      	beq.n	801315c <OnAckTimeoutTimerEvent+0x5c>
 8013146:	4b08      	ldr	r3, [pc, #32]	; (8013168 <OnAckTimeoutTimerEvent+0x68>)
 8013148:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 801314c:	68db      	ldr	r3, [r3, #12]
 801314e:	2b00      	cmp	r3, #0
 8013150:	d004      	beq.n	801315c <OnAckTimeoutTimerEvent+0x5c>
    {
        MacCtx.MacCallbacks->MacProcessNotify( );
 8013152:	4b05      	ldr	r3, [pc, #20]	; (8013168 <OnAckTimeoutTimerEvent+0x68>)
 8013154:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 8013158:	68db      	ldr	r3, [r3, #12]
 801315a:	4798      	blx	r3
    }
}
 801315c:	bf00      	nop
 801315e:	3708      	adds	r7, #8
 8013160:	46bd      	mov	sp, r7
 8013162:	bd80      	pop	{r7, pc}
 8013164:	20000ec0 	.word	0x20000ec0
 8013168:	20000ac8 	.word	0x20000ac8

0801316c <GetFCntDown>:

static LoRaMacCryptoStatus_t GetFCntDown( AddressIdentifier_t addrID, FType_t fType, LoRaMacMessageData_t* macMsg, Version_t lrWanVersion,
                                          uint16_t maxFCntGap, FCntIdentifier_t* fCntID, uint32_t* currentDown )
{
 801316c:	b580      	push	{r7, lr}
 801316e:	b084      	sub	sp, #16
 8013170:	af00      	add	r7, sp, #0
 8013172:	60ba      	str	r2, [r7, #8]
 8013174:	607b      	str	r3, [r7, #4]
 8013176:	4603      	mov	r3, r0
 8013178:	73fb      	strb	r3, [r7, #15]
 801317a:	460b      	mov	r3, r1
 801317c:	73bb      	strb	r3, [r7, #14]
    if( ( macMsg == NULL ) || ( fCntID == NULL ) ||
 801317e:	68bb      	ldr	r3, [r7, #8]
 8013180:	2b00      	cmp	r3, #0
 8013182:	d005      	beq.n	8013190 <GetFCntDown+0x24>
 8013184:	69fb      	ldr	r3, [r7, #28]
 8013186:	2b00      	cmp	r3, #0
 8013188:	d002      	beq.n	8013190 <GetFCntDown+0x24>
 801318a:	6a3b      	ldr	r3, [r7, #32]
 801318c:	2b00      	cmp	r3, #0
 801318e:	d101      	bne.n	8013194 <GetFCntDown+0x28>
        ( currentDown == NULL ) )
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8013190:	230a      	movs	r3, #10
 8013192:	e029      	b.n	80131e8 <GetFCntDown+0x7c>
    }

    // Determine the frame counter identifier and choose counter from FCntList
    switch( addrID )
 8013194:	7bfb      	ldrb	r3, [r7, #15]
 8013196:	2b00      	cmp	r3, #0
 8013198:	d016      	beq.n	80131c8 <GetFCntDown+0x5c>
 801319a:	2b01      	cmp	r3, #1
 801319c:	d118      	bne.n	80131d0 <GetFCntDown+0x64>
    {
        case UNICAST_DEV_ADDR:
            if( lrWanVersion.Fields.Minor == 1 )
 801319e:	79bb      	ldrb	r3, [r7, #6]
 80131a0:	2b01      	cmp	r3, #1
 80131a2:	d10d      	bne.n	80131c0 <GetFCntDown+0x54>
            {
                if( ( fType == FRAME_TYPE_A ) || ( fType == FRAME_TYPE_D ) )
 80131a4:	7bbb      	ldrb	r3, [r7, #14]
 80131a6:	2b00      	cmp	r3, #0
 80131a8:	d002      	beq.n	80131b0 <GetFCntDown+0x44>
 80131aa:	7bbb      	ldrb	r3, [r7, #14]
 80131ac:	2b03      	cmp	r3, #3
 80131ae:	d103      	bne.n	80131b8 <GetFCntDown+0x4c>
                {
                    *fCntID = A_FCNT_DOWN;
 80131b0:	69fb      	ldr	r3, [r7, #28]
 80131b2:	2202      	movs	r2, #2
 80131b4:	701a      	strb	r2, [r3, #0]
            }
            else
            { // For LoRaWAN 1.0.X
                *fCntID = FCNT_DOWN;
            }
            break;
 80131b6:	e00d      	b.n	80131d4 <GetFCntDown+0x68>
                    *fCntID = N_FCNT_DOWN;
 80131b8:	69fb      	ldr	r3, [r7, #28]
 80131ba:	2201      	movs	r2, #1
 80131bc:	701a      	strb	r2, [r3, #0]
            break;
 80131be:	e009      	b.n	80131d4 <GetFCntDown+0x68>
                *fCntID = FCNT_DOWN;
 80131c0:	69fb      	ldr	r3, [r7, #28]
 80131c2:	2203      	movs	r2, #3
 80131c4:	701a      	strb	r2, [r3, #0]
            break;
 80131c6:	e005      	b.n	80131d4 <GetFCntDown+0x68>
        case MULTICAST_0_ADDR:
            *fCntID = MC_FCNT_DOWN_0;
 80131c8:	69fb      	ldr	r3, [r7, #28]
 80131ca:	2204      	movs	r2, #4
 80131cc:	701a      	strb	r2, [r3, #0]
            break;
 80131ce:	e001      	b.n	80131d4 <GetFCntDown+0x68>
        case MULTICAST_3_ADDR:
            *fCntID = MC_FCNT_DOWN_3;
            break;
#endif /* LORAMAC_MAX_MC_CTX > 1 */
        default:
            return LORAMAC_CRYPTO_FAIL_FCNT_ID;
 80131d0:	2305      	movs	r3, #5
 80131d2:	e009      	b.n	80131e8 <GetFCntDown+0x7c>
    }

    return LoRaMacCryptoGetFCntDown( *fCntID, maxFCntGap, macMsg->FHDR.FCnt, currentDown );
 80131d4:	69fb      	ldr	r3, [r7, #28]
 80131d6:	7818      	ldrb	r0, [r3, #0]
 80131d8:	68bb      	ldr	r3, [r7, #8]
 80131da:	89db      	ldrh	r3, [r3, #14]
 80131dc:	461a      	mov	r2, r3
 80131de:	8b39      	ldrh	r1, [r7, #24]
 80131e0:	6a3b      	ldr	r3, [r7, #32]
 80131e2:	f004 fe71 	bl	8017ec8 <LoRaMacCryptoGetFCntDown>
 80131e6:	4603      	mov	r3, r0
}
 80131e8:	4618      	mov	r0, r3
 80131ea:	3710      	adds	r7, #16
 80131ec:	46bd      	mov	sp, r7
 80131ee:	bd80      	pop	{r7, pc}

080131f0 <SwitchClass>:

static LoRaMacStatus_t SwitchClass( DeviceClass_t deviceClass )
{
 80131f0:	b5b0      	push	{r4, r5, r7, lr}
 80131f2:	b084      	sub	sp, #16
 80131f4:	af00      	add	r7, sp, #0
 80131f6:	4603      	mov	r3, r0
 80131f8:	71fb      	strb	r3, [r7, #7]
    LoRaMacStatus_t status = LORAMAC_STATUS_PARAMETER_INVALID;
 80131fa:	2303      	movs	r3, #3
 80131fc:	73fb      	strb	r3, [r7, #15]

    switch( MacCtx.NvmCtx->DeviceClass )
 80131fe:	4b71      	ldr	r3, [pc, #452]	; (80133c4 <SwitchClass+0x1d4>)
 8013200:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8013204:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8013208:	2b02      	cmp	r3, #2
 801320a:	f000 80c1 	beq.w	8013390 <SwitchClass+0x1a0>
 801320e:	2b02      	cmp	r3, #2
 8013210:	f300 80d2 	bgt.w	80133b8 <SwitchClass+0x1c8>
 8013214:	2b00      	cmp	r3, #0
 8013216:	d003      	beq.n	8013220 <SwitchClass+0x30>
 8013218:	2b01      	cmp	r3, #1
 801321a:	f000 80a9 	beq.w	8013370 <SwitchClass+0x180>
 801321e:	e0cb      	b.n	80133b8 <SwitchClass+0x1c8>
    {
        case CLASS_A:
        {
            if( deviceClass == CLASS_A )
 8013220:	79fb      	ldrb	r3, [r7, #7]
 8013222:	2b00      	cmp	r3, #0
 8013224:	d10b      	bne.n	801323e <SwitchClass+0x4e>
            {
                // Revert back RxC parameters
                MacCtx.NvmCtx->MacParams.RxCChannel = MacCtx.NvmCtx->MacParams.Rx2Channel;
 8013226:	4b67      	ldr	r3, [pc, #412]	; (80133c4 <SwitchClass+0x1d4>)
 8013228:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 801322c:	4b65      	ldr	r3, [pc, #404]	; (80133c4 <SwitchClass+0x1d4>)
 801322e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8013232:	33b0      	adds	r3, #176	; 0xb0
 8013234:	32a8      	adds	r2, #168	; 0xa8
 8013236:	e892 0003 	ldmia.w	r2, {r0, r1}
 801323a:	e883 0003 	stmia.w	r3, {r0, r1}
            }
            if( deviceClass == CLASS_B )
 801323e:	79fb      	ldrb	r3, [r7, #7]
 8013240:	2b01      	cmp	r3, #1
 8013242:	d10e      	bne.n	8013262 <SwitchClass+0x72>
            {
                status = LoRaMacClassBSwitchClass( deviceClass );
 8013244:	79fb      	ldrb	r3, [r7, #7]
 8013246:	4618      	mov	r0, r3
 8013248:	f003 fd26 	bl	8016c98 <LoRaMacClassBSwitchClass>
 801324c:	4603      	mov	r3, r0
 801324e:	73fb      	strb	r3, [r7, #15]
                if( status == LORAMAC_STATUS_OK )
 8013250:	7bfb      	ldrb	r3, [r7, #15]
 8013252:	2b00      	cmp	r3, #0
 8013254:	d105      	bne.n	8013262 <SwitchClass+0x72>
                {
                    MacCtx.NvmCtx->DeviceClass = deviceClass;
 8013256:	4b5b      	ldr	r3, [pc, #364]	; (80133c4 <SwitchClass+0x1d4>)
 8013258:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801325c:	79fa      	ldrb	r2, [r7, #7]
 801325e:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c
                }
            }

            if( deviceClass == CLASS_C )
 8013262:	79fb      	ldrb	r3, [r7, #7]
 8013264:	2b02      	cmp	r3, #2
 8013266:	f040 80a2 	bne.w	80133ae <SwitchClass+0x1be>
            {
                MacCtx.NvmCtx->DeviceClass = deviceClass;
 801326a:	4b56      	ldr	r3, [pc, #344]	; (80133c4 <SwitchClass+0x1d4>)
 801326c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8013270:	79fa      	ldrb	r2, [r7, #7]
 8013272:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

                MacCtx.RxWindowCConfig = MacCtx.RxWindow2Config;
 8013276:	4a53      	ldr	r2, [pc, #332]	; (80133c4 <SwitchClass+0x1d4>)
 8013278:	4b52      	ldr	r3, [pc, #328]	; (80133c4 <SwitchClass+0x1d4>)
 801327a:	f502 7478 	add.w	r4, r2, #992	; 0x3e0
 801327e:	f503 7573 	add.w	r5, r3, #972	; 0x3cc
 8013282:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8013284:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8013286:	682b      	ldr	r3, [r5, #0]
 8013288:	6023      	str	r3, [r4, #0]
                MacCtx.RxWindowCConfig.RxSlot = RX_SLOT_WIN_CLASS_C;
 801328a:	4b4e      	ldr	r3, [pc, #312]	; (80133c4 <SwitchClass+0x1d4>)
 801328c:	2202      	movs	r2, #2
 801328e:	f883 23f3 	strb.w	r2, [r3, #1011]	; 0x3f3

                for( int8_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 8013292:	2300      	movs	r3, #0
 8013294:	73bb      	strb	r3, [r7, #14]
 8013296:	e05b      	b.n	8013350 <SwitchClass+0x160>
                {
                    if( MacCtx.NvmCtx->MulticastChannelList[i].ChannelParams.IsEnabled == true )
 8013298:	4b4a      	ldr	r3, [pc, #296]	; (80133c4 <SwitchClass+0x1d4>)
 801329a:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 801329e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80132a2:	212c      	movs	r1, #44	; 0x2c
 80132a4:	fb01 f303 	mul.w	r3, r1, r3
 80132a8:	4413      	add	r3, r2
 80132aa:	3352      	adds	r3, #82	; 0x52
 80132ac:	781b      	ldrb	r3, [r3, #0]
 80132ae:	2b00      	cmp	r3, #0
 80132b0:	d048      	beq.n	8013344 <SwitchClass+0x154>
                    {
                        MacCtx.NvmCtx->MacParams.RxCChannel.Frequency = MacCtx.NvmCtx->MulticastChannelList[i].ChannelParams.RxParams.ClassC.Frequency;
 80132b2:	4b44      	ldr	r3, [pc, #272]	; (80133c4 <SwitchClass+0x1d4>)
 80132b4:	f8d3 1484 	ldr.w	r1, [r3, #1156]	; 0x484
 80132b8:	f997 200e 	ldrsb.w	r2, [r7, #14]
 80132bc:	4b41      	ldr	r3, [pc, #260]	; (80133c4 <SwitchClass+0x1d4>)
 80132be:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80132c2:	202c      	movs	r0, #44	; 0x2c
 80132c4:	fb00 f202 	mul.w	r2, r0, r2
 80132c8:	440a      	add	r2, r1
 80132ca:	3268      	adds	r2, #104	; 0x68
 80132cc:	6812      	ldr	r2, [r2, #0]
 80132ce:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
                        MacCtx.NvmCtx->MacParams.RxCChannel.Datarate = MacCtx.NvmCtx->MulticastChannelList[i].ChannelParams.RxParams.ClassC.Datarate;
 80132d2:	4b3c      	ldr	r3, [pc, #240]	; (80133c4 <SwitchClass+0x1d4>)
 80132d4:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 80132d8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80132dc:	212c      	movs	r1, #44	; 0x2c
 80132de:	fb01 f303 	mul.w	r3, r1, r3
 80132e2:	4413      	add	r3, r2
 80132e4:	336c      	adds	r3, #108	; 0x6c
 80132e6:	f993 2000 	ldrsb.w	r2, [r3]
 80132ea:	4b36      	ldr	r3, [pc, #216]	; (80133c4 <SwitchClass+0x1d4>)
 80132ec:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80132f0:	b2d2      	uxtb	r2, r2
 80132f2:	f883 20b4 	strb.w	r2, [r3, #180]	; 0xb4

                        MacCtx.RxWindowCConfig.Channel = MacCtx.Channel;
 80132f6:	4b33      	ldr	r3, [pc, #204]	; (80133c4 <SwitchClass+0x1d4>)
 80132f8:	f893 2415 	ldrb.w	r2, [r3, #1045]	; 0x415
 80132fc:	4b31      	ldr	r3, [pc, #196]	; (80133c4 <SwitchClass+0x1d4>)
 80132fe:	f883 23e0 	strb.w	r2, [r3, #992]	; 0x3e0
                        MacCtx.RxWindowCConfig.Frequency = MacCtx.NvmCtx->MacParams.RxCChannel.Frequency;
 8013302:	4b30      	ldr	r3, [pc, #192]	; (80133c4 <SwitchClass+0x1d4>)
 8013304:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8013308:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 801330c:	4a2d      	ldr	r2, [pc, #180]	; (80133c4 <SwitchClass+0x1d4>)
 801330e:	f8c2 33e4 	str.w	r3, [r2, #996]	; 0x3e4
                        MacCtx.RxWindowCConfig.DownlinkDwellTime = MacCtx.NvmCtx->MacParams.DownlinkDwellTime;
 8013312:	4b2c      	ldr	r3, [pc, #176]	; (80133c4 <SwitchClass+0x1d4>)
 8013314:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8013318:	f893 20b9 	ldrb.w	r2, [r3, #185]	; 0xb9
 801331c:	4b29      	ldr	r3, [pc, #164]	; (80133c4 <SwitchClass+0x1d4>)
 801331e:	f883 23f0 	strb.w	r2, [r3, #1008]	; 0x3f0
                        MacCtx.RxWindowCConfig.RepeaterSupport = MacCtx.NvmCtx->RepeaterSupport;
 8013322:	4b28      	ldr	r3, [pc, #160]	; (80133c4 <SwitchClass+0x1d4>)
 8013324:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8013328:	f893 20ca 	ldrb.w	r2, [r3, #202]	; 0xca
 801332c:	4b25      	ldr	r3, [pc, #148]	; (80133c4 <SwitchClass+0x1d4>)
 801332e:	f883 23f1 	strb.w	r2, [r3, #1009]	; 0x3f1
                        MacCtx.RxWindowCConfig.RxSlot = RX_SLOT_WIN_CLASS_C_MULTICAST;
 8013332:	4b24      	ldr	r3, [pc, #144]	; (80133c4 <SwitchClass+0x1d4>)
 8013334:	2203      	movs	r2, #3
 8013336:	f883 23f3 	strb.w	r2, [r3, #1011]	; 0x3f3
                        MacCtx.RxWindowCConfig.RxContinuous = true;
 801333a:	4b22      	ldr	r3, [pc, #136]	; (80133c4 <SwitchClass+0x1d4>)
 801333c:	2201      	movs	r2, #1
 801333e:	f883 23f2 	strb.w	r2, [r3, #1010]	; 0x3f2
                        break;
 8013342:	e009      	b.n	8013358 <SwitchClass+0x168>
                for( int8_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 8013344:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8013348:	b2db      	uxtb	r3, r3
 801334a:	3301      	adds	r3, #1
 801334c:	b2db      	uxtb	r3, r3
 801334e:	73bb      	strb	r3, [r7, #14]
 8013350:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8013354:	2b00      	cmp	r3, #0
 8013356:	dd9f      	ble.n	8013298 <SwitchClass+0xa8>
                    }
                }

                // Set the NodeAckRequested indicator to default
                MacCtx.NodeAckRequested = false;
 8013358:	4b1a      	ldr	r3, [pc, #104]	; (80133c4 <SwitchClass+0x1d4>)
 801335a:	2200      	movs	r2, #0
 801335c:	f883 2414 	strb.w	r2, [r3, #1044]	; 0x414
                // Set the radio into sleep mode in case we are still in RX mode
                Radio.Sleep( );
 8013360:	4b19      	ldr	r3, [pc, #100]	; (80133c8 <SwitchClass+0x1d8>)
 8013362:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8013364:	4798      	blx	r3

                OpenContinuousRxCWindow( );
 8013366:	f001 fa43 	bl	80147f0 <OpenContinuousRxCWindow>

                status = LORAMAC_STATUS_OK;
 801336a:	2300      	movs	r3, #0
 801336c:	73fb      	strb	r3, [r7, #15]
            }
            break;
 801336e:	e01e      	b.n	80133ae <SwitchClass+0x1be>
        }
        case CLASS_B:
        {
            status = LoRaMacClassBSwitchClass( deviceClass );
 8013370:	79fb      	ldrb	r3, [r7, #7]
 8013372:	4618      	mov	r0, r3
 8013374:	f003 fc90 	bl	8016c98 <LoRaMacClassBSwitchClass>
 8013378:	4603      	mov	r3, r0
 801337a:	73fb      	strb	r3, [r7, #15]
            if( status == LORAMAC_STATUS_OK )
 801337c:	7bfb      	ldrb	r3, [r7, #15]
 801337e:	2b00      	cmp	r3, #0
 8013380:	d117      	bne.n	80133b2 <SwitchClass+0x1c2>
            {
                MacCtx.NvmCtx->DeviceClass = deviceClass;
 8013382:	4b10      	ldr	r3, [pc, #64]	; (80133c4 <SwitchClass+0x1d4>)
 8013384:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8013388:	79fa      	ldrb	r2, [r7, #7]
 801338a:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c
            }
            break;
 801338e:	e010      	b.n	80133b2 <SwitchClass+0x1c2>
        }
        case CLASS_C:
        {
            if( deviceClass == CLASS_A )
 8013390:	79fb      	ldrb	r3, [r7, #7]
 8013392:	2b00      	cmp	r3, #0
 8013394:	d10f      	bne.n	80133b6 <SwitchClass+0x1c6>
            {
                MacCtx.NvmCtx->DeviceClass = deviceClass;
 8013396:	4b0b      	ldr	r3, [pc, #44]	; (80133c4 <SwitchClass+0x1d4>)
 8013398:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801339c:	79fa      	ldrb	r2, [r7, #7]
 801339e:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

                // Set the radio into sleep to setup a defined state
                Radio.Sleep( );
 80133a2:	4b09      	ldr	r3, [pc, #36]	; (80133c8 <SwitchClass+0x1d8>)
 80133a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80133a6:	4798      	blx	r3

                status = LORAMAC_STATUS_OK;
 80133a8:	2300      	movs	r3, #0
 80133aa:	73fb      	strb	r3, [r7, #15]
            }
            break;
 80133ac:	e003      	b.n	80133b6 <SwitchClass+0x1c6>
            break;
 80133ae:	bf00      	nop
 80133b0:	e002      	b.n	80133b8 <SwitchClass+0x1c8>
            break;
 80133b2:	bf00      	nop
 80133b4:	e000      	b.n	80133b8 <SwitchClass+0x1c8>
            break;
 80133b6:	bf00      	nop
        }
    }

    return status;
 80133b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80133ba:	4618      	mov	r0, r3
 80133bc:	3710      	adds	r7, #16
 80133be:	46bd      	mov	sp, r7
 80133c0:	bdb0      	pop	{r4, r5, r7, pc}
 80133c2:	bf00      	nop
 80133c4:	20000ac8 	.word	0x20000ac8
 80133c8:	08022be4 	.word	0x08022be4

080133cc <GetMaxAppPayloadWithoutFOptsLength>:

static uint8_t GetMaxAppPayloadWithoutFOptsLength( int8_t datarate )
{
 80133cc:	b580      	push	{r7, lr}
 80133ce:	b086      	sub	sp, #24
 80133d0:	af00      	add	r7, sp, #0
 80133d2:	4603      	mov	r3, r0
 80133d4:	71fb      	strb	r3, [r7, #7]
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;

    // Setup PHY request
    getPhy.UplinkDwellTime = MacCtx.NvmCtx->MacParams.UplinkDwellTime;
 80133d6:	4b12      	ldr	r3, [pc, #72]	; (8013420 <GetMaxAppPayloadWithoutFOptsLength+0x54>)
 80133d8:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80133dc:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 80133e0:	74bb      	strb	r3, [r7, #18]
    getPhy.Datarate = datarate;
 80133e2:	79fb      	ldrb	r3, [r7, #7]
 80133e4:	747b      	strb	r3, [r7, #17]
    getPhy.Attribute = PHY_MAX_PAYLOAD;
 80133e6:	230d      	movs	r3, #13
 80133e8:	743b      	strb	r3, [r7, #16]

    // Get the maximum payload length
    if( MacCtx.NvmCtx->RepeaterSupport == true )
 80133ea:	4b0d      	ldr	r3, [pc, #52]	; (8013420 <GetMaxAppPayloadWithoutFOptsLength+0x54>)
 80133ec:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80133f0:	f893 30ca 	ldrb.w	r3, [r3, #202]	; 0xca
 80133f4:	2b00      	cmp	r3, #0
 80133f6:	d001      	beq.n	80133fc <GetMaxAppPayloadWithoutFOptsLength+0x30>
    {
        getPhy.Attribute = PHY_MAX_PAYLOAD_REPEATER;
 80133f8:	230e      	movs	r3, #14
 80133fa:	743b      	strb	r3, [r7, #16]
    }

    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 80133fc:	4b08      	ldr	r3, [pc, #32]	; (8013420 <GetMaxAppPayloadWithoutFOptsLength+0x54>)
 80133fe:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8013402:	781b      	ldrb	r3, [r3, #0]
 8013404:	f107 0210 	add.w	r2, r7, #16
 8013408:	4611      	mov	r1, r2
 801340a:	4618      	mov	r0, r3
 801340c:	f005 fbb9 	bl	8018b82 <RegionGetPhyParam>
 8013410:	4603      	mov	r3, r0
 8013412:	60fb      	str	r3, [r7, #12]

    return phyParam.Value;
 8013414:	68fb      	ldr	r3, [r7, #12]
 8013416:	b2db      	uxtb	r3, r3
}
 8013418:	4618      	mov	r0, r3
 801341a:	3718      	adds	r7, #24
 801341c:	46bd      	mov	sp, r7
 801341e:	bd80      	pop	{r7, pc}
 8013420:	20000ac8 	.word	0x20000ac8

08013424 <ValidatePayloadLength>:

static bool ValidatePayloadLength( uint8_t lenN, int8_t datarate, uint8_t fOptsLen )
{
 8013424:	b580      	push	{r7, lr}
 8013426:	b084      	sub	sp, #16
 8013428:	af00      	add	r7, sp, #0
 801342a:	4603      	mov	r3, r0
 801342c:	71fb      	strb	r3, [r7, #7]
 801342e:	460b      	mov	r3, r1
 8013430:	71bb      	strb	r3, [r7, #6]
 8013432:	4613      	mov	r3, r2
 8013434:	717b      	strb	r3, [r7, #5]
    uint16_t maxN = 0;
 8013436:	2300      	movs	r3, #0
 8013438:	81fb      	strh	r3, [r7, #14]
    uint16_t payloadSize = 0;
 801343a:	2300      	movs	r3, #0
 801343c:	81bb      	strh	r3, [r7, #12]

    maxN = GetMaxAppPayloadWithoutFOptsLength( datarate );
 801343e:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8013442:	4618      	mov	r0, r3
 8013444:	f7ff ffc2 	bl	80133cc <GetMaxAppPayloadWithoutFOptsLength>
 8013448:	4603      	mov	r3, r0
 801344a:	81fb      	strh	r3, [r7, #14]

    // Calculate the resulting payload size
    payloadSize = ( lenN + fOptsLen );
 801344c:	79fb      	ldrb	r3, [r7, #7]
 801344e:	b29a      	uxth	r2, r3
 8013450:	797b      	ldrb	r3, [r7, #5]
 8013452:	b29b      	uxth	r3, r3
 8013454:	4413      	add	r3, r2
 8013456:	81bb      	strh	r3, [r7, #12]

    // Validation of the application payload size
    if( ( payloadSize <= maxN ) && ( payloadSize <= LORAMAC_PHY_MAXPAYLOAD ) )
 8013458:	89ba      	ldrh	r2, [r7, #12]
 801345a:	89fb      	ldrh	r3, [r7, #14]
 801345c:	429a      	cmp	r2, r3
 801345e:	d804      	bhi.n	801346a <ValidatePayloadLength+0x46>
 8013460:	89bb      	ldrh	r3, [r7, #12]
 8013462:	2bff      	cmp	r3, #255	; 0xff
 8013464:	d801      	bhi.n	801346a <ValidatePayloadLength+0x46>
    {
        return true;
 8013466:	2301      	movs	r3, #1
 8013468:	e000      	b.n	801346c <ValidatePayloadLength+0x48>
    }
    return false;
 801346a:	2300      	movs	r3, #0
}
 801346c:	4618      	mov	r0, r3
 801346e:	3710      	adds	r7, #16
 8013470:	46bd      	mov	sp, r7
 8013472:	bd80      	pop	{r7, pc}

08013474 <SetMlmeScheduleUplinkIndication>:

static void SetMlmeScheduleUplinkIndication( void )
{
 8013474:	b480      	push	{r7}
 8013476:	af00      	add	r7, sp, #0
    MacCtx.MacFlags.Bits.MlmeSchedUplinkInd = 1;
 8013478:	4a05      	ldr	r2, [pc, #20]	; (8013490 <SetMlmeScheduleUplinkIndication+0x1c>)
 801347a:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 801347e:	f043 0310 	orr.w	r3, r3, #16
 8013482:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
}
 8013486:	bf00      	nop
 8013488:	46bd      	mov	sp, r7
 801348a:	bc80      	pop	{r7}
 801348c:	4770      	bx	lr
 801348e:	bf00      	nop
 8013490:	20000ac8 	.word	0x20000ac8

08013494 <ProcessMacCommands>:

static void ProcessMacCommands( uint8_t *payload, uint8_t macIndex, uint8_t commandsSize, int8_t snr, LoRaMacRxSlot_t rxSlot )
{
 8013494:	b590      	push	{r4, r7, lr}
 8013496:	b0a5      	sub	sp, #148	; 0x94
 8013498:	af02      	add	r7, sp, #8
 801349a:	6078      	str	r0, [r7, #4]
 801349c:	4608      	mov	r0, r1
 801349e:	4611      	mov	r1, r2
 80134a0:	461a      	mov	r2, r3
 80134a2:	4603      	mov	r3, r0
 80134a4:	70fb      	strb	r3, [r7, #3]
 80134a6:	460b      	mov	r3, r1
 80134a8:	70bb      	strb	r3, [r7, #2]
 80134aa:	4613      	mov	r3, r2
 80134ac:	707b      	strb	r3, [r7, #1]
    uint8_t status = 0;
 80134ae:	2300      	movs	r3, #0
 80134b0:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b
    bool adrBlockFound = false;
 80134b4:	2300      	movs	r3, #0
 80134b6:	f887 3087 	strb.w	r3, [r7, #135]	; 0x87
    uint8_t macCmdPayload[2] = { 0x00, 0x00 };
 80134ba:	2300      	movs	r3, #0
 80134bc:	f8a7 3068 	strh.w	r3, [r7, #104]	; 0x68

    while( macIndex < commandsSize )
 80134c0:	f000 bca5 	b.w	8013e0e <ProcessMacCommands+0x97a>
    {
        // Make sure to parse only complete MAC commands
        if( ( LoRaMacCommandsGetCmdSize( payload[macIndex] ) + macIndex ) > commandsSize )
 80134c4:	78fb      	ldrb	r3, [r7, #3]
 80134c6:	687a      	ldr	r2, [r7, #4]
 80134c8:	4413      	add	r3, r2
 80134ca:	781b      	ldrb	r3, [r3, #0]
 80134cc:	4618      	mov	r0, r3
 80134ce:	f003 fef1 	bl	80172b4 <LoRaMacCommandsGetCmdSize>
 80134d2:	4603      	mov	r3, r0
 80134d4:	461a      	mov	r2, r3
 80134d6:	78fb      	ldrb	r3, [r7, #3]
 80134d8:	441a      	add	r2, r3
 80134da:	78bb      	ldrb	r3, [r7, #2]
 80134dc:	429a      	cmp	r2, r3
 80134de:	f300 849c 	bgt.w	8013e1a <ProcessMacCommands+0x986>
        {
            return;
        }

        // Decode Frame MAC commands
        switch( payload[macIndex++] )
 80134e2:	78fb      	ldrb	r3, [r7, #3]
 80134e4:	1c5a      	adds	r2, r3, #1
 80134e6:	70fa      	strb	r2, [r7, #3]
 80134e8:	461a      	mov	r2, r3
 80134ea:	687b      	ldr	r3, [r7, #4]
 80134ec:	4413      	add	r3, r2
 80134ee:	781b      	ldrb	r3, [r3, #0]
 80134f0:	3b02      	subs	r3, #2
 80134f2:	2b11      	cmp	r3, #17
 80134f4:	f200 8493 	bhi.w	8013e1e <ProcessMacCommands+0x98a>
 80134f8:	a201      	add	r2, pc, #4	; (adr r2, 8013500 <ProcessMacCommands+0x6c>)
 80134fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80134fe:	bf00      	nop
 8013500:	08013549 	.word	0x08013549
 8013504:	0801358b 	.word	0x0801358b
 8013508:	080136cf 	.word	0x080136cf
 801350c:	0801371b 	.word	0x0801371b
 8013510:	08013825 	.word	0x08013825
 8013514:	0801387d 	.word	0x0801387d
 8013518:	0801392f 	.word	0x0801392f
 801351c:	08013999 	.word	0x08013999
 8013520:	08013a9b 	.word	0x08013a9b
 8013524:	08013e1f 	.word	0x08013e1f
 8013528:	08013e1f 	.word	0x08013e1f
 801352c:	08013b39 	.word	0x08013b39
 8013530:	08013e1f 	.word	0x08013e1f
 8013534:	08013e1f 	.word	0x08013e1f
 8013538:	08013c4f 	.word	0x08013c4f
 801353c:	08013c83 	.word	0x08013c83
 8013540:	08013d13 	.word	0x08013d13
 8013544:	08013d89 	.word	0x08013d89
        {
            case SRV_MAC_LINK_CHECK_ANS:
            {
                if( LoRaMacConfirmQueueIsCmdActive( MLME_LINK_CHECK ) == true )
 8013548:	2004      	movs	r0, #4
 801354a:	f004 f8bd 	bl	80176c8 <LoRaMacConfirmQueueIsCmdActive>
 801354e:	4603      	mov	r3, r0
 8013550:	2b00      	cmp	r3, #0
 8013552:	f000 845c 	beq.w	8013e0e <ProcessMacCommands+0x97a>
                {
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_LINK_CHECK );
 8013556:	2104      	movs	r1, #4
 8013558:	2000      	movs	r0, #0
 801355a:	f004 f829 	bl	80175b0 <LoRaMacConfirmQueueSetStatus>
                    MacCtx.MlmeConfirm.DemodMargin = payload[macIndex++];
 801355e:	78fb      	ldrb	r3, [r7, #3]
 8013560:	1c5a      	adds	r2, r3, #1
 8013562:	70fa      	strb	r2, [r7, #3]
 8013564:	461a      	mov	r2, r3
 8013566:	687b      	ldr	r3, [r7, #4]
 8013568:	4413      	add	r3, r2
 801356a:	781a      	ldrb	r2, [r3, #0]
 801356c:	4bc1      	ldr	r3, [pc, #772]	; (8013874 <ProcessMacCommands+0x3e0>)
 801356e:	f883 2458 	strb.w	r2, [r3, #1112]	; 0x458
                    MacCtx.MlmeConfirm.NbGateways = payload[macIndex++];
 8013572:	78fb      	ldrb	r3, [r7, #3]
 8013574:	1c5a      	adds	r2, r3, #1
 8013576:	70fa      	strb	r2, [r7, #3]
 8013578:	461a      	mov	r2, r3
 801357a:	687b      	ldr	r3, [r7, #4]
 801357c:	4413      	add	r3, r2
 801357e:	781a      	ldrb	r2, [r3, #0]
 8013580:	4bbc      	ldr	r3, [pc, #752]	; (8013874 <ProcessMacCommands+0x3e0>)
 8013582:	f883 2459 	strb.w	r2, [r3, #1113]	; 0x459
                }
                break;
 8013586:	f000 bc42 	b.w	8013e0e <ProcessMacCommands+0x97a>
            }
            case SRV_MAC_LINK_ADR_REQ:
            {
                LinkAdrReqParams_t linkAdrReq;
                int8_t linkAdrDatarate = DR_0;
 801358a:	2300      	movs	r3, #0
 801358c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
                int8_t linkAdrTxPower = TX_POWER_0;
 8013590:	2300      	movs	r3, #0
 8013592:	f887 3056 	strb.w	r3, [r7, #86]	; 0x56
                uint8_t linkAdrNbRep = 0;
 8013596:	2300      	movs	r3, #0
 8013598:	f887 3055 	strb.w	r3, [r7, #85]	; 0x55
                uint8_t linkAdrNbBytesParsed = 0;
 801359c:	2300      	movs	r3, #0
 801359e:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54

                if( adrBlockFound == false )
 80135a2:	f897 3087 	ldrb.w	r3, [r7, #135]	; 0x87
 80135a6:	f083 0301 	eor.w	r3, r3, #1
 80135aa:	b2db      	uxtb	r3, r3
 80135ac:	2b00      	cmp	r3, #0
 80135ae:	f000 808c 	beq.w	80136ca <ProcessMacCommands+0x236>
                {
                    adrBlockFound = true;
 80135b2:	2301      	movs	r3, #1
 80135b4:	f887 3087 	strb.w	r3, [r7, #135]	; 0x87

                    // Fill parameter structure
                    linkAdrReq.Payload = &payload[macIndex - 1];
 80135b8:	78fb      	ldrb	r3, [r7, #3]
 80135ba:	3b01      	subs	r3, #1
 80135bc:	687a      	ldr	r2, [r7, #4]
 80135be:	4413      	add	r3, r2
 80135c0:	65fb      	str	r3, [r7, #92]	; 0x5c
                    linkAdrReq.PayloadSize = commandsSize - ( macIndex - 1 );
 80135c2:	78ba      	ldrb	r2, [r7, #2]
 80135c4:	78fb      	ldrb	r3, [r7, #3]
 80135c6:	1ad3      	subs	r3, r2, r3
 80135c8:	b2db      	uxtb	r3, r3
 80135ca:	3301      	adds	r3, #1
 80135cc:	b2db      	uxtb	r3, r3
 80135ce:	f887 3060 	strb.w	r3, [r7, #96]	; 0x60
                    linkAdrReq.AdrEnabled = MacCtx.NvmCtx->AdrCtrlOn;
 80135d2:	4ba8      	ldr	r3, [pc, #672]	; (8013874 <ProcessMacCommands+0x3e0>)
 80135d4:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80135d8:	f893 307e 	ldrb.w	r3, [r3, #126]	; 0x7e
 80135dc:	f887 3062 	strb.w	r3, [r7, #98]	; 0x62
                    linkAdrReq.UplinkDwellTime = MacCtx.NvmCtx->MacParams.UplinkDwellTime;
 80135e0:	4ba4      	ldr	r3, [pc, #656]	; (8013874 <ProcessMacCommands+0x3e0>)
 80135e2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80135e6:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 80135ea:	f887 3061 	strb.w	r3, [r7, #97]	; 0x61
                    linkAdrReq.CurrentDatarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 80135ee:	4ba1      	ldr	r3, [pc, #644]	; (8013874 <ProcessMacCommands+0x3e0>)
 80135f0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80135f4:	f993 3085 	ldrsb.w	r3, [r3, #133]	; 0x85
 80135f8:	f887 3063 	strb.w	r3, [r7, #99]	; 0x63
                    linkAdrReq.CurrentTxPower = MacCtx.NvmCtx->MacParams.ChannelsTxPower;
 80135fc:	4b9d      	ldr	r3, [pc, #628]	; (8013874 <ProcessMacCommands+0x3e0>)
 80135fe:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8013602:	f993 3084 	ldrsb.w	r3, [r3, #132]	; 0x84
 8013606:	f887 3064 	strb.w	r3, [r7, #100]	; 0x64
                    linkAdrReq.CurrentNbRep = MacCtx.NvmCtx->MacParams.ChannelsNbTrans;
 801360a:	4b9a      	ldr	r3, [pc, #616]	; (8013874 <ProcessMacCommands+0x3e0>)
 801360c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8013610:	f893 30a4 	ldrb.w	r3, [r3, #164]	; 0xa4
 8013614:	f887 3065 	strb.w	r3, [r7, #101]	; 0x65
                    linkAdrReq.Version = MacCtx.NvmCtx->Version;
 8013618:	4b96      	ldr	r3, [pc, #600]	; (8013874 <ProcessMacCommands+0x3e0>)
 801361a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801361e:	f8d3 3160 	ldr.w	r3, [r3, #352]	; 0x160
 8013622:	65bb      	str	r3, [r7, #88]	; 0x58

                    // Process the ADR requests
                    status = RegionLinkAdrReq( MacCtx.NvmCtx->Region, &linkAdrReq, &linkAdrDatarate,
 8013624:	4b93      	ldr	r3, [pc, #588]	; (8013874 <ProcessMacCommands+0x3e0>)
 8013626:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801362a:	7818      	ldrb	r0, [r3, #0]
 801362c:	f107 0456 	add.w	r4, r7, #86	; 0x56
 8013630:	f107 0257 	add.w	r2, r7, #87	; 0x57
 8013634:	f107 0158 	add.w	r1, r7, #88	; 0x58
 8013638:	f107 0354 	add.w	r3, r7, #84	; 0x54
 801363c:	9301      	str	r3, [sp, #4]
 801363e:	f107 0355 	add.w	r3, r7, #85	; 0x55
 8013642:	9300      	str	r3, [sp, #0]
 8013644:	4623      	mov	r3, r4
 8013646:	f005 fbbf 	bl	8018dc8 <RegionLinkAdrReq>
 801364a:	4603      	mov	r3, r0
 801364c:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b
                                               &linkAdrTxPower, &linkAdrNbRep, &linkAdrNbBytesParsed );

                    if( ( status & 0x07 ) == 0x07 )
 8013650:	f897 306b 	ldrb.w	r3, [r7, #107]	; 0x6b
 8013654:	f003 0307 	and.w	r3, r3, #7
 8013658:	2b07      	cmp	r3, #7
 801365a:	d114      	bne.n	8013686 <ProcessMacCommands+0x1f2>
                    {
                        MacCtx.NvmCtx->MacParams.ChannelsDatarate = linkAdrDatarate;
 801365c:	4b85      	ldr	r3, [pc, #532]	; (8013874 <ProcessMacCommands+0x3e0>)
 801365e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8013662:	f997 2057 	ldrsb.w	r2, [r7, #87]	; 0x57
 8013666:	f883 2085 	strb.w	r2, [r3, #133]	; 0x85
                        MacCtx.NvmCtx->MacParams.ChannelsTxPower = linkAdrTxPower;
 801366a:	4b82      	ldr	r3, [pc, #520]	; (8013874 <ProcessMacCommands+0x3e0>)
 801366c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8013670:	f997 2056 	ldrsb.w	r2, [r7, #86]	; 0x56
 8013674:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84
                        MacCtx.NvmCtx->MacParams.ChannelsNbTrans = linkAdrNbRep;
 8013678:	4b7e      	ldr	r3, [pc, #504]	; (8013874 <ProcessMacCommands+0x3e0>)
 801367a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801367e:	f897 2055 	ldrb.w	r2, [r7, #85]	; 0x55
 8013682:	f883 20a4 	strb.w	r2, [r3, #164]	; 0xa4
                    }

                    // Add the answers to the buffer
                    for( uint8_t i = 0; i < ( linkAdrNbBytesParsed / 5 ); i++ )
 8013686:	2300      	movs	r3, #0
 8013688:	f887 3086 	strb.w	r3, [r7, #134]	; 0x86
 801368c:	e00b      	b.n	80136a6 <ProcessMacCommands+0x212>
                    {
                        LoRaMacCommandsAddCmd( MOTE_MAC_LINK_ADR_ANS, &status, 1 );
 801368e:	f107 036b 	add.w	r3, r7, #107	; 0x6b
 8013692:	2201      	movs	r2, #1
 8013694:	4619      	mov	r1, r3
 8013696:	2003      	movs	r0, #3
 8013698:	f003 fcb4 	bl	8017004 <LoRaMacCommandsAddCmd>
                    for( uint8_t i = 0; i < ( linkAdrNbBytesParsed / 5 ); i++ )
 801369c:	f897 3086 	ldrb.w	r3, [r7, #134]	; 0x86
 80136a0:	3301      	adds	r3, #1
 80136a2:	f887 3086 	strb.w	r3, [r7, #134]	; 0x86
 80136a6:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 80136aa:	4a73      	ldr	r2, [pc, #460]	; (8013878 <ProcessMacCommands+0x3e4>)
 80136ac:	fba2 2303 	umull	r2, r3, r2, r3
 80136b0:	089b      	lsrs	r3, r3, #2
 80136b2:	b2db      	uxtb	r3, r3
 80136b4:	f897 2086 	ldrb.w	r2, [r7, #134]	; 0x86
 80136b8:	429a      	cmp	r2, r3
 80136ba:	d3e8      	bcc.n	801368e <ProcessMacCommands+0x1fa>
                    }
                    // Update MAC index
                    macIndex += linkAdrNbBytesParsed - 1;
 80136bc:	f897 2054 	ldrb.w	r2, [r7, #84]	; 0x54
 80136c0:	78fb      	ldrb	r3, [r7, #3]
 80136c2:	4413      	add	r3, r2
 80136c4:	b2db      	uxtb	r3, r3
 80136c6:	3b01      	subs	r3, #1
 80136c8:	70fb      	strb	r3, [r7, #3]
                }
                break;
 80136ca:	bf00      	nop
 80136cc:	e39f      	b.n	8013e0e <ProcessMacCommands+0x97a>
            }
            case SRV_MAC_DUTY_CYCLE_REQ:
            {
                MacCtx.NvmCtx->MaxDCycle = payload[macIndex++] & 0x0F;
 80136ce:	78fb      	ldrb	r3, [r7, #3]
 80136d0:	1c5a      	adds	r2, r3, #1
 80136d2:	70fa      	strb	r2, [r7, #3]
 80136d4:	461a      	mov	r2, r3
 80136d6:	687b      	ldr	r3, [r7, #4]
 80136d8:	4413      	add	r3, r2
 80136da:	781a      	ldrb	r2, [r3, #0]
 80136dc:	4b65      	ldr	r3, [pc, #404]	; (8013874 <ProcessMacCommands+0x3e0>)
 80136de:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80136e2:	f002 020f 	and.w	r2, r2, #15
 80136e6:	b2d2      	uxtb	r2, r2
 80136e8:	f883 20c8 	strb.w	r2, [r3, #200]	; 0xc8
                MacCtx.NvmCtx->AggregatedDCycle = 1 << MacCtx.NvmCtx->MaxDCycle;
 80136ec:	4b61      	ldr	r3, [pc, #388]	; (8013874 <ProcessMacCommands+0x3e0>)
 80136ee:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80136f2:	f893 30c8 	ldrb.w	r3, [r3, #200]	; 0xc8
 80136f6:	461a      	mov	r2, r3
 80136f8:	2301      	movs	r3, #1
 80136fa:	fa03 f202 	lsl.w	r2, r3, r2
 80136fe:	4b5d      	ldr	r3, [pc, #372]	; (8013874 <ProcessMacCommands+0x3e0>)
 8013700:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8013704:	b292      	uxth	r2, r2
 8013706:	f8a3 214c 	strh.w	r2, [r3, #332]	; 0x14c
                LoRaMacCommandsAddCmd( MOTE_MAC_DUTY_CYCLE_ANS, macCmdPayload, 0 );
 801370a:	f107 0368 	add.w	r3, r7, #104	; 0x68
 801370e:	2200      	movs	r2, #0
 8013710:	4619      	mov	r1, r3
 8013712:	2004      	movs	r0, #4
 8013714:	f003 fc76 	bl	8017004 <LoRaMacCommandsAddCmd>
                break;
 8013718:	e379      	b.n	8013e0e <ProcessMacCommands+0x97a>
            }
            case SRV_MAC_RX_PARAM_SETUP_REQ:
            {
                RxParamSetupReqParams_t rxParamSetupReq;
                status = 0x07;
 801371a:	2307      	movs	r3, #7
 801371c:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b

                rxParamSetupReq.DrOffset = ( payload[macIndex] >> 4 ) & 0x07;
 8013720:	78fb      	ldrb	r3, [r7, #3]
 8013722:	687a      	ldr	r2, [r7, #4]
 8013724:	4413      	add	r3, r2
 8013726:	781b      	ldrb	r3, [r3, #0]
 8013728:	091b      	lsrs	r3, r3, #4
 801372a:	b2db      	uxtb	r3, r3
 801372c:	b25b      	sxtb	r3, r3
 801372e:	f003 0307 	and.w	r3, r3, #7
 8013732:	b25b      	sxtb	r3, r3
 8013734:	f887 304d 	strb.w	r3, [r7, #77]	; 0x4d
                rxParamSetupReq.Datarate = payload[macIndex] & 0x0F;
 8013738:	78fb      	ldrb	r3, [r7, #3]
 801373a:	687a      	ldr	r2, [r7, #4]
 801373c:	4413      	add	r3, r2
 801373e:	781b      	ldrb	r3, [r3, #0]
 8013740:	b25b      	sxtb	r3, r3
 8013742:	f003 030f 	and.w	r3, r3, #15
 8013746:	b25b      	sxtb	r3, r3
 8013748:	f887 304c 	strb.w	r3, [r7, #76]	; 0x4c
                macIndex++;
 801374c:	78fb      	ldrb	r3, [r7, #3]
 801374e:	3301      	adds	r3, #1
 8013750:	70fb      	strb	r3, [r7, #3]

                rxParamSetupReq.Frequency = ( uint32_t ) payload[macIndex++];
 8013752:	78fb      	ldrb	r3, [r7, #3]
 8013754:	1c5a      	adds	r2, r3, #1
 8013756:	70fa      	strb	r2, [r7, #3]
 8013758:	461a      	mov	r2, r3
 801375a:	687b      	ldr	r3, [r7, #4]
 801375c:	4413      	add	r3, r2
 801375e:	781b      	ldrb	r3, [r3, #0]
 8013760:	653b      	str	r3, [r7, #80]	; 0x50
                rxParamSetupReq.Frequency |= ( uint32_t ) payload[macIndex++] << 8;
 8013762:	78fb      	ldrb	r3, [r7, #3]
 8013764:	1c5a      	adds	r2, r3, #1
 8013766:	70fa      	strb	r2, [r7, #3]
 8013768:	461a      	mov	r2, r3
 801376a:	687b      	ldr	r3, [r7, #4]
 801376c:	4413      	add	r3, r2
 801376e:	781b      	ldrb	r3, [r3, #0]
 8013770:	021a      	lsls	r2, r3, #8
 8013772:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8013774:	4313      	orrs	r3, r2
 8013776:	653b      	str	r3, [r7, #80]	; 0x50
                rxParamSetupReq.Frequency |= ( uint32_t ) payload[macIndex++] << 16;
 8013778:	78fb      	ldrb	r3, [r7, #3]
 801377a:	1c5a      	adds	r2, r3, #1
 801377c:	70fa      	strb	r2, [r7, #3]
 801377e:	461a      	mov	r2, r3
 8013780:	687b      	ldr	r3, [r7, #4]
 8013782:	4413      	add	r3, r2
 8013784:	781b      	ldrb	r3, [r3, #0]
 8013786:	041a      	lsls	r2, r3, #16
 8013788:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801378a:	4313      	orrs	r3, r2
 801378c:	653b      	str	r3, [r7, #80]	; 0x50
                rxParamSetupReq.Frequency *= 100;
 801378e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8013790:	2264      	movs	r2, #100	; 0x64
 8013792:	fb02 f303 	mul.w	r3, r2, r3
 8013796:	653b      	str	r3, [r7, #80]	; 0x50

                // Perform request on region
                status = RegionRxParamSetupReq( MacCtx.NvmCtx->Region, &rxParamSetupReq );
 8013798:	4b36      	ldr	r3, [pc, #216]	; (8013874 <ProcessMacCommands+0x3e0>)
 801379a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801379e:	781b      	ldrb	r3, [r3, #0]
 80137a0:	f107 024c 	add.w	r2, r7, #76	; 0x4c
 80137a4:	4611      	mov	r1, r2
 80137a6:	4618      	mov	r0, r3
 80137a8:	f005 fb35 	bl	8018e16 <RegionRxParamSetupReq>
 80137ac:	4603      	mov	r3, r0
 80137ae:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b

                if( ( status & 0x07 ) == 0x07 )
 80137b2:	f897 306b 	ldrb.w	r3, [r7, #107]	; 0x6b
 80137b6:	f003 0307 	and.w	r3, r3, #7
 80137ba:	2b07      	cmp	r3, #7
 80137bc:	d123      	bne.n	8013806 <ProcessMacCommands+0x372>
                {
                    MacCtx.NvmCtx->MacParams.Rx2Channel.Datarate = rxParamSetupReq.Datarate;
 80137be:	f997 204c 	ldrsb.w	r2, [r7, #76]	; 0x4c
 80137c2:	4b2c      	ldr	r3, [pc, #176]	; (8013874 <ProcessMacCommands+0x3e0>)
 80137c4:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80137c8:	b2d2      	uxtb	r2, r2
 80137ca:	f883 20ac 	strb.w	r2, [r3, #172]	; 0xac
                    MacCtx.NvmCtx->MacParams.RxCChannel.Datarate = rxParamSetupReq.Datarate;
 80137ce:	f997 204c 	ldrsb.w	r2, [r7, #76]	; 0x4c
 80137d2:	4b28      	ldr	r3, [pc, #160]	; (8013874 <ProcessMacCommands+0x3e0>)
 80137d4:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80137d8:	b2d2      	uxtb	r2, r2
 80137da:	f883 20b4 	strb.w	r2, [r3, #180]	; 0xb4
                    MacCtx.NvmCtx->MacParams.Rx2Channel.Frequency = rxParamSetupReq.Frequency;
 80137de:	4b25      	ldr	r3, [pc, #148]	; (8013874 <ProcessMacCommands+0x3e0>)
 80137e0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80137e4:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80137e6:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
                    MacCtx.NvmCtx->MacParams.RxCChannel.Frequency = rxParamSetupReq.Frequency;
 80137ea:	4b22      	ldr	r3, [pc, #136]	; (8013874 <ProcessMacCommands+0x3e0>)
 80137ec:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80137f0:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80137f2:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
                    MacCtx.NvmCtx->MacParams.Rx1DrOffset = rxParamSetupReq.DrOffset;
 80137f6:	f997 204d 	ldrsb.w	r2, [r7, #77]	; 0x4d
 80137fa:	4b1e      	ldr	r3, [pc, #120]	; (8013874 <ProcessMacCommands+0x3e0>)
 80137fc:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8013800:	b2d2      	uxtb	r2, r2
 8013802:	f883 20a5 	strb.w	r2, [r3, #165]	; 0xa5
                }
                macCmdPayload[0] = status;
 8013806:	f897 306b 	ldrb.w	r3, [r7, #107]	; 0x6b
 801380a:	f887 3068 	strb.w	r3, [r7, #104]	; 0x68
                LoRaMacCommandsAddCmd( MOTE_MAC_RX_PARAM_SETUP_ANS, macCmdPayload, 1 );
 801380e:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8013812:	2201      	movs	r2, #1
 8013814:	4619      	mov	r1, r3
 8013816:	2005      	movs	r0, #5
 8013818:	f003 fbf4 	bl	8017004 <LoRaMacCommandsAddCmd>
                // Setup indication to inform the application
                SetMlmeScheduleUplinkIndication( );
 801381c:	f7ff fe2a 	bl	8013474 <SetMlmeScheduleUplinkIndication>
                break;
 8013820:	bf00      	nop
 8013822:	e2f4      	b.n	8013e0e <ProcessMacCommands+0x97a>
            }
            case SRV_MAC_DEV_STATUS_REQ:
            {
                uint8_t batteryLevel = BAT_LEVEL_NO_MEASURE;
 8013824:	23ff      	movs	r3, #255	; 0xff
 8013826:	f887 3085 	strb.w	r3, [r7, #133]	; 0x85
                if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->GetBatteryLevel != NULL ) )
 801382a:	4b12      	ldr	r3, [pc, #72]	; (8013874 <ProcessMacCommands+0x3e0>)
 801382c:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 8013830:	2b00      	cmp	r3, #0
 8013832:	d00d      	beq.n	8013850 <ProcessMacCommands+0x3bc>
 8013834:	4b0f      	ldr	r3, [pc, #60]	; (8013874 <ProcessMacCommands+0x3e0>)
 8013836:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 801383a:	681b      	ldr	r3, [r3, #0]
 801383c:	2b00      	cmp	r3, #0
 801383e:	d007      	beq.n	8013850 <ProcessMacCommands+0x3bc>
                {
                    batteryLevel = MacCtx.MacCallbacks->GetBatteryLevel( );
 8013840:	4b0c      	ldr	r3, [pc, #48]	; (8013874 <ProcessMacCommands+0x3e0>)
 8013842:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 8013846:	681b      	ldr	r3, [r3, #0]
 8013848:	4798      	blx	r3
 801384a:	4603      	mov	r3, r0
 801384c:	f887 3085 	strb.w	r3, [r7, #133]	; 0x85
                }
                macCmdPayload[0] = batteryLevel;
 8013850:	f897 3085 	ldrb.w	r3, [r7, #133]	; 0x85
 8013854:	f887 3068 	strb.w	r3, [r7, #104]	; 0x68
                macCmdPayload[1] = ( uint8_t )( snr & 0x3F );
 8013858:	787b      	ldrb	r3, [r7, #1]
 801385a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 801385e:	b2db      	uxtb	r3, r3
 8013860:	f887 3069 	strb.w	r3, [r7, #105]	; 0x69
                LoRaMacCommandsAddCmd( MOTE_MAC_DEV_STATUS_ANS, macCmdPayload, 2 );
 8013864:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8013868:	2202      	movs	r2, #2
 801386a:	4619      	mov	r1, r3
 801386c:	2006      	movs	r0, #6
 801386e:	f003 fbc9 	bl	8017004 <LoRaMacCommandsAddCmd>
                break;
 8013872:	e2cc      	b.n	8013e0e <ProcessMacCommands+0x97a>
 8013874:	20000ac8 	.word	0x20000ac8
 8013878:	cccccccd 	.word	0xcccccccd
            }
            case SRV_MAC_NEW_CHANNEL_REQ:
            {
                NewChannelReqParams_t newChannelReq;
                ChannelParams_t chParam;
                status = 0x03;
 801387c:	2303      	movs	r3, #3
 801387e:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b

                newChannelReq.ChannelId = payload[macIndex++];
 8013882:	78fb      	ldrb	r3, [r7, #3]
 8013884:	1c5a      	adds	r2, r3, #1
 8013886:	70fa      	strb	r2, [r7, #3]
 8013888:	461a      	mov	r2, r3
 801388a:	687b      	ldr	r3, [r7, #4]
 801388c:	4413      	add	r3, r2
 801388e:	781b      	ldrb	r3, [r3, #0]
 8013890:	b25b      	sxtb	r3, r3
 8013892:	f887 3048 	strb.w	r3, [r7, #72]	; 0x48
                newChannelReq.NewChannel = &chParam;
 8013896:	f107 0338 	add.w	r3, r7, #56	; 0x38
 801389a:	647b      	str	r3, [r7, #68]	; 0x44

                chParam.Frequency = ( uint32_t ) payload[macIndex++];
 801389c:	78fb      	ldrb	r3, [r7, #3]
 801389e:	1c5a      	adds	r2, r3, #1
 80138a0:	70fa      	strb	r2, [r7, #3]
 80138a2:	461a      	mov	r2, r3
 80138a4:	687b      	ldr	r3, [r7, #4]
 80138a6:	4413      	add	r3, r2
 80138a8:	781b      	ldrb	r3, [r3, #0]
 80138aa:	63bb      	str	r3, [r7, #56]	; 0x38
                chParam.Frequency |= ( uint32_t ) payload[macIndex++] << 8;
 80138ac:	78fb      	ldrb	r3, [r7, #3]
 80138ae:	1c5a      	adds	r2, r3, #1
 80138b0:	70fa      	strb	r2, [r7, #3]
 80138b2:	461a      	mov	r2, r3
 80138b4:	687b      	ldr	r3, [r7, #4]
 80138b6:	4413      	add	r3, r2
 80138b8:	781b      	ldrb	r3, [r3, #0]
 80138ba:	021a      	lsls	r2, r3, #8
 80138bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80138be:	4313      	orrs	r3, r2
 80138c0:	63bb      	str	r3, [r7, #56]	; 0x38
                chParam.Frequency |= ( uint32_t ) payload[macIndex++] << 16;
 80138c2:	78fb      	ldrb	r3, [r7, #3]
 80138c4:	1c5a      	adds	r2, r3, #1
 80138c6:	70fa      	strb	r2, [r7, #3]
 80138c8:	461a      	mov	r2, r3
 80138ca:	687b      	ldr	r3, [r7, #4]
 80138cc:	4413      	add	r3, r2
 80138ce:	781b      	ldrb	r3, [r3, #0]
 80138d0:	041a      	lsls	r2, r3, #16
 80138d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80138d4:	4313      	orrs	r3, r2
 80138d6:	63bb      	str	r3, [r7, #56]	; 0x38
                chParam.Frequency *= 100;
 80138d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80138da:	2264      	movs	r2, #100	; 0x64
 80138dc:	fb02 f303 	mul.w	r3, r2, r3
 80138e0:	63bb      	str	r3, [r7, #56]	; 0x38
                chParam.Rx1Frequency = 0;
 80138e2:	2300      	movs	r3, #0
 80138e4:	63fb      	str	r3, [r7, #60]	; 0x3c
                chParam.DrRange.Value = payload[macIndex++];
 80138e6:	78fb      	ldrb	r3, [r7, #3]
 80138e8:	1c5a      	adds	r2, r3, #1
 80138ea:	70fa      	strb	r2, [r7, #3]
 80138ec:	461a      	mov	r2, r3
 80138ee:	687b      	ldr	r3, [r7, #4]
 80138f0:	4413      	add	r3, r2
 80138f2:	781b      	ldrb	r3, [r3, #0]
 80138f4:	b25b      	sxtb	r3, r3
 80138f6:	f887 3040 	strb.w	r3, [r7, #64]	; 0x40

                status = RegionNewChannelReq( MacCtx.NvmCtx->Region, &newChannelReq );
 80138fa:	4b8d      	ldr	r3, [pc, #564]	; (8013b30 <ProcessMacCommands+0x69c>)
 80138fc:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8013900:	781b      	ldrb	r3, [r3, #0]
 8013902:	f107 0244 	add.w	r2, r7, #68	; 0x44
 8013906:	4611      	mov	r1, r2
 8013908:	4618      	mov	r0, r3
 801390a:	f005 fa9f 	bl	8018e4c <RegionNewChannelReq>
 801390e:	4603      	mov	r3, r0
 8013910:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b

                macCmdPayload[0] = status;
 8013914:	f897 306b 	ldrb.w	r3, [r7, #107]	; 0x6b
 8013918:	f887 3068 	strb.w	r3, [r7, #104]	; 0x68
                LoRaMacCommandsAddCmd( MOTE_MAC_NEW_CHANNEL_ANS, macCmdPayload, 1 );
 801391c:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8013920:	2201      	movs	r2, #1
 8013922:	4619      	mov	r1, r3
 8013924:	2007      	movs	r0, #7
 8013926:	f003 fb6d 	bl	8017004 <LoRaMacCommandsAddCmd>
                break;
 801392a:	bf00      	nop
 801392c:	e26f      	b.n	8013e0e <ProcessMacCommands+0x97a>
            }
            case SRV_MAC_RX_TIMING_SETUP_REQ:
            {
                uint8_t delay = payload[macIndex++] & 0x0F;
 801392e:	78fb      	ldrb	r3, [r7, #3]
 8013930:	1c5a      	adds	r2, r3, #1
 8013932:	70fa      	strb	r2, [r7, #3]
 8013934:	461a      	mov	r2, r3
 8013936:	687b      	ldr	r3, [r7, #4]
 8013938:	4413      	add	r3, r2
 801393a:	781b      	ldrb	r3, [r3, #0]
 801393c:	f003 030f 	and.w	r3, r3, #15
 8013940:	f887 3084 	strb.w	r3, [r7, #132]	; 0x84

                if( delay == 0 )
 8013944:	f897 3084 	ldrb.w	r3, [r7, #132]	; 0x84
 8013948:	2b00      	cmp	r3, #0
 801394a:	d104      	bne.n	8013956 <ProcessMacCommands+0x4c2>
                {
                    delay++;
 801394c:	f897 3084 	ldrb.w	r3, [r7, #132]	; 0x84
 8013950:	3301      	adds	r3, #1
 8013952:	f887 3084 	strb.w	r3, [r7, #132]	; 0x84
                }
                MacCtx.NvmCtx->MacParams.ReceiveDelay1 = delay * 1000;
 8013956:	f897 3084 	ldrb.w	r3, [r7, #132]	; 0x84
 801395a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 801395e:	fb02 f203 	mul.w	r2, r2, r3
 8013962:	4b73      	ldr	r3, [pc, #460]	; (8013b30 <ProcessMacCommands+0x69c>)
 8013964:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8013968:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
                MacCtx.NvmCtx->MacParams.ReceiveDelay2 = MacCtx.NvmCtx->MacParams.ReceiveDelay1 + 1000;
 801396c:	4b70      	ldr	r3, [pc, #448]	; (8013b30 <ProcessMacCommands+0x69c>)
 801396e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8013972:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
 8013976:	4b6e      	ldr	r3, [pc, #440]	; (8013b30 <ProcessMacCommands+0x69c>)
 8013978:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801397c:	f502 727a 	add.w	r2, r2, #1000	; 0x3e8
 8013980:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
                LoRaMacCommandsAddCmd( MOTE_MAC_RX_TIMING_SETUP_ANS, macCmdPayload, 0 );
 8013984:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8013988:	2200      	movs	r2, #0
 801398a:	4619      	mov	r1, r3
 801398c:	2008      	movs	r0, #8
 801398e:	f003 fb39 	bl	8017004 <LoRaMacCommandsAddCmd>
                // Setup indication to inform the application
                SetMlmeScheduleUplinkIndication( );
 8013992:	f7ff fd6f 	bl	8013474 <SetMlmeScheduleUplinkIndication>
                break;
 8013996:	e23a      	b.n	8013e0e <ProcessMacCommands+0x97a>
            case SRV_MAC_TX_PARAM_SETUP_REQ:
            {
                TxParamSetupReqParams_t txParamSetupReq;
                GetPhyParams_t getPhy;
                PhyParam_t phyParam;
                uint8_t eirpDwellTime = payload[macIndex++];
 8013998:	78fb      	ldrb	r3, [r7, #3]
 801399a:	1c5a      	adds	r2, r3, #1
 801399c:	70fa      	strb	r2, [r7, #3]
 801399e:	461a      	mov	r2, r3
 80139a0:	687b      	ldr	r3, [r7, #4]
 80139a2:	4413      	add	r3, r2
 80139a4:	781b      	ldrb	r3, [r3, #0]
 80139a6:	f887 3076 	strb.w	r3, [r7, #118]	; 0x76

                txParamSetupReq.UplinkDwellTime = 0;
 80139aa:	2300      	movs	r3, #0
 80139ac:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
                txParamSetupReq.DownlinkDwellTime = 0;
 80139b0:	2300      	movs	r3, #0
 80139b2:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35

                if( ( eirpDwellTime & 0x20 ) == 0x20 )
 80139b6:	f897 3076 	ldrb.w	r3, [r7, #118]	; 0x76
 80139ba:	f003 0320 	and.w	r3, r3, #32
 80139be:	2b00      	cmp	r3, #0
 80139c0:	d002      	beq.n	80139c8 <ProcessMacCommands+0x534>
                {
                    txParamSetupReq.DownlinkDwellTime = 1;
 80139c2:	2301      	movs	r3, #1
 80139c4:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
                }
                if( ( eirpDwellTime & 0x10 ) == 0x10 )
 80139c8:	f897 3076 	ldrb.w	r3, [r7, #118]	; 0x76
 80139cc:	f003 0310 	and.w	r3, r3, #16
 80139d0:	2b00      	cmp	r3, #0
 80139d2:	d002      	beq.n	80139da <ProcessMacCommands+0x546>
                {
                    txParamSetupReq.UplinkDwellTime = 1;
 80139d4:	2301      	movs	r3, #1
 80139d6:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
                }
                txParamSetupReq.MaxEirp = eirpDwellTime & 0x0F;
 80139da:	f897 3076 	ldrb.w	r3, [r7, #118]	; 0x76
 80139de:	f003 030f 	and.w	r3, r3, #15
 80139e2:	b2db      	uxtb	r3, r3
 80139e4:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36

                // Check the status for correctness
                if( RegionTxParamSetupReq( MacCtx.NvmCtx->Region, &txParamSetupReq ) != -1 )
 80139e8:	4b51      	ldr	r3, [pc, #324]	; (8013b30 <ProcessMacCommands+0x69c>)
 80139ea:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80139ee:	781b      	ldrb	r3, [r3, #0]
 80139f0:	f107 0234 	add.w	r2, r7, #52	; 0x34
 80139f4:	4611      	mov	r1, r2
 80139f6:	4618      	mov	r0, r3
 80139f8:	f005 fa43 	bl	8018e82 <RegionTxParamSetupReq>
 80139fc:	4603      	mov	r3, r0
 80139fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013a02:	d048      	beq.n	8013a96 <ProcessMacCommands+0x602>
                {
                    // Accept command
                    MacCtx.NvmCtx->MacParams.UplinkDwellTime = txParamSetupReq.UplinkDwellTime;
 8013a04:	4b4a      	ldr	r3, [pc, #296]	; (8013b30 <ProcessMacCommands+0x69c>)
 8013a06:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8013a0a:	f897 2034 	ldrb.w	r2, [r7, #52]	; 0x34
 8013a0e:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
                    MacCtx.NvmCtx->MacParams.DownlinkDwellTime = txParamSetupReq.DownlinkDwellTime;
 8013a12:	4b47      	ldr	r3, [pc, #284]	; (8013b30 <ProcessMacCommands+0x69c>)
 8013a14:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8013a18:	f897 2035 	ldrb.w	r2, [r7, #53]	; 0x35
 8013a1c:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
                    MacCtx.NvmCtx->MacParams.MaxEirp = LoRaMacMaxEirpTable[txParamSetupReq.MaxEirp];
 8013a20:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8013a24:	461a      	mov	r2, r3
 8013a26:	4b43      	ldr	r3, [pc, #268]	; (8013b34 <ProcessMacCommands+0x6a0>)
 8013a28:	5c9b      	ldrb	r3, [r3, r2]
 8013a2a:	4a41      	ldr	r2, [pc, #260]	; (8013b30 <ProcessMacCommands+0x69c>)
 8013a2c:	f8d2 4484 	ldr.w	r4, [r2, #1156]	; 0x484
 8013a30:	4618      	mov	r0, r3
 8013a32:	f7ec ff1f 	bl	8000874 <__aeabi_ui2f>
 8013a36:	4603      	mov	r3, r0
 8013a38:	f8c4 30bc 	str.w	r3, [r4, #188]	; 0xbc
                    // Update the datarate in case of the new configuration limits it
                    getPhy.Attribute = PHY_MIN_TX_DR;
 8013a3c:	2302      	movs	r3, #2
 8013a3e:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
                    getPhy.UplinkDwellTime = MacCtx.NvmCtx->MacParams.UplinkDwellTime;
 8013a42:	4b3b      	ldr	r3, [pc, #236]	; (8013b30 <ProcessMacCommands+0x69c>)
 8013a44:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8013a48:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 8013a4c:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
                    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 8013a50:	4b37      	ldr	r3, [pc, #220]	; (8013b30 <ProcessMacCommands+0x69c>)
 8013a52:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8013a56:	781b      	ldrb	r3, [r3, #0]
 8013a58:	f107 022c 	add.w	r2, r7, #44	; 0x2c
 8013a5c:	4611      	mov	r1, r2
 8013a5e:	4618      	mov	r0, r3
 8013a60:	f005 f88f 	bl	8018b82 <RegionGetPhyParam>
 8013a64:	4603      	mov	r3, r0
 8013a66:	62bb      	str	r3, [r7, #40]	; 0x28
                    MacCtx.NvmCtx->MacParams.ChannelsDatarate = MAX( MacCtx.NvmCtx->MacParams.ChannelsDatarate, ( int8_t )phyParam.Value );
 8013a68:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013a6a:	b259      	sxtb	r1, r3
 8013a6c:	4b30      	ldr	r3, [pc, #192]	; (8013b30 <ProcessMacCommands+0x69c>)
 8013a6e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8013a72:	f993 2085 	ldrsb.w	r2, [r3, #133]	; 0x85
 8013a76:	4b2e      	ldr	r3, [pc, #184]	; (8013b30 <ProcessMacCommands+0x69c>)
 8013a78:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8013a7c:	428a      	cmp	r2, r1
 8013a7e:	bfb8      	it	lt
 8013a80:	460a      	movlt	r2, r1
 8013a82:	b252      	sxtb	r2, r2
 8013a84:	f883 2085 	strb.w	r2, [r3, #133]	; 0x85

                    // Add command response
                    LoRaMacCommandsAddCmd( MOTE_MAC_TX_PARAM_SETUP_ANS, macCmdPayload, 0 );
 8013a88:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8013a8c:	2200      	movs	r2, #0
 8013a8e:	4619      	mov	r1, r3
 8013a90:	2009      	movs	r0, #9
 8013a92:	f003 fab7 	bl	8017004 <LoRaMacCommandsAddCmd>
                }
                break;
 8013a96:	bf00      	nop
 8013a98:	e1b9      	b.n	8013e0e <ProcessMacCommands+0x97a>
            }
            case SRV_MAC_DL_CHANNEL_REQ:
            {
                DlChannelReqParams_t dlChannelReq;
                status = 0x03;
 8013a9a:	2303      	movs	r3, #3
 8013a9c:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b

                dlChannelReq.ChannelId = payload[macIndex++];
 8013aa0:	78fb      	ldrb	r3, [r7, #3]
 8013aa2:	1c5a      	adds	r2, r3, #1
 8013aa4:	70fa      	strb	r2, [r7, #3]
 8013aa6:	461a      	mov	r2, r3
 8013aa8:	687b      	ldr	r3, [r7, #4]
 8013aaa:	4413      	add	r3, r2
 8013aac:	781b      	ldrb	r3, [r3, #0]
 8013aae:	f887 3020 	strb.w	r3, [r7, #32]
                dlChannelReq.Rx1Frequency = ( uint32_t ) payload[macIndex++];
 8013ab2:	78fb      	ldrb	r3, [r7, #3]
 8013ab4:	1c5a      	adds	r2, r3, #1
 8013ab6:	70fa      	strb	r2, [r7, #3]
 8013ab8:	461a      	mov	r2, r3
 8013aba:	687b      	ldr	r3, [r7, #4]
 8013abc:	4413      	add	r3, r2
 8013abe:	781b      	ldrb	r3, [r3, #0]
 8013ac0:	627b      	str	r3, [r7, #36]	; 0x24
                dlChannelReq.Rx1Frequency |= ( uint32_t ) payload[macIndex++] << 8;
 8013ac2:	78fb      	ldrb	r3, [r7, #3]
 8013ac4:	1c5a      	adds	r2, r3, #1
 8013ac6:	70fa      	strb	r2, [r7, #3]
 8013ac8:	461a      	mov	r2, r3
 8013aca:	687b      	ldr	r3, [r7, #4]
 8013acc:	4413      	add	r3, r2
 8013ace:	781b      	ldrb	r3, [r3, #0]
 8013ad0:	021a      	lsls	r2, r3, #8
 8013ad2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013ad4:	4313      	orrs	r3, r2
 8013ad6:	627b      	str	r3, [r7, #36]	; 0x24
                dlChannelReq.Rx1Frequency |= ( uint32_t ) payload[macIndex++] << 16;
 8013ad8:	78fb      	ldrb	r3, [r7, #3]
 8013ada:	1c5a      	adds	r2, r3, #1
 8013adc:	70fa      	strb	r2, [r7, #3]
 8013ade:	461a      	mov	r2, r3
 8013ae0:	687b      	ldr	r3, [r7, #4]
 8013ae2:	4413      	add	r3, r2
 8013ae4:	781b      	ldrb	r3, [r3, #0]
 8013ae6:	041a      	lsls	r2, r3, #16
 8013ae8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013aea:	4313      	orrs	r3, r2
 8013aec:	627b      	str	r3, [r7, #36]	; 0x24
                dlChannelReq.Rx1Frequency *= 100;
 8013aee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013af0:	2264      	movs	r2, #100	; 0x64
 8013af2:	fb02 f303 	mul.w	r3, r2, r3
 8013af6:	627b      	str	r3, [r7, #36]	; 0x24

                status = RegionDlChannelReq( MacCtx.NvmCtx->Region, &dlChannelReq );
 8013af8:	4b0d      	ldr	r3, [pc, #52]	; (8013b30 <ProcessMacCommands+0x69c>)
 8013afa:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8013afe:	781b      	ldrb	r3, [r3, #0]
 8013b00:	f107 0220 	add.w	r2, r7, #32
 8013b04:	4611      	mov	r1, r2
 8013b06:	4618      	mov	r0, r3
 8013b08:	f005 f9d6 	bl	8018eb8 <RegionDlChannelReq>
 8013b0c:	4603      	mov	r3, r0
 8013b0e:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b
                macCmdPayload[0] = status;
 8013b12:	f897 306b 	ldrb.w	r3, [r7, #107]	; 0x6b
 8013b16:	f887 3068 	strb.w	r3, [r7, #104]	; 0x68
                LoRaMacCommandsAddCmd( MOTE_MAC_DL_CHANNEL_ANS, macCmdPayload, 1 );
 8013b1a:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8013b1e:	2201      	movs	r2, #1
 8013b20:	4619      	mov	r1, r3
 8013b22:	200a      	movs	r0, #10
 8013b24:	f003 fa6e 	bl	8017004 <LoRaMacCommandsAddCmd>
                // Setup indication to inform the application
                SetMlmeScheduleUplinkIndication( );
 8013b28:	f7ff fca4 	bl	8013474 <SetMlmeScheduleUplinkIndication>
                break;
 8013b2c:	bf00      	nop
 8013b2e:	e16e      	b.n	8013e0e <ProcessMacCommands+0x97a>
 8013b30:	20000ac8 	.word	0x20000ac8
 8013b34:	08022b18 	.word	0x08022b18
            }
            case SRV_MAC_DEVICE_TIME_ANS:
            {
                if( LoRaMacConfirmQueueIsCmdActive( MLME_DEVICE_TIME ) == true )
 8013b38:	200a      	movs	r0, #10
 8013b3a:	f003 fdc5 	bl	80176c8 <LoRaMacConfirmQueueIsCmdActive>
 8013b3e:	4603      	mov	r3, r0
 8013b40:	2b00      	cmp	r3, #0
 8013b42:	f000 8164 	beq.w	8013e0e <ProcessMacCommands+0x97a>
                {
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_DEVICE_TIME );
 8013b46:	210a      	movs	r1, #10
 8013b48:	2000      	movs	r0, #0
 8013b4a:	f003 fd31 	bl	80175b0 <LoRaMacConfirmQueueSetStatus>
                    SysTime_t gpsEpochTime = { 0 };
 8013b4e:	f107 0318 	add.w	r3, r7, #24
 8013b52:	2200      	movs	r2, #0
 8013b54:	601a      	str	r2, [r3, #0]
 8013b56:	605a      	str	r2, [r3, #4]
                    SysTime_t sysTime = { 0 };
 8013b58:	f107 0310 	add.w	r3, r7, #16
 8013b5c:	2200      	movs	r2, #0
 8013b5e:	601a      	str	r2, [r3, #0]
 8013b60:	605a      	str	r2, [r3, #4]
                    SysTime_t sysTimeCurrent = { 0 };
 8013b62:	f107 0308 	add.w	r3, r7, #8
 8013b66:	2200      	movs	r2, #0
 8013b68:	601a      	str	r2, [r3, #0]
 8013b6a:	605a      	str	r2, [r3, #4]

                    gpsEpochTime.Seconds = ( uint32_t )payload[macIndex++];
 8013b6c:	78fb      	ldrb	r3, [r7, #3]
 8013b6e:	1c5a      	adds	r2, r3, #1
 8013b70:	70fa      	strb	r2, [r7, #3]
 8013b72:	461a      	mov	r2, r3
 8013b74:	687b      	ldr	r3, [r7, #4]
 8013b76:	4413      	add	r3, r2
 8013b78:	781b      	ldrb	r3, [r3, #0]
 8013b7a:	61bb      	str	r3, [r7, #24]
                    gpsEpochTime.Seconds |= ( uint32_t )payload[macIndex++] << 8;
 8013b7c:	78fb      	ldrb	r3, [r7, #3]
 8013b7e:	1c5a      	adds	r2, r3, #1
 8013b80:	70fa      	strb	r2, [r7, #3]
 8013b82:	461a      	mov	r2, r3
 8013b84:	687b      	ldr	r3, [r7, #4]
 8013b86:	4413      	add	r3, r2
 8013b88:	781b      	ldrb	r3, [r3, #0]
 8013b8a:	021a      	lsls	r2, r3, #8
 8013b8c:	69bb      	ldr	r3, [r7, #24]
 8013b8e:	4313      	orrs	r3, r2
 8013b90:	61bb      	str	r3, [r7, #24]
                    gpsEpochTime.Seconds |= ( uint32_t )payload[macIndex++] << 16;
 8013b92:	78fb      	ldrb	r3, [r7, #3]
 8013b94:	1c5a      	adds	r2, r3, #1
 8013b96:	70fa      	strb	r2, [r7, #3]
 8013b98:	461a      	mov	r2, r3
 8013b9a:	687b      	ldr	r3, [r7, #4]
 8013b9c:	4413      	add	r3, r2
 8013b9e:	781b      	ldrb	r3, [r3, #0]
 8013ba0:	041a      	lsls	r2, r3, #16
 8013ba2:	69bb      	ldr	r3, [r7, #24]
 8013ba4:	4313      	orrs	r3, r2
 8013ba6:	61bb      	str	r3, [r7, #24]
                    gpsEpochTime.Seconds |= ( uint32_t )payload[macIndex++] << 24;
 8013ba8:	78fb      	ldrb	r3, [r7, #3]
 8013baa:	1c5a      	adds	r2, r3, #1
 8013bac:	70fa      	strb	r2, [r7, #3]
 8013bae:	461a      	mov	r2, r3
 8013bb0:	687b      	ldr	r3, [r7, #4]
 8013bb2:	4413      	add	r3, r2
 8013bb4:	781b      	ldrb	r3, [r3, #0]
 8013bb6:	061a      	lsls	r2, r3, #24
 8013bb8:	69bb      	ldr	r3, [r7, #24]
 8013bba:	4313      	orrs	r3, r2
 8013bbc:	61bb      	str	r3, [r7, #24]
                    gpsEpochTime.SubSeconds = payload[macIndex++];
 8013bbe:	78fb      	ldrb	r3, [r7, #3]
 8013bc0:	1c5a      	adds	r2, r3, #1
 8013bc2:	70fa      	strb	r2, [r7, #3]
 8013bc4:	461a      	mov	r2, r3
 8013bc6:	687b      	ldr	r3, [r7, #4]
 8013bc8:	4413      	add	r3, r2
 8013bca:	781b      	ldrb	r3, [r3, #0]
 8013bcc:	b21b      	sxth	r3, r3
 8013bce:	83bb      	strh	r3, [r7, #28]

                    // Convert the fractional second received in ms
                    // round( pow( 0.5, 8.0 ) * 1000 ) = 3.90625
                    gpsEpochTime.SubSeconds = ( int16_t )( ( ( int32_t )gpsEpochTime.SubSeconds * 1000 ) >> 8 );
 8013bd0:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8013bd4:	461a      	mov	r2, r3
 8013bd6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8013bda:	fb03 f302 	mul.w	r3, r3, r2
 8013bde:	121b      	asrs	r3, r3, #8
 8013be0:	b21b      	sxth	r3, r3
 8013be2:	83bb      	strh	r3, [r7, #28]

                    // Copy received GPS Epoch time into system time
                    sysTime = gpsEpochTime;
 8013be4:	f107 0310 	add.w	r3, r7, #16
 8013be8:	f107 0218 	add.w	r2, r7, #24
 8013bec:	e892 0003 	ldmia.w	r2, {r0, r1}
 8013bf0:	e883 0003 	stmia.w	r3, {r0, r1}
                    // Add Unix to Gps epcoh offset. The system time is based on Unix time.
                    sysTime.Seconds += UNIX_GPS_EPOCH_OFFSET;
 8013bf4:	693a      	ldr	r2, [r7, #16]
 8013bf6:	4b8c      	ldr	r3, [pc, #560]	; (8013e28 <ProcessMacCommands+0x994>)
 8013bf8:	4413      	add	r3, r2
 8013bfa:	613b      	str	r3, [r7, #16]

                    // Compensate time difference between Tx Done time and now
                    sysTimeCurrent = SysTimeGet( );
 8013bfc:	f107 0308 	add.w	r3, r7, #8
 8013c00:	4618      	mov	r0, r3
 8013c02:	f00b fd5f 	bl	801f6c4 <SysTimeGet>
                    sysTime = SysTimeAdd( sysTimeCurrent, SysTimeSub( sysTime, MacCtx.LastTxSysTime ) );
 8013c06:	f107 006c 	add.w	r0, r7, #108	; 0x6c
 8013c0a:	4b88      	ldr	r3, [pc, #544]	; (8013e2c <ProcessMacCommands+0x998>)
 8013c0c:	f8d3 233c 	ldr.w	r2, [r3, #828]	; 0x33c
 8013c10:	9200      	str	r2, [sp, #0]
 8013c12:	f8d3 3338 	ldr.w	r3, [r3, #824]	; 0x338
 8013c16:	f107 0210 	add.w	r2, r7, #16
 8013c1a:	ca06      	ldmia	r2, {r1, r2}
 8013c1c:	f00b fceb 	bl	801f5f6 <SysTimeSub>
 8013c20:	f107 0010 	add.w	r0, r7, #16
 8013c24:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8013c26:	9300      	str	r3, [sp, #0]
 8013c28:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8013c2a:	f107 0208 	add.w	r2, r7, #8
 8013c2e:	ca06      	ldmia	r2, {r1, r2}
 8013c30:	f00b fca8 	bl	801f584 <SysTimeAdd>

                    // Apply the new system time.
                    SysTimeSet( sysTime );
 8013c34:	f107 0310 	add.w	r3, r7, #16
 8013c38:	e893 0003 	ldmia.w	r3, {r0, r1}
 8013c3c:	f00b fd14 	bl	801f668 <SysTimeSet>
                    LoRaMacClassBDeviceTimeAns( );
 8013c40:	f003 f868 	bl	8016d14 <LoRaMacClassBDeviceTimeAns>
                    MacCtx.McpsIndication.DeviceTimeAnsReceived = true;
 8013c44:	4b79      	ldr	r3, [pc, #484]	; (8013e2c <ProcessMacCommands+0x998>)
 8013c46:	2201      	movs	r2, #1
 8013c48:	f883 2438 	strb.w	r2, [r3, #1080]	; 0x438
                }
                break;
 8013c4c:	e0df      	b.n	8013e0e <ProcessMacCommands+0x97a>
            }
            case SRV_MAC_PING_SLOT_INFO_ANS:
            {
                if( LoRaMacConfirmQueueIsCmdActive( MLME_PING_SLOT_INFO ) == true )
 8013c4e:	200d      	movs	r0, #13
 8013c50:	f003 fd3a 	bl	80176c8 <LoRaMacConfirmQueueIsCmdActive>
 8013c54:	4603      	mov	r3, r0
 8013c56:	2b00      	cmp	r3, #0
 8013c58:	f000 80d9 	beq.w	8013e0e <ProcessMacCommands+0x97a>
                {
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_PING_SLOT_INFO );
 8013c5c:	210d      	movs	r1, #13
 8013c5e:	2000      	movs	r0, #0
 8013c60:	f003 fca6 	bl	80175b0 <LoRaMacConfirmQueueSetStatus>
                    // According to the specification, it is not allowed to process this answer in
                    // a ping or multicast slot
                    if( ( MacCtx.RxSlot != RX_SLOT_WIN_CLASS_B_PING_SLOT ) && ( MacCtx.RxSlot != RX_SLOT_WIN_CLASS_B_MULTICAST_SLOT ) )
 8013c64:	4b71      	ldr	r3, [pc, #452]	; (8013e2c <ProcessMacCommands+0x998>)
 8013c66:	f893 3480 	ldrb.w	r3, [r3, #1152]	; 0x480
 8013c6a:	2b04      	cmp	r3, #4
 8013c6c:	f000 80cf 	beq.w	8013e0e <ProcessMacCommands+0x97a>
 8013c70:	4b6e      	ldr	r3, [pc, #440]	; (8013e2c <ProcessMacCommands+0x998>)
 8013c72:	f893 3480 	ldrb.w	r3, [r3, #1152]	; 0x480
 8013c76:	2b05      	cmp	r3, #5
 8013c78:	f000 80c9 	beq.w	8013e0e <ProcessMacCommands+0x97a>
                    {
                        LoRaMacClassBPingSlotInfoAns( );
 8013c7c:	f003 f82b 	bl	8016cd6 <LoRaMacClassBPingSlotInfoAns>
                    }
                }
                break;
 8013c80:	e0c5      	b.n	8013e0e <ProcessMacCommands+0x97a>
            }
            case SRV_MAC_PING_SLOT_CHANNEL_REQ:
            {
                uint8_t status = 0x03;
 8013c82:	2303      	movs	r3, #3
 8013c84:	f887 307c 	strb.w	r3, [r7, #124]	; 0x7c
                uint32_t frequency = 0;
 8013c88:	2300      	movs	r3, #0
 8013c8a:	67bb      	str	r3, [r7, #120]	; 0x78
                uint8_t datarate;

                frequency = ( uint32_t )payload[macIndex++];
 8013c8c:	78fb      	ldrb	r3, [r7, #3]
 8013c8e:	1c5a      	adds	r2, r3, #1
 8013c90:	70fa      	strb	r2, [r7, #3]
 8013c92:	461a      	mov	r2, r3
 8013c94:	687b      	ldr	r3, [r7, #4]
 8013c96:	4413      	add	r3, r2
 8013c98:	781b      	ldrb	r3, [r3, #0]
 8013c9a:	67bb      	str	r3, [r7, #120]	; 0x78
                frequency |= ( uint32_t )payload[macIndex++] << 8;
 8013c9c:	78fb      	ldrb	r3, [r7, #3]
 8013c9e:	1c5a      	adds	r2, r3, #1
 8013ca0:	70fa      	strb	r2, [r7, #3]
 8013ca2:	461a      	mov	r2, r3
 8013ca4:	687b      	ldr	r3, [r7, #4]
 8013ca6:	4413      	add	r3, r2
 8013ca8:	781b      	ldrb	r3, [r3, #0]
 8013caa:	021b      	lsls	r3, r3, #8
 8013cac:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8013cae:	4313      	orrs	r3, r2
 8013cb0:	67bb      	str	r3, [r7, #120]	; 0x78
                frequency |= ( uint32_t )payload[macIndex++] << 16;
 8013cb2:	78fb      	ldrb	r3, [r7, #3]
 8013cb4:	1c5a      	adds	r2, r3, #1
 8013cb6:	70fa      	strb	r2, [r7, #3]
 8013cb8:	461a      	mov	r2, r3
 8013cba:	687b      	ldr	r3, [r7, #4]
 8013cbc:	4413      	add	r3, r2
 8013cbe:	781b      	ldrb	r3, [r3, #0]
 8013cc0:	041b      	lsls	r3, r3, #16
 8013cc2:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8013cc4:	4313      	orrs	r3, r2
 8013cc6:	67bb      	str	r3, [r7, #120]	; 0x78
                frequency *= 100;
 8013cc8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8013cca:	2264      	movs	r2, #100	; 0x64
 8013ccc:	fb02 f303 	mul.w	r3, r2, r3
 8013cd0:	67bb      	str	r3, [r7, #120]	; 0x78
                datarate = payload[macIndex++] & 0x0F;
 8013cd2:	78fb      	ldrb	r3, [r7, #3]
 8013cd4:	1c5a      	adds	r2, r3, #1
 8013cd6:	70fa      	strb	r2, [r7, #3]
 8013cd8:	461a      	mov	r2, r3
 8013cda:	687b      	ldr	r3, [r7, #4]
 8013cdc:	4413      	add	r3, r2
 8013cde:	781b      	ldrb	r3, [r3, #0]
 8013ce0:	f003 030f 	and.w	r3, r3, #15
 8013ce4:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77

                status = LoRaMacClassBPingSlotChannelReq( datarate, frequency );
 8013ce8:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8013cec:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 8013cee:	4618      	mov	r0, r3
 8013cf0:	f002 fff7 	bl	8016ce2 <LoRaMacClassBPingSlotChannelReq>
 8013cf4:	4603      	mov	r3, r0
 8013cf6:	f887 307c 	strb.w	r3, [r7, #124]	; 0x7c
                macCmdPayload[0] = status;
 8013cfa:	f897 307c 	ldrb.w	r3, [r7, #124]	; 0x7c
 8013cfe:	f887 3068 	strb.w	r3, [r7, #104]	; 0x68
                LoRaMacCommandsAddCmd( MOTE_MAC_PING_SLOT_FREQ_ANS, macCmdPayload, 1 );
 8013d02:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8013d06:	2201      	movs	r2, #1
 8013d08:	4619      	mov	r1, r3
 8013d0a:	2011      	movs	r0, #17
 8013d0c:	f003 f97a 	bl	8017004 <LoRaMacCommandsAddCmd>
                break;
 8013d10:	e07d      	b.n	8013e0e <ProcessMacCommands+0x97a>
            }
            case SRV_MAC_BEACON_TIMING_ANS:
            {
                if( LoRaMacConfirmQueueIsCmdActive( MLME_BEACON_TIMING ) == true )
 8013d12:	200e      	movs	r0, #14
 8013d14:	f003 fcd8 	bl	80176c8 <LoRaMacConfirmQueueIsCmdActive>
 8013d18:	4603      	mov	r3, r0
 8013d1a:	2b00      	cmp	r3, #0
 8013d1c:	d077      	beq.n	8013e0e <ProcessMacCommands+0x97a>
                {
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_BEACON_TIMING );
 8013d1e:	210e      	movs	r1, #14
 8013d20:	2000      	movs	r0, #0
 8013d22:	f003 fc45 	bl	80175b0 <LoRaMacConfirmQueueSetStatus>
                    uint16_t beaconTimingDelay = 0;
 8013d26:	2300      	movs	r3, #0
 8013d28:	f8a7 307e 	strh.w	r3, [r7, #126]	; 0x7e
                    uint8_t beaconTimingChannel = 0;
 8013d2c:	2300      	movs	r3, #0
 8013d2e:	f887 307d 	strb.w	r3, [r7, #125]	; 0x7d

                    beaconTimingDelay = ( uint16_t )payload[macIndex++];
 8013d32:	78fb      	ldrb	r3, [r7, #3]
 8013d34:	1c5a      	adds	r2, r3, #1
 8013d36:	70fa      	strb	r2, [r7, #3]
 8013d38:	461a      	mov	r2, r3
 8013d3a:	687b      	ldr	r3, [r7, #4]
 8013d3c:	4413      	add	r3, r2
 8013d3e:	781b      	ldrb	r3, [r3, #0]
 8013d40:	f8a7 307e 	strh.w	r3, [r7, #126]	; 0x7e
                    beaconTimingDelay |= ( uint16_t )payload[macIndex++] << 8;
 8013d44:	78fb      	ldrb	r3, [r7, #3]
 8013d46:	1c5a      	adds	r2, r3, #1
 8013d48:	70fa      	strb	r2, [r7, #3]
 8013d4a:	461a      	mov	r2, r3
 8013d4c:	687b      	ldr	r3, [r7, #4]
 8013d4e:	4413      	add	r3, r2
 8013d50:	781b      	ldrb	r3, [r3, #0]
 8013d52:	021b      	lsls	r3, r3, #8
 8013d54:	b21a      	sxth	r2, r3
 8013d56:	f9b7 307e 	ldrsh.w	r3, [r7, #126]	; 0x7e
 8013d5a:	4313      	orrs	r3, r2
 8013d5c:	b21b      	sxth	r3, r3
 8013d5e:	f8a7 307e 	strh.w	r3, [r7, #126]	; 0x7e
                    beaconTimingChannel = payload[macIndex++];
 8013d62:	78fb      	ldrb	r3, [r7, #3]
 8013d64:	1c5a      	adds	r2, r3, #1
 8013d66:	70fa      	strb	r2, [r7, #3]
 8013d68:	461a      	mov	r2, r3
 8013d6a:	687b      	ldr	r3, [r7, #4]
 8013d6c:	4413      	add	r3, r2
 8013d6e:	781b      	ldrb	r3, [r3, #0]
 8013d70:	f887 307d 	strb.w	r3, [r7, #125]	; 0x7d

                    LoRaMacClassBBeaconTimingAns( beaconTimingDelay, beaconTimingChannel, RxDoneParams.LastRxDone );
 8013d74:	4b2e      	ldr	r3, [pc, #184]	; (8013e30 <ProcessMacCommands+0x99c>)
 8013d76:	681a      	ldr	r2, [r3, #0]
 8013d78:	f897 107d 	ldrb.w	r1, [r7, #125]	; 0x7d
 8013d7c:	f8b7 307e 	ldrh.w	r3, [r7, #126]	; 0x7e
 8013d80:	4618      	mov	r0, r3
 8013d82:	f002 ffba 	bl	8016cfa <LoRaMacClassBBeaconTimingAns>
                }
                break;
 8013d86:	e042      	b.n	8013e0e <ProcessMacCommands+0x97a>
            }
            case SRV_MAC_BEACON_FREQ_REQ:
                {
                    uint32_t frequency = 0;
 8013d88:	2300      	movs	r3, #0
 8013d8a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80

                    frequency = ( uint32_t )payload[macIndex++];
 8013d8e:	78fb      	ldrb	r3, [r7, #3]
 8013d90:	1c5a      	adds	r2, r3, #1
 8013d92:	70fa      	strb	r2, [r7, #3]
 8013d94:	461a      	mov	r2, r3
 8013d96:	687b      	ldr	r3, [r7, #4]
 8013d98:	4413      	add	r3, r2
 8013d9a:	781b      	ldrb	r3, [r3, #0]
 8013d9c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
                    frequency |= ( uint32_t )payload[macIndex++] << 8;
 8013da0:	78fb      	ldrb	r3, [r7, #3]
 8013da2:	1c5a      	adds	r2, r3, #1
 8013da4:	70fa      	strb	r2, [r7, #3]
 8013da6:	461a      	mov	r2, r3
 8013da8:	687b      	ldr	r3, [r7, #4]
 8013daa:	4413      	add	r3, r2
 8013dac:	781b      	ldrb	r3, [r3, #0]
 8013dae:	021b      	lsls	r3, r3, #8
 8013db0:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8013db4:	4313      	orrs	r3, r2
 8013db6:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
                    frequency |= ( uint32_t )payload[macIndex++] << 16;
 8013dba:	78fb      	ldrb	r3, [r7, #3]
 8013dbc:	1c5a      	adds	r2, r3, #1
 8013dbe:	70fa      	strb	r2, [r7, #3]
 8013dc0:	461a      	mov	r2, r3
 8013dc2:	687b      	ldr	r3, [r7, #4]
 8013dc4:	4413      	add	r3, r2
 8013dc6:	781b      	ldrb	r3, [r3, #0]
 8013dc8:	041b      	lsls	r3, r3, #16
 8013dca:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8013dce:	4313      	orrs	r3, r2
 8013dd0:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
                    frequency *= 100;
 8013dd4:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8013dd8:	2264      	movs	r2, #100	; 0x64
 8013dda:	fb02 f303 	mul.w	r3, r2, r3
 8013dde:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80

                    if( LoRaMacClassBBeaconFreqReq( frequency ) == true )
 8013de2:	f8d7 0080 	ldr.w	r0, [r7, #128]	; 0x80
 8013de6:	f002 ff9b 	bl	8016d20 <LoRaMacClassBBeaconFreqReq>
 8013dea:	4603      	mov	r3, r0
 8013dec:	2b00      	cmp	r3, #0
 8013dee:	d003      	beq.n	8013df8 <ProcessMacCommands+0x964>
                    {
                        macCmdPayload[0] = 1;
 8013df0:	2301      	movs	r3, #1
 8013df2:	f887 3068 	strb.w	r3, [r7, #104]	; 0x68
 8013df6:	e002      	b.n	8013dfe <ProcessMacCommands+0x96a>
                    }
                    else
                    {
                        macCmdPayload[0] = 0;
 8013df8:	2300      	movs	r3, #0
 8013dfa:	f887 3068 	strb.w	r3, [r7, #104]	; 0x68
                    }
                    LoRaMacCommandsAddCmd( MOTE_MAC_BEACON_FREQ_ANS, macCmdPayload, 1 );
 8013dfe:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8013e02:	2201      	movs	r2, #1
 8013e04:	4619      	mov	r1, r3
 8013e06:	2013      	movs	r0, #19
 8013e08:	f003 f8fc 	bl	8017004 <LoRaMacCommandsAddCmd>
                }
                break;
 8013e0c:	bf00      	nop
    while( macIndex < commandsSize )
 8013e0e:	78fa      	ldrb	r2, [r7, #3]
 8013e10:	78bb      	ldrb	r3, [r7, #2]
 8013e12:	429a      	cmp	r2, r3
 8013e14:	f4ff ab56 	bcc.w	80134c4 <ProcessMacCommands+0x30>
 8013e18:	e002      	b.n	8013e20 <ProcessMacCommands+0x98c>
            return;
 8013e1a:	bf00      	nop
 8013e1c:	e000      	b.n	8013e20 <ProcessMacCommands+0x98c>
            default:
                // Unknown command. ABORT MAC commands processing
                return;
 8013e1e:	bf00      	nop
        }
    }
}
 8013e20:	378c      	adds	r7, #140	; 0x8c
 8013e22:	46bd      	mov	sp, r7
 8013e24:	bd90      	pop	{r4, r7, pc}
 8013e26:	bf00      	nop
 8013e28:	12d53d80 	.word	0x12d53d80
 8013e2c:	20000ac8 	.word	0x20000ac8
 8013e30:	20001ed4 	.word	0x20001ed4

08013e34 <Send>:

static LoRaMacStatus_t Send( LoRaMacHeader_t* macHdr, uint8_t fPort, void* fBuffer, uint16_t fBufferSize, bool allowDelayedTx )
{
 8013e34:	b580      	push	{r7, lr}
 8013e36:	b08e      	sub	sp, #56	; 0x38
 8013e38:	af02      	add	r7, sp, #8
 8013e3a:	60f8      	str	r0, [r7, #12]
 8013e3c:	607a      	str	r2, [r7, #4]
 8013e3e:	461a      	mov	r2, r3
 8013e40:	460b      	mov	r3, r1
 8013e42:	72fb      	strb	r3, [r7, #11]
 8013e44:	4613      	mov	r3, r2
 8013e46:	813b      	strh	r3, [r7, #8]
    LoRaMacFrameCtrl_t fCtrl;
    LoRaMacStatus_t status = LORAMAC_STATUS_PARAMETER_INVALID;
 8013e48:	2303      	movs	r3, #3
 8013e4a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    int8_t datarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 8013e4e:	4b7d      	ldr	r3, [pc, #500]	; (8014044 <Send+0x210>)
 8013e50:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8013e54:	f893 3085 	ldrb.w	r3, [r3, #133]	; 0x85
 8013e58:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
    int8_t txPower = MacCtx.NvmCtx->MacParams.ChannelsTxPower;
 8013e5c:	4b79      	ldr	r3, [pc, #484]	; (8014044 <Send+0x210>)
 8013e5e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8013e62:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8013e66:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
    uint32_t adrAckCounter = MacCtx.NvmCtx->AdrAckCounter;
 8013e6a:	4b76      	ldr	r3, [pc, #472]	; (8014044 <Send+0x210>)
 8013e6c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8013e70:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8013e74:	62bb      	str	r3, [r7, #40]	; 0x28
    CalcNextAdrParams_t adrNext;

    // Check if we are joined
    if( MacCtx.NvmCtx->NetworkActivation == ACTIVATION_TYPE_NONE )
 8013e76:	4b73      	ldr	r3, [pc, #460]	; (8014044 <Send+0x210>)
 8013e78:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8013e7c:	f893 3164 	ldrb.w	r3, [r3, #356]	; 0x164
 8013e80:	2b00      	cmp	r3, #0
 8013e82:	d101      	bne.n	8013e88 <Send+0x54>
    {
        return LORAMAC_STATUS_NO_NETWORK_JOINED;
 8013e84:	2307      	movs	r3, #7
 8013e86:	e0d9      	b.n	801403c <Send+0x208>
    }
    if( MacCtx.NvmCtx->MaxDCycle == 0 )
 8013e88:	4b6e      	ldr	r3, [pc, #440]	; (8014044 <Send+0x210>)
 8013e8a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8013e8e:	f893 30c8 	ldrb.w	r3, [r3, #200]	; 0xc8
 8013e92:	2b00      	cmp	r3, #0
 8013e94:	d105      	bne.n	8013ea2 <Send+0x6e>
    {
        MacCtx.NvmCtx->AggregatedTimeOff = 0;
 8013e96:	4b6b      	ldr	r3, [pc, #428]	; (8014044 <Send+0x210>)
 8013e98:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8013e9c:	2200      	movs	r2, #0
 8013e9e:	f8c3 2154 	str.w	r2, [r3, #340]	; 0x154
    }

    fCtrl.Value = 0;
 8013ea2:	2300      	movs	r3, #0
 8013ea4:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
    fCtrl.Bits.FOptsLen      = 0;
 8013ea8:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8013eac:	f36f 0303 	bfc	r3, #0, #4
 8013eb0:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
    fCtrl.Bits.Adr           = MacCtx.NvmCtx->AdrCtrlOn;
 8013eb4:	4b63      	ldr	r3, [pc, #396]	; (8014044 <Send+0x210>)
 8013eb6:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8013eba:	f893 207e 	ldrb.w	r2, [r3, #126]	; 0x7e
 8013ebe:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8013ec2:	f362 13c7 	bfi	r3, r2, #7, #1
 8013ec6:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c

    // Check class b
    if( MacCtx.NvmCtx->DeviceClass == CLASS_B )
 8013eca:	4b5e      	ldr	r3, [pc, #376]	; (8014044 <Send+0x210>)
 8013ecc:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8013ed0:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8013ed4:	2b01      	cmp	r3, #1
 8013ed6:	d106      	bne.n	8013ee6 <Send+0xb2>
    {
        fCtrl.Bits.FPending      = 1;
 8013ed8:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8013edc:	f043 0310 	orr.w	r3, r3, #16
 8013ee0:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
 8013ee4:	e005      	b.n	8013ef2 <Send+0xbe>
    }
    else
    {
        fCtrl.Bits.FPending      = 0;
 8013ee6:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8013eea:	f36f 1304 	bfc	r3, #4, #1
 8013eee:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
    }

    // Check server ack
    if( MacCtx.NvmCtx->SrvAckRequested == true )
 8013ef2:	4b54      	ldr	r3, [pc, #336]	; (8014044 <Send+0x210>)
 8013ef4:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8013ef8:	f893 314b 	ldrb.w	r3, [r3, #331]	; 0x14b
 8013efc:	2b00      	cmp	r3, #0
 8013efe:	d005      	beq.n	8013f0c <Send+0xd8>
    {
        fCtrl.Bits.Ack = 1;
 8013f00:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8013f04:	f043 0320 	orr.w	r3, r3, #32
 8013f08:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
    }

    // ADR next request
    adrNext.Version = MacCtx.NvmCtx->Version;
 8013f0c:	4b4d      	ldr	r3, [pc, #308]	; (8014044 <Send+0x210>)
 8013f0e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8013f12:	f8d3 3160 	ldr.w	r3, [r3, #352]	; 0x160
 8013f16:	617b      	str	r3, [r7, #20]
    adrNext.UpdateChanMask = true;
 8013f18:	2301      	movs	r3, #1
 8013f1a:	763b      	strb	r3, [r7, #24]
    adrNext.AdrEnabled = fCtrl.Bits.Adr;
 8013f1c:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8013f20:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8013f24:	b2db      	uxtb	r3, r3
 8013f26:	2b00      	cmp	r3, #0
 8013f28:	bf14      	ite	ne
 8013f2a:	2301      	movne	r3, #1
 8013f2c:	2300      	moveq	r3, #0
 8013f2e:	b2db      	uxtb	r3, r3
 8013f30:	767b      	strb	r3, [r7, #25]
    adrNext.AdrAckCounter = MacCtx.NvmCtx->AdrAckCounter;
 8013f32:	4b44      	ldr	r3, [pc, #272]	; (8014044 <Send+0x210>)
 8013f34:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8013f38:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8013f3c:	61fb      	str	r3, [r7, #28]
    adrNext.AdrAckLimit = MacCtx.AdrAckLimit;
 8013f3e:	4b41      	ldr	r3, [pc, #260]	; (8014044 <Send+0x210>)
 8013f40:	f8b3 33f4 	ldrh.w	r3, [r3, #1012]	; 0x3f4
 8013f44:	843b      	strh	r3, [r7, #32]
    adrNext.AdrAckDelay = MacCtx.AdrAckDelay;
 8013f46:	4b3f      	ldr	r3, [pc, #252]	; (8014044 <Send+0x210>)
 8013f48:	f8b3 33f6 	ldrh.w	r3, [r3, #1014]	; 0x3f6
 8013f4c:	847b      	strh	r3, [r7, #34]	; 0x22
    adrNext.Datarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 8013f4e:	4b3d      	ldr	r3, [pc, #244]	; (8014044 <Send+0x210>)
 8013f50:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8013f54:	f993 3085 	ldrsb.w	r3, [r3, #133]	; 0x85
 8013f58:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
    adrNext.TxPower = MacCtx.NvmCtx->MacParams.ChannelsTxPower;
 8013f5c:	4b39      	ldr	r3, [pc, #228]	; (8014044 <Send+0x210>)
 8013f5e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8013f62:	f993 3084 	ldrsb.w	r3, [r3, #132]	; 0x84
 8013f66:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
    adrNext.UplinkDwellTime = MacCtx.NvmCtx->MacParams.UplinkDwellTime;
 8013f6a:	4b36      	ldr	r3, [pc, #216]	; (8014044 <Send+0x210>)
 8013f6c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8013f70:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 8013f74:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
    adrNext.Region = MacCtx.NvmCtx->Region;
 8013f78:	4b32      	ldr	r3, [pc, #200]	; (8014044 <Send+0x210>)
 8013f7a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8013f7e:	781b      	ldrb	r3, [r3, #0]
 8013f80:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

    fCtrl.Bits.AdrAckReq = LoRaMacAdrCalcNext( &adrNext, &MacCtx.NvmCtx->MacParams.ChannelsDatarate,
 8013f84:	4b2f      	ldr	r3, [pc, #188]	; (8014044 <Send+0x210>)
 8013f86:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8013f8a:	f103 0185 	add.w	r1, r3, #133	; 0x85
                                               &MacCtx.NvmCtx->MacParams.ChannelsTxPower, &adrAckCounter );
 8013f8e:	4b2d      	ldr	r3, [pc, #180]	; (8014044 <Send+0x210>)
 8013f90:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
    fCtrl.Bits.AdrAckReq = LoRaMacAdrCalcNext( &adrNext, &MacCtx.NvmCtx->MacParams.ChannelsDatarate,
 8013f94:	f103 0284 	add.w	r2, r3, #132	; 0x84
 8013f98:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8013f9c:	f107 0014 	add.w	r0, r7, #20
 8013fa0:	f002 fdc2 	bl	8016b28 <LoRaMacAdrCalcNext>
 8013fa4:	4603      	mov	r3, r0
 8013fa6:	461a      	mov	r2, r3
 8013fa8:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8013fac:	f362 1386 	bfi	r3, r2, #6, #1
 8013fb0:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c

    // Prepare the frame
    status = PrepareFrame( macHdr, &fCtrl, fPort, fBuffer, fBufferSize );
 8013fb4:	7afa      	ldrb	r2, [r7, #11]
 8013fb6:	f107 012c 	add.w	r1, r7, #44	; 0x2c
 8013fba:	893b      	ldrh	r3, [r7, #8]
 8013fbc:	9300      	str	r3, [sp, #0]
 8013fbe:	687b      	ldr	r3, [r7, #4]
 8013fc0:	68f8      	ldr	r0, [r7, #12]
 8013fc2:	f000 fc5b 	bl	801487c <PrepareFrame>
 8013fc6:	4603      	mov	r3, r0
 8013fc8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

    // Validate status
    if( ( status == LORAMAC_STATUS_OK ) || ( status == LORAMAC_STATUS_SKIPPED_APP_DATA ) )
 8013fcc:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8013fd0:	2b00      	cmp	r3, #0
 8013fd2:	d003      	beq.n	8013fdc <Send+0x1a8>
 8013fd4:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8013fd8:	2b0a      	cmp	r3, #10
 8013fda:	d107      	bne.n	8013fec <Send+0x1b8>
    {
        // Schedule frame, do not allow delayed transmissions
        status = ScheduleTx( allowDelayedTx );
 8013fdc:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 8013fe0:	4618      	mov	r0, r3
 8013fe2:	f000 f995 	bl	8014310 <ScheduleTx>
 8013fe6:	4603      	mov	r3, r0
 8013fe8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    }

    // Post processing
    if( status != LORAMAC_STATUS_OK )
 8013fec:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8013ff0:	2b00      	cmp	r3, #0
 8013ff2:	d00e      	beq.n	8014012 <Send+0x1de>
    {
        // Bad case - restore
        // Store local variables
        MacCtx.NvmCtx->MacParams.ChannelsDatarate = datarate;
 8013ff4:	4b13      	ldr	r3, [pc, #76]	; (8014044 <Send+0x210>)
 8013ff6:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8013ffa:	f897 202e 	ldrb.w	r2, [r7, #46]	; 0x2e
 8013ffe:	f883 2085 	strb.w	r2, [r3, #133]	; 0x85
        MacCtx.NvmCtx->MacParams.ChannelsTxPower = txPower;
 8014002:	4b10      	ldr	r3, [pc, #64]	; (8014044 <Send+0x210>)
 8014004:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8014008:	f897 202d 	ldrb.w	r2, [r7, #45]	; 0x2d
 801400c:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84
 8014010:	e012      	b.n	8014038 <Send+0x204>
    }
    else
    {
        // Good case
        MacCtx.NvmCtx->SrvAckRequested = false;
 8014012:	4b0c      	ldr	r3, [pc, #48]	; (8014044 <Send+0x210>)
 8014014:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8014018:	2200      	movs	r2, #0
 801401a:	f883 214b 	strb.w	r2, [r3, #331]	; 0x14b
        MacCtx.NvmCtx->AdrAckCounter = adrAckCounter;
 801401e:	4b09      	ldr	r3, [pc, #36]	; (8014044 <Send+0x210>)
 8014020:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8014024:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8014026:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        // Remove all none sticky MAC commands
        if( LoRaMacCommandsRemoveNoneStickyCmds( ) != LORAMAC_COMMANDS_SUCCESS )
 801402a:	f003 f867 	bl	80170fc <LoRaMacCommandsRemoveNoneStickyCmds>
 801402e:	4603      	mov	r3, r0
 8014030:	2b00      	cmp	r3, #0
 8014032:	d001      	beq.n	8014038 <Send+0x204>
        {
            return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8014034:	2313      	movs	r3, #19
 8014036:	e001      	b.n	801403c <Send+0x208>
        }
    }
    return status;
 8014038:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 801403c:	4618      	mov	r0, r3
 801403e:	3730      	adds	r7, #48	; 0x30
 8014040:	46bd      	mov	sp, r7
 8014042:	bd80      	pop	{r7, pc}
 8014044:	20000ac8 	.word	0x20000ac8

08014048 <SendReJoinReq>:

static LoRaMacStatus_t SendReJoinReq( JoinReqIdentifier_t joinReqType )
{
 8014048:	b580      	push	{r7, lr}
 801404a:	b084      	sub	sp, #16
 801404c:	af00      	add	r7, sp, #0
 801404e:	4603      	mov	r3, r0
 8014050:	71fb      	strb	r3, [r7, #7]
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 8014052:	2300      	movs	r3, #0
 8014054:	73bb      	strb	r3, [r7, #14]
    LoRaMacHeader_t macHdr;
    macHdr.Value = 0;
 8014056:	2300      	movs	r3, #0
 8014058:	733b      	strb	r3, [r7, #12]
    bool allowDelayedTx = true;
 801405a:	2301      	movs	r3, #1
 801405c:	73fb      	strb	r3, [r7, #15]

    // Setup join/rejoin message
    switch( joinReqType )
 801405e:	79fb      	ldrb	r3, [r7, #7]
 8014060:	2bff      	cmp	r3, #255	; 0xff
 8014062:	d129      	bne.n	80140b8 <SendReJoinReq+0x70>
    {
        case JOIN_REQ:
        {
            SwitchClass( CLASS_A );
 8014064:	2000      	movs	r0, #0
 8014066:	f7ff f8c3 	bl	80131f0 <SwitchClass>

            MacCtx.TxMsg.Type = LORAMAC_MSG_TYPE_JOIN_REQUEST;
 801406a:	4b1a      	ldr	r3, [pc, #104]	; (80140d4 <SendReJoinReq+0x8c>)
 801406c:	2200      	movs	r2, #0
 801406e:	f883 2104 	strb.w	r2, [r3, #260]	; 0x104
            MacCtx.TxMsg.Message.JoinReq.Buffer = MacCtx.PktBuffer;
 8014072:	4b18      	ldr	r3, [pc, #96]	; (80140d4 <SendReJoinReq+0x8c>)
 8014074:	4a18      	ldr	r2, [pc, #96]	; (80140d8 <SendReJoinReq+0x90>)
 8014076:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
            MacCtx.TxMsg.Message.JoinReq.BufSize = LORAMAC_PHY_MAXPAYLOAD;
 801407a:	4b16      	ldr	r3, [pc, #88]	; (80140d4 <SendReJoinReq+0x8c>)
 801407c:	22ff      	movs	r2, #255	; 0xff
 801407e:	f883 210c 	strb.w	r2, [r3, #268]	; 0x10c

            macHdr.Bits.MType = FRAME_TYPE_JOIN_REQ;
 8014082:	7b3b      	ldrb	r3, [r7, #12]
 8014084:	f36f 1347 	bfc	r3, #5, #3
 8014088:	733b      	strb	r3, [r7, #12]
            MacCtx.TxMsg.Message.JoinReq.MHDR.Value = macHdr.Value;
 801408a:	7b3a      	ldrb	r2, [r7, #12]
 801408c:	4b11      	ldr	r3, [pc, #68]	; (80140d4 <SendReJoinReq+0x8c>)
 801408e:	f883 210d 	strb.w	r2, [r3, #269]	; 0x10d

            memcpy1( MacCtx.TxMsg.Message.JoinReq.JoinEUI, SecureElementGetJoinEui( ), LORAMAC_JOIN_EUI_FIELD_SIZE );
 8014092:	f7fc fd8d 	bl	8010bb0 <SecureElementGetJoinEui>
 8014096:	4603      	mov	r3, r0
 8014098:	2208      	movs	r2, #8
 801409a:	4619      	mov	r1, r3
 801409c:	480f      	ldr	r0, [pc, #60]	; (80140dc <SendReJoinReq+0x94>)
 801409e:	f008 faa6 	bl	801c5ee <memcpy1>
            memcpy1( MacCtx.TxMsg.Message.JoinReq.DevEUI, SecureElementGetDevEui( ), LORAMAC_DEV_EUI_FIELD_SIZE );
 80140a2:	f7fc fd61 	bl	8010b68 <SecureElementGetDevEui>
 80140a6:	4603      	mov	r3, r0
 80140a8:	2208      	movs	r2, #8
 80140aa:	4619      	mov	r1, r3
 80140ac:	480c      	ldr	r0, [pc, #48]	; (80140e0 <SendReJoinReq+0x98>)
 80140ae:	f008 fa9e 	bl	801c5ee <memcpy1>

            allowDelayedTx = false;
 80140b2:	2300      	movs	r3, #0
 80140b4:	73fb      	strb	r3, [r7, #15]

            break;
 80140b6:	e002      	b.n	80140be <SendReJoinReq+0x76>
        }
        default:
            status = LORAMAC_STATUS_SERVICE_UNKNOWN;
 80140b8:	2302      	movs	r3, #2
 80140ba:	73bb      	strb	r3, [r7, #14]
            break;
 80140bc:	bf00      	nop
    }

    // Schedule frame
    status = ScheduleTx( allowDelayedTx );
 80140be:	7bfb      	ldrb	r3, [r7, #15]
 80140c0:	4618      	mov	r0, r3
 80140c2:	f000 f925 	bl	8014310 <ScheduleTx>
 80140c6:	4603      	mov	r3, r0
 80140c8:	73bb      	strb	r3, [r7, #14]
    return status;
 80140ca:	7bbb      	ldrb	r3, [r7, #14]
}
 80140cc:	4618      	mov	r0, r3
 80140ce:	3710      	adds	r7, #16
 80140d0:	46bd      	mov	sp, r7
 80140d2:	bd80      	pop	{r7, pc}
 80140d4:	20000ac8 	.word	0x20000ac8
 80140d8:	20000aca 	.word	0x20000aca
 80140dc:	20000bd6 	.word	0x20000bd6
 80140e0:	20000bde 	.word	0x20000bde

080140e4 <CheckForClassBCollision>:

static LoRaMacStatus_t CheckForClassBCollision( void )
{
 80140e4:	b580      	push	{r7, lr}
 80140e6:	af00      	add	r7, sp, #0
    if( LoRaMacClassBIsBeaconExpected( ) == true )
 80140e8:	f002 fda4 	bl	8016c34 <LoRaMacClassBIsBeaconExpected>
 80140ec:	4603      	mov	r3, r0
 80140ee:	2b00      	cmp	r3, #0
 80140f0:	d001      	beq.n	80140f6 <CheckForClassBCollision+0x12>
    {
        return LORAMAC_STATUS_BUSY_BEACON_RESERVED_TIME;
 80140f2:	230e      	movs	r3, #14
 80140f4:	e015      	b.n	8014122 <CheckForClassBCollision+0x3e>
    }

    if( MacCtx.NvmCtx->DeviceClass == CLASS_B )
 80140f6:	4b0c      	ldr	r3, [pc, #48]	; (8014128 <CheckForClassBCollision+0x44>)
 80140f8:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80140fc:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8014100:	2b01      	cmp	r3, #1
 8014102:	d10d      	bne.n	8014120 <CheckForClassBCollision+0x3c>
    {
        if( LoRaMacClassBIsPingExpected( ) == true )
 8014104:	f002 fd9d 	bl	8016c42 <LoRaMacClassBIsPingExpected>
 8014108:	4603      	mov	r3, r0
 801410a:	2b00      	cmp	r3, #0
 801410c:	d001      	beq.n	8014112 <CheckForClassBCollision+0x2e>
        {
            return LORAMAC_STATUS_BUSY_PING_SLOT_WINDOW_TIME;
 801410e:	230f      	movs	r3, #15
 8014110:	e007      	b.n	8014122 <CheckForClassBCollision+0x3e>
        }
        else if( LoRaMacClassBIsMulticastExpected( ) == true )
 8014112:	f002 fd9d 	bl	8016c50 <LoRaMacClassBIsMulticastExpected>
 8014116:	4603      	mov	r3, r0
 8014118:	2b00      	cmp	r3, #0
 801411a:	d001      	beq.n	8014120 <CheckForClassBCollision+0x3c>
        {
            return LORAMAC_STATUS_BUSY_PING_SLOT_WINDOW_TIME;
 801411c:	230f      	movs	r3, #15
 801411e:	e000      	b.n	8014122 <CheckForClassBCollision+0x3e>
        }
    }
    return LORAMAC_STATUS_OK;
 8014120:	2300      	movs	r3, #0
}
 8014122:	4618      	mov	r0, r3
 8014124:	bd80      	pop	{r7, pc}
 8014126:	bf00      	nop
 8014128:	20000ac8 	.word	0x20000ac8

0801412c <ComputeRxWindowParameters>:

static void ComputeRxWindowParameters( void )
{
 801412c:	b590      	push	{r4, r7, lr}
 801412e:	b083      	sub	sp, #12
 8014130:	af02      	add	r7, sp, #8
    // Compute Rx1 windows parameters
    RegionComputeRxWindowParameters( MacCtx.NvmCtx->Region,
 8014132:	4b3f      	ldr	r3, [pc, #252]	; (8014230 <ComputeRxWindowParameters+0x104>)
 8014134:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8014138:	781c      	ldrb	r4, [r3, #0]
                                     RegionApplyDrOffset( MacCtx.NvmCtx->Region,
 801413a:	4b3d      	ldr	r3, [pc, #244]	; (8014230 <ComputeRxWindowParameters+0x104>)
 801413c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8014140:	7818      	ldrb	r0, [r3, #0]
                                                          MacCtx.NvmCtx->MacParams.DownlinkDwellTime,
 8014142:	4b3b      	ldr	r3, [pc, #236]	; (8014230 <ComputeRxWindowParameters+0x104>)
 8014144:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
                                     RegionApplyDrOffset( MacCtx.NvmCtx->Region,
 8014148:	f893 10b9 	ldrb.w	r1, [r3, #185]	; 0xb9
                                                          MacCtx.NvmCtx->MacParams.ChannelsDatarate,
 801414c:	4b38      	ldr	r3, [pc, #224]	; (8014230 <ComputeRxWindowParameters+0x104>)
 801414e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
                                     RegionApplyDrOffset( MacCtx.NvmCtx->Region,
 8014152:	f993 2085 	ldrsb.w	r2, [r3, #133]	; 0x85
                                                          MacCtx.NvmCtx->MacParams.Rx1DrOffset ),
 8014156:	4b36      	ldr	r3, [pc, #216]	; (8014230 <ComputeRxWindowParameters+0x104>)
 8014158:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801415c:	f893 30a5 	ldrb.w	r3, [r3, #165]	; 0xa5
                                     RegionApplyDrOffset( MacCtx.NvmCtx->Region,
 8014160:	b25b      	sxtb	r3, r3
 8014162:	f004 ff25 	bl	8018fb0 <RegionApplyDrOffset>
 8014166:	4603      	mov	r3, r0
    RegionComputeRxWindowParameters( MacCtx.NvmCtx->Region,
 8014168:	b259      	sxtb	r1, r3
                                     MacCtx.NvmCtx->MacParams.MinRxSymbols,
 801416a:	4b31      	ldr	r3, [pc, #196]	; (8014230 <ComputeRxWindowParameters+0x104>)
 801416c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
    RegionComputeRxWindowParameters( MacCtx.NvmCtx->Region,
 8014170:	f893 208c 	ldrb.w	r2, [r3, #140]	; 0x8c
                                     MacCtx.NvmCtx->MacParams.SystemMaxRxError,
 8014174:	4b2e      	ldr	r3, [pc, #184]	; (8014230 <ComputeRxWindowParameters+0x104>)
 8014176:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
    RegionComputeRxWindowParameters( MacCtx.NvmCtx->Region,
 801417a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 801417e:	482d      	ldr	r0, [pc, #180]	; (8014234 <ComputeRxWindowParameters+0x108>)
 8014180:	9000      	str	r0, [sp, #0]
 8014182:	4620      	mov	r0, r4
 8014184:	f004 fdbd 	bl	8018d02 <RegionComputeRxWindowParameters>
                                     &MacCtx.RxWindow1Config );
    // Compute Rx2 windows parameters
    RegionComputeRxWindowParameters( MacCtx.NvmCtx->Region,
 8014188:	4b29      	ldr	r3, [pc, #164]	; (8014230 <ComputeRxWindowParameters+0x104>)
 801418a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801418e:	7818      	ldrb	r0, [r3, #0]
                                     MacCtx.NvmCtx->MacParams.Rx2Channel.Datarate,
 8014190:	4b27      	ldr	r3, [pc, #156]	; (8014230 <ComputeRxWindowParameters+0x104>)
 8014192:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8014196:	f893 30ac 	ldrb.w	r3, [r3, #172]	; 0xac
    RegionComputeRxWindowParameters( MacCtx.NvmCtx->Region,
 801419a:	b259      	sxtb	r1, r3
                                     MacCtx.NvmCtx->MacParams.MinRxSymbols,
 801419c:	4b24      	ldr	r3, [pc, #144]	; (8014230 <ComputeRxWindowParameters+0x104>)
 801419e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
    RegionComputeRxWindowParameters( MacCtx.NvmCtx->Region,
 80141a2:	f893 208c 	ldrb.w	r2, [r3, #140]	; 0x8c
                                     MacCtx.NvmCtx->MacParams.SystemMaxRxError,
 80141a6:	4b22      	ldr	r3, [pc, #136]	; (8014230 <ComputeRxWindowParameters+0x104>)
 80141a8:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
    RegionComputeRxWindowParameters( MacCtx.NvmCtx->Region,
 80141ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80141b0:	4c21      	ldr	r4, [pc, #132]	; (8014238 <ComputeRxWindowParameters+0x10c>)
 80141b2:	9400      	str	r4, [sp, #0]
 80141b4:	f004 fda5 	bl	8018d02 <RegionComputeRxWindowParameters>
                                     &MacCtx.RxWindow2Config );

    // Default setup, in case the device joined
    MacCtx.RxWindow1Delay = MacCtx.NvmCtx->MacParams.ReceiveDelay1 + MacCtx.RxWindow1Config.WindowOffset;
 80141b8:	4b1d      	ldr	r3, [pc, #116]	; (8014230 <ComputeRxWindowParameters+0x104>)
 80141ba:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80141be:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80141c2:	4a1b      	ldr	r2, [pc, #108]	; (8014230 <ComputeRxWindowParameters+0x104>)
 80141c4:	f8d2 23c4 	ldr.w	r2, [r2, #964]	; 0x3c4
 80141c8:	4413      	add	r3, r2
 80141ca:	4a19      	ldr	r2, [pc, #100]	; (8014230 <ComputeRxWindowParameters+0x104>)
 80141cc:	f8c2 33b0 	str.w	r3, [r2, #944]	; 0x3b0
    MacCtx.RxWindow2Delay = MacCtx.NvmCtx->MacParams.ReceiveDelay2 + MacCtx.RxWindow2Config.WindowOffset;
 80141d0:	4b17      	ldr	r3, [pc, #92]	; (8014230 <ComputeRxWindowParameters+0x104>)
 80141d2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80141d6:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80141da:	4a15      	ldr	r2, [pc, #84]	; (8014230 <ComputeRxWindowParameters+0x104>)
 80141dc:	f8d2 23d8 	ldr.w	r2, [r2, #984]	; 0x3d8
 80141e0:	4413      	add	r3, r2
 80141e2:	4a13      	ldr	r2, [pc, #76]	; (8014230 <ComputeRxWindowParameters+0x104>)
 80141e4:	f8c2 33b4 	str.w	r3, [r2, #948]	; 0x3b4

    if( MacCtx.NvmCtx->NetworkActivation == ACTIVATION_TYPE_NONE )
 80141e8:	4b11      	ldr	r3, [pc, #68]	; (8014230 <ComputeRxWindowParameters+0x104>)
 80141ea:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80141ee:	f893 3164 	ldrb.w	r3, [r3, #356]	; 0x164
 80141f2:	2b00      	cmp	r3, #0
 80141f4:	d117      	bne.n	8014226 <ComputeRxWindowParameters+0xfa>
    {
        MacCtx.RxWindow1Delay = MacCtx.NvmCtx->MacParams.JoinAcceptDelay1 + MacCtx.RxWindow1Config.WindowOffset;
 80141f6:	4b0e      	ldr	r3, [pc, #56]	; (8014230 <ComputeRxWindowParameters+0x104>)
 80141f8:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80141fc:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8014200:	4a0b      	ldr	r2, [pc, #44]	; (8014230 <ComputeRxWindowParameters+0x104>)
 8014202:	f8d2 23c4 	ldr.w	r2, [r2, #964]	; 0x3c4
 8014206:	4413      	add	r3, r2
 8014208:	4a09      	ldr	r2, [pc, #36]	; (8014230 <ComputeRxWindowParameters+0x104>)
 801420a:	f8c2 33b0 	str.w	r3, [r2, #944]	; 0x3b0
        MacCtx.RxWindow2Delay = MacCtx.NvmCtx->MacParams.JoinAcceptDelay2 + MacCtx.RxWindow2Config.WindowOffset;
 801420e:	4b08      	ldr	r3, [pc, #32]	; (8014230 <ComputeRxWindowParameters+0x104>)
 8014210:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8014214:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8014218:	4a05      	ldr	r2, [pc, #20]	; (8014230 <ComputeRxWindowParameters+0x104>)
 801421a:	f8d2 23d8 	ldr.w	r2, [r2, #984]	; 0x3d8
 801421e:	4413      	add	r3, r2
 8014220:	4a03      	ldr	r2, [pc, #12]	; (8014230 <ComputeRxWindowParameters+0x104>)
 8014222:	f8c2 33b4 	str.w	r3, [r2, #948]	; 0x3b4
    }
}
 8014226:	bf00      	nop
 8014228:	3704      	adds	r7, #4
 801422a:	46bd      	mov	sp, r7
 801422c:	bd90      	pop	{r4, r7, pc}
 801422e:	bf00      	nop
 8014230:	20000ac8 	.word	0x20000ac8
 8014234:	20000e80 	.word	0x20000e80
 8014238:	20000e94 	.word	0x20000e94

0801423c <VerifyTxFrame>:

static LoRaMacStatus_t VerifyTxFrame( void )
{
 801423c:	b580      	push	{r7, lr}
 801423e:	b082      	sub	sp, #8
 8014240:	af00      	add	r7, sp, #0
    size_t macCmdsSize = 0;
 8014242:	2300      	movs	r3, #0
 8014244:	607b      	str	r3, [r7, #4]

    if( MacCtx.NvmCtx->NetworkActivation != ACTIVATION_TYPE_NONE )
 8014246:	4b15      	ldr	r3, [pc, #84]	; (801429c <VerifyTxFrame+0x60>)
 8014248:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801424c:	f893 3164 	ldrb.w	r3, [r3, #356]	; 0x164
 8014250:	2b00      	cmp	r3, #0
 8014252:	d01d      	beq.n	8014290 <VerifyTxFrame+0x54>
    {
        if( LoRaMacCommandsGetSizeSerializedCmds( &macCmdsSize ) != LORAMAC_COMMANDS_SUCCESS )
 8014254:	1d3b      	adds	r3, r7, #4
 8014256:	4618      	mov	r0, r3
 8014258:	f002 ff9a 	bl	8017190 <LoRaMacCommandsGetSizeSerializedCmds>
 801425c:	4603      	mov	r3, r0
 801425e:	2b00      	cmp	r3, #0
 8014260:	d001      	beq.n	8014266 <VerifyTxFrame+0x2a>
        {
            return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8014262:	2313      	movs	r3, #19
 8014264:	e015      	b.n	8014292 <VerifyTxFrame+0x56>
        }

        if( ValidatePayloadLength( MacCtx.AppDataSize, MacCtx.NvmCtx->MacParams.ChannelsDatarate, macCmdsSize ) == false )
 8014266:	4b0d      	ldr	r3, [pc, #52]	; (801429c <VerifyTxFrame+0x60>)
 8014268:	f893 0237 	ldrb.w	r0, [r3, #567]	; 0x237
 801426c:	4b0b      	ldr	r3, [pc, #44]	; (801429c <VerifyTxFrame+0x60>)
 801426e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8014272:	f993 3085 	ldrsb.w	r3, [r3, #133]	; 0x85
 8014276:	687a      	ldr	r2, [r7, #4]
 8014278:	b2d2      	uxtb	r2, r2
 801427a:	4619      	mov	r1, r3
 801427c:	f7ff f8d2 	bl	8013424 <ValidatePayloadLength>
 8014280:	4603      	mov	r3, r0
 8014282:	f083 0301 	eor.w	r3, r3, #1
 8014286:	b2db      	uxtb	r3, r3
 8014288:	2b00      	cmp	r3, #0
 801428a:	d001      	beq.n	8014290 <VerifyTxFrame+0x54>
        {
            return LORAMAC_STATUS_LENGTH_ERROR;
 801428c:	2308      	movs	r3, #8
 801428e:	e000      	b.n	8014292 <VerifyTxFrame+0x56>
        }
    }
    return LORAMAC_STATUS_OK;
 8014290:	2300      	movs	r3, #0
}
 8014292:	4618      	mov	r0, r3
 8014294:	3708      	adds	r7, #8
 8014296:	46bd      	mov	sp, r7
 8014298:	bd80      	pop	{r7, pc}
 801429a:	bf00      	nop
 801429c:	20000ac8 	.word	0x20000ac8

080142a0 <SerializeTxFrame>:

static LoRaMacStatus_t SerializeTxFrame( void )
{
 80142a0:	b580      	push	{r7, lr}
 80142a2:	b082      	sub	sp, #8
 80142a4:	af00      	add	r7, sp, #0
    LoRaMacSerializerStatus_t serializeStatus;

    switch( MacCtx.TxMsg.Type )
 80142a6:	4b18      	ldr	r3, [pc, #96]	; (8014308 <SerializeTxFrame+0x68>)
 80142a8:	f893 3104 	ldrb.w	r3, [r3, #260]	; 0x104
 80142ac:	2b00      	cmp	r3, #0
 80142ae:	d002      	beq.n	80142b6 <SerializeTxFrame+0x16>
 80142b0:	2b04      	cmp	r3, #4
 80142b2:	d011      	beq.n	80142d8 <SerializeTxFrame+0x38>
 80142b4:	e021      	b.n	80142fa <SerializeTxFrame+0x5a>
    {
        case LORAMAC_MSG_TYPE_JOIN_REQUEST:
            serializeStatus = LoRaMacSerializerJoinRequest( &MacCtx.TxMsg.Message.JoinReq );
 80142b6:	4815      	ldr	r0, [pc, #84]	; (801430c <SerializeTxFrame+0x6c>)
 80142b8:	f004 fad5 	bl	8018866 <LoRaMacSerializerJoinRequest>
 80142bc:	4603      	mov	r3, r0
 80142be:	71fb      	strb	r3, [r7, #7]
            if( LORAMAC_SERIALIZER_SUCCESS != serializeStatus )
 80142c0:	79fb      	ldrb	r3, [r7, #7]
 80142c2:	2b00      	cmp	r3, #0
 80142c4:	d001      	beq.n	80142ca <SerializeTxFrame+0x2a>
            {
                return LORAMAC_STATUS_CRYPTO_ERROR;
 80142c6:	2311      	movs	r3, #17
 80142c8:	e01a      	b.n	8014300 <SerializeTxFrame+0x60>
            }
            MacCtx.PktBufferLen = MacCtx.TxMsg.Message.JoinReq.BufSize;
 80142ca:	4b0f      	ldr	r3, [pc, #60]	; (8014308 <SerializeTxFrame+0x68>)
 80142cc:	f893 310c 	ldrb.w	r3, [r3, #268]	; 0x10c
 80142d0:	b29a      	uxth	r2, r3
 80142d2:	4b0d      	ldr	r3, [pc, #52]	; (8014308 <SerializeTxFrame+0x68>)
 80142d4:	801a      	strh	r2, [r3, #0]
            break;
 80142d6:	e012      	b.n	80142fe <SerializeTxFrame+0x5e>
        case LORAMAC_MSG_TYPE_DATA:
            serializeStatus = LoRaMacSerializerData( &MacCtx.TxMsg.Message.Data );
 80142d8:	480c      	ldr	r0, [pc, #48]	; (801430c <SerializeTxFrame+0x6c>)
 80142da:	f004 fb46 	bl	801896a <LoRaMacSerializerData>
 80142de:	4603      	mov	r3, r0
 80142e0:	71fb      	strb	r3, [r7, #7]
            if( LORAMAC_SERIALIZER_SUCCESS != serializeStatus )
 80142e2:	79fb      	ldrb	r3, [r7, #7]
 80142e4:	2b00      	cmp	r3, #0
 80142e6:	d001      	beq.n	80142ec <SerializeTxFrame+0x4c>
            {
                return LORAMAC_STATUS_CRYPTO_ERROR;
 80142e8:	2311      	movs	r3, #17
 80142ea:	e009      	b.n	8014300 <SerializeTxFrame+0x60>
            }
            MacCtx.PktBufferLen = MacCtx.TxMsg.Message.Data.BufSize;
 80142ec:	4b06      	ldr	r3, [pc, #24]	; (8014308 <SerializeTxFrame+0x68>)
 80142ee:	f893 310c 	ldrb.w	r3, [r3, #268]	; 0x10c
 80142f2:	b29a      	uxth	r2, r3
 80142f4:	4b04      	ldr	r3, [pc, #16]	; (8014308 <SerializeTxFrame+0x68>)
 80142f6:	801a      	strh	r2, [r3, #0]
            break;
 80142f8:	e001      	b.n	80142fe <SerializeTxFrame+0x5e>
        case LORAMAC_MSG_TYPE_JOIN_ACCEPT:
        case LORAMAC_MSG_TYPE_UNDEF:
        default:
            return LORAMAC_STATUS_PARAMETER_INVALID;
 80142fa:	2303      	movs	r3, #3
 80142fc:	e000      	b.n	8014300 <SerializeTxFrame+0x60>
    }
    return LORAMAC_STATUS_OK;
 80142fe:	2300      	movs	r3, #0
}
 8014300:	4618      	mov	r0, r3
 8014302:	3708      	adds	r7, #8
 8014304:	46bd      	mov	sp, r7
 8014306:	bd80      	pop	{r7, pc}
 8014308:	20000ac8 	.word	0x20000ac8
 801430c:	20000bd0 	.word	0x20000bd0

08014310 <ScheduleTx>:

static LoRaMacStatus_t ScheduleTx( bool allowDelayedTx )
{
 8014310:	b580      	push	{r7, lr}
 8014312:	b090      	sub	sp, #64	; 0x40
 8014314:	af02      	add	r7, sp, #8
 8014316:	4603      	mov	r3, r0
 8014318:	73fb      	strb	r3, [r7, #15]
    LoRaMacStatus_t status = LORAMAC_STATUS_PARAMETER_INVALID;
 801431a:	2303      	movs	r3, #3
 801431c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
    NextChanParams_t nextChan;

    // Check class b collisions
    status = CheckForClassBCollision( );
 8014320:	f7ff fee0 	bl	80140e4 <CheckForClassBCollision>
 8014324:	4603      	mov	r3, r0
 8014326:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
    if( status != LORAMAC_STATUS_OK )
 801432a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 801432e:	2b00      	cmp	r3, #0
 8014330:	d002      	beq.n	8014338 <ScheduleTx+0x28>
    {
        return status;
 8014332:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8014336:	e0a2      	b.n	801447e <ScheduleTx+0x16e>
    }

    // Update back-off
    CalculateBackOff( );
 8014338:	f000 f90a 	bl	8014550 <CalculateBackOff>

    // Serialize frame
    status = SerializeTxFrame( );
 801433c:	f7ff ffb0 	bl	80142a0 <SerializeTxFrame>
 8014340:	4603      	mov	r3, r0
 8014342:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
    if( status != LORAMAC_STATUS_OK )
 8014346:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 801434a:	2b00      	cmp	r3, #0
 801434c:	d002      	beq.n	8014354 <ScheduleTx+0x44>
    {
        return status;
 801434e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8014352:	e094      	b.n	801447e <ScheduleTx+0x16e>
    }

    nextChan.AggrTimeOff = MacCtx.NvmCtx->AggregatedTimeOff;
 8014354:	4b4c      	ldr	r3, [pc, #304]	; (8014488 <ScheduleTx+0x178>)
 8014356:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801435a:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 801435e:	617b      	str	r3, [r7, #20]
    nextChan.Datarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 8014360:	4b49      	ldr	r3, [pc, #292]	; (8014488 <ScheduleTx+0x178>)
 8014362:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8014366:	f993 3085 	ldrsb.w	r3, [r3, #133]	; 0x85
 801436a:	773b      	strb	r3, [r7, #28]
    nextChan.DutyCycleEnabled = MacCtx.NvmCtx->DutyCycleOn;
 801436c:	4b46      	ldr	r3, [pc, #280]	; (8014488 <ScheduleTx+0x178>)
 801436e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8014372:	f893 30c9 	ldrb.w	r3, [r3, #201]	; 0xc9
 8014376:	77bb      	strb	r3, [r7, #30]
    nextChan.ElapsedTimeSinceStartUp = SysTimeSub( SysTimeGetMcuTime( ), MacCtx.NvmCtx->InitializationTime );
 8014378:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 801437c:	4618      	mov	r0, r3
 801437e:	f00b f9d9 	bl	801f734 <SysTimeGetMcuTime>
 8014382:	4b41      	ldr	r3, [pc, #260]	; (8014488 <ScheduleTx+0x178>)
 8014384:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8014388:	4638      	mov	r0, r7
 801438a:	f8d3 215c 	ldr.w	r2, [r3, #348]	; 0x15c
 801438e:	9200      	str	r2, [sp, #0]
 8014390:	f8d3 3158 	ldr.w	r3, [r3, #344]	; 0x158
 8014394:	f107 022c 	add.w	r2, r7, #44	; 0x2c
 8014398:	ca06      	ldmia	r2, {r1, r2}
 801439a:	f00b f92c 	bl	801f5f6 <SysTimeSub>
 801439e:	f107 0320 	add.w	r3, r7, #32
 80143a2:	463a      	mov	r2, r7
 80143a4:	e892 0003 	ldmia.w	r2, {r0, r1}
 80143a8:	e883 0003 	stmia.w	r3, {r0, r1}
    nextChan.LastAggrTx = MacCtx.NvmCtx->LastTxDoneTime;
 80143ac:	4b36      	ldr	r3, [pc, #216]	; (8014488 <ScheduleTx+0x178>)
 80143ae:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80143b2:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 80143b6:	61bb      	str	r3, [r7, #24]
    nextChan.LastTxIsJoinRequest = false;
 80143b8:	2300      	movs	r3, #0
 80143ba:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
    nextChan.Joined = true;
 80143be:	2301      	movs	r3, #1
 80143c0:	777b      	strb	r3, [r7, #29]
    nextChan.PktLen = MacCtx.PktBufferLen;
 80143c2:	4b31      	ldr	r3, [pc, #196]	; (8014488 <ScheduleTx+0x178>)
 80143c4:	881b      	ldrh	r3, [r3, #0]
 80143c6:	857b      	strh	r3, [r7, #42]	; 0x2a

    // Setup the parameters based on the join status
    if( MacCtx.NvmCtx->NetworkActivation == ACTIVATION_TYPE_NONE )
 80143c8:	4b2f      	ldr	r3, [pc, #188]	; (8014488 <ScheduleTx+0x178>)
 80143ca:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80143ce:	f893 3164 	ldrb.w	r3, [r3, #356]	; 0x164
 80143d2:	2b00      	cmp	r3, #0
 80143d4:	d104      	bne.n	80143e0 <ScheduleTx+0xd0>
    {
        nextChan.LastTxIsJoinRequest = true;
 80143d6:	2301      	movs	r3, #1
 80143d8:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
        nextChan.Joined = false;
 80143dc:	2300      	movs	r3, #0
 80143de:	777b      	strb	r3, [r7, #29]
    }

    // Select channel
    status = RegionNextChannel( MacCtx.NvmCtx->Region, &nextChan, &MacCtx.Channel, &MacCtx.DutyCycleWaitTime, &MacCtx.NvmCtx->AggregatedTimeOff );
 80143e0:	4b29      	ldr	r3, [pc, #164]	; (8014488 <ScheduleTx+0x178>)
 80143e2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80143e6:	7818      	ldrb	r0, [r3, #0]
 80143e8:	4b27      	ldr	r3, [pc, #156]	; (8014488 <ScheduleTx+0x178>)
 80143ea:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80143ee:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 80143f2:	f107 0114 	add.w	r1, r7, #20
 80143f6:	9300      	str	r3, [sp, #0]
 80143f8:	4b24      	ldr	r3, [pc, #144]	; (801448c <ScheduleTx+0x17c>)
 80143fa:	4a25      	ldr	r2, [pc, #148]	; (8014490 <ScheduleTx+0x180>)
 80143fc:	f004 fd9d 	bl	8018f3a <RegionNextChannel>
 8014400:	4603      	mov	r3, r0
 8014402:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

    if( status != LORAMAC_STATUS_OK )
 8014406:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 801440a:	2b00      	cmp	r3, #0
 801440c:	d022      	beq.n	8014454 <ScheduleTx+0x144>
    {
        if( ( status == LORAMAC_STATUS_DUTYCYCLE_RESTRICTED ) &&
 801440e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8014412:	2b0b      	cmp	r3, #11
 8014414:	d11b      	bne.n	801444e <ScheduleTx+0x13e>
 8014416:	7bfb      	ldrb	r3, [r7, #15]
 8014418:	2b00      	cmp	r3, #0
 801441a:	d018      	beq.n	801444e <ScheduleTx+0x13e>
            ( allowDelayedTx == true ) )
        {
            // Allow delayed transmissions. We have to allow it in case
            // the MAC must retransmit a frame with the frame repetitions
            if( MacCtx.DutyCycleWaitTime != 0 )
 801441c:	4b1a      	ldr	r3, [pc, #104]	; (8014488 <ScheduleTx+0x178>)
 801441e:	f8d3 3488 	ldr.w	r3, [r3, #1160]	; 0x488
 8014422:	2b00      	cmp	r3, #0
 8014424:	d011      	beq.n	801444a <ScheduleTx+0x13a>
            {// Send later - prepare timer
                MacCtx.MacState |= LORAMAC_TX_DELAYED;
 8014426:	4b18      	ldr	r3, [pc, #96]	; (8014488 <ScheduleTx+0x178>)
 8014428:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 801442c:	f043 0320 	orr.w	r3, r3, #32
 8014430:	4a15      	ldr	r2, [pc, #84]	; (8014488 <ScheduleTx+0x178>)
 8014432:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340
                TimerSetValue( &MacCtx.TxDelayedTimer, MacCtx.DutyCycleWaitTime );
 8014436:	4b14      	ldr	r3, [pc, #80]	; (8014488 <ScheduleTx+0x178>)
 8014438:	f8d3 3488 	ldr.w	r3, [r3, #1160]	; 0x488
 801443c:	4619      	mov	r1, r3
 801443e:	4815      	ldr	r0, [pc, #84]	; (8014494 <ScheduleTx+0x184>)
 8014440:	f00b fe9e 	bl	8020180 <UTIL_TIMER_SetPeriod>
                TimerStart( &MacCtx.TxDelayedTimer );
 8014444:	4813      	ldr	r0, [pc, #76]	; (8014494 <ScheduleTx+0x184>)
 8014446:	f00b fdbd 	bl	801ffc4 <UTIL_TIMER_Start>
            }
            return LORAMAC_STATUS_OK;
 801444a:	2300      	movs	r3, #0
 801444c:	e017      	b.n	801447e <ScheduleTx+0x16e>
        }
        else
        {// State where the MAC cannot send a frame
            return status;
 801444e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8014452:	e014      	b.n	801447e <ScheduleTx+0x16e>
        }
    }

    // Compute window parameters, offsets, rx symbols, system errors etc.
    ComputeRxWindowParameters( );
 8014454:	f7ff fe6a 	bl	801412c <ComputeRxWindowParameters>

    // Verify TX frame
    status = VerifyTxFrame( );
 8014458:	f7ff fef0 	bl	801423c <VerifyTxFrame>
 801445c:	4603      	mov	r3, r0
 801445e:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
    if( status != LORAMAC_STATUS_OK )
 8014462:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8014466:	2b00      	cmp	r3, #0
 8014468:	d002      	beq.n	8014470 <ScheduleTx+0x160>
    {
        return status;
 801446a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 801446e:	e006      	b.n	801447e <ScheduleTx+0x16e>
    }

    // Try to send now
    return SendFrameOnChannel( MacCtx.Channel );
 8014470:	4b05      	ldr	r3, [pc, #20]	; (8014488 <ScheduleTx+0x178>)
 8014472:	f893 3415 	ldrb.w	r3, [r3, #1045]	; 0x415
 8014476:	4618      	mov	r0, r3
 8014478:	f000 fb28 	bl	8014acc <SendFrameOnChannel>
 801447c:	4603      	mov	r3, r0
}
 801447e:	4618      	mov	r0, r3
 8014480:	3738      	adds	r7, #56	; 0x38
 8014482:	46bd      	mov	sp, r7
 8014484:	bd80      	pop	{r7, pc}
 8014486:	bf00      	nop
 8014488:	20000ac8 	.word	0x20000ac8
 801448c:	20000f50 	.word	0x20000f50
 8014490:	20000edd 	.word	0x20000edd
 8014494:	20000e30 	.word	0x20000e30

08014498 <SecureFrame>:

static LoRaMacStatus_t SecureFrame( uint8_t txDr, uint8_t txCh )
{
 8014498:	b580      	push	{r7, lr}
 801449a:	b084      	sub	sp, #16
 801449c:	af00      	add	r7, sp, #0
 801449e:	4603      	mov	r3, r0
 80144a0:	460a      	mov	r2, r1
 80144a2:	71fb      	strb	r3, [r7, #7]
 80144a4:	4613      	mov	r3, r2
 80144a6:	71bb      	strb	r3, [r7, #6]
    LoRaMacCryptoStatus_t macCryptoStatus = LORAMAC_CRYPTO_ERROR;
 80144a8:	2313      	movs	r3, #19
 80144aa:	73fb      	strb	r3, [r7, #15]
    uint32_t fCntUp = 0;
 80144ac:	2300      	movs	r3, #0
 80144ae:	60bb      	str	r3, [r7, #8]

    switch( MacCtx.TxMsg.Type )
 80144b0:	4b25      	ldr	r3, [pc, #148]	; (8014548 <SecureFrame+0xb0>)
 80144b2:	f893 3104 	ldrb.w	r3, [r3, #260]	; 0x104
 80144b6:	2b00      	cmp	r3, #0
 80144b8:	d002      	beq.n	80144c0 <SecureFrame+0x28>
 80144ba:	2b04      	cmp	r3, #4
 80144bc:	d011      	beq.n	80144e2 <SecureFrame+0x4a>
 80144be:	e03b      	b.n	8014538 <SecureFrame+0xa0>
    {
        case LORAMAC_MSG_TYPE_JOIN_REQUEST:
            macCryptoStatus = LoRaMacCryptoPrepareJoinRequest( &MacCtx.TxMsg.Message.JoinReq );
 80144c0:	4822      	ldr	r0, [pc, #136]	; (801454c <SecureFrame+0xb4>)
 80144c2:	f003 fdad 	bl	8018020 <LoRaMacCryptoPrepareJoinRequest>
 80144c6:	4603      	mov	r3, r0
 80144c8:	73fb      	strb	r3, [r7, #15]
            if( LORAMAC_CRYPTO_SUCCESS != macCryptoStatus )
 80144ca:	7bfb      	ldrb	r3, [r7, #15]
 80144cc:	2b00      	cmp	r3, #0
 80144ce:	d001      	beq.n	80144d4 <SecureFrame+0x3c>
            {
                return LORAMAC_STATUS_CRYPTO_ERROR;
 80144d0:	2311      	movs	r3, #17
 80144d2:	e034      	b.n	801453e <SecureFrame+0xa6>
            }
            MacCtx.PktBufferLen = MacCtx.TxMsg.Message.JoinReq.BufSize;
 80144d4:	4b1c      	ldr	r3, [pc, #112]	; (8014548 <SecureFrame+0xb0>)
 80144d6:	f893 310c 	ldrb.w	r3, [r3, #268]	; 0x10c
 80144da:	b29a      	uxth	r2, r3
 80144dc:	4b1a      	ldr	r3, [pc, #104]	; (8014548 <SecureFrame+0xb0>)
 80144de:	801a      	strh	r2, [r3, #0]
            break;
 80144e0:	e02c      	b.n	801453c <SecureFrame+0xa4>
        case LORAMAC_MSG_TYPE_DATA:

            if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoGetFCntUp( &fCntUp ) )
 80144e2:	f107 0308 	add.w	r3, r7, #8
 80144e6:	4618      	mov	r0, r3
 80144e8:	f003 fcd6 	bl	8017e98 <LoRaMacCryptoGetFCntUp>
 80144ec:	4603      	mov	r3, r0
 80144ee:	2b00      	cmp	r3, #0
 80144f0:	d001      	beq.n	80144f6 <SecureFrame+0x5e>
            {
                return LORAMAC_STATUS_FCNT_HANDLER_ERROR;
 80144f2:	2312      	movs	r3, #18
 80144f4:	e023      	b.n	801453e <SecureFrame+0xa6>
            }

            if( ( MacCtx.ChannelsNbTransCounter >= 1 ) || ( MacCtx.AckTimeoutRetriesCounter > 1 ) )
 80144f6:	4b14      	ldr	r3, [pc, #80]	; (8014548 <SecureFrame+0xb0>)
 80144f8:	f893 3410 	ldrb.w	r3, [r3, #1040]	; 0x410
 80144fc:	2b00      	cmp	r3, #0
 80144fe:	d104      	bne.n	801450a <SecureFrame+0x72>
 8014500:	4b11      	ldr	r3, [pc, #68]	; (8014548 <SecureFrame+0xb0>)
 8014502:	f893 3412 	ldrb.w	r3, [r3, #1042]	; 0x412
 8014506:	2b01      	cmp	r3, #1
 8014508:	d902      	bls.n	8014510 <SecureFrame+0x78>
            {
                fCntUp -= 1;
 801450a:	68bb      	ldr	r3, [r7, #8]
 801450c:	3b01      	subs	r3, #1
 801450e:	60bb      	str	r3, [r7, #8]
            }

            macCryptoStatus = LoRaMacCryptoSecureMessage( fCntUp, txDr, txCh, &MacCtx.TxMsg.Message.Data );
 8014510:	68b8      	ldr	r0, [r7, #8]
 8014512:	79ba      	ldrb	r2, [r7, #6]
 8014514:	79f9      	ldrb	r1, [r7, #7]
 8014516:	4b0d      	ldr	r3, [pc, #52]	; (801454c <SecureFrame+0xb4>)
 8014518:	f003 fe7a 	bl	8018210 <LoRaMacCryptoSecureMessage>
 801451c:	4603      	mov	r3, r0
 801451e:	73fb      	strb	r3, [r7, #15]
            if( LORAMAC_CRYPTO_SUCCESS != macCryptoStatus )
 8014520:	7bfb      	ldrb	r3, [r7, #15]
 8014522:	2b00      	cmp	r3, #0
 8014524:	d001      	beq.n	801452a <SecureFrame+0x92>
            {
                return LORAMAC_STATUS_CRYPTO_ERROR;
 8014526:	2311      	movs	r3, #17
 8014528:	e009      	b.n	801453e <SecureFrame+0xa6>
            }
            MacCtx.PktBufferLen = MacCtx.TxMsg.Message.Data.BufSize;
 801452a:	4b07      	ldr	r3, [pc, #28]	; (8014548 <SecureFrame+0xb0>)
 801452c:	f893 310c 	ldrb.w	r3, [r3, #268]	; 0x10c
 8014530:	b29a      	uxth	r2, r3
 8014532:	4b05      	ldr	r3, [pc, #20]	; (8014548 <SecureFrame+0xb0>)
 8014534:	801a      	strh	r2, [r3, #0]
            break;
 8014536:	e001      	b.n	801453c <SecureFrame+0xa4>
        case LORAMAC_MSG_TYPE_JOIN_ACCEPT:
        case LORAMAC_MSG_TYPE_UNDEF:
        default:
            return LORAMAC_STATUS_PARAMETER_INVALID;
 8014538:	2303      	movs	r3, #3
 801453a:	e000      	b.n	801453e <SecureFrame+0xa6>
    }
    return LORAMAC_STATUS_OK;
 801453c:	2300      	movs	r3, #0
}
 801453e:	4618      	mov	r0, r3
 8014540:	3710      	adds	r7, #16
 8014542:	46bd      	mov	sp, r7
 8014544:	bd80      	pop	{r7, pc}
 8014546:	bf00      	nop
 8014548:	20000ac8 	.word	0x20000ac8
 801454c:	20000bd0 	.word	0x20000bd0

08014550 <CalculateBackOff>:

static void CalculateBackOff( void )
{
 8014550:	b480      	push	{r7}
 8014552:	af00      	add	r7, sp, #0
    // Make sure that the calculation of the backoff time for the aggregated time off will only be done in
    // case the value is zero. It will be set to zero in the function RegionNextChannel.
    if( MacCtx.NvmCtx->AggregatedTimeOff == 0 )
 8014554:	4b0d      	ldr	r3, [pc, #52]	; (801458c <CalculateBackOff+0x3c>)
 8014556:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801455a:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 801455e:	2b00      	cmp	r3, #0
 8014560:	d10f      	bne.n	8014582 <CalculateBackOff+0x32>
    {
        // Update aggregated time-off. This must be an assignment and no incremental
        // update as we do only calculate the time-off based on the last transmission
        MacCtx.NvmCtx->AggregatedTimeOff = ( MacCtx.TxTimeOnAir * MacCtx.NvmCtx->AggregatedDCycle - MacCtx.TxTimeOnAir );
 8014562:	4b0a      	ldr	r3, [pc, #40]	; (801458c <CalculateBackOff+0x3c>)
 8014564:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8014568:	f8b3 314c 	ldrh.w	r3, [r3, #332]	; 0x14c
 801456c:	1e5a      	subs	r2, r3, #1
 801456e:	4b07      	ldr	r3, [pc, #28]	; (801458c <CalculateBackOff+0x3c>)
 8014570:	f8d3 1418 	ldr.w	r1, [r3, #1048]	; 0x418
 8014574:	4b05      	ldr	r3, [pc, #20]	; (801458c <CalculateBackOff+0x3c>)
 8014576:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801457a:	fb01 f202 	mul.w	r2, r1, r2
 801457e:	f8c3 2154 	str.w	r2, [r3, #340]	; 0x154
    }
}
 8014582:	bf00      	nop
 8014584:	46bd      	mov	sp, r7
 8014586:	bc80      	pop	{r7}
 8014588:	4770      	bx	lr
 801458a:	bf00      	nop
 801458c:	20000ac8 	.word	0x20000ac8

08014590 <RemoveMacCommands>:

static void RemoveMacCommands( LoRaMacRxSlot_t rxSlot, LoRaMacFrameCtrl_t fCtrl, Mcps_t request )
{
 8014590:	b580      	push	{r7, lr}
 8014592:	b082      	sub	sp, #8
 8014594:	af00      	add	r7, sp, #0
 8014596:	4603      	mov	r3, r0
 8014598:	7139      	strb	r1, [r7, #4]
 801459a:	71fb      	strb	r3, [r7, #7]
 801459c:	4613      	mov	r3, r2
 801459e:	71bb      	strb	r3, [r7, #6]
    if( rxSlot == RX_SLOT_WIN_1 || rxSlot == RX_SLOT_WIN_2  )
 80145a0:	79fb      	ldrb	r3, [r7, #7]
 80145a2:	2b00      	cmp	r3, #0
 80145a4:	d002      	beq.n	80145ac <RemoveMacCommands+0x1c>
 80145a6:	79fb      	ldrb	r3, [r7, #7]
 80145a8:	2b01      	cmp	r3, #1
 80145aa:	d10d      	bne.n	80145c8 <RemoveMacCommands+0x38>
    {
        // Remove all sticky MAC commands answers since we can assume
        // that they have been received by the server.
        if( request == MCPS_CONFIRMED )
 80145ac:	79bb      	ldrb	r3, [r7, #6]
 80145ae:	2b01      	cmp	r3, #1
 80145b0:	d108      	bne.n	80145c4 <RemoveMacCommands+0x34>
        {
            if( fCtrl.Bits.Ack == 1 )
 80145b2:	793b      	ldrb	r3, [r7, #4]
 80145b4:	f003 0320 	and.w	r3, r3, #32
 80145b8:	b2db      	uxtb	r3, r3
 80145ba:	2b00      	cmp	r3, #0
 80145bc:	d004      	beq.n	80145c8 <RemoveMacCommands+0x38>
            {  // For confirmed uplinks only if we have received an ACK.
                LoRaMacCommandsRemoveStickyAnsCmds( );
 80145be:	f002 fdc3 	bl	8017148 <LoRaMacCommandsRemoveStickyAnsCmds>
        else
        {
            LoRaMacCommandsRemoveStickyAnsCmds( );
        }
    }
}
 80145c2:	e001      	b.n	80145c8 <RemoveMacCommands+0x38>
            LoRaMacCommandsRemoveStickyAnsCmds( );
 80145c4:	f002 fdc0 	bl	8017148 <LoRaMacCommandsRemoveStickyAnsCmds>
}
 80145c8:	bf00      	nop
 80145ca:	3708      	adds	r7, #8
 80145cc:	46bd      	mov	sp, r7
 80145ce:	bd80      	pop	{r7, pc}

080145d0 <ResetMacParameters>:

static void ResetMacParameters( void )
{
 80145d0:	b5b0      	push	{r4, r5, r7, lr}
 80145d2:	b082      	sub	sp, #8
 80145d4:	af00      	add	r7, sp, #0
    MacCtx.NvmCtx->NetworkActivation = ACTIVATION_TYPE_NONE;
 80145d6:	4b6d      	ldr	r3, [pc, #436]	; (801478c <ResetMacParameters+0x1bc>)
 80145d8:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80145dc:	2200      	movs	r2, #0
 80145de:	f883 2164 	strb.w	r2, [r3, #356]	; 0x164

    // ADR counter
    MacCtx.NvmCtx->AdrAckCounter = 0;
 80145e2:	4b6a      	ldr	r3, [pc, #424]	; (801478c <ResetMacParameters+0x1bc>)
 80145e4:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80145e8:	2200      	movs	r2, #0
 80145ea:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    MacCtx.ChannelsNbTransCounter = 0;
 80145ee:	4b67      	ldr	r3, [pc, #412]	; (801478c <ResetMacParameters+0x1bc>)
 80145f0:	2200      	movs	r2, #0
 80145f2:	f883 2410 	strb.w	r2, [r3, #1040]	; 0x410
    MacCtx.AckTimeoutRetries = 1;
 80145f6:	4b65      	ldr	r3, [pc, #404]	; (801478c <ResetMacParameters+0x1bc>)
 80145f8:	2201      	movs	r2, #1
 80145fa:	f883 2411 	strb.w	r2, [r3, #1041]	; 0x411
    MacCtx.AckTimeoutRetriesCounter = 1;
 80145fe:	4b63      	ldr	r3, [pc, #396]	; (801478c <ResetMacParameters+0x1bc>)
 8014600:	2201      	movs	r2, #1
 8014602:	f883 2412 	strb.w	r2, [r3, #1042]	; 0x412
    MacCtx.AckTimeoutRetry = false;
 8014606:	4b61      	ldr	r3, [pc, #388]	; (801478c <ResetMacParameters+0x1bc>)
 8014608:	2200      	movs	r2, #0
 801460a:	f883 2413 	strb.w	r2, [r3, #1043]	; 0x413

    MacCtx.NvmCtx->MaxDCycle = 0;
 801460e:	4b5f      	ldr	r3, [pc, #380]	; (801478c <ResetMacParameters+0x1bc>)
 8014610:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8014614:	2200      	movs	r2, #0
 8014616:	f883 20c8 	strb.w	r2, [r3, #200]	; 0xc8
    MacCtx.NvmCtx->AggregatedDCycle = 1;
 801461a:	4b5c      	ldr	r3, [pc, #368]	; (801478c <ResetMacParameters+0x1bc>)
 801461c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8014620:	2201      	movs	r2, #1
 8014622:	f8a3 214c 	strh.w	r2, [r3, #332]	; 0x14c

    MacCtx.NvmCtx->MacParams.ChannelsTxPower = MacCtx.NvmCtx->MacParamsDefaults.ChannelsTxPower;
 8014626:	4b59      	ldr	r3, [pc, #356]	; (801478c <ResetMacParameters+0x1bc>)
 8014628:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 801462c:	4b57      	ldr	r3, [pc, #348]	; (801478c <ResetMacParameters+0x1bc>)
 801462e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8014632:	f992 2004 	ldrsb.w	r2, [r2, #4]
 8014636:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84
    MacCtx.NvmCtx->MacParams.ChannelsDatarate = MacCtx.NvmCtx->MacParamsDefaults.ChannelsDatarate;
 801463a:	4b54      	ldr	r3, [pc, #336]	; (801478c <ResetMacParameters+0x1bc>)
 801463c:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 8014640:	4b52      	ldr	r3, [pc, #328]	; (801478c <ResetMacParameters+0x1bc>)
 8014642:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8014646:	f992 2005 	ldrsb.w	r2, [r2, #5]
 801464a:	f883 2085 	strb.w	r2, [r3, #133]	; 0x85
    MacCtx.NvmCtx->MacParams.Rx1DrOffset = MacCtx.NvmCtx->MacParamsDefaults.Rx1DrOffset;
 801464e:	4b4f      	ldr	r3, [pc, #316]	; (801478c <ResetMacParameters+0x1bc>)
 8014650:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 8014654:	4b4d      	ldr	r3, [pc, #308]	; (801478c <ResetMacParameters+0x1bc>)
 8014656:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801465a:	f892 2025 	ldrb.w	r2, [r2, #37]	; 0x25
 801465e:	f883 20a5 	strb.w	r2, [r3, #165]	; 0xa5
    MacCtx.NvmCtx->MacParams.Rx2Channel = MacCtx.NvmCtx->MacParamsDefaults.Rx2Channel;
 8014662:	4b4a      	ldr	r3, [pc, #296]	; (801478c <ResetMacParameters+0x1bc>)
 8014664:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 8014668:	4b48      	ldr	r3, [pc, #288]	; (801478c <ResetMacParameters+0x1bc>)
 801466a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801466e:	33a8      	adds	r3, #168	; 0xa8
 8014670:	3228      	adds	r2, #40	; 0x28
 8014672:	e892 0003 	ldmia.w	r2, {r0, r1}
 8014676:	e883 0003 	stmia.w	r3, {r0, r1}
    MacCtx.NvmCtx->MacParams.RxCChannel = MacCtx.NvmCtx->MacParamsDefaults.RxCChannel;
 801467a:	4b44      	ldr	r3, [pc, #272]	; (801478c <ResetMacParameters+0x1bc>)
 801467c:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 8014680:	4b42      	ldr	r3, [pc, #264]	; (801478c <ResetMacParameters+0x1bc>)
 8014682:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8014686:	33b0      	adds	r3, #176	; 0xb0
 8014688:	3230      	adds	r2, #48	; 0x30
 801468a:	e892 0003 	ldmia.w	r2, {r0, r1}
 801468e:	e883 0003 	stmia.w	r3, {r0, r1}
    MacCtx.NvmCtx->MacParams.UplinkDwellTime = MacCtx.NvmCtx->MacParamsDefaults.UplinkDwellTime;
 8014692:	4b3e      	ldr	r3, [pc, #248]	; (801478c <ResetMacParameters+0x1bc>)
 8014694:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 8014698:	4b3c      	ldr	r3, [pc, #240]	; (801478c <ResetMacParameters+0x1bc>)
 801469a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801469e:	f892 2038 	ldrb.w	r2, [r2, #56]	; 0x38
 80146a2:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
    MacCtx.NvmCtx->MacParams.DownlinkDwellTime = MacCtx.NvmCtx->MacParamsDefaults.DownlinkDwellTime;
 80146a6:	4b39      	ldr	r3, [pc, #228]	; (801478c <ResetMacParameters+0x1bc>)
 80146a8:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 80146ac:	4b37      	ldr	r3, [pc, #220]	; (801478c <ResetMacParameters+0x1bc>)
 80146ae:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80146b2:	f892 2039 	ldrb.w	r2, [r2, #57]	; 0x39
 80146b6:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
    MacCtx.NvmCtx->MacParams.MaxEirp = MacCtx.NvmCtx->MacParamsDefaults.MaxEirp;
 80146ba:	4b34      	ldr	r3, [pc, #208]	; (801478c <ResetMacParameters+0x1bc>)
 80146bc:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 80146c0:	4b32      	ldr	r3, [pc, #200]	; (801478c <ResetMacParameters+0x1bc>)
 80146c2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80146c6:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80146c8:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
    MacCtx.NvmCtx->MacParams.AntennaGain = MacCtx.NvmCtx->MacParamsDefaults.AntennaGain;
 80146cc:	4b2f      	ldr	r3, [pc, #188]	; (801478c <ResetMacParameters+0x1bc>)
 80146ce:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 80146d2:	4b2e      	ldr	r3, [pc, #184]	; (801478c <ResetMacParameters+0x1bc>)
 80146d4:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80146d8:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80146da:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0

    MacCtx.NodeAckRequested = false;
 80146de:	4b2b      	ldr	r3, [pc, #172]	; (801478c <ResetMacParameters+0x1bc>)
 80146e0:	2200      	movs	r2, #0
 80146e2:	f883 2414 	strb.w	r2, [r3, #1044]	; 0x414
    MacCtx.NvmCtx->SrvAckRequested = false;
 80146e6:	4b29      	ldr	r3, [pc, #164]	; (801478c <ResetMacParameters+0x1bc>)
 80146e8:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80146ec:	2200      	movs	r2, #0
 80146ee:	f883 214b 	strb.w	r2, [r3, #331]	; 0x14b

    // Reset to application defaults
    InitDefaultsParams_t params;
    params.Type = INIT_TYPE_RESET_TO_DEFAULT_CHANNELS;
 80146f2:	2301      	movs	r3, #1
 80146f4:	713b      	strb	r3, [r7, #4]
    params.NvmCtx = NULL;
 80146f6:	2300      	movs	r3, #0
 80146f8:	603b      	str	r3, [r7, #0]
    RegionInitDefaults( MacCtx.NvmCtx->Region, &params );
 80146fa:	4b24      	ldr	r3, [pc, #144]	; (801478c <ResetMacParameters+0x1bc>)
 80146fc:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8014700:	781b      	ldrb	r3, [r3, #0]
 8014702:	463a      	mov	r2, r7
 8014704:	4611      	mov	r1, r2
 8014706:	4618      	mov	r0, r3
 8014708:	f004 fa74 	bl	8018bf4 <RegionInitDefaults>

    // Initialize channel index.
    MacCtx.Channel = 0;
 801470c:	4b1f      	ldr	r3, [pc, #124]	; (801478c <ResetMacParameters+0x1bc>)
 801470e:	2200      	movs	r2, #0
 8014710:	f883 2415 	strb.w	r2, [r3, #1045]	; 0x415

    // Initialize Rx2 config parameters.
    MacCtx.RxWindow2Config.Channel = MacCtx.Channel;
 8014714:	4b1d      	ldr	r3, [pc, #116]	; (801478c <ResetMacParameters+0x1bc>)
 8014716:	f893 2415 	ldrb.w	r2, [r3, #1045]	; 0x415
 801471a:	4b1c      	ldr	r3, [pc, #112]	; (801478c <ResetMacParameters+0x1bc>)
 801471c:	f883 23cc 	strb.w	r2, [r3, #972]	; 0x3cc
    MacCtx.RxWindow2Config.Frequency = MacCtx.NvmCtx->MacParams.Rx2Channel.Frequency;
 8014720:	4b1a      	ldr	r3, [pc, #104]	; (801478c <ResetMacParameters+0x1bc>)
 8014722:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8014726:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 801472a:	4a18      	ldr	r2, [pc, #96]	; (801478c <ResetMacParameters+0x1bc>)
 801472c:	f8c2 33d0 	str.w	r3, [r2, #976]	; 0x3d0
    MacCtx.RxWindow2Config.DownlinkDwellTime = MacCtx.NvmCtx->MacParams.DownlinkDwellTime;
 8014730:	4b16      	ldr	r3, [pc, #88]	; (801478c <ResetMacParameters+0x1bc>)
 8014732:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8014736:	f893 20b9 	ldrb.w	r2, [r3, #185]	; 0xb9
 801473a:	4b14      	ldr	r3, [pc, #80]	; (801478c <ResetMacParameters+0x1bc>)
 801473c:	f883 23dc 	strb.w	r2, [r3, #988]	; 0x3dc
    MacCtx.RxWindow2Config.RepeaterSupport = MacCtx.NvmCtx->RepeaterSupport;
 8014740:	4b12      	ldr	r3, [pc, #72]	; (801478c <ResetMacParameters+0x1bc>)
 8014742:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8014746:	f893 20ca 	ldrb.w	r2, [r3, #202]	; 0xca
 801474a:	4b10      	ldr	r3, [pc, #64]	; (801478c <ResetMacParameters+0x1bc>)
 801474c:	f883 23dd 	strb.w	r2, [r3, #989]	; 0x3dd
    MacCtx.RxWindow2Config.RxContinuous = false;
 8014750:	4b0e      	ldr	r3, [pc, #56]	; (801478c <ResetMacParameters+0x1bc>)
 8014752:	2200      	movs	r2, #0
 8014754:	f883 23de 	strb.w	r2, [r3, #990]	; 0x3de
    MacCtx.RxWindow2Config.RxSlot = RX_SLOT_WIN_2;
 8014758:	4b0c      	ldr	r3, [pc, #48]	; (801478c <ResetMacParameters+0x1bc>)
 801475a:	2201      	movs	r2, #1
 801475c:	f883 23df 	strb.w	r2, [r3, #991]	; 0x3df

    // Initialize RxC config parameters.
    MacCtx.RxWindowCConfig = MacCtx.RxWindow2Config;
 8014760:	4a0a      	ldr	r2, [pc, #40]	; (801478c <ResetMacParameters+0x1bc>)
 8014762:	4b0a      	ldr	r3, [pc, #40]	; (801478c <ResetMacParameters+0x1bc>)
 8014764:	f502 7478 	add.w	r4, r2, #992	; 0x3e0
 8014768:	f503 7573 	add.w	r5, r3, #972	; 0x3cc
 801476c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 801476e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8014770:	682b      	ldr	r3, [r5, #0]
 8014772:	6023      	str	r3, [r4, #0]
    MacCtx.RxWindowCConfig.RxContinuous = true;
 8014774:	4b05      	ldr	r3, [pc, #20]	; (801478c <ResetMacParameters+0x1bc>)
 8014776:	2201      	movs	r2, #1
 8014778:	f883 23f2 	strb.w	r2, [r3, #1010]	; 0x3f2
    MacCtx.RxWindowCConfig.RxSlot = RX_SLOT_WIN_CLASS_C;
 801477c:	4b03      	ldr	r3, [pc, #12]	; (801478c <ResetMacParameters+0x1bc>)
 801477e:	2202      	movs	r2, #2
 8014780:	f883 23f3 	strb.w	r2, [r3, #1011]	; 0x3f3

}
 8014784:	bf00      	nop
 8014786:	3708      	adds	r7, #8
 8014788:	46bd      	mov	sp, r7
 801478a:	bdb0      	pop	{r4, r5, r7, pc}
 801478c:	20000ac8 	.word	0x20000ac8

08014790 <RxWindowSetup>:
 *
 * \param [IN] rxTimer  Window timer to be topped.
 * \param [IN] rxConfig Window parameters to be setup
 */
static void RxWindowSetup( TimerEvent_t* rxTimer, RxConfigParams_t* rxConfig )
{
 8014790:	b580      	push	{r7, lr}
 8014792:	b082      	sub	sp, #8
 8014794:	af00      	add	r7, sp, #0
 8014796:	6078      	str	r0, [r7, #4]
 8014798:	6039      	str	r1, [r7, #0]
    TimerStop( rxTimer );
 801479a:	6878      	ldr	r0, [r7, #4]
 801479c:	f00b fc80 	bl	80200a0 <UTIL_TIMER_Stop>

    // Ensure the radio is Idle
    Radio.Standby( );
 80147a0:	4b10      	ldr	r3, [pc, #64]	; (80147e4 <RxWindowSetup+0x54>)
 80147a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80147a4:	4798      	blx	r3

    if( RegionRxConfig( MacCtx.NvmCtx->Region, rxConfig, ( int8_t* )&MacCtx.McpsIndication.RxDatarate ) == true )
 80147a6:	4b10      	ldr	r3, [pc, #64]	; (80147e8 <RxWindowSetup+0x58>)
 80147a8:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80147ac:	781b      	ldrb	r3, [r3, #0]
 80147ae:	4a0f      	ldr	r2, [pc, #60]	; (80147ec <RxWindowSetup+0x5c>)
 80147b0:	6839      	ldr	r1, [r7, #0]
 80147b2:	4618      	mov	r0, r3
 80147b4:	f004 fac9 	bl	8018d4a <RegionRxConfig>
 80147b8:	4603      	mov	r3, r0
 80147ba:	2b00      	cmp	r3, #0
 80147bc:	d00d      	beq.n	80147da <RxWindowSetup+0x4a>
    {
        Radio.Rx( MacCtx.NvmCtx->MacParams.MaxRxWindow );
 80147be:	4b09      	ldr	r3, [pc, #36]	; (80147e4 <RxWindowSetup+0x54>)
 80147c0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80147c2:	4a09      	ldr	r2, [pc, #36]	; (80147e8 <RxWindowSetup+0x58>)
 80147c4:	f8d2 2484 	ldr.w	r2, [r2, #1156]	; 0x484
 80147c8:	f8d2 2090 	ldr.w	r2, [r2, #144]	; 0x90
 80147cc:	4610      	mov	r0, r2
 80147ce:	4798      	blx	r3
        MacCtx.RxSlot = rxConfig->RxSlot;
 80147d0:	683b      	ldr	r3, [r7, #0]
 80147d2:	7cda      	ldrb	r2, [r3, #19]
 80147d4:	4b04      	ldr	r3, [pc, #16]	; (80147e8 <RxWindowSetup+0x58>)
 80147d6:	f883 2480 	strb.w	r2, [r3, #1152]	; 0x480
    }
}
 80147da:	bf00      	nop
 80147dc:	3708      	adds	r7, #8
 80147de:	46bd      	mov	sp, r7
 80147e0:	bd80      	pop	{r7, pc}
 80147e2:	bf00      	nop
 80147e4:	08022be4 	.word	0x08022be4
 80147e8:	20000ac8 	.word	0x20000ac8
 80147ec:	20000ee8 	.word	0x20000ee8

080147f0 <OpenContinuousRxCWindow>:

static void OpenContinuousRxCWindow( void )
{
 80147f0:	b590      	push	{r4, r7, lr}
 80147f2:	b083      	sub	sp, #12
 80147f4:	af02      	add	r7, sp, #8
    // Compute RxC windows parameters
    RegionComputeRxWindowParameters( MacCtx.NvmCtx->Region,
 80147f6:	4b1d      	ldr	r3, [pc, #116]	; (801486c <OpenContinuousRxCWindow+0x7c>)
 80147f8:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80147fc:	7818      	ldrb	r0, [r3, #0]
                                     MacCtx.NvmCtx->MacParams.RxCChannel.Datarate,
 80147fe:	4b1b      	ldr	r3, [pc, #108]	; (801486c <OpenContinuousRxCWindow+0x7c>)
 8014800:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8014804:	f893 30b4 	ldrb.w	r3, [r3, #180]	; 0xb4
    RegionComputeRxWindowParameters( MacCtx.NvmCtx->Region,
 8014808:	b259      	sxtb	r1, r3
                                     MacCtx.NvmCtx->MacParams.MinRxSymbols,
 801480a:	4b18      	ldr	r3, [pc, #96]	; (801486c <OpenContinuousRxCWindow+0x7c>)
 801480c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
    RegionComputeRxWindowParameters( MacCtx.NvmCtx->Region,
 8014810:	f893 208c 	ldrb.w	r2, [r3, #140]	; 0x8c
                                     MacCtx.NvmCtx->MacParams.SystemMaxRxError,
 8014814:	4b15      	ldr	r3, [pc, #84]	; (801486c <OpenContinuousRxCWindow+0x7c>)
 8014816:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
    RegionComputeRxWindowParameters( MacCtx.NvmCtx->Region,
 801481a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 801481e:	4c14      	ldr	r4, [pc, #80]	; (8014870 <OpenContinuousRxCWindow+0x80>)
 8014820:	9400      	str	r4, [sp, #0]
 8014822:	f004 fa6e 	bl	8018d02 <RegionComputeRxWindowParameters>
                                     &MacCtx.RxWindowCConfig );

    MacCtx.RxWindowCConfig.RxSlot = RX_SLOT_WIN_CLASS_C;
 8014826:	4b11      	ldr	r3, [pc, #68]	; (801486c <OpenContinuousRxCWindow+0x7c>)
 8014828:	2202      	movs	r2, #2
 801482a:	f883 23f3 	strb.w	r2, [r3, #1011]	; 0x3f3
    // Setup continuous listening
    MacCtx.RxWindowCConfig.RxContinuous = true;
 801482e:	4b0f      	ldr	r3, [pc, #60]	; (801486c <OpenContinuousRxCWindow+0x7c>)
 8014830:	2201      	movs	r2, #1
 8014832:	f883 23f2 	strb.w	r2, [r3, #1010]	; 0x3f2

    // At this point the Radio should be idle.
    // Thus, there is no need to set the radio in standby mode.
    if( RegionRxConfig( MacCtx.NvmCtx->Region, &MacCtx.RxWindowCConfig, ( int8_t* )&MacCtx.McpsIndication.RxDatarate ) == true )
 8014836:	4b0d      	ldr	r3, [pc, #52]	; (801486c <OpenContinuousRxCWindow+0x7c>)
 8014838:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801483c:	781b      	ldrb	r3, [r3, #0]
 801483e:	4a0d      	ldr	r2, [pc, #52]	; (8014874 <OpenContinuousRxCWindow+0x84>)
 8014840:	490b      	ldr	r1, [pc, #44]	; (8014870 <OpenContinuousRxCWindow+0x80>)
 8014842:	4618      	mov	r0, r3
 8014844:	f004 fa81 	bl	8018d4a <RegionRxConfig>
 8014848:	4603      	mov	r3, r0
 801484a:	2b00      	cmp	r3, #0
 801484c:	d009      	beq.n	8014862 <OpenContinuousRxCWindow+0x72>
    {
        Radio.Rx( 0 ); // Continuous mode
 801484e:	4b0a      	ldr	r3, [pc, #40]	; (8014878 <OpenContinuousRxCWindow+0x88>)
 8014850:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8014852:	2000      	movs	r0, #0
 8014854:	4798      	blx	r3
        MacCtx.RxSlot = MacCtx.RxWindowCConfig.RxSlot;
 8014856:	4b05      	ldr	r3, [pc, #20]	; (801486c <OpenContinuousRxCWindow+0x7c>)
 8014858:	f893 23f3 	ldrb.w	r2, [r3, #1011]	; 0x3f3
 801485c:	4b03      	ldr	r3, [pc, #12]	; (801486c <OpenContinuousRxCWindow+0x7c>)
 801485e:	f883 2480 	strb.w	r2, [r3, #1152]	; 0x480
    }
}
 8014862:	bf00      	nop
 8014864:	3704      	adds	r7, #4
 8014866:	46bd      	mov	sp, r7
 8014868:	bd90      	pop	{r4, r7, pc}
 801486a:	bf00      	nop
 801486c:	20000ac8 	.word	0x20000ac8
 8014870:	20000ea8 	.word	0x20000ea8
 8014874:	20000ee8 	.word	0x20000ee8
 8014878:	08022be4 	.word	0x08022be4

0801487c <PrepareFrame>:

static LoRaMacStatus_t PrepareFrame( LoRaMacHeader_t* macHdr, LoRaMacFrameCtrl_t* fCtrl, uint8_t fPort, void* fBuffer, uint16_t fBufferSize )
{
 801487c:	b580      	push	{r7, lr}
 801487e:	b088      	sub	sp, #32
 8014880:	af00      	add	r7, sp, #0
 8014882:	60f8      	str	r0, [r7, #12]
 8014884:	60b9      	str	r1, [r7, #8]
 8014886:	603b      	str	r3, [r7, #0]
 8014888:	4613      	mov	r3, r2
 801488a:	71fb      	strb	r3, [r7, #7]
    MacCtx.PktBufferLen = 0;
 801488c:	4b8a      	ldr	r3, [pc, #552]	; (8014ab8 <PrepareFrame+0x23c>)
 801488e:	2200      	movs	r2, #0
 8014890:	801a      	strh	r2, [r3, #0]
    MacCtx.NodeAckRequested = false;
 8014892:	4b89      	ldr	r3, [pc, #548]	; (8014ab8 <PrepareFrame+0x23c>)
 8014894:	2200      	movs	r2, #0
 8014896:	f883 2414 	strb.w	r2, [r3, #1044]	; 0x414
    uint32_t fCntUp = 0;
 801489a:	2300      	movs	r3, #0
 801489c:	61bb      	str	r3, [r7, #24]
    size_t macCmdsSize = 0;
 801489e:	2300      	movs	r3, #0
 80148a0:	617b      	str	r3, [r7, #20]
    uint8_t availableSize = 0;
 80148a2:	2300      	movs	r3, #0
 80148a4:	77fb      	strb	r3, [r7, #31]

    if( fBuffer == NULL )
 80148a6:	683b      	ldr	r3, [r7, #0]
 80148a8:	2b00      	cmp	r3, #0
 80148aa:	d101      	bne.n	80148b0 <PrepareFrame+0x34>
    {
        fBufferSize = 0;
 80148ac:	2300      	movs	r3, #0
 80148ae:	853b      	strh	r3, [r7, #40]	; 0x28
    }

    memcpy1( MacCtx.AppData, ( uint8_t* ) fBuffer, fBufferSize );
 80148b0:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80148b2:	461a      	mov	r2, r3
 80148b4:	6839      	ldr	r1, [r7, #0]
 80148b6:	4881      	ldr	r0, [pc, #516]	; (8014abc <PrepareFrame+0x240>)
 80148b8:	f007 fe99 	bl	801c5ee <memcpy1>
    MacCtx.AppDataSize = fBufferSize;
 80148bc:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80148be:	b2da      	uxtb	r2, r3
 80148c0:	4b7d      	ldr	r3, [pc, #500]	; (8014ab8 <PrepareFrame+0x23c>)
 80148c2:	f883 2237 	strb.w	r2, [r3, #567]	; 0x237
    MacCtx.PktBuffer[0] = macHdr->Value;
 80148c6:	68fb      	ldr	r3, [r7, #12]
 80148c8:	781a      	ldrb	r2, [r3, #0]
 80148ca:	4b7b      	ldr	r3, [pc, #492]	; (8014ab8 <PrepareFrame+0x23c>)
 80148cc:	709a      	strb	r2, [r3, #2]

    switch( macHdr->Bits.MType )
 80148ce:	68fb      	ldr	r3, [r7, #12]
 80148d0:	781b      	ldrb	r3, [r3, #0]
 80148d2:	f3c3 1342 	ubfx	r3, r3, #5, #3
 80148d6:	b2db      	uxtb	r3, r3
 80148d8:	2b07      	cmp	r3, #7
 80148da:	f000 80c8 	beq.w	8014a6e <PrepareFrame+0x1f2>
 80148de:	2b07      	cmp	r3, #7
 80148e0:	f300 80df 	bgt.w	8014aa2 <PrepareFrame+0x226>
 80148e4:	2b02      	cmp	r3, #2
 80148e6:	d006      	beq.n	80148f6 <PrepareFrame+0x7a>
 80148e8:	2b04      	cmp	r3, #4
 80148ea:	f040 80da 	bne.w	8014aa2 <PrepareFrame+0x226>
    {
        case FRAME_TYPE_DATA_CONFIRMED_UP:
            MacCtx.NodeAckRequested = true;
 80148ee:	4b72      	ldr	r3, [pc, #456]	; (8014ab8 <PrepareFrame+0x23c>)
 80148f0:	2201      	movs	r2, #1
 80148f2:	f883 2414 	strb.w	r2, [r3, #1044]	; 0x414
            // Intentional fall through
        case FRAME_TYPE_DATA_UNCONFIRMED_UP:
            MacCtx.TxMsg.Type = LORAMAC_MSG_TYPE_DATA;
 80148f6:	4b70      	ldr	r3, [pc, #448]	; (8014ab8 <PrepareFrame+0x23c>)
 80148f8:	2204      	movs	r2, #4
 80148fa:	f883 2104 	strb.w	r2, [r3, #260]	; 0x104
            MacCtx.TxMsg.Message.Data.Buffer = MacCtx.PktBuffer;
 80148fe:	4b6e      	ldr	r3, [pc, #440]	; (8014ab8 <PrepareFrame+0x23c>)
 8014900:	4a6f      	ldr	r2, [pc, #444]	; (8014ac0 <PrepareFrame+0x244>)
 8014902:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
            MacCtx.TxMsg.Message.Data.BufSize = LORAMAC_PHY_MAXPAYLOAD;
 8014906:	4b6c      	ldr	r3, [pc, #432]	; (8014ab8 <PrepareFrame+0x23c>)
 8014908:	22ff      	movs	r2, #255	; 0xff
 801490a:	f883 210c 	strb.w	r2, [r3, #268]	; 0x10c
            MacCtx.TxMsg.Message.Data.MHDR.Value = macHdr->Value;
 801490e:	68fb      	ldr	r3, [r7, #12]
 8014910:	781a      	ldrb	r2, [r3, #0]
 8014912:	4b69      	ldr	r3, [pc, #420]	; (8014ab8 <PrepareFrame+0x23c>)
 8014914:	f883 210d 	strb.w	r2, [r3, #269]	; 0x10d
            MacCtx.TxMsg.Message.Data.FPort = fPort;
 8014918:	4a67      	ldr	r2, [pc, #412]	; (8014ab8 <PrepareFrame+0x23c>)
 801491a:	79fb      	ldrb	r3, [r7, #7]
 801491c:	f882 3128 	strb.w	r3, [r2, #296]	; 0x128
            MacCtx.TxMsg.Message.Data.FHDR.DevAddr = MacCtx.NvmCtx->DevAddr;
 8014920:	4b65      	ldr	r3, [pc, #404]	; (8014ab8 <PrepareFrame+0x23c>)
 8014922:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8014926:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8014928:	4a63      	ldr	r2, [pc, #396]	; (8014ab8 <PrepareFrame+0x23c>)
 801492a:	f8c2 3110 	str.w	r3, [r2, #272]	; 0x110
            MacCtx.TxMsg.Message.Data.FHDR.FCtrl.Value = fCtrl->Value;
 801492e:	68bb      	ldr	r3, [r7, #8]
 8014930:	781a      	ldrb	r2, [r3, #0]
 8014932:	4b61      	ldr	r3, [pc, #388]	; (8014ab8 <PrepareFrame+0x23c>)
 8014934:	f883 2114 	strb.w	r2, [r3, #276]	; 0x114
            MacCtx.TxMsg.Message.Data.FRMPayloadSize = MacCtx.AppDataSize;
 8014938:	4b5f      	ldr	r3, [pc, #380]	; (8014ab8 <PrepareFrame+0x23c>)
 801493a:	f893 2237 	ldrb.w	r2, [r3, #567]	; 0x237
 801493e:	4b5e      	ldr	r3, [pc, #376]	; (8014ab8 <PrepareFrame+0x23c>)
 8014940:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130
            MacCtx.TxMsg.Message.Data.FRMPayload = MacCtx.AppData;
 8014944:	4b5c      	ldr	r3, [pc, #368]	; (8014ab8 <PrepareFrame+0x23c>)
 8014946:	4a5d      	ldr	r2, [pc, #372]	; (8014abc <PrepareFrame+0x240>)
 8014948:	f8c3 212c 	str.w	r2, [r3, #300]	; 0x12c

            if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoGetFCntUp( &fCntUp ) )
 801494c:	f107 0318 	add.w	r3, r7, #24
 8014950:	4618      	mov	r0, r3
 8014952:	f003 faa1 	bl	8017e98 <LoRaMacCryptoGetFCntUp>
 8014956:	4603      	mov	r3, r0
 8014958:	2b00      	cmp	r3, #0
 801495a:	d001      	beq.n	8014960 <PrepareFrame+0xe4>
            {
                return LORAMAC_STATUS_FCNT_HANDLER_ERROR;
 801495c:	2312      	movs	r3, #18
 801495e:	e0a6      	b.n	8014aae <PrepareFrame+0x232>
            }
            MacCtx.TxMsg.Message.Data.FHDR.FCnt = ( uint16_t )fCntUp;
 8014960:	69bb      	ldr	r3, [r7, #24]
 8014962:	b29a      	uxth	r2, r3
 8014964:	4b54      	ldr	r3, [pc, #336]	; (8014ab8 <PrepareFrame+0x23c>)
 8014966:	f8a3 2116 	strh.w	r2, [r3, #278]	; 0x116

            // Reset confirm parameters
            MacCtx.McpsConfirm.NbRetries = 0;
 801496a:	4b53      	ldr	r3, [pc, #332]	; (8014ab8 <PrepareFrame+0x23c>)
 801496c:	2200      	movs	r2, #0
 801496e:	f883 2441 	strb.w	r2, [r3, #1089]	; 0x441
            MacCtx.McpsConfirm.AckReceived = false;
 8014972:	4b51      	ldr	r3, [pc, #324]	; (8014ab8 <PrepareFrame+0x23c>)
 8014974:	2200      	movs	r2, #0
 8014976:	f883 2440 	strb.w	r2, [r3, #1088]	; 0x440
            MacCtx.McpsConfirm.UpLinkCounter = fCntUp;
 801497a:	69bb      	ldr	r3, [r7, #24]
 801497c:	4a4e      	ldr	r2, [pc, #312]	; (8014ab8 <PrepareFrame+0x23c>)
 801497e:	f8c2 3448 	str.w	r3, [r2, #1096]	; 0x448

            // Handle the MAC commands if there are any available
            if( LoRaMacCommandsGetSizeSerializedCmds( &macCmdsSize ) != LORAMAC_COMMANDS_SUCCESS )
 8014982:	f107 0314 	add.w	r3, r7, #20
 8014986:	4618      	mov	r0, r3
 8014988:	f002 fc02 	bl	8017190 <LoRaMacCommandsGetSizeSerializedCmds>
 801498c:	4603      	mov	r3, r0
 801498e:	2b00      	cmp	r3, #0
 8014990:	d001      	beq.n	8014996 <PrepareFrame+0x11a>
            {
                return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8014992:	2313      	movs	r3, #19
 8014994:	e08b      	b.n	8014aae <PrepareFrame+0x232>
            }

            if( macCmdsSize > 0 )
 8014996:	697b      	ldr	r3, [r7, #20]
 8014998:	2b00      	cmp	r3, #0
 801499a:	f000 8084 	beq.w	8014aa6 <PrepareFrame+0x22a>
            {
                availableSize = GetMaxAppPayloadWithoutFOptsLength( MacCtx.NvmCtx->MacParams.ChannelsDatarate );
 801499e:	4b46      	ldr	r3, [pc, #280]	; (8014ab8 <PrepareFrame+0x23c>)
 80149a0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80149a4:	f993 3085 	ldrsb.w	r3, [r3, #133]	; 0x85
 80149a8:	4618      	mov	r0, r3
 80149aa:	f7fe fd0f 	bl	80133cc <GetMaxAppPayloadWithoutFOptsLength>
 80149ae:	4603      	mov	r3, r0
 80149b0:	77fb      	strb	r3, [r7, #31]

                // There is application payload available and the MAC commands fit into FOpts field.
                if( ( MacCtx.AppDataSize > 0 ) && ( macCmdsSize <= LORA_MAC_COMMAND_MAX_FOPTS_LENGTH ) )
 80149b2:	4b41      	ldr	r3, [pc, #260]	; (8014ab8 <PrepareFrame+0x23c>)
 80149b4:	f893 3237 	ldrb.w	r3, [r3, #567]	; 0x237
 80149b8:	2b00      	cmp	r3, #0
 80149ba:	d01d      	beq.n	80149f8 <PrepareFrame+0x17c>
 80149bc:	697b      	ldr	r3, [r7, #20]
 80149be:	2b0f      	cmp	r3, #15
 80149c0:	d81a      	bhi.n	80149f8 <PrepareFrame+0x17c>
                {
                    if( LoRaMacCommandsSerializeCmds( LORA_MAC_COMMAND_MAX_FOPTS_LENGTH, &macCmdsSize, MacCtx.TxMsg.Message.Data.FHDR.FOpts ) != LORAMAC_COMMANDS_SUCCESS )
 80149c2:	f107 0314 	add.w	r3, r7, #20
 80149c6:	4a3f      	ldr	r2, [pc, #252]	; (8014ac4 <PrepareFrame+0x248>)
 80149c8:	4619      	mov	r1, r3
 80149ca:	200f      	movs	r0, #15
 80149cc:	f002 fbf6 	bl	80171bc <LoRaMacCommandsSerializeCmds>
 80149d0:	4603      	mov	r3, r0
 80149d2:	2b00      	cmp	r3, #0
 80149d4:	d001      	beq.n	80149da <PrepareFrame+0x15e>
                    {
                        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 80149d6:	2313      	movs	r3, #19
 80149d8:	e069      	b.n	8014aae <PrepareFrame+0x232>
                    }
                    fCtrl->Bits.FOptsLen = macCmdsSize;
 80149da:	697b      	ldr	r3, [r7, #20]
 80149dc:	f003 030f 	and.w	r3, r3, #15
 80149e0:	b2d9      	uxtb	r1, r3
 80149e2:	68ba      	ldr	r2, [r7, #8]
 80149e4:	7813      	ldrb	r3, [r2, #0]
 80149e6:	f361 0303 	bfi	r3, r1, #0, #4
 80149ea:	7013      	strb	r3, [r2, #0]
                    // Update FCtrl field with new value of FOptionsLength
                    MacCtx.TxMsg.Message.Data.FHDR.FCtrl.Value = fCtrl->Value;
 80149ec:	68bb      	ldr	r3, [r7, #8]
 80149ee:	781a      	ldrb	r2, [r3, #0]
 80149f0:	4b31      	ldr	r3, [pc, #196]	; (8014ab8 <PrepareFrame+0x23c>)
 80149f2:	f883 2114 	strb.w	r2, [r3, #276]	; 0x114
                    MacCtx.TxMsg.Message.Data.FRMPayload = MacCtx.NvmCtx->MacCommandsBuffer;
                    MacCtx.TxMsg.Message.Data.FRMPayloadSize = macCmdsSize;
                }
            }

            break;
 80149f6:	e056      	b.n	8014aa6 <PrepareFrame+0x22a>
                else if( ( MacCtx.AppDataSize > 0 ) && ( macCmdsSize > LORA_MAC_COMMAND_MAX_FOPTS_LENGTH ) )
 80149f8:	4b2f      	ldr	r3, [pc, #188]	; (8014ab8 <PrepareFrame+0x23c>)
 80149fa:	f893 3237 	ldrb.w	r3, [r3, #567]	; 0x237
 80149fe:	2b00      	cmp	r3, #0
 8014a00:	d014      	beq.n	8014a2c <PrepareFrame+0x1b0>
 8014a02:	697b      	ldr	r3, [r7, #20]
 8014a04:	2b0f      	cmp	r3, #15
 8014a06:	d911      	bls.n	8014a2c <PrepareFrame+0x1b0>
                    if( LoRaMacCommandsSerializeCmds( availableSize, &macCmdsSize, MacCtx.NvmCtx->MacCommandsBuffer ) != LORAMAC_COMMANDS_SUCCESS )
 8014a08:	7ff8      	ldrb	r0, [r7, #31]
 8014a0a:	4b2b      	ldr	r3, [pc, #172]	; (8014ab8 <PrepareFrame+0x23c>)
 8014a0c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8014a10:	f103 02cb 	add.w	r2, r3, #203	; 0xcb
 8014a14:	f107 0314 	add.w	r3, r7, #20
 8014a18:	4619      	mov	r1, r3
 8014a1a:	f002 fbcf 	bl	80171bc <LoRaMacCommandsSerializeCmds>
 8014a1e:	4603      	mov	r3, r0
 8014a20:	2b00      	cmp	r3, #0
 8014a22:	d001      	beq.n	8014a28 <PrepareFrame+0x1ac>
                        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8014a24:	2313      	movs	r3, #19
 8014a26:	e042      	b.n	8014aae <PrepareFrame+0x232>
                    return LORAMAC_STATUS_SKIPPED_APP_DATA;
 8014a28:	230a      	movs	r3, #10
 8014a2a:	e040      	b.n	8014aae <PrepareFrame+0x232>
                    if( LoRaMacCommandsSerializeCmds( availableSize, &macCmdsSize, MacCtx.NvmCtx->MacCommandsBuffer ) != LORAMAC_COMMANDS_SUCCESS )
 8014a2c:	7ff8      	ldrb	r0, [r7, #31]
 8014a2e:	4b22      	ldr	r3, [pc, #136]	; (8014ab8 <PrepareFrame+0x23c>)
 8014a30:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8014a34:	f103 02cb 	add.w	r2, r3, #203	; 0xcb
 8014a38:	f107 0314 	add.w	r3, r7, #20
 8014a3c:	4619      	mov	r1, r3
 8014a3e:	f002 fbbd 	bl	80171bc <LoRaMacCommandsSerializeCmds>
 8014a42:	4603      	mov	r3, r0
 8014a44:	2b00      	cmp	r3, #0
 8014a46:	d001      	beq.n	8014a4c <PrepareFrame+0x1d0>
                        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8014a48:	2313      	movs	r3, #19
 8014a4a:	e030      	b.n	8014aae <PrepareFrame+0x232>
                    MacCtx.TxMsg.Message.Data.FPort = 0;
 8014a4c:	4b1a      	ldr	r3, [pc, #104]	; (8014ab8 <PrepareFrame+0x23c>)
 8014a4e:	2200      	movs	r2, #0
 8014a50:	f883 2128 	strb.w	r2, [r3, #296]	; 0x128
                    MacCtx.TxMsg.Message.Data.FRMPayload = MacCtx.NvmCtx->MacCommandsBuffer;
 8014a54:	4b18      	ldr	r3, [pc, #96]	; (8014ab8 <PrepareFrame+0x23c>)
 8014a56:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8014a5a:	33cb      	adds	r3, #203	; 0xcb
 8014a5c:	4a16      	ldr	r2, [pc, #88]	; (8014ab8 <PrepareFrame+0x23c>)
 8014a5e:	f8c2 312c 	str.w	r3, [r2, #300]	; 0x12c
                    MacCtx.TxMsg.Message.Data.FRMPayloadSize = macCmdsSize;
 8014a62:	697b      	ldr	r3, [r7, #20]
 8014a64:	b2da      	uxtb	r2, r3
 8014a66:	4b14      	ldr	r3, [pc, #80]	; (8014ab8 <PrepareFrame+0x23c>)
 8014a68:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130
            break;
 8014a6c:	e01b      	b.n	8014aa6 <PrepareFrame+0x22a>
        case FRAME_TYPE_PROPRIETARY:
            if( ( fBuffer != NULL ) && ( MacCtx.AppDataSize > 0 ) )
 8014a6e:	683b      	ldr	r3, [r7, #0]
 8014a70:	2b00      	cmp	r3, #0
 8014a72:	d01a      	beq.n	8014aaa <PrepareFrame+0x22e>
 8014a74:	4b10      	ldr	r3, [pc, #64]	; (8014ab8 <PrepareFrame+0x23c>)
 8014a76:	f893 3237 	ldrb.w	r3, [r3, #567]	; 0x237
 8014a7a:	2b00      	cmp	r3, #0
 8014a7c:	d015      	beq.n	8014aaa <PrepareFrame+0x22e>
            {
                memcpy1( MacCtx.PktBuffer + LORAMAC_MHDR_FIELD_SIZE, ( uint8_t* ) fBuffer, MacCtx.AppDataSize );
 8014a7e:	4812      	ldr	r0, [pc, #72]	; (8014ac8 <PrepareFrame+0x24c>)
 8014a80:	4b0d      	ldr	r3, [pc, #52]	; (8014ab8 <PrepareFrame+0x23c>)
 8014a82:	f893 3237 	ldrb.w	r3, [r3, #567]	; 0x237
 8014a86:	b29b      	uxth	r3, r3
 8014a88:	461a      	mov	r2, r3
 8014a8a:	6839      	ldr	r1, [r7, #0]
 8014a8c:	f007 fdaf 	bl	801c5ee <memcpy1>
                MacCtx.PktBufferLen = LORAMAC_MHDR_FIELD_SIZE + MacCtx.AppDataSize;
 8014a90:	4b09      	ldr	r3, [pc, #36]	; (8014ab8 <PrepareFrame+0x23c>)
 8014a92:	f893 3237 	ldrb.w	r3, [r3, #567]	; 0x237
 8014a96:	b29b      	uxth	r3, r3
 8014a98:	3301      	adds	r3, #1
 8014a9a:	b29a      	uxth	r2, r3
 8014a9c:	4b06      	ldr	r3, [pc, #24]	; (8014ab8 <PrepareFrame+0x23c>)
 8014a9e:	801a      	strh	r2, [r3, #0]
            }
            break;
 8014aa0:	e003      	b.n	8014aaa <PrepareFrame+0x22e>
        default:
            return LORAMAC_STATUS_SERVICE_UNKNOWN;
 8014aa2:	2302      	movs	r3, #2
 8014aa4:	e003      	b.n	8014aae <PrepareFrame+0x232>
            break;
 8014aa6:	bf00      	nop
 8014aa8:	e000      	b.n	8014aac <PrepareFrame+0x230>
            break;
 8014aaa:	bf00      	nop
    }

    return LORAMAC_STATUS_OK;
 8014aac:	2300      	movs	r3, #0
}
 8014aae:	4618      	mov	r0, r3
 8014ab0:	3720      	adds	r7, #32
 8014ab2:	46bd      	mov	sp, r7
 8014ab4:	bd80      	pop	{r7, pc}
 8014ab6:	bf00      	nop
 8014ab8:	20000ac8 	.word	0x20000ac8
 8014abc:	20000c00 	.word	0x20000c00
 8014ac0:	20000aca 	.word	0x20000aca
 8014ac4:	20000be0 	.word	0x20000be0
 8014ac8:	20000acb 	.word	0x20000acb

08014acc <SendFrameOnChannel>:

static LoRaMacStatus_t SendFrameOnChannel( uint8_t channel )
{
 8014acc:	b580      	push	{r7, lr}
 8014ace:	b08a      	sub	sp, #40	; 0x28
 8014ad0:	af00      	add	r7, sp, #0
 8014ad2:	4603      	mov	r3, r0
 8014ad4:	71fb      	strb	r3, [r7, #7]
    LoRaMacStatus_t status = LORAMAC_STATUS_PARAMETER_INVALID;
 8014ad6:	2303      	movs	r3, #3
 8014ad8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    TxConfigParams_t txConfig;
    int8_t txPower = 0;
 8014adc:	2300      	movs	r3, #0
 8014ade:	73fb      	strb	r3, [r7, #15]

    txConfig.Channel = channel;
 8014ae0:	79fb      	ldrb	r3, [r7, #7]
 8014ae2:	743b      	strb	r3, [r7, #16]
    txConfig.Datarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 8014ae4:	4b4f      	ldr	r3, [pc, #316]	; (8014c24 <SendFrameOnChannel+0x158>)
 8014ae6:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8014aea:	f993 3085 	ldrsb.w	r3, [r3, #133]	; 0x85
 8014aee:	747b      	strb	r3, [r7, #17]
    txConfig.TxPower = MacCtx.NvmCtx->MacParams.ChannelsTxPower;
 8014af0:	4b4c      	ldr	r3, [pc, #304]	; (8014c24 <SendFrameOnChannel+0x158>)
 8014af2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8014af6:	f993 3084 	ldrsb.w	r3, [r3, #132]	; 0x84
 8014afa:	74bb      	strb	r3, [r7, #18]
    txConfig.MaxEirp = MacCtx.NvmCtx->MacParams.MaxEirp;
 8014afc:	4b49      	ldr	r3, [pc, #292]	; (8014c24 <SendFrameOnChannel+0x158>)
 8014afe:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8014b02:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 8014b06:	617b      	str	r3, [r7, #20]
    txConfig.AntennaGain = MacCtx.NvmCtx->MacParams.AntennaGain;
 8014b08:	4b46      	ldr	r3, [pc, #280]	; (8014c24 <SendFrameOnChannel+0x158>)
 8014b0a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8014b0e:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8014b12:	61bb      	str	r3, [r7, #24]
    txConfig.PktLen = MacCtx.PktBufferLen;
 8014b14:	4b43      	ldr	r3, [pc, #268]	; (8014c24 <SendFrameOnChannel+0x158>)
 8014b16:	881b      	ldrh	r3, [r3, #0]
 8014b18:	83bb      	strh	r3, [r7, #28]

    RegionTxConfig( MacCtx.NvmCtx->Region, &txConfig, &txPower, &MacCtx.TxTimeOnAir );
 8014b1a:	4b42      	ldr	r3, [pc, #264]	; (8014c24 <SendFrameOnChannel+0x158>)
 8014b1c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8014b20:	7818      	ldrb	r0, [r3, #0]
 8014b22:	f107 020f 	add.w	r2, r7, #15
 8014b26:	f107 0110 	add.w	r1, r7, #16
 8014b2a:	4b3f      	ldr	r3, [pc, #252]	; (8014c28 <SendFrameOnChannel+0x15c>)
 8014b2c:	f004 f92b 	bl	8018d86 <RegionTxConfig>

    MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 8014b30:	4b3c      	ldr	r3, [pc, #240]	; (8014c24 <SendFrameOnChannel+0x158>)
 8014b32:	2201      	movs	r2, #1
 8014b34:	f883 243d 	strb.w	r2, [r3, #1085]	; 0x43d
    MacCtx.McpsConfirm.Datarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 8014b38:	4b3a      	ldr	r3, [pc, #232]	; (8014c24 <SendFrameOnChannel+0x158>)
 8014b3a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8014b3e:	f993 3085 	ldrsb.w	r3, [r3, #133]	; 0x85
 8014b42:	b2da      	uxtb	r2, r3
 8014b44:	4b37      	ldr	r3, [pc, #220]	; (8014c24 <SendFrameOnChannel+0x158>)
 8014b46:	f883 243e 	strb.w	r2, [r3, #1086]	; 0x43e
    MacCtx.McpsConfirm.TxPower = txPower;
 8014b4a:	f997 200f 	ldrsb.w	r2, [r7, #15]
 8014b4e:	4b35      	ldr	r3, [pc, #212]	; (8014c24 <SendFrameOnChannel+0x158>)
 8014b50:	f883 243f 	strb.w	r2, [r3, #1087]	; 0x43f
    MacCtx.McpsConfirm.Channel = channel;
 8014b54:	79fb      	ldrb	r3, [r7, #7]
 8014b56:	4a33      	ldr	r2, [pc, #204]	; (8014c24 <SendFrameOnChannel+0x158>)
 8014b58:	f8c2 344c 	str.w	r3, [r2, #1100]	; 0x44c

    // Store the time on air
    MacCtx.McpsConfirm.TxTimeOnAir = MacCtx.TxTimeOnAir;
 8014b5c:	4b31      	ldr	r3, [pc, #196]	; (8014c24 <SendFrameOnChannel+0x158>)
 8014b5e:	f8d3 3418 	ldr.w	r3, [r3, #1048]	; 0x418
 8014b62:	4a30      	ldr	r2, [pc, #192]	; (8014c24 <SendFrameOnChannel+0x158>)
 8014b64:	f8c2 3444 	str.w	r3, [r2, #1092]	; 0x444
    MacCtx.MlmeConfirm.TxTimeOnAir = MacCtx.TxTimeOnAir;
 8014b68:	4b2e      	ldr	r3, [pc, #184]	; (8014c24 <SendFrameOnChannel+0x158>)
 8014b6a:	f8d3 3418 	ldr.w	r3, [r3, #1048]	; 0x418
 8014b6e:	4a2d      	ldr	r2, [pc, #180]	; (8014c24 <SendFrameOnChannel+0x158>)
 8014b70:	f8c2 3454 	str.w	r3, [r2, #1108]	; 0x454

    if( LoRaMacClassBIsBeaconModeActive( ) == true )
 8014b74:	f002 f873 	bl	8016c5e <LoRaMacClassBIsBeaconModeActive>
 8014b78:	4603      	mov	r3, r0
 8014b7a:	2b00      	cmp	r3, #0
 8014b7c:	d00b      	beq.n	8014b96 <SendFrameOnChannel+0xca>
    {
        // Currently, the Time-On-Air can only be computed when the radio is configured with
        // the TX configuration
        TimerTime_t collisionTime = LoRaMacClassBIsUplinkCollision( MacCtx.TxTimeOnAir );
 8014b7e:	4b29      	ldr	r3, [pc, #164]	; (8014c24 <SendFrameOnChannel+0x158>)
 8014b80:	f8d3 3418 	ldr.w	r3, [r3, #1048]	; 0x418
 8014b84:	4618      	mov	r0, r3
 8014b86:	f002 f8d5 	bl	8016d34 <LoRaMacClassBIsUplinkCollision>
 8014b8a:	6238      	str	r0, [r7, #32]

        if( collisionTime > 0 )
 8014b8c:	6a3b      	ldr	r3, [r7, #32]
 8014b8e:	2b00      	cmp	r3, #0
 8014b90:	d001      	beq.n	8014b96 <SendFrameOnChannel+0xca>
        {
            return LORAMAC_STATUS_BUSY_UPLINK_COLLISION;
 8014b92:	2310      	movs	r3, #16
 8014b94:	e042      	b.n	8014c1c <SendFrameOnChannel+0x150>
        }
    }

    if( MacCtx.NvmCtx->DeviceClass == CLASS_B )
 8014b96:	4b23      	ldr	r3, [pc, #140]	; (8014c24 <SendFrameOnChannel+0x158>)
 8014b98:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8014b9c:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8014ba0:	2b01      	cmp	r3, #1
 8014ba2:	d101      	bne.n	8014ba8 <SendFrameOnChannel+0xdc>
    {
        // Stop slots for class b
        LoRaMacClassBStopRxSlots( );
 8014ba4:	f002 f8d0 	bl	8016d48 <LoRaMacClassBStopRxSlots>
    }

    LoRaMacClassBHaltBeaconing( );
 8014ba8:	f002 f86a 	bl	8016c80 <LoRaMacClassBHaltBeaconing>

    // Secure frame
    status = SecureFrame( MacCtx.NvmCtx->MacParams.ChannelsDatarate, MacCtx.Channel );
 8014bac:	4b1d      	ldr	r3, [pc, #116]	; (8014c24 <SendFrameOnChannel+0x158>)
 8014bae:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8014bb2:	f993 3085 	ldrsb.w	r3, [r3, #133]	; 0x85
 8014bb6:	b2db      	uxtb	r3, r3
 8014bb8:	4a1a      	ldr	r2, [pc, #104]	; (8014c24 <SendFrameOnChannel+0x158>)
 8014bba:	f892 2415 	ldrb.w	r2, [r2, #1045]	; 0x415
 8014bbe:	4611      	mov	r1, r2
 8014bc0:	4618      	mov	r0, r3
 8014bc2:	f7ff fc69 	bl	8014498 <SecureFrame>
 8014bc6:	4603      	mov	r3, r0
 8014bc8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    if( status != LORAMAC_STATUS_OK )
 8014bcc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8014bd0:	2b00      	cmp	r3, #0
 8014bd2:	d002      	beq.n	8014bda <SendFrameOnChannel+0x10e>
    {
        return status;
 8014bd4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8014bd8:	e020      	b.n	8014c1c <SendFrameOnChannel+0x150>
    }

    MacCtx.MacState |= LORAMAC_TX_RUNNING;
 8014bda:	4b12      	ldr	r3, [pc, #72]	; (8014c24 <SendFrameOnChannel+0x158>)
 8014bdc:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 8014be0:	f043 0302 	orr.w	r3, r3, #2
 8014be4:	4a0f      	ldr	r2, [pc, #60]	; (8014c24 <SendFrameOnChannel+0x158>)
 8014be6:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340
    if( MacCtx.NodeAckRequested == false )
 8014bea:	4b0e      	ldr	r3, [pc, #56]	; (8014c24 <SendFrameOnChannel+0x158>)
 8014bec:	f893 3414 	ldrb.w	r3, [r3, #1044]	; 0x414
 8014bf0:	f083 0301 	eor.w	r3, r3, #1
 8014bf4:	b2db      	uxtb	r3, r3
 8014bf6:	2b00      	cmp	r3, #0
 8014bf8:	d007      	beq.n	8014c0a <SendFrameOnChannel+0x13e>
    {
        MacCtx.ChannelsNbTransCounter++;
 8014bfa:	4b0a      	ldr	r3, [pc, #40]	; (8014c24 <SendFrameOnChannel+0x158>)
 8014bfc:	f893 3410 	ldrb.w	r3, [r3, #1040]	; 0x410
 8014c00:	3301      	adds	r3, #1
 8014c02:	b2da      	uxtb	r2, r3
 8014c04:	4b07      	ldr	r3, [pc, #28]	; (8014c24 <SendFrameOnChannel+0x158>)
 8014c06:	f883 2410 	strb.w	r2, [r3, #1040]	; 0x410
    }

    // Send now
    Radio.Send( MacCtx.PktBuffer, MacCtx.PktBufferLen );
 8014c0a:	4b08      	ldr	r3, [pc, #32]	; (8014c2c <SendFrameOnChannel+0x160>)
 8014c0c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8014c0e:	4a05      	ldr	r2, [pc, #20]	; (8014c24 <SendFrameOnChannel+0x158>)
 8014c10:	8812      	ldrh	r2, [r2, #0]
 8014c12:	b2d2      	uxtb	r2, r2
 8014c14:	4611      	mov	r1, r2
 8014c16:	4806      	ldr	r0, [pc, #24]	; (8014c30 <SendFrameOnChannel+0x164>)
 8014c18:	4798      	blx	r3

    return LORAMAC_STATUS_OK;
 8014c1a:	2300      	movs	r3, #0
}
 8014c1c:	4618      	mov	r0, r3
 8014c1e:	3728      	adds	r7, #40	; 0x28
 8014c20:	46bd      	mov	sp, r7
 8014c22:	bd80      	pop	{r7, pc}
 8014c24:	20000ac8 	.word	0x20000ac8
 8014c28:	20000ee0 	.word	0x20000ee0
 8014c2c:	08022be4 	.word	0x08022be4
 8014c30:	20000aca 	.word	0x20000aca

08014c34 <SetTxContinuousWave>:

static LoRaMacStatus_t SetTxContinuousWave( uint16_t timeout )
{
 8014c34:	b580      	push	{r7, lr}
 8014c36:	b086      	sub	sp, #24
 8014c38:	af00      	add	r7, sp, #0
 8014c3a:	4603      	mov	r3, r0
 8014c3c:	80fb      	strh	r3, [r7, #6]
    ContinuousWaveParams_t continuousWave;

    continuousWave.Channel = MacCtx.Channel;
 8014c3e:	4b1a      	ldr	r3, [pc, #104]	; (8014ca8 <SetTxContinuousWave+0x74>)
 8014c40:	f893 3415 	ldrb.w	r3, [r3, #1045]	; 0x415
 8014c44:	723b      	strb	r3, [r7, #8]
    continuousWave.Datarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 8014c46:	4b18      	ldr	r3, [pc, #96]	; (8014ca8 <SetTxContinuousWave+0x74>)
 8014c48:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8014c4c:	f993 3085 	ldrsb.w	r3, [r3, #133]	; 0x85
 8014c50:	727b      	strb	r3, [r7, #9]
    continuousWave.TxPower = MacCtx.NvmCtx->MacParams.ChannelsTxPower;
 8014c52:	4b15      	ldr	r3, [pc, #84]	; (8014ca8 <SetTxContinuousWave+0x74>)
 8014c54:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8014c58:	f993 3084 	ldrsb.w	r3, [r3, #132]	; 0x84
 8014c5c:	72bb      	strb	r3, [r7, #10]
    continuousWave.MaxEirp = MacCtx.NvmCtx->MacParams.MaxEirp;
 8014c5e:	4b12      	ldr	r3, [pc, #72]	; (8014ca8 <SetTxContinuousWave+0x74>)
 8014c60:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8014c64:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 8014c68:	60fb      	str	r3, [r7, #12]
    continuousWave.AntennaGain = MacCtx.NvmCtx->MacParams.AntennaGain;
 8014c6a:	4b0f      	ldr	r3, [pc, #60]	; (8014ca8 <SetTxContinuousWave+0x74>)
 8014c6c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8014c70:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8014c74:	613b      	str	r3, [r7, #16]
    continuousWave.Timeout = timeout;
 8014c76:	88fb      	ldrh	r3, [r7, #6]
 8014c78:	82bb      	strh	r3, [r7, #20]

    RegionSetContinuousWave( MacCtx.NvmCtx->Region, &continuousWave );
 8014c7a:	4b0b      	ldr	r3, [pc, #44]	; (8014ca8 <SetTxContinuousWave+0x74>)
 8014c7c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8014c80:	781b      	ldrb	r3, [r3, #0]
 8014c82:	f107 0208 	add.w	r2, r7, #8
 8014c86:	4611      	mov	r1, r2
 8014c88:	4618      	mov	r0, r3
 8014c8a:	f004 f979 	bl	8018f80 <RegionSetContinuousWave>

    MacCtx.MacState |= LORAMAC_TX_RUNNING;
 8014c8e:	4b06      	ldr	r3, [pc, #24]	; (8014ca8 <SetTxContinuousWave+0x74>)
 8014c90:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 8014c94:	f043 0302 	orr.w	r3, r3, #2
 8014c98:	4a03      	ldr	r2, [pc, #12]	; (8014ca8 <SetTxContinuousWave+0x74>)
 8014c9a:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340

    return LORAMAC_STATUS_OK;
 8014c9e:	2300      	movs	r3, #0
}
 8014ca0:	4618      	mov	r0, r3
 8014ca2:	3718      	adds	r7, #24
 8014ca4:	46bd      	mov	sp, r7
 8014ca6:	bd80      	pop	{r7, pc}
 8014ca8:	20000ac8 	.word	0x20000ac8

08014cac <SetTxContinuousWave1>:

static LoRaMacStatus_t SetTxContinuousWave1( uint16_t timeout, uint32_t frequency, uint8_t power )
{
 8014cac:	b580      	push	{r7, lr}
 8014cae:	b082      	sub	sp, #8
 8014cb0:	af00      	add	r7, sp, #0
 8014cb2:	4603      	mov	r3, r0
 8014cb4:	6039      	str	r1, [r7, #0]
 8014cb6:	80fb      	strh	r3, [r7, #6]
 8014cb8:	4613      	mov	r3, r2
 8014cba:	717b      	strb	r3, [r7, #5]
    Radio.SetTxContinuousWave( frequency, power, timeout );
 8014cbc:	4b09      	ldr	r3, [pc, #36]	; (8014ce4 <SetTxContinuousWave1+0x38>)
 8014cbe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8014cc0:	f997 1005 	ldrsb.w	r1, [r7, #5]
 8014cc4:	88fa      	ldrh	r2, [r7, #6]
 8014cc6:	6838      	ldr	r0, [r7, #0]
 8014cc8:	4798      	blx	r3

    MacCtx.MacState |= LORAMAC_TX_RUNNING;
 8014cca:	4b07      	ldr	r3, [pc, #28]	; (8014ce8 <SetTxContinuousWave1+0x3c>)
 8014ccc:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 8014cd0:	f043 0302 	orr.w	r3, r3, #2
 8014cd4:	4a04      	ldr	r2, [pc, #16]	; (8014ce8 <SetTxContinuousWave1+0x3c>)
 8014cd6:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340

    return LORAMAC_STATUS_OK;
 8014cda:	2300      	movs	r3, #0
}
 8014cdc:	4618      	mov	r0, r3
 8014cde:	3708      	adds	r7, #8
 8014ce0:	46bd      	mov	sp, r7
 8014ce2:	bd80      	pop	{r7, pc}
 8014ce4:	08022be4 	.word	0x08022be4
 8014ce8:	20000ac8 	.word	0x20000ac8

08014cec <GetCtxs>:

static LoRaMacCtxs_t* GetCtxs( void )
{
 8014cec:	b580      	push	{r7, lr}
 8014cee:	b082      	sub	sp, #8
 8014cf0:	af00      	add	r7, sp, #0
    Contexts.MacNvmCtx = &NvmMacCtx;
 8014cf2:	4b1d      	ldr	r3, [pc, #116]	; (8014d68 <GetCtxs+0x7c>)
 8014cf4:	4a1d      	ldr	r2, [pc, #116]	; (8014d6c <GetCtxs+0x80>)
 8014cf6:	601a      	str	r2, [r3, #0]
    Contexts.MacNvmCtxSize = sizeof( NvmMacCtx );
 8014cf8:	4b1b      	ldr	r3, [pc, #108]	; (8014d68 <GetCtxs+0x7c>)
 8014cfa:	f44f 72b6 	mov.w	r2, #364	; 0x16c
 8014cfe:	605a      	str	r2, [r3, #4]
    Contexts.CryptoNvmCtx = LoRaMacCryptoGetNvmCtx( &Contexts.CryptoNvmCtxSize );
 8014d00:	481b      	ldr	r0, [pc, #108]	; (8014d70 <GetCtxs+0x84>)
 8014d02:	f003 f8b9 	bl	8017e78 <LoRaMacCryptoGetNvmCtx>
 8014d06:	4603      	mov	r3, r0
 8014d08:	4a17      	ldr	r2, [pc, #92]	; (8014d68 <GetCtxs+0x7c>)
 8014d0a:	6113      	str	r3, [r2, #16]
    GetNvmCtxParams_t params ={ 0 };
 8014d0c:	2300      	movs	r3, #0
 8014d0e:	607b      	str	r3, [r7, #4]
    Contexts.RegionNvmCtx = RegionGetNvmCtx( MacCtx.NvmCtx->Region, &params );
 8014d10:	4b18      	ldr	r3, [pc, #96]	; (8014d74 <GetCtxs+0x88>)
 8014d12:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8014d16:	781b      	ldrb	r3, [r3, #0]
 8014d18:	1d3a      	adds	r2, r7, #4
 8014d1a:	4611      	mov	r1, r2
 8014d1c:	4618      	mov	r0, r3
 8014d1e:	f003 ff81 	bl	8018c24 <RegionGetNvmCtx>
 8014d22:	4603      	mov	r3, r0
 8014d24:	4a10      	ldr	r2, [pc, #64]	; (8014d68 <GetCtxs+0x7c>)
 8014d26:	6093      	str	r3, [r2, #8]
    Contexts.RegionNvmCtxSize = params.nvmCtxSize;
 8014d28:	687b      	ldr	r3, [r7, #4]
 8014d2a:	4a0f      	ldr	r2, [pc, #60]	; (8014d68 <GetCtxs+0x7c>)
 8014d2c:	60d3      	str	r3, [r2, #12]
    Contexts.SecureElementNvmCtx = SecureElementGetNvmCtx( &Contexts.SecureElementNvmCtxSize );
 8014d2e:	4812      	ldr	r0, [pc, #72]	; (8014d78 <GetCtxs+0x8c>)
 8014d30:	f7fb fd00 	bl	8010734 <SecureElementGetNvmCtx>
 8014d34:	4603      	mov	r3, r0
 8014d36:	4a0c      	ldr	r2, [pc, #48]	; (8014d68 <GetCtxs+0x7c>)
 8014d38:	6193      	str	r3, [r2, #24]
    Contexts.CommandsNvmCtx = LoRaMacCommandsGetNvmCtx( &Contexts.CommandsNvmCtxSize );
 8014d3a:	4810      	ldr	r0, [pc, #64]	; (8014d7c <GetCtxs+0x90>)
 8014d3c:	f002 f952 	bl	8016fe4 <LoRaMacCommandsGetNvmCtx>
 8014d40:	4603      	mov	r3, r0
 8014d42:	4a09      	ldr	r2, [pc, #36]	; (8014d68 <GetCtxs+0x7c>)
 8014d44:	6213      	str	r3, [r2, #32]
    Contexts.ClassBNvmCtx = LoRaMacClassBGetNvmCtx( &Contexts.ClassBNvmCtxSize );
 8014d46:	480e      	ldr	r0, [pc, #56]	; (8014d80 <GetCtxs+0x94>)
 8014d48:	f001 ff1b 	bl	8016b82 <LoRaMacClassBGetNvmCtx>
 8014d4c:	4603      	mov	r3, r0
 8014d4e:	4a06      	ldr	r2, [pc, #24]	; (8014d68 <GetCtxs+0x7c>)
 8014d50:	6293      	str	r3, [r2, #40]	; 0x28
    Contexts.ConfirmQueueNvmCtx = LoRaMacConfirmQueueGetNvmCtx( &Contexts.ConfirmQueueNvmCtxSize );
 8014d52:	480c      	ldr	r0, [pc, #48]	; (8014d84 <GetCtxs+0x98>)
 8014d54:	f002 fbc4 	bl	80174e0 <LoRaMacConfirmQueueGetNvmCtx>
 8014d58:	4603      	mov	r3, r0
 8014d5a:	4a03      	ldr	r2, [pc, #12]	; (8014d68 <GetCtxs+0x7c>)
 8014d5c:	6313      	str	r3, [r2, #48]	; 0x30
    return &Contexts;
 8014d5e:	4b02      	ldr	r3, [pc, #8]	; (8014d68 <GetCtxs+0x7c>)
}
 8014d60:	4618      	mov	r0, r3
 8014d62:	3708      	adds	r7, #8
 8014d64:	46bd      	mov	sp, r7
 8014d66:	bd80      	pop	{r7, pc}
 8014d68:	200010c0 	.word	0x200010c0
 8014d6c:	20000f54 	.word	0x20000f54
 8014d70:	200010d4 	.word	0x200010d4
 8014d74:	20000ac8 	.word	0x20000ac8
 8014d78:	200010dc 	.word	0x200010dc
 8014d7c:	200010e4 	.word	0x200010e4
 8014d80:	200010ec 	.word	0x200010ec
 8014d84:	200010f4 	.word	0x200010f4

08014d88 <RestoreCtxs>:

static LoRaMacStatus_t RestoreCtxs( LoRaMacCtxs_t* contexts )
{
 8014d88:	b580      	push	{r7, lr}
 8014d8a:	b084      	sub	sp, #16
 8014d8c:	af00      	add	r7, sp, #0
 8014d8e:	6078      	str	r0, [r7, #4]
    if( contexts == NULL )
 8014d90:	687b      	ldr	r3, [r7, #4]
 8014d92:	2b00      	cmp	r3, #0
 8014d94:	d101      	bne.n	8014d9a <RestoreCtxs+0x12>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 8014d96:	2303      	movs	r3, #3
 8014d98:	e081      	b.n	8014e9e <RestoreCtxs+0x116>
    }
    if( MacCtx.MacState != LORAMAC_STOPPED )
 8014d9a:	4b43      	ldr	r3, [pc, #268]	; (8014ea8 <RestoreCtxs+0x120>)
 8014d9c:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 8014da0:	2b01      	cmp	r3, #1
 8014da2:	d001      	beq.n	8014da8 <RestoreCtxs+0x20>
    {
        return LORAMAC_STATUS_BUSY;
 8014da4:	2301      	movs	r3, #1
 8014da6:	e07a      	b.n	8014e9e <RestoreCtxs+0x116>
    }

    if( contexts->MacNvmCtx != NULL )
 8014da8:	687b      	ldr	r3, [r7, #4]
 8014daa:	681b      	ldr	r3, [r3, #0]
 8014dac:	2b00      	cmp	r3, #0
 8014dae:	d008      	beq.n	8014dc2 <RestoreCtxs+0x3a>
    {
        memcpy1( ( uint8_t* ) &NvmMacCtx, ( uint8_t* ) contexts->MacNvmCtx, contexts->MacNvmCtxSize );
 8014db0:	687b      	ldr	r3, [r7, #4]
 8014db2:	6819      	ldr	r1, [r3, #0]
 8014db4:	687b      	ldr	r3, [r7, #4]
 8014db6:	685b      	ldr	r3, [r3, #4]
 8014db8:	b29b      	uxth	r3, r3
 8014dba:	461a      	mov	r2, r3
 8014dbc:	483b      	ldr	r0, [pc, #236]	; (8014eac <RestoreCtxs+0x124>)
 8014dbe:	f007 fc16 	bl	801c5ee <memcpy1>
    }

    InitDefaultsParams_t params;
    params.Type = INIT_TYPE_RESTORE_CTX;
 8014dc2:	2303      	movs	r3, #3
 8014dc4:	733b      	strb	r3, [r7, #12]
    params.NvmCtx = contexts->RegionNvmCtx;
 8014dc6:	687b      	ldr	r3, [r7, #4]
 8014dc8:	689b      	ldr	r3, [r3, #8]
 8014dca:	60bb      	str	r3, [r7, #8]
    RegionInitDefaults( MacCtx.NvmCtx->Region, &params );
 8014dcc:	4b36      	ldr	r3, [pc, #216]	; (8014ea8 <RestoreCtxs+0x120>)
 8014dce:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8014dd2:	781b      	ldrb	r3, [r3, #0]
 8014dd4:	f107 0208 	add.w	r2, r7, #8
 8014dd8:	4611      	mov	r1, r2
 8014dda:	4618      	mov	r0, r3
 8014ddc:	f003 ff0a 	bl	8018bf4 <RegionInitDefaults>

    // Initialize RxC config parameters.
    MacCtx.RxWindowCConfig.Channel = MacCtx.Channel;
 8014de0:	4b31      	ldr	r3, [pc, #196]	; (8014ea8 <RestoreCtxs+0x120>)
 8014de2:	f893 2415 	ldrb.w	r2, [r3, #1045]	; 0x415
 8014de6:	4b30      	ldr	r3, [pc, #192]	; (8014ea8 <RestoreCtxs+0x120>)
 8014de8:	f883 23e0 	strb.w	r2, [r3, #992]	; 0x3e0
    MacCtx.RxWindowCConfig.Frequency = MacCtx.NvmCtx->MacParams.RxCChannel.Frequency;
 8014dec:	4b2e      	ldr	r3, [pc, #184]	; (8014ea8 <RestoreCtxs+0x120>)
 8014dee:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8014df2:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8014df6:	4a2c      	ldr	r2, [pc, #176]	; (8014ea8 <RestoreCtxs+0x120>)
 8014df8:	f8c2 33e4 	str.w	r3, [r2, #996]	; 0x3e4
    MacCtx.RxWindowCConfig.DownlinkDwellTime = MacCtx.NvmCtx->MacParams.DownlinkDwellTime;
 8014dfc:	4b2a      	ldr	r3, [pc, #168]	; (8014ea8 <RestoreCtxs+0x120>)
 8014dfe:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8014e02:	f893 20b9 	ldrb.w	r2, [r3, #185]	; 0xb9
 8014e06:	4b28      	ldr	r3, [pc, #160]	; (8014ea8 <RestoreCtxs+0x120>)
 8014e08:	f883 23f0 	strb.w	r2, [r3, #1008]	; 0x3f0
    MacCtx.RxWindowCConfig.RepeaterSupport = MacCtx.NvmCtx->RepeaterSupport;
 8014e0c:	4b26      	ldr	r3, [pc, #152]	; (8014ea8 <RestoreCtxs+0x120>)
 8014e0e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8014e12:	f893 20ca 	ldrb.w	r2, [r3, #202]	; 0xca
 8014e16:	4b24      	ldr	r3, [pc, #144]	; (8014ea8 <RestoreCtxs+0x120>)
 8014e18:	f883 23f1 	strb.w	r2, [r3, #1009]	; 0x3f1
    MacCtx.RxWindowCConfig.RxContinuous = true;
 8014e1c:	4b22      	ldr	r3, [pc, #136]	; (8014ea8 <RestoreCtxs+0x120>)
 8014e1e:	2201      	movs	r2, #1
 8014e20:	f883 23f2 	strb.w	r2, [r3, #1010]	; 0x3f2
    MacCtx.RxWindowCConfig.RxSlot = RX_SLOT_WIN_CLASS_C;
 8014e24:	4b20      	ldr	r3, [pc, #128]	; (8014ea8 <RestoreCtxs+0x120>)
 8014e26:	2202      	movs	r2, #2
 8014e28:	f883 23f3 	strb.w	r2, [r3, #1011]	; 0x3f3

    if( SecureElementRestoreNvmCtx( contexts->SecureElementNvmCtx ) != SECURE_ELEMENT_SUCCESS )
 8014e2c:	687b      	ldr	r3, [r7, #4]
 8014e2e:	699b      	ldr	r3, [r3, #24]
 8014e30:	4618      	mov	r0, r3
 8014e32:	f7fb fc69 	bl	8010708 <SecureElementRestoreNvmCtx>
 8014e36:	4603      	mov	r3, r0
 8014e38:	2b00      	cmp	r3, #0
 8014e3a:	d001      	beq.n	8014e40 <RestoreCtxs+0xb8>
    {
        return LORAMAC_STATUS_CRYPTO_ERROR;
 8014e3c:	2311      	movs	r3, #17
 8014e3e:	e02e      	b.n	8014e9e <RestoreCtxs+0x116>
    }

    if( LoRaMacCryptoRestoreNvmCtx( contexts->CryptoNvmCtx ) != LORAMAC_CRYPTO_SUCCESS )
 8014e40:	687b      	ldr	r3, [r7, #4]
 8014e42:	691b      	ldr	r3, [r3, #16]
 8014e44:	4618      	mov	r0, r3
 8014e46:	f003 f801 	bl	8017e4c <LoRaMacCryptoRestoreNvmCtx>
 8014e4a:	4603      	mov	r3, r0
 8014e4c:	2b00      	cmp	r3, #0
 8014e4e:	d001      	beq.n	8014e54 <RestoreCtxs+0xcc>
    {
        return LORAMAC_STATUS_CRYPTO_ERROR;
 8014e50:	2311      	movs	r3, #17
 8014e52:	e024      	b.n	8014e9e <RestoreCtxs+0x116>
    }

    if( LoRaMacCommandsRestoreNvmCtx( contexts->CommandsNvmCtx ) != LORAMAC_COMMANDS_SUCCESS )
 8014e54:	687b      	ldr	r3, [r7, #4]
 8014e56:	6a1b      	ldr	r3, [r3, #32]
 8014e58:	4618      	mov	r0, r3
 8014e5a:	f002 f8ad 	bl	8016fb8 <LoRaMacCommandsRestoreNvmCtx>
 8014e5e:	4603      	mov	r3, r0
 8014e60:	2b00      	cmp	r3, #0
 8014e62:	d001      	beq.n	8014e68 <RestoreCtxs+0xe0>
    {
        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8014e64:	2313      	movs	r3, #19
 8014e66:	e01a      	b.n	8014e9e <RestoreCtxs+0x116>
    }

    if( LoRaMacClassBRestoreNvmCtx( contexts->ClassBNvmCtx ) != true )
 8014e68:	687b      	ldr	r3, [r7, #4]
 8014e6a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8014e6c:	4618      	mov	r0, r3
 8014e6e:	f001 fe7e 	bl	8016b6e <LoRaMacClassBRestoreNvmCtx>
 8014e72:	4603      	mov	r3, r0
 8014e74:	f083 0301 	eor.w	r3, r3, #1
 8014e78:	b2db      	uxtb	r3, r3
 8014e7a:	2b00      	cmp	r3, #0
 8014e7c:	d001      	beq.n	8014e82 <RestoreCtxs+0xfa>
    {
        return LORAMAC_STATUS_CLASS_B_ERROR;
 8014e7e:	2314      	movs	r3, #20
 8014e80:	e00d      	b.n	8014e9e <RestoreCtxs+0x116>
    }

    if( LoRaMacConfirmQueueRestoreNvmCtx( contexts->ConfirmQueueNvmCtx ) != true )
 8014e82:	687b      	ldr	r3, [r7, #4]
 8014e84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8014e86:	4618      	mov	r0, r3
 8014e88:	f002 fb14 	bl	80174b4 <LoRaMacConfirmQueueRestoreNvmCtx>
 8014e8c:	4603      	mov	r3, r0
 8014e8e:	f083 0301 	eor.w	r3, r3, #1
 8014e92:	b2db      	uxtb	r3, r3
 8014e94:	2b00      	cmp	r3, #0
 8014e96:	d001      	beq.n	8014e9c <RestoreCtxs+0x114>
    {
        return LORAMAC_STATUS_CONFIRM_QUEUE_ERROR;
 8014e98:	2315      	movs	r3, #21
 8014e9a:	e000      	b.n	8014e9e <RestoreCtxs+0x116>
    }

    return LORAMAC_STATUS_OK;
 8014e9c:	2300      	movs	r3, #0
}
 8014e9e:	4618      	mov	r0, r3
 8014ea0:	3710      	adds	r7, #16
 8014ea2:	46bd      	mov	sp, r7
 8014ea4:	bd80      	pop	{r7, pc}
 8014ea6:	bf00      	nop
 8014ea8:	20000ac8 	.word	0x20000ac8
 8014eac:	20000f54 	.word	0x20000f54

08014eb0 <DetermineFrameType>:

static LoRaMacStatus_t DetermineFrameType( LoRaMacMessageData_t* macMsg, FType_t* fType )
{
 8014eb0:	b480      	push	{r7}
 8014eb2:	b083      	sub	sp, #12
 8014eb4:	af00      	add	r7, sp, #0
 8014eb6:	6078      	str	r0, [r7, #4]
 8014eb8:	6039      	str	r1, [r7, #0]
    if( ( macMsg == NULL ) || ( fType == NULL ) )
 8014eba:	687b      	ldr	r3, [r7, #4]
 8014ebc:	2b00      	cmp	r3, #0
 8014ebe:	d002      	beq.n	8014ec6 <DetermineFrameType+0x16>
 8014ec0:	683b      	ldr	r3, [r7, #0]
 8014ec2:	2b00      	cmp	r3, #0
 8014ec4:	d101      	bne.n	8014eca <DetermineFrameType+0x1a>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 8014ec6:	2303      	movs	r3, #3
 8014ec8:	e03b      	b.n	8014f42 <DetermineFrameType+0x92>
     * +-------+  +----------+------+-------+--------------+
     * |   D   |  |    = 0   |   -  |  > 0  |       X      |
     * +-------+  +----------+------+-------+--------------+
     */

    if( ( macMsg->FHDR.FCtrl.Bits.FOptsLen > 0 ) && ( macMsg->FPort > 0 ) )
 8014eca:	687b      	ldr	r3, [r7, #4]
 8014ecc:	7b1b      	ldrb	r3, [r3, #12]
 8014ece:	f003 030f 	and.w	r3, r3, #15
 8014ed2:	b2db      	uxtb	r3, r3
 8014ed4:	2b00      	cmp	r3, #0
 8014ed6:	d008      	beq.n	8014eea <DetermineFrameType+0x3a>
 8014ed8:	687b      	ldr	r3, [r7, #4]
 8014eda:	f893 3020 	ldrb.w	r3, [r3, #32]
 8014ede:	2b00      	cmp	r3, #0
 8014ee0:	d003      	beq.n	8014eea <DetermineFrameType+0x3a>
    {
        *fType = FRAME_TYPE_A;
 8014ee2:	683b      	ldr	r3, [r7, #0]
 8014ee4:	2200      	movs	r2, #0
 8014ee6:	701a      	strb	r2, [r3, #0]
 8014ee8:	e02a      	b.n	8014f40 <DetermineFrameType+0x90>
    }
    else if( macMsg->FRMPayloadSize == 0 )
 8014eea:	687b      	ldr	r3, [r7, #4]
 8014eec:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8014ef0:	2b00      	cmp	r3, #0
 8014ef2:	d103      	bne.n	8014efc <DetermineFrameType+0x4c>
    {
        *fType = FRAME_TYPE_B;
 8014ef4:	683b      	ldr	r3, [r7, #0]
 8014ef6:	2201      	movs	r2, #1
 8014ef8:	701a      	strb	r2, [r3, #0]
 8014efa:	e021      	b.n	8014f40 <DetermineFrameType+0x90>
    }
    else if( ( macMsg->FHDR.FCtrl.Bits.FOptsLen == 0 ) && ( macMsg->FPort == 0 ) )
 8014efc:	687b      	ldr	r3, [r7, #4]
 8014efe:	7b1b      	ldrb	r3, [r3, #12]
 8014f00:	f003 030f 	and.w	r3, r3, #15
 8014f04:	b2db      	uxtb	r3, r3
 8014f06:	2b00      	cmp	r3, #0
 8014f08:	d108      	bne.n	8014f1c <DetermineFrameType+0x6c>
 8014f0a:	687b      	ldr	r3, [r7, #4]
 8014f0c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8014f10:	2b00      	cmp	r3, #0
 8014f12:	d103      	bne.n	8014f1c <DetermineFrameType+0x6c>
    {
        *fType = FRAME_TYPE_C;
 8014f14:	683b      	ldr	r3, [r7, #0]
 8014f16:	2202      	movs	r2, #2
 8014f18:	701a      	strb	r2, [r3, #0]
 8014f1a:	e011      	b.n	8014f40 <DetermineFrameType+0x90>
    }
    else if( ( macMsg->FHDR.FCtrl.Bits.FOptsLen == 0 ) && ( macMsg->FPort > 0 ) )
 8014f1c:	687b      	ldr	r3, [r7, #4]
 8014f1e:	7b1b      	ldrb	r3, [r3, #12]
 8014f20:	f003 030f 	and.w	r3, r3, #15
 8014f24:	b2db      	uxtb	r3, r3
 8014f26:	2b00      	cmp	r3, #0
 8014f28:	d108      	bne.n	8014f3c <DetermineFrameType+0x8c>
 8014f2a:	687b      	ldr	r3, [r7, #4]
 8014f2c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8014f30:	2b00      	cmp	r3, #0
 8014f32:	d003      	beq.n	8014f3c <DetermineFrameType+0x8c>
    {
        *fType = FRAME_TYPE_D;
 8014f34:	683b      	ldr	r3, [r7, #0]
 8014f36:	2203      	movs	r2, #3
 8014f38:	701a      	strb	r2, [r3, #0]
 8014f3a:	e001      	b.n	8014f40 <DetermineFrameType+0x90>
    }
    else
    {
        // Should never happen.
        return LORAMAC_STATUS_ERROR;
 8014f3c:	2317      	movs	r3, #23
 8014f3e:	e000      	b.n	8014f42 <DetermineFrameType+0x92>
    }

    return LORAMAC_STATUS_OK;
 8014f40:	2300      	movs	r3, #0
}
 8014f42:	4618      	mov	r0, r3
 8014f44:	370c      	adds	r7, #12
 8014f46:	46bd      	mov	sp, r7
 8014f48:	bc80      	pop	{r7}
 8014f4a:	4770      	bx	lr

08014f4c <CheckRetransUnconfirmedUplink>:

static bool CheckRetransUnconfirmedUplink( void )
{
 8014f4c:	b480      	push	{r7}
 8014f4e:	af00      	add	r7, sp, #0
    // Unconfirmed uplink, when all retransmissions are done.
    if( MacCtx.ChannelsNbTransCounter >=
 8014f50:	4b14      	ldr	r3, [pc, #80]	; (8014fa4 <CheckRetransUnconfirmedUplink+0x58>)
 8014f52:	f893 2410 	ldrb.w	r2, [r3, #1040]	; 0x410
        MacCtx.NvmCtx->MacParams.ChannelsNbTrans )
 8014f56:	4b13      	ldr	r3, [pc, #76]	; (8014fa4 <CheckRetransUnconfirmedUplink+0x58>)
 8014f58:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8014f5c:	f893 30a4 	ldrb.w	r3, [r3, #164]	; 0xa4
    if( MacCtx.ChannelsNbTransCounter >=
 8014f60:	429a      	cmp	r2, r3
 8014f62:	d301      	bcc.n	8014f68 <CheckRetransUnconfirmedUplink+0x1c>
    {
        return true;
 8014f64:	2301      	movs	r3, #1
 8014f66:	e018      	b.n	8014f9a <CheckRetransUnconfirmedUplink+0x4e>
    }
    else if( MacCtx.MacFlags.Bits.McpsInd == 1 )
 8014f68:	4b0e      	ldr	r3, [pc, #56]	; (8014fa4 <CheckRetransUnconfirmedUplink+0x58>)
 8014f6a:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 8014f6e:	f003 0302 	and.w	r3, r3, #2
 8014f72:	b2db      	uxtb	r3, r3
 8014f74:	2b00      	cmp	r3, #0
 8014f76:	d00f      	beq.n	8014f98 <CheckRetransUnconfirmedUplink+0x4c>
    {
        // For Class A stop in each case
        if( MacCtx.NvmCtx->DeviceClass == CLASS_A )
 8014f78:	4b0a      	ldr	r3, [pc, #40]	; (8014fa4 <CheckRetransUnconfirmedUplink+0x58>)
 8014f7a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8014f7e:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8014f82:	2b00      	cmp	r3, #0
 8014f84:	d101      	bne.n	8014f8a <CheckRetransUnconfirmedUplink+0x3e>
        {
            return true;
 8014f86:	2301      	movs	r3, #1
 8014f88:	e007      	b.n	8014f9a <CheckRetransUnconfirmedUplink+0x4e>
        }
        else
        {// For Class B & C stop only if the frame was received in RX1 window
            if( MacCtx.McpsIndication.RxSlot == RX_SLOT_WIN_1 )
 8014f8a:	4b06      	ldr	r3, [pc, #24]	; (8014fa4 <CheckRetransUnconfirmedUplink+0x58>)
 8014f8c:	f893 342d 	ldrb.w	r3, [r3, #1069]	; 0x42d
 8014f90:	2b00      	cmp	r3, #0
 8014f92:	d101      	bne.n	8014f98 <CheckRetransUnconfirmedUplink+0x4c>
            {
                return true;
 8014f94:	2301      	movs	r3, #1
 8014f96:	e000      	b.n	8014f9a <CheckRetransUnconfirmedUplink+0x4e>
            }
        }
    }
    return false;
 8014f98:	2300      	movs	r3, #0
}
 8014f9a:	4618      	mov	r0, r3
 8014f9c:	46bd      	mov	sp, r7
 8014f9e:	bc80      	pop	{r7}
 8014fa0:	4770      	bx	lr
 8014fa2:	bf00      	nop
 8014fa4:	20000ac8 	.word	0x20000ac8

08014fa8 <CheckRetransConfirmedUplink>:

static bool CheckRetransConfirmedUplink( void )
{
 8014fa8:	b480      	push	{r7}
 8014faa:	af00      	add	r7, sp, #0
    // Confirmed uplink, when all retransmissions ( tries to get a ack ) are done.
    if( MacCtx.AckTimeoutRetriesCounter >=
 8014fac:	4b0e      	ldr	r3, [pc, #56]	; (8014fe8 <CheckRetransConfirmedUplink+0x40>)
 8014fae:	f893 2412 	ldrb.w	r2, [r3, #1042]	; 0x412
        MacCtx.AckTimeoutRetries )
 8014fb2:	4b0d      	ldr	r3, [pc, #52]	; (8014fe8 <CheckRetransConfirmedUplink+0x40>)
 8014fb4:	f893 3411 	ldrb.w	r3, [r3, #1041]	; 0x411
    if( MacCtx.AckTimeoutRetriesCounter >=
 8014fb8:	429a      	cmp	r2, r3
 8014fba:	d301      	bcc.n	8014fc0 <CheckRetransConfirmedUplink+0x18>
    {
        return true;
 8014fbc:	2301      	movs	r3, #1
 8014fbe:	e00f      	b.n	8014fe0 <CheckRetransConfirmedUplink+0x38>
    }
    else if( MacCtx.MacFlags.Bits.McpsInd == 1 )
 8014fc0:	4b09      	ldr	r3, [pc, #36]	; (8014fe8 <CheckRetransConfirmedUplink+0x40>)
 8014fc2:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 8014fc6:	f003 0302 	and.w	r3, r3, #2
 8014fca:	b2db      	uxtb	r3, r3
 8014fcc:	2b00      	cmp	r3, #0
 8014fce:	d006      	beq.n	8014fde <CheckRetransConfirmedUplink+0x36>
    {
        if( MacCtx.McpsConfirm.AckReceived == true )
 8014fd0:	4b05      	ldr	r3, [pc, #20]	; (8014fe8 <CheckRetransConfirmedUplink+0x40>)
 8014fd2:	f893 3440 	ldrb.w	r3, [r3, #1088]	; 0x440
 8014fd6:	2b00      	cmp	r3, #0
 8014fd8:	d001      	beq.n	8014fde <CheckRetransConfirmedUplink+0x36>
        {
            return true;
 8014fda:	2301      	movs	r3, #1
 8014fdc:	e000      	b.n	8014fe0 <CheckRetransConfirmedUplink+0x38>
        }
    }
    return false;
 8014fde:	2300      	movs	r3, #0
}
 8014fe0:	4618      	mov	r0, r3
 8014fe2:	46bd      	mov	sp, r7
 8014fe4:	bc80      	pop	{r7}
 8014fe6:	4770      	bx	lr
 8014fe8:	20000ac8 	.word	0x20000ac8

08014fec <StopRetransmission>:

static bool StopRetransmission( void )
{
 8014fec:	b480      	push	{r7}
 8014fee:	af00      	add	r7, sp, #0
    if( ( MacCtx.MacFlags.Bits.McpsInd == 0 ) ||
 8014ff0:	4b1c      	ldr	r3, [pc, #112]	; (8015064 <StopRetransmission+0x78>)
 8014ff2:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 8014ff6:	f003 0302 	and.w	r3, r3, #2
 8014ffa:	b2db      	uxtb	r3, r3
 8014ffc:	2b00      	cmp	r3, #0
 8014ffe:	d009      	beq.n	8015014 <StopRetransmission+0x28>
        ( ( MacCtx.McpsIndication.RxSlot != RX_SLOT_WIN_1 ) &&
 8015000:	4b18      	ldr	r3, [pc, #96]	; (8015064 <StopRetransmission+0x78>)
 8015002:	f893 342d 	ldrb.w	r3, [r3, #1069]	; 0x42d
    if( ( MacCtx.MacFlags.Bits.McpsInd == 0 ) ||
 8015006:	2b00      	cmp	r3, #0
 8015008:	d013      	beq.n	8015032 <StopRetransmission+0x46>
          ( MacCtx.McpsIndication.RxSlot != RX_SLOT_WIN_2 ) ) )
 801500a:	4b16      	ldr	r3, [pc, #88]	; (8015064 <StopRetransmission+0x78>)
 801500c:	f893 342d 	ldrb.w	r3, [r3, #1069]	; 0x42d
        ( ( MacCtx.McpsIndication.RxSlot != RX_SLOT_WIN_1 ) &&
 8015010:	2b01      	cmp	r3, #1
 8015012:	d00e      	beq.n	8015032 <StopRetransmission+0x46>
    {   // Maximum repetitions without downlink. Increase ADR Ack counter.
        // Only process the case when the MAC did not receive a downlink.
        if( MacCtx.NvmCtx->AdrCtrlOn == true )
 8015014:	4b13      	ldr	r3, [pc, #76]	; (8015064 <StopRetransmission+0x78>)
 8015016:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801501a:	f893 307e 	ldrb.w	r3, [r3, #126]	; 0x7e
 801501e:	2b00      	cmp	r3, #0
 8015020:	d007      	beq.n	8015032 <StopRetransmission+0x46>
        {
            MacCtx.NvmCtx->AdrAckCounter++;
 8015022:	4b10      	ldr	r3, [pc, #64]	; (8015064 <StopRetransmission+0x78>)
 8015024:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015028:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 801502c:	3201      	adds	r2, #1
 801502e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        }
    }

    MacCtx.ChannelsNbTransCounter = 0;
 8015032:	4b0c      	ldr	r3, [pc, #48]	; (8015064 <StopRetransmission+0x78>)
 8015034:	2200      	movs	r2, #0
 8015036:	f883 2410 	strb.w	r2, [r3, #1040]	; 0x410
    MacCtx.NodeAckRequested = false;
 801503a:	4b0a      	ldr	r3, [pc, #40]	; (8015064 <StopRetransmission+0x78>)
 801503c:	2200      	movs	r2, #0
 801503e:	f883 2414 	strb.w	r2, [r3, #1044]	; 0x414
    MacCtx.AckTimeoutRetry = false;
 8015042:	4b08      	ldr	r3, [pc, #32]	; (8015064 <StopRetransmission+0x78>)
 8015044:	2200      	movs	r2, #0
 8015046:	f883 2413 	strb.w	r2, [r3, #1043]	; 0x413
    MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
 801504a:	4b06      	ldr	r3, [pc, #24]	; (8015064 <StopRetransmission+0x78>)
 801504c:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 8015050:	f023 0302 	bic.w	r3, r3, #2
 8015054:	4a03      	ldr	r2, [pc, #12]	; (8015064 <StopRetransmission+0x78>)
 8015056:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340

    return true;
 801505a:	2301      	movs	r3, #1
}
 801505c:	4618      	mov	r0, r3
 801505e:	46bd      	mov	sp, r7
 8015060:	bc80      	pop	{r7}
 8015062:	4770      	bx	lr
 8015064:	20000ac8 	.word	0x20000ac8

08015068 <AckTimeoutRetriesProcess>:

static void AckTimeoutRetriesProcess( void )
{
 8015068:	b580      	push	{r7, lr}
 801506a:	b084      	sub	sp, #16
 801506c:	af00      	add	r7, sp, #0
    if( MacCtx.AckTimeoutRetriesCounter < MacCtx.AckTimeoutRetries )
 801506e:	4b1e      	ldr	r3, [pc, #120]	; (80150e8 <AckTimeoutRetriesProcess+0x80>)
 8015070:	f893 2412 	ldrb.w	r2, [r3, #1042]	; 0x412
 8015074:	4b1c      	ldr	r3, [pc, #112]	; (80150e8 <AckTimeoutRetriesProcess+0x80>)
 8015076:	f893 3411 	ldrb.w	r3, [r3, #1041]	; 0x411
 801507a:	429a      	cmp	r2, r3
 801507c:	d230      	bcs.n	80150e0 <AckTimeoutRetriesProcess+0x78>
    {
        MacCtx.AckTimeoutRetriesCounter++;
 801507e:	4b1a      	ldr	r3, [pc, #104]	; (80150e8 <AckTimeoutRetriesProcess+0x80>)
 8015080:	f893 3412 	ldrb.w	r3, [r3, #1042]	; 0x412
 8015084:	3301      	adds	r3, #1
 8015086:	b2da      	uxtb	r2, r3
 8015088:	4b17      	ldr	r3, [pc, #92]	; (80150e8 <AckTimeoutRetriesProcess+0x80>)
 801508a:	f883 2412 	strb.w	r2, [r3, #1042]	; 0x412
        if( ( MacCtx.AckTimeoutRetriesCounter % 2 ) == 1 )
 801508e:	4b16      	ldr	r3, [pc, #88]	; (80150e8 <AckTimeoutRetriesProcess+0x80>)
 8015090:	f893 3412 	ldrb.w	r3, [r3, #1042]	; 0x412
 8015094:	f003 0301 	and.w	r3, r3, #1
 8015098:	b2db      	uxtb	r3, r3
 801509a:	2b00      	cmp	r3, #0
 801509c:	d020      	beq.n	80150e0 <AckTimeoutRetriesProcess+0x78>
        {
            GetPhyParams_t getPhy;
            PhyParam_t phyParam;

            getPhy.Attribute = PHY_NEXT_LOWER_TX_DR;
 801509e:	2322      	movs	r3, #34	; 0x22
 80150a0:	723b      	strb	r3, [r7, #8]
            getPhy.UplinkDwellTime = MacCtx.NvmCtx->MacParams.UplinkDwellTime;
 80150a2:	4b11      	ldr	r3, [pc, #68]	; (80150e8 <AckTimeoutRetriesProcess+0x80>)
 80150a4:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80150a8:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 80150ac:	72bb      	strb	r3, [r7, #10]
            getPhy.Datarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 80150ae:	4b0e      	ldr	r3, [pc, #56]	; (80150e8 <AckTimeoutRetriesProcess+0x80>)
 80150b0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80150b4:	f993 3085 	ldrsb.w	r3, [r3, #133]	; 0x85
 80150b8:	727b      	strb	r3, [r7, #9]
            phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 80150ba:	4b0b      	ldr	r3, [pc, #44]	; (80150e8 <AckTimeoutRetriesProcess+0x80>)
 80150bc:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80150c0:	781b      	ldrb	r3, [r3, #0]
 80150c2:	f107 0208 	add.w	r2, r7, #8
 80150c6:	4611      	mov	r1, r2
 80150c8:	4618      	mov	r0, r3
 80150ca:	f003 fd5a 	bl	8018b82 <RegionGetPhyParam>
 80150ce:	4603      	mov	r3, r0
 80150d0:	607b      	str	r3, [r7, #4]
            MacCtx.NvmCtx->MacParams.ChannelsDatarate = phyParam.Value;
 80150d2:	687a      	ldr	r2, [r7, #4]
 80150d4:	4b04      	ldr	r3, [pc, #16]	; (80150e8 <AckTimeoutRetriesProcess+0x80>)
 80150d6:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80150da:	b252      	sxtb	r2, r2
 80150dc:	f883 2085 	strb.w	r2, [r3, #133]	; 0x85
        }
    }
}
 80150e0:	bf00      	nop
 80150e2:	3710      	adds	r7, #16
 80150e4:	46bd      	mov	sp, r7
 80150e6:	bd80      	pop	{r7, pc}
 80150e8:	20000ac8 	.word	0x20000ac8

080150ec <AckTimeoutRetriesFinalize>:

static void AckTimeoutRetriesFinalize( void )
{
 80150ec:	b580      	push	{r7, lr}
 80150ee:	b082      	sub	sp, #8
 80150f0:	af00      	add	r7, sp, #0
    if( MacCtx.McpsConfirm.AckReceived == false )
 80150f2:	4b14      	ldr	r3, [pc, #80]	; (8015144 <AckTimeoutRetriesFinalize+0x58>)
 80150f4:	f893 3440 	ldrb.w	r3, [r3, #1088]	; 0x440
 80150f8:	f083 0301 	eor.w	r3, r3, #1
 80150fc:	b2db      	uxtb	r3, r3
 80150fe:	2b00      	cmp	r3, #0
 8015100:	d015      	beq.n	801512e <AckTimeoutRetriesFinalize+0x42>
    {
        InitDefaultsParams_t params;
        params.Type = INIT_TYPE_ACTIVATE_DEFAULT_CHANNELS;
 8015102:	2302      	movs	r3, #2
 8015104:	713b      	strb	r3, [r7, #4]
        params.NvmCtx = Contexts.RegionNvmCtx;
 8015106:	4b10      	ldr	r3, [pc, #64]	; (8015148 <AckTimeoutRetriesFinalize+0x5c>)
 8015108:	689b      	ldr	r3, [r3, #8]
 801510a:	603b      	str	r3, [r7, #0]
        RegionInitDefaults( MacCtx.NvmCtx->Region, &params );
 801510c:	4b0d      	ldr	r3, [pc, #52]	; (8015144 <AckTimeoutRetriesFinalize+0x58>)
 801510e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015112:	781b      	ldrb	r3, [r3, #0]
 8015114:	463a      	mov	r2, r7
 8015116:	4611      	mov	r1, r2
 8015118:	4618      	mov	r0, r3
 801511a:	f003 fd6b 	bl	8018bf4 <RegionInitDefaults>

        MacCtx.NodeAckRequested = false;
 801511e:	4b09      	ldr	r3, [pc, #36]	; (8015144 <AckTimeoutRetriesFinalize+0x58>)
 8015120:	2200      	movs	r2, #0
 8015122:	f883 2414 	strb.w	r2, [r3, #1044]	; 0x414
        MacCtx.McpsConfirm.AckReceived = false;
 8015126:	4b07      	ldr	r3, [pc, #28]	; (8015144 <AckTimeoutRetriesFinalize+0x58>)
 8015128:	2200      	movs	r2, #0
 801512a:	f883 2440 	strb.w	r2, [r3, #1088]	; 0x440
    }
    MacCtx.McpsConfirm.NbRetries = MacCtx.AckTimeoutRetriesCounter;
 801512e:	4b05      	ldr	r3, [pc, #20]	; (8015144 <AckTimeoutRetriesFinalize+0x58>)
 8015130:	f893 2412 	ldrb.w	r2, [r3, #1042]	; 0x412
 8015134:	4b03      	ldr	r3, [pc, #12]	; (8015144 <AckTimeoutRetriesFinalize+0x58>)
 8015136:	f883 2441 	strb.w	r2, [r3, #1089]	; 0x441
}
 801513a:	bf00      	nop
 801513c:	3708      	adds	r7, #8
 801513e:	46bd      	mov	sp, r7
 8015140:	bd80      	pop	{r7, pc}
 8015142:	bf00      	nop
 8015144:	20000ac8 	.word	0x20000ac8
 8015148:	200010c0 	.word	0x200010c0

0801514c <CallNvmCtxCallback>:

static void CallNvmCtxCallback( LoRaMacNvmCtxModule_t module )
{
 801514c:	b580      	push	{r7, lr}
 801514e:	b082      	sub	sp, #8
 8015150:	af00      	add	r7, sp, #0
 8015152:	4603      	mov	r3, r0
 8015154:	71fb      	strb	r3, [r7, #7]
    if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->NvmContextChange != NULL ) )
 8015156:	4b0b      	ldr	r3, [pc, #44]	; (8015184 <CallNvmCtxCallback+0x38>)
 8015158:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 801515c:	2b00      	cmp	r3, #0
 801515e:	d00c      	beq.n	801517a <CallNvmCtxCallback+0x2e>
 8015160:	4b08      	ldr	r3, [pc, #32]	; (8015184 <CallNvmCtxCallback+0x38>)
 8015162:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 8015166:	689b      	ldr	r3, [r3, #8]
 8015168:	2b00      	cmp	r3, #0
 801516a:	d006      	beq.n	801517a <CallNvmCtxCallback+0x2e>
    {
        MacCtx.MacCallbacks->NvmContextChange( module );
 801516c:	4b05      	ldr	r3, [pc, #20]	; (8015184 <CallNvmCtxCallback+0x38>)
 801516e:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 8015172:	689b      	ldr	r3, [r3, #8]
 8015174:	79fa      	ldrb	r2, [r7, #7]
 8015176:	4610      	mov	r0, r2
 8015178:	4798      	blx	r3
    }
}
 801517a:	bf00      	nop
 801517c:	3708      	adds	r7, #8
 801517e:	46bd      	mov	sp, r7
 8015180:	bd80      	pop	{r7, pc}
 8015182:	bf00      	nop
 8015184:	20000ac8 	.word	0x20000ac8

08015188 <EventMacNvmCtxChanged>:

static void EventMacNvmCtxChanged( void )
{
 8015188:	b580      	push	{r7, lr}
 801518a:	af00      	add	r7, sp, #0
    CallNvmCtxCallback( LORAMAC_NVMCTXMODULE_MAC );
 801518c:	2000      	movs	r0, #0
 801518e:	f7ff ffdd 	bl	801514c <CallNvmCtxCallback>
}
 8015192:	bf00      	nop
 8015194:	bd80      	pop	{r7, pc}

08015196 <EventRegionNvmCtxChanged>:

static void EventRegionNvmCtxChanged( void )
{
 8015196:	b580      	push	{r7, lr}
 8015198:	af00      	add	r7, sp, #0
    CallNvmCtxCallback( LORAMAC_NVMCTXMODULE_REGION );
 801519a:	2001      	movs	r0, #1
 801519c:	f7ff ffd6 	bl	801514c <CallNvmCtxCallback>
}
 80151a0:	bf00      	nop
 80151a2:	bd80      	pop	{r7, pc}

080151a4 <EventCryptoNvmCtxChanged>:

static void EventCryptoNvmCtxChanged( void )
{
 80151a4:	b580      	push	{r7, lr}
 80151a6:	af00      	add	r7, sp, #0
    CallNvmCtxCallback( LORAMAC_NVMCTXMODULE_CRYPTO );
 80151a8:	2002      	movs	r0, #2
 80151aa:	f7ff ffcf 	bl	801514c <CallNvmCtxCallback>
}
 80151ae:	bf00      	nop
 80151b0:	bd80      	pop	{r7, pc}

080151b2 <EventSecureElementNvmCtxChanged>:

static void EventSecureElementNvmCtxChanged( void )
{
 80151b2:	b580      	push	{r7, lr}
 80151b4:	af00      	add	r7, sp, #0
    CallNvmCtxCallback( LORAMAC_NVMCTXMODULE_SECURE_ELEMENT );
 80151b6:	2003      	movs	r0, #3
 80151b8:	f7ff ffc8 	bl	801514c <CallNvmCtxCallback>
}
 80151bc:	bf00      	nop
 80151be:	bd80      	pop	{r7, pc}

080151c0 <EventCommandsNvmCtxChanged>:

static void EventCommandsNvmCtxChanged( void )
{
 80151c0:	b580      	push	{r7, lr}
 80151c2:	af00      	add	r7, sp, #0
    CallNvmCtxCallback( LORAMAC_NVMCTXMODULE_COMMANDS );
 80151c4:	2004      	movs	r0, #4
 80151c6:	f7ff ffc1 	bl	801514c <CallNvmCtxCallback>
}
 80151ca:	bf00      	nop
 80151cc:	bd80      	pop	{r7, pc}

080151ce <EventClassBNvmCtxChanged>:

static void EventClassBNvmCtxChanged( void )
{
 80151ce:	b580      	push	{r7, lr}
 80151d0:	af00      	add	r7, sp, #0
    CallNvmCtxCallback( LORAMAC_NVMCTXMODULE_CLASS_B );
 80151d2:	2005      	movs	r0, #5
 80151d4:	f7ff ffba 	bl	801514c <CallNvmCtxCallback>
}
 80151d8:	bf00      	nop
 80151da:	bd80      	pop	{r7, pc}

080151dc <EventConfirmQueueNvmCtxChanged>:

static void EventConfirmQueueNvmCtxChanged( void )
{
 80151dc:	b580      	push	{r7, lr}
 80151de:	af00      	add	r7, sp, #0
    CallNvmCtxCallback( LORAMAC_NVMCTXMODULE_CONFIRM_QUEUE );
 80151e0:	2006      	movs	r0, #6
 80151e2:	f7ff ffb3 	bl	801514c <CallNvmCtxCallback>
}
 80151e6:	bf00      	nop
 80151e8:	bd80      	pop	{r7, pc}
	...

080151ec <IsRequestPending>:

static uint8_t IsRequestPending( void )
{
 80151ec:	b480      	push	{r7}
 80151ee:	af00      	add	r7, sp, #0
    if( ( MacCtx.MacFlags.Bits.MlmeReq == 1 ) ||
 80151f0:	4b0b      	ldr	r3, [pc, #44]	; (8015220 <IsRequestPending+0x34>)
 80151f2:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 80151f6:	f003 0304 	and.w	r3, r3, #4
 80151fa:	b2db      	uxtb	r3, r3
 80151fc:	2b00      	cmp	r3, #0
 80151fe:	d107      	bne.n	8015210 <IsRequestPending+0x24>
        ( MacCtx.MacFlags.Bits.McpsReq == 1 ) )
 8015200:	4b07      	ldr	r3, [pc, #28]	; (8015220 <IsRequestPending+0x34>)
 8015202:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 8015206:	f003 0301 	and.w	r3, r3, #1
 801520a:	b2db      	uxtb	r3, r3
    if( ( MacCtx.MacFlags.Bits.MlmeReq == 1 ) ||
 801520c:	2b00      	cmp	r3, #0
 801520e:	d001      	beq.n	8015214 <IsRequestPending+0x28>
    {
        return 1;
 8015210:	2301      	movs	r3, #1
 8015212:	e000      	b.n	8015216 <IsRequestPending+0x2a>
    }
    return 0;
 8015214:	2300      	movs	r3, #0
}
 8015216:	4618      	mov	r0, r3
 8015218:	46bd      	mov	sp, r7
 801521a:	bc80      	pop	{r7}
 801521c:	4770      	bx	lr
 801521e:	bf00      	nop
 8015220:	20000ac8 	.word	0x20000ac8

08015224 <LoRaMacIsBusy>:

/* Exported functions ---------------------------------------------------------*/
bool LoRaMacIsBusy( void )
{
 8015224:	b480      	push	{r7}
 8015226:	af00      	add	r7, sp, #0
    if( ( MacCtx.MacState == LORAMAC_IDLE ) &&
 8015228:	4b08      	ldr	r3, [pc, #32]	; (801524c <LoRaMacIsBusy+0x28>)
 801522a:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 801522e:	2b00      	cmp	r3, #0
 8015230:	d106      	bne.n	8015240 <LoRaMacIsBusy+0x1c>
        ( MacCtx.AllowRequests == LORAMAC_REQUEST_HANDLING_ON ) )
 8015232:	4b06      	ldr	r3, [pc, #24]	; (801524c <LoRaMacIsBusy+0x28>)
 8015234:	f893 3482 	ldrb.w	r3, [r3, #1154]	; 0x482
    if( ( MacCtx.MacState == LORAMAC_IDLE ) &&
 8015238:	2b01      	cmp	r3, #1
 801523a:	d101      	bne.n	8015240 <LoRaMacIsBusy+0x1c>
    {
        return false;
 801523c:	2300      	movs	r3, #0
 801523e:	e000      	b.n	8015242 <LoRaMacIsBusy+0x1e>
    }
    return true;
 8015240:	2301      	movs	r3, #1
}
 8015242:	4618      	mov	r0, r3
 8015244:	46bd      	mov	sp, r7
 8015246:	bc80      	pop	{r7}
 8015248:	4770      	bx	lr
 801524a:	bf00      	nop
 801524c:	20000ac8 	.word	0x20000ac8

08015250 <LoRaMacProcess>:

void LoRaMacProcess( void )
{
 8015250:	b580      	push	{r7, lr}
 8015252:	b082      	sub	sp, #8
 8015254:	af00      	add	r7, sp, #0
    uint8_t noTx = 0x00;
 8015256:	2300      	movs	r3, #0
 8015258:	71fb      	strb	r3, [r7, #7]

    LoRaMacHandleIrqEvents( );
 801525a:	f7fd fc87 	bl	8012b6c <LoRaMacHandleIrqEvents>
    LoRaMacClassBProcess( );
 801525e:	f001 fd79 	bl	8016d54 <LoRaMacClassBProcess>

    // MAC proceeded a state and is ready to check
    if( MacCtx.MacFlags.Bits.MacDone == 1 )
 8015262:	4b1a      	ldr	r3, [pc, #104]	; (80152cc <LoRaMacProcess+0x7c>)
 8015264:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 8015268:	f003 0320 	and.w	r3, r3, #32
 801526c:	b2db      	uxtb	r3, r3
 801526e:	2b00      	cmp	r3, #0
 8015270:	d01e      	beq.n	80152b0 <LoRaMacProcess+0x60>
    {
        LoRaMacEnableRequests( LORAMAC_REQUEST_HANDLING_OFF );
 8015272:	2000      	movs	r0, #0
 8015274:	f7fd fcc2 	bl	8012bfc <LoRaMacEnableRequests>
        LoRaMacCheckForRxAbort( );
 8015278:	f7fd fe70 	bl	8012f5c <LoRaMacCheckForRxAbort>

        // An error occurs during transmitting
        if( IsRequestPending( ) > 0 )
 801527c:	f7ff ffb6 	bl	80151ec <IsRequestPending>
 8015280:	4603      	mov	r3, r0
 8015282:	2b00      	cmp	r3, #0
 8015284:	d006      	beq.n	8015294 <LoRaMacProcess+0x44>
        {
            noTx |= LoRaMacCheckForBeaconAcquisition( );
 8015286:	f7fd fe41 	bl	8012f0c <LoRaMacCheckForBeaconAcquisition>
 801528a:	4603      	mov	r3, r0
 801528c:	461a      	mov	r2, r3
 801528e:	79fb      	ldrb	r3, [r7, #7]
 8015290:	4313      	orrs	r3, r2
 8015292:	71fb      	strb	r3, [r7, #7]
        }

        if( noTx == 0x00 )
 8015294:	79fb      	ldrb	r3, [r7, #7]
 8015296:	2b00      	cmp	r3, #0
 8015298:	d103      	bne.n	80152a2 <LoRaMacProcess+0x52>
        {
            LoRaMacHandleMlmeRequest( );
 801529a:	f7fd fdfb 	bl	8012e94 <LoRaMacHandleMlmeRequest>
            LoRaMacHandleMcpsRequest( );
 801529e:	f7fd fd8b 	bl	8012db8 <LoRaMacHandleMcpsRequest>
        }
        LoRaMacHandleRequestEvents( );
 80152a2:	f7fd fcbb 	bl	8012c1c <LoRaMacHandleRequestEvents>
        LoRaMacHandleScheduleUplinkEvent( );
 80152a6:	f7fd fd1b 	bl	8012ce0 <LoRaMacHandleScheduleUplinkEvent>
        LoRaMacEnableRequests( LORAMAC_REQUEST_HANDLING_ON );
 80152aa:	2001      	movs	r0, #1
 80152ac:	f7fd fca6 	bl	8012bfc <LoRaMacEnableRequests>
    }
    LoRaMacHandleIndicationEvents( );
 80152b0:	f7fd fd30 	bl	8012d14 <LoRaMacHandleIndicationEvents>
    if( MacCtx.RxSlot == RX_SLOT_WIN_CLASS_C )
 80152b4:	4b05      	ldr	r3, [pc, #20]	; (80152cc <LoRaMacProcess+0x7c>)
 80152b6:	f893 3480 	ldrb.w	r3, [r3, #1152]	; 0x480
 80152ba:	2b02      	cmp	r3, #2
 80152bc:	d101      	bne.n	80152c2 <LoRaMacProcess+0x72>
    {
        OpenContinuousRxCWindow( );
 80152be:	f7ff fa97 	bl	80147f0 <OpenContinuousRxCWindow>
    }
}
 80152c2:	bf00      	nop
 80152c4:	3708      	adds	r7, #8
 80152c6:	46bd      	mov	sp, r7
 80152c8:	bd80      	pop	{r7, pc}
 80152ca:	bf00      	nop
 80152cc:	20000ac8 	.word	0x20000ac8

080152d0 <LoRaMacInitialization>:

LoRaMacStatus_t LoRaMacInitialization( LoRaMacPrimitives_t* primitives, LoRaMacCallback_t* callbacks, LoRaMacRegion_t region )
{
 80152d0:	b590      	push	{r4, r7, lr}
 80152d2:	b099      	sub	sp, #100	; 0x64
 80152d4:	af02      	add	r7, sp, #8
 80152d6:	6178      	str	r0, [r7, #20]
 80152d8:	6139      	str	r1, [r7, #16]
 80152da:	4613      	mov	r3, r2
 80152dc:	73fb      	strb	r3, [r7, #15]
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    LoRaMacClassBCallback_t classBCallbacks;
    LoRaMacClassBParams_t classBParams;

    if( ( primitives == NULL ) ||
 80152de:	697b      	ldr	r3, [r7, #20]
 80152e0:	2b00      	cmp	r3, #0
 80152e2:	d002      	beq.n	80152ea <LoRaMacInitialization+0x1a>
 80152e4:	693b      	ldr	r3, [r7, #16]
 80152e6:	2b00      	cmp	r3, #0
 80152e8:	d101      	bne.n	80152ee <LoRaMacInitialization+0x1e>
        ( callbacks == NULL ) )
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 80152ea:	2303      	movs	r3, #3
 80152ec:	e30b      	b.n	8015906 <LoRaMacInitialization+0x636>
    }

    if( ( primitives->MacMcpsConfirm == NULL ) ||
 80152ee:	697b      	ldr	r3, [r7, #20]
 80152f0:	681b      	ldr	r3, [r3, #0]
 80152f2:	2b00      	cmp	r3, #0
 80152f4:	d00b      	beq.n	801530e <LoRaMacInitialization+0x3e>
        ( primitives->MacMcpsIndication == NULL ) ||
 80152f6:	697b      	ldr	r3, [r7, #20]
 80152f8:	685b      	ldr	r3, [r3, #4]
    if( ( primitives->MacMcpsConfirm == NULL ) ||
 80152fa:	2b00      	cmp	r3, #0
 80152fc:	d007      	beq.n	801530e <LoRaMacInitialization+0x3e>
        ( primitives->MacMlmeConfirm == NULL ) ||
 80152fe:	697b      	ldr	r3, [r7, #20]
 8015300:	689b      	ldr	r3, [r3, #8]
        ( primitives->MacMcpsIndication == NULL ) ||
 8015302:	2b00      	cmp	r3, #0
 8015304:	d003      	beq.n	801530e <LoRaMacInitialization+0x3e>
        ( primitives->MacMlmeIndication == NULL ) )
 8015306:	697b      	ldr	r3, [r7, #20]
 8015308:	68db      	ldr	r3, [r3, #12]
        ( primitives->MacMlmeConfirm == NULL ) ||
 801530a:	2b00      	cmp	r3, #0
 801530c:	d101      	bne.n	8015312 <LoRaMacInitialization+0x42>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 801530e:	2303      	movs	r3, #3
 8015310:	e2f9      	b.n	8015906 <LoRaMacInitialization+0x636>
    }
    // Verify if the region is supported
    if( RegionIsActive( region ) == false )
 8015312:	7bfb      	ldrb	r3, [r7, #15]
 8015314:	4618      	mov	r0, r3
 8015316:	f003 fc1f 	bl	8018b58 <RegionIsActive>
 801531a:	4603      	mov	r3, r0
 801531c:	f083 0301 	eor.w	r3, r3, #1
 8015320:	b2db      	uxtb	r3, r3
 8015322:	2b00      	cmp	r3, #0
 8015324:	d001      	beq.n	801532a <LoRaMacInitialization+0x5a>
    {
        return LORAMAC_STATUS_REGION_NOT_SUPPORTED;
 8015326:	2309      	movs	r3, #9
 8015328:	e2ed      	b.n	8015906 <LoRaMacInitialization+0x636>
    }

    // Confirm queue reset
    LoRaMacConfirmQueueInit( primitives, EventConfirmQueueNvmCtxChanged );
 801532a:	49c5      	ldr	r1, [pc, #788]	; (8015640 <LoRaMacInitialization+0x370>)
 801532c:	6978      	ldr	r0, [r7, #20]
 801532e:	f002 f891 	bl	8017454 <LoRaMacConfirmQueueInit>

    // Initialize the module context with zeros
    memset1( ( uint8_t* ) &NvmMacCtx, 0x00, sizeof( LoRaMacNvmCtx_t ) );
 8015332:	f44f 72b6 	mov.w	r2, #364	; 0x16c
 8015336:	2100      	movs	r1, #0
 8015338:	48c2      	ldr	r0, [pc, #776]	; (8015644 <LoRaMacInitialization+0x374>)
 801533a:	f007 f993 	bl	801c664 <memset1>
    memset1( ( uint8_t* ) &MacCtx, 0x00, sizeof( LoRaMacCtx_t ) );
 801533e:	f240 428c 	movw	r2, #1164	; 0x48c
 8015342:	2100      	movs	r1, #0
 8015344:	48c0      	ldr	r0, [pc, #768]	; (8015648 <LoRaMacInitialization+0x378>)
 8015346:	f007 f98d 	bl	801c664 <memset1>
    MacCtx.NvmCtx = &NvmMacCtx;
 801534a:	4bbf      	ldr	r3, [pc, #764]	; (8015648 <LoRaMacInitialization+0x378>)
 801534c:	4abd      	ldr	r2, [pc, #756]	; (8015644 <LoRaMacInitialization+0x374>)
 801534e:	f8c3 2484 	str.w	r2, [r3, #1156]	; 0x484

    // Set non zero variables to its default value
    MacCtx.AckTimeoutRetriesCounter = 1;
 8015352:	4bbd      	ldr	r3, [pc, #756]	; (8015648 <LoRaMacInitialization+0x378>)
 8015354:	2201      	movs	r2, #1
 8015356:	f883 2412 	strb.w	r2, [r3, #1042]	; 0x412
    MacCtx.AckTimeoutRetries = 1;
 801535a:	4bbb      	ldr	r3, [pc, #748]	; (8015648 <LoRaMacInitialization+0x378>)
 801535c:	2201      	movs	r2, #1
 801535e:	f883 2411 	strb.w	r2, [r3, #1041]	; 0x411
    MacCtx.NvmCtx->Region = region;
 8015362:	4bb9      	ldr	r3, [pc, #740]	; (8015648 <LoRaMacInitialization+0x378>)
 8015364:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015368:	7bfa      	ldrb	r2, [r7, #15]
 801536a:	701a      	strb	r2, [r3, #0]
    MacCtx.NvmCtx->DeviceClass = CLASS_A;
 801536c:	4bb6      	ldr	r3, [pc, #728]	; (8015648 <LoRaMacInitialization+0x378>)
 801536e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015372:	2200      	movs	r2, #0
 8015374:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c
    MacCtx.NvmCtx->RepeaterSupport = false;
 8015378:	4bb3      	ldr	r3, [pc, #716]	; (8015648 <LoRaMacInitialization+0x378>)
 801537a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801537e:	2200      	movs	r2, #0
 8015380:	f883 20ca 	strb.w	r2, [r3, #202]	; 0xca

    // Setup version
    MacCtx.NvmCtx->Version.Value = LORAMAC_VERSION;
 8015384:	4bb0      	ldr	r3, [pc, #704]	; (8015648 <LoRaMacInitialization+0x378>)
 8015386:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801538a:	4ab0      	ldr	r2, [pc, #704]	; (801564c <LoRaMacInitialization+0x37c>)
 801538c:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

    // Reset to defaults
    getPhy.Attribute = PHY_DUTY_CYCLE;
 8015390:	230f      	movs	r3, #15
 8015392:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 8015396:	4bac      	ldr	r3, [pc, #688]	; (8015648 <LoRaMacInitialization+0x378>)
 8015398:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801539c:	781b      	ldrb	r3, [r3, #0]
 801539e:	f107 0250 	add.w	r2, r7, #80	; 0x50
 80153a2:	4611      	mov	r1, r2
 80153a4:	4618      	mov	r0, r3
 80153a6:	f003 fbec 	bl	8018b82 <RegionGetPhyParam>
 80153aa:	4603      	mov	r3, r0
 80153ac:	64fb      	str	r3, [r7, #76]	; 0x4c
    MacCtx.NvmCtx->DutyCycleOn = ( bool ) phyParam.Value;
 80153ae:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80153b0:	4ba5      	ldr	r3, [pc, #660]	; (8015648 <LoRaMacInitialization+0x378>)
 80153b2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80153b6:	2a00      	cmp	r2, #0
 80153b8:	bf14      	ite	ne
 80153ba:	2201      	movne	r2, #1
 80153bc:	2200      	moveq	r2, #0
 80153be:	b2d2      	uxtb	r2, r2
 80153c0:	f883 20c9 	strb.w	r2, [r3, #201]	; 0xc9

    getPhy.Attribute = PHY_DEF_TX_POWER;
 80153c4:	230a      	movs	r3, #10
 80153c6:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 80153ca:	4b9f      	ldr	r3, [pc, #636]	; (8015648 <LoRaMacInitialization+0x378>)
 80153cc:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80153d0:	781b      	ldrb	r3, [r3, #0]
 80153d2:	f107 0250 	add.w	r2, r7, #80	; 0x50
 80153d6:	4611      	mov	r1, r2
 80153d8:	4618      	mov	r0, r3
 80153da:	f003 fbd2 	bl	8018b82 <RegionGetPhyParam>
 80153de:	4603      	mov	r3, r0
 80153e0:	64fb      	str	r3, [r7, #76]	; 0x4c
    MacCtx.NvmCtx->MacParamsDefaults.ChannelsTxPower = phyParam.Value;
 80153e2:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80153e4:	4b98      	ldr	r3, [pc, #608]	; (8015648 <LoRaMacInitialization+0x378>)
 80153e6:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80153ea:	b252      	sxtb	r2, r2
 80153ec:	711a      	strb	r2, [r3, #4]

    getPhy.Attribute = PHY_DEF_TX_DR;
 80153ee:	2306      	movs	r3, #6
 80153f0:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 80153f4:	4b94      	ldr	r3, [pc, #592]	; (8015648 <LoRaMacInitialization+0x378>)
 80153f6:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80153fa:	781b      	ldrb	r3, [r3, #0]
 80153fc:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8015400:	4611      	mov	r1, r2
 8015402:	4618      	mov	r0, r3
 8015404:	f003 fbbd 	bl	8018b82 <RegionGetPhyParam>
 8015408:	4603      	mov	r3, r0
 801540a:	64fb      	str	r3, [r7, #76]	; 0x4c
    MacCtx.NvmCtx->MacParamsDefaults.ChannelsDatarate = phyParam.Value;
 801540c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 801540e:	4b8e      	ldr	r3, [pc, #568]	; (8015648 <LoRaMacInitialization+0x378>)
 8015410:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015414:	b252      	sxtb	r2, r2
 8015416:	715a      	strb	r2, [r3, #5]

    getPhy.Attribute = PHY_MAX_RX_WINDOW;
 8015418:	2310      	movs	r3, #16
 801541a:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 801541e:	4b8a      	ldr	r3, [pc, #552]	; (8015648 <LoRaMacInitialization+0x378>)
 8015420:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015424:	781b      	ldrb	r3, [r3, #0]
 8015426:	f107 0250 	add.w	r2, r7, #80	; 0x50
 801542a:	4611      	mov	r1, r2
 801542c:	4618      	mov	r0, r3
 801542e:	f003 fba8 	bl	8018b82 <RegionGetPhyParam>
 8015432:	4603      	mov	r3, r0
 8015434:	64fb      	str	r3, [r7, #76]	; 0x4c
    MacCtx.NvmCtx->MacParamsDefaults.MaxRxWindow = phyParam.Value;
 8015436:	4b84      	ldr	r3, [pc, #528]	; (8015648 <LoRaMacInitialization+0x378>)
 8015438:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801543c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 801543e:	611a      	str	r2, [r3, #16]

    getPhy.Attribute = PHY_RECEIVE_DELAY1;
 8015440:	2311      	movs	r3, #17
 8015442:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 8015446:	4b80      	ldr	r3, [pc, #512]	; (8015648 <LoRaMacInitialization+0x378>)
 8015448:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801544c:	781b      	ldrb	r3, [r3, #0]
 801544e:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8015452:	4611      	mov	r1, r2
 8015454:	4618      	mov	r0, r3
 8015456:	f003 fb94 	bl	8018b82 <RegionGetPhyParam>
 801545a:	4603      	mov	r3, r0
 801545c:	64fb      	str	r3, [r7, #76]	; 0x4c
    MacCtx.NvmCtx->MacParamsDefaults.ReceiveDelay1 = phyParam.Value;
 801545e:	4b7a      	ldr	r3, [pc, #488]	; (8015648 <LoRaMacInitialization+0x378>)
 8015460:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015464:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8015466:	615a      	str	r2, [r3, #20]

    getPhy.Attribute = PHY_RECEIVE_DELAY2;
 8015468:	2312      	movs	r3, #18
 801546a:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 801546e:	4b76      	ldr	r3, [pc, #472]	; (8015648 <LoRaMacInitialization+0x378>)
 8015470:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015474:	781b      	ldrb	r3, [r3, #0]
 8015476:	f107 0250 	add.w	r2, r7, #80	; 0x50
 801547a:	4611      	mov	r1, r2
 801547c:	4618      	mov	r0, r3
 801547e:	f003 fb80 	bl	8018b82 <RegionGetPhyParam>
 8015482:	4603      	mov	r3, r0
 8015484:	64fb      	str	r3, [r7, #76]	; 0x4c
    MacCtx.NvmCtx->MacParamsDefaults.ReceiveDelay2 = phyParam.Value;
 8015486:	4b70      	ldr	r3, [pc, #448]	; (8015648 <LoRaMacInitialization+0x378>)
 8015488:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801548c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 801548e:	619a      	str	r2, [r3, #24]

    getPhy.Attribute = PHY_JOIN_ACCEPT_DELAY1;
 8015490:	2313      	movs	r3, #19
 8015492:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 8015496:	4b6c      	ldr	r3, [pc, #432]	; (8015648 <LoRaMacInitialization+0x378>)
 8015498:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801549c:	781b      	ldrb	r3, [r3, #0]
 801549e:	f107 0250 	add.w	r2, r7, #80	; 0x50
 80154a2:	4611      	mov	r1, r2
 80154a4:	4618      	mov	r0, r3
 80154a6:	f003 fb6c 	bl	8018b82 <RegionGetPhyParam>
 80154aa:	4603      	mov	r3, r0
 80154ac:	64fb      	str	r3, [r7, #76]	; 0x4c
    MacCtx.NvmCtx->MacParamsDefaults.JoinAcceptDelay1 = phyParam.Value;
 80154ae:	4b66      	ldr	r3, [pc, #408]	; (8015648 <LoRaMacInitialization+0x378>)
 80154b0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80154b4:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80154b6:	61da      	str	r2, [r3, #28]

    getPhy.Attribute = PHY_JOIN_ACCEPT_DELAY2;
 80154b8:	2314      	movs	r3, #20
 80154ba:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 80154be:	4b62      	ldr	r3, [pc, #392]	; (8015648 <LoRaMacInitialization+0x378>)
 80154c0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80154c4:	781b      	ldrb	r3, [r3, #0]
 80154c6:	f107 0250 	add.w	r2, r7, #80	; 0x50
 80154ca:	4611      	mov	r1, r2
 80154cc:	4618      	mov	r0, r3
 80154ce:	f003 fb58 	bl	8018b82 <RegionGetPhyParam>
 80154d2:	4603      	mov	r3, r0
 80154d4:	64fb      	str	r3, [r7, #76]	; 0x4c
    MacCtx.NvmCtx->MacParamsDefaults.JoinAcceptDelay2 = phyParam.Value;
 80154d6:	4b5c      	ldr	r3, [pc, #368]	; (8015648 <LoRaMacInitialization+0x378>)
 80154d8:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80154dc:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80154de:	621a      	str	r2, [r3, #32]

    getPhy.Attribute = PHY_DEF_DR1_OFFSET;
 80154e0:	2317      	movs	r3, #23
 80154e2:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 80154e6:	4b58      	ldr	r3, [pc, #352]	; (8015648 <LoRaMacInitialization+0x378>)
 80154e8:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80154ec:	781b      	ldrb	r3, [r3, #0]
 80154ee:	f107 0250 	add.w	r2, r7, #80	; 0x50
 80154f2:	4611      	mov	r1, r2
 80154f4:	4618      	mov	r0, r3
 80154f6:	f003 fb44 	bl	8018b82 <RegionGetPhyParam>
 80154fa:	4603      	mov	r3, r0
 80154fc:	64fb      	str	r3, [r7, #76]	; 0x4c
    MacCtx.NvmCtx->MacParamsDefaults.Rx1DrOffset = phyParam.Value;
 80154fe:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8015500:	4b51      	ldr	r3, [pc, #324]	; (8015648 <LoRaMacInitialization+0x378>)
 8015502:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015506:	b2d2      	uxtb	r2, r2
 8015508:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    getPhy.Attribute = PHY_DEF_RX2_FREQUENCY;
 801550c:	2318      	movs	r3, #24
 801550e:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 8015512:	4b4d      	ldr	r3, [pc, #308]	; (8015648 <LoRaMacInitialization+0x378>)
 8015514:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015518:	781b      	ldrb	r3, [r3, #0]
 801551a:	f107 0250 	add.w	r2, r7, #80	; 0x50
 801551e:	4611      	mov	r1, r2
 8015520:	4618      	mov	r0, r3
 8015522:	f003 fb2e 	bl	8018b82 <RegionGetPhyParam>
 8015526:	4603      	mov	r3, r0
 8015528:	64fb      	str	r3, [r7, #76]	; 0x4c
    MacCtx.NvmCtx->MacParamsDefaults.Rx2Channel.Frequency = phyParam.Value;
 801552a:	4b47      	ldr	r3, [pc, #284]	; (8015648 <LoRaMacInitialization+0x378>)
 801552c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015530:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8015532:	629a      	str	r2, [r3, #40]	; 0x28
    MacCtx.NvmCtx->MacParamsDefaults.RxCChannel.Frequency = phyParam.Value;
 8015534:	4b44      	ldr	r3, [pc, #272]	; (8015648 <LoRaMacInitialization+0x378>)
 8015536:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801553a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 801553c:	631a      	str	r2, [r3, #48]	; 0x30

    getPhy.Attribute = PHY_DEF_RX2_DR;
 801553e:	2319      	movs	r3, #25
 8015540:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 8015544:	4b40      	ldr	r3, [pc, #256]	; (8015648 <LoRaMacInitialization+0x378>)
 8015546:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801554a:	781b      	ldrb	r3, [r3, #0]
 801554c:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8015550:	4611      	mov	r1, r2
 8015552:	4618      	mov	r0, r3
 8015554:	f003 fb15 	bl	8018b82 <RegionGetPhyParam>
 8015558:	4603      	mov	r3, r0
 801555a:	64fb      	str	r3, [r7, #76]	; 0x4c
    MacCtx.NvmCtx->MacParamsDefaults.Rx2Channel.Datarate = phyParam.Value;
 801555c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 801555e:	4b3a      	ldr	r3, [pc, #232]	; (8015648 <LoRaMacInitialization+0x378>)
 8015560:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015564:	b2d2      	uxtb	r2, r2
 8015566:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
    MacCtx.NvmCtx->MacParamsDefaults.RxCChannel.Datarate = phyParam.Value;
 801556a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 801556c:	4b36      	ldr	r3, [pc, #216]	; (8015648 <LoRaMacInitialization+0x378>)
 801556e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015572:	b2d2      	uxtb	r2, r2
 8015574:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    getPhy.Attribute = PHY_DEF_UPLINK_DWELL_TIME;
 8015578:	231e      	movs	r3, #30
 801557a:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 801557e:	4b32      	ldr	r3, [pc, #200]	; (8015648 <LoRaMacInitialization+0x378>)
 8015580:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015584:	781b      	ldrb	r3, [r3, #0]
 8015586:	f107 0250 	add.w	r2, r7, #80	; 0x50
 801558a:	4611      	mov	r1, r2
 801558c:	4618      	mov	r0, r3
 801558e:	f003 faf8 	bl	8018b82 <RegionGetPhyParam>
 8015592:	4603      	mov	r3, r0
 8015594:	64fb      	str	r3, [r7, #76]	; 0x4c
    MacCtx.NvmCtx->MacParamsDefaults.UplinkDwellTime = phyParam.Value;
 8015596:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8015598:	4b2b      	ldr	r3, [pc, #172]	; (8015648 <LoRaMacInitialization+0x378>)
 801559a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801559e:	b2d2      	uxtb	r2, r2
 80155a0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    getPhy.Attribute = PHY_DEF_DOWNLINK_DWELL_TIME;
 80155a4:	231f      	movs	r3, #31
 80155a6:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 80155aa:	4b27      	ldr	r3, [pc, #156]	; (8015648 <LoRaMacInitialization+0x378>)
 80155ac:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80155b0:	781b      	ldrb	r3, [r3, #0]
 80155b2:	f107 0250 	add.w	r2, r7, #80	; 0x50
 80155b6:	4611      	mov	r1, r2
 80155b8:	4618      	mov	r0, r3
 80155ba:	f003 fae2 	bl	8018b82 <RegionGetPhyParam>
 80155be:	4603      	mov	r3, r0
 80155c0:	64fb      	str	r3, [r7, #76]	; 0x4c
    MacCtx.NvmCtx->MacParamsDefaults.DownlinkDwellTime = phyParam.Value;
 80155c2:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80155c4:	4b20      	ldr	r3, [pc, #128]	; (8015648 <LoRaMacInitialization+0x378>)
 80155c6:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80155ca:	b2d2      	uxtb	r2, r2
 80155cc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    getPhy.Attribute = PHY_DEF_MAX_EIRP;
 80155d0:	2320      	movs	r3, #32
 80155d2:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 80155d6:	4b1c      	ldr	r3, [pc, #112]	; (8015648 <LoRaMacInitialization+0x378>)
 80155d8:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80155dc:	781b      	ldrb	r3, [r3, #0]
 80155de:	f107 0250 	add.w	r2, r7, #80	; 0x50
 80155e2:	4611      	mov	r1, r2
 80155e4:	4618      	mov	r0, r3
 80155e6:	f003 facc 	bl	8018b82 <RegionGetPhyParam>
 80155ea:	4603      	mov	r3, r0
 80155ec:	64fb      	str	r3, [r7, #76]	; 0x4c
    MacCtx.NvmCtx->MacParamsDefaults.MaxEirp = phyParam.fValue;
 80155ee:	4b16      	ldr	r3, [pc, #88]	; (8015648 <LoRaMacInitialization+0x378>)
 80155f0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80155f4:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80155f6:	63da      	str	r2, [r3, #60]	; 0x3c

    getPhy.Attribute = PHY_DEF_ANTENNA_GAIN;
 80155f8:	2321      	movs	r3, #33	; 0x21
 80155fa:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 80155fe:	4b12      	ldr	r3, [pc, #72]	; (8015648 <LoRaMacInitialization+0x378>)
 8015600:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015604:	781b      	ldrb	r3, [r3, #0]
 8015606:	f107 0250 	add.w	r2, r7, #80	; 0x50
 801560a:	4611      	mov	r1, r2
 801560c:	4618      	mov	r0, r3
 801560e:	f003 fab8 	bl	8018b82 <RegionGetPhyParam>
 8015612:	4603      	mov	r3, r0
 8015614:	64fb      	str	r3, [r7, #76]	; 0x4c
    MacCtx.NvmCtx->MacParamsDefaults.AntennaGain = phyParam.fValue;
 8015616:	4b0c      	ldr	r3, [pc, #48]	; (8015648 <LoRaMacInitialization+0x378>)
 8015618:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801561c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 801561e:	641a      	str	r2, [r3, #64]	; 0x40

    getPhy.Attribute = PHY_DEF_ADR_ACK_LIMIT;
 8015620:	230b      	movs	r3, #11
 8015622:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 8015626:	4b08      	ldr	r3, [pc, #32]	; (8015648 <LoRaMacInitialization+0x378>)
 8015628:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801562c:	781b      	ldrb	r3, [r3, #0]
 801562e:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8015632:	4611      	mov	r1, r2
 8015634:	4618      	mov	r0, r3
 8015636:	f003 faa4 	bl	8018b82 <RegionGetPhyParam>
 801563a:	4603      	mov	r3, r0
 801563c:	e008      	b.n	8015650 <LoRaMacInitialization+0x380>
 801563e:	bf00      	nop
 8015640:	080151dd 	.word	0x080151dd
 8015644:	20000f54 	.word	0x20000f54
 8015648:	20000ac8 	.word	0x20000ac8
 801564c:	01000300 	.word	0x01000300
 8015650:	64fb      	str	r3, [r7, #76]	; 0x4c
    MacCtx.AdrAckLimit = phyParam.Value;
 8015652:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8015654:	b29a      	uxth	r2, r3
 8015656:	4bae      	ldr	r3, [pc, #696]	; (8015910 <LoRaMacInitialization+0x640>)
 8015658:	f8a3 23f4 	strh.w	r2, [r3, #1012]	; 0x3f4

    getPhy.Attribute = PHY_DEF_ADR_ACK_DELAY;
 801565c:	230c      	movs	r3, #12
 801565e:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 8015662:	4bab      	ldr	r3, [pc, #684]	; (8015910 <LoRaMacInitialization+0x640>)
 8015664:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015668:	781b      	ldrb	r3, [r3, #0]
 801566a:	f107 0250 	add.w	r2, r7, #80	; 0x50
 801566e:	4611      	mov	r1, r2
 8015670:	4618      	mov	r0, r3
 8015672:	f003 fa86 	bl	8018b82 <RegionGetPhyParam>
 8015676:	4603      	mov	r3, r0
 8015678:	64fb      	str	r3, [r7, #76]	; 0x4c
    MacCtx.AdrAckDelay = phyParam.Value;
 801567a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801567c:	b29a      	uxth	r2, r3
 801567e:	4ba4      	ldr	r3, [pc, #656]	; (8015910 <LoRaMacInitialization+0x640>)
 8015680:	f8a3 23f6 	strh.w	r2, [r3, #1014]	; 0x3f6

    // Init parameters which are not set in function ResetMacParameters
    MacCtx.NvmCtx->MacParamsDefaults.ChannelsNbTrans = 1;
 8015684:	4ba2      	ldr	r3, [pc, #648]	; (8015910 <LoRaMacInitialization+0x640>)
 8015686:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801568a:	2201      	movs	r2, #1
 801568c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    MacCtx.NvmCtx->MacParamsDefaults.SystemMaxRxError = 10;
 8015690:	4b9f      	ldr	r3, [pc, #636]	; (8015910 <LoRaMacInitialization+0x640>)
 8015692:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015696:	220a      	movs	r2, #10
 8015698:	609a      	str	r2, [r3, #8]
    MacCtx.NvmCtx->MacParamsDefaults.MinRxSymbols = 6;
 801569a:	4b9d      	ldr	r3, [pc, #628]	; (8015910 <LoRaMacInitialization+0x640>)
 801569c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80156a0:	2206      	movs	r2, #6
 80156a2:	731a      	strb	r2, [r3, #12]

    MacCtx.NvmCtx->MacParams.SystemMaxRxError = MacCtx.NvmCtx->MacParamsDefaults.SystemMaxRxError;
 80156a4:	4b9a      	ldr	r3, [pc, #616]	; (8015910 <LoRaMacInitialization+0x640>)
 80156a6:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 80156aa:	4b99      	ldr	r3, [pc, #612]	; (8015910 <LoRaMacInitialization+0x640>)
 80156ac:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80156b0:	6892      	ldr	r2, [r2, #8]
 80156b2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    MacCtx.NvmCtx->MacParams.MinRxSymbols = MacCtx.NvmCtx->MacParamsDefaults.MinRxSymbols;
 80156b6:	4b96      	ldr	r3, [pc, #600]	; (8015910 <LoRaMacInitialization+0x640>)
 80156b8:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 80156bc:	4b94      	ldr	r3, [pc, #592]	; (8015910 <LoRaMacInitialization+0x640>)
 80156be:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80156c2:	7b12      	ldrb	r2, [r2, #12]
 80156c4:	f883 208c 	strb.w	r2, [r3, #140]	; 0x8c
    MacCtx.NvmCtx->MacParams.MaxRxWindow = MacCtx.NvmCtx->MacParamsDefaults.MaxRxWindow;
 80156c8:	4b91      	ldr	r3, [pc, #580]	; (8015910 <LoRaMacInitialization+0x640>)
 80156ca:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 80156ce:	4b90      	ldr	r3, [pc, #576]	; (8015910 <LoRaMacInitialization+0x640>)
 80156d0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80156d4:	6912      	ldr	r2, [r2, #16]
 80156d6:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    MacCtx.NvmCtx->MacParams.ReceiveDelay1 = MacCtx.NvmCtx->MacParamsDefaults.ReceiveDelay1;
 80156da:	4b8d      	ldr	r3, [pc, #564]	; (8015910 <LoRaMacInitialization+0x640>)
 80156dc:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 80156e0:	4b8b      	ldr	r3, [pc, #556]	; (8015910 <LoRaMacInitialization+0x640>)
 80156e2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80156e6:	6952      	ldr	r2, [r2, #20]
 80156e8:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
    MacCtx.NvmCtx->MacParams.ReceiveDelay2 = MacCtx.NvmCtx->MacParamsDefaults.ReceiveDelay2;
 80156ec:	4b88      	ldr	r3, [pc, #544]	; (8015910 <LoRaMacInitialization+0x640>)
 80156ee:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 80156f2:	4b87      	ldr	r3, [pc, #540]	; (8015910 <LoRaMacInitialization+0x640>)
 80156f4:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80156f8:	6992      	ldr	r2, [r2, #24]
 80156fa:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
    MacCtx.NvmCtx->MacParams.JoinAcceptDelay1 = MacCtx.NvmCtx->MacParamsDefaults.JoinAcceptDelay1;
 80156fe:	4b84      	ldr	r3, [pc, #528]	; (8015910 <LoRaMacInitialization+0x640>)
 8015700:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 8015704:	4b82      	ldr	r3, [pc, #520]	; (8015910 <LoRaMacInitialization+0x640>)
 8015706:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801570a:	69d2      	ldr	r2, [r2, #28]
 801570c:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
    MacCtx.NvmCtx->MacParams.JoinAcceptDelay2 = MacCtx.NvmCtx->MacParamsDefaults.JoinAcceptDelay2;
 8015710:	4b7f      	ldr	r3, [pc, #508]	; (8015910 <LoRaMacInitialization+0x640>)
 8015712:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 8015716:	4b7e      	ldr	r3, [pc, #504]	; (8015910 <LoRaMacInitialization+0x640>)
 8015718:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801571c:	6a12      	ldr	r2, [r2, #32]
 801571e:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
    MacCtx.NvmCtx->MacParams.ChannelsNbTrans = MacCtx.NvmCtx->MacParamsDefaults.ChannelsNbTrans;
 8015722:	4b7b      	ldr	r3, [pc, #492]	; (8015910 <LoRaMacInitialization+0x640>)
 8015724:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 8015728:	4b79      	ldr	r3, [pc, #484]	; (8015910 <LoRaMacInitialization+0x640>)
 801572a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801572e:	f892 2024 	ldrb.w	r2, [r2, #36]	; 0x24
 8015732:	f883 20a4 	strb.w	r2, [r3, #164]	; 0xa4

    InitDefaultsParams_t params;
    params.Type = INIT_TYPE_DEFAULTS;
 8015736:	2300      	movs	r3, #0
 8015738:	f887 3020 	strb.w	r3, [r7, #32]
    params.NvmCtx = NULL;
 801573c:	2300      	movs	r3, #0
 801573e:	61fb      	str	r3, [r7, #28]
    RegionInitDefaults( MacCtx.NvmCtx->Region, &params );
 8015740:	4b73      	ldr	r3, [pc, #460]	; (8015910 <LoRaMacInitialization+0x640>)
 8015742:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015746:	781b      	ldrb	r3, [r3, #0]
 8015748:	f107 021c 	add.w	r2, r7, #28
 801574c:	4611      	mov	r1, r2
 801574e:	4618      	mov	r0, r3
 8015750:	f003 fa50 	bl	8018bf4 <RegionInitDefaults>

    ResetMacParameters( );
 8015754:	f7fe ff3c 	bl	80145d0 <ResetMacParameters>

    MacCtx.NvmCtx->PublicNetwork = true;
 8015758:	4b6d      	ldr	r3, [pc, #436]	; (8015910 <LoRaMacInitialization+0x640>)
 801575a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801575e:	2201      	movs	r2, #1
 8015760:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d

    MacCtx.MacPrimitives = primitives;
 8015764:	4a6a      	ldr	r2, [pc, #424]	; (8015910 <LoRaMacInitialization+0x640>)
 8015766:	697b      	ldr	r3, [r7, #20]
 8015768:	f8c2 3344 	str.w	r3, [r2, #836]	; 0x344
    MacCtx.MacCallbacks = callbacks;
 801576c:	4a68      	ldr	r2, [pc, #416]	; (8015910 <LoRaMacInitialization+0x640>)
 801576e:	693b      	ldr	r3, [r7, #16]
 8015770:	f8c2 3348 	str.w	r3, [r2, #840]	; 0x348
    MacCtx.MacFlags.Value = 0;
 8015774:	4b66      	ldr	r3, [pc, #408]	; (8015910 <LoRaMacInitialization+0x640>)
 8015776:	2200      	movs	r2, #0
 8015778:	f883 2481 	strb.w	r2, [r3, #1153]	; 0x481
    MacCtx.MacState = LORAMAC_STOPPED;
 801577c:	4b64      	ldr	r3, [pc, #400]	; (8015910 <LoRaMacInitialization+0x640>)
 801577e:	2201      	movs	r2, #1
 8015780:	f8c3 2340 	str.w	r2, [r3, #832]	; 0x340

    // Reset duty cycle times
    MacCtx.NvmCtx->LastTxDoneTime = 0;
 8015784:	4b62      	ldr	r3, [pc, #392]	; (8015910 <LoRaMacInitialization+0x640>)
 8015786:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801578a:	2200      	movs	r2, #0
 801578c:	f8c3 2150 	str.w	r2, [r3, #336]	; 0x150
    MacCtx.NvmCtx->AggregatedTimeOff = 0;
 8015790:	4b5f      	ldr	r3, [pc, #380]	; (8015910 <LoRaMacInitialization+0x640>)
 8015792:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015796:	2200      	movs	r2, #0
 8015798:	f8c3 2154 	str.w	r2, [r3, #340]	; 0x154

    // Initialize timers
    TimerInit( &MacCtx.TxDelayedTimer, OnTxDelayedTimerEvent );
 801579c:	2300      	movs	r3, #0
 801579e:	9300      	str	r3, [sp, #0]
 80157a0:	4b5c      	ldr	r3, [pc, #368]	; (8015914 <LoRaMacInitialization+0x644>)
 80157a2:	2200      	movs	r2, #0
 80157a4:	f04f 31ff 	mov.w	r1, #4294967295
 80157a8:	485b      	ldr	r0, [pc, #364]	; (8015918 <LoRaMacInitialization+0x648>)
 80157aa:	f00a fbd5 	bl	801ff58 <UTIL_TIMER_Create>
    TimerInit( &MacCtx.RxWindowTimer1, OnRxWindow1TimerEvent );
 80157ae:	2300      	movs	r3, #0
 80157b0:	9300      	str	r3, [sp, #0]
 80157b2:	4b5a      	ldr	r3, [pc, #360]	; (801591c <LoRaMacInitialization+0x64c>)
 80157b4:	2200      	movs	r2, #0
 80157b6:	f04f 31ff 	mov.w	r1, #4294967295
 80157ba:	4859      	ldr	r0, [pc, #356]	; (8015920 <LoRaMacInitialization+0x650>)
 80157bc:	f00a fbcc 	bl	801ff58 <UTIL_TIMER_Create>
    TimerInit( &MacCtx.RxWindowTimer2, OnRxWindow2TimerEvent );
 80157c0:	2300      	movs	r3, #0
 80157c2:	9300      	str	r3, [sp, #0]
 80157c4:	4b57      	ldr	r3, [pc, #348]	; (8015924 <LoRaMacInitialization+0x654>)
 80157c6:	2200      	movs	r2, #0
 80157c8:	f04f 31ff 	mov.w	r1, #4294967295
 80157cc:	4856      	ldr	r0, [pc, #344]	; (8015928 <LoRaMacInitialization+0x658>)
 80157ce:	f00a fbc3 	bl	801ff58 <UTIL_TIMER_Create>
    TimerInit( &MacCtx.AckTimeoutTimer, OnAckTimeoutTimerEvent );
 80157d2:	2300      	movs	r3, #0
 80157d4:	9300      	str	r3, [sp, #0]
 80157d6:	4b55      	ldr	r3, [pc, #340]	; (801592c <LoRaMacInitialization+0x65c>)
 80157d8:	2200      	movs	r2, #0
 80157da:	f04f 31ff 	mov.w	r1, #4294967295
 80157de:	4854      	ldr	r0, [pc, #336]	; (8015930 <LoRaMacInitialization+0x660>)
 80157e0:	f00a fbba 	bl	801ff58 <UTIL_TIMER_Create>

    // Store the current initialization time
    MacCtx.NvmCtx->InitializationTime = SysTimeGetMcuTime( );
 80157e4:	4b4a      	ldr	r3, [pc, #296]	; (8015910 <LoRaMacInitialization+0x640>)
 80157e6:	f8d3 4484 	ldr.w	r4, [r3, #1156]	; 0x484
 80157ea:	463b      	mov	r3, r7
 80157ec:	4618      	mov	r0, r3
 80157ee:	f009 ffa1 	bl	801f734 <SysTimeGetMcuTime>
 80157f2:	f504 73ac 	add.w	r3, r4, #344	; 0x158
 80157f6:	463a      	mov	r2, r7
 80157f8:	e892 0003 	ldmia.w	r2, {r0, r1}
 80157fc:	e883 0003 	stmia.w	r3, {r0, r1}

    // Initialize Radio driver
    MacCtx.RadioEvents.TxDone = OnRadioTxDone;
 8015800:	4b43      	ldr	r3, [pc, #268]	; (8015910 <LoRaMacInitialization+0x640>)
 8015802:	4a4c      	ldr	r2, [pc, #304]	; (8015934 <LoRaMacInitialization+0x664>)
 8015804:	f8c3 234c 	str.w	r2, [r3, #844]	; 0x34c
    MacCtx.RadioEvents.RxDone = OnRadioRxDone;
 8015808:	4b41      	ldr	r3, [pc, #260]	; (8015910 <LoRaMacInitialization+0x640>)
 801580a:	4a4b      	ldr	r2, [pc, #300]	; (8015938 <LoRaMacInitialization+0x668>)
 801580c:	f8c3 2354 	str.w	r2, [r3, #852]	; 0x354
    MacCtx.RadioEvents.RxError = OnRadioRxError;
 8015810:	4b3f      	ldr	r3, [pc, #252]	; (8015910 <LoRaMacInitialization+0x640>)
 8015812:	4a4a      	ldr	r2, [pc, #296]	; (801593c <LoRaMacInitialization+0x66c>)
 8015814:	f8c3 235c 	str.w	r2, [r3, #860]	; 0x35c
    MacCtx.RadioEvents.TxTimeout = OnRadioTxTimeout;
 8015818:	4b3d      	ldr	r3, [pc, #244]	; (8015910 <LoRaMacInitialization+0x640>)
 801581a:	4a49      	ldr	r2, [pc, #292]	; (8015940 <LoRaMacInitialization+0x670>)
 801581c:	f8c3 2350 	str.w	r2, [r3, #848]	; 0x350
    MacCtx.RadioEvents.RxTimeout = OnRadioRxTimeout;
 8015820:	4b3b      	ldr	r3, [pc, #236]	; (8015910 <LoRaMacInitialization+0x640>)
 8015822:	4a48      	ldr	r2, [pc, #288]	; (8015944 <LoRaMacInitialization+0x674>)
 8015824:	f8c3 2358 	str.w	r2, [r3, #856]	; 0x358
    Radio.Init( &MacCtx.RadioEvents );
 8015828:	4b47      	ldr	r3, [pc, #284]	; (8015948 <LoRaMacInitialization+0x678>)
 801582a:	681b      	ldr	r3, [r3, #0]
 801582c:	4847      	ldr	r0, [pc, #284]	; (801594c <LoRaMacInitialization+0x67c>)
 801582e:	4798      	blx	r3

    // Initialize the Secure Element driver
    if( SecureElementInit( EventSecureElementNvmCtxChanged ) != SECURE_ELEMENT_SUCCESS )
 8015830:	4847      	ldr	r0, [pc, #284]	; (8015950 <LoRaMacInitialization+0x680>)
 8015832:	f7fa fdb9 	bl	80103a8 <SecureElementInit>
 8015836:	4603      	mov	r3, r0
 8015838:	2b00      	cmp	r3, #0
 801583a:	d001      	beq.n	8015840 <LoRaMacInitialization+0x570>
    {
        return LORAMAC_STATUS_CRYPTO_ERROR;
 801583c:	2311      	movs	r3, #17
 801583e:	e062      	b.n	8015906 <LoRaMacInitialization+0x636>
    }

    // Initialize Crypto module
    if( LoRaMacCryptoInit( EventCryptoNvmCtxChanged ) != LORAMAC_CRYPTO_SUCCESS )
 8015840:	4844      	ldr	r0, [pc, #272]	; (8015954 <LoRaMacInitialization+0x684>)
 8015842:	f002 fabd 	bl	8017dc0 <LoRaMacCryptoInit>
 8015846:	4603      	mov	r3, r0
 8015848:	2b00      	cmp	r3, #0
 801584a:	d001      	beq.n	8015850 <LoRaMacInitialization+0x580>
    {
        return LORAMAC_STATUS_CRYPTO_ERROR;
 801584c:	2311      	movs	r3, #17
 801584e:	e05a      	b.n	8015906 <LoRaMacInitialization+0x636>
    }

    // Initialize MAC commands module
    if( LoRaMacCommandsInit( EventCommandsNvmCtxChanged ) != LORAMAC_COMMANDS_SUCCESS )
 8015850:	4841      	ldr	r0, [pc, #260]	; (8015958 <LoRaMacInitialization+0x688>)
 8015852:	f001 fb99 	bl	8016f88 <LoRaMacCommandsInit>
 8015856:	4603      	mov	r3, r0
 8015858:	2b00      	cmp	r3, #0
 801585a:	d001      	beq.n	8015860 <LoRaMacInitialization+0x590>
    {
        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 801585c:	2313      	movs	r3, #19
 801585e:	e052      	b.n	8015906 <LoRaMacInitialization+0x636>
    }

    // Set multicast downlink counter reference
    if( LoRaMacCryptoSetMulticastReference( MacCtx.NvmCtx->MulticastChannelList ) != LORAMAC_CRYPTO_SUCCESS )
 8015860:	4b2b      	ldr	r3, [pc, #172]	; (8015910 <LoRaMacInitialization+0x640>)
 8015862:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015866:	3350      	adds	r3, #80	; 0x50
 8015868:	4618      	mov	r0, r3
 801586a:	f002 fb97 	bl	8017f9c <LoRaMacCryptoSetMulticastReference>
 801586e:	4603      	mov	r3, r0
 8015870:	2b00      	cmp	r3, #0
 8015872:	d001      	beq.n	8015878 <LoRaMacInitialization+0x5a8>
    {
        return LORAMAC_STATUS_CRYPTO_ERROR;
 8015874:	2311      	movs	r3, #17
 8015876:	e046      	b.n	8015906 <LoRaMacInitialization+0x636>
    }

    // Random seed initialization
    srand1( Radio.Random( ) );
 8015878:	4b33      	ldr	r3, [pc, #204]	; (8015948 <LoRaMacInitialization+0x678>)
 801587a:	695b      	ldr	r3, [r3, #20]
 801587c:	4798      	blx	r3
 801587e:	4603      	mov	r3, r0
 8015880:	4618      	mov	r0, r3
 8015882:	f006 fe8f 	bl	801c5a4 <srand1>

    Radio.SetPublicNetwork( MacCtx.NvmCtx->PublicNetwork );
 8015886:	4b30      	ldr	r3, [pc, #192]	; (8015948 <LoRaMacInitialization+0x678>)
 8015888:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 801588a:	4a21      	ldr	r2, [pc, #132]	; (8015910 <LoRaMacInitialization+0x640>)
 801588c:	f8d2 2484 	ldr.w	r2, [r2, #1156]	; 0x484
 8015890:	f892 207d 	ldrb.w	r2, [r2, #125]	; 0x7d
 8015894:	4610      	mov	r0, r2
 8015896:	4798      	blx	r3
    Radio.Sleep( );
 8015898:	4b2b      	ldr	r3, [pc, #172]	; (8015948 <LoRaMacInitialization+0x678>)
 801589a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801589c:	4798      	blx	r3

    // Initialize class b
    // Apply callback
    classBCallbacks.GetTemperatureLevel = NULL;
 801589e:	2300      	movs	r3, #0
 80158a0:	647b      	str	r3, [r7, #68]	; 0x44
    classBCallbacks.MacProcessNotify = NULL;
 80158a2:	2300      	movs	r3, #0
 80158a4:	64bb      	str	r3, [r7, #72]	; 0x48
    if( callbacks != NULL )
 80158a6:	693b      	ldr	r3, [r7, #16]
 80158a8:	2b00      	cmp	r3, #0
 80158aa:	d005      	beq.n	80158b8 <LoRaMacInitialization+0x5e8>
    {
        classBCallbacks.GetTemperatureLevel = callbacks->GetTemperatureLevel;
 80158ac:	693b      	ldr	r3, [r7, #16]
 80158ae:	685b      	ldr	r3, [r3, #4]
 80158b0:	647b      	str	r3, [r7, #68]	; 0x44
        classBCallbacks.MacProcessNotify = callbacks->MacProcessNotify;
 80158b2:	693b      	ldr	r3, [r7, #16]
 80158b4:	68db      	ldr	r3, [r3, #12]
 80158b6:	64bb      	str	r3, [r7, #72]	; 0x48
    }

    // Must all be static. Don't use local references.
    classBParams.MlmeIndication = &MacCtx.MlmeIndication;
 80158b8:	4b28      	ldr	r3, [pc, #160]	; (801595c <LoRaMacInitialization+0x68c>)
 80158ba:	627b      	str	r3, [r7, #36]	; 0x24
    classBParams.McpsIndication = &MacCtx.McpsIndication;
 80158bc:	4b28      	ldr	r3, [pc, #160]	; (8015960 <LoRaMacInitialization+0x690>)
 80158be:	62bb      	str	r3, [r7, #40]	; 0x28
    classBParams.MlmeConfirm = &MacCtx.MlmeConfirm;
 80158c0:	4b28      	ldr	r3, [pc, #160]	; (8015964 <LoRaMacInitialization+0x694>)
 80158c2:	62fb      	str	r3, [r7, #44]	; 0x2c
    classBParams.LoRaMacFlags = &MacCtx.MacFlags;
 80158c4:	4b28      	ldr	r3, [pc, #160]	; (8015968 <LoRaMacInitialization+0x698>)
 80158c6:	633b      	str	r3, [r7, #48]	; 0x30
    classBParams.LoRaMacDevAddr = &MacCtx.NvmCtx->DevAddr;
 80158c8:	4b11      	ldr	r3, [pc, #68]	; (8015910 <LoRaMacInitialization+0x640>)
 80158ca:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80158ce:	334c      	adds	r3, #76	; 0x4c
 80158d0:	637b      	str	r3, [r7, #52]	; 0x34
    classBParams.LoRaMacRegion = &MacCtx.NvmCtx->Region;
 80158d2:	4b0f      	ldr	r3, [pc, #60]	; (8015910 <LoRaMacInitialization+0x640>)
 80158d4:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80158d8:	63bb      	str	r3, [r7, #56]	; 0x38
    classBParams.LoRaMacParams = &MacCtx.NvmCtx->MacParams;
 80158da:	4b0d      	ldr	r3, [pc, #52]	; (8015910 <LoRaMacInitialization+0x640>)
 80158dc:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80158e0:	3384      	adds	r3, #132	; 0x84
 80158e2:	63fb      	str	r3, [r7, #60]	; 0x3c
    classBParams.MulticastChannels = &MacCtx.NvmCtx->MulticastChannelList[0];
 80158e4:	4b0a      	ldr	r3, [pc, #40]	; (8015910 <LoRaMacInitialization+0x640>)
 80158e6:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80158ea:	3350      	adds	r3, #80	; 0x50
 80158ec:	643b      	str	r3, [r7, #64]	; 0x40

    LoRaMacClassBInit( &classBParams, &classBCallbacks, &EventClassBNvmCtxChanged );
 80158ee:	f107 0144 	add.w	r1, r7, #68	; 0x44
 80158f2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80158f6:	4a1d      	ldr	r2, [pc, #116]	; (801596c <LoRaMacInitialization+0x69c>)
 80158f8:	4618      	mov	r0, r3
 80158fa:	f001 f92d 	bl	8016b58 <LoRaMacClassBInit>

    LoRaMacEnableRequests( LORAMAC_REQUEST_HANDLING_ON );
 80158fe:	2001      	movs	r0, #1
 8015900:	f7fd f97c 	bl	8012bfc <LoRaMacEnableRequests>

    return LORAMAC_STATUS_OK;
 8015904:	2300      	movs	r3, #0
}
 8015906:	4618      	mov	r0, r3
 8015908:	375c      	adds	r7, #92	; 0x5c
 801590a:	46bd      	mov	sp, r7
 801590c:	bd90      	pop	{r4, r7, pc}
 801590e:	bf00      	nop
 8015910:	20000ac8 	.word	0x20000ac8
 8015914:	08012f9d 	.word	0x08012f9d
 8015918:	20000e30 	.word	0x20000e30
 801591c:	08013011 	.word	0x08013011
 8015920:	20000e48 	.word	0x20000e48
 8015924:	08013085 	.word	0x08013085
 8015928:	20000e60 	.word	0x20000e60
 801592c:	08013101 	.word	0x08013101
 8015930:	20000ec0 	.word	0x20000ec0
 8015934:	08011cfd 	.word	0x08011cfd
 8015938:	08011d75 	.word	0x08011d75
 801593c:	08011e4d 	.word	0x08011e4d
 8015940:	08011e01 	.word	0x08011e01
 8015944:	08011e89 	.word	0x08011e89
 8015948:	08022be4 	.word	0x08022be4
 801594c:	20000e14 	.word	0x20000e14
 8015950:	080151b3 	.word	0x080151b3
 8015954:	080151a5 	.word	0x080151a5
 8015958:	080151c1 	.word	0x080151c1
 801595c:	20000f2c 	.word	0x20000f2c
 8015960:	20000ee4 	.word	0x20000ee4
 8015964:	20000f18 	.word	0x20000f18
 8015968:	20000f49 	.word	0x20000f49
 801596c:	080151cf 	.word	0x080151cf

08015970 <LoRaMacStart>:

LoRaMacStatus_t LoRaMacStart( void )
{
 8015970:	b480      	push	{r7}
 8015972:	af00      	add	r7, sp, #0
    MacCtx.MacState = LORAMAC_IDLE;
 8015974:	4b04      	ldr	r3, [pc, #16]	; (8015988 <LoRaMacStart+0x18>)
 8015976:	2200      	movs	r2, #0
 8015978:	f8c3 2340 	str.w	r2, [r3, #832]	; 0x340
    return LORAMAC_STATUS_OK;
 801597c:	2300      	movs	r3, #0
}
 801597e:	4618      	mov	r0, r3
 8015980:	46bd      	mov	sp, r7
 8015982:	bc80      	pop	{r7}
 8015984:	4770      	bx	lr
 8015986:	bf00      	nop
 8015988:	20000ac8 	.word	0x20000ac8

0801598c <LoRaMacQueryTxPossible>:
    }
    return LORAMAC_STATUS_BUSY;
}

LoRaMacStatus_t LoRaMacQueryTxPossible( uint8_t size, LoRaMacTxInfo_t* txInfo )
{
 801598c:	b580      	push	{r7, lr}
 801598e:	b08a      	sub	sp, #40	; 0x28
 8015990:	af00      	add	r7, sp, #0
 8015992:	4603      	mov	r3, r0
 8015994:	6039      	str	r1, [r7, #0]
 8015996:	71fb      	strb	r3, [r7, #7]
    CalcNextAdrParams_t adrNext;
    uint32_t adrAckCounter = MacCtx.NvmCtx->AdrAckCounter;
 8015998:	4b48      	ldr	r3, [pc, #288]	; (8015abc <LoRaMacQueryTxPossible+0x130>)
 801599a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801599e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80159a2:	613b      	str	r3, [r7, #16]
    int8_t datarate = MacCtx.NvmCtx->MacParamsDefaults.ChannelsDatarate;
 80159a4:	4b45      	ldr	r3, [pc, #276]	; (8015abc <LoRaMacQueryTxPossible+0x130>)
 80159a6:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80159aa:	f993 3005 	ldrsb.w	r3, [r3, #5]
 80159ae:	73fb      	strb	r3, [r7, #15]
    int8_t txPower = MacCtx.NvmCtx->MacParamsDefaults.ChannelsTxPower;
 80159b0:	4b42      	ldr	r3, [pc, #264]	; (8015abc <LoRaMacQueryTxPossible+0x130>)
 80159b2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80159b6:	f993 3004 	ldrsb.w	r3, [r3, #4]
 80159ba:	73bb      	strb	r3, [r7, #14]
    size_t macCmdsSize = 0;
 80159bc:	2300      	movs	r3, #0
 80159be:	60bb      	str	r3, [r7, #8]

    if( txInfo == NULL )
 80159c0:	683b      	ldr	r3, [r7, #0]
 80159c2:	2b00      	cmp	r3, #0
 80159c4:	d101      	bne.n	80159ca <LoRaMacQueryTxPossible+0x3e>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 80159c6:	2303      	movs	r3, #3
 80159c8:	e074      	b.n	8015ab4 <LoRaMacQueryTxPossible+0x128>
    }

    // Setup ADR request
    adrNext.Version = MacCtx.NvmCtx->Version;
 80159ca:	4b3c      	ldr	r3, [pc, #240]	; (8015abc <LoRaMacQueryTxPossible+0x130>)
 80159cc:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80159d0:	f8d3 3160 	ldr.w	r3, [r3, #352]	; 0x160
 80159d4:	617b      	str	r3, [r7, #20]
    adrNext.UpdateChanMask = false;
 80159d6:	2300      	movs	r3, #0
 80159d8:	763b      	strb	r3, [r7, #24]
    adrNext.AdrEnabled = MacCtx.NvmCtx->AdrCtrlOn;
 80159da:	4b38      	ldr	r3, [pc, #224]	; (8015abc <LoRaMacQueryTxPossible+0x130>)
 80159dc:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80159e0:	f893 307e 	ldrb.w	r3, [r3, #126]	; 0x7e
 80159e4:	767b      	strb	r3, [r7, #25]
    adrNext.AdrAckCounter = MacCtx.NvmCtx->AdrAckCounter;
 80159e6:	4b35      	ldr	r3, [pc, #212]	; (8015abc <LoRaMacQueryTxPossible+0x130>)
 80159e8:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80159ec:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80159f0:	61fb      	str	r3, [r7, #28]
    adrNext.AdrAckLimit = MacCtx.AdrAckLimit;
 80159f2:	4b32      	ldr	r3, [pc, #200]	; (8015abc <LoRaMacQueryTxPossible+0x130>)
 80159f4:	f8b3 33f4 	ldrh.w	r3, [r3, #1012]	; 0x3f4
 80159f8:	843b      	strh	r3, [r7, #32]
    adrNext.AdrAckDelay = MacCtx.AdrAckDelay;
 80159fa:	4b30      	ldr	r3, [pc, #192]	; (8015abc <LoRaMacQueryTxPossible+0x130>)
 80159fc:	f8b3 33f6 	ldrh.w	r3, [r3, #1014]	; 0x3f6
 8015a00:	847b      	strh	r3, [r7, #34]	; 0x22
    adrNext.Datarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 8015a02:	4b2e      	ldr	r3, [pc, #184]	; (8015abc <LoRaMacQueryTxPossible+0x130>)
 8015a04:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015a08:	f993 3085 	ldrsb.w	r3, [r3, #133]	; 0x85
 8015a0c:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
    adrNext.TxPower = MacCtx.NvmCtx->MacParams.ChannelsTxPower;
 8015a10:	4b2a      	ldr	r3, [pc, #168]	; (8015abc <LoRaMacQueryTxPossible+0x130>)
 8015a12:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015a16:	f993 3084 	ldrsb.w	r3, [r3, #132]	; 0x84
 8015a1a:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
    adrNext.UplinkDwellTime = MacCtx.NvmCtx->MacParams.UplinkDwellTime;
 8015a1e:	4b27      	ldr	r3, [pc, #156]	; (8015abc <LoRaMacQueryTxPossible+0x130>)
 8015a20:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015a24:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 8015a28:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
    adrNext.Region = MacCtx.NvmCtx->Region;
 8015a2c:	4b23      	ldr	r3, [pc, #140]	; (8015abc <LoRaMacQueryTxPossible+0x130>)
 8015a2e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015a32:	781b      	ldrb	r3, [r3, #0]
 8015a34:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

    // We call the function for information purposes only. We don't want to
    // apply the datarate, the tx power and the ADR ack counter.
    LoRaMacAdrCalcNext( &adrNext, &datarate, &txPower, &adrAckCounter );
 8015a38:	f107 0310 	add.w	r3, r7, #16
 8015a3c:	f107 020e 	add.w	r2, r7, #14
 8015a40:	f107 010f 	add.w	r1, r7, #15
 8015a44:	f107 0014 	add.w	r0, r7, #20
 8015a48:	f001 f86e 	bl	8016b28 <LoRaMacAdrCalcNext>

    txInfo->CurrentPossiblePayloadSize = GetMaxAppPayloadWithoutFOptsLength( datarate );
 8015a4c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8015a50:	4618      	mov	r0, r3
 8015a52:	f7fd fcbb 	bl	80133cc <GetMaxAppPayloadWithoutFOptsLength>
 8015a56:	4603      	mov	r3, r0
 8015a58:	461a      	mov	r2, r3
 8015a5a:	683b      	ldr	r3, [r7, #0]
 8015a5c:	705a      	strb	r2, [r3, #1]

    if( LoRaMacCommandsGetSizeSerializedCmds( &macCmdsSize ) != LORAMAC_COMMANDS_SUCCESS )
 8015a5e:	f107 0308 	add.w	r3, r7, #8
 8015a62:	4618      	mov	r0, r3
 8015a64:	f001 fb94 	bl	8017190 <LoRaMacCommandsGetSizeSerializedCmds>
 8015a68:	4603      	mov	r3, r0
 8015a6a:	2b00      	cmp	r3, #0
 8015a6c:	d001      	beq.n	8015a72 <LoRaMacQueryTxPossible+0xe6>
    {
        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8015a6e:	2313      	movs	r3, #19
 8015a70:	e020      	b.n	8015ab4 <LoRaMacQueryTxPossible+0x128>
    }

    // Verify if the MAC commands fit into the FOpts and into the maximum payload.
    if( ( LORA_MAC_COMMAND_MAX_FOPTS_LENGTH >= macCmdsSize ) && ( txInfo->CurrentPossiblePayloadSize >= macCmdsSize ) )
 8015a72:	68bb      	ldr	r3, [r7, #8]
 8015a74:	2b0f      	cmp	r3, #15
 8015a76:	d819      	bhi.n	8015aac <LoRaMacQueryTxPossible+0x120>
 8015a78:	683b      	ldr	r3, [r7, #0]
 8015a7a:	785b      	ldrb	r3, [r3, #1]
 8015a7c:	461a      	mov	r2, r3
 8015a7e:	68bb      	ldr	r3, [r7, #8]
 8015a80:	429a      	cmp	r2, r3
 8015a82:	d313      	bcc.n	8015aac <LoRaMacQueryTxPossible+0x120>
    {
        txInfo->MaxPossibleApplicationDataSize = txInfo->CurrentPossiblePayloadSize - macCmdsSize;
 8015a84:	683b      	ldr	r3, [r7, #0]
 8015a86:	785a      	ldrb	r2, [r3, #1]
 8015a88:	68bb      	ldr	r3, [r7, #8]
 8015a8a:	b2db      	uxtb	r3, r3
 8015a8c:	1ad3      	subs	r3, r2, r3
 8015a8e:	b2da      	uxtb	r2, r3
 8015a90:	683b      	ldr	r3, [r7, #0]
 8015a92:	701a      	strb	r2, [r3, #0]

        // Verify if the application data together with MAC command fit into the maximum payload.
        if( txInfo->CurrentPossiblePayloadSize >= ( macCmdsSize + size ) )
 8015a94:	683b      	ldr	r3, [r7, #0]
 8015a96:	785b      	ldrb	r3, [r3, #1]
 8015a98:	4619      	mov	r1, r3
 8015a9a:	79fa      	ldrb	r2, [r7, #7]
 8015a9c:	68bb      	ldr	r3, [r7, #8]
 8015a9e:	4413      	add	r3, r2
 8015aa0:	4299      	cmp	r1, r3
 8015aa2:	d301      	bcc.n	8015aa8 <LoRaMacQueryTxPossible+0x11c>
        {
            return LORAMAC_STATUS_OK;
 8015aa4:	2300      	movs	r3, #0
 8015aa6:	e005      	b.n	8015ab4 <LoRaMacQueryTxPossible+0x128>
        }
        else
        {
           return LORAMAC_STATUS_LENGTH_ERROR;
 8015aa8:	2308      	movs	r3, #8
 8015aaa:	e003      	b.n	8015ab4 <LoRaMacQueryTxPossible+0x128>
        }
    }
    else
    {
        txInfo->MaxPossibleApplicationDataSize = 0;
 8015aac:	683b      	ldr	r3, [r7, #0]
 8015aae:	2200      	movs	r2, #0
 8015ab0:	701a      	strb	r2, [r3, #0]
        return LORAMAC_STATUS_LENGTH_ERROR;
 8015ab2:	2308      	movs	r3, #8
    }
}
 8015ab4:	4618      	mov	r0, r3
 8015ab6:	3728      	adds	r7, #40	; 0x28
 8015ab8:	46bd      	mov	sp, r7
 8015aba:	bd80      	pop	{r7, pc}
 8015abc:	20000ac8 	.word	0x20000ac8

08015ac0 <LoRaMacMibGetRequestConfirm>:

LoRaMacStatus_t LoRaMacMibGetRequestConfirm( MibRequestConfirm_t* mibGet )
{
 8015ac0:	b590      	push	{r4, r7, lr}
 8015ac2:	b087      	sub	sp, #28
 8015ac4:	af00      	add	r7, sp, #0
 8015ac6:	6078      	str	r0, [r7, #4]
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 8015ac8:	2300      	movs	r3, #0
 8015aca:	75fb      	strb	r3, [r7, #23]
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;

    if( mibGet == NULL )
 8015acc:	687b      	ldr	r3, [r7, #4]
 8015ace:	2b00      	cmp	r3, #0
 8015ad0:	d101      	bne.n	8015ad6 <LoRaMacMibGetRequestConfirm+0x16>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 8015ad2:	2303      	movs	r3, #3
 8015ad4:	e186      	b.n	8015de4 <LoRaMacMibGetRequestConfirm+0x324>
    }

    switch( mibGet->Type )
 8015ad6:	687b      	ldr	r3, [r7, #4]
 8015ad8:	781b      	ldrb	r3, [r3, #0]
 8015ada:	2b28      	cmp	r3, #40	; 0x28
 8015adc:	f200 817b 	bhi.w	8015dd6 <LoRaMacMibGetRequestConfirm+0x316>
 8015ae0:	a201      	add	r2, pc, #4	; (adr r2, 8015ae8 <LoRaMacMibGetRequestConfirm+0x28>)
 8015ae2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8015ae6:	bf00      	nop
 8015ae8:	08015b8d 	.word	0x08015b8d
 8015aec:	08015b9d 	.word	0x08015b9d
 8015af0:	08015bad 	.word	0x08015bad
 8015af4:	08015bb9 	.word	0x08015bb9
 8015af8:	08015bc5 	.word	0x08015bc5
 8015afc:	08015bd5 	.word	0x08015bd5
 8015b00:	08015be3 	.word	0x08015be3
 8015b04:	08015dd7 	.word	0x08015dd7
 8015b08:	08015dd7 	.word	0x08015dd7
 8015b0c:	08015dd7 	.word	0x08015dd7
 8015b10:	08015dd7 	.word	0x08015dd7
 8015b14:	08015dd7 	.word	0x08015dd7
 8015b18:	08015dd7 	.word	0x08015dd7
 8015b1c:	08015dd7 	.word	0x08015dd7
 8015b20:	08015dd7 	.word	0x08015dd7
 8015b24:	08015bf1 	.word	0x08015bf1
 8015b28:	08015c01 	.word	0x08015c01
 8015b2c:	08015c11 	.word	0x08015c11
 8015b30:	08015c35 	.word	0x08015c35
 8015b34:	08015c4b 	.word	0x08015c4b
 8015b38:	08015c61 	.word	0x08015c61
 8015b3c:	08015c77 	.word	0x08015c77
 8015b40:	08015cb1 	.word	0x08015cb1
 8015b44:	08015c8d 	.word	0x08015c8d
 8015b48:	08015cd5 	.word	0x08015cd5
 8015b4c:	08015ce5 	.word	0x08015ce5
 8015b50:	08015cf5 	.word	0x08015cf5
 8015b54:	08015d05 	.word	0x08015d05
 8015b58:	08015d15 	.word	0x08015d15
 8015b5c:	08015d25 	.word	0x08015d25
 8015b60:	08015d35 	.word	0x08015d35
 8015b64:	08015d45 	.word	0x08015d45
 8015b68:	08015d65 	.word	0x08015d65
 8015b6c:	08015d55 	.word	0x08015d55
 8015b70:	08015d75 	.word	0x08015d75
 8015b74:	08015d85 	.word	0x08015d85
 8015b78:	08015d95 	.word	0x08015d95
 8015b7c:	08015db1 	.word	0x08015db1
 8015b80:	08015da5 	.word	0x08015da5
 8015b84:	08015dd7 	.word	0x08015dd7
 8015b88:	08015dbf 	.word	0x08015dbf
    {
        case MIB_DEVICE_CLASS:
        {
            mibGet->Param.Class = MacCtx.NvmCtx->DeviceClass;
 8015b8c:	4b97      	ldr	r3, [pc, #604]	; (8015dec <LoRaMacMibGetRequestConfirm+0x32c>)
 8015b8e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015b92:	f893 207c 	ldrb.w	r2, [r3, #124]	; 0x7c
 8015b96:	687b      	ldr	r3, [r7, #4]
 8015b98:	711a      	strb	r2, [r3, #4]
            break;
 8015b9a:	e122      	b.n	8015de2 <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_NETWORK_ACTIVATION:
        {
            mibGet->Param.NetworkActivation = MacCtx.NvmCtx->NetworkActivation;
 8015b9c:	4b93      	ldr	r3, [pc, #588]	; (8015dec <LoRaMacMibGetRequestConfirm+0x32c>)
 8015b9e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015ba2:	f893 2164 	ldrb.w	r2, [r3, #356]	; 0x164
 8015ba6:	687b      	ldr	r3, [r7, #4]
 8015ba8:	711a      	strb	r2, [r3, #4]
            break;
 8015baa:	e11a      	b.n	8015de2 <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_DEV_EUI:
        {
            mibGet->Param.DevEui = SecureElementGetDevEui( );
 8015bac:	f7fa ffdc 	bl	8010b68 <SecureElementGetDevEui>
 8015bb0:	4602      	mov	r2, r0
 8015bb2:	687b      	ldr	r3, [r7, #4]
 8015bb4:	605a      	str	r2, [r3, #4]
            break;
 8015bb6:	e114      	b.n	8015de2 <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_JOIN_EUI:
        {
            mibGet->Param.JoinEui = SecureElementGetJoinEui( );
 8015bb8:	f7fa fffa 	bl	8010bb0 <SecureElementGetJoinEui>
 8015bbc:	4602      	mov	r2, r0
 8015bbe:	687b      	ldr	r3, [r7, #4]
 8015bc0:	605a      	str	r2, [r3, #4]
            break;
 8015bc2:	e10e      	b.n	8015de2 <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_ADR:
        {
            mibGet->Param.AdrEnable = MacCtx.NvmCtx->AdrCtrlOn;
 8015bc4:	4b89      	ldr	r3, [pc, #548]	; (8015dec <LoRaMacMibGetRequestConfirm+0x32c>)
 8015bc6:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015bca:	f893 207e 	ldrb.w	r2, [r3, #126]	; 0x7e
 8015bce:	687b      	ldr	r3, [r7, #4]
 8015bd0:	711a      	strb	r2, [r3, #4]
            break;
 8015bd2:	e106      	b.n	8015de2 <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_NET_ID:
        {
            mibGet->Param.NetID = MacCtx.NvmCtx->NetID;
 8015bd4:	4b85      	ldr	r3, [pc, #532]	; (8015dec <LoRaMacMibGetRequestConfirm+0x32c>)
 8015bd6:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015bda:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8015bdc:	687b      	ldr	r3, [r7, #4]
 8015bde:	605a      	str	r2, [r3, #4]
            break;
 8015be0:	e0ff      	b.n	8015de2 <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_DEV_ADDR:
        {
            mibGet->Param.DevAddr = MacCtx.NvmCtx->DevAddr;
 8015be2:	4b82      	ldr	r3, [pc, #520]	; (8015dec <LoRaMacMibGetRequestConfirm+0x32c>)
 8015be4:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015be8:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8015bea:	687b      	ldr	r3, [r7, #4]
 8015bec:	605a      	str	r2, [r3, #4]
            break;
 8015bee:	e0f8      	b.n	8015de2 <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_PUBLIC_NETWORK:
        {
            mibGet->Param.EnablePublicNetwork = MacCtx.NvmCtx->PublicNetwork;
 8015bf0:	4b7e      	ldr	r3, [pc, #504]	; (8015dec <LoRaMacMibGetRequestConfirm+0x32c>)
 8015bf2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015bf6:	f893 207d 	ldrb.w	r2, [r3, #125]	; 0x7d
 8015bfa:	687b      	ldr	r3, [r7, #4]
 8015bfc:	711a      	strb	r2, [r3, #4]
            break;
 8015bfe:	e0f0      	b.n	8015de2 <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_REPEATER_SUPPORT:
        {
            mibGet->Param.EnableRepeaterSupport = MacCtx.NvmCtx->RepeaterSupport;
 8015c00:	4b7a      	ldr	r3, [pc, #488]	; (8015dec <LoRaMacMibGetRequestConfirm+0x32c>)
 8015c02:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015c06:	f893 20ca 	ldrb.w	r2, [r3, #202]	; 0xca
 8015c0a:	687b      	ldr	r3, [r7, #4]
 8015c0c:	711a      	strb	r2, [r3, #4]
            break;
 8015c0e:	e0e8      	b.n	8015de2 <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_CHANNELS:
        {
            getPhy.Attribute = PHY_CHANNELS;
 8015c10:	231d      	movs	r3, #29
 8015c12:	743b      	strb	r3, [r7, #16]
            phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 8015c14:	4b75      	ldr	r3, [pc, #468]	; (8015dec <LoRaMacMibGetRequestConfirm+0x32c>)
 8015c16:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015c1a:	781b      	ldrb	r3, [r3, #0]
 8015c1c:	f107 0210 	add.w	r2, r7, #16
 8015c20:	4611      	mov	r1, r2
 8015c22:	4618      	mov	r0, r3
 8015c24:	f002 ffad 	bl	8018b82 <RegionGetPhyParam>
 8015c28:	4603      	mov	r3, r0
 8015c2a:	60fb      	str	r3, [r7, #12]

            mibGet->Param.ChannelList = phyParam.Channels;
 8015c2c:	68fa      	ldr	r2, [r7, #12]
 8015c2e:	687b      	ldr	r3, [r7, #4]
 8015c30:	605a      	str	r2, [r3, #4]
            break;
 8015c32:	e0d6      	b.n	8015de2 <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_RX2_CHANNEL:
        {
            mibGet->Param.Rx2Channel = MacCtx.NvmCtx->MacParams.Rx2Channel;
 8015c34:	4b6d      	ldr	r3, [pc, #436]	; (8015dec <LoRaMacMibGetRequestConfirm+0x32c>)
 8015c36:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 8015c3a:	687b      	ldr	r3, [r7, #4]
 8015c3c:	3304      	adds	r3, #4
 8015c3e:	32a8      	adds	r2, #168	; 0xa8
 8015c40:	e892 0003 	ldmia.w	r2, {r0, r1}
 8015c44:	e883 0003 	stmia.w	r3, {r0, r1}
            break;
 8015c48:	e0cb      	b.n	8015de2 <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_RX2_DEFAULT_CHANNEL:
        {
            mibGet->Param.Rx2Channel = MacCtx.NvmCtx->MacParamsDefaults.Rx2Channel;
 8015c4a:	4b68      	ldr	r3, [pc, #416]	; (8015dec <LoRaMacMibGetRequestConfirm+0x32c>)
 8015c4c:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 8015c50:	687b      	ldr	r3, [r7, #4]
 8015c52:	3304      	adds	r3, #4
 8015c54:	3228      	adds	r2, #40	; 0x28
 8015c56:	e892 0003 	ldmia.w	r2, {r0, r1}
 8015c5a:	e883 0003 	stmia.w	r3, {r0, r1}
            break;
 8015c5e:	e0c0      	b.n	8015de2 <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_RXC_CHANNEL:
        {
            mibGet->Param.RxCChannel = MacCtx.NvmCtx->MacParams.RxCChannel;
 8015c60:	4b62      	ldr	r3, [pc, #392]	; (8015dec <LoRaMacMibGetRequestConfirm+0x32c>)
 8015c62:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 8015c66:	687b      	ldr	r3, [r7, #4]
 8015c68:	3304      	adds	r3, #4
 8015c6a:	32b0      	adds	r2, #176	; 0xb0
 8015c6c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8015c70:	e883 0003 	stmia.w	r3, {r0, r1}
            break;
 8015c74:	e0b5      	b.n	8015de2 <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_RXC_DEFAULT_CHANNEL:
        {
            mibGet->Param.RxCChannel = MacCtx.NvmCtx->MacParamsDefaults.RxCChannel;
 8015c76:	4b5d      	ldr	r3, [pc, #372]	; (8015dec <LoRaMacMibGetRequestConfirm+0x32c>)
 8015c78:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 8015c7c:	687b      	ldr	r3, [r7, #4]
 8015c7e:	3304      	adds	r3, #4
 8015c80:	3230      	adds	r2, #48	; 0x30
 8015c82:	e892 0003 	ldmia.w	r2, {r0, r1}
 8015c86:	e883 0003 	stmia.w	r3, {r0, r1}
            break;
 8015c8a:	e0aa      	b.n	8015de2 <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_CHANNELS_DEFAULT_MASK:
        {
            getPhy.Attribute = PHY_CHANNELS_DEFAULT_MASK;
 8015c8c:	231b      	movs	r3, #27
 8015c8e:	743b      	strb	r3, [r7, #16]
            phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 8015c90:	4b56      	ldr	r3, [pc, #344]	; (8015dec <LoRaMacMibGetRequestConfirm+0x32c>)
 8015c92:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015c96:	781b      	ldrb	r3, [r3, #0]
 8015c98:	f107 0210 	add.w	r2, r7, #16
 8015c9c:	4611      	mov	r1, r2
 8015c9e:	4618      	mov	r0, r3
 8015ca0:	f002 ff6f 	bl	8018b82 <RegionGetPhyParam>
 8015ca4:	4603      	mov	r3, r0
 8015ca6:	60fb      	str	r3, [r7, #12]

            mibGet->Param.ChannelsDefaultMask = phyParam.ChannelsMask;
 8015ca8:	68fa      	ldr	r2, [r7, #12]
 8015caa:	687b      	ldr	r3, [r7, #4]
 8015cac:	605a      	str	r2, [r3, #4]
            break;
 8015cae:	e098      	b.n	8015de2 <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_CHANNELS_MASK:
        {
            getPhy.Attribute = PHY_CHANNELS_MASK;
 8015cb0:	231a      	movs	r3, #26
 8015cb2:	743b      	strb	r3, [r7, #16]
            phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 8015cb4:	4b4d      	ldr	r3, [pc, #308]	; (8015dec <LoRaMacMibGetRequestConfirm+0x32c>)
 8015cb6:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015cba:	781b      	ldrb	r3, [r3, #0]
 8015cbc:	f107 0210 	add.w	r2, r7, #16
 8015cc0:	4611      	mov	r1, r2
 8015cc2:	4618      	mov	r0, r3
 8015cc4:	f002 ff5d 	bl	8018b82 <RegionGetPhyParam>
 8015cc8:	4603      	mov	r3, r0
 8015cca:	60fb      	str	r3, [r7, #12]

            mibGet->Param.ChannelsMask = phyParam.ChannelsMask;
 8015ccc:	68fa      	ldr	r2, [r7, #12]
 8015cce:	687b      	ldr	r3, [r7, #4]
 8015cd0:	605a      	str	r2, [r3, #4]
            break;
 8015cd2:	e086      	b.n	8015de2 <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_CHANNELS_NB_TRANS:
        {
            mibGet->Param.ChannelsNbTrans = MacCtx.NvmCtx->MacParams.ChannelsNbTrans;
 8015cd4:	4b45      	ldr	r3, [pc, #276]	; (8015dec <LoRaMacMibGetRequestConfirm+0x32c>)
 8015cd6:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015cda:	f893 20a4 	ldrb.w	r2, [r3, #164]	; 0xa4
 8015cde:	687b      	ldr	r3, [r7, #4]
 8015ce0:	711a      	strb	r2, [r3, #4]
            break;
 8015ce2:	e07e      	b.n	8015de2 <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_MAX_RX_WINDOW_DURATION:
        {
            mibGet->Param.MaxRxWindow = MacCtx.NvmCtx->MacParams.MaxRxWindow;
 8015ce4:	4b41      	ldr	r3, [pc, #260]	; (8015dec <LoRaMacMibGetRequestConfirm+0x32c>)
 8015ce6:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015cea:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8015cee:	687b      	ldr	r3, [r7, #4]
 8015cf0:	605a      	str	r2, [r3, #4]
            break;
 8015cf2:	e076      	b.n	8015de2 <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_RECEIVE_DELAY_1:
        {
            mibGet->Param.ReceiveDelay1 = MacCtx.NvmCtx->MacParams.ReceiveDelay1;
 8015cf4:	4b3d      	ldr	r3, [pc, #244]	; (8015dec <LoRaMacMibGetRequestConfirm+0x32c>)
 8015cf6:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015cfa:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
 8015cfe:	687b      	ldr	r3, [r7, #4]
 8015d00:	605a      	str	r2, [r3, #4]
            break;
 8015d02:	e06e      	b.n	8015de2 <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_RECEIVE_DELAY_2:
        {
            mibGet->Param.ReceiveDelay2 = MacCtx.NvmCtx->MacParams.ReceiveDelay2;
 8015d04:	4b39      	ldr	r3, [pc, #228]	; (8015dec <LoRaMacMibGetRequestConfirm+0x32c>)
 8015d06:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015d0a:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 8015d0e:	687b      	ldr	r3, [r7, #4]
 8015d10:	605a      	str	r2, [r3, #4]
            break;
 8015d12:	e066      	b.n	8015de2 <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_JOIN_ACCEPT_DELAY_1:
        {
            mibGet->Param.JoinAcceptDelay1 = MacCtx.NvmCtx->MacParams.JoinAcceptDelay1;
 8015d14:	4b35      	ldr	r3, [pc, #212]	; (8015dec <LoRaMacMibGetRequestConfirm+0x32c>)
 8015d16:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015d1a:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
 8015d1e:	687b      	ldr	r3, [r7, #4]
 8015d20:	605a      	str	r2, [r3, #4]
            break;
 8015d22:	e05e      	b.n	8015de2 <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_JOIN_ACCEPT_DELAY_2:
        {
            mibGet->Param.JoinAcceptDelay2 = MacCtx.NvmCtx->MacParams.JoinAcceptDelay2;
 8015d24:	4b31      	ldr	r3, [pc, #196]	; (8015dec <LoRaMacMibGetRequestConfirm+0x32c>)
 8015d26:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015d2a:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
 8015d2e:	687b      	ldr	r3, [r7, #4]
 8015d30:	605a      	str	r2, [r3, #4]
            break;
 8015d32:	e056      	b.n	8015de2 <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_CHANNELS_DEFAULT_DATARATE:
        {
            mibGet->Param.ChannelsDefaultDatarate = MacCtx.NvmCtx->MacParamsDefaults.ChannelsDatarate;
 8015d34:	4b2d      	ldr	r3, [pc, #180]	; (8015dec <LoRaMacMibGetRequestConfirm+0x32c>)
 8015d36:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015d3a:	f993 2005 	ldrsb.w	r2, [r3, #5]
 8015d3e:	687b      	ldr	r3, [r7, #4]
 8015d40:	711a      	strb	r2, [r3, #4]
            break;
 8015d42:	e04e      	b.n	8015de2 <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_CHANNELS_DATARATE:
        {
            mibGet->Param.ChannelsDatarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 8015d44:	4b29      	ldr	r3, [pc, #164]	; (8015dec <LoRaMacMibGetRequestConfirm+0x32c>)
 8015d46:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015d4a:	f993 2085 	ldrsb.w	r2, [r3, #133]	; 0x85
 8015d4e:	687b      	ldr	r3, [r7, #4]
 8015d50:	711a      	strb	r2, [r3, #4]
            break;
 8015d52:	e046      	b.n	8015de2 <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_CHANNELS_DEFAULT_TX_POWER:
        {
            mibGet->Param.ChannelsDefaultTxPower = MacCtx.NvmCtx->MacParamsDefaults.ChannelsTxPower;
 8015d54:	4b25      	ldr	r3, [pc, #148]	; (8015dec <LoRaMacMibGetRequestConfirm+0x32c>)
 8015d56:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015d5a:	f993 2004 	ldrsb.w	r2, [r3, #4]
 8015d5e:	687b      	ldr	r3, [r7, #4]
 8015d60:	711a      	strb	r2, [r3, #4]
            break;
 8015d62:	e03e      	b.n	8015de2 <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_CHANNELS_TX_POWER:
        {
            mibGet->Param.ChannelsTxPower = MacCtx.NvmCtx->MacParams.ChannelsTxPower;
 8015d64:	4b21      	ldr	r3, [pc, #132]	; (8015dec <LoRaMacMibGetRequestConfirm+0x32c>)
 8015d66:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015d6a:	f993 2084 	ldrsb.w	r2, [r3, #132]	; 0x84
 8015d6e:	687b      	ldr	r3, [r7, #4]
 8015d70:	711a      	strb	r2, [r3, #4]
            break;
 8015d72:	e036      	b.n	8015de2 <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_SYSTEM_MAX_RX_ERROR:
        {
            mibGet->Param.SystemMaxRxError = MacCtx.NvmCtx->MacParams.SystemMaxRxError;
 8015d74:	4b1d      	ldr	r3, [pc, #116]	; (8015dec <LoRaMacMibGetRequestConfirm+0x32c>)
 8015d76:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015d7a:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8015d7e:	687b      	ldr	r3, [r7, #4]
 8015d80:	605a      	str	r2, [r3, #4]
            break;
 8015d82:	e02e      	b.n	8015de2 <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_MIN_RX_SYMBOLS:
        {
            mibGet->Param.MinRxSymbols = MacCtx.NvmCtx->MacParams.MinRxSymbols;
 8015d84:	4b19      	ldr	r3, [pc, #100]	; (8015dec <LoRaMacMibGetRequestConfirm+0x32c>)
 8015d86:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015d8a:	f893 208c 	ldrb.w	r2, [r3, #140]	; 0x8c
 8015d8e:	687b      	ldr	r3, [r7, #4]
 8015d90:	711a      	strb	r2, [r3, #4]
            break;
 8015d92:	e026      	b.n	8015de2 <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_ANTENNA_GAIN:
        {
            mibGet->Param.AntennaGain = MacCtx.NvmCtx->MacParams.AntennaGain;
 8015d94:	4b15      	ldr	r3, [pc, #84]	; (8015dec <LoRaMacMibGetRequestConfirm+0x32c>)
 8015d96:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015d9a:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
 8015d9e:	687b      	ldr	r3, [r7, #4]
 8015da0:	605a      	str	r2, [r3, #4]
            break;
 8015da2:	e01e      	b.n	8015de2 <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_NVM_CTXS:
        {
            mibGet->Param.Contexts = GetCtxs( );
 8015da4:	f7fe ffa2 	bl	8014cec <GetCtxs>
 8015da8:	4602      	mov	r2, r0
 8015daa:	687b      	ldr	r3, [r7, #4]
 8015dac:	605a      	str	r2, [r3, #4]
            break;
 8015dae:	e018      	b.n	8015de2 <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_DEFAULT_ANTENNA_GAIN:
        {
            mibGet->Param.DefaultAntennaGain = MacCtx.NvmCtx->MacParamsDefaults.AntennaGain;
 8015db0:	4b0e      	ldr	r3, [pc, #56]	; (8015dec <LoRaMacMibGetRequestConfirm+0x32c>)
 8015db2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015db6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8015db8:	687b      	ldr	r3, [r7, #4]
 8015dba:	605a      	str	r2, [r3, #4]
            break;
 8015dbc:	e011      	b.n	8015de2 <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_LORAWAN_VERSION:
        {
            mibGet->Param.LrWanVersion.LoRaWan = MacCtx.NvmCtx->Version;
 8015dbe:	4b0b      	ldr	r3, [pc, #44]	; (8015dec <LoRaMacMibGetRequestConfirm+0x32c>)
 8015dc0:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 8015dc4:	687b      	ldr	r3, [r7, #4]
 8015dc6:	f8d2 2160 	ldr.w	r2, [r2, #352]	; 0x160
 8015dca:	605a      	str	r2, [r3, #4]
            mibGet->Param.LrWanVersion.LoRaWanRegion = RegionGetVersion( );
 8015dcc:	687c      	ldr	r4, [r7, #4]
 8015dce:	f003 f91d 	bl	801900c <RegionGetVersion>
 8015dd2:	60a0      	str	r0, [r4, #8]
            break;
 8015dd4:	e005      	b.n	8015de2 <LoRaMacMibGetRequestConfirm+0x322>
        }
        default:
        {
            status = LoRaMacClassBMibGetRequestConfirm( mibGet );
 8015dd6:	6878      	ldr	r0, [r7, #4]
 8015dd8:	f000 ff69 	bl	8016cae <LoRaMacClassBMibGetRequestConfirm>
 8015ddc:	4603      	mov	r3, r0
 8015dde:	75fb      	strb	r3, [r7, #23]
            break;
 8015de0:	bf00      	nop
        }
    }
    return status;
 8015de2:	7dfb      	ldrb	r3, [r7, #23]
}
 8015de4:	4618      	mov	r0, r3
 8015de6:	371c      	adds	r7, #28
 8015de8:	46bd      	mov	sp, r7
 8015dea:	bd90      	pop	{r4, r7, pc}
 8015dec:	20000ac8 	.word	0x20000ac8

08015df0 <LoRaMacMibSetRequestConfirm>:

LoRaMacStatus_t LoRaMacMibSetRequestConfirm( MibRequestConfirm_t* mibSet )
{
 8015df0:	b580      	push	{r7, lr}
 8015df2:	b086      	sub	sp, #24
 8015df4:	af00      	add	r7, sp, #0
 8015df6:	6078      	str	r0, [r7, #4]
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 8015df8:	2300      	movs	r3, #0
 8015dfa:	75fb      	strb	r3, [r7, #23]
    ChanMaskSetParams_t chanMaskSet;
    VerifyParams_t verify;

    if( mibSet == NULL )
 8015dfc:	687b      	ldr	r3, [r7, #4]
 8015dfe:	2b00      	cmp	r3, #0
 8015e00:	d101      	bne.n	8015e06 <LoRaMacMibSetRequestConfirm+0x16>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 8015e02:	2303      	movs	r3, #3
 8015e04:	e379      	b.n	80164fa <LoRaMacMibSetRequestConfirm+0x70a>
    }
    if( ( MacCtx.MacState & LORAMAC_TX_RUNNING ) == LORAMAC_TX_RUNNING )
 8015e06:	4bbb      	ldr	r3, [pc, #748]	; (80160f4 <LoRaMacMibSetRequestConfirm+0x304>)
 8015e08:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 8015e0c:	f003 0302 	and.w	r3, r3, #2
 8015e10:	2b00      	cmp	r3, #0
 8015e12:	d001      	beq.n	8015e18 <LoRaMacMibSetRequestConfirm+0x28>
    {
        return LORAMAC_STATUS_BUSY;
 8015e14:	2301      	movs	r3, #1
 8015e16:	e370      	b.n	80164fa <LoRaMacMibSetRequestConfirm+0x70a>
    }

    switch( mibSet->Type )
 8015e18:	687b      	ldr	r3, [r7, #4]
 8015e1a:	781b      	ldrb	r3, [r3, #0]
 8015e1c:	2b27      	cmp	r3, #39	; 0x27
 8015e1e:	f200 8346 	bhi.w	80164ae <LoRaMacMibSetRequestConfirm+0x6be>
 8015e22:	a201      	add	r2, pc, #4	; (adr r2, 8015e28 <LoRaMacMibSetRequestConfirm+0x38>)
 8015e24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8015e28:	08015ec9 	.word	0x08015ec9
 8015e2c:	08015ed9 	.word	0x08015ed9
 8015e30:	08015ef7 	.word	0x08015ef7
 8015e34:	08015f0f 	.word	0x08015f0f
 8015e38:	08015f27 	.word	0x08015f27
 8015e3c:	08015f37 	.word	0x08015f37
 8015e40:	08015f45 	.word	0x08015f45
 8015e44:	08015f53 	.word	0x08015f53
 8015e48:	08015f79 	.word	0x08015f79
 8015e4c:	08015f9f 	.word	0x08015f9f
 8015e50:	08015fc5 	.word	0x08015fc5
 8015e54:	08015feb 	.word	0x08015feb
 8015e58:	08016011 	.word	0x08016011
 8015e5c:	08016037 	.word	0x08016037
 8015e60:	0801605d 	.word	0x0801605d
 8015e64:	08016083 	.word	0x08016083
 8015e68:	080160ab 	.word	0x080160ab
 8015e6c:	080164af 	.word	0x080164af
 8015e70:	080160bb 	.word	0x080160bb
 8015e74:	0801613f 	.word	0x0801613f
 8015e78:	08016189 	.word	0x08016189
 8015e7c:	080161fd 	.word	0x080161fd
 8015e80:	08016279 	.word	0x08016279
 8015e84:	08016247 	.word	0x08016247
 8015e88:	080162ab 	.word	0x080162ab
 8015e8c:	080162d1 	.word	0x080162d1
 8015e90:	080162e1 	.word	0x080162e1
 8015e94:	080162f1 	.word	0x080162f1
 8015e98:	08016301 	.word	0x08016301
 8015e9c:	08016311 	.word	0x08016311
 8015ea0:	08016321 	.word	0x08016321
 8015ea4:	08016357 	.word	0x08016357
 8015ea8:	080163d1 	.word	0x080163d1
 8015eac:	0801639b 	.word	0x0801639b
 8015eb0:	08016411 	.word	0x08016411
 8015eb4:	0801642b 	.word	0x0801642b
 8015eb8:	08016445 	.word	0x08016445
 8015ebc:	08016455 	.word	0x08016455
 8015ec0:	08016463 	.word	0x08016463
 8015ec4:	08016481 	.word	0x08016481
    {
        case MIB_DEVICE_CLASS:
        {
            status = SwitchClass( mibSet->Param.Class );
 8015ec8:	687b      	ldr	r3, [r7, #4]
 8015eca:	791b      	ldrb	r3, [r3, #4]
 8015ecc:	4618      	mov	r0, r3
 8015ece:	f7fd f98f 	bl	80131f0 <SwitchClass>
 8015ed2:	4603      	mov	r3, r0
 8015ed4:	75fb      	strb	r3, [r7, #23]
            break;
 8015ed6:	e30b      	b.n	80164f0 <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_NETWORK_ACTIVATION:
        {
            if( mibSet->Param.NetworkActivation != ACTIVATION_TYPE_OTAA  )
 8015ed8:	687b      	ldr	r3, [r7, #4]
 8015eda:	791b      	ldrb	r3, [r3, #4]
 8015edc:	2b02      	cmp	r3, #2
 8015ede:	d007      	beq.n	8015ef0 <LoRaMacMibSetRequestConfirm+0x100>
            {
                MacCtx.NvmCtx->NetworkActivation = mibSet->Param.NetworkActivation;
 8015ee0:	4b84      	ldr	r3, [pc, #528]	; (80160f4 <LoRaMacMibSetRequestConfirm+0x304>)
 8015ee2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015ee6:	687a      	ldr	r2, [r7, #4]
 8015ee8:	7912      	ldrb	r2, [r2, #4]
 8015eea:	f883 2164 	strb.w	r2, [r3, #356]	; 0x164
            }
            else
            {   // Do not allow to set ACTIVATION_TYPE_OTAA since the MAC will set it automatically after a successful join process.
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 8015eee:	e2ff      	b.n	80164f0 <LoRaMacMibSetRequestConfirm+0x700>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8015ef0:	2303      	movs	r3, #3
 8015ef2:	75fb      	strb	r3, [r7, #23]
            break;
 8015ef4:	e2fc      	b.n	80164f0 <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_DEV_EUI:
        {
            if( SecureElementSetDevEui( mibSet->Param.DevEui ) != SECURE_ELEMENT_SUCCESS )
 8015ef6:	687b      	ldr	r3, [r7, #4]
 8015ef8:	685b      	ldr	r3, [r3, #4]
 8015efa:	4618      	mov	r0, r3
 8015efc:	f7fa fe1a 	bl	8010b34 <SecureElementSetDevEui>
 8015f00:	4603      	mov	r3, r0
 8015f02:	2b00      	cmp	r3, #0
 8015f04:	f000 82d9 	beq.w	80164ba <LoRaMacMibSetRequestConfirm+0x6ca>
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8015f08:	2303      	movs	r3, #3
 8015f0a:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8015f0c:	e2d5      	b.n	80164ba <LoRaMacMibSetRequestConfirm+0x6ca>
        }
        case MIB_JOIN_EUI:
        {
            if( SecureElementSetJoinEui( mibSet->Param.JoinEui ) != SECURE_ELEMENT_SUCCESS )
 8015f0e:	687b      	ldr	r3, [r7, #4]
 8015f10:	685b      	ldr	r3, [r3, #4]
 8015f12:	4618      	mov	r0, r3
 8015f14:	f7fa fe32 	bl	8010b7c <SecureElementSetJoinEui>
 8015f18:	4603      	mov	r3, r0
 8015f1a:	2b00      	cmp	r3, #0
 8015f1c:	f000 82cf 	beq.w	80164be <LoRaMacMibSetRequestConfirm+0x6ce>
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8015f20:	2303      	movs	r3, #3
 8015f22:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8015f24:	e2cb      	b.n	80164be <LoRaMacMibSetRequestConfirm+0x6ce>
        }
        case MIB_ADR:
        {
            MacCtx.NvmCtx->AdrCtrlOn = mibSet->Param.AdrEnable;
 8015f26:	4b73      	ldr	r3, [pc, #460]	; (80160f4 <LoRaMacMibSetRequestConfirm+0x304>)
 8015f28:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015f2c:	687a      	ldr	r2, [r7, #4]
 8015f2e:	7912      	ldrb	r2, [r2, #4]
 8015f30:	f883 207e 	strb.w	r2, [r3, #126]	; 0x7e
            break;
 8015f34:	e2dc      	b.n	80164f0 <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_NET_ID:
        {
            MacCtx.NvmCtx->NetID = mibSet->Param.NetID;
 8015f36:	4b6f      	ldr	r3, [pc, #444]	; (80160f4 <LoRaMacMibSetRequestConfirm+0x304>)
 8015f38:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015f3c:	687a      	ldr	r2, [r7, #4]
 8015f3e:	6852      	ldr	r2, [r2, #4]
 8015f40:	649a      	str	r2, [r3, #72]	; 0x48
            break;
 8015f42:	e2d5      	b.n	80164f0 <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_DEV_ADDR:
        {
            MacCtx.NvmCtx->DevAddr = mibSet->Param.DevAddr;
 8015f44:	4b6b      	ldr	r3, [pc, #428]	; (80160f4 <LoRaMacMibSetRequestConfirm+0x304>)
 8015f46:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015f4a:	687a      	ldr	r2, [r7, #4]
 8015f4c:	6852      	ldr	r2, [r2, #4]
 8015f4e:	64da      	str	r2, [r3, #76]	; 0x4c
            break;
 8015f50:	e2ce      	b.n	80164f0 <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_APP_KEY:
        {
            if( mibSet->Param.AppKey != NULL )
 8015f52:	687b      	ldr	r3, [r7, #4]
 8015f54:	685b      	ldr	r3, [r3, #4]
 8015f56:	2b00      	cmp	r3, #0
 8015f58:	d00b      	beq.n	8015f72 <LoRaMacMibSetRequestConfirm+0x182>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( APP_KEY, mibSet->Param.AppKey ) )
 8015f5a:	687b      	ldr	r3, [r7, #4]
 8015f5c:	685b      	ldr	r3, [r3, #4]
 8015f5e:	4619      	mov	r1, r3
 8015f60:	2000      	movs	r0, #0
 8015f62:	f002 f833 	bl	8017fcc <LoRaMacCryptoSetKey>
 8015f66:	4603      	mov	r3, r0
 8015f68:	2b00      	cmp	r3, #0
 8015f6a:	f000 82aa 	beq.w	80164c2 <LoRaMacMibSetRequestConfirm+0x6d2>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 8015f6e:	2311      	movs	r3, #17
 8015f70:	e2c3      	b.n	80164fa <LoRaMacMibSetRequestConfirm+0x70a>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8015f72:	2303      	movs	r3, #3
 8015f74:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8015f76:	e2a4      	b.n	80164c2 <LoRaMacMibSetRequestConfirm+0x6d2>
        }
        case MIB_NWK_KEY:
        {
            if( mibSet->Param.NwkKey != NULL )
 8015f78:	687b      	ldr	r3, [r7, #4]
 8015f7a:	685b      	ldr	r3, [r3, #4]
 8015f7c:	2b00      	cmp	r3, #0
 8015f7e:	d00b      	beq.n	8015f98 <LoRaMacMibSetRequestConfirm+0x1a8>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( NWK_KEY, mibSet->Param.NwkKey ) )
 8015f80:	687b      	ldr	r3, [r7, #4]
 8015f82:	685b      	ldr	r3, [r3, #4]
 8015f84:	4619      	mov	r1, r3
 8015f86:	2001      	movs	r0, #1
 8015f88:	f002 f820 	bl	8017fcc <LoRaMacCryptoSetKey>
 8015f8c:	4603      	mov	r3, r0
 8015f8e:	2b00      	cmp	r3, #0
 8015f90:	f000 8299 	beq.w	80164c6 <LoRaMacMibSetRequestConfirm+0x6d6>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 8015f94:	2311      	movs	r3, #17
 8015f96:	e2b0      	b.n	80164fa <LoRaMacMibSetRequestConfirm+0x70a>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8015f98:	2303      	movs	r3, #3
 8015f9a:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8015f9c:	e293      	b.n	80164c6 <LoRaMacMibSetRequestConfirm+0x6d6>
            break;
        }
#else /* USE_LRWAN_1_1_X_CRYPTO == 0 */
        case MIB_NWK_S_KEY:
        {
            if( mibSet->Param.NwkSKey != NULL )
 8015f9e:	687b      	ldr	r3, [r7, #4]
 8015fa0:	685b      	ldr	r3, [r3, #4]
 8015fa2:	2b00      	cmp	r3, #0
 8015fa4:	d00b      	beq.n	8015fbe <LoRaMacMibSetRequestConfirm+0x1ce>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( NWK_S_KEY, mibSet->Param.NwkSKey ) )
 8015fa6:	687b      	ldr	r3, [r7, #4]
 8015fa8:	685b      	ldr	r3, [r3, #4]
 8015faa:	4619      	mov	r1, r3
 8015fac:	2002      	movs	r0, #2
 8015fae:	f002 f80d 	bl	8017fcc <LoRaMacCryptoSetKey>
 8015fb2:	4603      	mov	r3, r0
 8015fb4:	2b00      	cmp	r3, #0
 8015fb6:	f000 8288 	beq.w	80164ca <LoRaMacMibSetRequestConfirm+0x6da>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 8015fba:	2311      	movs	r3, #17
 8015fbc:	e29d      	b.n	80164fa <LoRaMacMibSetRequestConfirm+0x70a>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8015fbe:	2303      	movs	r3, #3
 8015fc0:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8015fc2:	e282      	b.n	80164ca <LoRaMacMibSetRequestConfirm+0x6da>
        }
#endif /* USE_LRWAN_1_1_X_CRYPTO */
        case MIB_APP_S_KEY:
        {
            if( mibSet->Param.AppSKey != NULL )
 8015fc4:	687b      	ldr	r3, [r7, #4]
 8015fc6:	685b      	ldr	r3, [r3, #4]
 8015fc8:	2b00      	cmp	r3, #0
 8015fca:	d00b      	beq.n	8015fe4 <LoRaMacMibSetRequestConfirm+0x1f4>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( APP_S_KEY, mibSet->Param.AppSKey ) )
 8015fcc:	687b      	ldr	r3, [r7, #4]
 8015fce:	685b      	ldr	r3, [r3, #4]
 8015fd0:	4619      	mov	r1, r3
 8015fd2:	2003      	movs	r0, #3
 8015fd4:	f001 fffa 	bl	8017fcc <LoRaMacCryptoSetKey>
 8015fd8:	4603      	mov	r3, r0
 8015fda:	2b00      	cmp	r3, #0
 8015fdc:	f000 8277 	beq.w	80164ce <LoRaMacMibSetRequestConfirm+0x6de>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 8015fe0:	2311      	movs	r3, #17
 8015fe2:	e28a      	b.n	80164fa <LoRaMacMibSetRequestConfirm+0x70a>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8015fe4:	2303      	movs	r3, #3
 8015fe6:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8015fe8:	e271      	b.n	80164ce <LoRaMacMibSetRequestConfirm+0x6de>
        }
        case MIB_MC_KE_KEY:
        {
            if( mibSet->Param.McKEKey != NULL )
 8015fea:	687b      	ldr	r3, [r7, #4]
 8015fec:	685b      	ldr	r3, [r3, #4]
 8015fee:	2b00      	cmp	r3, #0
 8015ff0:	d00b      	beq.n	801600a <LoRaMacMibSetRequestConfirm+0x21a>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( MC_KE_KEY, mibSet->Param.McKEKey ) )
 8015ff2:	687b      	ldr	r3, [r7, #4]
 8015ff4:	685b      	ldr	r3, [r3, #4]
 8015ff6:	4619      	mov	r1, r3
 8015ff8:	207f      	movs	r0, #127	; 0x7f
 8015ffa:	f001 ffe7 	bl	8017fcc <LoRaMacCryptoSetKey>
 8015ffe:	4603      	mov	r3, r0
 8016000:	2b00      	cmp	r3, #0
 8016002:	f000 8266 	beq.w	80164d2 <LoRaMacMibSetRequestConfirm+0x6e2>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 8016006:	2311      	movs	r3, #17
 8016008:	e277      	b.n	80164fa <LoRaMacMibSetRequestConfirm+0x70a>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 801600a:	2303      	movs	r3, #3
 801600c:	75fb      	strb	r3, [r7, #23]
            }
            break;
 801600e:	e260      	b.n	80164d2 <LoRaMacMibSetRequestConfirm+0x6e2>
        }
        case MIB_MC_KEY_0:
        {
            if( mibSet->Param.McKey0 != NULL )
 8016010:	687b      	ldr	r3, [r7, #4]
 8016012:	685b      	ldr	r3, [r3, #4]
 8016014:	2b00      	cmp	r3, #0
 8016016:	d00b      	beq.n	8016030 <LoRaMacMibSetRequestConfirm+0x240>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( MC_KEY_0, mibSet->Param.McKey0 ) )
 8016018:	687b      	ldr	r3, [r7, #4]
 801601a:	685b      	ldr	r3, [r3, #4]
 801601c:	4619      	mov	r1, r3
 801601e:	2080      	movs	r0, #128	; 0x80
 8016020:	f001 ffd4 	bl	8017fcc <LoRaMacCryptoSetKey>
 8016024:	4603      	mov	r3, r0
 8016026:	2b00      	cmp	r3, #0
 8016028:	f000 8255 	beq.w	80164d6 <LoRaMacMibSetRequestConfirm+0x6e6>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 801602c:	2311      	movs	r3, #17
 801602e:	e264      	b.n	80164fa <LoRaMacMibSetRequestConfirm+0x70a>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8016030:	2303      	movs	r3, #3
 8016032:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8016034:	e24f      	b.n	80164d6 <LoRaMacMibSetRequestConfirm+0x6e6>
        }
        case MIB_MC_APP_S_KEY_0:
        {
            if( mibSet->Param.McAppSKey0 != NULL )
 8016036:	687b      	ldr	r3, [r7, #4]
 8016038:	685b      	ldr	r3, [r3, #4]
 801603a:	2b00      	cmp	r3, #0
 801603c:	d00b      	beq.n	8016056 <LoRaMacMibSetRequestConfirm+0x266>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( MC_APP_S_KEY_0, mibSet->Param.McAppSKey0 ) )
 801603e:	687b      	ldr	r3, [r7, #4]
 8016040:	685b      	ldr	r3, [r3, #4]
 8016042:	4619      	mov	r1, r3
 8016044:	2081      	movs	r0, #129	; 0x81
 8016046:	f001 ffc1 	bl	8017fcc <LoRaMacCryptoSetKey>
 801604a:	4603      	mov	r3, r0
 801604c:	2b00      	cmp	r3, #0
 801604e:	f000 8244 	beq.w	80164da <LoRaMacMibSetRequestConfirm+0x6ea>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 8016052:	2311      	movs	r3, #17
 8016054:	e251      	b.n	80164fa <LoRaMacMibSetRequestConfirm+0x70a>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8016056:	2303      	movs	r3, #3
 8016058:	75fb      	strb	r3, [r7, #23]
            }
            break;
 801605a:	e23e      	b.n	80164da <LoRaMacMibSetRequestConfirm+0x6ea>
        }
        case MIB_MC_NWK_S_KEY_0:
        {
            if( mibSet->Param.McNwkSKey0 != NULL )
 801605c:	687b      	ldr	r3, [r7, #4]
 801605e:	685b      	ldr	r3, [r3, #4]
 8016060:	2b00      	cmp	r3, #0
 8016062:	d00b      	beq.n	801607c <LoRaMacMibSetRequestConfirm+0x28c>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( MC_NWK_S_KEY_0, mibSet->Param.McNwkSKey0 ) )
 8016064:	687b      	ldr	r3, [r7, #4]
 8016066:	685b      	ldr	r3, [r3, #4]
 8016068:	4619      	mov	r1, r3
 801606a:	2082      	movs	r0, #130	; 0x82
 801606c:	f001 ffae 	bl	8017fcc <LoRaMacCryptoSetKey>
 8016070:	4603      	mov	r3, r0
 8016072:	2b00      	cmp	r3, #0
 8016074:	f000 8233 	beq.w	80164de <LoRaMacMibSetRequestConfirm+0x6ee>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 8016078:	2311      	movs	r3, #17
 801607a:	e23e      	b.n	80164fa <LoRaMacMibSetRequestConfirm+0x70a>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 801607c:	2303      	movs	r3, #3
 801607e:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8016080:	e22d      	b.n	80164de <LoRaMacMibSetRequestConfirm+0x6ee>
            break;
        }
#endif /* LORAMAC_MAX_MC_CTX > 1 */
        case MIB_PUBLIC_NETWORK:
        {
            MacCtx.NvmCtx->PublicNetwork = mibSet->Param.EnablePublicNetwork;
 8016082:	4b1c      	ldr	r3, [pc, #112]	; (80160f4 <LoRaMacMibSetRequestConfirm+0x304>)
 8016084:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8016088:	687a      	ldr	r2, [r7, #4]
 801608a:	7912      	ldrb	r2, [r2, #4]
 801608c:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d
            Radio.SetPublicNetwork( MacCtx.NvmCtx->PublicNetwork );
 8016090:	4b19      	ldr	r3, [pc, #100]	; (80160f8 <LoRaMacMibSetRequestConfirm+0x308>)
 8016092:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8016094:	4a17      	ldr	r2, [pc, #92]	; (80160f4 <LoRaMacMibSetRequestConfirm+0x304>)
 8016096:	f8d2 2484 	ldr.w	r2, [r2, #1156]	; 0x484
 801609a:	f892 207d 	ldrb.w	r2, [r2, #125]	; 0x7d
 801609e:	4610      	mov	r0, r2
 80160a0:	4798      	blx	r3
            /* ST_WORAROUND_BEGIN: Required to avoid keeping the radio active after init */
            Radio.Sleep( );
 80160a2:	4b15      	ldr	r3, [pc, #84]	; (80160f8 <LoRaMacMibSetRequestConfirm+0x308>)
 80160a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80160a6:	4798      	blx	r3
            /* ST_WORKAROUND_END */
            break;
 80160a8:	e222      	b.n	80164f0 <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_REPEATER_SUPPORT:
        {
            MacCtx.NvmCtx->RepeaterSupport = mibSet->Param.EnableRepeaterSupport;
 80160aa:	4b12      	ldr	r3, [pc, #72]	; (80160f4 <LoRaMacMibSetRequestConfirm+0x304>)
 80160ac:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80160b0:	687a      	ldr	r2, [r7, #4]
 80160b2:	7912      	ldrb	r2, [r2, #4]
 80160b4:	f883 20ca 	strb.w	r2, [r3, #202]	; 0xca
            break;
 80160b8:	e21a      	b.n	80164f0 <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_RX2_CHANNEL:
        {
            verify.DatarateParams.Datarate = mibSet->Param.Rx2Channel.Datarate;
 80160ba:	687b      	ldr	r3, [r7, #4]
 80160bc:	7a1b      	ldrb	r3, [r3, #8]
 80160be:	b25b      	sxtb	r3, r3
 80160c0:	723b      	strb	r3, [r7, #8]
            verify.DatarateParams.DownlinkDwellTime = MacCtx.NvmCtx->MacParams.DownlinkDwellTime;
 80160c2:	4b0c      	ldr	r3, [pc, #48]	; (80160f4 <LoRaMacMibSetRequestConfirm+0x304>)
 80160c4:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80160c8:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 80160cc:	727b      	strb	r3, [r7, #9]
            /* ST_WORAROUND_BEGIN: Check also the Rx Frequency parameter */
            if( RegionVerify( MacCtx.NvmCtx->Region, &verify, PHY_RX_DR ) != true )
 80160ce:	4b09      	ldr	r3, [pc, #36]	; (80160f4 <LoRaMacMibSetRequestConfirm+0x304>)
 80160d0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80160d4:	781b      	ldrb	r3, [r3, #0]
 80160d6:	f107 0108 	add.w	r1, r7, #8
 80160da:	2207      	movs	r2, #7
 80160dc:	4618      	mov	r0, r3
 80160de:	f002 fdbc 	bl	8018c5a <RegionVerify>
 80160e2:	4603      	mov	r3, r0
 80160e4:	f083 0301 	eor.w	r3, r3, #1
 80160e8:	b2db      	uxtb	r3, r3
 80160ea:	2b00      	cmp	r3, #0
 80160ec:	d006      	beq.n	80160fc <LoRaMacMibSetRequestConfirm+0x30c>
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 80160ee:	2303      	movs	r3, #3
 80160f0:	75fb      	strb	r3, [r7, #23]
                {
                    MacCtx.NvmCtx->MacParams.Rx2Channel = mibSet->Param.Rx2Channel;
                }
            }
            /* ST_WORKAROUND_END */
            break;
 80160f2:	e1fd      	b.n	80164f0 <LoRaMacMibSetRequestConfirm+0x700>
 80160f4:	20000ac8 	.word	0x20000ac8
 80160f8:	08022be4 	.word	0x08022be4
                verify.Frequency = mibSet->Param.Rx2Channel.Frequency;
 80160fc:	687b      	ldr	r3, [r7, #4]
 80160fe:	685b      	ldr	r3, [r3, #4]
 8016100:	60bb      	str	r3, [r7, #8]
                if( RegionVerify( MacCtx.NvmCtx->Region, &verify, PHY_FREQUENCY ) != true )
 8016102:	4bc1      	ldr	r3, [pc, #772]	; (8016408 <LoRaMacMibSetRequestConfirm+0x618>)
 8016104:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8016108:	781b      	ldrb	r3, [r3, #0]
 801610a:	f107 0108 	add.w	r1, r7, #8
 801610e:	2200      	movs	r2, #0
 8016110:	4618      	mov	r0, r3
 8016112:	f002 fda2 	bl	8018c5a <RegionVerify>
 8016116:	4603      	mov	r3, r0
 8016118:	f083 0301 	eor.w	r3, r3, #1
 801611c:	b2db      	uxtb	r3, r3
 801611e:	2b00      	cmp	r3, #0
 8016120:	d002      	beq.n	8016128 <LoRaMacMibSetRequestConfirm+0x338>
                    status = LORAMAC_STATUS_PARAMETER_INVALID;
 8016122:	2303      	movs	r3, #3
 8016124:	75fb      	strb	r3, [r7, #23]
            break;
 8016126:	e1e3      	b.n	80164f0 <LoRaMacMibSetRequestConfirm+0x700>
                    MacCtx.NvmCtx->MacParams.Rx2Channel = mibSet->Param.Rx2Channel;
 8016128:	4bb7      	ldr	r3, [pc, #732]	; (8016408 <LoRaMacMibSetRequestConfirm+0x618>)
 801612a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801612e:	687a      	ldr	r2, [r7, #4]
 8016130:	33a8      	adds	r3, #168	; 0xa8
 8016132:	3204      	adds	r2, #4
 8016134:	e892 0003 	ldmia.w	r2, {r0, r1}
 8016138:	e883 0003 	stmia.w	r3, {r0, r1}
            break;
 801613c:	e1d8      	b.n	80164f0 <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_RX2_DEFAULT_CHANNEL:
        {
            verify.DatarateParams.Datarate = mibSet->Param.Rx2Channel.Datarate;
 801613e:	687b      	ldr	r3, [r7, #4]
 8016140:	7a1b      	ldrb	r3, [r3, #8]
 8016142:	b25b      	sxtb	r3, r3
 8016144:	723b      	strb	r3, [r7, #8]
            verify.DatarateParams.DownlinkDwellTime = MacCtx.NvmCtx->MacParams.DownlinkDwellTime;
 8016146:	4bb0      	ldr	r3, [pc, #704]	; (8016408 <LoRaMacMibSetRequestConfirm+0x618>)
 8016148:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801614c:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8016150:	727b      	strb	r3, [r7, #9]

            if( RegionVerify( MacCtx.NvmCtx->Region, &verify, PHY_RX_DR ) == true )
 8016152:	4bad      	ldr	r3, [pc, #692]	; (8016408 <LoRaMacMibSetRequestConfirm+0x618>)
 8016154:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8016158:	781b      	ldrb	r3, [r3, #0]
 801615a:	f107 0108 	add.w	r1, r7, #8
 801615e:	2207      	movs	r2, #7
 8016160:	4618      	mov	r0, r3
 8016162:	f002 fd7a 	bl	8018c5a <RegionVerify>
 8016166:	4603      	mov	r3, r0
 8016168:	2b00      	cmp	r3, #0
 801616a:	d00a      	beq.n	8016182 <LoRaMacMibSetRequestConfirm+0x392>
            {
                MacCtx.NvmCtx->MacParamsDefaults.Rx2Channel = mibSet->Param.Rx2DefaultChannel;
 801616c:	4ba6      	ldr	r3, [pc, #664]	; (8016408 <LoRaMacMibSetRequestConfirm+0x618>)
 801616e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8016172:	687a      	ldr	r2, [r7, #4]
 8016174:	3328      	adds	r3, #40	; 0x28
 8016176:	3204      	adds	r2, #4
 8016178:	e892 0003 	ldmia.w	r2, {r0, r1}
 801617c:	e883 0003 	stmia.w	r3, {r0, r1}
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 8016180:	e1b6      	b.n	80164f0 <LoRaMacMibSetRequestConfirm+0x700>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8016182:	2303      	movs	r3, #3
 8016184:	75fb      	strb	r3, [r7, #23]
            break;
 8016186:	e1b3      	b.n	80164f0 <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_RXC_CHANNEL:
        {
            verify.DatarateParams.Datarate = mibSet->Param.RxCChannel.Datarate;
 8016188:	687b      	ldr	r3, [r7, #4]
 801618a:	7a1b      	ldrb	r3, [r3, #8]
 801618c:	b25b      	sxtb	r3, r3
 801618e:	723b      	strb	r3, [r7, #8]
            verify.DatarateParams.DownlinkDwellTime = MacCtx.NvmCtx->MacParams.DownlinkDwellTime;
 8016190:	4b9d      	ldr	r3, [pc, #628]	; (8016408 <LoRaMacMibSetRequestConfirm+0x618>)
 8016192:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8016196:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 801619a:	727b      	strb	r3, [r7, #9]

            if( RegionVerify( MacCtx.NvmCtx->Region, &verify, PHY_RX_DR ) == true )
 801619c:	4b9a      	ldr	r3, [pc, #616]	; (8016408 <LoRaMacMibSetRequestConfirm+0x618>)
 801619e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80161a2:	781b      	ldrb	r3, [r3, #0]
 80161a4:	f107 0108 	add.w	r1, r7, #8
 80161a8:	2207      	movs	r2, #7
 80161aa:	4618      	mov	r0, r3
 80161ac:	f002 fd55 	bl	8018c5a <RegionVerify>
 80161b0:	4603      	mov	r3, r0
 80161b2:	2b00      	cmp	r3, #0
 80161b4:	d01f      	beq.n	80161f6 <LoRaMacMibSetRequestConfirm+0x406>
            {
                MacCtx.NvmCtx->MacParams.RxCChannel = mibSet->Param.RxCChannel;
 80161b6:	4b94      	ldr	r3, [pc, #592]	; (8016408 <LoRaMacMibSetRequestConfirm+0x618>)
 80161b8:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80161bc:	687a      	ldr	r2, [r7, #4]
 80161be:	33b0      	adds	r3, #176	; 0xb0
 80161c0:	3204      	adds	r2, #4
 80161c2:	e892 0003 	ldmia.w	r2, {r0, r1}
 80161c6:	e883 0003 	stmia.w	r3, {r0, r1}

                if( ( MacCtx.NvmCtx->DeviceClass == CLASS_C ) && ( MacCtx.NvmCtx->NetworkActivation != ACTIVATION_TYPE_NONE ) )
 80161ca:	4b8f      	ldr	r3, [pc, #572]	; (8016408 <LoRaMacMibSetRequestConfirm+0x618>)
 80161cc:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80161d0:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 80161d4:	2b02      	cmp	r3, #2
 80161d6:	f040 8184 	bne.w	80164e2 <LoRaMacMibSetRequestConfirm+0x6f2>
 80161da:	4b8b      	ldr	r3, [pc, #556]	; (8016408 <LoRaMacMibSetRequestConfirm+0x618>)
 80161dc:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80161e0:	f893 3164 	ldrb.w	r3, [r3, #356]	; 0x164
 80161e4:	2b00      	cmp	r3, #0
 80161e6:	f000 817c 	beq.w	80164e2 <LoRaMacMibSetRequestConfirm+0x6f2>
                {
                    // We can only compute the RX window parameters directly, if we are already
                    // in class c mode and joined. We cannot setup an RX window in case of any other
                    // class type.
                    // Set the radio into sleep mode in case we are still in RX mode
                    Radio.Sleep( );
 80161ea:	4b88      	ldr	r3, [pc, #544]	; (801640c <LoRaMacMibSetRequestConfirm+0x61c>)
 80161ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80161ee:	4798      	blx	r3

                    OpenContinuousRxCWindow( );
 80161f0:	f7fe fafe 	bl	80147f0 <OpenContinuousRxCWindow>
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 80161f4:	e175      	b.n	80164e2 <LoRaMacMibSetRequestConfirm+0x6f2>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 80161f6:	2303      	movs	r3, #3
 80161f8:	75fb      	strb	r3, [r7, #23]
            break;
 80161fa:	e172      	b.n	80164e2 <LoRaMacMibSetRequestConfirm+0x6f2>
        }
        case MIB_RXC_DEFAULT_CHANNEL:
        {
            verify.DatarateParams.Datarate = mibSet->Param.RxCChannel.Datarate;
 80161fc:	687b      	ldr	r3, [r7, #4]
 80161fe:	7a1b      	ldrb	r3, [r3, #8]
 8016200:	b25b      	sxtb	r3, r3
 8016202:	723b      	strb	r3, [r7, #8]
            verify.DatarateParams.DownlinkDwellTime = MacCtx.NvmCtx->MacParams.DownlinkDwellTime;
 8016204:	4b80      	ldr	r3, [pc, #512]	; (8016408 <LoRaMacMibSetRequestConfirm+0x618>)
 8016206:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801620a:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 801620e:	727b      	strb	r3, [r7, #9]

            if( RegionVerify( MacCtx.NvmCtx->Region, &verify, PHY_RX_DR ) == true )
 8016210:	4b7d      	ldr	r3, [pc, #500]	; (8016408 <LoRaMacMibSetRequestConfirm+0x618>)
 8016212:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8016216:	781b      	ldrb	r3, [r3, #0]
 8016218:	f107 0108 	add.w	r1, r7, #8
 801621c:	2207      	movs	r2, #7
 801621e:	4618      	mov	r0, r3
 8016220:	f002 fd1b 	bl	8018c5a <RegionVerify>
 8016224:	4603      	mov	r3, r0
 8016226:	2b00      	cmp	r3, #0
 8016228:	d00a      	beq.n	8016240 <LoRaMacMibSetRequestConfirm+0x450>
            {
                MacCtx.NvmCtx->MacParamsDefaults.RxCChannel = mibSet->Param.RxCDefaultChannel;
 801622a:	4b77      	ldr	r3, [pc, #476]	; (8016408 <LoRaMacMibSetRequestConfirm+0x618>)
 801622c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8016230:	687a      	ldr	r2, [r7, #4]
 8016232:	3330      	adds	r3, #48	; 0x30
 8016234:	3204      	adds	r2, #4
 8016236:	e892 0003 	ldmia.w	r2, {r0, r1}
 801623a:	e883 0003 	stmia.w	r3, {r0, r1}
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 801623e:	e157      	b.n	80164f0 <LoRaMacMibSetRequestConfirm+0x700>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8016240:	2303      	movs	r3, #3
 8016242:	75fb      	strb	r3, [r7, #23]
            break;
 8016244:	e154      	b.n	80164f0 <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_CHANNELS_DEFAULT_MASK:
        {
            chanMaskSet.ChannelsMaskIn = mibSet->Param.ChannelsDefaultMask;
 8016246:	687b      	ldr	r3, [r7, #4]
 8016248:	685b      	ldr	r3, [r3, #4]
 801624a:	60fb      	str	r3, [r7, #12]
            chanMaskSet.ChannelsMaskType = CHANNELS_DEFAULT_MASK;
 801624c:	2301      	movs	r3, #1
 801624e:	743b      	strb	r3, [r7, #16]

            if( RegionChanMaskSet( MacCtx.NvmCtx->Region, &chanMaskSet ) == false )
 8016250:	4b6d      	ldr	r3, [pc, #436]	; (8016408 <LoRaMacMibSetRequestConfirm+0x618>)
 8016252:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8016256:	781b      	ldrb	r3, [r3, #0]
 8016258:	f107 020c 	add.w	r2, r7, #12
 801625c:	4611      	mov	r1, r2
 801625e:	4618      	mov	r0, r3
 8016260:	f002 fd34 	bl	8018ccc <RegionChanMaskSet>
 8016264:	4603      	mov	r3, r0
 8016266:	f083 0301 	eor.w	r3, r3, #1
 801626a:	b2db      	uxtb	r3, r3
 801626c:	2b00      	cmp	r3, #0
 801626e:	f000 813a 	beq.w	80164e6 <LoRaMacMibSetRequestConfirm+0x6f6>
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8016272:	2303      	movs	r3, #3
 8016274:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8016276:	e136      	b.n	80164e6 <LoRaMacMibSetRequestConfirm+0x6f6>
        }
        case MIB_CHANNELS_MASK:
        {
            chanMaskSet.ChannelsMaskIn = mibSet->Param.ChannelsMask;
 8016278:	687b      	ldr	r3, [r7, #4]
 801627a:	685b      	ldr	r3, [r3, #4]
 801627c:	60fb      	str	r3, [r7, #12]
            chanMaskSet.ChannelsMaskType = CHANNELS_MASK;
 801627e:	2300      	movs	r3, #0
 8016280:	743b      	strb	r3, [r7, #16]

            if( RegionChanMaskSet( MacCtx.NvmCtx->Region, &chanMaskSet ) == false )
 8016282:	4b61      	ldr	r3, [pc, #388]	; (8016408 <LoRaMacMibSetRequestConfirm+0x618>)
 8016284:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8016288:	781b      	ldrb	r3, [r3, #0]
 801628a:	f107 020c 	add.w	r2, r7, #12
 801628e:	4611      	mov	r1, r2
 8016290:	4618      	mov	r0, r3
 8016292:	f002 fd1b 	bl	8018ccc <RegionChanMaskSet>
 8016296:	4603      	mov	r3, r0
 8016298:	f083 0301 	eor.w	r3, r3, #1
 801629c:	b2db      	uxtb	r3, r3
 801629e:	2b00      	cmp	r3, #0
 80162a0:	f000 8123 	beq.w	80164ea <LoRaMacMibSetRequestConfirm+0x6fa>
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 80162a4:	2303      	movs	r3, #3
 80162a6:	75fb      	strb	r3, [r7, #23]
            }
            break;
 80162a8:	e11f      	b.n	80164ea <LoRaMacMibSetRequestConfirm+0x6fa>
        }
        case MIB_CHANNELS_NB_TRANS:
        {
            if( ( mibSet->Param.ChannelsNbTrans >= 1 ) &&
 80162aa:	687b      	ldr	r3, [r7, #4]
 80162ac:	791b      	ldrb	r3, [r3, #4]
 80162ae:	2b00      	cmp	r3, #0
 80162b0:	d00b      	beq.n	80162ca <LoRaMacMibSetRequestConfirm+0x4da>
                ( mibSet->Param.ChannelsNbTrans <= 15 ) )
 80162b2:	687b      	ldr	r3, [r7, #4]
 80162b4:	791b      	ldrb	r3, [r3, #4]
            if( ( mibSet->Param.ChannelsNbTrans >= 1 ) &&
 80162b6:	2b0f      	cmp	r3, #15
 80162b8:	d807      	bhi.n	80162ca <LoRaMacMibSetRequestConfirm+0x4da>
            {
                MacCtx.NvmCtx->MacParams.ChannelsNbTrans = mibSet->Param.ChannelsNbTrans;
 80162ba:	4b53      	ldr	r3, [pc, #332]	; (8016408 <LoRaMacMibSetRequestConfirm+0x618>)
 80162bc:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80162c0:	687a      	ldr	r2, [r7, #4]
 80162c2:	7912      	ldrb	r2, [r2, #4]
 80162c4:	f883 20a4 	strb.w	r2, [r3, #164]	; 0xa4
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 80162c8:	e112      	b.n	80164f0 <LoRaMacMibSetRequestConfirm+0x700>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 80162ca:	2303      	movs	r3, #3
 80162cc:	75fb      	strb	r3, [r7, #23]
            break;
 80162ce:	e10f      	b.n	80164f0 <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_MAX_RX_WINDOW_DURATION:
        {
            MacCtx.NvmCtx->MacParams.MaxRxWindow = mibSet->Param.MaxRxWindow;
 80162d0:	4b4d      	ldr	r3, [pc, #308]	; (8016408 <LoRaMacMibSetRequestConfirm+0x618>)
 80162d2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80162d6:	687a      	ldr	r2, [r7, #4]
 80162d8:	6852      	ldr	r2, [r2, #4]
 80162da:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
            break;
 80162de:	e107      	b.n	80164f0 <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_RECEIVE_DELAY_1:
        {
            MacCtx.NvmCtx->MacParams.ReceiveDelay1 = mibSet->Param.ReceiveDelay1;
 80162e0:	4b49      	ldr	r3, [pc, #292]	; (8016408 <LoRaMacMibSetRequestConfirm+0x618>)
 80162e2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80162e6:	687a      	ldr	r2, [r7, #4]
 80162e8:	6852      	ldr	r2, [r2, #4]
 80162ea:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
            break;
 80162ee:	e0ff      	b.n	80164f0 <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_RECEIVE_DELAY_2:
        {
            MacCtx.NvmCtx->MacParams.ReceiveDelay2 = mibSet->Param.ReceiveDelay2;
 80162f0:	4b45      	ldr	r3, [pc, #276]	; (8016408 <LoRaMacMibSetRequestConfirm+0x618>)
 80162f2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80162f6:	687a      	ldr	r2, [r7, #4]
 80162f8:	6852      	ldr	r2, [r2, #4]
 80162fa:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
            break;
 80162fe:	e0f7      	b.n	80164f0 <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_JOIN_ACCEPT_DELAY_1:
        {
            MacCtx.NvmCtx->MacParams.JoinAcceptDelay1 = mibSet->Param.JoinAcceptDelay1;
 8016300:	4b41      	ldr	r3, [pc, #260]	; (8016408 <LoRaMacMibSetRequestConfirm+0x618>)
 8016302:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8016306:	687a      	ldr	r2, [r7, #4]
 8016308:	6852      	ldr	r2, [r2, #4]
 801630a:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
            break;
 801630e:	e0ef      	b.n	80164f0 <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_JOIN_ACCEPT_DELAY_2:
        {
            MacCtx.NvmCtx->MacParams.JoinAcceptDelay2 = mibSet->Param.JoinAcceptDelay2;
 8016310:	4b3d      	ldr	r3, [pc, #244]	; (8016408 <LoRaMacMibSetRequestConfirm+0x618>)
 8016312:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8016316:	687a      	ldr	r2, [r7, #4]
 8016318:	6852      	ldr	r2, [r2, #4]
 801631a:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
            break;
 801631e:	e0e7      	b.n	80164f0 <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_CHANNELS_DEFAULT_DATARATE:
        {
            verify.DatarateParams.Datarate = mibSet->Param.ChannelsDefaultDatarate;
 8016320:	687b      	ldr	r3, [r7, #4]
 8016322:	f993 3004 	ldrsb.w	r3, [r3, #4]
 8016326:	723b      	strb	r3, [r7, #8]

            if( RegionVerify( MacCtx.NvmCtx->Region, &verify, PHY_DEF_TX_DR ) == true )
 8016328:	4b37      	ldr	r3, [pc, #220]	; (8016408 <LoRaMacMibSetRequestConfirm+0x618>)
 801632a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801632e:	781b      	ldrb	r3, [r3, #0]
 8016330:	f107 0108 	add.w	r1, r7, #8
 8016334:	2206      	movs	r2, #6
 8016336:	4618      	mov	r0, r3
 8016338:	f002 fc8f 	bl	8018c5a <RegionVerify>
 801633c:	4603      	mov	r3, r0
 801633e:	2b00      	cmp	r3, #0
 8016340:	d006      	beq.n	8016350 <LoRaMacMibSetRequestConfirm+0x560>
            {
                MacCtx.NvmCtx->MacParamsDefaults.ChannelsDatarate = verify.DatarateParams.Datarate;
 8016342:	4b31      	ldr	r3, [pc, #196]	; (8016408 <LoRaMacMibSetRequestConfirm+0x618>)
 8016344:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8016348:	f997 2008 	ldrsb.w	r2, [r7, #8]
 801634c:	715a      	strb	r2, [r3, #5]
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 801634e:	e0cf      	b.n	80164f0 <LoRaMacMibSetRequestConfirm+0x700>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8016350:	2303      	movs	r3, #3
 8016352:	75fb      	strb	r3, [r7, #23]
            break;
 8016354:	e0cc      	b.n	80164f0 <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_CHANNELS_DATARATE:
        {
            verify.DatarateParams.Datarate = mibSet->Param.ChannelsDatarate;
 8016356:	687b      	ldr	r3, [r7, #4]
 8016358:	f993 3004 	ldrsb.w	r3, [r3, #4]
 801635c:	723b      	strb	r3, [r7, #8]
            verify.DatarateParams.UplinkDwellTime = MacCtx.NvmCtx->MacParams.UplinkDwellTime;
 801635e:	4b2a      	ldr	r3, [pc, #168]	; (8016408 <LoRaMacMibSetRequestConfirm+0x618>)
 8016360:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8016364:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 8016368:	72bb      	strb	r3, [r7, #10]

            if( RegionVerify( MacCtx.NvmCtx->Region, &verify, PHY_TX_DR ) == true )
 801636a:	4b27      	ldr	r3, [pc, #156]	; (8016408 <LoRaMacMibSetRequestConfirm+0x618>)
 801636c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8016370:	781b      	ldrb	r3, [r3, #0]
 8016372:	f107 0108 	add.w	r1, r7, #8
 8016376:	2205      	movs	r2, #5
 8016378:	4618      	mov	r0, r3
 801637a:	f002 fc6e 	bl	8018c5a <RegionVerify>
 801637e:	4603      	mov	r3, r0
 8016380:	2b00      	cmp	r3, #0
 8016382:	d007      	beq.n	8016394 <LoRaMacMibSetRequestConfirm+0x5a4>
            {
                MacCtx.NvmCtx->MacParams.ChannelsDatarate = verify.DatarateParams.Datarate;
 8016384:	4b20      	ldr	r3, [pc, #128]	; (8016408 <LoRaMacMibSetRequestConfirm+0x618>)
 8016386:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801638a:	f997 2008 	ldrsb.w	r2, [r7, #8]
 801638e:	f883 2085 	strb.w	r2, [r3, #133]	; 0x85
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 8016392:	e0ad      	b.n	80164f0 <LoRaMacMibSetRequestConfirm+0x700>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8016394:	2303      	movs	r3, #3
 8016396:	75fb      	strb	r3, [r7, #23]
            break;
 8016398:	e0aa      	b.n	80164f0 <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_CHANNELS_DEFAULT_TX_POWER:
        {
            verify.TxPower = mibSet->Param.ChannelsDefaultTxPower;
 801639a:	687b      	ldr	r3, [r7, #4]
 801639c:	f993 3004 	ldrsb.w	r3, [r3, #4]
 80163a0:	723b      	strb	r3, [r7, #8]

            if( RegionVerify( MacCtx.NvmCtx->Region, &verify, PHY_DEF_TX_POWER ) == true )
 80163a2:	4b19      	ldr	r3, [pc, #100]	; (8016408 <LoRaMacMibSetRequestConfirm+0x618>)
 80163a4:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80163a8:	781b      	ldrb	r3, [r3, #0]
 80163aa:	f107 0108 	add.w	r1, r7, #8
 80163ae:	220a      	movs	r2, #10
 80163b0:	4618      	mov	r0, r3
 80163b2:	f002 fc52 	bl	8018c5a <RegionVerify>
 80163b6:	4603      	mov	r3, r0
 80163b8:	2b00      	cmp	r3, #0
 80163ba:	d006      	beq.n	80163ca <LoRaMacMibSetRequestConfirm+0x5da>
            {
                MacCtx.NvmCtx->MacParamsDefaults.ChannelsTxPower = verify.TxPower;
 80163bc:	4b12      	ldr	r3, [pc, #72]	; (8016408 <LoRaMacMibSetRequestConfirm+0x618>)
 80163be:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80163c2:	f997 2008 	ldrsb.w	r2, [r7, #8]
 80163c6:	711a      	strb	r2, [r3, #4]
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 80163c8:	e092      	b.n	80164f0 <LoRaMacMibSetRequestConfirm+0x700>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 80163ca:	2303      	movs	r3, #3
 80163cc:	75fb      	strb	r3, [r7, #23]
            break;
 80163ce:	e08f      	b.n	80164f0 <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_CHANNELS_TX_POWER:
        {
            verify.TxPower = mibSet->Param.ChannelsTxPower;
 80163d0:	687b      	ldr	r3, [r7, #4]
 80163d2:	f993 3004 	ldrsb.w	r3, [r3, #4]
 80163d6:	723b      	strb	r3, [r7, #8]

            if( RegionVerify( MacCtx.NvmCtx->Region, &verify, PHY_TX_POWER ) == true )
 80163d8:	4b0b      	ldr	r3, [pc, #44]	; (8016408 <LoRaMacMibSetRequestConfirm+0x618>)
 80163da:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80163de:	781b      	ldrb	r3, [r3, #0]
 80163e0:	f107 0108 	add.w	r1, r7, #8
 80163e4:	2209      	movs	r2, #9
 80163e6:	4618      	mov	r0, r3
 80163e8:	f002 fc37 	bl	8018c5a <RegionVerify>
 80163ec:	4603      	mov	r3, r0
 80163ee:	2b00      	cmp	r3, #0
 80163f0:	d007      	beq.n	8016402 <LoRaMacMibSetRequestConfirm+0x612>
            {
                MacCtx.NvmCtx->MacParams.ChannelsTxPower = verify.TxPower;
 80163f2:	4b05      	ldr	r3, [pc, #20]	; (8016408 <LoRaMacMibSetRequestConfirm+0x618>)
 80163f4:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80163f8:	f997 2008 	ldrsb.w	r2, [r7, #8]
 80163fc:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 8016400:	e076      	b.n	80164f0 <LoRaMacMibSetRequestConfirm+0x700>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8016402:	2303      	movs	r3, #3
 8016404:	75fb      	strb	r3, [r7, #23]
            break;
 8016406:	e073      	b.n	80164f0 <LoRaMacMibSetRequestConfirm+0x700>
 8016408:	20000ac8 	.word	0x20000ac8
 801640c:	08022be4 	.word	0x08022be4
        }
        case MIB_SYSTEM_MAX_RX_ERROR:
        {
            MacCtx.NvmCtx->MacParams.SystemMaxRxError = MacCtx.NvmCtx->MacParamsDefaults.SystemMaxRxError = mibSet->Param.SystemMaxRxError;
 8016410:	4b3c      	ldr	r3, [pc, #240]	; (8016504 <LoRaMacMibSetRequestConfirm+0x714>)
 8016412:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8016416:	687a      	ldr	r2, [r7, #4]
 8016418:	6852      	ldr	r2, [r2, #4]
 801641a:	609a      	str	r2, [r3, #8]
 801641c:	4a39      	ldr	r2, [pc, #228]	; (8016504 <LoRaMacMibSetRequestConfirm+0x714>)
 801641e:	f8d2 2484 	ldr.w	r2, [r2, #1156]	; 0x484
 8016422:	689b      	ldr	r3, [r3, #8]
 8016424:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
            break;
 8016428:	e062      	b.n	80164f0 <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_MIN_RX_SYMBOLS:
        {
            MacCtx.NvmCtx->MacParams.MinRxSymbols = MacCtx.NvmCtx->MacParamsDefaults.MinRxSymbols = mibSet->Param.MinRxSymbols;
 801642a:	4b36      	ldr	r3, [pc, #216]	; (8016504 <LoRaMacMibSetRequestConfirm+0x714>)
 801642c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8016430:	687a      	ldr	r2, [r7, #4]
 8016432:	7912      	ldrb	r2, [r2, #4]
 8016434:	731a      	strb	r2, [r3, #12]
 8016436:	4a33      	ldr	r2, [pc, #204]	; (8016504 <LoRaMacMibSetRequestConfirm+0x714>)
 8016438:	f8d2 2484 	ldr.w	r2, [r2, #1156]	; 0x484
 801643c:	7b1b      	ldrb	r3, [r3, #12]
 801643e:	f882 308c 	strb.w	r3, [r2, #140]	; 0x8c
            break;
 8016442:	e055      	b.n	80164f0 <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_ANTENNA_GAIN:
        {
            MacCtx.NvmCtx->MacParams.AntennaGain = mibSet->Param.AntennaGain;
 8016444:	4b2f      	ldr	r3, [pc, #188]	; (8016504 <LoRaMacMibSetRequestConfirm+0x714>)
 8016446:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801644a:	687a      	ldr	r2, [r7, #4]
 801644c:	6852      	ldr	r2, [r2, #4]
 801644e:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
            break;
 8016452:	e04d      	b.n	80164f0 <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_DEFAULT_ANTENNA_GAIN:
        {
            MacCtx.NvmCtx->MacParamsDefaults.AntennaGain = mibSet->Param.DefaultAntennaGain;
 8016454:	4b2b      	ldr	r3, [pc, #172]	; (8016504 <LoRaMacMibSetRequestConfirm+0x714>)
 8016456:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801645a:	687a      	ldr	r2, [r7, #4]
 801645c:	6852      	ldr	r2, [r2, #4]
 801645e:	641a      	str	r2, [r3, #64]	; 0x40
            break;
 8016460:	e046      	b.n	80164f0 <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_NVM_CTXS:
        {
            if( mibSet->Param.Contexts != 0 )
 8016462:	687b      	ldr	r3, [r7, #4]
 8016464:	685b      	ldr	r3, [r3, #4]
 8016466:	2b00      	cmp	r3, #0
 8016468:	d007      	beq.n	801647a <LoRaMacMibSetRequestConfirm+0x68a>
            {
                status = RestoreCtxs( mibSet->Param.Contexts );
 801646a:	687b      	ldr	r3, [r7, #4]
 801646c:	685b      	ldr	r3, [r3, #4]
 801646e:	4618      	mov	r0, r3
 8016470:	f7fe fc8a 	bl	8014d88 <RestoreCtxs>
 8016474:	4603      	mov	r3, r0
 8016476:	75fb      	strb	r3, [r7, #23]
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 8016478:	e03a      	b.n	80164f0 <LoRaMacMibSetRequestConfirm+0x700>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 801647a:	2303      	movs	r3, #3
 801647c:	75fb      	strb	r3, [r7, #23]
            break;
 801647e:	e037      	b.n	80164f0 <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_ABP_LORAWAN_VERSION:
        {
            if( mibSet->Param.AbpLrWanVersion.Fields.Minor <= 1 )
 8016480:	687b      	ldr	r3, [r7, #4]
 8016482:	799b      	ldrb	r3, [r3, #6]
 8016484:	2b01      	cmp	r3, #1
 8016486:	d80f      	bhi.n	80164a8 <LoRaMacMibSetRequestConfirm+0x6b8>
            {
                MacCtx.NvmCtx->Version = mibSet->Param.AbpLrWanVersion;
 8016488:	4b1e      	ldr	r3, [pc, #120]	; (8016504 <LoRaMacMibSetRequestConfirm+0x714>)
 801648a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801648e:	687a      	ldr	r2, [r7, #4]
 8016490:	6852      	ldr	r2, [r2, #4]
 8016492:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetLrWanVersion( mibSet->Param.AbpLrWanVersion ) )
 8016496:	687b      	ldr	r3, [r7, #4]
 8016498:	6858      	ldr	r0, [r3, #4]
 801649a:	f001 fcc7 	bl	8017e2c <LoRaMacCryptoSetLrWanVersion>
 801649e:	4603      	mov	r3, r0
 80164a0:	2b00      	cmp	r3, #0
 80164a2:	d024      	beq.n	80164ee <LoRaMacMibSetRequestConfirm+0x6fe>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 80164a4:	2311      	movs	r3, #17
 80164a6:	e028      	b.n	80164fa <LoRaMacMibSetRequestConfirm+0x70a>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 80164a8:	2303      	movs	r3, #3
 80164aa:	75fb      	strb	r3, [r7, #23]
            }
            break;
 80164ac:	e01f      	b.n	80164ee <LoRaMacMibSetRequestConfirm+0x6fe>
        }
        default:
        {
            status = LoRaMacMibClassBSetRequestConfirm( mibSet );
 80164ae:	6878      	ldr	r0, [r7, #4]
 80164b0:	f000 fc07 	bl	8016cc2 <LoRaMacMibClassBSetRequestConfirm>
 80164b4:	4603      	mov	r3, r0
 80164b6:	75fb      	strb	r3, [r7, #23]
            break;
 80164b8:	e01a      	b.n	80164f0 <LoRaMacMibSetRequestConfirm+0x700>
            break;
 80164ba:	bf00      	nop
 80164bc:	e018      	b.n	80164f0 <LoRaMacMibSetRequestConfirm+0x700>
            break;
 80164be:	bf00      	nop
 80164c0:	e016      	b.n	80164f0 <LoRaMacMibSetRequestConfirm+0x700>
            break;
 80164c2:	bf00      	nop
 80164c4:	e014      	b.n	80164f0 <LoRaMacMibSetRequestConfirm+0x700>
            break;
 80164c6:	bf00      	nop
 80164c8:	e012      	b.n	80164f0 <LoRaMacMibSetRequestConfirm+0x700>
            break;
 80164ca:	bf00      	nop
 80164cc:	e010      	b.n	80164f0 <LoRaMacMibSetRequestConfirm+0x700>
            break;
 80164ce:	bf00      	nop
 80164d0:	e00e      	b.n	80164f0 <LoRaMacMibSetRequestConfirm+0x700>
            break;
 80164d2:	bf00      	nop
 80164d4:	e00c      	b.n	80164f0 <LoRaMacMibSetRequestConfirm+0x700>
            break;
 80164d6:	bf00      	nop
 80164d8:	e00a      	b.n	80164f0 <LoRaMacMibSetRequestConfirm+0x700>
            break;
 80164da:	bf00      	nop
 80164dc:	e008      	b.n	80164f0 <LoRaMacMibSetRequestConfirm+0x700>
            break;
 80164de:	bf00      	nop
 80164e0:	e006      	b.n	80164f0 <LoRaMacMibSetRequestConfirm+0x700>
            break;
 80164e2:	bf00      	nop
 80164e4:	e004      	b.n	80164f0 <LoRaMacMibSetRequestConfirm+0x700>
            break;
 80164e6:	bf00      	nop
 80164e8:	e002      	b.n	80164f0 <LoRaMacMibSetRequestConfirm+0x700>
            break;
 80164ea:	bf00      	nop
 80164ec:	e000      	b.n	80164f0 <LoRaMacMibSetRequestConfirm+0x700>
            break;
 80164ee:	bf00      	nop
        }
    }
    EventRegionNvmCtxChanged( );
 80164f0:	f7fe fe51 	bl	8015196 <EventRegionNvmCtxChanged>
    EventMacNvmCtxChanged( );
 80164f4:	f7fe fe48 	bl	8015188 <EventMacNvmCtxChanged>
    return status;
 80164f8:	7dfb      	ldrb	r3, [r7, #23]
}
 80164fa:	4618      	mov	r0, r3
 80164fc:	3718      	adds	r7, #24
 80164fe:	46bd      	mov	sp, r7
 8016500:	bd80      	pop	{r7, pc}
 8016502:	bf00      	nop
 8016504:	20000ac8 	.word	0x20000ac8

08016508 <LoRaMacMlmeRequest>:
    EventRegionNvmCtxChanged( );
    return LORAMAC_STATUS_OK;
}

LoRaMacStatus_t LoRaMacMlmeRequest( MlmeReq_t* mlmeRequest )
{
 8016508:	b590      	push	{r4, r7, lr}
 801650a:	b087      	sub	sp, #28
 801650c:	af00      	add	r7, sp, #0
 801650e:	6078      	str	r0, [r7, #4]
    LoRaMacStatus_t status = LORAMAC_STATUS_SERVICE_UNKNOWN;
 8016510:	2302      	movs	r3, #2
 8016512:	75fb      	strb	r3, [r7, #23]
    MlmeConfirmQueue_t queueElement;
    uint8_t macCmdPayload[2] = { 0x00, 0x00 };
 8016514:	2300      	movs	r3, #0
 8016516:	81bb      	strh	r3, [r7, #12]

    if( mlmeRequest == NULL )
 8016518:	687b      	ldr	r3, [r7, #4]
 801651a:	2b00      	cmp	r3, #0
 801651c:	d101      	bne.n	8016522 <LoRaMacMlmeRequest+0x1a>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 801651e:	2303      	movs	r3, #3
 8016520:	e12d      	b.n	801677e <LoRaMacMlmeRequest+0x276>
    }
    if( LoRaMacIsBusy( ) == true )
 8016522:	f7fe fe7f 	bl	8015224 <LoRaMacIsBusy>
 8016526:	4603      	mov	r3, r0
 8016528:	2b00      	cmp	r3, #0
 801652a:	d001      	beq.n	8016530 <LoRaMacMlmeRequest+0x28>
    {
        return LORAMAC_STATUS_BUSY;
 801652c:	2301      	movs	r3, #1
 801652e:	e126      	b.n	801677e <LoRaMacMlmeRequest+0x276>
    }
    if( LoRaMacConfirmQueueIsFull( ) == true )
 8016530:	f001 f93c 	bl	80177ac <LoRaMacConfirmQueueIsFull>
 8016534:	4603      	mov	r3, r0
 8016536:	2b00      	cmp	r3, #0
 8016538:	d001      	beq.n	801653e <LoRaMacMlmeRequest+0x36>
    {
        return LORAMAC_STATUS_BUSY;
 801653a:	2301      	movs	r3, #1
 801653c:	e11f      	b.n	801677e <LoRaMacMlmeRequest+0x276>
    }

    if( LoRaMacConfirmQueueGetCnt( ) == 0 )
 801653e:	f001 f929 	bl	8017794 <LoRaMacConfirmQueueGetCnt>
 8016542:	4603      	mov	r3, r0
 8016544:	2b00      	cmp	r3, #0
 8016546:	d104      	bne.n	8016552 <LoRaMacMlmeRequest+0x4a>
    {
        memset1( ( uint8_t* ) &MacCtx.MlmeConfirm, 0, sizeof( MacCtx.MlmeConfirm ) );
 8016548:	2214      	movs	r2, #20
 801654a:	2100      	movs	r1, #0
 801654c:	488e      	ldr	r0, [pc, #568]	; (8016788 <LoRaMacMlmeRequest+0x280>)
 801654e:	f006 f889 	bl	801c664 <memset1>
    }
    MacCtx.MlmeConfirm.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 8016552:	4b8e      	ldr	r3, [pc, #568]	; (801678c <LoRaMacMlmeRequest+0x284>)
 8016554:	2201      	movs	r2, #1
 8016556:	f883 2451 	strb.w	r2, [r3, #1105]	; 0x451

    MacCtx.MacFlags.Bits.MlmeReq = 1;
 801655a:	4a8c      	ldr	r2, [pc, #560]	; (801678c <LoRaMacMlmeRequest+0x284>)
 801655c:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 8016560:	f043 0304 	orr.w	r3, r3, #4
 8016564:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
    queueElement.Request = mlmeRequest->Type;
 8016568:	687b      	ldr	r3, [r7, #4]
 801656a:	781b      	ldrb	r3, [r3, #0]
 801656c:	743b      	strb	r3, [r7, #16]
    queueElement.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 801656e:	2301      	movs	r3, #1
 8016570:	747b      	strb	r3, [r7, #17]
    queueElement.RestrictCommonReadyToHandle = false;
 8016572:	2300      	movs	r3, #0
 8016574:	74fb      	strb	r3, [r7, #19]

    switch( mlmeRequest->Type )
 8016576:	687b      	ldr	r3, [r7, #4]
 8016578:	781b      	ldrb	r3, [r3, #0]
 801657a:	3b01      	subs	r3, #1
 801657c:	2b0d      	cmp	r3, #13
 801657e:	f200 80d2 	bhi.w	8016726 <LoRaMacMlmeRequest+0x21e>
 8016582:	a201      	add	r2, pc, #4	; (adr r2, 8016588 <LoRaMacMlmeRequest+0x80>)
 8016584:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8016588:	080165c1 	.word	0x080165c1
 801658c:	08016727 	.word	0x08016727
 8016590:	08016727 	.word	0x08016727
 8016594:	08016633 	.word	0x08016633
 8016598:	08016651 	.word	0x08016651
 801659c:	08016661 	.word	0x08016661
 80165a0:	08016727 	.word	0x08016727
 80165a4:	08016727 	.word	0x08016727
 80165a8:	08016727 	.word	0x08016727
 80165ac:	08016679 	.word	0x08016679
 80165b0:	08016727 	.word	0x08016727
 80165b4:	080166fb 	.word	0x080166fb
 80165b8:	08016697 	.word	0x08016697
 80165bc:	080166dd 	.word	0x080166dd
    {
        case MLME_JOIN:
        {
            if( ( MacCtx.MacState & LORAMAC_TX_DELAYED ) == LORAMAC_TX_DELAYED )
 80165c0:	4b72      	ldr	r3, [pc, #456]	; (801678c <LoRaMacMlmeRequest+0x284>)
 80165c2:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 80165c6:	f003 0320 	and.w	r3, r3, #32
 80165ca:	2b00      	cmp	r3, #0
 80165cc:	d001      	beq.n	80165d2 <LoRaMacMlmeRequest+0xca>
            {
                return LORAMAC_STATUS_BUSY;
 80165ce:	2301      	movs	r3, #1
 80165d0:	e0d5      	b.n	801677e <LoRaMacMlmeRequest+0x276>
            }

            ResetMacParameters( );
 80165d2:	f7fd fffd 	bl	80145d0 <ResetMacParameters>

            MacCtx.NvmCtx->MacParams.ChannelsDatarate = RegionAlternateDr( MacCtx.NvmCtx->Region, mlmeRequest->Req.Join.Datarate, ALTERNATE_DR );
 80165d6:	4b6d      	ldr	r3, [pc, #436]	; (801678c <LoRaMacMlmeRequest+0x284>)
 80165d8:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80165dc:	7818      	ldrb	r0, [r3, #0]
 80165de:	687b      	ldr	r3, [r7, #4]
 80165e0:	791b      	ldrb	r3, [r3, #4]
 80165e2:	b25b      	sxtb	r3, r3
 80165e4:	4a69      	ldr	r2, [pc, #420]	; (801678c <LoRaMacMlmeRequest+0x284>)
 80165e6:	f8d2 4484 	ldr.w	r4, [r2, #1156]	; 0x484
 80165ea:	2200      	movs	r2, #0
 80165ec:	4619      	mov	r1, r3
 80165ee:	f002 fc7e 	bl	8018eee <RegionAlternateDr>
 80165f2:	4603      	mov	r3, r0
 80165f4:	f884 3085 	strb.w	r3, [r4, #133]	; 0x85

            queueElement.Status = LORAMAC_EVENT_INFO_STATUS_JOIN_FAIL;
 80165f8:	2307      	movs	r3, #7
 80165fa:	747b      	strb	r3, [r7, #17]

            status = SendReJoinReq( JOIN_REQ );
 80165fc:	20ff      	movs	r0, #255	; 0xff
 80165fe:	f7fd fd23 	bl	8014048 <SendReJoinReq>
 8016602:	4603      	mov	r3, r0
 8016604:	75fb      	strb	r3, [r7, #23]

            if( status != LORAMAC_STATUS_OK )
 8016606:	7dfb      	ldrb	r3, [r7, #23]
 8016608:	2b00      	cmp	r3, #0
 801660a:	f000 808e 	beq.w	801672a <LoRaMacMlmeRequest+0x222>
            {
                // Revert back the previous datarate ( mainly used for US915 like regions )
                MacCtx.NvmCtx->MacParams.ChannelsDatarate = RegionAlternateDr( MacCtx.NvmCtx->Region, mlmeRequest->Req.Join.Datarate, ALTERNATE_DR_RESTORE );
 801660e:	4b5f      	ldr	r3, [pc, #380]	; (801678c <LoRaMacMlmeRequest+0x284>)
 8016610:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8016614:	7818      	ldrb	r0, [r3, #0]
 8016616:	687b      	ldr	r3, [r7, #4]
 8016618:	791b      	ldrb	r3, [r3, #4]
 801661a:	b25b      	sxtb	r3, r3
 801661c:	4a5b      	ldr	r2, [pc, #364]	; (801678c <LoRaMacMlmeRequest+0x284>)
 801661e:	f8d2 4484 	ldr.w	r4, [r2, #1156]	; 0x484
 8016622:	2201      	movs	r2, #1
 8016624:	4619      	mov	r1, r3
 8016626:	f002 fc62 	bl	8018eee <RegionAlternateDr>
 801662a:	4603      	mov	r3, r0
 801662c:	f884 3085 	strb.w	r3, [r4, #133]	; 0x85
            }
            break;
 8016630:	e07b      	b.n	801672a <LoRaMacMlmeRequest+0x222>
        }
        case MLME_LINK_CHECK:
        {
            // LoRaMac will send this command piggy-pack
            status = LORAMAC_STATUS_OK;
 8016632:	2300      	movs	r3, #0
 8016634:	75fb      	strb	r3, [r7, #23]
            if( LoRaMacCommandsAddCmd( MOTE_MAC_LINK_CHECK_REQ, macCmdPayload, 0 ) != LORAMAC_COMMANDS_SUCCESS )
 8016636:	f107 030c 	add.w	r3, r7, #12
 801663a:	2200      	movs	r2, #0
 801663c:	4619      	mov	r1, r3
 801663e:	2002      	movs	r0, #2
 8016640:	f000 fce0 	bl	8017004 <LoRaMacCommandsAddCmd>
 8016644:	4603      	mov	r3, r0
 8016646:	2b00      	cmp	r3, #0
 8016648:	d071      	beq.n	801672e <LoRaMacMlmeRequest+0x226>
            {
                status = LORAMAC_STATUS_MAC_COMMAD_ERROR;
 801664a:	2313      	movs	r3, #19
 801664c:	75fb      	strb	r3, [r7, #23]
            }
            break;
 801664e:	e06e      	b.n	801672e <LoRaMacMlmeRequest+0x226>
        }
        case MLME_TXCW:
        {
            status = SetTxContinuousWave( mlmeRequest->Req.TxCw.Timeout );
 8016650:	687b      	ldr	r3, [r7, #4]
 8016652:	889b      	ldrh	r3, [r3, #4]
 8016654:	4618      	mov	r0, r3
 8016656:	f7fe faed 	bl	8014c34 <SetTxContinuousWave>
 801665a:	4603      	mov	r3, r0
 801665c:	75fb      	strb	r3, [r7, #23]
            break;
 801665e:	e06d      	b.n	801673c <LoRaMacMlmeRequest+0x234>
        }
        case MLME_TXCW_1:
        {

            status = SetTxContinuousWave1( mlmeRequest->Req.TxCw.Timeout, mlmeRequest->Req.TxCw.Frequency, mlmeRequest->Req.TxCw.Power );
 8016660:	687b      	ldr	r3, [r7, #4]
 8016662:	8898      	ldrh	r0, [r3, #4]
 8016664:	687b      	ldr	r3, [r7, #4]
 8016666:	6899      	ldr	r1, [r3, #8]
 8016668:	687b      	ldr	r3, [r7, #4]
 801666a:	7b1b      	ldrb	r3, [r3, #12]
 801666c:	461a      	mov	r2, r3
 801666e:	f7fe fb1d 	bl	8014cac <SetTxContinuousWave1>
 8016672:	4603      	mov	r3, r0
 8016674:	75fb      	strb	r3, [r7, #23]
            break;
 8016676:	e061      	b.n	801673c <LoRaMacMlmeRequest+0x234>
        }
        case MLME_DEVICE_TIME:
        {
            // LoRaMac will send this command piggy-pack
            status = LORAMAC_STATUS_OK;
 8016678:	2300      	movs	r3, #0
 801667a:	75fb      	strb	r3, [r7, #23]
            if( LoRaMacCommandsAddCmd( MOTE_MAC_DEVICE_TIME_REQ, macCmdPayload, 0 ) != LORAMAC_COMMANDS_SUCCESS )
 801667c:	f107 030c 	add.w	r3, r7, #12
 8016680:	2200      	movs	r2, #0
 8016682:	4619      	mov	r1, r3
 8016684:	200d      	movs	r0, #13
 8016686:	f000 fcbd 	bl	8017004 <LoRaMacCommandsAddCmd>
 801668a:	4603      	mov	r3, r0
 801668c:	2b00      	cmp	r3, #0
 801668e:	d050      	beq.n	8016732 <LoRaMacMlmeRequest+0x22a>
            {
                status = LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8016690:	2313      	movs	r3, #19
 8016692:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8016694:	e04d      	b.n	8016732 <LoRaMacMlmeRequest+0x22a>
        }
        case MLME_PING_SLOT_INFO:
        {
            if( MacCtx.NvmCtx->DeviceClass == CLASS_A )
 8016696:	4b3d      	ldr	r3, [pc, #244]	; (801678c <LoRaMacMlmeRequest+0x284>)
 8016698:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801669c:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 80166a0:	2b00      	cmp	r3, #0
 80166a2:	d148      	bne.n	8016736 <LoRaMacMlmeRequest+0x22e>
            {
                uint8_t value = mlmeRequest->Req.PingSlotInfo.PingSlot.Value;
 80166a4:	687b      	ldr	r3, [r7, #4]
 80166a6:	791b      	ldrb	r3, [r3, #4]
 80166a8:	75bb      	strb	r3, [r7, #22]

                // LoRaMac will send this command piggy-pack
                LoRaMacClassBSetPingSlotInfo( mlmeRequest->Req.PingSlotInfo.PingSlot.Fields.Periodicity );
 80166aa:	687b      	ldr	r3, [r7, #4]
 80166ac:	791b      	ldrb	r3, [r3, #4]
 80166ae:	f3c3 0302 	ubfx	r3, r3, #0, #3
 80166b2:	b2db      	uxtb	r3, r3
 80166b4:	4618      	mov	r0, r3
 80166b6:	f000 fad9 	bl	8016c6c <LoRaMacClassBSetPingSlotInfo>
                macCmdPayload[0] = value;
 80166ba:	7dbb      	ldrb	r3, [r7, #22]
 80166bc:	733b      	strb	r3, [r7, #12]
                status = LORAMAC_STATUS_OK;
 80166be:	2300      	movs	r3, #0
 80166c0:	75fb      	strb	r3, [r7, #23]
                if( LoRaMacCommandsAddCmd( MOTE_MAC_PING_SLOT_INFO_REQ, macCmdPayload, 1 ) != LORAMAC_COMMANDS_SUCCESS )
 80166c2:	f107 030c 	add.w	r3, r7, #12
 80166c6:	2201      	movs	r2, #1
 80166c8:	4619      	mov	r1, r3
 80166ca:	2010      	movs	r0, #16
 80166cc:	f000 fc9a 	bl	8017004 <LoRaMacCommandsAddCmd>
 80166d0:	4603      	mov	r3, r0
 80166d2:	2b00      	cmp	r3, #0
 80166d4:	d02f      	beq.n	8016736 <LoRaMacMlmeRequest+0x22e>
                {
                    status = LORAMAC_STATUS_MAC_COMMAD_ERROR;
 80166d6:	2313      	movs	r3, #19
 80166d8:	75fb      	strb	r3, [r7, #23]
                }
            }
            break;
 80166da:	e02c      	b.n	8016736 <LoRaMacMlmeRequest+0x22e>
        }
        case MLME_BEACON_TIMING:
        {
            // LoRaMac will send this command piggy-pack
            status = LORAMAC_STATUS_OK;
 80166dc:	2300      	movs	r3, #0
 80166de:	75fb      	strb	r3, [r7, #23]
            if( LoRaMacCommandsAddCmd( MOTE_MAC_BEACON_TIMING_REQ, macCmdPayload, 0 ) != LORAMAC_COMMANDS_SUCCESS )
 80166e0:	f107 030c 	add.w	r3, r7, #12
 80166e4:	2200      	movs	r2, #0
 80166e6:	4619      	mov	r1, r3
 80166e8:	2012      	movs	r0, #18
 80166ea:	f000 fc8b 	bl	8017004 <LoRaMacCommandsAddCmd>
 80166ee:	4603      	mov	r3, r0
 80166f0:	2b00      	cmp	r3, #0
 80166f2:	d022      	beq.n	801673a <LoRaMacMlmeRequest+0x232>
            {
                status = LORAMAC_STATUS_MAC_COMMAD_ERROR;
 80166f4:	2313      	movs	r3, #19
 80166f6:	75fb      	strb	r3, [r7, #23]
            }
            break;
 80166f8:	e01f      	b.n	801673a <LoRaMacMlmeRequest+0x232>
        }
        case MLME_BEACON_ACQUISITION:
        {
            // Apply the request
            queueElement.RestrictCommonReadyToHandle = true;
 80166fa:	2301      	movs	r3, #1
 80166fc:	74fb      	strb	r3, [r7, #19]

            if( LoRaMacClassBIsAcquisitionInProgress( ) == false )
 80166fe:	f000 fa6b 	bl	8016bd8 <LoRaMacClassBIsAcquisitionInProgress>
 8016702:	4603      	mov	r3, r0
 8016704:	f083 0301 	eor.w	r3, r3, #1
 8016708:	b2db      	uxtb	r3, r3
 801670a:	2b00      	cmp	r3, #0
 801670c:	d008      	beq.n	8016720 <LoRaMacMlmeRequest+0x218>
            {
                // Start class B algorithm
                LoRaMacClassBSetBeaconState( BEACON_STATE_ACQUISITION );
 801670e:	2000      	movs	r0, #0
 8016710:	f000 fa44 	bl	8016b9c <LoRaMacClassBSetBeaconState>
                LoRaMacClassBBeaconTimerEvent( NULL );
 8016714:	2000      	movs	r0, #0
 8016716:	f000 fa66 	bl	8016be6 <LoRaMacClassBBeaconTimerEvent>

                status = LORAMAC_STATUS_OK;
 801671a:	2300      	movs	r3, #0
 801671c:	75fb      	strb	r3, [r7, #23]
            }
            else
            {
                status = LORAMAC_STATUS_BUSY;
            }
            break;
 801671e:	e00d      	b.n	801673c <LoRaMacMlmeRequest+0x234>
                status = LORAMAC_STATUS_BUSY;
 8016720:	2301      	movs	r3, #1
 8016722:	75fb      	strb	r3, [r7, #23]
            break;
 8016724:	e00a      	b.n	801673c <LoRaMacMlmeRequest+0x234>
        }
        default:
            break;
 8016726:	bf00      	nop
 8016728:	e008      	b.n	801673c <LoRaMacMlmeRequest+0x234>
            break;
 801672a:	bf00      	nop
 801672c:	e006      	b.n	801673c <LoRaMacMlmeRequest+0x234>
            break;
 801672e:	bf00      	nop
 8016730:	e004      	b.n	801673c <LoRaMacMlmeRequest+0x234>
            break;
 8016732:	bf00      	nop
 8016734:	e002      	b.n	801673c <LoRaMacMlmeRequest+0x234>
            break;
 8016736:	bf00      	nop
 8016738:	e000      	b.n	801673c <LoRaMacMlmeRequest+0x234>
            break;
 801673a:	bf00      	nop
    }

    // Fill return structure
    mlmeRequest->ReqReturn.DutyCycleWaitTime = MacCtx.DutyCycleWaitTime;
 801673c:	4b13      	ldr	r3, [pc, #76]	; (801678c <LoRaMacMlmeRequest+0x284>)
 801673e:	f8d3 2488 	ldr.w	r2, [r3, #1160]	; 0x488
 8016742:	687b      	ldr	r3, [r7, #4]
 8016744:	611a      	str	r2, [r3, #16]

    if( status != LORAMAC_STATUS_OK )
 8016746:	7dfb      	ldrb	r3, [r7, #23]
 8016748:	2b00      	cmp	r3, #0
 801674a:	d010      	beq.n	801676e <LoRaMacMlmeRequest+0x266>
    {
        if( LoRaMacConfirmQueueGetCnt( ) == 0 )
 801674c:	f001 f822 	bl	8017794 <LoRaMacConfirmQueueGetCnt>
 8016750:	4603      	mov	r3, r0
 8016752:	2b00      	cmp	r3, #0
 8016754:	d112      	bne.n	801677c <LoRaMacMlmeRequest+0x274>
        {
            MacCtx.NodeAckRequested = false;
 8016756:	4b0d      	ldr	r3, [pc, #52]	; (801678c <LoRaMacMlmeRequest+0x284>)
 8016758:	2200      	movs	r2, #0
 801675a:	f883 2414 	strb.w	r2, [r3, #1044]	; 0x414
            MacCtx.MacFlags.Bits.MlmeReq = 0;
 801675e:	4a0b      	ldr	r2, [pc, #44]	; (801678c <LoRaMacMlmeRequest+0x284>)
 8016760:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 8016764:	f36f 0382 	bfc	r3, #2, #1
 8016768:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
 801676c:	e006      	b.n	801677c <LoRaMacMlmeRequest+0x274>
        }
    }
    else
    {
        LoRaMacConfirmQueueAdd( &queueElement );
 801676e:	f107 0310 	add.w	r3, r7, #16
 8016772:	4618      	mov	r0, r3
 8016774:	f000 fec4 	bl	8017500 <LoRaMacConfirmQueueAdd>
        EventMacNvmCtxChanged( );
 8016778:	f7fe fd06 	bl	8015188 <EventMacNvmCtxChanged>
    }
    return status;
 801677c:	7dfb      	ldrb	r3, [r7, #23]
}
 801677e:	4618      	mov	r0, r3
 8016780:	371c      	adds	r7, #28
 8016782:	46bd      	mov	sp, r7
 8016784:	bd90      	pop	{r4, r7, pc}
 8016786:	bf00      	nop
 8016788:	20000f18 	.word	0x20000f18
 801678c:	20000ac8 	.word	0x20000ac8

08016790 <LoRaMacMcpsRequest>:

LoRaMacStatus_t LoRaMacMcpsRequest( McpsReq_t* mcpsRequest, bool allowDelayedTx )
{
 8016790:	b580      	push	{r7, lr}
 8016792:	b08c      	sub	sp, #48	; 0x30
 8016794:	af02      	add	r7, sp, #8
 8016796:	6078      	str	r0, [r7, #4]
 8016798:	460b      	mov	r3, r1
 801679a:	70fb      	strb	r3, [r7, #3]
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    LoRaMacStatus_t status = LORAMAC_STATUS_SERVICE_UNKNOWN;
 801679c:	2302      	movs	r3, #2
 801679e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    LoRaMacHeader_t macHdr;
    VerifyParams_t verify;
    uint8_t fPort = 0;
 80167a2:	2300      	movs	r3, #0
 80167a4:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
    void* fBuffer;
    uint16_t fBufferSize;
    int8_t datarate = DR_0;
 80167a8:	2300      	movs	r3, #0
 80167aa:	777b      	strb	r3, [r7, #29]
    bool readyToSend = false;
 80167ac:	2300      	movs	r3, #0
 80167ae:	773b      	strb	r3, [r7, #28]

    if( mcpsRequest == NULL )
 80167b0:	687b      	ldr	r3, [r7, #4]
 80167b2:	2b00      	cmp	r3, #0
 80167b4:	d101      	bne.n	80167ba <LoRaMacMcpsRequest+0x2a>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 80167b6:	2303      	movs	r3, #3
 80167b8:	e0e0      	b.n	801697c <LoRaMacMcpsRequest+0x1ec>
    }
    if( LoRaMacIsBusy( ) == true )
 80167ba:	f7fe fd33 	bl	8015224 <LoRaMacIsBusy>
 80167be:	4603      	mov	r3, r0
 80167c0:	2b00      	cmp	r3, #0
 80167c2:	d001      	beq.n	80167c8 <LoRaMacMcpsRequest+0x38>
    {
        return LORAMAC_STATUS_BUSY;
 80167c4:	2301      	movs	r3, #1
 80167c6:	e0d9      	b.n	801697c <LoRaMacMcpsRequest+0x1ec>
    }

    macHdr.Value = 0;
 80167c8:	2300      	movs	r3, #0
 80167ca:	733b      	strb	r3, [r7, #12]
    memset1( ( uint8_t* ) &MacCtx.McpsConfirm, 0, sizeof( MacCtx.McpsConfirm ) );
 80167cc:	2214      	movs	r2, #20
 80167ce:	2100      	movs	r1, #0
 80167d0:	486c      	ldr	r0, [pc, #432]	; (8016984 <LoRaMacMcpsRequest+0x1f4>)
 80167d2:	f005 ff47 	bl	801c664 <memset1>
    MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 80167d6:	4b6c      	ldr	r3, [pc, #432]	; (8016988 <LoRaMacMcpsRequest+0x1f8>)
 80167d8:	2201      	movs	r2, #1
 80167da:	f883 243d 	strb.w	r2, [r3, #1085]	; 0x43d

    // AckTimeoutRetriesCounter must be reset every time a new request (unconfirmed or confirmed) is performed.
    MacCtx.AckTimeoutRetriesCounter = 1;
 80167de:	4b6a      	ldr	r3, [pc, #424]	; (8016988 <LoRaMacMcpsRequest+0x1f8>)
 80167e0:	2201      	movs	r2, #1
 80167e2:	f883 2412 	strb.w	r2, [r3, #1042]	; 0x412

    switch( mcpsRequest->Type )
 80167e6:	687b      	ldr	r3, [r7, #4]
 80167e8:	781b      	ldrb	r3, [r3, #0]
 80167ea:	2b03      	cmp	r3, #3
 80167ec:	d03d      	beq.n	801686a <LoRaMacMcpsRequest+0xda>
 80167ee:	2b03      	cmp	r3, #3
 80167f0:	dc4f      	bgt.n	8016892 <LoRaMacMcpsRequest+0x102>
 80167f2:	2b00      	cmp	r3, #0
 80167f4:	d002      	beq.n	80167fc <LoRaMacMcpsRequest+0x6c>
 80167f6:	2b01      	cmp	r3, #1
 80167f8:	d019      	beq.n	801682e <LoRaMacMcpsRequest+0x9e>
            fBufferSize = mcpsRequest->Req.Proprietary.fBufferSize;
            datarate = mcpsRequest->Req.Proprietary.Datarate;
            break;
        }
        default:
            break;
 80167fa:	e04a      	b.n	8016892 <LoRaMacMcpsRequest+0x102>
            readyToSend = true;
 80167fc:	2301      	movs	r3, #1
 80167fe:	773b      	strb	r3, [r7, #28]
            MacCtx.AckTimeoutRetries = 1;
 8016800:	4b61      	ldr	r3, [pc, #388]	; (8016988 <LoRaMacMcpsRequest+0x1f8>)
 8016802:	2201      	movs	r2, #1
 8016804:	f883 2411 	strb.w	r2, [r3, #1041]	; 0x411
            macHdr.Bits.MType = FRAME_TYPE_DATA_UNCONFIRMED_UP;
 8016808:	7b3b      	ldrb	r3, [r7, #12]
 801680a:	2202      	movs	r2, #2
 801680c:	f362 1347 	bfi	r3, r2, #5, #3
 8016810:	733b      	strb	r3, [r7, #12]
            fPort = mcpsRequest->Req.Unconfirmed.fPort;
 8016812:	687b      	ldr	r3, [r7, #4]
 8016814:	791b      	ldrb	r3, [r3, #4]
 8016816:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
            fBuffer = mcpsRequest->Req.Unconfirmed.fBuffer;
 801681a:	687b      	ldr	r3, [r7, #4]
 801681c:	689b      	ldr	r3, [r3, #8]
 801681e:	623b      	str	r3, [r7, #32]
            fBufferSize = mcpsRequest->Req.Unconfirmed.fBufferSize;
 8016820:	687b      	ldr	r3, [r7, #4]
 8016822:	899b      	ldrh	r3, [r3, #12]
 8016824:	83fb      	strh	r3, [r7, #30]
            datarate = mcpsRequest->Req.Unconfirmed.Datarate;
 8016826:	687b      	ldr	r3, [r7, #4]
 8016828:	7b9b      	ldrb	r3, [r3, #14]
 801682a:	777b      	strb	r3, [r7, #29]
            break;
 801682c:	e032      	b.n	8016894 <LoRaMacMcpsRequest+0x104>
            readyToSend = true;
 801682e:	2301      	movs	r3, #1
 8016830:	773b      	strb	r3, [r7, #28]
            MacCtx.AckTimeoutRetries = MIN( mcpsRequest->Req.Confirmed.NbTrials, MAX_ACK_RETRIES );
 8016832:	687b      	ldr	r3, [r7, #4]
 8016834:	7bdb      	ldrb	r3, [r3, #15]
 8016836:	2b08      	cmp	r3, #8
 8016838:	bf28      	it	cs
 801683a:	2308      	movcs	r3, #8
 801683c:	b2da      	uxtb	r2, r3
 801683e:	4b52      	ldr	r3, [pc, #328]	; (8016988 <LoRaMacMcpsRequest+0x1f8>)
 8016840:	f883 2411 	strb.w	r2, [r3, #1041]	; 0x411
            macHdr.Bits.MType = FRAME_TYPE_DATA_CONFIRMED_UP;
 8016844:	7b3b      	ldrb	r3, [r7, #12]
 8016846:	2204      	movs	r2, #4
 8016848:	f362 1347 	bfi	r3, r2, #5, #3
 801684c:	733b      	strb	r3, [r7, #12]
            fPort = mcpsRequest->Req.Confirmed.fPort;
 801684e:	687b      	ldr	r3, [r7, #4]
 8016850:	791b      	ldrb	r3, [r3, #4]
 8016852:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
            fBuffer = mcpsRequest->Req.Confirmed.fBuffer;
 8016856:	687b      	ldr	r3, [r7, #4]
 8016858:	689b      	ldr	r3, [r3, #8]
 801685a:	623b      	str	r3, [r7, #32]
            fBufferSize = mcpsRequest->Req.Confirmed.fBufferSize;
 801685c:	687b      	ldr	r3, [r7, #4]
 801685e:	899b      	ldrh	r3, [r3, #12]
 8016860:	83fb      	strh	r3, [r7, #30]
            datarate = mcpsRequest->Req.Confirmed.Datarate;
 8016862:	687b      	ldr	r3, [r7, #4]
 8016864:	7b9b      	ldrb	r3, [r3, #14]
 8016866:	777b      	strb	r3, [r7, #29]
            break;
 8016868:	e014      	b.n	8016894 <LoRaMacMcpsRequest+0x104>
            readyToSend = true;
 801686a:	2301      	movs	r3, #1
 801686c:	773b      	strb	r3, [r7, #28]
            MacCtx.AckTimeoutRetries = 1;
 801686e:	4b46      	ldr	r3, [pc, #280]	; (8016988 <LoRaMacMcpsRequest+0x1f8>)
 8016870:	2201      	movs	r2, #1
 8016872:	f883 2411 	strb.w	r2, [r3, #1041]	; 0x411
            macHdr.Bits.MType = FRAME_TYPE_PROPRIETARY;
 8016876:	7b3b      	ldrb	r3, [r7, #12]
 8016878:	f043 03e0 	orr.w	r3, r3, #224	; 0xe0
 801687c:	733b      	strb	r3, [r7, #12]
            fBuffer = mcpsRequest->Req.Proprietary.fBuffer;
 801687e:	687b      	ldr	r3, [r7, #4]
 8016880:	685b      	ldr	r3, [r3, #4]
 8016882:	623b      	str	r3, [r7, #32]
            fBufferSize = mcpsRequest->Req.Proprietary.fBufferSize;
 8016884:	687b      	ldr	r3, [r7, #4]
 8016886:	891b      	ldrh	r3, [r3, #8]
 8016888:	83fb      	strh	r3, [r7, #30]
            datarate = mcpsRequest->Req.Proprietary.Datarate;
 801688a:	687b      	ldr	r3, [r7, #4]
 801688c:	7a9b      	ldrb	r3, [r3, #10]
 801688e:	777b      	strb	r3, [r7, #29]
            break;
 8016890:	e000      	b.n	8016894 <LoRaMacMcpsRequest+0x104>
            break;
 8016892:	bf00      	nop
    }

    // Get the minimum possible datarate
    getPhy.Attribute = PHY_MIN_TX_DR;
 8016894:	2302      	movs	r3, #2
 8016896:	753b      	strb	r3, [r7, #20]
    getPhy.UplinkDwellTime = MacCtx.NvmCtx->MacParams.UplinkDwellTime;
 8016898:	4b3b      	ldr	r3, [pc, #236]	; (8016988 <LoRaMacMcpsRequest+0x1f8>)
 801689a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801689e:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 80168a2:	75bb      	strb	r3, [r7, #22]
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 80168a4:	4b38      	ldr	r3, [pc, #224]	; (8016988 <LoRaMacMcpsRequest+0x1f8>)
 80168a6:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80168aa:	781b      	ldrb	r3, [r3, #0]
 80168ac:	f107 0214 	add.w	r2, r7, #20
 80168b0:	4611      	mov	r1, r2
 80168b2:	4618      	mov	r0, r3
 80168b4:	f002 f965 	bl	8018b82 <RegionGetPhyParam>
 80168b8:	4603      	mov	r3, r0
 80168ba:	613b      	str	r3, [r7, #16]
    // Apply the minimum possible datarate.
    // Some regions have limitations for the minimum datarate.
    datarate = MAX( datarate, ( int8_t )phyParam.Value );
 80168bc:	693b      	ldr	r3, [r7, #16]
 80168be:	b25b      	sxtb	r3, r3
 80168c0:	f997 201d 	ldrsb.w	r2, [r7, #29]
 80168c4:	4293      	cmp	r3, r2
 80168c6:	bfb8      	it	lt
 80168c8:	4613      	movlt	r3, r2
 80168ca:	777b      	strb	r3, [r7, #29]

    if( readyToSend == true )
 80168cc:	7f3b      	ldrb	r3, [r7, #28]
 80168ce:	2b00      	cmp	r3, #0
 80168d0:	d04d      	beq.n	801696e <LoRaMacMcpsRequest+0x1de>
    {
        if( MacCtx.NvmCtx->AdrCtrlOn == false )
 80168d2:	4b2d      	ldr	r3, [pc, #180]	; (8016988 <LoRaMacMcpsRequest+0x1f8>)
 80168d4:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80168d8:	f893 307e 	ldrb.w	r3, [r3, #126]	; 0x7e
 80168dc:	f083 0301 	eor.w	r3, r3, #1
 80168e0:	b2db      	uxtb	r3, r3
 80168e2:	2b00      	cmp	r3, #0
 80168e4:	d01e      	beq.n	8016924 <LoRaMacMcpsRequest+0x194>
        {
            verify.DatarateParams.Datarate = datarate;
 80168e6:	7f7b      	ldrb	r3, [r7, #29]
 80168e8:	723b      	strb	r3, [r7, #8]
            verify.DatarateParams.UplinkDwellTime = MacCtx.NvmCtx->MacParams.UplinkDwellTime;
 80168ea:	4b27      	ldr	r3, [pc, #156]	; (8016988 <LoRaMacMcpsRequest+0x1f8>)
 80168ec:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80168f0:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 80168f4:	72bb      	strb	r3, [r7, #10]

            if( RegionVerify( MacCtx.NvmCtx->Region, &verify, PHY_TX_DR ) == true )
 80168f6:	4b24      	ldr	r3, [pc, #144]	; (8016988 <LoRaMacMcpsRequest+0x1f8>)
 80168f8:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80168fc:	781b      	ldrb	r3, [r3, #0]
 80168fe:	f107 0108 	add.w	r1, r7, #8
 8016902:	2205      	movs	r2, #5
 8016904:	4618      	mov	r0, r3
 8016906:	f002 f9a8 	bl	8018c5a <RegionVerify>
 801690a:	4603      	mov	r3, r0
 801690c:	2b00      	cmp	r3, #0
 801690e:	d007      	beq.n	8016920 <LoRaMacMcpsRequest+0x190>
            {
                MacCtx.NvmCtx->MacParams.ChannelsDatarate = verify.DatarateParams.Datarate;
 8016910:	4b1d      	ldr	r3, [pc, #116]	; (8016988 <LoRaMacMcpsRequest+0x1f8>)
 8016912:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8016916:	f997 2008 	ldrsb.w	r2, [r7, #8]
 801691a:	f883 2085 	strb.w	r2, [r3, #133]	; 0x85
 801691e:	e001      	b.n	8016924 <LoRaMacMcpsRequest+0x194>
            }
            else
            {
                return LORAMAC_STATUS_PARAMETER_INVALID;
 8016920:	2303      	movs	r3, #3
 8016922:	e02b      	b.n	801697c <LoRaMacMcpsRequest+0x1ec>
            }
        }

        status = Send( &macHdr, fPort, fBuffer, fBufferSize, allowDelayedTx );
 8016924:	8bfa      	ldrh	r2, [r7, #30]
 8016926:	f897 1026 	ldrb.w	r1, [r7, #38]	; 0x26
 801692a:	f107 000c 	add.w	r0, r7, #12
 801692e:	78fb      	ldrb	r3, [r7, #3]
 8016930:	9300      	str	r3, [sp, #0]
 8016932:	4613      	mov	r3, r2
 8016934:	6a3a      	ldr	r2, [r7, #32]
 8016936:	f7fd fa7d 	bl	8013e34 <Send>
 801693a:	4603      	mov	r3, r0
 801693c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        if( status == LORAMAC_STATUS_OK )
 8016940:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8016944:	2b00      	cmp	r3, #0
 8016946:	d10e      	bne.n	8016966 <LoRaMacMcpsRequest+0x1d6>
        {
            MacCtx.McpsConfirm.McpsRequest = mcpsRequest->Type;
 8016948:	687b      	ldr	r3, [r7, #4]
 801694a:	781a      	ldrb	r2, [r3, #0]
 801694c:	4b0e      	ldr	r3, [pc, #56]	; (8016988 <LoRaMacMcpsRequest+0x1f8>)
 801694e:	f883 243c 	strb.w	r2, [r3, #1084]	; 0x43c
            MacCtx.MacFlags.Bits.McpsReq = 1;
 8016952:	4a0d      	ldr	r2, [pc, #52]	; (8016988 <LoRaMacMcpsRequest+0x1f8>)
 8016954:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 8016958:	f043 0301 	orr.w	r3, r3, #1
 801695c:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
            EventMacNvmCtxChanged( );
 8016960:	f7fe fc12 	bl	8015188 <EventMacNvmCtxChanged>
 8016964:	e003      	b.n	801696e <LoRaMacMcpsRequest+0x1de>
        }
        else
        {
            MacCtx.NodeAckRequested = false;
 8016966:	4b08      	ldr	r3, [pc, #32]	; (8016988 <LoRaMacMcpsRequest+0x1f8>)
 8016968:	2200      	movs	r2, #0
 801696a:	f883 2414 	strb.w	r2, [r3, #1044]	; 0x414
        }
    }

    // Fill return structure
    mcpsRequest->ReqReturn.DutyCycleWaitTime = MacCtx.DutyCycleWaitTime;
 801696e:	4b06      	ldr	r3, [pc, #24]	; (8016988 <LoRaMacMcpsRequest+0x1f8>)
 8016970:	f8d3 2488 	ldr.w	r2, [r3, #1160]	; 0x488
 8016974:	687b      	ldr	r3, [r7, #4]
 8016976:	611a      	str	r2, [r3, #16]

    return status;
 8016978:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 801697c:	4618      	mov	r0, r3
 801697e:	3728      	adds	r7, #40	; 0x28
 8016980:	46bd      	mov	sp, r7
 8016982:	bd80      	pop	{r7, pc}
 8016984:	20000f04 	.word	0x20000f04
 8016988:	20000ac8 	.word	0x20000ac8

0801698c <LoRaMacTestSetDutyCycleOn>:

void LoRaMacTestSetDutyCycleOn( bool enable )
{
 801698c:	b580      	push	{r7, lr}
 801698e:	b084      	sub	sp, #16
 8016990:	af00      	add	r7, sp, #0
 8016992:	4603      	mov	r3, r0
 8016994:	71fb      	strb	r3, [r7, #7]
    VerifyParams_t verify;

    verify.DutyCycle = enable;
 8016996:	79fb      	ldrb	r3, [r7, #7]
 8016998:	733b      	strb	r3, [r7, #12]

    if( RegionVerify( MacCtx.NvmCtx->Region, &verify, PHY_DUTY_CYCLE ) == true )
 801699a:	4b0b      	ldr	r3, [pc, #44]	; (80169c8 <LoRaMacTestSetDutyCycleOn+0x3c>)
 801699c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80169a0:	781b      	ldrb	r3, [r3, #0]
 80169a2:	f107 010c 	add.w	r1, r7, #12
 80169a6:	220f      	movs	r2, #15
 80169a8:	4618      	mov	r0, r3
 80169aa:	f002 f956 	bl	8018c5a <RegionVerify>
 80169ae:	4603      	mov	r3, r0
 80169b0:	2b00      	cmp	r3, #0
 80169b2:	d005      	beq.n	80169c0 <LoRaMacTestSetDutyCycleOn+0x34>
    {
        MacCtx.NvmCtx->DutyCycleOn = enable;
 80169b4:	4b04      	ldr	r3, [pc, #16]	; (80169c8 <LoRaMacTestSetDutyCycleOn+0x3c>)
 80169b6:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80169ba:	79fa      	ldrb	r2, [r7, #7]
 80169bc:	f883 20c9 	strb.w	r2, [r3, #201]	; 0xc9
    }
}
 80169c0:	bf00      	nop
 80169c2:	3710      	adds	r7, #16
 80169c4:	46bd      	mov	sp, r7
 80169c6:	bd80      	pop	{r7, pc}
 80169c8:	20000ac8 	.word	0x20000ac8

080169cc <CalcNextV10X>:

#include "Region.h"
#include "LoRaMacAdr.h"

static bool CalcNextV10X( CalcNextAdrParams_t* adrNext, int8_t* drOut, int8_t* txPowOut, uint32_t* adrAckCounter )
{
 80169cc:	b580      	push	{r7, lr}
 80169ce:	b08a      	sub	sp, #40	; 0x28
 80169d0:	af00      	add	r7, sp, #0
 80169d2:	60f8      	str	r0, [r7, #12]
 80169d4:	60b9      	str	r1, [r7, #8]
 80169d6:	607a      	str	r2, [r7, #4]
 80169d8:	603b      	str	r3, [r7, #0]
    bool adrAckReq = false;
 80169da:	2300      	movs	r3, #0
 80169dc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    int8_t datarate = adrNext->Datarate;
 80169e0:	68fb      	ldr	r3, [r7, #12]
 80169e2:	7c1b      	ldrb	r3, [r3, #16]
 80169e4:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
    int8_t txPower = adrNext->TxPower;
 80169e8:	68fb      	ldr	r3, [r7, #12]
 80169ea:	7c5b      	ldrb	r3, [r3, #17]
 80169ec:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
    int8_t minTxDatarate;
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;

    // Report back the adr ack counter
    *adrAckCounter = adrNext->AdrAckCounter;
 80169f0:	68fb      	ldr	r3, [r7, #12]
 80169f2:	689a      	ldr	r2, [r3, #8]
 80169f4:	683b      	ldr	r3, [r7, #0]
 80169f6:	601a      	str	r2, [r3, #0]

    if( adrNext->AdrEnabled == true )
 80169f8:	68fb      	ldr	r3, [r7, #12]
 80169fa:	795b      	ldrb	r3, [r3, #5]
 80169fc:	2b00      	cmp	r3, #0
 80169fe:	f000 8085 	beq.w	8016b0c <CalcNextV10X+0x140>
    {
        // Query minimum TX Datarate
        getPhy.Attribute = PHY_MIN_TX_DR;
 8016a02:	2302      	movs	r3, #2
 8016a04:	773b      	strb	r3, [r7, #28]
        getPhy.UplinkDwellTime = adrNext->UplinkDwellTime;
 8016a06:	68fb      	ldr	r3, [r7, #12]
 8016a08:	7c9b      	ldrb	r3, [r3, #18]
 8016a0a:	77bb      	strb	r3, [r7, #30]
        phyParam = RegionGetPhyParam( adrNext->Region, &getPhy );
 8016a0c:	68fb      	ldr	r3, [r7, #12]
 8016a0e:	7cdb      	ldrb	r3, [r3, #19]
 8016a10:	f107 021c 	add.w	r2, r7, #28
 8016a14:	4611      	mov	r1, r2
 8016a16:	4618      	mov	r0, r3
 8016a18:	f002 f8b3 	bl	8018b82 <RegionGetPhyParam>
 8016a1c:	4603      	mov	r3, r0
 8016a1e:	61bb      	str	r3, [r7, #24]
        minTxDatarate = phyParam.Value;
 8016a20:	69bb      	ldr	r3, [r7, #24]
 8016a22:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
        datarate = MAX( datarate, minTxDatarate );
 8016a26:	f997 2024 	ldrsb.w	r2, [r7, #36]	; 0x24
 8016a2a:	f997 3026 	ldrsb.w	r3, [r7, #38]	; 0x26
 8016a2e:	4293      	cmp	r3, r2
 8016a30:	bfb8      	it	lt
 8016a32:	4613      	movlt	r3, r2
 8016a34:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

        if( datarate == minTxDatarate )
 8016a38:	f997 2026 	ldrsb.w	r2, [r7, #38]	; 0x26
 8016a3c:	f997 3024 	ldrsb.w	r3, [r7, #36]	; 0x24
 8016a40:	429a      	cmp	r2, r3
 8016a42:	d106      	bne.n	8016a52 <CalcNextV10X+0x86>
        {
            *adrAckCounter = 0;
 8016a44:	683b      	ldr	r3, [r7, #0]
 8016a46:	2200      	movs	r2, #0
 8016a48:	601a      	str	r2, [r3, #0]
            adrAckReq = false;
 8016a4a:	2300      	movs	r3, #0
 8016a4c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8016a50:	e05c      	b.n	8016b0c <CalcNextV10X+0x140>
        }
        else
        {
            if( adrNext->AdrAckCounter >=  adrNext->AdrAckLimit )
 8016a52:	68fb      	ldr	r3, [r7, #12]
 8016a54:	689b      	ldr	r3, [r3, #8]
 8016a56:	68fa      	ldr	r2, [r7, #12]
 8016a58:	8992      	ldrh	r2, [r2, #12]
 8016a5a:	4293      	cmp	r3, r2
 8016a5c:	d303      	bcc.n	8016a66 <CalcNextV10X+0x9a>
            {
                adrAckReq = true;
 8016a5e:	2301      	movs	r3, #1
 8016a60:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8016a64:	e002      	b.n	8016a6c <CalcNextV10X+0xa0>
            }
            else
            {
                adrAckReq = false;
 8016a66:	2300      	movs	r3, #0
 8016a68:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            }
            if( adrNext->AdrAckCounter >= ( adrNext->AdrAckLimit + adrNext->AdrAckDelay ) )
 8016a6c:	68fb      	ldr	r3, [r7, #12]
 8016a6e:	689b      	ldr	r3, [r3, #8]
 8016a70:	68fa      	ldr	r2, [r7, #12]
 8016a72:	8992      	ldrh	r2, [r2, #12]
 8016a74:	4611      	mov	r1, r2
 8016a76:	68fa      	ldr	r2, [r7, #12]
 8016a78:	89d2      	ldrh	r2, [r2, #14]
 8016a7a:	440a      	add	r2, r1
 8016a7c:	4293      	cmp	r3, r2
 8016a7e:	d345      	bcc.n	8016b0c <CalcNextV10X+0x140>
            {
                // Set TX Power to maximum
                getPhy.Attribute = PHY_MAX_TX_POWER;
 8016a80:	2308      	movs	r3, #8
 8016a82:	773b      	strb	r3, [r7, #28]
                phyParam = RegionGetPhyParam( adrNext->Region, &getPhy );
 8016a84:	68fb      	ldr	r3, [r7, #12]
 8016a86:	7cdb      	ldrb	r3, [r3, #19]
 8016a88:	f107 021c 	add.w	r2, r7, #28
 8016a8c:	4611      	mov	r1, r2
 8016a8e:	4618      	mov	r0, r3
 8016a90:	f002 f877 	bl	8018b82 <RegionGetPhyParam>
 8016a94:	4603      	mov	r3, r0
 8016a96:	61bb      	str	r3, [r7, #24]
                txPower = phyParam.Value;
 8016a98:	69bb      	ldr	r3, [r7, #24]
 8016a9a:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25

                if( ( adrNext->AdrAckCounter % adrNext->AdrAckDelay ) == 1 )
 8016a9e:	68fb      	ldr	r3, [r7, #12]
 8016aa0:	689b      	ldr	r3, [r3, #8]
 8016aa2:	68fa      	ldr	r2, [r7, #12]
 8016aa4:	89d2      	ldrh	r2, [r2, #14]
 8016aa6:	fbb3 f1f2 	udiv	r1, r3, r2
 8016aaa:	fb02 f201 	mul.w	r2, r2, r1
 8016aae:	1a9b      	subs	r3, r3, r2
 8016ab0:	2b01      	cmp	r3, #1
 8016ab2:	d12b      	bne.n	8016b0c <CalcNextV10X+0x140>
                {
                    // Decrease the datarate
                    getPhy.Attribute = PHY_NEXT_LOWER_TX_DR;
 8016ab4:	2322      	movs	r3, #34	; 0x22
 8016ab6:	773b      	strb	r3, [r7, #28]
                    getPhy.Datarate = datarate;
 8016ab8:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8016abc:	777b      	strb	r3, [r7, #29]
                    getPhy.UplinkDwellTime = adrNext->UplinkDwellTime;
 8016abe:	68fb      	ldr	r3, [r7, #12]
 8016ac0:	7c9b      	ldrb	r3, [r3, #18]
 8016ac2:	77bb      	strb	r3, [r7, #30]
                    phyParam = RegionGetPhyParam( adrNext->Region, &getPhy );
 8016ac4:	68fb      	ldr	r3, [r7, #12]
 8016ac6:	7cdb      	ldrb	r3, [r3, #19]
 8016ac8:	f107 021c 	add.w	r2, r7, #28
 8016acc:	4611      	mov	r1, r2
 8016ace:	4618      	mov	r0, r3
 8016ad0:	f002 f857 	bl	8018b82 <RegionGetPhyParam>
 8016ad4:	4603      	mov	r3, r0
 8016ad6:	61bb      	str	r3, [r7, #24]
                    datarate = phyParam.Value;
 8016ad8:	69bb      	ldr	r3, [r7, #24]
 8016ada:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

                    if( datarate == minTxDatarate )
 8016ade:	f997 2026 	ldrsb.w	r2, [r7, #38]	; 0x26
 8016ae2:	f997 3024 	ldrsb.w	r3, [r7, #36]	; 0x24
 8016ae6:	429a      	cmp	r2, r3
 8016ae8:	d110      	bne.n	8016b0c <CalcNextV10X+0x140>
                    {
                        // We must set adrAckReq to false as soon as we reach the lowest datarate
                        adrAckReq = false;
 8016aea:	2300      	movs	r3, #0
 8016aec:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
                        if( adrNext->UpdateChanMask == true )
 8016af0:	68fb      	ldr	r3, [r7, #12]
 8016af2:	791b      	ldrb	r3, [r3, #4]
 8016af4:	2b00      	cmp	r3, #0
 8016af6:	d009      	beq.n	8016b0c <CalcNextV10X+0x140>
                        {
                            InitDefaultsParams_t params;
                            params.Type = INIT_TYPE_ACTIVATE_DEFAULT_CHANNELS;
 8016af8:	2302      	movs	r3, #2
 8016afa:	753b      	strb	r3, [r7, #20]
                            RegionInitDefaults( adrNext->Region, &params );
 8016afc:	68fb      	ldr	r3, [r7, #12]
 8016afe:	7cdb      	ldrb	r3, [r3, #19]
 8016b00:	f107 0210 	add.w	r2, r7, #16
 8016b04:	4611      	mov	r1, r2
 8016b06:	4618      	mov	r0, r3
 8016b08:	f002 f874 	bl	8018bf4 <RegionInitDefaults>
                }
            }
        }
    }

    *drOut = datarate;
 8016b0c:	68bb      	ldr	r3, [r7, #8]
 8016b0e:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8016b12:	701a      	strb	r2, [r3, #0]
    *txPowOut = txPower;
 8016b14:	687b      	ldr	r3, [r7, #4]
 8016b16:	f897 2025 	ldrb.w	r2, [r7, #37]	; 0x25
 8016b1a:	701a      	strb	r2, [r3, #0]
    return adrAckReq;
 8016b1c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8016b20:	4618      	mov	r0, r3
 8016b22:	3728      	adds	r7, #40	; 0x28
 8016b24:	46bd      	mov	sp, r7
 8016b26:	bd80      	pop	{r7, pc}

08016b28 <LoRaMacAdrCalcNext>:
 * \param [OUT] adrAckCounter The calculated ADR acknowledgement counter.
 *
 * \retval Returns true, if an ADR request should be performed.
 */
bool LoRaMacAdrCalcNext( CalcNextAdrParams_t* adrNext, int8_t* drOut, int8_t* txPowOut, uint32_t* adrAckCounter )
{
 8016b28:	b580      	push	{r7, lr}
 8016b2a:	b084      	sub	sp, #16
 8016b2c:	af00      	add	r7, sp, #0
 8016b2e:	60f8      	str	r0, [r7, #12]
 8016b30:	60b9      	str	r1, [r7, #8]
 8016b32:	607a      	str	r2, [r7, #4]
 8016b34:	603b      	str	r3, [r7, #0]
    if( adrNext->Version.Fields.Minor == 0 )
 8016b36:	68fb      	ldr	r3, [r7, #12]
 8016b38:	789b      	ldrb	r3, [r3, #2]
 8016b3a:	2b00      	cmp	r3, #0
 8016b3c:	d107      	bne.n	8016b4e <LoRaMacAdrCalcNext+0x26>
    {
        return CalcNextV10X( adrNext, drOut, txPowOut, adrAckCounter );
 8016b3e:	683b      	ldr	r3, [r7, #0]
 8016b40:	687a      	ldr	r2, [r7, #4]
 8016b42:	68b9      	ldr	r1, [r7, #8]
 8016b44:	68f8      	ldr	r0, [r7, #12]
 8016b46:	f7ff ff41 	bl	80169cc <CalcNextV10X>
 8016b4a:	4603      	mov	r3, r0
 8016b4c:	e000      	b.n	8016b50 <LoRaMacAdrCalcNext+0x28>
    }
    return false;
 8016b4e:	2300      	movs	r3, #0
}
 8016b50:	4618      	mov	r0, r3
 8016b52:	3710      	adds	r7, #16
 8016b54:	46bd      	mov	sp, r7
 8016b56:	bd80      	pop	{r7, pc}

08016b58 <LoRaMacClassBInit>:
}

#endif // LORAMAC_CLASSB_ENABLED

void LoRaMacClassBInit( LoRaMacClassBParams_t *classBParams, LoRaMacClassBCallback_t *callbacks, LoRaMacClassBNvmEvent classBNvmCtxChanged )
{
 8016b58:	b480      	push	{r7}
 8016b5a:	b085      	sub	sp, #20
 8016b5c:	af00      	add	r7, sp, #0
 8016b5e:	60f8      	str	r0, [r7, #12]
 8016b60:	60b9      	str	r1, [r7, #8]
 8016b62:	607a      	str	r2, [r7, #4]
    TimerInit( &Ctx.PingSlotTimer, LoRaMacClassBPingSlotTimerEvent );
    TimerInit( &Ctx.MulticastSlotTimer, LoRaMacClassBMulticastSlotTimerEvent );

    InitClassB( );
#endif // LORAMAC_CLASSB_ENABLED
}
 8016b64:	bf00      	nop
 8016b66:	3714      	adds	r7, #20
 8016b68:	46bd      	mov	sp, r7
 8016b6a:	bc80      	pop	{r7}
 8016b6c:	4770      	bx	lr

08016b6e <LoRaMacClassBRestoreNvmCtx>:

bool LoRaMacClassBRestoreNvmCtx( void* classBNvmCtx )
{
 8016b6e:	b480      	push	{r7}
 8016b70:	b083      	sub	sp, #12
 8016b72:	af00      	add	r7, sp, #0
 8016b74:	6078      	str	r0, [r7, #4]
    else
    {
        return false;
    }
#else
    return true;
 8016b76:	2301      	movs	r3, #1
#endif // LORAMAC_CLASSB_ENABLED
}
 8016b78:	4618      	mov	r0, r3
 8016b7a:	370c      	adds	r7, #12
 8016b7c:	46bd      	mov	sp, r7
 8016b7e:	bc80      	pop	{r7}
 8016b80:	4770      	bx	lr

08016b82 <LoRaMacClassBGetNvmCtx>:

void* LoRaMacClassBGetNvmCtx( size_t* classBNvmCtxSize )
{
 8016b82:	b480      	push	{r7}
 8016b84:	b083      	sub	sp, #12
 8016b86:	af00      	add	r7, sp, #0
 8016b88:	6078      	str	r0, [r7, #4]
#if ( LORAMAC_CLASSB_ENABLED == 1 )
    *classBNvmCtxSize = sizeof( NvmCtx );
    return &NvmCtx;
#else
    *classBNvmCtxSize = 0;
 8016b8a:	687b      	ldr	r3, [r7, #4]
 8016b8c:	2200      	movs	r2, #0
 8016b8e:	601a      	str	r2, [r3, #0]
    return NULL;
 8016b90:	2300      	movs	r3, #0
#endif // LORAMAC_CLASSB_ENABLED
}
 8016b92:	4618      	mov	r0, r3
 8016b94:	370c      	adds	r7, #12
 8016b96:	46bd      	mov	sp, r7
 8016b98:	bc80      	pop	{r7}
 8016b9a:	4770      	bx	lr

08016b9c <LoRaMacClassBSetBeaconState>:

void LoRaMacClassBSetBeaconState( BeaconState_t beaconState )
{
 8016b9c:	b480      	push	{r7}
 8016b9e:	b083      	sub	sp, #12
 8016ba0:	af00      	add	r7, sp, #0
 8016ba2:	4603      	mov	r3, r0
 8016ba4:	71fb      	strb	r3, [r7, #7]
            Ctx.BeaconState = beaconState;
        }
    }
    Ctx.NvmCtx->BeaconCtx.BeaconState = Ctx.BeaconState;
#endif // LORAMAC_CLASSB_ENABLED
}
 8016ba6:	bf00      	nop
 8016ba8:	370c      	adds	r7, #12
 8016baa:	46bd      	mov	sp, r7
 8016bac:	bc80      	pop	{r7}
 8016bae:	4770      	bx	lr

08016bb0 <LoRaMacClassBSetPingSlotState>:

void LoRaMacClassBSetPingSlotState( PingSlotState_t pingSlotState )
{
 8016bb0:	b480      	push	{r7}
 8016bb2:	b083      	sub	sp, #12
 8016bb4:	af00      	add	r7, sp, #0
 8016bb6:	4603      	mov	r3, r0
 8016bb8:	71fb      	strb	r3, [r7, #7]
#if ( LORAMAC_CLASSB_ENABLED == 1 )
    Ctx.PingSlotState = pingSlotState;
#endif // LORAMAC_CLASSB_ENABLED
}
 8016bba:	bf00      	nop
 8016bbc:	370c      	adds	r7, #12
 8016bbe:	46bd      	mov	sp, r7
 8016bc0:	bc80      	pop	{r7}
 8016bc2:	4770      	bx	lr

08016bc4 <LoRaMacClassBSetMulticastSlotState>:

void LoRaMacClassBSetMulticastSlotState( PingSlotState_t multicastSlotState )
{
 8016bc4:	b480      	push	{r7}
 8016bc6:	b083      	sub	sp, #12
 8016bc8:	af00      	add	r7, sp, #0
 8016bca:	4603      	mov	r3, r0
 8016bcc:	71fb      	strb	r3, [r7, #7]
#if ( LORAMAC_CLASSB_ENABLED == 1 )
    Ctx.MulticastSlotState = multicastSlotState;
#endif // LORAMAC_CLASSB_ENABLED
}
 8016bce:	bf00      	nop
 8016bd0:	370c      	adds	r7, #12
 8016bd2:	46bd      	mov	sp, r7
 8016bd4:	bc80      	pop	{r7}
 8016bd6:	4770      	bx	lr

08016bd8 <LoRaMacClassBIsAcquisitionInProgress>:

bool LoRaMacClassBIsAcquisitionInProgress( void )
{
 8016bd8:	b480      	push	{r7}
 8016bda:	af00      	add	r7, sp, #0
        // searches for a beacon.
        return true;
    }
    return false;
#else
    return false;
 8016bdc:	2300      	movs	r3, #0
#endif // LORAMAC_CLASSB_ENABLED
}
 8016bde:	4618      	mov	r0, r3
 8016be0:	46bd      	mov	sp, r7
 8016be2:	bc80      	pop	{r7}
 8016be4:	4770      	bx	lr

08016be6 <LoRaMacClassBBeaconTimerEvent>:

void LoRaMacClassBBeaconTimerEvent( void* context )
{
 8016be6:	b480      	push	{r7}
 8016be8:	b083      	sub	sp, #12
 8016bea:	af00      	add	r7, sp, #0
 8016bec:	6078      	str	r0, [r7, #4]
    if( Ctx.LoRaMacClassBCallbacks.MacProcessNotify != NULL )
    {
        Ctx.LoRaMacClassBCallbacks.MacProcessNotify( );
    }
#endif // LORAMAC_CLASSB_ENABLED
}
 8016bee:	bf00      	nop
 8016bf0:	370c      	adds	r7, #12
 8016bf2:	46bd      	mov	sp, r7
 8016bf4:	bc80      	pop	{r7}
 8016bf6:	4770      	bx	lr

08016bf8 <LoRaMacClassBPingSlotTimerEvent>:
    }
}
#endif // LORAMAC_CLASSB_ENABLED

void LoRaMacClassBPingSlotTimerEvent( void* context )
{
 8016bf8:	b480      	push	{r7}
 8016bfa:	b083      	sub	sp, #12
 8016bfc:	af00      	add	r7, sp, #0
 8016bfe:	6078      	str	r0, [r7, #4]
    if( Ctx.LoRaMacClassBCallbacks.MacProcessNotify != NULL )
    {
        Ctx.LoRaMacClassBCallbacks.MacProcessNotify( );
    }
#endif // LORAMAC_CLASSB_ENABLED
}
 8016c00:	bf00      	nop
 8016c02:	370c      	adds	r7, #12
 8016c04:	46bd      	mov	sp, r7
 8016c06:	bc80      	pop	{r7}
 8016c08:	4770      	bx	lr

08016c0a <LoRaMacClassBMulticastSlotTimerEvent>:
    }
}
#endif // LORAMAC_CLASSB_ENABLED

void LoRaMacClassBMulticastSlotTimerEvent( void* context )
{
 8016c0a:	b480      	push	{r7}
 8016c0c:	b083      	sub	sp, #12
 8016c0e:	af00      	add	r7, sp, #0
 8016c10:	6078      	str	r0, [r7, #4]
    if( Ctx.LoRaMacClassBCallbacks.MacProcessNotify != NULL )
    {
        Ctx.LoRaMacClassBCallbacks.MacProcessNotify( );
    }
#endif // LORAMAC_CLASSB_ENABLED
}
 8016c12:	bf00      	nop
 8016c14:	370c      	adds	r7, #12
 8016c16:	46bd      	mov	sp, r7
 8016c18:	bc80      	pop	{r7}
 8016c1a:	4770      	bx	lr

08016c1c <LoRaMacClassBRxBeacon>:
    }
}
#endif // LORAMAC_CLASSB_ENABLED

bool LoRaMacClassBRxBeacon( uint8_t *payload, uint16_t size )
{
 8016c1c:	b480      	push	{r7}
 8016c1e:	b083      	sub	sp, #12
 8016c20:	af00      	add	r7, sp, #0
 8016c22:	6078      	str	r0, [r7, #4]
 8016c24:	460b      	mov	r3, r1
 8016c26:	807b      	strh	r3, [r7, #2]
        // valid beacon has been received.
        beaconProcessed = true;
    }
    return beaconProcessed;
#else
    return false;
 8016c28:	2300      	movs	r3, #0
#endif // LORAMAC_CLASSB_ENABLED
}
 8016c2a:	4618      	mov	r0, r3
 8016c2c:	370c      	adds	r7, #12
 8016c2e:	46bd      	mov	sp, r7
 8016c30:	bc80      	pop	{r7}
 8016c32:	4770      	bx	lr

08016c34 <LoRaMacClassBIsBeaconExpected>:

bool LoRaMacClassBIsBeaconExpected( void )
{
 8016c34:	b480      	push	{r7}
 8016c36:	af00      	add	r7, sp, #0
    {
        return true;
    }
    return false;
#else
    return false;
 8016c38:	2300      	movs	r3, #0
#endif // LORAMAC_CLASSB_ENABLED
}
 8016c3a:	4618      	mov	r0, r3
 8016c3c:	46bd      	mov	sp, r7
 8016c3e:	bc80      	pop	{r7}
 8016c40:	4770      	bx	lr

08016c42 <LoRaMacClassBIsPingExpected>:

bool LoRaMacClassBIsPingExpected( void )
{
 8016c42:	b480      	push	{r7}
 8016c44:	af00      	add	r7, sp, #0
    {
        return true;
    }
    return false;
#else
    return false;
 8016c46:	2300      	movs	r3, #0
#endif // LORAMAC_CLASSB_ENABLED
}
 8016c48:	4618      	mov	r0, r3
 8016c4a:	46bd      	mov	sp, r7
 8016c4c:	bc80      	pop	{r7}
 8016c4e:	4770      	bx	lr

08016c50 <LoRaMacClassBIsMulticastExpected>:

bool LoRaMacClassBIsMulticastExpected( void )
{
 8016c50:	b480      	push	{r7}
 8016c52:	af00      	add	r7, sp, #0
    {
        return true;
    }
    return false;
#else
    return false;
 8016c54:	2300      	movs	r3, #0
#endif // LORAMAC_CLASSB_ENABLED
}
 8016c56:	4618      	mov	r0, r3
 8016c58:	46bd      	mov	sp, r7
 8016c5a:	bc80      	pop	{r7}
 8016c5c:	4770      	bx	lr

08016c5e <LoRaMacClassBIsBeaconModeActive>:
    return false;
#endif // LORAMAC_CLASSB_ENABLED
}

bool LoRaMacClassBIsBeaconModeActive( void )
{
 8016c5e:	b480      	push	{r7}
 8016c60:	af00      	add	r7, sp, #0
    {
        return true;
    }
    return false;
#else
    return false;
 8016c62:	2300      	movs	r3, #0
#endif // LORAMAC_CLASSB_ENABLED
}
 8016c64:	4618      	mov	r0, r3
 8016c66:	46bd      	mov	sp, r7
 8016c68:	bc80      	pop	{r7}
 8016c6a:	4770      	bx	lr

08016c6c <LoRaMacClassBSetPingSlotInfo>:

void LoRaMacClassBSetPingSlotInfo( uint8_t periodicity )
{
 8016c6c:	b480      	push	{r7}
 8016c6e:	b083      	sub	sp, #12
 8016c70:	af00      	add	r7, sp, #0
 8016c72:	4603      	mov	r3, r0
 8016c74:	71fb      	strb	r3, [r7, #7]
#if ( LORAMAC_CLASSB_ENABLED == 1 )
    Ctx.NvmCtx->PingSlotCtx.PingNb = CalcPingNb( periodicity );
    Ctx.NvmCtx->PingSlotCtx.PingPeriod = CalcPingPeriod( Ctx.NvmCtx->PingSlotCtx.PingNb );
    NvmContextChange( );
#endif // LORAMAC_CLASSB_ENABLED
}
 8016c76:	bf00      	nop
 8016c78:	370c      	adds	r7, #12
 8016c7a:	46bd      	mov	sp, r7
 8016c7c:	bc80      	pop	{r7}
 8016c7e:	4770      	bx	lr

08016c80 <LoRaMacClassBHaltBeaconing>:

void LoRaMacClassBHaltBeaconing( void )
{
 8016c80:	b480      	push	{r7}
 8016c82:	af00      	add	r7, sp, #0

        // Halt ping and multicast slot state machines
        LoRaMacClassBStopRxSlots( );
    }
#endif // LORAMAC_CLASSB_ENABLED
}
 8016c84:	bf00      	nop
 8016c86:	46bd      	mov	sp, r7
 8016c88:	bc80      	pop	{r7}
 8016c8a:	4770      	bx	lr

08016c8c <LoRaMacClassBResumeBeaconing>:

void LoRaMacClassBResumeBeaconing( void )
{
 8016c8c:	b480      	push	{r7}
 8016c8e:	af00      	add	r7, sp, #0

        Ctx.NvmCtx->BeaconCtx.BeaconState = Ctx.BeaconState;
        LoRaMacClassBBeaconTimerEvent( NULL );
    }
#endif // LORAMAC_CLASSB_ENABLED
}
 8016c90:	bf00      	nop
 8016c92:	46bd      	mov	sp, r7
 8016c94:	bc80      	pop	{r7}
 8016c96:	4770      	bx	lr

08016c98 <LoRaMacClassBSwitchClass>:

LoRaMacStatus_t LoRaMacClassBSwitchClass( DeviceClass_t nextClass )
{
 8016c98:	b480      	push	{r7}
 8016c9a:	b083      	sub	sp, #12
 8016c9c:	af00      	add	r7, sp, #0
 8016c9e:	4603      	mov	r3, r0
 8016ca0:	71fb      	strb	r3, [r7, #7]

        return LORAMAC_STATUS_OK;
    }
    return LORAMAC_STATUS_SERVICE_UNKNOWN;
#else
    return LORAMAC_STATUS_SERVICE_UNKNOWN;
 8016ca2:	2302      	movs	r3, #2
#endif // LORAMAC_CLASSB_ENABLED
}
 8016ca4:	4618      	mov	r0, r3
 8016ca6:	370c      	adds	r7, #12
 8016ca8:	46bd      	mov	sp, r7
 8016caa:	bc80      	pop	{r7}
 8016cac:	4770      	bx	lr

08016cae <LoRaMacClassBMibGetRequestConfirm>:

LoRaMacStatus_t LoRaMacClassBMibGetRequestConfirm( MibRequestConfirm_t *mibGet )
{
 8016cae:	b480      	push	{r7}
 8016cb0:	b083      	sub	sp, #12
 8016cb2:	af00      	add	r7, sp, #0
 8016cb4:	6078      	str	r0, [r7, #4]
            break;
        }
    }
    return status;
#else
    return LORAMAC_STATUS_SERVICE_UNKNOWN;
 8016cb6:	2302      	movs	r3, #2
#endif // LORAMAC_CLASSB_ENABLED
}
 8016cb8:	4618      	mov	r0, r3
 8016cba:	370c      	adds	r7, #12
 8016cbc:	46bd      	mov	sp, r7
 8016cbe:	bc80      	pop	{r7}
 8016cc0:	4770      	bx	lr

08016cc2 <LoRaMacMibClassBSetRequestConfirm>:

LoRaMacStatus_t LoRaMacMibClassBSetRequestConfirm( MibRequestConfirm_t *mibSet )
{
 8016cc2:	b480      	push	{r7}
 8016cc4:	b083      	sub	sp, #12
 8016cc6:	af00      	add	r7, sp, #0
 8016cc8:	6078      	str	r0, [r7, #4]
            break;
        }
    }
    return status;
#else
    return LORAMAC_STATUS_SERVICE_UNKNOWN;
 8016cca:	2302      	movs	r3, #2
#endif // LORAMAC_CLASSB_ENABLED
}
 8016ccc:	4618      	mov	r0, r3
 8016cce:	370c      	adds	r7, #12
 8016cd0:	46bd      	mov	sp, r7
 8016cd2:	bc80      	pop	{r7}
 8016cd4:	4770      	bx	lr

08016cd6 <LoRaMacClassBPingSlotInfoAns>:

void LoRaMacClassBPingSlotInfoAns( void )
{
 8016cd6:	b480      	push	{r7}
 8016cd8:	af00      	add	r7, sp, #0
        LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_PING_SLOT_INFO );
        Ctx.NvmCtx->PingSlotCtx.Ctrl.Assigned = 1;
        NvmContextChange( );
    }
#endif // LORAMAC_CLASSB_ENABLED
}
 8016cda:	bf00      	nop
 8016cdc:	46bd      	mov	sp, r7
 8016cde:	bc80      	pop	{r7}
 8016ce0:	4770      	bx	lr

08016ce2 <LoRaMacClassBPingSlotChannelReq>:

uint8_t LoRaMacClassBPingSlotChannelReq( uint8_t datarate, uint32_t frequency )
{
 8016ce2:	b480      	push	{r7}
 8016ce4:	b083      	sub	sp, #12
 8016ce6:	af00      	add	r7, sp, #0
 8016ce8:	4603      	mov	r3, r0
 8016cea:	6039      	str	r1, [r7, #0]
 8016cec:	71fb      	strb	r3, [r7, #7]
        NvmContextChange( );
    }

    return status;
#else
    return 0;
 8016cee:	2300      	movs	r3, #0
#endif // LORAMAC_CLASSB_ENABLED
}
 8016cf0:	4618      	mov	r0, r3
 8016cf2:	370c      	adds	r7, #12
 8016cf4:	46bd      	mov	sp, r7
 8016cf6:	bc80      	pop	{r7}
 8016cf8:	4770      	bx	lr

08016cfa <LoRaMacClassBBeaconTimingAns>:

void LoRaMacClassBBeaconTimingAns( uint16_t beaconTimingDelay, uint8_t beaconTimingChannel, TimerTime_t lastRxDone )
{
 8016cfa:	b480      	push	{r7}
 8016cfc:	b083      	sub	sp, #12
 8016cfe:	af00      	add	r7, sp, #0
 8016d00:	4603      	mov	r3, r0
 8016d02:	603a      	str	r2, [r7, #0]
 8016d04:	80fb      	strh	r3, [r7, #6]
 8016d06:	460b      	mov	r3, r1
 8016d08:	717b      	strb	r3, [r7, #5]

        Ctx.LoRaMacClassBParams.MlmeConfirm->BeaconTimingDelay = Ctx.BeaconCtx.BeaconTimingDelay;
        Ctx.LoRaMacClassBParams.MlmeConfirm->BeaconTimingChannel = Ctx.BeaconCtx.BeaconTimingChannel;
    }
#endif // LORAMAC_CLASSB_ENABLED
}
 8016d0a:	bf00      	nop
 8016d0c:	370c      	adds	r7, #12
 8016d0e:	46bd      	mov	sp, r7
 8016d10:	bc80      	pop	{r7}
 8016d12:	4770      	bx	lr

08016d14 <LoRaMacClassBDeviceTimeAns>:

void LoRaMacClassBDeviceTimeAns( void )
{
 8016d14:	b480      	push	{r7}
 8016d16:	af00      	add	r7, sp, #0
            Ctx.BeaconCtx.BeaconTime.SubSeconds = 0;
            LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_DEVICE_TIME );
        }
    }
#endif // LORAMAC_CLASSB_ENABLED
}
 8016d18:	bf00      	nop
 8016d1a:	46bd      	mov	sp, r7
 8016d1c:	bc80      	pop	{r7}
 8016d1e:	4770      	bx	lr

08016d20 <LoRaMacClassBBeaconFreqReq>:

bool LoRaMacClassBBeaconFreqReq( uint32_t frequency )
{
 8016d20:	b480      	push	{r7}
 8016d22:	b083      	sub	sp, #12
 8016d24:	af00      	add	r7, sp, #0
 8016d26:	6078      	str	r0, [r7, #4]
        NvmContextChange( );
        return true;
    }
    return false;
#else
    return false;
 8016d28:	2300      	movs	r3, #0
#endif // LORAMAC_CLASSB_ENABLED
}
 8016d2a:	4618      	mov	r0, r3
 8016d2c:	370c      	adds	r7, #12
 8016d2e:	46bd      	mov	sp, r7
 8016d30:	bc80      	pop	{r7}
 8016d32:	4770      	bx	lr

08016d34 <LoRaMacClassBIsUplinkCollision>:

TimerTime_t LoRaMacClassBIsUplinkCollision( TimerTime_t txTimeOnAir )
{
 8016d34:	b480      	push	{r7}
 8016d36:	b083      	sub	sp, #12
 8016d38:	af00      	add	r7, sp, #0
 8016d3a:	6078      	str	r0, [r7, #4]
    {// Next beacon will be sent during the next uplink.
        return CLASSB_BEACON_RESERVED;
    }
    return 0;
#else
    return 0;
 8016d3c:	2300      	movs	r3, #0
#endif // LORAMAC_CLASSB_ENABLED
}
 8016d3e:	4618      	mov	r0, r3
 8016d40:	370c      	adds	r7, #12
 8016d42:	46bd      	mov	sp, r7
 8016d44:	bc80      	pop	{r7}
 8016d46:	4770      	bx	lr

08016d48 <LoRaMacClassBStopRxSlots>:

void LoRaMacClassBStopRxSlots( void )
{
 8016d48:	b480      	push	{r7}
 8016d4a:	af00      	add	r7, sp, #0
    CRITICAL_SECTION_BEGIN( );
    LoRaMacClassBEvents.Events.PingSlot = 0;
    LoRaMacClassBEvents.Events.MulticastSlot = 0;
    CRITICAL_SECTION_END( );
#endif // LORAMAC_CLASSB_ENABLED
}
 8016d4c:	bf00      	nop
 8016d4e:	46bd      	mov	sp, r7
 8016d50:	bc80      	pop	{r7}
 8016d52:	4770      	bx	lr

08016d54 <LoRaMacClassBProcess>:
    }
#endif // LORAMAC_CLASSB_ENABLED
}

void LoRaMacClassBProcess( void )
{
 8016d54:	b480      	push	{r7}
 8016d56:	af00      	add	r7, sp, #0
        {
            LoRaMacClassBProcessMulticastSlot( );
        }
    }
#endif // LORAMAC_CLASSB_ENABLED
}
 8016d58:	bf00      	nop
 8016d5a:	46bd      	mov	sp, r7
 8016d5c:	bc80      	pop	{r7}
 8016d5e:	4770      	bx	lr

08016d60 <IsSlotFree>:
 *
 * \param[IN]     slot           - Slot to check
 * \retval                       - Status of the operation
 */
static bool IsSlotFree( const MacCommand_t* slot )
{
 8016d60:	b480      	push	{r7}
 8016d62:	b085      	sub	sp, #20
 8016d64:	af00      	add	r7, sp, #0
 8016d66:	6078      	str	r0, [r7, #4]
    uint8_t* mem = ( uint8_t* )slot;
 8016d68:	687b      	ldr	r3, [r7, #4]
 8016d6a:	60bb      	str	r3, [r7, #8]

    for( uint16_t size = 0; size < sizeof( MacCommand_t ); size++ )
 8016d6c:	2300      	movs	r3, #0
 8016d6e:	81fb      	strh	r3, [r7, #14]
 8016d70:	e00a      	b.n	8016d88 <IsSlotFree+0x28>
    {
        if( mem[size] != 0x00 )
 8016d72:	89fb      	ldrh	r3, [r7, #14]
 8016d74:	68ba      	ldr	r2, [r7, #8]
 8016d76:	4413      	add	r3, r2
 8016d78:	781b      	ldrb	r3, [r3, #0]
 8016d7a:	2b00      	cmp	r3, #0
 8016d7c:	d001      	beq.n	8016d82 <IsSlotFree+0x22>
        {
            return false;
 8016d7e:	2300      	movs	r3, #0
 8016d80:	e006      	b.n	8016d90 <IsSlotFree+0x30>
    for( uint16_t size = 0; size < sizeof( MacCommand_t ); size++ )
 8016d82:	89fb      	ldrh	r3, [r7, #14]
 8016d84:	3301      	adds	r3, #1
 8016d86:	81fb      	strh	r3, [r7, #14]
 8016d88:	89fb      	ldrh	r3, [r7, #14]
 8016d8a:	2b0f      	cmp	r3, #15
 8016d8c:	d9f1      	bls.n	8016d72 <IsSlotFree+0x12>
        }
    }
    return true;
 8016d8e:	2301      	movs	r3, #1
}
 8016d90:	4618      	mov	r0, r3
 8016d92:	3714      	adds	r7, #20
 8016d94:	46bd      	mov	sp, r7
 8016d96:	bc80      	pop	{r7}
 8016d98:	4770      	bx	lr
	...

08016d9c <MallocNewMacCommandSlot>:
 * \brief Allocates a new MAC command memory slot
 *
 * \retval                       - Pointer to slot
 */
static MacCommand_t* MallocNewMacCommandSlot( void )
{
 8016d9c:	b580      	push	{r7, lr}
 8016d9e:	b082      	sub	sp, #8
 8016da0:	af00      	add	r7, sp, #0
    uint8_t itr = 0;
 8016da2:	2300      	movs	r3, #0
 8016da4:	71fb      	strb	r3, [r7, #7]

    while( IsSlotFree( ( const MacCommand_t* )&NvmCtx.MacCommandSlots[itr] ) == false )
 8016da6:	e007      	b.n	8016db8 <MallocNewMacCommandSlot+0x1c>
    {
        itr++;
 8016da8:	79fb      	ldrb	r3, [r7, #7]
 8016daa:	3301      	adds	r3, #1
 8016dac:	71fb      	strb	r3, [r7, #7]
        if( itr == NUM_OF_MAC_COMMANDS )
 8016dae:	79fb      	ldrb	r3, [r7, #7]
 8016db0:	2b0f      	cmp	r3, #15
 8016db2:	d101      	bne.n	8016db8 <MallocNewMacCommandSlot+0x1c>
        {
            return NULL;
 8016db4:	2300      	movs	r3, #0
 8016db6:	e012      	b.n	8016dde <MallocNewMacCommandSlot+0x42>
    while( IsSlotFree( ( const MacCommand_t* )&NvmCtx.MacCommandSlots[itr] ) == false )
 8016db8:	79fb      	ldrb	r3, [r7, #7]
 8016dba:	011b      	lsls	r3, r3, #4
 8016dbc:	3308      	adds	r3, #8
 8016dbe:	4a0a      	ldr	r2, [pc, #40]	; (8016de8 <MallocNewMacCommandSlot+0x4c>)
 8016dc0:	4413      	add	r3, r2
 8016dc2:	4618      	mov	r0, r3
 8016dc4:	f7ff ffcc 	bl	8016d60 <IsSlotFree>
 8016dc8:	4603      	mov	r3, r0
 8016dca:	f083 0301 	eor.w	r3, r3, #1
 8016dce:	b2db      	uxtb	r3, r3
 8016dd0:	2b00      	cmp	r3, #0
 8016dd2:	d1e9      	bne.n	8016da8 <MallocNewMacCommandSlot+0xc>
        }
    }

    return &NvmCtx.MacCommandSlots[itr];
 8016dd4:	79fb      	ldrb	r3, [r7, #7]
 8016dd6:	011b      	lsls	r3, r3, #4
 8016dd8:	3308      	adds	r3, #8
 8016dda:	4a03      	ldr	r2, [pc, #12]	; (8016de8 <MallocNewMacCommandSlot+0x4c>)
 8016ddc:	4413      	add	r3, r2
}
 8016dde:	4618      	mov	r0, r3
 8016de0:	3708      	adds	r7, #8
 8016de2:	46bd      	mov	sp, r7
 8016de4:	bd80      	pop	{r7, pc}
 8016de6:	bf00      	nop
 8016de8:	20001100 	.word	0x20001100

08016dec <FreeMacCommandSlot>:
 * \param[IN]     slot           - Slot to free
 *
 * \retval                       - Status of the operation
 */
static bool FreeMacCommandSlot( MacCommand_t* slot )
{
 8016dec:	b580      	push	{r7, lr}
 8016dee:	b082      	sub	sp, #8
 8016df0:	af00      	add	r7, sp, #0
 8016df2:	6078      	str	r0, [r7, #4]
    if( slot == NULL )
 8016df4:	687b      	ldr	r3, [r7, #4]
 8016df6:	2b00      	cmp	r3, #0
 8016df8:	d101      	bne.n	8016dfe <FreeMacCommandSlot+0x12>
    {
        return false;
 8016dfa:	2300      	movs	r3, #0
 8016dfc:	e005      	b.n	8016e0a <FreeMacCommandSlot+0x1e>
    }

    memset1( ( uint8_t* )slot, 0x00, sizeof( MacCommand_t ) );
 8016dfe:	2210      	movs	r2, #16
 8016e00:	2100      	movs	r1, #0
 8016e02:	6878      	ldr	r0, [r7, #4]
 8016e04:	f005 fc2e 	bl	801c664 <memset1>

    return true;
 8016e08:	2301      	movs	r3, #1
}
 8016e0a:	4618      	mov	r0, r3
 8016e0c:	3708      	adds	r7, #8
 8016e0e:	46bd      	mov	sp, r7
 8016e10:	bd80      	pop	{r7, pc}

08016e12 <LinkedListInit>:
 *
 * \param[IN]     list           - List that shall be initialized
 * \retval                       - Status of the operation
 */
static bool LinkedListInit( MacCommandsList_t* list )
{
 8016e12:	b480      	push	{r7}
 8016e14:	b083      	sub	sp, #12
 8016e16:	af00      	add	r7, sp, #0
 8016e18:	6078      	str	r0, [r7, #4]
    if( list == NULL )
 8016e1a:	687b      	ldr	r3, [r7, #4]
 8016e1c:	2b00      	cmp	r3, #0
 8016e1e:	d101      	bne.n	8016e24 <LinkedListInit+0x12>
    {
        return false;
 8016e20:	2300      	movs	r3, #0
 8016e22:	e006      	b.n	8016e32 <LinkedListInit+0x20>
    }

    list->First = NULL;
 8016e24:	687b      	ldr	r3, [r7, #4]
 8016e26:	2200      	movs	r2, #0
 8016e28:	601a      	str	r2, [r3, #0]
    list->Last = NULL;
 8016e2a:	687b      	ldr	r3, [r7, #4]
 8016e2c:	2200      	movs	r2, #0
 8016e2e:	605a      	str	r2, [r3, #4]

    return true;
 8016e30:	2301      	movs	r3, #1
}
 8016e32:	4618      	mov	r0, r3
 8016e34:	370c      	adds	r7, #12
 8016e36:	46bd      	mov	sp, r7
 8016e38:	bc80      	pop	{r7}
 8016e3a:	4770      	bx	lr

08016e3c <LinkedListAdd>:
 * \param[IN]     list           - List where the element shall be added.
 * \param[IN]     element        - Element to add
 * \retval                       - Status of the operation
 */
static bool LinkedListAdd( MacCommandsList_t* list, MacCommand_t* element )
{
 8016e3c:	b480      	push	{r7}
 8016e3e:	b083      	sub	sp, #12
 8016e40:	af00      	add	r7, sp, #0
 8016e42:	6078      	str	r0, [r7, #4]
 8016e44:	6039      	str	r1, [r7, #0]
    if( ( list == NULL ) || ( element == NULL ) )
 8016e46:	687b      	ldr	r3, [r7, #4]
 8016e48:	2b00      	cmp	r3, #0
 8016e4a:	d002      	beq.n	8016e52 <LinkedListAdd+0x16>
 8016e4c:	683b      	ldr	r3, [r7, #0]
 8016e4e:	2b00      	cmp	r3, #0
 8016e50:	d101      	bne.n	8016e56 <LinkedListAdd+0x1a>
    {
        return false;
 8016e52:	2300      	movs	r3, #0
 8016e54:	e015      	b.n	8016e82 <LinkedListAdd+0x46>
    }

    // Check if this is the first entry to enter the list.
    if( list->First == NULL )
 8016e56:	687b      	ldr	r3, [r7, #4]
 8016e58:	681b      	ldr	r3, [r3, #0]
 8016e5a:	2b00      	cmp	r3, #0
 8016e5c:	d102      	bne.n	8016e64 <LinkedListAdd+0x28>
    {
        list->First = element;
 8016e5e:	687b      	ldr	r3, [r7, #4]
 8016e60:	683a      	ldr	r2, [r7, #0]
 8016e62:	601a      	str	r2, [r3, #0]
    }

    // Check if the last entry exists and update its next point.
    if( list->Last )
 8016e64:	687b      	ldr	r3, [r7, #4]
 8016e66:	685b      	ldr	r3, [r3, #4]
 8016e68:	2b00      	cmp	r3, #0
 8016e6a:	d003      	beq.n	8016e74 <LinkedListAdd+0x38>
    {
        list->Last->Next = element;
 8016e6c:	687b      	ldr	r3, [r7, #4]
 8016e6e:	685b      	ldr	r3, [r3, #4]
 8016e70:	683a      	ldr	r2, [r7, #0]
 8016e72:	601a      	str	r2, [r3, #0]
    }

    // Update the next point of this entry.
    element->Next = NULL;
 8016e74:	683b      	ldr	r3, [r7, #0]
 8016e76:	2200      	movs	r2, #0
 8016e78:	601a      	str	r2, [r3, #0]

    // Update the last entry of the list.
    list->Last = element;
 8016e7a:	687b      	ldr	r3, [r7, #4]
 8016e7c:	683a      	ldr	r2, [r7, #0]
 8016e7e:	605a      	str	r2, [r3, #4]

    return true;
 8016e80:	2301      	movs	r3, #1
}
 8016e82:	4618      	mov	r0, r3
 8016e84:	370c      	adds	r7, #12
 8016e86:	46bd      	mov	sp, r7
 8016e88:	bc80      	pop	{r7}
 8016e8a:	4770      	bx	lr

08016e8c <LinkedListGetPrevious>:
 * \param[IN]     list           - List
 * \param[IN]     element        - Element where the previous element shall be searched
 * \retval                       - Status of the operation
 */
static MacCommand_t* LinkedListGetPrevious( MacCommandsList_t* list, MacCommand_t* element )
{
 8016e8c:	b480      	push	{r7}
 8016e8e:	b085      	sub	sp, #20
 8016e90:	af00      	add	r7, sp, #0
 8016e92:	6078      	str	r0, [r7, #4]
 8016e94:	6039      	str	r1, [r7, #0]
    if( ( list == NULL ) || ( element == NULL ) )
 8016e96:	687b      	ldr	r3, [r7, #4]
 8016e98:	2b00      	cmp	r3, #0
 8016e9a:	d002      	beq.n	8016ea2 <LinkedListGetPrevious+0x16>
 8016e9c:	683b      	ldr	r3, [r7, #0]
 8016e9e:	2b00      	cmp	r3, #0
 8016ea0:	d101      	bne.n	8016ea6 <LinkedListGetPrevious+0x1a>
    {
        return NULL;
 8016ea2:	2300      	movs	r3, #0
 8016ea4:	e016      	b.n	8016ed4 <LinkedListGetPrevious+0x48>
    }

    MacCommand_t* curElement;

    // Start at the head of the list
    curElement = list->First;
 8016ea6:	687b      	ldr	r3, [r7, #4]
 8016ea8:	681b      	ldr	r3, [r3, #0]
 8016eaa:	60fb      	str	r3, [r7, #12]

    // When current element is the first of the list, there's no previous element so we can return NULL immediately.
    if( element != curElement )
 8016eac:	683a      	ldr	r2, [r7, #0]
 8016eae:	68fb      	ldr	r3, [r7, #12]
 8016eb0:	429a      	cmp	r2, r3
 8016eb2:	d00c      	beq.n	8016ece <LinkedListGetPrevious+0x42>
    {
        // Loop through all elements until the end is reached or the next of current is the current element.
        while( ( curElement != NULL ) && ( curElement->Next != element ) )
 8016eb4:	e002      	b.n	8016ebc <LinkedListGetPrevious+0x30>
        {
            curElement = curElement->Next;
 8016eb6:	68fb      	ldr	r3, [r7, #12]
 8016eb8:	681b      	ldr	r3, [r3, #0]
 8016eba:	60fb      	str	r3, [r7, #12]
        while( ( curElement != NULL ) && ( curElement->Next != element ) )
 8016ebc:	68fb      	ldr	r3, [r7, #12]
 8016ebe:	2b00      	cmp	r3, #0
 8016ec0:	d007      	beq.n	8016ed2 <LinkedListGetPrevious+0x46>
 8016ec2:	68fb      	ldr	r3, [r7, #12]
 8016ec4:	681b      	ldr	r3, [r3, #0]
 8016ec6:	683a      	ldr	r2, [r7, #0]
 8016ec8:	429a      	cmp	r2, r3
 8016eca:	d1f4      	bne.n	8016eb6 <LinkedListGetPrevious+0x2a>
 8016ecc:	e001      	b.n	8016ed2 <LinkedListGetPrevious+0x46>
        }
    }
    else
    {
        curElement = NULL;
 8016ece:	2300      	movs	r3, #0
 8016ed0:	60fb      	str	r3, [r7, #12]
    }

    return curElement;
 8016ed2:	68fb      	ldr	r3, [r7, #12]
}
 8016ed4:	4618      	mov	r0, r3
 8016ed6:	3714      	adds	r7, #20
 8016ed8:	46bd      	mov	sp, r7
 8016eda:	bc80      	pop	{r7}
 8016edc:	4770      	bx	lr

08016ede <LinkedListRemove>:
 * \param[IN]     list           - List where the element shall be removed from.
 * \param[IN]     element        - Element to remove
 * \retval                       - Status of the operation
 */
static bool LinkedListRemove( MacCommandsList_t* list, MacCommand_t* element )
{
 8016ede:	b580      	push	{r7, lr}
 8016ee0:	b084      	sub	sp, #16
 8016ee2:	af00      	add	r7, sp, #0
 8016ee4:	6078      	str	r0, [r7, #4]
 8016ee6:	6039      	str	r1, [r7, #0]
    if( ( list == NULL ) || ( element == NULL ) )
 8016ee8:	687b      	ldr	r3, [r7, #4]
 8016eea:	2b00      	cmp	r3, #0
 8016eec:	d002      	beq.n	8016ef4 <LinkedListRemove+0x16>
 8016eee:	683b      	ldr	r3, [r7, #0]
 8016ef0:	2b00      	cmp	r3, #0
 8016ef2:	d101      	bne.n	8016ef8 <LinkedListRemove+0x1a>
    {
        return false;
 8016ef4:	2300      	movs	r3, #0
 8016ef6:	e020      	b.n	8016f3a <LinkedListRemove+0x5c>
    }

    MacCommand_t* PrevElement = LinkedListGetPrevious( list, element );
 8016ef8:	6839      	ldr	r1, [r7, #0]
 8016efa:	6878      	ldr	r0, [r7, #4]
 8016efc:	f7ff ffc6 	bl	8016e8c <LinkedListGetPrevious>
 8016f00:	60f8      	str	r0, [r7, #12]

    if( list->First == element )
 8016f02:	687b      	ldr	r3, [r7, #4]
 8016f04:	681b      	ldr	r3, [r3, #0]
 8016f06:	683a      	ldr	r2, [r7, #0]
 8016f08:	429a      	cmp	r2, r3
 8016f0a:	d103      	bne.n	8016f14 <LinkedListRemove+0x36>
    {
        list->First = element->Next;
 8016f0c:	683b      	ldr	r3, [r7, #0]
 8016f0e:	681a      	ldr	r2, [r3, #0]
 8016f10:	687b      	ldr	r3, [r7, #4]
 8016f12:	601a      	str	r2, [r3, #0]
    }

    if( list->Last == element )
 8016f14:	687b      	ldr	r3, [r7, #4]
 8016f16:	685b      	ldr	r3, [r3, #4]
 8016f18:	683a      	ldr	r2, [r7, #0]
 8016f1a:	429a      	cmp	r2, r3
 8016f1c:	d102      	bne.n	8016f24 <LinkedListRemove+0x46>
    {
        list->Last = PrevElement;
 8016f1e:	687b      	ldr	r3, [r7, #4]
 8016f20:	68fa      	ldr	r2, [r7, #12]
 8016f22:	605a      	str	r2, [r3, #4]
    }

    if( PrevElement != NULL )
 8016f24:	68fb      	ldr	r3, [r7, #12]
 8016f26:	2b00      	cmp	r3, #0
 8016f28:	d003      	beq.n	8016f32 <LinkedListRemove+0x54>
    {
        PrevElement->Next = element->Next;
 8016f2a:	683b      	ldr	r3, [r7, #0]
 8016f2c:	681a      	ldr	r2, [r3, #0]
 8016f2e:	68fb      	ldr	r3, [r7, #12]
 8016f30:	601a      	str	r2, [r3, #0]
    }

    element->Next = NULL;
 8016f32:	683b      	ldr	r3, [r7, #0]
 8016f34:	2200      	movs	r2, #0
 8016f36:	601a      	str	r2, [r3, #0]

    return true;
 8016f38:	2301      	movs	r3, #1
}
 8016f3a:	4618      	mov	r0, r3
 8016f3c:	3710      	adds	r7, #16
 8016f3e:	46bd      	mov	sp, r7
 8016f40:	bd80      	pop	{r7, pc}

08016f42 <IsSticky>:
 * \param[IN]   cid                - MAC command identifier
 *
 * \retval                     - Status of the operation
 */
static bool IsSticky( uint8_t cid )
{
 8016f42:	b480      	push	{r7}
 8016f44:	b083      	sub	sp, #12
 8016f46:	af00      	add	r7, sp, #0
 8016f48:	4603      	mov	r3, r0
 8016f4a:	71fb      	strb	r3, [r7, #7]
    switch( cid )
 8016f4c:	79fb      	ldrb	r3, [r7, #7]
 8016f4e:	2b05      	cmp	r3, #5
 8016f50:	d004      	beq.n	8016f5c <IsSticky+0x1a>
 8016f52:	2b05      	cmp	r3, #5
 8016f54:	db04      	blt.n	8016f60 <IsSticky+0x1e>
 8016f56:	3b08      	subs	r3, #8
 8016f58:	2b02      	cmp	r3, #2
 8016f5a:	d801      	bhi.n	8016f60 <IsSticky+0x1e>
    {
        case MOTE_MAC_DL_CHANNEL_ANS:
        case MOTE_MAC_RX_PARAM_SETUP_ANS:
        case MOTE_MAC_RX_TIMING_SETUP_ANS:
        case MOTE_MAC_TX_PARAM_SETUP_ANS:
            return true;
 8016f5c:	2301      	movs	r3, #1
 8016f5e:	e000      	b.n	8016f62 <IsSticky+0x20>
        default:
            return false;
 8016f60:	2300      	movs	r3, #0
    }
}
 8016f62:	4618      	mov	r0, r3
 8016f64:	370c      	adds	r7, #12
 8016f66:	46bd      	mov	sp, r7
 8016f68:	bc80      	pop	{r7}
 8016f6a:	4770      	bx	lr

08016f6c <NvmCtxCallback>:

/*
 * \brief Wrapper function for the NvmCtx
 */
static void NvmCtxCallback( void )
{
 8016f6c:	b580      	push	{r7, lr}
 8016f6e:	af00      	add	r7, sp, #0
    if( CommandsNvmCtxChanged != NULL )
 8016f70:	4b04      	ldr	r3, [pc, #16]	; (8016f84 <NvmCtxCallback+0x18>)
 8016f72:	681b      	ldr	r3, [r3, #0]
 8016f74:	2b00      	cmp	r3, #0
 8016f76:	d002      	beq.n	8016f7e <NvmCtxCallback+0x12>
    {
        CommandsNvmCtxChanged( );
 8016f78:	4b02      	ldr	r3, [pc, #8]	; (8016f84 <NvmCtxCallback+0x18>)
 8016f7a:	681b      	ldr	r3, [r3, #0]
 8016f7c:	4798      	blx	r3
    }
}
 8016f7e:	bf00      	nop
 8016f80:	bd80      	pop	{r7, pc}
 8016f82:	bf00      	nop
 8016f84:	200010fc 	.word	0x200010fc

08016f88 <LoRaMacCommandsInit>:

LoRaMacCommandStatus_t LoRaMacCommandsInit( LoRaMacCommandsNvmEvent commandsNvmCtxChanged )
{
 8016f88:	b580      	push	{r7, lr}
 8016f8a:	b082      	sub	sp, #8
 8016f8c:	af00      	add	r7, sp, #0
 8016f8e:	6078      	str	r0, [r7, #4]
    // Initialize with default
    memset1( ( uint8_t* )&NvmCtx, 0, sizeof( NvmCtx ) );
 8016f90:	22fc      	movs	r2, #252	; 0xfc
 8016f92:	2100      	movs	r1, #0
 8016f94:	4806      	ldr	r0, [pc, #24]	; (8016fb0 <LoRaMacCommandsInit+0x28>)
 8016f96:	f005 fb65 	bl	801c664 <memset1>

    LinkedListInit( &NvmCtx.MacCommandList );
 8016f9a:	4805      	ldr	r0, [pc, #20]	; (8016fb0 <LoRaMacCommandsInit+0x28>)
 8016f9c:	f7ff ff39 	bl	8016e12 <LinkedListInit>

    // Assign callback
    CommandsNvmCtxChanged = commandsNvmCtxChanged;
 8016fa0:	4a04      	ldr	r2, [pc, #16]	; (8016fb4 <LoRaMacCommandsInit+0x2c>)
 8016fa2:	687b      	ldr	r3, [r7, #4]
 8016fa4:	6013      	str	r3, [r2, #0]

    return LORAMAC_COMMANDS_SUCCESS;
 8016fa6:	2300      	movs	r3, #0
}
 8016fa8:	4618      	mov	r0, r3
 8016faa:	3708      	adds	r7, #8
 8016fac:	46bd      	mov	sp, r7
 8016fae:	bd80      	pop	{r7, pc}
 8016fb0:	20001100 	.word	0x20001100
 8016fb4:	200010fc 	.word	0x200010fc

08016fb8 <LoRaMacCommandsRestoreNvmCtx>:

LoRaMacCommandStatus_t LoRaMacCommandsRestoreNvmCtx( void* commandsNvmCtx )
{
 8016fb8:	b580      	push	{r7, lr}
 8016fba:	b082      	sub	sp, #8
 8016fbc:	af00      	add	r7, sp, #0
 8016fbe:	6078      	str	r0, [r7, #4]
    // Restore module context
    if( commandsNvmCtx != NULL )
 8016fc0:	687b      	ldr	r3, [r7, #4]
 8016fc2:	2b00      	cmp	r3, #0
 8016fc4:	d006      	beq.n	8016fd4 <LoRaMacCommandsRestoreNvmCtx+0x1c>
    {
        memcpy1( ( uint8_t* )&NvmCtx, ( uint8_t* )commandsNvmCtx, sizeof( NvmCtx ) );
 8016fc6:	22fc      	movs	r2, #252	; 0xfc
 8016fc8:	6879      	ldr	r1, [r7, #4]
 8016fca:	4805      	ldr	r0, [pc, #20]	; (8016fe0 <LoRaMacCommandsRestoreNvmCtx+0x28>)
 8016fcc:	f005 fb0f 	bl	801c5ee <memcpy1>
        return LORAMAC_COMMANDS_SUCCESS;
 8016fd0:	2300      	movs	r3, #0
 8016fd2:	e000      	b.n	8016fd6 <LoRaMacCommandsRestoreNvmCtx+0x1e>
    }
    else
    {
        return LORAMAC_COMMANDS_ERROR_NPE;
 8016fd4:	2301      	movs	r3, #1
    }
}
 8016fd6:	4618      	mov	r0, r3
 8016fd8:	3708      	adds	r7, #8
 8016fda:	46bd      	mov	sp, r7
 8016fdc:	bd80      	pop	{r7, pc}
 8016fde:	bf00      	nop
 8016fe0:	20001100 	.word	0x20001100

08016fe4 <LoRaMacCommandsGetNvmCtx>:

void* LoRaMacCommandsGetNvmCtx( size_t* commandsNvmCtxSize )
{
 8016fe4:	b480      	push	{r7}
 8016fe6:	b083      	sub	sp, #12
 8016fe8:	af00      	add	r7, sp, #0
 8016fea:	6078      	str	r0, [r7, #4]
    *commandsNvmCtxSize = sizeof( NvmCtx );
 8016fec:	687b      	ldr	r3, [r7, #4]
 8016fee:	22fc      	movs	r2, #252	; 0xfc
 8016ff0:	601a      	str	r2, [r3, #0]
    return &NvmCtx;
 8016ff2:	4b03      	ldr	r3, [pc, #12]	; (8017000 <LoRaMacCommandsGetNvmCtx+0x1c>)
}
 8016ff4:	4618      	mov	r0, r3
 8016ff6:	370c      	adds	r7, #12
 8016ff8:	46bd      	mov	sp, r7
 8016ffa:	bc80      	pop	{r7}
 8016ffc:	4770      	bx	lr
 8016ffe:	bf00      	nop
 8017000:	20001100 	.word	0x20001100

08017004 <LoRaMacCommandsAddCmd>:

LoRaMacCommandStatus_t LoRaMacCommandsAddCmd( uint8_t cid, uint8_t* payload, size_t payloadSize )
{
 8017004:	b580      	push	{r7, lr}
 8017006:	b086      	sub	sp, #24
 8017008:	af00      	add	r7, sp, #0
 801700a:	4603      	mov	r3, r0
 801700c:	60b9      	str	r1, [r7, #8]
 801700e:	607a      	str	r2, [r7, #4]
 8017010:	73fb      	strb	r3, [r7, #15]
    if( payload == NULL )
 8017012:	68bb      	ldr	r3, [r7, #8]
 8017014:	2b00      	cmp	r3, #0
 8017016:	d101      	bne.n	801701c <LoRaMacCommandsAddCmd+0x18>
    {
        return LORAMAC_COMMANDS_ERROR_NPE;
 8017018:	2301      	movs	r3, #1
 801701a:	e035      	b.n	8017088 <LoRaMacCommandsAddCmd+0x84>
    }
    MacCommand_t* newCmd;

    // Allocate a memory slot
    newCmd = MallocNewMacCommandSlot( );
 801701c:	f7ff febe 	bl	8016d9c <MallocNewMacCommandSlot>
 8017020:	6178      	str	r0, [r7, #20]

    if( newCmd == NULL )
 8017022:	697b      	ldr	r3, [r7, #20]
 8017024:	2b00      	cmp	r3, #0
 8017026:	d101      	bne.n	801702c <LoRaMacCommandsAddCmd+0x28>
    {
        return LORAMAC_COMMANDS_ERROR_MEMORY;
 8017028:	2302      	movs	r3, #2
 801702a:	e02d      	b.n	8017088 <LoRaMacCommandsAddCmd+0x84>
    }

    // Add it to the list of Mac commands
    if( LinkedListAdd( &NvmCtx.MacCommandList, newCmd ) == false )
 801702c:	6979      	ldr	r1, [r7, #20]
 801702e:	4818      	ldr	r0, [pc, #96]	; (8017090 <LoRaMacCommandsAddCmd+0x8c>)
 8017030:	f7ff ff04 	bl	8016e3c <LinkedListAdd>
 8017034:	4603      	mov	r3, r0
 8017036:	f083 0301 	eor.w	r3, r3, #1
 801703a:	b2db      	uxtb	r3, r3
 801703c:	2b00      	cmp	r3, #0
 801703e:	d001      	beq.n	8017044 <LoRaMacCommandsAddCmd+0x40>
    {
        return LORAMAC_COMMANDS_ERROR;
 8017040:	2305      	movs	r3, #5
 8017042:	e021      	b.n	8017088 <LoRaMacCommandsAddCmd+0x84>
    }

    // Set Values
    newCmd->CID = cid;
 8017044:	697b      	ldr	r3, [r7, #20]
 8017046:	7bfa      	ldrb	r2, [r7, #15]
 8017048:	711a      	strb	r2, [r3, #4]
    newCmd->PayloadSize = payloadSize;
 801704a:	697b      	ldr	r3, [r7, #20]
 801704c:	687a      	ldr	r2, [r7, #4]
 801704e:	609a      	str	r2, [r3, #8]
    memcpy1( ( uint8_t* )newCmd->Payload, payload, payloadSize );
 8017050:	697b      	ldr	r3, [r7, #20]
 8017052:	3305      	adds	r3, #5
 8017054:	687a      	ldr	r2, [r7, #4]
 8017056:	b292      	uxth	r2, r2
 8017058:	68b9      	ldr	r1, [r7, #8]
 801705a:	4618      	mov	r0, r3
 801705c:	f005 fac7 	bl	801c5ee <memcpy1>
    newCmd->IsSticky = IsSticky( cid );
 8017060:	7bfb      	ldrb	r3, [r7, #15]
 8017062:	4618      	mov	r0, r3
 8017064:	f7ff ff6d 	bl	8016f42 <IsSticky>
 8017068:	4603      	mov	r3, r0
 801706a:	461a      	mov	r2, r3
 801706c:	697b      	ldr	r3, [r7, #20]
 801706e:	731a      	strb	r2, [r3, #12]

    NvmCtx.SerializedCmdsSize += ( CID_FIELD_SIZE + payloadSize );
 8017070:	4b07      	ldr	r3, [pc, #28]	; (8017090 <LoRaMacCommandsAddCmd+0x8c>)
 8017072:	f8d3 20f8 	ldr.w	r2, [r3, #248]	; 0xf8
 8017076:	687b      	ldr	r3, [r7, #4]
 8017078:	4413      	add	r3, r2
 801707a:	3301      	adds	r3, #1
 801707c:	4a04      	ldr	r2, [pc, #16]	; (8017090 <LoRaMacCommandsAddCmd+0x8c>)
 801707e:	f8c2 30f8 	str.w	r3, [r2, #248]	; 0xf8

    NvmCtxCallback( );
 8017082:	f7ff ff73 	bl	8016f6c <NvmCtxCallback>

    return LORAMAC_COMMANDS_SUCCESS;
 8017086:	2300      	movs	r3, #0
}
 8017088:	4618      	mov	r0, r3
 801708a:	3718      	adds	r7, #24
 801708c:	46bd      	mov	sp, r7
 801708e:	bd80      	pop	{r7, pc}
 8017090:	20001100 	.word	0x20001100

08017094 <LoRaMacCommandsRemoveCmd>:

LoRaMacCommandStatus_t LoRaMacCommandsRemoveCmd( MacCommand_t* macCmd )
{
 8017094:	b580      	push	{r7, lr}
 8017096:	b082      	sub	sp, #8
 8017098:	af00      	add	r7, sp, #0
 801709a:	6078      	str	r0, [r7, #4]
    if( macCmd == NULL )
 801709c:	687b      	ldr	r3, [r7, #4]
 801709e:	2b00      	cmp	r3, #0
 80170a0:	d101      	bne.n	80170a6 <LoRaMacCommandsRemoveCmd+0x12>
    {
        return LORAMAC_COMMANDS_ERROR_NPE;
 80170a2:	2301      	movs	r3, #1
 80170a4:	e023      	b.n	80170ee <LoRaMacCommandsRemoveCmd+0x5a>
    }

    // Remove the Mac command element from MacCommandList
    if( LinkedListRemove( &NvmCtx.MacCommandList, macCmd ) == false )
 80170a6:	6879      	ldr	r1, [r7, #4]
 80170a8:	4813      	ldr	r0, [pc, #76]	; (80170f8 <LoRaMacCommandsRemoveCmd+0x64>)
 80170aa:	f7ff ff18 	bl	8016ede <LinkedListRemove>
 80170ae:	4603      	mov	r3, r0
 80170b0:	f083 0301 	eor.w	r3, r3, #1
 80170b4:	b2db      	uxtb	r3, r3
 80170b6:	2b00      	cmp	r3, #0
 80170b8:	d001      	beq.n	80170be <LoRaMacCommandsRemoveCmd+0x2a>
    {
        return LORAMAC_COMMANDS_ERROR_CMD_NOT_FOUND;
 80170ba:	2303      	movs	r3, #3
 80170bc:	e017      	b.n	80170ee <LoRaMacCommandsRemoveCmd+0x5a>
    }

    NvmCtx.SerializedCmdsSize -= ( CID_FIELD_SIZE + macCmd->PayloadSize );
 80170be:	4b0e      	ldr	r3, [pc, #56]	; (80170f8 <LoRaMacCommandsRemoveCmd+0x64>)
 80170c0:	f8d3 20f8 	ldr.w	r2, [r3, #248]	; 0xf8
 80170c4:	687b      	ldr	r3, [r7, #4]
 80170c6:	689b      	ldr	r3, [r3, #8]
 80170c8:	1ad3      	subs	r3, r2, r3
 80170ca:	3b01      	subs	r3, #1
 80170cc:	4a0a      	ldr	r2, [pc, #40]	; (80170f8 <LoRaMacCommandsRemoveCmd+0x64>)
 80170ce:	f8c2 30f8 	str.w	r3, [r2, #248]	; 0xf8

    // Free the MacCommand Slot
    if( FreeMacCommandSlot( macCmd ) == false )
 80170d2:	6878      	ldr	r0, [r7, #4]
 80170d4:	f7ff fe8a 	bl	8016dec <FreeMacCommandSlot>
 80170d8:	4603      	mov	r3, r0
 80170da:	f083 0301 	eor.w	r3, r3, #1
 80170de:	b2db      	uxtb	r3, r3
 80170e0:	2b00      	cmp	r3, #0
 80170e2:	d001      	beq.n	80170e8 <LoRaMacCommandsRemoveCmd+0x54>
    {
        return LORAMAC_COMMANDS_ERROR;
 80170e4:	2305      	movs	r3, #5
 80170e6:	e002      	b.n	80170ee <LoRaMacCommandsRemoveCmd+0x5a>
    }

    NvmCtxCallback( );
 80170e8:	f7ff ff40 	bl	8016f6c <NvmCtxCallback>

    return LORAMAC_COMMANDS_SUCCESS;
 80170ec:	2300      	movs	r3, #0
}
 80170ee:	4618      	mov	r0, r3
 80170f0:	3708      	adds	r7, #8
 80170f2:	46bd      	mov	sp, r7
 80170f4:	bd80      	pop	{r7, pc}
 80170f6:	bf00      	nop
 80170f8:	20001100 	.word	0x20001100

080170fc <LoRaMacCommandsRemoveNoneStickyCmds>:
    }
    return LORAMAC_COMMANDS_SUCCESS;
}

LoRaMacCommandStatus_t LoRaMacCommandsRemoveNoneStickyCmds( void )
{
 80170fc:	b580      	push	{r7, lr}
 80170fe:	b082      	sub	sp, #8
 8017100:	af00      	add	r7, sp, #0
    MacCommand_t* curElement;
    MacCommand_t* nexElement;

    // Start at the head of the list
    curElement = NvmCtx.MacCommandList.First;
 8017102:	4b10      	ldr	r3, [pc, #64]	; (8017144 <LoRaMacCommandsRemoveNoneStickyCmds+0x48>)
 8017104:	681b      	ldr	r3, [r3, #0]
 8017106:	607b      	str	r3, [r7, #4]

    // Loop through all elements
    while( curElement != NULL )
 8017108:	e012      	b.n	8017130 <LoRaMacCommandsRemoveNoneStickyCmds+0x34>
    {
        if( curElement->IsSticky == false )
 801710a:	687b      	ldr	r3, [r7, #4]
 801710c:	7b1b      	ldrb	r3, [r3, #12]
 801710e:	f083 0301 	eor.w	r3, r3, #1
 8017112:	b2db      	uxtb	r3, r3
 8017114:	2b00      	cmp	r3, #0
 8017116:	d008      	beq.n	801712a <LoRaMacCommandsRemoveNoneStickyCmds+0x2e>
        {
            nexElement = curElement->Next;
 8017118:	687b      	ldr	r3, [r7, #4]
 801711a:	681b      	ldr	r3, [r3, #0]
 801711c:	603b      	str	r3, [r7, #0]
            LoRaMacCommandsRemoveCmd( curElement );
 801711e:	6878      	ldr	r0, [r7, #4]
 8017120:	f7ff ffb8 	bl	8017094 <LoRaMacCommandsRemoveCmd>
            curElement = nexElement;
 8017124:	683b      	ldr	r3, [r7, #0]
 8017126:	607b      	str	r3, [r7, #4]
 8017128:	e002      	b.n	8017130 <LoRaMacCommandsRemoveNoneStickyCmds+0x34>
        }
        else
        {
            curElement = curElement->Next;
 801712a:	687b      	ldr	r3, [r7, #4]
 801712c:	681b      	ldr	r3, [r3, #0]
 801712e:	607b      	str	r3, [r7, #4]
    while( curElement != NULL )
 8017130:	687b      	ldr	r3, [r7, #4]
 8017132:	2b00      	cmp	r3, #0
 8017134:	d1e9      	bne.n	801710a <LoRaMacCommandsRemoveNoneStickyCmds+0xe>
        }
    }

    NvmCtxCallback( );
 8017136:	f7ff ff19 	bl	8016f6c <NvmCtxCallback>

    return LORAMAC_COMMANDS_SUCCESS;
 801713a:	2300      	movs	r3, #0
}
 801713c:	4618      	mov	r0, r3
 801713e:	3708      	adds	r7, #8
 8017140:	46bd      	mov	sp, r7
 8017142:	bd80      	pop	{r7, pc}
 8017144:	20001100 	.word	0x20001100

08017148 <LoRaMacCommandsRemoveStickyAnsCmds>:

LoRaMacCommandStatus_t LoRaMacCommandsRemoveStickyAnsCmds( void )
{
 8017148:	b580      	push	{r7, lr}
 801714a:	b082      	sub	sp, #8
 801714c:	af00      	add	r7, sp, #0
    MacCommand_t* curElement;
    MacCommand_t* nexElement;

    // Start at the head of the list
    curElement = NvmCtx.MacCommandList.First;
 801714e:	4b0f      	ldr	r3, [pc, #60]	; (801718c <LoRaMacCommandsRemoveStickyAnsCmds+0x44>)
 8017150:	681b      	ldr	r3, [r3, #0]
 8017152:	607b      	str	r3, [r7, #4]

    // Loop through all elements
    while( curElement != NULL )
 8017154:	e00f      	b.n	8017176 <LoRaMacCommandsRemoveStickyAnsCmds+0x2e>
    {
        nexElement = curElement->Next;
 8017156:	687b      	ldr	r3, [r7, #4]
 8017158:	681b      	ldr	r3, [r3, #0]
 801715a:	603b      	str	r3, [r7, #0]
        if( IsSticky( curElement->CID ) == true )
 801715c:	687b      	ldr	r3, [r7, #4]
 801715e:	791b      	ldrb	r3, [r3, #4]
 8017160:	4618      	mov	r0, r3
 8017162:	f7ff feee 	bl	8016f42 <IsSticky>
 8017166:	4603      	mov	r3, r0
 8017168:	2b00      	cmp	r3, #0
 801716a:	d002      	beq.n	8017172 <LoRaMacCommandsRemoveStickyAnsCmds+0x2a>
        {
            LoRaMacCommandsRemoveCmd( curElement );
 801716c:	6878      	ldr	r0, [r7, #4]
 801716e:	f7ff ff91 	bl	8017094 <LoRaMacCommandsRemoveCmd>
        }
        curElement = nexElement;
 8017172:	683b      	ldr	r3, [r7, #0]
 8017174:	607b      	str	r3, [r7, #4]
    while( curElement != NULL )
 8017176:	687b      	ldr	r3, [r7, #4]
 8017178:	2b00      	cmp	r3, #0
 801717a:	d1ec      	bne.n	8017156 <LoRaMacCommandsRemoveStickyAnsCmds+0xe>
    }

    NvmCtxCallback( );
 801717c:	f7ff fef6 	bl	8016f6c <NvmCtxCallback>

    return LORAMAC_COMMANDS_SUCCESS;
 8017180:	2300      	movs	r3, #0
}
 8017182:	4618      	mov	r0, r3
 8017184:	3708      	adds	r7, #8
 8017186:	46bd      	mov	sp, r7
 8017188:	bd80      	pop	{r7, pc}
 801718a:	bf00      	nop
 801718c:	20001100 	.word	0x20001100

08017190 <LoRaMacCommandsGetSizeSerializedCmds>:

LoRaMacCommandStatus_t LoRaMacCommandsGetSizeSerializedCmds( size_t* size )
{
 8017190:	b480      	push	{r7}
 8017192:	b083      	sub	sp, #12
 8017194:	af00      	add	r7, sp, #0
 8017196:	6078      	str	r0, [r7, #4]
    if( size == NULL )
 8017198:	687b      	ldr	r3, [r7, #4]
 801719a:	2b00      	cmp	r3, #0
 801719c:	d101      	bne.n	80171a2 <LoRaMacCommandsGetSizeSerializedCmds+0x12>
    {
        return LORAMAC_COMMANDS_ERROR_NPE;
 801719e:	2301      	movs	r3, #1
 80171a0:	e005      	b.n	80171ae <LoRaMacCommandsGetSizeSerializedCmds+0x1e>
    }
    *size = NvmCtx.SerializedCmdsSize;
 80171a2:	4b05      	ldr	r3, [pc, #20]	; (80171b8 <LoRaMacCommandsGetSizeSerializedCmds+0x28>)
 80171a4:	f8d3 20f8 	ldr.w	r2, [r3, #248]	; 0xf8
 80171a8:	687b      	ldr	r3, [r7, #4]
 80171aa:	601a      	str	r2, [r3, #0]
    return LORAMAC_COMMANDS_SUCCESS;
 80171ac:	2300      	movs	r3, #0
}
 80171ae:	4618      	mov	r0, r3
 80171b0:	370c      	adds	r7, #12
 80171b2:	46bd      	mov	sp, r7
 80171b4:	bc80      	pop	{r7}
 80171b6:	4770      	bx	lr
 80171b8:	20001100 	.word	0x20001100

080171bc <LoRaMacCommandsSerializeCmds>:

LoRaMacCommandStatus_t LoRaMacCommandsSerializeCmds( size_t availableSize, size_t* effectiveSize, uint8_t* buffer )
{
 80171bc:	b580      	push	{r7, lr}
 80171be:	b088      	sub	sp, #32
 80171c0:	af00      	add	r7, sp, #0
 80171c2:	60f8      	str	r0, [r7, #12]
 80171c4:	60b9      	str	r1, [r7, #8]
 80171c6:	607a      	str	r2, [r7, #4]
    MacCommand_t* curElement = NvmCtx.MacCommandList.First;
 80171c8:	4b25      	ldr	r3, [pc, #148]	; (8017260 <LoRaMacCommandsSerializeCmds+0xa4>)
 80171ca:	681b      	ldr	r3, [r3, #0]
 80171cc:	61fb      	str	r3, [r7, #28]
    MacCommand_t* nextElement;
    uint8_t itr = 0;
 80171ce:	2300      	movs	r3, #0
 80171d0:	76fb      	strb	r3, [r7, #27]

    if( ( buffer == NULL ) || ( effectiveSize == NULL ) )
 80171d2:	687b      	ldr	r3, [r7, #4]
 80171d4:	2b00      	cmp	r3, #0
 80171d6:	d002      	beq.n	80171de <LoRaMacCommandsSerializeCmds+0x22>
 80171d8:	68bb      	ldr	r3, [r7, #8]
 80171da:	2b00      	cmp	r3, #0
 80171dc:	d126      	bne.n	801722c <LoRaMacCommandsSerializeCmds+0x70>
    {
        return LORAMAC_COMMANDS_ERROR_NPE;
 80171de:	2301      	movs	r3, #1
 80171e0:	e039      	b.n	8017256 <LoRaMacCommandsSerializeCmds+0x9a>

    // Loop through all elements which fits into the buffer
    while( curElement != NULL )
    {
        // If the next MAC command still fits into the buffer, add it.
        if( ( availableSize - itr ) >= ( CID_FIELD_SIZE + curElement->PayloadSize ) )
 80171e2:	7efb      	ldrb	r3, [r7, #27]
 80171e4:	68fa      	ldr	r2, [r7, #12]
 80171e6:	1ad2      	subs	r2, r2, r3
 80171e8:	69fb      	ldr	r3, [r7, #28]
 80171ea:	689b      	ldr	r3, [r3, #8]
 80171ec:	3301      	adds	r3, #1
 80171ee:	429a      	cmp	r2, r3
 80171f0:	d320      	bcc.n	8017234 <LoRaMacCommandsSerializeCmds+0x78>
        {
            buffer[itr++] = curElement->CID;
 80171f2:	7efb      	ldrb	r3, [r7, #27]
 80171f4:	1c5a      	adds	r2, r3, #1
 80171f6:	76fa      	strb	r2, [r7, #27]
 80171f8:	461a      	mov	r2, r3
 80171fa:	687b      	ldr	r3, [r7, #4]
 80171fc:	4413      	add	r3, r2
 80171fe:	69fa      	ldr	r2, [r7, #28]
 8017200:	7912      	ldrb	r2, [r2, #4]
 8017202:	701a      	strb	r2, [r3, #0]
            memcpy1( &buffer[itr], curElement->Payload, curElement->PayloadSize );
 8017204:	7efb      	ldrb	r3, [r7, #27]
 8017206:	687a      	ldr	r2, [r7, #4]
 8017208:	18d0      	adds	r0, r2, r3
 801720a:	69fb      	ldr	r3, [r7, #28]
 801720c:	1d59      	adds	r1, r3, #5
 801720e:	69fb      	ldr	r3, [r7, #28]
 8017210:	689b      	ldr	r3, [r3, #8]
 8017212:	b29b      	uxth	r3, r3
 8017214:	461a      	mov	r2, r3
 8017216:	f005 f9ea 	bl	801c5ee <memcpy1>
            itr += curElement->PayloadSize;
 801721a:	69fb      	ldr	r3, [r7, #28]
 801721c:	689b      	ldr	r3, [r3, #8]
 801721e:	b2da      	uxtb	r2, r3
 8017220:	7efb      	ldrb	r3, [r7, #27]
 8017222:	4413      	add	r3, r2
 8017224:	76fb      	strb	r3, [r7, #27]
        }
        else
        {
            break;
        }
        curElement = curElement->Next;
 8017226:	69fb      	ldr	r3, [r7, #28]
 8017228:	681b      	ldr	r3, [r3, #0]
 801722a:	61fb      	str	r3, [r7, #28]
    while( curElement != NULL )
 801722c:	69fb      	ldr	r3, [r7, #28]
 801722e:	2b00      	cmp	r3, #0
 8017230:	d1d7      	bne.n	80171e2 <LoRaMacCommandsSerializeCmds+0x26>
 8017232:	e009      	b.n	8017248 <LoRaMacCommandsSerializeCmds+0x8c>
            break;
 8017234:	bf00      	nop
    }

    // Remove all commands which do not fit into the buffer
    while( curElement != NULL )
 8017236:	e007      	b.n	8017248 <LoRaMacCommandsSerializeCmds+0x8c>
    {
        // Store the next element before removing the current one
        nextElement = curElement->Next;
 8017238:	69fb      	ldr	r3, [r7, #28]
 801723a:	681b      	ldr	r3, [r3, #0]
 801723c:	617b      	str	r3, [r7, #20]
        LoRaMacCommandsRemoveCmd( curElement );
 801723e:	69f8      	ldr	r0, [r7, #28]
 8017240:	f7ff ff28 	bl	8017094 <LoRaMacCommandsRemoveCmd>
        curElement = nextElement;
 8017244:	697b      	ldr	r3, [r7, #20]
 8017246:	61fb      	str	r3, [r7, #28]
    while( curElement != NULL )
 8017248:	69fb      	ldr	r3, [r7, #28]
 801724a:	2b00      	cmp	r3, #0
 801724c:	d1f4      	bne.n	8017238 <LoRaMacCommandsSerializeCmds+0x7c>
    }

    // Fetch the effective size of the mac commands
    LoRaMacCommandsGetSizeSerializedCmds( effectiveSize );
 801724e:	68b8      	ldr	r0, [r7, #8]
 8017250:	f7ff ff9e 	bl	8017190 <LoRaMacCommandsGetSizeSerializedCmds>

    return LORAMAC_COMMANDS_SUCCESS;
 8017254:	2300      	movs	r3, #0
}
 8017256:	4618      	mov	r0, r3
 8017258:	3720      	adds	r7, #32
 801725a:	46bd      	mov	sp, r7
 801725c:	bd80      	pop	{r7, pc}
 801725e:	bf00      	nop
 8017260:	20001100 	.word	0x20001100

08017264 <LoRaMacCommandsStickyCmdsPending>:

LoRaMacCommandStatus_t LoRaMacCommandsStickyCmdsPending( bool* cmdsPending )
{
 8017264:	b480      	push	{r7}
 8017266:	b085      	sub	sp, #20
 8017268:	af00      	add	r7, sp, #0
 801726a:	6078      	str	r0, [r7, #4]
    if( cmdsPending == NULL )
 801726c:	687b      	ldr	r3, [r7, #4]
 801726e:	2b00      	cmp	r3, #0
 8017270:	d101      	bne.n	8017276 <LoRaMacCommandsStickyCmdsPending+0x12>
    {
        return LORAMAC_COMMANDS_ERROR_NPE;
 8017272:	2301      	movs	r3, #1
 8017274:	e016      	b.n	80172a4 <LoRaMacCommandsStickyCmdsPending+0x40>
    }
    MacCommand_t* curElement;
    curElement = NvmCtx.MacCommandList.First;
 8017276:	4b0e      	ldr	r3, [pc, #56]	; (80172b0 <LoRaMacCommandsStickyCmdsPending+0x4c>)
 8017278:	681b      	ldr	r3, [r3, #0]
 801727a:	60fb      	str	r3, [r7, #12]

    *cmdsPending = false;
 801727c:	687b      	ldr	r3, [r7, #4]
 801727e:	2200      	movs	r2, #0
 8017280:	701a      	strb	r2, [r3, #0]

    // Loop through all elements
    while( curElement != NULL )
 8017282:	e00b      	b.n	801729c <LoRaMacCommandsStickyCmdsPending+0x38>
    {
        if( curElement->IsSticky == true )
 8017284:	68fb      	ldr	r3, [r7, #12]
 8017286:	7b1b      	ldrb	r3, [r3, #12]
 8017288:	2b00      	cmp	r3, #0
 801728a:	d004      	beq.n	8017296 <LoRaMacCommandsStickyCmdsPending+0x32>
        {
            // Found one sticky MAC command
            *cmdsPending = true;
 801728c:	687b      	ldr	r3, [r7, #4]
 801728e:	2201      	movs	r2, #1
 8017290:	701a      	strb	r2, [r3, #0]
            return LORAMAC_COMMANDS_SUCCESS;
 8017292:	2300      	movs	r3, #0
 8017294:	e006      	b.n	80172a4 <LoRaMacCommandsStickyCmdsPending+0x40>
        }
        curElement = curElement->Next;
 8017296:	68fb      	ldr	r3, [r7, #12]
 8017298:	681b      	ldr	r3, [r3, #0]
 801729a:	60fb      	str	r3, [r7, #12]
    while( curElement != NULL )
 801729c:	68fb      	ldr	r3, [r7, #12]
 801729e:	2b00      	cmp	r3, #0
 80172a0:	d1f0      	bne.n	8017284 <LoRaMacCommandsStickyCmdsPending+0x20>
    }

    return LORAMAC_COMMANDS_SUCCESS;
 80172a2:	2300      	movs	r3, #0
}
 80172a4:	4618      	mov	r0, r3
 80172a6:	3714      	adds	r7, #20
 80172a8:	46bd      	mov	sp, r7
 80172aa:	bc80      	pop	{r7}
 80172ac:	4770      	bx	lr
 80172ae:	bf00      	nop
 80172b0:	20001100 	.word	0x20001100

080172b4 <LoRaMacCommandsGetCmdSize>:

uint8_t LoRaMacCommandsGetCmdSize( uint8_t cid )
{
 80172b4:	b480      	push	{r7}
 80172b6:	b085      	sub	sp, #20
 80172b8:	af00      	add	r7, sp, #0
 80172ba:	4603      	mov	r3, r0
 80172bc:	71fb      	strb	r3, [r7, #7]
    uint8_t cidSize = 0;
 80172be:	2300      	movs	r3, #0
 80172c0:	73fb      	strb	r3, [r7, #15]

    // Decode Frame MAC commands
    switch( cid )
 80172c2:	79fb      	ldrb	r3, [r7, #7]
 80172c4:	3b02      	subs	r3, #2
 80172c6:	2b11      	cmp	r3, #17
 80172c8:	d850      	bhi.n	801736c <LoRaMacCommandsGetCmdSize+0xb8>
 80172ca:	a201      	add	r2, pc, #4	; (adr r2, 80172d0 <LoRaMacCommandsGetCmdSize+0x1c>)
 80172cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80172d0:	08017319 	.word	0x08017319
 80172d4:	0801731f 	.word	0x0801731f
 80172d8:	08017325 	.word	0x08017325
 80172dc:	0801732b 	.word	0x0801732b
 80172e0:	08017331 	.word	0x08017331
 80172e4:	08017337 	.word	0x08017337
 80172e8:	0801733d 	.word	0x0801733d
 80172ec:	08017343 	.word	0x08017343
 80172f0:	08017349 	.word	0x08017349
 80172f4:	0801736d 	.word	0x0801736d
 80172f8:	0801736d 	.word	0x0801736d
 80172fc:	0801734f 	.word	0x0801734f
 8017300:	0801736d 	.word	0x0801736d
 8017304:	0801736d 	.word	0x0801736d
 8017308:	08017355 	.word	0x08017355
 801730c:	0801735b 	.word	0x0801735b
 8017310:	08017361 	.word	0x08017361
 8017314:	08017367 	.word	0x08017367
    {
        case SRV_MAC_LINK_CHECK_ANS:
        {
            // cid + Margin + GwCnt
            cidSize = 3;
 8017318:	2303      	movs	r3, #3
 801731a:	73fb      	strb	r3, [r7, #15]
            break;
 801731c:	e027      	b.n	801736e <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_LINK_ADR_REQ:
        {
            // cid + DataRate_TXPower + ChMask (2) + Redundancy
            cidSize = 5;
 801731e:	2305      	movs	r3, #5
 8017320:	73fb      	strb	r3, [r7, #15]
            break;
 8017322:	e024      	b.n	801736e <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_DUTY_CYCLE_REQ:
        {
            // cid + DutyCyclePL
            cidSize = 2;
 8017324:	2302      	movs	r3, #2
 8017326:	73fb      	strb	r3, [r7, #15]
            break;
 8017328:	e021      	b.n	801736e <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_RX_PARAM_SETUP_REQ:
        {
            // cid + DLsettings + Frequency (3)
            cidSize = 5;
 801732a:	2305      	movs	r3, #5
 801732c:	73fb      	strb	r3, [r7, #15]
            break;
 801732e:	e01e      	b.n	801736e <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_DEV_STATUS_REQ:
        {
            // cid
            cidSize = 1;
 8017330:	2301      	movs	r3, #1
 8017332:	73fb      	strb	r3, [r7, #15]
            break;
 8017334:	e01b      	b.n	801736e <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_NEW_CHANNEL_REQ:
        {
            // cid + ChIndex + Frequency (3) + DrRange
            cidSize = 6;
 8017336:	2306      	movs	r3, #6
 8017338:	73fb      	strb	r3, [r7, #15]
            break;
 801733a:	e018      	b.n	801736e <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_RX_TIMING_SETUP_REQ:
        {
            // cid + Settings
            cidSize = 2;
 801733c:	2302      	movs	r3, #2
 801733e:	73fb      	strb	r3, [r7, #15]
            break;
 8017340:	e015      	b.n	801736e <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_TX_PARAM_SETUP_REQ:
        {
            // cid + EIRP_DwellTime
            cidSize = 2;
 8017342:	2302      	movs	r3, #2
 8017344:	73fb      	strb	r3, [r7, #15]
            break;
 8017346:	e012      	b.n	801736e <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_DL_CHANNEL_REQ:
        {
            // cid + ChIndex + Frequency (3)
            cidSize = 5;
 8017348:	2305      	movs	r3, #5
 801734a:	73fb      	strb	r3, [r7, #15]
            break;
 801734c:	e00f      	b.n	801736e <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_DEVICE_TIME_ANS:
        {
            // cid + Seconds (4) + Fractional seconds (1)
            cidSize = 6;
 801734e:	2306      	movs	r3, #6
 8017350:	73fb      	strb	r3, [r7, #15]
            break;
 8017352:	e00c      	b.n	801736e <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_PING_SLOT_INFO_ANS:
        {
            // cid
            cidSize = 1;
 8017354:	2301      	movs	r3, #1
 8017356:	73fb      	strb	r3, [r7, #15]
            break;
 8017358:	e009      	b.n	801736e <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_PING_SLOT_CHANNEL_REQ:
        {
            // cid + Frequency (3) + DR
            cidSize = 5;
 801735a:	2305      	movs	r3, #5
 801735c:	73fb      	strb	r3, [r7, #15]
            break;
 801735e:	e006      	b.n	801736e <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_BEACON_TIMING_ANS:
        {
            // cid + TimingDelay (2) + Channel
            cidSize = 4;
 8017360:	2304      	movs	r3, #4
 8017362:	73fb      	strb	r3, [r7, #15]
            break;
 8017364:	e003      	b.n	801736e <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_BEACON_FREQ_REQ:
        {
            // cid + Frequency (3)
            cidSize = 4;
 8017366:	2304      	movs	r3, #4
 8017368:	73fb      	strb	r3, [r7, #15]
            break;
 801736a:	e000      	b.n	801736e <LoRaMacCommandsGetCmdSize+0xba>
        }
        default:
        {
            // Unknown command. ABORT MAC commands processing
            break;
 801736c:	bf00      	nop
        }
    }
    return cidSize;
 801736e:	7bfb      	ldrb	r3, [r7, #15]
}
 8017370:	4618      	mov	r0, r3
 8017372:	3714      	adds	r7, #20
 8017374:	46bd      	mov	sp, r7
 8017376:	bc80      	pop	{r7}
 8017378:	4770      	bx	lr
 801737a:	bf00      	nop

0801737c <IncreaseBufferPointer>:
 * Module context.
 */
static LoRaMacConfirmQueueCtx_t ConfirmQueueCtx;

static MlmeConfirmQueue_t* IncreaseBufferPointer( MlmeConfirmQueue_t* bufferPointer )
{
 801737c:	b480      	push	{r7}
 801737e:	b083      	sub	sp, #12
 8017380:	af00      	add	r7, sp, #0
 8017382:	6078      	str	r0, [r7, #4]
    if( bufferPointer == &ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueue[LORA_MAC_MLME_CONFIRM_QUEUE_LEN - 1] )
 8017384:	4b09      	ldr	r3, [pc, #36]	; (80173ac <IncreaseBufferPointer+0x30>)
 8017386:	691b      	ldr	r3, [r3, #16]
 8017388:	3310      	adds	r3, #16
 801738a:	687a      	ldr	r2, [r7, #4]
 801738c:	429a      	cmp	r2, r3
 801738e:	d103      	bne.n	8017398 <IncreaseBufferPointer+0x1c>
    {
        // Reset to the first element
        bufferPointer = ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueue;
 8017390:	4b06      	ldr	r3, [pc, #24]	; (80173ac <IncreaseBufferPointer+0x30>)
 8017392:	691b      	ldr	r3, [r3, #16]
 8017394:	607b      	str	r3, [r7, #4]
 8017396:	e002      	b.n	801739e <IncreaseBufferPointer+0x22>
    }
    else
    {
        // Increase
        bufferPointer++;
 8017398:	687b      	ldr	r3, [r7, #4]
 801739a:	3304      	adds	r3, #4
 801739c:	607b      	str	r3, [r7, #4]
    }
    return bufferPointer;
 801739e:	687b      	ldr	r3, [r7, #4]
}
 80173a0:	4618      	mov	r0, r3
 80173a2:	370c      	adds	r7, #12
 80173a4:	46bd      	mov	sp, r7
 80173a6:	bc80      	pop	{r7}
 80173a8:	4770      	bx	lr
 80173aa:	bf00      	nop
 80173ac:	20001214 	.word	0x20001214

080173b0 <IsListEmpty>:
    }
    return bufferPointer;
}

static bool IsListEmpty( uint8_t count )
{
 80173b0:	b480      	push	{r7}
 80173b2:	b083      	sub	sp, #12
 80173b4:	af00      	add	r7, sp, #0
 80173b6:	4603      	mov	r3, r0
 80173b8:	71fb      	strb	r3, [r7, #7]
    if( count == 0 )
 80173ba:	79fb      	ldrb	r3, [r7, #7]
 80173bc:	2b00      	cmp	r3, #0
 80173be:	d101      	bne.n	80173c4 <IsListEmpty+0x14>
    {
        return true;
 80173c0:	2301      	movs	r3, #1
 80173c2:	e000      	b.n	80173c6 <IsListEmpty+0x16>
    }
    return false;
 80173c4:	2300      	movs	r3, #0
}
 80173c6:	4618      	mov	r0, r3
 80173c8:	370c      	adds	r7, #12
 80173ca:	46bd      	mov	sp, r7
 80173cc:	bc80      	pop	{r7}
 80173ce:	4770      	bx	lr

080173d0 <IsListFull>:

static bool IsListFull( uint8_t count )
{
 80173d0:	b480      	push	{r7}
 80173d2:	b083      	sub	sp, #12
 80173d4:	af00      	add	r7, sp, #0
 80173d6:	4603      	mov	r3, r0
 80173d8:	71fb      	strb	r3, [r7, #7]
    if( count >= LORA_MAC_MLME_CONFIRM_QUEUE_LEN )
 80173da:	79fb      	ldrb	r3, [r7, #7]
 80173dc:	2b04      	cmp	r3, #4
 80173de:	d901      	bls.n	80173e4 <IsListFull+0x14>
    {
        return true;
 80173e0:	2301      	movs	r3, #1
 80173e2:	e000      	b.n	80173e6 <IsListFull+0x16>
    }
    return false;
 80173e4:	2300      	movs	r3, #0
}
 80173e6:	4618      	mov	r0, r3
 80173e8:	370c      	adds	r7, #12
 80173ea:	46bd      	mov	sp, r7
 80173ec:	bc80      	pop	{r7}
 80173ee:	4770      	bx	lr

080173f0 <GetElement>:

static MlmeConfirmQueue_t* GetElement( Mlme_t request, MlmeConfirmQueue_t* bufferStart, MlmeConfirmQueue_t* bufferEnd )
{
 80173f0:	b580      	push	{r7, lr}
 80173f2:	b086      	sub	sp, #24
 80173f4:	af00      	add	r7, sp, #0
 80173f6:	4603      	mov	r3, r0
 80173f8:	60b9      	str	r1, [r7, #8]
 80173fa:	607a      	str	r2, [r7, #4]
 80173fc:	73fb      	strb	r3, [r7, #15]
    MlmeConfirmQueue_t* element = bufferStart;
 80173fe:	68bb      	ldr	r3, [r7, #8]
 8017400:	617b      	str	r3, [r7, #20]

    if( IsListEmpty( ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt ) == true )
 8017402:	4b13      	ldr	r3, [pc, #76]	; (8017450 <GetElement+0x60>)
 8017404:	691b      	ldr	r3, [r3, #16]
 8017406:	7d1b      	ldrb	r3, [r3, #20]
 8017408:	4618      	mov	r0, r3
 801740a:	f7ff ffd1 	bl	80173b0 <IsListEmpty>
 801740e:	4603      	mov	r3, r0
 8017410:	2b00      	cmp	r3, #0
 8017412:	d001      	beq.n	8017418 <GetElement+0x28>
    {
        return NULL;
 8017414:	2300      	movs	r3, #0
 8017416:	e017      	b.n	8017448 <GetElement+0x58>
    }

    for( uint8_t elementCnt = 0; elementCnt < ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt; elementCnt++ )
 8017418:	2300      	movs	r3, #0
 801741a:	74fb      	strb	r3, [r7, #19]
 801741c:	e00d      	b.n	801743a <GetElement+0x4a>
    {
        if( element->Request == request )
 801741e:	697b      	ldr	r3, [r7, #20]
 8017420:	781b      	ldrb	r3, [r3, #0]
 8017422:	7bfa      	ldrb	r2, [r7, #15]
 8017424:	429a      	cmp	r2, r3
 8017426:	d101      	bne.n	801742c <GetElement+0x3c>
        {
            // We have found the element
            return element;
 8017428:	697b      	ldr	r3, [r7, #20]
 801742a:	e00d      	b.n	8017448 <GetElement+0x58>
        }
        element = IncreaseBufferPointer( element );
 801742c:	6978      	ldr	r0, [r7, #20]
 801742e:	f7ff ffa5 	bl	801737c <IncreaseBufferPointer>
 8017432:	6178      	str	r0, [r7, #20]
    for( uint8_t elementCnt = 0; elementCnt < ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt; elementCnt++ )
 8017434:	7cfb      	ldrb	r3, [r7, #19]
 8017436:	3301      	adds	r3, #1
 8017438:	74fb      	strb	r3, [r7, #19]
 801743a:	4b05      	ldr	r3, [pc, #20]	; (8017450 <GetElement+0x60>)
 801743c:	691b      	ldr	r3, [r3, #16]
 801743e:	7d1b      	ldrb	r3, [r3, #20]
 8017440:	7cfa      	ldrb	r2, [r7, #19]
 8017442:	429a      	cmp	r2, r3
 8017444:	d3eb      	bcc.n	801741e <GetElement+0x2e>
    }

    return NULL;
 8017446:	2300      	movs	r3, #0
}
 8017448:	4618      	mov	r0, r3
 801744a:	3718      	adds	r7, #24
 801744c:	46bd      	mov	sp, r7
 801744e:	bd80      	pop	{r7, pc}
 8017450:	20001214 	.word	0x20001214

08017454 <LoRaMacConfirmQueueInit>:

void LoRaMacConfirmQueueInit( LoRaMacPrimitives_t* primitives, LoRaMacConfirmQueueNvmEvent confirmQueueNvmCtxChanged )
{
 8017454:	b580      	push	{r7, lr}
 8017456:	b082      	sub	sp, #8
 8017458:	af00      	add	r7, sp, #0
 801745a:	6078      	str	r0, [r7, #4]
 801745c:	6039      	str	r1, [r7, #0]
    ConfirmQueueCtx.Primitives = primitives;
 801745e:	4a13      	ldr	r2, [pc, #76]	; (80174ac <LoRaMacConfirmQueueInit+0x58>)
 8017460:	687b      	ldr	r3, [r7, #4]
 8017462:	6013      	str	r3, [r2, #0]

    // Assign nvm context
    ConfirmQueueCtx.ConfirmQueueNvmCtx = &ConfirmQueueNvmCtx;
 8017464:	4b11      	ldr	r3, [pc, #68]	; (80174ac <LoRaMacConfirmQueueInit+0x58>)
 8017466:	4a12      	ldr	r2, [pc, #72]	; (80174b0 <LoRaMacConfirmQueueInit+0x5c>)
 8017468:	611a      	str	r2, [r3, #16]

    // Init counter
    ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt = 0;
 801746a:	4b10      	ldr	r3, [pc, #64]	; (80174ac <LoRaMacConfirmQueueInit+0x58>)
 801746c:	691b      	ldr	r3, [r3, #16]
 801746e:	2200      	movs	r2, #0
 8017470:	751a      	strb	r2, [r3, #20]

    // Init buffer
    ConfirmQueueCtx.BufferStart = ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueue;
 8017472:	4b0e      	ldr	r3, [pc, #56]	; (80174ac <LoRaMacConfirmQueueInit+0x58>)
 8017474:	691b      	ldr	r3, [r3, #16]
 8017476:	461a      	mov	r2, r3
 8017478:	4b0c      	ldr	r3, [pc, #48]	; (80174ac <LoRaMacConfirmQueueInit+0x58>)
 801747a:	605a      	str	r2, [r3, #4]
    ConfirmQueueCtx.BufferEnd = ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueue;
 801747c:	4b0b      	ldr	r3, [pc, #44]	; (80174ac <LoRaMacConfirmQueueInit+0x58>)
 801747e:	691b      	ldr	r3, [r3, #16]
 8017480:	461a      	mov	r2, r3
 8017482:	4b0a      	ldr	r3, [pc, #40]	; (80174ac <LoRaMacConfirmQueueInit+0x58>)
 8017484:	609a      	str	r2, [r3, #8]

    memset1( ( uint8_t* )ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueue, 0xFF, sizeof( ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueue ) );
 8017486:	4b09      	ldr	r3, [pc, #36]	; (80174ac <LoRaMacConfirmQueueInit+0x58>)
 8017488:	691b      	ldr	r3, [r3, #16]
 801748a:	2214      	movs	r2, #20
 801748c:	21ff      	movs	r1, #255	; 0xff
 801748e:	4618      	mov	r0, r3
 8017490:	f005 f8e8 	bl	801c664 <memset1>

    // Common status
    ConfirmQueueCtx.ConfirmQueueNvmCtx->CommonStatus = LORAMAC_EVENT_INFO_STATUS_ERROR;
 8017494:	4b05      	ldr	r3, [pc, #20]	; (80174ac <LoRaMacConfirmQueueInit+0x58>)
 8017496:	691b      	ldr	r3, [r3, #16]
 8017498:	2201      	movs	r2, #1
 801749a:	755a      	strb	r2, [r3, #21]

    // Assign callback
    ConfirmQueueCtx.LoRaMacConfirmQueueNvmEvent = confirmQueueNvmCtxChanged;
 801749c:	4a03      	ldr	r2, [pc, #12]	; (80174ac <LoRaMacConfirmQueueInit+0x58>)
 801749e:	683b      	ldr	r3, [r7, #0]
 80174a0:	60d3      	str	r3, [r2, #12]
}
 80174a2:	bf00      	nop
 80174a4:	3708      	adds	r7, #8
 80174a6:	46bd      	mov	sp, r7
 80174a8:	bd80      	pop	{r7, pc}
 80174aa:	bf00      	nop
 80174ac:	20001214 	.word	0x20001214
 80174b0:	200011fc 	.word	0x200011fc

080174b4 <LoRaMacConfirmQueueRestoreNvmCtx>:

bool LoRaMacConfirmQueueRestoreNvmCtx( void* confirmQueueNvmCtx )
{
 80174b4:	b580      	push	{r7, lr}
 80174b6:	b082      	sub	sp, #8
 80174b8:	af00      	add	r7, sp, #0
 80174ba:	6078      	str	r0, [r7, #4]
    // Restore module context
    if( confirmQueueNvmCtx != NULL )
 80174bc:	687b      	ldr	r3, [r7, #4]
 80174be:	2b00      	cmp	r3, #0
 80174c0:	d006      	beq.n	80174d0 <LoRaMacConfirmQueueRestoreNvmCtx+0x1c>
    {
        memcpy1( ( uint8_t* )&ConfirmQueueNvmCtx, ( uint8_t* ) confirmQueueNvmCtx, sizeof( ConfirmQueueNvmCtx ) );
 80174c2:	2216      	movs	r2, #22
 80174c4:	6879      	ldr	r1, [r7, #4]
 80174c6:	4805      	ldr	r0, [pc, #20]	; (80174dc <LoRaMacConfirmQueueRestoreNvmCtx+0x28>)
 80174c8:	f005 f891 	bl	801c5ee <memcpy1>
        return true;
 80174cc:	2301      	movs	r3, #1
 80174ce:	e000      	b.n	80174d2 <LoRaMacConfirmQueueRestoreNvmCtx+0x1e>
    }
    else
    {
        return false;
 80174d0:	2300      	movs	r3, #0
    }
}
 80174d2:	4618      	mov	r0, r3
 80174d4:	3708      	adds	r7, #8
 80174d6:	46bd      	mov	sp, r7
 80174d8:	bd80      	pop	{r7, pc}
 80174da:	bf00      	nop
 80174dc:	200011fc 	.word	0x200011fc

080174e0 <LoRaMacConfirmQueueGetNvmCtx>:

void* LoRaMacConfirmQueueGetNvmCtx( size_t* confirmQueueNvmCtxSize )
{
 80174e0:	b480      	push	{r7}
 80174e2:	b083      	sub	sp, #12
 80174e4:	af00      	add	r7, sp, #0
 80174e6:	6078      	str	r0, [r7, #4]
    *confirmQueueNvmCtxSize = sizeof( ConfirmQueueNvmCtx );
 80174e8:	687b      	ldr	r3, [r7, #4]
 80174ea:	2216      	movs	r2, #22
 80174ec:	601a      	str	r2, [r3, #0]
    return &ConfirmQueueNvmCtx;
 80174ee:	4b03      	ldr	r3, [pc, #12]	; (80174fc <LoRaMacConfirmQueueGetNvmCtx+0x1c>)
}
 80174f0:	4618      	mov	r0, r3
 80174f2:	370c      	adds	r7, #12
 80174f4:	46bd      	mov	sp, r7
 80174f6:	bc80      	pop	{r7}
 80174f8:	4770      	bx	lr
 80174fa:	bf00      	nop
 80174fc:	200011fc 	.word	0x200011fc

08017500 <LoRaMacConfirmQueueAdd>:

bool LoRaMacConfirmQueueAdd( MlmeConfirmQueue_t* mlmeConfirm )
{
 8017500:	b580      	push	{r7, lr}
 8017502:	b082      	sub	sp, #8
 8017504:	af00      	add	r7, sp, #0
 8017506:	6078      	str	r0, [r7, #4]
    if( IsListFull( ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt ) == true )
 8017508:	4b18      	ldr	r3, [pc, #96]	; (801756c <LoRaMacConfirmQueueAdd+0x6c>)
 801750a:	691b      	ldr	r3, [r3, #16]
 801750c:	7d1b      	ldrb	r3, [r3, #20]
 801750e:	4618      	mov	r0, r3
 8017510:	f7ff ff5e 	bl	80173d0 <IsListFull>
 8017514:	4603      	mov	r3, r0
 8017516:	2b00      	cmp	r3, #0
 8017518:	d001      	beq.n	801751e <LoRaMacConfirmQueueAdd+0x1e>
    {
        // Protect the buffer against overwrites
        return false;
 801751a:	2300      	movs	r3, #0
 801751c:	e021      	b.n	8017562 <LoRaMacConfirmQueueAdd+0x62>
    }

    // Add the element to the ring buffer
    ConfirmQueueCtx.BufferEnd->Request = mlmeConfirm->Request;
 801751e:	4b13      	ldr	r3, [pc, #76]	; (801756c <LoRaMacConfirmQueueAdd+0x6c>)
 8017520:	689b      	ldr	r3, [r3, #8]
 8017522:	687a      	ldr	r2, [r7, #4]
 8017524:	7812      	ldrb	r2, [r2, #0]
 8017526:	701a      	strb	r2, [r3, #0]
    ConfirmQueueCtx.BufferEnd->Status = mlmeConfirm->Status;
 8017528:	4b10      	ldr	r3, [pc, #64]	; (801756c <LoRaMacConfirmQueueAdd+0x6c>)
 801752a:	689b      	ldr	r3, [r3, #8]
 801752c:	687a      	ldr	r2, [r7, #4]
 801752e:	7852      	ldrb	r2, [r2, #1]
 8017530:	705a      	strb	r2, [r3, #1]
    ConfirmQueueCtx.BufferEnd->RestrictCommonReadyToHandle = mlmeConfirm->RestrictCommonReadyToHandle;
 8017532:	4b0e      	ldr	r3, [pc, #56]	; (801756c <LoRaMacConfirmQueueAdd+0x6c>)
 8017534:	689b      	ldr	r3, [r3, #8]
 8017536:	687a      	ldr	r2, [r7, #4]
 8017538:	78d2      	ldrb	r2, [r2, #3]
 801753a:	70da      	strb	r2, [r3, #3]
    ConfirmQueueCtx.BufferEnd->ReadyToHandle = false;
 801753c:	4b0b      	ldr	r3, [pc, #44]	; (801756c <LoRaMacConfirmQueueAdd+0x6c>)
 801753e:	689b      	ldr	r3, [r3, #8]
 8017540:	2200      	movs	r2, #0
 8017542:	709a      	strb	r2, [r3, #2]
    // Increase counter
    ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt++;
 8017544:	4b09      	ldr	r3, [pc, #36]	; (801756c <LoRaMacConfirmQueueAdd+0x6c>)
 8017546:	691b      	ldr	r3, [r3, #16]
 8017548:	7d1a      	ldrb	r2, [r3, #20]
 801754a:	3201      	adds	r2, #1
 801754c:	b2d2      	uxtb	r2, r2
 801754e:	751a      	strb	r2, [r3, #20]
    // Update end pointer
    ConfirmQueueCtx.BufferEnd = IncreaseBufferPointer( ConfirmQueueCtx.BufferEnd );
 8017550:	4b06      	ldr	r3, [pc, #24]	; (801756c <LoRaMacConfirmQueueAdd+0x6c>)
 8017552:	689b      	ldr	r3, [r3, #8]
 8017554:	4618      	mov	r0, r3
 8017556:	f7ff ff11 	bl	801737c <IncreaseBufferPointer>
 801755a:	4603      	mov	r3, r0
 801755c:	4a03      	ldr	r2, [pc, #12]	; (801756c <LoRaMacConfirmQueueAdd+0x6c>)
 801755e:	6093      	str	r3, [r2, #8]

    return true;
 8017560:	2301      	movs	r3, #1
}
 8017562:	4618      	mov	r0, r3
 8017564:	3708      	adds	r7, #8
 8017566:	46bd      	mov	sp, r7
 8017568:	bd80      	pop	{r7, pc}
 801756a:	bf00      	nop
 801756c:	20001214 	.word	0x20001214

08017570 <LoRaMacConfirmQueueRemoveFirst>:

    return true;
}

bool LoRaMacConfirmQueueRemoveFirst( void )
{
 8017570:	b580      	push	{r7, lr}
 8017572:	af00      	add	r7, sp, #0
    if( IsListEmpty( ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt ) == true )
 8017574:	4b0d      	ldr	r3, [pc, #52]	; (80175ac <LoRaMacConfirmQueueRemoveFirst+0x3c>)
 8017576:	691b      	ldr	r3, [r3, #16]
 8017578:	7d1b      	ldrb	r3, [r3, #20]
 801757a:	4618      	mov	r0, r3
 801757c:	f7ff ff18 	bl	80173b0 <IsListEmpty>
 8017580:	4603      	mov	r3, r0
 8017582:	2b00      	cmp	r3, #0
 8017584:	d001      	beq.n	801758a <LoRaMacConfirmQueueRemoveFirst+0x1a>
    {
        return false;
 8017586:	2300      	movs	r3, #0
 8017588:	e00e      	b.n	80175a8 <LoRaMacConfirmQueueRemoveFirst+0x38>
    }

    // Increase counter
    ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt--;
 801758a:	4b08      	ldr	r3, [pc, #32]	; (80175ac <LoRaMacConfirmQueueRemoveFirst+0x3c>)
 801758c:	691b      	ldr	r3, [r3, #16]
 801758e:	7d1a      	ldrb	r2, [r3, #20]
 8017590:	3a01      	subs	r2, #1
 8017592:	b2d2      	uxtb	r2, r2
 8017594:	751a      	strb	r2, [r3, #20]
    // Update start pointer
    ConfirmQueueCtx.BufferStart = IncreaseBufferPointer( ConfirmQueueCtx.BufferStart );
 8017596:	4b05      	ldr	r3, [pc, #20]	; (80175ac <LoRaMacConfirmQueueRemoveFirst+0x3c>)
 8017598:	685b      	ldr	r3, [r3, #4]
 801759a:	4618      	mov	r0, r3
 801759c:	f7ff feee 	bl	801737c <IncreaseBufferPointer>
 80175a0:	4603      	mov	r3, r0
 80175a2:	4a02      	ldr	r2, [pc, #8]	; (80175ac <LoRaMacConfirmQueueRemoveFirst+0x3c>)
 80175a4:	6053      	str	r3, [r2, #4]

    return true;
 80175a6:	2301      	movs	r3, #1
}
 80175a8:	4618      	mov	r0, r3
 80175aa:	bd80      	pop	{r7, pc}
 80175ac:	20001214 	.word	0x20001214

080175b0 <LoRaMacConfirmQueueSetStatus>:

void LoRaMacConfirmQueueSetStatus( LoRaMacEventInfoStatus_t status, Mlme_t request )
{
 80175b0:	b580      	push	{r7, lr}
 80175b2:	b084      	sub	sp, #16
 80175b4:	af00      	add	r7, sp, #0
 80175b6:	4603      	mov	r3, r0
 80175b8:	460a      	mov	r2, r1
 80175ba:	71fb      	strb	r3, [r7, #7]
 80175bc:	4613      	mov	r3, r2
 80175be:	71bb      	strb	r3, [r7, #6]
    MlmeConfirmQueue_t* element = NULL;
 80175c0:	2300      	movs	r3, #0
 80175c2:	60fb      	str	r3, [r7, #12]

    if( IsListEmpty( ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt ) == false )
 80175c4:	4b10      	ldr	r3, [pc, #64]	; (8017608 <LoRaMacConfirmQueueSetStatus+0x58>)
 80175c6:	691b      	ldr	r3, [r3, #16]
 80175c8:	7d1b      	ldrb	r3, [r3, #20]
 80175ca:	4618      	mov	r0, r3
 80175cc:	f7ff fef0 	bl	80173b0 <IsListEmpty>
 80175d0:	4603      	mov	r3, r0
 80175d2:	f083 0301 	eor.w	r3, r3, #1
 80175d6:	b2db      	uxtb	r3, r3
 80175d8:	2b00      	cmp	r3, #0
 80175da:	d011      	beq.n	8017600 <LoRaMacConfirmQueueSetStatus+0x50>
    {
        element = GetElement( request, ConfirmQueueCtx.BufferStart, ConfirmQueueCtx.BufferEnd );
 80175dc:	4b0a      	ldr	r3, [pc, #40]	; (8017608 <LoRaMacConfirmQueueSetStatus+0x58>)
 80175de:	6859      	ldr	r1, [r3, #4]
 80175e0:	4b09      	ldr	r3, [pc, #36]	; (8017608 <LoRaMacConfirmQueueSetStatus+0x58>)
 80175e2:	689a      	ldr	r2, [r3, #8]
 80175e4:	79bb      	ldrb	r3, [r7, #6]
 80175e6:	4618      	mov	r0, r3
 80175e8:	f7ff ff02 	bl	80173f0 <GetElement>
 80175ec:	60f8      	str	r0, [r7, #12]
        if( element != NULL )
 80175ee:	68fb      	ldr	r3, [r7, #12]
 80175f0:	2b00      	cmp	r3, #0
 80175f2:	d005      	beq.n	8017600 <LoRaMacConfirmQueueSetStatus+0x50>
        {
            element->Status = status;
 80175f4:	68fb      	ldr	r3, [r7, #12]
 80175f6:	79fa      	ldrb	r2, [r7, #7]
 80175f8:	705a      	strb	r2, [r3, #1]
            element->ReadyToHandle = true;
 80175fa:	68fb      	ldr	r3, [r7, #12]
 80175fc:	2201      	movs	r2, #1
 80175fe:	709a      	strb	r2, [r3, #2]
        }
    }
}
 8017600:	bf00      	nop
 8017602:	3710      	adds	r7, #16
 8017604:	46bd      	mov	sp, r7
 8017606:	bd80      	pop	{r7, pc}
 8017608:	20001214 	.word	0x20001214

0801760c <LoRaMacConfirmQueueGetStatus>:

LoRaMacEventInfoStatus_t LoRaMacConfirmQueueGetStatus( Mlme_t request )
{
 801760c:	b580      	push	{r7, lr}
 801760e:	b084      	sub	sp, #16
 8017610:	af00      	add	r7, sp, #0
 8017612:	4603      	mov	r3, r0
 8017614:	71fb      	strb	r3, [r7, #7]
    MlmeConfirmQueue_t* element = NULL;
 8017616:	2300      	movs	r3, #0
 8017618:	60fb      	str	r3, [r7, #12]

    if( IsListEmpty( ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt ) == false )
 801761a:	4b10      	ldr	r3, [pc, #64]	; (801765c <LoRaMacConfirmQueueGetStatus+0x50>)
 801761c:	691b      	ldr	r3, [r3, #16]
 801761e:	7d1b      	ldrb	r3, [r3, #20]
 8017620:	4618      	mov	r0, r3
 8017622:	f7ff fec5 	bl	80173b0 <IsListEmpty>
 8017626:	4603      	mov	r3, r0
 8017628:	f083 0301 	eor.w	r3, r3, #1
 801762c:	b2db      	uxtb	r3, r3
 801762e:	2b00      	cmp	r3, #0
 8017630:	d00e      	beq.n	8017650 <LoRaMacConfirmQueueGetStatus+0x44>
    {
        element = GetElement( request, ConfirmQueueCtx.BufferStart, ConfirmQueueCtx.BufferEnd );
 8017632:	4b0a      	ldr	r3, [pc, #40]	; (801765c <LoRaMacConfirmQueueGetStatus+0x50>)
 8017634:	6859      	ldr	r1, [r3, #4]
 8017636:	4b09      	ldr	r3, [pc, #36]	; (801765c <LoRaMacConfirmQueueGetStatus+0x50>)
 8017638:	689a      	ldr	r2, [r3, #8]
 801763a:	79fb      	ldrb	r3, [r7, #7]
 801763c:	4618      	mov	r0, r3
 801763e:	f7ff fed7 	bl	80173f0 <GetElement>
 8017642:	60f8      	str	r0, [r7, #12]
        if( element != NULL )
 8017644:	68fb      	ldr	r3, [r7, #12]
 8017646:	2b00      	cmp	r3, #0
 8017648:	d002      	beq.n	8017650 <LoRaMacConfirmQueueGetStatus+0x44>
        {
            return element->Status;
 801764a:	68fb      	ldr	r3, [r7, #12]
 801764c:	785b      	ldrb	r3, [r3, #1]
 801764e:	e000      	b.n	8017652 <LoRaMacConfirmQueueGetStatus+0x46>
        }
    }
    return LORAMAC_EVENT_INFO_STATUS_ERROR;
 8017650:	2301      	movs	r3, #1
}
 8017652:	4618      	mov	r0, r3
 8017654:	3710      	adds	r7, #16
 8017656:	46bd      	mov	sp, r7
 8017658:	bd80      	pop	{r7, pc}
 801765a:	bf00      	nop
 801765c:	20001214 	.word	0x20001214

08017660 <LoRaMacConfirmQueueSetStatusCmn>:

void LoRaMacConfirmQueueSetStatusCmn( LoRaMacEventInfoStatus_t status )
{
 8017660:	b580      	push	{r7, lr}
 8017662:	b084      	sub	sp, #16
 8017664:	af00      	add	r7, sp, #0
 8017666:	4603      	mov	r3, r0
 8017668:	71fb      	strb	r3, [r7, #7]
    MlmeConfirmQueue_t* element = ConfirmQueueCtx.BufferStart;
 801766a:	4b16      	ldr	r3, [pc, #88]	; (80176c4 <LoRaMacConfirmQueueSetStatusCmn+0x64>)
 801766c:	685b      	ldr	r3, [r3, #4]
 801766e:	60fb      	str	r3, [r7, #12]

    ConfirmQueueCtx.ConfirmQueueNvmCtx->CommonStatus = status;
 8017670:	4b14      	ldr	r3, [pc, #80]	; (80176c4 <LoRaMacConfirmQueueSetStatusCmn+0x64>)
 8017672:	691b      	ldr	r3, [r3, #16]
 8017674:	79fa      	ldrb	r2, [r7, #7]
 8017676:	755a      	strb	r2, [r3, #21]

    if( IsListEmpty( ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt ) == false )
 8017678:	4b12      	ldr	r3, [pc, #72]	; (80176c4 <LoRaMacConfirmQueueSetStatusCmn+0x64>)
 801767a:	691b      	ldr	r3, [r3, #16]
 801767c:	7d1b      	ldrb	r3, [r3, #20]
 801767e:	4618      	mov	r0, r3
 8017680:	f7ff fe96 	bl	80173b0 <IsListEmpty>
 8017684:	4603      	mov	r3, r0
 8017686:	f083 0301 	eor.w	r3, r3, #1
 801768a:	b2db      	uxtb	r3, r3
 801768c:	2b00      	cmp	r3, #0
 801768e:	d015      	beq.n	80176bc <LoRaMacConfirmQueueSetStatusCmn+0x5c>
    {
        do
        {
            element->Status = status;
 8017690:	68fb      	ldr	r3, [r7, #12]
 8017692:	79fa      	ldrb	r2, [r7, #7]
 8017694:	705a      	strb	r2, [r3, #1]
            // Set the status if it is allowed to set it with a call to
            // LoRaMacConfirmQueueSetStatusCmn.
            if( element->RestrictCommonReadyToHandle == false )
 8017696:	68fb      	ldr	r3, [r7, #12]
 8017698:	78db      	ldrb	r3, [r3, #3]
 801769a:	f083 0301 	eor.w	r3, r3, #1
 801769e:	b2db      	uxtb	r3, r3
 80176a0:	2b00      	cmp	r3, #0
 80176a2:	d002      	beq.n	80176aa <LoRaMacConfirmQueueSetStatusCmn+0x4a>
            {
                element->ReadyToHandle = true;
 80176a4:	68fb      	ldr	r3, [r7, #12]
 80176a6:	2201      	movs	r2, #1
 80176a8:	709a      	strb	r2, [r3, #2]
            }
            element = IncreaseBufferPointer( element );
 80176aa:	68f8      	ldr	r0, [r7, #12]
 80176ac:	f7ff fe66 	bl	801737c <IncreaseBufferPointer>
 80176b0:	60f8      	str	r0, [r7, #12]
        }while( element != ConfirmQueueCtx.BufferEnd );
 80176b2:	4b04      	ldr	r3, [pc, #16]	; (80176c4 <LoRaMacConfirmQueueSetStatusCmn+0x64>)
 80176b4:	689b      	ldr	r3, [r3, #8]
 80176b6:	68fa      	ldr	r2, [r7, #12]
 80176b8:	429a      	cmp	r2, r3
 80176ba:	d1e9      	bne.n	8017690 <LoRaMacConfirmQueueSetStatusCmn+0x30>
    }
}
 80176bc:	bf00      	nop
 80176be:	3710      	adds	r7, #16
 80176c0:	46bd      	mov	sp, r7
 80176c2:	bd80      	pop	{r7, pc}
 80176c4:	20001214 	.word	0x20001214

080176c8 <LoRaMacConfirmQueueIsCmdActive>:
{
    return ConfirmQueueCtx.ConfirmQueueNvmCtx->CommonStatus;
}

bool LoRaMacConfirmQueueIsCmdActive( Mlme_t request )
{
 80176c8:	b580      	push	{r7, lr}
 80176ca:	b082      	sub	sp, #8
 80176cc:	af00      	add	r7, sp, #0
 80176ce:	4603      	mov	r3, r0
 80176d0:	71fb      	strb	r3, [r7, #7]
    if( GetElement( request, ConfirmQueueCtx.BufferStart, ConfirmQueueCtx.BufferEnd ) != NULL )
 80176d2:	4b09      	ldr	r3, [pc, #36]	; (80176f8 <LoRaMacConfirmQueueIsCmdActive+0x30>)
 80176d4:	6859      	ldr	r1, [r3, #4]
 80176d6:	4b08      	ldr	r3, [pc, #32]	; (80176f8 <LoRaMacConfirmQueueIsCmdActive+0x30>)
 80176d8:	689a      	ldr	r2, [r3, #8]
 80176da:	79fb      	ldrb	r3, [r7, #7]
 80176dc:	4618      	mov	r0, r3
 80176de:	f7ff fe87 	bl	80173f0 <GetElement>
 80176e2:	4603      	mov	r3, r0
 80176e4:	2b00      	cmp	r3, #0
 80176e6:	d001      	beq.n	80176ec <LoRaMacConfirmQueueIsCmdActive+0x24>
    {
        return true;
 80176e8:	2301      	movs	r3, #1
 80176ea:	e000      	b.n	80176ee <LoRaMacConfirmQueueIsCmdActive+0x26>
    }
    return false;
 80176ec:	2300      	movs	r3, #0
}
 80176ee:	4618      	mov	r0, r3
 80176f0:	3708      	adds	r7, #8
 80176f2:	46bd      	mov	sp, r7
 80176f4:	bd80      	pop	{r7, pc}
 80176f6:	bf00      	nop
 80176f8:	20001214 	.word	0x20001214

080176fc <LoRaMacConfirmQueueHandleCb>:

void LoRaMacConfirmQueueHandleCb( MlmeConfirm_t* mlmeConfirm )
{
 80176fc:	b580      	push	{r7, lr}
 80176fe:	b084      	sub	sp, #16
 8017700:	af00      	add	r7, sp, #0
 8017702:	6078      	str	r0, [r7, #4]
    uint8_t nbElements = ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt;
 8017704:	4b22      	ldr	r3, [pc, #136]	; (8017790 <LoRaMacConfirmQueueHandleCb+0x94>)
 8017706:	691b      	ldr	r3, [r3, #16]
 8017708:	7d1b      	ldrb	r3, [r3, #20]
 801770a:	73bb      	strb	r3, [r7, #14]
    bool readyToHandle = false;
 801770c:	2300      	movs	r3, #0
 801770e:	737b      	strb	r3, [r7, #13]
    MlmeConfirmQueue_t mlmeConfirmToStore;

    for( uint8_t i = 0; i < nbElements; i++ )
 8017710:	2300      	movs	r3, #0
 8017712:	73fb      	strb	r3, [r7, #15]
 8017714:	e032      	b.n	801777c <LoRaMacConfirmQueueHandleCb+0x80>
    {
        mlmeConfirm->MlmeRequest = ConfirmQueueCtx.BufferStart->Request;
 8017716:	4b1e      	ldr	r3, [pc, #120]	; (8017790 <LoRaMacConfirmQueueHandleCb+0x94>)
 8017718:	685b      	ldr	r3, [r3, #4]
 801771a:	781a      	ldrb	r2, [r3, #0]
 801771c:	687b      	ldr	r3, [r7, #4]
 801771e:	701a      	strb	r2, [r3, #0]
        mlmeConfirm->Status = ConfirmQueueCtx.BufferStart->Status;
 8017720:	4b1b      	ldr	r3, [pc, #108]	; (8017790 <LoRaMacConfirmQueueHandleCb+0x94>)
 8017722:	685b      	ldr	r3, [r3, #4]
 8017724:	785a      	ldrb	r2, [r3, #1]
 8017726:	687b      	ldr	r3, [r7, #4]
 8017728:	705a      	strb	r2, [r3, #1]
        readyToHandle = ConfirmQueueCtx.BufferStart->ReadyToHandle;
 801772a:	4b19      	ldr	r3, [pc, #100]	; (8017790 <LoRaMacConfirmQueueHandleCb+0x94>)
 801772c:	685b      	ldr	r3, [r3, #4]
 801772e:	789b      	ldrb	r3, [r3, #2]
 8017730:	737b      	strb	r3, [r7, #13]

        if( readyToHandle == true )
 8017732:	7b7b      	ldrb	r3, [r7, #13]
 8017734:	2b00      	cmp	r3, #0
 8017736:	d005      	beq.n	8017744 <LoRaMacConfirmQueueHandleCb+0x48>
        {
            ConfirmQueueCtx.Primitives->MacMlmeConfirm( mlmeConfirm );
 8017738:	4b15      	ldr	r3, [pc, #84]	; (8017790 <LoRaMacConfirmQueueHandleCb+0x94>)
 801773a:	681b      	ldr	r3, [r3, #0]
 801773c:	689b      	ldr	r3, [r3, #8]
 801773e:	6878      	ldr	r0, [r7, #4]
 8017740:	4798      	blx	r3
 8017742:	e00b      	b.n	801775c <LoRaMacConfirmQueueHandleCb+0x60>
        }
        else
        {
            // The request is not processed yet. Store the state.
            mlmeConfirmToStore.Request = ConfirmQueueCtx.BufferStart->Request;
 8017744:	4b12      	ldr	r3, [pc, #72]	; (8017790 <LoRaMacConfirmQueueHandleCb+0x94>)
 8017746:	685b      	ldr	r3, [r3, #4]
 8017748:	781b      	ldrb	r3, [r3, #0]
 801774a:	723b      	strb	r3, [r7, #8]
            mlmeConfirmToStore.Status = ConfirmQueueCtx.BufferStart->Status;
 801774c:	4b10      	ldr	r3, [pc, #64]	; (8017790 <LoRaMacConfirmQueueHandleCb+0x94>)
 801774e:	685b      	ldr	r3, [r3, #4]
 8017750:	785b      	ldrb	r3, [r3, #1]
 8017752:	727b      	strb	r3, [r7, #9]
            mlmeConfirmToStore.RestrictCommonReadyToHandle = ConfirmQueueCtx.BufferStart->RestrictCommonReadyToHandle;
 8017754:	4b0e      	ldr	r3, [pc, #56]	; (8017790 <LoRaMacConfirmQueueHandleCb+0x94>)
 8017756:	685b      	ldr	r3, [r3, #4]
 8017758:	78db      	ldrb	r3, [r3, #3]
 801775a:	72fb      	strb	r3, [r7, #11]
        }

        // Increase the pointer afterwards to prevent overwrites
        LoRaMacConfirmQueueRemoveFirst( );
 801775c:	f7ff ff08 	bl	8017570 <LoRaMacConfirmQueueRemoveFirst>

        if( readyToHandle == false )
 8017760:	7b7b      	ldrb	r3, [r7, #13]
 8017762:	f083 0301 	eor.w	r3, r3, #1
 8017766:	b2db      	uxtb	r3, r3
 8017768:	2b00      	cmp	r3, #0
 801776a:	d004      	beq.n	8017776 <LoRaMacConfirmQueueHandleCb+0x7a>
        {
            // Add a request which has not been finished again to the queue
            LoRaMacConfirmQueueAdd( &mlmeConfirmToStore );
 801776c:	f107 0308 	add.w	r3, r7, #8
 8017770:	4618      	mov	r0, r3
 8017772:	f7ff fec5 	bl	8017500 <LoRaMacConfirmQueueAdd>
    for( uint8_t i = 0; i < nbElements; i++ )
 8017776:	7bfb      	ldrb	r3, [r7, #15]
 8017778:	3301      	adds	r3, #1
 801777a:	73fb      	strb	r3, [r7, #15]
 801777c:	7bfa      	ldrb	r2, [r7, #15]
 801777e:	7bbb      	ldrb	r3, [r7, #14]
 8017780:	429a      	cmp	r2, r3
 8017782:	d3c8      	bcc.n	8017716 <LoRaMacConfirmQueueHandleCb+0x1a>
        }
    }
}
 8017784:	bf00      	nop
 8017786:	bf00      	nop
 8017788:	3710      	adds	r7, #16
 801778a:	46bd      	mov	sp, r7
 801778c:	bd80      	pop	{r7, pc}
 801778e:	bf00      	nop
 8017790:	20001214 	.word	0x20001214

08017794 <LoRaMacConfirmQueueGetCnt>:

uint8_t LoRaMacConfirmQueueGetCnt( void )
{
 8017794:	b480      	push	{r7}
 8017796:	af00      	add	r7, sp, #0
    return ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt;
 8017798:	4b03      	ldr	r3, [pc, #12]	; (80177a8 <LoRaMacConfirmQueueGetCnt+0x14>)
 801779a:	691b      	ldr	r3, [r3, #16]
 801779c:	7d1b      	ldrb	r3, [r3, #20]
}
 801779e:	4618      	mov	r0, r3
 80177a0:	46bd      	mov	sp, r7
 80177a2:	bc80      	pop	{r7}
 80177a4:	4770      	bx	lr
 80177a6:	bf00      	nop
 80177a8:	20001214 	.word	0x20001214

080177ac <LoRaMacConfirmQueueIsFull>:

bool LoRaMacConfirmQueueIsFull( void )
{
 80177ac:	b580      	push	{r7, lr}
 80177ae:	af00      	add	r7, sp, #0
    if( IsListFull( ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt ) == true )
 80177b0:	4b06      	ldr	r3, [pc, #24]	; (80177cc <LoRaMacConfirmQueueIsFull+0x20>)
 80177b2:	691b      	ldr	r3, [r3, #16]
 80177b4:	7d1b      	ldrb	r3, [r3, #20]
 80177b6:	4618      	mov	r0, r3
 80177b8:	f7ff fe0a 	bl	80173d0 <IsListFull>
 80177bc:	4603      	mov	r3, r0
 80177be:	2b00      	cmp	r3, #0
 80177c0:	d001      	beq.n	80177c6 <LoRaMacConfirmQueueIsFull+0x1a>
    {
        return true;
 80177c2:	2301      	movs	r3, #1
 80177c4:	e000      	b.n	80177c8 <LoRaMacConfirmQueueIsFull+0x1c>
    }
    else
    {
        return false;
 80177c6:	2300      	movs	r3, #0
    }
}
 80177c8:	4618      	mov	r0, r3
 80177ca:	bd80      	pop	{r7, pc}
 80177cc:	20001214 	.word	0x20001214

080177d0 <PayloadEncrypt>:
 * \param[IN]  size             - Size of data
 * \param[IN/OUT]  buffer       - Data buffer
 * \retval                      - Status of the operation
 */
static LoRaMacCryptoStatus_t PayloadEncrypt( uint8_t* buffer, int16_t size, KeyIdentifier_t keyID, uint32_t address, uint8_t dir, uint32_t frameCounter )
{
 80177d0:	b580      	push	{r7, lr}
 80177d2:	b08e      	sub	sp, #56	; 0x38
 80177d4:	af00      	add	r7, sp, #0
 80177d6:	60f8      	str	r0, [r7, #12]
 80177d8:	607b      	str	r3, [r7, #4]
 80177da:	460b      	mov	r3, r1
 80177dc:	817b      	strh	r3, [r7, #10]
 80177de:	4613      	mov	r3, r2
 80177e0:	727b      	strb	r3, [r7, #9]
    if( buffer == 0 )
 80177e2:	68fb      	ldr	r3, [r7, #12]
 80177e4:	2b00      	cmp	r3, #0
 80177e6:	d101      	bne.n	80177ec <PayloadEncrypt+0x1c>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 80177e8:	230a      	movs	r3, #10
 80177ea:	e087      	b.n	80178fc <PayloadEncrypt+0x12c>
    }

    uint8_t bufferIndex = 0;
 80177ec:	2300      	movs	r3, #0
 80177ee:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
    uint16_t ctr = 1;
 80177f2:	2301      	movs	r3, #1
 80177f4:	86bb      	strh	r3, [r7, #52]	; 0x34
    uint8_t sBlock[16] = { 0 };
 80177f6:	2300      	movs	r3, #0
 80177f8:	623b      	str	r3, [r7, #32]
 80177fa:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80177fe:	2200      	movs	r2, #0
 8017800:	601a      	str	r2, [r3, #0]
 8017802:	605a      	str	r2, [r3, #4]
 8017804:	609a      	str	r2, [r3, #8]
    uint8_t aBlock[16] = { 0 };
 8017806:	2300      	movs	r3, #0
 8017808:	613b      	str	r3, [r7, #16]
 801780a:	f107 0314 	add.w	r3, r7, #20
 801780e:	2200      	movs	r2, #0
 8017810:	601a      	str	r2, [r3, #0]
 8017812:	605a      	str	r2, [r3, #4]
 8017814:	609a      	str	r2, [r3, #8]

    aBlock[0] = 0x01;
 8017816:	2301      	movs	r3, #1
 8017818:	743b      	strb	r3, [r7, #16]

    aBlock[5] = dir;
 801781a:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 801781e:	757b      	strb	r3, [r7, #21]

    aBlock[6] = address & 0xFF;
 8017820:	687b      	ldr	r3, [r7, #4]
 8017822:	b2db      	uxtb	r3, r3
 8017824:	75bb      	strb	r3, [r7, #22]
    aBlock[7] = ( address >> 8 ) & 0xFF;
 8017826:	687b      	ldr	r3, [r7, #4]
 8017828:	0a1b      	lsrs	r3, r3, #8
 801782a:	b2db      	uxtb	r3, r3
 801782c:	75fb      	strb	r3, [r7, #23]
    aBlock[8] = ( address >> 16 ) & 0xFF;
 801782e:	687b      	ldr	r3, [r7, #4]
 8017830:	0c1b      	lsrs	r3, r3, #16
 8017832:	b2db      	uxtb	r3, r3
 8017834:	763b      	strb	r3, [r7, #24]
    aBlock[9] = ( address >> 24 ) & 0xFF;
 8017836:	687b      	ldr	r3, [r7, #4]
 8017838:	0e1b      	lsrs	r3, r3, #24
 801783a:	b2db      	uxtb	r3, r3
 801783c:	767b      	strb	r3, [r7, #25]

    aBlock[10] = frameCounter & 0xFF;
 801783e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8017840:	b2db      	uxtb	r3, r3
 8017842:	76bb      	strb	r3, [r7, #26]
    aBlock[11] = ( frameCounter >> 8 ) & 0xFF;
 8017844:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8017846:	0a1b      	lsrs	r3, r3, #8
 8017848:	b2db      	uxtb	r3, r3
 801784a:	76fb      	strb	r3, [r7, #27]
    aBlock[12] = ( frameCounter >> 16 ) & 0xFF;
 801784c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801784e:	0c1b      	lsrs	r3, r3, #16
 8017850:	b2db      	uxtb	r3, r3
 8017852:	773b      	strb	r3, [r7, #28]
    aBlock[13] = ( frameCounter >> 24 ) & 0xFF;
 8017854:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8017856:	0e1b      	lsrs	r3, r3, #24
 8017858:	b2db      	uxtb	r3, r3
 801785a:	777b      	strb	r3, [r7, #29]

    while( size > 0 )
 801785c:	e049      	b.n	80178f2 <PayloadEncrypt+0x122>
    {
        aBlock[15] = ctr & 0xFF;
 801785e:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8017860:	b2db      	uxtb	r3, r3
 8017862:	77fb      	strb	r3, [r7, #31]
        ctr++;
 8017864:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8017866:	3301      	adds	r3, #1
 8017868:	86bb      	strh	r3, [r7, #52]	; 0x34
        if( SecureElementAesEncrypt( aBlock, 16, keyID, sBlock ) != SECURE_ELEMENT_SUCCESS )
 801786a:	f107 0320 	add.w	r3, r7, #32
 801786e:	7a7a      	ldrb	r2, [r7, #9]
 8017870:	f107 0010 	add.w	r0, r7, #16
 8017874:	2110      	movs	r1, #16
 8017876:	f7f9 f81e 	bl	80108b6 <SecureElementAesEncrypt>
 801787a:	4603      	mov	r3, r0
 801787c:	2b00      	cmp	r3, #0
 801787e:	d001      	beq.n	8017884 <PayloadEncrypt+0xb4>
        {
            return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8017880:	230f      	movs	r3, #15
 8017882:	e03b      	b.n	80178fc <PayloadEncrypt+0x12c>
        }

        for( uint8_t i = 0; i < ( ( size > 16 ) ? 16 : size ); i++ )
 8017884:	2300      	movs	r3, #0
 8017886:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 801788a:	e01f      	b.n	80178cc <PayloadEncrypt+0xfc>
        {
            buffer[bufferIndex + i] = buffer[bufferIndex + i] ^ sBlock[i];
 801788c:	f897 2037 	ldrb.w	r2, [r7, #55]	; 0x37
 8017890:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8017894:	4413      	add	r3, r2
 8017896:	461a      	mov	r2, r3
 8017898:	68fb      	ldr	r3, [r7, #12]
 801789a:	4413      	add	r3, r2
 801789c:	7819      	ldrb	r1, [r3, #0]
 801789e:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80178a2:	f107 0238 	add.w	r2, r7, #56	; 0x38
 80178a6:	4413      	add	r3, r2
 80178a8:	f813 2c18 	ldrb.w	r2, [r3, #-24]
 80178ac:	f897 0037 	ldrb.w	r0, [r7, #55]	; 0x37
 80178b0:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80178b4:	4403      	add	r3, r0
 80178b6:	4618      	mov	r0, r3
 80178b8:	68fb      	ldr	r3, [r7, #12]
 80178ba:	4403      	add	r3, r0
 80178bc:	404a      	eors	r2, r1
 80178be:	b2d2      	uxtb	r2, r2
 80178c0:	701a      	strb	r2, [r3, #0]
        for( uint8_t i = 0; i < ( ( size > 16 ) ? 16 : size ); i++ )
 80178c2:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80178c6:	3301      	adds	r3, #1
 80178c8:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80178cc:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80178d0:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 80178d4:	2a10      	cmp	r2, #16
 80178d6:	bfa8      	it	ge
 80178d8:	2210      	movge	r2, #16
 80178da:	b212      	sxth	r2, r2
 80178dc:	4293      	cmp	r3, r2
 80178de:	dbd5      	blt.n	801788c <PayloadEncrypt+0xbc>
        }
        size -= 16;
 80178e0:	897b      	ldrh	r3, [r7, #10]
 80178e2:	3b10      	subs	r3, #16
 80178e4:	b29b      	uxth	r3, r3
 80178e6:	817b      	strh	r3, [r7, #10]
        bufferIndex += 16;
 80178e8:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80178ec:	3310      	adds	r3, #16
 80178ee:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
    while( size > 0 )
 80178f2:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80178f6:	2b00      	cmp	r3, #0
 80178f8:	dcb1      	bgt.n	801785e <PayloadEncrypt+0x8e>
    }

    return LORAMAC_CRYPTO_SUCCESS;
 80178fa:	2300      	movs	r3, #0
}
 80178fc:	4618      	mov	r0, r3
 80178fe:	3738      	adds	r7, #56	; 0x38
 8017900:	46bd      	mov	sp, r7
 8017902:	bd80      	pop	{r7, pc}

08017904 <PrepareB0>:
 * \param[IN]  fCnt           - Frame counter
 * \param[IN/OUT]  b0         - B0 block
 * \retval                    - Status of the operation
 */
static LoRaMacCryptoStatus_t PrepareB0( uint16_t msgLen, KeyIdentifier_t keyID, bool isAck, uint8_t dir, uint32_t devAddr, uint32_t fCnt, uint8_t* b0 )
{
 8017904:	b490      	push	{r4, r7}
 8017906:	b082      	sub	sp, #8
 8017908:	af00      	add	r7, sp, #0
 801790a:	4604      	mov	r4, r0
 801790c:	4608      	mov	r0, r1
 801790e:	4611      	mov	r1, r2
 8017910:	461a      	mov	r2, r3
 8017912:	4623      	mov	r3, r4
 8017914:	80fb      	strh	r3, [r7, #6]
 8017916:	4603      	mov	r3, r0
 8017918:	717b      	strb	r3, [r7, #5]
 801791a:	460b      	mov	r3, r1
 801791c:	713b      	strb	r3, [r7, #4]
 801791e:	4613      	mov	r3, r2
 8017920:	70fb      	strb	r3, [r7, #3]
    if( b0 == 0 )
 8017922:	69bb      	ldr	r3, [r7, #24]
 8017924:	2b00      	cmp	r3, #0
 8017926:	d101      	bne.n	801792c <PrepareB0+0x28>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8017928:	230a      	movs	r3, #10
 801792a:	e04e      	b.n	80179ca <PrepareB0+0xc6>
    }

    b0[0] = 0x49;
 801792c:	69bb      	ldr	r3, [r7, #24]
 801792e:	2249      	movs	r2, #73	; 0x49
 8017930:	701a      	strb	r2, [r3, #0]
    }
    else
#endif /* USE_LRWAN_1_1_X_CRYPTO == 1 */
/* ST_WORAROUND_END */
    {
        b0[1] = 0x00;
 8017932:	69bb      	ldr	r3, [r7, #24]
 8017934:	3301      	adds	r3, #1
 8017936:	2200      	movs	r2, #0
 8017938:	701a      	strb	r2, [r3, #0]
        b0[2] = 0x00;
 801793a:	69bb      	ldr	r3, [r7, #24]
 801793c:	3302      	adds	r3, #2
 801793e:	2200      	movs	r2, #0
 8017940:	701a      	strb	r2, [r3, #0]
    }

    b0[3] = 0x00;
 8017942:	69bb      	ldr	r3, [r7, #24]
 8017944:	3303      	adds	r3, #3
 8017946:	2200      	movs	r2, #0
 8017948:	701a      	strb	r2, [r3, #0]
    b0[4] = 0x00;
 801794a:	69bb      	ldr	r3, [r7, #24]
 801794c:	3304      	adds	r3, #4
 801794e:	2200      	movs	r2, #0
 8017950:	701a      	strb	r2, [r3, #0]

    b0[5] = dir;
 8017952:	69bb      	ldr	r3, [r7, #24]
 8017954:	3305      	adds	r3, #5
 8017956:	78fa      	ldrb	r2, [r7, #3]
 8017958:	701a      	strb	r2, [r3, #0]

    b0[6] = devAddr & 0xFF;
 801795a:	69bb      	ldr	r3, [r7, #24]
 801795c:	3306      	adds	r3, #6
 801795e:	693a      	ldr	r2, [r7, #16]
 8017960:	b2d2      	uxtb	r2, r2
 8017962:	701a      	strb	r2, [r3, #0]
    b0[7] = ( devAddr >> 8 ) & 0xFF;
 8017964:	693b      	ldr	r3, [r7, #16]
 8017966:	0a1a      	lsrs	r2, r3, #8
 8017968:	69bb      	ldr	r3, [r7, #24]
 801796a:	3307      	adds	r3, #7
 801796c:	b2d2      	uxtb	r2, r2
 801796e:	701a      	strb	r2, [r3, #0]
    b0[8] = ( devAddr >> 16 ) & 0xFF;
 8017970:	693b      	ldr	r3, [r7, #16]
 8017972:	0c1a      	lsrs	r2, r3, #16
 8017974:	69bb      	ldr	r3, [r7, #24]
 8017976:	3308      	adds	r3, #8
 8017978:	b2d2      	uxtb	r2, r2
 801797a:	701a      	strb	r2, [r3, #0]
    b0[9] = ( devAddr >> 24 ) & 0xFF;
 801797c:	693b      	ldr	r3, [r7, #16]
 801797e:	0e1a      	lsrs	r2, r3, #24
 8017980:	69bb      	ldr	r3, [r7, #24]
 8017982:	3309      	adds	r3, #9
 8017984:	b2d2      	uxtb	r2, r2
 8017986:	701a      	strb	r2, [r3, #0]

    b0[10] = fCnt & 0xFF;
 8017988:	69bb      	ldr	r3, [r7, #24]
 801798a:	330a      	adds	r3, #10
 801798c:	697a      	ldr	r2, [r7, #20]
 801798e:	b2d2      	uxtb	r2, r2
 8017990:	701a      	strb	r2, [r3, #0]
    b0[11] = ( fCnt >> 8 ) & 0xFF;
 8017992:	697b      	ldr	r3, [r7, #20]
 8017994:	0a1a      	lsrs	r2, r3, #8
 8017996:	69bb      	ldr	r3, [r7, #24]
 8017998:	330b      	adds	r3, #11
 801799a:	b2d2      	uxtb	r2, r2
 801799c:	701a      	strb	r2, [r3, #0]
    b0[12] = ( fCnt >> 16 ) & 0xFF;
 801799e:	697b      	ldr	r3, [r7, #20]
 80179a0:	0c1a      	lsrs	r2, r3, #16
 80179a2:	69bb      	ldr	r3, [r7, #24]
 80179a4:	330c      	adds	r3, #12
 80179a6:	b2d2      	uxtb	r2, r2
 80179a8:	701a      	strb	r2, [r3, #0]
    b0[13] = ( fCnt >> 24 ) & 0xFF;
 80179aa:	697b      	ldr	r3, [r7, #20]
 80179ac:	0e1a      	lsrs	r2, r3, #24
 80179ae:	69bb      	ldr	r3, [r7, #24]
 80179b0:	330d      	adds	r3, #13
 80179b2:	b2d2      	uxtb	r2, r2
 80179b4:	701a      	strb	r2, [r3, #0]

    b0[14] = 0x00;
 80179b6:	69bb      	ldr	r3, [r7, #24]
 80179b8:	330e      	adds	r3, #14
 80179ba:	2200      	movs	r2, #0
 80179bc:	701a      	strb	r2, [r3, #0]

    b0[15] = msgLen & 0xFF;
 80179be:	69bb      	ldr	r3, [r7, #24]
 80179c0:	330f      	adds	r3, #15
 80179c2:	88fa      	ldrh	r2, [r7, #6]
 80179c4:	b2d2      	uxtb	r2, r2
 80179c6:	701a      	strb	r2, [r3, #0]

    return LORAMAC_CRYPTO_SUCCESS;
 80179c8:	2300      	movs	r3, #0
}
 80179ca:	4618      	mov	r0, r3
 80179cc:	3708      	adds	r7, #8
 80179ce:	46bd      	mov	sp, r7
 80179d0:	bc90      	pop	{r4, r7}
 80179d2:	4770      	bx	lr

080179d4 <ComputeCmacB0>:
 * \param[IN]  fCnt           - Frame counter
 * \param[OUT] cmac           - Computed cmac
 * \retval                    - Status of the operation
 */
static LoRaMacCryptoStatus_t ComputeCmacB0( uint8_t* msg, uint16_t len, KeyIdentifier_t keyID, bool isAck, uint8_t dir, uint32_t devAddr, uint32_t fCnt, uint32_t* cmac )
{
 80179d4:	b590      	push	{r4, r7, lr}
 80179d6:	b08b      	sub	sp, #44	; 0x2c
 80179d8:	af04      	add	r7, sp, #16
 80179da:	6078      	str	r0, [r7, #4]
 80179dc:	4608      	mov	r0, r1
 80179de:	4611      	mov	r1, r2
 80179e0:	461a      	mov	r2, r3
 80179e2:	4603      	mov	r3, r0
 80179e4:	807b      	strh	r3, [r7, #2]
 80179e6:	460b      	mov	r3, r1
 80179e8:	707b      	strb	r3, [r7, #1]
 80179ea:	4613      	mov	r3, r2
 80179ec:	703b      	strb	r3, [r7, #0]
    if( ( msg == 0 ) || ( cmac == 0 ) )
 80179ee:	687b      	ldr	r3, [r7, #4]
 80179f0:	2b00      	cmp	r3, #0
 80179f2:	d002      	beq.n	80179fa <ComputeCmacB0+0x26>
 80179f4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80179f6:	2b00      	cmp	r3, #0
 80179f8:	d101      	bne.n	80179fe <ComputeCmacB0+0x2a>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 80179fa:	230a      	movs	r3, #10
 80179fc:	e024      	b.n	8017a48 <ComputeCmacB0+0x74>
    }
    if( len > CRYPTO_MAXMESSAGE_SIZE )
 80179fe:	887b      	ldrh	r3, [r7, #2]
 8017a00:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8017a04:	d901      	bls.n	8017a0a <ComputeCmacB0+0x36>
    {
        return LORAMAC_CRYPTO_ERROR_BUF_SIZE;
 8017a06:	230e      	movs	r3, #14
 8017a08:	e01e      	b.n	8017a48 <ComputeCmacB0+0x74>
    }

    uint8_t micBuff[MIC_BLOCK_BX_SIZE];

    // Initialize the first Block
    PrepareB0( len, keyID, isAck, dir, devAddr, fCnt, micBuff );
 8017a0a:	f897 4028 	ldrb.w	r4, [r7, #40]	; 0x28
 8017a0e:	783a      	ldrb	r2, [r7, #0]
 8017a10:	7879      	ldrb	r1, [r7, #1]
 8017a12:	8878      	ldrh	r0, [r7, #2]
 8017a14:	f107 0308 	add.w	r3, r7, #8
 8017a18:	9302      	str	r3, [sp, #8]
 8017a1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017a1c:	9301      	str	r3, [sp, #4]
 8017a1e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8017a20:	9300      	str	r3, [sp, #0]
 8017a22:	4623      	mov	r3, r4
 8017a24:	f7ff ff6e 	bl	8017904 <PrepareB0>

    if( SecureElementComputeAesCmac( micBuff, msg, len, keyID, cmac ) != SECURE_ELEMENT_SUCCESS )
 8017a28:	7879      	ldrb	r1, [r7, #1]
 8017a2a:	887a      	ldrh	r2, [r7, #2]
 8017a2c:	f107 0008 	add.w	r0, r7, #8
 8017a30:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8017a32:	9300      	str	r3, [sp, #0]
 8017a34:	460b      	mov	r3, r1
 8017a36:	6879      	ldr	r1, [r7, #4]
 8017a38:	f7f8 fef0 	bl	801081c <SecureElementComputeAesCmac>
 8017a3c:	4603      	mov	r3, r0
 8017a3e:	2b00      	cmp	r3, #0
 8017a40:	d001      	beq.n	8017a46 <ComputeCmacB0+0x72>
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8017a42:	230f      	movs	r3, #15
 8017a44:	e000      	b.n	8017a48 <ComputeCmacB0+0x74>
    }
    return LORAMAC_CRYPTO_SUCCESS;
 8017a46:	2300      	movs	r3, #0
}
 8017a48:	4618      	mov	r0, r3
 8017a4a:	371c      	adds	r7, #28
 8017a4c:	46bd      	mov	sp, r7
 8017a4e:	bd90      	pop	{r4, r7, pc}

08017a50 <VerifyCmacB0>:
 * \param[IN]  fCnt           - Frame counter
 * \param[in]  expectedCmac   - Expected cmac
 * \retval                    - Status of the operation
 */
static LoRaMacCryptoStatus_t VerifyCmacB0( uint8_t* msg, uint16_t len, KeyIdentifier_t keyID, bool isAck, uint8_t dir, uint32_t devAddr, uint32_t fCnt, uint32_t expectedCmac )
{
 8017a50:	b590      	push	{r4, r7, lr}
 8017a52:	b0cd      	sub	sp, #308	; 0x134
 8017a54:	af04      	add	r7, sp, #16
 8017a56:	1d3c      	adds	r4, r7, #4
 8017a58:	6020      	str	r0, [r4, #0]
 8017a5a:	460c      	mov	r4, r1
 8017a5c:	4610      	mov	r0, r2
 8017a5e:	4619      	mov	r1, r3
 8017a60:	1cbb      	adds	r3, r7, #2
 8017a62:	4622      	mov	r2, r4
 8017a64:	801a      	strh	r2, [r3, #0]
 8017a66:	1c7b      	adds	r3, r7, #1
 8017a68:	4602      	mov	r2, r0
 8017a6a:	701a      	strb	r2, [r3, #0]
 8017a6c:	463b      	mov	r3, r7
 8017a6e:	460a      	mov	r2, r1
 8017a70:	701a      	strb	r2, [r3, #0]
    if( msg == 0 )
 8017a72:	1d3b      	adds	r3, r7, #4
 8017a74:	681b      	ldr	r3, [r3, #0]
 8017a76:	2b00      	cmp	r3, #0
 8017a78:	d101      	bne.n	8017a7e <VerifyCmacB0+0x2e>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8017a7a:	230a      	movs	r3, #10
 8017a7c:	e04b      	b.n	8017b16 <VerifyCmacB0+0xc6>
    }
    if( len > CRYPTO_MAXMESSAGE_SIZE )
 8017a7e:	1cbb      	adds	r3, r7, #2
 8017a80:	881b      	ldrh	r3, [r3, #0]
 8017a82:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8017a86:	d901      	bls.n	8017a8c <VerifyCmacB0+0x3c>
    {
        return LORAMAC_CRYPTO_ERROR_BUF_SIZE;
 8017a88:	230e      	movs	r3, #14
 8017a8a:	e044      	b.n	8017b16 <VerifyCmacB0+0xc6>
    }

    uint8_t micBuff[CRYPTO_BUFFER_SIZE];
    memset1( micBuff, 0, CRYPTO_BUFFER_SIZE );
 8017a8c:	f107 030c 	add.w	r3, r7, #12
 8017a90:	f44f 7288 	mov.w	r2, #272	; 0x110
 8017a94:	2100      	movs	r1, #0
 8017a96:	4618      	mov	r0, r3
 8017a98:	f004 fde4 	bl	801c664 <memset1>

    // Initialize the first Block
    PrepareB0( len, keyID, isAck, dir, devAddr, fCnt, micBuff );
 8017a9c:	f897 4130 	ldrb.w	r4, [r7, #304]	; 0x130
 8017aa0:	463b      	mov	r3, r7
 8017aa2:	781a      	ldrb	r2, [r3, #0]
 8017aa4:	1c7b      	adds	r3, r7, #1
 8017aa6:	7819      	ldrb	r1, [r3, #0]
 8017aa8:	1cbb      	adds	r3, r7, #2
 8017aaa:	8818      	ldrh	r0, [r3, #0]
 8017aac:	f107 030c 	add.w	r3, r7, #12
 8017ab0:	9302      	str	r3, [sp, #8]
 8017ab2:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 8017ab6:	9301      	str	r3, [sp, #4]
 8017ab8:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8017abc:	9300      	str	r3, [sp, #0]
 8017abe:	4623      	mov	r3, r4
 8017ac0:	f7ff ff20 	bl	8017904 <PrepareB0>

    // Copy the given data to the mic computation buffer
    memcpy1( ( micBuff + MIC_BLOCK_BX_SIZE ), msg, len );
 8017ac4:	f107 030c 	add.w	r3, r7, #12
 8017ac8:	3310      	adds	r3, #16
 8017aca:	1cba      	adds	r2, r7, #2
 8017acc:	8812      	ldrh	r2, [r2, #0]
 8017ace:	1d39      	adds	r1, r7, #4
 8017ad0:	6809      	ldr	r1, [r1, #0]
 8017ad2:	4618      	mov	r0, r3
 8017ad4:	f004 fd8b 	bl	801c5ee <memcpy1>

    SecureElementStatus_t retval = SECURE_ELEMENT_ERROR;
 8017ad8:	2306      	movs	r3, #6
 8017ada:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
    retval = SecureElementVerifyAesCmac( micBuff, ( len + MIC_BLOCK_BX_SIZE ), expectedCmac, keyID );
 8017ade:	1cbb      	adds	r3, r7, #2
 8017ae0:	881b      	ldrh	r3, [r3, #0]
 8017ae2:	3310      	adds	r3, #16
 8017ae4:	b299      	uxth	r1, r3
 8017ae6:	1c7b      	adds	r3, r7, #1
 8017ae8:	781b      	ldrb	r3, [r3, #0]
 8017aea:	f107 000c 	add.w	r0, r7, #12
 8017aee:	f8d7 213c 	ldr.w	r2, [r7, #316]	; 0x13c
 8017af2:	f7f8 feb1 	bl	8010858 <SecureElementVerifyAesCmac>
 8017af6:	4603      	mov	r3, r0
 8017af8:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

    if( retval == SECURE_ELEMENT_SUCCESS )
 8017afc:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8017b00:	2b00      	cmp	r3, #0
 8017b02:	d101      	bne.n	8017b08 <VerifyCmacB0+0xb8>
    {
        return LORAMAC_CRYPTO_SUCCESS;
 8017b04:	2300      	movs	r3, #0
 8017b06:	e006      	b.n	8017b16 <VerifyCmacB0+0xc6>
    }
    else if( retval == SECURE_ELEMENT_FAIL_CMAC )
 8017b08:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8017b0c:	2b01      	cmp	r3, #1
 8017b0e:	d101      	bne.n	8017b14 <VerifyCmacB0+0xc4>
    {
        return LORAMAC_CRYPTO_FAIL_MIC;
 8017b10:	2301      	movs	r3, #1
 8017b12:	e000      	b.n	8017b16 <VerifyCmacB0+0xc6>
    }

    return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8017b14:	230f      	movs	r3, #15
}
 8017b16:	4618      	mov	r0, r3
 8017b18:	f507 7792 	add.w	r7, r7, #292	; 0x124
 8017b1c:	46bd      	mov	sp, r7
 8017b1e:	bd90      	pop	{r4, r7, pc}

08017b20 <GetKeyAddrItem>:
 * \param[IN]  addrID          - Address identifier
 * \param[OUT] keyItem        - Key item reference
 * \retval                    - Status of the operation
 */
static LoRaMacCryptoStatus_t GetKeyAddrItem( AddressIdentifier_t addrID, KeyAddr_t** item )
{
 8017b20:	b480      	push	{r7}
 8017b22:	b085      	sub	sp, #20
 8017b24:	af00      	add	r7, sp, #0
 8017b26:	4603      	mov	r3, r0
 8017b28:	6039      	str	r1, [r7, #0]
 8017b2a:	71fb      	strb	r3, [r7, #7]
    for( uint8_t i = 0; i < NUM_OF_SEC_CTX; i++ )
 8017b2c:	2300      	movs	r3, #0
 8017b2e:	73fb      	strb	r3, [r7, #15]
 8017b30:	e011      	b.n	8017b56 <GetKeyAddrItem+0x36>
    {
        if( KeyAddrList[i].AddrID == addrID )
 8017b32:	7bfb      	ldrb	r3, [r7, #15]
 8017b34:	4a0c      	ldr	r2, [pc, #48]	; (8017b68 <GetKeyAddrItem+0x48>)
 8017b36:	f812 3023 	ldrb.w	r3, [r2, r3, lsl #2]
 8017b3a:	79fa      	ldrb	r2, [r7, #7]
 8017b3c:	429a      	cmp	r2, r3
 8017b3e:	d107      	bne.n	8017b50 <GetKeyAddrItem+0x30>
        {
            *item = &( KeyAddrList[i] );
 8017b40:	7bfb      	ldrb	r3, [r7, #15]
 8017b42:	009b      	lsls	r3, r3, #2
 8017b44:	4a08      	ldr	r2, [pc, #32]	; (8017b68 <GetKeyAddrItem+0x48>)
 8017b46:	441a      	add	r2, r3
 8017b48:	683b      	ldr	r3, [r7, #0]
 8017b4a:	601a      	str	r2, [r3, #0]
            return LORAMAC_CRYPTO_SUCCESS;
 8017b4c:	2300      	movs	r3, #0
 8017b4e:	e006      	b.n	8017b5e <GetKeyAddrItem+0x3e>
    for( uint8_t i = 0; i < NUM_OF_SEC_CTX; i++ )
 8017b50:	7bfb      	ldrb	r3, [r7, #15]
 8017b52:	3301      	adds	r3, #1
 8017b54:	73fb      	strb	r3, [r7, #15]
 8017b56:	7bfb      	ldrb	r3, [r7, #15]
 8017b58:	2b01      	cmp	r3, #1
 8017b5a:	d9ea      	bls.n	8017b32 <GetKeyAddrItem+0x12>
        }
    }
    return LORAMAC_CRYPTO_ERROR_INVALID_ADDR_ID;
 8017b5c:	230c      	movs	r3, #12
}
 8017b5e:	4618      	mov	r0, r3
 8017b60:	3714      	adds	r7, #20
 8017b62:	46bd      	mov	sp, r7
 8017b64:	bc80      	pop	{r7}
 8017b66:	4770      	bx	lr
 8017b68:	200001ac 	.word	0x200001ac

08017b6c <DeriveSessionKey10x>:
 * \param[IN]  netID          - Network Identifier
 * \param[IN]  deviceNonce    - Device nonce
 * \retval                    - Status of the operation
 */
static LoRaMacCryptoStatus_t DeriveSessionKey10x( KeyIdentifier_t keyID, uint8_t* joinNonce, uint8_t* netID, uint8_t* devNonce )
{
 8017b6c:	b580      	push	{r7, lr}
 8017b6e:	b088      	sub	sp, #32
 8017b70:	af00      	add	r7, sp, #0
 8017b72:	60b9      	str	r1, [r7, #8]
 8017b74:	607a      	str	r2, [r7, #4]
 8017b76:	603b      	str	r3, [r7, #0]
 8017b78:	4603      	mov	r3, r0
 8017b7a:	73fb      	strb	r3, [r7, #15]
    if( ( joinNonce == 0 ) || ( netID == 0 ) || ( devNonce == 0 ) )
 8017b7c:	68bb      	ldr	r3, [r7, #8]
 8017b7e:	2b00      	cmp	r3, #0
 8017b80:	d005      	beq.n	8017b8e <DeriveSessionKey10x+0x22>
 8017b82:	687b      	ldr	r3, [r7, #4]
 8017b84:	2b00      	cmp	r3, #0
 8017b86:	d002      	beq.n	8017b8e <DeriveSessionKey10x+0x22>
 8017b88:	683b      	ldr	r3, [r7, #0]
 8017b8a:	2b00      	cmp	r3, #0
 8017b8c:	d101      	bne.n	8017b92 <DeriveSessionKey10x+0x26>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8017b8e:	230a      	movs	r3, #10
 8017b90:	e03c      	b.n	8017c0c <DeriveSessionKey10x+0xa0>
    }

    uint8_t compBase[16] = { 0 };
 8017b92:	2300      	movs	r3, #0
 8017b94:	613b      	str	r3, [r7, #16]
 8017b96:	f107 0314 	add.w	r3, r7, #20
 8017b9a:	2200      	movs	r2, #0
 8017b9c:	601a      	str	r2, [r3, #0]
 8017b9e:	605a      	str	r2, [r3, #4]
 8017ba0:	609a      	str	r2, [r3, #8]

    switch( keyID )
 8017ba2:	7bfb      	ldrb	r3, [r7, #15]
 8017ba4:	2b02      	cmp	r3, #2
 8017ba6:	d002      	beq.n	8017bae <DeriveSessionKey10x+0x42>
 8017ba8:	2b03      	cmp	r3, #3
 8017baa:	d003      	beq.n	8017bb4 <DeriveSessionKey10x+0x48>
 8017bac:	e005      	b.n	8017bba <DeriveSessionKey10x+0x4e>
        case S_NWK_S_INT_KEY:
        case NWK_S_ENC_KEY:
#else /* USE_LRWAN_1_1_X_CRYPTO == 0 */
        case NWK_S_KEY:
#endif /* USE_LRWAN_1_1_X_CRYPTO */
            compBase[0] = 0x01;
 8017bae:	2301      	movs	r3, #1
 8017bb0:	743b      	strb	r3, [r7, #16]
            break;
 8017bb2:	e004      	b.n	8017bbe <DeriveSessionKey10x+0x52>
        case APP_S_KEY:
            compBase[0] = 0x02;
 8017bb4:	2302      	movs	r3, #2
 8017bb6:	743b      	strb	r3, [r7, #16]
            break;
 8017bb8:	e001      	b.n	8017bbe <DeriveSessionKey10x+0x52>
        default:
            return LORAMAC_CRYPTO_ERROR_INVALID_KEY_ID;
 8017bba:	230b      	movs	r3, #11
 8017bbc:	e026      	b.n	8017c0c <DeriveSessionKey10x+0xa0>
    }

    memcpy1( compBase + 1, joinNonce, 3 );
 8017bbe:	f107 0310 	add.w	r3, r7, #16
 8017bc2:	3301      	adds	r3, #1
 8017bc4:	2203      	movs	r2, #3
 8017bc6:	68b9      	ldr	r1, [r7, #8]
 8017bc8:	4618      	mov	r0, r3
 8017bca:	f004 fd10 	bl	801c5ee <memcpy1>
    memcpy1( compBase + 4, netID, 3 );
 8017bce:	f107 0310 	add.w	r3, r7, #16
 8017bd2:	3304      	adds	r3, #4
 8017bd4:	2203      	movs	r2, #3
 8017bd6:	6879      	ldr	r1, [r7, #4]
 8017bd8:	4618      	mov	r0, r3
 8017bda:	f004 fd08 	bl	801c5ee <memcpy1>
    memcpy1( compBase + 7, devNonce, 2 );
 8017bde:	f107 0310 	add.w	r3, r7, #16
 8017be2:	3307      	adds	r3, #7
 8017be4:	2202      	movs	r2, #2
 8017be6:	6839      	ldr	r1, [r7, #0]
 8017be8:	4618      	mov	r0, r3
 8017bea:	f004 fd00 	bl	801c5ee <memcpy1>

    if( SecureElementDeriveAndStoreKey( CryptoCtx.NvmCtx->LrWanVersion, compBase, NWK_KEY, keyID ) != SECURE_ELEMENT_SUCCESS )
 8017bee:	4b09      	ldr	r3, [pc, #36]	; (8017c14 <DeriveSessionKey10x+0xa8>)
 8017bf0:	6818      	ldr	r0, [r3, #0]
 8017bf2:	7bfb      	ldrb	r3, [r7, #15]
 8017bf4:	f107 0110 	add.w	r1, r7, #16
 8017bf8:	2201      	movs	r2, #1
 8017bfa:	6800      	ldr	r0, [r0, #0]
 8017bfc:	f7f8 febc 	bl	8010978 <SecureElementDeriveAndStoreKey>
 8017c00:	4603      	mov	r3, r0
 8017c02:	2b00      	cmp	r3, #0
 8017c04:	d001      	beq.n	8017c0a <DeriveSessionKey10x+0x9e>
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8017c06:	230f      	movs	r3, #15
 8017c08:	e000      	b.n	8017c0c <DeriveSessionKey10x+0xa0>
    }

    return LORAMAC_CRYPTO_SUCCESS;
 8017c0a:	2300      	movs	r3, #0
}
 8017c0c:	4618      	mov	r0, r3
 8017c0e:	3720      	adds	r7, #32
 8017c10:	46bd      	mov	sp, r7
 8017c12:	bd80      	pop	{r7, pc}
 8017c14:	20001228 	.word	0x20001228

08017c18 <GetLastFcntDown>:
 * \param[IN]     lastDown     - Last downlink counter value
 *
 * \retval                     - Status of the operation
 */
static LoRaMacCryptoStatus_t GetLastFcntDown( FCntIdentifier_t fCntID, uint32_t* lastDown )
{
 8017c18:	b480      	push	{r7}
 8017c1a:	b083      	sub	sp, #12
 8017c1c:	af00      	add	r7, sp, #0
 8017c1e:	4603      	mov	r3, r0
 8017c20:	6039      	str	r1, [r7, #0]
 8017c22:	71fb      	strb	r3, [r7, #7]
    if( lastDown == NULL )
 8017c24:	683b      	ldr	r3, [r7, #0]
 8017c26:	2b00      	cmp	r3, #0
 8017c28:	d101      	bne.n	8017c2e <GetLastFcntDown+0x16>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8017c2a:	230a      	movs	r3, #10
 8017c2c:	e03b      	b.n	8017ca6 <GetLastFcntDown+0x8e>
    }
    switch( fCntID )
 8017c2e:	79fb      	ldrb	r3, [r7, #7]
 8017c30:	3b01      	subs	r3, #1
 8017c32:	2b03      	cmp	r3, #3
 8017c34:	d834      	bhi.n	8017ca0 <GetLastFcntDown+0x88>
 8017c36:	a201      	add	r2, pc, #4	; (adr r2, 8017c3c <GetLastFcntDown+0x24>)
 8017c38:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8017c3c:	08017c4d 	.word	0x08017c4d
 8017c40:	08017c65 	.word	0x08017c65
 8017c44:	08017c7d 	.word	0x08017c7d
 8017c48:	08017c95 	.word	0x08017c95
    {
        case N_FCNT_DOWN:
            *lastDown = CryptoCtx.NvmCtx->FCntList.NFCntDown;
 8017c4c:	4b18      	ldr	r3, [pc, #96]	; (8017cb0 <GetLastFcntDown+0x98>)
 8017c4e:	681b      	ldr	r3, [r3, #0]
 8017c50:	691a      	ldr	r2, [r3, #16]
 8017c52:	683b      	ldr	r3, [r7, #0]
 8017c54:	601a      	str	r2, [r3, #0]
            CryptoCtx.NvmCtx->LastDownFCnt = &CryptoCtx.NvmCtx->FCntList.NFCntDown;
 8017c56:	4b16      	ldr	r3, [pc, #88]	; (8017cb0 <GetLastFcntDown+0x98>)
 8017c58:	681a      	ldr	r2, [r3, #0]
 8017c5a:	4b15      	ldr	r3, [pc, #84]	; (8017cb0 <GetLastFcntDown+0x98>)
 8017c5c:	681b      	ldr	r3, [r3, #0]
 8017c5e:	3210      	adds	r2, #16
 8017c60:	621a      	str	r2, [r3, #32]
            break;
 8017c62:	e01f      	b.n	8017ca4 <GetLastFcntDown+0x8c>
        case A_FCNT_DOWN:
            *lastDown = CryptoCtx.NvmCtx->FCntList.AFCntDown;
 8017c64:	4b12      	ldr	r3, [pc, #72]	; (8017cb0 <GetLastFcntDown+0x98>)
 8017c66:	681b      	ldr	r3, [r3, #0]
 8017c68:	695a      	ldr	r2, [r3, #20]
 8017c6a:	683b      	ldr	r3, [r7, #0]
 8017c6c:	601a      	str	r2, [r3, #0]
            CryptoCtx.NvmCtx->LastDownFCnt = &CryptoCtx.NvmCtx->FCntList.AFCntDown;
 8017c6e:	4b10      	ldr	r3, [pc, #64]	; (8017cb0 <GetLastFcntDown+0x98>)
 8017c70:	681a      	ldr	r2, [r3, #0]
 8017c72:	4b0f      	ldr	r3, [pc, #60]	; (8017cb0 <GetLastFcntDown+0x98>)
 8017c74:	681b      	ldr	r3, [r3, #0]
 8017c76:	3214      	adds	r2, #20
 8017c78:	621a      	str	r2, [r3, #32]
            break;
 8017c7a:	e013      	b.n	8017ca4 <GetLastFcntDown+0x8c>
        case FCNT_DOWN:
            *lastDown = CryptoCtx.NvmCtx->FCntList.FCntDown;
 8017c7c:	4b0c      	ldr	r3, [pc, #48]	; (8017cb0 <GetLastFcntDown+0x98>)
 8017c7e:	681b      	ldr	r3, [r3, #0]
 8017c80:	699a      	ldr	r2, [r3, #24]
 8017c82:	683b      	ldr	r3, [r7, #0]
 8017c84:	601a      	str	r2, [r3, #0]
            CryptoCtx.NvmCtx->LastDownFCnt = &CryptoCtx.NvmCtx->FCntList.FCntDown;
 8017c86:	4b0a      	ldr	r3, [pc, #40]	; (8017cb0 <GetLastFcntDown+0x98>)
 8017c88:	681a      	ldr	r2, [r3, #0]
 8017c8a:	4b09      	ldr	r3, [pc, #36]	; (8017cb0 <GetLastFcntDown+0x98>)
 8017c8c:	681b      	ldr	r3, [r3, #0]
 8017c8e:	3218      	adds	r2, #24
 8017c90:	621a      	str	r2, [r3, #32]
            break;
 8017c92:	e007      	b.n	8017ca4 <GetLastFcntDown+0x8c>
        case MC_FCNT_DOWN_0:
            *lastDown = CryptoCtx.NvmCtx->FCntList.McFCntDown0;
 8017c94:	4b06      	ldr	r3, [pc, #24]	; (8017cb0 <GetLastFcntDown+0x98>)
 8017c96:	681b      	ldr	r3, [r3, #0]
 8017c98:	69da      	ldr	r2, [r3, #28]
 8017c9a:	683b      	ldr	r3, [r7, #0]
 8017c9c:	601a      	str	r2, [r3, #0]
            break;
 8017c9e:	e001      	b.n	8017ca4 <GetLastFcntDown+0x8c>
        case MC_FCNT_DOWN_3:
            *lastDown = CryptoCtx.NvmCtx->FCntList.McFCntDown3;
            break;
#endif /* LORAMAC_MAX_MC_CTX > 1 */
        default:
            return LORAMAC_CRYPTO_FAIL_FCNT_ID;
 8017ca0:	2305      	movs	r3, #5
 8017ca2:	e000      	b.n	8017ca6 <GetLastFcntDown+0x8e>
    }
    return LORAMAC_CRYPTO_SUCCESS;
 8017ca4:	2300      	movs	r3, #0
}
 8017ca6:	4618      	mov	r0, r3
 8017ca8:	370c      	adds	r7, #12
 8017caa:	46bd      	mov	sp, r7
 8017cac:	bc80      	pop	{r7}
 8017cae:	4770      	bx	lr
 8017cb0:	20001228 	.word	0x20001228

08017cb4 <CheckFCntDown>:
 * \param[IN]     currentDown  - Current downlink counter value
 *
 * \retval                     - Status of the operation
 */
static bool CheckFCntDown( FCntIdentifier_t fCntID, uint32_t currentDown )
{
 8017cb4:	b580      	push	{r7, lr}
 8017cb6:	b084      	sub	sp, #16
 8017cb8:	af00      	add	r7, sp, #0
 8017cba:	4603      	mov	r3, r0
 8017cbc:	6039      	str	r1, [r7, #0]
 8017cbe:	71fb      	strb	r3, [r7, #7]
    uint32_t lastDown = 0;
 8017cc0:	2300      	movs	r3, #0
 8017cc2:	60fb      	str	r3, [r7, #12]
    if( GetLastFcntDown( fCntID, &lastDown ) != LORAMAC_CRYPTO_SUCCESS )
 8017cc4:	f107 020c 	add.w	r2, r7, #12
 8017cc8:	79fb      	ldrb	r3, [r7, #7]
 8017cca:	4611      	mov	r1, r2
 8017ccc:	4618      	mov	r0, r3
 8017cce:	f7ff ffa3 	bl	8017c18 <GetLastFcntDown>
 8017cd2:	4603      	mov	r3, r0
 8017cd4:	2b00      	cmp	r3, #0
 8017cd6:	d001      	beq.n	8017cdc <CheckFCntDown+0x28>
    {
        return false;
 8017cd8:	2300      	movs	r3, #0
 8017cda:	e00a      	b.n	8017cf2 <CheckFCntDown+0x3e>
    }
    if( ( currentDown > lastDown ) ||
 8017cdc:	68fb      	ldr	r3, [r7, #12]
 8017cde:	683a      	ldr	r2, [r7, #0]
 8017ce0:	429a      	cmp	r2, r3
 8017ce2:	d803      	bhi.n	8017cec <CheckFCntDown+0x38>
        // For LoRaWAN 1.0.X only. Allow downlink frames of 0
        ( lastDown == FCNT_DOWN_INITAL_VALUE ) )
 8017ce4:	68fb      	ldr	r3, [r7, #12]
    if( ( currentDown > lastDown ) ||
 8017ce6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8017cea:	d101      	bne.n	8017cf0 <CheckFCntDown+0x3c>
    {
        return true;
 8017cec:	2301      	movs	r3, #1
 8017cee:	e000      	b.n	8017cf2 <CheckFCntDown+0x3e>
    }
    else
    {
        return false;
 8017cf0:	2300      	movs	r3, #0
    }
}
 8017cf2:	4618      	mov	r0, r3
 8017cf4:	3710      	adds	r7, #16
 8017cf6:	46bd      	mov	sp, r7
 8017cf8:	bd80      	pop	{r7, pc}
	...

08017cfc <UpdateFCntDown>:
 * \param[IN]     currentDown   - Current downlink counter value
 *
 * \retval                     - Status of the operation
 */
static void UpdateFCntDown( FCntIdentifier_t fCntID, uint32_t currentDown )
{
 8017cfc:	b580      	push	{r7, lr}
 8017cfe:	b082      	sub	sp, #8
 8017d00:	af00      	add	r7, sp, #0
 8017d02:	4603      	mov	r3, r0
 8017d04:	6039      	str	r1, [r7, #0]
 8017d06:	71fb      	strb	r3, [r7, #7]
    switch( fCntID )
 8017d08:	79fb      	ldrb	r3, [r7, #7]
 8017d0a:	3b01      	subs	r3, #1
 8017d0c:	2b03      	cmp	r3, #3
 8017d0e:	d81f      	bhi.n	8017d50 <UpdateFCntDown+0x54>
 8017d10:	a201      	add	r2, pc, #4	; (adr r2, 8017d18 <UpdateFCntDown+0x1c>)
 8017d12:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8017d16:	bf00      	nop
 8017d18:	08017d29 	.word	0x08017d29
 8017d1c:	08017d33 	.word	0x08017d33
 8017d20:	08017d3d 	.word	0x08017d3d
 8017d24:	08017d47 	.word	0x08017d47
    {
        case N_FCNT_DOWN:
            CryptoCtx.NvmCtx->FCntList.NFCntDown = currentDown;
 8017d28:	4b0d      	ldr	r3, [pc, #52]	; (8017d60 <UpdateFCntDown+0x64>)
 8017d2a:	681b      	ldr	r3, [r3, #0]
 8017d2c:	683a      	ldr	r2, [r7, #0]
 8017d2e:	611a      	str	r2, [r3, #16]
            break;
 8017d30:	e00f      	b.n	8017d52 <UpdateFCntDown+0x56>
        case A_FCNT_DOWN:
            CryptoCtx.NvmCtx->FCntList.AFCntDown = currentDown;
 8017d32:	4b0b      	ldr	r3, [pc, #44]	; (8017d60 <UpdateFCntDown+0x64>)
 8017d34:	681b      	ldr	r3, [r3, #0]
 8017d36:	683a      	ldr	r2, [r7, #0]
 8017d38:	615a      	str	r2, [r3, #20]
            break;
 8017d3a:	e00a      	b.n	8017d52 <UpdateFCntDown+0x56>
        case FCNT_DOWN:
            CryptoCtx.NvmCtx->FCntList.FCntDown = currentDown;
 8017d3c:	4b08      	ldr	r3, [pc, #32]	; (8017d60 <UpdateFCntDown+0x64>)
 8017d3e:	681b      	ldr	r3, [r3, #0]
 8017d40:	683a      	ldr	r2, [r7, #0]
 8017d42:	619a      	str	r2, [r3, #24]
            break;
 8017d44:	e005      	b.n	8017d52 <UpdateFCntDown+0x56>
        case MC_FCNT_DOWN_0:
            CryptoCtx.NvmCtx->FCntList.McFCntDown0 = currentDown;
 8017d46:	4b06      	ldr	r3, [pc, #24]	; (8017d60 <UpdateFCntDown+0x64>)
 8017d48:	681b      	ldr	r3, [r3, #0]
 8017d4a:	683a      	ldr	r2, [r7, #0]
 8017d4c:	61da      	str	r2, [r3, #28]
            break;
 8017d4e:	e000      	b.n	8017d52 <UpdateFCntDown+0x56>
        case MC_FCNT_DOWN_3:
            CryptoCtx.NvmCtx->FCntList.McFCntDown3 = currentDown;
            break;
#endif /* LORAMAC_MAX_MC_CTX > 1 */
        default:
            break;
 8017d50:	bf00      	nop
    }
    CryptoCtx.EventCryptoNvmCtxChanged( );
 8017d52:	4b03      	ldr	r3, [pc, #12]	; (8017d60 <UpdateFCntDown+0x64>)
 8017d54:	685b      	ldr	r3, [r3, #4]
 8017d56:	4798      	blx	r3
}
 8017d58:	bf00      	nop
 8017d5a:	3708      	adds	r7, #8
 8017d5c:	46bd      	mov	sp, r7
 8017d5e:	bd80      	pop	{r7, pc}
 8017d60:	20001228 	.word	0x20001228

08017d64 <ResetFCnts>:

/*!
 * Resets the frame counters
 */
static void ResetFCnts( void )
{
 8017d64:	b580      	push	{r7, lr}
 8017d66:	af00      	add	r7, sp, #0

    CryptoCtx.NvmCtx->FCntList.FCntUp = 0;
 8017d68:	4b11      	ldr	r3, [pc, #68]	; (8017db0 <ResetFCnts+0x4c>)
 8017d6a:	681b      	ldr	r3, [r3, #0]
 8017d6c:	2200      	movs	r2, #0
 8017d6e:	60da      	str	r2, [r3, #12]
    CryptoCtx.NvmCtx->FCntList.NFCntDown = FCNT_DOWN_INITAL_VALUE;
 8017d70:	4b0f      	ldr	r3, [pc, #60]	; (8017db0 <ResetFCnts+0x4c>)
 8017d72:	681b      	ldr	r3, [r3, #0]
 8017d74:	f04f 32ff 	mov.w	r2, #4294967295
 8017d78:	611a      	str	r2, [r3, #16]
    CryptoCtx.NvmCtx->FCntList.AFCntDown = FCNT_DOWN_INITAL_VALUE;
 8017d7a:	4b0d      	ldr	r3, [pc, #52]	; (8017db0 <ResetFCnts+0x4c>)
 8017d7c:	681b      	ldr	r3, [r3, #0]
 8017d7e:	f04f 32ff 	mov.w	r2, #4294967295
 8017d82:	615a      	str	r2, [r3, #20]
    CryptoCtx.NvmCtx->FCntList.FCntDown = FCNT_DOWN_INITAL_VALUE;
 8017d84:	4b0a      	ldr	r3, [pc, #40]	; (8017db0 <ResetFCnts+0x4c>)
 8017d86:	681b      	ldr	r3, [r3, #0]
 8017d88:	f04f 32ff 	mov.w	r2, #4294967295
 8017d8c:	619a      	str	r2, [r3, #24]
    CryptoCtx.NvmCtx->LastDownFCnt = &CryptoCtx.NvmCtx->FCntList.FCntDown;
 8017d8e:	4b08      	ldr	r3, [pc, #32]	; (8017db0 <ResetFCnts+0x4c>)
 8017d90:	681a      	ldr	r2, [r3, #0]
 8017d92:	4b07      	ldr	r3, [pc, #28]	; (8017db0 <ResetFCnts+0x4c>)
 8017d94:	681b      	ldr	r3, [r3, #0]
 8017d96:	3218      	adds	r2, #24
 8017d98:	621a      	str	r2, [r3, #32]

    CryptoCtx.NvmCtx->FCntList.McFCntDown0 = FCNT_DOWN_INITAL_VALUE;
 8017d9a:	4b05      	ldr	r3, [pc, #20]	; (8017db0 <ResetFCnts+0x4c>)
 8017d9c:	681b      	ldr	r3, [r3, #0]
 8017d9e:	f04f 32ff 	mov.w	r2, #4294967295
 8017da2:	61da      	str	r2, [r3, #28]
#if ( LORAMAC_MAX_MC_CTX > 1 )
    CryptoCtx.NvmCtx->FCntList.McFCntDown1 = FCNT_DOWN_INITAL_VALUE;
    CryptoCtx.NvmCtx->FCntList.McFCntDown2 = FCNT_DOWN_INITAL_VALUE;
    CryptoCtx.NvmCtx->FCntList.McFCntDown3 = FCNT_DOWN_INITAL_VALUE;
#endif /* LORAMAC_MAX_MC_CTX > 1 */
    CryptoCtx.EventCryptoNvmCtxChanged( );
 8017da4:	4b02      	ldr	r3, [pc, #8]	; (8017db0 <ResetFCnts+0x4c>)
 8017da6:	685b      	ldr	r3, [r3, #4]
 8017da8:	4798      	blx	r3
}
 8017daa:	bf00      	nop
 8017dac:	bd80      	pop	{r7, pc}
 8017dae:	bf00      	nop
 8017db0:	20001228 	.word	0x20001228

08017db4 <DummyCB>:

/*
 * Dummy callback in case if the user provides NULL function pointer
 */
static void DummyCB( void )
{
 8017db4:	b480      	push	{r7}
 8017db6:	af00      	add	r7, sp, #0
    return;
 8017db8:	bf00      	nop
}
 8017dba:	46bd      	mov	sp, r7
 8017dbc:	bc80      	pop	{r7}
 8017dbe:	4770      	bx	lr

08017dc0 <LoRaMacCryptoInit>:
/*
 *  API functions
 */

LoRaMacCryptoStatus_t LoRaMacCryptoInit( LoRaMacCryptoNvmEvent cryptoNvmCtxChanged )
{
 8017dc0:	b580      	push	{r7, lr}
 8017dc2:	b082      	sub	sp, #8
 8017dc4:	af00      	add	r7, sp, #0
 8017dc6:	6078      	str	r0, [r7, #4]
    // Assign non volatile context
    CryptoCtx.NvmCtx = &NvmCryptoCtx;
 8017dc8:	4b15      	ldr	r3, [pc, #84]	; (8017e20 <LoRaMacCryptoInit+0x60>)
 8017dca:	4a16      	ldr	r2, [pc, #88]	; (8017e24 <LoRaMacCryptoInit+0x64>)
 8017dcc:	601a      	str	r2, [r3, #0]

    // Assign callback
    if( cryptoNvmCtxChanged != 0 )
 8017dce:	687b      	ldr	r3, [r7, #4]
 8017dd0:	2b00      	cmp	r3, #0
 8017dd2:	d003      	beq.n	8017ddc <LoRaMacCryptoInit+0x1c>
    {
        CryptoCtx.EventCryptoNvmCtxChanged = cryptoNvmCtxChanged;
 8017dd4:	4a12      	ldr	r2, [pc, #72]	; (8017e20 <LoRaMacCryptoInit+0x60>)
 8017dd6:	687b      	ldr	r3, [r7, #4]
 8017dd8:	6053      	str	r3, [r2, #4]
 8017dda:	e002      	b.n	8017de2 <LoRaMacCryptoInit+0x22>
    }
    else
    {
        CryptoCtx.EventCryptoNvmCtxChanged = DummyCB;
 8017ddc:	4b10      	ldr	r3, [pc, #64]	; (8017e20 <LoRaMacCryptoInit+0x60>)
 8017dde:	4a12      	ldr	r2, [pc, #72]	; (8017e28 <LoRaMacCryptoInit+0x68>)
 8017de0:	605a      	str	r2, [r3, #4]
    }

    // Initialize with default
    memset1( ( uint8_t* )CryptoCtx.NvmCtx, 0, sizeof( LoRaMacCryptoNvmCtx_t ) );
 8017de2:	4b0f      	ldr	r3, [pc, #60]	; (8017e20 <LoRaMacCryptoInit+0x60>)
 8017de4:	681b      	ldr	r3, [r3, #0]
 8017de6:	2224      	movs	r2, #36	; 0x24
 8017de8:	2100      	movs	r1, #0
 8017dea:	4618      	mov	r0, r3
 8017dec:	f004 fc3a 	bl	801c664 <memset1>

    // Set default LoRaWAN version
    CryptoCtx.NvmCtx->LrWanVersion.Fields.Major = 1;
 8017df0:	4b0b      	ldr	r3, [pc, #44]	; (8017e20 <LoRaMacCryptoInit+0x60>)
 8017df2:	681b      	ldr	r3, [r3, #0]
 8017df4:	2201      	movs	r2, #1
 8017df6:	70da      	strb	r2, [r3, #3]
    CryptoCtx.NvmCtx->LrWanVersion.Fields.Minor = 1;
 8017df8:	4b09      	ldr	r3, [pc, #36]	; (8017e20 <LoRaMacCryptoInit+0x60>)
 8017dfa:	681b      	ldr	r3, [r3, #0]
 8017dfc:	2201      	movs	r2, #1
 8017dfe:	709a      	strb	r2, [r3, #2]
    CryptoCtx.NvmCtx->LrWanVersion.Fields.Patch = 1;
 8017e00:	4b07      	ldr	r3, [pc, #28]	; (8017e20 <LoRaMacCryptoInit+0x60>)
 8017e02:	681b      	ldr	r3, [r3, #0]
 8017e04:	2201      	movs	r2, #1
 8017e06:	705a      	strb	r2, [r3, #1]
    CryptoCtx.NvmCtx->LrWanVersion.Fields.Revision = 0;
 8017e08:	4b05      	ldr	r3, [pc, #20]	; (8017e20 <LoRaMacCryptoInit+0x60>)
 8017e0a:	681b      	ldr	r3, [r3, #0]
 8017e0c:	2200      	movs	r2, #0
 8017e0e:	701a      	strb	r2, [r3, #0]

    // Reset frame counters
    ResetFCnts( );
 8017e10:	f7ff ffa8 	bl	8017d64 <ResetFCnts>

    return LORAMAC_CRYPTO_SUCCESS;
 8017e14:	2300      	movs	r3, #0
}
 8017e16:	4618      	mov	r0, r3
 8017e18:	3708      	adds	r7, #8
 8017e1a:	46bd      	mov	sp, r7
 8017e1c:	bd80      	pop	{r7, pc}
 8017e1e:	bf00      	nop
 8017e20:	20001228 	.word	0x20001228
 8017e24:	20001230 	.word	0x20001230
 8017e28:	08017db5 	.word	0x08017db5

08017e2c <LoRaMacCryptoSetLrWanVersion>:

LoRaMacCryptoStatus_t LoRaMacCryptoSetLrWanVersion( Version_t version )
{
 8017e2c:	b480      	push	{r7}
 8017e2e:	b083      	sub	sp, #12
 8017e30:	af00      	add	r7, sp, #0
 8017e32:	6078      	str	r0, [r7, #4]
    CryptoCtx.NvmCtx->LrWanVersion = version;
 8017e34:	4b04      	ldr	r3, [pc, #16]	; (8017e48 <LoRaMacCryptoSetLrWanVersion+0x1c>)
 8017e36:	681b      	ldr	r3, [r3, #0]
 8017e38:	687a      	ldr	r2, [r7, #4]
 8017e3a:	601a      	str	r2, [r3, #0]
    return LORAMAC_CRYPTO_SUCCESS;
 8017e3c:	2300      	movs	r3, #0
}
 8017e3e:	4618      	mov	r0, r3
 8017e40:	370c      	adds	r7, #12
 8017e42:	46bd      	mov	sp, r7
 8017e44:	bc80      	pop	{r7}
 8017e46:	4770      	bx	lr
 8017e48:	20001228 	.word	0x20001228

08017e4c <LoRaMacCryptoRestoreNvmCtx>:

LoRaMacCryptoStatus_t LoRaMacCryptoRestoreNvmCtx( void* cryptoNvmCtx )
{
 8017e4c:	b580      	push	{r7, lr}
 8017e4e:	b082      	sub	sp, #8
 8017e50:	af00      	add	r7, sp, #0
 8017e52:	6078      	str	r0, [r7, #4]
    // Restore module context
    if( cryptoNvmCtx != 0 )
 8017e54:	687b      	ldr	r3, [r7, #4]
 8017e56:	2b00      	cmp	r3, #0
 8017e58:	d006      	beq.n	8017e68 <LoRaMacCryptoRestoreNvmCtx+0x1c>
    {
        memcpy1( ( uint8_t* )&NvmCryptoCtx, ( uint8_t* )cryptoNvmCtx, CRYPTO_NVM_CTX_SIZE );
 8017e5a:	2224      	movs	r2, #36	; 0x24
 8017e5c:	6879      	ldr	r1, [r7, #4]
 8017e5e:	4805      	ldr	r0, [pc, #20]	; (8017e74 <LoRaMacCryptoRestoreNvmCtx+0x28>)
 8017e60:	f004 fbc5 	bl	801c5ee <memcpy1>
        return LORAMAC_CRYPTO_SUCCESS;
 8017e64:	2300      	movs	r3, #0
 8017e66:	e000      	b.n	8017e6a <LoRaMacCryptoRestoreNvmCtx+0x1e>
    }
    else
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8017e68:	230a      	movs	r3, #10
    }
}
 8017e6a:	4618      	mov	r0, r3
 8017e6c:	3708      	adds	r7, #8
 8017e6e:	46bd      	mov	sp, r7
 8017e70:	bd80      	pop	{r7, pc}
 8017e72:	bf00      	nop
 8017e74:	20001230 	.word	0x20001230

08017e78 <LoRaMacCryptoGetNvmCtx>:

void* LoRaMacCryptoGetNvmCtx( size_t* cryptoNvmCtxSize )
{
 8017e78:	b480      	push	{r7}
 8017e7a:	b083      	sub	sp, #12
 8017e7c:	af00      	add	r7, sp, #0
 8017e7e:	6078      	str	r0, [r7, #4]
    *cryptoNvmCtxSize = CRYPTO_NVM_CTX_SIZE;
 8017e80:	687b      	ldr	r3, [r7, #4]
 8017e82:	2224      	movs	r2, #36	; 0x24
 8017e84:	601a      	str	r2, [r3, #0]
    return &NvmCryptoCtx;
 8017e86:	4b03      	ldr	r3, [pc, #12]	; (8017e94 <LoRaMacCryptoGetNvmCtx+0x1c>)
}
 8017e88:	4618      	mov	r0, r3
 8017e8a:	370c      	adds	r7, #12
 8017e8c:	46bd      	mov	sp, r7
 8017e8e:	bc80      	pop	{r7}
 8017e90:	4770      	bx	lr
 8017e92:	bf00      	nop
 8017e94:	20001230 	.word	0x20001230

08017e98 <LoRaMacCryptoGetFCntUp>:

LoRaMacCryptoStatus_t LoRaMacCryptoGetFCntUp( uint32_t* currentUp )
{
 8017e98:	b480      	push	{r7}
 8017e9a:	b083      	sub	sp, #12
 8017e9c:	af00      	add	r7, sp, #0
 8017e9e:	6078      	str	r0, [r7, #4]
    if( currentUp == NULL )
 8017ea0:	687b      	ldr	r3, [r7, #4]
 8017ea2:	2b00      	cmp	r3, #0
 8017ea4:	d101      	bne.n	8017eaa <LoRaMacCryptoGetFCntUp+0x12>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8017ea6:	230a      	movs	r3, #10
 8017ea8:	e006      	b.n	8017eb8 <LoRaMacCryptoGetFCntUp+0x20>
    }

    *currentUp = CryptoCtx.NvmCtx->FCntList.FCntUp + 1;
 8017eaa:	4b06      	ldr	r3, [pc, #24]	; (8017ec4 <LoRaMacCryptoGetFCntUp+0x2c>)
 8017eac:	681b      	ldr	r3, [r3, #0]
 8017eae:	68db      	ldr	r3, [r3, #12]
 8017eb0:	1c5a      	adds	r2, r3, #1
 8017eb2:	687b      	ldr	r3, [r7, #4]
 8017eb4:	601a      	str	r2, [r3, #0]

    return LORAMAC_CRYPTO_SUCCESS;
 8017eb6:	2300      	movs	r3, #0
}
 8017eb8:	4618      	mov	r0, r3
 8017eba:	370c      	adds	r7, #12
 8017ebc:	46bd      	mov	sp, r7
 8017ebe:	bc80      	pop	{r7}
 8017ec0:	4770      	bx	lr
 8017ec2:	bf00      	nop
 8017ec4:	20001228 	.word	0x20001228

08017ec8 <LoRaMacCryptoGetFCntDown>:

LoRaMacCryptoStatus_t LoRaMacCryptoGetFCntDown( FCntIdentifier_t fCntID, uint16_t maxFCntGap, uint32_t frameFcnt, uint32_t* currentDown )
{
 8017ec8:	b5b0      	push	{r4, r5, r7, lr}
 8017eca:	b088      	sub	sp, #32
 8017ecc:	af00      	add	r7, sp, #0
 8017ece:	60ba      	str	r2, [r7, #8]
 8017ed0:	607b      	str	r3, [r7, #4]
 8017ed2:	4603      	mov	r3, r0
 8017ed4:	73fb      	strb	r3, [r7, #15]
 8017ed6:	460b      	mov	r3, r1
 8017ed8:	81bb      	strh	r3, [r7, #12]
    uint32_t lastDown = 0;
 8017eda:	2300      	movs	r3, #0
 8017edc:	617b      	str	r3, [r7, #20]
    int32_t fCntDiff = 0;
 8017ede:	2300      	movs	r3, #0
 8017ee0:	61fb      	str	r3, [r7, #28]
    LoRaMacCryptoStatus_t cryptoStatus = LORAMAC_CRYPTO_ERROR;
 8017ee2:	2313      	movs	r3, #19
 8017ee4:	76fb      	strb	r3, [r7, #27]

    if( currentDown == NULL )
 8017ee6:	687b      	ldr	r3, [r7, #4]
 8017ee8:	2b00      	cmp	r3, #0
 8017eea:	d101      	bne.n	8017ef0 <LoRaMacCryptoGetFCntDown+0x28>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8017eec:	230a      	movs	r3, #10
 8017eee:	e04f      	b.n	8017f90 <LoRaMacCryptoGetFCntDown+0xc8>
    }

    cryptoStatus = GetLastFcntDown( fCntID, &lastDown );
 8017ef0:	f107 0214 	add.w	r2, r7, #20
 8017ef4:	7bfb      	ldrb	r3, [r7, #15]
 8017ef6:	4611      	mov	r1, r2
 8017ef8:	4618      	mov	r0, r3
 8017efa:	f7ff fe8d 	bl	8017c18 <GetLastFcntDown>
 8017efe:	4603      	mov	r3, r0
 8017f00:	76fb      	strb	r3, [r7, #27]
    if( cryptoStatus != LORAMAC_CRYPTO_SUCCESS )
 8017f02:	7efb      	ldrb	r3, [r7, #27]
 8017f04:	2b00      	cmp	r3, #0
 8017f06:	d001      	beq.n	8017f0c <LoRaMacCryptoGetFCntDown+0x44>
    {
        return cryptoStatus;
 8017f08:	7efb      	ldrb	r3, [r7, #27]
 8017f0a:	e041      	b.n	8017f90 <LoRaMacCryptoGetFCntDown+0xc8>
    }

    // For LoRaWAN 1.0.X only, allow downlink frames of 0
    if( lastDown == FCNT_DOWN_INITAL_VALUE )
 8017f0c:	697b      	ldr	r3, [r7, #20]
 8017f0e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8017f12:	d103      	bne.n	8017f1c <LoRaMacCryptoGetFCntDown+0x54>
    {
        *currentDown = frameFcnt;
 8017f14:	687b      	ldr	r3, [r7, #4]
 8017f16:	68ba      	ldr	r2, [r7, #8]
 8017f18:	601a      	str	r2, [r3, #0]
 8017f1a:	e01e      	b.n	8017f5a <LoRaMacCryptoGetFCntDown+0x92>
    }
    else
    {
        // Add difference, consider roll-over
        fCntDiff = ( int32_t )( ( int64_t )frameFcnt - ( int64_t )( lastDown & 0x0000FFFF ) );
 8017f1c:	697b      	ldr	r3, [r7, #20]
 8017f1e:	b29b      	uxth	r3, r3
 8017f20:	68ba      	ldr	r2, [r7, #8]
 8017f22:	1ad3      	subs	r3, r2, r3
 8017f24:	61fb      	str	r3, [r7, #28]

        if( fCntDiff > 0 )
 8017f26:	69fb      	ldr	r3, [r7, #28]
 8017f28:	2b00      	cmp	r3, #0
 8017f2a:	dd05      	ble.n	8017f38 <LoRaMacCryptoGetFCntDown+0x70>
        {  // Positive difference
            *currentDown = lastDown + fCntDiff;
 8017f2c:	697a      	ldr	r2, [r7, #20]
 8017f2e:	69fb      	ldr	r3, [r7, #28]
 8017f30:	441a      	add	r2, r3
 8017f32:	687b      	ldr	r3, [r7, #4]
 8017f34:	601a      	str	r2, [r3, #0]
 8017f36:	e010      	b.n	8017f5a <LoRaMacCryptoGetFCntDown+0x92>
        }
        else if( fCntDiff == 0 )
 8017f38:	69fb      	ldr	r3, [r7, #28]
 8017f3a:	2b00      	cmp	r3, #0
 8017f3c:	d104      	bne.n	8017f48 <LoRaMacCryptoGetFCntDown+0x80>
        {  // Duplicate FCnt value, keep the current value.
            *currentDown = lastDown;
 8017f3e:	697a      	ldr	r2, [r7, #20]
 8017f40:	687b      	ldr	r3, [r7, #4]
 8017f42:	601a      	str	r2, [r3, #0]
            return LORAMAC_CRYPTO_FAIL_FCNT_DUPLICATED;
 8017f44:	2307      	movs	r3, #7
 8017f46:	e023      	b.n	8017f90 <LoRaMacCryptoGetFCntDown+0xc8>
        }
        else
        {  // Negative difference, assume a roll-over of one uint16_t
            *currentDown = ( lastDown & 0xFFFF0000 ) + 0x10000 + frameFcnt;
 8017f48:	697b      	ldr	r3, [r7, #20]
 8017f4a:	0c1b      	lsrs	r3, r3, #16
 8017f4c:	041b      	lsls	r3, r3, #16
 8017f4e:	68ba      	ldr	r2, [r7, #8]
 8017f50:	4413      	add	r3, r2
 8017f52:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 8017f56:	687b      	ldr	r3, [r7, #4]
 8017f58:	601a      	str	r2, [r3, #0]
        }
    }

    // For LoRaWAN 1.0.X only, check maxFCntGap
    if( CryptoCtx.NvmCtx->LrWanVersion.Fields.Minor == 0 )
 8017f5a:	4b0f      	ldr	r3, [pc, #60]	; (8017f98 <LoRaMacCryptoGetFCntDown+0xd0>)
 8017f5c:	681b      	ldr	r3, [r3, #0]
 8017f5e:	789b      	ldrb	r3, [r3, #2]
 8017f60:	2b00      	cmp	r3, #0
 8017f62:	d114      	bne.n	8017f8e <LoRaMacCryptoGetFCntDown+0xc6>
    {
        if( ( ( int64_t )*currentDown - ( int64_t )lastDown ) >= maxFCntGap )
 8017f64:	687b      	ldr	r3, [r7, #4]
 8017f66:	681b      	ldr	r3, [r3, #0]
 8017f68:	4618      	mov	r0, r3
 8017f6a:	f04f 0100 	mov.w	r1, #0
 8017f6e:	697b      	ldr	r3, [r7, #20]
 8017f70:	461a      	mov	r2, r3
 8017f72:	f04f 0300 	mov.w	r3, #0
 8017f76:	1a84      	subs	r4, r0, r2
 8017f78:	eb61 0503 	sbc.w	r5, r1, r3
 8017f7c:	89ba      	ldrh	r2, [r7, #12]
 8017f7e:	f04f 0300 	mov.w	r3, #0
 8017f82:	4294      	cmp	r4, r2
 8017f84:	eb75 0303 	sbcs.w	r3, r5, r3
 8017f88:	db01      	blt.n	8017f8e <LoRaMacCryptoGetFCntDown+0xc6>
        {
            return LORAMAC_CRYPTO_FAIL_MAX_GAP_FCNT;
 8017f8a:	2308      	movs	r3, #8
 8017f8c:	e000      	b.n	8017f90 <LoRaMacCryptoGetFCntDown+0xc8>
        }
    }

    return LORAMAC_CRYPTO_SUCCESS;
 8017f8e:	2300      	movs	r3, #0
}
 8017f90:	4618      	mov	r0, r3
 8017f92:	3720      	adds	r7, #32
 8017f94:	46bd      	mov	sp, r7
 8017f96:	bdb0      	pop	{r4, r5, r7, pc}
 8017f98:	20001228 	.word	0x20001228

08017f9c <LoRaMacCryptoSetMulticastReference>:

LoRaMacCryptoStatus_t LoRaMacCryptoSetMulticastReference( MulticastCtx_t* multicastList )
{
 8017f9c:	b480      	push	{r7}
 8017f9e:	b083      	sub	sp, #12
 8017fa0:	af00      	add	r7, sp, #0
 8017fa2:	6078      	str	r0, [r7, #4]
    if( multicastList == NULL )
 8017fa4:	687b      	ldr	r3, [r7, #4]
 8017fa6:	2b00      	cmp	r3, #0
 8017fa8:	d101      	bne.n	8017fae <LoRaMacCryptoSetMulticastReference+0x12>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8017faa:	230a      	movs	r3, #10
 8017fac:	e006      	b.n	8017fbc <LoRaMacCryptoSetMulticastReference+0x20>
    }

    multicastList[0].DownLinkCounter = &CryptoCtx.NvmCtx->FCntList.McFCntDown0;
 8017fae:	4b06      	ldr	r3, [pc, #24]	; (8017fc8 <LoRaMacCryptoSetMulticastReference+0x2c>)
 8017fb0:	681b      	ldr	r3, [r3, #0]
 8017fb2:	f103 021c 	add.w	r2, r3, #28
 8017fb6:	687b      	ldr	r3, [r7, #4]
 8017fb8:	621a      	str	r2, [r3, #32]
#if ( LORAMAC_MAX_MC_CTX > 1 )
    multicastList[1].DownLinkCounter = &CryptoCtx.NvmCtx->FCntList.McFCntDown1;
    multicastList[2].DownLinkCounter = &CryptoCtx.NvmCtx->FCntList.McFCntDown2;
    multicastList[3].DownLinkCounter = &CryptoCtx.NvmCtx->FCntList.McFCntDown3;
#endif /* LORAMAC_MAX_MC_CTX > 1 */
    return LORAMAC_CRYPTO_SUCCESS;
 8017fba:	2300      	movs	r3, #0
}
 8017fbc:	4618      	mov	r0, r3
 8017fbe:	370c      	adds	r7, #12
 8017fc0:	46bd      	mov	sp, r7
 8017fc2:	bc80      	pop	{r7}
 8017fc4:	4770      	bx	lr
 8017fc6:	bf00      	nop
 8017fc8:	20001228 	.word	0x20001228

08017fcc <LoRaMacCryptoSetKey>:

LoRaMacCryptoStatus_t LoRaMacCryptoSetKey( KeyIdentifier_t keyID, uint8_t* key )
{
 8017fcc:	b580      	push	{r7, lr}
 8017fce:	b082      	sub	sp, #8
 8017fd0:	af00      	add	r7, sp, #0
 8017fd2:	4603      	mov	r3, r0
 8017fd4:	6039      	str	r1, [r7, #0]
 8017fd6:	71fb      	strb	r3, [r7, #7]
    if( SecureElementSetKey( keyID, key ) != SECURE_ELEMENT_SUCCESS )
 8017fd8:	79fb      	ldrb	r3, [r7, #7]
 8017fda:	6839      	ldr	r1, [r7, #0]
 8017fdc:	4618      	mov	r0, r3
 8017fde:	f7f8 fbb9 	bl	8010754 <SecureElementSetKey>
 8017fe2:	4603      	mov	r3, r0
 8017fe4:	2b00      	cmp	r3, #0
 8017fe6:	d001      	beq.n	8017fec <LoRaMacCryptoSetKey+0x20>
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8017fe8:	230f      	movs	r3, #15
 8017fea:	e014      	b.n	8018016 <LoRaMacCryptoSetKey+0x4a>
    }
    if( keyID == APP_KEY )
 8017fec:	79fb      	ldrb	r3, [r7, #7]
 8017fee:	2b00      	cmp	r3, #0
 8017ff0:	d110      	bne.n	8018014 <LoRaMacCryptoSetKey+0x48>
    {
        // Derive lifetime keys
        if( LoRaMacCryptoDeriveMcRootKey( keyID ) != LORAMAC_CRYPTO_SUCCESS )
 8017ff2:	79fb      	ldrb	r3, [r7, #7]
 8017ff4:	4618      	mov	r0, r3
 8017ff6:	f000 fa21 	bl	801843c <LoRaMacCryptoDeriveMcRootKey>
 8017ffa:	4603      	mov	r3, r0
 8017ffc:	2b00      	cmp	r3, #0
 8017ffe:	d001      	beq.n	8018004 <LoRaMacCryptoSetKey+0x38>
        {
            return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8018000:	230f      	movs	r3, #15
 8018002:	e008      	b.n	8018016 <LoRaMacCryptoSetKey+0x4a>
        }
        if( LoRaMacCryptoDeriveMcKEKey( MC_ROOT_KEY ) != LORAMAC_CRYPTO_SUCCESS )
 8018004:	2004      	movs	r0, #4
 8018006:	f000 fa47 	bl	8018498 <LoRaMacCryptoDeriveMcKEKey>
 801800a:	4603      	mov	r3, r0
 801800c:	2b00      	cmp	r3, #0
 801800e:	d001      	beq.n	8018014 <LoRaMacCryptoSetKey+0x48>
        {
            return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8018010:	230f      	movs	r3, #15
 8018012:	e000      	b.n	8018016 <LoRaMacCryptoSetKey+0x4a>
        }
    }
    return LORAMAC_CRYPTO_SUCCESS;
 8018014:	2300      	movs	r3, #0
}
 8018016:	4618      	mov	r0, r3
 8018018:	3708      	adds	r7, #8
 801801a:	46bd      	mov	sp, r7
 801801c:	bd80      	pop	{r7, pc}
	...

08018020 <LoRaMacCryptoPrepareJoinRequest>:

LoRaMacCryptoStatus_t LoRaMacCryptoPrepareJoinRequest( LoRaMacMessageJoinRequest_t* macMsg )
{
 8018020:	b580      	push	{r7, lr}
 8018022:	b086      	sub	sp, #24
 8018024:	af02      	add	r7, sp, #8
 8018026:	6078      	str	r0, [r7, #4]
    if( macMsg == 0 )
 8018028:	687b      	ldr	r3, [r7, #4]
 801802a:	2b00      	cmp	r3, #0
 801802c:	d101      	bne.n	8018032 <LoRaMacCryptoPrepareJoinRequest+0x12>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 801802e:	230a      	movs	r3, #10
 8018030:	e036      	b.n	80180a0 <LoRaMacCryptoPrepareJoinRequest+0x80>
    }
    KeyIdentifier_t micComputationKeyID = NWK_KEY;
 8018032:	2301      	movs	r3, #1
 8018034:	73fb      	strb	r3, [r7, #15]

    // Add device nonce
#if ( USE_RANDOM_DEV_NONCE == 1 )
    uint32_t devNonce = 0;
 8018036:	2300      	movs	r3, #0
 8018038:	60bb      	str	r3, [r7, #8]
    SecureElementRandomNumber( &devNonce );
 801803a:	f107 0308 	add.w	r3, r7, #8
 801803e:	4618      	mov	r0, r3
 8018040:	f7f8 fd62 	bl	8010b08 <SecureElementRandomNumber>
    CryptoCtx.NvmCtx->DevNonce = devNonce;
 8018044:	68ba      	ldr	r2, [r7, #8]
 8018046:	4b18      	ldr	r3, [pc, #96]	; (80180a8 <LoRaMacCryptoPrepareJoinRequest+0x88>)
 8018048:	681b      	ldr	r3, [r3, #0]
 801804a:	b292      	uxth	r2, r2
 801804c:	809a      	strh	r2, [r3, #4]
#else
    CryptoCtx.NvmCtx->DevNonce++;
#endif
    CryptoCtx.EventCryptoNvmCtxChanged( );
 801804e:	4b16      	ldr	r3, [pc, #88]	; (80180a8 <LoRaMacCryptoPrepareJoinRequest+0x88>)
 8018050:	685b      	ldr	r3, [r3, #4]
 8018052:	4798      	blx	r3
    macMsg->DevNonce = CryptoCtx.NvmCtx->DevNonce;
 8018054:	4b14      	ldr	r3, [pc, #80]	; (80180a8 <LoRaMacCryptoPrepareJoinRequest+0x88>)
 8018056:	681b      	ldr	r3, [r3, #0]
 8018058:	889a      	ldrh	r2, [r3, #4]
 801805a:	687b      	ldr	r3, [r7, #4]
 801805c:	82da      	strh	r2, [r3, #22]
        return LORAMAC_CRYPTO_ERROR;
    }
#endif

    // Serialize message
    if( LoRaMacSerializerJoinRequest( macMsg ) != LORAMAC_SERIALIZER_SUCCESS )
 801805e:	6878      	ldr	r0, [r7, #4]
 8018060:	f000 fc01 	bl	8018866 <LoRaMacSerializerJoinRequest>
 8018064:	4603      	mov	r3, r0
 8018066:	2b00      	cmp	r3, #0
 8018068:	d001      	beq.n	801806e <LoRaMacCryptoPrepareJoinRequest+0x4e>
    {
        return LORAMAC_CRYPTO_ERROR_SERIALIZER;
 801806a:	2311      	movs	r3, #17
 801806c:	e018      	b.n	80180a0 <LoRaMacCryptoPrepareJoinRequest+0x80>
    }

    // Compute mic
    if( SecureElementComputeAesCmac( NULL, macMsg->Buffer, ( LORAMAC_JOIN_REQ_MSG_SIZE - LORAMAC_MIC_FIELD_SIZE ), micComputationKeyID, &macMsg->MIC ) != SECURE_ELEMENT_SUCCESS )
 801806e:	687b      	ldr	r3, [r7, #4]
 8018070:	6819      	ldr	r1, [r3, #0]
 8018072:	687b      	ldr	r3, [r7, #4]
 8018074:	3318      	adds	r3, #24
 8018076:	7bfa      	ldrb	r2, [r7, #15]
 8018078:	9300      	str	r3, [sp, #0]
 801807a:	4613      	mov	r3, r2
 801807c:	2213      	movs	r2, #19
 801807e:	2000      	movs	r0, #0
 8018080:	f7f8 fbcc 	bl	801081c <SecureElementComputeAesCmac>
 8018084:	4603      	mov	r3, r0
 8018086:	2b00      	cmp	r3, #0
 8018088:	d001      	beq.n	801808e <LoRaMacCryptoPrepareJoinRequest+0x6e>
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 801808a:	230f      	movs	r3, #15
 801808c:	e008      	b.n	80180a0 <LoRaMacCryptoPrepareJoinRequest+0x80>
    }

    // Reserialize message to add the MIC
    if( LoRaMacSerializerJoinRequest( macMsg ) != LORAMAC_SERIALIZER_SUCCESS )
 801808e:	6878      	ldr	r0, [r7, #4]
 8018090:	f000 fbe9 	bl	8018866 <LoRaMacSerializerJoinRequest>
 8018094:	4603      	mov	r3, r0
 8018096:	2b00      	cmp	r3, #0
 8018098:	d001      	beq.n	801809e <LoRaMacCryptoPrepareJoinRequest+0x7e>
    {
        return LORAMAC_CRYPTO_ERROR_SERIALIZER;
 801809a:	2311      	movs	r3, #17
 801809c:	e000      	b.n	80180a0 <LoRaMacCryptoPrepareJoinRequest+0x80>
    }

    return LORAMAC_CRYPTO_SUCCESS;
 801809e:	2300      	movs	r3, #0
}
 80180a0:	4618      	mov	r0, r3
 80180a2:	3710      	adds	r7, #16
 80180a4:	46bd      	mov	sp, r7
 80180a6:	bd80      	pop	{r7, pc}
 80180a8:	20001228 	.word	0x20001228

080180ac <LoRaMacCryptoHandleJoinAccept>:
    return LORAMAC_CRYPTO_SUCCESS;
}
#endif

LoRaMacCryptoStatus_t LoRaMacCryptoHandleJoinAccept( JoinReqIdentifier_t joinReqType, uint8_t* joinEUI, LoRaMacMessageJoinAccept_t* macMsg )
{
 80180ac:	b590      	push	{r4, r7, lr}
 80180ae:	b095      	sub	sp, #84	; 0x54
 80180b0:	af04      	add	r7, sp, #16
 80180b2:	4603      	mov	r3, r0
 80180b4:	60b9      	str	r1, [r7, #8]
 80180b6:	607a      	str	r2, [r7, #4]
 80180b8:	73fb      	strb	r3, [r7, #15]
    if( ( macMsg == 0 ) || ( joinEUI == 0 ) )
 80180ba:	687b      	ldr	r3, [r7, #4]
 80180bc:	2b00      	cmp	r3, #0
 80180be:	d002      	beq.n	80180c6 <LoRaMacCryptoHandleJoinAccept+0x1a>
 80180c0:	68bb      	ldr	r3, [r7, #8]
 80180c2:	2b00      	cmp	r3, #0
 80180c4:	d101      	bne.n	80180ca <LoRaMacCryptoHandleJoinAccept+0x1e>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 80180c6:	230a      	movs	r3, #10
 80180c8:	e09b      	b.n	8018202 <LoRaMacCryptoHandleJoinAccept+0x156>
    }

    LoRaMacCryptoStatus_t retval = LORAMAC_CRYPTO_ERROR;
 80180ca:	2313      	movs	r3, #19
 80180cc:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    uint8_t decJoinAccept[LORAMAC_JOIN_ACCEPT_FRAME_MAX_SIZE] = { 0 };
 80180d0:	2300      	movs	r3, #0
 80180d2:	617b      	str	r3, [r7, #20]
 80180d4:	f107 0318 	add.w	r3, r7, #24
 80180d8:	221d      	movs	r2, #29
 80180da:	2100      	movs	r1, #0
 80180dc:	4618      	mov	r0, r3
 80180de:	f008 fcf9 	bl	8020ad4 <memset>
    uint8_t versionMinor         = 0;
 80180e2:	2300      	movs	r3, #0
 80180e4:	74fb      	strb	r3, [r7, #19]
    uint8_t* nonce               = ( uint8_t* )&CryptoCtx.NvmCtx->DevNonce;
 80180e6:	4b49      	ldr	r3, [pc, #292]	; (801820c <LoRaMacCryptoHandleJoinAccept+0x160>)
 80180e8:	681b      	ldr	r3, [r3, #0]
 80180ea:	3304      	adds	r3, #4
 80180ec:	63bb      	str	r3, [r7, #56]	; 0x38
            nonce = ( uint8_t* )&CryptoCtx.NvmCtx->FCntList.RJcount1;
        }
    }
#endif

    if( SecureElementProcessJoinAccept( joinReqType, joinEUI, ( int16_t )*nonce, macMsg->Buffer,
 80180ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80180f0:	781b      	ldrb	r3, [r3, #0]
 80180f2:	b299      	uxth	r1, r3
 80180f4:	687b      	ldr	r3, [r7, #4]
 80180f6:	681c      	ldr	r4, [r3, #0]
 80180f8:	687b      	ldr	r3, [r7, #4]
 80180fa:	791b      	ldrb	r3, [r3, #4]
 80180fc:	7bf8      	ldrb	r0, [r7, #15]
 80180fe:	f107 0213 	add.w	r2, r7, #19
 8018102:	9202      	str	r2, [sp, #8]
 8018104:	f107 0214 	add.w	r2, r7, #20
 8018108:	9201      	str	r2, [sp, #4]
 801810a:	9300      	str	r3, [sp, #0]
 801810c:	4623      	mov	r3, r4
 801810e:	460a      	mov	r2, r1
 8018110:	68b9      	ldr	r1, [r7, #8]
 8018112:	f7f8 fc7c 	bl	8010a0e <SecureElementProcessJoinAccept>
 8018116:	4603      	mov	r3, r0
 8018118:	2b00      	cmp	r3, #0
 801811a:	d001      	beq.n	8018120 <LoRaMacCryptoHandleJoinAccept+0x74>
                                        macMsg->BufSize, decJoinAccept,
                                        &versionMinor ) != SECURE_ELEMENT_SUCCESS )
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 801811c:	230f      	movs	r3, #15
 801811e:	e070      	b.n	8018202 <LoRaMacCryptoHandleJoinAccept+0x156>
    }

    memcpy1( macMsg->Buffer, decJoinAccept, macMsg->BufSize );
 8018120:	687b      	ldr	r3, [r7, #4]
 8018122:	6818      	ldr	r0, [r3, #0]
 8018124:	687b      	ldr	r3, [r7, #4]
 8018126:	791b      	ldrb	r3, [r3, #4]
 8018128:	b29a      	uxth	r2, r3
 801812a:	f107 0314 	add.w	r3, r7, #20
 801812e:	4619      	mov	r1, r3
 8018130:	f004 fa5d 	bl	801c5ee <memcpy1>

    // Parse the message
    if( LoRaMacParserJoinAccept( macMsg ) != LORAMAC_PARSER_SUCCESS )
 8018134:	6878      	ldr	r0, [r7, #4]
 8018136:	f000 f9d7 	bl	80184e8 <LoRaMacParserJoinAccept>
 801813a:	4603      	mov	r3, r0
 801813c:	2b00      	cmp	r3, #0
 801813e:	d001      	beq.n	8018144 <LoRaMacCryptoHandleJoinAccept+0x98>
    {
        return LORAMAC_CRYPTO_ERROR_PARSER;
 8018140:	2310      	movs	r3, #16
 8018142:	e05e      	b.n	8018202 <LoRaMacCryptoHandleJoinAccept+0x156>
            return retval;
        }
    }
#else
    // Operating in LoRaWAN 1.0.x mode
    retval = LoRaMacCryptoDeriveMcRootKey( APP_KEY );
 8018144:	2000      	movs	r0, #0
 8018146:	f000 f979 	bl	801843c <LoRaMacCryptoDeriveMcRootKey>
 801814a:	4603      	mov	r3, r0
 801814c:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 8018150:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8018154:	2b00      	cmp	r3, #0
 8018156:	d002      	beq.n	801815e <LoRaMacCryptoHandleJoinAccept+0xb2>
    {
        return retval;
 8018158:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 801815c:	e051      	b.n	8018202 <LoRaMacCryptoHandleJoinAccept+0x156>
    }

    retval = LoRaMacCryptoDeriveMcKEKey( MC_ROOT_KEY );
 801815e:	2004      	movs	r0, #4
 8018160:	f000 f99a 	bl	8018498 <LoRaMacCryptoDeriveMcKEKey>
 8018164:	4603      	mov	r3, r0
 8018166:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 801816a:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 801816e:	2b00      	cmp	r3, #0
 8018170:	d002      	beq.n	8018178 <LoRaMacCryptoHandleJoinAccept+0xcc>
    {
        return retval;
 8018172:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8018176:	e044      	b.n	8018202 <LoRaMacCryptoHandleJoinAccept+0x156>
    }

    retval = DeriveSessionKey10x( APP_S_KEY, macMsg->JoinNonce, macMsg->NetID, ( uint8_t* )&CryptoCtx.NvmCtx->DevNonce );
 8018178:	687b      	ldr	r3, [r7, #4]
 801817a:	1d99      	adds	r1, r3, #6
 801817c:	687b      	ldr	r3, [r7, #4]
 801817e:	f103 0209 	add.w	r2, r3, #9
 8018182:	4b22      	ldr	r3, [pc, #136]	; (801820c <LoRaMacCryptoHandleJoinAccept+0x160>)
 8018184:	681b      	ldr	r3, [r3, #0]
 8018186:	3304      	adds	r3, #4
 8018188:	2003      	movs	r0, #3
 801818a:	f7ff fcef 	bl	8017b6c <DeriveSessionKey10x>
 801818e:	4603      	mov	r3, r0
 8018190:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 8018194:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8018198:	2b00      	cmp	r3, #0
 801819a:	d002      	beq.n	80181a2 <LoRaMacCryptoHandleJoinAccept+0xf6>
    {
        return retval;
 801819c:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80181a0:	e02f      	b.n	8018202 <LoRaMacCryptoHandleJoinAccept+0x156>
    }
    retval = DeriveSessionKey10x( NWK_S_KEY, macMsg->JoinNonce, macMsg->NetID, ( uint8_t* )&CryptoCtx.NvmCtx->DevNonce );
 80181a2:	687b      	ldr	r3, [r7, #4]
 80181a4:	1d99      	adds	r1, r3, #6
 80181a6:	687b      	ldr	r3, [r7, #4]
 80181a8:	f103 0209 	add.w	r2, r3, #9
 80181ac:	4b17      	ldr	r3, [pc, #92]	; (801820c <LoRaMacCryptoHandleJoinAccept+0x160>)
 80181ae:	681b      	ldr	r3, [r3, #0]
 80181b0:	3304      	adds	r3, #4
 80181b2:	2002      	movs	r0, #2
 80181b4:	f7ff fcda 	bl	8017b6c <DeriveSessionKey10x>
 80181b8:	4603      	mov	r3, r0
 80181ba:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 80181be:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80181c2:	2b00      	cmp	r3, #0
 80181c4:	d002      	beq.n	80181cc <LoRaMacCryptoHandleJoinAccept+0x120>
    {
        return retval;
 80181c6:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80181ca:	e01a      	b.n	8018202 <LoRaMacCryptoHandleJoinAccept+0x156>
    }
#endif /* USE_LRWAN_1_1_X_CRYPTO */

    // Join-Accept is successfully processed
    // Save LoRaWAN specification version
    CryptoCtx.NvmCtx->LrWanVersion.Fields.Minor = versionMinor;
 80181cc:	4b0f      	ldr	r3, [pc, #60]	; (801820c <LoRaMacCryptoHandleJoinAccept+0x160>)
 80181ce:	681b      	ldr	r3, [r3, #0]
 80181d0:	7cfa      	ldrb	r2, [r7, #19]
 80181d2:	709a      	strb	r2, [r3, #2]

    // Reset frame counters
#if ( USE_LRWAN_1_1_X_CRYPTO == 1 )
    CryptoCtx.RJcount0 = 0;
#endif
    CryptoCtx.NvmCtx->FCntList.FCntUp = 0;
 80181d4:	4b0d      	ldr	r3, [pc, #52]	; (801820c <LoRaMacCryptoHandleJoinAccept+0x160>)
 80181d6:	681b      	ldr	r3, [r3, #0]
 80181d8:	2200      	movs	r2, #0
 80181da:	60da      	str	r2, [r3, #12]
    CryptoCtx.NvmCtx->FCntList.FCntDown = FCNT_DOWN_INITAL_VALUE;
 80181dc:	4b0b      	ldr	r3, [pc, #44]	; (801820c <LoRaMacCryptoHandleJoinAccept+0x160>)
 80181de:	681b      	ldr	r3, [r3, #0]
 80181e0:	f04f 32ff 	mov.w	r2, #4294967295
 80181e4:	619a      	str	r2, [r3, #24]
    CryptoCtx.NvmCtx->FCntList.NFCntDown = FCNT_DOWN_INITAL_VALUE;
 80181e6:	4b09      	ldr	r3, [pc, #36]	; (801820c <LoRaMacCryptoHandleJoinAccept+0x160>)
 80181e8:	681b      	ldr	r3, [r3, #0]
 80181ea:	f04f 32ff 	mov.w	r2, #4294967295
 80181ee:	611a      	str	r2, [r3, #16]
    CryptoCtx.NvmCtx->FCntList.AFCntDown = FCNT_DOWN_INITAL_VALUE;
 80181f0:	4b06      	ldr	r3, [pc, #24]	; (801820c <LoRaMacCryptoHandleJoinAccept+0x160>)
 80181f2:	681b      	ldr	r3, [r3, #0]
 80181f4:	f04f 32ff 	mov.w	r2, #4294967295
 80181f8:	615a      	str	r2, [r3, #20]

    CryptoCtx.EventCryptoNvmCtxChanged( );
 80181fa:	4b04      	ldr	r3, [pc, #16]	; (801820c <LoRaMacCryptoHandleJoinAccept+0x160>)
 80181fc:	685b      	ldr	r3, [r3, #4]
 80181fe:	4798      	blx	r3

    return LORAMAC_CRYPTO_SUCCESS;
 8018200:	2300      	movs	r3, #0
}
 8018202:	4618      	mov	r0, r3
 8018204:	3744      	adds	r7, #68	; 0x44
 8018206:	46bd      	mov	sp, r7
 8018208:	bd90      	pop	{r4, r7, pc}
 801820a:	bf00      	nop
 801820c:	20001228 	.word	0x20001228

08018210 <LoRaMacCryptoSecureMessage>:

LoRaMacCryptoStatus_t LoRaMacCryptoSecureMessage( uint32_t fCntUp, uint8_t txDr, uint8_t txCh, LoRaMacMessageData_t* macMsg )
{
 8018210:	b590      	push	{r4, r7, lr}
 8018212:	b08b      	sub	sp, #44	; 0x2c
 8018214:	af04      	add	r7, sp, #16
 8018216:	60f8      	str	r0, [r7, #12]
 8018218:	607b      	str	r3, [r7, #4]
 801821a:	460b      	mov	r3, r1
 801821c:	72fb      	strb	r3, [r7, #11]
 801821e:	4613      	mov	r3, r2
 8018220:	72bb      	strb	r3, [r7, #10]
    LoRaMacCryptoStatus_t retval = LORAMAC_CRYPTO_ERROR;
 8018222:	2313      	movs	r3, #19
 8018224:	75bb      	strb	r3, [r7, #22]
    KeyIdentifier_t payloadDecryptionKeyID = APP_S_KEY;
 8018226:	2303      	movs	r3, #3
 8018228:	75fb      	strb	r3, [r7, #23]

    if( macMsg == NULL )
 801822a:	687b      	ldr	r3, [r7, #4]
 801822c:	2b00      	cmp	r3, #0
 801822e:	d101      	bne.n	8018234 <LoRaMacCryptoSecureMessage+0x24>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8018230:	230a      	movs	r3, #10
 8018232:	e062      	b.n	80182fa <LoRaMacCryptoSecureMessage+0xea>
    }

    if( fCntUp < CryptoCtx.NvmCtx->FCntList.FCntUp )
 8018234:	4b33      	ldr	r3, [pc, #204]	; (8018304 <LoRaMacCryptoSecureMessage+0xf4>)
 8018236:	681b      	ldr	r3, [r3, #0]
 8018238:	68db      	ldr	r3, [r3, #12]
 801823a:	68fa      	ldr	r2, [r7, #12]
 801823c:	429a      	cmp	r2, r3
 801823e:	d201      	bcs.n	8018244 <LoRaMacCryptoSecureMessage+0x34>
    {
        return LORAMAC_CRYPTO_FAIL_FCNT_SMALLER;
 8018240:	2306      	movs	r3, #6
 8018242:	e05a      	b.n	80182fa <LoRaMacCryptoSecureMessage+0xea>
    }

    // Encrypt payload
    if( macMsg->FPort == 0 )
 8018244:	687b      	ldr	r3, [r7, #4]
 8018246:	f893 3020 	ldrb.w	r3, [r3, #32]
 801824a:	2b00      	cmp	r3, #0
 801824c:	d101      	bne.n	8018252 <LoRaMacCryptoSecureMessage+0x42>
    {
        // Use network session key
#if ( USE_LRWAN_1_1_X_CRYPTO == 1 )
        payloadDecryptionKeyID = NWK_S_ENC_KEY;
#else /* USE_LRWAN_1_1_X_CRYPTO == 0 */
        payloadDecryptionKeyID = NWK_S_KEY;
 801824e:	2302      	movs	r3, #2
 8018250:	75fb      	strb	r3, [r7, #23]
#endif /* USE_LRWAN_1_1_X_CRYPTO */
    }

    if( fCntUp > CryptoCtx.NvmCtx->FCntList.FCntUp )
 8018252:	4b2c      	ldr	r3, [pc, #176]	; (8018304 <LoRaMacCryptoSecureMessage+0xf4>)
 8018254:	681b      	ldr	r3, [r3, #0]
 8018256:	68db      	ldr	r3, [r3, #12]
 8018258:	68fa      	ldr	r2, [r7, #12]
 801825a:	429a      	cmp	r2, r3
 801825c:	d916      	bls.n	801828c <LoRaMacCryptoSecureMessage+0x7c>
    {
        retval = PayloadEncrypt( macMsg->FRMPayload, macMsg->FRMPayloadSize, payloadDecryptionKeyID, macMsg->FHDR.DevAddr, UPLINK, fCntUp );
 801825e:	687b      	ldr	r3, [r7, #4]
 8018260:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8018262:	687b      	ldr	r3, [r7, #4]
 8018264:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8018268:	b219      	sxth	r1, r3
 801826a:	687b      	ldr	r3, [r7, #4]
 801826c:	689c      	ldr	r4, [r3, #8]
 801826e:	7dfa      	ldrb	r2, [r7, #23]
 8018270:	68fb      	ldr	r3, [r7, #12]
 8018272:	9301      	str	r3, [sp, #4]
 8018274:	2300      	movs	r3, #0
 8018276:	9300      	str	r3, [sp, #0]
 8018278:	4623      	mov	r3, r4
 801827a:	f7ff faa9 	bl	80177d0 <PayloadEncrypt>
 801827e:	4603      	mov	r3, r0
 8018280:	75bb      	strb	r3, [r7, #22]
        if( retval != LORAMAC_CRYPTO_SUCCESS )
 8018282:	7dbb      	ldrb	r3, [r7, #22]
 8018284:	2b00      	cmp	r3, #0
 8018286:	d001      	beq.n	801828c <LoRaMacCryptoSecureMessage+0x7c>
        {
            return retval;
 8018288:	7dbb      	ldrb	r3, [r7, #22]
 801828a:	e036      	b.n	80182fa <LoRaMacCryptoSecureMessage+0xea>
        }
#endif
    }

    // Serialize message
    if( LoRaMacSerializerData( macMsg ) != LORAMAC_SERIALIZER_SUCCESS )
 801828c:	6878      	ldr	r0, [r7, #4]
 801828e:	f000 fb6c 	bl	801896a <LoRaMacSerializerData>
 8018292:	4603      	mov	r3, r0
 8018294:	2b00      	cmp	r3, #0
 8018296:	d001      	beq.n	801829c <LoRaMacCryptoSecureMessage+0x8c>
    {
        return LORAMAC_CRYPTO_ERROR_SERIALIZER;
 8018298:	2311      	movs	r3, #17
 801829a:	e02e      	b.n	80182fa <LoRaMacCryptoSecureMessage+0xea>
#endif
    {        // Use network session key
#if ( USE_LRWAN_1_1_X_CRYPTO == 1 )
        payloadDecryptionKeyID = NWK_S_ENC_KEY;
#else /* USE_LRWAN_1_1_X_CRYPTO == 0 */
        payloadDecryptionKeyID = NWK_S_KEY;
 801829c:	2302      	movs	r3, #2
 801829e:	75fb      	strb	r3, [r7, #23]
#endif /* USE_LRWAN_1_1_X_CRYPTO */
        // MIC = cmacF[0..3]
        // The IsAck parameter is every time false since the ConfFCnt field is not used in legacy mode.
        retval = ComputeCmacB0( macMsg->Buffer, ( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ), payloadDecryptionKeyID, false, UPLINK, macMsg->FHDR.DevAddr, fCntUp, &macMsg->MIC );
 80182a0:	687b      	ldr	r3, [r7, #4]
 80182a2:	6818      	ldr	r0, [r3, #0]
 80182a4:	687b      	ldr	r3, [r7, #4]
 80182a6:	791b      	ldrb	r3, [r3, #4]
 80182a8:	b29b      	uxth	r3, r3
 80182aa:	3b04      	subs	r3, #4
 80182ac:	b299      	uxth	r1, r3
 80182ae:	687b      	ldr	r3, [r7, #4]
 80182b0:	689b      	ldr	r3, [r3, #8]
 80182b2:	687a      	ldr	r2, [r7, #4]
 80182b4:	322c      	adds	r2, #44	; 0x2c
 80182b6:	7dfc      	ldrb	r4, [r7, #23]
 80182b8:	9203      	str	r2, [sp, #12]
 80182ba:	68fa      	ldr	r2, [r7, #12]
 80182bc:	9202      	str	r2, [sp, #8]
 80182be:	9301      	str	r3, [sp, #4]
 80182c0:	2300      	movs	r3, #0
 80182c2:	9300      	str	r3, [sp, #0]
 80182c4:	2300      	movs	r3, #0
 80182c6:	4622      	mov	r2, r4
 80182c8:	f7ff fb84 	bl	80179d4 <ComputeCmacB0>
 80182cc:	4603      	mov	r3, r0
 80182ce:	75bb      	strb	r3, [r7, #22]
        if( retval != LORAMAC_CRYPTO_SUCCESS )
 80182d0:	7dbb      	ldrb	r3, [r7, #22]
 80182d2:	2b00      	cmp	r3, #0
 80182d4:	d001      	beq.n	80182da <LoRaMacCryptoSecureMessage+0xca>
        {
            return retval;
 80182d6:	7dbb      	ldrb	r3, [r7, #22]
 80182d8:	e00f      	b.n	80182fa <LoRaMacCryptoSecureMessage+0xea>
        }
    }

    // Re-serialize message to add the MIC
    if( LoRaMacSerializerData( macMsg ) != LORAMAC_SERIALIZER_SUCCESS )
 80182da:	6878      	ldr	r0, [r7, #4]
 80182dc:	f000 fb45 	bl	801896a <LoRaMacSerializerData>
 80182e0:	4603      	mov	r3, r0
 80182e2:	2b00      	cmp	r3, #0
 80182e4:	d001      	beq.n	80182ea <LoRaMacCryptoSecureMessage+0xda>
    {
        return LORAMAC_CRYPTO_ERROR_SERIALIZER;
 80182e6:	2311      	movs	r3, #17
 80182e8:	e007      	b.n	80182fa <LoRaMacCryptoSecureMessage+0xea>
    }

    CryptoCtx.NvmCtx->FCntList.FCntUp = fCntUp;
 80182ea:	4b06      	ldr	r3, [pc, #24]	; (8018304 <LoRaMacCryptoSecureMessage+0xf4>)
 80182ec:	681b      	ldr	r3, [r3, #0]
 80182ee:	68fa      	ldr	r2, [r7, #12]
 80182f0:	60da      	str	r2, [r3, #12]
    CryptoCtx.EventCryptoNvmCtxChanged( );
 80182f2:	4b04      	ldr	r3, [pc, #16]	; (8018304 <LoRaMacCryptoSecureMessage+0xf4>)
 80182f4:	685b      	ldr	r3, [r3, #4]
 80182f6:	4798      	blx	r3

    return LORAMAC_CRYPTO_SUCCESS;
 80182f8:	2300      	movs	r3, #0
}
 80182fa:	4618      	mov	r0, r3
 80182fc:	371c      	adds	r7, #28
 80182fe:	46bd      	mov	sp, r7
 8018300:	bd90      	pop	{r4, r7, pc}
 8018302:	bf00      	nop
 8018304:	20001228 	.word	0x20001228

08018308 <LoRaMacCryptoUnsecureMessage>:

LoRaMacCryptoStatus_t LoRaMacCryptoUnsecureMessage( AddressIdentifier_t addrID, uint32_t address, FCntIdentifier_t fCntID, uint32_t fCntDown, LoRaMacMessageData_t* macMsg )
{
 8018308:	b590      	push	{r4, r7, lr}
 801830a:	b08b      	sub	sp, #44	; 0x2c
 801830c:	af04      	add	r7, sp, #16
 801830e:	60b9      	str	r1, [r7, #8]
 8018310:	607b      	str	r3, [r7, #4]
 8018312:	4603      	mov	r3, r0
 8018314:	73fb      	strb	r3, [r7, #15]
 8018316:	4613      	mov	r3, r2
 8018318:	73bb      	strb	r3, [r7, #14]
    if( macMsg == 0 )
 801831a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801831c:	2b00      	cmp	r3, #0
 801831e:	d101      	bne.n	8018324 <LoRaMacCryptoUnsecureMessage+0x1c>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8018320:	230a      	movs	r3, #10
 8018322:	e084      	b.n	801842e <LoRaMacCryptoUnsecureMessage+0x126>
    }

    if( CheckFCntDown( fCntID, fCntDown ) == false )
 8018324:	7bbb      	ldrb	r3, [r7, #14]
 8018326:	6879      	ldr	r1, [r7, #4]
 8018328:	4618      	mov	r0, r3
 801832a:	f7ff fcc3 	bl	8017cb4 <CheckFCntDown>
 801832e:	4603      	mov	r3, r0
 8018330:	f083 0301 	eor.w	r3, r3, #1
 8018334:	b2db      	uxtb	r3, r3
 8018336:	2b00      	cmp	r3, #0
 8018338:	d001      	beq.n	801833e <LoRaMacCryptoUnsecureMessage+0x36>
    {
        return LORAMAC_CRYPTO_FAIL_FCNT_SMALLER;
 801833a:	2306      	movs	r3, #6
 801833c:	e077      	b.n	801842e <LoRaMacCryptoUnsecureMessage+0x126>
    }

    LoRaMacCryptoStatus_t retval = LORAMAC_CRYPTO_ERROR;
 801833e:	2313      	movs	r3, #19
 8018340:	757b      	strb	r3, [r7, #21]
    KeyIdentifier_t payloadDecryptionKeyID = APP_S_KEY;
 8018342:	2303      	movs	r3, #3
 8018344:	75fb      	strb	r3, [r7, #23]

#if ( USE_LRWAN_1_1_X_CRYPTO == 1 )
    KeyIdentifier_t micComputationKeyID = S_NWK_S_INT_KEY;
#else /* USE_LRWAN_1_1_X_CRYPTO == 0 */
    KeyIdentifier_t micComputationKeyID = NWK_S_KEY;
 8018346:	2302      	movs	r3, #2
 8018348:	753b      	strb	r3, [r7, #20]
#endif /* USE_LRWAN_1_1_X_CRYPTO */
    KeyAddr_t* curItem;

    // Parse the message
    if( LoRaMacParserData( macMsg ) != LORAMAC_PARSER_SUCCESS )
 801834a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 801834c:	f000 f997 	bl	801867e <LoRaMacParserData>
 8018350:	4603      	mov	r3, r0
 8018352:	2b00      	cmp	r3, #0
 8018354:	d001      	beq.n	801835a <LoRaMacCryptoUnsecureMessage+0x52>
    {
        return LORAMAC_CRYPTO_ERROR_PARSER;
 8018356:	2310      	movs	r3, #16
 8018358:	e069      	b.n	801842e <LoRaMacCryptoUnsecureMessage+0x126>
    }

    // Determine current security context
    retval = GetKeyAddrItem( addrID, &curItem );
 801835a:	f107 0210 	add.w	r2, r7, #16
 801835e:	7bfb      	ldrb	r3, [r7, #15]
 8018360:	4611      	mov	r1, r2
 8018362:	4618      	mov	r0, r3
 8018364:	f7ff fbdc 	bl	8017b20 <GetKeyAddrItem>
 8018368:	4603      	mov	r3, r0
 801836a:	757b      	strb	r3, [r7, #21]
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 801836c:	7d7b      	ldrb	r3, [r7, #21]
 801836e:	2b00      	cmp	r3, #0
 8018370:	d001      	beq.n	8018376 <LoRaMacCryptoUnsecureMessage+0x6e>
    {
        return retval;
 8018372:	7d7b      	ldrb	r3, [r7, #21]
 8018374:	e05b      	b.n	801842e <LoRaMacCryptoUnsecureMessage+0x126>
    }

    payloadDecryptionKeyID = curItem->AppSkey;
 8018376:	693b      	ldr	r3, [r7, #16]
 8018378:	785b      	ldrb	r3, [r3, #1]
 801837a:	75fb      	strb	r3, [r7, #23]
    micComputationKeyID = curItem->NwkSkey;
 801837c:	693b      	ldr	r3, [r7, #16]
 801837e:	789b      	ldrb	r3, [r3, #2]
 8018380:	753b      	strb	r3, [r7, #20]

    // Check if it is our address
    if( address != macMsg->FHDR.DevAddr )
 8018382:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018384:	689b      	ldr	r3, [r3, #8]
 8018386:	68ba      	ldr	r2, [r7, #8]
 8018388:	429a      	cmp	r2, r3
 801838a:	d001      	beq.n	8018390 <LoRaMacCryptoUnsecureMessage+0x88>
    {
        return LORAMAC_CRYPTO_FAIL_ADDRESS;
 801838c:	2302      	movs	r3, #2
 801838e:	e04e      	b.n	801842e <LoRaMacCryptoUnsecureMessage+0x126>
    }

    // Compute mic
    bool isAck = macMsg->FHDR.FCtrl.Bits.Ack;
 8018390:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018392:	7b1b      	ldrb	r3, [r3, #12]
 8018394:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8018398:	b2db      	uxtb	r3, r3
 801839a:	2b00      	cmp	r3, #0
 801839c:	bf14      	ite	ne
 801839e:	2301      	movne	r3, #1
 80183a0:	2300      	moveq	r3, #0
 80183a2:	75bb      	strb	r3, [r7, #22]
    if( CryptoCtx.NvmCtx->LrWanVersion.Fields.Minor == 0 )
 80183a4:	4b24      	ldr	r3, [pc, #144]	; (8018438 <LoRaMacCryptoUnsecureMessage+0x130>)
 80183a6:	681b      	ldr	r3, [r3, #0]
 80183a8:	789b      	ldrb	r3, [r3, #2]
 80183aa:	2b00      	cmp	r3, #0
 80183ac:	d101      	bne.n	80183b2 <LoRaMacCryptoUnsecureMessage+0xaa>
    {
        // In legacy mode the IsAck parameter is forced to be false since the ConfFCnt field is not used.
        isAck = false;
 80183ae:	2300      	movs	r3, #0
 80183b0:	75bb      	strb	r3, [r7, #22]
    }

    // Verify mic
    retval = VerifyCmacB0( macMsg->Buffer, ( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ), micComputationKeyID, isAck, DOWNLINK, address, fCntDown, macMsg->MIC );
 80183b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80183b4:	6818      	ldr	r0, [r3, #0]
 80183b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80183b8:	791b      	ldrb	r3, [r3, #4]
 80183ba:	b29b      	uxth	r3, r3
 80183bc:	3b04      	subs	r3, #4
 80183be:	b299      	uxth	r1, r3
 80183c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80183c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80183c4:	7dbc      	ldrb	r4, [r7, #22]
 80183c6:	7d3a      	ldrb	r2, [r7, #20]
 80183c8:	9303      	str	r3, [sp, #12]
 80183ca:	687b      	ldr	r3, [r7, #4]
 80183cc:	9302      	str	r3, [sp, #8]
 80183ce:	68bb      	ldr	r3, [r7, #8]
 80183d0:	9301      	str	r3, [sp, #4]
 80183d2:	2301      	movs	r3, #1
 80183d4:	9300      	str	r3, [sp, #0]
 80183d6:	4623      	mov	r3, r4
 80183d8:	f7ff fb3a 	bl	8017a50 <VerifyCmacB0>
 80183dc:	4603      	mov	r3, r0
 80183de:	757b      	strb	r3, [r7, #21]
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 80183e0:	7d7b      	ldrb	r3, [r7, #21]
 80183e2:	2b00      	cmp	r3, #0
 80183e4:	d001      	beq.n	80183ea <LoRaMacCryptoUnsecureMessage+0xe2>
    {
        return retval;
 80183e6:	7d7b      	ldrb	r3, [r7, #21]
 80183e8:	e021      	b.n	801842e <LoRaMacCryptoUnsecureMessage+0x126>
    }

    // Decrypt payload
    if( macMsg->FPort == 0 )
 80183ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80183ec:	f893 3020 	ldrb.w	r3, [r3, #32]
 80183f0:	2b00      	cmp	r3, #0
 80183f2:	d101      	bne.n	80183f8 <LoRaMacCryptoUnsecureMessage+0xf0>
    {
        // Use network session encryption key
#if ( USE_LRWAN_1_1_X_CRYPTO == 1 )
        payloadDecryptionKeyID = NWK_S_ENC_KEY;
#else /* USE_LRWAN_1_1_X_CRYPTO == 0 */
        payloadDecryptionKeyID = NWK_S_KEY;
 80183f4:	2302      	movs	r3, #2
 80183f6:	75fb      	strb	r3, [r7, #23]
#endif /* USE_LRWAN_1_1_X_CRYPTO */
    }
    retval = PayloadEncrypt( macMsg->FRMPayload, macMsg->FRMPayloadSize, payloadDecryptionKeyID, address, DOWNLINK, fCntDown );
 80183f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80183fa:	6a58      	ldr	r0, [r3, #36]	; 0x24
 80183fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80183fe:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8018402:	b219      	sxth	r1, r3
 8018404:	7dfa      	ldrb	r2, [r7, #23]
 8018406:	687b      	ldr	r3, [r7, #4]
 8018408:	9301      	str	r3, [sp, #4]
 801840a:	2301      	movs	r3, #1
 801840c:	9300      	str	r3, [sp, #0]
 801840e:	68bb      	ldr	r3, [r7, #8]
 8018410:	f7ff f9de 	bl	80177d0 <PayloadEncrypt>
 8018414:	4603      	mov	r3, r0
 8018416:	757b      	strb	r3, [r7, #21]
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 8018418:	7d7b      	ldrb	r3, [r7, #21]
 801841a:	2b00      	cmp	r3, #0
 801841c:	d001      	beq.n	8018422 <LoRaMacCryptoUnsecureMessage+0x11a>
    {
        return retval;
 801841e:	7d7b      	ldrb	r3, [r7, #21]
 8018420:	e005      	b.n	801842e <LoRaMacCryptoUnsecureMessage+0x126>
            }
        } 
    }
#endif

    UpdateFCntDown( fCntID, fCntDown );
 8018422:	7bbb      	ldrb	r3, [r7, #14]
 8018424:	6879      	ldr	r1, [r7, #4]
 8018426:	4618      	mov	r0, r3
 8018428:	f7ff fc68 	bl	8017cfc <UpdateFCntDown>

    return LORAMAC_CRYPTO_SUCCESS;
 801842c:	2300      	movs	r3, #0
}
 801842e:	4618      	mov	r0, r3
 8018430:	371c      	adds	r7, #28
 8018432:	46bd      	mov	sp, r7
 8018434:	bd90      	pop	{r4, r7, pc}
 8018436:	bf00      	nop
 8018438:	20001228 	.word	0x20001228

0801843c <LoRaMacCryptoDeriveMcRootKey>:

LoRaMacCryptoStatus_t LoRaMacCryptoDeriveMcRootKey( KeyIdentifier_t keyID )
{
 801843c:	b580      	push	{r7, lr}
 801843e:	b086      	sub	sp, #24
 8018440:	af00      	add	r7, sp, #0
 8018442:	4603      	mov	r3, r0
 8018444:	71fb      	strb	r3, [r7, #7]
    // Prevent other keys than AppKey
    if( keyID != APP_KEY )
 8018446:	79fb      	ldrb	r3, [r7, #7]
 8018448:	2b00      	cmp	r3, #0
 801844a:	d001      	beq.n	8018450 <LoRaMacCryptoDeriveMcRootKey+0x14>
    {
        return LORAMAC_CRYPTO_ERROR_INVALID_KEY_ID;
 801844c:	230b      	movs	r3, #11
 801844e:	e01d      	b.n	801848c <LoRaMacCryptoDeriveMcRootKey+0x50>
    }
    uint8_t compBase[16] = { 0 };
 8018450:	2300      	movs	r3, #0
 8018452:	60bb      	str	r3, [r7, #8]
 8018454:	f107 030c 	add.w	r3, r7, #12
 8018458:	2200      	movs	r2, #0
 801845a:	601a      	str	r2, [r3, #0]
 801845c:	605a      	str	r2, [r3, #4]
 801845e:	609a      	str	r2, [r3, #8]

    if( CryptoCtx.NvmCtx->LrWanVersion.Fields.Minor == 1 )
 8018460:	4b0c      	ldr	r3, [pc, #48]	; (8018494 <LoRaMacCryptoDeriveMcRootKey+0x58>)
 8018462:	681b      	ldr	r3, [r3, #0]
 8018464:	789b      	ldrb	r3, [r3, #2]
 8018466:	2b01      	cmp	r3, #1
 8018468:	d101      	bne.n	801846e <LoRaMacCryptoDeriveMcRootKey+0x32>
    {
        compBase[0] = 0x20;
 801846a:	2320      	movs	r3, #32
 801846c:	723b      	strb	r3, [r7, #8]
    }
    if( SecureElementDeriveAndStoreKey( CryptoCtx.NvmCtx->LrWanVersion, compBase, keyID, MC_ROOT_KEY ) != SECURE_ELEMENT_SUCCESS )
 801846e:	4b09      	ldr	r3, [pc, #36]	; (8018494 <LoRaMacCryptoDeriveMcRootKey+0x58>)
 8018470:	6818      	ldr	r0, [r3, #0]
 8018472:	79fa      	ldrb	r2, [r7, #7]
 8018474:	f107 0108 	add.w	r1, r7, #8
 8018478:	2304      	movs	r3, #4
 801847a:	6800      	ldr	r0, [r0, #0]
 801847c:	f7f8 fa7c 	bl	8010978 <SecureElementDeriveAndStoreKey>
 8018480:	4603      	mov	r3, r0
 8018482:	2b00      	cmp	r3, #0
 8018484:	d001      	beq.n	801848a <LoRaMacCryptoDeriveMcRootKey+0x4e>
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8018486:	230f      	movs	r3, #15
 8018488:	e000      	b.n	801848c <LoRaMacCryptoDeriveMcRootKey+0x50>
    }

    return LORAMAC_CRYPTO_SUCCESS;
 801848a:	2300      	movs	r3, #0
}
 801848c:	4618      	mov	r0, r3
 801848e:	3718      	adds	r7, #24
 8018490:	46bd      	mov	sp, r7
 8018492:	bd80      	pop	{r7, pc}
 8018494:	20001228 	.word	0x20001228

08018498 <LoRaMacCryptoDeriveMcKEKey>:

LoRaMacCryptoStatus_t LoRaMacCryptoDeriveMcKEKey( KeyIdentifier_t keyID )
{
 8018498:	b580      	push	{r7, lr}
 801849a:	b086      	sub	sp, #24
 801849c:	af00      	add	r7, sp, #0
 801849e:	4603      	mov	r3, r0
 80184a0:	71fb      	strb	r3, [r7, #7]
    // Prevent other keys than McRootKey
    if( keyID != MC_ROOT_KEY )
 80184a2:	79fb      	ldrb	r3, [r7, #7]
 80184a4:	2b04      	cmp	r3, #4
 80184a6:	d001      	beq.n	80184ac <LoRaMacCryptoDeriveMcKEKey+0x14>
    {
        return LORAMAC_CRYPTO_ERROR_INVALID_KEY_ID;
 80184a8:	230b      	movs	r3, #11
 80184aa:	e016      	b.n	80184da <LoRaMacCryptoDeriveMcKEKey+0x42>
    }
    uint8_t compBase[16] = { 0 };
 80184ac:	2300      	movs	r3, #0
 80184ae:	60bb      	str	r3, [r7, #8]
 80184b0:	f107 030c 	add.w	r3, r7, #12
 80184b4:	2200      	movs	r2, #0
 80184b6:	601a      	str	r2, [r3, #0]
 80184b8:	605a      	str	r2, [r3, #4]
 80184ba:	609a      	str	r2, [r3, #8]

    if( SecureElementDeriveAndStoreKey( CryptoCtx.NvmCtx->LrWanVersion, compBase, keyID, MC_KE_KEY ) != SECURE_ELEMENT_SUCCESS )
 80184bc:	4b09      	ldr	r3, [pc, #36]	; (80184e4 <LoRaMacCryptoDeriveMcKEKey+0x4c>)
 80184be:	6818      	ldr	r0, [r3, #0]
 80184c0:	79fa      	ldrb	r2, [r7, #7]
 80184c2:	f107 0108 	add.w	r1, r7, #8
 80184c6:	237f      	movs	r3, #127	; 0x7f
 80184c8:	6800      	ldr	r0, [r0, #0]
 80184ca:	f7f8 fa55 	bl	8010978 <SecureElementDeriveAndStoreKey>
 80184ce:	4603      	mov	r3, r0
 80184d0:	2b00      	cmp	r3, #0
 80184d2:	d001      	beq.n	80184d8 <LoRaMacCryptoDeriveMcKEKey+0x40>
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 80184d4:	230f      	movs	r3, #15
 80184d6:	e000      	b.n	80184da <LoRaMacCryptoDeriveMcKEKey+0x42>
    }

    return LORAMAC_CRYPTO_SUCCESS;
 80184d8:	2300      	movs	r3, #0
}
 80184da:	4618      	mov	r0, r3
 80184dc:	3718      	adds	r7, #24
 80184de:	46bd      	mov	sp, r7
 80184e0:	bd80      	pop	{r7, pc}
 80184e2:	bf00      	nop
 80184e4:	20001228 	.word	0x20001228

080184e8 <LoRaMacParserJoinAccept>:
 */
#include "LoRaMacParser.h"
#include "utilities.h"

LoRaMacParserStatus_t LoRaMacParserJoinAccept( LoRaMacMessageJoinAccept_t* macMsg )
{
 80184e8:	b580      	push	{r7, lr}
 80184ea:	b084      	sub	sp, #16
 80184ec:	af00      	add	r7, sp, #0
 80184ee:	6078      	str	r0, [r7, #4]
    if( ( macMsg == 0 ) || ( macMsg->Buffer == 0 ) )
 80184f0:	687b      	ldr	r3, [r7, #4]
 80184f2:	2b00      	cmp	r3, #0
 80184f4:	d003      	beq.n	80184fe <LoRaMacParserJoinAccept+0x16>
 80184f6:	687b      	ldr	r3, [r7, #4]
 80184f8:	681b      	ldr	r3, [r3, #0]
 80184fa:	2b00      	cmp	r3, #0
 80184fc:	d101      	bne.n	8018502 <LoRaMacParserJoinAccept+0x1a>
    {
        return LORAMAC_PARSER_ERROR_NPE;
 80184fe:	2302      	movs	r3, #2
 8018500:	e0b9      	b.n	8018676 <LoRaMacParserJoinAccept+0x18e>
    }

    uint16_t bufItr = 0;
 8018502:	2300      	movs	r3, #0
 8018504:	81fb      	strh	r3, [r7, #14]

    macMsg->MHDR.Value = macMsg->Buffer[bufItr++];
 8018506:	687b      	ldr	r3, [r7, #4]
 8018508:	681a      	ldr	r2, [r3, #0]
 801850a:	89fb      	ldrh	r3, [r7, #14]
 801850c:	1c59      	adds	r1, r3, #1
 801850e:	81f9      	strh	r1, [r7, #14]
 8018510:	4413      	add	r3, r2
 8018512:	781a      	ldrb	r2, [r3, #0]
 8018514:	687b      	ldr	r3, [r7, #4]
 8018516:	715a      	strb	r2, [r3, #5]

    memcpy1( macMsg->JoinNonce, &macMsg->Buffer[bufItr], 3 );
 8018518:	687b      	ldr	r3, [r7, #4]
 801851a:	1d98      	adds	r0, r3, #6
 801851c:	687b      	ldr	r3, [r7, #4]
 801851e:	681a      	ldr	r2, [r3, #0]
 8018520:	89fb      	ldrh	r3, [r7, #14]
 8018522:	4413      	add	r3, r2
 8018524:	2203      	movs	r2, #3
 8018526:	4619      	mov	r1, r3
 8018528:	f004 f861 	bl	801c5ee <memcpy1>
    bufItr = bufItr + 3;
 801852c:	89fb      	ldrh	r3, [r7, #14]
 801852e:	3303      	adds	r3, #3
 8018530:	81fb      	strh	r3, [r7, #14]

    memcpy1( macMsg->NetID, &macMsg->Buffer[bufItr], 3 );
 8018532:	687b      	ldr	r3, [r7, #4]
 8018534:	f103 0009 	add.w	r0, r3, #9
 8018538:	687b      	ldr	r3, [r7, #4]
 801853a:	681a      	ldr	r2, [r3, #0]
 801853c:	89fb      	ldrh	r3, [r7, #14]
 801853e:	4413      	add	r3, r2
 8018540:	2203      	movs	r2, #3
 8018542:	4619      	mov	r1, r3
 8018544:	f004 f853 	bl	801c5ee <memcpy1>
    bufItr = bufItr + 3;
 8018548:	89fb      	ldrh	r3, [r7, #14]
 801854a:	3303      	adds	r3, #3
 801854c:	81fb      	strh	r3, [r7, #14]

    macMsg->DevAddr = ( uint32_t ) macMsg->Buffer[bufItr++];
 801854e:	687b      	ldr	r3, [r7, #4]
 8018550:	681a      	ldr	r2, [r3, #0]
 8018552:	89fb      	ldrh	r3, [r7, #14]
 8018554:	1c59      	adds	r1, r3, #1
 8018556:	81f9      	strh	r1, [r7, #14]
 8018558:	4413      	add	r3, r2
 801855a:	781b      	ldrb	r3, [r3, #0]
 801855c:	461a      	mov	r2, r3
 801855e:	687b      	ldr	r3, [r7, #4]
 8018560:	60da      	str	r2, [r3, #12]
    macMsg->DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 8 );
 8018562:	687b      	ldr	r3, [r7, #4]
 8018564:	681a      	ldr	r2, [r3, #0]
 8018566:	89fb      	ldrh	r3, [r7, #14]
 8018568:	1c59      	adds	r1, r3, #1
 801856a:	81f9      	strh	r1, [r7, #14]
 801856c:	4413      	add	r3, r2
 801856e:	781b      	ldrb	r3, [r3, #0]
 8018570:	021a      	lsls	r2, r3, #8
 8018572:	687b      	ldr	r3, [r7, #4]
 8018574:	68db      	ldr	r3, [r3, #12]
 8018576:	431a      	orrs	r2, r3
 8018578:	687b      	ldr	r3, [r7, #4]
 801857a:	60da      	str	r2, [r3, #12]
    macMsg->DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 16 );
 801857c:	687b      	ldr	r3, [r7, #4]
 801857e:	681a      	ldr	r2, [r3, #0]
 8018580:	89fb      	ldrh	r3, [r7, #14]
 8018582:	1c59      	adds	r1, r3, #1
 8018584:	81f9      	strh	r1, [r7, #14]
 8018586:	4413      	add	r3, r2
 8018588:	781b      	ldrb	r3, [r3, #0]
 801858a:	041a      	lsls	r2, r3, #16
 801858c:	687b      	ldr	r3, [r7, #4]
 801858e:	68db      	ldr	r3, [r3, #12]
 8018590:	431a      	orrs	r2, r3
 8018592:	687b      	ldr	r3, [r7, #4]
 8018594:	60da      	str	r2, [r3, #12]
    macMsg->DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 24 );
 8018596:	687b      	ldr	r3, [r7, #4]
 8018598:	681a      	ldr	r2, [r3, #0]
 801859a:	89fb      	ldrh	r3, [r7, #14]
 801859c:	1c59      	adds	r1, r3, #1
 801859e:	81f9      	strh	r1, [r7, #14]
 80185a0:	4413      	add	r3, r2
 80185a2:	781b      	ldrb	r3, [r3, #0]
 80185a4:	061a      	lsls	r2, r3, #24
 80185a6:	687b      	ldr	r3, [r7, #4]
 80185a8:	68db      	ldr	r3, [r3, #12]
 80185aa:	431a      	orrs	r2, r3
 80185ac:	687b      	ldr	r3, [r7, #4]
 80185ae:	60da      	str	r2, [r3, #12]

    macMsg->DLSettings.Value = macMsg->Buffer[bufItr++];
 80185b0:	687b      	ldr	r3, [r7, #4]
 80185b2:	681a      	ldr	r2, [r3, #0]
 80185b4:	89fb      	ldrh	r3, [r7, #14]
 80185b6:	1c59      	adds	r1, r3, #1
 80185b8:	81f9      	strh	r1, [r7, #14]
 80185ba:	4413      	add	r3, r2
 80185bc:	781a      	ldrb	r2, [r3, #0]
 80185be:	687b      	ldr	r3, [r7, #4]
 80185c0:	741a      	strb	r2, [r3, #16]

    macMsg->RxDelay = macMsg->Buffer[bufItr++];
 80185c2:	687b      	ldr	r3, [r7, #4]
 80185c4:	681a      	ldr	r2, [r3, #0]
 80185c6:	89fb      	ldrh	r3, [r7, #14]
 80185c8:	1c59      	adds	r1, r3, #1
 80185ca:	81f9      	strh	r1, [r7, #14]
 80185cc:	4413      	add	r3, r2
 80185ce:	781a      	ldrb	r2, [r3, #0]
 80185d0:	687b      	ldr	r3, [r7, #4]
 80185d2:	745a      	strb	r2, [r3, #17]

    if( ( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE - bufItr ) == LORAMAC_CF_LIST_FIELD_SIZE )
 80185d4:	687b      	ldr	r3, [r7, #4]
 80185d6:	791b      	ldrb	r3, [r3, #4]
 80185d8:	1f1a      	subs	r2, r3, #4
 80185da:	89fb      	ldrh	r3, [r7, #14]
 80185dc:	1ad3      	subs	r3, r2, r3
 80185de:	2b10      	cmp	r3, #16
 80185e0:	d10e      	bne.n	8018600 <LoRaMacParserJoinAccept+0x118>
    {
        memcpy1( macMsg->CFList, &macMsg->Buffer[bufItr], LORAMAC_CF_LIST_FIELD_SIZE );
 80185e2:	687b      	ldr	r3, [r7, #4]
 80185e4:	f103 0012 	add.w	r0, r3, #18
 80185e8:	687b      	ldr	r3, [r7, #4]
 80185ea:	681a      	ldr	r2, [r3, #0]
 80185ec:	89fb      	ldrh	r3, [r7, #14]
 80185ee:	4413      	add	r3, r2
 80185f0:	2210      	movs	r2, #16
 80185f2:	4619      	mov	r1, r3
 80185f4:	f003 fffb 	bl	801c5ee <memcpy1>
        bufItr = bufItr + LORAMAC_CF_LIST_FIELD_SIZE;
 80185f8:	89fb      	ldrh	r3, [r7, #14]
 80185fa:	3310      	adds	r3, #16
 80185fc:	81fb      	strh	r3, [r7, #14]
 80185fe:	e008      	b.n	8018612 <LoRaMacParserJoinAccept+0x12a>
    }
    else if( ( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE - bufItr ) > 0 )
 8018600:	687b      	ldr	r3, [r7, #4]
 8018602:	791b      	ldrb	r3, [r3, #4]
 8018604:	1f1a      	subs	r2, r3, #4
 8018606:	89fb      	ldrh	r3, [r7, #14]
 8018608:	1ad3      	subs	r3, r2, r3
 801860a:	2b00      	cmp	r3, #0
 801860c:	dd01      	ble.n	8018612 <LoRaMacParserJoinAccept+0x12a>
    {
        return LORAMAC_PARSER_FAIL;
 801860e:	2301      	movs	r3, #1
 8018610:	e031      	b.n	8018676 <LoRaMacParserJoinAccept+0x18e>
    }

    macMsg->MIC = ( uint32_t ) macMsg->Buffer[bufItr++];
 8018612:	687b      	ldr	r3, [r7, #4]
 8018614:	681a      	ldr	r2, [r3, #0]
 8018616:	89fb      	ldrh	r3, [r7, #14]
 8018618:	1c59      	adds	r1, r3, #1
 801861a:	81f9      	strh	r1, [r7, #14]
 801861c:	4413      	add	r3, r2
 801861e:	781b      	ldrb	r3, [r3, #0]
 8018620:	461a      	mov	r2, r3
 8018622:	687b      	ldr	r3, [r7, #4]
 8018624:	625a      	str	r2, [r3, #36]	; 0x24
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 8 );
 8018626:	687b      	ldr	r3, [r7, #4]
 8018628:	681a      	ldr	r2, [r3, #0]
 801862a:	89fb      	ldrh	r3, [r7, #14]
 801862c:	1c59      	adds	r1, r3, #1
 801862e:	81f9      	strh	r1, [r7, #14]
 8018630:	4413      	add	r3, r2
 8018632:	781b      	ldrb	r3, [r3, #0]
 8018634:	021a      	lsls	r2, r3, #8
 8018636:	687b      	ldr	r3, [r7, #4]
 8018638:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801863a:	431a      	orrs	r2, r3
 801863c:	687b      	ldr	r3, [r7, #4]
 801863e:	625a      	str	r2, [r3, #36]	; 0x24
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 16 );
 8018640:	687b      	ldr	r3, [r7, #4]
 8018642:	681a      	ldr	r2, [r3, #0]
 8018644:	89fb      	ldrh	r3, [r7, #14]
 8018646:	1c59      	adds	r1, r3, #1
 8018648:	81f9      	strh	r1, [r7, #14]
 801864a:	4413      	add	r3, r2
 801864c:	781b      	ldrb	r3, [r3, #0]
 801864e:	041a      	lsls	r2, r3, #16
 8018650:	687b      	ldr	r3, [r7, #4]
 8018652:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8018654:	431a      	orrs	r2, r3
 8018656:	687b      	ldr	r3, [r7, #4]
 8018658:	625a      	str	r2, [r3, #36]	; 0x24
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 24 );
 801865a:	687b      	ldr	r3, [r7, #4]
 801865c:	681a      	ldr	r2, [r3, #0]
 801865e:	89fb      	ldrh	r3, [r7, #14]
 8018660:	1c59      	adds	r1, r3, #1
 8018662:	81f9      	strh	r1, [r7, #14]
 8018664:	4413      	add	r3, r2
 8018666:	781b      	ldrb	r3, [r3, #0]
 8018668:	061a      	lsls	r2, r3, #24
 801866a:	687b      	ldr	r3, [r7, #4]
 801866c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801866e:	431a      	orrs	r2, r3
 8018670:	687b      	ldr	r3, [r7, #4]
 8018672:	625a      	str	r2, [r3, #36]	; 0x24

    return LORAMAC_PARSER_SUCCESS;
 8018674:	2300      	movs	r3, #0
}
 8018676:	4618      	mov	r0, r3
 8018678:	3710      	adds	r7, #16
 801867a:	46bd      	mov	sp, r7
 801867c:	bd80      	pop	{r7, pc}

0801867e <LoRaMacParserData>:

LoRaMacParserStatus_t LoRaMacParserData( LoRaMacMessageData_t* macMsg )
{
 801867e:	b580      	push	{r7, lr}
 8018680:	b084      	sub	sp, #16
 8018682:	af00      	add	r7, sp, #0
 8018684:	6078      	str	r0, [r7, #4]
    if( ( macMsg == 0 ) || ( macMsg->Buffer == 0 ) )
 8018686:	687b      	ldr	r3, [r7, #4]
 8018688:	2b00      	cmp	r3, #0
 801868a:	d003      	beq.n	8018694 <LoRaMacParserData+0x16>
 801868c:	687b      	ldr	r3, [r7, #4]
 801868e:	681b      	ldr	r3, [r3, #0]
 8018690:	2b00      	cmp	r3, #0
 8018692:	d101      	bne.n	8018698 <LoRaMacParserData+0x1a>
    {
        return LORAMAC_PARSER_ERROR_NPE;
 8018694:	2302      	movs	r3, #2
 8018696:	e0e2      	b.n	801885e <LoRaMacParserData+0x1e0>
    }

    uint16_t bufItr = 0;
 8018698:	2300      	movs	r3, #0
 801869a:	81fb      	strh	r3, [r7, #14]

    macMsg->MHDR.Value = macMsg->Buffer[bufItr++];
 801869c:	687b      	ldr	r3, [r7, #4]
 801869e:	681a      	ldr	r2, [r3, #0]
 80186a0:	89fb      	ldrh	r3, [r7, #14]
 80186a2:	1c59      	adds	r1, r3, #1
 80186a4:	81f9      	strh	r1, [r7, #14]
 80186a6:	4413      	add	r3, r2
 80186a8:	781a      	ldrb	r2, [r3, #0]
 80186aa:	687b      	ldr	r3, [r7, #4]
 80186ac:	715a      	strb	r2, [r3, #5]

    macMsg->FHDR.DevAddr = macMsg->Buffer[bufItr++];
 80186ae:	687b      	ldr	r3, [r7, #4]
 80186b0:	681a      	ldr	r2, [r3, #0]
 80186b2:	89fb      	ldrh	r3, [r7, #14]
 80186b4:	1c59      	adds	r1, r3, #1
 80186b6:	81f9      	strh	r1, [r7, #14]
 80186b8:	4413      	add	r3, r2
 80186ba:	781b      	ldrb	r3, [r3, #0]
 80186bc:	461a      	mov	r2, r3
 80186be:	687b      	ldr	r3, [r7, #4]
 80186c0:	609a      	str	r2, [r3, #8]
    macMsg->FHDR.DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 8 );
 80186c2:	687b      	ldr	r3, [r7, #4]
 80186c4:	681a      	ldr	r2, [r3, #0]
 80186c6:	89fb      	ldrh	r3, [r7, #14]
 80186c8:	1c59      	adds	r1, r3, #1
 80186ca:	81f9      	strh	r1, [r7, #14]
 80186cc:	4413      	add	r3, r2
 80186ce:	781b      	ldrb	r3, [r3, #0]
 80186d0:	021a      	lsls	r2, r3, #8
 80186d2:	687b      	ldr	r3, [r7, #4]
 80186d4:	689b      	ldr	r3, [r3, #8]
 80186d6:	431a      	orrs	r2, r3
 80186d8:	687b      	ldr	r3, [r7, #4]
 80186da:	609a      	str	r2, [r3, #8]
    macMsg->FHDR.DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 16 );
 80186dc:	687b      	ldr	r3, [r7, #4]
 80186de:	681a      	ldr	r2, [r3, #0]
 80186e0:	89fb      	ldrh	r3, [r7, #14]
 80186e2:	1c59      	adds	r1, r3, #1
 80186e4:	81f9      	strh	r1, [r7, #14]
 80186e6:	4413      	add	r3, r2
 80186e8:	781b      	ldrb	r3, [r3, #0]
 80186ea:	041a      	lsls	r2, r3, #16
 80186ec:	687b      	ldr	r3, [r7, #4]
 80186ee:	689b      	ldr	r3, [r3, #8]
 80186f0:	431a      	orrs	r2, r3
 80186f2:	687b      	ldr	r3, [r7, #4]
 80186f4:	609a      	str	r2, [r3, #8]
    macMsg->FHDR.DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 24 );
 80186f6:	687b      	ldr	r3, [r7, #4]
 80186f8:	681a      	ldr	r2, [r3, #0]
 80186fa:	89fb      	ldrh	r3, [r7, #14]
 80186fc:	1c59      	adds	r1, r3, #1
 80186fe:	81f9      	strh	r1, [r7, #14]
 8018700:	4413      	add	r3, r2
 8018702:	781b      	ldrb	r3, [r3, #0]
 8018704:	061a      	lsls	r2, r3, #24
 8018706:	687b      	ldr	r3, [r7, #4]
 8018708:	689b      	ldr	r3, [r3, #8]
 801870a:	431a      	orrs	r2, r3
 801870c:	687b      	ldr	r3, [r7, #4]
 801870e:	609a      	str	r2, [r3, #8]

    macMsg->FHDR.FCtrl.Value = macMsg->Buffer[bufItr++];
 8018710:	687b      	ldr	r3, [r7, #4]
 8018712:	681a      	ldr	r2, [r3, #0]
 8018714:	89fb      	ldrh	r3, [r7, #14]
 8018716:	1c59      	adds	r1, r3, #1
 8018718:	81f9      	strh	r1, [r7, #14]
 801871a:	4413      	add	r3, r2
 801871c:	781a      	ldrb	r2, [r3, #0]
 801871e:	687b      	ldr	r3, [r7, #4]
 8018720:	731a      	strb	r2, [r3, #12]

    macMsg->FHDR.FCnt = macMsg->Buffer[bufItr++];
 8018722:	687b      	ldr	r3, [r7, #4]
 8018724:	681a      	ldr	r2, [r3, #0]
 8018726:	89fb      	ldrh	r3, [r7, #14]
 8018728:	1c59      	adds	r1, r3, #1
 801872a:	81f9      	strh	r1, [r7, #14]
 801872c:	4413      	add	r3, r2
 801872e:	781b      	ldrb	r3, [r3, #0]
 8018730:	b29a      	uxth	r2, r3
 8018732:	687b      	ldr	r3, [r7, #4]
 8018734:	81da      	strh	r2, [r3, #14]
    macMsg->FHDR.FCnt |= macMsg->Buffer[bufItr++] << 8;
 8018736:	687b      	ldr	r3, [r7, #4]
 8018738:	681a      	ldr	r2, [r3, #0]
 801873a:	89fb      	ldrh	r3, [r7, #14]
 801873c:	1c59      	adds	r1, r3, #1
 801873e:	81f9      	strh	r1, [r7, #14]
 8018740:	4413      	add	r3, r2
 8018742:	781b      	ldrb	r3, [r3, #0]
 8018744:	0219      	lsls	r1, r3, #8
 8018746:	687b      	ldr	r3, [r7, #4]
 8018748:	89db      	ldrh	r3, [r3, #14]
 801874a:	b21a      	sxth	r2, r3
 801874c:	b20b      	sxth	r3, r1
 801874e:	4313      	orrs	r3, r2
 8018750:	b21b      	sxth	r3, r3
 8018752:	b29a      	uxth	r2, r3
 8018754:	687b      	ldr	r3, [r7, #4]
 8018756:	81da      	strh	r2, [r3, #14]

    if( macMsg->FHDR.FCtrl.Bits.FOptsLen <= 15 )
    {
        memcpy1( macMsg->FHDR.FOpts, &macMsg->Buffer[bufItr], macMsg->FHDR.FCtrl.Bits.FOptsLen );
 8018758:	687b      	ldr	r3, [r7, #4]
 801875a:	f103 0010 	add.w	r0, r3, #16
 801875e:	687b      	ldr	r3, [r7, #4]
 8018760:	681a      	ldr	r2, [r3, #0]
 8018762:	89fb      	ldrh	r3, [r7, #14]
 8018764:	18d1      	adds	r1, r2, r3
 8018766:	687b      	ldr	r3, [r7, #4]
 8018768:	7b1b      	ldrb	r3, [r3, #12]
 801876a:	f3c3 0303 	ubfx	r3, r3, #0, #4
 801876e:	b2db      	uxtb	r3, r3
 8018770:	b29b      	uxth	r3, r3
 8018772:	461a      	mov	r2, r3
 8018774:	f003 ff3b 	bl	801c5ee <memcpy1>
        bufItr = bufItr + macMsg->FHDR.FCtrl.Bits.FOptsLen;
 8018778:	687b      	ldr	r3, [r7, #4]
 801877a:	7b1b      	ldrb	r3, [r3, #12]
 801877c:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8018780:	b2db      	uxtb	r3, r3
 8018782:	b29a      	uxth	r2, r3
 8018784:	89fb      	ldrh	r3, [r7, #14]
 8018786:	4413      	add	r3, r2
 8018788:	81fb      	strh	r3, [r7, #14]
    {
        return LORAMAC_PARSER_FAIL;
    }

    // Initialize anyway with zero.
    macMsg->FPort = 0;
 801878a:	687b      	ldr	r3, [r7, #4]
 801878c:	2200      	movs	r2, #0
 801878e:	f883 2020 	strb.w	r2, [r3, #32]
    macMsg->FRMPayloadSize = 0;
 8018792:	687b      	ldr	r3, [r7, #4]
 8018794:	2200      	movs	r2, #0
 8018796:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

    if( ( macMsg->BufSize - bufItr - LORAMAC_MIC_FIELD_SIZE ) > 0 )
 801879a:	687b      	ldr	r3, [r7, #4]
 801879c:	791b      	ldrb	r3, [r3, #4]
 801879e:	461a      	mov	r2, r3
 80187a0:	89fb      	ldrh	r3, [r7, #14]
 80187a2:	1ad3      	subs	r3, r2, r3
 80187a4:	2b04      	cmp	r3, #4
 80187a6:	dd28      	ble.n	80187fa <LoRaMacParserData+0x17c>
    {
        macMsg->FPort = macMsg->Buffer[bufItr++];
 80187a8:	687b      	ldr	r3, [r7, #4]
 80187aa:	681a      	ldr	r2, [r3, #0]
 80187ac:	89fb      	ldrh	r3, [r7, #14]
 80187ae:	1c59      	adds	r1, r3, #1
 80187b0:	81f9      	strh	r1, [r7, #14]
 80187b2:	4413      	add	r3, r2
 80187b4:	781a      	ldrb	r2, [r3, #0]
 80187b6:	687b      	ldr	r3, [r7, #4]
 80187b8:	f883 2020 	strb.w	r2, [r3, #32]

        macMsg->FRMPayloadSize = ( macMsg->BufSize - bufItr - LORAMAC_MIC_FIELD_SIZE );
 80187bc:	687b      	ldr	r3, [r7, #4]
 80187be:	791a      	ldrb	r2, [r3, #4]
 80187c0:	89fb      	ldrh	r3, [r7, #14]
 80187c2:	b2db      	uxtb	r3, r3
 80187c4:	1ad3      	subs	r3, r2, r3
 80187c6:	b2db      	uxtb	r3, r3
 80187c8:	3b04      	subs	r3, #4
 80187ca:	b2da      	uxtb	r2, r3
 80187cc:	687b      	ldr	r3, [r7, #4]
 80187ce:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
        memcpy1( macMsg->FRMPayload, &macMsg->Buffer[bufItr], macMsg->FRMPayloadSize );
 80187d2:	687b      	ldr	r3, [r7, #4]
 80187d4:	6a58      	ldr	r0, [r3, #36]	; 0x24
 80187d6:	687b      	ldr	r3, [r7, #4]
 80187d8:	681a      	ldr	r2, [r3, #0]
 80187da:	89fb      	ldrh	r3, [r7, #14]
 80187dc:	18d1      	adds	r1, r2, r3
 80187de:	687b      	ldr	r3, [r7, #4]
 80187e0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80187e4:	b29b      	uxth	r3, r3
 80187e6:	461a      	mov	r2, r3
 80187e8:	f003 ff01 	bl	801c5ee <memcpy1>
        bufItr = bufItr + macMsg->FRMPayloadSize;
 80187ec:	687b      	ldr	r3, [r7, #4]
 80187ee:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80187f2:	b29a      	uxth	r2, r3
 80187f4:	89fb      	ldrh	r3, [r7, #14]
 80187f6:	4413      	add	r3, r2
 80187f8:	81fb      	strh	r3, [r7, #14]
    }

    macMsg->MIC = ( uint32_t ) macMsg->Buffer[( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE )];
 80187fa:	687b      	ldr	r3, [r7, #4]
 80187fc:	681a      	ldr	r2, [r3, #0]
 80187fe:	687b      	ldr	r3, [r7, #4]
 8018800:	791b      	ldrb	r3, [r3, #4]
 8018802:	3b04      	subs	r3, #4
 8018804:	4413      	add	r3, r2
 8018806:	781b      	ldrb	r3, [r3, #0]
 8018808:	461a      	mov	r2, r3
 801880a:	687b      	ldr	r3, [r7, #4]
 801880c:	62da      	str	r2, [r3, #44]	; 0x2c
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ) + 1] << 8 );
 801880e:	687b      	ldr	r3, [r7, #4]
 8018810:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8018812:	687b      	ldr	r3, [r7, #4]
 8018814:	6819      	ldr	r1, [r3, #0]
 8018816:	687b      	ldr	r3, [r7, #4]
 8018818:	791b      	ldrb	r3, [r3, #4]
 801881a:	3b03      	subs	r3, #3
 801881c:	440b      	add	r3, r1
 801881e:	781b      	ldrb	r3, [r3, #0]
 8018820:	021b      	lsls	r3, r3, #8
 8018822:	431a      	orrs	r2, r3
 8018824:	687b      	ldr	r3, [r7, #4]
 8018826:	62da      	str	r2, [r3, #44]	; 0x2c
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ) + 2] << 16 );
 8018828:	687b      	ldr	r3, [r7, #4]
 801882a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801882c:	687b      	ldr	r3, [r7, #4]
 801882e:	6819      	ldr	r1, [r3, #0]
 8018830:	687b      	ldr	r3, [r7, #4]
 8018832:	791b      	ldrb	r3, [r3, #4]
 8018834:	3b02      	subs	r3, #2
 8018836:	440b      	add	r3, r1
 8018838:	781b      	ldrb	r3, [r3, #0]
 801883a:	041b      	lsls	r3, r3, #16
 801883c:	431a      	orrs	r2, r3
 801883e:	687b      	ldr	r3, [r7, #4]
 8018840:	62da      	str	r2, [r3, #44]	; 0x2c
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ) + 3] << 24 );
 8018842:	687b      	ldr	r3, [r7, #4]
 8018844:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8018846:	687b      	ldr	r3, [r7, #4]
 8018848:	6819      	ldr	r1, [r3, #0]
 801884a:	687b      	ldr	r3, [r7, #4]
 801884c:	791b      	ldrb	r3, [r3, #4]
 801884e:	3b01      	subs	r3, #1
 8018850:	440b      	add	r3, r1
 8018852:	781b      	ldrb	r3, [r3, #0]
 8018854:	061b      	lsls	r3, r3, #24
 8018856:	431a      	orrs	r2, r3
 8018858:	687b      	ldr	r3, [r7, #4]
 801885a:	62da      	str	r2, [r3, #44]	; 0x2c

    return LORAMAC_PARSER_SUCCESS;
 801885c:	2300      	movs	r3, #0
}
 801885e:	4618      	mov	r0, r3
 8018860:	3710      	adds	r7, #16
 8018862:	46bd      	mov	sp, r7
 8018864:	bd80      	pop	{r7, pc}

08018866 <LoRaMacSerializerJoinRequest>:
 */
#include "LoRaMacSerializer.h"
#include "utilities.h"

LoRaMacSerializerStatus_t LoRaMacSerializerJoinRequest( LoRaMacMessageJoinRequest_t* macMsg )
{
 8018866:	b580      	push	{r7, lr}
 8018868:	b084      	sub	sp, #16
 801886a:	af00      	add	r7, sp, #0
 801886c:	6078      	str	r0, [r7, #4]
    if( ( macMsg == 0 ) || ( macMsg->Buffer == 0 ) )
 801886e:	687b      	ldr	r3, [r7, #4]
 8018870:	2b00      	cmp	r3, #0
 8018872:	d003      	beq.n	801887c <LoRaMacSerializerJoinRequest+0x16>
 8018874:	687b      	ldr	r3, [r7, #4]
 8018876:	681b      	ldr	r3, [r3, #0]
 8018878:	2b00      	cmp	r3, #0
 801887a:	d101      	bne.n	8018880 <LoRaMacSerializerJoinRequest+0x1a>
    {
        return LORAMAC_SERIALIZER_ERROR_NPE;
 801887c:	2301      	movs	r3, #1
 801887e:	e070      	b.n	8018962 <LoRaMacSerializerJoinRequest+0xfc>
    }

    uint16_t bufItr = 0;
 8018880:	2300      	movs	r3, #0
 8018882:	81fb      	strh	r3, [r7, #14]

    // Check macMsg->BufSize
    if( macMsg->BufSize < LORAMAC_JOIN_REQ_MSG_SIZE )
 8018884:	687b      	ldr	r3, [r7, #4]
 8018886:	791b      	ldrb	r3, [r3, #4]
 8018888:	2b16      	cmp	r3, #22
 801888a:	d801      	bhi.n	8018890 <LoRaMacSerializerJoinRequest+0x2a>
    {
        return LORAMAC_SERIALIZER_ERROR_BUF_SIZE;
 801888c:	2302      	movs	r3, #2
 801888e:	e068      	b.n	8018962 <LoRaMacSerializerJoinRequest+0xfc>
    }

    macMsg->Buffer[bufItr++] = macMsg->MHDR.Value;
 8018890:	687b      	ldr	r3, [r7, #4]
 8018892:	681a      	ldr	r2, [r3, #0]
 8018894:	89fb      	ldrh	r3, [r7, #14]
 8018896:	1c59      	adds	r1, r3, #1
 8018898:	81f9      	strh	r1, [r7, #14]
 801889a:	4413      	add	r3, r2
 801889c:	687a      	ldr	r2, [r7, #4]
 801889e:	7952      	ldrb	r2, [r2, #5]
 80188a0:	701a      	strb	r2, [r3, #0]

    memcpyr( &macMsg->Buffer[bufItr], macMsg->JoinEUI, LORAMAC_JOIN_EUI_FIELD_SIZE );
 80188a2:	687b      	ldr	r3, [r7, #4]
 80188a4:	681a      	ldr	r2, [r3, #0]
 80188a6:	89fb      	ldrh	r3, [r7, #14]
 80188a8:	18d0      	adds	r0, r2, r3
 80188aa:	687b      	ldr	r3, [r7, #4]
 80188ac:	3306      	adds	r3, #6
 80188ae:	2208      	movs	r2, #8
 80188b0:	4619      	mov	r1, r3
 80188b2:	f003 feb7 	bl	801c624 <memcpyr>
    bufItr += LORAMAC_JOIN_EUI_FIELD_SIZE;
 80188b6:	89fb      	ldrh	r3, [r7, #14]
 80188b8:	3308      	adds	r3, #8
 80188ba:	81fb      	strh	r3, [r7, #14]

    memcpyr( &macMsg->Buffer[bufItr], macMsg->DevEUI, LORAMAC_DEV_EUI_FIELD_SIZE );
 80188bc:	687b      	ldr	r3, [r7, #4]
 80188be:	681a      	ldr	r2, [r3, #0]
 80188c0:	89fb      	ldrh	r3, [r7, #14]
 80188c2:	18d0      	adds	r0, r2, r3
 80188c4:	687b      	ldr	r3, [r7, #4]
 80188c6:	330e      	adds	r3, #14
 80188c8:	2208      	movs	r2, #8
 80188ca:	4619      	mov	r1, r3
 80188cc:	f003 feaa 	bl	801c624 <memcpyr>
    bufItr += LORAMAC_DEV_EUI_FIELD_SIZE;
 80188d0:	89fb      	ldrh	r3, [r7, #14]
 80188d2:	3308      	adds	r3, #8
 80188d4:	81fb      	strh	r3, [r7, #14]

    macMsg->Buffer[bufItr++] = macMsg->DevNonce & 0xFF;
 80188d6:	687b      	ldr	r3, [r7, #4]
 80188d8:	8ad9      	ldrh	r1, [r3, #22]
 80188da:	687b      	ldr	r3, [r7, #4]
 80188dc:	681a      	ldr	r2, [r3, #0]
 80188de:	89fb      	ldrh	r3, [r7, #14]
 80188e0:	1c58      	adds	r0, r3, #1
 80188e2:	81f8      	strh	r0, [r7, #14]
 80188e4:	4413      	add	r3, r2
 80188e6:	b2ca      	uxtb	r2, r1
 80188e8:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->DevNonce >> 8 ) & 0xFF;
 80188ea:	687b      	ldr	r3, [r7, #4]
 80188ec:	8adb      	ldrh	r3, [r3, #22]
 80188ee:	0a1b      	lsrs	r3, r3, #8
 80188f0:	b299      	uxth	r1, r3
 80188f2:	687b      	ldr	r3, [r7, #4]
 80188f4:	681a      	ldr	r2, [r3, #0]
 80188f6:	89fb      	ldrh	r3, [r7, #14]
 80188f8:	1c58      	adds	r0, r3, #1
 80188fa:	81f8      	strh	r0, [r7, #14]
 80188fc:	4413      	add	r3, r2
 80188fe:	b2ca      	uxtb	r2, r1
 8018900:	701a      	strb	r2, [r3, #0]

    macMsg->Buffer[bufItr++] = macMsg->MIC & 0xFF;
 8018902:	687b      	ldr	r3, [r7, #4]
 8018904:	6999      	ldr	r1, [r3, #24]
 8018906:	687b      	ldr	r3, [r7, #4]
 8018908:	681a      	ldr	r2, [r3, #0]
 801890a:	89fb      	ldrh	r3, [r7, #14]
 801890c:	1c58      	adds	r0, r3, #1
 801890e:	81f8      	strh	r0, [r7, #14]
 8018910:	4413      	add	r3, r2
 8018912:	b2ca      	uxtb	r2, r1
 8018914:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 8 ) & 0xFF;
 8018916:	687b      	ldr	r3, [r7, #4]
 8018918:	699b      	ldr	r3, [r3, #24]
 801891a:	0a19      	lsrs	r1, r3, #8
 801891c:	687b      	ldr	r3, [r7, #4]
 801891e:	681a      	ldr	r2, [r3, #0]
 8018920:	89fb      	ldrh	r3, [r7, #14]
 8018922:	1c58      	adds	r0, r3, #1
 8018924:	81f8      	strh	r0, [r7, #14]
 8018926:	4413      	add	r3, r2
 8018928:	b2ca      	uxtb	r2, r1
 801892a:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 16 ) & 0xFF;
 801892c:	687b      	ldr	r3, [r7, #4]
 801892e:	699b      	ldr	r3, [r3, #24]
 8018930:	0c19      	lsrs	r1, r3, #16
 8018932:	687b      	ldr	r3, [r7, #4]
 8018934:	681a      	ldr	r2, [r3, #0]
 8018936:	89fb      	ldrh	r3, [r7, #14]
 8018938:	1c58      	adds	r0, r3, #1
 801893a:	81f8      	strh	r0, [r7, #14]
 801893c:	4413      	add	r3, r2
 801893e:	b2ca      	uxtb	r2, r1
 8018940:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 24 ) & 0xFF;
 8018942:	687b      	ldr	r3, [r7, #4]
 8018944:	699b      	ldr	r3, [r3, #24]
 8018946:	0e19      	lsrs	r1, r3, #24
 8018948:	687b      	ldr	r3, [r7, #4]
 801894a:	681a      	ldr	r2, [r3, #0]
 801894c:	89fb      	ldrh	r3, [r7, #14]
 801894e:	1c58      	adds	r0, r3, #1
 8018950:	81f8      	strh	r0, [r7, #14]
 8018952:	4413      	add	r3, r2
 8018954:	b2ca      	uxtb	r2, r1
 8018956:	701a      	strb	r2, [r3, #0]

    macMsg->BufSize = bufItr;
 8018958:	89fb      	ldrh	r3, [r7, #14]
 801895a:	b2da      	uxtb	r2, r3
 801895c:	687b      	ldr	r3, [r7, #4]
 801895e:	711a      	strb	r2, [r3, #4]

    return LORAMAC_SERIALIZER_SUCCESS;
 8018960:	2300      	movs	r3, #0
}
 8018962:	4618      	mov	r0, r3
 8018964:	3710      	adds	r7, #16
 8018966:	46bd      	mov	sp, r7
 8018968:	bd80      	pop	{r7, pc}

0801896a <LoRaMacSerializerData>:

    return LORAMAC_SERIALIZER_SUCCESS;
}

LoRaMacSerializerStatus_t LoRaMacSerializerData( LoRaMacMessageData_t* macMsg )
{
 801896a:	b580      	push	{r7, lr}
 801896c:	b084      	sub	sp, #16
 801896e:	af00      	add	r7, sp, #0
 8018970:	6078      	str	r0, [r7, #4]
    if( ( macMsg == 0 ) || ( macMsg->Buffer == 0 ) )
 8018972:	687b      	ldr	r3, [r7, #4]
 8018974:	2b00      	cmp	r3, #0
 8018976:	d003      	beq.n	8018980 <LoRaMacSerializerData+0x16>
 8018978:	687b      	ldr	r3, [r7, #4]
 801897a:	681b      	ldr	r3, [r3, #0]
 801897c:	2b00      	cmp	r3, #0
 801897e:	d101      	bne.n	8018984 <LoRaMacSerializerData+0x1a>
    {
        return LORAMAC_SERIALIZER_ERROR_NPE;
 8018980:	2301      	movs	r3, #1
 8018982:	e0e5      	b.n	8018b50 <LoRaMacSerializerData+0x1e6>
    }

    uint16_t bufItr = 0;
 8018984:	2300      	movs	r3, #0
 8018986:	81fb      	strh	r3, [r7, #14]

    // Check macMsg->BufSize
    uint16_t computedBufSize =   LORAMAC_MHDR_FIELD_SIZE
 8018988:	2308      	movs	r3, #8
 801898a:	81bb      	strh	r3, [r7, #12]
                               + LORAMAC_FHDR_DEV_ADDR_FIELD_SIZE
                               + LORAMAC_FHDR_F_CTRL_FIELD_SIZE
                               + LORAMAC_FHDR_F_CNT_FIELD_SIZE;

    computedBufSize += macMsg->FHDR.FCtrl.Bits.FOptsLen;
 801898c:	687b      	ldr	r3, [r7, #4]
 801898e:	7b1b      	ldrb	r3, [r3, #12]
 8018990:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8018994:	b2db      	uxtb	r3, r3
 8018996:	b29a      	uxth	r2, r3
 8018998:	89bb      	ldrh	r3, [r7, #12]
 801899a:	4413      	add	r3, r2
 801899c:	81bb      	strh	r3, [r7, #12]

    if( macMsg->FRMPayloadSize > 0 )
 801899e:	687b      	ldr	r3, [r7, #4]
 80189a0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80189a4:	2b00      	cmp	r3, #0
 80189a6:	d002      	beq.n	80189ae <LoRaMacSerializerData+0x44>
    {
        computedBufSize += LORAMAC_F_PORT_FIELD_SIZE;
 80189a8:	89bb      	ldrh	r3, [r7, #12]
 80189aa:	3301      	adds	r3, #1
 80189ac:	81bb      	strh	r3, [r7, #12]
    }

    computedBufSize += macMsg->FRMPayloadSize;
 80189ae:	687b      	ldr	r3, [r7, #4]
 80189b0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80189b4:	b29a      	uxth	r2, r3
 80189b6:	89bb      	ldrh	r3, [r7, #12]
 80189b8:	4413      	add	r3, r2
 80189ba:	81bb      	strh	r3, [r7, #12]
    computedBufSize += LORAMAC_MIC_FIELD_SIZE;
 80189bc:	89bb      	ldrh	r3, [r7, #12]
 80189be:	3304      	adds	r3, #4
 80189c0:	81bb      	strh	r3, [r7, #12]

    if( macMsg->BufSize < computedBufSize )
 80189c2:	687b      	ldr	r3, [r7, #4]
 80189c4:	791b      	ldrb	r3, [r3, #4]
 80189c6:	b29b      	uxth	r3, r3
 80189c8:	89ba      	ldrh	r2, [r7, #12]
 80189ca:	429a      	cmp	r2, r3
 80189cc:	d901      	bls.n	80189d2 <LoRaMacSerializerData+0x68>
    {
        return LORAMAC_SERIALIZER_ERROR_BUF_SIZE;
 80189ce:	2302      	movs	r3, #2
 80189d0:	e0be      	b.n	8018b50 <LoRaMacSerializerData+0x1e6>
    }

    macMsg->Buffer[bufItr++] = macMsg->MHDR.Value;
 80189d2:	687b      	ldr	r3, [r7, #4]
 80189d4:	681a      	ldr	r2, [r3, #0]
 80189d6:	89fb      	ldrh	r3, [r7, #14]
 80189d8:	1c59      	adds	r1, r3, #1
 80189da:	81f9      	strh	r1, [r7, #14]
 80189dc:	4413      	add	r3, r2
 80189de:	687a      	ldr	r2, [r7, #4]
 80189e0:	7952      	ldrb	r2, [r2, #5]
 80189e2:	701a      	strb	r2, [r3, #0]

    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.DevAddr ) & 0xFF;
 80189e4:	687b      	ldr	r3, [r7, #4]
 80189e6:	6899      	ldr	r1, [r3, #8]
 80189e8:	687b      	ldr	r3, [r7, #4]
 80189ea:	681a      	ldr	r2, [r3, #0]
 80189ec:	89fb      	ldrh	r3, [r7, #14]
 80189ee:	1c58      	adds	r0, r3, #1
 80189f0:	81f8      	strh	r0, [r7, #14]
 80189f2:	4413      	add	r3, r2
 80189f4:	b2ca      	uxtb	r2, r1
 80189f6:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.DevAddr >> 8 ) & 0xFF;
 80189f8:	687b      	ldr	r3, [r7, #4]
 80189fa:	689b      	ldr	r3, [r3, #8]
 80189fc:	0a19      	lsrs	r1, r3, #8
 80189fe:	687b      	ldr	r3, [r7, #4]
 8018a00:	681a      	ldr	r2, [r3, #0]
 8018a02:	89fb      	ldrh	r3, [r7, #14]
 8018a04:	1c58      	adds	r0, r3, #1
 8018a06:	81f8      	strh	r0, [r7, #14]
 8018a08:	4413      	add	r3, r2
 8018a0a:	b2ca      	uxtb	r2, r1
 8018a0c:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.DevAddr >> 16 ) & 0xFF;
 8018a0e:	687b      	ldr	r3, [r7, #4]
 8018a10:	689b      	ldr	r3, [r3, #8]
 8018a12:	0c19      	lsrs	r1, r3, #16
 8018a14:	687b      	ldr	r3, [r7, #4]
 8018a16:	681a      	ldr	r2, [r3, #0]
 8018a18:	89fb      	ldrh	r3, [r7, #14]
 8018a1a:	1c58      	adds	r0, r3, #1
 8018a1c:	81f8      	strh	r0, [r7, #14]
 8018a1e:	4413      	add	r3, r2
 8018a20:	b2ca      	uxtb	r2, r1
 8018a22:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.DevAddr >> 24 ) & 0xFF;
 8018a24:	687b      	ldr	r3, [r7, #4]
 8018a26:	689b      	ldr	r3, [r3, #8]
 8018a28:	0e19      	lsrs	r1, r3, #24
 8018a2a:	687b      	ldr	r3, [r7, #4]
 8018a2c:	681a      	ldr	r2, [r3, #0]
 8018a2e:	89fb      	ldrh	r3, [r7, #14]
 8018a30:	1c58      	adds	r0, r3, #1
 8018a32:	81f8      	strh	r0, [r7, #14]
 8018a34:	4413      	add	r3, r2
 8018a36:	b2ca      	uxtb	r2, r1
 8018a38:	701a      	strb	r2, [r3, #0]

    macMsg->Buffer[bufItr++] = macMsg->FHDR.FCtrl.Value;
 8018a3a:	687b      	ldr	r3, [r7, #4]
 8018a3c:	681a      	ldr	r2, [r3, #0]
 8018a3e:	89fb      	ldrh	r3, [r7, #14]
 8018a40:	1c59      	adds	r1, r3, #1
 8018a42:	81f9      	strh	r1, [r7, #14]
 8018a44:	4413      	add	r3, r2
 8018a46:	687a      	ldr	r2, [r7, #4]
 8018a48:	7b12      	ldrb	r2, [r2, #12]
 8018a4a:	701a      	strb	r2, [r3, #0]

    macMsg->Buffer[bufItr++] = macMsg->FHDR.FCnt & 0xFF;
 8018a4c:	687b      	ldr	r3, [r7, #4]
 8018a4e:	89d9      	ldrh	r1, [r3, #14]
 8018a50:	687b      	ldr	r3, [r7, #4]
 8018a52:	681a      	ldr	r2, [r3, #0]
 8018a54:	89fb      	ldrh	r3, [r7, #14]
 8018a56:	1c58      	adds	r0, r3, #1
 8018a58:	81f8      	strh	r0, [r7, #14]
 8018a5a:	4413      	add	r3, r2
 8018a5c:	b2ca      	uxtb	r2, r1
 8018a5e:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.FCnt >> 8 ) & 0xFF;
 8018a60:	687b      	ldr	r3, [r7, #4]
 8018a62:	89db      	ldrh	r3, [r3, #14]
 8018a64:	0a1b      	lsrs	r3, r3, #8
 8018a66:	b299      	uxth	r1, r3
 8018a68:	687b      	ldr	r3, [r7, #4]
 8018a6a:	681a      	ldr	r2, [r3, #0]
 8018a6c:	89fb      	ldrh	r3, [r7, #14]
 8018a6e:	1c58      	adds	r0, r3, #1
 8018a70:	81f8      	strh	r0, [r7, #14]
 8018a72:	4413      	add	r3, r2
 8018a74:	b2ca      	uxtb	r2, r1
 8018a76:	701a      	strb	r2, [r3, #0]

    memcpy1( &macMsg->Buffer[bufItr], macMsg->FHDR.FOpts, macMsg->FHDR.FCtrl.Bits.FOptsLen );
 8018a78:	687b      	ldr	r3, [r7, #4]
 8018a7a:	681a      	ldr	r2, [r3, #0]
 8018a7c:	89fb      	ldrh	r3, [r7, #14]
 8018a7e:	18d0      	adds	r0, r2, r3
 8018a80:	687b      	ldr	r3, [r7, #4]
 8018a82:	f103 0110 	add.w	r1, r3, #16
 8018a86:	687b      	ldr	r3, [r7, #4]
 8018a88:	7b1b      	ldrb	r3, [r3, #12]
 8018a8a:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8018a8e:	b2db      	uxtb	r3, r3
 8018a90:	b29b      	uxth	r3, r3
 8018a92:	461a      	mov	r2, r3
 8018a94:	f003 fdab 	bl	801c5ee <memcpy1>
    bufItr = bufItr + macMsg->FHDR.FCtrl.Bits.FOptsLen;
 8018a98:	687b      	ldr	r3, [r7, #4]
 8018a9a:	7b1b      	ldrb	r3, [r3, #12]
 8018a9c:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8018aa0:	b2db      	uxtb	r3, r3
 8018aa2:	b29a      	uxth	r2, r3
 8018aa4:	89fb      	ldrh	r3, [r7, #14]
 8018aa6:	4413      	add	r3, r2
 8018aa8:	81fb      	strh	r3, [r7, #14]

    if( macMsg->FRMPayloadSize > 0 )
 8018aaa:	687b      	ldr	r3, [r7, #4]
 8018aac:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8018ab0:	2b00      	cmp	r3, #0
 8018ab2:	d009      	beq.n	8018ac8 <LoRaMacSerializerData+0x15e>
    {
        macMsg->Buffer[bufItr++] = macMsg->FPort;
 8018ab4:	687b      	ldr	r3, [r7, #4]
 8018ab6:	681a      	ldr	r2, [r3, #0]
 8018ab8:	89fb      	ldrh	r3, [r7, #14]
 8018aba:	1c59      	adds	r1, r3, #1
 8018abc:	81f9      	strh	r1, [r7, #14]
 8018abe:	4413      	add	r3, r2
 8018ac0:	687a      	ldr	r2, [r7, #4]
 8018ac2:	f892 2020 	ldrb.w	r2, [r2, #32]
 8018ac6:	701a      	strb	r2, [r3, #0]
    }

    memcpy1( &macMsg->Buffer[bufItr], macMsg->FRMPayload, macMsg->FRMPayloadSize );
 8018ac8:	687b      	ldr	r3, [r7, #4]
 8018aca:	681a      	ldr	r2, [r3, #0]
 8018acc:	89fb      	ldrh	r3, [r7, #14]
 8018ace:	18d0      	adds	r0, r2, r3
 8018ad0:	687b      	ldr	r3, [r7, #4]
 8018ad2:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8018ad4:	687b      	ldr	r3, [r7, #4]
 8018ad6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8018ada:	b29b      	uxth	r3, r3
 8018adc:	461a      	mov	r2, r3
 8018ade:	f003 fd86 	bl	801c5ee <memcpy1>
    bufItr = bufItr + macMsg->FRMPayloadSize;
 8018ae2:	687b      	ldr	r3, [r7, #4]
 8018ae4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8018ae8:	b29a      	uxth	r2, r3
 8018aea:	89fb      	ldrh	r3, [r7, #14]
 8018aec:	4413      	add	r3, r2
 8018aee:	81fb      	strh	r3, [r7, #14]

    macMsg->Buffer[bufItr++] = macMsg->MIC & 0xFF;
 8018af0:	687b      	ldr	r3, [r7, #4]
 8018af2:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8018af4:	687b      	ldr	r3, [r7, #4]
 8018af6:	681a      	ldr	r2, [r3, #0]
 8018af8:	89fb      	ldrh	r3, [r7, #14]
 8018afa:	1c58      	adds	r0, r3, #1
 8018afc:	81f8      	strh	r0, [r7, #14]
 8018afe:	4413      	add	r3, r2
 8018b00:	b2ca      	uxtb	r2, r1
 8018b02:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 8 ) & 0xFF;
 8018b04:	687b      	ldr	r3, [r7, #4]
 8018b06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8018b08:	0a19      	lsrs	r1, r3, #8
 8018b0a:	687b      	ldr	r3, [r7, #4]
 8018b0c:	681a      	ldr	r2, [r3, #0]
 8018b0e:	89fb      	ldrh	r3, [r7, #14]
 8018b10:	1c58      	adds	r0, r3, #1
 8018b12:	81f8      	strh	r0, [r7, #14]
 8018b14:	4413      	add	r3, r2
 8018b16:	b2ca      	uxtb	r2, r1
 8018b18:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 16 ) & 0xFF;
 8018b1a:	687b      	ldr	r3, [r7, #4]
 8018b1c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8018b1e:	0c19      	lsrs	r1, r3, #16
 8018b20:	687b      	ldr	r3, [r7, #4]
 8018b22:	681a      	ldr	r2, [r3, #0]
 8018b24:	89fb      	ldrh	r3, [r7, #14]
 8018b26:	1c58      	adds	r0, r3, #1
 8018b28:	81f8      	strh	r0, [r7, #14]
 8018b2a:	4413      	add	r3, r2
 8018b2c:	b2ca      	uxtb	r2, r1
 8018b2e:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 24 ) & 0xFF;
 8018b30:	687b      	ldr	r3, [r7, #4]
 8018b32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8018b34:	0e19      	lsrs	r1, r3, #24
 8018b36:	687b      	ldr	r3, [r7, #4]
 8018b38:	681a      	ldr	r2, [r3, #0]
 8018b3a:	89fb      	ldrh	r3, [r7, #14]
 8018b3c:	1c58      	adds	r0, r3, #1
 8018b3e:	81f8      	strh	r0, [r7, #14]
 8018b40:	4413      	add	r3, r2
 8018b42:	b2ca      	uxtb	r2, r1
 8018b44:	701a      	strb	r2, [r3, #0]

    macMsg->BufSize = bufItr;
 8018b46:	89fb      	ldrh	r3, [r7, #14]
 8018b48:	b2da      	uxtb	r2, r3
 8018b4a:	687b      	ldr	r3, [r7, #4]
 8018b4c:	711a      	strb	r2, [r3, #4]

    return LORAMAC_SERIALIZER_SUCCESS;
 8018b4e:	2300      	movs	r3, #0
}
 8018b50:	4618      	mov	r0, r3
 8018b52:	3710      	adds	r7, #16
 8018b54:	46bd      	mov	sp, r7
 8018b56:	bd80      	pop	{r7, pc}

08018b58 <RegionIsActive>:
#define RU864_APPLY_DR_OFFSET( )
#define RU864_RX_BEACON_SETUP( )
#endif

bool RegionIsActive( LoRaMacRegion_t region )
{
 8018b58:	b480      	push	{r7}
 8018b5a:	b083      	sub	sp, #12
 8018b5c:	af00      	add	r7, sp, #0
 8018b5e:	4603      	mov	r3, r0
 8018b60:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8018b62:	79fb      	ldrb	r3, [r7, #7]
 8018b64:	2b05      	cmp	r3, #5
 8018b66:	d002      	beq.n	8018b6e <RegionIsActive+0x16>
 8018b68:	2b08      	cmp	r3, #8
 8018b6a:	d002      	beq.n	8018b72 <RegionIsActive+0x1a>
 8018b6c:	e003      	b.n	8018b76 <RegionIsActive+0x1e>
        AS923_IS_ACTIVE( );
        AU915_IS_ACTIVE( );
        CN470_IS_ACTIVE( );
        CN779_IS_ACTIVE( );
        EU433_IS_ACTIVE( );
        EU868_IS_ACTIVE( );
 8018b6e:	2301      	movs	r3, #1
 8018b70:	e002      	b.n	8018b78 <RegionIsActive+0x20>
        KR920_IS_ACTIVE( );
        IN865_IS_ACTIVE( );
        US915_IS_ACTIVE( );
 8018b72:	2301      	movs	r3, #1
 8018b74:	e000      	b.n	8018b78 <RegionIsActive+0x20>
        RU864_IS_ACTIVE( );
        default:
        {
            return false;
 8018b76:	2300      	movs	r3, #0
        }
    }
}
 8018b78:	4618      	mov	r0, r3
 8018b7a:	370c      	adds	r7, #12
 8018b7c:	46bd      	mov	sp, r7
 8018b7e:	bc80      	pop	{r7}
 8018b80:	4770      	bx	lr

08018b82 <RegionGetPhyParam>:

PhyParam_t RegionGetPhyParam( LoRaMacRegion_t region, GetPhyParams_t* getPhy )
{
 8018b82:	b580      	push	{r7, lr}
 8018b84:	b084      	sub	sp, #16
 8018b86:	af00      	add	r7, sp, #0
 8018b88:	4603      	mov	r3, r0
 8018b8a:	6039      	str	r1, [r7, #0]
 8018b8c:	71fb      	strb	r3, [r7, #7]
    PhyParam_t phyParam = { 0 };
 8018b8e:	2300      	movs	r3, #0
 8018b90:	60bb      	str	r3, [r7, #8]
    switch( region )
 8018b92:	79fb      	ldrb	r3, [r7, #7]
 8018b94:	2b05      	cmp	r3, #5
 8018b96:	d002      	beq.n	8018b9e <RegionGetPhyParam+0x1c>
 8018b98:	2b08      	cmp	r3, #8
 8018b9a:	d006      	beq.n	8018baa <RegionGetPhyParam+0x28>
 8018b9c:	e00b      	b.n	8018bb6 <RegionGetPhyParam+0x34>
        AS923_GET_PHY_PARAM( );
        AU915_GET_PHY_PARAM( );
        CN470_GET_PHY_PARAM( );
        CN779_GET_PHY_PARAM( );
        EU433_GET_PHY_PARAM( );
        EU868_GET_PHY_PARAM( );
 8018b9e:	6838      	ldr	r0, [r7, #0]
 8018ba0:	f001 f916 	bl	8019dd0 <RegionEU868GetPhyParam>
 8018ba4:	4603      	mov	r3, r0
 8018ba6:	60fb      	str	r3, [r7, #12]
 8018ba8:	e007      	b.n	8018bba <RegionGetPhyParam+0x38>
        KR920_GET_PHY_PARAM( );
        IN865_GET_PHY_PARAM( );
        US915_GET_PHY_PARAM( );
 8018baa:	6838      	ldr	r0, [r7, #0]
 8018bac:	f002 fb80 	bl	801b2b0 <RegionUS915GetPhyParam>
 8018bb0:	4603      	mov	r3, r0
 8018bb2:	60fb      	str	r3, [r7, #12]
 8018bb4:	e001      	b.n	8018bba <RegionGetPhyParam+0x38>
        RU864_GET_PHY_PARAM( );
        default:
        {
            return phyParam;
 8018bb6:	68bb      	ldr	r3, [r7, #8]
 8018bb8:	60fb      	str	r3, [r7, #12]
 8018bba:	2300      	movs	r3, #0
 8018bbc:	68fb      	ldr	r3, [r7, #12]
        }
    }
}
 8018bbe:	4618      	mov	r0, r3
 8018bc0:	3710      	adds	r7, #16
 8018bc2:	46bd      	mov	sp, r7
 8018bc4:	bd80      	pop	{r7, pc}

08018bc6 <RegionSetBandTxDone>:

void RegionSetBandTxDone( LoRaMacRegion_t region, SetBandTxDoneParams_t* txDone )
{
 8018bc6:	b580      	push	{r7, lr}
 8018bc8:	b082      	sub	sp, #8
 8018bca:	af00      	add	r7, sp, #0
 8018bcc:	4603      	mov	r3, r0
 8018bce:	6039      	str	r1, [r7, #0]
 8018bd0:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8018bd2:	79fb      	ldrb	r3, [r7, #7]
 8018bd4:	2b05      	cmp	r3, #5
 8018bd6:	d002      	beq.n	8018bde <RegionSetBandTxDone+0x18>
 8018bd8:	2b08      	cmp	r3, #8
 8018bda:	d004      	beq.n	8018be6 <RegionSetBandTxDone+0x20>
        IN865_SET_BAND_TX_DONE( );
        US915_SET_BAND_TX_DONE( );
        RU864_SET_BAND_TX_DONE( );
        default:
        {
            return;
 8018bdc:	e007      	b.n	8018bee <RegionSetBandTxDone+0x28>
        EU868_SET_BAND_TX_DONE( );
 8018bde:	6838      	ldr	r0, [r7, #0]
 8018be0:	f001 fa2a 	bl	801a038 <RegionEU868SetBandTxDone>
 8018be4:	e003      	b.n	8018bee <RegionSetBandTxDone+0x28>
        US915_SET_BAND_TX_DONE( );
 8018be6:	6838      	ldr	r0, [r7, #0]
 8018be8:	f002 fcb0 	bl	801b54c <RegionUS915SetBandTxDone>
 8018bec:	bf00      	nop
        }
    }
}
 8018bee:	3708      	adds	r7, #8
 8018bf0:	46bd      	mov	sp, r7
 8018bf2:	bd80      	pop	{r7, pc}

08018bf4 <RegionInitDefaults>:

void RegionInitDefaults( LoRaMacRegion_t region, InitDefaultsParams_t* params )
{
 8018bf4:	b580      	push	{r7, lr}
 8018bf6:	b082      	sub	sp, #8
 8018bf8:	af00      	add	r7, sp, #0
 8018bfa:	4603      	mov	r3, r0
 8018bfc:	6039      	str	r1, [r7, #0]
 8018bfe:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8018c00:	79fb      	ldrb	r3, [r7, #7]
 8018c02:	2b05      	cmp	r3, #5
 8018c04:	d002      	beq.n	8018c0c <RegionInitDefaults+0x18>
 8018c06:	2b08      	cmp	r3, #8
 8018c08:	d004      	beq.n	8018c14 <RegionInitDefaults+0x20>
        IN865_INIT_DEFAULTS( );
        US915_INIT_DEFAULTS( );
        RU864_INIT_DEFAULTS( );
        default:
        {
            break;
 8018c0a:	e007      	b.n	8018c1c <RegionInitDefaults+0x28>
        EU868_INIT_DEFAULTS( );
 8018c0c:	6838      	ldr	r0, [r7, #0]
 8018c0e:	f001 fa3b 	bl	801a088 <RegionEU868InitDefaults>
 8018c12:	e003      	b.n	8018c1c <RegionInitDefaults+0x28>
        US915_INIT_DEFAULTS( );
 8018c14:	6838      	ldr	r0, [r7, #0]
 8018c16:	f002 fcc3 	bl	801b5a0 <RegionUS915InitDefaults>
 8018c1a:	bf00      	nop
        }
    }
}
 8018c1c:	bf00      	nop
 8018c1e:	3708      	adds	r7, #8
 8018c20:	46bd      	mov	sp, r7
 8018c22:	bd80      	pop	{r7, pc}

08018c24 <RegionGetNvmCtx>:

void* RegionGetNvmCtx( LoRaMacRegion_t region, GetNvmCtxParams_t* params )
{
 8018c24:	b580      	push	{r7, lr}
 8018c26:	b082      	sub	sp, #8
 8018c28:	af00      	add	r7, sp, #0
 8018c2a:	4603      	mov	r3, r0
 8018c2c:	6039      	str	r1, [r7, #0]
 8018c2e:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8018c30:	79fb      	ldrb	r3, [r7, #7]
 8018c32:	2b05      	cmp	r3, #5
 8018c34:	d002      	beq.n	8018c3c <RegionGetNvmCtx+0x18>
 8018c36:	2b08      	cmp	r3, #8
 8018c38:	d005      	beq.n	8018c46 <RegionGetNvmCtx+0x22>
 8018c3a:	e009      	b.n	8018c50 <RegionGetNvmCtx+0x2c>
        AS923_GET_NVM_CTX( );
        AU915_GET_NVM_CTX( );
        CN470_GET_NVM_CTX( );
        CN779_GET_NVM_CTX( );
        EU433_GET_NVM_CTX( );
        EU868_GET_NVM_CTX( );
 8018c3c:	6838      	ldr	r0, [r7, #0]
 8018c3e:	f001 fab1 	bl	801a1a4 <RegionEU868GetNvmCtx>
 8018c42:	4603      	mov	r3, r0
 8018c44:	e005      	b.n	8018c52 <RegionGetNvmCtx+0x2e>
        KR920_GET_NVM_CTX( );
        IN865_GET_NVM_CTX( );
        US915_GET_NVM_CTX( );
 8018c46:	6838      	ldr	r0, [r7, #0]
 8018c48:	f002 fda6 	bl	801b798 <RegionUS915GetNvmCtx>
 8018c4c:	4603      	mov	r3, r0
 8018c4e:	e000      	b.n	8018c52 <RegionGetNvmCtx+0x2e>
        RU864_GET_NVM_CTX( );
        default:
        {
           return 0;
 8018c50:	2300      	movs	r3, #0
        }
    }
}
 8018c52:	4618      	mov	r0, r3
 8018c54:	3708      	adds	r7, #8
 8018c56:	46bd      	mov	sp, r7
 8018c58:	bd80      	pop	{r7, pc}

08018c5a <RegionVerify>:

bool RegionVerify( LoRaMacRegion_t region, VerifyParams_t* verify, PhyAttribute_t phyAttribute )
{
 8018c5a:	b580      	push	{r7, lr}
 8018c5c:	b082      	sub	sp, #8
 8018c5e:	af00      	add	r7, sp, #0
 8018c60:	4603      	mov	r3, r0
 8018c62:	6039      	str	r1, [r7, #0]
 8018c64:	71fb      	strb	r3, [r7, #7]
 8018c66:	4613      	mov	r3, r2
 8018c68:	71bb      	strb	r3, [r7, #6]
    switch( region )
 8018c6a:	79fb      	ldrb	r3, [r7, #7]
 8018c6c:	2b05      	cmp	r3, #5
 8018c6e:	d002      	beq.n	8018c76 <RegionVerify+0x1c>
 8018c70:	2b08      	cmp	r3, #8
 8018c72:	d007      	beq.n	8018c84 <RegionVerify+0x2a>
 8018c74:	e00d      	b.n	8018c92 <RegionVerify+0x38>
        AS923_VERIFY( );
        AU915_VERIFY( );
        CN470_VERIFY( );
        CN779_VERIFY( );
        EU433_VERIFY( );
        EU868_VERIFY( );
 8018c76:	79bb      	ldrb	r3, [r7, #6]
 8018c78:	4619      	mov	r1, r3
 8018c7a:	6838      	ldr	r0, [r7, #0]
 8018c7c:	f001 faa2 	bl	801a1c4 <RegionEU868Verify>
 8018c80:	4603      	mov	r3, r0
 8018c82:	e007      	b.n	8018c94 <RegionVerify+0x3a>
        KR920_VERIFY( );
        IN865_VERIFY( );
        US915_VERIFY( );
 8018c84:	79bb      	ldrb	r3, [r7, #6]
 8018c86:	4619      	mov	r1, r3
 8018c88:	6838      	ldr	r0, [r7, #0]
 8018c8a:	f002 fd95 	bl	801b7b8 <RegionUS915Verify>
 8018c8e:	4603      	mov	r3, r0
 8018c90:	e000      	b.n	8018c94 <RegionVerify+0x3a>
        RU864_VERIFY( );
        default:
        {
            return false;
 8018c92:	2300      	movs	r3, #0
        }
    }
}
 8018c94:	4618      	mov	r0, r3
 8018c96:	3708      	adds	r7, #8
 8018c98:	46bd      	mov	sp, r7
 8018c9a:	bd80      	pop	{r7, pc}

08018c9c <RegionApplyCFList>:

void RegionApplyCFList( LoRaMacRegion_t region, ApplyCFListParams_t* applyCFList )
{
 8018c9c:	b580      	push	{r7, lr}
 8018c9e:	b082      	sub	sp, #8
 8018ca0:	af00      	add	r7, sp, #0
 8018ca2:	4603      	mov	r3, r0
 8018ca4:	6039      	str	r1, [r7, #0]
 8018ca6:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8018ca8:	79fb      	ldrb	r3, [r7, #7]
 8018caa:	2b05      	cmp	r3, #5
 8018cac:	d002      	beq.n	8018cb4 <RegionApplyCFList+0x18>
 8018cae:	2b08      	cmp	r3, #8
 8018cb0:	d004      	beq.n	8018cbc <RegionApplyCFList+0x20>
        IN865_APPLY_CF_LIST( );
        US915_APPLY_CF_LIST( );
        RU864_APPLY_CF_LIST( );
        default:
        {
            break;
 8018cb2:	e007      	b.n	8018cc4 <RegionApplyCFList+0x28>
        EU868_APPLY_CF_LIST( );
 8018cb4:	6838      	ldr	r0, [r7, #0]
 8018cb6:	f001 fb01 	bl	801a2bc <RegionEU868ApplyCFList>
 8018cba:	e003      	b.n	8018cc4 <RegionApplyCFList+0x28>
        US915_APPLY_CF_LIST( );
 8018cbc:	6838      	ldr	r0, [r7, #0]
 8018cbe:	f002 fdf1 	bl	801b8a4 <RegionUS915ApplyCFList>
 8018cc2:	bf00      	nop
        }
    }
}
 8018cc4:	bf00      	nop
 8018cc6:	3708      	adds	r7, #8
 8018cc8:	46bd      	mov	sp, r7
 8018cca:	bd80      	pop	{r7, pc}

08018ccc <RegionChanMaskSet>:

bool RegionChanMaskSet( LoRaMacRegion_t region, ChanMaskSetParams_t* chanMaskSet )
{
 8018ccc:	b580      	push	{r7, lr}
 8018cce:	b082      	sub	sp, #8
 8018cd0:	af00      	add	r7, sp, #0
 8018cd2:	4603      	mov	r3, r0
 8018cd4:	6039      	str	r1, [r7, #0]
 8018cd6:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8018cd8:	79fb      	ldrb	r3, [r7, #7]
 8018cda:	2b05      	cmp	r3, #5
 8018cdc:	d002      	beq.n	8018ce4 <RegionChanMaskSet+0x18>
 8018cde:	2b08      	cmp	r3, #8
 8018ce0:	d005      	beq.n	8018cee <RegionChanMaskSet+0x22>
 8018ce2:	e009      	b.n	8018cf8 <RegionChanMaskSet+0x2c>
        AS923_CHAN_MASK_SET( );
        AU915_CHAN_MASK_SET( );
        CN470_CHAN_MASK_SET( );
        CN779_CHAN_MASK_SET( );
        EU433_CHAN_MASK_SET( );
        EU868_CHAN_MASK_SET( );
 8018ce4:	6838      	ldr	r0, [r7, #0]
 8018ce6:	f001 fb5d 	bl	801a3a4 <RegionEU868ChanMaskSet>
 8018cea:	4603      	mov	r3, r0
 8018cec:	e005      	b.n	8018cfa <RegionChanMaskSet+0x2e>
        KR920_CHAN_MASK_SET( );
        IN865_CHAN_MASK_SET( );
        US915_CHAN_MASK_SET( );
 8018cee:	6838      	ldr	r0, [r7, #0]
 8018cf0:	f002 fe50 	bl	801b994 <RegionUS915ChanMaskSet>
 8018cf4:	4603      	mov	r3, r0
 8018cf6:	e000      	b.n	8018cfa <RegionChanMaskSet+0x2e>
        RU864_CHAN_MASK_SET( );
        default:
        {
            return false;
 8018cf8:	2300      	movs	r3, #0
        }
    }
}
 8018cfa:	4618      	mov	r0, r3
 8018cfc:	3708      	adds	r7, #8
 8018cfe:	46bd      	mov	sp, r7
 8018d00:	bd80      	pop	{r7, pc}

08018d02 <RegionComputeRxWindowParameters>:

void RegionComputeRxWindowParameters( LoRaMacRegion_t region, int8_t datarate, uint8_t minRxSymbols, uint32_t rxError, RxConfigParams_t *rxConfigParams )
{
 8018d02:	b580      	push	{r7, lr}
 8018d04:	b082      	sub	sp, #8
 8018d06:	af00      	add	r7, sp, #0
 8018d08:	603b      	str	r3, [r7, #0]
 8018d0a:	4603      	mov	r3, r0
 8018d0c:	71fb      	strb	r3, [r7, #7]
 8018d0e:	460b      	mov	r3, r1
 8018d10:	71bb      	strb	r3, [r7, #6]
 8018d12:	4613      	mov	r3, r2
 8018d14:	717b      	strb	r3, [r7, #5]
    switch( region )
 8018d16:	79fb      	ldrb	r3, [r7, #7]
 8018d18:	2b05      	cmp	r3, #5
 8018d1a:	d002      	beq.n	8018d22 <RegionComputeRxWindowParameters+0x20>
 8018d1c:	2b08      	cmp	r3, #8
 8018d1e:	d008      	beq.n	8018d32 <RegionComputeRxWindowParameters+0x30>
        IN865_COMPUTE_RX_WINDOW_PARAMETERS( );
        US915_COMPUTE_RX_WINDOW_PARAMETERS( );
        RU864_COMPUTE_RX_WINDOW_PARAMETERS( );
        default:
        {
            break;
 8018d20:	e00f      	b.n	8018d42 <RegionComputeRxWindowParameters+0x40>
        EU868_COMPUTE_RX_WINDOW_PARAMETERS( );
 8018d22:	7979      	ldrb	r1, [r7, #5]
 8018d24:	f997 0006 	ldrsb.w	r0, [r7, #6]
 8018d28:	693b      	ldr	r3, [r7, #16]
 8018d2a:	683a      	ldr	r2, [r7, #0]
 8018d2c:	f001 fb60 	bl	801a3f0 <RegionEU868ComputeRxWindowParameters>
 8018d30:	e007      	b.n	8018d42 <RegionComputeRxWindowParameters+0x40>
        US915_COMPUTE_RX_WINDOW_PARAMETERS( );
 8018d32:	7979      	ldrb	r1, [r7, #5]
 8018d34:	f997 0006 	ldrsb.w	r0, [r7, #6]
 8018d38:	693b      	ldr	r3, [r7, #16]
 8018d3a:	683a      	ldr	r2, [r7, #0]
 8018d3c:	f002 fe8e 	bl	801ba5c <RegionUS915ComputeRxWindowParameters>
 8018d40:	bf00      	nop
        }
    }
}
 8018d42:	bf00      	nop
 8018d44:	3708      	adds	r7, #8
 8018d46:	46bd      	mov	sp, r7
 8018d48:	bd80      	pop	{r7, pc}

08018d4a <RegionRxConfig>:

bool RegionRxConfig( LoRaMacRegion_t region, RxConfigParams_t* rxConfig, int8_t* datarate )
{
 8018d4a:	b580      	push	{r7, lr}
 8018d4c:	b084      	sub	sp, #16
 8018d4e:	af00      	add	r7, sp, #0
 8018d50:	4603      	mov	r3, r0
 8018d52:	60b9      	str	r1, [r7, #8]
 8018d54:	607a      	str	r2, [r7, #4]
 8018d56:	73fb      	strb	r3, [r7, #15]
    switch( region )
 8018d58:	7bfb      	ldrb	r3, [r7, #15]
 8018d5a:	2b05      	cmp	r3, #5
 8018d5c:	d002      	beq.n	8018d64 <RegionRxConfig+0x1a>
 8018d5e:	2b08      	cmp	r3, #8
 8018d60:	d006      	beq.n	8018d70 <RegionRxConfig+0x26>
 8018d62:	e00b      	b.n	8018d7c <RegionRxConfig+0x32>
        AS923_RX_CONFIG( );
        AU915_RX_CONFIG( );
        CN470_RX_CONFIG( );
        CN779_RX_CONFIG( );
        EU433_RX_CONFIG( );
        EU868_RX_CONFIG( );
 8018d64:	6879      	ldr	r1, [r7, #4]
 8018d66:	68b8      	ldr	r0, [r7, #8]
 8018d68:	f001 fb9a 	bl	801a4a0 <RegionEU868RxConfig>
 8018d6c:	4603      	mov	r3, r0
 8018d6e:	e006      	b.n	8018d7e <RegionRxConfig+0x34>
        KR920_RX_CONFIG( );
        IN865_RX_CONFIG( );
        US915_RX_CONFIG( );
 8018d70:	6879      	ldr	r1, [r7, #4]
 8018d72:	68b8      	ldr	r0, [r7, #8]
 8018d74:	f002 feba 	bl	801baec <RegionUS915RxConfig>
 8018d78:	4603      	mov	r3, r0
 8018d7a:	e000      	b.n	8018d7e <RegionRxConfig+0x34>
        RU864_RX_CONFIG( );
        default:
        {
            return false;
 8018d7c:	2300      	movs	r3, #0
        }
    }
}
 8018d7e:	4618      	mov	r0, r3
 8018d80:	3710      	adds	r7, #16
 8018d82:	46bd      	mov	sp, r7
 8018d84:	bd80      	pop	{r7, pc}

08018d86 <RegionTxConfig>:

bool RegionTxConfig( LoRaMacRegion_t region, TxConfigParams_t* txConfig, int8_t* txPower, TimerTime_t* txTimeOnAir )
{
 8018d86:	b580      	push	{r7, lr}
 8018d88:	b084      	sub	sp, #16
 8018d8a:	af00      	add	r7, sp, #0
 8018d8c:	60b9      	str	r1, [r7, #8]
 8018d8e:	607a      	str	r2, [r7, #4]
 8018d90:	603b      	str	r3, [r7, #0]
 8018d92:	4603      	mov	r3, r0
 8018d94:	73fb      	strb	r3, [r7, #15]
    switch( region )
 8018d96:	7bfb      	ldrb	r3, [r7, #15]
 8018d98:	2b05      	cmp	r3, #5
 8018d9a:	d002      	beq.n	8018da2 <RegionTxConfig+0x1c>
 8018d9c:	2b08      	cmp	r3, #8
 8018d9e:	d007      	beq.n	8018db0 <RegionTxConfig+0x2a>
 8018da0:	e00d      	b.n	8018dbe <RegionTxConfig+0x38>
        AS923_TX_CONFIG( );
        AU915_TX_CONFIG( );
        CN470_TX_CONFIG( );
        CN779_TX_CONFIG( );
        EU433_TX_CONFIG( );
        EU868_TX_CONFIG( );
 8018da2:	683a      	ldr	r2, [r7, #0]
 8018da4:	6879      	ldr	r1, [r7, #4]
 8018da6:	68b8      	ldr	r0, [r7, #8]
 8018da8:	f001 fc48 	bl	801a63c <RegionEU868TxConfig>
 8018dac:	4603      	mov	r3, r0
 8018dae:	e007      	b.n	8018dc0 <RegionTxConfig+0x3a>
        KR920_TX_CONFIG( );
        IN865_TX_CONFIG( );
        US915_TX_CONFIG( );
 8018db0:	683a      	ldr	r2, [r7, #0]
 8018db2:	6879      	ldr	r1, [r7, #4]
 8018db4:	68b8      	ldr	r0, [r7, #8]
 8018db6:	f002 ff1d 	bl	801bbf4 <RegionUS915TxConfig>
 8018dba:	4603      	mov	r3, r0
 8018dbc:	e000      	b.n	8018dc0 <RegionTxConfig+0x3a>
        RU864_TX_CONFIG( );
        default:
        {
            return false;
 8018dbe:	2300      	movs	r3, #0
        }
    }
}
 8018dc0:	4618      	mov	r0, r3
 8018dc2:	3710      	adds	r7, #16
 8018dc4:	46bd      	mov	sp, r7
 8018dc6:	bd80      	pop	{r7, pc}

08018dc8 <RegionLinkAdrReq>:

uint8_t RegionLinkAdrReq( LoRaMacRegion_t region, LinkAdrReqParams_t* linkAdrReq, int8_t* drOut, int8_t* txPowOut, uint8_t* nbRepOut, uint8_t* nbBytesParsed )
{
 8018dc8:	b580      	push	{r7, lr}
 8018dca:	b086      	sub	sp, #24
 8018dcc:	af02      	add	r7, sp, #8
 8018dce:	60b9      	str	r1, [r7, #8]
 8018dd0:	607a      	str	r2, [r7, #4]
 8018dd2:	603b      	str	r3, [r7, #0]
 8018dd4:	4603      	mov	r3, r0
 8018dd6:	73fb      	strb	r3, [r7, #15]
    switch( region )
 8018dd8:	7bfb      	ldrb	r3, [r7, #15]
 8018dda:	2b05      	cmp	r3, #5
 8018ddc:	d002      	beq.n	8018de4 <RegionLinkAdrReq+0x1c>
 8018dde:	2b08      	cmp	r3, #8
 8018de0:	d00a      	beq.n	8018df8 <RegionLinkAdrReq+0x30>
 8018de2:	e013      	b.n	8018e0c <RegionLinkAdrReq+0x44>
        AS923_LINK_ADR_REQ( );
        AU915_LINK_ADR_REQ( );
        CN470_LINK_ADR_REQ( );
        CN779_LINK_ADR_REQ( );
        EU433_LINK_ADR_REQ( );
        EU868_LINK_ADR_REQ( );
 8018de4:	69fb      	ldr	r3, [r7, #28]
 8018de6:	9300      	str	r3, [sp, #0]
 8018de8:	69bb      	ldr	r3, [r7, #24]
 8018dea:	683a      	ldr	r2, [r7, #0]
 8018dec:	6879      	ldr	r1, [r7, #4]
 8018dee:	68b8      	ldr	r0, [r7, #8]
 8018df0:	f001 fcf0 	bl	801a7d4 <RegionEU868LinkAdrReq>
 8018df4:	4603      	mov	r3, r0
 8018df6:	e00a      	b.n	8018e0e <RegionLinkAdrReq+0x46>
        KR920_LINK_ADR_REQ( );
        IN865_LINK_ADR_REQ( );
        US915_LINK_ADR_REQ( );
 8018df8:	69fb      	ldr	r3, [r7, #28]
 8018dfa:	9300      	str	r3, [sp, #0]
 8018dfc:	69bb      	ldr	r3, [r7, #24]
 8018dfe:	683a      	ldr	r2, [r7, #0]
 8018e00:	6879      	ldr	r1, [r7, #4]
 8018e02:	68b8      	ldr	r0, [r7, #8]
 8018e04:	f002 ff98 	bl	801bd38 <RegionUS915LinkAdrReq>
 8018e08:	4603      	mov	r3, r0
 8018e0a:	e000      	b.n	8018e0e <RegionLinkAdrReq+0x46>
        RU864_LINK_ADR_REQ( );
        default:
        {
            return 0;
 8018e0c:	2300      	movs	r3, #0
        }
    }
}
 8018e0e:	4618      	mov	r0, r3
 8018e10:	3710      	adds	r7, #16
 8018e12:	46bd      	mov	sp, r7
 8018e14:	bd80      	pop	{r7, pc}

08018e16 <RegionRxParamSetupReq>:

uint8_t RegionRxParamSetupReq( LoRaMacRegion_t region, RxParamSetupReqParams_t* rxParamSetupReq )
{
 8018e16:	b580      	push	{r7, lr}
 8018e18:	b082      	sub	sp, #8
 8018e1a:	af00      	add	r7, sp, #0
 8018e1c:	4603      	mov	r3, r0
 8018e1e:	6039      	str	r1, [r7, #0]
 8018e20:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8018e22:	79fb      	ldrb	r3, [r7, #7]
 8018e24:	2b05      	cmp	r3, #5
 8018e26:	d002      	beq.n	8018e2e <RegionRxParamSetupReq+0x18>
 8018e28:	2b08      	cmp	r3, #8
 8018e2a:	d005      	beq.n	8018e38 <RegionRxParamSetupReq+0x22>
 8018e2c:	e009      	b.n	8018e42 <RegionRxParamSetupReq+0x2c>
        AS923_RX_PARAM_SETUP_REQ( );
        AU915_RX_PARAM_SETUP_REQ( );
        CN470_RX_PARAM_SETUP_REQ( );
        CN779_RX_PARAM_SETUP_REQ( );
        EU433_RX_PARAM_SETUP_REQ( );
        EU868_RX_PARAM_SETUP_REQ( );
 8018e2e:	6838      	ldr	r0, [r7, #0]
 8018e30:	f001 fdec 	bl	801aa0c <RegionEU868RxParamSetupReq>
 8018e34:	4603      	mov	r3, r0
 8018e36:	e005      	b.n	8018e44 <RegionRxParamSetupReq+0x2e>
        KR920_RX_PARAM_SETUP_REQ( );
        IN865_RX_PARAM_SETUP_REQ( );
        US915_RX_PARAM_SETUP_REQ( );
 8018e38:	6838      	ldr	r0, [r7, #0]
 8018e3a:	f003 f993 	bl	801c164 <RegionUS915RxParamSetupReq>
 8018e3e:	4603      	mov	r3, r0
 8018e40:	e000      	b.n	8018e44 <RegionRxParamSetupReq+0x2e>
        RU864_RX_PARAM_SETUP_REQ( );
        default:
        {
            return 0;
 8018e42:	2300      	movs	r3, #0
        }
    }
}
 8018e44:	4618      	mov	r0, r3
 8018e46:	3708      	adds	r7, #8
 8018e48:	46bd      	mov	sp, r7
 8018e4a:	bd80      	pop	{r7, pc}

08018e4c <RegionNewChannelReq>:

uint8_t RegionNewChannelReq( LoRaMacRegion_t region, NewChannelReqParams_t* newChannelReq )
{
 8018e4c:	b580      	push	{r7, lr}
 8018e4e:	b082      	sub	sp, #8
 8018e50:	af00      	add	r7, sp, #0
 8018e52:	4603      	mov	r3, r0
 8018e54:	6039      	str	r1, [r7, #0]
 8018e56:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8018e58:	79fb      	ldrb	r3, [r7, #7]
 8018e5a:	2b05      	cmp	r3, #5
 8018e5c:	d002      	beq.n	8018e64 <RegionNewChannelReq+0x18>
 8018e5e:	2b08      	cmp	r3, #8
 8018e60:	d005      	beq.n	8018e6e <RegionNewChannelReq+0x22>
 8018e62:	e009      	b.n	8018e78 <RegionNewChannelReq+0x2c>
        AS923_NEW_CHANNEL_REQ( );
        AU915_NEW_CHANNEL_REQ( );
        CN470_NEW_CHANNEL_REQ( );
        CN779_NEW_CHANNEL_REQ( );
        EU433_NEW_CHANNEL_REQ( );
        EU868_NEW_CHANNEL_REQ( );
 8018e64:	6838      	ldr	r0, [r7, #0]
 8018e66:	f001 fe0f 	bl	801aa88 <RegionEU868NewChannelReq>
 8018e6a:	4603      	mov	r3, r0
 8018e6c:	e005      	b.n	8018e7a <RegionNewChannelReq+0x2e>
        KR920_NEW_CHANNEL_REQ( );
        IN865_NEW_CHANNEL_REQ( );
        US915_NEW_CHANNEL_REQ( );
 8018e6e:	6838      	ldr	r0, [r7, #0]
 8018e70:	f003 f9c4 	bl	801c1fc <RegionUS915NewChannelReq>
 8018e74:	4603      	mov	r3, r0
 8018e76:	e000      	b.n	8018e7a <RegionNewChannelReq+0x2e>
        RU864_NEW_CHANNEL_REQ( );
        default:
        {
            return 0;
 8018e78:	2300      	movs	r3, #0
        }
    }
}
 8018e7a:	4618      	mov	r0, r3
 8018e7c:	3708      	adds	r7, #8
 8018e7e:	46bd      	mov	sp, r7
 8018e80:	bd80      	pop	{r7, pc}

08018e82 <RegionTxParamSetupReq>:

int8_t RegionTxParamSetupReq( LoRaMacRegion_t region, TxParamSetupReqParams_t* txParamSetupReq )
{
 8018e82:	b580      	push	{r7, lr}
 8018e84:	b082      	sub	sp, #8
 8018e86:	af00      	add	r7, sp, #0
 8018e88:	4603      	mov	r3, r0
 8018e8a:	6039      	str	r1, [r7, #0]
 8018e8c:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8018e8e:	79fb      	ldrb	r3, [r7, #7]
 8018e90:	2b05      	cmp	r3, #5
 8018e92:	d002      	beq.n	8018e9a <RegionTxParamSetupReq+0x18>
 8018e94:	2b08      	cmp	r3, #8
 8018e96:	d005      	beq.n	8018ea4 <RegionTxParamSetupReq+0x22>
 8018e98:	e009      	b.n	8018eae <RegionTxParamSetupReq+0x2c>
        AS923_TX_PARAM_SETUP_REQ( );
        AU915_TX_PARAM_SETUP_REQ( );
        CN470_TX_PARAM_SETUP_REQ( );
        CN779_TX_PARAM_SETUP_REQ( );
        EU433_TX_PARAM_SETUP_REQ( );
        EU868_TX_PARAM_SETUP_REQ( );
 8018e9a:	6838      	ldr	r0, [r7, #0]
 8018e9c:	f001 fe50 	bl	801ab40 <RegionEU868TxParamSetupReq>
 8018ea0:	4603      	mov	r3, r0
 8018ea2:	e005      	b.n	8018eb0 <RegionTxParamSetupReq+0x2e>
        KR920_TX_PARAM_SETUP_REQ( );
        IN865_TX_PARAM_SETUP_REQ( );
        US915_TX_PARAM_SETUP_REQ( );
 8018ea4:	6838      	ldr	r0, [r7, #0]
 8018ea6:	f003 f9b3 	bl	801c210 <RegionUS915TxParamSetupReq>
 8018eaa:	4603      	mov	r3, r0
 8018eac:	e000      	b.n	8018eb0 <RegionTxParamSetupReq+0x2e>
        RU864_TX_PARAM_SETUP_REQ( );
        default:
        {
            return 0;
 8018eae:	2300      	movs	r3, #0
        }
    }
}
 8018eb0:	4618      	mov	r0, r3
 8018eb2:	3708      	adds	r7, #8
 8018eb4:	46bd      	mov	sp, r7
 8018eb6:	bd80      	pop	{r7, pc}

08018eb8 <RegionDlChannelReq>:

uint8_t RegionDlChannelReq( LoRaMacRegion_t region, DlChannelReqParams_t* dlChannelReq )
{
 8018eb8:	b580      	push	{r7, lr}
 8018eba:	b082      	sub	sp, #8
 8018ebc:	af00      	add	r7, sp, #0
 8018ebe:	4603      	mov	r3, r0
 8018ec0:	6039      	str	r1, [r7, #0]
 8018ec2:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8018ec4:	79fb      	ldrb	r3, [r7, #7]
 8018ec6:	2b05      	cmp	r3, #5
 8018ec8:	d002      	beq.n	8018ed0 <RegionDlChannelReq+0x18>
 8018eca:	2b08      	cmp	r3, #8
 8018ecc:	d005      	beq.n	8018eda <RegionDlChannelReq+0x22>
 8018ece:	e009      	b.n	8018ee4 <RegionDlChannelReq+0x2c>
        AS923_DL_CHANNEL_REQ( );
        AU915_DL_CHANNEL_REQ( );
        CN470_DL_CHANNEL_REQ( );
        CN779_DL_CHANNEL_REQ( );
        EU433_DL_CHANNEL_REQ( );
        EU868_DL_CHANNEL_REQ( );
 8018ed0:	6838      	ldr	r0, [r7, #0]
 8018ed2:	f001 fe41 	bl	801ab58 <RegionEU868DlChannelReq>
 8018ed6:	4603      	mov	r3, r0
 8018ed8:	e005      	b.n	8018ee6 <RegionDlChannelReq+0x2e>
        KR920_DL_CHANNEL_REQ( );
        IN865_DL_CHANNEL_REQ( );
        US915_DL_CHANNEL_REQ( );
 8018eda:	6838      	ldr	r0, [r7, #0]
 8018edc:	f003 f9a3 	bl	801c226 <RegionUS915DlChannelReq>
 8018ee0:	4603      	mov	r3, r0
 8018ee2:	e000      	b.n	8018ee6 <RegionDlChannelReq+0x2e>
        RU864_DL_CHANNEL_REQ( );
        default:
        {
            return 0;
 8018ee4:	2300      	movs	r3, #0
        }
    }
}
 8018ee6:	4618      	mov	r0, r3
 8018ee8:	3708      	adds	r7, #8
 8018eea:	46bd      	mov	sp, r7
 8018eec:	bd80      	pop	{r7, pc}

08018eee <RegionAlternateDr>:

int8_t RegionAlternateDr( LoRaMacRegion_t region, int8_t currentDr, AlternateDrType_t type )
{
 8018eee:	b580      	push	{r7, lr}
 8018ef0:	b082      	sub	sp, #8
 8018ef2:	af00      	add	r7, sp, #0
 8018ef4:	4603      	mov	r3, r0
 8018ef6:	71fb      	strb	r3, [r7, #7]
 8018ef8:	460b      	mov	r3, r1
 8018efa:	71bb      	strb	r3, [r7, #6]
 8018efc:	4613      	mov	r3, r2
 8018efe:	717b      	strb	r3, [r7, #5]
    switch( region )
 8018f00:	79fb      	ldrb	r3, [r7, #7]
 8018f02:	2b05      	cmp	r3, #5
 8018f04:	d002      	beq.n	8018f0c <RegionAlternateDr+0x1e>
 8018f06:	2b08      	cmp	r3, #8
 8018f08:	d009      	beq.n	8018f1e <RegionAlternateDr+0x30>
 8018f0a:	e011      	b.n	8018f30 <RegionAlternateDr+0x42>
        AS923_ALTERNATE_DR( );
        AU915_ALTERNATE_DR( );
        CN470_ALTERNATE_DR( );
        CN779_ALTERNATE_DR( );
        EU433_ALTERNATE_DR( );
        EU868_ALTERNATE_DR( );
 8018f0c:	797a      	ldrb	r2, [r7, #5]
 8018f0e:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8018f12:	4611      	mov	r1, r2
 8018f14:	4618      	mov	r0, r3
 8018f16:	f001 fe61 	bl	801abdc <RegionEU868AlternateDr>
 8018f1a:	4603      	mov	r3, r0
 8018f1c:	e009      	b.n	8018f32 <RegionAlternateDr+0x44>
        KR920_ALTERNATE_DR( );
        IN865_ALTERNATE_DR( );
        US915_ALTERNATE_DR( );
 8018f1e:	797a      	ldrb	r2, [r7, #5]
 8018f20:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8018f24:	4611      	mov	r1, r2
 8018f26:	4618      	mov	r0, r3
 8018f28:	f003 f988 	bl	801c23c <RegionUS915AlternateDr>
 8018f2c:	4603      	mov	r3, r0
 8018f2e:	e000      	b.n	8018f32 <RegionAlternateDr+0x44>
        RU864_ALTERNATE_DR( );
        default:
        {
            return 0;
 8018f30:	2300      	movs	r3, #0
        }
    }
}
 8018f32:	4618      	mov	r0, r3
 8018f34:	3708      	adds	r7, #8
 8018f36:	46bd      	mov	sp, r7
 8018f38:	bd80      	pop	{r7, pc}

08018f3a <RegionNextChannel>:

LoRaMacStatus_t RegionNextChannel( LoRaMacRegion_t region, NextChanParams_t* nextChanParams, uint8_t* channel, TimerTime_t* time, TimerTime_t* aggregatedTimeOff )
{
 8018f3a:	b580      	push	{r7, lr}
 8018f3c:	b084      	sub	sp, #16
 8018f3e:	af00      	add	r7, sp, #0
 8018f40:	60b9      	str	r1, [r7, #8]
 8018f42:	607a      	str	r2, [r7, #4]
 8018f44:	603b      	str	r3, [r7, #0]
 8018f46:	4603      	mov	r3, r0
 8018f48:	73fb      	strb	r3, [r7, #15]
    switch( region )
 8018f4a:	7bfb      	ldrb	r3, [r7, #15]
 8018f4c:	2b05      	cmp	r3, #5
 8018f4e:	d002      	beq.n	8018f56 <RegionNextChannel+0x1c>
 8018f50:	2b08      	cmp	r3, #8
 8018f52:	d008      	beq.n	8018f66 <RegionNextChannel+0x2c>
 8018f54:	e00f      	b.n	8018f76 <RegionNextChannel+0x3c>
        AS923_NEXT_CHANNEL( );
        AU915_NEXT_CHANNEL( );
        CN470_NEXT_CHANNEL( );
        CN779_NEXT_CHANNEL( );
        EU433_NEXT_CHANNEL( );
        EU868_NEXT_CHANNEL( );
 8018f56:	69bb      	ldr	r3, [r7, #24]
 8018f58:	683a      	ldr	r2, [r7, #0]
 8018f5a:	6879      	ldr	r1, [r7, #4]
 8018f5c:	68b8      	ldr	r0, [r7, #8]
 8018f5e:	f001 fe4d 	bl	801abfc <RegionEU868NextChannel>
 8018f62:	4603      	mov	r3, r0
 8018f64:	e008      	b.n	8018f78 <RegionNextChannel+0x3e>
        KR920_NEXT_CHANNEL( );
        IN865_NEXT_CHANNEL( );
        US915_NEXT_CHANNEL( );
 8018f66:	69bb      	ldr	r3, [r7, #24]
 8018f68:	683a      	ldr	r2, [r7, #0]
 8018f6a:	6879      	ldr	r1, [r7, #4]
 8018f6c:	68b8      	ldr	r0, [r7, #8]
 8018f6e:	f003 f99f 	bl	801c2b0 <RegionUS915NextChannel>
 8018f72:	4603      	mov	r3, r0
 8018f74:	e000      	b.n	8018f78 <RegionNextChannel+0x3e>
        RU864_NEXT_CHANNEL( );
        default:
        {
            return LORAMAC_STATUS_REGION_NOT_SUPPORTED;
 8018f76:	2309      	movs	r3, #9
        }
    }
}
 8018f78:	4618      	mov	r0, r3
 8018f7a:	3710      	adds	r7, #16
 8018f7c:	46bd      	mov	sp, r7
 8018f7e:	bd80      	pop	{r7, pc}

08018f80 <RegionSetContinuousWave>:
        }
    }
}

void RegionSetContinuousWave( LoRaMacRegion_t region, ContinuousWaveParams_t* continuousWave )
{
 8018f80:	b580      	push	{r7, lr}
 8018f82:	b082      	sub	sp, #8
 8018f84:	af00      	add	r7, sp, #0
 8018f86:	4603      	mov	r3, r0
 8018f88:	6039      	str	r1, [r7, #0]
 8018f8a:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8018f8c:	79fb      	ldrb	r3, [r7, #7]
 8018f8e:	2b05      	cmp	r3, #5
 8018f90:	d002      	beq.n	8018f98 <RegionSetContinuousWave+0x18>
 8018f92:	2b08      	cmp	r3, #8
 8018f94:	d004      	beq.n	8018fa0 <RegionSetContinuousWave+0x20>
        IN865_SET_CONTINUOUS_WAVE( );
        US915_SET_CONTINUOUS_WAVE( );
        RU864_SET_CONTINUOUS_WAVE( );
        default:
        {
            break;
 8018f96:	e007      	b.n	8018fa8 <RegionSetContinuousWave+0x28>
        EU868_SET_CONTINUOUS_WAVE( );
 8018f98:	6838      	ldr	r0, [r7, #0]
 8018f9a:	f001 ff97 	bl	801aecc <RegionEU868SetContinuousWave>
 8018f9e:	e003      	b.n	8018fa8 <RegionSetContinuousWave+0x28>
        US915_SET_CONTINUOUS_WAVE( );
 8018fa0:	6838      	ldr	r0, [r7, #0]
 8018fa2:	f003 fa6b 	bl	801c47c <RegionUS915SetContinuousWave>
 8018fa6:	bf00      	nop
        }
    }
}
 8018fa8:	bf00      	nop
 8018faa:	3708      	adds	r7, #8
 8018fac:	46bd      	mov	sp, r7
 8018fae:	bd80      	pop	{r7, pc}

08018fb0 <RegionApplyDrOffset>:

uint8_t RegionApplyDrOffset( LoRaMacRegion_t region, uint8_t downlinkDwellTime, int8_t dr, int8_t drOffset )
{
 8018fb0:	b590      	push	{r4, r7, lr}
 8018fb2:	b083      	sub	sp, #12
 8018fb4:	af00      	add	r7, sp, #0
 8018fb6:	4604      	mov	r4, r0
 8018fb8:	4608      	mov	r0, r1
 8018fba:	4611      	mov	r1, r2
 8018fbc:	461a      	mov	r2, r3
 8018fbe:	4623      	mov	r3, r4
 8018fc0:	71fb      	strb	r3, [r7, #7]
 8018fc2:	4603      	mov	r3, r0
 8018fc4:	71bb      	strb	r3, [r7, #6]
 8018fc6:	460b      	mov	r3, r1
 8018fc8:	717b      	strb	r3, [r7, #5]
 8018fca:	4613      	mov	r3, r2
 8018fcc:	713b      	strb	r3, [r7, #4]
    switch( region )
 8018fce:	79fb      	ldrb	r3, [r7, #7]
 8018fd0:	2b05      	cmp	r3, #5
 8018fd2:	d002      	beq.n	8018fda <RegionApplyDrOffset+0x2a>
 8018fd4:	2b08      	cmp	r3, #8
 8018fd6:	d00a      	beq.n	8018fee <RegionApplyDrOffset+0x3e>
 8018fd8:	e013      	b.n	8019002 <RegionApplyDrOffset+0x52>
        AS923_APPLY_DR_OFFSET( );
        AU915_APPLY_DR_OFFSET( );
        CN470_APPLY_DR_OFFSET( );
        CN779_APPLY_DR_OFFSET( );
        EU433_APPLY_DR_OFFSET( );
        EU868_APPLY_DR_OFFSET( );
 8018fda:	f997 2004 	ldrsb.w	r2, [r7, #4]
 8018fde:	f997 1005 	ldrsb.w	r1, [r7, #5]
 8018fe2:	79bb      	ldrb	r3, [r7, #6]
 8018fe4:	4618      	mov	r0, r3
 8018fe6:	f001 ffbf 	bl	801af68 <RegionEU868ApplyDrOffset>
 8018fea:	4603      	mov	r3, r0
 8018fec:	e00a      	b.n	8019004 <RegionApplyDrOffset+0x54>
        KR920_APPLY_DR_OFFSET( );
        IN865_APPLY_DR_OFFSET( );
        US915_APPLY_DR_OFFSET( );
 8018fee:	f997 2004 	ldrsb.w	r2, [r7, #4]
 8018ff2:	f997 1005 	ldrsb.w	r1, [r7, #5]
 8018ff6:	79bb      	ldrb	r3, [r7, #6]
 8018ff8:	4618      	mov	r0, r3
 8018ffa:	f003 fa8f 	bl	801c51c <RegionUS915ApplyDrOffset>
 8018ffe:	4603      	mov	r3, r0
 8019000:	e000      	b.n	8019004 <RegionApplyDrOffset+0x54>
        RU864_APPLY_DR_OFFSET( );
        default:
        {
            return dr;
 8019002:	797b      	ldrb	r3, [r7, #5]
        }
    }
}
 8019004:	4618      	mov	r0, r3
 8019006:	370c      	adds	r7, #12
 8019008:	46bd      	mov	sp, r7
 801900a:	bd90      	pop	{r4, r7, pc}

0801900c <RegionGetVersion>:
        }
    }
}

Version_t RegionGetVersion( void )
{
 801900c:	b480      	push	{r7}
 801900e:	b083      	sub	sp, #12
 8019010:	af00      	add	r7, sp, #0
    Version_t version;

    version.Value = REGION_VERSION;
 8019012:	4b04      	ldr	r3, [pc, #16]	; (8019024 <RegionGetVersion+0x18>)
 8019014:	607b      	str	r3, [r7, #4]

    return version;
 8019016:	687b      	ldr	r3, [r7, #4]
}
 8019018:	4618      	mov	r0, r3
 801901a:	370c      	adds	r7, #12
 801901c:	46bd      	mov	sp, r7
 801901e:	bc80      	pop	{r7}
 8019020:	4770      	bx	lr
 8019022:	bf00      	nop
 8019024:	01000300 	.word	0x01000300

08019028 <GetDutyCycle>:
 */
#define DUTY_CYCLE_TIME_PERIOD              3600000
#endif

static uint16_t GetDutyCycle( Band_t* band, bool joined, SysTime_t elapsedTimeSinceStartup )
{
 8019028:	b580      	push	{r7, lr}
 801902a:	b086      	sub	sp, #24
 801902c:	af00      	add	r7, sp, #0
 801902e:	60f8      	str	r0, [r7, #12]
 8019030:	4608      	mov	r0, r1
 8019032:	4639      	mov	r1, r7
 8019034:	e881 000c 	stmia.w	r1, {r2, r3}
 8019038:	4603      	mov	r3, r0
 801903a:	72fb      	strb	r3, [r7, #11]
    uint16_t joinDutyCycle = RegionCommonGetJoinDc( elapsedTimeSinceStartup );
 801903c:	463b      	mov	r3, r7
 801903e:	e893 0003 	ldmia.w	r3, {r0, r1}
 8019042:	f000 f8dc 	bl	80191fe <RegionCommonGetJoinDc>
 8019046:	4603      	mov	r3, r0
 8019048:	82bb      	strh	r3, [r7, #20]
    uint16_t dutyCycle = band->DCycle;
 801904a:	68fb      	ldr	r3, [r7, #12]
 801904c:	881b      	ldrh	r3, [r3, #0]
 801904e:	82fb      	strh	r3, [r7, #22]

    if( joined == false )
 8019050:	7afb      	ldrb	r3, [r7, #11]
 8019052:	f083 0301 	eor.w	r3, r3, #1
 8019056:	b2db      	uxtb	r3, r3
 8019058:	2b00      	cmp	r3, #0
 801905a:	d00c      	beq.n	8019076 <GetDutyCycle+0x4e>
    {
        // Get the join duty cycle which depends on the runtime
        joinDutyCycle = RegionCommonGetJoinDc( elapsedTimeSinceStartup );
 801905c:	463b      	mov	r3, r7
 801905e:	e893 0003 	ldmia.w	r3, {r0, r1}
 8019062:	f000 f8cc 	bl	80191fe <RegionCommonGetJoinDc>
 8019066:	4603      	mov	r3, r0
 8019068:	82bb      	strh	r3, [r7, #20]
        // Take the most restrictive duty cycle
        dutyCycle = MAX( dutyCycle, joinDutyCycle );
 801906a:	8aba      	ldrh	r2, [r7, #20]
 801906c:	8afb      	ldrh	r3, [r7, #22]
 801906e:	4293      	cmp	r3, r2
 8019070:	bf38      	it	cc
 8019072:	4613      	movcc	r3, r2
 8019074:	82fb      	strh	r3, [r7, #22]
    }

    // Prevent value of 0
    if( dutyCycle == 0 )
 8019076:	8afb      	ldrh	r3, [r7, #22]
 8019078:	2b00      	cmp	r3, #0
 801907a:	d101      	bne.n	8019080 <GetDutyCycle+0x58>
    {
        dutyCycle = 1;
 801907c:	2301      	movs	r3, #1
 801907e:	82fb      	strh	r3, [r7, #22]
    }

    return dutyCycle;
 8019080:	8afb      	ldrh	r3, [r7, #22]
}
 8019082:	4618      	mov	r0, r3
 8019084:	3718      	adds	r7, #24
 8019086:	46bd      	mov	sp, r7
 8019088:	bd80      	pop	{r7, pc}
	...

0801908c <SetMaxTimeCredits>:

static uint16_t SetMaxTimeCredits( Band_t* band, bool joined, SysTime_t elapsedTimeSinceStartup )
{
 801908c:	b580      	push	{r7, lr}
 801908e:	b086      	sub	sp, #24
 8019090:	af00      	add	r7, sp, #0
 8019092:	60f8      	str	r0, [r7, #12]
 8019094:	4608      	mov	r0, r1
 8019096:	4639      	mov	r1, r7
 8019098:	e881 000c 	stmia.w	r1, {r2, r3}
 801909c:	4603      	mov	r3, r0
 801909e:	72fb      	strb	r3, [r7, #11]
    uint16_t dutyCycle = band->DCycle;
 80190a0:	68fb      	ldr	r3, [r7, #12]
 80190a2:	881b      	ldrh	r3, [r3, #0]
 80190a4:	82bb      	strh	r3, [r7, #20]
    uint8_t timePeriodFactor = 1;
 80190a6:	2301      	movs	r3, #1
 80190a8:	75fb      	strb	r3, [r7, #23]

    // Get the band duty cycle. If not joined, the function either returns the join duty cycle
    // or the band duty cycle, whichever is more restrictive.
    dutyCycle = GetDutyCycle( band, joined, elapsedTimeSinceStartup );
 80190aa:	7af9      	ldrb	r1, [r7, #11]
 80190ac:	463b      	mov	r3, r7
 80190ae:	cb0c      	ldmia	r3, {r2, r3}
 80190b0:	68f8      	ldr	r0, [r7, #12]
 80190b2:	f7ff ffb9 	bl	8019028 <GetDutyCycle>
 80190b6:	4603      	mov	r3, r0
 80190b8:	82bb      	strh	r3, [r7, #20]

    if( joined == false )
 80190ba:	7afb      	ldrb	r3, [r7, #11]
 80190bc:	f083 0301 	eor.w	r3, r3, #1
 80190c0:	b2db      	uxtb	r3, r3
 80190c2:	2b00      	cmp	r3, #0
 80190c4:	d006      	beq.n	80190d4 <SetMaxTimeCredits+0x48>
    {
        // Apply a factor to increase the maximum time period of observation
        timePeriodFactor = dutyCycle / BACKOFF_DC_TIMER_PERIOD_FACTOR;
 80190c6:	8abb      	ldrh	r3, [r7, #20]
 80190c8:	4a0c      	ldr	r2, [pc, #48]	; (80190fc <SetMaxTimeCredits+0x70>)
 80190ca:	fba2 2303 	umull	r2, r3, r2, r3
 80190ce:	095b      	lsrs	r3, r3, #5
 80190d0:	b29b      	uxth	r3, r3
 80190d2:	75fb      	strb	r3, [r7, #23]
    }

    // Setup the maximum allowed credits
    band->MaxTimeCredits = DUTY_CYCLE_TIME_PERIOD * timePeriodFactor;
 80190d4:	7dfb      	ldrb	r3, [r7, #23]
 80190d6:	4a0a      	ldr	r2, [pc, #40]	; (8019100 <SetMaxTimeCredits+0x74>)
 80190d8:	fb02 f303 	mul.w	r3, r2, r3
 80190dc:	461a      	mov	r2, r3
 80190de:	68fb      	ldr	r3, [r7, #12]
 80190e0:	60da      	str	r2, [r3, #12]

    // In case if it is the first time, update also the current
    // time credits
    if( band->LastBandUpdateTime == 0 )
 80190e2:	68fb      	ldr	r3, [r7, #12]
 80190e4:	685b      	ldr	r3, [r3, #4]
 80190e6:	2b00      	cmp	r3, #0
 80190e8:	d103      	bne.n	80190f2 <SetMaxTimeCredits+0x66>
    {
        band->TimeCredits = band->MaxTimeCredits;
 80190ea:	68fb      	ldr	r3, [r7, #12]
 80190ec:	68da      	ldr	r2, [r3, #12]
 80190ee:	68fb      	ldr	r3, [r7, #12]
 80190f0:	609a      	str	r2, [r3, #8]
    }

    return dutyCycle;
 80190f2:	8abb      	ldrh	r3, [r7, #20]
}
 80190f4:	4618      	mov	r0, r3
 80190f6:	3718      	adds	r7, #24
 80190f8:	46bd      	mov	sp, r7
 80190fa:	bd80      	pop	{r7, pc}
 80190fc:	51eb851f 	.word	0x51eb851f
 8019100:	0036ee80 	.word	0x0036ee80

08019104 <UpdateTimeCredits>:

static uint16_t UpdateTimeCredits( Band_t* band, bool joined, bool dutyCycleEnabled,
                                   bool lastTxIsJoinRequest, SysTime_t elapsedTimeSinceStartup,
                                   TimerTime_t currentTime )
{
 8019104:	b580      	push	{r7, lr}
 8019106:	b084      	sub	sp, #16
 8019108:	af00      	add	r7, sp, #0
 801910a:	6078      	str	r0, [r7, #4]
 801910c:	4608      	mov	r0, r1
 801910e:	4611      	mov	r1, r2
 8019110:	461a      	mov	r2, r3
 8019112:	4603      	mov	r3, r0
 8019114:	70fb      	strb	r3, [r7, #3]
 8019116:	460b      	mov	r3, r1
 8019118:	70bb      	strb	r3, [r7, #2]
 801911a:	4613      	mov	r3, r2
 801911c:	707b      	strb	r3, [r7, #1]
    uint16_t dutyCycle = SetMaxTimeCredits( band, joined, elapsedTimeSinceStartup );
 801911e:	78f9      	ldrb	r1, [r7, #3]
 8019120:	f107 0318 	add.w	r3, r7, #24
 8019124:	cb0c      	ldmia	r3, {r2, r3}
 8019126:	6878      	ldr	r0, [r7, #4]
 8019128:	f7ff ffb0 	bl	801908c <SetMaxTimeCredits>
 801912c:	4603      	mov	r3, r0
 801912e:	81fb      	strh	r3, [r7, #14]

    if( joined == false )
 8019130:	78fb      	ldrb	r3, [r7, #3]
 8019132:	f083 0301 	eor.w	r3, r3, #1
 8019136:	b2db      	uxtb	r3, r3
 8019138:	2b00      	cmp	r3, #0
 801913a:	d010      	beq.n	801915e <UpdateTimeCredits+0x5a>
    {
        if( ( dutyCycleEnabled == false ) &&
 801913c:	78bb      	ldrb	r3, [r7, #2]
 801913e:	f083 0301 	eor.w	r3, r3, #1
 8019142:	b2db      	uxtb	r3, r3
 8019144:	2b00      	cmp	r3, #0
 8019146:	d014      	beq.n	8019172 <UpdateTimeCredits+0x6e>
            ( lastTxIsJoinRequest == false ) )
 8019148:	787b      	ldrb	r3, [r7, #1]
 801914a:	f083 0301 	eor.w	r3, r3, #1
 801914e:	b2db      	uxtb	r3, r3
        if( ( dutyCycleEnabled == false ) &&
 8019150:	2b00      	cmp	r3, #0
 8019152:	d00e      	beq.n	8019172 <UpdateTimeCredits+0x6e>
        {
            // This is the case when the duty cycle is off and the last uplink frame was not a join.
            // This could happen in case of a rejoin, e.g. in compliance test mode.
            // In this special case we have to set the time off to 0, since the join duty cycle shall only
            // be applied after the first join request.
            band->TimeCredits = band->MaxTimeCredits;
 8019154:	687b      	ldr	r3, [r7, #4]
 8019156:	68da      	ldr	r2, [r3, #12]
 8019158:	687b      	ldr	r3, [r7, #4]
 801915a:	609a      	str	r2, [r3, #8]
 801915c:	e009      	b.n	8019172 <UpdateTimeCredits+0x6e>
        }
    }
    else
    {
        if( dutyCycleEnabled == false )
 801915e:	78bb      	ldrb	r3, [r7, #2]
 8019160:	f083 0301 	eor.w	r3, r3, #1
 8019164:	b2db      	uxtb	r3, r3
 8019166:	2b00      	cmp	r3, #0
 8019168:	d003      	beq.n	8019172 <UpdateTimeCredits+0x6e>
        {
            band->TimeCredits = band->MaxTimeCredits;
 801916a:	687b      	ldr	r3, [r7, #4]
 801916c:	68da      	ldr	r2, [r3, #12]
 801916e:	687b      	ldr	r3, [r7, #4]
 8019170:	609a      	str	r2, [r3, #8]
        }
    }

    // Get the difference between now and the last update
    band->TimeCredits += TimerGetElapsedTime( band->LastBandUpdateTime );
 8019172:	687b      	ldr	r3, [r7, #4]
 8019174:	685b      	ldr	r3, [r3, #4]
 8019176:	4618      	mov	r0, r3
 8019178:	f007 f8be 	bl	80202f8 <UTIL_TIMER_GetElapsedTime>
 801917c:	4602      	mov	r2, r0
 801917e:	687b      	ldr	r3, [r7, #4]
 8019180:	689b      	ldr	r3, [r3, #8]
 8019182:	441a      	add	r2, r3
 8019184:	687b      	ldr	r3, [r7, #4]
 8019186:	609a      	str	r2, [r3, #8]

    // Limit band credits to maximum
    if( band->TimeCredits > band->MaxTimeCredits )
 8019188:	687b      	ldr	r3, [r7, #4]
 801918a:	689a      	ldr	r2, [r3, #8]
 801918c:	687b      	ldr	r3, [r7, #4]
 801918e:	68db      	ldr	r3, [r3, #12]
 8019190:	429a      	cmp	r2, r3
 8019192:	d903      	bls.n	801919c <UpdateTimeCredits+0x98>
    {
        band->TimeCredits = band->MaxTimeCredits;
 8019194:	687b      	ldr	r3, [r7, #4]
 8019196:	68da      	ldr	r2, [r3, #12]
 8019198:	687b      	ldr	r3, [r7, #4]
 801919a:	609a      	str	r2, [r3, #8]
    }

    // Synchronize update time
    band->LastBandUpdateTime = currentTime;
 801919c:	687b      	ldr	r3, [r7, #4]
 801919e:	6a3a      	ldr	r2, [r7, #32]
 80191a0:	605a      	str	r2, [r3, #4]

    return dutyCycle;
 80191a2:	89fb      	ldrh	r3, [r7, #14]
}
 80191a4:	4618      	mov	r0, r3
 80191a6:	3710      	adds	r7, #16
 80191a8:	46bd      	mov	sp, r7
 80191aa:	bd80      	pop	{r7, pc}

080191ac <CountChannels>:

static uint8_t CountChannels( uint16_t mask, uint8_t nbBits )
{
 80191ac:	b480      	push	{r7}
 80191ae:	b085      	sub	sp, #20
 80191b0:	af00      	add	r7, sp, #0
 80191b2:	4603      	mov	r3, r0
 80191b4:	460a      	mov	r2, r1
 80191b6:	80fb      	strh	r3, [r7, #6]
 80191b8:	4613      	mov	r3, r2
 80191ba:	717b      	strb	r3, [r7, #5]
    uint8_t nbActiveBits = 0;
 80191bc:	2300      	movs	r3, #0
 80191be:	73fb      	strb	r3, [r7, #15]

    for( uint8_t j = 0; j < nbBits; j++ )
 80191c0:	2300      	movs	r3, #0
 80191c2:	73bb      	strb	r3, [r7, #14]
 80191c4:	e011      	b.n	80191ea <CountChannels+0x3e>
    {
        if( ( mask & ( 1 << j ) ) == ( 1 << j ) )
 80191c6:	88fa      	ldrh	r2, [r7, #6]
 80191c8:	7bbb      	ldrb	r3, [r7, #14]
 80191ca:	2101      	movs	r1, #1
 80191cc:	fa01 f303 	lsl.w	r3, r1, r3
 80191d0:	401a      	ands	r2, r3
 80191d2:	7bbb      	ldrb	r3, [r7, #14]
 80191d4:	2101      	movs	r1, #1
 80191d6:	fa01 f303 	lsl.w	r3, r1, r3
 80191da:	429a      	cmp	r2, r3
 80191dc:	d102      	bne.n	80191e4 <CountChannels+0x38>
        {
            nbActiveBits++;
 80191de:	7bfb      	ldrb	r3, [r7, #15]
 80191e0:	3301      	adds	r3, #1
 80191e2:	73fb      	strb	r3, [r7, #15]
    for( uint8_t j = 0; j < nbBits; j++ )
 80191e4:	7bbb      	ldrb	r3, [r7, #14]
 80191e6:	3301      	adds	r3, #1
 80191e8:	73bb      	strb	r3, [r7, #14]
 80191ea:	7bba      	ldrb	r2, [r7, #14]
 80191ec:	797b      	ldrb	r3, [r7, #5]
 80191ee:	429a      	cmp	r2, r3
 80191f0:	d3e9      	bcc.n	80191c6 <CountChannels+0x1a>
        }
    }
    return nbActiveBits;
 80191f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80191f4:	4618      	mov	r0, r3
 80191f6:	3714      	adds	r7, #20
 80191f8:	46bd      	mov	sp, r7
 80191fa:	bc80      	pop	{r7}
 80191fc:	4770      	bx	lr

080191fe <RegionCommonGetJoinDc>:

uint16_t RegionCommonGetJoinDc( SysTime_t elapsedTime )
{
 80191fe:	b480      	push	{r7}
 8019200:	b085      	sub	sp, #20
 8019202:	af00      	add	r7, sp, #0
 8019204:	463b      	mov	r3, r7
 8019206:	e883 0003 	stmia.w	r3, {r0, r1}
    uint16_t dutyCycle = 0;
 801920a:	2300      	movs	r3, #0
 801920c:	81fb      	strh	r3, [r7, #14]

    if( elapsedTime.Seconds < 3600 )
 801920e:	683b      	ldr	r3, [r7, #0]
 8019210:	f5b3 6f61 	cmp.w	r3, #3600	; 0xe10
 8019214:	d202      	bcs.n	801921c <RegionCommonGetJoinDc+0x1e>
    {
        dutyCycle = BACKOFF_DC_1_HOUR;
 8019216:	2364      	movs	r3, #100	; 0x64
 8019218:	81fb      	strh	r3, [r7, #14]
 801921a:	e00b      	b.n	8019234 <RegionCommonGetJoinDc+0x36>
    }
    else if( elapsedTime.Seconds < ( 3600 + 36000 ) )
 801921c:	683b      	ldr	r3, [r7, #0]
 801921e:	f649 22af 	movw	r2, #39599	; 0x9aaf
 8019222:	4293      	cmp	r3, r2
 8019224:	d803      	bhi.n	801922e <RegionCommonGetJoinDc+0x30>
    {
        dutyCycle = BACKOFF_DC_10_HOURS;
 8019226:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 801922a:	81fb      	strh	r3, [r7, #14]
 801922c:	e002      	b.n	8019234 <RegionCommonGetJoinDc+0x36>
    }
    else
    {
        dutyCycle = BACKOFF_DC_24_HOURS;
 801922e:	f242 7310 	movw	r3, #10000	; 0x2710
 8019232:	81fb      	strh	r3, [r7, #14]
    }
    return dutyCycle;
 8019234:	89fb      	ldrh	r3, [r7, #14]
}
 8019236:	4618      	mov	r0, r3
 8019238:	3714      	adds	r7, #20
 801923a:	46bd      	mov	sp, r7
 801923c:	bc80      	pop	{r7}
 801923e:	4770      	bx	lr

08019240 <RegionCommonChanVerifyDr>:

bool RegionCommonChanVerifyDr( uint8_t nbChannels, uint16_t* channelsMask, int8_t dr, int8_t minDr, int8_t maxDr, ChannelParams_t* channels )
{
 8019240:	b580      	push	{r7, lr}
 8019242:	b084      	sub	sp, #16
 8019244:	af00      	add	r7, sp, #0
 8019246:	6039      	str	r1, [r7, #0]
 8019248:	4611      	mov	r1, r2
 801924a:	461a      	mov	r2, r3
 801924c:	4603      	mov	r3, r0
 801924e:	71fb      	strb	r3, [r7, #7]
 8019250:	460b      	mov	r3, r1
 8019252:	71bb      	strb	r3, [r7, #6]
 8019254:	4613      	mov	r3, r2
 8019256:	717b      	strb	r3, [r7, #5]
    if( RegionCommonValueInRange( dr, minDr, maxDr ) == 0 )
 8019258:	f997 2018 	ldrsb.w	r2, [r7, #24]
 801925c:	f997 1005 	ldrsb.w	r1, [r7, #5]
 8019260:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8019264:	4618      	mov	r0, r3
 8019266:	f000 f85d 	bl	8019324 <RegionCommonValueInRange>
 801926a:	4603      	mov	r3, r0
 801926c:	2b00      	cmp	r3, #0
 801926e:	d101      	bne.n	8019274 <RegionCommonChanVerifyDr+0x34>
    {
        return false;
 8019270:	2300      	movs	r3, #0
 8019272:	e053      	b.n	801931c <RegionCommonChanVerifyDr+0xdc>
    }

    for( uint8_t i = 0, k = 0; i < nbChannels; i += 16, k++ )
 8019274:	2300      	movs	r3, #0
 8019276:	73fb      	strb	r3, [r7, #15]
 8019278:	2300      	movs	r3, #0
 801927a:	73bb      	strb	r3, [r7, #14]
 801927c:	e049      	b.n	8019312 <RegionCommonChanVerifyDr+0xd2>
    {
        for( uint8_t j = 0; j < 16; j++ )
 801927e:	2300      	movs	r3, #0
 8019280:	737b      	strb	r3, [r7, #13]
 8019282:	e03d      	b.n	8019300 <RegionCommonChanVerifyDr+0xc0>
        {
            if( ( ( channelsMask[k] & ( 1 << j ) ) != 0 ) )
 8019284:	7bbb      	ldrb	r3, [r7, #14]
 8019286:	005b      	lsls	r3, r3, #1
 8019288:	683a      	ldr	r2, [r7, #0]
 801928a:	4413      	add	r3, r2
 801928c:	881b      	ldrh	r3, [r3, #0]
 801928e:	461a      	mov	r2, r3
 8019290:	7b7b      	ldrb	r3, [r7, #13]
 8019292:	fa42 f303 	asr.w	r3, r2, r3
 8019296:	f003 0301 	and.w	r3, r3, #1
 801929a:	2b00      	cmp	r3, #0
 801929c:	d02d      	beq.n	80192fa <RegionCommonChanVerifyDr+0xba>
            {// Check datarate validity for enabled channels
                if( RegionCommonValueInRange( dr, ( channels[i + j].DrRange.Fields.Min & 0x0F ),
 801929e:	7bfa      	ldrb	r2, [r7, #15]
 80192a0:	7b7b      	ldrb	r3, [r7, #13]
 80192a2:	4413      	add	r3, r2
 80192a4:	461a      	mov	r2, r3
 80192a6:	4613      	mov	r3, r2
 80192a8:	005b      	lsls	r3, r3, #1
 80192aa:	4413      	add	r3, r2
 80192ac:	009b      	lsls	r3, r3, #2
 80192ae:	461a      	mov	r2, r3
 80192b0:	69fb      	ldr	r3, [r7, #28]
 80192b2:	4413      	add	r3, r2
 80192b4:	7a1b      	ldrb	r3, [r3, #8]
 80192b6:	f343 0303 	sbfx	r3, r3, #0, #4
 80192ba:	b25b      	sxtb	r3, r3
 80192bc:	f003 030f 	and.w	r3, r3, #15
 80192c0:	b259      	sxtb	r1, r3
                                                  ( channels[i + j].DrRange.Fields.Max & 0x0F ) ) == 1 )
 80192c2:	7bfa      	ldrb	r2, [r7, #15]
 80192c4:	7b7b      	ldrb	r3, [r7, #13]
 80192c6:	4413      	add	r3, r2
 80192c8:	461a      	mov	r2, r3
 80192ca:	4613      	mov	r3, r2
 80192cc:	005b      	lsls	r3, r3, #1
 80192ce:	4413      	add	r3, r2
 80192d0:	009b      	lsls	r3, r3, #2
 80192d2:	461a      	mov	r2, r3
 80192d4:	69fb      	ldr	r3, [r7, #28]
 80192d6:	4413      	add	r3, r2
 80192d8:	7a1b      	ldrb	r3, [r3, #8]
 80192da:	f343 1303 	sbfx	r3, r3, #4, #4
 80192de:	b25b      	sxtb	r3, r3
                if( RegionCommonValueInRange( dr, ( channels[i + j].DrRange.Fields.Min & 0x0F ),
 80192e0:	f003 030f 	and.w	r3, r3, #15
 80192e4:	b25a      	sxtb	r2, r3
 80192e6:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80192ea:	4618      	mov	r0, r3
 80192ec:	f000 f81a 	bl	8019324 <RegionCommonValueInRange>
 80192f0:	4603      	mov	r3, r0
 80192f2:	2b01      	cmp	r3, #1
 80192f4:	d101      	bne.n	80192fa <RegionCommonChanVerifyDr+0xba>
                {
                    // At least 1 channel has been found we can return OK.
                    return true;
 80192f6:	2301      	movs	r3, #1
 80192f8:	e010      	b.n	801931c <RegionCommonChanVerifyDr+0xdc>
        for( uint8_t j = 0; j < 16; j++ )
 80192fa:	7b7b      	ldrb	r3, [r7, #13]
 80192fc:	3301      	adds	r3, #1
 80192fe:	737b      	strb	r3, [r7, #13]
 8019300:	7b7b      	ldrb	r3, [r7, #13]
 8019302:	2b0f      	cmp	r3, #15
 8019304:	d9be      	bls.n	8019284 <RegionCommonChanVerifyDr+0x44>
    for( uint8_t i = 0, k = 0; i < nbChannels; i += 16, k++ )
 8019306:	7bfb      	ldrb	r3, [r7, #15]
 8019308:	3310      	adds	r3, #16
 801930a:	73fb      	strb	r3, [r7, #15]
 801930c:	7bbb      	ldrb	r3, [r7, #14]
 801930e:	3301      	adds	r3, #1
 8019310:	73bb      	strb	r3, [r7, #14]
 8019312:	7bfa      	ldrb	r2, [r7, #15]
 8019314:	79fb      	ldrb	r3, [r7, #7]
 8019316:	429a      	cmp	r2, r3
 8019318:	d3b1      	bcc.n	801927e <RegionCommonChanVerifyDr+0x3e>
                }
            }
        }
    }
    return false;
 801931a:	2300      	movs	r3, #0
}
 801931c:	4618      	mov	r0, r3
 801931e:	3710      	adds	r7, #16
 8019320:	46bd      	mov	sp, r7
 8019322:	bd80      	pop	{r7, pc}

08019324 <RegionCommonValueInRange>:

uint8_t RegionCommonValueInRange( int8_t value, int8_t min, int8_t max )
{
 8019324:	b480      	push	{r7}
 8019326:	b083      	sub	sp, #12
 8019328:	af00      	add	r7, sp, #0
 801932a:	4603      	mov	r3, r0
 801932c:	71fb      	strb	r3, [r7, #7]
 801932e:	460b      	mov	r3, r1
 8019330:	71bb      	strb	r3, [r7, #6]
 8019332:	4613      	mov	r3, r2
 8019334:	717b      	strb	r3, [r7, #5]
    if( ( value >= min ) && ( value <= max ) )
 8019336:	f997 2007 	ldrsb.w	r2, [r7, #7]
 801933a:	f997 3006 	ldrsb.w	r3, [r7, #6]
 801933e:	429a      	cmp	r2, r3
 8019340:	db07      	blt.n	8019352 <RegionCommonValueInRange+0x2e>
 8019342:	f997 2007 	ldrsb.w	r2, [r7, #7]
 8019346:	f997 3005 	ldrsb.w	r3, [r7, #5]
 801934a:	429a      	cmp	r2, r3
 801934c:	dc01      	bgt.n	8019352 <RegionCommonValueInRange+0x2e>
    {
        return 1;
 801934e:	2301      	movs	r3, #1
 8019350:	e000      	b.n	8019354 <RegionCommonValueInRange+0x30>
    }
    return 0;
 8019352:	2300      	movs	r3, #0
}
 8019354:	4618      	mov	r0, r3
 8019356:	370c      	adds	r7, #12
 8019358:	46bd      	mov	sp, r7
 801935a:	bc80      	pop	{r7}
 801935c:	4770      	bx	lr

0801935e <RegionCommonChanDisable>:

bool RegionCommonChanDisable( uint16_t* channelsMask, uint8_t id, uint8_t maxChannels )
{
 801935e:	b480      	push	{r7}
 8019360:	b085      	sub	sp, #20
 8019362:	af00      	add	r7, sp, #0
 8019364:	6078      	str	r0, [r7, #4]
 8019366:	460b      	mov	r3, r1
 8019368:	70fb      	strb	r3, [r7, #3]
 801936a:	4613      	mov	r3, r2
 801936c:	70bb      	strb	r3, [r7, #2]
    uint8_t index = id / 16;
 801936e:	78fb      	ldrb	r3, [r7, #3]
 8019370:	091b      	lsrs	r3, r3, #4
 8019372:	73fb      	strb	r3, [r7, #15]

    if( ( index > ( maxChannels / 16 ) ) || ( id >= maxChannels ) )
 8019374:	78bb      	ldrb	r3, [r7, #2]
 8019376:	091b      	lsrs	r3, r3, #4
 8019378:	b2db      	uxtb	r3, r3
 801937a:	7bfa      	ldrb	r2, [r7, #15]
 801937c:	429a      	cmp	r2, r3
 801937e:	d803      	bhi.n	8019388 <RegionCommonChanDisable+0x2a>
 8019380:	78fa      	ldrb	r2, [r7, #3]
 8019382:	78bb      	ldrb	r3, [r7, #2]
 8019384:	429a      	cmp	r2, r3
 8019386:	d301      	bcc.n	801938c <RegionCommonChanDisable+0x2e>
    {
        return false;
 8019388:	2300      	movs	r3, #0
 801938a:	e017      	b.n	80193bc <RegionCommonChanDisable+0x5e>
    }

    // Deactivate channel
    channelsMask[index] &= ~( 1 << ( id % 16 ) );
 801938c:	7bfb      	ldrb	r3, [r7, #15]
 801938e:	005b      	lsls	r3, r3, #1
 8019390:	687a      	ldr	r2, [r7, #4]
 8019392:	4413      	add	r3, r2
 8019394:	881b      	ldrh	r3, [r3, #0]
 8019396:	b21a      	sxth	r2, r3
 8019398:	78fb      	ldrb	r3, [r7, #3]
 801939a:	f003 030f 	and.w	r3, r3, #15
 801939e:	2101      	movs	r1, #1
 80193a0:	fa01 f303 	lsl.w	r3, r1, r3
 80193a4:	b21b      	sxth	r3, r3
 80193a6:	43db      	mvns	r3, r3
 80193a8:	b21b      	sxth	r3, r3
 80193aa:	4013      	ands	r3, r2
 80193ac:	b219      	sxth	r1, r3
 80193ae:	7bfb      	ldrb	r3, [r7, #15]
 80193b0:	005b      	lsls	r3, r3, #1
 80193b2:	687a      	ldr	r2, [r7, #4]
 80193b4:	4413      	add	r3, r2
 80193b6:	b28a      	uxth	r2, r1
 80193b8:	801a      	strh	r2, [r3, #0]

    return true;
 80193ba:	2301      	movs	r3, #1
}
 80193bc:	4618      	mov	r0, r3
 80193be:	3714      	adds	r7, #20
 80193c0:	46bd      	mov	sp, r7
 80193c2:	bc80      	pop	{r7}
 80193c4:	4770      	bx	lr

080193c6 <RegionCommonCountChannels>:

uint8_t RegionCommonCountChannels( uint16_t* channelsMask, uint8_t startIdx, uint8_t stopIdx )
{
 80193c6:	b580      	push	{r7, lr}
 80193c8:	b084      	sub	sp, #16
 80193ca:	af00      	add	r7, sp, #0
 80193cc:	6078      	str	r0, [r7, #4]
 80193ce:	460b      	mov	r3, r1
 80193d0:	70fb      	strb	r3, [r7, #3]
 80193d2:	4613      	mov	r3, r2
 80193d4:	70bb      	strb	r3, [r7, #2]
    uint8_t nbChannels = 0;
 80193d6:	2300      	movs	r3, #0
 80193d8:	73fb      	strb	r3, [r7, #15]

    if( channelsMask == NULL )
 80193da:	687b      	ldr	r3, [r7, #4]
 80193dc:	2b00      	cmp	r3, #0
 80193de:	d101      	bne.n	80193e4 <RegionCommonCountChannels+0x1e>
    {
        return 0;
 80193e0:	2300      	movs	r3, #0
 80193e2:	e018      	b.n	8019416 <RegionCommonCountChannels+0x50>
    }

    for( uint8_t i = startIdx; i < stopIdx; i++ )
 80193e4:	78fb      	ldrb	r3, [r7, #3]
 80193e6:	73bb      	strb	r3, [r7, #14]
 80193e8:	e010      	b.n	801940c <RegionCommonCountChannels+0x46>
    {
        nbChannels += CountChannels( channelsMask[i], 16 );
 80193ea:	7bbb      	ldrb	r3, [r7, #14]
 80193ec:	005b      	lsls	r3, r3, #1
 80193ee:	687a      	ldr	r2, [r7, #4]
 80193f0:	4413      	add	r3, r2
 80193f2:	881b      	ldrh	r3, [r3, #0]
 80193f4:	2110      	movs	r1, #16
 80193f6:	4618      	mov	r0, r3
 80193f8:	f7ff fed8 	bl	80191ac <CountChannels>
 80193fc:	4603      	mov	r3, r0
 80193fe:	461a      	mov	r2, r3
 8019400:	7bfb      	ldrb	r3, [r7, #15]
 8019402:	4413      	add	r3, r2
 8019404:	73fb      	strb	r3, [r7, #15]
    for( uint8_t i = startIdx; i < stopIdx; i++ )
 8019406:	7bbb      	ldrb	r3, [r7, #14]
 8019408:	3301      	adds	r3, #1
 801940a:	73bb      	strb	r3, [r7, #14]
 801940c:	7bba      	ldrb	r2, [r7, #14]
 801940e:	78bb      	ldrb	r3, [r7, #2]
 8019410:	429a      	cmp	r2, r3
 8019412:	d3ea      	bcc.n	80193ea <RegionCommonCountChannels+0x24>
    }

    return nbChannels;
 8019414:	7bfb      	ldrb	r3, [r7, #15]
}
 8019416:	4618      	mov	r0, r3
 8019418:	3710      	adds	r7, #16
 801941a:	46bd      	mov	sp, r7
 801941c:	bd80      	pop	{r7, pc}

0801941e <RegionCommonChanMaskCopy>:

void RegionCommonChanMaskCopy( uint16_t* channelsMaskDest, uint16_t* channelsMaskSrc, uint8_t len )
{
 801941e:	b480      	push	{r7}
 8019420:	b087      	sub	sp, #28
 8019422:	af00      	add	r7, sp, #0
 8019424:	60f8      	str	r0, [r7, #12]
 8019426:	60b9      	str	r1, [r7, #8]
 8019428:	4613      	mov	r3, r2
 801942a:	71fb      	strb	r3, [r7, #7]
    if( ( channelsMaskDest != NULL ) && ( channelsMaskSrc != NULL ) )
 801942c:	68fb      	ldr	r3, [r7, #12]
 801942e:	2b00      	cmp	r3, #0
 8019430:	d016      	beq.n	8019460 <RegionCommonChanMaskCopy+0x42>
 8019432:	68bb      	ldr	r3, [r7, #8]
 8019434:	2b00      	cmp	r3, #0
 8019436:	d013      	beq.n	8019460 <RegionCommonChanMaskCopy+0x42>
    {
        for( uint8_t i = 0; i < len; i++ )
 8019438:	2300      	movs	r3, #0
 801943a:	75fb      	strb	r3, [r7, #23]
 801943c:	e00c      	b.n	8019458 <RegionCommonChanMaskCopy+0x3a>
        {
            channelsMaskDest[i] = channelsMaskSrc[i];
 801943e:	7dfb      	ldrb	r3, [r7, #23]
 8019440:	005b      	lsls	r3, r3, #1
 8019442:	68ba      	ldr	r2, [r7, #8]
 8019444:	441a      	add	r2, r3
 8019446:	7dfb      	ldrb	r3, [r7, #23]
 8019448:	005b      	lsls	r3, r3, #1
 801944a:	68f9      	ldr	r1, [r7, #12]
 801944c:	440b      	add	r3, r1
 801944e:	8812      	ldrh	r2, [r2, #0]
 8019450:	801a      	strh	r2, [r3, #0]
        for( uint8_t i = 0; i < len; i++ )
 8019452:	7dfb      	ldrb	r3, [r7, #23]
 8019454:	3301      	adds	r3, #1
 8019456:	75fb      	strb	r3, [r7, #23]
 8019458:	7dfa      	ldrb	r2, [r7, #23]
 801945a:	79fb      	ldrb	r3, [r7, #7]
 801945c:	429a      	cmp	r2, r3
 801945e:	d3ee      	bcc.n	801943e <RegionCommonChanMaskCopy+0x20>
        }
    }
}
 8019460:	bf00      	nop
 8019462:	371c      	adds	r7, #28
 8019464:	46bd      	mov	sp, r7
 8019466:	bc80      	pop	{r7}
 8019468:	4770      	bx	lr

0801946a <RegionCommonSetBandTxDone>:

void RegionCommonSetBandTxDone( Band_t* band, TimerTime_t lastTxAirTime, bool joined, SysTime_t elapsedTimeSinceStartup )
{
 801946a:	b082      	sub	sp, #8
 801946c:	b580      	push	{r7, lr}
 801946e:	b086      	sub	sp, #24
 8019470:	af00      	add	r7, sp, #0
 8019472:	60f8      	str	r0, [r7, #12]
 8019474:	60b9      	str	r1, [r7, #8]
 8019476:	627b      	str	r3, [r7, #36]	; 0x24
 8019478:	4613      	mov	r3, r2
 801947a:	71fb      	strb	r3, [r7, #7]
    // Get the band duty cycle. If not joined, the function either returns the join duty cycle
    // or the band duty cycle, whichever is more restrictive.
    uint16_t dutyCycle = GetDutyCycle( band, joined, elapsedTimeSinceStartup );
 801947c:	79f9      	ldrb	r1, [r7, #7]
 801947e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8019482:	cb0c      	ldmia	r3, {r2, r3}
 8019484:	68f8      	ldr	r0, [r7, #12]
 8019486:	f7ff fdcf 	bl	8019028 <GetDutyCycle>
 801948a:	4603      	mov	r3, r0
 801948c:	82fb      	strh	r3, [r7, #22]

    // Reduce with transmission time
    if( band->TimeCredits > ( lastTxAirTime * dutyCycle ) )
 801948e:	68fb      	ldr	r3, [r7, #12]
 8019490:	689a      	ldr	r2, [r3, #8]
 8019492:	8afb      	ldrh	r3, [r7, #22]
 8019494:	68b9      	ldr	r1, [r7, #8]
 8019496:	fb01 f303 	mul.w	r3, r1, r3
 801949a:	429a      	cmp	r2, r3
 801949c:	d909      	bls.n	80194b2 <RegionCommonSetBandTxDone+0x48>
    {
        // Reduce time credits by the time of air
        band->TimeCredits -= ( lastTxAirTime * dutyCycle );
 801949e:	68fb      	ldr	r3, [r7, #12]
 80194a0:	689a      	ldr	r2, [r3, #8]
 80194a2:	8afb      	ldrh	r3, [r7, #22]
 80194a4:	68b9      	ldr	r1, [r7, #8]
 80194a6:	fb01 f303 	mul.w	r3, r1, r3
 80194aa:	1ad2      	subs	r2, r2, r3
 80194ac:	68fb      	ldr	r3, [r7, #12]
 80194ae:	609a      	str	r2, [r3, #8]
    }
    else
    {
        band->TimeCredits = 0;
    }
}
 80194b0:	e002      	b.n	80194b8 <RegionCommonSetBandTxDone+0x4e>
        band->TimeCredits = 0;
 80194b2:	68fb      	ldr	r3, [r7, #12]
 80194b4:	2200      	movs	r2, #0
 80194b6:	609a      	str	r2, [r3, #8]
}
 80194b8:	bf00      	nop
 80194ba:	3718      	adds	r7, #24
 80194bc:	46bd      	mov	sp, r7
 80194be:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80194c2:	b002      	add	sp, #8
 80194c4:	4770      	bx	lr

080194c6 <RegionCommonUpdateBandTimeOff>:

TimerTime_t RegionCommonUpdateBandTimeOff( bool joined, Band_t* bands,
                                           uint8_t nbBands, bool dutyCycleEnabled,
                                           bool lastTxIsJoinRequest, SysTime_t elapsedTimeSinceStartup,
                                           TimerTime_t expectedTimeOnAir )
{
 80194c6:	b5f0      	push	{r4, r5, r6, r7, lr}
 80194c8:	b08d      	sub	sp, #52	; 0x34
 80194ca:	af04      	add	r7, sp, #16
 80194cc:	6039      	str	r1, [r7, #0]
 80194ce:	4611      	mov	r1, r2
 80194d0:	461a      	mov	r2, r3
 80194d2:	4603      	mov	r3, r0
 80194d4:	71fb      	strb	r3, [r7, #7]
 80194d6:	460b      	mov	r3, r1
 80194d8:	71bb      	strb	r3, [r7, #6]
 80194da:	4613      	mov	r3, r2
 80194dc:	717b      	strb	r3, [r7, #5]
    TimerTime_t minTimeToWait = TIMERTIME_T_MAX;
 80194de:	f04f 33ff 	mov.w	r3, #4294967295
 80194e2:	61fb      	str	r3, [r7, #28]
    TimerTime_t currentTime = TimerGetCurrentTime( );
 80194e4:	f006 fef6 	bl	80202d4 <UTIL_TIMER_GetCurrentTime>
 80194e8:	6178      	str	r0, [r7, #20]
    TimerTime_t creditCosts = 0;
 80194ea:	2300      	movs	r3, #0
 80194ec:	613b      	str	r3, [r7, #16]
    uint16_t dutyCycle = 1;
 80194ee:	2301      	movs	r3, #1
 80194f0:	81fb      	strh	r3, [r7, #14]
    uint8_t validBands = 0;
 80194f2:	2300      	movs	r3, #0
 80194f4:	76fb      	strb	r3, [r7, #27]

    for( uint8_t i = 0; i < nbBands; i++ )
 80194f6:	2300      	movs	r3, #0
 80194f8:	76bb      	strb	r3, [r7, #26]
 80194fa:	e06c      	b.n	80195d6 <RegionCommonUpdateBandTimeOff+0x110>
    {
        // Synchronization of bands and credits
        dutyCycle = UpdateTimeCredits( &bands[i], joined, dutyCycleEnabled,
 80194fc:	7eba      	ldrb	r2, [r7, #26]
 80194fe:	4613      	mov	r3, r2
 8019500:	009b      	lsls	r3, r3, #2
 8019502:	4413      	add	r3, r2
 8019504:	009b      	lsls	r3, r3, #2
 8019506:	461a      	mov	r2, r3
 8019508:	683b      	ldr	r3, [r7, #0]
 801950a:	189c      	adds	r4, r3, r2
 801950c:	f897 6038 	ldrb.w	r6, [r7, #56]	; 0x38
 8019510:	797a      	ldrb	r2, [r7, #5]
 8019512:	79fd      	ldrb	r5, [r7, #7]
 8019514:	697b      	ldr	r3, [r7, #20]
 8019516:	9302      	str	r3, [sp, #8]
 8019518:	46ec      	mov	ip, sp
 801951a:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 801951e:	e893 0003 	ldmia.w	r3, {r0, r1}
 8019522:	e88c 0003 	stmia.w	ip, {r0, r1}
 8019526:	4633      	mov	r3, r6
 8019528:	4629      	mov	r1, r5
 801952a:	4620      	mov	r0, r4
 801952c:	f7ff fdea 	bl	8019104 <UpdateTimeCredits>
 8019530:	4603      	mov	r3, r0
 8019532:	81fb      	strh	r3, [r7, #14]
                                       lastTxIsJoinRequest, elapsedTimeSinceStartup,
                                       currentTime );

        // Calculate the credit costs for the next transmission
        // with the duty cycle and the expected time on air
        creditCosts = expectedTimeOnAir * dutyCycle;
 8019534:	89fa      	ldrh	r2, [r7, #14]
 8019536:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8019538:	fb02 f303 	mul.w	r3, r2, r3
 801953c:	613b      	str	r3, [r7, #16]

        // Check if the band is ready for transmission. Its ready,
        // when the duty cycle is off, or the TimeCredits of the band
        // is higher than the credit costs for the transmission.
        if( ( bands[i].TimeCredits > creditCosts ) ||
 801953e:	7eba      	ldrb	r2, [r7, #26]
 8019540:	4613      	mov	r3, r2
 8019542:	009b      	lsls	r3, r3, #2
 8019544:	4413      	add	r3, r2
 8019546:	009b      	lsls	r3, r3, #2
 8019548:	461a      	mov	r2, r3
 801954a:	683b      	ldr	r3, [r7, #0]
 801954c:	4413      	add	r3, r2
 801954e:	689b      	ldr	r3, [r3, #8]
 8019550:	693a      	ldr	r2, [r7, #16]
 8019552:	429a      	cmp	r2, r3
 8019554:	d305      	bcc.n	8019562 <RegionCommonUpdateBandTimeOff+0x9c>
            ( dutyCycleEnabled == false ) )
 8019556:	797b      	ldrb	r3, [r7, #5]
 8019558:	f083 0301 	eor.w	r3, r3, #1
 801955c:	b2db      	uxtb	r3, r3
        if( ( bands[i].TimeCredits > creditCosts ) ||
 801955e:	2b00      	cmp	r3, #0
 8019560:	d00d      	beq.n	801957e <RegionCommonUpdateBandTimeOff+0xb8>
        {
            bands[i].ReadyForTransmission = true;
 8019562:	7eba      	ldrb	r2, [r7, #26]
 8019564:	4613      	mov	r3, r2
 8019566:	009b      	lsls	r3, r3, #2
 8019568:	4413      	add	r3, r2
 801956a:	009b      	lsls	r3, r3, #2
 801956c:	461a      	mov	r2, r3
 801956e:	683b      	ldr	r3, [r7, #0]
 8019570:	4413      	add	r3, r2
 8019572:	2201      	movs	r2, #1
 8019574:	741a      	strb	r2, [r3, #16]
            // This band is a potential candidate for an
            // upcoming transmission, so increase the counter.
            validBands++;
 8019576:	7efb      	ldrb	r3, [r7, #27]
 8019578:	3301      	adds	r3, #1
 801957a:	76fb      	strb	r3, [r7, #27]
 801957c:	e028      	b.n	80195d0 <RegionCommonUpdateBandTimeOff+0x10a>
        }
        else
        {
            // In this case, the band has not enough credits
            // for the next transmission.
            bands[i].ReadyForTransmission = false;
 801957e:	7eba      	ldrb	r2, [r7, #26]
 8019580:	4613      	mov	r3, r2
 8019582:	009b      	lsls	r3, r3, #2
 8019584:	4413      	add	r3, r2
 8019586:	009b      	lsls	r3, r3, #2
 8019588:	461a      	mov	r2, r3
 801958a:	683b      	ldr	r3, [r7, #0]
 801958c:	4413      	add	r3, r2
 801958e:	2200      	movs	r2, #0
 8019590:	741a      	strb	r2, [r3, #16]

            if( bands[i].MaxTimeCredits > creditCosts )
 8019592:	7eba      	ldrb	r2, [r7, #26]
 8019594:	4613      	mov	r3, r2
 8019596:	009b      	lsls	r3, r3, #2
 8019598:	4413      	add	r3, r2
 801959a:	009b      	lsls	r3, r3, #2
 801959c:	461a      	mov	r2, r3
 801959e:	683b      	ldr	r3, [r7, #0]
 80195a0:	4413      	add	r3, r2
 80195a2:	68db      	ldr	r3, [r3, #12]
 80195a4:	693a      	ldr	r2, [r7, #16]
 80195a6:	429a      	cmp	r2, r3
 80195a8:	d212      	bcs.n	80195d0 <RegionCommonUpdateBandTimeOff+0x10a>
                // The band can only be taken into account, if the maximum credits
                // of the band are higher than the credit costs.
                // We calculate the minTimeToWait among the bands which are not
                // ready for transmission and which are potentially available
                // for a transmission in the future.
                minTimeToWait = MIN( minTimeToWait, ( creditCosts - bands[i].TimeCredits ) );
 80195aa:	7eba      	ldrb	r2, [r7, #26]
 80195ac:	4613      	mov	r3, r2
 80195ae:	009b      	lsls	r3, r3, #2
 80195b0:	4413      	add	r3, r2
 80195b2:	009b      	lsls	r3, r3, #2
 80195b4:	461a      	mov	r2, r3
 80195b6:	683b      	ldr	r3, [r7, #0]
 80195b8:	4413      	add	r3, r2
 80195ba:	689b      	ldr	r3, [r3, #8]
 80195bc:	693a      	ldr	r2, [r7, #16]
 80195be:	1ad3      	subs	r3, r2, r3
 80195c0:	69fa      	ldr	r2, [r7, #28]
 80195c2:	4293      	cmp	r3, r2
 80195c4:	bf28      	it	cs
 80195c6:	4613      	movcs	r3, r2
 80195c8:	61fb      	str	r3, [r7, #28]
                // This band is a potential candidate for an
                // upcoming transmission (even if its time credits are not enough
                // at the moment), so increase the counter.
                validBands++;
 80195ca:	7efb      	ldrb	r3, [r7, #27]
 80195cc:	3301      	adds	r3, #1
 80195ce:	76fb      	strb	r3, [r7, #27]
    for( uint8_t i = 0; i < nbBands; i++ )
 80195d0:	7ebb      	ldrb	r3, [r7, #26]
 80195d2:	3301      	adds	r3, #1
 80195d4:	76bb      	strb	r3, [r7, #26]
 80195d6:	7eba      	ldrb	r2, [r7, #26]
 80195d8:	79bb      	ldrb	r3, [r7, #6]
 80195da:	429a      	cmp	r2, r3
 80195dc:	d38e      	bcc.n	80194fc <RegionCommonUpdateBandTimeOff+0x36>
            }
        }
    }


    if( validBands == 0 )
 80195de:	7efb      	ldrb	r3, [r7, #27]
 80195e0:	2b00      	cmp	r3, #0
 80195e2:	d102      	bne.n	80195ea <RegionCommonUpdateBandTimeOff+0x124>
    {
        // There is no valid band available to handle a transmission
        // in the given DUTY_CYCLE_TIME_PERIOD.
        return TIMERTIME_T_MAX;
 80195e4:	f04f 33ff 	mov.w	r3, #4294967295
 80195e8:	e000      	b.n	80195ec <RegionCommonUpdateBandTimeOff+0x126>
    }
    return minTimeToWait;
 80195ea:	69fb      	ldr	r3, [r7, #28]
}
 80195ec:	4618      	mov	r0, r3
 80195ee:	3724      	adds	r7, #36	; 0x24
 80195f0:	46bd      	mov	sp, r7
 80195f2:	bdf0      	pop	{r4, r5, r6, r7, pc}

080195f4 <RegionCommonParseLinkAdrReq>:

uint8_t RegionCommonParseLinkAdrReq( uint8_t* payload, RegionCommonLinkAdrParams_t* linkAdrParams )
{
 80195f4:	b480      	push	{r7}
 80195f6:	b085      	sub	sp, #20
 80195f8:	af00      	add	r7, sp, #0
 80195fa:	6078      	str	r0, [r7, #4]
 80195fc:	6039      	str	r1, [r7, #0]
    uint8_t retIndex = 0;
 80195fe:	2300      	movs	r3, #0
 8019600:	73fb      	strb	r3, [r7, #15]

    if( payload[0] == SRV_MAC_LINK_ADR_REQ )
 8019602:	687b      	ldr	r3, [r7, #4]
 8019604:	781b      	ldrb	r3, [r3, #0]
 8019606:	2b03      	cmp	r3, #3
 8019608:	d13f      	bne.n	801968a <RegionCommonParseLinkAdrReq+0x96>
    {
        // Parse datarate and tx power
        linkAdrParams->Datarate = payload[1];
 801960a:	687b      	ldr	r3, [r7, #4]
 801960c:	3301      	adds	r3, #1
 801960e:	781b      	ldrb	r3, [r3, #0]
 8019610:	b25a      	sxtb	r2, r3
 8019612:	683b      	ldr	r3, [r7, #0]
 8019614:	705a      	strb	r2, [r3, #1]
        linkAdrParams->TxPower = linkAdrParams->Datarate & 0x0F;
 8019616:	683b      	ldr	r3, [r7, #0]
 8019618:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801961c:	f003 030f 	and.w	r3, r3, #15
 8019620:	b25a      	sxtb	r2, r3
 8019622:	683b      	ldr	r3, [r7, #0]
 8019624:	709a      	strb	r2, [r3, #2]
        linkAdrParams->Datarate = ( linkAdrParams->Datarate >> 4 ) & 0x0F;
 8019626:	683b      	ldr	r3, [r7, #0]
 8019628:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801962c:	b2db      	uxtb	r3, r3
 801962e:	091b      	lsrs	r3, r3, #4
 8019630:	b2db      	uxtb	r3, r3
 8019632:	b25a      	sxtb	r2, r3
 8019634:	683b      	ldr	r3, [r7, #0]
 8019636:	705a      	strb	r2, [r3, #1]
        // Parse ChMask
        linkAdrParams->ChMask = ( uint16_t )payload[2];
 8019638:	687b      	ldr	r3, [r7, #4]
 801963a:	3302      	adds	r3, #2
 801963c:	781b      	ldrb	r3, [r3, #0]
 801963e:	b29a      	uxth	r2, r3
 8019640:	683b      	ldr	r3, [r7, #0]
 8019642:	809a      	strh	r2, [r3, #4]
        linkAdrParams->ChMask |= ( uint16_t )payload[3] << 8;
 8019644:	683b      	ldr	r3, [r7, #0]
 8019646:	889b      	ldrh	r3, [r3, #4]
 8019648:	b21a      	sxth	r2, r3
 801964a:	687b      	ldr	r3, [r7, #4]
 801964c:	3303      	adds	r3, #3
 801964e:	781b      	ldrb	r3, [r3, #0]
 8019650:	021b      	lsls	r3, r3, #8
 8019652:	b21b      	sxth	r3, r3
 8019654:	4313      	orrs	r3, r2
 8019656:	b21b      	sxth	r3, r3
 8019658:	b29a      	uxth	r2, r3
 801965a:	683b      	ldr	r3, [r7, #0]
 801965c:	809a      	strh	r2, [r3, #4]
        // Parse ChMaskCtrl and nbRep
        linkAdrParams->NbRep = payload[4];
 801965e:	687b      	ldr	r3, [r7, #4]
 8019660:	791a      	ldrb	r2, [r3, #4]
 8019662:	683b      	ldr	r3, [r7, #0]
 8019664:	701a      	strb	r2, [r3, #0]
        linkAdrParams->ChMaskCtrl = ( linkAdrParams->NbRep >> 4 ) & 0x07;
 8019666:	683b      	ldr	r3, [r7, #0]
 8019668:	781b      	ldrb	r3, [r3, #0]
 801966a:	091b      	lsrs	r3, r3, #4
 801966c:	b2db      	uxtb	r3, r3
 801966e:	f003 0307 	and.w	r3, r3, #7
 8019672:	b2da      	uxtb	r2, r3
 8019674:	683b      	ldr	r3, [r7, #0]
 8019676:	70da      	strb	r2, [r3, #3]
        linkAdrParams->NbRep &= 0x0F;
 8019678:	683b      	ldr	r3, [r7, #0]
 801967a:	781b      	ldrb	r3, [r3, #0]
 801967c:	f003 030f 	and.w	r3, r3, #15
 8019680:	b2da      	uxtb	r2, r3
 8019682:	683b      	ldr	r3, [r7, #0]
 8019684:	701a      	strb	r2, [r3, #0]

        // LinkAdrReq has 4 bytes length + 1 byte CMD
        retIndex = 5;
 8019686:	2305      	movs	r3, #5
 8019688:	73fb      	strb	r3, [r7, #15]
    }
    return retIndex;
 801968a:	7bfb      	ldrb	r3, [r7, #15]
}
 801968c:	4618      	mov	r0, r3
 801968e:	3714      	adds	r7, #20
 8019690:	46bd      	mov	sp, r7
 8019692:	bc80      	pop	{r7}
 8019694:	4770      	bx	lr

08019696 <RegionCommonLinkAdrReqVerifyParams>:

uint8_t RegionCommonLinkAdrReqVerifyParams( RegionCommonLinkAdrReqVerifyParams_t* verifyParams, int8_t* dr, int8_t* txPow, uint8_t* nbRep )
{
 8019696:	b5b0      	push	{r4, r5, r7, lr}
 8019698:	b088      	sub	sp, #32
 801969a:	af02      	add	r7, sp, #8
 801969c:	60f8      	str	r0, [r7, #12]
 801969e:	60b9      	str	r1, [r7, #8]
 80196a0:	607a      	str	r2, [r7, #4]
 80196a2:	603b      	str	r3, [r7, #0]
    uint8_t status = verifyParams->Status;
 80196a4:	68fb      	ldr	r3, [r7, #12]
 80196a6:	791b      	ldrb	r3, [r3, #4]
 80196a8:	75fb      	strb	r3, [r7, #23]
    int8_t datarate = verifyParams->Datarate;
 80196aa:	68fb      	ldr	r3, [r7, #12]
 80196ac:	799b      	ldrb	r3, [r3, #6]
 80196ae:	75bb      	strb	r3, [r7, #22]
    int8_t txPower = verifyParams->TxPower;
 80196b0:	68fb      	ldr	r3, [r7, #12]
 80196b2:	79db      	ldrb	r3, [r3, #7]
 80196b4:	757b      	strb	r3, [r7, #21]
    int8_t nbRepetitions = verifyParams->NbRep;
 80196b6:	68fb      	ldr	r3, [r7, #12]
 80196b8:	7a1b      	ldrb	r3, [r3, #8]
 80196ba:	753b      	strb	r3, [r7, #20]

    // Handle the case when ADR is off.
    if( verifyParams->AdrEnabled == false )
 80196bc:	68fb      	ldr	r3, [r7, #12]
 80196be:	795b      	ldrb	r3, [r3, #5]
 80196c0:	f083 0301 	eor.w	r3, r3, #1
 80196c4:	b2db      	uxtb	r3, r3
 80196c6:	2b00      	cmp	r3, #0
 80196c8:	d008      	beq.n	80196dc <RegionCommonLinkAdrReqVerifyParams+0x46>
    {
        // When ADR is off, we are allowed to change the channels mask
        nbRepetitions = verifyParams->CurrentNbRep;
 80196ca:	68fb      	ldr	r3, [r7, #12]
 80196cc:	7adb      	ldrb	r3, [r3, #11]
 80196ce:	753b      	strb	r3, [r7, #20]
        datarate =  verifyParams->CurrentDatarate;
 80196d0:	68fb      	ldr	r3, [r7, #12]
 80196d2:	7a5b      	ldrb	r3, [r3, #9]
 80196d4:	75bb      	strb	r3, [r7, #22]
        txPower =  verifyParams->CurrentTxPower;
 80196d6:	68fb      	ldr	r3, [r7, #12]
 80196d8:	7a9b      	ldrb	r3, [r3, #10]
 80196da:	757b      	strb	r3, [r7, #21]
    }

    if( status != 0 )
 80196dc:	7dfb      	ldrb	r3, [r7, #23]
 80196de:	2b00      	cmp	r3, #0
 80196e0:	d03a      	beq.n	8019758 <RegionCommonLinkAdrReqVerifyParams+0xc2>
    {
        // Verify datarate. The variable phyParam. Value contains the minimum allowed datarate.
        if( RegionCommonChanVerifyDr( verifyParams->NbChannels, verifyParams->ChannelsMask, datarate,
 80196e2:	68fb      	ldr	r3, [r7, #12]
 80196e4:	7b18      	ldrb	r0, [r3, #12]
 80196e6:	68fb      	ldr	r3, [r7, #12]
 80196e8:	6919      	ldr	r1, [r3, #16]
 80196ea:	68fb      	ldr	r3, [r7, #12]
 80196ec:	f993 5014 	ldrsb.w	r5, [r3, #20]
 80196f0:	68fb      	ldr	r3, [r7, #12]
 80196f2:	f993 3015 	ldrsb.w	r3, [r3, #21]
 80196f6:	68fa      	ldr	r2, [r7, #12]
 80196f8:	6992      	ldr	r2, [r2, #24]
 80196fa:	f997 4016 	ldrsb.w	r4, [r7, #22]
 80196fe:	9201      	str	r2, [sp, #4]
 8019700:	9300      	str	r3, [sp, #0]
 8019702:	462b      	mov	r3, r5
 8019704:	4622      	mov	r2, r4
 8019706:	f7ff fd9b 	bl	8019240 <RegionCommonChanVerifyDr>
 801970a:	4603      	mov	r3, r0
                                      verifyParams->MinDatarate, verifyParams->MaxDatarate, verifyParams->Channels  ) == false )
 801970c:	f083 0301 	eor.w	r3, r3, #1
 8019710:	b2db      	uxtb	r3, r3
        if( RegionCommonChanVerifyDr( verifyParams->NbChannels, verifyParams->ChannelsMask, datarate,
 8019712:	2b00      	cmp	r3, #0
 8019714:	d003      	beq.n	801971e <RegionCommonLinkAdrReqVerifyParams+0x88>
        {
            status &= 0xFD; // Datarate KO
 8019716:	7dfb      	ldrb	r3, [r7, #23]
 8019718:	f023 0302 	bic.w	r3, r3, #2
 801971c:	75fb      	strb	r3, [r7, #23]
        }

        // Verify tx power
        if( RegionCommonValueInRange( txPower, verifyParams->MaxTxPower, verifyParams->MinTxPower ) == 0 )
 801971e:	68fb      	ldr	r3, [r7, #12]
 8019720:	f993 101d 	ldrsb.w	r1, [r3, #29]
 8019724:	68fb      	ldr	r3, [r7, #12]
 8019726:	f993 201c 	ldrsb.w	r2, [r3, #28]
 801972a:	f997 3015 	ldrsb.w	r3, [r7, #21]
 801972e:	4618      	mov	r0, r3
 8019730:	f7ff fdf8 	bl	8019324 <RegionCommonValueInRange>
 8019734:	4603      	mov	r3, r0
 8019736:	2b00      	cmp	r3, #0
 8019738:	d10e      	bne.n	8019758 <RegionCommonLinkAdrReqVerifyParams+0xc2>
        {
            // Verify if the maximum TX power is exceeded
            if( verifyParams->MaxTxPower > txPower )
 801973a:	68fb      	ldr	r3, [r7, #12]
 801973c:	f993 301d 	ldrsb.w	r3, [r3, #29]
 8019740:	f997 2015 	ldrsb.w	r2, [r7, #21]
 8019744:	429a      	cmp	r2, r3
 8019746:	da03      	bge.n	8019750 <RegionCommonLinkAdrReqVerifyParams+0xba>
            { // Apply maximum TX power. Accept TX power.
                txPower = verifyParams->MaxTxPower;
 8019748:	68fb      	ldr	r3, [r7, #12]
 801974a:	7f5b      	ldrb	r3, [r3, #29]
 801974c:	757b      	strb	r3, [r7, #21]
 801974e:	e003      	b.n	8019758 <RegionCommonLinkAdrReqVerifyParams+0xc2>
            }
            else
            {
                status &= 0xFB; // TxPower KO
 8019750:	7dfb      	ldrb	r3, [r7, #23]
 8019752:	f023 0304 	bic.w	r3, r3, #4
 8019756:	75fb      	strb	r3, [r7, #23]
            }
        }
    }

    // If the status is ok, verify the NbRep
    if( status == 0x07 )
 8019758:	7dfb      	ldrb	r3, [r7, #23]
 801975a:	2b07      	cmp	r3, #7
 801975c:	d105      	bne.n	801976a <RegionCommonLinkAdrReqVerifyParams+0xd4>
    {
        if( nbRepetitions == 0 )
 801975e:	f997 3014 	ldrsb.w	r3, [r7, #20]
 8019762:	2b00      	cmp	r3, #0
 8019764:	d101      	bne.n	801976a <RegionCommonLinkAdrReqVerifyParams+0xd4>
        { // Restore the default value according to the LoRaWAN specification
            nbRepetitions = 1;
 8019766:	2301      	movs	r3, #1
 8019768:	753b      	strb	r3, [r7, #20]
        }
    }

    // Apply changes
    *dr = datarate;
 801976a:	68bb      	ldr	r3, [r7, #8]
 801976c:	7dba      	ldrb	r2, [r7, #22]
 801976e:	701a      	strb	r2, [r3, #0]
    *txPow = txPower;
 8019770:	687b      	ldr	r3, [r7, #4]
 8019772:	7d7a      	ldrb	r2, [r7, #21]
 8019774:	701a      	strb	r2, [r3, #0]
    *nbRep = nbRepetitions;
 8019776:	7d3a      	ldrb	r2, [r7, #20]
 8019778:	683b      	ldr	r3, [r7, #0]
 801977a:	701a      	strb	r2, [r3, #0]

    return status;
 801977c:	7dfb      	ldrb	r3, [r7, #23]
}
 801977e:	4618      	mov	r0, r3
 8019780:	3718      	adds	r7, #24
 8019782:	46bd      	mov	sp, r7
 8019784:	bdb0      	pop	{r4, r5, r7, pc}
	...

08019788 <RegionCommonComputeSymbolTimeLoRa>:

/* ST_WORKAROUND_BEGIN: remove float/double */
uint32_t RegionCommonComputeSymbolTimeLoRa( uint8_t phyDr, uint32_t bandwidth )
{
 8019788:	b480      	push	{r7}
 801978a:	b083      	sub	sp, #12
 801978c:	af00      	add	r7, sp, #0
 801978e:	4603      	mov	r3, r0
 8019790:	6039      	str	r1, [r7, #0]
 8019792:	71fb      	strb	r3, [r7, #7]
    return (1000000000UL/bandwidth) * (1 << phyDr);
 8019794:	4a05      	ldr	r2, [pc, #20]	; (80197ac <RegionCommonComputeSymbolTimeLoRa+0x24>)
 8019796:	683b      	ldr	r3, [r7, #0]
 8019798:	fbb2 f2f3 	udiv	r2, r2, r3
 801979c:	79fb      	ldrb	r3, [r7, #7]
 801979e:	fa02 f303 	lsl.w	r3, r2, r3
}
 80197a2:	4618      	mov	r0, r3
 80197a4:	370c      	adds	r7, #12
 80197a6:	46bd      	mov	sp, r7
 80197a8:	bc80      	pop	{r7}
 80197aa:	4770      	bx	lr
 80197ac:	3b9aca00 	.word	0x3b9aca00

080197b0 <RegionCommonComputeSymbolTimeFsk>:

uint32_t RegionCommonComputeSymbolTimeFsk( uint8_t phyDr )
{
 80197b0:	b480      	push	{r7}
 80197b2:	b083      	sub	sp, #12
 80197b4:	af00      	add	r7, sp, #0
 80197b6:	4603      	mov	r3, r0
 80197b8:	71fb      	strb	r3, [r7, #7]
    // ((8 * 1000000) / 50);
    return 160000UL;
 80197ba:	4b03      	ldr	r3, [pc, #12]	; (80197c8 <RegionCommonComputeSymbolTimeFsk+0x18>)
}
 80197bc:	4618      	mov	r0, r3
 80197be:	370c      	adds	r7, #12
 80197c0:	46bd      	mov	sp, r7
 80197c2:	bc80      	pop	{r7}
 80197c4:	4770      	bx	lr
 80197c6:	bf00      	nop
 80197c8:	00027100 	.word	0x00027100

080197cc <RegionCommonComputeRxWindowParameters>:

void RegionCommonComputeRxWindowParameters( uint32_t tSymbol, uint8_t minRxSymbols, uint32_t rxError, uint32_t wakeUpTime, uint32_t* windowTimeout, int32_t* windowOffset )
{
 80197cc:	b480      	push	{r7}
 80197ce:	b085      	sub	sp, #20
 80197d0:	af00      	add	r7, sp, #0
 80197d2:	60f8      	str	r0, [r7, #12]
 80197d4:	607a      	str	r2, [r7, #4]
 80197d6:	603b      	str	r3, [r7, #0]
 80197d8:	460b      	mov	r3, r1
 80197da:	72fb      	strb	r3, [r7, #11]
  *windowTimeout = MAX( (uint32_t)2 * minRxSymbols - 8 + DIVC(2 * rxError * 1000000UL, tSymbol ), minRxSymbols);
 80197dc:	7afa      	ldrb	r2, [r7, #11]
 80197de:	7afb      	ldrb	r3, [r7, #11]
 80197e0:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 80197e4:	3b04      	subs	r3, #4
 80197e6:	0059      	lsls	r1, r3, #1
 80197e8:	687b      	ldr	r3, [r7, #4]
 80197ea:	4817      	ldr	r0, [pc, #92]	; (8019848 <RegionCommonComputeRxWindowParameters+0x7c>)
 80197ec:	fb00 f003 	mul.w	r0, r0, r3
 80197f0:	68fb      	ldr	r3, [r7, #12]
 80197f2:	4403      	add	r3, r0
 80197f4:	1e58      	subs	r0, r3, #1
 80197f6:	68fb      	ldr	r3, [r7, #12]
 80197f8:	fbb0 f3f3 	udiv	r3, r0, r3
 80197fc:	440b      	add	r3, r1
 80197fe:	429a      	cmp	r2, r3
 8019800:	bf38      	it	cc
 8019802:	461a      	movcc	r2, r3
 8019804:	69bb      	ldr	r3, [r7, #24]
 8019806:	601a      	str	r2, [r3, #0]
  *windowOffset = DIVC((int32_t)(4 * tSymbol - ((*windowTimeout * tSymbol) >> 1)), 1000000L) - 1 - wakeUpTime;
 8019808:	68fb      	ldr	r3, [r7, #12]
 801980a:	009a      	lsls	r2, r3, #2
 801980c:	69bb      	ldr	r3, [r7, #24]
 801980e:	681b      	ldr	r3, [r3, #0]
 8019810:	68f9      	ldr	r1, [r7, #12]
 8019812:	fb01 f303 	mul.w	r3, r1, r3
 8019816:	085b      	lsrs	r3, r3, #1
 8019818:	1ad3      	subs	r3, r2, r3
 801981a:	f503 2374 	add.w	r3, r3, #999424	; 0xf4000
 801981e:	f203 233f 	addw	r3, r3, #575	; 0x23f
 8019822:	4a0a      	ldr	r2, [pc, #40]	; (801984c <RegionCommonComputeRxWindowParameters+0x80>)
 8019824:	fb82 1203 	smull	r1, r2, r2, r3
 8019828:	1492      	asrs	r2, r2, #18
 801982a:	17db      	asrs	r3, r3, #31
 801982c:	1ad3      	subs	r3, r2, r3
 801982e:	461a      	mov	r2, r3
 8019830:	683b      	ldr	r3, [r7, #0]
 8019832:	1ad3      	subs	r3, r2, r3
 8019834:	3b01      	subs	r3, #1
 8019836:	461a      	mov	r2, r3
 8019838:	69fb      	ldr	r3, [r7, #28]
 801983a:	601a      	str	r2, [r3, #0]
}
 801983c:	bf00      	nop
 801983e:	3714      	adds	r7, #20
 8019840:	46bd      	mov	sp, r7
 8019842:	bc80      	pop	{r7}
 8019844:	4770      	bx	lr
 8019846:	bf00      	nop
 8019848:	001e8480 	.word	0x001e8480
 801984c:	431bde83 	.word	0x431bde83

08019850 <RegionCommonComputeTxPower>:
/* ST_WORKAROUND_END */

int8_t RegionCommonComputeTxPower( int8_t txPowerIndex, float maxEirp, float antennaGain )
{
 8019850:	b580      	push	{r7, lr}
 8019852:	b086      	sub	sp, #24
 8019854:	af00      	add	r7, sp, #0
 8019856:	4603      	mov	r3, r0
 8019858:	60b9      	str	r1, [r7, #8]
 801985a:	607a      	str	r2, [r7, #4]
 801985c:	73fb      	strb	r3, [r7, #15]
    int8_t phyTxPower = 0;
 801985e:	2300      	movs	r3, #0
 8019860:	75fb      	strb	r3, [r7, #23]

    phyTxPower = ( int8_t )floor( ( maxEirp - ( txPowerIndex * 2U ) ) - antennaGain );
 8019862:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8019866:	005b      	lsls	r3, r3, #1
 8019868:	4618      	mov	r0, r3
 801986a:	f7e7 f803 	bl	8000874 <__aeabi_ui2f>
 801986e:	4603      	mov	r3, r0
 8019870:	4619      	mov	r1, r3
 8019872:	68b8      	ldr	r0, [r7, #8]
 8019874:	f7e6 ff4c 	bl	8000710 <__aeabi_fsub>
 8019878:	4603      	mov	r3, r0
 801987a:	6879      	ldr	r1, [r7, #4]
 801987c:	4618      	mov	r0, r3
 801987e:	f7e6 ff47 	bl	8000710 <__aeabi_fsub>
 8019882:	4603      	mov	r3, r0
 8019884:	4618      	mov	r0, r3
 8019886:	f7e6 fe37 	bl	80004f8 <__aeabi_f2d>
 801988a:	4602      	mov	r2, r0
 801988c:	460b      	mov	r3, r1
 801988e:	4610      	mov	r0, r2
 8019890:	4619      	mov	r1, r3
 8019892:	f007 f875 	bl	8020980 <floor>
 8019896:	4602      	mov	r2, r0
 8019898:	460b      	mov	r3, r1
 801989a:	4610      	mov	r0, r2
 801989c:	4619      	mov	r1, r3
 801989e:	f7e6 ff0b 	bl	80006b8 <__aeabi_d2iz>
 80198a2:	4603      	mov	r3, r0
 80198a4:	75fb      	strb	r3, [r7, #23]

    return phyTxPower;
 80198a6:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80198aa:	4618      	mov	r0, r3
 80198ac:	3718      	adds	r7, #24
 80198ae:	46bd      	mov	sp, r7
 80198b0:	bd80      	pop	{r7, pc}

080198b2 <RegionCommonCountNbOfEnabledChannels>:
    MW_LOG(TS_ON, VLEVEL_M, "RX_BC on freq %d Hz at DR %d\r\n", rxBeaconSetupParams->Frequency, rxBeaconSetupParams->BeaconDatarate );
}

void RegionCommonCountNbOfEnabledChannels( RegionCommonCountNbOfEnabledChannelsParams_t* countNbOfEnabledChannelsParams,
                                           uint8_t* enabledChannels, uint8_t* nbEnabledChannels, uint8_t* nbRestrictedChannels )
{
 80198b2:	b590      	push	{r4, r7, lr}
 80198b4:	b087      	sub	sp, #28
 80198b6:	af00      	add	r7, sp, #0
 80198b8:	60f8      	str	r0, [r7, #12]
 80198ba:	60b9      	str	r1, [r7, #8]
 80198bc:	607a      	str	r2, [r7, #4]
 80198be:	603b      	str	r3, [r7, #0]
    uint8_t nbChannelCount = 0;
 80198c0:	2300      	movs	r3, #0
 80198c2:	75fb      	strb	r3, [r7, #23]
    uint8_t nbRestrictedChannelsCount = 0;
 80198c4:	2300      	movs	r3, #0
 80198c6:	75bb      	strb	r3, [r7, #22]

    for( uint8_t i = 0, k = 0; i < countNbOfEnabledChannelsParams->MaxNbChannels; i += 16, k++ )
 80198c8:	2300      	movs	r3, #0
 80198ca:	757b      	strb	r3, [r7, #21]
 80198cc:	2300      	movs	r3, #0
 80198ce:	753b      	strb	r3, [r7, #20]
 80198d0:	e098      	b.n	8019a04 <RegionCommonCountNbOfEnabledChannels+0x152>
    {
        for( uint8_t j = 0; j < 16; j++ )
 80198d2:	2300      	movs	r3, #0
 80198d4:	74fb      	strb	r3, [r7, #19]
 80198d6:	e08b      	b.n	80199f0 <RegionCommonCountNbOfEnabledChannels+0x13e>
        {
            if( ( countNbOfEnabledChannelsParams->ChannelsMask[k] & ( 1 << j ) ) != 0 )
 80198d8:	68fb      	ldr	r3, [r7, #12]
 80198da:	685a      	ldr	r2, [r3, #4]
 80198dc:	7d3b      	ldrb	r3, [r7, #20]
 80198de:	005b      	lsls	r3, r3, #1
 80198e0:	4413      	add	r3, r2
 80198e2:	881b      	ldrh	r3, [r3, #0]
 80198e4:	461a      	mov	r2, r3
 80198e6:	7cfb      	ldrb	r3, [r7, #19]
 80198e8:	fa42 f303 	asr.w	r3, r2, r3
 80198ec:	f003 0301 	and.w	r3, r3, #1
 80198f0:	2b00      	cmp	r3, #0
 80198f2:	d07a      	beq.n	80199ea <RegionCommonCountNbOfEnabledChannels+0x138>
            {
                if( countNbOfEnabledChannelsParams->Channels[i + j].Frequency == 0 )
 80198f4:	68fb      	ldr	r3, [r7, #12]
 80198f6:	689a      	ldr	r2, [r3, #8]
 80198f8:	7d79      	ldrb	r1, [r7, #21]
 80198fa:	7cfb      	ldrb	r3, [r7, #19]
 80198fc:	440b      	add	r3, r1
 80198fe:	4619      	mov	r1, r3
 8019900:	460b      	mov	r3, r1
 8019902:	005b      	lsls	r3, r3, #1
 8019904:	440b      	add	r3, r1
 8019906:	009b      	lsls	r3, r3, #2
 8019908:	4413      	add	r3, r2
 801990a:	681b      	ldr	r3, [r3, #0]
 801990c:	2b00      	cmp	r3, #0
 801990e:	d067      	beq.n	80199e0 <RegionCommonCountNbOfEnabledChannels+0x12e>
                { // Check if the channel is enabled
                    continue;
                }
                if( ( countNbOfEnabledChannelsParams->Joined == false ) &&
 8019910:	68fb      	ldr	r3, [r7, #12]
 8019912:	781b      	ldrb	r3, [r3, #0]
 8019914:	f083 0301 	eor.w	r3, r3, #1
 8019918:	b2db      	uxtb	r3, r3
 801991a:	2b00      	cmp	r3, #0
 801991c:	d00d      	beq.n	801993a <RegionCommonCountNbOfEnabledChannels+0x88>
                    ( countNbOfEnabledChannelsParams->JoinChannels > 0 ) )
 801991e:	68fb      	ldr	r3, [r7, #12]
 8019920:	8a5b      	ldrh	r3, [r3, #18]
                if( ( countNbOfEnabledChannelsParams->Joined == false ) &&
 8019922:	2b00      	cmp	r3, #0
 8019924:	d009      	beq.n	801993a <RegionCommonCountNbOfEnabledChannels+0x88>
                {
                    if( ( countNbOfEnabledChannelsParams->JoinChannels & ( 1 << j ) ) == 0 )
 8019926:	68fb      	ldr	r3, [r7, #12]
 8019928:	8a5b      	ldrh	r3, [r3, #18]
 801992a:	461a      	mov	r2, r3
 801992c:	7cfb      	ldrb	r3, [r7, #19]
 801992e:	fa42 f303 	asr.w	r3, r2, r3
 8019932:	f003 0301 	and.w	r3, r3, #1
 8019936:	2b00      	cmp	r3, #0
 8019938:	d054      	beq.n	80199e4 <RegionCommonCountNbOfEnabledChannels+0x132>
                    {
                        continue;
                    }
                }
                if( RegionCommonValueInRange( countNbOfEnabledChannelsParams->Datarate,
 801993a:	68fb      	ldr	r3, [r7, #12]
 801993c:	785b      	ldrb	r3, [r3, #1]
 801993e:	b258      	sxtb	r0, r3
                                              countNbOfEnabledChannelsParams->Channels[i + j].DrRange.Fields.Min,
 8019940:	68fb      	ldr	r3, [r7, #12]
 8019942:	689a      	ldr	r2, [r3, #8]
 8019944:	7d79      	ldrb	r1, [r7, #21]
 8019946:	7cfb      	ldrb	r3, [r7, #19]
 8019948:	440b      	add	r3, r1
 801994a:	4619      	mov	r1, r3
 801994c:	460b      	mov	r3, r1
 801994e:	005b      	lsls	r3, r3, #1
 8019950:	440b      	add	r3, r1
 8019952:	009b      	lsls	r3, r3, #2
 8019954:	4413      	add	r3, r2
 8019956:	7a1b      	ldrb	r3, [r3, #8]
 8019958:	f343 0303 	sbfx	r3, r3, #0, #4
 801995c:	b25b      	sxtb	r3, r3
                if( RegionCommonValueInRange( countNbOfEnabledChannelsParams->Datarate,
 801995e:	461c      	mov	r4, r3
                                              countNbOfEnabledChannelsParams->Channels[i + j].DrRange.Fields.Max ) == false )
 8019960:	68fb      	ldr	r3, [r7, #12]
 8019962:	689a      	ldr	r2, [r3, #8]
 8019964:	7d79      	ldrb	r1, [r7, #21]
 8019966:	7cfb      	ldrb	r3, [r7, #19]
 8019968:	440b      	add	r3, r1
 801996a:	4619      	mov	r1, r3
 801996c:	460b      	mov	r3, r1
 801996e:	005b      	lsls	r3, r3, #1
 8019970:	440b      	add	r3, r1
 8019972:	009b      	lsls	r3, r3, #2
 8019974:	4413      	add	r3, r2
 8019976:	7a1b      	ldrb	r3, [r3, #8]
 8019978:	f343 1303 	sbfx	r3, r3, #4, #4
 801997c:	b25b      	sxtb	r3, r3
                if( RegionCommonValueInRange( countNbOfEnabledChannelsParams->Datarate,
 801997e:	461a      	mov	r2, r3
 8019980:	4621      	mov	r1, r4
 8019982:	f7ff fccf 	bl	8019324 <RegionCommonValueInRange>
 8019986:	4603      	mov	r3, r0
 8019988:	2b00      	cmp	r3, #0
 801998a:	d02d      	beq.n	80199e8 <RegionCommonCountNbOfEnabledChannels+0x136>
                { // Check if the current channel selection supports the given datarate
                    continue;
                }
                if( countNbOfEnabledChannelsParams->Bands[countNbOfEnabledChannelsParams->Channels[i + j].Band].ReadyForTransmission == false )
 801998c:	68fb      	ldr	r3, [r7, #12]
 801998e:	68da      	ldr	r2, [r3, #12]
 8019990:	68fb      	ldr	r3, [r7, #12]
 8019992:	6899      	ldr	r1, [r3, #8]
 8019994:	7d78      	ldrb	r0, [r7, #21]
 8019996:	7cfb      	ldrb	r3, [r7, #19]
 8019998:	4403      	add	r3, r0
 801999a:	4618      	mov	r0, r3
 801999c:	4603      	mov	r3, r0
 801999e:	005b      	lsls	r3, r3, #1
 80199a0:	4403      	add	r3, r0
 80199a2:	009b      	lsls	r3, r3, #2
 80199a4:	440b      	add	r3, r1
 80199a6:	7a5b      	ldrb	r3, [r3, #9]
 80199a8:	4619      	mov	r1, r3
 80199aa:	460b      	mov	r3, r1
 80199ac:	009b      	lsls	r3, r3, #2
 80199ae:	440b      	add	r3, r1
 80199b0:	009b      	lsls	r3, r3, #2
 80199b2:	4413      	add	r3, r2
 80199b4:	7c1b      	ldrb	r3, [r3, #16]
 80199b6:	f083 0301 	eor.w	r3, r3, #1
 80199ba:	b2db      	uxtb	r3, r3
 80199bc:	2b00      	cmp	r3, #0
 80199be:	d003      	beq.n	80199c8 <RegionCommonCountNbOfEnabledChannels+0x116>
                { // Check if the band is available for transmission
                    nbRestrictedChannelsCount++;
 80199c0:	7dbb      	ldrb	r3, [r7, #22]
 80199c2:	3301      	adds	r3, #1
 80199c4:	75bb      	strb	r3, [r7, #22]
                    continue;
 80199c6:	e010      	b.n	80199ea <RegionCommonCountNbOfEnabledChannels+0x138>
                }
                enabledChannels[nbChannelCount++] = i + j;
 80199c8:	7dfb      	ldrb	r3, [r7, #23]
 80199ca:	1c5a      	adds	r2, r3, #1
 80199cc:	75fa      	strb	r2, [r7, #23]
 80199ce:	461a      	mov	r2, r3
 80199d0:	68bb      	ldr	r3, [r7, #8]
 80199d2:	4413      	add	r3, r2
 80199d4:	7d79      	ldrb	r1, [r7, #21]
 80199d6:	7cfa      	ldrb	r2, [r7, #19]
 80199d8:	440a      	add	r2, r1
 80199da:	b2d2      	uxtb	r2, r2
 80199dc:	701a      	strb	r2, [r3, #0]
 80199de:	e004      	b.n	80199ea <RegionCommonCountNbOfEnabledChannels+0x138>
                    continue;
 80199e0:	bf00      	nop
 80199e2:	e002      	b.n	80199ea <RegionCommonCountNbOfEnabledChannels+0x138>
                        continue;
 80199e4:	bf00      	nop
 80199e6:	e000      	b.n	80199ea <RegionCommonCountNbOfEnabledChannels+0x138>
                    continue;
 80199e8:	bf00      	nop
        for( uint8_t j = 0; j < 16; j++ )
 80199ea:	7cfb      	ldrb	r3, [r7, #19]
 80199ec:	3301      	adds	r3, #1
 80199ee:	74fb      	strb	r3, [r7, #19]
 80199f0:	7cfb      	ldrb	r3, [r7, #19]
 80199f2:	2b0f      	cmp	r3, #15
 80199f4:	f67f af70 	bls.w	80198d8 <RegionCommonCountNbOfEnabledChannels+0x26>
    for( uint8_t i = 0, k = 0; i < countNbOfEnabledChannelsParams->MaxNbChannels; i += 16, k++ )
 80199f8:	7d7b      	ldrb	r3, [r7, #21]
 80199fa:	3310      	adds	r3, #16
 80199fc:	757b      	strb	r3, [r7, #21]
 80199fe:	7d3b      	ldrb	r3, [r7, #20]
 8019a00:	3301      	adds	r3, #1
 8019a02:	753b      	strb	r3, [r7, #20]
 8019a04:	7d7b      	ldrb	r3, [r7, #21]
 8019a06:	b29a      	uxth	r2, r3
 8019a08:	68fb      	ldr	r3, [r7, #12]
 8019a0a:	8a1b      	ldrh	r3, [r3, #16]
 8019a0c:	429a      	cmp	r2, r3
 8019a0e:	f4ff af60 	bcc.w	80198d2 <RegionCommonCountNbOfEnabledChannels+0x20>
            }
        }
    }
    *nbEnabledChannels = nbChannelCount;
 8019a12:	687b      	ldr	r3, [r7, #4]
 8019a14:	7dfa      	ldrb	r2, [r7, #23]
 8019a16:	701a      	strb	r2, [r3, #0]
    *nbRestrictedChannels = nbRestrictedChannelsCount;
 8019a18:	683b      	ldr	r3, [r7, #0]
 8019a1a:	7dba      	ldrb	r2, [r7, #22]
 8019a1c:	701a      	strb	r2, [r3, #0]
}
 8019a1e:	bf00      	nop
 8019a20:	371c      	adds	r7, #28
 8019a22:	46bd      	mov	sp, r7
 8019a24:	bd90      	pop	{r4, r7, pc}

08019a26 <RegionCommonIdentifyChannels>:

LoRaMacStatus_t RegionCommonIdentifyChannels( RegionCommonIdentifyChannelsParam_t* identifyChannelsParam,
                                              TimerTime_t* aggregatedTimeOff, uint8_t* enabledChannels,
                                              uint8_t* nbEnabledChannels, uint8_t* nbRestrictedChannels,
                                              TimerTime_t* nextTxDelay )
{
 8019a26:	b5f0      	push	{r4, r5, r6, r7, lr}
 8019a28:	b08b      	sub	sp, #44	; 0x2c
 8019a2a:	af04      	add	r7, sp, #16
 8019a2c:	60f8      	str	r0, [r7, #12]
 8019a2e:	60b9      	str	r1, [r7, #8]
 8019a30:	607a      	str	r2, [r7, #4]
 8019a32:	603b      	str	r3, [r7, #0]
    TimerTime_t elapsed = TimerGetElapsedTime( identifyChannelsParam->LastAggrTx );
 8019a34:	68fb      	ldr	r3, [r7, #12]
 8019a36:	685b      	ldr	r3, [r3, #4]
 8019a38:	4618      	mov	r0, r3
 8019a3a:	f006 fc5d 	bl	80202f8 <UTIL_TIMER_GetElapsedTime>
 8019a3e:	6178      	str	r0, [r7, #20]
    *nextTxDelay = identifyChannelsParam->AggrTimeOff - elapsed;
 8019a40:	68fb      	ldr	r3, [r7, #12]
 8019a42:	681a      	ldr	r2, [r3, #0]
 8019a44:	697b      	ldr	r3, [r7, #20]
 8019a46:	1ad2      	subs	r2, r2, r3
 8019a48:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8019a4a:	601a      	str	r2, [r3, #0]
    *nbRestrictedChannels = 1;
 8019a4c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8019a4e:	2201      	movs	r2, #1
 8019a50:	701a      	strb	r2, [r3, #0]
    *nbEnabledChannels = 0;
 8019a52:	683b      	ldr	r3, [r7, #0]
 8019a54:	2200      	movs	r2, #0
 8019a56:	701a      	strb	r2, [r3, #0]

    if( ( identifyChannelsParam->LastAggrTx == 0 ) ||
 8019a58:	68fb      	ldr	r3, [r7, #12]
 8019a5a:	685b      	ldr	r3, [r3, #4]
 8019a5c:	2b00      	cmp	r3, #0
 8019a5e:	d004      	beq.n	8019a6a <RegionCommonIdentifyChannels+0x44>
        ( identifyChannelsParam->AggrTimeOff <= elapsed ) )
 8019a60:	68fb      	ldr	r3, [r7, #12]
 8019a62:	681b      	ldr	r3, [r3, #0]
    if( ( identifyChannelsParam->LastAggrTx == 0 ) ||
 8019a64:	697a      	ldr	r2, [r7, #20]
 8019a66:	429a      	cmp	r2, r3
 8019a68:	d32b      	bcc.n	8019ac2 <RegionCommonIdentifyChannels+0x9c>
    {
        // Reset Aggregated time off
        *aggregatedTimeOff = 0;
 8019a6a:	68bb      	ldr	r3, [r7, #8]
 8019a6c:	2200      	movs	r2, #0
 8019a6e:	601a      	str	r2, [r3, #0]

        // Update bands Time OFF
        *nextTxDelay = RegionCommonUpdateBandTimeOff( identifyChannelsParam->CountNbOfEnabledChannelsParam->Joined,
 8019a70:	68fb      	ldr	r3, [r7, #12]
 8019a72:	69db      	ldr	r3, [r3, #28]
 8019a74:	781c      	ldrb	r4, [r3, #0]
                                                      identifyChannelsParam->CountNbOfEnabledChannelsParam->Bands,
 8019a76:	68fb      	ldr	r3, [r7, #12]
 8019a78:	69db      	ldr	r3, [r3, #28]
        *nextTxDelay = RegionCommonUpdateBandTimeOff( identifyChannelsParam->CountNbOfEnabledChannelsParam->Joined,
 8019a7a:	68dd      	ldr	r5, [r3, #12]
 8019a7c:	68fb      	ldr	r3, [r7, #12]
 8019a7e:	7a5e      	ldrb	r6, [r3, #9]
 8019a80:	68fb      	ldr	r3, [r7, #12]
 8019a82:	f893 c008 	ldrb.w	ip, [r3, #8]
 8019a86:	68fb      	ldr	r3, [r7, #12]
 8019a88:	7d1b      	ldrb	r3, [r3, #20]
 8019a8a:	68fa      	ldr	r2, [r7, #12]
 8019a8c:	6992      	ldr	r2, [r2, #24]
 8019a8e:	9203      	str	r2, [sp, #12]
 8019a90:	68fa      	ldr	r2, [r7, #12]
 8019a92:	f10d 0e04 	add.w	lr, sp, #4
 8019a96:	320c      	adds	r2, #12
 8019a98:	e892 0003 	ldmia.w	r2, {r0, r1}
 8019a9c:	e88e 0003 	stmia.w	lr, {r0, r1}
 8019aa0:	9300      	str	r3, [sp, #0]
 8019aa2:	4663      	mov	r3, ip
 8019aa4:	4632      	mov	r2, r6
 8019aa6:	4629      	mov	r1, r5
 8019aa8:	4620      	mov	r0, r4
 8019aaa:	f7ff fd0c 	bl	80194c6 <RegionCommonUpdateBandTimeOff>
 8019aae:	4602      	mov	r2, r0
 8019ab0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8019ab2:	601a      	str	r2, [r3, #0]
                                                      identifyChannelsParam->DutyCycleEnabled,
                                                      identifyChannelsParam->LastTxIsJoinRequest,
                                                      identifyChannelsParam->ElapsedTimeSinceStartUp,
                                                      identifyChannelsParam->ExpectedTimeOnAir );

        RegionCommonCountNbOfEnabledChannels( identifyChannelsParam->CountNbOfEnabledChannelsParam, enabledChannels,
 8019ab4:	68fb      	ldr	r3, [r7, #12]
 8019ab6:	69d8      	ldr	r0, [r3, #28]
 8019ab8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8019aba:	683a      	ldr	r2, [r7, #0]
 8019abc:	6879      	ldr	r1, [r7, #4]
 8019abe:	f7ff fef8 	bl	80198b2 <RegionCommonCountNbOfEnabledChannels>
                                              nbEnabledChannels, nbRestrictedChannels );
    }

    if( *nbEnabledChannels > 0 )
 8019ac2:	683b      	ldr	r3, [r7, #0]
 8019ac4:	781b      	ldrb	r3, [r3, #0]
 8019ac6:	2b00      	cmp	r3, #0
 8019ac8:	d004      	beq.n	8019ad4 <RegionCommonIdentifyChannels+0xae>
    {
        *nextTxDelay = 0;
 8019aca:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8019acc:	2200      	movs	r2, #0
 8019ace:	601a      	str	r2, [r3, #0]
        return LORAMAC_STATUS_OK;
 8019ad0:	2300      	movs	r3, #0
 8019ad2:	e006      	b.n	8019ae2 <RegionCommonIdentifyChannels+0xbc>
    }
    else if( *nbRestrictedChannels > 0 )
 8019ad4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8019ad6:	781b      	ldrb	r3, [r3, #0]
 8019ad8:	2b00      	cmp	r3, #0
 8019ada:	d001      	beq.n	8019ae0 <RegionCommonIdentifyChannels+0xba>
    {
        return LORAMAC_STATUS_DUTYCYCLE_RESTRICTED;
 8019adc:	230b      	movs	r3, #11
 8019ade:	e000      	b.n	8019ae2 <RegionCommonIdentifyChannels+0xbc>
    }
    else
    {
        return LORAMAC_STATUS_NO_CHANNEL_FOUND;
 8019ae0:	230c      	movs	r3, #12
    }
}
 8019ae2:	4618      	mov	r0, r3
 8019ae4:	371c      	adds	r7, #28
 8019ae6:	46bd      	mov	sp, r7
 8019ae8:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

08019aec <RegionCommonRxConfigPrint>:

void RegionCommonRxConfigPrint(LoRaMacRxSlot_t rxSlot, uint32_t frequency, int8_t dr)
{
 8019aec:	b5b0      	push	{r4, r5, r7, lr}
 8019aee:	b08c      	sub	sp, #48	; 0x30
 8019af0:	af04      	add	r7, sp, #16
 8019af2:	4603      	mov	r3, r0
 8019af4:	6039      	str	r1, [r7, #0]
 8019af6:	71fb      	strb	r3, [r7, #7]
 8019af8:	4613      	mov	r3, r2
 8019afa:	71bb      	strb	r3, [r7, #6]
    const char *slotStrings[] = { "1", "2", "C", "Multi_C", "P", "Multi_P" };
 8019afc:	4b17      	ldr	r3, [pc, #92]	; (8019b5c <RegionCommonRxConfigPrint+0x70>)
 8019afe:	f107 0408 	add.w	r4, r7, #8
 8019b02:	461d      	mov	r5, r3
 8019b04:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8019b06:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8019b08:	e895 0003 	ldmia.w	r5, {r0, r1}
 8019b0c:	e884 0003 	stmia.w	r4, {r0, r1}

    if ( rxSlot < RX_SLOT_NONE )
 8019b10:	79fb      	ldrb	r3, [r7, #7]
 8019b12:	2b05      	cmp	r3, #5
 8019b14:	d813      	bhi.n	8019b3e <RegionCommonRxConfigPrint+0x52>
    {
        MW_LOG(TS_ON, VLEVEL_M,  "RX_%s on freq %d Hz at DR %d\r\n", slotStrings[rxSlot], frequency, dr );
 8019b16:	79fb      	ldrb	r3, [r7, #7]
 8019b18:	009b      	lsls	r3, r3, #2
 8019b1a:	f107 0220 	add.w	r2, r7, #32
 8019b1e:	4413      	add	r3, r2
 8019b20:	f853 3c18 	ldr.w	r3, [r3, #-24]
 8019b24:	f997 2006 	ldrsb.w	r2, [r7, #6]
 8019b28:	9202      	str	r2, [sp, #8]
 8019b2a:	683a      	ldr	r2, [r7, #0]
 8019b2c:	9201      	str	r2, [sp, #4]
 8019b2e:	9300      	str	r3, [sp, #0]
 8019b30:	4b0b      	ldr	r3, [pc, #44]	; (8019b60 <RegionCommonRxConfigPrint+0x74>)
 8019b32:	2201      	movs	r2, #1
 8019b34:	2100      	movs	r1, #0
 8019b36:	2002      	movs	r0, #2
 8019b38:	f006 fcaa 	bl	8020490 <UTIL_ADV_TRACE_COND_FSend>
    }
    else
    {
        MW_LOG(TS_ON, VLEVEL_M,  "RX on freq %d Hz at DR %d\r\n", frequency, dr );
    }
}
 8019b3c:	e00a      	b.n	8019b54 <RegionCommonRxConfigPrint+0x68>
        MW_LOG(TS_ON, VLEVEL_M,  "RX on freq %d Hz at DR %d\r\n", frequency, dr );
 8019b3e:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8019b42:	9301      	str	r3, [sp, #4]
 8019b44:	683b      	ldr	r3, [r7, #0]
 8019b46:	9300      	str	r3, [sp, #0]
 8019b48:	4b06      	ldr	r3, [pc, #24]	; (8019b64 <RegionCommonRxConfigPrint+0x78>)
 8019b4a:	2201      	movs	r2, #1
 8019b4c:	2100      	movs	r1, #0
 8019b4e:	2002      	movs	r0, #2
 8019b50:	f006 fc9e 	bl	8020490 <UTIL_ADV_TRACE_COND_FSend>
}
 8019b54:	bf00      	nop
 8019b56:	3720      	adds	r7, #32
 8019b58:	46bd      	mov	sp, r7
 8019b5a:	bdb0      	pop	{r4, r5, r7, pc}
 8019b5c:	08022528 	.word	0x08022528
 8019b60:	080224ec 	.word	0x080224ec
 8019b64:	0802250c 	.word	0x0802250c

08019b68 <RegionCommonTxConfigPrint>:

void RegionCommonTxConfigPrint(uint32_t frequency, int8_t dr)
{
 8019b68:	b580      	push	{r7, lr}
 8019b6a:	b084      	sub	sp, #16
 8019b6c:	af02      	add	r7, sp, #8
 8019b6e:	6078      	str	r0, [r7, #4]
 8019b70:	460b      	mov	r3, r1
 8019b72:	70fb      	strb	r3, [r7, #3]
    MW_LOG(TS_ON, VLEVEL_M,  "TX on freq %d Hz at DR %d\r\n", frequency, dr );
 8019b74:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8019b78:	9301      	str	r3, [sp, #4]
 8019b7a:	687b      	ldr	r3, [r7, #4]
 8019b7c:	9300      	str	r3, [sp, #0]
 8019b7e:	4b05      	ldr	r3, [pc, #20]	; (8019b94 <RegionCommonTxConfigPrint+0x2c>)
 8019b80:	2201      	movs	r2, #1
 8019b82:	2100      	movs	r1, #0
 8019b84:	2002      	movs	r0, #2
 8019b86:	f006 fc83 	bl	8020490 <UTIL_ADV_TRACE_COND_FSend>
}
 8019b8a:	bf00      	nop
 8019b8c:	3708      	adds	r7, #8
 8019b8e:	46bd      	mov	sp, r7
 8019b90:	bd80      	pop	{r7, pc}
 8019b92:	bf00      	nop
 8019b94:	08022540 	.word	0x08022540

08019b98 <GetNextLowerTxDr>:
 */
static RegionEU868NvmCtx_t NvmCtx;

// Static functions
static int8_t GetNextLowerTxDr( int8_t dr, int8_t minDr )
{
 8019b98:	b480      	push	{r7}
 8019b9a:	b085      	sub	sp, #20
 8019b9c:	af00      	add	r7, sp, #0
 8019b9e:	4603      	mov	r3, r0
 8019ba0:	460a      	mov	r2, r1
 8019ba2:	71fb      	strb	r3, [r7, #7]
 8019ba4:	4613      	mov	r3, r2
 8019ba6:	71bb      	strb	r3, [r7, #6]
    uint8_t nextLowerDr = 0;
 8019ba8:	2300      	movs	r3, #0
 8019baa:	73fb      	strb	r3, [r7, #15]

    if( dr == minDr )
 8019bac:	f997 2007 	ldrsb.w	r2, [r7, #7]
 8019bb0:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8019bb4:	429a      	cmp	r2, r3
 8019bb6:	d102      	bne.n	8019bbe <GetNextLowerTxDr+0x26>
    {
        nextLowerDr = minDr;
 8019bb8:	79bb      	ldrb	r3, [r7, #6]
 8019bba:	73fb      	strb	r3, [r7, #15]
 8019bbc:	e002      	b.n	8019bc4 <GetNextLowerTxDr+0x2c>
    }
    else
    {
        nextLowerDr = dr - 1;
 8019bbe:	79fb      	ldrb	r3, [r7, #7]
 8019bc0:	3b01      	subs	r3, #1
 8019bc2:	73fb      	strb	r3, [r7, #15]
    }
    return nextLowerDr;
 8019bc4:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8019bc8:	4618      	mov	r0, r3
 8019bca:	3714      	adds	r7, #20
 8019bcc:	46bd      	mov	sp, r7
 8019bce:	bc80      	pop	{r7}
 8019bd0:	4770      	bx	lr
	...

08019bd4 <GetBandwidth>:

static uint32_t GetBandwidth( uint32_t drIndex )
{
 8019bd4:	b480      	push	{r7}
 8019bd6:	b083      	sub	sp, #12
 8019bd8:	af00      	add	r7, sp, #0
 8019bda:	6078      	str	r0, [r7, #4]
    switch( BandwidthsEU868[drIndex] )
 8019bdc:	4a09      	ldr	r2, [pc, #36]	; (8019c04 <GetBandwidth+0x30>)
 8019bde:	687b      	ldr	r3, [r7, #4]
 8019be0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8019be4:	4a08      	ldr	r2, [pc, #32]	; (8019c08 <GetBandwidth+0x34>)
 8019be6:	4293      	cmp	r3, r2
 8019be8:	d004      	beq.n	8019bf4 <GetBandwidth+0x20>
 8019bea:	4a08      	ldr	r2, [pc, #32]	; (8019c0c <GetBandwidth+0x38>)
 8019bec:	4293      	cmp	r3, r2
 8019bee:	d003      	beq.n	8019bf8 <GetBandwidth+0x24>
    {
        default:
        case 125000:
            return 0;
 8019bf0:	2300      	movs	r3, #0
 8019bf2:	e002      	b.n	8019bfa <GetBandwidth+0x26>
        case 250000:
            return 1;
 8019bf4:	2301      	movs	r3, #1
 8019bf6:	e000      	b.n	8019bfa <GetBandwidth+0x26>
        case 500000:
            return 2;
 8019bf8:	2302      	movs	r3, #2
    }
}
 8019bfa:	4618      	mov	r0, r3
 8019bfc:	370c      	adds	r7, #12
 8019bfe:	46bd      	mov	sp, r7
 8019c00:	bc80      	pop	{r7}
 8019c02:	4770      	bx	lr
 8019c04:	08022b30 	.word	0x08022b30
 8019c08:	0003d090 	.word	0x0003d090
 8019c0c:	0007a120 	.word	0x0007a120

08019c10 <LimitTxPower>:

static int8_t LimitTxPower( int8_t txPower, int8_t maxBandTxPower, int8_t datarate, uint16_t* channelsMask )
{
 8019c10:	b480      	push	{r7}
 8019c12:	b085      	sub	sp, #20
 8019c14:	af00      	add	r7, sp, #0
 8019c16:	603b      	str	r3, [r7, #0]
 8019c18:	4603      	mov	r3, r0
 8019c1a:	71fb      	strb	r3, [r7, #7]
 8019c1c:	460b      	mov	r3, r1
 8019c1e:	71bb      	strb	r3, [r7, #6]
 8019c20:	4613      	mov	r3, r2
 8019c22:	717b      	strb	r3, [r7, #5]
    int8_t txPowerResult = txPower;
 8019c24:	79fb      	ldrb	r3, [r7, #7]
 8019c26:	73fb      	strb	r3, [r7, #15]

    // Limit tx power to the band max
    txPowerResult =  MAX( txPower, maxBandTxPower );
 8019c28:	f997 2006 	ldrsb.w	r2, [r7, #6]
 8019c2c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8019c30:	4293      	cmp	r3, r2
 8019c32:	bfb8      	it	lt
 8019c34:	4613      	movlt	r3, r2
 8019c36:	73fb      	strb	r3, [r7, #15]

    return txPowerResult;
 8019c38:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8019c3c:	4618      	mov	r0, r3
 8019c3e:	3714      	adds	r7, #20
 8019c40:	46bd      	mov	sp, r7
 8019c42:	bc80      	pop	{r7}
 8019c44:	4770      	bx	lr
	...

08019c48 <VerifyRfFreq>:

static bool VerifyRfFreq( uint32_t freq, uint8_t *band )
{
 8019c48:	b580      	push	{r7, lr}
 8019c4a:	b082      	sub	sp, #8
 8019c4c:	af00      	add	r7, sp, #0
 8019c4e:	6078      	str	r0, [r7, #4]
 8019c50:	6039      	str	r1, [r7, #0]
    // Check radio driver support
    if( Radio.CheckRfFrequency( freq ) == false )
 8019c52:	4b2d      	ldr	r3, [pc, #180]	; (8019d08 <VerifyRfFreq+0xc0>)
 8019c54:	6a1b      	ldr	r3, [r3, #32]
 8019c56:	6878      	ldr	r0, [r7, #4]
 8019c58:	4798      	blx	r3
 8019c5a:	4603      	mov	r3, r0
 8019c5c:	f083 0301 	eor.w	r3, r3, #1
 8019c60:	b2db      	uxtb	r3, r3
 8019c62:	2b00      	cmp	r3, #0
 8019c64:	d001      	beq.n	8019c6a <VerifyRfFreq+0x22>
    {
        return false;
 8019c66:	2300      	movs	r3, #0
 8019c68:	e04a      	b.n	8019d00 <VerifyRfFreq+0xb8>
    }

    // Check frequency bands
    if( ( freq >= 863000000 ) && ( freq < 865000000 ) )
 8019c6a:	687b      	ldr	r3, [r7, #4]
 8019c6c:	4a27      	ldr	r2, [pc, #156]	; (8019d0c <VerifyRfFreq+0xc4>)
 8019c6e:	4293      	cmp	r3, r2
 8019c70:	d307      	bcc.n	8019c82 <VerifyRfFreq+0x3a>
 8019c72:	687b      	ldr	r3, [r7, #4]
 8019c74:	4a26      	ldr	r2, [pc, #152]	; (8019d10 <VerifyRfFreq+0xc8>)
 8019c76:	4293      	cmp	r3, r2
 8019c78:	d803      	bhi.n	8019c82 <VerifyRfFreq+0x3a>
    {
        *band = 2;
 8019c7a:	683b      	ldr	r3, [r7, #0]
 8019c7c:	2202      	movs	r2, #2
 8019c7e:	701a      	strb	r2, [r3, #0]
 8019c80:	e03d      	b.n	8019cfe <VerifyRfFreq+0xb6>
    }
    else if( ( freq >= 865000000 ) && ( freq <= 868000000 ) )
 8019c82:	687b      	ldr	r3, [r7, #4]
 8019c84:	4a22      	ldr	r2, [pc, #136]	; (8019d10 <VerifyRfFreq+0xc8>)
 8019c86:	4293      	cmp	r3, r2
 8019c88:	d907      	bls.n	8019c9a <VerifyRfFreq+0x52>
 8019c8a:	687b      	ldr	r3, [r7, #4]
 8019c8c:	4a21      	ldr	r2, [pc, #132]	; (8019d14 <VerifyRfFreq+0xcc>)
 8019c8e:	4293      	cmp	r3, r2
 8019c90:	d803      	bhi.n	8019c9a <VerifyRfFreq+0x52>
    {
        *band = 0;
 8019c92:	683b      	ldr	r3, [r7, #0]
 8019c94:	2200      	movs	r2, #0
 8019c96:	701a      	strb	r2, [r3, #0]
 8019c98:	e031      	b.n	8019cfe <VerifyRfFreq+0xb6>
    }
    else if( ( freq > 868000000 ) && ( freq <= 868600000 ) )
 8019c9a:	687b      	ldr	r3, [r7, #4]
 8019c9c:	4a1d      	ldr	r2, [pc, #116]	; (8019d14 <VerifyRfFreq+0xcc>)
 8019c9e:	4293      	cmp	r3, r2
 8019ca0:	d907      	bls.n	8019cb2 <VerifyRfFreq+0x6a>
 8019ca2:	687b      	ldr	r3, [r7, #4]
 8019ca4:	4a1c      	ldr	r2, [pc, #112]	; (8019d18 <VerifyRfFreq+0xd0>)
 8019ca6:	4293      	cmp	r3, r2
 8019ca8:	d803      	bhi.n	8019cb2 <VerifyRfFreq+0x6a>
    {
        *band = 1;
 8019caa:	683b      	ldr	r3, [r7, #0]
 8019cac:	2201      	movs	r2, #1
 8019cae:	701a      	strb	r2, [r3, #0]
 8019cb0:	e025      	b.n	8019cfe <VerifyRfFreq+0xb6>
    }
    else if( ( freq >= 868700000 ) && ( freq <= 869200000 ) )
 8019cb2:	687b      	ldr	r3, [r7, #4]
 8019cb4:	4a19      	ldr	r2, [pc, #100]	; (8019d1c <VerifyRfFreq+0xd4>)
 8019cb6:	4293      	cmp	r3, r2
 8019cb8:	d907      	bls.n	8019cca <VerifyRfFreq+0x82>
 8019cba:	687b      	ldr	r3, [r7, #4]
 8019cbc:	4a18      	ldr	r2, [pc, #96]	; (8019d20 <VerifyRfFreq+0xd8>)
 8019cbe:	4293      	cmp	r3, r2
 8019cc0:	d803      	bhi.n	8019cca <VerifyRfFreq+0x82>
    {
        *band = 5;
 8019cc2:	683b      	ldr	r3, [r7, #0]
 8019cc4:	2205      	movs	r2, #5
 8019cc6:	701a      	strb	r2, [r3, #0]
 8019cc8:	e019      	b.n	8019cfe <VerifyRfFreq+0xb6>
    }
    else if( ( freq >= 869400000 ) && ( freq <= 869650000 ) )
 8019cca:	687b      	ldr	r3, [r7, #4]
 8019ccc:	4a15      	ldr	r2, [pc, #84]	; (8019d24 <VerifyRfFreq+0xdc>)
 8019cce:	4293      	cmp	r3, r2
 8019cd0:	d907      	bls.n	8019ce2 <VerifyRfFreq+0x9a>
 8019cd2:	687b      	ldr	r3, [r7, #4]
 8019cd4:	4a14      	ldr	r2, [pc, #80]	; (8019d28 <VerifyRfFreq+0xe0>)
 8019cd6:	4293      	cmp	r3, r2
 8019cd8:	d803      	bhi.n	8019ce2 <VerifyRfFreq+0x9a>
    {
        *band = 3;
 8019cda:	683b      	ldr	r3, [r7, #0]
 8019cdc:	2203      	movs	r2, #3
 8019cde:	701a      	strb	r2, [r3, #0]
 8019ce0:	e00d      	b.n	8019cfe <VerifyRfFreq+0xb6>
    }
    else if( ( freq >= 869700000 ) && ( freq <= 870000000 ) )
 8019ce2:	687b      	ldr	r3, [r7, #4]
 8019ce4:	4a11      	ldr	r2, [pc, #68]	; (8019d2c <VerifyRfFreq+0xe4>)
 8019ce6:	4293      	cmp	r3, r2
 8019ce8:	d307      	bcc.n	8019cfa <VerifyRfFreq+0xb2>
 8019cea:	687b      	ldr	r3, [r7, #4]
 8019cec:	4a10      	ldr	r2, [pc, #64]	; (8019d30 <VerifyRfFreq+0xe8>)
 8019cee:	4293      	cmp	r3, r2
 8019cf0:	d803      	bhi.n	8019cfa <VerifyRfFreq+0xb2>
    {
        *band = 4;
 8019cf2:	683b      	ldr	r3, [r7, #0]
 8019cf4:	2204      	movs	r2, #4
 8019cf6:	701a      	strb	r2, [r3, #0]
 8019cf8:	e001      	b.n	8019cfe <VerifyRfFreq+0xb6>
    }
    else
    {
        return false;
 8019cfa:	2300      	movs	r3, #0
 8019cfc:	e000      	b.n	8019d00 <VerifyRfFreq+0xb8>
    }
    return true;
 8019cfe:	2301      	movs	r3, #1
}
 8019d00:	4618      	mov	r0, r3
 8019d02:	3708      	adds	r7, #8
 8019d04:	46bd      	mov	sp, r7
 8019d06:	bd80      	pop	{r7, pc}
 8019d08:	08022be4 	.word	0x08022be4
 8019d0c:	337055c0 	.word	0x337055c0
 8019d10:	338eda3f 	.word	0x338eda3f
 8019d14:	33bca100 	.word	0x33bca100
 8019d18:	33c5c8c0 	.word	0x33c5c8c0
 8019d1c:	33c74f5f 	.word	0x33c74f5f
 8019d20:	33cef080 	.word	0x33cef080
 8019d24:	33d1fdbf 	.word	0x33d1fdbf
 8019d28:	33d5ce50 	.word	0x33d5ce50
 8019d2c:	33d691a0 	.word	0x33d691a0
 8019d30:	33db2580 	.word	0x33db2580

08019d34 <GetTimeOnAir>:

static TimerTime_t GetTimeOnAir( int8_t datarate, uint16_t pktLen )
{
 8019d34:	b590      	push	{r4, r7, lr}
 8019d36:	b08b      	sub	sp, #44	; 0x2c
 8019d38:	af04      	add	r7, sp, #16
 8019d3a:	4603      	mov	r3, r0
 8019d3c:	460a      	mov	r2, r1
 8019d3e:	71fb      	strb	r3, [r7, #7]
 8019d40:	4613      	mov	r3, r2
 8019d42:	80bb      	strh	r3, [r7, #4]
    int8_t phyDr = DataratesEU868[datarate];
 8019d44:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8019d48:	4a1f      	ldr	r2, [pc, #124]	; (8019dc8 <GetTimeOnAir+0x94>)
 8019d4a:	5cd3      	ldrb	r3, [r2, r3]
 8019d4c:	74fb      	strb	r3, [r7, #19]
    uint32_t bandwidth = GetBandwidth( datarate );
 8019d4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8019d52:	4618      	mov	r0, r3
 8019d54:	f7ff ff3e 	bl	8019bd4 <GetBandwidth>
 8019d58:	60f8      	str	r0, [r7, #12]
    TimerTime_t timeOnAir = 0;
 8019d5a:	2300      	movs	r3, #0
 8019d5c:	617b      	str	r3, [r7, #20]

    if( datarate == DR_7 )
 8019d5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8019d62:	2b07      	cmp	r3, #7
 8019d64:	d118      	bne.n	8019d98 <GetTimeOnAir+0x64>
    { // High Speed FSK channel
        timeOnAir = Radio.TimeOnAir( MODEM_FSK, bandwidth, phyDr * 1000, 0, 5, false, pktLen, true );
 8019d66:	4b19      	ldr	r3, [pc, #100]	; (8019dcc <GetTimeOnAir+0x98>)
 8019d68:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 8019d6a:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8019d6e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8019d72:	fb02 f303 	mul.w	r3, r2, r3
 8019d76:	4619      	mov	r1, r3
 8019d78:	88bb      	ldrh	r3, [r7, #4]
 8019d7a:	b2db      	uxtb	r3, r3
 8019d7c:	2201      	movs	r2, #1
 8019d7e:	9203      	str	r2, [sp, #12]
 8019d80:	9302      	str	r3, [sp, #8]
 8019d82:	2300      	movs	r3, #0
 8019d84:	9301      	str	r3, [sp, #4]
 8019d86:	2305      	movs	r3, #5
 8019d88:	9300      	str	r3, [sp, #0]
 8019d8a:	2300      	movs	r3, #0
 8019d8c:	460a      	mov	r2, r1
 8019d8e:	68f9      	ldr	r1, [r7, #12]
 8019d90:	2000      	movs	r0, #0
 8019d92:	47a0      	blx	r4
 8019d94:	6178      	str	r0, [r7, #20]
 8019d96:	e011      	b.n	8019dbc <GetTimeOnAir+0x88>
    }
    else
    {
        timeOnAir = Radio.TimeOnAir( MODEM_LORA, bandwidth, phyDr, 1, 8, false, pktLen, true );
 8019d98:	4b0c      	ldr	r3, [pc, #48]	; (8019dcc <GetTimeOnAir+0x98>)
 8019d9a:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 8019d9c:	f997 2013 	ldrsb.w	r2, [r7, #19]
 8019da0:	88bb      	ldrh	r3, [r7, #4]
 8019da2:	b2db      	uxtb	r3, r3
 8019da4:	2101      	movs	r1, #1
 8019da6:	9103      	str	r1, [sp, #12]
 8019da8:	9302      	str	r3, [sp, #8]
 8019daa:	2300      	movs	r3, #0
 8019dac:	9301      	str	r3, [sp, #4]
 8019dae:	2308      	movs	r3, #8
 8019db0:	9300      	str	r3, [sp, #0]
 8019db2:	2301      	movs	r3, #1
 8019db4:	68f9      	ldr	r1, [r7, #12]
 8019db6:	2001      	movs	r0, #1
 8019db8:	47a0      	blx	r4
 8019dba:	6178      	str	r0, [r7, #20]
    }
    return timeOnAir;
 8019dbc:	697b      	ldr	r3, [r7, #20]
}
 8019dbe:	4618      	mov	r0, r3
 8019dc0:	371c      	adds	r7, #28
 8019dc2:	46bd      	mov	sp, r7
 8019dc4:	bd90      	pop	{r4, r7, pc}
 8019dc6:	bf00      	nop
 8019dc8:	08022b28 	.word	0x08022b28
 8019dcc:	08022be4 	.word	0x08022be4

08019dd0 <RegionEU868GetPhyParam>:

PhyParam_t RegionEU868GetPhyParam( GetPhyParams_t* getPhy )
{
 8019dd0:	b580      	push	{r7, lr}
 8019dd2:	b084      	sub	sp, #16
 8019dd4:	af00      	add	r7, sp, #0
 8019dd6:	6078      	str	r0, [r7, #4]
    PhyParam_t phyParam = { 0 };
 8019dd8:	2300      	movs	r3, #0
 8019dda:	60bb      	str	r3, [r7, #8]

    switch( getPhy->Attribute )
 8019ddc:	687b      	ldr	r3, [r7, #4]
 8019dde:	781b      	ldrb	r3, [r3, #0]
 8019de0:	3b01      	subs	r3, #1
 8019de2:	2b38      	cmp	r3, #56	; 0x38
 8019de4:	f200 810d 	bhi.w	801a002 <RegionEU868GetPhyParam+0x232>
 8019de8:	a201      	add	r2, pc, #4	; (adr r2, 8019df0 <RegionEU868GetPhyParam+0x20>)
 8019dea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8019dee:	bf00      	nop
 8019df0:	08019ed5 	.word	0x08019ed5
 8019df4:	08019edb 	.word	0x08019edb
 8019df8:	0801a003 	.word	0x0801a003
 8019dfc:	0801a003 	.word	0x0801a003
 8019e00:	0801a003 	.word	0x0801a003
 8019e04:	08019ee1 	.word	0x08019ee1
 8019e08:	0801a003 	.word	0x0801a003
 8019e0c:	08019efb 	.word	0x08019efb
 8019e10:	0801a003 	.word	0x0801a003
 8019e14:	08019f01 	.word	0x08019f01
 8019e18:	08019f07 	.word	0x08019f07
 8019e1c:	08019f0d 	.word	0x08019f0d
 8019e20:	08019f13 	.word	0x08019f13
 8019e24:	08019f23 	.word	0x08019f23
 8019e28:	08019f33 	.word	0x08019f33
 8019e2c:	08019f39 	.word	0x08019f39
 8019e30:	08019f41 	.word	0x08019f41
 8019e34:	08019f49 	.word	0x08019f49
 8019e38:	08019f51 	.word	0x08019f51
 8019e3c:	08019f59 	.word	0x08019f59
 8019e40:	08019f61 	.word	0x08019f61
 8019e44:	08019f69 	.word	0x08019f69
 8019e48:	08019f7d 	.word	0x08019f7d
 8019e4c:	08019f83 	.word	0x08019f83
 8019e50:	08019f89 	.word	0x08019f89
 8019e54:	08019f8f 	.word	0x08019f8f
 8019e58:	08019f95 	.word	0x08019f95
 8019e5c:	08019f9b 	.word	0x08019f9b
 8019e60:	08019fa1 	.word	0x08019fa1
 8019e64:	08019fa7 	.word	0x08019fa7
 8019e68:	08019fa7 	.word	0x08019fa7
 8019e6c:	08019fad 	.word	0x08019fad
 8019e70:	08019fb5 	.word	0x08019fb5
 8019e74:	08019ee7 	.word	0x08019ee7
 8019e78:	0801a003 	.word	0x0801a003
 8019e7c:	0801a003 	.word	0x0801a003
 8019e80:	0801a003 	.word	0x0801a003
 8019e84:	0801a003 	.word	0x0801a003
 8019e88:	0801a003 	.word	0x0801a003
 8019e8c:	0801a003 	.word	0x0801a003
 8019e90:	0801a003 	.word	0x0801a003
 8019e94:	0801a003 	.word	0x0801a003
 8019e98:	0801a003 	.word	0x0801a003
 8019e9c:	0801a003 	.word	0x0801a003
 8019ea0:	0801a003 	.word	0x0801a003
 8019ea4:	0801a003 	.word	0x0801a003
 8019ea8:	0801a003 	.word	0x0801a003
 8019eac:	08019fbb 	.word	0x08019fbb
 8019eb0:	08019fc1 	.word	0x08019fc1
 8019eb4:	08019fcf 	.word	0x08019fcf
 8019eb8:	0801a003 	.word	0x0801a003
 8019ebc:	0801a003 	.word	0x0801a003
 8019ec0:	08019fd5 	.word	0x08019fd5
 8019ec4:	08019fdb 	.word	0x08019fdb
 8019ec8:	0801a003 	.word	0x0801a003
 8019ecc:	08019fe1 	.word	0x08019fe1
 8019ed0:	08019ff1 	.word	0x08019ff1
    {
        case PHY_MIN_RX_DR:
        {
            phyParam.Value = EU868_RX_MIN_DATARATE;
 8019ed4:	2300      	movs	r3, #0
 8019ed6:	60bb      	str	r3, [r7, #8]
            break;
 8019ed8:	e094      	b.n	801a004 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_MIN_TX_DR:
        {
            phyParam.Value = EU868_TX_MIN_DATARATE;
 8019eda:	2300      	movs	r3, #0
 8019edc:	60bb      	str	r3, [r7, #8]
            break;
 8019ede:	e091      	b.n	801a004 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_DEF_TX_DR:
        {
            phyParam.Value = EU868_DEFAULT_DATARATE;
 8019ee0:	2300      	movs	r3, #0
 8019ee2:	60bb      	str	r3, [r7, #8]
            break;
 8019ee4:	e08e      	b.n	801a004 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_NEXT_LOWER_TX_DR:
        {
            phyParam.Value = GetNextLowerTxDr( getPhy->Datarate, EU868_TX_MIN_DATARATE );
 8019ee6:	687b      	ldr	r3, [r7, #4]
 8019ee8:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8019eec:	2100      	movs	r1, #0
 8019eee:	4618      	mov	r0, r3
 8019ef0:	f7ff fe52 	bl	8019b98 <GetNextLowerTxDr>
 8019ef4:	4603      	mov	r3, r0
 8019ef6:	60bb      	str	r3, [r7, #8]
            break;
 8019ef8:	e084      	b.n	801a004 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_MAX_TX_POWER:
        {
            phyParam.Value = EU868_MAX_TX_POWER;
 8019efa:	2300      	movs	r3, #0
 8019efc:	60bb      	str	r3, [r7, #8]
            break;
 8019efe:	e081      	b.n	801a004 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_DEF_TX_POWER:
        {
            phyParam.Value = EU868_DEFAULT_TX_POWER;
 8019f00:	2300      	movs	r3, #0
 8019f02:	60bb      	str	r3, [r7, #8]
            break;
 8019f04:	e07e      	b.n	801a004 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_DEF_ADR_ACK_LIMIT:
        {
            phyParam.Value = EU868_ADR_ACK_LIMIT;
 8019f06:	2340      	movs	r3, #64	; 0x40
 8019f08:	60bb      	str	r3, [r7, #8]
            break;
 8019f0a:	e07b      	b.n	801a004 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_DEF_ADR_ACK_DELAY:
        {
            phyParam.Value = EU868_ADR_ACK_DELAY;
 8019f0c:	2320      	movs	r3, #32
 8019f0e:	60bb      	str	r3, [r7, #8]
            break;
 8019f10:	e078      	b.n	801a004 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_MAX_PAYLOAD:
        {
            phyParam.Value = MaxPayloadOfDatarateEU868[getPhy->Datarate];
 8019f12:	687b      	ldr	r3, [r7, #4]
 8019f14:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8019f18:	461a      	mov	r2, r3
 8019f1a:	4b3e      	ldr	r3, [pc, #248]	; (801a014 <RegionEU868GetPhyParam+0x244>)
 8019f1c:	5c9b      	ldrb	r3, [r3, r2]
 8019f1e:	60bb      	str	r3, [r7, #8]
            break;
 8019f20:	e070      	b.n	801a004 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_MAX_PAYLOAD_REPEATER:
        {
            phyParam.Value = MaxPayloadOfDatarateRepeaterEU868[getPhy->Datarate];
 8019f22:	687b      	ldr	r3, [r7, #4]
 8019f24:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8019f28:	461a      	mov	r2, r3
 8019f2a:	4b3b      	ldr	r3, [pc, #236]	; (801a018 <RegionEU868GetPhyParam+0x248>)
 8019f2c:	5c9b      	ldrb	r3, [r3, r2]
 8019f2e:	60bb      	str	r3, [r7, #8]
            break;
 8019f30:	e068      	b.n	801a004 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_DUTY_CYCLE:
        {
            phyParam.Value = EU868_DUTY_CYCLE_ENABLED;
 8019f32:	2301      	movs	r3, #1
 8019f34:	60bb      	str	r3, [r7, #8]
            break;
 8019f36:	e065      	b.n	801a004 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_MAX_RX_WINDOW:
        {
            phyParam.Value = EU868_MAX_RX_WINDOW;
 8019f38:	f640 33b8 	movw	r3, #3000	; 0xbb8
 8019f3c:	60bb      	str	r3, [r7, #8]
            break;
 8019f3e:	e061      	b.n	801a004 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_RECEIVE_DELAY1:
        {
            phyParam.Value = EU868_RECEIVE_DELAY1;
 8019f40:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8019f44:	60bb      	str	r3, [r7, #8]
            break;
 8019f46:	e05d      	b.n	801a004 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_RECEIVE_DELAY2:
        {
            phyParam.Value = EU868_RECEIVE_DELAY2;
 8019f48:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8019f4c:	60bb      	str	r3, [r7, #8]
            break;
 8019f4e:	e059      	b.n	801a004 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_JOIN_ACCEPT_DELAY1:
        {
            phyParam.Value = EU868_JOIN_ACCEPT_DELAY1;
 8019f50:	f241 3388 	movw	r3, #5000	; 0x1388
 8019f54:	60bb      	str	r3, [r7, #8]
            break;
 8019f56:	e055      	b.n	801a004 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_JOIN_ACCEPT_DELAY2:
        {
            phyParam.Value = EU868_JOIN_ACCEPT_DELAY2;
 8019f58:	f241 7370 	movw	r3, #6000	; 0x1770
 8019f5c:	60bb      	str	r3, [r7, #8]
            break;
 8019f5e:	e051      	b.n	801a004 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_MAX_FCNT_GAP:
        {
            phyParam.Value = EU868_MAX_FCNT_GAP;
 8019f60:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8019f64:	60bb      	str	r3, [r7, #8]
            break;
 8019f66:	e04d      	b.n	801a004 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_ACK_TIMEOUT:
        {
            phyParam.Value = ( EU868_ACKTIMEOUT + randr( -EU868_ACK_TIMEOUT_RND, EU868_ACK_TIMEOUT_RND ) );
 8019f68:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8019f6c:	482b      	ldr	r0, [pc, #172]	; (801a01c <RegionEU868GetPhyParam+0x24c>)
 8019f6e:	f002 fb27 	bl	801c5c0 <randr>
 8019f72:	4603      	mov	r3, r0
 8019f74:	f503 63fa 	add.w	r3, r3, #2000	; 0x7d0
 8019f78:	60bb      	str	r3, [r7, #8]
            break;
 8019f7a:	e043      	b.n	801a004 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_DEF_DR1_OFFSET:
        {
            phyParam.Value = EU868_DEFAULT_RX1_DR_OFFSET;
 8019f7c:	2300      	movs	r3, #0
 8019f7e:	60bb      	str	r3, [r7, #8]
            break;
 8019f80:	e040      	b.n	801a004 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_DEF_RX2_FREQUENCY:
        {
            phyParam.Value = EU868_RX_WND_2_FREQ;
 8019f82:	4b27      	ldr	r3, [pc, #156]	; (801a020 <RegionEU868GetPhyParam+0x250>)
 8019f84:	60bb      	str	r3, [r7, #8]
            break;
 8019f86:	e03d      	b.n	801a004 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_DEF_RX2_DR:
        {
            phyParam.Value = EU868_RX_WND_2_DR;
 8019f88:	2300      	movs	r3, #0
 8019f8a:	60bb      	str	r3, [r7, #8]
            break;
 8019f8c:	e03a      	b.n	801a004 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_CHANNELS_MASK:
        {
            phyParam.ChannelsMask = NvmCtx.ChannelsMask;
 8019f8e:	4b25      	ldr	r3, [pc, #148]	; (801a024 <RegionEU868GetPhyParam+0x254>)
 8019f90:	60bb      	str	r3, [r7, #8]
            break;
 8019f92:	e037      	b.n	801a004 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_CHANNELS_DEFAULT_MASK:
        {
            phyParam.ChannelsMask = NvmCtx.ChannelsDefaultMask;
 8019f94:	4b24      	ldr	r3, [pc, #144]	; (801a028 <RegionEU868GetPhyParam+0x258>)
 8019f96:	60bb      	str	r3, [r7, #8]
            break;
 8019f98:	e034      	b.n	801a004 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_MAX_NB_CHANNELS:
        {
            phyParam.Value = EU868_MAX_NB_CHANNELS;
 8019f9a:	2310      	movs	r3, #16
 8019f9c:	60bb      	str	r3, [r7, #8]
            break;
 8019f9e:	e031      	b.n	801a004 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_CHANNELS:
        {
            phyParam.Channels = NvmCtx.Channels;
 8019fa0:	4b22      	ldr	r3, [pc, #136]	; (801a02c <RegionEU868GetPhyParam+0x25c>)
 8019fa2:	60bb      	str	r3, [r7, #8]
            break;
 8019fa4:	e02e      	b.n	801a004 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_DEF_UPLINK_DWELL_TIME:
        case PHY_DEF_DOWNLINK_DWELL_TIME:
        {
            phyParam.Value = 0;
 8019fa6:	2300      	movs	r3, #0
 8019fa8:	60bb      	str	r3, [r7, #8]
            break;
 8019faa:	e02b      	b.n	801a004 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_DEF_MAX_EIRP:
        {
            phyParam.fValue = EU868_DEFAULT_MAX_EIRP;
 8019fac:	f04f 4383 	mov.w	r3, #1098907648	; 0x41800000
 8019fb0:	60bb      	str	r3, [r7, #8]
            break;
 8019fb2:	e027      	b.n	801a004 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_DEF_ANTENNA_GAIN:
        {
            phyParam.fValue = EU868_DEFAULT_ANTENNA_GAIN;
 8019fb4:	4b1e      	ldr	r3, [pc, #120]	; (801a030 <RegionEU868GetPhyParam+0x260>)
 8019fb6:	60bb      	str	r3, [r7, #8]
            break;
 8019fb8:	e024      	b.n	801a004 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_BEACON_CHANNEL_FREQ:
        {
            phyParam.Value = EU868_BEACON_CHANNEL_FREQ;
 8019fba:	4b19      	ldr	r3, [pc, #100]	; (801a020 <RegionEU868GetPhyParam+0x250>)
 8019fbc:	60bb      	str	r3, [r7, #8]
            break;
 8019fbe:	e021      	b.n	801a004 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_BEACON_FORMAT:
        {
            phyParam.BeaconFormat.BeaconSize = EU868_BEACON_SIZE;
 8019fc0:	2311      	movs	r3, #17
 8019fc2:	723b      	strb	r3, [r7, #8]
            phyParam.BeaconFormat.Rfu1Size = EU868_RFU1_SIZE;
 8019fc4:	2302      	movs	r3, #2
 8019fc6:	727b      	strb	r3, [r7, #9]
            phyParam.BeaconFormat.Rfu2Size = EU868_RFU2_SIZE;
 8019fc8:	2300      	movs	r3, #0
 8019fca:	72bb      	strb	r3, [r7, #10]
            break;
 8019fcc:	e01a      	b.n	801a004 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_BEACON_CHANNEL_DR:
        {
            phyParam.Value = EU868_BEACON_CHANNEL_DR;
 8019fce:	2303      	movs	r3, #3
 8019fd0:	60bb      	str	r3, [r7, #8]
            break;
 8019fd2:	e017      	b.n	801a004 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_PING_SLOT_CHANNEL_FREQ:
        {
            phyParam.Value = EU868_PING_SLOT_CHANNEL_FREQ;
 8019fd4:	4b12      	ldr	r3, [pc, #72]	; (801a020 <RegionEU868GetPhyParam+0x250>)
 8019fd6:	60bb      	str	r3, [r7, #8]
            break;
 8019fd8:	e014      	b.n	801a004 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_PING_SLOT_CHANNEL_DR:
        {
            phyParam.Value = EU868_PING_SLOT_CHANNEL_DR;
 8019fda:	2303      	movs	r3, #3
 8019fdc:	60bb      	str	r3, [r7, #8]
            break;
 8019fde:	e011      	b.n	801a004 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_SF_FROM_DR:
        {
            phyParam.Value = DataratesEU868[getPhy->Datarate];
 8019fe0:	687b      	ldr	r3, [r7, #4]
 8019fe2:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8019fe6:	461a      	mov	r2, r3
 8019fe8:	4b12      	ldr	r3, [pc, #72]	; (801a034 <RegionEU868GetPhyParam+0x264>)
 8019fea:	5c9b      	ldrb	r3, [r3, r2]
 8019fec:	60bb      	str	r3, [r7, #8]
            break;
 8019fee:	e009      	b.n	801a004 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_BW_FROM_DR:
        {
            phyParam.Value = GetBandwidth( getPhy->Datarate );
 8019ff0:	687b      	ldr	r3, [r7, #4]
 8019ff2:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8019ff6:	4618      	mov	r0, r3
 8019ff8:	f7ff fdec 	bl	8019bd4 <GetBandwidth>
 8019ffc:	4603      	mov	r3, r0
 8019ffe:	60bb      	str	r3, [r7, #8]
            break;
 801a000:	e000      	b.n	801a004 <RegionEU868GetPhyParam+0x234>
        }
        default:
        {
            break;
 801a002:	bf00      	nop
        }
    }

    return phyParam;
 801a004:	68bb      	ldr	r3, [r7, #8]
 801a006:	60fb      	str	r3, [r7, #12]
 801a008:	2300      	movs	r3, #0
 801a00a:	68fb      	ldr	r3, [r7, #12]
}
 801a00c:	4618      	mov	r0, r3
 801a00e:	3710      	adds	r7, #16
 801a010:	46bd      	mov	sp, r7
 801a012:	bd80      	pop	{r7, pc}
 801a014:	08022b50 	.word	0x08022b50
 801a018:	08022b58 	.word	0x08022b58
 801a01c:	fffffc18 	.word	0xfffffc18
 801a020:	33d3e608 	.word	0x33d3e608
 801a024:	2000138c 	.word	0x2000138c
 801a028:	2000138e 	.word	0x2000138e
 801a02c:	20001254 	.word	0x20001254
 801a030:	4009999a 	.word	0x4009999a
 801a034:	08022b28 	.word	0x08022b28

0801a038 <RegionEU868SetBandTxDone>:

void RegionEU868SetBandTxDone( SetBandTxDoneParams_t* txDone )
{
 801a038:	b590      	push	{r4, r7, lr}
 801a03a:	b085      	sub	sp, #20
 801a03c:	af02      	add	r7, sp, #8
 801a03e:	6078      	str	r0, [r7, #4]
    RegionCommonSetBandTxDone( &NvmCtx.Bands[NvmCtx.Channels[txDone->Channel].Band],
 801a040:	687b      	ldr	r3, [r7, #4]
 801a042:	781b      	ldrb	r3, [r3, #0]
 801a044:	4619      	mov	r1, r3
 801a046:	4a0f      	ldr	r2, [pc, #60]	; (801a084 <RegionEU868SetBandTxDone+0x4c>)
 801a048:	460b      	mov	r3, r1
 801a04a:	005b      	lsls	r3, r3, #1
 801a04c:	440b      	add	r3, r1
 801a04e:	009b      	lsls	r3, r3, #2
 801a050:	4413      	add	r3, r2
 801a052:	3309      	adds	r3, #9
 801a054:	781b      	ldrb	r3, [r3, #0]
 801a056:	461a      	mov	r2, r3
 801a058:	4613      	mov	r3, r2
 801a05a:	009b      	lsls	r3, r3, #2
 801a05c:	4413      	add	r3, r2
 801a05e:	009b      	lsls	r3, r3, #2
 801a060:	33c0      	adds	r3, #192	; 0xc0
 801a062:	4a08      	ldr	r2, [pc, #32]	; (801a084 <RegionEU868SetBandTxDone+0x4c>)
 801a064:	1898      	adds	r0, r3, r2
 801a066:	687b      	ldr	r3, [r7, #4]
 801a068:	6899      	ldr	r1, [r3, #8]
 801a06a:	687b      	ldr	r3, [r7, #4]
 801a06c:	785c      	ldrb	r4, [r3, #1]
 801a06e:	687b      	ldr	r3, [r7, #4]
 801a070:	691a      	ldr	r2, [r3, #16]
 801a072:	9200      	str	r2, [sp, #0]
 801a074:	68db      	ldr	r3, [r3, #12]
 801a076:	4622      	mov	r2, r4
 801a078:	f7ff f9f7 	bl	801946a <RegionCommonSetBandTxDone>
                               txDone->LastTxAirTime, txDone->Joined, txDone->ElapsedTimeSinceStartUp );
}
 801a07c:	bf00      	nop
 801a07e:	370c      	adds	r7, #12
 801a080:	46bd      	mov	sp, r7
 801a082:	bd90      	pop	{r4, r7, pc}
 801a084:	20001254 	.word	0x20001254

0801a088 <RegionEU868InitDefaults>:

void RegionEU868InitDefaults( InitDefaultsParams_t* params )
{
 801a088:	b580      	push	{r7, lr}
 801a08a:	b0aa      	sub	sp, #168	; 0xa8
 801a08c:	af00      	add	r7, sp, #0
 801a08e:	6078      	str	r0, [r7, #4]
    Band_t bands[EU868_MAX_NB_BANDS] =
 801a090:	f107 0330 	add.w	r3, r7, #48	; 0x30
 801a094:	2278      	movs	r2, #120	; 0x78
 801a096:	2100      	movs	r1, #0
 801a098:	4618      	mov	r0, r3
 801a09a:	f006 fd1b 	bl	8020ad4 <memset>
 801a09e:	2364      	movs	r3, #100	; 0x64
 801a0a0:	863b      	strh	r3, [r7, #48]	; 0x30
 801a0a2:	2364      	movs	r3, #100	; 0x64
 801a0a4:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
 801a0a8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 801a0ac:	f8a7 3058 	strh.w	r3, [r7, #88]	; 0x58
 801a0b0:	230a      	movs	r3, #10
 801a0b2:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
 801a0b6:	2364      	movs	r3, #100	; 0x64
 801a0b8:	f8a7 3080 	strh.w	r3, [r7, #128]	; 0x80
 801a0bc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 801a0c0:	f8a7 3094 	strh.w	r3, [r7, #148]	; 0x94
        EU868_BAND3,
        EU868_BAND4,
        EU868_BAND5,
    };

    switch( params->Type )
 801a0c4:	687b      	ldr	r3, [r7, #4]
 801a0c6:	791b      	ldrb	r3, [r3, #4]
 801a0c8:	2b03      	cmp	r3, #3
 801a0ca:	d855      	bhi.n	801a178 <RegionEU868InitDefaults+0xf0>
 801a0cc:	a201      	add	r2, pc, #4	; (adr r2, 801a0d4 <RegionEU868InitDefaults+0x4c>)
 801a0ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801a0d2:	bf00      	nop
 801a0d4:	0801a0e5 	.word	0x0801a0e5
 801a0d8:	0801a129 	.word	0x0801a129
 801a0dc:	0801a147 	.word	0x0801a147
 801a0e0:	0801a15f 	.word	0x0801a15f
    {
        case INIT_TYPE_DEFAULTS:
        {
            // Default bands
            memcpy1( ( uint8_t* )NvmCtx.Bands, ( uint8_t* )bands, sizeof( Band_t ) * EU868_MAX_NB_BANDS );
 801a0e4:	f107 0330 	add.w	r3, r7, #48	; 0x30
 801a0e8:	2278      	movs	r2, #120	; 0x78
 801a0ea:	4619      	mov	r1, r3
 801a0ec:	4826      	ldr	r0, [pc, #152]	; (801a188 <RegionEU868InitDefaults+0x100>)
 801a0ee:	f002 fa7e 	bl	801c5ee <memcpy1>

            // Default channels
            NvmCtx.Channels[0] = ( ChannelParams_t ) EU868_LC1;
 801a0f2:	4b26      	ldr	r3, [pc, #152]	; (801a18c <RegionEU868InitDefaults+0x104>)
 801a0f4:	4a26      	ldr	r2, [pc, #152]	; (801a190 <RegionEU868InitDefaults+0x108>)
 801a0f6:	ca07      	ldmia	r2, {r0, r1, r2}
 801a0f8:	e883 0007 	stmia.w	r3, {r0, r1, r2}
            NvmCtx.Channels[1] = ( ChannelParams_t ) EU868_LC2;
 801a0fc:	4b23      	ldr	r3, [pc, #140]	; (801a18c <RegionEU868InitDefaults+0x104>)
 801a0fe:	4a25      	ldr	r2, [pc, #148]	; (801a194 <RegionEU868InitDefaults+0x10c>)
 801a100:	330c      	adds	r3, #12
 801a102:	ca07      	ldmia	r2, {r0, r1, r2}
 801a104:	e883 0007 	stmia.w	r3, {r0, r1, r2}
            NvmCtx.Channels[2] = ( ChannelParams_t ) EU868_LC3;
 801a108:	4b20      	ldr	r3, [pc, #128]	; (801a18c <RegionEU868InitDefaults+0x104>)
 801a10a:	4a23      	ldr	r2, [pc, #140]	; (801a198 <RegionEU868InitDefaults+0x110>)
 801a10c:	3318      	adds	r3, #24
 801a10e:	ca07      	ldmia	r2, {r0, r1, r2}
 801a110:	e883 0007 	stmia.w	r3, {r0, r1, r2}

            // Default ChannelsMask
            NvmCtx.ChannelsDefaultMask[0] = LC( 1 ) + LC( 2 ) + LC( 3 );
 801a114:	4b1d      	ldr	r3, [pc, #116]	; (801a18c <RegionEU868InitDefaults+0x104>)
 801a116:	2207      	movs	r2, #7
 801a118:	f8a3 213a 	strh.w	r2, [r3, #314]	; 0x13a

            // Update the channels mask
            RegionCommonChanMaskCopy( NvmCtx.ChannelsMask, NvmCtx.ChannelsDefaultMask, CHANNELS_MASK_SIZE );
 801a11c:	2201      	movs	r2, #1
 801a11e:	491f      	ldr	r1, [pc, #124]	; (801a19c <RegionEU868InitDefaults+0x114>)
 801a120:	481f      	ldr	r0, [pc, #124]	; (801a1a0 <RegionEU868InitDefaults+0x118>)
 801a122:	f7ff f97c 	bl	801941e <RegionCommonChanMaskCopy>
            break;
 801a126:	e02a      	b.n	801a17e <RegionEU868InitDefaults+0xf6>
        }
        case INIT_TYPE_RESET_TO_DEFAULT_CHANNELS:
        {
            // Reset Channels Rx1Frequency to default 0
            NvmCtx.Channels[0].Rx1Frequency = 0;
 801a128:	4b18      	ldr	r3, [pc, #96]	; (801a18c <RegionEU868InitDefaults+0x104>)
 801a12a:	2200      	movs	r2, #0
 801a12c:	605a      	str	r2, [r3, #4]
            NvmCtx.Channels[1].Rx1Frequency = 0;
 801a12e:	4b17      	ldr	r3, [pc, #92]	; (801a18c <RegionEU868InitDefaults+0x104>)
 801a130:	2200      	movs	r2, #0
 801a132:	611a      	str	r2, [r3, #16]
            NvmCtx.Channels[2].Rx1Frequency = 0;
 801a134:	4b15      	ldr	r3, [pc, #84]	; (801a18c <RegionEU868InitDefaults+0x104>)
 801a136:	2200      	movs	r2, #0
 801a138:	61da      	str	r2, [r3, #28]
            // Update the channels mask
            RegionCommonChanMaskCopy( NvmCtx.ChannelsMask, NvmCtx.ChannelsDefaultMask, CHANNELS_MASK_SIZE );
 801a13a:	2201      	movs	r2, #1
 801a13c:	4917      	ldr	r1, [pc, #92]	; (801a19c <RegionEU868InitDefaults+0x114>)
 801a13e:	4818      	ldr	r0, [pc, #96]	; (801a1a0 <RegionEU868InitDefaults+0x118>)
 801a140:	f7ff f96d 	bl	801941e <RegionCommonChanMaskCopy>
            break;
 801a144:	e01b      	b.n	801a17e <RegionEU868InitDefaults+0xf6>
        }
        case INIT_TYPE_ACTIVATE_DEFAULT_CHANNELS:
        {
            // Restore channels default mask
            NvmCtx.ChannelsMask[0] |= NvmCtx.ChannelsDefaultMask[0];
 801a146:	4b11      	ldr	r3, [pc, #68]	; (801a18c <RegionEU868InitDefaults+0x104>)
 801a148:	f8b3 2138 	ldrh.w	r2, [r3, #312]	; 0x138
 801a14c:	4b0f      	ldr	r3, [pc, #60]	; (801a18c <RegionEU868InitDefaults+0x104>)
 801a14e:	f8b3 313a 	ldrh.w	r3, [r3, #314]	; 0x13a
 801a152:	4313      	orrs	r3, r2
 801a154:	b29a      	uxth	r2, r3
 801a156:	4b0d      	ldr	r3, [pc, #52]	; (801a18c <RegionEU868InitDefaults+0x104>)
 801a158:	f8a3 2138 	strh.w	r2, [r3, #312]	; 0x138
            break;
 801a15c:	e00f      	b.n	801a17e <RegionEU868InitDefaults+0xf6>
        }
        case INIT_TYPE_RESTORE_CTX:
        {
            if( params->NvmCtx != 0 )
 801a15e:	687b      	ldr	r3, [r7, #4]
 801a160:	681b      	ldr	r3, [r3, #0]
 801a162:	2b00      	cmp	r3, #0
 801a164:	d00a      	beq.n	801a17c <RegionEU868InitDefaults+0xf4>
            {
                memcpy1( (uint8_t*) &NvmCtx, (uint8_t*) params->NvmCtx, sizeof( NvmCtx ) );
 801a166:	687b      	ldr	r3, [r7, #4]
 801a168:	681b      	ldr	r3, [r3, #0]
 801a16a:	f44f 729e 	mov.w	r2, #316	; 0x13c
 801a16e:	4619      	mov	r1, r3
 801a170:	4806      	ldr	r0, [pc, #24]	; (801a18c <RegionEU868InitDefaults+0x104>)
 801a172:	f002 fa3c 	bl	801c5ee <memcpy1>
            }
            break;
 801a176:	e001      	b.n	801a17c <RegionEU868InitDefaults+0xf4>
        }
        default:
        {
            break;
 801a178:	bf00      	nop
 801a17a:	e000      	b.n	801a17e <RegionEU868InitDefaults+0xf6>
            break;
 801a17c:	bf00      	nop
        }
    }
}
 801a17e:	bf00      	nop
 801a180:	37a8      	adds	r7, #168	; 0xa8
 801a182:	46bd      	mov	sp, r7
 801a184:	bd80      	pop	{r7, pc}
 801a186:	bf00      	nop
 801a188:	20001314 	.word	0x20001314
 801a18c:	20001254 	.word	0x20001254
 801a190:	0802255c 	.word	0x0802255c
 801a194:	08022568 	.word	0x08022568
 801a198:	08022574 	.word	0x08022574
 801a19c:	2000138e 	.word	0x2000138e
 801a1a0:	2000138c 	.word	0x2000138c

0801a1a4 <RegionEU868GetNvmCtx>:

void* RegionEU868GetNvmCtx( GetNvmCtxParams_t* params )
{
 801a1a4:	b480      	push	{r7}
 801a1a6:	b083      	sub	sp, #12
 801a1a8:	af00      	add	r7, sp, #0
 801a1aa:	6078      	str	r0, [r7, #4]
    params->nvmCtxSize = sizeof( RegionEU868NvmCtx_t );
 801a1ac:	687b      	ldr	r3, [r7, #4]
 801a1ae:	f44f 729e 	mov.w	r2, #316	; 0x13c
 801a1b2:	601a      	str	r2, [r3, #0]
    return &NvmCtx;
 801a1b4:	4b02      	ldr	r3, [pc, #8]	; (801a1c0 <RegionEU868GetNvmCtx+0x1c>)
}
 801a1b6:	4618      	mov	r0, r3
 801a1b8:	370c      	adds	r7, #12
 801a1ba:	46bd      	mov	sp, r7
 801a1bc:	bc80      	pop	{r7}
 801a1be:	4770      	bx	lr
 801a1c0:	20001254 	.word	0x20001254

0801a1c4 <RegionEU868Verify>:

bool RegionEU868Verify( VerifyParams_t* verify, PhyAttribute_t phyAttribute )
{
 801a1c4:	b580      	push	{r7, lr}
 801a1c6:	b084      	sub	sp, #16
 801a1c8:	af00      	add	r7, sp, #0
 801a1ca:	6078      	str	r0, [r7, #4]
 801a1cc:	460b      	mov	r3, r1
 801a1ce:	70fb      	strb	r3, [r7, #3]
    switch( phyAttribute )
 801a1d0:	78fb      	ldrb	r3, [r7, #3]
 801a1d2:	2b0f      	cmp	r3, #15
 801a1d4:	d86c      	bhi.n	801a2b0 <RegionEU868Verify+0xec>
 801a1d6:	a201      	add	r2, pc, #4	; (adr r2, 801a1dc <RegionEU868Verify+0x18>)
 801a1d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801a1dc:	0801a21d 	.word	0x0801a21d
 801a1e0:	0801a2b1 	.word	0x0801a2b1
 801a1e4:	0801a2b1 	.word	0x0801a2b1
 801a1e8:	0801a2b1 	.word	0x0801a2b1
 801a1ec:	0801a2b1 	.word	0x0801a2b1
 801a1f0:	0801a235 	.word	0x0801a235
 801a1f4:	0801a253 	.word	0x0801a253
 801a1f8:	0801a271 	.word	0x0801a271
 801a1fc:	0801a2b1 	.word	0x0801a2b1
 801a200:	0801a28f 	.word	0x0801a28f
 801a204:	0801a28f 	.word	0x0801a28f
 801a208:	0801a2b1 	.word	0x0801a2b1
 801a20c:	0801a2b1 	.word	0x0801a2b1
 801a210:	0801a2b1 	.word	0x0801a2b1
 801a214:	0801a2b1 	.word	0x0801a2b1
 801a218:	0801a2ad 	.word	0x0801a2ad
    {
        case PHY_FREQUENCY:
        {
            uint8_t band = 0;
 801a21c:	2300      	movs	r3, #0
 801a21e:	73fb      	strb	r3, [r7, #15]
            return VerifyRfFreq( verify->Frequency, &band );
 801a220:	687b      	ldr	r3, [r7, #4]
 801a222:	681b      	ldr	r3, [r3, #0]
 801a224:	f107 020f 	add.w	r2, r7, #15
 801a228:	4611      	mov	r1, r2
 801a22a:	4618      	mov	r0, r3
 801a22c:	f7ff fd0c 	bl	8019c48 <VerifyRfFreq>
 801a230:	4603      	mov	r3, r0
 801a232:	e03e      	b.n	801a2b2 <RegionEU868Verify+0xee>
        }
        case PHY_TX_DR:
        {
            return RegionCommonValueInRange( verify->DatarateParams.Datarate, EU868_TX_MIN_DATARATE, EU868_TX_MAX_DATARATE );
 801a234:	687b      	ldr	r3, [r7, #4]
 801a236:	f993 3000 	ldrsb.w	r3, [r3]
 801a23a:	2207      	movs	r2, #7
 801a23c:	2100      	movs	r1, #0
 801a23e:	4618      	mov	r0, r3
 801a240:	f7ff f870 	bl	8019324 <RegionCommonValueInRange>
 801a244:	4603      	mov	r3, r0
 801a246:	2b00      	cmp	r3, #0
 801a248:	bf14      	ite	ne
 801a24a:	2301      	movne	r3, #1
 801a24c:	2300      	moveq	r3, #0
 801a24e:	b2db      	uxtb	r3, r3
 801a250:	e02f      	b.n	801a2b2 <RegionEU868Verify+0xee>
        }
        case PHY_DEF_TX_DR:
        {
            return RegionCommonValueInRange( verify->DatarateParams.Datarate, DR_0, DR_5 );
 801a252:	687b      	ldr	r3, [r7, #4]
 801a254:	f993 3000 	ldrsb.w	r3, [r3]
 801a258:	2205      	movs	r2, #5
 801a25a:	2100      	movs	r1, #0
 801a25c:	4618      	mov	r0, r3
 801a25e:	f7ff f861 	bl	8019324 <RegionCommonValueInRange>
 801a262:	4603      	mov	r3, r0
 801a264:	2b00      	cmp	r3, #0
 801a266:	bf14      	ite	ne
 801a268:	2301      	movne	r3, #1
 801a26a:	2300      	moveq	r3, #0
 801a26c:	b2db      	uxtb	r3, r3
 801a26e:	e020      	b.n	801a2b2 <RegionEU868Verify+0xee>
        }
        case PHY_RX_DR:
        {
            return RegionCommonValueInRange( verify->DatarateParams.Datarate, EU868_RX_MIN_DATARATE, EU868_RX_MAX_DATARATE );
 801a270:	687b      	ldr	r3, [r7, #4]
 801a272:	f993 3000 	ldrsb.w	r3, [r3]
 801a276:	2207      	movs	r2, #7
 801a278:	2100      	movs	r1, #0
 801a27a:	4618      	mov	r0, r3
 801a27c:	f7ff f852 	bl	8019324 <RegionCommonValueInRange>
 801a280:	4603      	mov	r3, r0
 801a282:	2b00      	cmp	r3, #0
 801a284:	bf14      	ite	ne
 801a286:	2301      	movne	r3, #1
 801a288:	2300      	moveq	r3, #0
 801a28a:	b2db      	uxtb	r3, r3
 801a28c:	e011      	b.n	801a2b2 <RegionEU868Verify+0xee>
        }
        case PHY_DEF_TX_POWER:
        case PHY_TX_POWER:
        {
            // Remark: switched min and max!
            return RegionCommonValueInRange( verify->TxPower, EU868_MAX_TX_POWER, EU868_MIN_TX_POWER );
 801a28e:	687b      	ldr	r3, [r7, #4]
 801a290:	f993 3000 	ldrsb.w	r3, [r3]
 801a294:	2207      	movs	r2, #7
 801a296:	2100      	movs	r1, #0
 801a298:	4618      	mov	r0, r3
 801a29a:	f7ff f843 	bl	8019324 <RegionCommonValueInRange>
 801a29e:	4603      	mov	r3, r0
 801a2a0:	2b00      	cmp	r3, #0
 801a2a2:	bf14      	ite	ne
 801a2a4:	2301      	movne	r3, #1
 801a2a6:	2300      	moveq	r3, #0
 801a2a8:	b2db      	uxtb	r3, r3
 801a2aa:	e002      	b.n	801a2b2 <RegionEU868Verify+0xee>
        }
        case PHY_DUTY_CYCLE:
        {
            return EU868_DUTY_CYCLE_ENABLED;
 801a2ac:	2301      	movs	r3, #1
 801a2ae:	e000      	b.n	801a2b2 <RegionEU868Verify+0xee>
        }
        default:
            return false;
 801a2b0:	2300      	movs	r3, #0
    }
}
 801a2b2:	4618      	mov	r0, r3
 801a2b4:	3710      	adds	r7, #16
 801a2b6:	46bd      	mov	sp, r7
 801a2b8:	bd80      	pop	{r7, pc}
 801a2ba:	bf00      	nop

0801a2bc <RegionEU868ApplyCFList>:

void RegionEU868ApplyCFList( ApplyCFListParams_t* applyCFList )
{
 801a2bc:	b580      	push	{r7, lr}
 801a2be:	b08a      	sub	sp, #40	; 0x28
 801a2c0:	af00      	add	r7, sp, #0
 801a2c2:	6078      	str	r0, [r7, #4]
    ChannelParams_t newChannel;
    ChannelAddParams_t channelAdd;
    ChannelRemoveParams_t channelRemove;

    // Setup default datarate range
    newChannel.DrRange.Value = ( DR_5 << 4 ) | DR_0;
 801a2c4:	2350      	movs	r3, #80	; 0x50
 801a2c6:	f887 3020 	strb.w	r3, [r7, #32]

    // Size of the optional CF list
    if( applyCFList->Size != 16 )
 801a2ca:	687b      	ldr	r3, [r7, #4]
 801a2cc:	791b      	ldrb	r3, [r3, #4]
 801a2ce:	2b10      	cmp	r3, #16
 801a2d0:	d162      	bne.n	801a398 <RegionEU868ApplyCFList+0xdc>
    {
        return;
    }

    // Last byte CFListType must be 0 to indicate the CFList contains a list of frequencies
    if( applyCFList->Payload[15] != 0 )
 801a2d2:	687b      	ldr	r3, [r7, #4]
 801a2d4:	681b      	ldr	r3, [r3, #0]
 801a2d6:	330f      	adds	r3, #15
 801a2d8:	781b      	ldrb	r3, [r3, #0]
 801a2da:	2b00      	cmp	r3, #0
 801a2dc:	d15e      	bne.n	801a39c <RegionEU868ApplyCFList+0xe0>
    {
        return;
    }

    // Last byte is RFU, don't take it into account
    for( uint8_t i = 0, chanIdx = EU868_NUMB_DEFAULT_CHANNELS; chanIdx < EU868_MAX_NB_CHANNELS; i+=3, chanIdx++ )
 801a2de:	2300      	movs	r3, #0
 801a2e0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 801a2e4:	2303      	movs	r3, #3
 801a2e6:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 801a2ea:	e050      	b.n	801a38e <RegionEU868ApplyCFList+0xd2>
    {
        if( chanIdx < ( EU868_NUMB_CHANNELS_CF_LIST + EU868_NUMB_DEFAULT_CHANNELS ) )
 801a2ec:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 801a2f0:	2b07      	cmp	r3, #7
 801a2f2:	d824      	bhi.n	801a33e <RegionEU868ApplyCFList+0x82>
        {
            // Channel frequency
            newChannel.Frequency = (uint32_t) applyCFList->Payload[i];
 801a2f4:	687b      	ldr	r3, [r7, #4]
 801a2f6:	681a      	ldr	r2, [r3, #0]
 801a2f8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801a2fc:	4413      	add	r3, r2
 801a2fe:	781b      	ldrb	r3, [r3, #0]
 801a300:	61bb      	str	r3, [r7, #24]
            newChannel.Frequency |= ( (uint32_t) applyCFList->Payload[i + 1] << 8 );
 801a302:	69ba      	ldr	r2, [r7, #24]
 801a304:	687b      	ldr	r3, [r7, #4]
 801a306:	6819      	ldr	r1, [r3, #0]
 801a308:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801a30c:	3301      	adds	r3, #1
 801a30e:	440b      	add	r3, r1
 801a310:	781b      	ldrb	r3, [r3, #0]
 801a312:	021b      	lsls	r3, r3, #8
 801a314:	4313      	orrs	r3, r2
 801a316:	61bb      	str	r3, [r7, #24]
            newChannel.Frequency |= ( (uint32_t) applyCFList->Payload[i + 2] << 16 );
 801a318:	69ba      	ldr	r2, [r7, #24]
 801a31a:	687b      	ldr	r3, [r7, #4]
 801a31c:	6819      	ldr	r1, [r3, #0]
 801a31e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801a322:	3302      	adds	r3, #2
 801a324:	440b      	add	r3, r1
 801a326:	781b      	ldrb	r3, [r3, #0]
 801a328:	041b      	lsls	r3, r3, #16
 801a32a:	4313      	orrs	r3, r2
 801a32c:	61bb      	str	r3, [r7, #24]
            newChannel.Frequency *= 100;
 801a32e:	69bb      	ldr	r3, [r7, #24]
 801a330:	2264      	movs	r2, #100	; 0x64
 801a332:	fb02 f303 	mul.w	r3, r2, r3
 801a336:	61bb      	str	r3, [r7, #24]

            // Initialize alternative frequency to 0
            newChannel.Rx1Frequency = 0;
 801a338:	2300      	movs	r3, #0
 801a33a:	61fb      	str	r3, [r7, #28]
 801a33c:	e006      	b.n	801a34c <RegionEU868ApplyCFList+0x90>
        }
        else
        {
            newChannel.Frequency = 0;
 801a33e:	2300      	movs	r3, #0
 801a340:	61bb      	str	r3, [r7, #24]
            newChannel.DrRange.Value = 0;
 801a342:	2300      	movs	r3, #0
 801a344:	f887 3020 	strb.w	r3, [r7, #32]
            newChannel.Rx1Frequency = 0;
 801a348:	2300      	movs	r3, #0
 801a34a:	61fb      	str	r3, [r7, #28]
        }

        if( newChannel.Frequency != 0 )
 801a34c:	69bb      	ldr	r3, [r7, #24]
 801a34e:	2b00      	cmp	r3, #0
 801a350:	d00b      	beq.n	801a36a <RegionEU868ApplyCFList+0xae>
        {
            channelAdd.NewChannel = &newChannel;
 801a352:	f107 0318 	add.w	r3, r7, #24
 801a356:	613b      	str	r3, [r7, #16]
            channelAdd.ChannelId = chanIdx;
 801a358:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 801a35c:	753b      	strb	r3, [r7, #20]

            // Try to add all channels
            RegionEU868ChannelAdd( &channelAdd );
 801a35e:	f107 0310 	add.w	r3, r7, #16
 801a362:	4618      	mov	r0, r3
 801a364:	f000 fcec 	bl	801ad40 <RegionEU868ChannelAdd>
 801a368:	e007      	b.n	801a37a <RegionEU868ApplyCFList+0xbe>
        }
        else
        {
            channelRemove.ChannelId = chanIdx;
 801a36a:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 801a36e:	733b      	strb	r3, [r7, #12]

            RegionEU868ChannelsRemove( &channelRemove );
 801a370:	f107 030c 	add.w	r3, r7, #12
 801a374:	4618      	mov	r0, r3
 801a376:	f000 fd81 	bl	801ae7c <RegionEU868ChannelsRemove>
    for( uint8_t i = 0, chanIdx = EU868_NUMB_DEFAULT_CHANNELS; chanIdx < EU868_MAX_NB_CHANNELS; i+=3, chanIdx++ )
 801a37a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801a37e:	3303      	adds	r3, #3
 801a380:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 801a384:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 801a388:	3301      	adds	r3, #1
 801a38a:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 801a38e:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 801a392:	2b0f      	cmp	r3, #15
 801a394:	d9aa      	bls.n	801a2ec <RegionEU868ApplyCFList+0x30>
 801a396:	e002      	b.n	801a39e <RegionEU868ApplyCFList+0xe2>
        return;
 801a398:	bf00      	nop
 801a39a:	e000      	b.n	801a39e <RegionEU868ApplyCFList+0xe2>
        return;
 801a39c:	bf00      	nop
        }
    }
}
 801a39e:	3728      	adds	r7, #40	; 0x28
 801a3a0:	46bd      	mov	sp, r7
 801a3a2:	bd80      	pop	{r7, pc}

0801a3a4 <RegionEU868ChanMaskSet>:

bool RegionEU868ChanMaskSet( ChanMaskSetParams_t* chanMaskSet )
{
 801a3a4:	b580      	push	{r7, lr}
 801a3a6:	b082      	sub	sp, #8
 801a3a8:	af00      	add	r7, sp, #0
 801a3aa:	6078      	str	r0, [r7, #4]
    switch( chanMaskSet->ChannelsMaskType )
 801a3ac:	687b      	ldr	r3, [r7, #4]
 801a3ae:	791b      	ldrb	r3, [r3, #4]
 801a3b0:	2b00      	cmp	r3, #0
 801a3b2:	d002      	beq.n	801a3ba <RegionEU868ChanMaskSet+0x16>
 801a3b4:	2b01      	cmp	r3, #1
 801a3b6:	d008      	beq.n	801a3ca <RegionEU868ChanMaskSet+0x26>
 801a3b8:	e00f      	b.n	801a3da <RegionEU868ChanMaskSet+0x36>
    {
        case CHANNELS_MASK:
        {
            RegionCommonChanMaskCopy( NvmCtx.ChannelsMask, chanMaskSet->ChannelsMaskIn, 1 );
 801a3ba:	687b      	ldr	r3, [r7, #4]
 801a3bc:	681b      	ldr	r3, [r3, #0]
 801a3be:	2201      	movs	r2, #1
 801a3c0:	4619      	mov	r1, r3
 801a3c2:	4809      	ldr	r0, [pc, #36]	; (801a3e8 <RegionEU868ChanMaskSet+0x44>)
 801a3c4:	f7ff f82b 	bl	801941e <RegionCommonChanMaskCopy>
            break;
 801a3c8:	e009      	b.n	801a3de <RegionEU868ChanMaskSet+0x3a>
        }
        case CHANNELS_DEFAULT_MASK:
        {
            RegionCommonChanMaskCopy( NvmCtx.ChannelsDefaultMask, chanMaskSet->ChannelsMaskIn, 1 );
 801a3ca:	687b      	ldr	r3, [r7, #4]
 801a3cc:	681b      	ldr	r3, [r3, #0]
 801a3ce:	2201      	movs	r2, #1
 801a3d0:	4619      	mov	r1, r3
 801a3d2:	4806      	ldr	r0, [pc, #24]	; (801a3ec <RegionEU868ChanMaskSet+0x48>)
 801a3d4:	f7ff f823 	bl	801941e <RegionCommonChanMaskCopy>
            break;
 801a3d8:	e001      	b.n	801a3de <RegionEU868ChanMaskSet+0x3a>
        }
        default:
            return false;
 801a3da:	2300      	movs	r3, #0
 801a3dc:	e000      	b.n	801a3e0 <RegionEU868ChanMaskSet+0x3c>
    }
    return true;
 801a3de:	2301      	movs	r3, #1
}
 801a3e0:	4618      	mov	r0, r3
 801a3e2:	3708      	adds	r7, #8
 801a3e4:	46bd      	mov	sp, r7
 801a3e6:	bd80      	pop	{r7, pc}
 801a3e8:	2000138c 	.word	0x2000138c
 801a3ec:	2000138e 	.word	0x2000138e

0801a3f0 <RegionEU868ComputeRxWindowParameters>:

void RegionEU868ComputeRxWindowParameters( int8_t datarate, uint8_t minRxSymbols, uint32_t rxError, RxConfigParams_t *rxConfigParams )
{
 801a3f0:	b580      	push	{r7, lr}
 801a3f2:	b088      	sub	sp, #32
 801a3f4:	af02      	add	r7, sp, #8
 801a3f6:	60ba      	str	r2, [r7, #8]
 801a3f8:	607b      	str	r3, [r7, #4]
 801a3fa:	4603      	mov	r3, r0
 801a3fc:	73fb      	strb	r3, [r7, #15]
 801a3fe:	460b      	mov	r3, r1
 801a400:	73bb      	strb	r3, [r7, #14]
    /* ST_WORKAROUND_BEGIN: remove float/double */
    uint32_t tSymbol = 0;
 801a402:	2300      	movs	r3, #0
 801a404:	617b      	str	r3, [r7, #20]
    /* ST_WORKAROUND_END */

    // Get the datarate, perform a boundary check
    rxConfigParams->Datarate = MIN( datarate, EU868_RX_MAX_DATARATE );
 801a406:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801a40a:	2b07      	cmp	r3, #7
 801a40c:	bfa8      	it	ge
 801a40e:	2307      	movge	r3, #7
 801a410:	b25a      	sxtb	r2, r3
 801a412:	687b      	ldr	r3, [r7, #4]
 801a414:	705a      	strb	r2, [r3, #1]
    rxConfigParams->Bandwidth = GetBandwidth( rxConfigParams->Datarate );
 801a416:	687b      	ldr	r3, [r7, #4]
 801a418:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801a41c:	4618      	mov	r0, r3
 801a41e:	f7ff fbd9 	bl	8019bd4 <GetBandwidth>
 801a422:	4603      	mov	r3, r0
 801a424:	b2da      	uxtb	r2, r3
 801a426:	687b      	ldr	r3, [r7, #4]
 801a428:	709a      	strb	r2, [r3, #2]

    if( rxConfigParams->Datarate == DR_7 )
 801a42a:	687b      	ldr	r3, [r7, #4]
 801a42c:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801a430:	2b07      	cmp	r3, #7
 801a432:	d10a      	bne.n	801a44a <RegionEU868ComputeRxWindowParameters+0x5a>
    { // FSK
        tSymbol = RegionCommonComputeSymbolTimeFsk( DataratesEU868[rxConfigParams->Datarate] );
 801a434:	687b      	ldr	r3, [r7, #4]
 801a436:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801a43a:	461a      	mov	r2, r3
 801a43c:	4b15      	ldr	r3, [pc, #84]	; (801a494 <RegionEU868ComputeRxWindowParameters+0xa4>)
 801a43e:	5c9b      	ldrb	r3, [r3, r2]
 801a440:	4618      	mov	r0, r3
 801a442:	f7ff f9b5 	bl	80197b0 <RegionCommonComputeSymbolTimeFsk>
 801a446:	6178      	str	r0, [r7, #20]
 801a448:	e011      	b.n	801a46e <RegionEU868ComputeRxWindowParameters+0x7e>
    }
    else
    { // LoRa
        tSymbol = RegionCommonComputeSymbolTimeLoRa( DataratesEU868[rxConfigParams->Datarate], BandwidthsEU868[rxConfigParams->Datarate] );
 801a44a:	687b      	ldr	r3, [r7, #4]
 801a44c:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801a450:	461a      	mov	r2, r3
 801a452:	4b10      	ldr	r3, [pc, #64]	; (801a494 <RegionEU868ComputeRxWindowParameters+0xa4>)
 801a454:	5c9a      	ldrb	r2, [r3, r2]
 801a456:	687b      	ldr	r3, [r7, #4]
 801a458:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801a45c:	4619      	mov	r1, r3
 801a45e:	4b0e      	ldr	r3, [pc, #56]	; (801a498 <RegionEU868ComputeRxWindowParameters+0xa8>)
 801a460:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 801a464:	4619      	mov	r1, r3
 801a466:	4610      	mov	r0, r2
 801a468:	f7ff f98e 	bl	8019788 <RegionCommonComputeSymbolTimeLoRa>
 801a46c:	6178      	str	r0, [r7, #20]
    }

    RegionCommonComputeRxWindowParameters( tSymbol, minRxSymbols, rxError, Radio.GetWakeupTime( ), &rxConfigParams->WindowTimeout, &rxConfigParams->WindowOffset );
 801a46e:	4b0b      	ldr	r3, [pc, #44]	; (801a49c <RegionEU868ComputeRxWindowParameters+0xac>)
 801a470:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 801a472:	4798      	blx	r3
 801a474:	687b      	ldr	r3, [r7, #4]
 801a476:	3308      	adds	r3, #8
 801a478:	687a      	ldr	r2, [r7, #4]
 801a47a:	320c      	adds	r2, #12
 801a47c:	7bb9      	ldrb	r1, [r7, #14]
 801a47e:	9201      	str	r2, [sp, #4]
 801a480:	9300      	str	r3, [sp, #0]
 801a482:	4603      	mov	r3, r0
 801a484:	68ba      	ldr	r2, [r7, #8]
 801a486:	6978      	ldr	r0, [r7, #20]
 801a488:	f7ff f9a0 	bl	80197cc <RegionCommonComputeRxWindowParameters>
}
 801a48c:	bf00      	nop
 801a48e:	3718      	adds	r7, #24
 801a490:	46bd      	mov	sp, r7
 801a492:	bd80      	pop	{r7, pc}
 801a494:	08022b28 	.word	0x08022b28
 801a498:	08022b30 	.word	0x08022b30
 801a49c:	08022be4 	.word	0x08022be4

0801a4a0 <RegionEU868RxConfig>:

bool RegionEU868RxConfig( RxConfigParams_t* rxConfig, int8_t* datarate )
{
 801a4a0:	b5b0      	push	{r4, r5, r7, lr}
 801a4a2:	b090      	sub	sp, #64	; 0x40
 801a4a4:	af0a      	add	r7, sp, #40	; 0x28
 801a4a6:	6078      	str	r0, [r7, #4]
 801a4a8:	6039      	str	r1, [r7, #0]
    RadioModems_t modem;
    int8_t dr = rxConfig->Datarate;
 801a4aa:	687b      	ldr	r3, [r7, #4]
 801a4ac:	785b      	ldrb	r3, [r3, #1]
 801a4ae:	73fb      	strb	r3, [r7, #15]
    uint8_t maxPayload = 0;
 801a4b0:	2300      	movs	r3, #0
 801a4b2:	75bb      	strb	r3, [r7, #22]
    int8_t phyDr = 0;
 801a4b4:	2300      	movs	r3, #0
 801a4b6:	73bb      	strb	r3, [r7, #14]
    uint32_t frequency = rxConfig->Frequency;
 801a4b8:	687b      	ldr	r3, [r7, #4]
 801a4ba:	685b      	ldr	r3, [r3, #4]
 801a4bc:	613b      	str	r3, [r7, #16]

    if( Radio.GetStatus( ) != RF_IDLE )
 801a4be:	4b59      	ldr	r3, [pc, #356]	; (801a624 <RegionEU868RxConfig+0x184>)
 801a4c0:	685b      	ldr	r3, [r3, #4]
 801a4c2:	4798      	blx	r3
 801a4c4:	4603      	mov	r3, r0
 801a4c6:	2b00      	cmp	r3, #0
 801a4c8:	d001      	beq.n	801a4ce <RegionEU868RxConfig+0x2e>
    {
        return false;
 801a4ca:	2300      	movs	r3, #0
 801a4cc:	e0a5      	b.n	801a61a <RegionEU868RxConfig+0x17a>
    }

    if( rxConfig->RxSlot == RX_SLOT_WIN_1 )
 801a4ce:	687b      	ldr	r3, [r7, #4]
 801a4d0:	7cdb      	ldrb	r3, [r3, #19]
 801a4d2:	2b00      	cmp	r3, #0
 801a4d4:	d123      	bne.n	801a51e <RegionEU868RxConfig+0x7e>
    {
        // Apply window 1 frequency
        frequency = NvmCtx.Channels[rxConfig->Channel].Frequency;
 801a4d6:	687b      	ldr	r3, [r7, #4]
 801a4d8:	781b      	ldrb	r3, [r3, #0]
 801a4da:	4619      	mov	r1, r3
 801a4dc:	4a52      	ldr	r2, [pc, #328]	; (801a628 <RegionEU868RxConfig+0x188>)
 801a4de:	460b      	mov	r3, r1
 801a4e0:	005b      	lsls	r3, r3, #1
 801a4e2:	440b      	add	r3, r1
 801a4e4:	009b      	lsls	r3, r3, #2
 801a4e6:	4413      	add	r3, r2
 801a4e8:	681b      	ldr	r3, [r3, #0]
 801a4ea:	613b      	str	r3, [r7, #16]
        // Apply the alternative RX 1 window frequency, if it is available
        if( NvmCtx.Channels[rxConfig->Channel].Rx1Frequency != 0 )
 801a4ec:	687b      	ldr	r3, [r7, #4]
 801a4ee:	781b      	ldrb	r3, [r3, #0]
 801a4f0:	4619      	mov	r1, r3
 801a4f2:	4a4d      	ldr	r2, [pc, #308]	; (801a628 <RegionEU868RxConfig+0x188>)
 801a4f4:	460b      	mov	r3, r1
 801a4f6:	005b      	lsls	r3, r3, #1
 801a4f8:	440b      	add	r3, r1
 801a4fa:	009b      	lsls	r3, r3, #2
 801a4fc:	4413      	add	r3, r2
 801a4fe:	3304      	adds	r3, #4
 801a500:	681b      	ldr	r3, [r3, #0]
 801a502:	2b00      	cmp	r3, #0
 801a504:	d00b      	beq.n	801a51e <RegionEU868RxConfig+0x7e>
        {
            frequency = NvmCtx.Channels[rxConfig->Channel].Rx1Frequency;
 801a506:	687b      	ldr	r3, [r7, #4]
 801a508:	781b      	ldrb	r3, [r3, #0]
 801a50a:	4619      	mov	r1, r3
 801a50c:	4a46      	ldr	r2, [pc, #280]	; (801a628 <RegionEU868RxConfig+0x188>)
 801a50e:	460b      	mov	r3, r1
 801a510:	005b      	lsls	r3, r3, #1
 801a512:	440b      	add	r3, r1
 801a514:	009b      	lsls	r3, r3, #2
 801a516:	4413      	add	r3, r2
 801a518:	3304      	adds	r3, #4
 801a51a:	681b      	ldr	r3, [r3, #0]
 801a51c:	613b      	str	r3, [r7, #16]
        }
    }

    // Read the physical datarate from the datarates table
    phyDr = DataratesEU868[dr];
 801a51e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801a522:	4a42      	ldr	r2, [pc, #264]	; (801a62c <RegionEU868RxConfig+0x18c>)
 801a524:	5cd3      	ldrb	r3, [r2, r3]
 801a526:	73bb      	strb	r3, [r7, #14]

    Radio.SetChannel( frequency );
 801a528:	4b3e      	ldr	r3, [pc, #248]	; (801a624 <RegionEU868RxConfig+0x184>)
 801a52a:	68db      	ldr	r3, [r3, #12]
 801a52c:	6938      	ldr	r0, [r7, #16]
 801a52e:	4798      	blx	r3

    // Radio configuration
    if( dr == DR_7 )
 801a530:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801a534:	2b07      	cmp	r3, #7
 801a536:	d128      	bne.n	801a58a <RegionEU868RxConfig+0xea>
    {
        modem = MODEM_FSK;
 801a538:	2300      	movs	r3, #0
 801a53a:	75fb      	strb	r3, [r7, #23]
        Radio.SetRxConfig( modem, 50000, phyDr * 1000, 0, 83333, 5, rxConfig->WindowTimeout, false, 0, true, 0, 0, false, rxConfig->RxContinuous );
 801a53c:	4b39      	ldr	r3, [pc, #228]	; (801a624 <RegionEU868RxConfig+0x184>)
 801a53e:	699c      	ldr	r4, [r3, #24]
 801a540:	f997 300e 	ldrsb.w	r3, [r7, #14]
 801a544:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 801a548:	fb02 f303 	mul.w	r3, r2, r3
 801a54c:	4619      	mov	r1, r3
 801a54e:	687b      	ldr	r3, [r7, #4]
 801a550:	689b      	ldr	r3, [r3, #8]
 801a552:	b29b      	uxth	r3, r3
 801a554:	687a      	ldr	r2, [r7, #4]
 801a556:	7c92      	ldrb	r2, [r2, #18]
 801a558:	7df8      	ldrb	r0, [r7, #23]
 801a55a:	9209      	str	r2, [sp, #36]	; 0x24
 801a55c:	2200      	movs	r2, #0
 801a55e:	9208      	str	r2, [sp, #32]
 801a560:	2200      	movs	r2, #0
 801a562:	9207      	str	r2, [sp, #28]
 801a564:	2200      	movs	r2, #0
 801a566:	9206      	str	r2, [sp, #24]
 801a568:	2201      	movs	r2, #1
 801a56a:	9205      	str	r2, [sp, #20]
 801a56c:	2200      	movs	r2, #0
 801a56e:	9204      	str	r2, [sp, #16]
 801a570:	2200      	movs	r2, #0
 801a572:	9203      	str	r2, [sp, #12]
 801a574:	9302      	str	r3, [sp, #8]
 801a576:	2305      	movs	r3, #5
 801a578:	9301      	str	r3, [sp, #4]
 801a57a:	4b2d      	ldr	r3, [pc, #180]	; (801a630 <RegionEU868RxConfig+0x190>)
 801a57c:	9300      	str	r3, [sp, #0]
 801a57e:	2300      	movs	r3, #0
 801a580:	460a      	mov	r2, r1
 801a582:	f24c 3150 	movw	r1, #50000	; 0xc350
 801a586:	47a0      	blx	r4
 801a588:	e024      	b.n	801a5d4 <RegionEU868RxConfig+0x134>
    }
    else
    {
        modem = MODEM_LORA;
 801a58a:	2301      	movs	r3, #1
 801a58c:	75fb      	strb	r3, [r7, #23]
        Radio.SetRxConfig( modem, rxConfig->Bandwidth, phyDr, 1, 0, 8, rxConfig->WindowTimeout, false, 0, false, 0, 0, true, rxConfig->RxContinuous );
 801a58e:	4b25      	ldr	r3, [pc, #148]	; (801a624 <RegionEU868RxConfig+0x184>)
 801a590:	699c      	ldr	r4, [r3, #24]
 801a592:	687b      	ldr	r3, [r7, #4]
 801a594:	789b      	ldrb	r3, [r3, #2]
 801a596:	461d      	mov	r5, r3
 801a598:	f997 100e 	ldrsb.w	r1, [r7, #14]
 801a59c:	687b      	ldr	r3, [r7, #4]
 801a59e:	689b      	ldr	r3, [r3, #8]
 801a5a0:	b29b      	uxth	r3, r3
 801a5a2:	687a      	ldr	r2, [r7, #4]
 801a5a4:	7c92      	ldrb	r2, [r2, #18]
 801a5a6:	7df8      	ldrb	r0, [r7, #23]
 801a5a8:	9209      	str	r2, [sp, #36]	; 0x24
 801a5aa:	2201      	movs	r2, #1
 801a5ac:	9208      	str	r2, [sp, #32]
 801a5ae:	2200      	movs	r2, #0
 801a5b0:	9207      	str	r2, [sp, #28]
 801a5b2:	2200      	movs	r2, #0
 801a5b4:	9206      	str	r2, [sp, #24]
 801a5b6:	2200      	movs	r2, #0
 801a5b8:	9205      	str	r2, [sp, #20]
 801a5ba:	2200      	movs	r2, #0
 801a5bc:	9204      	str	r2, [sp, #16]
 801a5be:	2200      	movs	r2, #0
 801a5c0:	9203      	str	r2, [sp, #12]
 801a5c2:	9302      	str	r3, [sp, #8]
 801a5c4:	2308      	movs	r3, #8
 801a5c6:	9301      	str	r3, [sp, #4]
 801a5c8:	2300      	movs	r3, #0
 801a5ca:	9300      	str	r3, [sp, #0]
 801a5cc:	2301      	movs	r3, #1
 801a5ce:	460a      	mov	r2, r1
 801a5d0:	4629      	mov	r1, r5
 801a5d2:	47a0      	blx	r4
    }

    if( rxConfig->RepeaterSupport == true )
 801a5d4:	687b      	ldr	r3, [r7, #4]
 801a5d6:	7c5b      	ldrb	r3, [r3, #17]
 801a5d8:	2b00      	cmp	r3, #0
 801a5da:	d005      	beq.n	801a5e8 <RegionEU868RxConfig+0x148>
    {
        maxPayload = MaxPayloadOfDatarateRepeaterEU868[dr];
 801a5dc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801a5e0:	4a14      	ldr	r2, [pc, #80]	; (801a634 <RegionEU868RxConfig+0x194>)
 801a5e2:	5cd3      	ldrb	r3, [r2, r3]
 801a5e4:	75bb      	strb	r3, [r7, #22]
 801a5e6:	e004      	b.n	801a5f2 <RegionEU868RxConfig+0x152>
    }
    else
    {
        maxPayload = MaxPayloadOfDatarateEU868[dr];
 801a5e8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801a5ec:	4a12      	ldr	r2, [pc, #72]	; (801a638 <RegionEU868RxConfig+0x198>)
 801a5ee:	5cd3      	ldrb	r3, [r2, r3]
 801a5f0:	75bb      	strb	r3, [r7, #22]
    }

    Radio.SetMaxPayloadLength( modem, maxPayload + LORAMAC_FRAME_PAYLOAD_OVERHEAD_SIZE );
 801a5f2:	4b0c      	ldr	r3, [pc, #48]	; (801a624 <RegionEU868RxConfig+0x184>)
 801a5f4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 801a5f6:	7dba      	ldrb	r2, [r7, #22]
 801a5f8:	320d      	adds	r2, #13
 801a5fa:	b2d1      	uxtb	r1, r2
 801a5fc:	7dfa      	ldrb	r2, [r7, #23]
 801a5fe:	4610      	mov	r0, r2
 801a600:	4798      	blx	r3
    /* ST_WORKAROUND_BEGIN: Print Rx config */
    RegionCommonRxConfigPrint(rxConfig->RxSlot, frequency, dr);
 801a602:	687b      	ldr	r3, [r7, #4]
 801a604:	7cdb      	ldrb	r3, [r3, #19]
 801a606:	f997 200f 	ldrsb.w	r2, [r7, #15]
 801a60a:	6939      	ldr	r1, [r7, #16]
 801a60c:	4618      	mov	r0, r3
 801a60e:	f7ff fa6d 	bl	8019aec <RegionCommonRxConfigPrint>
    /* ST_WORKAROUND_END */

    *datarate = (uint8_t) dr;
 801a612:	683b      	ldr	r3, [r7, #0]
 801a614:	7bfa      	ldrb	r2, [r7, #15]
 801a616:	701a      	strb	r2, [r3, #0]
    return true;
 801a618:	2301      	movs	r3, #1
}
 801a61a:	4618      	mov	r0, r3
 801a61c:	3718      	adds	r7, #24
 801a61e:	46bd      	mov	sp, r7
 801a620:	bdb0      	pop	{r4, r5, r7, pc}
 801a622:	bf00      	nop
 801a624:	08022be4 	.word	0x08022be4
 801a628:	20001254 	.word	0x20001254
 801a62c:	08022b28 	.word	0x08022b28
 801a630:	00014585 	.word	0x00014585
 801a634:	08022b58 	.word	0x08022b58
 801a638:	08022b50 	.word	0x08022b50

0801a63c <RegionEU868TxConfig>:

bool RegionEU868TxConfig( TxConfigParams_t* txConfig, int8_t* txPower, TimerTime_t* txTimeOnAir )
{
 801a63c:	b590      	push	{r4, r7, lr}
 801a63e:	b093      	sub	sp, #76	; 0x4c
 801a640:	af0a      	add	r7, sp, #40	; 0x28
 801a642:	60f8      	str	r0, [r7, #12]
 801a644:	60b9      	str	r1, [r7, #8]
 801a646:	607a      	str	r2, [r7, #4]
    RadioModems_t modem;
    int8_t phyDr = DataratesEU868[txConfig->Datarate];
 801a648:	68fb      	ldr	r3, [r7, #12]
 801a64a:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801a64e:	461a      	mov	r2, r3
 801a650:	4b5c      	ldr	r3, [pc, #368]	; (801a7c4 <RegionEU868TxConfig+0x188>)
 801a652:	5c9b      	ldrb	r3, [r3, r2]
 801a654:	77bb      	strb	r3, [r7, #30]
    int8_t txPowerLimited = LimitTxPower( txConfig->TxPower, NvmCtx.Bands[NvmCtx.Channels[txConfig->Channel].Band].TxMaxPower, txConfig->Datarate, NvmCtx.ChannelsMask );
 801a656:	68fb      	ldr	r3, [r7, #12]
 801a658:	f993 0002 	ldrsb.w	r0, [r3, #2]
 801a65c:	68fb      	ldr	r3, [r7, #12]
 801a65e:	781b      	ldrb	r3, [r3, #0]
 801a660:	4619      	mov	r1, r3
 801a662:	4a59      	ldr	r2, [pc, #356]	; (801a7c8 <RegionEU868TxConfig+0x18c>)
 801a664:	460b      	mov	r3, r1
 801a666:	005b      	lsls	r3, r3, #1
 801a668:	440b      	add	r3, r1
 801a66a:	009b      	lsls	r3, r3, #2
 801a66c:	4413      	add	r3, r2
 801a66e:	3309      	adds	r3, #9
 801a670:	781b      	ldrb	r3, [r3, #0]
 801a672:	4619      	mov	r1, r3
 801a674:	4a54      	ldr	r2, [pc, #336]	; (801a7c8 <RegionEU868TxConfig+0x18c>)
 801a676:	460b      	mov	r3, r1
 801a678:	009b      	lsls	r3, r3, #2
 801a67a:	440b      	add	r3, r1
 801a67c:	009b      	lsls	r3, r3, #2
 801a67e:	4413      	add	r3, r2
 801a680:	33c2      	adds	r3, #194	; 0xc2
 801a682:	f993 1000 	ldrsb.w	r1, [r3]
 801a686:	68fb      	ldr	r3, [r7, #12]
 801a688:	f993 2001 	ldrsb.w	r2, [r3, #1]
 801a68c:	4b4f      	ldr	r3, [pc, #316]	; (801a7cc <RegionEU868TxConfig+0x190>)
 801a68e:	f7ff fabf 	bl	8019c10 <LimitTxPower>
 801a692:	4603      	mov	r3, r0
 801a694:	777b      	strb	r3, [r7, #29]
    uint32_t bandwidth = GetBandwidth( txConfig->Datarate );
 801a696:	68fb      	ldr	r3, [r7, #12]
 801a698:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801a69c:	4618      	mov	r0, r3
 801a69e:	f7ff fa99 	bl	8019bd4 <GetBandwidth>
 801a6a2:	61b8      	str	r0, [r7, #24]
    int8_t phyTxPower = 0;
 801a6a4:	2300      	movs	r3, #0
 801a6a6:	75fb      	strb	r3, [r7, #23]

    // Calculate physical TX power
    phyTxPower = RegionCommonComputeTxPower( txPowerLimited, txConfig->MaxEirp, txConfig->AntennaGain );
 801a6a8:	68fb      	ldr	r3, [r7, #12]
 801a6aa:	6859      	ldr	r1, [r3, #4]
 801a6ac:	68fb      	ldr	r3, [r7, #12]
 801a6ae:	689a      	ldr	r2, [r3, #8]
 801a6b0:	f997 301d 	ldrsb.w	r3, [r7, #29]
 801a6b4:	4618      	mov	r0, r3
 801a6b6:	f7ff f8cb 	bl	8019850 <RegionCommonComputeTxPower>
 801a6ba:	4603      	mov	r3, r0
 801a6bc:	75fb      	strb	r3, [r7, #23]

    // Setup the radio frequency
    Radio.SetChannel( NvmCtx.Channels[txConfig->Channel].Frequency );
 801a6be:	4b44      	ldr	r3, [pc, #272]	; (801a7d0 <RegionEU868TxConfig+0x194>)
 801a6c0:	68da      	ldr	r2, [r3, #12]
 801a6c2:	68fb      	ldr	r3, [r7, #12]
 801a6c4:	781b      	ldrb	r3, [r3, #0]
 801a6c6:	4618      	mov	r0, r3
 801a6c8:	493f      	ldr	r1, [pc, #252]	; (801a7c8 <RegionEU868TxConfig+0x18c>)
 801a6ca:	4603      	mov	r3, r0
 801a6cc:	005b      	lsls	r3, r3, #1
 801a6ce:	4403      	add	r3, r0
 801a6d0:	009b      	lsls	r3, r3, #2
 801a6d2:	440b      	add	r3, r1
 801a6d4:	681b      	ldr	r3, [r3, #0]
 801a6d6:	4618      	mov	r0, r3
 801a6d8:	4790      	blx	r2

    if( txConfig->Datarate == DR_7 )
 801a6da:	68fb      	ldr	r3, [r7, #12]
 801a6dc:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801a6e0:	2b07      	cmp	r3, #7
 801a6e2:	d124      	bne.n	801a72e <RegionEU868TxConfig+0xf2>
    { // High Speed FSK channel
        modem = MODEM_FSK;
 801a6e4:	2300      	movs	r3, #0
 801a6e6:	77fb      	strb	r3, [r7, #31]
        Radio.SetTxConfig( modem, phyTxPower, 25000, bandwidth, phyDr * 1000, 0, 5, false, true, 0, 0, false, 4000 );
 801a6e8:	4b39      	ldr	r3, [pc, #228]	; (801a7d0 <RegionEU868TxConfig+0x194>)
 801a6ea:	69dc      	ldr	r4, [r3, #28]
 801a6ec:	f997 301e 	ldrsb.w	r3, [r7, #30]
 801a6f0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 801a6f4:	fb02 f303 	mul.w	r3, r2, r3
 801a6f8:	461a      	mov	r2, r3
 801a6fa:	f997 1017 	ldrsb.w	r1, [r7, #23]
 801a6fe:	7ff8      	ldrb	r0, [r7, #31]
 801a700:	f44f 637a 	mov.w	r3, #4000	; 0xfa0
 801a704:	9308      	str	r3, [sp, #32]
 801a706:	2300      	movs	r3, #0
 801a708:	9307      	str	r3, [sp, #28]
 801a70a:	2300      	movs	r3, #0
 801a70c:	9306      	str	r3, [sp, #24]
 801a70e:	2300      	movs	r3, #0
 801a710:	9305      	str	r3, [sp, #20]
 801a712:	2301      	movs	r3, #1
 801a714:	9304      	str	r3, [sp, #16]
 801a716:	2300      	movs	r3, #0
 801a718:	9303      	str	r3, [sp, #12]
 801a71a:	2305      	movs	r3, #5
 801a71c:	9302      	str	r3, [sp, #8]
 801a71e:	2300      	movs	r3, #0
 801a720:	9301      	str	r3, [sp, #4]
 801a722:	9200      	str	r2, [sp, #0]
 801a724:	69bb      	ldr	r3, [r7, #24]
 801a726:	f246 12a8 	movw	r2, #25000	; 0x61a8
 801a72a:	47a0      	blx	r4
 801a72c:	e01d      	b.n	801a76a <RegionEU868TxConfig+0x12e>
    }
    else
    {
        modem = MODEM_LORA;
 801a72e:	2301      	movs	r3, #1
 801a730:	77fb      	strb	r3, [r7, #31]
        Radio.SetTxConfig( modem, phyTxPower, 0, bandwidth, phyDr, 1, 8, false, true, 0, 0, false, 4000 );
 801a732:	4b27      	ldr	r3, [pc, #156]	; (801a7d0 <RegionEU868TxConfig+0x194>)
 801a734:	69dc      	ldr	r4, [r3, #28]
 801a736:	f997 301e 	ldrsb.w	r3, [r7, #30]
 801a73a:	f997 1017 	ldrsb.w	r1, [r7, #23]
 801a73e:	7ff8      	ldrb	r0, [r7, #31]
 801a740:	f44f 627a 	mov.w	r2, #4000	; 0xfa0
 801a744:	9208      	str	r2, [sp, #32]
 801a746:	2200      	movs	r2, #0
 801a748:	9207      	str	r2, [sp, #28]
 801a74a:	2200      	movs	r2, #0
 801a74c:	9206      	str	r2, [sp, #24]
 801a74e:	2200      	movs	r2, #0
 801a750:	9205      	str	r2, [sp, #20]
 801a752:	2201      	movs	r2, #1
 801a754:	9204      	str	r2, [sp, #16]
 801a756:	2200      	movs	r2, #0
 801a758:	9203      	str	r2, [sp, #12]
 801a75a:	2208      	movs	r2, #8
 801a75c:	9202      	str	r2, [sp, #8]
 801a75e:	2201      	movs	r2, #1
 801a760:	9201      	str	r2, [sp, #4]
 801a762:	9300      	str	r3, [sp, #0]
 801a764:	69bb      	ldr	r3, [r7, #24]
 801a766:	2200      	movs	r2, #0
 801a768:	47a0      	blx	r4
    }
    /* ST_WORKAROUND_BEGIN: Print Tx config */
    RegionCommonTxConfigPrint(NvmCtx.Channels[txConfig->Channel].Frequency, txConfig->Datarate);
 801a76a:	68fb      	ldr	r3, [r7, #12]
 801a76c:	781b      	ldrb	r3, [r3, #0]
 801a76e:	4619      	mov	r1, r3
 801a770:	4a15      	ldr	r2, [pc, #84]	; (801a7c8 <RegionEU868TxConfig+0x18c>)
 801a772:	460b      	mov	r3, r1
 801a774:	005b      	lsls	r3, r3, #1
 801a776:	440b      	add	r3, r1
 801a778:	009b      	lsls	r3, r3, #2
 801a77a:	4413      	add	r3, r2
 801a77c:	681a      	ldr	r2, [r3, #0]
 801a77e:	68fb      	ldr	r3, [r7, #12]
 801a780:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801a784:	4619      	mov	r1, r3
 801a786:	4610      	mov	r0, r2
 801a788:	f7ff f9ee 	bl	8019b68 <RegionCommonTxConfigPrint>
    /* ST_WORKAROUND_END */

    // Update time-on-air
    *txTimeOnAir = GetTimeOnAir( txConfig->Datarate, txConfig->PktLen );
 801a78c:	68fb      	ldr	r3, [r7, #12]
 801a78e:	f993 2001 	ldrsb.w	r2, [r3, #1]
 801a792:	68fb      	ldr	r3, [r7, #12]
 801a794:	899b      	ldrh	r3, [r3, #12]
 801a796:	4619      	mov	r1, r3
 801a798:	4610      	mov	r0, r2
 801a79a:	f7ff facb 	bl	8019d34 <GetTimeOnAir>
 801a79e:	4602      	mov	r2, r0
 801a7a0:	687b      	ldr	r3, [r7, #4]
 801a7a2:	601a      	str	r2, [r3, #0]

    // Setup maximum payload length of the radio driver
    Radio.SetMaxPayloadLength( modem, txConfig->PktLen );
 801a7a4:	4b0a      	ldr	r3, [pc, #40]	; (801a7d0 <RegionEU868TxConfig+0x194>)
 801a7a6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 801a7a8:	68fa      	ldr	r2, [r7, #12]
 801a7aa:	8992      	ldrh	r2, [r2, #12]
 801a7ac:	b2d1      	uxtb	r1, r2
 801a7ae:	7ffa      	ldrb	r2, [r7, #31]
 801a7b0:	4610      	mov	r0, r2
 801a7b2:	4798      	blx	r3

    *txPower = txPowerLimited;
 801a7b4:	68bb      	ldr	r3, [r7, #8]
 801a7b6:	7f7a      	ldrb	r2, [r7, #29]
 801a7b8:	701a      	strb	r2, [r3, #0]
    return true;
 801a7ba:	2301      	movs	r3, #1
}
 801a7bc:	4618      	mov	r0, r3
 801a7be:	3724      	adds	r7, #36	; 0x24
 801a7c0:	46bd      	mov	sp, r7
 801a7c2:	bd90      	pop	{r4, r7, pc}
 801a7c4:	08022b28 	.word	0x08022b28
 801a7c8:	20001254 	.word	0x20001254
 801a7cc:	2000138c 	.word	0x2000138c
 801a7d0:	08022be4 	.word	0x08022be4

0801a7d4 <RegionEU868LinkAdrReq>:

uint8_t RegionEU868LinkAdrReq( LinkAdrReqParams_t* linkAdrReq, int8_t* drOut, int8_t* txPowOut, uint8_t* nbRepOut, uint8_t* nbBytesParsed )
{
 801a7d4:	b590      	push	{r4, r7, lr}
 801a7d6:	b093      	sub	sp, #76	; 0x4c
 801a7d8:	af00      	add	r7, sp, #0
 801a7da:	60f8      	str	r0, [r7, #12]
 801a7dc:	60b9      	str	r1, [r7, #8]
 801a7de:	607a      	str	r2, [r7, #4]
 801a7e0:	603b      	str	r3, [r7, #0]
    uint8_t status = 0x07;
 801a7e2:	2307      	movs	r3, #7
 801a7e4:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    RegionCommonLinkAdrParams_t linkAdrParams = { 0 };
 801a7e8:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 801a7ec:	2200      	movs	r2, #0
 801a7ee:	601a      	str	r2, [r3, #0]
 801a7f0:	809a      	strh	r2, [r3, #4]
    uint8_t nextIndex = 0;
 801a7f2:	2300      	movs	r3, #0
 801a7f4:	f887 3044 	strb.w	r3, [r7, #68]	; 0x44
    uint8_t bytesProcessed = 0;
 801a7f8:	2300      	movs	r3, #0
 801a7fa:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
    uint16_t chMask = 0;
 801a7fe:	2300      	movs	r3, #0
 801a800:	877b      	strh	r3, [r7, #58]	; 0x3a
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    RegionCommonLinkAdrReqVerifyParams_t linkAdrVerifyParams;

    while( bytesProcessed < linkAdrReq->PayloadSize )
 801a802:	e083      	b.n	801a90c <RegionEU868LinkAdrReq+0x138>
    {
        // Get ADR request parameters
        nextIndex = RegionCommonParseLinkAdrReq( &( linkAdrReq->Payload[bytesProcessed] ), &linkAdrParams );
 801a804:	68fb      	ldr	r3, [r7, #12]
 801a806:	685a      	ldr	r2, [r3, #4]
 801a808:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 801a80c:	4413      	add	r3, r2
 801a80e:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 801a812:	4611      	mov	r1, r2
 801a814:	4618      	mov	r0, r3
 801a816:	f7fe feed 	bl	80195f4 <RegionCommonParseLinkAdrReq>
 801a81a:	4603      	mov	r3, r0
 801a81c:	f887 3044 	strb.w	r3, [r7, #68]	; 0x44

        if( nextIndex == 0 )
 801a820:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 801a824:	2b00      	cmp	r3, #0
 801a826:	d079      	beq.n	801a91c <RegionEU868LinkAdrReq+0x148>
            break; // break loop, since no more request has been found

        // Update bytes processed
        bytesProcessed += nextIndex;
 801a828:	f897 2046 	ldrb.w	r2, [r7, #70]	; 0x46
 801a82c:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 801a830:	4413      	add	r3, r2
 801a832:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46

        // Revert status, as we only check the last ADR request for the channel mask KO
        status = 0x07;
 801a836:	2307      	movs	r3, #7
 801a838:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

        // Setup temporary channels mask
        chMask = linkAdrParams.ChMask;
 801a83c:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 801a840:	877b      	strh	r3, [r7, #58]	; 0x3a

        // Verify channels mask
        if( ( linkAdrParams.ChMaskCtrl == 0 ) && ( chMask == 0 ) )
 801a842:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 801a846:	2b00      	cmp	r3, #0
 801a848:	d109      	bne.n	801a85e <RegionEU868LinkAdrReq+0x8a>
 801a84a:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 801a84c:	2b00      	cmp	r3, #0
 801a84e:	d106      	bne.n	801a85e <RegionEU868LinkAdrReq+0x8a>
        {
            status &= 0xFE; // Channel mask KO
 801a850:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 801a854:	f023 0301 	bic.w	r3, r3, #1
 801a858:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 801a85c:	e056      	b.n	801a90c <RegionEU868LinkAdrReq+0x138>
        }
        else if( ( ( linkAdrParams.ChMaskCtrl >= 1 ) && ( linkAdrParams.ChMaskCtrl <= 5 )) ||
 801a85e:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 801a862:	2b00      	cmp	r3, #0
 801a864:	d003      	beq.n	801a86e <RegionEU868LinkAdrReq+0x9a>
 801a866:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 801a86a:	2b05      	cmp	r3, #5
 801a86c:	d903      	bls.n	801a876 <RegionEU868LinkAdrReq+0xa2>
                ( linkAdrParams.ChMaskCtrl >= 7 ) )
 801a86e:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
        else if( ( ( linkAdrParams.ChMaskCtrl >= 1 ) && ( linkAdrParams.ChMaskCtrl <= 5 )) ||
 801a872:	2b06      	cmp	r3, #6
 801a874:	d906      	bls.n	801a884 <RegionEU868LinkAdrReq+0xb0>
        {
            // RFU
            status &= 0xFE; // Channel mask KO
 801a876:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 801a87a:	f023 0301 	bic.w	r3, r3, #1
 801a87e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 801a882:	e043      	b.n	801a90c <RegionEU868LinkAdrReq+0x138>
        }
        else
        {
            for( uint8_t i = 0; i < EU868_MAX_NB_CHANNELS; i++ )
 801a884:	2300      	movs	r3, #0
 801a886:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
 801a88a:	e03b      	b.n	801a904 <RegionEU868LinkAdrReq+0x130>
            {
                if( linkAdrParams.ChMaskCtrl == 6 )
 801a88c:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 801a890:	2b06      	cmp	r3, #6
 801a892:	d117      	bne.n	801a8c4 <RegionEU868LinkAdrReq+0xf0>
                {
                    if( NvmCtx.Channels[i].Frequency != 0 )
 801a894:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 801a898:	495a      	ldr	r1, [pc, #360]	; (801aa04 <RegionEU868LinkAdrReq+0x230>)
 801a89a:	4613      	mov	r3, r2
 801a89c:	005b      	lsls	r3, r3, #1
 801a89e:	4413      	add	r3, r2
 801a8a0:	009b      	lsls	r3, r3, #2
 801a8a2:	440b      	add	r3, r1
 801a8a4:	681b      	ldr	r3, [r3, #0]
 801a8a6:	2b00      	cmp	r3, #0
 801a8a8:	d027      	beq.n	801a8fa <RegionEU868LinkAdrReq+0x126>
                    {
                        chMask |= 1 << i;
 801a8aa:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 801a8ae:	2201      	movs	r2, #1
 801a8b0:	fa02 f303 	lsl.w	r3, r2, r3
 801a8b4:	b21a      	sxth	r2, r3
 801a8b6:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 801a8b8:	b21b      	sxth	r3, r3
 801a8ba:	4313      	orrs	r3, r2
 801a8bc:	b21b      	sxth	r3, r3
 801a8be:	b29b      	uxth	r3, r3
 801a8c0:	877b      	strh	r3, [r7, #58]	; 0x3a
 801a8c2:	e01a      	b.n	801a8fa <RegionEU868LinkAdrReq+0x126>
                    }
                }
                else
                {
                    if( ( ( chMask & ( 1 << i ) ) != 0 ) &&
 801a8c4:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 801a8c6:	461a      	mov	r2, r3
 801a8c8:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 801a8cc:	fa42 f303 	asr.w	r3, r2, r3
 801a8d0:	f003 0301 	and.w	r3, r3, #1
 801a8d4:	2b00      	cmp	r3, #0
 801a8d6:	d010      	beq.n	801a8fa <RegionEU868LinkAdrReq+0x126>
                        ( NvmCtx.Channels[i].Frequency == 0 ) )
 801a8d8:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 801a8dc:	4949      	ldr	r1, [pc, #292]	; (801aa04 <RegionEU868LinkAdrReq+0x230>)
 801a8de:	4613      	mov	r3, r2
 801a8e0:	005b      	lsls	r3, r3, #1
 801a8e2:	4413      	add	r3, r2
 801a8e4:	009b      	lsls	r3, r3, #2
 801a8e6:	440b      	add	r3, r1
 801a8e8:	681b      	ldr	r3, [r3, #0]
                    if( ( ( chMask & ( 1 << i ) ) != 0 ) &&
 801a8ea:	2b00      	cmp	r3, #0
 801a8ec:	d105      	bne.n	801a8fa <RegionEU868LinkAdrReq+0x126>
                    {// Trying to enable an undefined channel
                        status &= 0xFE; // Channel mask KO
 801a8ee:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 801a8f2:	f023 0301 	bic.w	r3, r3, #1
 801a8f6:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
            for( uint8_t i = 0; i < EU868_MAX_NB_CHANNELS; i++ )
 801a8fa:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 801a8fe:	3301      	adds	r3, #1
 801a900:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
 801a904:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 801a908:	2b0f      	cmp	r3, #15
 801a90a:	d9bf      	bls.n	801a88c <RegionEU868LinkAdrReq+0xb8>
    while( bytesProcessed < linkAdrReq->PayloadSize )
 801a90c:	68fb      	ldr	r3, [r7, #12]
 801a90e:	7a1b      	ldrb	r3, [r3, #8]
 801a910:	f897 2046 	ldrb.w	r2, [r7, #70]	; 0x46
 801a914:	429a      	cmp	r2, r3
 801a916:	f4ff af75 	bcc.w	801a804 <RegionEU868LinkAdrReq+0x30>
 801a91a:	e000      	b.n	801a91e <RegionEU868LinkAdrReq+0x14a>
            break; // break loop, since no more request has been found
 801a91c:	bf00      	nop
            }
        }
    }

    // Get the minimum possible datarate
    getPhy.Attribute = PHY_MIN_TX_DR;
 801a91e:	2302      	movs	r3, #2
 801a920:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
    getPhy.UplinkDwellTime = linkAdrReq->UplinkDwellTime;
 801a924:	68fb      	ldr	r3, [r7, #12]
 801a926:	7a5b      	ldrb	r3, [r3, #9]
 801a928:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
    phyParam = RegionEU868GetPhyParam( &getPhy );
 801a92c:	f107 0334 	add.w	r3, r7, #52	; 0x34
 801a930:	4618      	mov	r0, r3
 801a932:	f7ff fa4d 	bl	8019dd0 <RegionEU868GetPhyParam>
 801a936:	4603      	mov	r3, r0
 801a938:	633b      	str	r3, [r7, #48]	; 0x30

    linkAdrVerifyParams.Status = status;
 801a93a:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 801a93e:	753b      	strb	r3, [r7, #20]
    linkAdrVerifyParams.AdrEnabled = linkAdrReq->AdrEnabled;
 801a940:	68fb      	ldr	r3, [r7, #12]
 801a942:	7a9b      	ldrb	r3, [r3, #10]
 801a944:	757b      	strb	r3, [r7, #21]
    linkAdrVerifyParams.Datarate = linkAdrParams.Datarate;
 801a946:	f997 303d 	ldrsb.w	r3, [r7, #61]	; 0x3d
 801a94a:	75bb      	strb	r3, [r7, #22]
    linkAdrVerifyParams.TxPower = linkAdrParams.TxPower;
 801a94c:	f997 303e 	ldrsb.w	r3, [r7, #62]	; 0x3e
 801a950:	75fb      	strb	r3, [r7, #23]
    linkAdrVerifyParams.NbRep = linkAdrParams.NbRep;
 801a952:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 801a956:	763b      	strb	r3, [r7, #24]
    linkAdrVerifyParams.CurrentDatarate = linkAdrReq->CurrentDatarate;
 801a958:	68fb      	ldr	r3, [r7, #12]
 801a95a:	f993 300b 	ldrsb.w	r3, [r3, #11]
 801a95e:	767b      	strb	r3, [r7, #25]
    linkAdrVerifyParams.CurrentTxPower = linkAdrReq->CurrentTxPower;
 801a960:	68fb      	ldr	r3, [r7, #12]
 801a962:	f993 300c 	ldrsb.w	r3, [r3, #12]
 801a966:	76bb      	strb	r3, [r7, #26]
    linkAdrVerifyParams.CurrentNbRep = linkAdrReq->CurrentNbRep;
 801a968:	68fb      	ldr	r3, [r7, #12]
 801a96a:	7b5b      	ldrb	r3, [r3, #13]
 801a96c:	b25b      	sxtb	r3, r3
 801a96e:	76fb      	strb	r3, [r7, #27]
    linkAdrVerifyParams.NbChannels = EU868_MAX_NB_CHANNELS;
 801a970:	2310      	movs	r3, #16
 801a972:	773b      	strb	r3, [r7, #28]
    linkAdrVerifyParams.ChannelsMask = &chMask;
 801a974:	f107 033a 	add.w	r3, r7, #58	; 0x3a
 801a978:	623b      	str	r3, [r7, #32]
    linkAdrVerifyParams.MinDatarate = ( int8_t )phyParam.Value;
 801a97a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801a97c:	b25b      	sxtb	r3, r3
 801a97e:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
    linkAdrVerifyParams.MaxDatarate = EU868_TX_MAX_DATARATE;
 801a982:	2307      	movs	r3, #7
 801a984:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
    linkAdrVerifyParams.Channels = NvmCtx.Channels;
 801a988:	4b1e      	ldr	r3, [pc, #120]	; (801aa04 <RegionEU868LinkAdrReq+0x230>)
 801a98a:	62bb      	str	r3, [r7, #40]	; 0x28
    linkAdrVerifyParams.MinTxPower = EU868_MIN_TX_POWER;
 801a98c:	2307      	movs	r3, #7
 801a98e:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
    linkAdrVerifyParams.MaxTxPower = EU868_MAX_TX_POWER;
 801a992:	2300      	movs	r3, #0
 801a994:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
    linkAdrVerifyParams.Version = linkAdrReq->Version;
 801a998:	68fb      	ldr	r3, [r7, #12]
 801a99a:	681b      	ldr	r3, [r3, #0]
 801a99c:	613b      	str	r3, [r7, #16]

    // Verify the parameters and update, if necessary
    status = RegionCommonLinkAdrReqVerifyParams( &linkAdrVerifyParams, &linkAdrParams.Datarate, &linkAdrParams.TxPower, &linkAdrParams.NbRep );
 801a99e:	f107 043c 	add.w	r4, r7, #60	; 0x3c
 801a9a2:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 801a9a6:	1c9a      	adds	r2, r3, #2
 801a9a8:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 801a9ac:	1c59      	adds	r1, r3, #1
 801a9ae:	f107 0010 	add.w	r0, r7, #16
 801a9b2:	4623      	mov	r3, r4
 801a9b4:	f7fe fe6f 	bl	8019696 <RegionCommonLinkAdrReqVerifyParams>
 801a9b8:	4603      	mov	r3, r0
 801a9ba:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

    // Update channelsMask if everything is correct
    if( status == 0x07 )
 801a9be:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 801a9c2:	2b07      	cmp	r3, #7
 801a9c4:	d108      	bne.n	801a9d8 <RegionEU868LinkAdrReq+0x204>
    {
        // Set the channels mask to a default value
        memset1( ( uint8_t* ) NvmCtx.ChannelsMask, 0, sizeof( NvmCtx.ChannelsMask ) );
 801a9c6:	2202      	movs	r2, #2
 801a9c8:	2100      	movs	r1, #0
 801a9ca:	480f      	ldr	r0, [pc, #60]	; (801aa08 <RegionEU868LinkAdrReq+0x234>)
 801a9cc:	f001 fe4a 	bl	801c664 <memset1>
        // Update the channels mask
        NvmCtx.ChannelsMask[0] = chMask;
 801a9d0:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 801a9d2:	4b0c      	ldr	r3, [pc, #48]	; (801aa04 <RegionEU868LinkAdrReq+0x230>)
 801a9d4:	f8a3 2138 	strh.w	r2, [r3, #312]	; 0x138
    }

    // Update status variables
    *drOut = linkAdrParams.Datarate;
 801a9d8:	f997 203d 	ldrsb.w	r2, [r7, #61]	; 0x3d
 801a9dc:	68bb      	ldr	r3, [r7, #8]
 801a9de:	701a      	strb	r2, [r3, #0]
    *txPowOut = linkAdrParams.TxPower;
 801a9e0:	f997 203e 	ldrsb.w	r2, [r7, #62]	; 0x3e
 801a9e4:	687b      	ldr	r3, [r7, #4]
 801a9e6:	701a      	strb	r2, [r3, #0]
    *nbRepOut = linkAdrParams.NbRep;
 801a9e8:	f897 203c 	ldrb.w	r2, [r7, #60]	; 0x3c
 801a9ec:	683b      	ldr	r3, [r7, #0]
 801a9ee:	701a      	strb	r2, [r3, #0]
    *nbBytesParsed = bytesProcessed;
 801a9f0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 801a9f2:	f897 2046 	ldrb.w	r2, [r7, #70]	; 0x46
 801a9f6:	701a      	strb	r2, [r3, #0]

    return status;
 801a9f8:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
}
 801a9fc:	4618      	mov	r0, r3
 801a9fe:	374c      	adds	r7, #76	; 0x4c
 801aa00:	46bd      	mov	sp, r7
 801aa02:	bd90      	pop	{r4, r7, pc}
 801aa04:	20001254 	.word	0x20001254
 801aa08:	2000138c 	.word	0x2000138c

0801aa0c <RegionEU868RxParamSetupReq>:

uint8_t RegionEU868RxParamSetupReq( RxParamSetupReqParams_t* rxParamSetupReq )
{
 801aa0c:	b580      	push	{r7, lr}
 801aa0e:	b084      	sub	sp, #16
 801aa10:	af00      	add	r7, sp, #0
 801aa12:	6078      	str	r0, [r7, #4]
    uint8_t status = 0x07;
 801aa14:	2307      	movs	r3, #7
 801aa16:	73fb      	strb	r3, [r7, #15]
    uint8_t band = 0;
 801aa18:	2300      	movs	r3, #0
 801aa1a:	73bb      	strb	r3, [r7, #14]

    // Verify radio frequency
    if( VerifyRfFreq( rxParamSetupReq->Frequency, &band ) == false )
 801aa1c:	687b      	ldr	r3, [r7, #4]
 801aa1e:	685b      	ldr	r3, [r3, #4]
 801aa20:	f107 020e 	add.w	r2, r7, #14
 801aa24:	4611      	mov	r1, r2
 801aa26:	4618      	mov	r0, r3
 801aa28:	f7ff f90e 	bl	8019c48 <VerifyRfFreq>
 801aa2c:	4603      	mov	r3, r0
 801aa2e:	f083 0301 	eor.w	r3, r3, #1
 801aa32:	b2db      	uxtb	r3, r3
 801aa34:	2b00      	cmp	r3, #0
 801aa36:	d003      	beq.n	801aa40 <RegionEU868RxParamSetupReq+0x34>
    {
        status &= 0xFE; // Channel frequency KO
 801aa38:	7bfb      	ldrb	r3, [r7, #15]
 801aa3a:	f023 0301 	bic.w	r3, r3, #1
 801aa3e:	73fb      	strb	r3, [r7, #15]
    }

    // Verify datarate
    if( RegionCommonValueInRange( rxParamSetupReq->Datarate, EU868_RX_MIN_DATARATE, EU868_RX_MAX_DATARATE ) == false )
 801aa40:	687b      	ldr	r3, [r7, #4]
 801aa42:	f993 3000 	ldrsb.w	r3, [r3]
 801aa46:	2207      	movs	r2, #7
 801aa48:	2100      	movs	r1, #0
 801aa4a:	4618      	mov	r0, r3
 801aa4c:	f7fe fc6a 	bl	8019324 <RegionCommonValueInRange>
 801aa50:	4603      	mov	r3, r0
 801aa52:	2b00      	cmp	r3, #0
 801aa54:	d103      	bne.n	801aa5e <RegionEU868RxParamSetupReq+0x52>
    {
        status &= 0xFD; // Datarate KO
 801aa56:	7bfb      	ldrb	r3, [r7, #15]
 801aa58:	f023 0302 	bic.w	r3, r3, #2
 801aa5c:	73fb      	strb	r3, [r7, #15]
    }

    // Verify datarate offset
    if( RegionCommonValueInRange( rxParamSetupReq->DrOffset, EU868_MIN_RX1_DR_OFFSET, EU868_MAX_RX1_DR_OFFSET ) == false )
 801aa5e:	687b      	ldr	r3, [r7, #4]
 801aa60:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801aa64:	2205      	movs	r2, #5
 801aa66:	2100      	movs	r1, #0
 801aa68:	4618      	mov	r0, r3
 801aa6a:	f7fe fc5b 	bl	8019324 <RegionCommonValueInRange>
 801aa6e:	4603      	mov	r3, r0
 801aa70:	2b00      	cmp	r3, #0
 801aa72:	d103      	bne.n	801aa7c <RegionEU868RxParamSetupReq+0x70>
    {
        status &= 0xFB; // Rx1DrOffset range KO
 801aa74:	7bfb      	ldrb	r3, [r7, #15]
 801aa76:	f023 0304 	bic.w	r3, r3, #4
 801aa7a:	73fb      	strb	r3, [r7, #15]
    }

    return status;
 801aa7c:	7bfb      	ldrb	r3, [r7, #15]
}
 801aa7e:	4618      	mov	r0, r3
 801aa80:	3710      	adds	r7, #16
 801aa82:	46bd      	mov	sp, r7
 801aa84:	bd80      	pop	{r7, pc}
	...

0801aa88 <RegionEU868NewChannelReq>:

uint8_t RegionEU868NewChannelReq( NewChannelReqParams_t* newChannelReq )
{
 801aa88:	b580      	push	{r7, lr}
 801aa8a:	b086      	sub	sp, #24
 801aa8c:	af00      	add	r7, sp, #0
 801aa8e:	6078      	str	r0, [r7, #4]
    uint8_t status = 0x03;
 801aa90:	2303      	movs	r3, #3
 801aa92:	75fb      	strb	r3, [r7, #23]
    ChannelAddParams_t channelAdd;
    ChannelRemoveParams_t channelRemove;

    if( newChannelReq->NewChannel->Frequency == 0 )
 801aa94:	687b      	ldr	r3, [r7, #4]
 801aa96:	681b      	ldr	r3, [r3, #0]
 801aa98:	681b      	ldr	r3, [r3, #0]
 801aa9a:	2b00      	cmp	r3, #0
 801aa9c:	d114      	bne.n	801aac8 <RegionEU868NewChannelReq+0x40>
    {
        channelRemove.ChannelId = newChannelReq->ChannelId;
 801aa9e:	687b      	ldr	r3, [r7, #4]
 801aaa0:	f993 3004 	ldrsb.w	r3, [r3, #4]
 801aaa4:	b2db      	uxtb	r3, r3
 801aaa6:	723b      	strb	r3, [r7, #8]

        // Remove
        if( RegionEU868ChannelsRemove( &channelRemove ) == false )
 801aaa8:	f107 0308 	add.w	r3, r7, #8
 801aaac:	4618      	mov	r0, r3
 801aaae:	f000 f9e5 	bl	801ae7c <RegionEU868ChannelsRemove>
 801aab2:	4603      	mov	r3, r0
 801aab4:	f083 0301 	eor.w	r3, r3, #1
 801aab8:	b2db      	uxtb	r3, r3
 801aaba:	2b00      	cmp	r3, #0
 801aabc:	d03b      	beq.n	801ab36 <RegionEU868NewChannelReq+0xae>
        {
            status &= 0xFC;
 801aabe:	7dfb      	ldrb	r3, [r7, #23]
 801aac0:	f023 0303 	bic.w	r3, r3, #3
 801aac4:	75fb      	strb	r3, [r7, #23]
 801aac6:	e036      	b.n	801ab36 <RegionEU868NewChannelReq+0xae>
        }
    }
    else
    {
        channelAdd.NewChannel = newChannelReq->NewChannel;
 801aac8:	687b      	ldr	r3, [r7, #4]
 801aaca:	681b      	ldr	r3, [r3, #0]
 801aacc:	60fb      	str	r3, [r7, #12]
        channelAdd.ChannelId = newChannelReq->ChannelId;
 801aace:	687b      	ldr	r3, [r7, #4]
 801aad0:	f993 3004 	ldrsb.w	r3, [r3, #4]
 801aad4:	b2db      	uxtb	r3, r3
 801aad6:	743b      	strb	r3, [r7, #16]

        switch( RegionEU868ChannelAdd( &channelAdd ) )
 801aad8:	f107 030c 	add.w	r3, r7, #12
 801aadc:	4618      	mov	r0, r3
 801aade:	f000 f92f 	bl	801ad40 <RegionEU868ChannelAdd>
 801aae2:	4603      	mov	r3, r0
 801aae4:	2b06      	cmp	r3, #6
 801aae6:	d820      	bhi.n	801ab2a <RegionEU868NewChannelReq+0xa2>
 801aae8:	a201      	add	r2, pc, #4	; (adr r2, 801aaf0 <RegionEU868NewChannelReq+0x68>)
 801aaea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801aaee:	bf00      	nop
 801aaf0:	0801ab35 	.word	0x0801ab35
 801aaf4:	0801ab2b 	.word	0x0801ab2b
 801aaf8:	0801ab2b 	.word	0x0801ab2b
 801aafc:	0801ab2b 	.word	0x0801ab2b
 801ab00:	0801ab0d 	.word	0x0801ab0d
 801ab04:	0801ab17 	.word	0x0801ab17
 801ab08:	0801ab21 	.word	0x0801ab21
            {
                break;
            }
            case LORAMAC_STATUS_FREQUENCY_INVALID:
            {
                status &= 0xFE;
 801ab0c:	7dfb      	ldrb	r3, [r7, #23]
 801ab0e:	f023 0301 	bic.w	r3, r3, #1
 801ab12:	75fb      	strb	r3, [r7, #23]
                break;
 801ab14:	e00f      	b.n	801ab36 <RegionEU868NewChannelReq+0xae>
            }
            case LORAMAC_STATUS_DATARATE_INVALID:
            {
                status &= 0xFD;
 801ab16:	7dfb      	ldrb	r3, [r7, #23]
 801ab18:	f023 0302 	bic.w	r3, r3, #2
 801ab1c:	75fb      	strb	r3, [r7, #23]
                break;
 801ab1e:	e00a      	b.n	801ab36 <RegionEU868NewChannelReq+0xae>
            }
            case LORAMAC_STATUS_FREQ_AND_DR_INVALID:
            {
                status &= 0xFC;
 801ab20:	7dfb      	ldrb	r3, [r7, #23]
 801ab22:	f023 0303 	bic.w	r3, r3, #3
 801ab26:	75fb      	strb	r3, [r7, #23]
                break;
 801ab28:	e005      	b.n	801ab36 <RegionEU868NewChannelReq+0xae>
            }
            default:
            {
                status &= 0xFC;
 801ab2a:	7dfb      	ldrb	r3, [r7, #23]
 801ab2c:	f023 0303 	bic.w	r3, r3, #3
 801ab30:	75fb      	strb	r3, [r7, #23]
                break;
 801ab32:	e000      	b.n	801ab36 <RegionEU868NewChannelReq+0xae>
                break;
 801ab34:	bf00      	nop
            }
        }
    }

    return status;
 801ab36:	7dfb      	ldrb	r3, [r7, #23]
}
 801ab38:	4618      	mov	r0, r3
 801ab3a:	3718      	adds	r7, #24
 801ab3c:	46bd      	mov	sp, r7
 801ab3e:	bd80      	pop	{r7, pc}

0801ab40 <RegionEU868TxParamSetupReq>:

int8_t RegionEU868TxParamSetupReq( TxParamSetupReqParams_t* txParamSetupReq )
{
 801ab40:	b480      	push	{r7}
 801ab42:	b083      	sub	sp, #12
 801ab44:	af00      	add	r7, sp, #0
 801ab46:	6078      	str	r0, [r7, #4]
    return -1;
 801ab48:	f04f 33ff 	mov.w	r3, #4294967295
}
 801ab4c:	4618      	mov	r0, r3
 801ab4e:	370c      	adds	r7, #12
 801ab50:	46bd      	mov	sp, r7
 801ab52:	bc80      	pop	{r7}
 801ab54:	4770      	bx	lr
	...

0801ab58 <RegionEU868DlChannelReq>:

uint8_t RegionEU868DlChannelReq( DlChannelReqParams_t* dlChannelReq )
{
 801ab58:	b580      	push	{r7, lr}
 801ab5a:	b084      	sub	sp, #16
 801ab5c:	af00      	add	r7, sp, #0
 801ab5e:	6078      	str	r0, [r7, #4]
    uint8_t status = 0x03;
 801ab60:	2303      	movs	r3, #3
 801ab62:	73fb      	strb	r3, [r7, #15]
    uint8_t band = 0;
 801ab64:	2300      	movs	r3, #0
 801ab66:	73bb      	strb	r3, [r7, #14]

    // Verify if the frequency is supported
    if( VerifyRfFreq( dlChannelReq->Rx1Frequency, &band ) == false )
 801ab68:	687b      	ldr	r3, [r7, #4]
 801ab6a:	685b      	ldr	r3, [r3, #4]
 801ab6c:	f107 020e 	add.w	r2, r7, #14
 801ab70:	4611      	mov	r1, r2
 801ab72:	4618      	mov	r0, r3
 801ab74:	f7ff f868 	bl	8019c48 <VerifyRfFreq>
 801ab78:	4603      	mov	r3, r0
 801ab7a:	f083 0301 	eor.w	r3, r3, #1
 801ab7e:	b2db      	uxtb	r3, r3
 801ab80:	2b00      	cmp	r3, #0
 801ab82:	d003      	beq.n	801ab8c <RegionEU868DlChannelReq+0x34>
    {
        status &= 0xFE;
 801ab84:	7bfb      	ldrb	r3, [r7, #15]
 801ab86:	f023 0301 	bic.w	r3, r3, #1
 801ab8a:	73fb      	strb	r3, [r7, #15]
    }

    // Verify if an uplink frequency exists
    if( NvmCtx.Channels[dlChannelReq->ChannelId].Frequency == 0 )
 801ab8c:	687b      	ldr	r3, [r7, #4]
 801ab8e:	781b      	ldrb	r3, [r3, #0]
 801ab90:	4619      	mov	r1, r3
 801ab92:	4a11      	ldr	r2, [pc, #68]	; (801abd8 <RegionEU868DlChannelReq+0x80>)
 801ab94:	460b      	mov	r3, r1
 801ab96:	005b      	lsls	r3, r3, #1
 801ab98:	440b      	add	r3, r1
 801ab9a:	009b      	lsls	r3, r3, #2
 801ab9c:	4413      	add	r3, r2
 801ab9e:	681b      	ldr	r3, [r3, #0]
 801aba0:	2b00      	cmp	r3, #0
 801aba2:	d103      	bne.n	801abac <RegionEU868DlChannelReq+0x54>
    {
        status &= 0xFD;
 801aba4:	7bfb      	ldrb	r3, [r7, #15]
 801aba6:	f023 0302 	bic.w	r3, r3, #2
 801abaa:	73fb      	strb	r3, [r7, #15]
    }

    // Apply Rx1 frequency, if the status is OK
    if( status == 0x03 )
 801abac:	7bfb      	ldrb	r3, [r7, #15]
 801abae:	2b03      	cmp	r3, #3
 801abb0:	d10c      	bne.n	801abcc <RegionEU868DlChannelReq+0x74>
    {
        NvmCtx.Channels[dlChannelReq->ChannelId].Rx1Frequency = dlChannelReq->Rx1Frequency;
 801abb2:	687b      	ldr	r3, [r7, #4]
 801abb4:	781b      	ldrb	r3, [r3, #0]
 801abb6:	4618      	mov	r0, r3
 801abb8:	687b      	ldr	r3, [r7, #4]
 801abba:	685a      	ldr	r2, [r3, #4]
 801abbc:	4906      	ldr	r1, [pc, #24]	; (801abd8 <RegionEU868DlChannelReq+0x80>)
 801abbe:	4603      	mov	r3, r0
 801abc0:	005b      	lsls	r3, r3, #1
 801abc2:	4403      	add	r3, r0
 801abc4:	009b      	lsls	r3, r3, #2
 801abc6:	440b      	add	r3, r1
 801abc8:	3304      	adds	r3, #4
 801abca:	601a      	str	r2, [r3, #0]
    }

    return status;
 801abcc:	7bfb      	ldrb	r3, [r7, #15]
}
 801abce:	4618      	mov	r0, r3
 801abd0:	3710      	adds	r7, #16
 801abd2:	46bd      	mov	sp, r7
 801abd4:	bd80      	pop	{r7, pc}
 801abd6:	bf00      	nop
 801abd8:	20001254 	.word	0x20001254

0801abdc <RegionEU868AlternateDr>:

int8_t RegionEU868AlternateDr( int8_t currentDr, AlternateDrType_t type )
{
 801abdc:	b480      	push	{r7}
 801abde:	b083      	sub	sp, #12
 801abe0:	af00      	add	r7, sp, #0
 801abe2:	4603      	mov	r3, r0
 801abe4:	460a      	mov	r2, r1
 801abe6:	71fb      	strb	r3, [r7, #7]
 801abe8:	4613      	mov	r3, r2
 801abea:	71bb      	strb	r3, [r7, #6]
    return currentDr;
 801abec:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 801abf0:	4618      	mov	r0, r3
 801abf2:	370c      	adds	r7, #12
 801abf4:	46bd      	mov	sp, r7
 801abf6:	bc80      	pop	{r7}
 801abf8:	4770      	bx	lr
	...

0801abfc <RegionEU868NextChannel>:

LoRaMacStatus_t RegionEU868NextChannel( NextChanParams_t* nextChanParams, uint8_t* channel, TimerTime_t* time, TimerTime_t* aggregatedTimeOff )
{
 801abfc:	b580      	push	{r7, lr}
 801abfe:	b098      	sub	sp, #96	; 0x60
 801ac00:	af02      	add	r7, sp, #8
 801ac02:	60f8      	str	r0, [r7, #12]
 801ac04:	60b9      	str	r1, [r7, #8]
 801ac06:	607a      	str	r2, [r7, #4]
 801ac08:	603b      	str	r3, [r7, #0]
    uint8_t nbEnabledChannels = 0;
 801ac0a:	2300      	movs	r3, #0
 801ac0c:	f887 3056 	strb.w	r3, [r7, #86]	; 0x56
    uint8_t nbRestrictedChannels = 0;
 801ac10:	2300      	movs	r3, #0
 801ac12:	f887 3055 	strb.w	r3, [r7, #85]	; 0x55
    uint8_t enabledChannels[EU868_MAX_NB_CHANNELS] = { 0 };
 801ac16:	2300      	movs	r3, #0
 801ac18:	647b      	str	r3, [r7, #68]	; 0x44
 801ac1a:	f107 0348 	add.w	r3, r7, #72	; 0x48
 801ac1e:	2200      	movs	r2, #0
 801ac20:	601a      	str	r2, [r3, #0]
 801ac22:	605a      	str	r2, [r3, #4]
 801ac24:	609a      	str	r2, [r3, #8]
    RegionCommonIdentifyChannelsParam_t identifyChannelsParam;
    RegionCommonCountNbOfEnabledChannelsParams_t countChannelsParams;
    LoRaMacStatus_t status = LORAMAC_STATUS_NO_CHANNEL_FOUND;
 801ac26:	230c      	movs	r3, #12
 801ac28:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

    if( RegionCommonCountChannels( NvmCtx.ChannelsMask, 0, 1 ) == 0 )
 801ac2c:	2201      	movs	r2, #1
 801ac2e:	2100      	movs	r1, #0
 801ac30:	4840      	ldr	r0, [pc, #256]	; (801ad34 <RegionEU868NextChannel+0x138>)
 801ac32:	f7fe fbc8 	bl	80193c6 <RegionCommonCountChannels>
 801ac36:	4603      	mov	r3, r0
 801ac38:	2b00      	cmp	r3, #0
 801ac3a:	d108      	bne.n	801ac4e <RegionEU868NextChannel+0x52>
    { // Reactivate default channels
        NvmCtx.ChannelsMask[0] |= LC( 1 ) + LC( 2 ) + LC( 3 );
 801ac3c:	4b3e      	ldr	r3, [pc, #248]	; (801ad38 <RegionEU868NextChannel+0x13c>)
 801ac3e:	f8b3 3138 	ldrh.w	r3, [r3, #312]	; 0x138
 801ac42:	f043 0307 	orr.w	r3, r3, #7
 801ac46:	b29a      	uxth	r2, r3
 801ac48:	4b3b      	ldr	r3, [pc, #236]	; (801ad38 <RegionEU868NextChannel+0x13c>)
 801ac4a:	f8a3 2138 	strh.w	r2, [r3, #312]	; 0x138
    }

    // Search how many channels are enabled
    countChannelsParams.Joined = nextChanParams->Joined;
 801ac4e:	68fb      	ldr	r3, [r7, #12]
 801ac50:	7a5b      	ldrb	r3, [r3, #9]
 801ac52:	743b      	strb	r3, [r7, #16]
    countChannelsParams.Datarate = nextChanParams->Datarate;
 801ac54:	68fb      	ldr	r3, [r7, #12]
 801ac56:	f993 3008 	ldrsb.w	r3, [r3, #8]
 801ac5a:	b2db      	uxtb	r3, r3
 801ac5c:	747b      	strb	r3, [r7, #17]
    countChannelsParams.ChannelsMask = NvmCtx.ChannelsMask;
 801ac5e:	4b35      	ldr	r3, [pc, #212]	; (801ad34 <RegionEU868NextChannel+0x138>)
 801ac60:	617b      	str	r3, [r7, #20]
    countChannelsParams.Channels = NvmCtx.Channels;
 801ac62:	4b35      	ldr	r3, [pc, #212]	; (801ad38 <RegionEU868NextChannel+0x13c>)
 801ac64:	61bb      	str	r3, [r7, #24]
    countChannelsParams.Bands = NvmCtx.Bands;
 801ac66:	4b35      	ldr	r3, [pc, #212]	; (801ad3c <RegionEU868NextChannel+0x140>)
 801ac68:	61fb      	str	r3, [r7, #28]
    countChannelsParams.MaxNbChannels = EU868_MAX_NB_CHANNELS;
 801ac6a:	2310      	movs	r3, #16
 801ac6c:	843b      	strh	r3, [r7, #32]
    countChannelsParams.JoinChannels = EU868_JOIN_CHANNELS;
 801ac6e:	2307      	movs	r3, #7
 801ac70:	847b      	strh	r3, [r7, #34]	; 0x22

    identifyChannelsParam.AggrTimeOff = nextChanParams->AggrTimeOff;
 801ac72:	68fb      	ldr	r3, [r7, #12]
 801ac74:	681b      	ldr	r3, [r3, #0]
 801ac76:	627b      	str	r3, [r7, #36]	; 0x24
    identifyChannelsParam.LastAggrTx = nextChanParams->LastAggrTx;
 801ac78:	68fb      	ldr	r3, [r7, #12]
 801ac7a:	685b      	ldr	r3, [r3, #4]
 801ac7c:	62bb      	str	r3, [r7, #40]	; 0x28
    identifyChannelsParam.DutyCycleEnabled = nextChanParams->DutyCycleEnabled;
 801ac7e:	68fb      	ldr	r3, [r7, #12]
 801ac80:	7a9b      	ldrb	r3, [r3, #10]
 801ac82:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
    identifyChannelsParam.MaxBands = EU868_MAX_NB_BANDS;
 801ac86:	2306      	movs	r3, #6
 801ac88:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d

    identifyChannelsParam.ElapsedTimeSinceStartUp = nextChanParams->ElapsedTimeSinceStartUp;
 801ac8c:	68fa      	ldr	r2, [r7, #12]
 801ac8e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 801ac92:	320c      	adds	r2, #12
 801ac94:	e892 0003 	ldmia.w	r2, {r0, r1}
 801ac98:	e883 0003 	stmia.w	r3, {r0, r1}
    identifyChannelsParam.LastTxIsJoinRequest = nextChanParams->LastTxIsJoinRequest;
 801ac9c:	68fb      	ldr	r3, [r7, #12]
 801ac9e:	7d1b      	ldrb	r3, [r3, #20]
 801aca0:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
    identifyChannelsParam.ExpectedTimeOnAir = GetTimeOnAir( nextChanParams->Datarate, nextChanParams->PktLen );
 801aca4:	68fb      	ldr	r3, [r7, #12]
 801aca6:	f993 2008 	ldrsb.w	r2, [r3, #8]
 801acaa:	68fb      	ldr	r3, [r7, #12]
 801acac:	8adb      	ldrh	r3, [r3, #22]
 801acae:	4619      	mov	r1, r3
 801acb0:	4610      	mov	r0, r2
 801acb2:	f7ff f83f 	bl	8019d34 <GetTimeOnAir>
 801acb6:	4603      	mov	r3, r0
 801acb8:	63fb      	str	r3, [r7, #60]	; 0x3c

    identifyChannelsParam.CountNbOfEnabledChannelsParam = &countChannelsParams;
 801acba:	f107 0310 	add.w	r3, r7, #16
 801acbe:	643b      	str	r3, [r7, #64]	; 0x40

    status = RegionCommonIdentifyChannels( &identifyChannelsParam, aggregatedTimeOff, enabledChannels,
 801acc0:	f107 0156 	add.w	r1, r7, #86	; 0x56
 801acc4:	f107 0244 	add.w	r2, r7, #68	; 0x44
 801acc8:	f107 0024 	add.w	r0, r7, #36	; 0x24
 801accc:	687b      	ldr	r3, [r7, #4]
 801acce:	9301      	str	r3, [sp, #4]
 801acd0:	f107 0355 	add.w	r3, r7, #85	; 0x55
 801acd4:	9300      	str	r3, [sp, #0]
 801acd6:	460b      	mov	r3, r1
 801acd8:	6839      	ldr	r1, [r7, #0]
 801acda:	f7fe fea4 	bl	8019a26 <RegionCommonIdentifyChannels>
 801acde:	4603      	mov	r3, r0
 801ace0:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
                                           &nbEnabledChannels, &nbRestrictedChannels, time );

    if( status == LORAMAC_STATUS_OK )
 801ace4:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 801ace8:	2b00      	cmp	r3, #0
 801acea:	d10f      	bne.n	801ad0c <RegionEU868NextChannel+0x110>
    {
        // We found a valid channel
        *channel = enabledChannels[randr( 0, nbEnabledChannels - 1 )];
 801acec:	f897 3056 	ldrb.w	r3, [r7, #86]	; 0x56
 801acf0:	3b01      	subs	r3, #1
 801acf2:	4619      	mov	r1, r3
 801acf4:	2000      	movs	r0, #0
 801acf6:	f001 fc63 	bl	801c5c0 <randr>
 801acfa:	4603      	mov	r3, r0
 801acfc:	f107 0258 	add.w	r2, r7, #88	; 0x58
 801ad00:	4413      	add	r3, r2
 801ad02:	f813 2c14 	ldrb.w	r2, [r3, #-20]
 801ad06:	68bb      	ldr	r3, [r7, #8]
 801ad08:	701a      	strb	r2, [r3, #0]
 801ad0a:	e00c      	b.n	801ad26 <RegionEU868NextChannel+0x12a>
    }
    else if( status == LORAMAC_STATUS_NO_CHANNEL_FOUND )
 801ad0c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 801ad10:	2b0c      	cmp	r3, #12
 801ad12:	d108      	bne.n	801ad26 <RegionEU868NextChannel+0x12a>
    {
        // Datarate not supported by any channel, restore defaults
        NvmCtx.ChannelsMask[0] |= LC( 1 ) + LC( 2 ) + LC( 3 );
 801ad14:	4b08      	ldr	r3, [pc, #32]	; (801ad38 <RegionEU868NextChannel+0x13c>)
 801ad16:	f8b3 3138 	ldrh.w	r3, [r3, #312]	; 0x138
 801ad1a:	f043 0307 	orr.w	r3, r3, #7
 801ad1e:	b29a      	uxth	r2, r3
 801ad20:	4b05      	ldr	r3, [pc, #20]	; (801ad38 <RegionEU868NextChannel+0x13c>)
 801ad22:	f8a3 2138 	strh.w	r2, [r3, #312]	; 0x138
    }
    return status;
 801ad26:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
}
 801ad2a:	4618      	mov	r0, r3
 801ad2c:	3758      	adds	r7, #88	; 0x58
 801ad2e:	46bd      	mov	sp, r7
 801ad30:	bd80      	pop	{r7, pc}
 801ad32:	bf00      	nop
 801ad34:	2000138c 	.word	0x2000138c
 801ad38:	20001254 	.word	0x20001254
 801ad3c:	20001314 	.word	0x20001314

0801ad40 <RegionEU868ChannelAdd>:

LoRaMacStatus_t RegionEU868ChannelAdd( ChannelAddParams_t* channelAdd )
{
 801ad40:	b580      	push	{r7, lr}
 801ad42:	b084      	sub	sp, #16
 801ad44:	af00      	add	r7, sp, #0
 801ad46:	6078      	str	r0, [r7, #4]
    uint8_t band = 0;
 801ad48:	2300      	movs	r3, #0
 801ad4a:	733b      	strb	r3, [r7, #12]
    bool drInvalid = false;
 801ad4c:	2300      	movs	r3, #0
 801ad4e:	73fb      	strb	r3, [r7, #15]
    bool freqInvalid = false;
 801ad50:	2300      	movs	r3, #0
 801ad52:	73bb      	strb	r3, [r7, #14]
    uint8_t id = channelAdd->ChannelId;
 801ad54:	687b      	ldr	r3, [r7, #4]
 801ad56:	791b      	ldrb	r3, [r3, #4]
 801ad58:	737b      	strb	r3, [r7, #13]

    if( id < EU868_NUMB_DEFAULT_CHANNELS )
 801ad5a:	7b7b      	ldrb	r3, [r7, #13]
 801ad5c:	2b02      	cmp	r3, #2
 801ad5e:	d801      	bhi.n	801ad64 <RegionEU868ChannelAdd+0x24>
    {
        return LORAMAC_STATUS_FREQ_AND_DR_INVALID;
 801ad60:	2306      	movs	r3, #6
 801ad62:	e085      	b.n	801ae70 <RegionEU868ChannelAdd+0x130>
    }

    if( id >= EU868_MAX_NB_CHANNELS )
 801ad64:	7b7b      	ldrb	r3, [r7, #13]
 801ad66:	2b0f      	cmp	r3, #15
 801ad68:	d901      	bls.n	801ad6e <RegionEU868ChannelAdd+0x2e>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 801ad6a:	2303      	movs	r3, #3
 801ad6c:	e080      	b.n	801ae70 <RegionEU868ChannelAdd+0x130>
    }

    // Validate the datarate range
    if( RegionCommonValueInRange( channelAdd->NewChannel->DrRange.Fields.Min, EU868_TX_MIN_DATARATE, EU868_TX_MAX_DATARATE ) == false )
 801ad6e:	687b      	ldr	r3, [r7, #4]
 801ad70:	681b      	ldr	r3, [r3, #0]
 801ad72:	7a1b      	ldrb	r3, [r3, #8]
 801ad74:	f343 0303 	sbfx	r3, r3, #0, #4
 801ad78:	b25b      	sxtb	r3, r3
 801ad7a:	2207      	movs	r2, #7
 801ad7c:	2100      	movs	r1, #0
 801ad7e:	4618      	mov	r0, r3
 801ad80:	f7fe fad0 	bl	8019324 <RegionCommonValueInRange>
 801ad84:	4603      	mov	r3, r0
 801ad86:	2b00      	cmp	r3, #0
 801ad88:	d101      	bne.n	801ad8e <RegionEU868ChannelAdd+0x4e>
    {
        drInvalid = true;
 801ad8a:	2301      	movs	r3, #1
 801ad8c:	73fb      	strb	r3, [r7, #15]
    }
    if( RegionCommonValueInRange( channelAdd->NewChannel->DrRange.Fields.Max, EU868_TX_MIN_DATARATE, EU868_TX_MAX_DATARATE ) == false )
 801ad8e:	687b      	ldr	r3, [r7, #4]
 801ad90:	681b      	ldr	r3, [r3, #0]
 801ad92:	7a1b      	ldrb	r3, [r3, #8]
 801ad94:	f343 1303 	sbfx	r3, r3, #4, #4
 801ad98:	b25b      	sxtb	r3, r3
 801ad9a:	2207      	movs	r2, #7
 801ad9c:	2100      	movs	r1, #0
 801ad9e:	4618      	mov	r0, r3
 801ada0:	f7fe fac0 	bl	8019324 <RegionCommonValueInRange>
 801ada4:	4603      	mov	r3, r0
 801ada6:	2b00      	cmp	r3, #0
 801ada8:	d101      	bne.n	801adae <RegionEU868ChannelAdd+0x6e>
    {
        drInvalid = true;
 801adaa:	2301      	movs	r3, #1
 801adac:	73fb      	strb	r3, [r7, #15]
    }
    if( channelAdd->NewChannel->DrRange.Fields.Min > channelAdd->NewChannel->DrRange.Fields.Max )
 801adae:	687b      	ldr	r3, [r7, #4]
 801adb0:	681b      	ldr	r3, [r3, #0]
 801adb2:	7a1b      	ldrb	r3, [r3, #8]
 801adb4:	f343 0303 	sbfx	r3, r3, #0, #4
 801adb8:	b25a      	sxtb	r2, r3
 801adba:	687b      	ldr	r3, [r7, #4]
 801adbc:	681b      	ldr	r3, [r3, #0]
 801adbe:	7a1b      	ldrb	r3, [r3, #8]
 801adc0:	f343 1303 	sbfx	r3, r3, #4, #4
 801adc4:	b25b      	sxtb	r3, r3
 801adc6:	429a      	cmp	r2, r3
 801adc8:	dd01      	ble.n	801adce <RegionEU868ChannelAdd+0x8e>
    {
        drInvalid = true;
 801adca:	2301      	movs	r3, #1
 801adcc:	73fb      	strb	r3, [r7, #15]
    }

    // Check frequency
    if( freqInvalid == false )
 801adce:	7bbb      	ldrb	r3, [r7, #14]
 801add0:	f083 0301 	eor.w	r3, r3, #1
 801add4:	b2db      	uxtb	r3, r3
 801add6:	2b00      	cmp	r3, #0
 801add8:	d010      	beq.n	801adfc <RegionEU868ChannelAdd+0xbc>
    {
        if( VerifyRfFreq( channelAdd->NewChannel->Frequency, &band ) == false )
 801adda:	687b      	ldr	r3, [r7, #4]
 801addc:	681b      	ldr	r3, [r3, #0]
 801adde:	681b      	ldr	r3, [r3, #0]
 801ade0:	f107 020c 	add.w	r2, r7, #12
 801ade4:	4611      	mov	r1, r2
 801ade6:	4618      	mov	r0, r3
 801ade8:	f7fe ff2e 	bl	8019c48 <VerifyRfFreq>
 801adec:	4603      	mov	r3, r0
 801adee:	f083 0301 	eor.w	r3, r3, #1
 801adf2:	b2db      	uxtb	r3, r3
 801adf4:	2b00      	cmp	r3, #0
 801adf6:	d001      	beq.n	801adfc <RegionEU868ChannelAdd+0xbc>
        {
            freqInvalid = true;
 801adf8:	2301      	movs	r3, #1
 801adfa:	73bb      	strb	r3, [r7, #14]
        }
    }

    // Check status
    if( ( drInvalid == true ) && ( freqInvalid == true ) )
 801adfc:	7bfb      	ldrb	r3, [r7, #15]
 801adfe:	2b00      	cmp	r3, #0
 801ae00:	d004      	beq.n	801ae0c <RegionEU868ChannelAdd+0xcc>
 801ae02:	7bbb      	ldrb	r3, [r7, #14]
 801ae04:	2b00      	cmp	r3, #0
 801ae06:	d001      	beq.n	801ae0c <RegionEU868ChannelAdd+0xcc>
    {
        return LORAMAC_STATUS_FREQ_AND_DR_INVALID;
 801ae08:	2306      	movs	r3, #6
 801ae0a:	e031      	b.n	801ae70 <RegionEU868ChannelAdd+0x130>
    }
    if( drInvalid == true )
 801ae0c:	7bfb      	ldrb	r3, [r7, #15]
 801ae0e:	2b00      	cmp	r3, #0
 801ae10:	d001      	beq.n	801ae16 <RegionEU868ChannelAdd+0xd6>
    {
        return LORAMAC_STATUS_DATARATE_INVALID;
 801ae12:	2305      	movs	r3, #5
 801ae14:	e02c      	b.n	801ae70 <RegionEU868ChannelAdd+0x130>
    }
    if( freqInvalid == true )
 801ae16:	7bbb      	ldrb	r3, [r7, #14]
 801ae18:	2b00      	cmp	r3, #0
 801ae1a:	d001      	beq.n	801ae20 <RegionEU868ChannelAdd+0xe0>
    {
        return LORAMAC_STATUS_FREQUENCY_INVALID;
 801ae1c:	2304      	movs	r3, #4
 801ae1e:	e027      	b.n	801ae70 <RegionEU868ChannelAdd+0x130>
    }

    memcpy1( ( uint8_t* ) &(NvmCtx.Channels[id]), ( uint8_t* ) channelAdd->NewChannel, sizeof( NvmCtx.Channels[id] ) );
 801ae20:	7b7a      	ldrb	r2, [r7, #13]
 801ae22:	4613      	mov	r3, r2
 801ae24:	005b      	lsls	r3, r3, #1
 801ae26:	4413      	add	r3, r2
 801ae28:	009b      	lsls	r3, r3, #2
 801ae2a:	4a13      	ldr	r2, [pc, #76]	; (801ae78 <RegionEU868ChannelAdd+0x138>)
 801ae2c:	1898      	adds	r0, r3, r2
 801ae2e:	687b      	ldr	r3, [r7, #4]
 801ae30:	681b      	ldr	r3, [r3, #0]
 801ae32:	220c      	movs	r2, #12
 801ae34:	4619      	mov	r1, r3
 801ae36:	f001 fbda 	bl	801c5ee <memcpy1>
    NvmCtx.Channels[id].Band = band;
 801ae3a:	7b7a      	ldrb	r2, [r7, #13]
 801ae3c:	7b38      	ldrb	r0, [r7, #12]
 801ae3e:	490e      	ldr	r1, [pc, #56]	; (801ae78 <RegionEU868ChannelAdd+0x138>)
 801ae40:	4613      	mov	r3, r2
 801ae42:	005b      	lsls	r3, r3, #1
 801ae44:	4413      	add	r3, r2
 801ae46:	009b      	lsls	r3, r3, #2
 801ae48:	440b      	add	r3, r1
 801ae4a:	3309      	adds	r3, #9
 801ae4c:	4602      	mov	r2, r0
 801ae4e:	701a      	strb	r2, [r3, #0]
    NvmCtx.ChannelsMask[0] |= ( 1 << id );
 801ae50:	4b09      	ldr	r3, [pc, #36]	; (801ae78 <RegionEU868ChannelAdd+0x138>)
 801ae52:	f8b3 3138 	ldrh.w	r3, [r3, #312]	; 0x138
 801ae56:	b21a      	sxth	r2, r3
 801ae58:	7b7b      	ldrb	r3, [r7, #13]
 801ae5a:	2101      	movs	r1, #1
 801ae5c:	fa01 f303 	lsl.w	r3, r1, r3
 801ae60:	b21b      	sxth	r3, r3
 801ae62:	4313      	orrs	r3, r2
 801ae64:	b21b      	sxth	r3, r3
 801ae66:	b29a      	uxth	r2, r3
 801ae68:	4b03      	ldr	r3, [pc, #12]	; (801ae78 <RegionEU868ChannelAdd+0x138>)
 801ae6a:	f8a3 2138 	strh.w	r2, [r3, #312]	; 0x138
    return LORAMAC_STATUS_OK;
 801ae6e:	2300      	movs	r3, #0
}
 801ae70:	4618      	mov	r0, r3
 801ae72:	3710      	adds	r7, #16
 801ae74:	46bd      	mov	sp, r7
 801ae76:	bd80      	pop	{r7, pc}
 801ae78:	20001254 	.word	0x20001254

0801ae7c <RegionEU868ChannelsRemove>:

bool RegionEU868ChannelsRemove( ChannelRemoveParams_t* channelRemove  )
{
 801ae7c:	b580      	push	{r7, lr}
 801ae7e:	b086      	sub	sp, #24
 801ae80:	af00      	add	r7, sp, #0
 801ae82:	6078      	str	r0, [r7, #4]
    uint8_t id = channelRemove->ChannelId;
 801ae84:	687b      	ldr	r3, [r7, #4]
 801ae86:	781b      	ldrb	r3, [r3, #0]
 801ae88:	75fb      	strb	r3, [r7, #23]

    if( id < EU868_NUMB_DEFAULT_CHANNELS )
 801ae8a:	7dfb      	ldrb	r3, [r7, #23]
 801ae8c:	2b02      	cmp	r3, #2
 801ae8e:	d801      	bhi.n	801ae94 <RegionEU868ChannelsRemove+0x18>
    {
        return false;
 801ae90:	2300      	movs	r3, #0
 801ae92:	e012      	b.n	801aeba <RegionEU868ChannelsRemove+0x3e>
    }

    // Remove the channel from the list of channels
    NvmCtx.Channels[id] = ( ChannelParams_t ){ 0, 0, { 0 }, 0 };
 801ae94:	7dfa      	ldrb	r2, [r7, #23]
 801ae96:	490b      	ldr	r1, [pc, #44]	; (801aec4 <RegionEU868ChannelsRemove+0x48>)
 801ae98:	4613      	mov	r3, r2
 801ae9a:	005b      	lsls	r3, r3, #1
 801ae9c:	4413      	add	r3, r2
 801ae9e:	009b      	lsls	r3, r3, #2
 801aea0:	440b      	add	r3, r1
 801aea2:	461a      	mov	r2, r3
 801aea4:	2300      	movs	r3, #0
 801aea6:	6013      	str	r3, [r2, #0]
 801aea8:	6053      	str	r3, [r2, #4]
 801aeaa:	6093      	str	r3, [r2, #8]

    return RegionCommonChanDisable( NvmCtx.ChannelsMask, id, EU868_MAX_NB_CHANNELS );
 801aeac:	7dfb      	ldrb	r3, [r7, #23]
 801aeae:	2210      	movs	r2, #16
 801aeb0:	4619      	mov	r1, r3
 801aeb2:	4805      	ldr	r0, [pc, #20]	; (801aec8 <RegionEU868ChannelsRemove+0x4c>)
 801aeb4:	f7fe fa53 	bl	801935e <RegionCommonChanDisable>
 801aeb8:	4603      	mov	r3, r0
}
 801aeba:	4618      	mov	r0, r3
 801aebc:	3718      	adds	r7, #24
 801aebe:	46bd      	mov	sp, r7
 801aec0:	bd80      	pop	{r7, pc}
 801aec2:	bf00      	nop
 801aec4:	20001254 	.word	0x20001254
 801aec8:	2000138c 	.word	0x2000138c

0801aecc <RegionEU868SetContinuousWave>:

void RegionEU868SetContinuousWave( ContinuousWaveParams_t* continuousWave )
{
 801aecc:	b580      	push	{r7, lr}
 801aece:	b084      	sub	sp, #16
 801aed0:	af00      	add	r7, sp, #0
 801aed2:	6078      	str	r0, [r7, #4]
    int8_t txPowerLimited = LimitTxPower( continuousWave->TxPower, NvmCtx.Bands[NvmCtx.Channels[continuousWave->Channel].Band].TxMaxPower, continuousWave->Datarate, NvmCtx.ChannelsMask );
 801aed4:	687b      	ldr	r3, [r7, #4]
 801aed6:	f993 0002 	ldrsb.w	r0, [r3, #2]
 801aeda:	687b      	ldr	r3, [r7, #4]
 801aedc:	781b      	ldrb	r3, [r3, #0]
 801aede:	4619      	mov	r1, r3
 801aee0:	4a1e      	ldr	r2, [pc, #120]	; (801af5c <RegionEU868SetContinuousWave+0x90>)
 801aee2:	460b      	mov	r3, r1
 801aee4:	005b      	lsls	r3, r3, #1
 801aee6:	440b      	add	r3, r1
 801aee8:	009b      	lsls	r3, r3, #2
 801aeea:	4413      	add	r3, r2
 801aeec:	3309      	adds	r3, #9
 801aeee:	781b      	ldrb	r3, [r3, #0]
 801aef0:	4619      	mov	r1, r3
 801aef2:	4a1a      	ldr	r2, [pc, #104]	; (801af5c <RegionEU868SetContinuousWave+0x90>)
 801aef4:	460b      	mov	r3, r1
 801aef6:	009b      	lsls	r3, r3, #2
 801aef8:	440b      	add	r3, r1
 801aefa:	009b      	lsls	r3, r3, #2
 801aefc:	4413      	add	r3, r2
 801aefe:	33c2      	adds	r3, #194	; 0xc2
 801af00:	f993 1000 	ldrsb.w	r1, [r3]
 801af04:	687b      	ldr	r3, [r7, #4]
 801af06:	f993 2001 	ldrsb.w	r2, [r3, #1]
 801af0a:	4b15      	ldr	r3, [pc, #84]	; (801af60 <RegionEU868SetContinuousWave+0x94>)
 801af0c:	f7fe fe80 	bl	8019c10 <LimitTxPower>
 801af10:	4603      	mov	r3, r0
 801af12:	73fb      	strb	r3, [r7, #15]
    int8_t phyTxPower = 0;
 801af14:	2300      	movs	r3, #0
 801af16:	73bb      	strb	r3, [r7, #14]
    uint32_t frequency = NvmCtx.Channels[continuousWave->Channel].Frequency;
 801af18:	687b      	ldr	r3, [r7, #4]
 801af1a:	781b      	ldrb	r3, [r3, #0]
 801af1c:	4619      	mov	r1, r3
 801af1e:	4a0f      	ldr	r2, [pc, #60]	; (801af5c <RegionEU868SetContinuousWave+0x90>)
 801af20:	460b      	mov	r3, r1
 801af22:	005b      	lsls	r3, r3, #1
 801af24:	440b      	add	r3, r1
 801af26:	009b      	lsls	r3, r3, #2
 801af28:	4413      	add	r3, r2
 801af2a:	681b      	ldr	r3, [r3, #0]
 801af2c:	60bb      	str	r3, [r7, #8]

    // Calculate physical TX power
    phyTxPower = RegionCommonComputeTxPower( txPowerLimited, continuousWave->MaxEirp, continuousWave->AntennaGain );
 801af2e:	687b      	ldr	r3, [r7, #4]
 801af30:	6859      	ldr	r1, [r3, #4]
 801af32:	687b      	ldr	r3, [r7, #4]
 801af34:	689a      	ldr	r2, [r3, #8]
 801af36:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801af3a:	4618      	mov	r0, r3
 801af3c:	f7fe fc88 	bl	8019850 <RegionCommonComputeTxPower>
 801af40:	4603      	mov	r3, r0
 801af42:	73bb      	strb	r3, [r7, #14]

    Radio.SetTxContinuousWave( frequency, phyTxPower, continuousWave->Timeout );
 801af44:	4b07      	ldr	r3, [pc, #28]	; (801af64 <RegionEU868SetContinuousWave+0x98>)
 801af46:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801af48:	687a      	ldr	r2, [r7, #4]
 801af4a:	8992      	ldrh	r2, [r2, #12]
 801af4c:	f997 100e 	ldrsb.w	r1, [r7, #14]
 801af50:	68b8      	ldr	r0, [r7, #8]
 801af52:	4798      	blx	r3
}
 801af54:	bf00      	nop
 801af56:	3710      	adds	r7, #16
 801af58:	46bd      	mov	sp, r7
 801af5a:	bd80      	pop	{r7, pc}
 801af5c:	20001254 	.word	0x20001254
 801af60:	2000138c 	.word	0x2000138c
 801af64:	08022be4 	.word	0x08022be4

0801af68 <RegionEU868ApplyDrOffset>:

uint8_t RegionEU868ApplyDrOffset( uint8_t downlinkDwellTime, int8_t dr, int8_t drOffset )
{
 801af68:	b480      	push	{r7}
 801af6a:	b085      	sub	sp, #20
 801af6c:	af00      	add	r7, sp, #0
 801af6e:	4603      	mov	r3, r0
 801af70:	71fb      	strb	r3, [r7, #7]
 801af72:	460b      	mov	r3, r1
 801af74:	71bb      	strb	r3, [r7, #6]
 801af76:	4613      	mov	r3, r2
 801af78:	717b      	strb	r3, [r7, #5]
    int8_t datarate = dr - drOffset;
 801af7a:	79ba      	ldrb	r2, [r7, #6]
 801af7c:	797b      	ldrb	r3, [r7, #5]
 801af7e:	1ad3      	subs	r3, r2, r3
 801af80:	b2db      	uxtb	r3, r3
 801af82:	73fb      	strb	r3, [r7, #15]

    if( datarate < 0 )
 801af84:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801af88:	2b00      	cmp	r3, #0
 801af8a:	da01      	bge.n	801af90 <RegionEU868ApplyDrOffset+0x28>
    {
        datarate = DR_0;
 801af8c:	2300      	movs	r3, #0
 801af8e:	73fb      	strb	r3, [r7, #15]
    }
    return datarate;
 801af90:	7bfb      	ldrb	r3, [r7, #15]
}
 801af92:	4618      	mov	r0, r3
 801af94:	3714      	adds	r7, #20
 801af96:	46bd      	mov	sp, r7
 801af98:	bc80      	pop	{r7}
 801af9a:	4770      	bx	lr

0801af9c <GetNextLowerTxDr>:
 */
static RegionUS915NvmCtx_t NvmCtx;

// Static functions
static int8_t GetNextLowerTxDr( int8_t dr, int8_t minDr )
{
 801af9c:	b480      	push	{r7}
 801af9e:	b085      	sub	sp, #20
 801afa0:	af00      	add	r7, sp, #0
 801afa2:	4603      	mov	r3, r0
 801afa4:	460a      	mov	r2, r1
 801afa6:	71fb      	strb	r3, [r7, #7]
 801afa8:	4613      	mov	r3, r2
 801afaa:	71bb      	strb	r3, [r7, #6]
    uint8_t nextLowerDr = 0;
 801afac:	2300      	movs	r3, #0
 801afae:	73fb      	strb	r3, [r7, #15]

    if( dr == minDr )
 801afb0:	f997 2007 	ldrsb.w	r2, [r7, #7]
 801afb4:	f997 3006 	ldrsb.w	r3, [r7, #6]
 801afb8:	429a      	cmp	r2, r3
 801afba:	d102      	bne.n	801afc2 <GetNextLowerTxDr+0x26>
    {
        nextLowerDr = minDr;
 801afbc:	79bb      	ldrb	r3, [r7, #6]
 801afbe:	73fb      	strb	r3, [r7, #15]
 801afc0:	e002      	b.n	801afc8 <GetNextLowerTxDr+0x2c>
    }
    else
    {
        nextLowerDr = dr - 1;
 801afc2:	79fb      	ldrb	r3, [r7, #7]
 801afc4:	3b01      	subs	r3, #1
 801afc6:	73fb      	strb	r3, [r7, #15]
    }
    return nextLowerDr;
 801afc8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 801afcc:	4618      	mov	r0, r3
 801afce:	3714      	adds	r7, #20
 801afd0:	46bd      	mov	sp, r7
 801afd2:	bc80      	pop	{r7}
 801afd4:	4770      	bx	lr

0801afd6 <FindAvailable125kHzChannels>:
 * \param [OUT] availableChannels Number of available 125 kHz channels.
 *
 * \retval Status
 */
static LoRaMacStatus_t FindAvailable125kHzChannels( uint8_t* findAvailableChannelsIndex, uint16_t channelMaskRemaining, uint8_t* availableChannels )
{
 801afd6:	b480      	push	{r7}
 801afd8:	b087      	sub	sp, #28
 801afda:	af00      	add	r7, sp, #0
 801afdc:	60f8      	str	r0, [r7, #12]
 801afde:	460b      	mov	r3, r1
 801afe0:	607a      	str	r2, [r7, #4]
 801afe2:	817b      	strh	r3, [r7, #10]
    // Nullpointer check
    if( findAvailableChannelsIndex == NULL || availableChannels == NULL )
 801afe4:	68fb      	ldr	r3, [r7, #12]
 801afe6:	2b00      	cmp	r3, #0
 801afe8:	d002      	beq.n	801aff0 <FindAvailable125kHzChannels+0x1a>
 801afea:	687b      	ldr	r3, [r7, #4]
 801afec:	2b00      	cmp	r3, #0
 801afee:	d101      	bne.n	801aff4 <FindAvailable125kHzChannels+0x1e>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 801aff0:	2303      	movs	r3, #3
 801aff2:	e021      	b.n	801b038 <FindAvailable125kHzChannels+0x62>
    }

    // Initialize counter
    *availableChannels = 0;
 801aff4:	687b      	ldr	r3, [r7, #4]
 801aff6:	2200      	movs	r2, #0
 801aff8:	701a      	strb	r2, [r3, #0]
    for( uint8_t i = 0; i < 8; i++ )
 801affa:	2300      	movs	r3, #0
 801affc:	75fb      	strb	r3, [r7, #23]
 801affe:	e017      	b.n	801b030 <FindAvailable125kHzChannels+0x5a>
    {
        // Find available channels
        if( ( channelMaskRemaining & ( 1 << i ) ) != 0 )
 801b000:	897a      	ldrh	r2, [r7, #10]
 801b002:	7dfb      	ldrb	r3, [r7, #23]
 801b004:	fa42 f303 	asr.w	r3, r2, r3
 801b008:	f003 0301 	and.w	r3, r3, #1
 801b00c:	2b00      	cmp	r3, #0
 801b00e:	d00c      	beq.n	801b02a <FindAvailable125kHzChannels+0x54>
        {
            // Save available channel index
            findAvailableChannelsIndex[*availableChannels] = i;
 801b010:	687b      	ldr	r3, [r7, #4]
 801b012:	781b      	ldrb	r3, [r3, #0]
 801b014:	461a      	mov	r2, r3
 801b016:	68fb      	ldr	r3, [r7, #12]
 801b018:	4413      	add	r3, r2
 801b01a:	7dfa      	ldrb	r2, [r7, #23]
 801b01c:	701a      	strb	r2, [r3, #0]
            // Increment counter of available channels if the current channel is available
            ( *availableChannels )++;
 801b01e:	687b      	ldr	r3, [r7, #4]
 801b020:	781b      	ldrb	r3, [r3, #0]
 801b022:	3301      	adds	r3, #1
 801b024:	b2da      	uxtb	r2, r3
 801b026:	687b      	ldr	r3, [r7, #4]
 801b028:	701a      	strb	r2, [r3, #0]
    for( uint8_t i = 0; i < 8; i++ )
 801b02a:	7dfb      	ldrb	r3, [r7, #23]
 801b02c:	3301      	adds	r3, #1
 801b02e:	75fb      	strb	r3, [r7, #23]
 801b030:	7dfb      	ldrb	r3, [r7, #23]
 801b032:	2b07      	cmp	r3, #7
 801b034:	d9e4      	bls.n	801b000 <FindAvailable125kHzChannels+0x2a>
        }
    }

    return LORAMAC_STATUS_OK;
 801b036:	2300      	movs	r3, #0
}
 801b038:	4618      	mov	r0, r3
 801b03a:	371c      	adds	r7, #28
 801b03c:	46bd      	mov	sp, r7
 801b03e:	bc80      	pop	{r7}
 801b040:	4770      	bx	lr
	...

0801b044 <ComputeNext125kHzJoinChannel>:
 * \param [OUT] newChannelIndex Index of available channel.
 *
 * \retval Status
 */
static LoRaMacStatus_t ComputeNext125kHzJoinChannel( uint8_t* newChannelIndex )
{
 801b044:	b590      	push	{r4, r7, lr}
 801b046:	b087      	sub	sp, #28
 801b048:	af00      	add	r7, sp, #0
 801b04a:	6078      	str	r0, [r7, #4]
    uint8_t currentChannelsMaskRemainingIndex;
    uint16_t channelMaskRemaining;
    uint8_t findAvailableChannelsIndex[8] = { 0 };
 801b04c:	2300      	movs	r3, #0
 801b04e:	60fb      	str	r3, [r7, #12]
 801b050:	2300      	movs	r3, #0
 801b052:	613b      	str	r3, [r7, #16]
    uint8_t availableChannels = 0;
 801b054:	2300      	movs	r3, #0
 801b056:	72fb      	strb	r3, [r7, #11]
    uint8_t startIndex = NvmCtx.JoinChannelGroupsCurrentIndex;
 801b058:	4b32      	ldr	r3, [pc, #200]	; (801b124 <ComputeNext125kHzJoinChannel+0xe0>)
 801b05a:	f893 3398 	ldrb.w	r3, [r3, #920]	; 0x398
 801b05e:	757b      	strb	r3, [r7, #21]

    // Null pointer check
    if( newChannelIndex == NULL )
 801b060:	687b      	ldr	r3, [r7, #4]
 801b062:	2b00      	cmp	r3, #0
 801b064:	d101      	bne.n	801b06a <ComputeNext125kHzJoinChannel+0x26>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 801b066:	2303      	movs	r3, #3
 801b068:	e057      	b.n	801b11a <ComputeNext125kHzJoinChannel+0xd6>
    }

    do {
        // Current ChannelMaskRemaining, two groups per channel mask. For example Group 0 and 1 (8 bit) are ChannelMaskRemaining 0 (16 bit), etc.
        currentChannelsMaskRemainingIndex = (uint8_t) startIndex / 2;
 801b06a:	7d7b      	ldrb	r3, [r7, #21]
 801b06c:	085b      	lsrs	r3, r3, #1
 801b06e:	753b      	strb	r3, [r7, #20]

        // For even numbers we need the 8 LSBs and for uneven the 8 MSBs
        if( ( startIndex % 2 ) == 0 )
 801b070:	7d7b      	ldrb	r3, [r7, #21]
 801b072:	f003 0301 	and.w	r3, r3, #1
 801b076:	b2db      	uxtb	r3, r3
 801b078:	2b00      	cmp	r3, #0
 801b07a:	d108      	bne.n	801b08e <ComputeNext125kHzJoinChannel+0x4a>
        {
            channelMaskRemaining = ( NvmCtx.ChannelsMaskRemaining[currentChannelsMaskRemainingIndex] & 0x00FF );
 801b07c:	7d3b      	ldrb	r3, [r7, #20]
 801b07e:	4a29      	ldr	r2, [pc, #164]	; (801b124 <ComputeNext125kHzJoinChannel+0xe0>)
 801b080:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
 801b084:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 801b088:	b2db      	uxtb	r3, r3
 801b08a:	82fb      	strh	r3, [r7, #22]
 801b08c:	e007      	b.n	801b09e <ComputeNext125kHzJoinChannel+0x5a>
        }
        else
        {
            channelMaskRemaining = ( ( NvmCtx.ChannelsMaskRemaining[currentChannelsMaskRemainingIndex] >> 8 ) & 0x00FF );
 801b08e:	7d3b      	ldrb	r3, [r7, #20]
 801b090:	4a24      	ldr	r2, [pc, #144]	; (801b124 <ComputeNext125kHzJoinChannel+0xe0>)
 801b092:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
 801b096:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 801b09a:	0a1b      	lsrs	r3, r3, #8
 801b09c:	82fb      	strh	r3, [r7, #22]
        }


        if( FindAvailable125kHzChannels( findAvailableChannelsIndex, channelMaskRemaining, &availableChannels ) == LORAMAC_STATUS_PARAMETER_INVALID )
 801b09e:	f107 020b 	add.w	r2, r7, #11
 801b0a2:	8af9      	ldrh	r1, [r7, #22]
 801b0a4:	f107 030c 	add.w	r3, r7, #12
 801b0a8:	4618      	mov	r0, r3
 801b0aa:	f7ff ff94 	bl	801afd6 <FindAvailable125kHzChannels>
 801b0ae:	4603      	mov	r3, r0
 801b0b0:	2b03      	cmp	r3, #3
 801b0b2:	d101      	bne.n	801b0b8 <ComputeNext125kHzJoinChannel+0x74>
        {
            return LORAMAC_STATUS_PARAMETER_INVALID;
 801b0b4:	2303      	movs	r3, #3
 801b0b6:	e030      	b.n	801b11a <ComputeNext125kHzJoinChannel+0xd6>
        }

        if ( availableChannels > 0 )
 801b0b8:	7afb      	ldrb	r3, [r7, #11]
 801b0ba:	2b00      	cmp	r3, #0
 801b0bc:	d012      	beq.n	801b0e4 <ComputeNext125kHzJoinChannel+0xa0>
        {
            // Choose randomly a free channel 125kHz
            *newChannelIndex = ( startIndex * 8 ) + findAvailableChannelsIndex[randr( 0, ( availableChannels - 1 ) )];
 801b0be:	7d7b      	ldrb	r3, [r7, #21]
 801b0c0:	00db      	lsls	r3, r3, #3
 801b0c2:	b2dc      	uxtb	r4, r3
 801b0c4:	7afb      	ldrb	r3, [r7, #11]
 801b0c6:	3b01      	subs	r3, #1
 801b0c8:	4619      	mov	r1, r3
 801b0ca:	2000      	movs	r0, #0
 801b0cc:	f001 fa78 	bl	801c5c0 <randr>
 801b0d0:	4603      	mov	r3, r0
 801b0d2:	f107 0218 	add.w	r2, r7, #24
 801b0d6:	4413      	add	r3, r2
 801b0d8:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 801b0dc:	4423      	add	r3, r4
 801b0de:	b2da      	uxtb	r2, r3
 801b0e0:	687b      	ldr	r3, [r7, #4]
 801b0e2:	701a      	strb	r2, [r3, #0]
        }

        // Increment start index
        startIndex++;
 801b0e4:	7d7b      	ldrb	r3, [r7, #21]
 801b0e6:	3301      	adds	r3, #1
 801b0e8:	757b      	strb	r3, [r7, #21]
        if ( startIndex > 7 )
 801b0ea:	7d7b      	ldrb	r3, [r7, #21]
 801b0ec:	2b07      	cmp	r3, #7
 801b0ee:	d901      	bls.n	801b0f4 <ComputeNext125kHzJoinChannel+0xb0>
        {
            startIndex = 0;
 801b0f0:	2300      	movs	r3, #0
 801b0f2:	757b      	strb	r3, [r7, #21]
        }
    } while( ( availableChannels == 0 ) && ( startIndex != NvmCtx.JoinChannelGroupsCurrentIndex ) );
 801b0f4:	7afb      	ldrb	r3, [r7, #11]
 801b0f6:	2b00      	cmp	r3, #0
 801b0f8:	d105      	bne.n	801b106 <ComputeNext125kHzJoinChannel+0xc2>
 801b0fa:	4b0a      	ldr	r3, [pc, #40]	; (801b124 <ComputeNext125kHzJoinChannel+0xe0>)
 801b0fc:	f893 3398 	ldrb.w	r3, [r3, #920]	; 0x398
 801b100:	7d7a      	ldrb	r2, [r7, #21]
 801b102:	429a      	cmp	r2, r3
 801b104:	d1b1      	bne.n	801b06a <ComputeNext125kHzJoinChannel+0x26>

    if ( availableChannels > 0 )
 801b106:	7afb      	ldrb	r3, [r7, #11]
 801b108:	2b00      	cmp	r3, #0
 801b10a:	d005      	beq.n	801b118 <ComputeNext125kHzJoinChannel+0xd4>
    {
        NvmCtx.JoinChannelGroupsCurrentIndex = startIndex;
 801b10c:	4a05      	ldr	r2, [pc, #20]	; (801b124 <ComputeNext125kHzJoinChannel+0xe0>)
 801b10e:	7d7b      	ldrb	r3, [r7, #21]
 801b110:	f882 3398 	strb.w	r3, [r2, #920]	; 0x398
        return LORAMAC_STATUS_OK;
 801b114:	2300      	movs	r3, #0
 801b116:	e000      	b.n	801b11a <ComputeNext125kHzJoinChannel+0xd6>
    }

    return LORAMAC_STATUS_PARAMETER_INVALID;
 801b118:	2303      	movs	r3, #3
}
 801b11a:	4618      	mov	r0, r3
 801b11c:	371c      	adds	r7, #28
 801b11e:	46bd      	mov	sp, r7
 801b120:	bd90      	pop	{r4, r7, pc}
 801b122:	bf00      	nop
 801b124:	20001390 	.word	0x20001390

0801b128 <GetBandwidth>:

static uint32_t GetBandwidth( uint32_t drIndex )
{
 801b128:	b480      	push	{r7}
 801b12a:	b083      	sub	sp, #12
 801b12c:	af00      	add	r7, sp, #0
 801b12e:	6078      	str	r0, [r7, #4]
    switch( BandwidthsUS915[drIndex] )
 801b130:	4a09      	ldr	r2, [pc, #36]	; (801b158 <GetBandwidth+0x30>)
 801b132:	687b      	ldr	r3, [r7, #4]
 801b134:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801b138:	4a08      	ldr	r2, [pc, #32]	; (801b15c <GetBandwidth+0x34>)
 801b13a:	4293      	cmp	r3, r2
 801b13c:	d004      	beq.n	801b148 <GetBandwidth+0x20>
 801b13e:	4a08      	ldr	r2, [pc, #32]	; (801b160 <GetBandwidth+0x38>)
 801b140:	4293      	cmp	r3, r2
 801b142:	d003      	beq.n	801b14c <GetBandwidth+0x24>
    {
        default:
        case 125000:
            return 0;
 801b144:	2300      	movs	r3, #0
 801b146:	e002      	b.n	801b14e <GetBandwidth+0x26>
        case 250000:
            return 1;
 801b148:	2301      	movs	r3, #1
 801b14a:	e000      	b.n	801b14e <GetBandwidth+0x26>
        case 500000:
            return 2;
 801b14c:	2302      	movs	r3, #2
    }
}
 801b14e:	4618      	mov	r0, r3
 801b150:	370c      	adds	r7, #12
 801b152:	46bd      	mov	sp, r7
 801b154:	bc80      	pop	{r7}
 801b156:	4770      	bx	lr
 801b158:	08022b70 	.word	0x08022b70
 801b15c:	0003d090 	.word	0x0003d090
 801b160:	0007a120 	.word	0x0007a120

0801b164 <LimitTxPower>:

static int8_t LimitTxPower( int8_t txPower, int8_t maxBandTxPower, int8_t datarate, uint16_t* channelsMask )
{
 801b164:	b580      	push	{r7, lr}
 801b166:	b084      	sub	sp, #16
 801b168:	af00      	add	r7, sp, #0
 801b16a:	603b      	str	r3, [r7, #0]
 801b16c:	4603      	mov	r3, r0
 801b16e:	71fb      	strb	r3, [r7, #7]
 801b170:	460b      	mov	r3, r1
 801b172:	71bb      	strb	r3, [r7, #6]
 801b174:	4613      	mov	r3, r2
 801b176:	717b      	strb	r3, [r7, #5]
    int8_t txPowerResult = txPower;
 801b178:	79fb      	ldrb	r3, [r7, #7]
 801b17a:	73fb      	strb	r3, [r7, #15]

    // Limit tx power to the band max
    txPowerResult =  MAX( txPower, maxBandTxPower );
 801b17c:	f997 2006 	ldrsb.w	r2, [r7, #6]
 801b180:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801b184:	4293      	cmp	r3, r2
 801b186:	bfb8      	it	lt
 801b188:	4613      	movlt	r3, r2
 801b18a:	73fb      	strb	r3, [r7, #15]

    if( datarate == DR_4 )
 801b18c:	f997 3005 	ldrsb.w	r3, [r7, #5]
 801b190:	2b04      	cmp	r3, #4
 801b192:	d106      	bne.n	801b1a2 <LimitTxPower+0x3e>
    {// Limit tx power to max 26dBm
        txPowerResult = MAX( txPower, TX_POWER_2 );
 801b194:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801b198:	2b02      	cmp	r3, #2
 801b19a:	bfb8      	it	lt
 801b19c:	2302      	movlt	r3, #2
 801b19e:	73fb      	strb	r3, [r7, #15]
 801b1a0:	e00d      	b.n	801b1be <LimitTxPower+0x5a>
    }
    else
    {
        if( RegionCommonCountChannels( channelsMask, 0, 4 ) < 50 )
 801b1a2:	2204      	movs	r2, #4
 801b1a4:	2100      	movs	r1, #0
 801b1a6:	6838      	ldr	r0, [r7, #0]
 801b1a8:	f7fe f90d 	bl	80193c6 <RegionCommonCountChannels>
 801b1ac:	4603      	mov	r3, r0
 801b1ae:	2b31      	cmp	r3, #49	; 0x31
 801b1b0:	d805      	bhi.n	801b1be <LimitTxPower+0x5a>
        {// Limit tx power to max 21dBm
            txPowerResult = MAX( txPower, TX_POWER_5 );
 801b1b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801b1b6:	2b05      	cmp	r3, #5
 801b1b8:	bfb8      	it	lt
 801b1ba:	2305      	movlt	r3, #5
 801b1bc:	73fb      	strb	r3, [r7, #15]
        }
    }
    return txPowerResult;
 801b1be:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 801b1c2:	4618      	mov	r0, r3
 801b1c4:	3710      	adds	r7, #16
 801b1c6:	46bd      	mov	sp, r7
 801b1c8:	bd80      	pop	{r7, pc}
	...

0801b1cc <VerifyRfFreq>:

static bool VerifyRfFreq( uint32_t freq )
{
 801b1cc:	b580      	push	{r7, lr}
 801b1ce:	b082      	sub	sp, #8
 801b1d0:	af00      	add	r7, sp, #0
 801b1d2:	6078      	str	r0, [r7, #4]
    // Check radio driver support
    if( Radio.CheckRfFrequency( freq ) == false )
 801b1d4:	4b18      	ldr	r3, [pc, #96]	; (801b238 <VerifyRfFreq+0x6c>)
 801b1d6:	6a1b      	ldr	r3, [r3, #32]
 801b1d8:	6878      	ldr	r0, [r7, #4]
 801b1da:	4798      	blx	r3
 801b1dc:	4603      	mov	r3, r0
 801b1de:	f083 0301 	eor.w	r3, r3, #1
 801b1e2:	b2db      	uxtb	r3, r3
 801b1e4:	2b00      	cmp	r3, #0
 801b1e6:	d001      	beq.n	801b1ec <VerifyRfFreq+0x20>
    {
        return false;
 801b1e8:	2300      	movs	r3, #0
 801b1ea:	e021      	b.n	801b230 <VerifyRfFreq+0x64>
    }

    // Rx frequencies
    if( ( freq < US915_FIRST_RX1_CHANNEL ) ||
 801b1ec:	687b      	ldr	r3, [r7, #4]
 801b1ee:	4a13      	ldr	r2, [pc, #76]	; (801b23c <VerifyRfFreq+0x70>)
 801b1f0:	4293      	cmp	r3, r2
 801b1f2:	d910      	bls.n	801b216 <VerifyRfFreq+0x4a>
 801b1f4:	687b      	ldr	r3, [r7, #4]
 801b1f6:	4a12      	ldr	r2, [pc, #72]	; (801b240 <VerifyRfFreq+0x74>)
 801b1f8:	4293      	cmp	r3, r2
 801b1fa:	d80c      	bhi.n	801b216 <VerifyRfFreq+0x4a>
        ( freq > US915_LAST_RX1_CHANNEL ) ||
        ( ( ( freq - ( uint32_t ) US915_FIRST_RX1_CHANNEL ) % ( uint32_t ) US915_STEPWIDTH_RX1_CHANNEL ) != 0 ) )
 801b1fc:	687a      	ldr	r2, [r7, #4]
 801b1fe:	4b11      	ldr	r3, [pc, #68]	; (801b244 <VerifyRfFreq+0x78>)
 801b200:	4413      	add	r3, r2
 801b202:	4a11      	ldr	r2, [pc, #68]	; (801b248 <VerifyRfFreq+0x7c>)
 801b204:	fba2 1203 	umull	r1, r2, r2, r3
 801b208:	0c92      	lsrs	r2, r2, #18
 801b20a:	4910      	ldr	r1, [pc, #64]	; (801b24c <VerifyRfFreq+0x80>)
 801b20c:	fb01 f202 	mul.w	r2, r1, r2
 801b210:	1a9a      	subs	r2, r3, r2
        ( freq > US915_LAST_RX1_CHANNEL ) ||
 801b212:	2a00      	cmp	r2, #0
 801b214:	d001      	beq.n	801b21a <VerifyRfFreq+0x4e>
    {
        return false;
 801b216:	2300      	movs	r3, #0
 801b218:	e00a      	b.n	801b230 <VerifyRfFreq+0x64>
    }

    // Test for frequency range - take RX and TX frequencies into account
    if( ( freq < 902300000 ) ||  ( freq > 927500000 ) )
 801b21a:	687b      	ldr	r3, [r7, #4]
 801b21c:	4a0c      	ldr	r2, [pc, #48]	; (801b250 <VerifyRfFreq+0x84>)
 801b21e:	4293      	cmp	r3, r2
 801b220:	d903      	bls.n	801b22a <VerifyRfFreq+0x5e>
 801b222:	687b      	ldr	r3, [r7, #4]
 801b224:	4a06      	ldr	r2, [pc, #24]	; (801b240 <VerifyRfFreq+0x74>)
 801b226:	4293      	cmp	r3, r2
 801b228:	d901      	bls.n	801b22e <VerifyRfFreq+0x62>
    {
        return false;
 801b22a:	2300      	movs	r3, #0
 801b22c:	e000      	b.n	801b230 <VerifyRfFreq+0x64>
    }
    return true;
 801b22e:	2301      	movs	r3, #1
}
 801b230:	4618      	mov	r0, r3
 801b232:	3708      	adds	r7, #8
 801b234:	46bd      	mov	sp, r7
 801b236:	bd80      	pop	{r7, pc}
 801b238:	08022be4 	.word	0x08022be4
 801b23c:	3708709f 	.word	0x3708709f
 801b240:	374886e0 	.word	0x374886e0
 801b244:	c8f78f60 	.word	0xc8f78f60
 801b248:	6fd91d85 	.word	0x6fd91d85
 801b24c:	000927c0 	.word	0x000927c0
 801b250:	35c8015f 	.word	0x35c8015f

0801b254 <GetTimeOnAir>:

static TimerTime_t GetTimeOnAir( int8_t datarate, uint16_t pktLen )
{
 801b254:	b590      	push	{r4, r7, lr}
 801b256:	b089      	sub	sp, #36	; 0x24
 801b258:	af04      	add	r7, sp, #16
 801b25a:	4603      	mov	r3, r0
 801b25c:	460a      	mov	r2, r1
 801b25e:	71fb      	strb	r3, [r7, #7]
 801b260:	4613      	mov	r3, r2
 801b262:	80bb      	strh	r3, [r7, #4]
    int8_t phyDr = DataratesUS915[datarate];
 801b264:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801b268:	4a0f      	ldr	r2, [pc, #60]	; (801b2a8 <GetTimeOnAir+0x54>)
 801b26a:	5cd3      	ldrb	r3, [r2, r3]
 801b26c:	73fb      	strb	r3, [r7, #15]
    uint32_t bandwidth = GetBandwidth( datarate );
 801b26e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801b272:	4618      	mov	r0, r3
 801b274:	f7ff ff58 	bl	801b128 <GetBandwidth>
 801b278:	60b8      	str	r0, [r7, #8]

    return Radio.TimeOnAir( MODEM_LORA, bandwidth, phyDr, 1, 8, false, pktLen, true );
 801b27a:	4b0c      	ldr	r3, [pc, #48]	; (801b2ac <GetTimeOnAir+0x58>)
 801b27c:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 801b27e:	f997 200f 	ldrsb.w	r2, [r7, #15]
 801b282:	88bb      	ldrh	r3, [r7, #4]
 801b284:	b2db      	uxtb	r3, r3
 801b286:	2101      	movs	r1, #1
 801b288:	9103      	str	r1, [sp, #12]
 801b28a:	9302      	str	r3, [sp, #8]
 801b28c:	2300      	movs	r3, #0
 801b28e:	9301      	str	r3, [sp, #4]
 801b290:	2308      	movs	r3, #8
 801b292:	9300      	str	r3, [sp, #0]
 801b294:	2301      	movs	r3, #1
 801b296:	68b9      	ldr	r1, [r7, #8]
 801b298:	2001      	movs	r0, #1
 801b29a:	47a0      	blx	r4
 801b29c:	4603      	mov	r3, r0
}
 801b29e:	4618      	mov	r0, r3
 801b2a0:	3714      	adds	r7, #20
 801b2a2:	46bd      	mov	sp, r7
 801b2a4:	bd90      	pop	{r4, r7, pc}
 801b2a6:	bf00      	nop
 801b2a8:	08022b60 	.word	0x08022b60
 801b2ac:	08022be4 	.word	0x08022be4

0801b2b0 <RegionUS915GetPhyParam>:

PhyParam_t RegionUS915GetPhyParam( GetPhyParams_t* getPhy )
{
 801b2b0:	b580      	push	{r7, lr}
 801b2b2:	b084      	sub	sp, #16
 801b2b4:	af00      	add	r7, sp, #0
 801b2b6:	6078      	str	r0, [r7, #4]
    PhyParam_t phyParam = { 0 };
 801b2b8:	2300      	movs	r3, #0
 801b2ba:	60bb      	str	r3, [r7, #8]

    switch( getPhy->Attribute )
 801b2bc:	687b      	ldr	r3, [r7, #4]
 801b2be:	781b      	ldrb	r3, [r3, #0]
 801b2c0:	3b01      	subs	r3, #1
 801b2c2:	2b38      	cmp	r3, #56	; 0x38
 801b2c4:	f200 8124 	bhi.w	801b510 <RegionUS915GetPhyParam+0x260>
 801b2c8:	a201      	add	r2, pc, #4	; (adr r2, 801b2d0 <RegionUS915GetPhyParam+0x20>)
 801b2ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801b2ce:	bf00      	nop
 801b2d0:	0801b3b5 	.word	0x0801b3b5
 801b2d4:	0801b3bb 	.word	0x0801b3bb
 801b2d8:	0801b511 	.word	0x0801b511
 801b2dc:	0801b511 	.word	0x0801b511
 801b2e0:	0801b511 	.word	0x0801b511
 801b2e4:	0801b3c1 	.word	0x0801b3c1
 801b2e8:	0801b511 	.word	0x0801b511
 801b2ec:	0801b3db 	.word	0x0801b3db
 801b2f0:	0801b511 	.word	0x0801b511
 801b2f4:	0801b3e1 	.word	0x0801b3e1
 801b2f8:	0801b3e7 	.word	0x0801b3e7
 801b2fc:	0801b3ed 	.word	0x0801b3ed
 801b300:	0801b3f3 	.word	0x0801b3f3
 801b304:	0801b403 	.word	0x0801b403
 801b308:	0801b413 	.word	0x0801b413
 801b30c:	0801b419 	.word	0x0801b419
 801b310:	0801b421 	.word	0x0801b421
 801b314:	0801b429 	.word	0x0801b429
 801b318:	0801b431 	.word	0x0801b431
 801b31c:	0801b439 	.word	0x0801b439
 801b320:	0801b441 	.word	0x0801b441
 801b324:	0801b449 	.word	0x0801b449
 801b328:	0801b45d 	.word	0x0801b45d
 801b32c:	0801b463 	.word	0x0801b463
 801b330:	0801b469 	.word	0x0801b469
 801b334:	0801b46f 	.word	0x0801b46f
 801b338:	0801b475 	.word	0x0801b475
 801b33c:	0801b47b 	.word	0x0801b47b
 801b340:	0801b481 	.word	0x0801b481
 801b344:	0801b487 	.word	0x0801b487
 801b348:	0801b487 	.word	0x0801b487
 801b34c:	0801b48d 	.word	0x0801b48d
 801b350:	0801b493 	.word	0x0801b493
 801b354:	0801b3c7 	.word	0x0801b3c7
 801b358:	0801b511 	.word	0x0801b511
 801b35c:	0801b511 	.word	0x0801b511
 801b360:	0801b511 	.word	0x0801b511
 801b364:	0801b511 	.word	0x0801b511
 801b368:	0801b511 	.word	0x0801b511
 801b36c:	0801b511 	.word	0x0801b511
 801b370:	0801b511 	.word	0x0801b511
 801b374:	0801b511 	.word	0x0801b511
 801b378:	0801b511 	.word	0x0801b511
 801b37c:	0801b511 	.word	0x0801b511
 801b380:	0801b511 	.word	0x0801b511
 801b384:	0801b511 	.word	0x0801b511
 801b388:	0801b511 	.word	0x0801b511
 801b38c:	0801b49b 	.word	0x0801b49b
 801b390:	0801b4af 	.word	0x0801b4af
 801b394:	0801b4bd 	.word	0x0801b4bd
 801b398:	0801b4c3 	.word	0x0801b4c3
 801b39c:	0801b4cf 	.word	0x0801b4cf
 801b3a0:	0801b4d5 	.word	0x0801b4d5
 801b3a4:	0801b4e9 	.word	0x0801b4e9
 801b3a8:	0801b4c9 	.word	0x0801b4c9
 801b3ac:	0801b4ef 	.word	0x0801b4ef
 801b3b0:	0801b4ff 	.word	0x0801b4ff
    {
        case PHY_MIN_RX_DR:
        {
            phyParam.Value = US915_RX_MIN_DATARATE;
 801b3b4:	2308      	movs	r3, #8
 801b3b6:	60bb      	str	r3, [r7, #8]
            break;
 801b3b8:	e0ab      	b.n	801b512 <RegionUS915GetPhyParam+0x262>
        }
        case PHY_MIN_TX_DR:
        {
            phyParam.Value = US915_TX_MIN_DATARATE;
 801b3ba:	2300      	movs	r3, #0
 801b3bc:	60bb      	str	r3, [r7, #8]
            break;
 801b3be:	e0a8      	b.n	801b512 <RegionUS915GetPhyParam+0x262>
        }
        case PHY_DEF_TX_DR:
        {
            phyParam.Value = US915_DEFAULT_DATARATE;
 801b3c0:	2300      	movs	r3, #0
 801b3c2:	60bb      	str	r3, [r7, #8]
            break;
 801b3c4:	e0a5      	b.n	801b512 <RegionUS915GetPhyParam+0x262>
        }
        case PHY_NEXT_LOWER_TX_DR:
        {
            phyParam.Value = GetNextLowerTxDr( getPhy->Datarate, US915_TX_MIN_DATARATE );
 801b3c6:	687b      	ldr	r3, [r7, #4]
 801b3c8:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801b3cc:	2100      	movs	r1, #0
 801b3ce:	4618      	mov	r0, r3
 801b3d0:	f7ff fde4 	bl	801af9c <GetNextLowerTxDr>
 801b3d4:	4603      	mov	r3, r0
 801b3d6:	60bb      	str	r3, [r7, #8]
            break;
 801b3d8:	e09b      	b.n	801b512 <RegionUS915GetPhyParam+0x262>
        }
        case PHY_MAX_TX_POWER:
        {
            phyParam.Value = US915_MAX_TX_POWER;
 801b3da:	2300      	movs	r3, #0
 801b3dc:	60bb      	str	r3, [r7, #8]
            break;
 801b3de:	e098      	b.n	801b512 <RegionUS915GetPhyParam+0x262>
        }
        case PHY_DEF_TX_POWER:
        {
            phyParam.Value = US915_DEFAULT_TX_POWER;
 801b3e0:	2300      	movs	r3, #0
 801b3e2:	60bb      	str	r3, [r7, #8]
            break;
 801b3e4:	e095      	b.n	801b512 <RegionUS915GetPhyParam+0x262>
        }
        case PHY_DEF_ADR_ACK_LIMIT:
        {
            phyParam.Value = US915_ADR_ACK_LIMIT;
 801b3e6:	2340      	movs	r3, #64	; 0x40
 801b3e8:	60bb      	str	r3, [r7, #8]
            break;
 801b3ea:	e092      	b.n	801b512 <RegionUS915GetPhyParam+0x262>
        }
        case PHY_DEF_ADR_ACK_DELAY:
        {
            phyParam.Value = US915_ADR_ACK_DELAY;
 801b3ec:	2320      	movs	r3, #32
 801b3ee:	60bb      	str	r3, [r7, #8]
            break;
 801b3f0:	e08f      	b.n	801b512 <RegionUS915GetPhyParam+0x262>
        }
        case PHY_MAX_PAYLOAD:
        {
            phyParam.Value = MaxPayloadOfDatarateUS915[getPhy->Datarate];
 801b3f2:	687b      	ldr	r3, [r7, #4]
 801b3f4:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801b3f8:	461a      	mov	r2, r3
 801b3fa:	4b4a      	ldr	r3, [pc, #296]	; (801b524 <RegionUS915GetPhyParam+0x274>)
 801b3fc:	5c9b      	ldrb	r3, [r3, r2]
 801b3fe:	60bb      	str	r3, [r7, #8]
            break;
 801b400:	e087      	b.n	801b512 <RegionUS915GetPhyParam+0x262>
        }
        case PHY_MAX_PAYLOAD_REPEATER:
        {
            phyParam.Value = MaxPayloadOfDatarateRepeaterUS915[getPhy->Datarate];
 801b402:	687b      	ldr	r3, [r7, #4]
 801b404:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801b408:	461a      	mov	r2, r3
 801b40a:	4b47      	ldr	r3, [pc, #284]	; (801b528 <RegionUS915GetPhyParam+0x278>)
 801b40c:	5c9b      	ldrb	r3, [r3, r2]
 801b40e:	60bb      	str	r3, [r7, #8]
            break;
 801b410:	e07f      	b.n	801b512 <RegionUS915GetPhyParam+0x262>
        }
        case PHY_DUTY_CYCLE:
        {
            phyParam.Value = US915_DUTY_CYCLE_ENABLED;
 801b412:	2300      	movs	r3, #0
 801b414:	60bb      	str	r3, [r7, #8]
            break;
 801b416:	e07c      	b.n	801b512 <RegionUS915GetPhyParam+0x262>
        }
        case PHY_MAX_RX_WINDOW:
        {
            phyParam.Value = US915_MAX_RX_WINDOW;
 801b418:	f640 33b8 	movw	r3, #3000	; 0xbb8
 801b41c:	60bb      	str	r3, [r7, #8]
            break;
 801b41e:	e078      	b.n	801b512 <RegionUS915GetPhyParam+0x262>
        }
        case PHY_RECEIVE_DELAY1:
        {
            phyParam.Value = US915_RECEIVE_DELAY1;
 801b420:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 801b424:	60bb      	str	r3, [r7, #8]
            break;
 801b426:	e074      	b.n	801b512 <RegionUS915GetPhyParam+0x262>
        }
        case PHY_RECEIVE_DELAY2:
        {
            phyParam.Value = US915_RECEIVE_DELAY2;
 801b428:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 801b42c:	60bb      	str	r3, [r7, #8]
            break;
 801b42e:	e070      	b.n	801b512 <RegionUS915GetPhyParam+0x262>
        }
        case PHY_JOIN_ACCEPT_DELAY1:
        {
            phyParam.Value = US915_JOIN_ACCEPT_DELAY1;
 801b430:	f241 3388 	movw	r3, #5000	; 0x1388
 801b434:	60bb      	str	r3, [r7, #8]
            break;
 801b436:	e06c      	b.n	801b512 <RegionUS915GetPhyParam+0x262>
        }
        case PHY_JOIN_ACCEPT_DELAY2:
        {
            phyParam.Value = US915_JOIN_ACCEPT_DELAY2;
 801b438:	f241 7370 	movw	r3, #6000	; 0x1770
 801b43c:	60bb      	str	r3, [r7, #8]
            break;
 801b43e:	e068      	b.n	801b512 <RegionUS915GetPhyParam+0x262>
        }
        case PHY_MAX_FCNT_GAP:
        {
            phyParam.Value = US915_MAX_FCNT_GAP;
 801b440:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 801b444:	60bb      	str	r3, [r7, #8]
            break;
 801b446:	e064      	b.n	801b512 <RegionUS915GetPhyParam+0x262>
        }
        case PHY_ACK_TIMEOUT:
        {
            phyParam.Value = ( US915_ACKTIMEOUT + randr( -US915_ACK_TIMEOUT_RND, US915_ACK_TIMEOUT_RND ) );
 801b448:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 801b44c:	4837      	ldr	r0, [pc, #220]	; (801b52c <RegionUS915GetPhyParam+0x27c>)
 801b44e:	f001 f8b7 	bl	801c5c0 <randr>
 801b452:	4603      	mov	r3, r0
 801b454:	f503 63fa 	add.w	r3, r3, #2000	; 0x7d0
 801b458:	60bb      	str	r3, [r7, #8]
            break;
 801b45a:	e05a      	b.n	801b512 <RegionUS915GetPhyParam+0x262>
        }
        case PHY_DEF_DR1_OFFSET:
        {
            phyParam.Value = US915_DEFAULT_RX1_DR_OFFSET;
 801b45c:	2300      	movs	r3, #0
 801b45e:	60bb      	str	r3, [r7, #8]
            break;
 801b460:	e057      	b.n	801b512 <RegionUS915GetPhyParam+0x262>
        }
        case PHY_DEF_RX2_FREQUENCY:
        {
            phyParam.Value = US915_RX_WND_2_FREQ;
 801b462:	4b33      	ldr	r3, [pc, #204]	; (801b530 <RegionUS915GetPhyParam+0x280>)
 801b464:	60bb      	str	r3, [r7, #8]
            break;
 801b466:	e054      	b.n	801b512 <RegionUS915GetPhyParam+0x262>
        }
        case PHY_DEF_RX2_DR:
        {
            phyParam.Value = US915_RX_WND_2_DR;
 801b468:	2308      	movs	r3, #8
 801b46a:	60bb      	str	r3, [r7, #8]
            break;
 801b46c:	e051      	b.n	801b512 <RegionUS915GetPhyParam+0x262>
        }
        case PHY_CHANNELS_MASK:
        {
            phyParam.ChannelsMask = NvmCtx.ChannelsMask;
 801b46e:	4b31      	ldr	r3, [pc, #196]	; (801b534 <RegionUS915GetPhyParam+0x284>)
 801b470:	60bb      	str	r3, [r7, #8]
            break;
 801b472:	e04e      	b.n	801b512 <RegionUS915GetPhyParam+0x262>
        }
        case PHY_CHANNELS_DEFAULT_MASK:
        {
            phyParam.ChannelsMask = NvmCtx.ChannelsDefaultMask;
 801b474:	4b30      	ldr	r3, [pc, #192]	; (801b538 <RegionUS915GetPhyParam+0x288>)
 801b476:	60bb      	str	r3, [r7, #8]
            break;
 801b478:	e04b      	b.n	801b512 <RegionUS915GetPhyParam+0x262>
        }
        case PHY_MAX_NB_CHANNELS:
        {
            phyParam.Value = US915_MAX_NB_CHANNELS;
 801b47a:	2348      	movs	r3, #72	; 0x48
 801b47c:	60bb      	str	r3, [r7, #8]
            break;
 801b47e:	e048      	b.n	801b512 <RegionUS915GetPhyParam+0x262>
        }
        case PHY_CHANNELS:
        {
            phyParam.Channels = NvmCtx.Channels;
 801b480:	4b2e      	ldr	r3, [pc, #184]	; (801b53c <RegionUS915GetPhyParam+0x28c>)
 801b482:	60bb      	str	r3, [r7, #8]
            break;
 801b484:	e045      	b.n	801b512 <RegionUS915GetPhyParam+0x262>
        }
        case PHY_DEF_UPLINK_DWELL_TIME:
        case PHY_DEF_DOWNLINK_DWELL_TIME:
        {
            phyParam.Value = 0;
 801b486:	2300      	movs	r3, #0
 801b488:	60bb      	str	r3, [r7, #8]
            break;
 801b48a:	e042      	b.n	801b512 <RegionUS915GetPhyParam+0x262>
        }
        case PHY_DEF_MAX_EIRP:
        {
            phyParam.fValue = US915_DEFAULT_MAX_ERP + 2.15f;
 801b48c:	4b2c      	ldr	r3, [pc, #176]	; (801b540 <RegionUS915GetPhyParam+0x290>)
 801b48e:	60bb      	str	r3, [r7, #8]
            break;
 801b490:	e03f      	b.n	801b512 <RegionUS915GetPhyParam+0x262>
        }
        case PHY_DEF_ANTENNA_GAIN:
        {
            phyParam.fValue = 0;
 801b492:	f04f 0300 	mov.w	r3, #0
 801b496:	60bb      	str	r3, [r7, #8]
            break;
 801b498:	e03b      	b.n	801b512 <RegionUS915GetPhyParam+0x262>
        }
        case PHY_BEACON_CHANNEL_FREQ:
        {
            phyParam.Value = US915_BEACON_CHANNEL_FREQ + ( getPhy->Channel * US915_BEACON_CHANNEL_STEPWIDTH );
 801b49a:	687b      	ldr	r3, [r7, #4]
 801b49c:	791b      	ldrb	r3, [r3, #4]
 801b49e:	461a      	mov	r2, r3
 801b4a0:	4b28      	ldr	r3, [pc, #160]	; (801b544 <RegionUS915GetPhyParam+0x294>)
 801b4a2:	fb03 f202 	mul.w	r2, r3, r2
 801b4a6:	4b22      	ldr	r3, [pc, #136]	; (801b530 <RegionUS915GetPhyParam+0x280>)
 801b4a8:	4413      	add	r3, r2
 801b4aa:	60bb      	str	r3, [r7, #8]
            break;
 801b4ac:	e031      	b.n	801b512 <RegionUS915GetPhyParam+0x262>
        }
        case PHY_BEACON_FORMAT:
        {
            phyParam.BeaconFormat.BeaconSize = US915_BEACON_SIZE;
 801b4ae:	2317      	movs	r3, #23
 801b4b0:	723b      	strb	r3, [r7, #8]
            phyParam.BeaconFormat.Rfu1Size = US915_RFU1_SIZE;
 801b4b2:	2305      	movs	r3, #5
 801b4b4:	727b      	strb	r3, [r7, #9]
            phyParam.BeaconFormat.Rfu2Size = US915_RFU2_SIZE;
 801b4b6:	2303      	movs	r3, #3
 801b4b8:	72bb      	strb	r3, [r7, #10]
            break;
 801b4ba:	e02a      	b.n	801b512 <RegionUS915GetPhyParam+0x262>
        }
        case PHY_BEACON_CHANNEL_DR:
        {
            phyParam.Value = US915_BEACON_CHANNEL_DR;
 801b4bc:	2308      	movs	r3, #8
 801b4be:	60bb      	str	r3, [r7, #8]
            break;
 801b4c0:	e027      	b.n	801b512 <RegionUS915GetPhyParam+0x262>
        }
        case PHY_BEACON_CHANNEL_STEPWIDTH:
        {
            phyParam.Value = US915_BEACON_CHANNEL_STEPWIDTH;
 801b4c2:	4b20      	ldr	r3, [pc, #128]	; (801b544 <RegionUS915GetPhyParam+0x294>)
 801b4c4:	60bb      	str	r3, [r7, #8]
            break;
 801b4c6:	e024      	b.n	801b512 <RegionUS915GetPhyParam+0x262>
        }
        case PHY_PING_SLOT_NB_CHANNELS:
        {
            phyParam.Value = US915_PING_SLOT_NB_CHANNELS;
 801b4c8:	2308      	movs	r3, #8
 801b4ca:	60bb      	str	r3, [r7, #8]
            break;
 801b4cc:	e021      	b.n	801b512 <RegionUS915GetPhyParam+0x262>
        }
        case PHY_BEACON_NB_CHANNELS:
        {
            phyParam.Value = US915_BEACON_NB_CHANNELS;
 801b4ce:	2308      	movs	r3, #8
 801b4d0:	60bb      	str	r3, [r7, #8]
            break;
 801b4d2:	e01e      	b.n	801b512 <RegionUS915GetPhyParam+0x262>
        }
        case PHY_PING_SLOT_CHANNEL_FREQ:
        {
            phyParam.Value = US915_PING_SLOT_CHANNEL_FREQ + ( getPhy->Channel * US915_BEACON_CHANNEL_STEPWIDTH );
 801b4d4:	687b      	ldr	r3, [r7, #4]
 801b4d6:	791b      	ldrb	r3, [r3, #4]
 801b4d8:	461a      	mov	r2, r3
 801b4da:	4b1a      	ldr	r3, [pc, #104]	; (801b544 <RegionUS915GetPhyParam+0x294>)
 801b4dc:	fb03 f202 	mul.w	r2, r3, r2
 801b4e0:	4b13      	ldr	r3, [pc, #76]	; (801b530 <RegionUS915GetPhyParam+0x280>)
 801b4e2:	4413      	add	r3, r2
 801b4e4:	60bb      	str	r3, [r7, #8]
            break;
 801b4e6:	e014      	b.n	801b512 <RegionUS915GetPhyParam+0x262>
        }
        case PHY_PING_SLOT_CHANNEL_DR:
        {
            phyParam.Value = US915_PING_SLOT_CHANNEL_DR;
 801b4e8:	2308      	movs	r3, #8
 801b4ea:	60bb      	str	r3, [r7, #8]
            break;
 801b4ec:	e011      	b.n	801b512 <RegionUS915GetPhyParam+0x262>
        }
        case PHY_SF_FROM_DR:
        {
            phyParam.Value = DataratesUS915[getPhy->Datarate];
 801b4ee:	687b      	ldr	r3, [r7, #4]
 801b4f0:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801b4f4:	461a      	mov	r2, r3
 801b4f6:	4b14      	ldr	r3, [pc, #80]	; (801b548 <RegionUS915GetPhyParam+0x298>)
 801b4f8:	5c9b      	ldrb	r3, [r3, r2]
 801b4fa:	60bb      	str	r3, [r7, #8]
            break;
 801b4fc:	e009      	b.n	801b512 <RegionUS915GetPhyParam+0x262>
        }
        case PHY_BW_FROM_DR:
        {
            phyParam.Value = GetBandwidth( getPhy->Datarate );
 801b4fe:	687b      	ldr	r3, [r7, #4]
 801b500:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801b504:	4618      	mov	r0, r3
 801b506:	f7ff fe0f 	bl	801b128 <GetBandwidth>
 801b50a:	4603      	mov	r3, r0
 801b50c:	60bb      	str	r3, [r7, #8]
            break;
 801b50e:	e000      	b.n	801b512 <RegionUS915GetPhyParam+0x262>
        }
        default:
        {
            break;
 801b510:	bf00      	nop
        }
    }

    return phyParam;
 801b512:	68bb      	ldr	r3, [r7, #8]
 801b514:	60fb      	str	r3, [r7, #12]
 801b516:	2300      	movs	r3, #0
 801b518:	68fb      	ldr	r3, [r7, #12]
}
 801b51a:	4618      	mov	r0, r3
 801b51c:	3710      	adds	r7, #16
 801b51e:	46bd      	mov	sp, r7
 801b520:	bd80      	pop	{r7, pc}
 801b522:	bf00      	nop
 801b524:	08022bc4 	.word	0x08022bc4
 801b528:	08022bd4 	.word	0x08022bd4
 801b52c:	fffffc18 	.word	0xfffffc18
 801b530:	370870a0 	.word	0x370870a0
 801b534:	20001704 	.word	0x20001704
 801b538:	2000171c 	.word	0x2000171c
 801b53c:	20001390 	.word	0x20001390
 801b540:	4200999a 	.word	0x4200999a
 801b544:	000927c0 	.word	0x000927c0
 801b548:	08022b60 	.word	0x08022b60

0801b54c <RegionUS915SetBandTxDone>:

void RegionUS915SetBandTxDone( SetBandTxDoneParams_t* txDone )
{
 801b54c:	b590      	push	{r4, r7, lr}
 801b54e:	b085      	sub	sp, #20
 801b550:	af02      	add	r7, sp, #8
 801b552:	6078      	str	r0, [r7, #4]
    RegionCommonSetBandTxDone( &NvmCtx.Bands[NvmCtx.Channels[txDone->Channel].Band],
 801b554:	687b      	ldr	r3, [r7, #4]
 801b556:	781b      	ldrb	r3, [r3, #0]
 801b558:	4619      	mov	r1, r3
 801b55a:	4a10      	ldr	r2, [pc, #64]	; (801b59c <RegionUS915SetBandTxDone+0x50>)
 801b55c:	460b      	mov	r3, r1
 801b55e:	005b      	lsls	r3, r3, #1
 801b560:	440b      	add	r3, r1
 801b562:	009b      	lsls	r3, r3, #2
 801b564:	4413      	add	r3, r2
 801b566:	3309      	adds	r3, #9
 801b568:	781b      	ldrb	r3, [r3, #0]
 801b56a:	461a      	mov	r2, r3
 801b56c:	4613      	mov	r3, r2
 801b56e:	009b      	lsls	r3, r3, #2
 801b570:	4413      	add	r3, r2
 801b572:	009b      	lsls	r3, r3, #2
 801b574:	f503 7358 	add.w	r3, r3, #864	; 0x360
 801b578:	4a08      	ldr	r2, [pc, #32]	; (801b59c <RegionUS915SetBandTxDone+0x50>)
 801b57a:	1898      	adds	r0, r3, r2
 801b57c:	687b      	ldr	r3, [r7, #4]
 801b57e:	6899      	ldr	r1, [r3, #8]
 801b580:	687b      	ldr	r3, [r7, #4]
 801b582:	785c      	ldrb	r4, [r3, #1]
 801b584:	687b      	ldr	r3, [r7, #4]
 801b586:	691a      	ldr	r2, [r3, #16]
 801b588:	9200      	str	r2, [sp, #0]
 801b58a:	68db      	ldr	r3, [r3, #12]
 801b58c:	4622      	mov	r2, r4
 801b58e:	f7fd ff6c 	bl	801946a <RegionCommonSetBandTxDone>
                               txDone->LastTxAirTime, txDone->Joined, txDone->ElapsedTimeSinceStartUp );
}
 801b592:	bf00      	nop
 801b594:	370c      	adds	r7, #12
 801b596:	46bd      	mov	sp, r7
 801b598:	bd90      	pop	{r4, r7, pc}
 801b59a:	bf00      	nop
 801b59c:	20001390 	.word	0x20001390

0801b5a0 <RegionUS915InitDefaults>:

void RegionUS915InitDefaults( InitDefaultsParams_t* params )
{
 801b5a0:	b580      	push	{r7, lr}
 801b5a2:	b088      	sub	sp, #32
 801b5a4:	af00      	add	r7, sp, #0
 801b5a6:	6078      	str	r0, [r7, #4]
    Band_t bands[US915_MAX_NB_BANDS] =
 801b5a8:	2301      	movs	r3, #1
 801b5aa:	813b      	strh	r3, [r7, #8]
 801b5ac:	2300      	movs	r3, #0
 801b5ae:	72bb      	strb	r3, [r7, #10]
 801b5b0:	2300      	movs	r3, #0
 801b5b2:	60fb      	str	r3, [r7, #12]
 801b5b4:	2300      	movs	r3, #0
 801b5b6:	613b      	str	r3, [r7, #16]
 801b5b8:	2300      	movs	r3, #0
 801b5ba:	617b      	str	r3, [r7, #20]
 801b5bc:	2300      	movs	r3, #0
 801b5be:	763b      	strb	r3, [r7, #24]
    {
       US915_BAND0
    };

    switch( params->Type )
 801b5c0:	687b      	ldr	r3, [r7, #4]
 801b5c2:	791b      	ldrb	r3, [r3, #4]
 801b5c4:	2b03      	cmp	r3, #3
 801b5c6:	f000 80c0 	beq.w	801b74a <RegionUS915InitDefaults+0x1aa>
 801b5ca:	2b03      	cmp	r3, #3
 801b5cc:	f300 80ca 	bgt.w	801b764 <RegionUS915InitDefaults+0x1c4>
 801b5d0:	2b00      	cmp	r3, #0
 801b5d2:	d007      	beq.n	801b5e4 <RegionUS915InitDefaults+0x44>
 801b5d4:	2b00      	cmp	r3, #0
 801b5d6:	f2c0 80c5 	blt.w	801b764 <RegionUS915InitDefaults+0x1c4>
 801b5da:	3b01      	subs	r3, #1
 801b5dc:	2b01      	cmp	r3, #1
 801b5de:	f200 80c1 	bhi.w	801b764 <RegionUS915InitDefaults+0x1c4>
 801b5e2:	e08e      	b.n	801b702 <RegionUS915InitDefaults+0x162>
    {
        case INIT_TYPE_DEFAULTS:
        {
            // Initialize 8 bit channel groups index
            NvmCtx.JoinChannelGroupsCurrentIndex = 0;
 801b5e4:	4b63      	ldr	r3, [pc, #396]	; (801b774 <RegionUS915InitDefaults+0x1d4>)
 801b5e6:	2200      	movs	r2, #0
 801b5e8:	f883 2398 	strb.w	r2, [r3, #920]	; 0x398

            // Initialize the join trials counter
            NvmCtx.JoinTrialsCounter = 0;
 801b5ec:	4b61      	ldr	r3, [pc, #388]	; (801b774 <RegionUS915InitDefaults+0x1d4>)
 801b5ee:	2200      	movs	r2, #0
 801b5f0:	f883 2399 	strb.w	r2, [r3, #921]	; 0x399

            // Default bands
            memcpy1( ( uint8_t* )NvmCtx.Bands, ( uint8_t* )bands, sizeof( Band_t ) * US915_MAX_NB_BANDS );
 801b5f4:	f107 0308 	add.w	r3, r7, #8
 801b5f8:	2214      	movs	r2, #20
 801b5fa:	4619      	mov	r1, r3
 801b5fc:	485e      	ldr	r0, [pc, #376]	; (801b778 <RegionUS915InitDefaults+0x1d8>)
 801b5fe:	f000 fff6 	bl	801c5ee <memcpy1>

            // Default channels
            for( uint8_t i = 0; i < US915_MAX_NB_CHANNELS - 8; i++ )
 801b602:	2300      	movs	r3, #0
 801b604:	77fb      	strb	r3, [r7, #31]
 801b606:	e025      	b.n	801b654 <RegionUS915InitDefaults+0xb4>
            {
                // 125 kHz channels
                NvmCtx.Channels[i].Frequency = 902300000 + i * 200000;
 801b608:	7ffb      	ldrb	r3, [r7, #31]
 801b60a:	4a5c      	ldr	r2, [pc, #368]	; (801b77c <RegionUS915InitDefaults+0x1dc>)
 801b60c:	fb02 f203 	mul.w	r2, r2, r3
 801b610:	4b5b      	ldr	r3, [pc, #364]	; (801b780 <RegionUS915InitDefaults+0x1e0>)
 801b612:	4413      	add	r3, r2
 801b614:	7ffa      	ldrb	r2, [r7, #31]
 801b616:	4618      	mov	r0, r3
 801b618:	4956      	ldr	r1, [pc, #344]	; (801b774 <RegionUS915InitDefaults+0x1d4>)
 801b61a:	4613      	mov	r3, r2
 801b61c:	005b      	lsls	r3, r3, #1
 801b61e:	4413      	add	r3, r2
 801b620:	009b      	lsls	r3, r3, #2
 801b622:	440b      	add	r3, r1
 801b624:	6018      	str	r0, [r3, #0]
                NvmCtx.Channels[i].DrRange.Value = ( DR_3 << 4 ) | DR_0;
 801b626:	7ffa      	ldrb	r2, [r7, #31]
 801b628:	4952      	ldr	r1, [pc, #328]	; (801b774 <RegionUS915InitDefaults+0x1d4>)
 801b62a:	4613      	mov	r3, r2
 801b62c:	005b      	lsls	r3, r3, #1
 801b62e:	4413      	add	r3, r2
 801b630:	009b      	lsls	r3, r3, #2
 801b632:	440b      	add	r3, r1
 801b634:	3308      	adds	r3, #8
 801b636:	2230      	movs	r2, #48	; 0x30
 801b638:	701a      	strb	r2, [r3, #0]
                NvmCtx.Channels[i].Band = 0;
 801b63a:	7ffa      	ldrb	r2, [r7, #31]
 801b63c:	494d      	ldr	r1, [pc, #308]	; (801b774 <RegionUS915InitDefaults+0x1d4>)
 801b63e:	4613      	mov	r3, r2
 801b640:	005b      	lsls	r3, r3, #1
 801b642:	4413      	add	r3, r2
 801b644:	009b      	lsls	r3, r3, #2
 801b646:	440b      	add	r3, r1
 801b648:	3309      	adds	r3, #9
 801b64a:	2200      	movs	r2, #0
 801b64c:	701a      	strb	r2, [r3, #0]
            for( uint8_t i = 0; i < US915_MAX_NB_CHANNELS - 8; i++ )
 801b64e:	7ffb      	ldrb	r3, [r7, #31]
 801b650:	3301      	adds	r3, #1
 801b652:	77fb      	strb	r3, [r7, #31]
 801b654:	7ffb      	ldrb	r3, [r7, #31]
 801b656:	2b3f      	cmp	r3, #63	; 0x3f
 801b658:	d9d6      	bls.n	801b608 <RegionUS915InitDefaults+0x68>
            }
            for( uint8_t i = US915_MAX_NB_CHANNELS - 8; i < US915_MAX_NB_CHANNELS; i++ )
 801b65a:	2340      	movs	r3, #64	; 0x40
 801b65c:	77bb      	strb	r3, [r7, #30]
 801b65e:	e026      	b.n	801b6ae <RegionUS915InitDefaults+0x10e>
            {
                // 500 kHz channels
                NvmCtx.Channels[i].Frequency = 903000000 + ( i - ( US915_MAX_NB_CHANNELS - 8 ) ) * 1600000;
 801b660:	7fbb      	ldrb	r3, [r7, #30]
 801b662:	3b40      	subs	r3, #64	; 0x40
 801b664:	4a47      	ldr	r2, [pc, #284]	; (801b784 <RegionUS915InitDefaults+0x1e4>)
 801b666:	fb02 f203 	mul.w	r2, r2, r3
 801b66a:	4b47      	ldr	r3, [pc, #284]	; (801b788 <RegionUS915InitDefaults+0x1e8>)
 801b66c:	4413      	add	r3, r2
 801b66e:	7fba      	ldrb	r2, [r7, #30]
 801b670:	4618      	mov	r0, r3
 801b672:	4940      	ldr	r1, [pc, #256]	; (801b774 <RegionUS915InitDefaults+0x1d4>)
 801b674:	4613      	mov	r3, r2
 801b676:	005b      	lsls	r3, r3, #1
 801b678:	4413      	add	r3, r2
 801b67a:	009b      	lsls	r3, r3, #2
 801b67c:	440b      	add	r3, r1
 801b67e:	6018      	str	r0, [r3, #0]
                NvmCtx.Channels[i].DrRange.Value = ( DR_4 << 4 ) | DR_4;
 801b680:	7fba      	ldrb	r2, [r7, #30]
 801b682:	493c      	ldr	r1, [pc, #240]	; (801b774 <RegionUS915InitDefaults+0x1d4>)
 801b684:	4613      	mov	r3, r2
 801b686:	005b      	lsls	r3, r3, #1
 801b688:	4413      	add	r3, r2
 801b68a:	009b      	lsls	r3, r3, #2
 801b68c:	440b      	add	r3, r1
 801b68e:	3308      	adds	r3, #8
 801b690:	2244      	movs	r2, #68	; 0x44
 801b692:	701a      	strb	r2, [r3, #0]
                NvmCtx.Channels[i].Band = 0;
 801b694:	7fba      	ldrb	r2, [r7, #30]
 801b696:	4937      	ldr	r1, [pc, #220]	; (801b774 <RegionUS915InitDefaults+0x1d4>)
 801b698:	4613      	mov	r3, r2
 801b69a:	005b      	lsls	r3, r3, #1
 801b69c:	4413      	add	r3, r2
 801b69e:	009b      	lsls	r3, r3, #2
 801b6a0:	440b      	add	r3, r1
 801b6a2:	3309      	adds	r3, #9
 801b6a4:	2200      	movs	r2, #0
 801b6a6:	701a      	strb	r2, [r3, #0]
            for( uint8_t i = US915_MAX_NB_CHANNELS - 8; i < US915_MAX_NB_CHANNELS; i++ )
 801b6a8:	7fbb      	ldrb	r3, [r7, #30]
 801b6aa:	3301      	adds	r3, #1
 801b6ac:	77bb      	strb	r3, [r7, #30]
 801b6ae:	7fbb      	ldrb	r3, [r7, #30]
 801b6b0:	2b47      	cmp	r3, #71	; 0x47
 801b6b2:	d9d5      	bls.n	801b660 <RegionUS915InitDefaults+0xc0>
            NvmCtx.ChannelsDefaultMask[2] = 0x0000;
            NvmCtx.ChannelsDefaultMask[3] = 0x0000;
            NvmCtx.ChannelsDefaultMask[4] = 0x0001;
            NvmCtx.ChannelsDefaultMask[5] = 0x0000;
#else
            NvmCtx.ChannelsDefaultMask[0] = 0xFFFF;
 801b6b4:	4b2f      	ldr	r3, [pc, #188]	; (801b774 <RegionUS915InitDefaults+0x1d4>)
 801b6b6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 801b6ba:	f8a3 238c 	strh.w	r2, [r3, #908]	; 0x38c
            NvmCtx.ChannelsDefaultMask[1] = 0xFFFF;
 801b6be:	4b2d      	ldr	r3, [pc, #180]	; (801b774 <RegionUS915InitDefaults+0x1d4>)
 801b6c0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 801b6c4:	f8a3 238e 	strh.w	r2, [r3, #910]	; 0x38e
            NvmCtx.ChannelsDefaultMask[2] = 0xFFFF;
 801b6c8:	4b2a      	ldr	r3, [pc, #168]	; (801b774 <RegionUS915InitDefaults+0x1d4>)
 801b6ca:	f64f 72ff 	movw	r2, #65535	; 0xffff
 801b6ce:	f8a3 2390 	strh.w	r2, [r3, #912]	; 0x390
            NvmCtx.ChannelsDefaultMask[3] = 0xFFFF;
 801b6d2:	4b28      	ldr	r3, [pc, #160]	; (801b774 <RegionUS915InitDefaults+0x1d4>)
 801b6d4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 801b6d8:	f8a3 2392 	strh.w	r2, [r3, #914]	; 0x392
            NvmCtx.ChannelsDefaultMask[4] = 0x00FF;
 801b6dc:	4b25      	ldr	r3, [pc, #148]	; (801b774 <RegionUS915InitDefaults+0x1d4>)
 801b6de:	22ff      	movs	r2, #255	; 0xff
 801b6e0:	f8a3 2394 	strh.w	r2, [r3, #916]	; 0x394
            NvmCtx.ChannelsDefaultMask[5] = 0x0000;
 801b6e4:	4b23      	ldr	r3, [pc, #140]	; (801b774 <RegionUS915InitDefaults+0x1d4>)
 801b6e6:	2200      	movs	r2, #0
 801b6e8:	f8a3 2396 	strh.w	r2, [r3, #918]	; 0x396
#endif /* HYBRID_ENABLED == 1 */
            /* ST_WORKAROUND_END */

            // Copy channels default mask
            RegionCommonChanMaskCopy( NvmCtx.ChannelsMask, NvmCtx.ChannelsDefaultMask, 6 );
 801b6ec:	2206      	movs	r2, #6
 801b6ee:	4927      	ldr	r1, [pc, #156]	; (801b78c <RegionUS915InitDefaults+0x1ec>)
 801b6f0:	4827      	ldr	r0, [pc, #156]	; (801b790 <RegionUS915InitDefaults+0x1f0>)
 801b6f2:	f7fd fe94 	bl	801941e <RegionCommonChanMaskCopy>

            // Copy into channels mask remaining
            RegionCommonChanMaskCopy( NvmCtx.ChannelsMaskRemaining, NvmCtx.ChannelsMask, 6 );
 801b6f6:	2206      	movs	r2, #6
 801b6f8:	4925      	ldr	r1, [pc, #148]	; (801b790 <RegionUS915InitDefaults+0x1f0>)
 801b6fa:	4826      	ldr	r0, [pc, #152]	; (801b794 <RegionUS915InitDefaults+0x1f4>)
 801b6fc:	f7fd fe8f 	bl	801941e <RegionCommonChanMaskCopy>
            break;
 801b700:	e033      	b.n	801b76a <RegionUS915InitDefaults+0x1ca>
            // Intentional fallthrough
        }
        case INIT_TYPE_ACTIVATE_DEFAULT_CHANNELS:
        {
            // Copy channels default mask
            RegionCommonChanMaskCopy( NvmCtx.ChannelsMask, NvmCtx.ChannelsDefaultMask, 6 );
 801b702:	2206      	movs	r2, #6
 801b704:	4921      	ldr	r1, [pc, #132]	; (801b78c <RegionUS915InitDefaults+0x1ec>)
 801b706:	4822      	ldr	r0, [pc, #136]	; (801b790 <RegionUS915InitDefaults+0x1f0>)
 801b708:	f7fd fe89 	bl	801941e <RegionCommonChanMaskCopy>

            for( uint8_t i = 0; i < 6; i++ )
 801b70c:	2300      	movs	r3, #0
 801b70e:	777b      	strb	r3, [r7, #29]
 801b710:	e017      	b.n	801b742 <RegionUS915InitDefaults+0x1a2>
            { // Copy-And the channels mask
                NvmCtx.ChannelsMaskRemaining[i] &= NvmCtx.ChannelsMask[i];
 801b712:	7f7b      	ldrb	r3, [r7, #29]
 801b714:	4a17      	ldr	r2, [pc, #92]	; (801b774 <RegionUS915InitDefaults+0x1d4>)
 801b716:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
 801b71a:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 801b71e:	7f7b      	ldrb	r3, [r7, #29]
 801b720:	4a14      	ldr	r2, [pc, #80]	; (801b774 <RegionUS915InitDefaults+0x1d4>)
 801b722:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 801b726:	005b      	lsls	r3, r3, #1
 801b728:	4413      	add	r3, r2
 801b72a:	889a      	ldrh	r2, [r3, #4]
 801b72c:	7f7b      	ldrb	r3, [r7, #29]
 801b72e:	400a      	ands	r2, r1
 801b730:	b291      	uxth	r1, r2
 801b732:	4a10      	ldr	r2, [pc, #64]	; (801b774 <RegionUS915InitDefaults+0x1d4>)
 801b734:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
 801b738:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
            for( uint8_t i = 0; i < 6; i++ )
 801b73c:	7f7b      	ldrb	r3, [r7, #29]
 801b73e:	3301      	adds	r3, #1
 801b740:	777b      	strb	r3, [r7, #29]
 801b742:	7f7b      	ldrb	r3, [r7, #29]
 801b744:	2b05      	cmp	r3, #5
 801b746:	d9e4      	bls.n	801b712 <RegionUS915InitDefaults+0x172>
            }
            break;
 801b748:	e00f      	b.n	801b76a <RegionUS915InitDefaults+0x1ca>
        }
        case INIT_TYPE_RESTORE_CTX:
        {
            if( params->NvmCtx != 0 )
 801b74a:	687b      	ldr	r3, [r7, #4]
 801b74c:	681b      	ldr	r3, [r3, #0]
 801b74e:	2b00      	cmp	r3, #0
 801b750:	d00a      	beq.n	801b768 <RegionUS915InitDefaults+0x1c8>
            {
                memcpy1( (uint8_t*) &NvmCtx, (uint8_t*) params->NvmCtx, sizeof( NvmCtx ) );
 801b752:	687b      	ldr	r3, [r7, #4]
 801b754:	681b      	ldr	r3, [r3, #0]
 801b756:	f44f 7267 	mov.w	r2, #924	; 0x39c
 801b75a:	4619      	mov	r1, r3
 801b75c:	4805      	ldr	r0, [pc, #20]	; (801b774 <RegionUS915InitDefaults+0x1d4>)
 801b75e:	f000 ff46 	bl	801c5ee <memcpy1>
            }
            break;
 801b762:	e001      	b.n	801b768 <RegionUS915InitDefaults+0x1c8>
        }
        default:
        {
            break;
 801b764:	bf00      	nop
 801b766:	e000      	b.n	801b76a <RegionUS915InitDefaults+0x1ca>
            break;
 801b768:	bf00      	nop
        }
    }
}
 801b76a:	bf00      	nop
 801b76c:	3720      	adds	r7, #32
 801b76e:	46bd      	mov	sp, r7
 801b770:	bd80      	pop	{r7, pc}
 801b772:	bf00      	nop
 801b774:	20001390 	.word	0x20001390
 801b778:	200016f0 	.word	0x200016f0
 801b77c:	00030d40 	.word	0x00030d40
 801b780:	35c80160 	.word	0x35c80160
 801b784:	00186a00 	.word	0x00186a00
 801b788:	35d2afc0 	.word	0x35d2afc0
 801b78c:	2000171c 	.word	0x2000171c
 801b790:	20001704 	.word	0x20001704
 801b794:	20001710 	.word	0x20001710

0801b798 <RegionUS915GetNvmCtx>:

void* RegionUS915GetNvmCtx( GetNvmCtxParams_t* params )
{
 801b798:	b480      	push	{r7}
 801b79a:	b083      	sub	sp, #12
 801b79c:	af00      	add	r7, sp, #0
 801b79e:	6078      	str	r0, [r7, #4]
    params->nvmCtxSize = sizeof( RegionUS915NvmCtx_t );
 801b7a0:	687b      	ldr	r3, [r7, #4]
 801b7a2:	f44f 7267 	mov.w	r2, #924	; 0x39c
 801b7a6:	601a      	str	r2, [r3, #0]
    return &NvmCtx;
 801b7a8:	4b02      	ldr	r3, [pc, #8]	; (801b7b4 <RegionUS915GetNvmCtx+0x1c>)
}
 801b7aa:	4618      	mov	r0, r3
 801b7ac:	370c      	adds	r7, #12
 801b7ae:	46bd      	mov	sp, r7
 801b7b0:	bc80      	pop	{r7}
 801b7b2:	4770      	bx	lr
 801b7b4:	20001390 	.word	0x20001390

0801b7b8 <RegionUS915Verify>:

bool RegionUS915Verify( VerifyParams_t* verify, PhyAttribute_t phyAttribute )
{
 801b7b8:	b580      	push	{r7, lr}
 801b7ba:	b082      	sub	sp, #8
 801b7bc:	af00      	add	r7, sp, #0
 801b7be:	6078      	str	r0, [r7, #4]
 801b7c0:	460b      	mov	r3, r1
 801b7c2:	70fb      	strb	r3, [r7, #3]
    switch( phyAttribute )
 801b7c4:	78fb      	ldrb	r3, [r7, #3]
 801b7c6:	2b0f      	cmp	r3, #15
 801b7c8:	d867      	bhi.n	801b89a <RegionUS915Verify+0xe2>
 801b7ca:	a201      	add	r2, pc, #4	; (adr r2, 801b7d0 <RegionUS915Verify+0x18>)
 801b7cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801b7d0:	0801b811 	.word	0x0801b811
 801b7d4:	0801b89b 	.word	0x0801b89b
 801b7d8:	0801b89b 	.word	0x0801b89b
 801b7dc:	0801b89b 	.word	0x0801b89b
 801b7e0:	0801b89b 	.word	0x0801b89b
 801b7e4:	0801b81f 	.word	0x0801b81f
 801b7e8:	0801b83d 	.word	0x0801b83d
 801b7ec:	0801b85b 	.word	0x0801b85b
 801b7f0:	0801b89b 	.word	0x0801b89b
 801b7f4:	0801b879 	.word	0x0801b879
 801b7f8:	0801b879 	.word	0x0801b879
 801b7fc:	0801b89b 	.word	0x0801b89b
 801b800:	0801b89b 	.word	0x0801b89b
 801b804:	0801b89b 	.word	0x0801b89b
 801b808:	0801b89b 	.word	0x0801b89b
 801b80c:	0801b897 	.word	0x0801b897
    {
        case PHY_FREQUENCY:
        {
            return VerifyRfFreq( verify->Frequency );
 801b810:	687b      	ldr	r3, [r7, #4]
 801b812:	681b      	ldr	r3, [r3, #0]
 801b814:	4618      	mov	r0, r3
 801b816:	f7ff fcd9 	bl	801b1cc <VerifyRfFreq>
 801b81a:	4603      	mov	r3, r0
 801b81c:	e03e      	b.n	801b89c <RegionUS915Verify+0xe4>
        }
        case PHY_TX_DR:
        {
            return RegionCommonValueInRange( verify->DatarateParams.Datarate, US915_TX_MIN_DATARATE, US915_TX_MAX_DATARATE );
 801b81e:	687b      	ldr	r3, [r7, #4]
 801b820:	f993 3000 	ldrsb.w	r3, [r3]
 801b824:	2204      	movs	r2, #4
 801b826:	2100      	movs	r1, #0
 801b828:	4618      	mov	r0, r3
 801b82a:	f7fd fd7b 	bl	8019324 <RegionCommonValueInRange>
 801b82e:	4603      	mov	r3, r0
 801b830:	2b00      	cmp	r3, #0
 801b832:	bf14      	ite	ne
 801b834:	2301      	movne	r3, #1
 801b836:	2300      	moveq	r3, #0
 801b838:	b2db      	uxtb	r3, r3
 801b83a:	e02f      	b.n	801b89c <RegionUS915Verify+0xe4>
        }
        case PHY_DEF_TX_DR:
        {
            return RegionCommonValueInRange( verify->DatarateParams.Datarate, DR_0, DR_5 );
 801b83c:	687b      	ldr	r3, [r7, #4]
 801b83e:	f993 3000 	ldrsb.w	r3, [r3]
 801b842:	2205      	movs	r2, #5
 801b844:	2100      	movs	r1, #0
 801b846:	4618      	mov	r0, r3
 801b848:	f7fd fd6c 	bl	8019324 <RegionCommonValueInRange>
 801b84c:	4603      	mov	r3, r0
 801b84e:	2b00      	cmp	r3, #0
 801b850:	bf14      	ite	ne
 801b852:	2301      	movne	r3, #1
 801b854:	2300      	moveq	r3, #0
 801b856:	b2db      	uxtb	r3, r3
 801b858:	e020      	b.n	801b89c <RegionUS915Verify+0xe4>
        }
        case PHY_RX_DR:
        {
            return RegionCommonValueInRange( verify->DatarateParams.Datarate, US915_RX_MIN_DATARATE, US915_RX_MAX_DATARATE );
 801b85a:	687b      	ldr	r3, [r7, #4]
 801b85c:	f993 3000 	ldrsb.w	r3, [r3]
 801b860:	220d      	movs	r2, #13
 801b862:	2108      	movs	r1, #8
 801b864:	4618      	mov	r0, r3
 801b866:	f7fd fd5d 	bl	8019324 <RegionCommonValueInRange>
 801b86a:	4603      	mov	r3, r0
 801b86c:	2b00      	cmp	r3, #0
 801b86e:	bf14      	ite	ne
 801b870:	2301      	movne	r3, #1
 801b872:	2300      	moveq	r3, #0
 801b874:	b2db      	uxtb	r3, r3
 801b876:	e011      	b.n	801b89c <RegionUS915Verify+0xe4>
        }
        case PHY_DEF_TX_POWER:
        case PHY_TX_POWER:
        {
            // Remark: switched min and max!
            return RegionCommonValueInRange( verify->TxPower, US915_MAX_TX_POWER, US915_MIN_TX_POWER );
 801b878:	687b      	ldr	r3, [r7, #4]
 801b87a:	f993 3000 	ldrsb.w	r3, [r3]
 801b87e:	220e      	movs	r2, #14
 801b880:	2100      	movs	r1, #0
 801b882:	4618      	mov	r0, r3
 801b884:	f7fd fd4e 	bl	8019324 <RegionCommonValueInRange>
 801b888:	4603      	mov	r3, r0
 801b88a:	2b00      	cmp	r3, #0
 801b88c:	bf14      	ite	ne
 801b88e:	2301      	movne	r3, #1
 801b890:	2300      	moveq	r3, #0
 801b892:	b2db      	uxtb	r3, r3
 801b894:	e002      	b.n	801b89c <RegionUS915Verify+0xe4>
        }
        case PHY_DUTY_CYCLE:
        {
            return US915_DUTY_CYCLE_ENABLED;
 801b896:	2300      	movs	r3, #0
 801b898:	e000      	b.n	801b89c <RegionUS915Verify+0xe4>
        }
        default:
            return false;
 801b89a:	2300      	movs	r3, #0
    }
}
 801b89c:	4618      	mov	r0, r3
 801b89e:	3708      	adds	r7, #8
 801b8a0:	46bd      	mov	sp, r7
 801b8a2:	bd80      	pop	{r7, pc}

0801b8a4 <RegionUS915ApplyCFList>:

void RegionUS915ApplyCFList( ApplyCFListParams_t* applyCFList )
{
 801b8a4:	b480      	push	{r7}
 801b8a6:	b085      	sub	sp, #20
 801b8a8:	af00      	add	r7, sp, #0
 801b8aa:	6078      	str	r0, [r7, #4]
    // Size of the optional CF list must be 16 byte
    if( applyCFList->Size != 16 )
 801b8ac:	687b      	ldr	r3, [r7, #4]
 801b8ae:	791b      	ldrb	r3, [r3, #4]
 801b8b0:	2b10      	cmp	r3, #16
 801b8b2:	d165      	bne.n	801b980 <RegionUS915ApplyCFList+0xdc>
    {
        return;
    }

    // Last byte CFListType must be 0x01 to indicate the CFList contains a series of ChMask fields
    if( applyCFList->Payload[15] != 0x01 )
 801b8b4:	687b      	ldr	r3, [r7, #4]
 801b8b6:	681b      	ldr	r3, [r3, #0]
 801b8b8:	330f      	adds	r3, #15
 801b8ba:	781b      	ldrb	r3, [r3, #0]
 801b8bc:	2b01      	cmp	r3, #1
 801b8be:	d161      	bne.n	801b984 <RegionUS915ApplyCFList+0xe0>
    {
        return;
    }

    // ChMask0 - ChMask4 must be set (every ChMask has 16 bit)
    for( uint8_t chMaskItr = 0, cntPayload = 0; chMaskItr <= 4; chMaskItr++, cntPayload+=2 )
 801b8c0:	2300      	movs	r3, #0
 801b8c2:	73fb      	strb	r3, [r7, #15]
 801b8c4:	2300      	movs	r3, #0
 801b8c6:	73bb      	strb	r3, [r7, #14]
 801b8c8:	e056      	b.n	801b978 <RegionUS915ApplyCFList+0xd4>
    {
        NvmCtx.ChannelsMask[chMaskItr] = (uint16_t) (0x00FF & applyCFList->Payload[cntPayload]);
 801b8ca:	687b      	ldr	r3, [r7, #4]
 801b8cc:	681a      	ldr	r2, [r3, #0]
 801b8ce:	7bbb      	ldrb	r3, [r7, #14]
 801b8d0:	4413      	add	r3, r2
 801b8d2:	781a      	ldrb	r2, [r3, #0]
 801b8d4:	7bfb      	ldrb	r3, [r7, #15]
 801b8d6:	b291      	uxth	r1, r2
 801b8d8:	4a2d      	ldr	r2, [pc, #180]	; (801b990 <RegionUS915ApplyCFList+0xec>)
 801b8da:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 801b8de:	005b      	lsls	r3, r3, #1
 801b8e0:	4413      	add	r3, r2
 801b8e2:	460a      	mov	r2, r1
 801b8e4:	809a      	strh	r2, [r3, #4]
        NvmCtx.ChannelsMask[chMaskItr] |= (uint16_t) (applyCFList->Payload[cntPayload+1] << 8);
 801b8e6:	7bfb      	ldrb	r3, [r7, #15]
 801b8e8:	4a29      	ldr	r2, [pc, #164]	; (801b990 <RegionUS915ApplyCFList+0xec>)
 801b8ea:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 801b8ee:	005b      	lsls	r3, r3, #1
 801b8f0:	4413      	add	r3, r2
 801b8f2:	8899      	ldrh	r1, [r3, #4]
 801b8f4:	687b      	ldr	r3, [r7, #4]
 801b8f6:	681a      	ldr	r2, [r3, #0]
 801b8f8:	7bbb      	ldrb	r3, [r7, #14]
 801b8fa:	3301      	adds	r3, #1
 801b8fc:	4413      	add	r3, r2
 801b8fe:	781b      	ldrb	r3, [r3, #0]
 801b900:	b29b      	uxth	r3, r3
 801b902:	021b      	lsls	r3, r3, #8
 801b904:	b29a      	uxth	r2, r3
 801b906:	7bfb      	ldrb	r3, [r7, #15]
 801b908:	430a      	orrs	r2, r1
 801b90a:	b291      	uxth	r1, r2
 801b90c:	4a20      	ldr	r2, [pc, #128]	; (801b990 <RegionUS915ApplyCFList+0xec>)
 801b90e:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 801b912:	005b      	lsls	r3, r3, #1
 801b914:	4413      	add	r3, r2
 801b916:	460a      	mov	r2, r1
 801b918:	809a      	strh	r2, [r3, #4]
        if( chMaskItr == 4 )
 801b91a:	7bfb      	ldrb	r3, [r7, #15]
 801b91c:	2b04      	cmp	r3, #4
 801b91e:	d110      	bne.n	801b942 <RegionUS915ApplyCFList+0x9e>
        {
            NvmCtx.ChannelsMask[chMaskItr] = NvmCtx.ChannelsMask[chMaskItr] & CHANNELS_MASK_500KHZ_MASK;
 801b920:	7bfb      	ldrb	r3, [r7, #15]
 801b922:	4a1b      	ldr	r2, [pc, #108]	; (801b990 <RegionUS915ApplyCFList+0xec>)
 801b924:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 801b928:	005b      	lsls	r3, r3, #1
 801b92a:	4413      	add	r3, r2
 801b92c:	889a      	ldrh	r2, [r3, #4]
 801b92e:	7bfb      	ldrb	r3, [r7, #15]
 801b930:	b2d2      	uxtb	r2, r2
 801b932:	b291      	uxth	r1, r2
 801b934:	4a16      	ldr	r2, [pc, #88]	; (801b990 <RegionUS915ApplyCFList+0xec>)
 801b936:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 801b93a:	005b      	lsls	r3, r3, #1
 801b93c:	4413      	add	r3, r2
 801b93e:	460a      	mov	r2, r1
 801b940:	809a      	strh	r2, [r3, #4]
        }
        // Set the channel mask to the remaining
        NvmCtx.ChannelsMaskRemaining[chMaskItr] &= NvmCtx.ChannelsMask[chMaskItr];
 801b942:	7bfb      	ldrb	r3, [r7, #15]
 801b944:	4a12      	ldr	r2, [pc, #72]	; (801b990 <RegionUS915ApplyCFList+0xec>)
 801b946:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
 801b94a:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 801b94e:	7bfb      	ldrb	r3, [r7, #15]
 801b950:	4a0f      	ldr	r2, [pc, #60]	; (801b990 <RegionUS915ApplyCFList+0xec>)
 801b952:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 801b956:	005b      	lsls	r3, r3, #1
 801b958:	4413      	add	r3, r2
 801b95a:	889a      	ldrh	r2, [r3, #4]
 801b95c:	7bfb      	ldrb	r3, [r7, #15]
 801b95e:	400a      	ands	r2, r1
 801b960:	b291      	uxth	r1, r2
 801b962:	4a0b      	ldr	r2, [pc, #44]	; (801b990 <RegionUS915ApplyCFList+0xec>)
 801b964:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
 801b968:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    for( uint8_t chMaskItr = 0, cntPayload = 0; chMaskItr <= 4; chMaskItr++, cntPayload+=2 )
 801b96c:	7bfb      	ldrb	r3, [r7, #15]
 801b96e:	3301      	adds	r3, #1
 801b970:	73fb      	strb	r3, [r7, #15]
 801b972:	7bbb      	ldrb	r3, [r7, #14]
 801b974:	3302      	adds	r3, #2
 801b976:	73bb      	strb	r3, [r7, #14]
 801b978:	7bfb      	ldrb	r3, [r7, #15]
 801b97a:	2b04      	cmp	r3, #4
 801b97c:	d9a5      	bls.n	801b8ca <RegionUS915ApplyCFList+0x26>
 801b97e:	e002      	b.n	801b986 <RegionUS915ApplyCFList+0xe2>
        return;
 801b980:	bf00      	nop
 801b982:	e000      	b.n	801b986 <RegionUS915ApplyCFList+0xe2>
        return;
 801b984:	bf00      	nop
    }
}
 801b986:	3714      	adds	r7, #20
 801b988:	46bd      	mov	sp, r7
 801b98a:	bc80      	pop	{r7}
 801b98c:	4770      	bx	lr
 801b98e:	bf00      	nop
 801b990:	20001390 	.word	0x20001390

0801b994 <RegionUS915ChanMaskSet>:

bool RegionUS915ChanMaskSet( ChanMaskSetParams_t* chanMaskSet )
{
 801b994:	b580      	push	{r7, lr}
 801b996:	b084      	sub	sp, #16
 801b998:	af00      	add	r7, sp, #0
 801b99a:	6078      	str	r0, [r7, #4]
    uint8_t nbChannels = RegionCommonCountChannels( chanMaskSet->ChannelsMaskIn, 0, 4 );
 801b99c:	687b      	ldr	r3, [r7, #4]
 801b99e:	681b      	ldr	r3, [r3, #0]
 801b9a0:	2204      	movs	r2, #4
 801b9a2:	2100      	movs	r1, #0
 801b9a4:	4618      	mov	r0, r3
 801b9a6:	f7fd fd0e 	bl	80193c6 <RegionCommonCountChannels>
 801b9aa:	4603      	mov	r3, r0
 801b9ac:	73bb      	strb	r3, [r7, #14]

    // Check the number of active channels
    if( ( nbChannels < 2 ) &&
 801b9ae:	7bbb      	ldrb	r3, [r7, #14]
 801b9b0:	2b01      	cmp	r3, #1
 801b9b2:	d804      	bhi.n	801b9be <RegionUS915ChanMaskSet+0x2a>
 801b9b4:	7bbb      	ldrb	r3, [r7, #14]
 801b9b6:	2b00      	cmp	r3, #0
 801b9b8:	d001      	beq.n	801b9be <RegionUS915ChanMaskSet+0x2a>
        ( nbChannels > 0 ) )
    {
        return false;
 801b9ba:	2300      	movs	r3, #0
 801b9bc:	e043      	b.n	801ba46 <RegionUS915ChanMaskSet+0xb2>
    }

    switch( chanMaskSet->ChannelsMaskType )
 801b9be:	687b      	ldr	r3, [r7, #4]
 801b9c0:	791b      	ldrb	r3, [r3, #4]
 801b9c2:	2b00      	cmp	r3, #0
 801b9c4:	d002      	beq.n	801b9cc <RegionUS915ChanMaskSet+0x38>
 801b9c6:	2b01      	cmp	r3, #1
 801b9c8:	d032      	beq.n	801ba30 <RegionUS915ChanMaskSet+0x9c>
 801b9ca:	e039      	b.n	801ba40 <RegionUS915ChanMaskSet+0xac>
    {
        case CHANNELS_MASK:
        {
            RegionCommonChanMaskCopy( NvmCtx.ChannelsMask, chanMaskSet->ChannelsMaskIn, CHANNELS_MASK_SIZE );
 801b9cc:	687b      	ldr	r3, [r7, #4]
 801b9ce:	681b      	ldr	r3, [r3, #0]
 801b9d0:	2206      	movs	r2, #6
 801b9d2:	4619      	mov	r1, r3
 801b9d4:	481e      	ldr	r0, [pc, #120]	; (801ba50 <RegionUS915ChanMaskSet+0xbc>)
 801b9d6:	f7fd fd22 	bl	801941e <RegionCommonChanMaskCopy>

            NvmCtx.ChannelsDefaultMask[4] = NvmCtx.ChannelsDefaultMask[4] & CHANNELS_MASK_500KHZ_MASK;
 801b9da:	4b1e      	ldr	r3, [pc, #120]	; (801ba54 <RegionUS915ChanMaskSet+0xc0>)
 801b9dc:	f8b3 3394 	ldrh.w	r3, [r3, #916]	; 0x394
 801b9e0:	b2db      	uxtb	r3, r3
 801b9e2:	b29a      	uxth	r2, r3
 801b9e4:	4b1b      	ldr	r3, [pc, #108]	; (801ba54 <RegionUS915ChanMaskSet+0xc0>)
 801b9e6:	f8a3 2394 	strh.w	r2, [r3, #916]	; 0x394
            NvmCtx.ChannelsDefaultMask[5] = 0x0000;
 801b9ea:	4b1a      	ldr	r3, [pc, #104]	; (801ba54 <RegionUS915ChanMaskSet+0xc0>)
 801b9ec:	2200      	movs	r2, #0
 801b9ee:	f8a3 2396 	strh.w	r2, [r3, #918]	; 0x396

            for( uint8_t i = 0; i < CHANNELS_MASK_SIZE; i++ )
 801b9f2:	2300      	movs	r3, #0
 801b9f4:	73fb      	strb	r3, [r7, #15]
 801b9f6:	e017      	b.n	801ba28 <RegionUS915ChanMaskSet+0x94>
            { // Copy-And the channels mask
                NvmCtx.ChannelsMaskRemaining[i] &= NvmCtx.ChannelsMask[i];
 801b9f8:	7bfb      	ldrb	r3, [r7, #15]
 801b9fa:	4a16      	ldr	r2, [pc, #88]	; (801ba54 <RegionUS915ChanMaskSet+0xc0>)
 801b9fc:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
 801ba00:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 801ba04:	7bfb      	ldrb	r3, [r7, #15]
 801ba06:	4a13      	ldr	r2, [pc, #76]	; (801ba54 <RegionUS915ChanMaskSet+0xc0>)
 801ba08:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 801ba0c:	005b      	lsls	r3, r3, #1
 801ba0e:	4413      	add	r3, r2
 801ba10:	889a      	ldrh	r2, [r3, #4]
 801ba12:	7bfb      	ldrb	r3, [r7, #15]
 801ba14:	400a      	ands	r2, r1
 801ba16:	b291      	uxth	r1, r2
 801ba18:	4a0e      	ldr	r2, [pc, #56]	; (801ba54 <RegionUS915ChanMaskSet+0xc0>)
 801ba1a:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
 801ba1e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
            for( uint8_t i = 0; i < CHANNELS_MASK_SIZE; i++ )
 801ba22:	7bfb      	ldrb	r3, [r7, #15]
 801ba24:	3301      	adds	r3, #1
 801ba26:	73fb      	strb	r3, [r7, #15]
 801ba28:	7bfb      	ldrb	r3, [r7, #15]
 801ba2a:	2b05      	cmp	r3, #5
 801ba2c:	d9e4      	bls.n	801b9f8 <RegionUS915ChanMaskSet+0x64>
            }
            break;
 801ba2e:	e009      	b.n	801ba44 <RegionUS915ChanMaskSet+0xb0>
        }
        case CHANNELS_DEFAULT_MASK:
        {
            RegionCommonChanMaskCopy( NvmCtx.ChannelsDefaultMask, chanMaskSet->ChannelsMaskIn, CHANNELS_MASK_SIZE );
 801ba30:	687b      	ldr	r3, [r7, #4]
 801ba32:	681b      	ldr	r3, [r3, #0]
 801ba34:	2206      	movs	r2, #6
 801ba36:	4619      	mov	r1, r3
 801ba38:	4807      	ldr	r0, [pc, #28]	; (801ba58 <RegionUS915ChanMaskSet+0xc4>)
 801ba3a:	f7fd fcf0 	bl	801941e <RegionCommonChanMaskCopy>
            break;
 801ba3e:	e001      	b.n	801ba44 <RegionUS915ChanMaskSet+0xb0>
        }
        default:
            return false;
 801ba40:	2300      	movs	r3, #0
 801ba42:	e000      	b.n	801ba46 <RegionUS915ChanMaskSet+0xb2>
    }
    return true;
 801ba44:	2301      	movs	r3, #1
}
 801ba46:	4618      	mov	r0, r3
 801ba48:	3710      	adds	r7, #16
 801ba4a:	46bd      	mov	sp, r7
 801ba4c:	bd80      	pop	{r7, pc}
 801ba4e:	bf00      	nop
 801ba50:	20001704 	.word	0x20001704
 801ba54:	20001390 	.word	0x20001390
 801ba58:	2000171c 	.word	0x2000171c

0801ba5c <RegionUS915ComputeRxWindowParameters>:

void RegionUS915ComputeRxWindowParameters( int8_t datarate, uint8_t minRxSymbols, uint32_t rxError, RxConfigParams_t *rxConfigParams )
{
 801ba5c:	b580      	push	{r7, lr}
 801ba5e:	b088      	sub	sp, #32
 801ba60:	af02      	add	r7, sp, #8
 801ba62:	60ba      	str	r2, [r7, #8]
 801ba64:	607b      	str	r3, [r7, #4]
 801ba66:	4603      	mov	r3, r0
 801ba68:	73fb      	strb	r3, [r7, #15]
 801ba6a:	460b      	mov	r3, r1
 801ba6c:	73bb      	strb	r3, [r7, #14]
    /* ST_WORKAROUND_BEGIN: remove float/double */
    uint32_t tSymbol = 0;
 801ba6e:	2300      	movs	r3, #0
 801ba70:	617b      	str	r3, [r7, #20]
    /* ST_WORKAROUND_END */

    // Get the datarate, perform a boundary check
    rxConfigParams->Datarate = MIN( datarate, US915_RX_MAX_DATARATE );
 801ba72:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801ba76:	2b0d      	cmp	r3, #13
 801ba78:	bfa8      	it	ge
 801ba7a:	230d      	movge	r3, #13
 801ba7c:	b25a      	sxtb	r2, r3
 801ba7e:	687b      	ldr	r3, [r7, #4]
 801ba80:	705a      	strb	r2, [r3, #1]
    rxConfigParams->Bandwidth = GetBandwidth( rxConfigParams->Datarate );
 801ba82:	687b      	ldr	r3, [r7, #4]
 801ba84:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801ba88:	4618      	mov	r0, r3
 801ba8a:	f7ff fb4d 	bl	801b128 <GetBandwidth>
 801ba8e:	4603      	mov	r3, r0
 801ba90:	b2da      	uxtb	r2, r3
 801ba92:	687b      	ldr	r3, [r7, #4]
 801ba94:	709a      	strb	r2, [r3, #2]

    tSymbol = RegionCommonComputeSymbolTimeLoRa( DataratesUS915[rxConfigParams->Datarate], BandwidthsUS915[rxConfigParams->Datarate] );
 801ba96:	687b      	ldr	r3, [r7, #4]
 801ba98:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801ba9c:	461a      	mov	r2, r3
 801ba9e:	4b10      	ldr	r3, [pc, #64]	; (801bae0 <RegionUS915ComputeRxWindowParameters+0x84>)
 801baa0:	5c9a      	ldrb	r2, [r3, r2]
 801baa2:	687b      	ldr	r3, [r7, #4]
 801baa4:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801baa8:	4619      	mov	r1, r3
 801baaa:	4b0e      	ldr	r3, [pc, #56]	; (801bae4 <RegionUS915ComputeRxWindowParameters+0x88>)
 801baac:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 801bab0:	4619      	mov	r1, r3
 801bab2:	4610      	mov	r0, r2
 801bab4:	f7fd fe68 	bl	8019788 <RegionCommonComputeSymbolTimeLoRa>
 801bab8:	6178      	str	r0, [r7, #20]

    RegionCommonComputeRxWindowParameters( tSymbol, minRxSymbols, rxError, Radio.GetWakeupTime( ), &rxConfigParams->WindowTimeout, &rxConfigParams->WindowOffset );
 801baba:	4b0b      	ldr	r3, [pc, #44]	; (801bae8 <RegionUS915ComputeRxWindowParameters+0x8c>)
 801babc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 801babe:	4798      	blx	r3
 801bac0:	687b      	ldr	r3, [r7, #4]
 801bac2:	3308      	adds	r3, #8
 801bac4:	687a      	ldr	r2, [r7, #4]
 801bac6:	320c      	adds	r2, #12
 801bac8:	7bb9      	ldrb	r1, [r7, #14]
 801baca:	9201      	str	r2, [sp, #4]
 801bacc:	9300      	str	r3, [sp, #0]
 801bace:	4603      	mov	r3, r0
 801bad0:	68ba      	ldr	r2, [r7, #8]
 801bad2:	6978      	ldr	r0, [r7, #20]
 801bad4:	f7fd fe7a 	bl	80197cc <RegionCommonComputeRxWindowParameters>
}
 801bad8:	bf00      	nop
 801bada:	3718      	adds	r7, #24
 801badc:	46bd      	mov	sp, r7
 801bade:	bd80      	pop	{r7, pc}
 801bae0:	08022b60 	.word	0x08022b60
 801bae4:	08022b70 	.word	0x08022b70
 801bae8:	08022be4 	.word	0x08022be4

0801baec <RegionUS915RxConfig>:

bool RegionUS915RxConfig( RxConfigParams_t* rxConfig, int8_t* datarate )
{
 801baec:	b590      	push	{r4, r7, lr}
 801baee:	b091      	sub	sp, #68	; 0x44
 801baf0:	af0a      	add	r7, sp, #40	; 0x28
 801baf2:	6078      	str	r0, [r7, #4]
 801baf4:	6039      	str	r1, [r7, #0]
    int8_t dr = rxConfig->Datarate;
 801baf6:	687b      	ldr	r3, [r7, #4]
 801baf8:	785b      	ldrb	r3, [r3, #1]
 801bafa:	73fb      	strb	r3, [r7, #15]
    uint8_t maxPayload = 0;
 801bafc:	2300      	movs	r3, #0
 801bafe:	75fb      	strb	r3, [r7, #23]
    int8_t phyDr = 0;
 801bb00:	2300      	movs	r3, #0
 801bb02:	73bb      	strb	r3, [r7, #14]
    uint32_t frequency = rxConfig->Frequency;
 801bb04:	687b      	ldr	r3, [r7, #4]
 801bb06:	685b      	ldr	r3, [r3, #4]
 801bb08:	613b      	str	r3, [r7, #16]

    if( Radio.GetStatus( ) != RF_IDLE )
 801bb0a:	4b34      	ldr	r3, [pc, #208]	; (801bbdc <RegionUS915RxConfig+0xf0>)
 801bb0c:	685b      	ldr	r3, [r3, #4]
 801bb0e:	4798      	blx	r3
 801bb10:	4603      	mov	r3, r0
 801bb12:	2b00      	cmp	r3, #0
 801bb14:	d001      	beq.n	801bb1a <RegionUS915RxConfig+0x2e>
    {
        return false;
 801bb16:	2300      	movs	r3, #0
 801bb18:	e05c      	b.n	801bbd4 <RegionUS915RxConfig+0xe8>
    }

    if( rxConfig->RxSlot == RX_SLOT_WIN_1 )
 801bb1a:	687b      	ldr	r3, [r7, #4]
 801bb1c:	7cdb      	ldrb	r3, [r3, #19]
 801bb1e:	2b00      	cmp	r3, #0
 801bb20:	d109      	bne.n	801bb36 <RegionUS915RxConfig+0x4a>
    {
        // Apply window 1 frequency
        frequency = US915_FIRST_RX1_CHANNEL + ( rxConfig->Channel % 8 ) * US915_STEPWIDTH_RX1_CHANNEL;
 801bb22:	687b      	ldr	r3, [r7, #4]
 801bb24:	781b      	ldrb	r3, [r3, #0]
 801bb26:	f003 0307 	and.w	r3, r3, #7
 801bb2a:	4a2d      	ldr	r2, [pc, #180]	; (801bbe0 <RegionUS915RxConfig+0xf4>)
 801bb2c:	fb02 f203 	mul.w	r2, r2, r3
 801bb30:	4b2c      	ldr	r3, [pc, #176]	; (801bbe4 <RegionUS915RxConfig+0xf8>)
 801bb32:	4413      	add	r3, r2
 801bb34:	613b      	str	r3, [r7, #16]
    }

    // Read the physical datarate from the datarates table
    phyDr = DataratesUS915[dr];
 801bb36:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801bb3a:	4a2b      	ldr	r2, [pc, #172]	; (801bbe8 <RegionUS915RxConfig+0xfc>)
 801bb3c:	5cd3      	ldrb	r3, [r2, r3]
 801bb3e:	73bb      	strb	r3, [r7, #14]

    Radio.SetChannel( frequency );
 801bb40:	4b26      	ldr	r3, [pc, #152]	; (801bbdc <RegionUS915RxConfig+0xf0>)
 801bb42:	68db      	ldr	r3, [r3, #12]
 801bb44:	6938      	ldr	r0, [r7, #16]
 801bb46:	4798      	blx	r3

    // Radio configuration
    Radio.SetRxConfig( MODEM_LORA, rxConfig->Bandwidth, phyDr, 1, 0, 8, rxConfig->WindowTimeout, false, 0, false, 0, 0, true, rxConfig->RxContinuous );
 801bb48:	4b24      	ldr	r3, [pc, #144]	; (801bbdc <RegionUS915RxConfig+0xf0>)
 801bb4a:	699c      	ldr	r4, [r3, #24]
 801bb4c:	687b      	ldr	r3, [r7, #4]
 801bb4e:	789b      	ldrb	r3, [r3, #2]
 801bb50:	4618      	mov	r0, r3
 801bb52:	f997 100e 	ldrsb.w	r1, [r7, #14]
 801bb56:	687b      	ldr	r3, [r7, #4]
 801bb58:	689b      	ldr	r3, [r3, #8]
 801bb5a:	b29b      	uxth	r3, r3
 801bb5c:	687a      	ldr	r2, [r7, #4]
 801bb5e:	7c92      	ldrb	r2, [r2, #18]
 801bb60:	9209      	str	r2, [sp, #36]	; 0x24
 801bb62:	2201      	movs	r2, #1
 801bb64:	9208      	str	r2, [sp, #32]
 801bb66:	2200      	movs	r2, #0
 801bb68:	9207      	str	r2, [sp, #28]
 801bb6a:	2200      	movs	r2, #0
 801bb6c:	9206      	str	r2, [sp, #24]
 801bb6e:	2200      	movs	r2, #0
 801bb70:	9205      	str	r2, [sp, #20]
 801bb72:	2200      	movs	r2, #0
 801bb74:	9204      	str	r2, [sp, #16]
 801bb76:	2200      	movs	r2, #0
 801bb78:	9203      	str	r2, [sp, #12]
 801bb7a:	9302      	str	r3, [sp, #8]
 801bb7c:	2308      	movs	r3, #8
 801bb7e:	9301      	str	r3, [sp, #4]
 801bb80:	2300      	movs	r3, #0
 801bb82:	9300      	str	r3, [sp, #0]
 801bb84:	2301      	movs	r3, #1
 801bb86:	460a      	mov	r2, r1
 801bb88:	4601      	mov	r1, r0
 801bb8a:	2001      	movs	r0, #1
 801bb8c:	47a0      	blx	r4

    if( rxConfig->RepeaterSupport == true )
 801bb8e:	687b      	ldr	r3, [r7, #4]
 801bb90:	7c5b      	ldrb	r3, [r3, #17]
 801bb92:	2b00      	cmp	r3, #0
 801bb94:	d005      	beq.n	801bba2 <RegionUS915RxConfig+0xb6>
    {
        maxPayload = MaxPayloadOfDatarateRepeaterUS915[dr];
 801bb96:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801bb9a:	4a14      	ldr	r2, [pc, #80]	; (801bbec <RegionUS915RxConfig+0x100>)
 801bb9c:	5cd3      	ldrb	r3, [r2, r3]
 801bb9e:	75fb      	strb	r3, [r7, #23]
 801bba0:	e004      	b.n	801bbac <RegionUS915RxConfig+0xc0>
    }
    else
    {
        maxPayload = MaxPayloadOfDatarateUS915[dr];
 801bba2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801bba6:	4a12      	ldr	r2, [pc, #72]	; (801bbf0 <RegionUS915RxConfig+0x104>)
 801bba8:	5cd3      	ldrb	r3, [r2, r3]
 801bbaa:	75fb      	strb	r3, [r7, #23]
    }
    Radio.SetMaxPayloadLength( MODEM_LORA, maxPayload + LORAMAC_FRAME_PAYLOAD_OVERHEAD_SIZE );
 801bbac:	4b0b      	ldr	r3, [pc, #44]	; (801bbdc <RegionUS915RxConfig+0xf0>)
 801bbae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 801bbb0:	7dfa      	ldrb	r2, [r7, #23]
 801bbb2:	320d      	adds	r2, #13
 801bbb4:	b2d2      	uxtb	r2, r2
 801bbb6:	4611      	mov	r1, r2
 801bbb8:	2001      	movs	r0, #1
 801bbba:	4798      	blx	r3
    /* ST_WORKAROUND_BEGIN: Print Rx config */
    RegionCommonRxConfigPrint(rxConfig->RxSlot, frequency, dr);
 801bbbc:	687b      	ldr	r3, [r7, #4]
 801bbbe:	7cdb      	ldrb	r3, [r3, #19]
 801bbc0:	f997 200f 	ldrsb.w	r2, [r7, #15]
 801bbc4:	6939      	ldr	r1, [r7, #16]
 801bbc6:	4618      	mov	r0, r3
 801bbc8:	f7fd ff90 	bl	8019aec <RegionCommonRxConfigPrint>
    /* ST_WORKAROUND_END */

    *datarate = (uint8_t) dr;
 801bbcc:	683b      	ldr	r3, [r7, #0]
 801bbce:	7bfa      	ldrb	r2, [r7, #15]
 801bbd0:	701a      	strb	r2, [r3, #0]
    return true;
 801bbd2:	2301      	movs	r3, #1
}
 801bbd4:	4618      	mov	r0, r3
 801bbd6:	371c      	adds	r7, #28
 801bbd8:	46bd      	mov	sp, r7
 801bbda:	bd90      	pop	{r4, r7, pc}
 801bbdc:	08022be4 	.word	0x08022be4
 801bbe0:	000927c0 	.word	0x000927c0
 801bbe4:	370870a0 	.word	0x370870a0
 801bbe8:	08022b60 	.word	0x08022b60
 801bbec:	08022bd4 	.word	0x08022bd4
 801bbf0:	08022bc4 	.word	0x08022bc4

0801bbf4 <RegionUS915TxConfig>:

bool RegionUS915TxConfig( TxConfigParams_t* txConfig, int8_t* txPower, TimerTime_t* txTimeOnAir )
{
 801bbf4:	b590      	push	{r4, r7, lr}
 801bbf6:	b093      	sub	sp, #76	; 0x4c
 801bbf8:	af0a      	add	r7, sp, #40	; 0x28
 801bbfa:	60f8      	str	r0, [r7, #12]
 801bbfc:	60b9      	str	r1, [r7, #8]
 801bbfe:	607a      	str	r2, [r7, #4]
    int8_t phyDr = DataratesUS915[txConfig->Datarate];
 801bc00:	68fb      	ldr	r3, [r7, #12]
 801bc02:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801bc06:	461a      	mov	r2, r3
 801bc08:	4b46      	ldr	r3, [pc, #280]	; (801bd24 <RegionUS915TxConfig+0x130>)
 801bc0a:	5c9b      	ldrb	r3, [r3, r2]
 801bc0c:	77fb      	strb	r3, [r7, #31]
    int8_t txPowerLimited = LimitTxPower( txConfig->TxPower, NvmCtx.Bands[NvmCtx.Channels[txConfig->Channel].Band].TxMaxPower, txConfig->Datarate, NvmCtx.ChannelsMask );
 801bc0e:	68fb      	ldr	r3, [r7, #12]
 801bc10:	f993 0002 	ldrsb.w	r0, [r3, #2]
 801bc14:	68fb      	ldr	r3, [r7, #12]
 801bc16:	781b      	ldrb	r3, [r3, #0]
 801bc18:	4619      	mov	r1, r3
 801bc1a:	4a43      	ldr	r2, [pc, #268]	; (801bd28 <RegionUS915TxConfig+0x134>)
 801bc1c:	460b      	mov	r3, r1
 801bc1e:	005b      	lsls	r3, r3, #1
 801bc20:	440b      	add	r3, r1
 801bc22:	009b      	lsls	r3, r3, #2
 801bc24:	4413      	add	r3, r2
 801bc26:	3309      	adds	r3, #9
 801bc28:	781b      	ldrb	r3, [r3, #0]
 801bc2a:	4619      	mov	r1, r3
 801bc2c:	4a3e      	ldr	r2, [pc, #248]	; (801bd28 <RegionUS915TxConfig+0x134>)
 801bc2e:	460b      	mov	r3, r1
 801bc30:	009b      	lsls	r3, r3, #2
 801bc32:	440b      	add	r3, r1
 801bc34:	009b      	lsls	r3, r3, #2
 801bc36:	4413      	add	r3, r2
 801bc38:	f203 3362 	addw	r3, r3, #866	; 0x362
 801bc3c:	f993 1000 	ldrsb.w	r1, [r3]
 801bc40:	68fb      	ldr	r3, [r7, #12]
 801bc42:	f993 2001 	ldrsb.w	r2, [r3, #1]
 801bc46:	4b39      	ldr	r3, [pc, #228]	; (801bd2c <RegionUS915TxConfig+0x138>)
 801bc48:	f7ff fa8c 	bl	801b164 <LimitTxPower>
 801bc4c:	4603      	mov	r3, r0
 801bc4e:	77bb      	strb	r3, [r7, #30]
    uint32_t bandwidth = GetBandwidth( txConfig->Datarate );
 801bc50:	68fb      	ldr	r3, [r7, #12]
 801bc52:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801bc56:	4618      	mov	r0, r3
 801bc58:	f7ff fa66 	bl	801b128 <GetBandwidth>
 801bc5c:	61b8      	str	r0, [r7, #24]
    int8_t phyTxPower = 0;
 801bc5e:	2300      	movs	r3, #0
 801bc60:	75fb      	strb	r3, [r7, #23]

    // Calculate physical TX power
    phyTxPower = RegionCommonComputeTxPower( txPowerLimited, US915_DEFAULT_MAX_ERP, 0 );
 801bc62:	f997 301e 	ldrsb.w	r3, [r7, #30]
 801bc66:	f04f 0200 	mov.w	r2, #0
 801bc6a:	4931      	ldr	r1, [pc, #196]	; (801bd30 <RegionUS915TxConfig+0x13c>)
 801bc6c:	4618      	mov	r0, r3
 801bc6e:	f7fd fdef 	bl	8019850 <RegionCommonComputeTxPower>
 801bc72:	4603      	mov	r3, r0
 801bc74:	75fb      	strb	r3, [r7, #23]

    // Setup the radio frequency
    Radio.SetChannel( NvmCtx.Channels[txConfig->Channel].Frequency );
 801bc76:	4b2f      	ldr	r3, [pc, #188]	; (801bd34 <RegionUS915TxConfig+0x140>)
 801bc78:	68da      	ldr	r2, [r3, #12]
 801bc7a:	68fb      	ldr	r3, [r7, #12]
 801bc7c:	781b      	ldrb	r3, [r3, #0]
 801bc7e:	4618      	mov	r0, r3
 801bc80:	4929      	ldr	r1, [pc, #164]	; (801bd28 <RegionUS915TxConfig+0x134>)
 801bc82:	4603      	mov	r3, r0
 801bc84:	005b      	lsls	r3, r3, #1
 801bc86:	4403      	add	r3, r0
 801bc88:	009b      	lsls	r3, r3, #2
 801bc8a:	440b      	add	r3, r1
 801bc8c:	681b      	ldr	r3, [r3, #0]
 801bc8e:	4618      	mov	r0, r3
 801bc90:	4790      	blx	r2

    Radio.SetTxConfig( MODEM_LORA, phyTxPower, 0, bandwidth, phyDr, 1, 8, false, true, 0, 0, false, 4000 );
 801bc92:	4b28      	ldr	r3, [pc, #160]	; (801bd34 <RegionUS915TxConfig+0x140>)
 801bc94:	69dc      	ldr	r4, [r3, #28]
 801bc96:	f997 301f 	ldrsb.w	r3, [r7, #31]
 801bc9a:	f997 1017 	ldrsb.w	r1, [r7, #23]
 801bc9e:	f44f 627a 	mov.w	r2, #4000	; 0xfa0
 801bca2:	9208      	str	r2, [sp, #32]
 801bca4:	2200      	movs	r2, #0
 801bca6:	9207      	str	r2, [sp, #28]
 801bca8:	2200      	movs	r2, #0
 801bcaa:	9206      	str	r2, [sp, #24]
 801bcac:	2200      	movs	r2, #0
 801bcae:	9205      	str	r2, [sp, #20]
 801bcb0:	2201      	movs	r2, #1
 801bcb2:	9204      	str	r2, [sp, #16]
 801bcb4:	2200      	movs	r2, #0
 801bcb6:	9203      	str	r2, [sp, #12]
 801bcb8:	2208      	movs	r2, #8
 801bcba:	9202      	str	r2, [sp, #8]
 801bcbc:	2201      	movs	r2, #1
 801bcbe:	9201      	str	r2, [sp, #4]
 801bcc0:	9300      	str	r3, [sp, #0]
 801bcc2:	69bb      	ldr	r3, [r7, #24]
 801bcc4:	2200      	movs	r2, #0
 801bcc6:	2001      	movs	r0, #1
 801bcc8:	47a0      	blx	r4
    /* ST_WORKAROUND_BEGIN: Print Tx config */
    RegionCommonTxConfigPrint(NvmCtx.Channels[txConfig->Channel].Frequency, txConfig->Datarate);
 801bcca:	68fb      	ldr	r3, [r7, #12]
 801bccc:	781b      	ldrb	r3, [r3, #0]
 801bcce:	4619      	mov	r1, r3
 801bcd0:	4a15      	ldr	r2, [pc, #84]	; (801bd28 <RegionUS915TxConfig+0x134>)
 801bcd2:	460b      	mov	r3, r1
 801bcd4:	005b      	lsls	r3, r3, #1
 801bcd6:	440b      	add	r3, r1
 801bcd8:	009b      	lsls	r3, r3, #2
 801bcda:	4413      	add	r3, r2
 801bcdc:	681a      	ldr	r2, [r3, #0]
 801bcde:	68fb      	ldr	r3, [r7, #12]
 801bce0:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801bce4:	4619      	mov	r1, r3
 801bce6:	4610      	mov	r0, r2
 801bce8:	f7fd ff3e 	bl	8019b68 <RegionCommonTxConfigPrint>
    /* ST_WORKAROUND_END */

    // Setup maximum payload length of the radio driver
    Radio.SetMaxPayloadLength( MODEM_LORA, txConfig->PktLen );
 801bcec:	4b11      	ldr	r3, [pc, #68]	; (801bd34 <RegionUS915TxConfig+0x140>)
 801bcee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 801bcf0:	68fa      	ldr	r2, [r7, #12]
 801bcf2:	8992      	ldrh	r2, [r2, #12]
 801bcf4:	b2d2      	uxtb	r2, r2
 801bcf6:	4611      	mov	r1, r2
 801bcf8:	2001      	movs	r0, #1
 801bcfa:	4798      	blx	r3

    // Update time-on-air
    *txTimeOnAir = GetTimeOnAir( txConfig->Datarate, txConfig->PktLen );
 801bcfc:	68fb      	ldr	r3, [r7, #12]
 801bcfe:	f993 2001 	ldrsb.w	r2, [r3, #1]
 801bd02:	68fb      	ldr	r3, [r7, #12]
 801bd04:	899b      	ldrh	r3, [r3, #12]
 801bd06:	4619      	mov	r1, r3
 801bd08:	4610      	mov	r0, r2
 801bd0a:	f7ff faa3 	bl	801b254 <GetTimeOnAir>
 801bd0e:	4602      	mov	r2, r0
 801bd10:	687b      	ldr	r3, [r7, #4]
 801bd12:	601a      	str	r2, [r3, #0]

    *txPower = txPowerLimited;
 801bd14:	68bb      	ldr	r3, [r7, #8]
 801bd16:	7fba      	ldrb	r2, [r7, #30]
 801bd18:	701a      	strb	r2, [r3, #0]
    return true;
 801bd1a:	2301      	movs	r3, #1
}
 801bd1c:	4618      	mov	r0, r3
 801bd1e:	3724      	adds	r7, #36	; 0x24
 801bd20:	46bd      	mov	sp, r7
 801bd22:	bd90      	pop	{r4, r7, pc}
 801bd24:	08022b60 	.word	0x08022b60
 801bd28:	20001390 	.word	0x20001390
 801bd2c:	20001704 	.word	0x20001704
 801bd30:	41f00000 	.word	0x41f00000
 801bd34:	08022be4 	.word	0x08022be4

0801bd38 <RegionUS915LinkAdrReq>:

uint8_t RegionUS915LinkAdrReq( LinkAdrReqParams_t* linkAdrReq, int8_t* drOut, int8_t* txPowOut, uint8_t* nbRepOut, uint8_t* nbBytesParsed )
{
 801bd38:	b590      	push	{r4, r7, lr}
 801bd3a:	b097      	sub	sp, #92	; 0x5c
 801bd3c:	af00      	add	r7, sp, #0
 801bd3e:	60f8      	str	r0, [r7, #12]
 801bd40:	60b9      	str	r1, [r7, #8]
 801bd42:	607a      	str	r2, [r7, #4]
 801bd44:	603b      	str	r3, [r7, #0]
    uint8_t status = 0x07;
 801bd46:	2307      	movs	r3, #7
 801bd48:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
    RegionCommonLinkAdrParams_t linkAdrParams = { 0 };
 801bd4c:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 801bd50:	2200      	movs	r2, #0
 801bd52:	601a      	str	r2, [r3, #0]
 801bd54:	809a      	strh	r2, [r3, #4]
    uint8_t nextIndex = 0;
 801bd56:	2300      	movs	r3, #0
 801bd58:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
    uint8_t bytesProcessed = 0;
 801bd5c:	2300      	movs	r3, #0
 801bd5e:	f887 3056 	strb.w	r3, [r7, #86]	; 0x56
    uint16_t channelsMask[6] = { 0, 0, 0, 0, 0, 0 };
 801bd62:	f107 0340 	add.w	r3, r7, #64	; 0x40
 801bd66:	2200      	movs	r2, #0
 801bd68:	601a      	str	r2, [r3, #0]
 801bd6a:	605a      	str	r2, [r3, #4]
 801bd6c:	609a      	str	r2, [r3, #8]
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    RegionCommonLinkAdrReqVerifyParams_t linkAdrVerifyParams;

    // Initialize local copy of channels mask
    RegionCommonChanMaskCopy( channelsMask, NvmCtx.ChannelsMask, 6 );
 801bd6e:	f107 0340 	add.w	r3, r7, #64	; 0x40
 801bd72:	2206      	movs	r2, #6
 801bd74:	4998      	ldr	r1, [pc, #608]	; (801bfd8 <RegionUS915LinkAdrReq+0x2a0>)
 801bd76:	4618      	mov	r0, r3
 801bd78:	f7fd fb51 	bl	801941e <RegionCommonChanMaskCopy>

    while( bytesProcessed < linkAdrReq->PayloadSize )
 801bd7c:	e124      	b.n	801bfc8 <RegionUS915LinkAdrReq+0x290>
    {
        nextIndex = RegionCommonParseLinkAdrReq( &( linkAdrReq->Payload[bytesProcessed] ), &linkAdrParams );
 801bd7e:	68fb      	ldr	r3, [r7, #12]
 801bd80:	685a      	ldr	r2, [r3, #4]
 801bd82:	f897 3056 	ldrb.w	r3, [r7, #86]	; 0x56
 801bd86:	4413      	add	r3, r2
 801bd88:	f107 024c 	add.w	r2, r7, #76	; 0x4c
 801bd8c:	4611      	mov	r1, r2
 801bd8e:	4618      	mov	r0, r3
 801bd90:	f7fd fc30 	bl	80195f4 <RegionCommonParseLinkAdrReq>
 801bd94:	4603      	mov	r3, r0
 801bd96:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53

        if( nextIndex == 0 )
 801bd9a:	f897 3053 	ldrb.w	r3, [r7, #83]	; 0x53
 801bd9e:	2b00      	cmp	r3, #0
 801bda0:	f000 811c 	beq.w	801bfdc <RegionUS915LinkAdrReq+0x2a4>
            break; // break loop, since no more request has been found

        // Update bytes processed
        bytesProcessed += nextIndex;
 801bda4:	f897 2056 	ldrb.w	r2, [r7, #86]	; 0x56
 801bda8:	f897 3053 	ldrb.w	r3, [r7, #83]	; 0x53
 801bdac:	4413      	add	r3, r2
 801bdae:	f887 3056 	strb.w	r3, [r7, #86]	; 0x56

        // Revert status, as we only check the last ADR request for the channel mask KO
        status = 0x07;
 801bdb2:	2307      	movs	r3, #7
 801bdb4:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

        if( linkAdrParams.ChMaskCtrl == 6 )
 801bdb8:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 801bdbc:	2b06      	cmp	r3, #6
 801bdbe:	d116      	bne.n	801bdee <RegionUS915LinkAdrReq+0xb6>
        {
            // Enable all 125 kHz channels
            channelsMask[0] = 0xFFFF;
 801bdc0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 801bdc4:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
            channelsMask[1] = 0xFFFF;
 801bdc8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 801bdcc:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
            channelsMask[2] = 0xFFFF;
 801bdd0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 801bdd4:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
            channelsMask[3] = 0xFFFF;
 801bdd8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 801bddc:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
            // Apply chMask to channels 64 to 71
            channelsMask[4] = linkAdrParams.ChMask & CHANNELS_MASK_500KHZ_MASK;
 801bde0:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 801bde4:	b2db      	uxtb	r3, r3
 801bde6:	b29b      	uxth	r3, r3
 801bde8:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 801bdec:	e0ec      	b.n	801bfc8 <RegionUS915LinkAdrReq+0x290>
        }
        else if( linkAdrParams.ChMaskCtrl == 7 )
 801bdee:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 801bdf2:	2b07      	cmp	r3, #7
 801bdf4:	d112      	bne.n	801be1c <RegionUS915LinkAdrReq+0xe4>
        {
            // Disable all 125 kHz channels
            channelsMask[0] = 0x0000;
 801bdf6:	2300      	movs	r3, #0
 801bdf8:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
            channelsMask[1] = 0x0000;
 801bdfc:	2300      	movs	r3, #0
 801bdfe:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
            channelsMask[2] = 0x0000;
 801be02:	2300      	movs	r3, #0
 801be04:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
            channelsMask[3] = 0x0000;
 801be08:	2300      	movs	r3, #0
 801be0a:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
            // Apply chMask to channels 64 to 71
            channelsMask[4] = linkAdrParams.ChMask & CHANNELS_MASK_500KHZ_MASK;
 801be0e:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 801be12:	b2db      	uxtb	r3, r3
 801be14:	b29b      	uxth	r3, r3
 801be16:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 801be1a:	e0d5      	b.n	801bfc8 <RegionUS915LinkAdrReq+0x290>
        }
        else if( linkAdrParams.ChMaskCtrl == 5 )
 801be1c:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 801be20:	2b05      	cmp	r3, #5
 801be22:	f040 80c7 	bne.w	801bfb4 <RegionUS915LinkAdrReq+0x27c>
        {
            // Start value for comparison
            uint8_t bitMask = 1;
 801be26:	2301      	movs	r3, #1
 801be28:	f887 3052 	strb.w	r3, [r7, #82]	; 0x52

            // cntChannelMask for channelsMask[0] until channelsMask[3]
            uint8_t cntChannelMask = 0;
 801be2c:	2300      	movs	r3, #0
 801be2e:	f887 3055 	strb.w	r3, [r7, #85]	; 0x55

            // i will be 1, 2, 3, ..., 7
            for( uint8_t i = 0; i <= 7; i++ )
 801be32:	2300      	movs	r3, #0
 801be34:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
 801be38:	e0b6      	b.n	801bfa8 <RegionUS915LinkAdrReq+0x270>
            {
                // 8 MSBs of ChMask are RFU
                // Checking if the ChMask is set, then true
                if( ( ( linkAdrParams.ChMask & 0x00FF ) & ( bitMask << i ) ) != 0 )
 801be3a:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 801be3e:	b2da      	uxtb	r2, r3
 801be40:	f897 1052 	ldrb.w	r1, [r7, #82]	; 0x52
 801be44:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 801be48:	fa01 f303 	lsl.w	r3, r1, r3
 801be4c:	4013      	ands	r3, r2
 801be4e:	2b00      	cmp	r3, #0
 801be50:	d051      	beq.n	801bef6 <RegionUS915LinkAdrReq+0x1be>
                {
                    if( ( i % 2 ) == 0 )
 801be52:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 801be56:	f003 0301 	and.w	r3, r3, #1
 801be5a:	b2db      	uxtb	r3, r3
 801be5c:	2b00      	cmp	r3, #0
 801be5e:	d122      	bne.n	801bea6 <RegionUS915LinkAdrReq+0x16e>
                    {
                        // Enable a bank of 8 125kHz channels, 8 LSBs
                        channelsMask[cntChannelMask] |= 0x00FF;
 801be60:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 801be64:	005b      	lsls	r3, r3, #1
 801be66:	f107 0258 	add.w	r2, r7, #88	; 0x58
 801be6a:	4413      	add	r3, r2
 801be6c:	f833 2c18 	ldrh.w	r2, [r3, #-24]
 801be70:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 801be74:	f042 02ff 	orr.w	r2, r2, #255	; 0xff
 801be78:	b292      	uxth	r2, r2
 801be7a:	005b      	lsls	r3, r3, #1
 801be7c:	f107 0158 	add.w	r1, r7, #88	; 0x58
 801be80:	440b      	add	r3, r1
 801be82:	f823 2c18 	strh.w	r2, [r3, #-24]
                        // Enable the corresponding 500kHz channel
                        channelsMask[4] |= ( bitMask << i );
 801be86:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 801be8a:	b21a      	sxth	r2, r3
 801be8c:	f897 1052 	ldrb.w	r1, [r7, #82]	; 0x52
 801be90:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 801be94:	fa01 f303 	lsl.w	r3, r1, r3
 801be98:	b21b      	sxth	r3, r3
 801be9a:	4313      	orrs	r3, r2
 801be9c:	b21b      	sxth	r3, r3
 801be9e:	b29b      	uxth	r3, r3
 801bea0:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 801bea4:	e07b      	b.n	801bf9e <RegionUS915LinkAdrReq+0x266>
                    }
                    else
                    {
                        // Enable a bank of 8 125kHz channels, 8 MSBs
                        channelsMask[cntChannelMask] |= 0xFF00;
 801bea6:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 801beaa:	005b      	lsls	r3, r3, #1
 801beac:	f107 0258 	add.w	r2, r7, #88	; 0x58
 801beb0:	4413      	add	r3, r2
 801beb2:	f833 2c18 	ldrh.w	r2, [r3, #-24]
 801beb6:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 801beba:	f062 02ff 	orn	r2, r2, #255	; 0xff
 801bebe:	b292      	uxth	r2, r2
 801bec0:	005b      	lsls	r3, r3, #1
 801bec2:	f107 0158 	add.w	r1, r7, #88	; 0x58
 801bec6:	440b      	add	r3, r1
 801bec8:	f823 2c18 	strh.w	r2, [r3, #-24]
                        // Enable the corresponding 500kHz channel
                        channelsMask[4] |= ( bitMask << i );
 801becc:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 801bed0:	b21a      	sxth	r2, r3
 801bed2:	f897 1052 	ldrb.w	r1, [r7, #82]	; 0x52
 801bed6:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 801beda:	fa01 f303 	lsl.w	r3, r1, r3
 801bede:	b21b      	sxth	r3, r3
 801bee0:	4313      	orrs	r3, r2
 801bee2:	b21b      	sxth	r3, r3
 801bee4:	b29b      	uxth	r3, r3
 801bee6:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
                        // cntChannelMask increment for uneven i
                        cntChannelMask++;
 801beea:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 801beee:	3301      	adds	r3, #1
 801bef0:	f887 3055 	strb.w	r3, [r7, #85]	; 0x55
 801bef4:	e053      	b.n	801bf9e <RegionUS915LinkAdrReq+0x266>
                    }
                }
                // ChMask is not set
                else
                {
                    if( ( i % 2 ) == 0 )
 801bef6:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 801befa:	f003 0301 	and.w	r3, r3, #1
 801befe:	b2db      	uxtb	r3, r3
 801bf00:	2b00      	cmp	r3, #0
 801bf02:	d124      	bne.n	801bf4e <RegionUS915LinkAdrReq+0x216>
                    {
                        // Disable a bank of 8 125kHz channels, 8 LSBs
                        channelsMask[cntChannelMask] &= 0xFF00;
 801bf04:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 801bf08:	005b      	lsls	r3, r3, #1
 801bf0a:	f107 0258 	add.w	r2, r7, #88	; 0x58
 801bf0e:	4413      	add	r3, r2
 801bf10:	f833 2c18 	ldrh.w	r2, [r3, #-24]
 801bf14:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 801bf18:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 801bf1c:	b292      	uxth	r2, r2
 801bf1e:	005b      	lsls	r3, r3, #1
 801bf20:	f107 0158 	add.w	r1, r7, #88	; 0x58
 801bf24:	440b      	add	r3, r1
 801bf26:	f823 2c18 	strh.w	r2, [r3, #-24]
                        // Disable the corresponding 500kHz channel
                        channelsMask[4] &= ~( bitMask << i );
 801bf2a:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 801bf2e:	b21a      	sxth	r2, r3
 801bf30:	f897 1052 	ldrb.w	r1, [r7, #82]	; 0x52
 801bf34:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 801bf38:	fa01 f303 	lsl.w	r3, r1, r3
 801bf3c:	b21b      	sxth	r3, r3
 801bf3e:	43db      	mvns	r3, r3
 801bf40:	b21b      	sxth	r3, r3
 801bf42:	4013      	ands	r3, r2
 801bf44:	b21b      	sxth	r3, r3
 801bf46:	b29b      	uxth	r3, r3
 801bf48:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 801bf4c:	e027      	b.n	801bf9e <RegionUS915LinkAdrReq+0x266>
                    }
                    else
                    {
                        // Enable a bank of 8 125kHz channels, 8 MSBs
                        channelsMask[cntChannelMask] &= 0x00FF;
 801bf4e:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 801bf52:	005b      	lsls	r3, r3, #1
 801bf54:	f107 0258 	add.w	r2, r7, #88	; 0x58
 801bf58:	4413      	add	r3, r2
 801bf5a:	f833 2c18 	ldrh.w	r2, [r3, #-24]
 801bf5e:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 801bf62:	b2d2      	uxtb	r2, r2
 801bf64:	b292      	uxth	r2, r2
 801bf66:	005b      	lsls	r3, r3, #1
 801bf68:	f107 0158 	add.w	r1, r7, #88	; 0x58
 801bf6c:	440b      	add	r3, r1
 801bf6e:	f823 2c18 	strh.w	r2, [r3, #-24]
                        // Disable the corresponding 500kHz channel
                        channelsMask[4] &= ~( bitMask << i );
 801bf72:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 801bf76:	b21a      	sxth	r2, r3
 801bf78:	f897 1052 	ldrb.w	r1, [r7, #82]	; 0x52
 801bf7c:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 801bf80:	fa01 f303 	lsl.w	r3, r1, r3
 801bf84:	b21b      	sxth	r3, r3
 801bf86:	43db      	mvns	r3, r3
 801bf88:	b21b      	sxth	r3, r3
 801bf8a:	4013      	ands	r3, r2
 801bf8c:	b21b      	sxth	r3, r3
 801bf8e:	b29b      	uxth	r3, r3
 801bf90:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
                        // cntChannelMask increment for uneven i
                        cntChannelMask++;
 801bf94:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 801bf98:	3301      	adds	r3, #1
 801bf9a:	f887 3055 	strb.w	r3, [r7, #85]	; 0x55
            for( uint8_t i = 0; i <= 7; i++ )
 801bf9e:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 801bfa2:	3301      	adds	r3, #1
 801bfa4:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
 801bfa8:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 801bfac:	2b07      	cmp	r3, #7
 801bfae:	f67f af44 	bls.w	801be3a <RegionUS915LinkAdrReq+0x102>
 801bfb2:	e009      	b.n	801bfc8 <RegionUS915LinkAdrReq+0x290>
                }
            }
        }
        else
        {
            channelsMask[linkAdrParams.ChMaskCtrl] = linkAdrParams.ChMask;
 801bfb4:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 801bfb8:	f8b7 2050 	ldrh.w	r2, [r7, #80]	; 0x50
 801bfbc:	005b      	lsls	r3, r3, #1
 801bfbe:	f107 0158 	add.w	r1, r7, #88	; 0x58
 801bfc2:	440b      	add	r3, r1
 801bfc4:	f823 2c18 	strh.w	r2, [r3, #-24]
    while( bytesProcessed < linkAdrReq->PayloadSize )
 801bfc8:	68fb      	ldr	r3, [r7, #12]
 801bfca:	7a1b      	ldrb	r3, [r3, #8]
 801bfcc:	f897 2056 	ldrb.w	r2, [r7, #86]	; 0x56
 801bfd0:	429a      	cmp	r2, r3
 801bfd2:	f4ff aed4 	bcc.w	801bd7e <RegionUS915LinkAdrReq+0x46>
 801bfd6:	e002      	b.n	801bfde <RegionUS915LinkAdrReq+0x2a6>
 801bfd8:	20001704 	.word	0x20001704
            break; // break loop, since no more request has been found
 801bfdc:	bf00      	nop
        }
    }

    // FCC 15.247 paragraph F mandates to hop on at least 2 125 kHz channels
    if( ( linkAdrParams.Datarate < DR_4 ) && ( RegionCommonCountChannels( channelsMask, 0, 4 ) < 2 ) )
 801bfde:	f997 304d 	ldrsb.w	r3, [r7, #77]	; 0x4d
 801bfe2:	2b03      	cmp	r3, #3
 801bfe4:	dc0f      	bgt.n	801c006 <RegionUS915LinkAdrReq+0x2ce>
 801bfe6:	f107 0340 	add.w	r3, r7, #64	; 0x40
 801bfea:	2204      	movs	r2, #4
 801bfec:	2100      	movs	r1, #0
 801bfee:	4618      	mov	r0, r3
 801bff0:	f7fd f9e9 	bl	80193c6 <RegionCommonCountChannels>
 801bff4:	4603      	mov	r3, r0
 801bff6:	2b01      	cmp	r3, #1
 801bff8:	d805      	bhi.n	801c006 <RegionUS915LinkAdrReq+0x2ce>
    {
        status &= 0xFE; // Channel mask KO
 801bffa:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 801bffe:	f023 0301 	bic.w	r3, r3, #1
 801c002:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
    }

    // Get the minimum possible datarate
    getPhy.Attribute = PHY_MIN_TX_DR;
 801c006:	2302      	movs	r3, #2
 801c008:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
    getPhy.UplinkDwellTime = linkAdrReq->UplinkDwellTime;
 801c00c:	68fb      	ldr	r3, [r7, #12]
 801c00e:	7a5b      	ldrb	r3, [r3, #9]
 801c010:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a
    phyParam = RegionUS915GetPhyParam( &getPhy );
 801c014:	f107 0338 	add.w	r3, r7, #56	; 0x38
 801c018:	4618      	mov	r0, r3
 801c01a:	f7ff f949 	bl	801b2b0 <RegionUS915GetPhyParam>
 801c01e:	4603      	mov	r3, r0
 801c020:	637b      	str	r3, [r7, #52]	; 0x34

    linkAdrVerifyParams.Status = status;
 801c022:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 801c026:	763b      	strb	r3, [r7, #24]
    linkAdrVerifyParams.AdrEnabled = linkAdrReq->AdrEnabled;
 801c028:	68fb      	ldr	r3, [r7, #12]
 801c02a:	7a9b      	ldrb	r3, [r3, #10]
 801c02c:	767b      	strb	r3, [r7, #25]
    linkAdrVerifyParams.Datarate = linkAdrParams.Datarate;
 801c02e:	f997 304d 	ldrsb.w	r3, [r7, #77]	; 0x4d
 801c032:	76bb      	strb	r3, [r7, #26]
    linkAdrVerifyParams.TxPower = linkAdrParams.TxPower;
 801c034:	f997 304e 	ldrsb.w	r3, [r7, #78]	; 0x4e
 801c038:	76fb      	strb	r3, [r7, #27]
    linkAdrVerifyParams.NbRep = linkAdrParams.NbRep;
 801c03a:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 801c03e:	773b      	strb	r3, [r7, #28]
    linkAdrVerifyParams.CurrentDatarate = linkAdrReq->CurrentDatarate;
 801c040:	68fb      	ldr	r3, [r7, #12]
 801c042:	f993 300b 	ldrsb.w	r3, [r3, #11]
 801c046:	777b      	strb	r3, [r7, #29]
    linkAdrVerifyParams.CurrentTxPower = linkAdrReq->CurrentTxPower;
 801c048:	68fb      	ldr	r3, [r7, #12]
 801c04a:	f993 300c 	ldrsb.w	r3, [r3, #12]
 801c04e:	77bb      	strb	r3, [r7, #30]
    linkAdrVerifyParams.CurrentNbRep = linkAdrReq->CurrentNbRep;
 801c050:	68fb      	ldr	r3, [r7, #12]
 801c052:	7b5b      	ldrb	r3, [r3, #13]
 801c054:	b25b      	sxtb	r3, r3
 801c056:	77fb      	strb	r3, [r7, #31]
    linkAdrVerifyParams.NbChannels = US915_MAX_NB_CHANNELS;
 801c058:	2348      	movs	r3, #72	; 0x48
 801c05a:	f887 3020 	strb.w	r3, [r7, #32]
    linkAdrVerifyParams.ChannelsMask = channelsMask;
 801c05e:	f107 0340 	add.w	r3, r7, #64	; 0x40
 801c062:	627b      	str	r3, [r7, #36]	; 0x24
    linkAdrVerifyParams.MinDatarate = ( int8_t )phyParam.Value;
 801c064:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801c066:	b25b      	sxtb	r3, r3
 801c068:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
    linkAdrVerifyParams.MaxDatarate = US915_TX_MAX_DATARATE;
 801c06c:	2304      	movs	r3, #4
 801c06e:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
    linkAdrVerifyParams.Channels = NvmCtx.Channels;
 801c072:	4b3a      	ldr	r3, [pc, #232]	; (801c15c <RegionUS915LinkAdrReq+0x424>)
 801c074:	62fb      	str	r3, [r7, #44]	; 0x2c
    linkAdrVerifyParams.MinTxPower = US915_MIN_TX_POWER;
 801c076:	230e      	movs	r3, #14
 801c078:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
    linkAdrVerifyParams.MaxTxPower = US915_MAX_TX_POWER;
 801c07c:	2300      	movs	r3, #0
 801c07e:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
    linkAdrVerifyParams.Version = linkAdrReq->Version;
 801c082:	68fb      	ldr	r3, [r7, #12]
 801c084:	681b      	ldr	r3, [r3, #0]
 801c086:	617b      	str	r3, [r7, #20]

    // Verify the parameters and update, if necessary
    status = RegionCommonLinkAdrReqVerifyParams( &linkAdrVerifyParams, &linkAdrParams.Datarate, &linkAdrParams.TxPower, &linkAdrParams.NbRep );
 801c088:	f107 044c 	add.w	r4, r7, #76	; 0x4c
 801c08c:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 801c090:	1c9a      	adds	r2, r3, #2
 801c092:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 801c096:	1c59      	adds	r1, r3, #1
 801c098:	f107 0014 	add.w	r0, r7, #20
 801c09c:	4623      	mov	r3, r4
 801c09e:	f7fd fafa 	bl	8019696 <RegionCommonLinkAdrReqVerifyParams>
 801c0a2:	4603      	mov	r3, r0
 801c0a4:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

    // Update channelsMask if everything is correct
    if( status == 0x07 )
 801c0a8:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 801c0ac:	2b07      	cmp	r3, #7
 801c0ae:	d13e      	bne.n	801c12e <RegionUS915LinkAdrReq+0x3f6>
    {
        // Copy Mask
        RegionCommonChanMaskCopy( NvmCtx.ChannelsMask, channelsMask, 6 );
 801c0b0:	f107 0340 	add.w	r3, r7, #64	; 0x40
 801c0b4:	2206      	movs	r2, #6
 801c0b6:	4619      	mov	r1, r3
 801c0b8:	4829      	ldr	r0, [pc, #164]	; (801c160 <RegionUS915LinkAdrReq+0x428>)
 801c0ba:	f7fd f9b0 	bl	801941e <RegionCommonChanMaskCopy>

        NvmCtx.ChannelsMaskRemaining[0] &= NvmCtx.ChannelsMask[0];
 801c0be:	4b27      	ldr	r3, [pc, #156]	; (801c15c <RegionUS915LinkAdrReq+0x424>)
 801c0c0:	f8b3 2380 	ldrh.w	r2, [r3, #896]	; 0x380
 801c0c4:	4b25      	ldr	r3, [pc, #148]	; (801c15c <RegionUS915LinkAdrReq+0x424>)
 801c0c6:	f8b3 3374 	ldrh.w	r3, [r3, #884]	; 0x374
 801c0ca:	4013      	ands	r3, r2
 801c0cc:	b29a      	uxth	r2, r3
 801c0ce:	4b23      	ldr	r3, [pc, #140]	; (801c15c <RegionUS915LinkAdrReq+0x424>)
 801c0d0:	f8a3 2380 	strh.w	r2, [r3, #896]	; 0x380
        NvmCtx.ChannelsMaskRemaining[1] &= NvmCtx.ChannelsMask[1];
 801c0d4:	4b21      	ldr	r3, [pc, #132]	; (801c15c <RegionUS915LinkAdrReq+0x424>)
 801c0d6:	f8b3 2382 	ldrh.w	r2, [r3, #898]	; 0x382
 801c0da:	4b20      	ldr	r3, [pc, #128]	; (801c15c <RegionUS915LinkAdrReq+0x424>)
 801c0dc:	f8b3 3376 	ldrh.w	r3, [r3, #886]	; 0x376
 801c0e0:	4013      	ands	r3, r2
 801c0e2:	b29a      	uxth	r2, r3
 801c0e4:	4b1d      	ldr	r3, [pc, #116]	; (801c15c <RegionUS915LinkAdrReq+0x424>)
 801c0e6:	f8a3 2382 	strh.w	r2, [r3, #898]	; 0x382
        NvmCtx.ChannelsMaskRemaining[2] &= NvmCtx.ChannelsMask[2];
 801c0ea:	4b1c      	ldr	r3, [pc, #112]	; (801c15c <RegionUS915LinkAdrReq+0x424>)
 801c0ec:	f8b3 2384 	ldrh.w	r2, [r3, #900]	; 0x384
 801c0f0:	4b1a      	ldr	r3, [pc, #104]	; (801c15c <RegionUS915LinkAdrReq+0x424>)
 801c0f2:	f8b3 3378 	ldrh.w	r3, [r3, #888]	; 0x378
 801c0f6:	4013      	ands	r3, r2
 801c0f8:	b29a      	uxth	r2, r3
 801c0fa:	4b18      	ldr	r3, [pc, #96]	; (801c15c <RegionUS915LinkAdrReq+0x424>)
 801c0fc:	f8a3 2384 	strh.w	r2, [r3, #900]	; 0x384
        NvmCtx.ChannelsMaskRemaining[3] &= NvmCtx.ChannelsMask[3];
 801c100:	4b16      	ldr	r3, [pc, #88]	; (801c15c <RegionUS915LinkAdrReq+0x424>)
 801c102:	f8b3 2386 	ldrh.w	r2, [r3, #902]	; 0x386
 801c106:	4b15      	ldr	r3, [pc, #84]	; (801c15c <RegionUS915LinkAdrReq+0x424>)
 801c108:	f8b3 337a 	ldrh.w	r3, [r3, #890]	; 0x37a
 801c10c:	4013      	ands	r3, r2
 801c10e:	b29a      	uxth	r2, r3
 801c110:	4b12      	ldr	r3, [pc, #72]	; (801c15c <RegionUS915LinkAdrReq+0x424>)
 801c112:	f8a3 2386 	strh.w	r2, [r3, #902]	; 0x386
        NvmCtx.ChannelsMaskRemaining[4] = NvmCtx.ChannelsMask[4];
 801c116:	4b11      	ldr	r3, [pc, #68]	; (801c15c <RegionUS915LinkAdrReq+0x424>)
 801c118:	f8b3 237c 	ldrh.w	r2, [r3, #892]	; 0x37c
 801c11c:	4b0f      	ldr	r3, [pc, #60]	; (801c15c <RegionUS915LinkAdrReq+0x424>)
 801c11e:	f8a3 2388 	strh.w	r2, [r3, #904]	; 0x388
        NvmCtx.ChannelsMaskRemaining[5] = NvmCtx.ChannelsMask[5];
 801c122:	4b0e      	ldr	r3, [pc, #56]	; (801c15c <RegionUS915LinkAdrReq+0x424>)
 801c124:	f8b3 237e 	ldrh.w	r2, [r3, #894]	; 0x37e
 801c128:	4b0c      	ldr	r3, [pc, #48]	; (801c15c <RegionUS915LinkAdrReq+0x424>)
 801c12a:	f8a3 238a 	strh.w	r2, [r3, #906]	; 0x38a
    }

    // Update status variables
    *drOut = linkAdrParams.Datarate;
 801c12e:	f997 204d 	ldrsb.w	r2, [r7, #77]	; 0x4d
 801c132:	68bb      	ldr	r3, [r7, #8]
 801c134:	701a      	strb	r2, [r3, #0]
    *txPowOut = linkAdrParams.TxPower;
 801c136:	f997 204e 	ldrsb.w	r2, [r7, #78]	; 0x4e
 801c13a:	687b      	ldr	r3, [r7, #4]
 801c13c:	701a      	strb	r2, [r3, #0]
    *nbRepOut = linkAdrParams.NbRep;
 801c13e:	f897 204c 	ldrb.w	r2, [r7, #76]	; 0x4c
 801c142:	683b      	ldr	r3, [r7, #0]
 801c144:	701a      	strb	r2, [r3, #0]
    *nbBytesParsed = bytesProcessed;
 801c146:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 801c148:	f897 2056 	ldrb.w	r2, [r7, #86]	; 0x56
 801c14c:	701a      	strb	r2, [r3, #0]

    return status;
 801c14e:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
}
 801c152:	4618      	mov	r0, r3
 801c154:	375c      	adds	r7, #92	; 0x5c
 801c156:	46bd      	mov	sp, r7
 801c158:	bd90      	pop	{r4, r7, pc}
 801c15a:	bf00      	nop
 801c15c:	20001390 	.word	0x20001390
 801c160:	20001704 	.word	0x20001704

0801c164 <RegionUS915RxParamSetupReq>:

uint8_t RegionUS915RxParamSetupReq( RxParamSetupReqParams_t* rxParamSetupReq )
{
 801c164:	b580      	push	{r7, lr}
 801c166:	b084      	sub	sp, #16
 801c168:	af00      	add	r7, sp, #0
 801c16a:	6078      	str	r0, [r7, #4]
    uint8_t status = 0x07;
 801c16c:	2307      	movs	r3, #7
 801c16e:	73fb      	strb	r3, [r7, #15]

    // Verify radio frequency
    if( VerifyRfFreq( rxParamSetupReq->Frequency ) == false )
 801c170:	687b      	ldr	r3, [r7, #4]
 801c172:	685b      	ldr	r3, [r3, #4]
 801c174:	4618      	mov	r0, r3
 801c176:	f7ff f829 	bl	801b1cc <VerifyRfFreq>
 801c17a:	4603      	mov	r3, r0
 801c17c:	f083 0301 	eor.w	r3, r3, #1
 801c180:	b2db      	uxtb	r3, r3
 801c182:	2b00      	cmp	r3, #0
 801c184:	d003      	beq.n	801c18e <RegionUS915RxParamSetupReq+0x2a>
    {
        status &= 0xFE; // Channel frequency KO
 801c186:	7bfb      	ldrb	r3, [r7, #15]
 801c188:	f023 0301 	bic.w	r3, r3, #1
 801c18c:	73fb      	strb	r3, [r7, #15]
    }

    // Verify datarate
    if( RegionCommonValueInRange( rxParamSetupReq->Datarate, US915_RX_MIN_DATARATE, US915_RX_MAX_DATARATE ) == false )
 801c18e:	687b      	ldr	r3, [r7, #4]
 801c190:	f993 3000 	ldrsb.w	r3, [r3]
 801c194:	220d      	movs	r2, #13
 801c196:	2108      	movs	r1, #8
 801c198:	4618      	mov	r0, r3
 801c19a:	f7fd f8c3 	bl	8019324 <RegionCommonValueInRange>
 801c19e:	4603      	mov	r3, r0
 801c1a0:	2b00      	cmp	r3, #0
 801c1a2:	d103      	bne.n	801c1ac <RegionUS915RxParamSetupReq+0x48>
    {
        status &= 0xFD; // Datarate KO
 801c1a4:	7bfb      	ldrb	r3, [r7, #15]
 801c1a6:	f023 0302 	bic.w	r3, r3, #2
 801c1aa:	73fb      	strb	r3, [r7, #15]
    }
    if( ( RegionCommonValueInRange( rxParamSetupReq->Datarate, DR_5, DR_7 ) == true ) ||
 801c1ac:	687b      	ldr	r3, [r7, #4]
 801c1ae:	f993 3000 	ldrsb.w	r3, [r3]
 801c1b2:	2207      	movs	r2, #7
 801c1b4:	2105      	movs	r1, #5
 801c1b6:	4618      	mov	r0, r3
 801c1b8:	f7fd f8b4 	bl	8019324 <RegionCommonValueInRange>
 801c1bc:	4603      	mov	r3, r0
 801c1be:	2b01      	cmp	r3, #1
 801c1c0:	d004      	beq.n	801c1cc <RegionUS915RxParamSetupReq+0x68>
        ( rxParamSetupReq->Datarate > DR_13 ) )
 801c1c2:	687b      	ldr	r3, [r7, #4]
 801c1c4:	f993 3000 	ldrsb.w	r3, [r3]
    if( ( RegionCommonValueInRange( rxParamSetupReq->Datarate, DR_5, DR_7 ) == true ) ||
 801c1c8:	2b0d      	cmp	r3, #13
 801c1ca:	dd03      	ble.n	801c1d4 <RegionUS915RxParamSetupReq+0x70>
    {
        status &= 0xFD; // Datarate KO
 801c1cc:	7bfb      	ldrb	r3, [r7, #15]
 801c1ce:	f023 0302 	bic.w	r3, r3, #2
 801c1d2:	73fb      	strb	r3, [r7, #15]
    }

    // Verify datarate offset
    if( RegionCommonValueInRange( rxParamSetupReq->DrOffset, US915_MIN_RX1_DR_OFFSET, US915_MAX_RX1_DR_OFFSET ) == false )
 801c1d4:	687b      	ldr	r3, [r7, #4]
 801c1d6:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801c1da:	2203      	movs	r2, #3
 801c1dc:	2100      	movs	r1, #0
 801c1de:	4618      	mov	r0, r3
 801c1e0:	f7fd f8a0 	bl	8019324 <RegionCommonValueInRange>
 801c1e4:	4603      	mov	r3, r0
 801c1e6:	2b00      	cmp	r3, #0
 801c1e8:	d103      	bne.n	801c1f2 <RegionUS915RxParamSetupReq+0x8e>
    {
        status &= 0xFB; // Rx1DrOffset range KO
 801c1ea:	7bfb      	ldrb	r3, [r7, #15]
 801c1ec:	f023 0304 	bic.w	r3, r3, #4
 801c1f0:	73fb      	strb	r3, [r7, #15]
    }

    return status;
 801c1f2:	7bfb      	ldrb	r3, [r7, #15]
}
 801c1f4:	4618      	mov	r0, r3
 801c1f6:	3710      	adds	r7, #16
 801c1f8:	46bd      	mov	sp, r7
 801c1fa:	bd80      	pop	{r7, pc}

0801c1fc <RegionUS915NewChannelReq>:

uint8_t RegionUS915NewChannelReq( NewChannelReqParams_t* newChannelReq )
{
 801c1fc:	b480      	push	{r7}
 801c1fe:	b083      	sub	sp, #12
 801c200:	af00      	add	r7, sp, #0
 801c202:	6078      	str	r0, [r7, #4]
    // Datarate and frequency KO
    return 0;
 801c204:	2300      	movs	r3, #0
}
 801c206:	4618      	mov	r0, r3
 801c208:	370c      	adds	r7, #12
 801c20a:	46bd      	mov	sp, r7
 801c20c:	bc80      	pop	{r7}
 801c20e:	4770      	bx	lr

0801c210 <RegionUS915TxParamSetupReq>:

int8_t RegionUS915TxParamSetupReq( TxParamSetupReqParams_t* txParamSetupReq )
{
 801c210:	b480      	push	{r7}
 801c212:	b083      	sub	sp, #12
 801c214:	af00      	add	r7, sp, #0
 801c216:	6078      	str	r0, [r7, #4]
    return -1;
 801c218:	f04f 33ff 	mov.w	r3, #4294967295
}
 801c21c:	4618      	mov	r0, r3
 801c21e:	370c      	adds	r7, #12
 801c220:	46bd      	mov	sp, r7
 801c222:	bc80      	pop	{r7}
 801c224:	4770      	bx	lr

0801c226 <RegionUS915DlChannelReq>:

uint8_t RegionUS915DlChannelReq( DlChannelReqParams_t* dlChannelReq )
{
 801c226:	b480      	push	{r7}
 801c228:	b083      	sub	sp, #12
 801c22a:	af00      	add	r7, sp, #0
 801c22c:	6078      	str	r0, [r7, #4]
    return 0;
 801c22e:	2300      	movs	r3, #0
}
 801c230:	4618      	mov	r0, r3
 801c232:	370c      	adds	r7, #12
 801c234:	46bd      	mov	sp, r7
 801c236:	bc80      	pop	{r7}
 801c238:	4770      	bx	lr
	...

0801c23c <RegionUS915AlternateDr>:

int8_t RegionUS915AlternateDr( int8_t currentDr, AlternateDrType_t type )
{
 801c23c:	b480      	push	{r7}
 801c23e:	b083      	sub	sp, #12
 801c240:	af00      	add	r7, sp, #0
 801c242:	4603      	mov	r3, r0
 801c244:	460a      	mov	r2, r1
 801c246:	71fb      	strb	r3, [r7, #7]
 801c248:	4613      	mov	r3, r2
 801c24a:	71bb      	strb	r3, [r7, #6]
    // Alternates the data rate according to the channel sequence:
    // Eight times a 125kHz DR_0 and then one 500kHz DR_4 channel
    if( type == ALTERNATE_DR )
 801c24c:	79bb      	ldrb	r3, [r7, #6]
 801c24e:	2b00      	cmp	r3, #0
 801c250:	d108      	bne.n	801c264 <RegionUS915AlternateDr+0x28>
    {
        NvmCtx.JoinTrialsCounter++;
 801c252:	4b15      	ldr	r3, [pc, #84]	; (801c2a8 <RegionUS915AlternateDr+0x6c>)
 801c254:	f893 3399 	ldrb.w	r3, [r3, #921]	; 0x399
 801c258:	3301      	adds	r3, #1
 801c25a:	b2da      	uxtb	r2, r3
 801c25c:	4b12      	ldr	r3, [pc, #72]	; (801c2a8 <RegionUS915AlternateDr+0x6c>)
 801c25e:	f883 2399 	strb.w	r2, [r3, #921]	; 0x399
 801c262:	e007      	b.n	801c274 <RegionUS915AlternateDr+0x38>
    }
    else
    {
        NvmCtx.JoinTrialsCounter--;
 801c264:	4b10      	ldr	r3, [pc, #64]	; (801c2a8 <RegionUS915AlternateDr+0x6c>)
 801c266:	f893 3399 	ldrb.w	r3, [r3, #921]	; 0x399
 801c26a:	3b01      	subs	r3, #1
 801c26c:	b2da      	uxtb	r2, r3
 801c26e:	4b0e      	ldr	r3, [pc, #56]	; (801c2a8 <RegionUS915AlternateDr+0x6c>)
 801c270:	f883 2399 	strb.w	r2, [r3, #921]	; 0x399
    }

    if( NvmCtx.JoinTrialsCounter % 9 == 0 )
 801c274:	4b0c      	ldr	r3, [pc, #48]	; (801c2a8 <RegionUS915AlternateDr+0x6c>)
 801c276:	f893 2399 	ldrb.w	r2, [r3, #921]	; 0x399
 801c27a:	4b0c      	ldr	r3, [pc, #48]	; (801c2ac <RegionUS915AlternateDr+0x70>)
 801c27c:	fba3 1302 	umull	r1, r3, r3, r2
 801c280:	0859      	lsrs	r1, r3, #1
 801c282:	460b      	mov	r3, r1
 801c284:	00db      	lsls	r3, r3, #3
 801c286:	440b      	add	r3, r1
 801c288:	1ad3      	subs	r3, r2, r3
 801c28a:	b2db      	uxtb	r3, r3
 801c28c:	2b00      	cmp	r3, #0
 801c28e:	d102      	bne.n	801c296 <RegionUS915AlternateDr+0x5a>
    {
        // Use DR_4 every 9th times.
        currentDr = DR_4;
 801c290:	2304      	movs	r3, #4
 801c292:	71fb      	strb	r3, [r7, #7]
 801c294:	e001      	b.n	801c29a <RegionUS915AlternateDr+0x5e>
    }
    else
    {
        currentDr = DR_0;
 801c296:	2300      	movs	r3, #0
 801c298:	71fb      	strb	r3, [r7, #7]
    }
    return currentDr;
 801c29a:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 801c29e:	4618      	mov	r0, r3
 801c2a0:	370c      	adds	r7, #12
 801c2a2:	46bd      	mov	sp, r7
 801c2a4:	bc80      	pop	{r7}
 801c2a6:	4770      	bx	lr
 801c2a8:	20001390 	.word	0x20001390
 801c2ac:	38e38e39 	.word	0x38e38e39

0801c2b0 <RegionUS915NextChannel>:

LoRaMacStatus_t RegionUS915NextChannel( NextChanParams_t* nextChanParams, uint8_t* channel, TimerTime_t* time, TimerTime_t* aggregatedTimeOff )
{
 801c2b0:	b580      	push	{r7, lr}
 801c2b2:	b0a8      	sub	sp, #160	; 0xa0
 801c2b4:	af02      	add	r7, sp, #8
 801c2b6:	60f8      	str	r0, [r7, #12]
 801c2b8:	60b9      	str	r1, [r7, #8]
 801c2ba:	607a      	str	r2, [r7, #4]
 801c2bc:	603b      	str	r3, [r7, #0]
    uint8_t nbEnabledChannels = 0;
 801c2be:	2300      	movs	r3, #0
 801c2c0:	f887 3095 	strb.w	r3, [r7, #149]	; 0x95
    uint8_t nbRestrictedChannels = 0;
 801c2c4:	2300      	movs	r3, #0
 801c2c6:	f887 3094 	strb.w	r3, [r7, #148]	; 0x94
    uint8_t enabledChannels[US915_MAX_NB_CHANNELS] = { 0 };
 801c2ca:	2300      	movs	r3, #0
 801c2cc:	64fb      	str	r3, [r7, #76]	; 0x4c
 801c2ce:	f107 0350 	add.w	r3, r7, #80	; 0x50
 801c2d2:	2244      	movs	r2, #68	; 0x44
 801c2d4:	2100      	movs	r1, #0
 801c2d6:	4618      	mov	r0, r3
 801c2d8:	f004 fbfc 	bl	8020ad4 <memset>
    uint8_t newChannelIndex = 0;
 801c2dc:	2300      	movs	r3, #0
 801c2de:	f887 304b 	strb.w	r3, [r7, #75]	; 0x4b
    RegionCommonIdentifyChannelsParam_t identifyChannelsParam;
    RegionCommonCountNbOfEnabledChannelsParams_t countChannelsParams;
    LoRaMacStatus_t status = LORAMAC_STATUS_NO_CHANNEL_FOUND;
 801c2e2:	230c      	movs	r3, #12
 801c2e4:	f887 3096 	strb.w	r3, [r7, #150]	; 0x96

    // Count 125kHz channels
    if( RegionCommonCountChannels( NvmCtx.ChannelsMaskRemaining, 0, 4 ) == 0 )
 801c2e8:	2204      	movs	r2, #4
 801c2ea:	2100      	movs	r1, #0
 801c2ec:	485f      	ldr	r0, [pc, #380]	; (801c46c <RegionUS915NextChannel+0x1bc>)
 801c2ee:	f7fd f86a 	bl	80193c6 <RegionCommonCountChannels>
 801c2f2:	4603      	mov	r3, r0
 801c2f4:	2b00      	cmp	r3, #0
 801c2f6:	d108      	bne.n	801c30a <RegionUS915NextChannel+0x5a>
    { // Reactivate default channels
        RegionCommonChanMaskCopy( NvmCtx.ChannelsMaskRemaining, NvmCtx.ChannelsMask, 4  );
 801c2f8:	2204      	movs	r2, #4
 801c2fa:	495d      	ldr	r1, [pc, #372]	; (801c470 <RegionUS915NextChannel+0x1c0>)
 801c2fc:	485b      	ldr	r0, [pc, #364]	; (801c46c <RegionUS915NextChannel+0x1bc>)
 801c2fe:	f7fd f88e 	bl	801941e <RegionCommonChanMaskCopy>

        NvmCtx.JoinChannelGroupsCurrentIndex = 0;
 801c302:	4b5c      	ldr	r3, [pc, #368]	; (801c474 <RegionUS915NextChannel+0x1c4>)
 801c304:	2200      	movs	r2, #0
 801c306:	f883 2398 	strb.w	r2, [r3, #920]	; 0x398
    }
    // Check other channels
    if( nextChanParams->Datarate >= DR_4 )
 801c30a:	68fb      	ldr	r3, [r7, #12]
 801c30c:	f993 3008 	ldrsb.w	r3, [r3, #8]
 801c310:	2b03      	cmp	r3, #3
 801c312:	dd0b      	ble.n	801c32c <RegionUS915NextChannel+0x7c>
    {
        if( ( NvmCtx.ChannelsMaskRemaining[4] & CHANNELS_MASK_500KHZ_MASK ) == 0 )
 801c314:	4b57      	ldr	r3, [pc, #348]	; (801c474 <RegionUS915NextChannel+0x1c4>)
 801c316:	f8b3 3388 	ldrh.w	r3, [r3, #904]	; 0x388
 801c31a:	b2db      	uxtb	r3, r3
 801c31c:	2b00      	cmp	r3, #0
 801c31e:	d105      	bne.n	801c32c <RegionUS915NextChannel+0x7c>
        {
            NvmCtx.ChannelsMaskRemaining[4] = NvmCtx.ChannelsMask[4];
 801c320:	4b54      	ldr	r3, [pc, #336]	; (801c474 <RegionUS915NextChannel+0x1c4>)
 801c322:	f8b3 237c 	ldrh.w	r2, [r3, #892]	; 0x37c
 801c326:	4b53      	ldr	r3, [pc, #332]	; (801c474 <RegionUS915NextChannel+0x1c4>)
 801c328:	f8a3 2388 	strh.w	r2, [r3, #904]	; 0x388
        }
    }

    // Search how many channels are enabled
    countChannelsParams.Joined = nextChanParams->Joined;
 801c32c:	68fb      	ldr	r3, [r7, #12]
 801c32e:	7a5b      	ldrb	r3, [r3, #9]
 801c330:	753b      	strb	r3, [r7, #20]
    countChannelsParams.Datarate = nextChanParams->Datarate;
 801c332:	68fb      	ldr	r3, [r7, #12]
 801c334:	f993 3008 	ldrsb.w	r3, [r3, #8]
 801c338:	b2db      	uxtb	r3, r3
 801c33a:	757b      	strb	r3, [r7, #21]
    countChannelsParams.ChannelsMask = NvmCtx.ChannelsMaskRemaining;
 801c33c:	4b4b      	ldr	r3, [pc, #300]	; (801c46c <RegionUS915NextChannel+0x1bc>)
 801c33e:	61bb      	str	r3, [r7, #24]
    countChannelsParams.Channels = NvmCtx.Channels;
 801c340:	4b4c      	ldr	r3, [pc, #304]	; (801c474 <RegionUS915NextChannel+0x1c4>)
 801c342:	61fb      	str	r3, [r7, #28]
    countChannelsParams.Bands = NvmCtx.Bands;
 801c344:	4b4c      	ldr	r3, [pc, #304]	; (801c478 <RegionUS915NextChannel+0x1c8>)
 801c346:	623b      	str	r3, [r7, #32]
    countChannelsParams.MaxNbChannels = US915_MAX_NB_CHANNELS;
 801c348:	2348      	movs	r3, #72	; 0x48
 801c34a:	84bb      	strh	r3, [r7, #36]	; 0x24
    countChannelsParams.JoinChannels = 0;
 801c34c:	2300      	movs	r3, #0
 801c34e:	84fb      	strh	r3, [r7, #38]	; 0x26

    identifyChannelsParam.AggrTimeOff = nextChanParams->AggrTimeOff;
 801c350:	68fb      	ldr	r3, [r7, #12]
 801c352:	681b      	ldr	r3, [r3, #0]
 801c354:	62bb      	str	r3, [r7, #40]	; 0x28
    identifyChannelsParam.LastAggrTx = nextChanParams->LastAggrTx;
 801c356:	68fb      	ldr	r3, [r7, #12]
 801c358:	685b      	ldr	r3, [r3, #4]
 801c35a:	62fb      	str	r3, [r7, #44]	; 0x2c
    identifyChannelsParam.DutyCycleEnabled = nextChanParams->DutyCycleEnabled;
 801c35c:	68fb      	ldr	r3, [r7, #12]
 801c35e:	7a9b      	ldrb	r3, [r3, #10]
 801c360:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
    identifyChannelsParam.MaxBands = US915_MAX_NB_BANDS;
 801c364:	2301      	movs	r3, #1
 801c366:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31

    identifyChannelsParam.CountNbOfEnabledChannelsParam = &countChannelsParams;
 801c36a:	f107 0314 	add.w	r3, r7, #20
 801c36e:	647b      	str	r3, [r7, #68]	; 0x44

    identifyChannelsParam.ElapsedTimeSinceStartUp = nextChanParams->ElapsedTimeSinceStartUp;
 801c370:	68fa      	ldr	r2, [r7, #12]
 801c372:	f107 0334 	add.w	r3, r7, #52	; 0x34
 801c376:	320c      	adds	r2, #12
 801c378:	e892 0003 	ldmia.w	r2, {r0, r1}
 801c37c:	e883 0003 	stmia.w	r3, {r0, r1}
    identifyChannelsParam.LastTxIsJoinRequest = nextChanParams->LastTxIsJoinRequest;
 801c380:	68fb      	ldr	r3, [r7, #12]
 801c382:	7d1b      	ldrb	r3, [r3, #20]
 801c384:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
    identifyChannelsParam.ExpectedTimeOnAir = GetTimeOnAir( nextChanParams->Datarate, nextChanParams->PktLen );
 801c388:	68fb      	ldr	r3, [r7, #12]
 801c38a:	f993 2008 	ldrsb.w	r2, [r3, #8]
 801c38e:	68fb      	ldr	r3, [r7, #12]
 801c390:	8adb      	ldrh	r3, [r3, #22]
 801c392:	4619      	mov	r1, r3
 801c394:	4610      	mov	r0, r2
 801c396:	f7fe ff5d 	bl	801b254 <GetTimeOnAir>
 801c39a:	4603      	mov	r3, r0
 801c39c:	643b      	str	r3, [r7, #64]	; 0x40

    status = RegionCommonIdentifyChannels( &identifyChannelsParam, aggregatedTimeOff, enabledChannels,
 801c39e:	f107 0195 	add.w	r1, r7, #149	; 0x95
 801c3a2:	f107 024c 	add.w	r2, r7, #76	; 0x4c
 801c3a6:	f107 0028 	add.w	r0, r7, #40	; 0x28
 801c3aa:	687b      	ldr	r3, [r7, #4]
 801c3ac:	9301      	str	r3, [sp, #4]
 801c3ae:	f107 0394 	add.w	r3, r7, #148	; 0x94
 801c3b2:	9300      	str	r3, [sp, #0]
 801c3b4:	460b      	mov	r3, r1
 801c3b6:	6839      	ldr	r1, [r7, #0]
 801c3b8:	f7fd fb35 	bl	8019a26 <RegionCommonIdentifyChannels>
 801c3bc:	4603      	mov	r3, r0
 801c3be:	f887 3096 	strb.w	r3, [r7, #150]	; 0x96
                                           &nbEnabledChannels, &nbRestrictedChannels, time );

    if( status == LORAMAC_STATUS_OK )
 801c3c2:	f897 3096 	ldrb.w	r3, [r7, #150]	; 0x96
 801c3c6:	2b00      	cmp	r3, #0
 801c3c8:	d149      	bne.n	801c45e <RegionUS915NextChannel+0x1ae>
    {
        if( nextChanParams->Joined == true )
 801c3ca:	68fb      	ldr	r3, [r7, #12]
 801c3cc:	7a5b      	ldrb	r3, [r3, #9]
 801c3ce:	2b00      	cmp	r3, #0
 801c3d0:	d00f      	beq.n	801c3f2 <RegionUS915NextChannel+0x142>
        {
            // Choose randomly on of the remaining channels
            *channel = enabledChannels[randr( 0, nbEnabledChannels - 1 )];
 801c3d2:	f897 3095 	ldrb.w	r3, [r7, #149]	; 0x95
 801c3d6:	3b01      	subs	r3, #1
 801c3d8:	4619      	mov	r1, r3
 801c3da:	2000      	movs	r0, #0
 801c3dc:	f000 f8f0 	bl	801c5c0 <randr>
 801c3e0:	4603      	mov	r3, r0
 801c3e2:	f107 0298 	add.w	r2, r7, #152	; 0x98
 801c3e6:	4413      	add	r3, r2
 801c3e8:	f813 2c4c 	ldrb.w	r2, [r3, #-76]
 801c3ec:	68bb      	ldr	r3, [r7, #8]
 801c3ee:	701a      	strb	r2, [r3, #0]
 801c3f0:	e02e      	b.n	801c450 <RegionUS915NextChannel+0x1a0>
            // follow a random channel selection sequence. It probes alternating one out of a
            // group of eight 125 kHz channels followed by probing one 500 kHz channel each pass.
            // Each time a 125 kHz channel will be selected from another group.

            // 125kHz Channels (0 - 63) DR0
            if( nextChanParams->Datarate == DR_0 )
 801c3f2:	68fb      	ldr	r3, [r7, #12]
 801c3f4:	f993 3008 	ldrsb.w	r3, [r3, #8]
 801c3f8:	2b00      	cmp	r3, #0
 801c3fa:	d10e      	bne.n	801c41a <RegionUS915NextChannel+0x16a>
            {
                if( ComputeNext125kHzJoinChannel( &newChannelIndex ) == LORAMAC_STATUS_PARAMETER_INVALID )
 801c3fc:	f107 034b 	add.w	r3, r7, #75	; 0x4b
 801c400:	4618      	mov	r0, r3
 801c402:	f7fe fe1f 	bl	801b044 <ComputeNext125kHzJoinChannel>
 801c406:	4603      	mov	r3, r0
 801c408:	2b03      	cmp	r3, #3
 801c40a:	d101      	bne.n	801c410 <RegionUS915NextChannel+0x160>
                {
                    return LORAMAC_STATUS_PARAMETER_INVALID;
 801c40c:	2303      	movs	r3, #3
 801c40e:	e028      	b.n	801c462 <RegionUS915NextChannel+0x1b2>
                }
                *channel = newChannelIndex;
 801c410:	f897 204b 	ldrb.w	r2, [r7, #75]	; 0x4b
 801c414:	68bb      	ldr	r3, [r7, #8]
 801c416:	701a      	strb	r2, [r3, #0]
 801c418:	e01a      	b.n	801c450 <RegionUS915NextChannel+0x1a0>
            }
            // 500kHz Channels (64 - 71) DR4
            else
            {
                // Choose the next available channel
                uint8_t i = 0;
 801c41a:	2300      	movs	r3, #0
 801c41c:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
                while( ( ( NvmCtx.ChannelsMaskRemaining[4] & CHANNELS_MASK_500KHZ_MASK ) & ( 1 << i ) ) == 0 )
 801c420:	e004      	b.n	801c42c <RegionUS915NextChannel+0x17c>
                {
                    i++;
 801c422:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 801c426:	3301      	adds	r3, #1
 801c428:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
                while( ( ( NvmCtx.ChannelsMaskRemaining[4] & CHANNELS_MASK_500KHZ_MASK ) & ( 1 << i ) ) == 0 )
 801c42c:	4b11      	ldr	r3, [pc, #68]	; (801c474 <RegionUS915NextChannel+0x1c4>)
 801c42e:	f8b3 3388 	ldrh.w	r3, [r3, #904]	; 0x388
 801c432:	b2da      	uxtb	r2, r3
 801c434:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 801c438:	fa42 f303 	asr.w	r3, r2, r3
 801c43c:	f003 0301 	and.w	r3, r3, #1
 801c440:	2b00      	cmp	r3, #0
 801c442:	d0ee      	beq.n	801c422 <RegionUS915NextChannel+0x172>
                }
                *channel = 64 + i;
 801c444:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 801c448:	3340      	adds	r3, #64	; 0x40
 801c44a:	b2da      	uxtb	r2, r3
 801c44c:	68bb      	ldr	r3, [r7, #8]
 801c44e:	701a      	strb	r2, [r3, #0]
            }
        }

        // Disable the channel in the mask
        RegionCommonChanDisable( NvmCtx.ChannelsMaskRemaining, *channel, US915_MAX_NB_CHANNELS );
 801c450:	68bb      	ldr	r3, [r7, #8]
 801c452:	781b      	ldrb	r3, [r3, #0]
 801c454:	2248      	movs	r2, #72	; 0x48
 801c456:	4619      	mov	r1, r3
 801c458:	4804      	ldr	r0, [pc, #16]	; (801c46c <RegionUS915NextChannel+0x1bc>)
 801c45a:	f7fc ff80 	bl	801935e <RegionCommonChanDisable>
    }
    return status;
 801c45e:	f897 3096 	ldrb.w	r3, [r7, #150]	; 0x96
}
 801c462:	4618      	mov	r0, r3
 801c464:	3798      	adds	r7, #152	; 0x98
 801c466:	46bd      	mov	sp, r7
 801c468:	bd80      	pop	{r7, pc}
 801c46a:	bf00      	nop
 801c46c:	20001710 	.word	0x20001710
 801c470:	20001704 	.word	0x20001704
 801c474:	20001390 	.word	0x20001390
 801c478:	200016f0 	.word	0x200016f0

0801c47c <RegionUS915SetContinuousWave>:
{
    return LORAMAC_STATUS_PARAMETER_INVALID;
}

void RegionUS915SetContinuousWave( ContinuousWaveParams_t* continuousWave )
{
 801c47c:	b580      	push	{r7, lr}
 801c47e:	b084      	sub	sp, #16
 801c480:	af00      	add	r7, sp, #0
 801c482:	6078      	str	r0, [r7, #4]
    int8_t txPowerLimited = LimitTxPower( continuousWave->TxPower, NvmCtx.Bands[NvmCtx.Channels[continuousWave->Channel].Band].TxMaxPower, continuousWave->Datarate, NvmCtx.ChannelsMask );
 801c484:	687b      	ldr	r3, [r7, #4]
 801c486:	f993 0002 	ldrsb.w	r0, [r3, #2]
 801c48a:	687b      	ldr	r3, [r7, #4]
 801c48c:	781b      	ldrb	r3, [r3, #0]
 801c48e:	4619      	mov	r1, r3
 801c490:	4a1e      	ldr	r2, [pc, #120]	; (801c50c <RegionUS915SetContinuousWave+0x90>)
 801c492:	460b      	mov	r3, r1
 801c494:	005b      	lsls	r3, r3, #1
 801c496:	440b      	add	r3, r1
 801c498:	009b      	lsls	r3, r3, #2
 801c49a:	4413      	add	r3, r2
 801c49c:	3309      	adds	r3, #9
 801c49e:	781b      	ldrb	r3, [r3, #0]
 801c4a0:	4619      	mov	r1, r3
 801c4a2:	4a1a      	ldr	r2, [pc, #104]	; (801c50c <RegionUS915SetContinuousWave+0x90>)
 801c4a4:	460b      	mov	r3, r1
 801c4a6:	009b      	lsls	r3, r3, #2
 801c4a8:	440b      	add	r3, r1
 801c4aa:	009b      	lsls	r3, r3, #2
 801c4ac:	4413      	add	r3, r2
 801c4ae:	f203 3362 	addw	r3, r3, #866	; 0x362
 801c4b2:	f993 1000 	ldrsb.w	r1, [r3]
 801c4b6:	687b      	ldr	r3, [r7, #4]
 801c4b8:	f993 2001 	ldrsb.w	r2, [r3, #1]
 801c4bc:	4b14      	ldr	r3, [pc, #80]	; (801c510 <RegionUS915SetContinuousWave+0x94>)
 801c4be:	f7fe fe51 	bl	801b164 <LimitTxPower>
 801c4c2:	4603      	mov	r3, r0
 801c4c4:	73fb      	strb	r3, [r7, #15]
    int8_t phyTxPower = 0;
 801c4c6:	2300      	movs	r3, #0
 801c4c8:	73bb      	strb	r3, [r7, #14]
    uint32_t frequency = NvmCtx.Channels[continuousWave->Channel].Frequency;
 801c4ca:	687b      	ldr	r3, [r7, #4]
 801c4cc:	781b      	ldrb	r3, [r3, #0]
 801c4ce:	4619      	mov	r1, r3
 801c4d0:	4a0e      	ldr	r2, [pc, #56]	; (801c50c <RegionUS915SetContinuousWave+0x90>)
 801c4d2:	460b      	mov	r3, r1
 801c4d4:	005b      	lsls	r3, r3, #1
 801c4d6:	440b      	add	r3, r1
 801c4d8:	009b      	lsls	r3, r3, #2
 801c4da:	4413      	add	r3, r2
 801c4dc:	681b      	ldr	r3, [r3, #0]
 801c4de:	60bb      	str	r3, [r7, #8]

    // Calculate physical TX power
    phyTxPower = RegionCommonComputeTxPower( txPowerLimited, US915_DEFAULT_MAX_ERP, 0 );
 801c4e0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801c4e4:	f04f 0200 	mov.w	r2, #0
 801c4e8:	490a      	ldr	r1, [pc, #40]	; (801c514 <RegionUS915SetContinuousWave+0x98>)
 801c4ea:	4618      	mov	r0, r3
 801c4ec:	f7fd f9b0 	bl	8019850 <RegionCommonComputeTxPower>
 801c4f0:	4603      	mov	r3, r0
 801c4f2:	73bb      	strb	r3, [r7, #14]

    Radio.SetTxContinuousWave( frequency, phyTxPower, continuousWave->Timeout );
 801c4f4:	4b08      	ldr	r3, [pc, #32]	; (801c518 <RegionUS915SetContinuousWave+0x9c>)
 801c4f6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801c4f8:	687a      	ldr	r2, [r7, #4]
 801c4fa:	8992      	ldrh	r2, [r2, #12]
 801c4fc:	f997 100e 	ldrsb.w	r1, [r7, #14]
 801c500:	68b8      	ldr	r0, [r7, #8]
 801c502:	4798      	blx	r3
}
 801c504:	bf00      	nop
 801c506:	3710      	adds	r7, #16
 801c508:	46bd      	mov	sp, r7
 801c50a:	bd80      	pop	{r7, pc}
 801c50c:	20001390 	.word	0x20001390
 801c510:	20001704 	.word	0x20001704
 801c514:	41f00000 	.word	0x41f00000
 801c518:	08022be4 	.word	0x08022be4

0801c51c <RegionUS915ApplyDrOffset>:

uint8_t RegionUS915ApplyDrOffset( uint8_t downlinkDwellTime, int8_t dr, int8_t drOffset )
{
 801c51c:	b480      	push	{r7}
 801c51e:	b085      	sub	sp, #20
 801c520:	af00      	add	r7, sp, #0
 801c522:	4603      	mov	r3, r0
 801c524:	71fb      	strb	r3, [r7, #7]
 801c526:	460b      	mov	r3, r1
 801c528:	71bb      	strb	r3, [r7, #6]
 801c52a:	4613      	mov	r3, r2
 801c52c:	717b      	strb	r3, [r7, #5]
    int8_t datarate = DatarateOffsetsUS915[dr][drOffset];
 801c52e:	f997 2006 	ldrsb.w	r2, [r7, #6]
 801c532:	f997 3005 	ldrsb.w	r3, [r7, #5]
 801c536:	4909      	ldr	r1, [pc, #36]	; (801c55c <RegionUS915ApplyDrOffset+0x40>)
 801c538:	0092      	lsls	r2, r2, #2
 801c53a:	440a      	add	r2, r1
 801c53c:	4413      	add	r3, r2
 801c53e:	781b      	ldrb	r3, [r3, #0]
 801c540:	73fb      	strb	r3, [r7, #15]

    if( datarate < 0 )
 801c542:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801c546:	2b00      	cmp	r3, #0
 801c548:	da01      	bge.n	801c54e <RegionUS915ApplyDrOffset+0x32>
    {
        datarate = DR_0;
 801c54a:	2300      	movs	r3, #0
 801c54c:	73fb      	strb	r3, [r7, #15]
    }
    return datarate;
 801c54e:	7bfb      	ldrb	r3, [r7, #15]
}
 801c550:	4618      	mov	r0, r3
 801c552:	3714      	adds	r7, #20
 801c554:	46bd      	mov	sp, r7
 801c556:	bc80      	pop	{r7}
 801c558:	4770      	bx	lr
 801c55a:	bf00      	nop
 801c55c:	08022bb0 	.word	0x08022bb0

0801c560 <rand1>:
static uint32_t next = 1;

static int32_t rand1( void );

static int32_t rand1( void )
{
 801c560:	b480      	push	{r7}
 801c562:	af00      	add	r7, sp, #0
    return ( ( next = next * 1103515245L + 12345L ) % RAND_LOCAL_MAX );
 801c564:	4b0d      	ldr	r3, [pc, #52]	; (801c59c <rand1+0x3c>)
 801c566:	681b      	ldr	r3, [r3, #0]
 801c568:	4a0d      	ldr	r2, [pc, #52]	; (801c5a0 <rand1+0x40>)
 801c56a:	fb02 f303 	mul.w	r3, r2, r3
 801c56e:	f503 5340 	add.w	r3, r3, #12288	; 0x3000
 801c572:	3339      	adds	r3, #57	; 0x39
 801c574:	4a09      	ldr	r2, [pc, #36]	; (801c59c <rand1+0x3c>)
 801c576:	6013      	str	r3, [r2, #0]
 801c578:	4b08      	ldr	r3, [pc, #32]	; (801c59c <rand1+0x3c>)
 801c57a:	681a      	ldr	r2, [r3, #0]
 801c57c:	2303      	movs	r3, #3
 801c57e:	fba3 1302 	umull	r1, r3, r3, r2
 801c582:	1ad1      	subs	r1, r2, r3
 801c584:	0849      	lsrs	r1, r1, #1
 801c586:	440b      	add	r3, r1
 801c588:	0f99      	lsrs	r1, r3, #30
 801c58a:	460b      	mov	r3, r1
 801c58c:	07db      	lsls	r3, r3, #31
 801c58e:	1a5b      	subs	r3, r3, r1
 801c590:	1ad1      	subs	r1, r2, r3
 801c592:	460b      	mov	r3, r1
}
 801c594:	4618      	mov	r0, r3
 801c596:	46bd      	mov	sp, r7
 801c598:	bc80      	pop	{r7}
 801c59a:	4770      	bx	lr
 801c59c:	200001b4 	.word	0x200001b4
 801c5a0:	41c64e6d 	.word	0x41c64e6d

0801c5a4 <srand1>:

void srand1( uint32_t seed )
{
 801c5a4:	b480      	push	{r7}
 801c5a6:	b083      	sub	sp, #12
 801c5a8:	af00      	add	r7, sp, #0
 801c5aa:	6078      	str	r0, [r7, #4]
    next = seed;
 801c5ac:	4a03      	ldr	r2, [pc, #12]	; (801c5bc <srand1+0x18>)
 801c5ae:	687b      	ldr	r3, [r7, #4]
 801c5b0:	6013      	str	r3, [r2, #0]
}
 801c5b2:	bf00      	nop
 801c5b4:	370c      	adds	r7, #12
 801c5b6:	46bd      	mov	sp, r7
 801c5b8:	bc80      	pop	{r7}
 801c5ba:	4770      	bx	lr
 801c5bc:	200001b4 	.word	0x200001b4

0801c5c0 <randr>:
// Standard random functions redefinition end

int32_t randr( int32_t min, int32_t max )
{
 801c5c0:	b580      	push	{r7, lr}
 801c5c2:	b082      	sub	sp, #8
 801c5c4:	af00      	add	r7, sp, #0
 801c5c6:	6078      	str	r0, [r7, #4]
 801c5c8:	6039      	str	r1, [r7, #0]
    return ( int32_t )rand1( ) % ( max - min + 1 ) + min;
 801c5ca:	f7ff ffc9 	bl	801c560 <rand1>
 801c5ce:	4602      	mov	r2, r0
 801c5d0:	6839      	ldr	r1, [r7, #0]
 801c5d2:	687b      	ldr	r3, [r7, #4]
 801c5d4:	1acb      	subs	r3, r1, r3
 801c5d6:	3301      	adds	r3, #1
 801c5d8:	fb92 f1f3 	sdiv	r1, r2, r3
 801c5dc:	fb03 f301 	mul.w	r3, r3, r1
 801c5e0:	1ad2      	subs	r2, r2, r3
 801c5e2:	687b      	ldr	r3, [r7, #4]
 801c5e4:	4413      	add	r3, r2
}
 801c5e6:	4618      	mov	r0, r3
 801c5e8:	3708      	adds	r7, #8
 801c5ea:	46bd      	mov	sp, r7
 801c5ec:	bd80      	pop	{r7, pc}

0801c5ee <memcpy1>:

void memcpy1( uint8_t *dst, const uint8_t *src, uint16_t size )
{
 801c5ee:	b480      	push	{r7}
 801c5f0:	b085      	sub	sp, #20
 801c5f2:	af00      	add	r7, sp, #0
 801c5f4:	60f8      	str	r0, [r7, #12]
 801c5f6:	60b9      	str	r1, [r7, #8]
 801c5f8:	4613      	mov	r3, r2
 801c5fa:	80fb      	strh	r3, [r7, #6]
    while( size-- )
 801c5fc:	e007      	b.n	801c60e <memcpy1+0x20>
    {
        *dst++ = *src++;
 801c5fe:	68ba      	ldr	r2, [r7, #8]
 801c600:	1c53      	adds	r3, r2, #1
 801c602:	60bb      	str	r3, [r7, #8]
 801c604:	68fb      	ldr	r3, [r7, #12]
 801c606:	1c59      	adds	r1, r3, #1
 801c608:	60f9      	str	r1, [r7, #12]
 801c60a:	7812      	ldrb	r2, [r2, #0]
 801c60c:	701a      	strb	r2, [r3, #0]
    while( size-- )
 801c60e:	88fb      	ldrh	r3, [r7, #6]
 801c610:	1e5a      	subs	r2, r3, #1
 801c612:	80fa      	strh	r2, [r7, #6]
 801c614:	2b00      	cmp	r3, #0
 801c616:	d1f2      	bne.n	801c5fe <memcpy1+0x10>
    }
}
 801c618:	bf00      	nop
 801c61a:	bf00      	nop
 801c61c:	3714      	adds	r7, #20
 801c61e:	46bd      	mov	sp, r7
 801c620:	bc80      	pop	{r7}
 801c622:	4770      	bx	lr

0801c624 <memcpyr>:

void memcpyr( uint8_t *dst, const uint8_t *src, uint16_t size )
{
 801c624:	b480      	push	{r7}
 801c626:	b085      	sub	sp, #20
 801c628:	af00      	add	r7, sp, #0
 801c62a:	60f8      	str	r0, [r7, #12]
 801c62c:	60b9      	str	r1, [r7, #8]
 801c62e:	4613      	mov	r3, r2
 801c630:	80fb      	strh	r3, [r7, #6]
    dst = dst + ( size - 1 );
 801c632:	88fb      	ldrh	r3, [r7, #6]
 801c634:	3b01      	subs	r3, #1
 801c636:	68fa      	ldr	r2, [r7, #12]
 801c638:	4413      	add	r3, r2
 801c63a:	60fb      	str	r3, [r7, #12]
    while( size-- )
 801c63c:	e007      	b.n	801c64e <memcpyr+0x2a>
    {
        *dst-- = *src++;
 801c63e:	68ba      	ldr	r2, [r7, #8]
 801c640:	1c53      	adds	r3, r2, #1
 801c642:	60bb      	str	r3, [r7, #8]
 801c644:	68fb      	ldr	r3, [r7, #12]
 801c646:	1e59      	subs	r1, r3, #1
 801c648:	60f9      	str	r1, [r7, #12]
 801c64a:	7812      	ldrb	r2, [r2, #0]
 801c64c:	701a      	strb	r2, [r3, #0]
    while( size-- )
 801c64e:	88fb      	ldrh	r3, [r7, #6]
 801c650:	1e5a      	subs	r2, r3, #1
 801c652:	80fa      	strh	r2, [r7, #6]
 801c654:	2b00      	cmp	r3, #0
 801c656:	d1f2      	bne.n	801c63e <memcpyr+0x1a>
    }
}
 801c658:	bf00      	nop
 801c65a:	bf00      	nop
 801c65c:	3714      	adds	r7, #20
 801c65e:	46bd      	mov	sp, r7
 801c660:	bc80      	pop	{r7}
 801c662:	4770      	bx	lr

0801c664 <memset1>:

void memset1( uint8_t *dst, uint8_t value, uint16_t size )
{
 801c664:	b480      	push	{r7}
 801c666:	b083      	sub	sp, #12
 801c668:	af00      	add	r7, sp, #0
 801c66a:	6078      	str	r0, [r7, #4]
 801c66c:	460b      	mov	r3, r1
 801c66e:	70fb      	strb	r3, [r7, #3]
 801c670:	4613      	mov	r3, r2
 801c672:	803b      	strh	r3, [r7, #0]
    while( size-- )
 801c674:	e004      	b.n	801c680 <memset1+0x1c>
    {
        *dst++ = value;
 801c676:	687b      	ldr	r3, [r7, #4]
 801c678:	1c5a      	adds	r2, r3, #1
 801c67a:	607a      	str	r2, [r7, #4]
 801c67c:	78fa      	ldrb	r2, [r7, #3]
 801c67e:	701a      	strb	r2, [r3, #0]
    while( size-- )
 801c680:	883b      	ldrh	r3, [r7, #0]
 801c682:	1e5a      	subs	r2, r3, #1
 801c684:	803a      	strh	r2, [r7, #0]
 801c686:	2b00      	cmp	r3, #0
 801c688:	d1f5      	bne.n	801c676 <memset1+0x12>
    }
}
 801c68a:	bf00      	nop
 801c68c:	bf00      	nop
 801c68e:	370c      	adds	r7, #12
 801c690:	46bd      	mov	sp, r7
 801c692:	bc80      	pop	{r7}
 801c694:	4770      	bx	lr

0801c696 <LL_GPIO_SetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 801c696:	b480      	push	{r7}
 801c698:	b083      	sub	sp, #12
 801c69a:	af00      	add	r7, sp, #0
 801c69c:	6078      	str	r0, [r7, #4]
 801c69e:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 801c6a0:	687b      	ldr	r3, [r7, #4]
 801c6a2:	683a      	ldr	r2, [r7, #0]
 801c6a4:	619a      	str	r2, [r3, #24]
}
 801c6a6:	bf00      	nop
 801c6a8:	370c      	adds	r7, #12
 801c6aa:	46bd      	mov	sp, r7
 801c6ac:	bc80      	pop	{r7}
 801c6ae:	4770      	bx	lr

0801c6b0 <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 801c6b0:	b480      	push	{r7}
 801c6b2:	b083      	sub	sp, #12
 801c6b4:	af00      	add	r7, sp, #0
 801c6b6:	6078      	str	r0, [r7, #4]
 801c6b8:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 801c6ba:	687b      	ldr	r3, [r7, #4]
 801c6bc:	683a      	ldr	r2, [r7, #0]
 801c6be:	629a      	str	r2, [r3, #40]	; 0x28
}
 801c6c0:	bf00      	nop
 801c6c2:	370c      	adds	r7, #12
 801c6c4:	46bd      	mov	sp, r7
 801c6c6:	bc80      	pop	{r7}
 801c6c8:	4770      	bx	lr
	...

0801c6cc <RadioSetRxGenericConfig>:
 */
TimerEvent_t TxTimeoutTimer;
TimerEvent_t RxTimeoutTimer;
/* Exported functions ---------------------------------------------------------*/
static int32_t RadioSetRxGenericConfig( GenericModems_t modem, RxConfigGeneric_t* config, uint32_t rxContinuous, uint32_t symbTimeout)
{
 801c6cc:	b580      	push	{r7, lr}
 801c6ce:	b08a      	sub	sp, #40	; 0x28
 801c6d0:	af00      	add	r7, sp, #0
 801c6d2:	60b9      	str	r1, [r7, #8]
 801c6d4:	607a      	str	r2, [r7, #4]
 801c6d6:	603b      	str	r3, [r7, #0]
 801c6d8:	4603      	mov	r3, r0
 801c6da:	73fb      	strb	r3, [r7, #15]
    int32_t status=0;
 801c6dc:	2300      	movs	r3, #0
 801c6de:	61fb      	str	r3, [r7, #28]
    uint8_t syncword[8]={0};
 801c6e0:	2300      	movs	r3, #0
 801c6e2:	617b      	str	r3, [r7, #20]
 801c6e4:	2300      	movs	r3, #0
 801c6e6:	61bb      	str	r3, [r7, #24]
    uint8_t MaxPayloadLength;
    if( rxContinuous != 0 )
 801c6e8:	687b      	ldr	r3, [r7, #4]
 801c6ea:	2b00      	cmp	r3, #0
 801c6ec:	d001      	beq.n	801c6f2 <RadioSetRxGenericConfig+0x26>
    {
        symbTimeout = 0;
 801c6ee:	2300      	movs	r3, #0
 801c6f0:	603b      	str	r3, [r7, #0]
    }
    SubgRf.RxContinuous = (rxContinuous==0)? false :true;
 801c6f2:	687b      	ldr	r3, [r7, #4]
 801c6f4:	2b00      	cmp	r3, #0
 801c6f6:	bf14      	ite	ne
 801c6f8:	2301      	movne	r3, #1
 801c6fa:	2300      	moveq	r3, #0
 801c6fc:	b2da      	uxtb	r2, r3
 801c6fe:	4bb3      	ldr	r3, [pc, #716]	; (801c9cc <RadioSetRxGenericConfig+0x300>)
 801c700:	705a      	strb	r2, [r3, #1]

    switch( modem )
 801c702:	7bfb      	ldrb	r3, [r7, #15]
 801c704:	2b00      	cmp	r3, #0
 801c706:	d003      	beq.n	801c710 <RadioSetRxGenericConfig+0x44>
 801c708:	2b01      	cmp	r3, #1
 801c70a:	f000 80aa 	beq.w	801c862 <RadioSetRxGenericConfig+0x196>

            // Timeout Max, Timeout handled directly in SetRx function
            SubgRf.RxTimeout = 0xFFFF;
            break;
        default:
            break;
 801c70e:	e158      	b.n	801c9c2 <RadioSetRxGenericConfig+0x2f6>
            if ((config->fsk.BitRate== 0) || (config->fsk.PreambleLen== 0))
 801c710:	68bb      	ldr	r3, [r7, #8]
 801c712:	68db      	ldr	r3, [r3, #12]
 801c714:	2b00      	cmp	r3, #0
 801c716:	d003      	beq.n	801c720 <RadioSetRxGenericConfig+0x54>
 801c718:	68bb      	ldr	r3, [r7, #8]
 801c71a:	691b      	ldr	r3, [r3, #16]
 801c71c:	2b00      	cmp	r3, #0
 801c71e:	d102      	bne.n	801c726 <RadioSetRxGenericConfig+0x5a>
                return -1;
 801c720:	f04f 33ff 	mov.w	r3, #4294967295
 801c724:	e14e      	b.n	801c9c4 <RadioSetRxGenericConfig+0x2f8>
            if ( config->fsk.SyncWordLength>8)
 801c726:	68bb      	ldr	r3, [r7, #8]
 801c728:	7d5b      	ldrb	r3, [r3, #21]
 801c72a:	2b08      	cmp	r3, #8
 801c72c:	d902      	bls.n	801c734 <RadioSetRxGenericConfig+0x68>
                return -1;
 801c72e:	f04f 33ff 	mov.w	r3, #4294967295
 801c732:	e147      	b.n	801c9c4 <RadioSetRxGenericConfig+0x2f8>
                for(int i =0; i<config->fsk.SyncWordLength; i++)
 801c734:	2300      	movs	r3, #0
 801c736:	623b      	str	r3, [r7, #32]
 801c738:	e00d      	b.n	801c756 <RadioSetRxGenericConfig+0x8a>
                    syncword[i]=config->fsk.SyncWord[i];
 801c73a:	68bb      	ldr	r3, [r7, #8]
 801c73c:	699a      	ldr	r2, [r3, #24]
 801c73e:	6a3b      	ldr	r3, [r7, #32]
 801c740:	4413      	add	r3, r2
 801c742:	7819      	ldrb	r1, [r3, #0]
 801c744:	f107 0214 	add.w	r2, r7, #20
 801c748:	6a3b      	ldr	r3, [r7, #32]
 801c74a:	4413      	add	r3, r2
 801c74c:	460a      	mov	r2, r1
 801c74e:	701a      	strb	r2, [r3, #0]
                for(int i =0; i<config->fsk.SyncWordLength; i++)
 801c750:	6a3b      	ldr	r3, [r7, #32]
 801c752:	3301      	adds	r3, #1
 801c754:	623b      	str	r3, [r7, #32]
 801c756:	68bb      	ldr	r3, [r7, #8]
 801c758:	7d5b      	ldrb	r3, [r3, #21]
 801c75a:	461a      	mov	r2, r3
 801c75c:	6a3b      	ldr	r3, [r7, #32]
 801c75e:	4293      	cmp	r3, r2
 801c760:	dbeb      	blt.n	801c73a <RadioSetRxGenericConfig+0x6e>
            if( config->fsk.LengthMode == RADIO_FSK_PACKET_FIXED_LENGTH )
 801c762:	68bb      	ldr	r3, [r7, #8]
 801c764:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 801c768:	2b00      	cmp	r3, #0
 801c76a:	d104      	bne.n	801c776 <RadioSetRxGenericConfig+0xaa>
                MaxPayloadLength = config->fsk.MaxPayloadLength;
 801c76c:	68bb      	ldr	r3, [r7, #8]
 801c76e:	69db      	ldr	r3, [r3, #28]
 801c770:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 801c774:	e002      	b.n	801c77c <RadioSetRxGenericConfig+0xb0>
                MaxPayloadLength = 0xFF;
 801c776:	23ff      	movs	r3, #255	; 0xff
 801c778:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            SUBGRF_SetStopRxTimerOnPreambleDetect( (config->fsk.StopTimerOnPreambleDetect==0)? false:true );
 801c77c:	68bb      	ldr	r3, [r7, #8]
 801c77e:	681b      	ldr	r3, [r3, #0]
 801c780:	2b00      	cmp	r3, #0
 801c782:	bf14      	ite	ne
 801c784:	2301      	movne	r3, #1
 801c786:	2300      	moveq	r3, #0
 801c788:	b2db      	uxtb	r3, r3
 801c78a:	4618      	mov	r0, r3
 801c78c:	f002 f820 	bl	801e7d0 <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 801c790:	4b8e      	ldr	r3, [pc, #568]	; (801c9cc <RadioSetRxGenericConfig+0x300>)
 801c792:	2200      	movs	r2, #0
 801c794:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = config->fsk.BitRate;
 801c798:	68bb      	ldr	r3, [r7, #8]
 801c79a:	68db      	ldr	r3, [r3, #12]
 801c79c:	4a8b      	ldr	r2, [pc, #556]	; (801c9cc <RadioSetRxGenericConfig+0x300>)
 801c79e:	63d3      	str	r3, [r2, #60]	; 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = (RadioModShapings_t) config->fsk.ModulationShaping;
 801c7a0:	68bb      	ldr	r3, [r7, #8]
 801c7a2:	791a      	ldrb	r2, [r3, #4]
 801c7a4:	4b89      	ldr	r3, [pc, #548]	; (801c9cc <RadioSetRxGenericConfig+0x300>)
 801c7a6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = RadioGetFskBandwidthRegValue(config->fsk.Bandwidth);
 801c7aa:	68bb      	ldr	r3, [r7, #8]
 801c7ac:	689b      	ldr	r3, [r3, #8]
 801c7ae:	4618      	mov	r0, r3
 801c7b0:	f000 fa78 	bl	801cca4 <RadioGetFskBandwidthRegValue>
 801c7b4:	4603      	mov	r3, r0
 801c7b6:	461a      	mov	r2, r3
 801c7b8:	4b84      	ldr	r3, [pc, #528]	; (801c9cc <RadioSetRxGenericConfig+0x300>)
 801c7ba:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 801c7be:	4b83      	ldr	r3, [pc, #524]	; (801c9cc <RadioSetRxGenericConfig+0x300>)
 801c7c0:	2200      	movs	r2, #0
 801c7c2:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( config->fsk.PreambleLen) << 3 ; // convert byte into bit
 801c7c4:	68bb      	ldr	r3, [r7, #8]
 801c7c6:	691b      	ldr	r3, [r3, #16]
 801c7c8:	b29b      	uxth	r3, r3
 801c7ca:	00db      	lsls	r3, r3, #3
 801c7cc:	b29a      	uxth	r2, r3
 801c7ce:	4b7f      	ldr	r3, [pc, #508]	; (801c9cc <RadioSetRxGenericConfig+0x300>)
 801c7d0:	821a      	strh	r2, [r3, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = (RadioPreambleDetection_t) config->fsk.PreambleMinDetect;
 801c7d2:	68bb      	ldr	r3, [r7, #8]
 801c7d4:	7d1a      	ldrb	r2, [r3, #20]
 801c7d6:	4b7d      	ldr	r3, [pc, #500]	; (801c9cc <RadioSetRxGenericConfig+0x300>)
 801c7d8:	749a      	strb	r2, [r3, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = (config->fsk.SyncWordLength) << 3; // convert byte into bit
 801c7da:	68bb      	ldr	r3, [r7, #8]
 801c7dc:	7d5b      	ldrb	r3, [r3, #21]
 801c7de:	00db      	lsls	r3, r3, #3
 801c7e0:	b2da      	uxtb	r2, r3
 801c7e2:	4b7a      	ldr	r3, [pc, #488]	; (801c9cc <RadioSetRxGenericConfig+0x300>)
 801c7e4:	74da      	strb	r2, [r3, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = (RadioAddressComp_t)config->fsk.AddrComp;
 801c7e6:	68bb      	ldr	r3, [r7, #8]
 801c7e8:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
 801c7ec:	4b77      	ldr	r3, [pc, #476]	; (801c9cc <RadioSetRxGenericConfig+0x300>)
 801c7ee:	751a      	strb	r2, [r3, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = (RadioPacketLengthModes_t) config->fsk.LengthMode;
 801c7f0:	68bb      	ldr	r3, [r7, #8]
 801c7f2:	f893 2023 	ldrb.w	r2, [r3, #35]	; 0x23
 801c7f6:	4b75      	ldr	r3, [pc, #468]	; (801c9cc <RadioSetRxGenericConfig+0x300>)
 801c7f8:	755a      	strb	r2, [r3, #21]
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength;
 801c7fa:	4a74      	ldr	r2, [pc, #464]	; (801c9cc <RadioSetRxGenericConfig+0x300>)
 801c7fc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801c800:	7593      	strb	r3, [r2, #22]
            SubgRf.PacketParams.Params.Gfsk.CrcLength = (RadioCrcTypes_t) config->fsk.CrcLength;
 801c802:	68bb      	ldr	r3, [r7, #8]
 801c804:	f893 2024 	ldrb.w	r2, [r3, #36]	; 0x24
 801c808:	4b70      	ldr	r3, [pc, #448]	; (801c9cc <RadioSetRxGenericConfig+0x300>)
 801c80a:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = (RadioDcFree_t) config->fsk.Whitening;
 801c80c:	68bb      	ldr	r3, [r7, #8]
 801c80e:	f893 2028 	ldrb.w	r2, [r3, #40]	; 0x28
 801c812:	4b6e      	ldr	r3, [pc, #440]	; (801c9cc <RadioSetRxGenericConfig+0x300>)
 801c814:	761a      	strb	r2, [r3, #24]
            RadioStandby( );
 801c816:	f001 f916 	bl	801da46 <RadioStandby>
            RadioSetModem(  MODEM_FSK );
 801c81a:	2000      	movs	r0, #0
 801c81c:	f000 fad8 	bl	801cdd0 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801c820:	486b      	ldr	r0, [pc, #428]	; (801c9d0 <RadioSetRxGenericConfig+0x304>)
 801c822:	f002 fa1b 	bl	801ec5c <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801c826:	486b      	ldr	r0, [pc, #428]	; (801c9d4 <RadioSetRxGenericConfig+0x308>)
 801c828:	f002 fae6 	bl	801edf8 <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( syncword );
 801c82c:	f107 0314 	add.w	r3, r7, #20
 801c830:	4618      	mov	r0, r3
 801c832:	f001 fdf0 	bl	801e416 <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( config->fsk.whiteSeed );
 801c836:	68bb      	ldr	r3, [r7, #8]
 801c838:	8c1b      	ldrh	r3, [r3, #32]
 801c83a:	4618      	mov	r0, r3
 801c83c:	f001 fe3a 	bl	801e4b4 <SUBGRF_SetWhiteningSeed>
            SUBGRF_SetCrcPolynomial(config->fsk.CrcPolynomial );
 801c840:	68bb      	ldr	r3, [r7, #8]
 801c842:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 801c844:	4618      	mov	r0, r3
 801c846:	f001 fe15 	bl	801e474 <SUBGRF_SetCrcPolynomial>
            SubgRf.RxTimeout = ( uint32_t )( (symbTimeout * 1000* 8 )/config->fsk.BitRate );
 801c84a:	683b      	ldr	r3, [r7, #0]
 801c84c:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 801c850:	fb02 f203 	mul.w	r2, r2, r3
 801c854:	68bb      	ldr	r3, [r7, #8]
 801c856:	68db      	ldr	r3, [r3, #12]
 801c858:	fbb2 f3f3 	udiv	r3, r2, r3
 801c85c:	4a5b      	ldr	r2, [pc, #364]	; (801c9cc <RadioSetRxGenericConfig+0x300>)
 801c85e:	6093      	str	r3, [r2, #8]
            break;
 801c860:	e0af      	b.n	801c9c2 <RadioSetRxGenericConfig+0x2f6>
            if  (config->lora.PreambleLen== 0)
 801c862:	68bb      	ldr	r3, [r7, #8]
 801c864:	8e9b      	ldrh	r3, [r3, #52]	; 0x34
 801c866:	2b00      	cmp	r3, #0
 801c868:	d102      	bne.n	801c870 <RadioSetRxGenericConfig+0x1a4>
                return -1;
 801c86a:	f04f 33ff 	mov.w	r3, #4294967295
 801c86e:	e0a9      	b.n	801c9c4 <RadioSetRxGenericConfig+0x2f8>
            if( config->lora.LengthMode == RADIO_LORA_PACKET_FIXED_LENGTH )
 801c870:	68bb      	ldr	r3, [r7, #8]
 801c872:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 801c876:	2b01      	cmp	r3, #1
 801c878:	d104      	bne.n	801c884 <RadioSetRxGenericConfig+0x1b8>
                MaxPayloadLength = config->fsk.MaxPayloadLength;
 801c87a:	68bb      	ldr	r3, [r7, #8]
 801c87c:	69db      	ldr	r3, [r3, #28]
 801c87e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 801c882:	e002      	b.n	801c88a <RadioSetRxGenericConfig+0x1be>
                MaxPayloadLength = 0xFF;
 801c884:	23ff      	movs	r3, #255	; 0xff
 801c886:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            SUBGRF_SetStopRxTimerOnPreambleDetect(  (config->lora.StopTimerOnPreambleDetect==0)? false:true  );
 801c88a:	68bb      	ldr	r3, [r7, #8]
 801c88c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801c88e:	2b00      	cmp	r3, #0
 801c890:	bf14      	ite	ne
 801c892:	2301      	movne	r3, #1
 801c894:	2300      	moveq	r3, #0
 801c896:	b2db      	uxtb	r3, r3
 801c898:	4618      	mov	r0, r3
 801c89a:	f001 ff99 	bl	801e7d0 <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SUBGRF_SetLoRaSymbNumTimeout( symbTimeout );
 801c89e:	683b      	ldr	r3, [r7, #0]
 801c8a0:	b2db      	uxtb	r3, r3
 801c8a2:	4618      	mov	r0, r3
 801c8a4:	f001 ffa6 	bl	801e7f4 <SUBGRF_SetLoRaSymbNumTimeout>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 801c8a8:	4b48      	ldr	r3, [pc, #288]	; (801c9cc <RadioSetRxGenericConfig+0x300>)
 801c8aa:	2201      	movs	r2, #1
 801c8ac:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = (RadioLoRaSpreadingFactors_t) config->lora.SpreadingFactor;
 801c8b0:	68bb      	ldr	r3, [r7, #8]
 801c8b2:	f893 2030 	ldrb.w	r2, [r3, #48]	; 0x30
 801c8b6:	4b45      	ldr	r3, [pc, #276]	; (801c9cc <RadioSetRxGenericConfig+0x300>)
 801c8b8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
            SubgRf.ModulationParams.Params.LoRa.Bandwidth = (RadioLoRaBandwidths_t) config->lora.Bandwidth;
 801c8bc:	68bb      	ldr	r3, [r7, #8]
 801c8be:	f893 2031 	ldrb.w	r2, [r3, #49]	; 0x31
 801c8c2:	4b42      	ldr	r3, [pc, #264]	; (801c9cc <RadioSetRxGenericConfig+0x300>)
 801c8c4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
            SubgRf.ModulationParams.Params.LoRa.CodingRate = (RadioLoRaCodingRates_t) config->lora.Coderate;
 801c8c8:	68bb      	ldr	r3, [r7, #8]
 801c8ca:	f893 2032 	ldrb.w	r2, [r3, #50]	; 0x32
 801c8ce:	4b3f      	ldr	r3, [pc, #252]	; (801c9cc <RadioSetRxGenericConfig+0x300>)
 801c8d0:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
            switch (config->lora.LowDatarateOptimize)
 801c8d4:	68bb      	ldr	r3, [r7, #8]
 801c8d6:	f893 3033 	ldrb.w	r3, [r3, #51]	; 0x33
 801c8da:	2b02      	cmp	r3, #2
 801c8dc:	d010      	beq.n	801c900 <RadioSetRxGenericConfig+0x234>
 801c8de:	2b02      	cmp	r3, #2
 801c8e0:	dc22      	bgt.n	801c928 <RadioSetRxGenericConfig+0x25c>
 801c8e2:	2b00      	cmp	r3, #0
 801c8e4:	d002      	beq.n	801c8ec <RadioSetRxGenericConfig+0x220>
 801c8e6:	2b01      	cmp	r3, #1
 801c8e8:	d005      	beq.n	801c8f6 <RadioSetRxGenericConfig+0x22a>
                break;
 801c8ea:	e01d      	b.n	801c928 <RadioSetRxGenericConfig+0x25c>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 801c8ec:	4b37      	ldr	r3, [pc, #220]	; (801c9cc <RadioSetRxGenericConfig+0x300>)
 801c8ee:	2200      	movs	r2, #0
 801c8f0:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
                break;
 801c8f4:	e019      	b.n	801c92a <RadioSetRxGenericConfig+0x25e>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 801c8f6:	4b35      	ldr	r3, [pc, #212]	; (801c9cc <RadioSetRxGenericConfig+0x300>)
 801c8f8:	2201      	movs	r2, #1
 801c8fa:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
                break;
 801c8fe:	e014      	b.n	801c92a <RadioSetRxGenericConfig+0x25e>
                if ((config->lora.SpreadingFactor==RADIO_LORA_SF11) || (config->lora.SpreadingFactor==RADIO_LORA_SF12))
 801c900:	68bb      	ldr	r3, [r7, #8]
 801c902:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 801c906:	2b0b      	cmp	r3, #11
 801c908:	d004      	beq.n	801c914 <RadioSetRxGenericConfig+0x248>
 801c90a:	68bb      	ldr	r3, [r7, #8]
 801c90c:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 801c910:	2b0c      	cmp	r3, #12
 801c912:	d104      	bne.n	801c91e <RadioSetRxGenericConfig+0x252>
                  SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 801c914:	4b2d      	ldr	r3, [pc, #180]	; (801c9cc <RadioSetRxGenericConfig+0x300>)
 801c916:	2201      	movs	r2, #1
 801c918:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
                break;
 801c91c:	e005      	b.n	801c92a <RadioSetRxGenericConfig+0x25e>
                  SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 801c91e:	4b2b      	ldr	r3, [pc, #172]	; (801c9cc <RadioSetRxGenericConfig+0x300>)
 801c920:	2200      	movs	r2, #0
 801c922:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
                break;
 801c926:	e000      	b.n	801c92a <RadioSetRxGenericConfig+0x25e>
                break;
 801c928:	bf00      	nop
            SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 801c92a:	4b28      	ldr	r3, [pc, #160]	; (801c9cc <RadioSetRxGenericConfig+0x300>)
 801c92c:	2201      	movs	r2, #1
 801c92e:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.LoRa.PreambleLength = config->lora.PreambleLen;
 801c930:	68bb      	ldr	r3, [r7, #8]
 801c932:	8e9a      	ldrh	r2, [r3, #52]	; 0x34
 801c934:	4b25      	ldr	r3, [pc, #148]	; (801c9cc <RadioSetRxGenericConfig+0x300>)
 801c936:	839a      	strh	r2, [r3, #28]
            SubgRf.PacketParams.Params.LoRa.HeaderType = (RadioLoRaPacketLengthsMode_t) config->lora.LengthMode;
 801c938:	68bb      	ldr	r3, [r7, #8]
 801c93a:	f893 2036 	ldrb.w	r2, [r3, #54]	; 0x36
 801c93e:	4b23      	ldr	r3, [pc, #140]	; (801c9cc <RadioSetRxGenericConfig+0x300>)
 801c940:	779a      	strb	r2, [r3, #30]
            SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength;
 801c942:	4a22      	ldr	r2, [pc, #136]	; (801c9cc <RadioSetRxGenericConfig+0x300>)
 801c944:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801c948:	77d3      	strb	r3, [r2, #31]
            SubgRf.PacketParams.Params.LoRa.CrcMode = (RadioLoRaCrcModes_t) config->lora.CrcMode;
 801c94a:	68bb      	ldr	r3, [r7, #8]
 801c94c:	f893 2038 	ldrb.w	r2, [r3, #56]	; 0x38
 801c950:	4b1e      	ldr	r3, [pc, #120]	; (801c9cc <RadioSetRxGenericConfig+0x300>)
 801c952:	f883 2020 	strb.w	r2, [r3, #32]
            SubgRf.PacketParams.Params.LoRa.InvertIQ = (RadioLoRaIQModes_t) config->lora.IqInverted;
 801c956:	68bb      	ldr	r3, [r7, #8]
 801c958:	f893 2039 	ldrb.w	r2, [r3, #57]	; 0x39
 801c95c:	4b1b      	ldr	r3, [pc, #108]	; (801c9cc <RadioSetRxGenericConfig+0x300>)
 801c95e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
            RadioStandby( );
 801c962:	f001 f870 	bl	801da46 <RadioStandby>
            RadioSetModem( MODEM_LORA );
 801c966:	2001      	movs	r0, #1
 801c968:	f000 fa32 	bl	801cdd0 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801c96c:	4818      	ldr	r0, [pc, #96]	; (801c9d0 <RadioSetRxGenericConfig+0x304>)
 801c96e:	f002 f975 	bl	801ec5c <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801c972:	4818      	ldr	r0, [pc, #96]	; (801c9d4 <RadioSetRxGenericConfig+0x308>)
 801c974:	f002 fa40 	bl	801edf8 <SUBGRF_SetPacketParams>
            if( SubgRf.PacketParams.Params.LoRa.InvertIQ == LORA_IQ_INVERTED )
 801c978:	4b14      	ldr	r3, [pc, #80]	; (801c9cc <RadioSetRxGenericConfig+0x300>)
 801c97a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 801c97e:	2b01      	cmp	r3, #1
 801c980:	d10d      	bne.n	801c99e <RadioSetRxGenericConfig+0x2d2>
                SUBGRF_WriteRegister( 0x0736, SUBGRF_ReadRegister( 0x0736 ) & ~( 1 << 2 ) );
 801c982:	f240 7036 	movw	r0, #1846	; 0x736
 801c986:	f002 fb9f 	bl	801f0c8 <SUBGRF_ReadRegister>
 801c98a:	4603      	mov	r3, r0
 801c98c:	f023 0304 	bic.w	r3, r3, #4
 801c990:	b2db      	uxtb	r3, r3
 801c992:	4619      	mov	r1, r3
 801c994:	f240 7036 	movw	r0, #1846	; 0x736
 801c998:	f002 fb82 	bl	801f0a0 <SUBGRF_WriteRegister>
 801c99c:	e00c      	b.n	801c9b8 <RadioSetRxGenericConfig+0x2ec>
                SUBGRF_WriteRegister( 0x0736, SUBGRF_ReadRegister( 0x0736 ) | ( 1 << 2 ) );
 801c99e:	f240 7036 	movw	r0, #1846	; 0x736
 801c9a2:	f002 fb91 	bl	801f0c8 <SUBGRF_ReadRegister>
 801c9a6:	4603      	mov	r3, r0
 801c9a8:	f043 0304 	orr.w	r3, r3, #4
 801c9ac:	b2db      	uxtb	r3, r3
 801c9ae:	4619      	mov	r1, r3
 801c9b0:	f240 7036 	movw	r0, #1846	; 0x736
 801c9b4:	f002 fb74 	bl	801f0a0 <SUBGRF_WriteRegister>
            SubgRf.RxTimeout = 0xFFFF;
 801c9b8:	4b04      	ldr	r3, [pc, #16]	; (801c9cc <RadioSetRxGenericConfig+0x300>)
 801c9ba:	f64f 72ff 	movw	r2, #65535	; 0xffff
 801c9be:	609a      	str	r2, [r3, #8]
            break;
 801c9c0:	bf00      	nop
    }
    return status;
 801c9c2:	69fb      	ldr	r3, [r7, #28]
}
 801c9c4:	4618      	mov	r0, r3
 801c9c6:	3728      	adds	r7, #40	; 0x28
 801c9c8:	46bd      	mov	sp, r7
 801c9ca:	bd80      	pop	{r7, pc}
 801c9cc:	20001ee4 	.word	0x20001ee4
 801c9d0:	20001f1c 	.word	0x20001f1c
 801c9d4:	20001ef2 	.word	0x20001ef2

0801c9d8 <RadioSetTxGenericConfig>:

static int32_t RadioSetTxGenericConfig( GenericModems_t modem, TxConfigGeneric_t* config, int8_t power, uint32_t timeout )
{
 801c9d8:	b580      	push	{r7, lr}
 801c9da:	b088      	sub	sp, #32
 801c9dc:	af00      	add	r7, sp, #0
 801c9de:	60b9      	str	r1, [r7, #8]
 801c9e0:	607b      	str	r3, [r7, #4]
 801c9e2:	4603      	mov	r3, r0
 801c9e4:	73fb      	strb	r3, [r7, #15]
 801c9e6:	4613      	mov	r3, r2
 801c9e8:	73bb      	strb	r3, [r7, #14]
  uint8_t syncword[8]={0};
 801c9ea:	2300      	movs	r3, #0
 801c9ec:	617b      	str	r3, [r7, #20]
 801c9ee:	2300      	movs	r3, #0
 801c9f0:	61bb      	str	r3, [r7, #24]
    switch( modem )
 801c9f2:	7bfb      	ldrb	r3, [r7, #15]
 801c9f4:	2b02      	cmp	r3, #2
 801c9f6:	f000 811c 	beq.w	801cc32 <RadioSetTxGenericConfig+0x25a>
 801c9fa:	2b02      	cmp	r3, #2
 801c9fc:	f300 8138 	bgt.w	801cc70 <RadioSetTxGenericConfig+0x298>
 801ca00:	2b00      	cmp	r3, #0
 801ca02:	d003      	beq.n	801ca0c <RadioSetTxGenericConfig+0x34>
 801ca04:	2b01      	cmp	r3, #1
 801ca06:	f000 8083 	beq.w	801cb10 <RadioSetTxGenericConfig+0x138>
            SubgRf.ModulationParams.Params.Bpsk.BitRate           = config->bpsk.BitRate;
            SubgRf.ModulationParams.Params.Bpsk.ModulationShaping = MOD_SHAPING_DBPSK;
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
            break;
        default:
            break;
 801ca0a:	e131      	b.n	801cc70 <RadioSetTxGenericConfig+0x298>
            if ((config->fsk.BitRate== 0) || (config->fsk.PreambleLen== 0))
 801ca0c:	68bb      	ldr	r3, [r7, #8]
 801ca0e:	689b      	ldr	r3, [r3, #8]
 801ca10:	2b00      	cmp	r3, #0
 801ca12:	d003      	beq.n	801ca1c <RadioSetTxGenericConfig+0x44>
 801ca14:	68bb      	ldr	r3, [r7, #8]
 801ca16:	691b      	ldr	r3, [r3, #16]
 801ca18:	2b00      	cmp	r3, #0
 801ca1a:	d102      	bne.n	801ca22 <RadioSetTxGenericConfig+0x4a>
                return -1;
 801ca1c:	f04f 33ff 	mov.w	r3, #4294967295
 801ca20:	e135      	b.n	801cc8e <RadioSetTxGenericConfig+0x2b6>
            if ( config->fsk.SyncWordLength>8)
 801ca22:	68bb      	ldr	r3, [r7, #8]
 801ca24:	7d1b      	ldrb	r3, [r3, #20]
 801ca26:	2b08      	cmp	r3, #8
 801ca28:	d902      	bls.n	801ca30 <RadioSetTxGenericConfig+0x58>
                return -1;
 801ca2a:	f04f 33ff 	mov.w	r3, #4294967295
 801ca2e:	e12e      	b.n	801cc8e <RadioSetTxGenericConfig+0x2b6>
                for(int i =0; i<config->fsk.SyncWordLength; i++)
 801ca30:	2300      	movs	r3, #0
 801ca32:	61fb      	str	r3, [r7, #28]
 801ca34:	e00d      	b.n	801ca52 <RadioSetTxGenericConfig+0x7a>
                    syncword[i]=config->fsk.SyncWord[i];
 801ca36:	68bb      	ldr	r3, [r7, #8]
 801ca38:	699a      	ldr	r2, [r3, #24]
 801ca3a:	69fb      	ldr	r3, [r7, #28]
 801ca3c:	4413      	add	r3, r2
 801ca3e:	7819      	ldrb	r1, [r3, #0]
 801ca40:	f107 0214 	add.w	r2, r7, #20
 801ca44:	69fb      	ldr	r3, [r7, #28]
 801ca46:	4413      	add	r3, r2
 801ca48:	460a      	mov	r2, r1
 801ca4a:	701a      	strb	r2, [r3, #0]
                for(int i =0; i<config->fsk.SyncWordLength; i++)
 801ca4c:	69fb      	ldr	r3, [r7, #28]
 801ca4e:	3301      	adds	r3, #1
 801ca50:	61fb      	str	r3, [r7, #28]
 801ca52:	68bb      	ldr	r3, [r7, #8]
 801ca54:	7d1b      	ldrb	r3, [r3, #20]
 801ca56:	461a      	mov	r2, r3
 801ca58:	69fb      	ldr	r3, [r7, #28]
 801ca5a:	4293      	cmp	r3, r2
 801ca5c:	dbeb      	blt.n	801ca36 <RadioSetTxGenericConfig+0x5e>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 801ca5e:	4b8e      	ldr	r3, [pc, #568]	; (801cc98 <RadioSetTxGenericConfig+0x2c0>)
 801ca60:	2200      	movs	r2, #0
 801ca62:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = config->fsk.BitRate;
 801ca66:	68bb      	ldr	r3, [r7, #8]
 801ca68:	689b      	ldr	r3, [r3, #8]
 801ca6a:	4a8b      	ldr	r2, [pc, #556]	; (801cc98 <RadioSetTxGenericConfig+0x2c0>)
 801ca6c:	63d3      	str	r3, [r2, #60]	; 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = (RadioModShapings_t) config->fsk.ModulationShaping;
 801ca6e:	68bb      	ldr	r3, [r7, #8]
 801ca70:	781a      	ldrb	r2, [r3, #0]
 801ca72:	4b89      	ldr	r3, [pc, #548]	; (801cc98 <RadioSetTxGenericConfig+0x2c0>)
 801ca74:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = RadioGetFskBandwidthRegValue( config->fsk.Bandwidth );
 801ca78:	68bb      	ldr	r3, [r7, #8]
 801ca7a:	685b      	ldr	r3, [r3, #4]
 801ca7c:	4618      	mov	r0, r3
 801ca7e:	f000 f911 	bl	801cca4 <RadioGetFskBandwidthRegValue>
 801ca82:	4603      	mov	r3, r0
 801ca84:	461a      	mov	r2, r3
 801ca86:	4b84      	ldr	r3, [pc, #528]	; (801cc98 <RadioSetTxGenericConfig+0x2c0>)
 801ca88:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            SubgRf.ModulationParams.Params.Gfsk.Fdev = config->fsk.FrequencyDeviation;
 801ca8c:	68bb      	ldr	r3, [r7, #8]
 801ca8e:	68db      	ldr	r3, [r3, #12]
 801ca90:	4a81      	ldr	r2, [pc, #516]	; (801cc98 <RadioSetTxGenericConfig+0x2c0>)
 801ca92:	6413      	str	r3, [r2, #64]	; 0x40
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 801ca94:	4b80      	ldr	r3, [pc, #512]	; (801cc98 <RadioSetTxGenericConfig+0x2c0>)
 801ca96:	2200      	movs	r2, #0
 801ca98:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( config->fsk.PreambleLen << 3 ); // convert byte into bit
 801ca9a:	68bb      	ldr	r3, [r7, #8]
 801ca9c:	691b      	ldr	r3, [r3, #16]
 801ca9e:	b29b      	uxth	r3, r3
 801caa0:	00db      	lsls	r3, r3, #3
 801caa2:	b29a      	uxth	r2, r3
 801caa4:	4b7c      	ldr	r3, [pc, #496]	; (801cc98 <RadioSetTxGenericConfig+0x2c0>)
 801caa6:	821a      	strh	r2, [r3, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS; //don't care in tx
 801caa8:	4b7b      	ldr	r3, [pc, #492]	; (801cc98 <RadioSetTxGenericConfig+0x2c0>)
 801caaa:	2204      	movs	r2, #4
 801caac:	749a      	strb	r2, [r3, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = (config->fsk.SyncWordLength ) << 3 ; // convert byte into bit
 801caae:	68bb      	ldr	r3, [r7, #8]
 801cab0:	7d1b      	ldrb	r3, [r3, #20]
 801cab2:	00db      	lsls	r3, r3, #3
 801cab4:	b2da      	uxtb	r2, r3
 801cab6:	4b78      	ldr	r3, [pc, #480]	; (801cc98 <RadioSetTxGenericConfig+0x2c0>)
 801cab8:	74da      	strb	r2, [r3, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF; /*don't care in tx*/
 801caba:	4b77      	ldr	r3, [pc, #476]	; (801cc98 <RadioSetTxGenericConfig+0x2c0>)
 801cabc:	2200      	movs	r2, #0
 801cabe:	751a      	strb	r2, [r3, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = (RadioPacketLengthModes_t) config->fsk.HeaderType;
 801cac0:	68bb      	ldr	r3, [r7, #8]
 801cac2:	7f9a      	ldrb	r2, [r3, #30]
 801cac4:	4b74      	ldr	r3, [pc, #464]	; (801cc98 <RadioSetTxGenericConfig+0x2c0>)
 801cac6:	755a      	strb	r2, [r3, #21]
            SubgRf.PacketParams.Params.Gfsk.CrcLength = (RadioCrcTypes_t) config->fsk.CrcLength;
 801cac8:	68bb      	ldr	r3, [r7, #8]
 801caca:	7fda      	ldrb	r2, [r3, #31]
 801cacc:	4b72      	ldr	r3, [pc, #456]	; (801cc98 <RadioSetTxGenericConfig+0x2c0>)
 801cace:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = (RadioDcFree_t) config->fsk.Whitening;
 801cad0:	68bb      	ldr	r3, [r7, #8]
 801cad2:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
 801cad6:	4b70      	ldr	r3, [pc, #448]	; (801cc98 <RadioSetTxGenericConfig+0x2c0>)
 801cad8:	761a      	strb	r2, [r3, #24]
            RadioStandby( );
 801cada:	f000 ffb4 	bl	801da46 <RadioStandby>
            RadioSetModem( MODEM_FSK );
 801cade:	2000      	movs	r0, #0
 801cae0:	f000 f976 	bl	801cdd0 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801cae4:	486d      	ldr	r0, [pc, #436]	; (801cc9c <RadioSetTxGenericConfig+0x2c4>)
 801cae6:	f002 f8b9 	bl	801ec5c <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801caea:	486d      	ldr	r0, [pc, #436]	; (801cca0 <RadioSetTxGenericConfig+0x2c8>)
 801caec:	f002 f984 	bl	801edf8 <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( syncword );
 801caf0:	f107 0314 	add.w	r3, r7, #20
 801caf4:	4618      	mov	r0, r3
 801caf6:	f001 fc8e 	bl	801e416 <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( config->fsk.whiteSeed );
 801cafa:	68bb      	ldr	r3, [r7, #8]
 801cafc:	8b9b      	ldrh	r3, [r3, #28]
 801cafe:	4618      	mov	r0, r3
 801cb00:	f001 fcd8 	bl	801e4b4 <SUBGRF_SetWhiteningSeed>
            SUBGRF_SetCrcPolynomial(config->fsk.CrcPolynomial );
 801cb04:	68bb      	ldr	r3, [r7, #8]
 801cb06:	8c1b      	ldrh	r3, [r3, #32]
 801cb08:	4618      	mov	r0, r3
 801cb0a:	f001 fcb3 	bl	801e474 <SUBGRF_SetCrcPolynomial>
            break;
 801cb0e:	e0b0      	b.n	801cc72 <RadioSetTxGenericConfig+0x29a>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 801cb10:	4b61      	ldr	r3, [pc, #388]	; (801cc98 <RadioSetTxGenericConfig+0x2c0>)
 801cb12:	2201      	movs	r2, #1
 801cb14:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t ) config->lora.SpreadingFactor;
 801cb18:	68bb      	ldr	r3, [r7, #8]
 801cb1a:	f893 2024 	ldrb.w	r2, [r3, #36]	; 0x24
 801cb1e:	4b5e      	ldr	r3, [pc, #376]	; (801cc98 <RadioSetTxGenericConfig+0x2c0>)
 801cb20:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
            SubgRf.ModulationParams.Params.LoRa.Bandwidth = (RadioLoRaBandwidths_t) config->lora.Bandwidth;
 801cb24:	68bb      	ldr	r3, [r7, #8]
 801cb26:	f893 2025 	ldrb.w	r2, [r3, #37]	; 0x25
 801cb2a:	4b5b      	ldr	r3, [pc, #364]	; (801cc98 <RadioSetTxGenericConfig+0x2c0>)
 801cb2c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
            SubgRf.ModulationParams.Params.LoRa.CodingRate = (RadioLoRaCodingRates_t) config->lora.Coderate;
 801cb30:	68bb      	ldr	r3, [r7, #8]
 801cb32:	f893 2026 	ldrb.w	r2, [r3, #38]	; 0x26
 801cb36:	4b58      	ldr	r3, [pc, #352]	; (801cc98 <RadioSetTxGenericConfig+0x2c0>)
 801cb38:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
            switch (config->lora.LowDatarateOptimize)
 801cb3c:	68bb      	ldr	r3, [r7, #8]
 801cb3e:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 801cb42:	2b02      	cmp	r3, #2
 801cb44:	d010      	beq.n	801cb68 <RadioSetTxGenericConfig+0x190>
 801cb46:	2b02      	cmp	r3, #2
 801cb48:	dc22      	bgt.n	801cb90 <RadioSetTxGenericConfig+0x1b8>
 801cb4a:	2b00      	cmp	r3, #0
 801cb4c:	d002      	beq.n	801cb54 <RadioSetTxGenericConfig+0x17c>
 801cb4e:	2b01      	cmp	r3, #1
 801cb50:	d005      	beq.n	801cb5e <RadioSetTxGenericConfig+0x186>
                break;
 801cb52:	e01d      	b.n	801cb90 <RadioSetTxGenericConfig+0x1b8>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 801cb54:	4b50      	ldr	r3, [pc, #320]	; (801cc98 <RadioSetTxGenericConfig+0x2c0>)
 801cb56:	2200      	movs	r2, #0
 801cb58:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
                break;
 801cb5c:	e019      	b.n	801cb92 <RadioSetTxGenericConfig+0x1ba>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 801cb5e:	4b4e      	ldr	r3, [pc, #312]	; (801cc98 <RadioSetTxGenericConfig+0x2c0>)
 801cb60:	2201      	movs	r2, #1
 801cb62:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
                break;
 801cb66:	e014      	b.n	801cb92 <RadioSetTxGenericConfig+0x1ba>
                if ((config->lora.SpreadingFactor==RADIO_LORA_SF11) || (config->lora.SpreadingFactor==RADIO_LORA_SF12))
 801cb68:	68bb      	ldr	r3, [r7, #8]
 801cb6a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 801cb6e:	2b0b      	cmp	r3, #11
 801cb70:	d004      	beq.n	801cb7c <RadioSetTxGenericConfig+0x1a4>
 801cb72:	68bb      	ldr	r3, [r7, #8]
 801cb74:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 801cb78:	2b0c      	cmp	r3, #12
 801cb7a:	d104      	bne.n	801cb86 <RadioSetTxGenericConfig+0x1ae>
                  SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 801cb7c:	4b46      	ldr	r3, [pc, #280]	; (801cc98 <RadioSetTxGenericConfig+0x2c0>)
 801cb7e:	2201      	movs	r2, #1
 801cb80:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
                break;
 801cb84:	e005      	b.n	801cb92 <RadioSetTxGenericConfig+0x1ba>
                  SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 801cb86:	4b44      	ldr	r3, [pc, #272]	; (801cc98 <RadioSetTxGenericConfig+0x2c0>)
 801cb88:	2200      	movs	r2, #0
 801cb8a:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
                break;
 801cb8e:	e000      	b.n	801cb92 <RadioSetTxGenericConfig+0x1ba>
                break;
 801cb90:	bf00      	nop
            SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = (config->lora.LowDatarateOptimize==0)?0:1;
 801cb92:	68bb      	ldr	r3, [r7, #8]
 801cb94:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 801cb98:	2b00      	cmp	r3, #0
 801cb9a:	bf14      	ite	ne
 801cb9c:	2301      	movne	r3, #1
 801cb9e:	2300      	moveq	r3, #0
 801cba0:	b2db      	uxtb	r3, r3
 801cba2:	461a      	mov	r2, r3
 801cba4:	4b3c      	ldr	r3, [pc, #240]	; (801cc98 <RadioSetTxGenericConfig+0x2c0>)
 801cba6:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
            SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 801cbaa:	4b3b      	ldr	r3, [pc, #236]	; (801cc98 <RadioSetTxGenericConfig+0x2c0>)
 801cbac:	2201      	movs	r2, #1
 801cbae:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.LoRa.PreambleLength = config->lora.PreambleLen;
 801cbb0:	68bb      	ldr	r3, [r7, #8]
 801cbb2:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 801cbb4:	4b38      	ldr	r3, [pc, #224]	; (801cc98 <RadioSetTxGenericConfig+0x2c0>)
 801cbb6:	839a      	strh	r2, [r3, #28]
            SubgRf.PacketParams.Params.LoRa.HeaderType = (RadioLoRaPacketLengthsMode_t) config->lora.LengthMode;
 801cbb8:	68bb      	ldr	r3, [r7, #8]
 801cbba:	f893 202a 	ldrb.w	r2, [r3, #42]	; 0x2a
 801cbbe:	4b36      	ldr	r3, [pc, #216]	; (801cc98 <RadioSetTxGenericConfig+0x2c0>)
 801cbc0:	779a      	strb	r2, [r3, #30]
            SubgRf.PacketParams.Params.LoRa.CrcMode = (RadioLoRaCrcModes_t) config->lora.CrcMode;
 801cbc2:	68bb      	ldr	r3, [r7, #8]
 801cbc4:	f893 202b 	ldrb.w	r2, [r3, #43]	; 0x2b
 801cbc8:	4b33      	ldr	r3, [pc, #204]	; (801cc98 <RadioSetTxGenericConfig+0x2c0>)
 801cbca:	f883 2020 	strb.w	r2, [r3, #32]
            SubgRf.PacketParams.Params.LoRa.InvertIQ = (RadioLoRaIQModes_t) config->lora.IqInverted;
 801cbce:	68bb      	ldr	r3, [r7, #8]
 801cbd0:	f893 202c 	ldrb.w	r2, [r3, #44]	; 0x2c
 801cbd4:	4b30      	ldr	r3, [pc, #192]	; (801cc98 <RadioSetTxGenericConfig+0x2c0>)
 801cbd6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
            RadioStandby( );
 801cbda:	f000 ff34 	bl	801da46 <RadioStandby>
            RadioSetModem( MODEM_LORA );
 801cbde:	2001      	movs	r0, #1
 801cbe0:	f000 f8f6 	bl	801cdd0 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801cbe4:	482d      	ldr	r0, [pc, #180]	; (801cc9c <RadioSetTxGenericConfig+0x2c4>)
 801cbe6:	f002 f839 	bl	801ec5c <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801cbea:	482d      	ldr	r0, [pc, #180]	; (801cca0 <RadioSetTxGenericConfig+0x2c8>)
 801cbec:	f002 f904 	bl	801edf8 <SUBGRF_SetPacketParams>
            if( SubgRf.ModulationParams.Params.LoRa.Bandwidth == LORA_BW_500 )
 801cbf0:	4b29      	ldr	r3, [pc, #164]	; (801cc98 <RadioSetTxGenericConfig+0x2c0>)
 801cbf2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 801cbf6:	2b06      	cmp	r3, #6
 801cbf8:	d10d      	bne.n	801cc16 <RadioSetTxGenericConfig+0x23e>
                SUBGRF_WriteRegister( 0x0889, SUBGRF_ReadRegister( 0x0889 ) & ~( 1 << 2 ) );
 801cbfa:	f640 0089 	movw	r0, #2185	; 0x889
 801cbfe:	f002 fa63 	bl	801f0c8 <SUBGRF_ReadRegister>
 801cc02:	4603      	mov	r3, r0
 801cc04:	f023 0304 	bic.w	r3, r3, #4
 801cc08:	b2db      	uxtb	r3, r3
 801cc0a:	4619      	mov	r1, r3
 801cc0c:	f640 0089 	movw	r0, #2185	; 0x889
 801cc10:	f002 fa46 	bl	801f0a0 <SUBGRF_WriteRegister>
            break;
 801cc14:	e02d      	b.n	801cc72 <RadioSetTxGenericConfig+0x29a>
                SUBGRF_WriteRegister( 0x0889, SUBGRF_ReadRegister( 0x0889 ) | ( 1 << 2 ) );
 801cc16:	f640 0089 	movw	r0, #2185	; 0x889
 801cc1a:	f002 fa55 	bl	801f0c8 <SUBGRF_ReadRegister>
 801cc1e:	4603      	mov	r3, r0
 801cc20:	f043 0304 	orr.w	r3, r3, #4
 801cc24:	b2db      	uxtb	r3, r3
 801cc26:	4619      	mov	r1, r3
 801cc28:	f640 0089 	movw	r0, #2185	; 0x889
 801cc2c:	f002 fa38 	bl	801f0a0 <SUBGRF_WriteRegister>
            break;
 801cc30:	e01f      	b.n	801cc72 <RadioSetTxGenericConfig+0x29a>
            if ((config->fsk.BitRate== 0) || (config->fsk.BitRate> 1000))
 801cc32:	68bb      	ldr	r3, [r7, #8]
 801cc34:	689b      	ldr	r3, [r3, #8]
 801cc36:	2b00      	cmp	r3, #0
 801cc38:	d004      	beq.n	801cc44 <RadioSetTxGenericConfig+0x26c>
 801cc3a:	68bb      	ldr	r3, [r7, #8]
 801cc3c:	689b      	ldr	r3, [r3, #8]
 801cc3e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 801cc42:	d902      	bls.n	801cc4a <RadioSetTxGenericConfig+0x272>
                return -1;
 801cc44:	f04f 33ff 	mov.w	r3, #4294967295
 801cc48:	e021      	b.n	801cc8e <RadioSetTxGenericConfig+0x2b6>
            RadioSetModem( MODEM_BPSK );
 801cc4a:	2002      	movs	r0, #2
 801cc4c:	f000 f8c0 	bl	801cdd0 <RadioSetModem>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_BPSK;
 801cc50:	4b11      	ldr	r3, [pc, #68]	; (801cc98 <RadioSetTxGenericConfig+0x2c0>)
 801cc52:	2202      	movs	r2, #2
 801cc54:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.Bpsk.BitRate           = config->bpsk.BitRate;
 801cc58:	68bb      	ldr	r3, [r7, #8]
 801cc5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801cc5c:	4a0e      	ldr	r2, [pc, #56]	; (801cc98 <RadioSetTxGenericConfig+0x2c0>)
 801cc5e:	6493      	str	r3, [r2, #72]	; 0x48
            SubgRf.ModulationParams.Params.Bpsk.ModulationShaping = MOD_SHAPING_DBPSK;
 801cc60:	4b0d      	ldr	r3, [pc, #52]	; (801cc98 <RadioSetTxGenericConfig+0x2c0>)
 801cc62:	2216      	movs	r2, #22
 801cc64:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801cc68:	480c      	ldr	r0, [pc, #48]	; (801cc9c <RadioSetTxGenericConfig+0x2c4>)
 801cc6a:	f001 fff7 	bl	801ec5c <SUBGRF_SetModulationParams>
            break;
 801cc6e:	e000      	b.n	801cc72 <RadioSetTxGenericConfig+0x29a>
            break;
 801cc70:	bf00      	nop
    }

    SubgRf.AntSwitchPaSelect = SUBGRF_SetRfTxPower( power );
 801cc72:	f997 300e 	ldrsb.w	r3, [r7, #14]
 801cc76:	4618      	mov	r0, r3
 801cc78:	f002 fab6 	bl	801f1e8 <SUBGRF_SetRfTxPower>
 801cc7c:	4603      	mov	r3, r0
 801cc7e:	461a      	mov	r2, r3
 801cc80:	4b05      	ldr	r3, [pc, #20]	; (801cc98 <RadioSetTxGenericConfig+0x2c0>)
 801cc82:	f883 2056 	strb.w	r2, [r3, #86]	; 0x56
    SubgRf.TxTimeout = timeout;
 801cc86:	4a04      	ldr	r2, [pc, #16]	; (801cc98 <RadioSetTxGenericConfig+0x2c0>)
 801cc88:	687b      	ldr	r3, [r7, #4]
 801cc8a:	6053      	str	r3, [r2, #4]
    return 0;
 801cc8c:	2300      	movs	r3, #0
}
 801cc8e:	4618      	mov	r0, r3
 801cc90:	3720      	adds	r7, #32
 801cc92:	46bd      	mov	sp, r7
 801cc94:	bd80      	pop	{r7, pc}
 801cc96:	bf00      	nop
 801cc98:	20001ee4 	.word	0x20001ee4
 801cc9c:	20001f1c 	.word	0x20001f1c
 801cca0:	20001ef2 	.word	0x20001ef2

0801cca4 <RadioGetFskBandwidthRegValue>:

/* Private  functions ---------------------------------------------------------*/
static uint8_t RadioGetFskBandwidthRegValue( uint32_t bandwidth )
{
 801cca4:	b480      	push	{r7}
 801cca6:	b085      	sub	sp, #20
 801cca8:	af00      	add	r7, sp, #0
 801ccaa:	6078      	str	r0, [r7, #4]
    uint8_t i;

    if( bandwidth == 0 )
 801ccac:	687b      	ldr	r3, [r7, #4]
 801ccae:	2b00      	cmp	r3, #0
 801ccb0:	d101      	bne.n	801ccb6 <RadioGetFskBandwidthRegValue+0x12>
    {
        return( 0x1F );
 801ccb2:	231f      	movs	r3, #31
 801ccb4:	e016      	b.n	801cce4 <RadioGetFskBandwidthRegValue+0x40>
    }

    /* ST_WORKAROUND_BEGIN: Simplified loop */
    for( i = 0; i < ( sizeof( FskBandwidths ) / sizeof( FskBandwidth_t ) ); i++ )
 801ccb6:	2300      	movs	r3, #0
 801ccb8:	73fb      	strb	r3, [r7, #15]
 801ccba:	e00f      	b.n	801ccdc <RadioGetFskBandwidthRegValue+0x38>
    {
        if ( bandwidth < FskBandwidths[i].bandwidth )
 801ccbc:	7bfb      	ldrb	r3, [r7, #15]
 801ccbe:	4a0c      	ldr	r2, [pc, #48]	; (801ccf0 <RadioGetFskBandwidthRegValue+0x4c>)
 801ccc0:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 801ccc4:	687a      	ldr	r2, [r7, #4]
 801ccc6:	429a      	cmp	r2, r3
 801ccc8:	d205      	bcs.n	801ccd6 <RadioGetFskBandwidthRegValue+0x32>
        {
            return FskBandwidths[i].RegValue;
 801ccca:	7bfb      	ldrb	r3, [r7, #15]
 801cccc:	4a08      	ldr	r2, [pc, #32]	; (801ccf0 <RadioGetFskBandwidthRegValue+0x4c>)
 801ccce:	00db      	lsls	r3, r3, #3
 801ccd0:	4413      	add	r3, r2
 801ccd2:	791b      	ldrb	r3, [r3, #4]
 801ccd4:	e006      	b.n	801cce4 <RadioGetFskBandwidthRegValue+0x40>
    for( i = 0; i < ( sizeof( FskBandwidths ) / sizeof( FskBandwidth_t ) ); i++ )
 801ccd6:	7bfb      	ldrb	r3, [r7, #15]
 801ccd8:	3301      	adds	r3, #1
 801ccda:	73fb      	strb	r3, [r7, #15]
 801ccdc:	7bfb      	ldrb	r3, [r7, #15]
 801ccde:	2b15      	cmp	r3, #21
 801cce0:	d9ec      	bls.n	801ccbc <RadioGetFskBandwidthRegValue+0x18>
        }
    }
    /* ST_WORKAROUND_END */
    // ERROR: Value not found
    while( 1 );
 801cce2:	e7fe      	b.n	801cce2 <RadioGetFskBandwidthRegValue+0x3e>
}
 801cce4:	4618      	mov	r0, r3
 801cce6:	3714      	adds	r7, #20
 801cce8:	46bd      	mov	sp, r7
 801ccea:	bc80      	pop	{r7}
 801ccec:	4770      	bx	lr
 801ccee:	bf00      	nop
 801ccf0:	08022c60 	.word	0x08022c60

0801ccf4 <RadioInit>:

static void RadioInit( RadioEvents_t *events )
{
 801ccf4:	b580      	push	{r7, lr}
 801ccf6:	b084      	sub	sp, #16
 801ccf8:	af02      	add	r7, sp, #8
 801ccfa:	6078      	str	r0, [r7, #4]
    RadioEvents = events;
 801ccfc:	4a21      	ldr	r2, [pc, #132]	; (801cd84 <RadioInit+0x90>)
 801ccfe:	687b      	ldr	r3, [r7, #4]
 801cd00:	6013      	str	r3, [r2, #0]

    SubgRf.RxContinuous = false;
 801cd02:	4b21      	ldr	r3, [pc, #132]	; (801cd88 <RadioInit+0x94>)
 801cd04:	2200      	movs	r2, #0
 801cd06:	705a      	strb	r2, [r3, #1]
    SubgRf.TxTimeout = 0;
 801cd08:	4b1f      	ldr	r3, [pc, #124]	; (801cd88 <RadioInit+0x94>)
 801cd0a:	2200      	movs	r2, #0
 801cd0c:	605a      	str	r2, [r3, #4]
    SubgRf.RxTimeout = 0;
 801cd0e:	4b1e      	ldr	r3, [pc, #120]	; (801cd88 <RadioInit+0x94>)
 801cd10:	2200      	movs	r2, #0
 801cd12:	609a      	str	r2, [r3, #8]

    SUBGRF_Init( RadioOnDioIrq );
 801cd14:	481d      	ldr	r0, [pc, #116]	; (801cd8c <RadioInit+0x98>)
 801cd16:	f001 fae9 	bl	801e2ec <SUBGRF_Init>
    /*SubgRf.publicNetwork set to false*/
    RadioSetPublicNetwork( false );
 801cd1a:	2000      	movs	r0, #0
 801cd1c:	f000 ffdc 	bl	801dcd8 <RadioSetPublicNetwork>

    SUBGRF_SetRegulatorMode(  );
 801cd20:	f001 fd9a 	bl	801e858 <SUBGRF_SetRegulatorMode>

    SUBGRF_SetBufferBaseAddress( 0x00, 0x00 );
 801cd24:	2100      	movs	r1, #0
 801cd26:	2000      	movs	r0, #0
 801cd28:	f002 f906 	bl	801ef38 <SUBGRF_SetBufferBaseAddress>
    SUBGRF_SetTxParams(RFO_LP, 0, RADIO_RAMP_200_US);
 801cd2c:	2204      	movs	r2, #4
 801cd2e:	2100      	movs	r1, #0
 801cd30:	2001      	movs	r0, #1
 801cd32:	f001 ff2b 	bl	801eb8c <SUBGRF_SetTxParams>
    SUBGRF_SetDioIrqParams( IRQ_RADIO_ALL, IRQ_RADIO_ALL, IRQ_RADIO_NONE, IRQ_RADIO_NONE );
 801cd36:	2300      	movs	r3, #0
 801cd38:	2200      	movs	r2, #0
 801cd3a:	f64f 71ff 	movw	r1, #65535	; 0xffff
 801cd3e:	f64f 70ff 	movw	r0, #65535	; 0xffff
 801cd42:	f001 fe57 	bl	801e9f4 <SUBGRF_SetDioIrqParams>

    /* ST_WORKAROUND_BEGIN: Sleep radio */
    RadioSleep();
 801cd46:	f000 fe6b 	bl	801da20 <RadioSleep>
    /* ST_WORKAROUND_END */
    // Initialize driver timeout timers
    TimerInit( &TxTimeoutTimer, RadioOnTxTimeoutIrq );
 801cd4a:	2300      	movs	r3, #0
 801cd4c:	9300      	str	r3, [sp, #0]
 801cd4e:	4b10      	ldr	r3, [pc, #64]	; (801cd90 <RadioInit+0x9c>)
 801cd50:	2200      	movs	r2, #0
 801cd52:	f04f 31ff 	mov.w	r1, #4294967295
 801cd56:	480f      	ldr	r0, [pc, #60]	; (801cd94 <RadioInit+0xa0>)
 801cd58:	f003 f8fe 	bl	801ff58 <UTIL_TIMER_Create>
    TimerInit( &RxTimeoutTimer, RadioOnRxTimeoutIrq );
 801cd5c:	2300      	movs	r3, #0
 801cd5e:	9300      	str	r3, [sp, #0]
 801cd60:	4b0d      	ldr	r3, [pc, #52]	; (801cd98 <RadioInit+0xa4>)
 801cd62:	2200      	movs	r2, #0
 801cd64:	f04f 31ff 	mov.w	r1, #4294967295
 801cd68:	480c      	ldr	r0, [pc, #48]	; (801cd9c <RadioInit+0xa8>)
 801cd6a:	f003 f8f5 	bl	801ff58 <UTIL_TIMER_Create>
    TimerStop( &TxTimeoutTimer );
 801cd6e:	4809      	ldr	r0, [pc, #36]	; (801cd94 <RadioInit+0xa0>)
 801cd70:	f003 f996 	bl	80200a0 <UTIL_TIMER_Stop>
    TimerStop( &RxTimeoutTimer );
 801cd74:	4809      	ldr	r0, [pc, #36]	; (801cd9c <RadioInit+0xa8>)
 801cd76:	f003 f993 	bl	80200a0 <UTIL_TIMER_Stop>
}
 801cd7a:	bf00      	nop
 801cd7c:	3708      	adds	r7, #8
 801cd7e:	46bd      	mov	sp, r7
 801cd80:	bd80      	pop	{r7, pc}
 801cd82:	bf00      	nop
 801cd84:	2000182c 	.word	0x2000182c
 801cd88:	20001ee4 	.word	0x20001ee4
 801cd8c:	0801ddbd 	.word	0x0801ddbd
 801cd90:	0801dd45 	.word	0x0801dd45
 801cd94:	20001f3c 	.word	0x20001f3c
 801cd98:	0801dd81 	.word	0x0801dd81
 801cd9c:	20001f54 	.word	0x20001f54

0801cda0 <RadioGetStatus>:

static RadioState_t RadioGetStatus( void )
{
 801cda0:	b580      	push	{r7, lr}
 801cda2:	af00      	add	r7, sp, #0
    switch( SUBGRF_GetOperatingMode( ) )
 801cda4:	f001 fae8 	bl	801e378 <SUBGRF_GetOperatingMode>
 801cda8:	4603      	mov	r3, r0
 801cdaa:	2b07      	cmp	r3, #7
 801cdac:	d00a      	beq.n	801cdc4 <RadioGetStatus+0x24>
 801cdae:	2b07      	cmp	r3, #7
 801cdb0:	dc0a      	bgt.n	801cdc8 <RadioGetStatus+0x28>
 801cdb2:	2b04      	cmp	r3, #4
 801cdb4:	d002      	beq.n	801cdbc <RadioGetStatus+0x1c>
 801cdb6:	2b05      	cmp	r3, #5
 801cdb8:	d002      	beq.n	801cdc0 <RadioGetStatus+0x20>
 801cdba:	e005      	b.n	801cdc8 <RadioGetStatus+0x28>
    {
        case MODE_TX:
            return RF_TX_RUNNING;
 801cdbc:	2302      	movs	r3, #2
 801cdbe:	e004      	b.n	801cdca <RadioGetStatus+0x2a>
        case MODE_RX:
            return RF_RX_RUNNING;
 801cdc0:	2301      	movs	r3, #1
 801cdc2:	e002      	b.n	801cdca <RadioGetStatus+0x2a>
        case MODE_CAD:
            return RF_CAD;
 801cdc4:	2303      	movs	r3, #3
 801cdc6:	e000      	b.n	801cdca <RadioGetStatus+0x2a>
        default:
            return RF_IDLE;
 801cdc8:	2300      	movs	r3, #0
    }
}
 801cdca:	4618      	mov	r0, r3
 801cdcc:	bd80      	pop	{r7, pc}
	...

0801cdd0 <RadioSetModem>:

static void RadioSetModem( RadioModems_t modem )
{
 801cdd0:	b580      	push	{r7, lr}
 801cdd2:	b082      	sub	sp, #8
 801cdd4:	af00      	add	r7, sp, #0
 801cdd6:	4603      	mov	r3, r0
 801cdd8:	71fb      	strb	r3, [r7, #7]
    SubgRf.Modem = modem;
 801cdda:	4a19      	ldr	r2, [pc, #100]	; (801ce40 <RadioSetModem+0x70>)
 801cddc:	79fb      	ldrb	r3, [r7, #7]
 801cdde:	7013      	strb	r3, [r2, #0]
    switch( modem )
 801cde0:	79fb      	ldrb	r3, [r7, #7]
 801cde2:	2b04      	cmp	r3, #4
 801cde4:	d023      	beq.n	801ce2e <RadioSetModem+0x5e>
 801cde6:	2b04      	cmp	r3, #4
 801cde8:	dc03      	bgt.n	801cdf2 <RadioSetModem+0x22>
 801cdea:	2b01      	cmp	r3, #1
 801cdec:	d008      	beq.n	801ce00 <RadioSetModem+0x30>
 801cdee:	2b03      	cmp	r3, #3
 801cdf0:	d019      	beq.n	801ce26 <RadioSetModem+0x56>
    {
        default:
        case MODEM_FSK:
            SUBGRF_SetPacketType( PACKET_TYPE_GFSK );
 801cdf2:	2000      	movs	r0, #0
 801cdf4:	f001 fea2 	bl	801eb3c <SUBGRF_SetPacketType>
            // When switching to GFSK mode the LoRa SyncWord register value is reset
            // Thus, we also reset the RadioPublicNetwork variable
            SubgRf.PublicNetwork.Current = false;
 801cdf8:	4b11      	ldr	r3, [pc, #68]	; (801ce40 <RadioSetModem+0x70>)
 801cdfa:	2200      	movs	r2, #0
 801cdfc:	735a      	strb	r2, [r3, #13]
            break;
 801cdfe:	e01b      	b.n	801ce38 <RadioSetModem+0x68>
        case MODEM_LORA:
            SUBGRF_SetPacketType( PACKET_TYPE_LORA );
 801ce00:	2001      	movs	r0, #1
 801ce02:	f001 fe9b 	bl	801eb3c <SUBGRF_SetPacketType>
            // Public/Private network register is reset when switching modems
            if( SubgRf.PublicNetwork.Current != SubgRf.PublicNetwork.Previous )
 801ce06:	4b0e      	ldr	r3, [pc, #56]	; (801ce40 <RadioSetModem+0x70>)
 801ce08:	7b5a      	ldrb	r2, [r3, #13]
 801ce0a:	4b0d      	ldr	r3, [pc, #52]	; (801ce40 <RadioSetModem+0x70>)
 801ce0c:	7b1b      	ldrb	r3, [r3, #12]
 801ce0e:	429a      	cmp	r2, r3
 801ce10:	d011      	beq.n	801ce36 <RadioSetModem+0x66>
            {
                SubgRf.PublicNetwork.Current = SubgRf.PublicNetwork.Previous;
 801ce12:	4b0b      	ldr	r3, [pc, #44]	; (801ce40 <RadioSetModem+0x70>)
 801ce14:	7b1a      	ldrb	r2, [r3, #12]
 801ce16:	4b0a      	ldr	r3, [pc, #40]	; (801ce40 <RadioSetModem+0x70>)
 801ce18:	735a      	strb	r2, [r3, #13]
                RadioSetPublicNetwork( SubgRf.PublicNetwork.Current );
 801ce1a:	4b09      	ldr	r3, [pc, #36]	; (801ce40 <RadioSetModem+0x70>)
 801ce1c:	7b5b      	ldrb	r3, [r3, #13]
 801ce1e:	4618      	mov	r0, r3
 801ce20:	f000 ff5a 	bl	801dcd8 <RadioSetPublicNetwork>
            }
            break;
 801ce24:	e007      	b.n	801ce36 <RadioSetModem+0x66>
        case MODEM_SIGFOX_TX:
            SUBGRF_SetPacketType( PACKET_TYPE_BPSK );
 801ce26:	2002      	movs	r0, #2
 801ce28:	f001 fe88 	bl	801eb3c <SUBGRF_SetPacketType>
            break;
 801ce2c:	e004      	b.n	801ce38 <RadioSetModem+0x68>
        case MODEM_SIGFOX_RX:
            SUBGRF_SetPacketType( PACKET_TYPE_GFSK );
 801ce2e:	2000      	movs	r0, #0
 801ce30:	f001 fe84 	bl	801eb3c <SUBGRF_SetPacketType>
            break;
 801ce34:	e000      	b.n	801ce38 <RadioSetModem+0x68>
            break;
 801ce36:	bf00      	nop
    }
}
 801ce38:	bf00      	nop
 801ce3a:	3708      	adds	r7, #8
 801ce3c:	46bd      	mov	sp, r7
 801ce3e:	bd80      	pop	{r7, pc}
 801ce40:	20001ee4 	.word	0x20001ee4

0801ce44 <RadioSetChannel>:

static void RadioSetChannel( uint32_t freq )
{
 801ce44:	b580      	push	{r7, lr}
 801ce46:	b082      	sub	sp, #8
 801ce48:	af00      	add	r7, sp, #0
 801ce4a:	6078      	str	r0, [r7, #4]
    SUBGRF_SetRfFrequency( freq );
 801ce4c:	6878      	ldr	r0, [r7, #4]
 801ce4e:	f001 fe31 	bl	801eab4 <SUBGRF_SetRfFrequency>
}
 801ce52:	bf00      	nop
 801ce54:	3708      	adds	r7, #8
 801ce56:	46bd      	mov	sp, r7
 801ce58:	bd80      	pop	{r7, pc}

0801ce5a <RadioIsChannelFree>:

static bool RadioIsChannelFree( uint32_t freq, uint32_t rxBandwidth, int16_t rssiThresh, uint32_t maxCarrierSenseTime )
{
 801ce5a:	b580      	push	{r7, lr}
 801ce5c:	b090      	sub	sp, #64	; 0x40
 801ce5e:	af0a      	add	r7, sp, #40	; 0x28
 801ce60:	60f8      	str	r0, [r7, #12]
 801ce62:	60b9      	str	r1, [r7, #8]
 801ce64:	603b      	str	r3, [r7, #0]
 801ce66:	4613      	mov	r3, r2
 801ce68:	80fb      	strh	r3, [r7, #6]
    bool status = true;
 801ce6a:	2301      	movs	r3, #1
 801ce6c:	75fb      	strb	r3, [r7, #23]
    int16_t rssi = 0;
 801ce6e:	2300      	movs	r3, #0
 801ce70:	82bb      	strh	r3, [r7, #20]
    uint32_t carrierSenseTime = 0;
 801ce72:	2300      	movs	r3, #0
 801ce74:	613b      	str	r3, [r7, #16]

    /* ST_WORKAROUND_BEGIN: Prevent multiple sleeps with TXCO delay */
    RadioStandby( );
 801ce76:	f000 fde6 	bl	801da46 <RadioStandby>
    /* ST_WORKAROUND_END */

    RadioSetModem( MODEM_FSK );
 801ce7a:	2000      	movs	r0, #0
 801ce7c:	f7ff ffa8 	bl	801cdd0 <RadioSetModem>

    RadioSetChannel( freq );
 801ce80:	68f8      	ldr	r0, [r7, #12]
 801ce82:	f7ff ffdf 	bl	801ce44 <RadioSetChannel>

    // Set Rx bandwidth. Other parameters are not used.
    RadioSetRxConfig( MODEM_FSK, rxBandwidth, 600, 0, rxBandwidth, 3, 0, false,
 801ce86:	2301      	movs	r3, #1
 801ce88:	9309      	str	r3, [sp, #36]	; 0x24
 801ce8a:	2300      	movs	r3, #0
 801ce8c:	9308      	str	r3, [sp, #32]
 801ce8e:	2300      	movs	r3, #0
 801ce90:	9307      	str	r3, [sp, #28]
 801ce92:	2300      	movs	r3, #0
 801ce94:	9306      	str	r3, [sp, #24]
 801ce96:	2300      	movs	r3, #0
 801ce98:	9305      	str	r3, [sp, #20]
 801ce9a:	2300      	movs	r3, #0
 801ce9c:	9304      	str	r3, [sp, #16]
 801ce9e:	2300      	movs	r3, #0
 801cea0:	9303      	str	r3, [sp, #12]
 801cea2:	2300      	movs	r3, #0
 801cea4:	9302      	str	r3, [sp, #8]
 801cea6:	2303      	movs	r3, #3
 801cea8:	9301      	str	r3, [sp, #4]
 801ceaa:	68bb      	ldr	r3, [r7, #8]
 801ceac:	9300      	str	r3, [sp, #0]
 801ceae:	2300      	movs	r3, #0
 801ceb0:	f44f 7216 	mov.w	r2, #600	; 0x258
 801ceb4:	68b9      	ldr	r1, [r7, #8]
 801ceb6:	2000      	movs	r0, #0
 801ceb8:	f000 f840 	bl	801cf3c <RadioSetRxConfig>
                      0, false, 0, 0, false, true );
    RadioRx( 0 );
 801cebc:	2000      	movs	r0, #0
 801cebe:	f000 fdc9 	bl	801da54 <RadioRx>

    RADIO_DELAY_MS( RadioGetWakeupTime( ) );
 801cec2:	f000 ff37 	bl	801dd34 <RadioGetWakeupTime>
 801cec6:	4603      	mov	r3, r0
 801cec8:	4618      	mov	r0, r3
 801ceca:	f7e8 fa56 	bl	800537a <HAL_Delay>

    carrierSenseTime = TimerGetCurrentTime( );
 801cece:	f003 fa01 	bl	80202d4 <UTIL_TIMER_GetCurrentTime>
 801ced2:	6138      	str	r0, [r7, #16]

    // Perform carrier sense for maxCarrierSenseTime
    while( TimerGetElapsedTime( carrierSenseTime ) < maxCarrierSenseTime )
 801ced4:	e00d      	b.n	801cef2 <RadioIsChannelFree+0x98>
    {
        rssi = RadioRssi( MODEM_FSK );
 801ced6:	2000      	movs	r0, #0
 801ced8:	f000 fe7c 	bl	801dbd4 <RadioRssi>
 801cedc:	4603      	mov	r3, r0
 801cede:	82bb      	strh	r3, [r7, #20]

        if( rssi > rssiThresh )
 801cee0:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 801cee4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 801cee8:	429a      	cmp	r2, r3
 801ceea:	dd02      	ble.n	801cef2 <RadioIsChannelFree+0x98>
        {
            status = false;
 801ceec:	2300      	movs	r3, #0
 801ceee:	75fb      	strb	r3, [r7, #23]
            break;
 801cef0:	e006      	b.n	801cf00 <RadioIsChannelFree+0xa6>
    while( TimerGetElapsedTime( carrierSenseTime ) < maxCarrierSenseTime )
 801cef2:	6938      	ldr	r0, [r7, #16]
 801cef4:	f003 fa00 	bl	80202f8 <UTIL_TIMER_GetElapsedTime>
 801cef8:	4602      	mov	r2, r0
 801cefa:	683b      	ldr	r3, [r7, #0]
 801cefc:	4293      	cmp	r3, r2
 801cefe:	d8ea      	bhi.n	801ced6 <RadioIsChannelFree+0x7c>
        }
    }
    /* ST_WORKAROUND_BEGIN: Prevent multiple sleeps with TXCO delay */
    RadioStandby( );
 801cf00:	f000 fda1 	bl	801da46 <RadioStandby>
    /* ST_WORKAROUND_END */
    return status;
 801cf04:	7dfb      	ldrb	r3, [r7, #23]
}
 801cf06:	4618      	mov	r0, r3
 801cf08:	3718      	adds	r7, #24
 801cf0a:	46bd      	mov	sp, r7
 801cf0c:	bd80      	pop	{r7, pc}

0801cf0e <RadioRandom>:

static uint32_t RadioRandom( void )
{
 801cf0e:	b580      	push	{r7, lr}
 801cf10:	b082      	sub	sp, #8
 801cf12:	af00      	add	r7, sp, #0
    uint32_t rnd = 0;
 801cf14:	2300      	movs	r3, #0
 801cf16:	607b      	str	r3, [r7, #4]

    /*
     * Radio setup for random number generation
     */
    /* Set LoRa modem ON */
    RadioSetModem( MODEM_LORA );
 801cf18:	2001      	movs	r0, #1
 801cf1a:	f7ff ff59 	bl	801cdd0 <RadioSetModem>

    /* Disable LoRa modem interrupts */
    SUBGRF_SetDioIrqParams( IRQ_RADIO_NONE, IRQ_RADIO_NONE, IRQ_RADIO_NONE, IRQ_RADIO_NONE );
 801cf1e:	2300      	movs	r3, #0
 801cf20:	2200      	movs	r2, #0
 801cf22:	2100      	movs	r1, #0
 801cf24:	2000      	movs	r0, #0
 801cf26:	f001 fd65 	bl	801e9f4 <SUBGRF_SetDioIrqParams>

    rnd = SUBGRF_GetRandom();
 801cf2a:	f001 faf6 	bl	801e51a <SUBGRF_GetRandom>
 801cf2e:	6078      	str	r0, [r7, #4]

    return rnd;
 801cf30:	687b      	ldr	r3, [r7, #4]
}
 801cf32:	4618      	mov	r0, r3
 801cf34:	3708      	adds	r7, #8
 801cf36:	46bd      	mov	sp, r7
 801cf38:	bd80      	pop	{r7, pc}
	...

0801cf3c <RadioSetRxConfig>:
                              uint32_t bandwidthAfc, uint16_t preambleLen,
                              uint16_t symbTimeout, bool fixLen,
                              uint8_t payloadLen,
                              bool crcOn, bool freqHopOn, uint8_t hopPeriod,
                              bool iqInverted, bool rxContinuous )
{
 801cf3c:	b580      	push	{r7, lr}
 801cf3e:	b08a      	sub	sp, #40	; 0x28
 801cf40:	af00      	add	r7, sp, #0
 801cf42:	60b9      	str	r1, [r7, #8]
 801cf44:	607a      	str	r2, [r7, #4]
 801cf46:	461a      	mov	r2, r3
 801cf48:	4603      	mov	r3, r0
 801cf4a:	73fb      	strb	r3, [r7, #15]
 801cf4c:	4613      	mov	r3, r2
 801cf4e:	73bb      	strb	r3, [r7, #14]

    uint8_t modReg;
    SubgRf.RxContinuous = rxContinuous;
 801cf50:	4abc      	ldr	r2, [pc, #752]	; (801d244 <RadioSetRxConfig+0x308>)
 801cf52:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 801cf56:	7053      	strb	r3, [r2, #1]
    if( rxContinuous == true )
 801cf58:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 801cf5c:	2b00      	cmp	r3, #0
 801cf5e:	d001      	beq.n	801cf64 <RadioSetRxConfig+0x28>
    {
        symbTimeout = 0;
 801cf60:	2300      	movs	r3, #0
 801cf62:	873b      	strh	r3, [r7, #56]	; 0x38
    }
    if( fixLen == true )
 801cf64:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 801cf68:	2b00      	cmp	r3, #0
 801cf6a:	d004      	beq.n	801cf76 <RadioSetRxConfig+0x3a>
    {
        MaxPayloadLength = payloadLen;
 801cf6c:	4ab6      	ldr	r2, [pc, #728]	; (801d248 <RadioSetRxConfig+0x30c>)
 801cf6e:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 801cf72:	7013      	strb	r3, [r2, #0]
 801cf74:	e002      	b.n	801cf7c <RadioSetRxConfig+0x40>
    }
    else
    {
        MaxPayloadLength = 0xFF;
 801cf76:	4bb4      	ldr	r3, [pc, #720]	; (801d248 <RadioSetRxConfig+0x30c>)
 801cf78:	22ff      	movs	r2, #255	; 0xff
 801cf7a:	701a      	strb	r2, [r3, #0]
    }

    switch( modem )
 801cf7c:	7bfb      	ldrb	r3, [r7, #15]
 801cf7e:	2b04      	cmp	r3, #4
 801cf80:	d009      	beq.n	801cf96 <RadioSetRxConfig+0x5a>
 801cf82:	2b04      	cmp	r3, #4
 801cf84:	f300 81da 	bgt.w	801d33c <RadioSetRxConfig+0x400>
 801cf88:	2b00      	cmp	r3, #0
 801cf8a:	f000 80bf 	beq.w	801d10c <RadioSetRxConfig+0x1d0>
 801cf8e:	2b01      	cmp	r3, #1
 801cf90:	f000 812c 	beq.w	801d1ec <RadioSetRxConfig+0x2b0>
            /* Timeout Max, Timeout handled directly in SetRx function */
            SubgRf.RxTimeout = 0xFFFF;

            break;
        default:
            break;
 801cf94:	e1d2      	b.n	801d33c <RadioSetRxConfig+0x400>
            SUBGRF_SetStopRxTimerOnPreambleDetect( true );
 801cf96:	2001      	movs	r0, #1
 801cf98:	f001 fc1a 	bl	801e7d0 <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 801cf9c:	4ba9      	ldr	r3, [pc, #676]	; (801d244 <RadioSetRxConfig+0x308>)
 801cf9e:	2200      	movs	r2, #0
 801cfa0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = datarate;
 801cfa4:	4aa7      	ldr	r2, [pc, #668]	; (801d244 <RadioSetRxConfig+0x308>)
 801cfa6:	687b      	ldr	r3, [r7, #4]
 801cfa8:	63d3      	str	r3, [r2, #60]	; 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = MOD_SHAPING_G_BT_05;
 801cfaa:	4ba6      	ldr	r3, [pc, #664]	; (801d244 <RadioSetRxConfig+0x308>)
 801cfac:	2209      	movs	r2, #9
 801cfae:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
            SubgRf.ModulationParams.Params.Gfsk.Fdev = 800;
 801cfb2:	4ba4      	ldr	r3, [pc, #656]	; (801d244 <RadioSetRxConfig+0x308>)
 801cfb4:	f44f 7248 	mov.w	r2, #800	; 0x320
 801cfb8:	641a      	str	r2, [r3, #64]	; 0x40
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = RadioGetFskBandwidthRegValue( bandwidth );
 801cfba:	68b8      	ldr	r0, [r7, #8]
 801cfbc:	f7ff fe72 	bl	801cca4 <RadioGetFskBandwidthRegValue>
 801cfc0:	4603      	mov	r3, r0
 801cfc2:	461a      	mov	r2, r3
 801cfc4:	4b9f      	ldr	r3, [pc, #636]	; (801d244 <RadioSetRxConfig+0x308>)
 801cfc6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 801cfca:	4b9e      	ldr	r3, [pc, #632]	; (801d244 <RadioSetRxConfig+0x308>)
 801cfcc:	2200      	movs	r2, #0
 801cfce:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( preambleLen << 3 ); // convert byte into bit
 801cfd0:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 801cfd2:	00db      	lsls	r3, r3, #3
 801cfd4:	b29a      	uxth	r2, r3
 801cfd6:	4b9b      	ldr	r3, [pc, #620]	; (801d244 <RadioSetRxConfig+0x308>)
 801cfd8:	821a      	strh	r2, [r3, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_OFF;
 801cfda:	4b9a      	ldr	r3, [pc, #616]	; (801d244 <RadioSetRxConfig+0x308>)
 801cfdc:	2200      	movs	r2, #0
 801cfde:	749a      	strb	r2, [r3, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = 2 << 3; // convert byte into bit
 801cfe0:	4b98      	ldr	r3, [pc, #608]	; (801d244 <RadioSetRxConfig+0x308>)
 801cfe2:	2210      	movs	r2, #16
 801cfe4:	74da      	strb	r2, [r3, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF;
 801cfe6:	4b97      	ldr	r3, [pc, #604]	; (801d244 <RadioSetRxConfig+0x308>)
 801cfe8:	2200      	movs	r2, #0
 801cfea:	751a      	strb	r2, [r3, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = RADIO_PACKET_FIXED_LENGTH;
 801cfec:	4b95      	ldr	r3, [pc, #596]	; (801d244 <RadioSetRxConfig+0x308>)
 801cfee:	2200      	movs	r2, #0
 801cff0:	755a      	strb	r2, [r3, #21]
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength;
 801cff2:	4b95      	ldr	r3, [pc, #596]	; (801d248 <RadioSetRxConfig+0x30c>)
 801cff4:	781a      	ldrb	r2, [r3, #0]
 801cff6:	4b93      	ldr	r3, [pc, #588]	; (801d244 <RadioSetRxConfig+0x308>)
 801cff8:	759a      	strb	r2, [r3, #22]
            SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_OFF;
 801cffa:	4b92      	ldr	r3, [pc, #584]	; (801d244 <RadioSetRxConfig+0x308>)
 801cffc:	2201      	movs	r2, #1
 801cffe:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = RADIO_DC_FREE_OFF;
 801d000:	4b90      	ldr	r3, [pc, #576]	; (801d244 <RadioSetRxConfig+0x308>)
 801d002:	2200      	movs	r2, #0
 801d004:	761a      	strb	r2, [r3, #24]
            RadioSetModem( MODEM_SIGFOX_RX );
 801d006:	2004      	movs	r0, #4
 801d008:	f7ff fee2 	bl	801cdd0 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801d00c:	488f      	ldr	r0, [pc, #572]	; (801d24c <RadioSetRxConfig+0x310>)
 801d00e:	f001 fe25 	bl	801ec5c <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801d012:	488f      	ldr	r0, [pc, #572]	; (801d250 <RadioSetRxConfig+0x314>)
 801d014:	f001 fef0 	bl	801edf8 <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( ( uint8_t[] ){0xB2, 0x27, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 } );
 801d018:	4a8e      	ldr	r2, [pc, #568]	; (801d254 <RadioSetRxConfig+0x318>)
 801d01a:	f107 031c 	add.w	r3, r7, #28
 801d01e:	e892 0003 	ldmia.w	r2, {r0, r1}
 801d022:	e883 0003 	stmia.w	r3, {r0, r1}
 801d026:	f107 031c 	add.w	r3, r7, #28
 801d02a:	4618      	mov	r0, r3
 801d02c:	f001 f9f3 	bl	801e416 <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( 0x01FF );
 801d030:	f240 10ff 	movw	r0, #511	; 0x1ff
 801d034:	f001 fa3e 	bl	801e4b4 <SUBGRF_SetWhiteningSeed>
            modReg= RadioRead(0x8b8);
 801d038:	f640 00b8 	movw	r0, #2232	; 0x8b8
 801d03c:	f000 fde9 	bl	801dc12 <RadioRead>
 801d040:	4603      	mov	r3, r0
 801d042:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            modReg&=RADIO_BIT_MASK(4);
 801d046:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801d04a:	f023 0310 	bic.w	r3, r3, #16
 801d04e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            RadioWrite(0x8b8, modReg);
 801d052:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801d056:	4619      	mov	r1, r3
 801d058:	f640 00b8 	movw	r0, #2232	; 0x8b8
 801d05c:	f000 fdc7 	bl	801dbee <RadioWrite>
            RadioWrite(0x8b9, 0x4 );
 801d060:	2104      	movs	r1, #4
 801d062:	f640 00b9 	movw	r0, #2233	; 0x8b9
 801d066:	f000 fdc2 	bl	801dbee <RadioWrite>
            modReg= RadioRead(0x89b);
 801d06a:	f640 009b 	movw	r0, #2203	; 0x89b
 801d06e:	f000 fdd0 	bl	801dc12 <RadioRead>
 801d072:	4603      	mov	r3, r0
 801d074:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            modReg&=( RADIO_BIT_MASK(2) & RADIO_BIT_MASK(3) & RADIO_BIT_MASK(4) );
 801d078:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801d07c:	f023 031c 	bic.w	r3, r3, #28
 801d080:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            RadioWrite(0x89b, (modReg| (0x1<<3) ) );
 801d084:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801d088:	f043 0308 	orr.w	r3, r3, #8
 801d08c:	b2db      	uxtb	r3, r3
 801d08e:	4619      	mov	r1, r3
 801d090:	f640 009b 	movw	r0, #2203	; 0x89b
 801d094:	f000 fdab 	bl	801dbee <RadioWrite>
            modReg= RadioRead(0x6d1);
 801d098:	f240 60d1 	movw	r0, #1745	; 0x6d1
 801d09c:	f000 fdb9 	bl	801dc12 <RadioRead>
 801d0a0:	4603      	mov	r3, r0
 801d0a2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            modReg&=( RADIO_BIT_MASK(3) & RADIO_BIT_MASK(4) );
 801d0a6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801d0aa:	f023 0318 	bic.w	r3, r3, #24
 801d0ae:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            RadioWrite(0x6d1, (modReg| (0x3<<3) ));
 801d0b2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801d0b6:	f043 0318 	orr.w	r3, r3, #24
 801d0ba:	b2db      	uxtb	r3, r3
 801d0bc:	4619      	mov	r1, r3
 801d0be:	f240 60d1 	movw	r0, #1745	; 0x6d1
 801d0c2:	f000 fd94 	bl	801dbee <RadioWrite>
            modReg= RadioRead(0x6ac);
 801d0c6:	f240 60ac 	movw	r0, #1708	; 0x6ac
 801d0ca:	f000 fda2 	bl	801dc12 <RadioRead>
 801d0ce:	4603      	mov	r3, r0
 801d0d0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            modReg&=( RADIO_BIT_MASK(4) & RADIO_BIT_MASK(5) & RADIO_BIT_MASK(6) );
 801d0d4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801d0d8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 801d0dc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            RadioWrite(0x6ac, (modReg| (0x5<<4) ));
 801d0e0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801d0e4:	f043 0350 	orr.w	r3, r3, #80	; 0x50
 801d0e8:	b2db      	uxtb	r3, r3
 801d0ea:	4619      	mov	r1, r3
 801d0ec:	f240 60ac 	movw	r0, #1708	; 0x6ac
 801d0f0:	f000 fd7d 	bl	801dbee <RadioWrite>
            SubgRf.RxTimeout = ( uint32_t )(( symbTimeout * 8 * 1000 ) /datarate);
 801d0f4:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 801d0f6:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 801d0fa:	fb02 f303 	mul.w	r3, r2, r3
 801d0fe:	461a      	mov	r2, r3
 801d100:	687b      	ldr	r3, [r7, #4]
 801d102:	fbb2 f3f3 	udiv	r3, r2, r3
 801d106:	4a4f      	ldr	r2, [pc, #316]	; (801d244 <RadioSetRxConfig+0x308>)
 801d108:	6093      	str	r3, [r2, #8]
            break;
 801d10a:	e118      	b.n	801d33e <RadioSetRxConfig+0x402>
            SUBGRF_SetStopRxTimerOnPreambleDetect( false );
 801d10c:	2000      	movs	r0, #0
 801d10e:	f001 fb5f 	bl	801e7d0 <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 801d112:	4b4c      	ldr	r3, [pc, #304]	; (801d244 <RadioSetRxConfig+0x308>)
 801d114:	2200      	movs	r2, #0
 801d116:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = datarate;
 801d11a:	4a4a      	ldr	r2, [pc, #296]	; (801d244 <RadioSetRxConfig+0x308>)
 801d11c:	687b      	ldr	r3, [r7, #4]
 801d11e:	63d3      	str	r3, [r2, #60]	; 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = MOD_SHAPING_G_BT_1;
 801d120:	4b48      	ldr	r3, [pc, #288]	; (801d244 <RadioSetRxConfig+0x308>)
 801d122:	220b      	movs	r2, #11
 801d124:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = RadioGetFskBandwidthRegValue( bandwidth );
 801d128:	68b8      	ldr	r0, [r7, #8]
 801d12a:	f7ff fdbb 	bl	801cca4 <RadioGetFskBandwidthRegValue>
 801d12e:	4603      	mov	r3, r0
 801d130:	461a      	mov	r2, r3
 801d132:	4b44      	ldr	r3, [pc, #272]	; (801d244 <RadioSetRxConfig+0x308>)
 801d134:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 801d138:	4b42      	ldr	r3, [pc, #264]	; (801d244 <RadioSetRxConfig+0x308>)
 801d13a:	2200      	movs	r2, #0
 801d13c:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( preambleLen << 3 ); // convert byte into bit
 801d13e:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 801d140:	00db      	lsls	r3, r3, #3
 801d142:	b29a      	uxth	r2, r3
 801d144:	4b3f      	ldr	r3, [pc, #252]	; (801d244 <RadioSetRxConfig+0x308>)
 801d146:	821a      	strh	r2, [r3, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS;
 801d148:	4b3e      	ldr	r3, [pc, #248]	; (801d244 <RadioSetRxConfig+0x308>)
 801d14a:	2204      	movs	r2, #4
 801d14c:	749a      	strb	r2, [r3, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = 3 << 3; // convert byte into bit
 801d14e:	4b3d      	ldr	r3, [pc, #244]	; (801d244 <RadioSetRxConfig+0x308>)
 801d150:	2218      	movs	r2, #24
 801d152:	74da      	strb	r2, [r3, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF;
 801d154:	4b3b      	ldr	r3, [pc, #236]	; (801d244 <RadioSetRxConfig+0x308>)
 801d156:	2200      	movs	r2, #0
 801d158:	751a      	strb	r2, [r3, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( fixLen == true ) ? RADIO_PACKET_FIXED_LENGTH : RADIO_PACKET_VARIABLE_LENGTH;
 801d15a:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 801d15e:	f083 0301 	eor.w	r3, r3, #1
 801d162:	b2db      	uxtb	r3, r3
 801d164:	461a      	mov	r2, r3
 801d166:	4b37      	ldr	r3, [pc, #220]	; (801d244 <RadioSetRxConfig+0x308>)
 801d168:	755a      	strb	r2, [r3, #21]
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength;
 801d16a:	4b37      	ldr	r3, [pc, #220]	; (801d248 <RadioSetRxConfig+0x30c>)
 801d16c:	781a      	ldrb	r2, [r3, #0]
 801d16e:	4b35      	ldr	r3, [pc, #212]	; (801d244 <RadioSetRxConfig+0x308>)
 801d170:	759a      	strb	r2, [r3, #22]
            if( crcOn == true )
 801d172:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 801d176:	2b00      	cmp	r3, #0
 801d178:	d003      	beq.n	801d182 <RadioSetRxConfig+0x246>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_2_BYTES_CCIT;
 801d17a:	4b32      	ldr	r3, [pc, #200]	; (801d244 <RadioSetRxConfig+0x308>)
 801d17c:	22f2      	movs	r2, #242	; 0xf2
 801d17e:	75da      	strb	r2, [r3, #23]
 801d180:	e002      	b.n	801d188 <RadioSetRxConfig+0x24c>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_OFF;
 801d182:	4b30      	ldr	r3, [pc, #192]	; (801d244 <RadioSetRxConfig+0x308>)
 801d184:	2201      	movs	r2, #1
 801d186:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = RADIO_DC_FREEWHITENING;
 801d188:	4b2e      	ldr	r3, [pc, #184]	; (801d244 <RadioSetRxConfig+0x308>)
 801d18a:	2201      	movs	r2, #1
 801d18c:	761a      	strb	r2, [r3, #24]
            RadioStandby( );
 801d18e:	f000 fc5a 	bl	801da46 <RadioStandby>
            RadioSetModem( ( SubgRf.ModulationParams.PacketType == PACKET_TYPE_GFSK ) ? MODEM_FSK : MODEM_LORA );
 801d192:	4b2c      	ldr	r3, [pc, #176]	; (801d244 <RadioSetRxConfig+0x308>)
 801d194:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 801d198:	2b00      	cmp	r3, #0
 801d19a:	bf14      	ite	ne
 801d19c:	2301      	movne	r3, #1
 801d19e:	2300      	moveq	r3, #0
 801d1a0:	b2db      	uxtb	r3, r3
 801d1a2:	4618      	mov	r0, r3
 801d1a4:	f7ff fe14 	bl	801cdd0 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801d1a8:	4828      	ldr	r0, [pc, #160]	; (801d24c <RadioSetRxConfig+0x310>)
 801d1aa:	f001 fd57 	bl	801ec5c <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801d1ae:	4828      	ldr	r0, [pc, #160]	; (801d250 <RadioSetRxConfig+0x314>)
 801d1b0:	f001 fe22 	bl	801edf8 <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( ( uint8_t[] ){ 0xC1, 0x94, 0xC1, 0x00, 0x00, 0x00, 0x00, 0x00 } );
 801d1b4:	4a28      	ldr	r2, [pc, #160]	; (801d258 <RadioSetRxConfig+0x31c>)
 801d1b6:	f107 0314 	add.w	r3, r7, #20
 801d1ba:	e892 0003 	ldmia.w	r2, {r0, r1}
 801d1be:	e883 0003 	stmia.w	r3, {r0, r1}
 801d1c2:	f107 0314 	add.w	r3, r7, #20
 801d1c6:	4618      	mov	r0, r3
 801d1c8:	f001 f925 	bl	801e416 <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( 0x01FF );
 801d1cc:	f240 10ff 	movw	r0, #511	; 0x1ff
 801d1d0:	f001 f970 	bl	801e4b4 <SUBGRF_SetWhiteningSeed>
            SubgRf.RxTimeout = ( uint32_t )(( symbTimeout * 8 * 1000 ) /datarate);
 801d1d4:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 801d1d6:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 801d1da:	fb02 f303 	mul.w	r3, r2, r3
 801d1de:	461a      	mov	r2, r3
 801d1e0:	687b      	ldr	r3, [r7, #4]
 801d1e2:	fbb2 f3f3 	udiv	r3, r2, r3
 801d1e6:	4a17      	ldr	r2, [pc, #92]	; (801d244 <RadioSetRxConfig+0x308>)
 801d1e8:	6093      	str	r3, [r2, #8]
            break;
 801d1ea:	e0a8      	b.n	801d33e <RadioSetRxConfig+0x402>
            SUBGRF_SetStopRxTimerOnPreambleDetect( false );
 801d1ec:	2000      	movs	r0, #0
 801d1ee:	f001 faef 	bl	801e7d0 <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 801d1f2:	4b14      	ldr	r3, [pc, #80]	; (801d244 <RadioSetRxConfig+0x308>)
 801d1f4:	2201      	movs	r2, #1
 801d1f6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t )datarate;
 801d1fa:	687b      	ldr	r3, [r7, #4]
 801d1fc:	b2da      	uxtb	r2, r3
 801d1fe:	4b11      	ldr	r3, [pc, #68]	; (801d244 <RadioSetRxConfig+0x308>)
 801d200:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
            SubgRf.ModulationParams.Params.LoRa.Bandwidth = Bandwidths[bandwidth];
 801d204:	4a15      	ldr	r2, [pc, #84]	; (801d25c <RadioSetRxConfig+0x320>)
 801d206:	68bb      	ldr	r3, [r7, #8]
 801d208:	4413      	add	r3, r2
 801d20a:	781a      	ldrb	r2, [r3, #0]
 801d20c:	4b0d      	ldr	r3, [pc, #52]	; (801d244 <RadioSetRxConfig+0x308>)
 801d20e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
            SubgRf.ModulationParams.Params.LoRa.CodingRate = ( RadioLoRaCodingRates_t )coderate;
 801d212:	4a0c      	ldr	r2, [pc, #48]	; (801d244 <RadioSetRxConfig+0x308>)
 801d214:	7bbb      	ldrb	r3, [r7, #14]
 801d216:	f882 3052 	strb.w	r3, [r2, #82]	; 0x52
            if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 801d21a:	68bb      	ldr	r3, [r7, #8]
 801d21c:	2b00      	cmp	r3, #0
 801d21e:	d105      	bne.n	801d22c <RadioSetRxConfig+0x2f0>
 801d220:	687b      	ldr	r3, [r7, #4]
 801d222:	2b0b      	cmp	r3, #11
 801d224:	d008      	beq.n	801d238 <RadioSetRxConfig+0x2fc>
 801d226:	687b      	ldr	r3, [r7, #4]
 801d228:	2b0c      	cmp	r3, #12
 801d22a:	d005      	beq.n	801d238 <RadioSetRxConfig+0x2fc>
 801d22c:	68bb      	ldr	r3, [r7, #8]
 801d22e:	2b01      	cmp	r3, #1
 801d230:	d116      	bne.n	801d260 <RadioSetRxConfig+0x324>
                ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 801d232:	687b      	ldr	r3, [r7, #4]
 801d234:	2b0c      	cmp	r3, #12
 801d236:	d113      	bne.n	801d260 <RadioSetRxConfig+0x324>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x01;
 801d238:	4b02      	ldr	r3, [pc, #8]	; (801d244 <RadioSetRxConfig+0x308>)
 801d23a:	2201      	movs	r2, #1
 801d23c:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
 801d240:	e012      	b.n	801d268 <RadioSetRxConfig+0x32c>
 801d242:	bf00      	nop
 801d244:	20001ee4 	.word	0x20001ee4
 801d248:	200001b8 	.word	0x200001b8
 801d24c:	20001f1c 	.word	0x20001f1c
 801d250:	20001ef2 	.word	0x20001ef2
 801d254:	08022580 	.word	0x08022580
 801d258:	08022588 	.word	0x08022588
 801d25c:	08022d10 	.word	0x08022d10
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x00;
 801d260:	4b39      	ldr	r3, [pc, #228]	; (801d348 <RadioSetRxConfig+0x40c>)
 801d262:	2200      	movs	r2, #0
 801d264:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
            SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 801d268:	4b37      	ldr	r3, [pc, #220]	; (801d348 <RadioSetRxConfig+0x40c>)
 801d26a:	2201      	movs	r2, #1
 801d26c:	739a      	strb	r2, [r3, #14]
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 801d26e:	4b36      	ldr	r3, [pc, #216]	; (801d348 <RadioSetRxConfig+0x40c>)
 801d270:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 801d274:	2b05      	cmp	r3, #5
 801d276:	d004      	beq.n	801d282 <RadioSetRxConfig+0x346>
                ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF6 ) )
 801d278:	4b33      	ldr	r3, [pc, #204]	; (801d348 <RadioSetRxConfig+0x40c>)
 801d27a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 801d27e:	2b06      	cmp	r3, #6
 801d280:	d10a      	bne.n	801d298 <RadioSetRxConfig+0x35c>
                if( preambleLen < 12 )
 801d282:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 801d284:	2b0b      	cmp	r3, #11
 801d286:	d803      	bhi.n	801d290 <RadioSetRxConfig+0x354>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = 12;
 801d288:	4b2f      	ldr	r3, [pc, #188]	; (801d348 <RadioSetRxConfig+0x40c>)
 801d28a:	220c      	movs	r2, #12
 801d28c:	839a      	strh	r2, [r3, #28]
                if( preambleLen < 12 )
 801d28e:	e006      	b.n	801d29e <RadioSetRxConfig+0x362>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 801d290:	4a2d      	ldr	r2, [pc, #180]	; (801d348 <RadioSetRxConfig+0x40c>)
 801d292:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 801d294:	8393      	strh	r3, [r2, #28]
                if( preambleLen < 12 )
 801d296:	e002      	b.n	801d29e <RadioSetRxConfig+0x362>
                SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 801d298:	4a2b      	ldr	r2, [pc, #172]	; (801d348 <RadioSetRxConfig+0x40c>)
 801d29a:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 801d29c:	8393      	strh	r3, [r2, #28]
            SubgRf.PacketParams.Params.LoRa.HeaderType = ( RadioLoRaPacketLengthsMode_t )fixLen;
 801d29e:	f897 203c 	ldrb.w	r2, [r7, #60]	; 0x3c
 801d2a2:	4b29      	ldr	r3, [pc, #164]	; (801d348 <RadioSetRxConfig+0x40c>)
 801d2a4:	779a      	strb	r2, [r3, #30]
            SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength;
 801d2a6:	4b29      	ldr	r3, [pc, #164]	; (801d34c <RadioSetRxConfig+0x410>)
 801d2a8:	781a      	ldrb	r2, [r3, #0]
 801d2aa:	4b27      	ldr	r3, [pc, #156]	; (801d348 <RadioSetRxConfig+0x40c>)
 801d2ac:	77da      	strb	r2, [r3, #31]
            SubgRf.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t )crcOn;
 801d2ae:	f897 2044 	ldrb.w	r2, [r7, #68]	; 0x44
 801d2b2:	4b25      	ldr	r3, [pc, #148]	; (801d348 <RadioSetRxConfig+0x40c>)
 801d2b4:	f883 2020 	strb.w	r2, [r3, #32]
            SubgRf.PacketParams.Params.LoRa.InvertIQ = ( RadioLoRaIQModes_t )iqInverted;
 801d2b8:	f897 2050 	ldrb.w	r2, [r7, #80]	; 0x50
 801d2bc:	4b22      	ldr	r3, [pc, #136]	; (801d348 <RadioSetRxConfig+0x40c>)
 801d2be:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
            RadioStandby( );
 801d2c2:	f000 fbc0 	bl	801da46 <RadioStandby>
            RadioSetModem( ( SubgRf.ModulationParams.PacketType == PACKET_TYPE_GFSK ) ? MODEM_FSK : MODEM_LORA );
 801d2c6:	4b20      	ldr	r3, [pc, #128]	; (801d348 <RadioSetRxConfig+0x40c>)
 801d2c8:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 801d2cc:	2b00      	cmp	r3, #0
 801d2ce:	bf14      	ite	ne
 801d2d0:	2301      	movne	r3, #1
 801d2d2:	2300      	moveq	r3, #0
 801d2d4:	b2db      	uxtb	r3, r3
 801d2d6:	4618      	mov	r0, r3
 801d2d8:	f7ff fd7a 	bl	801cdd0 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801d2dc:	481c      	ldr	r0, [pc, #112]	; (801d350 <RadioSetRxConfig+0x414>)
 801d2de:	f001 fcbd 	bl	801ec5c <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801d2e2:	481c      	ldr	r0, [pc, #112]	; (801d354 <RadioSetRxConfig+0x418>)
 801d2e4:	f001 fd88 	bl	801edf8 <SUBGRF_SetPacketParams>
            SUBGRF_SetLoRaSymbNumTimeout( symbTimeout );
 801d2e8:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 801d2ea:	b2db      	uxtb	r3, r3
 801d2ec:	4618      	mov	r0, r3
 801d2ee:	f001 fa81 	bl	801e7f4 <SUBGRF_SetLoRaSymbNumTimeout>
            if( SubgRf.PacketParams.Params.LoRa.InvertIQ == LORA_IQ_INVERTED )
 801d2f2:	4b15      	ldr	r3, [pc, #84]	; (801d348 <RadioSetRxConfig+0x40c>)
 801d2f4:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 801d2f8:	2b01      	cmp	r3, #1
 801d2fa:	d10d      	bne.n	801d318 <RadioSetRxConfig+0x3dc>
                SUBGRF_WriteRegister( 0x0736, SUBGRF_ReadRegister( 0x0736 ) & ~( 1 << 2 ) );
 801d2fc:	f240 7036 	movw	r0, #1846	; 0x736
 801d300:	f001 fee2 	bl	801f0c8 <SUBGRF_ReadRegister>
 801d304:	4603      	mov	r3, r0
 801d306:	f023 0304 	bic.w	r3, r3, #4
 801d30a:	b2db      	uxtb	r3, r3
 801d30c:	4619      	mov	r1, r3
 801d30e:	f240 7036 	movw	r0, #1846	; 0x736
 801d312:	f001 fec5 	bl	801f0a0 <SUBGRF_WriteRegister>
 801d316:	e00c      	b.n	801d332 <RadioSetRxConfig+0x3f6>
                SUBGRF_WriteRegister( 0x0736, SUBGRF_ReadRegister( 0x0736 ) | ( 1 << 2 ) );
 801d318:	f240 7036 	movw	r0, #1846	; 0x736
 801d31c:	f001 fed4 	bl	801f0c8 <SUBGRF_ReadRegister>
 801d320:	4603      	mov	r3, r0
 801d322:	f043 0304 	orr.w	r3, r3, #4
 801d326:	b2db      	uxtb	r3, r3
 801d328:	4619      	mov	r1, r3
 801d32a:	f240 7036 	movw	r0, #1846	; 0x736
 801d32e:	f001 feb7 	bl	801f0a0 <SUBGRF_WriteRegister>
            SubgRf.RxTimeout = 0xFFFF;
 801d332:	4b05      	ldr	r3, [pc, #20]	; (801d348 <RadioSetRxConfig+0x40c>)
 801d334:	f64f 72ff 	movw	r2, #65535	; 0xffff
 801d338:	609a      	str	r2, [r3, #8]
            break;
 801d33a:	e000      	b.n	801d33e <RadioSetRxConfig+0x402>
            break;
 801d33c:	bf00      	nop
    }
}
 801d33e:	bf00      	nop
 801d340:	3728      	adds	r7, #40	; 0x28
 801d342:	46bd      	mov	sp, r7
 801d344:	bd80      	pop	{r7, pc}
 801d346:	bf00      	nop
 801d348:	20001ee4 	.word	0x20001ee4
 801d34c:	200001b8 	.word	0x200001b8
 801d350:	20001f1c 	.word	0x20001f1c
 801d354:	20001ef2 	.word	0x20001ef2

0801d358 <RadioSetTxConfig>:
static void RadioSetTxConfig( RadioModems_t modem, int8_t power, uint32_t fdev,
                              uint32_t bandwidth, uint32_t datarate,
                              uint8_t coderate, uint16_t preambleLen,
                              bool fixLen, bool crcOn, bool freqHopOn,
                              uint8_t hopPeriod, bool iqInverted, uint32_t timeout )
{
 801d358:	b580      	push	{r7, lr}
 801d35a:	b086      	sub	sp, #24
 801d35c:	af00      	add	r7, sp, #0
 801d35e:	60ba      	str	r2, [r7, #8]
 801d360:	607b      	str	r3, [r7, #4]
 801d362:	4603      	mov	r3, r0
 801d364:	73fb      	strb	r3, [r7, #15]
 801d366:	460b      	mov	r3, r1
 801d368:	73bb      	strb	r3, [r7, #14]

    switch( modem )
 801d36a:	7bfb      	ldrb	r3, [r7, #15]
 801d36c:	2b03      	cmp	r3, #3
 801d36e:	d007      	beq.n	801d380 <RadioSetTxConfig+0x28>
 801d370:	2b03      	cmp	r3, #3
 801d372:	f300 80e5 	bgt.w	801d540 <RadioSetTxConfig+0x1e8>
 801d376:	2b00      	cmp	r3, #0
 801d378:	d014      	beq.n	801d3a4 <RadioSetTxConfig+0x4c>
 801d37a:	2b01      	cmp	r3, #1
 801d37c:	d073      	beq.n	801d466 <RadioSetTxConfig+0x10e>
            RadioStandby( );
            RadioSetModem( ( SubgRf.ModulationParams.PacketType == PACKET_TYPE_GFSK ) ? MODEM_FSK : MODEM_LORA );
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
        default:
            break;
 801d37e:	e0df      	b.n	801d540 <RadioSetTxConfig+0x1e8>
            RadioSetModem(MODEM_SIGFOX_TX);
 801d380:	2003      	movs	r0, #3
 801d382:	f7ff fd25 	bl	801cdd0 <RadioSetModem>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_BPSK;
 801d386:	4b89      	ldr	r3, [pc, #548]	; (801d5ac <RadioSetTxConfig+0x254>)
 801d388:	2202      	movs	r2, #2
 801d38a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.Bpsk.BitRate           = datarate;
 801d38e:	4a87      	ldr	r2, [pc, #540]	; (801d5ac <RadioSetTxConfig+0x254>)
 801d390:	6a3b      	ldr	r3, [r7, #32]
 801d392:	6493      	str	r3, [r2, #72]	; 0x48
            SubgRf.ModulationParams.Params.Bpsk.ModulationShaping = MOD_SHAPING_DBPSK;
 801d394:	4b85      	ldr	r3, [pc, #532]	; (801d5ac <RadioSetTxConfig+0x254>)
 801d396:	2216      	movs	r2, #22
 801d398:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801d39c:	4884      	ldr	r0, [pc, #528]	; (801d5b0 <RadioSetTxConfig+0x258>)
 801d39e:	f001 fc5d 	bl	801ec5c <SUBGRF_SetModulationParams>
            break;
 801d3a2:	e0ce      	b.n	801d542 <RadioSetTxConfig+0x1ea>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 801d3a4:	4b81      	ldr	r3, [pc, #516]	; (801d5ac <RadioSetTxConfig+0x254>)
 801d3a6:	2200      	movs	r2, #0
 801d3a8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = datarate;
 801d3ac:	4a7f      	ldr	r2, [pc, #508]	; (801d5ac <RadioSetTxConfig+0x254>)
 801d3ae:	6a3b      	ldr	r3, [r7, #32]
 801d3b0:	63d3      	str	r3, [r2, #60]	; 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = MOD_SHAPING_G_BT_1;
 801d3b2:	4b7e      	ldr	r3, [pc, #504]	; (801d5ac <RadioSetTxConfig+0x254>)
 801d3b4:	220b      	movs	r2, #11
 801d3b6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = RadioGetFskBandwidthRegValue( bandwidth );
 801d3ba:	6878      	ldr	r0, [r7, #4]
 801d3bc:	f7ff fc72 	bl	801cca4 <RadioGetFskBandwidthRegValue>
 801d3c0:	4603      	mov	r3, r0
 801d3c2:	461a      	mov	r2, r3
 801d3c4:	4b79      	ldr	r3, [pc, #484]	; (801d5ac <RadioSetTxConfig+0x254>)
 801d3c6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            SubgRf.ModulationParams.Params.Gfsk.Fdev = fdev;
 801d3ca:	4a78      	ldr	r2, [pc, #480]	; (801d5ac <RadioSetTxConfig+0x254>)
 801d3cc:	68bb      	ldr	r3, [r7, #8]
 801d3ce:	6413      	str	r3, [r2, #64]	; 0x40
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 801d3d0:	4b76      	ldr	r3, [pc, #472]	; (801d5ac <RadioSetTxConfig+0x254>)
 801d3d2:	2200      	movs	r2, #0
 801d3d4:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( preambleLen << 3 ); // convert byte into bit
 801d3d6:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 801d3d8:	00db      	lsls	r3, r3, #3
 801d3da:	b29a      	uxth	r2, r3
 801d3dc:	4b73      	ldr	r3, [pc, #460]	; (801d5ac <RadioSetTxConfig+0x254>)
 801d3de:	821a      	strh	r2, [r3, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS;
 801d3e0:	4b72      	ldr	r3, [pc, #456]	; (801d5ac <RadioSetTxConfig+0x254>)
 801d3e2:	2204      	movs	r2, #4
 801d3e4:	749a      	strb	r2, [r3, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = 3 << 3 ; // convert byte into bit
 801d3e6:	4b71      	ldr	r3, [pc, #452]	; (801d5ac <RadioSetTxConfig+0x254>)
 801d3e8:	2218      	movs	r2, #24
 801d3ea:	74da      	strb	r2, [r3, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF;
 801d3ec:	4b6f      	ldr	r3, [pc, #444]	; (801d5ac <RadioSetTxConfig+0x254>)
 801d3ee:	2200      	movs	r2, #0
 801d3f0:	751a      	strb	r2, [r3, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( fixLen == true ) ? RADIO_PACKET_FIXED_LENGTH : RADIO_PACKET_VARIABLE_LENGTH;
 801d3f2:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 801d3f6:	f083 0301 	eor.w	r3, r3, #1
 801d3fa:	b2db      	uxtb	r3, r3
 801d3fc:	461a      	mov	r2, r3
 801d3fe:	4b6b      	ldr	r3, [pc, #428]	; (801d5ac <RadioSetTxConfig+0x254>)
 801d400:	755a      	strb	r2, [r3, #21]
            if( crcOn == true )
 801d402:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 801d406:	2b00      	cmp	r3, #0
 801d408:	d003      	beq.n	801d412 <RadioSetTxConfig+0xba>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_2_BYTES_CCIT;
 801d40a:	4b68      	ldr	r3, [pc, #416]	; (801d5ac <RadioSetTxConfig+0x254>)
 801d40c:	22f2      	movs	r2, #242	; 0xf2
 801d40e:	75da      	strb	r2, [r3, #23]
 801d410:	e002      	b.n	801d418 <RadioSetTxConfig+0xc0>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_OFF;
 801d412:	4b66      	ldr	r3, [pc, #408]	; (801d5ac <RadioSetTxConfig+0x254>)
 801d414:	2201      	movs	r2, #1
 801d416:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = RADIO_DC_FREEWHITENING;
 801d418:	4b64      	ldr	r3, [pc, #400]	; (801d5ac <RadioSetTxConfig+0x254>)
 801d41a:	2201      	movs	r2, #1
 801d41c:	761a      	strb	r2, [r3, #24]
            RadioStandby( );
 801d41e:	f000 fb12 	bl	801da46 <RadioStandby>
            RadioSetModem( ( SubgRf.ModulationParams.PacketType == PACKET_TYPE_GFSK ) ? MODEM_FSK : MODEM_LORA );
 801d422:	4b62      	ldr	r3, [pc, #392]	; (801d5ac <RadioSetTxConfig+0x254>)
 801d424:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 801d428:	2b00      	cmp	r3, #0
 801d42a:	bf14      	ite	ne
 801d42c:	2301      	movne	r3, #1
 801d42e:	2300      	moveq	r3, #0
 801d430:	b2db      	uxtb	r3, r3
 801d432:	4618      	mov	r0, r3
 801d434:	f7ff fccc 	bl	801cdd0 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801d438:	485d      	ldr	r0, [pc, #372]	; (801d5b0 <RadioSetTxConfig+0x258>)
 801d43a:	f001 fc0f 	bl	801ec5c <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801d43e:	485d      	ldr	r0, [pc, #372]	; (801d5b4 <RadioSetTxConfig+0x25c>)
 801d440:	f001 fcda 	bl	801edf8 <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( ( uint8_t[] ){ 0xC1, 0x94, 0xC1, 0x00, 0x00, 0x00, 0x00, 0x00 } );
 801d444:	4a5c      	ldr	r2, [pc, #368]	; (801d5b8 <RadioSetTxConfig+0x260>)
 801d446:	f107 0310 	add.w	r3, r7, #16
 801d44a:	e892 0003 	ldmia.w	r2, {r0, r1}
 801d44e:	e883 0003 	stmia.w	r3, {r0, r1}
 801d452:	f107 0310 	add.w	r3, r7, #16
 801d456:	4618      	mov	r0, r3
 801d458:	f000 ffdd 	bl	801e416 <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( 0x01FF );
 801d45c:	f240 10ff 	movw	r0, #511	; 0x1ff
 801d460:	f001 f828 	bl	801e4b4 <SUBGRF_SetWhiteningSeed>
            break;
 801d464:	e06d      	b.n	801d542 <RadioSetTxConfig+0x1ea>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 801d466:	4b51      	ldr	r3, [pc, #324]	; (801d5ac <RadioSetTxConfig+0x254>)
 801d468:	2201      	movs	r2, #1
 801d46a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t ) datarate;
 801d46e:	6a3b      	ldr	r3, [r7, #32]
 801d470:	b2da      	uxtb	r2, r3
 801d472:	4b4e      	ldr	r3, [pc, #312]	; (801d5ac <RadioSetTxConfig+0x254>)
 801d474:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
            SubgRf.ModulationParams.Params.LoRa.Bandwidth =  Bandwidths[bandwidth];
 801d478:	4a50      	ldr	r2, [pc, #320]	; (801d5bc <RadioSetTxConfig+0x264>)
 801d47a:	687b      	ldr	r3, [r7, #4]
 801d47c:	4413      	add	r3, r2
 801d47e:	781a      	ldrb	r2, [r3, #0]
 801d480:	4b4a      	ldr	r3, [pc, #296]	; (801d5ac <RadioSetTxConfig+0x254>)
 801d482:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
            SubgRf.ModulationParams.Params.LoRa.CodingRate= ( RadioLoRaCodingRates_t )coderate;
 801d486:	4a49      	ldr	r2, [pc, #292]	; (801d5ac <RadioSetTxConfig+0x254>)
 801d488:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 801d48c:	f882 3052 	strb.w	r3, [r2, #82]	; 0x52
            if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 801d490:	687b      	ldr	r3, [r7, #4]
 801d492:	2b00      	cmp	r3, #0
 801d494:	d105      	bne.n	801d4a2 <RadioSetTxConfig+0x14a>
 801d496:	6a3b      	ldr	r3, [r7, #32]
 801d498:	2b0b      	cmp	r3, #11
 801d49a:	d008      	beq.n	801d4ae <RadioSetTxConfig+0x156>
 801d49c:	6a3b      	ldr	r3, [r7, #32]
 801d49e:	2b0c      	cmp	r3, #12
 801d4a0:	d005      	beq.n	801d4ae <RadioSetTxConfig+0x156>
 801d4a2:	687b      	ldr	r3, [r7, #4]
 801d4a4:	2b01      	cmp	r3, #1
 801d4a6:	d107      	bne.n	801d4b8 <RadioSetTxConfig+0x160>
                ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 801d4a8:	6a3b      	ldr	r3, [r7, #32]
 801d4aa:	2b0c      	cmp	r3, #12
 801d4ac:	d104      	bne.n	801d4b8 <RadioSetTxConfig+0x160>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x01;
 801d4ae:	4b3f      	ldr	r3, [pc, #252]	; (801d5ac <RadioSetTxConfig+0x254>)
 801d4b0:	2201      	movs	r2, #1
 801d4b2:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
 801d4b6:	e003      	b.n	801d4c0 <RadioSetTxConfig+0x168>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x00;
 801d4b8:	4b3c      	ldr	r3, [pc, #240]	; (801d5ac <RadioSetTxConfig+0x254>)
 801d4ba:	2200      	movs	r2, #0
 801d4bc:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
            SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 801d4c0:	4b3a      	ldr	r3, [pc, #232]	; (801d5ac <RadioSetTxConfig+0x254>)
 801d4c2:	2201      	movs	r2, #1
 801d4c4:	739a      	strb	r2, [r3, #14]
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 801d4c6:	4b39      	ldr	r3, [pc, #228]	; (801d5ac <RadioSetTxConfig+0x254>)
 801d4c8:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 801d4cc:	2b05      	cmp	r3, #5
 801d4ce:	d004      	beq.n	801d4da <RadioSetTxConfig+0x182>
                ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF6 ) )
 801d4d0:	4b36      	ldr	r3, [pc, #216]	; (801d5ac <RadioSetTxConfig+0x254>)
 801d4d2:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 801d4d6:	2b06      	cmp	r3, #6
 801d4d8:	d10a      	bne.n	801d4f0 <RadioSetTxConfig+0x198>
                if( preambleLen < 12 )
 801d4da:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 801d4dc:	2b0b      	cmp	r3, #11
 801d4de:	d803      	bhi.n	801d4e8 <RadioSetTxConfig+0x190>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = 12;
 801d4e0:	4b32      	ldr	r3, [pc, #200]	; (801d5ac <RadioSetTxConfig+0x254>)
 801d4e2:	220c      	movs	r2, #12
 801d4e4:	839a      	strh	r2, [r3, #28]
                if( preambleLen < 12 )
 801d4e6:	e006      	b.n	801d4f6 <RadioSetTxConfig+0x19e>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 801d4e8:	4a30      	ldr	r2, [pc, #192]	; (801d5ac <RadioSetTxConfig+0x254>)
 801d4ea:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 801d4ec:	8393      	strh	r3, [r2, #28]
                if( preambleLen < 12 )
 801d4ee:	e002      	b.n	801d4f6 <RadioSetTxConfig+0x19e>
                SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 801d4f0:	4a2e      	ldr	r2, [pc, #184]	; (801d5ac <RadioSetTxConfig+0x254>)
 801d4f2:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 801d4f4:	8393      	strh	r3, [r2, #28]
            SubgRf.PacketParams.Params.LoRa.HeaderType = ( RadioLoRaPacketLengthsMode_t )fixLen;
 801d4f6:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 801d4fa:	4b2c      	ldr	r3, [pc, #176]	; (801d5ac <RadioSetTxConfig+0x254>)
 801d4fc:	779a      	strb	r2, [r3, #30]
            SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength;
 801d4fe:	4b30      	ldr	r3, [pc, #192]	; (801d5c0 <RadioSetTxConfig+0x268>)
 801d500:	781a      	ldrb	r2, [r3, #0]
 801d502:	4b2a      	ldr	r3, [pc, #168]	; (801d5ac <RadioSetTxConfig+0x254>)
 801d504:	77da      	strb	r2, [r3, #31]
            SubgRf.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t )crcOn;
 801d506:	f897 2030 	ldrb.w	r2, [r7, #48]	; 0x30
 801d50a:	4b28      	ldr	r3, [pc, #160]	; (801d5ac <RadioSetTxConfig+0x254>)
 801d50c:	f883 2020 	strb.w	r2, [r3, #32]
            SubgRf.PacketParams.Params.LoRa.InvertIQ = ( RadioLoRaIQModes_t )iqInverted;
 801d510:	f897 203c 	ldrb.w	r2, [r7, #60]	; 0x3c
 801d514:	4b25      	ldr	r3, [pc, #148]	; (801d5ac <RadioSetTxConfig+0x254>)
 801d516:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
            RadioStandby( );
 801d51a:	f000 fa94 	bl	801da46 <RadioStandby>
            RadioSetModem( ( SubgRf.ModulationParams.PacketType == PACKET_TYPE_GFSK ) ? MODEM_FSK : MODEM_LORA );
 801d51e:	4b23      	ldr	r3, [pc, #140]	; (801d5ac <RadioSetTxConfig+0x254>)
 801d520:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 801d524:	2b00      	cmp	r3, #0
 801d526:	bf14      	ite	ne
 801d528:	2301      	movne	r3, #1
 801d52a:	2300      	moveq	r3, #0
 801d52c:	b2db      	uxtb	r3, r3
 801d52e:	4618      	mov	r0, r3
 801d530:	f7ff fc4e 	bl	801cdd0 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801d534:	481e      	ldr	r0, [pc, #120]	; (801d5b0 <RadioSetTxConfig+0x258>)
 801d536:	f001 fb91 	bl	801ec5c <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801d53a:	481e      	ldr	r0, [pc, #120]	; (801d5b4 <RadioSetTxConfig+0x25c>)
 801d53c:	f001 fc5c 	bl	801edf8 <SUBGRF_SetPacketParams>
            break;
 801d540:	bf00      	nop
    }

    /* WORKAROUND - Modulation Quality with 500 kHz LoRa Bandwidth, see DS_SX1261-2_V1.2 datasheet chapter 15.1 */
    if( ( modem == MODEM_LORA ) && ( SubgRf.ModulationParams.Params.LoRa.Bandwidth == LORA_BW_500 ) )
 801d542:	7bfb      	ldrb	r3, [r7, #15]
 801d544:	2b01      	cmp	r3, #1
 801d546:	d112      	bne.n	801d56e <RadioSetTxConfig+0x216>
 801d548:	4b18      	ldr	r3, [pc, #96]	; (801d5ac <RadioSetTxConfig+0x254>)
 801d54a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 801d54e:	2b06      	cmp	r3, #6
 801d550:	d10d      	bne.n	801d56e <RadioSetTxConfig+0x216>
    {
        /* RegTxModulation = @address 0x0889 */
        SUBGRF_WriteRegister( 0x0889, SUBGRF_ReadRegister( 0x0889 ) & ~( 1 << 2 ) );
 801d552:	f640 0089 	movw	r0, #2185	; 0x889
 801d556:	f001 fdb7 	bl	801f0c8 <SUBGRF_ReadRegister>
 801d55a:	4603      	mov	r3, r0
 801d55c:	f023 0304 	bic.w	r3, r3, #4
 801d560:	b2db      	uxtb	r3, r3
 801d562:	4619      	mov	r1, r3
 801d564:	f640 0089 	movw	r0, #2185	; 0x889
 801d568:	f001 fd9a 	bl	801f0a0 <SUBGRF_WriteRegister>
 801d56c:	e00c      	b.n	801d588 <RadioSetTxConfig+0x230>
    }
    else
    {
        /* RegTxModulation = @address 0x0889 */
        SUBGRF_WriteRegister( 0x0889, SUBGRF_ReadRegister( 0x0889 ) | ( 1 << 2 ) );
 801d56e:	f640 0089 	movw	r0, #2185	; 0x889
 801d572:	f001 fda9 	bl	801f0c8 <SUBGRF_ReadRegister>
 801d576:	4603      	mov	r3, r0
 801d578:	f043 0304 	orr.w	r3, r3, #4
 801d57c:	b2db      	uxtb	r3, r3
 801d57e:	4619      	mov	r1, r3
 801d580:	f640 0089 	movw	r0, #2185	; 0x889
 801d584:	f001 fd8c 	bl	801f0a0 <SUBGRF_WriteRegister>
    }
    /* WORKAROUND END */

    SubgRf.AntSwitchPaSelect = SUBGRF_SetRfTxPower( power );
 801d588:	f997 300e 	ldrsb.w	r3, [r7, #14]
 801d58c:	4618      	mov	r0, r3
 801d58e:	f001 fe2b 	bl	801f1e8 <SUBGRF_SetRfTxPower>
 801d592:	4603      	mov	r3, r0
 801d594:	461a      	mov	r2, r3
 801d596:	4b05      	ldr	r3, [pc, #20]	; (801d5ac <RadioSetTxConfig+0x254>)
 801d598:	f883 2056 	strb.w	r2, [r3, #86]	; 0x56
    SubgRf.TxTimeout = timeout;
 801d59c:	4a03      	ldr	r2, [pc, #12]	; (801d5ac <RadioSetTxConfig+0x254>)
 801d59e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801d5a0:	6053      	str	r3, [r2, #4]
}
 801d5a2:	bf00      	nop
 801d5a4:	3718      	adds	r7, #24
 801d5a6:	46bd      	mov	sp, r7
 801d5a8:	bd80      	pop	{r7, pc}
 801d5aa:	bf00      	nop
 801d5ac:	20001ee4 	.word	0x20001ee4
 801d5b0:	20001f1c 	.word	0x20001f1c
 801d5b4:	20001ef2 	.word	0x20001ef2
 801d5b8:	08022588 	.word	0x08022588
 801d5bc:	08022d10 	.word	0x08022d10
 801d5c0:	200001b8 	.word	0x200001b8

0801d5c4 <RadioCheckRfFrequency>:

static bool RadioCheckRfFrequency( uint32_t frequency )
{
 801d5c4:	b480      	push	{r7}
 801d5c6:	b083      	sub	sp, #12
 801d5c8:	af00      	add	r7, sp, #0
 801d5ca:	6078      	str	r0, [r7, #4]
    return true;
 801d5cc:	2301      	movs	r3, #1
}
 801d5ce:	4618      	mov	r0, r3
 801d5d0:	370c      	adds	r7, #12
 801d5d2:	46bd      	mov	sp, r7
 801d5d4:	bc80      	pop	{r7}
 801d5d6:	4770      	bx	lr

0801d5d8 <RadioGetLoRaBandwidthInHz>:

static uint32_t RadioGetLoRaBandwidthInHz( RadioLoRaBandwidths_t bw )
{
 801d5d8:	b480      	push	{r7}
 801d5da:	b085      	sub	sp, #20
 801d5dc:	af00      	add	r7, sp, #0
 801d5de:	4603      	mov	r3, r0
 801d5e0:	71fb      	strb	r3, [r7, #7]
    uint32_t bandwidthInHz = 0;
 801d5e2:	2300      	movs	r3, #0
 801d5e4:	60fb      	str	r3, [r7, #12]

    switch( bw )
 801d5e6:	79fb      	ldrb	r3, [r7, #7]
 801d5e8:	2b0a      	cmp	r3, #10
 801d5ea:	d83e      	bhi.n	801d66a <RadioGetLoRaBandwidthInHz+0x92>
 801d5ec:	a201      	add	r2, pc, #4	; (adr r2, 801d5f4 <RadioGetLoRaBandwidthInHz+0x1c>)
 801d5ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801d5f2:	bf00      	nop
 801d5f4:	0801d621 	.word	0x0801d621
 801d5f8:	0801d631 	.word	0x0801d631
 801d5fc:	0801d641 	.word	0x0801d641
 801d600:	0801d651 	.word	0x0801d651
 801d604:	0801d659 	.word	0x0801d659
 801d608:	0801d65f 	.word	0x0801d65f
 801d60c:	0801d665 	.word	0x0801d665
 801d610:	0801d66b 	.word	0x0801d66b
 801d614:	0801d629 	.word	0x0801d629
 801d618:	0801d639 	.word	0x0801d639
 801d61c:	0801d649 	.word	0x0801d649
    {
    case LORA_BW_007:
        bandwidthInHz = 7812UL;
 801d620:	f641 6384 	movw	r3, #7812	; 0x1e84
 801d624:	60fb      	str	r3, [r7, #12]
        break;
 801d626:	e020      	b.n	801d66a <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_010:
        bandwidthInHz = 10417UL;
 801d628:	f642 03b1 	movw	r3, #10417	; 0x28b1
 801d62c:	60fb      	str	r3, [r7, #12]
        break;
 801d62e:	e01c      	b.n	801d66a <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_015:
        bandwidthInHz = 15625UL;
 801d630:	f643 5309 	movw	r3, #15625	; 0x3d09
 801d634:	60fb      	str	r3, [r7, #12]
        break;
 801d636:	e018      	b.n	801d66a <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_020:
        bandwidthInHz = 20833UL;
 801d638:	f245 1361 	movw	r3, #20833	; 0x5161
 801d63c:	60fb      	str	r3, [r7, #12]
        break;
 801d63e:	e014      	b.n	801d66a <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_031:
        bandwidthInHz = 31250UL;
 801d640:	f647 2312 	movw	r3, #31250	; 0x7a12
 801d644:	60fb      	str	r3, [r7, #12]
        break;
 801d646:	e010      	b.n	801d66a <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_041:
        bandwidthInHz = 41667UL;
 801d648:	f24a 23c3 	movw	r3, #41667	; 0xa2c3
 801d64c:	60fb      	str	r3, [r7, #12]
        break;
 801d64e:	e00c      	b.n	801d66a <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_062:
        bandwidthInHz = 62500UL;
 801d650:	f24f 4324 	movw	r3, #62500	; 0xf424
 801d654:	60fb      	str	r3, [r7, #12]
        break;
 801d656:	e008      	b.n	801d66a <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_125:
        bandwidthInHz = 125000UL;
 801d658:	4b07      	ldr	r3, [pc, #28]	; (801d678 <RadioGetLoRaBandwidthInHz+0xa0>)
 801d65a:	60fb      	str	r3, [r7, #12]
        break;
 801d65c:	e005      	b.n	801d66a <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_250:
        bandwidthInHz = 250000UL;
 801d65e:	4b07      	ldr	r3, [pc, #28]	; (801d67c <RadioGetLoRaBandwidthInHz+0xa4>)
 801d660:	60fb      	str	r3, [r7, #12]
        break;
 801d662:	e002      	b.n	801d66a <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_500:
        bandwidthInHz = 500000UL;
 801d664:	4b06      	ldr	r3, [pc, #24]	; (801d680 <RadioGetLoRaBandwidthInHz+0xa8>)
 801d666:	60fb      	str	r3, [r7, #12]
        break;
 801d668:	bf00      	nop
    }

    return bandwidthInHz;
 801d66a:	68fb      	ldr	r3, [r7, #12]
}
 801d66c:	4618      	mov	r0, r3
 801d66e:	3714      	adds	r7, #20
 801d670:	46bd      	mov	sp, r7
 801d672:	bc80      	pop	{r7}
 801d674:	4770      	bx	lr
 801d676:	bf00      	nop
 801d678:	0001e848 	.word	0x0001e848
 801d67c:	0003d090 	.word	0x0003d090
 801d680:	0007a120 	.word	0x0007a120

0801d684 <RadioGetGfskTimeOnAirNumerator>:

static uint32_t RadioGetGfskTimeOnAirNumerator( uint32_t datarate, uint8_t coderate,
                                                uint16_t preambleLen, bool fixLen, uint8_t payloadLen,
                                                bool crcOn )
{
 801d684:	b480      	push	{r7}
 801d686:	b083      	sub	sp, #12
 801d688:	af00      	add	r7, sp, #0
 801d68a:	6078      	str	r0, [r7, #4]
 801d68c:	4608      	mov	r0, r1
 801d68e:	4611      	mov	r1, r2
 801d690:	461a      	mov	r2, r3
 801d692:	4603      	mov	r3, r0
 801d694:	70fb      	strb	r3, [r7, #3]
 801d696:	460b      	mov	r3, r1
 801d698:	803b      	strh	r3, [r7, #0]
 801d69a:	4613      	mov	r3, r2
 801d69c:	70bb      	strb	r3, [r7, #2]
               ( ( crcOn == true ) ? 2 : 0 )
               ) << 3
             );
    */
    /* ST_WORKAROUND_BEGIN: Simplified calculation without const values */
    return ( preambleLen << 3 ) +
 801d69e:	883b      	ldrh	r3, [r7, #0]
 801d6a0:	00db      	lsls	r3, r3, #3
           ( ( fixLen == false ) ? 8 : 0 ) + 24 +
 801d6a2:	78ba      	ldrb	r2, [r7, #2]
 801d6a4:	f082 0201 	eor.w	r2, r2, #1
 801d6a8:	b2d2      	uxtb	r2, r2
 801d6aa:	2a00      	cmp	r2, #0
 801d6ac:	d001      	beq.n	801d6b2 <RadioGetGfskTimeOnAirNumerator+0x2e>
 801d6ae:	2208      	movs	r2, #8
 801d6b0:	e000      	b.n	801d6b4 <RadioGetGfskTimeOnAirNumerator+0x30>
 801d6b2:	2200      	movs	r2, #0
    return ( preambleLen << 3 ) +
 801d6b4:	4413      	add	r3, r2
           ( ( fixLen == false ) ? 8 : 0 ) + 24 +
 801d6b6:	f103 0218 	add.w	r2, r3, #24
           ( ( payloadLen + ( ( crcOn == true ) ? 2 : 0 ) ) << 3 );
 801d6ba:	7c3b      	ldrb	r3, [r7, #16]
 801d6bc:	7d39      	ldrb	r1, [r7, #20]
 801d6be:	2900      	cmp	r1, #0
 801d6c0:	d001      	beq.n	801d6c6 <RadioGetGfskTimeOnAirNumerator+0x42>
 801d6c2:	2102      	movs	r1, #2
 801d6c4:	e000      	b.n	801d6c8 <RadioGetGfskTimeOnAirNumerator+0x44>
 801d6c6:	2100      	movs	r1, #0
 801d6c8:	440b      	add	r3, r1
 801d6ca:	00db      	lsls	r3, r3, #3
           ( ( fixLen == false ) ? 8 : 0 ) + 24 +
 801d6cc:	4413      	add	r3, r2
    /* ST_WORKAROUND_END */
}
 801d6ce:	4618      	mov	r0, r3
 801d6d0:	370c      	adds	r7, #12
 801d6d2:	46bd      	mov	sp, r7
 801d6d4:	bc80      	pop	{r7}
 801d6d6:	4770      	bx	lr

0801d6d8 <RadioGetLoRaTimeOnAirNumerator>:

static uint32_t RadioGetLoRaTimeOnAirNumerator( uint32_t bandwidth,
                                                uint32_t datarate, uint8_t coderate,
                                                uint16_t preambleLen, bool fixLen, uint8_t payloadLen,
                                                bool crcOn )
{
 801d6d8:	b480      	push	{r7}
 801d6da:	b08b      	sub	sp, #44	; 0x2c
 801d6dc:	af00      	add	r7, sp, #0
 801d6de:	60f8      	str	r0, [r7, #12]
 801d6e0:	60b9      	str	r1, [r7, #8]
 801d6e2:	4611      	mov	r1, r2
 801d6e4:	461a      	mov	r2, r3
 801d6e6:	460b      	mov	r3, r1
 801d6e8:	71fb      	strb	r3, [r7, #7]
 801d6ea:	4613      	mov	r3, r2
 801d6ec:	80bb      	strh	r3, [r7, #4]
    int32_t crDenom           = coderate + 4;
 801d6ee:	79fb      	ldrb	r3, [r7, #7]
 801d6f0:	3304      	adds	r3, #4
 801d6f2:	617b      	str	r3, [r7, #20]
    bool    lowDatareOptimize = false;
 801d6f4:	2300      	movs	r3, #0
 801d6f6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

    /* Ensure that the preamble length is at least 12 symbols when using SF5 or SF6 */
    if( ( datarate == 5 ) || ( datarate == 6 ) )
 801d6fa:	68bb      	ldr	r3, [r7, #8]
 801d6fc:	2b05      	cmp	r3, #5
 801d6fe:	d002      	beq.n	801d706 <RadioGetLoRaTimeOnAirNumerator+0x2e>
 801d700:	68bb      	ldr	r3, [r7, #8]
 801d702:	2b06      	cmp	r3, #6
 801d704:	d104      	bne.n	801d710 <RadioGetLoRaTimeOnAirNumerator+0x38>
    {
        if( preambleLen < 12 )
 801d706:	88bb      	ldrh	r3, [r7, #4]
 801d708:	2b0b      	cmp	r3, #11
 801d70a:	d801      	bhi.n	801d710 <RadioGetLoRaTimeOnAirNumerator+0x38>
        {
            preambleLen = 12;
 801d70c:	230c      	movs	r3, #12
 801d70e:	80bb      	strh	r3, [r7, #4]
        }
    }

    if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 801d710:	68fb      	ldr	r3, [r7, #12]
 801d712:	2b00      	cmp	r3, #0
 801d714:	d105      	bne.n	801d722 <RadioGetLoRaTimeOnAirNumerator+0x4a>
 801d716:	68bb      	ldr	r3, [r7, #8]
 801d718:	2b0b      	cmp	r3, #11
 801d71a:	d008      	beq.n	801d72e <RadioGetLoRaTimeOnAirNumerator+0x56>
 801d71c:	68bb      	ldr	r3, [r7, #8]
 801d71e:	2b0c      	cmp	r3, #12
 801d720:	d005      	beq.n	801d72e <RadioGetLoRaTimeOnAirNumerator+0x56>
 801d722:	68fb      	ldr	r3, [r7, #12]
 801d724:	2b01      	cmp	r3, #1
 801d726:	d105      	bne.n	801d734 <RadioGetLoRaTimeOnAirNumerator+0x5c>
        ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 801d728:	68bb      	ldr	r3, [r7, #8]
 801d72a:	2b0c      	cmp	r3, #12
 801d72c:	d102      	bne.n	801d734 <RadioGetLoRaTimeOnAirNumerator+0x5c>
    {
        lowDatareOptimize = true;
 801d72e:	2301      	movs	r3, #1
 801d730:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }

    int32_t ceilDenominator;
    int32_t ceilNumerator = ( payloadLen << 3 ) +
 801d734:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 801d738:	00db      	lsls	r3, r3, #3
                            ( crcOn ? 16 : 0 ) -
 801d73a:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 801d73e:	2a00      	cmp	r2, #0
 801d740:	d001      	beq.n	801d746 <RadioGetLoRaTimeOnAirNumerator+0x6e>
 801d742:	2210      	movs	r2, #16
 801d744:	e000      	b.n	801d748 <RadioGetLoRaTimeOnAirNumerator+0x70>
 801d746:	2200      	movs	r2, #0
    int32_t ceilNumerator = ( payloadLen << 3 ) +
 801d748:	4413      	add	r3, r2
 801d74a:	461a      	mov	r2, r3
                            ( 4 * datarate ) +
 801d74c:	68bb      	ldr	r3, [r7, #8]
 801d74e:	009b      	lsls	r3, r3, #2
                            ( crcOn ? 16 : 0 ) -
 801d750:	1ad3      	subs	r3, r2, r3
                            ( fixLen ? 0 : 20 );
 801d752:	f897 2030 	ldrb.w	r2, [r7, #48]	; 0x30
 801d756:	2a00      	cmp	r2, #0
 801d758:	d001      	beq.n	801d75e <RadioGetLoRaTimeOnAirNumerator+0x86>
 801d75a:	2200      	movs	r2, #0
 801d75c:	e000      	b.n	801d760 <RadioGetLoRaTimeOnAirNumerator+0x88>
 801d75e:	2214      	movs	r2, #20
                            ( 4 * datarate ) +
 801d760:	4413      	add	r3, r2
    int32_t ceilNumerator = ( payloadLen << 3 ) +
 801d762:	61fb      	str	r3, [r7, #28]

    if( datarate <= 6 )
 801d764:	68bb      	ldr	r3, [r7, #8]
 801d766:	2b06      	cmp	r3, #6
 801d768:	d803      	bhi.n	801d772 <RadioGetLoRaTimeOnAirNumerator+0x9a>
    {
        ceilDenominator = 4 * datarate;
 801d76a:	68bb      	ldr	r3, [r7, #8]
 801d76c:	009b      	lsls	r3, r3, #2
 801d76e:	623b      	str	r3, [r7, #32]
 801d770:	e00e      	b.n	801d790 <RadioGetLoRaTimeOnAirNumerator+0xb8>
    }
    else
    {
        ceilNumerator += 8;
 801d772:	69fb      	ldr	r3, [r7, #28]
 801d774:	3308      	adds	r3, #8
 801d776:	61fb      	str	r3, [r7, #28]

        if( lowDatareOptimize == true )
 801d778:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801d77c:	2b00      	cmp	r3, #0
 801d77e:	d004      	beq.n	801d78a <RadioGetLoRaTimeOnAirNumerator+0xb2>
        {
            ceilDenominator = 4 * ( datarate - 2 );
 801d780:	68bb      	ldr	r3, [r7, #8]
 801d782:	3b02      	subs	r3, #2
 801d784:	009b      	lsls	r3, r3, #2
 801d786:	623b      	str	r3, [r7, #32]
 801d788:	e002      	b.n	801d790 <RadioGetLoRaTimeOnAirNumerator+0xb8>
        }
        else
        {
            ceilDenominator = 4 * datarate;
 801d78a:	68bb      	ldr	r3, [r7, #8]
 801d78c:	009b      	lsls	r3, r3, #2
 801d78e:	623b      	str	r3, [r7, #32]
        }
    }

    if( ceilNumerator < 0 )
 801d790:	69fb      	ldr	r3, [r7, #28]
 801d792:	2b00      	cmp	r3, #0
 801d794:	da01      	bge.n	801d79a <RadioGetLoRaTimeOnAirNumerator+0xc2>
    {
        ceilNumerator = 0;
 801d796:	2300      	movs	r3, #0
 801d798:	61fb      	str	r3, [r7, #28]
    }

    // Perform integral ceil()
    int32_t intermediate =
        ( ( ceilNumerator + ceilDenominator - 1 ) / ceilDenominator ) * crDenom + preambleLen + 12;
 801d79a:	69fa      	ldr	r2, [r7, #28]
 801d79c:	6a3b      	ldr	r3, [r7, #32]
 801d79e:	4413      	add	r3, r2
 801d7a0:	1e5a      	subs	r2, r3, #1
 801d7a2:	6a3b      	ldr	r3, [r7, #32]
 801d7a4:	fb92 f3f3 	sdiv	r3, r2, r3
 801d7a8:	697a      	ldr	r2, [r7, #20]
 801d7aa:	fb02 f203 	mul.w	r2, r2, r3
 801d7ae:	88bb      	ldrh	r3, [r7, #4]
 801d7b0:	4413      	add	r3, r2
    int32_t intermediate =
 801d7b2:	330c      	adds	r3, #12
 801d7b4:	61bb      	str	r3, [r7, #24]

    if( datarate <= 6 )
 801d7b6:	68bb      	ldr	r3, [r7, #8]
 801d7b8:	2b06      	cmp	r3, #6
 801d7ba:	d802      	bhi.n	801d7c2 <RadioGetLoRaTimeOnAirNumerator+0xea>
    {
        intermediate += 2;
 801d7bc:	69bb      	ldr	r3, [r7, #24]
 801d7be:	3302      	adds	r3, #2
 801d7c0:	61bb      	str	r3, [r7, #24]
    }

    return ( uint32_t )( ( 4 * intermediate + 1 ) * ( 1 << ( datarate - 2 ) ) );
 801d7c2:	69bb      	ldr	r3, [r7, #24]
 801d7c4:	009b      	lsls	r3, r3, #2
 801d7c6:	1c5a      	adds	r2, r3, #1
 801d7c8:	68bb      	ldr	r3, [r7, #8]
 801d7ca:	3b02      	subs	r3, #2
 801d7cc:	fa02 f303 	lsl.w	r3, r2, r3
}
 801d7d0:	4618      	mov	r0, r3
 801d7d2:	372c      	adds	r7, #44	; 0x2c
 801d7d4:	46bd      	mov	sp, r7
 801d7d6:	bc80      	pop	{r7}
 801d7d8:	4770      	bx	lr
	...

0801d7dc <RadioTimeOnAir>:

static uint32_t RadioTimeOnAir( RadioModems_t modem, uint32_t bandwidth,
                                uint32_t datarate, uint8_t coderate,
                                uint16_t preambleLen, bool fixLen, uint8_t payloadLen,
                                bool crcOn )
{
 801d7dc:	b580      	push	{r7, lr}
 801d7de:	b08a      	sub	sp, #40	; 0x28
 801d7e0:	af04      	add	r7, sp, #16
 801d7e2:	60b9      	str	r1, [r7, #8]
 801d7e4:	607a      	str	r2, [r7, #4]
 801d7e6:	461a      	mov	r2, r3
 801d7e8:	4603      	mov	r3, r0
 801d7ea:	73fb      	strb	r3, [r7, #15]
 801d7ec:	4613      	mov	r3, r2
 801d7ee:	73bb      	strb	r3, [r7, #14]
    uint32_t numerator = 0;
 801d7f0:	2300      	movs	r3, #0
 801d7f2:	617b      	str	r3, [r7, #20]
    uint32_t denominator = 1;
 801d7f4:	2301      	movs	r3, #1
 801d7f6:	613b      	str	r3, [r7, #16]

    switch( modem )
 801d7f8:	7bfb      	ldrb	r3, [r7, #15]
 801d7fa:	2b00      	cmp	r3, #0
 801d7fc:	d002      	beq.n	801d804 <RadioTimeOnAir+0x28>
 801d7fe:	2b01      	cmp	r3, #1
 801d800:	d017      	beq.n	801d832 <RadioTimeOnAir+0x56>
                                                                  fixLen, payloadLen, crcOn );
            denominator = RadioGetLoRaBandwidthInHz( Bandwidths[bandwidth] );
        }
        break;
    default:
        break;
 801d802:	e035      	b.n	801d870 <RadioTimeOnAir+0x94>
            numerator   = 1000U * RadioGetGfskTimeOnAirNumerator( datarate, coderate,
 801d804:	f897 0024 	ldrb.w	r0, [r7, #36]	; 0x24
 801d808:	8c3a      	ldrh	r2, [r7, #32]
 801d80a:	7bb9      	ldrb	r1, [r7, #14]
 801d80c:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 801d810:	9301      	str	r3, [sp, #4]
 801d812:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 801d816:	9300      	str	r3, [sp, #0]
 801d818:	4603      	mov	r3, r0
 801d81a:	6878      	ldr	r0, [r7, #4]
 801d81c:	f7ff ff32 	bl	801d684 <RadioGetGfskTimeOnAirNumerator>
 801d820:	4603      	mov	r3, r0
 801d822:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 801d826:	fb02 f303 	mul.w	r3, r2, r3
 801d82a:	617b      	str	r3, [r7, #20]
            denominator = datarate;
 801d82c:	687b      	ldr	r3, [r7, #4]
 801d82e:	613b      	str	r3, [r7, #16]
        break;
 801d830:	e01e      	b.n	801d870 <RadioTimeOnAir+0x94>
            numerator   = 1000U * RadioGetLoRaTimeOnAirNumerator( bandwidth, datarate,
 801d832:	8c39      	ldrh	r1, [r7, #32]
 801d834:	7bba      	ldrb	r2, [r7, #14]
 801d836:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 801d83a:	9302      	str	r3, [sp, #8]
 801d83c:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 801d840:	9301      	str	r3, [sp, #4]
 801d842:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 801d846:	9300      	str	r3, [sp, #0]
 801d848:	460b      	mov	r3, r1
 801d84a:	6879      	ldr	r1, [r7, #4]
 801d84c:	68b8      	ldr	r0, [r7, #8]
 801d84e:	f7ff ff43 	bl	801d6d8 <RadioGetLoRaTimeOnAirNumerator>
 801d852:	4603      	mov	r3, r0
 801d854:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 801d858:	fb02 f303 	mul.w	r3, r2, r3
 801d85c:	617b      	str	r3, [r7, #20]
            denominator = RadioGetLoRaBandwidthInHz( Bandwidths[bandwidth] );
 801d85e:	4a0a      	ldr	r2, [pc, #40]	; (801d888 <RadioTimeOnAir+0xac>)
 801d860:	68bb      	ldr	r3, [r7, #8]
 801d862:	4413      	add	r3, r2
 801d864:	781b      	ldrb	r3, [r3, #0]
 801d866:	4618      	mov	r0, r3
 801d868:	f7ff feb6 	bl	801d5d8 <RadioGetLoRaBandwidthInHz>
 801d86c:	6138      	str	r0, [r7, #16]
        break;
 801d86e:	bf00      	nop
    }
    // Perform integral ceil()
    return DIVC(numerator, denominator);
 801d870:	697a      	ldr	r2, [r7, #20]
 801d872:	693b      	ldr	r3, [r7, #16]
 801d874:	4413      	add	r3, r2
 801d876:	1e5a      	subs	r2, r3, #1
 801d878:	693b      	ldr	r3, [r7, #16]
 801d87a:	fbb2 f3f3 	udiv	r3, r2, r3
}
 801d87e:	4618      	mov	r0, r3
 801d880:	3718      	adds	r7, #24
 801d882:	46bd      	mov	sp, r7
 801d884:	bd80      	pop	{r7, pc}
 801d886:	bf00      	nop
 801d888:	08022d10 	.word	0x08022d10

0801d88c <RadioSend>:

static void RadioSend( uint8_t *buffer, uint8_t size )
{
 801d88c:	b580      	push	{r7, lr}
 801d88e:	b08c      	sub	sp, #48	; 0x30
 801d890:	af00      	add	r7, sp, #0
 801d892:	6078      	str	r0, [r7, #4]
 801d894:	460b      	mov	r3, r1
 801d896:	70fb      	strb	r3, [r7, #3]
    /* Radio IRQ is set to DIO1 by default */
    SUBGRF_SetDioIrqParams( IRQ_TX_DONE | IRQ_RX_TX_TIMEOUT,
 801d898:	2300      	movs	r3, #0
 801d89a:	2200      	movs	r2, #0
 801d89c:	f240 2101 	movw	r1, #513	; 0x201
 801d8a0:	f240 2001 	movw	r0, #513	; 0x201
 801d8a4:	f001 f8a6 	bl	801e9f4 <SUBGRF_SetDioIrqParams>
                            IRQ_RADIO_NONE,
                            IRQ_RADIO_NONE );

    /* ST_WORKAROUND_BEGIN : Set the debug pin and update the radio switch */
    /* Set DBG pin */
    DBG_GPIO_RADIO_TX(SET);
 801d8a8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 801d8ac:	4858      	ldr	r0, [pc, #352]	; (801da10 <RadioSend+0x184>)
 801d8ae:	f7fe fef2 	bl	801c696 <LL_GPIO_SetOutputPin>

    /* Set RF switch */
    SUBGRF_SetSwitch(SubgRf.AntSwitchPaSelect, RFSWITCH_TX);
 801d8b2:	4b58      	ldr	r3, [pc, #352]	; (801da14 <RadioSend+0x188>)
 801d8b4:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 801d8b8:	2101      	movs	r1, #1
 801d8ba:	4618      	mov	r0, r3
 801d8bc:	f001 fc6c 	bl	801f198 <SUBGRF_SetSwitch>
    /* ST_WORKAROUND_END */

    switch(SubgRf.Modem)
 801d8c0:	4b54      	ldr	r3, [pc, #336]	; (801da14 <RadioSend+0x188>)
 801d8c2:	781b      	ldrb	r3, [r3, #0]
 801d8c4:	2b03      	cmp	r3, #3
 801d8c6:	f200 8094 	bhi.w	801d9f2 <RadioSend+0x166>
 801d8ca:	a201      	add	r2, pc, #4	; (adr r2, 801d8d0 <RadioSend+0x44>)
 801d8cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801d8d0:	0801d8fb 	.word	0x0801d8fb
 801d8d4:	0801d8e1 	.word	0x0801d8e1
 801d8d8:	0801d915 	.word	0x0801d915
 801d8dc:	0801d935 	.word	0x0801d935
    {
        case MODEM_LORA:
        {
            SubgRf.PacketParams.Params.LoRa.PayloadLength = size;
 801d8e0:	4a4c      	ldr	r2, [pc, #304]	; (801da14 <RadioSend+0x188>)
 801d8e2:	78fb      	ldrb	r3, [r7, #3]
 801d8e4:	77d3      	strb	r3, [r2, #31]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801d8e6:	484c      	ldr	r0, [pc, #304]	; (801da18 <RadioSend+0x18c>)
 801d8e8:	f001 fa86 	bl	801edf8 <SUBGRF_SetPacketParams>
            SUBGRF_SendPayload( buffer, size, 0 );
 801d8ec:	78fb      	ldrb	r3, [r7, #3]
 801d8ee:	2200      	movs	r2, #0
 801d8f0:	4619      	mov	r1, r3
 801d8f2:	6878      	ldr	r0, [r7, #4]
 801d8f4:	f000 fd7c 	bl	801e3f0 <SUBGRF_SendPayload>
            break;
 801d8f8:	e07c      	b.n	801d9f4 <RadioSend+0x168>
        }
        case MODEM_FSK:
        {
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = size;
 801d8fa:	4a46      	ldr	r2, [pc, #280]	; (801da14 <RadioSend+0x188>)
 801d8fc:	78fb      	ldrb	r3, [r7, #3]
 801d8fe:	7593      	strb	r3, [r2, #22]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801d900:	4845      	ldr	r0, [pc, #276]	; (801da18 <RadioSend+0x18c>)
 801d902:	f001 fa79 	bl	801edf8 <SUBGRF_SetPacketParams>
            SUBGRF_SendPayload( buffer, size, 0 );
 801d906:	78fb      	ldrb	r3, [r7, #3]
 801d908:	2200      	movs	r2, #0
 801d90a:	4619      	mov	r1, r3
 801d90c:	6878      	ldr	r0, [r7, #4]
 801d90e:	f000 fd6f 	bl	801e3f0 <SUBGRF_SendPayload>
            break;
 801d912:	e06f      	b.n	801d9f4 <RadioSend+0x168>
        }
        case MODEM_BPSK:
        {
            SubgRf.PacketParams.PacketType = PACKET_TYPE_BPSK;
 801d914:	4b3f      	ldr	r3, [pc, #252]	; (801da14 <RadioSend+0x188>)
 801d916:	2202      	movs	r2, #2
 801d918:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Bpsk.PayloadLength = size;
 801d91a:	4a3e      	ldr	r2, [pc, #248]	; (801da14 <RadioSend+0x188>)
 801d91c:	78fb      	ldrb	r3, [r7, #3]
 801d91e:	7693      	strb	r3, [r2, #26]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801d920:	483d      	ldr	r0, [pc, #244]	; (801da18 <RadioSend+0x18c>)
 801d922:	f001 fa69 	bl	801edf8 <SUBGRF_SetPacketParams>
            SUBGRF_SendPayload( buffer, size, 0 );
 801d926:	78fb      	ldrb	r3, [r7, #3]
 801d928:	2200      	movs	r2, #0
 801d92a:	4619      	mov	r1, r3
 801d92c:	6878      	ldr	r0, [r7, #4]
 801d92e:	f000 fd5f 	bl	801e3f0 <SUBGRF_SendPayload>
            break;
 801d932:	e05f      	b.n	801d9f4 <RadioSend+0x168>
        }
        case MODEM_SIGFOX_TX:
        {
            uint8_t outBuffer[35] = {0};
 801d934:	2300      	movs	r3, #0
 801d936:	60bb      	str	r3, [r7, #8]
 801d938:	f107 030c 	add.w	r3, r7, #12
 801d93c:	221f      	movs	r2, #31
 801d93e:	2100      	movs	r1, #0
 801d940:	4618      	mov	r0, r3
 801d942:	f003 f8c7 	bl	8020ad4 <memset>
            /*from bpsk to dbpsk*/
            /*first 1 bit duplicated*/
            payload_integration( outBuffer, buffer, size );
 801d946:	78fa      	ldrb	r2, [r7, #3]
 801d948:	f107 0308 	add.w	r3, r7, #8
 801d94c:	6879      	ldr	r1, [r7, #4]
 801d94e:	4618      	mov	r0, r3
 801d950:	f000 fc3b 	bl	801e1ca <payload_integration>

            SubgRf.PacketParams.PacketType = PACKET_TYPE_BPSK;
 801d954:	4b2f      	ldr	r3, [pc, #188]	; (801da14 <RadioSend+0x188>)
 801d956:	2202      	movs	r2, #2
 801d958:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Bpsk.PayloadLength = size + 1;
 801d95a:	78fb      	ldrb	r3, [r7, #3]
 801d95c:	3301      	adds	r3, #1
 801d95e:	b2da      	uxtb	r2, r3
 801d960:	4b2c      	ldr	r3, [pc, #176]	; (801da14 <RadioSend+0x188>)
 801d962:	769a      	strb	r2, [r3, #26]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801d964:	482c      	ldr	r0, [pc, #176]	; (801da18 <RadioSend+0x18c>)
 801d966:	f001 fa47 	bl	801edf8 <SUBGRF_SetPacketParams>

            if( SubgRf.ModulationParams.Params.Bpsk.BitRate == 100 )
 801d96a:	4b2a      	ldr	r3, [pc, #168]	; (801da14 <RadioSend+0x188>)
 801d96c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 801d96e:	2b64      	cmp	r3, #100	; 0x64
 801d970:	d110      	bne.n	801d994 <RadioSend+0x108>
            {
                RadioWrite( 0x00F1, 0 ); // clean start-up LSB
 801d972:	2100      	movs	r1, #0
 801d974:	20f1      	movs	r0, #241	; 0xf1
 801d976:	f000 f93a 	bl	801dbee <RadioWrite>
                RadioWrite( 0x00F0, 0 ); // clean start-up MSB
 801d97a:	2100      	movs	r1, #0
 801d97c:	20f0      	movs	r0, #240	; 0xf0
 801d97e:	f000 f936 	bl	801dbee <RadioWrite>
                RadioWrite( 0x00F3, 0x70 ); // clean end of frame LSB
 801d982:	2170      	movs	r1, #112	; 0x70
 801d984:	20f3      	movs	r0, #243	; 0xf3
 801d986:	f000 f932 	bl	801dbee <RadioWrite>
                RadioWrite( 0x00F2, 0x1D ); // clean end of frame MSB
 801d98a:	211d      	movs	r1, #29
 801d98c:	20f2      	movs	r0, #242	; 0xf2
 801d98e:	f000 f92e 	bl	801dbee <RadioWrite>
 801d992:	e00f      	b.n	801d9b4 <RadioSend+0x128>
            }
            else // 600 bps
            {
                RadioWrite( 0x00F1, 0 ); // clean start-up LSB
 801d994:	2100      	movs	r1, #0
 801d996:	20f1      	movs	r0, #241	; 0xf1
 801d998:	f000 f929 	bl	801dbee <RadioWrite>
                RadioWrite( 0x00F0, 0 ); // clean start-up MSB
 801d99c:	2100      	movs	r1, #0
 801d99e:	20f0      	movs	r0, #240	; 0xf0
 801d9a0:	f000 f925 	bl	801dbee <RadioWrite>
                RadioWrite( 0x00F3, 0xE1 ); // clean end of frame LSB
 801d9a4:	21e1      	movs	r1, #225	; 0xe1
 801d9a6:	20f3      	movs	r0, #243	; 0xf3
 801d9a8:	f000 f921 	bl	801dbee <RadioWrite>
                RadioWrite( 0x00F2, 0x04 ); // clean end of frame MSB
 801d9ac:	2104      	movs	r1, #4
 801d9ae:	20f2      	movs	r0, #242	; 0xf2
 801d9b0:	f000 f91d 	bl	801dbee <RadioWrite>
            }

            uint16_t bitNum = (size*8)+2;
 801d9b4:	78fb      	ldrb	r3, [r7, #3]
 801d9b6:	b29b      	uxth	r3, r3
 801d9b8:	00db      	lsls	r3, r3, #3
 801d9ba:	b29b      	uxth	r3, r3
 801d9bc:	3302      	adds	r3, #2
 801d9be:	85fb      	strh	r3, [r7, #46]	; 0x2e
            RadioWrite( 0x00F4, ( bitNum >> 8 ) & 0x00FF );    // limit frame
 801d9c0:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 801d9c2:	0a1b      	lsrs	r3, r3, #8
 801d9c4:	b29b      	uxth	r3, r3
 801d9c6:	b2db      	uxtb	r3, r3
 801d9c8:	4619      	mov	r1, r3
 801d9ca:	20f4      	movs	r0, #244	; 0xf4
 801d9cc:	f000 f90f 	bl	801dbee <RadioWrite>
            RadioWrite( 0x00F5, bitNum & 0x00FF );             // limit frame
 801d9d0:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 801d9d2:	b2db      	uxtb	r3, r3
 801d9d4:	4619      	mov	r1, r3
 801d9d6:	20f5      	movs	r0, #245	; 0xf5
 801d9d8:	f000 f909 	bl	801dbee <RadioWrite>
            //
            SUBGRF_SendPayload( outBuffer, size+1 , 0xFFFFFF );
 801d9dc:	78fb      	ldrb	r3, [r7, #3]
 801d9de:	3301      	adds	r3, #1
 801d9e0:	b2d9      	uxtb	r1, r3
 801d9e2:	f107 0308 	add.w	r3, r7, #8
 801d9e6:	f06f 427f 	mvn.w	r2, #4278190080	; 0xff000000
 801d9ea:	4618      	mov	r0, r3
 801d9ec:	f000 fd00 	bl	801e3f0 <SUBGRF_SendPayload>
            break;
 801d9f0:	e000      	b.n	801d9f4 <RadioSend+0x168>
        }
        default:
            break;
 801d9f2:	bf00      	nop
    }

    TimerSetValue( &TxTimeoutTimer, SubgRf.TxTimeout );
 801d9f4:	4b07      	ldr	r3, [pc, #28]	; (801da14 <RadioSend+0x188>)
 801d9f6:	685b      	ldr	r3, [r3, #4]
 801d9f8:	4619      	mov	r1, r3
 801d9fa:	4808      	ldr	r0, [pc, #32]	; (801da1c <RadioSend+0x190>)
 801d9fc:	f002 fbc0 	bl	8020180 <UTIL_TIMER_SetPeriod>
    TimerStart( &TxTimeoutTimer );
 801da00:	4806      	ldr	r0, [pc, #24]	; (801da1c <RadioSend+0x190>)
 801da02:	f002 fadf 	bl	801ffc4 <UTIL_TIMER_Start>
}
 801da06:	bf00      	nop
 801da08:	3730      	adds	r7, #48	; 0x30
 801da0a:	46bd      	mov	sp, r7
 801da0c:	bd80      	pop	{r7, pc}
 801da0e:	bf00      	nop
 801da10:	48000400 	.word	0x48000400
 801da14:	20001ee4 	.word	0x20001ee4
 801da18:	20001ef2 	.word	0x20001ef2
 801da1c:	20001f3c 	.word	0x20001f3c

0801da20 <RadioSleep>:

static void RadioSleep( void )
{
 801da20:	b580      	push	{r7, lr}
 801da22:	b082      	sub	sp, #8
 801da24:	af00      	add	r7, sp, #0
    SleepParams_t params = { 0 };
 801da26:	2300      	movs	r3, #0
 801da28:	713b      	strb	r3, [r7, #4]

    params.Fields.WarmStart = 1;
 801da2a:	793b      	ldrb	r3, [r7, #4]
 801da2c:	f043 0304 	orr.w	r3, r3, #4
 801da30:	713b      	strb	r3, [r7, #4]
    SUBGRF_SetSleep( params );
 801da32:	7938      	ldrb	r0, [r7, #4]
 801da34:	f000 fdb8 	bl	801e5a8 <SUBGRF_SetSleep>

    RADIO_DELAY_MS( 2 );
 801da38:	2002      	movs	r0, #2
 801da3a:	f7e7 fc9e 	bl	800537a <HAL_Delay>
}
 801da3e:	bf00      	nop
 801da40:	3708      	adds	r7, #8
 801da42:	46bd      	mov	sp, r7
 801da44:	bd80      	pop	{r7, pc}

0801da46 <RadioStandby>:

static void RadioStandby( void )
{
 801da46:	b580      	push	{r7, lr}
 801da48:	af00      	add	r7, sp, #0
    SUBGRF_SetStandby( STDBY_RC );
 801da4a:	2000      	movs	r0, #0
 801da4c:	f000 fde0 	bl	801e610 <SUBGRF_SetStandby>
}
 801da50:	bf00      	nop
 801da52:	bd80      	pop	{r7, pc}

0801da54 <RadioRx>:

static void RadioRx( uint32_t timeout )
{
 801da54:	b580      	push	{r7, lr}
 801da56:	b082      	sub	sp, #8
 801da58:	af00      	add	r7, sp, #0
 801da5a:	6078      	str	r0, [r7, #4]
    /* Radio IRQ is set to DIO1 by default */
    SUBGRF_SetDioIrqParams( IRQ_RADIO_ALL, //IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT,
 801da5c:	2300      	movs	r3, #0
 801da5e:	2200      	movs	r2, #0
 801da60:	f64f 71ff 	movw	r1, #65535	; 0xffff
 801da64:	f64f 70ff 	movw	r0, #65535	; 0xffff
 801da68:	f000 ffc4 	bl	801e9f4 <SUBGRF_SetDioIrqParams>
                            IRQ_RADIO_ALL, //IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT,
                            IRQ_RADIO_NONE,
                            IRQ_RADIO_NONE );

    if( timeout != 0 )
 801da6c:	687b      	ldr	r3, [r7, #4]
 801da6e:	2b00      	cmp	r3, #0
 801da70:	d006      	beq.n	801da80 <RadioRx+0x2c>
    {
        TimerSetValue( &RxTimeoutTimer, timeout );
 801da72:	6879      	ldr	r1, [r7, #4]
 801da74:	4812      	ldr	r0, [pc, #72]	; (801dac0 <RadioRx+0x6c>)
 801da76:	f002 fb83 	bl	8020180 <UTIL_TIMER_SetPeriod>
        TimerStart( &RxTimeoutTimer );
 801da7a:	4811      	ldr	r0, [pc, #68]	; (801dac0 <RadioRx+0x6c>)
 801da7c:	f002 faa2 	bl	801ffc4 <UTIL_TIMER_Start>
    }

    /* ST_WORKAROUND_BEGIN : Set the debug pin and update the radio switch */
    /* Set DBG pin */
    DBG_GPIO_RADIO_RX(SET);
 801da80:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 801da84:	480f      	ldr	r0, [pc, #60]	; (801dac4 <RadioRx+0x70>)
 801da86:	f7fe fe06 	bl	801c696 <LL_GPIO_SetOutputPin>

    /* RF switch configuration */
    SUBGRF_SetSwitch(SubgRf.AntSwitchPaSelect, RFSWITCH_RX);
 801da8a:	4b0f      	ldr	r3, [pc, #60]	; (801dac8 <RadioRx+0x74>)
 801da8c:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 801da90:	2100      	movs	r1, #0
 801da92:	4618      	mov	r0, r3
 801da94:	f001 fb80 	bl	801f198 <SUBGRF_SetSwitch>
    /* ST_WORKAROUND_END */

    if( SubgRf.RxContinuous == true )
 801da98:	4b0b      	ldr	r3, [pc, #44]	; (801dac8 <RadioRx+0x74>)
 801da9a:	785b      	ldrb	r3, [r3, #1]
 801da9c:	2b00      	cmp	r3, #0
 801da9e:	d004      	beq.n	801daaa <RadioRx+0x56>
    {
        SUBGRF_SetRx( 0xFFFFFF ); // Rx Continuous
 801daa0:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
 801daa4:	f000 fdf4 	bl	801e690 <SUBGRF_SetRx>
    }
    else
    {
        SUBGRF_SetRx( SubgRf.RxTimeout << 6 );
    }
}
 801daa8:	e005      	b.n	801dab6 <RadioRx+0x62>
        SUBGRF_SetRx( SubgRf.RxTimeout << 6 );
 801daaa:	4b07      	ldr	r3, [pc, #28]	; (801dac8 <RadioRx+0x74>)
 801daac:	689b      	ldr	r3, [r3, #8]
 801daae:	019b      	lsls	r3, r3, #6
 801dab0:	4618      	mov	r0, r3
 801dab2:	f000 fded 	bl	801e690 <SUBGRF_SetRx>
}
 801dab6:	bf00      	nop
 801dab8:	3708      	adds	r7, #8
 801daba:	46bd      	mov	sp, r7
 801dabc:	bd80      	pop	{r7, pc}
 801dabe:	bf00      	nop
 801dac0:	20001f54 	.word	0x20001f54
 801dac4:	48000400 	.word	0x48000400
 801dac8:	20001ee4 	.word	0x20001ee4

0801dacc <RadioRxBoosted>:

static void RadioRxBoosted( uint32_t timeout )
{
 801dacc:	b580      	push	{r7, lr}
 801dace:	b082      	sub	sp, #8
 801dad0:	af00      	add	r7, sp, #0
 801dad2:	6078      	str	r0, [r7, #4]
    SUBGRF_SetDioIrqParams( IRQ_RADIO_ALL, //IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT,
 801dad4:	2300      	movs	r3, #0
 801dad6:	2200      	movs	r2, #0
 801dad8:	f64f 71ff 	movw	r1, #65535	; 0xffff
 801dadc:	f64f 70ff 	movw	r0, #65535	; 0xffff
 801dae0:	f000 ff88 	bl	801e9f4 <SUBGRF_SetDioIrqParams>
                            IRQ_RADIO_ALL, //IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT,
                            IRQ_RADIO_NONE,
                            IRQ_RADIO_NONE );

    if( timeout != 0 )
 801dae4:	687b      	ldr	r3, [r7, #4]
 801dae6:	2b00      	cmp	r3, #0
 801dae8:	d006      	beq.n	801daf8 <RadioRxBoosted+0x2c>
    {
         TimerSetValue( &RxTimeoutTimer, timeout );
 801daea:	6879      	ldr	r1, [r7, #4]
 801daec:	480f      	ldr	r0, [pc, #60]	; (801db2c <RadioRxBoosted+0x60>)
 801daee:	f002 fb47 	bl	8020180 <UTIL_TIMER_SetPeriod>
         TimerStart( &RxTimeoutTimer );
 801daf2:	480e      	ldr	r0, [pc, #56]	; (801db2c <RadioRxBoosted+0x60>)
 801daf4:	f002 fa66 	bl	801ffc4 <UTIL_TIMER_Start>
    }

    /* RF switch configuration */
    SUBGRF_SetSwitch(SubgRf.AntSwitchPaSelect, RFSWITCH_RX);
 801daf8:	4b0d      	ldr	r3, [pc, #52]	; (801db30 <RadioRxBoosted+0x64>)
 801dafa:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 801dafe:	2100      	movs	r1, #0
 801db00:	4618      	mov	r0, r3
 801db02:	f001 fb49 	bl	801f198 <SUBGRF_SetSwitch>
    if( SubgRf.RxContinuous == true )
 801db06:	4b0a      	ldr	r3, [pc, #40]	; (801db30 <RadioRxBoosted+0x64>)
 801db08:	785b      	ldrb	r3, [r3, #1]
 801db0a:	2b00      	cmp	r3, #0
 801db0c:	d004      	beq.n	801db18 <RadioRxBoosted+0x4c>
    {
        SUBGRF_SetRxBoosted( 0xFFFFFF ); // Rx Continuous
 801db0e:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
 801db12:	f000 fddf 	bl	801e6d4 <SUBGRF_SetRxBoosted>
    }
    else
    {
        SUBGRF_SetRxBoosted( SubgRf.RxTimeout << 6 );
    }
}
 801db16:	e005      	b.n	801db24 <RadioRxBoosted+0x58>
        SUBGRF_SetRxBoosted( SubgRf.RxTimeout << 6 );
 801db18:	4b05      	ldr	r3, [pc, #20]	; (801db30 <RadioRxBoosted+0x64>)
 801db1a:	689b      	ldr	r3, [r3, #8]
 801db1c:	019b      	lsls	r3, r3, #6
 801db1e:	4618      	mov	r0, r3
 801db20:	f000 fdd8 	bl	801e6d4 <SUBGRF_SetRxBoosted>
}
 801db24:	bf00      	nop
 801db26:	3708      	adds	r7, #8
 801db28:	46bd      	mov	sp, r7
 801db2a:	bd80      	pop	{r7, pc}
 801db2c:	20001f54 	.word	0x20001f54
 801db30:	20001ee4 	.word	0x20001ee4

0801db34 <RadioSetRxDutyCycle>:

static void RadioSetRxDutyCycle( uint32_t rxTime, uint32_t sleepTime )
{
 801db34:	b580      	push	{r7, lr}
 801db36:	b082      	sub	sp, #8
 801db38:	af00      	add	r7, sp, #0
 801db3a:	6078      	str	r0, [r7, #4]
 801db3c:	6039      	str	r1, [r7, #0]
    /* RF switch configuration */
    SUBGRF_SetSwitch(SubgRf.AntSwitchPaSelect, RFSWITCH_RX);
 801db3e:	4b07      	ldr	r3, [pc, #28]	; (801db5c <RadioSetRxDutyCycle+0x28>)
 801db40:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 801db44:	2100      	movs	r1, #0
 801db46:	4618      	mov	r0, r3
 801db48:	f001 fb26 	bl	801f198 <SUBGRF_SetSwitch>
    SUBGRF_SetRxDutyCycle( rxTime, sleepTime );
 801db4c:	6839      	ldr	r1, [r7, #0]
 801db4e:	6878      	ldr	r0, [r7, #4]
 801db50:	f000 fde6 	bl	801e720 <SUBGRF_SetRxDutyCycle>
}
 801db54:	bf00      	nop
 801db56:	3708      	adds	r7, #8
 801db58:	46bd      	mov	sp, r7
 801db5a:	bd80      	pop	{r7, pc}
 801db5c:	20001ee4 	.word	0x20001ee4

0801db60 <RadioStartCad>:

static void RadioStartCad( void )
{
 801db60:	b580      	push	{r7, lr}
 801db62:	af00      	add	r7, sp, #0
    SUBGRF_SetDioIrqParams( IRQ_CAD_CLEAR | IRQ_CAD_DETECTED, IRQ_CAD_CLEAR | IRQ_CAD_DETECTED, IRQ_RADIO_NONE, IRQ_RADIO_NONE );
 801db64:	2300      	movs	r3, #0
 801db66:	2200      	movs	r2, #0
 801db68:	f44f 71c0 	mov.w	r1, #384	; 0x180
 801db6c:	f44f 70c0 	mov.w	r0, #384	; 0x180
 801db70:	f000 ff40 	bl	801e9f4 <SUBGRF_SetDioIrqParams>
    SUBGRF_SetCad( );
 801db74:	f000 fe02 	bl	801e77c <SUBGRF_SetCad>
}
 801db78:	bf00      	nop
 801db7a:	bd80      	pop	{r7, pc}

0801db7c <RadioSetTxContinuousWave>:

static void RadioSetTxContinuousWave( uint32_t freq, int8_t power, uint16_t time )
{
 801db7c:	b580      	push	{r7, lr}
 801db7e:	b084      	sub	sp, #16
 801db80:	af00      	add	r7, sp, #0
 801db82:	6078      	str	r0, [r7, #4]
 801db84:	460b      	mov	r3, r1
 801db86:	70fb      	strb	r3, [r7, #3]
 801db88:	4613      	mov	r3, r2
 801db8a:	803b      	strh	r3, [r7, #0]
    uint32_t timeout = (uint32_t)time * 1000;
 801db8c:	883b      	ldrh	r3, [r7, #0]
 801db8e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 801db92:	fb02 f303 	mul.w	r3, r2, r3
 801db96:	60fb      	str	r3, [r7, #12]
    uint8_t antswitchpow;

    SUBGRF_SetRfFrequency( freq );
 801db98:	6878      	ldr	r0, [r7, #4]
 801db9a:	f000 ff8b 	bl	801eab4 <SUBGRF_SetRfFrequency>

    antswitchpow = SUBGRF_SetRfTxPower( power );
 801db9e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 801dba2:	4618      	mov	r0, r3
 801dba4:	f001 fb20 	bl	801f1e8 <SUBGRF_SetRfTxPower>
 801dba8:	4603      	mov	r3, r0
 801dbaa:	72fb      	strb	r3, [r7, #11]

    /* Set RF switch */
    SUBGRF_SetSwitch(antswitchpow, RFSWITCH_TX);
 801dbac:	7afb      	ldrb	r3, [r7, #11]
 801dbae:	2101      	movs	r1, #1
 801dbb0:	4618      	mov	r0, r3
 801dbb2:	f001 faf1 	bl	801f198 <SUBGRF_SetSwitch>

    SUBGRF_SetTxContinuousWave( );
 801dbb6:	f000 fdf3 	bl	801e7a0 <SUBGRF_SetTxContinuousWave>

    TimerSetValue( &TxTimeoutTimer, timeout );
 801dbba:	68f9      	ldr	r1, [r7, #12]
 801dbbc:	4804      	ldr	r0, [pc, #16]	; (801dbd0 <RadioSetTxContinuousWave+0x54>)
 801dbbe:	f002 fadf 	bl	8020180 <UTIL_TIMER_SetPeriod>
    TimerStart( &TxTimeoutTimer );
 801dbc2:	4803      	ldr	r0, [pc, #12]	; (801dbd0 <RadioSetTxContinuousWave+0x54>)
 801dbc4:	f002 f9fe 	bl	801ffc4 <UTIL_TIMER_Start>
}
 801dbc8:	bf00      	nop
 801dbca:	3710      	adds	r7, #16
 801dbcc:	46bd      	mov	sp, r7
 801dbce:	bd80      	pop	{r7, pc}
 801dbd0:	20001f3c 	.word	0x20001f3c

0801dbd4 <RadioRssi>:

static int16_t RadioRssi( RadioModems_t modem )
{
 801dbd4:	b580      	push	{r7, lr}
 801dbd6:	b082      	sub	sp, #8
 801dbd8:	af00      	add	r7, sp, #0
 801dbda:	4603      	mov	r3, r0
 801dbdc:	71fb      	strb	r3, [r7, #7]
    return SUBGRF_GetRssiInst( );
 801dbde:	f001 f9c5 	bl	801ef6c <SUBGRF_GetRssiInst>
 801dbe2:	4603      	mov	r3, r0
 801dbe4:	b21b      	sxth	r3, r3
}
 801dbe6:	4618      	mov	r0, r3
 801dbe8:	3708      	adds	r7, #8
 801dbea:	46bd      	mov	sp, r7
 801dbec:	bd80      	pop	{r7, pc}

0801dbee <RadioWrite>:

static void RadioWrite( uint16_t addr, uint8_t data )
{
 801dbee:	b580      	push	{r7, lr}
 801dbf0:	b082      	sub	sp, #8
 801dbf2:	af00      	add	r7, sp, #0
 801dbf4:	4603      	mov	r3, r0
 801dbf6:	460a      	mov	r2, r1
 801dbf8:	80fb      	strh	r3, [r7, #6]
 801dbfa:	4613      	mov	r3, r2
 801dbfc:	717b      	strb	r3, [r7, #5]
    SUBGRF_WriteRegister(addr, data );
 801dbfe:	797a      	ldrb	r2, [r7, #5]
 801dc00:	88fb      	ldrh	r3, [r7, #6]
 801dc02:	4611      	mov	r1, r2
 801dc04:	4618      	mov	r0, r3
 801dc06:	f001 fa4b 	bl	801f0a0 <SUBGRF_WriteRegister>
}
 801dc0a:	bf00      	nop
 801dc0c:	3708      	adds	r7, #8
 801dc0e:	46bd      	mov	sp, r7
 801dc10:	bd80      	pop	{r7, pc}

0801dc12 <RadioRead>:

static uint8_t RadioRead( uint16_t addr )
{
 801dc12:	b580      	push	{r7, lr}
 801dc14:	b082      	sub	sp, #8
 801dc16:	af00      	add	r7, sp, #0
 801dc18:	4603      	mov	r3, r0
 801dc1a:	80fb      	strh	r3, [r7, #6]
    return SUBGRF_ReadRegister(addr);
 801dc1c:	88fb      	ldrh	r3, [r7, #6]
 801dc1e:	4618      	mov	r0, r3
 801dc20:	f001 fa52 	bl	801f0c8 <SUBGRF_ReadRegister>
 801dc24:	4603      	mov	r3, r0
}
 801dc26:	4618      	mov	r0, r3
 801dc28:	3708      	adds	r7, #8
 801dc2a:	46bd      	mov	sp, r7
 801dc2c:	bd80      	pop	{r7, pc}

0801dc2e <RadioWriteRegisters>:

static void RadioWriteRegisters( uint16_t addr, uint8_t *buffer, uint8_t size )
{
 801dc2e:	b580      	push	{r7, lr}
 801dc30:	b082      	sub	sp, #8
 801dc32:	af00      	add	r7, sp, #0
 801dc34:	4603      	mov	r3, r0
 801dc36:	6039      	str	r1, [r7, #0]
 801dc38:	80fb      	strh	r3, [r7, #6]
 801dc3a:	4613      	mov	r3, r2
 801dc3c:	717b      	strb	r3, [r7, #5]
    SUBGRF_WriteRegisters( addr, buffer, size );
 801dc3e:	797b      	ldrb	r3, [r7, #5]
 801dc40:	b29a      	uxth	r2, r3
 801dc42:	88fb      	ldrh	r3, [r7, #6]
 801dc44:	6839      	ldr	r1, [r7, #0]
 801dc46:	4618      	mov	r0, r3
 801dc48:	f001 fa52 	bl	801f0f0 <SUBGRF_WriteRegisters>
}
 801dc4c:	bf00      	nop
 801dc4e:	3708      	adds	r7, #8
 801dc50:	46bd      	mov	sp, r7
 801dc52:	bd80      	pop	{r7, pc}

0801dc54 <RadioReadRegisters>:

static void RadioReadRegisters( uint16_t addr, uint8_t *buffer, uint8_t size )
{
 801dc54:	b580      	push	{r7, lr}
 801dc56:	b082      	sub	sp, #8
 801dc58:	af00      	add	r7, sp, #0
 801dc5a:	4603      	mov	r3, r0
 801dc5c:	6039      	str	r1, [r7, #0]
 801dc5e:	80fb      	strh	r3, [r7, #6]
 801dc60:	4613      	mov	r3, r2
 801dc62:	717b      	strb	r3, [r7, #5]
    SUBGRF_ReadRegisters( addr, buffer, size );
 801dc64:	797b      	ldrb	r3, [r7, #5]
 801dc66:	b29a      	uxth	r2, r3
 801dc68:	88fb      	ldrh	r3, [r7, #6]
 801dc6a:	6839      	ldr	r1, [r7, #0]
 801dc6c:	4618      	mov	r0, r3
 801dc6e:	f001 fa53 	bl	801f118 <SUBGRF_ReadRegisters>
}
 801dc72:	bf00      	nop
 801dc74:	3708      	adds	r7, #8
 801dc76:	46bd      	mov	sp, r7
 801dc78:	bd80      	pop	{r7, pc}
	...

0801dc7c <RadioSetMaxPayloadLength>:

static void RadioSetMaxPayloadLength( RadioModems_t modem, uint8_t max )
{
 801dc7c:	b580      	push	{r7, lr}
 801dc7e:	b082      	sub	sp, #8
 801dc80:	af00      	add	r7, sp, #0
 801dc82:	4603      	mov	r3, r0
 801dc84:	460a      	mov	r2, r1
 801dc86:	71fb      	strb	r3, [r7, #7]
 801dc88:	4613      	mov	r3, r2
 801dc8a:	71bb      	strb	r3, [r7, #6]
    if( modem == MODEM_LORA )
 801dc8c:	79fb      	ldrb	r3, [r7, #7]
 801dc8e:	2b01      	cmp	r3, #1
 801dc90:	d10a      	bne.n	801dca8 <RadioSetMaxPayloadLength+0x2c>
    {
        SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength = max;
 801dc92:	4a0e      	ldr	r2, [pc, #56]	; (801dccc <RadioSetMaxPayloadLength+0x50>)
 801dc94:	79bb      	ldrb	r3, [r7, #6]
 801dc96:	7013      	strb	r3, [r2, #0]
 801dc98:	4b0c      	ldr	r3, [pc, #48]	; (801dccc <RadioSetMaxPayloadLength+0x50>)
 801dc9a:	781a      	ldrb	r2, [r3, #0]
 801dc9c:	4b0c      	ldr	r3, [pc, #48]	; (801dcd0 <RadioSetMaxPayloadLength+0x54>)
 801dc9e:	77da      	strb	r2, [r3, #31]
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801dca0:	480c      	ldr	r0, [pc, #48]	; (801dcd4 <RadioSetMaxPayloadLength+0x58>)
 801dca2:	f001 f8a9 	bl	801edf8 <SUBGRF_SetPacketParams>
        {
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength = max;
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
        }
    }
}
 801dca6:	e00d      	b.n	801dcc4 <RadioSetMaxPayloadLength+0x48>
        if( SubgRf.PacketParams.Params.Gfsk.HeaderType == RADIO_PACKET_VARIABLE_LENGTH )
 801dca8:	4b09      	ldr	r3, [pc, #36]	; (801dcd0 <RadioSetMaxPayloadLength+0x54>)
 801dcaa:	7d5b      	ldrb	r3, [r3, #21]
 801dcac:	2b01      	cmp	r3, #1
 801dcae:	d109      	bne.n	801dcc4 <RadioSetMaxPayloadLength+0x48>
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength = max;
 801dcb0:	4a06      	ldr	r2, [pc, #24]	; (801dccc <RadioSetMaxPayloadLength+0x50>)
 801dcb2:	79bb      	ldrb	r3, [r7, #6]
 801dcb4:	7013      	strb	r3, [r2, #0]
 801dcb6:	4b05      	ldr	r3, [pc, #20]	; (801dccc <RadioSetMaxPayloadLength+0x50>)
 801dcb8:	781a      	ldrb	r2, [r3, #0]
 801dcba:	4b05      	ldr	r3, [pc, #20]	; (801dcd0 <RadioSetMaxPayloadLength+0x54>)
 801dcbc:	759a      	strb	r2, [r3, #22]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801dcbe:	4805      	ldr	r0, [pc, #20]	; (801dcd4 <RadioSetMaxPayloadLength+0x58>)
 801dcc0:	f001 f89a 	bl	801edf8 <SUBGRF_SetPacketParams>
}
 801dcc4:	bf00      	nop
 801dcc6:	3708      	adds	r7, #8
 801dcc8:	46bd      	mov	sp, r7
 801dcca:	bd80      	pop	{r7, pc}
 801dccc:	200001b8 	.word	0x200001b8
 801dcd0:	20001ee4 	.word	0x20001ee4
 801dcd4:	20001ef2 	.word	0x20001ef2

0801dcd8 <RadioSetPublicNetwork>:

static void RadioSetPublicNetwork( bool enable )
{
 801dcd8:	b580      	push	{r7, lr}
 801dcda:	b082      	sub	sp, #8
 801dcdc:	af00      	add	r7, sp, #0
 801dcde:	4603      	mov	r3, r0
 801dce0:	71fb      	strb	r3, [r7, #7]
    SubgRf.PublicNetwork.Current = SubgRf.PublicNetwork.Previous = enable;
 801dce2:	4a13      	ldr	r2, [pc, #76]	; (801dd30 <RadioSetPublicNetwork+0x58>)
 801dce4:	79fb      	ldrb	r3, [r7, #7]
 801dce6:	7313      	strb	r3, [r2, #12]
 801dce8:	4b11      	ldr	r3, [pc, #68]	; (801dd30 <RadioSetPublicNetwork+0x58>)
 801dcea:	7b1a      	ldrb	r2, [r3, #12]
 801dcec:	4b10      	ldr	r3, [pc, #64]	; (801dd30 <RadioSetPublicNetwork+0x58>)
 801dcee:	735a      	strb	r2, [r3, #13]

    RadioSetModem( MODEM_LORA );
 801dcf0:	2001      	movs	r0, #1
 801dcf2:	f7ff f86d 	bl	801cdd0 <RadioSetModem>
    if( enable == true )
 801dcf6:	79fb      	ldrb	r3, [r7, #7]
 801dcf8:	2b00      	cmp	r3, #0
 801dcfa:	d00a      	beq.n	801dd12 <RadioSetPublicNetwork+0x3a>
    {
      /* Change LoRa modem SyncWord */
      SUBGRF_WriteRegister( REG_LR_SYNCWORD, ( LORA_MAC_PUBLIC_SYNCWORD >> 8 ) & 0xFF );
 801dcfc:	2134      	movs	r1, #52	; 0x34
 801dcfe:	f44f 60e8 	mov.w	r0, #1856	; 0x740
 801dd02:	f001 f9cd 	bl	801f0a0 <SUBGRF_WriteRegister>
      SUBGRF_WriteRegister( REG_LR_SYNCWORD + 1, LORA_MAC_PUBLIC_SYNCWORD & 0xFF );
 801dd06:	2144      	movs	r1, #68	; 0x44
 801dd08:	f240 7041 	movw	r0, #1857	; 0x741
 801dd0c:	f001 f9c8 	bl	801f0a0 <SUBGRF_WriteRegister>
    {
      /* Change LoRa modem SyncWord */
      SUBGRF_WriteRegister( REG_LR_SYNCWORD, ( LORA_MAC_PRIVATE_SYNCWORD >> 8 ) & 0xFF );
      SUBGRF_WriteRegister( REG_LR_SYNCWORD + 1, LORA_MAC_PRIVATE_SYNCWORD & 0xFF );
    }
}
 801dd10:	e009      	b.n	801dd26 <RadioSetPublicNetwork+0x4e>
      SUBGRF_WriteRegister( REG_LR_SYNCWORD, ( LORA_MAC_PRIVATE_SYNCWORD >> 8 ) & 0xFF );
 801dd12:	2114      	movs	r1, #20
 801dd14:	f44f 60e8 	mov.w	r0, #1856	; 0x740
 801dd18:	f001 f9c2 	bl	801f0a0 <SUBGRF_WriteRegister>
      SUBGRF_WriteRegister( REG_LR_SYNCWORD + 1, LORA_MAC_PRIVATE_SYNCWORD & 0xFF );
 801dd1c:	2124      	movs	r1, #36	; 0x24
 801dd1e:	f240 7041 	movw	r0, #1857	; 0x741
 801dd22:	f001 f9bd 	bl	801f0a0 <SUBGRF_WriteRegister>
}
 801dd26:	bf00      	nop
 801dd28:	3708      	adds	r7, #8
 801dd2a:	46bd      	mov	sp, r7
 801dd2c:	bd80      	pop	{r7, pc}
 801dd2e:	bf00      	nop
 801dd30:	20001ee4 	.word	0x20001ee4

0801dd34 <RadioGetWakeupTime>:

static uint32_t RadioGetWakeupTime( void )
{
 801dd34:	b580      	push	{r7, lr}
 801dd36:	af00      	add	r7, sp, #0
  return SUBGRF_GetRadioWakeUpTime() + RADIO_WAKEUP_TIME;
 801dd38:	f001 fa8a 	bl	801f250 <SUBGRF_GetRadioWakeUpTime>
 801dd3c:	4603      	mov	r3, r0
 801dd3e:	3303      	adds	r3, #3
}
 801dd40:	4618      	mov	r0, r3
 801dd42:	bd80      	pop	{r7, pc}

0801dd44 <RadioOnTxTimeoutIrq>:


static void RadioOnTxTimeoutIrq( void* context )
{
 801dd44:	b580      	push	{r7, lr}
 801dd46:	b082      	sub	sp, #8
 801dd48:	af00      	add	r7, sp, #0
 801dd4a:	6078      	str	r0, [r7, #4]
    /* ST_WORKAROUND_BEGIN: Reset DBG pin */
    DBG_GPIO_RADIO_TX(RST);
 801dd4c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 801dd50:	4809      	ldr	r0, [pc, #36]	; (801dd78 <RadioOnTxTimeoutIrq+0x34>)
 801dd52:	f7fe fcad 	bl	801c6b0 <LL_GPIO_ResetOutputPin>
    /* ST_WORKAROUND_END */

    if( ( RadioEvents != NULL ) && ( RadioEvents->TxTimeout != NULL ) )
 801dd56:	4b09      	ldr	r3, [pc, #36]	; (801dd7c <RadioOnTxTimeoutIrq+0x38>)
 801dd58:	681b      	ldr	r3, [r3, #0]
 801dd5a:	2b00      	cmp	r3, #0
 801dd5c:	d008      	beq.n	801dd70 <RadioOnTxTimeoutIrq+0x2c>
 801dd5e:	4b07      	ldr	r3, [pc, #28]	; (801dd7c <RadioOnTxTimeoutIrq+0x38>)
 801dd60:	681b      	ldr	r3, [r3, #0]
 801dd62:	685b      	ldr	r3, [r3, #4]
 801dd64:	2b00      	cmp	r3, #0
 801dd66:	d003      	beq.n	801dd70 <RadioOnTxTimeoutIrq+0x2c>
    {
        RadioEvents->TxTimeout( );
 801dd68:	4b04      	ldr	r3, [pc, #16]	; (801dd7c <RadioOnTxTimeoutIrq+0x38>)
 801dd6a:	681b      	ldr	r3, [r3, #0]
 801dd6c:	685b      	ldr	r3, [r3, #4]
 801dd6e:	4798      	blx	r3
    }
}
 801dd70:	bf00      	nop
 801dd72:	3708      	adds	r7, #8
 801dd74:	46bd      	mov	sp, r7
 801dd76:	bd80      	pop	{r7, pc}
 801dd78:	48000400 	.word	0x48000400
 801dd7c:	2000182c 	.word	0x2000182c

0801dd80 <RadioOnRxTimeoutIrq>:

static void RadioOnRxTimeoutIrq( void* context )
{
 801dd80:	b580      	push	{r7, lr}
 801dd82:	b082      	sub	sp, #8
 801dd84:	af00      	add	r7, sp, #0
 801dd86:	6078      	str	r0, [r7, #4]
    /* ST_WORKAROUND_BEGIN: Reset DBG pin */
    DBG_GPIO_RADIO_RX(RST);
 801dd88:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 801dd8c:	4809      	ldr	r0, [pc, #36]	; (801ddb4 <RadioOnRxTimeoutIrq+0x34>)
 801dd8e:	f7fe fc8f 	bl	801c6b0 <LL_GPIO_ResetOutputPin>
    /* ST_WORKAROUND_END */

    if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 801dd92:	4b09      	ldr	r3, [pc, #36]	; (801ddb8 <RadioOnRxTimeoutIrq+0x38>)
 801dd94:	681b      	ldr	r3, [r3, #0]
 801dd96:	2b00      	cmp	r3, #0
 801dd98:	d008      	beq.n	801ddac <RadioOnRxTimeoutIrq+0x2c>
 801dd9a:	4b07      	ldr	r3, [pc, #28]	; (801ddb8 <RadioOnRxTimeoutIrq+0x38>)
 801dd9c:	681b      	ldr	r3, [r3, #0]
 801dd9e:	68db      	ldr	r3, [r3, #12]
 801dda0:	2b00      	cmp	r3, #0
 801dda2:	d003      	beq.n	801ddac <RadioOnRxTimeoutIrq+0x2c>
    {
        RadioEvents->RxTimeout( );
 801dda4:	4b04      	ldr	r3, [pc, #16]	; (801ddb8 <RadioOnRxTimeoutIrq+0x38>)
 801dda6:	681b      	ldr	r3, [r3, #0]
 801dda8:	68db      	ldr	r3, [r3, #12]
 801ddaa:	4798      	blx	r3
    }
}
 801ddac:	bf00      	nop
 801ddae:	3708      	adds	r7, #8
 801ddb0:	46bd      	mov	sp, r7
 801ddb2:	bd80      	pop	{r7, pc}
 801ddb4:	48000400 	.word	0x48000400
 801ddb8:	2000182c 	.word	0x2000182c

0801ddbc <RadioOnDioIrq>:

static void RadioOnDioIrq( RadioIrqMasks_t radioIrq )
{
 801ddbc:	b580      	push	{r7, lr}
 801ddbe:	b082      	sub	sp, #8
 801ddc0:	af00      	add	r7, sp, #0
 801ddc2:	4603      	mov	r3, r0
 801ddc4:	80fb      	strh	r3, [r7, #6]
  SubgRf.RadioIrq = radioIrq;
 801ddc6:	4a05      	ldr	r2, [pc, #20]	; (801dddc <RadioOnDioIrq+0x20>)
 801ddc8:	88fb      	ldrh	r3, [r7, #6]
 801ddca:	f8a2 3054 	strh.w	r3, [r2, #84]	; 0x54

  RadioIrqProcess();
 801ddce:	f000 f807 	bl	801dde0 <RadioIrqProcess>
}
 801ddd2:	bf00      	nop
 801ddd4:	3708      	adds	r7, #8
 801ddd6:	46bd      	mov	sp, r7
 801ddd8:	bd80      	pop	{r7, pc}
 801ddda:	bf00      	nop
 801dddc:	20001ee4 	.word	0x20001ee4

0801dde0 <RadioIrqProcess>:

static void RadioIrqProcess( void )
{
 801dde0:	b590      	push	{r4, r7, lr}
 801dde2:	b083      	sub	sp, #12
 801dde4:	af00      	add	r7, sp, #0
  uint8_t size;

  switch (SubgRf.RadioIrq)
 801dde6:	4bb8      	ldr	r3, [pc, #736]	; (801e0c8 <RadioIrqProcess+0x2e8>)
 801dde8:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 801ddec:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 801ddf0:	f000 8119 	beq.w	801e026 <RadioIrqProcess+0x246>
 801ddf4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 801ddf8:	f300 819b 	bgt.w	801e132 <RadioIrqProcess+0x352>
 801ddfc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 801de00:	f000 80fd 	beq.w	801dffe <RadioIrqProcess+0x21e>
 801de04:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 801de08:	f300 8193 	bgt.w	801e132 <RadioIrqProcess+0x352>
 801de0c:	2b80      	cmp	r3, #128	; 0x80
 801de0e:	f000 80e2 	beq.w	801dfd6 <RadioIrqProcess+0x1f6>
 801de12:	2b80      	cmp	r3, #128	; 0x80
 801de14:	f300 818d 	bgt.w	801e132 <RadioIrqProcess+0x352>
 801de18:	2b20      	cmp	r3, #32
 801de1a:	dc49      	bgt.n	801deb0 <RadioIrqProcess+0xd0>
 801de1c:	2b00      	cmp	r3, #0
 801de1e:	f340 8188 	ble.w	801e132 <RadioIrqProcess+0x352>
 801de22:	3b01      	subs	r3, #1
 801de24:	2b1f      	cmp	r3, #31
 801de26:	f200 8184 	bhi.w	801e132 <RadioIrqProcess+0x352>
 801de2a:	a201      	add	r2, pc, #4	; (adr r2, 801de30 <RadioIrqProcess+0x50>)
 801de2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801de30:	0801deb7 	.word	0x0801deb7
 801de34:	0801deed 	.word	0x0801deed
 801de38:	0801e133 	.word	0x0801e133
 801de3c:	0801e09f 	.word	0x0801e09f
 801de40:	0801e133 	.word	0x0801e133
 801de44:	0801e133 	.word	0x0801e133
 801de48:	0801e133 	.word	0x0801e133
 801de4c:	0801e0ad 	.word	0x0801e0ad
 801de50:	0801e133 	.word	0x0801e133
 801de54:	0801e133 	.word	0x0801e133
 801de58:	0801e133 	.word	0x0801e133
 801de5c:	0801e133 	.word	0x0801e133
 801de60:	0801e133 	.word	0x0801e133
 801de64:	0801e133 	.word	0x0801e133
 801de68:	0801e133 	.word	0x0801e133
 801de6c:	0801e0bb 	.word	0x0801e0bb
 801de70:	0801e133 	.word	0x0801e133
 801de74:	0801e133 	.word	0x0801e133
 801de78:	0801e133 	.word	0x0801e133
 801de7c:	0801e133 	.word	0x0801e133
 801de80:	0801e133 	.word	0x0801e133
 801de84:	0801e133 	.word	0x0801e133
 801de88:	0801e133 	.word	0x0801e133
 801de8c:	0801e133 	.word	0x0801e133
 801de90:	0801e133 	.word	0x0801e133
 801de94:	0801e133 	.word	0x0801e133
 801de98:	0801e133 	.word	0x0801e133
 801de9c:	0801e133 	.word	0x0801e133
 801dea0:	0801e133 	.word	0x0801e133
 801dea4:	0801e133 	.word	0x0801e133
 801dea8:	0801e133 	.word	0x0801e133
 801deac:	0801e0f1 	.word	0x0801e0f1
 801deb0:	2b40      	cmp	r3, #64	; 0x40
 801deb2:	d076      	beq.n	801dfa2 <RadioIrqProcess+0x1c2>
      MW_LOG( TS_ON, VLEVEL_M,  "HDR KO\r\n" );
    }
    break;

  default:
    break;
 801deb4:	e13d      	b.n	801e132 <RadioIrqProcess+0x352>
    DBG_GPIO_RADIO_TX(RST);
 801deb6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 801deba:	4884      	ldr	r0, [pc, #528]	; (801e0cc <RadioIrqProcess+0x2ec>)
 801debc:	f7fe fbf8 	bl	801c6b0 <LL_GPIO_ResetOutputPin>
    TimerStop( &TxTimeoutTimer );
 801dec0:	4883      	ldr	r0, [pc, #524]	; (801e0d0 <RadioIrqProcess+0x2f0>)
 801dec2:	f002 f8ed 	bl	80200a0 <UTIL_TIMER_Stop>
    SUBGRF_SetStandby( STDBY_RC );
 801dec6:	2000      	movs	r0, #0
 801dec8:	f000 fba2 	bl	801e610 <SUBGRF_SetStandby>
    if( ( RadioEvents != NULL ) && ( RadioEvents->TxDone != NULL ) )
 801decc:	4b81      	ldr	r3, [pc, #516]	; (801e0d4 <RadioIrqProcess+0x2f4>)
 801dece:	681b      	ldr	r3, [r3, #0]
 801ded0:	2b00      	cmp	r3, #0
 801ded2:	f000 8130 	beq.w	801e136 <RadioIrqProcess+0x356>
 801ded6:	4b7f      	ldr	r3, [pc, #508]	; (801e0d4 <RadioIrqProcess+0x2f4>)
 801ded8:	681b      	ldr	r3, [r3, #0]
 801deda:	681b      	ldr	r3, [r3, #0]
 801dedc:	2b00      	cmp	r3, #0
 801dede:	f000 812a 	beq.w	801e136 <RadioIrqProcess+0x356>
      RadioEvents->TxDone( );
 801dee2:	4b7c      	ldr	r3, [pc, #496]	; (801e0d4 <RadioIrqProcess+0x2f4>)
 801dee4:	681b      	ldr	r3, [r3, #0]
 801dee6:	681b      	ldr	r3, [r3, #0]
 801dee8:	4798      	blx	r3
    break;
 801deea:	e124      	b.n	801e136 <RadioIrqProcess+0x356>
    DBG_GPIO_RADIO_RX(RST);
 801deec:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 801def0:	4876      	ldr	r0, [pc, #472]	; (801e0cc <RadioIrqProcess+0x2ec>)
 801def2:	f7fe fbdd 	bl	801c6b0 <LL_GPIO_ResetOutputPin>
    TimerStop( &RxTimeoutTimer );
 801def6:	4878      	ldr	r0, [pc, #480]	; (801e0d8 <RadioIrqProcess+0x2f8>)
 801def8:	f002 f8d2 	bl	80200a0 <UTIL_TIMER_Stop>
    if( SubgRf.RxContinuous == false )
 801defc:	4b72      	ldr	r3, [pc, #456]	; (801e0c8 <RadioIrqProcess+0x2e8>)
 801defe:	785b      	ldrb	r3, [r3, #1]
 801df00:	f083 0301 	eor.w	r3, r3, #1
 801df04:	b2db      	uxtb	r3, r3
 801df06:	2b00      	cmp	r3, #0
 801df08:	d014      	beq.n	801df34 <RadioIrqProcess+0x154>
      SUBGRF_SetStandby( STDBY_RC );
 801df0a:	2000      	movs	r0, #0
 801df0c:	f000 fb80 	bl	801e610 <SUBGRF_SetStandby>
      SUBGRF_WriteRegister( 0x0902, 0x00 );
 801df10:	2100      	movs	r1, #0
 801df12:	f640 1002 	movw	r0, #2306	; 0x902
 801df16:	f001 f8c3 	bl	801f0a0 <SUBGRF_WriteRegister>
      SUBGRF_WriteRegister( 0x0944, SUBGRF_ReadRegister( 0x0944 ) | ( 1 << 1 ) );
 801df1a:	f640 1044 	movw	r0, #2372	; 0x944
 801df1e:	f001 f8d3 	bl	801f0c8 <SUBGRF_ReadRegister>
 801df22:	4603      	mov	r3, r0
 801df24:	f043 0302 	orr.w	r3, r3, #2
 801df28:	b2db      	uxtb	r3, r3
 801df2a:	4619      	mov	r1, r3
 801df2c:	f640 1044 	movw	r0, #2372	; 0x944
 801df30:	f001 f8b6 	bl	801f0a0 <SUBGRF_WriteRegister>
    SUBGRF_GetPayload( RadioRxPayload, &size , 255 );
 801df34:	1dfb      	adds	r3, r7, #7
 801df36:	22ff      	movs	r2, #255	; 0xff
 801df38:	4619      	mov	r1, r3
 801df3a:	4868      	ldr	r0, [pc, #416]	; (801e0dc <RadioIrqProcess+0x2fc>)
 801df3c:	f000 fa36 	bl	801e3ac <SUBGRF_GetPayload>
    SUBGRF_GetPacketStatus( &(SubgRf.PacketStatus) );
 801df40:	4867      	ldr	r0, [pc, #412]	; (801e0e0 <RadioIrqProcess+0x300>)
 801df42:	f001 f859 	bl	801eff8 <SUBGRF_GetPacketStatus>
    if( ( RadioEvents != NULL ) && ( RadioEvents->RxDone != NULL ) )
 801df46:	4b63      	ldr	r3, [pc, #396]	; (801e0d4 <RadioIrqProcess+0x2f4>)
 801df48:	681b      	ldr	r3, [r3, #0]
 801df4a:	2b00      	cmp	r3, #0
 801df4c:	d027      	beq.n	801df9e <RadioIrqProcess+0x1be>
 801df4e:	4b61      	ldr	r3, [pc, #388]	; (801e0d4 <RadioIrqProcess+0x2f4>)
 801df50:	681b      	ldr	r3, [r3, #0]
 801df52:	689b      	ldr	r3, [r3, #8]
 801df54:	2b00      	cmp	r3, #0
 801df56:	d022      	beq.n	801df9e <RadioIrqProcess+0x1be>
      switch (SubgRf.PacketStatus.packetType)
 801df58:	4b5b      	ldr	r3, [pc, #364]	; (801e0c8 <RadioIrqProcess+0x2e8>)
 801df5a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 801df5e:	2b01      	cmp	r3, #1
 801df60:	d10e      	bne.n	801df80 <RadioIrqProcess+0x1a0>
        RadioEvents->RxDone( RadioRxPayload, size, SubgRf.PacketStatus.Params.LoRa.RssiPkt, SubgRf.PacketStatus.Params.LoRa.SnrPkt );
 801df62:	4b5c      	ldr	r3, [pc, #368]	; (801e0d4 <RadioIrqProcess+0x2f4>)
 801df64:	681b      	ldr	r3, [r3, #0]
 801df66:	689c      	ldr	r4, [r3, #8]
 801df68:	79fb      	ldrb	r3, [r7, #7]
 801df6a:	b299      	uxth	r1, r3
 801df6c:	4b56      	ldr	r3, [pc, #344]	; (801e0c8 <RadioIrqProcess+0x2e8>)
 801df6e:	f993 3030 	ldrsb.w	r3, [r3, #48]	; 0x30
 801df72:	b21a      	sxth	r2, r3
 801df74:	4b54      	ldr	r3, [pc, #336]	; (801e0c8 <RadioIrqProcess+0x2e8>)
 801df76:	f993 3031 	ldrsb.w	r3, [r3, #49]	; 0x31
 801df7a:	4858      	ldr	r0, [pc, #352]	; (801e0dc <RadioIrqProcess+0x2fc>)
 801df7c:	47a0      	blx	r4
        break;
 801df7e:	e00f      	b.n	801dfa0 <RadioIrqProcess+0x1c0>
        RadioEvents->RxDone( RadioRxPayload, size, SubgRf.PacketStatus.Params.Gfsk.RssiAvg, (int8_t)(SubgRf.PacketStatus.Params.Gfsk.FreqError) );
 801df80:	4b54      	ldr	r3, [pc, #336]	; (801e0d4 <RadioIrqProcess+0x2f4>)
 801df82:	681b      	ldr	r3, [r3, #0]
 801df84:	689c      	ldr	r4, [r3, #8]
 801df86:	79fb      	ldrb	r3, [r7, #7]
 801df88:	b299      	uxth	r1, r3
 801df8a:	4b4f      	ldr	r3, [pc, #316]	; (801e0c8 <RadioIrqProcess+0x2e8>)
 801df8c:	f993 3029 	ldrsb.w	r3, [r3, #41]	; 0x29
 801df90:	b21a      	sxth	r2, r3
 801df92:	4b4d      	ldr	r3, [pc, #308]	; (801e0c8 <RadioIrqProcess+0x2e8>)
 801df94:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801df96:	b25b      	sxtb	r3, r3
 801df98:	4850      	ldr	r0, [pc, #320]	; (801e0dc <RadioIrqProcess+0x2fc>)
 801df9a:	47a0      	blx	r4
        break;
 801df9c:	e000      	b.n	801dfa0 <RadioIrqProcess+0x1c0>
    }
 801df9e:	bf00      	nop
    break;
 801dfa0:	e0d4      	b.n	801e14c <RadioIrqProcess+0x36c>
    if( SubgRf.RxContinuous == false )
 801dfa2:	4b49      	ldr	r3, [pc, #292]	; (801e0c8 <RadioIrqProcess+0x2e8>)
 801dfa4:	785b      	ldrb	r3, [r3, #1]
 801dfa6:	f083 0301 	eor.w	r3, r3, #1
 801dfaa:	b2db      	uxtb	r3, r3
 801dfac:	2b00      	cmp	r3, #0
 801dfae:	d002      	beq.n	801dfb6 <RadioIrqProcess+0x1d6>
      SUBGRF_SetStandby( STDBY_RC );
 801dfb0:	2000      	movs	r0, #0
 801dfb2:	f000 fb2d 	bl	801e610 <SUBGRF_SetStandby>
    if( ( RadioEvents != NULL ) && ( RadioEvents->RxError ) )
 801dfb6:	4b47      	ldr	r3, [pc, #284]	; (801e0d4 <RadioIrqProcess+0x2f4>)
 801dfb8:	681b      	ldr	r3, [r3, #0]
 801dfba:	2b00      	cmp	r3, #0
 801dfbc:	f000 80bd 	beq.w	801e13a <RadioIrqProcess+0x35a>
 801dfc0:	4b44      	ldr	r3, [pc, #272]	; (801e0d4 <RadioIrqProcess+0x2f4>)
 801dfc2:	681b      	ldr	r3, [r3, #0]
 801dfc4:	691b      	ldr	r3, [r3, #16]
 801dfc6:	2b00      	cmp	r3, #0
 801dfc8:	f000 80b7 	beq.w	801e13a <RadioIrqProcess+0x35a>
      RadioEvents->RxError( );
 801dfcc:	4b41      	ldr	r3, [pc, #260]	; (801e0d4 <RadioIrqProcess+0x2f4>)
 801dfce:	681b      	ldr	r3, [r3, #0]
 801dfd0:	691b      	ldr	r3, [r3, #16]
 801dfd2:	4798      	blx	r3
    break;
 801dfd4:	e0b1      	b.n	801e13a <RadioIrqProcess+0x35a>
    SUBGRF_SetStandby( STDBY_RC );
 801dfd6:	2000      	movs	r0, #0
 801dfd8:	f000 fb1a 	bl	801e610 <SUBGRF_SetStandby>
    if( ( RadioEvents != NULL ) && ( RadioEvents->CadDone != NULL ) )
 801dfdc:	4b3d      	ldr	r3, [pc, #244]	; (801e0d4 <RadioIrqProcess+0x2f4>)
 801dfde:	681b      	ldr	r3, [r3, #0]
 801dfe0:	2b00      	cmp	r3, #0
 801dfe2:	f000 80ac 	beq.w	801e13e <RadioIrqProcess+0x35e>
 801dfe6:	4b3b      	ldr	r3, [pc, #236]	; (801e0d4 <RadioIrqProcess+0x2f4>)
 801dfe8:	681b      	ldr	r3, [r3, #0]
 801dfea:	699b      	ldr	r3, [r3, #24]
 801dfec:	2b00      	cmp	r3, #0
 801dfee:	f000 80a6 	beq.w	801e13e <RadioIrqProcess+0x35e>
      RadioEvents->CadDone( false );
 801dff2:	4b38      	ldr	r3, [pc, #224]	; (801e0d4 <RadioIrqProcess+0x2f4>)
 801dff4:	681b      	ldr	r3, [r3, #0]
 801dff6:	699b      	ldr	r3, [r3, #24]
 801dff8:	2000      	movs	r0, #0
 801dffa:	4798      	blx	r3
    break;
 801dffc:	e09f      	b.n	801e13e <RadioIrqProcess+0x35e>
    SUBGRF_SetStandby( STDBY_RC );
 801dffe:	2000      	movs	r0, #0
 801e000:	f000 fb06 	bl	801e610 <SUBGRF_SetStandby>
    if( ( RadioEvents != NULL ) && ( RadioEvents->CadDone != NULL ) )
 801e004:	4b33      	ldr	r3, [pc, #204]	; (801e0d4 <RadioIrqProcess+0x2f4>)
 801e006:	681b      	ldr	r3, [r3, #0]
 801e008:	2b00      	cmp	r3, #0
 801e00a:	f000 809a 	beq.w	801e142 <RadioIrqProcess+0x362>
 801e00e:	4b31      	ldr	r3, [pc, #196]	; (801e0d4 <RadioIrqProcess+0x2f4>)
 801e010:	681b      	ldr	r3, [r3, #0]
 801e012:	699b      	ldr	r3, [r3, #24]
 801e014:	2b00      	cmp	r3, #0
 801e016:	f000 8094 	beq.w	801e142 <RadioIrqProcess+0x362>
      RadioEvents->CadDone( true );
 801e01a:	4b2e      	ldr	r3, [pc, #184]	; (801e0d4 <RadioIrqProcess+0x2f4>)
 801e01c:	681b      	ldr	r3, [r3, #0]
 801e01e:	699b      	ldr	r3, [r3, #24]
 801e020:	2001      	movs	r0, #1
 801e022:	4798      	blx	r3
    break;
 801e024:	e08d      	b.n	801e142 <RadioIrqProcess+0x362>
    if( SUBGRF_GetOperatingMode( ) == MODE_TX )
 801e026:	f000 f9a7 	bl	801e378 <SUBGRF_GetOperatingMode>
 801e02a:	4603      	mov	r3, r0
 801e02c:	2b04      	cmp	r3, #4
 801e02e:	d118      	bne.n	801e062 <RadioIrqProcess+0x282>
      DBG_GPIO_RADIO_TX(RST);
 801e030:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 801e034:	4825      	ldr	r0, [pc, #148]	; (801e0cc <RadioIrqProcess+0x2ec>)
 801e036:	f7fe fb3b 	bl	801c6b0 <LL_GPIO_ResetOutputPin>
      TimerStop( &TxTimeoutTimer );
 801e03a:	4825      	ldr	r0, [pc, #148]	; (801e0d0 <RadioIrqProcess+0x2f0>)
 801e03c:	f002 f830 	bl	80200a0 <UTIL_TIMER_Stop>
      SUBGRF_SetStandby( STDBY_RC );
 801e040:	2000      	movs	r0, #0
 801e042:	f000 fae5 	bl	801e610 <SUBGRF_SetStandby>
      if( ( RadioEvents != NULL ) && ( RadioEvents->TxTimeout != NULL ) )
 801e046:	4b23      	ldr	r3, [pc, #140]	; (801e0d4 <RadioIrqProcess+0x2f4>)
 801e048:	681b      	ldr	r3, [r3, #0]
 801e04a:	2b00      	cmp	r3, #0
 801e04c:	d07b      	beq.n	801e146 <RadioIrqProcess+0x366>
 801e04e:	4b21      	ldr	r3, [pc, #132]	; (801e0d4 <RadioIrqProcess+0x2f4>)
 801e050:	681b      	ldr	r3, [r3, #0]
 801e052:	685b      	ldr	r3, [r3, #4]
 801e054:	2b00      	cmp	r3, #0
 801e056:	d076      	beq.n	801e146 <RadioIrqProcess+0x366>
        RadioEvents->TxTimeout( );
 801e058:	4b1e      	ldr	r3, [pc, #120]	; (801e0d4 <RadioIrqProcess+0x2f4>)
 801e05a:	681b      	ldr	r3, [r3, #0]
 801e05c:	685b      	ldr	r3, [r3, #4]
 801e05e:	4798      	blx	r3
    break;
 801e060:	e071      	b.n	801e146 <RadioIrqProcess+0x366>
    else if( SUBGRF_GetOperatingMode( ) == MODE_RX )
 801e062:	f000 f989 	bl	801e378 <SUBGRF_GetOperatingMode>
 801e066:	4603      	mov	r3, r0
 801e068:	2b05      	cmp	r3, #5
 801e06a:	d16c      	bne.n	801e146 <RadioIrqProcess+0x366>
      DBG_GPIO_RADIO_RX(RST);
 801e06c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 801e070:	4816      	ldr	r0, [pc, #88]	; (801e0cc <RadioIrqProcess+0x2ec>)
 801e072:	f7fe fb1d 	bl	801c6b0 <LL_GPIO_ResetOutputPin>
      TimerStop( &RxTimeoutTimer );
 801e076:	4818      	ldr	r0, [pc, #96]	; (801e0d8 <RadioIrqProcess+0x2f8>)
 801e078:	f002 f812 	bl	80200a0 <UTIL_TIMER_Stop>
      SUBGRF_SetStandby( STDBY_RC );
 801e07c:	2000      	movs	r0, #0
 801e07e:	f000 fac7 	bl	801e610 <SUBGRF_SetStandby>
      if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 801e082:	4b14      	ldr	r3, [pc, #80]	; (801e0d4 <RadioIrqProcess+0x2f4>)
 801e084:	681b      	ldr	r3, [r3, #0]
 801e086:	2b00      	cmp	r3, #0
 801e088:	d05d      	beq.n	801e146 <RadioIrqProcess+0x366>
 801e08a:	4b12      	ldr	r3, [pc, #72]	; (801e0d4 <RadioIrqProcess+0x2f4>)
 801e08c:	681b      	ldr	r3, [r3, #0]
 801e08e:	68db      	ldr	r3, [r3, #12]
 801e090:	2b00      	cmp	r3, #0
 801e092:	d058      	beq.n	801e146 <RadioIrqProcess+0x366>
        RadioEvents->RxTimeout( );
 801e094:	4b0f      	ldr	r3, [pc, #60]	; (801e0d4 <RadioIrqProcess+0x2f4>)
 801e096:	681b      	ldr	r3, [r3, #0]
 801e098:	68db      	ldr	r3, [r3, #12]
 801e09a:	4798      	blx	r3
    break;
 801e09c:	e053      	b.n	801e146 <RadioIrqProcess+0x366>
    MW_LOG( TS_ON, VLEVEL_M,  "PRE OK\r\n" );
 801e09e:	4b11      	ldr	r3, [pc, #68]	; (801e0e4 <RadioIrqProcess+0x304>)
 801e0a0:	2201      	movs	r2, #1
 801e0a2:	2100      	movs	r1, #0
 801e0a4:	2002      	movs	r0, #2
 801e0a6:	f002 f9f3 	bl	8020490 <UTIL_ADV_TRACE_COND_FSend>
    break;
 801e0aa:	e04f      	b.n	801e14c <RadioIrqProcess+0x36c>
    MW_LOG( TS_ON, VLEVEL_M,  "SYNC OK\r\n" );
 801e0ac:	4b0e      	ldr	r3, [pc, #56]	; (801e0e8 <RadioIrqProcess+0x308>)
 801e0ae:	2201      	movs	r2, #1
 801e0b0:	2100      	movs	r1, #0
 801e0b2:	2002      	movs	r0, #2
 801e0b4:	f002 f9ec 	bl	8020490 <UTIL_ADV_TRACE_COND_FSend>
    break;
 801e0b8:	e048      	b.n	801e14c <RadioIrqProcess+0x36c>
    MW_LOG( TS_ON, VLEVEL_M,  "HDR OK\r\n" );
 801e0ba:	4b0c      	ldr	r3, [pc, #48]	; (801e0ec <RadioIrqProcess+0x30c>)
 801e0bc:	2201      	movs	r2, #1
 801e0be:	2100      	movs	r1, #0
 801e0c0:	2002      	movs	r0, #2
 801e0c2:	f002 f9e5 	bl	8020490 <UTIL_ADV_TRACE_COND_FSend>
    break;
 801e0c6:	e041      	b.n	801e14c <RadioIrqProcess+0x36c>
 801e0c8:	20001ee4 	.word	0x20001ee4
 801e0cc:	48000400 	.word	0x48000400
 801e0d0:	20001f3c 	.word	0x20001f3c
 801e0d4:	2000182c 	.word	0x2000182c
 801e0d8:	20001f54 	.word	0x20001f54
 801e0dc:	2000172c 	.word	0x2000172c
 801e0e0:	20001f08 	.word	0x20001f08
 801e0e4:	08022590 	.word	0x08022590
 801e0e8:	0802259c 	.word	0x0802259c
 801e0ec:	080225a8 	.word	0x080225a8
    TimerStop( &RxTimeoutTimer );
 801e0f0:	4818      	ldr	r0, [pc, #96]	; (801e154 <RadioIrqProcess+0x374>)
 801e0f2:	f001 ffd5 	bl	80200a0 <UTIL_TIMER_Stop>
    if( SubgRf.RxContinuous == false )
 801e0f6:	4b18      	ldr	r3, [pc, #96]	; (801e158 <RadioIrqProcess+0x378>)
 801e0f8:	785b      	ldrb	r3, [r3, #1]
 801e0fa:	f083 0301 	eor.w	r3, r3, #1
 801e0fe:	b2db      	uxtb	r3, r3
 801e100:	2b00      	cmp	r3, #0
 801e102:	d002      	beq.n	801e10a <RadioIrqProcess+0x32a>
      SUBGRF_SetStandby( STDBY_RC );
 801e104:	2000      	movs	r0, #0
 801e106:	f000 fa83 	bl	801e610 <SUBGRF_SetStandby>
    if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 801e10a:	4b14      	ldr	r3, [pc, #80]	; (801e15c <RadioIrqProcess+0x37c>)
 801e10c:	681b      	ldr	r3, [r3, #0]
 801e10e:	2b00      	cmp	r3, #0
 801e110:	d01b      	beq.n	801e14a <RadioIrqProcess+0x36a>
 801e112:	4b12      	ldr	r3, [pc, #72]	; (801e15c <RadioIrqProcess+0x37c>)
 801e114:	681b      	ldr	r3, [r3, #0]
 801e116:	68db      	ldr	r3, [r3, #12]
 801e118:	2b00      	cmp	r3, #0
 801e11a:	d016      	beq.n	801e14a <RadioIrqProcess+0x36a>
      RadioEvents->RxTimeout( );
 801e11c:	4b0f      	ldr	r3, [pc, #60]	; (801e15c <RadioIrqProcess+0x37c>)
 801e11e:	681b      	ldr	r3, [r3, #0]
 801e120:	68db      	ldr	r3, [r3, #12]
 801e122:	4798      	blx	r3
      MW_LOG( TS_ON, VLEVEL_M,  "HDR KO\r\n" );
 801e124:	4b0e      	ldr	r3, [pc, #56]	; (801e160 <RadioIrqProcess+0x380>)
 801e126:	2201      	movs	r2, #1
 801e128:	2100      	movs	r1, #0
 801e12a:	2002      	movs	r0, #2
 801e12c:	f002 f9b0 	bl	8020490 <UTIL_ADV_TRACE_COND_FSend>
    break;
 801e130:	e00b      	b.n	801e14a <RadioIrqProcess+0x36a>
    break;
 801e132:	bf00      	nop
 801e134:	e00a      	b.n	801e14c <RadioIrqProcess+0x36c>
    break;
 801e136:	bf00      	nop
 801e138:	e008      	b.n	801e14c <RadioIrqProcess+0x36c>
    break;
 801e13a:	bf00      	nop
 801e13c:	e006      	b.n	801e14c <RadioIrqProcess+0x36c>
    break;
 801e13e:	bf00      	nop
 801e140:	e004      	b.n	801e14c <RadioIrqProcess+0x36c>
    break;
 801e142:	bf00      	nop
 801e144:	e002      	b.n	801e14c <RadioIrqProcess+0x36c>
    break;
 801e146:	bf00      	nop
 801e148:	e000      	b.n	801e14c <RadioIrqProcess+0x36c>
    break;
 801e14a:	bf00      	nop

  }
}
 801e14c:	bf00      	nop
 801e14e:	370c      	adds	r7, #12
 801e150:	46bd      	mov	sp, r7
 801e152:	bd90      	pop	{r4, r7, pc}
 801e154:	20001f54 	.word	0x20001f54
 801e158:	20001ee4 	.word	0x20001ee4
 801e15c:	2000182c 	.word	0x2000182c
 801e160:	080225b4 	.word	0x080225b4

0801e164 <RadioTxPrbs>:

static void RadioTxPrbs(void )
{
 801e164:	b580      	push	{r7, lr}
 801e166:	af00      	add	r7, sp, #0
    SUBGRF_SetSwitch(SubgRf.AntSwitchPaSelect, RFSWITCH_TX);
 801e168:	4b09      	ldr	r3, [pc, #36]	; (801e190 <RadioTxPrbs+0x2c>)
 801e16a:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 801e16e:	2101      	movs	r1, #1
 801e170:	4618      	mov	r0, r3
 801e172:	f001 f811 	bl	801f198 <SUBGRF_SetSwitch>
    Radio.Write(0x6B8, 0x2d);  // sel mode prbs9 instead of preamble
 801e176:	4b07      	ldr	r3, [pc, #28]	; (801e194 <RadioTxPrbs+0x30>)
 801e178:	212d      	movs	r1, #45	; 0x2d
 801e17a:	f44f 60d7 	mov.w	r0, #1720	; 0x6b8
 801e17e:	4798      	blx	r3
    SUBGRF_SetTxInfinitePreamble();
 801e180:	f000 fb1a 	bl	801e7b8 <SUBGRF_SetTxInfinitePreamble>
    SUBGRF_SetTx(0x0fffff);
 801e184:	4804      	ldr	r0, [pc, #16]	; (801e198 <RadioTxPrbs+0x34>)
 801e186:	f000 fa61 	bl	801e64c <SUBGRF_SetTx>
}
 801e18a:	bf00      	nop
 801e18c:	bd80      	pop	{r7, pc}
 801e18e:	bf00      	nop
 801e190:	20001ee4 	.word	0x20001ee4
 801e194:	0801dbef 	.word	0x0801dbef
 801e198:	000fffff 	.word	0x000fffff

0801e19c <RadioTxCw>:

static void RadioTxCw( int8_t power )
{
 801e19c:	b580      	push	{r7, lr}
 801e19e:	b084      	sub	sp, #16
 801e1a0:	af00      	add	r7, sp, #0
 801e1a2:	4603      	mov	r3, r0
 801e1a4:	71fb      	strb	r3, [r7, #7]
    uint8_t paselect = SUBGRF_SetRfTxPower( power );
 801e1a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801e1aa:	4618      	mov	r0, r3
 801e1ac:	f001 f81c 	bl	801f1e8 <SUBGRF_SetRfTxPower>
 801e1b0:	4603      	mov	r3, r0
 801e1b2:	73fb      	strb	r3, [r7, #15]
    SUBGRF_SetSwitch( paselect, RFSWITCH_TX);
 801e1b4:	7bfb      	ldrb	r3, [r7, #15]
 801e1b6:	2101      	movs	r1, #1
 801e1b8:	4618      	mov	r0, r3
 801e1ba:	f000 ffed 	bl	801f198 <SUBGRF_SetSwitch>
    SUBGRF_SetTxContinuousWave();
 801e1be:	f000 faef 	bl	801e7a0 <SUBGRF_SetTxContinuousWave>
}
 801e1c2:	bf00      	nop
 801e1c4:	3710      	adds	r7, #16
 801e1c6:	46bd      	mov	sp, r7
 801e1c8:	bd80      	pop	{r7, pc}

0801e1ca <payload_integration>:

static void payload_integration( uint8_t *outBuffer, uint8_t *inBuffer, uint8_t size)
{
 801e1ca:	b480      	push	{r7}
 801e1cc:	b089      	sub	sp, #36	; 0x24
 801e1ce:	af00      	add	r7, sp, #0
 801e1d0:	60f8      	str	r0, [r7, #12]
 801e1d2:	60b9      	str	r1, [r7, #8]
 801e1d4:	4613      	mov	r3, r2
 801e1d6:	71fb      	strb	r3, [r7, #7]
  uint8_t prevInt=0;
 801e1d8:	2300      	movs	r3, #0
 801e1da:	77fb      	strb	r3, [r7, #31]
  uint8_t currBit;
  uint8_t index_bit;
  uint8_t index_byte;
  uint8_t index_bit_out;
  uint8_t index_byte_out;
  int i=0;
 801e1dc:	2300      	movs	r3, #0
 801e1de:	61bb      	str	r3, [r7, #24]

  for (i=0; i<size; i++)
 801e1e0:	2300      	movs	r3, #0
 801e1e2:	61bb      	str	r3, [r7, #24]
 801e1e4:	e011      	b.n	801e20a <payload_integration+0x40>
  {
    /*reverse all inputs*/
    inBuffer[i]=~inBuffer[i];
 801e1e6:	69bb      	ldr	r3, [r7, #24]
 801e1e8:	68ba      	ldr	r2, [r7, #8]
 801e1ea:	4413      	add	r3, r2
 801e1ec:	781a      	ldrb	r2, [r3, #0]
 801e1ee:	69bb      	ldr	r3, [r7, #24]
 801e1f0:	68b9      	ldr	r1, [r7, #8]
 801e1f2:	440b      	add	r3, r1
 801e1f4:	43d2      	mvns	r2, r2
 801e1f6:	b2d2      	uxtb	r2, r2
 801e1f8:	701a      	strb	r2, [r3, #0]
    /*init outBuffer*/
    outBuffer[i]=0;
 801e1fa:	69bb      	ldr	r3, [r7, #24]
 801e1fc:	68fa      	ldr	r2, [r7, #12]
 801e1fe:	4413      	add	r3, r2
 801e200:	2200      	movs	r2, #0
 801e202:	701a      	strb	r2, [r3, #0]
  for (i=0; i<size; i++)
 801e204:	69bb      	ldr	r3, [r7, #24]
 801e206:	3301      	adds	r3, #1
 801e208:	61bb      	str	r3, [r7, #24]
 801e20a:	79fb      	ldrb	r3, [r7, #7]
 801e20c:	69ba      	ldr	r2, [r7, #24]
 801e20e:	429a      	cmp	r2, r3
 801e210:	dbe9      	blt.n	801e1e6 <payload_integration+0x1c>
  }

  for (i=0; i<size*8; i++)
 801e212:	2300      	movs	r3, #0
 801e214:	61bb      	str	r3, [r7, #24]
 801e216:	e049      	b.n	801e2ac <payload_integration+0xe2>
  {
    /*index to take bit in inBuffer*/
    index_bit = 7 - (i%8);
 801e218:	69bb      	ldr	r3, [r7, #24]
 801e21a:	425a      	negs	r2, r3
 801e21c:	f003 0307 	and.w	r3, r3, #7
 801e220:	f002 0207 	and.w	r2, r2, #7
 801e224:	bf58      	it	pl
 801e226:	4253      	negpl	r3, r2
 801e228:	b2db      	uxtb	r3, r3
 801e22a:	f1c3 0307 	rsb	r3, r3, #7
 801e22e:	75fb      	strb	r3, [r7, #23]
    index_byte = i / 8;
 801e230:	69bb      	ldr	r3, [r7, #24]
 801e232:	2b00      	cmp	r3, #0
 801e234:	da00      	bge.n	801e238 <payload_integration+0x6e>
 801e236:	3307      	adds	r3, #7
 801e238:	10db      	asrs	r3, r3, #3
 801e23a:	75bb      	strb	r3, [r7, #22]
    /*index to place bit in outBuffer is shifted 1 bit rigth*/
    index_bit_out = 7 - ((i+1)%8);
 801e23c:	69bb      	ldr	r3, [r7, #24]
 801e23e:	3301      	adds	r3, #1
 801e240:	425a      	negs	r2, r3
 801e242:	f003 0307 	and.w	r3, r3, #7
 801e246:	f002 0207 	and.w	r2, r2, #7
 801e24a:	bf58      	it	pl
 801e24c:	4253      	negpl	r3, r2
 801e24e:	b2db      	uxtb	r3, r3
 801e250:	f1c3 0307 	rsb	r3, r3, #7
 801e254:	757b      	strb	r3, [r7, #21]
    index_byte_out = (i+1) / 8;
 801e256:	69bb      	ldr	r3, [r7, #24]
 801e258:	3301      	adds	r3, #1
 801e25a:	2b00      	cmp	r3, #0
 801e25c:	da00      	bge.n	801e260 <payload_integration+0x96>
 801e25e:	3307      	adds	r3, #7
 801e260:	10db      	asrs	r3, r3, #3
 801e262:	753b      	strb	r3, [r7, #20]
    /*extract current bit from input*/
    currBit = (inBuffer[index_byte] >> index_bit) & 0x01; 
 801e264:	7dbb      	ldrb	r3, [r7, #22]
 801e266:	68ba      	ldr	r2, [r7, #8]
 801e268:	4413      	add	r3, r2
 801e26a:	781b      	ldrb	r3, [r3, #0]
 801e26c:	461a      	mov	r2, r3
 801e26e:	7dfb      	ldrb	r3, [r7, #23]
 801e270:	fa42 f303 	asr.w	r3, r2, r3
 801e274:	b2db      	uxtb	r3, r3
 801e276:	f003 0301 	and.w	r3, r3, #1
 801e27a:	74fb      	strb	r3, [r7, #19]
    /*integration*/
    prevInt ^= currBit;
 801e27c:	7ffa      	ldrb	r2, [r7, #31]
 801e27e:	7cfb      	ldrb	r3, [r7, #19]
 801e280:	4053      	eors	r3, r2
 801e282:	77fb      	strb	r3, [r7, #31]
    /* write result integration in output*/
    outBuffer[index_byte_out]|= (prevInt << index_bit_out);
 801e284:	7d3b      	ldrb	r3, [r7, #20]
 801e286:	68fa      	ldr	r2, [r7, #12]
 801e288:	4413      	add	r3, r2
 801e28a:	781b      	ldrb	r3, [r3, #0]
 801e28c:	b25a      	sxtb	r2, r3
 801e28e:	7ff9      	ldrb	r1, [r7, #31]
 801e290:	7d7b      	ldrb	r3, [r7, #21]
 801e292:	fa01 f303 	lsl.w	r3, r1, r3
 801e296:	b25b      	sxtb	r3, r3
 801e298:	4313      	orrs	r3, r2
 801e29a:	b259      	sxtb	r1, r3
 801e29c:	7d3b      	ldrb	r3, [r7, #20]
 801e29e:	68fa      	ldr	r2, [r7, #12]
 801e2a0:	4413      	add	r3, r2
 801e2a2:	b2ca      	uxtb	r2, r1
 801e2a4:	701a      	strb	r2, [r3, #0]
  for (i=0; i<size*8; i++)
 801e2a6:	69bb      	ldr	r3, [r7, #24]
 801e2a8:	3301      	adds	r3, #1
 801e2aa:	61bb      	str	r3, [r7, #24]
 801e2ac:	79fb      	ldrb	r3, [r7, #7]
 801e2ae:	00db      	lsls	r3, r3, #3
 801e2b0:	69ba      	ldr	r2, [r7, #24]
 801e2b2:	429a      	cmp	r2, r3
 801e2b4:	dbb0      	blt.n	801e218 <payload_integration+0x4e>
  }

  outBuffer[size] =(prevInt<<7) | (prevInt<<6) | (( (!prevInt) & 0x01)<<5) ;
 801e2b6:	7ffb      	ldrb	r3, [r7, #31]
 801e2b8:	01db      	lsls	r3, r3, #7
 801e2ba:	b25a      	sxtb	r2, r3
 801e2bc:	7ffb      	ldrb	r3, [r7, #31]
 801e2be:	019b      	lsls	r3, r3, #6
 801e2c0:	b25b      	sxtb	r3, r3
 801e2c2:	4313      	orrs	r3, r2
 801e2c4:	b25b      	sxtb	r3, r3
 801e2c6:	7ffa      	ldrb	r2, [r7, #31]
 801e2c8:	2a00      	cmp	r2, #0
 801e2ca:	d101      	bne.n	801e2d0 <payload_integration+0x106>
 801e2cc:	2220      	movs	r2, #32
 801e2ce:	e000      	b.n	801e2d2 <payload_integration+0x108>
 801e2d0:	2200      	movs	r2, #0
 801e2d2:	4313      	orrs	r3, r2
 801e2d4:	b259      	sxtb	r1, r3
 801e2d6:	79fb      	ldrb	r3, [r7, #7]
 801e2d8:	68fa      	ldr	r2, [r7, #12]
 801e2da:	4413      	add	r3, r2
 801e2dc:	b2ca      	uxtb	r2, r1
 801e2de:	701a      	strb	r2, [r3, #0]
}
 801e2e0:	bf00      	nop
 801e2e2:	3724      	adds	r7, #36	; 0x24
 801e2e4:	46bd      	mov	sp, r7
 801e2e6:	bc80      	pop	{r7}
 801e2e8:	4770      	bx	lr
	...

0801e2ec <SUBGRF_Init>:
 */
static DioIrqHandler RadioOnDioIrqCb;

/* Exported functions ---------------------------------------------------------*/
void SUBGRF_Init( DioIrqHandler dioIrq )
{
 801e2ec:	b580      	push	{r7, lr}
 801e2ee:	b084      	sub	sp, #16
 801e2f0:	af00      	add	r7, sp, #0
 801e2f2:	6078      	str	r0, [r7, #4]
    if ( dioIrq != NULL)
 801e2f4:	687b      	ldr	r3, [r7, #4]
 801e2f6:	2b00      	cmp	r3, #0
 801e2f8:	d002      	beq.n	801e300 <SUBGRF_Init+0x14>
    {
        RadioOnDioIrqCb = dioIrq;
 801e2fa:	4a1c      	ldr	r2, [pc, #112]	; (801e36c <SUBGRF_Init+0x80>)
 801e2fc:	687b      	ldr	r3, [r7, #4]
 801e2fe:	6013      	str	r3, [r2, #0]
    }

    /* set default SMPS current drive to default*/
    Radio_SMPS_Set(SMPS_DRIVE_SETTING_DEFAULT);
 801e300:	2002      	movs	r0, #2
 801e302:	f001 f83d 	bl	801f380 <Radio_SMPS_Set>

    RADIO_INIT();
 801e306:	f7e6 fdf3 	bl	8004ef0 <MX_SUBGHZ_Init>

    ImageCalibrated = false;
 801e30a:	4b19      	ldr	r3, [pc, #100]	; (801e370 <SUBGRF_Init+0x84>)
 801e30c:	2200      	movs	r2, #0
 801e30e:	701a      	strb	r2, [r3, #0]

    SUBGRF_SetStandby( STDBY_RC );
 801e310:	2000      	movs	r0, #0
 801e312:	f000 f97d 	bl	801e610 <SUBGRF_SetStandby>

    // Initialize TCXO control
    if (1U == RBI_IsTCXO() )
 801e316:	f7f0 ffe7 	bl	800f2e8 <RBI_IsTCXO>
 801e31a:	4603      	mov	r3, r0
 801e31c:	2b01      	cmp	r3, #1
 801e31e:	d112      	bne.n	801e346 <SUBGRF_Init+0x5a>
    {
        SUBGRF_SetTcxoMode( TCXO_CTRL_VOLTAGE, RBI_GetWakeUpTime() << 6 );// 100 ms
 801e320:	f7f0 ffdb 	bl	800f2da <RBI_GetWakeUpTime>
 801e324:	4603      	mov	r3, r0
 801e326:	019b      	lsls	r3, r3, #6
 801e328:	4619      	mov	r1, r3
 801e32a:	2001      	movs	r0, #1
 801e32c:	f000 fb9e 	bl	801ea6c <SUBGRF_SetTcxoMode>
        SUBGRF_WriteRegister( REG_XTA_TRIM, 0x00 );
 801e330:	2100      	movs	r1, #0
 801e332:	f640 1011 	movw	r0, #2321	; 0x911
 801e336:	f000 feb3 	bl	801f0a0 <SUBGRF_WriteRegister>

        /*enable calibration for cut1.1 and later*/
        CalibrationParams_t calibParam;
        calibParam.Value = 0x7F;
 801e33a:	237f      	movs	r3, #127	; 0x7f
 801e33c:	733b      	strb	r3, [r7, #12]
        SUBGRF_Calibrate( calibParam );
 801e33e:	7b38      	ldrb	r0, [r7, #12]
 801e340:	f000 faa4 	bl	801e88c <SUBGRF_Calibrate>
 801e344:	e009      	b.n	801e35a <SUBGRF_Init+0x6e>
    }
    else
    {
        SUBGRF_WriteRegister( REG_XTA_TRIM, XTAL_DEFAULT_CAP_VALUE );
 801e346:	2120      	movs	r1, #32
 801e348:	f640 1011 	movw	r0, #2321	; 0x911
 801e34c:	f000 fea8 	bl	801f0a0 <SUBGRF_WriteRegister>
        SUBGRF_WriteRegister( REG_XTB_TRIM, XTAL_DEFAULT_CAP_VALUE );
 801e350:	2120      	movs	r1, #32
 801e352:	f640 1012 	movw	r0, #2322	; 0x912
 801e356:	f000 fea3 	bl	801f0a0 <SUBGRF_WriteRegister>
    }
    /* Init RF Switch */
    RBI_Init();
 801e35a:	f7f0 ff1d 	bl	800f198 <RBI_Init>

    OperatingMode = MODE_STDBY_RC;
 801e35e:	4b05      	ldr	r3, [pc, #20]	; (801e374 <SUBGRF_Init+0x88>)
 801e360:	2201      	movs	r2, #1
 801e362:	701a      	strb	r2, [r3, #0]
}
 801e364:	bf00      	nop
 801e366:	3710      	adds	r7, #16
 801e368:	46bd      	mov	sp, r7
 801e36a:	bd80      	pop	{r7, pc}
 801e36c:	2000183c 	.word	0x2000183c
 801e370:	20001838 	.word	0x20001838
 801e374:	20001830 	.word	0x20001830

0801e378 <SUBGRF_GetOperatingMode>:

RadioOperatingModes_t SUBGRF_GetOperatingMode( void )
{
 801e378:	b480      	push	{r7}
 801e37a:	af00      	add	r7, sp, #0
    return OperatingMode;
 801e37c:	4b02      	ldr	r3, [pc, #8]	; (801e388 <SUBGRF_GetOperatingMode+0x10>)
 801e37e:	781b      	ldrb	r3, [r3, #0]
}
 801e380:	4618      	mov	r0, r3
 801e382:	46bd      	mov	sp, r7
 801e384:	bc80      	pop	{r7}
 801e386:	4770      	bx	lr
 801e388:	20001830 	.word	0x20001830

0801e38c <SUBGRF_SetPayload>:

void SUBGRF_SetPayload( uint8_t *payload, uint8_t size )
{
 801e38c:	b580      	push	{r7, lr}
 801e38e:	b082      	sub	sp, #8
 801e390:	af00      	add	r7, sp, #0
 801e392:	6078      	str	r0, [r7, #4]
 801e394:	460b      	mov	r3, r1
 801e396:	70fb      	strb	r3, [r7, #3]
    SUBGRF_WriteBuffer( 0x00, payload, size );
 801e398:	78fb      	ldrb	r3, [r7, #3]
 801e39a:	461a      	mov	r2, r3
 801e39c:	6879      	ldr	r1, [r7, #4]
 801e39e:	2000      	movs	r0, #0
 801e3a0:	f000 fece 	bl	801f140 <SUBGRF_WriteBuffer>
}
 801e3a4:	bf00      	nop
 801e3a6:	3708      	adds	r7, #8
 801e3a8:	46bd      	mov	sp, r7
 801e3aa:	bd80      	pop	{r7, pc}

0801e3ac <SUBGRF_GetPayload>:

uint8_t SUBGRF_GetPayload( uint8_t *buffer, uint8_t *size,  uint8_t maxSize )
{
 801e3ac:	b580      	push	{r7, lr}
 801e3ae:	b086      	sub	sp, #24
 801e3b0:	af00      	add	r7, sp, #0
 801e3b2:	60f8      	str	r0, [r7, #12]
 801e3b4:	60b9      	str	r1, [r7, #8]
 801e3b6:	4613      	mov	r3, r2
 801e3b8:	71fb      	strb	r3, [r7, #7]
    uint8_t offset = 0;
 801e3ba:	2300      	movs	r3, #0
 801e3bc:	75fb      	strb	r3, [r7, #23]

    SUBGRF_GetRxBufferStatus( size, &offset );
 801e3be:	f107 0317 	add.w	r3, r7, #23
 801e3c2:	4619      	mov	r1, r3
 801e3c4:	68b8      	ldr	r0, [r7, #8]
 801e3c6:	f000 fde9 	bl	801ef9c <SUBGRF_GetRxBufferStatus>
    if( *size > maxSize )
 801e3ca:	68bb      	ldr	r3, [r7, #8]
 801e3cc:	781b      	ldrb	r3, [r3, #0]
 801e3ce:	79fa      	ldrb	r2, [r7, #7]
 801e3d0:	429a      	cmp	r2, r3
 801e3d2:	d201      	bcs.n	801e3d8 <SUBGRF_GetPayload+0x2c>
    {
        return 1;
 801e3d4:	2301      	movs	r3, #1
 801e3d6:	e007      	b.n	801e3e8 <SUBGRF_GetPayload+0x3c>
    }
    SUBGRF_ReadBuffer( offset, buffer, *size );
 801e3d8:	7df8      	ldrb	r0, [r7, #23]
 801e3da:	68bb      	ldr	r3, [r7, #8]
 801e3dc:	781b      	ldrb	r3, [r3, #0]
 801e3de:	461a      	mov	r2, r3
 801e3e0:	68f9      	ldr	r1, [r7, #12]
 801e3e2:	f000 fec3 	bl	801f16c <SUBGRF_ReadBuffer>
    return 0;
 801e3e6:	2300      	movs	r3, #0
}
 801e3e8:	4618      	mov	r0, r3
 801e3ea:	3718      	adds	r7, #24
 801e3ec:	46bd      	mov	sp, r7
 801e3ee:	bd80      	pop	{r7, pc}

0801e3f0 <SUBGRF_SendPayload>:

void SUBGRF_SendPayload( uint8_t *payload, uint8_t size, uint32_t timeout)
{
 801e3f0:	b580      	push	{r7, lr}
 801e3f2:	b084      	sub	sp, #16
 801e3f4:	af00      	add	r7, sp, #0
 801e3f6:	60f8      	str	r0, [r7, #12]
 801e3f8:	460b      	mov	r3, r1
 801e3fa:	607a      	str	r2, [r7, #4]
 801e3fc:	72fb      	strb	r3, [r7, #11]
    SUBGRF_SetPayload( payload, size );
 801e3fe:	7afb      	ldrb	r3, [r7, #11]
 801e400:	4619      	mov	r1, r3
 801e402:	68f8      	ldr	r0, [r7, #12]
 801e404:	f7ff ffc2 	bl	801e38c <SUBGRF_SetPayload>
    SUBGRF_SetTx( timeout );
 801e408:	6878      	ldr	r0, [r7, #4]
 801e40a:	f000 f91f 	bl	801e64c <SUBGRF_SetTx>
}
 801e40e:	bf00      	nop
 801e410:	3710      	adds	r7, #16
 801e412:	46bd      	mov	sp, r7
 801e414:	bd80      	pop	{r7, pc}

0801e416 <SUBGRF_SetSyncWord>:

uint8_t SUBGRF_SetSyncWord( uint8_t *syncWord )
{
 801e416:	b580      	push	{r7, lr}
 801e418:	b082      	sub	sp, #8
 801e41a:	af00      	add	r7, sp, #0
 801e41c:	6078      	str	r0, [r7, #4]
    SUBGRF_WriteRegisters( REG_LR_SYNCWORDBASEADDRESS, syncWord, 8 );
 801e41e:	2208      	movs	r2, #8
 801e420:	6879      	ldr	r1, [r7, #4]
 801e422:	f44f 60d8 	mov.w	r0, #1728	; 0x6c0
 801e426:	f000 fe63 	bl	801f0f0 <SUBGRF_WriteRegisters>
    return 0;
 801e42a:	2300      	movs	r3, #0
}
 801e42c:	4618      	mov	r0, r3
 801e42e:	3708      	adds	r7, #8
 801e430:	46bd      	mov	sp, r7
 801e432:	bd80      	pop	{r7, pc}

0801e434 <SUBGRF_SetCrcSeed>:

void SUBGRF_SetCrcSeed( uint16_t seed )
{
 801e434:	b580      	push	{r7, lr}
 801e436:	b084      	sub	sp, #16
 801e438:	af00      	add	r7, sp, #0
 801e43a:	4603      	mov	r3, r0
 801e43c:	80fb      	strh	r3, [r7, #6]
    uint8_t buf[2];

    buf[0] = ( uint8_t )( ( seed >> 8 ) & 0xFF );
 801e43e:	88fb      	ldrh	r3, [r7, #6]
 801e440:	0a1b      	lsrs	r3, r3, #8
 801e442:	b29b      	uxth	r3, r3
 801e444:	b2db      	uxtb	r3, r3
 801e446:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( seed & 0xFF );
 801e448:	88fb      	ldrh	r3, [r7, #6]
 801e44a:	b2db      	uxtb	r3, r3
 801e44c:	737b      	strb	r3, [r7, #13]

    switch( SUBGRF_GetPacketType( ) )
 801e44e:	f000 fb93 	bl	801eb78 <SUBGRF_GetPacketType>
 801e452:	4603      	mov	r3, r0
 801e454:	2b00      	cmp	r3, #0
 801e456:	d108      	bne.n	801e46a <SUBGRF_SetCrcSeed+0x36>
    {
        case PACKET_TYPE_GFSK:
            SUBGRF_WriteRegisters( REG_LR_CRCSEEDBASEADDR, buf, 2 );
 801e458:	f107 030c 	add.w	r3, r7, #12
 801e45c:	2202      	movs	r2, #2
 801e45e:	4619      	mov	r1, r3
 801e460:	f240 60bc 	movw	r0, #1724	; 0x6bc
 801e464:	f000 fe44 	bl	801f0f0 <SUBGRF_WriteRegisters>
            break;
 801e468:	e000      	b.n	801e46c <SUBGRF_SetCrcSeed+0x38>

        default:
            break;
 801e46a:	bf00      	nop
    }
}
 801e46c:	bf00      	nop
 801e46e:	3710      	adds	r7, #16
 801e470:	46bd      	mov	sp, r7
 801e472:	bd80      	pop	{r7, pc}

0801e474 <SUBGRF_SetCrcPolynomial>:

void SUBGRF_SetCrcPolynomial( uint16_t polynomial )
{
 801e474:	b580      	push	{r7, lr}
 801e476:	b084      	sub	sp, #16
 801e478:	af00      	add	r7, sp, #0
 801e47a:	4603      	mov	r3, r0
 801e47c:	80fb      	strh	r3, [r7, #6]
    uint8_t buf[2];

    buf[0] = ( uint8_t )( ( polynomial >> 8 ) & 0xFF );
 801e47e:	88fb      	ldrh	r3, [r7, #6]
 801e480:	0a1b      	lsrs	r3, r3, #8
 801e482:	b29b      	uxth	r3, r3
 801e484:	b2db      	uxtb	r3, r3
 801e486:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( polynomial & 0xFF );
 801e488:	88fb      	ldrh	r3, [r7, #6]
 801e48a:	b2db      	uxtb	r3, r3
 801e48c:	737b      	strb	r3, [r7, #13]

    switch( SUBGRF_GetPacketType( ) )
 801e48e:	f000 fb73 	bl	801eb78 <SUBGRF_GetPacketType>
 801e492:	4603      	mov	r3, r0
 801e494:	2b00      	cmp	r3, #0
 801e496:	d108      	bne.n	801e4aa <SUBGRF_SetCrcPolynomial+0x36>
    {
        case PACKET_TYPE_GFSK:
            SUBGRF_WriteRegisters( REG_LR_CRCPOLYBASEADDR, buf, 2 );
 801e498:	f107 030c 	add.w	r3, r7, #12
 801e49c:	2202      	movs	r2, #2
 801e49e:	4619      	mov	r1, r3
 801e4a0:	f240 60be 	movw	r0, #1726	; 0x6be
 801e4a4:	f000 fe24 	bl	801f0f0 <SUBGRF_WriteRegisters>
            break;
 801e4a8:	e000      	b.n	801e4ac <SUBGRF_SetCrcPolynomial+0x38>

        default:
            break;
 801e4aa:	bf00      	nop
    }
}
 801e4ac:	bf00      	nop
 801e4ae:	3710      	adds	r7, #16
 801e4b0:	46bd      	mov	sp, r7
 801e4b2:	bd80      	pop	{r7, pc}

0801e4b4 <SUBGRF_SetWhiteningSeed>:

void SUBGRF_SetWhiteningSeed( uint16_t seed )
{
 801e4b4:	b580      	push	{r7, lr}
 801e4b6:	b084      	sub	sp, #16
 801e4b8:	af00      	add	r7, sp, #0
 801e4ba:	4603      	mov	r3, r0
 801e4bc:	80fb      	strh	r3, [r7, #6]
    uint8_t regValue = 0;
 801e4be:	2300      	movs	r3, #0
 801e4c0:	73fb      	strb	r3, [r7, #15]

    switch( SUBGRF_GetPacketType( ) )
 801e4c2:	f000 fb59 	bl	801eb78 <SUBGRF_GetPacketType>
 801e4c6:	4603      	mov	r3, r0
 801e4c8:	2b00      	cmp	r3, #0
 801e4ca:	d121      	bne.n	801e510 <SUBGRF_SetWhiteningSeed+0x5c>
    {
        case PACKET_TYPE_GFSK:
            regValue = SUBGRF_ReadRegister( REG_LR_WHITSEEDBASEADDR_MSB ) & 0xFE;
 801e4cc:	f44f 60d7 	mov.w	r0, #1720	; 0x6b8
 801e4d0:	f000 fdfa 	bl	801f0c8 <SUBGRF_ReadRegister>
 801e4d4:	4603      	mov	r3, r0
 801e4d6:	f023 0301 	bic.w	r3, r3, #1
 801e4da:	73fb      	strb	r3, [r7, #15]
            regValue = ( ( seed >> 8 ) & 0x01 ) | regValue;
 801e4dc:	88fb      	ldrh	r3, [r7, #6]
 801e4de:	0a1b      	lsrs	r3, r3, #8
 801e4e0:	b29b      	uxth	r3, r3
 801e4e2:	b25b      	sxtb	r3, r3
 801e4e4:	f003 0301 	and.w	r3, r3, #1
 801e4e8:	b25a      	sxtb	r2, r3
 801e4ea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801e4ee:	4313      	orrs	r3, r2
 801e4f0:	b25b      	sxtb	r3, r3
 801e4f2:	73fb      	strb	r3, [r7, #15]
            SUBGRF_WriteRegister( REG_LR_WHITSEEDBASEADDR_MSB, regValue ); // only 1 bit.
 801e4f4:	7bfb      	ldrb	r3, [r7, #15]
 801e4f6:	4619      	mov	r1, r3
 801e4f8:	f44f 60d7 	mov.w	r0, #1720	; 0x6b8
 801e4fc:	f000 fdd0 	bl	801f0a0 <SUBGRF_WriteRegister>
            SUBGRF_WriteRegister( REG_LR_WHITSEEDBASEADDR_LSB, (uint8_t)seed );
 801e500:	88fb      	ldrh	r3, [r7, #6]
 801e502:	b2db      	uxtb	r3, r3
 801e504:	4619      	mov	r1, r3
 801e506:	f240 60b9 	movw	r0, #1721	; 0x6b9
 801e50a:	f000 fdc9 	bl	801f0a0 <SUBGRF_WriteRegister>
            break;
 801e50e:	e000      	b.n	801e512 <SUBGRF_SetWhiteningSeed+0x5e>

        default:
            break;
 801e510:	bf00      	nop
    }
}
 801e512:	bf00      	nop
 801e514:	3710      	adds	r7, #16
 801e516:	46bd      	mov	sp, r7
 801e518:	bd80      	pop	{r7, pc}

0801e51a <SUBGRF_GetRandom>:

uint32_t SUBGRF_GetRandom( void )
{
 801e51a:	b580      	push	{r7, lr}
 801e51c:	b082      	sub	sp, #8
 801e51e:	af00      	add	r7, sp, #0
    uint32_t number = 0;
 801e520:	2300      	movs	r3, #0
 801e522:	603b      	str	r3, [r7, #0]
    uint8_t regAnaLna = 0;
 801e524:	2300      	movs	r3, #0
 801e526:	71fb      	strb	r3, [r7, #7]
    uint8_t regAnaMixer = 0;
 801e528:	2300      	movs	r3, #0
 801e52a:	71bb      	strb	r3, [r7, #6]

    regAnaLna = SUBGRF_ReadRegister( REG_ANA_LNA );
 801e52c:	f640 00e2 	movw	r0, #2274	; 0x8e2
 801e530:	f000 fdca 	bl	801f0c8 <SUBGRF_ReadRegister>
 801e534:	4603      	mov	r3, r0
 801e536:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteRegister( REG_ANA_LNA, regAnaLna & ~( 1 << 0 ) );
 801e538:	79fb      	ldrb	r3, [r7, #7]
 801e53a:	f023 0301 	bic.w	r3, r3, #1
 801e53e:	b2db      	uxtb	r3, r3
 801e540:	4619      	mov	r1, r3
 801e542:	f640 00e2 	movw	r0, #2274	; 0x8e2
 801e546:	f000 fdab 	bl	801f0a0 <SUBGRF_WriteRegister>

    regAnaMixer = SUBGRF_ReadRegister( REG_ANA_MIXER );
 801e54a:	f640 00e5 	movw	r0, #2277	; 0x8e5
 801e54e:	f000 fdbb 	bl	801f0c8 <SUBGRF_ReadRegister>
 801e552:	4603      	mov	r3, r0
 801e554:	71bb      	strb	r3, [r7, #6]
    SUBGRF_WriteRegister( REG_ANA_MIXER, regAnaMixer & ~( 1 << 7 ) );
 801e556:	79bb      	ldrb	r3, [r7, #6]
 801e558:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 801e55c:	b2db      	uxtb	r3, r3
 801e55e:	4619      	mov	r1, r3
 801e560:	f640 00e5 	movw	r0, #2277	; 0x8e5
 801e564:	f000 fd9c 	bl	801f0a0 <SUBGRF_WriteRegister>

    // Set radio in continuous reception
    SUBGRF_SetRx( 0xFFFFFF ); // Rx Continuous
 801e568:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
 801e56c:	f000 f890 	bl	801e690 <SUBGRF_SetRx>

    SUBGRF_ReadRegisters( RANDOM_NUMBER_GENERATORBASEADDR, ( uint8_t* )&number, 4 );
 801e570:	463b      	mov	r3, r7
 801e572:	2204      	movs	r2, #4
 801e574:	4619      	mov	r1, r3
 801e576:	f640 0019 	movw	r0, #2073	; 0x819
 801e57a:	f000 fdcd 	bl	801f118 <SUBGRF_ReadRegisters>

    SUBGRF_SetStandby( STDBY_RC );
 801e57e:	2000      	movs	r0, #0
 801e580:	f000 f846 	bl	801e610 <SUBGRF_SetStandby>

    SUBGRF_WriteRegister( REG_ANA_LNA, regAnaLna );
 801e584:	79fb      	ldrb	r3, [r7, #7]
 801e586:	4619      	mov	r1, r3
 801e588:	f640 00e2 	movw	r0, #2274	; 0x8e2
 801e58c:	f000 fd88 	bl	801f0a0 <SUBGRF_WriteRegister>
    SUBGRF_WriteRegister( REG_ANA_MIXER, regAnaMixer );
 801e590:	79bb      	ldrb	r3, [r7, #6]
 801e592:	4619      	mov	r1, r3
 801e594:	f640 00e5 	movw	r0, #2277	; 0x8e5
 801e598:	f000 fd82 	bl	801f0a0 <SUBGRF_WriteRegister>

    return number;
 801e59c:	683b      	ldr	r3, [r7, #0]
}
 801e59e:	4618      	mov	r0, r3
 801e5a0:	3708      	adds	r7, #8
 801e5a2:	46bd      	mov	sp, r7
 801e5a4:	bd80      	pop	{r7, pc}
	...

0801e5a8 <SUBGRF_SetSleep>:

void SUBGRF_SetSleep( SleepParams_t sleepConfig )
{
 801e5a8:	b580      	push	{r7, lr}
 801e5aa:	b084      	sub	sp, #16
 801e5ac:	af00      	add	r7, sp, #0
 801e5ae:	7138      	strb	r0, [r7, #4]
    /* switch the antenna OFF by SW */
    RBI_ConfigRFSwitch(RBI_SWITCH_OFF);
 801e5b0:	2000      	movs	r0, #0
 801e5b2:	f7f0 fe2f 	bl	800f214 <RBI_ConfigRFSwitch>

    Radio_SMPS_Set(SMPS_DRIVE_SETTING_DEFAULT);
 801e5b6:	2002      	movs	r0, #2
 801e5b8:	f000 fee2 	bl	801f380 <Radio_SMPS_Set>

    uint8_t value = ( ( ( uint8_t )sleepConfig.Fields.WarmStart << 2 ) |
 801e5bc:	793b      	ldrb	r3, [r7, #4]
 801e5be:	f3c3 0380 	ubfx	r3, r3, #2, #1
 801e5c2:	b2db      	uxtb	r3, r3
 801e5c4:	009b      	lsls	r3, r3, #2
 801e5c6:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )sleepConfig.Fields.Reset << 1 ) |
 801e5c8:	793b      	ldrb	r3, [r7, #4]
 801e5ca:	f3c3 0340 	ubfx	r3, r3, #1, #1
 801e5ce:	b2db      	uxtb	r3, r3
 801e5d0:	005b      	lsls	r3, r3, #1
    uint8_t value = ( ( ( uint8_t )sleepConfig.Fields.WarmStart << 2 ) |
 801e5d2:	b25b      	sxtb	r3, r3
 801e5d4:	4313      	orrs	r3, r2
 801e5d6:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )sleepConfig.Fields.WakeUpRTC ) );
 801e5d8:	793b      	ldrb	r3, [r7, #4]
 801e5da:	f3c3 0300 	ubfx	r3, r3, #0, #1
 801e5de:	b2db      	uxtb	r3, r3
 801e5e0:	b25b      	sxtb	r3, r3
                      ( ( uint8_t )sleepConfig.Fields.Reset << 1 ) |
 801e5e2:	4313      	orrs	r3, r2
 801e5e4:	b25b      	sxtb	r3, r3
 801e5e6:	b2db      	uxtb	r3, r3
    uint8_t value = ( ( ( uint8_t )sleepConfig.Fields.WarmStart << 2 ) |
 801e5e8:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteCommand( RADIO_SET_SLEEP, &value, 1 );
 801e5ea:	f107 020f 	add.w	r2, r7, #15
 801e5ee:	2301      	movs	r3, #1
 801e5f0:	2184      	movs	r1, #132	; 0x84
 801e5f2:	4805      	ldr	r0, [pc, #20]	; (801e608 <SUBGRF_SetSleep+0x60>)
 801e5f4:	f7ed ff32 	bl	800c45c <HAL_SUBGHZ_ExecSetCmd>
    OperatingMode = MODE_SLEEP;
 801e5f8:	4b04      	ldr	r3, [pc, #16]	; (801e60c <SUBGRF_SetSleep+0x64>)
 801e5fa:	2200      	movs	r2, #0
 801e5fc:	701a      	strb	r2, [r3, #0]
}
 801e5fe:	bf00      	nop
 801e600:	3710      	adds	r7, #16
 801e602:	46bd      	mov	sp, r7
 801e604:	bd80      	pop	{r7, pc}
 801e606:	bf00      	nop
 801e608:	20001d80 	.word	0x20001d80
 801e60c:	20001830 	.word	0x20001830

0801e610 <SUBGRF_SetStandby>:

void SUBGRF_SetStandby( RadioStandbyModes_t standbyConfig )
{
 801e610:	b580      	push	{r7, lr}
 801e612:	b082      	sub	sp, #8
 801e614:	af00      	add	r7, sp, #0
 801e616:	4603      	mov	r3, r0
 801e618:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteCommand( RADIO_SET_STANDBY, ( uint8_t* )&standbyConfig, 1 );
 801e61a:	1dfa      	adds	r2, r7, #7
 801e61c:	2301      	movs	r3, #1
 801e61e:	2180      	movs	r1, #128	; 0x80
 801e620:	4808      	ldr	r0, [pc, #32]	; (801e644 <SUBGRF_SetStandby+0x34>)
 801e622:	f7ed ff1b 	bl	800c45c <HAL_SUBGHZ_ExecSetCmd>
    if( standbyConfig == STDBY_RC )
 801e626:	79fb      	ldrb	r3, [r7, #7]
 801e628:	2b00      	cmp	r3, #0
 801e62a:	d103      	bne.n	801e634 <SUBGRF_SetStandby+0x24>
    {
        OperatingMode = MODE_STDBY_RC;
 801e62c:	4b06      	ldr	r3, [pc, #24]	; (801e648 <SUBGRF_SetStandby+0x38>)
 801e62e:	2201      	movs	r2, #1
 801e630:	701a      	strb	r2, [r3, #0]
    }
    else
    {
        OperatingMode = MODE_STDBY_XOSC;
    }
}
 801e632:	e002      	b.n	801e63a <SUBGRF_SetStandby+0x2a>
        OperatingMode = MODE_STDBY_XOSC;
 801e634:	4b04      	ldr	r3, [pc, #16]	; (801e648 <SUBGRF_SetStandby+0x38>)
 801e636:	2202      	movs	r2, #2
 801e638:	701a      	strb	r2, [r3, #0]
}
 801e63a:	bf00      	nop
 801e63c:	3708      	adds	r7, #8
 801e63e:	46bd      	mov	sp, r7
 801e640:	bd80      	pop	{r7, pc}
 801e642:	bf00      	nop
 801e644:	20001d80 	.word	0x20001d80
 801e648:	20001830 	.word	0x20001830

0801e64c <SUBGRF_SetTx>:
    SUBGRF_WriteCommand( RADIO_SET_FS, 0, 0 );
    OperatingMode = MODE_FS;
}

void SUBGRF_SetTx( uint32_t timeout )
{
 801e64c:	b580      	push	{r7, lr}
 801e64e:	b084      	sub	sp, #16
 801e650:	af00      	add	r7, sp, #0
 801e652:	6078      	str	r0, [r7, #4]
    uint8_t buf[3];

    OperatingMode = MODE_TX;
 801e654:	4b0c      	ldr	r3, [pc, #48]	; (801e688 <SUBGRF_SetTx+0x3c>)
 801e656:	2204      	movs	r2, #4
 801e658:	701a      	strb	r2, [r3, #0]

    buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 801e65a:	687b      	ldr	r3, [r7, #4]
 801e65c:	0c1b      	lsrs	r3, r3, #16
 801e65e:	b2db      	uxtb	r3, r3
 801e660:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 801e662:	687b      	ldr	r3, [r7, #4]
 801e664:	0a1b      	lsrs	r3, r3, #8
 801e666:	b2db      	uxtb	r3, r3
 801e668:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( timeout & 0xFF );
 801e66a:	687b      	ldr	r3, [r7, #4]
 801e66c:	b2db      	uxtb	r3, r3
 801e66e:	73bb      	strb	r3, [r7, #14]
    SUBGRF_WriteCommand( RADIO_SET_TX, buf, 3 );
 801e670:	f107 020c 	add.w	r2, r7, #12
 801e674:	2303      	movs	r3, #3
 801e676:	2183      	movs	r1, #131	; 0x83
 801e678:	4804      	ldr	r0, [pc, #16]	; (801e68c <SUBGRF_SetTx+0x40>)
 801e67a:	f7ed feef 	bl	800c45c <HAL_SUBGHZ_ExecSetCmd>
}
 801e67e:	bf00      	nop
 801e680:	3710      	adds	r7, #16
 801e682:	46bd      	mov	sp, r7
 801e684:	bd80      	pop	{r7, pc}
 801e686:	bf00      	nop
 801e688:	20001830 	.word	0x20001830
 801e68c:	20001d80 	.word	0x20001d80

0801e690 <SUBGRF_SetRx>:

void SUBGRF_SetRx( uint32_t timeout )
{
 801e690:	b580      	push	{r7, lr}
 801e692:	b084      	sub	sp, #16
 801e694:	af00      	add	r7, sp, #0
 801e696:	6078      	str	r0, [r7, #4]
    uint8_t buf[3];

    OperatingMode = MODE_RX;
 801e698:	4b0c      	ldr	r3, [pc, #48]	; (801e6cc <SUBGRF_SetRx+0x3c>)
 801e69a:	2205      	movs	r2, #5
 801e69c:	701a      	strb	r2, [r3, #0]

    buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 801e69e:	687b      	ldr	r3, [r7, #4]
 801e6a0:	0c1b      	lsrs	r3, r3, #16
 801e6a2:	b2db      	uxtb	r3, r3
 801e6a4:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 801e6a6:	687b      	ldr	r3, [r7, #4]
 801e6a8:	0a1b      	lsrs	r3, r3, #8
 801e6aa:	b2db      	uxtb	r3, r3
 801e6ac:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( timeout & 0xFF );
 801e6ae:	687b      	ldr	r3, [r7, #4]
 801e6b0:	b2db      	uxtb	r3, r3
 801e6b2:	73bb      	strb	r3, [r7, #14]
    SUBGRF_WriteCommand( RADIO_SET_RX, buf, 3 );
 801e6b4:	f107 020c 	add.w	r2, r7, #12
 801e6b8:	2303      	movs	r3, #3
 801e6ba:	2182      	movs	r1, #130	; 0x82
 801e6bc:	4804      	ldr	r0, [pc, #16]	; (801e6d0 <SUBGRF_SetRx+0x40>)
 801e6be:	f7ed fecd 	bl	800c45c <HAL_SUBGHZ_ExecSetCmd>
}
 801e6c2:	bf00      	nop
 801e6c4:	3710      	adds	r7, #16
 801e6c6:	46bd      	mov	sp, r7
 801e6c8:	bd80      	pop	{r7, pc}
 801e6ca:	bf00      	nop
 801e6cc:	20001830 	.word	0x20001830
 801e6d0:	20001d80 	.word	0x20001d80

0801e6d4 <SUBGRF_SetRxBoosted>:

void SUBGRF_SetRxBoosted( uint32_t timeout )
{
 801e6d4:	b580      	push	{r7, lr}
 801e6d6:	b084      	sub	sp, #16
 801e6d8:	af00      	add	r7, sp, #0
 801e6da:	6078      	str	r0, [r7, #4]
    uint8_t buf[3];

    OperatingMode = MODE_RX;
 801e6dc:	4b0e      	ldr	r3, [pc, #56]	; (801e718 <SUBGRF_SetRxBoosted+0x44>)
 801e6de:	2205      	movs	r2, #5
 801e6e0:	701a      	strb	r2, [r3, #0]

    /* ST_WORKAROUND_BEGIN: Sigfox patch > 0x96 replaced by 0x97 */
    SUBGRF_WriteRegister( REG_RX_GAIN, 0x97 ); // max LNA gain, increase current by ~2mA for around ~3dB in sensitivity
 801e6e2:	2197      	movs	r1, #151	; 0x97
 801e6e4:	f640 00ac 	movw	r0, #2220	; 0x8ac
 801e6e8:	f000 fcda 	bl	801f0a0 <SUBGRF_WriteRegister>
    /* ST_WORKAROUND_END */

    buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 801e6ec:	687b      	ldr	r3, [r7, #4]
 801e6ee:	0c1b      	lsrs	r3, r3, #16
 801e6f0:	b2db      	uxtb	r3, r3
 801e6f2:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 801e6f4:	687b      	ldr	r3, [r7, #4]
 801e6f6:	0a1b      	lsrs	r3, r3, #8
 801e6f8:	b2db      	uxtb	r3, r3
 801e6fa:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( timeout & 0xFF );
 801e6fc:	687b      	ldr	r3, [r7, #4]
 801e6fe:	b2db      	uxtb	r3, r3
 801e700:	73bb      	strb	r3, [r7, #14]
    SUBGRF_WriteCommand( RADIO_SET_RX, buf, 3 );
 801e702:	f107 020c 	add.w	r2, r7, #12
 801e706:	2303      	movs	r3, #3
 801e708:	2182      	movs	r1, #130	; 0x82
 801e70a:	4804      	ldr	r0, [pc, #16]	; (801e71c <SUBGRF_SetRxBoosted+0x48>)
 801e70c:	f7ed fea6 	bl	800c45c <HAL_SUBGHZ_ExecSetCmd>
}
 801e710:	bf00      	nop
 801e712:	3710      	adds	r7, #16
 801e714:	46bd      	mov	sp, r7
 801e716:	bd80      	pop	{r7, pc}
 801e718:	20001830 	.word	0x20001830
 801e71c:	20001d80 	.word	0x20001d80

0801e720 <SUBGRF_SetRxDutyCycle>:

void SUBGRF_SetRxDutyCycle( uint32_t rxTime, uint32_t sleepTime )
{
 801e720:	b580      	push	{r7, lr}
 801e722:	b084      	sub	sp, #16
 801e724:	af00      	add	r7, sp, #0
 801e726:	6078      	str	r0, [r7, #4]
 801e728:	6039      	str	r1, [r7, #0]
    uint8_t buf[6];

    buf[0] = ( uint8_t )( ( rxTime >> 16 ) & 0xFF );
 801e72a:	687b      	ldr	r3, [r7, #4]
 801e72c:	0c1b      	lsrs	r3, r3, #16
 801e72e:	b2db      	uxtb	r3, r3
 801e730:	723b      	strb	r3, [r7, #8]
    buf[1] = ( uint8_t )( ( rxTime >> 8 ) & 0xFF );
 801e732:	687b      	ldr	r3, [r7, #4]
 801e734:	0a1b      	lsrs	r3, r3, #8
 801e736:	b2db      	uxtb	r3, r3
 801e738:	727b      	strb	r3, [r7, #9]
    buf[2] = ( uint8_t )( rxTime & 0xFF );
 801e73a:	687b      	ldr	r3, [r7, #4]
 801e73c:	b2db      	uxtb	r3, r3
 801e73e:	72bb      	strb	r3, [r7, #10]
    buf[3] = ( uint8_t )( ( sleepTime >> 16 ) & 0xFF );
 801e740:	683b      	ldr	r3, [r7, #0]
 801e742:	0c1b      	lsrs	r3, r3, #16
 801e744:	b2db      	uxtb	r3, r3
 801e746:	72fb      	strb	r3, [r7, #11]
    buf[4] = ( uint8_t )( ( sleepTime >> 8 ) & 0xFF );
 801e748:	683b      	ldr	r3, [r7, #0]
 801e74a:	0a1b      	lsrs	r3, r3, #8
 801e74c:	b2db      	uxtb	r3, r3
 801e74e:	733b      	strb	r3, [r7, #12]
    buf[5] = ( uint8_t )( sleepTime & 0xFF );
 801e750:	683b      	ldr	r3, [r7, #0]
 801e752:	b2db      	uxtb	r3, r3
 801e754:	737b      	strb	r3, [r7, #13]
    SUBGRF_WriteCommand( RADIO_SET_RXDUTYCYCLE, buf, 6 );
 801e756:	f107 0208 	add.w	r2, r7, #8
 801e75a:	2306      	movs	r3, #6
 801e75c:	2194      	movs	r1, #148	; 0x94
 801e75e:	4805      	ldr	r0, [pc, #20]	; (801e774 <SUBGRF_SetRxDutyCycle+0x54>)
 801e760:	f7ed fe7c 	bl	800c45c <HAL_SUBGHZ_ExecSetCmd>
    OperatingMode = MODE_RX_DC;
 801e764:	4b04      	ldr	r3, [pc, #16]	; (801e778 <SUBGRF_SetRxDutyCycle+0x58>)
 801e766:	2206      	movs	r2, #6
 801e768:	701a      	strb	r2, [r3, #0]
}
 801e76a:	bf00      	nop
 801e76c:	3710      	adds	r7, #16
 801e76e:	46bd      	mov	sp, r7
 801e770:	bd80      	pop	{r7, pc}
 801e772:	bf00      	nop
 801e774:	20001d80 	.word	0x20001d80
 801e778:	20001830 	.word	0x20001830

0801e77c <SUBGRF_SetCad>:

void SUBGRF_SetCad( void )
{
 801e77c:	b580      	push	{r7, lr}
 801e77e:	af00      	add	r7, sp, #0
    SUBGRF_WriteCommand( RADIO_SET_CAD, 0, 0 );
 801e780:	2300      	movs	r3, #0
 801e782:	2200      	movs	r2, #0
 801e784:	21c5      	movs	r1, #197	; 0xc5
 801e786:	4804      	ldr	r0, [pc, #16]	; (801e798 <SUBGRF_SetCad+0x1c>)
 801e788:	f7ed fe68 	bl	800c45c <HAL_SUBGHZ_ExecSetCmd>
    OperatingMode = MODE_CAD;
 801e78c:	4b03      	ldr	r3, [pc, #12]	; (801e79c <SUBGRF_SetCad+0x20>)
 801e78e:	2207      	movs	r2, #7
 801e790:	701a      	strb	r2, [r3, #0]
}
 801e792:	bf00      	nop
 801e794:	bd80      	pop	{r7, pc}
 801e796:	bf00      	nop
 801e798:	20001d80 	.word	0x20001d80
 801e79c:	20001830 	.word	0x20001830

0801e7a0 <SUBGRF_SetTxContinuousWave>:

void SUBGRF_SetTxContinuousWave( void )
{
 801e7a0:	b580      	push	{r7, lr}
 801e7a2:	af00      	add	r7, sp, #0
    SUBGRF_WriteCommand( RADIO_SET_TXCONTINUOUSWAVE, 0, 0 );
 801e7a4:	2300      	movs	r3, #0
 801e7a6:	2200      	movs	r2, #0
 801e7a8:	21d1      	movs	r1, #209	; 0xd1
 801e7aa:	4802      	ldr	r0, [pc, #8]	; (801e7b4 <SUBGRF_SetTxContinuousWave+0x14>)
 801e7ac:	f7ed fe56 	bl	800c45c <HAL_SUBGHZ_ExecSetCmd>
}
 801e7b0:	bf00      	nop
 801e7b2:	bd80      	pop	{r7, pc}
 801e7b4:	20001d80 	.word	0x20001d80

0801e7b8 <SUBGRF_SetTxInfinitePreamble>:

void SUBGRF_SetTxInfinitePreamble( void )
{
 801e7b8:	b580      	push	{r7, lr}
 801e7ba:	af00      	add	r7, sp, #0
    SUBGRF_WriteCommand( RADIO_SET_TXCONTINUOUSPREAMBLE, 0, 0 );
 801e7bc:	2300      	movs	r3, #0
 801e7be:	2200      	movs	r2, #0
 801e7c0:	21d2      	movs	r1, #210	; 0xd2
 801e7c2:	4802      	ldr	r0, [pc, #8]	; (801e7cc <SUBGRF_SetTxInfinitePreamble+0x14>)
 801e7c4:	f7ed fe4a 	bl	800c45c <HAL_SUBGHZ_ExecSetCmd>
}
 801e7c8:	bf00      	nop
 801e7ca:	bd80      	pop	{r7, pc}
 801e7cc:	20001d80 	.word	0x20001d80

0801e7d0 <SUBGRF_SetStopRxTimerOnPreambleDetect>:

void SUBGRF_SetStopRxTimerOnPreambleDetect( bool enable )
{
 801e7d0:	b580      	push	{r7, lr}
 801e7d2:	b082      	sub	sp, #8
 801e7d4:	af00      	add	r7, sp, #0
 801e7d6:	4603      	mov	r3, r0
 801e7d8:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteCommand( RADIO_SET_STOPRXTIMERONPREAMBLE, ( uint8_t* )&enable, 1 );
 801e7da:	1dfa      	adds	r2, r7, #7
 801e7dc:	2301      	movs	r3, #1
 801e7de:	219f      	movs	r1, #159	; 0x9f
 801e7e0:	4803      	ldr	r0, [pc, #12]	; (801e7f0 <SUBGRF_SetStopRxTimerOnPreambleDetect+0x20>)
 801e7e2:	f7ed fe3b 	bl	800c45c <HAL_SUBGHZ_ExecSetCmd>
}
 801e7e6:	bf00      	nop
 801e7e8:	3708      	adds	r7, #8
 801e7ea:	46bd      	mov	sp, r7
 801e7ec:	bd80      	pop	{r7, pc}
 801e7ee:	bf00      	nop
 801e7f0:	20001d80 	.word	0x20001d80

0801e7f4 <SUBGRF_SetLoRaSymbNumTimeout>:

void SUBGRF_SetLoRaSymbNumTimeout( uint8_t symbNum )
{
 801e7f4:	b580      	push	{r7, lr}
 801e7f6:	b084      	sub	sp, #16
 801e7f8:	af00      	add	r7, sp, #0
 801e7fa:	4603      	mov	r3, r0
 801e7fc:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteCommand( RADIO_SET_LORASYMBTIMEOUT, &symbNum, 1 );
 801e7fe:	1dfa      	adds	r2, r7, #7
 801e800:	2301      	movs	r3, #1
 801e802:	21a0      	movs	r1, #160	; 0xa0
 801e804:	4813      	ldr	r0, [pc, #76]	; (801e854 <SUBGRF_SetLoRaSymbNumTimeout+0x60>)
 801e806:	f7ed fe29 	bl	800c45c <HAL_SUBGHZ_ExecSetCmd>

    if( symbNum >= 64 )
 801e80a:	79fb      	ldrb	r3, [r7, #7]
 801e80c:	2b3f      	cmp	r3, #63	; 0x3f
 801e80e:	d91c      	bls.n	801e84a <SUBGRF_SetLoRaSymbNumTimeout+0x56>
    {
        uint8_t mant = symbNum >> 1;
 801e810:	79fb      	ldrb	r3, [r7, #7]
 801e812:	085b      	lsrs	r3, r3, #1
 801e814:	73fb      	strb	r3, [r7, #15]
        uint8_t exp  = 0;
 801e816:	2300      	movs	r3, #0
 801e818:	73bb      	strb	r3, [r7, #14]
        uint8_t reg  = 0;
 801e81a:	2300      	movs	r3, #0
 801e81c:	737b      	strb	r3, [r7, #13]

        while( mant > 31 )
 801e81e:	e005      	b.n	801e82c <SUBGRF_SetLoRaSymbNumTimeout+0x38>
        {
            mant >>= 2;
 801e820:	7bfb      	ldrb	r3, [r7, #15]
 801e822:	089b      	lsrs	r3, r3, #2
 801e824:	73fb      	strb	r3, [r7, #15]
            exp++;
 801e826:	7bbb      	ldrb	r3, [r7, #14]
 801e828:	3301      	adds	r3, #1
 801e82a:	73bb      	strb	r3, [r7, #14]
        while( mant > 31 )
 801e82c:	7bfb      	ldrb	r3, [r7, #15]
 801e82e:	2b1f      	cmp	r3, #31
 801e830:	d8f6      	bhi.n	801e820 <SUBGRF_SetLoRaSymbNumTimeout+0x2c>
        }

        reg = exp + ( mant << 3 );
 801e832:	7bfb      	ldrb	r3, [r7, #15]
 801e834:	00db      	lsls	r3, r3, #3
 801e836:	b2da      	uxtb	r2, r3
 801e838:	7bbb      	ldrb	r3, [r7, #14]
 801e83a:	4413      	add	r3, r2
 801e83c:	737b      	strb	r3, [r7, #13]
        SUBGRF_WriteRegister( REG_LR_SYNCH_TIMEOUT, reg );
 801e83e:	7b7b      	ldrb	r3, [r7, #13]
 801e840:	4619      	mov	r1, r3
 801e842:	f240 7006 	movw	r0, #1798	; 0x706
 801e846:	f000 fc2b 	bl	801f0a0 <SUBGRF_WriteRegister>
    }
}
 801e84a:	bf00      	nop
 801e84c:	3710      	adds	r7, #16
 801e84e:	46bd      	mov	sp, r7
 801e850:	bd80      	pop	{r7, pc}
 801e852:	bf00      	nop
 801e854:	20001d80 	.word	0x20001d80

0801e858 <SUBGRF_SetRegulatorMode>:

void SUBGRF_SetRegulatorMode( void )
{
 801e858:	b580      	push	{r7, lr}
 801e85a:	b082      	sub	sp, #8
 801e85c:	af00      	add	r7, sp, #0
    /* ST_WORKAROUND_BEGIN: Get RegulatorMode value from RBI */
    RadioRegulatorMode_t mode;

    if ( 1U == RBI_IsDCDC() )
 801e85e:	f7f0 fd4a 	bl	800f2f6 <RBI_IsDCDC>
 801e862:	4603      	mov	r3, r0
 801e864:	2b01      	cmp	r3, #1
 801e866:	d102      	bne.n	801e86e <SUBGRF_SetRegulatorMode+0x16>
    {
        mode = USE_DCDC ;
 801e868:	2301      	movs	r3, #1
 801e86a:	71fb      	strb	r3, [r7, #7]
 801e86c:	e001      	b.n	801e872 <SUBGRF_SetRegulatorMode+0x1a>
    }
    else
    {
        mode = USE_LDO ;
 801e86e:	2300      	movs	r3, #0
 801e870:	71fb      	strb	r3, [r7, #7]
    }
    /* ST_WORKAROUND_END */
    SUBGRF_WriteCommand( RADIO_SET_REGULATORMODE, ( uint8_t* )&mode, 1 );
 801e872:	1dfa      	adds	r2, r7, #7
 801e874:	2301      	movs	r3, #1
 801e876:	2196      	movs	r1, #150	; 0x96
 801e878:	4803      	ldr	r0, [pc, #12]	; (801e888 <SUBGRF_SetRegulatorMode+0x30>)
 801e87a:	f7ed fdef 	bl	800c45c <HAL_SUBGHZ_ExecSetCmd>
}
 801e87e:	bf00      	nop
 801e880:	3708      	adds	r7, #8
 801e882:	46bd      	mov	sp, r7
 801e884:	bd80      	pop	{r7, pc}
 801e886:	bf00      	nop
 801e888:	20001d80 	.word	0x20001d80

0801e88c <SUBGRF_Calibrate>:

void SUBGRF_Calibrate( CalibrationParams_t calibParam )
{
 801e88c:	b580      	push	{r7, lr}
 801e88e:	b084      	sub	sp, #16
 801e890:	af00      	add	r7, sp, #0
 801e892:	7138      	strb	r0, [r7, #4]
    uint8_t value = ( ( ( uint8_t )calibParam.Fields.ImgEnable << 6 ) |
 801e894:	793b      	ldrb	r3, [r7, #4]
 801e896:	f3c3 1380 	ubfx	r3, r3, #6, #1
 801e89a:	b2db      	uxtb	r3, r3
 801e89c:	019b      	lsls	r3, r3, #6
 801e89e:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.ADCBulkPEnable << 5 ) |
 801e8a0:	793b      	ldrb	r3, [r7, #4]
 801e8a2:	f3c3 1340 	ubfx	r3, r3, #5, #1
 801e8a6:	b2db      	uxtb	r3, r3
 801e8a8:	015b      	lsls	r3, r3, #5
    uint8_t value = ( ( ( uint8_t )calibParam.Fields.ImgEnable << 6 ) |
 801e8aa:	b25b      	sxtb	r3, r3
 801e8ac:	4313      	orrs	r3, r2
 801e8ae:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.ADCBulkNEnable << 4 ) |
 801e8b0:	793b      	ldrb	r3, [r7, #4]
 801e8b2:	f3c3 1300 	ubfx	r3, r3, #4, #1
 801e8b6:	b2db      	uxtb	r3, r3
 801e8b8:	011b      	lsls	r3, r3, #4
                      ( ( uint8_t )calibParam.Fields.ADCBulkPEnable << 5 ) |
 801e8ba:	b25b      	sxtb	r3, r3
 801e8bc:	4313      	orrs	r3, r2
 801e8be:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.ADCPulseEnable << 3 ) |
 801e8c0:	793b      	ldrb	r3, [r7, #4]
 801e8c2:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 801e8c6:	b2db      	uxtb	r3, r3
 801e8c8:	00db      	lsls	r3, r3, #3
                      ( ( uint8_t )calibParam.Fields.ADCBulkNEnable << 4 ) |
 801e8ca:	b25b      	sxtb	r3, r3
 801e8cc:	4313      	orrs	r3, r2
 801e8ce:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.PLLEnable << 2 ) |
 801e8d0:	793b      	ldrb	r3, [r7, #4]
 801e8d2:	f3c3 0380 	ubfx	r3, r3, #2, #1
 801e8d6:	b2db      	uxtb	r3, r3
 801e8d8:	009b      	lsls	r3, r3, #2
                      ( ( uint8_t )calibParam.Fields.ADCPulseEnable << 3 ) |
 801e8da:	b25b      	sxtb	r3, r3
 801e8dc:	4313      	orrs	r3, r2
 801e8de:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.RC13MEnable << 1 ) |
 801e8e0:	793b      	ldrb	r3, [r7, #4]
 801e8e2:	f3c3 0340 	ubfx	r3, r3, #1, #1
 801e8e6:	b2db      	uxtb	r3, r3
 801e8e8:	005b      	lsls	r3, r3, #1
                      ( ( uint8_t )calibParam.Fields.PLLEnable << 2 ) |
 801e8ea:	b25b      	sxtb	r3, r3
 801e8ec:	4313      	orrs	r3, r2
 801e8ee:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.RC64KEnable ) );
 801e8f0:	793b      	ldrb	r3, [r7, #4]
 801e8f2:	f3c3 0300 	ubfx	r3, r3, #0, #1
 801e8f6:	b2db      	uxtb	r3, r3
 801e8f8:	b25b      	sxtb	r3, r3
                      ( ( uint8_t )calibParam.Fields.RC13MEnable << 1 ) |
 801e8fa:	4313      	orrs	r3, r2
 801e8fc:	b25b      	sxtb	r3, r3
 801e8fe:	b2db      	uxtb	r3, r3
    uint8_t value = ( ( ( uint8_t )calibParam.Fields.ImgEnable << 6 ) |
 801e900:	73fb      	strb	r3, [r7, #15]

    SUBGRF_WriteCommand( RADIO_CALIBRATE, &value, 1 );
 801e902:	f107 020f 	add.w	r2, r7, #15
 801e906:	2301      	movs	r3, #1
 801e908:	2189      	movs	r1, #137	; 0x89
 801e90a:	4803      	ldr	r0, [pc, #12]	; (801e918 <SUBGRF_Calibrate+0x8c>)
 801e90c:	f7ed fda6 	bl	800c45c <HAL_SUBGHZ_ExecSetCmd>
}
 801e910:	bf00      	nop
 801e912:	3710      	adds	r7, #16
 801e914:	46bd      	mov	sp, r7
 801e916:	bd80      	pop	{r7, pc}
 801e918:	20001d80 	.word	0x20001d80

0801e91c <SUBGRF_CalibrateImage>:

void SUBGRF_CalibrateImage( uint32_t freq )
{
 801e91c:	b580      	push	{r7, lr}
 801e91e:	b084      	sub	sp, #16
 801e920:	af00      	add	r7, sp, #0
 801e922:	6078      	str	r0, [r7, #4]
    uint8_t calFreq[2];

    if( freq > 900000000 )
 801e924:	687b      	ldr	r3, [r7, #4]
 801e926:	4a1b      	ldr	r2, [pc, #108]	; (801e994 <SUBGRF_CalibrateImage+0x78>)
 801e928:	4293      	cmp	r3, r2
 801e92a:	d904      	bls.n	801e936 <SUBGRF_CalibrateImage+0x1a>
    {
        calFreq[0] = 0xE1;
 801e92c:	23e1      	movs	r3, #225	; 0xe1
 801e92e:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0xE9;
 801e930:	23e9      	movs	r3, #233	; 0xe9
 801e932:	737b      	strb	r3, [r7, #13]
 801e934:	e022      	b.n	801e97c <SUBGRF_CalibrateImage+0x60>
    }
    else if( freq > 850000000 )
 801e936:	687b      	ldr	r3, [r7, #4]
 801e938:	4a17      	ldr	r2, [pc, #92]	; (801e998 <SUBGRF_CalibrateImage+0x7c>)
 801e93a:	4293      	cmp	r3, r2
 801e93c:	d904      	bls.n	801e948 <SUBGRF_CalibrateImage+0x2c>
    {
        calFreq[0] = 0xD7;
 801e93e:	23d7      	movs	r3, #215	; 0xd7
 801e940:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0xDB;
 801e942:	23db      	movs	r3, #219	; 0xdb
 801e944:	737b      	strb	r3, [r7, #13]
 801e946:	e019      	b.n	801e97c <SUBGRF_CalibrateImage+0x60>
    }
    else if( freq > 770000000 )
 801e948:	687b      	ldr	r3, [r7, #4]
 801e94a:	4a14      	ldr	r2, [pc, #80]	; (801e99c <SUBGRF_CalibrateImage+0x80>)
 801e94c:	4293      	cmp	r3, r2
 801e94e:	d904      	bls.n	801e95a <SUBGRF_CalibrateImage+0x3e>
    {
        calFreq[0] = 0xC1;
 801e950:	23c1      	movs	r3, #193	; 0xc1
 801e952:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0xC5;
 801e954:	23c5      	movs	r3, #197	; 0xc5
 801e956:	737b      	strb	r3, [r7, #13]
 801e958:	e010      	b.n	801e97c <SUBGRF_CalibrateImage+0x60>
    }
    else if( freq > 460000000 )
 801e95a:	687b      	ldr	r3, [r7, #4]
 801e95c:	4a10      	ldr	r2, [pc, #64]	; (801e9a0 <SUBGRF_CalibrateImage+0x84>)
 801e95e:	4293      	cmp	r3, r2
 801e960:	d904      	bls.n	801e96c <SUBGRF_CalibrateImage+0x50>
    {
        calFreq[0] = 0x75;
 801e962:	2375      	movs	r3, #117	; 0x75
 801e964:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0x81;
 801e966:	2381      	movs	r3, #129	; 0x81
 801e968:	737b      	strb	r3, [r7, #13]
 801e96a:	e007      	b.n	801e97c <SUBGRF_CalibrateImage+0x60>
    }
    else if( freq > 425000000 )
 801e96c:	687b      	ldr	r3, [r7, #4]
 801e96e:	4a0d      	ldr	r2, [pc, #52]	; (801e9a4 <SUBGRF_CalibrateImage+0x88>)
 801e970:	4293      	cmp	r3, r2
 801e972:	d903      	bls.n	801e97c <SUBGRF_CalibrateImage+0x60>
    {
        calFreq[0] = 0x6B;
 801e974:	236b      	movs	r3, #107	; 0x6b
 801e976:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0x6F;
 801e978:	236f      	movs	r3, #111	; 0x6f
 801e97a:	737b      	strb	r3, [r7, #13]
    }
    SUBGRF_WriteCommand( RADIO_CALIBRATEIMAGE, calFreq, 2 );
 801e97c:	f107 020c 	add.w	r2, r7, #12
 801e980:	2302      	movs	r3, #2
 801e982:	2198      	movs	r1, #152	; 0x98
 801e984:	4808      	ldr	r0, [pc, #32]	; (801e9a8 <SUBGRF_CalibrateImage+0x8c>)
 801e986:	f7ed fd69 	bl	800c45c <HAL_SUBGHZ_ExecSetCmd>
}
 801e98a:	bf00      	nop
 801e98c:	3710      	adds	r7, #16
 801e98e:	46bd      	mov	sp, r7
 801e990:	bd80      	pop	{r7, pc}
 801e992:	bf00      	nop
 801e994:	35a4e900 	.word	0x35a4e900
 801e998:	32a9f880 	.word	0x32a9f880
 801e99c:	2de54480 	.word	0x2de54480
 801e9a0:	1b6b0b00 	.word	0x1b6b0b00
 801e9a4:	1954fc40 	.word	0x1954fc40
 801e9a8:	20001d80 	.word	0x20001d80

0801e9ac <SUBGRF_SetPaConfig>:

void SUBGRF_SetPaConfig( uint8_t paDutyCycle, uint8_t hpMax, uint8_t deviceSel, uint8_t paLut )
{
 801e9ac:	b590      	push	{r4, r7, lr}
 801e9ae:	b085      	sub	sp, #20
 801e9b0:	af00      	add	r7, sp, #0
 801e9b2:	4604      	mov	r4, r0
 801e9b4:	4608      	mov	r0, r1
 801e9b6:	4611      	mov	r1, r2
 801e9b8:	461a      	mov	r2, r3
 801e9ba:	4623      	mov	r3, r4
 801e9bc:	71fb      	strb	r3, [r7, #7]
 801e9be:	4603      	mov	r3, r0
 801e9c0:	71bb      	strb	r3, [r7, #6]
 801e9c2:	460b      	mov	r3, r1
 801e9c4:	717b      	strb	r3, [r7, #5]
 801e9c6:	4613      	mov	r3, r2
 801e9c8:	713b      	strb	r3, [r7, #4]
    uint8_t buf[4];

    buf[0] = paDutyCycle;
 801e9ca:	79fb      	ldrb	r3, [r7, #7]
 801e9cc:	733b      	strb	r3, [r7, #12]
    buf[1] = hpMax;
 801e9ce:	79bb      	ldrb	r3, [r7, #6]
 801e9d0:	737b      	strb	r3, [r7, #13]
    buf[2] = deviceSel;
 801e9d2:	797b      	ldrb	r3, [r7, #5]
 801e9d4:	73bb      	strb	r3, [r7, #14]
    buf[3] = paLut;
 801e9d6:	793b      	ldrb	r3, [r7, #4]
 801e9d8:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteCommand( RADIO_SET_PACONFIG, buf, 4 );
 801e9da:	f107 020c 	add.w	r2, r7, #12
 801e9de:	2304      	movs	r3, #4
 801e9e0:	2195      	movs	r1, #149	; 0x95
 801e9e2:	4803      	ldr	r0, [pc, #12]	; (801e9f0 <SUBGRF_SetPaConfig+0x44>)
 801e9e4:	f7ed fd3a 	bl	800c45c <HAL_SUBGHZ_ExecSetCmd>
}
 801e9e8:	bf00      	nop
 801e9ea:	3714      	adds	r7, #20
 801e9ec:	46bd      	mov	sp, r7
 801e9ee:	bd90      	pop	{r4, r7, pc}
 801e9f0:	20001d80 	.word	0x20001d80

0801e9f4 <SUBGRF_SetDioIrqParams>:
{
    SUBGRF_WriteCommand( RADIO_SET_TXFALLBACKMODE, &fallbackMode, 1 );
}

void SUBGRF_SetDioIrqParams( uint16_t irqMask, uint16_t dio1Mask, uint16_t dio2Mask, uint16_t dio3Mask )
{
 801e9f4:	b590      	push	{r4, r7, lr}
 801e9f6:	b085      	sub	sp, #20
 801e9f8:	af00      	add	r7, sp, #0
 801e9fa:	4604      	mov	r4, r0
 801e9fc:	4608      	mov	r0, r1
 801e9fe:	4611      	mov	r1, r2
 801ea00:	461a      	mov	r2, r3
 801ea02:	4623      	mov	r3, r4
 801ea04:	80fb      	strh	r3, [r7, #6]
 801ea06:	4603      	mov	r3, r0
 801ea08:	80bb      	strh	r3, [r7, #4]
 801ea0a:	460b      	mov	r3, r1
 801ea0c:	807b      	strh	r3, [r7, #2]
 801ea0e:	4613      	mov	r3, r2
 801ea10:	803b      	strh	r3, [r7, #0]
    uint8_t buf[8];

    buf[0] = ( uint8_t )( ( irqMask >> 8 ) & 0x00FF );
 801ea12:	88fb      	ldrh	r3, [r7, #6]
 801ea14:	0a1b      	lsrs	r3, r3, #8
 801ea16:	b29b      	uxth	r3, r3
 801ea18:	b2db      	uxtb	r3, r3
 801ea1a:	723b      	strb	r3, [r7, #8]
    buf[1] = ( uint8_t )( irqMask & 0x00FF );
 801ea1c:	88fb      	ldrh	r3, [r7, #6]
 801ea1e:	b2db      	uxtb	r3, r3
 801ea20:	727b      	strb	r3, [r7, #9]
    buf[2] = ( uint8_t )( ( dio1Mask >> 8 ) & 0x00FF );
 801ea22:	88bb      	ldrh	r3, [r7, #4]
 801ea24:	0a1b      	lsrs	r3, r3, #8
 801ea26:	b29b      	uxth	r3, r3
 801ea28:	b2db      	uxtb	r3, r3
 801ea2a:	72bb      	strb	r3, [r7, #10]
    buf[3] = ( uint8_t )( dio1Mask & 0x00FF );
 801ea2c:	88bb      	ldrh	r3, [r7, #4]
 801ea2e:	b2db      	uxtb	r3, r3
 801ea30:	72fb      	strb	r3, [r7, #11]
    buf[4] = ( uint8_t )( ( dio2Mask >> 8 ) & 0x00FF );
 801ea32:	887b      	ldrh	r3, [r7, #2]
 801ea34:	0a1b      	lsrs	r3, r3, #8
 801ea36:	b29b      	uxth	r3, r3
 801ea38:	b2db      	uxtb	r3, r3
 801ea3a:	733b      	strb	r3, [r7, #12]
    buf[5] = ( uint8_t )( dio2Mask & 0x00FF );
 801ea3c:	887b      	ldrh	r3, [r7, #2]
 801ea3e:	b2db      	uxtb	r3, r3
 801ea40:	737b      	strb	r3, [r7, #13]
    buf[6] = ( uint8_t )( ( dio3Mask >> 8 ) & 0x00FF );
 801ea42:	883b      	ldrh	r3, [r7, #0]
 801ea44:	0a1b      	lsrs	r3, r3, #8
 801ea46:	b29b      	uxth	r3, r3
 801ea48:	b2db      	uxtb	r3, r3
 801ea4a:	73bb      	strb	r3, [r7, #14]
    buf[7] = ( uint8_t )( dio3Mask & 0x00FF );
 801ea4c:	883b      	ldrh	r3, [r7, #0]
 801ea4e:	b2db      	uxtb	r3, r3
 801ea50:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteCommand( RADIO_CFG_DIOIRQ, buf, 8 );
 801ea52:	f107 0208 	add.w	r2, r7, #8
 801ea56:	2308      	movs	r3, #8
 801ea58:	2108      	movs	r1, #8
 801ea5a:	4803      	ldr	r0, [pc, #12]	; (801ea68 <SUBGRF_SetDioIrqParams+0x74>)
 801ea5c:	f7ed fcfe 	bl	800c45c <HAL_SUBGHZ_ExecSetCmd>
}
 801ea60:	bf00      	nop
 801ea62:	3714      	adds	r7, #20
 801ea64:	46bd      	mov	sp, r7
 801ea66:	bd90      	pop	{r4, r7, pc}
 801ea68:	20001d80 	.word	0x20001d80

0801ea6c <SUBGRF_SetTcxoMode>:
    SUBGRF_ReadCommand( RADIO_GET_IRQSTATUS, irqStatus, 2 );
    return ( irqStatus[0] << 8 ) | irqStatus[1];
}

void SUBGRF_SetTcxoMode (RadioTcxoCtrlVoltage_t tcxoVoltage, uint32_t timeout )
{
 801ea6c:	b580      	push	{r7, lr}
 801ea6e:	b084      	sub	sp, #16
 801ea70:	af00      	add	r7, sp, #0
 801ea72:	4603      	mov	r3, r0
 801ea74:	6039      	str	r1, [r7, #0]
 801ea76:	71fb      	strb	r3, [r7, #7]
    uint8_t buf[4];

    buf[0] = tcxoVoltage & 0x07;
 801ea78:	79fb      	ldrb	r3, [r7, #7]
 801ea7a:	f003 0307 	and.w	r3, r3, #7
 801ea7e:	b2db      	uxtb	r3, r3
 801ea80:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 801ea82:	683b      	ldr	r3, [r7, #0]
 801ea84:	0c1b      	lsrs	r3, r3, #16
 801ea86:	b2db      	uxtb	r3, r3
 801ea88:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 801ea8a:	683b      	ldr	r3, [r7, #0]
 801ea8c:	0a1b      	lsrs	r3, r3, #8
 801ea8e:	b2db      	uxtb	r3, r3
 801ea90:	73bb      	strb	r3, [r7, #14]
    buf[3] = ( uint8_t )( timeout & 0xFF );
 801ea92:	683b      	ldr	r3, [r7, #0]
 801ea94:	b2db      	uxtb	r3, r3
 801ea96:	73fb      	strb	r3, [r7, #15]

    SUBGRF_WriteCommand( RADIO_SET_TCXOMODE, buf, 4 );
 801ea98:	f107 020c 	add.w	r2, r7, #12
 801ea9c:	2304      	movs	r3, #4
 801ea9e:	2197      	movs	r1, #151	; 0x97
 801eaa0:	4803      	ldr	r0, [pc, #12]	; (801eab0 <SUBGRF_SetTcxoMode+0x44>)
 801eaa2:	f7ed fcdb 	bl	800c45c <HAL_SUBGHZ_ExecSetCmd>
}
 801eaa6:	bf00      	nop
 801eaa8:	3710      	adds	r7, #16
 801eaaa:	46bd      	mov	sp, r7
 801eaac:	bd80      	pop	{r7, pc}
 801eaae:	bf00      	nop
 801eab0:	20001d80 	.word	0x20001d80

0801eab4 <SUBGRF_SetRfFrequency>:

void SUBGRF_SetRfFrequency( uint32_t frequency )
{
 801eab4:	b5b0      	push	{r4, r5, r7, lr}
 801eab6:	b084      	sub	sp, #16
 801eab8:	af00      	add	r7, sp, #0
 801eaba:	6078      	str	r0, [r7, #4]
    uint8_t buf[4];
    uint32_t chan = 0;
 801eabc:	2300      	movs	r3, #0
 801eabe:	60fb      	str	r3, [r7, #12]

    frequency+= RF_FREQUENCY_ERROR;

    if( ImageCalibrated == false )
 801eac0:	4b1b      	ldr	r3, [pc, #108]	; (801eb30 <SUBGRF_SetRfFrequency+0x7c>)
 801eac2:	781b      	ldrb	r3, [r3, #0]
 801eac4:	f083 0301 	eor.w	r3, r3, #1
 801eac8:	b2db      	uxtb	r3, r3
 801eaca:	2b00      	cmp	r3, #0
 801eacc:	d005      	beq.n	801eada <SUBGRF_SetRfFrequency+0x26>
    {
        SUBGRF_CalibrateImage( frequency );
 801eace:	6878      	ldr	r0, [r7, #4]
 801ead0:	f7ff ff24 	bl	801e91c <SUBGRF_CalibrateImage>
        ImageCalibrated = true;
 801ead4:	4b16      	ldr	r3, [pc, #88]	; (801eb30 <SUBGRF_SetRfFrequency+0x7c>)
 801ead6:	2201      	movs	r2, #1
 801ead8:	701a      	strb	r2, [r3, #0]
    }
    /* ST_WORKAROUND_BEGIN: Simplified frequency calculation */
    SX_FREQ_TO_CHANNEL(chan, frequency);   
 801eada:	687b      	ldr	r3, [r7, #4]
 801eadc:	461a      	mov	r2, r3
 801eade:	f04f 0300 	mov.w	r3, #0
 801eae2:	09d5      	lsrs	r5, r2, #7
 801eae4:	0654      	lsls	r4, r2, #25
 801eae6:	4a13      	ldr	r2, [pc, #76]	; (801eb34 <SUBGRF_SetRfFrequency+0x80>)
 801eae8:	f04f 0300 	mov.w	r3, #0
 801eaec:	4620      	mov	r0, r4
 801eaee:	4629      	mov	r1, r5
 801eaf0:	f7e2 f888 	bl	8000c04 <__aeabi_uldivmod>
 801eaf4:	4602      	mov	r2, r0
 801eaf6:	460b      	mov	r3, r1
 801eaf8:	4613      	mov	r3, r2
 801eafa:	60fb      	str	r3, [r7, #12]
    /* ST_WORKAROUND_END */
    buf[0] = ( uint8_t )( ( chan >> 24 ) & 0xFF );
 801eafc:	68fb      	ldr	r3, [r7, #12]
 801eafe:	0e1b      	lsrs	r3, r3, #24
 801eb00:	b2db      	uxtb	r3, r3
 801eb02:	723b      	strb	r3, [r7, #8]
    buf[1] = ( uint8_t )( ( chan >> 16 ) & 0xFF );
 801eb04:	68fb      	ldr	r3, [r7, #12]
 801eb06:	0c1b      	lsrs	r3, r3, #16
 801eb08:	b2db      	uxtb	r3, r3
 801eb0a:	727b      	strb	r3, [r7, #9]
    buf[2] = ( uint8_t )( ( chan >> 8 ) & 0xFF );
 801eb0c:	68fb      	ldr	r3, [r7, #12]
 801eb0e:	0a1b      	lsrs	r3, r3, #8
 801eb10:	b2db      	uxtb	r3, r3
 801eb12:	72bb      	strb	r3, [r7, #10]
    buf[3] = ( uint8_t )( chan & 0xFF );
 801eb14:	68fb      	ldr	r3, [r7, #12]
 801eb16:	b2db      	uxtb	r3, r3
 801eb18:	72fb      	strb	r3, [r7, #11]
    SUBGRF_WriteCommand( RADIO_SET_RFFREQUENCY, buf, 4 );
 801eb1a:	f107 0208 	add.w	r2, r7, #8
 801eb1e:	2304      	movs	r3, #4
 801eb20:	2186      	movs	r1, #134	; 0x86
 801eb22:	4805      	ldr	r0, [pc, #20]	; (801eb38 <SUBGRF_SetRfFrequency+0x84>)
 801eb24:	f7ed fc9a 	bl	800c45c <HAL_SUBGHZ_ExecSetCmd>
}
 801eb28:	bf00      	nop
 801eb2a:	3710      	adds	r7, #16
 801eb2c:	46bd      	mov	sp, r7
 801eb2e:	bdb0      	pop	{r4, r5, r7, pc}
 801eb30:	20001838 	.word	0x20001838
 801eb34:	01e84800 	.word	0x01e84800
 801eb38:	20001d80 	.word	0x20001d80

0801eb3c <SUBGRF_SetPacketType>:

void SUBGRF_SetPacketType( RadioPacketTypes_t packetType )
{
 801eb3c:	b580      	push	{r7, lr}
 801eb3e:	b082      	sub	sp, #8
 801eb40:	af00      	add	r7, sp, #0
 801eb42:	4603      	mov	r3, r0
 801eb44:	71fb      	strb	r3, [r7, #7]
    // Save packet type internally to avoid questioning the radio
    PacketType = packetType;
 801eb46:	79fa      	ldrb	r2, [r7, #7]
 801eb48:	4b09      	ldr	r3, [pc, #36]	; (801eb70 <SUBGRF_SetPacketType+0x34>)
 801eb4a:	701a      	strb	r2, [r3, #0]

    if( packetType == PACKET_TYPE_GFSK )
 801eb4c:	79fb      	ldrb	r3, [r7, #7]
 801eb4e:	2b00      	cmp	r3, #0
 801eb50:	d104      	bne.n	801eb5c <SUBGRF_SetPacketType+0x20>
    {
        SUBGRF_WriteRegister( REG_BIT_SYNC, 0x00 );
 801eb52:	2100      	movs	r1, #0
 801eb54:	f240 60ac 	movw	r0, #1708	; 0x6ac
 801eb58:	f000 faa2 	bl	801f0a0 <SUBGRF_WriteRegister>
    }
    SUBGRF_WriteCommand( RADIO_SET_PACKETTYPE, ( uint8_t* )&packetType, 1 );
 801eb5c:	1dfa      	adds	r2, r7, #7
 801eb5e:	2301      	movs	r3, #1
 801eb60:	218a      	movs	r1, #138	; 0x8a
 801eb62:	4804      	ldr	r0, [pc, #16]	; (801eb74 <SUBGRF_SetPacketType+0x38>)
 801eb64:	f7ed fc7a 	bl	800c45c <HAL_SUBGHZ_ExecSetCmd>
}
 801eb68:	bf00      	nop
 801eb6a:	3708      	adds	r7, #8
 801eb6c:	46bd      	mov	sp, r7
 801eb6e:	bd80      	pop	{r7, pc}
 801eb70:	20001831 	.word	0x20001831
 801eb74:	20001d80 	.word	0x20001d80

0801eb78 <SUBGRF_GetPacketType>:

RadioPacketTypes_t SUBGRF_GetPacketType( void )
{
 801eb78:	b480      	push	{r7}
 801eb7a:	af00      	add	r7, sp, #0
    return PacketType;
 801eb7c:	4b02      	ldr	r3, [pc, #8]	; (801eb88 <SUBGRF_GetPacketType+0x10>)
 801eb7e:	781b      	ldrb	r3, [r3, #0]
}
 801eb80:	4618      	mov	r0, r3
 801eb82:	46bd      	mov	sp, r7
 801eb84:	bc80      	pop	{r7}
 801eb86:	4770      	bx	lr
 801eb88:	20001831 	.word	0x20001831

0801eb8c <SUBGRF_SetTxParams>:

void SUBGRF_SetTxParams( uint8_t paSelect, int8_t power, RadioRampTimes_t rampTime ) 
{
 801eb8c:	b580      	push	{r7, lr}
 801eb8e:	b084      	sub	sp, #16
 801eb90:	af00      	add	r7, sp, #0
 801eb92:	4603      	mov	r3, r0
 801eb94:	71fb      	strb	r3, [r7, #7]
 801eb96:	460b      	mov	r3, r1
 801eb98:	71bb      	strb	r3, [r7, #6]
 801eb9a:	4613      	mov	r3, r2
 801eb9c:	717b      	strb	r3, [r7, #5]
    uint8_t buf[2];

    if( paSelect == RFO_LP )
 801eb9e:	79fb      	ldrb	r3, [r7, #7]
 801eba0:	2b01      	cmp	r3, #1
 801eba2:	d124      	bne.n	801ebee <SUBGRF_SetTxParams+0x62>
    {
        if( power == 15 )
 801eba4:	f997 3006 	ldrsb.w	r3, [r7, #6]
 801eba8:	2b0f      	cmp	r3, #15
 801ebaa:	d106      	bne.n	801ebba <SUBGRF_SetTxParams+0x2e>
        {
            SUBGRF_SetPaConfig( 0x06, 0x00, 0x01, 0x01 );
 801ebac:	2301      	movs	r3, #1
 801ebae:	2201      	movs	r2, #1
 801ebb0:	2100      	movs	r1, #0
 801ebb2:	2006      	movs	r0, #6
 801ebb4:	f7ff fefa 	bl	801e9ac <SUBGRF_SetPaConfig>
 801ebb8:	e005      	b.n	801ebc6 <SUBGRF_SetTxParams+0x3a>
        }
        else
        {
            SUBGRF_SetPaConfig( 0x04, 0x00, 0x01, 0x01 );
 801ebba:	2301      	movs	r3, #1
 801ebbc:	2201      	movs	r2, #1
 801ebbe:	2100      	movs	r1, #0
 801ebc0:	2004      	movs	r0, #4
 801ebc2:	f7ff fef3 	bl	801e9ac <SUBGRF_SetPaConfig>
        }
        if( power >= 14 )
 801ebc6:	f997 3006 	ldrsb.w	r3, [r7, #6]
 801ebca:	2b0d      	cmp	r3, #13
 801ebcc:	dd02      	ble.n	801ebd4 <SUBGRF_SetTxParams+0x48>
        {
            power = 14;
 801ebce:	230e      	movs	r3, #14
 801ebd0:	71bb      	strb	r3, [r7, #6]
 801ebd2:	e006      	b.n	801ebe2 <SUBGRF_SetTxParams+0x56>
        }
        else if( power < -17 )
 801ebd4:	f997 3006 	ldrsb.w	r3, [r7, #6]
 801ebd8:	f113 0f11 	cmn.w	r3, #17
 801ebdc:	da01      	bge.n	801ebe2 <SUBGRF_SetTxParams+0x56>
        {
            power = -17;
 801ebde:	23ef      	movs	r3, #239	; 0xef
 801ebe0:	71bb      	strb	r3, [r7, #6]
        }
        SUBGRF_WriteRegister( REG_OCP, 0x18 ); // current max is 80 mA for the whole device
 801ebe2:	2118      	movs	r1, #24
 801ebe4:	f640 00e7 	movw	r0, #2279	; 0x8e7
 801ebe8:	f000 fa5a 	bl	801f0a0 <SUBGRF_WriteRegister>
 801ebec:	e025      	b.n	801ec3a <SUBGRF_SetTxParams+0xae>
    }
    else // rfo_hp
    {
        // WORKAROUND - Better Resistance of the SX1262 Tx to Antenna Mismatch, see DS_SX1261-2_V1.2 datasheet chapter 15.2
        // RegTxClampConfig = @address 0x08D8
        SUBGRF_WriteRegister( REG_TX_CLAMP, SUBGRF_ReadRegister( REG_TX_CLAMP ) | ( 0x0F << 1 ) );
 801ebee:	f640 00d8 	movw	r0, #2264	; 0x8d8
 801ebf2:	f000 fa69 	bl	801f0c8 <SUBGRF_ReadRegister>
 801ebf6:	4603      	mov	r3, r0
 801ebf8:	f043 031e 	orr.w	r3, r3, #30
 801ebfc:	b2db      	uxtb	r3, r3
 801ebfe:	4619      	mov	r1, r3
 801ec00:	f640 00d8 	movw	r0, #2264	; 0x8d8
 801ec04:	f000 fa4c 	bl	801f0a0 <SUBGRF_WriteRegister>
        // WORKAROUND END

        SUBGRF_SetPaConfig( 0x04, 0x07, 0x00, 0x01 );
 801ec08:	2301      	movs	r3, #1
 801ec0a:	2200      	movs	r2, #0
 801ec0c:	2107      	movs	r1, #7
 801ec0e:	2004      	movs	r0, #4
 801ec10:	f7ff fecc 	bl	801e9ac <SUBGRF_SetPaConfig>
        if( power > 22 )
 801ec14:	f997 3006 	ldrsb.w	r3, [r7, #6]
 801ec18:	2b16      	cmp	r3, #22
 801ec1a:	dd02      	ble.n	801ec22 <SUBGRF_SetTxParams+0x96>
        {
            power = 22;
 801ec1c:	2316      	movs	r3, #22
 801ec1e:	71bb      	strb	r3, [r7, #6]
 801ec20:	e006      	b.n	801ec30 <SUBGRF_SetTxParams+0xa4>
        }
        else if( power < -9 )
 801ec22:	f997 3006 	ldrsb.w	r3, [r7, #6]
 801ec26:	f113 0f09 	cmn.w	r3, #9
 801ec2a:	da01      	bge.n	801ec30 <SUBGRF_SetTxParams+0xa4>
        {
            power = -9;
 801ec2c:	23f7      	movs	r3, #247	; 0xf7
 801ec2e:	71bb      	strb	r3, [r7, #6]
        }
        SUBGRF_WriteRegister( REG_OCP, 0x38 ); // current max 160mA for the whole device
 801ec30:	2138      	movs	r1, #56	; 0x38
 801ec32:	f640 00e7 	movw	r0, #2279	; 0x8e7
 801ec36:	f000 fa33 	bl	801f0a0 <SUBGRF_WriteRegister>
    }
    buf[0] = power;
 801ec3a:	79bb      	ldrb	r3, [r7, #6]
 801ec3c:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )rampTime;
 801ec3e:	797b      	ldrb	r3, [r7, #5]
 801ec40:	737b      	strb	r3, [r7, #13]
    SUBGRF_WriteCommand( RADIO_SET_TXPARAMS, buf, 2 );
 801ec42:	f107 020c 	add.w	r2, r7, #12
 801ec46:	2302      	movs	r3, #2
 801ec48:	218e      	movs	r1, #142	; 0x8e
 801ec4a:	4803      	ldr	r0, [pc, #12]	; (801ec58 <SUBGRF_SetTxParams+0xcc>)
 801ec4c:	f7ed fc06 	bl	800c45c <HAL_SUBGHZ_ExecSetCmd>
}
 801ec50:	bf00      	nop
 801ec52:	3710      	adds	r7, #16
 801ec54:	46bd      	mov	sp, r7
 801ec56:	bd80      	pop	{r7, pc}
 801ec58:	20001d80 	.word	0x20001d80

0801ec5c <SUBGRF_SetModulationParams>:

void SUBGRF_SetModulationParams( ModulationParams_t *modulationParams )
{
 801ec5c:	b5b0      	push	{r4, r5, r7, lr}
 801ec5e:	b086      	sub	sp, #24
 801ec60:	af00      	add	r7, sp, #0
 801ec62:	6078      	str	r0, [r7, #4]
    uint8_t n;
    uint32_t tempVal = 0;
 801ec64:	2300      	movs	r3, #0
 801ec66:	617b      	str	r3, [r7, #20]
    uint8_t buf[8] = { 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 };
 801ec68:	4a5e      	ldr	r2, [pc, #376]	; (801ede4 <SUBGRF_SetModulationParams+0x188>)
 801ec6a:	f107 0308 	add.w	r3, r7, #8
 801ec6e:	e892 0003 	ldmia.w	r2, {r0, r1}
 801ec72:	e883 0003 	stmia.w	r3, {r0, r1}

    // Check if required configuration corresponds to the stored packet type
    // If not, silently update radio packet type
    if( PacketType != modulationParams->PacketType )
 801ec76:	687b      	ldr	r3, [r7, #4]
 801ec78:	781a      	ldrb	r2, [r3, #0]
 801ec7a:	4b5b      	ldr	r3, [pc, #364]	; (801ede8 <SUBGRF_SetModulationParams+0x18c>)
 801ec7c:	781b      	ldrb	r3, [r3, #0]
 801ec7e:	429a      	cmp	r2, r3
 801ec80:	d004      	beq.n	801ec8c <SUBGRF_SetModulationParams+0x30>
    {
        SUBGRF_SetPacketType( modulationParams->PacketType );
 801ec82:	687b      	ldr	r3, [r7, #4]
 801ec84:	781b      	ldrb	r3, [r3, #0]
 801ec86:	4618      	mov	r0, r3
 801ec88:	f7ff ff58 	bl	801eb3c <SUBGRF_SetPacketType>
    }

    switch( modulationParams->PacketType )
 801ec8c:	687b      	ldr	r3, [r7, #4]
 801ec8e:	781b      	ldrb	r3, [r3, #0]
 801ec90:	2b03      	cmp	r3, #3
 801ec92:	f200 80a2 	bhi.w	801edda <SUBGRF_SetModulationParams+0x17e>
 801ec96:	a201      	add	r2, pc, #4	; (adr r2, 801ec9c <SUBGRF_SetModulationParams+0x40>)
 801ec98:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801ec9c:	0801ecad 	.word	0x0801ecad
 801eca0:	0801ed69 	.word	0x0801ed69
 801eca4:	0801ed2b 	.word	0x0801ed2b
 801eca8:	0801ed97 	.word	0x0801ed97
    {
    case PACKET_TYPE_GFSK:
        n = 8;
 801ecac:	2308      	movs	r3, #8
 801ecae:	74fb      	strb	r3, [r7, #19]
        tempVal = ( uint32_t )(( 32 * XTAL_FREQ ) / modulationParams->Params.Gfsk.BitRate );
 801ecb0:	687b      	ldr	r3, [r7, #4]
 801ecb2:	685b      	ldr	r3, [r3, #4]
 801ecb4:	4a4d      	ldr	r2, [pc, #308]	; (801edec <SUBGRF_SetModulationParams+0x190>)
 801ecb6:	fbb2 f3f3 	udiv	r3, r2, r3
 801ecba:	617b      	str	r3, [r7, #20]
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 801ecbc:	697b      	ldr	r3, [r7, #20]
 801ecbe:	0c1b      	lsrs	r3, r3, #16
 801ecc0:	b2db      	uxtb	r3, r3
 801ecc2:	723b      	strb	r3, [r7, #8]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 801ecc4:	697b      	ldr	r3, [r7, #20]
 801ecc6:	0a1b      	lsrs	r3, r3, #8
 801ecc8:	b2db      	uxtb	r3, r3
 801ecca:	727b      	strb	r3, [r7, #9]
        buf[2] = tempVal & 0xFF;
 801eccc:	697b      	ldr	r3, [r7, #20]
 801ecce:	b2db      	uxtb	r3, r3
 801ecd0:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.Gfsk.ModulationShaping;
 801ecd2:	687b      	ldr	r3, [r7, #4]
 801ecd4:	7b1b      	ldrb	r3, [r3, #12]
 801ecd6:	72fb      	strb	r3, [r7, #11]
        buf[4] = modulationParams->Params.Gfsk.Bandwidth;
 801ecd8:	687b      	ldr	r3, [r7, #4]
 801ecda:	7b5b      	ldrb	r3, [r3, #13]
 801ecdc:	733b      	strb	r3, [r7, #12]
        /* ST_WORKAROUND_BEGIN: Simplified frequency calculation */
        SX_FREQ_TO_CHANNEL(tempVal, modulationParams->Params.Gfsk.Fdev);
 801ecde:	687b      	ldr	r3, [r7, #4]
 801ece0:	689b      	ldr	r3, [r3, #8]
 801ece2:	461a      	mov	r2, r3
 801ece4:	f04f 0300 	mov.w	r3, #0
 801ece8:	09d5      	lsrs	r5, r2, #7
 801ecea:	0654      	lsls	r4, r2, #25
 801ecec:	4a40      	ldr	r2, [pc, #256]	; (801edf0 <SUBGRF_SetModulationParams+0x194>)
 801ecee:	f04f 0300 	mov.w	r3, #0
 801ecf2:	4620      	mov	r0, r4
 801ecf4:	4629      	mov	r1, r5
 801ecf6:	f7e1 ff85 	bl	8000c04 <__aeabi_uldivmod>
 801ecfa:	4602      	mov	r2, r0
 801ecfc:	460b      	mov	r3, r1
 801ecfe:	4613      	mov	r3, r2
 801ed00:	617b      	str	r3, [r7, #20]
        /* ST_WORKAROUND_END */
        buf[5] = ( tempVal >> 16 ) & 0xFF;
 801ed02:	697b      	ldr	r3, [r7, #20]
 801ed04:	0c1b      	lsrs	r3, r3, #16
 801ed06:	b2db      	uxtb	r3, r3
 801ed08:	737b      	strb	r3, [r7, #13]
        buf[6] = ( tempVal >> 8 ) & 0xFF;
 801ed0a:	697b      	ldr	r3, [r7, #20]
 801ed0c:	0a1b      	lsrs	r3, r3, #8
 801ed0e:	b2db      	uxtb	r3, r3
 801ed10:	73bb      	strb	r3, [r7, #14]
        buf[7] = ( tempVal& 0xFF );
 801ed12:	697b      	ldr	r3, [r7, #20]
 801ed14:	b2db      	uxtb	r3, r3
 801ed16:	73fb      	strb	r3, [r7, #15]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 801ed18:	7cfb      	ldrb	r3, [r7, #19]
 801ed1a:	b29b      	uxth	r3, r3
 801ed1c:	f107 0208 	add.w	r2, r7, #8
 801ed20:	218b      	movs	r1, #139	; 0x8b
 801ed22:	4834      	ldr	r0, [pc, #208]	; (801edf4 <SUBGRF_SetModulationParams+0x198>)
 801ed24:	f7ed fb9a 	bl	800c45c <HAL_SUBGHZ_ExecSetCmd>
        break;
 801ed28:	e058      	b.n	801eddc <SUBGRF_SetModulationParams+0x180>
    case PACKET_TYPE_BPSK:
        n = 4;
 801ed2a:	2304      	movs	r3, #4
 801ed2c:	74fb      	strb	r3, [r7, #19]
        tempVal = ( uint32_t ) (( 32 * XTAL_FREQ) / modulationParams->Params.Bpsk.BitRate );
 801ed2e:	687b      	ldr	r3, [r7, #4]
 801ed30:	691b      	ldr	r3, [r3, #16]
 801ed32:	4a2e      	ldr	r2, [pc, #184]	; (801edec <SUBGRF_SetModulationParams+0x190>)
 801ed34:	fbb2 f3f3 	udiv	r3, r2, r3
 801ed38:	617b      	str	r3, [r7, #20]
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 801ed3a:	697b      	ldr	r3, [r7, #20]
 801ed3c:	0c1b      	lsrs	r3, r3, #16
 801ed3e:	b2db      	uxtb	r3, r3
 801ed40:	723b      	strb	r3, [r7, #8]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 801ed42:	697b      	ldr	r3, [r7, #20]
 801ed44:	0a1b      	lsrs	r3, r3, #8
 801ed46:	b2db      	uxtb	r3, r3
 801ed48:	727b      	strb	r3, [r7, #9]
        buf[2] = tempVal & 0xFF;
 801ed4a:	697b      	ldr	r3, [r7, #20]
 801ed4c:	b2db      	uxtb	r3, r3
 801ed4e:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.Bpsk.ModulationShaping;
 801ed50:	687b      	ldr	r3, [r7, #4]
 801ed52:	7d1b      	ldrb	r3, [r3, #20]
 801ed54:	72fb      	strb	r3, [r7, #11]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 801ed56:	7cfb      	ldrb	r3, [r7, #19]
 801ed58:	b29b      	uxth	r3, r3
 801ed5a:	f107 0208 	add.w	r2, r7, #8
 801ed5e:	218b      	movs	r1, #139	; 0x8b
 801ed60:	4824      	ldr	r0, [pc, #144]	; (801edf4 <SUBGRF_SetModulationParams+0x198>)
 801ed62:	f7ed fb7b 	bl	800c45c <HAL_SUBGHZ_ExecSetCmd>
        break;
 801ed66:	e039      	b.n	801eddc <SUBGRF_SetModulationParams+0x180>
    case PACKET_TYPE_LORA:
        n = 4;
 801ed68:	2304      	movs	r3, #4
 801ed6a:	74fb      	strb	r3, [r7, #19]
        buf[0] = modulationParams->Params.LoRa.SpreadingFactor;
 801ed6c:	687b      	ldr	r3, [r7, #4]
 801ed6e:	7e1b      	ldrb	r3, [r3, #24]
 801ed70:	723b      	strb	r3, [r7, #8]
        buf[1] = modulationParams->Params.LoRa.Bandwidth;
 801ed72:	687b      	ldr	r3, [r7, #4]
 801ed74:	7e5b      	ldrb	r3, [r3, #25]
 801ed76:	727b      	strb	r3, [r7, #9]
        buf[2] = modulationParams->Params.LoRa.CodingRate;
 801ed78:	687b      	ldr	r3, [r7, #4]
 801ed7a:	7e9b      	ldrb	r3, [r3, #26]
 801ed7c:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.LoRa.LowDatarateOptimize;
 801ed7e:	687b      	ldr	r3, [r7, #4]
 801ed80:	7edb      	ldrb	r3, [r3, #27]
 801ed82:	72fb      	strb	r3, [r7, #11]

        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 801ed84:	7cfb      	ldrb	r3, [r7, #19]
 801ed86:	b29b      	uxth	r3, r3
 801ed88:	f107 0208 	add.w	r2, r7, #8
 801ed8c:	218b      	movs	r1, #139	; 0x8b
 801ed8e:	4819      	ldr	r0, [pc, #100]	; (801edf4 <SUBGRF_SetModulationParams+0x198>)
 801ed90:	f7ed fb64 	bl	800c45c <HAL_SUBGHZ_ExecSetCmd>

        break;
 801ed94:	e022      	b.n	801eddc <SUBGRF_SetModulationParams+0x180>
    case PACKET_TYPE_GMSK:
        n = 5;
 801ed96:	2305      	movs	r3, #5
 801ed98:	74fb      	strb	r3, [r7, #19]
        tempVal = ( uint32_t )(( 32 *XTAL_FREQ) / modulationParams->Params.Gfsk.BitRate );
 801ed9a:	687b      	ldr	r3, [r7, #4]
 801ed9c:	685b      	ldr	r3, [r3, #4]
 801ed9e:	4a13      	ldr	r2, [pc, #76]	; (801edec <SUBGRF_SetModulationParams+0x190>)
 801eda0:	fbb2 f3f3 	udiv	r3, r2, r3
 801eda4:	617b      	str	r3, [r7, #20]
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 801eda6:	697b      	ldr	r3, [r7, #20]
 801eda8:	0c1b      	lsrs	r3, r3, #16
 801edaa:	b2db      	uxtb	r3, r3
 801edac:	723b      	strb	r3, [r7, #8]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 801edae:	697b      	ldr	r3, [r7, #20]
 801edb0:	0a1b      	lsrs	r3, r3, #8
 801edb2:	b2db      	uxtb	r3, r3
 801edb4:	727b      	strb	r3, [r7, #9]
        buf[2] = tempVal & 0xFF;
 801edb6:	697b      	ldr	r3, [r7, #20]
 801edb8:	b2db      	uxtb	r3, r3
 801edba:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.Gfsk.ModulationShaping;
 801edbc:	687b      	ldr	r3, [r7, #4]
 801edbe:	7b1b      	ldrb	r3, [r3, #12]
 801edc0:	72fb      	strb	r3, [r7, #11]
        buf[4] = modulationParams->Params.Gfsk.Bandwidth;
 801edc2:	687b      	ldr	r3, [r7, #4]
 801edc4:	7b5b      	ldrb	r3, [r3, #13]
 801edc6:	733b      	strb	r3, [r7, #12]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 801edc8:	7cfb      	ldrb	r3, [r7, #19]
 801edca:	b29b      	uxth	r3, r3
 801edcc:	f107 0208 	add.w	r2, r7, #8
 801edd0:	218b      	movs	r1, #139	; 0x8b
 801edd2:	4808      	ldr	r0, [pc, #32]	; (801edf4 <SUBGRF_SetModulationParams+0x198>)
 801edd4:	f7ed fb42 	bl	800c45c <HAL_SUBGHZ_ExecSetCmd>
        break;
 801edd8:	e000      	b.n	801eddc <SUBGRF_SetModulationParams+0x180>
    default:
    case PACKET_TYPE_NONE:
      break;
 801edda:	bf00      	nop
    }
}
 801eddc:	bf00      	nop
 801edde:	3718      	adds	r7, #24
 801ede0:	46bd      	mov	sp, r7
 801ede2:	bdb0      	pop	{r4, r5, r7, pc}
 801ede4:	080225c0 	.word	0x080225c0
 801ede8:	20001831 	.word	0x20001831
 801edec:	3d090000 	.word	0x3d090000
 801edf0:	01e84800 	.word	0x01e84800
 801edf4:	20001d80 	.word	0x20001d80

0801edf8 <SUBGRF_SetPacketParams>:

void SUBGRF_SetPacketParams( PacketParams_t *packetParams )
{
 801edf8:	b580      	push	{r7, lr}
 801edfa:	b086      	sub	sp, #24
 801edfc:	af00      	add	r7, sp, #0
 801edfe:	6078      	str	r0, [r7, #4]
    uint8_t n;
    uint8_t crcVal = 0;
 801ee00:	2300      	movs	r3, #0
 801ee02:	75bb      	strb	r3, [r7, #22]
    uint8_t buf[9] = { 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 };
 801ee04:	4a48      	ldr	r2, [pc, #288]	; (801ef28 <SUBGRF_SetPacketParams+0x130>)
 801ee06:	f107 030c 	add.w	r3, r7, #12
 801ee0a:	ca07      	ldmia	r2, {r0, r1, r2}
 801ee0c:	c303      	stmia	r3!, {r0, r1}
 801ee0e:	701a      	strb	r2, [r3, #0]

    // Check if required configuration corresponds to the stored packet type
    // If not, silently update radio packet type
    if( PacketType != packetParams->PacketType )
 801ee10:	687b      	ldr	r3, [r7, #4]
 801ee12:	781a      	ldrb	r2, [r3, #0]
 801ee14:	4b45      	ldr	r3, [pc, #276]	; (801ef2c <SUBGRF_SetPacketParams+0x134>)
 801ee16:	781b      	ldrb	r3, [r3, #0]
 801ee18:	429a      	cmp	r2, r3
 801ee1a:	d004      	beq.n	801ee26 <SUBGRF_SetPacketParams+0x2e>
    {
        SUBGRF_SetPacketType( packetParams->PacketType );
 801ee1c:	687b      	ldr	r3, [r7, #4]
 801ee1e:	781b      	ldrb	r3, [r3, #0]
 801ee20:	4618      	mov	r0, r3
 801ee22:	f7ff fe8b 	bl	801eb3c <SUBGRF_SetPacketType>
    }

    switch( packetParams->PacketType )
 801ee26:	687b      	ldr	r3, [r7, #4]
 801ee28:	781b      	ldrb	r3, [r3, #0]
 801ee2a:	2b03      	cmp	r3, #3
 801ee2c:	d878      	bhi.n	801ef20 <SUBGRF_SetPacketParams+0x128>
 801ee2e:	a201      	add	r2, pc, #4	; (adr r2, 801ee34 <SUBGRF_SetPacketParams+0x3c>)
 801ee30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801ee34:	0801ee45 	.word	0x0801ee45
 801ee38:	0801eed5 	.word	0x0801eed5
 801ee3c:	0801eec9 	.word	0x0801eec9
 801ee40:	0801ee45 	.word	0x0801ee45
    {
    case PACKET_TYPE_GMSK:
    case PACKET_TYPE_GFSK:
        if( packetParams->Params.Gfsk.CrcLength == RADIO_CRC_2_BYTES_IBM )
 801ee44:	687b      	ldr	r3, [r7, #4]
 801ee46:	7a5b      	ldrb	r3, [r3, #9]
 801ee48:	2bf1      	cmp	r3, #241	; 0xf1
 801ee4a:	d10a      	bne.n	801ee62 <SUBGRF_SetPacketParams+0x6a>
        {
            SUBGRF_SetCrcSeed( CRC_IBM_SEED );
 801ee4c:	f64f 70ff 	movw	r0, #65535	; 0xffff
 801ee50:	f7ff faf0 	bl	801e434 <SUBGRF_SetCrcSeed>
            SUBGRF_SetCrcPolynomial( CRC_POLYNOMIAL_IBM );
 801ee54:	f248 0005 	movw	r0, #32773	; 0x8005
 801ee58:	f7ff fb0c 	bl	801e474 <SUBGRF_SetCrcPolynomial>
            crcVal = RADIO_CRC_2_BYTES;
 801ee5c:	2302      	movs	r3, #2
 801ee5e:	75bb      	strb	r3, [r7, #22]
 801ee60:	e011      	b.n	801ee86 <SUBGRF_SetPacketParams+0x8e>
        }
        else if( packetParams->Params.Gfsk.CrcLength == RADIO_CRC_2_BYTES_CCIT )
 801ee62:	687b      	ldr	r3, [r7, #4]
 801ee64:	7a5b      	ldrb	r3, [r3, #9]
 801ee66:	2bf2      	cmp	r3, #242	; 0xf2
 801ee68:	d10a      	bne.n	801ee80 <SUBGRF_SetPacketParams+0x88>
        {
            SUBGRF_SetCrcSeed( CRC_CCITT_SEED );
 801ee6a:	f641 500f 	movw	r0, #7439	; 0x1d0f
 801ee6e:	f7ff fae1 	bl	801e434 <SUBGRF_SetCrcSeed>
            SUBGRF_SetCrcPolynomial( CRC_POLYNOMIAL_CCITT );
 801ee72:	f241 0021 	movw	r0, #4129	; 0x1021
 801ee76:	f7ff fafd 	bl	801e474 <SUBGRF_SetCrcPolynomial>
            crcVal = RADIO_CRC_2_BYTES_INV;
 801ee7a:	2306      	movs	r3, #6
 801ee7c:	75bb      	strb	r3, [r7, #22]
 801ee7e:	e002      	b.n	801ee86 <SUBGRF_SetPacketParams+0x8e>
        }
        else
        {
            crcVal = packetParams->Params.Gfsk.CrcLength;
 801ee80:	687b      	ldr	r3, [r7, #4]
 801ee82:	7a5b      	ldrb	r3, [r3, #9]
 801ee84:	75bb      	strb	r3, [r7, #22]
        }
        n = 9;
 801ee86:	2309      	movs	r3, #9
 801ee88:	75fb      	strb	r3, [r7, #23]
        buf[0] = ( packetParams->Params.Gfsk.PreambleLength >> 8 ) & 0xFF;
 801ee8a:	687b      	ldr	r3, [r7, #4]
 801ee8c:	885b      	ldrh	r3, [r3, #2]
 801ee8e:	0a1b      	lsrs	r3, r3, #8
 801ee90:	b29b      	uxth	r3, r3
 801ee92:	b2db      	uxtb	r3, r3
 801ee94:	733b      	strb	r3, [r7, #12]
        buf[1] = packetParams->Params.Gfsk.PreambleLength;
 801ee96:	687b      	ldr	r3, [r7, #4]
 801ee98:	885b      	ldrh	r3, [r3, #2]
 801ee9a:	b2db      	uxtb	r3, r3
 801ee9c:	737b      	strb	r3, [r7, #13]
        buf[2] = packetParams->Params.Gfsk.PreambleMinDetect;
 801ee9e:	687b      	ldr	r3, [r7, #4]
 801eea0:	791b      	ldrb	r3, [r3, #4]
 801eea2:	73bb      	strb	r3, [r7, #14]
        buf[3] = ( packetParams->Params.Gfsk.SyncWordLength /*<< 3*/ ); // convert from byte to bit
 801eea4:	687b      	ldr	r3, [r7, #4]
 801eea6:	795b      	ldrb	r3, [r3, #5]
 801eea8:	73fb      	strb	r3, [r7, #15]
        buf[4] = packetParams->Params.Gfsk.AddrComp;
 801eeaa:	687b      	ldr	r3, [r7, #4]
 801eeac:	799b      	ldrb	r3, [r3, #6]
 801eeae:	743b      	strb	r3, [r7, #16]
        buf[5] = packetParams->Params.Gfsk.HeaderType;
 801eeb0:	687b      	ldr	r3, [r7, #4]
 801eeb2:	79db      	ldrb	r3, [r3, #7]
 801eeb4:	747b      	strb	r3, [r7, #17]
        buf[6] = packetParams->Params.Gfsk.PayloadLength;
 801eeb6:	687b      	ldr	r3, [r7, #4]
 801eeb8:	7a1b      	ldrb	r3, [r3, #8]
 801eeba:	74bb      	strb	r3, [r7, #18]
        buf[7] = crcVal;
 801eebc:	7dbb      	ldrb	r3, [r7, #22]
 801eebe:	74fb      	strb	r3, [r7, #19]
        buf[8] = packetParams->Params.Gfsk.DcFree;
 801eec0:	687b      	ldr	r3, [r7, #4]
 801eec2:	7a9b      	ldrb	r3, [r3, #10]
 801eec4:	753b      	strb	r3, [r7, #20]
        break;
 801eec6:	e022      	b.n	801ef0e <SUBGRF_SetPacketParams+0x116>
    case PACKET_TYPE_BPSK:
        n = 1;
 801eec8:	2301      	movs	r3, #1
 801eeca:	75fb      	strb	r3, [r7, #23]
        buf[0] = packetParams->Params.Bpsk.PayloadLength;
 801eecc:	687b      	ldr	r3, [r7, #4]
 801eece:	7b1b      	ldrb	r3, [r3, #12]
 801eed0:	733b      	strb	r3, [r7, #12]
        break;
 801eed2:	e01c      	b.n	801ef0e <SUBGRF_SetPacketParams+0x116>
    case PACKET_TYPE_LORA:
        n = 6;
 801eed4:	2306      	movs	r3, #6
 801eed6:	75fb      	strb	r3, [r7, #23]
        buf[0] = ( packetParams->Params.LoRa.PreambleLength >> 8 ) & 0xFF;
 801eed8:	687b      	ldr	r3, [r7, #4]
 801eeda:	89db      	ldrh	r3, [r3, #14]
 801eedc:	0a1b      	lsrs	r3, r3, #8
 801eede:	b29b      	uxth	r3, r3
 801eee0:	b2db      	uxtb	r3, r3
 801eee2:	733b      	strb	r3, [r7, #12]
        buf[1] = packetParams->Params.LoRa.PreambleLength;
 801eee4:	687b      	ldr	r3, [r7, #4]
 801eee6:	89db      	ldrh	r3, [r3, #14]
 801eee8:	b2db      	uxtb	r3, r3
 801eeea:	737b      	strb	r3, [r7, #13]
        buf[2] = LoRaHeaderType = packetParams->Params.LoRa.HeaderType;
 801eeec:	687b      	ldr	r3, [r7, #4]
 801eeee:	7c1a      	ldrb	r2, [r3, #16]
 801eef0:	4b0f      	ldr	r3, [pc, #60]	; (801ef30 <SUBGRF_SetPacketParams+0x138>)
 801eef2:	4611      	mov	r1, r2
 801eef4:	7019      	strb	r1, [r3, #0]
 801eef6:	4613      	mov	r3, r2
 801eef8:	73bb      	strb	r3, [r7, #14]
        buf[3] = packetParams->Params.LoRa.PayloadLength;
 801eefa:	687b      	ldr	r3, [r7, #4]
 801eefc:	7c5b      	ldrb	r3, [r3, #17]
 801eefe:	73fb      	strb	r3, [r7, #15]
        buf[4] = packetParams->Params.LoRa.CrcMode;
 801ef00:	687b      	ldr	r3, [r7, #4]
 801ef02:	7c9b      	ldrb	r3, [r3, #18]
 801ef04:	743b      	strb	r3, [r7, #16]
        buf[5] = packetParams->Params.LoRa.InvertIQ;
 801ef06:	687b      	ldr	r3, [r7, #4]
 801ef08:	7cdb      	ldrb	r3, [r3, #19]
 801ef0a:	747b      	strb	r3, [r7, #17]
        break;
 801ef0c:	bf00      	nop
    default:
    case PACKET_TYPE_NONE:
        return;
    }
    SUBGRF_WriteCommand( RADIO_SET_PACKETPARAMS, buf, n );
 801ef0e:	7dfb      	ldrb	r3, [r7, #23]
 801ef10:	b29b      	uxth	r3, r3
 801ef12:	f107 020c 	add.w	r2, r7, #12
 801ef16:	218c      	movs	r1, #140	; 0x8c
 801ef18:	4806      	ldr	r0, [pc, #24]	; (801ef34 <SUBGRF_SetPacketParams+0x13c>)
 801ef1a:	f7ed fa9f 	bl	800c45c <HAL_SUBGHZ_ExecSetCmd>
 801ef1e:	e000      	b.n	801ef22 <SUBGRF_SetPacketParams+0x12a>
        return;
 801ef20:	bf00      	nop
}
 801ef22:	3718      	adds	r7, #24
 801ef24:	46bd      	mov	sp, r7
 801ef26:	bd80      	pop	{r7, pc}
 801ef28:	080225c8 	.word	0x080225c8
 801ef2c:	20001831 	.word	0x20001831
 801ef30:	20001832 	.word	0x20001832
 801ef34:	20001d80 	.word	0x20001d80

0801ef38 <SUBGRF_SetBufferBaseAddress>:
    SUBGRF_WriteCommand( RADIO_SET_CADPARAMS, buf, 7 );
    OperatingMode = MODE_CAD;
}

void SUBGRF_SetBufferBaseAddress( uint8_t txBaseAddress, uint8_t rxBaseAddress )
{
 801ef38:	b580      	push	{r7, lr}
 801ef3a:	b084      	sub	sp, #16
 801ef3c:	af00      	add	r7, sp, #0
 801ef3e:	4603      	mov	r3, r0
 801ef40:	460a      	mov	r2, r1
 801ef42:	71fb      	strb	r3, [r7, #7]
 801ef44:	4613      	mov	r3, r2
 801ef46:	71bb      	strb	r3, [r7, #6]
    uint8_t buf[2];

    buf[0] = txBaseAddress;
 801ef48:	79fb      	ldrb	r3, [r7, #7]
 801ef4a:	733b      	strb	r3, [r7, #12]
    buf[1] = rxBaseAddress;
 801ef4c:	79bb      	ldrb	r3, [r7, #6]
 801ef4e:	737b      	strb	r3, [r7, #13]
    SUBGRF_WriteCommand( RADIO_SET_BUFFERBASEADDRESS, buf, 2 );
 801ef50:	f107 020c 	add.w	r2, r7, #12
 801ef54:	2302      	movs	r3, #2
 801ef56:	218f      	movs	r1, #143	; 0x8f
 801ef58:	4803      	ldr	r0, [pc, #12]	; (801ef68 <SUBGRF_SetBufferBaseAddress+0x30>)
 801ef5a:	f7ed fa7f 	bl	800c45c <HAL_SUBGHZ_ExecSetCmd>
}
 801ef5e:	bf00      	nop
 801ef60:	3710      	adds	r7, #16
 801ef62:	46bd      	mov	sp, r7
 801ef64:	bd80      	pop	{r7, pc}
 801ef66:	bf00      	nop
 801ef68:	20001d80 	.word	0x20001d80

0801ef6c <SUBGRF_GetRssiInst>:
    status.Fields.ChipMode = ( stat & ( 0x07 << 4 ) ) >> 4;
    return status;
}

int8_t SUBGRF_GetRssiInst( void )
{
 801ef6c:	b580      	push	{r7, lr}
 801ef6e:	b082      	sub	sp, #8
 801ef70:	af00      	add	r7, sp, #0
    uint8_t buf[1];
    int8_t rssi = 0;
 801ef72:	2300      	movs	r3, #0
 801ef74:	71fb      	strb	r3, [r7, #7]

    SUBGRF_ReadCommand( RADIO_GET_RSSIINST, buf, 1 );
 801ef76:	1d3a      	adds	r2, r7, #4
 801ef78:	2301      	movs	r3, #1
 801ef7a:	2115      	movs	r1, #21
 801ef7c:	4806      	ldr	r0, [pc, #24]	; (801ef98 <SUBGRF_GetRssiInst+0x2c>)
 801ef7e:	f7ed facc 	bl	800c51a <HAL_SUBGHZ_ExecGetCmd>
    rssi = -buf[0] >> 1;
 801ef82:	793b      	ldrb	r3, [r7, #4]
 801ef84:	425b      	negs	r3, r3
 801ef86:	105b      	asrs	r3, r3, #1
 801ef88:	71fb      	strb	r3, [r7, #7]
    return rssi;
 801ef8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 801ef8e:	4618      	mov	r0, r3
 801ef90:	3708      	adds	r7, #8
 801ef92:	46bd      	mov	sp, r7
 801ef94:	bd80      	pop	{r7, pc}
 801ef96:	bf00      	nop
 801ef98:	20001d80 	.word	0x20001d80

0801ef9c <SUBGRF_GetRxBufferStatus>:

void SUBGRF_GetRxBufferStatus( uint8_t *payloadLength, uint8_t *rxStartBufferPointer )
{
 801ef9c:	b580      	push	{r7, lr}
 801ef9e:	b084      	sub	sp, #16
 801efa0:	af00      	add	r7, sp, #0
 801efa2:	6078      	str	r0, [r7, #4]
 801efa4:	6039      	str	r1, [r7, #0]
    uint8_t status[2];

    SUBGRF_ReadCommand( RADIO_GET_RXBUFFERSTATUS, status, 2 );
 801efa6:	f107 020c 	add.w	r2, r7, #12
 801efaa:	2302      	movs	r3, #2
 801efac:	2113      	movs	r1, #19
 801efae:	4810      	ldr	r0, [pc, #64]	; (801eff0 <SUBGRF_GetRxBufferStatus+0x54>)
 801efb0:	f7ed fab3 	bl	800c51a <HAL_SUBGHZ_ExecGetCmd>

    // In case of LORA fixed header, the payloadLength is obtained by reading
    // the register REG_LR_PAYLOADLENGTH
    if( ( SUBGRF_GetPacketType( ) == PACKET_TYPE_LORA ) && ( LoRaHeaderType == LORA_PACKET_FIXED_LENGTH ) )
 801efb4:	f7ff fde0 	bl	801eb78 <SUBGRF_GetPacketType>
 801efb8:	4603      	mov	r3, r0
 801efba:	2b01      	cmp	r3, #1
 801efbc:	d10d      	bne.n	801efda <SUBGRF_GetRxBufferStatus+0x3e>
 801efbe:	4b0d      	ldr	r3, [pc, #52]	; (801eff4 <SUBGRF_GetRxBufferStatus+0x58>)
 801efc0:	781b      	ldrb	r3, [r3, #0]
 801efc2:	b2db      	uxtb	r3, r3
 801efc4:	2b01      	cmp	r3, #1
 801efc6:	d108      	bne.n	801efda <SUBGRF_GetRxBufferStatus+0x3e>
    {
        *payloadLength = SUBGRF_ReadRegister( REG_LR_PAYLOADLENGTH );
 801efc8:	f240 7002 	movw	r0, #1794	; 0x702
 801efcc:	f000 f87c 	bl	801f0c8 <SUBGRF_ReadRegister>
 801efd0:	4603      	mov	r3, r0
 801efd2:	461a      	mov	r2, r3
 801efd4:	687b      	ldr	r3, [r7, #4]
 801efd6:	701a      	strb	r2, [r3, #0]
 801efd8:	e002      	b.n	801efe0 <SUBGRF_GetRxBufferStatus+0x44>
    }
    else
    {
        *payloadLength = status[0];
 801efda:	7b3a      	ldrb	r2, [r7, #12]
 801efdc:	687b      	ldr	r3, [r7, #4]
 801efde:	701a      	strb	r2, [r3, #0]
    }
    *rxStartBufferPointer = status[1];
 801efe0:	7b7a      	ldrb	r2, [r7, #13]
 801efe2:	683b      	ldr	r3, [r7, #0]
 801efe4:	701a      	strb	r2, [r3, #0]
}
 801efe6:	bf00      	nop
 801efe8:	3710      	adds	r7, #16
 801efea:	46bd      	mov	sp, r7
 801efec:	bd80      	pop	{r7, pc}
 801efee:	bf00      	nop
 801eff0:	20001d80 	.word	0x20001d80
 801eff4:	20001832 	.word	0x20001832

0801eff8 <SUBGRF_GetPacketStatus>:

void SUBGRF_GetPacketStatus( PacketStatus_t *pktStatus )
{
 801eff8:	b580      	push	{r7, lr}
 801effa:	b084      	sub	sp, #16
 801effc:	af00      	add	r7, sp, #0
 801effe:	6078      	str	r0, [r7, #4]
    uint8_t status[3];

    SUBGRF_ReadCommand( RADIO_GET_PACKETSTATUS, status, 3 );
 801f000:	f107 020c 	add.w	r2, r7, #12
 801f004:	2303      	movs	r3, #3
 801f006:	2114      	movs	r1, #20
 801f008:	4823      	ldr	r0, [pc, #140]	; (801f098 <SUBGRF_GetPacketStatus+0xa0>)
 801f00a:	f7ed fa86 	bl	800c51a <HAL_SUBGHZ_ExecGetCmd>

    pktStatus->packetType = SUBGRF_GetPacketType( );
 801f00e:	f7ff fdb3 	bl	801eb78 <SUBGRF_GetPacketType>
 801f012:	4603      	mov	r3, r0
 801f014:	461a      	mov	r2, r3
 801f016:	687b      	ldr	r3, [r7, #4]
 801f018:	701a      	strb	r2, [r3, #0]
    switch( pktStatus->packetType )
 801f01a:	687b      	ldr	r3, [r7, #4]
 801f01c:	781b      	ldrb	r3, [r3, #0]
 801f01e:	2b00      	cmp	r3, #0
 801f020:	d002      	beq.n	801f028 <SUBGRF_GetPacketStatus+0x30>
 801f022:	2b01      	cmp	r3, #1
 801f024:	d013      	beq.n	801f04e <SUBGRF_GetPacketStatus+0x56>
 801f026:	e02a      	b.n	801f07e <SUBGRF_GetPacketStatus+0x86>
    {
        case PACKET_TYPE_GFSK:
            pktStatus->Params.Gfsk.RxStatus = status[0];
 801f028:	7b3a      	ldrb	r2, [r7, #12]
 801f02a:	687b      	ldr	r3, [r7, #4]
 801f02c:	711a      	strb	r2, [r3, #4]
            pktStatus->Params.Gfsk.RssiSync = -status[1] >> 1;
 801f02e:	7b7b      	ldrb	r3, [r7, #13]
 801f030:	425b      	negs	r3, r3
 801f032:	105b      	asrs	r3, r3, #1
 801f034:	b25a      	sxtb	r2, r3
 801f036:	687b      	ldr	r3, [r7, #4]
 801f038:	719a      	strb	r2, [r3, #6]
            pktStatus->Params.Gfsk.RssiAvg = -status[2] >> 1;
 801f03a:	7bbb      	ldrb	r3, [r7, #14]
 801f03c:	425b      	negs	r3, r3
 801f03e:	105b      	asrs	r3, r3, #1
 801f040:	b25a      	sxtb	r2, r3
 801f042:	687b      	ldr	r3, [r7, #4]
 801f044:	715a      	strb	r2, [r3, #5]
            pktStatus->Params.Gfsk.FreqError = 0;
 801f046:	687b      	ldr	r3, [r7, #4]
 801f048:	2200      	movs	r2, #0
 801f04a:	609a      	str	r2, [r3, #8]
            break;
 801f04c:	e020      	b.n	801f090 <SUBGRF_GetPacketStatus+0x98>

        case PACKET_TYPE_LORA:
            pktStatus->Params.LoRa.RssiPkt = -status[0] >> 1;
 801f04e:	7b3b      	ldrb	r3, [r7, #12]
 801f050:	425b      	negs	r3, r3
 801f052:	105b      	asrs	r3, r3, #1
 801f054:	b25a      	sxtb	r2, r3
 801f056:	687b      	ldr	r3, [r7, #4]
 801f058:	731a      	strb	r2, [r3, #12]
            // Returns SNR value [dB] rounded to the nearest integer value
            pktStatus->Params.LoRa.SnrPkt = ( ( ( int8_t )status[1] ) + 2 ) >> 2;
 801f05a:	7b7b      	ldrb	r3, [r7, #13]
 801f05c:	b25b      	sxtb	r3, r3
 801f05e:	3302      	adds	r3, #2
 801f060:	109b      	asrs	r3, r3, #2
 801f062:	b25a      	sxtb	r2, r3
 801f064:	687b      	ldr	r3, [r7, #4]
 801f066:	735a      	strb	r2, [r3, #13]
            pktStatus->Params.LoRa.SignalRssiPkt = -status[2] >> 1;
 801f068:	7bbb      	ldrb	r3, [r7, #14]
 801f06a:	425b      	negs	r3, r3
 801f06c:	105b      	asrs	r3, r3, #1
 801f06e:	b25a      	sxtb	r2, r3
 801f070:	687b      	ldr	r3, [r7, #4]
 801f072:	739a      	strb	r2, [r3, #14]
            pktStatus->Params.LoRa.FreqError = FrequencyError;
 801f074:	4b09      	ldr	r3, [pc, #36]	; (801f09c <SUBGRF_GetPacketStatus+0xa4>)
 801f076:	681a      	ldr	r2, [r3, #0]
 801f078:	687b      	ldr	r3, [r7, #4]
 801f07a:	611a      	str	r2, [r3, #16]
            break;
 801f07c:	e008      	b.n	801f090 <SUBGRF_GetPacketStatus+0x98>

        default:
        case PACKET_TYPE_NONE:
            // In that specific case, we set everything in the pktStatus to zeros
            // and reset the packet type accordingly
            RADIO_MEMSET8( pktStatus, 0, sizeof( PacketStatus_t ) );
 801f07e:	2214      	movs	r2, #20
 801f080:	2100      	movs	r1, #0
 801f082:	6878      	ldr	r0, [r7, #4]
 801f084:	f000 fa63 	bl	801f54e <UTIL_MEM_set_8>
            pktStatus->packetType = PACKET_TYPE_NONE;
 801f088:	687b      	ldr	r3, [r7, #4]
 801f08a:	220f      	movs	r2, #15
 801f08c:	701a      	strb	r2, [r3, #0]
            break;
 801f08e:	bf00      	nop
    }
}
 801f090:	bf00      	nop
 801f092:	3710      	adds	r7, #16
 801f094:	46bd      	mov	sp, r7
 801f096:	bd80      	pop	{r7, pc}
 801f098:	20001d80 	.word	0x20001d80
 801f09c:	20001834 	.word	0x20001834

0801f0a0 <SUBGRF_WriteRegister>:
    buf[1] = ( uint8_t )( ( uint16_t )irq & 0x00FF );
    SUBGRF_WriteCommand( RADIO_CLR_IRQSTATUS, buf, 2 );
}

void SUBGRF_WriteRegister( uint16_t addr, uint8_t data )
{
 801f0a0:	b580      	push	{r7, lr}
 801f0a2:	b082      	sub	sp, #8
 801f0a4:	af00      	add	r7, sp, #0
 801f0a6:	4603      	mov	r3, r0
 801f0a8:	460a      	mov	r2, r1
 801f0aa:	80fb      	strh	r3, [r7, #6]
 801f0ac:	4613      	mov	r3, r2
 801f0ae:	717b      	strb	r3, [r7, #5]
    HAL_SUBGHZ_WriteRegisters( &hsubghz, addr, (uint8_t*)&data, 1 );
 801f0b0:	1d7a      	adds	r2, r7, #5
 801f0b2:	88f9      	ldrh	r1, [r7, #6]
 801f0b4:	2301      	movs	r3, #1
 801f0b6:	4803      	ldr	r0, [pc, #12]	; (801f0c4 <SUBGRF_WriteRegister+0x24>)
 801f0b8:	f7ed f910 	bl	800c2dc <HAL_SUBGHZ_WriteRegisters>
}
 801f0bc:	bf00      	nop
 801f0be:	3708      	adds	r7, #8
 801f0c0:	46bd      	mov	sp, r7
 801f0c2:	bd80      	pop	{r7, pc}
 801f0c4:	20001d80 	.word	0x20001d80

0801f0c8 <SUBGRF_ReadRegister>:

uint8_t SUBGRF_ReadRegister( uint16_t addr )
{
 801f0c8:	b580      	push	{r7, lr}
 801f0ca:	b084      	sub	sp, #16
 801f0cc:	af00      	add	r7, sp, #0
 801f0ce:	4603      	mov	r3, r0
 801f0d0:	80fb      	strh	r3, [r7, #6]
    uint8_t data;
    HAL_SUBGHZ_ReadRegisters( &hsubghz, addr, &data, 1 );
 801f0d2:	f107 020f 	add.w	r2, r7, #15
 801f0d6:	88f9      	ldrh	r1, [r7, #6]
 801f0d8:	2301      	movs	r3, #1
 801f0da:	4804      	ldr	r0, [pc, #16]	; (801f0ec <SUBGRF_ReadRegister+0x24>)
 801f0dc:	f7ed f95d 	bl	800c39a <HAL_SUBGHZ_ReadRegisters>
    return data;
 801f0e0:	7bfb      	ldrb	r3, [r7, #15]
}
 801f0e2:	4618      	mov	r0, r3
 801f0e4:	3710      	adds	r7, #16
 801f0e6:	46bd      	mov	sp, r7
 801f0e8:	bd80      	pop	{r7, pc}
 801f0ea:	bf00      	nop
 801f0ec:	20001d80 	.word	0x20001d80

0801f0f0 <SUBGRF_WriteRegisters>:

void SUBGRF_WriteRegisters( uint16_t address, uint8_t *buffer, uint16_t size )
{
 801f0f0:	b580      	push	{r7, lr}
 801f0f2:	b082      	sub	sp, #8
 801f0f4:	af00      	add	r7, sp, #0
 801f0f6:	4603      	mov	r3, r0
 801f0f8:	6039      	str	r1, [r7, #0]
 801f0fa:	80fb      	strh	r3, [r7, #6]
 801f0fc:	4613      	mov	r3, r2
 801f0fe:	80bb      	strh	r3, [r7, #4]
    HAL_SUBGHZ_WriteRegisters( &hsubghz, address, buffer, size );
 801f100:	88bb      	ldrh	r3, [r7, #4]
 801f102:	88f9      	ldrh	r1, [r7, #6]
 801f104:	683a      	ldr	r2, [r7, #0]
 801f106:	4803      	ldr	r0, [pc, #12]	; (801f114 <SUBGRF_WriteRegisters+0x24>)
 801f108:	f7ed f8e8 	bl	800c2dc <HAL_SUBGHZ_WriteRegisters>
}
 801f10c:	bf00      	nop
 801f10e:	3708      	adds	r7, #8
 801f110:	46bd      	mov	sp, r7
 801f112:	bd80      	pop	{r7, pc}
 801f114:	20001d80 	.word	0x20001d80

0801f118 <SUBGRF_ReadRegisters>:

void SUBGRF_ReadRegisters( uint16_t address, uint8_t *buffer, uint16_t size )
{
 801f118:	b580      	push	{r7, lr}
 801f11a:	b082      	sub	sp, #8
 801f11c:	af00      	add	r7, sp, #0
 801f11e:	4603      	mov	r3, r0
 801f120:	6039      	str	r1, [r7, #0]
 801f122:	80fb      	strh	r3, [r7, #6]
 801f124:	4613      	mov	r3, r2
 801f126:	80bb      	strh	r3, [r7, #4]
    HAL_SUBGHZ_ReadRegisters( &hsubghz, address, buffer, size );
 801f128:	88bb      	ldrh	r3, [r7, #4]
 801f12a:	88f9      	ldrh	r1, [r7, #6]
 801f12c:	683a      	ldr	r2, [r7, #0]
 801f12e:	4803      	ldr	r0, [pc, #12]	; (801f13c <SUBGRF_ReadRegisters+0x24>)
 801f130:	f7ed f933 	bl	800c39a <HAL_SUBGHZ_ReadRegisters>
}
 801f134:	bf00      	nop
 801f136:	3708      	adds	r7, #8
 801f138:	46bd      	mov	sp, r7
 801f13a:	bd80      	pop	{r7, pc}
 801f13c:	20001d80 	.word	0x20001d80

0801f140 <SUBGRF_WriteBuffer>:

void SUBGRF_WriteBuffer( uint8_t offset, uint8_t *buffer, uint8_t size )
{
 801f140:	b580      	push	{r7, lr}
 801f142:	b082      	sub	sp, #8
 801f144:	af00      	add	r7, sp, #0
 801f146:	4603      	mov	r3, r0
 801f148:	6039      	str	r1, [r7, #0]
 801f14a:	71fb      	strb	r3, [r7, #7]
 801f14c:	4613      	mov	r3, r2
 801f14e:	71bb      	strb	r3, [r7, #6]
    HAL_SUBGHZ_WriteBuffer( &hsubghz, offset, buffer, size );
 801f150:	79bb      	ldrb	r3, [r7, #6]
 801f152:	b29b      	uxth	r3, r3
 801f154:	79f9      	ldrb	r1, [r7, #7]
 801f156:	683a      	ldr	r2, [r7, #0]
 801f158:	4803      	ldr	r0, [pc, #12]	; (801f168 <SUBGRF_WriteBuffer+0x28>)
 801f15a:	f7ed fa32 	bl	800c5c2 <HAL_SUBGHZ_WriteBuffer>
}
 801f15e:	bf00      	nop
 801f160:	3708      	adds	r7, #8
 801f162:	46bd      	mov	sp, r7
 801f164:	bd80      	pop	{r7, pc}
 801f166:	bf00      	nop
 801f168:	20001d80 	.word	0x20001d80

0801f16c <SUBGRF_ReadBuffer>:

void SUBGRF_ReadBuffer( uint8_t offset, uint8_t *buffer, uint8_t size )
{
 801f16c:	b580      	push	{r7, lr}
 801f16e:	b082      	sub	sp, #8
 801f170:	af00      	add	r7, sp, #0
 801f172:	4603      	mov	r3, r0
 801f174:	6039      	str	r1, [r7, #0]
 801f176:	71fb      	strb	r3, [r7, #7]
 801f178:	4613      	mov	r3, r2
 801f17a:	71bb      	strb	r3, [r7, #6]
    HAL_SUBGHZ_ReadBuffer( &hsubghz, offset, buffer, size );
 801f17c:	79bb      	ldrb	r3, [r7, #6]
 801f17e:	b29b      	uxth	r3, r3
 801f180:	79f9      	ldrb	r1, [r7, #7]
 801f182:	683a      	ldr	r2, [r7, #0]
 801f184:	4803      	ldr	r0, [pc, #12]	; (801f194 <SUBGRF_ReadBuffer+0x28>)
 801f186:	f7ed fa6f 	bl	800c668 <HAL_SUBGHZ_ReadBuffer>
}
 801f18a:	bf00      	nop
 801f18c:	3708      	adds	r7, #8
 801f18e:	46bd      	mov	sp, r7
 801f190:	bd80      	pop	{r7, pc}
 801f192:	bf00      	nop
 801f194:	20001d80 	.word	0x20001d80

0801f198 <SUBGRF_SetSwitch>:

void SUBGRF_SetSwitch( uint8_t paSelect, RFState_t rxtx )
{
 801f198:	b580      	push	{r7, lr}
 801f19a:	b084      	sub	sp, #16
 801f19c:	af00      	add	r7, sp, #0
 801f19e:	4603      	mov	r3, r0
 801f1a0:	460a      	mov	r2, r1
 801f1a2:	71fb      	strb	r3, [r7, #7]
 801f1a4:	4613      	mov	r3, r2
 801f1a6:	71bb      	strb	r3, [r7, #6]
    RBI_Switch_TypeDef state = RBI_SWITCH_RX;
 801f1a8:	2301      	movs	r3, #1
 801f1aa:	73fb      	strb	r3, [r7, #15]

    if (rxtx == RFSWITCH_TX)
 801f1ac:	79bb      	ldrb	r3, [r7, #6]
 801f1ae:	2b01      	cmp	r3, #1
 801f1b0:	d10d      	bne.n	801f1ce <SUBGRF_SetSwitch+0x36>
    {
        if (paSelect == RFO_LP)
 801f1b2:	79fb      	ldrb	r3, [r7, #7]
 801f1b4:	2b01      	cmp	r3, #1
 801f1b6:	d104      	bne.n	801f1c2 <SUBGRF_SetSwitch+0x2a>
        {
            state = RBI_SWITCH_RFO_LP;
 801f1b8:	2302      	movs	r3, #2
 801f1ba:	73fb      	strb	r3, [r7, #15]
            Radio_SMPS_Set(SMPS_DRIVE_SETTING_MAX);
 801f1bc:	2004      	movs	r0, #4
 801f1be:	f000 f8df 	bl	801f380 <Radio_SMPS_Set>
        }
        if (paSelect == RFO_HP)
 801f1c2:	79fb      	ldrb	r3, [r7, #7]
 801f1c4:	2b02      	cmp	r3, #2
 801f1c6:	d107      	bne.n	801f1d8 <SUBGRF_SetSwitch+0x40>
        {
            state = RBI_SWITCH_RFO_HP;
 801f1c8:	2303      	movs	r3, #3
 801f1ca:	73fb      	strb	r3, [r7, #15]
 801f1cc:	e004      	b.n	801f1d8 <SUBGRF_SetSwitch+0x40>
        }
    }
    else
    {
        if (rxtx == RFSWITCH_RX)
 801f1ce:	79bb      	ldrb	r3, [r7, #6]
 801f1d0:	2b00      	cmp	r3, #0
 801f1d2:	d101      	bne.n	801f1d8 <SUBGRF_SetSwitch+0x40>
        {
            state = RBI_SWITCH_RX;
 801f1d4:	2301      	movs	r3, #1
 801f1d6:	73fb      	strb	r3, [r7, #15]
        }
    }
    RBI_ConfigRFSwitch(state);
 801f1d8:	7bfb      	ldrb	r3, [r7, #15]
 801f1da:	4618      	mov	r0, r3
 801f1dc:	f7f0 f81a 	bl	800f214 <RBI_ConfigRFSwitch>
}
 801f1e0:	bf00      	nop
 801f1e2:	3710      	adds	r7, #16
 801f1e4:	46bd      	mov	sp, r7
 801f1e6:	bd80      	pop	{r7, pc}

0801f1e8 <SUBGRF_SetRfTxPower>:

uint8_t SUBGRF_SetRfTxPower( int8_t power ) 
{
 801f1e8:	b580      	push	{r7, lr}
 801f1ea:	b084      	sub	sp, #16
 801f1ec:	af00      	add	r7, sp, #0
 801f1ee:	4603      	mov	r3, r0
 801f1f0:	71fb      	strb	r3, [r7, #7]
    uint8_t paSelect= RFO_LP;
 801f1f2:	2301      	movs	r3, #1
 801f1f4:	73fb      	strb	r3, [r7, #15]

    int32_t TxConfig = RBI_GetTxConfig();
 801f1f6:	f7f0 f869 	bl	800f2cc <RBI_GetTxConfig>
 801f1fa:	60b8      	str	r0, [r7, #8]

    switch (TxConfig)
 801f1fc:	68bb      	ldr	r3, [r7, #8]
 801f1fe:	2b02      	cmp	r3, #2
 801f200:	d016      	beq.n	801f230 <SUBGRF_SetRfTxPower+0x48>
 801f202:	68bb      	ldr	r3, [r7, #8]
 801f204:	2b02      	cmp	r3, #2
 801f206:	dc16      	bgt.n	801f236 <SUBGRF_SetRfTxPower+0x4e>
 801f208:	68bb      	ldr	r3, [r7, #8]
 801f20a:	2b00      	cmp	r3, #0
 801f20c:	d003      	beq.n	801f216 <SUBGRF_SetRfTxPower+0x2e>
 801f20e:	68bb      	ldr	r3, [r7, #8]
 801f210:	2b01      	cmp	r3, #1
 801f212:	d00a      	beq.n	801f22a <SUBGRF_SetRfTxPower+0x42>
        {
            paSelect = RFO_HP;
            break;
        }
        default:
            break;
 801f214:	e00f      	b.n	801f236 <SUBGRF_SetRfTxPower+0x4e>
            if (power > 15)
 801f216:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801f21a:	2b0f      	cmp	r3, #15
 801f21c:	dd02      	ble.n	801f224 <SUBGRF_SetRfTxPower+0x3c>
                paSelect = RFO_HP;
 801f21e:	2302      	movs	r3, #2
 801f220:	73fb      	strb	r3, [r7, #15]
            break;
 801f222:	e009      	b.n	801f238 <SUBGRF_SetRfTxPower+0x50>
                paSelect = RFO_LP;
 801f224:	2301      	movs	r3, #1
 801f226:	73fb      	strb	r3, [r7, #15]
            break;
 801f228:	e006      	b.n	801f238 <SUBGRF_SetRfTxPower+0x50>
            paSelect = RFO_LP;
 801f22a:	2301      	movs	r3, #1
 801f22c:	73fb      	strb	r3, [r7, #15]
            break;
 801f22e:	e003      	b.n	801f238 <SUBGRF_SetRfTxPower+0x50>
            paSelect = RFO_HP;
 801f230:	2302      	movs	r3, #2
 801f232:	73fb      	strb	r3, [r7, #15]
            break;
 801f234:	e000      	b.n	801f238 <SUBGRF_SetRfTxPower+0x50>
            break;
 801f236:	bf00      	nop
    }

    SUBGRF_SetTxParams( paSelect, power, RADIO_RAMP_40_US );
 801f238:	f997 1007 	ldrsb.w	r1, [r7, #7]
 801f23c:	7bfb      	ldrb	r3, [r7, #15]
 801f23e:	2202      	movs	r2, #2
 801f240:	4618      	mov	r0, r3
 801f242:	f7ff fca3 	bl	801eb8c <SUBGRF_SetTxParams>

    return paSelect;
 801f246:	7bfb      	ldrb	r3, [r7, #15]
}
 801f248:	4618      	mov	r0, r3
 801f24a:	3710      	adds	r7, #16
 801f24c:	46bd      	mov	sp, r7
 801f24e:	bd80      	pop	{r7, pc}

0801f250 <SUBGRF_GetRadioWakeUpTime>:

uint32_t SUBGRF_GetRadioWakeUpTime( void )
{
 801f250:	b580      	push	{r7, lr}
 801f252:	af00      	add	r7, sp, #0
    return ( uint32_t ) RBI_GetWakeUpTime();
 801f254:	f7f0 f841 	bl	800f2da <RBI_GetWakeUpTime>
 801f258:	4603      	mov	r3, r0
}
 801f25a:	4618      	mov	r0, r3
 801f25c:	bd80      	pop	{r7, pc}
	...

0801f260 <HAL_SUBGHZ_TxCpltCallback>:

/* HAL_SUBGHz Callbacks definitions */ 
void HAL_SUBGHZ_TxCpltCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 801f260:	b580      	push	{r7, lr}
 801f262:	b082      	sub	sp, #8
 801f264:	af00      	add	r7, sp, #0
 801f266:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_TX_DONE );
 801f268:	4b03      	ldr	r3, [pc, #12]	; (801f278 <HAL_SUBGHZ_TxCpltCallback+0x18>)
 801f26a:	681b      	ldr	r3, [r3, #0]
 801f26c:	2001      	movs	r0, #1
 801f26e:	4798      	blx	r3
}
 801f270:	bf00      	nop
 801f272:	3708      	adds	r7, #8
 801f274:	46bd      	mov	sp, r7
 801f276:	bd80      	pop	{r7, pc}
 801f278:	2000183c 	.word	0x2000183c

0801f27c <HAL_SUBGHZ_RxCpltCallback>:

void HAL_SUBGHZ_RxCpltCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 801f27c:	b580      	push	{r7, lr}
 801f27e:	b082      	sub	sp, #8
 801f280:	af00      	add	r7, sp, #0
 801f282:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_RX_DONE );
 801f284:	4b03      	ldr	r3, [pc, #12]	; (801f294 <HAL_SUBGHZ_RxCpltCallback+0x18>)
 801f286:	681b      	ldr	r3, [r3, #0]
 801f288:	2002      	movs	r0, #2
 801f28a:	4798      	blx	r3
}
 801f28c:	bf00      	nop
 801f28e:	3708      	adds	r7, #8
 801f290:	46bd      	mov	sp, r7
 801f292:	bd80      	pop	{r7, pc}
 801f294:	2000183c 	.word	0x2000183c

0801f298 <HAL_SUBGHZ_CRCErrorCallback>:

void HAL_SUBGHZ_CRCErrorCallback (SUBGHZ_HandleTypeDef *hsubghz)
{
 801f298:	b580      	push	{r7, lr}
 801f29a:	b082      	sub	sp, #8
 801f29c:	af00      	add	r7, sp, #0
 801f29e:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_CRC_ERROR);
 801f2a0:	4b03      	ldr	r3, [pc, #12]	; (801f2b0 <HAL_SUBGHZ_CRCErrorCallback+0x18>)
 801f2a2:	681b      	ldr	r3, [r3, #0]
 801f2a4:	2040      	movs	r0, #64	; 0x40
 801f2a6:	4798      	blx	r3
}
 801f2a8:	bf00      	nop
 801f2aa:	3708      	adds	r7, #8
 801f2ac:	46bd      	mov	sp, r7
 801f2ae:	bd80      	pop	{r7, pc}
 801f2b0:	2000183c 	.word	0x2000183c

0801f2b4 <HAL_SUBGHZ_CADStatusCallback>:

void HAL_SUBGHZ_CADStatusCallback(SUBGHZ_HandleTypeDef *hsubghz, HAL_SUBGHZ_CadStatusTypeDef cadstatus)
{
 801f2b4:	b580      	push	{r7, lr}
 801f2b6:	b082      	sub	sp, #8
 801f2b8:	af00      	add	r7, sp, #0
 801f2ba:	6078      	str	r0, [r7, #4]
 801f2bc:	460b      	mov	r3, r1
 801f2be:	70fb      	strb	r3, [r7, #3]
    switch (cadstatus)
 801f2c0:	78fb      	ldrb	r3, [r7, #3]
 801f2c2:	2b00      	cmp	r3, #0
 801f2c4:	d002      	beq.n	801f2cc <HAL_SUBGHZ_CADStatusCallback+0x18>
 801f2c6:	2b01      	cmp	r3, #1
 801f2c8:	d005      	beq.n	801f2d6 <HAL_SUBGHZ_CADStatusCallback+0x22>
            break;
        case HAL_SUBGHZ_CAD_DETECTED:
            RadioOnDioIrqCb( IRQ_CAD_DETECTED);
            break;
        default:
            break;
 801f2ca:	e00a      	b.n	801f2e2 <HAL_SUBGHZ_CADStatusCallback+0x2e>
            RadioOnDioIrqCb( IRQ_CAD_CLEAR);
 801f2cc:	4b07      	ldr	r3, [pc, #28]	; (801f2ec <HAL_SUBGHZ_CADStatusCallback+0x38>)
 801f2ce:	681b      	ldr	r3, [r3, #0]
 801f2d0:	2080      	movs	r0, #128	; 0x80
 801f2d2:	4798      	blx	r3
            break;
 801f2d4:	e005      	b.n	801f2e2 <HAL_SUBGHZ_CADStatusCallback+0x2e>
            RadioOnDioIrqCb( IRQ_CAD_DETECTED);
 801f2d6:	4b05      	ldr	r3, [pc, #20]	; (801f2ec <HAL_SUBGHZ_CADStatusCallback+0x38>)
 801f2d8:	681b      	ldr	r3, [r3, #0]
 801f2da:	f44f 7080 	mov.w	r0, #256	; 0x100
 801f2de:	4798      	blx	r3
            break;
 801f2e0:	bf00      	nop
    }
}
 801f2e2:	bf00      	nop
 801f2e4:	3708      	adds	r7, #8
 801f2e6:	46bd      	mov	sp, r7
 801f2e8:	bd80      	pop	{r7, pc}
 801f2ea:	bf00      	nop
 801f2ec:	2000183c 	.word	0x2000183c

0801f2f0 <HAL_SUBGHZ_RxTxTimeoutCallback>:

void HAL_SUBGHZ_RxTxTimeoutCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 801f2f0:	b580      	push	{r7, lr}
 801f2f2:	b082      	sub	sp, #8
 801f2f4:	af00      	add	r7, sp, #0
 801f2f6:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_RX_TX_TIMEOUT );
 801f2f8:	4b04      	ldr	r3, [pc, #16]	; (801f30c <HAL_SUBGHZ_RxTxTimeoutCallback+0x1c>)
 801f2fa:	681b      	ldr	r3, [r3, #0]
 801f2fc:	f44f 7000 	mov.w	r0, #512	; 0x200
 801f300:	4798      	blx	r3
}
 801f302:	bf00      	nop
 801f304:	3708      	adds	r7, #8
 801f306:	46bd      	mov	sp, r7
 801f308:	bd80      	pop	{r7, pc}
 801f30a:	bf00      	nop
 801f30c:	2000183c 	.word	0x2000183c

0801f310 <HAL_SUBGHZ_HeaderErrorCallback>:

void HAL_SUBGHZ_HeaderErrorCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 801f310:	b580      	push	{r7, lr}
 801f312:	b082      	sub	sp, #8
 801f314:	af00      	add	r7, sp, #0
 801f316:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_HEADER_ERROR );
 801f318:	4b03      	ldr	r3, [pc, #12]	; (801f328 <HAL_SUBGHZ_HeaderErrorCallback+0x18>)
 801f31a:	681b      	ldr	r3, [r3, #0]
 801f31c:	2020      	movs	r0, #32
 801f31e:	4798      	blx	r3
}
 801f320:	bf00      	nop
 801f322:	3708      	adds	r7, #8
 801f324:	46bd      	mov	sp, r7
 801f326:	bd80      	pop	{r7, pc}
 801f328:	2000183c 	.word	0x2000183c

0801f32c <HAL_SUBGHZ_PreambleDetectedCallback>:

void HAL_SUBGHZ_PreambleDetectedCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 801f32c:	b580      	push	{r7, lr}
 801f32e:	b082      	sub	sp, #8
 801f330:	af00      	add	r7, sp, #0
 801f332:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_PREAMBLE_DETECTED );
 801f334:	4b03      	ldr	r3, [pc, #12]	; (801f344 <HAL_SUBGHZ_PreambleDetectedCallback+0x18>)
 801f336:	681b      	ldr	r3, [r3, #0]
 801f338:	2004      	movs	r0, #4
 801f33a:	4798      	blx	r3
}
 801f33c:	bf00      	nop
 801f33e:	3708      	adds	r7, #8
 801f340:	46bd      	mov	sp, r7
 801f342:	bd80      	pop	{r7, pc}
 801f344:	2000183c 	.word	0x2000183c

0801f348 <HAL_SUBGHZ_SyncWordValidCallback>:

void HAL_SUBGHZ_SyncWordValidCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 801f348:	b580      	push	{r7, lr}
 801f34a:	b082      	sub	sp, #8
 801f34c:	af00      	add	r7, sp, #0
 801f34e:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_SYNCWORD_VALID );
 801f350:	4b03      	ldr	r3, [pc, #12]	; (801f360 <HAL_SUBGHZ_SyncWordValidCallback+0x18>)
 801f352:	681b      	ldr	r3, [r3, #0]
 801f354:	2008      	movs	r0, #8
 801f356:	4798      	blx	r3
}
 801f358:	bf00      	nop
 801f35a:	3708      	adds	r7, #8
 801f35c:	46bd      	mov	sp, r7
 801f35e:	bd80      	pop	{r7, pc}
 801f360:	2000183c 	.word	0x2000183c

0801f364 <HAL_SUBGHZ_HeaderValidCallback>:

void HAL_SUBGHZ_HeaderValidCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 801f364:	b580      	push	{r7, lr}
 801f366:	b082      	sub	sp, #8
 801f368:	af00      	add	r7, sp, #0
 801f36a:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_HEADER_VALID );
 801f36c:	4b03      	ldr	r3, [pc, #12]	; (801f37c <HAL_SUBGHZ_HeaderValidCallback+0x18>)
 801f36e:	681b      	ldr	r3, [r3, #0]
 801f370:	2010      	movs	r0, #16
 801f372:	4798      	blx	r3
}
 801f374:	bf00      	nop
 801f376:	3708      	adds	r7, #8
 801f378:	46bd      	mov	sp, r7
 801f37a:	bd80      	pop	{r7, pc}
 801f37c:	2000183c 	.word	0x2000183c

0801f380 <Radio_SMPS_Set>:

static void Radio_SMPS_Set(uint8_t level)
{
 801f380:	b580      	push	{r7, lr}
 801f382:	b084      	sub	sp, #16
 801f384:	af00      	add	r7, sp, #0
 801f386:	4603      	mov	r3, r0
 801f388:	71fb      	strb	r3, [r7, #7]
  if ( 1U == RBI_IsDCDC() )
 801f38a:	f7ef ffb4 	bl	800f2f6 <RBI_IsDCDC>
 801f38e:	4603      	mov	r3, r0
 801f390:	2b01      	cmp	r3, #1
 801f392:	d112      	bne.n	801f3ba <Radio_SMPS_Set+0x3a>
  {
    uint8_t modReg;
    modReg= SUBGRF_ReadRegister(SUBGHZ_SMPSC2R);
 801f394:	f640 1023 	movw	r0, #2339	; 0x923
 801f398:	f7ff fe96 	bl	801f0c8 <SUBGRF_ReadRegister>
 801f39c:	4603      	mov	r3, r0
 801f39e:	73fb      	strb	r3, [r7, #15]
    modReg&= (~SMPS_DRV_MASK);
 801f3a0:	7bfb      	ldrb	r3, [r7, #15]
 801f3a2:	f023 0306 	bic.w	r3, r3, #6
 801f3a6:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteRegister(SUBGHZ_SMPSC2R, modReg | level);
 801f3a8:	7bfa      	ldrb	r2, [r7, #15]
 801f3aa:	79fb      	ldrb	r3, [r7, #7]
 801f3ac:	4313      	orrs	r3, r2
 801f3ae:	b2db      	uxtb	r3, r3
 801f3b0:	4619      	mov	r1, r3
 801f3b2:	f640 1023 	movw	r0, #2339	; 0x923
 801f3b6:	f7ff fe73 	bl	801f0a0 <SUBGRF_WriteRegister>
  }
}
 801f3ba:	bf00      	nop
 801f3bc:	3710      	adds	r7, #16
 801f3be:	46bd      	mov	sp, r7
 801f3c0:	bd80      	pop	{r7, pc}
	...

0801f3c4 <UTIL_LPM_Init>:

/** @addtogroup TINY_LPM_Exported_function
  * @{
  */
void UTIL_LPM_Init( void )
{
 801f3c4:	b480      	push	{r7}
 801f3c6:	af00      	add	r7, sp, #0
  StopModeDisable = UTIL_LPM_NO_BIT_SET;
 801f3c8:	4b04      	ldr	r3, [pc, #16]	; (801f3dc <UTIL_LPM_Init+0x18>)
 801f3ca:	2200      	movs	r2, #0
 801f3cc:	601a      	str	r2, [r3, #0]
  OffModeDisable = UTIL_LPM_NO_BIT_SET;
 801f3ce:	4b04      	ldr	r3, [pc, #16]	; (801f3e0 <UTIL_LPM_Init+0x1c>)
 801f3d0:	2200      	movs	r2, #0
 801f3d2:	601a      	str	r2, [r3, #0]
  UTIL_LPM_INIT_CRITICAL_SECTION( );
}
 801f3d4:	bf00      	nop
 801f3d6:	46bd      	mov	sp, r7
 801f3d8:	bc80      	pop	{r7}
 801f3da:	4770      	bx	lr
 801f3dc:	20001840 	.word	0x20001840
 801f3e0:	20001844 	.word	0x20001844

0801f3e4 <UTIL_LPM_SetStopMode>:
void UTIL_LPM_DeInit( void )
{
}

void UTIL_LPM_SetStopMode( UTIL_LPM_bm_t lpm_id_bm, UTIL_LPM_State_t state )
{
 801f3e4:	b480      	push	{r7}
 801f3e6:	b087      	sub	sp, #28
 801f3e8:	af00      	add	r7, sp, #0
 801f3ea:	6078      	str	r0, [r7, #4]
 801f3ec:	460b      	mov	r3, r1
 801f3ee:	70fb      	strb	r3, [r7, #3]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801f3f0:	f3ef 8310 	mrs	r3, PRIMASK
 801f3f4:	613b      	str	r3, [r7, #16]
  return(result);
 801f3f6:	693b      	ldr	r3, [r7, #16]
  UTIL_LPM_ENTER_CRITICAL_SECTION( );
 801f3f8:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801f3fa:	b672      	cpsid	i
}
 801f3fc:	bf00      	nop
  
  switch( state )
 801f3fe:	78fb      	ldrb	r3, [r7, #3]
 801f400:	2b00      	cmp	r3, #0
 801f402:	d008      	beq.n	801f416 <UTIL_LPM_SetStopMode+0x32>
 801f404:	2b01      	cmp	r3, #1
 801f406:	d10e      	bne.n	801f426 <UTIL_LPM_SetStopMode+0x42>
  {
  case UTIL_LPM_DISABLE:
    {
      StopModeDisable |= lpm_id_bm;
 801f408:	4b0d      	ldr	r3, [pc, #52]	; (801f440 <UTIL_LPM_SetStopMode+0x5c>)
 801f40a:	681a      	ldr	r2, [r3, #0]
 801f40c:	687b      	ldr	r3, [r7, #4]
 801f40e:	4313      	orrs	r3, r2
 801f410:	4a0b      	ldr	r2, [pc, #44]	; (801f440 <UTIL_LPM_SetStopMode+0x5c>)
 801f412:	6013      	str	r3, [r2, #0]
      break;
 801f414:	e008      	b.n	801f428 <UTIL_LPM_SetStopMode+0x44>
    }
  case UTIL_LPM_ENABLE:
    {
      StopModeDisable &= ( ~lpm_id_bm );
 801f416:	687b      	ldr	r3, [r7, #4]
 801f418:	43da      	mvns	r2, r3
 801f41a:	4b09      	ldr	r3, [pc, #36]	; (801f440 <UTIL_LPM_SetStopMode+0x5c>)
 801f41c:	681b      	ldr	r3, [r3, #0]
 801f41e:	4013      	ands	r3, r2
 801f420:	4a07      	ldr	r2, [pc, #28]	; (801f440 <UTIL_LPM_SetStopMode+0x5c>)
 801f422:	6013      	str	r3, [r2, #0]
      break;
 801f424:	e000      	b.n	801f428 <UTIL_LPM_SetStopMode+0x44>
    }
  default :
    {
      break;
 801f426:	bf00      	nop
 801f428:	697b      	ldr	r3, [r7, #20]
 801f42a:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801f42c:	68fb      	ldr	r3, [r7, #12]
 801f42e:	f383 8810 	msr	PRIMASK, r3
}
 801f432:	bf00      	nop
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}
 801f434:	bf00      	nop
 801f436:	371c      	adds	r7, #28
 801f438:	46bd      	mov	sp, r7
 801f43a:	bc80      	pop	{r7}
 801f43c:	4770      	bx	lr
 801f43e:	bf00      	nop
 801f440:	20001840 	.word	0x20001840

0801f444 <UTIL_LPM_SetOffMode>:

void UTIL_LPM_SetOffMode( UTIL_LPM_bm_t lpm_id_bm, UTIL_LPM_State_t state )
{
 801f444:	b480      	push	{r7}
 801f446:	b087      	sub	sp, #28
 801f448:	af00      	add	r7, sp, #0
 801f44a:	6078      	str	r0, [r7, #4]
 801f44c:	460b      	mov	r3, r1
 801f44e:	70fb      	strb	r3, [r7, #3]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801f450:	f3ef 8310 	mrs	r3, PRIMASK
 801f454:	613b      	str	r3, [r7, #16]
  return(result);
 801f456:	693b      	ldr	r3, [r7, #16]
  UTIL_LPM_ENTER_CRITICAL_SECTION( );
 801f458:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801f45a:	b672      	cpsid	i
}
 801f45c:	bf00      	nop
  
  switch(state)
 801f45e:	78fb      	ldrb	r3, [r7, #3]
 801f460:	2b00      	cmp	r3, #0
 801f462:	d008      	beq.n	801f476 <UTIL_LPM_SetOffMode+0x32>
 801f464:	2b01      	cmp	r3, #1
 801f466:	d10e      	bne.n	801f486 <UTIL_LPM_SetOffMode+0x42>
  {
  case UTIL_LPM_DISABLE:
    {
      OffModeDisable |= lpm_id_bm;
 801f468:	4b0d      	ldr	r3, [pc, #52]	; (801f4a0 <UTIL_LPM_SetOffMode+0x5c>)
 801f46a:	681a      	ldr	r2, [r3, #0]
 801f46c:	687b      	ldr	r3, [r7, #4]
 801f46e:	4313      	orrs	r3, r2
 801f470:	4a0b      	ldr	r2, [pc, #44]	; (801f4a0 <UTIL_LPM_SetOffMode+0x5c>)
 801f472:	6013      	str	r3, [r2, #0]
      break;
 801f474:	e008      	b.n	801f488 <UTIL_LPM_SetOffMode+0x44>
    }
  case UTIL_LPM_ENABLE:
    {
      OffModeDisable &= ( ~lpm_id_bm );
 801f476:	687b      	ldr	r3, [r7, #4]
 801f478:	43da      	mvns	r2, r3
 801f47a:	4b09      	ldr	r3, [pc, #36]	; (801f4a0 <UTIL_LPM_SetOffMode+0x5c>)
 801f47c:	681b      	ldr	r3, [r3, #0]
 801f47e:	4013      	ands	r3, r2
 801f480:	4a07      	ldr	r2, [pc, #28]	; (801f4a0 <UTIL_LPM_SetOffMode+0x5c>)
 801f482:	6013      	str	r3, [r2, #0]
      break;
 801f484:	e000      	b.n	801f488 <UTIL_LPM_SetOffMode+0x44>
    }
  default :
    {
      break;
 801f486:	bf00      	nop
 801f488:	697b      	ldr	r3, [r7, #20]
 801f48a:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801f48c:	68fb      	ldr	r3, [r7, #12]
 801f48e:	f383 8810 	msr	PRIMASK, r3
}
 801f492:	bf00      	nop
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}
 801f494:	bf00      	nop
 801f496:	371c      	adds	r7, #28
 801f498:	46bd      	mov	sp, r7
 801f49a:	bc80      	pop	{r7}
 801f49c:	4770      	bx	lr
 801f49e:	bf00      	nop
 801f4a0:	20001844 	.word	0x20001844

0801f4a4 <UTIL_LPM_EnterLowPower>:

  return mode_selected;
}

void UTIL_LPM_EnterLowPower( void )
{
 801f4a4:	b580      	push	{r7, lr}
 801f4a6:	b084      	sub	sp, #16
 801f4a8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801f4aa:	f3ef 8310 	mrs	r3, PRIMASK
 801f4ae:	60bb      	str	r3, [r7, #8]
  return(result);
 801f4b0:	68bb      	ldr	r3, [r7, #8]
  UTIL_LPM_ENTER_CRITICAL_SECTION_ELP( );
 801f4b2:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 801f4b4:	b672      	cpsid	i
}
 801f4b6:	bf00      	nop

  if( StopModeDisable != UTIL_LPM_NO_BIT_SET )
 801f4b8:	4b12      	ldr	r3, [pc, #72]	; (801f504 <UTIL_LPM_EnterLowPower+0x60>)
 801f4ba:	681b      	ldr	r3, [r3, #0]
 801f4bc:	2b00      	cmp	r3, #0
 801f4be:	d006      	beq.n	801f4ce <UTIL_LPM_EnterLowPower+0x2a>
  {
    /**
     * At least one user disallows Stop Mode
     * SLEEP mode is required
     */
      UTIL_PowerDriver.EnterSleepMode( );
 801f4c0:	4b11      	ldr	r3, [pc, #68]	; (801f508 <UTIL_LPM_EnterLowPower+0x64>)
 801f4c2:	681b      	ldr	r3, [r3, #0]
 801f4c4:	4798      	blx	r3
      UTIL_PowerDriver.ExitSleepMode( );
 801f4c6:	4b10      	ldr	r3, [pc, #64]	; (801f508 <UTIL_LPM_EnterLowPower+0x64>)
 801f4c8:	685b      	ldr	r3, [r3, #4]
 801f4ca:	4798      	blx	r3
 801f4cc:	e010      	b.n	801f4f0 <UTIL_LPM_EnterLowPower+0x4c>
  }
  else
  { 
    if( OffModeDisable != UTIL_LPM_NO_BIT_SET )
 801f4ce:	4b0f      	ldr	r3, [pc, #60]	; (801f50c <UTIL_LPM_EnterLowPower+0x68>)
 801f4d0:	681b      	ldr	r3, [r3, #0]
 801f4d2:	2b00      	cmp	r3, #0
 801f4d4:	d006      	beq.n	801f4e4 <UTIL_LPM_EnterLowPower+0x40>
    {
      /**
       * At least one user disallows Off Mode
       * STOP mode is required
       */
        UTIL_PowerDriver.EnterStopMode( );
 801f4d6:	4b0c      	ldr	r3, [pc, #48]	; (801f508 <UTIL_LPM_EnterLowPower+0x64>)
 801f4d8:	689b      	ldr	r3, [r3, #8]
 801f4da:	4798      	blx	r3
        UTIL_PowerDriver.ExitStopMode( );
 801f4dc:	4b0a      	ldr	r3, [pc, #40]	; (801f508 <UTIL_LPM_EnterLowPower+0x64>)
 801f4de:	68db      	ldr	r3, [r3, #12]
 801f4e0:	4798      	blx	r3
 801f4e2:	e005      	b.n	801f4f0 <UTIL_LPM_EnterLowPower+0x4c>
    else
    {
      /**
       * OFF mode is required
       */
      UTIL_PowerDriver.EnterOffMode( );
 801f4e4:	4b08      	ldr	r3, [pc, #32]	; (801f508 <UTIL_LPM_EnterLowPower+0x64>)
 801f4e6:	691b      	ldr	r3, [r3, #16]
 801f4e8:	4798      	blx	r3
      UTIL_PowerDriver.ExitOffMode( );
 801f4ea:	4b07      	ldr	r3, [pc, #28]	; (801f508 <UTIL_LPM_EnterLowPower+0x64>)
 801f4ec:	695b      	ldr	r3, [r3, #20]
 801f4ee:	4798      	blx	r3
 801f4f0:	68fb      	ldr	r3, [r7, #12]
 801f4f2:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801f4f4:	687b      	ldr	r3, [r7, #4]
 801f4f6:	f383 8810 	msr	PRIMASK, r3
}
 801f4fa:	bf00      	nop
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION_ELP( );
}
 801f4fc:	bf00      	nop
 801f4fe:	3710      	adds	r7, #16
 801f500:	46bd      	mov	sp, r7
 801f502:	bd80      	pop	{r7, pc}
 801f504:	20001840 	.word	0x20001840
 801f508:	0802264c 	.word	0x0802264c
 801f50c:	20001844 	.word	0x20001844

0801f510 <UTIL_MEM_cpy_8>:
/* Global variables ----------------------------------------------------------*/
/* Private function prototypes -----------------------------------------------*/
/* Functions Definition ------------------------------------------------------*/

void UTIL_MEM_cpy_8( void *dst, const void *src, uint16_t size )
{
 801f510:	b480      	push	{r7}
 801f512:	b087      	sub	sp, #28
 801f514:	af00      	add	r7, sp, #0
 801f516:	60f8      	str	r0, [r7, #12]
 801f518:	60b9      	str	r1, [r7, #8]
 801f51a:	4613      	mov	r3, r2
 801f51c:	80fb      	strh	r3, [r7, #6]
  uint8_t* dst8= (uint8_t *) dst;
 801f51e:	68fb      	ldr	r3, [r7, #12]
 801f520:	617b      	str	r3, [r7, #20]
  uint8_t* src8= (uint8_t *) src;
 801f522:	68bb      	ldr	r3, [r7, #8]
 801f524:	613b      	str	r3, [r7, #16]

  while( size-- )
 801f526:	e007      	b.n	801f538 <UTIL_MEM_cpy_8+0x28>
    {
        *dst8++ = *src8++;
 801f528:	693a      	ldr	r2, [r7, #16]
 801f52a:	1c53      	adds	r3, r2, #1
 801f52c:	613b      	str	r3, [r7, #16]
 801f52e:	697b      	ldr	r3, [r7, #20]
 801f530:	1c59      	adds	r1, r3, #1
 801f532:	6179      	str	r1, [r7, #20]
 801f534:	7812      	ldrb	r2, [r2, #0]
 801f536:	701a      	strb	r2, [r3, #0]
  while( size-- )
 801f538:	88fb      	ldrh	r3, [r7, #6]
 801f53a:	1e5a      	subs	r2, r3, #1
 801f53c:	80fa      	strh	r2, [r7, #6]
 801f53e:	2b00      	cmp	r3, #0
 801f540:	d1f2      	bne.n	801f528 <UTIL_MEM_cpy_8+0x18>
    }
}
 801f542:	bf00      	nop
 801f544:	bf00      	nop
 801f546:	371c      	adds	r7, #28
 801f548:	46bd      	mov	sp, r7
 801f54a:	bc80      	pop	{r7}
 801f54c:	4770      	bx	lr

0801f54e <UTIL_MEM_set_8>:
        *dst8-- = *src8++;
    }
}

void UTIL_MEM_set_8( void *dst, uint8_t value, uint16_t size )
{
 801f54e:	b480      	push	{r7}
 801f550:	b085      	sub	sp, #20
 801f552:	af00      	add	r7, sp, #0
 801f554:	6078      	str	r0, [r7, #4]
 801f556:	460b      	mov	r3, r1
 801f558:	70fb      	strb	r3, [r7, #3]
 801f55a:	4613      	mov	r3, r2
 801f55c:	803b      	strh	r3, [r7, #0]
  uint8_t* dst8= (uint8_t *) dst;
 801f55e:	687b      	ldr	r3, [r7, #4]
 801f560:	60fb      	str	r3, [r7, #12]
  while( size-- )
 801f562:	e004      	b.n	801f56e <UTIL_MEM_set_8+0x20>
  {
    *dst8++ = value;
 801f564:	68fb      	ldr	r3, [r7, #12]
 801f566:	1c5a      	adds	r2, r3, #1
 801f568:	60fa      	str	r2, [r7, #12]
 801f56a:	78fa      	ldrb	r2, [r7, #3]
 801f56c:	701a      	strb	r2, [r3, #0]
  while( size-- )
 801f56e:	883b      	ldrh	r3, [r7, #0]
 801f570:	1e5a      	subs	r2, r3, #1
 801f572:	803a      	strh	r2, [r7, #0]
 801f574:	2b00      	cmp	r3, #0
 801f576:	d1f5      	bne.n	801f564 <UTIL_MEM_set_8+0x16>
  }
}
 801f578:	bf00      	nop
 801f57a:	bf00      	nop
 801f57c:	3714      	adds	r7, #20
 801f57e:	46bd      	mov	sp, r7
 801f580:	bc80      	pop	{r7}
 801f582:	4770      	bx	lr

0801f584 <SysTimeAdd>:
  * @addtogroup SYSTIME_exported_function
  *  @{
  */

SysTime_t SysTimeAdd( SysTime_t a, SysTime_t b )
{
 801f584:	b082      	sub	sp, #8
 801f586:	b480      	push	{r7}
 801f588:	b087      	sub	sp, #28
 801f58a:	af00      	add	r7, sp, #0
 801f58c:	60f8      	str	r0, [r7, #12]
 801f58e:	1d38      	adds	r0, r7, #4
 801f590:	e880 0006 	stmia.w	r0, {r1, r2}
 801f594:	627b      	str	r3, [r7, #36]	; 0x24
  SysTime_t c =  { .Seconds = 0, .SubSeconds = 0 };
 801f596:	2300      	movs	r3, #0
 801f598:	613b      	str	r3, [r7, #16]
 801f59a:	2300      	movs	r3, #0
 801f59c:	82bb      	strh	r3, [r7, #20]

  c.Seconds = a.Seconds + b.Seconds;
 801f59e:	687a      	ldr	r2, [r7, #4]
 801f5a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801f5a2:	4413      	add	r3, r2
 801f5a4:	613b      	str	r3, [r7, #16]
  c.SubSeconds = a.SubSeconds + b.SubSeconds;
 801f5a6:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 801f5aa:	b29a      	uxth	r2, r3
 801f5ac:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	; 0x28
 801f5b0:	b29b      	uxth	r3, r3
 801f5b2:	4413      	add	r3, r2
 801f5b4:	b29b      	uxth	r3, r3
 801f5b6:	b21b      	sxth	r3, r3
 801f5b8:	82bb      	strh	r3, [r7, #20]
  if( c.SubSeconds >= 1000 )
 801f5ba:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 801f5be:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 801f5c2:	db0a      	blt.n	801f5da <SysTimeAdd+0x56>
  {
    c.Seconds++;
 801f5c4:	693b      	ldr	r3, [r7, #16]
 801f5c6:	3301      	adds	r3, #1
 801f5c8:	613b      	str	r3, [r7, #16]
    c.SubSeconds -= 1000;
 801f5ca:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 801f5ce:	b29b      	uxth	r3, r3
 801f5d0:	f5a3 737a 	sub.w	r3, r3, #1000	; 0x3e8
 801f5d4:	b29b      	uxth	r3, r3
 801f5d6:	b21b      	sxth	r3, r3
 801f5d8:	82bb      	strh	r3, [r7, #20]
  }
  return c;
 801f5da:	68fb      	ldr	r3, [r7, #12]
 801f5dc:	461a      	mov	r2, r3
 801f5de:	f107 0310 	add.w	r3, r7, #16
 801f5e2:	e893 0003 	ldmia.w	r3, {r0, r1}
 801f5e6:	e882 0003 	stmia.w	r2, {r0, r1}
}
 801f5ea:	68f8      	ldr	r0, [r7, #12]
 801f5ec:	371c      	adds	r7, #28
 801f5ee:	46bd      	mov	sp, r7
 801f5f0:	bc80      	pop	{r7}
 801f5f2:	b002      	add	sp, #8
 801f5f4:	4770      	bx	lr

0801f5f6 <SysTimeSub>:

SysTime_t SysTimeSub( SysTime_t a, SysTime_t b )
{
 801f5f6:	b082      	sub	sp, #8
 801f5f8:	b480      	push	{r7}
 801f5fa:	b087      	sub	sp, #28
 801f5fc:	af00      	add	r7, sp, #0
 801f5fe:	60f8      	str	r0, [r7, #12]
 801f600:	1d38      	adds	r0, r7, #4
 801f602:	e880 0006 	stmia.w	r0, {r1, r2}
 801f606:	627b      	str	r3, [r7, #36]	; 0x24
  SysTime_t c = { .Seconds = 0, .SubSeconds = 0 };
 801f608:	2300      	movs	r3, #0
 801f60a:	613b      	str	r3, [r7, #16]
 801f60c:	2300      	movs	r3, #0
 801f60e:	82bb      	strh	r3, [r7, #20]

  c.Seconds = a.Seconds - b.Seconds;
 801f610:	687a      	ldr	r2, [r7, #4]
 801f612:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801f614:	1ad3      	subs	r3, r2, r3
 801f616:	613b      	str	r3, [r7, #16]
  c.SubSeconds = a.SubSeconds - b.SubSeconds;
 801f618:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 801f61c:	b29a      	uxth	r2, r3
 801f61e:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	; 0x28
 801f622:	b29b      	uxth	r3, r3
 801f624:	1ad3      	subs	r3, r2, r3
 801f626:	b29b      	uxth	r3, r3
 801f628:	b21b      	sxth	r3, r3
 801f62a:	82bb      	strh	r3, [r7, #20]
  if( c.SubSeconds < 0 )
 801f62c:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 801f630:	2b00      	cmp	r3, #0
 801f632:	da0a      	bge.n	801f64a <SysTimeSub+0x54>
  {
    c.Seconds--;
 801f634:	693b      	ldr	r3, [r7, #16]
 801f636:	3b01      	subs	r3, #1
 801f638:	613b      	str	r3, [r7, #16]
    c.SubSeconds += 1000;
 801f63a:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 801f63e:	b29b      	uxth	r3, r3
 801f640:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 801f644:	b29b      	uxth	r3, r3
 801f646:	b21b      	sxth	r3, r3
 801f648:	82bb      	strh	r3, [r7, #20]
  }
  return c;
 801f64a:	68fb      	ldr	r3, [r7, #12]
 801f64c:	461a      	mov	r2, r3
 801f64e:	f107 0310 	add.w	r3, r7, #16
 801f652:	e893 0003 	ldmia.w	r3, {r0, r1}
 801f656:	e882 0003 	stmia.w	r2, {r0, r1}
}
 801f65a:	68f8      	ldr	r0, [r7, #12]
 801f65c:	371c      	adds	r7, #28
 801f65e:	46bd      	mov	sp, r7
 801f660:	bc80      	pop	{r7}
 801f662:	b002      	add	sp, #8
 801f664:	4770      	bx	lr
	...

0801f668 <SysTimeSet>:

void SysTimeSet( SysTime_t sysTime )
{
 801f668:	b580      	push	{r7, lr}
 801f66a:	b088      	sub	sp, #32
 801f66c:	af02      	add	r7, sp, #8
 801f66e:	463b      	mov	r3, r7
 801f670:	e883 0003 	stmia.w	r3, {r0, r1}
  SysTime_t DeltaTime;
  
  SysTime_t calendarTime = { .Seconds = 0, .SubSeconds = 0 };
 801f674:	2300      	movs	r3, #0
 801f676:	60bb      	str	r3, [r7, #8]
 801f678:	2300      	movs	r3, #0
 801f67a:	81bb      	strh	r3, [r7, #12]

  calendarTime.Seconds = UTIL_SYSTIMDriver.GetCalendarTime( ( uint16_t* )&calendarTime.SubSeconds );
 801f67c:	4b10      	ldr	r3, [pc, #64]	; (801f6c0 <SysTimeSet+0x58>)
 801f67e:	691b      	ldr	r3, [r3, #16]
 801f680:	f107 0208 	add.w	r2, r7, #8
 801f684:	3204      	adds	r2, #4
 801f686:	4610      	mov	r0, r2
 801f688:	4798      	blx	r3
 801f68a:	4603      	mov	r3, r0
 801f68c:	60bb      	str	r3, [r7, #8]

  // sysTime is UNIX epoch
  DeltaTime = SysTimeSub( sysTime, calendarTime );
 801f68e:	f107 0010 	add.w	r0, r7, #16
 801f692:	68fb      	ldr	r3, [r7, #12]
 801f694:	9300      	str	r3, [sp, #0]
 801f696:	68bb      	ldr	r3, [r7, #8]
 801f698:	463a      	mov	r2, r7
 801f69a:	ca06      	ldmia	r2, {r1, r2}
 801f69c:	f7ff ffab 	bl	801f5f6 <SysTimeSub>

  UTIL_SYSTIMDriver.BKUPWrite_Seconds( DeltaTime.Seconds );
 801f6a0:	4b07      	ldr	r3, [pc, #28]	; (801f6c0 <SysTimeSet+0x58>)
 801f6a2:	681b      	ldr	r3, [r3, #0]
 801f6a4:	693a      	ldr	r2, [r7, #16]
 801f6a6:	4610      	mov	r0, r2
 801f6a8:	4798      	blx	r3
  UTIL_SYSTIMDriver.BKUPWrite_SubSeconds( ( uint32_t ) DeltaTime.SubSeconds );
 801f6aa:	4b05      	ldr	r3, [pc, #20]	; (801f6c0 <SysTimeSet+0x58>)
 801f6ac:	689b      	ldr	r3, [r3, #8]
 801f6ae:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 801f6b2:	4610      	mov	r0, r2
 801f6b4:	4798      	blx	r3
}
 801f6b6:	bf00      	nop
 801f6b8:	3718      	adds	r7, #24
 801f6ba:	46bd      	mov	sp, r7
 801f6bc:	bd80      	pop	{r7, pc}
 801f6be:	bf00      	nop
 801f6c0:	08022730 	.word	0x08022730

0801f6c4 <SysTimeGet>:

SysTime_t SysTimeGet( void )
{
 801f6c4:	b580      	push	{r7, lr}
 801f6c6:	b08a      	sub	sp, #40	; 0x28
 801f6c8:	af02      	add	r7, sp, #8
 801f6ca:	6078      	str	r0, [r7, #4]
  SysTime_t calendarTime = { .Seconds = 0, .SubSeconds = 0 };
 801f6cc:	2300      	movs	r3, #0
 801f6ce:	61bb      	str	r3, [r7, #24]
 801f6d0:	2300      	movs	r3, #0
 801f6d2:	83bb      	strh	r3, [r7, #28]
  SysTime_t sysTime = { .Seconds = 0, .SubSeconds = 0 };
 801f6d4:	2300      	movs	r3, #0
 801f6d6:	613b      	str	r3, [r7, #16]
 801f6d8:	2300      	movs	r3, #0
 801f6da:	82bb      	strh	r3, [r7, #20]
  SysTime_t DeltaTime;

  calendarTime.Seconds = UTIL_SYSTIMDriver.GetCalendarTime( ( uint16_t* )&calendarTime.SubSeconds );
 801f6dc:	4b14      	ldr	r3, [pc, #80]	; (801f730 <SysTimeGet+0x6c>)
 801f6de:	691b      	ldr	r3, [r3, #16]
 801f6e0:	f107 0218 	add.w	r2, r7, #24
 801f6e4:	3204      	adds	r2, #4
 801f6e6:	4610      	mov	r0, r2
 801f6e8:	4798      	blx	r3
 801f6ea:	4603      	mov	r3, r0
 801f6ec:	61bb      	str	r3, [r7, #24]

  DeltaTime.SubSeconds = (int16_t)UTIL_SYSTIMDriver.BKUPRead_SubSeconds();
 801f6ee:	4b10      	ldr	r3, [pc, #64]	; (801f730 <SysTimeGet+0x6c>)
 801f6f0:	68db      	ldr	r3, [r3, #12]
 801f6f2:	4798      	blx	r3
 801f6f4:	4603      	mov	r3, r0
 801f6f6:	b21b      	sxth	r3, r3
 801f6f8:	81bb      	strh	r3, [r7, #12]
  DeltaTime.Seconds = UTIL_SYSTIMDriver.BKUPRead_Seconds();
 801f6fa:	4b0d      	ldr	r3, [pc, #52]	; (801f730 <SysTimeGet+0x6c>)
 801f6fc:	685b      	ldr	r3, [r3, #4]
 801f6fe:	4798      	blx	r3
 801f700:	4603      	mov	r3, r0
 801f702:	60bb      	str	r3, [r7, #8]

  sysTime = SysTimeAdd( DeltaTime, calendarTime );
 801f704:	f107 0010 	add.w	r0, r7, #16
 801f708:	69fb      	ldr	r3, [r7, #28]
 801f70a:	9300      	str	r3, [sp, #0]
 801f70c:	69bb      	ldr	r3, [r7, #24]
 801f70e:	f107 0208 	add.w	r2, r7, #8
 801f712:	ca06      	ldmia	r2, {r1, r2}
 801f714:	f7ff ff36 	bl	801f584 <SysTimeAdd>

  return sysTime;
 801f718:	687b      	ldr	r3, [r7, #4]
 801f71a:	461a      	mov	r2, r3
 801f71c:	f107 0310 	add.w	r3, r7, #16
 801f720:	e893 0003 	ldmia.w	r3, {r0, r1}
 801f724:	e882 0003 	stmia.w	r2, {r0, r1}
}
 801f728:	6878      	ldr	r0, [r7, #4]
 801f72a:	3720      	adds	r7, #32
 801f72c:	46bd      	mov	sp, r7
 801f72e:	bd80      	pop	{r7, pc}
 801f730:	08022730 	.word	0x08022730

0801f734 <SysTimeGetMcuTime>:


SysTime_t SysTimeGetMcuTime( void )
{
 801f734:	b580      	push	{r7, lr}
 801f736:	b084      	sub	sp, #16
 801f738:	af00      	add	r7, sp, #0
 801f73a:	6078      	str	r0, [r7, #4]
  SysTime_t calendarTime = { .Seconds = 0, .SubSeconds = 0 };
 801f73c:	2300      	movs	r3, #0
 801f73e:	60bb      	str	r3, [r7, #8]
 801f740:	2300      	movs	r3, #0
 801f742:	81bb      	strh	r3, [r7, #12]

  calendarTime.Seconds = UTIL_SYSTIMDriver.GetCalendarTime( ( uint16_t* )&calendarTime.SubSeconds );
 801f744:	4b0a      	ldr	r3, [pc, #40]	; (801f770 <SysTimeGetMcuTime+0x3c>)
 801f746:	691b      	ldr	r3, [r3, #16]
 801f748:	f107 0208 	add.w	r2, r7, #8
 801f74c:	3204      	adds	r2, #4
 801f74e:	4610      	mov	r0, r2
 801f750:	4798      	blx	r3
 801f752:	4603      	mov	r3, r0
 801f754:	60bb      	str	r3, [r7, #8]
  
  return calendarTime;
 801f756:	687b      	ldr	r3, [r7, #4]
 801f758:	461a      	mov	r2, r3
 801f75a:	f107 0308 	add.w	r3, r7, #8
 801f75e:	e893 0003 	ldmia.w	r3, {r0, r1}
 801f762:	e882 0003 	stmia.w	r2, {r0, r1}
}
 801f766:	6878      	ldr	r0, [r7, #4]
 801f768:	3710      	adds	r7, #16
 801f76a:	46bd      	mov	sp, r7
 801f76c:	bd80      	pop	{r7, pc}
 801f76e:	bf00      	nop
 801f770:	08022730 	.word	0x08022730

0801f774 <ee_skip_atoi>:
  return sc - s;
}
#endif

static int ee_skip_atoi(const char **s)
{
 801f774:	b480      	push	{r7}
 801f776:	b085      	sub	sp, #20
 801f778:	af00      	add	r7, sp, #0
 801f77a:	6078      	str	r0, [r7, #4]
  int i = 0;
 801f77c:	2300      	movs	r3, #0
 801f77e:	60fb      	str	r3, [r7, #12]
  while (is_digit(**s)) i = i*10 + *((*s)++) - '0';
 801f780:	e00e      	b.n	801f7a0 <ee_skip_atoi+0x2c>
 801f782:	68fa      	ldr	r2, [r7, #12]
 801f784:	4613      	mov	r3, r2
 801f786:	009b      	lsls	r3, r3, #2
 801f788:	4413      	add	r3, r2
 801f78a:	005b      	lsls	r3, r3, #1
 801f78c:	4618      	mov	r0, r3
 801f78e:	687b      	ldr	r3, [r7, #4]
 801f790:	681b      	ldr	r3, [r3, #0]
 801f792:	1c59      	adds	r1, r3, #1
 801f794:	687a      	ldr	r2, [r7, #4]
 801f796:	6011      	str	r1, [r2, #0]
 801f798:	781b      	ldrb	r3, [r3, #0]
 801f79a:	4403      	add	r3, r0
 801f79c:	3b30      	subs	r3, #48	; 0x30
 801f79e:	60fb      	str	r3, [r7, #12]
 801f7a0:	687b      	ldr	r3, [r7, #4]
 801f7a2:	681b      	ldr	r3, [r3, #0]
 801f7a4:	781b      	ldrb	r3, [r3, #0]
 801f7a6:	2b2f      	cmp	r3, #47	; 0x2f
 801f7a8:	d904      	bls.n	801f7b4 <ee_skip_atoi+0x40>
 801f7aa:	687b      	ldr	r3, [r7, #4]
 801f7ac:	681b      	ldr	r3, [r3, #0]
 801f7ae:	781b      	ldrb	r3, [r3, #0]
 801f7b0:	2b39      	cmp	r3, #57	; 0x39
 801f7b2:	d9e6      	bls.n	801f782 <ee_skip_atoi+0xe>
  return i;
 801f7b4:	68fb      	ldr	r3, [r7, #12]
}
 801f7b6:	4618      	mov	r0, r3
 801f7b8:	3714      	adds	r7, #20
 801f7ba:	46bd      	mov	sp, r7
 801f7bc:	bc80      	pop	{r7}
 801f7be:	4770      	bx	lr

0801f7c0 <ee_number>:

#define ASSIGN_STR(_c)  do { *str++ = (_c); max_size--; if (max_size == 0) return str; } while (0)

static char *ee_number(char *str, int max_size, long num, int base, int size, int precision, int type)
{
 801f7c0:	b480      	push	{r7}
 801f7c2:	b099      	sub	sp, #100	; 0x64
 801f7c4:	af00      	add	r7, sp, #0
 801f7c6:	60f8      	str	r0, [r7, #12]
 801f7c8:	60b9      	str	r1, [r7, #8]
 801f7ca:	607a      	str	r2, [r7, #4]
 801f7cc:	603b      	str	r3, [r7, #0]
  char c;
  char sign, tmp[66];
  char *dig = lower_digits;
 801f7ce:	4b72      	ldr	r3, [pc, #456]	; (801f998 <ee_number+0x1d8>)
 801f7d0:	681b      	ldr	r3, [r3, #0]
 801f7d2:	65bb      	str	r3, [r7, #88]	; 0x58
  int i;

  if (type & UPPERCASE)  dig = upper_digits;
 801f7d4:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 801f7d6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801f7da:	2b00      	cmp	r3, #0
 801f7dc:	d002      	beq.n	801f7e4 <ee_number+0x24>
 801f7de:	4b6f      	ldr	r3, [pc, #444]	; (801f99c <ee_number+0x1dc>)
 801f7e0:	681b      	ldr	r3, [r3, #0]
 801f7e2:	65bb      	str	r3, [r7, #88]	; 0x58
#ifdef TINY_PRINTF
#else
  if (type & LEFT) type &= ~ZEROPAD;
#endif
  if (base < 2 || base > 36) return 0;
 801f7e4:	683b      	ldr	r3, [r7, #0]
 801f7e6:	2b01      	cmp	r3, #1
 801f7e8:	dd02      	ble.n	801f7f0 <ee_number+0x30>
 801f7ea:	683b      	ldr	r3, [r7, #0]
 801f7ec:	2b24      	cmp	r3, #36	; 0x24
 801f7ee:	dd01      	ble.n	801f7f4 <ee_number+0x34>
 801f7f0:	2300      	movs	r3, #0
 801f7f2:	e0cc      	b.n	801f98e <ee_number+0x1ce>
  
  c = (type & ZEROPAD) ? '0' : ' ';
 801f7f4:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 801f7f6:	f003 0301 	and.w	r3, r3, #1
 801f7fa:	2b00      	cmp	r3, #0
 801f7fc:	d001      	beq.n	801f802 <ee_number+0x42>
 801f7fe:	2330      	movs	r3, #48	; 0x30
 801f800:	e000      	b.n	801f804 <ee_number+0x44>
 801f802:	2320      	movs	r3, #32
 801f804:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
  sign = 0;
 801f808:	2300      	movs	r3, #0
 801f80a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
  if (type & SIGN)
 801f80e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 801f810:	f003 0302 	and.w	r3, r3, #2
 801f814:	2b00      	cmp	r3, #0
 801f816:	d00b      	beq.n	801f830 <ee_number+0x70>
  {
    if (num < 0)
 801f818:	687b      	ldr	r3, [r7, #4]
 801f81a:	2b00      	cmp	r3, #0
 801f81c:	da08      	bge.n	801f830 <ee_number+0x70>
    {
      sign = '-';
 801f81e:	232d      	movs	r3, #45	; 0x2d
 801f820:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
      num = -num;
 801f824:	687b      	ldr	r3, [r7, #4]
 801f826:	425b      	negs	r3, r3
 801f828:	607b      	str	r3, [r7, #4]
      size--;
 801f82a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 801f82c:	3b01      	subs	r3, #1
 801f82e:	66bb      	str	r3, [r7, #104]	; 0x68
    else if (base == 8)
      size--;
  }
#endif
  
  i = 0;
 801f830:	2300      	movs	r3, #0
 801f832:	657b      	str	r3, [r7, #84]	; 0x54

  if (num == 0)
 801f834:	687b      	ldr	r3, [r7, #4]
 801f836:	2b00      	cmp	r3, #0
 801f838:	d120      	bne.n	801f87c <ee_number+0xbc>
    tmp[i++] = '0';
 801f83a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 801f83c:	1c5a      	adds	r2, r3, #1
 801f83e:	657a      	str	r2, [r7, #84]	; 0x54
 801f840:	f107 0260 	add.w	r2, r7, #96	; 0x60
 801f844:	4413      	add	r3, r2
 801f846:	2230      	movs	r2, #48	; 0x30
 801f848:	f803 2c50 	strb.w	r2, [r3, #-80]
 801f84c:	e019      	b.n	801f882 <ee_number+0xc2>
  else
  {
    while (num != 0)
    {
      tmp[i++] = dig[((unsigned long) num) % (unsigned) base];
 801f84e:	687b      	ldr	r3, [r7, #4]
 801f850:	683a      	ldr	r2, [r7, #0]
 801f852:	fbb3 f1f2 	udiv	r1, r3, r2
 801f856:	fb02 f201 	mul.w	r2, r2, r1
 801f85a:	1a9b      	subs	r3, r3, r2
 801f85c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 801f85e:	441a      	add	r2, r3
 801f860:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 801f862:	1c59      	adds	r1, r3, #1
 801f864:	6579      	str	r1, [r7, #84]	; 0x54
 801f866:	7812      	ldrb	r2, [r2, #0]
 801f868:	f107 0160 	add.w	r1, r7, #96	; 0x60
 801f86c:	440b      	add	r3, r1
 801f86e:	f803 2c50 	strb.w	r2, [r3, #-80]
      num = ((unsigned long) num) / (unsigned) base;
 801f872:	687a      	ldr	r2, [r7, #4]
 801f874:	683b      	ldr	r3, [r7, #0]
 801f876:	fbb2 f3f3 	udiv	r3, r2, r3
 801f87a:	607b      	str	r3, [r7, #4]
    while (num != 0)
 801f87c:	687b      	ldr	r3, [r7, #4]
 801f87e:	2b00      	cmp	r3, #0
 801f880:	d1e5      	bne.n	801f84e <ee_number+0x8e>
    }
  }

  if (i > precision) precision = i;
 801f882:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 801f884:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 801f886:	429a      	cmp	r2, r3
 801f888:	dd01      	ble.n	801f88e <ee_number+0xce>
 801f88a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 801f88c:	66fb      	str	r3, [r7, #108]	; 0x6c
  size -= precision;
 801f88e:	6eba      	ldr	r2, [r7, #104]	; 0x68
 801f890:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 801f892:	1ad3      	subs	r3, r2, r3
 801f894:	66bb      	str	r3, [r7, #104]	; 0x68
  if (!(type & (ZEROPAD /* TINY option   | LEFT */))) while (size-- > 0) ASSIGN_STR(' ');
 801f896:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 801f898:	f003 0301 	and.w	r3, r3, #1
 801f89c:	2b00      	cmp	r3, #0
 801f89e:	d112      	bne.n	801f8c6 <ee_number+0x106>
 801f8a0:	e00c      	b.n	801f8bc <ee_number+0xfc>
 801f8a2:	68fb      	ldr	r3, [r7, #12]
 801f8a4:	1c5a      	adds	r2, r3, #1
 801f8a6:	60fa      	str	r2, [r7, #12]
 801f8a8:	2220      	movs	r2, #32
 801f8aa:	701a      	strb	r2, [r3, #0]
 801f8ac:	68bb      	ldr	r3, [r7, #8]
 801f8ae:	3b01      	subs	r3, #1
 801f8b0:	60bb      	str	r3, [r7, #8]
 801f8b2:	68bb      	ldr	r3, [r7, #8]
 801f8b4:	2b00      	cmp	r3, #0
 801f8b6:	d101      	bne.n	801f8bc <ee_number+0xfc>
 801f8b8:	68fb      	ldr	r3, [r7, #12]
 801f8ba:	e068      	b.n	801f98e <ee_number+0x1ce>
 801f8bc:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 801f8be:	1e5a      	subs	r2, r3, #1
 801f8c0:	66ba      	str	r2, [r7, #104]	; 0x68
 801f8c2:	2b00      	cmp	r3, #0
 801f8c4:	dced      	bgt.n	801f8a2 <ee_number+0xe2>
  if (sign) ASSIGN_STR(sign);
 801f8c6:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 801f8ca:	2b00      	cmp	r3, #0
 801f8cc:	d01b      	beq.n	801f906 <ee_number+0x146>
 801f8ce:	68fb      	ldr	r3, [r7, #12]
 801f8d0:	1c5a      	adds	r2, r3, #1
 801f8d2:	60fa      	str	r2, [r7, #12]
 801f8d4:	f897 205f 	ldrb.w	r2, [r7, #95]	; 0x5f
 801f8d8:	701a      	strb	r2, [r3, #0]
 801f8da:	68bb      	ldr	r3, [r7, #8]
 801f8dc:	3b01      	subs	r3, #1
 801f8de:	60bb      	str	r3, [r7, #8]
 801f8e0:	68bb      	ldr	r3, [r7, #8]
 801f8e2:	2b00      	cmp	r3, #0
 801f8e4:	d10f      	bne.n	801f906 <ee_number+0x146>
 801f8e6:	68fb      	ldr	r3, [r7, #12]
 801f8e8:	e051      	b.n	801f98e <ee_number+0x1ce>
    }
  }
#endif
  
#ifdef TINY_PRINTF
  while (size-- > 0) ASSIGN_STR(c);
 801f8ea:	68fb      	ldr	r3, [r7, #12]
 801f8ec:	1c5a      	adds	r2, r3, #1
 801f8ee:	60fa      	str	r2, [r7, #12]
 801f8f0:	f897 2053 	ldrb.w	r2, [r7, #83]	; 0x53
 801f8f4:	701a      	strb	r2, [r3, #0]
 801f8f6:	68bb      	ldr	r3, [r7, #8]
 801f8f8:	3b01      	subs	r3, #1
 801f8fa:	60bb      	str	r3, [r7, #8]
 801f8fc:	68bb      	ldr	r3, [r7, #8]
 801f8fe:	2b00      	cmp	r3, #0
 801f900:	d101      	bne.n	801f906 <ee_number+0x146>
 801f902:	68fb      	ldr	r3, [r7, #12]
 801f904:	e043      	b.n	801f98e <ee_number+0x1ce>
 801f906:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 801f908:	1e5a      	subs	r2, r3, #1
 801f90a:	66ba      	str	r2, [r7, #104]	; 0x68
 801f90c:	2b00      	cmp	r3, #0
 801f90e:	dcec      	bgt.n	801f8ea <ee_number+0x12a>
#else
  if (!(type & LEFT)) while (size-- > 0) ASSIGN_STR(c);
#endif
  while (i < precision--) ASSIGN_STR('0');
 801f910:	e00c      	b.n	801f92c <ee_number+0x16c>
 801f912:	68fb      	ldr	r3, [r7, #12]
 801f914:	1c5a      	adds	r2, r3, #1
 801f916:	60fa      	str	r2, [r7, #12]
 801f918:	2230      	movs	r2, #48	; 0x30
 801f91a:	701a      	strb	r2, [r3, #0]
 801f91c:	68bb      	ldr	r3, [r7, #8]
 801f91e:	3b01      	subs	r3, #1
 801f920:	60bb      	str	r3, [r7, #8]
 801f922:	68bb      	ldr	r3, [r7, #8]
 801f924:	2b00      	cmp	r3, #0
 801f926:	d101      	bne.n	801f92c <ee_number+0x16c>
 801f928:	68fb      	ldr	r3, [r7, #12]
 801f92a:	e030      	b.n	801f98e <ee_number+0x1ce>
 801f92c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 801f92e:	1e5a      	subs	r2, r3, #1
 801f930:	66fa      	str	r2, [r7, #108]	; 0x6c
 801f932:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 801f934:	429a      	cmp	r2, r3
 801f936:	dbec      	blt.n	801f912 <ee_number+0x152>
  while (i-- > 0) ASSIGN_STR(tmp[i]);
 801f938:	e010      	b.n	801f95c <ee_number+0x19c>
 801f93a:	68fb      	ldr	r3, [r7, #12]
 801f93c:	1c5a      	adds	r2, r3, #1
 801f93e:	60fa      	str	r2, [r7, #12]
 801f940:	f107 0110 	add.w	r1, r7, #16
 801f944:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 801f946:	440a      	add	r2, r1
 801f948:	7812      	ldrb	r2, [r2, #0]
 801f94a:	701a      	strb	r2, [r3, #0]
 801f94c:	68bb      	ldr	r3, [r7, #8]
 801f94e:	3b01      	subs	r3, #1
 801f950:	60bb      	str	r3, [r7, #8]
 801f952:	68bb      	ldr	r3, [r7, #8]
 801f954:	2b00      	cmp	r3, #0
 801f956:	d101      	bne.n	801f95c <ee_number+0x19c>
 801f958:	68fb      	ldr	r3, [r7, #12]
 801f95a:	e018      	b.n	801f98e <ee_number+0x1ce>
 801f95c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 801f95e:	1e5a      	subs	r2, r3, #1
 801f960:	657a      	str	r2, [r7, #84]	; 0x54
 801f962:	2b00      	cmp	r3, #0
 801f964:	dce9      	bgt.n	801f93a <ee_number+0x17a>
  while (size-- > 0) ASSIGN_STR(' ');
 801f966:	e00c      	b.n	801f982 <ee_number+0x1c2>
 801f968:	68fb      	ldr	r3, [r7, #12]
 801f96a:	1c5a      	adds	r2, r3, #1
 801f96c:	60fa      	str	r2, [r7, #12]
 801f96e:	2220      	movs	r2, #32
 801f970:	701a      	strb	r2, [r3, #0]
 801f972:	68bb      	ldr	r3, [r7, #8]
 801f974:	3b01      	subs	r3, #1
 801f976:	60bb      	str	r3, [r7, #8]
 801f978:	68bb      	ldr	r3, [r7, #8]
 801f97a:	2b00      	cmp	r3, #0
 801f97c:	d101      	bne.n	801f982 <ee_number+0x1c2>
 801f97e:	68fb      	ldr	r3, [r7, #12]
 801f980:	e005      	b.n	801f98e <ee_number+0x1ce>
 801f982:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 801f984:	1e5a      	subs	r2, r3, #1
 801f986:	66ba      	str	r2, [r7, #104]	; 0x68
 801f988:	2b00      	cmp	r3, #0
 801f98a:	dced      	bgt.n	801f968 <ee_number+0x1a8>

  return str;
 801f98c:	68fb      	ldr	r3, [r7, #12]
}
 801f98e:	4618      	mov	r0, r3
 801f990:	3764      	adds	r7, #100	; 0x64
 801f992:	46bd      	mov	sp, r7
 801f994:	bc80      	pop	{r7}
 801f996:	4770      	bx	lr
 801f998:	200001bc 	.word	0x200001bc
 801f99c:	200001c0 	.word	0x200001c0

0801f9a0 <tiny_vsnprintf_like>:

#define CHECK_STR_SIZE(_buf, _str, _size) \
  if ((((_str) - (_buf)) >= ((_size)-1))) { break; }

int tiny_vsnprintf_like(char *buf, const int size, const char *fmt, va_list args)
{
 801f9a0:	b580      	push	{r7, lr}
 801f9a2:	b092      	sub	sp, #72	; 0x48
 801f9a4:	af04      	add	r7, sp, #16
 801f9a6:	60f8      	str	r0, [r7, #12]
 801f9a8:	60b9      	str	r1, [r7, #8]
 801f9aa:	607a      	str	r2, [r7, #4]
 801f9ac:	603b      	str	r3, [r7, #0]

  int field_width;      // Width of output field
  int precision;        // Min. # of digits for integers; max number of chars for from string
  int qualifier;        // 'h', 'l', or 'L' for integer fields

  if (size <= 0)
 801f9ae:	68bb      	ldr	r3, [r7, #8]
 801f9b0:	2b00      	cmp	r3, #0
 801f9b2:	dc01      	bgt.n	801f9b8 <tiny_vsnprintf_like+0x18>
  {
    return 0;
 801f9b4:	2300      	movs	r3, #0
 801f9b6:	e142      	b.n	801fc3e <tiny_vsnprintf_like+0x29e>
  }
  
  for (str = buf; *fmt || ((str - buf) >= size-1); fmt++)
 801f9b8:	68fb      	ldr	r3, [r7, #12]
 801f9ba:	62fb      	str	r3, [r7, #44]	; 0x2c
 801f9bc:	e12a      	b.n	801fc14 <tiny_vsnprintf_like+0x274>
  {
    CHECK_STR_SIZE(buf, str, size);
 801f9be:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801f9c0:	68fb      	ldr	r3, [r7, #12]
 801f9c2:	1ad2      	subs	r2, r2, r3
 801f9c4:	68bb      	ldr	r3, [r7, #8]
 801f9c6:	3b01      	subs	r3, #1
 801f9c8:	429a      	cmp	r2, r3
 801f9ca:	f280 8131 	bge.w	801fc30 <tiny_vsnprintf_like+0x290>
    
    if (*fmt != '%')
 801f9ce:	687b      	ldr	r3, [r7, #4]
 801f9d0:	781b      	ldrb	r3, [r3, #0]
 801f9d2:	2b25      	cmp	r3, #37	; 0x25
 801f9d4:	d006      	beq.n	801f9e4 <tiny_vsnprintf_like+0x44>
    {
      *str++ = *fmt;
 801f9d6:	687a      	ldr	r2, [r7, #4]
 801f9d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801f9da:	1c59      	adds	r1, r3, #1
 801f9dc:	62f9      	str	r1, [r7, #44]	; 0x2c
 801f9de:	7812      	ldrb	r2, [r2, #0]
 801f9e0:	701a      	strb	r2, [r3, #0]
      continue;
 801f9e2:	e114      	b.n	801fc0e <tiny_vsnprintf_like+0x26e>
    }
                  
    // Process flags
    flags = 0;
 801f9e4:	2300      	movs	r3, #0
 801f9e6:	623b      	str	r3, [r7, #32]
#ifdef TINY_PRINTF
    /* Support %0, but not %-, %+, %space and %# */
    fmt++;
 801f9e8:	687b      	ldr	r3, [r7, #4]
 801f9ea:	3301      	adds	r3, #1
 801f9ec:	607b      	str	r3, [r7, #4]
    if (*fmt == '0')
 801f9ee:	687b      	ldr	r3, [r7, #4]
 801f9f0:	781b      	ldrb	r3, [r3, #0]
 801f9f2:	2b30      	cmp	r3, #48	; 0x30
 801f9f4:	d103      	bne.n	801f9fe <tiny_vsnprintf_like+0x5e>
    {
      flags |= ZEROPAD;
 801f9f6:	6a3b      	ldr	r3, [r7, #32]
 801f9f8:	f043 0301 	orr.w	r3, r3, #1
 801f9fc:	623b      	str	r3, [r7, #32]
      case '0': flags |= ZEROPAD; goto repeat;
    }
#endif
    
    // Get field width
    field_width = -1;
 801f9fe:	f04f 33ff 	mov.w	r3, #4294967295
 801fa02:	61fb      	str	r3, [r7, #28]
    if (is_digit(*fmt))
 801fa04:	687b      	ldr	r3, [r7, #4]
 801fa06:	781b      	ldrb	r3, [r3, #0]
 801fa08:	2b2f      	cmp	r3, #47	; 0x2f
 801fa0a:	d908      	bls.n	801fa1e <tiny_vsnprintf_like+0x7e>
 801fa0c:	687b      	ldr	r3, [r7, #4]
 801fa0e:	781b      	ldrb	r3, [r3, #0]
 801fa10:	2b39      	cmp	r3, #57	; 0x39
 801fa12:	d804      	bhi.n	801fa1e <tiny_vsnprintf_like+0x7e>
      field_width = ee_skip_atoi(&fmt);
 801fa14:	1d3b      	adds	r3, r7, #4
 801fa16:	4618      	mov	r0, r3
 801fa18:	f7ff feac 	bl	801f774 <ee_skip_atoi>
 801fa1c:	61f8      	str	r0, [r7, #28]
      }
    }
#endif
    
    // Get the precision
    precision = -1;
 801fa1e:	f04f 33ff 	mov.w	r3, #4294967295
 801fa22:	61bb      	str	r3, [r7, #24]
      if (precision < 0) precision = 0;
    }
#endif
    
    // Get the conversion qualifier
    qualifier = -1;
 801fa24:	f04f 33ff 	mov.w	r3, #4294967295
 801fa28:	617b      	str	r3, [r7, #20]
      fmt++;
    }
#endif
    
    // Default base
    base = 10;
 801fa2a:	230a      	movs	r3, #10
 801fa2c:	633b      	str	r3, [r7, #48]	; 0x30

    switch (*fmt)
 801fa2e:	687b      	ldr	r3, [r7, #4]
 801fa30:	781b      	ldrb	r3, [r3, #0]
 801fa32:	3b58      	subs	r3, #88	; 0x58
 801fa34:	2b20      	cmp	r3, #32
 801fa36:	f200 8094 	bhi.w	801fb62 <tiny_vsnprintf_like+0x1c2>
 801fa3a:	a201      	add	r2, pc, #4	; (adr r2, 801fa40 <tiny_vsnprintf_like+0xa0>)
 801fa3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801fa40:	0801fb4b 	.word	0x0801fb4b
 801fa44:	0801fb63 	.word	0x0801fb63
 801fa48:	0801fb63 	.word	0x0801fb63
 801fa4c:	0801fb63 	.word	0x0801fb63
 801fa50:	0801fb63 	.word	0x0801fb63
 801fa54:	0801fb63 	.word	0x0801fb63
 801fa58:	0801fb63 	.word	0x0801fb63
 801fa5c:	0801fb63 	.word	0x0801fb63
 801fa60:	0801fb63 	.word	0x0801fb63
 801fa64:	0801fb63 	.word	0x0801fb63
 801fa68:	0801fb63 	.word	0x0801fb63
 801fa6c:	0801facf 	.word	0x0801facf
 801fa70:	0801fb59 	.word	0x0801fb59
 801fa74:	0801fb63 	.word	0x0801fb63
 801fa78:	0801fb63 	.word	0x0801fb63
 801fa7c:	0801fb63 	.word	0x0801fb63
 801fa80:	0801fb63 	.word	0x0801fb63
 801fa84:	0801fb59 	.word	0x0801fb59
 801fa88:	0801fb63 	.word	0x0801fb63
 801fa8c:	0801fb63 	.word	0x0801fb63
 801fa90:	0801fb63 	.word	0x0801fb63
 801fa94:	0801fb63 	.word	0x0801fb63
 801fa98:	0801fb63 	.word	0x0801fb63
 801fa9c:	0801fb63 	.word	0x0801fb63
 801faa0:	0801fb63 	.word	0x0801fb63
 801faa4:	0801fb63 	.word	0x0801fb63
 801faa8:	0801fb63 	.word	0x0801fb63
 801faac:	0801faef 	.word	0x0801faef
 801fab0:	0801fb63 	.word	0x0801fb63
 801fab4:	0801fbaf 	.word	0x0801fbaf
 801fab8:	0801fb63 	.word	0x0801fb63
 801fabc:	0801fb63 	.word	0x0801fb63
 801fac0:	0801fb53 	.word	0x0801fb53
      case 'c':
#ifdef TINY_PRINTF
#else
        if (!(flags & LEFT))
#endif
          while (--field_width > 0) *str++ = ' ';
 801fac4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801fac6:	1c5a      	adds	r2, r3, #1
 801fac8:	62fa      	str	r2, [r7, #44]	; 0x2c
 801faca:	2220      	movs	r2, #32
 801facc:	701a      	strb	r2, [r3, #0]
 801face:	69fb      	ldr	r3, [r7, #28]
 801fad0:	3b01      	subs	r3, #1
 801fad2:	61fb      	str	r3, [r7, #28]
 801fad4:	69fb      	ldr	r3, [r7, #28]
 801fad6:	2b00      	cmp	r3, #0
 801fad8:	dcf4      	bgt.n	801fac4 <tiny_vsnprintf_like+0x124>
        *str++ = (unsigned char) va_arg(args, int);
 801fada:	683b      	ldr	r3, [r7, #0]
 801fadc:	1d1a      	adds	r2, r3, #4
 801fade:	603a      	str	r2, [r7, #0]
 801fae0:	6819      	ldr	r1, [r3, #0]
 801fae2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801fae4:	1c5a      	adds	r2, r3, #1
 801fae6:	62fa      	str	r2, [r7, #44]	; 0x2c
 801fae8:	b2ca      	uxtb	r2, r1
 801faea:	701a      	strb	r2, [r3, #0]
#ifdef TINY_PRINTF
#else
        while (--field_width > 0) *str++ = ' ';
#endif
        continue;
 801faec:	e08f      	b.n	801fc0e <tiny_vsnprintf_like+0x26e>

      case 's':
        s = va_arg(args, char *);
 801faee:	683b      	ldr	r3, [r7, #0]
 801faf0:	1d1a      	adds	r2, r3, #4
 801faf2:	603a      	str	r2, [r7, #0]
 801faf4:	681b      	ldr	r3, [r3, #0]
 801faf6:	627b      	str	r3, [r7, #36]	; 0x24
        if (!s) s = "<NULL>";
 801faf8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801fafa:	2b00      	cmp	r3, #0
 801fafc:	d101      	bne.n	801fb02 <tiny_vsnprintf_like+0x162>
 801fafe:	4b52      	ldr	r3, [pc, #328]	; (801fc48 <tiny_vsnprintf_like+0x2a8>)
 801fb00:	627b      	str	r3, [r7, #36]	; 0x24
#ifdef TINY_PRINTF
        len = strlen(s);
 801fb02:	6a78      	ldr	r0, [r7, #36]	; 0x24
 801fb04:	f7e0 fb3c 	bl	8000180 <strlen>
 801fb08:	4603      	mov	r3, r0
 801fb0a:	613b      	str	r3, [r7, #16]
#else
        len = strnlen(s, precision);
        if (!(flags & LEFT))
#endif
          while (len < field_width--) *str++ = ' ';
 801fb0c:	e004      	b.n	801fb18 <tiny_vsnprintf_like+0x178>
 801fb0e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801fb10:	1c5a      	adds	r2, r3, #1
 801fb12:	62fa      	str	r2, [r7, #44]	; 0x2c
 801fb14:	2220      	movs	r2, #32
 801fb16:	701a      	strb	r2, [r3, #0]
 801fb18:	69fb      	ldr	r3, [r7, #28]
 801fb1a:	1e5a      	subs	r2, r3, #1
 801fb1c:	61fa      	str	r2, [r7, #28]
 801fb1e:	693a      	ldr	r2, [r7, #16]
 801fb20:	429a      	cmp	r2, r3
 801fb22:	dbf4      	blt.n	801fb0e <tiny_vsnprintf_like+0x16e>
        for (i = 0; i < len; ++i) *str++ = *s++;
 801fb24:	2300      	movs	r3, #0
 801fb26:	62bb      	str	r3, [r7, #40]	; 0x28
 801fb28:	e00a      	b.n	801fb40 <tiny_vsnprintf_like+0x1a0>
 801fb2a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801fb2c:	1c53      	adds	r3, r2, #1
 801fb2e:	627b      	str	r3, [r7, #36]	; 0x24
 801fb30:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801fb32:	1c59      	adds	r1, r3, #1
 801fb34:	62f9      	str	r1, [r7, #44]	; 0x2c
 801fb36:	7812      	ldrb	r2, [r2, #0]
 801fb38:	701a      	strb	r2, [r3, #0]
 801fb3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801fb3c:	3301      	adds	r3, #1
 801fb3e:	62bb      	str	r3, [r7, #40]	; 0x28
 801fb40:	6aba      	ldr	r2, [r7, #40]	; 0x28
 801fb42:	693b      	ldr	r3, [r7, #16]
 801fb44:	429a      	cmp	r2, r3
 801fb46:	dbf0      	blt.n	801fb2a <tiny_vsnprintf_like+0x18a>
#ifdef TINY_PRINTF
#else        
        while (len < field_width--) *str++ = ' ';
#endif
        continue;
 801fb48:	e061      	b.n	801fc0e <tiny_vsnprintf_like+0x26e>
        base = 8;
        break;
#endif
      
      case 'X':
        flags |= UPPERCASE;
 801fb4a:	6a3b      	ldr	r3, [r7, #32]
 801fb4c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801fb50:	623b      	str	r3, [r7, #32]

      case 'x':
        base = 16;
 801fb52:	2310      	movs	r3, #16
 801fb54:	633b      	str	r3, [r7, #48]	; 0x30
        break;
 801fb56:	e02d      	b.n	801fbb4 <tiny_vsnprintf_like+0x214>

      case 'd':
      case 'i':
        flags |= SIGN;
 801fb58:	6a3b      	ldr	r3, [r7, #32]
 801fb5a:	f043 0302 	orr.w	r3, r3, #2
 801fb5e:	623b      	str	r3, [r7, #32]

      case 'u':
        break;
 801fb60:	e025      	b.n	801fbae <tiny_vsnprintf_like+0x20e>
        continue;

#endif

      default:
        if (*fmt != '%') *str++ = '%';
 801fb62:	687b      	ldr	r3, [r7, #4]
 801fb64:	781b      	ldrb	r3, [r3, #0]
 801fb66:	2b25      	cmp	r3, #37	; 0x25
 801fb68:	d004      	beq.n	801fb74 <tiny_vsnprintf_like+0x1d4>
 801fb6a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801fb6c:	1c5a      	adds	r2, r3, #1
 801fb6e:	62fa      	str	r2, [r7, #44]	; 0x2c
 801fb70:	2225      	movs	r2, #37	; 0x25
 801fb72:	701a      	strb	r2, [r3, #0]
        CHECK_STR_SIZE(buf, str, size);
 801fb74:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801fb76:	68fb      	ldr	r3, [r7, #12]
 801fb78:	1ad2      	subs	r2, r2, r3
 801fb7a:	68bb      	ldr	r3, [r7, #8]
 801fb7c:	3b01      	subs	r3, #1
 801fb7e:	429a      	cmp	r2, r3
 801fb80:	da17      	bge.n	801fbb2 <tiny_vsnprintf_like+0x212>
        if (*fmt)
 801fb82:	687b      	ldr	r3, [r7, #4]
 801fb84:	781b      	ldrb	r3, [r3, #0]
 801fb86:	2b00      	cmp	r3, #0
 801fb88:	d006      	beq.n	801fb98 <tiny_vsnprintf_like+0x1f8>
          *str++ = *fmt;
 801fb8a:	687a      	ldr	r2, [r7, #4]
 801fb8c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801fb8e:	1c59      	adds	r1, r3, #1
 801fb90:	62f9      	str	r1, [r7, #44]	; 0x2c
 801fb92:	7812      	ldrb	r2, [r2, #0]
 801fb94:	701a      	strb	r2, [r3, #0]
 801fb96:	e002      	b.n	801fb9e <tiny_vsnprintf_like+0x1fe>
        else
          --fmt;
 801fb98:	687b      	ldr	r3, [r7, #4]
 801fb9a:	3b01      	subs	r3, #1
 801fb9c:	607b      	str	r3, [r7, #4]
        CHECK_STR_SIZE(buf, str, size);
 801fb9e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801fba0:	68fb      	ldr	r3, [r7, #12]
 801fba2:	1ad2      	subs	r2, r2, r3
 801fba4:	68bb      	ldr	r3, [r7, #8]
 801fba6:	3b01      	subs	r3, #1
 801fba8:	429a      	cmp	r2, r3
 801fbaa:	db2f      	blt.n	801fc0c <tiny_vsnprintf_like+0x26c>
 801fbac:	e002      	b.n	801fbb4 <tiny_vsnprintf_like+0x214>
        break;
 801fbae:	bf00      	nop
 801fbb0:	e000      	b.n	801fbb4 <tiny_vsnprintf_like+0x214>
        CHECK_STR_SIZE(buf, str, size);
 801fbb2:	bf00      	nop
        continue;
    }

    if (qualifier == 'l')
 801fbb4:	697b      	ldr	r3, [r7, #20]
 801fbb6:	2b6c      	cmp	r3, #108	; 0x6c
 801fbb8:	d105      	bne.n	801fbc6 <tiny_vsnprintf_like+0x226>
      num = va_arg(args, unsigned long);
 801fbba:	683b      	ldr	r3, [r7, #0]
 801fbbc:	1d1a      	adds	r2, r3, #4
 801fbbe:	603a      	str	r2, [r7, #0]
 801fbc0:	681b      	ldr	r3, [r3, #0]
 801fbc2:	637b      	str	r3, [r7, #52]	; 0x34
 801fbc4:	e00f      	b.n	801fbe6 <tiny_vsnprintf_like+0x246>
    else if (flags & SIGN)
 801fbc6:	6a3b      	ldr	r3, [r7, #32]
 801fbc8:	f003 0302 	and.w	r3, r3, #2
 801fbcc:	2b00      	cmp	r3, #0
 801fbce:	d005      	beq.n	801fbdc <tiny_vsnprintf_like+0x23c>
      num = va_arg(args, int);
 801fbd0:	683b      	ldr	r3, [r7, #0]
 801fbd2:	1d1a      	adds	r2, r3, #4
 801fbd4:	603a      	str	r2, [r7, #0]
 801fbd6:	681b      	ldr	r3, [r3, #0]
 801fbd8:	637b      	str	r3, [r7, #52]	; 0x34
 801fbda:	e004      	b.n	801fbe6 <tiny_vsnprintf_like+0x246>
    else
      num = va_arg(args, unsigned int);
 801fbdc:	683b      	ldr	r3, [r7, #0]
 801fbde:	1d1a      	adds	r2, r3, #4
 801fbe0:	603a      	str	r2, [r7, #0]
 801fbe2:	681b      	ldr	r3, [r3, #0]
 801fbe4:	637b      	str	r3, [r7, #52]	; 0x34

    str = ee_number(str, ((size - 1) - (str - buf)), num, base, field_width, precision, flags);
 801fbe6:	68bb      	ldr	r3, [r7, #8]
 801fbe8:	1e5a      	subs	r2, r3, #1
 801fbea:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 801fbec:	68fb      	ldr	r3, [r7, #12]
 801fbee:	1acb      	subs	r3, r1, r3
 801fbf0:	1ad1      	subs	r1, r2, r3
 801fbf2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 801fbf4:	6a3b      	ldr	r3, [r7, #32]
 801fbf6:	9302      	str	r3, [sp, #8]
 801fbf8:	69bb      	ldr	r3, [r7, #24]
 801fbfa:	9301      	str	r3, [sp, #4]
 801fbfc:	69fb      	ldr	r3, [r7, #28]
 801fbfe:	9300      	str	r3, [sp, #0]
 801fc00:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801fc02:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 801fc04:	f7ff fddc 	bl	801f7c0 <ee_number>
 801fc08:	62f8      	str	r0, [r7, #44]	; 0x2c
 801fc0a:	e000      	b.n	801fc0e <tiny_vsnprintf_like+0x26e>
        continue;
 801fc0c:	bf00      	nop
  for (str = buf; *fmt || ((str - buf) >= size-1); fmt++)
 801fc0e:	687b      	ldr	r3, [r7, #4]
 801fc10:	3301      	adds	r3, #1
 801fc12:	607b      	str	r3, [r7, #4]
 801fc14:	687b      	ldr	r3, [r7, #4]
 801fc16:	781b      	ldrb	r3, [r3, #0]
 801fc18:	2b00      	cmp	r3, #0
 801fc1a:	f47f aed0 	bne.w	801f9be <tiny_vsnprintf_like+0x1e>
 801fc1e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801fc20:	68fb      	ldr	r3, [r7, #12]
 801fc22:	1ad2      	subs	r2, r2, r3
 801fc24:	68bb      	ldr	r3, [r7, #8]
 801fc26:	3b01      	subs	r3, #1
 801fc28:	429a      	cmp	r2, r3
 801fc2a:	f6bf aec8 	bge.w	801f9be <tiny_vsnprintf_like+0x1e>
 801fc2e:	e000      	b.n	801fc32 <tiny_vsnprintf_like+0x292>
    CHECK_STR_SIZE(buf, str, size);
 801fc30:	bf00      	nop
  }

  *str = '\0';
 801fc32:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801fc34:	2200      	movs	r2, #0
 801fc36:	701a      	strb	r2, [r3, #0]
  return str - buf;
 801fc38:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801fc3a:	68fb      	ldr	r3, [r7, #12]
 801fc3c:	1ad3      	subs	r3, r2, r3
}
 801fc3e:	4618      	mov	r0, r3
 801fc40:	3738      	adds	r7, #56	; 0x38
 801fc42:	46bd      	mov	sp, r7
 801fc44:	bd80      	pop	{r7, pc}
 801fc46:	bf00      	nop
 801fc48:	08022624 	.word	0x08022624

0801fc4c <UTIL_SEQ_Run>:
 * This function can be nested.
 * That is the reason why many variables that are used only in that function are declared static.
 * Note: These variables could have been declared static in the function.
 */
void UTIL_SEQ_Run( UTIL_SEQ_bm_t Mask_bm )
{
 801fc4c:	b580      	push	{r7, lr}
 801fc4e:	b08c      	sub	sp, #48	; 0x30
 801fc50:	af00      	add	r7, sp, #0
 801fc52:	6078      	str	r0, [r7, #4]
  /**
   *  When this function is nested, the mask to be applied cannot be larger than the first call
   *  The mask is always getting smaller and smaller
   *  A copy is made of the mask set by UTIL_SEQ_Run() in case it is called again in the task
   */
  super_mask_backup = SuperMask;
 801fc54:	4b67      	ldr	r3, [pc, #412]	; (801fdf4 <UTIL_SEQ_Run+0x1a8>)
 801fc56:	681b      	ldr	r3, [r3, #0]
 801fc58:	62bb      	str	r3, [r7, #40]	; 0x28
  SuperMask &= Mask_bm;
 801fc5a:	4b66      	ldr	r3, [pc, #408]	; (801fdf4 <UTIL_SEQ_Run+0x1a8>)
 801fc5c:	681a      	ldr	r2, [r3, #0]
 801fc5e:	687b      	ldr	r3, [r7, #4]
 801fc60:	4013      	ands	r3, r2
 801fc62:	4a64      	ldr	r2, [pc, #400]	; (801fdf4 <UTIL_SEQ_Run+0x1a8>)
 801fc64:	6013      	str	r3, [r2, #0]
   * TaskMask that comes from UTIL_SEQ_PauseTask() / UTIL_SEQ_ResumeTask
   * SuperMask that comes from UTIL_SEQ_Run
   * If the waited event is there, exit from  UTIL_SEQ_Run() to return to the
   * waiting task
   */
  while(((TaskSet & TaskMask & SuperMask) != 0U) && ((EvtSet & EvtWaited)==0U))
 801fc66:	e083      	b.n	801fd70 <UTIL_SEQ_Run+0x124>
  {
    counter = 0U;
 801fc68:	2300      	movs	r3, #0
 801fc6a:	62fb      	str	r3, [r7, #44]	; 0x2c
    /**
     * When a flag is set, the associated bit is set in TaskPrio[counter].priority mask depending
     * on the priority parameter given from UTIL_SEQ_SetTask()
     * The while loop is looking for a flag set from the highest priority maskr to the lower
     */
    while((TaskPrio[counter].priority & TaskMask & SuperMask)== 0U)
 801fc6c:	e002      	b.n	801fc74 <UTIL_SEQ_Run+0x28>
    {
      counter++;
 801fc6e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801fc70:	3301      	adds	r3, #1
 801fc72:	62fb      	str	r3, [r7, #44]	; 0x2c
    while((TaskPrio[counter].priority & TaskMask & SuperMask)== 0U)
 801fc74:	4a60      	ldr	r2, [pc, #384]	; (801fdf8 <UTIL_SEQ_Run+0x1ac>)
 801fc76:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801fc78:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 801fc7c:	4b5f      	ldr	r3, [pc, #380]	; (801fdfc <UTIL_SEQ_Run+0x1b0>)
 801fc7e:	681b      	ldr	r3, [r3, #0]
 801fc80:	401a      	ands	r2, r3
 801fc82:	4b5c      	ldr	r3, [pc, #368]	; (801fdf4 <UTIL_SEQ_Run+0x1a8>)
 801fc84:	681b      	ldr	r3, [r3, #0]
 801fc86:	4013      	ands	r3, r2
 801fc88:	2b00      	cmp	r3, #0
 801fc8a:	d0f0      	beq.n	801fc6e <UTIL_SEQ_Run+0x22>
    }

    current_task_set = TaskPrio[counter].priority & TaskMask & SuperMask;
 801fc8c:	4a5a      	ldr	r2, [pc, #360]	; (801fdf8 <UTIL_SEQ_Run+0x1ac>)
 801fc8e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801fc90:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 801fc94:	4b59      	ldr	r3, [pc, #356]	; (801fdfc <UTIL_SEQ_Run+0x1b0>)
 801fc96:	681b      	ldr	r3, [r3, #0]
 801fc98:	401a      	ands	r2, r3
 801fc9a:	4b56      	ldr	r3, [pc, #344]	; (801fdf4 <UTIL_SEQ_Run+0x1a8>)
 801fc9c:	681b      	ldr	r3, [r3, #0]
 801fc9e:	4013      	ands	r3, r2
 801fca0:	627b      	str	r3, [r7, #36]	; 0x24
     * so that the second one can be executed.
     * Note that the first flag is not removed from the list of pending task but just masked by the round_robin mask
     *
     * In the check below, the round_robin mask is reitialize in case all pending tasks haven been executed at least once
     */
    if ((TaskPrio[counter].round_robin & current_task_set) == 0U)
 801fca2:	4a55      	ldr	r2, [pc, #340]	; (801fdf8 <UTIL_SEQ_Run+0x1ac>)
 801fca4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801fca6:	00db      	lsls	r3, r3, #3
 801fca8:	4413      	add	r3, r2
 801fcaa:	685a      	ldr	r2, [r3, #4]
 801fcac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801fcae:	4013      	ands	r3, r2
 801fcb0:	2b00      	cmp	r3, #0
 801fcb2:	d106      	bne.n	801fcc2 <UTIL_SEQ_Run+0x76>
    {
      TaskPrio[counter].round_robin = UTIL_SEQ_ALL_BIT_SET;
 801fcb4:	4a50      	ldr	r2, [pc, #320]	; (801fdf8 <UTIL_SEQ_Run+0x1ac>)
 801fcb6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801fcb8:	00db      	lsls	r3, r3, #3
 801fcba:	4413      	add	r3, r2
 801fcbc:	f04f 32ff 	mov.w	r2, #4294967295
 801fcc0:	605a      	str	r2, [r3, #4]

    /** Read the flag index of the task to be executed
	 *  Once the index is read, the associated task will be executed even though a higher priority stack is requested
	 *  before task execution.
	 */
    CurrentTaskIdx = (SEQ_BitPosition(current_task_set & TaskPrio[counter].round_robin));
 801fcc2:	4a4d      	ldr	r2, [pc, #308]	; (801fdf8 <UTIL_SEQ_Run+0x1ac>)
 801fcc4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801fcc6:	00db      	lsls	r3, r3, #3
 801fcc8:	4413      	add	r3, r2
 801fcca:	685a      	ldr	r2, [r3, #4]
 801fccc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801fcce:	4013      	ands	r3, r2
 801fcd0:	4618      	mov	r0, r3
 801fcd2:	f000 f8f9 	bl	801fec8 <SEQ_BitPosition>
 801fcd6:	4603      	mov	r3, r0
 801fcd8:	461a      	mov	r2, r3
 801fcda:	4b49      	ldr	r3, [pc, #292]	; (801fe00 <UTIL_SEQ_Run+0x1b4>)
 801fcdc:	601a      	str	r2, [r3, #0]

    /** remove from the roun_robin mask the task that has been selected to be executed */
    TaskPrio[counter].round_robin &= ~(1U << CurrentTaskIdx);
 801fcde:	4a46      	ldr	r2, [pc, #280]	; (801fdf8 <UTIL_SEQ_Run+0x1ac>)
 801fce0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801fce2:	00db      	lsls	r3, r3, #3
 801fce4:	4413      	add	r3, r2
 801fce6:	685a      	ldr	r2, [r3, #4]
 801fce8:	4b45      	ldr	r3, [pc, #276]	; (801fe00 <UTIL_SEQ_Run+0x1b4>)
 801fcea:	681b      	ldr	r3, [r3, #0]
 801fcec:	2101      	movs	r1, #1
 801fcee:	fa01 f303 	lsl.w	r3, r1, r3
 801fcf2:	43db      	mvns	r3, r3
 801fcf4:	401a      	ands	r2, r3
 801fcf6:	4940      	ldr	r1, [pc, #256]	; (801fdf8 <UTIL_SEQ_Run+0x1ac>)
 801fcf8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801fcfa:	00db      	lsls	r3, r3, #3
 801fcfc:	440b      	add	r3, r1
 801fcfe:	605a      	str	r2, [r3, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801fd00:	f3ef 8310 	mrs	r3, PRIMASK
 801fd04:	61bb      	str	r3, [r7, #24]
  return(result);
 801fd06:	69bb      	ldr	r3, [r7, #24]

    UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 801fd08:	623b      	str	r3, [r7, #32]
  __ASM volatile ("cpsid i" : : : "memory");
 801fd0a:	b672      	cpsid	i
}
 801fd0c:	bf00      	nop
    /** remove from the list or pending task the one that has been selected to be executed */
    TaskSet &= ~(1U << CurrentTaskIdx);
 801fd0e:	4b3c      	ldr	r3, [pc, #240]	; (801fe00 <UTIL_SEQ_Run+0x1b4>)
 801fd10:	681b      	ldr	r3, [r3, #0]
 801fd12:	2201      	movs	r2, #1
 801fd14:	fa02 f303 	lsl.w	r3, r2, r3
 801fd18:	43da      	mvns	r2, r3
 801fd1a:	4b3a      	ldr	r3, [pc, #232]	; (801fe04 <UTIL_SEQ_Run+0x1b8>)
 801fd1c:	681b      	ldr	r3, [r3, #0]
 801fd1e:	4013      	ands	r3, r2
 801fd20:	4a38      	ldr	r2, [pc, #224]	; (801fe04 <UTIL_SEQ_Run+0x1b8>)
 801fd22:	6013      	str	r3, [r2, #0]
    /** remove from all priority mask the task that has been selected to be executed */
    for (counter = UTIL_SEQ_CONF_PRIO_NBR; counter != 0U; counter--)
 801fd24:	2302      	movs	r3, #2
 801fd26:	62fb      	str	r3, [r7, #44]	; 0x2c
 801fd28:	e013      	b.n	801fd52 <UTIL_SEQ_Run+0x106>
    {
      TaskPrio[counter - 1U].priority &= ~(1U << CurrentTaskIdx);
 801fd2a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801fd2c:	3b01      	subs	r3, #1
 801fd2e:	4a32      	ldr	r2, [pc, #200]	; (801fdf8 <UTIL_SEQ_Run+0x1ac>)
 801fd30:	f852 1033 	ldr.w	r1, [r2, r3, lsl #3]
 801fd34:	4b32      	ldr	r3, [pc, #200]	; (801fe00 <UTIL_SEQ_Run+0x1b4>)
 801fd36:	681b      	ldr	r3, [r3, #0]
 801fd38:	2201      	movs	r2, #1
 801fd3a:	fa02 f303 	lsl.w	r3, r2, r3
 801fd3e:	43da      	mvns	r2, r3
 801fd40:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801fd42:	3b01      	subs	r3, #1
 801fd44:	400a      	ands	r2, r1
 801fd46:	492c      	ldr	r1, [pc, #176]	; (801fdf8 <UTIL_SEQ_Run+0x1ac>)
 801fd48:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
    for (counter = UTIL_SEQ_CONF_PRIO_NBR; counter != 0U; counter--)
 801fd4c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801fd4e:	3b01      	subs	r3, #1
 801fd50:	62fb      	str	r3, [r7, #44]	; 0x2c
 801fd52:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801fd54:	2b00      	cmp	r3, #0
 801fd56:	d1e8      	bne.n	801fd2a <UTIL_SEQ_Run+0xde>
 801fd58:	6a3b      	ldr	r3, [r7, #32]
 801fd5a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801fd5c:	697b      	ldr	r3, [r7, #20]
 801fd5e:	f383 8810 	msr	PRIMASK, r3
}
 801fd62:	bf00      	nop
    }
    UTIL_SEQ_EXIT_CRITICAL_SECTION( );
    /** Execute the task */
    TaskCb[CurrentTaskIdx]( );
 801fd64:	4b26      	ldr	r3, [pc, #152]	; (801fe00 <UTIL_SEQ_Run+0x1b4>)
 801fd66:	681b      	ldr	r3, [r3, #0]
 801fd68:	4a27      	ldr	r2, [pc, #156]	; (801fe08 <UTIL_SEQ_Run+0x1bc>)
 801fd6a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801fd6e:	4798      	blx	r3
  while(((TaskSet & TaskMask & SuperMask) != 0U) && ((EvtSet & EvtWaited)==0U))
 801fd70:	4b24      	ldr	r3, [pc, #144]	; (801fe04 <UTIL_SEQ_Run+0x1b8>)
 801fd72:	681a      	ldr	r2, [r3, #0]
 801fd74:	4b21      	ldr	r3, [pc, #132]	; (801fdfc <UTIL_SEQ_Run+0x1b0>)
 801fd76:	681b      	ldr	r3, [r3, #0]
 801fd78:	401a      	ands	r2, r3
 801fd7a:	4b1e      	ldr	r3, [pc, #120]	; (801fdf4 <UTIL_SEQ_Run+0x1a8>)
 801fd7c:	681b      	ldr	r3, [r3, #0]
 801fd7e:	4013      	ands	r3, r2
 801fd80:	2b00      	cmp	r3, #0
 801fd82:	d007      	beq.n	801fd94 <UTIL_SEQ_Run+0x148>
 801fd84:	4b21      	ldr	r3, [pc, #132]	; (801fe0c <UTIL_SEQ_Run+0x1c0>)
 801fd86:	681a      	ldr	r2, [r3, #0]
 801fd88:	4b21      	ldr	r3, [pc, #132]	; (801fe10 <UTIL_SEQ_Run+0x1c4>)
 801fd8a:	681b      	ldr	r3, [r3, #0]
 801fd8c:	4013      	ands	r3, r2
 801fd8e:	2b00      	cmp	r3, #0
 801fd90:	f43f af6a 	beq.w	801fc68 <UTIL_SEQ_Run+0x1c>
  }

  /* the set of CurrentTaskIdx to no task running allows to call WaitEvt in the Pre/Post ilde context */
  CurrentTaskIdx = UTIL_SEQ_NOTASKRUNNING;
 801fd94:	4b1a      	ldr	r3, [pc, #104]	; (801fe00 <UTIL_SEQ_Run+0x1b4>)
 801fd96:	f04f 32ff 	mov.w	r2, #4294967295
 801fd9a:	601a      	str	r2, [r3, #0]
  UTIL_SEQ_PreIdle( );
 801fd9c:	f000 f888 	bl	801feb0 <UTIL_SEQ_PreIdle>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801fda0:	f3ef 8310 	mrs	r3, PRIMASK
 801fda4:	613b      	str	r3, [r7, #16]
  return(result);
 801fda6:	693b      	ldr	r3, [r7, #16]
  
  UTIL_SEQ_ENTER_CRITICAL_SECTION_IDLE( );
 801fda8:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 801fdaa:	b672      	cpsid	i
}
 801fdac:	bf00      	nop
  if (!(((TaskSet & TaskMask & SuperMask) != 0U) || ((EvtSet & EvtWaited)!= 0U))) 
 801fdae:	4b15      	ldr	r3, [pc, #84]	; (801fe04 <UTIL_SEQ_Run+0x1b8>)
 801fdb0:	681a      	ldr	r2, [r3, #0]
 801fdb2:	4b12      	ldr	r3, [pc, #72]	; (801fdfc <UTIL_SEQ_Run+0x1b0>)
 801fdb4:	681b      	ldr	r3, [r3, #0]
 801fdb6:	401a      	ands	r2, r3
 801fdb8:	4b0e      	ldr	r3, [pc, #56]	; (801fdf4 <UTIL_SEQ_Run+0x1a8>)
 801fdba:	681b      	ldr	r3, [r3, #0]
 801fdbc:	4013      	ands	r3, r2
 801fdbe:	2b00      	cmp	r3, #0
 801fdc0:	d108      	bne.n	801fdd4 <UTIL_SEQ_Run+0x188>
 801fdc2:	4b12      	ldr	r3, [pc, #72]	; (801fe0c <UTIL_SEQ_Run+0x1c0>)
 801fdc4:	681a      	ldr	r2, [r3, #0]
 801fdc6:	4b12      	ldr	r3, [pc, #72]	; (801fe10 <UTIL_SEQ_Run+0x1c4>)
 801fdc8:	681b      	ldr	r3, [r3, #0]
 801fdca:	4013      	ands	r3, r2
 801fdcc:	2b00      	cmp	r3, #0
 801fdce:	d101      	bne.n	801fdd4 <UTIL_SEQ_Run+0x188>
  {
	UTIL_SEQ_Idle( );
 801fdd0:	f7e5 f93e 	bl	8005050 <UTIL_SEQ_Idle>
 801fdd4:	69fb      	ldr	r3, [r7, #28]
 801fdd6:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801fdd8:	68fb      	ldr	r3, [r7, #12]
 801fdda:	f383 8810 	msr	PRIMASK, r3
}
 801fdde:	bf00      	nop
  }
  UTIL_SEQ_EXIT_CRITICAL_SECTION_IDLE( );
  
  UTIL_SEQ_PostIdle( );
 801fde0:	f000 f86c 	bl	801febc <UTIL_SEQ_PostIdle>

  /** restore the mask from UTIL_SEQ_Run() */
  SuperMask = super_mask_backup;
 801fde4:	4a03      	ldr	r2, [pc, #12]	; (801fdf4 <UTIL_SEQ_Run+0x1a8>)
 801fde6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801fde8:	6013      	str	r3, [r2, #0]

  return;
 801fdea:	bf00      	nop
}
 801fdec:	3730      	adds	r7, #48	; 0x30
 801fdee:	46bd      	mov	sp, r7
 801fdf0:	bd80      	pop	{r7, pc}
 801fdf2:	bf00      	nop
 801fdf4:	200001c8 	.word	0x200001c8
 801fdf8:	200018d8 	.word	0x200018d8
 801fdfc:	200001c4 	.word	0x200001c4
 801fe00:	20001854 	.word	0x20001854
 801fe04:	20001848 	.word	0x20001848
 801fe08:	20001858 	.word	0x20001858
 801fe0c:	2000184c 	.word	0x2000184c
 801fe10:	20001850 	.word	0x20001850

0801fe14 <UTIL_SEQ_RegTask>:

void UTIL_SEQ_RegTask(UTIL_SEQ_bm_t TaskId_bm, uint32_t Flags, void (*Task)( void ))
{
 801fe14:	b580      	push	{r7, lr}
 801fe16:	b088      	sub	sp, #32
 801fe18:	af00      	add	r7, sp, #0
 801fe1a:	60f8      	str	r0, [r7, #12]
 801fe1c:	60b9      	str	r1, [r7, #8]
 801fe1e:	607a      	str	r2, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801fe20:	f3ef 8310 	mrs	r3, PRIMASK
 801fe24:	617b      	str	r3, [r7, #20]
  return(result);
 801fe26:	697b      	ldr	r3, [r7, #20]
  UTIL_SEQ_ENTER_CRITICAL_SECTION();
 801fe28:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 801fe2a:	b672      	cpsid	i
}
 801fe2c:	bf00      	nop

  TaskCb[SEQ_BitPosition(TaskId_bm)] = Task;
 801fe2e:	68f8      	ldr	r0, [r7, #12]
 801fe30:	f000 f84a 	bl	801fec8 <SEQ_BitPosition>
 801fe34:	4603      	mov	r3, r0
 801fe36:	4619      	mov	r1, r3
 801fe38:	4a06      	ldr	r2, [pc, #24]	; (801fe54 <UTIL_SEQ_RegTask+0x40>)
 801fe3a:	687b      	ldr	r3, [r7, #4]
 801fe3c:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 801fe40:	69fb      	ldr	r3, [r7, #28]
 801fe42:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801fe44:	69bb      	ldr	r3, [r7, #24]
 801fe46:	f383 8810 	msr	PRIMASK, r3
}
 801fe4a:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION();

  return;
 801fe4c:	bf00      	nop
}
 801fe4e:	3720      	adds	r7, #32
 801fe50:	46bd      	mov	sp, r7
 801fe52:	bd80      	pop	{r7, pc}
 801fe54:	20001858 	.word	0x20001858

0801fe58 <UTIL_SEQ_SetTask>:

void UTIL_SEQ_SetTask( UTIL_SEQ_bm_t TaskId_bm , uint32_t Task_Prio )
{
 801fe58:	b480      	push	{r7}
 801fe5a:	b087      	sub	sp, #28
 801fe5c:	af00      	add	r7, sp, #0
 801fe5e:	6078      	str	r0, [r7, #4]
 801fe60:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801fe62:	f3ef 8310 	mrs	r3, PRIMASK
 801fe66:	60fb      	str	r3, [r7, #12]
  return(result);
 801fe68:	68fb      	ldr	r3, [r7, #12]
  UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 801fe6a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801fe6c:	b672      	cpsid	i
}
 801fe6e:	bf00      	nop

  TaskSet |= TaskId_bm;
 801fe70:	4b0d      	ldr	r3, [pc, #52]	; (801fea8 <UTIL_SEQ_SetTask+0x50>)
 801fe72:	681a      	ldr	r2, [r3, #0]
 801fe74:	687b      	ldr	r3, [r7, #4]
 801fe76:	4313      	orrs	r3, r2
 801fe78:	4a0b      	ldr	r2, [pc, #44]	; (801fea8 <UTIL_SEQ_SetTask+0x50>)
 801fe7a:	6013      	str	r3, [r2, #0]
  TaskPrio[Task_Prio].priority |= TaskId_bm;
 801fe7c:	4a0b      	ldr	r2, [pc, #44]	; (801feac <UTIL_SEQ_SetTask+0x54>)
 801fe7e:	683b      	ldr	r3, [r7, #0]
 801fe80:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 801fe84:	687b      	ldr	r3, [r7, #4]
 801fe86:	431a      	orrs	r2, r3
 801fe88:	4908      	ldr	r1, [pc, #32]	; (801feac <UTIL_SEQ_SetTask+0x54>)
 801fe8a:	683b      	ldr	r3, [r7, #0]
 801fe8c:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
 801fe90:	697b      	ldr	r3, [r7, #20]
 801fe92:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801fe94:	693b      	ldr	r3, [r7, #16]
 801fe96:	f383 8810 	msr	PRIMASK, r3
}
 801fe9a:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  return;
 801fe9c:	bf00      	nop
}
 801fe9e:	371c      	adds	r7, #28
 801fea0:	46bd      	mov	sp, r7
 801fea2:	bc80      	pop	{r7}
 801fea4:	4770      	bx	lr
 801fea6:	bf00      	nop
 801fea8:	20001848 	.word	0x20001848
 801feac:	200018d8 	.word	0x200018d8

0801feb0 <UTIL_SEQ_PreIdle>:
{
  return;
}

__WEAK void UTIL_SEQ_PreIdle( void )
{
 801feb0:	b480      	push	{r7}
 801feb2:	af00      	add	r7, sp, #0
  /**
   * Unless specified by the application, there is nothing to be done
   */
  return;
 801feb4:	bf00      	nop
}
 801feb6:	46bd      	mov	sp, r7
 801feb8:	bc80      	pop	{r7}
 801feba:	4770      	bx	lr

0801febc <UTIL_SEQ_PostIdle>:

__WEAK void UTIL_SEQ_PostIdle( void )
{
 801febc:	b480      	push	{r7}
 801febe:	af00      	add	r7, sp, #0
  /**
   * Unless specified by the application, there is nothing to be done
   */
  return;
 801fec0:	bf00      	nop
}
 801fec2:	46bd      	mov	sp, r7
 801fec4:	bc80      	pop	{r7}
 801fec6:	4770      	bx	lr

0801fec8 <SEQ_BitPosition>:
 * @brief return the position of the first bit set to 1
 * @param Value 32 bit value
 * @retval bit position
 */
uint8_t SEQ_BitPosition(uint32_t Value)
{
 801fec8:	b480      	push	{r7}
 801feca:	b085      	sub	sp, #20
 801fecc:	af00      	add	r7, sp, #0
 801fece:	6078      	str	r0, [r7, #4]
  uint8_t n = 0U;
 801fed0:	2300      	movs	r3, #0
 801fed2:	73fb      	strb	r3, [r7, #15]

  if ((Value & 0xFFFF0000U) == 0U)  { n  = 16U; Value <<= 16U;  }
 801fed4:	687b      	ldr	r3, [r7, #4]
 801fed6:	0c1b      	lsrs	r3, r3, #16
 801fed8:	041b      	lsls	r3, r3, #16
 801feda:	2b00      	cmp	r3, #0
 801fedc:	d104      	bne.n	801fee8 <SEQ_BitPosition+0x20>
 801fede:	2310      	movs	r3, #16
 801fee0:	73fb      	strb	r3, [r7, #15]
 801fee2:	687b      	ldr	r3, [r7, #4]
 801fee4:	041b      	lsls	r3, r3, #16
 801fee6:	607b      	str	r3, [r7, #4]
  if ((Value & 0xFF000000U) == 0U)  { n +=  8U; Value <<=  8U;  }
 801fee8:	687b      	ldr	r3, [r7, #4]
 801feea:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 801feee:	2b00      	cmp	r3, #0
 801fef0:	d105      	bne.n	801fefe <SEQ_BitPosition+0x36>
 801fef2:	7bfb      	ldrb	r3, [r7, #15]
 801fef4:	3308      	adds	r3, #8
 801fef6:	73fb      	strb	r3, [r7, #15]
 801fef8:	687b      	ldr	r3, [r7, #4]
 801fefa:	021b      	lsls	r3, r3, #8
 801fefc:	607b      	str	r3, [r7, #4]
  if ((Value & 0xF0000000U) == 0U)  { n +=  4U; Value <<=  4U;  }
 801fefe:	687b      	ldr	r3, [r7, #4]
 801ff00:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 801ff04:	2b00      	cmp	r3, #0
 801ff06:	d105      	bne.n	801ff14 <SEQ_BitPosition+0x4c>
 801ff08:	7bfb      	ldrb	r3, [r7, #15]
 801ff0a:	3304      	adds	r3, #4
 801ff0c:	73fb      	strb	r3, [r7, #15]
 801ff0e:	687b      	ldr	r3, [r7, #4]
 801ff10:	011b      	lsls	r3, r3, #4
 801ff12:	607b      	str	r3, [r7, #4]

  n += SEQ_clz_table_4bit[Value >> (32-4)];
 801ff14:	687b      	ldr	r3, [r7, #4]
 801ff16:	0f1b      	lsrs	r3, r3, #28
 801ff18:	4a06      	ldr	r2, [pc, #24]	; (801ff34 <SEQ_BitPosition+0x6c>)
 801ff1a:	5cd2      	ldrb	r2, [r2, r3]
 801ff1c:	7bfb      	ldrb	r3, [r7, #15]
 801ff1e:	4413      	add	r3, r2
 801ff20:	73fb      	strb	r3, [r7, #15]

  return (uint8_t)(31U-n);
 801ff22:	7bfb      	ldrb	r3, [r7, #15]
 801ff24:	f1c3 031f 	rsb	r3, r3, #31
 801ff28:	b2db      	uxtb	r3, r3
}
 801ff2a:	4618      	mov	r0, r3
 801ff2c:	3714      	adds	r7, #20
 801ff2e:	46bd      	mov	sp, r7
 801ff30:	bc80      	pop	{r7}
 801ff32:	4770      	bx	lr
 801ff34:	08022d14 	.word	0x08022d14

0801ff38 <UTIL_TIMER_Init>:
  * @addtogroup TIMER_SERVER_exported_function
  *  @{
  */

UTIL_TIMER_Status_t UTIL_TIMER_Init(void)
{
 801ff38:	b580      	push	{r7, lr}
 801ff3a:	af00      	add	r7, sp, #0
  UTIL_TIMER_INIT_CRITICAL_SECTION();
  TimerListHead = NULL;
 801ff3c:	4b04      	ldr	r3, [pc, #16]	; (801ff50 <UTIL_TIMER_Init+0x18>)
 801ff3e:	2200      	movs	r2, #0
 801ff40:	601a      	str	r2, [r3, #0]
  return UTIL_TimerDriver.InitTimer();
 801ff42:	4b04      	ldr	r3, [pc, #16]	; (801ff54 <UTIL_TIMER_Init+0x1c>)
 801ff44:	681b      	ldr	r3, [r3, #0]
 801ff46:	4798      	blx	r3
 801ff48:	4603      	mov	r3, r0
}
 801ff4a:	4618      	mov	r0, r3
 801ff4c:	bd80      	pop	{r7, pc}
 801ff4e:	bf00      	nop
 801ff50:	200018e8 	.word	0x200018e8
 801ff54:	08022704 	.word	0x08022704

0801ff58 <UTIL_TIMER_Create>:
{
  return UTIL_TimerDriver.DeInitTimer();
}

UTIL_TIMER_Status_t UTIL_TIMER_Create( UTIL_TIMER_Object_t *TimerObject, uint32_t PeriodValue, UTIL_TIMER_Mode_t Mode, void ( *Callback )( void *), void *Argument)
{
 801ff58:	b580      	push	{r7, lr}
 801ff5a:	b084      	sub	sp, #16
 801ff5c:	af00      	add	r7, sp, #0
 801ff5e:	60f8      	str	r0, [r7, #12]
 801ff60:	60b9      	str	r1, [r7, #8]
 801ff62:	603b      	str	r3, [r7, #0]
 801ff64:	4613      	mov	r3, r2
 801ff66:	71fb      	strb	r3, [r7, #7]
  if((TimerObject != NULL) && (Callback != NULL))
 801ff68:	68fb      	ldr	r3, [r7, #12]
 801ff6a:	2b00      	cmp	r3, #0
 801ff6c:	d023      	beq.n	801ffb6 <UTIL_TIMER_Create+0x5e>
 801ff6e:	683b      	ldr	r3, [r7, #0]
 801ff70:	2b00      	cmp	r3, #0
 801ff72:	d020      	beq.n	801ffb6 <UTIL_TIMER_Create+0x5e>
  {
    TimerObject->Timestamp = 0U;
 801ff74:	68fb      	ldr	r3, [r7, #12]
 801ff76:	2200      	movs	r2, #0
 801ff78:	601a      	str	r2, [r3, #0]
    TimerObject->ReloadValue = UTIL_TimerDriver.ms2Tick(PeriodValue);
 801ff7a:	4b11      	ldr	r3, [pc, #68]	; (801ffc0 <UTIL_TIMER_Create+0x68>)
 801ff7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801ff7e:	68b8      	ldr	r0, [r7, #8]
 801ff80:	4798      	blx	r3
 801ff82:	4602      	mov	r2, r0
 801ff84:	68fb      	ldr	r3, [r7, #12]
 801ff86:	605a      	str	r2, [r3, #4]
    TimerObject->IsPending = 0U;
 801ff88:	68fb      	ldr	r3, [r7, #12]
 801ff8a:	2200      	movs	r2, #0
 801ff8c:	721a      	strb	r2, [r3, #8]
    TimerObject->IsRunning = 0U;
 801ff8e:	68fb      	ldr	r3, [r7, #12]
 801ff90:	2200      	movs	r2, #0
 801ff92:	725a      	strb	r2, [r3, #9]
    TimerObject->IsReloadStopped = 0U;
 801ff94:	68fb      	ldr	r3, [r7, #12]
 801ff96:	2200      	movs	r2, #0
 801ff98:	729a      	strb	r2, [r3, #10]
    TimerObject->Callback = Callback;
 801ff9a:	68fb      	ldr	r3, [r7, #12]
 801ff9c:	683a      	ldr	r2, [r7, #0]
 801ff9e:	60da      	str	r2, [r3, #12]
    TimerObject->argument = Argument;
 801ffa0:	68fb      	ldr	r3, [r7, #12]
 801ffa2:	69ba      	ldr	r2, [r7, #24]
 801ffa4:	611a      	str	r2, [r3, #16]
    TimerObject->Mode = Mode;
 801ffa6:	68fb      	ldr	r3, [r7, #12]
 801ffa8:	79fa      	ldrb	r2, [r7, #7]
 801ffaa:	72da      	strb	r2, [r3, #11]
    TimerObject->Next = NULL;
 801ffac:	68fb      	ldr	r3, [r7, #12]
 801ffae:	2200      	movs	r2, #0
 801ffb0:	615a      	str	r2, [r3, #20]
    return UTIL_TIMER_OK;
 801ffb2:	2300      	movs	r3, #0
 801ffb4:	e000      	b.n	801ffb8 <UTIL_TIMER_Create+0x60>
  }
  else
  {
    return UTIL_TIMER_INVALID_PARAM;
 801ffb6:	2301      	movs	r3, #1
  }
}
 801ffb8:	4618      	mov	r0, r3
 801ffba:	3710      	adds	r7, #16
 801ffbc:	46bd      	mov	sp, r7
 801ffbe:	bd80      	pop	{r7, pc}
 801ffc0:	08022704 	.word	0x08022704

0801ffc4 <UTIL_TIMER_Start>:

UTIL_TIMER_Status_t UTIL_TIMER_Start( UTIL_TIMER_Object_t *TimerObject)
{
 801ffc4:	b580      	push	{r7, lr}
 801ffc6:	b08a      	sub	sp, #40	; 0x28
 801ffc8:	af00      	add	r7, sp, #0
 801ffca:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Status_t  ret = UTIL_TIMER_OK;
 801ffcc:	2300      	movs	r3, #0
 801ffce:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t elapsedTime;
  uint32_t minValue;
  uint32_t ticks;
    
  if(( TimerObject != NULL ) && ( TimerExists( TimerObject ) == false ) && (TimerObject->IsRunning == 0U))
 801ffd2:	687b      	ldr	r3, [r7, #4]
 801ffd4:	2b00      	cmp	r3, #0
 801ffd6:	d056      	beq.n	8020086 <UTIL_TIMER_Start+0xc2>
 801ffd8:	6878      	ldr	r0, [r7, #4]
 801ffda:	f000 f9a9 	bl	8020330 <TimerExists>
 801ffde:	4603      	mov	r3, r0
 801ffe0:	f083 0301 	eor.w	r3, r3, #1
 801ffe4:	b2db      	uxtb	r3, r3
 801ffe6:	2b00      	cmp	r3, #0
 801ffe8:	d04d      	beq.n	8020086 <UTIL_TIMER_Start+0xc2>
 801ffea:	687b      	ldr	r3, [r7, #4]
 801ffec:	7a5b      	ldrb	r3, [r3, #9]
 801ffee:	2b00      	cmp	r3, #0
 801fff0:	d149      	bne.n	8020086 <UTIL_TIMER_Start+0xc2>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801fff2:	f3ef 8310 	mrs	r3, PRIMASK
 801fff6:	613b      	str	r3, [r7, #16]
  return(result);
 801fff8:	693b      	ldr	r3, [r7, #16]
  {
    UTIL_TIMER_ENTER_CRITICAL_SECTION();
 801fffa:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 801fffc:	b672      	cpsid	i
}
 801fffe:	bf00      	nop
    ticks = TimerObject->ReloadValue;
 8020000:	687b      	ldr	r3, [r7, #4]
 8020002:	685b      	ldr	r3, [r3, #4]
 8020004:	623b      	str	r3, [r7, #32]
    minValue = UTIL_TimerDriver.GetMinimumTimeout( );
 8020006:	4b24      	ldr	r3, [pc, #144]	; (8020098 <UTIL_TIMER_Start+0xd4>)
 8020008:	6a1b      	ldr	r3, [r3, #32]
 802000a:	4798      	blx	r3
 802000c:	61b8      	str	r0, [r7, #24]
    
    if( ticks < minValue )
 802000e:	6a3a      	ldr	r2, [r7, #32]
 8020010:	69bb      	ldr	r3, [r7, #24]
 8020012:	429a      	cmp	r2, r3
 8020014:	d201      	bcs.n	802001a <UTIL_TIMER_Start+0x56>
    {
      ticks = minValue;
 8020016:	69bb      	ldr	r3, [r7, #24]
 8020018:	623b      	str	r3, [r7, #32]
    }
    
    TimerObject->Timestamp = ticks;
 802001a:	687b      	ldr	r3, [r7, #4]
 802001c:	6a3a      	ldr	r2, [r7, #32]
 802001e:	601a      	str	r2, [r3, #0]
    TimerObject->IsPending = 0U;
 8020020:	687b      	ldr	r3, [r7, #4]
 8020022:	2200      	movs	r2, #0
 8020024:	721a      	strb	r2, [r3, #8]
    TimerObject->IsRunning = 1U;
 8020026:	687b      	ldr	r3, [r7, #4]
 8020028:	2201      	movs	r2, #1
 802002a:	725a      	strb	r2, [r3, #9]
    TimerObject->IsReloadStopped = 0U;
 802002c:	687b      	ldr	r3, [r7, #4]
 802002e:	2200      	movs	r2, #0
 8020030:	729a      	strb	r2, [r3, #10]
    if( TimerListHead == NULL )
 8020032:	4b1a      	ldr	r3, [pc, #104]	; (802009c <UTIL_TIMER_Start+0xd8>)
 8020034:	681b      	ldr	r3, [r3, #0]
 8020036:	2b00      	cmp	r3, #0
 8020038:	d106      	bne.n	8020048 <UTIL_TIMER_Start+0x84>
    {
      UTIL_TimerDriver.SetTimerContext();
 802003a:	4b17      	ldr	r3, [pc, #92]	; (8020098 <UTIL_TIMER_Start+0xd4>)
 802003c:	691b      	ldr	r3, [r3, #16]
 802003e:	4798      	blx	r3
      TimerInsertNewHeadTimer( TimerObject ); /* insert a timeout at now+obj->Timestamp */
 8020040:	6878      	ldr	r0, [r7, #4]
 8020042:	f000 f9eb 	bl	802041c <TimerInsertNewHeadTimer>
 8020046:	e017      	b.n	8020078 <UTIL_TIMER_Start+0xb4>
    }
    else 
    {
      elapsedTime = UTIL_TimerDriver.GetTimerElapsedTime( );
 8020048:	4b13      	ldr	r3, [pc, #76]	; (8020098 <UTIL_TIMER_Start+0xd4>)
 802004a:	699b      	ldr	r3, [r3, #24]
 802004c:	4798      	blx	r3
 802004e:	6178      	str	r0, [r7, #20]
      TimerObject->Timestamp += elapsedTime;
 8020050:	687b      	ldr	r3, [r7, #4]
 8020052:	681a      	ldr	r2, [r3, #0]
 8020054:	697b      	ldr	r3, [r7, #20]
 8020056:	441a      	add	r2, r3
 8020058:	687b      	ldr	r3, [r7, #4]
 802005a:	601a      	str	r2, [r3, #0]
      
      if( TimerObject->Timestamp < TimerListHead->Timestamp )
 802005c:	687b      	ldr	r3, [r7, #4]
 802005e:	681a      	ldr	r2, [r3, #0]
 8020060:	4b0e      	ldr	r3, [pc, #56]	; (802009c <UTIL_TIMER_Start+0xd8>)
 8020062:	681b      	ldr	r3, [r3, #0]
 8020064:	681b      	ldr	r3, [r3, #0]
 8020066:	429a      	cmp	r2, r3
 8020068:	d203      	bcs.n	8020072 <UTIL_TIMER_Start+0xae>
      {
        TimerInsertNewHeadTimer( TimerObject);
 802006a:	6878      	ldr	r0, [r7, #4]
 802006c:	f000 f9d6 	bl	802041c <TimerInsertNewHeadTimer>
 8020070:	e002      	b.n	8020078 <UTIL_TIMER_Start+0xb4>
      }
      else
      {
        TimerInsertTimer( TimerObject);
 8020072:	6878      	ldr	r0, [r7, #4]
 8020074:	f000 f9a2 	bl	80203bc <TimerInsertTimer>
 8020078:	69fb      	ldr	r3, [r7, #28]
 802007a:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 802007c:	68fb      	ldr	r3, [r7, #12]
 802007e:	f383 8810 	msr	PRIMASK, r3
}
 8020082:	bf00      	nop
  {
 8020084:	e002      	b.n	802008c <UTIL_TIMER_Start+0xc8>
    }
    UTIL_TIMER_EXIT_CRITICAL_SECTION();
  }
  else
  {
    ret =  UTIL_TIMER_INVALID_PARAM;
 8020086:	2301      	movs	r3, #1
 8020088:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }
  return ret;
 802008c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8020090:	4618      	mov	r0, r3
 8020092:	3728      	adds	r7, #40	; 0x28
 8020094:	46bd      	mov	sp, r7
 8020096:	bd80      	pop	{r7, pc}
 8020098:	08022704 	.word	0x08022704
 802009c:	200018e8 	.word	0x200018e8

080200a0 <UTIL_TIMER_Stop>:
  }
  return ret;
}

UTIL_TIMER_Status_t UTIL_TIMER_Stop( UTIL_TIMER_Object_t *TimerObject )
{
 80200a0:	b580      	push	{r7, lr}
 80200a2:	b088      	sub	sp, #32
 80200a4:	af00      	add	r7, sp, #0
 80200a6:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Status_t  ret = UTIL_TIMER_OK;
 80200a8:	2300      	movs	r3, #0
 80200aa:	77fb      	strb	r3, [r7, #31]

  if (NULL != TimerObject)
 80200ac:	687b      	ldr	r3, [r7, #4]
 80200ae:	2b00      	cmp	r3, #0
 80200b0:	d05b      	beq.n	802016a <UTIL_TIMER_Stop+0xca>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80200b2:	f3ef 8310 	mrs	r3, PRIMASK
 80200b6:	60fb      	str	r3, [r7, #12]
  return(result);
 80200b8:	68fb      	ldr	r3, [r7, #12]
  {
    UTIL_TIMER_ENTER_CRITICAL_SECTION();
 80200ba:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 80200bc:	b672      	cpsid	i
}
 80200be:	bf00      	nop
    UTIL_TIMER_Object_t* prev = TimerListHead;
 80200c0:	4b2d      	ldr	r3, [pc, #180]	; (8020178 <UTIL_TIMER_Stop+0xd8>)
 80200c2:	681b      	ldr	r3, [r3, #0]
 80200c4:	61bb      	str	r3, [r7, #24]
    UTIL_TIMER_Object_t* cur = TimerListHead;
 80200c6:	4b2c      	ldr	r3, [pc, #176]	; (8020178 <UTIL_TIMER_Stop+0xd8>)
 80200c8:	681b      	ldr	r3, [r3, #0]
 80200ca:	617b      	str	r3, [r7, #20]
    TimerObject->IsReloadStopped = 1U;
 80200cc:	687b      	ldr	r3, [r7, #4]
 80200ce:	2201      	movs	r2, #1
 80200d0:	729a      	strb	r2, [r3, #10]
    
    /* List is empty or the Obj to stop does not exist  */
    if(NULL != TimerListHead)
 80200d2:	4b29      	ldr	r3, [pc, #164]	; (8020178 <UTIL_TIMER_Stop+0xd8>)
 80200d4:	681b      	ldr	r3, [r3, #0]
 80200d6:	2b00      	cmp	r3, #0
 80200d8:	d041      	beq.n	802015e <UTIL_TIMER_Stop+0xbe>
    {
      TimerObject->IsRunning = 0U;
 80200da:	687b      	ldr	r3, [r7, #4]
 80200dc:	2200      	movs	r2, #0
 80200de:	725a      	strb	r2, [r3, #9]
      
      if( TimerListHead == TimerObject ) /* Stop the Head */
 80200e0:	4b25      	ldr	r3, [pc, #148]	; (8020178 <UTIL_TIMER_Stop+0xd8>)
 80200e2:	681b      	ldr	r3, [r3, #0]
 80200e4:	687a      	ldr	r2, [r7, #4]
 80200e6:	429a      	cmp	r2, r3
 80200e8:	d134      	bne.n	8020154 <UTIL_TIMER_Stop+0xb4>
      {
          TimerListHead->IsPending = 0;
 80200ea:	4b23      	ldr	r3, [pc, #140]	; (8020178 <UTIL_TIMER_Stop+0xd8>)
 80200ec:	681b      	ldr	r3, [r3, #0]
 80200ee:	2200      	movs	r2, #0
 80200f0:	721a      	strb	r2, [r3, #8]
          if( TimerListHead->Next != NULL )
 80200f2:	4b21      	ldr	r3, [pc, #132]	; (8020178 <UTIL_TIMER_Stop+0xd8>)
 80200f4:	681b      	ldr	r3, [r3, #0]
 80200f6:	695b      	ldr	r3, [r3, #20]
 80200f8:	2b00      	cmp	r3, #0
 80200fa:	d00a      	beq.n	8020112 <UTIL_TIMER_Stop+0x72>
          {
            TimerListHead = TimerListHead->Next;
 80200fc:	4b1e      	ldr	r3, [pc, #120]	; (8020178 <UTIL_TIMER_Stop+0xd8>)
 80200fe:	681b      	ldr	r3, [r3, #0]
 8020100:	695b      	ldr	r3, [r3, #20]
 8020102:	4a1d      	ldr	r2, [pc, #116]	; (8020178 <UTIL_TIMER_Stop+0xd8>)
 8020104:	6013      	str	r3, [r2, #0]
            TimerSetTimeout( TimerListHead );
 8020106:	4b1c      	ldr	r3, [pc, #112]	; (8020178 <UTIL_TIMER_Stop+0xd8>)
 8020108:	681b      	ldr	r3, [r3, #0]
 802010a:	4618      	mov	r0, r3
 802010c:	f000 f92c 	bl	8020368 <TimerSetTimeout>
 8020110:	e023      	b.n	802015a <UTIL_TIMER_Stop+0xba>
          }
          else
          {
            UTIL_TimerDriver.StopTimerEvt( );
 8020112:	4b1a      	ldr	r3, [pc, #104]	; (802017c <UTIL_TIMER_Stop+0xdc>)
 8020114:	68db      	ldr	r3, [r3, #12]
 8020116:	4798      	blx	r3
            TimerListHead = NULL;
 8020118:	4b17      	ldr	r3, [pc, #92]	; (8020178 <UTIL_TIMER_Stop+0xd8>)
 802011a:	2200      	movs	r2, #0
 802011c:	601a      	str	r2, [r3, #0]
 802011e:	e01c      	b.n	802015a <UTIL_TIMER_Stop+0xba>
      }
      else /* Stop an object within the list */
      {      
        while( cur != NULL )
        {
          if( cur == TimerObject )
 8020120:	697a      	ldr	r2, [r7, #20]
 8020122:	687b      	ldr	r3, [r7, #4]
 8020124:	429a      	cmp	r2, r3
 8020126:	d110      	bne.n	802014a <UTIL_TIMER_Stop+0xaa>
          {
            if( cur->Next != NULL )
 8020128:	697b      	ldr	r3, [r7, #20]
 802012a:	695b      	ldr	r3, [r3, #20]
 802012c:	2b00      	cmp	r3, #0
 802012e:	d006      	beq.n	802013e <UTIL_TIMER_Stop+0x9e>
            {
              cur = cur->Next;
 8020130:	697b      	ldr	r3, [r7, #20]
 8020132:	695b      	ldr	r3, [r3, #20]
 8020134:	617b      	str	r3, [r7, #20]
              prev->Next = cur;
 8020136:	69bb      	ldr	r3, [r7, #24]
 8020138:	697a      	ldr	r2, [r7, #20]
 802013a:	615a      	str	r2, [r3, #20]
            else
            {
              cur = NULL;
              prev->Next = cur;
            }
            break;
 802013c:	e00d      	b.n	802015a <UTIL_TIMER_Stop+0xba>
              cur = NULL;
 802013e:	2300      	movs	r3, #0
 8020140:	617b      	str	r3, [r7, #20]
              prev->Next = cur;
 8020142:	69bb      	ldr	r3, [r7, #24]
 8020144:	697a      	ldr	r2, [r7, #20]
 8020146:	615a      	str	r2, [r3, #20]
            break;
 8020148:	e007      	b.n	802015a <UTIL_TIMER_Stop+0xba>
          }
          else
          {
            prev = cur;
 802014a:	697b      	ldr	r3, [r7, #20]
 802014c:	61bb      	str	r3, [r7, #24]
            cur = cur->Next;
 802014e:	697b      	ldr	r3, [r7, #20]
 8020150:	695b      	ldr	r3, [r3, #20]
 8020152:	617b      	str	r3, [r7, #20]
        while( cur != NULL )
 8020154:	697b      	ldr	r3, [r7, #20]
 8020156:	2b00      	cmp	r3, #0
 8020158:	d1e2      	bne.n	8020120 <UTIL_TIMER_Stop+0x80>
          }
        }   
      }
      ret = UTIL_TIMER_OK;
 802015a:	2300      	movs	r3, #0
 802015c:	77fb      	strb	r3, [r7, #31]
 802015e:	693b      	ldr	r3, [r7, #16]
 8020160:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8020162:	68bb      	ldr	r3, [r7, #8]
 8020164:	f383 8810 	msr	PRIMASK, r3
}
 8020168:	e001      	b.n	802016e <UTIL_TIMER_Stop+0xce>
    }
    UTIL_TIMER_EXIT_CRITICAL_SECTION();
  }
  else
  {
    ret = UTIL_TIMER_INVALID_PARAM;
 802016a:	2301      	movs	r3, #1
 802016c:	77fb      	strb	r3, [r7, #31]
  }
  return ret;
 802016e:	7ffb      	ldrb	r3, [r7, #31]
}
 8020170:	4618      	mov	r0, r3
 8020172:	3720      	adds	r7, #32
 8020174:	46bd      	mov	sp, r7
 8020176:	bd80      	pop	{r7, pc}
 8020178:	200018e8 	.word	0x200018e8
 802017c:	08022704 	.word	0x08022704

08020180 <UTIL_TIMER_SetPeriod>:

UTIL_TIMER_Status_t UTIL_TIMER_SetPeriod(UTIL_TIMER_Object_t *TimerObject, uint32_t NewPeriodValue)
{
 8020180:	b580      	push	{r7, lr}
 8020182:	b084      	sub	sp, #16
 8020184:	af00      	add	r7, sp, #0
 8020186:	6078      	str	r0, [r7, #4]
 8020188:	6039      	str	r1, [r7, #0]
  UTIL_TIMER_Status_t  ret = UTIL_TIMER_OK;
 802018a:	2300      	movs	r3, #0
 802018c:	73fb      	strb	r3, [r7, #15]
  
  if(NULL == TimerObject)
 802018e:	687b      	ldr	r3, [r7, #4]
 8020190:	2b00      	cmp	r3, #0
 8020192:	d102      	bne.n	802019a <UTIL_TIMER_SetPeriod+0x1a>
  {
	  ret = UTIL_TIMER_INVALID_PARAM;
 8020194:	2301      	movs	r3, #1
 8020196:	73fb      	strb	r3, [r7, #15]
 8020198:	e014      	b.n	80201c4 <UTIL_TIMER_SetPeriod+0x44>
  }
  else
  {
    TimerObject->ReloadValue = UTIL_TimerDriver.ms2Tick(NewPeriodValue);
 802019a:	4b0d      	ldr	r3, [pc, #52]	; (80201d0 <UTIL_TIMER_SetPeriod+0x50>)
 802019c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 802019e:	6838      	ldr	r0, [r7, #0]
 80201a0:	4798      	blx	r3
 80201a2:	4602      	mov	r2, r0
 80201a4:	687b      	ldr	r3, [r7, #4]
 80201a6:	605a      	str	r2, [r3, #4]
    if(TimerExists(TimerObject))
 80201a8:	6878      	ldr	r0, [r7, #4]
 80201aa:	f000 f8c1 	bl	8020330 <TimerExists>
 80201ae:	4603      	mov	r3, r0
 80201b0:	2b00      	cmp	r3, #0
 80201b2:	d007      	beq.n	80201c4 <UTIL_TIMER_SetPeriod+0x44>
    {
      (void)UTIL_TIMER_Stop(TimerObject);
 80201b4:	6878      	ldr	r0, [r7, #4]
 80201b6:	f7ff ff73 	bl	80200a0 <UTIL_TIMER_Stop>
      ret = UTIL_TIMER_Start(TimerObject);
 80201ba:	6878      	ldr	r0, [r7, #4]
 80201bc:	f7ff ff02 	bl	801ffc4 <UTIL_TIMER_Start>
 80201c0:	4603      	mov	r3, r0
 80201c2:	73fb      	strb	r3, [r7, #15]
    }
  }
  return ret;
 80201c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80201c6:	4618      	mov	r0, r3
 80201c8:	3710      	adds	r7, #16
 80201ca:	46bd      	mov	sp, r7
 80201cc:	bd80      	pop	{r7, pc}
 80201ce:	bf00      	nop
 80201d0:	08022704 	.word	0x08022704

080201d4 <UTIL_TIMER_IRQ_Handler>:
	}
	return NextTimer;
}

void UTIL_TIMER_IRQ_Handler( void )
{
 80201d4:	b590      	push	{r4, r7, lr}
 80201d6:	b089      	sub	sp, #36	; 0x24
 80201d8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80201da:	f3ef 8310 	mrs	r3, PRIMASK
 80201de:	60bb      	str	r3, [r7, #8]
  return(result);
 80201e0:	68bb      	ldr	r3, [r7, #8]
  UTIL_TIMER_Object_t* cur;
  uint32_t old, now, DeltaContext;

  UTIL_TIMER_ENTER_CRITICAL_SECTION();
 80201e2:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("cpsid i" : : : "memory");
 80201e4:	b672      	cpsid	i
}
 80201e6:	bf00      	nop

  old  =  UTIL_TimerDriver.GetTimerContext( );
 80201e8:	4b38      	ldr	r3, [pc, #224]	; (80202cc <UTIL_TIMER_IRQ_Handler+0xf8>)
 80201ea:	695b      	ldr	r3, [r3, #20]
 80201ec:	4798      	blx	r3
 80201ee:	6178      	str	r0, [r7, #20]
  now  =  UTIL_TimerDriver.SetTimerContext( );
 80201f0:	4b36      	ldr	r3, [pc, #216]	; (80202cc <UTIL_TIMER_IRQ_Handler+0xf8>)
 80201f2:	691b      	ldr	r3, [r3, #16]
 80201f4:	4798      	blx	r3
 80201f6:	6138      	str	r0, [r7, #16]

  DeltaContext = now  - old; /*intentional wrap around */
 80201f8:	693a      	ldr	r2, [r7, #16]
 80201fa:	697b      	ldr	r3, [r7, #20]
 80201fc:	1ad3      	subs	r3, r2, r3
 80201fe:	60fb      	str	r3, [r7, #12]
  
  /* update timeStamp based upon new Time Reference*/
  /* because delta context should never exceed 2^32*/
  if ( TimerListHead != NULL )
 8020200:	4b33      	ldr	r3, [pc, #204]	; (80202d0 <UTIL_TIMER_IRQ_Handler+0xfc>)
 8020202:	681b      	ldr	r3, [r3, #0]
 8020204:	2b00      	cmp	r3, #0
 8020206:	d037      	beq.n	8020278 <UTIL_TIMER_IRQ_Handler+0xa4>
  {
    cur = TimerListHead;
 8020208:	4b31      	ldr	r3, [pc, #196]	; (80202d0 <UTIL_TIMER_IRQ_Handler+0xfc>)
 802020a:	681b      	ldr	r3, [r3, #0]
 802020c:	61fb      	str	r3, [r7, #28]
	do {
      if (cur->Timestamp > DeltaContext)
 802020e:	69fb      	ldr	r3, [r7, #28]
 8020210:	681b      	ldr	r3, [r3, #0]
 8020212:	68fa      	ldr	r2, [r7, #12]
 8020214:	429a      	cmp	r2, r3
 8020216:	d206      	bcs.n	8020226 <UTIL_TIMER_IRQ_Handler+0x52>
      {
        cur->Timestamp -= DeltaContext;
 8020218:	69fb      	ldr	r3, [r7, #28]
 802021a:	681a      	ldr	r2, [r3, #0]
 802021c:	68fb      	ldr	r3, [r7, #12]
 802021e:	1ad2      	subs	r2, r2, r3
 8020220:	69fb      	ldr	r3, [r7, #28]
 8020222:	601a      	str	r2, [r3, #0]
 8020224:	e002      	b.n	802022c <UTIL_TIMER_IRQ_Handler+0x58>
      }
      else
      {
        cur->Timestamp = 0;
 8020226:	69fb      	ldr	r3, [r7, #28]
 8020228:	2200      	movs	r2, #0
 802022a:	601a      	str	r2, [r3, #0]
      }
      cur = cur->Next;
 802022c:	69fb      	ldr	r3, [r7, #28]
 802022e:	695b      	ldr	r3, [r3, #20]
 8020230:	61fb      	str	r3, [r7, #28]
    } while(cur != NULL);
 8020232:	69fb      	ldr	r3, [r7, #28]
 8020234:	2b00      	cmp	r3, #0
 8020236:	d1ea      	bne.n	802020e <UTIL_TIMER_IRQ_Handler+0x3a>
  }

  /* Execute expired timer and update the list */
  while ((TimerListHead != NULL) && ((TimerListHead->Timestamp == 0U) || (TimerListHead->Timestamp < UTIL_TimerDriver.GetTimerElapsedTime(  ))))
 8020238:	e01e      	b.n	8020278 <UTIL_TIMER_IRQ_Handler+0xa4>
  {
      cur = TimerListHead;
 802023a:	4b25      	ldr	r3, [pc, #148]	; (80202d0 <UTIL_TIMER_IRQ_Handler+0xfc>)
 802023c:	681b      	ldr	r3, [r3, #0]
 802023e:	61fb      	str	r3, [r7, #28]
      TimerListHead = TimerListHead->Next;
 8020240:	4b23      	ldr	r3, [pc, #140]	; (80202d0 <UTIL_TIMER_IRQ_Handler+0xfc>)
 8020242:	681b      	ldr	r3, [r3, #0]
 8020244:	695b      	ldr	r3, [r3, #20]
 8020246:	4a22      	ldr	r2, [pc, #136]	; (80202d0 <UTIL_TIMER_IRQ_Handler+0xfc>)
 8020248:	6013      	str	r3, [r2, #0]
      cur->IsPending = 0;
 802024a:	69fb      	ldr	r3, [r7, #28]
 802024c:	2200      	movs	r2, #0
 802024e:	721a      	strb	r2, [r3, #8]
      cur->IsRunning = 0;
 8020250:	69fb      	ldr	r3, [r7, #28]
 8020252:	2200      	movs	r2, #0
 8020254:	725a      	strb	r2, [r3, #9]
      cur->Callback(cur->argument);
 8020256:	69fb      	ldr	r3, [r7, #28]
 8020258:	68db      	ldr	r3, [r3, #12]
 802025a:	69fa      	ldr	r2, [r7, #28]
 802025c:	6912      	ldr	r2, [r2, #16]
 802025e:	4610      	mov	r0, r2
 8020260:	4798      	blx	r3
      if(( cur->Mode == UTIL_TIMER_PERIODIC) && (cur->IsReloadStopped == 0U))
 8020262:	69fb      	ldr	r3, [r7, #28]
 8020264:	7adb      	ldrb	r3, [r3, #11]
 8020266:	2b01      	cmp	r3, #1
 8020268:	d106      	bne.n	8020278 <UTIL_TIMER_IRQ_Handler+0xa4>
 802026a:	69fb      	ldr	r3, [r7, #28]
 802026c:	7a9b      	ldrb	r3, [r3, #10]
 802026e:	2b00      	cmp	r3, #0
 8020270:	d102      	bne.n	8020278 <UTIL_TIMER_IRQ_Handler+0xa4>
      {
        (void)UTIL_TIMER_Start(cur);
 8020272:	69f8      	ldr	r0, [r7, #28]
 8020274:	f7ff fea6 	bl	801ffc4 <UTIL_TIMER_Start>
  while ((TimerListHead != NULL) && ((TimerListHead->Timestamp == 0U) || (TimerListHead->Timestamp < UTIL_TimerDriver.GetTimerElapsedTime(  ))))
 8020278:	4b15      	ldr	r3, [pc, #84]	; (80202d0 <UTIL_TIMER_IRQ_Handler+0xfc>)
 802027a:	681b      	ldr	r3, [r3, #0]
 802027c:	2b00      	cmp	r3, #0
 802027e:	d00d      	beq.n	802029c <UTIL_TIMER_IRQ_Handler+0xc8>
 8020280:	4b13      	ldr	r3, [pc, #76]	; (80202d0 <UTIL_TIMER_IRQ_Handler+0xfc>)
 8020282:	681b      	ldr	r3, [r3, #0]
 8020284:	681b      	ldr	r3, [r3, #0]
 8020286:	2b00      	cmp	r3, #0
 8020288:	d0d7      	beq.n	802023a <UTIL_TIMER_IRQ_Handler+0x66>
 802028a:	4b11      	ldr	r3, [pc, #68]	; (80202d0 <UTIL_TIMER_IRQ_Handler+0xfc>)
 802028c:	681b      	ldr	r3, [r3, #0]
 802028e:	681c      	ldr	r4, [r3, #0]
 8020290:	4b0e      	ldr	r3, [pc, #56]	; (80202cc <UTIL_TIMER_IRQ_Handler+0xf8>)
 8020292:	699b      	ldr	r3, [r3, #24]
 8020294:	4798      	blx	r3
 8020296:	4603      	mov	r3, r0
 8020298:	429c      	cmp	r4, r3
 802029a:	d3ce      	bcc.n	802023a <UTIL_TIMER_IRQ_Handler+0x66>
      }
  }

  /* start the next TimerListHead if it exists and it is not pending*/
  if(( TimerListHead != NULL ) && (TimerListHead->IsPending == 0U))
 802029c:	4b0c      	ldr	r3, [pc, #48]	; (80202d0 <UTIL_TIMER_IRQ_Handler+0xfc>)
 802029e:	681b      	ldr	r3, [r3, #0]
 80202a0:	2b00      	cmp	r3, #0
 80202a2:	d009      	beq.n	80202b8 <UTIL_TIMER_IRQ_Handler+0xe4>
 80202a4:	4b0a      	ldr	r3, [pc, #40]	; (80202d0 <UTIL_TIMER_IRQ_Handler+0xfc>)
 80202a6:	681b      	ldr	r3, [r3, #0]
 80202a8:	7a1b      	ldrb	r3, [r3, #8]
 80202aa:	2b00      	cmp	r3, #0
 80202ac:	d104      	bne.n	80202b8 <UTIL_TIMER_IRQ_Handler+0xe4>
  {
    TimerSetTimeout( TimerListHead );
 80202ae:	4b08      	ldr	r3, [pc, #32]	; (80202d0 <UTIL_TIMER_IRQ_Handler+0xfc>)
 80202b0:	681b      	ldr	r3, [r3, #0]
 80202b2:	4618      	mov	r0, r3
 80202b4:	f000 f858 	bl	8020368 <TimerSetTimeout>
 80202b8:	69bb      	ldr	r3, [r7, #24]
 80202ba:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80202bc:	687b      	ldr	r3, [r7, #4]
 80202be:	f383 8810 	msr	PRIMASK, r3
}
 80202c2:	bf00      	nop
  }
  UTIL_TIMER_EXIT_CRITICAL_SECTION();
}
 80202c4:	bf00      	nop
 80202c6:	3724      	adds	r7, #36	; 0x24
 80202c8:	46bd      	mov	sp, r7
 80202ca:	bd90      	pop	{r4, r7, pc}
 80202cc:	08022704 	.word	0x08022704
 80202d0:	200018e8 	.word	0x200018e8

080202d4 <UTIL_TIMER_GetCurrentTime>:

UTIL_TIMER_Time_t UTIL_TIMER_GetCurrentTime(void)
{
 80202d4:	b580      	push	{r7, lr}
 80202d6:	b082      	sub	sp, #8
 80202d8:	af00      	add	r7, sp, #0
  uint32_t now = UTIL_TimerDriver.GetTimerValue( );
 80202da:	4b06      	ldr	r3, [pc, #24]	; (80202f4 <UTIL_TIMER_GetCurrentTime+0x20>)
 80202dc:	69db      	ldr	r3, [r3, #28]
 80202de:	4798      	blx	r3
 80202e0:	6078      	str	r0, [r7, #4]
  return  UTIL_TimerDriver.Tick2ms(now);
 80202e2:	4b04      	ldr	r3, [pc, #16]	; (80202f4 <UTIL_TIMER_GetCurrentTime+0x20>)
 80202e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80202e6:	6878      	ldr	r0, [r7, #4]
 80202e8:	4798      	blx	r3
 80202ea:	4603      	mov	r3, r0
}
 80202ec:	4618      	mov	r0, r3
 80202ee:	3708      	adds	r7, #8
 80202f0:	46bd      	mov	sp, r7
 80202f2:	bd80      	pop	{r7, pc}
 80202f4:	08022704 	.word	0x08022704

080202f8 <UTIL_TIMER_GetElapsedTime>:

UTIL_TIMER_Time_t UTIL_TIMER_GetElapsedTime(UTIL_TIMER_Time_t past )
{
 80202f8:	b580      	push	{r7, lr}
 80202fa:	b084      	sub	sp, #16
 80202fc:	af00      	add	r7, sp, #0
 80202fe:	6078      	str	r0, [r7, #4]
  uint32_t nowInTicks = UTIL_TimerDriver.GetTimerValue( );
 8020300:	4b0a      	ldr	r3, [pc, #40]	; (802032c <UTIL_TIMER_GetElapsedTime+0x34>)
 8020302:	69db      	ldr	r3, [r3, #28]
 8020304:	4798      	blx	r3
 8020306:	60f8      	str	r0, [r7, #12]
  uint32_t pastInTicks = UTIL_TimerDriver.ms2Tick( past );
 8020308:	4b08      	ldr	r3, [pc, #32]	; (802032c <UTIL_TIMER_GetElapsedTime+0x34>)
 802030a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 802030c:	6878      	ldr	r0, [r7, #4]
 802030e:	4798      	blx	r3
 8020310:	60b8      	str	r0, [r7, #8]
  /* intentional wrap around. Works Ok if tick duation below 1ms */
  return UTIL_TimerDriver.Tick2ms( nowInTicks- pastInTicks );
 8020312:	4b06      	ldr	r3, [pc, #24]	; (802032c <UTIL_TIMER_GetElapsedTime+0x34>)
 8020314:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8020316:	68f9      	ldr	r1, [r7, #12]
 8020318:	68ba      	ldr	r2, [r7, #8]
 802031a:	1a8a      	subs	r2, r1, r2
 802031c:	4610      	mov	r0, r2
 802031e:	4798      	blx	r3
 8020320:	4603      	mov	r3, r0
}
 8020322:	4618      	mov	r0, r3
 8020324:	3710      	adds	r7, #16
 8020326:	46bd      	mov	sp, r7
 8020328:	bd80      	pop	{r7, pc}
 802032a:	bf00      	nop
 802032c:	08022704 	.word	0x08022704

08020330 <TimerExists>:
 *
 * @param TimerObject Structure containing the timer object parameters
 * @retval 1 (the object is already in the list) or 0
 */
bool TimerExists( UTIL_TIMER_Object_t *TimerObject )
{
 8020330:	b480      	push	{r7}
 8020332:	b085      	sub	sp, #20
 8020334:	af00      	add	r7, sp, #0
 8020336:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Object_t* cur = TimerListHead;
 8020338:	4b0a      	ldr	r3, [pc, #40]	; (8020364 <TimerExists+0x34>)
 802033a:	681b      	ldr	r3, [r3, #0]
 802033c:	60fb      	str	r3, [r7, #12]

  while( cur != NULL )
 802033e:	e008      	b.n	8020352 <TimerExists+0x22>
  {
    if( cur == TimerObject )
 8020340:	68fa      	ldr	r2, [r7, #12]
 8020342:	687b      	ldr	r3, [r7, #4]
 8020344:	429a      	cmp	r2, r3
 8020346:	d101      	bne.n	802034c <TimerExists+0x1c>
    {
      return true;
 8020348:	2301      	movs	r3, #1
 802034a:	e006      	b.n	802035a <TimerExists+0x2a>
    }
    cur = cur->Next;
 802034c:	68fb      	ldr	r3, [r7, #12]
 802034e:	695b      	ldr	r3, [r3, #20]
 8020350:	60fb      	str	r3, [r7, #12]
  while( cur != NULL )
 8020352:	68fb      	ldr	r3, [r7, #12]
 8020354:	2b00      	cmp	r3, #0
 8020356:	d1f3      	bne.n	8020340 <TimerExists+0x10>
  }
  return false;
 8020358:	2300      	movs	r3, #0
}
 802035a:	4618      	mov	r0, r3
 802035c:	3714      	adds	r7, #20
 802035e:	46bd      	mov	sp, r7
 8020360:	bc80      	pop	{r7}
 8020362:	4770      	bx	lr
 8020364:	200018e8 	.word	0x200018e8

08020368 <TimerSetTimeout>:
 * @brief Sets a timeout with the duration "timestamp"
 *
 * @param TimerObject Structure containing the timer object parameters
 */
void TimerSetTimeout( UTIL_TIMER_Object_t *TimerObject )
{
 8020368:	b590      	push	{r4, r7, lr}
 802036a:	b085      	sub	sp, #20
 802036c:	af00      	add	r7, sp, #0
 802036e:	6078      	str	r0, [r7, #4]
  uint32_t minTicks= UTIL_TimerDriver.GetMinimumTimeout( );
 8020370:	4b11      	ldr	r3, [pc, #68]	; (80203b8 <TimerSetTimeout+0x50>)
 8020372:	6a1b      	ldr	r3, [r3, #32]
 8020374:	4798      	blx	r3
 8020376:	60f8      	str	r0, [r7, #12]
  TimerObject->IsPending = 1;
 8020378:	687b      	ldr	r3, [r7, #4]
 802037a:	2201      	movs	r2, #1
 802037c:	721a      	strb	r2, [r3, #8]

  /* In case deadline too soon */
  if(TimerObject->Timestamp  < (UTIL_TimerDriver.GetTimerElapsedTime(  ) + minTicks) )
 802037e:	687b      	ldr	r3, [r7, #4]
 8020380:	681c      	ldr	r4, [r3, #0]
 8020382:	4b0d      	ldr	r3, [pc, #52]	; (80203b8 <TimerSetTimeout+0x50>)
 8020384:	699b      	ldr	r3, [r3, #24]
 8020386:	4798      	blx	r3
 8020388:	4602      	mov	r2, r0
 802038a:	68fb      	ldr	r3, [r7, #12]
 802038c:	4413      	add	r3, r2
 802038e:	429c      	cmp	r4, r3
 8020390:	d207      	bcs.n	80203a2 <TimerSetTimeout+0x3a>
  {
	  TimerObject->Timestamp = UTIL_TimerDriver.GetTimerElapsedTime(  ) + minTicks;
 8020392:	4b09      	ldr	r3, [pc, #36]	; (80203b8 <TimerSetTimeout+0x50>)
 8020394:	699b      	ldr	r3, [r3, #24]
 8020396:	4798      	blx	r3
 8020398:	4602      	mov	r2, r0
 802039a:	68fb      	ldr	r3, [r7, #12]
 802039c:	441a      	add	r2, r3
 802039e:	687b      	ldr	r3, [r7, #4]
 80203a0:	601a      	str	r2, [r3, #0]
  }
  UTIL_TimerDriver.StartTimerEvt( TimerObject->Timestamp );
 80203a2:	4b05      	ldr	r3, [pc, #20]	; (80203b8 <TimerSetTimeout+0x50>)
 80203a4:	689b      	ldr	r3, [r3, #8]
 80203a6:	687a      	ldr	r2, [r7, #4]
 80203a8:	6812      	ldr	r2, [r2, #0]
 80203aa:	4610      	mov	r0, r2
 80203ac:	4798      	blx	r3
}
 80203ae:	bf00      	nop
 80203b0:	3714      	adds	r7, #20
 80203b2:	46bd      	mov	sp, r7
 80203b4:	bd90      	pop	{r4, r7, pc}
 80203b6:	bf00      	nop
 80203b8:	08022704 	.word	0x08022704

080203bc <TimerInsertTimer>:
 *     next timer to expire.
 *
 * @param TimerObject Structure containing the timer object parameters
 */
void TimerInsertTimer( UTIL_TIMER_Object_t *TimerObject)
{
 80203bc:	b480      	push	{r7}
 80203be:	b085      	sub	sp, #20
 80203c0:	af00      	add	r7, sp, #0
 80203c2:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Object_t* cur = TimerListHead;
 80203c4:	4b14      	ldr	r3, [pc, #80]	; (8020418 <TimerInsertTimer+0x5c>)
 80203c6:	681b      	ldr	r3, [r3, #0]
 80203c8:	60fb      	str	r3, [r7, #12]
  UTIL_TIMER_Object_t* next = TimerListHead->Next;
 80203ca:	4b13      	ldr	r3, [pc, #76]	; (8020418 <TimerInsertTimer+0x5c>)
 80203cc:	681b      	ldr	r3, [r3, #0]
 80203ce:	695b      	ldr	r3, [r3, #20]
 80203d0:	60bb      	str	r3, [r7, #8]

  while (cur->Next != NULL )
 80203d2:	e012      	b.n	80203fa <TimerInsertTimer+0x3e>
  {  
    if( TimerObject->Timestamp  > next->Timestamp )
 80203d4:	687b      	ldr	r3, [r7, #4]
 80203d6:	681a      	ldr	r2, [r3, #0]
 80203d8:	68bb      	ldr	r3, [r7, #8]
 80203da:	681b      	ldr	r3, [r3, #0]
 80203dc:	429a      	cmp	r2, r3
 80203de:	d905      	bls.n	80203ec <TimerInsertTimer+0x30>
    {
        cur = next;
 80203e0:	68bb      	ldr	r3, [r7, #8]
 80203e2:	60fb      	str	r3, [r7, #12]
        next = next->Next;
 80203e4:	68bb      	ldr	r3, [r7, #8]
 80203e6:	695b      	ldr	r3, [r3, #20]
 80203e8:	60bb      	str	r3, [r7, #8]
 80203ea:	e006      	b.n	80203fa <TimerInsertTimer+0x3e>
    }
    else
    {
        cur->Next = TimerObject;
 80203ec:	68fb      	ldr	r3, [r7, #12]
 80203ee:	687a      	ldr	r2, [r7, #4]
 80203f0:	615a      	str	r2, [r3, #20]
        TimerObject->Next = next;
 80203f2:	687b      	ldr	r3, [r7, #4]
 80203f4:	68ba      	ldr	r2, [r7, #8]
 80203f6:	615a      	str	r2, [r3, #20]
        return;
 80203f8:	e009      	b.n	802040e <TimerInsertTimer+0x52>
  while (cur->Next != NULL )
 80203fa:	68fb      	ldr	r3, [r7, #12]
 80203fc:	695b      	ldr	r3, [r3, #20]
 80203fe:	2b00      	cmp	r3, #0
 8020400:	d1e8      	bne.n	80203d4 <TimerInsertTimer+0x18>

    }
  }
  cur->Next = TimerObject;
 8020402:	68fb      	ldr	r3, [r7, #12]
 8020404:	687a      	ldr	r2, [r7, #4]
 8020406:	615a      	str	r2, [r3, #20]
  TimerObject->Next = NULL;
 8020408:	687b      	ldr	r3, [r7, #4]
 802040a:	2200      	movs	r2, #0
 802040c:	615a      	str	r2, [r3, #20]
}
 802040e:	3714      	adds	r7, #20
 8020410:	46bd      	mov	sp, r7
 8020412:	bc80      	pop	{r7}
 8020414:	4770      	bx	lr
 8020416:	bf00      	nop
 8020418:	200018e8 	.word	0x200018e8

0802041c <TimerInsertNewHeadTimer>:
 *
 * @remark The list is automatically sorted. The list head always contains the
 *         next timer to expire.
 */
void TimerInsertNewHeadTimer( UTIL_TIMER_Object_t *TimerObject )
{
 802041c:	b580      	push	{r7, lr}
 802041e:	b084      	sub	sp, #16
 8020420:	af00      	add	r7, sp, #0
 8020422:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Object_t* cur = TimerListHead;
 8020424:	4b0b      	ldr	r3, [pc, #44]	; (8020454 <TimerInsertNewHeadTimer+0x38>)
 8020426:	681b      	ldr	r3, [r3, #0]
 8020428:	60fb      	str	r3, [r7, #12]

  if( cur != NULL )
 802042a:	68fb      	ldr	r3, [r7, #12]
 802042c:	2b00      	cmp	r3, #0
 802042e:	d002      	beq.n	8020436 <TimerInsertNewHeadTimer+0x1a>
  {
    cur->IsPending = 0;
 8020430:	68fb      	ldr	r3, [r7, #12]
 8020432:	2200      	movs	r2, #0
 8020434:	721a      	strb	r2, [r3, #8]
  }

  TimerObject->Next = cur;
 8020436:	687b      	ldr	r3, [r7, #4]
 8020438:	68fa      	ldr	r2, [r7, #12]
 802043a:	615a      	str	r2, [r3, #20]
  TimerListHead = TimerObject;
 802043c:	4a05      	ldr	r2, [pc, #20]	; (8020454 <TimerInsertNewHeadTimer+0x38>)
 802043e:	687b      	ldr	r3, [r7, #4]
 8020440:	6013      	str	r3, [r2, #0]
  TimerSetTimeout( TimerListHead );
 8020442:	4b04      	ldr	r3, [pc, #16]	; (8020454 <TimerInsertNewHeadTimer+0x38>)
 8020444:	681b      	ldr	r3, [r3, #0]
 8020446:	4618      	mov	r0, r3
 8020448:	f7ff ff8e 	bl	8020368 <TimerSetTimeout>
}
 802044c:	bf00      	nop
 802044e:	3710      	adds	r7, #16
 8020450:	46bd      	mov	sp, r7
 8020452:	bd80      	pop	{r7, pc}
 8020454:	200018e8 	.word	0x200018e8

08020458 <UTIL_ADV_TRACE_Init>:

/** @addtogroup ADV_TRACE_exported_function
 *  @{
 */
UTIL_ADV_TRACE_Status_t UTIL_ADV_TRACE_Init(void)
{
 8020458:	b580      	push	{r7, lr}
 802045a:	af00      	add	r7, sp, #0
  /* initialize the Ptr for Read/Write */
  (void)UTIL_ADV_TRACE_MEMSET8(&ADV_TRACE_Ctx, 0x0, sizeof(ADV_TRACE_Context));
 802045c:	2218      	movs	r2, #24
 802045e:	2100      	movs	r1, #0
 8020460:	4807      	ldr	r0, [pc, #28]	; (8020480 <UTIL_ADV_TRACE_Init+0x28>)
 8020462:	f7ff f874 	bl	801f54e <UTIL_MEM_set_8>
  (void)UTIL_ADV_TRACE_MEMSET8(&ADV_TRACE_Buffer, 0x0, sizeof(ADV_TRACE_Buffer));
 8020466:	f44f 7200 	mov.w	r2, #512	; 0x200
 802046a:	2100      	movs	r1, #0
 802046c:	4805      	ldr	r0, [pc, #20]	; (8020484 <UTIL_ADV_TRACE_Init+0x2c>)
 802046e:	f7ff f86e 	bl	801f54e <UTIL_MEM_set_8>
#endif
  /* Allocate Lock resource */
  UTIL_ADV_TRACE_INIT_CRITICAL_SECTION();
  
  /* Initialize the Low Level interface */  
  return UTIL_TraceDriver.Init(TRACE_TxCpltCallback);
 8020472:	4b05      	ldr	r3, [pc, #20]	; (8020488 <UTIL_ADV_TRACE_Init+0x30>)
 8020474:	681b      	ldr	r3, [r3, #0]
 8020476:	4805      	ldr	r0, [pc, #20]	; (802048c <UTIL_ADV_TRACE_Init+0x34>)
 8020478:	4798      	blx	r3
 802047a:	4603      	mov	r3, r0
}
 802047c:	4618      	mov	r0, r3
 802047e:	bd80      	pop	{r7, pc}
 8020480:	200018ec 	.word	0x200018ec
 8020484:	20001904 	.word	0x20001904
 8020488:	08022744 	.word	0x08022744
 802048c:	080206d9 	.word	0x080206d9

08020490 <UTIL_ADV_TRACE_COND_FSend>:
  return UTIL_TraceDriver.StartRx(UserCallback);
}

#if defined(UTIL_ADV_TRACE_CONDITIONNAL)
UTIL_ADV_TRACE_Status_t UTIL_ADV_TRACE_COND_FSend(uint32_t VerboseLevel, uint32_t Region, uint32_t TimeStampState, const char *strFormat, ...)
{
 8020490:	b408      	push	{r3}
 8020492:	b580      	push	{r7, lr}
 8020494:	b08d      	sub	sp, #52	; 0x34
 8020496:	af00      	add	r7, sp, #0
 8020498:	60f8      	str	r0, [r7, #12]
 802049a:	60b9      	str	r1, [r7, #8]
 802049c:	607a      	str	r2, [r7, #4]
  va_list vaArgs;
#if defined(UTIL_ADV_TRACE_UNCHUNK_MODE)
  uint8_t buf[UTIL_ADV_TRACE_TMP_MAX_TIMESTMAP_SIZE];
  uint16_t timestamp_size = 0u;
 802049e:	2300      	movs	r3, #0
 80204a0:	82fb      	strh	r3, [r7, #22]
  uint16_t writepos;
  uint16_t idx;
#else
  uint8_t buf[UTIL_ADV_TRACE_TMP_BUF_SIZE+UTIL_ADV_TRACE_TMP_MAX_TIMESTMAP_SIZE];
#endif
  uint16_t buff_size = 0u;
 80204a2:	2300      	movs	r3, #0
 80204a4:	85bb      	strh	r3, [r7, #44]	; 0x2c

  /* check verbose level */
  if (!( ADV_TRACE_Ctx.CurrentVerboseLevel >= VerboseLevel))
 80204a6:	4b38      	ldr	r3, [pc, #224]	; (8020588 <UTIL_ADV_TRACE_COND_FSend+0xf8>)
 80204a8:	7a1b      	ldrb	r3, [r3, #8]
 80204aa:	461a      	mov	r2, r3
 80204ac:	68fb      	ldr	r3, [r7, #12]
 80204ae:	4293      	cmp	r3, r2
 80204b0:	d902      	bls.n	80204b8 <UTIL_ADV_TRACE_COND_FSend+0x28>
  {
    return UTIL_ADV_TRACE_GIVEUP;
 80204b2:	f06f 0304 	mvn.w	r3, #4
 80204b6:	e05f      	b.n	8020578 <UTIL_ADV_TRACE_COND_FSend+0xe8>
  }

  if(( Region & ADV_TRACE_Ctx.RegionMask) != Region)
 80204b8:	4b33      	ldr	r3, [pc, #204]	; (8020588 <UTIL_ADV_TRACE_COND_FSend+0xf8>)
 80204ba:	68da      	ldr	r2, [r3, #12]
 80204bc:	68bb      	ldr	r3, [r7, #8]
 80204be:	4013      	ands	r3, r2
 80204c0:	68ba      	ldr	r2, [r7, #8]
 80204c2:	429a      	cmp	r2, r3
 80204c4:	d002      	beq.n	80204cc <UTIL_ADV_TRACE_COND_FSend+0x3c>
  {
    return UTIL_ADV_TRACE_REGIONMASKED;
 80204c6:	f06f 0305 	mvn.w	r3, #5
 80204ca:	e055      	b.n	8020578 <UTIL_ADV_TRACE_COND_FSend+0xe8>
  }

#if defined(UTIL_ADV_TRACE_UNCHUNK_MODE)
  if((ADV_TRACE_Ctx.timestamp_func != NULL) && (TimeStampState != 0u))
 80204cc:	4b2e      	ldr	r3, [pc, #184]	; (8020588 <UTIL_ADV_TRACE_COND_FSend+0xf8>)
 80204ce:	685b      	ldr	r3, [r3, #4]
 80204d0:	2b00      	cmp	r3, #0
 80204d2:	d00a      	beq.n	80204ea <UTIL_ADV_TRACE_COND_FSend+0x5a>
 80204d4:	687b      	ldr	r3, [r7, #4]
 80204d6:	2b00      	cmp	r3, #0
 80204d8:	d007      	beq.n	80204ea <UTIL_ADV_TRACE_COND_FSend+0x5a>
  {
    ADV_TRACE_Ctx.timestamp_func(buf,&timestamp_size);
 80204da:	4b2b      	ldr	r3, [pc, #172]	; (8020588 <UTIL_ADV_TRACE_COND_FSend+0xf8>)
 80204dc:	685b      	ldr	r3, [r3, #4]
 80204de:	f107 0116 	add.w	r1, r7, #22
 80204e2:	f107 0218 	add.w	r2, r7, #24
 80204e6:	4610      	mov	r0, r2
 80204e8:	4798      	blx	r3
  }

  va_start( vaArgs, strFormat);
 80204ea:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80204ee:	62bb      	str	r3, [r7, #40]	; 0x28
  buff_size =(uint16_t)UTIL_ADV_TRACE_VSNPRINTF((char *)sztmp,UTIL_ADV_TRACE_TMP_BUF_SIZE, strFormat, vaArgs);
 80204f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80204f2:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80204f4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80204f8:	4824      	ldr	r0, [pc, #144]	; (802058c <UTIL_ADV_TRACE_COND_FSend+0xfc>)
 80204fa:	f7ff fa51 	bl	801f9a0 <tiny_vsnprintf_like>
 80204fe:	4603      	mov	r3, r0
 8020500:	85bb      	strh	r3, [r7, #44]	; 0x2c

  TRACE_Lock();
 8020502:	f000 f9ef 	bl	80208e4 <TRACE_Lock>

  /* if allocation is ok, write data into the buffer */
  if (TRACE_AllocateBufer((buff_size+timestamp_size),&writepos) != -1)
 8020506:	8afa      	ldrh	r2, [r7, #22]
 8020508:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 802050a:	4413      	add	r3, r2
 802050c:	b29b      	uxth	r3, r3
 802050e:	f107 0214 	add.w	r2, r7, #20
 8020512:	4611      	mov	r1, r2
 8020514:	4618      	mov	r0, r3
 8020516:	f000 f967 	bl	80207e8 <TRACE_AllocateBufer>
 802051a:	4603      	mov	r3, r0
 802051c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8020520:	d026      	beq.n	8020570 <UTIL_ADV_TRACE_COND_FSend+0xe0>
    }
    UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
#endif

    /* copy the timestamp */
    for (idx = 0u; idx < timestamp_size; idx++)
 8020522:	2300      	movs	r3, #0
 8020524:	85fb      	strh	r3, [r7, #46]	; 0x2e
 8020526:	e00f      	b.n	8020548 <UTIL_ADV_TRACE_COND_FSend+0xb8>
    {
      ADV_TRACE_Buffer[writepos] = buf[idx];
 8020528:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 802052a:	8aba      	ldrh	r2, [r7, #20]
 802052c:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8020530:	440b      	add	r3, r1
 8020532:	f813 1c18 	ldrb.w	r1, [r3, #-24]
 8020536:	4b16      	ldr	r3, [pc, #88]	; (8020590 <UTIL_ADV_TRACE_COND_FSend+0x100>)
 8020538:	5499      	strb	r1, [r3, r2]
      writepos = writepos + 1u;
 802053a:	8abb      	ldrh	r3, [r7, #20]
 802053c:	3301      	adds	r3, #1
 802053e:	b29b      	uxth	r3, r3
 8020540:	82bb      	strh	r3, [r7, #20]
    for (idx = 0u; idx < timestamp_size; idx++)
 8020542:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8020544:	3301      	adds	r3, #1
 8020546:	85fb      	strh	r3, [r7, #46]	; 0x2e
 8020548:	8afb      	ldrh	r3, [r7, #22]
 802054a:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 802054c:	429a      	cmp	r2, r3
 802054e:	d3eb      	bcc.n	8020528 <UTIL_ADV_TRACE_COND_FSend+0x98>
    }

    /* copy the data */
    (void)UTIL_ADV_TRACE_VSNPRINTF((char *)(&ADV_TRACE_Buffer[writepos]), UTIL_ADV_TRACE_TMP_BUF_SIZE, strFormat, vaArgs);
 8020550:	8abb      	ldrh	r3, [r7, #20]
 8020552:	461a      	mov	r2, r3
 8020554:	4b0e      	ldr	r3, [pc, #56]	; (8020590 <UTIL_ADV_TRACE_COND_FSend+0x100>)
 8020556:	18d0      	adds	r0, r2, r3
 8020558:	6abb      	ldr	r3, [r7, #40]	; 0x28
 802055a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 802055c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8020560:	f7ff fa1e 	bl	801f9a0 <tiny_vsnprintf_like>
    va_end(vaArgs);

    TRACE_UnLock();
 8020564:	f000 f9dc 	bl	8020920 <TRACE_UnLock>

    return TRACE_Send();
 8020568:	f000 f832 	bl	80205d0 <TRACE_Send>
 802056c:	4603      	mov	r3, r0
 802056e:	e003      	b.n	8020578 <UTIL_ADV_TRACE_COND_FSend+0xe8>
  }

  va_end(vaArgs);
  TRACE_UnLock();
 8020570:	f000 f9d6 	bl	8020920 <TRACE_UnLock>
    ADV_TRACE_Ctx.OverRunStatus = TRACE_OVERRUN_INDICATION;
  }
  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
#endif

  return UTIL_ADV_TRACE_MEM_FULL;
 8020574:	f06f 0302 	mvn.w	r3, #2
  buff_size+=(uint16_t)UTIL_ADV_TRACE_VSNPRINTF((char *)(buf + buff_size), UTIL_ADV_TRACE_TMP_BUF_SIZE, strFormat, vaArgs);
  va_end(vaArgs);

  return UTIL_ADV_TRACE_Send(buf, buff_size);
#endif
}
 8020578:	4618      	mov	r0, r3
 802057a:	3734      	adds	r7, #52	; 0x34
 802057c:	46bd      	mov	sp, r7
 802057e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8020582:	b001      	add	sp, #4
 8020584:	4770      	bx	lr
 8020586:	bf00      	nop
 8020588:	200018ec 	.word	0x200018ec
 802058c:	20001b04 	.word	0x20001b04
 8020590:	20001904 	.word	0x20001904

08020594 <UTIL_ADV_TRACE_RegisterTimeStampFunction>:
}
#endif

#if defined(UTIL_ADV_TRACE_CONDITIONNAL)
void UTIL_ADV_TRACE_RegisterTimeStampFunction(cb_timestamp *cb)
{
 8020594:	b480      	push	{r7}
 8020596:	b083      	sub	sp, #12
 8020598:	af00      	add	r7, sp, #0
 802059a:	6078      	str	r0, [r7, #4]
	ADV_TRACE_Ctx.timestamp_func = *cb;
 802059c:	4a03      	ldr	r2, [pc, #12]	; (80205ac <UTIL_ADV_TRACE_RegisterTimeStampFunction+0x18>)
 802059e:	687b      	ldr	r3, [r7, #4]
 80205a0:	6053      	str	r3, [r2, #4]
}
 80205a2:	bf00      	nop
 80205a4:	370c      	adds	r7, #12
 80205a6:	46bd      	mov	sp, r7
 80205a8:	bc80      	pop	{r7}
 80205aa:	4770      	bx	lr
 80205ac:	200018ec 	.word	0x200018ec

080205b0 <UTIL_ADV_TRACE_SetVerboseLevel>:

void UTIL_ADV_TRACE_SetVerboseLevel(uint8_t Level)
{
 80205b0:	b480      	push	{r7}
 80205b2:	b083      	sub	sp, #12
 80205b4:	af00      	add	r7, sp, #0
 80205b6:	4603      	mov	r3, r0
 80205b8:	71fb      	strb	r3, [r7, #7]
	ADV_TRACE_Ctx.CurrentVerboseLevel = Level;
 80205ba:	4a04      	ldr	r2, [pc, #16]	; (80205cc <UTIL_ADV_TRACE_SetVerboseLevel+0x1c>)
 80205bc:	79fb      	ldrb	r3, [r7, #7]
 80205be:	7213      	strb	r3, [r2, #8]
}
 80205c0:	bf00      	nop
 80205c2:	370c      	adds	r7, #12
 80205c4:	46bd      	mov	sp, r7
 80205c6:	bc80      	pop	{r7}
 80205c8:	4770      	bx	lr
 80205ca:	bf00      	nop
 80205cc:	200018ec 	.word	0x200018ec

080205d0 <TRACE_Send>:
/**
  * @brief send the data of the trace to low layer
  * @retval Status based on @ref UTIL_ADV_TRACE_Status_t
  */
static UTIL_ADV_TRACE_Status_t TRACE_Send(void)
{
 80205d0:	b580      	push	{r7, lr}
 80205d2:	b088      	sub	sp, #32
 80205d4:	af00      	add	r7, sp, #0
  UTIL_ADV_TRACE_Status_t ret = UTIL_ADV_TRACE_OK;  
 80205d6:	2300      	movs	r3, #0
 80205d8:	77fb      	strb	r3, [r7, #31]
  uint8_t *ptr = NULL;
 80205da:	2300      	movs	r3, #0
 80205dc:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80205de:	f3ef 8310 	mrs	r3, PRIMASK
 80205e2:	613b      	str	r3, [r7, #16]
  return(result);
 80205e4:	693b      	ldr	r3, [r7, #16]
  
  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();  
 80205e6:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 80205e8:	b672      	cpsid	i
}
 80205ea:	bf00      	nop
  
  if(TRACE_IsLocked() == 0u)
 80205ec:	f000 f9b6 	bl	802095c <TRACE_IsLocked>
 80205f0:	4603      	mov	r3, r0
 80205f2:	2b00      	cmp	r3, #0
 80205f4:	d15d      	bne.n	80206b2 <TRACE_Send+0xe2>
  {
    TRACE_Lock();
 80205f6:	f000 f975 	bl	80208e4 <TRACE_Lock>
	    UTIL_ADV_TRACE_DEBUG("\n--TRACE_Send overrun(%d)--\n", ADV_TRACE_Ctx.TraceSentSize);
	    return UTIL_TraceDriver.Send(ptr, ADV_TRACE_Ctx.TraceSentSize);
	}
#endif

    if (ADV_TRACE_Ctx.TraceRdPtr != ADV_TRACE_Ctx.TraceWrPtr)
 80205fa:	4b34      	ldr	r3, [pc, #208]	; (80206cc <TRACE_Send+0xfc>)
 80205fc:	8a1a      	ldrh	r2, [r3, #16]
 80205fe:	4b33      	ldr	r3, [pc, #204]	; (80206cc <TRACE_Send+0xfc>)
 8020600:	8a5b      	ldrh	r3, [r3, #18]
 8020602:	429a      	cmp	r2, r3
 8020604:	d04d      	beq.n	80206a2 <TRACE_Send+0xd2>
    {
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
   	  if(TRACE_UNCHUNK_DETECTED == ADV_TRACE_Ctx.unchunk_status)
 8020606:	4b31      	ldr	r3, [pc, #196]	; (80206cc <TRACE_Send+0xfc>)
 8020608:	789b      	ldrb	r3, [r3, #2]
 802060a:	2b01      	cmp	r3, #1
 802060c:	d117      	bne.n	802063e <TRACE_Send+0x6e>
   	  {
        ADV_TRACE_Ctx.TraceSentSize = (uint16_t)(ADV_TRACE_Ctx.unchunk_enabled - ADV_TRACE_Ctx.TraceRdPtr);
 802060e:	4b2f      	ldr	r3, [pc, #188]	; (80206cc <TRACE_Send+0xfc>)
 8020610:	881a      	ldrh	r2, [r3, #0]
 8020612:	4b2e      	ldr	r3, [pc, #184]	; (80206cc <TRACE_Send+0xfc>)
 8020614:	8a1b      	ldrh	r3, [r3, #16]
 8020616:	1ad3      	subs	r3, r2, r3
 8020618:	b29a      	uxth	r2, r3
 802061a:	4b2c      	ldr	r3, [pc, #176]	; (80206cc <TRACE_Send+0xfc>)
 802061c:	829a      	strh	r2, [r3, #20]
        ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_TRANSFER;
 802061e:	4b2b      	ldr	r3, [pc, #172]	; (80206cc <TRACE_Send+0xfc>)
 8020620:	2202      	movs	r2, #2
 8020622:	709a      	strb	r2, [r3, #2]
        ADV_TRACE_Ctx.unchunk_enabled = 0;
 8020624:	4b29      	ldr	r3, [pc, #164]	; (80206cc <TRACE_Send+0xfc>)
 8020626:	2200      	movs	r2, #0
 8020628:	801a      	strh	r2, [r3, #0]
        
        UTIL_ADV_TRACE_DEBUG("\nTRACE_TxCpltCallback::unchunk start(%d,%d)\n",ADV_TRACE_Ctx.unchunk_enabled, ADV_TRACE_Ctx.TraceRdPtr);
        
        if (0u == ADV_TRACE_Ctx.TraceSentSize)
 802062a:	4b28      	ldr	r3, [pc, #160]	; (80206cc <TRACE_Send+0xfc>)
 802062c:	8a9b      	ldrh	r3, [r3, #20]
 802062e:	2b00      	cmp	r3, #0
 8020630:	d105      	bne.n	802063e <TRACE_Send+0x6e>
        {
          ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_NONE;
 8020632:	4b26      	ldr	r3, [pc, #152]	; (80206cc <TRACE_Send+0xfc>)
 8020634:	2200      	movs	r2, #0
 8020636:	709a      	strb	r2, [r3, #2]
          ADV_TRACE_Ctx.TraceRdPtr = 0;
 8020638:	4b24      	ldr	r3, [pc, #144]	; (80206cc <TRACE_Send+0xfc>)
 802063a:	2200      	movs	r2, #0
 802063c:	821a      	strh	r2, [r3, #16]
        }
   	  }
      
   	  if(TRACE_UNCHUNK_NONE == ADV_TRACE_Ctx.unchunk_status)
 802063e:	4b23      	ldr	r3, [pc, #140]	; (80206cc <TRACE_Send+0xfc>)
 8020640:	789b      	ldrb	r3, [r3, #2]
 8020642:	2b00      	cmp	r3, #0
 8020644:	d115      	bne.n	8020672 <TRACE_Send+0xa2>
   	  {
#endif
   	    if (ADV_TRACE_Ctx.TraceWrPtr > ADV_TRACE_Ctx.TraceRdPtr)
 8020646:	4b21      	ldr	r3, [pc, #132]	; (80206cc <TRACE_Send+0xfc>)
 8020648:	8a5a      	ldrh	r2, [r3, #18]
 802064a:	4b20      	ldr	r3, [pc, #128]	; (80206cc <TRACE_Send+0xfc>)
 802064c:	8a1b      	ldrh	r3, [r3, #16]
 802064e:	429a      	cmp	r2, r3
 8020650:	d908      	bls.n	8020664 <TRACE_Send+0x94>
        {
   	    	ADV_TRACE_Ctx.TraceSentSize = ADV_TRACE_Ctx.TraceWrPtr - ADV_TRACE_Ctx.TraceRdPtr;
 8020652:	4b1e      	ldr	r3, [pc, #120]	; (80206cc <TRACE_Send+0xfc>)
 8020654:	8a5a      	ldrh	r2, [r3, #18]
 8020656:	4b1d      	ldr	r3, [pc, #116]	; (80206cc <TRACE_Send+0xfc>)
 8020658:	8a1b      	ldrh	r3, [r3, #16]
 802065a:	1ad3      	subs	r3, r2, r3
 802065c:	b29a      	uxth	r2, r3
 802065e:	4b1b      	ldr	r3, [pc, #108]	; (80206cc <TRACE_Send+0xfc>)
 8020660:	829a      	strh	r2, [r3, #20]
 8020662:	e006      	b.n	8020672 <TRACE_Send+0xa2>
        }
        else  /* TraceRdPtr > TraceWrPtr */
        {
        	ADV_TRACE_Ctx.TraceSentSize = UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceRdPtr;
 8020664:	4b19      	ldr	r3, [pc, #100]	; (80206cc <TRACE_Send+0xfc>)
 8020666:	8a1b      	ldrh	r3, [r3, #16]
 8020668:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 802066c:	b29a      	uxth	r2, r3
 802066e:	4b17      	ldr	r3, [pc, #92]	; (80206cc <TRACE_Send+0xfc>)
 8020670:	829a      	strh	r2, [r3, #20]

        }
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
      }
#endif
      ptr = &ADV_TRACE_Buffer[ADV_TRACE_Ctx.TraceRdPtr];
 8020672:	4b16      	ldr	r3, [pc, #88]	; (80206cc <TRACE_Send+0xfc>)
 8020674:	8a1b      	ldrh	r3, [r3, #16]
 8020676:	461a      	mov	r2, r3
 8020678:	4b15      	ldr	r3, [pc, #84]	; (80206d0 <TRACE_Send+0x100>)
 802067a:	4413      	add	r3, r2
 802067c:	61bb      	str	r3, [r7, #24]
 802067e:	697b      	ldr	r3, [r7, #20]
 8020680:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8020682:	68fb      	ldr	r3, [r7, #12]
 8020684:	f383 8810 	msr	PRIMASK, r3
}
 8020688:	bf00      	nop

      UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
      UTIL_ADV_TRACE_PreSendHook(); 
 802068a:	f7e4 fe3f 	bl	800530c <UTIL_ADV_TRACE_PreSendHook>

      UTIL_ADV_TRACE_DEBUG("\n--TRACE_Send(%d-%d)--\n",ADV_TRACE_Ctx.TraceRdPtr, ADV_TRACE_Ctx.TraceSentSize);
      ret = UTIL_TraceDriver.Send(ptr, ADV_TRACE_Ctx.TraceSentSize);
 802068e:	4b11      	ldr	r3, [pc, #68]	; (80206d4 <TRACE_Send+0x104>)
 8020690:	68db      	ldr	r3, [r3, #12]
 8020692:	4a0e      	ldr	r2, [pc, #56]	; (80206cc <TRACE_Send+0xfc>)
 8020694:	8a92      	ldrh	r2, [r2, #20]
 8020696:	4611      	mov	r1, r2
 8020698:	69b8      	ldr	r0, [r7, #24]
 802069a:	4798      	blx	r3
 802069c:	4603      	mov	r3, r0
 802069e:	77fb      	strb	r3, [r7, #31]
 80206a0:	e00d      	b.n	80206be <TRACE_Send+0xee>
    }
    else
    {
      TRACE_UnLock();
 80206a2:	f000 f93d 	bl	8020920 <TRACE_UnLock>
 80206a6:	697b      	ldr	r3, [r7, #20]
 80206a8:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80206aa:	68bb      	ldr	r3, [r7, #8]
 80206ac:	f383 8810 	msr	PRIMASK, r3
}
 80206b0:	e005      	b.n	80206be <TRACE_Send+0xee>
 80206b2:	697b      	ldr	r3, [r7, #20]
 80206b4:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80206b6:	687b      	ldr	r3, [r7, #4]
 80206b8:	f383 8810 	msr	PRIMASK, r3
}
 80206bc:	bf00      	nop
  else
  {
    UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();  
  }
  
  return ret;
 80206be:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 80206c2:	4618      	mov	r0, r3
 80206c4:	3720      	adds	r7, #32
 80206c6:	46bd      	mov	sp, r7
 80206c8:	bd80      	pop	{r7, pc}
 80206ca:	bf00      	nop
 80206cc:	200018ec 	.word	0x200018ec
 80206d0:	20001904 	.word	0x20001904
 80206d4:	08022744 	.word	0x08022744

080206d8 <TRACE_TxCpltCallback>:
  * @brief Tx callback called by the low layer level to inform a transfer complete
  * @param Ptr pointer not used only for HAL compatibility
  * @retval none
  */
static void TRACE_TxCpltCallback(void *Ptr)
{ 
 80206d8:	b580      	push	{r7, lr}
 80206da:	b086      	sub	sp, #24
 80206dc:	af00      	add	r7, sp, #0
 80206de:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80206e0:	f3ef 8310 	mrs	r3, PRIMASK
 80206e4:	613b      	str	r3, [r7, #16]
  return(result);
 80206e6:	693b      	ldr	r3, [r7, #16]
  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
 80206e8:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 80206ea:	b672      	cpsid	i
}
 80206ec:	bf00      	nop
    ADV_TRACE_Ctx.TraceSentSize = 0u;
  }
#endif
  
#if defined(UTIL_ADV_TRACE_UNCHUNK_MODE)
  if(TRACE_UNCHUNK_TRANSFER == ADV_TRACE_Ctx.unchunk_status)
 80206ee:	4b3b      	ldr	r3, [pc, #236]	; (80207dc <TRACE_TxCpltCallback+0x104>)
 80206f0:	789b      	ldrb	r3, [r3, #2]
 80206f2:	2b02      	cmp	r3, #2
 80206f4:	d106      	bne.n	8020704 <TRACE_TxCpltCallback+0x2c>
  {
	  ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_NONE;
 80206f6:	4b39      	ldr	r3, [pc, #228]	; (80207dc <TRACE_TxCpltCallback+0x104>)
 80206f8:	2200      	movs	r2, #0
 80206fa:	709a      	strb	r2, [r3, #2]
	  ADV_TRACE_Ctx.TraceRdPtr = 0;
 80206fc:	4b37      	ldr	r3, [pc, #220]	; (80207dc <TRACE_TxCpltCallback+0x104>)
 80206fe:	2200      	movs	r2, #0
 8020700:	821a      	strh	r2, [r3, #16]
 8020702:	e00a      	b.n	802071a <TRACE_TxCpltCallback+0x42>
	  UTIL_ADV_TRACE_DEBUG("\nTRACE_TxCpltCallback::unchunk complete\n");
  }
  else
  {
	  ADV_TRACE_Ctx.TraceRdPtr = (ADV_TRACE_Ctx.TraceRdPtr + ADV_TRACE_Ctx.TraceSentSize) % UTIL_ADV_TRACE_FIFO_SIZE;
 8020704:	4b35      	ldr	r3, [pc, #212]	; (80207dc <TRACE_TxCpltCallback+0x104>)
 8020706:	8a1a      	ldrh	r2, [r3, #16]
 8020708:	4b34      	ldr	r3, [pc, #208]	; (80207dc <TRACE_TxCpltCallback+0x104>)
 802070a:	8a9b      	ldrh	r3, [r3, #20]
 802070c:	4413      	add	r3, r2
 802070e:	b29b      	uxth	r3, r3
 8020710:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8020714:	b29a      	uxth	r2, r3
 8020716:	4b31      	ldr	r3, [pc, #196]	; (80207dc <TRACE_TxCpltCallback+0x104>)
 8020718:	821a      	strh	r2, [r3, #16]
		UTIL_TraceDriver.Send(ptr, ADV_TRACE_Ctx.TraceSentSize);
    return;
	}
#endif
  
  if((ADV_TRACE_Ctx.TraceRdPtr != ADV_TRACE_Ctx.TraceWrPtr) && (1u == ADV_TRACE_Ctx.TraceLock))
 802071a:	4b30      	ldr	r3, [pc, #192]	; (80207dc <TRACE_TxCpltCallback+0x104>)
 802071c:	8a1a      	ldrh	r2, [r3, #16]
 802071e:	4b2f      	ldr	r3, [pc, #188]	; (80207dc <TRACE_TxCpltCallback+0x104>)
 8020720:	8a5b      	ldrh	r3, [r3, #18]
 8020722:	429a      	cmp	r2, r3
 8020724:	d04b      	beq.n	80207be <TRACE_TxCpltCallback+0xe6>
 8020726:	4b2d      	ldr	r3, [pc, #180]	; (80207dc <TRACE_TxCpltCallback+0x104>)
 8020728:	8adb      	ldrh	r3, [r3, #22]
 802072a:	2b01      	cmp	r3, #1
 802072c:	d147      	bne.n	80207be <TRACE_TxCpltCallback+0xe6>
  {
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
    if(TRACE_UNCHUNK_DETECTED == ADV_TRACE_Ctx.unchunk_status)
 802072e:	4b2b      	ldr	r3, [pc, #172]	; (80207dc <TRACE_TxCpltCallback+0x104>)
 8020730:	789b      	ldrb	r3, [r3, #2]
 8020732:	2b01      	cmp	r3, #1
 8020734:	d117      	bne.n	8020766 <TRACE_TxCpltCallback+0x8e>
    {
   		ADV_TRACE_Ctx.TraceSentSize = ADV_TRACE_Ctx.unchunk_enabled - ADV_TRACE_Ctx.TraceRdPtr;
 8020736:	4b29      	ldr	r3, [pc, #164]	; (80207dc <TRACE_TxCpltCallback+0x104>)
 8020738:	881a      	ldrh	r2, [r3, #0]
 802073a:	4b28      	ldr	r3, [pc, #160]	; (80207dc <TRACE_TxCpltCallback+0x104>)
 802073c:	8a1b      	ldrh	r3, [r3, #16]
 802073e:	1ad3      	subs	r3, r2, r3
 8020740:	b29a      	uxth	r2, r3
 8020742:	4b26      	ldr	r3, [pc, #152]	; (80207dc <TRACE_TxCpltCallback+0x104>)
 8020744:	829a      	strh	r2, [r3, #20]
   		ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_TRANSFER;
 8020746:	4b25      	ldr	r3, [pc, #148]	; (80207dc <TRACE_TxCpltCallback+0x104>)
 8020748:	2202      	movs	r2, #2
 802074a:	709a      	strb	r2, [r3, #2]
   		ADV_TRACE_Ctx.unchunk_enabled = 0;
 802074c:	4b23      	ldr	r3, [pc, #140]	; (80207dc <TRACE_TxCpltCallback+0x104>)
 802074e:	2200      	movs	r2, #0
 8020750:	801a      	strh	r2, [r3, #0]
      
    	UTIL_ADV_TRACE_DEBUG("\nTRACE_TxCpltCallback::unchunk start(%d,%d)\n",ADV_TRACE_Ctx.unchunk_enabled, ADV_TRACE_Ctx.TraceRdPtr);
      
    	if (0u == ADV_TRACE_Ctx.TraceSentSize)
 8020752:	4b22      	ldr	r3, [pc, #136]	; (80207dc <TRACE_TxCpltCallback+0x104>)
 8020754:	8a9b      	ldrh	r3, [r3, #20]
 8020756:	2b00      	cmp	r3, #0
 8020758:	d105      	bne.n	8020766 <TRACE_TxCpltCallback+0x8e>
      {
        ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_NONE;
 802075a:	4b20      	ldr	r3, [pc, #128]	; (80207dc <TRACE_TxCpltCallback+0x104>)
 802075c:	2200      	movs	r2, #0
 802075e:	709a      	strb	r2, [r3, #2]
        ADV_TRACE_Ctx.TraceRdPtr = 0;
 8020760:	4b1e      	ldr	r3, [pc, #120]	; (80207dc <TRACE_TxCpltCallback+0x104>)
 8020762:	2200      	movs	r2, #0
 8020764:	821a      	strh	r2, [r3, #16]
      }
    }
    
    if(TRACE_UNCHUNK_NONE == ADV_TRACE_Ctx.unchunk_status)
 8020766:	4b1d      	ldr	r3, [pc, #116]	; (80207dc <TRACE_TxCpltCallback+0x104>)
 8020768:	789b      	ldrb	r3, [r3, #2]
 802076a:	2b00      	cmp	r3, #0
 802076c:	d115      	bne.n	802079a <TRACE_TxCpltCallback+0xc2>
    {
#endif
      if (ADV_TRACE_Ctx.TraceWrPtr > ADV_TRACE_Ctx.TraceRdPtr)
 802076e:	4b1b      	ldr	r3, [pc, #108]	; (80207dc <TRACE_TxCpltCallback+0x104>)
 8020770:	8a5a      	ldrh	r2, [r3, #18]
 8020772:	4b1a      	ldr	r3, [pc, #104]	; (80207dc <TRACE_TxCpltCallback+0x104>)
 8020774:	8a1b      	ldrh	r3, [r3, #16]
 8020776:	429a      	cmp	r2, r3
 8020778:	d908      	bls.n	802078c <TRACE_TxCpltCallback+0xb4>
      {
        ADV_TRACE_Ctx.TraceSentSize = ADV_TRACE_Ctx.TraceWrPtr - ADV_TRACE_Ctx.TraceRdPtr;
 802077a:	4b18      	ldr	r3, [pc, #96]	; (80207dc <TRACE_TxCpltCallback+0x104>)
 802077c:	8a5a      	ldrh	r2, [r3, #18]
 802077e:	4b17      	ldr	r3, [pc, #92]	; (80207dc <TRACE_TxCpltCallback+0x104>)
 8020780:	8a1b      	ldrh	r3, [r3, #16]
 8020782:	1ad3      	subs	r3, r2, r3
 8020784:	b29a      	uxth	r2, r3
 8020786:	4b15      	ldr	r3, [pc, #84]	; (80207dc <TRACE_TxCpltCallback+0x104>)
 8020788:	829a      	strh	r2, [r3, #20]
 802078a:	e006      	b.n	802079a <TRACE_TxCpltCallback+0xc2>
      }
      else  /* TraceRdPtr > TraceWrPtr */
      {
        ADV_TRACE_Ctx.TraceSentSize = UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceRdPtr;
 802078c:	4b13      	ldr	r3, [pc, #76]	; (80207dc <TRACE_TxCpltCallback+0x104>)
 802078e:	8a1b      	ldrh	r3, [r3, #16]
 8020790:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 8020794:	b29a      	uxth	r2, r3
 8020796:	4b11      	ldr	r3, [pc, #68]	; (80207dc <TRACE_TxCpltCallback+0x104>)
 8020798:	829a      	strh	r2, [r3, #20]
 802079a:	697b      	ldr	r3, [r7, #20]
 802079c:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 802079e:	68fb      	ldr	r3, [r7, #12]
 80207a0:	f383 8810 	msr	PRIMASK, r3
}
 80207a4:	bf00      	nop
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
    }
#endif
    UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION(); 
    UTIL_ADV_TRACE_DEBUG("\n--TRACE_Send(%d-%d)--\n", ADV_TRACE_Ctx.TraceRdPtr, ADV_TRACE_Ctx.TraceSentSize);
    UTIL_TraceDriver.Send(&ADV_TRACE_Buffer[ADV_TRACE_Ctx.TraceRdPtr], ADV_TRACE_Ctx.TraceSentSize);
 80207a6:	4b0e      	ldr	r3, [pc, #56]	; (80207e0 <TRACE_TxCpltCallback+0x108>)
 80207a8:	68db      	ldr	r3, [r3, #12]
 80207aa:	4a0c      	ldr	r2, [pc, #48]	; (80207dc <TRACE_TxCpltCallback+0x104>)
 80207ac:	8a12      	ldrh	r2, [r2, #16]
 80207ae:	4611      	mov	r1, r2
 80207b0:	4a0c      	ldr	r2, [pc, #48]	; (80207e4 <TRACE_TxCpltCallback+0x10c>)
 80207b2:	440a      	add	r2, r1
 80207b4:	4909      	ldr	r1, [pc, #36]	; (80207dc <TRACE_TxCpltCallback+0x104>)
 80207b6:	8a89      	ldrh	r1, [r1, #20]
 80207b8:	4610      	mov	r0, r2
 80207ba:	4798      	blx	r3
 80207bc:	e00a      	b.n	80207d4 <TRACE_TxCpltCallback+0xfc>
  }
  else
  {
    UTIL_ADV_TRACE_PostSendHook();      
 80207be:	f7e4 fdad 	bl	800531c <UTIL_ADV_TRACE_PostSendHook>
 80207c2:	697b      	ldr	r3, [r7, #20]
 80207c4:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80207c6:	68bb      	ldr	r3, [r7, #8]
 80207c8:	f383 8810 	msr	PRIMASK, r3
}
 80207cc:	bf00      	nop
    UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION(); 
    TRACE_UnLock();
 80207ce:	f000 f8a7 	bl	8020920 <TRACE_UnLock>
  }
}
 80207d2:	bf00      	nop
 80207d4:	bf00      	nop
 80207d6:	3718      	adds	r7, #24
 80207d8:	46bd      	mov	sp, r7
 80207da:	bd80      	pop	{r7, pc}
 80207dc:	200018ec 	.word	0x200018ec
 80207e0:	08022744 	.word	0x08022744
 80207e4:	20001904 	.word	0x20001904

080207e8 <TRACE_AllocateBufer>:
  * @param  Size to allocate within fifo
  * @param  Pos position within the fifo
  * @retval write position inside the buffer is -1 no space available.
  */
static int16_t TRACE_AllocateBufer(uint16_t Size, uint16_t *Pos)
{
 80207e8:	b480      	push	{r7}
 80207ea:	b087      	sub	sp, #28
 80207ec:	af00      	add	r7, sp, #0
 80207ee:	4603      	mov	r3, r0
 80207f0:	6039      	str	r1, [r7, #0]
 80207f2:	80fb      	strh	r3, [r7, #6]
  uint16_t freesize;
  int16_t ret = -1;
 80207f4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80207f8:	82bb      	strh	r3, [r7, #20]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80207fa:	f3ef 8310 	mrs	r3, PRIMASK
 80207fe:	60fb      	str	r3, [r7, #12]
  return(result);
 8020800:	68fb      	ldr	r3, [r7, #12]

  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
 8020802:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 8020804:	b672      	cpsid	i
}
 8020806:	bf00      	nop

  if (ADV_TRACE_Ctx.TraceWrPtr == ADV_TRACE_Ctx.TraceRdPtr)
 8020808:	4b35      	ldr	r3, [pc, #212]	; (80208e0 <TRACE_AllocateBufer+0xf8>)
 802080a:	8a5a      	ldrh	r2, [r3, #18]
 802080c:	4b34      	ldr	r3, [pc, #208]	; (80208e0 <TRACE_AllocateBufer+0xf8>)
 802080e:	8a1b      	ldrh	r3, [r3, #16]
 8020810:	429a      	cmp	r2, r3
 8020812:	d11b      	bne.n	802084c <TRACE_AllocateBufer+0x64>
  {
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
    freesize = (uint16_t)(UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceWrPtr);
 8020814:	4b32      	ldr	r3, [pc, #200]	; (80208e0 <TRACE_AllocateBufer+0xf8>)
 8020816:	8a5b      	ldrh	r3, [r3, #18]
 8020818:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 802081c:	82fb      	strh	r3, [r7, #22]
    if((Size >= freesize) && (ADV_TRACE_Ctx.TraceRdPtr > Size))
 802081e:	88fa      	ldrh	r2, [r7, #6]
 8020820:	8afb      	ldrh	r3, [r7, #22]
 8020822:	429a      	cmp	r2, r3
 8020824:	d33a      	bcc.n	802089c <TRACE_AllocateBufer+0xb4>
 8020826:	4b2e      	ldr	r3, [pc, #184]	; (80208e0 <TRACE_AllocateBufer+0xf8>)
 8020828:	8a1b      	ldrh	r3, [r3, #16]
 802082a:	88fa      	ldrh	r2, [r7, #6]
 802082c:	429a      	cmp	r2, r3
 802082e:	d235      	bcs.n	802089c <TRACE_AllocateBufer+0xb4>
    {
      ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_DETECTED;
 8020830:	4b2b      	ldr	r3, [pc, #172]	; (80208e0 <TRACE_AllocateBufer+0xf8>)
 8020832:	2201      	movs	r2, #1
 8020834:	709a      	strb	r2, [r3, #2]
      ADV_TRACE_Ctx.unchunk_enabled = ADV_TRACE_Ctx.TraceWrPtr;
 8020836:	4b2a      	ldr	r3, [pc, #168]	; (80208e0 <TRACE_AllocateBufer+0xf8>)
 8020838:	8a5a      	ldrh	r2, [r3, #18]
 802083a:	4b29      	ldr	r3, [pc, #164]	; (80208e0 <TRACE_AllocateBufer+0xf8>)
 802083c:	801a      	strh	r2, [r3, #0]
      freesize = ADV_TRACE_Ctx.TraceRdPtr;
 802083e:	4b28      	ldr	r3, [pc, #160]	; (80208e0 <TRACE_AllocateBufer+0xf8>)
 8020840:	8a1b      	ldrh	r3, [r3, #16]
 8020842:	82fb      	strh	r3, [r7, #22]
      ADV_TRACE_Ctx.TraceWrPtr = 0;
 8020844:	4b26      	ldr	r3, [pc, #152]	; (80208e0 <TRACE_AllocateBufer+0xf8>)
 8020846:	2200      	movs	r2, #0
 8020848:	825a      	strh	r2, [r3, #18]
 802084a:	e027      	b.n	802089c <TRACE_AllocateBufer+0xb4>
#endif
  }
  else
  {
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
    if (ADV_TRACE_Ctx.TraceWrPtr > ADV_TRACE_Ctx.TraceRdPtr)
 802084c:	4b24      	ldr	r3, [pc, #144]	; (80208e0 <TRACE_AllocateBufer+0xf8>)
 802084e:	8a5a      	ldrh	r2, [r3, #18]
 8020850:	4b23      	ldr	r3, [pc, #140]	; (80208e0 <TRACE_AllocateBufer+0xf8>)
 8020852:	8a1b      	ldrh	r3, [r3, #16]
 8020854:	429a      	cmp	r2, r3
 8020856:	d91b      	bls.n	8020890 <TRACE_AllocateBufer+0xa8>
    {
      freesize = (uint16_t)(UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceWrPtr);
 8020858:	4b21      	ldr	r3, [pc, #132]	; (80208e0 <TRACE_AllocateBufer+0xf8>)
 802085a:	8a5b      	ldrh	r3, [r3, #18]
 802085c:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 8020860:	82fb      	strh	r3, [r7, #22]
      if((Size >= freesize) && (ADV_TRACE_Ctx.TraceRdPtr > Size)) 
 8020862:	88fa      	ldrh	r2, [r7, #6]
 8020864:	8afb      	ldrh	r3, [r7, #22]
 8020866:	429a      	cmp	r2, r3
 8020868:	d318      	bcc.n	802089c <TRACE_AllocateBufer+0xb4>
 802086a:	4b1d      	ldr	r3, [pc, #116]	; (80208e0 <TRACE_AllocateBufer+0xf8>)
 802086c:	8a1b      	ldrh	r3, [r3, #16]
 802086e:	88fa      	ldrh	r2, [r7, #6]
 8020870:	429a      	cmp	r2, r3
 8020872:	d213      	bcs.n	802089c <TRACE_AllocateBufer+0xb4>
      {
        ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_DETECTED;
 8020874:	4b1a      	ldr	r3, [pc, #104]	; (80208e0 <TRACE_AllocateBufer+0xf8>)
 8020876:	2201      	movs	r2, #1
 8020878:	709a      	strb	r2, [r3, #2]
        ADV_TRACE_Ctx.unchunk_enabled = ADV_TRACE_Ctx.TraceWrPtr;
 802087a:	4b19      	ldr	r3, [pc, #100]	; (80208e0 <TRACE_AllocateBufer+0xf8>)
 802087c:	8a5a      	ldrh	r2, [r3, #18]
 802087e:	4b18      	ldr	r3, [pc, #96]	; (80208e0 <TRACE_AllocateBufer+0xf8>)
 8020880:	801a      	strh	r2, [r3, #0]
        freesize = ADV_TRACE_Ctx.TraceRdPtr;
 8020882:	4b17      	ldr	r3, [pc, #92]	; (80208e0 <TRACE_AllocateBufer+0xf8>)
 8020884:	8a1b      	ldrh	r3, [r3, #16]
 8020886:	82fb      	strh	r3, [r7, #22]
        ADV_TRACE_Ctx.TraceWrPtr = 0;
 8020888:	4b15      	ldr	r3, [pc, #84]	; (80208e0 <TRACE_AllocateBufer+0xf8>)
 802088a:	2200      	movs	r2, #0
 802088c:	825a      	strh	r2, [r3, #18]
 802088e:	e005      	b.n	802089c <TRACE_AllocateBufer+0xb4>
      }
    }
    else
    {
      freesize = (uint16_t)(ADV_TRACE_Ctx.TraceRdPtr - ADV_TRACE_Ctx.TraceWrPtr);
 8020890:	4b13      	ldr	r3, [pc, #76]	; (80208e0 <TRACE_AllocateBufer+0xf8>)
 8020892:	8a1a      	ldrh	r2, [r3, #16]
 8020894:	4b12      	ldr	r3, [pc, #72]	; (80208e0 <TRACE_AllocateBufer+0xf8>)
 8020896:	8a5b      	ldrh	r3, [r3, #18]
 8020898:	1ad3      	subs	r3, r2, r3
 802089a:	82fb      	strh	r3, [r7, #22]
      freesize = ADV_TRACE_Ctx.TraceRdPtr - ADV_TRACE_Ctx.TraceWrPtr;
    }
#endif
  }
  
  if (freesize > Size)
 802089c:	8afa      	ldrh	r2, [r7, #22]
 802089e:	88fb      	ldrh	r3, [r7, #6]
 80208a0:	429a      	cmp	r2, r3
 80208a2:	d90f      	bls.n	80208c4 <TRACE_AllocateBufer+0xdc>
  {
    *Pos = ADV_TRACE_Ctx.TraceWrPtr;
 80208a4:	4b0e      	ldr	r3, [pc, #56]	; (80208e0 <TRACE_AllocateBufer+0xf8>)
 80208a6:	8a5a      	ldrh	r2, [r3, #18]
 80208a8:	683b      	ldr	r3, [r7, #0]
 80208aa:	801a      	strh	r2, [r3, #0]
    ADV_TRACE_Ctx.TraceWrPtr = (ADV_TRACE_Ctx.TraceWrPtr + Size) % UTIL_ADV_TRACE_FIFO_SIZE;
 80208ac:	4b0c      	ldr	r3, [pc, #48]	; (80208e0 <TRACE_AllocateBufer+0xf8>)
 80208ae:	8a5a      	ldrh	r2, [r3, #18]
 80208b0:	88fb      	ldrh	r3, [r7, #6]
 80208b2:	4413      	add	r3, r2
 80208b4:	b29b      	uxth	r3, r3
 80208b6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80208ba:	b29a      	uxth	r2, r3
 80208bc:	4b08      	ldr	r3, [pc, #32]	; (80208e0 <TRACE_AllocateBufer+0xf8>)
 80208be:	825a      	strh	r2, [r3, #18]
    ret = 0;
 80208c0:	2300      	movs	r3, #0
 80208c2:	82bb      	strh	r3, [r7, #20]
 80208c4:	693b      	ldr	r3, [r7, #16]
 80208c6:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80208c8:	68bb      	ldr	r3, [r7, #8]
 80208ca:	f383 8810 	msr	PRIMASK, r3
}
 80208ce:	bf00      	nop
    UTIL_ADV_TRACE_DEBUG("\n--TRACE_AllocateBufer(%d-%d::%d-%d)--\n",freesize - Size, Size, ADV_TRACE_Ctx.TraceRdPtr, ADV_TRACE_Ctx.TraceWrPtr);
#endif
  }

  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();  
  return ret;
 80208d0:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
}
 80208d4:	4618      	mov	r0, r3
 80208d6:	371c      	adds	r7, #28
 80208d8:	46bd      	mov	sp, r7
 80208da:	bc80      	pop	{r7}
 80208dc:	4770      	bx	lr
 80208de:	bf00      	nop
 80208e0:	200018ec 	.word	0x200018ec

080208e4 <TRACE_Lock>:
/**
  * @brief  Lock the trace buffer.
  * @retval None.
  */
static void TRACE_Lock(void)
{
 80208e4:	b480      	push	{r7}
 80208e6:	b085      	sub	sp, #20
 80208e8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80208ea:	f3ef 8310 	mrs	r3, PRIMASK
 80208ee:	607b      	str	r3, [r7, #4]
  return(result);
 80208f0:	687b      	ldr	r3, [r7, #4]
  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
 80208f2:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 80208f4:	b672      	cpsid	i
}
 80208f6:	bf00      	nop
  ADV_TRACE_Ctx.TraceLock++;
 80208f8:	4b08      	ldr	r3, [pc, #32]	; (802091c <TRACE_Lock+0x38>)
 80208fa:	8adb      	ldrh	r3, [r3, #22]
 80208fc:	3301      	adds	r3, #1
 80208fe:	b29a      	uxth	r2, r3
 8020900:	4b06      	ldr	r3, [pc, #24]	; (802091c <TRACE_Lock+0x38>)
 8020902:	82da      	strh	r2, [r3, #22]
 8020904:	68fb      	ldr	r3, [r7, #12]
 8020906:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8020908:	68bb      	ldr	r3, [r7, #8]
 802090a:	f383 8810 	msr	PRIMASK, r3
}
 802090e:	bf00      	nop
  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
}
 8020910:	bf00      	nop
 8020912:	3714      	adds	r7, #20
 8020914:	46bd      	mov	sp, r7
 8020916:	bc80      	pop	{r7}
 8020918:	4770      	bx	lr
 802091a:	bf00      	nop
 802091c:	200018ec 	.word	0x200018ec

08020920 <TRACE_UnLock>:
/**
  * @brief  UnLock the trace buffer.
  * @retval None.
  */
static void TRACE_UnLock(void)
{
 8020920:	b480      	push	{r7}
 8020922:	b085      	sub	sp, #20
 8020924:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8020926:	f3ef 8310 	mrs	r3, PRIMASK
 802092a:	607b      	str	r3, [r7, #4]
  return(result);
 802092c:	687b      	ldr	r3, [r7, #4]
  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
 802092e:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 8020930:	b672      	cpsid	i
}
 8020932:	bf00      	nop
  ADV_TRACE_Ctx.TraceLock--;
 8020934:	4b08      	ldr	r3, [pc, #32]	; (8020958 <TRACE_UnLock+0x38>)
 8020936:	8adb      	ldrh	r3, [r3, #22]
 8020938:	3b01      	subs	r3, #1
 802093a:	b29a      	uxth	r2, r3
 802093c:	4b06      	ldr	r3, [pc, #24]	; (8020958 <TRACE_UnLock+0x38>)
 802093e:	82da      	strh	r2, [r3, #22]
 8020940:	68fb      	ldr	r3, [r7, #12]
 8020942:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8020944:	68bb      	ldr	r3, [r7, #8]
 8020946:	f383 8810 	msr	PRIMASK, r3
}
 802094a:	bf00      	nop
  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
}
 802094c:	bf00      	nop
 802094e:	3714      	adds	r7, #20
 8020950:	46bd      	mov	sp, r7
 8020952:	bc80      	pop	{r7}
 8020954:	4770      	bx	lr
 8020956:	bf00      	nop
 8020958:	200018ec 	.word	0x200018ec

0802095c <TRACE_IsLocked>:
/**
  * @brief  UnLock the trace buffer.
  * @retval None.
  */
static uint32_t TRACE_IsLocked(void)
{
 802095c:	b480      	push	{r7}
 802095e:	af00      	add	r7, sp, #0
  return (ADV_TRACE_Ctx.TraceLock == 0u? 0u: 1u);
 8020960:	4b05      	ldr	r3, [pc, #20]	; (8020978 <TRACE_IsLocked+0x1c>)
 8020962:	8adb      	ldrh	r3, [r3, #22]
 8020964:	2b00      	cmp	r3, #0
 8020966:	bf14      	ite	ne
 8020968:	2301      	movne	r3, #1
 802096a:	2300      	moveq	r3, #0
 802096c:	b2db      	uxtb	r3, r3
}
 802096e:	4618      	mov	r0, r3
 8020970:	46bd      	mov	sp, r7
 8020972:	bc80      	pop	{r7}
 8020974:	4770      	bx	lr
 8020976:	bf00      	nop
 8020978:	200018ec 	.word	0x200018ec
 802097c:	00000000 	.word	0x00000000

08020980 <floor>:
 8020980:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8020984:	f3c1 580a 	ubfx	r8, r1, #20, #11
 8020988:	f2a8 36ff 	subw	r6, r8, #1023	; 0x3ff
 802098c:	2e13      	cmp	r6, #19
 802098e:	4602      	mov	r2, r0
 8020990:	460b      	mov	r3, r1
 8020992:	4607      	mov	r7, r0
 8020994:	460c      	mov	r4, r1
 8020996:	4605      	mov	r5, r0
 8020998:	dc34      	bgt.n	8020a04 <floor+0x84>
 802099a:	2e00      	cmp	r6, #0
 802099c:	da15      	bge.n	80209ca <floor+0x4a>
 802099e:	a334      	add	r3, pc, #208	; (adr r3, 8020a70 <floor+0xf0>)
 80209a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80209a4:	f7df fc4a 	bl	800023c <__adddf3>
 80209a8:	2200      	movs	r2, #0
 80209aa:	2300      	movs	r3, #0
 80209ac:	f7df fe7a 	bl	80006a4 <__aeabi_dcmpgt>
 80209b0:	b140      	cbz	r0, 80209c4 <floor+0x44>
 80209b2:	2c00      	cmp	r4, #0
 80209b4:	da59      	bge.n	8020a6a <floor+0xea>
 80209b6:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 80209ba:	ea57 0503 	orrs.w	r5, r7, r3
 80209be:	d001      	beq.n	80209c4 <floor+0x44>
 80209c0:	4c2d      	ldr	r4, [pc, #180]	; (8020a78 <floor+0xf8>)
 80209c2:	2500      	movs	r5, #0
 80209c4:	4623      	mov	r3, r4
 80209c6:	462f      	mov	r7, r5
 80209c8:	e025      	b.n	8020a16 <floor+0x96>
 80209ca:	4a2c      	ldr	r2, [pc, #176]	; (8020a7c <floor+0xfc>)
 80209cc:	fa42 f806 	asr.w	r8, r2, r6
 80209d0:	ea01 0208 	and.w	r2, r1, r8
 80209d4:	4302      	orrs	r2, r0
 80209d6:	d01e      	beq.n	8020a16 <floor+0x96>
 80209d8:	a325      	add	r3, pc, #148	; (adr r3, 8020a70 <floor+0xf0>)
 80209da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80209de:	f7df fc2d 	bl	800023c <__adddf3>
 80209e2:	2200      	movs	r2, #0
 80209e4:	2300      	movs	r3, #0
 80209e6:	f7df fe5d 	bl	80006a4 <__aeabi_dcmpgt>
 80209ea:	2800      	cmp	r0, #0
 80209ec:	d0ea      	beq.n	80209c4 <floor+0x44>
 80209ee:	2c00      	cmp	r4, #0
 80209f0:	bfbe      	ittt	lt
 80209f2:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 80209f6:	fa43 f606 	asrlt.w	r6, r3, r6
 80209fa:	19a4      	addlt	r4, r4, r6
 80209fc:	ea24 0408 	bic.w	r4, r4, r8
 8020a00:	2500      	movs	r5, #0
 8020a02:	e7df      	b.n	80209c4 <floor+0x44>
 8020a04:	2e33      	cmp	r6, #51	; 0x33
 8020a06:	dd0a      	ble.n	8020a1e <floor+0x9e>
 8020a08:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8020a0c:	d103      	bne.n	8020a16 <floor+0x96>
 8020a0e:	f7df fc15 	bl	800023c <__adddf3>
 8020a12:	4607      	mov	r7, r0
 8020a14:	460b      	mov	r3, r1
 8020a16:	4638      	mov	r0, r7
 8020a18:	4619      	mov	r1, r3
 8020a1a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8020a1e:	f2a8 4813 	subw	r8, r8, #1043	; 0x413
 8020a22:	f04f 32ff 	mov.w	r2, #4294967295
 8020a26:	fa22 f808 	lsr.w	r8, r2, r8
 8020a2a:	ea18 0f00 	tst.w	r8, r0
 8020a2e:	d0f2      	beq.n	8020a16 <floor+0x96>
 8020a30:	a30f      	add	r3, pc, #60	; (adr r3, 8020a70 <floor+0xf0>)
 8020a32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8020a36:	f7df fc01 	bl	800023c <__adddf3>
 8020a3a:	2200      	movs	r2, #0
 8020a3c:	2300      	movs	r3, #0
 8020a3e:	f7df fe31 	bl	80006a4 <__aeabi_dcmpgt>
 8020a42:	2800      	cmp	r0, #0
 8020a44:	d0be      	beq.n	80209c4 <floor+0x44>
 8020a46:	2c00      	cmp	r4, #0
 8020a48:	da02      	bge.n	8020a50 <floor+0xd0>
 8020a4a:	2e14      	cmp	r6, #20
 8020a4c:	d103      	bne.n	8020a56 <floor+0xd6>
 8020a4e:	3401      	adds	r4, #1
 8020a50:	ea25 0508 	bic.w	r5, r5, r8
 8020a54:	e7b6      	b.n	80209c4 <floor+0x44>
 8020a56:	2301      	movs	r3, #1
 8020a58:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 8020a5c:	fa03 f606 	lsl.w	r6, r3, r6
 8020a60:	4435      	add	r5, r6
 8020a62:	42bd      	cmp	r5, r7
 8020a64:	bf38      	it	cc
 8020a66:	18e4      	addcc	r4, r4, r3
 8020a68:	e7f2      	b.n	8020a50 <floor+0xd0>
 8020a6a:	2500      	movs	r5, #0
 8020a6c:	462c      	mov	r4, r5
 8020a6e:	e7a9      	b.n	80209c4 <floor+0x44>
 8020a70:	8800759c 	.word	0x8800759c
 8020a74:	7e37e43c 	.word	0x7e37e43c
 8020a78:	bff00000 	.word	0xbff00000
 8020a7c:	000fffff 	.word	0x000fffff

08020a80 <__errno>:
 8020a80:	4b01      	ldr	r3, [pc, #4]	; (8020a88 <__errno+0x8>)
 8020a82:	6818      	ldr	r0, [r3, #0]
 8020a84:	4770      	bx	lr
 8020a86:	bf00      	nop
 8020a88:	200001cc 	.word	0x200001cc

08020a8c <__libc_init_array>:
 8020a8c:	b570      	push	{r4, r5, r6, lr}
 8020a8e:	4d0d      	ldr	r5, [pc, #52]	; (8020ac4 <__libc_init_array+0x38>)
 8020a90:	4c0d      	ldr	r4, [pc, #52]	; (8020ac8 <__libc_init_array+0x3c>)
 8020a92:	1b64      	subs	r4, r4, r5
 8020a94:	10a4      	asrs	r4, r4, #2
 8020a96:	2600      	movs	r6, #0
 8020a98:	42a6      	cmp	r6, r4
 8020a9a:	d109      	bne.n	8020ab0 <__libc_init_array+0x24>
 8020a9c:	4d0b      	ldr	r5, [pc, #44]	; (8020acc <__libc_init_array+0x40>)
 8020a9e:	4c0c      	ldr	r4, [pc, #48]	; (8020ad0 <__libc_init_array+0x44>)
 8020aa0:	f001 f842 	bl	8021b28 <_init>
 8020aa4:	1b64      	subs	r4, r4, r5
 8020aa6:	10a4      	asrs	r4, r4, #2
 8020aa8:	2600      	movs	r6, #0
 8020aaa:	42a6      	cmp	r6, r4
 8020aac:	d105      	bne.n	8020aba <__libc_init_array+0x2e>
 8020aae:	bd70      	pop	{r4, r5, r6, pc}
 8020ab0:	f855 3b04 	ldr.w	r3, [r5], #4
 8020ab4:	4798      	blx	r3
 8020ab6:	3601      	adds	r6, #1
 8020ab8:	e7ee      	b.n	8020a98 <__libc_init_array+0xc>
 8020aba:	f855 3b04 	ldr.w	r3, [r5], #4
 8020abe:	4798      	blx	r3
 8020ac0:	3601      	adds	r6, #1
 8020ac2:	e7f2      	b.n	8020aaa <__libc_init_array+0x1e>
 8020ac4:	08022ec4 	.word	0x08022ec4
 8020ac8:	08022ec4 	.word	0x08022ec4
 8020acc:	08022ec4 	.word	0x08022ec4
 8020ad0:	08022ecc 	.word	0x08022ecc

08020ad4 <memset>:
 8020ad4:	4402      	add	r2, r0
 8020ad6:	4603      	mov	r3, r0
 8020ad8:	4293      	cmp	r3, r2
 8020ada:	d100      	bne.n	8020ade <memset+0xa>
 8020adc:	4770      	bx	lr
 8020ade:	f803 1b01 	strb.w	r1, [r3], #1
 8020ae2:	e7f9      	b.n	8020ad8 <memset+0x4>

08020ae4 <iprintf>:
 8020ae4:	b40f      	push	{r0, r1, r2, r3}
 8020ae6:	4b0a      	ldr	r3, [pc, #40]	; (8020b10 <iprintf+0x2c>)
 8020ae8:	b513      	push	{r0, r1, r4, lr}
 8020aea:	681c      	ldr	r4, [r3, #0]
 8020aec:	b124      	cbz	r4, 8020af8 <iprintf+0x14>
 8020aee:	69a3      	ldr	r3, [r4, #24]
 8020af0:	b913      	cbnz	r3, 8020af8 <iprintf+0x14>
 8020af2:	4620      	mov	r0, r4
 8020af4:	f000 fa5e 	bl	8020fb4 <__sinit>
 8020af8:	ab05      	add	r3, sp, #20
 8020afa:	9a04      	ldr	r2, [sp, #16]
 8020afc:	68a1      	ldr	r1, [r4, #8]
 8020afe:	9301      	str	r3, [sp, #4]
 8020b00:	4620      	mov	r0, r4
 8020b02:	f000 fc2b 	bl	802135c <_vfiprintf_r>
 8020b06:	b002      	add	sp, #8
 8020b08:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8020b0c:	b004      	add	sp, #16
 8020b0e:	4770      	bx	lr
 8020b10:	200001cc 	.word	0x200001cc

08020b14 <_puts_r>:
 8020b14:	b570      	push	{r4, r5, r6, lr}
 8020b16:	460e      	mov	r6, r1
 8020b18:	4605      	mov	r5, r0
 8020b1a:	b118      	cbz	r0, 8020b24 <_puts_r+0x10>
 8020b1c:	6983      	ldr	r3, [r0, #24]
 8020b1e:	b90b      	cbnz	r3, 8020b24 <_puts_r+0x10>
 8020b20:	f000 fa48 	bl	8020fb4 <__sinit>
 8020b24:	69ab      	ldr	r3, [r5, #24]
 8020b26:	68ac      	ldr	r4, [r5, #8]
 8020b28:	b913      	cbnz	r3, 8020b30 <_puts_r+0x1c>
 8020b2a:	4628      	mov	r0, r5
 8020b2c:	f000 fa42 	bl	8020fb4 <__sinit>
 8020b30:	4b2c      	ldr	r3, [pc, #176]	; (8020be4 <_puts_r+0xd0>)
 8020b32:	429c      	cmp	r4, r3
 8020b34:	d120      	bne.n	8020b78 <_puts_r+0x64>
 8020b36:	686c      	ldr	r4, [r5, #4]
 8020b38:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8020b3a:	07db      	lsls	r3, r3, #31
 8020b3c:	d405      	bmi.n	8020b4a <_puts_r+0x36>
 8020b3e:	89a3      	ldrh	r3, [r4, #12]
 8020b40:	0598      	lsls	r0, r3, #22
 8020b42:	d402      	bmi.n	8020b4a <_puts_r+0x36>
 8020b44:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8020b46:	f000 fad3 	bl	80210f0 <__retarget_lock_acquire_recursive>
 8020b4a:	89a3      	ldrh	r3, [r4, #12]
 8020b4c:	0719      	lsls	r1, r3, #28
 8020b4e:	d51d      	bpl.n	8020b8c <_puts_r+0x78>
 8020b50:	6923      	ldr	r3, [r4, #16]
 8020b52:	b1db      	cbz	r3, 8020b8c <_puts_r+0x78>
 8020b54:	3e01      	subs	r6, #1
 8020b56:	68a3      	ldr	r3, [r4, #8]
 8020b58:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8020b5c:	3b01      	subs	r3, #1
 8020b5e:	60a3      	str	r3, [r4, #8]
 8020b60:	bb39      	cbnz	r1, 8020bb2 <_puts_r+0x9e>
 8020b62:	2b00      	cmp	r3, #0
 8020b64:	da38      	bge.n	8020bd8 <_puts_r+0xc4>
 8020b66:	4622      	mov	r2, r4
 8020b68:	210a      	movs	r1, #10
 8020b6a:	4628      	mov	r0, r5
 8020b6c:	f000 f848 	bl	8020c00 <__swbuf_r>
 8020b70:	3001      	adds	r0, #1
 8020b72:	d011      	beq.n	8020b98 <_puts_r+0x84>
 8020b74:	250a      	movs	r5, #10
 8020b76:	e011      	b.n	8020b9c <_puts_r+0x88>
 8020b78:	4b1b      	ldr	r3, [pc, #108]	; (8020be8 <_puts_r+0xd4>)
 8020b7a:	429c      	cmp	r4, r3
 8020b7c:	d101      	bne.n	8020b82 <_puts_r+0x6e>
 8020b7e:	68ac      	ldr	r4, [r5, #8]
 8020b80:	e7da      	b.n	8020b38 <_puts_r+0x24>
 8020b82:	4b1a      	ldr	r3, [pc, #104]	; (8020bec <_puts_r+0xd8>)
 8020b84:	429c      	cmp	r4, r3
 8020b86:	bf08      	it	eq
 8020b88:	68ec      	ldreq	r4, [r5, #12]
 8020b8a:	e7d5      	b.n	8020b38 <_puts_r+0x24>
 8020b8c:	4621      	mov	r1, r4
 8020b8e:	4628      	mov	r0, r5
 8020b90:	f000 f888 	bl	8020ca4 <__swsetup_r>
 8020b94:	2800      	cmp	r0, #0
 8020b96:	d0dd      	beq.n	8020b54 <_puts_r+0x40>
 8020b98:	f04f 35ff 	mov.w	r5, #4294967295
 8020b9c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8020b9e:	07da      	lsls	r2, r3, #31
 8020ba0:	d405      	bmi.n	8020bae <_puts_r+0x9a>
 8020ba2:	89a3      	ldrh	r3, [r4, #12]
 8020ba4:	059b      	lsls	r3, r3, #22
 8020ba6:	d402      	bmi.n	8020bae <_puts_r+0x9a>
 8020ba8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8020baa:	f000 faa2 	bl	80210f2 <__retarget_lock_release_recursive>
 8020bae:	4628      	mov	r0, r5
 8020bb0:	bd70      	pop	{r4, r5, r6, pc}
 8020bb2:	2b00      	cmp	r3, #0
 8020bb4:	da04      	bge.n	8020bc0 <_puts_r+0xac>
 8020bb6:	69a2      	ldr	r2, [r4, #24]
 8020bb8:	429a      	cmp	r2, r3
 8020bba:	dc06      	bgt.n	8020bca <_puts_r+0xb6>
 8020bbc:	290a      	cmp	r1, #10
 8020bbe:	d004      	beq.n	8020bca <_puts_r+0xb6>
 8020bc0:	6823      	ldr	r3, [r4, #0]
 8020bc2:	1c5a      	adds	r2, r3, #1
 8020bc4:	6022      	str	r2, [r4, #0]
 8020bc6:	7019      	strb	r1, [r3, #0]
 8020bc8:	e7c5      	b.n	8020b56 <_puts_r+0x42>
 8020bca:	4622      	mov	r2, r4
 8020bcc:	4628      	mov	r0, r5
 8020bce:	f000 f817 	bl	8020c00 <__swbuf_r>
 8020bd2:	3001      	adds	r0, #1
 8020bd4:	d1bf      	bne.n	8020b56 <_puts_r+0x42>
 8020bd6:	e7df      	b.n	8020b98 <_puts_r+0x84>
 8020bd8:	6823      	ldr	r3, [r4, #0]
 8020bda:	250a      	movs	r5, #10
 8020bdc:	1c5a      	adds	r2, r3, #1
 8020bde:	6022      	str	r2, [r4, #0]
 8020be0:	701d      	strb	r5, [r3, #0]
 8020be2:	e7db      	b.n	8020b9c <_puts_r+0x88>
 8020be4:	08022d48 	.word	0x08022d48
 8020be8:	08022d68 	.word	0x08022d68
 8020bec:	08022d28 	.word	0x08022d28

08020bf0 <puts>:
 8020bf0:	4b02      	ldr	r3, [pc, #8]	; (8020bfc <puts+0xc>)
 8020bf2:	4601      	mov	r1, r0
 8020bf4:	6818      	ldr	r0, [r3, #0]
 8020bf6:	f7ff bf8d 	b.w	8020b14 <_puts_r>
 8020bfa:	bf00      	nop
 8020bfc:	200001cc 	.word	0x200001cc

08020c00 <__swbuf_r>:
 8020c00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8020c02:	460e      	mov	r6, r1
 8020c04:	4614      	mov	r4, r2
 8020c06:	4605      	mov	r5, r0
 8020c08:	b118      	cbz	r0, 8020c12 <__swbuf_r+0x12>
 8020c0a:	6983      	ldr	r3, [r0, #24]
 8020c0c:	b90b      	cbnz	r3, 8020c12 <__swbuf_r+0x12>
 8020c0e:	f000 f9d1 	bl	8020fb4 <__sinit>
 8020c12:	4b21      	ldr	r3, [pc, #132]	; (8020c98 <__swbuf_r+0x98>)
 8020c14:	429c      	cmp	r4, r3
 8020c16:	d12b      	bne.n	8020c70 <__swbuf_r+0x70>
 8020c18:	686c      	ldr	r4, [r5, #4]
 8020c1a:	69a3      	ldr	r3, [r4, #24]
 8020c1c:	60a3      	str	r3, [r4, #8]
 8020c1e:	89a3      	ldrh	r3, [r4, #12]
 8020c20:	071a      	lsls	r2, r3, #28
 8020c22:	d52f      	bpl.n	8020c84 <__swbuf_r+0x84>
 8020c24:	6923      	ldr	r3, [r4, #16]
 8020c26:	b36b      	cbz	r3, 8020c84 <__swbuf_r+0x84>
 8020c28:	6923      	ldr	r3, [r4, #16]
 8020c2a:	6820      	ldr	r0, [r4, #0]
 8020c2c:	1ac0      	subs	r0, r0, r3
 8020c2e:	6963      	ldr	r3, [r4, #20]
 8020c30:	b2f6      	uxtb	r6, r6
 8020c32:	4283      	cmp	r3, r0
 8020c34:	4637      	mov	r7, r6
 8020c36:	dc04      	bgt.n	8020c42 <__swbuf_r+0x42>
 8020c38:	4621      	mov	r1, r4
 8020c3a:	4628      	mov	r0, r5
 8020c3c:	f000 f926 	bl	8020e8c <_fflush_r>
 8020c40:	bb30      	cbnz	r0, 8020c90 <__swbuf_r+0x90>
 8020c42:	68a3      	ldr	r3, [r4, #8]
 8020c44:	3b01      	subs	r3, #1
 8020c46:	60a3      	str	r3, [r4, #8]
 8020c48:	6823      	ldr	r3, [r4, #0]
 8020c4a:	1c5a      	adds	r2, r3, #1
 8020c4c:	6022      	str	r2, [r4, #0]
 8020c4e:	701e      	strb	r6, [r3, #0]
 8020c50:	6963      	ldr	r3, [r4, #20]
 8020c52:	3001      	adds	r0, #1
 8020c54:	4283      	cmp	r3, r0
 8020c56:	d004      	beq.n	8020c62 <__swbuf_r+0x62>
 8020c58:	89a3      	ldrh	r3, [r4, #12]
 8020c5a:	07db      	lsls	r3, r3, #31
 8020c5c:	d506      	bpl.n	8020c6c <__swbuf_r+0x6c>
 8020c5e:	2e0a      	cmp	r6, #10
 8020c60:	d104      	bne.n	8020c6c <__swbuf_r+0x6c>
 8020c62:	4621      	mov	r1, r4
 8020c64:	4628      	mov	r0, r5
 8020c66:	f000 f911 	bl	8020e8c <_fflush_r>
 8020c6a:	b988      	cbnz	r0, 8020c90 <__swbuf_r+0x90>
 8020c6c:	4638      	mov	r0, r7
 8020c6e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8020c70:	4b0a      	ldr	r3, [pc, #40]	; (8020c9c <__swbuf_r+0x9c>)
 8020c72:	429c      	cmp	r4, r3
 8020c74:	d101      	bne.n	8020c7a <__swbuf_r+0x7a>
 8020c76:	68ac      	ldr	r4, [r5, #8]
 8020c78:	e7cf      	b.n	8020c1a <__swbuf_r+0x1a>
 8020c7a:	4b09      	ldr	r3, [pc, #36]	; (8020ca0 <__swbuf_r+0xa0>)
 8020c7c:	429c      	cmp	r4, r3
 8020c7e:	bf08      	it	eq
 8020c80:	68ec      	ldreq	r4, [r5, #12]
 8020c82:	e7ca      	b.n	8020c1a <__swbuf_r+0x1a>
 8020c84:	4621      	mov	r1, r4
 8020c86:	4628      	mov	r0, r5
 8020c88:	f000 f80c 	bl	8020ca4 <__swsetup_r>
 8020c8c:	2800      	cmp	r0, #0
 8020c8e:	d0cb      	beq.n	8020c28 <__swbuf_r+0x28>
 8020c90:	f04f 37ff 	mov.w	r7, #4294967295
 8020c94:	e7ea      	b.n	8020c6c <__swbuf_r+0x6c>
 8020c96:	bf00      	nop
 8020c98:	08022d48 	.word	0x08022d48
 8020c9c:	08022d68 	.word	0x08022d68
 8020ca0:	08022d28 	.word	0x08022d28

08020ca4 <__swsetup_r>:
 8020ca4:	4b32      	ldr	r3, [pc, #200]	; (8020d70 <__swsetup_r+0xcc>)
 8020ca6:	b570      	push	{r4, r5, r6, lr}
 8020ca8:	681d      	ldr	r5, [r3, #0]
 8020caa:	4606      	mov	r6, r0
 8020cac:	460c      	mov	r4, r1
 8020cae:	b125      	cbz	r5, 8020cba <__swsetup_r+0x16>
 8020cb0:	69ab      	ldr	r3, [r5, #24]
 8020cb2:	b913      	cbnz	r3, 8020cba <__swsetup_r+0x16>
 8020cb4:	4628      	mov	r0, r5
 8020cb6:	f000 f97d 	bl	8020fb4 <__sinit>
 8020cba:	4b2e      	ldr	r3, [pc, #184]	; (8020d74 <__swsetup_r+0xd0>)
 8020cbc:	429c      	cmp	r4, r3
 8020cbe:	d10f      	bne.n	8020ce0 <__swsetup_r+0x3c>
 8020cc0:	686c      	ldr	r4, [r5, #4]
 8020cc2:	89a3      	ldrh	r3, [r4, #12]
 8020cc4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8020cc8:	0719      	lsls	r1, r3, #28
 8020cca:	d42c      	bmi.n	8020d26 <__swsetup_r+0x82>
 8020ccc:	06dd      	lsls	r5, r3, #27
 8020cce:	d411      	bmi.n	8020cf4 <__swsetup_r+0x50>
 8020cd0:	2309      	movs	r3, #9
 8020cd2:	6033      	str	r3, [r6, #0]
 8020cd4:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8020cd8:	81a3      	strh	r3, [r4, #12]
 8020cda:	f04f 30ff 	mov.w	r0, #4294967295
 8020cde:	e03e      	b.n	8020d5e <__swsetup_r+0xba>
 8020ce0:	4b25      	ldr	r3, [pc, #148]	; (8020d78 <__swsetup_r+0xd4>)
 8020ce2:	429c      	cmp	r4, r3
 8020ce4:	d101      	bne.n	8020cea <__swsetup_r+0x46>
 8020ce6:	68ac      	ldr	r4, [r5, #8]
 8020ce8:	e7eb      	b.n	8020cc2 <__swsetup_r+0x1e>
 8020cea:	4b24      	ldr	r3, [pc, #144]	; (8020d7c <__swsetup_r+0xd8>)
 8020cec:	429c      	cmp	r4, r3
 8020cee:	bf08      	it	eq
 8020cf0:	68ec      	ldreq	r4, [r5, #12]
 8020cf2:	e7e6      	b.n	8020cc2 <__swsetup_r+0x1e>
 8020cf4:	0758      	lsls	r0, r3, #29
 8020cf6:	d512      	bpl.n	8020d1e <__swsetup_r+0x7a>
 8020cf8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8020cfa:	b141      	cbz	r1, 8020d0e <__swsetup_r+0x6a>
 8020cfc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8020d00:	4299      	cmp	r1, r3
 8020d02:	d002      	beq.n	8020d0a <__swsetup_r+0x66>
 8020d04:	4630      	mov	r0, r6
 8020d06:	f000 fa59 	bl	80211bc <_free_r>
 8020d0a:	2300      	movs	r3, #0
 8020d0c:	6363      	str	r3, [r4, #52]	; 0x34
 8020d0e:	89a3      	ldrh	r3, [r4, #12]
 8020d10:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8020d14:	81a3      	strh	r3, [r4, #12]
 8020d16:	2300      	movs	r3, #0
 8020d18:	6063      	str	r3, [r4, #4]
 8020d1a:	6923      	ldr	r3, [r4, #16]
 8020d1c:	6023      	str	r3, [r4, #0]
 8020d1e:	89a3      	ldrh	r3, [r4, #12]
 8020d20:	f043 0308 	orr.w	r3, r3, #8
 8020d24:	81a3      	strh	r3, [r4, #12]
 8020d26:	6923      	ldr	r3, [r4, #16]
 8020d28:	b94b      	cbnz	r3, 8020d3e <__swsetup_r+0x9a>
 8020d2a:	89a3      	ldrh	r3, [r4, #12]
 8020d2c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8020d30:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8020d34:	d003      	beq.n	8020d3e <__swsetup_r+0x9a>
 8020d36:	4621      	mov	r1, r4
 8020d38:	4630      	mov	r0, r6
 8020d3a:	f000 f9ff 	bl	802113c <__smakebuf_r>
 8020d3e:	89a0      	ldrh	r0, [r4, #12]
 8020d40:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8020d44:	f010 0301 	ands.w	r3, r0, #1
 8020d48:	d00a      	beq.n	8020d60 <__swsetup_r+0xbc>
 8020d4a:	2300      	movs	r3, #0
 8020d4c:	60a3      	str	r3, [r4, #8]
 8020d4e:	6963      	ldr	r3, [r4, #20]
 8020d50:	425b      	negs	r3, r3
 8020d52:	61a3      	str	r3, [r4, #24]
 8020d54:	6923      	ldr	r3, [r4, #16]
 8020d56:	b943      	cbnz	r3, 8020d6a <__swsetup_r+0xc6>
 8020d58:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8020d5c:	d1ba      	bne.n	8020cd4 <__swsetup_r+0x30>
 8020d5e:	bd70      	pop	{r4, r5, r6, pc}
 8020d60:	0781      	lsls	r1, r0, #30
 8020d62:	bf58      	it	pl
 8020d64:	6963      	ldrpl	r3, [r4, #20]
 8020d66:	60a3      	str	r3, [r4, #8]
 8020d68:	e7f4      	b.n	8020d54 <__swsetup_r+0xb0>
 8020d6a:	2000      	movs	r0, #0
 8020d6c:	e7f7      	b.n	8020d5e <__swsetup_r+0xba>
 8020d6e:	bf00      	nop
 8020d70:	200001cc 	.word	0x200001cc
 8020d74:	08022d48 	.word	0x08022d48
 8020d78:	08022d68 	.word	0x08022d68
 8020d7c:	08022d28 	.word	0x08022d28

08020d80 <__sflush_r>:
 8020d80:	898a      	ldrh	r2, [r1, #12]
 8020d82:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8020d86:	4605      	mov	r5, r0
 8020d88:	0710      	lsls	r0, r2, #28
 8020d8a:	460c      	mov	r4, r1
 8020d8c:	d458      	bmi.n	8020e40 <__sflush_r+0xc0>
 8020d8e:	684b      	ldr	r3, [r1, #4]
 8020d90:	2b00      	cmp	r3, #0
 8020d92:	dc05      	bgt.n	8020da0 <__sflush_r+0x20>
 8020d94:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8020d96:	2b00      	cmp	r3, #0
 8020d98:	dc02      	bgt.n	8020da0 <__sflush_r+0x20>
 8020d9a:	2000      	movs	r0, #0
 8020d9c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8020da0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8020da2:	2e00      	cmp	r6, #0
 8020da4:	d0f9      	beq.n	8020d9a <__sflush_r+0x1a>
 8020da6:	2300      	movs	r3, #0
 8020da8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8020dac:	682f      	ldr	r7, [r5, #0]
 8020dae:	602b      	str	r3, [r5, #0]
 8020db0:	d032      	beq.n	8020e18 <__sflush_r+0x98>
 8020db2:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8020db4:	89a3      	ldrh	r3, [r4, #12]
 8020db6:	075a      	lsls	r2, r3, #29
 8020db8:	d505      	bpl.n	8020dc6 <__sflush_r+0x46>
 8020dba:	6863      	ldr	r3, [r4, #4]
 8020dbc:	1ac0      	subs	r0, r0, r3
 8020dbe:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8020dc0:	b10b      	cbz	r3, 8020dc6 <__sflush_r+0x46>
 8020dc2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8020dc4:	1ac0      	subs	r0, r0, r3
 8020dc6:	2300      	movs	r3, #0
 8020dc8:	4602      	mov	r2, r0
 8020dca:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8020dcc:	6a21      	ldr	r1, [r4, #32]
 8020dce:	4628      	mov	r0, r5
 8020dd0:	47b0      	blx	r6
 8020dd2:	1c43      	adds	r3, r0, #1
 8020dd4:	89a3      	ldrh	r3, [r4, #12]
 8020dd6:	d106      	bne.n	8020de6 <__sflush_r+0x66>
 8020dd8:	6829      	ldr	r1, [r5, #0]
 8020dda:	291d      	cmp	r1, #29
 8020ddc:	d82c      	bhi.n	8020e38 <__sflush_r+0xb8>
 8020dde:	4a2a      	ldr	r2, [pc, #168]	; (8020e88 <__sflush_r+0x108>)
 8020de0:	40ca      	lsrs	r2, r1
 8020de2:	07d6      	lsls	r6, r2, #31
 8020de4:	d528      	bpl.n	8020e38 <__sflush_r+0xb8>
 8020de6:	2200      	movs	r2, #0
 8020de8:	6062      	str	r2, [r4, #4]
 8020dea:	04d9      	lsls	r1, r3, #19
 8020dec:	6922      	ldr	r2, [r4, #16]
 8020dee:	6022      	str	r2, [r4, #0]
 8020df0:	d504      	bpl.n	8020dfc <__sflush_r+0x7c>
 8020df2:	1c42      	adds	r2, r0, #1
 8020df4:	d101      	bne.n	8020dfa <__sflush_r+0x7a>
 8020df6:	682b      	ldr	r3, [r5, #0]
 8020df8:	b903      	cbnz	r3, 8020dfc <__sflush_r+0x7c>
 8020dfa:	6560      	str	r0, [r4, #84]	; 0x54
 8020dfc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8020dfe:	602f      	str	r7, [r5, #0]
 8020e00:	2900      	cmp	r1, #0
 8020e02:	d0ca      	beq.n	8020d9a <__sflush_r+0x1a>
 8020e04:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8020e08:	4299      	cmp	r1, r3
 8020e0a:	d002      	beq.n	8020e12 <__sflush_r+0x92>
 8020e0c:	4628      	mov	r0, r5
 8020e0e:	f000 f9d5 	bl	80211bc <_free_r>
 8020e12:	2000      	movs	r0, #0
 8020e14:	6360      	str	r0, [r4, #52]	; 0x34
 8020e16:	e7c1      	b.n	8020d9c <__sflush_r+0x1c>
 8020e18:	6a21      	ldr	r1, [r4, #32]
 8020e1a:	2301      	movs	r3, #1
 8020e1c:	4628      	mov	r0, r5
 8020e1e:	47b0      	blx	r6
 8020e20:	1c41      	adds	r1, r0, #1
 8020e22:	d1c7      	bne.n	8020db4 <__sflush_r+0x34>
 8020e24:	682b      	ldr	r3, [r5, #0]
 8020e26:	2b00      	cmp	r3, #0
 8020e28:	d0c4      	beq.n	8020db4 <__sflush_r+0x34>
 8020e2a:	2b1d      	cmp	r3, #29
 8020e2c:	d001      	beq.n	8020e32 <__sflush_r+0xb2>
 8020e2e:	2b16      	cmp	r3, #22
 8020e30:	d101      	bne.n	8020e36 <__sflush_r+0xb6>
 8020e32:	602f      	str	r7, [r5, #0]
 8020e34:	e7b1      	b.n	8020d9a <__sflush_r+0x1a>
 8020e36:	89a3      	ldrh	r3, [r4, #12]
 8020e38:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8020e3c:	81a3      	strh	r3, [r4, #12]
 8020e3e:	e7ad      	b.n	8020d9c <__sflush_r+0x1c>
 8020e40:	690f      	ldr	r7, [r1, #16]
 8020e42:	2f00      	cmp	r7, #0
 8020e44:	d0a9      	beq.n	8020d9a <__sflush_r+0x1a>
 8020e46:	0793      	lsls	r3, r2, #30
 8020e48:	680e      	ldr	r6, [r1, #0]
 8020e4a:	bf08      	it	eq
 8020e4c:	694b      	ldreq	r3, [r1, #20]
 8020e4e:	600f      	str	r7, [r1, #0]
 8020e50:	bf18      	it	ne
 8020e52:	2300      	movne	r3, #0
 8020e54:	eba6 0807 	sub.w	r8, r6, r7
 8020e58:	608b      	str	r3, [r1, #8]
 8020e5a:	f1b8 0f00 	cmp.w	r8, #0
 8020e5e:	dd9c      	ble.n	8020d9a <__sflush_r+0x1a>
 8020e60:	6a21      	ldr	r1, [r4, #32]
 8020e62:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8020e64:	4643      	mov	r3, r8
 8020e66:	463a      	mov	r2, r7
 8020e68:	4628      	mov	r0, r5
 8020e6a:	47b0      	blx	r6
 8020e6c:	2800      	cmp	r0, #0
 8020e6e:	dc06      	bgt.n	8020e7e <__sflush_r+0xfe>
 8020e70:	89a3      	ldrh	r3, [r4, #12]
 8020e72:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8020e76:	81a3      	strh	r3, [r4, #12]
 8020e78:	f04f 30ff 	mov.w	r0, #4294967295
 8020e7c:	e78e      	b.n	8020d9c <__sflush_r+0x1c>
 8020e7e:	4407      	add	r7, r0
 8020e80:	eba8 0800 	sub.w	r8, r8, r0
 8020e84:	e7e9      	b.n	8020e5a <__sflush_r+0xda>
 8020e86:	bf00      	nop
 8020e88:	20400001 	.word	0x20400001

08020e8c <_fflush_r>:
 8020e8c:	b538      	push	{r3, r4, r5, lr}
 8020e8e:	690b      	ldr	r3, [r1, #16]
 8020e90:	4605      	mov	r5, r0
 8020e92:	460c      	mov	r4, r1
 8020e94:	b913      	cbnz	r3, 8020e9c <_fflush_r+0x10>
 8020e96:	2500      	movs	r5, #0
 8020e98:	4628      	mov	r0, r5
 8020e9a:	bd38      	pop	{r3, r4, r5, pc}
 8020e9c:	b118      	cbz	r0, 8020ea6 <_fflush_r+0x1a>
 8020e9e:	6983      	ldr	r3, [r0, #24]
 8020ea0:	b90b      	cbnz	r3, 8020ea6 <_fflush_r+0x1a>
 8020ea2:	f000 f887 	bl	8020fb4 <__sinit>
 8020ea6:	4b14      	ldr	r3, [pc, #80]	; (8020ef8 <_fflush_r+0x6c>)
 8020ea8:	429c      	cmp	r4, r3
 8020eaa:	d11b      	bne.n	8020ee4 <_fflush_r+0x58>
 8020eac:	686c      	ldr	r4, [r5, #4]
 8020eae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8020eb2:	2b00      	cmp	r3, #0
 8020eb4:	d0ef      	beq.n	8020e96 <_fflush_r+0xa>
 8020eb6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8020eb8:	07d0      	lsls	r0, r2, #31
 8020eba:	d404      	bmi.n	8020ec6 <_fflush_r+0x3a>
 8020ebc:	0599      	lsls	r1, r3, #22
 8020ebe:	d402      	bmi.n	8020ec6 <_fflush_r+0x3a>
 8020ec0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8020ec2:	f000 f915 	bl	80210f0 <__retarget_lock_acquire_recursive>
 8020ec6:	4628      	mov	r0, r5
 8020ec8:	4621      	mov	r1, r4
 8020eca:	f7ff ff59 	bl	8020d80 <__sflush_r>
 8020ece:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8020ed0:	07da      	lsls	r2, r3, #31
 8020ed2:	4605      	mov	r5, r0
 8020ed4:	d4e0      	bmi.n	8020e98 <_fflush_r+0xc>
 8020ed6:	89a3      	ldrh	r3, [r4, #12]
 8020ed8:	059b      	lsls	r3, r3, #22
 8020eda:	d4dd      	bmi.n	8020e98 <_fflush_r+0xc>
 8020edc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8020ede:	f000 f908 	bl	80210f2 <__retarget_lock_release_recursive>
 8020ee2:	e7d9      	b.n	8020e98 <_fflush_r+0xc>
 8020ee4:	4b05      	ldr	r3, [pc, #20]	; (8020efc <_fflush_r+0x70>)
 8020ee6:	429c      	cmp	r4, r3
 8020ee8:	d101      	bne.n	8020eee <_fflush_r+0x62>
 8020eea:	68ac      	ldr	r4, [r5, #8]
 8020eec:	e7df      	b.n	8020eae <_fflush_r+0x22>
 8020eee:	4b04      	ldr	r3, [pc, #16]	; (8020f00 <_fflush_r+0x74>)
 8020ef0:	429c      	cmp	r4, r3
 8020ef2:	bf08      	it	eq
 8020ef4:	68ec      	ldreq	r4, [r5, #12]
 8020ef6:	e7da      	b.n	8020eae <_fflush_r+0x22>
 8020ef8:	08022d48 	.word	0x08022d48
 8020efc:	08022d68 	.word	0x08022d68
 8020f00:	08022d28 	.word	0x08022d28

08020f04 <std>:
 8020f04:	2300      	movs	r3, #0
 8020f06:	b510      	push	{r4, lr}
 8020f08:	4604      	mov	r4, r0
 8020f0a:	e9c0 3300 	strd	r3, r3, [r0]
 8020f0e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8020f12:	6083      	str	r3, [r0, #8]
 8020f14:	8181      	strh	r1, [r0, #12]
 8020f16:	6643      	str	r3, [r0, #100]	; 0x64
 8020f18:	81c2      	strh	r2, [r0, #14]
 8020f1a:	6183      	str	r3, [r0, #24]
 8020f1c:	4619      	mov	r1, r3
 8020f1e:	2208      	movs	r2, #8
 8020f20:	305c      	adds	r0, #92	; 0x5c
 8020f22:	f7ff fdd7 	bl	8020ad4 <memset>
 8020f26:	4b05      	ldr	r3, [pc, #20]	; (8020f3c <std+0x38>)
 8020f28:	6263      	str	r3, [r4, #36]	; 0x24
 8020f2a:	4b05      	ldr	r3, [pc, #20]	; (8020f40 <std+0x3c>)
 8020f2c:	62a3      	str	r3, [r4, #40]	; 0x28
 8020f2e:	4b05      	ldr	r3, [pc, #20]	; (8020f44 <std+0x40>)
 8020f30:	62e3      	str	r3, [r4, #44]	; 0x2c
 8020f32:	4b05      	ldr	r3, [pc, #20]	; (8020f48 <std+0x44>)
 8020f34:	6224      	str	r4, [r4, #32]
 8020f36:	6323      	str	r3, [r4, #48]	; 0x30
 8020f38:	bd10      	pop	{r4, pc}
 8020f3a:	bf00      	nop
 8020f3c:	08021905 	.word	0x08021905
 8020f40:	08021927 	.word	0x08021927
 8020f44:	0802195f 	.word	0x0802195f
 8020f48:	08021983 	.word	0x08021983

08020f4c <_cleanup_r>:
 8020f4c:	4901      	ldr	r1, [pc, #4]	; (8020f54 <_cleanup_r+0x8>)
 8020f4e:	f000 b8af 	b.w	80210b0 <_fwalk_reent>
 8020f52:	bf00      	nop
 8020f54:	08020e8d 	.word	0x08020e8d

08020f58 <__sfmoreglue>:
 8020f58:	b570      	push	{r4, r5, r6, lr}
 8020f5a:	1e4a      	subs	r2, r1, #1
 8020f5c:	2568      	movs	r5, #104	; 0x68
 8020f5e:	4355      	muls	r5, r2
 8020f60:	460e      	mov	r6, r1
 8020f62:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8020f66:	f000 f977 	bl	8021258 <_malloc_r>
 8020f6a:	4604      	mov	r4, r0
 8020f6c:	b140      	cbz	r0, 8020f80 <__sfmoreglue+0x28>
 8020f6e:	2100      	movs	r1, #0
 8020f70:	e9c0 1600 	strd	r1, r6, [r0]
 8020f74:	300c      	adds	r0, #12
 8020f76:	60a0      	str	r0, [r4, #8]
 8020f78:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8020f7c:	f7ff fdaa 	bl	8020ad4 <memset>
 8020f80:	4620      	mov	r0, r4
 8020f82:	bd70      	pop	{r4, r5, r6, pc}

08020f84 <__sfp_lock_acquire>:
 8020f84:	4801      	ldr	r0, [pc, #4]	; (8020f8c <__sfp_lock_acquire+0x8>)
 8020f86:	f000 b8b3 	b.w	80210f0 <__retarget_lock_acquire_recursive>
 8020f8a:	bf00      	nop
 8020f8c:	20001f74 	.word	0x20001f74

08020f90 <__sfp_lock_release>:
 8020f90:	4801      	ldr	r0, [pc, #4]	; (8020f98 <__sfp_lock_release+0x8>)
 8020f92:	f000 b8ae 	b.w	80210f2 <__retarget_lock_release_recursive>
 8020f96:	bf00      	nop
 8020f98:	20001f74 	.word	0x20001f74

08020f9c <__sinit_lock_acquire>:
 8020f9c:	4801      	ldr	r0, [pc, #4]	; (8020fa4 <__sinit_lock_acquire+0x8>)
 8020f9e:	f000 b8a7 	b.w	80210f0 <__retarget_lock_acquire_recursive>
 8020fa2:	bf00      	nop
 8020fa4:	20001f6f 	.word	0x20001f6f

08020fa8 <__sinit_lock_release>:
 8020fa8:	4801      	ldr	r0, [pc, #4]	; (8020fb0 <__sinit_lock_release+0x8>)
 8020faa:	f000 b8a2 	b.w	80210f2 <__retarget_lock_release_recursive>
 8020fae:	bf00      	nop
 8020fb0:	20001f6f 	.word	0x20001f6f

08020fb4 <__sinit>:
 8020fb4:	b510      	push	{r4, lr}
 8020fb6:	4604      	mov	r4, r0
 8020fb8:	f7ff fff0 	bl	8020f9c <__sinit_lock_acquire>
 8020fbc:	69a3      	ldr	r3, [r4, #24]
 8020fbe:	b11b      	cbz	r3, 8020fc8 <__sinit+0x14>
 8020fc0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8020fc4:	f7ff bff0 	b.w	8020fa8 <__sinit_lock_release>
 8020fc8:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8020fcc:	6523      	str	r3, [r4, #80]	; 0x50
 8020fce:	4b13      	ldr	r3, [pc, #76]	; (802101c <__sinit+0x68>)
 8020fd0:	4a13      	ldr	r2, [pc, #76]	; (8021020 <__sinit+0x6c>)
 8020fd2:	681b      	ldr	r3, [r3, #0]
 8020fd4:	62a2      	str	r2, [r4, #40]	; 0x28
 8020fd6:	42a3      	cmp	r3, r4
 8020fd8:	bf04      	itt	eq
 8020fda:	2301      	moveq	r3, #1
 8020fdc:	61a3      	streq	r3, [r4, #24]
 8020fde:	4620      	mov	r0, r4
 8020fe0:	f000 f820 	bl	8021024 <__sfp>
 8020fe4:	6060      	str	r0, [r4, #4]
 8020fe6:	4620      	mov	r0, r4
 8020fe8:	f000 f81c 	bl	8021024 <__sfp>
 8020fec:	60a0      	str	r0, [r4, #8]
 8020fee:	4620      	mov	r0, r4
 8020ff0:	f000 f818 	bl	8021024 <__sfp>
 8020ff4:	2200      	movs	r2, #0
 8020ff6:	60e0      	str	r0, [r4, #12]
 8020ff8:	2104      	movs	r1, #4
 8020ffa:	6860      	ldr	r0, [r4, #4]
 8020ffc:	f7ff ff82 	bl	8020f04 <std>
 8021000:	68a0      	ldr	r0, [r4, #8]
 8021002:	2201      	movs	r2, #1
 8021004:	2109      	movs	r1, #9
 8021006:	f7ff ff7d 	bl	8020f04 <std>
 802100a:	68e0      	ldr	r0, [r4, #12]
 802100c:	2202      	movs	r2, #2
 802100e:	2112      	movs	r1, #18
 8021010:	f7ff ff78 	bl	8020f04 <std>
 8021014:	2301      	movs	r3, #1
 8021016:	61a3      	str	r3, [r4, #24]
 8021018:	e7d2      	b.n	8020fc0 <__sinit+0xc>
 802101a:	bf00      	nop
 802101c:	08022d24 	.word	0x08022d24
 8021020:	08020f4d 	.word	0x08020f4d

08021024 <__sfp>:
 8021024:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8021026:	4607      	mov	r7, r0
 8021028:	f7ff ffac 	bl	8020f84 <__sfp_lock_acquire>
 802102c:	4b1e      	ldr	r3, [pc, #120]	; (80210a8 <__sfp+0x84>)
 802102e:	681e      	ldr	r6, [r3, #0]
 8021030:	69b3      	ldr	r3, [r6, #24]
 8021032:	b913      	cbnz	r3, 802103a <__sfp+0x16>
 8021034:	4630      	mov	r0, r6
 8021036:	f7ff ffbd 	bl	8020fb4 <__sinit>
 802103a:	3648      	adds	r6, #72	; 0x48
 802103c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8021040:	3b01      	subs	r3, #1
 8021042:	d503      	bpl.n	802104c <__sfp+0x28>
 8021044:	6833      	ldr	r3, [r6, #0]
 8021046:	b30b      	cbz	r3, 802108c <__sfp+0x68>
 8021048:	6836      	ldr	r6, [r6, #0]
 802104a:	e7f7      	b.n	802103c <__sfp+0x18>
 802104c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8021050:	b9d5      	cbnz	r5, 8021088 <__sfp+0x64>
 8021052:	4b16      	ldr	r3, [pc, #88]	; (80210ac <__sfp+0x88>)
 8021054:	60e3      	str	r3, [r4, #12]
 8021056:	f104 0058 	add.w	r0, r4, #88	; 0x58
 802105a:	6665      	str	r5, [r4, #100]	; 0x64
 802105c:	f000 f847 	bl	80210ee <__retarget_lock_init_recursive>
 8021060:	f7ff ff96 	bl	8020f90 <__sfp_lock_release>
 8021064:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8021068:	e9c4 5504 	strd	r5, r5, [r4, #16]
 802106c:	6025      	str	r5, [r4, #0]
 802106e:	61a5      	str	r5, [r4, #24]
 8021070:	2208      	movs	r2, #8
 8021072:	4629      	mov	r1, r5
 8021074:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8021078:	f7ff fd2c 	bl	8020ad4 <memset>
 802107c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8021080:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8021084:	4620      	mov	r0, r4
 8021086:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8021088:	3468      	adds	r4, #104	; 0x68
 802108a:	e7d9      	b.n	8021040 <__sfp+0x1c>
 802108c:	2104      	movs	r1, #4
 802108e:	4638      	mov	r0, r7
 8021090:	f7ff ff62 	bl	8020f58 <__sfmoreglue>
 8021094:	4604      	mov	r4, r0
 8021096:	6030      	str	r0, [r6, #0]
 8021098:	2800      	cmp	r0, #0
 802109a:	d1d5      	bne.n	8021048 <__sfp+0x24>
 802109c:	f7ff ff78 	bl	8020f90 <__sfp_lock_release>
 80210a0:	230c      	movs	r3, #12
 80210a2:	603b      	str	r3, [r7, #0]
 80210a4:	e7ee      	b.n	8021084 <__sfp+0x60>
 80210a6:	bf00      	nop
 80210a8:	08022d24 	.word	0x08022d24
 80210ac:	ffff0001 	.word	0xffff0001

080210b0 <_fwalk_reent>:
 80210b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80210b4:	4606      	mov	r6, r0
 80210b6:	4688      	mov	r8, r1
 80210b8:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80210bc:	2700      	movs	r7, #0
 80210be:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80210c2:	f1b9 0901 	subs.w	r9, r9, #1
 80210c6:	d505      	bpl.n	80210d4 <_fwalk_reent+0x24>
 80210c8:	6824      	ldr	r4, [r4, #0]
 80210ca:	2c00      	cmp	r4, #0
 80210cc:	d1f7      	bne.n	80210be <_fwalk_reent+0xe>
 80210ce:	4638      	mov	r0, r7
 80210d0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80210d4:	89ab      	ldrh	r3, [r5, #12]
 80210d6:	2b01      	cmp	r3, #1
 80210d8:	d907      	bls.n	80210ea <_fwalk_reent+0x3a>
 80210da:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80210de:	3301      	adds	r3, #1
 80210e0:	d003      	beq.n	80210ea <_fwalk_reent+0x3a>
 80210e2:	4629      	mov	r1, r5
 80210e4:	4630      	mov	r0, r6
 80210e6:	47c0      	blx	r8
 80210e8:	4307      	orrs	r7, r0
 80210ea:	3568      	adds	r5, #104	; 0x68
 80210ec:	e7e9      	b.n	80210c2 <_fwalk_reent+0x12>

080210ee <__retarget_lock_init_recursive>:
 80210ee:	4770      	bx	lr

080210f0 <__retarget_lock_acquire_recursive>:
 80210f0:	4770      	bx	lr

080210f2 <__retarget_lock_release_recursive>:
 80210f2:	4770      	bx	lr

080210f4 <__swhatbuf_r>:
 80210f4:	b570      	push	{r4, r5, r6, lr}
 80210f6:	460e      	mov	r6, r1
 80210f8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80210fc:	2900      	cmp	r1, #0
 80210fe:	b096      	sub	sp, #88	; 0x58
 8021100:	4614      	mov	r4, r2
 8021102:	461d      	mov	r5, r3
 8021104:	da07      	bge.n	8021116 <__swhatbuf_r+0x22>
 8021106:	2300      	movs	r3, #0
 8021108:	602b      	str	r3, [r5, #0]
 802110a:	89b3      	ldrh	r3, [r6, #12]
 802110c:	061a      	lsls	r2, r3, #24
 802110e:	d410      	bmi.n	8021132 <__swhatbuf_r+0x3e>
 8021110:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8021114:	e00e      	b.n	8021134 <__swhatbuf_r+0x40>
 8021116:	466a      	mov	r2, sp
 8021118:	f000 fc5a 	bl	80219d0 <_fstat_r>
 802111c:	2800      	cmp	r0, #0
 802111e:	dbf2      	blt.n	8021106 <__swhatbuf_r+0x12>
 8021120:	9a01      	ldr	r2, [sp, #4]
 8021122:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8021126:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 802112a:	425a      	negs	r2, r3
 802112c:	415a      	adcs	r2, r3
 802112e:	602a      	str	r2, [r5, #0]
 8021130:	e7ee      	b.n	8021110 <__swhatbuf_r+0x1c>
 8021132:	2340      	movs	r3, #64	; 0x40
 8021134:	2000      	movs	r0, #0
 8021136:	6023      	str	r3, [r4, #0]
 8021138:	b016      	add	sp, #88	; 0x58
 802113a:	bd70      	pop	{r4, r5, r6, pc}

0802113c <__smakebuf_r>:
 802113c:	898b      	ldrh	r3, [r1, #12]
 802113e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8021140:	079d      	lsls	r5, r3, #30
 8021142:	4606      	mov	r6, r0
 8021144:	460c      	mov	r4, r1
 8021146:	d507      	bpl.n	8021158 <__smakebuf_r+0x1c>
 8021148:	f104 0347 	add.w	r3, r4, #71	; 0x47
 802114c:	6023      	str	r3, [r4, #0]
 802114e:	6123      	str	r3, [r4, #16]
 8021150:	2301      	movs	r3, #1
 8021152:	6163      	str	r3, [r4, #20]
 8021154:	b002      	add	sp, #8
 8021156:	bd70      	pop	{r4, r5, r6, pc}
 8021158:	ab01      	add	r3, sp, #4
 802115a:	466a      	mov	r2, sp
 802115c:	f7ff ffca 	bl	80210f4 <__swhatbuf_r>
 8021160:	9900      	ldr	r1, [sp, #0]
 8021162:	4605      	mov	r5, r0
 8021164:	4630      	mov	r0, r6
 8021166:	f000 f877 	bl	8021258 <_malloc_r>
 802116a:	b948      	cbnz	r0, 8021180 <__smakebuf_r+0x44>
 802116c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8021170:	059a      	lsls	r2, r3, #22
 8021172:	d4ef      	bmi.n	8021154 <__smakebuf_r+0x18>
 8021174:	f023 0303 	bic.w	r3, r3, #3
 8021178:	f043 0302 	orr.w	r3, r3, #2
 802117c:	81a3      	strh	r3, [r4, #12]
 802117e:	e7e3      	b.n	8021148 <__smakebuf_r+0xc>
 8021180:	4b0d      	ldr	r3, [pc, #52]	; (80211b8 <__smakebuf_r+0x7c>)
 8021182:	62b3      	str	r3, [r6, #40]	; 0x28
 8021184:	89a3      	ldrh	r3, [r4, #12]
 8021186:	6020      	str	r0, [r4, #0]
 8021188:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 802118c:	81a3      	strh	r3, [r4, #12]
 802118e:	9b00      	ldr	r3, [sp, #0]
 8021190:	6163      	str	r3, [r4, #20]
 8021192:	9b01      	ldr	r3, [sp, #4]
 8021194:	6120      	str	r0, [r4, #16]
 8021196:	b15b      	cbz	r3, 80211b0 <__smakebuf_r+0x74>
 8021198:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 802119c:	4630      	mov	r0, r6
 802119e:	f000 fc29 	bl	80219f4 <_isatty_r>
 80211a2:	b128      	cbz	r0, 80211b0 <__smakebuf_r+0x74>
 80211a4:	89a3      	ldrh	r3, [r4, #12]
 80211a6:	f023 0303 	bic.w	r3, r3, #3
 80211aa:	f043 0301 	orr.w	r3, r3, #1
 80211ae:	81a3      	strh	r3, [r4, #12]
 80211b0:	89a0      	ldrh	r0, [r4, #12]
 80211b2:	4305      	orrs	r5, r0
 80211b4:	81a5      	strh	r5, [r4, #12]
 80211b6:	e7cd      	b.n	8021154 <__smakebuf_r+0x18>
 80211b8:	08020f4d 	.word	0x08020f4d

080211bc <_free_r>:
 80211bc:	b538      	push	{r3, r4, r5, lr}
 80211be:	4605      	mov	r5, r0
 80211c0:	2900      	cmp	r1, #0
 80211c2:	d045      	beq.n	8021250 <_free_r+0x94>
 80211c4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80211c8:	1f0c      	subs	r4, r1, #4
 80211ca:	2b00      	cmp	r3, #0
 80211cc:	bfb8      	it	lt
 80211ce:	18e4      	addlt	r4, r4, r3
 80211d0:	f000 fc40 	bl	8021a54 <__malloc_lock>
 80211d4:	4a1f      	ldr	r2, [pc, #124]	; (8021254 <_free_r+0x98>)
 80211d6:	6813      	ldr	r3, [r2, #0]
 80211d8:	4610      	mov	r0, r2
 80211da:	b933      	cbnz	r3, 80211ea <_free_r+0x2e>
 80211dc:	6063      	str	r3, [r4, #4]
 80211de:	6014      	str	r4, [r2, #0]
 80211e0:	4628      	mov	r0, r5
 80211e2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80211e6:	f000 bc3b 	b.w	8021a60 <__malloc_unlock>
 80211ea:	42a3      	cmp	r3, r4
 80211ec:	d90b      	bls.n	8021206 <_free_r+0x4a>
 80211ee:	6821      	ldr	r1, [r4, #0]
 80211f0:	1862      	adds	r2, r4, r1
 80211f2:	4293      	cmp	r3, r2
 80211f4:	bf04      	itt	eq
 80211f6:	681a      	ldreq	r2, [r3, #0]
 80211f8:	685b      	ldreq	r3, [r3, #4]
 80211fa:	6063      	str	r3, [r4, #4]
 80211fc:	bf04      	itt	eq
 80211fe:	1852      	addeq	r2, r2, r1
 8021200:	6022      	streq	r2, [r4, #0]
 8021202:	6004      	str	r4, [r0, #0]
 8021204:	e7ec      	b.n	80211e0 <_free_r+0x24>
 8021206:	461a      	mov	r2, r3
 8021208:	685b      	ldr	r3, [r3, #4]
 802120a:	b10b      	cbz	r3, 8021210 <_free_r+0x54>
 802120c:	42a3      	cmp	r3, r4
 802120e:	d9fa      	bls.n	8021206 <_free_r+0x4a>
 8021210:	6811      	ldr	r1, [r2, #0]
 8021212:	1850      	adds	r0, r2, r1
 8021214:	42a0      	cmp	r0, r4
 8021216:	d10b      	bne.n	8021230 <_free_r+0x74>
 8021218:	6820      	ldr	r0, [r4, #0]
 802121a:	4401      	add	r1, r0
 802121c:	1850      	adds	r0, r2, r1
 802121e:	4283      	cmp	r3, r0
 8021220:	6011      	str	r1, [r2, #0]
 8021222:	d1dd      	bne.n	80211e0 <_free_r+0x24>
 8021224:	6818      	ldr	r0, [r3, #0]
 8021226:	685b      	ldr	r3, [r3, #4]
 8021228:	6053      	str	r3, [r2, #4]
 802122a:	4401      	add	r1, r0
 802122c:	6011      	str	r1, [r2, #0]
 802122e:	e7d7      	b.n	80211e0 <_free_r+0x24>
 8021230:	d902      	bls.n	8021238 <_free_r+0x7c>
 8021232:	230c      	movs	r3, #12
 8021234:	602b      	str	r3, [r5, #0]
 8021236:	e7d3      	b.n	80211e0 <_free_r+0x24>
 8021238:	6820      	ldr	r0, [r4, #0]
 802123a:	1821      	adds	r1, r4, r0
 802123c:	428b      	cmp	r3, r1
 802123e:	bf04      	itt	eq
 8021240:	6819      	ldreq	r1, [r3, #0]
 8021242:	685b      	ldreq	r3, [r3, #4]
 8021244:	6063      	str	r3, [r4, #4]
 8021246:	bf04      	itt	eq
 8021248:	1809      	addeq	r1, r1, r0
 802124a:	6021      	streq	r1, [r4, #0]
 802124c:	6054      	str	r4, [r2, #4]
 802124e:	e7c7      	b.n	80211e0 <_free_r+0x24>
 8021250:	bd38      	pop	{r3, r4, r5, pc}
 8021252:	bf00      	nop
 8021254:	20001c04 	.word	0x20001c04

08021258 <_malloc_r>:
 8021258:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 802125a:	1ccd      	adds	r5, r1, #3
 802125c:	f025 0503 	bic.w	r5, r5, #3
 8021260:	3508      	adds	r5, #8
 8021262:	2d0c      	cmp	r5, #12
 8021264:	bf38      	it	cc
 8021266:	250c      	movcc	r5, #12
 8021268:	2d00      	cmp	r5, #0
 802126a:	4606      	mov	r6, r0
 802126c:	db01      	blt.n	8021272 <_malloc_r+0x1a>
 802126e:	42a9      	cmp	r1, r5
 8021270:	d903      	bls.n	802127a <_malloc_r+0x22>
 8021272:	230c      	movs	r3, #12
 8021274:	6033      	str	r3, [r6, #0]
 8021276:	2000      	movs	r0, #0
 8021278:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 802127a:	f000 fbeb 	bl	8021a54 <__malloc_lock>
 802127e:	4921      	ldr	r1, [pc, #132]	; (8021304 <_malloc_r+0xac>)
 8021280:	680a      	ldr	r2, [r1, #0]
 8021282:	4614      	mov	r4, r2
 8021284:	b99c      	cbnz	r4, 80212ae <_malloc_r+0x56>
 8021286:	4f20      	ldr	r7, [pc, #128]	; (8021308 <_malloc_r+0xb0>)
 8021288:	683b      	ldr	r3, [r7, #0]
 802128a:	b923      	cbnz	r3, 8021296 <_malloc_r+0x3e>
 802128c:	4621      	mov	r1, r4
 802128e:	4630      	mov	r0, r6
 8021290:	f000 fb28 	bl	80218e4 <_sbrk_r>
 8021294:	6038      	str	r0, [r7, #0]
 8021296:	4629      	mov	r1, r5
 8021298:	4630      	mov	r0, r6
 802129a:	f000 fb23 	bl	80218e4 <_sbrk_r>
 802129e:	1c43      	adds	r3, r0, #1
 80212a0:	d123      	bne.n	80212ea <_malloc_r+0x92>
 80212a2:	230c      	movs	r3, #12
 80212a4:	6033      	str	r3, [r6, #0]
 80212a6:	4630      	mov	r0, r6
 80212a8:	f000 fbda 	bl	8021a60 <__malloc_unlock>
 80212ac:	e7e3      	b.n	8021276 <_malloc_r+0x1e>
 80212ae:	6823      	ldr	r3, [r4, #0]
 80212b0:	1b5b      	subs	r3, r3, r5
 80212b2:	d417      	bmi.n	80212e4 <_malloc_r+0x8c>
 80212b4:	2b0b      	cmp	r3, #11
 80212b6:	d903      	bls.n	80212c0 <_malloc_r+0x68>
 80212b8:	6023      	str	r3, [r4, #0]
 80212ba:	441c      	add	r4, r3
 80212bc:	6025      	str	r5, [r4, #0]
 80212be:	e004      	b.n	80212ca <_malloc_r+0x72>
 80212c0:	6863      	ldr	r3, [r4, #4]
 80212c2:	42a2      	cmp	r2, r4
 80212c4:	bf0c      	ite	eq
 80212c6:	600b      	streq	r3, [r1, #0]
 80212c8:	6053      	strne	r3, [r2, #4]
 80212ca:	4630      	mov	r0, r6
 80212cc:	f000 fbc8 	bl	8021a60 <__malloc_unlock>
 80212d0:	f104 000b 	add.w	r0, r4, #11
 80212d4:	1d23      	adds	r3, r4, #4
 80212d6:	f020 0007 	bic.w	r0, r0, #7
 80212da:	1ac2      	subs	r2, r0, r3
 80212dc:	d0cc      	beq.n	8021278 <_malloc_r+0x20>
 80212de:	1a1b      	subs	r3, r3, r0
 80212e0:	50a3      	str	r3, [r4, r2]
 80212e2:	e7c9      	b.n	8021278 <_malloc_r+0x20>
 80212e4:	4622      	mov	r2, r4
 80212e6:	6864      	ldr	r4, [r4, #4]
 80212e8:	e7cc      	b.n	8021284 <_malloc_r+0x2c>
 80212ea:	1cc4      	adds	r4, r0, #3
 80212ec:	f024 0403 	bic.w	r4, r4, #3
 80212f0:	42a0      	cmp	r0, r4
 80212f2:	d0e3      	beq.n	80212bc <_malloc_r+0x64>
 80212f4:	1a21      	subs	r1, r4, r0
 80212f6:	4630      	mov	r0, r6
 80212f8:	f000 faf4 	bl	80218e4 <_sbrk_r>
 80212fc:	3001      	adds	r0, #1
 80212fe:	d1dd      	bne.n	80212bc <_malloc_r+0x64>
 8021300:	e7cf      	b.n	80212a2 <_malloc_r+0x4a>
 8021302:	bf00      	nop
 8021304:	20001c04 	.word	0x20001c04
 8021308:	20001c08 	.word	0x20001c08

0802130c <__sfputc_r>:
 802130c:	6893      	ldr	r3, [r2, #8]
 802130e:	3b01      	subs	r3, #1
 8021310:	2b00      	cmp	r3, #0
 8021312:	b410      	push	{r4}
 8021314:	6093      	str	r3, [r2, #8]
 8021316:	da07      	bge.n	8021328 <__sfputc_r+0x1c>
 8021318:	6994      	ldr	r4, [r2, #24]
 802131a:	42a3      	cmp	r3, r4
 802131c:	db01      	blt.n	8021322 <__sfputc_r+0x16>
 802131e:	290a      	cmp	r1, #10
 8021320:	d102      	bne.n	8021328 <__sfputc_r+0x1c>
 8021322:	bc10      	pop	{r4}
 8021324:	f7ff bc6c 	b.w	8020c00 <__swbuf_r>
 8021328:	6813      	ldr	r3, [r2, #0]
 802132a:	1c58      	adds	r0, r3, #1
 802132c:	6010      	str	r0, [r2, #0]
 802132e:	7019      	strb	r1, [r3, #0]
 8021330:	4608      	mov	r0, r1
 8021332:	bc10      	pop	{r4}
 8021334:	4770      	bx	lr

08021336 <__sfputs_r>:
 8021336:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8021338:	4606      	mov	r6, r0
 802133a:	460f      	mov	r7, r1
 802133c:	4614      	mov	r4, r2
 802133e:	18d5      	adds	r5, r2, r3
 8021340:	42ac      	cmp	r4, r5
 8021342:	d101      	bne.n	8021348 <__sfputs_r+0x12>
 8021344:	2000      	movs	r0, #0
 8021346:	e007      	b.n	8021358 <__sfputs_r+0x22>
 8021348:	f814 1b01 	ldrb.w	r1, [r4], #1
 802134c:	463a      	mov	r2, r7
 802134e:	4630      	mov	r0, r6
 8021350:	f7ff ffdc 	bl	802130c <__sfputc_r>
 8021354:	1c43      	adds	r3, r0, #1
 8021356:	d1f3      	bne.n	8021340 <__sfputs_r+0xa>
 8021358:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0802135c <_vfiprintf_r>:
 802135c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8021360:	460d      	mov	r5, r1
 8021362:	b09d      	sub	sp, #116	; 0x74
 8021364:	4614      	mov	r4, r2
 8021366:	4698      	mov	r8, r3
 8021368:	4606      	mov	r6, r0
 802136a:	b118      	cbz	r0, 8021374 <_vfiprintf_r+0x18>
 802136c:	6983      	ldr	r3, [r0, #24]
 802136e:	b90b      	cbnz	r3, 8021374 <_vfiprintf_r+0x18>
 8021370:	f7ff fe20 	bl	8020fb4 <__sinit>
 8021374:	4b89      	ldr	r3, [pc, #548]	; (802159c <_vfiprintf_r+0x240>)
 8021376:	429d      	cmp	r5, r3
 8021378:	d11b      	bne.n	80213b2 <_vfiprintf_r+0x56>
 802137a:	6875      	ldr	r5, [r6, #4]
 802137c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 802137e:	07d9      	lsls	r1, r3, #31
 8021380:	d405      	bmi.n	802138e <_vfiprintf_r+0x32>
 8021382:	89ab      	ldrh	r3, [r5, #12]
 8021384:	059a      	lsls	r2, r3, #22
 8021386:	d402      	bmi.n	802138e <_vfiprintf_r+0x32>
 8021388:	6da8      	ldr	r0, [r5, #88]	; 0x58
 802138a:	f7ff feb1 	bl	80210f0 <__retarget_lock_acquire_recursive>
 802138e:	89ab      	ldrh	r3, [r5, #12]
 8021390:	071b      	lsls	r3, r3, #28
 8021392:	d501      	bpl.n	8021398 <_vfiprintf_r+0x3c>
 8021394:	692b      	ldr	r3, [r5, #16]
 8021396:	b9eb      	cbnz	r3, 80213d4 <_vfiprintf_r+0x78>
 8021398:	4629      	mov	r1, r5
 802139a:	4630      	mov	r0, r6
 802139c:	f7ff fc82 	bl	8020ca4 <__swsetup_r>
 80213a0:	b1c0      	cbz	r0, 80213d4 <_vfiprintf_r+0x78>
 80213a2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80213a4:	07dc      	lsls	r4, r3, #31
 80213a6:	d50e      	bpl.n	80213c6 <_vfiprintf_r+0x6a>
 80213a8:	f04f 30ff 	mov.w	r0, #4294967295
 80213ac:	b01d      	add	sp, #116	; 0x74
 80213ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80213b2:	4b7b      	ldr	r3, [pc, #492]	; (80215a0 <_vfiprintf_r+0x244>)
 80213b4:	429d      	cmp	r5, r3
 80213b6:	d101      	bne.n	80213bc <_vfiprintf_r+0x60>
 80213b8:	68b5      	ldr	r5, [r6, #8]
 80213ba:	e7df      	b.n	802137c <_vfiprintf_r+0x20>
 80213bc:	4b79      	ldr	r3, [pc, #484]	; (80215a4 <_vfiprintf_r+0x248>)
 80213be:	429d      	cmp	r5, r3
 80213c0:	bf08      	it	eq
 80213c2:	68f5      	ldreq	r5, [r6, #12]
 80213c4:	e7da      	b.n	802137c <_vfiprintf_r+0x20>
 80213c6:	89ab      	ldrh	r3, [r5, #12]
 80213c8:	0598      	lsls	r0, r3, #22
 80213ca:	d4ed      	bmi.n	80213a8 <_vfiprintf_r+0x4c>
 80213cc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80213ce:	f7ff fe90 	bl	80210f2 <__retarget_lock_release_recursive>
 80213d2:	e7e9      	b.n	80213a8 <_vfiprintf_r+0x4c>
 80213d4:	2300      	movs	r3, #0
 80213d6:	9309      	str	r3, [sp, #36]	; 0x24
 80213d8:	2320      	movs	r3, #32
 80213da:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80213de:	f8cd 800c 	str.w	r8, [sp, #12]
 80213e2:	2330      	movs	r3, #48	; 0x30
 80213e4:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 80215a8 <_vfiprintf_r+0x24c>
 80213e8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80213ec:	f04f 0901 	mov.w	r9, #1
 80213f0:	4623      	mov	r3, r4
 80213f2:	469a      	mov	sl, r3
 80213f4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80213f8:	b10a      	cbz	r2, 80213fe <_vfiprintf_r+0xa2>
 80213fa:	2a25      	cmp	r2, #37	; 0x25
 80213fc:	d1f9      	bne.n	80213f2 <_vfiprintf_r+0x96>
 80213fe:	ebba 0b04 	subs.w	fp, sl, r4
 8021402:	d00b      	beq.n	802141c <_vfiprintf_r+0xc0>
 8021404:	465b      	mov	r3, fp
 8021406:	4622      	mov	r2, r4
 8021408:	4629      	mov	r1, r5
 802140a:	4630      	mov	r0, r6
 802140c:	f7ff ff93 	bl	8021336 <__sfputs_r>
 8021410:	3001      	adds	r0, #1
 8021412:	f000 80aa 	beq.w	802156a <_vfiprintf_r+0x20e>
 8021416:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8021418:	445a      	add	r2, fp
 802141a:	9209      	str	r2, [sp, #36]	; 0x24
 802141c:	f89a 3000 	ldrb.w	r3, [sl]
 8021420:	2b00      	cmp	r3, #0
 8021422:	f000 80a2 	beq.w	802156a <_vfiprintf_r+0x20e>
 8021426:	2300      	movs	r3, #0
 8021428:	f04f 32ff 	mov.w	r2, #4294967295
 802142c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8021430:	f10a 0a01 	add.w	sl, sl, #1
 8021434:	9304      	str	r3, [sp, #16]
 8021436:	9307      	str	r3, [sp, #28]
 8021438:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 802143c:	931a      	str	r3, [sp, #104]	; 0x68
 802143e:	4654      	mov	r4, sl
 8021440:	2205      	movs	r2, #5
 8021442:	f814 1b01 	ldrb.w	r1, [r4], #1
 8021446:	4858      	ldr	r0, [pc, #352]	; (80215a8 <_vfiprintf_r+0x24c>)
 8021448:	f7de fea2 	bl	8000190 <memchr>
 802144c:	9a04      	ldr	r2, [sp, #16]
 802144e:	b9d8      	cbnz	r0, 8021488 <_vfiprintf_r+0x12c>
 8021450:	06d1      	lsls	r1, r2, #27
 8021452:	bf44      	itt	mi
 8021454:	2320      	movmi	r3, #32
 8021456:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 802145a:	0713      	lsls	r3, r2, #28
 802145c:	bf44      	itt	mi
 802145e:	232b      	movmi	r3, #43	; 0x2b
 8021460:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8021464:	f89a 3000 	ldrb.w	r3, [sl]
 8021468:	2b2a      	cmp	r3, #42	; 0x2a
 802146a:	d015      	beq.n	8021498 <_vfiprintf_r+0x13c>
 802146c:	9a07      	ldr	r2, [sp, #28]
 802146e:	4654      	mov	r4, sl
 8021470:	2000      	movs	r0, #0
 8021472:	f04f 0c0a 	mov.w	ip, #10
 8021476:	4621      	mov	r1, r4
 8021478:	f811 3b01 	ldrb.w	r3, [r1], #1
 802147c:	3b30      	subs	r3, #48	; 0x30
 802147e:	2b09      	cmp	r3, #9
 8021480:	d94e      	bls.n	8021520 <_vfiprintf_r+0x1c4>
 8021482:	b1b0      	cbz	r0, 80214b2 <_vfiprintf_r+0x156>
 8021484:	9207      	str	r2, [sp, #28]
 8021486:	e014      	b.n	80214b2 <_vfiprintf_r+0x156>
 8021488:	eba0 0308 	sub.w	r3, r0, r8
 802148c:	fa09 f303 	lsl.w	r3, r9, r3
 8021490:	4313      	orrs	r3, r2
 8021492:	9304      	str	r3, [sp, #16]
 8021494:	46a2      	mov	sl, r4
 8021496:	e7d2      	b.n	802143e <_vfiprintf_r+0xe2>
 8021498:	9b03      	ldr	r3, [sp, #12]
 802149a:	1d19      	adds	r1, r3, #4
 802149c:	681b      	ldr	r3, [r3, #0]
 802149e:	9103      	str	r1, [sp, #12]
 80214a0:	2b00      	cmp	r3, #0
 80214a2:	bfbb      	ittet	lt
 80214a4:	425b      	neglt	r3, r3
 80214a6:	f042 0202 	orrlt.w	r2, r2, #2
 80214aa:	9307      	strge	r3, [sp, #28]
 80214ac:	9307      	strlt	r3, [sp, #28]
 80214ae:	bfb8      	it	lt
 80214b0:	9204      	strlt	r2, [sp, #16]
 80214b2:	7823      	ldrb	r3, [r4, #0]
 80214b4:	2b2e      	cmp	r3, #46	; 0x2e
 80214b6:	d10c      	bne.n	80214d2 <_vfiprintf_r+0x176>
 80214b8:	7863      	ldrb	r3, [r4, #1]
 80214ba:	2b2a      	cmp	r3, #42	; 0x2a
 80214bc:	d135      	bne.n	802152a <_vfiprintf_r+0x1ce>
 80214be:	9b03      	ldr	r3, [sp, #12]
 80214c0:	1d1a      	adds	r2, r3, #4
 80214c2:	681b      	ldr	r3, [r3, #0]
 80214c4:	9203      	str	r2, [sp, #12]
 80214c6:	2b00      	cmp	r3, #0
 80214c8:	bfb8      	it	lt
 80214ca:	f04f 33ff 	movlt.w	r3, #4294967295
 80214ce:	3402      	adds	r4, #2
 80214d0:	9305      	str	r3, [sp, #20]
 80214d2:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 80215b8 <_vfiprintf_r+0x25c>
 80214d6:	7821      	ldrb	r1, [r4, #0]
 80214d8:	2203      	movs	r2, #3
 80214da:	4650      	mov	r0, sl
 80214dc:	f7de fe58 	bl	8000190 <memchr>
 80214e0:	b140      	cbz	r0, 80214f4 <_vfiprintf_r+0x198>
 80214e2:	2340      	movs	r3, #64	; 0x40
 80214e4:	eba0 000a 	sub.w	r0, r0, sl
 80214e8:	fa03 f000 	lsl.w	r0, r3, r0
 80214ec:	9b04      	ldr	r3, [sp, #16]
 80214ee:	4303      	orrs	r3, r0
 80214f0:	3401      	adds	r4, #1
 80214f2:	9304      	str	r3, [sp, #16]
 80214f4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80214f8:	482c      	ldr	r0, [pc, #176]	; (80215ac <_vfiprintf_r+0x250>)
 80214fa:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80214fe:	2206      	movs	r2, #6
 8021500:	f7de fe46 	bl	8000190 <memchr>
 8021504:	2800      	cmp	r0, #0
 8021506:	d03f      	beq.n	8021588 <_vfiprintf_r+0x22c>
 8021508:	4b29      	ldr	r3, [pc, #164]	; (80215b0 <_vfiprintf_r+0x254>)
 802150a:	bb1b      	cbnz	r3, 8021554 <_vfiprintf_r+0x1f8>
 802150c:	9b03      	ldr	r3, [sp, #12]
 802150e:	3307      	adds	r3, #7
 8021510:	f023 0307 	bic.w	r3, r3, #7
 8021514:	3308      	adds	r3, #8
 8021516:	9303      	str	r3, [sp, #12]
 8021518:	9b09      	ldr	r3, [sp, #36]	; 0x24
 802151a:	443b      	add	r3, r7
 802151c:	9309      	str	r3, [sp, #36]	; 0x24
 802151e:	e767      	b.n	80213f0 <_vfiprintf_r+0x94>
 8021520:	fb0c 3202 	mla	r2, ip, r2, r3
 8021524:	460c      	mov	r4, r1
 8021526:	2001      	movs	r0, #1
 8021528:	e7a5      	b.n	8021476 <_vfiprintf_r+0x11a>
 802152a:	2300      	movs	r3, #0
 802152c:	3401      	adds	r4, #1
 802152e:	9305      	str	r3, [sp, #20]
 8021530:	4619      	mov	r1, r3
 8021532:	f04f 0c0a 	mov.w	ip, #10
 8021536:	4620      	mov	r0, r4
 8021538:	f810 2b01 	ldrb.w	r2, [r0], #1
 802153c:	3a30      	subs	r2, #48	; 0x30
 802153e:	2a09      	cmp	r2, #9
 8021540:	d903      	bls.n	802154a <_vfiprintf_r+0x1ee>
 8021542:	2b00      	cmp	r3, #0
 8021544:	d0c5      	beq.n	80214d2 <_vfiprintf_r+0x176>
 8021546:	9105      	str	r1, [sp, #20]
 8021548:	e7c3      	b.n	80214d2 <_vfiprintf_r+0x176>
 802154a:	fb0c 2101 	mla	r1, ip, r1, r2
 802154e:	4604      	mov	r4, r0
 8021550:	2301      	movs	r3, #1
 8021552:	e7f0      	b.n	8021536 <_vfiprintf_r+0x1da>
 8021554:	ab03      	add	r3, sp, #12
 8021556:	9300      	str	r3, [sp, #0]
 8021558:	462a      	mov	r2, r5
 802155a:	4b16      	ldr	r3, [pc, #88]	; (80215b4 <_vfiprintf_r+0x258>)
 802155c:	a904      	add	r1, sp, #16
 802155e:	4630      	mov	r0, r6
 8021560:	f3af 8000 	nop.w
 8021564:	4607      	mov	r7, r0
 8021566:	1c78      	adds	r0, r7, #1
 8021568:	d1d6      	bne.n	8021518 <_vfiprintf_r+0x1bc>
 802156a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 802156c:	07d9      	lsls	r1, r3, #31
 802156e:	d405      	bmi.n	802157c <_vfiprintf_r+0x220>
 8021570:	89ab      	ldrh	r3, [r5, #12]
 8021572:	059a      	lsls	r2, r3, #22
 8021574:	d402      	bmi.n	802157c <_vfiprintf_r+0x220>
 8021576:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8021578:	f7ff fdbb 	bl	80210f2 <__retarget_lock_release_recursive>
 802157c:	89ab      	ldrh	r3, [r5, #12]
 802157e:	065b      	lsls	r3, r3, #25
 8021580:	f53f af12 	bmi.w	80213a8 <_vfiprintf_r+0x4c>
 8021584:	9809      	ldr	r0, [sp, #36]	; 0x24
 8021586:	e711      	b.n	80213ac <_vfiprintf_r+0x50>
 8021588:	ab03      	add	r3, sp, #12
 802158a:	9300      	str	r3, [sp, #0]
 802158c:	462a      	mov	r2, r5
 802158e:	4b09      	ldr	r3, [pc, #36]	; (80215b4 <_vfiprintf_r+0x258>)
 8021590:	a904      	add	r1, sp, #16
 8021592:	4630      	mov	r0, r6
 8021594:	f000 f880 	bl	8021698 <_printf_i>
 8021598:	e7e4      	b.n	8021564 <_vfiprintf_r+0x208>
 802159a:	bf00      	nop
 802159c:	08022d48 	.word	0x08022d48
 80215a0:	08022d68 	.word	0x08022d68
 80215a4:	08022d28 	.word	0x08022d28
 80215a8:	08022d88 	.word	0x08022d88
 80215ac:	08022d92 	.word	0x08022d92
 80215b0:	00000000 	.word	0x00000000
 80215b4:	08021337 	.word	0x08021337
 80215b8:	08022d8e 	.word	0x08022d8e

080215bc <_printf_common>:
 80215bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80215c0:	4616      	mov	r6, r2
 80215c2:	4699      	mov	r9, r3
 80215c4:	688a      	ldr	r2, [r1, #8]
 80215c6:	690b      	ldr	r3, [r1, #16]
 80215c8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80215cc:	4293      	cmp	r3, r2
 80215ce:	bfb8      	it	lt
 80215d0:	4613      	movlt	r3, r2
 80215d2:	6033      	str	r3, [r6, #0]
 80215d4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80215d8:	4607      	mov	r7, r0
 80215da:	460c      	mov	r4, r1
 80215dc:	b10a      	cbz	r2, 80215e2 <_printf_common+0x26>
 80215de:	3301      	adds	r3, #1
 80215e0:	6033      	str	r3, [r6, #0]
 80215e2:	6823      	ldr	r3, [r4, #0]
 80215e4:	0699      	lsls	r1, r3, #26
 80215e6:	bf42      	ittt	mi
 80215e8:	6833      	ldrmi	r3, [r6, #0]
 80215ea:	3302      	addmi	r3, #2
 80215ec:	6033      	strmi	r3, [r6, #0]
 80215ee:	6825      	ldr	r5, [r4, #0]
 80215f0:	f015 0506 	ands.w	r5, r5, #6
 80215f4:	d106      	bne.n	8021604 <_printf_common+0x48>
 80215f6:	f104 0a19 	add.w	sl, r4, #25
 80215fa:	68e3      	ldr	r3, [r4, #12]
 80215fc:	6832      	ldr	r2, [r6, #0]
 80215fe:	1a9b      	subs	r3, r3, r2
 8021600:	42ab      	cmp	r3, r5
 8021602:	dc26      	bgt.n	8021652 <_printf_common+0x96>
 8021604:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8021608:	1e13      	subs	r3, r2, #0
 802160a:	6822      	ldr	r2, [r4, #0]
 802160c:	bf18      	it	ne
 802160e:	2301      	movne	r3, #1
 8021610:	0692      	lsls	r2, r2, #26
 8021612:	d42b      	bmi.n	802166c <_printf_common+0xb0>
 8021614:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8021618:	4649      	mov	r1, r9
 802161a:	4638      	mov	r0, r7
 802161c:	47c0      	blx	r8
 802161e:	3001      	adds	r0, #1
 8021620:	d01e      	beq.n	8021660 <_printf_common+0xa4>
 8021622:	6823      	ldr	r3, [r4, #0]
 8021624:	68e5      	ldr	r5, [r4, #12]
 8021626:	6832      	ldr	r2, [r6, #0]
 8021628:	f003 0306 	and.w	r3, r3, #6
 802162c:	2b04      	cmp	r3, #4
 802162e:	bf08      	it	eq
 8021630:	1aad      	subeq	r5, r5, r2
 8021632:	68a3      	ldr	r3, [r4, #8]
 8021634:	6922      	ldr	r2, [r4, #16]
 8021636:	bf0c      	ite	eq
 8021638:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 802163c:	2500      	movne	r5, #0
 802163e:	4293      	cmp	r3, r2
 8021640:	bfc4      	itt	gt
 8021642:	1a9b      	subgt	r3, r3, r2
 8021644:	18ed      	addgt	r5, r5, r3
 8021646:	2600      	movs	r6, #0
 8021648:	341a      	adds	r4, #26
 802164a:	42b5      	cmp	r5, r6
 802164c:	d11a      	bne.n	8021684 <_printf_common+0xc8>
 802164e:	2000      	movs	r0, #0
 8021650:	e008      	b.n	8021664 <_printf_common+0xa8>
 8021652:	2301      	movs	r3, #1
 8021654:	4652      	mov	r2, sl
 8021656:	4649      	mov	r1, r9
 8021658:	4638      	mov	r0, r7
 802165a:	47c0      	blx	r8
 802165c:	3001      	adds	r0, #1
 802165e:	d103      	bne.n	8021668 <_printf_common+0xac>
 8021660:	f04f 30ff 	mov.w	r0, #4294967295
 8021664:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8021668:	3501      	adds	r5, #1
 802166a:	e7c6      	b.n	80215fa <_printf_common+0x3e>
 802166c:	18e1      	adds	r1, r4, r3
 802166e:	1c5a      	adds	r2, r3, #1
 8021670:	2030      	movs	r0, #48	; 0x30
 8021672:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8021676:	4422      	add	r2, r4
 8021678:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 802167c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8021680:	3302      	adds	r3, #2
 8021682:	e7c7      	b.n	8021614 <_printf_common+0x58>
 8021684:	2301      	movs	r3, #1
 8021686:	4622      	mov	r2, r4
 8021688:	4649      	mov	r1, r9
 802168a:	4638      	mov	r0, r7
 802168c:	47c0      	blx	r8
 802168e:	3001      	adds	r0, #1
 8021690:	d0e6      	beq.n	8021660 <_printf_common+0xa4>
 8021692:	3601      	adds	r6, #1
 8021694:	e7d9      	b.n	802164a <_printf_common+0x8e>
	...

08021698 <_printf_i>:
 8021698:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 802169c:	460c      	mov	r4, r1
 802169e:	4691      	mov	r9, r2
 80216a0:	7e27      	ldrb	r7, [r4, #24]
 80216a2:	990c      	ldr	r1, [sp, #48]	; 0x30
 80216a4:	2f78      	cmp	r7, #120	; 0x78
 80216a6:	4680      	mov	r8, r0
 80216a8:	469a      	mov	sl, r3
 80216aa:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80216ae:	d807      	bhi.n	80216c0 <_printf_i+0x28>
 80216b0:	2f62      	cmp	r7, #98	; 0x62
 80216b2:	d80a      	bhi.n	80216ca <_printf_i+0x32>
 80216b4:	2f00      	cmp	r7, #0
 80216b6:	f000 80d8 	beq.w	802186a <_printf_i+0x1d2>
 80216ba:	2f58      	cmp	r7, #88	; 0x58
 80216bc:	f000 80a3 	beq.w	8021806 <_printf_i+0x16e>
 80216c0:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80216c4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80216c8:	e03a      	b.n	8021740 <_printf_i+0xa8>
 80216ca:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80216ce:	2b15      	cmp	r3, #21
 80216d0:	d8f6      	bhi.n	80216c0 <_printf_i+0x28>
 80216d2:	a001      	add	r0, pc, #4	; (adr r0, 80216d8 <_printf_i+0x40>)
 80216d4:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 80216d8:	08021731 	.word	0x08021731
 80216dc:	08021745 	.word	0x08021745
 80216e0:	080216c1 	.word	0x080216c1
 80216e4:	080216c1 	.word	0x080216c1
 80216e8:	080216c1 	.word	0x080216c1
 80216ec:	080216c1 	.word	0x080216c1
 80216f0:	08021745 	.word	0x08021745
 80216f4:	080216c1 	.word	0x080216c1
 80216f8:	080216c1 	.word	0x080216c1
 80216fc:	080216c1 	.word	0x080216c1
 8021700:	080216c1 	.word	0x080216c1
 8021704:	08021851 	.word	0x08021851
 8021708:	08021775 	.word	0x08021775
 802170c:	08021833 	.word	0x08021833
 8021710:	080216c1 	.word	0x080216c1
 8021714:	080216c1 	.word	0x080216c1
 8021718:	08021873 	.word	0x08021873
 802171c:	080216c1 	.word	0x080216c1
 8021720:	08021775 	.word	0x08021775
 8021724:	080216c1 	.word	0x080216c1
 8021728:	080216c1 	.word	0x080216c1
 802172c:	0802183b 	.word	0x0802183b
 8021730:	680b      	ldr	r3, [r1, #0]
 8021732:	1d1a      	adds	r2, r3, #4
 8021734:	681b      	ldr	r3, [r3, #0]
 8021736:	600a      	str	r2, [r1, #0]
 8021738:	f104 0642 	add.w	r6, r4, #66	; 0x42
 802173c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8021740:	2301      	movs	r3, #1
 8021742:	e0a3      	b.n	802188c <_printf_i+0x1f4>
 8021744:	6825      	ldr	r5, [r4, #0]
 8021746:	6808      	ldr	r0, [r1, #0]
 8021748:	062e      	lsls	r6, r5, #24
 802174a:	f100 0304 	add.w	r3, r0, #4
 802174e:	d50a      	bpl.n	8021766 <_printf_i+0xce>
 8021750:	6805      	ldr	r5, [r0, #0]
 8021752:	600b      	str	r3, [r1, #0]
 8021754:	2d00      	cmp	r5, #0
 8021756:	da03      	bge.n	8021760 <_printf_i+0xc8>
 8021758:	232d      	movs	r3, #45	; 0x2d
 802175a:	426d      	negs	r5, r5
 802175c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8021760:	485e      	ldr	r0, [pc, #376]	; (80218dc <_printf_i+0x244>)
 8021762:	230a      	movs	r3, #10
 8021764:	e019      	b.n	802179a <_printf_i+0x102>
 8021766:	f015 0f40 	tst.w	r5, #64	; 0x40
 802176a:	6805      	ldr	r5, [r0, #0]
 802176c:	600b      	str	r3, [r1, #0]
 802176e:	bf18      	it	ne
 8021770:	b22d      	sxthne	r5, r5
 8021772:	e7ef      	b.n	8021754 <_printf_i+0xbc>
 8021774:	680b      	ldr	r3, [r1, #0]
 8021776:	6825      	ldr	r5, [r4, #0]
 8021778:	1d18      	adds	r0, r3, #4
 802177a:	6008      	str	r0, [r1, #0]
 802177c:	0628      	lsls	r0, r5, #24
 802177e:	d501      	bpl.n	8021784 <_printf_i+0xec>
 8021780:	681d      	ldr	r5, [r3, #0]
 8021782:	e002      	b.n	802178a <_printf_i+0xf2>
 8021784:	0669      	lsls	r1, r5, #25
 8021786:	d5fb      	bpl.n	8021780 <_printf_i+0xe8>
 8021788:	881d      	ldrh	r5, [r3, #0]
 802178a:	4854      	ldr	r0, [pc, #336]	; (80218dc <_printf_i+0x244>)
 802178c:	2f6f      	cmp	r7, #111	; 0x6f
 802178e:	bf0c      	ite	eq
 8021790:	2308      	moveq	r3, #8
 8021792:	230a      	movne	r3, #10
 8021794:	2100      	movs	r1, #0
 8021796:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 802179a:	6866      	ldr	r6, [r4, #4]
 802179c:	60a6      	str	r6, [r4, #8]
 802179e:	2e00      	cmp	r6, #0
 80217a0:	bfa2      	ittt	ge
 80217a2:	6821      	ldrge	r1, [r4, #0]
 80217a4:	f021 0104 	bicge.w	r1, r1, #4
 80217a8:	6021      	strge	r1, [r4, #0]
 80217aa:	b90d      	cbnz	r5, 80217b0 <_printf_i+0x118>
 80217ac:	2e00      	cmp	r6, #0
 80217ae:	d04d      	beq.n	802184c <_printf_i+0x1b4>
 80217b0:	4616      	mov	r6, r2
 80217b2:	fbb5 f1f3 	udiv	r1, r5, r3
 80217b6:	fb03 5711 	mls	r7, r3, r1, r5
 80217ba:	5dc7      	ldrb	r7, [r0, r7]
 80217bc:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80217c0:	462f      	mov	r7, r5
 80217c2:	42bb      	cmp	r3, r7
 80217c4:	460d      	mov	r5, r1
 80217c6:	d9f4      	bls.n	80217b2 <_printf_i+0x11a>
 80217c8:	2b08      	cmp	r3, #8
 80217ca:	d10b      	bne.n	80217e4 <_printf_i+0x14c>
 80217cc:	6823      	ldr	r3, [r4, #0]
 80217ce:	07df      	lsls	r7, r3, #31
 80217d0:	d508      	bpl.n	80217e4 <_printf_i+0x14c>
 80217d2:	6923      	ldr	r3, [r4, #16]
 80217d4:	6861      	ldr	r1, [r4, #4]
 80217d6:	4299      	cmp	r1, r3
 80217d8:	bfde      	ittt	le
 80217da:	2330      	movle	r3, #48	; 0x30
 80217dc:	f806 3c01 	strble.w	r3, [r6, #-1]
 80217e0:	f106 36ff 	addle.w	r6, r6, #4294967295
 80217e4:	1b92      	subs	r2, r2, r6
 80217e6:	6122      	str	r2, [r4, #16]
 80217e8:	f8cd a000 	str.w	sl, [sp]
 80217ec:	464b      	mov	r3, r9
 80217ee:	aa03      	add	r2, sp, #12
 80217f0:	4621      	mov	r1, r4
 80217f2:	4640      	mov	r0, r8
 80217f4:	f7ff fee2 	bl	80215bc <_printf_common>
 80217f8:	3001      	adds	r0, #1
 80217fa:	d14c      	bne.n	8021896 <_printf_i+0x1fe>
 80217fc:	f04f 30ff 	mov.w	r0, #4294967295
 8021800:	b004      	add	sp, #16
 8021802:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8021806:	4835      	ldr	r0, [pc, #212]	; (80218dc <_printf_i+0x244>)
 8021808:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 802180c:	6823      	ldr	r3, [r4, #0]
 802180e:	680e      	ldr	r6, [r1, #0]
 8021810:	061f      	lsls	r7, r3, #24
 8021812:	f856 5b04 	ldr.w	r5, [r6], #4
 8021816:	600e      	str	r6, [r1, #0]
 8021818:	d514      	bpl.n	8021844 <_printf_i+0x1ac>
 802181a:	07d9      	lsls	r1, r3, #31
 802181c:	bf44      	itt	mi
 802181e:	f043 0320 	orrmi.w	r3, r3, #32
 8021822:	6023      	strmi	r3, [r4, #0]
 8021824:	b91d      	cbnz	r5, 802182e <_printf_i+0x196>
 8021826:	6823      	ldr	r3, [r4, #0]
 8021828:	f023 0320 	bic.w	r3, r3, #32
 802182c:	6023      	str	r3, [r4, #0]
 802182e:	2310      	movs	r3, #16
 8021830:	e7b0      	b.n	8021794 <_printf_i+0xfc>
 8021832:	6823      	ldr	r3, [r4, #0]
 8021834:	f043 0320 	orr.w	r3, r3, #32
 8021838:	6023      	str	r3, [r4, #0]
 802183a:	2378      	movs	r3, #120	; 0x78
 802183c:	4828      	ldr	r0, [pc, #160]	; (80218e0 <_printf_i+0x248>)
 802183e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8021842:	e7e3      	b.n	802180c <_printf_i+0x174>
 8021844:	065e      	lsls	r6, r3, #25
 8021846:	bf48      	it	mi
 8021848:	b2ad      	uxthmi	r5, r5
 802184a:	e7e6      	b.n	802181a <_printf_i+0x182>
 802184c:	4616      	mov	r6, r2
 802184e:	e7bb      	b.n	80217c8 <_printf_i+0x130>
 8021850:	680b      	ldr	r3, [r1, #0]
 8021852:	6826      	ldr	r6, [r4, #0]
 8021854:	6960      	ldr	r0, [r4, #20]
 8021856:	1d1d      	adds	r5, r3, #4
 8021858:	600d      	str	r5, [r1, #0]
 802185a:	0635      	lsls	r5, r6, #24
 802185c:	681b      	ldr	r3, [r3, #0]
 802185e:	d501      	bpl.n	8021864 <_printf_i+0x1cc>
 8021860:	6018      	str	r0, [r3, #0]
 8021862:	e002      	b.n	802186a <_printf_i+0x1d2>
 8021864:	0671      	lsls	r1, r6, #25
 8021866:	d5fb      	bpl.n	8021860 <_printf_i+0x1c8>
 8021868:	8018      	strh	r0, [r3, #0]
 802186a:	2300      	movs	r3, #0
 802186c:	6123      	str	r3, [r4, #16]
 802186e:	4616      	mov	r6, r2
 8021870:	e7ba      	b.n	80217e8 <_printf_i+0x150>
 8021872:	680b      	ldr	r3, [r1, #0]
 8021874:	1d1a      	adds	r2, r3, #4
 8021876:	600a      	str	r2, [r1, #0]
 8021878:	681e      	ldr	r6, [r3, #0]
 802187a:	6862      	ldr	r2, [r4, #4]
 802187c:	2100      	movs	r1, #0
 802187e:	4630      	mov	r0, r6
 8021880:	f7de fc86 	bl	8000190 <memchr>
 8021884:	b108      	cbz	r0, 802188a <_printf_i+0x1f2>
 8021886:	1b80      	subs	r0, r0, r6
 8021888:	6060      	str	r0, [r4, #4]
 802188a:	6863      	ldr	r3, [r4, #4]
 802188c:	6123      	str	r3, [r4, #16]
 802188e:	2300      	movs	r3, #0
 8021890:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8021894:	e7a8      	b.n	80217e8 <_printf_i+0x150>
 8021896:	6923      	ldr	r3, [r4, #16]
 8021898:	4632      	mov	r2, r6
 802189a:	4649      	mov	r1, r9
 802189c:	4640      	mov	r0, r8
 802189e:	47d0      	blx	sl
 80218a0:	3001      	adds	r0, #1
 80218a2:	d0ab      	beq.n	80217fc <_printf_i+0x164>
 80218a4:	6823      	ldr	r3, [r4, #0]
 80218a6:	079b      	lsls	r3, r3, #30
 80218a8:	d413      	bmi.n	80218d2 <_printf_i+0x23a>
 80218aa:	68e0      	ldr	r0, [r4, #12]
 80218ac:	9b03      	ldr	r3, [sp, #12]
 80218ae:	4298      	cmp	r0, r3
 80218b0:	bfb8      	it	lt
 80218b2:	4618      	movlt	r0, r3
 80218b4:	e7a4      	b.n	8021800 <_printf_i+0x168>
 80218b6:	2301      	movs	r3, #1
 80218b8:	4632      	mov	r2, r6
 80218ba:	4649      	mov	r1, r9
 80218bc:	4640      	mov	r0, r8
 80218be:	47d0      	blx	sl
 80218c0:	3001      	adds	r0, #1
 80218c2:	d09b      	beq.n	80217fc <_printf_i+0x164>
 80218c4:	3501      	adds	r5, #1
 80218c6:	68e3      	ldr	r3, [r4, #12]
 80218c8:	9903      	ldr	r1, [sp, #12]
 80218ca:	1a5b      	subs	r3, r3, r1
 80218cc:	42ab      	cmp	r3, r5
 80218ce:	dcf2      	bgt.n	80218b6 <_printf_i+0x21e>
 80218d0:	e7eb      	b.n	80218aa <_printf_i+0x212>
 80218d2:	2500      	movs	r5, #0
 80218d4:	f104 0619 	add.w	r6, r4, #25
 80218d8:	e7f5      	b.n	80218c6 <_printf_i+0x22e>
 80218da:	bf00      	nop
 80218dc:	08022d99 	.word	0x08022d99
 80218e0:	08022daa 	.word	0x08022daa

080218e4 <_sbrk_r>:
 80218e4:	b538      	push	{r3, r4, r5, lr}
 80218e6:	4d06      	ldr	r5, [pc, #24]	; (8021900 <_sbrk_r+0x1c>)
 80218e8:	2300      	movs	r3, #0
 80218ea:	4604      	mov	r4, r0
 80218ec:	4608      	mov	r0, r1
 80218ee:	602b      	str	r3, [r5, #0]
 80218f0:	f7e3 fec2 	bl	8005678 <_sbrk>
 80218f4:	1c43      	adds	r3, r0, #1
 80218f6:	d102      	bne.n	80218fe <_sbrk_r+0x1a>
 80218f8:	682b      	ldr	r3, [r5, #0]
 80218fa:	b103      	cbz	r3, 80218fe <_sbrk_r+0x1a>
 80218fc:	6023      	str	r3, [r4, #0]
 80218fe:	bd38      	pop	{r3, r4, r5, pc}
 8021900:	20001f78 	.word	0x20001f78

08021904 <__sread>:
 8021904:	b510      	push	{r4, lr}
 8021906:	460c      	mov	r4, r1
 8021908:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 802190c:	f000 f8ae 	bl	8021a6c <_read_r>
 8021910:	2800      	cmp	r0, #0
 8021912:	bfab      	itete	ge
 8021914:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8021916:	89a3      	ldrhlt	r3, [r4, #12]
 8021918:	181b      	addge	r3, r3, r0
 802191a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 802191e:	bfac      	ite	ge
 8021920:	6563      	strge	r3, [r4, #84]	; 0x54
 8021922:	81a3      	strhlt	r3, [r4, #12]
 8021924:	bd10      	pop	{r4, pc}

08021926 <__swrite>:
 8021926:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 802192a:	461f      	mov	r7, r3
 802192c:	898b      	ldrh	r3, [r1, #12]
 802192e:	05db      	lsls	r3, r3, #23
 8021930:	4605      	mov	r5, r0
 8021932:	460c      	mov	r4, r1
 8021934:	4616      	mov	r6, r2
 8021936:	d505      	bpl.n	8021944 <__swrite+0x1e>
 8021938:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 802193c:	2302      	movs	r3, #2
 802193e:	2200      	movs	r2, #0
 8021940:	f000 f868 	bl	8021a14 <_lseek_r>
 8021944:	89a3      	ldrh	r3, [r4, #12]
 8021946:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 802194a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 802194e:	81a3      	strh	r3, [r4, #12]
 8021950:	4632      	mov	r2, r6
 8021952:	463b      	mov	r3, r7
 8021954:	4628      	mov	r0, r5
 8021956:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 802195a:	f000 b817 	b.w	802198c <_write_r>

0802195e <__sseek>:
 802195e:	b510      	push	{r4, lr}
 8021960:	460c      	mov	r4, r1
 8021962:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8021966:	f000 f855 	bl	8021a14 <_lseek_r>
 802196a:	1c43      	adds	r3, r0, #1
 802196c:	89a3      	ldrh	r3, [r4, #12]
 802196e:	bf15      	itete	ne
 8021970:	6560      	strne	r0, [r4, #84]	; 0x54
 8021972:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8021976:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 802197a:	81a3      	strheq	r3, [r4, #12]
 802197c:	bf18      	it	ne
 802197e:	81a3      	strhne	r3, [r4, #12]
 8021980:	bd10      	pop	{r4, pc}

08021982 <__sclose>:
 8021982:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8021986:	f000 b813 	b.w	80219b0 <_close_r>
	...

0802198c <_write_r>:
 802198c:	b538      	push	{r3, r4, r5, lr}
 802198e:	4d07      	ldr	r5, [pc, #28]	; (80219ac <_write_r+0x20>)
 8021990:	4604      	mov	r4, r0
 8021992:	4608      	mov	r0, r1
 8021994:	4611      	mov	r1, r2
 8021996:	2200      	movs	r2, #0
 8021998:	602a      	str	r2, [r5, #0]
 802199a:	461a      	mov	r2, r3
 802199c:	f7e3 fe20 	bl	80055e0 <_write>
 80219a0:	1c43      	adds	r3, r0, #1
 80219a2:	d102      	bne.n	80219aa <_write_r+0x1e>
 80219a4:	682b      	ldr	r3, [r5, #0]
 80219a6:	b103      	cbz	r3, 80219aa <_write_r+0x1e>
 80219a8:	6023      	str	r3, [r4, #0]
 80219aa:	bd38      	pop	{r3, r4, r5, pc}
 80219ac:	20001f78 	.word	0x20001f78

080219b0 <_close_r>:
 80219b0:	b538      	push	{r3, r4, r5, lr}
 80219b2:	4d06      	ldr	r5, [pc, #24]	; (80219cc <_close_r+0x1c>)
 80219b4:	2300      	movs	r3, #0
 80219b6:	4604      	mov	r4, r0
 80219b8:	4608      	mov	r0, r1
 80219ba:	602b      	str	r3, [r5, #0]
 80219bc:	f7e3 fe2c 	bl	8005618 <_close>
 80219c0:	1c43      	adds	r3, r0, #1
 80219c2:	d102      	bne.n	80219ca <_close_r+0x1a>
 80219c4:	682b      	ldr	r3, [r5, #0]
 80219c6:	b103      	cbz	r3, 80219ca <_close_r+0x1a>
 80219c8:	6023      	str	r3, [r4, #0]
 80219ca:	bd38      	pop	{r3, r4, r5, pc}
 80219cc:	20001f78 	.word	0x20001f78

080219d0 <_fstat_r>:
 80219d0:	b538      	push	{r3, r4, r5, lr}
 80219d2:	4d07      	ldr	r5, [pc, #28]	; (80219f0 <_fstat_r+0x20>)
 80219d4:	2300      	movs	r3, #0
 80219d6:	4604      	mov	r4, r0
 80219d8:	4608      	mov	r0, r1
 80219da:	4611      	mov	r1, r2
 80219dc:	602b      	str	r3, [r5, #0]
 80219de:	f7e3 fe26 	bl	800562e <_fstat>
 80219e2:	1c43      	adds	r3, r0, #1
 80219e4:	d102      	bne.n	80219ec <_fstat_r+0x1c>
 80219e6:	682b      	ldr	r3, [r5, #0]
 80219e8:	b103      	cbz	r3, 80219ec <_fstat_r+0x1c>
 80219ea:	6023      	str	r3, [r4, #0]
 80219ec:	bd38      	pop	{r3, r4, r5, pc}
 80219ee:	bf00      	nop
 80219f0:	20001f78 	.word	0x20001f78

080219f4 <_isatty_r>:
 80219f4:	b538      	push	{r3, r4, r5, lr}
 80219f6:	4d06      	ldr	r5, [pc, #24]	; (8021a10 <_isatty_r+0x1c>)
 80219f8:	2300      	movs	r3, #0
 80219fa:	4604      	mov	r4, r0
 80219fc:	4608      	mov	r0, r1
 80219fe:	602b      	str	r3, [r5, #0]
 8021a00:	f7e3 fe24 	bl	800564c <_isatty>
 8021a04:	1c43      	adds	r3, r0, #1
 8021a06:	d102      	bne.n	8021a0e <_isatty_r+0x1a>
 8021a08:	682b      	ldr	r3, [r5, #0]
 8021a0a:	b103      	cbz	r3, 8021a0e <_isatty_r+0x1a>
 8021a0c:	6023      	str	r3, [r4, #0]
 8021a0e:	bd38      	pop	{r3, r4, r5, pc}
 8021a10:	20001f78 	.word	0x20001f78

08021a14 <_lseek_r>:
 8021a14:	b538      	push	{r3, r4, r5, lr}
 8021a16:	4d07      	ldr	r5, [pc, #28]	; (8021a34 <_lseek_r+0x20>)
 8021a18:	4604      	mov	r4, r0
 8021a1a:	4608      	mov	r0, r1
 8021a1c:	4611      	mov	r1, r2
 8021a1e:	2200      	movs	r2, #0
 8021a20:	602a      	str	r2, [r5, #0]
 8021a22:	461a      	mov	r2, r3
 8021a24:	f7e3 fe1c 	bl	8005660 <_lseek>
 8021a28:	1c43      	adds	r3, r0, #1
 8021a2a:	d102      	bne.n	8021a32 <_lseek_r+0x1e>
 8021a2c:	682b      	ldr	r3, [r5, #0]
 8021a2e:	b103      	cbz	r3, 8021a32 <_lseek_r+0x1e>
 8021a30:	6023      	str	r3, [r4, #0]
 8021a32:	bd38      	pop	{r3, r4, r5, pc}
 8021a34:	20001f78 	.word	0x20001f78

08021a38 <memcpy>:
 8021a38:	440a      	add	r2, r1
 8021a3a:	4291      	cmp	r1, r2
 8021a3c:	f100 33ff 	add.w	r3, r0, #4294967295
 8021a40:	d100      	bne.n	8021a44 <memcpy+0xc>
 8021a42:	4770      	bx	lr
 8021a44:	b510      	push	{r4, lr}
 8021a46:	f811 4b01 	ldrb.w	r4, [r1], #1
 8021a4a:	f803 4f01 	strb.w	r4, [r3, #1]!
 8021a4e:	4291      	cmp	r1, r2
 8021a50:	d1f9      	bne.n	8021a46 <memcpy+0xe>
 8021a52:	bd10      	pop	{r4, pc}

08021a54 <__malloc_lock>:
 8021a54:	4801      	ldr	r0, [pc, #4]	; (8021a5c <__malloc_lock+0x8>)
 8021a56:	f7ff bb4b 	b.w	80210f0 <__retarget_lock_acquire_recursive>
 8021a5a:	bf00      	nop
 8021a5c:	20001f70 	.word	0x20001f70

08021a60 <__malloc_unlock>:
 8021a60:	4801      	ldr	r0, [pc, #4]	; (8021a68 <__malloc_unlock+0x8>)
 8021a62:	f7ff bb46 	b.w	80210f2 <__retarget_lock_release_recursive>
 8021a66:	bf00      	nop
 8021a68:	20001f70 	.word	0x20001f70

08021a6c <_read_r>:
 8021a6c:	b538      	push	{r3, r4, r5, lr}
 8021a6e:	4d07      	ldr	r5, [pc, #28]	; (8021a8c <_read_r+0x20>)
 8021a70:	4604      	mov	r4, r0
 8021a72:	4608      	mov	r0, r1
 8021a74:	4611      	mov	r1, r2
 8021a76:	2200      	movs	r2, #0
 8021a78:	602a      	str	r2, [r5, #0]
 8021a7a:	461a      	mov	r2, r3
 8021a7c:	f7e3 fd93 	bl	80055a6 <_read>
 8021a80:	1c43      	adds	r3, r0, #1
 8021a82:	d102      	bne.n	8021a8a <_read_r+0x1e>
 8021a84:	682b      	ldr	r3, [r5, #0]
 8021a86:	b103      	cbz	r3, 8021a8a <_read_r+0x1e>
 8021a88:	6023      	str	r3, [r4, #0]
 8021a8a:	bd38      	pop	{r3, r4, r5, pc}
 8021a8c:	20001f78 	.word	0x20001f78

08021a90 <abort>:
 8021a90:	b508      	push	{r3, lr}
 8021a92:	2006      	movs	r0, #6
 8021a94:	f000 f82c 	bl	8021af0 <raise>
 8021a98:	2001      	movs	r0, #1
 8021a9a:	f7e3 fd7a 	bl	8005592 <_exit>

08021a9e <_raise_r>:
 8021a9e:	291f      	cmp	r1, #31
 8021aa0:	b538      	push	{r3, r4, r5, lr}
 8021aa2:	4604      	mov	r4, r0
 8021aa4:	460d      	mov	r5, r1
 8021aa6:	d904      	bls.n	8021ab2 <_raise_r+0x14>
 8021aa8:	2316      	movs	r3, #22
 8021aaa:	6003      	str	r3, [r0, #0]
 8021aac:	f04f 30ff 	mov.w	r0, #4294967295
 8021ab0:	bd38      	pop	{r3, r4, r5, pc}
 8021ab2:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8021ab4:	b112      	cbz	r2, 8021abc <_raise_r+0x1e>
 8021ab6:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8021aba:	b94b      	cbnz	r3, 8021ad0 <_raise_r+0x32>
 8021abc:	4620      	mov	r0, r4
 8021abe:	f000 f831 	bl	8021b24 <_getpid_r>
 8021ac2:	462a      	mov	r2, r5
 8021ac4:	4601      	mov	r1, r0
 8021ac6:	4620      	mov	r0, r4
 8021ac8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8021acc:	f000 b818 	b.w	8021b00 <_kill_r>
 8021ad0:	2b01      	cmp	r3, #1
 8021ad2:	d00a      	beq.n	8021aea <_raise_r+0x4c>
 8021ad4:	1c59      	adds	r1, r3, #1
 8021ad6:	d103      	bne.n	8021ae0 <_raise_r+0x42>
 8021ad8:	2316      	movs	r3, #22
 8021ada:	6003      	str	r3, [r0, #0]
 8021adc:	2001      	movs	r0, #1
 8021ade:	e7e7      	b.n	8021ab0 <_raise_r+0x12>
 8021ae0:	2400      	movs	r4, #0
 8021ae2:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8021ae6:	4628      	mov	r0, r5
 8021ae8:	4798      	blx	r3
 8021aea:	2000      	movs	r0, #0
 8021aec:	e7e0      	b.n	8021ab0 <_raise_r+0x12>
	...

08021af0 <raise>:
 8021af0:	4b02      	ldr	r3, [pc, #8]	; (8021afc <raise+0xc>)
 8021af2:	4601      	mov	r1, r0
 8021af4:	6818      	ldr	r0, [r3, #0]
 8021af6:	f7ff bfd2 	b.w	8021a9e <_raise_r>
 8021afa:	bf00      	nop
 8021afc:	200001cc 	.word	0x200001cc

08021b00 <_kill_r>:
 8021b00:	b538      	push	{r3, r4, r5, lr}
 8021b02:	4d07      	ldr	r5, [pc, #28]	; (8021b20 <_kill_r+0x20>)
 8021b04:	2300      	movs	r3, #0
 8021b06:	4604      	mov	r4, r0
 8021b08:	4608      	mov	r0, r1
 8021b0a:	4611      	mov	r1, r2
 8021b0c:	602b      	str	r3, [r5, #0]
 8021b0e:	f7e3 fd30 	bl	8005572 <_kill>
 8021b12:	1c43      	adds	r3, r0, #1
 8021b14:	d102      	bne.n	8021b1c <_kill_r+0x1c>
 8021b16:	682b      	ldr	r3, [r5, #0]
 8021b18:	b103      	cbz	r3, 8021b1c <_kill_r+0x1c>
 8021b1a:	6023      	str	r3, [r4, #0]
 8021b1c:	bd38      	pop	{r3, r4, r5, pc}
 8021b1e:	bf00      	nop
 8021b20:	20001f78 	.word	0x20001f78

08021b24 <_getpid_r>:
 8021b24:	f7e3 bd1e 	b.w	8005564 <_getpid>

08021b28 <_init>:
 8021b28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8021b2a:	bf00      	nop
 8021b2c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8021b2e:	bc08      	pop	{r3}
 8021b30:	469e      	mov	lr, r3
 8021b32:	4770      	bx	lr

08021b34 <_fini>:
 8021b34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8021b36:	bf00      	nop
 8021b38:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8021b3a:	bc08      	pop	{r3}
 8021b3c:	469e      	mov	lr, r3
 8021b3e:	4770      	bx	lr
