$date
	Fri Jan 17 14:28:56 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 1 ! h $end
$var wire 1 " g $end
$var wire 1 # f $end
$var wire 1 $ e $end
$var wire 1 % d $end
$var wire 1 & c $end
$var reg 1 ' a $end
$var reg 1 ( b $end
$scope module g1 $end
$var wire 1 ' A $end
$var wire 1 ( B $end
$var wire 1 & C $end
$var wire 1 # F $end
$var wire 1 ! H $end
$var wire 1 " G $end
$var wire 1 $ E $end
$var wire 1 % D $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0(
0'
0&
1%
1$
0#
1"
1!
$end
#10
0$
1#
0"
1(
#20
0(
0!
1'
#30
1&
0%
0#
1"
1(
#40
