# Resumo do Projeto / Project Summary

## ðŸ‡§ðŸ‡· Resumo em PortuguÃªs

### VisÃ£o Geral
Este repositÃ³rio contÃ©m o projeto final do curso de **EspecializaÃ§Ã£o em MicroeletrÃ´nica**, focado em **Projeto FÃ­sico (Physical Design)**. O projeto implementa um **Multiplicador de Ponto Flutuante de 32 bits** seguindo o padrÃ£o IEEE 754 com modo de arredondamento "round toward zero".

### Objetivo do Projeto
Implementar um multiplicador de ponto flutuante completo, executando todo o fluxo de projeto fÃ­sico, desde a descriÃ§Ã£o RTL em SystemVerilog atÃ© o layout final pronto para fabricaÃ§Ã£o em tecnologia de 45nm.

### EspecificaÃ§Ãµes TÃ©cnicas
- **Formato**: IEEE 754 Single Precision (32 bits)
- **Modo de Arredondamento**: Round Toward Zero
- **Linguagem HDL**: SystemVerilog
- **Tecnologia**: 45nm (GPDK045)
- **Ferramentas CAD**: Cadence Genus (SÃ­ntese) e Innovus (Layout)
- **FrequÃªncias de OperaÃ§Ã£o**: 10MHz e 110MHz

### CaracterÃ­sticas Implementadas
âœ… MultiplicaÃ§Ã£o de nÃºmeros de ponto flutuante IEEE 754  
âœ… Tratamento de casos especiais (NaN, Infinito, Zero)  
âœ… DetecÃ§Ã£o de overflow e underflow  
âœ… MÃ¡quina de estados para controle de pipeline  
âœ… NormalizaÃ§Ã£o automÃ¡tica de resultados  
âœ… Flags de status detalhadas  
âœ… VerificaÃ§Ã£o completa com testbench  

### Estrutura do Fluxo de Projeto
1. **SÃ­ntese LÃ³gica** - TransformaÃ§Ã£o de RTL para netlist estrutural
2. **AnÃ¡lise de Timing** - VerificaÃ§Ã£o de requisitos temporais
3. **SÃ­ntese FÃ­sica** - Floorplanning, placement, CTS, e roteamento
4. **VerificaÃ§Ã£o FÃ­sica** - DRC e LVS
5. **SimulaÃ§Ã£o PÃ³s-Layout** - ValidaÃ§Ã£o com delays reais

### Resultados Principais
- âœ… Fluxo completo executado com sucesso para 10MHz e 110MHz
- âœ… Todos os casos especiais IEEE 754 tratados corretamente
- âœ… Layout gerado e verificado (DRC e LVS clean)
- âœ… SimulaÃ§Ã£o pÃ³s-layout validada com arquivos SDF
- âœ… AnÃ¡lises de Ã¡rea, timing e potÃªncia realizadas

### Aprendizados Principais
- CompreensÃ£o profunda do fluxo de projeto fÃ­sico backend
- ExperiÃªncia prÃ¡tica com ferramentas CAD industriais
- AnÃ¡lise de trade-offs entre Ã¡rea, potÃªncia e performance
- ImportÃ¢ncia da verificaÃ§Ã£o em mÃºltiplos nÃ­veis
- AutomaÃ§Ã£o de fluxos de projeto atravÃ©s de scripts

---

## ðŸ‡ºðŸ‡¸ English Summary

### Overview
This repository contains the final project for the **Microelectronics Specialization** course, focusing on **Physical Design**. The project implements a **32-bit Floating-Point Multiplier** following the IEEE 754 standard with "round toward zero" rounding mode.

### Project Objective
Implement a complete floating-point multiplier, executing the entire physical design flow from RTL description in SystemVerilog to fabrication-ready layout in 45nm technology.

### Technical Specifications
- **Format**: IEEE 754 Single Precision (32 bits)
- **Rounding Mode**: Round Toward Zero
- **HDL Language**: SystemVerilog
- **Technology**: 45nm (GPDK045)
- **CAD Tools**: Cadence Genus (Synthesis) and Innovus (Layout)
- **Operating Frequencies**: 10MHz and 110MHz

### Implemented Features
âœ… IEEE 754 floating-point number multiplication  
âœ… Special cases handling (NaN, Infinity, Zero)  
âœ… Overflow and underflow detection  
âœ… State machine for pipeline control  
âœ… Automatic result normalization  
âœ… Detailed status flags  
âœ… Complete verification with testbench  

### Design Flow Structure
1. **Logic Synthesis** - RTL to structural netlist transformation
2. **Timing Analysis** - Temporal requirements verification
3. **Physical Synthesis** - Floorplanning, placement, CTS, and routing
4. **Physical Verification** - DRC and LVS
5. **Post-Layout Simulation** - Validation with real delays

### Key Results
- âœ… Complete flow successfully executed for 10MHz and 110MHz
- âœ… All IEEE 754 special cases correctly handled
- âœ… Layout generated and verified (DRC and LVS clean)
- âœ… Post-layout simulation validated with SDF files
- âœ… Area, timing, and power analyses performed

### Main Learnings
- Deep understanding of backend physical design flow
- Hands-on experience with industrial CAD tools
- Analysis of trade-offs between area, power, and performance
- Importance of multi-level verification
- Design flow automation through scripting

---

## ðŸ“Š Quick Stats

| Metric | Value |
|--------|-------|
| **Technology Node** | 45nm GPDK045 |
| **Design Language** | SystemVerilog |
| **Input Format** | IEEE 754 Single Precision |
| **Output Format** | IEEE 754 Single Precision |
| **Tested Frequencies** | 10MHz, 110MHz |
| **State Machine** | 5-state FSM (One-hot encoding) |
| **Special Cases** | NaN, Infinity, Zero, Overflow, Underflow |

## ðŸŽ¯ Project Highlights

- **Academic Excellence**: Complete physical design implementation from RTL to GDSII
- **Industry-Standard Tools**: Cadence Genus and Innovus workflow
- **Robust Design**: Comprehensive special case handling and error detection
- **Automation**: Scripted workflow for reproducibility
- **Multi-Frequency**: Successful implementation at both 10MHz and 110MHz
- **Thorough Verification**: Multi-level testing including post-layout simulation

## ðŸ‘¤ Author

**Jaqueline Ferreira de Brito**  
Microelectronics Specialization Student  
Date: February 28, 2025
