// SPDX-License-Identifier: GPL-2.0-only
/dts-v1/;

#include "ipq8074.dtsi"
#include <dt-bindings/gpio/gpio.h>
#include <dt-bindings/input/input.h>

/ {
	#address-cells = <0x2>;
	#size-cells = <0x2>;
	model = "Xiaomi Mi AIoT Router AX3600";
	compatible = "xiaomi,ax3600", "qcom,ipq8074";
	interrupt-parent = <&intc>;

	aliases {
		serial0 = &blsp1_uart5;
		serial1 = &blsp1_uart3;
		led-boot = &led_system_yellow;
		led-failsafe = &led_system_yellow;
		led-running = &led_system_blue;
		led-upgrade = &led_system_yellow;
	};

	chosen {
		stdout-path = "serial0:115200n8";
		bootargs-append = " swiotlb=1 root=/dev/ubiblock0_1";
	};

	reserved-memory {
		ranges;
		#address-cells = <0x2>;
		#size-cells = <0x2>;

		tz@4ac00000 {
			reg = <0x0 0x4ac00000 0x0 0x400000>;
			no-map;
		};

		wcnss@4b000000 {
			reg = <0x0 0x4b000000 0x0 0x3700000>;
			no-map;
		};

		rsvd2@50b00000 {
			reg = <0x0 0x50b00000 0x0 0x400000>;
			no-map;
		};

		wifi_dump@50500000 {
			reg = <0x0 0x50500000 0x0 0x200000>;
			no-map;
		};

		rsvd1@50700000 {
			reg = <0x0 0x50700000 0x0 0x400000>;
			no-map;
		};

		q6_etr_dump@4e700000 {
			reg = <0x0 0x4e700000 0x0 0x100000>;
			no-map;
		};

		sbl@4aa00000 {
			reg = <0x0 0x4aa00000 0x0 0x100000>;
			no-map;
		};

		uboot@4a600000 {
			reg = <0x0 0x4a600000 0x0 0x400000>;
			no-map;
		};

		nss@40000000 {
			reg = <0x0 0x40000000 0x0 0x1000000>;
			no-map;
		};
	};

	keys {
		compatible = "gpio-keys";
		pinctrl-0 = <&button_pins>;
		pinctrl-names = "default";

		reset {
			label = "reset";
			gpios = <&tlmm 34 GPIO_ACTIVE_LOW>;
			linux,code = <KEY_RESTART>;
		};
	};

	leds {
		compatible = "gpio-leds";
		pinctrl-0 = <&led_pins>;
		pinctrl-names = "default";

		led_system_blue: system-blue {
			label = "ax3600:blue:system";
			gpios = <&tlmm 42 GPIO_ACTIVE_HIGH>;
		};

		led_system_yellow: system-yellow {
			label = "ax3600:yellow:system";
			gpios = <&tlmm 43 GPIO_ACTIVE_HIGH>;
		};

		network-yellow {
			label = "ax3600:yellow:network";
			gpios = <&tlmm 22 GPIO_ACTIVE_HIGH>;
		};

		network-blue {
			label = "ax3600:blue:network";
			gpios = <&tlmm 21 GPIO_ACTIVE_HIGH>;
		};

		aiot {
			label = "ax3600:blue:aiot";
			gpios = <&tlmm 51 GPIO_ACTIVE_HIGH>;
		};
	};
};

&blsp1_uart3 {
	status = "okay";
};

&blsp1_uart5 {
	status = "okay";
};

&qpic_bam {
	status = "okay";
};

&qpic_nand {
	status = "okay";

	nand@0 {
		reg = <0>;
		nand-ecc-strength = <4>;
		nand-ecc-step-size = <512>;
		nand-bus-width = <8>;

		partitions {
			compatible = "fixed-partitions";
			#address-cells = <1>;
			#size-cells = <1>;

			partition@0 {
				label = "0:SBL1";
				reg = <0x00000000 0x100000>;
				read-only;
			};

			partition@100000 {
				label = "0:MIBIB";
				reg = <0x00100000 0x100000>;
				read-only;
			};

			partition@200000 {
				label = "0:QSEE";
				reg = <0x00200000 0x300000>;
				read-only;
			};

			partition@500000 {
				label = "0:DEVCFG";
				reg = <0x00500000 0x80000>;
				read-only;
			};

			partition@580000 {
				label = "0:RPM";
				reg = <0x00580000 0x80000>;
				read-only;
			};

			partition@600000 {
				label = "0:CDT";
				reg = <0x00600000 0x80000>;
				read-only;
			};

			partition@680000 {
				label = "0:APPSBLENV";
				reg = <0x00680000 0x80000>;
			};

			partition@700000 {
				label = "0:APPSBL";
				reg = <0x00700000 0x100000>;
				read-only;
			};

			partition@800000 {
				label = "0:ART";
				reg = <0x00800000 0x80000>;
				read-only;
			};

			partition@880000 {
				label = "bdata";
				reg = <0x00880000 0x80000>;
				read-only;
			};

			partition@900000 {
				label = "crash";
				reg = <0x00900000 0x80000>;
				read-only;
			};

			partition@980000 {
				label = "crash_syslog";
				reg = <0x00980000 0x80000>;
				read-only;
			};

			partition@a00000 {
				label = "rootfs";
				reg = <0x00a00000 0x23c0000>;
			};

			partition@2dc0000 {
				label = "rootfs_1";
				reg = <0x02dc0000 0x23c0000>;
			};

			partition@5180000 {
				label = "overlay";
				reg = <0x05180000 0x1ec0000>;
			};

			partition@7040000 {
				label = "rsvd0";
				reg = <0x07040000 0x80000>;
			};
		};
	};
};

&wifi0 {
	status = "okay";
};

&qmp_pcie_phy0 {
	status = "okay";
};

&pcie0 {
	status = "okay";
	perst-gpio = <&tlmm 52 GPIO_ACTIVE_HIGH>;
};

&tlmm {
	button_pins: button-pins {
		pins = "gpio34";
		function = "gpio";
		bias-pull-up;
		drive-strength = <8>;
	};

	led_pins: led-pins {
		pins = "gpio21", "gpio22", "gpio42", "gpio43", "gpio51";
		function = "gpio";
		bias-pull-down;
		drive-strength = <8>;
	};

	mdio_pins: mdio_pinmux {
		mux_0 {
			pins = "gpio68";
			function = "mdc";
			drive-strength = <8>;
			bias-pull-up;
		};

		mux_1 {
			pins = "gpio69";
			function = "mdio";
			drive-strength = <8>;
			bias-pull-up;
		};

		mux_2 {
			pins = "gpio25";
			function = "gpio";
			bias-pull-up;
		};

		mux_3 {
			pins = "gpio44";
			function = "gpio";
			bias-pull-up;
		};
	};
};

&soc {
	mdio@90000 {
		pinctrl-0 = <&mdio_pins>;
		pinctrl-names = "default";
		reset-gpios = <&tlmm 37 GPIO_ACTIVE_LOW>;
		reset-delay-us = <1000>;
		#address-cells = <1>;
		#size-cells = <1>;
		compatible = "qcom,ipq40xx-mdio";
		reg = <0x90000 0x64>;

		ethernet-phy@0 {
			reg = <0>;
		};

		ethernet-phy@1 {
			reg = <1>;
		};

		ethernet-phy@2 {
			reg = <2>;
		};

		ethernet-phy@3 {
			reg = <3>;
		};

		ethernet-phy@4 {
			reg = <4>;
		};
	};

	ess-switch@3a000000 {
		compatible = "qcom,ess-switch-ipq807x";
		reg = <0x3a000000 0x1000000>;
		switch_access_mode = "local bus";
		switch_cpu_bmp = <0x1>;  /* cpu port bitmap */
		switch_lan_bmp = <0x1e>; /* lan port bitmap */
		switch_wan_bmp = <0x20>; /* wan port bitmap */
		switch_mac_mode = <0x0>; /* mac mode for uniphy instance0*/
		switch_mac_mode1 = <0xff>; /* mac mode for uniphy instance1*/
		switch_mac_mode2 = <0xff>; /* mac mode for uniphy instance2*/
		bm_tick_mode = <0>; /* bm tick mode */
		tm_tick_mode = <0>; /* tm tick mode */
		clocks = <&gcc GCC_CMN_12GPLL_AHB_CLK>,
				<&gcc GCC_CMN_12GPLL_SYS_CLK>,
				<&gcc GCC_UNIPHY0_AHB_CLK>,
				<&gcc GCC_UNIPHY0_SYS_CLK>,
				<&gcc GCC_UNIPHY1_AHB_CLK>,
				<&gcc GCC_UNIPHY1_SYS_CLK>,
				<&gcc GCC_UNIPHY2_AHB_CLK>,
				<&gcc GCC_UNIPHY2_SYS_CLK>,
				<&gcc GCC_PORT1_MAC_CLK>,
				<&gcc GCC_PORT2_MAC_CLK>,
				<&gcc GCC_PORT3_MAC_CLK>,
				<&gcc GCC_PORT4_MAC_CLK>,
				<&gcc GCC_PORT5_MAC_CLK>,
				<&gcc GCC_PORT6_MAC_CLK>,
				<&gcc GCC_NSS_PPE_CLK>,
				<&gcc GCC_NSS_PPE_CFG_CLK>,
				<&gcc GCC_NSSNOC_PPE_CLK>,
				<&gcc GCC_NSSNOC_PPE_CFG_CLK>,
				<&gcc GCC_NSS_EDMA_CLK>,
				<&gcc GCC_NSS_EDMA_CFG_CLK>,
				<&gcc GCC_NSS_PPE_IPE_CLK>,
				<&gcc GCC_NSS_PPE_BTQ_CLK>,
				<&gcc GCC_MDIO_AHB_CLK>,
				<&gcc GCC_NSS_NOC_CLK>,
				<&gcc GCC_NSSNOC_SNOC_CLK>,
				<&gcc GCC_MEM_NOC_NSS_AXI_CLK>,
				<&gcc GCC_NSS_CRYPTO_CLK>,
				<&gcc GCC_NSS_IMEM_CLK>,
				<&gcc GCC_NSS_PTP_REF_CLK>,
				<&gcc GCC_NSS_PORT1_RX_CLK>,
				<&gcc GCC_NSS_PORT1_TX_CLK>,
				<&gcc GCC_NSS_PORT2_RX_CLK>,
				<&gcc GCC_NSS_PORT2_TX_CLK>,
				<&gcc GCC_NSS_PORT3_RX_CLK>,
				<&gcc GCC_NSS_PORT3_TX_CLK>,
				<&gcc GCC_NSS_PORT4_RX_CLK>,
				<&gcc GCC_NSS_PORT4_TX_CLK>,
				<&gcc GCC_NSS_PORT5_RX_CLK>,
				<&gcc GCC_NSS_PORT5_TX_CLK>,
				<&gcc GCC_NSS_PORT6_RX_CLK>,
				<&gcc GCC_NSS_PORT6_TX_CLK>,
				<&gcc GCC_UNIPHY0_PORT1_RX_CLK>,
				<&gcc GCC_UNIPHY0_PORT1_TX_CLK>,
				<&gcc GCC_UNIPHY0_PORT2_RX_CLK>,
				<&gcc GCC_UNIPHY0_PORT2_TX_CLK>,
				<&gcc GCC_UNIPHY0_PORT3_RX_CLK>,
				<&gcc GCC_UNIPHY0_PORT3_TX_CLK>,
				<&gcc GCC_UNIPHY0_PORT4_RX_CLK>,
				<&gcc GCC_UNIPHY0_PORT4_TX_CLK>,
				<&gcc GCC_UNIPHY0_PORT5_RX_CLK>,
				<&gcc GCC_UNIPHY0_PORT5_TX_CLK>,
				<&gcc GCC_UNIPHY1_PORT5_RX_CLK>,
				<&gcc GCC_UNIPHY1_PORT5_TX_CLK>,
				<&gcc GCC_UNIPHY2_PORT6_RX_CLK>,
				<&gcc GCC_UNIPHY2_PORT6_TX_CLK>,
				<&gcc NSS_PORT5_RX_CLK_SRC>,
				<&gcc NSS_PORT5_TX_CLK_SRC>;
		clock-names = "cmn_ahb_clk", "cmn_sys_clk",
					"uniphy0_ahb_clk", "uniphy0_sys_clk",
					"uniphy1_ahb_clk", "uniphy1_sys_clk",
					"uniphy2_ahb_clk", "uniphy2_sys_clk",
					"port1_mac_clk", "port2_mac_clk",
					"port3_mac_clk", "port4_mac_clk",
					"port5_mac_clk", "port6_mac_clk",
					"nss_ppe_clk", "nss_ppe_cfg_clk",
					"nssnoc_ppe_clk", "nssnoc_ppe_cfg_clk",
					"nss_edma_clk", "nss_edma_cfg_clk",
					"nss_ppe_ipe_clk", "nss_ppe_btq_clk",
					"gcc_mdio_ahb_clk", "gcc_nss_noc_clk",
					"gcc_nssnoc_snoc_clk",
					"gcc_mem_noc_nss_axi_clk",
					"gcc_nss_crypto_clk",
					"gcc_nss_imem_clk",
					"gcc_nss_ptp_ref_clk",
					"nss_port1_rx_clk", "nss_port1_tx_clk",
					"nss_port2_rx_clk", "nss_port2_tx_clk",
					"nss_port3_rx_clk", "nss_port3_tx_clk",
					"nss_port4_rx_clk", "nss_port4_tx_clk",
					"nss_port5_rx_clk", "nss_port5_tx_clk",
					"nss_port6_rx_clk", "nss_port6_tx_clk",
					"uniphy0_port1_rx_clk",
					"uniphy0_port1_tx_clk",
					"uniphy0_port2_rx_clk",
					"uniphy0_port2_tx_clk",
					"uniphy0_port3_rx_clk",
					"uniphy0_port3_tx_clk",
					"uniphy0_port4_rx_clk",
					"uniphy0_port4_tx_clk",
					"uniphy0_port5_rx_clk",
					"uniphy0_port5_tx_clk",
					"uniphy1_port5_rx_clk",
					"uniphy1_port5_tx_clk",
					"uniphy2_port6_rx_clk",
					"uniphy2_port6_tx_clk",
					"nss_port5_rx_clk_src",
					"nss_port5_tx_clk_src";

		resets = <&gcc GCC_PPE_FULL_RESET>,
				 <&gcc GCC_UNIPHY0_SOFT_RESET>,
				 <&gcc GCC_UNIPHY0_XPCS_RESET>,
				 <&gcc GCC_UNIPHY1_SOFT_RESET>,
				 <&gcc GCC_UNIPHY1_XPCS_RESET>,
				 <&gcc GCC_UNIPHY2_SOFT_RESET>,
				 <&gcc GCC_UNIPHY2_XPCS_RESET>,
				 <&gcc GCC_NSSPORT1_RESET>,
				 <&gcc GCC_NSSPORT2_RESET>,
				 <&gcc GCC_NSSPORT3_RESET>,
				 <&gcc GCC_NSSPORT4_RESET>,
				 <&gcc GCC_NSSPORT5_RESET>,
				 <&gcc GCC_NSSPORT6_RESET>;

		reset-names = "ppe_rst", "uniphy0_soft_rst",
					"uniphy0_xpcs_rst", "uniphy1_soft_rst",
					"uniphy1_xpcs_rst", "uniphy2_soft_rst",
					"uniphy2_xpcs_rst", "nss_port1_rst",
					"nss_port2_rst", "nss_port3_rst",
					"nss_port4_rst", "nss_port5_rst",
					"nss_port6_rst";

		qcom,port_phyinfo {
			port@0 {
				port_id = <1>;
				phy_address = <0>;
			};

			port@1 {
				port_id = <2>;
				phy_address = <1>;
			};

			port@2 {
				port_id = <3>;
				phy_address = <2>;
			};

			port@3 {
				port_id = <4>;
				phy_address = <3>;
			};

			port@4 {
				port_id = <5>;
				phy_address = <4>;
			};
		};

		port_scheduler_resource {
			port@0 {
				port_id = <0>;
				ucast_queue = <0 143>;
				mcast_queue = <256 271>;
				l0sp = <0 35>;
				l0cdrr = <0 47>;
				l0edrr = <0 47>;
				l1cdrr = <0 7>;
				l1edrr = <0 7>;
			};

			port@1 {
				port_id = <1>;
				ucast_queue = <144 159>;
				mcast_queue = <272 275>;
				l0sp = <36 39>;
				l0cdrr = <48 63>;
				l0edrr = <48 63>;
				l1cdrr = <8 11>;
				l1edrr = <8 11>;
			};

			port@2 {
				port_id = <2>;
				ucast_queue = <160 175>;
				mcast_queue = <276 279>;
				l0sp = <40 43>;
				l0cdrr = <64 79>;
				l0edrr = <64 79>;
				l1cdrr = <12 15>;
				l1edrr = <12 15>;
			};

			port@3 {
				port_id = <3>;
				ucast_queue = <176 191>;
				mcast_queue = <280 283>;
				l0sp = <44 47>;
				l0cdrr = <80 95>;
				l0edrr = <80 95>;
				l1cdrr = <16 19>;
				l1edrr = <16 19>;
			};

			port@4 {
				port_id = <4>;
				ucast_queue = <192 207>;
				mcast_queue = <284 287>;
				l0sp = <48 51>;
				l0cdrr = <96 111>;
				l0edrr = <96 111>;
				l1cdrr = <20 23>;
				l1edrr = <20 23>;
			};

			port@5 {
				port_id = <5>;
				ucast_queue = <208 223>;
				mcast_queue = <288 291>;
				l0sp = <52 55>;
				l0cdrr = <112 127>;
				l0edrr = <112 127>;
				l1cdrr = <24 27>;
				l1edrr = <24 27>;
			};

			port@6 {
				port_id = <6>;
				ucast_queue = <224 239>;
				mcast_queue = <292 295>;
				l0sp = <56 59>;
				l0cdrr = <128 143>;
				l0edrr = <128 143>;
				l1cdrr = <28 31>;
				l1edrr = <28 31>;
			};

			port@7 {
				port_id = <7>;
				ucast_queue = <240 255>;
				mcast_queue = <296 299>;
				l0sp = <60 63>;
				l0cdrr = <144 159>;
				l0edrr = <144 159>;
				l1cdrr = <32 35>;
				l1edrr = <32 35>;
			};
		};

		port_scheduler_config {
			port@0 {
				port_id = <0>;

				l1scheduler {
					group@0 {
						sp = <0 1>; /*L0 SPs*/
						/*cpri cdrr epri edrr*/
						cfg = <0 0 0 0>;
					};
				};

				l0scheduler {
					group@0 {
						/*unicast queues*/
						ucast_queue = <0 4 8>;
						/*multicast queues*/
						mcast_queue = <256 260>;
						/*sp cpri cdrr epri edrr*/
						cfg = <0 0 0 0 0>;
					};

					group@1 {
						ucast_queue = <1 5 9>;
						mcast_queue = <257 261>;
						cfg = <0 1 1 1 1>;
					};

					group@2 {
						ucast_queue = <2 6 10>;
						mcast_queue = <258 262>;
						cfg = <0 2 2 2 2>;
					};

					group@3 {
						ucast_queue = <3 7 11>;
						mcast_queue = <259 263>;
						cfg = <0 3 3 3 3>;
					};
				};
			};

			port@1 {
				port_id = <1>;

				l1scheduler {
					group@0 {
						sp = <36>;
						cfg = <0 8 0 8>;
					};

					group@1 {
						sp = <37>;
						cfg = <1 9 1 9>;
					};
				};

				l0scheduler {
					group@0 {
						ucast_queue = <144>;
						ucast_loop_pri = <16>;
						mcast_queue = <272>;
						mcast_loop_pri = <4>;
						cfg = <36 0 48 0 48>;
					};
				};
			};

			port@2 {
				port_id = <2>;

				l1scheduler {
					group@0 {
						sp = <40>;
						cfg = <0 12 0 12>;
					};

					group@1 {
						sp = <41>;
						cfg = <1 13 1 13>;
					};
				};

				l0scheduler {
					group@0 {
						ucast_queue = <160>;
						ucast_loop_pri = <16>;
						mcast_queue = <276>;
						mcast_loop_pri = <4>;
						cfg = <40 0 64 0 64>;
					};
				};
			};

			port@3 {
				port_id = <3>;

				l1scheduler {
					group@0 {
						sp = <44>;
						cfg = <0 16 0 16>;
					};

					group@1 {
						sp = <45>;
						cfg = <1 17 1 17>;
					};
				};

				l0scheduler {
					group@0 {
						ucast_queue = <176>;
						ucast_loop_pri = <16>;
						mcast_queue = <280>;
						mcast_loop_pri = <4>;
						cfg = <44 0 80 0 80>;
					};
				};
			};

			port@4 {
				port_id = <4>;

				l1scheduler {
					group@0 {
						sp = <48>;
						cfg = <0 20 0 20>;
					};

					group@1 {
						sp = <49>;
						cfg = <1 21 1 21>;
					};
				};

				l0scheduler {
					group@0 {
						ucast_queue = <192>;
						ucast_loop_pri = <16>;
						mcast_queue = <284>;
						mcast_loop_pri = <4>;
						cfg = <48 0 96 0 96>;
					};
				};
			};

			port@5 {
				port_id = <5>;

				l1scheduler {
					group@0 {
						sp = <52>;
						cfg = <0 24 0 24>;
					};

					group@1 {
						sp = <53>;
						cfg = <1 25 1 25>;
					};
				};

				l0scheduler {
					group@0 {
						ucast_queue = <208>;
						ucast_loop_pri = <16>;
						mcast_queue = <288>;
						mcast_loop_pri = <4>;
						cfg = <52 0 112 0 112>;
					};
				};
			};

			port@6 {
				port_id = <6>;

				l1scheduler {
					group@0 {
						sp = <56>;
						cfg = <0 28 0 28>;
					};

					group@1 {
						sp = <57>;
						cfg = <1 29 1 29>;
					};
				};

				l0scheduler {
					group@0 {
						ucast_queue = <224>;
						ucast_loop_pri = <16>;
						mcast_queue = <292>;
						mcast_loop_pri = <4>;
						cfg = <56 0 128 0 128>;
					};
				};
			};

			port@7 {
				port_id = <7>;

				l1scheduler {
					group@0 {
						sp = <60>;
						cfg = <0 32 0 32>;
					};
				};

				l0scheduler {
					group@0 {
						ucast_queue = <240>;
						mcast_queue = <296>;
						cfg = <60 0 144 0 144>;
					};
				};
			};
		};
	};

	ess-uniphy@7a00000 {
		compatible = "qcom,ess-uniphy";
		reg = <0x7a00000 0x30000>;
		uniphy_access_mode = "local bus";
	};

	edma@3ab00000 {
		compatible = "qcom,edma";
		reg = <0x3ab00000 0x76900>;
		reg-names = "edma-reg-base";
		qcom,txdesc-ring-start = <23>;
		qcom,txdesc-rings = <1>;
		qcom,txcmpl-ring-start = <7>;
		qcom,txcmpl-rings = <1>;
		qcom,rxfill-ring-start = <7>;
		qcom,rxfill-rings = <1>;
		qcom,rxdesc-ring-start = <15>;
		qcom,rxdesc-rings = <1>;
		interrupts = <0 345 4>,
					<0 353 4>,
					<0 361 4>,
					<0 344 4>;
		resets = <&gcc GCC_EDMA_HW_RESET>;
		reset-names = "edma_rst";
		clocks = <&gcc GCC_CMN_12GPLL_AHB_CLK>,
					<&gcc GCC_CMN_12GPLL_SYS_CLK>,
					<&gcc GCC_UNIPHY0_AHB_CLK>,
					<&gcc GCC_UNIPHY0_SYS_CLK>,
					<&gcc GCC_UNIPHY1_AHB_CLK>,
					<&gcc GCC_UNIPHY1_SYS_CLK>,
					<&gcc GCC_UNIPHY2_AHB_CLK>,
					<&gcc GCC_UNIPHY2_SYS_CLK>,
					<&gcc GCC_PORT1_MAC_CLK>,
					<&gcc GCC_PORT2_MAC_CLK>,
					<&gcc GCC_PORT3_MAC_CLK>,
					<&gcc GCC_PORT4_MAC_CLK>,
					<&gcc GCC_PORT5_MAC_CLK>,
					<&gcc GCC_PORT6_MAC_CLK>,
					<&gcc GCC_NSS_PPE_CLK>,
					<&gcc GCC_NSS_PPE_CFG_CLK>,
					<&gcc GCC_NSSNOC_PPE_CLK>,
					<&gcc GCC_NSSNOC_PPE_CFG_CLK>,
					<&gcc GCC_NSS_EDMA_CLK>,
					<&gcc GCC_NSS_EDMA_CFG_CLK>,
					<&gcc GCC_NSS_PPE_IPE_CLK>,
					<&gcc GCC_NSS_PPE_BTQ_CLK>,
					<&gcc GCC_MDIO_AHB_CLK>,
					<&gcc GCC_NSS_NOC_CLK>,
					<&gcc GCC_NSSNOC_SNOC_CLK>,
					<&gcc GCC_MEM_NOC_NSS_AXI_CLK>,
					<&gcc GCC_NSS_CRYPTO_CLK>,
					<&gcc GCC_NSS_IMEM_CLK>,
					<&gcc GCC_NSS_PTP_REF_CLK>,
					<&gcc GCC_NSS_PORT1_RX_CLK>,
					<&gcc GCC_NSS_PORT1_TX_CLK>,
					<&gcc GCC_NSS_PORT2_RX_CLK>,
					<&gcc GCC_NSS_PORT2_TX_CLK>,
					<&gcc GCC_NSS_PORT3_RX_CLK>,
					<&gcc GCC_NSS_PORT3_TX_CLK>,
					<&gcc GCC_NSS_PORT4_RX_CLK>,
					<&gcc GCC_NSS_PORT4_TX_CLK>,
					<&gcc GCC_NSS_PORT5_RX_CLK>,
					<&gcc GCC_NSS_PORT5_TX_CLK>,
					<&gcc GCC_NSS_PORT6_RX_CLK>,
					<&gcc GCC_NSS_PORT6_TX_CLK>,
					<&gcc GCC_UNIPHY0_PORT1_RX_CLK>,
					<&gcc GCC_UNIPHY0_PORT1_TX_CLK>,
					<&gcc GCC_UNIPHY0_PORT2_RX_CLK>,
					<&gcc GCC_UNIPHY0_PORT2_TX_CLK>,
					<&gcc GCC_UNIPHY0_PORT3_RX_CLK>,
					<&gcc GCC_UNIPHY0_PORT3_TX_CLK>,
					<&gcc GCC_UNIPHY0_PORT4_RX_CLK>,
					<&gcc GCC_UNIPHY0_PORT4_TX_CLK>,
					<&gcc GCC_UNIPHY0_PORT5_RX_CLK>,
					<&gcc GCC_UNIPHY0_PORT5_TX_CLK>,
					<&gcc GCC_UNIPHY1_PORT5_RX_CLK>,
					<&gcc GCC_UNIPHY1_PORT5_TX_CLK>,
					<&gcc GCC_UNIPHY2_PORT6_RX_CLK>,
					<&gcc GCC_UNIPHY2_PORT6_TX_CLK>,
					<&gcc NSS_PORT5_RX_CLK_SRC>,
					<&gcc NSS_PORT5_TX_CLK_SRC>;
		clock-names = "cmn_ahb_clk", "cmn_sys_clk",
					"uniphy0_ahb_clk", "uniphy0_sys_clk",
					"uniphy1_ahb_clk", "uniphy1_sys_clk",
					"uniphy2_ahb_clk", "uniphy2_sys_clk",
					"port1_mac_clk", "port2_mac_clk",
					"port3_mac_clk", "port4_mac_clk",
					"port5_mac_clk", "port6_mac_clk",
					"nss_ppe_clk", "nss_ppe_cfg_clk",
					"nssnoc_ppe_clk", "nssnoc_ppe_cfg_clk",
					"nss_edma_clk", "nss_edma_cfg_clk",
					"nss_ppe_ipe_clk", "nss_ppe_btq_clk",
					"gcc_mdio_ahb_clk", "gcc_nss_noc_clk",
					"gcc_nssnoc_snoc_clk",
					"gcc_mem_noc_nss_axi_clk",
					"gcc_nss_crypto_clk",
					"gcc_nss_imem_clk",
					"gcc_nss_ptp_ref_clk",
					"nss_port1_rx_clk", "nss_port1_tx_clk",
					"nss_port2_rx_clk", "nss_port2_tx_clk",
					"nss_port3_rx_clk", "nss_port3_tx_clk",
					"nss_port4_rx_clk", "nss_port4_tx_clk",
					"nss_port5_rx_clk", "nss_port5_tx_clk",
					"nss_port6_rx_clk", "nss_port6_tx_clk",
					"uniphy0_port1_rx_clk",
					"uniphy0_port1_tx_clk",
					"uniphy0_port2_rx_clk",
					"uniphy0_port2_tx_clk",
					"uniphy0_port3_rx_clk",
					"uniphy0_port3_tx_clk",
					"uniphy0_port4_rx_clk",
					"uniphy0_port4_tx_clk",
					"uniphy0_port5_rx_clk",
					"uniphy0_port5_tx_clk",
					"uniphy1_port5_rx_clk",
					"uniphy1_port5_tx_clk",
					"uniphy2_port6_rx_clk",
					"uniphy2_port6_tx_clk",
					"nss_port5_rx_clk_src",
					"nss_port5_tx_clk_src";
	};

	dp1 {
		device_type = "network";
		compatible = "qcom,nss-dp";
		qcom,id = <1>;
		reg = <0x3a001000 0x200>;
		qcom,mactype = <0>;
		local-mac-address = [000000000000];
		qcom,phy-mdio-addr = <0>;
		phy-mode = "sgmii";
	};

	dp2 {
		device_type = "network";
		compatible = "qcom,nss-dp";
		qcom,id = <2>;
		reg = <0x3a001200 0x200>;
		qcom,mactype = <0>;
		local-mac-address = [000000000000];
		qcom,link-poll = <1>;
		qcom,phy-mdio-addr = <1>;
		phy-mode = "sgmii";
	};

	dp3 {
		device_type = "network";
		compatible = "qcom,nss-dp";
		qcom,id = <3>;
		reg = <0x3a001400 0x200>;
		qcom,mactype = <0>;
		local-mac-address = [000000000000];
		qcom,link-poll = <1>;
		qcom,phy-mdio-addr = <2>;
		phy-mode = "sgmii";
	};

	dp4 {
		device_type = "network";
		compatible = "qcom,nss-dp";
		qcom,id = <4>;
		reg = <0x3a001600 0x200>;
		qcom,mactype = <0>;
		local-mac-address = [000000000000];
		qcom,link-poll = <1>;
		qcom,phy-mdio-addr = <3>;
		phy-mode = "sgmii";
	};

	dp5 {
		device_type = "network";
		compatible = "qcom,nss-dp";
		qcom,id = <5>;
		reg = <0x3a001800 0x200>;
		qcom,mactype = <0>;
		local-mac-address = [000000000000];
		qcom,link-poll = <1>;
		qcom,phy-mdio-addr = <4>;
		phy-mode = "sgmii";
	};
};
