
<img align="center" width="264.75" height="78" src="./doc/puch-logo-1.png">

<p align="center">
<img src="./doc/puch-logo-1.png">
</p>

<br>
<br>
<br>


***puch*** is a framework that provides the glue logic between Analog Devices Pluto SDR and the PYNQ Z1 FPGA development board with support from GNU Radio to provide a platform for communications Xilinx HLS </> VHDL </> Verilog IP core development.

<br>
<br>

<img align="center" width="992.25" height="474.75" src="./doc/puch-detailed-level-diagram.png">

