Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3f8b21eff1084812b3f6f21844e46c53 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot design_1_wrapper_behav xil_defaultlib.design_1_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2063] Module <Servo_interface> not found while processing module instance <inst> [D:/Muhtas1_servo_controller/Basys3_servocontroller_kodu/servocontrollerBays.ip_user_files/bd/design_1/ip/design_1_Servo_interface_0_0/sim/design_1_Servo_interface_0_0.v:71]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
