Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Sat Apr 15 00:05:48 2023
| Host         : seankent running 64-bit Ubuntu 22.04.2 LTS
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    64 |
|    Minimum number of control sets                        |    64 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    17 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    64 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |    17 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    44 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             387 |          178 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             286 |          118 |
| Yes          | No                    | No                     |            2024 |          821 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             470 |          173 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+------------------+----------------+
|                       Clock Signal                      |                            Enable Signal                            |                                          Set/Reset Signal                                         | Slice Load Count | Bel Load Count |
+---------------------------------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+------------------+----------------+
|  jay__0/memory_controller__0/d_flip_flop__state/E[0]    |                                                                     |                                                                                                   |                2 |              3 |
|  jay__0/central_processing_unit__0/q[0]_i_3__7[0]       |                                                                     |                                                                                                   |                1 |              4 |
|  jay__0/central_processing_unit__0/d_flip_flop__ir/E[0] |                                                                     |                                                                                                   |                2 |              6 |
|  clk_100mhz_IBUF_BUFG                                   | jay__0/memory_controller__0/d_flip_flop__state/ena                  | jay__0/central_processing_unit__0/d_flip_flop__ir/q[6]_i_4__1_psbram_and_n                        |                3 |              8 |
|  clk_100mhz_IBUF_BUFG                                   | jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[4]_9[0]  | btnc_IBUF                                                                                         |                3 |              8 |
|  clk_100mhz_IBUF_BUFG                                   | jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[4]_8[0]  | btnc_IBUF                                                                                         |                2 |              8 |
|  clk_100mhz_IBUF_BUFG                                   | jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[4]_7[0]  | btnc_IBUF                                                                                         |                7 |              8 |
|  clk_100mhz_IBUF_BUFG                                   | jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[4]_10[0] | btnc_IBUF                                                                                         |                5 |              8 |
|  clk_100mhz_IBUF_BUFG                                   | jay__0/central_processing_unit__0/d_flip_flop__state/en__data__3    |                                                                                                   |                5 |              8 |
|  clk_100mhz_IBUF_BUFG                                   | jay__0/central_processing_unit__0/d_flip_flop__state/en__data__2    |                                                                                                   |                2 |              8 |
|  clk_100mhz_IBUF_BUFG                                   | jay__0/central_processing_unit__0/d_flip_flop__state/en__data__1    |                                                                                                   |                3 |              8 |
|  clk_100mhz_IBUF_BUFG                                   | jay__0/central_processing_unit__0/d_flip_flop__state/en__data__0    |                                                                                                   |                6 |              8 |
|  clk_100mhz_IBUF_BUFG                                   | jay__0/memory_controller__0/d_flip_flop__state/ena                  | jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__31/q[22]_i_2__4_psbram_and_n   |                4 |              8 |
|  clk_100mhz_IBUF_BUFG                                   | jay__0/memory_controller__0/d_flip_flop__state/ena                  | jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__31/q[22]_i_3__0_psbram_and_n_1 |                5 |              8 |
|  clk_100mhz_IBUF_BUFG                                   | jay__0/memory_controller__0/d_flip_flop__state/ena                  | jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__31/q[22]_i_3__0_psbram_and_n   |                5 |              8 |
|  clk_100mhz_IBUF_BUFG                                   | jay__0/memory_controller__0/d_flip_flop__state/ena                  | jay__0/central_processing_unit__0/d_flip_flop__ir/q[14]_i_3__1_psbram_and_n_2                     |                2 |              8 |
|  clk_100mhz_IBUF_BUFG                                   | jay__0/memory_controller__0/d_flip_flop__state/ena                  | jay__0/central_processing_unit__0/d_flip_flop__ir/q[14]_i_3__1_psbram_and_n                       |                4 |              8 |
|  clk_100mhz_IBUF_BUFG                                   | jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[1]_0     |                                                                                                   |                2 |              8 |
|  clk_100mhz_IBUF_BUFG                                   | jay__0/memory_controller__0/d_flip_flop__state/ena                  | jay__0/central_processing_unit__0/d_flip_flop__ir/q[14]_i_3__1_psbram_and_n_1                     |                3 |              8 |
|  clk_100mhz_IBUF_BUFG                                   | jay__0/memory_controller__0/d_flip_flop__state/ena                  | jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__31/q[14]_i_2__4_psbram_and_n   |                6 |              8 |
|  clk_100mhz_IBUF_BUFG                                   | jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[1]_0     | jay__0/central_processing_unit__0/d_flip_flop__ir/q[31]_i_1_n_3                                   |               12 |             24 |
|  clk_100mhz_IBUF_BUFG                                   | jay__0/central_processing_unit__0/d_flip_flop__state/E[0]           | btnc_IBUF                                                                                         |               12 |             32 |
|  cs                                                     |                                                                     |                                                                                                   |               18 |             38 |
|  clk_100mhz_IBUF_BUFG                                   | jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[7]_0[0]  | btnc_IBUF                                                                                         |               21 |             62 |
|  clk_100mhz_IBUF_BUFG                                   | jay__0/central_processing_unit__0/d_flip_flop__ir/en__x__3          |                                                                                                   |               21 |             64 |
|  clk_100mhz_IBUF_BUFG                                   | jay__0/central_processing_unit__0/d_flip_flop__ir/en__x__17         |                                                                                                   |               24 |             64 |
|  clk_100mhz_IBUF_BUFG                                   | jay__0/central_processing_unit__0/d_flip_flop__ir/en__x__30         |                                                                                                   |               27 |             64 |
|  clk_100mhz_IBUF_BUFG                                   | jay__0/central_processing_unit__0/d_flip_flop__ir/en__x__31         |                                                                                                   |               30 |             64 |
|  clk_100mhz_IBUF_BUFG                                   | jay__0/central_processing_unit__0/d_flip_flop__ir/en__x__4          |                                                                                                   |               20 |             64 |
|  clk_100mhz_IBUF_BUFG                                   | jay__0/central_processing_unit__0/d_flip_flop__ir/en__x__5          |                                                                                                   |               22 |             64 |
|  clk_100mhz_IBUF_BUFG                                   | jay__0/central_processing_unit__0/d_flip_flop__ir/en__x__6          |                                                                                                   |               21 |             64 |
|  clk_100mhz_IBUF_BUFG                                   | jay__0/central_processing_unit__0/d_flip_flop__ir/en__x__7          |                                                                                                   |               27 |             64 |
|  clk_100mhz_IBUF_BUFG                                   | jay__0/central_processing_unit__0/d_flip_flop__ir/en__x__8          |                                                                                                   |               28 |             64 |
|  clk_100mhz_IBUF_BUFG                                   | jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[10]_2       |                                                                                                   |               30 |             64 |
|  clk_100mhz_IBUF_BUFG                                   | jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[10]_3       |                                                                                                   |               35 |             64 |
|  clk_100mhz_IBUF_BUFG                                   | jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[15]_0       |                                                                                                   |               20 |             64 |
|  clk_100mhz_IBUF_BUFG                                   | jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[15]_2       |                                                                                                   |               22 |             64 |
|  clk_100mhz_IBUF_BUFG                                   | jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[24]_0       |                                                                                                   |               24 |             64 |
|  clk_100mhz_IBUF_BUFG                                   | jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[6]_0        |                                                                                                   |               23 |             64 |
|  clk_100mhz_IBUF_BUFG                                   | jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[6]_1        |                                                                                                   |               35 |             64 |
|  n_2_3970_BUFG                                          |                                                                     |                                                                                                   |               31 |             64 |
|  n_0_1094_BUFG                                          |                                                                     |                                                                                                   |               38 |             64 |
|  n_1_2774_BUFG                                          |                                                                     |                                                                                                   |               27 |             64 |
|  clk_100mhz_IBUF_BUFG                                   | jay__0/central_processing_unit__0/d_flip_flop__ir/en__x__29         |                                                                                                   |               27 |             64 |
|  clk_100mhz_IBUF_BUFG                                   | jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[4]_6[0]  | btnc_IBUF                                                                                         |               23 |             64 |
|  clk_100mhz_IBUF_BUFG                                   | jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[7]_1[0]  | btnc_IBUF                                                                                         |               15 |             64 |
|  clk_100mhz_IBUF_BUFG                                   | jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[7]_5[0]  | btnc_IBUF                                                                                         |               22 |             64 |
|  clk_100mhz_IBUF_BUFG                                   | jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[7]_6[0]  | btnc_IBUF                                                                                         |               19 |             64 |
|  clk_100mhz_IBUF_BUFG                                   | jay__0/central_processing_unit__0/d_flip_flop__ir/en__x__12         |                                                                                                   |               28 |             64 |
|  clk_100mhz_IBUF_BUFG                                   | jay__0/central_processing_unit__0/d_flip_flop__ir/en__x__1          |                                                                                                   |               24 |             64 |
|  clk_100mhz_IBUF_BUFG                                   | jay__0/central_processing_unit__0/d_flip_flop__ir/en__x__14         |                                                                                                   |               24 |             64 |
|  clk_100mhz_IBUF_BUFG                                   | jay__0/central_processing_unit__0/d_flip_flop__ir/en__x__15         |                                                                                                   |               27 |             64 |
|  clk_100mhz_IBUF_BUFG                                   | jay__0/central_processing_unit__0/d_flip_flop__ir/en__x__16         |                                                                                                   |               28 |             64 |
|  clk_100mhz_IBUF_BUFG                                   | jay__0/central_processing_unit__0/d_flip_flop__ir/en__x__18         |                                                                                                   |               27 |             64 |
|  clk_100mhz_IBUF_BUFG                                   | jay__0/central_processing_unit__0/d_flip_flop__ir/en__x__19         |                                                                                                   |               22 |             64 |
|  clk_100mhz_IBUF_BUFG                                   | jay__0/central_processing_unit__0/d_flip_flop__ir/en__x__2          |                                                                                                   |               24 |             64 |
|  clk_100mhz_IBUF_BUFG                                   | jay__0/central_processing_unit__0/d_flip_flop__ir/en__x__20         |                                                                                                   |               27 |             64 |
|  clk_100mhz_IBUF_BUFG                                   | jay__0/central_processing_unit__0/d_flip_flop__ir/en__x__21         |                                                                                                   |               30 |             64 |
|  clk_100mhz_IBUF_BUFG                                   | jay__0/central_processing_unit__0/d_flip_flop__ir/en__x__24         |                                                                                                   |               28 |             64 |
|  clk_100mhz_IBUF_BUFG                                   | jay__0/central_processing_unit__0/d_flip_flop__ir/en__x__26         |                                                                                                   |               26 |             64 |
|  clk_100mhz_IBUF_BUFG                                   | jay__0/central_processing_unit__0/d_flip_flop__ir/en__x__27         |                                                                                                   |               28 |             64 |
|  clk_100mhz_IBUF_BUFG                                   | jay__0/central_processing_unit__0/d_flip_flop__ir/en__x__28         |                                                                                                   |               24 |             64 |
|  clk_100mhz_IBUF_BUFG                                   |                                                                     |                                                                                                   |               59 |            144 |
|  clk_100mhz_IBUF_BUFG                                   |                                                                     | btnc_IBUF                                                                                         |              118 |            286 |
+---------------------------------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+------------------+----------------+


