Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Jan 12 01:00:49 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing_summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_accum_1/post_place_timing_summary.rpt
| Design       : td_fused_top_tdf3_accum_1
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 35 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 53 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.062        0.000                      0                  547        0.177        0.000                      0                  547        4.500        0.000                       0                   312  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.062        0.000                      0                  547        0.177        0.000                      0                  547        4.500        0.000                       0                   312  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.062ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.177ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.062ns  (required time - arrival time)
  Source:                 hadd_16ns_16ns_16_2_full_dsp_1_U255/din0_buf1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            psum_7_08_reg_180_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.664ns  (logic 2.849ns (29.481%)  route 6.815ns (70.519%))
  Logic Levels:           14  (CARRY4=3 LUT3=2 LUT4=2 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.669ns = ( 10.669 - 10.000 ) 
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=311, unset)          0.704     0.704    hadd_16ns_16ns_16_2_full_dsp_1_U255/ap_clk
    SLICE_X34Y66         FDRE                                         r  hadd_16ns_16ns_16_2_full_dsp_1_U255/din0_buf1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y66         FDRE (Prop_fdre_C_Q)         0.393     1.097 r  hadd_16ns_16ns_16_2_full_dsp_1_U255/din0_buf1_reg[3]/Q
                         net (fo=4, estimated)        0.608     1.705    hadd_16ns_16ns_16_2_full_dsp_1_U255/td_fused_top_ap_hadd_0_full_dsp_16_u/u_FPAddSub/AlignModule/din0_buf1[3]
    SLICE_X34Y67         LUT4 (Prop_lut4_I0_O)        0.097     1.802 r  hadd_16ns_16ns_16_2_full_dsp_1_U255/td_fused_top_ap_hadd_0_full_dsp_16_u/u_FPAddSub/AlignModule/MaxAB_carry_i_7__0/O
                         net (fo=1, routed)           0.000     1.802    hadd_16ns_16ns_16_2_full_dsp_1_U255/td_fused_top_ap_hadd_0_full_dsp_16_u/u_FPAddSub/AlignModule/MaxAB_carry_i_7__0_n_0
    SLICE_X34Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     2.204 r  hadd_16ns_16ns_16_2_full_dsp_1_U255/td_fused_top_ap_hadd_0_full_dsp_16_u/u_FPAddSub/AlignModule/MaxAB_carry/CO[3]
                         net (fo=1, estimated)        0.000     2.204    hadd_16ns_16ns_16_2_full_dsp_1_U255/td_fused_top_ap_hadd_0_full_dsp_16_u/u_FPAddSub/AlignModule/MaxAB_carry_n_0
    SLICE_X34Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     2.296 r  hadd_16ns_16ns_16_2_full_dsp_1_U255/td_fused_top_ap_hadd_0_full_dsp_16_u/u_FPAddSub/AlignModule/MaxAB_carry__0/CO[3]
                         net (fo=52, estimated)       0.485     2.781    hadd_16ns_16ns_16_2_full_dsp_1_U255/u_FPAddSub/MaxAB_1
    SLICE_X35Y67         LUT3 (Prop_lut3_I1_O)        0.097     2.878 r  hadd_16ns_16ns_16_2_full_dsp_1_U255/psum_7_08_reg_180[9]_i_37/O
                         net (fo=2, estimated)        0.693     3.571    hadd_16ns_16ns_16_2_full_dsp_1_U255/psum_7_08_reg_180[9]_i_37_n_0
    SLICE_X34Y69         LUT5 (Prop_lut5_I3_O)        0.098     3.669 f  hadd_16ns_16ns_16_2_full_dsp_1_U255/psum_7_08_reg_180[5]_i_33/O
                         net (fo=4, estimated)        0.409     4.078    hadd_16ns_16ns_16_2_full_dsp_1_U255/psum_7_08_reg_180[5]_i_33_n_0
    SLICE_X35Y67         LUT5 (Prop_lut5_I4_O)        0.250     4.328 r  hadd_16ns_16ns_16_2_full_dsp_1_U255/psum_7_08_reg_180[2]_i_12/O
                         net (fo=2, estimated)        0.421     4.749    hadd_16ns_16ns_16_2_full_dsp_1_U255/psum_7_08_reg_180[2]_i_12_n_0
    SLICE_X36Y66         LUT6 (Prop_lut6_I1_O)        0.097     4.846 r  hadd_16ns_16ns_16_2_full_dsp_1_U255/psum_7_08_reg_180[2]_i_4/O
                         net (fo=2, estimated)        0.324     5.170    hadd_16ns_16ns_16_2_full_dsp_1_U255/psum_7_08_reg_180[2]_i_4_n_0
    SLICE_X36Y67         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.332     5.502 f  hadd_16ns_16ns_16_2_full_dsp_1_U255/psum_7_08_reg_180_reg[2]_i_2/O[3]
                         net (fo=11, estimated)       0.739     6.241    td_fused_top_ap_hadd_0_full_dsp_16_u/u_FPAddSub/pipe_5_1[7]
    SLICE_X38Y69         LUT3 (Prop_lut3_I1_O)        0.225     6.466 f  psum_7_08_reg_180[9]_i_16/O
                         net (fo=1, estimated)        0.414     6.880    psum_7_08_reg_180[9]_i_16_n_0
    SLICE_X38Y70         LUT5 (Prop_lut5_I4_O)        0.234     7.114 r  psum_7_08_reg_180[9]_i_4/O
                         net (fo=12, estimated)       0.733     7.847    hadd_16ns_16ns_16_2_full_dsp_1_U255/psum_3_reg_568_reg[10]
    SLICE_X38Y72         LUT4 (Prop_lut4_I3_O)        0.100     7.947 r  hadd_16ns_16ns_16_2_full_dsp_1_U255/psum_7_08_reg_180[14]_i_17/O
                         net (fo=2, estimated)        0.305     8.252    hadd_16ns_16ns_16_2_full_dsp_1_U255/psum_7_08_reg_180[14]_i_17_n_0
    SLICE_X38Y71         LUT6 (Prop_lut6_I2_O)        0.234     8.486 r  hadd_16ns_16ns_16_2_full_dsp_1_U255/psum_7_08_reg_180[14]_i_6/O
                         net (fo=1, estimated)        0.384     8.870    hadd_16ns_16ns_16_2_full_dsp_1_U255/psum_7_08_reg_180[14]_i_6_n_0
    SLICE_X38Y72         LUT6 (Prop_lut6_I0_O)        0.097     8.967 r  hadd_16ns_16ns_16_2_full_dsp_1_U255/psum_7_08_reg_180[14]_i_3/O
                         net (fo=1, estimated)        0.583     9.550    hadd_16ns_16ns_16_2_full_dsp_1_U255/psum_7_08_reg_180[14]_i_3_n_0
    SLICE_X37Y72         LUT5 (Prop_lut5_I0_O)        0.101     9.651 r  hadd_16ns_16ns_16_2_full_dsp_1_U255/psum_7_08_reg_180[14]_i_2/O
                         net (fo=4, estimated)        0.717    10.368    hadd_16ns_16ns_16_2_full_dsp_1_U255_n_17
    SLICE_X37Y71         FDRE                                         r  psum_7_08_reg_180_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=311, unset)          0.669    10.669    ap_clk
    SLICE_X37Y71         FDRE                                         r  psum_7_08_reg_180_reg[14]/C
                         clock pessimism              0.000    10.669    
                         clock uncertainty           -0.035    10.633    
    SLICE_X37Y71         FDRE (Setup_fdre_C_D)       -0.203    10.430    psum_7_08_reg_180_reg[14]
  -------------------------------------------------------------------
                         required time                         10.430    
                         arrival time                         -10.368    
  -------------------------------------------------------------------
                         slack                                  0.062    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 psum_5_reg_588_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            psum_5_06_reg_204_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.461%)  route 0.128ns (47.539%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.411ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=311, unset)          0.411     0.411    ap_clk
    SLICE_X41Y67         FDRE                                         r  psum_5_reg_588_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y67         FDRE (Prop_fdre_C_Q)         0.141     0.552 r  psum_5_reg_588_reg[3]/Q
                         net (fo=1, estimated)        0.128     0.679    psum_5_reg_588[3]
    SLICE_X41Y66         FDRE                                         r  psum_5_06_reg_204_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=311, unset)          0.432     0.432    ap_clk
    SLICE_X41Y66         FDRE                                         r  psum_5_06_reg_204_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X41Y66         FDRE (Hold_fdre_C_D)         0.070     0.502    psum_5_06_reg_204_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.679    
  -------------------------------------------------------------------
                         slack                                  0.177    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y72  ap_CS_fsm_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y72  ap_CS_fsm_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y72  ap_CS_fsm_reg[6]/C



