 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 50
Design : FIFO
Version: Q-2019.12
Date   : Wed Feb  1 14:03:07 2023
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: ss0p95v25c   Library: saed32rvt_ss0p95v25c
	Parasitic source    : LPE
	Parasitic mode      : RealRC
	Extraction mode     : MIN_MAX
	Extraction derating : 125/125/125

Information: Percent of Arnoldi-based delays = 25.36%

Information: Percent of CCS-based delays = 12.95%

  Startpoint: fcounter_reg[1]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fcounter_reg[31]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  fcounter_reg[1]/CLK (DFFARX1_RVT)        0.00       0.00 r
  fcounter_reg[1]/Q (DFFARX1_RVT)          0.19       0.19 f
  sub_94/A[1] (FIFO_DW01_dec_0)            0.00       0.19 f
  sub_94/U91/Y (OR2X1_RVT)                 0.09 &     0.29 f
  sub_94/U90/Y (OR2X1_RVT)                 0.08 &     0.36 f
  sub_94/U89/Y (OR2X1_RVT)                 0.08 &     0.45 f
  sub_94/U88/Y (OR2X1_RVT)                 0.08 &     0.53 f
  sub_94/U87/Y (OR2X1_RVT)                 0.08 &     0.61 f
  sub_94/U86/Y (OR2X1_RVT)                 0.08 &     0.69 f
  sub_94/U85/Y (OR2X1_RVT)                 0.08 &     0.77 f
  sub_94/U84/Y (OR2X1_RVT)                 0.08 &     0.85 f
  sub_94/U83/Y (OR2X1_RVT)                 0.08 &     0.93 f
  sub_94/U82/Y (OR2X1_RVT)                 0.08 &     1.00 f
  sub_94/U80/Y (OR2X1_RVT)                 0.08 &     1.08 f
  sub_94/U78/Y (OR2X1_RVT)                 0.08 &     1.16 f
  sub_94/U76/Y (OR2X1_RVT)                 0.08 &     1.24 f
  sub_94/U74/Y (OR2X1_RVT)                 0.08 &     1.32 f
  sub_94/U72/Y (OR2X1_RVT)                 0.08 &     1.40 f
  sub_94/U70/Y (OR2X1_RVT)                 0.08 &     1.48 f
  sub_94/U68/Y (OR2X1_RVT)                 0.08 &     1.56 f
  sub_94/U66/Y (OR2X1_RVT)                 0.08 &     1.64 f
  sub_94/U64/Y (OR2X1_RVT)                 0.08 &     1.72 f
  sub_94/U61/Y (OR2X1_RVT)                 0.08 &     1.80 f
  sub_94/U59/Y (OR2X1_RVT)                 0.08 &     1.88 f
  sub_94/U57/Y (OR2X1_RVT)                 0.08 &     1.97 f
  sub_94/U55/Y (OR2X1_RVT)                 0.08 &     2.05 f
  sub_94/U53/Y (OR2X1_RVT)                 0.08 &     2.13 f
  sub_94/U51/Y (OR2X1_RVT)                 0.08 &     2.20 f
  sub_94/U49/Y (OR2X1_RVT)                 0.08 &     2.28 f
  sub_94/U47/Y (OR2X1_RVT)                 0.08 &     2.36 f
  sub_94/U45/Y (OR2X1_RVT)                 0.09 &     2.45 f
  sub_94/U43/Y (OR2X1_RVT)                 0.08 &     2.53 f
  sub_94/U39/Y (OR2X1_RVT)                 0.07 &     2.60 f
  sub_94/U38/Y (XNOR2X1_RVT)               0.11 &     2.72 r
  sub_94/SUM[31] (FIFO_DW01_dec_0)         0.00       2.72 r
  U206/Y (AO222X1_RVT)                     0.12 &     2.84 r
  fcounter_reg[31]/D (DFFARX1_RVT)         0.00 &     2.84 r
  data arrival time                                   2.84

  clock ideal_clock1 (rise edge)          15.20      15.20
  clock network delay (ideal)              0.00      15.20
  clock uncertainty                       -0.10      15.10
  fcounter_reg[31]/CLK (DFFARX1_RVT)       0.00      15.10 r
  library setup time                      -0.07      15.03
  data required time                                 15.03
  -----------------------------------------------------------
  data required time                                 15.03
  data arrival time                                  -2.84
  -----------------------------------------------------------
  slack (MET)                                        12.19


  Startpoint: fcounter_reg[1]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fcounter_reg[30]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  fcounter_reg[1]/CLK (DFFARX1_RVT)        0.00       0.00 r
  fcounter_reg[1]/Q (DFFARX1_RVT)          0.19       0.19 f
  sub_94/A[1] (FIFO_DW01_dec_0)            0.00       0.19 f
  sub_94/U91/Y (OR2X1_RVT)                 0.09 &     0.29 f
  sub_94/U90/Y (OR2X1_RVT)                 0.08 &     0.36 f
  sub_94/U89/Y (OR2X1_RVT)                 0.08 &     0.45 f
  sub_94/U88/Y (OR2X1_RVT)                 0.08 &     0.53 f
  sub_94/U87/Y (OR2X1_RVT)                 0.08 &     0.61 f
  sub_94/U86/Y (OR2X1_RVT)                 0.08 &     0.69 f
  sub_94/U85/Y (OR2X1_RVT)                 0.08 &     0.77 f
  sub_94/U84/Y (OR2X1_RVT)                 0.08 &     0.85 f
  sub_94/U83/Y (OR2X1_RVT)                 0.08 &     0.93 f
  sub_94/U82/Y (OR2X1_RVT)                 0.08 &     1.00 f
  sub_94/U80/Y (OR2X1_RVT)                 0.08 &     1.08 f
  sub_94/U78/Y (OR2X1_RVT)                 0.08 &     1.16 f
  sub_94/U76/Y (OR2X1_RVT)                 0.08 &     1.24 f
  sub_94/U74/Y (OR2X1_RVT)                 0.08 &     1.32 f
  sub_94/U72/Y (OR2X1_RVT)                 0.08 &     1.40 f
  sub_94/U70/Y (OR2X1_RVT)                 0.08 &     1.48 f
  sub_94/U68/Y (OR2X1_RVT)                 0.08 &     1.56 f
  sub_94/U66/Y (OR2X1_RVT)                 0.08 &     1.64 f
  sub_94/U64/Y (OR2X1_RVT)                 0.08 &     1.72 f
  sub_94/U61/Y (OR2X1_RVT)                 0.08 &     1.80 f
  sub_94/U59/Y (OR2X1_RVT)                 0.08 &     1.88 f
  sub_94/U57/Y (OR2X1_RVT)                 0.08 &     1.97 f
  sub_94/U55/Y (OR2X1_RVT)                 0.08 &     2.05 f
  sub_94/U53/Y (OR2X1_RVT)                 0.08 &     2.13 f
  sub_94/U51/Y (OR2X1_RVT)                 0.08 &     2.20 f
  sub_94/U49/Y (OR2X1_RVT)                 0.08 &     2.28 f
  sub_94/U47/Y (OR2X1_RVT)                 0.08 &     2.36 f
  sub_94/U45/Y (OR2X1_RVT)                 0.09 &     2.45 f
  sub_94/U43/Y (OR2X1_RVT)                 0.08 &     2.53 f
  sub_94/U1/Y (INVX1_RVT)                  0.04 &     2.57 r
  sub_94/U40/Y (XOR2X1_RVT)                0.13 &     2.70 f
  sub_94/SUM[30] (FIFO_DW01_dec_0)         0.00       2.70 f
  U199/Y (AO222X1_RVT)                     0.10 &     2.80 f
  fcounter_reg[30]/D (DFFARX1_RVT)         0.00 &     2.80 f
  data arrival time                                   2.80

  clock ideal_clock1 (rise edge)          15.20      15.20
  clock network delay (ideal)              0.00      15.20
  clock uncertainty                       -0.10      15.10
  fcounter_reg[30]/CLK (DFFARX1_RVT)       0.00      15.10 r
  library setup time                      -0.06      15.04
  data required time                                 15.04
  -----------------------------------------------------------
  data required time                                 15.04
  data arrival time                                  -2.80
  -----------------------------------------------------------
  slack (MET)                                        12.24


  Startpoint: fcounter_reg[1]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fcounter_reg[29]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  fcounter_reg[1]/CLK (DFFARX1_RVT)        0.00       0.00 r
  fcounter_reg[1]/Q (DFFARX1_RVT)          0.19       0.19 f
  sub_94/A[1] (FIFO_DW01_dec_0)            0.00       0.19 f
  sub_94/U91/Y (OR2X1_RVT)                 0.09 &     0.29 f
  sub_94/U90/Y (OR2X1_RVT)                 0.08 &     0.36 f
  sub_94/U89/Y (OR2X1_RVT)                 0.08 &     0.45 f
  sub_94/U88/Y (OR2X1_RVT)                 0.08 &     0.53 f
  sub_94/U87/Y (OR2X1_RVT)                 0.08 &     0.61 f
  sub_94/U86/Y (OR2X1_RVT)                 0.08 &     0.69 f
  sub_94/U85/Y (OR2X1_RVT)                 0.08 &     0.77 f
  sub_94/U84/Y (OR2X1_RVT)                 0.08 &     0.85 f
  sub_94/U83/Y (OR2X1_RVT)                 0.08 &     0.93 f
  sub_94/U82/Y (OR2X1_RVT)                 0.08 &     1.00 f
  sub_94/U80/Y (OR2X1_RVT)                 0.08 &     1.08 f
  sub_94/U78/Y (OR2X1_RVT)                 0.08 &     1.16 f
  sub_94/U76/Y (OR2X1_RVT)                 0.08 &     1.24 f
  sub_94/U74/Y (OR2X1_RVT)                 0.08 &     1.32 f
  sub_94/U72/Y (OR2X1_RVT)                 0.08 &     1.40 f
  sub_94/U70/Y (OR2X1_RVT)                 0.08 &     1.48 f
  sub_94/U68/Y (OR2X1_RVT)                 0.08 &     1.56 f
  sub_94/U66/Y (OR2X1_RVT)                 0.08 &     1.64 f
  sub_94/U64/Y (OR2X1_RVT)                 0.08 &     1.72 f
  sub_94/U61/Y (OR2X1_RVT)                 0.08 &     1.80 f
  sub_94/U59/Y (OR2X1_RVT)                 0.08 &     1.88 f
  sub_94/U57/Y (OR2X1_RVT)                 0.08 &     1.97 f
  sub_94/U55/Y (OR2X1_RVT)                 0.08 &     2.05 f
  sub_94/U53/Y (OR2X1_RVT)                 0.08 &     2.13 f
  sub_94/U51/Y (OR2X1_RVT)                 0.08 &     2.20 f
  sub_94/U49/Y (OR2X1_RVT)                 0.08 &     2.28 f
  sub_94/U47/Y (OR2X1_RVT)                 0.08 &     2.36 f
  sub_94/U45/Y (OR2X1_RVT)                 0.09 &     2.45 f
  sub_94/U43/Y (OR2X1_RVT)                 0.08 &     2.53 f
  sub_94/U1/Y (INVX1_RVT)                  0.04 &     2.57 r
  sub_94/U42/Y (AO21X1_RVT)                0.05 &     2.62 r
  sub_94/SUM[29] (FIFO_DW01_dec_0)         0.00       2.62 r
  U200/Y (AO222X1_RVT)                     0.11 &     2.73 r
  fcounter_reg[29]/D (DFFARX1_RVT)         0.00 &     2.73 r
  data arrival time                                   2.73

  clock ideal_clock1 (rise edge)          15.20      15.20
  clock network delay (ideal)              0.00      15.20
  clock uncertainty                       -0.10      15.10
  fcounter_reg[29]/CLK (DFFARX1_RVT)       0.00      15.10 r
  library setup time                      -0.07      15.03
  data required time                                 15.03
  -----------------------------------------------------------
  data required time                                 15.03
  data arrival time                                  -2.73
  -----------------------------------------------------------
  slack (MET)                                        12.29


  Startpoint: fcounter_reg[1]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fcounter_reg[28]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  fcounter_reg[1]/CLK (DFFARX1_RVT)        0.00       0.00 r
  fcounter_reg[1]/Q (DFFARX1_RVT)          0.19       0.19 f
  sub_94/A[1] (FIFO_DW01_dec_0)            0.00       0.19 f
  sub_94/U91/Y (OR2X1_RVT)                 0.09 &     0.29 f
  sub_94/U90/Y (OR2X1_RVT)                 0.08 &     0.36 f
  sub_94/U89/Y (OR2X1_RVT)                 0.08 &     0.45 f
  sub_94/U88/Y (OR2X1_RVT)                 0.08 &     0.53 f
  sub_94/U87/Y (OR2X1_RVT)                 0.08 &     0.61 f
  sub_94/U86/Y (OR2X1_RVT)                 0.08 &     0.69 f
  sub_94/U85/Y (OR2X1_RVT)                 0.08 &     0.77 f
  sub_94/U84/Y (OR2X1_RVT)                 0.08 &     0.85 f
  sub_94/U83/Y (OR2X1_RVT)                 0.08 &     0.93 f
  sub_94/U82/Y (OR2X1_RVT)                 0.08 &     1.00 f
  sub_94/U80/Y (OR2X1_RVT)                 0.08 &     1.08 f
  sub_94/U78/Y (OR2X1_RVT)                 0.08 &     1.16 f
  sub_94/U76/Y (OR2X1_RVT)                 0.08 &     1.24 f
  sub_94/U74/Y (OR2X1_RVT)                 0.08 &     1.32 f
  sub_94/U72/Y (OR2X1_RVT)                 0.08 &     1.40 f
  sub_94/U70/Y (OR2X1_RVT)                 0.08 &     1.48 f
  sub_94/U68/Y (OR2X1_RVT)                 0.08 &     1.56 f
  sub_94/U66/Y (OR2X1_RVT)                 0.08 &     1.64 f
  sub_94/U64/Y (OR2X1_RVT)                 0.08 &     1.72 f
  sub_94/U61/Y (OR2X1_RVT)                 0.08 &     1.80 f
  sub_94/U59/Y (OR2X1_RVT)                 0.08 &     1.88 f
  sub_94/U57/Y (OR2X1_RVT)                 0.08 &     1.97 f
  sub_94/U55/Y (OR2X1_RVT)                 0.08 &     2.05 f
  sub_94/U53/Y (OR2X1_RVT)                 0.08 &     2.13 f
  sub_94/U51/Y (OR2X1_RVT)                 0.08 &     2.20 f
  sub_94/U49/Y (OR2X1_RVT)                 0.08 &     2.28 f
  sub_94/U47/Y (OR2X1_RVT)                 0.08 &     2.36 f
  sub_94/U45/Y (OR2X1_RVT)                 0.09 &     2.45 f
  sub_94/U24/Y (INVX1_RVT)                 0.03 &     2.48 r
  sub_94/U44/Y (AO21X1_RVT)                0.05 &     2.53 r
  sub_94/SUM[28] (FIFO_DW01_dec_0)         0.00       2.53 r
  U201/Y (AO222X1_RVT)                     0.12 &     2.65 r
  fcounter_reg[28]/D (DFFARX1_RVT)         0.00 &     2.65 r
  data arrival time                                   2.65

  clock ideal_clock1 (rise edge)          15.20      15.20
  clock network delay (ideal)              0.00      15.20
  clock uncertainty                       -0.10      15.10
  fcounter_reg[28]/CLK (DFFARX1_RVT)       0.00      15.10 r
  library setup time                      -0.07      15.03
  data required time                                 15.03
  -----------------------------------------------------------
  data required time                                 15.03
  data arrival time                                  -2.65
  -----------------------------------------------------------
  slack (MET)                                        12.38


  Startpoint: fcounter_reg[1]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fcounter_reg[27]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  fcounter_reg[1]/CLK (DFFARX1_RVT)        0.00       0.00 r
  fcounter_reg[1]/Q (DFFARX1_RVT)          0.19       0.19 f
  sub_94/A[1] (FIFO_DW01_dec_0)            0.00       0.19 f
  sub_94/U91/Y (OR2X1_RVT)                 0.09 &     0.29 f
  sub_94/U90/Y (OR2X1_RVT)                 0.08 &     0.36 f
  sub_94/U89/Y (OR2X1_RVT)                 0.08 &     0.45 f
  sub_94/U88/Y (OR2X1_RVT)                 0.08 &     0.53 f
  sub_94/U87/Y (OR2X1_RVT)                 0.08 &     0.61 f
  sub_94/U86/Y (OR2X1_RVT)                 0.08 &     0.69 f
  sub_94/U85/Y (OR2X1_RVT)                 0.08 &     0.77 f
  sub_94/U84/Y (OR2X1_RVT)                 0.08 &     0.85 f
  sub_94/U83/Y (OR2X1_RVT)                 0.08 &     0.93 f
  sub_94/U82/Y (OR2X1_RVT)                 0.08 &     1.00 f
  sub_94/U80/Y (OR2X1_RVT)                 0.08 &     1.08 f
  sub_94/U78/Y (OR2X1_RVT)                 0.08 &     1.16 f
  sub_94/U76/Y (OR2X1_RVT)                 0.08 &     1.24 f
  sub_94/U74/Y (OR2X1_RVT)                 0.08 &     1.32 f
  sub_94/U72/Y (OR2X1_RVT)                 0.08 &     1.40 f
  sub_94/U70/Y (OR2X1_RVT)                 0.08 &     1.48 f
  sub_94/U68/Y (OR2X1_RVT)                 0.08 &     1.56 f
  sub_94/U66/Y (OR2X1_RVT)                 0.08 &     1.64 f
  sub_94/U64/Y (OR2X1_RVT)                 0.08 &     1.72 f
  sub_94/U61/Y (OR2X1_RVT)                 0.08 &     1.80 f
  sub_94/U59/Y (OR2X1_RVT)                 0.08 &     1.88 f
  sub_94/U57/Y (OR2X1_RVT)                 0.08 &     1.97 f
  sub_94/U55/Y (OR2X1_RVT)                 0.08 &     2.05 f
  sub_94/U53/Y (OR2X1_RVT)                 0.08 &     2.13 f
  sub_94/U51/Y (OR2X1_RVT)                 0.08 &     2.20 f
  sub_94/U49/Y (OR2X1_RVT)                 0.08 &     2.28 f
  sub_94/U47/Y (OR2X1_RVT)                 0.08 &     2.36 f
  sub_94/U25/Y (INVX1_RVT)                 0.03 &     2.39 r
  sub_94/U46/Y (AO21X1_RVT)                0.05 &     2.44 r
  sub_94/SUM[27] (FIFO_DW01_dec_0)         0.00       2.44 r
  U202/Y (AO222X1_RVT)                     0.11 &     2.55 r
  fcounter_reg[27]/D (DFFARX1_RVT)         0.00 &     2.55 r
  data arrival time                                   2.55

  clock ideal_clock1 (rise edge)          15.20      15.20
  clock network delay (ideal)              0.00      15.20
  clock uncertainty                       -0.10      15.10
  fcounter_reg[27]/CLK (DFFARX1_RVT)       0.00      15.10 r
  library setup time                      -0.07      15.03
  data required time                                 15.03
  -----------------------------------------------------------
  data required time                                 15.03
  data arrival time                                  -2.55
  -----------------------------------------------------------
  slack (MET)                                        12.48


  Startpoint: rd_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: rd_ptr_reg[31]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  rd_ptr_reg[0]/CLK (DFFARX1_RVT)          0.00       0.00 r
  rd_ptr_reg[0]/Q (DFFARX1_RVT)            0.21       0.21 r
  add_88/A[0] (FIFO_DW01_inc_1)            0.00       0.21 r
  add_88/U1_1_1/C1 (HADDX1_RVT)            0.08 &     0.29 r
  add_88/U1_1_2/C1 (HADDX1_RVT)            0.07 &     0.37 r
  add_88/U1_1_3/C1 (HADDX1_RVT)            0.07 &     0.43 r
  add_88/U1_1_4/C1 (HADDX1_RVT)            0.07 &     0.51 r
  add_88/U1_1_5/C1 (HADDX1_RVT)            0.07 &     0.58 r
  add_88/U1_1_6/C1 (HADDX1_RVT)            0.07 &     0.65 r
  add_88/U1_1_7/C1 (HADDX1_RVT)            0.08 &     0.72 r
  add_88/U1_1_8/C1 (HADDX1_RVT)            0.07 &     0.79 r
  add_88/U1_1_9/C1 (HADDX1_RVT)            0.08 &     0.87 r
  add_88/U1_1_10/C1 (HADDX1_RVT)           0.08 &     0.95 r
  add_88/U1_1_11/C1 (HADDX1_RVT)           0.07 &     1.02 r
  add_88/U1_1_12/C1 (HADDX1_RVT)           0.08 &     1.10 r
  add_88/U1_1_13/C1 (HADDX1_RVT)           0.08 &     1.17 r
  add_88/U1_1_14/C1 (HADDX1_RVT)           0.07 &     1.24 r
  add_88/U1_1_15/C1 (HADDX1_RVT)           0.07 &     1.32 r
  add_88/U1_1_16/C1 (HADDX1_RVT)           0.07 &     1.39 r
  add_88/U1_1_17/C1 (HADDX1_RVT)           0.07 &     1.46 r
  add_88/U1_1_18/C1 (HADDX1_RVT)           0.07 &     1.53 r
  add_88/U1_1_19/C1 (HADDX1_RVT)           0.07 &     1.60 r
  add_88/U1_1_20/C1 (HADDX1_RVT)           0.07 &     1.67 r
  add_88/U1_1_21/C1 (HADDX1_RVT)           0.07 &     1.74 r
  add_88/U1_1_22/C1 (HADDX1_RVT)           0.07 &     1.82 r
  add_88/U1_1_23/C1 (HADDX1_RVT)           0.07 &     1.88 r
  add_88/U1_1_24/C1 (HADDX1_RVT)           0.07 &     1.95 r
  add_88/U1_1_25/C1 (HADDX1_RVT)           0.07 &     2.02 r
  add_88/U1_1_26/C1 (HADDX1_RVT)           0.07 &     2.09 r
  add_88/U1_1_27/C1 (HADDX1_RVT)           0.07 &     2.17 r
  add_88/U1_1_28/C1 (HADDX1_RVT)           0.07 &     2.23 r
  add_88/U1_1_29/C1 (HADDX1_RVT)           0.07 &     2.30 r
  add_88/U1_1_30/C1 (HADDX1_RVT)           0.07 &     2.37 r
  add_88/U2/Y (XOR2X1_RVT)                 0.12 &     2.49 f
  add_88/SUM[31] (FIFO_DW01_inc_1)         0.00       2.49 f
  U235/Y (AO22X1_RVT)                      0.06 &     2.56 f
  rd_ptr_reg[31]/D (DFFARX1_RVT)           0.00 &     2.56 f
  data arrival time                                   2.56

  clock ideal_clock1 (rise edge)          15.20      15.20
  clock network delay (ideal)              0.00      15.20
  clock uncertainty                       -0.10      15.10
  rd_ptr_reg[31]/CLK (DFFARX1_RVT)         0.00      15.10 r
  library setup time                      -0.06      15.04
  data required time                                 15.04
  -----------------------------------------------------------
  data required time                                 15.04
  data arrival time                                  -2.56
  -----------------------------------------------------------
  slack (MET)                                        12.48


  Startpoint: wr_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: wr_ptr_reg[31]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  wr_ptr_reg[0]/CLK (DFFARX1_RVT)          0.00       0.00 r
  wr_ptr_reg[0]/Q (DFFARX1_RVT)            0.21       0.21 r
  add_85/A[0] (FIFO_DW01_inc_2)            0.00       0.21 r
  add_85/U1_1_1/C1 (HADDX1_RVT)            0.08 &     0.29 r
  add_85/U1_1_2/C1 (HADDX1_RVT)            0.07 &     0.36 r
  add_85/U1_1_3/C1 (HADDX1_RVT)            0.07 &     0.43 r
  add_85/U1_1_4/C1 (HADDX1_RVT)            0.07 &     0.50 r
  add_85/U1_1_5/C1 (HADDX1_RVT)            0.07 &     0.57 r
  add_85/U1_1_6/C1 (HADDX1_RVT)            0.07 &     0.64 r
  add_85/U1_1_7/C1 (HADDX1_RVT)            0.07 &     0.71 r
  add_85/U1_1_8/C1 (HADDX1_RVT)            0.07 &     0.78 r
  add_85/U1_1_9/C1 (HADDX1_RVT)            0.07 &     0.85 r
  add_85/U1_1_10/C1 (HADDX1_RVT)           0.07 &     0.93 r
  add_85/U1_1_11/C1 (HADDX1_RVT)           0.07 &     1.00 r
  add_85/U1_1_12/C1 (HADDX1_RVT)           0.07 &     1.07 r
  add_85/U1_1_13/C1 (HADDX1_RVT)           0.07 &     1.14 r
  add_85/U1_1_14/C1 (HADDX1_RVT)           0.07 &     1.21 r
  add_85/U1_1_15/C1 (HADDX1_RVT)           0.07 &     1.28 r
  add_85/U1_1_16/C1 (HADDX1_RVT)           0.07 &     1.35 r
  add_85/U1_1_17/C1 (HADDX1_RVT)           0.07 &     1.42 r
  add_85/U1_1_18/C1 (HADDX1_RVT)           0.07 &     1.49 r
  add_85/U1_1_19/C1 (HADDX1_RVT)           0.07 &     1.56 r
  add_85/U1_1_20/C1 (HADDX1_RVT)           0.07 &     1.64 r
  add_85/U1_1_21/C1 (HADDX1_RVT)           0.07 &     1.71 r
  add_85/U1_1_22/C1 (HADDX1_RVT)           0.07 &     1.77 r
  add_85/U1_1_23/C1 (HADDX1_RVT)           0.07 &     1.84 r
  add_85/U1_1_24/C1 (HADDX1_RVT)           0.07 &     1.91 r
  add_85/U1_1_25/C1 (HADDX1_RVT)           0.07 &     1.99 r
  add_85/U1_1_26/C1 (HADDX1_RVT)           0.07 &     2.06 r
  add_85/U1_1_27/C1 (HADDX1_RVT)           0.07 &     2.13 r
  add_85/U1_1_28/C1 (HADDX1_RVT)           0.07 &     2.20 r
  add_85/U1_1_29/C1 (HADDX1_RVT)           0.07 &     2.26 r
  add_85/U1_1_30/C1 (HADDX1_RVT)           0.07 &     2.34 r
  add_85/U2/Y (XOR2X1_RVT)                 0.13 &     2.46 f
  add_85/SUM[31] (FIFO_DW01_inc_2)         0.00       2.46 f
  U211/Y (AO22X1_RVT)                      0.07 &     2.53 f
  wr_ptr_reg[31]/D (DFFARX1_RVT)           0.00 &     2.53 f
  data arrival time                                   2.53

  clock ideal_clock1 (rise edge)          15.20      15.20
  clock network delay (ideal)              0.00      15.20
  clock uncertainty                       -0.10      15.10
  wr_ptr_reg[31]/CLK (DFFARX1_RVT)         0.00      15.10 r
  library setup time                      -0.06      15.04
  data required time                                 15.04
  -----------------------------------------------------------
  data required time                                 15.04
  data arrival time                                  -2.53
  -----------------------------------------------------------
  slack (MET)                                        12.51


  Startpoint: fcounter_reg[1]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fcounter_reg[26]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  fcounter_reg[1]/CLK (DFFARX1_RVT)        0.00       0.00 r
  fcounter_reg[1]/Q (DFFARX1_RVT)          0.19       0.19 f
  sub_94/A[1] (FIFO_DW01_dec_0)            0.00       0.19 f
  sub_94/U91/Y (OR2X1_RVT)                 0.09 &     0.29 f
  sub_94/U90/Y (OR2X1_RVT)                 0.08 &     0.36 f
  sub_94/U89/Y (OR2X1_RVT)                 0.08 &     0.45 f
  sub_94/U88/Y (OR2X1_RVT)                 0.08 &     0.53 f
  sub_94/U87/Y (OR2X1_RVT)                 0.08 &     0.61 f
  sub_94/U86/Y (OR2X1_RVT)                 0.08 &     0.69 f
  sub_94/U85/Y (OR2X1_RVT)                 0.08 &     0.77 f
  sub_94/U84/Y (OR2X1_RVT)                 0.08 &     0.85 f
  sub_94/U83/Y (OR2X1_RVT)                 0.08 &     0.93 f
  sub_94/U82/Y (OR2X1_RVT)                 0.08 &     1.00 f
  sub_94/U80/Y (OR2X1_RVT)                 0.08 &     1.08 f
  sub_94/U78/Y (OR2X1_RVT)                 0.08 &     1.16 f
  sub_94/U76/Y (OR2X1_RVT)                 0.08 &     1.24 f
  sub_94/U74/Y (OR2X1_RVT)                 0.08 &     1.32 f
  sub_94/U72/Y (OR2X1_RVT)                 0.08 &     1.40 f
  sub_94/U70/Y (OR2X1_RVT)                 0.08 &     1.48 f
  sub_94/U68/Y (OR2X1_RVT)                 0.08 &     1.56 f
  sub_94/U66/Y (OR2X1_RVT)                 0.08 &     1.64 f
  sub_94/U64/Y (OR2X1_RVT)                 0.08 &     1.72 f
  sub_94/U61/Y (OR2X1_RVT)                 0.08 &     1.80 f
  sub_94/U59/Y (OR2X1_RVT)                 0.08 &     1.88 f
  sub_94/U57/Y (OR2X1_RVT)                 0.08 &     1.97 f
  sub_94/U55/Y (OR2X1_RVT)                 0.08 &     2.05 f
  sub_94/U53/Y (OR2X1_RVT)                 0.08 &     2.13 f
  sub_94/U51/Y (OR2X1_RVT)                 0.08 &     2.20 f
  sub_94/U49/Y (OR2X1_RVT)                 0.08 &     2.28 f
  sub_94/U26/Y (INVX1_RVT)                 0.03 &     2.31 r
  sub_94/U48/Y (AO21X1_RVT)                0.05 &     2.36 r
  sub_94/SUM[26] (FIFO_DW01_dec_0)         0.00       2.36 r
  U203/Y (AO222X1_RVT)                     0.11 &     2.47 r
  fcounter_reg[26]/D (DFFARX1_RVT)         0.00 &     2.47 r
  data arrival time                                   2.47

  clock ideal_clock1 (rise edge)          15.20      15.20
  clock network delay (ideal)              0.00      15.20
  clock uncertainty                       -0.10      15.10
  fcounter_reg[26]/CLK (DFFARX1_RVT)       0.00      15.10 r
  library setup time                      -0.07      15.03
  data required time                                 15.03
  -----------------------------------------------------------
  data required time                                 15.03
  data arrival time                                  -2.47
  -----------------------------------------------------------
  slack (MET)                                        12.56


  Startpoint: rd_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: rd_ptr_reg[30]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  rd_ptr_reg[0]/CLK (DFFARX1_RVT)          0.00       0.00 r
  rd_ptr_reg[0]/Q (DFFARX1_RVT)            0.21       0.21 r
  add_88/A[0] (FIFO_DW01_inc_1)            0.00       0.21 r
  add_88/U1_1_1/C1 (HADDX1_RVT)            0.08 &     0.29 r
  add_88/U1_1_2/C1 (HADDX1_RVT)            0.07 &     0.37 r
  add_88/U1_1_3/C1 (HADDX1_RVT)            0.07 &     0.43 r
  add_88/U1_1_4/C1 (HADDX1_RVT)            0.07 &     0.51 r
  add_88/U1_1_5/C1 (HADDX1_RVT)            0.07 &     0.58 r
  add_88/U1_1_6/C1 (HADDX1_RVT)            0.07 &     0.65 r
  add_88/U1_1_7/C1 (HADDX1_RVT)            0.08 &     0.72 r
  add_88/U1_1_8/C1 (HADDX1_RVT)            0.07 &     0.79 r
  add_88/U1_1_9/C1 (HADDX1_RVT)            0.08 &     0.87 r
  add_88/U1_1_10/C1 (HADDX1_RVT)           0.08 &     0.95 r
  add_88/U1_1_11/C1 (HADDX1_RVT)           0.07 &     1.02 r
  add_88/U1_1_12/C1 (HADDX1_RVT)           0.08 &     1.10 r
  add_88/U1_1_13/C1 (HADDX1_RVT)           0.08 &     1.17 r
  add_88/U1_1_14/C1 (HADDX1_RVT)           0.07 &     1.24 r
  add_88/U1_1_15/C1 (HADDX1_RVT)           0.07 &     1.32 r
  add_88/U1_1_16/C1 (HADDX1_RVT)           0.07 &     1.39 r
  add_88/U1_1_17/C1 (HADDX1_RVT)           0.07 &     1.46 r
  add_88/U1_1_18/C1 (HADDX1_RVT)           0.07 &     1.53 r
  add_88/U1_1_19/C1 (HADDX1_RVT)           0.07 &     1.60 r
  add_88/U1_1_20/C1 (HADDX1_RVT)           0.07 &     1.67 r
  add_88/U1_1_21/C1 (HADDX1_RVT)           0.07 &     1.74 r
  add_88/U1_1_22/C1 (HADDX1_RVT)           0.07 &     1.82 r
  add_88/U1_1_23/C1 (HADDX1_RVT)           0.07 &     1.88 r
  add_88/U1_1_24/C1 (HADDX1_RVT)           0.07 &     1.95 r
  add_88/U1_1_25/C1 (HADDX1_RVT)           0.07 &     2.02 r
  add_88/U1_1_26/C1 (HADDX1_RVT)           0.07 &     2.09 r
  add_88/U1_1_27/C1 (HADDX1_RVT)           0.07 &     2.17 r
  add_88/U1_1_28/C1 (HADDX1_RVT)           0.07 &     2.23 r
  add_88/U1_1_29/C1 (HADDX1_RVT)           0.07 &     2.30 r
  add_88/U1_1_30/SO (HADDX1_RVT)           0.11 &     2.41 f
  add_88/SUM[30] (FIFO_DW01_inc_1)         0.00       2.41 f
  U236/Y (AO22X1_RVT)                      0.06 &     2.47 f
  rd_ptr_reg[30]/D (DFFARX1_RVT)           0.00 &     2.47 f
  data arrival time                                   2.47

  clock ideal_clock1 (rise edge)          15.20      15.20
  clock network delay (ideal)              0.00      15.20
  clock uncertainty                       -0.10      15.10
  rd_ptr_reg[30]/CLK (DFFARX1_RVT)         0.00      15.10 r
  library setup time                      -0.06      15.04
  data required time                                 15.04
  -----------------------------------------------------------
  data required time                                 15.04
  data arrival time                                  -2.47
  -----------------------------------------------------------
  slack (MET)                                        12.57


  Startpoint: wr_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: wr_ptr_reg[30]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  wr_ptr_reg[0]/CLK (DFFARX1_RVT)          0.00       0.00 r
  wr_ptr_reg[0]/Q (DFFARX1_RVT)            0.21       0.21 r
  add_85/A[0] (FIFO_DW01_inc_2)            0.00       0.21 r
  add_85/U1_1_1/C1 (HADDX1_RVT)            0.08 &     0.29 r
  add_85/U1_1_2/C1 (HADDX1_RVT)            0.07 &     0.36 r
  add_85/U1_1_3/C1 (HADDX1_RVT)            0.07 &     0.43 r
  add_85/U1_1_4/C1 (HADDX1_RVT)            0.07 &     0.50 r
  add_85/U1_1_5/C1 (HADDX1_RVT)            0.07 &     0.57 r
  add_85/U1_1_6/C1 (HADDX1_RVT)            0.07 &     0.64 r
  add_85/U1_1_7/C1 (HADDX1_RVT)            0.07 &     0.71 r
  add_85/U1_1_8/C1 (HADDX1_RVT)            0.07 &     0.78 r
  add_85/U1_1_9/C1 (HADDX1_RVT)            0.07 &     0.85 r
  add_85/U1_1_10/C1 (HADDX1_RVT)           0.07 &     0.93 r
  add_85/U1_1_11/C1 (HADDX1_RVT)           0.07 &     1.00 r
  add_85/U1_1_12/C1 (HADDX1_RVT)           0.07 &     1.07 r
  add_85/U1_1_13/C1 (HADDX1_RVT)           0.07 &     1.14 r
  add_85/U1_1_14/C1 (HADDX1_RVT)           0.07 &     1.21 r
  add_85/U1_1_15/C1 (HADDX1_RVT)           0.07 &     1.28 r
  add_85/U1_1_16/C1 (HADDX1_RVT)           0.07 &     1.35 r
  add_85/U1_1_17/C1 (HADDX1_RVT)           0.07 &     1.42 r
  add_85/U1_1_18/C1 (HADDX1_RVT)           0.07 &     1.49 r
  add_85/U1_1_19/C1 (HADDX1_RVT)           0.07 &     1.56 r
  add_85/U1_1_20/C1 (HADDX1_RVT)           0.07 &     1.64 r
  add_85/U1_1_21/C1 (HADDX1_RVT)           0.07 &     1.71 r
  add_85/U1_1_22/C1 (HADDX1_RVT)           0.07 &     1.77 r
  add_85/U1_1_23/C1 (HADDX1_RVT)           0.07 &     1.84 r
  add_85/U1_1_24/C1 (HADDX1_RVT)           0.07 &     1.91 r
  add_85/U1_1_25/C1 (HADDX1_RVT)           0.07 &     1.99 r
  add_85/U1_1_26/C1 (HADDX1_RVT)           0.07 &     2.06 r
  add_85/U1_1_27/C1 (HADDX1_RVT)           0.07 &     2.13 r
  add_85/U1_1_28/C1 (HADDX1_RVT)           0.07 &     2.20 r
  add_85/U1_1_29/C1 (HADDX1_RVT)           0.07 &     2.26 r
  add_85/U1_1_30/SO (HADDX1_RVT)           0.11 &     2.37 f
  add_85/SUM[30] (FIFO_DW01_inc_2)         0.00       2.37 f
  U212/Y (AO22X1_RVT)                      0.06 &     2.43 f
  wr_ptr_reg[30]/D (DFFARX1_RVT)           0.00 &     2.43 f
  data arrival time                                   2.43

  clock ideal_clock1 (rise edge)          15.20      15.20
  clock network delay (ideal)              0.00      15.20
  clock uncertainty                       -0.10      15.10
  wr_ptr_reg[30]/CLK (DFFARX1_RVT)         0.00      15.10 r
  library setup time                      -0.06      15.04
  data required time                                 15.04
  -----------------------------------------------------------
  data required time                                 15.04
  data arrival time                                  -2.43
  -----------------------------------------------------------
  slack (MET)                                        12.60


  Startpoint: fcounter_reg[1]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fcounter_reg[25]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  fcounter_reg[1]/CLK (DFFARX1_RVT)        0.00       0.00 r
  fcounter_reg[1]/Q (DFFARX1_RVT)          0.19       0.19 f
  sub_94/A[1] (FIFO_DW01_dec_0)            0.00       0.19 f
  sub_94/U91/Y (OR2X1_RVT)                 0.09 &     0.29 f
  sub_94/U90/Y (OR2X1_RVT)                 0.08 &     0.36 f
  sub_94/U89/Y (OR2X1_RVT)                 0.08 &     0.45 f
  sub_94/U88/Y (OR2X1_RVT)                 0.08 &     0.53 f
  sub_94/U87/Y (OR2X1_RVT)                 0.08 &     0.61 f
  sub_94/U86/Y (OR2X1_RVT)                 0.08 &     0.69 f
  sub_94/U85/Y (OR2X1_RVT)                 0.08 &     0.77 f
  sub_94/U84/Y (OR2X1_RVT)                 0.08 &     0.85 f
  sub_94/U83/Y (OR2X1_RVT)                 0.08 &     0.93 f
  sub_94/U82/Y (OR2X1_RVT)                 0.08 &     1.00 f
  sub_94/U80/Y (OR2X1_RVT)                 0.08 &     1.08 f
  sub_94/U78/Y (OR2X1_RVT)                 0.08 &     1.16 f
  sub_94/U76/Y (OR2X1_RVT)                 0.08 &     1.24 f
  sub_94/U74/Y (OR2X1_RVT)                 0.08 &     1.32 f
  sub_94/U72/Y (OR2X1_RVT)                 0.08 &     1.40 f
  sub_94/U70/Y (OR2X1_RVT)                 0.08 &     1.48 f
  sub_94/U68/Y (OR2X1_RVT)                 0.08 &     1.56 f
  sub_94/U66/Y (OR2X1_RVT)                 0.08 &     1.64 f
  sub_94/U64/Y (OR2X1_RVT)                 0.08 &     1.72 f
  sub_94/U61/Y (OR2X1_RVT)                 0.08 &     1.80 f
  sub_94/U59/Y (OR2X1_RVT)                 0.08 &     1.88 f
  sub_94/U57/Y (OR2X1_RVT)                 0.08 &     1.97 f
  sub_94/U55/Y (OR2X1_RVT)                 0.08 &     2.05 f
  sub_94/U53/Y (OR2X1_RVT)                 0.08 &     2.13 f
  sub_94/U51/Y (OR2X1_RVT)                 0.08 &     2.20 f
  sub_94/U27/Y (INVX1_RVT)                 0.03 &     2.23 r
  sub_94/U50/Y (AO21X1_RVT)                0.05 &     2.28 r
  sub_94/SUM[25] (FIFO_DW01_dec_0)         0.00       2.28 r
  U204/Y (AO222X1_RVT)                     0.11 &     2.39 r
  fcounter_reg[25]/D (DFFARX1_RVT)         0.00 &     2.39 r
  data arrival time                                   2.39

  clock ideal_clock1 (rise edge)          15.20      15.20
  clock network delay (ideal)              0.00      15.20
  clock uncertainty                       -0.10      15.10
  fcounter_reg[25]/CLK (DFFARX1_RVT)       0.00      15.10 r
  library setup time                      -0.07      15.03
  data required time                                 15.03
  -----------------------------------------------------------
  data required time                                 15.03
  data arrival time                                  -2.39
  -----------------------------------------------------------
  slack (MET)                                        12.63


  Startpoint: rd_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: rd_ptr_reg[29]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  rd_ptr_reg[0]/CLK (DFFARX1_RVT)          0.00       0.00 r
  rd_ptr_reg[0]/Q (DFFARX1_RVT)            0.21       0.21 r
  add_88/A[0] (FIFO_DW01_inc_1)            0.00       0.21 r
  add_88/U1_1_1/C1 (HADDX1_RVT)            0.08 &     0.29 r
  add_88/U1_1_2/C1 (HADDX1_RVT)            0.07 &     0.37 r
  add_88/U1_1_3/C1 (HADDX1_RVT)            0.07 &     0.43 r
  add_88/U1_1_4/C1 (HADDX1_RVT)            0.07 &     0.51 r
  add_88/U1_1_5/C1 (HADDX1_RVT)            0.07 &     0.58 r
  add_88/U1_1_6/C1 (HADDX1_RVT)            0.07 &     0.65 r
  add_88/U1_1_7/C1 (HADDX1_RVT)            0.08 &     0.72 r
  add_88/U1_1_8/C1 (HADDX1_RVT)            0.07 &     0.79 r
  add_88/U1_1_9/C1 (HADDX1_RVT)            0.08 &     0.87 r
  add_88/U1_1_10/C1 (HADDX1_RVT)           0.08 &     0.95 r
  add_88/U1_1_11/C1 (HADDX1_RVT)           0.07 &     1.02 r
  add_88/U1_1_12/C1 (HADDX1_RVT)           0.08 &     1.10 r
  add_88/U1_1_13/C1 (HADDX1_RVT)           0.08 &     1.17 r
  add_88/U1_1_14/C1 (HADDX1_RVT)           0.07 &     1.24 r
  add_88/U1_1_15/C1 (HADDX1_RVT)           0.07 &     1.32 r
  add_88/U1_1_16/C1 (HADDX1_RVT)           0.07 &     1.39 r
  add_88/U1_1_17/C1 (HADDX1_RVT)           0.07 &     1.46 r
  add_88/U1_1_18/C1 (HADDX1_RVT)           0.07 &     1.53 r
  add_88/U1_1_19/C1 (HADDX1_RVT)           0.07 &     1.60 r
  add_88/U1_1_20/C1 (HADDX1_RVT)           0.07 &     1.67 r
  add_88/U1_1_21/C1 (HADDX1_RVT)           0.07 &     1.74 r
  add_88/U1_1_22/C1 (HADDX1_RVT)           0.07 &     1.82 r
  add_88/U1_1_23/C1 (HADDX1_RVT)           0.07 &     1.88 r
  add_88/U1_1_24/C1 (HADDX1_RVT)           0.07 &     1.95 r
  add_88/U1_1_25/C1 (HADDX1_RVT)           0.07 &     2.02 r
  add_88/U1_1_26/C1 (HADDX1_RVT)           0.07 &     2.09 r
  add_88/U1_1_27/C1 (HADDX1_RVT)           0.07 &     2.17 r
  add_88/U1_1_28/C1 (HADDX1_RVT)           0.07 &     2.23 r
  add_88/U1_1_29/SO (HADDX1_RVT)           0.11 &     2.34 f
  add_88/SUM[29] (FIFO_DW01_inc_1)         0.00       2.34 f
  U237/Y (AO22X1_RVT)                      0.06 &     2.40 f
  rd_ptr_reg[29]/D (DFFARX1_RVT)           0.00 &     2.40 f
  data arrival time                                   2.40

  clock ideal_clock1 (rise edge)          15.20      15.20
  clock network delay (ideal)              0.00      15.20
  clock uncertainty                       -0.10      15.10
  rd_ptr_reg[29]/CLK (DFFARX1_RVT)         0.00      15.10 r
  library setup time                      -0.06      15.04
  data required time                                 15.04
  -----------------------------------------------------------
  data required time                                 15.04
  data arrival time                                  -2.40
  -----------------------------------------------------------
  slack (MET)                                        12.64


  Startpoint: wr_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: wr_ptr_reg[29]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  wr_ptr_reg[0]/CLK (DFFARX1_RVT)          0.00       0.00 r
  wr_ptr_reg[0]/Q (DFFARX1_RVT)            0.21       0.21 r
  add_85/A[0] (FIFO_DW01_inc_2)            0.00       0.21 r
  add_85/U1_1_1/C1 (HADDX1_RVT)            0.08 &     0.29 r
  add_85/U1_1_2/C1 (HADDX1_RVT)            0.07 &     0.36 r
  add_85/U1_1_3/C1 (HADDX1_RVT)            0.07 &     0.43 r
  add_85/U1_1_4/C1 (HADDX1_RVT)            0.07 &     0.50 r
  add_85/U1_1_5/C1 (HADDX1_RVT)            0.07 &     0.57 r
  add_85/U1_1_6/C1 (HADDX1_RVT)            0.07 &     0.64 r
  add_85/U1_1_7/C1 (HADDX1_RVT)            0.07 &     0.71 r
  add_85/U1_1_8/C1 (HADDX1_RVT)            0.07 &     0.78 r
  add_85/U1_1_9/C1 (HADDX1_RVT)            0.07 &     0.85 r
  add_85/U1_1_10/C1 (HADDX1_RVT)           0.07 &     0.93 r
  add_85/U1_1_11/C1 (HADDX1_RVT)           0.07 &     1.00 r
  add_85/U1_1_12/C1 (HADDX1_RVT)           0.07 &     1.07 r
  add_85/U1_1_13/C1 (HADDX1_RVT)           0.07 &     1.14 r
  add_85/U1_1_14/C1 (HADDX1_RVT)           0.07 &     1.21 r
  add_85/U1_1_15/C1 (HADDX1_RVT)           0.07 &     1.28 r
  add_85/U1_1_16/C1 (HADDX1_RVT)           0.07 &     1.35 r
  add_85/U1_1_17/C1 (HADDX1_RVT)           0.07 &     1.42 r
  add_85/U1_1_18/C1 (HADDX1_RVT)           0.07 &     1.49 r
  add_85/U1_1_19/C1 (HADDX1_RVT)           0.07 &     1.56 r
  add_85/U1_1_20/C1 (HADDX1_RVT)           0.07 &     1.64 r
  add_85/U1_1_21/C1 (HADDX1_RVT)           0.07 &     1.71 r
  add_85/U1_1_22/C1 (HADDX1_RVT)           0.07 &     1.77 r
  add_85/U1_1_23/C1 (HADDX1_RVT)           0.07 &     1.84 r
  add_85/U1_1_24/C1 (HADDX1_RVT)           0.07 &     1.91 r
  add_85/U1_1_25/C1 (HADDX1_RVT)           0.07 &     1.99 r
  add_85/U1_1_26/C1 (HADDX1_RVT)           0.07 &     2.06 r
  add_85/U1_1_27/C1 (HADDX1_RVT)           0.07 &     2.13 r
  add_85/U1_1_28/C1 (HADDX1_RVT)           0.07 &     2.20 r
  add_85/U1_1_29/SO (HADDX1_RVT)           0.11 &     2.30 f
  add_85/SUM[29] (FIFO_DW01_inc_2)         0.00       2.30 f
  U213/Y (AO22X1_RVT)                      0.06 &     2.36 f
  wr_ptr_reg[29]/D (DFFARX1_RVT)           0.00 &     2.36 f
  data arrival time                                   2.36

  clock ideal_clock1 (rise edge)          15.20      15.20
  clock network delay (ideal)              0.00      15.20
  clock uncertainty                       -0.10      15.10
  wr_ptr_reg[29]/CLK (DFFARX1_RVT)         0.00      15.10 r
  library setup time                      -0.06      15.04
  data required time                                 15.04
  -----------------------------------------------------------
  data required time                                 15.04
  data arrival time                                  -2.36
  -----------------------------------------------------------
  slack (MET)                                        12.68


  Startpoint: rd_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: rd_ptr_reg[28]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  rd_ptr_reg[0]/CLK (DFFARX1_RVT)          0.00       0.00 r
  rd_ptr_reg[0]/Q (DFFARX1_RVT)            0.21       0.21 r
  add_88/A[0] (FIFO_DW01_inc_1)            0.00       0.21 r
  add_88/U1_1_1/C1 (HADDX1_RVT)            0.08 &     0.29 r
  add_88/U1_1_2/C1 (HADDX1_RVT)            0.07 &     0.37 r
  add_88/U1_1_3/C1 (HADDX1_RVT)            0.07 &     0.43 r
  add_88/U1_1_4/C1 (HADDX1_RVT)            0.07 &     0.51 r
  add_88/U1_1_5/C1 (HADDX1_RVT)            0.07 &     0.58 r
  add_88/U1_1_6/C1 (HADDX1_RVT)            0.07 &     0.65 r
  add_88/U1_1_7/C1 (HADDX1_RVT)            0.08 &     0.72 r
  add_88/U1_1_8/C1 (HADDX1_RVT)            0.07 &     0.79 r
  add_88/U1_1_9/C1 (HADDX1_RVT)            0.08 &     0.87 r
  add_88/U1_1_10/C1 (HADDX1_RVT)           0.08 &     0.95 r
  add_88/U1_1_11/C1 (HADDX1_RVT)           0.07 &     1.02 r
  add_88/U1_1_12/C1 (HADDX1_RVT)           0.08 &     1.10 r
  add_88/U1_1_13/C1 (HADDX1_RVT)           0.08 &     1.17 r
  add_88/U1_1_14/C1 (HADDX1_RVT)           0.07 &     1.24 r
  add_88/U1_1_15/C1 (HADDX1_RVT)           0.07 &     1.32 r
  add_88/U1_1_16/C1 (HADDX1_RVT)           0.07 &     1.39 r
  add_88/U1_1_17/C1 (HADDX1_RVT)           0.07 &     1.46 r
  add_88/U1_1_18/C1 (HADDX1_RVT)           0.07 &     1.53 r
  add_88/U1_1_19/C1 (HADDX1_RVT)           0.07 &     1.60 r
  add_88/U1_1_20/C1 (HADDX1_RVT)           0.07 &     1.67 r
  add_88/U1_1_21/C1 (HADDX1_RVT)           0.07 &     1.74 r
  add_88/U1_1_22/C1 (HADDX1_RVT)           0.07 &     1.82 r
  add_88/U1_1_23/C1 (HADDX1_RVT)           0.07 &     1.88 r
  add_88/U1_1_24/C1 (HADDX1_RVT)           0.07 &     1.95 r
  add_88/U1_1_25/C1 (HADDX1_RVT)           0.07 &     2.02 r
  add_88/U1_1_26/C1 (HADDX1_RVT)           0.07 &     2.09 r
  add_88/U1_1_27/C1 (HADDX1_RVT)           0.07 &     2.17 r
  add_88/U1_1_28/SO (HADDX1_RVT)           0.11 &     2.27 f
  add_88/SUM[28] (FIFO_DW01_inc_1)         0.00       2.27 f
  U238/Y (AO22X1_RVT)                      0.06 &     2.33 f
  rd_ptr_reg[28]/D (DFFARX1_RVT)           0.00 &     2.33 f
  data arrival time                                   2.33

  clock ideal_clock1 (rise edge)          15.20      15.20
  clock network delay (ideal)              0.00      15.20
  clock uncertainty                       -0.10      15.10
  rd_ptr_reg[28]/CLK (DFFARX1_RVT)         0.00      15.10 r
  library setup time                      -0.06      15.04
  data required time                                 15.04
  -----------------------------------------------------------
  data required time                                 15.04
  data arrival time                                  -2.33
  -----------------------------------------------------------
  slack (MET)                                        12.70


  Startpoint: fcounter_reg[1]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fcounter_reg[24]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  fcounter_reg[1]/CLK (DFFARX1_RVT)        0.00       0.00 r
  fcounter_reg[1]/Q (DFFARX1_RVT)          0.19       0.19 f
  sub_94/A[1] (FIFO_DW01_dec_0)            0.00       0.19 f
  sub_94/U91/Y (OR2X1_RVT)                 0.09 &     0.29 f
  sub_94/U90/Y (OR2X1_RVT)                 0.08 &     0.36 f
  sub_94/U89/Y (OR2X1_RVT)                 0.08 &     0.45 f
  sub_94/U88/Y (OR2X1_RVT)                 0.08 &     0.53 f
  sub_94/U87/Y (OR2X1_RVT)                 0.08 &     0.61 f
  sub_94/U86/Y (OR2X1_RVT)                 0.08 &     0.69 f
  sub_94/U85/Y (OR2X1_RVT)                 0.08 &     0.77 f
  sub_94/U84/Y (OR2X1_RVT)                 0.08 &     0.85 f
  sub_94/U83/Y (OR2X1_RVT)                 0.08 &     0.93 f
  sub_94/U82/Y (OR2X1_RVT)                 0.08 &     1.00 f
  sub_94/U80/Y (OR2X1_RVT)                 0.08 &     1.08 f
  sub_94/U78/Y (OR2X1_RVT)                 0.08 &     1.16 f
  sub_94/U76/Y (OR2X1_RVT)                 0.08 &     1.24 f
  sub_94/U74/Y (OR2X1_RVT)                 0.08 &     1.32 f
  sub_94/U72/Y (OR2X1_RVT)                 0.08 &     1.40 f
  sub_94/U70/Y (OR2X1_RVT)                 0.08 &     1.48 f
  sub_94/U68/Y (OR2X1_RVT)                 0.08 &     1.56 f
  sub_94/U66/Y (OR2X1_RVT)                 0.08 &     1.64 f
  sub_94/U64/Y (OR2X1_RVT)                 0.08 &     1.72 f
  sub_94/U61/Y (OR2X1_RVT)                 0.08 &     1.80 f
  sub_94/U59/Y (OR2X1_RVT)                 0.08 &     1.88 f
  sub_94/U57/Y (OR2X1_RVT)                 0.08 &     1.97 f
  sub_94/U55/Y (OR2X1_RVT)                 0.08 &     2.05 f
  sub_94/U53/Y (OR2X1_RVT)                 0.08 &     2.13 f
  sub_94/U28/Y (INVX1_RVT)                 0.03 &     2.16 r
  sub_94/U52/Y (AO21X1_RVT)                0.05 &     2.21 r
  sub_94/SUM[24] (FIFO_DW01_dec_0)         0.00       2.21 r
  U205/Y (AO222X1_RVT)                     0.11 &     2.32 r
  fcounter_reg[24]/D (DFFARX1_RVT)         0.00 &     2.32 r
  data arrival time                                   2.32

  clock ideal_clock1 (rise edge)          15.20      15.20
  clock network delay (ideal)              0.00      15.20
  clock uncertainty                       -0.10      15.10
  fcounter_reg[24]/CLK (DFFARX1_RVT)       0.00      15.10 r
  library setup time                      -0.07      15.03
  data required time                                 15.03
  -----------------------------------------------------------
  data required time                                 15.03
  data arrival time                                  -2.32
  -----------------------------------------------------------
  slack (MET)                                        12.71


  Startpoint: wr_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: wr_ptr_reg[28]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  wr_ptr_reg[0]/CLK (DFFARX1_RVT)          0.00       0.00 r
  wr_ptr_reg[0]/Q (DFFARX1_RVT)            0.21       0.21 r
  add_85/A[0] (FIFO_DW01_inc_2)            0.00       0.21 r
  add_85/U1_1_1/C1 (HADDX1_RVT)            0.08 &     0.29 r
  add_85/U1_1_2/C1 (HADDX1_RVT)            0.07 &     0.36 r
  add_85/U1_1_3/C1 (HADDX1_RVT)            0.07 &     0.43 r
  add_85/U1_1_4/C1 (HADDX1_RVT)            0.07 &     0.50 r
  add_85/U1_1_5/C1 (HADDX1_RVT)            0.07 &     0.57 r
  add_85/U1_1_6/C1 (HADDX1_RVT)            0.07 &     0.64 r
  add_85/U1_1_7/C1 (HADDX1_RVT)            0.07 &     0.71 r
  add_85/U1_1_8/C1 (HADDX1_RVT)            0.07 &     0.78 r
  add_85/U1_1_9/C1 (HADDX1_RVT)            0.07 &     0.85 r
  add_85/U1_1_10/C1 (HADDX1_RVT)           0.07 &     0.93 r
  add_85/U1_1_11/C1 (HADDX1_RVT)           0.07 &     1.00 r
  add_85/U1_1_12/C1 (HADDX1_RVT)           0.07 &     1.07 r
  add_85/U1_1_13/C1 (HADDX1_RVT)           0.07 &     1.14 r
  add_85/U1_1_14/C1 (HADDX1_RVT)           0.07 &     1.21 r
  add_85/U1_1_15/C1 (HADDX1_RVT)           0.07 &     1.28 r
  add_85/U1_1_16/C1 (HADDX1_RVT)           0.07 &     1.35 r
  add_85/U1_1_17/C1 (HADDX1_RVT)           0.07 &     1.42 r
  add_85/U1_1_18/C1 (HADDX1_RVT)           0.07 &     1.49 r
  add_85/U1_1_19/C1 (HADDX1_RVT)           0.07 &     1.56 r
  add_85/U1_1_20/C1 (HADDX1_RVT)           0.07 &     1.64 r
  add_85/U1_1_21/C1 (HADDX1_RVT)           0.07 &     1.71 r
  add_85/U1_1_22/C1 (HADDX1_RVT)           0.07 &     1.77 r
  add_85/U1_1_23/C1 (HADDX1_RVT)           0.07 &     1.84 r
  add_85/U1_1_24/C1 (HADDX1_RVT)           0.07 &     1.91 r
  add_85/U1_1_25/C1 (HADDX1_RVT)           0.07 &     1.99 r
  add_85/U1_1_26/C1 (HADDX1_RVT)           0.07 &     2.06 r
  add_85/U1_1_27/C1 (HADDX1_RVT)           0.07 &     2.13 r
  add_85/U1_1_28/SO (HADDX1_RVT)           0.11 &     2.23 f
  add_85/SUM[28] (FIFO_DW01_inc_2)         0.00       2.23 f
  U214/Y (AO22X1_RVT)                      0.06 &     2.29 f
  wr_ptr_reg[28]/D (DFFARX1_RVT)           0.00 &     2.29 f
  data arrival time                                   2.29

  clock ideal_clock1 (rise edge)          15.20      15.20
  clock network delay (ideal)              0.00      15.20
  clock uncertainty                       -0.10      15.10
  wr_ptr_reg[28]/CLK (DFFARX1_RVT)         0.00      15.10 r
  library setup time                      -0.06      15.04
  data required time                                 15.04
  -----------------------------------------------------------
  data required time                                 15.04
  data arrival time                                  -2.29
  -----------------------------------------------------------
  slack (MET)                                        12.75


  Startpoint: rd_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: rd_ptr_reg[27]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  rd_ptr_reg[0]/CLK (DFFARX1_RVT)          0.00       0.00 r
  rd_ptr_reg[0]/Q (DFFARX1_RVT)            0.21       0.21 r
  add_88/A[0] (FIFO_DW01_inc_1)            0.00       0.21 r
  add_88/U1_1_1/C1 (HADDX1_RVT)            0.08 &     0.29 r
  add_88/U1_1_2/C1 (HADDX1_RVT)            0.07 &     0.37 r
  add_88/U1_1_3/C1 (HADDX1_RVT)            0.07 &     0.43 r
  add_88/U1_1_4/C1 (HADDX1_RVT)            0.07 &     0.51 r
  add_88/U1_1_5/C1 (HADDX1_RVT)            0.07 &     0.58 r
  add_88/U1_1_6/C1 (HADDX1_RVT)            0.07 &     0.65 r
  add_88/U1_1_7/C1 (HADDX1_RVT)            0.08 &     0.72 r
  add_88/U1_1_8/C1 (HADDX1_RVT)            0.07 &     0.79 r
  add_88/U1_1_9/C1 (HADDX1_RVT)            0.08 &     0.87 r
  add_88/U1_1_10/C1 (HADDX1_RVT)           0.08 &     0.95 r
  add_88/U1_1_11/C1 (HADDX1_RVT)           0.07 &     1.02 r
  add_88/U1_1_12/C1 (HADDX1_RVT)           0.08 &     1.10 r
  add_88/U1_1_13/C1 (HADDX1_RVT)           0.08 &     1.17 r
  add_88/U1_1_14/C1 (HADDX1_RVT)           0.07 &     1.24 r
  add_88/U1_1_15/C1 (HADDX1_RVT)           0.07 &     1.32 r
  add_88/U1_1_16/C1 (HADDX1_RVT)           0.07 &     1.39 r
  add_88/U1_1_17/C1 (HADDX1_RVT)           0.07 &     1.46 r
  add_88/U1_1_18/C1 (HADDX1_RVT)           0.07 &     1.53 r
  add_88/U1_1_19/C1 (HADDX1_RVT)           0.07 &     1.60 r
  add_88/U1_1_20/C1 (HADDX1_RVT)           0.07 &     1.67 r
  add_88/U1_1_21/C1 (HADDX1_RVT)           0.07 &     1.74 r
  add_88/U1_1_22/C1 (HADDX1_RVT)           0.07 &     1.82 r
  add_88/U1_1_23/C1 (HADDX1_RVT)           0.07 &     1.88 r
  add_88/U1_1_24/C1 (HADDX1_RVT)           0.07 &     1.95 r
  add_88/U1_1_25/C1 (HADDX1_RVT)           0.07 &     2.02 r
  add_88/U1_1_26/C1 (HADDX1_RVT)           0.07 &     2.09 r
  add_88/U1_1_27/SO (HADDX1_RVT)           0.11 &     2.20 f
  add_88/SUM[27] (FIFO_DW01_inc_1)         0.00       2.20 f
  U239/Y (AO22X1_RVT)                      0.06 &     2.26 f
  rd_ptr_reg[27]/D (DFFARX1_RVT)           0.00 &     2.26 f
  data arrival time                                   2.26

  clock ideal_clock1 (rise edge)          15.20      15.20
  clock network delay (ideal)              0.00      15.20
  clock uncertainty                       -0.10      15.10
  rd_ptr_reg[27]/CLK (DFFARX1_RVT)         0.00      15.10 r
  library setup time                      -0.06      15.04
  data required time                                 15.04
  -----------------------------------------------------------
  data required time                                 15.04
  data arrival time                                  -2.26
  -----------------------------------------------------------
  slack (MET)                                        12.77


  Startpoint: fcounter_reg[1]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fcounter_reg[23]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  fcounter_reg[1]/CLK (DFFARX1_RVT)        0.00       0.00 r
  fcounter_reg[1]/Q (DFFARX1_RVT)          0.19       0.19 f
  sub_94/A[1] (FIFO_DW01_dec_0)            0.00       0.19 f
  sub_94/U91/Y (OR2X1_RVT)                 0.09 &     0.29 f
  sub_94/U90/Y (OR2X1_RVT)                 0.08 &     0.36 f
  sub_94/U89/Y (OR2X1_RVT)                 0.08 &     0.45 f
  sub_94/U88/Y (OR2X1_RVT)                 0.08 &     0.53 f
  sub_94/U87/Y (OR2X1_RVT)                 0.08 &     0.61 f
  sub_94/U86/Y (OR2X1_RVT)                 0.08 &     0.69 f
  sub_94/U85/Y (OR2X1_RVT)                 0.08 &     0.77 f
  sub_94/U84/Y (OR2X1_RVT)                 0.08 &     0.85 f
  sub_94/U83/Y (OR2X1_RVT)                 0.08 &     0.93 f
  sub_94/U82/Y (OR2X1_RVT)                 0.08 &     1.00 f
  sub_94/U80/Y (OR2X1_RVT)                 0.08 &     1.08 f
  sub_94/U78/Y (OR2X1_RVT)                 0.08 &     1.16 f
  sub_94/U76/Y (OR2X1_RVT)                 0.08 &     1.24 f
  sub_94/U74/Y (OR2X1_RVT)                 0.08 &     1.32 f
  sub_94/U72/Y (OR2X1_RVT)                 0.08 &     1.40 f
  sub_94/U70/Y (OR2X1_RVT)                 0.08 &     1.48 f
  sub_94/U68/Y (OR2X1_RVT)                 0.08 &     1.56 f
  sub_94/U66/Y (OR2X1_RVT)                 0.08 &     1.64 f
  sub_94/U64/Y (OR2X1_RVT)                 0.08 &     1.72 f
  sub_94/U61/Y (OR2X1_RVT)                 0.08 &     1.80 f
  sub_94/U59/Y (OR2X1_RVT)                 0.08 &     1.88 f
  sub_94/U57/Y (OR2X1_RVT)                 0.08 &     1.97 f
  sub_94/U55/Y (OR2X1_RVT)                 0.08 &     2.05 f
  sub_94/U2/Y (INVX1_RVT)                  0.03 &     2.08 r
  sub_94/U54/Y (AO21X1_RVT)                0.05 &     2.13 r
  sub_94/SUM[23] (FIFO_DW01_dec_0)         0.00       2.13 r
  U177/Y (AO222X1_RVT)                     0.11 &     2.24 r
  fcounter_reg[23]/D (DFFARX1_RVT)         0.00 &     2.24 r
  data arrival time                                   2.24

  clock ideal_clock1 (rise edge)          15.20      15.20
  clock network delay (ideal)              0.00      15.20
  clock uncertainty                       -0.10      15.10
  fcounter_reg[23]/CLK (DFFARX1_RVT)       0.00      15.10 r
  library setup time                      -0.07      15.03
  data required time                                 15.03
  -----------------------------------------------------------
  data required time                                 15.03
  data arrival time                                  -2.24
  -----------------------------------------------------------
  slack (MET)                                        12.79


  Startpoint: wr_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: wr_ptr_reg[27]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  wr_ptr_reg[0]/CLK (DFFARX1_RVT)          0.00       0.00 r
  wr_ptr_reg[0]/Q (DFFARX1_RVT)            0.21       0.21 r
  add_85/A[0] (FIFO_DW01_inc_2)            0.00       0.21 r
  add_85/U1_1_1/C1 (HADDX1_RVT)            0.08 &     0.29 r
  add_85/U1_1_2/C1 (HADDX1_RVT)            0.07 &     0.36 r
  add_85/U1_1_3/C1 (HADDX1_RVT)            0.07 &     0.43 r
  add_85/U1_1_4/C1 (HADDX1_RVT)            0.07 &     0.50 r
  add_85/U1_1_5/C1 (HADDX1_RVT)            0.07 &     0.57 r
  add_85/U1_1_6/C1 (HADDX1_RVT)            0.07 &     0.64 r
  add_85/U1_1_7/C1 (HADDX1_RVT)            0.07 &     0.71 r
  add_85/U1_1_8/C1 (HADDX1_RVT)            0.07 &     0.78 r
  add_85/U1_1_9/C1 (HADDX1_RVT)            0.07 &     0.85 r
  add_85/U1_1_10/C1 (HADDX1_RVT)           0.07 &     0.93 r
  add_85/U1_1_11/C1 (HADDX1_RVT)           0.07 &     1.00 r
  add_85/U1_1_12/C1 (HADDX1_RVT)           0.07 &     1.07 r
  add_85/U1_1_13/C1 (HADDX1_RVT)           0.07 &     1.14 r
  add_85/U1_1_14/C1 (HADDX1_RVT)           0.07 &     1.21 r
  add_85/U1_1_15/C1 (HADDX1_RVT)           0.07 &     1.28 r
  add_85/U1_1_16/C1 (HADDX1_RVT)           0.07 &     1.35 r
  add_85/U1_1_17/C1 (HADDX1_RVT)           0.07 &     1.42 r
  add_85/U1_1_18/C1 (HADDX1_RVT)           0.07 &     1.49 r
  add_85/U1_1_19/C1 (HADDX1_RVT)           0.07 &     1.56 r
  add_85/U1_1_20/C1 (HADDX1_RVT)           0.07 &     1.64 r
  add_85/U1_1_21/C1 (HADDX1_RVT)           0.07 &     1.71 r
  add_85/U1_1_22/C1 (HADDX1_RVT)           0.07 &     1.77 r
  add_85/U1_1_23/C1 (HADDX1_RVT)           0.07 &     1.84 r
  add_85/U1_1_24/C1 (HADDX1_RVT)           0.07 &     1.91 r
  add_85/U1_1_25/C1 (HADDX1_RVT)           0.07 &     1.99 r
  add_85/U1_1_26/C1 (HADDX1_RVT)           0.07 &     2.06 r
  add_85/U1_1_27/SO (HADDX1_RVT)           0.11 &     2.16 f
  add_85/SUM[27] (FIFO_DW01_inc_2)         0.00       2.16 f
  U215/Y (AO22X1_RVT)                      0.06 &     2.22 f
  wr_ptr_reg[27]/D (DFFARX1_RVT)           0.00 &     2.22 f
  data arrival time                                   2.22

  clock ideal_clock1 (rise edge)          15.20      15.20
  clock network delay (ideal)              0.00      15.20
  clock uncertainty                       -0.10      15.10
  wr_ptr_reg[27]/CLK (DFFARX1_RVT)         0.00      15.10 r
  library setup time                      -0.06      15.04
  data required time                                 15.04
  -----------------------------------------------------------
  data required time                                 15.04
  data arrival time                                  -2.22
  -----------------------------------------------------------
  slack (MET)                                        12.82


  Startpoint: rd_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: rd_ptr_reg[26]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  rd_ptr_reg[0]/CLK (DFFARX1_RVT)          0.00       0.00 r
  rd_ptr_reg[0]/Q (DFFARX1_RVT)            0.21       0.21 r
  add_88/A[0] (FIFO_DW01_inc_1)            0.00       0.21 r
  add_88/U1_1_1/C1 (HADDX1_RVT)            0.08 &     0.29 r
  add_88/U1_1_2/C1 (HADDX1_RVT)            0.07 &     0.37 r
  add_88/U1_1_3/C1 (HADDX1_RVT)            0.07 &     0.43 r
  add_88/U1_1_4/C1 (HADDX1_RVT)            0.07 &     0.51 r
  add_88/U1_1_5/C1 (HADDX1_RVT)            0.07 &     0.58 r
  add_88/U1_1_6/C1 (HADDX1_RVT)            0.07 &     0.65 r
  add_88/U1_1_7/C1 (HADDX1_RVT)            0.08 &     0.72 r
  add_88/U1_1_8/C1 (HADDX1_RVT)            0.07 &     0.79 r
  add_88/U1_1_9/C1 (HADDX1_RVT)            0.08 &     0.87 r
  add_88/U1_1_10/C1 (HADDX1_RVT)           0.08 &     0.95 r
  add_88/U1_1_11/C1 (HADDX1_RVT)           0.07 &     1.02 r
  add_88/U1_1_12/C1 (HADDX1_RVT)           0.08 &     1.10 r
  add_88/U1_1_13/C1 (HADDX1_RVT)           0.08 &     1.17 r
  add_88/U1_1_14/C1 (HADDX1_RVT)           0.07 &     1.24 r
  add_88/U1_1_15/C1 (HADDX1_RVT)           0.07 &     1.32 r
  add_88/U1_1_16/C1 (HADDX1_RVT)           0.07 &     1.39 r
  add_88/U1_1_17/C1 (HADDX1_RVT)           0.07 &     1.46 r
  add_88/U1_1_18/C1 (HADDX1_RVT)           0.07 &     1.53 r
  add_88/U1_1_19/C1 (HADDX1_RVT)           0.07 &     1.60 r
  add_88/U1_1_20/C1 (HADDX1_RVT)           0.07 &     1.67 r
  add_88/U1_1_21/C1 (HADDX1_RVT)           0.07 &     1.74 r
  add_88/U1_1_22/C1 (HADDX1_RVT)           0.07 &     1.82 r
  add_88/U1_1_23/C1 (HADDX1_RVT)           0.07 &     1.88 r
  add_88/U1_1_24/C1 (HADDX1_RVT)           0.07 &     1.95 r
  add_88/U1_1_25/C1 (HADDX1_RVT)           0.07 &     2.02 r
  add_88/U1_1_26/SO (HADDX1_RVT)           0.11 &     2.13 f
  add_88/SUM[26] (FIFO_DW01_inc_1)         0.00       2.13 f
  U240/Y (AO22X1_RVT)                      0.06 &     2.19 f
  rd_ptr_reg[26]/D (DFFARX1_RVT)           0.00 &     2.19 f
  data arrival time                                   2.19

  clock ideal_clock1 (rise edge)          15.20      15.20
  clock network delay (ideal)              0.00      15.20
  clock uncertainty                       -0.10      15.10
  rd_ptr_reg[26]/CLK (DFFARX1_RVT)         0.00      15.10 r
  library setup time                      -0.06      15.04
  data required time                                 15.04
  -----------------------------------------------------------
  data required time                                 15.04
  data arrival time                                  -2.19
  -----------------------------------------------------------
  slack (MET)                                        12.85


  Startpoint: fcounter_reg[1]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fcounter_reg[22]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  fcounter_reg[1]/CLK (DFFARX1_RVT)        0.00       0.00 r
  fcounter_reg[1]/Q (DFFARX1_RVT)          0.19       0.19 f
  sub_94/A[1] (FIFO_DW01_dec_0)            0.00       0.19 f
  sub_94/U91/Y (OR2X1_RVT)                 0.09 &     0.29 f
  sub_94/U90/Y (OR2X1_RVT)                 0.08 &     0.36 f
  sub_94/U89/Y (OR2X1_RVT)                 0.08 &     0.45 f
  sub_94/U88/Y (OR2X1_RVT)                 0.08 &     0.53 f
  sub_94/U87/Y (OR2X1_RVT)                 0.08 &     0.61 f
  sub_94/U86/Y (OR2X1_RVT)                 0.08 &     0.69 f
  sub_94/U85/Y (OR2X1_RVT)                 0.08 &     0.77 f
  sub_94/U84/Y (OR2X1_RVT)                 0.08 &     0.85 f
  sub_94/U83/Y (OR2X1_RVT)                 0.08 &     0.93 f
  sub_94/U82/Y (OR2X1_RVT)                 0.08 &     1.00 f
  sub_94/U80/Y (OR2X1_RVT)                 0.08 &     1.08 f
  sub_94/U78/Y (OR2X1_RVT)                 0.08 &     1.16 f
  sub_94/U76/Y (OR2X1_RVT)                 0.08 &     1.24 f
  sub_94/U74/Y (OR2X1_RVT)                 0.08 &     1.32 f
  sub_94/U72/Y (OR2X1_RVT)                 0.08 &     1.40 f
  sub_94/U70/Y (OR2X1_RVT)                 0.08 &     1.48 f
  sub_94/U68/Y (OR2X1_RVT)                 0.08 &     1.56 f
  sub_94/U66/Y (OR2X1_RVT)                 0.08 &     1.64 f
  sub_94/U64/Y (OR2X1_RVT)                 0.08 &     1.72 f
  sub_94/U61/Y (OR2X1_RVT)                 0.08 &     1.80 f
  sub_94/U59/Y (OR2X1_RVT)                 0.08 &     1.88 f
  sub_94/U57/Y (OR2X1_RVT)                 0.08 &     1.97 f
  sub_94/U3/Y (INVX1_RVT)                  0.03 &     2.00 r
  sub_94/U56/Y (AO21X1_RVT)                0.05 &     2.05 r
  sub_94/SUM[22] (FIFO_DW01_dec_0)         0.00       2.05 r
  U178/Y (AO222X1_RVT)                     0.11 &     2.16 r
  fcounter_reg[22]/D (DFFARX1_RVT)         0.00 &     2.16 r
  data arrival time                                   2.16

  clock ideal_clock1 (rise edge)          15.20      15.20
  clock network delay (ideal)              0.00      15.20
  clock uncertainty                       -0.10      15.10
  fcounter_reg[22]/CLK (DFFARX1_RVT)       0.00      15.10 r
  library setup time                      -0.07      15.03
  data required time                                 15.03
  -----------------------------------------------------------
  data required time                                 15.03
  data arrival time                                  -2.16
  -----------------------------------------------------------
  slack (MET)                                        12.86


  Startpoint: wr_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: wr_ptr_reg[26]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  wr_ptr_reg[0]/CLK (DFFARX1_RVT)          0.00       0.00 r
  wr_ptr_reg[0]/Q (DFFARX1_RVT)            0.21       0.21 r
  add_85/A[0] (FIFO_DW01_inc_2)            0.00       0.21 r
  add_85/U1_1_1/C1 (HADDX1_RVT)            0.08 &     0.29 r
  add_85/U1_1_2/C1 (HADDX1_RVT)            0.07 &     0.36 r
  add_85/U1_1_3/C1 (HADDX1_RVT)            0.07 &     0.43 r
  add_85/U1_1_4/C1 (HADDX1_RVT)            0.07 &     0.50 r
  add_85/U1_1_5/C1 (HADDX1_RVT)            0.07 &     0.57 r
  add_85/U1_1_6/C1 (HADDX1_RVT)            0.07 &     0.64 r
  add_85/U1_1_7/C1 (HADDX1_RVT)            0.07 &     0.71 r
  add_85/U1_1_8/C1 (HADDX1_RVT)            0.07 &     0.78 r
  add_85/U1_1_9/C1 (HADDX1_RVT)            0.07 &     0.85 r
  add_85/U1_1_10/C1 (HADDX1_RVT)           0.07 &     0.93 r
  add_85/U1_1_11/C1 (HADDX1_RVT)           0.07 &     1.00 r
  add_85/U1_1_12/C1 (HADDX1_RVT)           0.07 &     1.07 r
  add_85/U1_1_13/C1 (HADDX1_RVT)           0.07 &     1.14 r
  add_85/U1_1_14/C1 (HADDX1_RVT)           0.07 &     1.21 r
  add_85/U1_1_15/C1 (HADDX1_RVT)           0.07 &     1.28 r
  add_85/U1_1_16/C1 (HADDX1_RVT)           0.07 &     1.35 r
  add_85/U1_1_17/C1 (HADDX1_RVT)           0.07 &     1.42 r
  add_85/U1_1_18/C1 (HADDX1_RVT)           0.07 &     1.49 r
  add_85/U1_1_19/C1 (HADDX1_RVT)           0.07 &     1.56 r
  add_85/U1_1_20/C1 (HADDX1_RVT)           0.07 &     1.64 r
  add_85/U1_1_21/C1 (HADDX1_RVT)           0.07 &     1.71 r
  add_85/U1_1_22/C1 (HADDX1_RVT)           0.07 &     1.77 r
  add_85/U1_1_23/C1 (HADDX1_RVT)           0.07 &     1.84 r
  add_85/U1_1_24/C1 (HADDX1_RVT)           0.07 &     1.91 r
  add_85/U1_1_25/C1 (HADDX1_RVT)           0.07 &     1.99 r
  add_85/U1_1_26/SO (HADDX1_RVT)           0.11 &     2.10 f
  add_85/SUM[26] (FIFO_DW01_inc_2)         0.00       2.10 f
  U216/Y (AO22X1_RVT)                      0.06 &     2.16 f
  wr_ptr_reg[26]/D (DFFARX1_RVT)           0.00 &     2.16 f
  data arrival time                                   2.16

  clock ideal_clock1 (rise edge)          15.20      15.20
  clock network delay (ideal)              0.00      15.20
  clock uncertainty                       -0.10      15.10
  wr_ptr_reg[26]/CLK (DFFARX1_RVT)         0.00      15.10 r
  library setup time                      -0.06      15.04
  data required time                                 15.04
  -----------------------------------------------------------
  data required time                                 15.04
  data arrival time                                  -2.16
  -----------------------------------------------------------
  slack (MET)                                        12.88


  Startpoint: rd_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: rd_ptr_reg[25]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  rd_ptr_reg[0]/CLK (DFFARX1_RVT)          0.00       0.00 r
  rd_ptr_reg[0]/Q (DFFARX1_RVT)            0.21       0.21 r
  add_88/A[0] (FIFO_DW01_inc_1)            0.00       0.21 r
  add_88/U1_1_1/C1 (HADDX1_RVT)            0.08 &     0.29 r
  add_88/U1_1_2/C1 (HADDX1_RVT)            0.07 &     0.37 r
  add_88/U1_1_3/C1 (HADDX1_RVT)            0.07 &     0.43 r
  add_88/U1_1_4/C1 (HADDX1_RVT)            0.07 &     0.51 r
  add_88/U1_1_5/C1 (HADDX1_RVT)            0.07 &     0.58 r
  add_88/U1_1_6/C1 (HADDX1_RVT)            0.07 &     0.65 r
  add_88/U1_1_7/C1 (HADDX1_RVT)            0.08 &     0.72 r
  add_88/U1_1_8/C1 (HADDX1_RVT)            0.07 &     0.79 r
  add_88/U1_1_9/C1 (HADDX1_RVT)            0.08 &     0.87 r
  add_88/U1_1_10/C1 (HADDX1_RVT)           0.08 &     0.95 r
  add_88/U1_1_11/C1 (HADDX1_RVT)           0.07 &     1.02 r
  add_88/U1_1_12/C1 (HADDX1_RVT)           0.08 &     1.10 r
  add_88/U1_1_13/C1 (HADDX1_RVT)           0.08 &     1.17 r
  add_88/U1_1_14/C1 (HADDX1_RVT)           0.07 &     1.24 r
  add_88/U1_1_15/C1 (HADDX1_RVT)           0.07 &     1.32 r
  add_88/U1_1_16/C1 (HADDX1_RVT)           0.07 &     1.39 r
  add_88/U1_1_17/C1 (HADDX1_RVT)           0.07 &     1.46 r
  add_88/U1_1_18/C1 (HADDX1_RVT)           0.07 &     1.53 r
  add_88/U1_1_19/C1 (HADDX1_RVT)           0.07 &     1.60 r
  add_88/U1_1_20/C1 (HADDX1_RVT)           0.07 &     1.67 r
  add_88/U1_1_21/C1 (HADDX1_RVT)           0.07 &     1.74 r
  add_88/U1_1_22/C1 (HADDX1_RVT)           0.07 &     1.82 r
  add_88/U1_1_23/C1 (HADDX1_RVT)           0.07 &     1.88 r
  add_88/U1_1_24/C1 (HADDX1_RVT)           0.07 &     1.95 r
  add_88/U1_1_25/SO (HADDX1_RVT)           0.11 &     2.06 f
  add_88/SUM[25] (FIFO_DW01_inc_1)         0.00       2.06 f
  U241/Y (AO22X1_RVT)                      0.06 &     2.12 f
  rd_ptr_reg[25]/D (DFFARX1_RVT)           0.00 &     2.12 f
  data arrival time                                   2.12

  clock ideal_clock1 (rise edge)          15.20      15.20
  clock network delay (ideal)              0.00      15.20
  clock uncertainty                       -0.10      15.10
  rd_ptr_reg[25]/CLK (DFFARX1_RVT)         0.00      15.10 r
  library setup time                      -0.06      15.04
  data required time                                 15.04
  -----------------------------------------------------------
  data required time                                 15.04
  data arrival time                                  -2.12
  -----------------------------------------------------------
  slack (MET)                                        12.92


  Startpoint: fcounter_reg[1]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fcounter_reg[21]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  fcounter_reg[1]/CLK (DFFARX1_RVT)        0.00       0.00 r
  fcounter_reg[1]/Q (DFFARX1_RVT)          0.19       0.19 f
  sub_94/A[1] (FIFO_DW01_dec_0)            0.00       0.19 f
  sub_94/U91/Y (OR2X1_RVT)                 0.09 &     0.29 f
  sub_94/U90/Y (OR2X1_RVT)                 0.08 &     0.36 f
  sub_94/U89/Y (OR2X1_RVT)                 0.08 &     0.45 f
  sub_94/U88/Y (OR2X1_RVT)                 0.08 &     0.53 f
  sub_94/U87/Y (OR2X1_RVT)                 0.08 &     0.61 f
  sub_94/U86/Y (OR2X1_RVT)                 0.08 &     0.69 f
  sub_94/U85/Y (OR2X1_RVT)                 0.08 &     0.77 f
  sub_94/U84/Y (OR2X1_RVT)                 0.08 &     0.85 f
  sub_94/U83/Y (OR2X1_RVT)                 0.08 &     0.93 f
  sub_94/U82/Y (OR2X1_RVT)                 0.08 &     1.00 f
  sub_94/U80/Y (OR2X1_RVT)                 0.08 &     1.08 f
  sub_94/U78/Y (OR2X1_RVT)                 0.08 &     1.16 f
  sub_94/U76/Y (OR2X1_RVT)                 0.08 &     1.24 f
  sub_94/U74/Y (OR2X1_RVT)                 0.08 &     1.32 f
  sub_94/U72/Y (OR2X1_RVT)                 0.08 &     1.40 f
  sub_94/U70/Y (OR2X1_RVT)                 0.08 &     1.48 f
  sub_94/U68/Y (OR2X1_RVT)                 0.08 &     1.56 f
  sub_94/U66/Y (OR2X1_RVT)                 0.08 &     1.64 f
  sub_94/U64/Y (OR2X1_RVT)                 0.08 &     1.72 f
  sub_94/U61/Y (OR2X1_RVT)                 0.08 &     1.80 f
  sub_94/U59/Y (OR2X1_RVT)                 0.08 &     1.88 f
  sub_94/U4/Y (INVX1_RVT)                  0.03 &     1.92 r
  sub_94/U58/Y (AO21X1_RVT)                0.05 &     1.97 r
  sub_94/SUM[21] (FIFO_DW01_dec_0)         0.00       1.97 r
  U179/Y (AO222X1_RVT)                     0.11 &     2.08 r
  fcounter_reg[21]/D (DFFARX1_RVT)         0.00 &     2.08 r
  data arrival time                                   2.08

  clock ideal_clock1 (rise edge)          15.20      15.20
  clock network delay (ideal)              0.00      15.20
  clock uncertainty                       -0.10      15.10
  fcounter_reg[21]/CLK (DFFARX1_RVT)       0.00      15.10 r
  library setup time                      -0.07      15.03
  data required time                                 15.03
  -----------------------------------------------------------
  data required time                                 15.03
  data arrival time                                  -2.08
  -----------------------------------------------------------
  slack (MET)                                        12.95


  Startpoint: wr_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: wr_ptr_reg[25]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  wr_ptr_reg[0]/CLK (DFFARX1_RVT)          0.00       0.00 r
  wr_ptr_reg[0]/Q (DFFARX1_RVT)            0.21       0.21 r
  add_85/A[0] (FIFO_DW01_inc_2)            0.00       0.21 r
  add_85/U1_1_1/C1 (HADDX1_RVT)            0.08 &     0.29 r
  add_85/U1_1_2/C1 (HADDX1_RVT)            0.07 &     0.36 r
  add_85/U1_1_3/C1 (HADDX1_RVT)            0.07 &     0.43 r
  add_85/U1_1_4/C1 (HADDX1_RVT)            0.07 &     0.50 r
  add_85/U1_1_5/C1 (HADDX1_RVT)            0.07 &     0.57 r
  add_85/U1_1_6/C1 (HADDX1_RVT)            0.07 &     0.64 r
  add_85/U1_1_7/C1 (HADDX1_RVT)            0.07 &     0.71 r
  add_85/U1_1_8/C1 (HADDX1_RVT)            0.07 &     0.78 r
  add_85/U1_1_9/C1 (HADDX1_RVT)            0.07 &     0.85 r
  add_85/U1_1_10/C1 (HADDX1_RVT)           0.07 &     0.93 r
  add_85/U1_1_11/C1 (HADDX1_RVT)           0.07 &     1.00 r
  add_85/U1_1_12/C1 (HADDX1_RVT)           0.07 &     1.07 r
  add_85/U1_1_13/C1 (HADDX1_RVT)           0.07 &     1.14 r
  add_85/U1_1_14/C1 (HADDX1_RVT)           0.07 &     1.21 r
  add_85/U1_1_15/C1 (HADDX1_RVT)           0.07 &     1.28 r
  add_85/U1_1_16/C1 (HADDX1_RVT)           0.07 &     1.35 r
  add_85/U1_1_17/C1 (HADDX1_RVT)           0.07 &     1.42 r
  add_85/U1_1_18/C1 (HADDX1_RVT)           0.07 &     1.49 r
  add_85/U1_1_19/C1 (HADDX1_RVT)           0.07 &     1.56 r
  add_85/U1_1_20/C1 (HADDX1_RVT)           0.07 &     1.64 r
  add_85/U1_1_21/C1 (HADDX1_RVT)           0.07 &     1.71 r
  add_85/U1_1_22/C1 (HADDX1_RVT)           0.07 &     1.77 r
  add_85/U1_1_23/C1 (HADDX1_RVT)           0.07 &     1.84 r
  add_85/U1_1_24/C1 (HADDX1_RVT)           0.07 &     1.91 r
  add_85/U1_1_25/SO (HADDX1_RVT)           0.11 &     2.02 f
  add_85/SUM[25] (FIFO_DW01_inc_2)         0.00       2.02 f
  U217/Y (AO22X1_RVT)                      0.06 &     2.08 f
  wr_ptr_reg[25]/D (DFFARX1_RVT)           0.00 &     2.08 f
  data arrival time                                   2.08

  clock ideal_clock1 (rise edge)          15.20      15.20
  clock network delay (ideal)              0.00      15.20
  clock uncertainty                       -0.10      15.10
  wr_ptr_reg[25]/CLK (DFFARX1_RVT)         0.00      15.10 r
  library setup time                      -0.06      15.04
  data required time                                 15.04
  -----------------------------------------------------------
  data required time                                 15.04
  data arrival time                                  -2.08
  -----------------------------------------------------------
  slack (MET)                                        12.95


  Startpoint: rd_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: rd_ptr_reg[24]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  rd_ptr_reg[0]/CLK (DFFARX1_RVT)          0.00       0.00 r
  rd_ptr_reg[0]/Q (DFFARX1_RVT)            0.21       0.21 r
  add_88/A[0] (FIFO_DW01_inc_1)            0.00       0.21 r
  add_88/U1_1_1/C1 (HADDX1_RVT)            0.08 &     0.29 r
  add_88/U1_1_2/C1 (HADDX1_RVT)            0.07 &     0.37 r
  add_88/U1_1_3/C1 (HADDX1_RVT)            0.07 &     0.43 r
  add_88/U1_1_4/C1 (HADDX1_RVT)            0.07 &     0.51 r
  add_88/U1_1_5/C1 (HADDX1_RVT)            0.07 &     0.58 r
  add_88/U1_1_6/C1 (HADDX1_RVT)            0.07 &     0.65 r
  add_88/U1_1_7/C1 (HADDX1_RVT)            0.08 &     0.72 r
  add_88/U1_1_8/C1 (HADDX1_RVT)            0.07 &     0.79 r
  add_88/U1_1_9/C1 (HADDX1_RVT)            0.08 &     0.87 r
  add_88/U1_1_10/C1 (HADDX1_RVT)           0.08 &     0.95 r
  add_88/U1_1_11/C1 (HADDX1_RVT)           0.07 &     1.02 r
  add_88/U1_1_12/C1 (HADDX1_RVT)           0.08 &     1.10 r
  add_88/U1_1_13/C1 (HADDX1_RVT)           0.08 &     1.17 r
  add_88/U1_1_14/C1 (HADDX1_RVT)           0.07 &     1.24 r
  add_88/U1_1_15/C1 (HADDX1_RVT)           0.07 &     1.32 r
  add_88/U1_1_16/C1 (HADDX1_RVT)           0.07 &     1.39 r
  add_88/U1_1_17/C1 (HADDX1_RVT)           0.07 &     1.46 r
  add_88/U1_1_18/C1 (HADDX1_RVT)           0.07 &     1.53 r
  add_88/U1_1_19/C1 (HADDX1_RVT)           0.07 &     1.60 r
  add_88/U1_1_20/C1 (HADDX1_RVT)           0.07 &     1.67 r
  add_88/U1_1_21/C1 (HADDX1_RVT)           0.07 &     1.74 r
  add_88/U1_1_22/C1 (HADDX1_RVT)           0.07 &     1.82 r
  add_88/U1_1_23/C1 (HADDX1_RVT)           0.07 &     1.88 r
  add_88/U1_1_24/SO (HADDX1_RVT)           0.11 &     2.00 f
  add_88/SUM[24] (FIFO_DW01_inc_1)         0.00       2.00 f
  U242/Y (AO22X1_RVT)                      0.06 &     2.06 f
  rd_ptr_reg[24]/D (DFFARX1_RVT)           0.00 &     2.06 f
  data arrival time                                   2.06

  clock ideal_clock1 (rise edge)          15.20      15.20
  clock network delay (ideal)              0.00      15.20
  clock uncertainty                       -0.10      15.10
  rd_ptr_reg[24]/CLK (DFFARX1_RVT)         0.00      15.10 r
  library setup time                      -0.06      15.04
  data required time                                 15.04
  -----------------------------------------------------------
  data required time                                 15.04
  data arrival time                                  -2.06
  -----------------------------------------------------------
  slack (MET)                                        12.98


  Startpoint: wr_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: wr_ptr_reg[24]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  wr_ptr_reg[0]/CLK (DFFARX1_RVT)          0.00       0.00 r
  wr_ptr_reg[0]/Q (DFFARX1_RVT)            0.21       0.21 r
  add_85/A[0] (FIFO_DW01_inc_2)            0.00       0.21 r
  add_85/U1_1_1/C1 (HADDX1_RVT)            0.08 &     0.29 r
  add_85/U1_1_2/C1 (HADDX1_RVT)            0.07 &     0.36 r
  add_85/U1_1_3/C1 (HADDX1_RVT)            0.07 &     0.43 r
  add_85/U1_1_4/C1 (HADDX1_RVT)            0.07 &     0.50 r
  add_85/U1_1_5/C1 (HADDX1_RVT)            0.07 &     0.57 r
  add_85/U1_1_6/C1 (HADDX1_RVT)            0.07 &     0.64 r
  add_85/U1_1_7/C1 (HADDX1_RVT)            0.07 &     0.71 r
  add_85/U1_1_8/C1 (HADDX1_RVT)            0.07 &     0.78 r
  add_85/U1_1_9/C1 (HADDX1_RVT)            0.07 &     0.85 r
  add_85/U1_1_10/C1 (HADDX1_RVT)           0.07 &     0.93 r
  add_85/U1_1_11/C1 (HADDX1_RVT)           0.07 &     1.00 r
  add_85/U1_1_12/C1 (HADDX1_RVT)           0.07 &     1.07 r
  add_85/U1_1_13/C1 (HADDX1_RVT)           0.07 &     1.14 r
  add_85/U1_1_14/C1 (HADDX1_RVT)           0.07 &     1.21 r
  add_85/U1_1_15/C1 (HADDX1_RVT)           0.07 &     1.28 r
  add_85/U1_1_16/C1 (HADDX1_RVT)           0.07 &     1.35 r
  add_85/U1_1_17/C1 (HADDX1_RVT)           0.07 &     1.42 r
  add_85/U1_1_18/C1 (HADDX1_RVT)           0.07 &     1.49 r
  add_85/U1_1_19/C1 (HADDX1_RVT)           0.07 &     1.56 r
  add_85/U1_1_20/C1 (HADDX1_RVT)           0.07 &     1.64 r
  add_85/U1_1_21/C1 (HADDX1_RVT)           0.07 &     1.71 r
  add_85/U1_1_22/C1 (HADDX1_RVT)           0.07 &     1.77 r
  add_85/U1_1_23/C1 (HADDX1_RVT)           0.07 &     1.84 r
  add_85/U1_1_24/SO (HADDX1_RVT)           0.11 &     1.95 f
  add_85/SUM[24] (FIFO_DW01_inc_2)         0.00       1.95 f
  U218/Y (AO22X1_RVT)                      0.06 &     2.01 f
  wr_ptr_reg[24]/D (DFFARX1_RVT)           0.00 &     2.01 f
  data arrival time                                   2.01

  clock ideal_clock1 (rise edge)          15.20      15.20
  clock network delay (ideal)              0.00      15.20
  clock uncertainty                       -0.10      15.10
  wr_ptr_reg[24]/CLK (DFFARX1_RVT)         0.00      15.10 r
  library setup time                      -0.06      15.04
  data required time                                 15.04
  -----------------------------------------------------------
  data required time                                 15.04
  data arrival time                                  -2.01
  -----------------------------------------------------------
  slack (MET)                                        13.02


  Startpoint: fcounter_reg[1]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fcounter_reg[20]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  fcounter_reg[1]/CLK (DFFARX1_RVT)        0.00       0.00 r
  fcounter_reg[1]/Q (DFFARX1_RVT)          0.19       0.19 f
  sub_94/A[1] (FIFO_DW01_dec_0)            0.00       0.19 f
  sub_94/U91/Y (OR2X1_RVT)                 0.09 &     0.29 f
  sub_94/U90/Y (OR2X1_RVT)                 0.08 &     0.36 f
  sub_94/U89/Y (OR2X1_RVT)                 0.08 &     0.45 f
  sub_94/U88/Y (OR2X1_RVT)                 0.08 &     0.53 f
  sub_94/U87/Y (OR2X1_RVT)                 0.08 &     0.61 f
  sub_94/U86/Y (OR2X1_RVT)                 0.08 &     0.69 f
  sub_94/U85/Y (OR2X1_RVT)                 0.08 &     0.77 f
  sub_94/U84/Y (OR2X1_RVT)                 0.08 &     0.85 f
  sub_94/U83/Y (OR2X1_RVT)                 0.08 &     0.93 f
  sub_94/U82/Y (OR2X1_RVT)                 0.08 &     1.00 f
  sub_94/U80/Y (OR2X1_RVT)                 0.08 &     1.08 f
  sub_94/U78/Y (OR2X1_RVT)                 0.08 &     1.16 f
  sub_94/U76/Y (OR2X1_RVT)                 0.08 &     1.24 f
  sub_94/U74/Y (OR2X1_RVT)                 0.08 &     1.32 f
  sub_94/U72/Y (OR2X1_RVT)                 0.08 &     1.40 f
  sub_94/U70/Y (OR2X1_RVT)                 0.08 &     1.48 f
  sub_94/U68/Y (OR2X1_RVT)                 0.08 &     1.56 f
  sub_94/U66/Y (OR2X1_RVT)                 0.08 &     1.64 f
  sub_94/U64/Y (OR2X1_RVT)                 0.08 &     1.72 f
  sub_94/U61/Y (OR2X1_RVT)                 0.08 &     1.80 f
  sub_94/U5/Y (INVX1_RVT)                  0.03 &     1.83 r
  sub_94/U60/Y (AO21X1_RVT)                0.05 &     1.88 r
  sub_94/SUM[20] (FIFO_DW01_dec_0)         0.00       1.88 r
  U180/Y (AO222X1_RVT)                     0.12 &     1.99 r
  fcounter_reg[20]/D (DFFARX1_RVT)         0.00 &     1.99 r
  data arrival time                                   1.99

  clock ideal_clock1 (rise edge)          15.20      15.20
  clock network delay (ideal)              0.00      15.20
  clock uncertainty                       -0.10      15.10
  fcounter_reg[20]/CLK (DFFARX1_RVT)       0.00      15.10 r
  library setup time                      -0.07      15.03
  data required time                                 15.03
  -----------------------------------------------------------
  data required time                                 15.03
  data arrival time                                  -1.99
  -----------------------------------------------------------
  slack (MET)                                        13.03


  Startpoint: rd_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: rd_ptr_reg[23]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  rd_ptr_reg[0]/CLK (DFFARX1_RVT)          0.00       0.00 r
  rd_ptr_reg[0]/Q (DFFARX1_RVT)            0.21       0.21 r
  add_88/A[0] (FIFO_DW01_inc_1)            0.00       0.21 r
  add_88/U1_1_1/C1 (HADDX1_RVT)            0.08 &     0.29 r
  add_88/U1_1_2/C1 (HADDX1_RVT)            0.07 &     0.37 r
  add_88/U1_1_3/C1 (HADDX1_RVT)            0.07 &     0.43 r
  add_88/U1_1_4/C1 (HADDX1_RVT)            0.07 &     0.51 r
  add_88/U1_1_5/C1 (HADDX1_RVT)            0.07 &     0.58 r
  add_88/U1_1_6/C1 (HADDX1_RVT)            0.07 &     0.65 r
  add_88/U1_1_7/C1 (HADDX1_RVT)            0.08 &     0.72 r
  add_88/U1_1_8/C1 (HADDX1_RVT)            0.07 &     0.79 r
  add_88/U1_1_9/C1 (HADDX1_RVT)            0.08 &     0.87 r
  add_88/U1_1_10/C1 (HADDX1_RVT)           0.08 &     0.95 r
  add_88/U1_1_11/C1 (HADDX1_RVT)           0.07 &     1.02 r
  add_88/U1_1_12/C1 (HADDX1_RVT)           0.08 &     1.10 r
  add_88/U1_1_13/C1 (HADDX1_RVT)           0.08 &     1.17 r
  add_88/U1_1_14/C1 (HADDX1_RVT)           0.07 &     1.24 r
  add_88/U1_1_15/C1 (HADDX1_RVT)           0.07 &     1.32 r
  add_88/U1_1_16/C1 (HADDX1_RVT)           0.07 &     1.39 r
  add_88/U1_1_17/C1 (HADDX1_RVT)           0.07 &     1.46 r
  add_88/U1_1_18/C1 (HADDX1_RVT)           0.07 &     1.53 r
  add_88/U1_1_19/C1 (HADDX1_RVT)           0.07 &     1.60 r
  add_88/U1_1_20/C1 (HADDX1_RVT)           0.07 &     1.67 r
  add_88/U1_1_21/C1 (HADDX1_RVT)           0.07 &     1.74 r
  add_88/U1_1_22/C1 (HADDX1_RVT)           0.07 &     1.82 r
  add_88/U1_1_23/SO (HADDX1_RVT)           0.11 &     1.92 f
  add_88/SUM[23] (FIFO_DW01_inc_1)         0.00       1.92 f
  U243/Y (AO22X1_RVT)                      0.06 &     1.98 f
  rd_ptr_reg[23]/D (DFFARX1_RVT)           0.00 &     1.98 f
  data arrival time                                   1.98

  clock ideal_clock1 (rise edge)          15.20      15.20
  clock network delay (ideal)              0.00      15.20
  clock uncertainty                       -0.10      15.10
  rd_ptr_reg[23]/CLK (DFFARX1_RVT)         0.00      15.10 r
  library setup time                      -0.06      15.04
  data required time                                 15.04
  -----------------------------------------------------------
  data required time                                 15.04
  data arrival time                                  -1.98
  -----------------------------------------------------------
  slack (MET)                                        13.05


  Startpoint: wr_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: wr_ptr_reg[23]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  wr_ptr_reg[0]/CLK (DFFARX1_RVT)          0.00       0.00 r
  wr_ptr_reg[0]/Q (DFFARX1_RVT)            0.21       0.21 r
  add_85/A[0] (FIFO_DW01_inc_2)            0.00       0.21 r
  add_85/U1_1_1/C1 (HADDX1_RVT)            0.08 &     0.29 r
  add_85/U1_1_2/C1 (HADDX1_RVT)            0.07 &     0.36 r
  add_85/U1_1_3/C1 (HADDX1_RVT)            0.07 &     0.43 r
  add_85/U1_1_4/C1 (HADDX1_RVT)            0.07 &     0.50 r
  add_85/U1_1_5/C1 (HADDX1_RVT)            0.07 &     0.57 r
  add_85/U1_1_6/C1 (HADDX1_RVT)            0.07 &     0.64 r
  add_85/U1_1_7/C1 (HADDX1_RVT)            0.07 &     0.71 r
  add_85/U1_1_8/C1 (HADDX1_RVT)            0.07 &     0.78 r
  add_85/U1_1_9/C1 (HADDX1_RVT)            0.07 &     0.85 r
  add_85/U1_1_10/C1 (HADDX1_RVT)           0.07 &     0.93 r
  add_85/U1_1_11/C1 (HADDX1_RVT)           0.07 &     1.00 r
  add_85/U1_1_12/C1 (HADDX1_RVT)           0.07 &     1.07 r
  add_85/U1_1_13/C1 (HADDX1_RVT)           0.07 &     1.14 r
  add_85/U1_1_14/C1 (HADDX1_RVT)           0.07 &     1.21 r
  add_85/U1_1_15/C1 (HADDX1_RVT)           0.07 &     1.28 r
  add_85/U1_1_16/C1 (HADDX1_RVT)           0.07 &     1.35 r
  add_85/U1_1_17/C1 (HADDX1_RVT)           0.07 &     1.42 r
  add_85/U1_1_18/C1 (HADDX1_RVT)           0.07 &     1.49 r
  add_85/U1_1_19/C1 (HADDX1_RVT)           0.07 &     1.56 r
  add_85/U1_1_20/C1 (HADDX1_RVT)           0.07 &     1.64 r
  add_85/U1_1_21/C1 (HADDX1_RVT)           0.07 &     1.71 r
  add_85/U1_1_22/C1 (HADDX1_RVT)           0.07 &     1.77 r
  add_85/U1_1_23/SO (HADDX1_RVT)           0.11 &     1.88 f
  add_85/SUM[23] (FIFO_DW01_inc_2)         0.00       1.88 f
  U219/Y (AO22X1_RVT)                      0.06 &     1.94 f
  wr_ptr_reg[23]/D (DFFARX1_RVT)           0.00 &     1.94 f
  data arrival time                                   1.94

  clock ideal_clock1 (rise edge)          15.20      15.20
  clock network delay (ideal)              0.00      15.20
  clock uncertainty                       -0.10      15.10
  wr_ptr_reg[23]/CLK (DFFARX1_RVT)         0.00      15.10 r
  library setup time                      -0.06      15.04
  data required time                                 15.04
  -----------------------------------------------------------
  data required time                                 15.04
  data arrival time                                  -1.94
  -----------------------------------------------------------
  slack (MET)                                        13.10


  Startpoint: fcounter_reg[1]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fcounter_reg[19]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  fcounter_reg[1]/CLK (DFFARX1_RVT)        0.00       0.00 r
  fcounter_reg[1]/Q (DFFARX1_RVT)          0.19       0.19 f
  sub_94/A[1] (FIFO_DW01_dec_0)            0.00       0.19 f
  sub_94/U91/Y (OR2X1_RVT)                 0.09 &     0.29 f
  sub_94/U90/Y (OR2X1_RVT)                 0.08 &     0.36 f
  sub_94/U89/Y (OR2X1_RVT)                 0.08 &     0.45 f
  sub_94/U88/Y (OR2X1_RVT)                 0.08 &     0.53 f
  sub_94/U87/Y (OR2X1_RVT)                 0.08 &     0.61 f
  sub_94/U86/Y (OR2X1_RVT)                 0.08 &     0.69 f
  sub_94/U85/Y (OR2X1_RVT)                 0.08 &     0.77 f
  sub_94/U84/Y (OR2X1_RVT)                 0.08 &     0.85 f
  sub_94/U83/Y (OR2X1_RVT)                 0.08 &     0.93 f
  sub_94/U82/Y (OR2X1_RVT)                 0.08 &     1.00 f
  sub_94/U80/Y (OR2X1_RVT)                 0.08 &     1.08 f
  sub_94/U78/Y (OR2X1_RVT)                 0.08 &     1.16 f
  sub_94/U76/Y (OR2X1_RVT)                 0.08 &     1.24 f
  sub_94/U74/Y (OR2X1_RVT)                 0.08 &     1.32 f
  sub_94/U72/Y (OR2X1_RVT)                 0.08 &     1.40 f
  sub_94/U70/Y (OR2X1_RVT)                 0.08 &     1.48 f
  sub_94/U68/Y (OR2X1_RVT)                 0.08 &     1.56 f
  sub_94/U66/Y (OR2X1_RVT)                 0.08 &     1.64 f
  sub_94/U64/Y (OR2X1_RVT)                 0.08 &     1.72 f
  sub_94/U6/Y (INVX1_RVT)                  0.03 &     1.75 r
  sub_94/U63/Y (AO21X1_RVT)                0.05 &     1.80 r
  sub_94/SUM[19] (FIFO_DW01_dec_0)         0.00       1.80 r
  U181/Y (AO222X1_RVT)                     0.11 &     1.91 r
  fcounter_reg[19]/D (DFFARX1_RVT)         0.00 &     1.91 r
  data arrival time                                   1.91

  clock ideal_clock1 (rise edge)          15.20      15.20
  clock network delay (ideal)              0.00      15.20
  clock uncertainty                       -0.10      15.10
  fcounter_reg[19]/CLK (DFFARX1_RVT)       0.00      15.10 r
  library setup time                      -0.07      15.03
  data required time                                 15.03
  -----------------------------------------------------------
  data required time                                 15.03
  data arrival time                                  -1.91
  -----------------------------------------------------------
  slack (MET)                                        13.11


  Startpoint: rd_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: rd_ptr_reg[22]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  rd_ptr_reg[0]/CLK (DFFARX1_RVT)          0.00       0.00 r
  rd_ptr_reg[0]/Q (DFFARX1_RVT)            0.21       0.21 r
  add_88/A[0] (FIFO_DW01_inc_1)            0.00       0.21 r
  add_88/U1_1_1/C1 (HADDX1_RVT)            0.08 &     0.29 r
  add_88/U1_1_2/C1 (HADDX1_RVT)            0.07 &     0.37 r
  add_88/U1_1_3/C1 (HADDX1_RVT)            0.07 &     0.43 r
  add_88/U1_1_4/C1 (HADDX1_RVT)            0.07 &     0.51 r
  add_88/U1_1_5/C1 (HADDX1_RVT)            0.07 &     0.58 r
  add_88/U1_1_6/C1 (HADDX1_RVT)            0.07 &     0.65 r
  add_88/U1_1_7/C1 (HADDX1_RVT)            0.08 &     0.72 r
  add_88/U1_1_8/C1 (HADDX1_RVT)            0.07 &     0.79 r
  add_88/U1_1_9/C1 (HADDX1_RVT)            0.08 &     0.87 r
  add_88/U1_1_10/C1 (HADDX1_RVT)           0.08 &     0.95 r
  add_88/U1_1_11/C1 (HADDX1_RVT)           0.07 &     1.02 r
  add_88/U1_1_12/C1 (HADDX1_RVT)           0.08 &     1.10 r
  add_88/U1_1_13/C1 (HADDX1_RVT)           0.08 &     1.17 r
  add_88/U1_1_14/C1 (HADDX1_RVT)           0.07 &     1.24 r
  add_88/U1_1_15/C1 (HADDX1_RVT)           0.07 &     1.32 r
  add_88/U1_1_16/C1 (HADDX1_RVT)           0.07 &     1.39 r
  add_88/U1_1_17/C1 (HADDX1_RVT)           0.07 &     1.46 r
  add_88/U1_1_18/C1 (HADDX1_RVT)           0.07 &     1.53 r
  add_88/U1_1_19/C1 (HADDX1_RVT)           0.07 &     1.60 r
  add_88/U1_1_20/C1 (HADDX1_RVT)           0.07 &     1.67 r
  add_88/U1_1_21/C1 (HADDX1_RVT)           0.07 &     1.74 r
  add_88/U1_1_22/SO (HADDX1_RVT)           0.11 &     1.85 f
  add_88/SUM[22] (FIFO_DW01_inc_1)         0.00       1.85 f
  U244/Y (AO22X1_RVT)                      0.06 &     1.91 f
  rd_ptr_reg[22]/D (DFFARX1_RVT)           0.00 &     1.91 f
  data arrival time                                   1.91

  clock ideal_clock1 (rise edge)          15.20      15.20
  clock network delay (ideal)              0.00      15.20
  clock uncertainty                       -0.10      15.10
  rd_ptr_reg[22]/CLK (DFFARX1_RVT)         0.00      15.10 r
  library setup time                      -0.06      15.04
  data required time                                 15.04
  -----------------------------------------------------------
  data required time                                 15.04
  data arrival time                                  -1.91
  -----------------------------------------------------------
  slack (MET)                                        13.13


  Startpoint: wr_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: wr_ptr_reg[22]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  wr_ptr_reg[0]/CLK (DFFARX1_RVT)          0.00       0.00 r
  wr_ptr_reg[0]/Q (DFFARX1_RVT)            0.21       0.21 r
  add_85/A[0] (FIFO_DW01_inc_2)            0.00       0.21 r
  add_85/U1_1_1/C1 (HADDX1_RVT)            0.08 &     0.29 r
  add_85/U1_1_2/C1 (HADDX1_RVT)            0.07 &     0.36 r
  add_85/U1_1_3/C1 (HADDX1_RVT)            0.07 &     0.43 r
  add_85/U1_1_4/C1 (HADDX1_RVT)            0.07 &     0.50 r
  add_85/U1_1_5/C1 (HADDX1_RVT)            0.07 &     0.57 r
  add_85/U1_1_6/C1 (HADDX1_RVT)            0.07 &     0.64 r
  add_85/U1_1_7/C1 (HADDX1_RVT)            0.07 &     0.71 r
  add_85/U1_1_8/C1 (HADDX1_RVT)            0.07 &     0.78 r
  add_85/U1_1_9/C1 (HADDX1_RVT)            0.07 &     0.85 r
  add_85/U1_1_10/C1 (HADDX1_RVT)           0.07 &     0.93 r
  add_85/U1_1_11/C1 (HADDX1_RVT)           0.07 &     1.00 r
  add_85/U1_1_12/C1 (HADDX1_RVT)           0.07 &     1.07 r
  add_85/U1_1_13/C1 (HADDX1_RVT)           0.07 &     1.14 r
  add_85/U1_1_14/C1 (HADDX1_RVT)           0.07 &     1.21 r
  add_85/U1_1_15/C1 (HADDX1_RVT)           0.07 &     1.28 r
  add_85/U1_1_16/C1 (HADDX1_RVT)           0.07 &     1.35 r
  add_85/U1_1_17/C1 (HADDX1_RVT)           0.07 &     1.42 r
  add_85/U1_1_18/C1 (HADDX1_RVT)           0.07 &     1.49 r
  add_85/U1_1_19/C1 (HADDX1_RVT)           0.07 &     1.56 r
  add_85/U1_1_20/C1 (HADDX1_RVT)           0.07 &     1.64 r
  add_85/U1_1_21/C1 (HADDX1_RVT)           0.07 &     1.71 r
  add_85/U1_1_22/SO (HADDX1_RVT)           0.11 &     1.81 f
  add_85/SUM[22] (FIFO_DW01_inc_2)         0.00       1.81 f
  U220/Y (AO22X1_RVT)                      0.06 &     1.87 f
  wr_ptr_reg[22]/D (DFFARX1_RVT)           0.00 &     1.87 f
  data arrival time                                   1.87

  clock ideal_clock1 (rise edge)          15.20      15.20
  clock network delay (ideal)              0.00      15.20
  clock uncertainty                       -0.10      15.10
  wr_ptr_reg[22]/CLK (DFFARX1_RVT)         0.00      15.10 r
  library setup time                      -0.06      15.04
  data required time                                 15.04
  -----------------------------------------------------------
  data required time                                 15.04
  data arrival time                                  -1.87
  -----------------------------------------------------------
  slack (MET)                                        13.17


  Startpoint: fcounter_reg[1]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fcounter_reg[18]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  fcounter_reg[1]/CLK (DFFARX1_RVT)        0.00       0.00 r
  fcounter_reg[1]/Q (DFFARX1_RVT)          0.19       0.19 f
  sub_94/A[1] (FIFO_DW01_dec_0)            0.00       0.19 f
  sub_94/U91/Y (OR2X1_RVT)                 0.09 &     0.29 f
  sub_94/U90/Y (OR2X1_RVT)                 0.08 &     0.36 f
  sub_94/U89/Y (OR2X1_RVT)                 0.08 &     0.45 f
  sub_94/U88/Y (OR2X1_RVT)                 0.08 &     0.53 f
  sub_94/U87/Y (OR2X1_RVT)                 0.08 &     0.61 f
  sub_94/U86/Y (OR2X1_RVT)                 0.08 &     0.69 f
  sub_94/U85/Y (OR2X1_RVT)                 0.08 &     0.77 f
  sub_94/U84/Y (OR2X1_RVT)                 0.08 &     0.85 f
  sub_94/U83/Y (OR2X1_RVT)                 0.08 &     0.93 f
  sub_94/U82/Y (OR2X1_RVT)                 0.08 &     1.00 f
  sub_94/U80/Y (OR2X1_RVT)                 0.08 &     1.08 f
  sub_94/U78/Y (OR2X1_RVT)                 0.08 &     1.16 f
  sub_94/U76/Y (OR2X1_RVT)                 0.08 &     1.24 f
  sub_94/U74/Y (OR2X1_RVT)                 0.08 &     1.32 f
  sub_94/U72/Y (OR2X1_RVT)                 0.08 &     1.40 f
  sub_94/U70/Y (OR2X1_RVT)                 0.08 &     1.48 f
  sub_94/U68/Y (OR2X1_RVT)                 0.08 &     1.56 f
  sub_94/U66/Y (OR2X1_RVT)                 0.08 &     1.64 f
  sub_94/U7/Y (INVX1_RVT)                  0.03 &     1.67 r
  sub_94/U65/Y (AO21X1_RVT)                0.05 &     1.72 r
  sub_94/SUM[18] (FIFO_DW01_dec_0)         0.00       1.72 r
  U182/Y (AO222X1_RVT)                     0.11 &     1.83 r
  fcounter_reg[18]/D (DFFARX1_RVT)         0.00 &     1.83 r
  data arrival time                                   1.83

  clock ideal_clock1 (rise edge)          15.20      15.20
  clock network delay (ideal)              0.00      15.20
  clock uncertainty                       -0.10      15.10
  fcounter_reg[18]/CLK (DFFARX1_RVT)       0.00      15.10 r
  library setup time                      -0.07      15.03
  data required time                                 15.03
  -----------------------------------------------------------
  data required time                                 15.03
  data arrival time                                  -1.83
  -----------------------------------------------------------
  slack (MET)                                        13.19


  Startpoint: rd_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: rd_ptr_reg[21]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  rd_ptr_reg[0]/CLK (DFFARX1_RVT)          0.00       0.00 r
  rd_ptr_reg[0]/Q (DFFARX1_RVT)            0.21       0.21 r
  add_88/A[0] (FIFO_DW01_inc_1)            0.00       0.21 r
  add_88/U1_1_1/C1 (HADDX1_RVT)            0.08 &     0.29 r
  add_88/U1_1_2/C1 (HADDX1_RVT)            0.07 &     0.37 r
  add_88/U1_1_3/C1 (HADDX1_RVT)            0.07 &     0.43 r
  add_88/U1_1_4/C1 (HADDX1_RVT)            0.07 &     0.51 r
  add_88/U1_1_5/C1 (HADDX1_RVT)            0.07 &     0.58 r
  add_88/U1_1_6/C1 (HADDX1_RVT)            0.07 &     0.65 r
  add_88/U1_1_7/C1 (HADDX1_RVT)            0.08 &     0.72 r
  add_88/U1_1_8/C1 (HADDX1_RVT)            0.07 &     0.79 r
  add_88/U1_1_9/C1 (HADDX1_RVT)            0.08 &     0.87 r
  add_88/U1_1_10/C1 (HADDX1_RVT)           0.08 &     0.95 r
  add_88/U1_1_11/C1 (HADDX1_RVT)           0.07 &     1.02 r
  add_88/U1_1_12/C1 (HADDX1_RVT)           0.08 &     1.10 r
  add_88/U1_1_13/C1 (HADDX1_RVT)           0.08 &     1.17 r
  add_88/U1_1_14/C1 (HADDX1_RVT)           0.07 &     1.24 r
  add_88/U1_1_15/C1 (HADDX1_RVT)           0.07 &     1.32 r
  add_88/U1_1_16/C1 (HADDX1_RVT)           0.07 &     1.39 r
  add_88/U1_1_17/C1 (HADDX1_RVT)           0.07 &     1.46 r
  add_88/U1_1_18/C1 (HADDX1_RVT)           0.07 &     1.53 r
  add_88/U1_1_19/C1 (HADDX1_RVT)           0.07 &     1.60 r
  add_88/U1_1_20/C1 (HADDX1_RVT)           0.07 &     1.67 r
  add_88/U1_1_21/SO (HADDX1_RVT)           0.11 &     1.78 f
  add_88/SUM[21] (FIFO_DW01_inc_1)         0.00       1.78 f
  U245/Y (AO22X1_RVT)                      0.06 &     1.84 f
  rd_ptr_reg[21]/D (DFFARX1_RVT)           0.00 &     1.84 f
  data arrival time                                   1.84

  clock ideal_clock1 (rise edge)          15.20      15.20
  clock network delay (ideal)              0.00      15.20
  clock uncertainty                       -0.10      15.10
  rd_ptr_reg[21]/CLK (DFFARX1_RVT)         0.00      15.10 r
  library setup time                      -0.06      15.04
  data required time                                 15.04
  -----------------------------------------------------------
  data required time                                 15.04
  data arrival time                                  -1.84
  -----------------------------------------------------------
  slack (MET)                                        13.20


  Startpoint: wr_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: wr_ptr_reg[21]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  wr_ptr_reg[0]/CLK (DFFARX1_RVT)          0.00       0.00 r
  wr_ptr_reg[0]/Q (DFFARX1_RVT)            0.21       0.21 r
  add_85/A[0] (FIFO_DW01_inc_2)            0.00       0.21 r
  add_85/U1_1_1/C1 (HADDX1_RVT)            0.08 &     0.29 r
  add_85/U1_1_2/C1 (HADDX1_RVT)            0.07 &     0.36 r
  add_85/U1_1_3/C1 (HADDX1_RVT)            0.07 &     0.43 r
  add_85/U1_1_4/C1 (HADDX1_RVT)            0.07 &     0.50 r
  add_85/U1_1_5/C1 (HADDX1_RVT)            0.07 &     0.57 r
  add_85/U1_1_6/C1 (HADDX1_RVT)            0.07 &     0.64 r
  add_85/U1_1_7/C1 (HADDX1_RVT)            0.07 &     0.71 r
  add_85/U1_1_8/C1 (HADDX1_RVT)            0.07 &     0.78 r
  add_85/U1_1_9/C1 (HADDX1_RVT)            0.07 &     0.85 r
  add_85/U1_1_10/C1 (HADDX1_RVT)           0.07 &     0.93 r
  add_85/U1_1_11/C1 (HADDX1_RVT)           0.07 &     1.00 r
  add_85/U1_1_12/C1 (HADDX1_RVT)           0.07 &     1.07 r
  add_85/U1_1_13/C1 (HADDX1_RVT)           0.07 &     1.14 r
  add_85/U1_1_14/C1 (HADDX1_RVT)           0.07 &     1.21 r
  add_85/U1_1_15/C1 (HADDX1_RVT)           0.07 &     1.28 r
  add_85/U1_1_16/C1 (HADDX1_RVT)           0.07 &     1.35 r
  add_85/U1_1_17/C1 (HADDX1_RVT)           0.07 &     1.42 r
  add_85/U1_1_18/C1 (HADDX1_RVT)           0.07 &     1.49 r
  add_85/U1_1_19/C1 (HADDX1_RVT)           0.07 &     1.56 r
  add_85/U1_1_20/C1 (HADDX1_RVT)           0.07 &     1.64 r
  add_85/U1_1_21/SO (HADDX1_RVT)           0.11 &     1.75 f
  add_85/SUM[21] (FIFO_DW01_inc_2)         0.00       1.75 f
  U221/Y (AO22X1_RVT)                      0.06 &     1.81 f
  wr_ptr_reg[21]/D (DFFARX1_RVT)           0.00 &     1.81 f
  data arrival time                                   1.81

  clock ideal_clock1 (rise edge)          15.20      15.20
  clock network delay (ideal)              0.00      15.20
  clock uncertainty                       -0.10      15.10
  wr_ptr_reg[21]/CLK (DFFARX1_RVT)         0.00      15.10 r
  library setup time                      -0.06      15.04
  data required time                                 15.04
  -----------------------------------------------------------
  data required time                                 15.04
  data arrival time                                  -1.81
  -----------------------------------------------------------
  slack (MET)                                        13.23


  Startpoint: rd_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: rd_ptr_reg[20]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  rd_ptr_reg[0]/CLK (DFFARX1_RVT)          0.00       0.00 r
  rd_ptr_reg[0]/Q (DFFARX1_RVT)            0.21       0.21 r
  add_88/A[0] (FIFO_DW01_inc_1)            0.00       0.21 r
  add_88/U1_1_1/C1 (HADDX1_RVT)            0.08 &     0.29 r
  add_88/U1_1_2/C1 (HADDX1_RVT)            0.07 &     0.37 r
  add_88/U1_1_3/C1 (HADDX1_RVT)            0.07 &     0.43 r
  add_88/U1_1_4/C1 (HADDX1_RVT)            0.07 &     0.51 r
  add_88/U1_1_5/C1 (HADDX1_RVT)            0.07 &     0.58 r
  add_88/U1_1_6/C1 (HADDX1_RVT)            0.07 &     0.65 r
  add_88/U1_1_7/C1 (HADDX1_RVT)            0.08 &     0.72 r
  add_88/U1_1_8/C1 (HADDX1_RVT)            0.07 &     0.79 r
  add_88/U1_1_9/C1 (HADDX1_RVT)            0.08 &     0.87 r
  add_88/U1_1_10/C1 (HADDX1_RVT)           0.08 &     0.95 r
  add_88/U1_1_11/C1 (HADDX1_RVT)           0.07 &     1.02 r
  add_88/U1_1_12/C1 (HADDX1_RVT)           0.08 &     1.10 r
  add_88/U1_1_13/C1 (HADDX1_RVT)           0.08 &     1.17 r
  add_88/U1_1_14/C1 (HADDX1_RVT)           0.07 &     1.24 r
  add_88/U1_1_15/C1 (HADDX1_RVT)           0.07 &     1.32 r
  add_88/U1_1_16/C1 (HADDX1_RVT)           0.07 &     1.39 r
  add_88/U1_1_17/C1 (HADDX1_RVT)           0.07 &     1.46 r
  add_88/U1_1_18/C1 (HADDX1_RVT)           0.07 &     1.53 r
  add_88/U1_1_19/C1 (HADDX1_RVT)           0.07 &     1.60 r
  add_88/U1_1_20/SO (HADDX1_RVT)           0.11 &     1.71 f
  add_88/SUM[20] (FIFO_DW01_inc_1)         0.00       1.71 f
  U246/Y (AO22X1_RVT)                      0.06 &     1.77 f
  rd_ptr_reg[20]/D (DFFARX1_RVT)           0.00 &     1.77 f
  data arrival time                                   1.77

  clock ideal_clock1 (rise edge)          15.20      15.20
  clock network delay (ideal)              0.00      15.20
  clock uncertainty                       -0.10      15.10
  rd_ptr_reg[20]/CLK (DFFARX1_RVT)         0.00      15.10 r
  library setup time                      -0.06      15.04
  data required time                                 15.04
  -----------------------------------------------------------
  data required time                                 15.04
  data arrival time                                  -1.77
  -----------------------------------------------------------
  slack (MET)                                        13.26


  Startpoint: fcounter_reg[1]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fcounter_reg[17]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  fcounter_reg[1]/CLK (DFFARX1_RVT)        0.00       0.00 r
  fcounter_reg[1]/Q (DFFARX1_RVT)          0.19       0.19 f
  sub_94/A[1] (FIFO_DW01_dec_0)            0.00       0.19 f
  sub_94/U91/Y (OR2X1_RVT)                 0.09 &     0.29 f
  sub_94/U90/Y (OR2X1_RVT)                 0.08 &     0.36 f
  sub_94/U89/Y (OR2X1_RVT)                 0.08 &     0.45 f
  sub_94/U88/Y (OR2X1_RVT)                 0.08 &     0.53 f
  sub_94/U87/Y (OR2X1_RVT)                 0.08 &     0.61 f
  sub_94/U86/Y (OR2X1_RVT)                 0.08 &     0.69 f
  sub_94/U85/Y (OR2X1_RVT)                 0.08 &     0.77 f
  sub_94/U84/Y (OR2X1_RVT)                 0.08 &     0.85 f
  sub_94/U83/Y (OR2X1_RVT)                 0.08 &     0.93 f
  sub_94/U82/Y (OR2X1_RVT)                 0.08 &     1.00 f
  sub_94/U80/Y (OR2X1_RVT)                 0.08 &     1.08 f
  sub_94/U78/Y (OR2X1_RVT)                 0.08 &     1.16 f
  sub_94/U76/Y (OR2X1_RVT)                 0.08 &     1.24 f
  sub_94/U74/Y (OR2X1_RVT)                 0.08 &     1.32 f
  sub_94/U72/Y (OR2X1_RVT)                 0.08 &     1.40 f
  sub_94/U70/Y (OR2X1_RVT)                 0.08 &     1.48 f
  sub_94/U68/Y (OR2X1_RVT)                 0.08 &     1.56 f
  sub_94/U8/Y (INVX1_RVT)                  0.03 &     1.59 r
  sub_94/U67/Y (AO21X1_RVT)                0.05 &     1.64 r
  sub_94/SUM[17] (FIFO_DW01_dec_0)         0.00       1.64 r
  U183/Y (AO222X1_RVT)                     0.11 &     1.76 r
  fcounter_reg[17]/D (DFFARX1_RVT)         0.00 &     1.76 r
  data arrival time                                   1.76

  clock ideal_clock1 (rise edge)          15.20      15.20
  clock network delay (ideal)              0.00      15.20
  clock uncertainty                       -0.10      15.10
  fcounter_reg[17]/CLK (DFFARX1_RVT)       0.00      15.10 r
  library setup time                      -0.07      15.03
  data required time                                 15.03
  -----------------------------------------------------------
  data required time                                 15.03
  data arrival time                                  -1.76
  -----------------------------------------------------------
  slack (MET)                                        13.27


  Startpoint: wr_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: wr_ptr_reg[20]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  wr_ptr_reg[0]/CLK (DFFARX1_RVT)          0.00       0.00 r
  wr_ptr_reg[0]/Q (DFFARX1_RVT)            0.21       0.21 r
  add_85/A[0] (FIFO_DW01_inc_2)            0.00       0.21 r
  add_85/U1_1_1/C1 (HADDX1_RVT)            0.08 &     0.29 r
  add_85/U1_1_2/C1 (HADDX1_RVT)            0.07 &     0.36 r
  add_85/U1_1_3/C1 (HADDX1_RVT)            0.07 &     0.43 r
  add_85/U1_1_4/C1 (HADDX1_RVT)            0.07 &     0.50 r
  add_85/U1_1_5/C1 (HADDX1_RVT)            0.07 &     0.57 r
  add_85/U1_1_6/C1 (HADDX1_RVT)            0.07 &     0.64 r
  add_85/U1_1_7/C1 (HADDX1_RVT)            0.07 &     0.71 r
  add_85/U1_1_8/C1 (HADDX1_RVT)            0.07 &     0.78 r
  add_85/U1_1_9/C1 (HADDX1_RVT)            0.07 &     0.85 r
  add_85/U1_1_10/C1 (HADDX1_RVT)           0.07 &     0.93 r
  add_85/U1_1_11/C1 (HADDX1_RVT)           0.07 &     1.00 r
  add_85/U1_1_12/C1 (HADDX1_RVT)           0.07 &     1.07 r
  add_85/U1_1_13/C1 (HADDX1_RVT)           0.07 &     1.14 r
  add_85/U1_1_14/C1 (HADDX1_RVT)           0.07 &     1.21 r
  add_85/U1_1_15/C1 (HADDX1_RVT)           0.07 &     1.28 r
  add_85/U1_1_16/C1 (HADDX1_RVT)           0.07 &     1.35 r
  add_85/U1_1_17/C1 (HADDX1_RVT)           0.07 &     1.42 r
  add_85/U1_1_18/C1 (HADDX1_RVT)           0.07 &     1.49 r
  add_85/U1_1_19/C1 (HADDX1_RVT)           0.07 &     1.56 r
  add_85/U1_1_20/SO (HADDX1_RVT)           0.11 &     1.67 f
  add_85/SUM[20] (FIFO_DW01_inc_2)         0.00       1.67 f
  U222/Y (AO22X1_RVT)                      0.06 &     1.74 f
  wr_ptr_reg[20]/D (DFFARX1_RVT)           0.00 &     1.74 f
  data arrival time                                   1.74

  clock ideal_clock1 (rise edge)          15.20      15.20
  clock network delay (ideal)              0.00      15.20
  clock uncertainty                       -0.10      15.10
  wr_ptr_reg[20]/CLK (DFFARX1_RVT)         0.00      15.10 r
  library setup time                      -0.06      15.04
  data required time                                 15.04
  -----------------------------------------------------------
  data required time                                 15.04
  data arrival time                                  -1.74
  -----------------------------------------------------------
  slack (MET)                                        13.30


  Startpoint: rd_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: rd_ptr_reg[19]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  rd_ptr_reg[0]/CLK (DFFARX1_RVT)          0.00       0.00 r
  rd_ptr_reg[0]/Q (DFFARX1_RVT)            0.21       0.21 r
  add_88/A[0] (FIFO_DW01_inc_1)            0.00       0.21 r
  add_88/U1_1_1/C1 (HADDX1_RVT)            0.08 &     0.29 r
  add_88/U1_1_2/C1 (HADDX1_RVT)            0.07 &     0.37 r
  add_88/U1_1_3/C1 (HADDX1_RVT)            0.07 &     0.43 r
  add_88/U1_1_4/C1 (HADDX1_RVT)            0.07 &     0.51 r
  add_88/U1_1_5/C1 (HADDX1_RVT)            0.07 &     0.58 r
  add_88/U1_1_6/C1 (HADDX1_RVT)            0.07 &     0.65 r
  add_88/U1_1_7/C1 (HADDX1_RVT)            0.08 &     0.72 r
  add_88/U1_1_8/C1 (HADDX1_RVT)            0.07 &     0.79 r
  add_88/U1_1_9/C1 (HADDX1_RVT)            0.08 &     0.87 r
  add_88/U1_1_10/C1 (HADDX1_RVT)           0.08 &     0.95 r
  add_88/U1_1_11/C1 (HADDX1_RVT)           0.07 &     1.02 r
  add_88/U1_1_12/C1 (HADDX1_RVT)           0.08 &     1.10 r
  add_88/U1_1_13/C1 (HADDX1_RVT)           0.08 &     1.17 r
  add_88/U1_1_14/C1 (HADDX1_RVT)           0.07 &     1.24 r
  add_88/U1_1_15/C1 (HADDX1_RVT)           0.07 &     1.32 r
  add_88/U1_1_16/C1 (HADDX1_RVT)           0.07 &     1.39 r
  add_88/U1_1_17/C1 (HADDX1_RVT)           0.07 &     1.46 r
  add_88/U1_1_18/C1 (HADDX1_RVT)           0.07 &     1.53 r
  add_88/U1_1_19/SO (HADDX1_RVT)           0.11 &     1.65 f
  add_88/SUM[19] (FIFO_DW01_inc_1)         0.00       1.65 f
  U247/Y (AO22X1_RVT)                      0.06 &     1.71 f
  rd_ptr_reg[19]/D (DFFARX1_RVT)           0.00 &     1.71 f
  data arrival time                                   1.71

  clock ideal_clock1 (rise edge)          15.20      15.20
  clock network delay (ideal)              0.00      15.20
  clock uncertainty                       -0.10      15.10
  rd_ptr_reg[19]/CLK (DFFARX1_RVT)         0.00      15.10 r
  library setup time                      -0.06      15.04
  data required time                                 15.04
  -----------------------------------------------------------
  data required time                                 15.04
  data arrival time                                  -1.71
  -----------------------------------------------------------
  slack (MET)                                        13.33


  Startpoint: fcounter_reg[1]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fcounter_reg[16]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  fcounter_reg[1]/CLK (DFFARX1_RVT)        0.00       0.00 r
  fcounter_reg[1]/Q (DFFARX1_RVT)          0.19       0.19 f
  sub_94/A[1] (FIFO_DW01_dec_0)            0.00       0.19 f
  sub_94/U91/Y (OR2X1_RVT)                 0.09 &     0.29 f
  sub_94/U90/Y (OR2X1_RVT)                 0.08 &     0.36 f
  sub_94/U89/Y (OR2X1_RVT)                 0.08 &     0.45 f
  sub_94/U88/Y (OR2X1_RVT)                 0.08 &     0.53 f
  sub_94/U87/Y (OR2X1_RVT)                 0.08 &     0.61 f
  sub_94/U86/Y (OR2X1_RVT)                 0.08 &     0.69 f
  sub_94/U85/Y (OR2X1_RVT)                 0.08 &     0.77 f
  sub_94/U84/Y (OR2X1_RVT)                 0.08 &     0.85 f
  sub_94/U83/Y (OR2X1_RVT)                 0.08 &     0.93 f
  sub_94/U82/Y (OR2X1_RVT)                 0.08 &     1.00 f
  sub_94/U80/Y (OR2X1_RVT)                 0.08 &     1.08 f
  sub_94/U78/Y (OR2X1_RVT)                 0.08 &     1.16 f
  sub_94/U76/Y (OR2X1_RVT)                 0.08 &     1.24 f
  sub_94/U74/Y (OR2X1_RVT)                 0.08 &     1.32 f
  sub_94/U72/Y (OR2X1_RVT)                 0.08 &     1.40 f
  sub_94/U70/Y (OR2X1_RVT)                 0.08 &     1.48 f
  sub_94/U9/Y (INVX1_RVT)                  0.03 &     1.51 r
  sub_94/U69/Y (AO21X1_RVT)                0.05 &     1.56 r
  sub_94/SUM[16] (FIFO_DW01_dec_0)         0.00       1.56 r
  U184/Y (AO222X1_RVT)                     0.11 &     1.67 r
  fcounter_reg[16]/D (DFFARX1_RVT)         0.00 &     1.67 r
  data arrival time                                   1.67

  clock ideal_clock1 (rise edge)          15.20      15.20
  clock network delay (ideal)              0.00      15.20
  clock uncertainty                       -0.10      15.10
  fcounter_reg[16]/CLK (DFFARX1_RVT)       0.00      15.10 r
  library setup time                      -0.07      15.03
  data required time                                 15.03
  -----------------------------------------------------------
  data required time                                 15.03
  data arrival time                                  -1.67
  -----------------------------------------------------------
  slack (MET)                                        13.35


  Startpoint: wr_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: wr_ptr_reg[19]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  wr_ptr_reg[0]/CLK (DFFARX1_RVT)          0.00       0.00 r
  wr_ptr_reg[0]/Q (DFFARX1_RVT)            0.21       0.21 r
  add_85/A[0] (FIFO_DW01_inc_2)            0.00       0.21 r
  add_85/U1_1_1/C1 (HADDX1_RVT)            0.08 &     0.29 r
  add_85/U1_1_2/C1 (HADDX1_RVT)            0.07 &     0.36 r
  add_85/U1_1_3/C1 (HADDX1_RVT)            0.07 &     0.43 r
  add_85/U1_1_4/C1 (HADDX1_RVT)            0.07 &     0.50 r
  add_85/U1_1_5/C1 (HADDX1_RVT)            0.07 &     0.57 r
  add_85/U1_1_6/C1 (HADDX1_RVT)            0.07 &     0.64 r
  add_85/U1_1_7/C1 (HADDX1_RVT)            0.07 &     0.71 r
  add_85/U1_1_8/C1 (HADDX1_RVT)            0.07 &     0.78 r
  add_85/U1_1_9/C1 (HADDX1_RVT)            0.07 &     0.85 r
  add_85/U1_1_10/C1 (HADDX1_RVT)           0.07 &     0.93 r
  add_85/U1_1_11/C1 (HADDX1_RVT)           0.07 &     1.00 r
  add_85/U1_1_12/C1 (HADDX1_RVT)           0.07 &     1.07 r
  add_85/U1_1_13/C1 (HADDX1_RVT)           0.07 &     1.14 r
  add_85/U1_1_14/C1 (HADDX1_RVT)           0.07 &     1.21 r
  add_85/U1_1_15/C1 (HADDX1_RVT)           0.07 &     1.28 r
  add_85/U1_1_16/C1 (HADDX1_RVT)           0.07 &     1.35 r
  add_85/U1_1_17/C1 (HADDX1_RVT)           0.07 &     1.42 r
  add_85/U1_1_18/C1 (HADDX1_RVT)           0.07 &     1.49 r
  add_85/U1_1_19/SO (HADDX1_RVT)           0.11 &     1.60 f
  add_85/SUM[19] (FIFO_DW01_inc_2)         0.00       1.60 f
  U223/Y (AO22X1_RVT)                      0.06 &     1.66 f
  wr_ptr_reg[19]/D (DFFARX1_RVT)           0.00 &     1.66 f
  data arrival time                                   1.66

  clock ideal_clock1 (rise edge)          15.20      15.20
  clock network delay (ideal)              0.00      15.20
  clock uncertainty                       -0.10      15.10
  wr_ptr_reg[19]/CLK (DFFARX1_RVT)         0.00      15.10 r
  library setup time                      -0.06      15.04
  data required time                                 15.04
  -----------------------------------------------------------
  data required time                                 15.04
  data arrival time                                  -1.66
  -----------------------------------------------------------
  slack (MET)                                        13.38


  Startpoint: rd_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: rd_ptr_reg[18]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  rd_ptr_reg[0]/CLK (DFFARX1_RVT)          0.00       0.00 r
  rd_ptr_reg[0]/Q (DFFARX1_RVT)            0.21       0.21 r
  add_88/A[0] (FIFO_DW01_inc_1)            0.00       0.21 r
  add_88/U1_1_1/C1 (HADDX1_RVT)            0.08 &     0.29 r
  add_88/U1_1_2/C1 (HADDX1_RVT)            0.07 &     0.37 r
  add_88/U1_1_3/C1 (HADDX1_RVT)            0.07 &     0.43 r
  add_88/U1_1_4/C1 (HADDX1_RVT)            0.07 &     0.51 r
  add_88/U1_1_5/C1 (HADDX1_RVT)            0.07 &     0.58 r
  add_88/U1_1_6/C1 (HADDX1_RVT)            0.07 &     0.65 r
  add_88/U1_1_7/C1 (HADDX1_RVT)            0.08 &     0.72 r
  add_88/U1_1_8/C1 (HADDX1_RVT)            0.07 &     0.79 r
  add_88/U1_1_9/C1 (HADDX1_RVT)            0.08 &     0.87 r
  add_88/U1_1_10/C1 (HADDX1_RVT)           0.08 &     0.95 r
  add_88/U1_1_11/C1 (HADDX1_RVT)           0.07 &     1.02 r
  add_88/U1_1_12/C1 (HADDX1_RVT)           0.08 &     1.10 r
  add_88/U1_1_13/C1 (HADDX1_RVT)           0.08 &     1.17 r
  add_88/U1_1_14/C1 (HADDX1_RVT)           0.07 &     1.24 r
  add_88/U1_1_15/C1 (HADDX1_RVT)           0.07 &     1.32 r
  add_88/U1_1_16/C1 (HADDX1_RVT)           0.07 &     1.39 r
  add_88/U1_1_17/C1 (HADDX1_RVT)           0.07 &     1.46 r
  add_88/U1_1_18/SO (HADDX1_RVT)           0.11 &     1.57 f
  add_88/SUM[18] (FIFO_DW01_inc_1)         0.00       1.57 f
  U248/Y (AO22X1_RVT)                      0.06 &     1.63 f
  rd_ptr_reg[18]/D (DFFARX1_RVT)           0.00 &     1.63 f
  data arrival time                                   1.63

  clock ideal_clock1 (rise edge)          15.20      15.20
  clock network delay (ideal)              0.00      15.20
  clock uncertainty                       -0.10      15.10
  rd_ptr_reg[18]/CLK (DFFARX1_RVT)         0.00      15.10 r
  library setup time                      -0.06      15.04
  data required time                                 15.04
  -----------------------------------------------------------
  data required time                                 15.04
  data arrival time                                  -1.63
  -----------------------------------------------------------
  slack (MET)                                        13.41


  Startpoint: fcounter_reg[1]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fcounter_reg[15]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  fcounter_reg[1]/CLK (DFFARX1_RVT)        0.00       0.00 r
  fcounter_reg[1]/Q (DFFARX1_RVT)          0.19       0.19 f
  sub_94/A[1] (FIFO_DW01_dec_0)            0.00       0.19 f
  sub_94/U91/Y (OR2X1_RVT)                 0.09 &     0.29 f
  sub_94/U90/Y (OR2X1_RVT)                 0.08 &     0.36 f
  sub_94/U89/Y (OR2X1_RVT)                 0.08 &     0.45 f
  sub_94/U88/Y (OR2X1_RVT)                 0.08 &     0.53 f
  sub_94/U87/Y (OR2X1_RVT)                 0.08 &     0.61 f
  sub_94/U86/Y (OR2X1_RVT)                 0.08 &     0.69 f
  sub_94/U85/Y (OR2X1_RVT)                 0.08 &     0.77 f
  sub_94/U84/Y (OR2X1_RVT)                 0.08 &     0.85 f
  sub_94/U83/Y (OR2X1_RVT)                 0.08 &     0.93 f
  sub_94/U82/Y (OR2X1_RVT)                 0.08 &     1.00 f
  sub_94/U80/Y (OR2X1_RVT)                 0.08 &     1.08 f
  sub_94/U78/Y (OR2X1_RVT)                 0.08 &     1.16 f
  sub_94/U76/Y (OR2X1_RVT)                 0.08 &     1.24 f
  sub_94/U74/Y (OR2X1_RVT)                 0.08 &     1.32 f
  sub_94/U72/Y (OR2X1_RVT)                 0.08 &     1.40 f
  sub_94/U10/Y (INVX1_RVT)                 0.03 &     1.43 r
  sub_94/U71/Y (AO21X1_RVT)                0.05 &     1.48 r
  sub_94/SUM[15] (FIFO_DW01_dec_0)         0.00       1.48 r
  U185/Y (AO222X1_RVT)                     0.11 &     1.59 r
  fcounter_reg[15]/D (DFFARX1_RVT)         0.00 &     1.59 r
  data arrival time                                   1.59

  clock ideal_clock1 (rise edge)          15.20      15.20
  clock network delay (ideal)              0.00      15.20
  clock uncertainty                       -0.10      15.10
  fcounter_reg[15]/CLK (DFFARX1_RVT)       0.00      15.10 r
  library setup time                      -0.07      15.03
  data required time                                 15.03
  -----------------------------------------------------------
  data required time                                 15.03
  data arrival time                                  -1.59
  -----------------------------------------------------------
  slack (MET)                                        13.44


  Startpoint: wr_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: wr_ptr_reg[18]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  wr_ptr_reg[0]/CLK (DFFARX1_RVT)          0.00       0.00 r
  wr_ptr_reg[0]/Q (DFFARX1_RVT)            0.21       0.21 r
  add_85/A[0] (FIFO_DW01_inc_2)            0.00       0.21 r
  add_85/U1_1_1/C1 (HADDX1_RVT)            0.08 &     0.29 r
  add_85/U1_1_2/C1 (HADDX1_RVT)            0.07 &     0.36 r
  add_85/U1_1_3/C1 (HADDX1_RVT)            0.07 &     0.43 r
  add_85/U1_1_4/C1 (HADDX1_RVT)            0.07 &     0.50 r
  add_85/U1_1_5/C1 (HADDX1_RVT)            0.07 &     0.57 r
  add_85/U1_1_6/C1 (HADDX1_RVT)            0.07 &     0.64 r
  add_85/U1_1_7/C1 (HADDX1_RVT)            0.07 &     0.71 r
  add_85/U1_1_8/C1 (HADDX1_RVT)            0.07 &     0.78 r
  add_85/U1_1_9/C1 (HADDX1_RVT)            0.07 &     0.85 r
  add_85/U1_1_10/C1 (HADDX1_RVT)           0.07 &     0.93 r
  add_85/U1_1_11/C1 (HADDX1_RVT)           0.07 &     1.00 r
  add_85/U1_1_12/C1 (HADDX1_RVT)           0.07 &     1.07 r
  add_85/U1_1_13/C1 (HADDX1_RVT)           0.07 &     1.14 r
  add_85/U1_1_14/C1 (HADDX1_RVT)           0.07 &     1.21 r
  add_85/U1_1_15/C1 (HADDX1_RVT)           0.07 &     1.28 r
  add_85/U1_1_16/C1 (HADDX1_RVT)           0.07 &     1.35 r
  add_85/U1_1_17/C1 (HADDX1_RVT)           0.07 &     1.42 r
  add_85/U1_1_18/SO (HADDX1_RVT)           0.11 &     1.53 f
  add_85/SUM[18] (FIFO_DW01_inc_2)         0.00       1.53 f
  U224/Y (AO22X1_RVT)                      0.06 &     1.59 f
  wr_ptr_reg[18]/D (DFFARX1_RVT)           0.00 &     1.59 f
  data arrival time                                   1.59

  clock ideal_clock1 (rise edge)          15.20      15.20
  clock network delay (ideal)              0.00      15.20
  clock uncertainty                       -0.10      15.10
  wr_ptr_reg[18]/CLK (DFFARX1_RVT)         0.00      15.10 r
  library setup time                      -0.06      15.04
  data required time                                 15.04
  -----------------------------------------------------------
  data required time                                 15.04
  data arrival time                                  -1.59
  -----------------------------------------------------------
  slack (MET)                                        13.45


  Startpoint: rd_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: rd_ptr_reg[17]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  rd_ptr_reg[0]/CLK (DFFARX1_RVT)          0.00       0.00 r
  rd_ptr_reg[0]/Q (DFFARX1_RVT)            0.21       0.21 r
  add_88/A[0] (FIFO_DW01_inc_1)            0.00       0.21 r
  add_88/U1_1_1/C1 (HADDX1_RVT)            0.08 &     0.29 r
  add_88/U1_1_2/C1 (HADDX1_RVT)            0.07 &     0.37 r
  add_88/U1_1_3/C1 (HADDX1_RVT)            0.07 &     0.43 r
  add_88/U1_1_4/C1 (HADDX1_RVT)            0.07 &     0.51 r
  add_88/U1_1_5/C1 (HADDX1_RVT)            0.07 &     0.58 r
  add_88/U1_1_6/C1 (HADDX1_RVT)            0.07 &     0.65 r
  add_88/U1_1_7/C1 (HADDX1_RVT)            0.08 &     0.72 r
  add_88/U1_1_8/C1 (HADDX1_RVT)            0.07 &     0.79 r
  add_88/U1_1_9/C1 (HADDX1_RVT)            0.08 &     0.87 r
  add_88/U1_1_10/C1 (HADDX1_RVT)           0.08 &     0.95 r
  add_88/U1_1_11/C1 (HADDX1_RVT)           0.07 &     1.02 r
  add_88/U1_1_12/C1 (HADDX1_RVT)           0.08 &     1.10 r
  add_88/U1_1_13/C1 (HADDX1_RVT)           0.08 &     1.17 r
  add_88/U1_1_14/C1 (HADDX1_RVT)           0.07 &     1.24 r
  add_88/U1_1_15/C1 (HADDX1_RVT)           0.07 &     1.32 r
  add_88/U1_1_16/C1 (HADDX1_RVT)           0.07 &     1.39 r
  add_88/U1_1_17/SO (HADDX1_RVT)           0.11 &     1.50 f
  add_88/SUM[17] (FIFO_DW01_inc_1)         0.00       1.50 f
  U249/Y (AO22X1_RVT)                      0.06 &     1.56 f
  rd_ptr_reg[17]/D (DFFARX1_RVT)           0.00 &     1.56 f
  data arrival time                                   1.56

  clock ideal_clock1 (rise edge)          15.20      15.20
  clock network delay (ideal)              0.00      15.20
  clock uncertainty                       -0.10      15.10
  rd_ptr_reg[17]/CLK (DFFARX1_RVT)         0.00      15.10 r
  library setup time                      -0.06      15.04
  data required time                                 15.04
  -----------------------------------------------------------
  data required time                                 15.04
  data arrival time                                  -1.56
  -----------------------------------------------------------
  slack (MET)                                        13.48


  Startpoint: fcounter_reg[1]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fcounter_reg[14]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  fcounter_reg[1]/CLK (DFFARX1_RVT)        0.00       0.00 r
  fcounter_reg[1]/Q (DFFARX1_RVT)          0.19       0.19 f
  sub_94/A[1] (FIFO_DW01_dec_0)            0.00       0.19 f
  sub_94/U91/Y (OR2X1_RVT)                 0.09 &     0.29 f
  sub_94/U90/Y (OR2X1_RVT)                 0.08 &     0.36 f
  sub_94/U89/Y (OR2X1_RVT)                 0.08 &     0.45 f
  sub_94/U88/Y (OR2X1_RVT)                 0.08 &     0.53 f
  sub_94/U87/Y (OR2X1_RVT)                 0.08 &     0.61 f
  sub_94/U86/Y (OR2X1_RVT)                 0.08 &     0.69 f
  sub_94/U85/Y (OR2X1_RVT)                 0.08 &     0.77 f
  sub_94/U84/Y (OR2X1_RVT)                 0.08 &     0.85 f
  sub_94/U83/Y (OR2X1_RVT)                 0.08 &     0.93 f
  sub_94/U82/Y (OR2X1_RVT)                 0.08 &     1.00 f
  sub_94/U80/Y (OR2X1_RVT)                 0.08 &     1.08 f
  sub_94/U78/Y (OR2X1_RVT)                 0.08 &     1.16 f
  sub_94/U76/Y (OR2X1_RVT)                 0.08 &     1.24 f
  sub_94/U74/Y (OR2X1_RVT)                 0.08 &     1.32 f
  sub_94/U11/Y (INVX1_RVT)                 0.03 &     1.35 r
  sub_94/U73/Y (AO21X1_RVT)                0.05 &     1.40 r
  sub_94/SUM[14] (FIFO_DW01_dec_0)         0.00       1.40 r
  U186/Y (AO222X1_RVT)                     0.12 &     1.51 r
  fcounter_reg[14]/D (DFFARX1_RVT)         0.00 &     1.51 r
  data arrival time                                   1.51

  clock ideal_clock1 (rise edge)          15.20      15.20
  clock network delay (ideal)              0.00      15.20
  clock uncertainty                       -0.10      15.10
  fcounter_reg[14]/CLK (DFFARX1_RVT)       0.00      15.10 r
  library setup time                      -0.07      15.03
  data required time                                 15.03
  -----------------------------------------------------------
  data required time                                 15.03
  data arrival time                                  -1.51
  -----------------------------------------------------------
  slack (MET)                                        13.51


  Startpoint: wr_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: wr_ptr_reg[17]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  wr_ptr_reg[0]/CLK (DFFARX1_RVT)          0.00       0.00 r
  wr_ptr_reg[0]/Q (DFFARX1_RVT)            0.21       0.21 r
  add_85/A[0] (FIFO_DW01_inc_2)            0.00       0.21 r
  add_85/U1_1_1/C1 (HADDX1_RVT)            0.08 &     0.29 r
  add_85/U1_1_2/C1 (HADDX1_RVT)            0.07 &     0.36 r
  add_85/U1_1_3/C1 (HADDX1_RVT)            0.07 &     0.43 r
  add_85/U1_1_4/C1 (HADDX1_RVT)            0.07 &     0.50 r
  add_85/U1_1_5/C1 (HADDX1_RVT)            0.07 &     0.57 r
  add_85/U1_1_6/C1 (HADDX1_RVT)            0.07 &     0.64 r
  add_85/U1_1_7/C1 (HADDX1_RVT)            0.07 &     0.71 r
  add_85/U1_1_8/C1 (HADDX1_RVT)            0.07 &     0.78 r
  add_85/U1_1_9/C1 (HADDX1_RVT)            0.07 &     0.85 r
  add_85/U1_1_10/C1 (HADDX1_RVT)           0.07 &     0.93 r
  add_85/U1_1_11/C1 (HADDX1_RVT)           0.07 &     1.00 r
  add_85/U1_1_12/C1 (HADDX1_RVT)           0.07 &     1.07 r
  add_85/U1_1_13/C1 (HADDX1_RVT)           0.07 &     1.14 r
  add_85/U1_1_14/C1 (HADDX1_RVT)           0.07 &     1.21 r
  add_85/U1_1_15/C1 (HADDX1_RVT)           0.07 &     1.28 r
  add_85/U1_1_16/C1 (HADDX1_RVT)           0.07 &     1.35 r
  add_85/U1_1_17/SO (HADDX1_RVT)           0.11 &     1.46 f
  add_85/SUM[17] (FIFO_DW01_inc_2)         0.00       1.46 f
  U225/Y (AO22X1_RVT)                      0.06 &     1.52 f
  wr_ptr_reg[17]/D (DFFARX1_RVT)           0.00 &     1.52 f
  data arrival time                                   1.52

  clock ideal_clock1 (rise edge)          15.20      15.20
  clock network delay (ideal)              0.00      15.20
  clock uncertainty                       -0.10      15.10
  wr_ptr_reg[17]/CLK (DFFARX1_RVT)         0.00      15.10 r
  library setup time                      -0.06      15.04
  data required time                                 15.04
  -----------------------------------------------------------
  data required time                                 15.04
  data arrival time                                  -1.52
  -----------------------------------------------------------
  slack (MET)                                        13.52


  Startpoint: rd_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: rd_ptr_reg[16]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  rd_ptr_reg[0]/CLK (DFFARX1_RVT)          0.00       0.00 r
  rd_ptr_reg[0]/Q (DFFARX1_RVT)            0.21       0.21 r
  add_88/A[0] (FIFO_DW01_inc_1)            0.00       0.21 r
  add_88/U1_1_1/C1 (HADDX1_RVT)            0.08 &     0.29 r
  add_88/U1_1_2/C1 (HADDX1_RVT)            0.07 &     0.37 r
  add_88/U1_1_3/C1 (HADDX1_RVT)            0.07 &     0.43 r
  add_88/U1_1_4/C1 (HADDX1_RVT)            0.07 &     0.51 r
  add_88/U1_1_5/C1 (HADDX1_RVT)            0.07 &     0.58 r
  add_88/U1_1_6/C1 (HADDX1_RVT)            0.07 &     0.65 r
  add_88/U1_1_7/C1 (HADDX1_RVT)            0.08 &     0.72 r
  add_88/U1_1_8/C1 (HADDX1_RVT)            0.07 &     0.79 r
  add_88/U1_1_9/C1 (HADDX1_RVT)            0.08 &     0.87 r
  add_88/U1_1_10/C1 (HADDX1_RVT)           0.08 &     0.95 r
  add_88/U1_1_11/C1 (HADDX1_RVT)           0.07 &     1.02 r
  add_88/U1_1_12/C1 (HADDX1_RVT)           0.08 &     1.10 r
  add_88/U1_1_13/C1 (HADDX1_RVT)           0.08 &     1.17 r
  add_88/U1_1_14/C1 (HADDX1_RVT)           0.07 &     1.24 r
  add_88/U1_1_15/C1 (HADDX1_RVT)           0.07 &     1.32 r
  add_88/U1_1_16/SO (HADDX1_RVT)           0.11 &     1.43 f
  add_88/SUM[16] (FIFO_DW01_inc_1)         0.00       1.43 f
  U250/Y (AO22X1_RVT)                      0.06 &     1.49 f
  rd_ptr_reg[16]/D (DFFARX1_RVT)           0.00 &     1.49 f
  data arrival time                                   1.49

  clock ideal_clock1 (rise edge)          15.20      15.20
  clock network delay (ideal)              0.00      15.20
  clock uncertainty                       -0.10      15.10
  rd_ptr_reg[16]/CLK (DFFARX1_RVT)         0.00      15.10 r
  library setup time                      -0.06      15.04
  data required time                                 15.04
  -----------------------------------------------------------
  data required time                                 15.04
  data arrival time                                  -1.49
  -----------------------------------------------------------
  slack (MET)                                        13.54


  Startpoint: wr_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: wr_ptr_reg[16]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  wr_ptr_reg[0]/CLK (DFFARX1_RVT)          0.00       0.00 r
  wr_ptr_reg[0]/Q (DFFARX1_RVT)            0.21       0.21 r
  add_85/A[0] (FIFO_DW01_inc_2)            0.00       0.21 r
  add_85/U1_1_1/C1 (HADDX1_RVT)            0.08 &     0.29 r
  add_85/U1_1_2/C1 (HADDX1_RVT)            0.07 &     0.36 r
  add_85/U1_1_3/C1 (HADDX1_RVT)            0.07 &     0.43 r
  add_85/U1_1_4/C1 (HADDX1_RVT)            0.07 &     0.50 r
  add_85/U1_1_5/C1 (HADDX1_RVT)            0.07 &     0.57 r
  add_85/U1_1_6/C1 (HADDX1_RVT)            0.07 &     0.64 r
  add_85/U1_1_7/C1 (HADDX1_RVT)            0.07 &     0.71 r
  add_85/U1_1_8/C1 (HADDX1_RVT)            0.07 &     0.78 r
  add_85/U1_1_9/C1 (HADDX1_RVT)            0.07 &     0.85 r
  add_85/U1_1_10/C1 (HADDX1_RVT)           0.07 &     0.93 r
  add_85/U1_1_11/C1 (HADDX1_RVT)           0.07 &     1.00 r
  add_85/U1_1_12/C1 (HADDX1_RVT)           0.07 &     1.07 r
  add_85/U1_1_13/C1 (HADDX1_RVT)           0.07 &     1.14 r
  add_85/U1_1_14/C1 (HADDX1_RVT)           0.07 &     1.21 r
  add_85/U1_1_15/C1 (HADDX1_RVT)           0.07 &     1.28 r
  add_85/U1_1_16/SO (HADDX1_RVT)           0.11 &     1.39 f
  add_85/SUM[16] (FIFO_DW01_inc_2)         0.00       1.39 f
  U226/Y (AO22X1_RVT)                      0.06 &     1.45 f
  wr_ptr_reg[16]/D (DFFARX1_RVT)           0.00 &     1.45 f
  data arrival time                                   1.45

  clock ideal_clock1 (rise edge)          15.20      15.20
  clock network delay (ideal)              0.00      15.20
  clock uncertainty                       -0.10      15.10
  wr_ptr_reg[16]/CLK (DFFARX1_RVT)         0.00      15.10 r
  library setup time                      -0.06      15.04
  data required time                                 15.04
  -----------------------------------------------------------
  data required time                                 15.04
  data arrival time                                  -1.45
  -----------------------------------------------------------
  slack (MET)                                        13.59


1
