\doxysection{Peripheral\+\_\+registers\+\_\+structures}
\label{group___peripheral__registers__structures}\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
Collaboration diagram for Peripheral\+\_\+registers\+\_\+structures\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=293pt]{group___peripheral__registers__structures}
\end{center}
\end{figure}
\doxysubsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \textbf{ ADC\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Analog to Digital Converter ~\newline
 \end{DoxyCompactList}\item 
struct \textbf{ ADC\+\_\+\+Common\+\_\+\+Type\+Def}
\item 
struct \textbf{ CAN\+\_\+\+Tx\+Mail\+Box\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Controller Area Network Tx\+Mail\+Box. \end{DoxyCompactList}\item 
struct \textbf{ CAN\+\_\+\+FIFOMail\+Box\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Controller Area Network FIFOMail\+Box. \end{DoxyCompactList}\item 
struct \textbf{ CAN\+\_\+\+Filter\+Register\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Controller Area Network Filter\+Register. \end{DoxyCompactList}\item 
struct \textbf{ CAN\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Controller Area Network. \end{DoxyCompactList}\item 
struct \textbf{ CRC\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em CRC calculation unit. \end{DoxyCompactList}\item 
struct \textbf{ DAC\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Digital to Analog Converter. \end{DoxyCompactList}\item 
struct \textbf{ DBGMCU\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Debug MCU. \end{DoxyCompactList}\item 
struct \textbf{ DCMI\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em DCMI. \end{DoxyCompactList}\item 
struct \textbf{ DMA\+\_\+\+Stream\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em DMA Controller. \end{DoxyCompactList}\item 
struct \textbf{ DMA\+\_\+\+Type\+Def}
\item 
struct \textbf{ ETH\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Ethernet MAC. \end{DoxyCompactList}\item 
struct \textbf{ EXTI\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em External Interrupt/\+Event Controller. \end{DoxyCompactList}\item 
struct \textbf{ FLASH\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em FLASH Registers. \end{DoxyCompactList}\item 
struct \textbf{ FSMC\+\_\+\+Bank1\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Flexible Static Memory Controller. \end{DoxyCompactList}\item 
struct \textbf{ FSMC\+\_\+\+Bank1\+E\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Flexible Static Memory Controller Bank1E. \end{DoxyCompactList}\item 
struct \textbf{ FSMC\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Flexible Static Memory Controller Bank2. \end{DoxyCompactList}\item 
struct \textbf{ FSMC\+\_\+\+Bank4\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Flexible Static Memory Controller Bank4. \end{DoxyCompactList}\item 
struct \textbf{ GPIO\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em General Purpose I/O. \end{DoxyCompactList}\item 
struct \textbf{ SYSCFG\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em System configuration controller. \end{DoxyCompactList}\item 
struct \textbf{ I2\+C\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Inter-\/integrated Circuit Interface. \end{DoxyCompactList}\item 
struct \textbf{ IWDG\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Independent WATCHDOG. \end{DoxyCompactList}\item 
struct \textbf{ PWR\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Power Control. \end{DoxyCompactList}\item 
struct \textbf{ RCC\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Reset and Clock Control. \end{DoxyCompactList}\item 
struct \textbf{ RTC\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Real-\/\+Time Clock. \end{DoxyCompactList}\item 
struct \textbf{ SDIO\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em SD host Interface. \end{DoxyCompactList}\item 
struct \textbf{ SPI\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Serial Peripheral Interface. \end{DoxyCompactList}\item 
struct \textbf{ TIM\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em TIM. \end{DoxyCompactList}\item 
struct \textbf{ USART\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Universal Synchronous Asynchronous Receiver Transmitter. \end{DoxyCompactList}\item 
struct \textbf{ WWDG\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Window WATCHDOG. \end{DoxyCompactList}\item 
struct \textbf{ RNG\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em RNG. \end{DoxyCompactList}\item 
struct \textbf{ USB\+\_\+\+OTG\+\_\+\+Global\+Type\+Def}
\begin{DoxyCompactList}\small\item\em \+\_\+\+\_\+\+USB\+\_\+\+OTG\+\_\+\+Core\+\_\+register \end{DoxyCompactList}\item 
struct \textbf{ USB\+\_\+\+OTG\+\_\+\+Device\+Type\+Def}
\begin{DoxyCompactList}\small\item\em \+\_\+\+\_\+device\+\_\+\+Registers \end{DoxyCompactList}\item 
struct \textbf{ USB\+\_\+\+OTG\+\_\+\+INEndpoint\+Type\+Def}
\begin{DoxyCompactList}\small\item\em \+\_\+\+\_\+\+IN\+\_\+\+Endpoint-\/\+Specific\+\_\+\+Register \end{DoxyCompactList}\item 
struct \textbf{ USB\+\_\+\+OTG\+\_\+\+OUTEndpoint\+Type\+Def}
\begin{DoxyCompactList}\small\item\em \+\_\+\+\_\+\+OUT\+\_\+\+Endpoint-\/\+Specific\+\_\+\+Registers \end{DoxyCompactList}\item 
struct \textbf{ USB\+\_\+\+OTG\+\_\+\+Host\+Type\+Def}
\begin{DoxyCompactList}\small\item\em \+\_\+\+\_\+\+Host\+\_\+\+Mode\+\_\+\+Register\+\_\+\+Structures \end{DoxyCompactList}\item 
struct \textbf{ USB\+\_\+\+OTG\+\_\+\+Host\+Channel\+Type\+Def}
\begin{DoxyCompactList}\small\item\em \+\_\+\+\_\+\+Host\+\_\+\+Channel\+\_\+\+Specific\+\_\+\+Registers \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \textbf{ FLASH\+\_\+\+BASE}~0x08000000U
\begin{DoxyCompactList}\small\item\em Peripheral\+\_\+memory\+\_\+map. \end{DoxyCompactList}\item 
\#define \textbf{ CCMDATARAM\+\_\+\+BASE}~0x10000000U
\item 
\#define \textbf{ SRAM1\+\_\+\+BASE}~0x20000000U
\item 
\#define \textbf{ SRAM2\+\_\+\+BASE}~0x2001\+C000U
\item 
\#define \textbf{ PERIPH\+\_\+\+BASE}~0x40000000U
\item 
\#define \textbf{ BKPSRAM\+\_\+\+BASE}~0x40024000U
\item 
\#define \textbf{ FSMC\+\_\+\+R\+\_\+\+BASE}~0x\+A0000000U
\item 
\#define \textbf{ SRAM1\+\_\+\+BB\+\_\+\+BASE}~0x22000000U
\item 
\#define \textbf{ SRAM2\+\_\+\+BB\+\_\+\+BASE}~0x22380000U
\item 
\#define \textbf{ PERIPH\+\_\+\+BB\+\_\+\+BASE}~0x42000000U
\item 
\#define \textbf{ BKPSRAM\+\_\+\+BB\+\_\+\+BASE}~0x42480000U
\item 
\#define \textbf{ FLASH\+\_\+\+END}~0x080\+FFFFFU
\item 
\#define \textbf{ CCMDATARAM\+\_\+\+END}~0x1000\+FFFFU
\item 
\#define \textbf{ SRAM\+\_\+\+BASE}~\textbf{ SRAM1\+\_\+\+BASE}
\item 
\#define \textbf{ SRAM\+\_\+\+BB\+\_\+\+BASE}~\textbf{ SRAM1\+\_\+\+BB\+\_\+\+BASE}
\item 
\#define \textbf{ APB1\+PERIPH\+\_\+\+BASE}~\textbf{ PERIPH\+\_\+\+BASE}
\item 
\#define \textbf{ APB2\+PERIPH\+\_\+\+BASE}~(\textbf{ PERIPH\+\_\+\+BASE} + 0x00010000U)
\item 
\#define \textbf{ AHB1\+PERIPH\+\_\+\+BASE}~(\textbf{ PERIPH\+\_\+\+BASE} + 0x00020000U)
\item 
\#define \textbf{ AHB2\+PERIPH\+\_\+\+BASE}~(\textbf{ PERIPH\+\_\+\+BASE} + 0x10000000U)
\item 
\#define \textbf{ TIM2\+\_\+\+BASE}~(\textbf{ APB1\+PERIPH\+\_\+\+BASE} + 0x0000U)
\item 
\#define \textbf{ TIM3\+\_\+\+BASE}~(\textbf{ APB1\+PERIPH\+\_\+\+BASE} + 0x0400U)
\item 
\#define \textbf{ TIM4\+\_\+\+BASE}~(\textbf{ APB1\+PERIPH\+\_\+\+BASE} + 0x0800U)
\item 
\#define \textbf{ TIM5\+\_\+\+BASE}~(\textbf{ APB1\+PERIPH\+\_\+\+BASE} + 0x0\+C00U)
\item 
\#define \textbf{ TIM6\+\_\+\+BASE}~(\textbf{ APB1\+PERIPH\+\_\+\+BASE} + 0x1000U)
\item 
\#define \textbf{ TIM7\+\_\+\+BASE}~(\textbf{ APB1\+PERIPH\+\_\+\+BASE} + 0x1400U)
\item 
\#define \textbf{ TIM12\+\_\+\+BASE}~(\textbf{ APB1\+PERIPH\+\_\+\+BASE} + 0x1800U)
\item 
\#define \textbf{ TIM13\+\_\+\+BASE}~(\textbf{ APB1\+PERIPH\+\_\+\+BASE} + 0x1\+C00U)
\item 
\#define \textbf{ TIM14\+\_\+\+BASE}~(\textbf{ APB1\+PERIPH\+\_\+\+BASE} + 0x2000U)
\item 
\#define \textbf{ RTC\+\_\+\+BASE}~(\textbf{ APB1\+PERIPH\+\_\+\+BASE} + 0x2800U)
\item 
\#define \textbf{ WWDG\+\_\+\+BASE}~(\textbf{ APB1\+PERIPH\+\_\+\+BASE} + 0x2\+C00U)
\item 
\#define \textbf{ IWDG\+\_\+\+BASE}~(\textbf{ APB1\+PERIPH\+\_\+\+BASE} + 0x3000U)
\item 
\#define \textbf{ I2\+S2ext\+\_\+\+BASE}~(\textbf{ APB1\+PERIPH\+\_\+\+BASE} + 0x3400U)
\item 
\#define \textbf{ SPI2\+\_\+\+BASE}~(\textbf{ APB1\+PERIPH\+\_\+\+BASE} + 0x3800U)
\item 
\#define \textbf{ SPI3\+\_\+\+BASE}~(\textbf{ APB1\+PERIPH\+\_\+\+BASE} + 0x3\+C00U)
\item 
\#define \textbf{ I2\+S3ext\+\_\+\+BASE}~(\textbf{ APB1\+PERIPH\+\_\+\+BASE} + 0x4000U)
\item 
\#define \textbf{ USART2\+\_\+\+BASE}~(\textbf{ APB1\+PERIPH\+\_\+\+BASE} + 0x4400U)
\item 
\#define \textbf{ USART3\+\_\+\+BASE}~(\textbf{ APB1\+PERIPH\+\_\+\+BASE} + 0x4800U)
\item 
\#define \textbf{ UART4\+\_\+\+BASE}~(\textbf{ APB1\+PERIPH\+\_\+\+BASE} + 0x4\+C00U)
\item 
\#define \textbf{ UART5\+\_\+\+BASE}~(\textbf{ APB1\+PERIPH\+\_\+\+BASE} + 0x5000U)
\item 
\#define \textbf{ I2\+C1\+\_\+\+BASE}~(\textbf{ APB1\+PERIPH\+\_\+\+BASE} + 0x5400U)
\item 
\#define \textbf{ I2\+C2\+\_\+\+BASE}~(\textbf{ APB1\+PERIPH\+\_\+\+BASE} + 0x5800U)
\item 
\#define \textbf{ I2\+C3\+\_\+\+BASE}~(\textbf{ APB1\+PERIPH\+\_\+\+BASE} + 0x5\+C00U)
\item 
\#define \textbf{ CAN1\+\_\+\+BASE}~(\textbf{ APB1\+PERIPH\+\_\+\+BASE} + 0x6400U)
\item 
\#define \textbf{ CAN2\+\_\+\+BASE}~(\textbf{ APB1\+PERIPH\+\_\+\+BASE} + 0x6800U)
\item 
\#define \textbf{ PWR\+\_\+\+BASE}~(\textbf{ APB1\+PERIPH\+\_\+\+BASE} + 0x7000U)
\item 
\#define \textbf{ DAC\+\_\+\+BASE}~(\textbf{ APB1\+PERIPH\+\_\+\+BASE} + 0x7400U)
\item 
\#define \textbf{ TIM1\+\_\+\+BASE}~(\textbf{ APB2\+PERIPH\+\_\+\+BASE} + 0x0000U)
\item 
\#define \textbf{ TIM8\+\_\+\+BASE}~(\textbf{ APB2\+PERIPH\+\_\+\+BASE} + 0x0400U)
\item 
\#define \textbf{ USART1\+\_\+\+BASE}~(\textbf{ APB2\+PERIPH\+\_\+\+BASE} + 0x1000U)
\item 
\#define \textbf{ USART6\+\_\+\+BASE}~(\textbf{ APB2\+PERIPH\+\_\+\+BASE} + 0x1400U)
\item 
\#define \textbf{ ADC1\+\_\+\+BASE}~(\textbf{ APB2\+PERIPH\+\_\+\+BASE} + 0x2000U)
\item 
\#define \textbf{ ADC2\+\_\+\+BASE}~(\textbf{ APB2\+PERIPH\+\_\+\+BASE} + 0x2100U)
\item 
\#define \textbf{ ADC3\+\_\+\+BASE}~(\textbf{ APB2\+PERIPH\+\_\+\+BASE} + 0x2200U)
\item 
\#define \textbf{ ADC\+\_\+\+BASE}~(\textbf{ APB2\+PERIPH\+\_\+\+BASE} + 0x2300U)
\item 
\#define \textbf{ SDIO\+\_\+\+BASE}~(\textbf{ APB2\+PERIPH\+\_\+\+BASE} + 0x2\+C00U)
\item 
\#define \textbf{ SPI1\+\_\+\+BASE}~(\textbf{ APB2\+PERIPH\+\_\+\+BASE} + 0x3000U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+BASE}~(\textbf{ APB2\+PERIPH\+\_\+\+BASE} + 0x3800U)
\item 
\#define \textbf{ EXTI\+\_\+\+BASE}~(\textbf{ APB2\+PERIPH\+\_\+\+BASE} + 0x3\+C00U)
\item 
\#define \textbf{ TIM9\+\_\+\+BASE}~(\textbf{ APB2\+PERIPH\+\_\+\+BASE} + 0x4000U)
\item 
\#define \textbf{ TIM10\+\_\+\+BASE}~(\textbf{ APB2\+PERIPH\+\_\+\+BASE} + 0x4400U)
\item 
\#define \textbf{ TIM11\+\_\+\+BASE}~(\textbf{ APB2\+PERIPH\+\_\+\+BASE} + 0x4800U)
\item 
\#define \textbf{ GPIOA\+\_\+\+BASE}~(\textbf{ AHB1\+PERIPH\+\_\+\+BASE} + 0x0000U)
\item 
\#define \textbf{ GPIOB\+\_\+\+BASE}~(\textbf{ AHB1\+PERIPH\+\_\+\+BASE} + 0x0400U)
\item 
\#define \textbf{ GPIOC\+\_\+\+BASE}~(\textbf{ AHB1\+PERIPH\+\_\+\+BASE} + 0x0800U)
\item 
\#define \textbf{ GPIOD\+\_\+\+BASE}~(\textbf{ AHB1\+PERIPH\+\_\+\+BASE} + 0x0\+C00U)
\item 
\#define \textbf{ GPIOE\+\_\+\+BASE}~(\textbf{ AHB1\+PERIPH\+\_\+\+BASE} + 0x1000U)
\item 
\#define \textbf{ GPIOF\+\_\+\+BASE}~(\textbf{ AHB1\+PERIPH\+\_\+\+BASE} + 0x1400U)
\item 
\#define \textbf{ GPIOG\+\_\+\+BASE}~(\textbf{ AHB1\+PERIPH\+\_\+\+BASE} + 0x1800U)
\item 
\#define \textbf{ GPIOH\+\_\+\+BASE}~(\textbf{ AHB1\+PERIPH\+\_\+\+BASE} + 0x1\+C00U)
\item 
\#define \textbf{ GPIOI\+\_\+\+BASE}~(\textbf{ AHB1\+PERIPH\+\_\+\+BASE} + 0x2000U)
\item 
\#define \textbf{ CRC\+\_\+\+BASE}~(\textbf{ AHB1\+PERIPH\+\_\+\+BASE} + 0x3000U)
\item 
\#define \textbf{ RCC\+\_\+\+BASE}~(\textbf{ AHB1\+PERIPH\+\_\+\+BASE} + 0x3800U)
\item 
\#define \textbf{ FLASH\+\_\+\+R\+\_\+\+BASE}~(\textbf{ AHB1\+PERIPH\+\_\+\+BASE} + 0x3\+C00U)
\item 
\#define \textbf{ DMA1\+\_\+\+BASE}~(\textbf{ AHB1\+PERIPH\+\_\+\+BASE} + 0x6000U)
\item 
\#define \textbf{ DMA1\+\_\+\+Stream0\+\_\+\+BASE}~(\textbf{ DMA1\+\_\+\+BASE} + 0x010U)
\item 
\#define \textbf{ DMA1\+\_\+\+Stream1\+\_\+\+BASE}~(\textbf{ DMA1\+\_\+\+BASE} + 0x028U)
\item 
\#define \textbf{ DMA1\+\_\+\+Stream2\+\_\+\+BASE}~(\textbf{ DMA1\+\_\+\+BASE} + 0x040U)
\item 
\#define \textbf{ DMA1\+\_\+\+Stream3\+\_\+\+BASE}~(\textbf{ DMA1\+\_\+\+BASE} + 0x058U)
\item 
\#define \textbf{ DMA1\+\_\+\+Stream4\+\_\+\+BASE}~(\textbf{ DMA1\+\_\+\+BASE} + 0x070U)
\item 
\#define \textbf{ DMA1\+\_\+\+Stream5\+\_\+\+BASE}~(\textbf{ DMA1\+\_\+\+BASE} + 0x088U)
\item 
\#define \textbf{ DMA1\+\_\+\+Stream6\+\_\+\+BASE}~(\textbf{ DMA1\+\_\+\+BASE} + 0x0\+A0U)
\item 
\#define \textbf{ DMA1\+\_\+\+Stream7\+\_\+\+BASE}~(\textbf{ DMA1\+\_\+\+BASE} + 0x0\+B8U)
\item 
\#define \textbf{ DMA2\+\_\+\+BASE}~(\textbf{ AHB1\+PERIPH\+\_\+\+BASE} + 0x6400U)
\item 
\#define \textbf{ DMA2\+\_\+\+Stream0\+\_\+\+BASE}~(\textbf{ DMA2\+\_\+\+BASE} + 0x010U)
\item 
\#define \textbf{ DMA2\+\_\+\+Stream1\+\_\+\+BASE}~(\textbf{ DMA2\+\_\+\+BASE} + 0x028U)
\item 
\#define \textbf{ DMA2\+\_\+\+Stream2\+\_\+\+BASE}~(\textbf{ DMA2\+\_\+\+BASE} + 0x040U)
\item 
\#define \textbf{ DMA2\+\_\+\+Stream3\+\_\+\+BASE}~(\textbf{ DMA2\+\_\+\+BASE} + 0x058U)
\item 
\#define \textbf{ DMA2\+\_\+\+Stream4\+\_\+\+BASE}~(\textbf{ DMA2\+\_\+\+BASE} + 0x070U)
\item 
\#define \textbf{ DMA2\+\_\+\+Stream5\+\_\+\+BASE}~(\textbf{ DMA2\+\_\+\+BASE} + 0x088U)
\item 
\#define \textbf{ DMA2\+\_\+\+Stream6\+\_\+\+BASE}~(\textbf{ DMA2\+\_\+\+BASE} + 0x0\+A0U)
\item 
\#define \textbf{ DMA2\+\_\+\+Stream7\+\_\+\+BASE}~(\textbf{ DMA2\+\_\+\+BASE} + 0x0\+B8U)
\item 
\#define \textbf{ ETH\+\_\+\+BASE}~(\textbf{ AHB1\+PERIPH\+\_\+\+BASE} + 0x8000U)
\item 
\#define \textbf{ ETH\+\_\+\+MAC\+\_\+\+BASE}~(\textbf{ ETH\+\_\+\+BASE})
\item 
\#define \textbf{ ETH\+\_\+\+MMC\+\_\+\+BASE}~(\textbf{ ETH\+\_\+\+BASE} + 0x0100U)
\item 
\#define \textbf{ ETH\+\_\+\+PTP\+\_\+\+BASE}~(\textbf{ ETH\+\_\+\+BASE} + 0x0700U)
\item 
\#define \textbf{ ETH\+\_\+\+DMA\+\_\+\+BASE}~(\textbf{ ETH\+\_\+\+BASE} + 0x1000U)
\item 
\#define \textbf{ DCMI\+\_\+\+BASE}~(\textbf{ AHB2\+PERIPH\+\_\+\+BASE} + 0x50000U)
\item 
\#define \textbf{ RNG\+\_\+\+BASE}~(\textbf{ AHB2\+PERIPH\+\_\+\+BASE} + 0x60800U)
\item 
\#define \textbf{ FSMC\+\_\+\+Bank1\+\_\+\+R\+\_\+\+BASE}~(\textbf{ FSMC\+\_\+\+R\+\_\+\+BASE} + 0x0000U)
\item 
\#define \textbf{ FSMC\+\_\+\+Bank1\+E\+\_\+\+R\+\_\+\+BASE}~(\textbf{ FSMC\+\_\+\+R\+\_\+\+BASE} + 0x0104U)
\item 
\#define \textbf{ FSMC\+\_\+\+Bank2\+\_\+3\+\_\+\+R\+\_\+\+BASE}~(\textbf{ FSMC\+\_\+\+R\+\_\+\+BASE} + 0x0060U)
\item 
\#define \textbf{ FSMC\+\_\+\+Bank4\+\_\+\+R\+\_\+\+BASE}~(\textbf{ FSMC\+\_\+\+R\+\_\+\+BASE} + 0x00\+A0U)
\item 
\#define \textbf{ DBGMCU\+\_\+\+BASE}~0x\+E0042000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HS\+\_\+\+PERIPH\+\_\+\+BASE}~0x40040000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+FS\+\_\+\+PERIPH\+\_\+\+BASE}~0x50000000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GLOBAL\+\_\+\+BASE}~0x000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DEVICE\+\_\+\+BASE}~0x800U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+IN\+\_\+\+ENDPOINT\+\_\+\+BASE}~0x900U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+OUT\+\_\+\+ENDPOINT\+\_\+\+BASE}~0x\+B00U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+EP\+\_\+\+REG\+\_\+\+SIZE}~0x20U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HOST\+\_\+\+BASE}~0x400U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HOST\+\_\+\+PORT\+\_\+\+BASE}~0x440U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HOST\+\_\+\+CHANNEL\+\_\+\+BASE}~0x500U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HOST\+\_\+\+CHANNEL\+\_\+\+SIZE}~0x20U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+PCGCCTL\+\_\+\+BASE}~0x\+E00U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+FIFO\+\_\+\+BASE}~0x1000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+FIFO\+\_\+\+SIZE}~0x1000U
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\label{group___peripheral__registers__structures_ga695c9a2f892363a1c942405c8d351b91}} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!ADC1\_BASE@{ADC1\_BASE}}
\index{ADC1\_BASE@{ADC1\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsection{ADC1\_BASE}
{\footnotesize\ttfamily \#define ADC1\+\_\+\+BASE~(\textbf{ APB2\+PERIPH\+\_\+\+BASE} + 0x2000U)}



Definition at line 995 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral__registers__structures_ga6544abc57f9759f610eee09a02442ae6}} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!ADC2\_BASE@{ADC2\_BASE}}
\index{ADC2\_BASE@{ADC2\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsection{ADC2\_BASE}
{\footnotesize\ttfamily \#define ADC2\+\_\+\+BASE~(\textbf{ APB2\+PERIPH\+\_\+\+BASE} + 0x2100U)}



Definition at line 996 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral__registers__structures_gaca766f86c8e0b00a8e2b0224dcbb4c82}} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!ADC3\_BASE@{ADC3\_BASE}}
\index{ADC3\_BASE@{ADC3\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsection{ADC3\_BASE}
{\footnotesize\ttfamily \#define ADC3\+\_\+\+BASE~(\textbf{ APB2\+PERIPH\+\_\+\+BASE} + 0x2200U)}



Definition at line 997 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral__registers__structures_gad06cb9e5985bd216a376f26f22303cd6}} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!ADC\_BASE@{ADC\_BASE}}
\index{ADC\_BASE@{ADC\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsection{ADC\_BASE}
{\footnotesize\ttfamily \#define ADC\+\_\+\+BASE~(\textbf{ APB2\+PERIPH\+\_\+\+BASE} + 0x2300U)}



Definition at line 998 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral__registers__structures_ga811a9a4ca17f0a50354a9169541d56c4}} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!AHB1PERIPH\_BASE@{AHB1PERIPH\_BASE}}
\index{AHB1PERIPH\_BASE@{AHB1PERIPH\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsection{AHB1PERIPH\_BASE}
{\footnotesize\ttfamily \#define AHB1\+PERIPH\+\_\+\+BASE~(\textbf{ PERIPH\+\_\+\+BASE} + 0x00020000U)}



Definition at line 958 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral__registers__structures_gaeedaa71d22a1948492365e2cd26cfd46}} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!AHB2PERIPH\_BASE@{AHB2PERIPH\_BASE}}
\index{AHB2PERIPH\_BASE@{AHB2PERIPH\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsection{AHB2PERIPH\_BASE}
{\footnotesize\ttfamily \#define AHB2\+PERIPH\+\_\+\+BASE~(\textbf{ PERIPH\+\_\+\+BASE} + 0x10000000U)}

APB1 peripherals 

Definition at line 961 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral__registers__structures_ga45666d911f39addd4c8c0a0ac3388cfb}} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!APB1PERIPH\_BASE@{APB1PERIPH\_BASE}}
\index{APB1PERIPH\_BASE@{APB1PERIPH\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsection{APB1PERIPH\_BASE}
{\footnotesize\ttfamily \#define APB1\+PERIPH\+\_\+\+BASE~\textbf{ PERIPH\+\_\+\+BASE}}



Definition at line 956 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral__registers__structures_ga25b99d6065f1c8f751e78f43ade652cb}} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!APB2PERIPH\_BASE@{APB2PERIPH\_BASE}}
\index{APB2PERIPH\_BASE@{APB2PERIPH\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsection{APB2PERIPH\_BASE}
{\footnotesize\ttfamily \#define APB2\+PERIPH\+\_\+\+BASE~(\textbf{ PERIPH\+\_\+\+BASE} + 0x00010000U)}



Definition at line 957 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral__registers__structures_ga52e57051bdf8909222b36e5408a48f32}} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!BKPSRAM\_BASE@{BKPSRAM\_BASE}}
\index{BKPSRAM\_BASE@{BKPSRAM\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsection{BKPSRAM\_BASE}
{\footnotesize\ttfamily \#define BKPSRAM\+\_\+\+BASE~0x40024000U}

Backup SRAM(4 KB) base address in the alias region ~\newline
 

Definition at line 941 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral__registers__structures_gaee19a30c9fa326bb10b547e4eaf4e250}} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!BKPSRAM\_BB\_BASE@{BKPSRAM\_BB\_BASE}}
\index{BKPSRAM\_BB\_BASE@{BKPSRAM\_BB\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsection{BKPSRAM\_BB\_BASE}
{\footnotesize\ttfamily \#define BKPSRAM\+\_\+\+BB\+\_\+\+BASE~0x42480000U}

Backup SRAM(4 KB) base address in the bit-\/band region ~\newline
 

Definition at line 946 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral__registers__structures_gad8e45ea6c032d9fce1b0516fff9d8eaa}} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!CAN1\_BASE@{CAN1\_BASE}}
\index{CAN1\_BASE@{CAN1\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsection{CAN1\_BASE}
{\footnotesize\ttfamily \#define CAN1\+\_\+\+BASE~(\textbf{ APB1\+PERIPH\+\_\+\+BASE} + 0x6400U)}



Definition at line 985 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral__registers__structures_gaf7b8267b0d439f8f3e82f86be4b9fba1}} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!CAN2\_BASE@{CAN2\_BASE}}
\index{CAN2\_BASE@{CAN2\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsection{CAN2\_BASE}
{\footnotesize\ttfamily \#define CAN2\+\_\+\+BASE~(\textbf{ APB1\+PERIPH\+\_\+\+BASE} + 0x6800U)}



Definition at line 986 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral__registers__structures_gabea1f1810ebeac402164b42ab54bcdf9}} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!CCMDATARAM\_BASE@{CCMDATARAM\_BASE}}
\index{CCMDATARAM\_BASE@{CCMDATARAM\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsection{CCMDATARAM\_BASE}
{\footnotesize\ttfamily \#define CCMDATARAM\+\_\+\+BASE~0x10000000U}

CCM(core coupled memory) data RAM(64 KB) base address in the alias region ~\newline
 

Definition at line 937 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral__registers__structures_ga9fbe263946209e6f09faf93512bd2f9a}} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!CCMDATARAM\_END@{CCMDATARAM\_END}}
\index{CCMDATARAM\_END@{CCMDATARAM\_END}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsection{CCMDATARAM\_END}
{\footnotesize\ttfamily \#define CCMDATARAM\+\_\+\+END~0x1000\+FFFFU}

CCM data RAM end address 

Definition at line 948 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral__registers__structures_ga656a447589e785594cbf2f45c835ad7e}} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!CRC\_BASE@{CRC\_BASE}}
\index{CRC\_BASE@{CRC\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsection{CRC\_BASE}
{\footnotesize\ttfamily \#define CRC\+\_\+\+BASE~(\textbf{ AHB1\+PERIPH\+\_\+\+BASE} + 0x3000U)}



Definition at line 1017 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral__registers__structures_gad18d0b914c7f68cecbee1a2d23a67d38}} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!DAC\_BASE@{DAC\_BASE}}
\index{DAC\_BASE@{DAC\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsection{DAC\_BASE}
{\footnotesize\ttfamily \#define DAC\+\_\+\+BASE~(\textbf{ APB1\+PERIPH\+\_\+\+BASE} + 0x7400U)}

APB2 peripherals 

Definition at line 990 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral__registers__structures_ga4adaf4fd82ccc3a538f1f27a70cdbbef}} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!DBGMCU\_BASE@{DBGMCU\_BASE}}
\index{DBGMCU\_BASE@{DBGMCU\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsection{DBGMCU\_BASE}
{\footnotesize\ttfamily \#define DBGMCU\+\_\+\+BASE~0x\+E0042000U}

USB registers base address 

Definition at line 1057 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral__registers__structures_ga55b794507e021135486de57129a2505c}} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!DCMI\_BASE@{DCMI\_BASE}}
\index{DCMI\_BASE@{DCMI\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsection{DCMI\_BASE}
{\footnotesize\ttfamily \#define DCMI\+\_\+\+BASE~(\textbf{ AHB2\+PERIPH\+\_\+\+BASE} + 0x50000U)}



Definition at line 1045 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral__registers__structures_gab2d8a917a0e4ea99a22ac6ebf279bc72}} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!DMA1\_BASE@{DMA1\_BASE}}
\index{DMA1\_BASE@{DMA1\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsection{DMA1\_BASE}
{\footnotesize\ttfamily \#define DMA1\+\_\+\+BASE~(\textbf{ AHB1\+PERIPH\+\_\+\+BASE} + 0x6000U)}



Definition at line 1020 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral__registers__structures_ga0d3c52aa35dcc68f78b704dfde57ba95}} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!DMA1\_Stream0\_BASE@{DMA1\_Stream0\_BASE}}
\index{DMA1\_Stream0\_BASE@{DMA1\_Stream0\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsection{DMA1\_Stream0\_BASE}
{\footnotesize\ttfamily \#define DMA1\+\_\+\+Stream0\+\_\+\+BASE~(\textbf{ DMA1\+\_\+\+BASE} + 0x010U)}



Definition at line 1021 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral__registers__structures_ga5b4152cef577e37eccc9311d8bdbf3c2}} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!DMA1\_Stream1\_BASE@{DMA1\_Stream1\_BASE}}
\index{DMA1\_Stream1\_BASE@{DMA1\_Stream1\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsection{DMA1\_Stream1\_BASE}
{\footnotesize\ttfamily \#define DMA1\+\_\+\+Stream1\+\_\+\+BASE~(\textbf{ DMA1\+\_\+\+BASE} + 0x028U)}



Definition at line 1022 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral__registers__structures_ga48a551ee91d3f07dd74347fdb35c703d}} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!DMA1\_Stream2\_BASE@{DMA1\_Stream2\_BASE}}
\index{DMA1\_Stream2\_BASE@{DMA1\_Stream2\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsection{DMA1\_Stream2\_BASE}
{\footnotesize\ttfamily \#define DMA1\+\_\+\+Stream2\+\_\+\+BASE~(\textbf{ DMA1\+\_\+\+BASE} + 0x040U)}



Definition at line 1023 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral__registers__structures_gac51deb54ff7cfe1290dfcf517ae67127}} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!DMA1\_Stream3\_BASE@{DMA1\_Stream3\_BASE}}
\index{DMA1\_Stream3\_BASE@{DMA1\_Stream3\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsection{DMA1\_Stream3\_BASE}
{\footnotesize\ttfamily \#define DMA1\+\_\+\+Stream3\+\_\+\+BASE~(\textbf{ DMA1\+\_\+\+BASE} + 0x058U)}



Definition at line 1024 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral__registers__structures_ga757a3c0d866c0fe68c6176156065a26b}} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!DMA1\_Stream4\_BASE@{DMA1\_Stream4\_BASE}}
\index{DMA1\_Stream4\_BASE@{DMA1\_Stream4\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsection{DMA1\_Stream4\_BASE}
{\footnotesize\ttfamily \#define DMA1\+\_\+\+Stream4\+\_\+\+BASE~(\textbf{ DMA1\+\_\+\+BASE} + 0x070U)}



Definition at line 1025 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral__registers__structures_ga0ded7bed8969fe2e2d616e7f90eb7654}} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!DMA1\_Stream5\_BASE@{DMA1\_Stream5\_BASE}}
\index{DMA1\_Stream5\_BASE@{DMA1\_Stream5\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsection{DMA1\_Stream5\_BASE}
{\footnotesize\ttfamily \#define DMA1\+\_\+\+Stream5\+\_\+\+BASE~(\textbf{ DMA1\+\_\+\+BASE} + 0x088U)}



Definition at line 1026 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral__registers__structures_ga58998ddc40adb6361704d6c9dad08125}} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!DMA1\_Stream6\_BASE@{DMA1\_Stream6\_BASE}}
\index{DMA1\_Stream6\_BASE@{DMA1\_Stream6\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsection{DMA1\_Stream6\_BASE}
{\footnotesize\ttfamily \#define DMA1\+\_\+\+Stream6\+\_\+\+BASE~(\textbf{ DMA1\+\_\+\+BASE} + 0x0\+A0U)}



Definition at line 1027 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral__registers__structures_ga82186dd6d3f60995d428b34c041919d7}} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!DMA1\_Stream7\_BASE@{DMA1\_Stream7\_BASE}}
\index{DMA1\_Stream7\_BASE@{DMA1\_Stream7\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsection{DMA1\_Stream7\_BASE}
{\footnotesize\ttfamily \#define DMA1\+\_\+\+Stream7\+\_\+\+BASE~(\textbf{ DMA1\+\_\+\+BASE} + 0x0\+B8U)}



Definition at line 1028 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral__registers__structures_gab72a9ae145053ee13d1d491fb5c1df64}} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!DMA2\_BASE@{DMA2\_BASE}}
\index{DMA2\_BASE@{DMA2\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsection{DMA2\_BASE}
{\footnotesize\ttfamily \#define DMA2\+\_\+\+BASE~(\textbf{ AHB1\+PERIPH\+\_\+\+BASE} + 0x6400U)}



Definition at line 1029 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral__registers__structures_gac4c67b24726ba6b94d03adb351bcec4d}} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!DMA2\_Stream0\_BASE@{DMA2\_Stream0\_BASE}}
\index{DMA2\_Stream0\_BASE@{DMA2\_Stream0\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsection{DMA2\_Stream0\_BASE}
{\footnotesize\ttfamily \#define DMA2\+\_\+\+Stream0\+\_\+\+BASE~(\textbf{ DMA2\+\_\+\+BASE} + 0x010U)}



Definition at line 1030 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral__registers__structures_ga35512bdc3f5e9df4557c2fbe7935d0b1}} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!DMA2\_Stream1\_BASE@{DMA2\_Stream1\_BASE}}
\index{DMA2\_Stream1\_BASE@{DMA2\_Stream1\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsection{DMA2\_Stream1\_BASE}
{\footnotesize\ttfamily \#define DMA2\+\_\+\+Stream1\+\_\+\+BASE~(\textbf{ DMA2\+\_\+\+BASE} + 0x028U)}



Definition at line 1031 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral__registers__structures_gaed33a06f08188466f2ede06160984e9a}} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!DMA2\_Stream2\_BASE@{DMA2\_Stream2\_BASE}}
\index{DMA2\_Stream2\_BASE@{DMA2\_Stream2\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsection{DMA2\_Stream2\_BASE}
{\footnotesize\ttfamily \#define DMA2\+\_\+\+Stream2\+\_\+\+BASE~(\textbf{ DMA2\+\_\+\+BASE} + 0x040U)}



Definition at line 1032 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral__registers__structures_gaf3a9480e08c6ae94f4482e0cdaebdd17}} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!DMA2\_Stream3\_BASE@{DMA2\_Stream3\_BASE}}
\index{DMA2\_Stream3\_BASE@{DMA2\_Stream3\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsection{DMA2\_Stream3\_BASE}
{\footnotesize\ttfamily \#define DMA2\+\_\+\+Stream3\+\_\+\+BASE~(\textbf{ DMA2\+\_\+\+BASE} + 0x058U)}



Definition at line 1033 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral__registers__structures_gad1e67740e6301233473f64638145dd1f}} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!DMA2\_Stream4\_BASE@{DMA2\_Stream4\_BASE}}
\index{DMA2\_Stream4\_BASE@{DMA2\_Stream4\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsection{DMA2\_Stream4\_BASE}
{\footnotesize\ttfamily \#define DMA2\+\_\+\+Stream4\+\_\+\+BASE~(\textbf{ DMA2\+\_\+\+BASE} + 0x070U)}



Definition at line 1034 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral__registers__structures_gaed1460fdc407b6decfbffccb0260d0af}} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!DMA2\_Stream5\_BASE@{DMA2\_Stream5\_BASE}}
\index{DMA2\_Stream5\_BASE@{DMA2\_Stream5\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsection{DMA2\_Stream5\_BASE}
{\footnotesize\ttfamily \#define DMA2\+\_\+\+Stream5\+\_\+\+BASE~(\textbf{ DMA2\+\_\+\+BASE} + 0x088U)}



Definition at line 1035 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral__registers__structures_ga5e81174c96fd204fa7c82c815e85c8e6}} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!DMA2\_Stream6\_BASE@{DMA2\_Stream6\_BASE}}
\index{DMA2\_Stream6\_BASE@{DMA2\_Stream6\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsection{DMA2\_Stream6\_BASE}
{\footnotesize\ttfamily \#define DMA2\+\_\+\+Stream6\+\_\+\+BASE~(\textbf{ DMA2\+\_\+\+BASE} + 0x0\+A0U)}



Definition at line 1036 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral__registers__structures_gaa9faa708ad2440d24eb1064cba9bb06d}} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!DMA2\_Stream7\_BASE@{DMA2\_Stream7\_BASE}}
\index{DMA2\_Stream7\_BASE@{DMA2\_Stream7\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsection{DMA2\_Stream7\_BASE}
{\footnotesize\ttfamily \#define DMA2\+\_\+\+Stream7\+\_\+\+BASE~(\textbf{ DMA2\+\_\+\+BASE} + 0x0\+B8U)}



Definition at line 1037 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral__registers__structures_gad965a7b1106ece575ed3da10c45c65cc}} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!ETH\_BASE@{ETH\_BASE}}
\index{ETH\_BASE@{ETH\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsection{ETH\_BASE}
{\footnotesize\ttfamily \#define ETH\+\_\+\+BASE~(\textbf{ AHB1\+PERIPH\+\_\+\+BASE} + 0x8000U)}



Definition at line 1038 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral__registers__structures_gace2114e1b37c1ba88d60f3e831b67e93}} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!ETH\_DMA\_BASE@{ETH\_DMA\_BASE}}
\index{ETH\_DMA\_BASE@{ETH\_DMA\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsection{ETH\_DMA\_BASE}
{\footnotesize\ttfamily \#define ETH\+\_\+\+DMA\+\_\+\+BASE~(\textbf{ ETH\+\_\+\+BASE} + 0x1000U)}

AHB2 peripherals 

Definition at line 1044 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral__registers__structures_ga3cf7005808feb61bff1fee01e50a711a}} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!ETH\_MAC\_BASE@{ETH\_MAC\_BASE}}
\index{ETH\_MAC\_BASE@{ETH\_MAC\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsection{ETH\_MAC\_BASE}
{\footnotesize\ttfamily \#define ETH\+\_\+\+MAC\+\_\+\+BASE~(\textbf{ ETH\+\_\+\+BASE})}



Definition at line 1039 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral__registers__structures_ga4946f2b3b03f7998343ac1778fbcf725}} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!ETH\_MMC\_BASE@{ETH\_MMC\_BASE}}
\index{ETH\_MMC\_BASE@{ETH\_MMC\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsection{ETH\_MMC\_BASE}
{\footnotesize\ttfamily \#define ETH\+\_\+\+MMC\+\_\+\+BASE~(\textbf{ ETH\+\_\+\+BASE} + 0x0100U)}



Definition at line 1040 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral__registers__structures_gaa0f60b922aeb7275c785cbaa8f94ecf0}} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!ETH\_PTP\_BASE@{ETH\_PTP\_BASE}}
\index{ETH\_PTP\_BASE@{ETH\_PTP\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsection{ETH\_PTP\_BASE}
{\footnotesize\ttfamily \#define ETH\+\_\+\+PTP\+\_\+\+BASE~(\textbf{ ETH\+\_\+\+BASE} + 0x0700U)}



Definition at line 1041 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral__registers__structures_ga87371508b3bcdcd98cd1ec629be29061}} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!EXTI\_BASE@{EXTI\_BASE}}
\index{EXTI\_BASE@{EXTI\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsection{EXTI\_BASE}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+BASE~(\textbf{ APB2\+PERIPH\+\_\+\+BASE} + 0x3\+C00U)}



Definition at line 1002 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral__registers__structures_ga23a9099a5f8fc9c6e253c0eecb2be8db}} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!FLASH\_BASE@{FLASH\_BASE}}
\index{FLASH\_BASE@{FLASH\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsection{FLASH\_BASE}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+BASE~0x08000000U}



Peripheral\+\_\+memory\+\_\+map. 

\doxyref{FLASH(up to 1 MB)}{p.}{group___peripheral__declaration_ga844ea28ba1e0a5a0e497f16b61ea306b} base address in the alias region ~\newline
 

Definition at line 936 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral__registers__structures_ga8be554f354e5aa65370f6db63d4f3ee4}} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!FLASH\_END@{FLASH\_END}}
\index{FLASH\_END@{FLASH\_END}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsection{FLASH\_END}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+END~0x080\+FFFFFU}

FLASH end address 

Definition at line 947 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral__registers__structures_ga8e21f4845015730c5731763169ec0e9b}} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!FLASH\_R\_BASE@{FLASH\_R\_BASE}}
\index{FLASH\_R\_BASE@{FLASH\_R\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsection{FLASH\_R\_BASE}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+R\+\_\+\+BASE~(\textbf{ AHB1\+PERIPH\+\_\+\+BASE} + 0x3\+C00U)}



Definition at line 1019 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral__registers__structures_gad196fe6f5e4041b201d14f43508c06d2}} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!FSMC\_Bank1\_R\_BASE@{FSMC\_Bank1\_R\_BASE}}
\index{FSMC\_Bank1\_R\_BASE@{FSMC\_Bank1\_R\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsection{FSMC\_Bank1\_R\_BASE}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+Bank1\+\_\+\+R\+\_\+\+BASE~(\textbf{ FSMC\+\_\+\+R\+\_\+\+BASE} + 0x0000U)}



Definition at line 1049 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral__registers__structures_gaea182589c84aee30b7f735474d8774e2}} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!FSMC\_Bank1E\_R\_BASE@{FSMC\_Bank1E\_R\_BASE}}
\index{FSMC\_Bank1E\_R\_BASE@{FSMC\_Bank1E\_R\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsection{FSMC\_Bank1E\_R\_BASE}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+Bank1\+E\+\_\+\+R\+\_\+\+BASE~(\textbf{ FSMC\+\_\+\+R\+\_\+\+BASE} + 0x0104U)}



Definition at line 1050 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral__registers__structures_ga851707a200f63e03c336073706fdce1d}} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!FSMC\_Bank2\_3\_R\_BASE@{FSMC\_Bank2\_3\_R\_BASE}}
\index{FSMC\_Bank2\_3\_R\_BASE@{FSMC\_Bank2\_3\_R\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsection{FSMC\_Bank2\_3\_R\_BASE}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+Bank2\+\_\+3\+\_\+\+R\+\_\+\+BASE~(\textbf{ FSMC\+\_\+\+R\+\_\+\+BASE} + 0x0060U)}



Definition at line 1051 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral__registers__structures_gaf9e5417133160b0bdd0498d982acec19}} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!FSMC\_Bank4\_R\_BASE@{FSMC\_Bank4\_R\_BASE}}
\index{FSMC\_Bank4\_R\_BASE@{FSMC\_Bank4\_R\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsection{FSMC\_Bank4\_R\_BASE}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+Bank4\+\_\+\+R\+\_\+\+BASE~(\textbf{ FSMC\+\_\+\+R\+\_\+\+BASE} + 0x00\+A0U)}



Definition at line 1052 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral__registers__structures_gaddf0e199dccba83272b20c9fb4d3aaed}} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!FSMC\_R\_BASE@{FSMC\_R\_BASE}}
\index{FSMC\_R\_BASE@{FSMC\_R\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsection{FSMC\_R\_BASE}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+R\+\_\+\+BASE~0x\+A0000000U}

FSMC registers base address ~\newline
 

Definition at line 942 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral__registers__structures_gad7723846cc5db8e43a44d78cf21f6efa}} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!GPIOA\_BASE@{GPIOA\_BASE}}
\index{GPIOA\_BASE@{GPIOA\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsection{GPIOA\_BASE}
{\footnotesize\ttfamily \#define GPIOA\+\_\+\+BASE~(\textbf{ AHB1\+PERIPH\+\_\+\+BASE} + 0x0000U)}



Definition at line 1008 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral__registers__structures_gac944a89eb789000ece920c0f89cb6a68}} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!GPIOB\_BASE@{GPIOB\_BASE}}
\index{GPIOB\_BASE@{GPIOB\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsection{GPIOB\_BASE}
{\footnotesize\ttfamily \#define GPIOB\+\_\+\+BASE~(\textbf{ AHB1\+PERIPH\+\_\+\+BASE} + 0x0400U)}



Definition at line 1009 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral__registers__structures_ga26f267dc35338eef219544c51f1e6b3f}} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!GPIOC\_BASE@{GPIOC\_BASE}}
\index{GPIOC\_BASE@{GPIOC\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsection{GPIOC\_BASE}
{\footnotesize\ttfamily \#define GPIOC\+\_\+\+BASE~(\textbf{ AHB1\+PERIPH\+\_\+\+BASE} + 0x0800U)}



Definition at line 1010 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral__registers__structures_ga1a93ab27129f04064089616910c296ec}} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!GPIOD\_BASE@{GPIOD\_BASE}}
\index{GPIOD\_BASE@{GPIOD\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsection{GPIOD\_BASE}
{\footnotesize\ttfamily \#define GPIOD\+\_\+\+BASE~(\textbf{ AHB1\+PERIPH\+\_\+\+BASE} + 0x0\+C00U)}



Definition at line 1011 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral__registers__structures_gab487b1983d936c4fee3e9e88b95aad9d}} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!GPIOE\_BASE@{GPIOE\_BASE}}
\index{GPIOE\_BASE@{GPIOE\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsection{GPIOE\_BASE}
{\footnotesize\ttfamily \#define GPIOE\+\_\+\+BASE~(\textbf{ AHB1\+PERIPH\+\_\+\+BASE} + 0x1000U)}



Definition at line 1012 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral__registers__structures_ga7f9a3f4223a1a784af464a114978d26e}} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!GPIOF\_BASE@{GPIOF\_BASE}}
\index{GPIOF\_BASE@{GPIOF\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsection{GPIOF\_BASE}
{\footnotesize\ttfamily \#define GPIOF\+\_\+\+BASE~(\textbf{ AHB1\+PERIPH\+\_\+\+BASE} + 0x1400U)}



Definition at line 1013 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral__registers__structures_ga5d8ca4020f2e8c00bde974e8e7c13cfe}} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!GPIOG\_BASE@{GPIOG\_BASE}}
\index{GPIOG\_BASE@{GPIOG\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsection{GPIOG\_BASE}
{\footnotesize\ttfamily \#define GPIOG\+\_\+\+BASE~(\textbf{ AHB1\+PERIPH\+\_\+\+BASE} + 0x1800U)}



Definition at line 1014 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral__registers__structures_gaee4716389f3a1c727495375b76645608}} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!GPIOH\_BASE@{GPIOH\_BASE}}
\index{GPIOH\_BASE@{GPIOH\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsection{GPIOH\_BASE}
{\footnotesize\ttfamily \#define GPIOH\+\_\+\+BASE~(\textbf{ AHB1\+PERIPH\+\_\+\+BASE} + 0x1\+C00U)}



Definition at line 1015 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral__registers__structures_ga50acf918c2e1c4597d5ccfe25eb3ad3d}} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!GPIOI\_BASE@{GPIOI\_BASE}}
\index{GPIOI\_BASE@{GPIOI\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsection{GPIOI\_BASE}
{\footnotesize\ttfamily \#define GPIOI\+\_\+\+BASE~(\textbf{ AHB1\+PERIPH\+\_\+\+BASE} + 0x2000U)}



Definition at line 1016 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral__registers__structures_gacd72dbffb1738ca87c838545c4eb85a3}} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!I2C1\_BASE@{I2C1\_BASE}}
\index{I2C1\_BASE@{I2C1\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsection{I2C1\_BASE}
{\footnotesize\ttfamily \#define I2\+C1\+\_\+\+BASE~(\textbf{ APB1\+PERIPH\+\_\+\+BASE} + 0x5400U)}



Definition at line 982 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral__registers__structures_ga04bda70f25c795fb79f163b633ad4a5d}} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!I2C2\_BASE@{I2C2\_BASE}}
\index{I2C2\_BASE@{I2C2\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsection{I2C2\_BASE}
{\footnotesize\ttfamily \#define I2\+C2\+\_\+\+BASE~(\textbf{ APB1\+PERIPH\+\_\+\+BASE} + 0x5800U)}



Definition at line 983 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral__registers__structures_ga4e8b9198748235a1729e1e8f8f24983b}} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!I2C3\_BASE@{I2C3\_BASE}}
\index{I2C3\_BASE@{I2C3\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsection{I2C3\_BASE}
{\footnotesize\ttfamily \#define I2\+C3\+\_\+\+BASE~(\textbf{ APB1\+PERIPH\+\_\+\+BASE} + 0x5\+C00U)}



Definition at line 984 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral__registers__structures_gaa5f7b241ed5b756decd835300c9e7bc9}} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!I2S2ext\_BASE@{I2S2ext\_BASE}}
\index{I2S2ext\_BASE@{I2S2ext\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsection{I2S2ext\_BASE}
{\footnotesize\ttfamily \#define I2\+S2ext\+\_\+\+BASE~(\textbf{ APB1\+PERIPH\+\_\+\+BASE} + 0x3400U)}



Definition at line 974 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral__registers__structures_ga89b61d6e6b09e94f3fccb7bef34e0263}} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!I2S3ext\_BASE@{I2S3ext\_BASE}}
\index{I2S3ext\_BASE@{I2S3ext\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsection{I2S3ext\_BASE}
{\footnotesize\ttfamily \#define I2\+S3ext\+\_\+\+BASE~(\textbf{ APB1\+PERIPH\+\_\+\+BASE} + 0x4000U)}



Definition at line 977 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral__registers__structures_ga8543ee4997296af5536b007cd4748f55}} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!IWDG\_BASE@{IWDG\_BASE}}
\index{IWDG\_BASE@{IWDG\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsection{IWDG\_BASE}
{\footnotesize\ttfamily \#define IWDG\+\_\+\+BASE~(\textbf{ APB1\+PERIPH\+\_\+\+BASE} + 0x3000U)}



Definition at line 973 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral__registers__structures_ga9171f49478fa86d932f89e78e73b88b0}} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!PERIPH\_BASE@{PERIPH\_BASE}}
\index{PERIPH\_BASE@{PERIPH\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsection{PERIPH\_BASE}
{\footnotesize\ttfamily \#define PERIPH\+\_\+\+BASE~0x40000000U}

Peripheral base address in the alias region ~\newline
 

Definition at line 940 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral__registers__structures_gaed7efc100877000845c236ccdc9e144a}} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!PERIPH\_BB\_BASE@{PERIPH\_BB\_BASE}}
\index{PERIPH\_BB\_BASE@{PERIPH\_BB\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsection{PERIPH\_BB\_BASE}
{\footnotesize\ttfamily \#define PERIPH\+\_\+\+BB\+\_\+\+BASE~0x42000000U}

Peripheral base address in the bit-\/band region ~\newline
 

Definition at line 945 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral__registers__structures_gac691ec23dace8b7a649a25acb110217a}} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!PWR\_BASE@{PWR\_BASE}}
\index{PWR\_BASE@{PWR\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsection{PWR\_BASE}
{\footnotesize\ttfamily \#define PWR\+\_\+\+BASE~(\textbf{ APB1\+PERIPH\+\_\+\+BASE} + 0x7000U)}



Definition at line 987 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral__registers__structures_ga0e681b03f364532055d88f63fec0d99d}} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!RCC\_BASE@{RCC\_BASE}}
\index{RCC\_BASE@{RCC\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsection{RCC\_BASE}
{\footnotesize\ttfamily \#define RCC\+\_\+\+BASE~(\textbf{ AHB1\+PERIPH\+\_\+\+BASE} + 0x3800U)}



Definition at line 1018 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral__registers__structures_gab92662976cfe62457141e5b4f83d541c}} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!RNG\_BASE@{RNG\_BASE}}
\index{RNG\_BASE@{RNG\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsection{RNG\_BASE}
{\footnotesize\ttfamily \#define RNG\+\_\+\+BASE~(\textbf{ AHB2\+PERIPH\+\_\+\+BASE} + 0x60800U)}

FSMC Bankx registers base address 

Definition at line 1048 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral__registers__structures_ga4265e665d56225412e57a61d87417022}} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!RTC\_BASE@{RTC\_BASE}}
\index{RTC\_BASE@{RTC\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsection{RTC\_BASE}
{\footnotesize\ttfamily \#define RTC\+\_\+\+BASE~(\textbf{ APB1\+PERIPH\+\_\+\+BASE} + 0x2800U)}



Definition at line 971 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral__registers__structures_ga95dd0abbc6767893b4b02935fa846f52}} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!SDIO\_BASE@{SDIO\_BASE}}
\index{SDIO\_BASE@{SDIO\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsection{SDIO\_BASE}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+BASE~(\textbf{ APB2\+PERIPH\+\_\+\+BASE} + 0x2\+C00U)}



Definition at line 999 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral__registers__structures_ga50cd8b47929f18b05efbd0f41253bf8d}} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!SPI1\_BASE@{SPI1\_BASE}}
\index{SPI1\_BASE@{SPI1\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsection{SPI1\_BASE}
{\footnotesize\ttfamily \#define SPI1\+\_\+\+BASE~(\textbf{ APB2\+PERIPH\+\_\+\+BASE} + 0x3000U)}



Definition at line 1000 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral__registers__structures_gac3e357b4c25106ed375fb1affab6bb86}} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!SPI2\_BASE@{SPI2\_BASE}}
\index{SPI2\_BASE@{SPI2\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsection{SPI2\_BASE}
{\footnotesize\ttfamily \#define SPI2\+\_\+\+BASE~(\textbf{ APB1\+PERIPH\+\_\+\+BASE} + 0x3800U)}



Definition at line 975 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral__registers__structures_gae634fe8faa6922690e90fbec2fc86162}} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!SPI3\_BASE@{SPI3\_BASE}}
\index{SPI3\_BASE@{SPI3\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsection{SPI3\_BASE}
{\footnotesize\ttfamily \#define SPI3\+\_\+\+BASE~(\textbf{ APB1\+PERIPH\+\_\+\+BASE} + 0x3\+C00U)}



Definition at line 976 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral__registers__structures_ga7d0fbfb8894012dbbb96754b95e562cd}} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!SRAM1\_BASE@{SRAM1\_BASE}}
\index{SRAM1\_BASE@{SRAM1\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsection{SRAM1\_BASE}
{\footnotesize\ttfamily \#define SRAM1\+\_\+\+BASE~0x20000000U}

SRAM1(112 KB) base address in the alias region ~\newline
 

Definition at line 938 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral__registers__structures_gac4c4f61082e4b168f29d9cf97dc3ca5c}} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!SRAM1\_BB\_BASE@{SRAM1\_BB\_BASE}}
\index{SRAM1\_BB\_BASE@{SRAM1\_BB\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsection{SRAM1\_BB\_BASE}
{\footnotesize\ttfamily \#define SRAM1\+\_\+\+BB\+\_\+\+BASE~0x22000000U}

SRAM1(112 KB) base address in the bit-\/band region ~\newline
 

Definition at line 943 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral__registers__structures_gadbb42a3d0a8a90a79d2146e4014241b1}} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!SRAM2\_BASE@{SRAM2\_BASE}}
\index{SRAM2\_BASE@{SRAM2\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsection{SRAM2\_BASE}
{\footnotesize\ttfamily \#define SRAM2\+\_\+\+BASE~0x2001\+C000U}

SRAM2(16 KB) base address in the alias region ~\newline
 

Definition at line 939 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral__registers__structures_gac33cb6edadf184ab9860d77089503922}} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!SRAM2\_BB\_BASE@{SRAM2\_BB\_BASE}}
\index{SRAM2\_BB\_BASE@{SRAM2\_BB\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsection{SRAM2\_BB\_BASE}
{\footnotesize\ttfamily \#define SRAM2\+\_\+\+BB\+\_\+\+BASE~0x22380000U}

SRAM2(16 KB) base address in the bit-\/band region ~\newline
 

Definition at line 944 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral__registers__structures_ga05e8f3d2e5868754a7cd88614955aecc}} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!SRAM\_BASE@{SRAM\_BASE}}
\index{SRAM\_BASE@{SRAM\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsection{SRAM\_BASE}
{\footnotesize\ttfamily \#define SRAM\+\_\+\+BASE~\textbf{ SRAM1\+\_\+\+BASE}}



Definition at line 951 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral__registers__structures_gad3548b6e2f017f39d399358f3ac98454}} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!SRAM\_BB\_BASE@{SRAM\_BB\_BASE}}
\index{SRAM\_BB\_BASE@{SRAM\_BB\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsection{SRAM\_BB\_BASE}
{\footnotesize\ttfamily \#define SRAM\+\_\+\+BB\+\_\+\+BASE~\textbf{ SRAM1\+\_\+\+BB\+\_\+\+BASE}}

Peripheral memory map 

Definition at line 955 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral__registers__structures_ga62246020bf3b34b6a4d8d0e84ec79d3d}} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!SYSCFG\_BASE@{SYSCFG\_BASE}}
\index{SYSCFG\_BASE@{SYSCFG\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsection{SYSCFG\_BASE}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+BASE~(\textbf{ APB2\+PERIPH\+\_\+\+BASE} + 0x3800U)}



Definition at line 1001 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral__registers__structures_ga3eff32f3801db31fb4b61d5618cad54a}} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!TIM10\_BASE@{TIM10\_BASE}}
\index{TIM10\_BASE@{TIM10\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsection{TIM10\_BASE}
{\footnotesize\ttfamily \#define TIM10\+\_\+\+BASE~(\textbf{ APB2\+PERIPH\+\_\+\+BASE} + 0x4400U)}



Definition at line 1004 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral__registers__structures_ga3a4a06bb84c703084f0509e105ffaf1d}} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!TIM11\_BASE@{TIM11\_BASE}}
\index{TIM11\_BASE@{TIM11\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsection{TIM11\_BASE}
{\footnotesize\ttfamily \#define TIM11\+\_\+\+BASE~(\textbf{ APB2\+PERIPH\+\_\+\+BASE} + 0x4800U)}

AHB1 peripherals 

Definition at line 1007 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral__registers__structures_ga33dea32fadbaecea161c2ef7927992fd}} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!TIM12\_BASE@{TIM12\_BASE}}
\index{TIM12\_BASE@{TIM12\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsection{TIM12\_BASE}
{\footnotesize\ttfamily \#define TIM12\+\_\+\+BASE~(\textbf{ APB1\+PERIPH\+\_\+\+BASE} + 0x1800U)}



Definition at line 968 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral__registers__structures_gad20f79948e9359125a40bbf6ed063590}} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!TIM13\_BASE@{TIM13\_BASE}}
\index{TIM13\_BASE@{TIM13\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsection{TIM13\_BASE}
{\footnotesize\ttfamily \#define TIM13\+\_\+\+BASE~(\textbf{ APB1\+PERIPH\+\_\+\+BASE} + 0x1\+C00U)}



Definition at line 969 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral__registers__structures_ga862855347d6e1d92730dfe17ee8e90b8}} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!TIM14\_BASE@{TIM14\_BASE}}
\index{TIM14\_BASE@{TIM14\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsection{TIM14\_BASE}
{\footnotesize\ttfamily \#define TIM14\+\_\+\+BASE~(\textbf{ APB1\+PERIPH\+\_\+\+BASE} + 0x2000U)}



Definition at line 970 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral__registers__structures_gaf8aa324ca5011b8173ab16585ed7324a}} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!TIM1\_BASE@{TIM1\_BASE}}
\index{TIM1\_BASE@{TIM1\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsection{TIM1\_BASE}
{\footnotesize\ttfamily \#define TIM1\+\_\+\+BASE~(\textbf{ APB2\+PERIPH\+\_\+\+BASE} + 0x0000U)}



Definition at line 991 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral__registers__structures_ga00d0fe6ad532ab32f0f81cafca8d3aa5}} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!TIM2\_BASE@{TIM2\_BASE}}
\index{TIM2\_BASE@{TIM2\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsection{TIM2\_BASE}
{\footnotesize\ttfamily \#define TIM2\+\_\+\+BASE~(\textbf{ APB1\+PERIPH\+\_\+\+BASE} + 0x0000U)}



Definition at line 962 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral__registers__structures_gaf0c34a518f87e1e505cd2332e989564a}} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!TIM3\_BASE@{TIM3\_BASE}}
\index{TIM3\_BASE@{TIM3\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsection{TIM3\_BASE}
{\footnotesize\ttfamily \#define TIM3\+\_\+\+BASE~(\textbf{ APB1\+PERIPH\+\_\+\+BASE} + 0x0400U)}



Definition at line 963 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral__registers__structures_ga56e2d44b0002f316527b8913866a370d}} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!TIM4\_BASE@{TIM4\_BASE}}
\index{TIM4\_BASE@{TIM4\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsection{TIM4\_BASE}
{\footnotesize\ttfamily \#define TIM4\+\_\+\+BASE~(\textbf{ APB1\+PERIPH\+\_\+\+BASE} + 0x0800U)}



Definition at line 964 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral__registers__structures_ga3e1671477190d065ba7c944558336d7e}} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!TIM5\_BASE@{TIM5\_BASE}}
\index{TIM5\_BASE@{TIM5\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsection{TIM5\_BASE}
{\footnotesize\ttfamily \#define TIM5\+\_\+\+BASE~(\textbf{ APB1\+PERIPH\+\_\+\+BASE} + 0x0\+C00U)}



Definition at line 965 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral__registers__structures_ga8268ec947929f192559f28c6bf7d1eac}} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!TIM6\_BASE@{TIM6\_BASE}}
\index{TIM6\_BASE@{TIM6\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsection{TIM6\_BASE}
{\footnotesize\ttfamily \#define TIM6\+\_\+\+BASE~(\textbf{ APB1\+PERIPH\+\_\+\+BASE} + 0x1000U)}



Definition at line 966 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral__registers__structures_ga0ebf54364c6a2be6eb19ded6b18b6387}} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!TIM7\_BASE@{TIM7\_BASE}}
\index{TIM7\_BASE@{TIM7\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsection{TIM7\_BASE}
{\footnotesize\ttfamily \#define TIM7\+\_\+\+BASE~(\textbf{ APB1\+PERIPH\+\_\+\+BASE} + 0x1400U)}



Definition at line 967 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral__registers__structures_ga5b72f698b7a048a6f9fcfe2efe5bc1db}} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!TIM8\_BASE@{TIM8\_BASE}}
\index{TIM8\_BASE@{TIM8\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsection{TIM8\_BASE}
{\footnotesize\ttfamily \#define TIM8\+\_\+\+BASE~(\textbf{ APB2\+PERIPH\+\_\+\+BASE} + 0x0400U)}



Definition at line 992 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral__registers__structures_ga92ae902be7902560939223dd765ece08}} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!TIM9\_BASE@{TIM9\_BASE}}
\index{TIM9\_BASE@{TIM9\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsection{TIM9\_BASE}
{\footnotesize\ttfamily \#define TIM9\+\_\+\+BASE~(\textbf{ APB2\+PERIPH\+\_\+\+BASE} + 0x4000U)}



Definition at line 1003 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral__registers__structures_ga94d92270bf587ccdc3a37a5bb5d20467}} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!UART4\_BASE@{UART4\_BASE}}
\index{UART4\_BASE@{UART4\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsection{UART4\_BASE}
{\footnotesize\ttfamily \#define UART4\+\_\+\+BASE~(\textbf{ APB1\+PERIPH\+\_\+\+BASE} + 0x4\+C00U)}



Definition at line 980 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral__registers__structures_gaa155689c0e206e6994951dc3cf31052a}} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!UART5\_BASE@{UART5\_BASE}}
\index{UART5\_BASE@{UART5\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsection{UART5\_BASE}
{\footnotesize\ttfamily \#define UART5\+\_\+\+BASE~(\textbf{ APB1\+PERIPH\+\_\+\+BASE} + 0x5000U)}



Definition at line 981 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral__registers__structures_ga86162ab3f740db9026c1320d46938b4d}} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!USART1\_BASE@{USART1\_BASE}}
\index{USART1\_BASE@{USART1\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsection{USART1\_BASE}
{\footnotesize\ttfamily \#define USART1\+\_\+\+BASE~(\textbf{ APB2\+PERIPH\+\_\+\+BASE} + 0x1000U)}



Definition at line 993 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral__registers__structures_gade83162a04bca0b15b39018a8e8ec090}} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!USART2\_BASE@{USART2\_BASE}}
\index{USART2\_BASE@{USART2\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsection{USART2\_BASE}
{\footnotesize\ttfamily \#define USART2\+\_\+\+BASE~(\textbf{ APB1\+PERIPH\+\_\+\+BASE} + 0x4400U)}



Definition at line 978 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral__registers__structures_gabe0d6539ac0026d598274ee7f45b0251}} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!USART3\_BASE@{USART3\_BASE}}
\index{USART3\_BASE@{USART3\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsection{USART3\_BASE}
{\footnotesize\ttfamily \#define USART3\+\_\+\+BASE~(\textbf{ APB1\+PERIPH\+\_\+\+BASE} + 0x4800U)}



Definition at line 979 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral__registers__structures_gade4d3907fd0387ee832f426f52d568bb}} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!USART6\_BASE@{USART6\_BASE}}
\index{USART6\_BASE@{USART6\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsection{USART6\_BASE}
{\footnotesize\ttfamily \#define USART6\+\_\+\+BASE~(\textbf{ APB2\+PERIPH\+\_\+\+BASE} + 0x1400U)}



Definition at line 994 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral__registers__structures_ga4d74a337597a77b1fca978202b519a18}} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!USB\_OTG\_DEVICE\_BASE@{USB\_OTG\_DEVICE\_BASE}}
\index{USB\_OTG\_DEVICE\_BASE@{USB\_OTG\_DEVICE\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsection{USB\_OTG\_DEVICE\_BASE}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DEVICE\+\_\+\+BASE~0x800U}



Definition at line 1062 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral__registers__structures_ga6fdb7429ad88e2d69440d6ecc4f4199e}} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!USB\_OTG\_EP\_REG\_SIZE@{USB\_OTG\_EP\_REG\_SIZE}}
\index{USB\_OTG\_EP\_REG\_SIZE@{USB\_OTG\_EP\_REG\_SIZE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsection{USB\_OTG\_EP\_REG\_SIZE}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+EP\+\_\+\+REG\+\_\+\+SIZE~0x20U}



Definition at line 1065 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral__registers__structures_gace340350802904868673f0e839c4fa04}} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!USB\_OTG\_FIFO\_BASE@{USB\_OTG\_FIFO\_BASE}}
\index{USB\_OTG\_FIFO\_BASE@{USB\_OTG\_FIFO\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsection{USB\_OTG\_FIFO\_BASE}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+FIFO\+\_\+\+BASE~0x1000U}



Definition at line 1071 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral__registers__structures_ga8781c4b2406c740d9fe540737a6a0188}} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!USB\_OTG\_FIFO\_SIZE@{USB\_OTG\_FIFO\_SIZE}}
\index{USB\_OTG\_FIFO\_SIZE@{USB\_OTG\_FIFO\_SIZE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsection{USB\_OTG\_FIFO\_SIZE}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+FIFO\+\_\+\+SIZE~0x1000U}



Definition at line 1072 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral__registers__structures_gaa86d4c80849a74938924e73937b904e7}} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!USB\_OTG\_FS\_PERIPH\_BASE@{USB\_OTG\_FS\_PERIPH\_BASE}}
\index{USB\_OTG\_FS\_PERIPH\_BASE@{USB\_OTG\_FS\_PERIPH\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsection{USB\_OTG\_FS\_PERIPH\_BASE}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+FS\+\_\+\+PERIPH\+\_\+\+BASE~0x50000000U}



Definition at line 1059 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral__registers__structures_ga044aa4388e72d9d47a03f387fb8926fb}} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!USB\_OTG\_GLOBAL\_BASE@{USB\_OTG\_GLOBAL\_BASE}}
\index{USB\_OTG\_GLOBAL\_BASE@{USB\_OTG\_GLOBAL\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsection{USB\_OTG\_GLOBAL\_BASE}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GLOBAL\+\_\+\+BASE~0x000U}



Definition at line 1061 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral__registers__structures_ga3bb2dd6c82eefd8587b6146ba36ae071}} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!USB\_OTG\_HOST\_BASE@{USB\_OTG\_HOST\_BASE}}
\index{USB\_OTG\_HOST\_BASE@{USB\_OTG\_HOST\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsection{USB\_OTG\_HOST\_BASE}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HOST\+\_\+\+BASE~0x400U}



Definition at line 1066 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral__registers__structures_ga942c8c5241b80fbcf638fea0fa18bebd}} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!USB\_OTG\_HOST\_CHANNEL\_BASE@{USB\_OTG\_HOST\_CHANNEL\_BASE}}
\index{USB\_OTG\_HOST\_CHANNEL\_BASE@{USB\_OTG\_HOST\_CHANNEL\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsection{USB\_OTG\_HOST\_CHANNEL\_BASE}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HOST\+\_\+\+CHANNEL\+\_\+\+BASE~0x500U}



Definition at line 1068 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral__registers__structures_ga266cb1dbb50faf447f9c15d2ee93a522}} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!USB\_OTG\_HOST\_CHANNEL\_SIZE@{USB\_OTG\_HOST\_CHANNEL\_SIZE}}
\index{USB\_OTG\_HOST\_CHANNEL\_SIZE@{USB\_OTG\_HOST\_CHANNEL\_SIZE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsection{USB\_OTG\_HOST\_CHANNEL\_SIZE}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HOST\+\_\+\+CHANNEL\+\_\+\+SIZE~0x20U}



Definition at line 1069 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral__registers__structures_ga42f433cb79ca69f09972e690fda6737a}} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!USB\_OTG\_HOST\_PORT\_BASE@{USB\_OTG\_HOST\_PORT\_BASE}}
\index{USB\_OTG\_HOST\_PORT\_BASE@{USB\_OTG\_HOST\_PORT\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsection{USB\_OTG\_HOST\_PORT\_BASE}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HOST\+\_\+\+PORT\+\_\+\+BASE~0x440U}



Definition at line 1067 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral__registers__structures_gaa405d2ebfd7e9394237b6639f16a5409}} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!USB\_OTG\_HS\_PERIPH\_BASE@{USB\_OTG\_HS\_PERIPH\_BASE}}
\index{USB\_OTG\_HS\_PERIPH\_BASE@{USB\_OTG\_HS\_PERIPH\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsection{USB\_OTG\_HS\_PERIPH\_BASE}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HS\+\_\+\+PERIPH\+\_\+\+BASE~0x40040000U}



Definition at line 1058 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral__registers__structures_gad8f69041452615aeb3948600e3882246}} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!USB\_OTG\_IN\_ENDPOINT\_BASE@{USB\_OTG\_IN\_ENDPOINT\_BASE}}
\index{USB\_OTG\_IN\_ENDPOINT\_BASE@{USB\_OTG\_IN\_ENDPOINT\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsection{USB\_OTG\_IN\_ENDPOINT\_BASE}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+IN\+\_\+\+ENDPOINT\+\_\+\+BASE~0x900U}



Definition at line 1063 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral__registers__structures_gaf0e972b8f028ecf44a652029efbd4642}} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!USB\_OTG\_OUT\_ENDPOINT\_BASE@{USB\_OTG\_OUT\_ENDPOINT\_BASE}}
\index{USB\_OTG\_OUT\_ENDPOINT\_BASE@{USB\_OTG\_OUT\_ENDPOINT\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsection{USB\_OTG\_OUT\_ENDPOINT\_BASE}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+OUT\+\_\+\+ENDPOINT\+\_\+\+BASE~0x\+B00U}



Definition at line 1064 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral__registers__structures_gaa9766975aca084c257730879568bc7cf}} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!USB\_OTG\_PCGCCTL\_BASE@{USB\_OTG\_PCGCCTL\_BASE}}
\index{USB\_OTG\_PCGCCTL\_BASE@{USB\_OTG\_PCGCCTL\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsection{USB\_OTG\_PCGCCTL\_BASE}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+PCGCCTL\+\_\+\+BASE~0x\+E00U}



Definition at line 1070 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral__registers__structures_ga9a5bf4728ab93dea5b569f5b972cbe62}} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!WWDG\_BASE@{WWDG\_BASE}}
\index{WWDG\_BASE@{WWDG\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsection{WWDG\_BASE}
{\footnotesize\ttfamily \#define WWDG\+\_\+\+BASE~(\textbf{ APB1\+PERIPH\+\_\+\+BASE} + 0x2\+C00U)}



Definition at line 972 of file stm32f407xx.\+h.

