// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#include "polyvecl_pointwise_a.h"
#include "AESL_pkg.h"

using namespace std;

namespace ap_rtl {

const sc_logic polyvecl_pointwise_a::ap_const_logic_1 = sc_dt::Log_1;
const sc_logic polyvecl_pointwise_a::ap_const_logic_0 = sc_dt::Log_0;
const sc_lv<8> polyvecl_pointwise_a::ap_ST_fsm_state1 = "1";
const sc_lv<8> polyvecl_pointwise_a::ap_ST_fsm_pp0_stage0 = "10";
const sc_lv<8> polyvecl_pointwise_a::ap_ST_fsm_state4 = "100";
const sc_lv<8> polyvecl_pointwise_a::ap_ST_fsm_state5 = "1000";
const sc_lv<8> polyvecl_pointwise_a::ap_ST_fsm_pp1_stage0 = "10000";
const sc_lv<8> polyvecl_pointwise_a::ap_ST_fsm_state8 = "100000";
const sc_lv<8> polyvecl_pointwise_a::ap_ST_fsm_state9 = "1000000";
const sc_lv<8> polyvecl_pointwise_a::ap_ST_fsm_state10 = "10000000";
const bool polyvecl_pointwise_a::ap_const_boolean_1 = true;
const sc_lv<32> polyvecl_pointwise_a::ap_const_lv32_0 = "00000000000000000000000000000000";
const sc_lv<32> polyvecl_pointwise_a::ap_const_lv32_1 = "1";
const bool polyvecl_pointwise_a::ap_const_boolean_0 = false;
const sc_lv<1> polyvecl_pointwise_a::ap_const_lv1_0 = "0";
const sc_lv<32> polyvecl_pointwise_a::ap_const_lv32_3 = "11";
const sc_lv<32> polyvecl_pointwise_a::ap_const_lv32_4 = "100";
const sc_lv<32> polyvecl_pointwise_a::ap_const_lv32_6 = "110";
const sc_lv<1> polyvecl_pointwise_a::ap_const_lv1_1 = "1";
const sc_lv<9> polyvecl_pointwise_a::ap_const_lv9_0 = "000000000";
const sc_lv<3> polyvecl_pointwise_a::ap_const_lv3_1 = "1";
const sc_lv<32> polyvecl_pointwise_a::ap_const_lv32_2 = "10";
const sc_lv<32> polyvecl_pointwise_a::ap_const_lv32_7 = "111";
const sc_lv<32> polyvecl_pointwise_a::ap_const_lv32_5 = "101";
const sc_lv<8> polyvecl_pointwise_a::ap_const_lv8_0 = "00000000";
const sc_lv<2> polyvecl_pointwise_a::ap_const_lv2_0 = "00";
const sc_lv<9> polyvecl_pointwise_a::ap_const_lv9_100 = "100000000";
const sc_lv<9> polyvecl_pointwise_a::ap_const_lv9_1 = "1";
const sc_lv<32> polyvecl_pointwise_a::ap_const_lv32_3802001 = "11100000000010000000000001";
const sc_lv<55> polyvecl_pointwise_a::ap_const_lv55_7FFFFFFF801FFF = "1111111111111111111111111111111100000000001111111111111";
const sc_lv<32> polyvecl_pointwise_a::ap_const_lv32_20 = "100000";
const sc_lv<32> polyvecl_pointwise_a::ap_const_lv32_37 = "110111";
const sc_lv<3> polyvecl_pointwise_a::ap_const_lv3_4 = "100";

polyvecl_pointwise_a::polyvecl_pointwise_a(sc_module_name name) : sc_module(name), mVcdFile(0) {
    t_coeffs_U = new polyvecl_pointwishbi("t_coeffs_U");
    t_coeffs_U->clk(ap_clk);
    t_coeffs_U->reset(ap_rst);
    t_coeffs_U->address0(t_coeffs_address0);
    t_coeffs_U->ce0(t_coeffs_ce0);
    t_coeffs_U->we0(t_coeffs_we0);
    t_coeffs_U->d0(t_coeffs_d0);
    t_coeffs_U->q0(t_coeffs_q0);

    SC_METHOD(thread_ap_clk_no_reset_);
    dont_initialize();
    sensitive << ( ap_clk.pos() );

    SC_METHOD(thread_add_ln186_1_fu_349_p2);
    sensitive << ( zext_ln186_3_cast_reg_537 );
    sensitive << ( zext_ln186_7_fu_345_p1 );

    SC_METHOD(thread_add_ln186_2_fu_394_p2);
    sensitive << ( tmp_918_cast_reg_570 );
    sensitive << ( zext_ln186_9_fu_390_p1 );

    SC_METHOD(thread_add_ln186_3_fu_404_p2);
    sensitive << ( zext_ln180_reg_575 );
    sensitive << ( zext_ln186_8_fu_386_p1 );

    SC_METHOD(thread_add_ln186_fu_253_p2);
    sensitive << ( zext_ln186_2_reg_531 );
    sensitive << ( zext_ln186_3_fu_249_p1 );

    SC_METHOD(thread_add_ln19_1_fu_461_p2);
    sensitive << ( sext_ln186_3_fu_433_p1 );
    sensitive << ( sext_ln19_4_fu_457_p1 );

    SC_METHOD(thread_add_ln19_fu_318_p2);
    sensitive << ( sext_ln186_1_fu_290_p1 );
    sensitive << ( sext_ln19_1_fu_314_p1 );

    SC_METHOD(thread_add_ln92_1_fu_503_p2);
    sensitive << ( zext_ln186_2_reg_531 );
    sensitive << ( zext_ln92_1_fu_499_p1 );

    SC_METHOD(thread_add_ln92_fu_519_p2);
    sensitive << ( w_coeffs_q0 );
    sensitive << ( t_coeffs_q0 );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage0);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_pp1_stage0);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state1);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state10);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state4);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state5);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state8);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state9);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_block_pp0_stage0);

    SC_METHOD(thread_ap_block_pp0_stage0_11001);

    SC_METHOD(thread_ap_block_pp0_stage0_subdone);

    SC_METHOD(thread_ap_block_pp1_stage0);

    SC_METHOD(thread_ap_block_pp1_stage0_11001);

    SC_METHOD(thread_ap_block_pp1_stage0_subdone);

    SC_METHOD(thread_ap_block_state2_pp0_stage0_iter0);

    SC_METHOD(thread_ap_block_state3_pp0_stage0_iter1);

    SC_METHOD(thread_ap_block_state6_pp1_stage0_iter0);

    SC_METHOD(thread_ap_block_state7_pp1_stage0_iter1);

    SC_METHOD(thread_ap_condition_pp0_exit_iter0_state2);
    sensitive << ( icmp_ln184_fu_232_p2 );

    SC_METHOD(thread_ap_condition_pp1_exit_iter0_state6);
    sensitive << ( icmp_ln184_1_fu_374_p2 );

    SC_METHOD(thread_ap_done);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( icmp_ln141_fu_339_p2 );
    sensitive << ( ap_CS_fsm_state5 );

    SC_METHOD(thread_ap_enable_pp0);
    sensitive << ( ap_idle_pp0 );

    SC_METHOD(thread_ap_enable_pp1);
    sensitive << ( ap_idle_pp1 );

    SC_METHOD(thread_ap_idle);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_state1 );

    SC_METHOD(thread_ap_idle_pp0);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );

    SC_METHOD(thread_ap_idle_pp1);
    sensitive << ( ap_enable_reg_pp1_iter0 );
    sensitive << ( ap_enable_reg_pp1_iter1 );

    SC_METHOD(thread_ap_phi_mux_i_0_i1_phi_fu_189_p4);
    sensitive << ( i_0_i1_reg_185 );
    sensitive << ( icmp_ln184_1_reg_580 );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( i_15_reg_584 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( ap_block_pp1_stage0 );

    SC_METHOD(thread_ap_ready);
    sensitive << ( icmp_ln141_fu_339_p2 );
    sensitive << ( ap_CS_fsm_state5 );

    SC_METHOD(thread_i_14_fu_238_p2);
    sensitive << ( i_0_i_reg_162 );

    SC_METHOD(thread_i_15_fu_380_p2);
    sensitive << ( ap_phi_mux_i_0_i1_phi_fu_189_p4 );

    SC_METHOD(thread_i_16_fu_488_p2);
    sensitive << ( i_0_i20_reg_197 );

    SC_METHOD(thread_i_fu_513_p2);
    sensitive << ( i_0_reg_173 );

    SC_METHOD(thread_icmp_ln141_fu_339_p2);
    sensitive << ( ap_CS_fsm_state5 );
    sensitive << ( i_0_reg_173 );

    SC_METHOD(thread_icmp_ln184_1_fu_374_p2);
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_block_pp1_stage0_11001 );
    sensitive << ( ap_enable_reg_pp1_iter0 );
    sensitive << ( ap_phi_mux_i_0_i1_phi_fu_189_p4 );

    SC_METHOD(thread_icmp_ln184_fu_232_p2);
    sensitive << ( i_0_i_reg_162 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_icmp_ln91_fu_482_p2);
    sensitive << ( ap_CS_fsm_state9 );
    sensitive << ( i_0_i20_reg_197 );

    SC_METHOD(thread_mul_ln186_1_fu_427_p0);
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( ap_block_pp1_stage0 );
    sensitive << ( mul_ln186_1_fu_427_p00 );

    SC_METHOD(thread_mul_ln186_1_fu_427_p00);
    sensitive << ( u_vec_coeffs_q0 );

    SC_METHOD(thread_mul_ln186_1_fu_427_p1);
    sensitive << ( v_vec_coeffs_q0 );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( ap_block_pp1_stage0 );

    SC_METHOD(thread_mul_ln186_1_fu_427_p2);
    sensitive << ( mul_ln186_1_fu_427_p0 );
    sensitive << ( mul_ln186_1_fu_427_p1 );

    SC_METHOD(thread_mul_ln186_fu_284_p0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( mul_ln186_fu_284_p00 );

    SC_METHOD(thread_mul_ln186_fu_284_p00);
    sensitive << ( u_vec_coeffs_q0 );

    SC_METHOD(thread_mul_ln186_fu_284_p1);
    sensitive << ( v_vec_coeffs_q0 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_mul_ln186_fu_284_p2);
    sensitive << ( mul_ln186_fu_284_p0 );
    sensitive << ( mul_ln186_fu_284_p1 );

    SC_METHOD(thread_mul_ln19_1_fu_451_p1);
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( ap_block_pp1_stage0 );
    sensitive << ( t_3_fu_441_p2 );

    SC_METHOD(thread_mul_ln19_1_fu_451_p2);
    sensitive << ( mul_ln19_1_fu_451_p1 );

    SC_METHOD(thread_mul_ln19_fu_308_p1);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( t_fu_298_p2 );

    SC_METHOD(thread_mul_ln19_fu_308_p2);
    sensitive << ( mul_ln19_fu_308_p1 );

    SC_METHOD(thread_sext_ln186_1_fu_290_p1);
    sensitive << ( mul_ln186_fu_284_p2 );

    SC_METHOD(thread_sext_ln186_3_fu_433_p1);
    sensitive << ( mul_ln186_1_fu_427_p2 );

    SC_METHOD(thread_sext_ln19_1_fu_314_p1);
    sensitive << ( mul_ln19_fu_308_p2 );

    SC_METHOD(thread_sext_ln19_4_fu_457_p1);
    sensitive << ( mul_ln19_1_fu_451_p2 );

    SC_METHOD(thread_t_2_fu_334_p1);
    sensitive << ( tmp_1_fu_324_p4 );

    SC_METHOD(thread_t_3_fu_441_p2);
    sensitive << ( trunc_ln18_1_fu_437_p1 );

    SC_METHOD(thread_t_coeffs_address0);
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_CS_fsm_state9 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( ap_block_pp1_stage0 );
    sensitive << ( zext_ln186_1_fu_414_p1 );
    sensitive << ( zext_ln92_fu_494_p1 );

    SC_METHOD(thread_t_coeffs_ce0);
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_block_pp1_stage0_11001 );
    sensitive << ( ap_CS_fsm_state9 );
    sensitive << ( ap_enable_reg_pp1_iter1 );

    SC_METHOD(thread_t_coeffs_d0);
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( ap_block_pp1_stage0 );
    sensitive << ( tmp_2_fu_467_p4 );

    SC_METHOD(thread_t_coeffs_we0);
    sensitive << ( icmp_ln184_1_reg_580 );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_block_pp1_stage0_11001 );
    sensitive << ( ap_enable_reg_pp1_iter1 );

    SC_METHOD(thread_t_fu_298_p2);
    sensitive << ( trunc_ln18_fu_294_p1 );

    SC_METHOD(thread_tmp_1_fu_324_p4);
    sensitive << ( add_ln19_fu_318_p2 );

    SC_METHOD(thread_tmp_2_fu_467_p4);
    sensitive << ( add_ln19_1_fu_461_p2 );

    SC_METHOD(thread_tmp_512_fu_258_p4);
    sensitive << ( w_coeffs_offset );
    sensitive << ( i_0_i_reg_162 );

    SC_METHOD(thread_tmp_513_fu_362_p3);
    sensitive << ( i_0_reg_173 );

    SC_METHOD(thread_tmp_918_cast_fu_354_p3);
    sensitive << ( add_ln186_1_fu_349_p2 );

    SC_METHOD(thread_tmp_fu_208_p3);
    sensitive << ( w_coeffs_offset );

    SC_METHOD(thread_tmp_s_fu_220_p3);
    sensitive << ( w_coeffs_offset );

    SC_METHOD(thread_trunc_ln18_1_fu_437_p1);
    sensitive << ( mul_ln186_1_fu_427_p2 );

    SC_METHOD(thread_trunc_ln18_fu_294_p1);
    sensitive << ( mul_ln186_fu_284_p2 );

    SC_METHOD(thread_u_vec_coeffs_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter0 );
    sensitive << ( ap_block_pp1_stage0 );
    sensitive << ( zext_ln186_4_fu_267_p1 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( zext_ln186_10_fu_399_p1 );

    SC_METHOD(thread_u_vec_coeffs_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_block_pp1_stage0_11001 );
    sensitive << ( ap_enable_reg_pp1_iter0 );

    SC_METHOD(thread_v_vec_coeffs_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter0 );
    sensitive << ( ap_block_pp1_stage0 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( zext_ln186_fu_244_p1 );
    sensitive << ( zext_ln186_11_fu_409_p1 );

    SC_METHOD(thread_v_vec_coeffs_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_block_pp1_stage0_11001 );
    sensitive << ( ap_enable_reg_pp1_iter0 );

    SC_METHOD(thread_w_coeffs_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_CS_fsm_state9 );
    sensitive << ( w_coeffs_addr_1_reg_607 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_CS_fsm_state10 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( zext_ln186_5_fu_272_p1 );
    sensitive << ( zext_ln92_2_fu_508_p1 );

    SC_METHOD(thread_w_coeffs_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_CS_fsm_state9 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_CS_fsm_state10 );

    SC_METHOD(thread_w_coeffs_d0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_CS_fsm_state10 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( t_2_fu_334_p1 );
    sensitive << ( add_ln92_fu_519_p2 );

    SC_METHOD(thread_w_coeffs_we0);
    sensitive << ( icmp_ln184_reg_542 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_CS_fsm_state10 );

    SC_METHOD(thread_zext_ln180_fu_370_p1);
    sensitive << ( tmp_513_fu_362_p3 );

    SC_METHOD(thread_zext_ln186_10_fu_399_p1);
    sensitive << ( add_ln186_2_fu_394_p2 );

    SC_METHOD(thread_zext_ln186_11_fu_409_p1);
    sensitive << ( add_ln186_3_fu_404_p2 );

    SC_METHOD(thread_zext_ln186_1_fu_414_p1);
    sensitive << ( i_0_i1_reg_185 );

    SC_METHOD(thread_zext_ln186_2_fu_216_p1);
    sensitive << ( tmp_fu_208_p3 );

    SC_METHOD(thread_zext_ln186_3_cast_fu_228_p1);
    sensitive << ( tmp_s_fu_220_p3 );

    SC_METHOD(thread_zext_ln186_3_fu_249_p1);
    sensitive << ( i_0_i_reg_162 );

    SC_METHOD(thread_zext_ln186_4_fu_267_p1);
    sensitive << ( tmp_512_fu_258_p4 );

    SC_METHOD(thread_zext_ln186_5_fu_272_p1);
    sensitive << ( add_ln186_reg_551 );

    SC_METHOD(thread_zext_ln186_7_fu_345_p1);
    sensitive << ( i_0_reg_173 );

    SC_METHOD(thread_zext_ln186_8_fu_386_p1);
    sensitive << ( ap_phi_mux_i_0_i1_phi_fu_189_p4 );

    SC_METHOD(thread_zext_ln186_9_fu_390_p1);
    sensitive << ( ap_phi_mux_i_0_i1_phi_fu_189_p4 );

    SC_METHOD(thread_zext_ln186_fu_244_p1);
    sensitive << ( i_0_i_reg_162 );

    SC_METHOD(thread_zext_ln92_1_fu_499_p1);
    sensitive << ( i_0_i20_reg_197 );

    SC_METHOD(thread_zext_ln92_2_fu_508_p1);
    sensitive << ( add_ln92_1_fu_503_p2 );

    SC_METHOD(thread_zext_ln92_fu_494_p1);
    sensitive << ( i_0_i20_reg_197 );

    SC_METHOD(thread_ap_NS_fsm);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( icmp_ln184_fu_232_p2 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( icmp_ln141_fu_339_p2 );
    sensitive << ( ap_CS_fsm_state5 );
    sensitive << ( icmp_ln184_1_fu_374_p2 );
    sensitive << ( ap_enable_reg_pp1_iter0 );
    sensitive << ( ap_CS_fsm_state9 );
    sensitive << ( icmp_ln91_fu_482_p2 );
    sensitive << ( ap_block_pp0_stage0_subdone );
    sensitive << ( ap_block_pp1_stage0_subdone );

    ap_CS_fsm = "00000001";
    ap_enable_reg_pp0_iter0 = SC_LOGIC_0;
    ap_enable_reg_pp1_iter0 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter1 = SC_LOGIC_0;
    ap_enable_reg_pp1_iter1 = SC_LOGIC_0;
    static int apTFileNum = 0;
    stringstream apTFilenSS;
    apTFilenSS << "polyvecl_pointwise_a_sc_trace_" << apTFileNum ++;
    string apTFn = apTFilenSS.str();
    mVcdFile = sc_create_vcd_trace_file(apTFn.c_str());
    mVcdFile->set_time_unit(1, SC_PS);
    if (1) {
#ifdef __HLS_TRACE_LEVEL_PORT_HIER__
    sc_trace(mVcdFile, ap_clk, "(port)ap_clk");
    sc_trace(mVcdFile, ap_rst, "(port)ap_rst");
    sc_trace(mVcdFile, ap_start, "(port)ap_start");
    sc_trace(mVcdFile, ap_done, "(port)ap_done");
    sc_trace(mVcdFile, ap_idle, "(port)ap_idle");
    sc_trace(mVcdFile, ap_ready, "(port)ap_ready");
    sc_trace(mVcdFile, w_coeffs_address0, "(port)w_coeffs_address0");
    sc_trace(mVcdFile, w_coeffs_ce0, "(port)w_coeffs_ce0");
    sc_trace(mVcdFile, w_coeffs_we0, "(port)w_coeffs_we0");
    sc_trace(mVcdFile, w_coeffs_d0, "(port)w_coeffs_d0");
    sc_trace(mVcdFile, w_coeffs_q0, "(port)w_coeffs_q0");
    sc_trace(mVcdFile, w_coeffs_offset, "(port)w_coeffs_offset");
    sc_trace(mVcdFile, u_vec_coeffs_address0, "(port)u_vec_coeffs_address0");
    sc_trace(mVcdFile, u_vec_coeffs_ce0, "(port)u_vec_coeffs_ce0");
    sc_trace(mVcdFile, u_vec_coeffs_q0, "(port)u_vec_coeffs_q0");
    sc_trace(mVcdFile, v_vec_coeffs_address0, "(port)v_vec_coeffs_address0");
    sc_trace(mVcdFile, v_vec_coeffs_ce0, "(port)v_vec_coeffs_ce0");
    sc_trace(mVcdFile, v_vec_coeffs_q0, "(port)v_vec_coeffs_q0");
#endif
#ifdef __HLS_TRACE_LEVEL_INT__
    sc_trace(mVcdFile, ap_CS_fsm, "ap_CS_fsm");
    sc_trace(mVcdFile, ap_CS_fsm_state1, "ap_CS_fsm_state1");
    sc_trace(mVcdFile, i_0_i_reg_162, "i_0_i_reg_162");
    sc_trace(mVcdFile, i_0_i1_reg_185, "i_0_i1_reg_185");
    sc_trace(mVcdFile, zext_ln186_2_fu_216_p1, "zext_ln186_2_fu_216_p1");
    sc_trace(mVcdFile, zext_ln186_2_reg_531, "zext_ln186_2_reg_531");
    sc_trace(mVcdFile, zext_ln186_3_cast_fu_228_p1, "zext_ln186_3_cast_fu_228_p1");
    sc_trace(mVcdFile, zext_ln186_3_cast_reg_537, "zext_ln186_3_cast_reg_537");
    sc_trace(mVcdFile, icmp_ln184_fu_232_p2, "icmp_ln184_fu_232_p2");
    sc_trace(mVcdFile, icmp_ln184_reg_542, "icmp_ln184_reg_542");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage0, "ap_CS_fsm_pp0_stage0");
    sc_trace(mVcdFile, ap_block_state2_pp0_stage0_iter0, "ap_block_state2_pp0_stage0_iter0");
    sc_trace(mVcdFile, ap_block_state3_pp0_stage0_iter1, "ap_block_state3_pp0_stage0_iter1");
    sc_trace(mVcdFile, ap_block_pp0_stage0_11001, "ap_block_pp0_stage0_11001");
    sc_trace(mVcdFile, i_14_fu_238_p2, "i_14_fu_238_p2");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter0, "ap_enable_reg_pp0_iter0");
    sc_trace(mVcdFile, add_ln186_fu_253_p2, "add_ln186_fu_253_p2");
    sc_trace(mVcdFile, add_ln186_reg_551, "add_ln186_reg_551");
    sc_trace(mVcdFile, icmp_ln141_fu_339_p2, "icmp_ln141_fu_339_p2");
    sc_trace(mVcdFile, ap_CS_fsm_state5, "ap_CS_fsm_state5");
    sc_trace(mVcdFile, tmp_918_cast_fu_354_p3, "tmp_918_cast_fu_354_p3");
    sc_trace(mVcdFile, tmp_918_cast_reg_570, "tmp_918_cast_reg_570");
    sc_trace(mVcdFile, zext_ln180_fu_370_p1, "zext_ln180_fu_370_p1");
    sc_trace(mVcdFile, zext_ln180_reg_575, "zext_ln180_reg_575");
    sc_trace(mVcdFile, icmp_ln184_1_fu_374_p2, "icmp_ln184_1_fu_374_p2");
    sc_trace(mVcdFile, icmp_ln184_1_reg_580, "icmp_ln184_1_reg_580");
    sc_trace(mVcdFile, ap_CS_fsm_pp1_stage0, "ap_CS_fsm_pp1_stage0");
    sc_trace(mVcdFile, ap_block_state6_pp1_stage0_iter0, "ap_block_state6_pp1_stage0_iter0");
    sc_trace(mVcdFile, ap_block_state7_pp1_stage0_iter1, "ap_block_state7_pp1_stage0_iter1");
    sc_trace(mVcdFile, ap_block_pp1_stage0_11001, "ap_block_pp1_stage0_11001");
    sc_trace(mVcdFile, i_15_fu_380_p2, "i_15_fu_380_p2");
    sc_trace(mVcdFile, i_15_reg_584, "i_15_reg_584");
    sc_trace(mVcdFile, ap_enable_reg_pp1_iter0, "ap_enable_reg_pp1_iter0");
    sc_trace(mVcdFile, i_16_fu_488_p2, "i_16_fu_488_p2");
    sc_trace(mVcdFile, i_16_reg_602, "i_16_reg_602");
    sc_trace(mVcdFile, ap_CS_fsm_state9, "ap_CS_fsm_state9");
    sc_trace(mVcdFile, w_coeffs_addr_1_reg_607, "w_coeffs_addr_1_reg_607");
    sc_trace(mVcdFile, icmp_ln91_fu_482_p2, "icmp_ln91_fu_482_p2");
    sc_trace(mVcdFile, i_fu_513_p2, "i_fu_513_p2");
    sc_trace(mVcdFile, ap_block_pp0_stage0_subdone, "ap_block_pp0_stage0_subdone");
    sc_trace(mVcdFile, ap_condition_pp0_exit_iter0_state2, "ap_condition_pp0_exit_iter0_state2");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter1, "ap_enable_reg_pp0_iter1");
    sc_trace(mVcdFile, ap_block_pp1_stage0_subdone, "ap_block_pp1_stage0_subdone");
    sc_trace(mVcdFile, ap_condition_pp1_exit_iter0_state6, "ap_condition_pp1_exit_iter0_state6");
    sc_trace(mVcdFile, ap_enable_reg_pp1_iter1, "ap_enable_reg_pp1_iter1");
    sc_trace(mVcdFile, t_coeffs_address0, "t_coeffs_address0");
    sc_trace(mVcdFile, t_coeffs_ce0, "t_coeffs_ce0");
    sc_trace(mVcdFile, t_coeffs_we0, "t_coeffs_we0");
    sc_trace(mVcdFile, t_coeffs_d0, "t_coeffs_d0");
    sc_trace(mVcdFile, t_coeffs_q0, "t_coeffs_q0");
    sc_trace(mVcdFile, i_0_reg_173, "i_0_reg_173");
    sc_trace(mVcdFile, ap_CS_fsm_state4, "ap_CS_fsm_state4");
    sc_trace(mVcdFile, ap_phi_mux_i_0_i1_phi_fu_189_p4, "ap_phi_mux_i_0_i1_phi_fu_189_p4");
    sc_trace(mVcdFile, ap_block_pp1_stage0, "ap_block_pp1_stage0");
    sc_trace(mVcdFile, i_0_i20_reg_197, "i_0_i20_reg_197");
    sc_trace(mVcdFile, ap_CS_fsm_state10, "ap_CS_fsm_state10");
    sc_trace(mVcdFile, ap_CS_fsm_state8, "ap_CS_fsm_state8");
    sc_trace(mVcdFile, zext_ln186_4_fu_267_p1, "zext_ln186_4_fu_267_p1");
    sc_trace(mVcdFile, ap_block_pp0_stage0, "ap_block_pp0_stage0");
    sc_trace(mVcdFile, zext_ln186_fu_244_p1, "zext_ln186_fu_244_p1");
    sc_trace(mVcdFile, zext_ln186_5_fu_272_p1, "zext_ln186_5_fu_272_p1");
    sc_trace(mVcdFile, zext_ln186_10_fu_399_p1, "zext_ln186_10_fu_399_p1");
    sc_trace(mVcdFile, zext_ln186_11_fu_409_p1, "zext_ln186_11_fu_409_p1");
    sc_trace(mVcdFile, zext_ln186_1_fu_414_p1, "zext_ln186_1_fu_414_p1");
    sc_trace(mVcdFile, zext_ln92_2_fu_508_p1, "zext_ln92_2_fu_508_p1");
    sc_trace(mVcdFile, zext_ln92_fu_494_p1, "zext_ln92_fu_494_p1");
    sc_trace(mVcdFile, t_2_fu_334_p1, "t_2_fu_334_p1");
    sc_trace(mVcdFile, add_ln92_fu_519_p2, "add_ln92_fu_519_p2");
    sc_trace(mVcdFile, tmp_fu_208_p3, "tmp_fu_208_p3");
    sc_trace(mVcdFile, tmp_s_fu_220_p3, "tmp_s_fu_220_p3");
    sc_trace(mVcdFile, zext_ln186_3_fu_249_p1, "zext_ln186_3_fu_249_p1");
    sc_trace(mVcdFile, tmp_512_fu_258_p4, "tmp_512_fu_258_p4");
    sc_trace(mVcdFile, mul_ln186_fu_284_p0, "mul_ln186_fu_284_p0");
    sc_trace(mVcdFile, mul_ln186_fu_284_p1, "mul_ln186_fu_284_p1");
    sc_trace(mVcdFile, mul_ln186_fu_284_p2, "mul_ln186_fu_284_p2");
    sc_trace(mVcdFile, trunc_ln18_fu_294_p1, "trunc_ln18_fu_294_p1");
    sc_trace(mVcdFile, t_fu_298_p2, "t_fu_298_p2");
    sc_trace(mVcdFile, mul_ln19_fu_308_p1, "mul_ln19_fu_308_p1");
    sc_trace(mVcdFile, mul_ln19_fu_308_p2, "mul_ln19_fu_308_p2");
    sc_trace(mVcdFile, sext_ln186_1_fu_290_p1, "sext_ln186_1_fu_290_p1");
    sc_trace(mVcdFile, sext_ln19_1_fu_314_p1, "sext_ln19_1_fu_314_p1");
    sc_trace(mVcdFile, add_ln19_fu_318_p2, "add_ln19_fu_318_p2");
    sc_trace(mVcdFile, tmp_1_fu_324_p4, "tmp_1_fu_324_p4");
    sc_trace(mVcdFile, zext_ln186_7_fu_345_p1, "zext_ln186_7_fu_345_p1");
    sc_trace(mVcdFile, add_ln186_1_fu_349_p2, "add_ln186_1_fu_349_p2");
    sc_trace(mVcdFile, tmp_513_fu_362_p3, "tmp_513_fu_362_p3");
    sc_trace(mVcdFile, zext_ln186_9_fu_390_p1, "zext_ln186_9_fu_390_p1");
    sc_trace(mVcdFile, add_ln186_2_fu_394_p2, "add_ln186_2_fu_394_p2");
    sc_trace(mVcdFile, zext_ln186_8_fu_386_p1, "zext_ln186_8_fu_386_p1");
    sc_trace(mVcdFile, add_ln186_3_fu_404_p2, "add_ln186_3_fu_404_p2");
    sc_trace(mVcdFile, mul_ln186_1_fu_427_p0, "mul_ln186_1_fu_427_p0");
    sc_trace(mVcdFile, mul_ln186_1_fu_427_p1, "mul_ln186_1_fu_427_p1");
    sc_trace(mVcdFile, mul_ln186_1_fu_427_p2, "mul_ln186_1_fu_427_p2");
    sc_trace(mVcdFile, trunc_ln18_1_fu_437_p1, "trunc_ln18_1_fu_437_p1");
    sc_trace(mVcdFile, t_3_fu_441_p2, "t_3_fu_441_p2");
    sc_trace(mVcdFile, mul_ln19_1_fu_451_p1, "mul_ln19_1_fu_451_p1");
    sc_trace(mVcdFile, mul_ln19_1_fu_451_p2, "mul_ln19_1_fu_451_p2");
    sc_trace(mVcdFile, sext_ln186_3_fu_433_p1, "sext_ln186_3_fu_433_p1");
    sc_trace(mVcdFile, sext_ln19_4_fu_457_p1, "sext_ln19_4_fu_457_p1");
    sc_trace(mVcdFile, add_ln19_1_fu_461_p2, "add_ln19_1_fu_461_p2");
    sc_trace(mVcdFile, tmp_2_fu_467_p4, "tmp_2_fu_467_p4");
    sc_trace(mVcdFile, zext_ln92_1_fu_499_p1, "zext_ln92_1_fu_499_p1");
    sc_trace(mVcdFile, add_ln92_1_fu_503_p2, "add_ln92_1_fu_503_p2");
    sc_trace(mVcdFile, ap_NS_fsm, "ap_NS_fsm");
    sc_trace(mVcdFile, ap_idle_pp0, "ap_idle_pp0");
    sc_trace(mVcdFile, ap_enable_pp0, "ap_enable_pp0");
    sc_trace(mVcdFile, ap_idle_pp1, "ap_idle_pp1");
    sc_trace(mVcdFile, ap_enable_pp1, "ap_enable_pp1");
    sc_trace(mVcdFile, mul_ln186_1_fu_427_p00, "mul_ln186_1_fu_427_p00");
    sc_trace(mVcdFile, mul_ln186_fu_284_p00, "mul_ln186_fu_284_p00");
#endif

    }
}

polyvecl_pointwise_a::~polyvecl_pointwise_a() {
    if (mVcdFile) 
        sc_close_vcd_trace_file(mVcdFile);

    delete t_coeffs_U;
}

void polyvecl_pointwise_a::thread_ap_clk_no_reset_() {
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_CS_fsm = ap_ST_fsm_state1;
    } else {
        ap_CS_fsm = ap_NS_fsm.read();
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter0 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
             esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp0_exit_iter0_state2.read()))) {
            ap_enable_reg_pp0_iter0 = ap_const_logic_0;
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                    esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
            ap_enable_reg_pp0_iter0 = ap_const_logic_1;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter1 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp0_exit_iter0_state2.read()))) {
            ap_enable_reg_pp0_iter1 = (ap_condition_pp0_exit_iter0_state2.read() ^ ap_const_logic_1);
        } else if (esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp0_iter1 = ap_enable_reg_pp0_iter0.read();
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                    esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
            ap_enable_reg_pp0_iter1 = ap_const_logic_0;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp1_iter0 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
             esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp1_exit_iter0_state6.read()))) {
            ap_enable_reg_pp1_iter0 = ap_const_logic_0;
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state5.read()) && 
                    esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln141_fu_339_p2.read()))) {
            ap_enable_reg_pp1_iter0 = ap_const_logic_1;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp1_iter1 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp1_exit_iter0_state6.read()))) {
            ap_enable_reg_pp1_iter1 = (ap_condition_pp1_exit_iter0_state6.read() ^ ap_const_logic_1);
        } else if (esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp1_iter1 = ap_enable_reg_pp1_iter0.read();
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state5.read()) && 
                    esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln141_fu_339_p2.read()))) {
            ap_enable_reg_pp1_iter1 = ap_const_logic_0;
        }
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln184_1_reg_580.read()))) {
        i_0_i1_reg_185 = i_15_reg_584.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state5.read()) && 
                esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln141_fu_339_p2.read()))) {
        i_0_i1_reg_185 = ap_const_lv9_0;
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read())) {
        i_0_i20_reg_197 = ap_const_lv9_0;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state10.read())) {
        i_0_i20_reg_197 = i_16_reg_602.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(icmp_ln184_fu_232_p2.read(), ap_const_lv1_0))) {
        i_0_i_reg_162 = i_14_fu_238_p2.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
        i_0_i_reg_162 = ap_const_lv9_0;
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state4.read())) {
        i_0_reg_173 = ap_const_lv3_1;
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state9.read()) && 
                esl_seteq<1,1,1>(icmp_ln91_fu_482_p2.read(), ap_const_lv1_1))) {
        i_0_reg_173 = i_fu_513_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln184_fu_232_p2.read(), ap_const_lv1_0))) {
        add_ln186_reg_551 = add_ln186_fu_253_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read()))) {
        i_15_reg_584 = i_15_fu_380_p2.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state9.read())) {
        i_16_reg_602 = i_16_fu_488_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0))) {
        icmp_ln184_1_reg_580 = icmp_ln184_1_fu_374_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        icmp_ln184_reg_542 = icmp_ln184_fu_232_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state5.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln141_fu_339_p2.read()))) {
        tmp_918_cast_reg_570 = tmp_918_cast_fu_354_p3.read();
        zext_ln180_reg_575 = zext_ln180_fu_370_p1.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state9.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln91_fu_482_p2.read()))) {
        w_coeffs_addr_1_reg_607 =  (sc_lv<10>) (zext_ln92_2_fu_508_p1.read());
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
        zext_ln186_2_reg_531 = zext_ln186_2_fu_216_p1.read();
        zext_ln186_3_cast_reg_537 = zext_ln186_3_cast_fu_228_p1.read();
    }
}

void polyvecl_pointwise_a::thread_add_ln186_1_fu_349_p2() {
    add_ln186_1_fu_349_p2 = (!zext_ln186_7_fu_345_p1.read().is_01() || !zext_ln186_3_cast_reg_537.read().is_01())? sc_lv<6>(): (sc_biguint<6>(zext_ln186_7_fu_345_p1.read()) + sc_biguint<6>(zext_ln186_3_cast_reg_537.read()));
}

void polyvecl_pointwise_a::thread_add_ln186_2_fu_394_p2() {
    add_ln186_2_fu_394_p2 = (!tmp_918_cast_reg_570.read().is_01() || !zext_ln186_9_fu_390_p1.read().is_01())? sc_lv<14>(): (sc_biguint<14>(tmp_918_cast_reg_570.read()) + sc_biguint<14>(zext_ln186_9_fu_390_p1.read()));
}

void polyvecl_pointwise_a::thread_add_ln186_3_fu_404_p2() {
    add_ln186_3_fu_404_p2 = (!zext_ln180_reg_575.read().is_01() || !zext_ln186_8_fu_386_p1.read().is_01())? sc_lv<12>(): (sc_biguint<12>(zext_ln180_reg_575.read()) + sc_biguint<12>(zext_ln186_8_fu_386_p1.read()));
}

void polyvecl_pointwise_a::thread_add_ln186_fu_253_p2() {
    add_ln186_fu_253_p2 = (!zext_ln186_2_reg_531.read().is_01() || !zext_ln186_3_fu_249_p1.read().is_01())? sc_lv<12>(): (sc_biguint<12>(zext_ln186_2_reg_531.read()) + sc_biguint<12>(zext_ln186_3_fu_249_p1.read()));
}

void polyvecl_pointwise_a::thread_add_ln19_1_fu_461_p2() {
    add_ln19_1_fu_461_p2 = (!sext_ln186_3_fu_433_p1.read().is_01() || !sext_ln19_4_fu_457_p1.read().is_01())? sc_lv<56>(): (sc_bigint<56>(sext_ln186_3_fu_433_p1.read()) + sc_bigint<56>(sext_ln19_4_fu_457_p1.read()));
}

void polyvecl_pointwise_a::thread_add_ln19_fu_318_p2() {
    add_ln19_fu_318_p2 = (!sext_ln186_1_fu_290_p1.read().is_01() || !sext_ln19_1_fu_314_p1.read().is_01())? sc_lv<56>(): (sc_bigint<56>(sext_ln186_1_fu_290_p1.read()) + sc_bigint<56>(sext_ln19_1_fu_314_p1.read()));
}

void polyvecl_pointwise_a::thread_add_ln92_1_fu_503_p2() {
    add_ln92_1_fu_503_p2 = (!zext_ln186_2_reg_531.read().is_01() || !zext_ln92_1_fu_499_p1.read().is_01())? sc_lv<12>(): (sc_biguint<12>(zext_ln186_2_reg_531.read()) + sc_biguint<12>(zext_ln92_1_fu_499_p1.read()));
}

void polyvecl_pointwise_a::thread_add_ln92_fu_519_p2() {
    add_ln92_fu_519_p2 = (!w_coeffs_q0.read().is_01() || !t_coeffs_q0.read().is_01())? sc_lv<32>(): (sc_biguint<32>(w_coeffs_q0.read()) + sc_biguint<32>(t_coeffs_q0.read()));
}

void polyvecl_pointwise_a::thread_ap_CS_fsm_pp0_stage0() {
    ap_CS_fsm_pp0_stage0 = ap_CS_fsm.read()[1];
}

void polyvecl_pointwise_a::thread_ap_CS_fsm_pp1_stage0() {
    ap_CS_fsm_pp1_stage0 = ap_CS_fsm.read()[4];
}

void polyvecl_pointwise_a::thread_ap_CS_fsm_state1() {
    ap_CS_fsm_state1 = ap_CS_fsm.read()[0];
}

void polyvecl_pointwise_a::thread_ap_CS_fsm_state10() {
    ap_CS_fsm_state10 = ap_CS_fsm.read()[7];
}

void polyvecl_pointwise_a::thread_ap_CS_fsm_state4() {
    ap_CS_fsm_state4 = ap_CS_fsm.read()[2];
}

void polyvecl_pointwise_a::thread_ap_CS_fsm_state5() {
    ap_CS_fsm_state5 = ap_CS_fsm.read()[3];
}

void polyvecl_pointwise_a::thread_ap_CS_fsm_state8() {
    ap_CS_fsm_state8 = ap_CS_fsm.read()[5];
}

void polyvecl_pointwise_a::thread_ap_CS_fsm_state9() {
    ap_CS_fsm_state9 = ap_CS_fsm.read()[6];
}

void polyvecl_pointwise_a::thread_ap_block_pp0_stage0() {
    ap_block_pp0_stage0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void polyvecl_pointwise_a::thread_ap_block_pp0_stage0_11001() {
    ap_block_pp0_stage0_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void polyvecl_pointwise_a::thread_ap_block_pp0_stage0_subdone() {
    ap_block_pp0_stage0_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void polyvecl_pointwise_a::thread_ap_block_pp1_stage0() {
    ap_block_pp1_stage0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void polyvecl_pointwise_a::thread_ap_block_pp1_stage0_11001() {
    ap_block_pp1_stage0_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void polyvecl_pointwise_a::thread_ap_block_pp1_stage0_subdone() {
    ap_block_pp1_stage0_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void polyvecl_pointwise_a::thread_ap_block_state2_pp0_stage0_iter0() {
    ap_block_state2_pp0_stage0_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void polyvecl_pointwise_a::thread_ap_block_state3_pp0_stage0_iter1() {
    ap_block_state3_pp0_stage0_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void polyvecl_pointwise_a::thread_ap_block_state6_pp1_stage0_iter0() {
    ap_block_state6_pp1_stage0_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void polyvecl_pointwise_a::thread_ap_block_state7_pp1_stage0_iter1() {
    ap_block_state7_pp1_stage0_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void polyvecl_pointwise_a::thread_ap_condition_pp0_exit_iter0_state2() {
    if (esl_seteq<1,1,1>(icmp_ln184_fu_232_p2.read(), ap_const_lv1_1)) {
        ap_condition_pp0_exit_iter0_state2 = ap_const_logic_1;
    } else {
        ap_condition_pp0_exit_iter0_state2 = ap_const_logic_0;
    }
}

void polyvecl_pointwise_a::thread_ap_condition_pp1_exit_iter0_state6() {
    if (esl_seteq<1,1,1>(icmp_ln184_1_fu_374_p2.read(), ap_const_lv1_1)) {
        ap_condition_pp1_exit_iter0_state6 = ap_const_logic_1;
    } else {
        ap_condition_pp1_exit_iter0_state6 = ap_const_logic_0;
    }
}

void polyvecl_pointwise_a::thread_ap_done() {
    if (((esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state5.read()) && 
          esl_seteq<1,1,1>(icmp_ln141_fu_339_p2.read(), ap_const_lv1_1)))) {
        ap_done = ap_const_logic_1;
    } else {
        ap_done = ap_const_logic_0;
    }
}

void polyvecl_pointwise_a::thread_ap_enable_pp0() {
    ap_enable_pp0 = (ap_idle_pp0.read() ^ ap_const_logic_1);
}

void polyvecl_pointwise_a::thread_ap_enable_pp1() {
    ap_enable_pp1 = (ap_idle_pp1.read() ^ ap_const_logic_1);
}

void polyvecl_pointwise_a::thread_ap_idle() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        ap_idle = ap_const_logic_1;
    } else {
        ap_idle = ap_const_logic_0;
    }
}

void polyvecl_pointwise_a::thread_ap_idle_pp0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter1.read()))) {
        ap_idle_pp0 = ap_const_logic_1;
    } else {
        ap_idle_pp0 = ap_const_logic_0;
    }
}

void polyvecl_pointwise_a::thread_ap_idle_pp1() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp1_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp1_iter1.read()))) {
        ap_idle_pp1 = ap_const_logic_1;
    } else {
        ap_idle_pp1 = ap_const_logic_0;
    }
}

void polyvecl_pointwise_a::thread_ap_phi_mux_i_0_i1_phi_fu_189_p4() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln184_1_reg_580.read()) && 
         esl_seteq<1,1,1>(ap_block_pp1_stage0.read(), ap_const_boolean_0))) {
        ap_phi_mux_i_0_i1_phi_fu_189_p4 = i_15_reg_584.read();
    } else {
        ap_phi_mux_i_0_i1_phi_fu_189_p4 = i_0_i1_reg_185.read();
    }
}

void polyvecl_pointwise_a::thread_ap_ready() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state5.read()) && 
         esl_seteq<1,1,1>(icmp_ln141_fu_339_p2.read(), ap_const_lv1_1))) {
        ap_ready = ap_const_logic_1;
    } else {
        ap_ready = ap_const_logic_0;
    }
}

void polyvecl_pointwise_a::thread_i_14_fu_238_p2() {
    i_14_fu_238_p2 = (!i_0_i_reg_162.read().is_01() || !ap_const_lv9_1.is_01())? sc_lv<9>(): (sc_biguint<9>(i_0_i_reg_162.read()) + sc_biguint<9>(ap_const_lv9_1));
}

void polyvecl_pointwise_a::thread_i_15_fu_380_p2() {
    i_15_fu_380_p2 = (!ap_phi_mux_i_0_i1_phi_fu_189_p4.read().is_01() || !ap_const_lv9_1.is_01())? sc_lv<9>(): (sc_biguint<9>(ap_phi_mux_i_0_i1_phi_fu_189_p4.read()) + sc_biguint<9>(ap_const_lv9_1));
}

void polyvecl_pointwise_a::thread_i_16_fu_488_p2() {
    i_16_fu_488_p2 = (!i_0_i20_reg_197.read().is_01() || !ap_const_lv9_1.is_01())? sc_lv<9>(): (sc_biguint<9>(i_0_i20_reg_197.read()) + sc_biguint<9>(ap_const_lv9_1));
}

void polyvecl_pointwise_a::thread_i_fu_513_p2() {
    i_fu_513_p2 = (!i_0_reg_173.read().is_01() || !ap_const_lv3_1.is_01())? sc_lv<3>(): (sc_biguint<3>(i_0_reg_173.read()) + sc_biguint<3>(ap_const_lv3_1));
}

void polyvecl_pointwise_a::thread_icmp_ln141_fu_339_p2() {
    icmp_ln141_fu_339_p2 = (!i_0_reg_173.read().is_01() || !ap_const_lv3_4.is_01())? sc_lv<1>(): sc_lv<1>(i_0_reg_173.read() == ap_const_lv3_4);
}

void polyvecl_pointwise_a::thread_icmp_ln184_1_fu_374_p2() {
    icmp_ln184_1_fu_374_p2 = (!ap_phi_mux_i_0_i1_phi_fu_189_p4.read().is_01() || !ap_const_lv9_100.is_01())? sc_lv<1>(): sc_lv<1>(ap_phi_mux_i_0_i1_phi_fu_189_p4.read() == ap_const_lv9_100);
}

void polyvecl_pointwise_a::thread_icmp_ln184_fu_232_p2() {
    icmp_ln184_fu_232_p2 = (!i_0_i_reg_162.read().is_01() || !ap_const_lv9_100.is_01())? sc_lv<1>(): sc_lv<1>(i_0_i_reg_162.read() == ap_const_lv9_100);
}

void polyvecl_pointwise_a::thread_icmp_ln91_fu_482_p2() {
    icmp_ln91_fu_482_p2 = (!i_0_i20_reg_197.read().is_01() || !ap_const_lv9_100.is_01())? sc_lv<1>(): sc_lv<1>(i_0_i20_reg_197.read() == ap_const_lv9_100);
}

void polyvecl_pointwise_a::thread_mul_ln186_1_fu_427_p0() {
    mul_ln186_1_fu_427_p0 =  (sc_lv<23>) (mul_ln186_1_fu_427_p00.read());
}

void polyvecl_pointwise_a::thread_mul_ln186_1_fu_427_p00() {
    mul_ln186_1_fu_427_p00 = esl_zext<55,23>(u_vec_coeffs_q0.read());
}

void polyvecl_pointwise_a::thread_mul_ln186_1_fu_427_p1() {
    mul_ln186_1_fu_427_p1 = v_vec_coeffs_q0.read();
}

void polyvecl_pointwise_a::thread_mul_ln186_1_fu_427_p2() {
    mul_ln186_1_fu_427_p2 = (!mul_ln186_1_fu_427_p0.read().is_01() || !mul_ln186_1_fu_427_p1.read().is_01())? sc_lv<55>(): sc_biguint<23>(mul_ln186_1_fu_427_p0.read()) * sc_bigint<32>(mul_ln186_1_fu_427_p1.read());
}

void polyvecl_pointwise_a::thread_mul_ln186_fu_284_p0() {
    mul_ln186_fu_284_p0 =  (sc_lv<23>) (mul_ln186_fu_284_p00.read());
}

void polyvecl_pointwise_a::thread_mul_ln186_fu_284_p00() {
    mul_ln186_fu_284_p00 = esl_zext<55,23>(u_vec_coeffs_q0.read());
}

void polyvecl_pointwise_a::thread_mul_ln186_fu_284_p1() {
    mul_ln186_fu_284_p1 = v_vec_coeffs_q0.read();
}

void polyvecl_pointwise_a::thread_mul_ln186_fu_284_p2() {
    mul_ln186_fu_284_p2 = (!mul_ln186_fu_284_p0.read().is_01() || !mul_ln186_fu_284_p1.read().is_01())? sc_lv<55>(): sc_biguint<23>(mul_ln186_fu_284_p0.read()) * sc_bigint<32>(mul_ln186_fu_284_p1.read());
}

void polyvecl_pointwise_a::thread_mul_ln19_1_fu_451_p1() {
    mul_ln19_1_fu_451_p1 = t_3_fu_441_p2.read();
}

void polyvecl_pointwise_a::thread_mul_ln19_1_fu_451_p2() {
    mul_ln19_1_fu_451_p2 = (!ap_const_lv55_7FFFFFFF801FFF.is_01() || !mul_ln19_1_fu_451_p1.read().is_01())? sc_lv<55>(): sc_bigint<55>(ap_const_lv55_7FFFFFFF801FFF) * sc_bigint<32>(mul_ln19_1_fu_451_p1.read());
}

void polyvecl_pointwise_a::thread_mul_ln19_fu_308_p1() {
    mul_ln19_fu_308_p1 = t_fu_298_p2.read();
}

void polyvecl_pointwise_a::thread_mul_ln19_fu_308_p2() {
    mul_ln19_fu_308_p2 = (!ap_const_lv55_7FFFFFFF801FFF.is_01() || !mul_ln19_fu_308_p1.read().is_01())? sc_lv<55>(): sc_bigint<55>(ap_const_lv55_7FFFFFFF801FFF) * sc_bigint<32>(mul_ln19_fu_308_p1.read());
}

void polyvecl_pointwise_a::thread_sext_ln186_1_fu_290_p1() {
    sext_ln186_1_fu_290_p1 = esl_sext<56,55>(mul_ln186_fu_284_p2.read());
}

void polyvecl_pointwise_a::thread_sext_ln186_3_fu_433_p1() {
    sext_ln186_3_fu_433_p1 = esl_sext<56,55>(mul_ln186_1_fu_427_p2.read());
}

void polyvecl_pointwise_a::thread_sext_ln19_1_fu_314_p1() {
    sext_ln19_1_fu_314_p1 = esl_sext<56,55>(mul_ln19_fu_308_p2.read());
}

void polyvecl_pointwise_a::thread_sext_ln19_4_fu_457_p1() {
    sext_ln19_4_fu_457_p1 = esl_sext<56,55>(mul_ln19_1_fu_451_p2.read());
}

void polyvecl_pointwise_a::thread_t_2_fu_334_p1() {
    t_2_fu_334_p1 = esl_sext<32,24>(tmp_1_fu_324_p4.read());
}

void polyvecl_pointwise_a::thread_t_3_fu_441_p2() {
    t_3_fu_441_p2 = (!ap_const_lv32_3802001.is_01() || !trunc_ln18_1_fu_437_p1.read().is_01())? sc_lv<32>(): sc_biguint<32>(ap_const_lv32_3802001) * sc_bigint<32>(trunc_ln18_1_fu_437_p1.read());
}

void polyvecl_pointwise_a::thread_t_coeffs_address0() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state9.read())) {
        t_coeffs_address0 =  (sc_lv<8>) (zext_ln92_fu_494_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp1_stage0.read(), ap_const_boolean_0))) {
        t_coeffs_address0 =  (sc_lv<8>) (zext_ln186_1_fu_414_p1.read());
    } else {
        t_coeffs_address0 = "XXXXXXXX";
    }
}

void polyvecl_pointwise_a::thread_t_coeffs_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state9.read()) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read())))) {
        t_coeffs_ce0 = ap_const_logic_1;
    } else {
        t_coeffs_ce0 = ap_const_logic_0;
    }
}

void polyvecl_pointwise_a::thread_t_coeffs_d0() {
    t_coeffs_d0 = esl_sext<32,24>(tmp_2_fu_467_p4.read());
}

void polyvecl_pointwise_a::thread_t_coeffs_we0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln184_1_reg_580.read()))) {
        t_coeffs_we0 = ap_const_logic_1;
    } else {
        t_coeffs_we0 = ap_const_logic_0;
    }
}

void polyvecl_pointwise_a::thread_t_fu_298_p2() {
    t_fu_298_p2 = (!ap_const_lv32_3802001.is_01() || !trunc_ln18_fu_294_p1.read().is_01())? sc_lv<32>(): sc_biguint<32>(ap_const_lv32_3802001) * sc_bigint<32>(trunc_ln18_fu_294_p1.read());
}

void polyvecl_pointwise_a::thread_tmp_1_fu_324_p4() {
    tmp_1_fu_324_p4 = add_ln19_fu_318_p2.read().range(55, 32);
}

void polyvecl_pointwise_a::thread_tmp_2_fu_467_p4() {
    tmp_2_fu_467_p4 = add_ln19_1_fu_461_p2.read().range(55, 32);
}

void polyvecl_pointwise_a::thread_tmp_512_fu_258_p4() {
    tmp_512_fu_258_p4 = esl_concat<4,9>(esl_concat<3,1>(w_coeffs_offset.read(), ap_const_lv1_0), i_0_i_reg_162.read());
}

void polyvecl_pointwise_a::thread_tmp_513_fu_362_p3() {
    tmp_513_fu_362_p3 = esl_concat<3,8>(i_0_reg_173.read(), ap_const_lv8_0);
}

void polyvecl_pointwise_a::thread_tmp_918_cast_fu_354_p3() {
    tmp_918_cast_fu_354_p3 = esl_concat<6,8>(add_ln186_1_fu_349_p2.read(), ap_const_lv8_0);
}

void polyvecl_pointwise_a::thread_tmp_fu_208_p3() {
    tmp_fu_208_p3 = esl_concat<3,8>(w_coeffs_offset.read(), ap_const_lv8_0);
}

void polyvecl_pointwise_a::thread_tmp_s_fu_220_p3() {
    tmp_s_fu_220_p3 = esl_concat<3,2>(w_coeffs_offset.read(), ap_const_lv2_0);
}

void polyvecl_pointwise_a::thread_trunc_ln18_1_fu_437_p1() {
    trunc_ln18_1_fu_437_p1 = mul_ln186_1_fu_427_p2.read().range(32-1, 0);
}

void polyvecl_pointwise_a::thread_trunc_ln18_fu_294_p1() {
    trunc_ln18_fu_294_p1 = mul_ln186_fu_284_p2.read().range(32-1, 0);
}

void polyvecl_pointwise_a::thread_u_vec_coeffs_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp1_stage0.read(), ap_const_boolean_0))) {
        u_vec_coeffs_address0 =  (sc_lv<12>) (zext_ln186_10_fu_399_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0))) {
        u_vec_coeffs_address0 =  (sc_lv<12>) (zext_ln186_4_fu_267_p1.read());
    } else {
        u_vec_coeffs_address0 =  (sc_lv<12>) ("XXXXXXXXXXXX");
    }
}

void polyvecl_pointwise_a::thread_u_vec_coeffs_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read())))) {
        u_vec_coeffs_ce0 = ap_const_logic_1;
    } else {
        u_vec_coeffs_ce0 = ap_const_logic_0;
    }
}

void polyvecl_pointwise_a::thread_v_vec_coeffs_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp1_stage0.read(), ap_const_boolean_0))) {
        v_vec_coeffs_address0 =  (sc_lv<10>) (zext_ln186_11_fu_409_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0))) {
        v_vec_coeffs_address0 =  (sc_lv<10>) (zext_ln186_fu_244_p1.read());
    } else {
        v_vec_coeffs_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void polyvecl_pointwise_a::thread_v_vec_coeffs_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read())))) {
        v_vec_coeffs_ce0 = ap_const_logic_1;
    } else {
        v_vec_coeffs_ce0 = ap_const_logic_0;
    }
}

void polyvecl_pointwise_a::thread_w_coeffs_address0() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state10.read())) {
        w_coeffs_address0 = w_coeffs_addr_1_reg_607.read();
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state9.read())) {
        w_coeffs_address0 =  (sc_lv<10>) (zext_ln92_2_fu_508_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()))) {
        w_coeffs_address0 =  (sc_lv<10>) (zext_ln186_5_fu_272_p1.read());
    } else {
        w_coeffs_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void polyvecl_pointwise_a::thread_w_coeffs_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state9.read()) || 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state10.read()) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read())))) {
        w_coeffs_ce0 = ap_const_logic_1;
    } else {
        w_coeffs_ce0 = ap_const_logic_0;
    }
}

void polyvecl_pointwise_a::thread_w_coeffs_d0() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state10.read())) {
        w_coeffs_d0 = add_ln92_fu_519_p2.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()))) {
        w_coeffs_d0 = t_2_fu_334_p1.read();
    } else {
        w_coeffs_d0 =  (sc_lv<32>) ("XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX");
    }
}

void polyvecl_pointwise_a::thread_w_coeffs_we0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state10.read()) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
          esl_seteq<1,1,1>(icmp_ln184_reg_542.read(), ap_const_lv1_0)))) {
        w_coeffs_we0 = ap_const_logic_1;
    } else {
        w_coeffs_we0 = ap_const_logic_0;
    }
}

void polyvecl_pointwise_a::thread_zext_ln180_fu_370_p1() {
    zext_ln180_fu_370_p1 = esl_zext<12,11>(tmp_513_fu_362_p3.read());
}

void polyvecl_pointwise_a::thread_zext_ln186_10_fu_399_p1() {
    zext_ln186_10_fu_399_p1 = esl_zext<64,14>(add_ln186_2_fu_394_p2.read());
}

void polyvecl_pointwise_a::thread_zext_ln186_11_fu_409_p1() {
    zext_ln186_11_fu_409_p1 = esl_zext<64,12>(add_ln186_3_fu_404_p2.read());
}

void polyvecl_pointwise_a::thread_zext_ln186_1_fu_414_p1() {
    zext_ln186_1_fu_414_p1 = esl_zext<64,9>(i_0_i1_reg_185.read());
}

void polyvecl_pointwise_a::thread_zext_ln186_2_fu_216_p1() {
    zext_ln186_2_fu_216_p1 = esl_zext<12,11>(tmp_fu_208_p3.read());
}

void polyvecl_pointwise_a::thread_zext_ln186_3_cast_fu_228_p1() {
    zext_ln186_3_cast_fu_228_p1 = esl_zext<6,5>(tmp_s_fu_220_p3.read());
}

void polyvecl_pointwise_a::thread_zext_ln186_3_fu_249_p1() {
    zext_ln186_3_fu_249_p1 = esl_zext<12,9>(i_0_i_reg_162.read());
}

void polyvecl_pointwise_a::thread_zext_ln186_4_fu_267_p1() {
    zext_ln186_4_fu_267_p1 = esl_zext<64,13>(tmp_512_fu_258_p4.read());
}

void polyvecl_pointwise_a::thread_zext_ln186_5_fu_272_p1() {
    zext_ln186_5_fu_272_p1 = esl_zext<64,12>(add_ln186_reg_551.read());
}

void polyvecl_pointwise_a::thread_zext_ln186_7_fu_345_p1() {
    zext_ln186_7_fu_345_p1 = esl_zext<6,3>(i_0_reg_173.read());
}

void polyvecl_pointwise_a::thread_zext_ln186_8_fu_386_p1() {
    zext_ln186_8_fu_386_p1 = esl_zext<12,9>(ap_phi_mux_i_0_i1_phi_fu_189_p4.read());
}

void polyvecl_pointwise_a::thread_zext_ln186_9_fu_390_p1() {
    zext_ln186_9_fu_390_p1 = esl_zext<14,9>(ap_phi_mux_i_0_i1_phi_fu_189_p4.read());
}

void polyvecl_pointwise_a::thread_zext_ln186_fu_244_p1() {
    zext_ln186_fu_244_p1 = esl_zext<64,9>(i_0_i_reg_162.read());
}

void polyvecl_pointwise_a::thread_zext_ln92_1_fu_499_p1() {
    zext_ln92_1_fu_499_p1 = esl_zext<12,9>(i_0_i20_reg_197.read());
}

void polyvecl_pointwise_a::thread_zext_ln92_2_fu_508_p1() {
    zext_ln92_2_fu_508_p1 = esl_zext<64,12>(add_ln92_1_fu_503_p2.read());
}

void polyvecl_pointwise_a::thread_zext_ln92_fu_494_p1() {
    zext_ln92_fu_494_p1 = esl_zext<64,9>(i_0_i20_reg_197.read());
}

void polyvecl_pointwise_a::thread_ap_NS_fsm() {
    switch (ap_CS_fsm.read().to_uint64()) {
        case 1 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            } else {
                ap_NS_fsm = ap_ST_fsm_state1;
            }
            break;
        case 2 : 
            if (!(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln184_fu_232_p2.read(), ap_const_lv1_1))) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln184_fu_232_p2.read(), ap_const_lv1_1))) {
                ap_NS_fsm = ap_ST_fsm_state4;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            }
            break;
        case 4 : 
            ap_NS_fsm = ap_ST_fsm_state5;
            break;
        case 8 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state5.read()) && esl_seteq<1,1,1>(icmp_ln141_fu_339_p2.read(), ap_const_lv1_1))) {
                ap_NS_fsm = ap_ST_fsm_state1;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            }
            break;
        case 16 : 
            if (!(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read()) && esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln184_1_fu_374_p2.read(), ap_const_lv1_1))) {
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read()) && esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln184_1_fu_374_p2.read(), ap_const_lv1_1))) {
                ap_NS_fsm = ap_ST_fsm_state8;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            }
            break;
        case 32 : 
            ap_NS_fsm = ap_ST_fsm_state9;
            break;
        case 64 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state9.read()) && esl_seteq<1,1,1>(icmp_ln91_fu_482_p2.read(), ap_const_lv1_1))) {
                ap_NS_fsm = ap_ST_fsm_state5;
            } else {
                ap_NS_fsm = ap_ST_fsm_state10;
            }
            break;
        case 128 : 
            ap_NS_fsm = ap_ST_fsm_state9;
            break;
        default : 
            ap_NS_fsm = "XXXXXXXX";
            break;
    }
}

}

