<BaliSimProject version="1.3" path="processorCore/test" stage="0" language="-1" name="processorCoreTests" simType="ModelSim">
    <Source worklib="work" path="opxMultiplexer/source/opxMultiplexer.v" type="VERILOG" langstandard="Verilog 2001" include="none"/>
    <Source worklib="work" path="generalGroupDecoder/source/generalGroupDecoder.v" type="VERILOG" langstandard="Verilog 2001" include="none"/>
    <Source worklib="work" path="jumpGroupDecoder/source/jumpGroupDecoder.v" type="VERILOG" langstandard="Verilog 2001" include="none"/>
    <Source worklib="work" path="loadStoreGroupDecoder/source/loadStoreGroupDecoder.v" type="VERILOG" langstandard="Verilog 2001" include="none"/>
    <Source worklib="work" path="aluGroupDecoder/source/aluGroupDecoder.v" type="VERILOG" langstandard="Verilog 2001" include="none"/>
    <Source worklib="work" path="interruptLogic/source/interruptStateMachine.v" type="VERILOG" langstandard="Verilog 2001" include="none"/>
    <Source worklib="work" path="branchLogic/source/branchLogic.v" type="VERILOG" langstandard="Verilog 2001" include="none"/>
    <Source worklib="work" path="programCounter/source/programCounter.v" type="VERILOG" langstandard="Verilog 2001" include="none"/>
    <Source worklib="work" path="busController/source/busController.v" type="VERILOG" langstandard="Verilog 2001" include="none"/>
    <Source worklib="work" path="registerFileB/source/registers.v" type="VERILOG" langstandard="Verilog 2001" include="none"/>
    <Source worklib="work" path="registerFileB/source/registerFile.v" type="VERILOG" langstandard="Verilog 2001" include="none"/>
    <Source worklib="work" path="aluB/source/aluBMux.v" type="VERILOG" langstandard="Verilog 2001" include="none"/>
    <Source worklib="work" path="aluB/source/aluAMux.v" type="VERILOG" langstandard="Verilog 2001" include="none"/>
    <Source worklib="work" path="aluB/source/alu.v" type="VERILOG" langstandard="Verilog 2001" include="none"/>
    <Source worklib="work" path="aluB/source/fullALU.v" type="VERILOG" langstandard="Verilog 2001" include="none"/>
    <Source worklib="work" path="instructionPhaseDecoder/source/instructionPhaseDecoder.v" type="VERILOG" langstandard="Verilog 2001" include="none"/>
    <Source worklib="work" path="processorCore/source/core.v" type="VERILOG" langstandard="Verilog 2001" include="none"/>
    <Source worklib="work" path="processorCore/test/processorCoreTests.v" type="VERILOG" langstandard="Verilog 2001" include="none"/>
    <Source worklib="work" path="constants.v" type="VERILOG" langstandard="Verilog 2001" include="none"/>
    <Source worklib="work" path="testSetup.v" type="VERILOG" langstandard="Verilog 2001" include="none"/>
    <Source worklib="work" path="registerFileB/source/registers.v" type="VERILOG" langstandard="" include="none"/>
    <Source worklib="work" path="registerFileB/source/registers.v" type="VERILOG" langstandard="" include="none"/>
    <SimLib value="pmi_work ovi_machxo3l"/>
    <GlbInc value=""/>
    <Macro value=""/>
    <TopModule instance="" language="VERILOG" name="processorCoreTests"/>
</BaliSimProject>
