
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001451                       # Number of seconds simulated
sim_ticks                                  1450880000                       # Number of ticks simulated
final_tick                                 1450880000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  92486                       # Simulator instruction rate (inst/s)
host_op_rate                                    93350                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3098526                       # Simulator tick rate (ticks/s)
host_mem_usage                                 893984                       # Number of bytes of host memory used
host_seconds                                   468.25                       # Real time elapsed on the host
sim_insts                                    43306401                       # Number of instructions simulated
sim_ops                                      43711197                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu00.inst         31872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu00.data        289536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu01.inst          1472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu01.data          4480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu02.data          5248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu03.inst            64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu03.data          4928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu04.inst           128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu04.data          4480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu05.inst            64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu05.data          4608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu06.data          4544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu07.data          4480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu08.data          4480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu09.data          4480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu10.data          4544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu11.data          4544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu12.data          4416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu13.inst            64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu13.data          4480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu14.data          4480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu15.data          4416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu16.data          4480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu17.data          4544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu18.data          4672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu19.data          4608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu20.data          4480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu21.inst            64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu21.data          4608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu22.data          4608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu23.data          4480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu24.data          4544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu25.data          4416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu26.inst           320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu26.data          4608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu27.inst           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu27.data          4416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu28.data          4544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu29.inst           128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu29.data          4480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu30.inst            64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu30.data          4480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu31.inst            64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu31.data          4608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             465280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu00.inst        31872                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu01.inst         1472                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu03.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu04.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu05.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu13.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu21.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu26.inst          320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu27.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu29.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu30.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu31.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         34560                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks         9472                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            9472                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu00.inst            498                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu00.data           4524                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu01.inst             23                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu01.data             70                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu02.data             82                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu03.inst              1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu03.data             77                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu04.inst              2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu04.data             70                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu05.inst              1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu05.data             72                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu06.data             71                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu07.data             70                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu08.data             70                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu09.data             70                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu10.data             71                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu11.data             71                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu12.data             69                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu13.inst              1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu13.data             70                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu14.data             70                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu15.data             69                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu16.data             70                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu17.data             71                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu18.data             73                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu19.data             72                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu20.data             70                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu21.inst              1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu21.data             72                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu22.data             72                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu23.data             70                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu24.data             71                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu25.data             69                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu26.inst              5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu26.data             72                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu27.inst              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu27.data             69                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu28.data             71                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu29.inst              2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu29.data             70                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu30.inst              1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu30.data             70                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu31.inst              1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu31.data             72                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                7270                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks           148                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                148                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu00.inst         21967358                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu00.data        199558888                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu01.inst          1014557                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu01.data          3087781                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu02.data          3617115                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu03.inst            44111                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu03.data          3396559                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu04.inst            88222                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu04.data          3087781                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu05.inst            44111                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu05.data          3176004                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu06.data          3131892                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu07.data          3087781                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu08.data          3087781                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu09.data          3087781                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu10.data          3131892                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu11.data          3131892                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu12.data          3043670                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu13.inst            44111                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu13.data          3087781                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu14.data          3087781                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu15.data          3043670                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu16.data          3087781                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu17.data          3131892                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu18.data          3220115                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu19.data          3176004                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu20.data          3087781                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu21.inst            44111                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu21.data          3176004                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu22.data          3176004                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu23.data          3087781                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu24.data          3131892                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu25.data          3043670                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu26.inst           220556                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu26.data          3176004                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu27.inst           176445                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu27.data          3043670                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu28.data          3131892                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu29.inst            88222                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu29.data          3087781                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu30.inst            44111                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu30.data          3087781                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu31.inst            44111                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu31.data          3176004                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             320688134                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu00.inst     21967358                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu01.inst      1014557                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu03.inst        44111                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu04.inst        88222                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu05.inst        44111                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu13.inst        44111                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu21.inst        44111                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu26.inst       220556                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu27.inst       176445                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu29.inst        88222                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu30.inst        44111                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu31.inst        44111                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         23820026                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks         6528452                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              6528452                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks         6528452                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu00.inst        21967358                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu00.data       199558888                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu01.inst         1014557                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu01.data         3087781                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu02.data         3617115                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu03.inst           44111                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu03.data         3396559                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu04.inst           88222                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu04.data         3087781                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu05.inst           44111                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu05.data         3176004                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu06.data         3131892                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu07.data         3087781                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu08.data         3087781                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu09.data         3087781                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu10.data         3131892                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu11.data         3131892                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu12.data         3043670                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu13.inst           44111                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu13.data         3087781                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu14.data         3087781                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu15.data         3043670                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu16.data         3087781                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu17.data         3131892                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu18.data         3220115                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu19.data         3176004                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu20.data         3087781                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu21.inst           44111                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu21.data         3176004                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu22.data         3176004                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu23.data         3087781                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu24.data         3131892                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu25.data         3043670                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu26.inst          220556                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu26.data         3176004                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu27.inst          176445                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu27.data         3043670                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu28.data         3131892                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu29.inst           88222                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu29.data         3087781                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu30.inst           44111                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu30.data         3087781                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu31.inst           44111                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu31.data         3176004                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            327216586                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        7270                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        148                       # Number of write requests accepted
system.mem_ctrls.readBursts                      7270                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      148                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 461248                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    4032                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                    7744                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  465280                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 9472                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     63                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     4                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs           10                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               506                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               523                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               518                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               503                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               414                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               624                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               465                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               415                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               399                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               394                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              384                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              396                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              390                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              417                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              422                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              437                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               121                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    1450840000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  7270                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  148                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3685                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2761                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     454                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     146                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      45                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      21                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1811                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    258.049696                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   157.835514                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   323.293172                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          389     21.48%     21.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1082     59.75%     81.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           30      1.66%     82.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           15      0.83%     83.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           12      0.66%     84.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           16      0.88%     85.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            8      0.44%     85.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            8      0.44%     86.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          251     13.86%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1811                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples            7                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1015.714286                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    240.163163                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1896.853422                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255             4     57.14%     57.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            1     14.29%     71.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            1     14.29%     85.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5375            1     14.29%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             7                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            7                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.285714                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.246638                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.253566                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                3     42.86%     42.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                3     42.86%     85.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1     14.29%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             7                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    104178502                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               239309752                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   36035000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     14455.18                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33205.18                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       317.91                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         5.34                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    320.69                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      6.53                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.53                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.48                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.04                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.53                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      19.88                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     5459                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                      47                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 75.75                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                32.64                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     195583.72                       # Average gap between requests
system.mem_ctrls.pageHitRate                    74.90                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  8429400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  4599375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                30864600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                 784080                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy             94592160                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            439047630                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            483978000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy             1062295245                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            733.369747                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE    800731000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      48360000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     599435250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                  5223960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  2850375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                24983400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy             94592160                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            316122570                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            591792750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy             1035565215                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            714.928034                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE    982110500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      48360000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     418349000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu00.branchPred.lookups                110730                       # Number of BP lookups
system.cpu00.branchPred.condPredicted          108141                       # Number of conditional branches predicted
system.cpu00.branchPred.condIncorrect            1727                       # Number of conditional branches incorrect
system.cpu00.branchPred.BTBLookups             108146                       # Number of BTB lookups
system.cpu00.branchPred.BTBHits                104812                       # Number of BTB hits
system.cpu00.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu00.branchPred.BTBHitPct           96.917131                       # BTB Hit Percentage
system.cpu00.branchPred.usedRAS                  1063                       # Number of times the RAS was used to get a target.
system.cpu00.branchPred.RASInCorrect               12                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu00.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu00.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu00.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu00.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu00.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu00.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu00.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu00.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu00.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu00.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu00.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu00.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu00.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu00.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu00.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu00.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu00.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu00.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu00.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu00.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu00.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu00.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.inst_hits                          0                       # ITB inst hits
system.cpu00.dtb.inst_misses                        0                       # ITB inst misses
system.cpu00.dtb.read_hits                          0                       # DTB read hits
system.cpu00.dtb.read_misses                        0                       # DTB read misses
system.cpu00.dtb.write_hits                         0                       # DTB write hits
system.cpu00.dtb.write_misses                       0                       # DTB write misses
system.cpu00.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu00.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu00.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu00.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu00.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu00.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu00.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu00.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu00.dtb.read_accesses                      0                       # DTB read accesses
system.cpu00.dtb.write_accesses                     0                       # DTB write accesses
system.cpu00.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu00.dtb.hits                               0                       # DTB hits
system.cpu00.dtb.misses                             0                       # DTB misses
system.cpu00.dtb.accesses                           0                       # DTB accesses
system.cpu00.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu00.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu00.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu00.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu00.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu00.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu00.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu00.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu00.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu00.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu00.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu00.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu00.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu00.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu00.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu00.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu00.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu00.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu00.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu00.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu00.itb.walker.walks                       0                       # Table walker walks requested
system.cpu00.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.inst_hits                          0                       # ITB inst hits
system.cpu00.itb.inst_misses                        0                       # ITB inst misses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu00.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu00.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu00.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu00.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu00.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu00.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu00.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu00.itb.hits                               0                       # DTB hits
system.cpu00.itb.misses                             0                       # DTB misses
system.cpu00.itb.accesses                           0                       # DTB accesses
system.cpu00.workload.num_syscalls              13217                       # Number of system calls
system.cpu00.numCycles                        2901761                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.fetch.icacheStallCycles           189286                       # Number of cycles fetch is stalled on an Icache miss
system.cpu00.fetch.Insts                      1402502                       # Number of instructions fetch has processed
system.cpu00.fetch.Branches                    110730                       # Number of branches that fetch encountered
system.cpu00.fetch.predictedBranches           105875                       # Number of branches that fetch has predicted taken
system.cpu00.fetch.Cycles                     2667455                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu00.fetch.SquashCycles                  3703                       # Number of cycles fetch has spent squashing
system.cpu00.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu00.fetch.PendingTrapStallCycles            4                       # Number of stall cycles due to pending traps
system.cpu00.fetch.CacheLines                  175420                       # Number of cache lines fetched
system.cpu00.fetch.IcacheSquashes                 673                       # Number of outstanding Icache misses that were squashed
system.cpu00.fetch.rateDist::samples          2858597                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::mean            0.493875                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::stdev           1.670137                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::0                2581803     90.32%     90.32% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::1                  20861      0.73%     91.05% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::2                  38631      1.35%     92.40% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::3                  17000      0.59%     92.99% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::4                  35891      1.26%     94.25% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::5                  19233      0.67%     94.92% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::6                  36656      1.28%     96.20% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::7                  65173      2.28%     98.48% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::8                  43349      1.52%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::total            2858597                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.branchRate                0.038160                       # Number of branch fetches per cycle
system.cpu00.fetch.rate                      0.483328                       # Number of inst fetches per cycle
system.cpu00.decode.IdleCycles                  84486                       # Number of cycles decode is idle
system.cpu00.decode.BlockedCycles             2587472                       # Number of cycles decode is blocked
system.cpu00.decode.RunCycles                   64154                       # Number of cycles decode is running
system.cpu00.decode.UnblockCycles              120943                       # Number of cycles decode is unblocking
system.cpu00.decode.SquashCycles                 1542                       # Number of cycles decode is squashing
system.cpu00.decode.BranchResolved               1056                       # Number of times decode resolved a branch
system.cpu00.decode.BranchMispred                 324                       # Number of times decode detected a branch misprediction
system.cpu00.decode.DecodedInsts              1374189                       # Number of instructions handled by decode
system.cpu00.decode.SquashedInsts                1135                       # Number of squashed instructions handled by decode
system.cpu00.rename.SquashCycles                 1542                       # Number of cycles rename is squashing
system.cpu00.rename.IdleCycles                 108169                       # Number of cycles rename is idle
system.cpu00.rename.BlockCycles               1788238                       # Number of cycles rename is blocking
system.cpu00.rename.serializeStallCycles        25378                       # count of cycles rename stalled for serializing inst
system.cpu00.rename.RunCycles                  136236                       # Number of cycles rename is running
system.cpu00.rename.UnblockCycles              799034                       # Number of cycles rename is unblocking
system.cpu00.rename.RenamedInsts              1368671                       # Number of instructions processed by rename
system.cpu00.rename.ROBFullEvents                  21                       # Number of times rename has blocked due to ROB full
system.cpu00.rename.IQFullEvents               496162                       # Number of times rename has blocked due to IQ full
system.cpu00.rename.LQFullEvents                24553                       # Number of times rename has blocked due to LQ full
system.cpu00.rename.SQFullEvents               256107                       # Number of times rename has blocked due to SQ full
system.cpu00.rename.RenamedOperands           1666403                       # Number of destination operands rename has renamed
system.cpu00.rename.RenameLookups             6693766                       # Number of register rename lookups that rename has made
system.cpu00.rename.int_rename_lookups        2235256                       # Number of integer rename lookups
system.cpu00.rename.fp_rename_lookups              22                       # Number of floating rename lookups
system.cpu00.rename.CommittedMaps             1639972                       # Number of HB maps that are committed
system.cpu00.rename.UndoneMaps                  26431                       # Number of HB maps that are undone due to squashing
system.cpu00.rename.serializingInsts              190                       # count of serializing insts renamed
system.cpu00.rename.tempSerializingInsts          190                       # count of temporary serializing insts renamed
system.cpu00.rename.skidInsts                  767842                       # count of insts added to the skid buffer
system.cpu00.memDep0.insertedLoads             271882                       # Number of loads inserted to the mem dependence unit.
system.cpu00.memDep0.insertedStores             73971                       # Number of stores inserted to the mem dependence unit.
system.cpu00.memDep0.conflictingLoads            1572                       # Number of conflicting loads.
system.cpu00.memDep0.conflictingStores            541                       # Number of conflicting stores.
system.cpu00.iq.iqInstsAdded                  1361545                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu00.iq.iqNonSpecInstsAdded               329                       # Number of non-speculative instructions added to the IQ
system.cpu00.iq.iqInstsIssued                 2264707                       # Number of instructions issued
system.cpu00.iq.iqSquashedInstsIssued             949                       # Number of squashed instructions issued
system.cpu00.iq.iqSquashedInstsExamined         17235                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu00.iq.iqSquashedOperandsExamined        46139                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu00.iq.iqSquashedNonSpecRemoved           79                       # Number of squashed non-spec instructions that were removed
system.cpu00.iq.issued_per_cycle::samples      2858597                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::mean       0.792244                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::stdev      1.372525                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::0           1912098     66.89%     66.89% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::1            412553     14.43%     81.32% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::2            104507      3.66%     84.98% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::3             74616      2.61%     87.59% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::4            354823     12.41%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::total       2858597                       # Number of insts issued each cycle
system.cpu00.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntAlu                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntMult                  283    100.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatAdd                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCmp                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCvt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatMult                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatDiv                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatSqrt                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAddAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAlu                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMisc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMultAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShift                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShiftAcc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAdd               0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAlu               0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCmp               0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCvt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatDiv               0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMisc              0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMult              0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatSqrt              0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::MemRead                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::MemWrite                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IntAlu              780063     34.44%     34.44% # Type of FU issued
system.cpu00.iq.FU_type_0::IntMult             229823     10.15%     44.59% # Type of FU issued
system.cpu00.iq.FU_type_0::IntDiv                   0      0.00%     44.59% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatAdd                 0      0.00%     44.59% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCmp                 0      0.00%     44.59% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCvt                 0      0.00%     44.59% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatMult                0      0.00%     44.59% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatDiv                 0      0.00%     44.59% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatSqrt                0      0.00%     44.59% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAdd                  0      0.00%     44.59% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAddAcc               0      0.00%     44.59% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAlu                  0      0.00%     44.59% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCmp                  0      0.00%     44.59% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCvt                  0      0.00%     44.59% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMisc                 0      0.00%     44.59% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMult                 0      0.00%     44.59% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMultAcc              0      0.00%     44.59% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShift                0      0.00%     44.59% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShiftAcc             0      0.00%     44.59% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdSqrt                 0      0.00%     44.59% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAdd             0      0.00%     44.59% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAlu             0      0.00%     44.59% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCmp             0      0.00%     44.59% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCvt             0      0.00%     44.59% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatDiv             0      0.00%     44.59% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMisc            3      0.00%     44.59% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMult            0      0.00%     44.59% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     44.59% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatSqrt            0      0.00%     44.59% # Type of FU issued
system.cpu00.iq.FU_type_0::MemRead            1181900     52.19%     96.78% # Type of FU issued
system.cpu00.iq.FU_type_0::MemWrite             72918      3.22%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::total              2264707                       # Type of FU issued
system.cpu00.iq.rate                         0.780460                       # Inst issue rate
system.cpu00.iq.fu_busy_cnt                       283                       # FU busy when requested
system.cpu00.iq.fu_busy_rate                 0.000125                       # FU busy rate (busy events/executed inst)
system.cpu00.iq.int_inst_queue_reads          7389187                       # Number of integer instruction queue reads
system.cpu00.iq.int_inst_queue_writes         1379152                       # Number of integer instruction queue writes
system.cpu00.iq.int_inst_queue_wakeup_accesses      1350501                       # Number of integer instruction queue wakeup accesses
system.cpu00.iq.fp_inst_queue_reads                56                       # Number of floating instruction queue reads
system.cpu00.iq.fp_inst_queue_writes               28                       # Number of floating instruction queue writes
system.cpu00.iq.fp_inst_queue_wakeup_accesses           28                       # Number of floating instruction queue wakeup accesses
system.cpu00.iq.int_alu_accesses              2264962                       # Number of integer alu accesses
system.cpu00.iq.fp_alu_accesses                    28                       # Number of floating point alu accesses
system.cpu00.iew.lsq.thread0.forwLoads            163                       # Number of loads that had data forwarded from stores
system.cpu00.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu00.iew.lsq.thread0.squashedLoads         3501                       # Number of loads squashed
system.cpu00.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu00.iew.lsq.thread0.memOrderViolation           73                       # Number of memory ordering violations
system.cpu00.iew.lsq.thread0.squashedStores         1642                       # Number of stores squashed
system.cpu00.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu00.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu00.iew.lsq.thread0.rescheduledLoads          143                       # Number of loads that were rescheduled
system.cpu00.iew.lsq.thread0.cacheBlocked       912373                       # Number of times an access to memory failed due to the cache being blocked
system.cpu00.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu00.iew.iewSquashCycles                 1542                       # Number of cycles IEW is squashing
system.cpu00.iew.iewBlockCycles               1342079                       # Number of cycles IEW is blocking
system.cpu00.iew.iewUnblockCycles               64875                       # Number of cycles IEW is unblocking
system.cpu00.iew.iewDispatchedInsts           1361881                       # Number of instructions dispatched to IQ
system.cpu00.iew.iewDispSquashedInsts            1408                       # Number of squashed instructions skipped by dispatch
system.cpu00.iew.iewDispLoadInsts              271882                       # Number of dispatched load instructions
system.cpu00.iew.iewDispStoreInsts              73971                       # Number of dispatched store instructions
system.cpu00.iew.iewDispNonSpecInsts              180                       # Number of dispatched non-speculative instructions
system.cpu00.iew.iewIQFullEvents                 2776                       # Number of times the IQ has become full, causing a stall
system.cpu00.iew.iewLSQFullEvents                4455                       # Number of times the LSQ has become full, causing a stall
system.cpu00.iew.memOrderViolationEvents           73                       # Number of memory order violations
system.cpu00.iew.predictedTakenIncorrect          895                       # Number of branches that were predicted taken incorrectly
system.cpu00.iew.predictedNotTakenIncorrect          588                       # Number of branches that were predicted not taken incorrectly
system.cpu00.iew.branchMispredicts               1483                       # Number of branch mispredicts detected at execute
system.cpu00.iew.iewExecutedInsts             2262817                       # Number of executed instructions
system.cpu00.iew.iewExecLoadInsts             1181425                       # Number of load instructions executed
system.cpu00.iew.iewExecSquashedInsts            1890                       # Number of squashed instructions skipped in execute
system.cpu00.iew.exec_swp                           0                       # number of swp insts executed
system.cpu00.iew.exec_nop                           7                       # number of nop insts executed
system.cpu00.iew.exec_refs                    1254214                       # number of memory reference insts executed
system.cpu00.iew.exec_branches                 103922                       # Number of branches executed
system.cpu00.iew.exec_stores                    72789                       # Number of stores executed
system.cpu00.iew.exec_rate                   0.779808                       # Inst execution rate
system.cpu00.iew.wb_sent                      1350825                       # cumulative count of insts sent to commit
system.cpu00.iew.wb_count                     1350529                       # cumulative count of insts written-back
system.cpu00.iew.wb_producers                  941446                       # num instructions producing a value
system.cpu00.iew.wb_consumers                 1455246                       # num instructions consuming a value
system.cpu00.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu00.iew.wb_rate                     0.465417                       # insts written-back per cycle
system.cpu00.iew.wb_fanout                   0.646933                       # average fanout of values written-back
system.cpu00.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu00.commit.commitSquashedInsts         17244                       # The number of squashed insts skipped by commit
system.cpu00.commit.commitNonSpecStalls           250                       # The number of times commit has been forced to stall to communicate backwards
system.cpu00.commit.branchMispredicts            1418                       # The number of times a branch was mispredicted
system.cpu00.commit.committed_per_cycle::samples      2855396                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::mean     0.470912                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::stdev     1.293621                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::0      2344862     82.12%     82.12% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::1       183703      6.43%     88.55% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::2       138890      4.86%     93.42% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::3        75533      2.65%     96.06% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::4         3294      0.12%     96.18% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::5        59998      2.10%     98.28% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::6        19748      0.69%     98.97% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::7        10041      0.35%     99.32% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::8        19327      0.68%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::total      2855396                       # Number of insts commited each cycle
system.cpu00.commit.committedInsts            1339312                       # Number of instructions committed
system.cpu00.commit.committedOps              1344639                       # Number of ops (including micro ops) committed
system.cpu00.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu00.commit.refs                       340710                       # Number of memory references committed
system.cpu00.commit.loads                      268381                       # Number of loads committed
system.cpu00.commit.membars                       114                       # Number of memory barriers committed
system.cpu00.commit.branches                   103006                       # Number of branches committed
system.cpu00.commit.fp_insts                       28                       # Number of committed floating point instructions.
system.cpu00.commit.int_insts                 1242373                       # Number of committed integer instructions.
system.cpu00.commit.function_calls                409                       # Number of function calls committed.
system.cpu00.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu00.commit.op_class_0::IntAlu         774491     57.60%     57.60% # Class of committed instruction
system.cpu00.commit.op_class_0::IntMult        229435     17.06%     74.66% # Class of committed instruction
system.cpu00.commit.op_class_0::IntDiv              0      0.00%     74.66% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatAdd            0      0.00%     74.66% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCmp            0      0.00%     74.66% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCvt            0      0.00%     74.66% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatMult            0      0.00%     74.66% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatDiv            0      0.00%     74.66% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatSqrt            0      0.00%     74.66% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAdd             0      0.00%     74.66% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAddAcc            0      0.00%     74.66% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAlu             0      0.00%     74.66% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCmp             0      0.00%     74.66% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCvt             0      0.00%     74.66% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMisc            0      0.00%     74.66% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMult            0      0.00%     74.66% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMultAcc            0      0.00%     74.66% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShift            0      0.00%     74.66% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShiftAcc            0      0.00%     74.66% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdSqrt            0      0.00%     74.66% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAdd            0      0.00%     74.66% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAlu            0      0.00%     74.66% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCmp            0      0.00%     74.66% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCvt            0      0.00%     74.66% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatDiv            0      0.00%     74.66% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMisc            3      0.00%     74.66% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMult            0      0.00%     74.66% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.66% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.66% # Class of committed instruction
system.cpu00.commit.op_class_0::MemRead        268381     19.96%     94.62% # Class of committed instruction
system.cpu00.commit.op_class_0::MemWrite        72329      5.38%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::total         1344639                       # Class of committed instruction
system.cpu00.commit.bw_lim_events               19327                       # number cycles where commit BW limit reached
system.cpu00.rob.rob_reads                    4196911                       # The number of ROB reads
system.cpu00.rob.rob_writes                   2726975                       # The number of ROB writes
system.cpu00.timesIdled                           422                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu00.idleCycles                         43164                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu00.committedInsts                   1339312                       # Number of Instructions Simulated
system.cpu00.committedOps                     1344639                       # Number of Ops (including micro ops) Simulated
system.cpu00.cpi                             2.166606                       # CPI: Cycles Per Instruction
system.cpu00.cpi_total                       2.166606                       # CPI: Total CPI of All Threads
system.cpu00.ipc                             0.461551                       # IPC: Instructions Per Cycle
system.cpu00.ipc_total                       0.461551                       # IPC: Total IPC of All Threads
system.cpu00.int_regfile_reads                3311339                       # number of integer regfile reads
system.cpu00.int_regfile_writes               1138044                       # number of integer regfile writes
system.cpu00.fp_regfile_reads                    4982                       # number of floating regfile reads
system.cpu00.fp_regfile_writes                      6                       # number of floating regfile writes
system.cpu00.cc_regfile_reads                 7596897                       # number of cc regfile reads
system.cpu00.cc_regfile_writes                 508496                       # number of cc regfile writes
system.cpu00.misc_regfile_reads                360808                       # number of misc regfile reads
system.cpu00.misc_regfile_writes                  112                       # number of misc regfile writes
system.cpu00.dcache.tags.replacements           70298                       # number of replacements
system.cpu00.dcache.tags.tagsinuse         994.801660                       # Cycle average of tags in use
system.cpu00.dcache.tags.total_refs            140692                       # Total number of references to valid blocks.
system.cpu00.dcache.tags.sampled_refs           71322                       # Sample count of references to valid blocks.
system.cpu00.dcache.tags.avg_refs            1.972631                       # Average number of references to valid blocks.
system.cpu00.dcache.tags.warmup_cycle        71980250                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.tags.occ_blocks::cpu00.data   994.801660                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_percent::cpu00.data     0.971486                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::total     0.971486                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::0          238                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::1          786                       # Occupied blocks per task id
system.cpu00.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu00.dcache.tags.tag_accesses          755295                       # Number of tag accesses
system.cpu00.dcache.tags.data_accesses         755295                       # Number of data accesses
system.cpu00.dcache.ReadReq_hits::cpu00.data       137015                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total        137015                       # number of ReadReq hits
system.cpu00.dcache.WriteReq_hits::cpu00.data         3553                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total         3553                       # number of WriteReq hits
system.cpu00.dcache.SoftPFReq_hits::cpu00.data            5                       # number of SoftPFReq hits
system.cpu00.dcache.SoftPFReq_hits::total            5                       # number of SoftPFReq hits
system.cpu00.dcache.LoadLockedReq_hits::cpu00.data           49                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total           49                       # number of LoadLockedReq hits
system.cpu00.dcache.StoreCondReq_hits::cpu00.data           52                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total           52                       # number of StoreCondReq hits
system.cpu00.dcache.demand_hits::cpu00.data       140568                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total         140568                       # number of demand (read+write) hits
system.cpu00.dcache.overall_hits::cpu00.data       140573                       # number of overall hits
system.cpu00.dcache.overall_hits::total        140573                       # number of overall hits
system.cpu00.dcache.ReadReq_misses::cpu00.data       132625                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total       132625                       # number of ReadReq misses
system.cpu00.dcache.WriteReq_misses::cpu00.data        68662                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total        68662                       # number of WriteReq misses
system.cpu00.dcache.LoadLockedReq_misses::cpu00.data            5                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu00.dcache.StoreCondReq_misses::cpu00.data            2                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu00.dcache.demand_misses::cpu00.data       201287                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total       201287                       # number of demand (read+write) misses
system.cpu00.dcache.overall_misses::cpu00.data       201287                       # number of overall misses
system.cpu00.dcache.overall_misses::total       201287                       # number of overall misses
system.cpu00.dcache.ReadReq_miss_latency::cpu00.data   8447718334                       # number of ReadReq miss cycles
system.cpu00.dcache.ReadReq_miss_latency::total   8447718334                       # number of ReadReq miss cycles
system.cpu00.dcache.WriteReq_miss_latency::cpu00.data   4796241213                       # number of WriteReq miss cycles
system.cpu00.dcache.WriteReq_miss_latency::total   4796241213                       # number of WriteReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_latency::cpu00.data       193000                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_latency::total       193000                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_latency::cpu00.data         8000                       # number of StoreCondReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_latency::total         8000                       # number of StoreCondReq miss cycles
system.cpu00.dcache.demand_miss_latency::cpu00.data  13243959547                       # number of demand (read+write) miss cycles
system.cpu00.dcache.demand_miss_latency::total  13243959547                       # number of demand (read+write) miss cycles
system.cpu00.dcache.overall_miss_latency::cpu00.data  13243959547                       # number of overall miss cycles
system.cpu00.dcache.overall_miss_latency::total  13243959547                       # number of overall miss cycles
system.cpu00.dcache.ReadReq_accesses::cpu00.data       269640                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total       269640                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::cpu00.data        72215                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total        72215                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.SoftPFReq_accesses::cpu00.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu00.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::cpu00.data           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::cpu00.data           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.demand_accesses::cpu00.data       341855                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total       341855                       # number of demand (read+write) accesses
system.cpu00.dcache.overall_accesses::cpu00.data       341860                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total       341860                       # number of overall (read+write) accesses
system.cpu00.dcache.ReadReq_miss_rate::cpu00.data     0.491860                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_miss_rate::total     0.491860                       # miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_miss_rate::cpu00.data     0.950800                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_miss_rate::total     0.950800                       # miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::cpu00.data     0.092593                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::total     0.092593                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::cpu00.data     0.037037                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::total     0.037037                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_miss_rate::cpu00.data     0.588808                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     0.588808                       # miss rate for demand accesses
system.cpu00.dcache.overall_miss_rate::cpu00.data     0.588800                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     0.588800                       # miss rate for overall accesses
system.cpu00.dcache.ReadReq_avg_miss_latency::cpu00.data 63696.273960                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_miss_latency::total 63696.273960                       # average ReadReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::cpu00.data 69852.920291                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::total 69852.920291                       # average WriteReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::cpu00.data        38600                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::total        38600                       # average LoadLockedReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::cpu00.data         4000                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::total         4000                       # average StoreCondReq miss latency
system.cpu00.dcache.demand_avg_miss_latency::cpu00.data 65796.397914                       # average overall miss latency
system.cpu00.dcache.demand_avg_miss_latency::total 65796.397914                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::cpu00.data 65796.397914                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::total 65796.397914                       # average overall miss latency
system.cpu00.dcache.blocked_cycles::no_mshrs      2085499                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_mshrs           64487                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_mshrs    32.339836                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.writebacks::writebacks        30598                       # number of writebacks
system.cpu00.dcache.writebacks::total           30598                       # number of writebacks
system.cpu00.dcache.ReadReq_mshr_hits::cpu00.data        66136                       # number of ReadReq MSHR hits
system.cpu00.dcache.ReadReq_mshr_hits::total        66136                       # number of ReadReq MSHR hits
system.cpu00.dcache.WriteReq_mshr_hits::cpu00.data        63788                       # number of WriteReq MSHR hits
system.cpu00.dcache.WriteReq_mshr_hits::total        63788                       # number of WriteReq MSHR hits
system.cpu00.dcache.demand_mshr_hits::cpu00.data       129924                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.demand_mshr_hits::total       129924                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.overall_mshr_hits::cpu00.data       129924                       # number of overall MSHR hits
system.cpu00.dcache.overall_mshr_hits::total       129924                       # number of overall MSHR hits
system.cpu00.dcache.ReadReq_mshr_misses::cpu00.data        66489                       # number of ReadReq MSHR misses
system.cpu00.dcache.ReadReq_mshr_misses::total        66489                       # number of ReadReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_misses::cpu00.data         4874                       # number of WriteReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_misses::total         4874                       # number of WriteReq MSHR misses
system.cpu00.dcache.LoadLockedReq_mshr_misses::cpu00.data            5                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.StoreCondReq_mshr_misses::cpu00.data            2                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.demand_mshr_misses::cpu00.data        71363                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.demand_mshr_misses::total        71363                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.overall_mshr_misses::cpu00.data        71363                       # number of overall MSHR misses
system.cpu00.dcache.overall_mshr_misses::total        71363                       # number of overall MSHR misses
system.cpu00.dcache.ReadReq_mshr_miss_latency::cpu00.data   4721195833                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_latency::total   4721195833                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_latency::cpu00.data    359945550                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_latency::total    359945550                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency::cpu00.data       184500                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency::total       184500                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_latency::cpu00.data         5000                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_latency::total         5000                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_latency::cpu00.data   5081141383                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_latency::total   5081141383                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_latency::cpu00.data   5081141383                       # number of overall MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_latency::total   5081141383                       # number of overall MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_rate::cpu00.data     0.246584                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_miss_rate::total     0.246584                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::cpu00.data     0.067493                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::total     0.067493                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::cpu00.data     0.092593                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::total     0.092593                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::cpu00.data     0.037037                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::total     0.037037                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_mshr_miss_rate::cpu00.data     0.208752                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_miss_rate::total     0.208752                       # mshr miss rate for demand accesses
system.cpu00.dcache.overall_mshr_miss_rate::cpu00.data     0.208749                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_miss_rate::total     0.208749                       # mshr miss rate for overall accesses
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency::cpu00.data 71007.171607                       # average ReadReq mshr miss latency
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency::total 71007.171607                       # average ReadReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency::cpu00.data 73850.133361                       # average WriteReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency::total 73850.133361                       # average WriteReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu00.data        36900                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency::total        36900                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency::cpu00.data         2500                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency::total         2500                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency::cpu00.data 71201.342194                       # average overall mshr miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency::total 71201.342194                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency::cpu00.data 71201.342194                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency::total 71201.342194                       # average overall mshr miss latency
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.tags.replacements             234                       # number of replacements
system.cpu00.icache.tags.tagsinuse         347.837797                       # Cycle average of tags in use
system.cpu00.icache.tags.total_refs            174614                       # Total number of references to valid blocks.
system.cpu00.icache.tags.sampled_refs             614                       # Sample count of references to valid blocks.
system.cpu00.icache.tags.avg_refs          284.387622                       # Average number of references to valid blocks.
system.cpu00.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.tags.occ_blocks::cpu00.inst   347.837797                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_percent::cpu00.inst     0.679371                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::total     0.679371                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_task_id_blocks::1024          380                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::0           61                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::3          318                       # Occupied blocks per task id
system.cpu00.icache.tags.occ_task_id_percent::1024     0.742188                       # Percentage of cache occupancy per task id
system.cpu00.icache.tags.tag_accesses          351454                       # Number of tag accesses
system.cpu00.icache.tags.data_accesses         351454                       # Number of data accesses
system.cpu00.icache.ReadReq_hits::cpu00.inst       174614                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total        174614                       # number of ReadReq hits
system.cpu00.icache.demand_hits::cpu00.inst       174614                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total         174614                       # number of demand (read+write) hits
system.cpu00.icache.overall_hits::cpu00.inst       174614                       # number of overall hits
system.cpu00.icache.overall_hits::total        174614                       # number of overall hits
system.cpu00.icache.ReadReq_misses::cpu00.inst          806                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total          806                       # number of ReadReq misses
system.cpu00.icache.demand_misses::cpu00.inst          806                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total          806                       # number of demand (read+write) misses
system.cpu00.icache.overall_misses::cpu00.inst          806                       # number of overall misses
system.cpu00.icache.overall_misses::total          806                       # number of overall misses
system.cpu00.icache.ReadReq_miss_latency::cpu00.inst     53508501                       # number of ReadReq miss cycles
system.cpu00.icache.ReadReq_miss_latency::total     53508501                       # number of ReadReq miss cycles
system.cpu00.icache.demand_miss_latency::cpu00.inst     53508501                       # number of demand (read+write) miss cycles
system.cpu00.icache.demand_miss_latency::total     53508501                       # number of demand (read+write) miss cycles
system.cpu00.icache.overall_miss_latency::cpu00.inst     53508501                       # number of overall miss cycles
system.cpu00.icache.overall_miss_latency::total     53508501                       # number of overall miss cycles
system.cpu00.icache.ReadReq_accesses::cpu00.inst       175420                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total       175420                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.demand_accesses::cpu00.inst       175420                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total       175420                       # number of demand (read+write) accesses
system.cpu00.icache.overall_accesses::cpu00.inst       175420                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total       175420                       # number of overall (read+write) accesses
system.cpu00.icache.ReadReq_miss_rate::cpu00.inst     0.004595                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_miss_rate::total     0.004595                       # miss rate for ReadReq accesses
system.cpu00.icache.demand_miss_rate::cpu00.inst     0.004595                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     0.004595                       # miss rate for demand accesses
system.cpu00.icache.overall_miss_rate::cpu00.inst     0.004595                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     0.004595                       # miss rate for overall accesses
system.cpu00.icache.ReadReq_avg_miss_latency::cpu00.inst 66387.718362                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_miss_latency::total 66387.718362                       # average ReadReq miss latency
system.cpu00.icache.demand_avg_miss_latency::cpu00.inst 66387.718362                       # average overall miss latency
system.cpu00.icache.demand_avg_miss_latency::total 66387.718362                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::cpu00.inst 66387.718362                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::total 66387.718362                       # average overall miss latency
system.cpu00.icache.blocked_cycles::no_mshrs          222                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.avg_blocked_cycles::no_mshrs          111                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.ReadReq_mshr_hits::cpu00.inst          190                       # number of ReadReq MSHR hits
system.cpu00.icache.ReadReq_mshr_hits::total          190                       # number of ReadReq MSHR hits
system.cpu00.icache.demand_mshr_hits::cpu00.inst          190                       # number of demand (read+write) MSHR hits
system.cpu00.icache.demand_mshr_hits::total          190                       # number of demand (read+write) MSHR hits
system.cpu00.icache.overall_mshr_hits::cpu00.inst          190                       # number of overall MSHR hits
system.cpu00.icache.overall_mshr_hits::total          190                       # number of overall MSHR hits
system.cpu00.icache.ReadReq_mshr_misses::cpu00.inst          616                       # number of ReadReq MSHR misses
system.cpu00.icache.ReadReq_mshr_misses::total          616                       # number of ReadReq MSHR misses
system.cpu00.icache.demand_mshr_misses::cpu00.inst          616                       # number of demand (read+write) MSHR misses
system.cpu00.icache.demand_mshr_misses::total          616                       # number of demand (read+write) MSHR misses
system.cpu00.icache.overall_mshr_misses::cpu00.inst          616                       # number of overall MSHR misses
system.cpu00.icache.overall_mshr_misses::total          616                       # number of overall MSHR misses
system.cpu00.icache.ReadReq_mshr_miss_latency::cpu00.inst     42041499                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_latency::total     42041499                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_latency::cpu00.inst     42041499                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_latency::total     42041499                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_latency::cpu00.inst     42041499                       # number of overall MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_latency::total     42041499                       # number of overall MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_rate::cpu00.inst     0.003512                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_miss_rate::total     0.003512                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.demand_mshr_miss_rate::cpu00.inst     0.003512                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_miss_rate::total     0.003512                       # mshr miss rate for demand accesses
system.cpu00.icache.overall_mshr_miss_rate::cpu00.inst     0.003512                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_miss_rate::total     0.003512                       # mshr miss rate for overall accesses
system.cpu00.icache.ReadReq_avg_mshr_miss_latency::cpu00.inst 68249.186688                       # average ReadReq mshr miss latency
system.cpu00.icache.ReadReq_avg_mshr_miss_latency::total 68249.186688                       # average ReadReq mshr miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency::cpu00.inst 68249.186688                       # average overall mshr miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency::total 68249.186688                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency::cpu00.inst 68249.186688                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency::total 68249.186688                       # average overall mshr miss latency
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.branchPred.lookups                179771                       # Number of BP lookups
system.cpu01.branchPred.condPredicted          175409                       # Number of conditional branches predicted
system.cpu01.branchPred.condIncorrect            1081                       # Number of conditional branches incorrect
system.cpu01.branchPred.BTBLookups             132080                       # Number of BTB lookups
system.cpu01.branchPred.BTBHits                125090                       # Number of BTB hits
system.cpu01.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu01.branchPred.BTBHitPct           94.707753                       # BTB Hit Percentage
system.cpu01.branchPred.usedRAS                  2328                       # Number of times the RAS was used to get a target.
system.cpu01.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu01.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu01.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu01.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu01.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu01.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu01.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu01.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu01.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu01.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu01.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu01.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu01.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu01.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu01.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu01.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu01.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu01.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu01.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu01.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu01.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu01.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu01.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.inst_hits                          0                       # ITB inst hits
system.cpu01.dtb.inst_misses                        0                       # ITB inst misses
system.cpu01.dtb.read_hits                          0                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.write_hits                         0                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu01.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu01.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu01.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu01.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu01.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu01.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu01.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu01.dtb.hits                               0                       # DTB hits
system.cpu01.dtb.misses                             0                       # DTB misses
system.cpu01.dtb.accesses                           0                       # DTB accesses
system.cpu01.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu01.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu01.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu01.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu01.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu01.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu01.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu01.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu01.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu01.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu01.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu01.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu01.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu01.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu01.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu01.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu01.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu01.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu01.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu01.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu01.itb.walker.walks                       0                       # Table walker walks requested
system.cpu01.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.inst_hits                          0                       # ITB inst hits
system.cpu01.itb.inst_misses                        0                       # ITB inst misses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu01.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu01.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu01.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu01.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu01.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu01.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu01.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu01.itb.hits                               0                       # DTB hits
system.cpu01.itb.misses                             0                       # DTB misses
system.cpu01.itb.accesses                           0                       # DTB accesses
system.cpu01.numCycles                        2501615                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.fetch.icacheStallCycles           146382                       # Number of cycles fetch is stalled on an Icache miss
system.cpu01.fetch.Insts                      1473726                       # Number of instructions fetch has processed
system.cpu01.fetch.Branches                    179771                       # Number of branches that fetch encountered
system.cpu01.fetch.predictedBranches           127418                       # Number of branches that fetch has predicted taken
system.cpu01.fetch.Cycles                     2349344                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu01.fetch.SquashCycles                  3083                       # Number of cycles fetch has spent squashing
system.cpu01.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu01.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu01.fetch.CacheLines                  144082                       # Number of cache lines fetched
system.cpu01.fetch.IcacheSquashes                  67                       # Number of outstanding Icache misses that were squashed
system.cpu01.fetch.rateDist::samples          2497274                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::mean            0.598137                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::stdev           1.891648                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::0                2228579     89.24%     89.24% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::1                  26198      1.05%     90.29% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::2                  19438      0.78%     91.07% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::3                  19400      0.78%     91.84% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::4                  19541      0.78%     92.63% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::5                  18621      0.75%     93.37% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::6                  26534      1.06%     94.44% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::7                  71738      2.87%     97.31% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::8                  67225      2.69%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::total            2497274                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.branchRate                0.071862                       # Number of branch fetches per cycle
system.cpu01.fetch.rate                      0.589110                       # Number of inst fetches per cycle
system.cpu01.decode.IdleCycles                  72291                       # Number of cycles decode is idle
system.cpu01.decode.BlockedCycles             2239900                       # Number of cycles decode is blocked
system.cpu01.decode.RunCycles                   27677                       # Number of cycles decode is running
system.cpu01.decode.UnblockCycles              155894                       # Number of cycles decode is unblocking
system.cpu01.decode.SquashCycles                 1512                       # Number of cycles decode is squashing
system.cpu01.decode.BranchResolved               1948                       # Number of times decode resolved a branch
system.cpu01.decode.BranchMispred                  31                       # Number of times decode detected a branch misprediction
system.cpu01.decode.DecodedInsts              1436613                       # Number of instructions handled by decode
system.cpu01.decode.SquashedInsts                 115                       # Number of squashed instructions handled by decode
system.cpu01.rename.SquashCycles                 1512                       # Number of cycles rename is squashing
system.cpu01.rename.IdleCycles                  98384                       # Number of cycles rename is idle
system.cpu01.rename.BlockCycles               1608100                       # Number of cycles rename is blocking
system.cpu01.rename.serializeStallCycles        19044                       # count of cycles rename stalled for serializing inst
system.cpu01.rename.RunCycles                  125262                       # Number of cycles rename is running
system.cpu01.rename.UnblockCycles              644972                       # Number of cycles rename is unblocking
system.cpu01.rename.RenamedInsts              1427936                       # Number of instructions processed by rename
system.cpu01.rename.ROBFullEvents                   2                       # Number of times rename has blocked due to ROB full
system.cpu01.rename.IQFullEvents               606313                       # Number of times rename has blocked due to IQ full
system.cpu01.rename.LQFullEvents                 2968                       # Number of times rename has blocked due to LQ full
system.cpu01.rename.RenamedOperands           2099843                       # Number of destination operands rename has renamed
system.cpu01.rename.RenameLookups             7008955                       # Number of register rename lookups that rename has made
system.cpu01.rename.int_rename_lookups        2238523                       # Number of integer rename lookups
system.cpu01.rename.CommittedMaps             2035804                       # Number of HB maps that are committed
system.cpu01.rename.UndoneMaps                  64028                       # Number of HB maps that are undone due to squashing
system.cpu01.rename.serializingInsts              499                       # count of serializing insts renamed
system.cpu01.rename.tempSerializingInsts          501                       # count of temporary serializing insts renamed
system.cpu01.rename.skidInsts                  916234                       # count of insts added to the skid buffer
system.cpu01.memDep0.insertedLoads             323503                       # Number of loads inserted to the mem dependence unit.
system.cpu01.memDep0.insertedStores             10224                       # Number of stores inserted to the mem dependence unit.
system.cpu01.memDep0.conflictingLoads            5326                       # Number of conflicting loads.
system.cpu01.memDep0.conflictingStores           5492                       # Number of conflicting stores.
system.cpu01.iq.iqInstsAdded                  1422391                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu01.iq.iqNonSpecInstsAdded               970                       # Number of non-speculative instructions added to the IQ
system.cpu01.iq.iqInstsIssued                 2400051                       # Number of instructions issued
system.cpu01.iq.iqSquashedInstsIssued            2421                       # Number of squashed instructions issued
system.cpu01.iq.iqSquashedInstsExamined         31497                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu01.iq.iqSquashedOperandsExamined       111401                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu01.iq.iqSquashedNonSpecRemoved           32                       # Number of squashed non-spec instructions that were removed
system.cpu01.iq.issued_per_cycle::samples      2497274                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::mean       0.961068                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::stdev      1.443655                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::0           1467782     58.78%     58.78% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::1            468460     18.76%     77.53% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::2            127034      5.09%     82.62% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::3             58469      2.34%     84.96% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::4            375529     15.04%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::total       2497274                       # Number of insts issued each cycle
system.cpu01.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntAlu                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntMult                    6    100.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatAdd                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCmp                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCvt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatMult                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatDiv                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatSqrt                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAddAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAlu                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMisc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMultAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShift                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShiftAcc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAdd               0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAlu               0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCmp               0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCvt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatDiv               0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMisc              0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMult              0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatSqrt              0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::MemRead                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::MemWrite                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IntAlu              873306     36.39%     36.39% # Type of FU issued
system.cpu01.iq.FU_type_0::IntMult             196612      8.19%     44.58% # Type of FU issued
system.cpu01.iq.FU_type_0::IntDiv                   0      0.00%     44.58% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatAdd                 0      0.00%     44.58% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCmp                 0      0.00%     44.58% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCvt                 0      0.00%     44.58% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatMult                0      0.00%     44.58% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatDiv                 0      0.00%     44.58% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatSqrt                0      0.00%     44.58% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAdd                  0      0.00%     44.58% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAddAcc               0      0.00%     44.58% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAlu                  0      0.00%     44.58% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCmp                  0      0.00%     44.58% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCvt                  0      0.00%     44.58% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMisc                 0      0.00%     44.58% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMult                 0      0.00%     44.58% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMultAcc              0      0.00%     44.58% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShift                0      0.00%     44.58% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShiftAcc             0      0.00%     44.58% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdSqrt                 0      0.00%     44.58% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAdd             0      0.00%     44.58% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAlu             0      0.00%     44.58% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCmp             0      0.00%     44.58% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCvt             0      0.00%     44.58% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatDiv             0      0.00%     44.58% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMisc            0      0.00%     44.58% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMult            0      0.00%     44.58% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     44.58% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatSqrt            0      0.00%     44.58% # Type of FU issued
system.cpu01.iq.FU_type_0::MemRead            1320198     55.01%     99.59% # Type of FU issued
system.cpu01.iq.FU_type_0::MemWrite              9935      0.41%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::total              2400051                       # Type of FU issued
system.cpu01.iq.rate                         0.959401                       # Inst issue rate
system.cpu01.iq.fu_busy_cnt                         6                       # FU busy when requested
system.cpu01.iq.fu_busy_rate                 0.000002                       # FU busy rate (busy events/executed inst)
system.cpu01.iq.int_inst_queue_reads          7299799                       # Number of integer instruction queue reads
system.cpu01.iq.int_inst_queue_writes         1454872                       # Number of integer instruction queue writes
system.cpu01.iq.int_inst_queue_wakeup_accesses      1399821                       # Number of integer instruction queue wakeup accesses
system.cpu01.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu01.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu01.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu01.iq.int_alu_accesses              2400057                       # Number of integer alu accesses
system.cpu01.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu01.iew.lsq.thread0.forwLoads             18                       # Number of loads that had data forwarded from stores
system.cpu01.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu01.iew.lsq.thread0.squashedLoads         4042                       # Number of loads squashed
system.cpu01.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu01.iew.lsq.thread0.memOrderViolation           14                       # Number of memory ordering violations
system.cpu01.iew.lsq.thread0.squashedStores          441                       # Number of stores squashed
system.cpu01.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu01.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu01.iew.lsq.thread0.rescheduledLoads          462                       # Number of loads that were rescheduled
system.cpu01.iew.lsq.thread0.cacheBlocked       999539                       # Number of times an access to memory failed due to the cache being blocked
system.cpu01.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu01.iew.iewSquashCycles                 1512                       # Number of cycles IEW is squashing
system.cpu01.iew.iewBlockCycles               1094838                       # Number of cycles IEW is blocking
system.cpu01.iew.iewUnblockCycles               66383                       # Number of cycles IEW is unblocking
system.cpu01.iew.iewDispatchedInsts           1423364                       # Number of instructions dispatched to IQ
system.cpu01.iew.iewDispSquashedInsts              88                       # Number of squashed instructions skipped by dispatch
system.cpu01.iew.iewDispLoadInsts              323503                       # Number of dispatched load instructions
system.cpu01.iew.iewDispStoreInsts              10224                       # Number of dispatched store instructions
system.cpu01.iew.iewDispNonSpecInsts              486                       # Number of dispatched non-speculative instructions
system.cpu01.iew.iewIQFullEvents                 2194                       # Number of times the IQ has become full, causing a stall
system.cpu01.iew.iewLSQFullEvents                 957                       # Number of times the LSQ has become full, causing a stall
system.cpu01.iew.memOrderViolationEvents           14                       # Number of memory order violations
system.cpu01.iew.predictedTakenIncorrect          977                       # Number of branches that were predicted taken incorrectly
system.cpu01.iew.predictedNotTakenIncorrect           79                       # Number of branches that were predicted not taken incorrectly
system.cpu01.iew.branchMispredicts               1056                       # Number of branch mispredicts detected at execute
system.cpu01.iew.iewExecutedInsts             2399563                       # Number of executed instructions
system.cpu01.iew.iewExecLoadInsts             1319801                       # Number of load instructions executed
system.cpu01.iew.iewExecSquashedInsts             484                       # Number of squashed instructions skipped in execute
system.cpu01.iew.exec_swp                           0                       # number of swp insts executed
system.cpu01.iew.exec_nop                           3                       # number of nop insts executed
system.cpu01.iew.exec_refs                    1329704                       # number of memory reference insts executed
system.cpu01.iew.exec_branches                 163353                       # Number of branches executed
system.cpu01.iew.exec_stores                     9903                       # Number of stores executed
system.cpu01.iew.exec_rate                   0.959206                       # Inst execution rate
system.cpu01.iew.wb_sent                      1400296                       # cumulative count of insts sent to commit
system.cpu01.iew.wb_count                     1399821                       # cumulative count of insts written-back
system.cpu01.iew.wb_producers                  971327                       # num instructions producing a value
system.cpu01.iew.wb_consumers                 1548458                       # num instructions consuming a value
system.cpu01.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu01.iew.wb_rate                     0.559567                       # insts written-back per cycle
system.cpu01.iew.wb_fanout                   0.627287                       # average fanout of values written-back
system.cpu01.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu01.commit.commitSquashedInsts         31436                       # The number of squashed insts skipped by commit
system.cpu01.commit.commitNonSpecStalls           938                       # The number of times commit has been forced to stall to communicate backwards
system.cpu01.commit.branchMispredicts            1052                       # The number of times a branch was mispredicted
system.cpu01.commit.committed_per_cycle::samples      2492390                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::mean     0.558446                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::stdev     1.372149                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::0      1930692     77.46%     77.46% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::1       239717      9.62%     87.08% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::2       132978      5.34%     92.42% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::3        73691      2.96%     95.37% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::4         1574      0.06%     95.44% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::5        82480      3.31%     98.75% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::6         1009      0.04%     98.79% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::7         1624      0.07%     98.85% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::8        28625      1.15%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::total      2492390                       # Number of insts commited each cycle
system.cpu01.commit.committedInsts            1378160                       # Number of instructions committed
system.cpu01.commit.committedOps              1391864                       # Number of ops (including micro ops) committed
system.cpu01.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu01.commit.refs                       329244                       # Number of memory references committed
system.cpu01.commit.loads                      319461                       # Number of loads committed
system.cpu01.commit.membars                       461                       # Number of memory barriers committed
system.cpu01.commit.branches                   161901                       # Number of branches committed
system.cpu01.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu01.commit.int_insts                 1232240                       # Number of committed integer instructions.
system.cpu01.commit.function_calls               1369                       # Number of function calls committed.
system.cpu01.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu01.commit.op_class_0::IntAlu         866009     62.22%     62.22% # Class of committed instruction
system.cpu01.commit.op_class_0::IntMult        196611     14.13%     76.35% # Class of committed instruction
system.cpu01.commit.op_class_0::IntDiv              0      0.00%     76.35% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatAdd            0      0.00%     76.35% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCmp            0      0.00%     76.35% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCvt            0      0.00%     76.35% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatMult            0      0.00%     76.35% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatDiv            0      0.00%     76.35% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatSqrt            0      0.00%     76.35% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAdd             0      0.00%     76.35% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAddAcc            0      0.00%     76.35% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAlu             0      0.00%     76.35% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCmp             0      0.00%     76.35% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCvt             0      0.00%     76.35% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMisc            0      0.00%     76.35% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMult            0      0.00%     76.35% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMultAcc            0      0.00%     76.35% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShift            0      0.00%     76.35% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShiftAcc            0      0.00%     76.35% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdSqrt            0      0.00%     76.35% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAdd            0      0.00%     76.35% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAlu            0      0.00%     76.35% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCmp            0      0.00%     76.35% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCvt            0      0.00%     76.35% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatDiv            0      0.00%     76.35% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMisc            0      0.00%     76.35% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMult            0      0.00%     76.35% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.35% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.35% # Class of committed instruction
system.cpu01.commit.op_class_0::MemRead        319461     22.95%     99.30% # Class of committed instruction
system.cpu01.commit.op_class_0::MemWrite         9783      0.70%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::total         1391864                       # Class of committed instruction
system.cpu01.commit.bw_lim_events               28625                       # number cycles where commit BW limit reached
system.cpu01.rob.rob_reads                    3881189                       # The number of ROB reads
system.cpu01.rob.rob_writes                   2851550                       # The number of ROB writes
system.cpu01.timesIdled                            38                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu01.idleCycles                          4341                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu01.quiesceCycles                     400145                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu01.committedInsts                   1378160                       # Number of Instructions Simulated
system.cpu01.committedOps                     1391864                       # Number of Ops (including micro ops) Simulated
system.cpu01.cpi                             1.815185                       # CPI: Cycles Per Instruction
system.cpu01.cpi_total                       1.815185                       # CPI: Total CPI of All Threads
system.cpu01.ipc                             0.550908                       # IPC: Instructions Per Cycle
system.cpu01.ipc_total                       0.550908                       # IPC: Total IPC of All Threads
system.cpu01.int_regfile_reads                3399466                       # number of integer regfile reads
system.cpu01.int_regfile_writes               1090728                       # number of integer regfile writes
system.cpu01.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu01.cc_regfile_reads                 8160333                       # number of cc regfile reads
system.cpu01.cc_regfile_writes                 960785                       # number of cc regfile writes
system.cpu01.misc_regfile_reads                354534                       # number of misc regfile reads
system.cpu01.misc_regfile_writes                  106                       # number of misc regfile writes
system.cpu01.dcache.tags.replacements           65713                       # number of replacements
system.cpu01.dcache.tags.tagsinuse         783.053269                       # Cycle average of tags in use
system.cpu01.dcache.tags.total_refs            195171                       # Total number of references to valid blocks.
system.cpu01.dcache.tags.sampled_refs           66735                       # Sample count of references to valid blocks.
system.cpu01.dcache.tags.avg_refs            2.924567                       # Average number of references to valid blocks.
system.cpu01.dcache.tags.warmup_cycle       486283000                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.tags.occ_blocks::cpu01.data   783.053269                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_percent::cpu01.data     0.764700                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::total     0.764700                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_task_id_blocks::1024         1022                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::1          258                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::2          761                       # Occupied blocks per task id
system.cpu01.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu01.dcache.tags.tag_accesses          727594                       # Number of tag accesses
system.cpu01.dcache.tags.data_accesses         727594                       # Number of data accesses
system.cpu01.dcache.ReadReq_hits::cpu01.data       186452                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total        186452                       # number of ReadReq hits
system.cpu01.dcache.WriteReq_hits::cpu01.data         8712                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total         8712                       # number of WriteReq hits
system.cpu01.dcache.SoftPFReq_hits::cpu01.data            2                       # number of SoftPFReq hits
system.cpu01.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu01.dcache.LoadLockedReq_hits::cpu01.data            3                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu01.dcache.demand_hits::cpu01.data       195164                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total         195164                       # number of demand (read+write) hits
system.cpu01.dcache.overall_hits::cpu01.data       195166                       # number of overall hits
system.cpu01.dcache.overall_hits::total        195166                       # number of overall hits
system.cpu01.dcache.ReadReq_misses::cpu01.data       134155                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total       134155                       # number of ReadReq misses
system.cpu01.dcache.WriteReq_misses::cpu01.data         1043                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total         1043                       # number of WriteReq misses
system.cpu01.dcache.SoftPFReq_misses::cpu01.data            3                       # number of SoftPFReq misses
system.cpu01.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu01.dcache.LoadLockedReq_misses::cpu01.data           24                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total           24                       # number of LoadLockedReq misses
system.cpu01.dcache.StoreCondReq_misses::cpu01.data           15                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total           15                       # number of StoreCondReq misses
system.cpu01.dcache.demand_misses::cpu01.data       135198                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total       135198                       # number of demand (read+write) misses
system.cpu01.dcache.overall_misses::cpu01.data       135201                       # number of overall misses
system.cpu01.dcache.overall_misses::total       135201                       # number of overall misses
system.cpu01.dcache.ReadReq_miss_latency::cpu01.data   8338739353                       # number of ReadReq miss cycles
system.cpu01.dcache.ReadReq_miss_latency::total   8338739353                       # number of ReadReq miss cycles
system.cpu01.dcache.WriteReq_miss_latency::cpu01.data     98796113                       # number of WriteReq miss cycles
system.cpu01.dcache.WriteReq_miss_latency::total     98796113                       # number of WriteReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_latency::cpu01.data       231934                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_latency::total       231934                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_latency::cpu01.data        12000                       # number of StoreCondReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu01.dcache.StoreCondFailReq_miss_latency::cpu01.data       147999                       # number of StoreCondFailReq miss cycles
system.cpu01.dcache.StoreCondFailReq_miss_latency::total       147999                       # number of StoreCondFailReq miss cycles
system.cpu01.dcache.demand_miss_latency::cpu01.data   8437535466                       # number of demand (read+write) miss cycles
system.cpu01.dcache.demand_miss_latency::total   8437535466                       # number of demand (read+write) miss cycles
system.cpu01.dcache.overall_miss_latency::cpu01.data   8437535466                       # number of overall miss cycles
system.cpu01.dcache.overall_miss_latency::total   8437535466                       # number of overall miss cycles
system.cpu01.dcache.ReadReq_accesses::cpu01.data       320607                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total       320607                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::cpu01.data         9755                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total         9755                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.SoftPFReq_accesses::cpu01.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu01.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::cpu01.data           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::cpu01.data           15                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total           15                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.demand_accesses::cpu01.data       330362                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total       330362                       # number of demand (read+write) accesses
system.cpu01.dcache.overall_accesses::cpu01.data       330367                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total       330367                       # number of overall (read+write) accesses
system.cpu01.dcache.ReadReq_miss_rate::cpu01.data     0.418441                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_miss_rate::total     0.418441                       # miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_miss_rate::cpu01.data     0.106920                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_miss_rate::total     0.106920                       # miss rate for WriteReq accesses
system.cpu01.dcache.SoftPFReq_miss_rate::cpu01.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu01.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::cpu01.data     0.888889                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::total     0.888889                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::cpu01.data            1                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_miss_rate::cpu01.data     0.409242                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     0.409242                       # miss rate for demand accesses
system.cpu01.dcache.overall_miss_rate::cpu01.data     0.409245                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     0.409245                       # miss rate for overall accesses
system.cpu01.dcache.ReadReq_avg_miss_latency::cpu01.data 62157.499556                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_miss_latency::total 62157.499556                       # average ReadReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::cpu01.data 94723.023011                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::total 94723.023011                       # average WriteReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::cpu01.data  9663.916667                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::total  9663.916667                       # average LoadLockedReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::cpu01.data          800                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::total          800                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondFailReq_avg_miss_latency::cpu01.data          inf                       # average StoreCondFailReq miss latency
system.cpu01.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu01.dcache.demand_avg_miss_latency::cpu01.data 62408.729907                       # average overall miss latency
system.cpu01.dcache.demand_avg_miss_latency::total 62408.729907                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::cpu01.data 62407.345108                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::total 62407.345108                       # average overall miss latency
system.cpu01.dcache.blocked_cycles::no_mshrs      2202007                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets          104                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_mshrs           66583                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_mshrs    33.071610                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets          104                       # average number of cycles each access was blocked
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.writebacks::writebacks         2045                       # number of writebacks
system.cpu01.dcache.writebacks::total            2045                       # number of writebacks
system.cpu01.dcache.ReadReq_mshr_hits::cpu01.data        67935                       # number of ReadReq MSHR hits
system.cpu01.dcache.ReadReq_mshr_hits::total        67935                       # number of ReadReq MSHR hits
system.cpu01.dcache.WriteReq_mshr_hits::cpu01.data          524                       # number of WriteReq MSHR hits
system.cpu01.dcache.WriteReq_mshr_hits::total          524                       # number of WriteReq MSHR hits
system.cpu01.dcache.demand_mshr_hits::cpu01.data        68459                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.demand_mshr_hits::total        68459                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.overall_mshr_hits::cpu01.data        68459                       # number of overall MSHR hits
system.cpu01.dcache.overall_mshr_hits::total        68459                       # number of overall MSHR hits
system.cpu01.dcache.ReadReq_mshr_misses::cpu01.data        66220                       # number of ReadReq MSHR misses
system.cpu01.dcache.ReadReq_mshr_misses::total        66220                       # number of ReadReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_misses::cpu01.data          519                       # number of WriteReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_misses::total          519                       # number of WriteReq MSHR misses
system.cpu01.dcache.SoftPFReq_mshr_misses::cpu01.data            2                       # number of SoftPFReq MSHR misses
system.cpu01.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu01.dcache.LoadLockedReq_mshr_misses::cpu01.data           24                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.LoadLockedReq_mshr_misses::total           24                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.StoreCondReq_mshr_misses::cpu01.data           15                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.StoreCondReq_mshr_misses::total           15                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.demand_mshr_misses::cpu01.data        66739                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.demand_mshr_misses::total        66739                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.overall_mshr_misses::cpu01.data        66741                       # number of overall MSHR misses
system.cpu01.dcache.overall_mshr_misses::total        66741                       # number of overall MSHR misses
system.cpu01.dcache.ReadReq_mshr_miss_latency::cpu01.data   4591441334                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_latency::total   4591441334                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_latency::cpu01.data     51722116                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_latency::total     51722116                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.SoftPFReq_mshr_miss_latency::cpu01.data        14000                       # number of SoftPFReq MSHR miss cycles
system.cpu01.dcache.SoftPFReq_mshr_miss_latency::total        14000                       # number of SoftPFReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency::cpu01.data       187066                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency::total       187066                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_latency::cpu01.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.StoreCondFailReq_mshr_miss_latency::cpu01.data       129001                       # number of StoreCondFailReq MSHR miss cycles
system.cpu01.dcache.StoreCondFailReq_mshr_miss_latency::total       129001                       # number of StoreCondFailReq MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_latency::cpu01.data   4643163450                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_latency::total   4643163450                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_latency::cpu01.data   4643177450                       # number of overall MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_latency::total   4643177450                       # number of overall MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_rate::cpu01.data     0.206546                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_miss_rate::total     0.206546                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::cpu01.data     0.053203                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::total     0.053203                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.SoftPFReq_mshr_miss_rate::cpu01.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu01.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::cpu01.data     0.888889                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::total     0.888889                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::cpu01.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_mshr_miss_rate::cpu01.data     0.202018                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_miss_rate::total     0.202018                       # mshr miss rate for demand accesses
system.cpu01.dcache.overall_mshr_miss_rate::cpu01.data     0.202021                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_miss_rate::total     0.202021                       # mshr miss rate for overall accesses
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency::cpu01.data 69336.172365                       # average ReadReq mshr miss latency
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency::total 69336.172365                       # average ReadReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency::cpu01.data 99657.256262                       # average WriteReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency::total 99657.256262                       # average WriteReq mshr miss latency
system.cpu01.dcache.SoftPFReq_avg_mshr_miss_latency::cpu01.data         7000                       # average SoftPFReq mshr miss latency
system.cpu01.dcache.SoftPFReq_avg_mshr_miss_latency::total         7000                       # average SoftPFReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu01.data  7794.416667                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7794.416667                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency::cpu01.data          500                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency::total          500                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu01.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu01.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency::cpu01.data 69571.966167                       # average overall mshr miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency::total 69571.966167                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency::cpu01.data 69570.091098                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency::total 69570.091098                       # average overall mshr miss latency
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.tags.replacements               0                       # number of replacements
system.cpu01.icache.tags.tagsinuse          41.502919                       # Cycle average of tags in use
system.cpu01.icache.tags.total_refs            144002                       # Total number of references to valid blocks.
system.cpu01.icache.tags.sampled_refs              55                       # Sample count of references to valid blocks.
system.cpu01.icache.tags.avg_refs         2618.218182                       # Average number of references to valid blocks.
system.cpu01.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.tags.occ_blocks::cpu01.inst    41.502919                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_percent::cpu01.inst     0.081060                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::total     0.081060                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_task_id_blocks::1024           55                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::3           48                       # Occupied blocks per task id
system.cpu01.icache.tags.occ_task_id_percent::1024     0.107422                       # Percentage of cache occupancy per task id
system.cpu01.icache.tags.tag_accesses          288219                       # Number of tag accesses
system.cpu01.icache.tags.data_accesses         288219                       # Number of data accesses
system.cpu01.icache.ReadReq_hits::cpu01.inst       144002                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total        144002                       # number of ReadReq hits
system.cpu01.icache.demand_hits::cpu01.inst       144002                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total         144002                       # number of demand (read+write) hits
system.cpu01.icache.overall_hits::cpu01.inst       144002                       # number of overall hits
system.cpu01.icache.overall_hits::total        144002                       # number of overall hits
system.cpu01.icache.ReadReq_misses::cpu01.inst           80                       # number of ReadReq misses
system.cpu01.icache.ReadReq_misses::total           80                       # number of ReadReq misses
system.cpu01.icache.demand_misses::cpu01.inst           80                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::total           80                       # number of demand (read+write) misses
system.cpu01.icache.overall_misses::cpu01.inst           80                       # number of overall misses
system.cpu01.icache.overall_misses::total           80                       # number of overall misses
system.cpu01.icache.ReadReq_miss_latency::cpu01.inst      8019001                       # number of ReadReq miss cycles
system.cpu01.icache.ReadReq_miss_latency::total      8019001                       # number of ReadReq miss cycles
system.cpu01.icache.demand_miss_latency::cpu01.inst      8019001                       # number of demand (read+write) miss cycles
system.cpu01.icache.demand_miss_latency::total      8019001                       # number of demand (read+write) miss cycles
system.cpu01.icache.overall_miss_latency::cpu01.inst      8019001                       # number of overall miss cycles
system.cpu01.icache.overall_miss_latency::total      8019001                       # number of overall miss cycles
system.cpu01.icache.ReadReq_accesses::cpu01.inst       144082                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total       144082                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.demand_accesses::cpu01.inst       144082                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total       144082                       # number of demand (read+write) accesses
system.cpu01.icache.overall_accesses::cpu01.inst       144082                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total       144082                       # number of overall (read+write) accesses
system.cpu01.icache.ReadReq_miss_rate::cpu01.inst     0.000555                       # miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_miss_rate::total     0.000555                       # miss rate for ReadReq accesses
system.cpu01.icache.demand_miss_rate::cpu01.inst     0.000555                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::total     0.000555                       # miss rate for demand accesses
system.cpu01.icache.overall_miss_rate::cpu01.inst     0.000555                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::total     0.000555                       # miss rate for overall accesses
system.cpu01.icache.ReadReq_avg_miss_latency::cpu01.inst 100237.512500                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_miss_latency::total 100237.512500                       # average ReadReq miss latency
system.cpu01.icache.demand_avg_miss_latency::cpu01.inst 100237.512500                       # average overall miss latency
system.cpu01.icache.demand_avg_miss_latency::total 100237.512500                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::cpu01.inst 100237.512500                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::total 100237.512500                       # average overall miss latency
system.cpu01.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.ReadReq_mshr_hits::cpu01.inst           25                       # number of ReadReq MSHR hits
system.cpu01.icache.ReadReq_mshr_hits::total           25                       # number of ReadReq MSHR hits
system.cpu01.icache.demand_mshr_hits::cpu01.inst           25                       # number of demand (read+write) MSHR hits
system.cpu01.icache.demand_mshr_hits::total           25                       # number of demand (read+write) MSHR hits
system.cpu01.icache.overall_mshr_hits::cpu01.inst           25                       # number of overall MSHR hits
system.cpu01.icache.overall_mshr_hits::total           25                       # number of overall MSHR hits
system.cpu01.icache.ReadReq_mshr_misses::cpu01.inst           55                       # number of ReadReq MSHR misses
system.cpu01.icache.ReadReq_mshr_misses::total           55                       # number of ReadReq MSHR misses
system.cpu01.icache.demand_mshr_misses::cpu01.inst           55                       # number of demand (read+write) MSHR misses
system.cpu01.icache.demand_mshr_misses::total           55                       # number of demand (read+write) MSHR misses
system.cpu01.icache.overall_mshr_misses::cpu01.inst           55                       # number of overall MSHR misses
system.cpu01.icache.overall_mshr_misses::total           55                       # number of overall MSHR misses
system.cpu01.icache.ReadReq_mshr_miss_latency::cpu01.inst      5017249                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_latency::total      5017249                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_latency::cpu01.inst      5017249                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_latency::total      5017249                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_latency::cpu01.inst      5017249                       # number of overall MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_latency::total      5017249                       # number of overall MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_rate::cpu01.inst     0.000382                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_miss_rate::total     0.000382                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.demand_mshr_miss_rate::cpu01.inst     0.000382                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_miss_rate::total     0.000382                       # mshr miss rate for demand accesses
system.cpu01.icache.overall_mshr_miss_rate::cpu01.inst     0.000382                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_miss_rate::total     0.000382                       # mshr miss rate for overall accesses
system.cpu01.icache.ReadReq_avg_mshr_miss_latency::cpu01.inst 91222.709091                       # average ReadReq mshr miss latency
system.cpu01.icache.ReadReq_avg_mshr_miss_latency::total 91222.709091                       # average ReadReq mshr miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency::cpu01.inst 91222.709091                       # average overall mshr miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency::total 91222.709091                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency::cpu01.inst 91222.709091                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency::total 91222.709091                       # average overall mshr miss latency
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.branchPred.lookups                180463                       # Number of BP lookups
system.cpu02.branchPred.condPredicted          176085                       # Number of conditional branches predicted
system.cpu02.branchPred.condIncorrect            1080                       # Number of conditional branches incorrect
system.cpu02.branchPred.BTBLookups             132368                       # Number of BTB lookups
system.cpu02.branchPred.BTBHits                125456                       # Number of BTB hits
system.cpu02.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu02.branchPred.BTBHitPct           94.778194                       # BTB Hit Percentage
system.cpu02.branchPred.usedRAS                  2342                       # Number of times the RAS was used to get a target.
system.cpu02.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu02.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu02.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu02.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu02.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu02.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu02.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu02.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu02.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu02.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu02.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu02.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu02.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu02.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu02.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu02.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu02.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu02.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu02.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu02.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu02.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu02.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu02.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.inst_hits                          0                       # ITB inst hits
system.cpu02.dtb.inst_misses                        0                       # ITB inst misses
system.cpu02.dtb.read_hits                          0                       # DTB read hits
system.cpu02.dtb.read_misses                        0                       # DTB read misses
system.cpu02.dtb.write_hits                         0                       # DTB write hits
system.cpu02.dtb.write_misses                       0                       # DTB write misses
system.cpu02.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu02.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu02.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu02.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu02.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu02.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu02.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu02.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu02.dtb.read_accesses                      0                       # DTB read accesses
system.cpu02.dtb.write_accesses                     0                       # DTB write accesses
system.cpu02.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu02.dtb.hits                               0                       # DTB hits
system.cpu02.dtb.misses                             0                       # DTB misses
system.cpu02.dtb.accesses                           0                       # DTB accesses
system.cpu02.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu02.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu02.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu02.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu02.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu02.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu02.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu02.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu02.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu02.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu02.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu02.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu02.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu02.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu02.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu02.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu02.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu02.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu02.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu02.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu02.itb.walker.walks                       0                       # Table walker walks requested
system.cpu02.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.inst_hits                          0                       # ITB inst hits
system.cpu02.itb.inst_misses                        0                       # ITB inst misses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu02.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu02.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu02.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu02.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu02.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu02.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu02.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu02.itb.hits                               0                       # DTB hits
system.cpu02.itb.misses                             0                       # DTB misses
system.cpu02.itb.accesses                           0                       # DTB accesses
system.cpu02.numCycles                        2501015                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.fetch.icacheStallCycles           146233                       # Number of cycles fetch is stalled on an Icache miss
system.cpu02.fetch.Insts                      1476459                       # Number of instructions fetch has processed
system.cpu02.fetch.Branches                    180463                       # Number of branches that fetch encountered
system.cpu02.fetch.predictedBranches           127798                       # Number of branches that fetch has predicted taken
system.cpu02.fetch.Cycles                     2348630                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu02.fetch.SquashCycles                  3087                       # Number of cycles fetch has spent squashing
system.cpu02.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu02.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu02.fetch.CacheLines                  144128                       # Number of cache lines fetched
system.cpu02.fetch.IcacheSquashes                  66                       # Number of outstanding Icache misses that were squashed
system.cpu02.fetch.rateDist::samples          2496413                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::mean            0.599476                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::stdev           1.894020                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::0                2227365     89.22%     89.22% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::1                  26206      1.05%     90.27% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::2                  19466      0.78%     91.05% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::3                  19370      0.78%     91.83% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::4                  19536      0.78%     92.61% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::5                  18599      0.75%     93.36% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::6                  26541      1.06%     94.42% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::7                  71733      2.87%     97.29% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::8                  67597      2.71%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::total            2496413                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.branchRate                0.072156                       # Number of branch fetches per cycle
system.cpu02.fetch.rate                      0.590344                       # Number of inst fetches per cycle
system.cpu02.decode.IdleCycles                  72351                       # Number of cycles decode is idle
system.cpu02.decode.BlockedCycles             2238606                       # Number of cycles decode is blocked
system.cpu02.decode.RunCycles                   27791                       # Number of cycles decode is running
system.cpu02.decode.UnblockCycles              156150                       # Number of cycles decode is unblocking
system.cpu02.decode.SquashCycles                 1515                       # Number of cycles decode is squashing
system.cpu02.decode.BranchResolved               1960                       # Number of times decode resolved a branch
system.cpu02.decode.BranchMispred                  29                       # Number of times decode detected a branch misprediction
system.cpu02.decode.DecodedInsts              1439369                       # Number of instructions handled by decode
system.cpu02.decode.SquashedInsts                 116                       # Number of squashed instructions handled by decode
system.cpu02.rename.SquashCycles                 1515                       # Number of cycles rename is squashing
system.cpu02.rename.IdleCycles                  98413                       # Number of cycles rename is idle
system.cpu02.rename.BlockCycles               1606200                       # Number of cycles rename is blocking
system.cpu02.rename.serializeStallCycles        19572                       # count of cycles rename stalled for serializing inst
system.cpu02.rename.RunCycles                  125616                       # Number of cycles rename is running
system.cpu02.rename.UnblockCycles              645097                       # Number of cycles rename is unblocking
system.cpu02.rename.RenamedInsts              1430637                       # Number of instructions processed by rename
system.cpu02.rename.ROBFullEvents                   9                       # Number of times rename has blocked due to ROB full
system.cpu02.rename.IQFullEvents               606266                       # Number of times rename has blocked due to IQ full
system.cpu02.rename.LQFullEvents                 3063                       # Number of times rename has blocked due to LQ full
system.cpu02.rename.RenamedOperands           2104787                       # Number of destination operands rename has renamed
system.cpu02.rename.RenameLookups             7022065                       # Number of register rename lookups that rename has made
system.cpu02.rename.int_rename_lookups        2242194                       # Number of integer rename lookups
system.cpu02.rename.CommittedMaps             2040269                       # Number of HB maps that are committed
system.cpu02.rename.UndoneMaps                  64514                       # Number of HB maps that are undone due to squashing
system.cpu02.rename.serializingInsts              486                       # count of serializing insts renamed
system.cpu02.rename.tempSerializingInsts          487                       # count of temporary serializing insts renamed
system.cpu02.rename.skidInsts                  916934                       # count of insts added to the skid buffer
system.cpu02.memDep0.insertedLoads             323891                       # Number of loads inserted to the mem dependence unit.
system.cpu02.memDep0.insertedStores             10261                       # Number of stores inserted to the mem dependence unit.
system.cpu02.memDep0.conflictingLoads            5371                       # Number of conflicting loads.
system.cpu02.memDep0.conflictingStores           5529                       # Number of conflicting stores.
system.cpu02.iq.iqInstsAdded                  1425142                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu02.iq.iqNonSpecInstsAdded               953                       # Number of non-speculative instructions added to the IQ
system.cpu02.iq.iqInstsIssued                 2402260                       # Number of instructions issued
system.cpu02.iq.iqSquashedInstsIssued            2445                       # Number of squashed instructions issued
system.cpu02.iq.iqSquashedInstsExamined         31743                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu02.iq.iqSquashedOperandsExamined       112142                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu02.iq.iqSquashedNonSpecRemoved           23                       # Number of squashed non-spec instructions that were removed
system.cpu02.iq.issued_per_cycle::samples      2496413                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::mean       0.962285                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::stdev      1.444271                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::0           1466144     58.73%     58.73% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::1            468709     18.78%     77.51% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::2            127064      5.09%     82.60% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::3             58561      2.35%     84.94% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::4            375935     15.06%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::total       2496413                       # Number of insts issued each cycle
system.cpu02.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntAlu                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntMult                   27    100.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatAdd                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCmp                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCvt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatMult                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatDiv                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatSqrt                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAddAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAlu                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMisc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMultAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShift                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShiftAcc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAdd               0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAlu               0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCmp               0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCvt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatDiv               0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMisc              0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMult              0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatSqrt              0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::MemRead                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::MemWrite                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu02.iq.FU_type_0::IntAlu              875488     36.44%     36.44% # Type of FU issued
system.cpu02.iq.FU_type_0::IntMult             196612      8.18%     44.63% # Type of FU issued
system.cpu02.iq.FU_type_0::IntDiv                   0      0.00%     44.63% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatAdd                 0      0.00%     44.63% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCmp                 0      0.00%     44.63% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCvt                 0      0.00%     44.63% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatMult                0      0.00%     44.63% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatDiv                 0      0.00%     44.63% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatSqrt                0      0.00%     44.63% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAdd                  0      0.00%     44.63% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAddAcc               0      0.00%     44.63% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAlu                  0      0.00%     44.63% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCmp                  0      0.00%     44.63% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCvt                  0      0.00%     44.63% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMisc                 0      0.00%     44.63% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMult                 0      0.00%     44.63% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMultAcc              0      0.00%     44.63% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShift                0      0.00%     44.63% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShiftAcc             0      0.00%     44.63% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdSqrt                 0      0.00%     44.63% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAdd             0      0.00%     44.63% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAlu             0      0.00%     44.63% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCmp             0      0.00%     44.63% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCvt             0      0.00%     44.63% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatDiv             0      0.00%     44.63% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMisc            0      0.00%     44.63% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMult            0      0.00%     44.63% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     44.63% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatSqrt            0      0.00%     44.63% # Type of FU issued
system.cpu02.iq.FU_type_0::MemRead            1320182     54.96%     99.58% # Type of FU issued
system.cpu02.iq.FU_type_0::MemWrite              9978      0.42%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::total              2402260                       # Type of FU issued
system.cpu02.iq.rate                         0.960514                       # Inst issue rate
system.cpu02.iq.fu_busy_cnt                        27                       # FU busy when requested
system.cpu02.iq.fu_busy_rate                 0.000011                       # FU busy rate (busy events/executed inst)
system.cpu02.iq.int_inst_queue_reads          7303401                       # Number of integer instruction queue reads
system.cpu02.iq.int_inst_queue_writes         1457852                       # Number of integer instruction queue writes
system.cpu02.iq.int_inst_queue_wakeup_accesses      1402414                       # Number of integer instruction queue wakeup accesses
system.cpu02.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu02.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu02.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu02.iq.int_alu_accesses              2402287                       # Number of integer alu accesses
system.cpu02.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu02.iew.lsq.thread0.forwLoads             19                       # Number of loads that had data forwarded from stores
system.cpu02.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu02.iew.lsq.thread0.squashedLoads         4083                       # Number of loads squashed
system.cpu02.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu02.iew.lsq.thread0.memOrderViolation           14                       # Number of memory ordering violations
system.cpu02.iew.lsq.thread0.squashedStores          434                       # Number of stores squashed
system.cpu02.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu02.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu02.iew.lsq.thread0.rescheduledLoads          471                       # Number of loads that were rescheduled
system.cpu02.iew.lsq.thread0.cacheBlocked       999131                       # Number of times an access to memory failed due to the cache being blocked
system.cpu02.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu02.iew.iewSquashCycles                 1515                       # Number of cycles IEW is squashing
system.cpu02.iew.iewBlockCycles               1091667                       # Number of cycles IEW is blocking
system.cpu02.iew.iewUnblockCycles               66666                       # Number of cycles IEW is unblocking
system.cpu02.iew.iewDispatchedInsts           1426098                       # Number of instructions dispatched to IQ
system.cpu02.iew.iewDispSquashedInsts              58                       # Number of squashed instructions skipped by dispatch
system.cpu02.iew.iewDispLoadInsts              323891                       # Number of dispatched load instructions
system.cpu02.iew.iewDispStoreInsts              10261                       # Number of dispatched store instructions
system.cpu02.iew.iewDispNonSpecInsts              472                       # Number of dispatched non-speculative instructions
system.cpu02.iew.iewIQFullEvents                 2234                       # Number of times the IQ has become full, causing a stall
system.cpu02.iew.iewLSQFullEvents                1055                       # Number of times the LSQ has become full, causing a stall
system.cpu02.iew.memOrderViolationEvents           14                       # Number of memory order violations
system.cpu02.iew.predictedTakenIncorrect          981                       # Number of branches that were predicted taken incorrectly
system.cpu02.iew.predictedNotTakenIncorrect           77                       # Number of branches that were predicted not taken incorrectly
system.cpu02.iew.branchMispredicts               1058                       # Number of branch mispredicts detected at execute
system.cpu02.iew.iewExecutedInsts             2401781                       # Number of executed instructions
system.cpu02.iew.iewExecLoadInsts             1319786                       # Number of load instructions executed
system.cpu02.iew.iewExecSquashedInsts             475                       # Number of squashed instructions skipped in execute
system.cpu02.iew.exec_swp                           0                       # number of swp insts executed
system.cpu02.iew.exec_nop                           3                       # number of nop insts executed
system.cpu02.iew.exec_refs                    1329731                       # number of memory reference insts executed
system.cpu02.iew.exec_branches                 163964                       # Number of branches executed
system.cpu02.iew.exec_stores                     9945                       # Number of stores executed
system.cpu02.iew.exec_rate                   0.960323                       # Inst execution rate
system.cpu02.iew.wb_sent                      1402892                       # cumulative count of insts sent to commit
system.cpu02.iew.wb_count                     1402414                       # cumulative count of insts written-back
system.cpu02.iew.wb_producers                  973132                       # num instructions producing a value
system.cpu02.iew.wb_consumers                 1552224                       # num instructions consuming a value
system.cpu02.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu02.iew.wb_rate                     0.560738                       # insts written-back per cycle
system.cpu02.iew.wb_fanout                   0.626928                       # average fanout of values written-back
system.cpu02.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu02.commit.commitSquashedInsts         31684                       # The number of squashed insts skipped by commit
system.cpu02.commit.commitNonSpecStalls           930                       # The number of times commit has been forced to stall to communicate backwards
system.cpu02.commit.branchMispredicts            1052                       # The number of times a branch was mispredicted
system.cpu02.commit.committed_per_cycle::samples      2491496                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::mean     0.559644                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::stdev     1.374131                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::0      1929281     77.43%     77.43% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::1       239800      9.62%     87.06% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::2       132963      5.34%     92.40% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::3        73809      2.96%     95.36% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::4         1593      0.06%     95.42% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::5        82645      3.32%     98.74% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::6          989      0.04%     98.78% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::7         1660      0.07%     98.85% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::8        28756      1.15%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::total      2491496                       # Number of insts commited each cycle
system.cpu02.commit.committedInsts            1380552                       # Number of instructions committed
system.cpu02.commit.committedOps              1394352                       # Number of ops (including micro ops) committed
system.cpu02.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu02.commit.refs                       329635                       # Number of memory references committed
system.cpu02.commit.loads                      319808                       # Number of loads committed
system.cpu02.commit.membars                       465                       # Number of memory barriers committed
system.cpu02.commit.branches                   162493                       # Number of branches committed
system.cpu02.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu02.commit.int_insts                 1234152                       # Number of committed integer instructions.
system.cpu02.commit.function_calls               1379                       # Number of function calls committed.
system.cpu02.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu02.commit.op_class_0::IntAlu         868106     62.26%     62.26% # Class of committed instruction
system.cpu02.commit.op_class_0::IntMult        196611     14.10%     76.36% # Class of committed instruction
system.cpu02.commit.op_class_0::IntDiv              0      0.00%     76.36% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatAdd            0      0.00%     76.36% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCmp            0      0.00%     76.36% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCvt            0      0.00%     76.36% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatMult            0      0.00%     76.36% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatDiv            0      0.00%     76.36% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatSqrt            0      0.00%     76.36% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAdd             0      0.00%     76.36% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAddAcc            0      0.00%     76.36% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAlu             0      0.00%     76.36% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCmp             0      0.00%     76.36% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCvt             0      0.00%     76.36% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMisc            0      0.00%     76.36% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMult            0      0.00%     76.36% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMultAcc            0      0.00%     76.36% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShift            0      0.00%     76.36% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShiftAcc            0      0.00%     76.36% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdSqrt            0      0.00%     76.36% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAdd            0      0.00%     76.36% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAlu            0      0.00%     76.36% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCmp            0      0.00%     76.36% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCvt            0      0.00%     76.36% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatDiv            0      0.00%     76.36% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMisc            0      0.00%     76.36% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMult            0      0.00%     76.36% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.36% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.36% # Class of committed instruction
system.cpu02.commit.op_class_0::MemRead        319808     22.94%     99.30% # Class of committed instruction
system.cpu02.commit.op_class_0::MemWrite         9827      0.70%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::total         1394352                       # Class of committed instruction
system.cpu02.commit.bw_lim_events               28756                       # number cycles where commit BW limit reached
system.cpu02.rob.rob_reads                    3882861                       # The number of ROB reads
system.cpu02.rob.rob_writes                   2857060                       # The number of ROB writes
system.cpu02.timesIdled                            30                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu02.idleCycles                          4602                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu02.quiesceCycles                     400745                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu02.committedInsts                   1380552                       # Number of Instructions Simulated
system.cpu02.committedOps                     1394352                       # Number of Ops (including micro ops) Simulated
system.cpu02.cpi                             1.811605                       # CPI: Cycles Per Instruction
system.cpu02.cpi_total                       1.811605                       # CPI: Total CPI of All Threads
system.cpu02.ipc                             0.551997                       # IPC: Instructions Per Cycle
system.cpu02.ipc_total                       0.551997                       # IPC: Total IPC of All Threads
system.cpu02.int_regfile_reads                3402421                       # number of integer regfile reads
system.cpu02.int_regfile_writes               1091795                       # number of integer regfile writes
system.cpu02.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu02.cc_regfile_reads                 8168031                       # number of cc regfile reads
system.cpu02.cc_regfile_writes                 964393                       # number of cc regfile writes
system.cpu02.misc_regfile_reads                354957                       # number of misc regfile reads
system.cpu02.misc_regfile_writes                   42                       # number of misc regfile writes
system.cpu02.dcache.tags.replacements           65712                       # number of replacements
system.cpu02.dcache.tags.tagsinuse         782.978529                       # Cycle average of tags in use
system.cpu02.dcache.tags.total_refs            195503                       # Total number of references to valid blocks.
system.cpu02.dcache.tags.sampled_refs           66734                       # Sample count of references to valid blocks.
system.cpu02.dcache.tags.avg_refs            2.929586                       # Average number of references to valid blocks.
system.cpu02.dcache.tags.warmup_cycle       486258000                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.tags.occ_blocks::cpu02.data   782.978529                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_percent::cpu02.data     0.764627                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::total     0.764627                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_task_id_blocks::1024         1022                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::1          258                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::2          761                       # Occupied blocks per task id
system.cpu02.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu02.dcache.tags.tag_accesses          728394                       # Number of tag accesses
system.cpu02.dcache.tags.data_accesses         728394                       # Number of data accesses
system.cpu02.dcache.ReadReq_hits::cpu02.data       186728                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total        186728                       # number of ReadReq hits
system.cpu02.dcache.WriteReq_hits::cpu02.data         8768                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total         8768                       # number of WriteReq hits
system.cpu02.dcache.SoftPFReq_hits::cpu02.data            2                       # number of SoftPFReq hits
system.cpu02.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu02.dcache.demand_hits::cpu02.data       195496                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total         195496                       # number of demand (read+write) hits
system.cpu02.dcache.overall_hits::cpu02.data       195498                       # number of overall hits
system.cpu02.dcache.overall_hits::total        195498                       # number of overall hits
system.cpu02.dcache.ReadReq_misses::cpu02.data       134256                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total       134256                       # number of ReadReq misses
system.cpu02.dcache.WriteReq_misses::cpu02.data         1046                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total         1046                       # number of WriteReq misses
system.cpu02.dcache.SoftPFReq_misses::cpu02.data            3                       # number of SoftPFReq misses
system.cpu02.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu02.dcache.LoadLockedReq_misses::cpu02.data           11                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total           11                       # number of LoadLockedReq misses
system.cpu02.dcache.StoreCondReq_misses::cpu02.data            6                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total            6                       # number of StoreCondReq misses
system.cpu02.dcache.demand_misses::cpu02.data       135302                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total       135302                       # number of demand (read+write) misses
system.cpu02.dcache.overall_misses::cpu02.data       135305                       # number of overall misses
system.cpu02.dcache.overall_misses::total       135305                       # number of overall misses
system.cpu02.dcache.ReadReq_miss_latency::cpu02.data   8340274677                       # number of ReadReq miss cycles
system.cpu02.dcache.ReadReq_miss_latency::total   8340274677                       # number of ReadReq miss cycles
system.cpu02.dcache.WriteReq_miss_latency::cpu02.data    100565136                       # number of WriteReq miss cycles
system.cpu02.dcache.WriteReq_miss_latency::total    100565136                       # number of WriteReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_latency::cpu02.data       100445                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_latency::total       100445                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_latency::cpu02.data        26500                       # number of StoreCondReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_latency::total        26500                       # number of StoreCondReq miss cycles
system.cpu02.dcache.StoreCondFailReq_miss_latency::cpu02.data        65500                       # number of StoreCondFailReq miss cycles
system.cpu02.dcache.StoreCondFailReq_miss_latency::total        65500                       # number of StoreCondFailReq miss cycles
system.cpu02.dcache.demand_miss_latency::cpu02.data   8440839813                       # number of demand (read+write) miss cycles
system.cpu02.dcache.demand_miss_latency::total   8440839813                       # number of demand (read+write) miss cycles
system.cpu02.dcache.overall_miss_latency::cpu02.data   8440839813                       # number of overall miss cycles
system.cpu02.dcache.overall_miss_latency::total   8440839813                       # number of overall miss cycles
system.cpu02.dcache.ReadReq_accesses::cpu02.data       320984                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total       320984                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::cpu02.data         9814                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total         9814                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.SoftPFReq_accesses::cpu02.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu02.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::cpu02.data           11                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total           11                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::cpu02.data            6                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total            6                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.demand_accesses::cpu02.data       330798                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total       330798                       # number of demand (read+write) accesses
system.cpu02.dcache.overall_accesses::cpu02.data       330803                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total       330803                       # number of overall (read+write) accesses
system.cpu02.dcache.ReadReq_miss_rate::cpu02.data     0.418264                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_miss_rate::total     0.418264                       # miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_miss_rate::cpu02.data     0.106582                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_miss_rate::total     0.106582                       # miss rate for WriteReq accesses
system.cpu02.dcache.SoftPFReq_miss_rate::cpu02.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu02.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::cpu02.data            1                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::cpu02.data            1                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_miss_rate::cpu02.data     0.409017                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     0.409017                       # miss rate for demand accesses
system.cpu02.dcache.overall_miss_rate::cpu02.data     0.409020                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     0.409020                       # miss rate for overall accesses
system.cpu02.dcache.ReadReq_avg_miss_latency::cpu02.data 62122.174629                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_miss_latency::total 62122.174629                       # average ReadReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::cpu02.data 96142.577438                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::total 96142.577438                       # average WriteReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::cpu02.data  9131.363636                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::total  9131.363636                       # average LoadLockedReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::cpu02.data  4416.666667                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::total  4416.666667                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondFailReq_avg_miss_latency::cpu02.data          inf                       # average StoreCondFailReq miss latency
system.cpu02.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu02.dcache.demand_avg_miss_latency::cpu02.data 62385.181394                       # average overall miss latency
system.cpu02.dcache.demand_avg_miss_latency::total 62385.181394                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::cpu02.data 62383.798182                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::total 62383.798182                       # average overall miss latency
system.cpu02.dcache.blocked_cycles::no_mshrs      2200758                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets          324                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_mshrs           66584                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             2                       # number of cycles access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_mshrs    33.052355                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets          162                       # average number of cycles each access was blocked
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.writebacks::writebacks         1974                       # number of writebacks
system.cpu02.dcache.writebacks::total            1974                       # number of writebacks
system.cpu02.dcache.ReadReq_mshr_hits::cpu02.data        68036                       # number of ReadReq MSHR hits
system.cpu02.dcache.ReadReq_mshr_hits::total        68036                       # number of ReadReq MSHR hits
system.cpu02.dcache.WriteReq_mshr_hits::cpu02.data          527                       # number of WriteReq MSHR hits
system.cpu02.dcache.WriteReq_mshr_hits::total          527                       # number of WriteReq MSHR hits
system.cpu02.dcache.demand_mshr_hits::cpu02.data        68563                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.demand_mshr_hits::total        68563                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.overall_mshr_hits::cpu02.data        68563                       # number of overall MSHR hits
system.cpu02.dcache.overall_mshr_hits::total        68563                       # number of overall MSHR hits
system.cpu02.dcache.ReadReq_mshr_misses::cpu02.data        66220                       # number of ReadReq MSHR misses
system.cpu02.dcache.ReadReq_mshr_misses::total        66220                       # number of ReadReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_misses::cpu02.data          519                       # number of WriteReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_misses::total          519                       # number of WriteReq MSHR misses
system.cpu02.dcache.SoftPFReq_mshr_misses::cpu02.data            2                       # number of SoftPFReq MSHR misses
system.cpu02.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu02.dcache.LoadLockedReq_mshr_misses::cpu02.data           11                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.LoadLockedReq_mshr_misses::total           11                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.StoreCondReq_mshr_misses::cpu02.data            6                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.StoreCondReq_mshr_misses::total            6                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.demand_mshr_misses::cpu02.data        66739                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.demand_mshr_misses::total        66739                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.overall_mshr_misses::cpu02.data        66741                       # number of overall MSHR misses
system.cpu02.dcache.overall_mshr_misses::total        66741                       # number of overall MSHR misses
system.cpu02.dcache.ReadReq_mshr_miss_latency::cpu02.data   4587813270                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_latency::total   4587813270                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_latency::cpu02.data     52381636                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_latency::total     52381636                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.SoftPFReq_mshr_miss_latency::cpu02.data         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu02.dcache.SoftPFReq_mshr_miss_latency::total         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency::cpu02.data        79055                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency::total        79055                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_latency::cpu02.data        22000                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_latency::total        22000                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.StoreCondFailReq_mshr_miss_latency::cpu02.data        61000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu02.dcache.StoreCondFailReq_mshr_miss_latency::total        61000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_latency::cpu02.data   4640194906                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_latency::total   4640194906                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_latency::cpu02.data   4640199906                       # number of overall MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_latency::total   4640199906                       # number of overall MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_rate::cpu02.data     0.206303                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_miss_rate::total     0.206303                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::cpu02.data     0.052884                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::total     0.052884                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.SoftPFReq_mshr_miss_rate::cpu02.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu02.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::cpu02.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::cpu02.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_mshr_miss_rate::cpu02.data     0.201752                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_miss_rate::total     0.201752                       # mshr miss rate for demand accesses
system.cpu02.dcache.overall_mshr_miss_rate::cpu02.data     0.201755                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_miss_rate::total     0.201755                       # mshr miss rate for overall accesses
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency::cpu02.data 69281.384325                       # average ReadReq mshr miss latency
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency::total 69281.384325                       # average ReadReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency::cpu02.data 100928.007707                       # average WriteReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency::total 100928.007707                       # average WriteReq mshr miss latency
system.cpu02.dcache.SoftPFReq_avg_mshr_miss_latency::cpu02.data         2500                       # average SoftPFReq mshr miss latency
system.cpu02.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu02.data  7186.818182                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7186.818182                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency::cpu02.data  3666.666667                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency::total  3666.666667                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu02.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu02.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency::cpu02.data 69527.486267                       # average overall mshr miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency::total 69527.486267                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency::cpu02.data 69525.477682                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency::total 69525.477682                       # average overall mshr miss latency
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.tags.replacements               0                       # number of replacements
system.cpu02.icache.tags.tagsinuse          42.352342                       # Cycle average of tags in use
system.cpu02.icache.tags.total_refs            144050                       # Total number of references to valid blocks.
system.cpu02.icache.tags.sampled_refs              55                       # Sample count of references to valid blocks.
system.cpu02.icache.tags.avg_refs         2619.090909                       # Average number of references to valid blocks.
system.cpu02.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.tags.occ_blocks::cpu02.inst    42.352342                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_percent::cpu02.inst     0.082719                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::total     0.082719                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_task_id_blocks::1024           55                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::3           49                       # Occupied blocks per task id
system.cpu02.icache.tags.occ_task_id_percent::1024     0.107422                       # Percentage of cache occupancy per task id
system.cpu02.icache.tags.tag_accesses          288311                       # Number of tag accesses
system.cpu02.icache.tags.data_accesses         288311                       # Number of data accesses
system.cpu02.icache.ReadReq_hits::cpu02.inst       144050                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total        144050                       # number of ReadReq hits
system.cpu02.icache.demand_hits::cpu02.inst       144050                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total         144050                       # number of demand (read+write) hits
system.cpu02.icache.overall_hits::cpu02.inst       144050                       # number of overall hits
system.cpu02.icache.overall_hits::total        144050                       # number of overall hits
system.cpu02.icache.ReadReq_misses::cpu02.inst           78                       # number of ReadReq misses
system.cpu02.icache.ReadReq_misses::total           78                       # number of ReadReq misses
system.cpu02.icache.demand_misses::cpu02.inst           78                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total           78                       # number of demand (read+write) misses
system.cpu02.icache.overall_misses::cpu02.inst           78                       # number of overall misses
system.cpu02.icache.overall_misses::total           78                       # number of overall misses
system.cpu02.icache.ReadReq_miss_latency::cpu02.inst      7259675                       # number of ReadReq miss cycles
system.cpu02.icache.ReadReq_miss_latency::total      7259675                       # number of ReadReq miss cycles
system.cpu02.icache.demand_miss_latency::cpu02.inst      7259675                       # number of demand (read+write) miss cycles
system.cpu02.icache.demand_miss_latency::total      7259675                       # number of demand (read+write) miss cycles
system.cpu02.icache.overall_miss_latency::cpu02.inst      7259675                       # number of overall miss cycles
system.cpu02.icache.overall_miss_latency::total      7259675                       # number of overall miss cycles
system.cpu02.icache.ReadReq_accesses::cpu02.inst       144128                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total       144128                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.demand_accesses::cpu02.inst       144128                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total       144128                       # number of demand (read+write) accesses
system.cpu02.icache.overall_accesses::cpu02.inst       144128                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total       144128                       # number of overall (read+write) accesses
system.cpu02.icache.ReadReq_miss_rate::cpu02.inst     0.000541                       # miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_miss_rate::total     0.000541                       # miss rate for ReadReq accesses
system.cpu02.icache.demand_miss_rate::cpu02.inst     0.000541                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     0.000541                       # miss rate for demand accesses
system.cpu02.icache.overall_miss_rate::cpu02.inst     0.000541                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     0.000541                       # miss rate for overall accesses
system.cpu02.icache.ReadReq_avg_miss_latency::cpu02.inst 93072.756410                       # average ReadReq miss latency
system.cpu02.icache.ReadReq_avg_miss_latency::total 93072.756410                       # average ReadReq miss latency
system.cpu02.icache.demand_avg_miss_latency::cpu02.inst 93072.756410                       # average overall miss latency
system.cpu02.icache.demand_avg_miss_latency::total 93072.756410                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::cpu02.inst 93072.756410                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::total 93072.756410                       # average overall miss latency
system.cpu02.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.ReadReq_mshr_hits::cpu02.inst           23                       # number of ReadReq MSHR hits
system.cpu02.icache.ReadReq_mshr_hits::total           23                       # number of ReadReq MSHR hits
system.cpu02.icache.demand_mshr_hits::cpu02.inst           23                       # number of demand (read+write) MSHR hits
system.cpu02.icache.demand_mshr_hits::total           23                       # number of demand (read+write) MSHR hits
system.cpu02.icache.overall_mshr_hits::cpu02.inst           23                       # number of overall MSHR hits
system.cpu02.icache.overall_mshr_hits::total           23                       # number of overall MSHR hits
system.cpu02.icache.ReadReq_mshr_misses::cpu02.inst           55                       # number of ReadReq MSHR misses
system.cpu02.icache.ReadReq_mshr_misses::total           55                       # number of ReadReq MSHR misses
system.cpu02.icache.demand_mshr_misses::cpu02.inst           55                       # number of demand (read+write) MSHR misses
system.cpu02.icache.demand_mshr_misses::total           55                       # number of demand (read+write) MSHR misses
system.cpu02.icache.overall_mshr_misses::cpu02.inst           55                       # number of overall MSHR misses
system.cpu02.icache.overall_mshr_misses::total           55                       # number of overall MSHR misses
system.cpu02.icache.ReadReq_mshr_miss_latency::cpu02.inst      4559546                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_latency::total      4559546                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_latency::cpu02.inst      4559546                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_latency::total      4559546                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_latency::cpu02.inst      4559546                       # number of overall MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_latency::total      4559546                       # number of overall MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_rate::cpu02.inst     0.000382                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_mshr_miss_rate::total     0.000382                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.demand_mshr_miss_rate::cpu02.inst     0.000382                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_miss_rate::total     0.000382                       # mshr miss rate for demand accesses
system.cpu02.icache.overall_mshr_miss_rate::cpu02.inst     0.000382                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_miss_rate::total     0.000382                       # mshr miss rate for overall accesses
system.cpu02.icache.ReadReq_avg_mshr_miss_latency::cpu02.inst 82900.836364                       # average ReadReq mshr miss latency
system.cpu02.icache.ReadReq_avg_mshr_miss_latency::total 82900.836364                       # average ReadReq mshr miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency::cpu02.inst 82900.836364                       # average overall mshr miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency::total 82900.836364                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency::cpu02.inst 82900.836364                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency::total 82900.836364                       # average overall mshr miss latency
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.branchPred.lookups                179434                       # Number of BP lookups
system.cpu03.branchPred.condPredicted          175073                       # Number of conditional branches predicted
system.cpu03.branchPred.condIncorrect            1083                       # Number of conditional branches incorrect
system.cpu03.branchPred.BTBLookups             131911                       # Number of BTB lookups
system.cpu03.branchPred.BTBHits                124938                       # Number of BTB hits
system.cpu03.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu03.branchPred.BTBHitPct           94.713860                       # BTB Hit Percentage
system.cpu03.branchPred.usedRAS                  2325                       # Number of times the RAS was used to get a target.
system.cpu03.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu03.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu03.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu03.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu03.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu03.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu03.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu03.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu03.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu03.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu03.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu03.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu03.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu03.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu03.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu03.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu03.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu03.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu03.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu03.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu03.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu03.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu03.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.inst_hits                          0                       # ITB inst hits
system.cpu03.dtb.inst_misses                        0                       # ITB inst misses
system.cpu03.dtb.read_hits                          0                       # DTB read hits
system.cpu03.dtb.read_misses                        0                       # DTB read misses
system.cpu03.dtb.write_hits                         0                       # DTB write hits
system.cpu03.dtb.write_misses                       0                       # DTB write misses
system.cpu03.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu03.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu03.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu03.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu03.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu03.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu03.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu03.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu03.dtb.read_accesses                      0                       # DTB read accesses
system.cpu03.dtb.write_accesses                     0                       # DTB write accesses
system.cpu03.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu03.dtb.hits                               0                       # DTB hits
system.cpu03.dtb.misses                             0                       # DTB misses
system.cpu03.dtb.accesses                           0                       # DTB accesses
system.cpu03.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu03.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu03.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu03.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu03.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu03.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu03.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu03.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu03.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu03.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu03.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu03.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu03.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu03.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu03.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu03.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu03.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu03.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu03.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu03.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu03.itb.walker.walks                       0                       # Table walker walks requested
system.cpu03.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.inst_hits                          0                       # ITB inst hits
system.cpu03.itb.inst_misses                        0                       # ITB inst misses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu03.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu03.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu03.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu03.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu03.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu03.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu03.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu03.itb.hits                               0                       # DTB hits
system.cpu03.itb.misses                             0                       # DTB misses
system.cpu03.itb.accesses                           0                       # DTB accesses
system.cpu03.numCycles                        2500287                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.fetch.icacheStallCycles           146050                       # Number of cycles fetch is stalled on an Icache miss
system.cpu03.fetch.Insts                      1472351                       # Number of instructions fetch has processed
system.cpu03.fetch.Branches                    179434                       # Number of branches that fetch encountered
system.cpu03.fetch.predictedBranches           127263                       # Number of branches that fetch has predicted taken
system.cpu03.fetch.Cycles                     2349736                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu03.fetch.SquashCycles                  3081                       # Number of cycles fetch has spent squashing
system.cpu03.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu03.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu03.fetch.CacheLines                  144080                       # Number of cache lines fetched
system.cpu03.fetch.IcacheSquashes                  64                       # Number of outstanding Icache misses that were squashed
system.cpu03.fetch.rateDist::samples          2497333                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::mean            0.597559                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::stdev           1.890737                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::0                2228874     89.25%     89.25% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::1                  26180      1.05%     90.30% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::2                  19426      0.78%     91.08% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::3                  19362      0.78%     91.85% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::4                  19529      0.78%     92.63% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::5                  18599      0.74%     93.38% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::6                  26518      1.06%     94.44% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::7                  71793      2.87%     97.32% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::8                  67052      2.68%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::total            2497333                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.branchRate                0.071765                       # Number of branch fetches per cycle
system.cpu03.fetch.rate                      0.588873                       # Number of inst fetches per cycle
system.cpu03.decode.IdleCycles                  72154                       # Number of cycles decode is idle
system.cpu03.decode.BlockedCycles             2240256                       # Number of cycles decode is blocked
system.cpu03.decode.RunCycles                   27563                       # Number of cycles decode is running
system.cpu03.decode.UnblockCycles              155849                       # Number of cycles decode is unblocking
system.cpu03.decode.SquashCycles                 1511                       # Number of cycles decode is squashing
system.cpu03.decode.BranchResolved               1957                       # Number of times decode resolved a branch
system.cpu03.decode.BranchMispred                  30                       # Number of times decode detected a branch misprediction
system.cpu03.decode.DecodedInsts              1435330                       # Number of instructions handled by decode
system.cpu03.decode.SquashedInsts                 120                       # Number of squashed instructions handled by decode
system.cpu03.rename.SquashCycles                 1511                       # Number of cycles rename is squashing
system.cpu03.rename.IdleCycles                  98102                       # Number of cycles rename is idle
system.cpu03.rename.BlockCycles               1607450                       # Number of cycles rename is blocking
system.cpu03.rename.serializeStallCycles        20157                       # count of cycles rename stalled for serializing inst
system.cpu03.rename.RunCycles                  125149                       # Number of cycles rename is running
system.cpu03.rename.UnblockCycles              644964                       # Number of cycles rename is unblocking
system.cpu03.rename.RenamedInsts              1426692                       # Number of instructions processed by rename
system.cpu03.rename.ROBFullEvents                   2                       # Number of times rename has blocked due to ROB full
system.cpu03.rename.IQFullEvents               606141                       # Number of times rename has blocked due to IQ full
system.cpu03.rename.LQFullEvents                 3051                       # Number of times rename has blocked due to LQ full
system.cpu03.rename.RenamedOperands           2097508                       # Number of destination operands rename has renamed
system.cpu03.rename.RenameLookups             7002902                       # Number of register rename lookups that rename has made
system.cpu03.rename.int_rename_lookups        2236826                       # Number of integer rename lookups
system.cpu03.rename.CommittedMaps             2033476                       # Number of HB maps that are committed
system.cpu03.rename.UndoneMaps                  64028                       # Number of HB maps that are undone due to squashing
system.cpu03.rename.serializingInsts              495                       # count of serializing insts renamed
system.cpu03.rename.tempSerializingInsts          496                       # count of temporary serializing insts renamed
system.cpu03.rename.skidInsts                  915798                       # count of insts added to the skid buffer
system.cpu03.memDep0.insertedLoads             323349                       # Number of loads inserted to the mem dependence unit.
system.cpu03.memDep0.insertedStores             10204                       # Number of stores inserted to the mem dependence unit.
system.cpu03.memDep0.conflictingLoads            5325                       # Number of conflicting loads.
system.cpu03.memDep0.conflictingStores           5478                       # Number of conflicting stores.
system.cpu03.iq.iqInstsAdded                  1421116                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu03.iq.iqNonSpecInstsAdded               966                       # Number of non-speculative instructions added to the IQ
system.cpu03.iq.iqInstsIssued                 2398608                       # Number of instructions issued
system.cpu03.iq.iqSquashedInstsIssued            2427                       # Number of squashed instructions issued
system.cpu03.iq.iqSquashedInstsExamined         31531                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu03.iq.iqSquashedOperandsExamined       111255                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu03.iq.iqSquashedNonSpecRemoved           34                       # Number of squashed non-spec instructions that were removed
system.cpu03.iq.issued_per_cycle::samples      2497333                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::mean       0.960468                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::stdev      1.443043                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::0           1467891     58.78%     58.78% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::1            468806     18.77%     77.55% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::2            127189      5.09%     82.64% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::3             58364      2.34%     84.98% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::4            375083     15.02%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::total       2497333                       # Number of insts issued each cycle
system.cpu03.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntAlu                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntMult                   12    100.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatAdd                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCmp                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCvt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatMult                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatDiv                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatSqrt                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAddAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAlu                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMisc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMultAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShift                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShiftAcc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAdd               0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAlu               0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCmp               0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCvt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatDiv               0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMisc              0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMult              0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatSqrt              0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::MemRead                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::MemWrite                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IntAlu              872254     36.37%     36.37% # Type of FU issued
system.cpu03.iq.FU_type_0::IntMult             196612      8.20%     44.56% # Type of FU issued
system.cpu03.iq.FU_type_0::IntDiv                   0      0.00%     44.56% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatAdd                 0      0.00%     44.56% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCmp                 0      0.00%     44.56% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCvt                 0      0.00%     44.56% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatMult                0      0.00%     44.56% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatDiv                 0      0.00%     44.56% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatSqrt                0      0.00%     44.56% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAdd                  0      0.00%     44.56% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAddAcc               0      0.00%     44.56% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAlu                  0      0.00%     44.56% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCmp                  0      0.00%     44.56% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCvt                  0      0.00%     44.56% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMisc                 0      0.00%     44.56% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMult                 0      0.00%     44.56% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMultAcc              0      0.00%     44.56% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShift                0      0.00%     44.56% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShiftAcc             0      0.00%     44.56% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdSqrt                 0      0.00%     44.56% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAdd             0      0.00%     44.56% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAlu             0      0.00%     44.56% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCmp             0      0.00%     44.56% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCvt             0      0.00%     44.56% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatDiv             0      0.00%     44.56% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMisc            0      0.00%     44.56% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMult            0      0.00%     44.56% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     44.56% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatSqrt            0      0.00%     44.56% # Type of FU issued
system.cpu03.iq.FU_type_0::MemRead            1319841     55.03%     99.59% # Type of FU issued
system.cpu03.iq.FU_type_0::MemWrite              9901      0.41%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::total              2398608                       # Type of FU issued
system.cpu03.iq.rate                         0.959333                       # Inst issue rate
system.cpu03.iq.fu_busy_cnt                        12                       # FU busy when requested
system.cpu03.iq.fu_busy_rate                 0.000005                       # FU busy rate (busy events/executed inst)
system.cpu03.iq.int_inst_queue_reads          7296984                       # Number of integer instruction queue reads
system.cpu03.iq.int_inst_queue_writes         1453623                       # Number of integer instruction queue writes
system.cpu03.iq.int_inst_queue_wakeup_accesses      1398565                       # Number of integer instruction queue wakeup accesses
system.cpu03.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu03.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu03.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu03.iq.int_alu_accesses              2398620                       # Number of integer alu accesses
system.cpu03.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu03.iew.lsq.thread0.forwLoads             18                       # Number of loads that had data forwarded from stores
system.cpu03.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu03.iew.lsq.thread0.squashedLoads         4067                       # Number of loads squashed
system.cpu03.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu03.iew.lsq.thread0.memOrderViolation           10                       # Number of memory ordering violations
system.cpu03.iew.lsq.thread0.squashedStores          455                       # Number of stores squashed
system.cpu03.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu03.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu03.iew.lsq.thread0.rescheduledLoads          465                       # Number of loads that were rescheduled
system.cpu03.iew.lsq.thread0.cacheBlocked       999333                       # Number of times an access to memory failed due to the cache being blocked
system.cpu03.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu03.iew.iewSquashCycles                 1511                       # Number of cycles IEW is squashing
system.cpu03.iew.iewBlockCycles               1093235                       # Number of cycles IEW is blocking
system.cpu03.iew.iewUnblockCycles               66682                       # Number of cycles IEW is unblocking
system.cpu03.iew.iewDispatchedInsts           1422085                       # Number of instructions dispatched to IQ
system.cpu03.iew.iewDispSquashedInsts              99                       # Number of squashed instructions skipped by dispatch
system.cpu03.iew.iewDispLoadInsts              323349                       # Number of dispatched load instructions
system.cpu03.iew.iewDispStoreInsts              10204                       # Number of dispatched store instructions
system.cpu03.iew.iewDispNonSpecInsts              481                       # Number of dispatched non-speculative instructions
system.cpu03.iew.iewIQFullEvents                 2277                       # Number of times the IQ has become full, causing a stall
system.cpu03.iew.iewLSQFullEvents                1023                       # Number of times the LSQ has become full, causing a stall
system.cpu03.iew.memOrderViolationEvents           10                       # Number of memory order violations
system.cpu03.iew.predictedTakenIncorrect          977                       # Number of branches that were predicted taken incorrectly
system.cpu03.iew.predictedNotTakenIncorrect           83                       # Number of branches that were predicted not taken incorrectly
system.cpu03.iew.branchMispredicts               1060                       # Number of branch mispredicts detected at execute
system.cpu03.iew.iewExecutedInsts             2398115                       # Number of executed instructions
system.cpu03.iew.iewExecLoadInsts             1319444                       # Number of load instructions executed
system.cpu03.iew.iewExecSquashedInsts             489                       # Number of squashed instructions skipped in execute
system.cpu03.iew.exec_swp                           0                       # number of swp insts executed
system.cpu03.iew.exec_nop                           3                       # number of nop insts executed
system.cpu03.iew.exec_refs                    1329313                       # number of memory reference insts executed
system.cpu03.iew.exec_branches                 163058                       # Number of branches executed
system.cpu03.iew.exec_stores                     9869                       # Number of stores executed
system.cpu03.iew.exec_rate                   0.959136                       # Inst execution rate
system.cpu03.iew.wb_sent                      1399038                       # cumulative count of insts sent to commit
system.cpu03.iew.wb_count                     1398565                       # cumulative count of insts written-back
system.cpu03.iew.wb_producers                  970353                       # num instructions producing a value
system.cpu03.iew.wb_consumers                 1546532                       # num instructions consuming a value
system.cpu03.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu03.iew.wb_rate                     0.559362                       # insts written-back per cycle
system.cpu03.iew.wb_fanout                   0.627438                       # average fanout of values written-back
system.cpu03.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu03.commit.commitSquashedInsts         31472                       # The number of squashed insts skipped by commit
system.cpu03.commit.commitNonSpecStalls           932                       # The number of times commit has been forced to stall to communicate backwards
system.cpu03.commit.branchMispredicts            1054                       # The number of times a branch was mispredicted
system.cpu03.commit.committed_per_cycle::samples      2492447                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::mean     0.557906                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::stdev     1.371162                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::0      1931109     77.48%     77.48% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::1       239514      9.61%     87.09% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::2       132993      5.34%     92.42% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::3        73672      2.96%     95.38% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::4         1607      0.06%     95.44% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::5        82398      3.31%     98.75% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::6          991      0.04%     98.79% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::7         1633      0.07%     98.86% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::8        28530      1.14%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::total      2492447                       # Number of insts commited each cycle
system.cpu03.commit.committedInsts            1376896                       # Number of instructions committed
system.cpu03.commit.committedOps              1390551                       # Number of ops (including micro ops) committed
system.cpu03.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu03.commit.refs                       329031                       # Number of memory references committed
system.cpu03.commit.loads                      319282                       # Number of loads committed
system.cpu03.commit.membars                       460                       # Number of memory barriers committed
system.cpu03.commit.branches                   161591                       # Number of branches committed
system.cpu03.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu03.commit.int_insts                 1231228                       # Number of committed integer instructions.
system.cpu03.commit.function_calls               1364                       # Number of function calls committed.
system.cpu03.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu03.commit.op_class_0::IntAlu         864909     62.20%     62.20% # Class of committed instruction
system.cpu03.commit.op_class_0::IntMult        196611     14.14%     76.34% # Class of committed instruction
system.cpu03.commit.op_class_0::IntDiv              0      0.00%     76.34% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatAdd            0      0.00%     76.34% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCmp            0      0.00%     76.34% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCvt            0      0.00%     76.34% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatMult            0      0.00%     76.34% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatDiv            0      0.00%     76.34% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatSqrt            0      0.00%     76.34% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAdd             0      0.00%     76.34% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAddAcc            0      0.00%     76.34% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAlu             0      0.00%     76.34% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCmp             0      0.00%     76.34% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCvt             0      0.00%     76.34% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMisc            0      0.00%     76.34% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMult            0      0.00%     76.34% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMultAcc            0      0.00%     76.34% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShift            0      0.00%     76.34% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShiftAcc            0      0.00%     76.34% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdSqrt            0      0.00%     76.34% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAdd            0      0.00%     76.34% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAlu            0      0.00%     76.34% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCmp            0      0.00%     76.34% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCvt            0      0.00%     76.34% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatDiv            0      0.00%     76.34% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMisc            0      0.00%     76.34% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMult            0      0.00%     76.34% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.34% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.34% # Class of committed instruction
system.cpu03.commit.op_class_0::MemRead        319282     22.96%     99.30% # Class of committed instruction
system.cpu03.commit.op_class_0::MemWrite         9749      0.70%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::total         1390551                       # Class of committed instruction
system.cpu03.commit.bw_lim_events               28530                       # number cycles where commit BW limit reached
system.cpu03.rob.rob_reads                    3880090                       # The number of ROB reads
system.cpu03.rob.rob_writes                   2849004                       # The number of ROB writes
system.cpu03.timesIdled                            26                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu03.idleCycles                          2954                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu03.quiesceCycles                     401473                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu03.committedInsts                   1376896                       # Number of Instructions Simulated
system.cpu03.committedOps                     1390551                       # Number of Ops (including micro ops) Simulated
system.cpu03.cpi                             1.815887                       # CPI: Cycles Per Instruction
system.cpu03.cpi_total                       1.815887                       # CPI: Total CPI of All Threads
system.cpu03.ipc                             0.550695                       # IPC: Instructions Per Cycle
system.cpu03.ipc_total                       0.550695                       # IPC: Total IPC of All Threads
system.cpu03.int_regfile_reads                3397513                       # number of integer regfile reads
system.cpu03.int_regfile_writes               1090208                       # number of integer regfile writes
system.cpu03.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu03.cc_regfile_reads                 8155479                       # number of cc regfile reads
system.cpu03.cc_regfile_writes                 959065                       # number of cc regfile writes
system.cpu03.misc_regfile_reads                354332                       # number of misc regfile reads
system.cpu03.misc_regfile_writes                   93                       # number of misc regfile writes
system.cpu03.dcache.tags.replacements           65712                       # number of replacements
system.cpu03.dcache.tags.tagsinuse         782.996166                       # Cycle average of tags in use
system.cpu03.dcache.tags.total_refs            194918                       # Total number of references to valid blocks.
system.cpu03.dcache.tags.sampled_refs           66734                       # Sample count of references to valid blocks.
system.cpu03.dcache.tags.avg_refs            2.920820                       # Average number of references to valid blocks.
system.cpu03.dcache.tags.warmup_cycle       486052500                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.tags.occ_blocks::cpu03.data   782.996166                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_percent::cpu03.data     0.764645                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::total     0.764645                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_task_id_blocks::1024         1022                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::1          258                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::2          761                       # Occupied blocks per task id
system.cpu03.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu03.dcache.tags.tag_accesses          727189                       # Number of tag accesses
system.cpu03.dcache.tags.data_accesses         727189                       # Number of data accesses
system.cpu03.dcache.ReadReq_hits::cpu03.data       186233                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total        186233                       # number of ReadReq hits
system.cpu03.dcache.WriteReq_hits::cpu03.data         8678                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total         8678                       # number of WriteReq hits
system.cpu03.dcache.SoftPFReq_hits::cpu03.data            2                       # number of SoftPFReq hits
system.cpu03.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu03.dcache.LoadLockedReq_hits::cpu03.data            3                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu03.dcache.demand_hits::cpu03.data       194911                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total         194911                       # number of demand (read+write) hits
system.cpu03.dcache.overall_hits::cpu03.data       194913                       # number of overall hits
system.cpu03.dcache.overall_hits::total        194913                       # number of overall hits
system.cpu03.dcache.ReadReq_misses::cpu03.data       134209                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total       134209                       # number of ReadReq misses
system.cpu03.dcache.WriteReq_misses::cpu03.data         1046                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total         1046                       # number of WriteReq misses
system.cpu03.dcache.SoftPFReq_misses::cpu03.data            3                       # number of SoftPFReq misses
system.cpu03.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu03.dcache.LoadLockedReq_misses::cpu03.data           21                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total           21                       # number of LoadLockedReq misses
system.cpu03.dcache.StoreCondReq_misses::cpu03.data           14                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total           14                       # number of StoreCondReq misses
system.cpu03.dcache.demand_misses::cpu03.data       135255                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total       135255                       # number of demand (read+write) misses
system.cpu03.dcache.overall_misses::cpu03.data       135258                       # number of overall misses
system.cpu03.dcache.overall_misses::total       135258                       # number of overall misses
system.cpu03.dcache.ReadReq_miss_latency::cpu03.data   8340992679                       # number of ReadReq miss cycles
system.cpu03.dcache.ReadReq_miss_latency::total   8340992679                       # number of ReadReq miss cycles
system.cpu03.dcache.WriteReq_miss_latency::cpu03.data     98511130                       # number of WriteReq miss cycles
system.cpu03.dcache.WriteReq_miss_latency::total     98511130                       # number of WriteReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_latency::cpu03.data       193903                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_latency::total       193903                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_latency::cpu03.data        13000                       # number of StoreCondReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_latency::total        13000                       # number of StoreCondReq miss cycles
system.cpu03.dcache.StoreCondFailReq_miss_latency::cpu03.data       152000                       # number of StoreCondFailReq miss cycles
system.cpu03.dcache.StoreCondFailReq_miss_latency::total       152000                       # number of StoreCondFailReq miss cycles
system.cpu03.dcache.demand_miss_latency::cpu03.data   8439503809                       # number of demand (read+write) miss cycles
system.cpu03.dcache.demand_miss_latency::total   8439503809                       # number of demand (read+write) miss cycles
system.cpu03.dcache.overall_miss_latency::cpu03.data   8439503809                       # number of overall miss cycles
system.cpu03.dcache.overall_miss_latency::total   8439503809                       # number of overall miss cycles
system.cpu03.dcache.ReadReq_accesses::cpu03.data       320442                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total       320442                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::cpu03.data         9724                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total         9724                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.SoftPFReq_accesses::cpu03.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu03.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::cpu03.data           24                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total           24                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::cpu03.data           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.demand_accesses::cpu03.data       330166                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total       330166                       # number of demand (read+write) accesses
system.cpu03.dcache.overall_accesses::cpu03.data       330171                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total       330171                       # number of overall (read+write) accesses
system.cpu03.dcache.ReadReq_miss_rate::cpu03.data     0.418825                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_miss_rate::total     0.418825                       # miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_miss_rate::cpu03.data     0.107569                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_miss_rate::total     0.107569                       # miss rate for WriteReq accesses
system.cpu03.dcache.SoftPFReq_miss_rate::cpu03.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu03.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::cpu03.data     0.875000                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::total     0.875000                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::cpu03.data            1                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_miss_rate::cpu03.data     0.409658                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     0.409658                       # miss rate for demand accesses
system.cpu03.dcache.overall_miss_rate::cpu03.data     0.409660                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     0.409660                       # miss rate for overall accesses
system.cpu03.dcache.ReadReq_avg_miss_latency::cpu03.data 62149.279698                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_miss_latency::total 62149.279698                       # average ReadReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::cpu03.data 94178.900574                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::total 94178.900574                       # average WriteReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::cpu03.data  9233.476190                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::total  9233.476190                       # average LoadLockedReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::cpu03.data   928.571429                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::total   928.571429                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondFailReq_avg_miss_latency::cpu03.data          inf                       # average StoreCondFailReq miss latency
system.cpu03.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu03.dcache.demand_avg_miss_latency::cpu03.data 62396.982064                       # average overall miss latency
system.cpu03.dcache.demand_avg_miss_latency::total 62396.982064                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::cpu03.data 62395.598109                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::total 62395.598109                       # average overall miss latency
system.cpu03.dcache.blocked_cycles::no_mshrs      2200222                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets          230                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_mshrs           66583                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             2                       # number of cycles access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_mshrs    33.044801                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets          115                       # average number of cycles each access was blocked
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.writebacks::writebacks         2010                       # number of writebacks
system.cpu03.dcache.writebacks::total            2010                       # number of writebacks
system.cpu03.dcache.ReadReq_mshr_hits::cpu03.data        67990                       # number of ReadReq MSHR hits
system.cpu03.dcache.ReadReq_mshr_hits::total        67990                       # number of ReadReq MSHR hits
system.cpu03.dcache.WriteReq_mshr_hits::cpu03.data          527                       # number of WriteReq MSHR hits
system.cpu03.dcache.WriteReq_mshr_hits::total          527                       # number of WriteReq MSHR hits
system.cpu03.dcache.demand_mshr_hits::cpu03.data        68517                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.demand_mshr_hits::total        68517                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.overall_mshr_hits::cpu03.data        68517                       # number of overall MSHR hits
system.cpu03.dcache.overall_mshr_hits::total        68517                       # number of overall MSHR hits
system.cpu03.dcache.ReadReq_mshr_misses::cpu03.data        66219                       # number of ReadReq MSHR misses
system.cpu03.dcache.ReadReq_mshr_misses::total        66219                       # number of ReadReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_misses::cpu03.data          519                       # number of WriteReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_misses::total          519                       # number of WriteReq MSHR misses
system.cpu03.dcache.SoftPFReq_mshr_misses::cpu03.data            2                       # number of SoftPFReq MSHR misses
system.cpu03.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu03.dcache.LoadLockedReq_mshr_misses::cpu03.data           21                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.LoadLockedReq_mshr_misses::total           21                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.StoreCondReq_mshr_misses::cpu03.data           14                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.StoreCondReq_mshr_misses::total           14                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.demand_mshr_misses::cpu03.data        66738                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.demand_mshr_misses::total        66738                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.overall_mshr_misses::cpu03.data        66740                       # number of overall MSHR misses
system.cpu03.dcache.overall_mshr_misses::total        66740                       # number of overall MSHR misses
system.cpu03.dcache.ReadReq_mshr_miss_latency::cpu03.data   4590998185                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_latency::total   4590998185                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_latency::cpu03.data     51265376                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_latency::total     51265376                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.SoftPFReq_mshr_miss_latency::cpu03.data         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu03.dcache.SoftPFReq_mshr_miss_latency::total         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency::cpu03.data       150597                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency::total       150597                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_latency::cpu03.data         8500                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_latency::total         8500                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.StoreCondFailReq_mshr_miss_latency::cpu03.data       135500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu03.dcache.StoreCondFailReq_mshr_miss_latency::total       135500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_latency::cpu03.data   4642263561                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_latency::total   4642263561                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_latency::cpu03.data   4642268561                       # number of overall MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_latency::total   4642268561                       # number of overall MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_rate::cpu03.data     0.206649                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_miss_rate::total     0.206649                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::cpu03.data     0.053373                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::total     0.053373                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.SoftPFReq_mshr_miss_rate::cpu03.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu03.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::cpu03.data     0.875000                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::total     0.875000                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::cpu03.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_mshr_miss_rate::cpu03.data     0.202135                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_miss_rate::total     0.202135                       # mshr miss rate for demand accesses
system.cpu03.dcache.overall_mshr_miss_rate::cpu03.data     0.202138                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_miss_rate::total     0.202138                       # mshr miss rate for overall accesses
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency::cpu03.data 69330.527266                       # average ReadReq mshr miss latency
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency::total 69330.527266                       # average ReadReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency::cpu03.data 98777.217726                       # average WriteReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency::total 98777.217726                       # average WriteReq mshr miss latency
system.cpu03.dcache.SoftPFReq_avg_mshr_miss_latency::cpu03.data         2500                       # average SoftPFReq mshr miss latency
system.cpu03.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu03.data  7171.285714                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7171.285714                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency::cpu03.data   607.142857                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency::total   607.142857                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu03.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu03.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency::cpu03.data 69559.524724                       # average overall mshr miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency::total 69559.524724                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency::cpu03.data 69557.515148                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency::total 69557.515148                       # average overall mshr miss latency
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.tags.replacements               0                       # number of replacements
system.cpu03.icache.tags.tagsinuse          42.316807                       # Cycle average of tags in use
system.cpu03.icache.tags.total_refs            144006                       # Total number of references to valid blocks.
system.cpu03.icache.tags.sampled_refs              54                       # Sample count of references to valid blocks.
system.cpu03.icache.tags.avg_refs         2666.777778                       # Average number of references to valid blocks.
system.cpu03.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.tags.occ_blocks::cpu03.inst    42.316807                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_percent::cpu03.inst     0.082650                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::total     0.082650                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_task_id_blocks::1024           54                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::3           49                       # Occupied blocks per task id
system.cpu03.icache.tags.occ_task_id_percent::1024     0.105469                       # Percentage of cache occupancy per task id
system.cpu03.icache.tags.tag_accesses          288214                       # Number of tag accesses
system.cpu03.icache.tags.data_accesses         288214                       # Number of data accesses
system.cpu03.icache.ReadReq_hits::cpu03.inst       144006                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total        144006                       # number of ReadReq hits
system.cpu03.icache.demand_hits::cpu03.inst       144006                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total         144006                       # number of demand (read+write) hits
system.cpu03.icache.overall_hits::cpu03.inst       144006                       # number of overall hits
system.cpu03.icache.overall_hits::total        144006                       # number of overall hits
system.cpu03.icache.ReadReq_misses::cpu03.inst           74                       # number of ReadReq misses
system.cpu03.icache.ReadReq_misses::total           74                       # number of ReadReq misses
system.cpu03.icache.demand_misses::cpu03.inst           74                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total           74                       # number of demand (read+write) misses
system.cpu03.icache.overall_misses::cpu03.inst           74                       # number of overall misses
system.cpu03.icache.overall_misses::total           74                       # number of overall misses
system.cpu03.icache.ReadReq_miss_latency::cpu03.inst      6102973                       # number of ReadReq miss cycles
system.cpu03.icache.ReadReq_miss_latency::total      6102973                       # number of ReadReq miss cycles
system.cpu03.icache.demand_miss_latency::cpu03.inst      6102973                       # number of demand (read+write) miss cycles
system.cpu03.icache.demand_miss_latency::total      6102973                       # number of demand (read+write) miss cycles
system.cpu03.icache.overall_miss_latency::cpu03.inst      6102973                       # number of overall miss cycles
system.cpu03.icache.overall_miss_latency::total      6102973                       # number of overall miss cycles
system.cpu03.icache.ReadReq_accesses::cpu03.inst       144080                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total       144080                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.demand_accesses::cpu03.inst       144080                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total       144080                       # number of demand (read+write) accesses
system.cpu03.icache.overall_accesses::cpu03.inst       144080                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total       144080                       # number of overall (read+write) accesses
system.cpu03.icache.ReadReq_miss_rate::cpu03.inst     0.000514                       # miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_miss_rate::total     0.000514                       # miss rate for ReadReq accesses
system.cpu03.icache.demand_miss_rate::cpu03.inst     0.000514                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     0.000514                       # miss rate for demand accesses
system.cpu03.icache.overall_miss_rate::cpu03.inst     0.000514                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     0.000514                       # miss rate for overall accesses
system.cpu03.icache.ReadReq_avg_miss_latency::cpu03.inst 82472.608108                       # average ReadReq miss latency
system.cpu03.icache.ReadReq_avg_miss_latency::total 82472.608108                       # average ReadReq miss latency
system.cpu03.icache.demand_avg_miss_latency::cpu03.inst 82472.608108                       # average overall miss latency
system.cpu03.icache.demand_avg_miss_latency::total 82472.608108                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::cpu03.inst 82472.608108                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::total 82472.608108                       # average overall miss latency
system.cpu03.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.ReadReq_mshr_hits::cpu03.inst           20                       # number of ReadReq MSHR hits
system.cpu03.icache.ReadReq_mshr_hits::total           20                       # number of ReadReq MSHR hits
system.cpu03.icache.demand_mshr_hits::cpu03.inst           20                       # number of demand (read+write) MSHR hits
system.cpu03.icache.demand_mshr_hits::total           20                       # number of demand (read+write) MSHR hits
system.cpu03.icache.overall_mshr_hits::cpu03.inst           20                       # number of overall MSHR hits
system.cpu03.icache.overall_mshr_hits::total           20                       # number of overall MSHR hits
system.cpu03.icache.ReadReq_mshr_misses::cpu03.inst           54                       # number of ReadReq MSHR misses
system.cpu03.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu03.icache.demand_mshr_misses::cpu03.inst           54                       # number of demand (read+write) MSHR misses
system.cpu03.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu03.icache.overall_mshr_misses::cpu03.inst           54                       # number of overall MSHR misses
system.cpu03.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu03.icache.ReadReq_mshr_miss_latency::cpu03.inst      3519013                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_latency::total      3519013                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_latency::cpu03.inst      3519013                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_latency::total      3519013                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_latency::cpu03.inst      3519013                       # number of overall MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_latency::total      3519013                       # number of overall MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_rate::cpu03.inst     0.000375                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_mshr_miss_rate::total     0.000375                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.demand_mshr_miss_rate::cpu03.inst     0.000375                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_miss_rate::total     0.000375                       # mshr miss rate for demand accesses
system.cpu03.icache.overall_mshr_miss_rate::cpu03.inst     0.000375                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_miss_rate::total     0.000375                       # mshr miss rate for overall accesses
system.cpu03.icache.ReadReq_avg_mshr_miss_latency::cpu03.inst 65166.907407                       # average ReadReq mshr miss latency
system.cpu03.icache.ReadReq_avg_mshr_miss_latency::total 65166.907407                       # average ReadReq mshr miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency::cpu03.inst 65166.907407                       # average overall mshr miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency::total 65166.907407                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency::cpu03.inst 65166.907407                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency::total 65166.907407                       # average overall mshr miss latency
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.branchPred.lookups                179667                       # Number of BP lookups
system.cpu04.branchPred.condPredicted          175300                       # Number of conditional branches predicted
system.cpu04.branchPred.condIncorrect            1085                       # Number of conditional branches incorrect
system.cpu04.branchPred.BTBLookups             131891                       # Number of BTB lookups
system.cpu04.branchPred.BTBHits                125038                       # Number of BTB hits
system.cpu04.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu04.branchPred.BTBHitPct           94.804043                       # BTB Hit Percentage
system.cpu04.branchPred.usedRAS                  2330                       # Number of times the RAS was used to get a target.
system.cpu04.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu04.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu04.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu04.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu04.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu04.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu04.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu04.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu04.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu04.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu04.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu04.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu04.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu04.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu04.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu04.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu04.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu04.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu04.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu04.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu04.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu04.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu04.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.inst_hits                          0                       # ITB inst hits
system.cpu04.dtb.inst_misses                        0                       # ITB inst misses
system.cpu04.dtb.read_hits                          0                       # DTB read hits
system.cpu04.dtb.read_misses                        0                       # DTB read misses
system.cpu04.dtb.write_hits                         0                       # DTB write hits
system.cpu04.dtb.write_misses                       0                       # DTB write misses
system.cpu04.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu04.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu04.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu04.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu04.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu04.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu04.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu04.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu04.dtb.read_accesses                      0                       # DTB read accesses
system.cpu04.dtb.write_accesses                     0                       # DTB write accesses
system.cpu04.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu04.dtb.hits                               0                       # DTB hits
system.cpu04.dtb.misses                             0                       # DTB misses
system.cpu04.dtb.accesses                           0                       # DTB accesses
system.cpu04.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu04.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu04.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu04.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu04.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu04.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu04.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu04.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu04.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu04.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu04.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu04.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu04.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu04.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu04.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu04.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu04.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu04.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu04.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu04.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu04.itb.walker.walks                       0                       # Table walker walks requested
system.cpu04.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.inst_hits                          0                       # ITB inst hits
system.cpu04.itb.inst_misses                        0                       # ITB inst misses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu04.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu04.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu04.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu04.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu04.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu04.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu04.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu04.itb.hits                               0                       # DTB hits
system.cpu04.itb.misses                             0                       # DTB misses
system.cpu04.itb.accesses                           0                       # DTB accesses
system.cpu04.numCycles                        2499655                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.fetch.icacheStallCycles           145992                       # Number of cycles fetch is stalled on an Icache miss
system.cpu04.fetch.Insts                      1473335                       # Number of instructions fetch has processed
system.cpu04.fetch.Branches                    179667                       # Number of branches that fetch encountered
system.cpu04.fetch.predictedBranches           127368                       # Number of branches that fetch has predicted taken
system.cpu04.fetch.Cycles                     2349446                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu04.fetch.SquashCycles                  3087                       # Number of cycles fetch has spent squashing
system.cpu04.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu04.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu04.fetch.CacheLines                  144100                       # Number of cache lines fetched
system.cpu04.fetch.IcacheSquashes                  65                       # Number of outstanding Icache misses that were squashed
system.cpu04.fetch.rateDist::samples          2496988                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::mean            0.598054                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::stdev           1.891418                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::0                2228304     89.24%     89.24% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::1                  26202      1.05%     90.29% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::2                  19478      0.78%     91.07% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::3                  19399      0.78%     91.85% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::4                  19537      0.78%     92.63% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::5                  18654      0.75%     93.38% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::6                  26547      1.06%     94.44% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::7                  71657      2.87%     97.31% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::8                  67210      2.69%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::total            2496988                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.branchRate                0.071877                       # Number of branch fetches per cycle
system.cpu04.fetch.rate                      0.589415                       # Number of inst fetches per cycle
system.cpu04.decode.IdleCycles                  72042                       # Number of cycles decode is idle
system.cpu04.decode.BlockedCycles             2239918                       # Number of cycles decode is blocked
system.cpu04.decode.RunCycles                   27703                       # Number of cycles decode is running
system.cpu04.decode.UnblockCycles              155812                       # Number of cycles decode is unblocking
system.cpu04.decode.SquashCycles                 1513                       # Number of cycles decode is squashing
system.cpu04.decode.BranchResolved               1946                       # Number of times decode resolved a branch
system.cpu04.decode.BranchMispred                  30                       # Number of times decode detected a branch misprediction
system.cpu04.decode.DecodedInsts              1436136                       # Number of instructions handled by decode
system.cpu04.decode.SquashedInsts                 121                       # Number of squashed instructions handled by decode
system.cpu04.rename.SquashCycles                 1513                       # Number of cycles rename is squashing
system.cpu04.rename.IdleCycles                  98165                       # Number of cycles rename is idle
system.cpu04.rename.BlockCycles               1608180                       # Number of cycles rename is blocking
system.cpu04.rename.serializeStallCycles        19078                       # count of cycles rename stalled for serializing inst
system.cpu04.rename.RunCycles                  125220                       # Number of cycles rename is running
system.cpu04.rename.UnblockCycles              644832                       # Number of cycles rename is unblocking
system.cpu04.rename.RenamedInsts              1427428                       # Number of instructions processed by rename
system.cpu04.rename.ROBFullEvents                   7                       # Number of times rename has blocked due to ROB full
system.cpu04.rename.IQFullEvents               606118                       # Number of times rename has blocked due to IQ full
system.cpu04.rename.LQFullEvents                 2938                       # Number of times rename has blocked due to LQ full
system.cpu04.rename.RenamedOperands           2098936                       # Number of destination operands rename has renamed
system.cpu04.rename.RenameLookups             7006446                       # Number of register rename lookups that rename has made
system.cpu04.rename.int_rename_lookups        2237811                       # Number of integer rename lookups
system.cpu04.rename.CommittedMaps             2034915                       # Number of HB maps that are committed
system.cpu04.rename.UndoneMaps                  64020                       # Number of HB maps that are undone due to squashing
system.cpu04.rename.serializingInsts              504                       # count of serializing insts renamed
system.cpu04.rename.tempSerializingInsts          505                       # count of temporary serializing insts renamed
system.cpu04.rename.skidInsts                  916617                       # count of insts added to the skid buffer
system.cpu04.memDep0.insertedLoads             323445                       # Number of loads inserted to the mem dependence unit.
system.cpu04.memDep0.insertedStores             10206                       # Number of stores inserted to the mem dependence unit.
system.cpu04.memDep0.conflictingLoads            5316                       # Number of conflicting loads.
system.cpu04.memDep0.conflictingStores           5479                       # Number of conflicting stores.
system.cpu04.iq.iqInstsAdded                  1421892                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu04.iq.iqNonSpecInstsAdded               974                       # Number of non-speculative instructions added to the IQ
system.cpu04.iq.iqInstsIssued                 2399549                       # Number of instructions issued
system.cpu04.iq.iqSquashedInstsIssued            2425                       # Number of squashed instructions issued
system.cpu04.iq.iqSquashedInstsExamined         31492                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu04.iq.iqSquashedOperandsExamined       111080                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu04.iq.iqSquashedNonSpecRemoved           32                       # Number of squashed non-spec instructions that were removed
system.cpu04.iq.issued_per_cycle::samples      2496988                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::mean       0.960977                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::stdev      1.443471                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::0           1467507     58.77%     58.77% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::1            468602     18.77%     77.54% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::2            126985      5.09%     82.62% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::3             58599      2.35%     84.97% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::4            375295     15.03%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::total       2496988                       # Number of insts issued each cycle
system.cpu04.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntAlu                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntMult                    1    100.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatAdd                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCmp                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCvt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatMult                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatDiv                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatSqrt                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAddAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAlu                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMisc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMultAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShift                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShiftAcc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAdd               0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAlu               0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCmp               0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCvt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatDiv               0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMisc              0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMult              0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatSqrt              0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::MemRead                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::MemWrite                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu04.iq.FU_type_0::IntAlu              872931     36.38%     36.38% # Type of FU issued
system.cpu04.iq.FU_type_0::IntMult             196612      8.19%     44.57% # Type of FU issued
system.cpu04.iq.FU_type_0::IntDiv                   0      0.00%     44.57% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatAdd                 0      0.00%     44.57% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCmp                 0      0.00%     44.57% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCvt                 0      0.00%     44.57% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatMult                0      0.00%     44.57% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatDiv                 0      0.00%     44.57% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatSqrt                0      0.00%     44.57% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAdd                  0      0.00%     44.57% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAddAcc               0      0.00%     44.57% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAlu                  0      0.00%     44.57% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCmp                  0      0.00%     44.57% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCvt                  0      0.00%     44.57% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMisc                 0      0.00%     44.57% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMult                 0      0.00%     44.57% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMultAcc              0      0.00%     44.57% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShift                0      0.00%     44.57% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShiftAcc             0      0.00%     44.57% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdSqrt                 0      0.00%     44.57% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAdd             0      0.00%     44.57% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAlu             0      0.00%     44.57% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCmp             0      0.00%     44.57% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCvt             0      0.00%     44.57% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatDiv             0      0.00%     44.57% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMisc            0      0.00%     44.57% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMult            0      0.00%     44.57% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     44.57% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatSqrt            0      0.00%     44.57% # Type of FU issued
system.cpu04.iq.FU_type_0::MemRead            1320078     55.01%     99.59% # Type of FU issued
system.cpu04.iq.FU_type_0::MemWrite              9928      0.41%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::total              2399549                       # Type of FU issued
system.cpu04.iq.rate                         0.959952                       # Inst issue rate
system.cpu04.iq.fu_busy_cnt                         1                       # FU busy when requested
system.cpu04.iq.fu_busy_rate                 0.000000                       # FU busy rate (busy events/executed inst)
system.cpu04.iq.int_inst_queue_reads          7298510                       # Number of integer instruction queue reads
system.cpu04.iq.int_inst_queue_writes         1454368                       # Number of integer instruction queue writes
system.cpu04.iq.int_inst_queue_wakeup_accesses      1399387                       # Number of integer instruction queue wakeup accesses
system.cpu04.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu04.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu04.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu04.iq.int_alu_accesses              2399550                       # Number of integer alu accesses
system.cpu04.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu04.iew.lsq.thread0.forwLoads             18                       # Number of loads that had data forwarded from stores
system.cpu04.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu04.iew.lsq.thread0.squashedLoads         4048                       # Number of loads squashed
system.cpu04.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu04.iew.lsq.thread0.memOrderViolation           10                       # Number of memory ordering violations
system.cpu04.iew.lsq.thread0.squashedStores          431                       # Number of stores squashed
system.cpu04.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu04.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu04.iew.lsq.thread0.rescheduledLoads          464                       # Number of loads that were rescheduled
system.cpu04.iew.lsq.thread0.cacheBlocked       999452                       # Number of times an access to memory failed due to the cache being blocked
system.cpu04.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu04.iew.iewSquashCycles                 1513                       # Number of cycles IEW is squashing
system.cpu04.iew.iewBlockCycles               1094080                       # Number of cycles IEW is blocking
system.cpu04.iew.iewUnblockCycles               66749                       # Number of cycles IEW is unblocking
system.cpu04.iew.iewDispatchedInsts           1422869                       # Number of instructions dispatched to IQ
system.cpu04.iew.iewDispSquashedInsts              93                       # Number of squashed instructions skipped by dispatch
system.cpu04.iew.iewDispLoadInsts              323445                       # Number of dispatched load instructions
system.cpu04.iew.iewDispStoreInsts              10206                       # Number of dispatched store instructions
system.cpu04.iew.iewDispNonSpecInsts              490                       # Number of dispatched non-speculative instructions
system.cpu04.iew.iewIQFullEvents                 2252                       # Number of times the IQ has become full, causing a stall
system.cpu04.iew.iewLSQFullEvents                1304                       # Number of times the LSQ has become full, causing a stall
system.cpu04.iew.memOrderViolationEvents           10                       # Number of memory order violations
system.cpu04.iew.predictedTakenIncorrect          978                       # Number of branches that were predicted taken incorrectly
system.cpu04.iew.predictedNotTakenIncorrect           83                       # Number of branches that were predicted not taken incorrectly
system.cpu04.iew.branchMispredicts               1061                       # Number of branch mispredicts detected at execute
system.cpu04.iew.iewExecutedInsts             2399063                       # Number of executed instructions
system.cpu04.iew.iewExecLoadInsts             1319682                       # Number of load instructions executed
system.cpu04.iew.iewExecSquashedInsts             484                       # Number of squashed instructions skipped in execute
system.cpu04.iew.exec_swp                           0                       # number of swp insts executed
system.cpu04.iew.exec_nop                           3                       # number of nop insts executed
system.cpu04.iew.exec_refs                    1329577                       # number of memory reference insts executed
system.cpu04.iew.exec_branches                 163244                       # Number of branches executed
system.cpu04.iew.exec_stores                     9895                       # Number of stores executed
system.cpu04.iew.exec_rate                   0.959758                       # Inst execution rate
system.cpu04.iew.wb_sent                      1399861                       # cumulative count of insts sent to commit
system.cpu04.iew.wb_count                     1399387                       # cumulative count of insts written-back
system.cpu04.iew.wb_producers                  970887                       # num instructions producing a value
system.cpu04.iew.wb_consumers                 1547642                       # num instructions consuming a value
system.cpu04.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu04.iew.wb_rate                     0.559832                       # insts written-back per cycle
system.cpu04.iew.wb_fanout                   0.627333                       # average fanout of values written-back
system.cpu04.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu04.commit.commitSquashedInsts         31484                       # The number of squashed insts skipped by commit
system.cpu04.commit.commitNonSpecStalls           942                       # The number of times commit has been forced to stall to communicate backwards
system.cpu04.commit.branchMispredicts            1055                       # The number of times a branch was mispredicted
system.cpu04.commit.committed_per_cycle::samples      2492098                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::mean     0.558314                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::stdev     1.372311                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::0      1930533     77.47%     77.47% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::1       239845      9.62%     87.09% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::2       132933      5.33%     92.42% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::3        73535      2.95%     95.38% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::4         1555      0.06%     95.44% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::5        82373      3.31%     98.74% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::6          994      0.04%     98.78% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::7         1631      0.07%     98.85% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::8        28699      1.15%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::total      2492098                       # Number of insts commited each cycle
system.cpu04.commit.committedInsts            1377690                       # Number of instructions committed
system.cpu04.commit.committedOps              1391374                       # Number of ops (including micro ops) committed
system.cpu04.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu04.commit.refs                       329172                       # Number of memory references committed
system.cpu04.commit.loads                      319397                       # Number of loads committed
system.cpu04.commit.membars                       461                       # Number of memory barriers committed
system.cpu04.commit.branches                   161785                       # Number of branches committed
system.cpu04.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu04.commit.int_insts                 1231862                       # Number of committed integer instructions.
system.cpu04.commit.function_calls               1367                       # Number of function calls committed.
system.cpu04.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu04.commit.op_class_0::IntAlu         865591     62.21%     62.21% # Class of committed instruction
system.cpu04.commit.op_class_0::IntMult        196611     14.13%     76.34% # Class of committed instruction
system.cpu04.commit.op_class_0::IntDiv              0      0.00%     76.34% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatAdd            0      0.00%     76.34% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCmp            0      0.00%     76.34% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCvt            0      0.00%     76.34% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatMult            0      0.00%     76.34% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatDiv            0      0.00%     76.34% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatSqrt            0      0.00%     76.34% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAdd             0      0.00%     76.34% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAddAcc            0      0.00%     76.34% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAlu             0      0.00%     76.34% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCmp             0      0.00%     76.34% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCvt             0      0.00%     76.34% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMisc            0      0.00%     76.34% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMult            0      0.00%     76.34% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMultAcc            0      0.00%     76.34% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShift            0      0.00%     76.34% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShiftAcc            0      0.00%     76.34% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdSqrt            0      0.00%     76.34% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAdd            0      0.00%     76.34% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAlu            0      0.00%     76.34% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCmp            0      0.00%     76.34% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCvt            0      0.00%     76.34% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatDiv            0      0.00%     76.34% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMisc            0      0.00%     76.34% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMult            0      0.00%     76.34% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.34% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.34% # Class of committed instruction
system.cpu04.commit.op_class_0::MemRead        319397     22.96%     99.30% # Class of committed instruction
system.cpu04.commit.op_class_0::MemWrite         9775      0.70%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::total         1391374                       # Class of committed instruction
system.cpu04.commit.bw_lim_events               28699                       # number cycles where commit BW limit reached
system.cpu04.rob.rob_reads                    3880394                       # The number of ROB reads
system.cpu04.rob.rob_writes                   2850618                       # The number of ROB writes
system.cpu04.timesIdled                            25                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu04.idleCycles                          2667                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu04.quiesceCycles                     402105                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu04.committedInsts                   1377690                       # Number of Instructions Simulated
system.cpu04.committedOps                     1391374                       # Number of Ops (including micro ops) Simulated
system.cpu04.cpi                             1.814381                       # CPI: Cycles Per Instruction
system.cpu04.cpi_total                       1.814381                       # CPI: Total CPI of All Threads
system.cpu04.ipc                             0.551152                       # IPC: Instructions Per Cycle
system.cpu04.ipc_total                       0.551152                       # IPC: Total IPC of All Threads
system.cpu04.int_regfile_reads                3398734                       # number of integer regfile reads
system.cpu04.int_regfile_writes               1090548                       # number of integer regfile writes
system.cpu04.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu04.cc_regfile_reads                 8158686                       # number of cc regfile reads
system.cpu04.cc_regfile_writes                 960181                       # number of cc regfile writes
system.cpu04.misc_regfile_reads                354464                       # number of misc regfile reads
system.cpu04.misc_regfile_writes                  132                       # number of misc regfile writes
system.cpu04.dcache.tags.replacements           65713                       # number of replacements
system.cpu04.dcache.tags.tagsinuse         783.165220                       # Cycle average of tags in use
system.cpu04.dcache.tags.total_refs            195071                       # Total number of references to valid blocks.
system.cpu04.dcache.tags.sampled_refs           66735                       # Sample count of references to valid blocks.
system.cpu04.dcache.tags.avg_refs            2.923069                       # Average number of references to valid blocks.
system.cpu04.dcache.tags.warmup_cycle       486282500                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.tags.occ_blocks::cpu04.data   783.165220                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_percent::cpu04.data     0.764810                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::total     0.764810                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_task_id_blocks::1024         1022                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::1          258                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::2          761                       # Occupied blocks per task id
system.cpu04.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu04.dcache.tags.tag_accesses          727465                       # Number of tag accesses
system.cpu04.dcache.tags.data_accesses         727465                       # Number of data accesses
system.cpu04.dcache.ReadReq_hits::cpu04.data       186368                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total        186368                       # number of ReadReq hits
system.cpu04.dcache.WriteReq_hits::cpu04.data         8696                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total         8696                       # number of WriteReq hits
system.cpu04.dcache.SoftPFReq_hits::cpu04.data            2                       # number of SoftPFReq hits
system.cpu04.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu04.dcache.LoadLockedReq_hits::cpu04.data            3                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu04.dcache.demand_hits::cpu04.data       195064                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total         195064                       # number of demand (read+write) hits
system.cpu04.dcache.overall_hits::cpu04.data       195066                       # number of overall hits
system.cpu04.dcache.overall_hits::total        195066                       # number of overall hits
system.cpu04.dcache.ReadReq_misses::cpu04.data       134180                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total       134180                       # number of ReadReq misses
system.cpu04.dcache.WriteReq_misses::cpu04.data         1046                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total         1046                       # number of WriteReq misses
system.cpu04.dcache.SoftPFReq_misses::cpu04.data            3                       # number of SoftPFReq misses
system.cpu04.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu04.dcache.LoadLockedReq_misses::cpu04.data           29                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total           29                       # number of LoadLockedReq misses
system.cpu04.dcache.StoreCondReq_misses::cpu04.data           15                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total           15                       # number of StoreCondReq misses
system.cpu04.dcache.demand_misses::cpu04.data       135226                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total       135226                       # number of demand (read+write) misses
system.cpu04.dcache.overall_misses::cpu04.data       135229                       # number of overall misses
system.cpu04.dcache.overall_misses::total       135229                       # number of overall misses
system.cpu04.dcache.ReadReq_miss_latency::cpu04.data   8341145788                       # number of ReadReq miss cycles
system.cpu04.dcache.ReadReq_miss_latency::total   8341145788                       # number of ReadReq miss cycles
system.cpu04.dcache.WriteReq_miss_latency::cpu04.data     99637136                       # number of WriteReq miss cycles
system.cpu04.dcache.WriteReq_miss_latency::total     99637136                       # number of WriteReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_latency::cpu04.data       244877                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_latency::total       244877                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_latency::cpu04.data        20500                       # number of StoreCondReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_latency::total        20500                       # number of StoreCondReq miss cycles
system.cpu04.dcache.StoreCondFailReq_miss_latency::cpu04.data       139500                       # number of StoreCondFailReq miss cycles
system.cpu04.dcache.StoreCondFailReq_miss_latency::total       139500                       # number of StoreCondFailReq miss cycles
system.cpu04.dcache.demand_miss_latency::cpu04.data   8440782924                       # number of demand (read+write) miss cycles
system.cpu04.dcache.demand_miss_latency::total   8440782924                       # number of demand (read+write) miss cycles
system.cpu04.dcache.overall_miss_latency::cpu04.data   8440782924                       # number of overall miss cycles
system.cpu04.dcache.overall_miss_latency::total   8440782924                       # number of overall miss cycles
system.cpu04.dcache.ReadReq_accesses::cpu04.data       320548                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total       320548                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::cpu04.data         9742                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total         9742                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.SoftPFReq_accesses::cpu04.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu04.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::cpu04.data           32                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total           32                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::cpu04.data           15                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total           15                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.demand_accesses::cpu04.data       330290                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total       330290                       # number of demand (read+write) accesses
system.cpu04.dcache.overall_accesses::cpu04.data       330295                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total       330295                       # number of overall (read+write) accesses
system.cpu04.dcache.ReadReq_miss_rate::cpu04.data     0.418596                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_miss_rate::total     0.418596                       # miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_miss_rate::cpu04.data     0.107370                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_miss_rate::total     0.107370                       # miss rate for WriteReq accesses
system.cpu04.dcache.SoftPFReq_miss_rate::cpu04.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu04.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::cpu04.data     0.906250                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::total     0.906250                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::cpu04.data            1                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_miss_rate::cpu04.data     0.409416                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     0.409416                       # miss rate for demand accesses
system.cpu04.dcache.overall_miss_rate::cpu04.data     0.409419                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     0.409419                       # miss rate for overall accesses
system.cpu04.dcache.ReadReq_avg_miss_latency::cpu04.data 62163.852944                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_miss_latency::total 62163.852944                       # average ReadReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::cpu04.data 95255.388145                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::total 95255.388145                       # average WriteReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::cpu04.data  8444.034483                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::total  8444.034483                       # average LoadLockedReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::cpu04.data  1366.666667                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::total  1366.666667                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondFailReq_avg_miss_latency::cpu04.data          inf                       # average StoreCondFailReq miss latency
system.cpu04.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu04.dcache.demand_avg_miss_latency::cpu04.data 62419.822549                       # average overall miss latency
system.cpu04.dcache.demand_avg_miss_latency::total 62419.822549                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::cpu04.data 62418.437791                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::total 62418.437791                       # average overall miss latency
system.cpu04.dcache.blocked_cycles::no_mshrs      2202255                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets          395                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_mshrs           66583                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             2                       # number of cycles access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_mshrs    33.075335                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets   197.500000                       # average number of cycles each access was blocked
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.writebacks::writebacks         2016                       # number of writebacks
system.cpu04.dcache.writebacks::total            2016                       # number of writebacks
system.cpu04.dcache.ReadReq_mshr_hits::cpu04.data        67960                       # number of ReadReq MSHR hits
system.cpu04.dcache.ReadReq_mshr_hits::total        67960                       # number of ReadReq MSHR hits
system.cpu04.dcache.WriteReq_mshr_hits::cpu04.data          527                       # number of WriteReq MSHR hits
system.cpu04.dcache.WriteReq_mshr_hits::total          527                       # number of WriteReq MSHR hits
system.cpu04.dcache.demand_mshr_hits::cpu04.data        68487                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.demand_mshr_hits::total        68487                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.overall_mshr_hits::cpu04.data        68487                       # number of overall MSHR hits
system.cpu04.dcache.overall_mshr_hits::total        68487                       # number of overall MSHR hits
system.cpu04.dcache.ReadReq_mshr_misses::cpu04.data        66220                       # number of ReadReq MSHR misses
system.cpu04.dcache.ReadReq_mshr_misses::total        66220                       # number of ReadReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_misses::cpu04.data          519                       # number of WriteReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_misses::total          519                       # number of WriteReq MSHR misses
system.cpu04.dcache.SoftPFReq_mshr_misses::cpu04.data            2                       # number of SoftPFReq MSHR misses
system.cpu04.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu04.dcache.LoadLockedReq_mshr_misses::cpu04.data           29                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.LoadLockedReq_mshr_misses::total           29                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.StoreCondReq_mshr_misses::cpu04.data           15                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.StoreCondReq_mshr_misses::total           15                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.demand_mshr_misses::cpu04.data        66739                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.demand_mshr_misses::total        66739                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.overall_mshr_misses::cpu04.data        66741                       # number of overall MSHR misses
system.cpu04.dcache.overall_mshr_misses::total        66741                       # number of overall MSHR misses
system.cpu04.dcache.ReadReq_mshr_miss_latency::cpu04.data   4590992729                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_latency::total   4590992729                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_latency::cpu04.data     51668636                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_latency::total     51668636                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.SoftPFReq_mshr_miss_latency::cpu04.data         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu04.dcache.SoftPFReq_mshr_miss_latency::total         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency::cpu04.data       186623                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency::total       186623                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_latency::cpu04.data        16000                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_latency::total        16000                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.StoreCondFailReq_mshr_miss_latency::cpu04.data       121500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu04.dcache.StoreCondFailReq_mshr_miss_latency::total       121500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_latency::cpu04.data   4642661365                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_latency::total   4642661365                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_latency::cpu04.data   4642666365                       # number of overall MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_latency::total   4642666365                       # number of overall MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_rate::cpu04.data     0.206584                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_miss_rate::total     0.206584                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::cpu04.data     0.053274                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::total     0.053274                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.SoftPFReq_mshr_miss_rate::cpu04.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu04.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::cpu04.data     0.906250                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::total     0.906250                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::cpu04.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_mshr_miss_rate::cpu04.data     0.202062                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_miss_rate::total     0.202062                       # mshr miss rate for demand accesses
system.cpu04.dcache.overall_mshr_miss_rate::cpu04.data     0.202065                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_miss_rate::total     0.202065                       # mshr miss rate for overall accesses
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency::cpu04.data 69329.397901                       # average ReadReq mshr miss latency
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency::total 69329.397901                       # average ReadReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency::cpu04.data 99554.211946                       # average WriteReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency::total 99554.211946                       # average WriteReq mshr miss latency
system.cpu04.dcache.SoftPFReq_avg_mshr_miss_latency::cpu04.data         2500                       # average SoftPFReq mshr miss latency
system.cpu04.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu04.data  6435.275862                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6435.275862                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency::cpu04.data  1066.666667                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency::total  1066.666667                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu04.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu04.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency::cpu04.data 69564.443054                       # average overall mshr miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency::total 69564.443054                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency::cpu04.data 69562.433362                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency::total 69562.433362                       # average overall mshr miss latency
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.tags.replacements               0                       # number of replacements
system.cpu04.icache.tags.tagsinuse          42.313859                       # Cycle average of tags in use
system.cpu04.icache.tags.total_refs            144026                       # Total number of references to valid blocks.
system.cpu04.icache.tags.sampled_refs              55                       # Sample count of references to valid blocks.
system.cpu04.icache.tags.avg_refs         2618.654545                       # Average number of references to valid blocks.
system.cpu04.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.tags.occ_blocks::cpu04.inst    42.313859                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_percent::cpu04.inst     0.082644                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::total     0.082644                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_task_id_blocks::1024           55                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::3           49                       # Occupied blocks per task id
system.cpu04.icache.tags.occ_task_id_percent::1024     0.107422                       # Percentage of cache occupancy per task id
system.cpu04.icache.tags.tag_accesses          288255                       # Number of tag accesses
system.cpu04.icache.tags.data_accesses         288255                       # Number of data accesses
system.cpu04.icache.ReadReq_hits::cpu04.inst       144026                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total        144026                       # number of ReadReq hits
system.cpu04.icache.demand_hits::cpu04.inst       144026                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total         144026                       # number of demand (read+write) hits
system.cpu04.icache.overall_hits::cpu04.inst       144026                       # number of overall hits
system.cpu04.icache.overall_hits::total        144026                       # number of overall hits
system.cpu04.icache.ReadReq_misses::cpu04.inst           74                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total           74                       # number of ReadReq misses
system.cpu04.icache.demand_misses::cpu04.inst           74                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total           74                       # number of demand (read+write) misses
system.cpu04.icache.overall_misses::cpu04.inst           74                       # number of overall misses
system.cpu04.icache.overall_misses::total           74                       # number of overall misses
system.cpu04.icache.ReadReq_miss_latency::cpu04.inst      4423176                       # number of ReadReq miss cycles
system.cpu04.icache.ReadReq_miss_latency::total      4423176                       # number of ReadReq miss cycles
system.cpu04.icache.demand_miss_latency::cpu04.inst      4423176                       # number of demand (read+write) miss cycles
system.cpu04.icache.demand_miss_latency::total      4423176                       # number of demand (read+write) miss cycles
system.cpu04.icache.overall_miss_latency::cpu04.inst      4423176                       # number of overall miss cycles
system.cpu04.icache.overall_miss_latency::total      4423176                       # number of overall miss cycles
system.cpu04.icache.ReadReq_accesses::cpu04.inst       144100                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total       144100                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.demand_accesses::cpu04.inst       144100                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total       144100                       # number of demand (read+write) accesses
system.cpu04.icache.overall_accesses::cpu04.inst       144100                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total       144100                       # number of overall (read+write) accesses
system.cpu04.icache.ReadReq_miss_rate::cpu04.inst     0.000514                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_miss_rate::total     0.000514                       # miss rate for ReadReq accesses
system.cpu04.icache.demand_miss_rate::cpu04.inst     0.000514                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     0.000514                       # miss rate for demand accesses
system.cpu04.icache.overall_miss_rate::cpu04.inst     0.000514                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     0.000514                       # miss rate for overall accesses
system.cpu04.icache.ReadReq_avg_miss_latency::cpu04.inst 59772.648649                       # average ReadReq miss latency
system.cpu04.icache.ReadReq_avg_miss_latency::total 59772.648649                       # average ReadReq miss latency
system.cpu04.icache.demand_avg_miss_latency::cpu04.inst 59772.648649                       # average overall miss latency
system.cpu04.icache.demand_avg_miss_latency::total 59772.648649                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::cpu04.inst 59772.648649                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::total 59772.648649                       # average overall miss latency
system.cpu04.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.ReadReq_mshr_hits::cpu04.inst           19                       # number of ReadReq MSHR hits
system.cpu04.icache.ReadReq_mshr_hits::total           19                       # number of ReadReq MSHR hits
system.cpu04.icache.demand_mshr_hits::cpu04.inst           19                       # number of demand (read+write) MSHR hits
system.cpu04.icache.demand_mshr_hits::total           19                       # number of demand (read+write) MSHR hits
system.cpu04.icache.overall_mshr_hits::cpu04.inst           19                       # number of overall MSHR hits
system.cpu04.icache.overall_mshr_hits::total           19                       # number of overall MSHR hits
system.cpu04.icache.ReadReq_mshr_misses::cpu04.inst           55                       # number of ReadReq MSHR misses
system.cpu04.icache.ReadReq_mshr_misses::total           55                       # number of ReadReq MSHR misses
system.cpu04.icache.demand_mshr_misses::cpu04.inst           55                       # number of demand (read+write) MSHR misses
system.cpu04.icache.demand_mshr_misses::total           55                       # number of demand (read+write) MSHR misses
system.cpu04.icache.overall_mshr_misses::cpu04.inst           55                       # number of overall MSHR misses
system.cpu04.icache.overall_mshr_misses::total           55                       # number of overall MSHR misses
system.cpu04.icache.ReadReq_mshr_miss_latency::cpu04.inst      2990281                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_latency::total      2990281                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_latency::cpu04.inst      2990281                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_latency::total      2990281                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_latency::cpu04.inst      2990281                       # number of overall MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_latency::total      2990281                       # number of overall MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_rate::cpu04.inst     0.000382                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_mshr_miss_rate::total     0.000382                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.demand_mshr_miss_rate::cpu04.inst     0.000382                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_miss_rate::total     0.000382                       # mshr miss rate for demand accesses
system.cpu04.icache.overall_mshr_miss_rate::cpu04.inst     0.000382                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_miss_rate::total     0.000382                       # mshr miss rate for overall accesses
system.cpu04.icache.ReadReq_avg_mshr_miss_latency::cpu04.inst 54368.745455                       # average ReadReq mshr miss latency
system.cpu04.icache.ReadReq_avg_mshr_miss_latency::total 54368.745455                       # average ReadReq mshr miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency::cpu04.inst 54368.745455                       # average overall mshr miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency::total 54368.745455                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency::cpu04.inst 54368.745455                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency::total 54368.745455                       # average overall mshr miss latency
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.branchPred.lookups                179160                       # Number of BP lookups
system.cpu05.branchPred.condPredicted          174848                       # Number of conditional branches predicted
system.cpu05.branchPred.condIncorrect            1069                       # Number of conditional branches incorrect
system.cpu05.branchPred.BTBLookups             131263                       # Number of BTB lookups
system.cpu05.branchPred.BTBHits                124802                       # Number of BTB hits
system.cpu05.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu05.branchPred.BTBHitPct           95.077821                       # BTB Hit Percentage
system.cpu05.branchPred.usedRAS                  2305                       # Number of times the RAS was used to get a target.
system.cpu05.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu05.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu05.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu05.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu05.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu05.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu05.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu05.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu05.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu05.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu05.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu05.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu05.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu05.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu05.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu05.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu05.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu05.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu05.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu05.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu05.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu05.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu05.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.inst_hits                          0                       # ITB inst hits
system.cpu05.dtb.inst_misses                        0                       # ITB inst misses
system.cpu05.dtb.read_hits                          0                       # DTB read hits
system.cpu05.dtb.read_misses                        0                       # DTB read misses
system.cpu05.dtb.write_hits                         0                       # DTB write hits
system.cpu05.dtb.write_misses                       0                       # DTB write misses
system.cpu05.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu05.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu05.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu05.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu05.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu05.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu05.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu05.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu05.dtb.read_accesses                      0                       # DTB read accesses
system.cpu05.dtb.write_accesses                     0                       # DTB write accesses
system.cpu05.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu05.dtb.hits                               0                       # DTB hits
system.cpu05.dtb.misses                             0                       # DTB misses
system.cpu05.dtb.accesses                           0                       # DTB accesses
system.cpu05.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu05.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu05.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu05.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu05.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu05.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu05.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu05.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu05.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu05.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu05.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu05.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu05.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu05.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu05.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu05.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu05.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu05.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu05.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu05.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu05.itb.walker.walks                       0                       # Table walker walks requested
system.cpu05.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.inst_hits                          0                       # ITB inst hits
system.cpu05.itb.inst_misses                        0                       # ITB inst misses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu05.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu05.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu05.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu05.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu05.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu05.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu05.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu05.itb.hits                               0                       # DTB hits
system.cpu05.itb.misses                             0                       # DTB misses
system.cpu05.itb.accesses                           0                       # DTB accesses
system.cpu05.numCycles                        2499023                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.fetch.icacheStallCycles           146016                       # Number of cycles fetch is stalled on an Icache miss
system.cpu05.fetch.Insts                      1471174                       # Number of instructions fetch has processed
system.cpu05.fetch.Branches                    179160                       # Number of branches that fetch encountered
system.cpu05.fetch.predictedBranches           127107                       # Number of branches that fetch has predicted taken
system.cpu05.fetch.Cycles                     2348511                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu05.fetch.SquashCycles                  3057                       # Number of cycles fetch has spent squashing
system.cpu05.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu05.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu05.fetch.CacheLines                  144014                       # Number of cache lines fetched
system.cpu05.fetch.IcacheSquashes                  66                       # Number of outstanding Icache misses that were squashed
system.cpu05.fetch.rateDist::samples          2496062                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::mean            0.597363                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::stdev           1.890115                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::0                2227641     89.25%     89.25% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::1                  26252      1.05%     90.30% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::2                  19467      0.78%     91.08% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::3                  19387      0.78%     91.85% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::4                  19588      0.78%     92.64% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::5                  18566      0.74%     93.38% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::6                  26471      1.06%     94.44% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::7                  71821      2.88%     97.32% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::8                  66869      2.68%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::total            2496062                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.branchRate                0.071692                       # Number of branch fetches per cycle
system.cpu05.fetch.rate                      0.588700                       # Number of inst fetches per cycle
system.cpu05.decode.IdleCycles                  71899                       # Number of cycles decode is idle
system.cpu05.decode.BlockedCycles             2239409                       # Number of cycles decode is blocked
system.cpu05.decode.RunCycles                   27555                       # Number of cycles decode is running
system.cpu05.decode.UnblockCycles              155700                       # Number of cycles decode is unblocking
system.cpu05.decode.SquashCycles                 1499                       # Number of cycles decode is squashing
system.cpu05.decode.BranchResolved               1930                       # Number of times decode resolved a branch
system.cpu05.decode.BranchMispred                  29                       # Number of times decode detected a branch misprediction
system.cpu05.decode.DecodedInsts              1434187                       # Number of instructions handled by decode
system.cpu05.decode.SquashedInsts                 121                       # Number of squashed instructions handled by decode
system.cpu05.rename.SquashCycles                 1499                       # Number of cycles rename is squashing
system.cpu05.rename.IdleCycles                  97993                       # Number of cycles rename is idle
system.cpu05.rename.BlockCycles               1607300                       # Number of cycles rename is blocking
system.cpu05.rename.serializeStallCycles        19398                       # count of cycles rename stalled for serializing inst
system.cpu05.rename.RunCycles                  125047                       # Number of cycles rename is running
system.cpu05.rename.UnblockCycles              644825                       # Number of cycles rename is unblocking
system.cpu05.rename.RenamedInsts              1425557                       # Number of instructions processed by rename
system.cpu05.rename.ROBFullEvents                  18                       # Number of times rename has blocked due to ROB full
system.cpu05.rename.IQFullEvents               606255                       # Number of times rename has blocked due to IQ full
system.cpu05.rename.LQFullEvents                 2967                       # Number of times rename has blocked due to LQ full
system.cpu05.rename.RenamedOperands           2095728                       # Number of destination operands rename has renamed
system.cpu05.rename.RenameLookups             6997401                       # Number of register rename lookups that rename has made
system.cpu05.rename.int_rename_lookups        2235346                       # Number of integer rename lookups
system.cpu05.rename.CommittedMaps             2032045                       # Number of HB maps that are committed
system.cpu05.rename.UndoneMaps                  63679                       # Number of HB maps that are undone due to squashing
system.cpu05.rename.serializingInsts              485                       # count of serializing insts renamed
system.cpu05.rename.tempSerializingInsts          484                       # count of temporary serializing insts renamed
system.cpu05.rename.skidInsts                  916142                       # count of insts added to the skid buffer
system.cpu05.memDep0.insertedLoads             323194                       # Number of loads inserted to the mem dependence unit.
system.cpu05.memDep0.insertedStores             10153                       # Number of stores inserted to the mem dependence unit.
system.cpu05.memDep0.conflictingLoads            5313                       # Number of conflicting loads.
system.cpu05.memDep0.conflictingStores           5469                       # Number of conflicting stores.
system.cpu05.iq.iqInstsAdded                  1420117                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu05.iq.iqNonSpecInstsAdded               940                       # Number of non-speculative instructions added to the IQ
system.cpu05.iq.iqInstsIssued                 2397899                       # Number of instructions issued
system.cpu05.iq.iqSquashedInstsIssued            2403                       # Number of squashed instructions issued
system.cpu05.iq.iqSquashedInstsExamined         31276                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu05.iq.iqSquashedOperandsExamined       110611                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu05.iq.iqSquashedNonSpecRemoved           14                       # Number of squashed non-spec instructions that were removed
system.cpu05.iq.issued_per_cycle::samples      2496062                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::mean       0.960673                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::stdev      1.442924                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::0           1466590     58.76%     58.76% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::1            469138     18.80%     77.55% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::2            127005      5.09%     82.64% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::3             58565      2.35%     84.99% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::4            374764     15.01%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::total       2496062                       # Number of insts issued each cycle
system.cpu05.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntAlu                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntMult                    2    100.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatAdd                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCmp                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCvt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatMult                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatDiv                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatSqrt                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAddAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAlu                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMisc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMultAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShift                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShiftAcc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAdd               0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAlu               0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCmp               0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCvt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatDiv               0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMisc              0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMult              0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatSqrt              0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::MemRead                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::MemWrite                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu05.iq.FU_type_0::IntAlu              871527     36.35%     36.35% # Type of FU issued
system.cpu05.iq.FU_type_0::IntMult             196612      8.20%     44.54% # Type of FU issued
system.cpu05.iq.FU_type_0::IntDiv                   0      0.00%     44.54% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatAdd                 0      0.00%     44.54% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCmp                 0      0.00%     44.54% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCvt                 0      0.00%     44.54% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatMult                0      0.00%     44.54% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatDiv                 0      0.00%     44.54% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatSqrt                0      0.00%     44.54% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAdd                  0      0.00%     44.54% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAddAcc               0      0.00%     44.54% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAlu                  0      0.00%     44.54% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCmp                  0      0.00%     44.54% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCvt                  0      0.00%     44.54% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMisc                 0      0.00%     44.54% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMult                 0      0.00%     44.54% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMultAcc              0      0.00%     44.54% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShift                0      0.00%     44.54% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShiftAcc             0      0.00%     44.54% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdSqrt                 0      0.00%     44.54% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAdd             0      0.00%     44.54% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAlu             0      0.00%     44.54% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCmp             0      0.00%     44.54% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCvt             0      0.00%     44.54% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatDiv             0      0.00%     44.54% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMisc            0      0.00%     44.54% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMult            0      0.00%     44.54% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     44.54% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatSqrt            0      0.00%     44.54% # Type of FU issued
system.cpu05.iq.FU_type_0::MemRead            1319875     55.04%     99.59% # Type of FU issued
system.cpu05.iq.FU_type_0::MemWrite              9885      0.41%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::total              2397899                       # Type of FU issued
system.cpu05.iq.rate                         0.959535                       # Inst issue rate
system.cpu05.iq.fu_busy_cnt                         2                       # FU busy when requested
system.cpu05.iq.fu_busy_rate                 0.000001                       # FU busy rate (busy events/executed inst)
system.cpu05.iq.int_inst_queue_reads          7294261                       # Number of integer instruction queue reads
system.cpu05.iq.int_inst_queue_writes         1452346                       # Number of integer instruction queue writes
system.cpu05.iq.int_inst_queue_wakeup_accesses      1397702                       # Number of integer instruction queue wakeup accesses
system.cpu05.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu05.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu05.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu05.iq.int_alu_accesses              2397901                       # Number of integer alu accesses
system.cpu05.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu05.iew.lsq.thread0.forwLoads             11                       # Number of loads that had data forwarded from stores
system.cpu05.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu05.iew.lsq.thread0.squashedLoads         4012                       # Number of loads squashed
system.cpu05.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu05.iew.lsq.thread0.memOrderViolation           13                       # Number of memory ordering violations
system.cpu05.iew.lsq.thread0.squashedStores          410                       # Number of stores squashed
system.cpu05.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu05.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu05.iew.lsq.thread0.rescheduledLoads          465                       # Number of loads that were rescheduled
system.cpu05.iew.lsq.thread0.cacheBlocked       999506                       # Number of times an access to memory failed due to the cache being blocked
system.cpu05.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu05.iew.iewSquashCycles                 1499                       # Number of cycles IEW is squashing
system.cpu05.iew.iewBlockCycles               1093650                       # Number of cycles IEW is blocking
system.cpu05.iew.iewUnblockCycles               65625                       # Number of cycles IEW is unblocking
system.cpu05.iew.iewDispatchedInsts           1421060                       # Number of instructions dispatched to IQ
system.cpu05.iew.iewDispSquashedInsts              42                       # Number of squashed instructions skipped by dispatch
system.cpu05.iew.iewDispLoadInsts              323194                       # Number of dispatched load instructions
system.cpu05.iew.iewDispStoreInsts              10153                       # Number of dispatched store instructions
system.cpu05.iew.iewDispNonSpecInsts              471                       # Number of dispatched non-speculative instructions
system.cpu05.iew.iewIQFullEvents                 2262                       # Number of times the IQ has become full, causing a stall
system.cpu05.iew.iewLSQFullEvents                 107                       # Number of times the LSQ has become full, causing a stall
system.cpu05.iew.memOrderViolationEvents           13                       # Number of memory order violations
system.cpu05.iew.predictedTakenIncorrect          977                       # Number of branches that were predicted taken incorrectly
system.cpu05.iew.predictedNotTakenIncorrect           69                       # Number of branches that were predicted not taken incorrectly
system.cpu05.iew.branchMispredicts               1046                       # Number of branch mispredicts detected at execute
system.cpu05.iew.iewExecutedInsts             2397418                       # Number of executed instructions
system.cpu05.iew.iewExecLoadInsts             1319478                       # Number of load instructions executed
system.cpu05.iew.iewExecSquashedInsts             477                       # Number of squashed instructions skipped in execute
system.cpu05.iew.exec_swp                           0                       # number of swp insts executed
system.cpu05.iew.exec_nop                           3                       # number of nop insts executed
system.cpu05.iew.exec_refs                    1329331                       # number of memory reference insts executed
system.cpu05.iew.exec_branches                 162849                       # Number of branches executed
system.cpu05.iew.exec_stores                     9853                       # Number of stores executed
system.cpu05.iew.exec_rate                   0.959342                       # Inst execution rate
system.cpu05.iew.wb_sent                      1398175                       # cumulative count of insts sent to commit
system.cpu05.iew.wb_count                     1397702                       # cumulative count of insts written-back
system.cpu05.iew.wb_producers                  969653                       # num instructions producing a value
system.cpu05.iew.wb_consumers                 1545188                       # num instructions consuming a value
system.cpu05.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu05.iew.wb_rate                     0.559299                       # insts written-back per cycle
system.cpu05.iew.wb_fanout                   0.627531                       # average fanout of values written-back
system.cpu05.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu05.commit.commitSquashedInsts         31217                       # The number of squashed insts skipped by commit
system.cpu05.commit.commitNonSpecStalls           926                       # The number of times commit has been forced to stall to communicate backwards
system.cpu05.commit.branchMispredicts            1040                       # The number of times a branch was mispredicted
system.cpu05.commit.committed_per_cycle::samples      2491213                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::mean     0.557873                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::stdev     1.371705                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::0      1930035     77.47%     77.47% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::1       239818      9.63%     87.10% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::2       132973      5.34%     92.44% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::3        73328      2.94%     95.38% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::4         1578      0.06%     95.44% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::5        82158      3.30%     98.74% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::6          992      0.04%     98.78% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::7         1669      0.07%     98.85% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::8        28662      1.15%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::total      2491213                       # Number of insts commited each cycle
system.cpu05.commit.committedInsts            1376126                       # Number of instructions committed
system.cpu05.commit.committedOps              1389781                       # Number of ops (including micro ops) committed
system.cpu05.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu05.commit.refs                       328925                       # Number of memory references committed
system.cpu05.commit.loads                      319182                       # Number of loads committed
system.cpu05.commit.membars                       460                       # Number of memory barriers committed
system.cpu05.commit.branches                   161400                       # Number of branches committed
system.cpu05.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu05.commit.int_insts                 1230649                       # Number of committed integer instructions.
system.cpu05.commit.function_calls               1364                       # Number of function calls committed.
system.cpu05.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu05.commit.op_class_0::IntAlu         864245     62.19%     62.19% # Class of committed instruction
system.cpu05.commit.op_class_0::IntMult        196611     14.15%     76.33% # Class of committed instruction
system.cpu05.commit.op_class_0::IntDiv              0      0.00%     76.33% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatAdd            0      0.00%     76.33% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCmp            0      0.00%     76.33% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCvt            0      0.00%     76.33% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatMult            0      0.00%     76.33% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatDiv            0      0.00%     76.33% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatSqrt            0      0.00%     76.33% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAdd             0      0.00%     76.33% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAddAcc            0      0.00%     76.33% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAlu             0      0.00%     76.33% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCmp             0      0.00%     76.33% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCvt             0      0.00%     76.33% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMisc            0      0.00%     76.33% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMult            0      0.00%     76.33% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMultAcc            0      0.00%     76.33% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShift            0      0.00%     76.33% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShiftAcc            0      0.00%     76.33% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdSqrt            0      0.00%     76.33% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAdd            0      0.00%     76.33% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAlu            0      0.00%     76.33% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCmp            0      0.00%     76.33% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCvt            0      0.00%     76.33% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatDiv            0      0.00%     76.33% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMisc            0      0.00%     76.33% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMult            0      0.00%     76.33% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.33% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.33% # Class of committed instruction
system.cpu05.commit.op_class_0::MemRead        319182     22.97%     99.30% # Class of committed instruction
system.cpu05.commit.op_class_0::MemWrite         9743      0.70%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::total         1389781                       # Class of committed instruction
system.cpu05.commit.bw_lim_events               28662                       # number cycles where commit BW limit reached
system.cpu05.rob.rob_reads                    3877699                       # The number of ROB reads
system.cpu05.rob.rob_writes                   2846915                       # The number of ROB writes
system.cpu05.timesIdled                            23                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu05.idleCycles                          2961                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu05.quiesceCycles                     402737                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu05.committedInsts                   1376126                       # Number of Instructions Simulated
system.cpu05.committedOps                     1389781                       # Number of Ops (including micro ops) Simulated
system.cpu05.cpi                             1.815984                       # CPI: Cycles Per Instruction
system.cpu05.cpi_total                       1.815984                       # CPI: Total CPI of All Threads
system.cpu05.ipc                             0.550666                       # IPC: Instructions Per Cycle
system.cpu05.ipc_total                       0.550666                       # IPC: Total IPC of All Threads
system.cpu05.int_regfile_reads                3396577                       # number of integer regfile reads
system.cpu05.int_regfile_writes               1089841                       # number of integer regfile writes
system.cpu05.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu05.cc_regfile_reads                 8152986                       # number of cc regfile reads
system.cpu05.cc_regfile_writes                 957901                       # number of cc regfile writes
system.cpu05.misc_regfile_reads                354163                       # number of misc regfile reads
system.cpu05.misc_regfile_writes                   68                       # number of misc regfile writes
system.cpu05.dcache.tags.replacements           65711                       # number of replacements
system.cpu05.dcache.tags.tagsinuse         783.244312                       # Cycle average of tags in use
system.cpu05.dcache.tags.total_refs            194799                       # Total number of references to valid blocks.
system.cpu05.dcache.tags.sampled_refs           66733                       # Sample count of references to valid blocks.
system.cpu05.dcache.tags.avg_refs            2.919081                       # Average number of references to valid blocks.
system.cpu05.dcache.tags.warmup_cycle       486923500                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.tags.occ_blocks::cpu05.data   783.244312                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_percent::cpu05.data     0.764887                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::total     0.764887                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_task_id_blocks::1024         1022                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::1          258                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::2          761                       # Occupied blocks per task id
system.cpu05.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu05.dcache.tags.tag_accesses          726926                       # Number of tag accesses
system.cpu05.dcache.tags.data_accesses         726926                       # Number of data accesses
system.cpu05.dcache.ReadReq_hits::cpu05.data       186114                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total        186114                       # number of ReadReq hits
system.cpu05.dcache.WriteReq_hits::cpu05.data         8678                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total         8678                       # number of WriteReq hits
system.cpu05.dcache.SoftPFReq_hits::cpu05.data            2                       # number of SoftPFReq hits
system.cpu05.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu05.dcache.demand_hits::cpu05.data       194792                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total         194792                       # number of demand (read+write) hits
system.cpu05.dcache.overall_hits::cpu05.data       194794                       # number of overall hits
system.cpu05.dcache.overall_hits::total        194794                       # number of overall hits
system.cpu05.dcache.ReadReq_misses::cpu05.data       134209                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total       134209                       # number of ReadReq misses
system.cpu05.dcache.WriteReq_misses::cpu05.data         1046                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total         1046                       # number of WriteReq misses
system.cpu05.dcache.SoftPFReq_misses::cpu05.data            3                       # number of SoftPFReq misses
system.cpu05.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu05.dcache.LoadLockedReq_misses::cpu05.data           17                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total           17                       # number of LoadLockedReq misses
system.cpu05.dcache.StoreCondReq_misses::cpu05.data           12                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total           12                       # number of StoreCondReq misses
system.cpu05.dcache.demand_misses::cpu05.data       135255                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total       135255                       # number of demand (read+write) misses
system.cpu05.dcache.overall_misses::cpu05.data       135258                       # number of overall misses
system.cpu05.dcache.overall_misses::total       135258                       # number of overall misses
system.cpu05.dcache.ReadReq_miss_latency::cpu05.data   8344280636                       # number of ReadReq miss cycles
system.cpu05.dcache.ReadReq_miss_latency::total   8344280636                       # number of ReadReq miss cycles
system.cpu05.dcache.WriteReq_miss_latency::cpu05.data     99588371                       # number of WriteReq miss cycles
system.cpu05.dcache.WriteReq_miss_latency::total     99588371                       # number of WriteReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_latency::cpu05.data       181397                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_latency::total       181397                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_latency::cpu05.data        17500                       # number of StoreCondReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_latency::total        17500                       # number of StoreCondReq miss cycles
system.cpu05.dcache.StoreCondFailReq_miss_latency::cpu05.data       123000                       # number of StoreCondFailReq miss cycles
system.cpu05.dcache.StoreCondFailReq_miss_latency::total       123000                       # number of StoreCondFailReq miss cycles
system.cpu05.dcache.demand_miss_latency::cpu05.data   8443869007                       # number of demand (read+write) miss cycles
system.cpu05.dcache.demand_miss_latency::total   8443869007                       # number of demand (read+write) miss cycles
system.cpu05.dcache.overall_miss_latency::cpu05.data   8443869007                       # number of overall miss cycles
system.cpu05.dcache.overall_miss_latency::total   8443869007                       # number of overall miss cycles
system.cpu05.dcache.ReadReq_accesses::cpu05.data       320323                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total       320323                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::cpu05.data         9724                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total         9724                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.SoftPFReq_accesses::cpu05.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu05.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::cpu05.data           17                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total           17                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::cpu05.data           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.demand_accesses::cpu05.data       330047                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total       330047                       # number of demand (read+write) accesses
system.cpu05.dcache.overall_accesses::cpu05.data       330052                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total       330052                       # number of overall (read+write) accesses
system.cpu05.dcache.ReadReq_miss_rate::cpu05.data     0.418980                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_miss_rate::total     0.418980                       # miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_miss_rate::cpu05.data     0.107569                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_miss_rate::total     0.107569                       # miss rate for WriteReq accesses
system.cpu05.dcache.SoftPFReq_miss_rate::cpu05.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu05.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::cpu05.data            1                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::cpu05.data            1                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_miss_rate::cpu05.data     0.409805                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     0.409805                       # miss rate for demand accesses
system.cpu05.dcache.overall_miss_rate::cpu05.data     0.409808                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     0.409808                       # miss rate for overall accesses
system.cpu05.dcache.ReadReq_avg_miss_latency::cpu05.data 62173.778480                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_miss_latency::total 62173.778480                       # average ReadReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::cpu05.data 95208.767686                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::total 95208.767686                       # average WriteReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::cpu05.data 10670.411765                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::total 10670.411765                       # average LoadLockedReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::cpu05.data  1458.333333                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::total  1458.333333                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondFailReq_avg_miss_latency::cpu05.data          inf                       # average StoreCondFailReq miss latency
system.cpu05.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu05.dcache.demand_avg_miss_latency::cpu05.data 62429.255902                       # average overall miss latency
system.cpu05.dcache.demand_avg_miss_latency::total 62429.255902                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::cpu05.data 62427.871231                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::total 62427.871231                       # average overall miss latency
system.cpu05.dcache.blocked_cycles::no_mshrs      2202677                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets          383                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_mshrs           66587                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             2                       # number of cycles access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_mshrs    33.079685                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets   191.500000                       # average number of cycles each access was blocked
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.writebacks::writebacks         2038                       # number of writebacks
system.cpu05.dcache.writebacks::total            2038                       # number of writebacks
system.cpu05.dcache.ReadReq_mshr_hits::cpu05.data        67991                       # number of ReadReq MSHR hits
system.cpu05.dcache.ReadReq_mshr_hits::total        67991                       # number of ReadReq MSHR hits
system.cpu05.dcache.WriteReq_mshr_hits::cpu05.data          527                       # number of WriteReq MSHR hits
system.cpu05.dcache.WriteReq_mshr_hits::total          527                       # number of WriteReq MSHR hits
system.cpu05.dcache.demand_mshr_hits::cpu05.data        68518                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.demand_mshr_hits::total        68518                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.overall_mshr_hits::cpu05.data        68518                       # number of overall MSHR hits
system.cpu05.dcache.overall_mshr_hits::total        68518                       # number of overall MSHR hits
system.cpu05.dcache.ReadReq_mshr_misses::cpu05.data        66218                       # number of ReadReq MSHR misses
system.cpu05.dcache.ReadReq_mshr_misses::total        66218                       # number of ReadReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_misses::cpu05.data          519                       # number of WriteReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_misses::total          519                       # number of WriteReq MSHR misses
system.cpu05.dcache.SoftPFReq_mshr_misses::cpu05.data            2                       # number of SoftPFReq MSHR misses
system.cpu05.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu05.dcache.LoadLockedReq_mshr_misses::cpu05.data           17                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.LoadLockedReq_mshr_misses::total           17                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.StoreCondReq_mshr_misses::cpu05.data           12                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.StoreCondReq_mshr_misses::total           12                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.demand_mshr_misses::cpu05.data        66737                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.demand_mshr_misses::total        66737                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.overall_mshr_misses::cpu05.data        66739                       # number of overall MSHR misses
system.cpu05.dcache.overall_mshr_misses::total        66739                       # number of overall MSHR misses
system.cpu05.dcache.ReadReq_mshr_miss_latency::cpu05.data   4591383269                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_latency::total   4591383269                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_latency::cpu05.data     51845621                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_latency::total     51845621                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.SoftPFReq_mshr_miss_latency::cpu05.data         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu05.dcache.SoftPFReq_mshr_miss_latency::total         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency::cpu05.data       145103                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency::total       145103                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_latency::cpu05.data        13000                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_latency::total        13000                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.StoreCondFailReq_mshr_miss_latency::cpu05.data       109500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu05.dcache.StoreCondFailReq_mshr_miss_latency::total       109500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_latency::cpu05.data   4643228890                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_latency::total   4643228890                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_latency::cpu05.data   4643233890                       # number of overall MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_latency::total   4643233890                       # number of overall MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_rate::cpu05.data     0.206723                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_miss_rate::total     0.206723                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::cpu05.data     0.053373                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::total     0.053373                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.SoftPFReq_mshr_miss_rate::cpu05.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu05.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::cpu05.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::cpu05.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_mshr_miss_rate::cpu05.data     0.202205                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_miss_rate::total     0.202205                       # mshr miss rate for demand accesses
system.cpu05.dcache.overall_mshr_miss_rate::cpu05.data     0.202208                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_miss_rate::total     0.202208                       # mshr miss rate for overall accesses
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency::cpu05.data 69337.389667                       # average ReadReq mshr miss latency
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency::total 69337.389667                       # average ReadReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency::cpu05.data 99895.223507                       # average WriteReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency::total 99895.223507                       # average WriteReq mshr miss latency
system.cpu05.dcache.SoftPFReq_avg_mshr_miss_latency::cpu05.data         2500                       # average SoftPFReq mshr miss latency
system.cpu05.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu05.data  8535.470588                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8535.470588                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency::cpu05.data  1083.333333                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency::total  1083.333333                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu05.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu05.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency::cpu05.data 69575.031692                       # average overall mshr miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency::total 69575.031692                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency::cpu05.data 69573.021622                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency::total 69573.021622                       # average overall mshr miss latency
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.tags.replacements               0                       # number of replacements
system.cpu05.icache.tags.tagsinuse          44.021665                       # Cycle average of tags in use
system.cpu05.icache.tags.total_refs            143942                       # Total number of references to valid blocks.
system.cpu05.icache.tags.sampled_refs              56                       # Sample count of references to valid blocks.
system.cpu05.icache.tags.avg_refs         2570.392857                       # Average number of references to valid blocks.
system.cpu05.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.tags.occ_blocks::cpu05.inst    44.021665                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_percent::cpu05.inst     0.085980                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::total     0.085980                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_task_id_blocks::1024           56                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::3           51                       # Occupied blocks per task id
system.cpu05.icache.tags.occ_task_id_percent::1024     0.109375                       # Percentage of cache occupancy per task id
system.cpu05.icache.tags.tag_accesses          288084                       # Number of tag accesses
system.cpu05.icache.tags.data_accesses         288084                       # Number of data accesses
system.cpu05.icache.ReadReq_hits::cpu05.inst       143942                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total        143942                       # number of ReadReq hits
system.cpu05.icache.demand_hits::cpu05.inst       143942                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total         143942                       # number of demand (read+write) hits
system.cpu05.icache.overall_hits::cpu05.inst       143942                       # number of overall hits
system.cpu05.icache.overall_hits::total        143942                       # number of overall hits
system.cpu05.icache.ReadReq_misses::cpu05.inst           72                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total           72                       # number of ReadReq misses
system.cpu05.icache.demand_misses::cpu05.inst           72                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total           72                       # number of demand (read+write) misses
system.cpu05.icache.overall_misses::cpu05.inst           72                       # number of overall misses
system.cpu05.icache.overall_misses::total           72                       # number of overall misses
system.cpu05.icache.ReadReq_miss_latency::cpu05.inst      3919932                       # number of ReadReq miss cycles
system.cpu05.icache.ReadReq_miss_latency::total      3919932                       # number of ReadReq miss cycles
system.cpu05.icache.demand_miss_latency::cpu05.inst      3919932                       # number of demand (read+write) miss cycles
system.cpu05.icache.demand_miss_latency::total      3919932                       # number of demand (read+write) miss cycles
system.cpu05.icache.overall_miss_latency::cpu05.inst      3919932                       # number of overall miss cycles
system.cpu05.icache.overall_miss_latency::total      3919932                       # number of overall miss cycles
system.cpu05.icache.ReadReq_accesses::cpu05.inst       144014                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total       144014                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.demand_accesses::cpu05.inst       144014                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total       144014                       # number of demand (read+write) accesses
system.cpu05.icache.overall_accesses::cpu05.inst       144014                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total       144014                       # number of overall (read+write) accesses
system.cpu05.icache.ReadReq_miss_rate::cpu05.inst     0.000500                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_miss_rate::total     0.000500                       # miss rate for ReadReq accesses
system.cpu05.icache.demand_miss_rate::cpu05.inst     0.000500                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     0.000500                       # miss rate for demand accesses
system.cpu05.icache.overall_miss_rate::cpu05.inst     0.000500                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     0.000500                       # miss rate for overall accesses
system.cpu05.icache.ReadReq_avg_miss_latency::cpu05.inst 54443.500000                       # average ReadReq miss latency
system.cpu05.icache.ReadReq_avg_miss_latency::total 54443.500000                       # average ReadReq miss latency
system.cpu05.icache.demand_avg_miss_latency::cpu05.inst 54443.500000                       # average overall miss latency
system.cpu05.icache.demand_avg_miss_latency::total 54443.500000                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::cpu05.inst 54443.500000                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::total 54443.500000                       # average overall miss latency
system.cpu05.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.ReadReq_mshr_hits::cpu05.inst           16                       # number of ReadReq MSHR hits
system.cpu05.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu05.icache.demand_mshr_hits::cpu05.inst           16                       # number of demand (read+write) MSHR hits
system.cpu05.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu05.icache.overall_mshr_hits::cpu05.inst           16                       # number of overall MSHR hits
system.cpu05.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu05.icache.ReadReq_mshr_misses::cpu05.inst           56                       # number of ReadReq MSHR misses
system.cpu05.icache.ReadReq_mshr_misses::total           56                       # number of ReadReq MSHR misses
system.cpu05.icache.demand_mshr_misses::cpu05.inst           56                       # number of demand (read+write) MSHR misses
system.cpu05.icache.demand_mshr_misses::total           56                       # number of demand (read+write) MSHR misses
system.cpu05.icache.overall_mshr_misses::cpu05.inst           56                       # number of overall MSHR misses
system.cpu05.icache.overall_mshr_misses::total           56                       # number of overall MSHR misses
system.cpu05.icache.ReadReq_mshr_miss_latency::cpu05.inst      3261787                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_latency::total      3261787                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_latency::cpu05.inst      3261787                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_latency::total      3261787                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_latency::cpu05.inst      3261787                       # number of overall MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_latency::total      3261787                       # number of overall MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_rate::cpu05.inst     0.000389                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_mshr_miss_rate::total     0.000389                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.demand_mshr_miss_rate::cpu05.inst     0.000389                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_miss_rate::total     0.000389                       # mshr miss rate for demand accesses
system.cpu05.icache.overall_mshr_miss_rate::cpu05.inst     0.000389                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_miss_rate::total     0.000389                       # mshr miss rate for overall accesses
system.cpu05.icache.ReadReq_avg_mshr_miss_latency::cpu05.inst 58246.196429                       # average ReadReq mshr miss latency
system.cpu05.icache.ReadReq_avg_mshr_miss_latency::total 58246.196429                       # average ReadReq mshr miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency::cpu05.inst 58246.196429                       # average overall mshr miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency::total 58246.196429                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency::cpu05.inst 58246.196429                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency::total 58246.196429                       # average overall mshr miss latency
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.branchPred.lookups                178427                       # Number of BP lookups
system.cpu06.branchPred.condPredicted          174164                       # Number of conditional branches predicted
system.cpu06.branchPred.condIncorrect            1054                       # Number of conditional branches incorrect
system.cpu06.branchPred.BTBLookups             176075                       # Number of BTB lookups
system.cpu06.branchPred.BTBHits                124411                       # Number of BTB hits
system.cpu06.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu06.branchPred.BTBHitPct           70.657958                       # BTB Hit Percentage
system.cpu06.branchPred.usedRAS                  2283                       # Number of times the RAS was used to get a target.
system.cpu06.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu06.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu06.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu06.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu06.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu06.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu06.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu06.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu06.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu06.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu06.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu06.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu06.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu06.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu06.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu06.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu06.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu06.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu06.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu06.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu06.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu06.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu06.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.inst_hits                          0                       # ITB inst hits
system.cpu06.dtb.inst_misses                        0                       # ITB inst misses
system.cpu06.dtb.read_hits                          0                       # DTB read hits
system.cpu06.dtb.read_misses                        0                       # DTB read misses
system.cpu06.dtb.write_hits                         0                       # DTB write hits
system.cpu06.dtb.write_misses                       0                       # DTB write misses
system.cpu06.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu06.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu06.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu06.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu06.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu06.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu06.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu06.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu06.dtb.read_accesses                      0                       # DTB read accesses
system.cpu06.dtb.write_accesses                     0                       # DTB write accesses
system.cpu06.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu06.dtb.hits                               0                       # DTB hits
system.cpu06.dtb.misses                             0                       # DTB misses
system.cpu06.dtb.accesses                           0                       # DTB accesses
system.cpu06.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu06.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu06.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu06.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu06.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu06.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu06.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu06.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu06.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu06.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu06.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu06.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu06.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu06.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu06.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu06.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu06.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu06.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu06.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu06.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu06.itb.walker.walks                       0                       # Table walker walks requested
system.cpu06.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.inst_hits                          0                       # ITB inst hits
system.cpu06.itb.inst_misses                        0                       # ITB inst misses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu06.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu06.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu06.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu06.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu06.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu06.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu06.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu06.itb.hits                               0                       # DTB hits
system.cpu06.itb.misses                             0                       # DTB misses
system.cpu06.itb.accesses                           0                       # DTB accesses
system.cpu06.numCycles                        2498111                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.fetch.icacheStallCycles           145858                       # Number of cycles fetch is stalled on an Icache miss
system.cpu06.fetch.Insts                      1468192                       # Number of instructions fetch has processed
system.cpu06.fetch.Branches                    178427                       # Number of branches that fetch encountered
system.cpu06.fetch.predictedBranches           126694                       # Number of branches that fetch has predicted taken
system.cpu06.fetch.Cycles                     2348315                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu06.fetch.SquashCycles                  3023                       # Number of cycles fetch has spent squashing
system.cpu06.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu06.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu06.fetch.CacheLines                  143919                       # Number of cache lines fetched
system.cpu06.fetch.IcacheSquashes                  56                       # Number of outstanding Icache misses that were squashed
system.cpu06.fetch.rateDist::samples          2495691                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::mean            0.596166                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::stdev           1.888025                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::0                2227710     89.26%     89.26% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::1                  26229      1.05%     90.31% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::2                  19489      0.78%     91.09% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::3                  19354      0.78%     91.87% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::4                  19557      0.78%     92.65% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::5                  18586      0.74%     93.40% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::6                  26459      1.06%     94.46% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::7                  71791      2.88%     97.33% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::8                  66516      2.67%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::total            2495691                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.branchRate                0.071425                       # Number of branch fetches per cycle
system.cpu06.fetch.rate                      0.587721                       # Number of inst fetches per cycle
system.cpu06.decode.IdleCycles                  71681                       # Number of cycles decode is idle
system.cpu06.decode.BlockedCycles             2239703                       # Number of cycles decode is blocked
system.cpu06.decode.RunCycles                   27350                       # Number of cycles decode is running
system.cpu06.decode.UnblockCycles              155474                       # Number of cycles decode is unblocking
system.cpu06.decode.SquashCycles                 1483                       # Number of cycles decode is squashing
system.cpu06.decode.BranchResolved               1901                       # Number of times decode resolved a branch
system.cpu06.decode.BranchMispred                  28                       # Number of times decode detected a branch misprediction
system.cpu06.decode.DecodedInsts              1431096                       # Number of instructions handled by decode
system.cpu06.decode.SquashedInsts                 114                       # Number of squashed instructions handled by decode
system.cpu06.rename.SquashCycles                 1483                       # Number of cycles rename is squashing
system.cpu06.rename.IdleCycles                  97802                       # Number of cycles rename is idle
system.cpu06.rename.BlockCycles               1608283                       # Number of cycles rename is blocking
system.cpu06.rename.serializeStallCycles        18673                       # count of cycles rename stalled for serializing inst
system.cpu06.rename.RunCycles                  124676                       # Number of cycles rename is running
system.cpu06.rename.UnblockCycles              644774                       # Number of cycles rename is unblocking
system.cpu06.rename.RenamedInsts              1422537                       # Number of instructions processed by rename
system.cpu06.rename.ROBFullEvents                   8                       # Number of times rename has blocked due to ROB full
system.cpu06.rename.IQFullEvents               606350                       # Number of times rename has blocked due to IQ full
system.cpu06.rename.LQFullEvents                 2934                       # Number of times rename has blocked due to LQ full
system.cpu06.rename.RenamedOperands           2090604                       # Number of destination operands rename has renamed
system.cpu06.rename.RenameLookups             6982833                       # Number of register rename lookups that rename has made
system.cpu06.rename.int_rename_lookups        2231393                       # Number of integer rename lookups
system.cpu06.rename.CommittedMaps             2027578                       # Number of HB maps that are committed
system.cpu06.rename.UndoneMaps                  63026                       # Number of HB maps that are undone due to squashing
system.cpu06.rename.serializingInsts              469                       # count of serializing insts renamed
system.cpu06.rename.tempSerializingInsts          470                       # count of temporary serializing insts renamed
system.cpu06.rename.skidInsts                  915751                       # count of insts added to the skid buffer
system.cpu06.memDep0.insertedLoads             322773                       # Number of loads inserted to the mem dependence unit.
system.cpu06.memDep0.insertedStores             10044                       # Number of stores inserted to the mem dependence unit.
system.cpu06.memDep0.conflictingLoads            5272                       # Number of conflicting loads.
system.cpu06.memDep0.conflictingStores           5406                       # Number of conflicting stores.
system.cpu06.iq.iqInstsAdded                  1417226                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu06.iq.iqNonSpecInstsAdded               918                       # Number of non-speculative instructions added to the IQ
system.cpu06.iq.iqInstsIssued                 2395238                       # Number of instructions issued
system.cpu06.iq.iqSquashedInstsIssued            2379                       # Number of squashed instructions issued
system.cpu06.iq.iqSquashedInstsExamined         30899                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu06.iq.iqSquashedOperandsExamined       109702                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu06.iq.iqSquashedNonSpecRemoved           10                       # Number of squashed non-spec instructions that were removed
system.cpu06.iq.issued_per_cycle::samples      2495691                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::mean       0.959749                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::stdev      1.442094                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::0           1466702     58.77%     58.77% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::1            469368     18.81%     77.58% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::2            126974      5.09%     82.66% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::3             58666      2.35%     85.01% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::4            373981     14.99%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::total       2495691                       # Number of insts issued each cycle
system.cpu06.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntAlu                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntMult                    2    100.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatAdd                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCmp                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCvt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatMult                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatDiv                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatSqrt                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAddAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAlu                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMisc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMultAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShift                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShiftAcc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAdd               0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAlu               0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCmp               0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCvt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatDiv               0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMisc              0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMult              0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatSqrt              0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::MemRead                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::MemWrite                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IntAlu              869272     36.29%     36.29% # Type of FU issued
system.cpu06.iq.FU_type_0::IntMult             196612      8.21%     44.50% # Type of FU issued
system.cpu06.iq.FU_type_0::IntDiv                   0      0.00%     44.50% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatAdd                 0      0.00%     44.50% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCmp                 0      0.00%     44.50% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCvt                 0      0.00%     44.50% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatMult                0      0.00%     44.50% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatDiv                 0      0.00%     44.50% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatSqrt                0      0.00%     44.50% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAdd                  0      0.00%     44.50% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAddAcc               0      0.00%     44.50% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAlu                  0      0.00%     44.50% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCmp                  0      0.00%     44.50% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCvt                  0      0.00%     44.50% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMisc                 0      0.00%     44.50% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMult                 0      0.00%     44.50% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMultAcc              0      0.00%     44.50% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShift                0      0.00%     44.50% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShiftAcc             0      0.00%     44.50% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdSqrt                 0      0.00%     44.50% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAdd             0      0.00%     44.50% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAlu             0      0.00%     44.50% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCmp             0      0.00%     44.50% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCvt             0      0.00%     44.50% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatDiv             0      0.00%     44.50% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMisc            0      0.00%     44.50% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMult            0      0.00%     44.50% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     44.50% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatSqrt            0      0.00%     44.50% # Type of FU issued
system.cpu06.iq.FU_type_0::MemRead            1319542     55.09%     99.59% # Type of FU issued
system.cpu06.iq.FU_type_0::MemWrite              9812      0.41%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::total              2395238                       # Type of FU issued
system.cpu06.iq.rate                         0.958820                       # Inst issue rate
system.cpu06.iq.fu_busy_cnt                         2                       # FU busy when requested
system.cpu06.iq.fu_busy_rate                 0.000001                       # FU busy rate (busy events/executed inst)
system.cpu06.iq.int_inst_queue_reads          7288547                       # Number of integer instruction queue reads
system.cpu06.iq.int_inst_queue_writes         1449057                       # Number of integer instruction queue writes
system.cpu06.iq.int_inst_queue_wakeup_accesses      1394993                       # Number of integer instruction queue wakeup accesses
system.cpu06.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu06.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu06.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu06.iq.int_alu_accesses              2395240                       # Number of integer alu accesses
system.cpu06.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu06.iew.lsq.thread0.forwLoads             11                       # Number of loads that had data forwarded from stores
system.cpu06.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu06.iew.lsq.thread0.squashedLoads         3955                       # Number of loads squashed
system.cpu06.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu06.iew.lsq.thread0.memOrderViolation           14                       # Number of memory ordering violations
system.cpu06.iew.lsq.thread0.squashedStores          364                       # Number of stores squashed
system.cpu06.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu06.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu06.iew.lsq.thread0.rescheduledLoads          457                       # Number of loads that were rescheduled
system.cpu06.iew.lsq.thread0.cacheBlocked       999608                       # Number of times an access to memory failed due to the cache being blocked
system.cpu06.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu06.iew.iewSquashCycles                 1483                       # Number of cycles IEW is squashing
system.cpu06.iew.iewBlockCycles               1094780                       # Number of cycles IEW is blocking
system.cpu06.iew.iewUnblockCycles               65739                       # Number of cycles IEW is unblocking
system.cpu06.iew.iewDispatchedInsts           1418147                       # Number of instructions dispatched to IQ
system.cpu06.iew.iewDispSquashedInsts              35                       # Number of squashed instructions skipped by dispatch
system.cpu06.iew.iewDispLoadInsts              322773                       # Number of dispatched load instructions
system.cpu06.iew.iewDispStoreInsts              10044                       # Number of dispatched store instructions
system.cpu06.iew.iewDispNonSpecInsts              457                       # Number of dispatched non-speculative instructions
system.cpu06.iew.iewIQFullEvents                 2269                       # Number of times the IQ has become full, causing a stall
system.cpu06.iew.iewLSQFullEvents                  59                       # Number of times the LSQ has become full, causing a stall
system.cpu06.iew.memOrderViolationEvents           14                       # Number of memory order violations
system.cpu06.iew.predictedTakenIncorrect          968                       # Number of branches that were predicted taken incorrectly
system.cpu06.iew.predictedNotTakenIncorrect           60                       # Number of branches that were predicted not taken incorrectly
system.cpu06.iew.branchMispredicts               1028                       # Number of branch mispredicts detected at execute
system.cpu06.iew.iewExecutedInsts             2394779                       # Number of executed instructions
system.cpu06.iew.iewExecLoadInsts             1319150                       # Number of load instructions executed
system.cpu06.iew.iewExecSquashedInsts             458                       # Number of squashed instructions skipped in execute
system.cpu06.iew.exec_swp                           0                       # number of swp insts executed
system.cpu06.iew.exec_nop                           3                       # number of nop insts executed
system.cpu06.iew.exec_refs                    1328932                       # number of memory reference insts executed
system.cpu06.iew.exec_branches                 162201                       # Number of branches executed
system.cpu06.iew.exec_stores                     9782                       # Number of stores executed
system.cpu06.iew.exec_rate                   0.958636                       # Inst execution rate
system.cpu06.iew.wb_sent                      1395457                       # cumulative count of insts sent to commit
system.cpu06.iew.wb_count                     1394993                       # cumulative count of insts written-back
system.cpu06.iew.wb_producers                  967814                       # num instructions producing a value
system.cpu06.iew.wb_consumers                 1541475                       # num instructions consuming a value
system.cpu06.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu06.iew.wb_rate                     0.558419                       # insts written-back per cycle
system.cpu06.iew.wb_fanout                   0.627849                       # average fanout of values written-back
system.cpu06.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu06.commit.commitSquashedInsts         30873                       # The number of squashed insts skipped by commit
system.cpu06.commit.commitNonSpecStalls           908                       # The number of times commit has been forced to stall to communicate backwards
system.cpu06.commit.branchMispredicts            1026                       # The number of times a branch was mispredicted
system.cpu06.commit.committed_per_cycle::samples      2490894                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::mean     0.556927                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::stdev     1.369747                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::0      1930392     77.50%     77.50% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::1       239454      9.61%     87.11% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::2       132921      5.34%     92.45% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::3        73375      2.95%     95.39% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::4         1526      0.06%     95.45% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::5        82163      3.30%     98.75% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::6          985      0.04%     98.79% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::7         1629      0.07%     98.86% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::8        28449      1.14%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::total      2490894                       # Number of insts commited each cycle
system.cpu06.commit.committedInsts            1373671                       # Number of instructions committed
system.cpu06.commit.committedOps              1387245                       # Number of ops (including micro ops) committed
system.cpu06.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu06.commit.refs                       328498                       # Number of memory references committed
system.cpu06.commit.loads                      318818                       # Number of loads committed
system.cpu06.commit.membars                       455                       # Number of memory barriers committed
system.cpu06.commit.branches                   160800                       # Number of branches committed
system.cpu06.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu06.commit.int_insts                 1228701                       # Number of committed integer instructions.
system.cpu06.commit.function_calls               1355                       # Number of function calls committed.
system.cpu06.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu06.commit.op_class_0::IntAlu         862136     62.15%     62.15% # Class of committed instruction
system.cpu06.commit.op_class_0::IntMult        196611     14.17%     76.32% # Class of committed instruction
system.cpu06.commit.op_class_0::IntDiv              0      0.00%     76.32% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatAdd            0      0.00%     76.32% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCmp            0      0.00%     76.32% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCvt            0      0.00%     76.32% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatMult            0      0.00%     76.32% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatDiv            0      0.00%     76.32% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatSqrt            0      0.00%     76.32% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAdd             0      0.00%     76.32% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAddAcc            0      0.00%     76.32% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAlu             0      0.00%     76.32% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCmp             0      0.00%     76.32% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCvt             0      0.00%     76.32% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMisc            0      0.00%     76.32% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMult            0      0.00%     76.32% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMultAcc            0      0.00%     76.32% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShift            0      0.00%     76.32% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShiftAcc            0      0.00%     76.32% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdSqrt            0      0.00%     76.32% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAdd            0      0.00%     76.32% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAlu            0      0.00%     76.32% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCmp            0      0.00%     76.32% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCvt            0      0.00%     76.32% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatDiv            0      0.00%     76.32% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMisc            0      0.00%     76.32% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMult            0      0.00%     76.32% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.32% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.32% # Class of committed instruction
system.cpu06.commit.op_class_0::MemRead        318818     22.98%     99.30% # Class of committed instruction
system.cpu06.commit.op_class_0::MemWrite         9680      0.70%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::total         1387245                       # Class of committed instruction
system.cpu06.commit.bw_lim_events               28449                       # number cycles where commit BW limit reached
system.cpu06.rob.rob_reads                    3874739                       # The number of ROB reads
system.cpu06.rob.rob_writes                   2841071                       # The number of ROB writes
system.cpu06.timesIdled                            23                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu06.idleCycles                          2420                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu06.quiesceCycles                     403649                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu06.committedInsts                   1373671                       # Number of Instructions Simulated
system.cpu06.committedOps                     1387245                       # Number of Ops (including micro ops) Simulated
system.cpu06.cpi                             1.818566                       # CPI: Cycles Per Instruction
system.cpu06.cpi_total                       1.818566                       # CPI: Total CPI of All Threads
system.cpu06.ipc                             0.549884                       # IPC: Instructions Per Cycle
system.cpu06.ipc_total                       0.549884                       # IPC: Total IPC of All Threads
system.cpu06.int_regfile_reads                3393062                       # number of integer regfile reads
system.cpu06.int_regfile_writes               1088696                       # number of integer regfile writes
system.cpu06.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu06.cc_regfile_reads                 8143824                       # number of cc regfile reads
system.cpu06.cc_regfile_writes                 954315                       # number of cc regfile writes
system.cpu06.misc_regfile_reads                353664                       # number of misc regfile reads
system.cpu06.misc_regfile_writes                   19                       # number of misc regfile writes
system.cpu06.dcache.tags.replacements           65712                       # number of replacements
system.cpu06.dcache.tags.tagsinuse         783.253412                       # Cycle average of tags in use
system.cpu06.dcache.tags.total_refs            194401                       # Total number of references to valid blocks.
system.cpu06.dcache.tags.sampled_refs           66734                       # Sample count of references to valid blocks.
system.cpu06.dcache.tags.avg_refs            2.913073                       # Average number of references to valid blocks.
system.cpu06.dcache.tags.warmup_cycle       487122000                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.tags.occ_blocks::cpu06.data   783.253412                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_percent::cpu06.data     0.764896                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::total     0.764896                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_task_id_blocks::1024         1022                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::1          258                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::2          761                       # Occupied blocks per task id
system.cpu06.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu06.dcache.tags.tag_accesses          725992                       # Number of tag accesses
system.cpu06.dcache.tags.data_accesses         725992                       # Number of data accesses
system.cpu06.dcache.ReadReq_hits::cpu06.data       185767                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total        185767                       # number of ReadReq hits
system.cpu06.dcache.WriteReq_hits::cpu06.data         8627                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total         8627                       # number of WriteReq hits
system.cpu06.dcache.SoftPFReq_hits::cpu06.data            2                       # number of SoftPFReq hits
system.cpu06.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu06.dcache.demand_hits::cpu06.data       194394                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total         194394                       # number of demand (read+write) hits
system.cpu06.dcache.overall_hits::cpu06.data       194396                       # number of overall hits
system.cpu06.dcache.overall_hits::total        194396                       # number of overall hits
system.cpu06.dcache.ReadReq_misses::cpu06.data       134171                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total       134171                       # number of ReadReq misses
system.cpu06.dcache.WriteReq_misses::cpu06.data         1046                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total         1046                       # number of WriteReq misses
system.cpu06.dcache.SoftPFReq_misses::cpu06.data            3                       # number of SoftPFReq misses
system.cpu06.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu06.dcache.LoadLockedReq_misses::cpu06.data            5                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu06.dcache.StoreCondReq_misses::cpu06.data            3                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu06.dcache.demand_misses::cpu06.data       135217                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total       135217                       # number of demand (read+write) misses
system.cpu06.dcache.overall_misses::cpu06.data       135220                       # number of overall misses
system.cpu06.dcache.overall_misses::total       135220                       # number of overall misses
system.cpu06.dcache.ReadReq_miss_latency::cpu06.data   8345835523                       # number of ReadReq miss cycles
system.cpu06.dcache.ReadReq_miss_latency::total   8345835523                       # number of ReadReq miss cycles
system.cpu06.dcache.WriteReq_miss_latency::cpu06.data     97384099                       # number of WriteReq miss cycles
system.cpu06.dcache.WriteReq_miss_latency::total     97384099                       # number of WriteReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_latency::cpu06.data        58998                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_latency::total        58998                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_latency::cpu06.data        13000                       # number of StoreCondReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_latency::total        13000                       # number of StoreCondReq miss cycles
system.cpu06.dcache.demand_miss_latency::cpu06.data   8443219622                       # number of demand (read+write) miss cycles
system.cpu06.dcache.demand_miss_latency::total   8443219622                       # number of demand (read+write) miss cycles
system.cpu06.dcache.overall_miss_latency::cpu06.data   8443219622                       # number of overall miss cycles
system.cpu06.dcache.overall_miss_latency::total   8443219622                       # number of overall miss cycles
system.cpu06.dcache.ReadReq_accesses::cpu06.data       319938                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total       319938                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::cpu06.data         9673                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total         9673                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.SoftPFReq_accesses::cpu06.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu06.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::cpu06.data            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::cpu06.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.demand_accesses::cpu06.data       329611                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total       329611                       # number of demand (read+write) accesses
system.cpu06.dcache.overall_accesses::cpu06.data       329616                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total       329616                       # number of overall (read+write) accesses
system.cpu06.dcache.ReadReq_miss_rate::cpu06.data     0.419366                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_miss_rate::total     0.419366                       # miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_miss_rate::cpu06.data     0.108136                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_miss_rate::total     0.108136                       # miss rate for WriteReq accesses
system.cpu06.dcache.SoftPFReq_miss_rate::cpu06.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu06.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::cpu06.data            1                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::cpu06.data            1                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_miss_rate::cpu06.data     0.410232                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     0.410232                       # miss rate for demand accesses
system.cpu06.dcache.overall_miss_rate::cpu06.data     0.410235                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     0.410235                       # miss rate for overall accesses
system.cpu06.dcache.ReadReq_avg_miss_latency::cpu06.data 62202.976224                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_miss_latency::total 62202.976224                       # average ReadReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::cpu06.data 93101.433078                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::total 93101.433078                       # average WriteReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::cpu06.data 11799.600000                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::total 11799.600000                       # average LoadLockedReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::cpu06.data  4333.333333                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::total  4333.333333                       # average StoreCondReq miss latency
system.cpu06.dcache.demand_avg_miss_latency::cpu06.data 62441.997841                       # average overall miss latency
system.cpu06.dcache.demand_avg_miss_latency::total 62441.997841                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::cpu06.data 62440.612498                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::total 62440.612498                       # average overall miss latency
system.cpu06.dcache.blocked_cycles::no_mshrs      2203598                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets          365                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_mshrs           66589                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_mshrs    33.092523                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets          365                       # average number of cycles each access was blocked
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.writebacks::writebacks         2046                       # number of writebacks
system.cpu06.dcache.writebacks::total            2046                       # number of writebacks
system.cpu06.dcache.ReadReq_mshr_hits::cpu06.data        67952                       # number of ReadReq MSHR hits
system.cpu06.dcache.ReadReq_mshr_hits::total        67952                       # number of ReadReq MSHR hits
system.cpu06.dcache.WriteReq_mshr_hits::cpu06.data          527                       # number of WriteReq MSHR hits
system.cpu06.dcache.WriteReq_mshr_hits::total          527                       # number of WriteReq MSHR hits
system.cpu06.dcache.demand_mshr_hits::cpu06.data        68479                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.demand_mshr_hits::total        68479                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.overall_mshr_hits::cpu06.data        68479                       # number of overall MSHR hits
system.cpu06.dcache.overall_mshr_hits::total        68479                       # number of overall MSHR hits
system.cpu06.dcache.ReadReq_mshr_misses::cpu06.data        66219                       # number of ReadReq MSHR misses
system.cpu06.dcache.ReadReq_mshr_misses::total        66219                       # number of ReadReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_misses::cpu06.data          519                       # number of WriteReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_misses::total          519                       # number of WriteReq MSHR misses
system.cpu06.dcache.SoftPFReq_mshr_misses::cpu06.data            2                       # number of SoftPFReq MSHR misses
system.cpu06.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu06.dcache.LoadLockedReq_mshr_misses::cpu06.data            5                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.StoreCondReq_mshr_misses::cpu06.data            3                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.demand_mshr_misses::cpu06.data        66738                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.demand_mshr_misses::total        66738                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.overall_mshr_misses::cpu06.data        66740                       # number of overall MSHR misses
system.cpu06.dcache.overall_mshr_misses::total        66740                       # number of overall MSHR misses
system.cpu06.dcache.ReadReq_mshr_miss_latency::cpu06.data   4593505249                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_latency::total   4593505249                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_latency::cpu06.data     51015849                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_latency::total     51015849                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.SoftPFReq_mshr_miss_latency::cpu06.data         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu06.dcache.SoftPFReq_mshr_miss_latency::total         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency::cpu06.data        50502                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency::total        50502                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_latency::cpu06.data         8500                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_latency::total         8500                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_latency::cpu06.data   4644521098                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_latency::total   4644521098                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_latency::cpu06.data   4644526098                       # number of overall MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_latency::total   4644526098                       # number of overall MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_rate::cpu06.data     0.206974                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_miss_rate::total     0.206974                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::cpu06.data     0.053655                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::total     0.053655                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.SoftPFReq_mshr_miss_rate::cpu06.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu06.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::cpu06.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::cpu06.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_mshr_miss_rate::cpu06.data     0.202475                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_miss_rate::total     0.202475                       # mshr miss rate for demand accesses
system.cpu06.dcache.overall_mshr_miss_rate::cpu06.data     0.202478                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_miss_rate::total     0.202478                       # mshr miss rate for overall accesses
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency::cpu06.data 69368.387457                       # average ReadReq mshr miss latency
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency::total 69368.387457                       # average ReadReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency::cpu06.data 98296.433526                       # average WriteReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency::total 98296.433526                       # average WriteReq mshr miss latency
system.cpu06.dcache.SoftPFReq_avg_mshr_miss_latency::cpu06.data         2500                       # average SoftPFReq mshr miss latency
system.cpu06.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu06.data 10100.400000                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10100.400000                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency::cpu06.data  2833.333333                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency::total  2833.333333                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency::cpu06.data 69593.351584                       # average overall mshr miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency::total 69593.351584                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency::cpu06.data 69591.340995                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency::total 69591.340995                       # average overall mshr miss latency
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.tags.replacements               0                       # number of replacements
system.cpu06.icache.tags.tagsinuse          43.079435                       # Cycle average of tags in use
system.cpu06.icache.tags.total_refs            143851                       # Total number of references to valid blocks.
system.cpu06.icache.tags.sampled_refs              53                       # Sample count of references to valid blocks.
system.cpu06.icache.tags.avg_refs         2714.169811                       # Average number of references to valid blocks.
system.cpu06.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.tags.occ_blocks::cpu06.inst    43.079435                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_percent::cpu06.inst     0.084140                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::total     0.084140                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_task_id_blocks::1024           53                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::3           50                       # Occupied blocks per task id
system.cpu06.icache.tags.occ_task_id_percent::1024     0.103516                       # Percentage of cache occupancy per task id
system.cpu06.icache.tags.tag_accesses          287891                       # Number of tag accesses
system.cpu06.icache.tags.data_accesses         287891                       # Number of data accesses
system.cpu06.icache.ReadReq_hits::cpu06.inst       143851                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total        143851                       # number of ReadReq hits
system.cpu06.icache.demand_hits::cpu06.inst       143851                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total         143851                       # number of demand (read+write) hits
system.cpu06.icache.overall_hits::cpu06.inst       143851                       # number of overall hits
system.cpu06.icache.overall_hits::total        143851                       # number of overall hits
system.cpu06.icache.ReadReq_misses::cpu06.inst           68                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total           68                       # number of ReadReq misses
system.cpu06.icache.demand_misses::cpu06.inst           68                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total           68                       # number of demand (read+write) misses
system.cpu06.icache.overall_misses::cpu06.inst           68                       # number of overall misses
system.cpu06.icache.overall_misses::total           68                       # number of overall misses
system.cpu06.icache.ReadReq_miss_latency::cpu06.inst      2820181                       # number of ReadReq miss cycles
system.cpu06.icache.ReadReq_miss_latency::total      2820181                       # number of ReadReq miss cycles
system.cpu06.icache.demand_miss_latency::cpu06.inst      2820181                       # number of demand (read+write) miss cycles
system.cpu06.icache.demand_miss_latency::total      2820181                       # number of demand (read+write) miss cycles
system.cpu06.icache.overall_miss_latency::cpu06.inst      2820181                       # number of overall miss cycles
system.cpu06.icache.overall_miss_latency::total      2820181                       # number of overall miss cycles
system.cpu06.icache.ReadReq_accesses::cpu06.inst       143919                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total       143919                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.demand_accesses::cpu06.inst       143919                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total       143919                       # number of demand (read+write) accesses
system.cpu06.icache.overall_accesses::cpu06.inst       143919                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total       143919                       # number of overall (read+write) accesses
system.cpu06.icache.ReadReq_miss_rate::cpu06.inst     0.000472                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_miss_rate::total     0.000472                       # miss rate for ReadReq accesses
system.cpu06.icache.demand_miss_rate::cpu06.inst     0.000472                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     0.000472                       # miss rate for demand accesses
system.cpu06.icache.overall_miss_rate::cpu06.inst     0.000472                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     0.000472                       # miss rate for overall accesses
system.cpu06.icache.ReadReq_avg_miss_latency::cpu06.inst 41473.250000                       # average ReadReq miss latency
system.cpu06.icache.ReadReq_avg_miss_latency::total 41473.250000                       # average ReadReq miss latency
system.cpu06.icache.demand_avg_miss_latency::cpu06.inst 41473.250000                       # average overall miss latency
system.cpu06.icache.demand_avg_miss_latency::total 41473.250000                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::cpu06.inst 41473.250000                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::total 41473.250000                       # average overall miss latency
system.cpu06.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.ReadReq_mshr_hits::cpu06.inst           15                       # number of ReadReq MSHR hits
system.cpu06.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu06.icache.demand_mshr_hits::cpu06.inst           15                       # number of demand (read+write) MSHR hits
system.cpu06.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu06.icache.overall_mshr_hits::cpu06.inst           15                       # number of overall MSHR hits
system.cpu06.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu06.icache.ReadReq_mshr_misses::cpu06.inst           53                       # number of ReadReq MSHR misses
system.cpu06.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu06.icache.demand_mshr_misses::cpu06.inst           53                       # number of demand (read+write) MSHR misses
system.cpu06.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu06.icache.overall_mshr_misses::cpu06.inst           53                       # number of overall MSHR misses
system.cpu06.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu06.icache.ReadReq_mshr_miss_latency::cpu06.inst      2298549                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_latency::total      2298549                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_latency::cpu06.inst      2298549                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_latency::total      2298549                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_latency::cpu06.inst      2298549                       # number of overall MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_latency::total      2298549                       # number of overall MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_rate::cpu06.inst     0.000368                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_mshr_miss_rate::total     0.000368                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.demand_mshr_miss_rate::cpu06.inst     0.000368                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_miss_rate::total     0.000368                       # mshr miss rate for demand accesses
system.cpu06.icache.overall_mshr_miss_rate::cpu06.inst     0.000368                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_miss_rate::total     0.000368                       # mshr miss rate for overall accesses
system.cpu06.icache.ReadReq_avg_mshr_miss_latency::cpu06.inst 43368.849057                       # average ReadReq mshr miss latency
system.cpu06.icache.ReadReq_avg_mshr_miss_latency::total 43368.849057                       # average ReadReq mshr miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency::cpu06.inst 43368.849057                       # average overall mshr miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency::total 43368.849057                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency::cpu06.inst 43368.849057                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency::total 43368.849057                       # average overall mshr miss latency
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.branchPred.lookups                177976                       # Number of BP lookups
system.cpu07.branchPred.condPredicted          173670                       # Number of conditional branches predicted
system.cpu07.branchPred.condIncorrect            1071                       # Number of conditional branches incorrect
system.cpu07.branchPred.BTBLookups             130147                       # Number of BTB lookups
system.cpu07.branchPred.BTBHits                124181                       # Number of BTB hits
system.cpu07.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu07.branchPred.BTBHitPct           95.415953                       # BTB Hit Percentage
system.cpu07.branchPred.usedRAS                  2296                       # Number of times the RAS was used to get a target.
system.cpu07.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu07.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu07.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu07.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu07.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu07.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu07.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu07.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu07.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu07.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu07.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu07.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu07.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu07.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu07.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu07.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu07.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu07.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu07.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu07.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu07.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu07.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu07.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.inst_hits                          0                       # ITB inst hits
system.cpu07.dtb.inst_misses                        0                       # ITB inst misses
system.cpu07.dtb.read_hits                          0                       # DTB read hits
system.cpu07.dtb.read_misses                        0                       # DTB read misses
system.cpu07.dtb.write_hits                         0                       # DTB write hits
system.cpu07.dtb.write_misses                       0                       # DTB write misses
system.cpu07.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu07.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu07.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu07.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu07.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu07.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu07.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu07.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu07.dtb.read_accesses                      0                       # DTB read accesses
system.cpu07.dtb.write_accesses                     0                       # DTB write accesses
system.cpu07.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu07.dtb.hits                               0                       # DTB hits
system.cpu07.dtb.misses                             0                       # DTB misses
system.cpu07.dtb.accesses                           0                       # DTB accesses
system.cpu07.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu07.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu07.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu07.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu07.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu07.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu07.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu07.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu07.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu07.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu07.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu07.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu07.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu07.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu07.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu07.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu07.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu07.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu07.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu07.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu07.itb.walker.walks                       0                       # Table walker walks requested
system.cpu07.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.inst_hits                          0                       # ITB inst hits
system.cpu07.itb.inst_misses                        0                       # ITB inst misses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu07.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu07.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu07.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu07.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu07.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu07.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu07.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu07.itb.hits                               0                       # DTB hits
system.cpu07.itb.misses                             0                       # DTB misses
system.cpu07.itb.accesses                           0                       # DTB accesses
system.cpu07.numCycles                        2497479                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.fetch.icacheStallCycles           145838                       # Number of cycles fetch is stalled on an Icache miss
system.cpu07.fetch.Insts                      1466506                       # Number of instructions fetch has processed
system.cpu07.fetch.Branches                    177976                       # Number of branches that fetch encountered
system.cpu07.fetch.predictedBranches           126477                       # Number of branches that fetch has predicted taken
system.cpu07.fetch.Cycles                     2347629                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu07.fetch.SquashCycles                  3047                       # Number of cycles fetch has spent squashing
system.cpu07.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu07.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu07.fetch.CacheLines                  143993                       # Number of cache lines fetched
system.cpu07.fetch.IcacheSquashes                  61                       # Number of outstanding Icache misses that were squashed
system.cpu07.fetch.rateDist::samples          2494997                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::mean            0.595686                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::stdev           1.887062                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::0                2227206     89.27%     89.27% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::1                  26232      1.05%     90.32% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::2                  19505      0.78%     91.10% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::3                  19338      0.78%     91.88% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::4                  19512      0.78%     92.66% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::5                  18679      0.75%     93.41% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::6                  26459      1.06%     94.47% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::7                  71746      2.88%     97.34% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::8                  66320      2.66%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::total            2494997                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.branchRate                0.071262                       # Number of branch fetches per cycle
system.cpu07.fetch.rate                      0.587195                       # Number of inst fetches per cycle
system.cpu07.decode.IdleCycles                  71532                       # Number of cycles decode is idle
system.cpu07.decode.BlockedCycles             2239342                       # Number of cycles decode is blocked
system.cpu07.decode.RunCycles                   27478                       # Number of cycles decode is running
system.cpu07.decode.UnblockCycles              155150                       # Number of cycles decode is unblocking
system.cpu07.decode.SquashCycles                 1495                       # Number of cycles decode is squashing
system.cpu07.decode.BranchResolved               1921                       # Number of times decode resolved a branch
system.cpu07.decode.BranchMispred                  28                       # Number of times decode detected a branch misprediction
system.cpu07.decode.DecodedInsts              1429486                       # Number of instructions handled by decode
system.cpu07.decode.SquashedInsts                 106                       # Number of squashed instructions handled by decode
system.cpu07.rename.SquashCycles                 1495                       # Number of cycles rename is squashing
system.cpu07.rename.IdleCycles                  97664                       # Number of cycles rename is idle
system.cpu07.rename.BlockCycles               1606816                       # Number of cycles rename is blocking
system.cpu07.rename.serializeStallCycles        20310                       # count of cycles rename stalled for serializing inst
system.cpu07.rename.RunCycles                  124369                       # Number of cycles rename is running
system.cpu07.rename.UnblockCycles              644343                       # Number of cycles rename is unblocking
system.cpu07.rename.RenamedInsts              1420846                       # Number of instructions processed by rename
system.cpu07.rename.IQFullEvents               605819                       # Number of times rename has blocked due to IQ full
system.cpu07.rename.LQFullEvents                 2833                       # Number of times rename has blocked due to LQ full
system.cpu07.rename.RenamedOperands           2087116                       # Number of destination operands rename has renamed
system.cpu07.rename.RenameLookups             6974527                       # Number of register rename lookups that rename has made
system.cpu07.rename.int_rename_lookups        2228997                       # Number of integer rename lookups
system.cpu07.rename.CommittedMaps             2024265                       # Number of HB maps that are committed
system.cpu07.rename.UndoneMaps                  62851                       # Number of HB maps that are undone due to squashing
system.cpu07.rename.serializingInsts              486                       # count of serializing insts renamed
system.cpu07.rename.tempSerializingInsts          489                       # count of temporary serializing insts renamed
system.cpu07.rename.skidInsts                  915747                       # count of insts added to the skid buffer
system.cpu07.memDep0.insertedLoads             322528                       # Number of loads inserted to the mem dependence unit.
system.cpu07.memDep0.insertedStores             10073                       # Number of stores inserted to the mem dependence unit.
system.cpu07.memDep0.conflictingLoads            5234                       # Number of conflicting loads.
system.cpu07.memDep0.conflictingStores           5396                       # Number of conflicting stores.
system.cpu07.iq.iqInstsAdded                  1415365                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu07.iq.iqNonSpecInstsAdded               945                       # Number of non-speculative instructions added to the IQ
system.cpu07.iq.iqInstsIssued                 2393248                       # Number of instructions issued
system.cpu07.iq.iqSquashedInstsIssued            2381                       # Number of squashed instructions issued
system.cpu07.iq.iqSquashedInstsExamined         30919                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu07.iq.iqSquashedOperandsExamined       109261                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu07.iq.iqSquashedNonSpecRemoved           29                       # Number of squashed non-spec instructions that were removed
system.cpu07.iq.issued_per_cycle::samples      2494997                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::mean       0.959219                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::stdev      1.441797                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::0           1466760     58.79%     58.79% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::1            469103     18.80%     77.59% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::2            126843      5.08%     82.67% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::3             58705      2.35%     85.03% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::4            373586     14.97%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::total       2494997                       # Number of insts issued each cycle
system.cpu07.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntAlu                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntMult                    1    100.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatAdd                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCmp                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCvt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatMult                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatDiv                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatSqrt                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAddAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAlu                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMisc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMultAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShift                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShiftAcc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAdd               0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAlu               0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCmp               0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCvt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatDiv               0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMisc              0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMult              0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatSqrt              0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::MemRead                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::MemWrite                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IntAlu              867757     36.26%     36.26% # Type of FU issued
system.cpu07.iq.FU_type_0::IntMult             196612      8.22%     44.47% # Type of FU issued
system.cpu07.iq.FU_type_0::IntDiv                   0      0.00%     44.47% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatAdd                 0      0.00%     44.47% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCmp                 0      0.00%     44.47% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCvt                 0      0.00%     44.47% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatMult                0      0.00%     44.47% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatDiv                 0      0.00%     44.47% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatSqrt                0      0.00%     44.47% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAdd                  0      0.00%     44.47% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAddAcc               0      0.00%     44.47% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAlu                  0      0.00%     44.47% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCmp                  0      0.00%     44.47% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCvt                  0      0.00%     44.47% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMisc                 0      0.00%     44.47% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMult                 0      0.00%     44.47% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMultAcc              0      0.00%     44.47% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShift                0      0.00%     44.47% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShiftAcc             0      0.00%     44.47% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdSqrt                 0      0.00%     44.47% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAdd             0      0.00%     44.47% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAlu             0      0.00%     44.47% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCmp             0      0.00%     44.47% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCvt             0      0.00%     44.47% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatDiv             0      0.00%     44.47% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMisc            0      0.00%     44.47% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMult            0      0.00%     44.47% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     44.47% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatSqrt            0      0.00%     44.47% # Type of FU issued
system.cpu07.iq.FU_type_0::MemRead            1319083     55.12%     99.59% # Type of FU issued
system.cpu07.iq.FU_type_0::MemWrite              9796      0.41%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::total              2393248                       # Type of FU issued
system.cpu07.iq.rate                         0.958266                       # Inst issue rate
system.cpu07.iq.fu_busy_cnt                         1                       # FU busy when requested
system.cpu07.iq.fu_busy_rate                 0.000000                       # FU busy rate (busy events/executed inst)
system.cpu07.iq.int_inst_queue_reads          7283871                       # Number of integer instruction queue reads
system.cpu07.iq.int_inst_queue_writes         1447243                       # Number of integer instruction queue writes
system.cpu07.iq.int_inst_queue_wakeup_accesses      1393227                       # Number of integer instruction queue wakeup accesses
system.cpu07.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu07.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu07.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu07.iq.int_alu_accesses              2393249                       # Number of integer alu accesses
system.cpu07.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu07.iew.lsq.thread0.forwLoads             17                       # Number of loads that had data forwarded from stores
system.cpu07.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu07.iew.lsq.thread0.squashedLoads         3969                       # Number of loads squashed
system.cpu07.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu07.iew.lsq.thread0.memOrderViolation           14                       # Number of memory ordering violations
system.cpu07.iew.lsq.thread0.squashedStores          435                       # Number of stores squashed
system.cpu07.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu07.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu07.iew.lsq.thread0.rescheduledLoads          456                       # Number of loads that were rescheduled
system.cpu07.iew.lsq.thread0.cacheBlocked       999350                       # Number of times an access to memory failed due to the cache being blocked
system.cpu07.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu07.iew.iewSquashCycles                 1495                       # Number of cycles IEW is squashing
system.cpu07.iew.iewBlockCycles               1093054                       # Number of cycles IEW is blocking
system.cpu07.iew.iewUnblockCycles               65820                       # Number of cycles IEW is unblocking
system.cpu07.iew.iewDispatchedInsts           1416313                       # Number of instructions dispatched to IQ
system.cpu07.iew.iewDispSquashedInsts             100                       # Number of squashed instructions skipped by dispatch
system.cpu07.iew.iewDispLoadInsts              322528                       # Number of dispatched load instructions
system.cpu07.iew.iewDispStoreInsts              10073                       # Number of dispatched store instructions
system.cpu07.iew.iewDispNonSpecInsts              473                       # Number of dispatched non-speculative instructions
system.cpu07.iew.iewIQFullEvents                 2260                       # Number of times the IQ has become full, causing a stall
system.cpu07.iew.iewLSQFullEvents                 220                       # Number of times the LSQ has become full, causing a stall
system.cpu07.iew.memOrderViolationEvents           14                       # Number of memory order violations
system.cpu07.iew.predictedTakenIncorrect          970                       # Number of branches that were predicted taken incorrectly
system.cpu07.iew.predictedNotTakenIncorrect           78                       # Number of branches that were predicted not taken incorrectly
system.cpu07.iew.branchMispredicts               1048                       # Number of branch mispredicts detected at execute
system.cpu07.iew.iewExecutedInsts             2392767                       # Number of executed instructions
system.cpu07.iew.iewExecLoadInsts             1318688                       # Number of load instructions executed
system.cpu07.iew.iewExecSquashedInsts             477                       # Number of squashed instructions skipped in execute
system.cpu07.iew.exec_swp                           0                       # number of swp insts executed
system.cpu07.iew.exec_nop                           3                       # number of nop insts executed
system.cpu07.iew.exec_refs                    1328450                       # number of memory reference insts executed
system.cpu07.iew.exec_branches                 161787                       # Number of branches executed
system.cpu07.iew.exec_stores                     9762                       # Number of stores executed
system.cpu07.iew.exec_rate                   0.958073                       # Inst execution rate
system.cpu07.iew.wb_sent                      1393695                       # cumulative count of insts sent to commit
system.cpu07.iew.wb_count                     1393227                       # cumulative count of insts written-back
system.cpu07.iew.wb_producers                  966443                       # num instructions producing a value
system.cpu07.iew.wb_consumers                 1538719                       # num instructions consuming a value
system.cpu07.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu07.iew.wb_rate                     0.557853                       # insts written-back per cycle
system.cpu07.iew.wb_fanout                   0.628083                       # average fanout of values written-back
system.cpu07.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu07.commit.commitSquashedInsts         30895                       # The number of squashed insts skipped by commit
system.cpu07.commit.commitNonSpecStalls           916                       # The number of times commit has been forced to stall to communicate backwards
system.cpu07.commit.branchMispredicts            1043                       # The number of times a branch was mispredicted
system.cpu07.commit.committed_per_cycle::samples      2490187                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::mean     0.556340                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::stdev     1.369609                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::0      1930128     77.51%     77.51% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::1       239676      9.62%     87.13% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::2       132953      5.34%     92.47% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::3        72901      2.93%     95.40% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::4         1564      0.06%     95.46% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::5        81779      3.28%     98.75% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::6          952      0.04%     98.79% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::7         1629      0.07%     98.85% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::8        28605      1.15%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::total      2490187                       # Number of insts commited each cycle
system.cpu07.commit.committedInsts            1371910                       # Number of instructions committed
system.cpu07.commit.committedOps              1385391                       # Number of ops (including micro ops) committed
system.cpu07.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu07.commit.refs                       328197                       # Number of memory references committed
system.cpu07.commit.loads                      318559                       # Number of loads committed
system.cpu07.commit.membars                       453                       # Number of memory barriers committed
system.cpu07.commit.branches                   160366                       # Number of branches committed
system.cpu07.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu07.commit.int_insts                 1227264                       # Number of committed integer instructions.
system.cpu07.commit.function_calls               1346                       # Number of function calls committed.
system.cpu07.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu07.commit.op_class_0::IntAlu         860583     62.12%     62.12% # Class of committed instruction
system.cpu07.commit.op_class_0::IntMult        196611     14.19%     76.31% # Class of committed instruction
system.cpu07.commit.op_class_0::IntDiv              0      0.00%     76.31% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatAdd            0      0.00%     76.31% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCmp            0      0.00%     76.31% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCvt            0      0.00%     76.31% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatMult            0      0.00%     76.31% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatDiv            0      0.00%     76.31% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatSqrt            0      0.00%     76.31% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAdd             0      0.00%     76.31% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAddAcc            0      0.00%     76.31% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAlu             0      0.00%     76.31% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCmp             0      0.00%     76.31% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCvt             0      0.00%     76.31% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMisc            0      0.00%     76.31% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMult            0      0.00%     76.31% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMultAcc            0      0.00%     76.31% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShift            0      0.00%     76.31% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShiftAcc            0      0.00%     76.31% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdSqrt            0      0.00%     76.31% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAdd            0      0.00%     76.31% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAlu            0      0.00%     76.31% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCmp            0      0.00%     76.31% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCvt            0      0.00%     76.31% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatDiv            0      0.00%     76.31% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMisc            0      0.00%     76.31% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMult            0      0.00%     76.31% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.31% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.31% # Class of committed instruction
system.cpu07.commit.op_class_0::MemRead        318559     22.99%     99.30% # Class of committed instruction
system.cpu07.commit.op_class_0::MemWrite         9638      0.70%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::total         1385391                       # Class of committed instruction
system.cpu07.commit.bw_lim_events               28605                       # number cycles where commit BW limit reached
system.cpu07.rob.rob_reads                    3872096                       # The number of ROB reads
system.cpu07.rob.rob_writes                   2837411                       # The number of ROB writes
system.cpu07.timesIdled                            24                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu07.idleCycles                          2482                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu07.quiesceCycles                     404281                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu07.committedInsts                   1371910                       # Number of Instructions Simulated
system.cpu07.committedOps                     1385391                       # Number of Ops (including micro ops) Simulated
system.cpu07.cpi                             1.820439                       # CPI: Cycles Per Instruction
system.cpu07.cpi_total                       1.820439                       # CPI: Total CPI of All Threads
system.cpu07.ipc                             0.549318                       # IPC: Instructions Per Cycle
system.cpu07.ipc_total                       0.549318                       # IPC: Total IPC of All Threads
system.cpu07.int_regfile_reads                3390317                       # number of integer regfile reads
system.cpu07.int_regfile_writes               1087989                       # number of integer regfile writes
system.cpu07.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu07.cc_regfile_reads                 8137173                       # number of cc regfile reads
system.cpu07.cc_regfile_writes                 951702                       # number of cc regfile writes
system.cpu07.misc_regfile_reads                353432                       # number of misc regfile reads
system.cpu07.misc_regfile_writes                   79                       # number of misc regfile writes
system.cpu07.dcache.tags.replacements           65713                       # number of replacements
system.cpu07.dcache.tags.tagsinuse         783.171317                       # Cycle average of tags in use
system.cpu07.dcache.tags.total_refs            194099                       # Total number of references to valid blocks.
system.cpu07.dcache.tags.sampled_refs           66735                       # Sample count of references to valid blocks.
system.cpu07.dcache.tags.avg_refs            2.908504                       # Average number of references to valid blocks.
system.cpu07.dcache.tags.warmup_cycle       486474500                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.tags.occ_blocks::cpu07.data   783.171317                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_percent::cpu07.data     0.764816                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::total     0.764816                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_task_id_blocks::1024         1022                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::1          258                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::2          761                       # Occupied blocks per task id
system.cpu07.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu07.dcache.tags.tag_accesses          725436                       # Number of tag accesses
system.cpu07.dcache.tags.data_accesses         725436                       # Number of data accesses
system.cpu07.dcache.ReadReq_hits::cpu07.data       185524                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total        185524                       # number of ReadReq hits
system.cpu07.dcache.WriteReq_hits::cpu07.data         8568                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total         8568                       # number of WriteReq hits
system.cpu07.dcache.SoftPFReq_hits::cpu07.data            2                       # number of SoftPFReq hits
system.cpu07.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu07.dcache.LoadLockedReq_hits::cpu07.data            2                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total            2                       # number of LoadLockedReq hits
system.cpu07.dcache.StoreCondReq_hits::cpu07.data            1                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu07.dcache.demand_hits::cpu07.data       194092                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total         194092                       # number of demand (read+write) hits
system.cpu07.dcache.overall_hits::cpu07.data       194094                       # number of overall hits
system.cpu07.dcache.overall_hits::total        194094                       # number of overall hits
system.cpu07.dcache.ReadReq_misses::cpu07.data       134161                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total       134161                       # number of ReadReq misses
system.cpu07.dcache.WriteReq_misses::cpu07.data         1046                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total         1046                       # number of WriteReq misses
system.cpu07.dcache.SoftPFReq_misses::cpu07.data            3                       # number of SoftPFReq misses
system.cpu07.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu07.dcache.LoadLockedReq_misses::cpu07.data           19                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total           19                       # number of LoadLockedReq misses
system.cpu07.dcache.StoreCondReq_misses::cpu07.data            9                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total            9                       # number of StoreCondReq misses
system.cpu07.dcache.demand_misses::cpu07.data       135207                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total       135207                       # number of demand (read+write) misses
system.cpu07.dcache.overall_misses::cpu07.data       135210                       # number of overall misses
system.cpu07.dcache.overall_misses::total       135210                       # number of overall misses
system.cpu07.dcache.ReadReq_miss_latency::cpu07.data   8340807509                       # number of ReadReq miss cycles
system.cpu07.dcache.ReadReq_miss_latency::total   8340807509                       # number of ReadReq miss cycles
system.cpu07.dcache.WriteReq_miss_latency::cpu07.data     99540117                       # number of WriteReq miss cycles
system.cpu07.dcache.WriteReq_miss_latency::total     99540117                       # number of WriteReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_latency::cpu07.data       255433                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_latency::total       255433                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_latency::cpu07.data         8000                       # number of StoreCondReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_latency::total         8000                       # number of StoreCondReq miss cycles
system.cpu07.dcache.StoreCondFailReq_miss_latency::cpu07.data        97999                       # number of StoreCondFailReq miss cycles
system.cpu07.dcache.StoreCondFailReq_miss_latency::total        97999                       # number of StoreCondFailReq miss cycles
system.cpu07.dcache.demand_miss_latency::cpu07.data   8440347626                       # number of demand (read+write) miss cycles
system.cpu07.dcache.demand_miss_latency::total   8440347626                       # number of demand (read+write) miss cycles
system.cpu07.dcache.overall_miss_latency::cpu07.data   8440347626                       # number of overall miss cycles
system.cpu07.dcache.overall_miss_latency::total   8440347626                       # number of overall miss cycles
system.cpu07.dcache.ReadReq_accesses::cpu07.data       319685                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total       319685                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::cpu07.data         9614                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total         9614                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.SoftPFReq_accesses::cpu07.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu07.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::cpu07.data           21                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total           21                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::cpu07.data           10                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total           10                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.demand_accesses::cpu07.data       329299                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total       329299                       # number of demand (read+write) accesses
system.cpu07.dcache.overall_accesses::cpu07.data       329304                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total       329304                       # number of overall (read+write) accesses
system.cpu07.dcache.ReadReq_miss_rate::cpu07.data     0.419666                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_miss_rate::total     0.419666                       # miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_miss_rate::cpu07.data     0.108800                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_miss_rate::total     0.108800                       # miss rate for WriteReq accesses
system.cpu07.dcache.SoftPFReq_miss_rate::cpu07.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu07.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::cpu07.data     0.904762                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::total     0.904762                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::cpu07.data     0.900000                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::total     0.900000                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_miss_rate::cpu07.data     0.410590                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     0.410590                       # miss rate for demand accesses
system.cpu07.dcache.overall_miss_rate::cpu07.data     0.410593                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     0.410593                       # miss rate for overall accesses
system.cpu07.dcache.ReadReq_avg_miss_latency::cpu07.data 62170.135203                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_miss_latency::total 62170.135203                       # average ReadReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::cpu07.data 95162.635755                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::total 95162.635755                       # average WriteReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::cpu07.data 13443.842105                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::total 13443.842105                       # average LoadLockedReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::cpu07.data   888.888889                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::total   888.888889                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondFailReq_avg_miss_latency::cpu07.data          inf                       # average StoreCondFailReq miss latency
system.cpu07.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu07.dcache.demand_avg_miss_latency::cpu07.data 62425.374618                       # average overall miss latency
system.cpu07.dcache.demand_avg_miss_latency::total 62425.374618                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::cpu07.data 62423.989542                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::total 62423.989542                       # average overall miss latency
system.cpu07.dcache.blocked_cycles::no_mshrs      2202181                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets          397                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_mshrs           66583                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_mshrs    33.074223                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets          397                       # average number of cycles each access was blocked
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.writebacks::writebacks         2040                       # number of writebacks
system.cpu07.dcache.writebacks::total            2040                       # number of writebacks
system.cpu07.dcache.ReadReq_mshr_hits::cpu07.data        67941                       # number of ReadReq MSHR hits
system.cpu07.dcache.ReadReq_mshr_hits::total        67941                       # number of ReadReq MSHR hits
system.cpu07.dcache.WriteReq_mshr_hits::cpu07.data          527                       # number of WriteReq MSHR hits
system.cpu07.dcache.WriteReq_mshr_hits::total          527                       # number of WriteReq MSHR hits
system.cpu07.dcache.demand_mshr_hits::cpu07.data        68468                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.demand_mshr_hits::total        68468                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.overall_mshr_hits::cpu07.data        68468                       # number of overall MSHR hits
system.cpu07.dcache.overall_mshr_hits::total        68468                       # number of overall MSHR hits
system.cpu07.dcache.ReadReq_mshr_misses::cpu07.data        66220                       # number of ReadReq MSHR misses
system.cpu07.dcache.ReadReq_mshr_misses::total        66220                       # number of ReadReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_misses::cpu07.data          519                       # number of WriteReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_misses::total          519                       # number of WriteReq MSHR misses
system.cpu07.dcache.SoftPFReq_mshr_misses::cpu07.data            2                       # number of SoftPFReq MSHR misses
system.cpu07.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu07.dcache.LoadLockedReq_mshr_misses::cpu07.data           19                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.LoadLockedReq_mshr_misses::total           19                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.StoreCondReq_mshr_misses::cpu07.data            9                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.StoreCondReq_mshr_misses::total            9                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.demand_mshr_misses::cpu07.data        66739                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.demand_mshr_misses::total        66739                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.overall_mshr_misses::cpu07.data        66741                       # number of overall MSHR misses
system.cpu07.dcache.overall_mshr_misses::total        66741                       # number of overall MSHR misses
system.cpu07.dcache.ReadReq_mshr_miss_latency::cpu07.data   4590246243                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_latency::total   4590246243                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_latency::cpu07.data     51823117                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_latency::total     51823117                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.SoftPFReq_mshr_miss_latency::cpu07.data         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu07.dcache.SoftPFReq_mshr_miss_latency::total         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency::cpu07.data       216067                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency::total       216067                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_latency::cpu07.data         5000                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_latency::total         5000                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.StoreCondFailReq_mshr_miss_latency::cpu07.data        86501                       # number of StoreCondFailReq MSHR miss cycles
system.cpu07.dcache.StoreCondFailReq_mshr_miss_latency::total        86501                       # number of StoreCondFailReq MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_latency::cpu07.data   4642069360                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_latency::total   4642069360                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_latency::cpu07.data   4642074360                       # number of overall MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_latency::total   4642074360                       # number of overall MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_rate::cpu07.data     0.207141                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_miss_rate::total     0.207141                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::cpu07.data     0.053984                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::total     0.053984                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.SoftPFReq_mshr_miss_rate::cpu07.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu07.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::cpu07.data     0.904762                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::total     0.904762                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::cpu07.data     0.900000                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::total     0.900000                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_mshr_miss_rate::cpu07.data     0.202670                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_miss_rate::total     0.202670                       # mshr miss rate for demand accesses
system.cpu07.dcache.overall_mshr_miss_rate::cpu07.data     0.202673                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_miss_rate::total     0.202673                       # mshr miss rate for overall accesses
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency::cpu07.data 69318.125083                       # average ReadReq mshr miss latency
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency::total 69318.125083                       # average ReadReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency::cpu07.data 99851.863198                       # average WriteReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency::total 99851.863198                       # average WriteReq mshr miss latency
system.cpu07.dcache.SoftPFReq_avg_mshr_miss_latency::cpu07.data         2500                       # average SoftPFReq mshr miss latency
system.cpu07.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu07.data 11371.947368                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11371.947368                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency::cpu07.data   555.555556                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency::total   555.555556                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu07.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu07.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency::cpu07.data 69555.572604                       # average overall mshr miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency::total 69555.572604                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency::cpu07.data 69553.563177                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency::total 69553.563177                       # average overall mshr miss latency
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.tags.replacements               0                       # number of replacements
system.cpu07.icache.tags.tagsinuse          43.924104                       # Cycle average of tags in use
system.cpu07.icache.tags.total_refs            143928                       # Total number of references to valid blocks.
system.cpu07.icache.tags.sampled_refs              54                       # Sample count of references to valid blocks.
system.cpu07.icache.tags.avg_refs         2665.333333                       # Average number of references to valid blocks.
system.cpu07.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.tags.occ_blocks::cpu07.inst    43.924104                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_percent::cpu07.inst     0.085789                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::total     0.085789                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_task_id_blocks::1024           54                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::3           51                       # Occupied blocks per task id
system.cpu07.icache.tags.occ_task_id_percent::1024     0.105469                       # Percentage of cache occupancy per task id
system.cpu07.icache.tags.tag_accesses          288040                       # Number of tag accesses
system.cpu07.icache.tags.data_accesses         288040                       # Number of data accesses
system.cpu07.icache.ReadReq_hits::cpu07.inst       143928                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total        143928                       # number of ReadReq hits
system.cpu07.icache.demand_hits::cpu07.inst       143928                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total         143928                       # number of demand (read+write) hits
system.cpu07.icache.overall_hits::cpu07.inst       143928                       # number of overall hits
system.cpu07.icache.overall_hits::total        143928                       # number of overall hits
system.cpu07.icache.ReadReq_misses::cpu07.inst           65                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total           65                       # number of ReadReq misses
system.cpu07.icache.demand_misses::cpu07.inst           65                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total           65                       # number of demand (read+write) misses
system.cpu07.icache.overall_misses::cpu07.inst           65                       # number of overall misses
system.cpu07.icache.overall_misses::total           65                       # number of overall misses
system.cpu07.icache.ReadReq_miss_latency::cpu07.inst      2662487                       # number of ReadReq miss cycles
system.cpu07.icache.ReadReq_miss_latency::total      2662487                       # number of ReadReq miss cycles
system.cpu07.icache.demand_miss_latency::cpu07.inst      2662487                       # number of demand (read+write) miss cycles
system.cpu07.icache.demand_miss_latency::total      2662487                       # number of demand (read+write) miss cycles
system.cpu07.icache.overall_miss_latency::cpu07.inst      2662487                       # number of overall miss cycles
system.cpu07.icache.overall_miss_latency::total      2662487                       # number of overall miss cycles
system.cpu07.icache.ReadReq_accesses::cpu07.inst       143993                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total       143993                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.demand_accesses::cpu07.inst       143993                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total       143993                       # number of demand (read+write) accesses
system.cpu07.icache.overall_accesses::cpu07.inst       143993                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total       143993                       # number of overall (read+write) accesses
system.cpu07.icache.ReadReq_miss_rate::cpu07.inst     0.000451                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_miss_rate::total     0.000451                       # miss rate for ReadReq accesses
system.cpu07.icache.demand_miss_rate::cpu07.inst     0.000451                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     0.000451                       # miss rate for demand accesses
system.cpu07.icache.overall_miss_rate::cpu07.inst     0.000451                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     0.000451                       # miss rate for overall accesses
system.cpu07.icache.ReadReq_avg_miss_latency::cpu07.inst 40961.338462                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_miss_latency::total 40961.338462                       # average ReadReq miss latency
system.cpu07.icache.demand_avg_miss_latency::cpu07.inst 40961.338462                       # average overall miss latency
system.cpu07.icache.demand_avg_miss_latency::total 40961.338462                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::cpu07.inst 40961.338462                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::total 40961.338462                       # average overall miss latency
system.cpu07.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.ReadReq_mshr_hits::cpu07.inst           11                       # number of ReadReq MSHR hits
system.cpu07.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu07.icache.demand_mshr_hits::cpu07.inst           11                       # number of demand (read+write) MSHR hits
system.cpu07.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu07.icache.overall_mshr_hits::cpu07.inst           11                       # number of overall MSHR hits
system.cpu07.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu07.icache.ReadReq_mshr_misses::cpu07.inst           54                       # number of ReadReq MSHR misses
system.cpu07.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu07.icache.demand_mshr_misses::cpu07.inst           54                       # number of demand (read+write) MSHR misses
system.cpu07.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu07.icache.overall_mshr_misses::cpu07.inst           54                       # number of overall MSHR misses
system.cpu07.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu07.icache.ReadReq_mshr_miss_latency::cpu07.inst      2353511                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_latency::total      2353511                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_latency::cpu07.inst      2353511                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_latency::total      2353511                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_latency::cpu07.inst      2353511                       # number of overall MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_latency::total      2353511                       # number of overall MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_rate::cpu07.inst     0.000375                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_miss_rate::total     0.000375                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.demand_mshr_miss_rate::cpu07.inst     0.000375                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_miss_rate::total     0.000375                       # mshr miss rate for demand accesses
system.cpu07.icache.overall_mshr_miss_rate::cpu07.inst     0.000375                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_miss_rate::total     0.000375                       # mshr miss rate for overall accesses
system.cpu07.icache.ReadReq_avg_mshr_miss_latency::cpu07.inst 43583.537037                       # average ReadReq mshr miss latency
system.cpu07.icache.ReadReq_avg_mshr_miss_latency::total 43583.537037                       # average ReadReq mshr miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency::cpu07.inst 43583.537037                       # average overall mshr miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency::total 43583.537037                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency::cpu07.inst 43583.537037                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency::total 43583.537037                       # average overall mshr miss latency
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.branchPred.lookups                177776                       # Number of BP lookups
system.cpu08.branchPred.condPredicted          173508                       # Number of conditional branches predicted
system.cpu08.branchPred.condIncorrect            1060                       # Number of conditional branches incorrect
system.cpu08.branchPred.BTBLookups             129597                       # Number of BTB lookups
system.cpu08.branchPred.BTBHits                124065                       # Number of BTB hits
system.cpu08.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu08.branchPred.BTBHitPct           95.731383                       # BTB Hit Percentage
system.cpu08.branchPred.usedRAS                  2282                       # Number of times the RAS was used to get a target.
system.cpu08.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu08.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu08.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu08.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu08.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu08.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu08.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu08.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu08.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu08.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu08.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu08.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu08.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu08.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu08.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu08.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu08.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu08.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu08.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu08.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu08.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu08.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu08.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.inst_hits                          0                       # ITB inst hits
system.cpu08.dtb.inst_misses                        0                       # ITB inst misses
system.cpu08.dtb.read_hits                          0                       # DTB read hits
system.cpu08.dtb.read_misses                        0                       # DTB read misses
system.cpu08.dtb.write_hits                         0                       # DTB write hits
system.cpu08.dtb.write_misses                       0                       # DTB write misses
system.cpu08.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu08.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu08.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu08.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu08.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu08.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu08.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu08.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu08.dtb.read_accesses                      0                       # DTB read accesses
system.cpu08.dtb.write_accesses                     0                       # DTB write accesses
system.cpu08.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu08.dtb.hits                               0                       # DTB hits
system.cpu08.dtb.misses                             0                       # DTB misses
system.cpu08.dtb.accesses                           0                       # DTB accesses
system.cpu08.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu08.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu08.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu08.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu08.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu08.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu08.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu08.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu08.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu08.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu08.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu08.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu08.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu08.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu08.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu08.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu08.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu08.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu08.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu08.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu08.itb.walker.walks                       0                       # Table walker walks requested
system.cpu08.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.inst_hits                          0                       # ITB inst hits
system.cpu08.itb.inst_misses                        0                       # ITB inst misses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu08.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu08.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu08.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu08.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu08.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu08.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu08.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu08.itb.hits                               0                       # DTB hits
system.cpu08.itb.misses                             0                       # DTB misses
system.cpu08.itb.accesses                           0                       # DTB accesses
system.cpu08.numCycles                        2496847                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.fetch.icacheStallCycles           145762                       # Number of cycles fetch is stalled on an Icache miss
system.cpu08.fetch.Insts                      1465588                       # Number of instructions fetch has processed
system.cpu08.fetch.Branches                    177776                       # Number of branches that fetch encountered
system.cpu08.fetch.predictedBranches           126347                       # Number of branches that fetch has predicted taken
system.cpu08.fetch.Cycles                     2347058                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu08.fetch.SquashCycles                  3025                       # Number of cycles fetch has spent squashing
system.cpu08.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu08.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu08.fetch.CacheLines                  143931                       # Number of cache lines fetched
system.cpu08.fetch.IcacheSquashes                  59                       # Number of outstanding Icache misses that were squashed
system.cpu08.fetch.rateDist::samples          2494339                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::mean            0.595444                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::stdev           1.886635                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::0                2226685     89.27%     89.27% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::1                  26252      1.05%     90.32% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::2                  19474      0.78%     91.10% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::3                  19362      0.78%     91.88% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::4                  19517      0.78%     92.66% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::5                  18577      0.74%     93.41% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::6                  26507      1.06%     94.47% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::7                  71761      2.88%     97.35% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::8                  66204      2.65%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::total            2494339                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.branchRate                0.071200                       # Number of branch fetches per cycle
system.cpu08.fetch.rate                      0.586975                       # Number of inst fetches per cycle
system.cpu08.decode.IdleCycles                  71463                       # Number of cycles decode is idle
system.cpu08.decode.BlockedCycles             2238881                       # Number of cycles decode is blocked
system.cpu08.decode.RunCycles                   27422                       # Number of cycles decode is running
system.cpu08.decode.UnblockCycles              155090                       # Number of cycles decode is unblocking
system.cpu08.decode.SquashCycles                 1483                       # Number of cycles decode is squashing
system.cpu08.decode.BranchResolved               1905                       # Number of times decode resolved a branch
system.cpu08.decode.BranchMispred                  29                       # Number of times decode detected a branch misprediction
system.cpu08.decode.DecodedInsts              1428618                       # Number of instructions handled by decode
system.cpu08.decode.SquashedInsts                 121                       # Number of squashed instructions handled by decode
system.cpu08.rename.SquashCycles                 1483                       # Number of cycles rename is squashing
system.cpu08.rename.IdleCycles                  97513                       # Number of cycles rename is idle
system.cpu08.rename.BlockCycles               1606852                       # Number of cycles rename is blocking
system.cpu08.rename.serializeStallCycles        19699                       # count of cycles rename stalled for serializing inst
system.cpu08.rename.RunCycles                  124240                       # Number of cycles rename is running
system.cpu08.rename.UnblockCycles              644552                       # Number of cycles rename is unblocking
system.cpu08.rename.RenamedInsts              1420075                       # Number of instructions processed by rename
system.cpu08.rename.IQFullEvents               605839                       # Number of times rename has blocked due to IQ full
system.cpu08.rename.LQFullEvents                 2981                       # Number of times rename has blocked due to LQ full
system.cpu08.rename.RenamedOperands           2085926                       # Number of destination operands rename has renamed
system.cpu08.rename.RenameLookups             6970834                       # Number of register rename lookups that rename has made
system.cpu08.rename.int_rename_lookups        2227993                       # Number of integer rename lookups
system.cpu08.rename.CommittedMaps             2022936                       # Number of HB maps that are committed
system.cpu08.rename.UndoneMaps                  62975                       # Number of HB maps that are undone due to squashing
system.cpu08.rename.serializingInsts              467                       # count of serializing insts renamed
system.cpu08.rename.tempSerializingInsts          469                       # count of temporary serializing insts renamed
system.cpu08.rename.skidInsts                  915543                       # count of insts added to the skid buffer
system.cpu08.memDep0.insertedLoads             322453                       # Number of loads inserted to the mem dependence unit.
system.cpu08.memDep0.insertedStores             10046                       # Number of stores inserted to the mem dependence unit.
system.cpu08.memDep0.conflictingLoads            5249                       # Number of conflicting loads.
system.cpu08.memDep0.conflictingStores           5406                       # Number of conflicting stores.
system.cpu08.iq.iqInstsAdded                  1414728                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu08.iq.iqNonSpecInstsAdded               918                       # Number of non-speculative instructions added to the IQ
system.cpu08.iq.iqInstsIssued                 2392640                       # Number of instructions issued
system.cpu08.iq.iqSquashedInstsIssued            2381                       # Number of squashed instructions issued
system.cpu08.iq.iqSquashedInstsExamined         30955                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu08.iq.iqSquashedOperandsExamined       109341                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu08.iq.iqSquashedNonSpecRemoved           16                       # Number of squashed non-spec instructions that were removed
system.cpu08.iq.issued_per_cycle::samples      2494339                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::mean       0.959228                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::stdev      1.442026                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::0           1466730     58.80%     58.80% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::1            468465     18.78%     77.58% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::2            126975      5.09%     82.67% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::3             58451      2.34%     85.02% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::4            373718     14.98%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::total       2494339                       # Number of insts issued each cycle
system.cpu08.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntAlu                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntMult                    1    100.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatAdd                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCmp                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCvt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatMult                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatDiv                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatSqrt                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAddAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAlu                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMisc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMultAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShift                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShiftAcc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAdd               0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAlu               0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCmp               0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCvt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatDiv               0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMisc              0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMult              0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatSqrt              0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::MemRead                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::MemWrite                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IntAlu              867174     36.24%     36.24% # Type of FU issued
system.cpu08.iq.FU_type_0::IntMult             196612      8.22%     44.46% # Type of FU issued
system.cpu08.iq.FU_type_0::IntDiv                   0      0.00%     44.46% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatAdd                 0      0.00%     44.46% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCmp                 0      0.00%     44.46% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCvt                 0      0.00%     44.46% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatMult                0      0.00%     44.46% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatDiv                 0      0.00%     44.46% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatSqrt                0      0.00%     44.46% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAdd                  0      0.00%     44.46% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAddAcc               0      0.00%     44.46% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAlu                  0      0.00%     44.46% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCmp                  0      0.00%     44.46% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCvt                  0      0.00%     44.46% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMisc                 0      0.00%     44.46% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMult                 0      0.00%     44.46% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMultAcc              0      0.00%     44.46% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShift                0      0.00%     44.46% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShiftAcc             0      0.00%     44.46% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdSqrt                 0      0.00%     44.46% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAdd             0      0.00%     44.46% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAlu             0      0.00%     44.46% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCmp             0      0.00%     44.46% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCvt             0      0.00%     44.46% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatDiv             0      0.00%     44.46% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMisc            0      0.00%     44.46% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMult            0      0.00%     44.46% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     44.46% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatSqrt            0      0.00%     44.46% # Type of FU issued
system.cpu08.iq.FU_type_0::MemRead            1319072     55.13%     99.59% # Type of FU issued
system.cpu08.iq.FU_type_0::MemWrite              9782      0.41%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::total              2392640                       # Type of FU issued
system.cpu08.iq.rate                         0.958265                       # Inst issue rate
system.cpu08.iq.fu_busy_cnt                         1                       # FU busy when requested
system.cpu08.iq.fu_busy_rate                 0.000000                       # FU busy rate (busy events/executed inst)
system.cpu08.iq.int_inst_queue_reads          7281997                       # Number of integer instruction queue reads
system.cpu08.iq.int_inst_queue_writes         1446611                       # Number of integer instruction queue writes
system.cpu08.iq.int_inst_queue_wakeup_accesses      1392562                       # Number of integer instruction queue wakeup accesses
system.cpu08.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu08.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu08.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu08.iq.int_alu_accesses              2392641                       # Number of integer alu accesses
system.cpu08.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu08.iew.lsq.thread0.forwLoads             18                       # Number of loads that had data forwarded from stores
system.cpu08.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu08.iew.lsq.thread0.squashedLoads         3977                       # Number of loads squashed
system.cpu08.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu08.iew.lsq.thread0.memOrderViolation           10                       # Number of memory ordering violations
system.cpu08.iew.lsq.thread0.squashedStores          411                       # Number of stores squashed
system.cpu08.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu08.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu08.iew.lsq.thread0.rescheduledLoads          458                       # Number of loads that were rescheduled
system.cpu08.iew.lsq.thread0.cacheBlocked       999414                       # Number of times an access to memory failed due to the cache being blocked
system.cpu08.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu08.iew.iewSquashCycles                 1483                       # Number of cycles IEW is squashing
system.cpu08.iew.iewBlockCycles               1093962                       # Number of cycles IEW is blocking
system.cpu08.iew.iewUnblockCycles               65901                       # Number of cycles IEW is unblocking
system.cpu08.iew.iewDispatchedInsts           1415649                       # Number of instructions dispatched to IQ
system.cpu08.iew.iewDispSquashedInsts              34                       # Number of squashed instructions skipped by dispatch
system.cpu08.iew.iewDispLoadInsts              322453                       # Number of dispatched load instructions
system.cpu08.iew.iewDispStoreInsts              10046                       # Number of dispatched store instructions
system.cpu08.iew.iewDispNonSpecInsts              454                       # Number of dispatched non-speculative instructions
system.cpu08.iew.iewIQFullEvents                 2209                       # Number of times the IQ has become full, causing a stall
system.cpu08.iew.iewLSQFullEvents                 362                       # Number of times the LSQ has become full, causing a stall
system.cpu08.iew.memOrderViolationEvents           10                       # Number of memory order violations
system.cpu08.iew.predictedTakenIncorrect          968                       # Number of branches that were predicted taken incorrectly
system.cpu08.iew.predictedNotTakenIncorrect           67                       # Number of branches that were predicted not taken incorrectly
system.cpu08.iew.branchMispredicts               1035                       # Number of branch mispredicts detected at execute
system.cpu08.iew.iewExecutedInsts             2392171                       # Number of executed instructions
system.cpu08.iew.iewExecLoadInsts             1318677                       # Number of load instructions executed
system.cpu08.iew.iewExecSquashedInsts             465                       # Number of squashed instructions skipped in execute
system.cpu08.iew.exec_swp                           0                       # number of swp insts executed
system.cpu08.iew.exec_nop                           3                       # number of nop insts executed
system.cpu08.iew.exec_refs                    1328428                       # number of memory reference insts executed
system.cpu08.iew.exec_branches                 161618                       # Number of branches executed
system.cpu08.iew.exec_stores                     9751                       # Number of stores executed
system.cpu08.iew.exec_rate                   0.958077                       # Inst execution rate
system.cpu08.iew.wb_sent                      1393031                       # cumulative count of insts sent to commit
system.cpu08.iew.wb_count                     1392562                       # cumulative count of insts written-back
system.cpu08.iew.wb_producers                  966123                       # num instructions producing a value
system.cpu08.iew.wb_consumers                 1537959                       # num instructions consuming a value
system.cpu08.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu08.iew.wb_rate                     0.557728                       # insts written-back per cycle
system.cpu08.iew.wb_fanout                   0.628185                       # average fanout of values written-back
system.cpu08.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu08.commit.commitSquashedInsts         30861                       # The number of squashed insts skipped by commit
system.cpu08.commit.commitNonSpecStalls           902                       # The number of times commit has been forced to stall to communicate backwards
system.cpu08.commit.branchMispredicts            1031                       # The number of times a branch was mispredicted
system.cpu08.commit.committed_per_cycle::samples      2489537                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::mean     0.556204                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::stdev     1.369418                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::0      1929679     77.51%     77.51% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::1       239667      9.63%     87.14% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::2       132905      5.34%     92.48% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::3        72838      2.93%     95.40% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::4         1537      0.06%     95.46% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::5        81686      3.28%     98.75% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::6         1006      0.04%     98.79% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::7         1666      0.07%     98.85% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::8        28553      1.15%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::total      2489537                       # Number of insts commited each cycle
system.cpu08.commit.committedInsts            1371190                       # Number of instructions committed
system.cpu08.commit.committedOps              1384691                       # Number of ops (including micro ops) committed
system.cpu08.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu08.commit.refs                       328111                       # Number of memory references committed
system.cpu08.commit.loads                      318476                       # Number of loads committed
system.cpu08.commit.membars                       454                       # Number of memory barriers committed
system.cpu08.commit.branches                   160185                       # Number of branches committed
system.cpu08.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu08.commit.int_insts                 1226748                       # Number of committed integer instructions.
system.cpu08.commit.function_calls               1348                       # Number of function calls committed.
system.cpu08.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu08.commit.op_class_0::IntAlu         859969     62.11%     62.11% # Class of committed instruction
system.cpu08.commit.op_class_0::IntMult        196611     14.20%     76.30% # Class of committed instruction
system.cpu08.commit.op_class_0::IntDiv              0      0.00%     76.30% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatAdd            0      0.00%     76.30% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCmp            0      0.00%     76.30% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCvt            0      0.00%     76.30% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatMult            0      0.00%     76.30% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatDiv            0      0.00%     76.30% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatSqrt            0      0.00%     76.30% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAdd             0      0.00%     76.30% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAddAcc            0      0.00%     76.30% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAlu             0      0.00%     76.30% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCmp             0      0.00%     76.30% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCvt             0      0.00%     76.30% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMisc            0      0.00%     76.30% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMult            0      0.00%     76.30% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMultAcc            0      0.00%     76.30% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShift            0      0.00%     76.30% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShiftAcc            0      0.00%     76.30% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdSqrt            0      0.00%     76.30% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAdd            0      0.00%     76.30% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAlu            0      0.00%     76.30% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCmp            0      0.00%     76.30% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCvt            0      0.00%     76.30% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatDiv            0      0.00%     76.30% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMisc            0      0.00%     76.30% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMult            0      0.00%     76.30% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.30% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.30% # Class of committed instruction
system.cpu08.commit.op_class_0::MemRead        318476     23.00%     99.30% # Class of committed instruction
system.cpu08.commit.op_class_0::MemWrite         9635      0.70%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::total         1384691                       # Class of committed instruction
system.cpu08.commit.bw_lim_events               28553                       # number cycles where commit BW limit reached
system.cpu08.rob.rob_reads                    3870751                       # The number of ROB reads
system.cpu08.rob.rob_writes                   2836011                       # The number of ROB writes
system.cpu08.timesIdled                            24                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu08.idleCycles                          2508                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu08.quiesceCycles                     404913                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu08.committedInsts                   1371190                       # Number of Instructions Simulated
system.cpu08.committedOps                     1384691                       # Number of Ops (including micro ops) Simulated
system.cpu08.cpi                             1.820934                       # CPI: Cycles Per Instruction
system.cpu08.cpi_total                       1.820934                       # CPI: Total CPI of All Threads
system.cpu08.ipc                             0.549169                       # IPC: Instructions Per Cycle
system.cpu08.ipc_total                       0.549169                       # IPC: Total IPC of All Threads
system.cpu08.int_regfile_reads                3389566                       # number of integer regfile reads
system.cpu08.int_regfile_writes               1087741                       # number of integer regfile writes
system.cpu08.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu08.cc_regfile_reads                 8135100                       # number of cc regfile reads
system.cpu08.cc_regfile_writes                 950763                       # number of cc regfile writes
system.cpu08.misc_regfile_reads                353325                       # number of misc regfile reads
system.cpu08.misc_regfile_writes                   14                       # number of misc regfile writes
system.cpu08.dcache.tags.replacements           65712                       # number of replacements
system.cpu08.dcache.tags.tagsinuse         782.887576                       # Cycle average of tags in use
system.cpu08.dcache.tags.total_refs            194051                       # Total number of references to valid blocks.
system.cpu08.dcache.tags.sampled_refs           66734                       # Sample count of references to valid blocks.
system.cpu08.dcache.tags.avg_refs            2.907828                       # Average number of references to valid blocks.
system.cpu08.dcache.tags.warmup_cycle       486607500                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.tags.occ_blocks::cpu08.data   782.887576                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_percent::cpu08.data     0.764539                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::total     0.764539                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_task_id_blocks::1024         1022                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::1          258                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::2          761                       # Occupied blocks per task id
system.cpu08.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu08.dcache.tags.tag_accesses          725272                       # Number of tag accesses
system.cpu08.dcache.tags.data_accesses         725272                       # Number of data accesses
system.cpu08.dcache.ReadReq_hits::cpu08.data       185461                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total        185461                       # number of ReadReq hits
system.cpu08.dcache.WriteReq_hits::cpu08.data         8583                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total         8583                       # number of WriteReq hits
system.cpu08.dcache.SoftPFReq_hits::cpu08.data            2                       # number of SoftPFReq hits
system.cpu08.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu08.dcache.demand_hits::cpu08.data       194044                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total         194044                       # number of demand (read+write) hits
system.cpu08.dcache.overall_hits::cpu08.data       194046                       # number of overall hits
system.cpu08.dcache.overall_hits::total        194046                       # number of overall hits
system.cpu08.dcache.ReadReq_misses::cpu08.data       134164                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total       134164                       # number of ReadReq misses
system.cpu08.dcache.WriteReq_misses::cpu08.data         1046                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total         1046                       # number of WriteReq misses
system.cpu08.dcache.SoftPFReq_misses::cpu08.data            3                       # number of SoftPFReq misses
system.cpu08.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu08.dcache.LoadLockedReq_misses::cpu08.data            3                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu08.dcache.StoreCondReq_misses::cpu08.data            3                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu08.dcache.demand_misses::cpu08.data       135210                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total       135210                       # number of demand (read+write) misses
system.cpu08.dcache.overall_misses::cpu08.data       135213                       # number of overall misses
system.cpu08.dcache.overall_misses::total       135213                       # number of overall misses
system.cpu08.dcache.ReadReq_miss_latency::cpu08.data   8338251829                       # number of ReadReq miss cycles
system.cpu08.dcache.ReadReq_miss_latency::total   8338251829                       # number of ReadReq miss cycles
system.cpu08.dcache.WriteReq_miss_latency::cpu08.data    100053873                       # number of WriteReq miss cycles
system.cpu08.dcache.WriteReq_miss_latency::total    100053873                       # number of WriteReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_latency::cpu08.data        22000                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_latency::total        22000                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_latency::cpu08.data        34000                       # number of StoreCondReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_latency::total        34000                       # number of StoreCondReq miss cycles
system.cpu08.dcache.demand_miss_latency::cpu08.data   8438305702                       # number of demand (read+write) miss cycles
system.cpu08.dcache.demand_miss_latency::total   8438305702                       # number of demand (read+write) miss cycles
system.cpu08.dcache.overall_miss_latency::cpu08.data   8438305702                       # number of overall miss cycles
system.cpu08.dcache.overall_miss_latency::total   8438305702                       # number of overall miss cycles
system.cpu08.dcache.ReadReq_accesses::cpu08.data       319625                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total       319625                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::cpu08.data         9629                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total         9629                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.SoftPFReq_accesses::cpu08.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu08.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::cpu08.data            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::cpu08.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.demand_accesses::cpu08.data       329254                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total       329254                       # number of demand (read+write) accesses
system.cpu08.dcache.overall_accesses::cpu08.data       329259                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total       329259                       # number of overall (read+write) accesses
system.cpu08.dcache.ReadReq_miss_rate::cpu08.data     0.419754                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_miss_rate::total     0.419754                       # miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_miss_rate::cpu08.data     0.108630                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_miss_rate::total     0.108630                       # miss rate for WriteReq accesses
system.cpu08.dcache.SoftPFReq_miss_rate::cpu08.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu08.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::cpu08.data            1                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::cpu08.data            1                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_miss_rate::cpu08.data     0.410656                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     0.410656                       # miss rate for demand accesses
system.cpu08.dcache.overall_miss_rate::cpu08.data     0.410658                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     0.410658                       # miss rate for overall accesses
system.cpu08.dcache.ReadReq_avg_miss_latency::cpu08.data 62149.696111                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_miss_latency::total 62149.696111                       # average ReadReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::cpu08.data 95653.798279                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::total 95653.798279                       # average WriteReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::cpu08.data  7333.333333                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::total  7333.333333                       # average LoadLockedReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::cpu08.data 11333.333333                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::total 11333.333333                       # average StoreCondReq miss latency
system.cpu08.dcache.demand_avg_miss_latency::cpu08.data 62408.887671                       # average overall miss latency
system.cpu08.dcache.demand_avg_miss_latency::total 62408.887671                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::cpu08.data 62407.502992                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::total 62407.502992                       # average overall miss latency
system.cpu08.dcache.blocked_cycles::no_mshrs      2200471                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets          368                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_mshrs           66583                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_mshrs    33.048541                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets          368                       # average number of cycles each access was blocked
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.writebacks::writebacks         2034                       # number of writebacks
system.cpu08.dcache.writebacks::total            2034                       # number of writebacks
system.cpu08.dcache.ReadReq_mshr_hits::cpu08.data        67945                       # number of ReadReq MSHR hits
system.cpu08.dcache.ReadReq_mshr_hits::total        67945                       # number of ReadReq MSHR hits
system.cpu08.dcache.WriteReq_mshr_hits::cpu08.data          527                       # number of WriteReq MSHR hits
system.cpu08.dcache.WriteReq_mshr_hits::total          527                       # number of WriteReq MSHR hits
system.cpu08.dcache.demand_mshr_hits::cpu08.data        68472                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.demand_mshr_hits::total        68472                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.overall_mshr_hits::cpu08.data        68472                       # number of overall MSHR hits
system.cpu08.dcache.overall_mshr_hits::total        68472                       # number of overall MSHR hits
system.cpu08.dcache.ReadReq_mshr_misses::cpu08.data        66219                       # number of ReadReq MSHR misses
system.cpu08.dcache.ReadReq_mshr_misses::total        66219                       # number of ReadReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_misses::cpu08.data          519                       # number of WriteReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_misses::total          519                       # number of WriteReq MSHR misses
system.cpu08.dcache.SoftPFReq_mshr_misses::cpu08.data            2                       # number of SoftPFReq MSHR misses
system.cpu08.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu08.dcache.LoadLockedReq_mshr_misses::cpu08.data            3                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.StoreCondReq_mshr_misses::cpu08.data            3                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.demand_mshr_misses::cpu08.data        66738                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.demand_mshr_misses::total        66738                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.overall_mshr_misses::cpu08.data        66740                       # number of overall MSHR misses
system.cpu08.dcache.overall_mshr_misses::total        66740                       # number of overall MSHR misses
system.cpu08.dcache.ReadReq_mshr_miss_latency::cpu08.data   4589720724                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_latency::total   4589720724                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_latency::cpu08.data     51875123                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_latency::total     51875123                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.SoftPFReq_mshr_miss_latency::cpu08.data         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu08.dcache.SoftPFReq_mshr_miss_latency::total         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency::cpu08.data        17500                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency::total        17500                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_latency::cpu08.data        29500                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_latency::total        29500                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_latency::cpu08.data   4641595847                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_latency::total   4641595847                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_latency::cpu08.data   4641600847                       # number of overall MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_latency::total   4641600847                       # number of overall MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_rate::cpu08.data     0.207177                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_miss_rate::total     0.207177                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::cpu08.data     0.053900                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::total     0.053900                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.SoftPFReq_mshr_miss_rate::cpu08.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu08.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::cpu08.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::cpu08.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_mshr_miss_rate::cpu08.data     0.202695                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_miss_rate::total     0.202695                       # mshr miss rate for demand accesses
system.cpu08.dcache.overall_mshr_miss_rate::cpu08.data     0.202698                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_miss_rate::total     0.202698                       # mshr miss rate for overall accesses
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency::cpu08.data 69311.235808                       # average ReadReq mshr miss latency
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency::total 69311.235808                       # average ReadReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency::cpu08.data 99952.067437                       # average WriteReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency::total 99952.067437                       # average WriteReq mshr miss latency
system.cpu08.dcache.SoftPFReq_avg_mshr_miss_latency::cpu08.data         2500                       # average SoftPFReq mshr miss latency
system.cpu08.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu08.data  5833.333333                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5833.333333                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency::cpu08.data  9833.333333                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency::total  9833.333333                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency::cpu08.data 69549.519719                       # average overall mshr miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency::total 69549.519719                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency::cpu08.data 69547.510444                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency::total 69547.510444                       # average overall mshr miss latency
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.tags.replacements               0                       # number of replacements
system.cpu08.icache.tags.tagsinuse          43.990856                       # Cycle average of tags in use
system.cpu08.icache.tags.total_refs            143865                       # Total number of references to valid blocks.
system.cpu08.icache.tags.sampled_refs              56                       # Sample count of references to valid blocks.
system.cpu08.icache.tags.avg_refs         2569.017857                       # Average number of references to valid blocks.
system.cpu08.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.tags.occ_blocks::cpu08.inst    43.990856                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_percent::cpu08.inst     0.085920                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::total     0.085920                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_task_id_blocks::1024           56                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::3           51                       # Occupied blocks per task id
system.cpu08.icache.tags.occ_task_id_percent::1024     0.109375                       # Percentage of cache occupancy per task id
system.cpu08.icache.tags.tag_accesses          287918                       # Number of tag accesses
system.cpu08.icache.tags.data_accesses         287918                       # Number of data accesses
system.cpu08.icache.ReadReq_hits::cpu08.inst       143865                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total        143865                       # number of ReadReq hits
system.cpu08.icache.demand_hits::cpu08.inst       143865                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total         143865                       # number of demand (read+write) hits
system.cpu08.icache.overall_hits::cpu08.inst       143865                       # number of overall hits
system.cpu08.icache.overall_hits::total        143865                       # number of overall hits
system.cpu08.icache.ReadReq_misses::cpu08.inst           66                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total           66                       # number of ReadReq misses
system.cpu08.icache.demand_misses::cpu08.inst           66                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total           66                       # number of demand (read+write) misses
system.cpu08.icache.overall_misses::cpu08.inst           66                       # number of overall misses
system.cpu08.icache.overall_misses::total           66                       # number of overall misses
system.cpu08.icache.ReadReq_miss_latency::cpu08.inst      2791492                       # number of ReadReq miss cycles
system.cpu08.icache.ReadReq_miss_latency::total      2791492                       # number of ReadReq miss cycles
system.cpu08.icache.demand_miss_latency::cpu08.inst      2791492                       # number of demand (read+write) miss cycles
system.cpu08.icache.demand_miss_latency::total      2791492                       # number of demand (read+write) miss cycles
system.cpu08.icache.overall_miss_latency::cpu08.inst      2791492                       # number of overall miss cycles
system.cpu08.icache.overall_miss_latency::total      2791492                       # number of overall miss cycles
system.cpu08.icache.ReadReq_accesses::cpu08.inst       143931                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total       143931                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.demand_accesses::cpu08.inst       143931                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total       143931                       # number of demand (read+write) accesses
system.cpu08.icache.overall_accesses::cpu08.inst       143931                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total       143931                       # number of overall (read+write) accesses
system.cpu08.icache.ReadReq_miss_rate::cpu08.inst     0.000459                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_miss_rate::total     0.000459                       # miss rate for ReadReq accesses
system.cpu08.icache.demand_miss_rate::cpu08.inst     0.000459                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     0.000459                       # miss rate for demand accesses
system.cpu08.icache.overall_miss_rate::cpu08.inst     0.000459                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     0.000459                       # miss rate for overall accesses
system.cpu08.icache.ReadReq_avg_miss_latency::cpu08.inst 42295.333333                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_miss_latency::total 42295.333333                       # average ReadReq miss latency
system.cpu08.icache.demand_avg_miss_latency::cpu08.inst 42295.333333                       # average overall miss latency
system.cpu08.icache.demand_avg_miss_latency::total 42295.333333                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::cpu08.inst 42295.333333                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::total 42295.333333                       # average overall miss latency
system.cpu08.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.ReadReq_mshr_hits::cpu08.inst           10                       # number of ReadReq MSHR hits
system.cpu08.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu08.icache.demand_mshr_hits::cpu08.inst           10                       # number of demand (read+write) MSHR hits
system.cpu08.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu08.icache.overall_mshr_hits::cpu08.inst           10                       # number of overall MSHR hits
system.cpu08.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu08.icache.ReadReq_mshr_misses::cpu08.inst           56                       # number of ReadReq MSHR misses
system.cpu08.icache.ReadReq_mshr_misses::total           56                       # number of ReadReq MSHR misses
system.cpu08.icache.demand_mshr_misses::cpu08.inst           56                       # number of demand (read+write) MSHR misses
system.cpu08.icache.demand_mshr_misses::total           56                       # number of demand (read+write) MSHR misses
system.cpu08.icache.overall_mshr_misses::cpu08.inst           56                       # number of overall MSHR misses
system.cpu08.icache.overall_mshr_misses::total           56                       # number of overall MSHR misses
system.cpu08.icache.ReadReq_mshr_miss_latency::cpu08.inst      2482508                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_latency::total      2482508                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_latency::cpu08.inst      2482508                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_latency::total      2482508                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_latency::cpu08.inst      2482508                       # number of overall MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_latency::total      2482508                       # number of overall MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_rate::cpu08.inst     0.000389                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_miss_rate::total     0.000389                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.demand_mshr_miss_rate::cpu08.inst     0.000389                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_miss_rate::total     0.000389                       # mshr miss rate for demand accesses
system.cpu08.icache.overall_mshr_miss_rate::cpu08.inst     0.000389                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_miss_rate::total     0.000389                       # mshr miss rate for overall accesses
system.cpu08.icache.ReadReq_avg_mshr_miss_latency::cpu08.inst 44330.500000                       # average ReadReq mshr miss latency
system.cpu08.icache.ReadReq_avg_mshr_miss_latency::total 44330.500000                       # average ReadReq mshr miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency::cpu08.inst 44330.500000                       # average overall mshr miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency::total 44330.500000                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency::cpu08.inst 44330.500000                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency::total 44330.500000                       # average overall mshr miss latency
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.branchPred.lookups                176973                       # Number of BP lookups
system.cpu09.branchPred.condPredicted          172726                       # Number of conditional branches predicted
system.cpu09.branchPred.condIncorrect            1056                       # Number of conditional branches incorrect
system.cpu09.branchPred.BTBLookups             174622                       # Number of BTB lookups
system.cpu09.branchPred.BTBHits                123653                       # Number of BTB hits
system.cpu09.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu09.branchPred.BTBHitPct           70.811811                       # BTB Hit Percentage
system.cpu09.branchPred.usedRAS                  2267                       # Number of times the RAS was used to get a target.
system.cpu09.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu09.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu09.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu09.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu09.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu09.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu09.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu09.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu09.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu09.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu09.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu09.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu09.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu09.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu09.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu09.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu09.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu09.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu09.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu09.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu09.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu09.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu09.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.inst_hits                          0                       # ITB inst hits
system.cpu09.dtb.inst_misses                        0                       # ITB inst misses
system.cpu09.dtb.read_hits                          0                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.write_hits                         0                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu09.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu09.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu09.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu09.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu09.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu09.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu09.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu09.dtb.hits                               0                       # DTB hits
system.cpu09.dtb.misses                             0                       # DTB misses
system.cpu09.dtb.accesses                           0                       # DTB accesses
system.cpu09.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu09.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu09.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu09.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu09.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu09.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu09.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu09.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu09.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu09.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu09.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu09.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu09.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu09.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu09.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu09.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu09.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu09.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu09.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu09.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu09.itb.walker.walks                       0                       # Table walker walks requested
system.cpu09.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.inst_hits                          0                       # ITB inst hits
system.cpu09.itb.inst_misses                        0                       # ITB inst misses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu09.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu09.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu09.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu09.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu09.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu09.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu09.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu09.itb.hits                               0                       # DTB hits
system.cpu09.itb.misses                             0                       # DTB misses
system.cpu09.itb.accesses                           0                       # DTB accesses
system.cpu09.numCycles                        2495771                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.fetch.icacheStallCycles           145678                       # Number of cycles fetch is stalled on an Icache miss
system.cpu09.fetch.Insts                      1462350                       # Number of instructions fetch has processed
system.cpu09.fetch.Branches                    176973                       # Number of branches that fetch encountered
system.cpu09.fetch.predictedBranches           125920                       # Number of branches that fetch has predicted taken
system.cpu09.fetch.Cycles                     2346101                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu09.fetch.SquashCycles                  3011                       # Number of cycles fetch has spent squashing
system.cpu09.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu09.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu09.fetch.CacheLines                  143870                       # Number of cache lines fetched
system.cpu09.fetch.IcacheSquashes                  54                       # Number of outstanding Icache misses that were squashed
system.cpu09.fetch.rateDist::samples          2493291                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::mean            0.594329                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::stdev           1.884709                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::0                2226153     89.29%     89.29% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::1                  26217      1.05%     90.34% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::2                  19455      0.78%     91.12% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::3                  19311      0.77%     91.89% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::4                  19503      0.78%     92.67% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::5                  18567      0.74%     93.42% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::6                  26477      1.06%     94.48% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::7                  71797      2.88%     97.36% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::8                  65811      2.64%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::total            2493291                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.branchRate                0.070909                       # Number of branch fetches per cycle
system.cpu09.fetch.rate                      0.585931                       # Number of inst fetches per cycle
system.cpu09.decode.IdleCycles                  71274                       # Number of cycles decode is idle
system.cpu09.decode.BlockedCycles             2238463                       # Number of cycles decode is blocked
system.cpu09.decode.RunCycles                   27321                       # Number of cycles decode is running
system.cpu09.decode.UnblockCycles              154756                       # Number of cycles decode is unblocking
system.cpu09.decode.SquashCycles                 1477                       # Number of cycles decode is squashing
system.cpu09.decode.BranchResolved               1892                       # Number of times decode resolved a branch
system.cpu09.decode.BranchMispred                  28                       # Number of times decode detected a branch misprediction
system.cpu09.decode.DecodedInsts              1425388                       # Number of instructions handled by decode
system.cpu09.decode.SquashedInsts                 114                       # Number of squashed instructions handled by decode
system.cpu09.rename.SquashCycles                 1477                       # Number of cycles rename is squashing
system.cpu09.rename.IdleCycles                  97308                       # Number of cycles rename is idle
system.cpu09.rename.BlockCycles               1607066                       # Number of cycles rename is blocking
system.cpu09.rename.serializeStallCycles        19394                       # count of cycles rename stalled for serializing inst
system.cpu09.rename.RunCycles                  123799                       # Number of cycles rename is running
system.cpu09.rename.UnblockCycles              644247                       # Number of cycles rename is unblocking
system.cpu09.rename.RenamedInsts              1416880                       # Number of instructions processed by rename
system.cpu09.rename.IQFullEvents               605643                       # Number of times rename has blocked due to IQ full
system.cpu09.rename.LQFullEvents                 2779                       # Number of times rename has blocked due to LQ full
system.cpu09.rename.RenamedOperands           2080217                       # Number of destination operands rename has renamed
system.cpu09.rename.RenameLookups             6955309                       # Number of register rename lookups that rename has made
system.cpu09.rename.int_rename_lookups        2223694                       # Number of integer rename lookups
system.cpu09.rename.CommittedMaps             2018098                       # Number of HB maps that are committed
system.cpu09.rename.UndoneMaps                  62117                       # Number of HB maps that are undone due to squashing
system.cpu09.rename.serializingInsts              472                       # count of serializing insts renamed
system.cpu09.rename.tempSerializingInsts          475                       # count of temporary serializing insts renamed
system.cpu09.rename.skidInsts                  915160                       # count of insts added to the skid buffer
system.cpu09.memDep0.insertedLoads             322001                       # Number of loads inserted to the mem dependence unit.
system.cpu09.memDep0.insertedStores              9964                       # Number of stores inserted to the mem dependence unit.
system.cpu09.memDep0.conflictingLoads            5195                       # Number of conflicting loads.
system.cpu09.memDep0.conflictingStores           5338                       # Number of conflicting stores.
system.cpu09.iq.iqInstsAdded                  1411554                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu09.iq.iqNonSpecInstsAdded               924                       # Number of non-speculative instructions added to the IQ
system.cpu09.iq.iqInstsIssued                 2389666                       # Number of instructions issued
system.cpu09.iq.iqSquashedInstsIssued            2343                       # Number of squashed instructions issued
system.cpu09.iq.iqSquashedInstsExamined         30509                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu09.iq.iqSquashedOperandsExamined       108304                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu09.iq.iqSquashedNonSpecRemoved           22                       # Number of squashed non-spec instructions that were removed
system.cpu09.iq.issued_per_cycle::samples      2493291                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::mean       0.958438                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::stdev      1.441255                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::0           1466289     58.81%     58.81% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::1            468619     18.80%     77.60% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::2            127049      5.10%     82.70% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::3             58387      2.34%     85.04% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::4            372947     14.96%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::total       2493291                       # Number of insts issued each cycle
system.cpu09.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntAlu                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntMult                    3    100.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatAdd                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCmp                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCvt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatMult                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatDiv                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatSqrt                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAddAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAlu                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMisc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMultAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShift                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShiftAcc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAdd               0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAlu               0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCmp               0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCvt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatDiv               0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMisc              0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMult              0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatSqrt              0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::MemRead                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::MemWrite                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu09.iq.FU_type_0::IntAlu              864694     36.18%     36.18% # Type of FU issued
system.cpu09.iq.FU_type_0::IntMult             196612      8.23%     44.41% # Type of FU issued
system.cpu09.iq.FU_type_0::IntDiv                   0      0.00%     44.41% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatAdd                 0      0.00%     44.41% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCmp                 0      0.00%     44.41% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCvt                 0      0.00%     44.41% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatMult                0      0.00%     44.41% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatDiv                 0      0.00%     44.41% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatSqrt                0      0.00%     44.41% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAdd                  0      0.00%     44.41% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAddAcc               0      0.00%     44.41% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAlu                  0      0.00%     44.41% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCmp                  0      0.00%     44.41% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCvt                  0      0.00%     44.41% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMisc                 0      0.00%     44.41% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMult                 0      0.00%     44.41% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMultAcc              0      0.00%     44.41% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShift                0      0.00%     44.41% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShiftAcc             0      0.00%     44.41% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdSqrt                 0      0.00%     44.41% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAdd             0      0.00%     44.41% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAlu             0      0.00%     44.41% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCmp             0      0.00%     44.41% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCvt             0      0.00%     44.41% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatDiv             0      0.00%     44.41% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMisc            0      0.00%     44.41% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMult            0      0.00%     44.41% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     44.41% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatSqrt            0      0.00%     44.41% # Type of FU issued
system.cpu09.iq.FU_type_0::MemRead            1318636     55.18%     99.59% # Type of FU issued
system.cpu09.iq.FU_type_0::MemWrite              9724      0.41%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::total              2389666                       # Type of FU issued
system.cpu09.iq.rate                         0.957486                       # Inst issue rate
system.cpu09.iq.fu_busy_cnt                         3                       # FU busy when requested
system.cpu09.iq.fu_busy_rate                 0.000001                       # FU busy rate (busy events/executed inst)
system.cpu09.iq.int_inst_queue_reads          7274965                       # Number of integer instruction queue reads
system.cpu09.iq.int_inst_queue_writes         1442997                       # Number of integer instruction queue writes
system.cpu09.iq.int_inst_queue_wakeup_accesses      1389604                       # Number of integer instruction queue wakeup accesses
system.cpu09.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu09.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu09.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu09.iq.int_alu_accesses              2389669                       # Number of integer alu accesses
system.cpu09.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu09.iew.lsq.thread0.forwLoads             17                       # Number of loads that had data forwarded from stores
system.cpu09.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu09.iew.lsq.thread0.squashedLoads         3914                       # Number of loads squashed
system.cpu09.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu09.iew.lsq.thread0.memOrderViolation           10                       # Number of memory ordering violations
system.cpu09.iew.lsq.thread0.squashedStores          385                       # Number of stores squashed
system.cpu09.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu09.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu09.iew.lsq.thread0.rescheduledLoads          451                       # Number of loads that were rescheduled
system.cpu09.iew.lsq.thread0.cacheBlocked       999401                       # Number of times an access to memory failed due to the cache being blocked
system.cpu09.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu09.iew.iewSquashCycles                 1477                       # Number of cycles IEW is squashing
system.cpu09.iew.iewBlockCycles               1093541                       # Number of cycles IEW is blocking
system.cpu09.iew.iewUnblockCycles               66044                       # Number of cycles IEW is unblocking
system.cpu09.iew.iewDispatchedInsts           1412481                       # Number of instructions dispatched to IQ
system.cpu09.iew.iewDispSquashedInsts              74                       # Number of squashed instructions skipped by dispatch
system.cpu09.iew.iewDispLoadInsts              322001                       # Number of dispatched load instructions
system.cpu09.iew.iewDispStoreInsts               9964                       # Number of dispatched store instructions
system.cpu09.iew.iewDispNonSpecInsts              460                       # Number of dispatched non-speculative instructions
system.cpu09.iew.iewIQFullEvents                 2215                       # Number of times the IQ has become full, causing a stall
system.cpu09.iew.iewLSQFullEvents                 452                       # Number of times the LSQ has become full, causing a stall
system.cpu09.iew.memOrderViolationEvents           10                       # Number of memory order violations
system.cpu09.iew.predictedTakenIncorrect          961                       # Number of branches that were predicted taken incorrectly
system.cpu09.iew.predictedNotTakenIncorrect           69                       # Number of branches that were predicted not taken incorrectly
system.cpu09.iew.branchMispredicts               1030                       # Number of branch mispredicts detected at execute
system.cpu09.iew.iewExecutedInsts             2389190                       # Number of executed instructions
system.cpu09.iew.iewExecLoadInsts             1318237                       # Number of load instructions executed
system.cpu09.iew.iewExecSquashedInsts             472                       # Number of squashed instructions skipped in execute
system.cpu09.iew.exec_swp                           0                       # number of swp insts executed
system.cpu09.iew.exec_nop                           3                       # number of nop insts executed
system.cpu09.iew.exec_refs                    1327931                       # number of memory reference insts executed
system.cpu09.iew.exec_branches                 160917                       # Number of branches executed
system.cpu09.iew.exec_stores                     9694                       # Number of stores executed
system.cpu09.iew.exec_rate                   0.957295                       # Inst execution rate
system.cpu09.iew.wb_sent                      1390066                       # cumulative count of insts sent to commit
system.cpu09.iew.wb_count                     1389604                       # cumulative count of insts written-back
system.cpu09.iew.wb_producers                  963969                       # num instructions producing a value
system.cpu09.iew.wb_consumers                 1533567                       # num instructions consuming a value
system.cpu09.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu09.iew.wb_rate                     0.556783                       # insts written-back per cycle
system.cpu09.iew.wb_fanout                   0.628580                       # average fanout of values written-back
system.cpu09.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu09.commit.commitSquashedInsts         30507                       # The number of squashed insts skipped by commit
system.cpu09.commit.commitNonSpecStalls           902                       # The number of times commit has been forced to stall to communicate backwards
system.cpu09.commit.branchMispredicts            1028                       # The number of times a branch was mispredicted
system.cpu09.commit.committed_per_cycle::samples      2488539                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::mean     0.555333                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::stdev     1.368144                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::0      1929337     77.53%     77.53% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::1       239609      9.63%     87.16% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::2       132906      5.34%     92.50% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::3        72580      2.92%     95.41% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::4         1522      0.06%     95.48% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::5        81453      3.27%     98.75% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::6          990      0.04%     98.79% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::7         1621      0.07%     98.85% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::8        28521      1.15%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::total      2488539                       # Number of insts commited each cycle
system.cpu09.commit.committedInsts            1368576                       # Number of instructions committed
system.cpu09.commit.committedOps              1381969                       # Number of ops (including micro ops) committed
system.cpu09.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu09.commit.refs                       327666                       # Number of memory references committed
system.cpu09.commit.loads                      318087                       # Number of loads committed
system.cpu09.commit.membars                       449                       # Number of memory barriers committed
system.cpu09.commit.branches                   159541                       # Number of branches committed
system.cpu09.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu09.commit.int_insts                 1224652                       # Number of committed integer instructions.
system.cpu09.commit.function_calls               1337                       # Number of function calls committed.
system.cpu09.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu09.commit.op_class_0::IntAlu         857692     62.06%     62.06% # Class of committed instruction
system.cpu09.commit.op_class_0::IntMult        196611     14.23%     76.29% # Class of committed instruction
system.cpu09.commit.op_class_0::IntDiv              0      0.00%     76.29% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatAdd            0      0.00%     76.29% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCmp            0      0.00%     76.29% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCvt            0      0.00%     76.29% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatMult            0      0.00%     76.29% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatDiv            0      0.00%     76.29% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatSqrt            0      0.00%     76.29% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAdd             0      0.00%     76.29% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAddAcc            0      0.00%     76.29% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAlu             0      0.00%     76.29% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCmp             0      0.00%     76.29% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCvt             0      0.00%     76.29% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMisc            0      0.00%     76.29% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMult            0      0.00%     76.29% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMultAcc            0      0.00%     76.29% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShift            0      0.00%     76.29% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShiftAcc            0      0.00%     76.29% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdSqrt            0      0.00%     76.29% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAdd            0      0.00%     76.29% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAlu            0      0.00%     76.29% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCmp            0      0.00%     76.29% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCvt            0      0.00%     76.29% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatDiv            0      0.00%     76.29% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMisc            0      0.00%     76.29% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMult            0      0.00%     76.29% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.29% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.29% # Class of committed instruction
system.cpu09.commit.op_class_0::MemRead        318087     23.02%     99.31% # Class of committed instruction
system.cpu09.commit.op_class_0::MemWrite         9579      0.69%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::total         1381969                       # Class of committed instruction
system.cpu09.commit.bw_lim_events               28521                       # number cycles where commit BW limit reached
system.cpu09.rob.rob_reads                    3866748                       # The number of ROB reads
system.cpu09.rob.rob_writes                   2829710                       # The number of ROB writes
system.cpu09.timesIdled                            23                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu09.idleCycles                          2480                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu09.quiesceCycles                     405989                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu09.committedInsts                   1368576                       # Number of Instructions Simulated
system.cpu09.committedOps                     1381969                       # Number of Ops (including micro ops) Simulated
system.cpu09.cpi                             1.823626                       # CPI: Cycles Per Instruction
system.cpu09.cpi_total                       1.823626                       # CPI: Total CPI of All Threads
system.cpu09.ipc                             0.548358                       # IPC: Instructions Per Cycle
system.cpu09.ipc_total                       0.548358                       # IPC: Total IPC of All Threads
system.cpu09.int_regfile_reads                3385652                       # number of integer regfile reads
system.cpu09.int_regfile_writes               1086506                       # number of integer regfile writes
system.cpu09.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu09.cc_regfile_reads                 8124921                       # number of cc regfile reads
system.cpu09.cc_regfile_writes                 946698                       # number of cc regfile writes
system.cpu09.misc_regfile_reads                352811                       # number of misc regfile reads
system.cpu09.misc_regfile_writes                   48                       # number of misc regfile writes
system.cpu09.dcache.tags.replacements           65712                       # number of replacements
system.cpu09.dcache.tags.tagsinuse         782.932747                       # Cycle average of tags in use
system.cpu09.dcache.tags.total_refs            193563                       # Total number of references to valid blocks.
system.cpu09.dcache.tags.sampled_refs           66734                       # Sample count of references to valid blocks.
system.cpu09.dcache.tags.avg_refs            2.900515                       # Average number of references to valid blocks.
system.cpu09.dcache.tags.warmup_cycle       486660000                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.tags.occ_blocks::cpu09.data   782.932747                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_percent::cpu09.data     0.764583                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::total     0.764583                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_task_id_blocks::1024         1022                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::1          258                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::2          761                       # Occupied blocks per task id
system.cpu09.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu09.dcache.tags.tag_accesses          724330                       # Number of tag accesses
system.cpu09.dcache.tags.data_accesses         724330                       # Number of data accesses
system.cpu09.dcache.ReadReq_hits::cpu09.data       185037                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total        185037                       # number of ReadReq hits
system.cpu09.dcache.WriteReq_hits::cpu09.data         8519                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total         8519                       # number of WriteReq hits
system.cpu09.dcache.SoftPFReq_hits::cpu09.data            2                       # number of SoftPFReq hits
system.cpu09.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu09.dcache.LoadLockedReq_hits::cpu09.data            1                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu09.dcache.demand_hits::cpu09.data       193556                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total         193556                       # number of demand (read+write) hits
system.cpu09.dcache.overall_hits::cpu09.data       193558                       # number of overall hits
system.cpu09.dcache.overall_hits::total        193558                       # number of overall hits
system.cpu09.dcache.ReadReq_misses::cpu09.data       134162                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total       134162                       # number of ReadReq misses
system.cpu09.dcache.WriteReq_misses::cpu09.data         1046                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total         1046                       # number of WriteReq misses
system.cpu09.dcache.SoftPFReq_misses::cpu09.data            3                       # number of SoftPFReq misses
system.cpu09.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu09.dcache.LoadLockedReq_misses::cpu09.data           11                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total           11                       # number of LoadLockedReq misses
system.cpu09.dcache.StoreCondReq_misses::cpu09.data            7                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total            7                       # number of StoreCondReq misses
system.cpu09.dcache.demand_misses::cpu09.data       135208                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total       135208                       # number of demand (read+write) misses
system.cpu09.dcache.overall_misses::cpu09.data       135211                       # number of overall misses
system.cpu09.dcache.overall_misses::total       135211                       # number of overall misses
system.cpu09.dcache.ReadReq_miss_latency::cpu09.data   8340067105                       # number of ReadReq miss cycles
system.cpu09.dcache.ReadReq_miss_latency::total   8340067105                       # number of ReadReq miss cycles
system.cpu09.dcache.WriteReq_miss_latency::cpu09.data     98974624                       # number of WriteReq miss cycles
system.cpu09.dcache.WriteReq_miss_latency::total     98974624                       # number of WriteReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_latency::cpu09.data       142954                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_latency::total       142954                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_latency::cpu09.data        20000                       # number of StoreCondReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_latency::total        20000                       # number of StoreCondReq miss cycles
system.cpu09.dcache.StoreCondFailReq_miss_latency::cpu09.data        56500                       # number of StoreCondFailReq miss cycles
system.cpu09.dcache.StoreCondFailReq_miss_latency::total        56500                       # number of StoreCondFailReq miss cycles
system.cpu09.dcache.demand_miss_latency::cpu09.data   8439041729                       # number of demand (read+write) miss cycles
system.cpu09.dcache.demand_miss_latency::total   8439041729                       # number of demand (read+write) miss cycles
system.cpu09.dcache.overall_miss_latency::cpu09.data   8439041729                       # number of overall miss cycles
system.cpu09.dcache.overall_miss_latency::total   8439041729                       # number of overall miss cycles
system.cpu09.dcache.ReadReq_accesses::cpu09.data       319199                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total       319199                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::cpu09.data         9565                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total         9565                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.SoftPFReq_accesses::cpu09.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu09.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::cpu09.data           12                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total           12                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::cpu09.data            7                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total            7                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.demand_accesses::cpu09.data       328764                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total       328764                       # number of demand (read+write) accesses
system.cpu09.dcache.overall_accesses::cpu09.data       328769                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total       328769                       # number of overall (read+write) accesses
system.cpu09.dcache.ReadReq_miss_rate::cpu09.data     0.420308                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_miss_rate::total     0.420308                       # miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_miss_rate::cpu09.data     0.109357                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_miss_rate::total     0.109357                       # miss rate for WriteReq accesses
system.cpu09.dcache.SoftPFReq_miss_rate::cpu09.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu09.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::cpu09.data     0.916667                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::total     0.916667                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::cpu09.data            1                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_miss_rate::cpu09.data     0.411262                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     0.411262                       # miss rate for demand accesses
system.cpu09.dcache.overall_miss_rate::cpu09.data     0.411264                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     0.411264                       # miss rate for overall accesses
system.cpu09.dcache.ReadReq_avg_miss_latency::cpu09.data 62164.153076                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_miss_latency::total 62164.153076                       # average ReadReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::cpu09.data 94622.011472                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::total 94622.011472                       # average WriteReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::cpu09.data 12995.818182                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::total 12995.818182                       # average LoadLockedReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::cpu09.data  2857.142857                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::total  2857.142857                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondFailReq_avg_miss_latency::cpu09.data          inf                       # average StoreCondFailReq miss latency
system.cpu09.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu09.dcache.demand_avg_miss_latency::cpu09.data 62415.254489                       # average overall miss latency
system.cpu09.dcache.demand_avg_miss_latency::total 62415.254489                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::cpu09.data 62413.869648                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::total 62413.869648                       # average overall miss latency
system.cpu09.dcache.blocked_cycles::no_mshrs      2200794                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets          365                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_mshrs           66583                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_mshrs    33.053392                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets          365                       # average number of cycles each access was blocked
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.writebacks::writebacks         2028                       # number of writebacks
system.cpu09.dcache.writebacks::total            2028                       # number of writebacks
system.cpu09.dcache.ReadReq_mshr_hits::cpu09.data        67943                       # number of ReadReq MSHR hits
system.cpu09.dcache.ReadReq_mshr_hits::total        67943                       # number of ReadReq MSHR hits
system.cpu09.dcache.WriteReq_mshr_hits::cpu09.data          527                       # number of WriteReq MSHR hits
system.cpu09.dcache.WriteReq_mshr_hits::total          527                       # number of WriteReq MSHR hits
system.cpu09.dcache.demand_mshr_hits::cpu09.data        68470                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.demand_mshr_hits::total        68470                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.overall_mshr_hits::cpu09.data        68470                       # number of overall MSHR hits
system.cpu09.dcache.overall_mshr_hits::total        68470                       # number of overall MSHR hits
system.cpu09.dcache.ReadReq_mshr_misses::cpu09.data        66219                       # number of ReadReq MSHR misses
system.cpu09.dcache.ReadReq_mshr_misses::total        66219                       # number of ReadReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_misses::cpu09.data          519                       # number of WriteReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_misses::total          519                       # number of WriteReq MSHR misses
system.cpu09.dcache.SoftPFReq_mshr_misses::cpu09.data            2                       # number of SoftPFReq MSHR misses
system.cpu09.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu09.dcache.LoadLockedReq_mshr_misses::cpu09.data           11                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.LoadLockedReq_mshr_misses::total           11                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.StoreCondReq_mshr_misses::cpu09.data            7                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.StoreCondReq_mshr_misses::total            7                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.demand_mshr_misses::cpu09.data        66738                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.demand_mshr_misses::total        66738                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.overall_mshr_misses::cpu09.data        66740                       # number of overall MSHR misses
system.cpu09.dcache.overall_mshr_misses::total        66740                       # number of overall MSHR misses
system.cpu09.dcache.ReadReq_mshr_miss_latency::cpu09.data   4590122198                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_latency::total   4590122198                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_latency::cpu09.data     51460374                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_latency::total     51460374                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.SoftPFReq_mshr_miss_latency::cpu09.data         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu09.dcache.SoftPFReq_mshr_miss_latency::total         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency::cpu09.data       123546                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency::total       123546                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_latency::cpu09.data        15500                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_latency::total        15500                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.StoreCondFailReq_mshr_miss_latency::cpu09.data        50500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu09.dcache.StoreCondFailReq_mshr_miss_latency::total        50500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_latency::cpu09.data   4641582572                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_latency::total   4641582572                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_latency::cpu09.data   4641587572                       # number of overall MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_latency::total   4641587572                       # number of overall MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_rate::cpu09.data     0.207454                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_miss_rate::total     0.207454                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::cpu09.data     0.054260                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::total     0.054260                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.SoftPFReq_mshr_miss_rate::cpu09.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu09.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::cpu09.data     0.916667                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::total     0.916667                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::cpu09.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_mshr_miss_rate::cpu09.data     0.202997                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_miss_rate::total     0.202997                       # mshr miss rate for demand accesses
system.cpu09.dcache.overall_mshr_miss_rate::cpu09.data     0.203000                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_miss_rate::total     0.203000                       # mshr miss rate for overall accesses
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency::cpu09.data 69317.298630                       # average ReadReq mshr miss latency
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency::total 69317.298630                       # average ReadReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency::cpu09.data 99152.936416                       # average WriteReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency::total 99152.936416                       # average WriteReq mshr miss latency
system.cpu09.dcache.SoftPFReq_avg_mshr_miss_latency::cpu09.data         2500                       # average SoftPFReq mshr miss latency
system.cpu09.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu09.data 11231.454545                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11231.454545                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency::cpu09.data  2214.285714                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency::total  2214.285714                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu09.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu09.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency::cpu09.data 69549.320807                       # average overall mshr miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency::total 69549.320807                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency::cpu09.data 69547.311537                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency::total 69547.311537                       # average overall mshr miss latency
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.tags.replacements               0                       # number of replacements
system.cpu09.icache.tags.tagsinuse          43.900915                       # Cycle average of tags in use
system.cpu09.icache.tags.total_refs            143806                       # Total number of references to valid blocks.
system.cpu09.icache.tags.sampled_refs              54                       # Sample count of references to valid blocks.
system.cpu09.icache.tags.avg_refs         2663.074074                       # Average number of references to valid blocks.
system.cpu09.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.tags.occ_blocks::cpu09.inst    43.900915                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_percent::cpu09.inst     0.085744                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::total     0.085744                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_task_id_blocks::1024           54                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::3           51                       # Occupied blocks per task id
system.cpu09.icache.tags.occ_task_id_percent::1024     0.105469                       # Percentage of cache occupancy per task id
system.cpu09.icache.tags.tag_accesses          287794                       # Number of tag accesses
system.cpu09.icache.tags.data_accesses         287794                       # Number of data accesses
system.cpu09.icache.ReadReq_hits::cpu09.inst       143806                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total        143806                       # number of ReadReq hits
system.cpu09.icache.demand_hits::cpu09.inst       143806                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total         143806                       # number of demand (read+write) hits
system.cpu09.icache.overall_hits::cpu09.inst       143806                       # number of overall hits
system.cpu09.icache.overall_hits::total        143806                       # number of overall hits
system.cpu09.icache.ReadReq_misses::cpu09.inst           64                       # number of ReadReq misses
system.cpu09.icache.ReadReq_misses::total           64                       # number of ReadReq misses
system.cpu09.icache.demand_misses::cpu09.inst           64                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total           64                       # number of demand (read+write) misses
system.cpu09.icache.overall_misses::cpu09.inst           64                       # number of overall misses
system.cpu09.icache.overall_misses::total           64                       # number of overall misses
system.cpu09.icache.ReadReq_miss_latency::cpu09.inst      2348490                       # number of ReadReq miss cycles
system.cpu09.icache.ReadReq_miss_latency::total      2348490                       # number of ReadReq miss cycles
system.cpu09.icache.demand_miss_latency::cpu09.inst      2348490                       # number of demand (read+write) miss cycles
system.cpu09.icache.demand_miss_latency::total      2348490                       # number of demand (read+write) miss cycles
system.cpu09.icache.overall_miss_latency::cpu09.inst      2348490                       # number of overall miss cycles
system.cpu09.icache.overall_miss_latency::total      2348490                       # number of overall miss cycles
system.cpu09.icache.ReadReq_accesses::cpu09.inst       143870                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total       143870                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.demand_accesses::cpu09.inst       143870                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total       143870                       # number of demand (read+write) accesses
system.cpu09.icache.overall_accesses::cpu09.inst       143870                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total       143870                       # number of overall (read+write) accesses
system.cpu09.icache.ReadReq_miss_rate::cpu09.inst     0.000445                       # miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_miss_rate::total     0.000445                       # miss rate for ReadReq accesses
system.cpu09.icache.demand_miss_rate::cpu09.inst     0.000445                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     0.000445                       # miss rate for demand accesses
system.cpu09.icache.overall_miss_rate::cpu09.inst     0.000445                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     0.000445                       # miss rate for overall accesses
system.cpu09.icache.ReadReq_avg_miss_latency::cpu09.inst 36695.156250                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_miss_latency::total 36695.156250                       # average ReadReq miss latency
system.cpu09.icache.demand_avg_miss_latency::cpu09.inst 36695.156250                       # average overall miss latency
system.cpu09.icache.demand_avg_miss_latency::total 36695.156250                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::cpu09.inst 36695.156250                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::total 36695.156250                       # average overall miss latency
system.cpu09.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.ReadReq_mshr_hits::cpu09.inst           10                       # number of ReadReq MSHR hits
system.cpu09.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu09.icache.demand_mshr_hits::cpu09.inst           10                       # number of demand (read+write) MSHR hits
system.cpu09.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu09.icache.overall_mshr_hits::cpu09.inst           10                       # number of overall MSHR hits
system.cpu09.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu09.icache.ReadReq_mshr_misses::cpu09.inst           54                       # number of ReadReq MSHR misses
system.cpu09.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu09.icache.demand_mshr_misses::cpu09.inst           54                       # number of demand (read+write) MSHR misses
system.cpu09.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu09.icache.overall_mshr_misses::cpu09.inst           54                       # number of overall MSHR misses
system.cpu09.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu09.icache.ReadReq_mshr_miss_latency::cpu09.inst      2051510                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_latency::total      2051510                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_latency::cpu09.inst      2051510                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_latency::total      2051510                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_latency::cpu09.inst      2051510                       # number of overall MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_latency::total      2051510                       # number of overall MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_rate::cpu09.inst     0.000375                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_miss_rate::total     0.000375                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.demand_mshr_miss_rate::cpu09.inst     0.000375                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_miss_rate::total     0.000375                       # mshr miss rate for demand accesses
system.cpu09.icache.overall_mshr_miss_rate::cpu09.inst     0.000375                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_miss_rate::total     0.000375                       # mshr miss rate for overall accesses
system.cpu09.icache.ReadReq_avg_mshr_miss_latency::cpu09.inst 37990.925926                       # average ReadReq mshr miss latency
system.cpu09.icache.ReadReq_avg_mshr_miss_latency::total 37990.925926                       # average ReadReq mshr miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency::cpu09.inst 37990.925926                       # average overall mshr miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency::total 37990.925926                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency::cpu09.inst 37990.925926                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency::total 37990.925926                       # average overall mshr miss latency
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.branchPred.lookups                176113                       # Number of BP lookups
system.cpu10.branchPred.condPredicted          171899                       # Number of conditional branches predicted
system.cpu10.branchPred.condIncorrect            1060                       # Number of conditional branches incorrect
system.cpu10.branchPred.BTBLookups             128259                       # Number of BTB lookups
system.cpu10.branchPred.BTBHits                123237                       # Number of BTB hits
system.cpu10.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu10.branchPred.BTBHitPct           96.084485                       # BTB Hit Percentage
system.cpu10.branchPred.usedRAS                  2245                       # Number of times the RAS was used to get a target.
system.cpu10.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu10.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu10.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu10.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu10.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu10.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu10.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu10.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu10.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu10.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu10.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu10.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu10.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu10.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu10.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu10.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu10.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu10.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu10.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu10.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu10.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu10.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu10.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.inst_hits                          0                       # ITB inst hits
system.cpu10.dtb.inst_misses                        0                       # ITB inst misses
system.cpu10.dtb.read_hits                          0                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.write_hits                         0                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu10.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu10.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu10.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu10.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu10.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu10.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu10.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu10.dtb.hits                               0                       # DTB hits
system.cpu10.dtb.misses                             0                       # DTB misses
system.cpu10.dtb.accesses                           0                       # DTB accesses
system.cpu10.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu10.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu10.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu10.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu10.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu10.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu10.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu10.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu10.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu10.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu10.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu10.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu10.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu10.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu10.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu10.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu10.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu10.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu10.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu10.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu10.itb.walker.walks                       0                       # Table walker walks requested
system.cpu10.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.inst_hits                          0                       # ITB inst hits
system.cpu10.itb.inst_misses                        0                       # ITB inst misses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu10.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu10.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu10.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu10.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu10.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu10.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu10.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu10.itb.hits                               0                       # DTB hits
system.cpu10.itb.misses                             0                       # DTB misses
system.cpu10.itb.accesses                           0                       # DTB accesses
system.cpu10.numCycles                        2495139                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.fetch.icacheStallCycles           145940                       # Number of cycles fetch is stalled on an Icache miss
system.cpu10.fetch.Insts                      1458878                       # Number of instructions fetch has processed
system.cpu10.fetch.Branches                    176113                       # Number of branches that fetch encountered
system.cpu10.fetch.predictedBranches           125482                       # Number of branches that fetch has predicted taken
system.cpu10.fetch.Cycles                     2345306                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu10.fetch.SquashCycles                  3013                       # Number of cycles fetch has spent squashing
system.cpu10.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu10.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu10.fetch.CacheLines                  143840                       # Number of cache lines fetched
system.cpu10.fetch.IcacheSquashes                  64                       # Number of outstanding Icache misses that were squashed
system.cpu10.fetch.rateDist::samples          2492759                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::mean            0.593019                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::stdev           1.882286                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::0                2226056     89.30%     89.30% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::1                  26201      1.05%     90.35% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::2                  19502      0.78%     91.13% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::3                  19301      0.77%     91.91% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::4                  19524      0.78%     92.69% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::5                  18573      0.75%     93.44% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::6                  26400      1.06%     94.50% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::7                  71832      2.88%     97.38% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::8                  65370      2.62%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::total            2492759                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.branchRate                0.070582                       # Number of branch fetches per cycle
system.cpu10.fetch.rate                      0.584688                       # Number of inst fetches per cycle
system.cpu10.decode.IdleCycles                  71143                       # Number of cycles decode is idle
system.cpu10.decode.BlockedCycles             2238485                       # Number of cycles decode is blocked
system.cpu10.decode.RunCycles                   27191                       # Number of cycles decode is running
system.cpu10.decode.UnblockCycles              154463                       # Number of cycles decode is unblocking
system.cpu10.decode.SquashCycles                 1477                       # Number of cycles decode is squashing
system.cpu10.decode.BranchResolved               1885                       # Number of times decode resolved a branch
system.cpu10.decode.BranchMispred                  29                       # Number of times decode detected a branch misprediction
system.cpu10.decode.DecodedInsts              1422109                       # Number of instructions handled by decode
system.cpu10.decode.SquashedInsts                 121                       # Number of squashed instructions handled by decode
system.cpu10.rename.SquashCycles                 1477                       # Number of cycles rename is squashing
system.cpu10.rename.IdleCycles                  97263                       # Number of cycles rename is idle
system.cpu10.rename.BlockCycles               1607361                       # Number of cycles rename is blocking
system.cpu10.rename.serializeStallCycles        19012                       # count of cycles rename stalled for serializing inst
system.cpu10.rename.RunCycles                  123484                       # Number of cycles rename is running
system.cpu10.rename.UnblockCycles              644162                       # Number of cycles rename is unblocking
system.cpu10.rename.RenamedInsts              1413637                       # Number of instructions processed by rename
system.cpu10.rename.ROBFullEvents                   8                       # Number of times rename has blocked due to ROB full
system.cpu10.rename.IQFullEvents               605695                       # Number of times rename has blocked due to IQ full
system.cpu10.rename.LQFullEvents                 2940                       # Number of times rename has blocked due to LQ full
system.cpu10.rename.RenamedOperands           2074342                       # Number of destination operands rename has renamed
system.cpu10.rename.RenameLookups             6939557                       # Number of register rename lookups that rename has made
system.cpu10.rename.int_rename_lookups        2219312                       # Number of integer rename lookups
system.cpu10.rename.CommittedMaps             2012442                       # Number of HB maps that are committed
system.cpu10.rename.UndoneMaps                  61896                       # Number of HB maps that are undone due to squashing
system.cpu10.rename.serializingInsts              469                       # count of serializing insts renamed
system.cpu10.rename.tempSerializingInsts          469                       # count of temporary serializing insts renamed
system.cpu10.rename.skidInsts                  914546                       # count of insts added to the skid buffer
system.cpu10.memDep0.insertedLoads             321544                       # Number of loads inserted to the mem dependence unit.
system.cpu10.memDep0.insertedStores              9897                       # Number of stores inserted to the mem dependence unit.
system.cpu10.memDep0.conflictingLoads            5150                       # Number of conflicting loads.
system.cpu10.memDep0.conflictingStores           5311                       # Number of conflicting stores.
system.cpu10.iq.iqInstsAdded                  1408264                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu10.iq.iqNonSpecInstsAdded               918                       # Number of non-speculative instructions added to the IQ
system.cpu10.iq.iqInstsIssued                 2386681                       # Number of instructions issued
system.cpu10.iq.iqSquashedInstsIssued            2331                       # Number of squashed instructions issued
system.cpu10.iq.iqSquashedInstsExamined         30391                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu10.iq.iqSquashedOperandsExamined       107532                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu10.iq.iqSquashedNonSpecRemoved           23                       # Number of squashed non-spec instructions that were removed
system.cpu10.iq.issued_per_cycle::samples      2492759                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::mean       0.957446                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::stdev      1.440238                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::0           1466033     58.81%     58.81% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::1            469340     18.83%     77.64% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::2            126858      5.09%     82.73% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::3             58487      2.35%     85.08% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::4            372041     14.92%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::total       2492759                       # Number of insts issued each cycle
system.cpu10.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu10.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu10.iq.FU_type_0::IntAlu              862097     36.12%     36.12% # Type of FU issued
system.cpu10.iq.FU_type_0::IntMult             196612      8.24%     44.36% # Type of FU issued
system.cpu10.iq.FU_type_0::IntDiv                   0      0.00%     44.36% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatAdd                 0      0.00%     44.36% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCmp                 0      0.00%     44.36% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCvt                 0      0.00%     44.36% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatMult                0      0.00%     44.36% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatDiv                 0      0.00%     44.36% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatSqrt                0      0.00%     44.36% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAdd                  0      0.00%     44.36% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAddAcc               0      0.00%     44.36% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAlu                  0      0.00%     44.36% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCmp                  0      0.00%     44.36% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCvt                  0      0.00%     44.36% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMisc                 0      0.00%     44.36% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMult                 0      0.00%     44.36% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMultAcc              0      0.00%     44.36% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShift                0      0.00%     44.36% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShiftAcc             0      0.00%     44.36% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdSqrt                 0      0.00%     44.36% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAdd             0      0.00%     44.36% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAlu             0      0.00%     44.36% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCmp             0      0.00%     44.36% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCvt             0      0.00%     44.36% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatDiv             0      0.00%     44.36% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMisc            0      0.00%     44.36% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMult            0      0.00%     44.36% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     44.36% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatSqrt            0      0.00%     44.36% # Type of FU issued
system.cpu10.iq.FU_type_0::MemRead            1318332     55.24%     99.60% # Type of FU issued
system.cpu10.iq.FU_type_0::MemWrite              9640      0.40%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::total              2386681                       # Type of FU issued
system.cpu10.iq.rate                         0.956532                       # Inst issue rate
system.cpu10.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu10.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu10.iq.int_inst_queue_reads          7268448                       # Number of integer instruction queue reads
system.cpu10.iq.int_inst_queue_writes         1439587                       # Number of integer instruction queue writes
system.cpu10.iq.int_inst_queue_wakeup_accesses      1386466                       # Number of integer instruction queue wakeup accesses
system.cpu10.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu10.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu10.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu10.iq.int_alu_accesses              2386681                       # Number of integer alu accesses
system.cpu10.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu10.iew.lsq.thread0.forwLoads             10                       # Number of loads that had data forwarded from stores
system.cpu10.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu10.iew.lsq.thread0.squashedLoads         3892                       # Number of loads squashed
system.cpu10.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu10.iew.lsq.thread0.memOrderViolation           14                       # Number of memory ordering violations
system.cpu10.iew.lsq.thread0.squashedStores          397                       # Number of stores squashed
system.cpu10.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu10.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu10.iew.lsq.thread0.rescheduledLoads          448                       # Number of loads that were rescheduled
system.cpu10.iew.lsq.thread0.cacheBlocked       999572                       # Number of times an access to memory failed due to the cache being blocked
system.cpu10.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu10.iew.iewSquashCycles                 1477                       # Number of cycles IEW is squashing
system.cpu10.iew.iewBlockCycles               1093784                       # Number of cycles IEW is blocking
system.cpu10.iew.iewUnblockCycles               65620                       # Number of cycles IEW is unblocking
system.cpu10.iew.iewDispatchedInsts           1409185                       # Number of instructions dispatched to IQ
system.cpu10.iew.iewDispSquashedInsts              84                       # Number of squashed instructions skipped by dispatch
system.cpu10.iew.iewDispLoadInsts              321544                       # Number of dispatched load instructions
system.cpu10.iew.iewDispStoreInsts               9897                       # Number of dispatched store instructions
system.cpu10.iew.iewDispNonSpecInsts              456                       # Number of dispatched non-speculative instructions
system.cpu10.iew.iewIQFullEvents                 2256                       # Number of times the IQ has become full, causing a stall
system.cpu10.iew.iewLSQFullEvents                  10                       # Number of times the LSQ has become full, causing a stall
system.cpu10.iew.memOrderViolationEvents           14                       # Number of memory order violations
system.cpu10.iew.predictedTakenIncorrect          962                       # Number of branches that were predicted taken incorrectly
system.cpu10.iew.predictedNotTakenIncorrect           73                       # Number of branches that were predicted not taken incorrectly
system.cpu10.iew.branchMispredicts               1035                       # Number of branch mispredicts detected at execute
system.cpu10.iew.iewExecutedInsts             2386200                       # Number of executed instructions
system.cpu10.iew.iewExecLoadInsts             1317935                       # Number of load instructions executed
system.cpu10.iew.iewExecSquashedInsts             477                       # Number of squashed instructions skipped in execute
system.cpu10.iew.exec_swp                           0                       # number of swp insts executed
system.cpu10.iew.exec_nop                           3                       # number of nop insts executed
system.cpu10.iew.exec_refs                    1327541                       # number of memory reference insts executed
system.cpu10.iew.exec_branches                 160196                       # Number of branches executed
system.cpu10.iew.exec_stores                     9606                       # Number of stores executed
system.cpu10.iew.exec_rate                   0.956340                       # Inst execution rate
system.cpu10.iew.wb_sent                      1386922                       # cumulative count of insts sent to commit
system.cpu10.iew.wb_count                     1386466                       # cumulative count of insts written-back
system.cpu10.iew.wb_producers                  961623                       # num instructions producing a value
system.cpu10.iew.wb_consumers                 1528904                       # num instructions consuming a value
system.cpu10.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu10.iew.wb_rate                     0.555667                       # insts written-back per cycle
system.cpu10.iew.wb_fanout                   0.628962                       # average fanout of values written-back
system.cpu10.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu10.commit.commitSquashedInsts         30332                       # The number of squashed insts skipped by commit
system.cpu10.commit.commitNonSpecStalls           895                       # The number of times commit has been forced to stall to communicate backwards
system.cpu10.commit.branchMispredicts            1031                       # The number of times a branch was mispredicted
system.cpu10.commit.committed_per_cycle::samples      2488031                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::mean     0.554170                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::stdev     1.366326                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::0      1929616     77.56%     77.56% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::1       239430      9.62%     87.18% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::2       132934      5.34%     92.52% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::3        72335      2.91%     95.43% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::4         1539      0.06%     95.49% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::5        81170      3.26%     98.75% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::6          982      0.04%     98.79% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::7         1610      0.06%     98.86% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::8        28415      1.14%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::total      2488031                       # Number of insts commited each cycle
system.cpu10.commit.committedInsts            1365522                       # Number of instructions committed
system.cpu10.commit.committedOps              1378791                       # Number of ops (including micro ops) committed
system.cpu10.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu10.commit.refs                       327152                       # Number of memory references committed
system.cpu10.commit.loads                      317652                       # Number of loads committed
system.cpu10.commit.membars                       446                       # Number of memory barriers committed
system.cpu10.commit.branches                   158790                       # Number of branches committed
system.cpu10.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu10.commit.int_insts                 1222203                       # Number of committed integer instructions.
system.cpu10.commit.function_calls               1324                       # Number of function calls committed.
system.cpu10.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu10.commit.op_class_0::IntAlu         855028     62.01%     62.01% # Class of committed instruction
system.cpu10.commit.op_class_0::IntMult        196611     14.26%     76.27% # Class of committed instruction
system.cpu10.commit.op_class_0::IntDiv              0      0.00%     76.27% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatAdd            0      0.00%     76.27% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCmp            0      0.00%     76.27% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCvt            0      0.00%     76.27% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatMult            0      0.00%     76.27% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatDiv            0      0.00%     76.27% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatSqrt            0      0.00%     76.27% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAdd             0      0.00%     76.27% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAddAcc            0      0.00%     76.27% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAlu             0      0.00%     76.27% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCmp             0      0.00%     76.27% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCvt             0      0.00%     76.27% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMisc            0      0.00%     76.27% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMult            0      0.00%     76.27% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMultAcc            0      0.00%     76.27% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShift            0      0.00%     76.27% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShiftAcc            0      0.00%     76.27% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdSqrt            0      0.00%     76.27% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAdd            0      0.00%     76.27% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAlu            0      0.00%     76.27% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCmp            0      0.00%     76.27% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCvt            0      0.00%     76.27% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatDiv            0      0.00%     76.27% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMisc            0      0.00%     76.27% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMult            0      0.00%     76.27% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.27% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.27% # Class of committed instruction
system.cpu10.commit.op_class_0::MemRead        317652     23.04%     99.31% # Class of committed instruction
system.cpu10.commit.op_class_0::MemWrite         9500      0.69%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::total         1378791                       # Class of committed instruction
system.cpu10.commit.bw_lim_events               28415                       # number cycles where commit BW limit reached
system.cpu10.rob.rob_reads                    3863058                       # The number of ROB reads
system.cpu10.rob.rob_writes                   2823045                       # The number of ROB writes
system.cpu10.timesIdled                            23                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu10.idleCycles                          2380                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu10.quiesceCycles                     406621                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu10.committedInsts                   1365522                       # Number of Instructions Simulated
system.cpu10.committedOps                     1378791                       # Number of Ops (including micro ops) Simulated
system.cpu10.cpi                             1.827242                       # CPI: Cycles Per Instruction
system.cpu10.cpi_total                       1.827242                       # CPI: Total CPI of All Threads
system.cpu10.ipc                             0.547273                       # IPC: Instructions Per Cycle
system.cpu10.ipc_total                       0.547273                       # IPC: Total IPC of All Threads
system.cpu10.int_regfile_reads                3381562                       # number of integer regfile reads
system.cpu10.int_regfile_writes               1085172                       # number of integer regfile writes
system.cpu10.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu10.cc_regfile_reads                 8114595                       # number of cc regfile reads
system.cpu10.cc_regfile_writes                 942482                       # number of cc regfile writes
system.cpu10.misc_regfile_reads                352265                       # number of misc regfile reads
system.cpu10.misc_regfile_writes                   51                       # number of misc regfile writes
system.cpu10.dcache.tags.replacements           65712                       # number of replacements
system.cpu10.dcache.tags.tagsinuse         782.863661                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs            193016                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs           66734                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs            2.892319                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle       486559000                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::cpu10.data   782.863661                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::cpu10.data     0.764515                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.764515                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024         1022                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::1          258                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::2          761                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses          723262                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses         723262                       # Number of data accesses
system.cpu10.dcache.ReadReq_hits::cpu10.data       184570                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total        184570                       # number of ReadReq hits
system.cpu10.dcache.WriteReq_hits::cpu10.data         8439                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total         8439                       # number of WriteReq hits
system.cpu10.dcache.SoftPFReq_hits::cpu10.data            2                       # number of SoftPFReq hits
system.cpu10.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu10.dcache.LoadLockedReq_hits::cpu10.data            1                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu10.dcache.demand_hits::cpu10.data       193009                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total         193009                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::cpu10.data       193011                       # number of overall hits
system.cpu10.dcache.overall_hits::total        193011                       # number of overall hits
system.cpu10.dcache.ReadReq_misses::cpu10.data       134175                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total       134175                       # number of ReadReq misses
system.cpu10.dcache.WriteReq_misses::cpu10.data         1046                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total         1046                       # number of WriteReq misses
system.cpu10.dcache.SoftPFReq_misses::cpu10.data            3                       # number of SoftPFReq misses
system.cpu10.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu10.dcache.LoadLockedReq_misses::cpu10.data           12                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total           12                       # number of LoadLockedReq misses
system.cpu10.dcache.StoreCondReq_misses::cpu10.data            6                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total            6                       # number of StoreCondReq misses
system.cpu10.dcache.demand_misses::cpu10.data       135221                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total       135221                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::cpu10.data       135224                       # number of overall misses
system.cpu10.dcache.overall_misses::total       135224                       # number of overall misses
system.cpu10.dcache.ReadReq_miss_latency::cpu10.data   8341745215                       # number of ReadReq miss cycles
system.cpu10.dcache.ReadReq_miss_latency::total   8341745215                       # number of ReadReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::cpu10.data     97918119                       # number of WriteReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::total     97918119                       # number of WriteReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::cpu10.data       157964                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::total       157964                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::cpu10.data        23500                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::total        23500                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondFailReq_miss_latency::cpu10.data        56500                       # number of StoreCondFailReq miss cycles
system.cpu10.dcache.StoreCondFailReq_miss_latency::total        56500                       # number of StoreCondFailReq miss cycles
system.cpu10.dcache.demand_miss_latency::cpu10.data   8439663334                       # number of demand (read+write) miss cycles
system.cpu10.dcache.demand_miss_latency::total   8439663334                       # number of demand (read+write) miss cycles
system.cpu10.dcache.overall_miss_latency::cpu10.data   8439663334                       # number of overall miss cycles
system.cpu10.dcache.overall_miss_latency::total   8439663334                       # number of overall miss cycles
system.cpu10.dcache.ReadReq_accesses::cpu10.data       318745                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total       318745                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::cpu10.data         9485                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total         9485                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.SoftPFReq_accesses::cpu10.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu10.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::cpu10.data           13                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total           13                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::cpu10.data            6                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total            6                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.demand_accesses::cpu10.data       328230                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total       328230                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::cpu10.data       328235                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total       328235                       # number of overall (read+write) accesses
system.cpu10.dcache.ReadReq_miss_rate::cpu10.data     0.420948                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.420948                       # miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_miss_rate::cpu10.data     0.110279                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::total     0.110279                       # miss rate for WriteReq accesses
system.cpu10.dcache.SoftPFReq_miss_rate::cpu10.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu10.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::cpu10.data     0.923077                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total     0.923077                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::cpu10.data            1                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_miss_rate::cpu10.data     0.411970                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.411970                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::cpu10.data     0.411973                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.411973                       # miss rate for overall accesses
system.cpu10.dcache.ReadReq_avg_miss_latency::cpu10.data 62170.636967                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_miss_latency::total 62170.636967                       # average ReadReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::cpu10.data 93611.968451                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::total 93611.968451                       # average WriteReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::cpu10.data 13163.666667                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::total 13163.666667                       # average LoadLockedReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::cpu10.data  3916.666667                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::total  3916.666667                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondFailReq_avg_miss_latency::cpu10.data          inf                       # average StoreCondFailReq miss latency
system.cpu10.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu10.dcache.demand_avg_miss_latency::cpu10.data 62413.850911                       # average overall miss latency
system.cpu10.dcache.demand_avg_miss_latency::total 62413.850911                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::cpu10.data 62412.466234                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::total 62412.466234                       # average overall miss latency
system.cpu10.dcache.blocked_cycles::no_mshrs      2202246                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets          365                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs           66589                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs    33.072219                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets          365                       # average number of cycles each access was blocked
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.writebacks::writebacks         2045                       # number of writebacks
system.cpu10.dcache.writebacks::total            2045                       # number of writebacks
system.cpu10.dcache.ReadReq_mshr_hits::cpu10.data        67956                       # number of ReadReq MSHR hits
system.cpu10.dcache.ReadReq_mshr_hits::total        67956                       # number of ReadReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::cpu10.data          527                       # number of WriteReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::total          527                       # number of WriteReq MSHR hits
system.cpu10.dcache.demand_mshr_hits::cpu10.data        68483                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.demand_mshr_hits::total        68483                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.overall_mshr_hits::cpu10.data        68483                       # number of overall MSHR hits
system.cpu10.dcache.overall_mshr_hits::total        68483                       # number of overall MSHR hits
system.cpu10.dcache.ReadReq_mshr_misses::cpu10.data        66219                       # number of ReadReq MSHR misses
system.cpu10.dcache.ReadReq_mshr_misses::total        66219                       # number of ReadReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::cpu10.data          519                       # number of WriteReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::total          519                       # number of WriteReq MSHR misses
system.cpu10.dcache.SoftPFReq_mshr_misses::cpu10.data            2                       # number of SoftPFReq MSHR misses
system.cpu10.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::cpu10.data           12                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::total           12                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::cpu10.data            6                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::total            6                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.demand_mshr_misses::cpu10.data        66738                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.demand_mshr_misses::total        66738                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.overall_mshr_misses::cpu10.data        66740                       # number of overall MSHR misses
system.cpu10.dcache.overall_mshr_misses::total        66740                       # number of overall MSHR misses
system.cpu10.dcache.ReadReq_mshr_miss_latency::cpu10.data   4591062404                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_latency::total   4591062404                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::cpu10.data     51436869                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::total     51436869                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.SoftPFReq_mshr_miss_latency::cpu10.data         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu10.dcache.SoftPFReq_mshr_miss_latency::total         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::cpu10.data       136036                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::total       136036                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::cpu10.data        19000                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::total        19000                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondFailReq_mshr_miss_latency::cpu10.data        52000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu10.dcache.StoreCondFailReq_mshr_miss_latency::total        52000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::cpu10.data   4642499273                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::total   4642499273                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::cpu10.data   4642504273                       # number of overall MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::total   4642504273                       # number of overall MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_rate::cpu10.data     0.207749                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_miss_rate::total     0.207749                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::cpu10.data     0.054718                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::total     0.054718                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.SoftPFReq_mshr_miss_rate::cpu10.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu10.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::cpu10.data     0.923077                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::total     0.923077                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::cpu10.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_mshr_miss_rate::cpu10.data     0.203327                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_miss_rate::total     0.203327                       # mshr miss rate for demand accesses
system.cpu10.dcache.overall_mshr_miss_rate::cpu10.data     0.203330                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_miss_rate::total     0.203330                       # mshr miss rate for overall accesses
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::cpu10.data 69331.497063                       # average ReadReq mshr miss latency
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::total 69331.497063                       # average ReadReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::cpu10.data 99107.647399                       # average WriteReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::total 99107.647399                       # average WriteReq mshr miss latency
system.cpu10.dcache.SoftPFReq_avg_mshr_miss_latency::cpu10.data         2500                       # average SoftPFReq mshr miss latency
system.cpu10.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu10.data 11336.333333                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11336.333333                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::cpu10.data  3166.666667                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::total  3166.666667                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu10.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu10.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::cpu10.data 69563.056624                       # average overall mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::total 69563.056624                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::cpu10.data 69561.046943                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::total 69561.046943                       # average overall mshr miss latency
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.tags.replacements               0                       # number of replacements
system.cpu10.icache.tags.tagsinuse          43.971836                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs            143769                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs              56                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs         2567.303571                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::cpu10.inst    43.971836                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::cpu10.inst     0.085882                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total     0.085882                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024           56                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::3           51                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024     0.109375                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses          287736                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses         287736                       # Number of data accesses
system.cpu10.icache.ReadReq_hits::cpu10.inst       143769                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total        143769                       # number of ReadReq hits
system.cpu10.icache.demand_hits::cpu10.inst       143769                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total         143769                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::cpu10.inst       143769                       # number of overall hits
system.cpu10.icache.overall_hits::total        143769                       # number of overall hits
system.cpu10.icache.ReadReq_misses::cpu10.inst           71                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total           71                       # number of ReadReq misses
system.cpu10.icache.demand_misses::cpu10.inst           71                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total           71                       # number of demand (read+write) misses
system.cpu10.icache.overall_misses::cpu10.inst           71                       # number of overall misses
system.cpu10.icache.overall_misses::total           71                       # number of overall misses
system.cpu10.icache.ReadReq_miss_latency::cpu10.inst      3549428                       # number of ReadReq miss cycles
system.cpu10.icache.ReadReq_miss_latency::total      3549428                       # number of ReadReq miss cycles
system.cpu10.icache.demand_miss_latency::cpu10.inst      3549428                       # number of demand (read+write) miss cycles
system.cpu10.icache.demand_miss_latency::total      3549428                       # number of demand (read+write) miss cycles
system.cpu10.icache.overall_miss_latency::cpu10.inst      3549428                       # number of overall miss cycles
system.cpu10.icache.overall_miss_latency::total      3549428                       # number of overall miss cycles
system.cpu10.icache.ReadReq_accesses::cpu10.inst       143840                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total       143840                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.demand_accesses::cpu10.inst       143840                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total       143840                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::cpu10.inst       143840                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total       143840                       # number of overall (read+write) accesses
system.cpu10.icache.ReadReq_miss_rate::cpu10.inst     0.000494                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_miss_rate::total     0.000494                       # miss rate for ReadReq accesses
system.cpu10.icache.demand_miss_rate::cpu10.inst     0.000494                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     0.000494                       # miss rate for demand accesses
system.cpu10.icache.overall_miss_rate::cpu10.inst     0.000494                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     0.000494                       # miss rate for overall accesses
system.cpu10.icache.ReadReq_avg_miss_latency::cpu10.inst 49991.943662                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_miss_latency::total 49991.943662                       # average ReadReq miss latency
system.cpu10.icache.demand_avg_miss_latency::cpu10.inst 49991.943662                       # average overall miss latency
system.cpu10.icache.demand_avg_miss_latency::total 49991.943662                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::cpu10.inst 49991.943662                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::total 49991.943662                       # average overall miss latency
system.cpu10.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.ReadReq_mshr_hits::cpu10.inst           15                       # number of ReadReq MSHR hits
system.cpu10.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu10.icache.demand_mshr_hits::cpu10.inst           15                       # number of demand (read+write) MSHR hits
system.cpu10.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu10.icache.overall_mshr_hits::cpu10.inst           15                       # number of overall MSHR hits
system.cpu10.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu10.icache.ReadReq_mshr_misses::cpu10.inst           56                       # number of ReadReq MSHR misses
system.cpu10.icache.ReadReq_mshr_misses::total           56                       # number of ReadReq MSHR misses
system.cpu10.icache.demand_mshr_misses::cpu10.inst           56                       # number of demand (read+write) MSHR misses
system.cpu10.icache.demand_mshr_misses::total           56                       # number of demand (read+write) MSHR misses
system.cpu10.icache.overall_mshr_misses::cpu10.inst           56                       # number of overall MSHR misses
system.cpu10.icache.overall_mshr_misses::total           56                       # number of overall MSHR misses
system.cpu10.icache.ReadReq_mshr_miss_latency::cpu10.inst      2454311                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_latency::total      2454311                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::cpu10.inst      2454311                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::total      2454311                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::cpu10.inst      2454311                       # number of overall MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::total      2454311                       # number of overall MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_rate::cpu10.inst     0.000389                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_miss_rate::total     0.000389                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.demand_mshr_miss_rate::cpu10.inst     0.000389                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_miss_rate::total     0.000389                       # mshr miss rate for demand accesses
system.cpu10.icache.overall_mshr_miss_rate::cpu10.inst     0.000389                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_miss_rate::total     0.000389                       # mshr miss rate for overall accesses
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::cpu10.inst 43826.982143                       # average ReadReq mshr miss latency
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::total 43826.982143                       # average ReadReq mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::cpu10.inst 43826.982143                       # average overall mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::total 43826.982143                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::cpu10.inst 43826.982143                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::total 43826.982143                       # average overall mshr miss latency
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.branchPred.lookups                175849                       # Number of BP lookups
system.cpu11.branchPred.condPredicted          171666                       # Number of conditional branches predicted
system.cpu11.branchPred.condIncorrect            1052                       # Number of conditional branches incorrect
system.cpu11.branchPred.BTBLookups             127982                       # Number of BTB lookups
system.cpu11.branchPred.BTBHits                123110                       # Number of BTB hits
system.cpu11.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu11.branchPred.BTBHitPct           96.193215                       # BTB Hit Percentage
system.cpu11.branchPred.usedRAS                  2236                       # Number of times the RAS was used to get a target.
system.cpu11.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu11.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu11.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu11.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu11.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu11.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu11.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu11.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu11.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu11.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu11.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu11.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu11.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu11.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu11.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu11.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu11.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu11.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu11.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu11.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu11.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu11.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu11.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.inst_hits                          0                       # ITB inst hits
system.cpu11.dtb.inst_misses                        0                       # ITB inst misses
system.cpu11.dtb.read_hits                          0                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.write_hits                         0                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu11.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu11.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu11.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu11.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu11.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu11.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu11.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu11.dtb.hits                               0                       # DTB hits
system.cpu11.dtb.misses                             0                       # DTB misses
system.cpu11.dtb.accesses                           0                       # DTB accesses
system.cpu11.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu11.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu11.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu11.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu11.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu11.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu11.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu11.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu11.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu11.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu11.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu11.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu11.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu11.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu11.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu11.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu11.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu11.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu11.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu11.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu11.itb.walker.walks                       0                       # Table walker walks requested
system.cpu11.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.inst_hits                          0                       # ITB inst hits
system.cpu11.itb.inst_misses                        0                       # ITB inst misses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu11.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu11.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu11.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu11.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu11.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu11.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu11.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu11.itb.hits                               0                       # DTB hits
system.cpu11.itb.misses                             0                       # DTB misses
system.cpu11.itb.accesses                           0                       # DTB accesses
system.cpu11.numCycles                        2494507                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.fetch.icacheStallCycles           145738                       # Number of cycles fetch is stalled on an Icache miss
system.cpu11.fetch.Insts                      1457732                       # Number of instructions fetch has processed
system.cpu11.fetch.Branches                    175849                       # Number of branches that fetch encountered
system.cpu11.fetch.predictedBranches           125346                       # Number of branches that fetch has predicted taken
system.cpu11.fetch.Cycles                     2343902                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu11.fetch.SquashCycles                  2995                       # Number of cycles fetch has spent squashing
system.cpu11.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu11.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu11.fetch.CacheLines                  143788                       # Number of cache lines fetched
system.cpu11.fetch.IcacheSquashes                  62                       # Number of outstanding Icache misses that were squashed
system.cpu11.fetch.rateDist::samples          2491144                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::mean            0.592909                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::stdev           1.882017                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::0                2224630     89.30%     89.30% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::1                  26184      1.05%     90.35% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::2                  19483      0.78%     91.13% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::3                  19304      0.77%     91.91% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::4                  19530      0.78%     92.69% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::5                  18549      0.74%     93.44% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::6                  26420      1.06%     94.50% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::7                  71777      2.88%     97.38% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::8                  65267      2.62%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::total            2491144                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.branchRate                0.070494                       # Number of branch fetches per cycle
system.cpu11.fetch.rate                      0.584377                       # Number of inst fetches per cycle
system.cpu11.decode.IdleCycles                  71058                       # Number of cycles decode is idle
system.cpu11.decode.BlockedCycles             2237087                       # Number of cycles decode is blocked
system.cpu11.decode.RunCycles                   27213                       # Number of cycles decode is running
system.cpu11.decode.UnblockCycles              154317                       # Number of cycles decode is unblocking
system.cpu11.decode.SquashCycles                 1469                       # Number of cycles decode is squashing
system.cpu11.decode.BranchResolved               1872                       # Number of times decode resolved a branch
system.cpu11.decode.BranchMispred                  28                       # Number of times decode detected a branch misprediction
system.cpu11.decode.DecodedInsts              1421104                       # Number of instructions handled by decode
system.cpu11.decode.SquashedInsts                 106                       # Number of squashed instructions handled by decode
system.cpu11.rename.SquashCycles                 1469                       # Number of cycles rename is squashing
system.cpu11.rename.IdleCycles                  97197                       # Number of cycles rename is idle
system.cpu11.rename.BlockCycles               1605478                       # Number of cycles rename is blocking
system.cpu11.rename.serializeStallCycles        19390                       # count of cycles rename stalled for serializing inst
system.cpu11.rename.RunCycles                  123370                       # Number of cycles rename is running
system.cpu11.rename.UnblockCycles              644240                       # Number of cycles rename is unblocking
system.cpu11.rename.RenamedInsts              1412677                       # Number of instructions processed by rename
system.cpu11.rename.ROBFullEvents                  18                       # Number of times rename has blocked due to ROB full
system.cpu11.rename.IQFullEvents               605644                       # Number of times rename has blocked due to IQ full
system.cpu11.rename.LQFullEvents                 3049                       # Number of times rename has blocked due to LQ full
system.cpu11.rename.RenamedOperands           2072633                       # Number of destination operands rename has renamed
system.cpu11.rename.RenameLookups             6934879                       # Number of register rename lookups that rename has made
system.cpu11.rename.int_rename_lookups        2218002                       # Number of integer rename lookups
system.cpu11.rename.CommittedMaps             2010804                       # Number of HB maps that are committed
system.cpu11.rename.UndoneMaps                  61825                       # Number of HB maps that are undone due to squashing
system.cpu11.rename.serializingInsts              469                       # count of serializing insts renamed
system.cpu11.rename.tempSerializingInsts          468                       # count of temporary serializing insts renamed
system.cpu11.rename.skidInsts                  914388                       # count of insts added to the skid buffer
system.cpu11.memDep0.insertedLoads             321438                       # Number of loads inserted to the mem dependence unit.
system.cpu11.memDep0.insertedStores              9896                       # Number of stores inserted to the mem dependence unit.
system.cpu11.memDep0.conflictingLoads            5139                       # Number of conflicting loads.
system.cpu11.memDep0.conflictingStores           5301                       # Number of conflicting stores.
system.cpu11.iq.iqInstsAdded                  1407374                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu11.iq.iqNonSpecInstsAdded               909                       # Number of non-speculative instructions added to the IQ
system.cpu11.iq.iqInstsIssued                 2385770                       # Number of instructions issued
system.cpu11.iq.iqSquashedInstsIssued            2337                       # Number of squashed instructions issued
system.cpu11.iq.iqSquashedInstsExamined         30382                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu11.iq.iqSquashedOperandsExamined       107375                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu11.iq.iqSquashedNonSpecRemoved           13                       # Number of squashed non-spec instructions that were removed
system.cpu11.iq.issued_per_cycle::samples      2491144                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::mean       0.957701                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::stdev      1.440154                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::0           1464666     58.79%     58.79% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::1            469121     18.83%     77.63% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::2            127107      5.10%     82.73% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::3             58565      2.35%     85.08% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::4            371685     14.92%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::total       2491144                       # Number of insts issued each cycle
system.cpu11.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntAlu                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntMult                    3    100.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatAdd                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCmp                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCvt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatMult                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatDiv                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatSqrt                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAddAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAlu                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMisc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMultAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShift                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShiftAcc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAdd               0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAlu               0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCmp               0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCvt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatDiv               0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMisc              0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMult              0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatSqrt              0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::MemRead                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::MemWrite                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IntAlu              861357     36.10%     36.10% # Type of FU issued
system.cpu11.iq.FU_type_0::IntMult             196612      8.24%     44.34% # Type of FU issued
system.cpu11.iq.FU_type_0::IntDiv                   0      0.00%     44.34% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatAdd                 0      0.00%     44.34% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCmp                 0      0.00%     44.34% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCvt                 0      0.00%     44.34% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatMult                0      0.00%     44.34% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatDiv                 0      0.00%     44.34% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatSqrt                0      0.00%     44.34% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAdd                  0      0.00%     44.34% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAddAcc               0      0.00%     44.34% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAlu                  0      0.00%     44.34% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCmp                  0      0.00%     44.34% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCvt                  0      0.00%     44.34% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMisc                 0      0.00%     44.34% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMult                 0      0.00%     44.34% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMultAcc              0      0.00%     44.34% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShift                0      0.00%     44.34% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShiftAcc             0      0.00%     44.34% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdSqrt                 0      0.00%     44.34% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAdd             0      0.00%     44.34% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAlu             0      0.00%     44.34% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCmp             0      0.00%     44.34% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCvt             0      0.00%     44.34% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatDiv             0      0.00%     44.34% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMisc            0      0.00%     44.34% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMult            0      0.00%     44.34% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     44.34% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatSqrt            0      0.00%     44.34% # Type of FU issued
system.cpu11.iq.FU_type_0::MemRead            1318175     55.25%     99.60% # Type of FU issued
system.cpu11.iq.FU_type_0::MemWrite              9626      0.40%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::total              2385770                       # Type of FU issued
system.cpu11.iq.rate                         0.956409                       # Inst issue rate
system.cpu11.iq.fu_busy_cnt                         3                       # FU busy when requested
system.cpu11.iq.fu_busy_rate                 0.000001                       # FU busy rate (busy events/executed inst)
system.cpu11.iq.int_inst_queue_reads          7265020                       # Number of integer instruction queue reads
system.cpu11.iq.int_inst_queue_writes         1438679                       # Number of integer instruction queue writes
system.cpu11.iq.int_inst_queue_wakeup_accesses      1385617                       # Number of integer instruction queue wakeup accesses
system.cpu11.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu11.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu11.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu11.iq.int_alu_accesses              2385773                       # Number of integer alu accesses
system.cpu11.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu11.iew.lsq.thread0.forwLoads             13                       # Number of loads that had data forwarded from stores
system.cpu11.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu11.iew.lsq.thread0.squashedLoads         3901                       # Number of loads squashed
system.cpu11.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu11.iew.lsq.thread0.memOrderViolation           14                       # Number of memory ordering violations
system.cpu11.iew.lsq.thread0.squashedStores          407                       # Number of stores squashed
system.cpu11.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu11.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu11.iew.lsq.thread0.rescheduledLoads          453                       # Number of loads that were rescheduled
system.cpu11.iew.lsq.thread0.cacheBlocked       999508                       # Number of times an access to memory failed due to the cache being blocked
system.cpu11.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu11.iew.iewSquashCycles                 1469                       # Number of cycles IEW is squashing
system.cpu11.iew.iewBlockCycles               1092472                       # Number of cycles IEW is blocking
system.cpu11.iew.iewUnblockCycles               65848                       # Number of cycles IEW is unblocking
system.cpu11.iew.iewDispatchedInsts           1408286                       # Number of instructions dispatched to IQ
system.cpu11.iew.iewDispSquashedInsts              45                       # Number of squashed instructions skipped by dispatch
system.cpu11.iew.iewDispLoadInsts              321438                       # Number of dispatched load instructions
system.cpu11.iew.iewDispStoreInsts               9896                       # Number of dispatched store instructions
system.cpu11.iew.iewDispNonSpecInsts              455                       # Number of dispatched non-speculative instructions
system.cpu11.iew.iewIQFullEvents                 2271                       # Number of times the IQ has become full, causing a stall
system.cpu11.iew.iewLSQFullEvents                 192                       # Number of times the LSQ has become full, causing a stall
system.cpu11.iew.memOrderViolationEvents           14                       # Number of memory order violations
system.cpu11.iew.predictedTakenIncorrect          962                       # Number of branches that were predicted taken incorrectly
system.cpu11.iew.predictedNotTakenIncorrect           68                       # Number of branches that were predicted not taken incorrectly
system.cpu11.iew.branchMispredicts               1030                       # Number of branch mispredicts detected at execute
system.cpu11.iew.iewExecutedInsts             2385291                       # Number of executed instructions
system.cpu11.iew.iewExecLoadInsts             1317776                       # Number of load instructions executed
system.cpu11.iew.iewExecSquashedInsts             475                       # Number of squashed instructions skipped in execute
system.cpu11.iew.exec_swp                           0                       # number of swp insts executed
system.cpu11.iew.exec_nop                           3                       # number of nop insts executed
system.cpu11.iew.exec_refs                    1327369                       # number of memory reference insts executed
system.cpu11.iew.exec_branches                 159994                       # Number of branches executed
system.cpu11.iew.exec_stores                     9593                       # Number of stores executed
system.cpu11.iew.exec_rate                   0.956217                       # Inst execution rate
system.cpu11.iew.wb_sent                      1386072                       # cumulative count of insts sent to commit
system.cpu11.iew.wb_count                     1385617                       # cumulative count of insts written-back
system.cpu11.iew.wb_producers                  961065                       # num instructions producing a value
system.cpu11.iew.wb_consumers                 1527638                       # num instructions consuming a value
system.cpu11.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu11.iew.wb_rate                     0.555467                       # insts written-back per cycle
system.cpu11.iew.wb_fanout                   0.629118                       # average fanout of values written-back
system.cpu11.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu11.commit.commitSquashedInsts         30323                       # The number of squashed insts skipped by commit
system.cpu11.commit.commitNonSpecStalls           896                       # The number of times commit has been forced to stall to communicate backwards
system.cpu11.commit.branchMispredicts            1024                       # The number of times a branch was mispredicted
system.cpu11.commit.committed_per_cycle::samples      2486423                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::mean     0.554170                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::stdev     1.366527                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::0      1928232     77.55%     77.55% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::1       239526      9.63%     87.18% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::2       132923      5.35%     92.53% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::3        72135      2.90%     95.43% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::4         1540      0.06%     95.49% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::5        80998      3.26%     98.75% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::6          977      0.04%     98.79% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::7         1624      0.07%     98.86% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::8        28468      1.14%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::total      2486423                       # Number of insts commited each cycle
system.cpu11.commit.committedInsts            1364652                       # Number of instructions committed
system.cpu11.commit.committedOps              1377901                       # Number of ops (including micro ops) committed
system.cpu11.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu11.commit.refs                       327026                       # Number of memory references committed
system.cpu11.commit.loads                      317537                       # Number of loads committed
system.cpu11.commit.membars                       446                       # Number of memory barriers committed
system.cpu11.commit.branches                   158574                       # Number of branches committed
system.cpu11.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu11.commit.int_insts                 1221525                       # Number of committed integer instructions.
system.cpu11.commit.function_calls               1322                       # Number of function calls committed.
system.cpu11.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu11.commit.op_class_0::IntAlu         854264     62.00%     62.00% # Class of committed instruction
system.cpu11.commit.op_class_0::IntMult        196611     14.27%     76.27% # Class of committed instruction
system.cpu11.commit.op_class_0::IntDiv              0      0.00%     76.27% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatAdd            0      0.00%     76.27% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCmp            0      0.00%     76.27% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCvt            0      0.00%     76.27% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatMult            0      0.00%     76.27% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatDiv            0      0.00%     76.27% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatSqrt            0      0.00%     76.27% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAdd             0      0.00%     76.27% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAddAcc            0      0.00%     76.27% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAlu             0      0.00%     76.27% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCmp             0      0.00%     76.27% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCvt             0      0.00%     76.27% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMisc            0      0.00%     76.27% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMult            0      0.00%     76.27% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMultAcc            0      0.00%     76.27% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShift            0      0.00%     76.27% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShiftAcc            0      0.00%     76.27% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdSqrt            0      0.00%     76.27% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAdd            0      0.00%     76.27% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAlu            0      0.00%     76.27% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCmp            0      0.00%     76.27% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCvt            0      0.00%     76.27% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatDiv            0      0.00%     76.27% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMisc            0      0.00%     76.27% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMult            0      0.00%     76.27% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.27% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.27% # Class of committed instruction
system.cpu11.commit.op_class_0::MemRead        317537     23.04%     99.31% # Class of committed instruction
system.cpu11.commit.op_class_0::MemWrite         9489      0.69%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::total         1377901                       # Class of committed instruction
system.cpu11.commit.bw_lim_events               28468                       # number cycles where commit BW limit reached
system.cpu11.rob.rob_reads                    3860511                       # The number of ROB reads
system.cpu11.rob.rob_writes                   2821239                       # The number of ROB writes
system.cpu11.timesIdled                            23                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu11.idleCycles                          3363                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu11.quiesceCycles                     407253                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu11.committedInsts                   1364652                       # Number of Instructions Simulated
system.cpu11.committedOps                     1377901                       # Number of Ops (including micro ops) Simulated
system.cpu11.cpi                             1.827944                       # CPI: Cycles Per Instruction
system.cpu11.cpi_total                       1.827944                       # CPI: Total CPI of All Threads
system.cpu11.ipc                             0.547063                       # IPC: Instructions Per Cycle
system.cpu11.ipc_total                       0.547063                       # IPC: Total IPC of All Threads
system.cpu11.int_regfile_reads                3380263                       # number of integer regfile reads
system.cpu11.int_regfile_writes               1084832                       # number of integer regfile writes
system.cpu11.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu11.cc_regfile_reads                 8111577                       # number of cc regfile reads
system.cpu11.cc_regfile_writes                 941239                       # number of cc regfile writes
system.cpu11.misc_regfile_reads                352152                       # number of misc regfile reads
system.cpu11.misc_regfile_writes                   61                       # number of misc regfile writes
system.cpu11.dcache.tags.replacements           65712                       # number of replacements
system.cpu11.dcache.tags.tagsinuse         782.950235                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs            192882                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs           66734                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs            2.890311                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle       486390500                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::cpu11.data   782.950235                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::cpu11.data     0.764600                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.764600                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024         1022                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::1          258                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::2          761                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses          723029                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses         723029                       # Number of data accesses
system.cpu11.dcache.ReadReq_hits::cpu11.data       184449                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total        184449                       # number of ReadReq hits
system.cpu11.dcache.WriteReq_hits::cpu11.data         8426                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total         8426                       # number of WriteReq hits
system.cpu11.dcache.SoftPFReq_hits::cpu11.data            2                       # number of SoftPFReq hits
system.cpu11.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu11.dcache.LoadLockedReq_hits::cpu11.data            1                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu11.dcache.demand_hits::cpu11.data       192875                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total         192875                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::cpu11.data       192877                       # number of overall hits
system.cpu11.dcache.overall_hits::total        192877                       # number of overall hits
system.cpu11.dcache.ReadReq_misses::cpu11.data       134185                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total       134185                       # number of ReadReq misses
system.cpu11.dcache.WriteReq_misses::cpu11.data         1046                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total         1046                       # number of WriteReq misses
system.cpu11.dcache.SoftPFReq_misses::cpu11.data            3                       # number of SoftPFReq misses
system.cpu11.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu11.dcache.LoadLockedReq_misses::cpu11.data           14                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total           14                       # number of LoadLockedReq misses
system.cpu11.dcache.StoreCondReq_misses::cpu11.data            9                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total            9                       # number of StoreCondReq misses
system.cpu11.dcache.demand_misses::cpu11.data       135231                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total       135231                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::cpu11.data       135234                       # number of overall misses
system.cpu11.dcache.overall_misses::total       135234                       # number of overall misses
system.cpu11.dcache.ReadReq_miss_latency::cpu11.data   8335699537                       # number of ReadReq miss cycles
system.cpu11.dcache.ReadReq_miss_latency::total   8335699537                       # number of ReadReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::cpu11.data     97821369                       # number of WriteReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::total     97821369                       # number of WriteReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::cpu11.data       143432                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::total       143432                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::cpu11.data        24000                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::total        24000                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondFailReq_miss_latency::cpu11.data       121499                       # number of StoreCondFailReq miss cycles
system.cpu11.dcache.StoreCondFailReq_miss_latency::total       121499                       # number of StoreCondFailReq miss cycles
system.cpu11.dcache.demand_miss_latency::cpu11.data   8433520906                       # number of demand (read+write) miss cycles
system.cpu11.dcache.demand_miss_latency::total   8433520906                       # number of demand (read+write) miss cycles
system.cpu11.dcache.overall_miss_latency::cpu11.data   8433520906                       # number of overall miss cycles
system.cpu11.dcache.overall_miss_latency::total   8433520906                       # number of overall miss cycles
system.cpu11.dcache.ReadReq_accesses::cpu11.data       318634                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total       318634                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::cpu11.data         9472                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total         9472                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.SoftPFReq_accesses::cpu11.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu11.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::cpu11.data           15                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total           15                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::cpu11.data            9                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total            9                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.demand_accesses::cpu11.data       328106                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total       328106                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::cpu11.data       328111                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total       328111                       # number of overall (read+write) accesses
system.cpu11.dcache.ReadReq_miss_rate::cpu11.data     0.421126                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.421126                       # miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_miss_rate::cpu11.data     0.110431                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::total     0.110431                       # miss rate for WriteReq accesses
system.cpu11.dcache.SoftPFReq_miss_rate::cpu11.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu11.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::cpu11.data     0.933333                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total     0.933333                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::cpu11.data            1                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_miss_rate::cpu11.data     0.412156                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.412156                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::cpu11.data     0.412159                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.412159                       # miss rate for overall accesses
system.cpu11.dcache.ReadReq_avg_miss_latency::cpu11.data 62120.948966                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_miss_latency::total 62120.948966                       # average ReadReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::cpu11.data 93519.473231                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::total 93519.473231                       # average WriteReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::cpu11.data 10245.142857                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::total 10245.142857                       # average LoadLockedReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::cpu11.data  2666.666667                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::total  2666.666667                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondFailReq_avg_miss_latency::cpu11.data          inf                       # average StoreCondFailReq miss latency
system.cpu11.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu11.dcache.demand_avg_miss_latency::cpu11.data 62363.813815                       # average overall miss latency
system.cpu11.dcache.demand_avg_miss_latency::total 62363.813815                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::cpu11.data 62362.430350                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::total 62362.430350                       # average overall miss latency
system.cpu11.dcache.blocked_cycles::no_mshrs      2202330                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets          114                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs           66589                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             2                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs    33.073481                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets           57                       # average number of cycles each access was blocked
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.writebacks::writebacks         2006                       # number of writebacks
system.cpu11.dcache.writebacks::total            2006                       # number of writebacks
system.cpu11.dcache.ReadReq_mshr_hits::cpu11.data        67966                       # number of ReadReq MSHR hits
system.cpu11.dcache.ReadReq_mshr_hits::total        67966                       # number of ReadReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::cpu11.data          527                       # number of WriteReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::total          527                       # number of WriteReq MSHR hits
system.cpu11.dcache.demand_mshr_hits::cpu11.data        68493                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.demand_mshr_hits::total        68493                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.overall_mshr_hits::cpu11.data        68493                       # number of overall MSHR hits
system.cpu11.dcache.overall_mshr_hits::total        68493                       # number of overall MSHR hits
system.cpu11.dcache.ReadReq_mshr_misses::cpu11.data        66219                       # number of ReadReq MSHR misses
system.cpu11.dcache.ReadReq_mshr_misses::total        66219                       # number of ReadReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::cpu11.data          519                       # number of WriteReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::total          519                       # number of WriteReq MSHR misses
system.cpu11.dcache.SoftPFReq_mshr_misses::cpu11.data            2                       # number of SoftPFReq MSHR misses
system.cpu11.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::cpu11.data           14                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::total           14                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::cpu11.data            9                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::total            9                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.demand_mshr_misses::cpu11.data        66738                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.demand_mshr_misses::total        66738                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.overall_mshr_misses::cpu11.data        66740                       # number of overall MSHR misses
system.cpu11.dcache.overall_mshr_misses::total        66740                       # number of overall MSHR misses
system.cpu11.dcache.ReadReq_mshr_miss_latency::cpu11.data   4589161869                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_latency::total   4589161869                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::cpu11.data     51519619                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::total     51519619                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.SoftPFReq_mshr_miss_latency::cpu11.data         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu11.dcache.SoftPFReq_mshr_miss_latency::total         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::cpu11.data       114568                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::total       114568                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::cpu11.data        19500                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::total        19500                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondFailReq_mshr_miss_latency::cpu11.data       111501                       # number of StoreCondFailReq MSHR miss cycles
system.cpu11.dcache.StoreCondFailReq_mshr_miss_latency::total       111501                       # number of StoreCondFailReq MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::cpu11.data   4640681488                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::total   4640681488                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::cpu11.data   4640686488                       # number of overall MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::total   4640686488                       # number of overall MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_rate::cpu11.data     0.207822                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_miss_rate::total     0.207822                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::cpu11.data     0.054793                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::total     0.054793                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.SoftPFReq_mshr_miss_rate::cpu11.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu11.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::cpu11.data     0.933333                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::total     0.933333                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::cpu11.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_mshr_miss_rate::cpu11.data     0.203404                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_miss_rate::total     0.203404                       # mshr miss rate for demand accesses
system.cpu11.dcache.overall_mshr_miss_rate::cpu11.data     0.203407                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_miss_rate::total     0.203407                       # mshr miss rate for overall accesses
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::cpu11.data 69302.796312                       # average ReadReq mshr miss latency
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::total 69302.796312                       # average ReadReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::cpu11.data 99267.088632                       # average WriteReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::total 99267.088632                       # average WriteReq mshr miss latency
system.cpu11.dcache.SoftPFReq_avg_mshr_miss_latency::cpu11.data         2500                       # average SoftPFReq mshr miss latency
system.cpu11.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu11.data  8183.428571                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8183.428571                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::cpu11.data  2166.666667                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::total  2166.666667                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu11.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu11.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::cpu11.data 69535.818994                       # average overall mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::total 69535.818994                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::cpu11.data 69533.810129                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::total 69533.810129                       # average overall mshr miss latency
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.tags.replacements               0                       # number of replacements
system.cpu11.icache.tags.tagsinuse          43.885568                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs            143719                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs              54                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs         2661.462963                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::cpu11.inst    43.885568                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::cpu11.inst     0.085714                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total     0.085714                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024           54                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::3           51                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024     0.105469                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses          287630                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses         287630                       # Number of data accesses
system.cpu11.icache.ReadReq_hits::cpu11.inst       143719                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total        143719                       # number of ReadReq hits
system.cpu11.icache.demand_hits::cpu11.inst       143719                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total         143719                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::cpu11.inst       143719                       # number of overall hits
system.cpu11.icache.overall_hits::total        143719                       # number of overall hits
system.cpu11.icache.ReadReq_misses::cpu11.inst           69                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total           69                       # number of ReadReq misses
system.cpu11.icache.demand_misses::cpu11.inst           69                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total           69                       # number of demand (read+write) misses
system.cpu11.icache.overall_misses::cpu11.inst           69                       # number of overall misses
system.cpu11.icache.overall_misses::total           69                       # number of overall misses
system.cpu11.icache.ReadReq_miss_latency::cpu11.inst      4862435                       # number of ReadReq miss cycles
system.cpu11.icache.ReadReq_miss_latency::total      4862435                       # number of ReadReq miss cycles
system.cpu11.icache.demand_miss_latency::cpu11.inst      4862435                       # number of demand (read+write) miss cycles
system.cpu11.icache.demand_miss_latency::total      4862435                       # number of demand (read+write) miss cycles
system.cpu11.icache.overall_miss_latency::cpu11.inst      4862435                       # number of overall miss cycles
system.cpu11.icache.overall_miss_latency::total      4862435                       # number of overall miss cycles
system.cpu11.icache.ReadReq_accesses::cpu11.inst       143788                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total       143788                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.demand_accesses::cpu11.inst       143788                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total       143788                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::cpu11.inst       143788                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total       143788                       # number of overall (read+write) accesses
system.cpu11.icache.ReadReq_miss_rate::cpu11.inst     0.000480                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_miss_rate::total     0.000480                       # miss rate for ReadReq accesses
system.cpu11.icache.demand_miss_rate::cpu11.inst     0.000480                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     0.000480                       # miss rate for demand accesses
system.cpu11.icache.overall_miss_rate::cpu11.inst     0.000480                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     0.000480                       # miss rate for overall accesses
system.cpu11.icache.ReadReq_avg_miss_latency::cpu11.inst 70470.072464                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_miss_latency::total 70470.072464                       # average ReadReq miss latency
system.cpu11.icache.demand_avg_miss_latency::cpu11.inst 70470.072464                       # average overall miss latency
system.cpu11.icache.demand_avg_miss_latency::total 70470.072464                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::cpu11.inst 70470.072464                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::total 70470.072464                       # average overall miss latency
system.cpu11.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.ReadReq_mshr_hits::cpu11.inst           15                       # number of ReadReq MSHR hits
system.cpu11.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu11.icache.demand_mshr_hits::cpu11.inst           15                       # number of demand (read+write) MSHR hits
system.cpu11.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu11.icache.overall_mshr_hits::cpu11.inst           15                       # number of overall MSHR hits
system.cpu11.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu11.icache.ReadReq_mshr_misses::cpu11.inst           54                       # number of ReadReq MSHR misses
system.cpu11.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu11.icache.demand_mshr_misses::cpu11.inst           54                       # number of demand (read+write) MSHR misses
system.cpu11.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu11.icache.overall_mshr_misses::cpu11.inst           54                       # number of overall MSHR misses
system.cpu11.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu11.icache.ReadReq_mshr_miss_latency::cpu11.inst      3359802                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_latency::total      3359802                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::cpu11.inst      3359802                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::total      3359802                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::cpu11.inst      3359802                       # number of overall MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::total      3359802                       # number of overall MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_rate::cpu11.inst     0.000376                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_miss_rate::total     0.000376                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.demand_mshr_miss_rate::cpu11.inst     0.000376                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_miss_rate::total     0.000376                       # mshr miss rate for demand accesses
system.cpu11.icache.overall_mshr_miss_rate::cpu11.inst     0.000376                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_miss_rate::total     0.000376                       # mshr miss rate for overall accesses
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::cpu11.inst 62218.555556                       # average ReadReq mshr miss latency
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::total 62218.555556                       # average ReadReq mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::cpu11.inst 62218.555556                       # average overall mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::total 62218.555556                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::cpu11.inst 62218.555556                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::total 62218.555556                       # average overall mshr miss latency
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.branchPred.lookups                174702                       # Number of BP lookups
system.cpu12.branchPred.condPredicted          170539                       # Number of conditional branches predicted
system.cpu12.branchPred.condIncorrect            1057                       # Number of conditional branches incorrect
system.cpu12.branchPred.BTBLookups             127042                       # Number of BTB lookups
system.cpu12.branchPred.BTBHits                122524                       # Number of BTB hits
system.cpu12.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu12.branchPred.BTBHitPct           96.443696                       # BTB Hit Percentage
system.cpu12.branchPred.usedRAS                  2215                       # Number of times the RAS was used to get a target.
system.cpu12.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu12.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu12.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu12.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu12.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu12.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu12.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu12.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu12.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu12.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu12.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu12.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu12.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu12.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu12.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu12.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu12.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu12.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu12.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu12.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu12.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu12.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu12.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.inst_hits                          0                       # ITB inst hits
system.cpu12.dtb.inst_misses                        0                       # ITB inst misses
system.cpu12.dtb.read_hits                          0                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.write_hits                         0                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu12.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu12.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu12.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu12.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu12.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu12.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu12.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu12.dtb.hits                               0                       # DTB hits
system.cpu12.dtb.misses                             0                       # DTB misses
system.cpu12.dtb.accesses                           0                       # DTB accesses
system.cpu12.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu12.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu12.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu12.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu12.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu12.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu12.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu12.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu12.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu12.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu12.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu12.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu12.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu12.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu12.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu12.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu12.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu12.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu12.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu12.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu12.itb.walker.walks                       0                       # Table walker walks requested
system.cpu12.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.inst_hits                          0                       # ITB inst hits
system.cpu12.itb.inst_misses                        0                       # ITB inst misses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu12.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu12.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu12.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu12.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu12.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu12.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu12.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu12.itb.hits                               0                       # DTB hits
system.cpu12.itb.misses                             0                       # DTB misses
system.cpu12.itb.accesses                           0                       # DTB accesses
system.cpu12.numCycles                        2493875                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.fetch.icacheStallCycles           145558                       # Number of cycles fetch is stalled on an Icache miss
system.cpu12.fetch.Insts                      1453300                       # Number of instructions fetch has processed
system.cpu12.fetch.Branches                    174702                       # Number of branches that fetch encountered
system.cpu12.fetch.predictedBranches           124739                       # Number of branches that fetch has predicted taken
system.cpu12.fetch.Cycles                     2344354                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu12.fetch.SquashCycles                  2995                       # Number of cycles fetch has spent squashing
system.cpu12.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu12.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu12.fetch.CacheLines                  143756                       # Number of cache lines fetched
system.cpu12.fetch.IcacheSquashes                  60                       # Number of outstanding Icache misses that were squashed
system.cpu12.fetch.rateDist::samples          2491416                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::mean            0.591006                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::stdev           1.878524                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::0                2225437     89.32%     89.32% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::1                  26209      1.05%     90.38% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::2                  19501      0.78%     91.16% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::3                  19297      0.77%     91.93% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::4                  19521      0.78%     92.72% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::5                  18580      0.75%     93.46% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::6                  26394      1.06%     94.52% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::7                  71825      2.88%     97.41% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::8                  64652      2.59%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::total            2491416                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.branchRate                0.070052                       # Number of branch fetches per cycle
system.cpu12.fetch.rate                      0.582748                       # Number of inst fetches per cycle
system.cpu12.decode.IdleCycles                  70757                       # Number of cycles decode is idle
system.cpu12.decode.BlockedCycles             2238252                       # Number of cycles decode is blocked
system.cpu12.decode.RunCycles                   27050                       # Number of cycles decode is running
system.cpu12.decode.UnblockCycles              153889                       # Number of cycles decode is unblocking
system.cpu12.decode.SquashCycles                 1468                       # Number of cycles decode is squashing
system.cpu12.decode.BranchResolved               1867                       # Number of times decode resolved a branch
system.cpu12.decode.BranchMispred                  29                       # Number of times decode detected a branch misprediction
system.cpu12.decode.DecodedInsts              1416610                       # Number of instructions handled by decode
system.cpu12.decode.SquashedInsts                 120                       # Number of squashed instructions handled by decode
system.cpu12.rename.SquashCycles                 1468                       # Number of cycles rename is squashing
system.cpu12.rename.IdleCycles                  96850                       # Number of cycles rename is idle
system.cpu12.rename.BlockCycles               1607619                       # Number of cycles rename is blocking
system.cpu12.rename.serializeStallCycles        18572                       # count of cycles rename stalled for serializing inst
system.cpu12.rename.RunCycles                  122817                       # Number of cycles rename is running
system.cpu12.rename.UnblockCycles              644090                       # Number of cycles rename is unblocking
system.cpu12.rename.RenamedInsts              1408206                       # Number of instructions processed by rename
system.cpu12.rename.ROBFullEvents                   2                       # Number of times rename has blocked due to ROB full
system.cpu12.rename.IQFullEvents               605685                       # Number of times rename has blocked due to IQ full
system.cpu12.rename.LQFullEvents                 3165                       # Number of times rename has blocked due to LQ full
system.cpu12.rename.RenamedOperands           2064347                       # Number of destination operands rename has renamed
system.cpu12.rename.RenameLookups             6913144                       # Number of register rename lookups that rename has made
system.cpu12.rename.int_rename_lookups        2211950                       # Number of integer rename lookups
system.cpu12.rename.CommittedMaps             2002946                       # Number of HB maps that are committed
system.cpu12.rename.UndoneMaps                  61386                       # Number of HB maps that are undone due to squashing
system.cpu12.rename.serializingInsts              471                       # count of serializing insts renamed
system.cpu12.rename.tempSerializingInsts          470                       # count of temporary serializing insts renamed
system.cpu12.rename.skidInsts                  913860                       # count of insts added to the skid buffer
system.cpu12.memDep0.insertedLoads             320826                       # Number of loads inserted to the mem dependence unit.
system.cpu12.memDep0.insertedStores              9840                       # Number of stores inserted to the mem dependence unit.
system.cpu12.memDep0.conflictingLoads            5091                       # Number of conflicting loads.
system.cpu12.memDep0.conflictingStores           5245                       # Number of conflicting stores.
system.cpu12.iq.iqInstsAdded                  1402806                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu12.iq.iqNonSpecInstsAdded               913                       # Number of non-speculative instructions added to the IQ
system.cpu12.iq.iqInstsIssued                 2381424                       # Number of instructions issued
system.cpu12.iq.iqSquashedInstsIssued            2314                       # Number of squashed instructions issued
system.cpu12.iq.iqSquashedInstsExamined         30167                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu12.iq.iqSquashedOperandsExamined       106544                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu12.iq.iqSquashedNonSpecRemoved           19                       # Number of squashed non-spec instructions that were removed
system.cpu12.iq.issued_per_cycle::samples      2491416                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::mean       0.955852                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::stdev      1.438935                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::0           1465978     58.84%     58.84% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::1            469424     18.84%     77.68% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::2            126795      5.09%     82.77% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::3             58466      2.35%     85.12% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::4            370753     14.88%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::total       2491416                       # Number of insts issued each cycle
system.cpu12.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntAlu                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntMult                    1    100.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatAdd                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCmp                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCvt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatMult                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatDiv                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatSqrt                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAddAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAlu                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMisc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMultAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShift                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShiftAcc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAdd               0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAlu               0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCmp               0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCvt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatDiv               0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMisc              0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMult              0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatSqrt              0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::MemRead                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::MemWrite                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IntAlu              857620     36.01%     36.01% # Type of FU issued
system.cpu12.iq.FU_type_0::IntMult             196612      8.26%     44.27% # Type of FU issued
system.cpu12.iq.FU_type_0::IntDiv                   0      0.00%     44.27% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatAdd                 0      0.00%     44.27% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCmp                 0      0.00%     44.27% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCvt                 0      0.00%     44.27% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatMult                0      0.00%     44.27% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatDiv                 0      0.00%     44.27% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatSqrt                0      0.00%     44.27% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAdd                  0      0.00%     44.27% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAddAcc               0      0.00%     44.27% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAlu                  0      0.00%     44.27% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCmp                  0      0.00%     44.27% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCvt                  0      0.00%     44.27% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMisc                 0      0.00%     44.27% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMult                 0      0.00%     44.27% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMultAcc              0      0.00%     44.27% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShift                0      0.00%     44.27% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShiftAcc             0      0.00%     44.27% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdSqrt                 0      0.00%     44.27% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAdd             0      0.00%     44.27% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAlu             0      0.00%     44.27% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCmp             0      0.00%     44.27% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCvt             0      0.00%     44.27% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatDiv             0      0.00%     44.27% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMisc            0      0.00%     44.27% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMult            0      0.00%     44.27% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     44.27% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatSqrt            0      0.00%     44.27% # Type of FU issued
system.cpu12.iq.FU_type_0::MemRead            1317627     55.33%     99.60% # Type of FU issued
system.cpu12.iq.FU_type_0::MemWrite              9565      0.40%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::total              2381424                       # Type of FU issued
system.cpu12.iq.rate                         0.954909                       # Inst issue rate
system.cpu12.iq.fu_busy_cnt                         1                       # FU busy when requested
system.cpu12.iq.fu_busy_rate                 0.000000                       # FU busy rate (busy events/executed inst)
system.cpu12.iq.int_inst_queue_reads          7256575                       # Number of integer instruction queue reads
system.cpu12.iq.int_inst_queue_writes         1433901                       # Number of integer instruction queue writes
system.cpu12.iq.int_inst_queue_wakeup_accesses      1381217                       # Number of integer instruction queue wakeup accesses
system.cpu12.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu12.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu12.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu12.iq.int_alu_accesses              2381425                       # Number of integer alu accesses
system.cpu12.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu12.iew.lsq.thread0.forwLoads             16                       # Number of loads that had data forwarded from stores
system.cpu12.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu12.iew.lsq.thread0.squashedLoads         3883                       # Number of loads squashed
system.cpu12.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu12.iew.lsq.thread0.memOrderViolation           15                       # Number of memory ordering violations
system.cpu12.iew.lsq.thread0.squashedStores          421                       # Number of stores squashed
system.cpu12.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu12.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu12.iew.lsq.thread0.rescheduledLoads          444                       # Number of loads that were rescheduled
system.cpu12.iew.lsq.thread0.cacheBlocked       999568                       # Number of times an access to memory failed due to the cache being blocked
system.cpu12.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu12.iew.iewSquashCycles                 1468                       # Number of cycles IEW is squashing
system.cpu12.iew.iewBlockCycles               1094027                       # Number of cycles IEW is blocking
system.cpu12.iew.iewUnblockCycles               65754                       # Number of cycles IEW is unblocking
system.cpu12.iew.iewDispatchedInsts           1403722                       # Number of instructions dispatched to IQ
system.cpu12.iew.iewDispSquashedInsts              99                       # Number of squashed instructions skipped by dispatch
system.cpu12.iew.iewDispLoadInsts              320826                       # Number of dispatched load instructions
system.cpu12.iew.iewDispStoreInsts               9840                       # Number of dispatched store instructions
system.cpu12.iew.iewDispNonSpecInsts              458                       # Number of dispatched non-speculative instructions
system.cpu12.iew.iewIQFullEvents                 2235                       # Number of times the IQ has become full, causing a stall
system.cpu12.iew.iewLSQFullEvents                 192                       # Number of times the LSQ has become full, causing a stall
system.cpu12.iew.memOrderViolationEvents           15                       # Number of memory order violations
system.cpu12.iew.predictedTakenIncorrect          957                       # Number of branches that were predicted taken incorrectly
system.cpu12.iew.predictedNotTakenIncorrect           74                       # Number of branches that were predicted not taken incorrectly
system.cpu12.iew.branchMispredicts               1031                       # Number of branch mispredicts detected at execute
system.cpu12.iew.iewExecutedInsts             2380938                       # Number of executed instructions
system.cpu12.iew.iewExecLoadInsts             1317229                       # Number of load instructions executed
system.cpu12.iew.iewExecSquashedInsts             482                       # Number of squashed instructions skipped in execute
system.cpu12.iew.exec_swp                           0                       # number of swp insts executed
system.cpu12.iew.exec_nop                           3                       # number of nop insts executed
system.cpu12.iew.exec_refs                    1326761                       # number of memory reference insts executed
system.cpu12.iew.exec_branches                 158937                       # Number of branches executed
system.cpu12.iew.exec_stores                     9532                       # Number of stores executed
system.cpu12.iew.exec_rate                   0.954714                       # Inst execution rate
system.cpu12.iew.wb_sent                      1381674                       # cumulative count of insts sent to commit
system.cpu12.iew.wb_count                     1381217                       # cumulative count of insts written-back
system.cpu12.iew.wb_producers                  957837                       # num instructions producing a value
system.cpu12.iew.wb_consumers                 1521156                       # num instructions consuming a value
system.cpu12.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu12.iew.wb_rate                     0.553844                       # insts written-back per cycle
system.cpu12.iew.wb_fanout                   0.629677                       # average fanout of values written-back
system.cpu12.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu12.commit.commitSquashedInsts         30105                       # The number of squashed insts skipped by commit
system.cpu12.commit.commitNonSpecStalls           894                       # The number of times commit has been forced to stall to communicate backwards
system.cpu12.commit.branchMispredicts            1028                       # The number of times a branch was mispredicted
system.cpu12.commit.committed_per_cycle::samples      2486716                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::mean     0.552356                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::stdev     1.363879                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::0      1929591     77.60%     77.60% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::1       239352      9.63%     87.22% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::2       132935      5.35%     92.57% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::3        71763      2.89%     95.45% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::4         1534      0.06%     95.51% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::5        80607      3.24%     98.76% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::6          983      0.04%     98.80% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::7         1636      0.07%     98.86% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::8        28315      1.14%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::total      2486716                       # Number of insts commited each cycle
system.cpu12.commit.committedInsts            1360428                       # Number of instructions committed
system.cpu12.commit.committedOps              1373552                       # Number of ops (including micro ops) committed
system.cpu12.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu12.commit.refs                       326362                       # Number of memory references committed
system.cpu12.commit.loads                      316943                       # Number of loads committed
system.cpu12.commit.membars                       441                       # Number of memory barriers committed
system.cpu12.commit.branches                   157529                       # Number of branches committed
system.cpu12.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu12.commit.int_insts                 1218200                       # Number of committed integer instructions.
system.cpu12.commit.function_calls               1309                       # Number of function calls committed.
system.cpu12.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu12.commit.op_class_0::IntAlu         850579     61.93%     61.93% # Class of committed instruction
system.cpu12.commit.op_class_0::IntMult        196611     14.31%     76.24% # Class of committed instruction
system.cpu12.commit.op_class_0::IntDiv              0      0.00%     76.24% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatAdd            0      0.00%     76.24% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCmp            0      0.00%     76.24% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCvt            0      0.00%     76.24% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatMult            0      0.00%     76.24% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatDiv            0      0.00%     76.24% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatSqrt            0      0.00%     76.24% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAdd             0      0.00%     76.24% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAddAcc            0      0.00%     76.24% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAlu             0      0.00%     76.24% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCmp             0      0.00%     76.24% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCvt             0      0.00%     76.24% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMisc            0      0.00%     76.24% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMult            0      0.00%     76.24% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMultAcc            0      0.00%     76.24% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShift            0      0.00%     76.24% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShiftAcc            0      0.00%     76.24% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdSqrt            0      0.00%     76.24% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAdd            0      0.00%     76.24% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAlu            0      0.00%     76.24% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCmp            0      0.00%     76.24% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCvt            0      0.00%     76.24% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatDiv            0      0.00%     76.24% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMisc            0      0.00%     76.24% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMult            0      0.00%     76.24% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.24% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.24% # Class of committed instruction
system.cpu12.commit.op_class_0::MemRead        316943     23.07%     99.31% # Class of committed instruction
system.cpu12.commit.op_class_0::MemWrite         9419      0.69%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::total         1373552                       # Class of committed instruction
system.cpu12.commit.bw_lim_events               28315                       # number cycles where commit BW limit reached
system.cpu12.rob.rob_reads                    3856442                       # The number of ROB reads
system.cpu12.rob.rob_writes                   2812089                       # The number of ROB writes
system.cpu12.timesIdled                            22                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu12.idleCycles                          2459                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu12.quiesceCycles                     407885                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu12.committedInsts                   1360428                       # Number of Instructions Simulated
system.cpu12.committedOps                     1373552                       # Number of Ops (including micro ops) Simulated
system.cpu12.cpi                             1.833155                       # CPI: Cycles Per Instruction
system.cpu12.cpi_total                       1.833155                       # CPI: Total CPI of All Threads
system.cpu12.ipc                             0.545508                       # IPC: Instructions Per Cycle
system.cpu12.ipc_total                       0.545508                       # IPC: Total IPC of All Threads
system.cpu12.int_regfile_reads                3374471                       # number of integer regfile reads
system.cpu12.int_regfile_writes               1083047                       # number of integer regfile writes
system.cpu12.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu12.cc_regfile_reads                 8096745                       # number of cc regfile reads
system.cpu12.cc_regfile_writes                 935036                       # number of cc regfile writes
system.cpu12.misc_regfile_reads                351442                       # number of misc regfile reads
system.cpu12.misc_regfile_writes                   91                       # number of misc regfile writes
system.cpu12.dcache.tags.replacements           65710                       # number of replacements
system.cpu12.dcache.tags.tagsinuse         782.969533                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs            192202                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs           66732                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs            2.880207                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle       486268000                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::cpu12.data   782.969533                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::cpu12.data     0.764619                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.764619                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024         1022                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::1          258                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::2          761                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses          721684                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses         721684                       # Number of data accesses
system.cpu12.dcache.ReadReq_hits::cpu12.data       183846                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total        183846                       # number of ReadReq hits
system.cpu12.dcache.WriteReq_hits::cpu12.data         8349                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total         8349                       # number of WriteReq hits
system.cpu12.dcache.SoftPFReq_hits::cpu12.data            2                       # number of SoftPFReq hits
system.cpu12.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu12.dcache.LoadLockedReq_hits::cpu12.data            2                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total            2                       # number of LoadLockedReq hits
system.cpu12.dcache.demand_hits::cpu12.data       192195                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total         192195                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::cpu12.data       192197                       # number of overall hits
system.cpu12.dcache.overall_hits::total        192197                       # number of overall hits
system.cpu12.dcache.ReadReq_misses::cpu12.data       134176                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total       134176                       # number of ReadReq misses
system.cpu12.dcache.WriteReq_misses::cpu12.data         1046                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total         1046                       # number of WriteReq misses
system.cpu12.dcache.SoftPFReq_misses::cpu12.data            3                       # number of SoftPFReq misses
system.cpu12.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu12.dcache.LoadLockedReq_misses::cpu12.data           21                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total           21                       # number of LoadLockedReq misses
system.cpu12.dcache.StoreCondReq_misses::cpu12.data           13                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total           13                       # number of StoreCondReq misses
system.cpu12.dcache.demand_misses::cpu12.data       135222                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total       135222                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::cpu12.data       135225                       # number of overall misses
system.cpu12.dcache.overall_misses::total       135225                       # number of overall misses
system.cpu12.dcache.ReadReq_miss_latency::cpu12.data   8345177853                       # number of ReadReq miss cycles
system.cpu12.dcache.ReadReq_miss_latency::total   8345177853                       # number of ReadReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::cpu12.data     98679372                       # number of WriteReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::total     98679372                       # number of WriteReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::cpu12.data       169856                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::total       169856                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::cpu12.data        12000                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondFailReq_miss_latency::cpu12.data       130499                       # number of StoreCondFailReq miss cycles
system.cpu12.dcache.StoreCondFailReq_miss_latency::total       130499                       # number of StoreCondFailReq miss cycles
system.cpu12.dcache.demand_miss_latency::cpu12.data   8443857225                       # number of demand (read+write) miss cycles
system.cpu12.dcache.demand_miss_latency::total   8443857225                       # number of demand (read+write) miss cycles
system.cpu12.dcache.overall_miss_latency::cpu12.data   8443857225                       # number of overall miss cycles
system.cpu12.dcache.overall_miss_latency::total   8443857225                       # number of overall miss cycles
system.cpu12.dcache.ReadReq_accesses::cpu12.data       318022                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total       318022                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::cpu12.data         9395                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total         9395                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.SoftPFReq_accesses::cpu12.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu12.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::cpu12.data           23                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total           23                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::cpu12.data           13                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total           13                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.demand_accesses::cpu12.data       327417                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total       327417                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::cpu12.data       327422                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total       327422                       # number of overall (read+write) accesses
system.cpu12.dcache.ReadReq_miss_rate::cpu12.data     0.421908                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.421908                       # miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_miss_rate::cpu12.data     0.111336                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::total     0.111336                       # miss rate for WriteReq accesses
system.cpu12.dcache.SoftPFReq_miss_rate::cpu12.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu12.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::cpu12.data     0.913043                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total     0.913043                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::cpu12.data            1                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_miss_rate::cpu12.data     0.412996                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.412996                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::cpu12.data     0.412999                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.412999                       # miss rate for overall accesses
system.cpu12.dcache.ReadReq_avg_miss_latency::cpu12.data 62195.756715                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_miss_latency::total 62195.756715                       # average ReadReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::cpu12.data 94339.743786                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::total 94339.743786                       # average WriteReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::cpu12.data  8088.380952                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::total  8088.380952                       # average LoadLockedReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::cpu12.data   923.076923                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::total   923.076923                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondFailReq_avg_miss_latency::cpu12.data          inf                       # average StoreCondFailReq miss latency
system.cpu12.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu12.dcache.demand_avg_miss_latency::cpu12.data 62444.404202                       # average overall miss latency
system.cpu12.dcache.demand_avg_miss_latency::total 62444.404202                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::cpu12.data 62443.018857                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::total 62443.018857                       # average overall miss latency
system.cpu12.dcache.blocked_cycles::no_mshrs      2202366                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets          356                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs           66591                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs    33.073028                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets          356                       # average number of cycles each access was blocked
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.writebacks::writebacks         2032                       # number of writebacks
system.cpu12.dcache.writebacks::total            2032                       # number of writebacks
system.cpu12.dcache.ReadReq_mshr_hits::cpu12.data        67959                       # number of ReadReq MSHR hits
system.cpu12.dcache.ReadReq_mshr_hits::total        67959                       # number of ReadReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::cpu12.data          527                       # number of WriteReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::total          527                       # number of WriteReq MSHR hits
system.cpu12.dcache.demand_mshr_hits::cpu12.data        68486                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.demand_mshr_hits::total        68486                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.overall_mshr_hits::cpu12.data        68486                       # number of overall MSHR hits
system.cpu12.dcache.overall_mshr_hits::total        68486                       # number of overall MSHR hits
system.cpu12.dcache.ReadReq_mshr_misses::cpu12.data        66217                       # number of ReadReq MSHR misses
system.cpu12.dcache.ReadReq_mshr_misses::total        66217                       # number of ReadReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::cpu12.data          519                       # number of WriteReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::total          519                       # number of WriteReq MSHR misses
system.cpu12.dcache.SoftPFReq_mshr_misses::cpu12.data            2                       # number of SoftPFReq MSHR misses
system.cpu12.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::cpu12.data           21                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::total           21                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::cpu12.data           13                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::total           13                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.demand_mshr_misses::cpu12.data        66736                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.demand_mshr_misses::total        66736                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.overall_mshr_misses::cpu12.data        66738                       # number of overall MSHR misses
system.cpu12.dcache.overall_mshr_misses::total        66738                       # number of overall MSHR misses
system.cpu12.dcache.ReadReq_mshr_miss_latency::cpu12.data   4592039462                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_latency::total   4592039462                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::cpu12.data     51489372                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::total     51489372                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.SoftPFReq_mshr_miss_latency::cpu12.data         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu12.dcache.SoftPFReq_mshr_miss_latency::total         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::cpu12.data       125644                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::total       125644                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::cpu12.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondFailReq_mshr_miss_latency::cpu12.data       114501                       # number of StoreCondFailReq MSHR miss cycles
system.cpu12.dcache.StoreCondFailReq_mshr_miss_latency::total       114501                       # number of StoreCondFailReq MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::cpu12.data   4643528834                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::total   4643528834                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::cpu12.data   4643533834                       # number of overall MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::total   4643533834                       # number of overall MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_rate::cpu12.data     0.208215                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_miss_rate::total     0.208215                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::cpu12.data     0.055242                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::total     0.055242                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.SoftPFReq_mshr_miss_rate::cpu12.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu12.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::cpu12.data     0.913043                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::total     0.913043                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::cpu12.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_mshr_miss_rate::cpu12.data     0.203826                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_miss_rate::total     0.203826                       # mshr miss rate for demand accesses
system.cpu12.dcache.overall_mshr_miss_rate::cpu12.data     0.203829                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_miss_rate::total     0.203829                       # mshr miss rate for overall accesses
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::cpu12.data 69348.346527                       # average ReadReq mshr miss latency
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::total 69348.346527                       # average ReadReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::cpu12.data 99208.809249                       # average WriteReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::total 99208.809249                       # average WriteReq mshr miss latency
system.cpu12.dcache.SoftPFReq_avg_mshr_miss_latency::cpu12.data         2500                       # average SoftPFReq mshr miss latency
system.cpu12.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu12.data  5983.047619                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5983.047619                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::cpu12.data   576.923077                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::total   576.923077                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu12.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu12.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::cpu12.data 69580.568719                       # average overall mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::total 69580.568719                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::cpu12.data 69578.558452                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::total 69578.558452                       # average overall mshr miss latency
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.tags.replacements               0                       # number of replacements
system.cpu12.icache.tags.tagsinuse          42.289859                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs            143690                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs              55                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs         2612.545455                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::cpu12.inst    42.289859                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::cpu12.inst     0.082597                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total     0.082597                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024           55                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::3           49                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024     0.107422                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses          287567                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses         287567                       # Number of data accesses
system.cpu12.icache.ReadReq_hits::cpu12.inst       143690                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total        143690                       # number of ReadReq hits
system.cpu12.icache.demand_hits::cpu12.inst       143690                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total         143690                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::cpu12.inst       143690                       # number of overall hits
system.cpu12.icache.overall_hits::total        143690                       # number of overall hits
system.cpu12.icache.ReadReq_misses::cpu12.inst           66                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total           66                       # number of ReadReq misses
system.cpu12.icache.demand_misses::cpu12.inst           66                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total           66                       # number of demand (read+write) misses
system.cpu12.icache.overall_misses::cpu12.inst           66                       # number of overall misses
system.cpu12.icache.overall_misses::total           66                       # number of overall misses
system.cpu12.icache.ReadReq_miss_latency::cpu12.inst      2574990                       # number of ReadReq miss cycles
system.cpu12.icache.ReadReq_miss_latency::total      2574990                       # number of ReadReq miss cycles
system.cpu12.icache.demand_miss_latency::cpu12.inst      2574990                       # number of demand (read+write) miss cycles
system.cpu12.icache.demand_miss_latency::total      2574990                       # number of demand (read+write) miss cycles
system.cpu12.icache.overall_miss_latency::cpu12.inst      2574990                       # number of overall miss cycles
system.cpu12.icache.overall_miss_latency::total      2574990                       # number of overall miss cycles
system.cpu12.icache.ReadReq_accesses::cpu12.inst       143756                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total       143756                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.demand_accesses::cpu12.inst       143756                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total       143756                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::cpu12.inst       143756                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total       143756                       # number of overall (read+write) accesses
system.cpu12.icache.ReadReq_miss_rate::cpu12.inst     0.000459                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_miss_rate::total     0.000459                       # miss rate for ReadReq accesses
system.cpu12.icache.demand_miss_rate::cpu12.inst     0.000459                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     0.000459                       # miss rate for demand accesses
system.cpu12.icache.overall_miss_rate::cpu12.inst     0.000459                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     0.000459                       # miss rate for overall accesses
system.cpu12.icache.ReadReq_avg_miss_latency::cpu12.inst        39015                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_miss_latency::total        39015                       # average ReadReq miss latency
system.cpu12.icache.demand_avg_miss_latency::cpu12.inst        39015                       # average overall miss latency
system.cpu12.icache.demand_avg_miss_latency::total        39015                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::cpu12.inst        39015                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::total        39015                       # average overall miss latency
system.cpu12.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.ReadReq_mshr_hits::cpu12.inst           11                       # number of ReadReq MSHR hits
system.cpu12.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu12.icache.demand_mshr_hits::cpu12.inst           11                       # number of demand (read+write) MSHR hits
system.cpu12.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu12.icache.overall_mshr_hits::cpu12.inst           11                       # number of overall MSHR hits
system.cpu12.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu12.icache.ReadReq_mshr_misses::cpu12.inst           55                       # number of ReadReq MSHR misses
system.cpu12.icache.ReadReq_mshr_misses::total           55                       # number of ReadReq MSHR misses
system.cpu12.icache.demand_mshr_misses::cpu12.inst           55                       # number of demand (read+write) MSHR misses
system.cpu12.icache.demand_mshr_misses::total           55                       # number of demand (read+write) MSHR misses
system.cpu12.icache.overall_mshr_misses::cpu12.inst           55                       # number of overall MSHR misses
system.cpu12.icache.overall_mshr_misses::total           55                       # number of overall MSHR misses
system.cpu12.icache.ReadReq_mshr_miss_latency::cpu12.inst      2271009                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_latency::total      2271009                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::cpu12.inst      2271009                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::total      2271009                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::cpu12.inst      2271009                       # number of overall MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::total      2271009                       # number of overall MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_rate::cpu12.inst     0.000383                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_miss_rate::total     0.000383                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.demand_mshr_miss_rate::cpu12.inst     0.000383                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_miss_rate::total     0.000383                       # mshr miss rate for demand accesses
system.cpu12.icache.overall_mshr_miss_rate::cpu12.inst     0.000383                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_miss_rate::total     0.000383                       # mshr miss rate for overall accesses
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::cpu12.inst 41291.072727                       # average ReadReq mshr miss latency
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::total 41291.072727                       # average ReadReq mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::cpu12.inst 41291.072727                       # average overall mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::total 41291.072727                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::cpu12.inst 41291.072727                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::total 41291.072727                       # average overall mshr miss latency
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.branchPred.lookups                173460                       # Number of BP lookups
system.cpu13.branchPred.condPredicted          169366                       # Number of conditional branches predicted
system.cpu13.branchPred.condIncorrect            1040                       # Number of conditional branches incorrect
system.cpu13.branchPred.BTBLookups             168911                       # Number of BTB lookups
system.cpu13.branchPred.BTBHits                121872                       # Number of BTB hits
system.cpu13.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu13.branchPred.BTBHitPct           72.151606                       # BTB Hit Percentage
system.cpu13.branchPred.usedRAS                  2186                       # Number of times the RAS was used to get a target.
system.cpu13.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu13.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu13.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu13.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu13.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu13.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu13.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu13.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu13.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu13.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu13.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu13.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu13.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu13.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu13.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu13.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu13.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu13.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu13.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu13.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu13.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu13.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu13.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.inst_hits                          0                       # ITB inst hits
system.cpu13.dtb.inst_misses                        0                       # ITB inst misses
system.cpu13.dtb.read_hits                          0                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.write_hits                         0                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu13.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu13.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu13.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu13.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu13.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu13.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu13.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu13.dtb.hits                               0                       # DTB hits
system.cpu13.dtb.misses                             0                       # DTB misses
system.cpu13.dtb.accesses                           0                       # DTB accesses
system.cpu13.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu13.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu13.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu13.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu13.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu13.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu13.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu13.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu13.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu13.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu13.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu13.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu13.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu13.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu13.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu13.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu13.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu13.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu13.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu13.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu13.itb.walker.walks                       0                       # Table walker walks requested
system.cpu13.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.inst_hits                          0                       # ITB inst hits
system.cpu13.itb.inst_misses                        0                       # ITB inst misses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu13.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu13.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu13.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu13.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu13.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu13.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu13.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu13.itb.hits                               0                       # DTB hits
system.cpu13.itb.misses                             0                       # DTB misses
system.cpu13.itb.accesses                           0                       # DTB accesses
system.cpu13.numCycles                        2493243                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.fetch.icacheStallCycles           145449                       # Number of cycles fetch is stalled on an Icache miss
system.cpu13.fetch.Insts                      1447912                       # Number of instructions fetch has processed
system.cpu13.fetch.Branches                    173460                       # Number of branches that fetch encountered
system.cpu13.fetch.predictedBranches           124058                       # Number of branches that fetch has predicted taken
system.cpu13.fetch.Cycles                     2343906                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu13.fetch.SquashCycles                  2949                       # Number of cycles fetch has spent squashing
system.cpu13.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu13.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu13.fetch.CacheLines                  143579                       # Number of cache lines fetched
system.cpu13.fetch.IcacheSquashes                  60                       # Number of outstanding Icache misses that were squashed
system.cpu13.fetch.rateDist::samples          2490836                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::mean            0.588871                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::stdev           1.875028                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::0                2225750     89.36%     89.36% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::1                  26148      1.05%     90.41% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::2                  19444      0.78%     91.19% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::3                  19250      0.77%     91.96% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::4                  19476      0.78%     92.74% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::5                  18488      0.74%     93.48% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::6                  26387      1.06%     94.54% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::7                  71815      2.88%     97.43% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::8                  64078      2.57%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::total            2490836                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.branchRate                0.069572                       # Number of branch fetches per cycle
system.cpu13.fetch.rate                      0.580734                       # Number of inst fetches per cycle
system.cpu13.decode.IdleCycles                  70545                       # Number of cycles decode is idle
system.cpu13.decode.BlockedCycles             2238590                       # Number of cycles decode is blocked
system.cpu13.decode.RunCycles                   26731                       # Number of cycles decode is running
system.cpu13.decode.UnblockCycles              153524                       # Number of cycles decode is unblocking
system.cpu13.decode.SquashCycles                 1446                       # Number of cycles decode is squashing
system.cpu13.decode.BranchResolved               1828                       # Number of times decode resolved a branch
system.cpu13.decode.BranchMispred                  28                       # Number of times decode detected a branch misprediction
system.cpu13.decode.DecodedInsts              1411539                       # Number of instructions handled by decode
system.cpu13.decode.SquashedInsts                 114                       # Number of squashed instructions handled by decode
system.cpu13.rename.SquashCycles                 1446                       # Number of cycles rename is squashing
system.cpu13.rename.IdleCycles                  96544                       # Number of cycles rename is idle
system.cpu13.rename.BlockCycles               1608877                       # Number of cycles rename is blocking
system.cpu13.rename.serializeStallCycles        18137                       # count of cycles rename stalled for serializing inst
system.cpu13.rename.RunCycles                  122226                       # Number of cycles rename is running
system.cpu13.rename.UnblockCycles              643606                       # Number of cycles rename is unblocking
system.cpu13.rename.RenamedInsts              1403269                       # Number of instructions processed by rename
system.cpu13.rename.ROBFullEvents                   9                       # Number of times rename has blocked due to ROB full
system.cpu13.rename.IQFullEvents               605087                       # Number of times rename has blocked due to IQ full
system.cpu13.rename.LQFullEvents                 3151                       # Number of times rename has blocked due to LQ full
system.cpu13.rename.RenamedOperands           2055890                       # Number of destination operands rename has renamed
system.cpu13.rename.RenameLookups             6889228                       # Number of register rename lookups that rename has made
system.cpu13.rename.int_rename_lookups        2205321                       # Number of integer rename lookups
system.cpu13.rename.CommittedMaps             1995647                       # Number of HB maps that are committed
system.cpu13.rename.UndoneMaps                  60239                       # Number of HB maps that are undone due to squashing
system.cpu13.rename.serializingInsts              458                       # count of serializing insts renamed
system.cpu13.rename.tempSerializingInsts          459                       # count of temporary serializing insts renamed
system.cpu13.rename.skidInsts                  912426                       # count of insts added to the skid buffer
system.cpu13.memDep0.insertedLoads             320161                       # Number of loads inserted to the mem dependence unit.
system.cpu13.memDep0.insertedStores              9707                       # Number of stores inserted to the mem dependence unit.
system.cpu13.memDep0.conflictingLoads            5046                       # Number of conflicting loads.
system.cpu13.memDep0.conflictingStores           5174                       # Number of conflicting stores.
system.cpu13.iq.iqInstsAdded                  1398127                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu13.iq.iqNonSpecInstsAdded               888                       # Number of non-speculative instructions added to the IQ
system.cpu13.iq.iqInstsIssued                 2377057                       # Number of instructions issued
system.cpu13.iq.iqSquashedInstsIssued            2270                       # Number of squashed instructions issued
system.cpu13.iq.iqSquashedInstsExamined         29614                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu13.iq.iqSquashedOperandsExamined       104735                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu13.iq.iqSquashedNonSpecRemoved           14                       # Number of squashed non-spec instructions that were removed
system.cpu13.iq.issued_per_cycle::samples      2490836                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::mean       0.954321                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::stdev      1.438180                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::0           1467254     58.91%     58.91% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::1            468393     18.80%     77.71% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::2            126824      5.09%     82.80% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::3             58444      2.35%     85.15% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::4            369921     14.85%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::total       2490836                       # Number of insts issued each cycle
system.cpu13.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntAlu                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntMult                    3    100.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatAdd                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCmp                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCvt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatMult                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatDiv                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatSqrt                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAddAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAlu                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMisc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMultAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShift                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShiftAcc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAdd               0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAlu               0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCmp               0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCvt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatDiv               0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMisc              0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMult              0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatSqrt              0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::MemRead                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::MemWrite                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IntAlu              854023     35.93%     35.93% # Type of FU issued
system.cpu13.iq.FU_type_0::IntMult             196612      8.27%     44.20% # Type of FU issued
system.cpu13.iq.FU_type_0::IntDiv                   0      0.00%     44.20% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatAdd                 0      0.00%     44.20% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCmp                 0      0.00%     44.20% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCvt                 0      0.00%     44.20% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatMult                0      0.00%     44.20% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatDiv                 0      0.00%     44.20% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatSqrt                0      0.00%     44.20% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAdd                  0      0.00%     44.20% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAddAcc               0      0.00%     44.20% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAlu                  0      0.00%     44.20% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCmp                  0      0.00%     44.20% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCvt                  0      0.00%     44.20% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMisc                 0      0.00%     44.20% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMult                 0      0.00%     44.20% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMultAcc              0      0.00%     44.20% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShift                0      0.00%     44.20% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShiftAcc             0      0.00%     44.20% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdSqrt                 0      0.00%     44.20% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAdd             0      0.00%     44.20% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAlu             0      0.00%     44.20% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCmp             0      0.00%     44.20% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCvt             0      0.00%     44.20% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatDiv             0      0.00%     44.20% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMisc            0      0.00%     44.20% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMult            0      0.00%     44.20% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     44.20% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatSqrt            0      0.00%     44.20% # Type of FU issued
system.cpu13.iq.FU_type_0::MemRead            1316970     55.40%     99.60% # Type of FU issued
system.cpu13.iq.FU_type_0::MemWrite              9452      0.40%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::total              2377057                       # Type of FU issued
system.cpu13.iq.rate                         0.953400                       # Inst issue rate
system.cpu13.iq.fu_busy_cnt                         3                       # FU busy when requested
system.cpu13.iq.fu_busy_rate                 0.000001                       # FU busy rate (busy events/executed inst)
system.cpu13.iq.int_inst_queue_reads          7247219                       # Number of integer instruction queue reads
system.cpu13.iq.int_inst_queue_writes         1428640                       # Number of integer instruction queue writes
system.cpu13.iq.int_inst_queue_wakeup_accesses      1376900                       # Number of integer instruction queue wakeup accesses
system.cpu13.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu13.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu13.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu13.iq.int_alu_accesses              2377060                       # Number of integer alu accesses
system.cpu13.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu13.iew.lsq.thread0.forwLoads              8                       # Number of loads that had data forwarded from stores
system.cpu13.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu13.iew.lsq.thread0.squashedLoads         3806                       # Number of loads squashed
system.cpu13.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu13.iew.lsq.thread0.memOrderViolation           11                       # Number of memory ordering violations
system.cpu13.iew.lsq.thread0.squashedStores          404                       # Number of stores squashed
system.cpu13.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu13.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu13.iew.lsq.thread0.rescheduledLoads          439                       # Number of loads that were rescheduled
system.cpu13.iew.lsq.thread0.cacheBlocked       999534                       # Number of times an access to memory failed due to the cache being blocked
system.cpu13.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu13.iew.iewSquashCycles                 1446                       # Number of cycles IEW is squashing
system.cpu13.iew.iewBlockCycles               1095907                       # Number of cycles IEW is blocking
system.cpu13.iew.iewUnblockCycles               65628                       # Number of cycles IEW is unblocking
system.cpu13.iew.iewDispatchedInsts           1399018                       # Number of instructions dispatched to IQ
system.cpu13.iew.iewDispSquashedInsts              48                       # Number of squashed instructions skipped by dispatch
system.cpu13.iew.iewDispLoadInsts              320161                       # Number of dispatched load instructions
system.cpu13.iew.iewDispStoreInsts               9707                       # Number of dispatched store instructions
system.cpu13.iew.iewDispNonSpecInsts              445                       # Number of dispatched non-speculative instructions
system.cpu13.iew.iewIQFullEvents                 2261                       # Number of times the IQ has become full, causing a stall
system.cpu13.iew.iewLSQFullEvents                 142                       # Number of times the LSQ has become full, causing a stall
system.cpu13.iew.memOrderViolationEvents           11                       # Number of memory order violations
system.cpu13.iew.predictedTakenIncorrect          951                       # Number of branches that were predicted taken incorrectly
system.cpu13.iew.predictedNotTakenIncorrect           64                       # Number of branches that were predicted not taken incorrectly
system.cpu13.iew.branchMispredicts               1015                       # Number of branch mispredicts detected at execute
system.cpu13.iew.iewExecutedInsts             2376587                       # Number of executed instructions
system.cpu13.iew.iewExecLoadInsts             1316577                       # Number of load instructions executed
system.cpu13.iew.iewExecSquashedInsts             466                       # Number of squashed instructions skipped in execute
system.cpu13.iew.exec_swp                           0                       # number of swp insts executed
system.cpu13.iew.exec_nop                           3                       # number of nop insts executed
system.cpu13.iew.exec_refs                    1325998                       # number of memory reference insts executed
system.cpu13.iew.exec_branches                 157924                       # Number of branches executed
system.cpu13.iew.exec_stores                     9421                       # Number of stores executed
system.cpu13.iew.exec_rate                   0.953211                       # Inst execution rate
system.cpu13.iew.wb_sent                      1377348                       # cumulative count of insts sent to commit
system.cpu13.iew.wb_count                     1376900                       # cumulative count of insts written-back
system.cpu13.iew.wb_producers                  954817                       # num instructions producing a value
system.cpu13.iew.wb_consumers                 1514990                       # num instructions consuming a value
system.cpu13.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu13.iew.wb_rate                     0.552253                       # insts written-back per cycle
system.cpu13.iew.wb_fanout                   0.630246                       # average fanout of values written-back
system.cpu13.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu13.commit.commitSquashedInsts         29555                       # The number of squashed insts skipped by commit
system.cpu13.commit.commitNonSpecStalls           874                       # The number of times commit has been forced to stall to communicate backwards
system.cpu13.commit.branchMispredicts            1012                       # The number of times a branch was mispredicted
system.cpu13.commit.committed_per_cycle::samples      2486212                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::mean     0.550798                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::stdev     1.361294                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::0      1930222     77.64%     77.64% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::1       238939      9.61%     87.25% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::2       132859      5.34%     92.59% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::3        71607      2.88%     95.47% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::4         1536      0.06%     95.53% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::5        80379      3.23%     98.77% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::6          942      0.04%     98.80% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::7         1592      0.06%     98.87% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::8        28136      1.13%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::total      2486212                       # Number of insts commited each cycle
system.cpu13.commit.committedInsts            1356451                       # Number of instructions committed
system.cpu13.commit.committedOps              1369401                       # Number of ops (including micro ops) committed
system.cpu13.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu13.commit.refs                       325658                       # Number of memory references committed
system.cpu13.commit.loads                      316355                       # Number of loads committed
system.cpu13.commit.membars                       435                       # Number of memory barriers committed
system.cpu13.commit.branches                   156555                       # Number of branches committed
system.cpu13.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu13.commit.int_insts                 1214993                       # Number of committed integer instructions.
system.cpu13.commit.function_calls               1291                       # Number of function calls committed.
system.cpu13.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu13.commit.op_class_0::IntAlu         847132     61.86%     61.86% # Class of committed instruction
system.cpu13.commit.op_class_0::IntMult        196611     14.36%     76.22% # Class of committed instruction
system.cpu13.commit.op_class_0::IntDiv              0      0.00%     76.22% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatAdd            0      0.00%     76.22% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCmp            0      0.00%     76.22% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCvt            0      0.00%     76.22% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatMult            0      0.00%     76.22% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatDiv            0      0.00%     76.22% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatSqrt            0      0.00%     76.22% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAdd             0      0.00%     76.22% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAddAcc            0      0.00%     76.22% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAlu             0      0.00%     76.22% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCmp             0      0.00%     76.22% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCvt             0      0.00%     76.22% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMisc            0      0.00%     76.22% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMult            0      0.00%     76.22% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMultAcc            0      0.00%     76.22% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShift            0      0.00%     76.22% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShiftAcc            0      0.00%     76.22% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdSqrt            0      0.00%     76.22% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAdd            0      0.00%     76.22% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAlu            0      0.00%     76.22% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCmp            0      0.00%     76.22% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCvt            0      0.00%     76.22% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatDiv            0      0.00%     76.22% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMisc            0      0.00%     76.22% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMult            0      0.00%     76.22% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.22% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.22% # Class of committed instruction
system.cpu13.commit.op_class_0::MemRead        316355     23.10%     99.32% # Class of committed instruction
system.cpu13.commit.op_class_0::MemWrite         9303      0.68%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::total         1369401                       # Class of committed instruction
system.cpu13.commit.bw_lim_events               28136                       # number cycles where commit BW limit reached
system.cpu13.rob.rob_reads                    3851494                       # The number of ROB reads
system.cpu13.rob.rob_writes                   2802607                       # The number of ROB writes
system.cpu13.timesIdled                            23                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu13.idleCycles                          2407                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu13.quiesceCycles                     408517                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu13.committedInsts                   1356451                       # Number of Instructions Simulated
system.cpu13.committedOps                     1369401                       # Number of Ops (including micro ops) Simulated
system.cpu13.cpi                             1.838063                       # CPI: Cycles Per Instruction
system.cpu13.cpi_total                       1.838063                       # CPI: Total CPI of All Threads
system.cpu13.ipc                             0.544051                       # IPC: Instructions Per Cycle
system.cpu13.ipc_total                       0.544051                       # IPC: Total IPC of All Threads
system.cpu13.int_regfile_reads                3368632                       # number of integer regfile reads
system.cpu13.int_regfile_writes               1081223                       # number of integer regfile writes
system.cpu13.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu13.cc_regfile_reads                 8081799                       # number of cc regfile reads
system.cpu13.cc_regfile_writes                 929240                       # number of cc regfile writes
system.cpu13.misc_regfile_reads                350813                       # number of misc regfile reads
system.cpu13.misc_regfile_writes                   55                       # number of misc regfile writes
system.cpu13.dcache.tags.replacements           65710                       # number of replacements
system.cpu13.dcache.tags.tagsinuse         782.975792                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs            191508                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs           66732                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs            2.869808                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle       486225000                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::cpu13.data   782.975792                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::cpu13.data     0.764625                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.764625                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024         1022                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::1          258                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::2          761                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses          720212                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses         720212                       # Number of data accesses
system.cpu13.dcache.ReadReq_hits::cpu13.data       183260                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total        183260                       # number of ReadReq hits
system.cpu13.dcache.WriteReq_hits::cpu13.data         8241                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total         8241                       # number of WriteReq hits
system.cpu13.dcache.SoftPFReq_hits::cpu13.data            2                       # number of SoftPFReq hits
system.cpu13.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu13.dcache.LoadLockedReq_hits::cpu13.data            1                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu13.dcache.demand_hits::cpu13.data       191501                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total         191501                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::cpu13.data       191503                       # number of overall hits
system.cpu13.dcache.overall_hits::total        191503                       # number of overall hits
system.cpu13.dcache.ReadReq_misses::cpu13.data       134157                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total       134157                       # number of ReadReq misses
system.cpu13.dcache.WriteReq_misses::cpu13.data         1046                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total         1046                       # number of WriteReq misses
system.cpu13.dcache.SoftPFReq_misses::cpu13.data            3                       # number of SoftPFReq misses
system.cpu13.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu13.dcache.LoadLockedReq_misses::cpu13.data           13                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total           13                       # number of LoadLockedReq misses
system.cpu13.dcache.StoreCondReq_misses::cpu13.data            6                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total            6                       # number of StoreCondReq misses
system.cpu13.dcache.demand_misses::cpu13.data       135203                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total       135203                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::cpu13.data       135206                       # number of overall misses
system.cpu13.dcache.overall_misses::total       135206                       # number of overall misses
system.cpu13.dcache.ReadReq_miss_latency::cpu13.data   8347432354                       # number of ReadReq miss cycles
system.cpu13.dcache.ReadReq_miss_latency::total   8347432354                       # number of ReadReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::cpu13.data     97463884                       # number of WriteReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::total     97463884                       # number of WriteReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::cpu13.data       198953                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::total       198953                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::cpu13.data        12000                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondFailReq_miss_latency::cpu13.data        53000                       # number of StoreCondFailReq miss cycles
system.cpu13.dcache.StoreCondFailReq_miss_latency::total        53000                       # number of StoreCondFailReq miss cycles
system.cpu13.dcache.demand_miss_latency::cpu13.data   8444896238                       # number of demand (read+write) miss cycles
system.cpu13.dcache.demand_miss_latency::total   8444896238                       # number of demand (read+write) miss cycles
system.cpu13.dcache.overall_miss_latency::cpu13.data   8444896238                       # number of overall miss cycles
system.cpu13.dcache.overall_miss_latency::total   8444896238                       # number of overall miss cycles
system.cpu13.dcache.ReadReq_accesses::cpu13.data       317417                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total       317417                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::cpu13.data         9287                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total         9287                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.SoftPFReq_accesses::cpu13.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu13.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::cpu13.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::cpu13.data            6                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total            6                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.demand_accesses::cpu13.data       326704                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total       326704                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::cpu13.data       326709                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total       326709                       # number of overall (read+write) accesses
system.cpu13.dcache.ReadReq_miss_rate::cpu13.data     0.422652                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.422652                       # miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_miss_rate::cpu13.data     0.112631                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.112631                       # miss rate for WriteReq accesses
system.cpu13.dcache.SoftPFReq_miss_rate::cpu13.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu13.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::cpu13.data     0.928571                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total     0.928571                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::cpu13.data            1                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_miss_rate::cpu13.data     0.413839                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.413839                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::cpu13.data     0.413842                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.413842                       # miss rate for overall accesses
system.cpu13.dcache.ReadReq_avg_miss_latency::cpu13.data 62221.370141                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_miss_latency::total 62221.370141                       # average ReadReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::cpu13.data 93177.709369                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::total 93177.709369                       # average WriteReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::cpu13.data 15304.076923                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::total 15304.076923                       # average LoadLockedReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::cpu13.data         2000                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::total         2000                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondFailReq_avg_miss_latency::cpu13.data          inf                       # average StoreCondFailReq miss latency
system.cpu13.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu13.dcache.demand_avg_miss_latency::cpu13.data 62460.864315                       # average overall miss latency
system.cpu13.dcache.demand_avg_miss_latency::total 62460.864315                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::cpu13.data 62459.478411                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::total 62459.478411                       # average overall miss latency
system.cpu13.dcache.blocked_cycles::no_mshrs      2203230                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets          365                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs           66589                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs    33.086996                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets          365                       # average number of cycles each access was blocked
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.writebacks::writebacks         2077                       # number of writebacks
system.cpu13.dcache.writebacks::total            2077                       # number of writebacks
system.cpu13.dcache.ReadReq_mshr_hits::cpu13.data        67939                       # number of ReadReq MSHR hits
system.cpu13.dcache.ReadReq_mshr_hits::total        67939                       # number of ReadReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::cpu13.data          527                       # number of WriteReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::total          527                       # number of WriteReq MSHR hits
system.cpu13.dcache.demand_mshr_hits::cpu13.data        68466                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.demand_mshr_hits::total        68466                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.overall_mshr_hits::cpu13.data        68466                       # number of overall MSHR hits
system.cpu13.dcache.overall_mshr_hits::total        68466                       # number of overall MSHR hits
system.cpu13.dcache.ReadReq_mshr_misses::cpu13.data        66218                       # number of ReadReq MSHR misses
system.cpu13.dcache.ReadReq_mshr_misses::total        66218                       # number of ReadReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::cpu13.data          519                       # number of WriteReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::total          519                       # number of WriteReq MSHR misses
system.cpu13.dcache.SoftPFReq_mshr_misses::cpu13.data            2                       # number of SoftPFReq MSHR misses
system.cpu13.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::cpu13.data           13                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::total           13                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::cpu13.data            6                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::total            6                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.demand_mshr_misses::cpu13.data        66737                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.demand_mshr_misses::total        66737                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.overall_mshr_misses::cpu13.data        66739                       # number of overall MSHR misses
system.cpu13.dcache.overall_mshr_misses::total        66739                       # number of overall MSHR misses
system.cpu13.dcache.ReadReq_mshr_miss_latency::cpu13.data   4594933787                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_latency::total   4594933787                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::cpu13.data     50985387                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::total     50985387                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.SoftPFReq_mshr_miss_latency::cpu13.data         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu13.dcache.SoftPFReq_mshr_miss_latency::total         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::cpu13.data       170547                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::total       170547                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::cpu13.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondFailReq_mshr_miss_latency::cpu13.data        48500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu13.dcache.StoreCondFailReq_mshr_miss_latency::total        48500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::cpu13.data   4645919174                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::total   4645919174                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::cpu13.data   4645924174                       # number of overall MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::total   4645924174                       # number of overall MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_rate::cpu13.data     0.208615                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_miss_rate::total     0.208615                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::cpu13.data     0.055885                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::total     0.055885                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.SoftPFReq_mshr_miss_rate::cpu13.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu13.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::cpu13.data     0.928571                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::total     0.928571                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::cpu13.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_mshr_miss_rate::cpu13.data     0.204274                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_miss_rate::total     0.204274                       # mshr miss rate for demand accesses
system.cpu13.dcache.overall_mshr_miss_rate::cpu13.data     0.204277                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_miss_rate::total     0.204277                       # mshr miss rate for overall accesses
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::cpu13.data 69391.008291                       # average ReadReq mshr miss latency
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::total 69391.008291                       # average ReadReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::cpu13.data 98237.739884                       # average WriteReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::total 98237.739884                       # average WriteReq mshr miss latency
system.cpu13.dcache.SoftPFReq_avg_mshr_miss_latency::cpu13.data         2500                       # average SoftPFReq mshr miss latency
system.cpu13.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu13.data        13119                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::total        13119                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::cpu13.data         1250                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::total         1250                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu13.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu13.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::cpu13.data 69615.343423                       # average overall mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::total 69615.343423                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::cpu13.data 69613.332145                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::total 69613.332145                       # average overall mshr miss latency
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.tags.replacements               0                       # number of replacements
system.cpu13.icache.tags.tagsinuse          43.866215                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs            143509                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs              54                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs         2657.574074                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::cpu13.inst    43.866215                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::cpu13.inst     0.085676                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total     0.085676                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024           54                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::3           51                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024     0.105469                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses          287212                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses         287212                       # Number of data accesses
system.cpu13.icache.ReadReq_hits::cpu13.inst       143509                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total        143509                       # number of ReadReq hits
system.cpu13.icache.demand_hits::cpu13.inst       143509                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total         143509                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::cpu13.inst       143509                       # number of overall hits
system.cpu13.icache.overall_hits::total        143509                       # number of overall hits
system.cpu13.icache.ReadReq_misses::cpu13.inst           70                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total           70                       # number of ReadReq misses
system.cpu13.icache.demand_misses::cpu13.inst           70                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total           70                       # number of demand (read+write) misses
system.cpu13.icache.overall_misses::cpu13.inst           70                       # number of overall misses
system.cpu13.icache.overall_misses::total           70                       # number of overall misses
system.cpu13.icache.ReadReq_miss_latency::cpu13.inst      3098887                       # number of ReadReq miss cycles
system.cpu13.icache.ReadReq_miss_latency::total      3098887                       # number of ReadReq miss cycles
system.cpu13.icache.demand_miss_latency::cpu13.inst      3098887                       # number of demand (read+write) miss cycles
system.cpu13.icache.demand_miss_latency::total      3098887                       # number of demand (read+write) miss cycles
system.cpu13.icache.overall_miss_latency::cpu13.inst      3098887                       # number of overall miss cycles
system.cpu13.icache.overall_miss_latency::total      3098887                       # number of overall miss cycles
system.cpu13.icache.ReadReq_accesses::cpu13.inst       143579                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total       143579                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.demand_accesses::cpu13.inst       143579                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total       143579                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::cpu13.inst       143579                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total       143579                       # number of overall (read+write) accesses
system.cpu13.icache.ReadReq_miss_rate::cpu13.inst     0.000488                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_miss_rate::total     0.000488                       # miss rate for ReadReq accesses
system.cpu13.icache.demand_miss_rate::cpu13.inst     0.000488                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     0.000488                       # miss rate for demand accesses
system.cpu13.icache.overall_miss_rate::cpu13.inst     0.000488                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     0.000488                       # miss rate for overall accesses
system.cpu13.icache.ReadReq_avg_miss_latency::cpu13.inst 44269.814286                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_miss_latency::total 44269.814286                       # average ReadReq miss latency
system.cpu13.icache.demand_avg_miss_latency::cpu13.inst 44269.814286                       # average overall miss latency
system.cpu13.icache.demand_avg_miss_latency::total 44269.814286                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::cpu13.inst 44269.814286                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::total 44269.814286                       # average overall miss latency
system.cpu13.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.ReadReq_mshr_hits::cpu13.inst           16                       # number of ReadReq MSHR hits
system.cpu13.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu13.icache.demand_mshr_hits::cpu13.inst           16                       # number of demand (read+write) MSHR hits
system.cpu13.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu13.icache.overall_mshr_hits::cpu13.inst           16                       # number of overall MSHR hits
system.cpu13.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu13.icache.ReadReq_mshr_misses::cpu13.inst           54                       # number of ReadReq MSHR misses
system.cpu13.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu13.icache.demand_mshr_misses::cpu13.inst           54                       # number of demand (read+write) MSHR misses
system.cpu13.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu13.icache.overall_mshr_misses::cpu13.inst           54                       # number of overall MSHR misses
system.cpu13.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu13.icache.ReadReq_mshr_miss_latency::cpu13.inst      2376313                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_latency::total      2376313                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::cpu13.inst      2376313                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::total      2376313                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::cpu13.inst      2376313                       # number of overall MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::total      2376313                       # number of overall MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_rate::cpu13.inst     0.000376                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_miss_rate::total     0.000376                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.demand_mshr_miss_rate::cpu13.inst     0.000376                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_miss_rate::total     0.000376                       # mshr miss rate for demand accesses
system.cpu13.icache.overall_mshr_miss_rate::cpu13.inst     0.000376                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_miss_rate::total     0.000376                       # mshr miss rate for overall accesses
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::cpu13.inst 44005.796296                       # average ReadReq mshr miss latency
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::total 44005.796296                       # average ReadReq mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::cpu13.inst 44005.796296                       # average overall mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::total 44005.796296                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::cpu13.inst 44005.796296                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::total 44005.796296                       # average overall mshr miss latency
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.branchPred.lookups                173507                       # Number of BP lookups
system.cpu14.branchPred.condPredicted          169393                       # Number of conditional branches predicted
system.cpu14.branchPred.condIncorrect            1042                       # Number of conditional branches incorrect
system.cpu14.branchPred.BTBLookups             169213                       # Number of BTB lookups
system.cpu14.branchPred.BTBHits                121899                       # Number of BTB hits
system.cpu14.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu14.branchPred.BTBHitPct           72.038791                       # BTB Hit Percentage
system.cpu14.branchPred.usedRAS                  2196                       # Number of times the RAS was used to get a target.
system.cpu14.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu14.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu14.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu14.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu14.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu14.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu14.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu14.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu14.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu14.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu14.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu14.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu14.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu14.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu14.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu14.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu14.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu14.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu14.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu14.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu14.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu14.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu14.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.inst_hits                          0                       # ITB inst hits
system.cpu14.dtb.inst_misses                        0                       # ITB inst misses
system.cpu14.dtb.read_hits                          0                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.write_hits                         0                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu14.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu14.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu14.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu14.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu14.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu14.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu14.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu14.dtb.hits                               0                       # DTB hits
system.cpu14.dtb.misses                             0                       # DTB misses
system.cpu14.dtb.accesses                           0                       # DTB accesses
system.cpu14.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu14.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu14.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu14.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu14.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu14.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu14.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu14.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu14.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu14.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu14.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu14.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu14.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu14.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu14.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu14.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu14.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu14.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu14.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu14.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu14.itb.walker.walks                       0                       # Table walker walks requested
system.cpu14.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.inst_hits                          0                       # ITB inst hits
system.cpu14.itb.inst_misses                        0                       # ITB inst misses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu14.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu14.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu14.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu14.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu14.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu14.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu14.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu14.itb.hits                               0                       # DTB hits
system.cpu14.itb.misses                             0                       # DTB misses
system.cpu14.itb.accesses                           0                       # DTB accesses
system.cpu14.numCycles                        2492611                       # number of cpu cycles simulated
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.fetch.icacheStallCycles           145418                       # Number of cycles fetch is stalled on an Icache miss
system.cpu14.fetch.Insts                      1448203                       # Number of instructions fetch has processed
system.cpu14.fetch.Branches                    173507                       # Number of branches that fetch encountered
system.cpu14.fetch.predictedBranches           124095                       # Number of branches that fetch has predicted taken
system.cpu14.fetch.Cycles                     2342508                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu14.fetch.SquashCycles                  2953                       # Number of cycles fetch has spent squashing
system.cpu14.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu14.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu14.fetch.CacheLines                  143620                       # Number of cache lines fetched
system.cpu14.fetch.IcacheSquashes                  52                       # Number of outstanding Icache misses that were squashed
system.cpu14.fetch.rateDist::samples          2489409                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::mean            0.589341                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::stdev           1.875619                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::0                2224225     89.35%     89.35% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::1                  26178      1.05%     90.40% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::2                  19442      0.78%     91.18% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::3                  19276      0.77%     91.95% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::4                  19470      0.78%     92.74% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::5                  18495      0.74%     93.48% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::6                  26494      1.06%     94.54% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::7                  71729      2.88%     97.43% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::8                  64100      2.57%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::total            2489409                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.branchRate                0.069609                       # Number of branch fetches per cycle
system.cpu14.fetch.rate                      0.580998                       # Number of inst fetches per cycle
system.cpu14.decode.IdleCycles                  70454                       # Number of cycles decode is idle
system.cpu14.decode.BlockedCycles             2237202                       # Number of cycles decode is blocked
system.cpu14.decode.RunCycles                   26880                       # Number of cycles decode is running
system.cpu14.decode.UnblockCycles              153425                       # Number of cycles decode is unblocking
system.cpu14.decode.SquashCycles                 1448                       # Number of cycles decode is squashing
system.cpu14.decode.BranchResolved               1838                       # Number of times decode resolved a branch
system.cpu14.decode.BranchMispred                  28                       # Number of times decode detected a branch misprediction
system.cpu14.decode.DecodedInsts              1411799                       # Number of instructions handled by decode
system.cpu14.decode.SquashedInsts                 114                       # Number of squashed instructions handled by decode
system.cpu14.rename.SquashCycles                 1448                       # Number of cycles rename is squashing
system.cpu14.rename.IdleCycles                  96439                       # Number of cycles rename is idle
system.cpu14.rename.BlockCycles               1606403                       # Number of cycles rename is blocking
system.cpu14.rename.serializeStallCycles        19500                       # count of cycles rename stalled for serializing inst
system.cpu14.rename.RunCycles                  122139                       # Number of cycles rename is running
system.cpu14.rename.UnblockCycles              643480                       # Number of cycles rename is unblocking
system.cpu14.rename.RenamedInsts              1403502                       # Number of instructions processed by rename
system.cpu14.rename.IQFullEvents               604967                       # Number of times rename has blocked due to IQ full
system.cpu14.rename.LQFullEvents                 2725                       # Number of times rename has blocked due to LQ full
system.cpu14.rename.RenamedOperands           2056079                       # Number of destination operands rename has renamed
system.cpu14.rename.RenameLookups             6890280                       # Number of register rename lookups that rename has made
system.cpu14.rename.int_rename_lookups        2205552                       # Number of integer rename lookups
system.cpu14.rename.CommittedMaps             1995512                       # Number of HB maps that are committed
system.cpu14.rename.UndoneMaps                  60563                       # Number of HB maps that are undone due to squashing
system.cpu14.rename.serializingInsts              479                       # count of serializing insts renamed
system.cpu14.rename.tempSerializingInsts          481                       # count of temporary serializing insts renamed
system.cpu14.rename.skidInsts                  913442                       # count of insts added to the skid buffer
system.cpu14.memDep0.insertedLoads             320219                       # Number of loads inserted to the mem dependence unit.
system.cpu14.memDep0.insertedStores              9755                       # Number of stores inserted to the mem dependence unit.
system.cpu14.memDep0.conflictingLoads            5039                       # Number of conflicting loads.
system.cpu14.memDep0.conflictingStores           5179                       # Number of conflicting stores.
system.cpu14.iq.iqInstsAdded                  1398304                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu14.iq.iqNonSpecInstsAdded               914                       # Number of non-speculative instructions added to the IQ
system.cpu14.iq.iqInstsIssued                 2376830                       # Number of instructions issued
system.cpu14.iq.iqSquashedInstsIssued            2309                       # Number of squashed instructions issued
system.cpu14.iq.iqSquashedInstsExamined         29809                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu14.iq.iqSquashedOperandsExamined       105111                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu14.iq.iqSquashedNonSpecRemoved           19                       # Number of squashed non-spec instructions that were removed
system.cpu14.iq.issued_per_cycle::samples      2489409                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::mean       0.954777                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::stdev      1.438243                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::0           1465704     58.88%     58.88% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::1            468648     18.83%     77.70% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::2            126777      5.09%     82.80% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::3             58492      2.35%     85.15% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::4            369788     14.85%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::total       2489409                       # Number of insts issued each cycle
system.cpu14.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntAlu                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntMult                    1    100.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatAdd                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCmp                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCvt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatMult                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatDiv                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatSqrt                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAddAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAlu                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMisc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMultAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShift                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShiftAcc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAdd               0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAlu               0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCmp               0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCvt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatDiv               0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMisc              0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMult              0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatSqrt              0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::MemRead                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::MemWrite                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu14.iq.FU_type_0::IntAlu              854047     35.93%     35.93% # Type of FU issued
system.cpu14.iq.FU_type_0::IntMult             196612      8.27%     44.20% # Type of FU issued
system.cpu14.iq.FU_type_0::IntDiv                   0      0.00%     44.20% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatAdd                 0      0.00%     44.20% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCmp                 0      0.00%     44.20% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCvt                 0      0.00%     44.20% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatMult                0      0.00%     44.20% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatDiv                 0      0.00%     44.20% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatSqrt                0      0.00%     44.20% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAdd                  0      0.00%     44.20% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAddAcc               0      0.00%     44.20% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAlu                  0      0.00%     44.20% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCmp                  0      0.00%     44.20% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCvt                  0      0.00%     44.20% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMisc                 0      0.00%     44.20% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMult                 0      0.00%     44.20% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMultAcc              0      0.00%     44.20% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShift                0      0.00%     44.20% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShiftAcc             0      0.00%     44.20% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdSqrt                 0      0.00%     44.20% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAdd             0      0.00%     44.20% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAlu             0      0.00%     44.20% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCmp             0      0.00%     44.20% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCvt             0      0.00%     44.20% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatDiv             0      0.00%     44.20% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMisc            0      0.00%     44.20% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMult            0      0.00%     44.20% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     44.20% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatSqrt            0      0.00%     44.20% # Type of FU issued
system.cpu14.iq.FU_type_0::MemRead            1316685     55.40%     99.60% # Type of FU issued
system.cpu14.iq.FU_type_0::MemWrite              9486      0.40%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::total              2376830                       # Type of FU issued
system.cpu14.iq.rate                         0.953550                       # Inst issue rate
system.cpu14.iq.fu_busy_cnt                         1                       # FU busy when requested
system.cpu14.iq.fu_busy_rate                 0.000000                       # FU busy rate (busy events/executed inst)
system.cpu14.iq.int_inst_queue_reads          7245375                       # Number of integer instruction queue reads
system.cpu14.iq.int_inst_queue_writes         1429037                       # Number of integer instruction queue writes
system.cpu14.iq.int_inst_queue_wakeup_accesses      1377010                       # Number of integer instruction queue wakeup accesses
system.cpu14.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu14.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu14.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu14.iq.int_alu_accesses              2376831                       # Number of integer alu accesses
system.cpu14.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu14.iew.lsq.thread0.forwLoads             14                       # Number of loads that had data forwarded from stores
system.cpu14.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu14.iew.lsq.thread0.squashedLoads         3847                       # Number of loads squashed
system.cpu14.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu14.iew.lsq.thread0.memOrderViolation           10                       # Number of memory ordering violations
system.cpu14.iew.lsq.thread0.squashedStores          415                       # Number of stores squashed
system.cpu14.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu14.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu14.iew.lsq.thread0.rescheduledLoads          438                       # Number of loads that were rescheduled
system.cpu14.iew.lsq.thread0.cacheBlocked       999202                       # Number of times an access to memory failed due to the cache being blocked
system.cpu14.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu14.iew.iewSquashCycles                 1448                       # Number of cycles IEW is squashing
system.cpu14.iew.iewBlockCycles               1092635                       # Number of cycles IEW is blocking
system.cpu14.iew.iewUnblockCycles               66015                       # Number of cycles IEW is unblocking
system.cpu14.iew.iewDispatchedInsts           1399221                       # Number of instructions dispatched to IQ
system.cpu14.iew.iewDispSquashedInsts              44                       # Number of squashed instructions skipped by dispatch
system.cpu14.iew.iewDispLoadInsts              320219                       # Number of dispatched load instructions
system.cpu14.iew.iewDispStoreInsts               9755                       # Number of dispatched store instructions
system.cpu14.iew.iewDispNonSpecInsts              466                       # Number of dispatched non-speculative instructions
system.cpu14.iew.iewIQFullEvents                 2217                       # Number of times the IQ has become full, causing a stall
system.cpu14.iew.iewLSQFullEvents                 546                       # Number of times the LSQ has become full, causing a stall
system.cpu14.iew.memOrderViolationEvents           10                       # Number of memory order violations
system.cpu14.iew.predictedTakenIncorrect          950                       # Number of branches that were predicted taken incorrectly
system.cpu14.iew.predictedNotTakenIncorrect           68                       # Number of branches that were predicted not taken incorrectly
system.cpu14.iew.branchMispredicts               1018                       # Number of branch mispredicts detected at execute
system.cpu14.iew.iewExecutedInsts             2376354                       # Number of executed instructions
system.cpu14.iew.iewExecLoadInsts             1316291                       # Number of load instructions executed
system.cpu14.iew.iewExecSquashedInsts             472                       # Number of squashed instructions skipped in execute
system.cpu14.iew.exec_swp                           0                       # number of swp insts executed
system.cpu14.iew.exec_nop                           3                       # number of nop insts executed
system.cpu14.iew.exec_refs                    1325746                       # number of memory reference insts executed
system.cpu14.iew.exec_branches                 157929                       # Number of branches executed
system.cpu14.iew.exec_stores                     9455                       # Number of stores executed
system.cpu14.iew.exec_rate                   0.953359                       # Inst execution rate
system.cpu14.iew.wb_sent                      1377460                       # cumulative count of insts sent to commit
system.cpu14.iew.wb_count                     1377010                       # cumulative count of insts written-back
system.cpu14.iew.wb_producers                  954807                       # num instructions producing a value
system.cpu14.iew.wb_consumers                 1514978                       # num instructions consuming a value
system.cpu14.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu14.iew.wb_rate                     0.552437                       # insts written-back per cycle
system.cpu14.iew.wb_fanout                   0.630245                       # average fanout of values written-back
system.cpu14.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu14.commit.commitSquashedInsts         29750                       # The number of squashed insts skipped by commit
system.cpu14.commit.commitNonSpecStalls           895                       # The number of times commit has been forced to stall to communicate backwards
system.cpu14.commit.branchMispredicts            1014                       # The number of times a branch was mispredicted
system.cpu14.commit.committed_per_cycle::samples      2484765                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::mean     0.551122                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::stdev     1.362347                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::0      1928575     77.62%     77.62% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::1       239502      9.64%     87.25% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::2       132911      5.35%     92.60% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::3        71224      2.87%     95.47% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::4         1521      0.06%     95.53% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::5        80150      3.23%     98.76% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::6          932      0.04%     98.79% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::7         1613      0.06%     98.86% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::8        28337      1.14%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::total      2484765                       # Number of insts commited each cycle
system.cpu14.commit.committedInsts            1356430                       # Number of instructions committed
system.cpu14.commit.committedOps              1369409                       # Number of ops (including micro ops) committed
system.cpu14.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu14.commit.refs                       325712                       # Number of memory references committed
system.cpu14.commit.loads                      316372                       # Number of loads committed
system.cpu14.commit.membars                       436                       # Number of memory barriers committed
system.cpu14.commit.branches                   156542                       # Number of branches committed
system.cpu14.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu14.commit.int_insts                 1215019                       # Number of committed integer instructions.
system.cpu14.commit.function_calls               1294                       # Number of function calls committed.
system.cpu14.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu14.commit.op_class_0::IntAlu         847086     61.86%     61.86% # Class of committed instruction
system.cpu14.commit.op_class_0::IntMult        196611     14.36%     76.22% # Class of committed instruction
system.cpu14.commit.op_class_0::IntDiv              0      0.00%     76.22% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatAdd            0      0.00%     76.22% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCmp            0      0.00%     76.22% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCvt            0      0.00%     76.22% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatMult            0      0.00%     76.22% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatDiv            0      0.00%     76.22% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatSqrt            0      0.00%     76.22% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAdd             0      0.00%     76.22% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAddAcc            0      0.00%     76.22% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAlu             0      0.00%     76.22% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCmp             0      0.00%     76.22% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCvt             0      0.00%     76.22% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMisc            0      0.00%     76.22% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMult            0      0.00%     76.22% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMultAcc            0      0.00%     76.22% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShift            0      0.00%     76.22% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShiftAcc            0      0.00%     76.22% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdSqrt            0      0.00%     76.22% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAdd            0      0.00%     76.22% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAlu            0      0.00%     76.22% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCmp            0      0.00%     76.22% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCvt            0      0.00%     76.22% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatDiv            0      0.00%     76.22% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMisc            0      0.00%     76.22% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMult            0      0.00%     76.22% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.22% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.22% # Class of committed instruction
system.cpu14.commit.op_class_0::MemRead        316372     23.10%     99.32% # Class of committed instruction
system.cpu14.commit.op_class_0::MemWrite         9340      0.68%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::total         1369409                       # Class of committed instruction
system.cpu14.commit.bw_lim_events               28337                       # number cycles where commit BW limit reached
system.cpu14.rob.rob_reads                    3850036                       # The number of ROB reads
system.cpu14.rob.rob_writes                   2803034                       # The number of ROB writes
system.cpu14.timesIdled                            23                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu14.idleCycles                          3202                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu14.quiesceCycles                     409149                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu14.committedInsts                   1356430                       # Number of Instructions Simulated
system.cpu14.committedOps                     1369409                       # Number of Ops (including micro ops) Simulated
system.cpu14.cpi                             1.837626                       # CPI: Cycles Per Instruction
system.cpu14.cpi_total                       1.837626                       # CPI: Total CPI of All Threads
system.cpu14.ipc                             0.544180                       # IPC: Instructions Per Cycle
system.cpu14.ipc_total                       0.544180                       # IPC: Total IPC of All Threads
system.cpu14.int_regfile_reads                3368268                       # number of integer regfile reads
system.cpu14.int_regfile_writes               1081348                       # number of integer regfile writes
system.cpu14.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu14.cc_regfile_reads                 8081322                       # number of cc regfile reads
system.cpu14.cc_regfile_writes                 929146                       # number of cc regfile writes
system.cpu14.misc_regfile_reads                350802                       # number of misc regfile reads
system.cpu14.misc_regfile_writes                  135                       # number of misc regfile writes
system.cpu14.dcache.tags.replacements           65712                       # number of replacements
system.cpu14.dcache.tags.tagsinuse         782.886062                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs            191539                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs           66735                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs            2.870143                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle       486772000                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::cpu14.data   782.886062                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::cpu14.data     0.764537                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.764537                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024         1023                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::1          258                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::2          761                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.999023                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses          720384                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses         720384                       # Number of data accesses
system.cpu14.dcache.ReadReq_hits::cpu14.data       183256                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total        183256                       # number of ReadReq hits
system.cpu14.dcache.WriteReq_hits::cpu14.data         8259                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total         8259                       # number of WriteReq hits
system.cpu14.dcache.SoftPFReq_hits::cpu14.data            2                       # number of SoftPFReq hits
system.cpu14.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu14.dcache.LoadLockedReq_hits::cpu14.data            3                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu14.dcache.demand_hits::cpu14.data       191515                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total         191515                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::cpu14.data       191517                       # number of overall hits
system.cpu14.dcache.overall_hits::total        191517                       # number of overall hits
system.cpu14.dcache.ReadReq_misses::cpu14.data       134186                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total       134186                       # number of ReadReq misses
system.cpu14.dcache.WriteReq_misses::cpu14.data         1046                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total         1046                       # number of WriteReq misses
system.cpu14.dcache.SoftPFReq_misses::cpu14.data            3                       # number of SoftPFReq misses
system.cpu14.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu14.dcache.LoadLockedReq_misses::cpu14.data           30                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total           30                       # number of LoadLockedReq misses
system.cpu14.dcache.StoreCondReq_misses::cpu14.data           16                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total           16                       # number of StoreCondReq misses
system.cpu14.dcache.demand_misses::cpu14.data       135232                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total       135232                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::cpu14.data       135235                       # number of overall misses
system.cpu14.dcache.overall_misses::total       135235                       # number of overall misses
system.cpu14.dcache.ReadReq_miss_latency::cpu14.data   8340011024                       # number of ReadReq miss cycles
system.cpu14.dcache.ReadReq_miss_latency::total   8340011024                       # number of ReadReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::cpu14.data     99093380                       # number of WriteReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::total     99093380                       # number of WriteReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::cpu14.data       290893                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::total       290893                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::cpu14.data        27500                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::total        27500                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondFailReq_miss_latency::cpu14.data       137500                       # number of StoreCondFailReq miss cycles
system.cpu14.dcache.StoreCondFailReq_miss_latency::total       137500                       # number of StoreCondFailReq miss cycles
system.cpu14.dcache.demand_miss_latency::cpu14.data   8439104404                       # number of demand (read+write) miss cycles
system.cpu14.dcache.demand_miss_latency::total   8439104404                       # number of demand (read+write) miss cycles
system.cpu14.dcache.overall_miss_latency::cpu14.data   8439104404                       # number of overall miss cycles
system.cpu14.dcache.overall_miss_latency::total   8439104404                       # number of overall miss cycles
system.cpu14.dcache.ReadReq_accesses::cpu14.data       317442                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total       317442                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::cpu14.data         9305                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total         9305                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.SoftPFReq_accesses::cpu14.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu14.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::cpu14.data           33                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total           33                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::cpu14.data           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.demand_accesses::cpu14.data       326747                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total       326747                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::cpu14.data       326752                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total       326752                       # number of overall (read+write) accesses
system.cpu14.dcache.ReadReq_miss_rate::cpu14.data     0.422710                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.422710                       # miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_miss_rate::cpu14.data     0.112413                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.112413                       # miss rate for WriteReq accesses
system.cpu14.dcache.SoftPFReq_miss_rate::cpu14.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu14.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::cpu14.data     0.909091                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total     0.909091                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::cpu14.data            1                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_miss_rate::cpu14.data     0.413874                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.413874                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::cpu14.data     0.413877                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.413877                       # miss rate for overall accesses
system.cpu14.dcache.ReadReq_avg_miss_latency::cpu14.data 62152.616696                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_miss_latency::total 62152.616696                       # average ReadReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::cpu14.data 94735.544933                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::total 94735.544933                       # average WriteReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::cpu14.data  9696.433333                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::total  9696.433333                       # average LoadLockedReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::cpu14.data  1718.750000                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::total  1718.750000                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondFailReq_avg_miss_latency::cpu14.data          inf                       # average StoreCondFailReq miss latency
system.cpu14.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu14.dcache.demand_avg_miss_latency::cpu14.data 62404.640943                       # average overall miss latency
system.cpu14.dcache.demand_avg_miss_latency::total 62404.640943                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::cpu14.data 62403.256583                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::total 62403.256583                       # average overall miss latency
system.cpu14.dcache.blocked_cycles::no_mshrs      2200915                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets          394                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs           66584                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             2                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs    33.054713                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets          197                       # average number of cycles each access was blocked
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.writebacks::writebacks         2008                       # number of writebacks
system.cpu14.dcache.writebacks::total            2008                       # number of writebacks
system.cpu14.dcache.ReadReq_mshr_hits::cpu14.data        67967                       # number of ReadReq MSHR hits
system.cpu14.dcache.ReadReq_mshr_hits::total        67967                       # number of ReadReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::cpu14.data          527                       # number of WriteReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::total          527                       # number of WriteReq MSHR hits
system.cpu14.dcache.demand_mshr_hits::cpu14.data        68494                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.demand_mshr_hits::total        68494                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.overall_mshr_hits::cpu14.data        68494                       # number of overall MSHR hits
system.cpu14.dcache.overall_mshr_hits::total        68494                       # number of overall MSHR hits
system.cpu14.dcache.ReadReq_mshr_misses::cpu14.data        66219                       # number of ReadReq MSHR misses
system.cpu14.dcache.ReadReq_mshr_misses::total        66219                       # number of ReadReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::cpu14.data          519                       # number of WriteReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::total          519                       # number of WriteReq MSHR misses
system.cpu14.dcache.SoftPFReq_mshr_misses::cpu14.data            2                       # number of SoftPFReq MSHR misses
system.cpu14.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::cpu14.data           30                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::total           30                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::cpu14.data           16                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::total           16                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.demand_mshr_misses::cpu14.data        66738                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.demand_mshr_misses::total        66738                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.overall_mshr_misses::cpu14.data        66740                       # number of overall MSHR misses
system.cpu14.dcache.overall_mshr_misses::total        66740                       # number of overall MSHR misses
system.cpu14.dcache.ReadReq_mshr_miss_latency::cpu14.data   4589206347                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_latency::total   4589206347                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::cpu14.data     51501880                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::total     51501880                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.SoftPFReq_mshr_miss_latency::cpu14.data         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu14.dcache.SoftPFReq_mshr_miss_latency::total         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::cpu14.data       229107                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::total       229107                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::cpu14.data        23000                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::total        23000                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondFailReq_mshr_miss_latency::cpu14.data       118000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu14.dcache.StoreCondFailReq_mshr_miss_latency::total       118000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::cpu14.data   4640708227                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::total   4640708227                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::cpu14.data   4640713227                       # number of overall MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::total   4640713227                       # number of overall MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_rate::cpu14.data     0.208602                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_miss_rate::total     0.208602                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::cpu14.data     0.055776                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::total     0.055776                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.SoftPFReq_mshr_miss_rate::cpu14.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu14.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::cpu14.data     0.909091                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::total     0.909091                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::cpu14.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_mshr_miss_rate::cpu14.data     0.204250                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_miss_rate::total     0.204250                       # mshr miss rate for demand accesses
system.cpu14.dcache.overall_mshr_miss_rate::cpu14.data     0.204253                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_miss_rate::total     0.204253                       # mshr miss rate for overall accesses
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::cpu14.data 69303.467993                       # average ReadReq mshr miss latency
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::total 69303.467993                       # average ReadReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::cpu14.data 99232.909441                       # average WriteReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::total 99232.909441                       # average WriteReq mshr miss latency
system.cpu14.dcache.SoftPFReq_avg_mshr_miss_latency::cpu14.data         2500                       # average SoftPFReq mshr miss latency
system.cpu14.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu14.data  7636.900000                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7636.900000                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::cpu14.data  1437.500000                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::total  1437.500000                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu14.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu14.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::cpu14.data 69536.219650                       # average overall mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::total 69536.219650                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::cpu14.data 69534.210773                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::total 69534.210773                       # average overall mshr miss latency
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.tags.replacements               0                       # number of replacements
system.cpu14.icache.tags.tagsinuse          43.858406                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs            143557                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs              54                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs         2658.462963                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::cpu14.inst    43.858406                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::cpu14.inst     0.085661                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total     0.085661                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024           54                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::3           51                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024     0.105469                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses          287294                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses         287294                       # Number of data accesses
system.cpu14.icache.ReadReq_hits::cpu14.inst       143557                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total        143557                       # number of ReadReq hits
system.cpu14.icache.demand_hits::cpu14.inst       143557                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total         143557                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::cpu14.inst       143557                       # number of overall hits
system.cpu14.icache.overall_hits::total        143557                       # number of overall hits
system.cpu14.icache.ReadReq_misses::cpu14.inst           63                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total           63                       # number of ReadReq misses
system.cpu14.icache.demand_misses::cpu14.inst           63                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total           63                       # number of demand (read+write) misses
system.cpu14.icache.overall_misses::cpu14.inst           63                       # number of overall misses
system.cpu14.icache.overall_misses::total           63                       # number of overall misses
system.cpu14.icache.ReadReq_miss_latency::cpu14.inst      3224226                       # number of ReadReq miss cycles
system.cpu14.icache.ReadReq_miss_latency::total      3224226                       # number of ReadReq miss cycles
system.cpu14.icache.demand_miss_latency::cpu14.inst      3224226                       # number of demand (read+write) miss cycles
system.cpu14.icache.demand_miss_latency::total      3224226                       # number of demand (read+write) miss cycles
system.cpu14.icache.overall_miss_latency::cpu14.inst      3224226                       # number of overall miss cycles
system.cpu14.icache.overall_miss_latency::total      3224226                       # number of overall miss cycles
system.cpu14.icache.ReadReq_accesses::cpu14.inst       143620                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total       143620                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.demand_accesses::cpu14.inst       143620                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total       143620                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::cpu14.inst       143620                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total       143620                       # number of overall (read+write) accesses
system.cpu14.icache.ReadReq_miss_rate::cpu14.inst     0.000439                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_miss_rate::total     0.000439                       # miss rate for ReadReq accesses
system.cpu14.icache.demand_miss_rate::cpu14.inst     0.000439                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     0.000439                       # miss rate for demand accesses
system.cpu14.icache.overall_miss_rate::cpu14.inst     0.000439                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     0.000439                       # miss rate for overall accesses
system.cpu14.icache.ReadReq_avg_miss_latency::cpu14.inst 51178.190476                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_miss_latency::total 51178.190476                       # average ReadReq miss latency
system.cpu14.icache.demand_avg_miss_latency::cpu14.inst 51178.190476                       # average overall miss latency
system.cpu14.icache.demand_avg_miss_latency::total 51178.190476                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::cpu14.inst 51178.190476                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::total 51178.190476                       # average overall miss latency
system.cpu14.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.ReadReq_mshr_hits::cpu14.inst            9                       # number of ReadReq MSHR hits
system.cpu14.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu14.icache.demand_mshr_hits::cpu14.inst            9                       # number of demand (read+write) MSHR hits
system.cpu14.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu14.icache.overall_mshr_hits::cpu14.inst            9                       # number of overall MSHR hits
system.cpu14.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu14.icache.ReadReq_mshr_misses::cpu14.inst           54                       # number of ReadReq MSHR misses
system.cpu14.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu14.icache.demand_mshr_misses::cpu14.inst           54                       # number of demand (read+write) MSHR misses
system.cpu14.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu14.icache.overall_mshr_misses::cpu14.inst           54                       # number of overall MSHR misses
system.cpu14.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu14.icache.ReadReq_mshr_miss_latency::cpu14.inst      2708269                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_latency::total      2708269                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::cpu14.inst      2708269                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::total      2708269                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::cpu14.inst      2708269                       # number of overall MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::total      2708269                       # number of overall MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_rate::cpu14.inst     0.000376                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_miss_rate::total     0.000376                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.demand_mshr_miss_rate::cpu14.inst     0.000376                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_miss_rate::total     0.000376                       # mshr miss rate for demand accesses
system.cpu14.icache.overall_mshr_miss_rate::cpu14.inst     0.000376                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_miss_rate::total     0.000376                       # mshr miss rate for overall accesses
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::cpu14.inst 50153.129630                       # average ReadReq mshr miss latency
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::total 50153.129630                       # average ReadReq mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::cpu14.inst 50153.129630                       # average overall mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::total 50153.129630                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::cpu14.inst 50153.129630                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::total 50153.129630                       # average overall mshr miss latency
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.branchPred.lookups                173245                       # Number of BP lookups
system.cpu15.branchPred.condPredicted          169142                       # Number of conditional branches predicted
system.cpu15.branchPred.condIncorrect            1046                       # Number of conditional branches incorrect
system.cpu15.branchPred.BTBLookups             125536                       # Number of BTB lookups
system.cpu15.branchPred.BTBHits                121763                       # Number of BTB hits
system.cpu15.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu15.branchPred.BTBHitPct           96.994488                       # BTB Hit Percentage
system.cpu15.branchPred.usedRAS                  2189                       # Number of times the RAS was used to get a target.
system.cpu15.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu15.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu15.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu15.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu15.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu15.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu15.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu15.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu15.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu15.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu15.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu15.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu15.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu15.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu15.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu15.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu15.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu15.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu15.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu15.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu15.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu15.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu15.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.inst_hits                          0                       # ITB inst hits
system.cpu15.dtb.inst_misses                        0                       # ITB inst misses
system.cpu15.dtb.read_hits                          0                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.write_hits                         0                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu15.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu15.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu15.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu15.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu15.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu15.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu15.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu15.dtb.hits                               0                       # DTB hits
system.cpu15.dtb.misses                             0                       # DTB misses
system.cpu15.dtb.accesses                           0                       # DTB accesses
system.cpu15.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu15.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu15.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu15.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu15.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu15.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu15.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu15.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu15.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu15.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu15.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu15.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu15.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu15.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu15.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu15.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu15.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu15.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu15.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu15.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu15.itb.walker.walks                       0                       # Table walker walks requested
system.cpu15.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.inst_hits                          0                       # ITB inst hits
system.cpu15.itb.inst_misses                        0                       # ITB inst misses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu15.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu15.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu15.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu15.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu15.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu15.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu15.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu15.itb.hits                               0                       # DTB hits
system.cpu15.itb.misses                             0                       # DTB misses
system.cpu15.itb.accesses                           0                       # DTB accesses
system.cpu15.numCycles                        2491979                       # number of cpu cycles simulated
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.fetch.icacheStallCycles           145472                       # Number of cycles fetch is stalled on an Icache miss
system.cpu15.fetch.Insts                      1447135                       # Number of instructions fetch has processed
system.cpu15.fetch.Branches                    173245                       # Number of branches that fetch encountered
system.cpu15.fetch.predictedBranches           123952                       # Number of branches that fetch has predicted taken
system.cpu15.fetch.Cycles                     2341490                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu15.fetch.SquashCycles                  2959                       # Number of cycles fetch has spent squashing
system.cpu15.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu15.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu15.fetch.CacheLines                  143625                       # Number of cache lines fetched
system.cpu15.fetch.IcacheSquashes                  62                       # Number of outstanding Icache misses that were squashed
system.cpu15.fetch.rateDist::samples          2488448                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::mean            0.589131                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::stdev           1.875234                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::0                2223432     89.35%     89.35% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::1                  26164      1.05%     90.40% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::2                  19458      0.78%     91.18% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::3                  19248      0.77%     91.96% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::4                  19437      0.78%     92.74% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::5                  18524      0.74%     93.48% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::6                  26458      1.06%     94.55% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::7                  71735      2.88%     97.43% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::8                  63992      2.57%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::total            2488448                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.branchRate                0.069521                       # Number of branch fetches per cycle
system.cpu15.fetch.rate                      0.580717                       # Number of inst fetches per cycle
system.cpu15.decode.IdleCycles                  70429                       # Number of cycles decode is idle
system.cpu15.decode.BlockedCycles             2236391                       # Number of cycles decode is blocked
system.cpu15.decode.RunCycles                   26874                       # Number of cycles decode is running
system.cpu15.decode.UnblockCycles              153304                       # Number of cycles decode is unblocking
system.cpu15.decode.SquashCycles                 1450                       # Number of cycles decode is squashing
system.cpu15.decode.BranchResolved               1834                       # Number of times decode resolved a branch
system.cpu15.decode.BranchMispred                  29                       # Number of times decode detected a branch misprediction
system.cpu15.decode.DecodedInsts              1410798                       # Number of instructions handled by decode
system.cpu15.decode.SquashedInsts                 121                       # Number of squashed instructions handled by decode
system.cpu15.rename.SquashCycles                 1450                       # Number of cycles rename is squashing
system.cpu15.rename.IdleCycles                  96352                       # Number of cycles rename is idle
system.cpu15.rename.BlockCycles               1605642                       # Number of cycles rename is blocking
system.cpu15.rename.serializeStallCycles        19792                       # count of cycles rename stalled for serializing inst
system.cpu15.rename.RunCycles                  122009                       # Number of cycles rename is running
system.cpu15.rename.UnblockCycles              643203                       # Number of cycles rename is unblocking
system.cpu15.rename.RenamedInsts              1402523                       # Number of instructions processed by rename
system.cpu15.rename.ROBFullEvents                   7                       # Number of times rename has blocked due to ROB full
system.cpu15.rename.IQFullEvents               604628                       # Number of times rename has blocked due to IQ full
system.cpu15.rename.LQFullEvents                 2761                       # Number of times rename has blocked due to LQ full
system.cpu15.rename.RenamedOperands           2054304                       # Number of destination operands rename has renamed
system.cpu15.rename.RenameLookups             6885557                       # Number of register rename lookups that rename has made
system.cpu15.rename.int_rename_lookups        2204256                       # Number of integer rename lookups
system.cpu15.rename.CommittedMaps             1993818                       # Number of HB maps that are committed
system.cpu15.rename.UndoneMaps                  60475                       # Number of HB maps that are undone due to squashing
system.cpu15.rename.serializingInsts              466                       # count of serializing insts renamed
system.cpu15.rename.tempSerializingInsts          467                       # count of temporary serializing insts renamed
system.cpu15.rename.skidInsts                  913358                       # count of insts added to the skid buffer
system.cpu15.memDep0.insertedLoads             320082                       # Number of loads inserted to the mem dependence unit.
system.cpu15.memDep0.insertedStores              9722                       # Number of stores inserted to the mem dependence unit.
system.cpu15.memDep0.conflictingLoads            5015                       # Number of conflicting loads.
system.cpu15.memDep0.conflictingStores           5168                       # Number of conflicting stores.
system.cpu15.iq.iqInstsAdded                  1397323                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu15.iq.iqNonSpecInstsAdded               900                       # Number of non-speculative instructions added to the IQ
system.cpu15.iq.iqInstsIssued                 2376013                       # Number of instructions issued
system.cpu15.iq.iqSquashedInstsIssued            2296                       # Number of squashed instructions issued
system.cpu15.iq.iqSquashedInstsExamined         29798                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu15.iq.iqSquashedOperandsExamined       104780                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu15.iq.iqSquashedNonSpecRemoved           20                       # Number of squashed non-spec instructions that were removed
system.cpu15.iq.issued_per_cycle::samples      2488448                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::mean       0.954817                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::stdev      1.437986                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::0           1464653     58.86%     58.86% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::1            469024     18.85%     77.71% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::2            126792      5.10%     82.80% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::3             58511      2.35%     85.15% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::4            369468     14.85%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::total       2488448                       # Number of insts issued each cycle
system.cpu15.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntAlu                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntMult                    1    100.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatAdd                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCmp                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCvt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatMult                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatDiv                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatSqrt                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAddAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAlu                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMisc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMultAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShift                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShiftAcc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAdd               0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAlu               0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCmp               0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCvt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatDiv               0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMisc              0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMult              0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatSqrt              0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::MemRead                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::MemWrite                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IntAlu              853296     35.91%     35.91% # Type of FU issued
system.cpu15.iq.FU_type_0::IntMult             196612      8.27%     44.19% # Type of FU issued
system.cpu15.iq.FU_type_0::IntDiv                   0      0.00%     44.19% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatAdd                 0      0.00%     44.19% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCmp                 0      0.00%     44.19% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCvt                 0      0.00%     44.19% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatMult                0      0.00%     44.19% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatDiv                 0      0.00%     44.19% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatSqrt                0      0.00%     44.19% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAdd                  0      0.00%     44.19% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAddAcc               0      0.00%     44.19% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAlu                  0      0.00%     44.19% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCmp                  0      0.00%     44.19% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCvt                  0      0.00%     44.19% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMisc                 0      0.00%     44.19% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMult                 0      0.00%     44.19% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMultAcc              0      0.00%     44.19% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShift                0      0.00%     44.19% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShiftAcc             0      0.00%     44.19% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdSqrt                 0      0.00%     44.19% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAdd             0      0.00%     44.19% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAlu             0      0.00%     44.19% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCmp             0      0.00%     44.19% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCvt             0      0.00%     44.19% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatDiv             0      0.00%     44.19% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMisc            0      0.00%     44.19% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMult            0      0.00%     44.19% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     44.19% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatSqrt            0      0.00%     44.19% # Type of FU issued
system.cpu15.iq.FU_type_0::MemRead            1316658     55.41%     99.60% # Type of FU issued
system.cpu15.iq.FU_type_0::MemWrite              9447      0.40%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::total              2376013                       # Type of FU issued
system.cpu15.iq.rate                         0.953464                       # Inst issue rate
system.cpu15.iq.fu_busy_cnt                         1                       # FU busy when requested
system.cpu15.iq.fu_busy_rate                 0.000000                       # FU busy rate (busy events/executed inst)
system.cpu15.iq.int_inst_queue_reads          7242767                       # Number of integer instruction queue reads
system.cpu15.iq.int_inst_queue_writes         1428035                       # Number of integer instruction queue writes
system.cpu15.iq.int_inst_queue_wakeup_accesses      1376087                       # Number of integer instruction queue wakeup accesses
system.cpu15.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu15.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu15.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu15.iq.int_alu_accesses              2376014                       # Number of integer alu accesses
system.cpu15.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu15.iew.lsq.thread0.forwLoads             18                       # Number of loads that had data forwarded from stores
system.cpu15.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu15.iew.lsq.thread0.squashedLoads         3853                       # Number of loads squashed
system.cpu15.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu15.iew.lsq.thread0.memOrderViolation           14                       # Number of memory ordering violations
system.cpu15.iew.lsq.thread0.squashedStores          425                       # Number of stores squashed
system.cpu15.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu15.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu15.iew.lsq.thread0.rescheduledLoads          442                       # Number of loads that were rescheduled
system.cpu15.iew.lsq.thread0.cacheBlocked       999310                       # Number of times an access to memory failed due to the cache being blocked
system.cpu15.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu15.iew.iewSquashCycles                 1450                       # Number of cycles IEW is squashing
system.cpu15.iew.iewBlockCycles               1091566                       # Number of cycles IEW is blocking
system.cpu15.iew.iewUnblockCycles               65793                       # Number of cycles IEW is unblocking
system.cpu15.iew.iewDispatchedInsts           1398226                       # Number of instructions dispatched to IQ
system.cpu15.iew.iewDispSquashedInsts              46                       # Number of squashed instructions skipped by dispatch
system.cpu15.iew.iewDispLoadInsts              320082                       # Number of dispatched load instructions
system.cpu15.iew.iewDispStoreInsts               9722                       # Number of dispatched store instructions
system.cpu15.iew.iewDispNonSpecInsts              452                       # Number of dispatched non-speculative instructions
system.cpu15.iew.iewIQFullEvents                 2251                       # Number of times the IQ has become full, causing a stall
system.cpu15.iew.iewLSQFullEvents                 194                       # Number of times the LSQ has become full, causing a stall
system.cpu15.iew.memOrderViolationEvents           14                       # Number of memory order violations
system.cpu15.iew.predictedTakenIncorrect          951                       # Number of branches that were predicted taken incorrectly
system.cpu15.iew.predictedNotTakenIncorrect           72                       # Number of branches that were predicted not taken incorrectly
system.cpu15.iew.branchMispredicts               1023                       # Number of branch mispredicts detected at execute
system.cpu15.iew.iewExecutedInsts             2375533                       # Number of executed instructions
system.cpu15.iew.iewExecLoadInsts             1316260                       # Number of load instructions executed
system.cpu15.iew.iewExecSquashedInsts             476                       # Number of squashed instructions skipped in execute
system.cpu15.iew.exec_swp                           0                       # number of swp insts executed
system.cpu15.iew.exec_nop                           3                       # number of nop insts executed
system.cpu15.iew.exec_refs                    1325674                       # number of memory reference insts executed
system.cpu15.iew.exec_branches                 157727                       # Number of branches executed
system.cpu15.iew.exec_stores                     9414                       # Number of stores executed
system.cpu15.iew.exec_rate                   0.953272                       # Inst execution rate
system.cpu15.iew.wb_sent                      1376538                       # cumulative count of insts sent to commit
system.cpu15.iew.wb_count                     1376087                       # cumulative count of insts written-back
system.cpu15.iew.wb_producers                  954205                       # num instructions producing a value
system.cpu15.iew.wb_consumers                 1513656                       # num instructions consuming a value
system.cpu15.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu15.iew.wb_rate                     0.552206                       # insts written-back per cycle
system.cpu15.iew.wb_fanout                   0.630398                       # average fanout of values written-back
system.cpu15.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu15.commit.commitSquashedInsts         29736                       # The number of squashed insts skipped by commit
system.cpu15.commit.commitNonSpecStalls           880                       # The number of times commit has been forced to stall to communicate backwards
system.cpu15.commit.branchMispredicts            1017                       # The number of times a branch was mispredicted
system.cpu15.commit.committed_per_cycle::samples      2483804                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::mean     0.550939                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::stdev     1.362097                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::0      1927948     77.62%     77.62% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::1       239369      9.64%     87.26% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::2       132895      5.35%     92.61% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::3        71141      2.86%     95.47% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::4         1525      0.06%     95.53% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::5        80059      3.22%     98.76% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::6          940      0.04%     98.80% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::7         1608      0.06%     98.86% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::8        28319      1.14%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::total      2483804                       # Number of insts commited each cycle
system.cpu15.commit.committedInsts            1355495                       # Number of instructions committed
system.cpu15.commit.committedOps              1368425                       # Number of ops (including micro ops) committed
system.cpu15.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu15.commit.refs                       325526                       # Number of memory references committed
system.cpu15.commit.loads                      316229                       # Number of loads committed
system.cpu15.commit.membars                       435                       # Number of memory barriers committed
system.cpu15.commit.branches                   156316                       # Number of branches committed
system.cpu15.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu15.commit.int_insts                 1214252                       # Number of committed integer instructions.
system.cpu15.commit.function_calls               1289                       # Number of function calls committed.
system.cpu15.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu15.commit.op_class_0::IntAlu         846288     61.84%     61.84% # Class of committed instruction
system.cpu15.commit.op_class_0::IntMult        196611     14.37%     76.21% # Class of committed instruction
system.cpu15.commit.op_class_0::IntDiv              0      0.00%     76.21% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatAdd            0      0.00%     76.21% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCmp            0      0.00%     76.21% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCvt            0      0.00%     76.21% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatMult            0      0.00%     76.21% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatDiv            0      0.00%     76.21% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatSqrt            0      0.00%     76.21% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAdd             0      0.00%     76.21% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAddAcc            0      0.00%     76.21% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAlu             0      0.00%     76.21% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCmp             0      0.00%     76.21% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCvt             0      0.00%     76.21% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMisc            0      0.00%     76.21% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMult            0      0.00%     76.21% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMultAcc            0      0.00%     76.21% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShift            0      0.00%     76.21% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShiftAcc            0      0.00%     76.21% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdSqrt            0      0.00%     76.21% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAdd            0      0.00%     76.21% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAlu            0      0.00%     76.21% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCmp            0      0.00%     76.21% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCvt            0      0.00%     76.21% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatDiv            0      0.00%     76.21% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMisc            0      0.00%     76.21% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMult            0      0.00%     76.21% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.21% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.21% # Class of committed instruction
system.cpu15.commit.op_class_0::MemRead        316229     23.11%     99.32% # Class of committed instruction
system.cpu15.commit.op_class_0::MemWrite         9297      0.68%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::total         1368425                       # Class of committed instruction
system.cpu15.commit.bw_lim_events               28319                       # number cycles where commit BW limit reached
system.cpu15.rob.rob_reads                    3848121                       # The number of ROB reads
system.cpu15.rob.rob_writes                   2801038                       # The number of ROB writes
system.cpu15.timesIdled                            24                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu15.idleCycles                          3531                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu15.quiesceCycles                     409781                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu15.committedInsts                   1355495                       # Number of Instructions Simulated
system.cpu15.committedOps                     1368425                       # Number of Ops (including micro ops) Simulated
system.cpu15.cpi                             1.838427                       # CPI: Cycles Per Instruction
system.cpu15.cpi_total                       1.838427                       # CPI: Total CPI of All Threads
system.cpu15.ipc                             0.543943                       # IPC: Instructions Per Cycle
system.cpu15.ipc_total                       0.543943                       # IPC: Total IPC of All Threads
system.cpu15.int_regfile_reads                3367231                       # number of integer regfile reads
system.cpu15.int_regfile_writes               1080926                       # number of integer regfile writes
system.cpu15.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu15.cc_regfile_reads                 8078418                       # number of cc regfile reads
system.cpu15.cc_regfile_writes                 927961                       # number of cc regfile writes
system.cpu15.misc_regfile_reads                350608                       # number of misc regfile reads
system.cpu15.misc_regfile_writes                   83                       # number of misc regfile writes
system.cpu15.dcache.tags.replacements           65713                       # number of replacements
system.cpu15.dcache.tags.tagsinuse         782.966346                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs            191353                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs           66735                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs            2.867356                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle       486476000                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::cpu15.data   782.966346                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::cpu15.data     0.764616                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.764616                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024         1022                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::1          258                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::2          761                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses          720005                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses         720005                       # Number of data accesses
system.cpu15.dcache.ReadReq_hits::cpu15.data       183118                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total        183118                       # number of ReadReq hits
system.cpu15.dcache.WriteReq_hits::cpu15.data         8228                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total         8228                       # number of WriteReq hits
system.cpu15.dcache.SoftPFReq_hits::cpu15.data            2                       # number of SoftPFReq hits
system.cpu15.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu15.dcache.demand_hits::cpu15.data       191346                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total         191346                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::cpu15.data       191348                       # number of overall hits
system.cpu15.dcache.overall_hits::total        191348                       # number of overall hits
system.cpu15.dcache.ReadReq_misses::cpu15.data       134195                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total       134195                       # number of ReadReq misses
system.cpu15.dcache.WriteReq_misses::cpu15.data         1046                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total         1046                       # number of WriteReq misses
system.cpu15.dcache.SoftPFReq_misses::cpu15.data            3                       # number of SoftPFReq misses
system.cpu15.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu15.dcache.LoadLockedReq_misses::cpu15.data           21                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total           21                       # number of LoadLockedReq misses
system.cpu15.dcache.StoreCondReq_misses::cpu15.data            7                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total            7                       # number of StoreCondReq misses
system.cpu15.dcache.demand_misses::cpu15.data       135241                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total       135241                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::cpu15.data       135244                       # number of overall misses
system.cpu15.dcache.overall_misses::total       135244                       # number of overall misses
system.cpu15.dcache.ReadReq_miss_latency::cpu15.data   8335932691                       # number of ReadReq miss cycles
system.cpu15.dcache.ReadReq_miss_latency::total   8335932691                       # number of ReadReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::cpu15.data    100119364                       # number of WriteReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::total    100119364                       # number of WriteReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::cpu15.data       311439                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::total       311439                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::cpu15.data        24500                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::total        24500                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondFailReq_miss_latency::cpu15.data        57500                       # number of StoreCondFailReq miss cycles
system.cpu15.dcache.StoreCondFailReq_miss_latency::total        57500                       # number of StoreCondFailReq miss cycles
system.cpu15.dcache.demand_miss_latency::cpu15.data   8436052055                       # number of demand (read+write) miss cycles
system.cpu15.dcache.demand_miss_latency::total   8436052055                       # number of demand (read+write) miss cycles
system.cpu15.dcache.overall_miss_latency::cpu15.data   8436052055                       # number of overall miss cycles
system.cpu15.dcache.overall_miss_latency::total   8436052055                       # number of overall miss cycles
system.cpu15.dcache.ReadReq_accesses::cpu15.data       317313                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total       317313                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::cpu15.data         9274                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total         9274                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.SoftPFReq_accesses::cpu15.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu15.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::cpu15.data           21                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total           21                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::cpu15.data            7                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total            7                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.demand_accesses::cpu15.data       326587                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total       326587                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::cpu15.data       326592                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total       326592                       # number of overall (read+write) accesses
system.cpu15.dcache.ReadReq_miss_rate::cpu15.data     0.422911                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.422911                       # miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_miss_rate::cpu15.data     0.112788                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.112788                       # miss rate for WriteReq accesses
system.cpu15.dcache.SoftPFReq_miss_rate::cpu15.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu15.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::cpu15.data            1                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::cpu15.data            1                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_miss_rate::cpu15.data     0.414104                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.414104                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::cpu15.data     0.414107                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.414107                       # miss rate for overall accesses
system.cpu15.dcache.ReadReq_avg_miss_latency::cpu15.data 62118.057238                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_miss_latency::total 62118.057238                       # average ReadReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::cpu15.data 95716.409178                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::total 95716.409178                       # average WriteReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::cpu15.data 14830.428571                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::total 14830.428571                       # average LoadLockedReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::cpu15.data         3500                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::total         3500                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondFailReq_avg_miss_latency::cpu15.data          inf                       # average StoreCondFailReq miss latency
system.cpu15.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu15.dcache.demand_avg_miss_latency::cpu15.data 62377.918346                       # average overall miss latency
system.cpu15.dcache.demand_avg_miss_latency::total 62377.918346                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::cpu15.data 62376.534671                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::total 62376.534671                       # average overall miss latency
system.cpu15.dcache.blocked_cycles::no_mshrs      2200676                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets          395                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs           66584                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             2                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs    33.051123                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets   197.500000                       # average number of cycles each access was blocked
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.writebacks::writebacks         1995                       # number of writebacks
system.cpu15.dcache.writebacks::total            1995                       # number of writebacks
system.cpu15.dcache.ReadReq_mshr_hits::cpu15.data        67975                       # number of ReadReq MSHR hits
system.cpu15.dcache.ReadReq_mshr_hits::total        67975                       # number of ReadReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::cpu15.data          527                       # number of WriteReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::total          527                       # number of WriteReq MSHR hits
system.cpu15.dcache.demand_mshr_hits::cpu15.data        68502                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.demand_mshr_hits::total        68502                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.overall_mshr_hits::cpu15.data        68502                       # number of overall MSHR hits
system.cpu15.dcache.overall_mshr_hits::total        68502                       # number of overall MSHR hits
system.cpu15.dcache.ReadReq_mshr_misses::cpu15.data        66220                       # number of ReadReq MSHR misses
system.cpu15.dcache.ReadReq_mshr_misses::total        66220                       # number of ReadReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::cpu15.data          519                       # number of WriteReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::total          519                       # number of WriteReq MSHR misses
system.cpu15.dcache.SoftPFReq_mshr_misses::cpu15.data            2                       # number of SoftPFReq MSHR misses
system.cpu15.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::cpu15.data           21                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::total           21                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::cpu15.data            7                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::total            7                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.demand_mshr_misses::cpu15.data        66739                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.demand_mshr_misses::total        66739                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.overall_mshr_misses::cpu15.data        66741                       # number of overall MSHR misses
system.cpu15.dcache.overall_mshr_misses::total        66741                       # number of overall MSHR misses
system.cpu15.dcache.ReadReq_mshr_miss_latency::cpu15.data   4587375300                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_latency::total   4587375300                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::cpu15.data     52129114                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::total     52129114                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.SoftPFReq_mshr_miss_latency::cpu15.data         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu15.dcache.SoftPFReq_mshr_miss_latency::total         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::cpu15.data       264061                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::total       264061                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::cpu15.data        20000                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::total        20000                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondFailReq_mshr_miss_latency::cpu15.data        51500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu15.dcache.StoreCondFailReq_mshr_miss_latency::total        51500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::cpu15.data   4639504414                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::total   4639504414                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::cpu15.data   4639509414                       # number of overall MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::total   4639509414                       # number of overall MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_rate::cpu15.data     0.208690                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_miss_rate::total     0.208690                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::cpu15.data     0.055963                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::total     0.055963                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.SoftPFReq_mshr_miss_rate::cpu15.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu15.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::cpu15.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::cpu15.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_mshr_miss_rate::cpu15.data     0.204353                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_miss_rate::total     0.204353                       # mshr miss rate for demand accesses
system.cpu15.dcache.overall_mshr_miss_rate::cpu15.data     0.204356                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_miss_rate::total     0.204356                       # mshr miss rate for overall accesses
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::cpu15.data 69274.770462                       # average ReadReq mshr miss latency
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::total 69274.770462                       # average ReadReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::cpu15.data 100441.452794                       # average WriteReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::total 100441.452794                       # average WriteReq mshr miss latency
system.cpu15.dcache.SoftPFReq_avg_mshr_miss_latency::cpu15.data         2500                       # average SoftPFReq mshr miss latency
system.cpu15.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu15.data 12574.333333                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12574.333333                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::cpu15.data  2857.142857                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::total  2857.142857                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu15.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu15.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::cpu15.data 69517.140113                       # average overall mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::total 69517.140113                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::cpu15.data 69515.131838                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::total 69515.131838                       # average overall mshr miss latency
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.tags.replacements               0                       # number of replacements
system.cpu15.icache.tags.tagsinuse          43.929609                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs            143558                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs              56                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs         2563.535714                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::cpu15.inst    43.929609                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::cpu15.inst     0.085800                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total     0.085800                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024           56                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::3           51                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024     0.109375                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses          287306                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses         287306                       # Number of data accesses
system.cpu15.icache.ReadReq_hits::cpu15.inst       143558                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total        143558                       # number of ReadReq hits
system.cpu15.icache.demand_hits::cpu15.inst       143558                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total         143558                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::cpu15.inst       143558                       # number of overall hits
system.cpu15.icache.overall_hits::total        143558                       # number of overall hits
system.cpu15.icache.ReadReq_misses::cpu15.inst           67                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total           67                       # number of ReadReq misses
system.cpu15.icache.demand_misses::cpu15.inst           67                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total           67                       # number of demand (read+write) misses
system.cpu15.icache.overall_misses::cpu15.inst           67                       # number of overall misses
system.cpu15.icache.overall_misses::total           67                       # number of overall misses
system.cpu15.icache.ReadReq_miss_latency::cpu15.inst      4404973                       # number of ReadReq miss cycles
system.cpu15.icache.ReadReq_miss_latency::total      4404973                       # number of ReadReq miss cycles
system.cpu15.icache.demand_miss_latency::cpu15.inst      4404973                       # number of demand (read+write) miss cycles
system.cpu15.icache.demand_miss_latency::total      4404973                       # number of demand (read+write) miss cycles
system.cpu15.icache.overall_miss_latency::cpu15.inst      4404973                       # number of overall miss cycles
system.cpu15.icache.overall_miss_latency::total      4404973                       # number of overall miss cycles
system.cpu15.icache.ReadReq_accesses::cpu15.inst       143625                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total       143625                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.demand_accesses::cpu15.inst       143625                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total       143625                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::cpu15.inst       143625                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total       143625                       # number of overall (read+write) accesses
system.cpu15.icache.ReadReq_miss_rate::cpu15.inst     0.000466                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_miss_rate::total     0.000466                       # miss rate for ReadReq accesses
system.cpu15.icache.demand_miss_rate::cpu15.inst     0.000466                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     0.000466                       # miss rate for demand accesses
system.cpu15.icache.overall_miss_rate::cpu15.inst     0.000466                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     0.000466                       # miss rate for overall accesses
system.cpu15.icache.ReadReq_avg_miss_latency::cpu15.inst 65745.865672                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_miss_latency::total 65745.865672                       # average ReadReq miss latency
system.cpu15.icache.demand_avg_miss_latency::cpu15.inst 65745.865672                       # average overall miss latency
system.cpu15.icache.demand_avg_miss_latency::total 65745.865672                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::cpu15.inst 65745.865672                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::total 65745.865672                       # average overall miss latency
system.cpu15.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.ReadReq_mshr_hits::cpu15.inst           11                       # number of ReadReq MSHR hits
system.cpu15.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu15.icache.demand_mshr_hits::cpu15.inst           11                       # number of demand (read+write) MSHR hits
system.cpu15.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu15.icache.overall_mshr_hits::cpu15.inst           11                       # number of overall MSHR hits
system.cpu15.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu15.icache.ReadReq_mshr_misses::cpu15.inst           56                       # number of ReadReq MSHR misses
system.cpu15.icache.ReadReq_mshr_misses::total           56                       # number of ReadReq MSHR misses
system.cpu15.icache.demand_mshr_misses::cpu15.inst           56                       # number of demand (read+write) MSHR misses
system.cpu15.icache.demand_mshr_misses::total           56                       # number of demand (read+write) MSHR misses
system.cpu15.icache.overall_mshr_misses::cpu15.inst           56                       # number of overall MSHR misses
system.cpu15.icache.overall_mshr_misses::total           56                       # number of overall MSHR misses
system.cpu15.icache.ReadReq_mshr_miss_latency::cpu15.inst      3565523                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_latency::total      3565523                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::cpu15.inst      3565523                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::total      3565523                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::cpu15.inst      3565523                       # number of overall MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::total      3565523                       # number of overall MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_rate::cpu15.inst     0.000390                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_miss_rate::total     0.000390                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.demand_mshr_miss_rate::cpu15.inst     0.000390                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_miss_rate::total     0.000390                       # mshr miss rate for demand accesses
system.cpu15.icache.overall_mshr_miss_rate::cpu15.inst     0.000390                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_miss_rate::total     0.000390                       # mshr miss rate for overall accesses
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::cpu15.inst 63670.053571                       # average ReadReq mshr miss latency
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::total 63670.053571                       # average ReadReq mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::cpu15.inst 63670.053571                       # average overall mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::total 63670.053571                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::cpu15.inst 63670.053571                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::total 63670.053571                       # average overall mshr miss latency
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu16.branchPred.lookups                172518                       # Number of BP lookups
system.cpu16.branchPred.condPredicted          168437                       # Number of conditional branches predicted
system.cpu16.branchPred.condIncorrect            1044                       # Number of conditional branches incorrect
system.cpu16.branchPred.BTBLookups             124913                       # Number of BTB lookups
system.cpu16.branchPred.BTBHits                121397                       # Number of BTB hits
system.cpu16.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu16.branchPred.BTBHitPct           97.185241                       # BTB Hit Percentage
system.cpu16.branchPred.usedRAS                  2177                       # Number of times the RAS was used to get a target.
system.cpu16.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu16.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu16.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu16.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu16.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu16.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu16.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu16.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu16.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu16.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu16.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu16.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu16.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu16.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu16.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu16.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu16.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu16.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu16.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu16.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu16.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu16.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu16.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu16.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu16.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.inst_hits                          0                       # ITB inst hits
system.cpu16.dtb.inst_misses                        0                       # ITB inst misses
system.cpu16.dtb.read_hits                          0                       # DTB read hits
system.cpu16.dtb.read_misses                        0                       # DTB read misses
system.cpu16.dtb.write_hits                         0                       # DTB write hits
system.cpu16.dtb.write_misses                       0                       # DTB write misses
system.cpu16.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu16.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu16.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu16.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu16.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu16.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu16.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu16.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu16.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu16.dtb.read_accesses                      0                       # DTB read accesses
system.cpu16.dtb.write_accesses                     0                       # DTB write accesses
system.cpu16.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu16.dtb.hits                               0                       # DTB hits
system.cpu16.dtb.misses                             0                       # DTB misses
system.cpu16.dtb.accesses                           0                       # DTB accesses
system.cpu16.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu16.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu16.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu16.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu16.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu16.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu16.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu16.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu16.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu16.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu16.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu16.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu16.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu16.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu16.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu16.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu16.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu16.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu16.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu16.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu16.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu16.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu16.itb.walker.walks                       0                       # Table walker walks requested
system.cpu16.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.inst_hits                          0                       # ITB inst hits
system.cpu16.itb.inst_misses                        0                       # ITB inst misses
system.cpu16.itb.read_hits                          0                       # DTB read hits
system.cpu16.itb.read_misses                        0                       # DTB read misses
system.cpu16.itb.write_hits                         0                       # DTB write hits
system.cpu16.itb.write_misses                       0                       # DTB write misses
system.cpu16.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu16.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu16.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu16.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu16.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu16.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu16.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu16.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu16.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu16.itb.read_accesses                      0                       # DTB read accesses
system.cpu16.itb.write_accesses                     0                       # DTB write accesses
system.cpu16.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu16.itb.hits                               0                       # DTB hits
system.cpu16.itb.misses                             0                       # DTB misses
system.cpu16.itb.accesses                           0                       # DTB accesses
system.cpu16.numCycles                        2491345                       # number of cpu cycles simulated
system.cpu16.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu16.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu16.fetch.icacheStallCycles           145411                       # Number of cycles fetch is stalled on an Icache miss
system.cpu16.fetch.Insts                      1444193                       # Number of instructions fetch has processed
system.cpu16.fetch.Branches                    172518                       # Number of branches that fetch encountered
system.cpu16.fetch.predictedBranches           123574                       # Number of branches that fetch has predicted taken
system.cpu16.fetch.Cycles                     2341502                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu16.fetch.SquashCycles                  2949                       # Number of cycles fetch has spent squashing
system.cpu16.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu16.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu16.fetch.CacheLines                  143588                       # Number of cache lines fetched
system.cpu16.fetch.IcacheSquashes                  62                       # Number of outstanding Icache misses that were squashed
system.cpu16.fetch.rateDist::samples          2488394                       # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::mean            0.587921                       # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::stdev           1.873069                       # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::0                2223790     89.37%     89.37% # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::1                  26136      1.05%     90.42% # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::2                  19448      0.78%     91.20% # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::3                  19256      0.77%     91.97% # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::4                  19431      0.78%     92.75% # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::5                  18531      0.74%     93.50% # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::6                  26430      1.06%     94.56% # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::7                  71755      2.88%     97.44% # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::8                  63617      2.56%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::total            2488394                       # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.branchRate                0.069247                       # Number of branch fetches per cycle
system.cpu16.fetch.rate                      0.579684                       # Number of inst fetches per cycle
system.cpu16.decode.IdleCycles                  70274                       # Number of cycles decode is idle
system.cpu16.decode.BlockedCycles             2236869                       # Number of cycles decode is blocked
system.cpu16.decode.RunCycles                   26783                       # Number of cycles decode is running
system.cpu16.decode.UnblockCycles              153023                       # Number of cycles decode is unblocking
system.cpu16.decode.SquashCycles                 1445                       # Number of cycles decode is squashing
system.cpu16.decode.BranchResolved               1824                       # Number of times decode resolved a branch
system.cpu16.decode.BranchMispred                  29                       # Number of times decode detected a branch misprediction
system.cpu16.decode.DecodedInsts              1407954                       # Number of instructions handled by decode
system.cpu16.decode.SquashedInsts                 121                       # Number of squashed instructions handled by decode
system.cpu16.rename.SquashCycles                 1445                       # Number of cycles rename is squashing
system.cpu16.rename.IdleCycles                  96191                       # Number of cycles rename is idle
system.cpu16.rename.BlockCycles               1607759                       # Number of cycles rename is blocking
system.cpu16.rename.serializeStallCycles        18188                       # count of cycles rename stalled for serializing inst
system.cpu16.rename.RunCycles                  121634                       # Number of cycles rename is running
system.cpu16.rename.UnblockCycles              643177                       # Number of cycles rename is unblocking
system.cpu16.rename.RenamedInsts              1399689                       # Number of instructions processed by rename
system.cpu16.rename.ROBFullEvents                   7                       # Number of times rename has blocked due to ROB full
system.cpu16.rename.IQFullEvents               604581                       # Number of times rename has blocked due to IQ full
system.cpu16.rename.LQFullEvents                 2738                       # Number of times rename has blocked due to LQ full
system.cpu16.rename.RenamedOperands           2049147                       # Number of destination operands rename has renamed
system.cpu16.rename.RenameLookups             6871767                       # Number of register rename lookups that rename has made
system.cpu16.rename.int_rename_lookups        2200408                       # Number of integer rename lookups
system.cpu16.rename.CommittedMaps             1989058                       # Number of HB maps that are committed
system.cpu16.rename.UndoneMaps                  60089                       # Number of HB maps that are undone due to squashing
system.cpu16.rename.serializingInsts              472                       # count of serializing insts renamed
system.cpu16.rename.tempSerializingInsts          473                       # count of temporary serializing insts renamed
system.cpu16.rename.skidInsts                  912830                       # count of insts added to the skid buffer
system.cpu16.memDep0.insertedLoads             319696                       # Number of loads inserted to the mem dependence unit.
system.cpu16.memDep0.insertedStores              9690                       # Number of stores inserted to the mem dependence unit.
system.cpu16.memDep0.conflictingLoads            4981                       # Number of conflicting loads.
system.cpu16.memDep0.conflictingStores           5140                       # Number of conflicting stores.
system.cpu16.iq.iqInstsAdded                  1394507                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu16.iq.iqNonSpecInstsAdded               903                       # Number of non-speculative instructions added to the IQ
system.cpu16.iq.iqInstsIssued                 2373335                       # Number of instructions issued
system.cpu16.iq.iqSquashedInstsIssued            2286                       # Number of squashed instructions issued
system.cpu16.iq.iqSquashedInstsExamined         29624                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu16.iq.iqSquashedOperandsExamined       104079                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu16.iq.iqSquashedNonSpecRemoved           21                       # Number of squashed non-spec instructions that were removed
system.cpu16.iq.issued_per_cycle::samples      2488394                       # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::mean       0.953762                       # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::stdev      1.437346                       # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::0           1465481     58.89%     58.89% # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::1            468709     18.84%     77.73% # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::2            126941      5.10%     82.83% # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::3             58308      2.34%     85.17% # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::4            368955     14.83%    100.00% # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::total       2488394                       # Number of insts issued each cycle
system.cpu16.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu16.iq.fu_full::IntAlu                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu16.iq.fu_full::IntMult                    2    100.00%    100.00% # attempts to use FU when none available
system.cpu16.iq.fu_full::IntDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu16.iq.fu_full::FloatAdd                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu16.iq.fu_full::FloatCmp                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu16.iq.fu_full::FloatCvt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu16.iq.fu_full::FloatMult                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu16.iq.fu_full::FloatDiv                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu16.iq.fu_full::FloatSqrt                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdAddAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdAlu                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdMisc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdMultAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdShift                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdShiftAcc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdFloatAdd               0      0.00%    100.00% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdFloatAlu               0      0.00%    100.00% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdFloatCmp               0      0.00%    100.00% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdFloatCvt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdFloatDiv               0      0.00%    100.00% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdFloatMisc              0      0.00%    100.00% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdFloatMult              0      0.00%    100.00% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdFloatSqrt              0      0.00%    100.00% # attempts to use FU when none available
system.cpu16.iq.fu_full::MemRead                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu16.iq.fu_full::MemWrite                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu16.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu16.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu16.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu16.iq.FU_type_0::IntAlu              851027     35.86%     35.86% # Type of FU issued
system.cpu16.iq.FU_type_0::IntMult             196612      8.28%     44.14% # Type of FU issued
system.cpu16.iq.FU_type_0::IntDiv                   0      0.00%     44.14% # Type of FU issued
system.cpu16.iq.FU_type_0::FloatAdd                 0      0.00%     44.14% # Type of FU issued
system.cpu16.iq.FU_type_0::FloatCmp                 0      0.00%     44.14% # Type of FU issued
system.cpu16.iq.FU_type_0::FloatCvt                 0      0.00%     44.14% # Type of FU issued
system.cpu16.iq.FU_type_0::FloatMult                0      0.00%     44.14% # Type of FU issued
system.cpu16.iq.FU_type_0::FloatDiv                 0      0.00%     44.14% # Type of FU issued
system.cpu16.iq.FU_type_0::FloatSqrt                0      0.00%     44.14% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdAdd                  0      0.00%     44.14% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdAddAcc               0      0.00%     44.14% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdAlu                  0      0.00%     44.14% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdCmp                  0      0.00%     44.14% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdCvt                  0      0.00%     44.14% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdMisc                 0      0.00%     44.14% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdMult                 0      0.00%     44.14% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdMultAcc              0      0.00%     44.14% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdShift                0      0.00%     44.14% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdShiftAcc             0      0.00%     44.14% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdSqrt                 0      0.00%     44.14% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdFloatAdd             0      0.00%     44.14% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdFloatAlu             0      0.00%     44.14% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdFloatCmp             0      0.00%     44.14% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdFloatCvt             0      0.00%     44.14% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdFloatDiv             0      0.00%     44.14% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdFloatMisc            0      0.00%     44.14% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdFloatMult            0      0.00%     44.14% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     44.14% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdFloatSqrt            0      0.00%     44.14% # Type of FU issued
system.cpu16.iq.FU_type_0::MemRead            1316284     55.46%     99.60% # Type of FU issued
system.cpu16.iq.FU_type_0::MemWrite              9412      0.40%    100.00% # Type of FU issued
system.cpu16.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu16.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu16.iq.FU_type_0::total              2373335                       # Type of FU issued
system.cpu16.iq.rate                         0.952632                       # Inst issue rate
system.cpu16.iq.fu_busy_cnt                         2                       # FU busy when requested
system.cpu16.iq.fu_busy_rate                 0.000001                       # FU busy rate (busy events/executed inst)
system.cpu16.iq.int_inst_queue_reads          7237348                       # Number of integer instruction queue reads
system.cpu16.iq.int_inst_queue_writes         1425046                       # Number of integer instruction queue writes
system.cpu16.iq.int_inst_queue_wakeup_accesses      1373423                       # Number of integer instruction queue wakeup accesses
system.cpu16.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu16.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu16.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu16.iq.int_alu_accesses              2373337                       # Number of integer alu accesses
system.cpu16.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu16.iew.lsq.thread0.forwLoads             18                       # Number of loads that had data forwarded from stores
system.cpu16.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu16.iew.lsq.thread0.squashedLoads         3827                       # Number of loads squashed
system.cpu16.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu16.iew.lsq.thread0.memOrderViolation           12                       # Number of memory ordering violations
system.cpu16.iew.lsq.thread0.squashedStores          435                       # Number of stores squashed
system.cpu16.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu16.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu16.iew.lsq.thread0.rescheduledLoads          437                       # Number of loads that were rescheduled
system.cpu16.iew.lsq.thread0.cacheBlocked       999300                       # Number of times an access to memory failed due to the cache being blocked
system.cpu16.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu16.iew.iewSquashCycles                 1445                       # Number of cycles IEW is squashing
system.cpu16.iew.iewBlockCycles               1094048                       # Number of cycles IEW is blocking
system.cpu16.iew.iewUnblockCycles               65937                       # Number of cycles IEW is unblocking
system.cpu16.iew.iewDispatchedInsts           1395413                       # Number of instructions dispatched to IQ
system.cpu16.iew.iewDispSquashedInsts              47                       # Number of squashed instructions skipped by dispatch
system.cpu16.iew.iewDispLoadInsts              319696                       # Number of dispatched load instructions
system.cpu16.iew.iewDispStoreInsts               9690                       # Number of dispatched store instructions
system.cpu16.iew.iewDispNonSpecInsts              458                       # Number of dispatched non-speculative instructions
system.cpu16.iew.iewIQFullEvents                 2263                       # Number of times the IQ has become full, causing a stall
system.cpu16.iew.iewLSQFullEvents                 287                       # Number of times the LSQ has become full, causing a stall
system.cpu16.iew.memOrderViolationEvents           12                       # Number of memory order violations
system.cpu16.iew.predictedTakenIncorrect          949                       # Number of branches that were predicted taken incorrectly
system.cpu16.iew.predictedNotTakenIncorrect           72                       # Number of branches that were predicted not taken incorrectly
system.cpu16.iew.branchMispredicts               1021                       # Number of branch mispredicts detected at execute
system.cpu16.iew.iewExecutedInsts             2372861                       # Number of executed instructions
system.cpu16.iew.iewExecLoadInsts             1315890                       # Number of load instructions executed
system.cpu16.iew.iewExecSquashedInsts             470                       # Number of squashed instructions skipped in execute
system.cpu16.iew.exec_swp                           0                       # number of swp insts executed
system.cpu16.iew.exec_nop                           3                       # number of nop insts executed
system.cpu16.iew.exec_refs                    1325268                       # number of memory reference insts executed
system.cpu16.iew.exec_branches                 157088                       # Number of branches executed
system.cpu16.iew.exec_stores                     9378                       # Number of stores executed
system.cpu16.iew.exec_rate                   0.952442                       # Inst execution rate
system.cpu16.iew.wb_sent                      1373870                       # cumulative count of insts sent to commit
system.cpu16.iew.wb_count                     1373423                       # cumulative count of insts written-back
system.cpu16.iew.wb_producers                  952308                       # num instructions producing a value
system.cpu16.iew.wb_consumers                 1509759                       # num instructions consuming a value
system.cpu16.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu16.iew.wb_rate                     0.551278                       # insts written-back per cycle
system.cpu16.iew.wb_fanout                   0.630768                       # average fanout of values written-back
system.cpu16.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu16.commit.commitSquashedInsts         29599                       # The number of squashed insts skipped by commit
system.cpu16.commit.commitNonSpecStalls           882                       # The number of times commit has been forced to stall to communicate backwards
system.cpu16.commit.branchMispredicts            1015                       # The number of times a branch was mispredicted
system.cpu16.commit.committed_per_cycle::samples      2483769                       # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::mean     0.549884                       # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::stdev     1.360736                       # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::0      1928538     77.65%     77.65% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::1       239378      9.64%     87.28% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::2       132886      5.35%     92.63% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::3        70847      2.85%     95.49% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::4         1515      0.06%     95.55% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::5        79783      3.21%     98.76% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::6          923      0.04%     98.80% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::7         1610      0.06%     98.86% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::8        28289      1.14%    100.00% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::total      2483769                       # Number of insts commited each cycle
system.cpu16.commit.committedInsts            1352935                       # Number of instructions committed
system.cpu16.commit.committedOps              1365786                       # Number of ops (including micro ops) committed
system.cpu16.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu16.commit.refs                       325124                       # Number of memory references committed
system.cpu16.commit.loads                      315869                       # Number of loads committed
system.cpu16.commit.membars                       432                       # Number of memory barriers committed
system.cpu16.commit.branches                   155685                       # Number of branches committed
system.cpu16.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu16.commit.int_insts                 1212231                       # Number of committed integer instructions.
system.cpu16.commit.function_calls               1281                       # Number of function calls committed.
system.cpu16.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu16.commit.op_class_0::IntAlu         844051     61.80%     61.80% # Class of committed instruction
system.cpu16.commit.op_class_0::IntMult        196611     14.40%     76.20% # Class of committed instruction
system.cpu16.commit.op_class_0::IntDiv              0      0.00%     76.20% # Class of committed instruction
system.cpu16.commit.op_class_0::FloatAdd            0      0.00%     76.20% # Class of committed instruction
system.cpu16.commit.op_class_0::FloatCmp            0      0.00%     76.20% # Class of committed instruction
system.cpu16.commit.op_class_0::FloatCvt            0      0.00%     76.20% # Class of committed instruction
system.cpu16.commit.op_class_0::FloatMult            0      0.00%     76.20% # Class of committed instruction
system.cpu16.commit.op_class_0::FloatDiv            0      0.00%     76.20% # Class of committed instruction
system.cpu16.commit.op_class_0::FloatSqrt            0      0.00%     76.20% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdAdd             0      0.00%     76.20% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdAddAcc            0      0.00%     76.20% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdAlu             0      0.00%     76.20% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdCmp             0      0.00%     76.20% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdCvt             0      0.00%     76.20% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdMisc            0      0.00%     76.20% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdMult            0      0.00%     76.20% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdMultAcc            0      0.00%     76.20% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdShift            0      0.00%     76.20% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdShiftAcc            0      0.00%     76.20% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdSqrt            0      0.00%     76.20% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdFloatAdd            0      0.00%     76.20% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdFloatAlu            0      0.00%     76.20% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdFloatCmp            0      0.00%     76.20% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdFloatCvt            0      0.00%     76.20% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdFloatDiv            0      0.00%     76.20% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdFloatMisc            0      0.00%     76.20% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdFloatMult            0      0.00%     76.20% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.20% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.20% # Class of committed instruction
system.cpu16.commit.op_class_0::MemRead        315869     23.13%     99.32% # Class of committed instruction
system.cpu16.commit.op_class_0::MemWrite         9255      0.68%    100.00% # Class of committed instruction
system.cpu16.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu16.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu16.commit.op_class_0::total         1365786                       # Class of committed instruction
system.cpu16.commit.bw_lim_events               28289                       # number cycles where commit BW limit reached
system.cpu16.rob.rob_reads                    3845379                       # The number of ROB reads
system.cpu16.rob.rob_writes                   2795424                       # The number of ROB writes
system.cpu16.timesIdled                            24                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu16.idleCycles                          2951                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu16.quiesceCycles                     410415                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu16.committedInsts                   1352935                       # Number of Instructions Simulated
system.cpu16.committedOps                     1365786                       # Number of Ops (including micro ops) Simulated
system.cpu16.cpi                             1.841437                       # CPI: Cycles Per Instruction
system.cpu16.cpi_total                       1.841437                       # CPI: Total CPI of All Threads
system.cpu16.ipc                             0.543054                       # IPC: Instructions Per Cycle
system.cpu16.ipc_total                       0.543054                       # IPC: Total IPC of All Threads
system.cpu16.int_regfile_reads                3363634                       # number of integer regfile reads
system.cpu16.int_regfile_writes               1079848                       # number of integer regfile writes
system.cpu16.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu16.cc_regfile_reads                 8069331                       # number of cc regfile reads
system.cpu16.cc_regfile_writes                 924196                       # number of cc regfile writes
system.cpu16.misc_regfile_reads                350181                       # number of misc regfile reads
system.cpu16.misc_regfile_writes                  117                       # number of misc regfile writes
system.cpu16.dcache.tags.replacements           65713                       # number of replacements
system.cpu16.dcache.tags.tagsinuse         783.032922                       # Cycle average of tags in use
system.cpu16.dcache.tags.total_refs            190931                       # Total number of references to valid blocks.
system.cpu16.dcache.tags.sampled_refs           66735                       # Sample count of references to valid blocks.
system.cpu16.dcache.tags.avg_refs            2.861032                       # Average number of references to valid blocks.
system.cpu16.dcache.tags.warmup_cycle       486242500                       # Cycle when the warmup percentage was hit.
system.cpu16.dcache.tags.occ_blocks::cpu16.data   783.032922                       # Average occupied blocks per requestor
system.cpu16.dcache.tags.occ_percent::cpu16.data     0.764681                       # Average percentage of cache occupancy
system.cpu16.dcache.tags.occ_percent::total     0.764681                       # Average percentage of cache occupancy
system.cpu16.dcache.tags.occ_task_id_blocks::1024         1022                       # Occupied blocks per task id
system.cpu16.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu16.dcache.tags.age_task_id_blocks_1024::1          258                       # Occupied blocks per task id
system.cpu16.dcache.tags.age_task_id_blocks_1024::2          761                       # Occupied blocks per task id
system.cpu16.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu16.dcache.tags.tag_accesses          719199                       # Number of tag accesses
system.cpu16.dcache.tags.data_accesses         719199                       # Number of data accesses
system.cpu16.dcache.ReadReq_hits::cpu16.data       182748                       # number of ReadReq hits
system.cpu16.dcache.ReadReq_hits::total        182748                       # number of ReadReq hits
system.cpu16.dcache.WriteReq_hits::cpu16.data         8176                       # number of WriteReq hits
system.cpu16.dcache.WriteReq_hits::total         8176                       # number of WriteReq hits
system.cpu16.dcache.SoftPFReq_hits::cpu16.data            2                       # number of SoftPFReq hits
system.cpu16.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu16.dcache.LoadLockedReq_hits::cpu16.data            2                       # number of LoadLockedReq hits
system.cpu16.dcache.LoadLockedReq_hits::total            2                       # number of LoadLockedReq hits
system.cpu16.dcache.demand_hits::cpu16.data       190924                       # number of demand (read+write) hits
system.cpu16.dcache.demand_hits::total         190924                       # number of demand (read+write) hits
system.cpu16.dcache.overall_hits::cpu16.data       190926                       # number of overall hits
system.cpu16.dcache.overall_hits::total        190926                       # number of overall hits
system.cpu16.dcache.ReadReq_misses::cpu16.data       134191                       # number of ReadReq misses
system.cpu16.dcache.ReadReq_misses::total       134191                       # number of ReadReq misses
system.cpu16.dcache.WriteReq_misses::cpu16.data         1046                       # number of WriteReq misses
system.cpu16.dcache.WriteReq_misses::total         1046                       # number of WriteReq misses
system.cpu16.dcache.SoftPFReq_misses::cpu16.data            3                       # number of SoftPFReq misses
system.cpu16.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu16.dcache.LoadLockedReq_misses::cpu16.data           27                       # number of LoadLockedReq misses
system.cpu16.dcache.LoadLockedReq_misses::total           27                       # number of LoadLockedReq misses
system.cpu16.dcache.StoreCondReq_misses::cpu16.data           15                       # number of StoreCondReq misses
system.cpu16.dcache.StoreCondReq_misses::total           15                       # number of StoreCondReq misses
system.cpu16.dcache.demand_misses::cpu16.data       135237                       # number of demand (read+write) misses
system.cpu16.dcache.demand_misses::total       135237                       # number of demand (read+write) misses
system.cpu16.dcache.overall_misses::cpu16.data       135240                       # number of overall misses
system.cpu16.dcache.overall_misses::total       135240                       # number of overall misses
system.cpu16.dcache.ReadReq_miss_latency::cpu16.data   8342394103                       # number of ReadReq miss cycles
system.cpu16.dcache.ReadReq_miss_latency::total   8342394103                       # number of ReadReq miss cycles
system.cpu16.dcache.WriteReq_miss_latency::cpu16.data     98027634                       # number of WriteReq miss cycles
system.cpu16.dcache.WriteReq_miss_latency::total     98027634                       # number of WriteReq miss cycles
system.cpu16.dcache.LoadLockedReq_miss_latency::cpu16.data       267384                       # number of LoadLockedReq miss cycles
system.cpu16.dcache.LoadLockedReq_miss_latency::total       267384                       # number of LoadLockedReq miss cycles
system.cpu16.dcache.StoreCondReq_miss_latency::cpu16.data        19000                       # number of StoreCondReq miss cycles
system.cpu16.dcache.StoreCondReq_miss_latency::total        19000                       # number of StoreCondReq miss cycles
system.cpu16.dcache.StoreCondFailReq_miss_latency::cpu16.data       144000                       # number of StoreCondFailReq miss cycles
system.cpu16.dcache.StoreCondFailReq_miss_latency::total       144000                       # number of StoreCondFailReq miss cycles
system.cpu16.dcache.demand_miss_latency::cpu16.data   8440421737                       # number of demand (read+write) miss cycles
system.cpu16.dcache.demand_miss_latency::total   8440421737                       # number of demand (read+write) miss cycles
system.cpu16.dcache.overall_miss_latency::cpu16.data   8440421737                       # number of overall miss cycles
system.cpu16.dcache.overall_miss_latency::total   8440421737                       # number of overall miss cycles
system.cpu16.dcache.ReadReq_accesses::cpu16.data       316939                       # number of ReadReq accesses(hits+misses)
system.cpu16.dcache.ReadReq_accesses::total       316939                       # number of ReadReq accesses(hits+misses)
system.cpu16.dcache.WriteReq_accesses::cpu16.data         9222                       # number of WriteReq accesses(hits+misses)
system.cpu16.dcache.WriteReq_accesses::total         9222                       # number of WriteReq accesses(hits+misses)
system.cpu16.dcache.SoftPFReq_accesses::cpu16.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu16.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu16.dcache.LoadLockedReq_accesses::cpu16.data           29                       # number of LoadLockedReq accesses(hits+misses)
system.cpu16.dcache.LoadLockedReq_accesses::total           29                       # number of LoadLockedReq accesses(hits+misses)
system.cpu16.dcache.StoreCondReq_accesses::cpu16.data           15                       # number of StoreCondReq accesses(hits+misses)
system.cpu16.dcache.StoreCondReq_accesses::total           15                       # number of StoreCondReq accesses(hits+misses)
system.cpu16.dcache.demand_accesses::cpu16.data       326161                       # number of demand (read+write) accesses
system.cpu16.dcache.demand_accesses::total       326161                       # number of demand (read+write) accesses
system.cpu16.dcache.overall_accesses::cpu16.data       326166                       # number of overall (read+write) accesses
system.cpu16.dcache.overall_accesses::total       326166                       # number of overall (read+write) accesses
system.cpu16.dcache.ReadReq_miss_rate::cpu16.data     0.423397                       # miss rate for ReadReq accesses
system.cpu16.dcache.ReadReq_miss_rate::total     0.423397                       # miss rate for ReadReq accesses
system.cpu16.dcache.WriteReq_miss_rate::cpu16.data     0.113424                       # miss rate for WriteReq accesses
system.cpu16.dcache.WriteReq_miss_rate::total     0.113424                       # miss rate for WriteReq accesses
system.cpu16.dcache.SoftPFReq_miss_rate::cpu16.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu16.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu16.dcache.LoadLockedReq_miss_rate::cpu16.data     0.931034                       # miss rate for LoadLockedReq accesses
system.cpu16.dcache.LoadLockedReq_miss_rate::total     0.931034                       # miss rate for LoadLockedReq accesses
system.cpu16.dcache.StoreCondReq_miss_rate::cpu16.data            1                       # miss rate for StoreCondReq accesses
system.cpu16.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu16.dcache.demand_miss_rate::cpu16.data     0.414633                       # miss rate for demand accesses
system.cpu16.dcache.demand_miss_rate::total     0.414633                       # miss rate for demand accesses
system.cpu16.dcache.overall_miss_rate::cpu16.data     0.414635                       # miss rate for overall accesses
system.cpu16.dcache.overall_miss_rate::total     0.414635                       # miss rate for overall accesses
system.cpu16.dcache.ReadReq_avg_miss_latency::cpu16.data 62168.059728                       # average ReadReq miss latency
system.cpu16.dcache.ReadReq_avg_miss_latency::total 62168.059728                       # average ReadReq miss latency
system.cpu16.dcache.WriteReq_avg_miss_latency::cpu16.data 93716.667304                       # average WriteReq miss latency
system.cpu16.dcache.WriteReq_avg_miss_latency::total 93716.667304                       # average WriteReq miss latency
system.cpu16.dcache.LoadLockedReq_avg_miss_latency::cpu16.data  9903.111111                       # average LoadLockedReq miss latency
system.cpu16.dcache.LoadLockedReq_avg_miss_latency::total  9903.111111                       # average LoadLockedReq miss latency
system.cpu16.dcache.StoreCondReq_avg_miss_latency::cpu16.data  1266.666667                       # average StoreCondReq miss latency
system.cpu16.dcache.StoreCondReq_avg_miss_latency::total  1266.666667                       # average StoreCondReq miss latency
system.cpu16.dcache.StoreCondFailReq_avg_miss_latency::cpu16.data          inf                       # average StoreCondFailReq miss latency
system.cpu16.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu16.dcache.demand_avg_miss_latency::cpu16.data 62412.074632                       # average overall miss latency
system.cpu16.dcache.demand_avg_miss_latency::total 62412.074632                       # average overall miss latency
system.cpu16.dcache.overall_avg_miss_latency::cpu16.data 62410.690158                       # average overall miss latency
system.cpu16.dcache.overall_avg_miss_latency::total 62410.690158                       # average overall miss latency
system.cpu16.dcache.blocked_cycles::no_mshrs      2201180                       # number of cycles access was blocked
system.cpu16.dcache.blocked_cycles::no_targets          391                       # number of cycles access was blocked
system.cpu16.dcache.blocked::no_mshrs           66584                       # number of cycles access was blocked
system.cpu16.dcache.blocked::no_targets             2                       # number of cycles access was blocked
system.cpu16.dcache.avg_blocked_cycles::no_mshrs    33.058693                       # average number of cycles each access was blocked
system.cpu16.dcache.avg_blocked_cycles::no_targets   195.500000                       # average number of cycles each access was blocked
system.cpu16.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu16.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu16.dcache.writebacks::writebacks         2032                       # number of writebacks
system.cpu16.dcache.writebacks::total            2032                       # number of writebacks
system.cpu16.dcache.ReadReq_mshr_hits::cpu16.data        67971                       # number of ReadReq MSHR hits
system.cpu16.dcache.ReadReq_mshr_hits::total        67971                       # number of ReadReq MSHR hits
system.cpu16.dcache.WriteReq_mshr_hits::cpu16.data          527                       # number of WriteReq MSHR hits
system.cpu16.dcache.WriteReq_mshr_hits::total          527                       # number of WriteReq MSHR hits
system.cpu16.dcache.demand_mshr_hits::cpu16.data        68498                       # number of demand (read+write) MSHR hits
system.cpu16.dcache.demand_mshr_hits::total        68498                       # number of demand (read+write) MSHR hits
system.cpu16.dcache.overall_mshr_hits::cpu16.data        68498                       # number of overall MSHR hits
system.cpu16.dcache.overall_mshr_hits::total        68498                       # number of overall MSHR hits
system.cpu16.dcache.ReadReq_mshr_misses::cpu16.data        66220                       # number of ReadReq MSHR misses
system.cpu16.dcache.ReadReq_mshr_misses::total        66220                       # number of ReadReq MSHR misses
system.cpu16.dcache.WriteReq_mshr_misses::cpu16.data          519                       # number of WriteReq MSHR misses
system.cpu16.dcache.WriteReq_mshr_misses::total          519                       # number of WriteReq MSHR misses
system.cpu16.dcache.SoftPFReq_mshr_misses::cpu16.data            2                       # number of SoftPFReq MSHR misses
system.cpu16.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu16.dcache.LoadLockedReq_mshr_misses::cpu16.data           27                       # number of LoadLockedReq MSHR misses
system.cpu16.dcache.LoadLockedReq_mshr_misses::total           27                       # number of LoadLockedReq MSHR misses
system.cpu16.dcache.StoreCondReq_mshr_misses::cpu16.data           15                       # number of StoreCondReq MSHR misses
system.cpu16.dcache.StoreCondReq_mshr_misses::total           15                       # number of StoreCondReq MSHR misses
system.cpu16.dcache.demand_mshr_misses::cpu16.data        66739                       # number of demand (read+write) MSHR misses
system.cpu16.dcache.demand_mshr_misses::total        66739                       # number of demand (read+write) MSHR misses
system.cpu16.dcache.overall_mshr_misses::cpu16.data        66741                       # number of overall MSHR misses
system.cpu16.dcache.overall_mshr_misses::total        66741                       # number of overall MSHR misses
system.cpu16.dcache.ReadReq_mshr_miss_latency::cpu16.data   4591349289                       # number of ReadReq MSHR miss cycles
system.cpu16.dcache.ReadReq_mshr_miss_latency::total   4591349289                       # number of ReadReq MSHR miss cycles
system.cpu16.dcache.WriteReq_mshr_miss_latency::cpu16.data     51078134                       # number of WriteReq MSHR miss cycles
system.cpu16.dcache.WriteReq_mshr_miss_latency::total     51078134                       # number of WriteReq MSHR miss cycles
system.cpu16.dcache.SoftPFReq_mshr_miss_latency::cpu16.data         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu16.dcache.SoftPFReq_mshr_miss_latency::total         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu16.dcache.LoadLockedReq_mshr_miss_latency::cpu16.data       210116                       # number of LoadLockedReq MSHR miss cycles
system.cpu16.dcache.LoadLockedReq_mshr_miss_latency::total       210116                       # number of LoadLockedReq MSHR miss cycles
system.cpu16.dcache.StoreCondReq_mshr_miss_latency::cpu16.data        14500                       # number of StoreCondReq MSHR miss cycles
system.cpu16.dcache.StoreCondReq_mshr_miss_latency::total        14500                       # number of StoreCondReq MSHR miss cycles
system.cpu16.dcache.StoreCondFailReq_mshr_miss_latency::cpu16.data       126000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu16.dcache.StoreCondFailReq_mshr_miss_latency::total       126000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu16.dcache.demand_mshr_miss_latency::cpu16.data   4642427423                       # number of demand (read+write) MSHR miss cycles
system.cpu16.dcache.demand_mshr_miss_latency::total   4642427423                       # number of demand (read+write) MSHR miss cycles
system.cpu16.dcache.overall_mshr_miss_latency::cpu16.data   4642432423                       # number of overall MSHR miss cycles
system.cpu16.dcache.overall_mshr_miss_latency::total   4642432423                       # number of overall MSHR miss cycles
system.cpu16.dcache.ReadReq_mshr_miss_rate::cpu16.data     0.208936                       # mshr miss rate for ReadReq accesses
system.cpu16.dcache.ReadReq_mshr_miss_rate::total     0.208936                       # mshr miss rate for ReadReq accesses
system.cpu16.dcache.WriteReq_mshr_miss_rate::cpu16.data     0.056278                       # mshr miss rate for WriteReq accesses
system.cpu16.dcache.WriteReq_mshr_miss_rate::total     0.056278                       # mshr miss rate for WriteReq accesses
system.cpu16.dcache.SoftPFReq_mshr_miss_rate::cpu16.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu16.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu16.dcache.LoadLockedReq_mshr_miss_rate::cpu16.data     0.931034                       # mshr miss rate for LoadLockedReq accesses
system.cpu16.dcache.LoadLockedReq_mshr_miss_rate::total     0.931034                       # mshr miss rate for LoadLockedReq accesses
system.cpu16.dcache.StoreCondReq_mshr_miss_rate::cpu16.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu16.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu16.dcache.demand_mshr_miss_rate::cpu16.data     0.204620                       # mshr miss rate for demand accesses
system.cpu16.dcache.demand_mshr_miss_rate::total     0.204620                       # mshr miss rate for demand accesses
system.cpu16.dcache.overall_mshr_miss_rate::cpu16.data     0.204623                       # mshr miss rate for overall accesses
system.cpu16.dcache.overall_mshr_miss_rate::total     0.204623                       # mshr miss rate for overall accesses
system.cpu16.dcache.ReadReq_avg_mshr_miss_latency::cpu16.data 69334.782377                       # average ReadReq mshr miss latency
system.cpu16.dcache.ReadReq_avg_mshr_miss_latency::total 69334.782377                       # average ReadReq mshr miss latency
system.cpu16.dcache.WriteReq_avg_mshr_miss_latency::cpu16.data 98416.443160                       # average WriteReq mshr miss latency
system.cpu16.dcache.WriteReq_avg_mshr_miss_latency::total 98416.443160                       # average WriteReq mshr miss latency
system.cpu16.dcache.SoftPFReq_avg_mshr_miss_latency::cpu16.data         2500                       # average SoftPFReq mshr miss latency
system.cpu16.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu16.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu16.data  7782.074074                       # average LoadLockedReq mshr miss latency
system.cpu16.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7782.074074                       # average LoadLockedReq mshr miss latency
system.cpu16.dcache.StoreCondReq_avg_mshr_miss_latency::cpu16.data   966.666667                       # average StoreCondReq mshr miss latency
system.cpu16.dcache.StoreCondReq_avg_mshr_miss_latency::total   966.666667                       # average StoreCondReq mshr miss latency
system.cpu16.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu16.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu16.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu16.dcache.demand_avg_mshr_miss_latency::cpu16.data 69560.937728                       # average overall mshr miss latency
system.cpu16.dcache.demand_avg_mshr_miss_latency::total 69560.937728                       # average overall mshr miss latency
system.cpu16.dcache.overall_avg_mshr_miss_latency::cpu16.data 69558.928140                       # average overall mshr miss latency
system.cpu16.dcache.overall_avg_mshr_miss_latency::total 69558.928140                       # average overall mshr miss latency
system.cpu16.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu16.icache.tags.replacements               0                       # number of replacements
system.cpu16.icache.tags.tagsinuse          43.921003                       # Cycle average of tags in use
system.cpu16.icache.tags.total_refs            143521                       # Total number of references to valid blocks.
system.cpu16.icache.tags.sampled_refs              56                       # Sample count of references to valid blocks.
system.cpu16.icache.tags.avg_refs         2562.875000                       # Average number of references to valid blocks.
system.cpu16.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu16.icache.tags.occ_blocks::cpu16.inst    43.921003                       # Average occupied blocks per requestor
system.cpu16.icache.tags.occ_percent::cpu16.inst     0.085783                       # Average percentage of cache occupancy
system.cpu16.icache.tags.occ_percent::total     0.085783                       # Average percentage of cache occupancy
system.cpu16.icache.tags.occ_task_id_blocks::1024           56                       # Occupied blocks per task id
system.cpu16.icache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu16.icache.tags.age_task_id_blocks_1024::3           51                       # Occupied blocks per task id
system.cpu16.icache.tags.occ_task_id_percent::1024     0.109375                       # Percentage of cache occupancy per task id
system.cpu16.icache.tags.tag_accesses          287232                       # Number of tag accesses
system.cpu16.icache.tags.data_accesses         287232                       # Number of data accesses
system.cpu16.icache.ReadReq_hits::cpu16.inst       143521                       # number of ReadReq hits
system.cpu16.icache.ReadReq_hits::total        143521                       # number of ReadReq hits
system.cpu16.icache.demand_hits::cpu16.inst       143521                       # number of demand (read+write) hits
system.cpu16.icache.demand_hits::total         143521                       # number of demand (read+write) hits
system.cpu16.icache.overall_hits::cpu16.inst       143521                       # number of overall hits
system.cpu16.icache.overall_hits::total        143521                       # number of overall hits
system.cpu16.icache.ReadReq_misses::cpu16.inst           67                       # number of ReadReq misses
system.cpu16.icache.ReadReq_misses::total           67                       # number of ReadReq misses
system.cpu16.icache.demand_misses::cpu16.inst           67                       # number of demand (read+write) misses
system.cpu16.icache.demand_misses::total           67                       # number of demand (read+write) misses
system.cpu16.icache.overall_misses::cpu16.inst           67                       # number of overall misses
system.cpu16.icache.overall_misses::total           67                       # number of overall misses
system.cpu16.icache.ReadReq_miss_latency::cpu16.inst      3521956                       # number of ReadReq miss cycles
system.cpu16.icache.ReadReq_miss_latency::total      3521956                       # number of ReadReq miss cycles
system.cpu16.icache.demand_miss_latency::cpu16.inst      3521956                       # number of demand (read+write) miss cycles
system.cpu16.icache.demand_miss_latency::total      3521956                       # number of demand (read+write) miss cycles
system.cpu16.icache.overall_miss_latency::cpu16.inst      3521956                       # number of overall miss cycles
system.cpu16.icache.overall_miss_latency::total      3521956                       # number of overall miss cycles
system.cpu16.icache.ReadReq_accesses::cpu16.inst       143588                       # number of ReadReq accesses(hits+misses)
system.cpu16.icache.ReadReq_accesses::total       143588                       # number of ReadReq accesses(hits+misses)
system.cpu16.icache.demand_accesses::cpu16.inst       143588                       # number of demand (read+write) accesses
system.cpu16.icache.demand_accesses::total       143588                       # number of demand (read+write) accesses
system.cpu16.icache.overall_accesses::cpu16.inst       143588                       # number of overall (read+write) accesses
system.cpu16.icache.overall_accesses::total       143588                       # number of overall (read+write) accesses
system.cpu16.icache.ReadReq_miss_rate::cpu16.inst     0.000467                       # miss rate for ReadReq accesses
system.cpu16.icache.ReadReq_miss_rate::total     0.000467                       # miss rate for ReadReq accesses
system.cpu16.icache.demand_miss_rate::cpu16.inst     0.000467                       # miss rate for demand accesses
system.cpu16.icache.demand_miss_rate::total     0.000467                       # miss rate for demand accesses
system.cpu16.icache.overall_miss_rate::cpu16.inst     0.000467                       # miss rate for overall accesses
system.cpu16.icache.overall_miss_rate::total     0.000467                       # miss rate for overall accesses
system.cpu16.icache.ReadReq_avg_miss_latency::cpu16.inst 52566.507463                       # average ReadReq miss latency
system.cpu16.icache.ReadReq_avg_miss_latency::total 52566.507463                       # average ReadReq miss latency
system.cpu16.icache.demand_avg_miss_latency::cpu16.inst 52566.507463                       # average overall miss latency
system.cpu16.icache.demand_avg_miss_latency::total 52566.507463                       # average overall miss latency
system.cpu16.icache.overall_avg_miss_latency::cpu16.inst 52566.507463                       # average overall miss latency
system.cpu16.icache.overall_avg_miss_latency::total 52566.507463                       # average overall miss latency
system.cpu16.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu16.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu16.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu16.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu16.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu16.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu16.icache.fast_writes                     0                       # number of fast writes performed
system.cpu16.icache.cache_copies                    0                       # number of cache copies performed
system.cpu16.icache.ReadReq_mshr_hits::cpu16.inst           11                       # number of ReadReq MSHR hits
system.cpu16.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu16.icache.demand_mshr_hits::cpu16.inst           11                       # number of demand (read+write) MSHR hits
system.cpu16.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu16.icache.overall_mshr_hits::cpu16.inst           11                       # number of overall MSHR hits
system.cpu16.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu16.icache.ReadReq_mshr_misses::cpu16.inst           56                       # number of ReadReq MSHR misses
system.cpu16.icache.ReadReq_mshr_misses::total           56                       # number of ReadReq MSHR misses
system.cpu16.icache.demand_mshr_misses::cpu16.inst           56                       # number of demand (read+write) MSHR misses
system.cpu16.icache.demand_mshr_misses::total           56                       # number of demand (read+write) MSHR misses
system.cpu16.icache.overall_mshr_misses::cpu16.inst           56                       # number of overall MSHR misses
system.cpu16.icache.overall_mshr_misses::total           56                       # number of overall MSHR misses
system.cpu16.icache.ReadReq_mshr_miss_latency::cpu16.inst      2973032                       # number of ReadReq MSHR miss cycles
system.cpu16.icache.ReadReq_mshr_miss_latency::total      2973032                       # number of ReadReq MSHR miss cycles
system.cpu16.icache.demand_mshr_miss_latency::cpu16.inst      2973032                       # number of demand (read+write) MSHR miss cycles
system.cpu16.icache.demand_mshr_miss_latency::total      2973032                       # number of demand (read+write) MSHR miss cycles
system.cpu16.icache.overall_mshr_miss_latency::cpu16.inst      2973032                       # number of overall MSHR miss cycles
system.cpu16.icache.overall_mshr_miss_latency::total      2973032                       # number of overall MSHR miss cycles
system.cpu16.icache.ReadReq_mshr_miss_rate::cpu16.inst     0.000390                       # mshr miss rate for ReadReq accesses
system.cpu16.icache.ReadReq_mshr_miss_rate::total     0.000390                       # mshr miss rate for ReadReq accesses
system.cpu16.icache.demand_mshr_miss_rate::cpu16.inst     0.000390                       # mshr miss rate for demand accesses
system.cpu16.icache.demand_mshr_miss_rate::total     0.000390                       # mshr miss rate for demand accesses
system.cpu16.icache.overall_mshr_miss_rate::cpu16.inst     0.000390                       # mshr miss rate for overall accesses
system.cpu16.icache.overall_mshr_miss_rate::total     0.000390                       # mshr miss rate for overall accesses
system.cpu16.icache.ReadReq_avg_mshr_miss_latency::cpu16.inst 53089.857143                       # average ReadReq mshr miss latency
system.cpu16.icache.ReadReq_avg_mshr_miss_latency::total 53089.857143                       # average ReadReq mshr miss latency
system.cpu16.icache.demand_avg_mshr_miss_latency::cpu16.inst 53089.857143                       # average overall mshr miss latency
system.cpu16.icache.demand_avg_mshr_miss_latency::total 53089.857143                       # average overall mshr miss latency
system.cpu16.icache.overall_avg_mshr_miss_latency::cpu16.inst 53089.857143                       # average overall mshr miss latency
system.cpu16.icache.overall_avg_mshr_miss_latency::total 53089.857143                       # average overall mshr miss latency
system.cpu16.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu17.branchPred.lookups                171752                       # Number of BP lookups
system.cpu17.branchPred.condPredicted          167708                       # Number of conditional branches predicted
system.cpu17.branchPred.condIncorrect            1039                       # Number of conditional branches incorrect
system.cpu17.branchPred.BTBLookups             124256                       # Number of BTB lookups
system.cpu17.branchPred.BTBHits                121009                       # Number of BTB hits
system.cpu17.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu17.branchPred.BTBHitPct           97.386847                       # BTB Hit Percentage
system.cpu17.branchPred.usedRAS                  2156                       # Number of times the RAS was used to get a target.
system.cpu17.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu17.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu17.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu17.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu17.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu17.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu17.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu17.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu17.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu17.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu17.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu17.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu17.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu17.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu17.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu17.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu17.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu17.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu17.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu17.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu17.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu17.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu17.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu17.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu17.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.inst_hits                          0                       # ITB inst hits
system.cpu17.dtb.inst_misses                        0                       # ITB inst misses
system.cpu17.dtb.read_hits                          0                       # DTB read hits
system.cpu17.dtb.read_misses                        0                       # DTB read misses
system.cpu17.dtb.write_hits                         0                       # DTB write hits
system.cpu17.dtb.write_misses                       0                       # DTB write misses
system.cpu17.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu17.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu17.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu17.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu17.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu17.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu17.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu17.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu17.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu17.dtb.read_accesses                      0                       # DTB read accesses
system.cpu17.dtb.write_accesses                     0                       # DTB write accesses
system.cpu17.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu17.dtb.hits                               0                       # DTB hits
system.cpu17.dtb.misses                             0                       # DTB misses
system.cpu17.dtb.accesses                           0                       # DTB accesses
system.cpu17.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu17.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu17.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu17.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu17.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu17.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu17.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu17.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu17.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu17.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu17.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu17.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu17.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu17.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu17.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu17.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu17.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu17.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu17.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu17.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu17.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu17.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu17.itb.walker.walks                       0                       # Table walker walks requested
system.cpu17.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.inst_hits                          0                       # ITB inst hits
system.cpu17.itb.inst_misses                        0                       # ITB inst misses
system.cpu17.itb.read_hits                          0                       # DTB read hits
system.cpu17.itb.read_misses                        0                       # DTB read misses
system.cpu17.itb.write_hits                         0                       # DTB write hits
system.cpu17.itb.write_misses                       0                       # DTB write misses
system.cpu17.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu17.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu17.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu17.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu17.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu17.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu17.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu17.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu17.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu17.itb.read_accesses                      0                       # DTB read accesses
system.cpu17.itb.write_accesses                     0                       # DTB write accesses
system.cpu17.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu17.itb.hits                               0                       # DTB hits
system.cpu17.itb.misses                             0                       # DTB misses
system.cpu17.itb.accesses                           0                       # DTB accesses
system.cpu17.numCycles                        2490713                       # number of cpu cycles simulated
system.cpu17.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu17.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu17.fetch.icacheStallCycles           145392                       # Number of cycles fetch is stalled on an Icache miss
system.cpu17.fetch.Insts                      1441032                       # Number of instructions fetch has processed
system.cpu17.fetch.Branches                    171752                       # Number of branches that fetch encountered
system.cpu17.fetch.predictedBranches           123165                       # Number of branches that fetch has predicted taken
system.cpu17.fetch.Cycles                     2341196                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu17.fetch.SquashCycles                  2937                       # Number of cycles fetch has spent squashing
system.cpu17.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu17.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu17.fetch.CacheLines                  143514                       # Number of cache lines fetched
system.cpu17.fetch.IcacheSquashes                  66                       # Number of outstanding Icache misses that were squashed
system.cpu17.fetch.rateDist::samples          2488063                       # Number of instructions fetched each cycle (Total)
system.cpu17.fetch.rateDist::mean            0.586677                       # Number of instructions fetched each cycle (Total)
system.cpu17.fetch.rateDist::stdev           1.870888                       # Number of instructions fetched each cycle (Total)
system.cpu17.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu17.fetch.rateDist::0                2223920     89.38%     89.38% # Number of instructions fetched each cycle (Total)
system.cpu17.fetch.rateDist::1                  26106      1.05%     90.43% # Number of instructions fetched each cycle (Total)
system.cpu17.fetch.rateDist::2                  19461      0.78%     91.22% # Number of instructions fetched each cycle (Total)
system.cpu17.fetch.rateDist::3                  19231      0.77%     91.99% # Number of instructions fetched each cycle (Total)
system.cpu17.fetch.rateDist::4                  19441      0.78%     92.77% # Number of instructions fetched each cycle (Total)
system.cpu17.fetch.rateDist::5                  18490      0.74%     93.51% # Number of instructions fetched each cycle (Total)
system.cpu17.fetch.rateDist::6                  26339      1.06%     94.57% # Number of instructions fetched each cycle (Total)
system.cpu17.fetch.rateDist::7                  71880      2.89%     97.46% # Number of instructions fetched each cycle (Total)
system.cpu17.fetch.rateDist::8                  63195      2.54%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu17.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu17.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu17.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu17.fetch.rateDist::total            2488063                       # Number of instructions fetched each cycle (Total)
system.cpu17.fetch.branchRate                0.068957                       # Number of branch fetches per cycle
system.cpu17.fetch.rate                      0.578562                       # Number of inst fetches per cycle
system.cpu17.decode.IdleCycles                  70124                       # Number of cycles decode is idle
system.cpu17.decode.BlockedCycles             2237106                       # Number of cycles decode is blocked
system.cpu17.decode.RunCycles                   26636                       # Number of cycles decode is running
system.cpu17.decode.UnblockCycles              152758                       # Number of cycles decode is unblocking
system.cpu17.decode.SquashCycles                 1439                       # Number of cycles decode is squashing
system.cpu17.decode.BranchResolved               1808                       # Number of times decode resolved a branch
system.cpu17.decode.BranchMispred                  29                       # Number of times decode detected a branch misprediction
system.cpu17.decode.DecodedInsts              1404834                       # Number of instructions handled by decode
system.cpu17.decode.SquashedInsts                 121                       # Number of squashed instructions handled by decode
system.cpu17.rename.SquashCycles                 1439                       # Number of cycles rename is squashing
system.cpu17.rename.IdleCycles                  96057                       # Number of cycles rename is idle
system.cpu17.rename.BlockCycles               1606057                       # Number of cycles rename is blocking
system.cpu17.rename.serializeStallCycles        19850                       # count of cycles rename stalled for serializing inst
system.cpu17.rename.RunCycles                  121325                       # Number of cycles rename is running
system.cpu17.rename.UnblockCycles              643335                       # Number of cycles rename is unblocking
system.cpu17.rename.RenamedInsts              1396657                       # Number of instructions processed by rename
system.cpu17.rename.ROBFullEvents                  15                       # Number of times rename has blocked due to ROB full
system.cpu17.rename.IQFullEvents               604825                       # Number of times rename has blocked due to IQ full
system.cpu17.rename.LQFullEvents                 2985                       # Number of times rename has blocked due to LQ full
system.cpu17.rename.RenamedOperands           2043817                       # Number of destination operands rename has renamed
system.cpu17.rename.RenameLookups             6857080                       # Number of register rename lookups that rename has made
system.cpu17.rename.int_rename_lookups        2196352                       # Number of integer rename lookups
system.cpu17.rename.CommittedMaps             1984120                       # Number of HB maps that are committed
system.cpu17.rename.UndoneMaps                  59686                       # Number of HB maps that are undone due to squashing
system.cpu17.rename.serializingInsts              456                       # count of serializing insts renamed
system.cpu17.rename.tempSerializingInsts          455                       # count of temporary serializing insts renamed
system.cpu17.rename.skidInsts                  912101                       # count of insts added to the skid buffer
system.cpu17.memDep0.insertedLoads             319279                       # Number of loads inserted to the mem dependence unit.
system.cpu17.memDep0.insertedStores              9608                       # Number of stores inserted to the mem dependence unit.
system.cpu17.memDep0.conflictingLoads            4961                       # Number of conflicting loads.
system.cpu17.memDep0.conflictingStores           5107                       # Number of conflicting stores.
system.cpu17.iq.iqInstsAdded                  1391538                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu17.iq.iqNonSpecInstsAdded               881                       # Number of non-speculative instructions added to the IQ
system.cpu17.iq.iqInstsIssued                 2370659                       # Number of instructions issued
system.cpu17.iq.iqSquashedInstsIssued            2259                       # Number of squashed instructions issued
system.cpu17.iq.iqSquashedInstsExamined         29370                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu17.iq.iqSquashedOperandsExamined       103388                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu17.iq.iqSquashedNonSpecRemoved           14                       # Number of squashed non-spec instructions that were removed
system.cpu17.iq.issued_per_cycle::samples      2488063                       # Number of insts issued each cycle
system.cpu17.iq.issued_per_cycle::mean       0.952813                       # Number of insts issued each cycle
system.cpu17.iq.issued_per_cycle::stdev      1.436415                       # Number of insts issued each cycle
system.cpu17.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu17.iq.issued_per_cycle::0           1465468     58.90%     58.90% # Number of insts issued each cycle
system.cpu17.iq.issued_per_cycle::1            469202     18.86%     77.76% # Number of insts issued each cycle
system.cpu17.iq.issued_per_cycle::2            126851      5.10%     82.86% # Number of insts issued each cycle
system.cpu17.iq.issued_per_cycle::3             58413      2.35%     85.20% # Number of insts issued each cycle
system.cpu17.iq.issued_per_cycle::4            368129     14.80%    100.00% # Number of insts issued each cycle
system.cpu17.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu17.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu17.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu17.iq.issued_per_cycle::total       2488063                       # Number of insts issued each cycle
system.cpu17.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu17.iq.fu_full::IntAlu                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu17.iq.fu_full::IntMult                    2    100.00%    100.00% # attempts to use FU when none available
system.cpu17.iq.fu_full::IntDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu17.iq.fu_full::FloatAdd                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu17.iq.fu_full::FloatCmp                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu17.iq.fu_full::FloatCvt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu17.iq.fu_full::FloatMult                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu17.iq.fu_full::FloatDiv                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu17.iq.fu_full::FloatSqrt                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdAddAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdAlu                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdMisc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdMultAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdShift                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdShiftAcc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdFloatAdd               0      0.00%    100.00% # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdFloatAlu               0      0.00%    100.00% # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdFloatCmp               0      0.00%    100.00% # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdFloatCvt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdFloatDiv               0      0.00%    100.00% # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdFloatMisc              0      0.00%    100.00% # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdFloatMult              0      0.00%    100.00% # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdFloatSqrt              0      0.00%    100.00% # attempts to use FU when none available
system.cpu17.iq.fu_full::MemRead                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu17.iq.fu_full::MemWrite                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu17.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu17.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu17.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu17.iq.FU_type_0::IntAlu              848650     35.80%     35.80% # Type of FU issued
system.cpu17.iq.FU_type_0::IntMult             196612      8.29%     44.09% # Type of FU issued
system.cpu17.iq.FU_type_0::IntDiv                   0      0.00%     44.09% # Type of FU issued
system.cpu17.iq.FU_type_0::FloatAdd                 0      0.00%     44.09% # Type of FU issued
system.cpu17.iq.FU_type_0::FloatCmp                 0      0.00%     44.09% # Type of FU issued
system.cpu17.iq.FU_type_0::FloatCvt                 0      0.00%     44.09% # Type of FU issued
system.cpu17.iq.FU_type_0::FloatMult                0      0.00%     44.09% # Type of FU issued
system.cpu17.iq.FU_type_0::FloatDiv                 0      0.00%     44.09% # Type of FU issued
system.cpu17.iq.FU_type_0::FloatSqrt                0      0.00%     44.09% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdAdd                  0      0.00%     44.09% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdAddAcc               0      0.00%     44.09% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdAlu                  0      0.00%     44.09% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdCmp                  0      0.00%     44.09% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdCvt                  0      0.00%     44.09% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdMisc                 0      0.00%     44.09% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdMult                 0      0.00%     44.09% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdMultAcc              0      0.00%     44.09% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdShift                0      0.00%     44.09% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdShiftAcc             0      0.00%     44.09% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdSqrt                 0      0.00%     44.09% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdFloatAdd             0      0.00%     44.09% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdFloatAlu             0      0.00%     44.09% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdFloatCmp             0      0.00%     44.09% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdFloatCvt             0      0.00%     44.09% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdFloatDiv             0      0.00%     44.09% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdFloatMisc            0      0.00%     44.09% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdFloatMult            0      0.00%     44.09% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     44.09% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdFloatSqrt            0      0.00%     44.09% # Type of FU issued
system.cpu17.iq.FU_type_0::MemRead            1316053     55.51%     99.61% # Type of FU issued
system.cpu17.iq.FU_type_0::MemWrite              9344      0.39%    100.00% # Type of FU issued
system.cpu17.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu17.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu17.iq.FU_type_0::total              2370659                       # Type of FU issued
system.cpu17.iq.rate                         0.951799                       # Inst issue rate
system.cpu17.iq.fu_busy_cnt                         2                       # FU busy when requested
system.cpu17.iq.fu_busy_rate                 0.000001                       # FU busy rate (busy events/executed inst)
system.cpu17.iq.int_inst_queue_reads          7231638                       # Number of integer instruction queue reads
system.cpu17.iq.int_inst_queue_writes         1421804                       # Number of integer instruction queue writes
system.cpu17.iq.int_inst_queue_wakeup_accesses      1370588                       # Number of integer instruction queue wakeup accesses
system.cpu17.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu17.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu17.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu17.iq.int_alu_accesses              2370661                       # Number of integer alu accesses
system.cpu17.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu17.iew.lsq.thread0.forwLoads             15                       # Number of loads that had data forwarded from stores
system.cpu17.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu17.iew.lsq.thread0.squashedLoads         3779                       # Number of loads squashed
system.cpu17.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu17.iew.lsq.thread0.memOrderViolation           15                       # Number of memory ordering violations
system.cpu17.iew.lsq.thread0.squashedStores          404                       # Number of stores squashed
system.cpu17.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu17.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu17.iew.lsq.thread0.rescheduledLoads          437                       # Number of loads that were rescheduled
system.cpu17.iew.lsq.thread0.cacheBlocked       999497                       # Number of times an access to memory failed due to the cache being blocked
system.cpu17.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu17.iew.iewSquashCycles                 1439                       # Number of cycles IEW is squashing
system.cpu17.iew.iewBlockCycles               1091924                       # Number of cycles IEW is blocking
system.cpu17.iew.iewUnblockCycles               65704                       # Number of cycles IEW is unblocking
system.cpu17.iew.iewDispatchedInsts           1392422                       # Number of instructions dispatched to IQ
system.cpu17.iew.iewDispSquashedInsts              47                       # Number of squashed instructions skipped by dispatch
system.cpu17.iew.iewDispLoadInsts              319279                       # Number of dispatched load instructions
system.cpu17.iew.iewDispStoreInsts               9608                       # Number of dispatched store instructions
system.cpu17.iew.iewDispNonSpecInsts              442                       # Number of dispatched non-speculative instructions
system.cpu17.iew.iewIQFullEvents                 2235                       # Number of times the IQ has become full, causing a stall
system.cpu17.iew.iewLSQFullEvents                  48                       # Number of times the LSQ has become full, causing a stall
system.cpu17.iew.memOrderViolationEvents           15                       # Number of memory order violations
system.cpu17.iew.predictedTakenIncorrect          947                       # Number of branches that were predicted taken incorrectly
system.cpu17.iew.predictedNotTakenIncorrect           69                       # Number of branches that were predicted not taken incorrectly
system.cpu17.iew.branchMispredicts               1016                       # Number of branch mispredicts detected at execute
system.cpu17.iew.iewExecutedInsts             2370191                       # Number of executed instructions
system.cpu17.iew.iewExecLoadInsts             1315661                       # Number of load instructions executed
system.cpu17.iew.iewExecSquashedInsts             464                       # Number of squashed instructions skipped in execute
system.cpu17.iew.exec_swp                           0                       # number of swp insts executed
system.cpu17.iew.exec_nop                           3                       # number of nop insts executed
system.cpu17.iew.exec_refs                    1324973                       # number of memory reference insts executed
system.cpu17.iew.exec_branches                 156416                       # Number of branches executed
system.cpu17.iew.exec_stores                     9312                       # Number of stores executed
system.cpu17.iew.exec_rate                   0.951611                       # Inst execution rate
system.cpu17.iew.wb_sent                      1371031                       # cumulative count of insts sent to commit
system.cpu17.iew.wb_count                     1370588                       # cumulative count of insts written-back
system.cpu17.iew.wb_producers                  950151                       # num instructions producing a value
system.cpu17.iew.wb_consumers                 1505534                       # num instructions consuming a value
system.cpu17.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu17.iew.wb_rate                     0.550279                       # insts written-back per cycle
system.cpu17.iew.wb_fanout                   0.631106                       # average fanout of values written-back
system.cpu17.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu17.commit.commitSquashedInsts         29308                       # The number of squashed insts skipped by commit
system.cpu17.commit.commitNonSpecStalls           867                       # The number of times commit has been forced to stall to communicate backwards
system.cpu17.commit.branchMispredicts            1010                       # The number of times a branch was mispredicted
system.cpu17.commit.committed_per_cycle::samples      2483477                       # Number of insts commited each cycle
system.cpu17.commit.committed_per_cycle::mean     0.548847                       # Number of insts commited each cycle
system.cpu17.commit.committed_per_cycle::stdev     1.358855                       # Number of insts commited each cycle
system.cpu17.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu17.commit.committed_per_cycle::0      1928955     77.67%     77.67% # Number of insts commited each cycle
system.cpu17.commit.committed_per_cycle::1       239067      9.63%     87.30% # Number of insts commited each cycle
system.cpu17.commit.committed_per_cycle::2       132922      5.35%     92.65% # Number of insts commited each cycle
system.cpu17.commit.committed_per_cycle::3        70750      2.85%     95.50% # Number of insts commited each cycle
system.cpu17.commit.committed_per_cycle::4         1534      0.06%     95.56% # Number of insts commited each cycle
system.cpu17.commit.committed_per_cycle::5        79594      3.20%     98.77% # Number of insts commited each cycle
system.cpu17.commit.committed_per_cycle::6          931      0.04%     98.80% # Number of insts commited each cycle
system.cpu17.commit.committed_per_cycle::7         1596      0.06%     98.87% # Number of insts commited each cycle
system.cpu17.commit.committed_per_cycle::8        28128      1.13%    100.00% # Number of insts commited each cycle
system.cpu17.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu17.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu17.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu17.commit.committed_per_cycle::total      2483477                       # Number of insts commited each cycle
system.cpu17.commit.committedInsts            1350264                       # Number of instructions committed
system.cpu17.commit.committedOps              1363049                       # Number of ops (including micro ops) committed
system.cpu17.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu17.commit.refs                       324704                       # Number of memory references committed
system.cpu17.commit.loads                      315500                       # Number of loads committed
system.cpu17.commit.membars                       430                       # Number of memory barriers committed
system.cpu17.commit.branches                   155024                       # Number of branches committed
system.cpu17.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu17.commit.int_insts                 1210143                       # Number of committed integer instructions.
system.cpu17.commit.function_calls               1274                       # Number of function calls committed.
system.cpu17.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu17.commit.op_class_0::IntAlu         841734     61.75%     61.75% # Class of committed instruction
system.cpu17.commit.op_class_0::IntMult        196611     14.42%     76.18% # Class of committed instruction
system.cpu17.commit.op_class_0::IntDiv              0      0.00%     76.18% # Class of committed instruction
system.cpu17.commit.op_class_0::FloatAdd            0      0.00%     76.18% # Class of committed instruction
system.cpu17.commit.op_class_0::FloatCmp            0      0.00%     76.18% # Class of committed instruction
system.cpu17.commit.op_class_0::FloatCvt            0      0.00%     76.18% # Class of committed instruction
system.cpu17.commit.op_class_0::FloatMult            0      0.00%     76.18% # Class of committed instruction
system.cpu17.commit.op_class_0::FloatDiv            0      0.00%     76.18% # Class of committed instruction
system.cpu17.commit.op_class_0::FloatSqrt            0      0.00%     76.18% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdAdd             0      0.00%     76.18% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdAddAcc            0      0.00%     76.18% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdAlu             0      0.00%     76.18% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdCmp             0      0.00%     76.18% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdCvt             0      0.00%     76.18% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdMisc            0      0.00%     76.18% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdMult            0      0.00%     76.18% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdMultAcc            0      0.00%     76.18% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdShift            0      0.00%     76.18% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdShiftAcc            0      0.00%     76.18% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdSqrt            0      0.00%     76.18% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdFloatAdd            0      0.00%     76.18% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdFloatAlu            0      0.00%     76.18% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdFloatCmp            0      0.00%     76.18% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdFloatCvt            0      0.00%     76.18% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdFloatDiv            0      0.00%     76.18% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdFloatMisc            0      0.00%     76.18% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdFloatMult            0      0.00%     76.18% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.18% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.18% # Class of committed instruction
system.cpu17.commit.op_class_0::MemRead        315500     23.15%     99.32% # Class of committed instruction
system.cpu17.commit.op_class_0::MemWrite         9204      0.68%    100.00% # Class of committed instruction
system.cpu17.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu17.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu17.commit.op_class_0::total         1363049                       # Class of committed instruction
system.cpu17.commit.bw_lim_events               28128                       # number cycles where commit BW limit reached
system.cpu17.rob.rob_reads                    3842246                       # The number of ROB reads
system.cpu17.rob.rob_writes                   2789372                       # The number of ROB writes
system.cpu17.timesIdled                            23                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu17.idleCycles                          2650                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu17.quiesceCycles                     411047                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu17.committedInsts                   1350264                       # Number of Instructions Simulated
system.cpu17.committedOps                     1363049                       # Number of Ops (including micro ops) Simulated
system.cpu17.cpi                             1.844612                       # CPI: Cycles Per Instruction
system.cpu17.cpi_total                       1.844612                       # CPI: Total CPI of All Threads
system.cpu17.ipc                             0.542119                       # IPC: Instructions Per Cycle
system.cpu17.ipc_total                       0.542119                       # IPC: Total IPC of All Threads
system.cpu17.int_regfile_reads                3359997                       # number of integer regfile reads
system.cpu17.int_regfile_writes               1078664                       # number of integer regfile writes
system.cpu17.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu17.cc_regfile_reads                 8060100                       # number of cc regfile reads
system.cpu17.cc_regfile_writes                 920330                       # number of cc regfile writes
system.cpu17.misc_regfile_reads                349712                       # number of misc regfile reads
system.cpu17.misc_regfile_writes                   71                       # number of misc regfile writes
system.cpu17.dcache.tags.replacements           65713                       # number of replacements
system.cpu17.dcache.tags.tagsinuse         783.243602                       # Cycle average of tags in use
system.cpu17.dcache.tags.total_refs            190499                       # Total number of references to valid blocks.
system.cpu17.dcache.tags.sampled_refs           66735                       # Sample count of references to valid blocks.
system.cpu17.dcache.tags.avg_refs            2.854559                       # Average number of references to valid blocks.
system.cpu17.dcache.tags.warmup_cycle       486058500                       # Cycle when the warmup percentage was hit.
system.cpu17.dcache.tags.occ_blocks::cpu17.data   783.243602                       # Average occupied blocks per requestor
system.cpu17.dcache.tags.occ_percent::cpu17.data     0.764886                       # Average percentage of cache occupancy
system.cpu17.dcache.tags.occ_percent::total     0.764886                       # Average percentage of cache occupancy
system.cpu17.dcache.tags.occ_task_id_blocks::1024         1022                       # Occupied blocks per task id
system.cpu17.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu17.dcache.tags.age_task_id_blocks_1024::1          258                       # Occupied blocks per task id
system.cpu17.dcache.tags.age_task_id_blocks_1024::2          761                       # Occupied blocks per task id
system.cpu17.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu17.dcache.tags.tag_accesses          718276                       # Number of tag accesses
system.cpu17.dcache.tags.data_accesses         718276                       # Number of data accesses
system.cpu17.dcache.ReadReq_hits::cpu17.data       182354                       # number of ReadReq hits
system.cpu17.dcache.ReadReq_hits::total        182354                       # number of ReadReq hits
system.cpu17.dcache.WriteReq_hits::cpu17.data         8138                       # number of WriteReq hits
system.cpu17.dcache.WriteReq_hits::total         8138                       # number of WriteReq hits
system.cpu17.dcache.SoftPFReq_hits::cpu17.data            2                       # number of SoftPFReq hits
system.cpu17.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu17.dcache.LoadLockedReq_hits::cpu17.data            1                       # number of LoadLockedReq hits
system.cpu17.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu17.dcache.demand_hits::cpu17.data       190492                       # number of demand (read+write) hits
system.cpu17.dcache.demand_hits::total         190492                       # number of demand (read+write) hits
system.cpu17.dcache.overall_hits::cpu17.data       190494                       # number of overall hits
system.cpu17.dcache.overall_hits::total        190494                       # number of overall hits
system.cpu17.dcache.ReadReq_misses::cpu17.data       134195                       # number of ReadReq misses
system.cpu17.dcache.ReadReq_misses::total       134195                       # number of ReadReq misses
system.cpu17.dcache.WriteReq_misses::cpu17.data         1046                       # number of WriteReq misses
system.cpu17.dcache.WriteReq_misses::total         1046                       # number of WriteReq misses
system.cpu17.dcache.SoftPFReq_misses::cpu17.data            3                       # number of SoftPFReq misses
system.cpu17.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu17.dcache.LoadLockedReq_misses::cpu17.data           17                       # number of LoadLockedReq misses
system.cpu17.dcache.LoadLockedReq_misses::total           17                       # number of LoadLockedReq misses
system.cpu17.dcache.StoreCondReq_misses::cpu17.data            4                       # number of StoreCondReq misses
system.cpu17.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu17.dcache.demand_misses::cpu17.data       135241                       # number of demand (read+write) misses
system.cpu17.dcache.demand_misses::total       135241                       # number of demand (read+write) misses
system.cpu17.dcache.overall_misses::cpu17.data       135244                       # number of overall misses
system.cpu17.dcache.overall_misses::total       135244                       # number of overall misses
system.cpu17.dcache.ReadReq_miss_latency::cpu17.data   8341868545                       # number of ReadReq miss cycles
system.cpu17.dcache.ReadReq_miss_latency::total   8341868545                       # number of ReadReq miss cycles
system.cpu17.dcache.WriteReq_miss_latency::cpu17.data     99164106                       # number of WriteReq miss cycles
system.cpu17.dcache.WriteReq_miss_latency::total     99164106                       # number of WriteReq miss cycles
system.cpu17.dcache.LoadLockedReq_miss_latency::cpu17.data       285951                       # number of LoadLockedReq miss cycles
system.cpu17.dcache.LoadLockedReq_miss_latency::total       285951                       # number of LoadLockedReq miss cycles
system.cpu17.dcache.StoreCondReq_miss_latency::cpu17.data        13000                       # number of StoreCondReq miss cycles
system.cpu17.dcache.StoreCondReq_miss_latency::total        13000                       # number of StoreCondReq miss cycles
system.cpu17.dcache.StoreCondFailReq_miss_latency::cpu17.data        23500                       # number of StoreCondFailReq miss cycles
system.cpu17.dcache.StoreCondFailReq_miss_latency::total        23500                       # number of StoreCondFailReq miss cycles
system.cpu17.dcache.demand_miss_latency::cpu17.data   8441032651                       # number of demand (read+write) miss cycles
system.cpu17.dcache.demand_miss_latency::total   8441032651                       # number of demand (read+write) miss cycles
system.cpu17.dcache.overall_miss_latency::cpu17.data   8441032651                       # number of overall miss cycles
system.cpu17.dcache.overall_miss_latency::total   8441032651                       # number of overall miss cycles
system.cpu17.dcache.ReadReq_accesses::cpu17.data       316549                       # number of ReadReq accesses(hits+misses)
system.cpu17.dcache.ReadReq_accesses::total       316549                       # number of ReadReq accesses(hits+misses)
system.cpu17.dcache.WriteReq_accesses::cpu17.data         9184                       # number of WriteReq accesses(hits+misses)
system.cpu17.dcache.WriteReq_accesses::total         9184                       # number of WriteReq accesses(hits+misses)
system.cpu17.dcache.SoftPFReq_accesses::cpu17.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu17.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu17.dcache.LoadLockedReq_accesses::cpu17.data           18                       # number of LoadLockedReq accesses(hits+misses)
system.cpu17.dcache.LoadLockedReq_accesses::total           18                       # number of LoadLockedReq accesses(hits+misses)
system.cpu17.dcache.StoreCondReq_accesses::cpu17.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu17.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu17.dcache.demand_accesses::cpu17.data       325733                       # number of demand (read+write) accesses
system.cpu17.dcache.demand_accesses::total       325733                       # number of demand (read+write) accesses
system.cpu17.dcache.overall_accesses::cpu17.data       325738                       # number of overall (read+write) accesses
system.cpu17.dcache.overall_accesses::total       325738                       # number of overall (read+write) accesses
system.cpu17.dcache.ReadReq_miss_rate::cpu17.data     0.423931                       # miss rate for ReadReq accesses
system.cpu17.dcache.ReadReq_miss_rate::total     0.423931                       # miss rate for ReadReq accesses
system.cpu17.dcache.WriteReq_miss_rate::cpu17.data     0.113894                       # miss rate for WriteReq accesses
system.cpu17.dcache.WriteReq_miss_rate::total     0.113894                       # miss rate for WriteReq accesses
system.cpu17.dcache.SoftPFReq_miss_rate::cpu17.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu17.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu17.dcache.LoadLockedReq_miss_rate::cpu17.data     0.944444                       # miss rate for LoadLockedReq accesses
system.cpu17.dcache.LoadLockedReq_miss_rate::total     0.944444                       # miss rate for LoadLockedReq accesses
system.cpu17.dcache.StoreCondReq_miss_rate::cpu17.data            1                       # miss rate for StoreCondReq accesses
system.cpu17.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu17.dcache.demand_miss_rate::cpu17.data     0.415190                       # miss rate for demand accesses
system.cpu17.dcache.demand_miss_rate::total     0.415190                       # miss rate for demand accesses
system.cpu17.dcache.overall_miss_rate::cpu17.data     0.415193                       # miss rate for overall accesses
system.cpu17.dcache.overall_miss_rate::total     0.415193                       # miss rate for overall accesses
system.cpu17.dcache.ReadReq_avg_miss_latency::cpu17.data 62162.290287                       # average ReadReq miss latency
system.cpu17.dcache.ReadReq_avg_miss_latency::total 62162.290287                       # average ReadReq miss latency
system.cpu17.dcache.WriteReq_avg_miss_latency::cpu17.data 94803.160612                       # average WriteReq miss latency
system.cpu17.dcache.WriteReq_avg_miss_latency::total 94803.160612                       # average WriteReq miss latency
system.cpu17.dcache.LoadLockedReq_avg_miss_latency::cpu17.data 16820.647059                       # average LoadLockedReq miss latency
system.cpu17.dcache.LoadLockedReq_avg_miss_latency::total 16820.647059                       # average LoadLockedReq miss latency
system.cpu17.dcache.StoreCondReq_avg_miss_latency::cpu17.data         3250                       # average StoreCondReq miss latency
system.cpu17.dcache.StoreCondReq_avg_miss_latency::total         3250                       # average StoreCondReq miss latency
system.cpu17.dcache.StoreCondFailReq_avg_miss_latency::cpu17.data          inf                       # average StoreCondFailReq miss latency
system.cpu17.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu17.dcache.demand_avg_miss_latency::cpu17.data 62414.745905                       # average overall miss latency
system.cpu17.dcache.demand_avg_miss_latency::total 62414.745905                       # average overall miss latency
system.cpu17.dcache.overall_avg_miss_latency::cpu17.data 62413.361413                       # average overall miss latency
system.cpu17.dcache.overall_avg_miss_latency::total 62413.361413                       # average overall miss latency
system.cpu17.dcache.blocked_cycles::no_mshrs      2201739                       # number of cycles access was blocked
system.cpu17.dcache.blocked_cycles::no_targets          390                       # number of cycles access was blocked
system.cpu17.dcache.blocked::no_mshrs           66589                       # number of cycles access was blocked
system.cpu17.dcache.blocked::no_targets             2                       # number of cycles access was blocked
system.cpu17.dcache.avg_blocked_cycles::no_mshrs    33.064605                       # average number of cycles each access was blocked
system.cpu17.dcache.avg_blocked_cycles::no_targets          195                       # average number of cycles each access was blocked
system.cpu17.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu17.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu17.dcache.writebacks::writebacks         2021                       # number of writebacks
system.cpu17.dcache.writebacks::total            2021                       # number of writebacks
system.cpu17.dcache.ReadReq_mshr_hits::cpu17.data        67977                       # number of ReadReq MSHR hits
system.cpu17.dcache.ReadReq_mshr_hits::total        67977                       # number of ReadReq MSHR hits
system.cpu17.dcache.WriteReq_mshr_hits::cpu17.data          527                       # number of WriteReq MSHR hits
system.cpu17.dcache.WriteReq_mshr_hits::total          527                       # number of WriteReq MSHR hits
system.cpu17.dcache.demand_mshr_hits::cpu17.data        68504                       # number of demand (read+write) MSHR hits
system.cpu17.dcache.demand_mshr_hits::total        68504                       # number of demand (read+write) MSHR hits
system.cpu17.dcache.overall_mshr_hits::cpu17.data        68504                       # number of overall MSHR hits
system.cpu17.dcache.overall_mshr_hits::total        68504                       # number of overall MSHR hits
system.cpu17.dcache.ReadReq_mshr_misses::cpu17.data        66218                       # number of ReadReq MSHR misses
system.cpu17.dcache.ReadReq_mshr_misses::total        66218                       # number of ReadReq MSHR misses
system.cpu17.dcache.WriteReq_mshr_misses::cpu17.data          519                       # number of WriteReq MSHR misses
system.cpu17.dcache.WriteReq_mshr_misses::total          519                       # number of WriteReq MSHR misses
system.cpu17.dcache.SoftPFReq_mshr_misses::cpu17.data            2                       # number of SoftPFReq MSHR misses
system.cpu17.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu17.dcache.LoadLockedReq_mshr_misses::cpu17.data           17                       # number of LoadLockedReq MSHR misses
system.cpu17.dcache.LoadLockedReq_mshr_misses::total           17                       # number of LoadLockedReq MSHR misses
system.cpu17.dcache.StoreCondReq_mshr_misses::cpu17.data            4                       # number of StoreCondReq MSHR misses
system.cpu17.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu17.dcache.demand_mshr_misses::cpu17.data        66737                       # number of demand (read+write) MSHR misses
system.cpu17.dcache.demand_mshr_misses::total        66737                       # number of demand (read+write) MSHR misses
system.cpu17.dcache.overall_mshr_misses::cpu17.data        66739                       # number of overall MSHR misses
system.cpu17.dcache.overall_mshr_misses::total        66739                       # number of overall MSHR misses
system.cpu17.dcache.ReadReq_mshr_miss_latency::cpu17.data   4590376346                       # number of ReadReq MSHR miss cycles
system.cpu17.dcache.ReadReq_mshr_miss_latency::total   4590376346                       # number of ReadReq MSHR miss cycles
system.cpu17.dcache.WriteReq_mshr_miss_latency::cpu17.data     51825603                       # number of WriteReq MSHR miss cycles
system.cpu17.dcache.WriteReq_mshr_miss_latency::total     51825603                       # number of WriteReq MSHR miss cycles
system.cpu17.dcache.SoftPFReq_mshr_miss_latency::cpu17.data         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu17.dcache.SoftPFReq_mshr_miss_latency::total         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu17.dcache.LoadLockedReq_mshr_miss_latency::cpu17.data       246549                       # number of LoadLockedReq MSHR miss cycles
system.cpu17.dcache.LoadLockedReq_mshr_miss_latency::total       246549                       # number of LoadLockedReq MSHR miss cycles
system.cpu17.dcache.StoreCondReq_mshr_miss_latency::cpu17.data         8500                       # number of StoreCondReq MSHR miss cycles
system.cpu17.dcache.StoreCondReq_mshr_miss_latency::total         8500                       # number of StoreCondReq MSHR miss cycles
system.cpu17.dcache.StoreCondFailReq_mshr_miss_latency::cpu17.data        22000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu17.dcache.StoreCondFailReq_mshr_miss_latency::total        22000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu17.dcache.demand_mshr_miss_latency::cpu17.data   4642201949                       # number of demand (read+write) MSHR miss cycles
system.cpu17.dcache.demand_mshr_miss_latency::total   4642201949                       # number of demand (read+write) MSHR miss cycles
system.cpu17.dcache.overall_mshr_miss_latency::cpu17.data   4642206949                       # number of overall MSHR miss cycles
system.cpu17.dcache.overall_mshr_miss_latency::total   4642206949                       # number of overall MSHR miss cycles
system.cpu17.dcache.ReadReq_mshr_miss_rate::cpu17.data     0.209187                       # mshr miss rate for ReadReq accesses
system.cpu17.dcache.ReadReq_mshr_miss_rate::total     0.209187                       # mshr miss rate for ReadReq accesses
system.cpu17.dcache.WriteReq_mshr_miss_rate::cpu17.data     0.056511                       # mshr miss rate for WriteReq accesses
system.cpu17.dcache.WriteReq_mshr_miss_rate::total     0.056511                       # mshr miss rate for WriteReq accesses
system.cpu17.dcache.SoftPFReq_mshr_miss_rate::cpu17.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu17.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu17.dcache.LoadLockedReq_mshr_miss_rate::cpu17.data     0.944444                       # mshr miss rate for LoadLockedReq accesses
system.cpu17.dcache.LoadLockedReq_mshr_miss_rate::total     0.944444                       # mshr miss rate for LoadLockedReq accesses
system.cpu17.dcache.StoreCondReq_mshr_miss_rate::cpu17.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu17.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu17.dcache.demand_mshr_miss_rate::cpu17.data     0.204883                       # mshr miss rate for demand accesses
system.cpu17.dcache.demand_mshr_miss_rate::total     0.204883                       # mshr miss rate for demand accesses
system.cpu17.dcache.overall_mshr_miss_rate::cpu17.data     0.204886                       # mshr miss rate for overall accesses
system.cpu17.dcache.overall_mshr_miss_rate::total     0.204886                       # mshr miss rate for overall accesses
system.cpu17.dcache.ReadReq_avg_mshr_miss_latency::cpu17.data 69322.183485                       # average ReadReq mshr miss latency
system.cpu17.dcache.ReadReq_avg_mshr_miss_latency::total 69322.183485                       # average ReadReq mshr miss latency
system.cpu17.dcache.WriteReq_avg_mshr_miss_latency::cpu17.data 99856.653179                       # average WriteReq mshr miss latency
system.cpu17.dcache.WriteReq_avg_mshr_miss_latency::total 99856.653179                       # average WriteReq mshr miss latency
system.cpu17.dcache.SoftPFReq_avg_mshr_miss_latency::cpu17.data         2500                       # average SoftPFReq mshr miss latency
system.cpu17.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu17.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu17.data 14502.882353                       # average LoadLockedReq mshr miss latency
system.cpu17.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14502.882353                       # average LoadLockedReq mshr miss latency
system.cpu17.dcache.StoreCondReq_avg_mshr_miss_latency::cpu17.data         2125                       # average StoreCondReq mshr miss latency
system.cpu17.dcache.StoreCondReq_avg_mshr_miss_latency::total         2125                       # average StoreCondReq mshr miss latency
system.cpu17.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu17.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu17.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu17.dcache.demand_avg_mshr_miss_latency::cpu17.data 69559.643811                       # average overall mshr miss latency
system.cpu17.dcache.demand_avg_mshr_miss_latency::total 69559.643811                       # average overall mshr miss latency
system.cpu17.dcache.overall_avg_mshr_miss_latency::cpu17.data 69557.634202                       # average overall mshr miss latency
system.cpu17.dcache.overall_avg_mshr_miss_latency::total 69557.634202                       # average overall mshr miss latency
system.cpu17.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu17.icache.tags.replacements               0                       # number of replacements
system.cpu17.icache.tags.tagsinuse          43.911847                       # Cycle average of tags in use
system.cpu17.icache.tags.total_refs            143444                       # Total number of references to valid blocks.
system.cpu17.icache.tags.sampled_refs              56                       # Sample count of references to valid blocks.
system.cpu17.icache.tags.avg_refs         2561.500000                       # Average number of references to valid blocks.
system.cpu17.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu17.icache.tags.occ_blocks::cpu17.inst    43.911847                       # Average occupied blocks per requestor
system.cpu17.icache.tags.occ_percent::cpu17.inst     0.085765                       # Average percentage of cache occupancy
system.cpu17.icache.tags.occ_percent::total     0.085765                       # Average percentage of cache occupancy
system.cpu17.icache.tags.occ_task_id_blocks::1024           56                       # Occupied blocks per task id
system.cpu17.icache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu17.icache.tags.age_task_id_blocks_1024::3           51                       # Occupied blocks per task id
system.cpu17.icache.tags.occ_task_id_percent::1024     0.109375                       # Percentage of cache occupancy per task id
system.cpu17.icache.tags.tag_accesses          287084                       # Number of tag accesses
system.cpu17.icache.tags.data_accesses         287084                       # Number of data accesses
system.cpu17.icache.ReadReq_hits::cpu17.inst       143444                       # number of ReadReq hits
system.cpu17.icache.ReadReq_hits::total        143444                       # number of ReadReq hits
system.cpu17.icache.demand_hits::cpu17.inst       143444                       # number of demand (read+write) hits
system.cpu17.icache.demand_hits::total         143444                       # number of demand (read+write) hits
system.cpu17.icache.overall_hits::cpu17.inst       143444                       # number of overall hits
system.cpu17.icache.overall_hits::total        143444                       # number of overall hits
system.cpu17.icache.ReadReq_misses::cpu17.inst           70                       # number of ReadReq misses
system.cpu17.icache.ReadReq_misses::total           70                       # number of ReadReq misses
system.cpu17.icache.demand_misses::cpu17.inst           70                       # number of demand (read+write) misses
system.cpu17.icache.demand_misses::total           70                       # number of demand (read+write) misses
system.cpu17.icache.overall_misses::cpu17.inst           70                       # number of overall misses
system.cpu17.icache.overall_misses::total           70                       # number of overall misses
system.cpu17.icache.ReadReq_miss_latency::cpu17.inst      2832740                       # number of ReadReq miss cycles
system.cpu17.icache.ReadReq_miss_latency::total      2832740                       # number of ReadReq miss cycles
system.cpu17.icache.demand_miss_latency::cpu17.inst      2832740                       # number of demand (read+write) miss cycles
system.cpu17.icache.demand_miss_latency::total      2832740                       # number of demand (read+write) miss cycles
system.cpu17.icache.overall_miss_latency::cpu17.inst      2832740                       # number of overall miss cycles
system.cpu17.icache.overall_miss_latency::total      2832740                       # number of overall miss cycles
system.cpu17.icache.ReadReq_accesses::cpu17.inst       143514                       # number of ReadReq accesses(hits+misses)
system.cpu17.icache.ReadReq_accesses::total       143514                       # number of ReadReq accesses(hits+misses)
system.cpu17.icache.demand_accesses::cpu17.inst       143514                       # number of demand (read+write) accesses
system.cpu17.icache.demand_accesses::total       143514                       # number of demand (read+write) accesses
system.cpu17.icache.overall_accesses::cpu17.inst       143514                       # number of overall (read+write) accesses
system.cpu17.icache.overall_accesses::total       143514                       # number of overall (read+write) accesses
system.cpu17.icache.ReadReq_miss_rate::cpu17.inst     0.000488                       # miss rate for ReadReq accesses
system.cpu17.icache.ReadReq_miss_rate::total     0.000488                       # miss rate for ReadReq accesses
system.cpu17.icache.demand_miss_rate::cpu17.inst     0.000488                       # miss rate for demand accesses
system.cpu17.icache.demand_miss_rate::total     0.000488                       # miss rate for demand accesses
system.cpu17.icache.overall_miss_rate::cpu17.inst     0.000488                       # miss rate for overall accesses
system.cpu17.icache.overall_miss_rate::total     0.000488                       # miss rate for overall accesses
system.cpu17.icache.ReadReq_avg_miss_latency::cpu17.inst 40467.714286                       # average ReadReq miss latency
system.cpu17.icache.ReadReq_avg_miss_latency::total 40467.714286                       # average ReadReq miss latency
system.cpu17.icache.demand_avg_miss_latency::cpu17.inst 40467.714286                       # average overall miss latency
system.cpu17.icache.demand_avg_miss_latency::total 40467.714286                       # average overall miss latency
system.cpu17.icache.overall_avg_miss_latency::cpu17.inst 40467.714286                       # average overall miss latency
system.cpu17.icache.overall_avg_miss_latency::total 40467.714286                       # average overall miss latency
system.cpu17.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu17.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu17.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu17.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu17.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu17.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu17.icache.fast_writes                     0                       # number of fast writes performed
system.cpu17.icache.cache_copies                    0                       # number of cache copies performed
system.cpu17.icache.ReadReq_mshr_hits::cpu17.inst           14                       # number of ReadReq MSHR hits
system.cpu17.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu17.icache.demand_mshr_hits::cpu17.inst           14                       # number of demand (read+write) MSHR hits
system.cpu17.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu17.icache.overall_mshr_hits::cpu17.inst           14                       # number of overall MSHR hits
system.cpu17.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu17.icache.ReadReq_mshr_misses::cpu17.inst           56                       # number of ReadReq MSHR misses
system.cpu17.icache.ReadReq_mshr_misses::total           56                       # number of ReadReq MSHR misses
system.cpu17.icache.demand_mshr_misses::cpu17.inst           56                       # number of demand (read+write) MSHR misses
system.cpu17.icache.demand_mshr_misses::total           56                       # number of demand (read+write) MSHR misses
system.cpu17.icache.overall_mshr_misses::cpu17.inst           56                       # number of overall MSHR misses
system.cpu17.icache.overall_mshr_misses::total           56                       # number of overall MSHR misses
system.cpu17.icache.ReadReq_mshr_miss_latency::cpu17.inst      2372760                       # number of ReadReq MSHR miss cycles
system.cpu17.icache.ReadReq_mshr_miss_latency::total      2372760                       # number of ReadReq MSHR miss cycles
system.cpu17.icache.demand_mshr_miss_latency::cpu17.inst      2372760                       # number of demand (read+write) MSHR miss cycles
system.cpu17.icache.demand_mshr_miss_latency::total      2372760                       # number of demand (read+write) MSHR miss cycles
system.cpu17.icache.overall_mshr_miss_latency::cpu17.inst      2372760                       # number of overall MSHR miss cycles
system.cpu17.icache.overall_mshr_miss_latency::total      2372760                       # number of overall MSHR miss cycles
system.cpu17.icache.ReadReq_mshr_miss_rate::cpu17.inst     0.000390                       # mshr miss rate for ReadReq accesses
system.cpu17.icache.ReadReq_mshr_miss_rate::total     0.000390                       # mshr miss rate for ReadReq accesses
system.cpu17.icache.demand_mshr_miss_rate::cpu17.inst     0.000390                       # mshr miss rate for demand accesses
system.cpu17.icache.demand_mshr_miss_rate::total     0.000390                       # mshr miss rate for demand accesses
system.cpu17.icache.overall_mshr_miss_rate::cpu17.inst     0.000390                       # mshr miss rate for overall accesses
system.cpu17.icache.overall_mshr_miss_rate::total     0.000390                       # mshr miss rate for overall accesses
system.cpu17.icache.ReadReq_avg_mshr_miss_latency::cpu17.inst 42370.714286                       # average ReadReq mshr miss latency
system.cpu17.icache.ReadReq_avg_mshr_miss_latency::total 42370.714286                       # average ReadReq mshr miss latency
system.cpu17.icache.demand_avg_mshr_miss_latency::cpu17.inst 42370.714286                       # average overall mshr miss latency
system.cpu17.icache.demand_avg_mshr_miss_latency::total 42370.714286                       # average overall mshr miss latency
system.cpu17.icache.overall_avg_mshr_miss_latency::cpu17.inst 42370.714286                       # average overall mshr miss latency
system.cpu17.icache.overall_avg_mshr_miss_latency::total 42370.714286                       # average overall mshr miss latency
system.cpu17.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu18.branchPred.lookups                171372                       # Number of BP lookups
system.cpu18.branchPred.condPredicted          167325                       # Number of conditional branches predicted
system.cpu18.branchPred.condIncorrect            1041                       # Number of conditional branches incorrect
system.cpu18.branchPred.BTBLookups             167098                       # Number of BTB lookups
system.cpu18.branchPred.BTBHits                120827                       # Number of BTB hits
system.cpu18.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu18.branchPred.BTBHitPct           72.309064                       # BTB Hit Percentage
system.cpu18.branchPred.usedRAS                  2150                       # Number of times the RAS was used to get a target.
system.cpu18.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu18.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu18.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu18.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu18.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu18.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu18.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu18.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu18.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu18.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu18.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu18.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu18.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu18.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu18.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu18.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu18.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu18.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu18.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu18.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu18.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu18.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu18.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu18.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu18.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu18.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu18.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu18.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu18.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.inst_hits                          0                       # ITB inst hits
system.cpu18.dtb.inst_misses                        0                       # ITB inst misses
system.cpu18.dtb.read_hits                          0                       # DTB read hits
system.cpu18.dtb.read_misses                        0                       # DTB read misses
system.cpu18.dtb.write_hits                         0                       # DTB write hits
system.cpu18.dtb.write_misses                       0                       # DTB write misses
system.cpu18.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu18.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu18.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu18.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu18.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu18.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu18.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu18.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu18.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu18.dtb.read_accesses                      0                       # DTB read accesses
system.cpu18.dtb.write_accesses                     0                       # DTB write accesses
system.cpu18.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu18.dtb.hits                               0                       # DTB hits
system.cpu18.dtb.misses                             0                       # DTB misses
system.cpu18.dtb.accesses                           0                       # DTB accesses
system.cpu18.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu18.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu18.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu18.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu18.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu18.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu18.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu18.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu18.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu18.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu18.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu18.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu18.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu18.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu18.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu18.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu18.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu18.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu18.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu18.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu18.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu18.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu18.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu18.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu18.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu18.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu18.itb.walker.walks                       0                       # Table walker walks requested
system.cpu18.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.inst_hits                          0                       # ITB inst hits
system.cpu18.itb.inst_misses                        0                       # ITB inst misses
system.cpu18.itb.read_hits                          0                       # DTB read hits
system.cpu18.itb.read_misses                        0                       # DTB read misses
system.cpu18.itb.write_hits                         0                       # DTB write hits
system.cpu18.itb.write_misses                       0                       # DTB write misses
system.cpu18.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu18.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu18.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu18.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu18.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu18.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu18.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu18.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu18.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu18.itb.read_accesses                      0                       # DTB read accesses
system.cpu18.itb.write_accesses                     0                       # DTB write accesses
system.cpu18.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu18.itb.hits                               0                       # DTB hits
system.cpu18.itb.misses                             0                       # DTB misses
system.cpu18.itb.accesses                           0                       # DTB accesses
system.cpu18.numCycles                        2490081                       # number of cpu cycles simulated
system.cpu18.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu18.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu18.fetch.icacheStallCycles           145431                       # Number of cycles fetch is stalled on an Icache miss
system.cpu18.fetch.Insts                      1439605                       # Number of instructions fetch has processed
system.cpu18.fetch.Branches                    171372                       # Number of branches that fetch encountered
system.cpu18.fetch.predictedBranches           122977                       # Number of branches that fetch has predicted taken
system.cpu18.fetch.Cycles                     2340201                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu18.fetch.SquashCycles                  2937                       # Number of cycles fetch has spent squashing
system.cpu18.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu18.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu18.fetch.CacheLines                  143509                       # Number of cache lines fetched
system.cpu18.fetch.IcacheSquashes                  58                       # Number of outstanding Icache misses that were squashed
system.cpu18.fetch.rateDist::samples          2487107                       # Number of instructions fetched each cycle (Total)
system.cpu18.fetch.rateDist::mean            0.586298                       # Number of instructions fetched each cycle (Total)
system.cpu18.fetch.rateDist::stdev           1.870040                       # Number of instructions fetched each cycle (Total)
system.cpu18.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu18.fetch.rateDist::0                2223111     89.39%     89.39% # Number of instructions fetched each cycle (Total)
system.cpu18.fetch.rateDist::1                  26134      1.05%     90.44% # Number of instructions fetched each cycle (Total)
system.cpu18.fetch.rateDist::2                  19484      0.78%     91.22% # Number of instructions fetched each cycle (Total)
system.cpu18.fetch.rateDist::3                  19206      0.77%     91.99% # Number of instructions fetched each cycle (Total)
system.cpu18.fetch.rateDist::4                  19447      0.78%     92.77% # Number of instructions fetched each cycle (Total)
system.cpu18.fetch.rateDist::5                  18516      0.74%     93.52% # Number of instructions fetched each cycle (Total)
system.cpu18.fetch.rateDist::6                  26369      1.06%     94.58% # Number of instructions fetched each cycle (Total)
system.cpu18.fetch.rateDist::7                  71837      2.89%     97.47% # Number of instructions fetched each cycle (Total)
system.cpu18.fetch.rateDist::8                  63003      2.53%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu18.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu18.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu18.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu18.fetch.rateDist::total            2487107                       # Number of instructions fetched each cycle (Total)
system.cpu18.fetch.branchRate                0.068822                       # Number of branch fetches per cycle
system.cpu18.fetch.rate                      0.578136                       # Number of inst fetches per cycle
system.cpu18.decode.IdleCycles                  69989                       # Number of cycles decode is idle
system.cpu18.decode.BlockedCycles             2236482                       # Number of cycles decode is blocked
system.cpu18.decode.RunCycles                   26665                       # Number of cycles decode is running
system.cpu18.decode.UnblockCycles              152531                       # Number of cycles decode is unblocking
system.cpu18.decode.SquashCycles                 1440                       # Number of cycles decode is squashing
system.cpu18.decode.BranchResolved               1811                       # Number of times decode resolved a branch
system.cpu18.decode.BranchMispred                  28                       # Number of times decode detected a branch misprediction
system.cpu18.decode.DecodedInsts              1403362                       # Number of instructions handled by decode
system.cpu18.decode.SquashedInsts                 114                       # Number of squashed instructions handled by decode
system.cpu18.rename.SquashCycles                 1440                       # Number of cycles rename is squashing
system.cpu18.rename.IdleCycles                  95994                       # Number of cycles rename is idle
system.cpu18.rename.BlockCycles               1606233                       # Number of cycles rename is blocking
system.cpu18.rename.serializeStallCycles        19254                       # count of cycles rename stalled for serializing inst
system.cpu18.rename.RunCycles                  121120                       # Number of cycles rename is running
system.cpu18.rename.UnblockCycles              643066                       # Number of cycles rename is unblocking
system.cpu18.rename.RenamedInsts              1395186                       # Number of instructions processed by rename
system.cpu18.rename.ROBFullEvents                   9                       # Number of times rename has blocked due to ROB full
system.cpu18.rename.IQFullEvents               604606                       # Number of times rename has blocked due to IQ full
system.cpu18.rename.LQFullEvents                 2932                       # Number of times rename has blocked due to LQ full
system.cpu18.rename.RenamedOperands           2041092                       # Number of destination operands rename has renamed
system.cpu18.rename.RenameLookups             6849894                       # Number of register rename lookups that rename has made
system.cpu18.rename.int_rename_lookups        2194350                       # Number of integer rename lookups
system.cpu18.rename.CommittedMaps             1981622                       # Number of HB maps that are committed
system.cpu18.rename.UndoneMaps                  59466                       # Number of HB maps that are undone due to squashing
system.cpu18.rename.serializingInsts              468                       # count of serializing insts renamed
system.cpu18.rename.tempSerializingInsts          468                       # count of temporary serializing insts renamed
system.cpu18.rename.skidInsts                  912393                       # count of insts added to the skid buffer
system.cpu18.memDep0.insertedLoads             319050                       # Number of loads inserted to the mem dependence unit.
system.cpu18.memDep0.insertedStores              9566                       # Number of stores inserted to the mem dependence unit.
system.cpu18.memDep0.conflictingLoads            4928                       # Number of conflicting loads.
system.cpu18.memDep0.conflictingStores           5071                       # Number of conflicting stores.
system.cpu18.iq.iqInstsAdded                  1389937                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu18.iq.iqNonSpecInstsAdded               899                       # Number of non-speculative instructions added to the IQ
system.cpu18.iq.iqInstsIssued                 2369079                       # Number of instructions issued
system.cpu18.iq.iqSquashedInstsIssued            2240                       # Number of squashed instructions issued
system.cpu18.iq.iqSquashedInstsExamined         29189                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu18.iq.iqSquashedOperandsExamined       102872                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu18.iq.iqSquashedNonSpecRemoved           23                       # Number of squashed non-spec instructions that were removed
system.cpu18.iq.issued_per_cycle::samples      2487107                       # Number of insts issued each cycle
system.cpu18.iq.issued_per_cycle::mean       0.952544                       # Number of insts issued each cycle
system.cpu18.iq.issued_per_cycle::stdev      1.435917                       # Number of insts issued each cycle
system.cpu18.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu18.iq.issued_per_cycle::0           1464584     58.89%     58.89% # Number of insts issued each cycle
system.cpu18.iq.issued_per_cycle::1            469631     18.88%     77.77% # Number of insts issued each cycle
system.cpu18.iq.issued_per_cycle::2            126823      5.10%     82.87% # Number of insts issued each cycle
system.cpu18.iq.issued_per_cycle::3             58474      2.35%     85.22% # Number of insts issued each cycle
system.cpu18.iq.issued_per_cycle::4            367595     14.78%    100.00% # Number of insts issued each cycle
system.cpu18.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu18.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu18.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu18.iq.issued_per_cycle::total       2487107                       # Number of insts issued each cycle
system.cpu18.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu18.iq.fu_full::IntAlu                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu18.iq.fu_full::IntMult                    2    100.00%    100.00% # attempts to use FU when none available
system.cpu18.iq.fu_full::IntDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu18.iq.fu_full::FloatAdd                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu18.iq.fu_full::FloatCmp                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu18.iq.fu_full::FloatCvt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu18.iq.fu_full::FloatMult                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu18.iq.fu_full::FloatDiv                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu18.iq.fu_full::FloatSqrt                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdAddAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdAlu                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdMisc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdMultAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdShift                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdShiftAcc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdFloatAdd               0      0.00%    100.00% # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdFloatAlu               0      0.00%    100.00% # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdFloatCmp               0      0.00%    100.00% # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdFloatCvt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdFloatDiv               0      0.00%    100.00% # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdFloatMisc              0      0.00%    100.00% # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdFloatMult              0      0.00%    100.00% # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdFloatSqrt              0      0.00%    100.00% # attempts to use FU when none available
system.cpu18.iq.fu_full::MemRead                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu18.iq.fu_full::MemWrite                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu18.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu18.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu18.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu18.iq.FU_type_0::IntAlu              847415     35.77%     35.77% # Type of FU issued
system.cpu18.iq.FU_type_0::IntMult             196612      8.30%     44.07% # Type of FU issued
system.cpu18.iq.FU_type_0::IntDiv                   0      0.00%     44.07% # Type of FU issued
system.cpu18.iq.FU_type_0::FloatAdd                 0      0.00%     44.07% # Type of FU issued
system.cpu18.iq.FU_type_0::FloatCmp                 0      0.00%     44.07% # Type of FU issued
system.cpu18.iq.FU_type_0::FloatCvt                 0      0.00%     44.07% # Type of FU issued
system.cpu18.iq.FU_type_0::FloatMult                0      0.00%     44.07% # Type of FU issued
system.cpu18.iq.FU_type_0::FloatDiv                 0      0.00%     44.07% # Type of FU issued
system.cpu18.iq.FU_type_0::FloatSqrt                0      0.00%     44.07% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdAdd                  0      0.00%     44.07% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdAddAcc               0      0.00%     44.07% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdAlu                  0      0.00%     44.07% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdCmp                  0      0.00%     44.07% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdCvt                  0      0.00%     44.07% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdMisc                 0      0.00%     44.07% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdMult                 0      0.00%     44.07% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdMultAcc              0      0.00%     44.07% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdShift                0      0.00%     44.07% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdShiftAcc             0      0.00%     44.07% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdSqrt                 0      0.00%     44.07% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdFloatAdd             0      0.00%     44.07% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdFloatAlu             0      0.00%     44.07% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdFloatCmp             0      0.00%     44.07% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdFloatCvt             0      0.00%     44.07% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdFloatDiv             0      0.00%     44.07% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdFloatMisc            0      0.00%     44.07% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdFloatMult            0      0.00%     44.07% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     44.07% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdFloatSqrt            0      0.00%     44.07% # Type of FU issued
system.cpu18.iq.FU_type_0::MemRead            1315741     55.54%     99.61% # Type of FU issued
system.cpu18.iq.FU_type_0::MemWrite              9311      0.39%    100.00% # Type of FU issued
system.cpu18.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu18.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu18.iq.FU_type_0::total              2369079                       # Type of FU issued
system.cpu18.iq.rate                         0.951406                       # Inst issue rate
system.cpu18.iq.fu_busy_cnt                         2                       # FU busy when requested
system.cpu18.iq.fu_busy_rate                 0.000001                       # FU busy rate (busy events/executed inst)
system.cpu18.iq.int_inst_queue_reads          7227503                       # Number of integer instruction queue reads
system.cpu18.iq.int_inst_queue_writes         1420039                       # Number of integer instruction queue writes
system.cpu18.iq.int_inst_queue_wakeup_accesses      1369089                       # Number of integer instruction queue wakeup accesses
system.cpu18.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu18.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu18.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu18.iq.int_alu_accesses              2369081                       # Number of integer alu accesses
system.cpu18.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu18.iew.lsq.thread0.forwLoads              9                       # Number of loads that had data forwarded from stores
system.cpu18.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu18.iew.lsq.thread0.squashedLoads         3751                       # Number of loads squashed
system.cpu18.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu18.iew.lsq.thread0.memOrderViolation           14                       # Number of memory ordering violations
system.cpu18.iew.lsq.thread0.squashedStores          389                       # Number of stores squashed
system.cpu18.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu18.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu18.iew.lsq.thread0.rescheduledLoads          429                       # Number of loads that were rescheduled
system.cpu18.iew.lsq.thread0.cacheBlocked       999393                       # Number of times an access to memory failed due to the cache being blocked
system.cpu18.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu18.iew.iewSquashCycles                 1440                       # Number of cycles IEW is squashing
system.cpu18.iew.iewBlockCycles               1092270                       # Number of cycles IEW is blocking
system.cpu18.iew.iewUnblockCycles               65753                       # Number of cycles IEW is unblocking
system.cpu18.iew.iewDispatchedInsts           1390839                       # Number of instructions dispatched to IQ
system.cpu18.iew.iewDispSquashedInsts             104                       # Number of squashed instructions skipped by dispatch
system.cpu18.iew.iewDispLoadInsts              319050                       # Number of dispatched load instructions
system.cpu18.iew.iewDispStoreInsts               9566                       # Number of dispatched store instructions
system.cpu18.iew.iewDispNonSpecInsts              455                       # Number of dispatched non-speculative instructions
system.cpu18.iew.iewIQFullEvents                 2247                       # Number of times the IQ has become full, causing a stall
system.cpu18.iew.iewLSQFullEvents                 125                       # Number of times the LSQ has become full, causing a stall
system.cpu18.iew.memOrderViolationEvents           14                       # Number of memory order violations
system.cpu18.iew.predictedTakenIncorrect          943                       # Number of branches that were predicted taken incorrectly
system.cpu18.iew.predictedNotTakenIncorrect           74                       # Number of branches that were predicted not taken incorrectly
system.cpu18.iew.branchMispredicts               1017                       # Number of branch mispredicts detected at execute
system.cpu18.iew.iewExecutedInsts             2368593                       # Number of executed instructions
system.cpu18.iew.iewExecLoadInsts             1315343                       # Number of load instructions executed
system.cpu18.iew.iewExecSquashedInsts             482                       # Number of squashed instructions skipped in execute
system.cpu18.iew.exec_swp                           0                       # number of swp insts executed
system.cpu18.iew.exec_nop                           3                       # number of nop insts executed
system.cpu18.iew.exec_refs                    1324623                       # number of memory reference insts executed
system.cpu18.iew.exec_branches                 156071                       # Number of branches executed
system.cpu18.iew.exec_stores                     9280                       # Number of stores executed
system.cpu18.iew.exec_rate                   0.951211                       # Inst execution rate
system.cpu18.iew.wb_sent                      1369524                       # cumulative count of insts sent to commit
system.cpu18.iew.wb_count                     1369089                       # cumulative count of insts written-back
system.cpu18.iew.wb_producers                  949087                       # num instructions producing a value
system.cpu18.iew.wb_consumers                 1503337                       # num instructions consuming a value
system.cpu18.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu18.iew.wb_rate                     0.549817                       # insts written-back per cycle
system.cpu18.iew.wb_fanout                   0.631320                       # average fanout of values written-back
system.cpu18.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu18.commit.commitSquashedInsts         29130                       # The number of squashed insts skipped by commit
system.cpu18.commit.commitNonSpecStalls           876                       # The number of times commit has been forced to stall to communicate backwards
system.cpu18.commit.branchMispredicts            1013                       # The number of times a branch was mispredicted
system.cpu18.commit.committed_per_cycle::samples      2482545                       # Number of insts commited each cycle
system.cpu18.commit.committed_per_cycle::mean     0.548488                       # Number of insts commited each cycle
system.cpu18.commit.committed_per_cycle::stdev     1.358714                       # Number of insts commited each cycle
system.cpu18.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu18.commit.committed_per_cycle::0      1928296     77.67%     77.67% # Number of insts commited each cycle
system.cpu18.commit.committed_per_cycle::1       239319      9.64%     87.31% # Number of insts commited each cycle
system.cpu18.commit.committed_per_cycle::2       132907      5.35%     92.67% # Number of insts commited each cycle
system.cpu18.commit.committed_per_cycle::3        70421      2.84%     95.50% # Number of insts commited each cycle
system.cpu18.commit.committed_per_cycle::4         1497      0.06%     95.56% # Number of insts commited each cycle
system.cpu18.commit.committed_per_cycle::5        79383      3.20%     98.76% # Number of insts commited each cycle
system.cpu18.commit.committed_per_cycle::6          915      0.04%     98.80% # Number of insts commited each cycle
system.cpu18.commit.committed_per_cycle::7         1598      0.06%     98.86% # Number of insts commited each cycle
system.cpu18.commit.committed_per_cycle::8        28209      1.14%    100.00% # Number of insts commited each cycle
system.cpu18.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu18.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu18.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu18.commit.committed_per_cycle::total      2482545                       # Number of insts commited each cycle
system.cpu18.commit.committedInsts            1348929                       # Number of instructions committed
system.cpu18.commit.committedOps              1361647                       # Number of ops (including micro ops) committed
system.cpu18.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu18.commit.refs                       324476                       # Number of memory references committed
system.cpu18.commit.loads                      315299                       # Number of loads committed
system.cpu18.commit.membars                       427                       # Number of memory barriers committed
system.cpu18.commit.branches                   154694                       # Number of branches committed
system.cpu18.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu18.commit.int_insts                 1209060                       # Number of committed integer instructions.
system.cpu18.commit.function_calls               1267                       # Number of function calls committed.
system.cpu18.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu18.commit.op_class_0::IntAlu         840560     61.73%     61.73% # Class of committed instruction
system.cpu18.commit.op_class_0::IntMult        196611     14.44%     76.17% # Class of committed instruction
system.cpu18.commit.op_class_0::IntDiv              0      0.00%     76.17% # Class of committed instruction
system.cpu18.commit.op_class_0::FloatAdd            0      0.00%     76.17% # Class of committed instruction
system.cpu18.commit.op_class_0::FloatCmp            0      0.00%     76.17% # Class of committed instruction
system.cpu18.commit.op_class_0::FloatCvt            0      0.00%     76.17% # Class of committed instruction
system.cpu18.commit.op_class_0::FloatMult            0      0.00%     76.17% # Class of committed instruction
system.cpu18.commit.op_class_0::FloatDiv            0      0.00%     76.17% # Class of committed instruction
system.cpu18.commit.op_class_0::FloatSqrt            0      0.00%     76.17% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdAdd             0      0.00%     76.17% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdAddAcc            0      0.00%     76.17% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdAlu             0      0.00%     76.17% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdCmp             0      0.00%     76.17% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdCvt             0      0.00%     76.17% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdMisc            0      0.00%     76.17% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdMult            0      0.00%     76.17% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdMultAcc            0      0.00%     76.17% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdShift            0      0.00%     76.17% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdShiftAcc            0      0.00%     76.17% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdSqrt            0      0.00%     76.17% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdFloatAdd            0      0.00%     76.17% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdFloatAlu            0      0.00%     76.17% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdFloatCmp            0      0.00%     76.17% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdFloatCvt            0      0.00%     76.17% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdFloatDiv            0      0.00%     76.17% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdFloatMisc            0      0.00%     76.17% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdFloatMult            0      0.00%     76.17% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.17% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.17% # Class of committed instruction
system.cpu18.commit.op_class_0::MemRead        315299     23.16%     99.33% # Class of committed instruction
system.cpu18.commit.op_class_0::MemWrite         9177      0.67%    100.00% # Class of committed instruction
system.cpu18.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu18.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu18.commit.op_class_0::total         1361647                       # Class of committed instruction
system.cpu18.commit.bw_lim_events               28209                       # number cycles where commit BW limit reached
system.cpu18.rob.rob_reads                    3839679                       # The number of ROB reads
system.cpu18.rob.rob_writes                   2786187                       # The number of ROB writes
system.cpu18.timesIdled                            23                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu18.idleCycles                          2974                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu18.quiesceCycles                     411679                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu18.committedInsts                   1348929                       # Number of Instructions Simulated
system.cpu18.committedOps                     1361647                       # Number of Ops (including micro ops) Simulated
system.cpu18.cpi                             1.845969                       # CPI: Cycles Per Instruction
system.cpu18.cpi_total                       1.845969                       # CPI: Total CPI of All Threads
system.cpu18.ipc                             0.541721                       # IPC: Instructions Per Cycle
system.cpu18.ipc_total                       0.541721                       # IPC: Total IPC of All Threads
system.cpu18.int_regfile_reads                3357946                       # number of integer regfile reads
system.cpu18.int_regfile_writes               1078021                       # number of integer regfile writes
system.cpu18.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu18.cc_regfile_reads                 8054685                       # number of cc regfile reads
system.cpu18.cc_regfile_writes                 918316                       # number of cc regfile writes
system.cpu18.misc_regfile_reads                349429                       # number of misc regfile reads
system.cpu18.misc_regfile_writes                  132                       # number of misc regfile writes
system.cpu18.dcache.tags.replacements           65711                       # number of replacements
system.cpu18.dcache.tags.tagsinuse         782.963258                       # Cycle average of tags in use
system.cpu18.dcache.tags.total_refs            190234                       # Total number of references to valid blocks.
system.cpu18.dcache.tags.sampled_refs           66733                       # Sample count of references to valid blocks.
system.cpu18.dcache.tags.avg_refs            2.850674                       # Average number of references to valid blocks.
system.cpu18.dcache.tags.warmup_cycle       486377500                       # Cycle when the warmup percentage was hit.
system.cpu18.dcache.tags.occ_blocks::cpu18.data   782.963258                       # Average occupied blocks per requestor
system.cpu18.dcache.tags.occ_percent::cpu18.data     0.764613                       # Average percentage of cache occupancy
system.cpu18.dcache.tags.occ_percent::total     0.764613                       # Average percentage of cache occupancy
system.cpu18.dcache.tags.occ_task_id_blocks::1024         1022                       # Occupied blocks per task id
system.cpu18.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu18.dcache.tags.age_task_id_blocks_1024::1          258                       # Occupied blocks per task id
system.cpu18.dcache.tags.age_task_id_blocks_1024::2          761                       # Occupied blocks per task id
system.cpu18.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu18.dcache.tags.tag_accesses          717829                       # Number of tag accesses
system.cpu18.dcache.tags.data_accesses         717829                       # Number of data accesses
system.cpu18.dcache.ReadReq_hits::cpu18.data       182130                       # number of ReadReq hits
system.cpu18.dcache.ReadReq_hits::total        182130                       # number of ReadReq hits
system.cpu18.dcache.WriteReq_hits::cpu18.data         8097                       # number of WriteReq hits
system.cpu18.dcache.WriteReq_hits::total         8097                       # number of WriteReq hits
system.cpu18.dcache.SoftPFReq_hits::cpu18.data            2                       # number of SoftPFReq hits
system.cpu18.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu18.dcache.LoadLockedReq_hits::cpu18.data            4                       # number of LoadLockedReq hits
system.cpu18.dcache.LoadLockedReq_hits::total            4                       # number of LoadLockedReq hits
system.cpu18.dcache.StoreCondReq_hits::cpu18.data            1                       # number of StoreCondReq hits
system.cpu18.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu18.dcache.demand_hits::cpu18.data       190227                       # number of demand (read+write) hits
system.cpu18.dcache.demand_hits::total         190227                       # number of demand (read+write) hits
system.cpu18.dcache.overall_hits::cpu18.data       190229                       # number of overall hits
system.cpu18.dcache.overall_hits::total        190229                       # number of overall hits
system.cpu18.dcache.ReadReq_misses::cpu18.data       134191                       # number of ReadReq misses
system.cpu18.dcache.ReadReq_misses::total       134191                       # number of ReadReq misses
system.cpu18.dcache.WriteReq_misses::cpu18.data         1046                       # number of WriteReq misses
system.cpu18.dcache.WriteReq_misses::total         1046                       # number of WriteReq misses
system.cpu18.dcache.SoftPFReq_misses::cpu18.data            3                       # number of SoftPFReq misses
system.cpu18.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu18.dcache.LoadLockedReq_misses::cpu18.data           29                       # number of LoadLockedReq misses
system.cpu18.dcache.LoadLockedReq_misses::total           29                       # number of LoadLockedReq misses
system.cpu18.dcache.StoreCondReq_misses::cpu18.data           19                       # number of StoreCondReq misses
system.cpu18.dcache.StoreCondReq_misses::total           19                       # number of StoreCondReq misses
system.cpu18.dcache.demand_misses::cpu18.data       135237                       # number of demand (read+write) misses
system.cpu18.dcache.demand_misses::total       135237                       # number of demand (read+write) misses
system.cpu18.dcache.overall_misses::cpu18.data       135240                       # number of overall misses
system.cpu18.dcache.overall_misses::total       135240                       # number of overall misses
system.cpu18.dcache.ReadReq_miss_latency::cpu18.data   8340383048                       # number of ReadReq miss cycles
system.cpu18.dcache.ReadReq_miss_latency::total   8340383048                       # number of ReadReq miss cycles
system.cpu18.dcache.WriteReq_miss_latency::cpu18.data     98936875                       # number of WriteReq miss cycles
system.cpu18.dcache.WriteReq_miss_latency::total     98936875                       # number of WriteReq miss cycles
system.cpu18.dcache.LoadLockedReq_miss_latency::cpu18.data       206384                       # number of LoadLockedReq miss cycles
system.cpu18.dcache.LoadLockedReq_miss_latency::total       206384                       # number of LoadLockedReq miss cycles
system.cpu18.dcache.StoreCondReq_miss_latency::cpu18.data         8000                       # number of StoreCondReq miss cycles
system.cpu18.dcache.StoreCondReq_miss_latency::total         8000                       # number of StoreCondReq miss cycles
system.cpu18.dcache.StoreCondFailReq_miss_latency::cpu18.data       197000                       # number of StoreCondFailReq miss cycles
system.cpu18.dcache.StoreCondFailReq_miss_latency::total       197000                       # number of StoreCondFailReq miss cycles
system.cpu18.dcache.demand_miss_latency::cpu18.data   8439319923                       # number of demand (read+write) miss cycles
system.cpu18.dcache.demand_miss_latency::total   8439319923                       # number of demand (read+write) miss cycles
system.cpu18.dcache.overall_miss_latency::cpu18.data   8439319923                       # number of overall miss cycles
system.cpu18.dcache.overall_miss_latency::total   8439319923                       # number of overall miss cycles
system.cpu18.dcache.ReadReq_accesses::cpu18.data       316321                       # number of ReadReq accesses(hits+misses)
system.cpu18.dcache.ReadReq_accesses::total       316321                       # number of ReadReq accesses(hits+misses)
system.cpu18.dcache.WriteReq_accesses::cpu18.data         9143                       # number of WriteReq accesses(hits+misses)
system.cpu18.dcache.WriteReq_accesses::total         9143                       # number of WriteReq accesses(hits+misses)
system.cpu18.dcache.SoftPFReq_accesses::cpu18.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu18.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu18.dcache.LoadLockedReq_accesses::cpu18.data           33                       # number of LoadLockedReq accesses(hits+misses)
system.cpu18.dcache.LoadLockedReq_accesses::total           33                       # number of LoadLockedReq accesses(hits+misses)
system.cpu18.dcache.StoreCondReq_accesses::cpu18.data           20                       # number of StoreCondReq accesses(hits+misses)
system.cpu18.dcache.StoreCondReq_accesses::total           20                       # number of StoreCondReq accesses(hits+misses)
system.cpu18.dcache.demand_accesses::cpu18.data       325464                       # number of demand (read+write) accesses
system.cpu18.dcache.demand_accesses::total       325464                       # number of demand (read+write) accesses
system.cpu18.dcache.overall_accesses::cpu18.data       325469                       # number of overall (read+write) accesses
system.cpu18.dcache.overall_accesses::total       325469                       # number of overall (read+write) accesses
system.cpu18.dcache.ReadReq_miss_rate::cpu18.data     0.424224                       # miss rate for ReadReq accesses
system.cpu18.dcache.ReadReq_miss_rate::total     0.424224                       # miss rate for ReadReq accesses
system.cpu18.dcache.WriteReq_miss_rate::cpu18.data     0.114404                       # miss rate for WriteReq accesses
system.cpu18.dcache.WriteReq_miss_rate::total     0.114404                       # miss rate for WriteReq accesses
system.cpu18.dcache.SoftPFReq_miss_rate::cpu18.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu18.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu18.dcache.LoadLockedReq_miss_rate::cpu18.data     0.878788                       # miss rate for LoadLockedReq accesses
system.cpu18.dcache.LoadLockedReq_miss_rate::total     0.878788                       # miss rate for LoadLockedReq accesses
system.cpu18.dcache.StoreCondReq_miss_rate::cpu18.data     0.950000                       # miss rate for StoreCondReq accesses
system.cpu18.dcache.StoreCondReq_miss_rate::total     0.950000                       # miss rate for StoreCondReq accesses
system.cpu18.dcache.demand_miss_rate::cpu18.data     0.415521                       # miss rate for demand accesses
system.cpu18.dcache.demand_miss_rate::total     0.415521                       # miss rate for demand accesses
system.cpu18.dcache.overall_miss_rate::cpu18.data     0.415523                       # miss rate for overall accesses
system.cpu18.dcache.overall_miss_rate::total     0.415523                       # miss rate for overall accesses
system.cpu18.dcache.ReadReq_avg_miss_latency::cpu18.data 62153.073217                       # average ReadReq miss latency
system.cpu18.dcache.ReadReq_avg_miss_latency::total 62153.073217                       # average ReadReq miss latency
system.cpu18.dcache.WriteReq_avg_miss_latency::cpu18.data 94585.922562                       # average WriteReq miss latency
system.cpu18.dcache.WriteReq_avg_miss_latency::total 94585.922562                       # average WriteReq miss latency
system.cpu18.dcache.LoadLockedReq_avg_miss_latency::cpu18.data  7116.689655                       # average LoadLockedReq miss latency
system.cpu18.dcache.LoadLockedReq_avg_miss_latency::total  7116.689655                       # average LoadLockedReq miss latency
system.cpu18.dcache.StoreCondReq_avg_miss_latency::cpu18.data   421.052632                       # average StoreCondReq miss latency
system.cpu18.dcache.StoreCondReq_avg_miss_latency::total   421.052632                       # average StoreCondReq miss latency
system.cpu18.dcache.StoreCondFailReq_avg_miss_latency::cpu18.data          inf                       # average StoreCondFailReq miss latency
system.cpu18.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu18.dcache.demand_avg_miss_latency::cpu18.data 62403.927350                       # average overall miss latency
system.cpu18.dcache.demand_avg_miss_latency::total 62403.927350                       # average overall miss latency
system.cpu18.dcache.overall_avg_miss_latency::cpu18.data 62402.543057                       # average overall miss latency
system.cpu18.dcache.overall_avg_miss_latency::total 62402.543057                       # average overall miss latency
system.cpu18.dcache.blocked_cycles::no_mshrs      2201597                       # number of cycles access was blocked
system.cpu18.dcache.blocked_cycles::no_targets          393                       # number of cycles access was blocked
system.cpu18.dcache.blocked::no_mshrs           66589                       # number of cycles access was blocked
system.cpu18.dcache.blocked::no_targets             2                       # number of cycles access was blocked
system.cpu18.dcache.avg_blocked_cycles::no_mshrs    33.062473                       # average number of cycles each access was blocked
system.cpu18.dcache.avg_blocked_cycles::no_targets   196.500000                       # average number of cycles each access was blocked
system.cpu18.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu18.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu18.dcache.writebacks::writebacks         2010                       # number of writebacks
system.cpu18.dcache.writebacks::total            2010                       # number of writebacks
system.cpu18.dcache.ReadReq_mshr_hits::cpu18.data        67972                       # number of ReadReq MSHR hits
system.cpu18.dcache.ReadReq_mshr_hits::total        67972                       # number of ReadReq MSHR hits
system.cpu18.dcache.WriteReq_mshr_hits::cpu18.data          527                       # number of WriteReq MSHR hits
system.cpu18.dcache.WriteReq_mshr_hits::total          527                       # number of WriteReq MSHR hits
system.cpu18.dcache.demand_mshr_hits::cpu18.data        68499                       # number of demand (read+write) MSHR hits
system.cpu18.dcache.demand_mshr_hits::total        68499                       # number of demand (read+write) MSHR hits
system.cpu18.dcache.overall_mshr_hits::cpu18.data        68499                       # number of overall MSHR hits
system.cpu18.dcache.overall_mshr_hits::total        68499                       # number of overall MSHR hits
system.cpu18.dcache.ReadReq_mshr_misses::cpu18.data        66219                       # number of ReadReq MSHR misses
system.cpu18.dcache.ReadReq_mshr_misses::total        66219                       # number of ReadReq MSHR misses
system.cpu18.dcache.WriteReq_mshr_misses::cpu18.data          519                       # number of WriteReq MSHR misses
system.cpu18.dcache.WriteReq_mshr_misses::total          519                       # number of WriteReq MSHR misses
system.cpu18.dcache.SoftPFReq_mshr_misses::cpu18.data            2                       # number of SoftPFReq MSHR misses
system.cpu18.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu18.dcache.LoadLockedReq_mshr_misses::cpu18.data           29                       # number of LoadLockedReq MSHR misses
system.cpu18.dcache.LoadLockedReq_mshr_misses::total           29                       # number of LoadLockedReq MSHR misses
system.cpu18.dcache.StoreCondReq_mshr_misses::cpu18.data           19                       # number of StoreCondReq MSHR misses
system.cpu18.dcache.StoreCondReq_mshr_misses::total           19                       # number of StoreCondReq MSHR misses
system.cpu18.dcache.demand_mshr_misses::cpu18.data        66738                       # number of demand (read+write) MSHR misses
system.cpu18.dcache.demand_mshr_misses::total        66738                       # number of demand (read+write) MSHR misses
system.cpu18.dcache.overall_mshr_misses::cpu18.data        66740                       # number of overall MSHR misses
system.cpu18.dcache.overall_mshr_misses::total        66740                       # number of overall MSHR misses
system.cpu18.dcache.ReadReq_mshr_miss_latency::cpu18.data   4589385343                       # number of ReadReq MSHR miss cycles
system.cpu18.dcache.ReadReq_mshr_miss_latency::total   4589385343                       # number of ReadReq MSHR miss cycles
system.cpu18.dcache.WriteReq_mshr_miss_latency::cpu18.data     51842125                       # number of WriteReq MSHR miss cycles
system.cpu18.dcache.WriteReq_mshr_miss_latency::total     51842125                       # number of WriteReq MSHR miss cycles
system.cpu18.dcache.SoftPFReq_mshr_miss_latency::cpu18.data         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu18.dcache.SoftPFReq_mshr_miss_latency::total         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu18.dcache.LoadLockedReq_mshr_miss_latency::cpu18.data       151116                       # number of LoadLockedReq MSHR miss cycles
system.cpu18.dcache.LoadLockedReq_mshr_miss_latency::total       151116                       # number of LoadLockedReq MSHR miss cycles
system.cpu18.dcache.StoreCondReq_mshr_miss_latency::cpu18.data         5000                       # number of StoreCondReq MSHR miss cycles
system.cpu18.dcache.StoreCondReq_mshr_miss_latency::total         5000                       # number of StoreCondReq MSHR miss cycles
system.cpu18.dcache.StoreCondFailReq_mshr_miss_latency::cpu18.data       171500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu18.dcache.StoreCondFailReq_mshr_miss_latency::total       171500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu18.dcache.demand_mshr_miss_latency::cpu18.data   4641227468                       # number of demand (read+write) MSHR miss cycles
system.cpu18.dcache.demand_mshr_miss_latency::total   4641227468                       # number of demand (read+write) MSHR miss cycles
system.cpu18.dcache.overall_mshr_miss_latency::cpu18.data   4641232468                       # number of overall MSHR miss cycles
system.cpu18.dcache.overall_mshr_miss_latency::total   4641232468                       # number of overall MSHR miss cycles
system.cpu18.dcache.ReadReq_mshr_miss_rate::cpu18.data     0.209341                       # mshr miss rate for ReadReq accesses
system.cpu18.dcache.ReadReq_mshr_miss_rate::total     0.209341                       # mshr miss rate for ReadReq accesses
system.cpu18.dcache.WriteReq_mshr_miss_rate::cpu18.data     0.056765                       # mshr miss rate for WriteReq accesses
system.cpu18.dcache.WriteReq_mshr_miss_rate::total     0.056765                       # mshr miss rate for WriteReq accesses
system.cpu18.dcache.SoftPFReq_mshr_miss_rate::cpu18.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu18.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu18.dcache.LoadLockedReq_mshr_miss_rate::cpu18.data     0.878788                       # mshr miss rate for LoadLockedReq accesses
system.cpu18.dcache.LoadLockedReq_mshr_miss_rate::total     0.878788                       # mshr miss rate for LoadLockedReq accesses
system.cpu18.dcache.StoreCondReq_mshr_miss_rate::cpu18.data     0.950000                       # mshr miss rate for StoreCondReq accesses
system.cpu18.dcache.StoreCondReq_mshr_miss_rate::total     0.950000                       # mshr miss rate for StoreCondReq accesses
system.cpu18.dcache.demand_mshr_miss_rate::cpu18.data     0.205055                       # mshr miss rate for demand accesses
system.cpu18.dcache.demand_mshr_miss_rate::total     0.205055                       # mshr miss rate for demand accesses
system.cpu18.dcache.overall_mshr_miss_rate::cpu18.data     0.205058                       # mshr miss rate for overall accesses
system.cpu18.dcache.overall_mshr_miss_rate::total     0.205058                       # mshr miss rate for overall accesses
system.cpu18.dcache.ReadReq_avg_mshr_miss_latency::cpu18.data 69306.171084                       # average ReadReq mshr miss latency
system.cpu18.dcache.ReadReq_avg_mshr_miss_latency::total 69306.171084                       # average ReadReq mshr miss latency
system.cpu18.dcache.WriteReq_avg_mshr_miss_latency::cpu18.data 99888.487476                       # average WriteReq mshr miss latency
system.cpu18.dcache.WriteReq_avg_mshr_miss_latency::total 99888.487476                       # average WriteReq mshr miss latency
system.cpu18.dcache.SoftPFReq_avg_mshr_miss_latency::cpu18.data         2500                       # average SoftPFReq mshr miss latency
system.cpu18.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu18.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu18.data  5210.896552                       # average LoadLockedReq mshr miss latency
system.cpu18.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5210.896552                       # average LoadLockedReq mshr miss latency
system.cpu18.dcache.StoreCondReq_avg_mshr_miss_latency::cpu18.data   263.157895                       # average StoreCondReq mshr miss latency
system.cpu18.dcache.StoreCondReq_avg_mshr_miss_latency::total   263.157895                       # average StoreCondReq mshr miss latency
system.cpu18.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu18.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu18.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu18.dcache.demand_avg_mshr_miss_latency::cpu18.data 69543.999940                       # average overall mshr miss latency
system.cpu18.dcache.demand_avg_mshr_miss_latency::total 69543.999940                       # average overall mshr miss latency
system.cpu18.dcache.overall_avg_mshr_miss_latency::cpu18.data 69541.990830                       # average overall mshr miss latency
system.cpu18.dcache.overall_avg_mshr_miss_latency::total 69541.990830                       # average overall mshr miss latency
system.cpu18.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu18.icache.tags.replacements               0                       # number of replacements
system.cpu18.icache.tags.tagsinuse          43.825079                       # Cycle average of tags in use
system.cpu18.icache.tags.total_refs            143440                       # Total number of references to valid blocks.
system.cpu18.icache.tags.sampled_refs              54                       # Sample count of references to valid blocks.
system.cpu18.icache.tags.avg_refs         2656.296296                       # Average number of references to valid blocks.
system.cpu18.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu18.icache.tags.occ_blocks::cpu18.inst    43.825079                       # Average occupied blocks per requestor
system.cpu18.icache.tags.occ_percent::cpu18.inst     0.085596                       # Average percentage of cache occupancy
system.cpu18.icache.tags.occ_percent::total     0.085596                       # Average percentage of cache occupancy
system.cpu18.icache.tags.occ_task_id_blocks::1024           54                       # Occupied blocks per task id
system.cpu18.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu18.icache.tags.age_task_id_blocks_1024::3           51                       # Occupied blocks per task id
system.cpu18.icache.tags.occ_task_id_percent::1024     0.105469                       # Percentage of cache occupancy per task id
system.cpu18.icache.tags.tag_accesses          287072                       # Number of tag accesses
system.cpu18.icache.tags.data_accesses         287072                       # Number of data accesses
system.cpu18.icache.ReadReq_hits::cpu18.inst       143440                       # number of ReadReq hits
system.cpu18.icache.ReadReq_hits::total        143440                       # number of ReadReq hits
system.cpu18.icache.demand_hits::cpu18.inst       143440                       # number of demand (read+write) hits
system.cpu18.icache.demand_hits::total         143440                       # number of demand (read+write) hits
system.cpu18.icache.overall_hits::cpu18.inst       143440                       # number of overall hits
system.cpu18.icache.overall_hits::total        143440                       # number of overall hits
system.cpu18.icache.ReadReq_misses::cpu18.inst           69                       # number of ReadReq misses
system.cpu18.icache.ReadReq_misses::total           69                       # number of ReadReq misses
system.cpu18.icache.demand_misses::cpu18.inst           69                       # number of demand (read+write) misses
system.cpu18.icache.demand_misses::total           69                       # number of demand (read+write) misses
system.cpu18.icache.overall_misses::cpu18.inst           69                       # number of overall misses
system.cpu18.icache.overall_misses::total           69                       # number of overall misses
system.cpu18.icache.ReadReq_miss_latency::cpu18.inst      3638905                       # number of ReadReq miss cycles
system.cpu18.icache.ReadReq_miss_latency::total      3638905                       # number of ReadReq miss cycles
system.cpu18.icache.demand_miss_latency::cpu18.inst      3638905                       # number of demand (read+write) miss cycles
system.cpu18.icache.demand_miss_latency::total      3638905                       # number of demand (read+write) miss cycles
system.cpu18.icache.overall_miss_latency::cpu18.inst      3638905                       # number of overall miss cycles
system.cpu18.icache.overall_miss_latency::total      3638905                       # number of overall miss cycles
system.cpu18.icache.ReadReq_accesses::cpu18.inst       143509                       # number of ReadReq accesses(hits+misses)
system.cpu18.icache.ReadReq_accesses::total       143509                       # number of ReadReq accesses(hits+misses)
system.cpu18.icache.demand_accesses::cpu18.inst       143509                       # number of demand (read+write) accesses
system.cpu18.icache.demand_accesses::total       143509                       # number of demand (read+write) accesses
system.cpu18.icache.overall_accesses::cpu18.inst       143509                       # number of overall (read+write) accesses
system.cpu18.icache.overall_accesses::total       143509                       # number of overall (read+write) accesses
system.cpu18.icache.ReadReq_miss_rate::cpu18.inst     0.000481                       # miss rate for ReadReq accesses
system.cpu18.icache.ReadReq_miss_rate::total     0.000481                       # miss rate for ReadReq accesses
system.cpu18.icache.demand_miss_rate::cpu18.inst     0.000481                       # miss rate for demand accesses
system.cpu18.icache.demand_miss_rate::total     0.000481                       # miss rate for demand accesses
system.cpu18.icache.overall_miss_rate::cpu18.inst     0.000481                       # miss rate for overall accesses
system.cpu18.icache.overall_miss_rate::total     0.000481                       # miss rate for overall accesses
system.cpu18.icache.ReadReq_avg_miss_latency::cpu18.inst 52737.753623                       # average ReadReq miss latency
system.cpu18.icache.ReadReq_avg_miss_latency::total 52737.753623                       # average ReadReq miss latency
system.cpu18.icache.demand_avg_miss_latency::cpu18.inst 52737.753623                       # average overall miss latency
system.cpu18.icache.demand_avg_miss_latency::total 52737.753623                       # average overall miss latency
system.cpu18.icache.overall_avg_miss_latency::cpu18.inst 52737.753623                       # average overall miss latency
system.cpu18.icache.overall_avg_miss_latency::total 52737.753623                       # average overall miss latency
system.cpu18.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu18.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu18.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu18.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu18.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu18.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu18.icache.fast_writes                     0                       # number of fast writes performed
system.cpu18.icache.cache_copies                    0                       # number of cache copies performed
system.cpu18.icache.ReadReq_mshr_hits::cpu18.inst           15                       # number of ReadReq MSHR hits
system.cpu18.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu18.icache.demand_mshr_hits::cpu18.inst           15                       # number of demand (read+write) MSHR hits
system.cpu18.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu18.icache.overall_mshr_hits::cpu18.inst           15                       # number of overall MSHR hits
system.cpu18.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu18.icache.ReadReq_mshr_misses::cpu18.inst           54                       # number of ReadReq MSHR misses
system.cpu18.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu18.icache.demand_mshr_misses::cpu18.inst           54                       # number of demand (read+write) MSHR misses
system.cpu18.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu18.icache.overall_mshr_misses::cpu18.inst           54                       # number of overall MSHR misses
system.cpu18.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu18.icache.ReadReq_mshr_miss_latency::cpu18.inst      2941814                       # number of ReadReq MSHR miss cycles
system.cpu18.icache.ReadReq_mshr_miss_latency::total      2941814                       # number of ReadReq MSHR miss cycles
system.cpu18.icache.demand_mshr_miss_latency::cpu18.inst      2941814                       # number of demand (read+write) MSHR miss cycles
system.cpu18.icache.demand_mshr_miss_latency::total      2941814                       # number of demand (read+write) MSHR miss cycles
system.cpu18.icache.overall_mshr_miss_latency::cpu18.inst      2941814                       # number of overall MSHR miss cycles
system.cpu18.icache.overall_mshr_miss_latency::total      2941814                       # number of overall MSHR miss cycles
system.cpu18.icache.ReadReq_mshr_miss_rate::cpu18.inst     0.000376                       # mshr miss rate for ReadReq accesses
system.cpu18.icache.ReadReq_mshr_miss_rate::total     0.000376                       # mshr miss rate for ReadReq accesses
system.cpu18.icache.demand_mshr_miss_rate::cpu18.inst     0.000376                       # mshr miss rate for demand accesses
system.cpu18.icache.demand_mshr_miss_rate::total     0.000376                       # mshr miss rate for demand accesses
system.cpu18.icache.overall_mshr_miss_rate::cpu18.inst     0.000376                       # mshr miss rate for overall accesses
system.cpu18.icache.overall_mshr_miss_rate::total     0.000376                       # mshr miss rate for overall accesses
system.cpu18.icache.ReadReq_avg_mshr_miss_latency::cpu18.inst 54478.037037                       # average ReadReq mshr miss latency
system.cpu18.icache.ReadReq_avg_mshr_miss_latency::total 54478.037037                       # average ReadReq mshr miss latency
system.cpu18.icache.demand_avg_mshr_miss_latency::cpu18.inst 54478.037037                       # average overall mshr miss latency
system.cpu18.icache.demand_avg_mshr_miss_latency::total 54478.037037                       # average overall mshr miss latency
system.cpu18.icache.overall_avg_mshr_miss_latency::cpu18.inst 54478.037037                       # average overall mshr miss latency
system.cpu18.icache.overall_avg_mshr_miss_latency::total 54478.037037                       # average overall mshr miss latency
system.cpu18.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu19.branchPred.lookups                169910                       # Number of BP lookups
system.cpu19.branchPred.condPredicted          165925                       # Number of conditional branches predicted
system.cpu19.branchPred.condIncorrect            1028                       # Number of conditional branches incorrect
system.cpu19.branchPred.BTBLookups             165630                       # Number of BTB lookups
system.cpu19.branchPred.BTBHits                120052                       # Number of BTB hits
system.cpu19.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu19.branchPred.BTBHitPct           72.482038                       # BTB Hit Percentage
system.cpu19.branchPred.usedRAS                  2125                       # Number of times the RAS was used to get a target.
system.cpu19.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu19.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu19.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu19.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu19.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu19.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu19.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu19.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu19.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu19.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu19.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu19.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu19.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu19.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu19.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu19.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu19.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu19.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu19.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu19.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu19.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu19.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu19.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu19.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu19.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu19.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu19.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu19.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu19.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu19.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu19.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu19.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu19.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu19.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu19.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu19.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu19.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu19.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu19.dtb.inst_hits                          0                       # ITB inst hits
system.cpu19.dtb.inst_misses                        0                       # ITB inst misses
system.cpu19.dtb.read_hits                          0                       # DTB read hits
system.cpu19.dtb.read_misses                        0                       # DTB read misses
system.cpu19.dtb.write_hits                         0                       # DTB write hits
system.cpu19.dtb.write_misses                       0                       # DTB write misses
system.cpu19.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu19.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu19.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu19.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu19.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu19.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu19.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu19.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu19.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu19.dtb.read_accesses                      0                       # DTB read accesses
system.cpu19.dtb.write_accesses                     0                       # DTB write accesses
system.cpu19.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu19.dtb.hits                               0                       # DTB hits
system.cpu19.dtb.misses                             0                       # DTB misses
system.cpu19.dtb.accesses                           0                       # DTB accesses
system.cpu19.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu19.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu19.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu19.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu19.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu19.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu19.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu19.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu19.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu19.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu19.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu19.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu19.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu19.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu19.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu19.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu19.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu19.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu19.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu19.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu19.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu19.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu19.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu19.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu19.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu19.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu19.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu19.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu19.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu19.itb.walker.walks                       0                       # Table walker walks requested
system.cpu19.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu19.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu19.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu19.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu19.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu19.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu19.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu19.itb.inst_hits                          0                       # ITB inst hits
system.cpu19.itb.inst_misses                        0                       # ITB inst misses
system.cpu19.itb.read_hits                          0                       # DTB read hits
system.cpu19.itb.read_misses                        0                       # DTB read misses
system.cpu19.itb.write_hits                         0                       # DTB write hits
system.cpu19.itb.write_misses                       0                       # DTB write misses
system.cpu19.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu19.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu19.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu19.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu19.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu19.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu19.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu19.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu19.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu19.itb.read_accesses                      0                       # DTB read accesses
system.cpu19.itb.write_accesses                     0                       # DTB write accesses
system.cpu19.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu19.itb.hits                               0                       # DTB hits
system.cpu19.itb.misses                             0                       # DTB misses
system.cpu19.itb.accesses                           0                       # DTB accesses
system.cpu19.numCycles                        2489449                       # number of cpu cycles simulated
system.cpu19.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu19.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu19.fetch.icacheStallCycles           145178                       # Number of cycles fetch is stalled on an Icache miss
system.cpu19.fetch.Insts                      1433536                       # Number of instructions fetch has processed
system.cpu19.fetch.Branches                    169910                       # Number of branches that fetch encountered
system.cpu19.fetch.predictedBranches           122177                       # Number of branches that fetch has predicted taken
system.cpu19.fetch.Cycles                     2340367                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu19.fetch.SquashCycles                  2897                       # Number of cycles fetch has spent squashing
system.cpu19.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu19.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu19.fetch.CacheLines                  143373                       # Number of cache lines fetched
system.cpu19.fetch.IcacheSquashes                  53                       # Number of outstanding Icache misses that were squashed
system.cpu19.fetch.rateDist::samples          2487000                       # Number of instructions fetched each cycle (Total)
system.cpu19.fetch.rateDist::mean            0.583781                       # Number of instructions fetched each cycle (Total)
system.cpu19.fetch.rateDist::stdev           1.865767                       # Number of instructions fetched each cycle (Total)
system.cpu19.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu19.fetch.rateDist::0                2223946     89.42%     89.42% # Number of instructions fetched each cycle (Total)
system.cpu19.fetch.rateDist::1                  26085      1.05%     90.47% # Number of instructions fetched each cycle (Total)
system.cpu19.fetch.rateDist::2                  19415      0.78%     91.25% # Number of instructions fetched each cycle (Total)
system.cpu19.fetch.rateDist::3                  19190      0.77%     92.02% # Number of instructions fetched each cycle (Total)
system.cpu19.fetch.rateDist::4                  19396      0.78%     92.80% # Number of instructions fetched each cycle (Total)
system.cpu19.fetch.rateDist::5                  18462      0.74%     93.55% # Number of instructions fetched each cycle (Total)
system.cpu19.fetch.rateDist::6                  26381      1.06%     94.61% # Number of instructions fetched each cycle (Total)
system.cpu19.fetch.rateDist::7                  71802      2.89%     97.49% # Number of instructions fetched each cycle (Total)
system.cpu19.fetch.rateDist::8                  62323      2.51%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu19.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu19.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu19.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu19.fetch.rateDist::total            2487000                       # Number of instructions fetched each cycle (Total)
system.cpu19.fetch.branchRate                0.068252                       # Number of branch fetches per cycle
system.cpu19.fetch.rate                      0.575845                       # Number of inst fetches per cycle
system.cpu19.decode.IdleCycles                  69702                       # Number of cycles decode is idle
system.cpu19.decode.BlockedCycles             2237448                       # Number of cycles decode is blocked
system.cpu19.decode.RunCycles                   26367                       # Number of cycles decode is running
system.cpu19.decode.UnblockCycles              152063                       # Number of cycles decode is unblocking
system.cpu19.decode.SquashCycles                 1420                       # Number of cycles decode is squashing
system.cpu19.decode.BranchResolved               1780                       # Number of times decode resolved a branch
system.cpu19.decode.BranchMispred                  28                       # Number of times decode detected a branch misprediction
system.cpu19.decode.DecodedInsts              1397553                       # Number of instructions handled by decode
system.cpu19.decode.SquashedInsts                 114                       # Number of squashed instructions handled by decode
system.cpu19.rename.SquashCycles                 1420                       # Number of cycles rename is squashing
system.cpu19.rename.IdleCycles                  95530                       # Number of cycles rename is idle
system.cpu19.rename.BlockCycles               1607276                       # Number of cycles rename is blocking
system.cpu19.rename.serializeStallCycles        19740                       # count of cycles rename stalled for serializing inst
system.cpu19.rename.RunCycles                  120369                       # Number of cycles rename is running
system.cpu19.rename.UnblockCycles              642665                       # Number of cycles rename is unblocking
system.cpu19.rename.RenamedInsts              1389459                       # Number of instructions processed by rename
system.cpu19.rename.IQFullEvents               604195                       # Number of times rename has blocked due to IQ full
system.cpu19.rename.LQFullEvents                 2760                       # Number of times rename has blocked due to LQ full
system.cpu19.rename.RenamedOperands           2030853                       # Number of destination operands rename has renamed
system.cpu19.rename.RenameLookups             6822116                       # Number of register rename lookups that rename has made
system.cpu19.rename.int_rename_lookups        2186604                       # Number of integer rename lookups
system.cpu19.rename.CommittedMaps             1972234                       # Number of HB maps that are committed
system.cpu19.rename.UndoneMaps                  58618                       # Number of HB maps that are undone due to squashing
system.cpu19.rename.serializingInsts              457                       # count of serializing insts renamed
system.cpu19.rename.tempSerializingInsts          459                       # count of temporary serializing insts renamed
system.cpu19.rename.skidInsts                  910988                       # count of insts added to the skid buffer
system.cpu19.memDep0.insertedLoads             318319                       # Number of loads inserted to the mem dependence unit.
system.cpu19.memDep0.insertedStores              9494                       # Number of stores inserted to the mem dependence unit.
system.cpu19.memDep0.conflictingLoads            4887                       # Number of conflicting loads.
system.cpu19.memDep0.conflictingStores           5011                       # Number of conflicting stores.
system.cpu19.iq.iqInstsAdded                  1384414                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu19.iq.iqNonSpecInstsAdded               878                       # Number of non-speculative instructions added to the IQ
system.cpu19.iq.iqInstsIssued                 2363881                       # Number of instructions issued
system.cpu19.iq.iqSquashedInstsIssued            2233                       # Number of squashed instructions issued
system.cpu19.iq.iqSquashedInstsExamined         28880                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu19.iq.iqSquashedOperandsExamined       101620                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu19.iq.iqSquashedNonSpecRemoved           19                       # Number of squashed non-spec instructions that were removed
system.cpu19.iq.issued_per_cycle::samples      2487000                       # Number of insts issued each cycle
system.cpu19.iq.issued_per_cycle::mean       0.950495                       # Number of insts issued each cycle
system.cpu19.iq.issued_per_cycle::stdev      1.434815                       # Number of insts issued each cycle
system.cpu19.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu19.iq.issued_per_cycle::0           1466486     58.97%     58.97% # Number of insts issued each cycle
system.cpu19.iq.issued_per_cycle::1            468722     18.85%     77.81% # Number of insts issued each cycle
system.cpu19.iq.issued_per_cycle::2            126747      5.10%     82.91% # Number of insts issued each cycle
system.cpu19.iq.issued_per_cycle::3             58515      2.35%     85.26% # Number of insts issued each cycle
system.cpu19.iq.issued_per_cycle::4            366530     14.74%    100.00% # Number of insts issued each cycle
system.cpu19.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu19.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu19.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu19.iq.issued_per_cycle::total       2487000                       # Number of insts issued each cycle
system.cpu19.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu19.iq.fu_full::IntAlu                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu19.iq.fu_full::IntMult                    4    100.00%    100.00% # attempts to use FU when none available
system.cpu19.iq.fu_full::IntDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu19.iq.fu_full::FloatAdd                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu19.iq.fu_full::FloatCmp                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu19.iq.fu_full::FloatCvt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu19.iq.fu_full::FloatMult                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu19.iq.fu_full::FloatDiv                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu19.iq.fu_full::FloatSqrt                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdAddAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdAlu                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdMisc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdMultAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdShift                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdShiftAcc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdFloatAdd               0      0.00%    100.00% # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdFloatAlu               0      0.00%    100.00% # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdFloatCmp               0      0.00%    100.00% # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdFloatCvt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdFloatDiv               0      0.00%    100.00% # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdFloatMisc              0      0.00%    100.00% # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdFloatMult              0      0.00%    100.00% # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdFloatSqrt              0      0.00%    100.00% # attempts to use FU when none available
system.cpu19.iq.fu_full::MemRead                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu19.iq.fu_full::MemWrite                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu19.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu19.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu19.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu19.iq.FU_type_0::IntAlu              842916     35.66%     35.66% # Type of FU issued
system.cpu19.iq.FU_type_0::IntMult             196612      8.32%     43.98% # Type of FU issued
system.cpu19.iq.FU_type_0::IntDiv                   0      0.00%     43.98% # Type of FU issued
system.cpu19.iq.FU_type_0::FloatAdd                 0      0.00%     43.98% # Type of FU issued
system.cpu19.iq.FU_type_0::FloatCmp                 0      0.00%     43.98% # Type of FU issued
system.cpu19.iq.FU_type_0::FloatCvt                 0      0.00%     43.98% # Type of FU issued
system.cpu19.iq.FU_type_0::FloatMult                0      0.00%     43.98% # Type of FU issued
system.cpu19.iq.FU_type_0::FloatDiv                 0      0.00%     43.98% # Type of FU issued
system.cpu19.iq.FU_type_0::FloatSqrt                0      0.00%     43.98% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdAdd                  0      0.00%     43.98% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdAddAcc               0      0.00%     43.98% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdAlu                  0      0.00%     43.98% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdCmp                  0      0.00%     43.98% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdCvt                  0      0.00%     43.98% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdMisc                 0      0.00%     43.98% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdMult                 0      0.00%     43.98% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdMultAcc              0      0.00%     43.98% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdShift                0      0.00%     43.98% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdShiftAcc             0      0.00%     43.98% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdSqrt                 0      0.00%     43.98% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdFloatAdd             0      0.00%     43.98% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdFloatAlu             0      0.00%     43.98% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdFloatCmp             0      0.00%     43.98% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdFloatCvt             0      0.00%     43.98% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdFloatDiv             0      0.00%     43.98% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdFloatMisc            0      0.00%     43.98% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdFloatMult            0      0.00%     43.98% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     43.98% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdFloatSqrt            0      0.00%     43.98% # Type of FU issued
system.cpu19.iq.FU_type_0::MemRead            1315126     55.63%     99.61% # Type of FU issued
system.cpu19.iq.FU_type_0::MemWrite              9227      0.39%    100.00% # Type of FU issued
system.cpu19.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu19.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu19.iq.FU_type_0::total              2363881                       # Type of FU issued
system.cpu19.iq.rate                         0.949560                       # Inst issue rate
system.cpu19.iq.fu_busy_cnt                         4                       # FU busy when requested
system.cpu19.iq.fu_busy_rate                 0.000002                       # FU busy rate (busy events/executed inst)
system.cpu19.iq.int_inst_queue_reads          7216995                       # Number of integer instruction queue reads
system.cpu19.iq.int_inst_queue_writes         1414182                       # Number of integer instruction queue writes
system.cpu19.iq.int_inst_queue_wakeup_accesses      1363821                       # Number of integer instruction queue wakeup accesses
system.cpu19.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu19.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu19.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu19.iq.int_alu_accesses              2363885                       # Number of integer alu accesses
system.cpu19.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu19.iew.lsq.thread0.forwLoads             17                       # Number of loads that had data forwarded from stores
system.cpu19.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu19.iew.lsq.thread0.squashedLoads         3738                       # Number of loads squashed
system.cpu19.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu19.iew.lsq.thread0.memOrderViolation           10                       # Number of memory ordering violations
system.cpu19.iew.lsq.thread0.squashedStores          419                       # Number of stores squashed
system.cpu19.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu19.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu19.iew.lsq.thread0.rescheduledLoads          424                       # Number of loads that were rescheduled
system.cpu19.iew.lsq.thread0.cacheBlocked       999482                       # Number of times an access to memory failed due to the cache being blocked
system.cpu19.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu19.iew.iewSquashCycles                 1420                       # Number of cycles IEW is squashing
system.cpu19.iew.iewBlockCycles               1092865                       # Number of cycles IEW is blocking
system.cpu19.iew.iewUnblockCycles               66275                       # Number of cycles IEW is unblocking
system.cpu19.iew.iewDispatchedInsts           1385295                       # Number of instructions dispatched to IQ
system.cpu19.iew.iewDispSquashedInsts              44                       # Number of squashed instructions skipped by dispatch
system.cpu19.iew.iewDispLoadInsts              318319                       # Number of dispatched load instructions
system.cpu19.iew.iewDispStoreInsts               9494                       # Number of dispatched store instructions
system.cpu19.iew.iewDispNonSpecInsts              444                       # Number of dispatched non-speculative instructions
system.cpu19.iew.iewIQFullEvents                 2230                       # Number of times the IQ has become full, causing a stall
system.cpu19.iew.iewLSQFullEvents                 705                       # Number of times the LSQ has become full, causing a stall
system.cpu19.iew.memOrderViolationEvents           10                       # Number of memory order violations
system.cpu19.iew.predictedTakenIncorrect          936                       # Number of branches that were predicted taken incorrectly
system.cpu19.iew.predictedNotTakenIncorrect           68                       # Number of branches that were predicted not taken incorrectly
system.cpu19.iew.branchMispredicts               1004                       # Number of branch mispredicts detected at execute
system.cpu19.iew.iewExecutedInsts             2363411                       # Number of executed instructions
system.cpu19.iew.iewExecLoadInsts             1314736                       # Number of load instructions executed
system.cpu19.iew.iewExecSquashedInsts             466                       # Number of squashed instructions skipped in execute
system.cpu19.iew.exec_swp                           0                       # number of swp insts executed
system.cpu19.iew.exec_nop                           3                       # number of nop insts executed
system.cpu19.iew.exec_refs                    1323932                       # number of memory reference insts executed
system.cpu19.iew.exec_branches                 154797                       # Number of branches executed
system.cpu19.iew.exec_stores                     9196                       # Number of stores executed
system.cpu19.iew.exec_rate                   0.949371                       # Inst execution rate
system.cpu19.iew.wb_sent                      1364257                       # cumulative count of insts sent to commit
system.cpu19.iew.wb_count                     1363821                       # cumulative count of insts written-back
system.cpu19.iew.wb_producers                  945249                       # num instructions producing a value
system.cpu19.iew.wb_consumers                 1495598                       # num instructions consuming a value
system.cpu19.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu19.iew.wb_rate                     0.547841                       # insts written-back per cycle
system.cpu19.iew.wb_fanout                   0.632021                       # average fanout of values written-back
system.cpu19.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu19.commit.commitSquashedInsts         28814                       # The number of squashed insts skipped by commit
system.cpu19.commit.commitNonSpecStalls           859                       # The number of times commit has been forced to stall to communicate backwards
system.cpu19.commit.branchMispredicts            1000                       # The number of times a branch was mispredicted
system.cpu19.commit.committed_per_cycle::samples      2482484                       # Number of insts commited each cycle
system.cpu19.commit.committed_per_cycle::mean     0.546393                       # Number of insts commited each cycle
system.cpu19.commit.committed_per_cycle::stdev     1.355058                       # Number of insts commited each cycle
system.cpu19.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu19.commit.committed_per_cycle::0      1929603     77.73%     77.73% # Number of insts commited each cycle
system.cpu19.commit.committed_per_cycle::1       238800      9.62%     87.35% # Number of insts commited each cycle
system.cpu19.commit.committed_per_cycle::2       132855      5.35%     92.70% # Number of insts commited each cycle
system.cpu19.commit.committed_per_cycle::3        70253      2.83%     95.53% # Number of insts commited each cycle
system.cpu19.commit.committed_per_cycle::4         1496      0.06%     95.59% # Number of insts commited each cycle
system.cpu19.commit.committed_per_cycle::5        79081      3.19%     98.78% # Number of insts commited each cycle
system.cpu19.commit.committed_per_cycle::6          915      0.04%     98.81% # Number of insts commited each cycle
system.cpu19.commit.committed_per_cycle::7         1584      0.06%     98.88% # Number of insts commited each cycle
system.cpu19.commit.committed_per_cycle::8        27897      1.12%    100.00% # Number of insts commited each cycle
system.cpu19.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu19.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu19.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu19.commit.committed_per_cycle::total      2482484                       # Number of insts commited each cycle
system.cpu19.commit.committedInsts            1343844                       # Number of instructions committed
system.cpu19.commit.committedOps              1356412                       # Number of ops (including micro ops) committed
system.cpu19.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu19.commit.refs                       323656                       # Number of memory references committed
system.cpu19.commit.loads                      314581                       # Number of loads committed
system.cpu19.commit.membars                       422                       # Number of memory barriers committed
system.cpu19.commit.branches                   153442                       # Number of branches committed
system.cpu19.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu19.commit.int_insts                 1205051                       # Number of committed integer instructions.
system.cpu19.commit.function_calls               1251                       # Number of function calls committed.
system.cpu19.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu19.commit.op_class_0::IntAlu         836145     61.64%     61.64% # Class of committed instruction
system.cpu19.commit.op_class_0::IntMult        196611     14.49%     76.14% # Class of committed instruction
system.cpu19.commit.op_class_0::IntDiv              0      0.00%     76.14% # Class of committed instruction
system.cpu19.commit.op_class_0::FloatAdd            0      0.00%     76.14% # Class of committed instruction
system.cpu19.commit.op_class_0::FloatCmp            0      0.00%     76.14% # Class of committed instruction
system.cpu19.commit.op_class_0::FloatCvt            0      0.00%     76.14% # Class of committed instruction
system.cpu19.commit.op_class_0::FloatMult            0      0.00%     76.14% # Class of committed instruction
system.cpu19.commit.op_class_0::FloatDiv            0      0.00%     76.14% # Class of committed instruction
system.cpu19.commit.op_class_0::FloatSqrt            0      0.00%     76.14% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdAdd             0      0.00%     76.14% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdAddAcc            0      0.00%     76.14% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdAlu             0      0.00%     76.14% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdCmp             0      0.00%     76.14% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdCvt             0      0.00%     76.14% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdMisc            0      0.00%     76.14% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdMult            0      0.00%     76.14% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdMultAcc            0      0.00%     76.14% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdShift            0      0.00%     76.14% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdShiftAcc            0      0.00%     76.14% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdSqrt            0      0.00%     76.14% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdFloatAdd            0      0.00%     76.14% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdFloatAlu            0      0.00%     76.14% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdFloatCmp            0      0.00%     76.14% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdFloatCvt            0      0.00%     76.14% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdFloatDiv            0      0.00%     76.14% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdFloatMisc            0      0.00%     76.14% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdFloatMult            0      0.00%     76.14% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.14% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.14% # Class of committed instruction
system.cpu19.commit.op_class_0::MemRead        314581     23.19%     99.33% # Class of committed instruction
system.cpu19.commit.op_class_0::MemWrite         9075      0.67%    100.00% # Class of committed instruction
system.cpu19.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu19.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu19.commit.op_class_0::total         1356412                       # Class of committed instruction
system.cpu19.commit.bw_lim_events               27897                       # number cycles where commit BW limit reached
system.cpu19.rob.rob_reads                    3834444                       # The number of ROB reads
system.cpu19.rob.rob_writes                   2775047                       # The number of ROB writes
system.cpu19.timesIdled                            24                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu19.idleCycles                          2449                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu19.quiesceCycles                     412311                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu19.committedInsts                   1343844                       # Number of Instructions Simulated
system.cpu19.committedOps                     1356412                       # Number of Ops (including micro ops) Simulated
system.cpu19.cpi                             1.852484                       # CPI: Cycles Per Instruction
system.cpu19.cpi_total                       1.852484                       # CPI: Total CPI of All Threads
system.cpu19.ipc                             0.539816                       # IPC: Instructions Per Cycle
system.cpu19.ipc_total                       0.539816                       # IPC: Total IPC of All Threads
system.cpu19.int_regfile_reads                3350890                       # number of integer regfile reads
system.cpu19.int_regfile_writes               1075918                       # number of integer regfile writes
system.cpu19.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu19.cc_regfile_reads                 8037018                       # number of cc regfile reads
system.cpu19.cc_regfile_writes                 910860                       # number of cc regfile writes
system.cpu19.misc_regfile_reads                348636                       # number of misc regfile reads
system.cpu19.misc_regfile_writes                   98                       # number of misc regfile writes
system.cpu19.dcache.tags.replacements           65712                       # number of replacements
system.cpu19.dcache.tags.tagsinuse         782.927299                       # Cycle average of tags in use
system.cpu19.dcache.tags.total_refs            189450                       # Total number of references to valid blocks.
system.cpu19.dcache.tags.sampled_refs           66734                       # Sample count of references to valid blocks.
system.cpu19.dcache.tags.avg_refs            2.838883                       # Average number of references to valid blocks.
system.cpu19.dcache.tags.warmup_cycle       486211000                       # Cycle when the warmup percentage was hit.
system.cpu19.dcache.tags.occ_blocks::cpu19.data   782.927299                       # Average occupied blocks per requestor
system.cpu19.dcache.tags.occ_percent::cpu19.data     0.764577                       # Average percentage of cache occupancy
system.cpu19.dcache.tags.occ_percent::total     0.764577                       # Average percentage of cache occupancy
system.cpu19.dcache.tags.occ_task_id_blocks::1024         1022                       # Occupied blocks per task id
system.cpu19.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu19.dcache.tags.age_task_id_blocks_1024::1          258                       # Occupied blocks per task id
system.cpu19.dcache.tags.age_task_id_blocks_1024::2          761                       # Occupied blocks per task id
system.cpu19.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu19.dcache.tags.tag_accesses          716164                       # Number of tag accesses
system.cpu19.dcache.tags.data_accesses         716164                       # Number of data accesses
system.cpu19.dcache.ReadReq_hits::cpu19.data       181441                       # number of ReadReq hits
system.cpu19.dcache.ReadReq_hits::total        181441                       # number of ReadReq hits
system.cpu19.dcache.WriteReq_hits::cpu19.data         8002                       # number of WriteReq hits
system.cpu19.dcache.WriteReq_hits::total         8002                       # number of WriteReq hits
system.cpu19.dcache.SoftPFReq_hits::cpu19.data            2                       # number of SoftPFReq hits
system.cpu19.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu19.dcache.LoadLockedReq_hits::cpu19.data            1                       # number of LoadLockedReq hits
system.cpu19.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu19.dcache.demand_hits::cpu19.data       189443                       # number of demand (read+write) hits
system.cpu19.dcache.demand_hits::total         189443                       # number of demand (read+write) hits
system.cpu19.dcache.overall_hits::cpu19.data       189445                       # number of overall hits
system.cpu19.dcache.overall_hits::total        189445                       # number of overall hits
system.cpu19.dcache.ReadReq_misses::cpu19.data       134177                       # number of ReadReq misses
system.cpu19.dcache.ReadReq_misses::total       134177                       # number of ReadReq misses
system.cpu19.dcache.WriteReq_misses::cpu19.data         1046                       # number of WriteReq misses
system.cpu19.dcache.WriteReq_misses::total         1046                       # number of WriteReq misses
system.cpu19.dcache.SoftPFReq_misses::cpu19.data            3                       # number of SoftPFReq misses
system.cpu19.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu19.dcache.LoadLockedReq_misses::cpu19.data           24                       # number of LoadLockedReq misses
system.cpu19.dcache.LoadLockedReq_misses::total           24                       # number of LoadLockedReq misses
system.cpu19.dcache.StoreCondReq_misses::cpu19.data            4                       # number of StoreCondReq misses
system.cpu19.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu19.dcache.demand_misses::cpu19.data       135223                       # number of demand (read+write) misses
system.cpu19.dcache.demand_misses::total       135223                       # number of demand (read+write) misses
system.cpu19.dcache.overall_misses::cpu19.data       135226                       # number of overall misses
system.cpu19.dcache.overall_misses::total       135226                       # number of overall misses
system.cpu19.dcache.ReadReq_miss_latency::cpu19.data   8342176224                       # number of ReadReq miss cycles
system.cpu19.dcache.ReadReq_miss_latency::total   8342176224                       # number of ReadReq miss cycles
system.cpu19.dcache.WriteReq_miss_latency::cpu19.data     99396133                       # number of WriteReq miss cycles
system.cpu19.dcache.WriteReq_miss_latency::total     99396133                       # number of WriteReq miss cycles
system.cpu19.dcache.LoadLockedReq_miss_latency::cpu19.data       356463                       # number of LoadLockedReq miss cycles
system.cpu19.dcache.LoadLockedReq_miss_latency::total       356463                       # number of LoadLockedReq miss cycles
system.cpu19.dcache.StoreCondReq_miss_latency::cpu19.data        12000                       # number of StoreCondReq miss cycles
system.cpu19.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu19.dcache.StoreCondFailReq_miss_latency::cpu19.data        35000                       # number of StoreCondFailReq miss cycles
system.cpu19.dcache.StoreCondFailReq_miss_latency::total        35000                       # number of StoreCondFailReq miss cycles
system.cpu19.dcache.demand_miss_latency::cpu19.data   8441572357                       # number of demand (read+write) miss cycles
system.cpu19.dcache.demand_miss_latency::total   8441572357                       # number of demand (read+write) miss cycles
system.cpu19.dcache.overall_miss_latency::cpu19.data   8441572357                       # number of overall miss cycles
system.cpu19.dcache.overall_miss_latency::total   8441572357                       # number of overall miss cycles
system.cpu19.dcache.ReadReq_accesses::cpu19.data       315618                       # number of ReadReq accesses(hits+misses)
system.cpu19.dcache.ReadReq_accesses::total       315618                       # number of ReadReq accesses(hits+misses)
system.cpu19.dcache.WriteReq_accesses::cpu19.data         9048                       # number of WriteReq accesses(hits+misses)
system.cpu19.dcache.WriteReq_accesses::total         9048                       # number of WriteReq accesses(hits+misses)
system.cpu19.dcache.SoftPFReq_accesses::cpu19.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu19.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu19.dcache.LoadLockedReq_accesses::cpu19.data           25                       # number of LoadLockedReq accesses(hits+misses)
system.cpu19.dcache.LoadLockedReq_accesses::total           25                       # number of LoadLockedReq accesses(hits+misses)
system.cpu19.dcache.StoreCondReq_accesses::cpu19.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu19.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu19.dcache.demand_accesses::cpu19.data       324666                       # number of demand (read+write) accesses
system.cpu19.dcache.demand_accesses::total       324666                       # number of demand (read+write) accesses
system.cpu19.dcache.overall_accesses::cpu19.data       324671                       # number of overall (read+write) accesses
system.cpu19.dcache.overall_accesses::total       324671                       # number of overall (read+write) accesses
system.cpu19.dcache.ReadReq_miss_rate::cpu19.data     0.425125                       # miss rate for ReadReq accesses
system.cpu19.dcache.ReadReq_miss_rate::total     0.425125                       # miss rate for ReadReq accesses
system.cpu19.dcache.WriteReq_miss_rate::cpu19.data     0.115606                       # miss rate for WriteReq accesses
system.cpu19.dcache.WriteReq_miss_rate::total     0.115606                       # miss rate for WriteReq accesses
system.cpu19.dcache.SoftPFReq_miss_rate::cpu19.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu19.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu19.dcache.LoadLockedReq_miss_rate::cpu19.data     0.960000                       # miss rate for LoadLockedReq accesses
system.cpu19.dcache.LoadLockedReq_miss_rate::total     0.960000                       # miss rate for LoadLockedReq accesses
system.cpu19.dcache.StoreCondReq_miss_rate::cpu19.data            1                       # miss rate for StoreCondReq accesses
system.cpu19.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu19.dcache.demand_miss_rate::cpu19.data     0.416499                       # miss rate for demand accesses
system.cpu19.dcache.demand_miss_rate::total     0.416499                       # miss rate for demand accesses
system.cpu19.dcache.overall_miss_rate::cpu19.data     0.416502                       # miss rate for overall accesses
system.cpu19.dcache.overall_miss_rate::total     0.416502                       # miss rate for overall accesses
system.cpu19.dcache.ReadReq_avg_miss_latency::cpu19.data 62172.922513                       # average ReadReq miss latency
system.cpu19.dcache.ReadReq_avg_miss_latency::total 62172.922513                       # average ReadReq miss latency
system.cpu19.dcache.WriteReq_avg_miss_latency::cpu19.data 95024.983748                       # average WriteReq miss latency
system.cpu19.dcache.WriteReq_avg_miss_latency::total 95024.983748                       # average WriteReq miss latency
system.cpu19.dcache.LoadLockedReq_avg_miss_latency::cpu19.data 14852.625000                       # average LoadLockedReq miss latency
system.cpu19.dcache.LoadLockedReq_avg_miss_latency::total 14852.625000                       # average LoadLockedReq miss latency
system.cpu19.dcache.StoreCondReq_avg_miss_latency::cpu19.data         3000                       # average StoreCondReq miss latency
system.cpu19.dcache.StoreCondReq_avg_miss_latency::total         3000                       # average StoreCondReq miss latency
system.cpu19.dcache.StoreCondFailReq_avg_miss_latency::cpu19.data          inf                       # average StoreCondFailReq miss latency
system.cpu19.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu19.dcache.demand_avg_miss_latency::cpu19.data 62427.045377                       # average overall miss latency
system.cpu19.dcache.demand_avg_miss_latency::total 62427.045377                       # average overall miss latency
system.cpu19.dcache.overall_avg_miss_latency::cpu19.data 62425.660428                       # average overall miss latency
system.cpu19.dcache.overall_avg_miss_latency::total 62425.660428                       # average overall miss latency
system.cpu19.dcache.blocked_cycles::no_mshrs      2199955                       # number of cycles access was blocked
system.cpu19.dcache.blocked_cycles::no_targets          389                       # number of cycles access was blocked
system.cpu19.dcache.blocked::no_mshrs           66584                       # number of cycles access was blocked
system.cpu19.dcache.blocked::no_targets             2                       # number of cycles access was blocked
system.cpu19.dcache.avg_blocked_cycles::no_mshrs    33.040295                       # average number of cycles each access was blocked
system.cpu19.dcache.avg_blocked_cycles::no_targets   194.500000                       # average number of cycles each access was blocked
system.cpu19.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu19.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu19.dcache.writebacks::writebacks         2049                       # number of writebacks
system.cpu19.dcache.writebacks::total            2049                       # number of writebacks
system.cpu19.dcache.ReadReq_mshr_hits::cpu19.data        67958                       # number of ReadReq MSHR hits
system.cpu19.dcache.ReadReq_mshr_hits::total        67958                       # number of ReadReq MSHR hits
system.cpu19.dcache.WriteReq_mshr_hits::cpu19.data          527                       # number of WriteReq MSHR hits
system.cpu19.dcache.WriteReq_mshr_hits::total          527                       # number of WriteReq MSHR hits
system.cpu19.dcache.demand_mshr_hits::cpu19.data        68485                       # number of demand (read+write) MSHR hits
system.cpu19.dcache.demand_mshr_hits::total        68485                       # number of demand (read+write) MSHR hits
system.cpu19.dcache.overall_mshr_hits::cpu19.data        68485                       # number of overall MSHR hits
system.cpu19.dcache.overall_mshr_hits::total        68485                       # number of overall MSHR hits
system.cpu19.dcache.ReadReq_mshr_misses::cpu19.data        66219                       # number of ReadReq MSHR misses
system.cpu19.dcache.ReadReq_mshr_misses::total        66219                       # number of ReadReq MSHR misses
system.cpu19.dcache.WriteReq_mshr_misses::cpu19.data          519                       # number of WriteReq MSHR misses
system.cpu19.dcache.WriteReq_mshr_misses::total          519                       # number of WriteReq MSHR misses
system.cpu19.dcache.SoftPFReq_mshr_misses::cpu19.data            2                       # number of SoftPFReq MSHR misses
system.cpu19.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu19.dcache.LoadLockedReq_mshr_misses::cpu19.data           24                       # number of LoadLockedReq MSHR misses
system.cpu19.dcache.LoadLockedReq_mshr_misses::total           24                       # number of LoadLockedReq MSHR misses
system.cpu19.dcache.StoreCondReq_mshr_misses::cpu19.data            4                       # number of StoreCondReq MSHR misses
system.cpu19.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu19.dcache.demand_mshr_misses::cpu19.data        66738                       # number of demand (read+write) MSHR misses
system.cpu19.dcache.demand_mshr_misses::total        66738                       # number of demand (read+write) MSHR misses
system.cpu19.dcache.overall_mshr_misses::cpu19.data        66740                       # number of overall MSHR misses
system.cpu19.dcache.overall_mshr_misses::total        66740                       # number of overall MSHR misses
system.cpu19.dcache.ReadReq_mshr_miss_latency::cpu19.data   4590525110                       # number of ReadReq MSHR miss cycles
system.cpu19.dcache.ReadReq_mshr_miss_latency::total   4590525110                       # number of ReadReq MSHR miss cycles
system.cpu19.dcache.WriteReq_mshr_miss_latency::cpu19.data     51618383                       # number of WriteReq MSHR miss cycles
system.cpu19.dcache.WriteReq_mshr_miss_latency::total     51618383                       # number of WriteReq MSHR miss cycles
system.cpu19.dcache.SoftPFReq_mshr_miss_latency::cpu19.data         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu19.dcache.SoftPFReq_mshr_miss_latency::total         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu19.dcache.LoadLockedReq_mshr_miss_latency::cpu19.data       311537                       # number of LoadLockedReq MSHR miss cycles
system.cpu19.dcache.LoadLockedReq_mshr_miss_latency::total       311537                       # number of LoadLockedReq MSHR miss cycles
system.cpu19.dcache.StoreCondReq_mshr_miss_latency::cpu19.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu19.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu19.dcache.StoreCondFailReq_mshr_miss_latency::cpu19.data        33500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu19.dcache.StoreCondFailReq_mshr_miss_latency::total        33500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu19.dcache.demand_mshr_miss_latency::cpu19.data   4642143493                       # number of demand (read+write) MSHR miss cycles
system.cpu19.dcache.demand_mshr_miss_latency::total   4642143493                       # number of demand (read+write) MSHR miss cycles
system.cpu19.dcache.overall_mshr_miss_latency::cpu19.data   4642148493                       # number of overall MSHR miss cycles
system.cpu19.dcache.overall_mshr_miss_latency::total   4642148493                       # number of overall MSHR miss cycles
system.cpu19.dcache.ReadReq_mshr_miss_rate::cpu19.data     0.209807                       # mshr miss rate for ReadReq accesses
system.cpu19.dcache.ReadReq_mshr_miss_rate::total     0.209807                       # mshr miss rate for ReadReq accesses
system.cpu19.dcache.WriteReq_mshr_miss_rate::cpu19.data     0.057361                       # mshr miss rate for WriteReq accesses
system.cpu19.dcache.WriteReq_mshr_miss_rate::total     0.057361                       # mshr miss rate for WriteReq accesses
system.cpu19.dcache.SoftPFReq_mshr_miss_rate::cpu19.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu19.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu19.dcache.LoadLockedReq_mshr_miss_rate::cpu19.data     0.960000                       # mshr miss rate for LoadLockedReq accesses
system.cpu19.dcache.LoadLockedReq_mshr_miss_rate::total     0.960000                       # mshr miss rate for LoadLockedReq accesses
system.cpu19.dcache.StoreCondReq_mshr_miss_rate::cpu19.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu19.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu19.dcache.demand_mshr_miss_rate::cpu19.data     0.205559                       # mshr miss rate for demand accesses
system.cpu19.dcache.demand_mshr_miss_rate::total     0.205559                       # mshr miss rate for demand accesses
system.cpu19.dcache.overall_mshr_miss_rate::cpu19.data     0.205562                       # mshr miss rate for overall accesses
system.cpu19.dcache.overall_mshr_miss_rate::total     0.205562                       # mshr miss rate for overall accesses
system.cpu19.dcache.ReadReq_avg_mshr_miss_latency::cpu19.data 69323.383168                       # average ReadReq mshr miss latency
system.cpu19.dcache.ReadReq_avg_mshr_miss_latency::total 69323.383168                       # average ReadReq mshr miss latency
system.cpu19.dcache.WriteReq_avg_mshr_miss_latency::cpu19.data 99457.385356                       # average WriteReq mshr miss latency
system.cpu19.dcache.WriteReq_avg_mshr_miss_latency::total 99457.385356                       # average WriteReq mshr miss latency
system.cpu19.dcache.SoftPFReq_avg_mshr_miss_latency::cpu19.data         2500                       # average SoftPFReq mshr miss latency
system.cpu19.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu19.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu19.data 12980.708333                       # average LoadLockedReq mshr miss latency
system.cpu19.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12980.708333                       # average LoadLockedReq mshr miss latency
system.cpu19.dcache.StoreCondReq_avg_mshr_miss_latency::cpu19.data         1875                       # average StoreCondReq mshr miss latency
system.cpu19.dcache.StoreCondReq_avg_mshr_miss_latency::total         1875                       # average StoreCondReq mshr miss latency
system.cpu19.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu19.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu19.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu19.dcache.demand_avg_mshr_miss_latency::cpu19.data 69557.725629                       # average overall mshr miss latency
system.cpu19.dcache.demand_avg_mshr_miss_latency::total 69557.725629                       # average overall mshr miss latency
system.cpu19.dcache.overall_avg_mshr_miss_latency::cpu19.data 69555.716107                       # average overall mshr miss latency
system.cpu19.dcache.overall_avg_mshr_miss_latency::total 69555.716107                       # average overall mshr miss latency
system.cpu19.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu19.icache.tags.replacements               0                       # number of replacements
system.cpu19.icache.tags.tagsinuse          43.814476                       # Cycle average of tags in use
system.cpu19.icache.tags.total_refs            143309                       # Total number of references to valid blocks.
system.cpu19.icache.tags.sampled_refs              54                       # Sample count of references to valid blocks.
system.cpu19.icache.tags.avg_refs         2653.870370                       # Average number of references to valid blocks.
system.cpu19.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu19.icache.tags.occ_blocks::cpu19.inst    43.814476                       # Average occupied blocks per requestor
system.cpu19.icache.tags.occ_percent::cpu19.inst     0.085575                       # Average percentage of cache occupancy
system.cpu19.icache.tags.occ_percent::total     0.085575                       # Average percentage of cache occupancy
system.cpu19.icache.tags.occ_task_id_blocks::1024           54                       # Occupied blocks per task id
system.cpu19.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu19.icache.tags.age_task_id_blocks_1024::3           51                       # Occupied blocks per task id
system.cpu19.icache.tags.occ_task_id_percent::1024     0.105469                       # Percentage of cache occupancy per task id
system.cpu19.icache.tags.tag_accesses          286800                       # Number of tag accesses
system.cpu19.icache.tags.data_accesses         286800                       # Number of data accesses
system.cpu19.icache.ReadReq_hits::cpu19.inst       143309                       # number of ReadReq hits
system.cpu19.icache.ReadReq_hits::total        143309                       # number of ReadReq hits
system.cpu19.icache.demand_hits::cpu19.inst       143309                       # number of demand (read+write) hits
system.cpu19.icache.demand_hits::total         143309                       # number of demand (read+write) hits
system.cpu19.icache.overall_hits::cpu19.inst       143309                       # number of overall hits
system.cpu19.icache.overall_hits::total        143309                       # number of overall hits
system.cpu19.icache.ReadReq_misses::cpu19.inst           64                       # number of ReadReq misses
system.cpu19.icache.ReadReq_misses::total           64                       # number of ReadReq misses
system.cpu19.icache.demand_misses::cpu19.inst           64                       # number of demand (read+write) misses
system.cpu19.icache.demand_misses::total           64                       # number of demand (read+write) misses
system.cpu19.icache.overall_misses::cpu19.inst           64                       # number of overall misses
system.cpu19.icache.overall_misses::total           64                       # number of overall misses
system.cpu19.icache.ReadReq_miss_latency::cpu19.inst      2193753                       # number of ReadReq miss cycles
system.cpu19.icache.ReadReq_miss_latency::total      2193753                       # number of ReadReq miss cycles
system.cpu19.icache.demand_miss_latency::cpu19.inst      2193753                       # number of demand (read+write) miss cycles
system.cpu19.icache.demand_miss_latency::total      2193753                       # number of demand (read+write) miss cycles
system.cpu19.icache.overall_miss_latency::cpu19.inst      2193753                       # number of overall miss cycles
system.cpu19.icache.overall_miss_latency::total      2193753                       # number of overall miss cycles
system.cpu19.icache.ReadReq_accesses::cpu19.inst       143373                       # number of ReadReq accesses(hits+misses)
system.cpu19.icache.ReadReq_accesses::total       143373                       # number of ReadReq accesses(hits+misses)
system.cpu19.icache.demand_accesses::cpu19.inst       143373                       # number of demand (read+write) accesses
system.cpu19.icache.demand_accesses::total       143373                       # number of demand (read+write) accesses
system.cpu19.icache.overall_accesses::cpu19.inst       143373                       # number of overall (read+write) accesses
system.cpu19.icache.overall_accesses::total       143373                       # number of overall (read+write) accesses
system.cpu19.icache.ReadReq_miss_rate::cpu19.inst     0.000446                       # miss rate for ReadReq accesses
system.cpu19.icache.ReadReq_miss_rate::total     0.000446                       # miss rate for ReadReq accesses
system.cpu19.icache.demand_miss_rate::cpu19.inst     0.000446                       # miss rate for demand accesses
system.cpu19.icache.demand_miss_rate::total     0.000446                       # miss rate for demand accesses
system.cpu19.icache.overall_miss_rate::cpu19.inst     0.000446                       # miss rate for overall accesses
system.cpu19.icache.overall_miss_rate::total     0.000446                       # miss rate for overall accesses
system.cpu19.icache.ReadReq_avg_miss_latency::cpu19.inst 34277.390625                       # average ReadReq miss latency
system.cpu19.icache.ReadReq_avg_miss_latency::total 34277.390625                       # average ReadReq miss latency
system.cpu19.icache.demand_avg_miss_latency::cpu19.inst 34277.390625                       # average overall miss latency
system.cpu19.icache.demand_avg_miss_latency::total 34277.390625                       # average overall miss latency
system.cpu19.icache.overall_avg_miss_latency::cpu19.inst 34277.390625                       # average overall miss latency
system.cpu19.icache.overall_avg_miss_latency::total 34277.390625                       # average overall miss latency
system.cpu19.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu19.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu19.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu19.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu19.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu19.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu19.icache.fast_writes                     0                       # number of fast writes performed
system.cpu19.icache.cache_copies                    0                       # number of cache copies performed
system.cpu19.icache.ReadReq_mshr_hits::cpu19.inst           10                       # number of ReadReq MSHR hits
system.cpu19.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu19.icache.demand_mshr_hits::cpu19.inst           10                       # number of demand (read+write) MSHR hits
system.cpu19.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu19.icache.overall_mshr_hits::cpu19.inst           10                       # number of overall MSHR hits
system.cpu19.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu19.icache.ReadReq_mshr_misses::cpu19.inst           54                       # number of ReadReq MSHR misses
system.cpu19.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu19.icache.demand_mshr_misses::cpu19.inst           54                       # number of demand (read+write) MSHR misses
system.cpu19.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu19.icache.overall_mshr_misses::cpu19.inst           54                       # number of overall MSHR misses
system.cpu19.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu19.icache.ReadReq_mshr_miss_latency::cpu19.inst      2031247                       # number of ReadReq MSHR miss cycles
system.cpu19.icache.ReadReq_mshr_miss_latency::total      2031247                       # number of ReadReq MSHR miss cycles
system.cpu19.icache.demand_mshr_miss_latency::cpu19.inst      2031247                       # number of demand (read+write) MSHR miss cycles
system.cpu19.icache.demand_mshr_miss_latency::total      2031247                       # number of demand (read+write) MSHR miss cycles
system.cpu19.icache.overall_mshr_miss_latency::cpu19.inst      2031247                       # number of overall MSHR miss cycles
system.cpu19.icache.overall_mshr_miss_latency::total      2031247                       # number of overall MSHR miss cycles
system.cpu19.icache.ReadReq_mshr_miss_rate::cpu19.inst     0.000377                       # mshr miss rate for ReadReq accesses
system.cpu19.icache.ReadReq_mshr_miss_rate::total     0.000377                       # mshr miss rate for ReadReq accesses
system.cpu19.icache.demand_mshr_miss_rate::cpu19.inst     0.000377                       # mshr miss rate for demand accesses
system.cpu19.icache.demand_mshr_miss_rate::total     0.000377                       # mshr miss rate for demand accesses
system.cpu19.icache.overall_mshr_miss_rate::cpu19.inst     0.000377                       # mshr miss rate for overall accesses
system.cpu19.icache.overall_mshr_miss_rate::total     0.000377                       # mshr miss rate for overall accesses
system.cpu19.icache.ReadReq_avg_mshr_miss_latency::cpu19.inst 37615.685185                       # average ReadReq mshr miss latency
system.cpu19.icache.ReadReq_avg_mshr_miss_latency::total 37615.685185                       # average ReadReq mshr miss latency
system.cpu19.icache.demand_avg_mshr_miss_latency::cpu19.inst 37615.685185                       # average overall mshr miss latency
system.cpu19.icache.demand_avg_mshr_miss_latency::total 37615.685185                       # average overall mshr miss latency
system.cpu19.icache.overall_avg_mshr_miss_latency::cpu19.inst 37615.685185                       # average overall mshr miss latency
system.cpu19.icache.overall_avg_mshr_miss_latency::total 37615.685185                       # average overall mshr miss latency
system.cpu19.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu20.branchPred.lookups                169813                       # Number of BP lookups
system.cpu20.branchPred.condPredicted          165850                       # Number of conditional branches predicted
system.cpu20.branchPred.condIncorrect            1031                       # Number of conditional branches incorrect
system.cpu20.branchPred.BTBLookups             122510                       # Number of BTB lookups
system.cpu20.branchPred.BTBHits                120021                       # Number of BTB hits
system.cpu20.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu20.branchPred.BTBHitPct           97.968329                       # BTB Hit Percentage
system.cpu20.branchPred.usedRAS                  2111                       # Number of times the RAS was used to get a target.
system.cpu20.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu20.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu20.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu20.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu20.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu20.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu20.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu20.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu20.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu20.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu20.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu20.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu20.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu20.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu20.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu20.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu20.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu20.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu20.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu20.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu20.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu20.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu20.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu20.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu20.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu20.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu20.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu20.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu20.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu20.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu20.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu20.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu20.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu20.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu20.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu20.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu20.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu20.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu20.dtb.inst_hits                          0                       # ITB inst hits
system.cpu20.dtb.inst_misses                        0                       # ITB inst misses
system.cpu20.dtb.read_hits                          0                       # DTB read hits
system.cpu20.dtb.read_misses                        0                       # DTB read misses
system.cpu20.dtb.write_hits                         0                       # DTB write hits
system.cpu20.dtb.write_misses                       0                       # DTB write misses
system.cpu20.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu20.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu20.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu20.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu20.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu20.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu20.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu20.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu20.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu20.dtb.read_accesses                      0                       # DTB read accesses
system.cpu20.dtb.write_accesses                     0                       # DTB write accesses
system.cpu20.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu20.dtb.hits                               0                       # DTB hits
system.cpu20.dtb.misses                             0                       # DTB misses
system.cpu20.dtb.accesses                           0                       # DTB accesses
system.cpu20.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu20.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu20.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu20.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu20.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu20.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu20.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu20.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu20.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu20.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu20.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu20.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu20.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu20.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu20.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu20.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu20.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu20.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu20.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu20.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu20.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu20.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu20.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu20.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu20.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu20.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu20.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu20.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu20.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu20.itb.walker.walks                       0                       # Table walker walks requested
system.cpu20.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu20.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu20.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu20.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu20.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu20.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu20.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu20.itb.inst_hits                          0                       # ITB inst hits
system.cpu20.itb.inst_misses                        0                       # ITB inst misses
system.cpu20.itb.read_hits                          0                       # DTB read hits
system.cpu20.itb.read_misses                        0                       # DTB read misses
system.cpu20.itb.write_hits                         0                       # DTB write hits
system.cpu20.itb.write_misses                       0                       # DTB write misses
system.cpu20.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu20.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu20.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu20.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu20.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu20.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu20.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu20.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu20.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu20.itb.read_accesses                      0                       # DTB read accesses
system.cpu20.itb.write_accesses                     0                       # DTB write accesses
system.cpu20.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu20.itb.hits                               0                       # DTB hits
system.cpu20.itb.misses                             0                       # DTB misses
system.cpu20.itb.accesses                           0                       # DTB accesses
system.cpu20.numCycles                        2488817                       # number of cpu cycles simulated
system.cpu20.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu20.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu20.fetch.icacheStallCycles           145289                       # Number of cycles fetch is stalled on an Icache miss
system.cpu20.fetch.Insts                      1433150                       # Number of instructions fetch has processed
system.cpu20.fetch.Branches                    169813                       # Number of branches that fetch encountered
system.cpu20.fetch.predictedBranches           122132                       # Number of branches that fetch has predicted taken
system.cpu20.fetch.Cycles                     2339684                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu20.fetch.SquashCycles                  2901                       # Number of cycles fetch has spent squashing
system.cpu20.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu20.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu20.fetch.CacheLines                  143359                       # Number of cache lines fetched
system.cpu20.fetch.IcacheSquashes                  63                       # Number of outstanding Icache misses that were squashed
system.cpu20.fetch.rateDist::samples          2486430                       # Number of instructions fetched each cycle (Total)
system.cpu20.fetch.rateDist::mean            0.583744                       # Number of instructions fetched each cycle (Total)
system.cpu20.fetch.rateDist::stdev           1.865614                       # Number of instructions fetched each cycle (Total)
system.cpu20.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu20.fetch.rateDist::0                2223397     89.42%     89.42% # Number of instructions fetched each cycle (Total)
system.cpu20.fetch.rateDist::1                  26095      1.05%     90.47% # Number of instructions fetched each cycle (Total)
system.cpu20.fetch.rateDist::2                  19441      0.78%     91.25% # Number of instructions fetched each cycle (Total)
system.cpu20.fetch.rateDist::3                  19195      0.77%     92.02% # Number of instructions fetched each cycle (Total)
system.cpu20.fetch.rateDist::4                  19427      0.78%     92.81% # Number of instructions fetched each cycle (Total)
system.cpu20.fetch.rateDist::5                  18452      0.74%     93.55% # Number of instructions fetched each cycle (Total)
system.cpu20.fetch.rateDist::6                  26323      1.06%     94.61% # Number of instructions fetched each cycle (Total)
system.cpu20.fetch.rateDist::7                  71830      2.89%     97.50% # Number of instructions fetched each cycle (Total)
system.cpu20.fetch.rateDist::8                  62270      2.50%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu20.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu20.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu20.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu20.fetch.rateDist::total            2486430                       # Number of instructions fetched each cycle (Total)
system.cpu20.fetch.branchRate                0.068230                       # Number of branch fetches per cycle
system.cpu20.fetch.rate                      0.575836                       # Number of inst fetches per cycle
system.cpu20.decode.IdleCycles                  69670                       # Number of cycles decode is idle
system.cpu20.decode.BlockedCycles             2236947                       # Number of cycles decode is blocked
system.cpu20.decode.RunCycles                   26387                       # Number of cycles decode is running
system.cpu20.decode.UnblockCycles              152005                       # Number of cycles decode is unblocking
system.cpu20.decode.SquashCycles                 1421                       # Number of cycles decode is squashing
system.cpu20.decode.BranchResolved               1775                       # Number of times decode resolved a branch
system.cpu20.decode.BranchMispred                  29                       # Number of times decode detected a branch misprediction
system.cpu20.decode.DecodedInsts              1397266                       # Number of instructions handled by decode
system.cpu20.decode.SquashedInsts                 120                       # Number of squashed instructions handled by decode
system.cpu20.rename.SquashCycles                 1421                       # Number of cycles rename is squashing
system.cpu20.rename.IdleCycles                  95670                       # Number of cycles rename is idle
system.cpu20.rename.BlockCycles               1607961                       # Number of cycles rename is blocking
system.cpu20.rename.serializeStallCycles        18530                       # count of cycles rename stalled for serializing inst
system.cpu20.rename.RunCycles                  120415                       # Number of cycles rename is running
system.cpu20.rename.UnblockCycles              642433                       # Number of cycles rename is unblocking
system.cpu20.rename.RenamedInsts              1389201                       # Number of instructions processed by rename
system.cpu20.rename.ROBFullEvents                   8                       # Number of times rename has blocked due to ROB full
system.cpu20.rename.IQFullEvents               604109                       # Number of times rename has blocked due to IQ full
system.cpu20.rename.LQFullEvents                 2981                       # Number of times rename has blocked due to LQ full
system.cpu20.rename.RenamedOperands           2030438                       # Number of destination operands rename has renamed
system.cpu20.rename.RenameLookups             6820911                       # Number of register rename lookups that rename has made
system.cpu20.rename.int_rename_lookups        2186311                       # Number of integer rename lookups
system.cpu20.rename.CommittedMaps             1971988                       # Number of HB maps that are committed
system.cpu20.rename.UndoneMaps                  58446                       # Number of HB maps that are undone due to squashing
system.cpu20.rename.serializingInsts              454                       # count of serializing insts renamed
system.cpu20.rename.tempSerializingInsts          453                       # count of temporary serializing insts renamed
system.cpu20.rename.skidInsts                  910637                       # count of insts added to the skid buffer
system.cpu20.memDep0.insertedLoads             318257                       # Number of loads inserted to the mem dependence unit.
system.cpu20.memDep0.insertedStores              9460                       # Number of stores inserted to the mem dependence unit.
system.cpu20.memDep0.conflictingLoads            4856                       # Number of conflicting loads.
system.cpu20.memDep0.conflictingStores           5010                       # Number of conflicting stores.
system.cpu20.iq.iqInstsAdded                  1384134                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu20.iq.iqNonSpecInstsAdded               873                       # Number of non-speculative instructions added to the IQ
system.cpu20.iq.iqInstsIssued                 2363864                       # Number of instructions issued
system.cpu20.iq.iqSquashedInstsIssued            2207                       # Number of squashed instructions issued
system.cpu20.iq.iqSquashedInstsExamined         28774                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu20.iq.iqSquashedOperandsExamined       101447                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu20.iq.iqSquashedNonSpecRemoved           18                       # Number of squashed non-spec instructions that were removed
system.cpu20.iq.issued_per_cycle::samples      2486430                       # Number of insts issued each cycle
system.cpu20.iq.issued_per_cycle::mean       0.950706                       # Number of insts issued each cycle
system.cpu20.iq.issued_per_cycle::stdev      1.435020                       # Number of insts issued each cycle
system.cpu20.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu20.iq.issued_per_cycle::0           1466147     58.97%     58.97% # Number of insts issued each cycle
system.cpu20.iq.issued_per_cycle::1            468364     18.84%     77.80% # Number of insts issued each cycle
system.cpu20.iq.issued_per_cycle::2            126882      5.10%     82.91% # Number of insts issued each cycle
system.cpu20.iq.issued_per_cycle::3             58412      2.35%     85.25% # Number of insts issued each cycle
system.cpu20.iq.issued_per_cycle::4            366625     14.75%    100.00% # Number of insts issued each cycle
system.cpu20.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu20.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu20.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu20.iq.issued_per_cycle::total       2486430                       # Number of insts issued each cycle
system.cpu20.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu20.iq.fu_full::IntAlu                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu20.iq.fu_full::IntMult                    3    100.00%    100.00% # attempts to use FU when none available
system.cpu20.iq.fu_full::IntDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu20.iq.fu_full::FloatAdd                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu20.iq.fu_full::FloatCmp                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu20.iq.fu_full::FloatCvt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu20.iq.fu_full::FloatMult                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu20.iq.fu_full::FloatDiv                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu20.iq.fu_full::FloatSqrt                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdAddAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdAlu                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdMisc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdMultAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdShift                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdShiftAcc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdFloatAdd               0      0.00%    100.00% # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdFloatAlu               0      0.00%    100.00% # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdFloatCmp               0      0.00%    100.00% # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdFloatCvt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdFloatDiv               0      0.00%    100.00% # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdFloatMisc              0      0.00%    100.00% # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdFloatMult              0      0.00%    100.00% # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdFloatSqrt              0      0.00%    100.00% # attempts to use FU when none available
system.cpu20.iq.fu_full::MemRead                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu20.iq.fu_full::MemWrite                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu20.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu20.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu20.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu20.iq.FU_type_0::IntAlu              842773     35.65%     35.65% # Type of FU issued
system.cpu20.iq.FU_type_0::IntMult             196612      8.32%     43.97% # Type of FU issued
system.cpu20.iq.FU_type_0::IntDiv                   0      0.00%     43.97% # Type of FU issued
system.cpu20.iq.FU_type_0::FloatAdd                 0      0.00%     43.97% # Type of FU issued
system.cpu20.iq.FU_type_0::FloatCmp                 0      0.00%     43.97% # Type of FU issued
system.cpu20.iq.FU_type_0::FloatCvt                 0      0.00%     43.97% # Type of FU issued
system.cpu20.iq.FU_type_0::FloatMult                0      0.00%     43.97% # Type of FU issued
system.cpu20.iq.FU_type_0::FloatDiv                 0      0.00%     43.97% # Type of FU issued
system.cpu20.iq.FU_type_0::FloatSqrt                0      0.00%     43.97% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdAdd                  0      0.00%     43.97% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdAddAcc               0      0.00%     43.97% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdAlu                  0      0.00%     43.97% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdCmp                  0      0.00%     43.97% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdCvt                  0      0.00%     43.97% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdMisc                 0      0.00%     43.97% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdMult                 0      0.00%     43.97% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdMultAcc              0      0.00%     43.97% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdShift                0      0.00%     43.97% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdShiftAcc             0      0.00%     43.97% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdSqrt                 0      0.00%     43.97% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdFloatAdd             0      0.00%     43.97% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdFloatAlu             0      0.00%     43.97% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdFloatCmp             0      0.00%     43.97% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdFloatCvt             0      0.00%     43.97% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdFloatDiv             0      0.00%     43.97% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdFloatMisc            0      0.00%     43.97% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdFloatMult            0      0.00%     43.97% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     43.97% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdFloatSqrt            0      0.00%     43.97% # Type of FU issued
system.cpu20.iq.FU_type_0::MemRead            1315293     55.64%     99.61% # Type of FU issued
system.cpu20.iq.FU_type_0::MemWrite              9186      0.39%    100.00% # Type of FU issued
system.cpu20.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu20.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu20.iq.FU_type_0::total              2363864                       # Type of FU issued
system.cpu20.iq.rate                         0.949794                       # Inst issue rate
system.cpu20.iq.fu_busy_cnt                         3                       # FU busy when requested
system.cpu20.iq.fu_busy_rate                 0.000001                       # FU busy rate (busy events/executed inst)
system.cpu20.iq.int_inst_queue_reads          7216364                       # Number of integer instruction queue reads
system.cpu20.iq.int_inst_queue_writes         1413791                       # Number of integer instruction queue writes
system.cpu20.iq.int_inst_queue_wakeup_accesses      1363582                       # Number of integer instruction queue wakeup accesses
system.cpu20.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu20.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu20.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu20.iq.int_alu_accesses              2363867                       # Number of integer alu accesses
system.cpu20.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu20.iew.lsq.thread0.forwLoads             11                       # Number of loads that had data forwarded from stores
system.cpu20.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu20.iew.lsq.thread0.squashedLoads         3708                       # Number of loads squashed
system.cpu20.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu20.iew.lsq.thread0.memOrderViolation           10                       # Number of memory ordering violations
system.cpu20.iew.lsq.thread0.squashedStores          412                       # Number of stores squashed
system.cpu20.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu20.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu20.iew.lsq.thread0.rescheduledLoads          425                       # Number of loads that were rescheduled
system.cpu20.iew.lsq.thread0.cacheBlocked       999691                       # Number of times an access to memory failed due to the cache being blocked
system.cpu20.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu20.iew.iewSquashCycles                 1421                       # Number of cycles IEW is squashing
system.cpu20.iew.iewBlockCycles               1095318                       # Number of cycles IEW is blocking
system.cpu20.iew.iewUnblockCycles               65635                       # Number of cycles IEW is unblocking
system.cpu20.iew.iewDispatchedInsts           1385010                       # Number of instructions dispatched to IQ
system.cpu20.iew.iewDispSquashedInsts              43                       # Number of squashed instructions skipped by dispatch
system.cpu20.iew.iewDispLoadInsts              318257                       # Number of dispatched load instructions
system.cpu20.iew.iewDispStoreInsts               9460                       # Number of dispatched store instructions
system.cpu20.iew.iewDispNonSpecInsts              440                       # Number of dispatched non-speculative instructions
system.cpu20.iew.iewIQFullEvents                 2281                       # Number of times the IQ has become full, causing a stall
system.cpu20.iew.iewLSQFullEvents                  46                       # Number of times the LSQ has become full, causing a stall
system.cpu20.iew.memOrderViolationEvents           10                       # Number of memory order violations
system.cpu20.iew.predictedTakenIncorrect          938                       # Number of branches that were predicted taken incorrectly
system.cpu20.iew.predictedNotTakenIncorrect           70                       # Number of branches that were predicted not taken incorrectly
system.cpu20.iew.branchMispredicts               1008                       # Number of branch mispredicts detected at execute
system.cpu20.iew.iewExecutedInsts             2363394                       # Number of executed instructions
system.cpu20.iew.iewExecLoadInsts             1314900                       # Number of load instructions executed
system.cpu20.iew.iewExecSquashedInsts             466                       # Number of squashed instructions skipped in execute
system.cpu20.iew.exec_swp                           0                       # number of swp insts executed
system.cpu20.iew.exec_nop                           3                       # number of nop insts executed
system.cpu20.iew.exec_refs                    1324054                       # number of memory reference insts executed
system.cpu20.iew.exec_branches                 154772                       # Number of branches executed
system.cpu20.iew.exec_stores                     9154                       # Number of stores executed
system.cpu20.iew.exec_rate                   0.949605                       # Inst execution rate
system.cpu20.iew.wb_sent                      1364012                       # cumulative count of insts sent to commit
system.cpu20.iew.wb_count                     1363582                       # cumulative count of insts written-back
system.cpu20.iew.wb_producers                  945237                       # num instructions producing a value
system.cpu20.iew.wb_consumers                 1495362                       # num instructions consuming a value
system.cpu20.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu20.iew.wb_rate                     0.547884                       # insts written-back per cycle
system.cpu20.iew.wb_fanout                   0.632112                       # average fanout of values written-back
system.cpu20.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu20.commit.commitSquashedInsts         28709                       # The number of squashed insts skipped by commit
system.cpu20.commit.commitNonSpecStalls           855                       # The number of times commit has been forced to stall to communicate backwards
system.cpu20.commit.branchMispredicts            1002                       # The number of times a branch was mispredicted
system.cpu20.commit.committed_per_cycle::samples      2481930                       # Number of insts commited each cycle
system.cpu20.commit.committed_per_cycle::mean     0.546443                       # Number of insts commited each cycle
system.cpu20.commit.committed_per_cycle::stdev     1.355646                       # Number of insts commited each cycle
system.cpu20.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu20.commit.committed_per_cycle::0      1929180     77.73%     77.73% # Number of insts commited each cycle
system.cpu20.commit.committed_per_cycle::1       238862      9.62%     87.35% # Number of insts commited each cycle
system.cpu20.commit.committed_per_cycle::2       132855      5.35%     92.71% # Number of insts commited each cycle
system.cpu20.commit.committed_per_cycle::3        70066      2.82%     95.53% # Number of insts commited each cycle
system.cpu20.commit.committed_per_cycle::4         1533      0.06%     95.59% # Number of insts commited each cycle
system.cpu20.commit.committed_per_cycle::5        78906      3.18%     98.77% # Number of insts commited each cycle
system.cpu20.commit.committed_per_cycle::6          917      0.04%     98.81% # Number of insts commited each cycle
system.cpu20.commit.committed_per_cycle::7         1589      0.06%     98.87% # Number of insts commited each cycle
system.cpu20.commit.committed_per_cycle::8        28022      1.13%    100.00% # Number of insts commited each cycle
system.cpu20.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu20.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu20.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu20.commit.committed_per_cycle::total      2481930                       # Number of insts commited each cycle
system.cpu20.commit.committedInsts            1343709                       # Number of instructions committed
system.cpu20.commit.committedOps              1356233                       # Number of ops (including micro ops) committed
system.cpu20.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu20.commit.refs                       323597                       # Number of memory references committed
system.cpu20.commit.loads                      314549                       # Number of loads committed
system.cpu20.commit.membars                       421                       # Number of memory barriers committed
system.cpu20.commit.branches                   153411                       # Number of branches committed
system.cpu20.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu20.commit.int_insts                 1204895                       # Number of committed integer instructions.
system.cpu20.commit.function_calls               1247                       # Number of function calls committed.
system.cpu20.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu20.commit.op_class_0::IntAlu         836025     61.64%     61.64% # Class of committed instruction
system.cpu20.commit.op_class_0::IntMult        196611     14.50%     76.14% # Class of committed instruction
system.cpu20.commit.op_class_0::IntDiv              0      0.00%     76.14% # Class of committed instruction
system.cpu20.commit.op_class_0::FloatAdd            0      0.00%     76.14% # Class of committed instruction
system.cpu20.commit.op_class_0::FloatCmp            0      0.00%     76.14% # Class of committed instruction
system.cpu20.commit.op_class_0::FloatCvt            0      0.00%     76.14% # Class of committed instruction
system.cpu20.commit.op_class_0::FloatMult            0      0.00%     76.14% # Class of committed instruction
system.cpu20.commit.op_class_0::FloatDiv            0      0.00%     76.14% # Class of committed instruction
system.cpu20.commit.op_class_0::FloatSqrt            0      0.00%     76.14% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdAdd             0      0.00%     76.14% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdAddAcc            0      0.00%     76.14% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdAlu             0      0.00%     76.14% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdCmp             0      0.00%     76.14% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdCvt             0      0.00%     76.14% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdMisc            0      0.00%     76.14% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdMult            0      0.00%     76.14% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdMultAcc            0      0.00%     76.14% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdShift            0      0.00%     76.14% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdShiftAcc            0      0.00%     76.14% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdSqrt            0      0.00%     76.14% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdFloatAdd            0      0.00%     76.14% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdFloatAlu            0      0.00%     76.14% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdFloatCmp            0      0.00%     76.14% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdFloatCvt            0      0.00%     76.14% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdFloatDiv            0      0.00%     76.14% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdFloatMisc            0      0.00%     76.14% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdFloatMult            0      0.00%     76.14% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.14% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.14% # Class of committed instruction
system.cpu20.commit.op_class_0::MemRead        314549     23.19%     99.33% # Class of committed instruction
system.cpu20.commit.op_class_0::MemWrite         9048      0.67%    100.00% # Class of committed instruction
system.cpu20.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu20.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu20.commit.op_class_0::total         1356233                       # Class of committed instruction
system.cpu20.commit.bw_lim_events               28022                       # number cycles where commit BW limit reached
system.cpu20.rob.rob_reads                    3833507                       # The number of ROB reads
system.cpu20.rob.rob_writes                   2774455                       # The number of ROB writes
system.cpu20.timesIdled                            21                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu20.idleCycles                          2387                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu20.quiesceCycles                     412943                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu20.committedInsts                   1343709                       # Number of Instructions Simulated
system.cpu20.committedOps                     1356233                       # Number of Ops (including micro ops) Simulated
system.cpu20.cpi                             1.852199                       # CPI: Cycles Per Instruction
system.cpu20.cpi_total                       1.852199                       # CPI: Total CPI of All Threads
system.cpu20.ipc                             0.539899                       # IPC: Instructions Per Cycle
system.cpu20.ipc_total                       0.539899                       # IPC: Total IPC of All Threads
system.cpu20.int_regfile_reads                3350927                       # number of integer regfile reads
system.cpu20.int_regfile_writes               1075748                       # number of integer regfile writes
system.cpu20.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu20.cc_regfile_reads                 8036796                       # number of cc regfile reads
system.cpu20.cc_regfile_writes                 910732                       # number of cc regfile writes
system.cpu20.misc_regfile_reads                348496                       # number of misc regfile reads
system.cpu20.misc_regfile_writes                   97                       # number of misc regfile writes
system.cpu20.dcache.tags.replacements           65712                       # number of replacements
system.cpu20.dcache.tags.tagsinuse         783.073802                       # Cycle average of tags in use
system.cpu20.dcache.tags.total_refs            189388                       # Total number of references to valid blocks.
system.cpu20.dcache.tags.sampled_refs           66734                       # Sample count of references to valid blocks.
system.cpu20.dcache.tags.avg_refs            2.837954                       # Average number of references to valid blocks.
system.cpu20.dcache.tags.warmup_cycle       486133500                       # Cycle when the warmup percentage was hit.
system.cpu20.dcache.tags.occ_blocks::cpu20.data   783.073802                       # Average occupied blocks per requestor
system.cpu20.dcache.tags.occ_percent::cpu20.data     0.764721                       # Average percentage of cache occupancy
system.cpu20.dcache.tags.occ_percent::total     0.764721                       # Average percentage of cache occupancy
system.cpu20.dcache.tags.occ_task_id_blocks::1024         1022                       # Occupied blocks per task id
system.cpu20.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu20.dcache.tags.age_task_id_blocks_1024::1          258                       # Occupied blocks per task id
system.cpu20.dcache.tags.age_task_id_blocks_1024::2          761                       # Occupied blocks per task id
system.cpu20.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu20.dcache.tags.tag_accesses          716044                       # Number of tag accesses
system.cpu20.dcache.tags.data_accesses         716044                       # Number of data accesses
system.cpu20.dcache.ReadReq_hits::cpu20.data       181405                       # number of ReadReq hits
system.cpu20.dcache.ReadReq_hits::total        181405                       # number of ReadReq hits
system.cpu20.dcache.WriteReq_hits::cpu20.data         7976                       # number of WriteReq hits
system.cpu20.dcache.WriteReq_hits::total         7976                       # number of WriteReq hits
system.cpu20.dcache.SoftPFReq_hits::cpu20.data            2                       # number of SoftPFReq hits
system.cpu20.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu20.dcache.LoadLockedReq_hits::cpu20.data            2                       # number of LoadLockedReq hits
system.cpu20.dcache.LoadLockedReq_hits::total            2                       # number of LoadLockedReq hits
system.cpu20.dcache.demand_hits::cpu20.data       189381                       # number of demand (read+write) hits
system.cpu20.dcache.demand_hits::total         189381                       # number of demand (read+write) hits
system.cpu20.dcache.overall_hits::cpu20.data       189383                       # number of overall hits
system.cpu20.dcache.overall_hits::total        189383                       # number of overall hits
system.cpu20.dcache.ReadReq_misses::cpu20.data       134166                       # number of ReadReq misses
system.cpu20.dcache.ReadReq_misses::total       134166                       # number of ReadReq misses
system.cpu20.dcache.WriteReq_misses::cpu20.data         1046                       # number of WriteReq misses
system.cpu20.dcache.WriteReq_misses::total         1046                       # number of WriteReq misses
system.cpu20.dcache.SoftPFReq_misses::cpu20.data            3                       # number of SoftPFReq misses
system.cpu20.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu20.dcache.LoadLockedReq_misses::cpu20.data           22                       # number of LoadLockedReq misses
system.cpu20.dcache.LoadLockedReq_misses::total           22                       # number of LoadLockedReq misses
system.cpu20.dcache.StoreCondReq_misses::cpu20.data           14                       # number of StoreCondReq misses
system.cpu20.dcache.StoreCondReq_misses::total           14                       # number of StoreCondReq misses
system.cpu20.dcache.demand_misses::cpu20.data       135212                       # number of demand (read+write) misses
system.cpu20.dcache.demand_misses::total       135212                       # number of demand (read+write) misses
system.cpu20.dcache.overall_misses::cpu20.data       135215                       # number of overall misses
system.cpu20.dcache.overall_misses::total       135215                       # number of overall misses
system.cpu20.dcache.ReadReq_miss_latency::cpu20.data   8343251601                       # number of ReadReq miss cycles
system.cpu20.dcache.ReadReq_miss_latency::total   8343251601                       # number of ReadReq miss cycles
system.cpu20.dcache.WriteReq_miss_latency::cpu20.data     97567650                       # number of WriteReq miss cycles
system.cpu20.dcache.WriteReq_miss_latency::total     97567650                       # number of WriteReq miss cycles
system.cpu20.dcache.LoadLockedReq_miss_latency::cpu20.data       241389                       # number of LoadLockedReq miss cycles
system.cpu20.dcache.LoadLockedReq_miss_latency::total       241389                       # number of LoadLockedReq miss cycles
system.cpu20.dcache.StoreCondReq_miss_latency::cpu20.data        13500                       # number of StoreCondReq miss cycles
system.cpu20.dcache.StoreCondReq_miss_latency::total        13500                       # number of StoreCondReq miss cycles
system.cpu20.dcache.StoreCondFailReq_miss_latency::cpu20.data       142000                       # number of StoreCondFailReq miss cycles
system.cpu20.dcache.StoreCondFailReq_miss_latency::total       142000                       # number of StoreCondFailReq miss cycles
system.cpu20.dcache.demand_miss_latency::cpu20.data   8440819251                       # number of demand (read+write) miss cycles
system.cpu20.dcache.demand_miss_latency::total   8440819251                       # number of demand (read+write) miss cycles
system.cpu20.dcache.overall_miss_latency::cpu20.data   8440819251                       # number of overall miss cycles
system.cpu20.dcache.overall_miss_latency::total   8440819251                       # number of overall miss cycles
system.cpu20.dcache.ReadReq_accesses::cpu20.data       315571                       # number of ReadReq accesses(hits+misses)
system.cpu20.dcache.ReadReq_accesses::total       315571                       # number of ReadReq accesses(hits+misses)
system.cpu20.dcache.WriteReq_accesses::cpu20.data         9022                       # number of WriteReq accesses(hits+misses)
system.cpu20.dcache.WriteReq_accesses::total         9022                       # number of WriteReq accesses(hits+misses)
system.cpu20.dcache.SoftPFReq_accesses::cpu20.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu20.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu20.dcache.LoadLockedReq_accesses::cpu20.data           24                       # number of LoadLockedReq accesses(hits+misses)
system.cpu20.dcache.LoadLockedReq_accesses::total           24                       # number of LoadLockedReq accesses(hits+misses)
system.cpu20.dcache.StoreCondReq_accesses::cpu20.data           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu20.dcache.StoreCondReq_accesses::total           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu20.dcache.demand_accesses::cpu20.data       324593                       # number of demand (read+write) accesses
system.cpu20.dcache.demand_accesses::total       324593                       # number of demand (read+write) accesses
system.cpu20.dcache.overall_accesses::cpu20.data       324598                       # number of overall (read+write) accesses
system.cpu20.dcache.overall_accesses::total       324598                       # number of overall (read+write) accesses
system.cpu20.dcache.ReadReq_miss_rate::cpu20.data     0.425153                       # miss rate for ReadReq accesses
system.cpu20.dcache.ReadReq_miss_rate::total     0.425153                       # miss rate for ReadReq accesses
system.cpu20.dcache.WriteReq_miss_rate::cpu20.data     0.115939                       # miss rate for WriteReq accesses
system.cpu20.dcache.WriteReq_miss_rate::total     0.115939                       # miss rate for WriteReq accesses
system.cpu20.dcache.SoftPFReq_miss_rate::cpu20.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu20.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu20.dcache.LoadLockedReq_miss_rate::cpu20.data     0.916667                       # miss rate for LoadLockedReq accesses
system.cpu20.dcache.LoadLockedReq_miss_rate::total     0.916667                       # miss rate for LoadLockedReq accesses
system.cpu20.dcache.StoreCondReq_miss_rate::cpu20.data            1                       # miss rate for StoreCondReq accesses
system.cpu20.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu20.dcache.demand_miss_rate::cpu20.data     0.416559                       # miss rate for demand accesses
system.cpu20.dcache.demand_miss_rate::total     0.416559                       # miss rate for demand accesses
system.cpu20.dcache.overall_miss_rate::cpu20.data     0.416561                       # miss rate for overall accesses
system.cpu20.dcache.overall_miss_rate::total     0.416561                       # miss rate for overall accesses
system.cpu20.dcache.ReadReq_avg_miss_latency::cpu20.data 62186.035218                       # average ReadReq miss latency
system.cpu20.dcache.ReadReq_avg_miss_latency::total 62186.035218                       # average ReadReq miss latency
system.cpu20.dcache.WriteReq_avg_miss_latency::cpu20.data 93276.912046                       # average WriteReq miss latency
system.cpu20.dcache.WriteReq_avg_miss_latency::total 93276.912046                       # average WriteReq miss latency
system.cpu20.dcache.LoadLockedReq_avg_miss_latency::cpu20.data 10972.227273                       # average LoadLockedReq miss latency
system.cpu20.dcache.LoadLockedReq_avg_miss_latency::total 10972.227273                       # average LoadLockedReq miss latency
system.cpu20.dcache.StoreCondReq_avg_miss_latency::cpu20.data   964.285714                       # average StoreCondReq miss latency
system.cpu20.dcache.StoreCondReq_avg_miss_latency::total   964.285714                       # average StoreCondReq miss latency
system.cpu20.dcache.StoreCondFailReq_avg_miss_latency::cpu20.data          inf                       # average StoreCondFailReq miss latency
system.cpu20.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu20.dcache.demand_avg_miss_latency::cpu20.data 62426.554233                       # average overall miss latency
system.cpu20.dcache.demand_avg_miss_latency::total 62426.554233                       # average overall miss latency
system.cpu20.dcache.overall_avg_miss_latency::cpu20.data 62425.169182                       # average overall miss latency
system.cpu20.dcache.overall_avg_miss_latency::total 62425.169182                       # average overall miss latency
system.cpu20.dcache.blocked_cycles::no_mshrs      2202479                       # number of cycles access was blocked
system.cpu20.dcache.blocked_cycles::no_targets          400                       # number of cycles access was blocked
system.cpu20.dcache.blocked::no_mshrs           66590                       # number of cycles access was blocked
system.cpu20.dcache.blocked::no_targets             2                       # number of cycles access was blocked
system.cpu20.dcache.avg_blocked_cycles::no_mshrs    33.075222                       # average number of cycles each access was blocked
system.cpu20.dcache.avg_blocked_cycles::no_targets          200                       # average number of cycles each access was blocked
system.cpu20.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu20.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu20.dcache.writebacks::writebacks         2040                       # number of writebacks
system.cpu20.dcache.writebacks::total            2040                       # number of writebacks
system.cpu20.dcache.ReadReq_mshr_hits::cpu20.data        67947                       # number of ReadReq MSHR hits
system.cpu20.dcache.ReadReq_mshr_hits::total        67947                       # number of ReadReq MSHR hits
system.cpu20.dcache.WriteReq_mshr_hits::cpu20.data          527                       # number of WriteReq MSHR hits
system.cpu20.dcache.WriteReq_mshr_hits::total          527                       # number of WriteReq MSHR hits
system.cpu20.dcache.demand_mshr_hits::cpu20.data        68474                       # number of demand (read+write) MSHR hits
system.cpu20.dcache.demand_mshr_hits::total        68474                       # number of demand (read+write) MSHR hits
system.cpu20.dcache.overall_mshr_hits::cpu20.data        68474                       # number of overall MSHR hits
system.cpu20.dcache.overall_mshr_hits::total        68474                       # number of overall MSHR hits
system.cpu20.dcache.ReadReq_mshr_misses::cpu20.data        66219                       # number of ReadReq MSHR misses
system.cpu20.dcache.ReadReq_mshr_misses::total        66219                       # number of ReadReq MSHR misses
system.cpu20.dcache.WriteReq_mshr_misses::cpu20.data          519                       # number of WriteReq MSHR misses
system.cpu20.dcache.WriteReq_mshr_misses::total          519                       # number of WriteReq MSHR misses
system.cpu20.dcache.SoftPFReq_mshr_misses::cpu20.data            2                       # number of SoftPFReq MSHR misses
system.cpu20.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu20.dcache.LoadLockedReq_mshr_misses::cpu20.data           22                       # number of LoadLockedReq MSHR misses
system.cpu20.dcache.LoadLockedReq_mshr_misses::total           22                       # number of LoadLockedReq MSHR misses
system.cpu20.dcache.StoreCondReq_mshr_misses::cpu20.data           14                       # number of StoreCondReq MSHR misses
system.cpu20.dcache.StoreCondReq_mshr_misses::total           14                       # number of StoreCondReq MSHR misses
system.cpu20.dcache.demand_mshr_misses::cpu20.data        66738                       # number of demand (read+write) MSHR misses
system.cpu20.dcache.demand_mshr_misses::total        66738                       # number of demand (read+write) MSHR misses
system.cpu20.dcache.overall_mshr_misses::cpu20.data        66740                       # number of overall MSHR misses
system.cpu20.dcache.overall_mshr_misses::total        66740                       # number of overall MSHR misses
system.cpu20.dcache.ReadReq_mshr_miss_latency::cpu20.data   4592615392                       # number of ReadReq MSHR miss cycles
system.cpu20.dcache.ReadReq_mshr_miss_latency::total   4592615392                       # number of ReadReq MSHR miss cycles
system.cpu20.dcache.WriteReq_mshr_miss_latency::cpu20.data     51215900                       # number of WriteReq MSHR miss cycles
system.cpu20.dcache.WriteReq_mshr_miss_latency::total     51215900                       # number of WriteReq MSHR miss cycles
system.cpu20.dcache.SoftPFReq_mshr_miss_latency::cpu20.data         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu20.dcache.SoftPFReq_mshr_miss_latency::total         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu20.dcache.LoadLockedReq_mshr_miss_latency::cpu20.data       191611                       # number of LoadLockedReq MSHR miss cycles
system.cpu20.dcache.LoadLockedReq_mshr_miss_latency::total       191611                       # number of LoadLockedReq MSHR miss cycles
system.cpu20.dcache.StoreCondReq_mshr_miss_latency::cpu20.data         9000                       # number of StoreCondReq MSHR miss cycles
system.cpu20.dcache.StoreCondReq_mshr_miss_latency::total         9000                       # number of StoreCondReq MSHR miss cycles
system.cpu20.dcache.StoreCondFailReq_mshr_miss_latency::cpu20.data       125500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu20.dcache.StoreCondFailReq_mshr_miss_latency::total       125500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu20.dcache.demand_mshr_miss_latency::cpu20.data   4643831292                       # number of demand (read+write) MSHR miss cycles
system.cpu20.dcache.demand_mshr_miss_latency::total   4643831292                       # number of demand (read+write) MSHR miss cycles
system.cpu20.dcache.overall_mshr_miss_latency::cpu20.data   4643836292                       # number of overall MSHR miss cycles
system.cpu20.dcache.overall_mshr_miss_latency::total   4643836292                       # number of overall MSHR miss cycles
system.cpu20.dcache.ReadReq_mshr_miss_rate::cpu20.data     0.209839                       # mshr miss rate for ReadReq accesses
system.cpu20.dcache.ReadReq_mshr_miss_rate::total     0.209839                       # mshr miss rate for ReadReq accesses
system.cpu20.dcache.WriteReq_mshr_miss_rate::cpu20.data     0.057526                       # mshr miss rate for WriteReq accesses
system.cpu20.dcache.WriteReq_mshr_miss_rate::total     0.057526                       # mshr miss rate for WriteReq accesses
system.cpu20.dcache.SoftPFReq_mshr_miss_rate::cpu20.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu20.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu20.dcache.LoadLockedReq_mshr_miss_rate::cpu20.data     0.916667                       # mshr miss rate for LoadLockedReq accesses
system.cpu20.dcache.LoadLockedReq_mshr_miss_rate::total     0.916667                       # mshr miss rate for LoadLockedReq accesses
system.cpu20.dcache.StoreCondReq_mshr_miss_rate::cpu20.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu20.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu20.dcache.demand_mshr_miss_rate::cpu20.data     0.205605                       # mshr miss rate for demand accesses
system.cpu20.dcache.demand_mshr_miss_rate::total     0.205605                       # mshr miss rate for demand accesses
system.cpu20.dcache.overall_mshr_miss_rate::cpu20.data     0.205608                       # mshr miss rate for overall accesses
system.cpu20.dcache.overall_mshr_miss_rate::total     0.205608                       # mshr miss rate for overall accesses
system.cpu20.dcache.ReadReq_avg_mshr_miss_latency::cpu20.data 69354.949365                       # average ReadReq mshr miss latency
system.cpu20.dcache.ReadReq_avg_mshr_miss_latency::total 69354.949365                       # average ReadReq mshr miss latency
system.cpu20.dcache.WriteReq_avg_mshr_miss_latency::cpu20.data 98681.888247                       # average WriteReq mshr miss latency
system.cpu20.dcache.WriteReq_avg_mshr_miss_latency::total 98681.888247                       # average WriteReq mshr miss latency
system.cpu20.dcache.SoftPFReq_avg_mshr_miss_latency::cpu20.data         2500                       # average SoftPFReq mshr miss latency
system.cpu20.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu20.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu20.data  8709.590909                       # average LoadLockedReq mshr miss latency
system.cpu20.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8709.590909                       # average LoadLockedReq mshr miss latency
system.cpu20.dcache.StoreCondReq_avg_mshr_miss_latency::cpu20.data   642.857143                       # average StoreCondReq mshr miss latency
system.cpu20.dcache.StoreCondReq_avg_mshr_miss_latency::total   642.857143                       # average StoreCondReq mshr miss latency
system.cpu20.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu20.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu20.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu20.dcache.demand_avg_mshr_miss_latency::cpu20.data 69583.015553                       # average overall mshr miss latency
system.cpu20.dcache.demand_avg_mshr_miss_latency::total 69583.015553                       # average overall mshr miss latency
system.cpu20.dcache.overall_avg_mshr_miss_latency::cpu20.data 69581.005274                       # average overall mshr miss latency
system.cpu20.dcache.overall_avg_mshr_miss_latency::total 69581.005274                       # average overall mshr miss latency
system.cpu20.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu20.icache.tags.replacements               0                       # number of replacements
system.cpu20.icache.tags.tagsinuse          43.886210                       # Cycle average of tags in use
system.cpu20.icache.tags.total_refs            143289                       # Total number of references to valid blocks.
system.cpu20.icache.tags.sampled_refs              56                       # Sample count of references to valid blocks.
system.cpu20.icache.tags.avg_refs         2558.732143                       # Average number of references to valid blocks.
system.cpu20.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu20.icache.tags.occ_blocks::cpu20.inst    43.886210                       # Average occupied blocks per requestor
system.cpu20.icache.tags.occ_percent::cpu20.inst     0.085715                       # Average percentage of cache occupancy
system.cpu20.icache.tags.occ_percent::total     0.085715                       # Average percentage of cache occupancy
system.cpu20.icache.tags.occ_task_id_blocks::1024           56                       # Occupied blocks per task id
system.cpu20.icache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu20.icache.tags.age_task_id_blocks_1024::3           51                       # Occupied blocks per task id
system.cpu20.icache.tags.occ_task_id_percent::1024     0.109375                       # Percentage of cache occupancy per task id
system.cpu20.icache.tags.tag_accesses          286774                       # Number of tag accesses
system.cpu20.icache.tags.data_accesses         286774                       # Number of data accesses
system.cpu20.icache.ReadReq_hits::cpu20.inst       143289                       # number of ReadReq hits
system.cpu20.icache.ReadReq_hits::total        143289                       # number of ReadReq hits
system.cpu20.icache.demand_hits::cpu20.inst       143289                       # number of demand (read+write) hits
system.cpu20.icache.demand_hits::total         143289                       # number of demand (read+write) hits
system.cpu20.icache.overall_hits::cpu20.inst       143289                       # number of overall hits
system.cpu20.icache.overall_hits::total        143289                       # number of overall hits
system.cpu20.icache.ReadReq_misses::cpu20.inst           70                       # number of ReadReq misses
system.cpu20.icache.ReadReq_misses::total           70                       # number of ReadReq misses
system.cpu20.icache.demand_misses::cpu20.inst           70                       # number of demand (read+write) misses
system.cpu20.icache.demand_misses::total           70                       # number of demand (read+write) misses
system.cpu20.icache.overall_misses::cpu20.inst           70                       # number of overall misses
system.cpu20.icache.overall_misses::total           70                       # number of overall misses
system.cpu20.icache.ReadReq_miss_latency::cpu20.inst      3310943                       # number of ReadReq miss cycles
system.cpu20.icache.ReadReq_miss_latency::total      3310943                       # number of ReadReq miss cycles
system.cpu20.icache.demand_miss_latency::cpu20.inst      3310943                       # number of demand (read+write) miss cycles
system.cpu20.icache.demand_miss_latency::total      3310943                       # number of demand (read+write) miss cycles
system.cpu20.icache.overall_miss_latency::cpu20.inst      3310943                       # number of overall miss cycles
system.cpu20.icache.overall_miss_latency::total      3310943                       # number of overall miss cycles
system.cpu20.icache.ReadReq_accesses::cpu20.inst       143359                       # number of ReadReq accesses(hits+misses)
system.cpu20.icache.ReadReq_accesses::total       143359                       # number of ReadReq accesses(hits+misses)
system.cpu20.icache.demand_accesses::cpu20.inst       143359                       # number of demand (read+write) accesses
system.cpu20.icache.demand_accesses::total       143359                       # number of demand (read+write) accesses
system.cpu20.icache.overall_accesses::cpu20.inst       143359                       # number of overall (read+write) accesses
system.cpu20.icache.overall_accesses::total       143359                       # number of overall (read+write) accesses
system.cpu20.icache.ReadReq_miss_rate::cpu20.inst     0.000488                       # miss rate for ReadReq accesses
system.cpu20.icache.ReadReq_miss_rate::total     0.000488                       # miss rate for ReadReq accesses
system.cpu20.icache.demand_miss_rate::cpu20.inst     0.000488                       # miss rate for demand accesses
system.cpu20.icache.demand_miss_rate::total     0.000488                       # miss rate for demand accesses
system.cpu20.icache.overall_miss_rate::cpu20.inst     0.000488                       # miss rate for overall accesses
system.cpu20.icache.overall_miss_rate::total     0.000488                       # miss rate for overall accesses
system.cpu20.icache.ReadReq_avg_miss_latency::cpu20.inst 47299.185714                       # average ReadReq miss latency
system.cpu20.icache.ReadReq_avg_miss_latency::total 47299.185714                       # average ReadReq miss latency
system.cpu20.icache.demand_avg_miss_latency::cpu20.inst 47299.185714                       # average overall miss latency
system.cpu20.icache.demand_avg_miss_latency::total 47299.185714                       # average overall miss latency
system.cpu20.icache.overall_avg_miss_latency::cpu20.inst 47299.185714                       # average overall miss latency
system.cpu20.icache.overall_avg_miss_latency::total 47299.185714                       # average overall miss latency
system.cpu20.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu20.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu20.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu20.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu20.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu20.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu20.icache.fast_writes                     0                       # number of fast writes performed
system.cpu20.icache.cache_copies                    0                       # number of cache copies performed
system.cpu20.icache.ReadReq_mshr_hits::cpu20.inst           14                       # number of ReadReq MSHR hits
system.cpu20.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu20.icache.demand_mshr_hits::cpu20.inst           14                       # number of demand (read+write) MSHR hits
system.cpu20.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu20.icache.overall_mshr_hits::cpu20.inst           14                       # number of overall MSHR hits
system.cpu20.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu20.icache.ReadReq_mshr_misses::cpu20.inst           56                       # number of ReadReq MSHR misses
system.cpu20.icache.ReadReq_mshr_misses::total           56                       # number of ReadReq MSHR misses
system.cpu20.icache.demand_mshr_misses::cpu20.inst           56                       # number of demand (read+write) MSHR misses
system.cpu20.icache.demand_mshr_misses::total           56                       # number of demand (read+write) MSHR misses
system.cpu20.icache.overall_mshr_misses::cpu20.inst           56                       # number of overall MSHR misses
system.cpu20.icache.overall_mshr_misses::total           56                       # number of overall MSHR misses
system.cpu20.icache.ReadReq_mshr_miss_latency::cpu20.inst      2400795                       # number of ReadReq MSHR miss cycles
system.cpu20.icache.ReadReq_mshr_miss_latency::total      2400795                       # number of ReadReq MSHR miss cycles
system.cpu20.icache.demand_mshr_miss_latency::cpu20.inst      2400795                       # number of demand (read+write) MSHR miss cycles
system.cpu20.icache.demand_mshr_miss_latency::total      2400795                       # number of demand (read+write) MSHR miss cycles
system.cpu20.icache.overall_mshr_miss_latency::cpu20.inst      2400795                       # number of overall MSHR miss cycles
system.cpu20.icache.overall_mshr_miss_latency::total      2400795                       # number of overall MSHR miss cycles
system.cpu20.icache.ReadReq_mshr_miss_rate::cpu20.inst     0.000391                       # mshr miss rate for ReadReq accesses
system.cpu20.icache.ReadReq_mshr_miss_rate::total     0.000391                       # mshr miss rate for ReadReq accesses
system.cpu20.icache.demand_mshr_miss_rate::cpu20.inst     0.000391                       # mshr miss rate for demand accesses
system.cpu20.icache.demand_mshr_miss_rate::total     0.000391                       # mshr miss rate for demand accesses
system.cpu20.icache.overall_mshr_miss_rate::cpu20.inst     0.000391                       # mshr miss rate for overall accesses
system.cpu20.icache.overall_mshr_miss_rate::total     0.000391                       # mshr miss rate for overall accesses
system.cpu20.icache.ReadReq_avg_mshr_miss_latency::cpu20.inst 42871.339286                       # average ReadReq mshr miss latency
system.cpu20.icache.ReadReq_avg_mshr_miss_latency::total 42871.339286                       # average ReadReq mshr miss latency
system.cpu20.icache.demand_avg_mshr_miss_latency::cpu20.inst 42871.339286                       # average overall mshr miss latency
system.cpu20.icache.demand_avg_mshr_miss_latency::total 42871.339286                       # average overall mshr miss latency
system.cpu20.icache.overall_avg_mshr_miss_latency::cpu20.inst 42871.339286                       # average overall mshr miss latency
system.cpu20.icache.overall_avg_mshr_miss_latency::total 42871.339286                       # average overall mshr miss latency
system.cpu20.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu21.branchPred.lookups                169830                       # Number of BP lookups
system.cpu21.branchPred.condPredicted          165833                       # Number of conditional branches predicted
system.cpu21.branchPred.condIncorrect            1039                       # Number of conditional branches incorrect
system.cpu21.branchPred.BTBLookups             122268                       # Number of BTB lookups
system.cpu21.branchPred.BTBHits                120037                       # Number of BTB hits
system.cpu21.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu21.branchPred.BTBHitPct           98.175320                       # BTB Hit Percentage
system.cpu21.branchPred.usedRAS                  2120                       # Number of times the RAS was used to get a target.
system.cpu21.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu21.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu21.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu21.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu21.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu21.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu21.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu21.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu21.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu21.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu21.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu21.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu21.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu21.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu21.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu21.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu21.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu21.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu21.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu21.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu21.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu21.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu21.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu21.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu21.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu21.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu21.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu21.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu21.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu21.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu21.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu21.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu21.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu21.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu21.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu21.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu21.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu21.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu21.dtb.inst_hits                          0                       # ITB inst hits
system.cpu21.dtb.inst_misses                        0                       # ITB inst misses
system.cpu21.dtb.read_hits                          0                       # DTB read hits
system.cpu21.dtb.read_misses                        0                       # DTB read misses
system.cpu21.dtb.write_hits                         0                       # DTB write hits
system.cpu21.dtb.write_misses                       0                       # DTB write misses
system.cpu21.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu21.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu21.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu21.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu21.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu21.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu21.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu21.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu21.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu21.dtb.read_accesses                      0                       # DTB read accesses
system.cpu21.dtb.write_accesses                     0                       # DTB write accesses
system.cpu21.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu21.dtb.hits                               0                       # DTB hits
system.cpu21.dtb.misses                             0                       # DTB misses
system.cpu21.dtb.accesses                           0                       # DTB accesses
system.cpu21.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu21.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu21.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu21.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu21.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu21.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu21.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu21.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu21.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu21.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu21.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu21.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu21.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu21.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu21.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu21.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu21.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu21.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu21.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu21.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu21.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu21.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu21.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu21.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu21.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu21.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu21.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu21.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu21.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu21.itb.walker.walks                       0                       # Table walker walks requested
system.cpu21.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu21.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu21.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu21.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu21.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu21.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu21.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu21.itb.inst_hits                          0                       # ITB inst hits
system.cpu21.itb.inst_misses                        0                       # ITB inst misses
system.cpu21.itb.read_hits                          0                       # DTB read hits
system.cpu21.itb.read_misses                        0                       # DTB read misses
system.cpu21.itb.write_hits                         0                       # DTB write hits
system.cpu21.itb.write_misses                       0                       # DTB write misses
system.cpu21.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu21.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu21.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu21.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu21.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu21.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu21.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu21.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu21.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu21.itb.read_accesses                      0                       # DTB read accesses
system.cpu21.itb.write_accesses                     0                       # DTB write accesses
system.cpu21.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu21.itb.hits                               0                       # DTB hits
system.cpu21.itb.misses                             0                       # DTB misses
system.cpu21.itb.accesses                           0                       # DTB accesses
system.cpu21.numCycles                        2488183                       # number of cpu cycles simulated
system.cpu21.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu21.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu21.fetch.icacheStallCycles           145365                       # Number of cycles fetch is stalled on an Icache miss
system.cpu21.fetch.Insts                      1433330                       # Number of instructions fetch has processed
system.cpu21.fetch.Branches                    169830                       # Number of branches that fetch encountered
system.cpu21.fetch.predictedBranches           122157                       # Number of branches that fetch has predicted taken
system.cpu21.fetch.Cycles                     2338940                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu21.fetch.SquashCycles                  2921                       # Number of cycles fetch has spent squashing
system.cpu21.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu21.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu21.fetch.CacheLines                  143422                       # Number of cache lines fetched
system.cpu21.fetch.IcacheSquashes                  65                       # Number of outstanding Icache misses that were squashed
system.cpu21.fetch.rateDist::samples          2485772                       # Number of instructions fetched each cycle (Total)
system.cpu21.fetch.rateDist::mean            0.584004                       # Number of instructions fetched each cycle (Total)
system.cpu21.fetch.rateDist::stdev           1.865909                       # Number of instructions fetched each cycle (Total)
system.cpu21.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu21.fetch.rateDist::0                2222653     89.41%     89.41% # Number of instructions fetched each cycle (Total)
system.cpu21.fetch.rateDist::1                  26101      1.05%     90.47% # Number of instructions fetched each cycle (Total)
system.cpu21.fetch.rateDist::2                  19478      0.78%     91.25% # Number of instructions fetched each cycle (Total)
system.cpu21.fetch.rateDist::3                  19195      0.77%     92.02% # Number of instructions fetched each cycle (Total)
system.cpu21.fetch.rateDist::4                  19442      0.78%     92.80% # Number of instructions fetched each cycle (Total)
system.cpu21.fetch.rateDist::5                  18489      0.74%     93.55% # Number of instructions fetched each cycle (Total)
system.cpu21.fetch.rateDist::6                  26360      1.06%     94.61% # Number of instructions fetched each cycle (Total)
system.cpu21.fetch.rateDist::7                  71745      2.89%     97.49% # Number of instructions fetched each cycle (Total)
system.cpu21.fetch.rateDist::8                  62309      2.51%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu21.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu21.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu21.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu21.fetch.rateDist::total            2485772                       # Number of instructions fetched each cycle (Total)
system.cpu21.fetch.branchRate                0.068255                       # Number of branch fetches per cycle
system.cpu21.fetch.rate                      0.576055                       # Number of inst fetches per cycle
system.cpu21.decode.IdleCycles                  69612                       # Number of cycles decode is idle
system.cpu21.decode.BlockedCycles             2236326                       # Number of cycles decode is blocked
system.cpu21.decode.RunCycles                   26502                       # Number of cycles decode is running
system.cpu21.decode.UnblockCycles              151901                       # Number of cycles decode is unblocking
system.cpu21.decode.SquashCycles                 1431                       # Number of cycles decode is squashing
system.cpu21.decode.BranchResolved               1789                       # Number of times decode resolved a branch
system.cpu21.decode.BranchMispred                  29                       # Number of times decode detected a branch misprediction
system.cpu21.decode.DecodedInsts              1397284                       # Number of instructions handled by decode
system.cpu21.decode.SquashedInsts                 113                       # Number of squashed instructions handled by decode
system.cpu21.rename.SquashCycles                 1431                       # Number of cycles rename is squashing
system.cpu21.rename.IdleCycles                  95693                       # Number of cycles rename is idle
system.cpu21.rename.BlockCycles               1606756                       # Number of cycles rename is blocking
system.cpu21.rename.serializeStallCycles        18690                       # count of cycles rename stalled for serializing inst
system.cpu21.rename.RunCycles                  120366                       # Number of cycles rename is running
system.cpu21.rename.UnblockCycles              642836                       # Number of cycles rename is unblocking
system.cpu21.rename.RenamedInsts              1389146                       # Number of instructions processed by rename
system.cpu21.rename.ROBFullEvents                  17                       # Number of times rename has blocked due to ROB full
system.cpu21.rename.IQFullEvents               604200                       # Number of times rename has blocked due to IQ full
system.cpu21.rename.LQFullEvents                 3344                       # Number of times rename has blocked due to LQ full
system.cpu21.rename.RenamedOperands           2030176                       # Number of destination operands rename has renamed
system.cpu21.rename.RenameLookups             6820604                       # Number of register rename lookups that rename has made
system.cpu21.rename.int_rename_lookups        2186200                       # Number of integer rename lookups
system.cpu21.rename.CommittedMaps             1971573                       # Number of HB maps that are committed
system.cpu21.rename.UndoneMaps                  58588                       # Number of HB maps that are undone due to squashing
system.cpu21.rename.serializingInsts              460                       # count of serializing insts renamed
system.cpu21.rename.tempSerializingInsts          460                       # count of temporary serializing insts renamed
system.cpu21.rename.skidInsts                  911088                       # count of insts added to the skid buffer
system.cpu21.memDep0.insertedLoads             318226                       # Number of loads inserted to the mem dependence unit.
system.cpu21.memDep0.insertedStores              9456                       # Number of stores inserted to the mem dependence unit.
system.cpu21.memDep0.conflictingLoads            4842                       # Number of conflicting loads.
system.cpu21.memDep0.conflictingStores           5001                       # Number of conflicting stores.
system.cpu21.iq.iqInstsAdded                  1383944                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu21.iq.iqNonSpecInstsAdded               889                       # Number of non-speculative instructions added to the IQ
system.cpu21.iq.iqInstsIssued                 2363371                       # Number of instructions issued
system.cpu21.iq.iqSquashedInstsIssued            2199                       # Number of squashed instructions issued
system.cpu21.iq.iqSquashedInstsExamined         28782                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu21.iq.iqSquashedOperandsExamined       101504                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu21.iq.iqSquashedNonSpecRemoved           28                       # Number of squashed non-spec instructions that were removed
system.cpu21.iq.issued_per_cycle::samples      2485772                       # Number of insts issued each cycle
system.cpu21.iq.issued_per_cycle::mean       0.950759                       # Number of insts issued each cycle
system.cpu21.iq.issued_per_cycle::stdev      1.434869                       # Number of insts issued each cycle
system.cpu21.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu21.iq.issued_per_cycle::0           1465419     58.95%     58.95% # Number of insts issued each cycle
system.cpu21.iq.issued_per_cycle::1            468645     18.85%     77.81% # Number of insts issued each cycle
system.cpu21.iq.issued_per_cycle::2            126797      5.10%     82.91% # Number of insts issued each cycle
system.cpu21.iq.issued_per_cycle::3             58512      2.35%     85.26% # Number of insts issued each cycle
system.cpu21.iq.issued_per_cycle::4            366399     14.74%    100.00% # Number of insts issued each cycle
system.cpu21.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu21.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu21.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu21.iq.issued_per_cycle::total       2485772                       # Number of insts issued each cycle
system.cpu21.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu21.iq.fu_full::IntAlu                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu21.iq.fu_full::IntMult                    7    100.00%    100.00% # attempts to use FU when none available
system.cpu21.iq.fu_full::IntDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu21.iq.fu_full::FloatAdd                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu21.iq.fu_full::FloatCmp                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu21.iq.fu_full::FloatCvt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu21.iq.fu_full::FloatMult                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu21.iq.fu_full::FloatDiv                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu21.iq.fu_full::FloatSqrt                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdAddAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdAlu                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdMisc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdMultAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdShift                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdShiftAcc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdFloatAdd               0      0.00%    100.00% # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdFloatAlu               0      0.00%    100.00% # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdFloatCmp               0      0.00%    100.00% # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdFloatCvt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdFloatDiv               0      0.00%    100.00% # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdFloatMisc              0      0.00%    100.00% # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdFloatMult              0      0.00%    100.00% # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdFloatSqrt              0      0.00%    100.00% # attempts to use FU when none available
system.cpu21.iq.fu_full::MemRead                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu21.iq.fu_full::MemWrite                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu21.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu21.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu21.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu21.iq.FU_type_0::IntAlu              842589     35.65%     35.65% # Type of FU issued
system.cpu21.iq.FU_type_0::IntMult             196612      8.32%     43.97% # Type of FU issued
system.cpu21.iq.FU_type_0::IntDiv                   0      0.00%     43.97% # Type of FU issued
system.cpu21.iq.FU_type_0::FloatAdd                 0      0.00%     43.97% # Type of FU issued
system.cpu21.iq.FU_type_0::FloatCmp                 0      0.00%     43.97% # Type of FU issued
system.cpu21.iq.FU_type_0::FloatCvt                 0      0.00%     43.97% # Type of FU issued
system.cpu21.iq.FU_type_0::FloatMult                0      0.00%     43.97% # Type of FU issued
system.cpu21.iq.FU_type_0::FloatDiv                 0      0.00%     43.97% # Type of FU issued
system.cpu21.iq.FU_type_0::FloatSqrt                0      0.00%     43.97% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdAdd                  0      0.00%     43.97% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdAddAcc               0      0.00%     43.97% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdAlu                  0      0.00%     43.97% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdCmp                  0      0.00%     43.97% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdCvt                  0      0.00%     43.97% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdMisc                 0      0.00%     43.97% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdMult                 0      0.00%     43.97% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdMultAcc              0      0.00%     43.97% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdShift                0      0.00%     43.97% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdShiftAcc             0      0.00%     43.97% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdSqrt                 0      0.00%     43.97% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdFloatAdd             0      0.00%     43.97% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdFloatAlu             0      0.00%     43.97% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdFloatCmp             0      0.00%     43.97% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdFloatCvt             0      0.00%     43.97% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdFloatDiv             0      0.00%     43.97% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdFloatMisc            0      0.00%     43.97% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdFloatMult            0      0.00%     43.97% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     43.97% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdFloatSqrt            0      0.00%     43.97% # Type of FU issued
system.cpu21.iq.FU_type_0::MemRead            1314970     55.64%     99.61% # Type of FU issued
system.cpu21.iq.FU_type_0::MemWrite              9200      0.39%    100.00% # Type of FU issued
system.cpu21.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu21.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu21.iq.FU_type_0::total              2363371                       # Type of FU issued
system.cpu21.iq.rate                         0.949838                       # Inst issue rate
system.cpu21.iq.fu_busy_cnt                         7                       # FU busy when requested
system.cpu21.iq.fu_busy_rate                 0.000003                       # FU busy rate (busy events/executed inst)
system.cpu21.iq.int_inst_queue_reads          7214716                       # Number of integer instruction queue reads
system.cpu21.iq.int_inst_queue_writes         1413627                       # Number of integer instruction queue writes
system.cpu21.iq.int_inst_queue_wakeup_accesses      1363369                       # Number of integer instruction queue wakeup accesses
system.cpu21.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu21.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu21.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu21.iq.int_alu_accesses              2363378                       # Number of integer alu accesses
system.cpu21.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu21.iew.lsq.thread0.forwLoads             12                       # Number of loads that had data forwarded from stores
system.cpu21.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu21.iew.lsq.thread0.squashedLoads         3696                       # Number of loads squashed
system.cpu21.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu21.iew.lsq.thread0.memOrderViolation           12                       # Number of memory ordering violations
system.cpu21.iew.lsq.thread0.squashedStores          390                       # Number of stores squashed
system.cpu21.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu21.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu21.iew.lsq.thread0.rescheduledLoads          425                       # Number of loads that were rescheduled
system.cpu21.iew.lsq.thread0.cacheBlocked       999436                       # Number of times an access to memory failed due to the cache being blocked
system.cpu21.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu21.iew.iewSquashCycles                 1431                       # Number of cycles IEW is squashing
system.cpu21.iew.iewBlockCycles               1093809                       # Number of cycles IEW is blocking
system.cpu21.iew.iewUnblockCycles               65834                       # Number of cycles IEW is unblocking
system.cpu21.iew.iewDispatchedInsts           1384836                       # Number of instructions dispatched to IQ
system.cpu21.iew.iewDispSquashedInsts             101                       # Number of squashed instructions skipped by dispatch
system.cpu21.iew.iewDispLoadInsts              318226                       # Number of dispatched load instructions
system.cpu21.iew.iewDispStoreInsts               9456                       # Number of dispatched store instructions
system.cpu21.iew.iewDispNonSpecInsts              447                       # Number of dispatched non-speculative instructions
system.cpu21.iew.iewIQFullEvents                 2263                       # Number of times the IQ has become full, causing a stall
system.cpu21.iew.iewLSQFullEvents                 273                       # Number of times the LSQ has become full, causing a stall
system.cpu21.iew.memOrderViolationEvents           12                       # Number of memory order violations
system.cpu21.iew.predictedTakenIncorrect          939                       # Number of branches that were predicted taken incorrectly
system.cpu21.iew.predictedNotTakenIncorrect           75                       # Number of branches that were predicted not taken incorrectly
system.cpu21.iew.branchMispredicts               1014                       # Number of branch mispredicts detected at execute
system.cpu21.iew.iewExecutedInsts             2362888                       # Number of executed instructions
system.cpu21.iew.iewExecLoadInsts             1314573                       # Number of load instructions executed
system.cpu21.iew.iewExecSquashedInsts             479                       # Number of squashed instructions skipped in execute
system.cpu21.iew.exec_swp                           0                       # number of swp insts executed
system.cpu21.iew.exec_nop                           3                       # number of nop insts executed
system.cpu21.iew.exec_refs                    1323743                       # number of memory reference insts executed
system.cpu21.iew.exec_branches                 154717                       # Number of branches executed
system.cpu21.iew.exec_stores                     9170                       # Number of stores executed
system.cpu21.iew.exec_rate                   0.949644                       # Inst execution rate
system.cpu21.iew.wb_sent                      1363798                       # cumulative count of insts sent to commit
system.cpu21.iew.wb_count                     1363369                       # cumulative count of insts written-back
system.cpu21.iew.wb_producers                  944992                       # num instructions producing a value
system.cpu21.iew.wb_consumers                 1494995                       # num instructions consuming a value
system.cpu21.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu21.iew.wb_rate                     0.547938                       # insts written-back per cycle
system.cpu21.iew.wb_fanout                   0.632104                       # average fanout of values written-back
system.cpu21.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu21.commit.commitSquashedInsts         28712                       # The number of squashed insts skipped by commit
system.cpu21.commit.commitNonSpecStalls           861                       # The number of times commit has been forced to stall to communicate backwards
system.cpu21.commit.branchMispredicts            1010                       # The number of times a branch was mispredicted
system.cpu21.commit.committed_per_cycle::samples      2481268                       # Number of insts commited each cycle
system.cpu21.commit.committed_per_cycle::mean     0.546515                       # Number of insts commited each cycle
system.cpu21.commit.committed_per_cycle::stdev     1.356461                       # Number of insts commited each cycle
system.cpu21.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu21.commit.committed_per_cycle::0      1928644     77.73%     77.73% # Number of insts commited each cycle
system.cpu21.commit.committed_per_cycle::1       239044      9.63%     87.36% # Number of insts commited each cycle
system.cpu21.commit.committed_per_cycle::2       132805      5.35%     92.71% # Number of insts commited each cycle
system.cpu21.commit.committed_per_cycle::3        69819      2.81%     95.53% # Number of insts commited each cycle
system.cpu21.commit.committed_per_cycle::4         1500      0.06%     95.59% # Number of insts commited each cycle
system.cpu21.commit.committed_per_cycle::5        78761      3.17%     98.76% # Number of insts commited each cycle
system.cpu21.commit.committed_per_cycle::6          917      0.04%     98.80% # Number of insts commited each cycle
system.cpu21.commit.committed_per_cycle::7         1591      0.06%     98.86% # Number of insts commited each cycle
system.cpu21.commit.committed_per_cycle::8        28187      1.14%    100.00% # Number of insts commited each cycle
system.cpu21.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu21.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu21.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu21.commit.committed_per_cycle::total      2481268                       # Number of insts commited each cycle
system.cpu21.commit.committedInsts            1343507                       # Number of instructions committed
system.cpu21.commit.committedOps              1356051                       # Number of ops (including micro ops) committed
system.cpu21.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu21.commit.refs                       323596                       # Number of memory references committed
system.cpu21.commit.loads                      314530                       # Number of loads committed
system.cpu21.commit.membars                       421                       # Number of memory barriers committed
system.cpu21.commit.branches                   153357                       # Number of branches committed
system.cpu21.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu21.commit.int_insts                 1204771                       # Number of committed integer instructions.
system.cpu21.commit.function_calls               1249                       # Number of function calls committed.
system.cpu21.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu21.commit.op_class_0::IntAlu         835844     61.64%     61.64% # Class of committed instruction
system.cpu21.commit.op_class_0::IntMult        196611     14.50%     76.14% # Class of committed instruction
system.cpu21.commit.op_class_0::IntDiv              0      0.00%     76.14% # Class of committed instruction
system.cpu21.commit.op_class_0::FloatAdd            0      0.00%     76.14% # Class of committed instruction
system.cpu21.commit.op_class_0::FloatCmp            0      0.00%     76.14% # Class of committed instruction
system.cpu21.commit.op_class_0::FloatCvt            0      0.00%     76.14% # Class of committed instruction
system.cpu21.commit.op_class_0::FloatMult            0      0.00%     76.14% # Class of committed instruction
system.cpu21.commit.op_class_0::FloatDiv            0      0.00%     76.14% # Class of committed instruction
system.cpu21.commit.op_class_0::FloatSqrt            0      0.00%     76.14% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdAdd             0      0.00%     76.14% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdAddAcc            0      0.00%     76.14% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdAlu             0      0.00%     76.14% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdCmp             0      0.00%     76.14% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdCvt             0      0.00%     76.14% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdMisc            0      0.00%     76.14% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdMult            0      0.00%     76.14% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdMultAcc            0      0.00%     76.14% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdShift            0      0.00%     76.14% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdShiftAcc            0      0.00%     76.14% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdSqrt            0      0.00%     76.14% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdFloatAdd            0      0.00%     76.14% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdFloatAlu            0      0.00%     76.14% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdFloatCmp            0      0.00%     76.14% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdFloatCvt            0      0.00%     76.14% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdFloatDiv            0      0.00%     76.14% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdFloatMisc            0      0.00%     76.14% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdFloatMult            0      0.00%     76.14% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.14% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.14% # Class of committed instruction
system.cpu21.commit.op_class_0::MemRead        314530     23.19%     99.33% # Class of committed instruction
system.cpu21.commit.op_class_0::MemWrite         9066      0.67%    100.00% # Class of committed instruction
system.cpu21.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu21.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu21.commit.op_class_0::total         1356051                       # Class of committed instruction
system.cpu21.commit.bw_lim_events               28187                       # number cycles where commit BW limit reached
system.cpu21.rob.rob_reads                    3832488                       # The number of ROB reads
system.cpu21.rob.rob_writes                   2774103                       # The number of ROB writes
system.cpu21.timesIdled                            24                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu21.idleCycles                          2411                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu21.quiesceCycles                     413577                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu21.committedInsts                   1343507                       # Number of Instructions Simulated
system.cpu21.committedOps                     1356051                       # Number of Ops (including micro ops) Simulated
system.cpu21.cpi                             1.852006                       # CPI: Cycles Per Instruction
system.cpu21.cpi_total                       1.852006                       # CPI: Total CPI of All Threads
system.cpu21.ipc                             0.539955                       # IPC: Instructions Per Cycle
system.cpu21.ipc_total                       0.539955                       # IPC: Total IPC of All Threads
system.cpu21.int_regfile_reads                3350231                       # number of integer regfile reads
system.cpu21.int_regfile_writes               1075669                       # number of integer regfile writes
system.cpu21.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu21.cc_regfile_reads                 8035188                       # number of cc regfile reads
system.cpu21.cc_regfile_writes                 910362                       # number of cc regfile writes
system.cpu21.misc_regfile_reads                348449                       # number of misc regfile reads
system.cpu21.misc_regfile_writes                  118                       # number of misc regfile writes
system.cpu21.dcache.tags.replacements           65712                       # number of replacements
system.cpu21.dcache.tags.tagsinuse         783.140196                       # Cycle average of tags in use
system.cpu21.dcache.tags.total_refs            189365                       # Total number of references to valid blocks.
system.cpu21.dcache.tags.sampled_refs           66734                       # Sample count of references to valid blocks.
system.cpu21.dcache.tags.avg_refs            2.837609                       # Average number of references to valid blocks.
system.cpu21.dcache.tags.warmup_cycle       486486000                       # Cycle when the warmup percentage was hit.
system.cpu21.dcache.tags.occ_blocks::cpu21.data   783.140196                       # Average occupied blocks per requestor
system.cpu21.dcache.tags.occ_percent::cpu21.data     0.764785                       # Average percentage of cache occupancy
system.cpu21.dcache.tags.occ_percent::total     0.764785                       # Average percentage of cache occupancy
system.cpu21.dcache.tags.occ_task_id_blocks::1024         1022                       # Occupied blocks per task id
system.cpu21.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu21.dcache.tags.age_task_id_blocks_1024::1          258                       # Occupied blocks per task id
system.cpu21.dcache.tags.age_task_id_blocks_1024::2          761                       # Occupied blocks per task id
system.cpu21.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu21.dcache.tags.tag_accesses          716016                       # Number of tag accesses
system.cpu21.dcache.tags.data_accesses         716016                       # Number of data accesses
system.cpu21.dcache.ReadReq_hits::cpu21.data       181369                       # number of ReadReq hits
system.cpu21.dcache.ReadReq_hits::total        181369                       # number of ReadReq hits
system.cpu21.dcache.WriteReq_hits::cpu21.data         7989                       # number of WriteReq hits
system.cpu21.dcache.WriteReq_hits::total         7989                       # number of WriteReq hits
system.cpu21.dcache.SoftPFReq_hits::cpu21.data            2                       # number of SoftPFReq hits
system.cpu21.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu21.dcache.LoadLockedReq_hits::cpu21.data            2                       # number of LoadLockedReq hits
system.cpu21.dcache.LoadLockedReq_hits::total            2                       # number of LoadLockedReq hits
system.cpu21.dcache.demand_hits::cpu21.data       189358                       # number of demand (read+write) hits
system.cpu21.dcache.demand_hits::total         189358                       # number of demand (read+write) hits
system.cpu21.dcache.overall_hits::cpu21.data       189360                       # number of overall hits
system.cpu21.dcache.overall_hits::total        189360                       # number of overall hits
system.cpu21.dcache.ReadReq_misses::cpu21.data       134157                       # number of ReadReq misses
system.cpu21.dcache.ReadReq_misses::total       134157                       # number of ReadReq misses
system.cpu21.dcache.WriteReq_misses::cpu21.data         1046                       # number of WriteReq misses
system.cpu21.dcache.WriteReq_misses::total         1046                       # number of WriteReq misses
system.cpu21.dcache.SoftPFReq_misses::cpu21.data            3                       # number of SoftPFReq misses
system.cpu21.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu21.dcache.LoadLockedReq_misses::cpu21.data           28                       # number of LoadLockedReq misses
system.cpu21.dcache.LoadLockedReq_misses::total           28                       # number of LoadLockedReq misses
system.cpu21.dcache.StoreCondReq_misses::cpu21.data           20                       # number of StoreCondReq misses
system.cpu21.dcache.StoreCondReq_misses::total           20                       # number of StoreCondReq misses
system.cpu21.dcache.demand_misses::cpu21.data       135203                       # number of demand (read+write) misses
system.cpu21.dcache.demand_misses::total       135203                       # number of demand (read+write) misses
system.cpu21.dcache.overall_misses::cpu21.data       135206                       # number of overall misses
system.cpu21.dcache.overall_misses::total       135206                       # number of overall misses
system.cpu21.dcache.ReadReq_miss_latency::cpu21.data   8338410510                       # number of ReadReq miss cycles
system.cpu21.dcache.ReadReq_miss_latency::total   8338410510                       # number of ReadReq miss cycles
system.cpu21.dcache.WriteReq_miss_latency::cpu21.data     98080114                       # number of WriteReq miss cycles
system.cpu21.dcache.WriteReq_miss_latency::total     98080114                       # number of WriteReq miss cycles
system.cpu21.dcache.LoadLockedReq_miss_latency::cpu21.data       188824                       # number of LoadLockedReq miss cycles
system.cpu21.dcache.LoadLockedReq_miss_latency::total       188824                       # number of LoadLockedReq miss cycles
system.cpu21.dcache.StoreCondReq_miss_latency::cpu21.data        64000                       # number of StoreCondReq miss cycles
system.cpu21.dcache.StoreCondReq_miss_latency::total        64000                       # number of StoreCondReq miss cycles
system.cpu21.dcache.StoreCondFailReq_miss_latency::cpu21.data       189500                       # number of StoreCondFailReq miss cycles
system.cpu21.dcache.StoreCondFailReq_miss_latency::total       189500                       # number of StoreCondFailReq miss cycles
system.cpu21.dcache.demand_miss_latency::cpu21.data   8436490624                       # number of demand (read+write) miss cycles
system.cpu21.dcache.demand_miss_latency::total   8436490624                       # number of demand (read+write) miss cycles
system.cpu21.dcache.overall_miss_latency::cpu21.data   8436490624                       # number of overall miss cycles
system.cpu21.dcache.overall_miss_latency::total   8436490624                       # number of overall miss cycles
system.cpu21.dcache.ReadReq_accesses::cpu21.data       315526                       # number of ReadReq accesses(hits+misses)
system.cpu21.dcache.ReadReq_accesses::total       315526                       # number of ReadReq accesses(hits+misses)
system.cpu21.dcache.WriteReq_accesses::cpu21.data         9035                       # number of WriteReq accesses(hits+misses)
system.cpu21.dcache.WriteReq_accesses::total         9035                       # number of WriteReq accesses(hits+misses)
system.cpu21.dcache.SoftPFReq_accesses::cpu21.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu21.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu21.dcache.LoadLockedReq_accesses::cpu21.data           30                       # number of LoadLockedReq accesses(hits+misses)
system.cpu21.dcache.LoadLockedReq_accesses::total           30                       # number of LoadLockedReq accesses(hits+misses)
system.cpu21.dcache.StoreCondReq_accesses::cpu21.data           20                       # number of StoreCondReq accesses(hits+misses)
system.cpu21.dcache.StoreCondReq_accesses::total           20                       # number of StoreCondReq accesses(hits+misses)
system.cpu21.dcache.demand_accesses::cpu21.data       324561                       # number of demand (read+write) accesses
system.cpu21.dcache.demand_accesses::total       324561                       # number of demand (read+write) accesses
system.cpu21.dcache.overall_accesses::cpu21.data       324566                       # number of overall (read+write) accesses
system.cpu21.dcache.overall_accesses::total       324566                       # number of overall (read+write) accesses
system.cpu21.dcache.ReadReq_miss_rate::cpu21.data     0.425185                       # miss rate for ReadReq accesses
system.cpu21.dcache.ReadReq_miss_rate::total     0.425185                       # miss rate for ReadReq accesses
system.cpu21.dcache.WriteReq_miss_rate::cpu21.data     0.115772                       # miss rate for WriteReq accesses
system.cpu21.dcache.WriteReq_miss_rate::total     0.115772                       # miss rate for WriteReq accesses
system.cpu21.dcache.SoftPFReq_miss_rate::cpu21.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu21.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu21.dcache.LoadLockedReq_miss_rate::cpu21.data     0.933333                       # miss rate for LoadLockedReq accesses
system.cpu21.dcache.LoadLockedReq_miss_rate::total     0.933333                       # miss rate for LoadLockedReq accesses
system.cpu21.dcache.StoreCondReq_miss_rate::cpu21.data            1                       # miss rate for StoreCondReq accesses
system.cpu21.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu21.dcache.demand_miss_rate::cpu21.data     0.416572                       # miss rate for demand accesses
system.cpu21.dcache.demand_miss_rate::total     0.416572                       # miss rate for demand accesses
system.cpu21.dcache.overall_miss_rate::cpu21.data     0.416575                       # miss rate for overall accesses
system.cpu21.dcache.overall_miss_rate::total     0.416575                       # miss rate for overall accesses
system.cpu21.dcache.ReadReq_avg_miss_latency::cpu21.data 62154.121738                       # average ReadReq miss latency
system.cpu21.dcache.ReadReq_avg_miss_latency::total 62154.121738                       # average ReadReq miss latency
system.cpu21.dcache.WriteReq_avg_miss_latency::cpu21.data 93766.839388                       # average WriteReq miss latency
system.cpu21.dcache.WriteReq_avg_miss_latency::total 93766.839388                       # average WriteReq miss latency
system.cpu21.dcache.LoadLockedReq_avg_miss_latency::cpu21.data  6743.714286                       # average LoadLockedReq miss latency
system.cpu21.dcache.LoadLockedReq_avg_miss_latency::total  6743.714286                       # average LoadLockedReq miss latency
system.cpu21.dcache.StoreCondReq_avg_miss_latency::cpu21.data         3200                       # average StoreCondReq miss latency
system.cpu21.dcache.StoreCondReq_avg_miss_latency::total         3200                       # average StoreCondReq miss latency
system.cpu21.dcache.StoreCondFailReq_avg_miss_latency::cpu21.data          inf                       # average StoreCondFailReq miss latency
system.cpu21.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu21.dcache.demand_avg_miss_latency::cpu21.data 62398.693993                       # average overall miss latency
system.cpu21.dcache.demand_avg_miss_latency::total 62398.693993                       # average overall miss latency
system.cpu21.dcache.overall_avg_miss_latency::cpu21.data 62397.309469                       # average overall miss latency
system.cpu21.dcache.overall_avg_miss_latency::total 62397.309469                       # average overall miss latency
system.cpu21.dcache.blocked_cycles::no_mshrs      2202044                       # number of cycles access was blocked
system.cpu21.dcache.blocked_cycles::no_targets          365                       # number of cycles access was blocked
system.cpu21.dcache.blocked::no_mshrs           66589                       # number of cycles access was blocked
system.cpu21.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu21.dcache.avg_blocked_cycles::no_mshrs    33.069186                       # average number of cycles each access was blocked
system.cpu21.dcache.avg_blocked_cycles::no_targets          365                       # average number of cycles each access was blocked
system.cpu21.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu21.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu21.dcache.writebacks::writebacks         2038                       # number of writebacks
system.cpu21.dcache.writebacks::total            2038                       # number of writebacks
system.cpu21.dcache.ReadReq_mshr_hits::cpu21.data        67938                       # number of ReadReq MSHR hits
system.cpu21.dcache.ReadReq_mshr_hits::total        67938                       # number of ReadReq MSHR hits
system.cpu21.dcache.WriteReq_mshr_hits::cpu21.data          527                       # number of WriteReq MSHR hits
system.cpu21.dcache.WriteReq_mshr_hits::total          527                       # number of WriteReq MSHR hits
system.cpu21.dcache.demand_mshr_hits::cpu21.data        68465                       # number of demand (read+write) MSHR hits
system.cpu21.dcache.demand_mshr_hits::total        68465                       # number of demand (read+write) MSHR hits
system.cpu21.dcache.overall_mshr_hits::cpu21.data        68465                       # number of overall MSHR hits
system.cpu21.dcache.overall_mshr_hits::total        68465                       # number of overall MSHR hits
system.cpu21.dcache.ReadReq_mshr_misses::cpu21.data        66219                       # number of ReadReq MSHR misses
system.cpu21.dcache.ReadReq_mshr_misses::total        66219                       # number of ReadReq MSHR misses
system.cpu21.dcache.WriteReq_mshr_misses::cpu21.data          519                       # number of WriteReq MSHR misses
system.cpu21.dcache.WriteReq_mshr_misses::total          519                       # number of WriteReq MSHR misses
system.cpu21.dcache.SoftPFReq_mshr_misses::cpu21.data            2                       # number of SoftPFReq MSHR misses
system.cpu21.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu21.dcache.LoadLockedReq_mshr_misses::cpu21.data           28                       # number of LoadLockedReq MSHR misses
system.cpu21.dcache.LoadLockedReq_mshr_misses::total           28                       # number of LoadLockedReq MSHR misses
system.cpu21.dcache.StoreCondReq_mshr_misses::cpu21.data           20                       # number of StoreCondReq MSHR misses
system.cpu21.dcache.StoreCondReq_mshr_misses::total           20                       # number of StoreCondReq MSHR misses
system.cpu21.dcache.demand_mshr_misses::cpu21.data        66738                       # number of demand (read+write) MSHR misses
system.cpu21.dcache.demand_mshr_misses::total        66738                       # number of demand (read+write) MSHR misses
system.cpu21.dcache.overall_mshr_misses::cpu21.data        66740                       # number of overall MSHR misses
system.cpu21.dcache.overall_mshr_misses::total        66740                       # number of overall MSHR misses
system.cpu21.dcache.ReadReq_mshr_miss_latency::cpu21.data   4591000755                       # number of ReadReq MSHR miss cycles
system.cpu21.dcache.ReadReq_mshr_miss_latency::total   4591000755                       # number of ReadReq MSHR miss cycles
system.cpu21.dcache.WriteReq_mshr_miss_latency::cpu21.data     51414114                       # number of WriteReq MSHR miss cycles
system.cpu21.dcache.WriteReq_mshr_miss_latency::total     51414114                       # number of WriteReq MSHR miss cycles
system.cpu21.dcache.SoftPFReq_mshr_miss_latency::cpu21.data         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu21.dcache.SoftPFReq_mshr_miss_latency::total         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu21.dcache.LoadLockedReq_mshr_miss_latency::cpu21.data       132176                       # number of LoadLockedReq MSHR miss cycles
system.cpu21.dcache.LoadLockedReq_mshr_miss_latency::total       132176                       # number of LoadLockedReq MSHR miss cycles
system.cpu21.dcache.StoreCondReq_mshr_miss_latency::cpu21.data        59500                       # number of StoreCondReq MSHR miss cycles
system.cpu21.dcache.StoreCondReq_mshr_miss_latency::total        59500                       # number of StoreCondReq MSHR miss cycles
system.cpu21.dcache.StoreCondFailReq_mshr_miss_latency::cpu21.data       164000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu21.dcache.StoreCondFailReq_mshr_miss_latency::total       164000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu21.dcache.demand_mshr_miss_latency::cpu21.data   4642414869                       # number of demand (read+write) MSHR miss cycles
system.cpu21.dcache.demand_mshr_miss_latency::total   4642414869                       # number of demand (read+write) MSHR miss cycles
system.cpu21.dcache.overall_mshr_miss_latency::cpu21.data   4642419869                       # number of overall MSHR miss cycles
system.cpu21.dcache.overall_mshr_miss_latency::total   4642419869                       # number of overall MSHR miss cycles
system.cpu21.dcache.ReadReq_mshr_miss_rate::cpu21.data     0.209869                       # mshr miss rate for ReadReq accesses
system.cpu21.dcache.ReadReq_mshr_miss_rate::total     0.209869                       # mshr miss rate for ReadReq accesses
system.cpu21.dcache.WriteReq_mshr_miss_rate::cpu21.data     0.057443                       # mshr miss rate for WriteReq accesses
system.cpu21.dcache.WriteReq_mshr_miss_rate::total     0.057443                       # mshr miss rate for WriteReq accesses
system.cpu21.dcache.SoftPFReq_mshr_miss_rate::cpu21.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu21.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu21.dcache.LoadLockedReq_mshr_miss_rate::cpu21.data     0.933333                       # mshr miss rate for LoadLockedReq accesses
system.cpu21.dcache.LoadLockedReq_mshr_miss_rate::total     0.933333                       # mshr miss rate for LoadLockedReq accesses
system.cpu21.dcache.StoreCondReq_mshr_miss_rate::cpu21.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu21.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu21.dcache.demand_mshr_miss_rate::cpu21.data     0.205625                       # mshr miss rate for demand accesses
system.cpu21.dcache.demand_mshr_miss_rate::total     0.205625                       # mshr miss rate for demand accesses
system.cpu21.dcache.overall_mshr_miss_rate::cpu21.data     0.205628                       # mshr miss rate for overall accesses
system.cpu21.dcache.overall_mshr_miss_rate::total     0.205628                       # mshr miss rate for overall accesses
system.cpu21.dcache.ReadReq_avg_mshr_miss_latency::cpu21.data 69330.566076                       # average ReadReq mshr miss latency
system.cpu21.dcache.ReadReq_avg_mshr_miss_latency::total 69330.566076                       # average ReadReq mshr miss latency
system.cpu21.dcache.WriteReq_avg_mshr_miss_latency::cpu21.data 99063.803468                       # average WriteReq mshr miss latency
system.cpu21.dcache.WriteReq_avg_mshr_miss_latency::total 99063.803468                       # average WriteReq mshr miss latency
system.cpu21.dcache.SoftPFReq_avg_mshr_miss_latency::cpu21.data         2500                       # average SoftPFReq mshr miss latency
system.cpu21.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu21.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu21.data  4720.571429                       # average LoadLockedReq mshr miss latency
system.cpu21.dcache.LoadLockedReq_avg_mshr_miss_latency::total  4720.571429                       # average LoadLockedReq mshr miss latency
system.cpu21.dcache.StoreCondReq_avg_mshr_miss_latency::cpu21.data         2975                       # average StoreCondReq mshr miss latency
system.cpu21.dcache.StoreCondReq_avg_mshr_miss_latency::total         2975                       # average StoreCondReq mshr miss latency
system.cpu21.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu21.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu21.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu21.dcache.demand_avg_mshr_miss_latency::cpu21.data 69561.791918                       # average overall mshr miss latency
system.cpu21.dcache.demand_avg_mshr_miss_latency::total 69561.791918                       # average overall mshr miss latency
system.cpu21.dcache.overall_avg_mshr_miss_latency::cpu21.data 69559.782274                       # average overall mshr miss latency
system.cpu21.dcache.overall_avg_mshr_miss_latency::total 69559.782274                       # average overall mshr miss latency
system.cpu21.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu21.icache.tags.replacements               0                       # number of replacements
system.cpu21.icache.tags.tagsinuse          43.878667                       # Cycle average of tags in use
system.cpu21.icache.tags.total_refs            143349                       # Total number of references to valid blocks.
system.cpu21.icache.tags.sampled_refs              56                       # Sample count of references to valid blocks.
system.cpu21.icache.tags.avg_refs         2559.803571                       # Average number of references to valid blocks.
system.cpu21.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu21.icache.tags.occ_blocks::cpu21.inst    43.878667                       # Average occupied blocks per requestor
system.cpu21.icache.tags.occ_percent::cpu21.inst     0.085701                       # Average percentage of cache occupancy
system.cpu21.icache.tags.occ_percent::total     0.085701                       # Average percentage of cache occupancy
system.cpu21.icache.tags.occ_task_id_blocks::1024           56                       # Occupied blocks per task id
system.cpu21.icache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu21.icache.tags.age_task_id_blocks_1024::3           51                       # Occupied blocks per task id
system.cpu21.icache.tags.occ_task_id_percent::1024     0.109375                       # Percentage of cache occupancy per task id
system.cpu21.icache.tags.tag_accesses          286900                       # Number of tag accesses
system.cpu21.icache.tags.data_accesses         286900                       # Number of data accesses
system.cpu21.icache.ReadReq_hits::cpu21.inst       143349                       # number of ReadReq hits
system.cpu21.icache.ReadReq_hits::total        143349                       # number of ReadReq hits
system.cpu21.icache.demand_hits::cpu21.inst       143349                       # number of demand (read+write) hits
system.cpu21.icache.demand_hits::total         143349                       # number of demand (read+write) hits
system.cpu21.icache.overall_hits::cpu21.inst       143349                       # number of overall hits
system.cpu21.icache.overall_hits::total        143349                       # number of overall hits
system.cpu21.icache.ReadReq_misses::cpu21.inst           73                       # number of ReadReq misses
system.cpu21.icache.ReadReq_misses::total           73                       # number of ReadReq misses
system.cpu21.icache.demand_misses::cpu21.inst           73                       # number of demand (read+write) misses
system.cpu21.icache.demand_misses::total           73                       # number of demand (read+write) misses
system.cpu21.icache.overall_misses::cpu21.inst           73                       # number of overall misses
system.cpu21.icache.overall_misses::total           73                       # number of overall misses
system.cpu21.icache.ReadReq_miss_latency::cpu21.inst      3607934                       # number of ReadReq miss cycles
system.cpu21.icache.ReadReq_miss_latency::total      3607934                       # number of ReadReq miss cycles
system.cpu21.icache.demand_miss_latency::cpu21.inst      3607934                       # number of demand (read+write) miss cycles
system.cpu21.icache.demand_miss_latency::total      3607934                       # number of demand (read+write) miss cycles
system.cpu21.icache.overall_miss_latency::cpu21.inst      3607934                       # number of overall miss cycles
system.cpu21.icache.overall_miss_latency::total      3607934                       # number of overall miss cycles
system.cpu21.icache.ReadReq_accesses::cpu21.inst       143422                       # number of ReadReq accesses(hits+misses)
system.cpu21.icache.ReadReq_accesses::total       143422                       # number of ReadReq accesses(hits+misses)
system.cpu21.icache.demand_accesses::cpu21.inst       143422                       # number of demand (read+write) accesses
system.cpu21.icache.demand_accesses::total       143422                       # number of demand (read+write) accesses
system.cpu21.icache.overall_accesses::cpu21.inst       143422                       # number of overall (read+write) accesses
system.cpu21.icache.overall_accesses::total       143422                       # number of overall (read+write) accesses
system.cpu21.icache.ReadReq_miss_rate::cpu21.inst     0.000509                       # miss rate for ReadReq accesses
system.cpu21.icache.ReadReq_miss_rate::total     0.000509                       # miss rate for ReadReq accesses
system.cpu21.icache.demand_miss_rate::cpu21.inst     0.000509                       # miss rate for demand accesses
system.cpu21.icache.demand_miss_rate::total     0.000509                       # miss rate for demand accesses
system.cpu21.icache.overall_miss_rate::cpu21.inst     0.000509                       # miss rate for overall accesses
system.cpu21.icache.overall_miss_rate::total     0.000509                       # miss rate for overall accesses
system.cpu21.icache.ReadReq_avg_miss_latency::cpu21.inst 49423.753425                       # average ReadReq miss latency
system.cpu21.icache.ReadReq_avg_miss_latency::total 49423.753425                       # average ReadReq miss latency
system.cpu21.icache.demand_avg_miss_latency::cpu21.inst 49423.753425                       # average overall miss latency
system.cpu21.icache.demand_avg_miss_latency::total 49423.753425                       # average overall miss latency
system.cpu21.icache.overall_avg_miss_latency::cpu21.inst 49423.753425                       # average overall miss latency
system.cpu21.icache.overall_avg_miss_latency::total 49423.753425                       # average overall miss latency
system.cpu21.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu21.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu21.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu21.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu21.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu21.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu21.icache.fast_writes                     0                       # number of fast writes performed
system.cpu21.icache.cache_copies                    0                       # number of cache copies performed
system.cpu21.icache.ReadReq_mshr_hits::cpu21.inst           17                       # number of ReadReq MSHR hits
system.cpu21.icache.ReadReq_mshr_hits::total           17                       # number of ReadReq MSHR hits
system.cpu21.icache.demand_mshr_hits::cpu21.inst           17                       # number of demand (read+write) MSHR hits
system.cpu21.icache.demand_mshr_hits::total           17                       # number of demand (read+write) MSHR hits
system.cpu21.icache.overall_mshr_hits::cpu21.inst           17                       # number of overall MSHR hits
system.cpu21.icache.overall_mshr_hits::total           17                       # number of overall MSHR hits
system.cpu21.icache.ReadReq_mshr_misses::cpu21.inst           56                       # number of ReadReq MSHR misses
system.cpu21.icache.ReadReq_mshr_misses::total           56                       # number of ReadReq MSHR misses
system.cpu21.icache.demand_mshr_misses::cpu21.inst           56                       # number of demand (read+write) MSHR misses
system.cpu21.icache.demand_mshr_misses::total           56                       # number of demand (read+write) MSHR misses
system.cpu21.icache.overall_mshr_misses::cpu21.inst           56                       # number of overall MSHR misses
system.cpu21.icache.overall_mshr_misses::total           56                       # number of overall MSHR misses
system.cpu21.icache.ReadReq_mshr_miss_latency::cpu21.inst      2725303                       # number of ReadReq MSHR miss cycles
system.cpu21.icache.ReadReq_mshr_miss_latency::total      2725303                       # number of ReadReq MSHR miss cycles
system.cpu21.icache.demand_mshr_miss_latency::cpu21.inst      2725303                       # number of demand (read+write) MSHR miss cycles
system.cpu21.icache.demand_mshr_miss_latency::total      2725303                       # number of demand (read+write) MSHR miss cycles
system.cpu21.icache.overall_mshr_miss_latency::cpu21.inst      2725303                       # number of overall MSHR miss cycles
system.cpu21.icache.overall_mshr_miss_latency::total      2725303                       # number of overall MSHR miss cycles
system.cpu21.icache.ReadReq_mshr_miss_rate::cpu21.inst     0.000390                       # mshr miss rate for ReadReq accesses
system.cpu21.icache.ReadReq_mshr_miss_rate::total     0.000390                       # mshr miss rate for ReadReq accesses
system.cpu21.icache.demand_mshr_miss_rate::cpu21.inst     0.000390                       # mshr miss rate for demand accesses
system.cpu21.icache.demand_mshr_miss_rate::total     0.000390                       # mshr miss rate for demand accesses
system.cpu21.icache.overall_mshr_miss_rate::cpu21.inst     0.000390                       # mshr miss rate for overall accesses
system.cpu21.icache.overall_mshr_miss_rate::total     0.000390                       # mshr miss rate for overall accesses
system.cpu21.icache.ReadReq_avg_mshr_miss_latency::cpu21.inst 48666.125000                       # average ReadReq mshr miss latency
system.cpu21.icache.ReadReq_avg_mshr_miss_latency::total 48666.125000                       # average ReadReq mshr miss latency
system.cpu21.icache.demand_avg_mshr_miss_latency::cpu21.inst 48666.125000                       # average overall mshr miss latency
system.cpu21.icache.demand_avg_mshr_miss_latency::total 48666.125000                       # average overall mshr miss latency
system.cpu21.icache.overall_avg_mshr_miss_latency::cpu21.inst 48666.125000                       # average overall mshr miss latency
system.cpu21.icache.overall_avg_mshr_miss_latency::total 48666.125000                       # average overall mshr miss latency
system.cpu21.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu22.branchPred.lookups                169431                       # Number of BP lookups
system.cpu22.branchPred.condPredicted          165482                       # Number of conditional branches predicted
system.cpu22.branchPred.condIncorrect            1026                       # Number of conditional branches incorrect
system.cpu22.branchPred.BTBLookups             121787                       # Number of BTB lookups
system.cpu22.branchPred.BTBHits                119817                       # Number of BTB hits
system.cpu22.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu22.branchPred.BTBHitPct           98.382422                       # BTB Hit Percentage
system.cpu22.branchPred.usedRAS                  2106                       # Number of times the RAS was used to get a target.
system.cpu22.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu22.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu22.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu22.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu22.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu22.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu22.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu22.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu22.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu22.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu22.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu22.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu22.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu22.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu22.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu22.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu22.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu22.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu22.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu22.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu22.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu22.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu22.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu22.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu22.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu22.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu22.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu22.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu22.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu22.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu22.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu22.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu22.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu22.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu22.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu22.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu22.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu22.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu22.dtb.inst_hits                          0                       # ITB inst hits
system.cpu22.dtb.inst_misses                        0                       # ITB inst misses
system.cpu22.dtb.read_hits                          0                       # DTB read hits
system.cpu22.dtb.read_misses                        0                       # DTB read misses
system.cpu22.dtb.write_hits                         0                       # DTB write hits
system.cpu22.dtb.write_misses                       0                       # DTB write misses
system.cpu22.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu22.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu22.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu22.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu22.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu22.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu22.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu22.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu22.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu22.dtb.read_accesses                      0                       # DTB read accesses
system.cpu22.dtb.write_accesses                     0                       # DTB write accesses
system.cpu22.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu22.dtb.hits                               0                       # DTB hits
system.cpu22.dtb.misses                             0                       # DTB misses
system.cpu22.dtb.accesses                           0                       # DTB accesses
system.cpu22.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu22.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu22.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu22.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu22.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu22.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu22.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu22.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu22.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu22.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu22.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu22.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu22.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu22.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu22.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu22.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu22.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu22.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu22.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu22.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu22.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu22.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu22.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu22.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu22.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu22.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu22.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu22.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu22.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu22.itb.walker.walks                       0                       # Table walker walks requested
system.cpu22.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu22.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu22.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu22.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu22.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu22.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu22.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu22.itb.inst_hits                          0                       # ITB inst hits
system.cpu22.itb.inst_misses                        0                       # ITB inst misses
system.cpu22.itb.read_hits                          0                       # DTB read hits
system.cpu22.itb.read_misses                        0                       # DTB read misses
system.cpu22.itb.write_hits                         0                       # DTB write hits
system.cpu22.itb.write_misses                       0                       # DTB write misses
system.cpu22.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu22.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu22.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu22.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu22.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu22.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu22.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu22.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu22.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu22.itb.read_accesses                      0                       # DTB read accesses
system.cpu22.itb.write_accesses                     0                       # DTB write accesses
system.cpu22.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu22.itb.hits                               0                       # DTB hits
system.cpu22.itb.misses                             0                       # DTB misses
system.cpu22.itb.accesses                           0                       # DTB accesses
system.cpu22.numCycles                        2487551                       # number of cpu cycles simulated
system.cpu22.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu22.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu22.fetch.icacheStallCycles           145281                       # Number of cycles fetch is stalled on an Icache miss
system.cpu22.fetch.Insts                      1431599                       # Number of instructions fetch has processed
system.cpu22.fetch.Branches                    169431                       # Number of branches that fetch encountered
system.cpu22.fetch.predictedBranches           121923                       # Number of branches that fetch has predicted taken
system.cpu22.fetch.Cycles                     2338423                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu22.fetch.SquashCycles                  2893                       # Number of cycles fetch has spent squashing
system.cpu22.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu22.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu22.fetch.CacheLines                  143343                       # Number of cache lines fetched
system.cpu22.fetch.IcacheSquashes                  64                       # Number of outstanding Icache misses that were squashed
system.cpu22.fetch.rateDist::samples          2485157                       # Number of instructions fetched each cycle (Total)
system.cpu22.fetch.rateDist::mean            0.583398                       # Number of instructions fetched each cycle (Total)
system.cpu22.fetch.rateDist::stdev           1.864877                       # Number of instructions fetched each cycle (Total)
system.cpu22.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu22.fetch.rateDist::0                2222317     89.42%     89.42% # Number of instructions fetched each cycle (Total)
system.cpu22.fetch.rateDist::1                  26103      1.05%     90.47% # Number of instructions fetched each cycle (Total)
system.cpu22.fetch.rateDist::2                  19461      0.78%     91.26% # Number of instructions fetched each cycle (Total)
system.cpu22.fetch.rateDist::3                  19174      0.77%     92.03% # Number of instructions fetched each cycle (Total)
system.cpu22.fetch.rateDist::4                  19422      0.78%     92.81% # Number of instructions fetched each cycle (Total)
system.cpu22.fetch.rateDist::5                  18454      0.74%     93.55% # Number of instructions fetched each cycle (Total)
system.cpu22.fetch.rateDist::6                  26349      1.06%     94.61% # Number of instructions fetched each cycle (Total)
system.cpu22.fetch.rateDist::7                  71779      2.89%     97.50% # Number of instructions fetched each cycle (Total)
system.cpu22.fetch.rateDist::8                  62098      2.50%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu22.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu22.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu22.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu22.fetch.rateDist::total            2485157                       # Number of instructions fetched each cycle (Total)
system.cpu22.fetch.branchRate                0.068112                       # Number of branch fetches per cycle
system.cpu22.fetch.rate                      0.575505                       # Number of inst fetches per cycle
system.cpu22.decode.IdleCycles                  69538                       # Number of cycles decode is idle
system.cpu22.decode.BlockedCycles             2236027                       # Number of cycles decode is blocked
system.cpu22.decode.RunCycles                   26340                       # Number of cycles decode is running
system.cpu22.decode.UnblockCycles              151835                       # Number of cycles decode is unblocking
system.cpu22.decode.SquashCycles                 1417                       # Number of cycles decode is squashing
system.cpu22.decode.BranchResolved               1766                       # Number of times decode resolved a branch
system.cpu22.decode.BranchMispred                  29                       # Number of times decode detected a branch misprediction
system.cpu22.decode.DecodedInsts              1395641                       # Number of instructions handled by decode
system.cpu22.decode.SquashedInsts                 121                       # Number of squashed instructions handled by decode
system.cpu22.rename.SquashCycles                 1417                       # Number of cycles rename is squashing
system.cpu22.rename.IdleCycles                  95565                       # Number of cycles rename is idle
system.cpu22.rename.BlockCycles               1606585                       # Number of cycles rename is blocking
system.cpu22.rename.serializeStallCycles        18742                       # count of cycles rename stalled for serializing inst
system.cpu22.rename.RunCycles                  120195                       # Number of cycles rename is running
system.cpu22.rename.UnblockCycles              642653                       # Number of cycles rename is unblocking
system.cpu22.rename.RenamedInsts              1387581                       # Number of instructions processed by rename
system.cpu22.rename.ROBFullEvents                   9                       # Number of times rename has blocked due to ROB full
system.cpu22.rename.IQFullEvents               604338                       # Number of times rename has blocked due to IQ full
system.cpu22.rename.LQFullEvents                 2908                       # Number of times rename has blocked due to LQ full
system.cpu22.rename.RenamedOperands           2027591                       # Number of destination operands rename has renamed
system.cpu22.rename.RenameLookups             6813029                       # Number of register rename lookups that rename has made
system.cpu22.rename.int_rename_lookups        2184148                       # Number of integer rename lookups
system.cpu22.rename.CommittedMaps             1969323                       # Number of HB maps that are committed
system.cpu22.rename.UndoneMaps                  58263                       # Number of HB maps that are undone due to squashing
system.cpu22.rename.serializingInsts              443                       # count of serializing insts renamed
system.cpu22.rename.tempSerializingInsts          443                       # count of temporary serializing insts renamed
system.cpu22.rename.skidInsts                  910738                       # count of insts added to the skid buffer
system.cpu22.memDep0.insertedLoads             318035                       # Number of loads inserted to the mem dependence unit.
system.cpu22.memDep0.insertedStores              9427                       # Number of stores inserted to the mem dependence unit.
system.cpu22.memDep0.conflictingLoads            4832                       # Number of conflicting loads.
system.cpu22.memDep0.conflictingStores           4993                       # Number of conflicting stores.
system.cpu22.iq.iqInstsAdded                  1382571                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu22.iq.iqNonSpecInstsAdded               857                       # Number of non-speculative instructions added to the IQ
system.cpu22.iq.iqInstsIssued                 2362103                       # Number of instructions issued
system.cpu22.iq.iqSquashedInstsIssued            2203                       # Number of squashed instructions issued
system.cpu22.iq.iqSquashedInstsExamined         28651                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu22.iq.iqSquashedOperandsExamined       101123                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu22.iq.iqSquashedNonSpecRemoved           13                       # Number of squashed non-spec instructions that were removed
system.cpu22.iq.issued_per_cycle::samples      2485157                       # Number of insts issued each cycle
system.cpu22.iq.issued_per_cycle::mean       0.950484                       # Number of insts issued each cycle
system.cpu22.iq.issued_per_cycle::stdev      1.434599                       # Number of insts issued each cycle
system.cpu22.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu22.iq.issued_per_cycle::0           1465082     58.95%     58.95% # Number of insts issued each cycle
system.cpu22.iq.issued_per_cycle::1            468758     18.86%     77.82% # Number of insts issued each cycle
system.cpu22.iq.issued_per_cycle::2            126704      5.10%     82.91% # Number of insts issued each cycle
system.cpu22.iq.issued_per_cycle::3             58515      2.35%     85.27% # Number of insts issued each cycle
system.cpu22.iq.issued_per_cycle::4            366098     14.73%    100.00% # Number of insts issued each cycle
system.cpu22.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu22.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu22.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu22.iq.issued_per_cycle::total       2485157                       # Number of insts issued each cycle
system.cpu22.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu22.iq.fu_full::IntAlu                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu22.iq.fu_full::IntMult                    2    100.00%    100.00% # attempts to use FU when none available
system.cpu22.iq.fu_full::IntDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu22.iq.fu_full::FloatAdd                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu22.iq.fu_full::FloatCmp                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu22.iq.fu_full::FloatCvt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu22.iq.fu_full::FloatMult                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu22.iq.fu_full::FloatDiv                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu22.iq.fu_full::FloatSqrt                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdAddAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdAlu                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdMisc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdMultAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdShift                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdShiftAcc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdFloatAdd               0      0.00%    100.00% # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdFloatAlu               0      0.00%    100.00% # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdFloatCmp               0      0.00%    100.00% # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdFloatCvt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdFloatDiv               0      0.00%    100.00% # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdFloatMisc              0      0.00%    100.00% # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdFloatMult              0      0.00%    100.00% # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdFloatSqrt              0      0.00%    100.00% # attempts to use FU when none available
system.cpu22.iq.fu_full::MemRead                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu22.iq.fu_full::MemWrite                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu22.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu22.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu22.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu22.iq.FU_type_0::IntAlu              841493     35.62%     35.62% # Type of FU issued
system.cpu22.iq.FU_type_0::IntMult             196612      8.32%     43.95% # Type of FU issued
system.cpu22.iq.FU_type_0::IntDiv                   0      0.00%     43.95% # Type of FU issued
system.cpu22.iq.FU_type_0::FloatAdd                 0      0.00%     43.95% # Type of FU issued
system.cpu22.iq.FU_type_0::FloatCmp                 0      0.00%     43.95% # Type of FU issued
system.cpu22.iq.FU_type_0::FloatCvt                 0      0.00%     43.95% # Type of FU issued
system.cpu22.iq.FU_type_0::FloatMult                0      0.00%     43.95% # Type of FU issued
system.cpu22.iq.FU_type_0::FloatDiv                 0      0.00%     43.95% # Type of FU issued
system.cpu22.iq.FU_type_0::FloatSqrt                0      0.00%     43.95% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdAdd                  0      0.00%     43.95% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdAddAcc               0      0.00%     43.95% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdAlu                  0      0.00%     43.95% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdCmp                  0      0.00%     43.95% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdCvt                  0      0.00%     43.95% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdMisc                 0      0.00%     43.95% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdMult                 0      0.00%     43.95% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdMultAcc              0      0.00%     43.95% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdShift                0      0.00%     43.95% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdShiftAcc             0      0.00%     43.95% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdSqrt                 0      0.00%     43.95% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdFloatAdd             0      0.00%     43.95% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdFloatAlu             0      0.00%     43.95% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdFloatCmp             0      0.00%     43.95% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdFloatCvt             0      0.00%     43.95% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdFloatDiv             0      0.00%     43.95% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdFloatMisc            0      0.00%     43.95% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdFloatMult            0      0.00%     43.95% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     43.95% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdFloatSqrt            0      0.00%     43.95% # Type of FU issued
system.cpu22.iq.FU_type_0::MemRead            1314828     55.66%     99.61% # Type of FU issued
system.cpu22.iq.FU_type_0::MemWrite              9170      0.39%    100.00% # Type of FU issued
system.cpu22.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu22.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu22.iq.FU_type_0::total              2362103                       # Type of FU issued
system.cpu22.iq.rate                         0.949570                       # Inst issue rate
system.cpu22.iq.fu_busy_cnt                         2                       # FU busy when requested
system.cpu22.iq.fu_busy_rate                 0.000001                       # FU busy rate (busy events/executed inst)
system.cpu22.iq.int_inst_queue_reads          7211564                       # Number of integer instruction queue reads
system.cpu22.iq.int_inst_queue_writes         1412093                       # Number of integer instruction queue writes
system.cpu22.iq.int_inst_queue_wakeup_accesses      1362076                       # Number of integer instruction queue wakeup accesses
system.cpu22.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu22.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu22.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu22.iq.int_alu_accesses              2362105                       # Number of integer alu accesses
system.cpu22.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu22.iew.lsq.thread0.forwLoads             11                       # Number of loads that had data forwarded from stores
system.cpu22.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu22.iew.lsq.thread0.squashedLoads         3682                       # Number of loads squashed
system.cpu22.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu22.iew.lsq.thread0.memOrderViolation           14                       # Number of memory ordering violations
system.cpu22.iew.lsq.thread0.squashedStores          394                       # Number of stores squashed
system.cpu22.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu22.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu22.iew.lsq.thread0.rescheduledLoads          422                       # Number of loads that were rescheduled
system.cpu22.iew.lsq.thread0.cacheBlocked       999463                       # Number of times an access to memory failed due to the cache being blocked
system.cpu22.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu22.iew.iewSquashCycles                 1417                       # Number of cycles IEW is squashing
system.cpu22.iew.iewBlockCycles               1093565                       # Number of cycles IEW is blocking
system.cpu22.iew.iewUnblockCycles               65506                       # Number of cycles IEW is unblocking
system.cpu22.iew.iewDispatchedInsts           1383431                       # Number of instructions dispatched to IQ
system.cpu22.iew.iewDispSquashedInsts              36                       # Number of squashed instructions skipped by dispatch
system.cpu22.iew.iewDispLoadInsts              318035                       # Number of dispatched load instructions
system.cpu22.iew.iewDispStoreInsts               9427                       # Number of dispatched store instructions
system.cpu22.iew.iewDispNonSpecInsts              430                       # Number of dispatched non-speculative instructions
system.cpu22.iew.iewIQFullEvents                 2240                       # Number of times the IQ has become full, causing a stall
system.cpu22.iew.iewLSQFullEvents                  12                       # Number of times the LSQ has become full, causing a stall
system.cpu22.iew.memOrderViolationEvents           14                       # Number of memory order violations
system.cpu22.iew.predictedTakenIncorrect          936                       # Number of branches that were predicted taken incorrectly
system.cpu22.iew.predictedNotTakenIncorrect           65                       # Number of branches that were predicted not taken incorrectly
system.cpu22.iew.branchMispredicts               1001                       # Number of branch mispredicts detected at execute
system.cpu22.iew.iewExecutedInsts             2361624                       # Number of executed instructions
system.cpu22.iew.iewExecLoadInsts             1314428                       # Number of load instructions executed
system.cpu22.iew.iewExecSquashedInsts             475                       # Number of squashed instructions skipped in execute
system.cpu22.iew.exec_swp                           0                       # number of swp insts executed
system.cpu22.iew.exec_nop                           3                       # number of nop insts executed
system.cpu22.iew.exec_refs                    1323564                       # number of memory reference insts executed
system.cpu22.iew.exec_branches                 154399                       # Number of branches executed
system.cpu22.iew.exec_stores                     9136                       # Number of stores executed
system.cpu22.iew.exec_rate                   0.949377                       # Inst execution rate
system.cpu22.iew.wb_sent                      1362505                       # cumulative count of insts sent to commit
system.cpu22.iew.wb_count                     1362076                       # cumulative count of insts written-back
system.cpu22.iew.wb_producers                  944058                       # num instructions producing a value
system.cpu22.iew.wb_consumers                 1493189                       # num instructions consuming a value
system.cpu22.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu22.iew.wb_rate                     0.547557                       # insts written-back per cycle
system.cpu22.iew.wb_fanout                   0.632243                       # average fanout of values written-back
system.cpu22.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu22.commit.commitSquashedInsts         28584                       # The number of squashed insts skipped by commit
system.cpu22.commit.commitNonSpecStalls           844                       # The number of times commit has been forced to stall to communicate backwards
system.cpu22.commit.branchMispredicts             997                       # The number of times a branch was mispredicted
system.cpu22.commit.committed_per_cycle::samples      2480674                       # Number of insts commited each cycle
system.cpu22.commit.committed_per_cycle::mean     0.546133                       # Number of insts commited each cycle
system.cpu22.commit.committed_per_cycle::stdev     1.355410                       # Number of insts commited each cycle
system.cpu22.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu22.commit.committed_per_cycle::0      1928266     77.73%     77.73% # Number of insts commited each cycle
system.cpu22.commit.committed_per_cycle::1       238952      9.63%     87.36% # Number of insts commited each cycle
system.cpu22.commit.committed_per_cycle::2       132875      5.36%     92.72% # Number of insts commited each cycle
system.cpu22.commit.committed_per_cycle::3        69793      2.81%     95.53% # Number of insts commited each cycle
system.cpu22.commit.committed_per_cycle::4         1519      0.06%     95.60% # Number of insts commited each cycle
system.cpu22.commit.committed_per_cycle::5        78715      3.17%     98.77% # Number of insts commited each cycle
system.cpu22.commit.committed_per_cycle::6          900      0.04%     98.80% # Number of insts commited each cycle
system.cpu22.commit.committed_per_cycle::7         1587      0.06%     98.87% # Number of insts commited each cycle
system.cpu22.commit.committed_per_cycle::8        28067      1.13%    100.00% # Number of insts commited each cycle
system.cpu22.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu22.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu22.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu22.commit.committed_per_cycle::total      2480674                       # Number of insts commited each cycle
system.cpu22.commit.committedInsts            1342262                       # Number of instructions committed
system.cpu22.commit.committedOps              1354777                       # Number of ops (including micro ops) committed
system.cpu22.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu22.commit.refs                       323386                       # Number of memory references committed
system.cpu22.commit.loads                      314353                       # Number of loads committed
system.cpu22.commit.membars                       420                       # Number of memory barriers committed
system.cpu22.commit.branches                   153053                       # Number of branches committed
system.cpu22.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu22.commit.int_insts                 1203796                       # Number of committed integer instructions.
system.cpu22.commit.function_calls               1246                       # Number of function calls committed.
system.cpu22.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu22.commit.op_class_0::IntAlu         834780     61.62%     61.62% # Class of committed instruction
system.cpu22.commit.op_class_0::IntMult        196611     14.51%     76.13% # Class of committed instruction
system.cpu22.commit.op_class_0::IntDiv              0      0.00%     76.13% # Class of committed instruction
system.cpu22.commit.op_class_0::FloatAdd            0      0.00%     76.13% # Class of committed instruction
system.cpu22.commit.op_class_0::FloatCmp            0      0.00%     76.13% # Class of committed instruction
system.cpu22.commit.op_class_0::FloatCvt            0      0.00%     76.13% # Class of committed instruction
system.cpu22.commit.op_class_0::FloatMult            0      0.00%     76.13% # Class of committed instruction
system.cpu22.commit.op_class_0::FloatDiv            0      0.00%     76.13% # Class of committed instruction
system.cpu22.commit.op_class_0::FloatSqrt            0      0.00%     76.13% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdAdd             0      0.00%     76.13% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdAddAcc            0      0.00%     76.13% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdAlu             0      0.00%     76.13% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdCmp             0      0.00%     76.13% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdCvt             0      0.00%     76.13% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdMisc            0      0.00%     76.13% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdMult            0      0.00%     76.13% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdMultAcc            0      0.00%     76.13% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdShift            0      0.00%     76.13% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdShiftAcc            0      0.00%     76.13% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdSqrt            0      0.00%     76.13% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdFloatAdd            0      0.00%     76.13% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdFloatAlu            0      0.00%     76.13% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdFloatCmp            0      0.00%     76.13% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdFloatCvt            0      0.00%     76.13% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdFloatDiv            0      0.00%     76.13% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdFloatMisc            0      0.00%     76.13% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdFloatMult            0      0.00%     76.13% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.13% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.13% # Class of committed instruction
system.cpu22.commit.op_class_0::MemRead        314353     23.20%     99.33% # Class of committed instruction
system.cpu22.commit.op_class_0::MemWrite         9033      0.67%    100.00% # Class of committed instruction
system.cpu22.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu22.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu22.commit.op_class_0::total         1354777                       # Class of committed instruction
system.cpu22.commit.bw_lim_events               28067                       # number cycles where commit BW limit reached
system.cpu22.rob.rob_reads                    3830625                       # The number of ROB reads
system.cpu22.rob.rob_writes                   2771285                       # The number of ROB writes
system.cpu22.timesIdled                            22                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu22.idleCycles                          2394                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu22.quiesceCycles                     414209                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu22.committedInsts                   1342262                       # Number of Instructions Simulated
system.cpu22.committedOps                     1354777                       # Number of Ops (including micro ops) Simulated
system.cpu22.cpi                             1.853253                       # CPI: Cycles Per Instruction
system.cpu22.cpi_total                       1.853253                       # CPI: Total CPI of All Threads
system.cpu22.ipc                             0.539592                       # IPC: Instructions Per Cycle
system.cpu22.ipc_total                       0.539592                       # IPC: Total IPC of All Threads
system.cpu22.int_regfile_reads                3348515                       # number of integer regfile reads
system.cpu22.int_regfile_writes               1075149                       # number of integer regfile writes
system.cpu22.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu22.cc_regfile_reads                 8030829                       # number of cc regfile reads
system.cpu22.cc_regfile_writes                 908588                       # number of cc regfile writes
system.cpu22.misc_regfile_reads                348231                       # number of misc regfile reads
system.cpu22.misc_regfile_writes                   55                       # number of misc regfile writes
system.cpu22.dcache.tags.replacements           65712                       # number of replacements
system.cpu22.dcache.tags.tagsinuse         783.094066                       # Cycle average of tags in use
system.cpu22.dcache.tags.total_refs            189174                       # Total number of references to valid blocks.
system.cpu22.dcache.tags.sampled_refs           66734                       # Sample count of references to valid blocks.
system.cpu22.dcache.tags.avg_refs            2.834747                       # Average number of references to valid blocks.
system.cpu22.dcache.tags.warmup_cycle       486213500                       # Cycle when the warmup percentage was hit.
system.cpu22.dcache.tags.occ_blocks::cpu22.data   783.094066                       # Average occupied blocks per requestor
system.cpu22.dcache.tags.occ_percent::cpu22.data     0.764740                       # Average percentage of cache occupancy
system.cpu22.dcache.tags.occ_percent::total     0.764740                       # Average percentage of cache occupancy
system.cpu22.dcache.tags.occ_task_id_blocks::1024         1022                       # Occupied blocks per task id
system.cpu22.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu22.dcache.tags.age_task_id_blocks_1024::1          258                       # Occupied blocks per task id
system.cpu22.dcache.tags.age_task_id_blocks_1024::2          761                       # Occupied blocks per task id
system.cpu22.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu22.dcache.tags.tag_accesses          715592                       # Number of tag accesses
system.cpu22.dcache.tags.data_accesses         715592                       # Number of data accesses
system.cpu22.dcache.ReadReq_hits::cpu22.data       181196                       # number of ReadReq hits
system.cpu22.dcache.ReadReq_hits::total        181196                       # number of ReadReq hits
system.cpu22.dcache.WriteReq_hits::cpu22.data         7971                       # number of WriteReq hits
system.cpu22.dcache.WriteReq_hits::total         7971                       # number of WriteReq hits
system.cpu22.dcache.SoftPFReq_hits::cpu22.data            2                       # number of SoftPFReq hits
system.cpu22.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu22.dcache.demand_hits::cpu22.data       189167                       # number of demand (read+write) hits
system.cpu22.dcache.demand_hits::total         189167                       # number of demand (read+write) hits
system.cpu22.dcache.overall_hits::cpu22.data       189169                       # number of overall hits
system.cpu22.dcache.overall_hits::total        189169                       # number of overall hits
system.cpu22.dcache.ReadReq_misses::cpu22.data       134174                       # number of ReadReq misses
system.cpu22.dcache.ReadReq_misses::total       134174                       # number of ReadReq misses
system.cpu22.dcache.WriteReq_misses::cpu22.data         1046                       # number of WriteReq misses
system.cpu22.dcache.WriteReq_misses::total         1046                       # number of WriteReq misses
system.cpu22.dcache.SoftPFReq_misses::cpu22.data            3                       # number of SoftPFReq misses
system.cpu22.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu22.dcache.LoadLockedReq_misses::cpu22.data           14                       # number of LoadLockedReq misses
system.cpu22.dcache.LoadLockedReq_misses::total           14                       # number of LoadLockedReq misses
system.cpu22.dcache.StoreCondReq_misses::cpu22.data           10                       # number of StoreCondReq misses
system.cpu22.dcache.StoreCondReq_misses::total           10                       # number of StoreCondReq misses
system.cpu22.dcache.demand_misses::cpu22.data       135220                       # number of demand (read+write) misses
system.cpu22.dcache.demand_misses::total       135220                       # number of demand (read+write) misses
system.cpu22.dcache.overall_misses::cpu22.data       135223                       # number of overall misses
system.cpu22.dcache.overall_misses::total       135223                       # number of overall misses
system.cpu22.dcache.ReadReq_miss_latency::cpu22.data   8343364887                       # number of ReadReq miss cycles
system.cpu22.dcache.ReadReq_miss_latency::total   8343364887                       # number of ReadReq miss cycles
system.cpu22.dcache.WriteReq_miss_latency::cpu22.data     97800372                       # number of WriteReq miss cycles
system.cpu22.dcache.WriteReq_miss_latency::total     97800372                       # number of WriteReq miss cycles
system.cpu22.dcache.LoadLockedReq_miss_latency::cpu22.data       150894                       # number of LoadLockedReq miss cycles
system.cpu22.dcache.LoadLockedReq_miss_latency::total       150894                       # number of LoadLockedReq miss cycles
system.cpu22.dcache.StoreCondReq_miss_latency::cpu22.data        15000                       # number of StoreCondReq miss cycles
system.cpu22.dcache.StoreCondReq_miss_latency::total        15000                       # number of StoreCondReq miss cycles
system.cpu22.dcache.StoreCondFailReq_miss_latency::cpu22.data        96500                       # number of StoreCondFailReq miss cycles
system.cpu22.dcache.StoreCondFailReq_miss_latency::total        96500                       # number of StoreCondFailReq miss cycles
system.cpu22.dcache.demand_miss_latency::cpu22.data   8441165259                       # number of demand (read+write) miss cycles
system.cpu22.dcache.demand_miss_latency::total   8441165259                       # number of demand (read+write) miss cycles
system.cpu22.dcache.overall_miss_latency::cpu22.data   8441165259                       # number of overall miss cycles
system.cpu22.dcache.overall_miss_latency::total   8441165259                       # number of overall miss cycles
system.cpu22.dcache.ReadReq_accesses::cpu22.data       315370                       # number of ReadReq accesses(hits+misses)
system.cpu22.dcache.ReadReq_accesses::total       315370                       # number of ReadReq accesses(hits+misses)
system.cpu22.dcache.WriteReq_accesses::cpu22.data         9017                       # number of WriteReq accesses(hits+misses)
system.cpu22.dcache.WriteReq_accesses::total         9017                       # number of WriteReq accesses(hits+misses)
system.cpu22.dcache.SoftPFReq_accesses::cpu22.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu22.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu22.dcache.LoadLockedReq_accesses::cpu22.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu22.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu22.dcache.StoreCondReq_accesses::cpu22.data           10                       # number of StoreCondReq accesses(hits+misses)
system.cpu22.dcache.StoreCondReq_accesses::total           10                       # number of StoreCondReq accesses(hits+misses)
system.cpu22.dcache.demand_accesses::cpu22.data       324387                       # number of demand (read+write) accesses
system.cpu22.dcache.demand_accesses::total       324387                       # number of demand (read+write) accesses
system.cpu22.dcache.overall_accesses::cpu22.data       324392                       # number of overall (read+write) accesses
system.cpu22.dcache.overall_accesses::total       324392                       # number of overall (read+write) accesses
system.cpu22.dcache.ReadReq_miss_rate::cpu22.data     0.425449                       # miss rate for ReadReq accesses
system.cpu22.dcache.ReadReq_miss_rate::total     0.425449                       # miss rate for ReadReq accesses
system.cpu22.dcache.WriteReq_miss_rate::cpu22.data     0.116003                       # miss rate for WriteReq accesses
system.cpu22.dcache.WriteReq_miss_rate::total     0.116003                       # miss rate for WriteReq accesses
system.cpu22.dcache.SoftPFReq_miss_rate::cpu22.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu22.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu22.dcache.LoadLockedReq_miss_rate::cpu22.data            1                       # miss rate for LoadLockedReq accesses
system.cpu22.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu22.dcache.StoreCondReq_miss_rate::cpu22.data            1                       # miss rate for StoreCondReq accesses
system.cpu22.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu22.dcache.demand_miss_rate::cpu22.data     0.416848                       # miss rate for demand accesses
system.cpu22.dcache.demand_miss_rate::total     0.416848                       # miss rate for demand accesses
system.cpu22.dcache.overall_miss_rate::cpu22.data     0.416851                       # miss rate for overall accesses
system.cpu22.dcache.overall_miss_rate::total     0.416851                       # miss rate for overall accesses
system.cpu22.dcache.ReadReq_avg_miss_latency::cpu22.data 62183.171755                       # average ReadReq miss latency
system.cpu22.dcache.ReadReq_avg_miss_latency::total 62183.171755                       # average ReadReq miss latency
system.cpu22.dcache.WriteReq_avg_miss_latency::cpu22.data 93499.399618                       # average WriteReq miss latency
system.cpu22.dcache.WriteReq_avg_miss_latency::total 93499.399618                       # average WriteReq miss latency
system.cpu22.dcache.LoadLockedReq_avg_miss_latency::cpu22.data 10778.142857                       # average LoadLockedReq miss latency
system.cpu22.dcache.LoadLockedReq_avg_miss_latency::total 10778.142857                       # average LoadLockedReq miss latency
system.cpu22.dcache.StoreCondReq_avg_miss_latency::cpu22.data         1500                       # average StoreCondReq miss latency
system.cpu22.dcache.StoreCondReq_avg_miss_latency::total         1500                       # average StoreCondReq miss latency
system.cpu22.dcache.StoreCondFailReq_avg_miss_latency::cpu22.data          inf                       # average StoreCondFailReq miss latency
system.cpu22.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu22.dcache.demand_avg_miss_latency::cpu22.data 62425.419753                       # average overall miss latency
system.cpu22.dcache.demand_avg_miss_latency::total 62425.419753                       # average overall miss latency
system.cpu22.dcache.overall_avg_miss_latency::cpu22.data 62424.034809                       # average overall miss latency
system.cpu22.dcache.overall_avg_miss_latency::total 62424.034809                       # average overall miss latency
system.cpu22.dcache.blocked_cycles::no_mshrs      2202379                       # number of cycles access was blocked
system.cpu22.dcache.blocked_cycles::no_targets          365                       # number of cycles access was blocked
system.cpu22.dcache.blocked::no_mshrs           66589                       # number of cycles access was blocked
system.cpu22.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu22.dcache.avg_blocked_cycles::no_mshrs    33.074216                       # average number of cycles each access was blocked
system.cpu22.dcache.avg_blocked_cycles::no_targets          365                       # average number of cycles each access was blocked
system.cpu22.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu22.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu22.dcache.writebacks::writebacks         2034                       # number of writebacks
system.cpu22.dcache.writebacks::total            2034                       # number of writebacks
system.cpu22.dcache.ReadReq_mshr_hits::cpu22.data        67955                       # number of ReadReq MSHR hits
system.cpu22.dcache.ReadReq_mshr_hits::total        67955                       # number of ReadReq MSHR hits
system.cpu22.dcache.WriteReq_mshr_hits::cpu22.data          527                       # number of WriteReq MSHR hits
system.cpu22.dcache.WriteReq_mshr_hits::total          527                       # number of WriteReq MSHR hits
system.cpu22.dcache.demand_mshr_hits::cpu22.data        68482                       # number of demand (read+write) MSHR hits
system.cpu22.dcache.demand_mshr_hits::total        68482                       # number of demand (read+write) MSHR hits
system.cpu22.dcache.overall_mshr_hits::cpu22.data        68482                       # number of overall MSHR hits
system.cpu22.dcache.overall_mshr_hits::total        68482                       # number of overall MSHR hits
system.cpu22.dcache.ReadReq_mshr_misses::cpu22.data        66219                       # number of ReadReq MSHR misses
system.cpu22.dcache.ReadReq_mshr_misses::total        66219                       # number of ReadReq MSHR misses
system.cpu22.dcache.WriteReq_mshr_misses::cpu22.data          519                       # number of WriteReq MSHR misses
system.cpu22.dcache.WriteReq_mshr_misses::total          519                       # number of WriteReq MSHR misses
system.cpu22.dcache.SoftPFReq_mshr_misses::cpu22.data            2                       # number of SoftPFReq MSHR misses
system.cpu22.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu22.dcache.LoadLockedReq_mshr_misses::cpu22.data           14                       # number of LoadLockedReq MSHR misses
system.cpu22.dcache.LoadLockedReq_mshr_misses::total           14                       # number of LoadLockedReq MSHR misses
system.cpu22.dcache.StoreCondReq_mshr_misses::cpu22.data           10                       # number of StoreCondReq MSHR misses
system.cpu22.dcache.StoreCondReq_mshr_misses::total           10                       # number of StoreCondReq MSHR misses
system.cpu22.dcache.demand_mshr_misses::cpu22.data        66738                       # number of demand (read+write) MSHR misses
system.cpu22.dcache.demand_mshr_misses::total        66738                       # number of demand (read+write) MSHR misses
system.cpu22.dcache.overall_mshr_misses::cpu22.data        66740                       # number of overall MSHR misses
system.cpu22.dcache.overall_mshr_misses::total        66740                       # number of overall MSHR misses
system.cpu22.dcache.ReadReq_mshr_miss_latency::cpu22.data   4591618817                       # number of ReadReq MSHR miss cycles
system.cpu22.dcache.ReadReq_mshr_miss_latency::total   4591618817                       # number of ReadReq MSHR miss cycles
system.cpu22.dcache.WriteReq_mshr_miss_latency::cpu22.data     51306872                       # number of WriteReq MSHR miss cycles
system.cpu22.dcache.WriteReq_mshr_miss_latency::total     51306872                       # number of WriteReq MSHR miss cycles
system.cpu22.dcache.SoftPFReq_mshr_miss_latency::cpu22.data         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu22.dcache.SoftPFReq_mshr_miss_latency::total         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu22.dcache.LoadLockedReq_mshr_miss_latency::cpu22.data       121106                       # number of LoadLockedReq MSHR miss cycles
system.cpu22.dcache.LoadLockedReq_mshr_miss_latency::total       121106                       # number of LoadLockedReq MSHR miss cycles
system.cpu22.dcache.StoreCondReq_mshr_miss_latency::cpu22.data        10500                       # number of StoreCondReq MSHR miss cycles
system.cpu22.dcache.StoreCondReq_mshr_miss_latency::total        10500                       # number of StoreCondReq MSHR miss cycles
system.cpu22.dcache.StoreCondFailReq_mshr_miss_latency::cpu22.data        86000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu22.dcache.StoreCondFailReq_mshr_miss_latency::total        86000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu22.dcache.demand_mshr_miss_latency::cpu22.data   4642925689                       # number of demand (read+write) MSHR miss cycles
system.cpu22.dcache.demand_mshr_miss_latency::total   4642925689                       # number of demand (read+write) MSHR miss cycles
system.cpu22.dcache.overall_mshr_miss_latency::cpu22.data   4642930689                       # number of overall MSHR miss cycles
system.cpu22.dcache.overall_mshr_miss_latency::total   4642930689                       # number of overall MSHR miss cycles
system.cpu22.dcache.ReadReq_mshr_miss_rate::cpu22.data     0.209972                       # mshr miss rate for ReadReq accesses
system.cpu22.dcache.ReadReq_mshr_miss_rate::total     0.209972                       # mshr miss rate for ReadReq accesses
system.cpu22.dcache.WriteReq_mshr_miss_rate::cpu22.data     0.057558                       # mshr miss rate for WriteReq accesses
system.cpu22.dcache.WriteReq_mshr_miss_rate::total     0.057558                       # mshr miss rate for WriteReq accesses
system.cpu22.dcache.SoftPFReq_mshr_miss_rate::cpu22.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu22.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu22.dcache.LoadLockedReq_mshr_miss_rate::cpu22.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu22.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu22.dcache.StoreCondReq_mshr_miss_rate::cpu22.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu22.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu22.dcache.demand_mshr_miss_rate::cpu22.data     0.205736                       # mshr miss rate for demand accesses
system.cpu22.dcache.demand_mshr_miss_rate::total     0.205736                       # mshr miss rate for demand accesses
system.cpu22.dcache.overall_mshr_miss_rate::cpu22.data     0.205739                       # mshr miss rate for overall accesses
system.cpu22.dcache.overall_mshr_miss_rate::total     0.205739                       # mshr miss rate for overall accesses
system.cpu22.dcache.ReadReq_avg_mshr_miss_latency::cpu22.data 69339.899681                       # average ReadReq mshr miss latency
system.cpu22.dcache.ReadReq_avg_mshr_miss_latency::total 69339.899681                       # average ReadReq mshr miss latency
system.cpu22.dcache.WriteReq_avg_mshr_miss_latency::cpu22.data 98857.171484                       # average WriteReq mshr miss latency
system.cpu22.dcache.WriteReq_avg_mshr_miss_latency::total 98857.171484                       # average WriteReq mshr miss latency
system.cpu22.dcache.SoftPFReq_avg_mshr_miss_latency::cpu22.data         2500                       # average SoftPFReq mshr miss latency
system.cpu22.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu22.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu22.data  8650.428571                       # average LoadLockedReq mshr miss latency
system.cpu22.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8650.428571                       # average LoadLockedReq mshr miss latency
system.cpu22.dcache.StoreCondReq_avg_mshr_miss_latency::cpu22.data         1050                       # average StoreCondReq mshr miss latency
system.cpu22.dcache.StoreCondReq_avg_mshr_miss_latency::total         1050                       # average StoreCondReq mshr miss latency
system.cpu22.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu22.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu22.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu22.dcache.demand_avg_mshr_miss_latency::cpu22.data 69569.446028                       # average overall mshr miss latency
system.cpu22.dcache.demand_avg_mshr_miss_latency::total 69569.446028                       # average overall mshr miss latency
system.cpu22.dcache.overall_avg_mshr_miss_latency::cpu22.data 69567.436155                       # average overall mshr miss latency
system.cpu22.dcache.overall_avg_mshr_miss_latency::total 69567.436155                       # average overall mshr miss latency
system.cpu22.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu22.icache.tags.replacements               0                       # number of replacements
system.cpu22.icache.tags.tagsinuse          43.869716                       # Cycle average of tags in use
system.cpu22.icache.tags.total_refs            143272                       # Total number of references to valid blocks.
system.cpu22.icache.tags.sampled_refs              56                       # Sample count of references to valid blocks.
system.cpu22.icache.tags.avg_refs         2558.428571                       # Average number of references to valid blocks.
system.cpu22.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu22.icache.tags.occ_blocks::cpu22.inst    43.869716                       # Average occupied blocks per requestor
system.cpu22.icache.tags.occ_percent::cpu22.inst     0.085683                       # Average percentage of cache occupancy
system.cpu22.icache.tags.occ_percent::total     0.085683                       # Average percentage of cache occupancy
system.cpu22.icache.tags.occ_task_id_blocks::1024           56                       # Occupied blocks per task id
system.cpu22.icache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu22.icache.tags.age_task_id_blocks_1024::3           51                       # Occupied blocks per task id
system.cpu22.icache.tags.occ_task_id_percent::1024     0.109375                       # Percentage of cache occupancy per task id
system.cpu22.icache.tags.tag_accesses          286742                       # Number of tag accesses
system.cpu22.icache.tags.data_accesses         286742                       # Number of data accesses
system.cpu22.icache.ReadReq_hits::cpu22.inst       143272                       # number of ReadReq hits
system.cpu22.icache.ReadReq_hits::total        143272                       # number of ReadReq hits
system.cpu22.icache.demand_hits::cpu22.inst       143272                       # number of demand (read+write) hits
system.cpu22.icache.demand_hits::total         143272                       # number of demand (read+write) hits
system.cpu22.icache.overall_hits::cpu22.inst       143272                       # number of overall hits
system.cpu22.icache.overall_hits::total        143272                       # number of overall hits
system.cpu22.icache.ReadReq_misses::cpu22.inst           71                       # number of ReadReq misses
system.cpu22.icache.ReadReq_misses::total           71                       # number of ReadReq misses
system.cpu22.icache.demand_misses::cpu22.inst           71                       # number of demand (read+write) misses
system.cpu22.icache.demand_misses::total           71                       # number of demand (read+write) misses
system.cpu22.icache.overall_misses::cpu22.inst           71                       # number of overall misses
system.cpu22.icache.overall_misses::total           71                       # number of overall misses
system.cpu22.icache.ReadReq_miss_latency::cpu22.inst      3238942                       # number of ReadReq miss cycles
system.cpu22.icache.ReadReq_miss_latency::total      3238942                       # number of ReadReq miss cycles
system.cpu22.icache.demand_miss_latency::cpu22.inst      3238942                       # number of demand (read+write) miss cycles
system.cpu22.icache.demand_miss_latency::total      3238942                       # number of demand (read+write) miss cycles
system.cpu22.icache.overall_miss_latency::cpu22.inst      3238942                       # number of overall miss cycles
system.cpu22.icache.overall_miss_latency::total      3238942                       # number of overall miss cycles
system.cpu22.icache.ReadReq_accesses::cpu22.inst       143343                       # number of ReadReq accesses(hits+misses)
system.cpu22.icache.ReadReq_accesses::total       143343                       # number of ReadReq accesses(hits+misses)
system.cpu22.icache.demand_accesses::cpu22.inst       143343                       # number of demand (read+write) accesses
system.cpu22.icache.demand_accesses::total       143343                       # number of demand (read+write) accesses
system.cpu22.icache.overall_accesses::cpu22.inst       143343                       # number of overall (read+write) accesses
system.cpu22.icache.overall_accesses::total       143343                       # number of overall (read+write) accesses
system.cpu22.icache.ReadReq_miss_rate::cpu22.inst     0.000495                       # miss rate for ReadReq accesses
system.cpu22.icache.ReadReq_miss_rate::total     0.000495                       # miss rate for ReadReq accesses
system.cpu22.icache.demand_miss_rate::cpu22.inst     0.000495                       # miss rate for demand accesses
system.cpu22.icache.demand_miss_rate::total     0.000495                       # miss rate for demand accesses
system.cpu22.icache.overall_miss_rate::cpu22.inst     0.000495                       # miss rate for overall accesses
system.cpu22.icache.overall_miss_rate::total     0.000495                       # miss rate for overall accesses
system.cpu22.icache.ReadReq_avg_miss_latency::cpu22.inst 45618.901408                       # average ReadReq miss latency
system.cpu22.icache.ReadReq_avg_miss_latency::total 45618.901408                       # average ReadReq miss latency
system.cpu22.icache.demand_avg_miss_latency::cpu22.inst 45618.901408                       # average overall miss latency
system.cpu22.icache.demand_avg_miss_latency::total 45618.901408                       # average overall miss latency
system.cpu22.icache.overall_avg_miss_latency::cpu22.inst 45618.901408                       # average overall miss latency
system.cpu22.icache.overall_avg_miss_latency::total 45618.901408                       # average overall miss latency
system.cpu22.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu22.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu22.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu22.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu22.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu22.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu22.icache.fast_writes                     0                       # number of fast writes performed
system.cpu22.icache.cache_copies                    0                       # number of cache copies performed
system.cpu22.icache.ReadReq_mshr_hits::cpu22.inst           15                       # number of ReadReq MSHR hits
system.cpu22.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu22.icache.demand_mshr_hits::cpu22.inst           15                       # number of demand (read+write) MSHR hits
system.cpu22.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu22.icache.overall_mshr_hits::cpu22.inst           15                       # number of overall MSHR hits
system.cpu22.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu22.icache.ReadReq_mshr_misses::cpu22.inst           56                       # number of ReadReq MSHR misses
system.cpu22.icache.ReadReq_mshr_misses::total           56                       # number of ReadReq MSHR misses
system.cpu22.icache.demand_mshr_misses::cpu22.inst           56                       # number of demand (read+write) MSHR misses
system.cpu22.icache.demand_mshr_misses::total           56                       # number of demand (read+write) MSHR misses
system.cpu22.icache.overall_mshr_misses::cpu22.inst           56                       # number of overall MSHR misses
system.cpu22.icache.overall_mshr_misses::total           56                       # number of overall MSHR misses
system.cpu22.icache.ReadReq_mshr_miss_latency::cpu22.inst      2415297                       # number of ReadReq MSHR miss cycles
system.cpu22.icache.ReadReq_mshr_miss_latency::total      2415297                       # number of ReadReq MSHR miss cycles
system.cpu22.icache.demand_mshr_miss_latency::cpu22.inst      2415297                       # number of demand (read+write) MSHR miss cycles
system.cpu22.icache.demand_mshr_miss_latency::total      2415297                       # number of demand (read+write) MSHR miss cycles
system.cpu22.icache.overall_mshr_miss_latency::cpu22.inst      2415297                       # number of overall MSHR miss cycles
system.cpu22.icache.overall_mshr_miss_latency::total      2415297                       # number of overall MSHR miss cycles
system.cpu22.icache.ReadReq_mshr_miss_rate::cpu22.inst     0.000391                       # mshr miss rate for ReadReq accesses
system.cpu22.icache.ReadReq_mshr_miss_rate::total     0.000391                       # mshr miss rate for ReadReq accesses
system.cpu22.icache.demand_mshr_miss_rate::cpu22.inst     0.000391                       # mshr miss rate for demand accesses
system.cpu22.icache.demand_mshr_miss_rate::total     0.000391                       # mshr miss rate for demand accesses
system.cpu22.icache.overall_mshr_miss_rate::cpu22.inst     0.000391                       # mshr miss rate for overall accesses
system.cpu22.icache.overall_mshr_miss_rate::total     0.000391                       # mshr miss rate for overall accesses
system.cpu22.icache.ReadReq_avg_mshr_miss_latency::cpu22.inst 43130.303571                       # average ReadReq mshr miss latency
system.cpu22.icache.ReadReq_avg_mshr_miss_latency::total 43130.303571                       # average ReadReq mshr miss latency
system.cpu22.icache.demand_avg_mshr_miss_latency::cpu22.inst 43130.303571                       # average overall mshr miss latency
system.cpu22.icache.demand_avg_mshr_miss_latency::total 43130.303571                       # average overall mshr miss latency
system.cpu22.icache.overall_avg_mshr_miss_latency::cpu22.inst 43130.303571                       # average overall mshr miss latency
system.cpu22.icache.overall_avg_mshr_miss_latency::total 43130.303571                       # average overall mshr miss latency
system.cpu22.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu23.branchPred.lookups                167972                       # Number of BP lookups
system.cpu23.branchPred.condPredicted          164083                       # Number of conditional branches predicted
system.cpu23.branchPred.condIncorrect            1018                       # Number of conditional branches incorrect
system.cpu23.branchPred.BTBLookups             163646                       # Number of BTB lookups
system.cpu23.branchPred.BTBHits                119068                       # Number of BTB hits
system.cpu23.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu23.branchPred.BTBHitPct           72.759493                       # BTB Hit Percentage
system.cpu23.branchPred.usedRAS                  2073                       # Number of times the RAS was used to get a target.
system.cpu23.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu23.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu23.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu23.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu23.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu23.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu23.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu23.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu23.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu23.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu23.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu23.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu23.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu23.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu23.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu23.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu23.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu23.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu23.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu23.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu23.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu23.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu23.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu23.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu23.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu23.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu23.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu23.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu23.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu23.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu23.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu23.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu23.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu23.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu23.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu23.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu23.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu23.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu23.dtb.inst_hits                          0                       # ITB inst hits
system.cpu23.dtb.inst_misses                        0                       # ITB inst misses
system.cpu23.dtb.read_hits                          0                       # DTB read hits
system.cpu23.dtb.read_misses                        0                       # DTB read misses
system.cpu23.dtb.write_hits                         0                       # DTB write hits
system.cpu23.dtb.write_misses                       0                       # DTB write misses
system.cpu23.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu23.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu23.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu23.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu23.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu23.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu23.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu23.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu23.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu23.dtb.read_accesses                      0                       # DTB read accesses
system.cpu23.dtb.write_accesses                     0                       # DTB write accesses
system.cpu23.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu23.dtb.hits                               0                       # DTB hits
system.cpu23.dtb.misses                             0                       # DTB misses
system.cpu23.dtb.accesses                           0                       # DTB accesses
system.cpu23.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu23.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu23.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu23.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu23.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu23.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu23.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu23.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu23.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu23.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu23.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu23.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu23.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu23.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu23.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu23.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu23.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu23.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu23.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu23.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu23.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu23.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu23.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu23.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu23.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu23.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu23.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu23.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu23.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu23.itb.walker.walks                       0                       # Table walker walks requested
system.cpu23.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu23.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu23.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu23.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu23.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu23.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu23.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu23.itb.inst_hits                          0                       # ITB inst hits
system.cpu23.itb.inst_misses                        0                       # ITB inst misses
system.cpu23.itb.read_hits                          0                       # DTB read hits
system.cpu23.itb.read_misses                        0                       # DTB read misses
system.cpu23.itb.write_hits                         0                       # DTB write hits
system.cpu23.itb.write_misses                       0                       # DTB write misses
system.cpu23.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu23.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu23.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu23.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu23.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu23.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu23.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu23.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu23.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu23.itb.read_accesses                      0                       # DTB read accesses
system.cpu23.itb.write_accesses                     0                       # DTB write accesses
system.cpu23.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu23.itb.hits                               0                       # DTB hits
system.cpu23.itb.misses                             0                       # DTB misses
system.cpu23.itb.accesses                           0                       # DTB accesses
system.cpu23.numCycles                        2486919                       # number of cpu cycles simulated
system.cpu23.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu23.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu23.fetch.icacheStallCycles           145115                       # Number of cycles fetch is stalled on an Icache miss
system.cpu23.fetch.Insts                      1425614                       # Number of instructions fetch has processed
system.cpu23.fetch.Branches                    167972                       # Number of branches that fetch encountered
system.cpu23.fetch.predictedBranches           121141                       # Number of branches that fetch has predicted taken
system.cpu23.fetch.Cycles                     2337964                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu23.fetch.SquashCycles                  2863                       # Number of cycles fetch has spent squashing
system.cpu23.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu23.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu23.fetch.CacheLines                  143205                       # Number of cache lines fetched
system.cpu23.fetch.IcacheSquashes                  57                       # Number of outstanding Icache misses that were squashed
system.cpu23.fetch.rateDist::samples          2484517                       # Number of instructions fetched each cycle (Total)
system.cpu23.fetch.rateDist::mean            0.581022                       # Number of instructions fetched each cycle (Total)
system.cpu23.fetch.rateDist::stdev           1.860763                       # Number of instructions fetched each cycle (Total)
system.cpu23.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu23.fetch.rateDist::0                2222604     89.46%     89.46% # Number of instructions fetched each cycle (Total)
system.cpu23.fetch.rateDist::1                  26057      1.05%     90.51% # Number of instructions fetched each cycle (Total)
system.cpu23.fetch.rateDist::2                  19399      0.78%     91.29% # Number of instructions fetched each cycle (Total)
system.cpu23.fetch.rateDist::3                  19153      0.77%     92.06% # Number of instructions fetched each cycle (Total)
system.cpu23.fetch.rateDist::4                  19382      0.78%     92.84% # Number of instructions fetched each cycle (Total)
system.cpu23.fetch.rateDist::5                  18388      0.74%     93.58% # Number of instructions fetched each cycle (Total)
system.cpu23.fetch.rateDist::6                  26321      1.06%     94.64% # Number of instructions fetched each cycle (Total)
system.cpu23.fetch.rateDist::7                  71854      2.89%     97.53% # Number of instructions fetched each cycle (Total)
system.cpu23.fetch.rateDist::8                  61359      2.47%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu23.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu23.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu23.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu23.fetch.rateDist::total            2484517                       # Number of instructions fetched each cycle (Total)
system.cpu23.fetch.branchRate                0.067542                       # Number of branch fetches per cycle
system.cpu23.fetch.rate                      0.573245                       # Number of inst fetches per cycle
system.cpu23.decode.IdleCycles                  69236                       # Number of cycles decode is idle
system.cpu23.decode.BlockedCycles             2236461                       # Number of cycles decode is blocked
system.cpu23.decode.RunCycles                   26132                       # Number of cycles decode is running
system.cpu23.decode.UnblockCycles              151285                       # Number of cycles decode is unblocking
system.cpu23.decode.SquashCycles                 1403                       # Number of cycles decode is squashing
system.cpu23.decode.BranchResolved               1739                       # Number of times decode resolved a branch
system.cpu23.decode.BranchMispred                  28                       # Number of times decode detected a branch misprediction
system.cpu23.decode.DecodedInsts              1389915                       # Number of instructions handled by decode
system.cpu23.decode.SquashedInsts                 114                       # Number of squashed instructions handled by decode
system.cpu23.rename.SquashCycles                 1403                       # Number of cycles rename is squashing
system.cpu23.rename.IdleCycles                  95178                       # Number of cycles rename is idle
system.cpu23.rename.BlockCycles               1607533                       # Number of cycles rename is blocking
system.cpu23.rename.serializeStallCycles        18747                       # count of cycles rename stalled for serializing inst
system.cpu23.rename.RunCycles                  119481                       # Number of cycles rename is running
system.cpu23.rename.UnblockCycles              642175                       # Number of cycles rename is unblocking
system.cpu23.rename.RenamedInsts              1381965                       # Number of instructions processed by rename
system.cpu23.rename.ROBFullEvents                   8                       # Number of times rename has blocked due to ROB full
system.cpu23.rename.IQFullEvents               603827                       # Number of times rename has blocked due to IQ full
system.cpu23.rename.LQFullEvents                 2970                       # Number of times rename has blocked due to LQ full
system.cpu23.rename.RenamedOperands           2017578                       # Number of destination operands rename has renamed
system.cpu23.rename.RenameLookups             6785770                       # Number of register rename lookups that rename has made
system.cpu23.rename.int_rename_lookups        2176569                       # Number of integer rename lookups
system.cpu23.rename.CommittedMaps             1960151                       # Number of HB maps that are committed
system.cpu23.rename.UndoneMaps                  57426                       # Number of HB maps that are undone due to squashing
system.cpu23.rename.serializingInsts              441                       # count of serializing insts renamed
system.cpu23.rename.tempSerializingInsts          441                       # count of temporary serializing insts renamed
system.cpu23.rename.skidInsts                  909551                       # count of insts added to the skid buffer
system.cpu23.memDep0.insertedLoads             317275                       # Number of loads inserted to the mem dependence unit.
system.cpu23.memDep0.insertedStores              9301                       # Number of stores inserted to the mem dependence unit.
system.cpu23.memDep0.conflictingLoads            4773                       # Number of conflicting loads.
system.cpu23.memDep0.conflictingStores           4903                       # Number of conflicting stores.
system.cpu23.iq.iqInstsAdded                  1377010                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu23.iq.iqNonSpecInstsAdded               849                       # Number of non-speculative instructions added to the IQ
system.cpu23.iq.iqInstsIssued                 2356726                       # Number of instructions issued
system.cpu23.iq.iqSquashedInstsIssued            2175                       # Number of squashed instructions issued
system.cpu23.iq.iqSquashedInstsExamined         28240                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu23.iq.iqSquashedOperandsExamined        99549                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu23.iq.iqSquashedNonSpecRemoved           13                       # Number of squashed non-spec instructions that were removed
system.cpu23.iq.issued_per_cycle::samples      2484517                       # Number of insts issued each cycle
system.cpu23.iq.issued_per_cycle::mean       0.948565                       # Number of insts issued each cycle
system.cpu23.iq.issued_per_cycle::stdev      1.433274                       # Number of insts issued each cycle
system.cpu23.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu23.iq.issued_per_cycle::0           1466108     59.01%     59.01% # Number of insts issued each cycle
system.cpu23.iq.issued_per_cycle::1            468206     18.84%     77.85% # Number of insts issued each cycle
system.cpu23.iq.issued_per_cycle::2            126988      5.11%     82.97% # Number of insts issued each cycle
system.cpu23.iq.issued_per_cycle::3             58316      2.35%     85.31% # Number of insts issued each cycle
system.cpu23.iq.issued_per_cycle::4            364899     14.69%    100.00% # Number of insts issued each cycle
system.cpu23.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu23.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu23.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu23.iq.issued_per_cycle::total       2484517                       # Number of insts issued each cycle
system.cpu23.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu23.iq.fu_full::IntAlu                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu23.iq.fu_full::IntMult                    1    100.00%    100.00% # attempts to use FU when none available
system.cpu23.iq.fu_full::IntDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu23.iq.fu_full::FloatAdd                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu23.iq.fu_full::FloatCmp                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu23.iq.fu_full::FloatCvt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu23.iq.fu_full::FloatMult                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu23.iq.fu_full::FloatDiv                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu23.iq.fu_full::FloatSqrt                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdAddAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdAlu                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdMisc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdMultAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdShift                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdShiftAcc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdFloatAdd               0      0.00%    100.00% # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdFloatAlu               0      0.00%    100.00% # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdFloatCmp               0      0.00%    100.00% # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdFloatCvt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdFloatDiv               0      0.00%    100.00% # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdFloatMisc              0      0.00%    100.00% # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdFloatMult              0      0.00%    100.00% # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdFloatSqrt              0      0.00%    100.00% # attempts to use FU when none available
system.cpu23.iq.fu_full::MemRead                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu23.iq.fu_full::MemWrite                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu23.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu23.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu23.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu23.iq.FU_type_0::IntAlu              837094     35.52%     35.52% # Type of FU issued
system.cpu23.iq.FU_type_0::IntMult             196612      8.34%     43.86% # Type of FU issued
system.cpu23.iq.FU_type_0::IntDiv                   0      0.00%     43.86% # Type of FU issued
system.cpu23.iq.FU_type_0::FloatAdd                 0      0.00%     43.86% # Type of FU issued
system.cpu23.iq.FU_type_0::FloatCmp                 0      0.00%     43.86% # Type of FU issued
system.cpu23.iq.FU_type_0::FloatCvt                 0      0.00%     43.86% # Type of FU issued
system.cpu23.iq.FU_type_0::FloatMult                0      0.00%     43.86% # Type of FU issued
system.cpu23.iq.FU_type_0::FloatDiv                 0      0.00%     43.86% # Type of FU issued
system.cpu23.iq.FU_type_0::FloatSqrt                0      0.00%     43.86% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdAdd                  0      0.00%     43.86% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdAddAcc               0      0.00%     43.86% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdAlu                  0      0.00%     43.86% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdCmp                  0      0.00%     43.86% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdCvt                  0      0.00%     43.86% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdMisc                 0      0.00%     43.86% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdMult                 0      0.00%     43.86% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdMultAcc              0      0.00%     43.86% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdShift                0      0.00%     43.86% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdShiftAcc             0      0.00%     43.86% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdSqrt                 0      0.00%     43.86% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdFloatAdd             0      0.00%     43.86% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdFloatAlu             0      0.00%     43.86% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdFloatCmp             0      0.00%     43.86% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdFloatCvt             0      0.00%     43.86% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdFloatDiv             0      0.00%     43.86% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdFloatMisc            0      0.00%     43.86% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdFloatMult            0      0.00%     43.86% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     43.86% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdFloatSqrt            0      0.00%     43.86% # Type of FU issued
system.cpu23.iq.FU_type_0::MemRead            1313973     55.75%     99.62% # Type of FU issued
system.cpu23.iq.FU_type_0::MemWrite              9047      0.38%    100.00% # Type of FU issued
system.cpu23.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu23.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu23.iq.FU_type_0::total              2356726                       # Type of FU issued
system.cpu23.iq.rate                         0.947649                       # Inst issue rate
system.cpu23.iq.fu_busy_cnt                         1                       # FU busy when requested
system.cpu23.iq.fu_busy_rate                 0.000000                       # FU busy rate (busy events/executed inst)
system.cpu23.iq.int_inst_queue_reads          7200144                       # Number of integer instruction queue reads
system.cpu23.iq.int_inst_queue_writes         1406113                       # Number of integer instruction queue writes
system.cpu23.iq.int_inst_queue_wakeup_accesses      1356833                       # Number of integer instruction queue wakeup accesses
system.cpu23.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu23.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu23.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu23.iq.int_alu_accesses              2356727                       # Number of integer alu accesses
system.cpu23.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu23.iew.lsq.thread0.forwLoads             11                       # Number of loads that had data forwarded from stores
system.cpu23.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu23.iew.lsq.thread0.squashedLoads         3642                       # Number of loads squashed
system.cpu23.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu23.iew.lsq.thread0.memOrderViolation           14                       # Number of memory ordering violations
system.cpu23.iew.lsq.thread0.squashedStores          388                       # Number of stores squashed
system.cpu23.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu23.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu23.iew.lsq.thread0.rescheduledLoads          415                       # Number of loads that were rescheduled
system.cpu23.iew.lsq.thread0.cacheBlocked       999359                       # Number of times an access to memory failed due to the cache being blocked
system.cpu23.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu23.iew.iewSquashCycles                 1403                       # Number of cycles IEW is squashing
system.cpu23.iew.iewBlockCycles               1094913                       # Number of cycles IEW is blocking
system.cpu23.iew.iewUnblockCycles               65696                       # Number of cycles IEW is unblocking
system.cpu23.iew.iewDispatchedInsts           1377862                       # Number of instructions dispatched to IQ
system.cpu23.iew.iewDispSquashedInsts              46                       # Number of squashed instructions skipped by dispatch
system.cpu23.iew.iewDispLoadInsts              317275                       # Number of dispatched load instructions
system.cpu23.iew.iewDispStoreInsts               9301                       # Number of dispatched store instructions
system.cpu23.iew.iewDispNonSpecInsts              428                       # Number of dispatched non-speculative instructions
system.cpu23.iew.iewIQFullEvents                 2261                       # Number of times the IQ has become full, causing a stall
system.cpu23.iew.iewLSQFullEvents                 114                       # Number of times the LSQ has become full, causing a stall
system.cpu23.iew.memOrderViolationEvents           14                       # Number of memory order violations
system.cpu23.iew.predictedTakenIncorrect          929                       # Number of branches that were predicted taken incorrectly
system.cpu23.iew.predictedNotTakenIncorrect           65                       # Number of branches that were predicted not taken incorrectly
system.cpu23.iew.branchMispredicts                994                       # Number of branch mispredicts detected at execute
system.cpu23.iew.iewExecutedInsts             2356259                       # Number of executed instructions
system.cpu23.iew.iewExecLoadInsts             1313583                       # Number of load instructions executed
system.cpu23.iew.iewExecSquashedInsts             466                       # Number of squashed instructions skipped in execute
system.cpu23.iew.exec_swp                           0                       # number of swp insts executed
system.cpu23.iew.exec_nop                           3                       # number of nop insts executed
system.cpu23.iew.exec_refs                    1322598                       # number of memory reference insts executed
system.cpu23.iew.exec_branches                 153166                       # Number of branches executed
system.cpu23.iew.exec_stores                     9015                       # Number of stores executed
system.cpu23.iew.exec_rate                   0.947461                       # Inst execution rate
system.cpu23.iew.wb_sent                      1357257                       # cumulative count of insts sent to commit
system.cpu23.iew.wb_count                     1356833                       # cumulative count of insts written-back
system.cpu23.iew.wb_producers                  940415                       # num instructions producing a value
system.cpu23.iew.wb_consumers                 1485589                       # num instructions consuming a value
system.cpu23.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu23.iew.wb_rate                     0.545588                       # insts written-back per cycle
system.cpu23.iew.wb_fanout                   0.633025                       # average fanout of values written-back
system.cpu23.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu23.commit.commitSquashedInsts         28238                       # The number of squashed insts skipped by commit
system.cpu23.commit.commitNonSpecStalls           836                       # The number of times commit has been forced to stall to communicate backwards
system.cpu23.commit.branchMispredicts             990                       # The number of times a branch was mispredicted
system.cpu23.commit.committed_per_cycle::samples      2480084                       # Number of insts commited each cycle
system.cpu23.commit.committed_per_cycle::mean     0.544183                       # Number of insts commited each cycle
system.cpu23.commit.committed_per_cycle::stdev     1.352221                       # Number of insts commited each cycle
system.cpu23.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu23.commit.committed_per_cycle::0      1928990     77.78%     77.78% # Number of insts commited each cycle
system.cpu23.commit.committed_per_cycle::1       238620      9.62%     87.40% # Number of insts commited each cycle
system.cpu23.commit.committed_per_cycle::2       132815      5.36%     92.76% # Number of insts commited each cycle
system.cpu23.commit.committed_per_cycle::3        69499      2.80%     95.56% # Number of insts commited each cycle
system.cpu23.commit.committed_per_cycle::4         1480      0.06%     95.62% # Number of insts commited each cycle
system.cpu23.commit.committed_per_cycle::5        78370      3.16%     98.78% # Number of insts commited each cycle
system.cpu23.commit.committed_per_cycle::6          903      0.04%     98.81% # Number of insts commited each cycle
system.cpu23.commit.committed_per_cycle::7         1572      0.06%     98.88% # Number of insts commited each cycle
system.cpu23.commit.committed_per_cycle::8        27835      1.12%    100.00% # Number of insts commited each cycle
system.cpu23.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu23.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu23.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu23.commit.committed_per_cycle::total      2480084                       # Number of insts commited each cycle
system.cpu23.commit.committedInsts            1337307                       # Number of instructions committed
system.cpu23.commit.committedOps              1349619                       # Number of ops (including micro ops) committed
system.cpu23.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu23.commit.refs                       322546                       # Number of memory references committed
system.cpu23.commit.loads                      313633                       # Number of loads committed
system.cpu23.commit.membars                       413                       # Number of memory barriers committed
system.cpu23.commit.branches                   151834                       # Number of branches committed
system.cpu23.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu23.commit.int_insts                 1199822                       # Number of committed integer instructions.
system.cpu23.commit.function_calls               1225                       # Number of function calls committed.
system.cpu23.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu23.commit.op_class_0::IntAlu         830462     61.53%     61.53% # Class of committed instruction
system.cpu23.commit.op_class_0::IntMult        196611     14.57%     76.10% # Class of committed instruction
system.cpu23.commit.op_class_0::IntDiv              0      0.00%     76.10% # Class of committed instruction
system.cpu23.commit.op_class_0::FloatAdd            0      0.00%     76.10% # Class of committed instruction
system.cpu23.commit.op_class_0::FloatCmp            0      0.00%     76.10% # Class of committed instruction
system.cpu23.commit.op_class_0::FloatCvt            0      0.00%     76.10% # Class of committed instruction
system.cpu23.commit.op_class_0::FloatMult            0      0.00%     76.10% # Class of committed instruction
system.cpu23.commit.op_class_0::FloatDiv            0      0.00%     76.10% # Class of committed instruction
system.cpu23.commit.op_class_0::FloatSqrt            0      0.00%     76.10% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdAdd             0      0.00%     76.10% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdAddAcc            0      0.00%     76.10% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdAlu             0      0.00%     76.10% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdCmp             0      0.00%     76.10% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdCvt             0      0.00%     76.10% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdMisc            0      0.00%     76.10% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdMult            0      0.00%     76.10% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdMultAcc            0      0.00%     76.10% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdShift            0      0.00%     76.10% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdShiftAcc            0      0.00%     76.10% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdSqrt            0      0.00%     76.10% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdFloatAdd            0      0.00%     76.10% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdFloatAlu            0      0.00%     76.10% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdFloatCmp            0      0.00%     76.10% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdFloatCvt            0      0.00%     76.10% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdFloatDiv            0      0.00%     76.10% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdFloatMisc            0      0.00%     76.10% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdFloatMult            0      0.00%     76.10% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.10% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.10% # Class of committed instruction
system.cpu23.commit.op_class_0::MemRead        313633     23.24%     99.34% # Class of committed instruction
system.cpu23.commit.op_class_0::MemWrite         8913      0.66%    100.00% # Class of committed instruction
system.cpu23.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu23.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu23.commit.op_class_0::total         1349619                       # Class of committed instruction
system.cpu23.commit.bw_lim_events               27835                       # number cycles where commit BW limit reached
system.cpu23.rob.rob_reads                    3824854                       # The number of ROB reads
system.cpu23.rob.rob_writes                   2760159                       # The number of ROB writes
system.cpu23.timesIdled                            23                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu23.idleCycles                          2402                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu23.quiesceCycles                     414841                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu23.committedInsts                   1337307                       # Number of Instructions Simulated
system.cpu23.committedOps                     1349619                       # Number of Ops (including micro ops) Simulated
system.cpu23.cpi                             1.859647                       # CPI: Cycles Per Instruction
system.cpu23.cpi_total                       1.859647                       # CPI: Total CPI of All Threads
system.cpu23.ipc                             0.537736                       # IPC: Instructions Per Cycle
system.cpu23.ipc_total                       0.537736                       # IPC: Total IPC of All Threads
system.cpu23.int_regfile_reads                3341386                       # number of integer regfile reads
system.cpu23.int_regfile_writes               1072959                       # number of integer regfile writes
system.cpu23.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu23.cc_regfile_reads                 8012568                       # number of cc regfile reads
system.cpu23.cc_regfile_writes                 901431                       # number of cc regfile writes
system.cpu23.misc_regfile_reads                347372                       # number of misc regfile reads
system.cpu23.misc_regfile_writes                   80                       # number of misc regfile writes
system.cpu23.dcache.tags.replacements           65712                       # number of replacements
system.cpu23.dcache.tags.tagsinuse         783.168978                       # Cycle average of tags in use
system.cpu23.dcache.tags.total_refs            188301                       # Total number of references to valid blocks.
system.cpu23.dcache.tags.sampled_refs           66734                       # Sample count of references to valid blocks.
system.cpu23.dcache.tags.avg_refs            2.821665                       # Average number of references to valid blocks.
system.cpu23.dcache.tags.warmup_cycle       486079000                       # Cycle when the warmup percentage was hit.
system.cpu23.dcache.tags.occ_blocks::cpu23.data   783.168978                       # Average occupied blocks per requestor
system.cpu23.dcache.tags.occ_percent::cpu23.data     0.764813                       # Average percentage of cache occupancy
system.cpu23.dcache.tags.occ_percent::total     0.764813                       # Average percentage of cache occupancy
system.cpu23.dcache.tags.occ_task_id_blocks::1024         1022                       # Occupied blocks per task id
system.cpu23.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu23.dcache.tags.age_task_id_blocks_1024::1          258                       # Occupied blocks per task id
system.cpu23.dcache.tags.age_task_id_blocks_1024::2          761                       # Occupied blocks per task id
system.cpu23.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu23.dcache.tags.tag_accesses          713888                       # Number of tag accesses
system.cpu23.dcache.tags.data_accesses         713888                       # Number of data accesses
system.cpu23.dcache.ReadReq_hits::cpu23.data       180449                       # number of ReadReq hits
system.cpu23.dcache.ReadReq_hits::total        180449                       # number of ReadReq hits
system.cpu23.dcache.WriteReq_hits::cpu23.data         7845                       # number of WriteReq hits
system.cpu23.dcache.WriteReq_hits::total         7845                       # number of WriteReq hits
system.cpu23.dcache.SoftPFReq_hits::cpu23.data            2                       # number of SoftPFReq hits
system.cpu23.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu23.dcache.demand_hits::cpu23.data       188294                       # number of demand (read+write) hits
system.cpu23.dcache.demand_hits::total         188294                       # number of demand (read+write) hits
system.cpu23.dcache.overall_hits::cpu23.data       188296                       # number of overall hits
system.cpu23.dcache.overall_hits::total        188296                       # number of overall hits
system.cpu23.dcache.ReadReq_misses::cpu23.data       134186                       # number of ReadReq misses
system.cpu23.dcache.ReadReq_misses::total       134186                       # number of ReadReq misses
system.cpu23.dcache.WriteReq_misses::cpu23.data         1046                       # number of WriteReq misses
system.cpu23.dcache.WriteReq_misses::total         1046                       # number of WriteReq misses
system.cpu23.dcache.SoftPFReq_misses::cpu23.data            3                       # number of SoftPFReq misses
system.cpu23.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu23.dcache.LoadLockedReq_misses::cpu23.data           20                       # number of LoadLockedReq misses
system.cpu23.dcache.LoadLockedReq_misses::total           20                       # number of LoadLockedReq misses
system.cpu23.dcache.StoreCondReq_misses::cpu23.data           10                       # number of StoreCondReq misses
system.cpu23.dcache.StoreCondReq_misses::total           10                       # number of StoreCondReq misses
system.cpu23.dcache.demand_misses::cpu23.data       135232                       # number of demand (read+write) misses
system.cpu23.dcache.demand_misses::total       135232                       # number of demand (read+write) misses
system.cpu23.dcache.overall_misses::cpu23.data       135235                       # number of overall misses
system.cpu23.dcache.overall_misses::total       135235                       # number of overall misses
system.cpu23.dcache.ReadReq_miss_latency::cpu23.data   8345610939                       # number of ReadReq miss cycles
system.cpu23.dcache.ReadReq_miss_latency::total   8345610939                       # number of ReadReq miss cycles
system.cpu23.dcache.WriteReq_miss_latency::cpu23.data     97768116                       # number of WriteReq miss cycles
system.cpu23.dcache.WriteReq_miss_latency::total     97768116                       # number of WriteReq miss cycles
system.cpu23.dcache.LoadLockedReq_miss_latency::cpu23.data       243914                       # number of LoadLockedReq miss cycles
system.cpu23.dcache.LoadLockedReq_miss_latency::total       243914                       # number of LoadLockedReq miss cycles
system.cpu23.dcache.StoreCondReq_miss_latency::cpu23.data        12000                       # number of StoreCondReq miss cycles
system.cpu23.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu23.dcache.StoreCondFailReq_miss_latency::cpu23.data        95500                       # number of StoreCondFailReq miss cycles
system.cpu23.dcache.StoreCondFailReq_miss_latency::total        95500                       # number of StoreCondFailReq miss cycles
system.cpu23.dcache.demand_miss_latency::cpu23.data   8443379055                       # number of demand (read+write) miss cycles
system.cpu23.dcache.demand_miss_latency::total   8443379055                       # number of demand (read+write) miss cycles
system.cpu23.dcache.overall_miss_latency::cpu23.data   8443379055                       # number of overall miss cycles
system.cpu23.dcache.overall_miss_latency::total   8443379055                       # number of overall miss cycles
system.cpu23.dcache.ReadReq_accesses::cpu23.data       314635                       # number of ReadReq accesses(hits+misses)
system.cpu23.dcache.ReadReq_accesses::total       314635                       # number of ReadReq accesses(hits+misses)
system.cpu23.dcache.WriteReq_accesses::cpu23.data         8891                       # number of WriteReq accesses(hits+misses)
system.cpu23.dcache.WriteReq_accesses::total         8891                       # number of WriteReq accesses(hits+misses)
system.cpu23.dcache.SoftPFReq_accesses::cpu23.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu23.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu23.dcache.LoadLockedReq_accesses::cpu23.data           20                       # number of LoadLockedReq accesses(hits+misses)
system.cpu23.dcache.LoadLockedReq_accesses::total           20                       # number of LoadLockedReq accesses(hits+misses)
system.cpu23.dcache.StoreCondReq_accesses::cpu23.data           10                       # number of StoreCondReq accesses(hits+misses)
system.cpu23.dcache.StoreCondReq_accesses::total           10                       # number of StoreCondReq accesses(hits+misses)
system.cpu23.dcache.demand_accesses::cpu23.data       323526                       # number of demand (read+write) accesses
system.cpu23.dcache.demand_accesses::total       323526                       # number of demand (read+write) accesses
system.cpu23.dcache.overall_accesses::cpu23.data       323531                       # number of overall (read+write) accesses
system.cpu23.dcache.overall_accesses::total       323531                       # number of overall (read+write) accesses
system.cpu23.dcache.ReadReq_miss_rate::cpu23.data     0.426481                       # miss rate for ReadReq accesses
system.cpu23.dcache.ReadReq_miss_rate::total     0.426481                       # miss rate for ReadReq accesses
system.cpu23.dcache.WriteReq_miss_rate::cpu23.data     0.117647                       # miss rate for WriteReq accesses
system.cpu23.dcache.WriteReq_miss_rate::total     0.117647                       # miss rate for WriteReq accesses
system.cpu23.dcache.SoftPFReq_miss_rate::cpu23.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu23.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu23.dcache.LoadLockedReq_miss_rate::cpu23.data            1                       # miss rate for LoadLockedReq accesses
system.cpu23.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu23.dcache.StoreCondReq_miss_rate::cpu23.data            1                       # miss rate for StoreCondReq accesses
system.cpu23.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu23.dcache.demand_miss_rate::cpu23.data     0.417994                       # miss rate for demand accesses
system.cpu23.dcache.demand_miss_rate::total     0.417994                       # miss rate for demand accesses
system.cpu23.dcache.overall_miss_rate::cpu23.data     0.417997                       # miss rate for overall accesses
system.cpu23.dcache.overall_miss_rate::total     0.417997                       # miss rate for overall accesses
system.cpu23.dcache.ReadReq_avg_miss_latency::cpu23.data 62194.349179                       # average ReadReq miss latency
system.cpu23.dcache.ReadReq_avg_miss_latency::total 62194.349179                       # average ReadReq miss latency
system.cpu23.dcache.WriteReq_avg_miss_latency::cpu23.data 93468.562141                       # average WriteReq miss latency
system.cpu23.dcache.WriteReq_avg_miss_latency::total 93468.562141                       # average WriteReq miss latency
system.cpu23.dcache.LoadLockedReq_avg_miss_latency::cpu23.data 12195.700000                       # average LoadLockedReq miss latency
system.cpu23.dcache.LoadLockedReq_avg_miss_latency::total 12195.700000                       # average LoadLockedReq miss latency
system.cpu23.dcache.StoreCondReq_avg_miss_latency::cpu23.data         1200                       # average StoreCondReq miss latency
system.cpu23.dcache.StoreCondReq_avg_miss_latency::total         1200                       # average StoreCondReq miss latency
system.cpu23.dcache.StoreCondFailReq_avg_miss_latency::cpu23.data          inf                       # average StoreCondFailReq miss latency
system.cpu23.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu23.dcache.demand_avg_miss_latency::cpu23.data 62436.250702                       # average overall miss latency
system.cpu23.dcache.demand_avg_miss_latency::total 62436.250702                       # average overall miss latency
system.cpu23.dcache.overall_avg_miss_latency::cpu23.data 62434.865641                       # average overall miss latency
system.cpu23.dcache.overall_avg_miss_latency::total 62434.865641                       # average overall miss latency
system.cpu23.dcache.blocked_cycles::no_mshrs      2203473                       # number of cycles access was blocked
system.cpu23.dcache.blocked_cycles::no_targets          398                       # number of cycles access was blocked
system.cpu23.dcache.blocked::no_mshrs           66587                       # number of cycles access was blocked
system.cpu23.dcache.blocked::no_targets             2                       # number of cycles access was blocked
system.cpu23.dcache.avg_blocked_cycles::no_mshrs    33.091640                       # average number of cycles each access was blocked
system.cpu23.dcache.avg_blocked_cycles::no_targets          199                       # average number of cycles each access was blocked
system.cpu23.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu23.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu23.dcache.writebacks::writebacks         2047                       # number of writebacks
system.cpu23.dcache.writebacks::total            2047                       # number of writebacks
system.cpu23.dcache.ReadReq_mshr_hits::cpu23.data        67967                       # number of ReadReq MSHR hits
system.cpu23.dcache.ReadReq_mshr_hits::total        67967                       # number of ReadReq MSHR hits
system.cpu23.dcache.WriteReq_mshr_hits::cpu23.data          527                       # number of WriteReq MSHR hits
system.cpu23.dcache.WriteReq_mshr_hits::total          527                       # number of WriteReq MSHR hits
system.cpu23.dcache.demand_mshr_hits::cpu23.data        68494                       # number of demand (read+write) MSHR hits
system.cpu23.dcache.demand_mshr_hits::total        68494                       # number of demand (read+write) MSHR hits
system.cpu23.dcache.overall_mshr_hits::cpu23.data        68494                       # number of overall MSHR hits
system.cpu23.dcache.overall_mshr_hits::total        68494                       # number of overall MSHR hits
system.cpu23.dcache.ReadReq_mshr_misses::cpu23.data        66219                       # number of ReadReq MSHR misses
system.cpu23.dcache.ReadReq_mshr_misses::total        66219                       # number of ReadReq MSHR misses
system.cpu23.dcache.WriteReq_mshr_misses::cpu23.data          519                       # number of WriteReq MSHR misses
system.cpu23.dcache.WriteReq_mshr_misses::total          519                       # number of WriteReq MSHR misses
system.cpu23.dcache.SoftPFReq_mshr_misses::cpu23.data            2                       # number of SoftPFReq MSHR misses
system.cpu23.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu23.dcache.LoadLockedReq_mshr_misses::cpu23.data           20                       # number of LoadLockedReq MSHR misses
system.cpu23.dcache.LoadLockedReq_mshr_misses::total           20                       # number of LoadLockedReq MSHR misses
system.cpu23.dcache.StoreCondReq_mshr_misses::cpu23.data           10                       # number of StoreCondReq MSHR misses
system.cpu23.dcache.StoreCondReq_mshr_misses::total           10                       # number of StoreCondReq MSHR misses
system.cpu23.dcache.demand_mshr_misses::cpu23.data        66738                       # number of demand (read+write) MSHR misses
system.cpu23.dcache.demand_mshr_misses::total        66738                       # number of demand (read+write) MSHR misses
system.cpu23.dcache.overall_mshr_misses::cpu23.data        66740                       # number of overall MSHR misses
system.cpu23.dcache.overall_mshr_misses::total        66740                       # number of overall MSHR misses
system.cpu23.dcache.ReadReq_mshr_miss_latency::cpu23.data   4593330209                       # number of ReadReq MSHR miss cycles
system.cpu23.dcache.ReadReq_mshr_miss_latency::total   4593330209                       # number of ReadReq MSHR miss cycles
system.cpu23.dcache.WriteReq_mshr_miss_latency::cpu23.data     51102866                       # number of WriteReq MSHR miss cycles
system.cpu23.dcache.WriteReq_mshr_miss_latency::total     51102866                       # number of WriteReq MSHR miss cycles
system.cpu23.dcache.SoftPFReq_mshr_miss_latency::cpu23.data         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu23.dcache.SoftPFReq_mshr_miss_latency::total         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu23.dcache.LoadLockedReq_mshr_miss_latency::cpu23.data       200086                       # number of LoadLockedReq MSHR miss cycles
system.cpu23.dcache.LoadLockedReq_mshr_miss_latency::total       200086                       # number of LoadLockedReq MSHR miss cycles
system.cpu23.dcache.StoreCondReq_mshr_miss_latency::cpu23.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu23.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu23.dcache.StoreCondFailReq_mshr_miss_latency::cpu23.data        85000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu23.dcache.StoreCondFailReq_mshr_miss_latency::total        85000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu23.dcache.demand_mshr_miss_latency::cpu23.data   4644433075                       # number of demand (read+write) MSHR miss cycles
system.cpu23.dcache.demand_mshr_miss_latency::total   4644433075                       # number of demand (read+write) MSHR miss cycles
system.cpu23.dcache.overall_mshr_miss_latency::cpu23.data   4644438075                       # number of overall MSHR miss cycles
system.cpu23.dcache.overall_mshr_miss_latency::total   4644438075                       # number of overall MSHR miss cycles
system.cpu23.dcache.ReadReq_mshr_miss_rate::cpu23.data     0.210463                       # mshr miss rate for ReadReq accesses
system.cpu23.dcache.ReadReq_mshr_miss_rate::total     0.210463                       # mshr miss rate for ReadReq accesses
system.cpu23.dcache.WriteReq_mshr_miss_rate::cpu23.data     0.058374                       # mshr miss rate for WriteReq accesses
system.cpu23.dcache.WriteReq_mshr_miss_rate::total     0.058374                       # mshr miss rate for WriteReq accesses
system.cpu23.dcache.SoftPFReq_mshr_miss_rate::cpu23.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu23.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu23.dcache.LoadLockedReq_mshr_miss_rate::cpu23.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu23.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu23.dcache.StoreCondReq_mshr_miss_rate::cpu23.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu23.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu23.dcache.demand_mshr_miss_rate::cpu23.data     0.206283                       # mshr miss rate for demand accesses
system.cpu23.dcache.demand_mshr_miss_rate::total     0.206283                       # mshr miss rate for demand accesses
system.cpu23.dcache.overall_mshr_miss_rate::cpu23.data     0.206286                       # mshr miss rate for overall accesses
system.cpu23.dcache.overall_mshr_miss_rate::total     0.206286                       # mshr miss rate for overall accesses
system.cpu23.dcache.ReadReq_avg_mshr_miss_latency::cpu23.data 69365.744107                       # average ReadReq mshr miss latency
system.cpu23.dcache.ReadReq_avg_mshr_miss_latency::total 69365.744107                       # average ReadReq mshr miss latency
system.cpu23.dcache.WriteReq_avg_mshr_miss_latency::cpu23.data 98464.096339                       # average WriteReq mshr miss latency
system.cpu23.dcache.WriteReq_avg_mshr_miss_latency::total 98464.096339                       # average WriteReq mshr miss latency
system.cpu23.dcache.SoftPFReq_avg_mshr_miss_latency::cpu23.data         2500                       # average SoftPFReq mshr miss latency
system.cpu23.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu23.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu23.data 10004.300000                       # average LoadLockedReq mshr miss latency
system.cpu23.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10004.300000                       # average LoadLockedReq mshr miss latency
system.cpu23.dcache.StoreCondReq_avg_mshr_miss_latency::cpu23.data          750                       # average StoreCondReq mshr miss latency
system.cpu23.dcache.StoreCondReq_avg_mshr_miss_latency::total          750                       # average StoreCondReq mshr miss latency
system.cpu23.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu23.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu23.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu23.dcache.demand_avg_mshr_miss_latency::cpu23.data 69592.032650                       # average overall mshr miss latency
system.cpu23.dcache.demand_avg_mshr_miss_latency::total 69592.032650                       # average overall mshr miss latency
system.cpu23.dcache.overall_avg_mshr_miss_latency::cpu23.data 69590.022101                       # average overall mshr miss latency
system.cpu23.dcache.overall_avg_mshr_miss_latency::total 69590.022101                       # average overall mshr miss latency
system.cpu23.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu23.icache.tags.replacements               0                       # number of replacements
system.cpu23.icache.tags.tagsinuse          42.928827                       # Cycle average of tags in use
system.cpu23.icache.tags.total_refs            143137                       # Total number of references to valid blocks.
system.cpu23.icache.tags.sampled_refs              53                       # Sample count of references to valid blocks.
system.cpu23.icache.tags.avg_refs         2700.698113                       # Average number of references to valid blocks.
system.cpu23.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu23.icache.tags.occ_blocks::cpu23.inst    42.928827                       # Average occupied blocks per requestor
system.cpu23.icache.tags.occ_percent::cpu23.inst     0.083845                       # Average percentage of cache occupancy
system.cpu23.icache.tags.occ_percent::total     0.083845                       # Average percentage of cache occupancy
system.cpu23.icache.tags.occ_task_id_blocks::1024           53                       # Occupied blocks per task id
system.cpu23.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu23.icache.tags.age_task_id_blocks_1024::3           50                       # Occupied blocks per task id
system.cpu23.icache.tags.occ_task_id_percent::1024     0.103516                       # Percentage of cache occupancy per task id
system.cpu23.icache.tags.tag_accesses          286463                       # Number of tag accesses
system.cpu23.icache.tags.data_accesses         286463                       # Number of data accesses
system.cpu23.icache.ReadReq_hits::cpu23.inst       143137                       # number of ReadReq hits
system.cpu23.icache.ReadReq_hits::total        143137                       # number of ReadReq hits
system.cpu23.icache.demand_hits::cpu23.inst       143137                       # number of demand (read+write) hits
system.cpu23.icache.demand_hits::total         143137                       # number of demand (read+write) hits
system.cpu23.icache.overall_hits::cpu23.inst       143137                       # number of overall hits
system.cpu23.icache.overall_hits::total        143137                       # number of overall hits
system.cpu23.icache.ReadReq_misses::cpu23.inst           68                       # number of ReadReq misses
system.cpu23.icache.ReadReq_misses::total           68                       # number of ReadReq misses
system.cpu23.icache.demand_misses::cpu23.inst           68                       # number of demand (read+write) misses
system.cpu23.icache.demand_misses::total           68                       # number of demand (read+write) misses
system.cpu23.icache.overall_misses::cpu23.inst           68                       # number of overall misses
system.cpu23.icache.overall_misses::total           68                       # number of overall misses
system.cpu23.icache.ReadReq_miss_latency::cpu23.inst      2618684                       # number of ReadReq miss cycles
system.cpu23.icache.ReadReq_miss_latency::total      2618684                       # number of ReadReq miss cycles
system.cpu23.icache.demand_miss_latency::cpu23.inst      2618684                       # number of demand (read+write) miss cycles
system.cpu23.icache.demand_miss_latency::total      2618684                       # number of demand (read+write) miss cycles
system.cpu23.icache.overall_miss_latency::cpu23.inst      2618684                       # number of overall miss cycles
system.cpu23.icache.overall_miss_latency::total      2618684                       # number of overall miss cycles
system.cpu23.icache.ReadReq_accesses::cpu23.inst       143205                       # number of ReadReq accesses(hits+misses)
system.cpu23.icache.ReadReq_accesses::total       143205                       # number of ReadReq accesses(hits+misses)
system.cpu23.icache.demand_accesses::cpu23.inst       143205                       # number of demand (read+write) accesses
system.cpu23.icache.demand_accesses::total       143205                       # number of demand (read+write) accesses
system.cpu23.icache.overall_accesses::cpu23.inst       143205                       # number of overall (read+write) accesses
system.cpu23.icache.overall_accesses::total       143205                       # number of overall (read+write) accesses
system.cpu23.icache.ReadReq_miss_rate::cpu23.inst     0.000475                       # miss rate for ReadReq accesses
system.cpu23.icache.ReadReq_miss_rate::total     0.000475                       # miss rate for ReadReq accesses
system.cpu23.icache.demand_miss_rate::cpu23.inst     0.000475                       # miss rate for demand accesses
system.cpu23.icache.demand_miss_rate::total     0.000475                       # miss rate for demand accesses
system.cpu23.icache.overall_miss_rate::cpu23.inst     0.000475                       # miss rate for overall accesses
system.cpu23.icache.overall_miss_rate::total     0.000475                       # miss rate for overall accesses
system.cpu23.icache.ReadReq_avg_miss_latency::cpu23.inst 38510.058824                       # average ReadReq miss latency
system.cpu23.icache.ReadReq_avg_miss_latency::total 38510.058824                       # average ReadReq miss latency
system.cpu23.icache.demand_avg_miss_latency::cpu23.inst 38510.058824                       # average overall miss latency
system.cpu23.icache.demand_avg_miss_latency::total 38510.058824                       # average overall miss latency
system.cpu23.icache.overall_avg_miss_latency::cpu23.inst 38510.058824                       # average overall miss latency
system.cpu23.icache.overall_avg_miss_latency::total 38510.058824                       # average overall miss latency
system.cpu23.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu23.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu23.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu23.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu23.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu23.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu23.icache.fast_writes                     0                       # number of fast writes performed
system.cpu23.icache.cache_copies                    0                       # number of cache copies performed
system.cpu23.icache.ReadReq_mshr_hits::cpu23.inst           15                       # number of ReadReq MSHR hits
system.cpu23.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu23.icache.demand_mshr_hits::cpu23.inst           15                       # number of demand (read+write) MSHR hits
system.cpu23.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu23.icache.overall_mshr_hits::cpu23.inst           15                       # number of overall MSHR hits
system.cpu23.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu23.icache.ReadReq_mshr_misses::cpu23.inst           53                       # number of ReadReq MSHR misses
system.cpu23.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu23.icache.demand_mshr_misses::cpu23.inst           53                       # number of demand (read+write) MSHR misses
system.cpu23.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu23.icache.overall_mshr_misses::cpu23.inst           53                       # number of overall MSHR misses
system.cpu23.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu23.icache.ReadReq_mshr_miss_latency::cpu23.inst      2295544                       # number of ReadReq MSHR miss cycles
system.cpu23.icache.ReadReq_mshr_miss_latency::total      2295544                       # number of ReadReq MSHR miss cycles
system.cpu23.icache.demand_mshr_miss_latency::cpu23.inst      2295544                       # number of demand (read+write) MSHR miss cycles
system.cpu23.icache.demand_mshr_miss_latency::total      2295544                       # number of demand (read+write) MSHR miss cycles
system.cpu23.icache.overall_mshr_miss_latency::cpu23.inst      2295544                       # number of overall MSHR miss cycles
system.cpu23.icache.overall_mshr_miss_latency::total      2295544                       # number of overall MSHR miss cycles
system.cpu23.icache.ReadReq_mshr_miss_rate::cpu23.inst     0.000370                       # mshr miss rate for ReadReq accesses
system.cpu23.icache.ReadReq_mshr_miss_rate::total     0.000370                       # mshr miss rate for ReadReq accesses
system.cpu23.icache.demand_mshr_miss_rate::cpu23.inst     0.000370                       # mshr miss rate for demand accesses
system.cpu23.icache.demand_mshr_miss_rate::total     0.000370                       # mshr miss rate for demand accesses
system.cpu23.icache.overall_mshr_miss_rate::cpu23.inst     0.000370                       # mshr miss rate for overall accesses
system.cpu23.icache.overall_mshr_miss_rate::total     0.000370                       # mshr miss rate for overall accesses
system.cpu23.icache.ReadReq_avg_mshr_miss_latency::cpu23.inst 43312.150943                       # average ReadReq mshr miss latency
system.cpu23.icache.ReadReq_avg_mshr_miss_latency::total 43312.150943                       # average ReadReq mshr miss latency
system.cpu23.icache.demand_avg_mshr_miss_latency::cpu23.inst 43312.150943                       # average overall mshr miss latency
system.cpu23.icache.demand_avg_mshr_miss_latency::total 43312.150943                       # average overall mshr miss latency
system.cpu23.icache.overall_avg_mshr_miss_latency::cpu23.inst 43312.150943                       # average overall mshr miss latency
system.cpu23.icache.overall_avg_mshr_miss_latency::total 43312.150943                       # average overall mshr miss latency
system.cpu23.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu24.branchPred.lookups                168207                       # Number of BP lookups
system.cpu24.branchPred.condPredicted          164289                       # Number of conditional branches predicted
system.cpu24.branchPred.condIncorrect            1021                       # Number of conditional branches incorrect
system.cpu24.branchPred.BTBLookups             163973                       # Number of BTB lookups
system.cpu24.branchPred.BTBHits                119182                       # Number of BTB hits
system.cpu24.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu24.branchPred.BTBHitPct           72.683917                       # BTB Hit Percentage
system.cpu24.branchPred.usedRAS                  2088                       # Number of times the RAS was used to get a target.
system.cpu24.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu24.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu24.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu24.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu24.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu24.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu24.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu24.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu24.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu24.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu24.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu24.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu24.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu24.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu24.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu24.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu24.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu24.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu24.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu24.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu24.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu24.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu24.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu24.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu24.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu24.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu24.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu24.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu24.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu24.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu24.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu24.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu24.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu24.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu24.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu24.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu24.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu24.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu24.dtb.inst_hits                          0                       # ITB inst hits
system.cpu24.dtb.inst_misses                        0                       # ITB inst misses
system.cpu24.dtb.read_hits                          0                       # DTB read hits
system.cpu24.dtb.read_misses                        0                       # DTB read misses
system.cpu24.dtb.write_hits                         0                       # DTB write hits
system.cpu24.dtb.write_misses                       0                       # DTB write misses
system.cpu24.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu24.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu24.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu24.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu24.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu24.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu24.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu24.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu24.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu24.dtb.read_accesses                      0                       # DTB read accesses
system.cpu24.dtb.write_accesses                     0                       # DTB write accesses
system.cpu24.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu24.dtb.hits                               0                       # DTB hits
system.cpu24.dtb.misses                             0                       # DTB misses
system.cpu24.dtb.accesses                           0                       # DTB accesses
system.cpu24.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu24.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu24.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu24.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu24.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu24.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu24.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu24.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu24.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu24.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu24.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu24.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu24.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu24.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu24.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu24.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu24.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu24.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu24.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu24.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu24.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu24.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu24.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu24.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu24.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu24.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu24.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu24.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu24.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu24.itb.walker.walks                       0                       # Table walker walks requested
system.cpu24.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu24.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu24.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu24.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu24.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu24.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu24.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu24.itb.inst_hits                          0                       # ITB inst hits
system.cpu24.itb.inst_misses                        0                       # ITB inst misses
system.cpu24.itb.read_hits                          0                       # DTB read hits
system.cpu24.itb.read_misses                        0                       # DTB read misses
system.cpu24.itb.write_hits                         0                       # DTB write hits
system.cpu24.itb.write_misses                       0                       # DTB write misses
system.cpu24.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu24.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu24.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu24.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu24.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu24.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu24.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu24.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu24.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu24.itb.read_accesses                      0                       # DTB read accesses
system.cpu24.itb.write_accesses                     0                       # DTB write accesses
system.cpu24.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu24.itb.hits                               0                       # DTB hits
system.cpu24.itb.misses                             0                       # DTB misses
system.cpu24.itb.accesses                           0                       # DTB accesses
system.cpu24.numCycles                        2486287                       # number of cpu cycles simulated
system.cpu24.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu24.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu24.fetch.icacheStallCycles           145064                       # Number of cycles fetch is stalled on an Icache miss
system.cpu24.fetch.Insts                      1426619                       # Number of instructions fetch has processed
system.cpu24.fetch.Branches                    168207                       # Number of branches that fetch encountered
system.cpu24.fetch.predictedBranches           121270                       # Number of branches that fetch has predicted taken
system.cpu24.fetch.Cycles                     2337194                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu24.fetch.SquashCycles                  2867                       # Number of cycles fetch has spent squashing
system.cpu24.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu24.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu24.fetch.CacheLines                  143259                       # Number of cache lines fetched
system.cpu24.fetch.IcacheSquashes                  51                       # Number of outstanding Icache misses that were squashed
system.cpu24.fetch.rateDist::samples          2483698                       # Number of instructions fetched each cycle (Total)
system.cpu24.fetch.rateDist::mean            0.581652                       # Number of instructions fetched each cycle (Total)
system.cpu24.fetch.rateDist::stdev           1.861778                       # Number of instructions fetched each cycle (Total)
system.cpu24.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu24.fetch.rateDist::0                2221621     89.45%     89.45% # Number of instructions fetched each cycle (Total)
system.cpu24.fetch.rateDist::1                  26063      1.05%     90.50% # Number of instructions fetched each cycle (Total)
system.cpu24.fetch.rateDist::2                  19432      0.78%     91.28% # Number of instructions fetched each cycle (Total)
system.cpu24.fetch.rateDist::3                  19134      0.77%     92.05% # Number of instructions fetched each cycle (Total)
system.cpu24.fetch.rateDist::4                  19352      0.78%     92.83% # Number of instructions fetched each cycle (Total)
system.cpu24.fetch.rateDist::5                  18440      0.74%     93.57% # Number of instructions fetched each cycle (Total)
system.cpu24.fetch.rateDist::6                  26387      1.06%     94.63% # Number of instructions fetched each cycle (Total)
system.cpu24.fetch.rateDist::7                  71764      2.89%     97.52% # Number of instructions fetched each cycle (Total)
system.cpu24.fetch.rateDist::8                  61505      2.48%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu24.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu24.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu24.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu24.fetch.rateDist::total            2483698                       # Number of instructions fetched each cycle (Total)
system.cpu24.fetch.branchRate                0.067654                       # Number of branch fetches per cycle
system.cpu24.fetch.rate                      0.573795                       # Number of inst fetches per cycle
system.cpu24.decode.IdleCycles                  69187                       # Number of cycles decode is idle
system.cpu24.decode.BlockedCycles             2235561                       # Number of cycles decode is blocked
system.cpu24.decode.RunCycles                   26317                       # Number of cycles decode is running
system.cpu24.decode.UnblockCycles              151228                       # Number of cycles decode is unblocking
system.cpu24.decode.SquashCycles                 1405                       # Number of cycles decode is squashing
system.cpu24.decode.BranchResolved               1750                       # Number of times decode resolved a branch
system.cpu24.decode.BranchMispred                  28                       # Number of times decode detected a branch misprediction
system.cpu24.decode.DecodedInsts              1390835                       # Number of instructions handled by decode
system.cpu24.decode.SquashedInsts                 114                       # Number of squashed instructions handled by decode
system.cpu24.rename.SquashCycles                 1405                       # Number of cycles rename is squashing
system.cpu24.rename.IdleCycles                  95069                       # Number of cycles rename is idle
system.cpu24.rename.BlockCycles               1607009                       # Number of cycles rename is blocking
system.cpu24.rename.serializeStallCycles        18483                       # count of cycles rename stalled for serializing inst
system.cpu24.rename.RunCycles                  119454                       # Number of cycles rename is running
system.cpu24.rename.UnblockCycles              642278                       # Number of cycles rename is unblocking
system.cpu24.rename.RenamedInsts              1382866                       # Number of instructions processed by rename
system.cpu24.rename.IQFullEvents               603783                       # Number of times rename has blocked due to IQ full
system.cpu24.rename.LQFullEvents                 2736                       # Number of times rename has blocked due to LQ full
system.cpu24.rename.RenamedOperands           2019012                       # Number of destination operands rename has renamed
system.cpu24.rename.RenameLookups             6790088                       # Number of register rename lookups that rename has made
system.cpu24.rename.int_rename_lookups        2177719                       # Number of integer rename lookups
system.cpu24.rename.CommittedMaps             1961384                       # Number of HB maps that are committed
system.cpu24.rename.UndoneMaps                  57628                       # Number of HB maps that are undone due to squashing
system.cpu24.rename.serializingInsts              453                       # count of serializing insts renamed
system.cpu24.rename.tempSerializingInsts          455                       # count of temporary serializing insts renamed
system.cpu24.rename.skidInsts                  910735                       # count of insts added to the skid buffer
system.cpu24.memDep0.insertedLoads             317416                       # Number of loads inserted to the mem dependence unit.
system.cpu24.memDep0.insertedStores              9365                       # Number of stores inserted to the mem dependence unit.
system.cpu24.memDep0.conflictingLoads            4781                       # Number of conflicting loads.
system.cpu24.memDep0.conflictingStores           4922                       # Number of conflicting stores.
system.cpu24.iq.iqInstsAdded                  1377882                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu24.iq.iqNonSpecInstsAdded               866                       # Number of non-speculative instructions added to the IQ
system.cpu24.iq.iqInstsIssued                 2357610                       # Number of instructions issued
system.cpu24.iq.iqSquashedInstsIssued            2191                       # Number of squashed instructions issued
system.cpu24.iq.iqSquashedInstsExamined         28403                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu24.iq.iqSquashedOperandsExamined        99678                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu24.iq.iqSquashedNonSpecRemoved           20                       # Number of squashed non-spec instructions that were removed
system.cpu24.iq.issued_per_cycle::samples      2483698                       # Number of insts issued each cycle
system.cpu24.iq.issued_per_cycle::mean       0.949234                       # Number of insts issued each cycle
system.cpu24.iq.issued_per_cycle::stdev      1.433576                       # Number of insts issued each cycle
system.cpu24.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu24.iq.issued_per_cycle::0           1464803     58.98%     58.98% # Number of insts issued each cycle
system.cpu24.iq.issued_per_cycle::1            468704     18.87%     77.85% # Number of insts issued each cycle
system.cpu24.iq.issued_per_cycle::2            126756      5.10%     82.95% # Number of insts issued each cycle
system.cpu24.iq.issued_per_cycle::3             58346      2.35%     85.30% # Number of insts issued each cycle
system.cpu24.iq.issued_per_cycle::4            365089     14.70%    100.00% # Number of insts issued each cycle
system.cpu24.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu24.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu24.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu24.iq.issued_per_cycle::total       2483698                       # Number of insts issued each cycle
system.cpu24.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu24.iq.fu_full::IntAlu                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu24.iq.fu_full::IntMult                    4    100.00%    100.00% # attempts to use FU when none available
system.cpu24.iq.fu_full::IntDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu24.iq.fu_full::FloatAdd                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu24.iq.fu_full::FloatCmp                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu24.iq.fu_full::FloatCvt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu24.iq.fu_full::FloatMult                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu24.iq.fu_full::FloatDiv                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu24.iq.fu_full::FloatSqrt                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdAddAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdAlu                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdMisc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdMultAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdShift                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdShiftAcc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdFloatAdd               0      0.00%    100.00% # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdFloatAlu               0      0.00%    100.00% # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdFloatCmp               0      0.00%    100.00% # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdFloatCvt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdFloatDiv               0      0.00%    100.00% # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdFloatMisc              0      0.00%    100.00% # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdFloatMult              0      0.00%    100.00% # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdFloatSqrt              0      0.00%    100.00% # attempts to use FU when none available
system.cpu24.iq.fu_full::MemRead                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu24.iq.fu_full::MemWrite                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu24.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu24.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu24.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu24.iq.FU_type_0::IntAlu              837756     35.53%     35.53% # Type of FU issued
system.cpu24.iq.FU_type_0::IntMult             196612      8.34%     43.87% # Type of FU issued
system.cpu24.iq.FU_type_0::IntDiv                   0      0.00%     43.87% # Type of FU issued
system.cpu24.iq.FU_type_0::FloatAdd                 0      0.00%     43.87% # Type of FU issued
system.cpu24.iq.FU_type_0::FloatCmp                 0      0.00%     43.87% # Type of FU issued
system.cpu24.iq.FU_type_0::FloatCvt                 0      0.00%     43.87% # Type of FU issued
system.cpu24.iq.FU_type_0::FloatMult                0      0.00%     43.87% # Type of FU issued
system.cpu24.iq.FU_type_0::FloatDiv                 0      0.00%     43.87% # Type of FU issued
system.cpu24.iq.FU_type_0::FloatSqrt                0      0.00%     43.87% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdAdd                  0      0.00%     43.87% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdAddAcc               0      0.00%     43.87% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdAlu                  0      0.00%     43.87% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdCmp                  0      0.00%     43.87% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdCvt                  0      0.00%     43.87% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdMisc                 0      0.00%     43.87% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdMult                 0      0.00%     43.87% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdMultAcc              0      0.00%     43.87% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdShift                0      0.00%     43.87% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdShiftAcc             0      0.00%     43.87% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdSqrt                 0      0.00%     43.87% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdFloatAdd             0      0.00%     43.87% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdFloatAlu             0      0.00%     43.87% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdFloatCmp             0      0.00%     43.87% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdFloatCvt             0      0.00%     43.87% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdFloatDiv             0      0.00%     43.87% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdFloatMisc            0      0.00%     43.87% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdFloatMult            0      0.00%     43.87% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     43.87% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdFloatSqrt            0      0.00%     43.87% # Type of FU issued
system.cpu24.iq.FU_type_0::MemRead            1314143     55.74%     99.61% # Type of FU issued
system.cpu24.iq.FU_type_0::MemWrite              9099      0.39%    100.00% # Type of FU issued
system.cpu24.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu24.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu24.iq.FU_type_0::total              2357610                       # Type of FU issued
system.cpu24.iq.rate                         0.948245                       # Inst issue rate
system.cpu24.iq.fu_busy_cnt                         4                       # FU busy when requested
system.cpu24.iq.fu_busy_rate                 0.000002                       # FU busy rate (busy events/executed inst)
system.cpu24.iq.int_inst_queue_reads          7201111                       # Number of integer instruction queue reads
system.cpu24.iq.int_inst_queue_writes         1407161                       # Number of integer instruction queue writes
system.cpu24.iq.int_inst_queue_wakeup_accesses      1357686                       # Number of integer instruction queue wakeup accesses
system.cpu24.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu24.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu24.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu24.iq.int_alu_accesses              2357614                       # Number of integer alu accesses
system.cpu24.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu24.iew.lsq.thread0.forwLoads             17                       # Number of loads that had data forwarded from stores
system.cpu24.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu24.iew.lsq.thread0.squashedLoads         3679                       # Number of loads squashed
system.cpu24.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu24.iew.lsq.thread0.memOrderViolation           10                       # Number of memory ordering violations
system.cpu24.iew.lsq.thread0.squashedStores          420                       # Number of stores squashed
system.cpu24.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu24.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu24.iew.lsq.thread0.rescheduledLoads          416                       # Number of loads that were rescheduled
system.cpu24.iew.lsq.thread0.cacheBlocked       999371                       # Number of times an access to memory failed due to the cache being blocked
system.cpu24.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu24.iew.iewSquashCycles                 1405                       # Number of cycles IEW is squashing
system.cpu24.iew.iewBlockCycles               1092211                       # Number of cycles IEW is blocking
system.cpu24.iew.iewUnblockCycles               66749                       # Number of cycles IEW is unblocking
system.cpu24.iew.iewDispatchedInsts           1378751                       # Number of instructions dispatched to IQ
system.cpu24.iew.iewDispSquashedInsts              48                       # Number of squashed instructions skipped by dispatch
system.cpu24.iew.iewDispLoadInsts              317416                       # Number of dispatched load instructions
system.cpu24.iew.iewDispStoreInsts               9365                       # Number of dispatched store instructions
system.cpu24.iew.iewDispNonSpecInsts              440                       # Number of dispatched non-speculative instructions
system.cpu24.iew.iewIQFullEvents                 2261                       # Number of times the IQ has become full, causing a stall
system.cpu24.iew.iewLSQFullEvents                1116                       # Number of times the LSQ has become full, causing a stall
system.cpu24.iew.memOrderViolationEvents           10                       # Number of memory order violations
system.cpu24.iew.predictedTakenIncorrect          929                       # Number of branches that were predicted taken incorrectly
system.cpu24.iew.predictedNotTakenIncorrect           68                       # Number of branches that were predicted not taken incorrectly
system.cpu24.iew.branchMispredicts                997                       # Number of branch mispredicts detected at execute
system.cpu24.iew.iewExecutedInsts             2357138                       # Number of executed instructions
system.cpu24.iew.iewExecLoadInsts             1313748                       # Number of load instructions executed
system.cpu24.iew.iewExecSquashedInsts             470                       # Number of squashed instructions skipped in execute
system.cpu24.iew.exec_swp                           0                       # number of swp insts executed
system.cpu24.iew.exec_nop                           3                       # number of nop insts executed
system.cpu24.iew.exec_refs                    1322816                       # number of memory reference insts executed
system.cpu24.iew.exec_branches                 153354                       # Number of branches executed
system.cpu24.iew.exec_stores                     9068                       # Number of stores executed
system.cpu24.iew.exec_rate                   0.948055                       # Inst execution rate
system.cpu24.iew.wb_sent                      1358113                       # cumulative count of insts sent to commit
system.cpu24.iew.wb_count                     1357686                       # cumulative count of insts written-back
system.cpu24.iew.wb_producers                  940887                       # num instructions producing a value
system.cpu24.iew.wb_consumers                 1486684                       # num instructions consuming a value
system.cpu24.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu24.iew.wb_rate                     0.546070                       # insts written-back per cycle
system.cpu24.iew.wb_fanout                   0.632876                       # average fanout of values written-back
system.cpu24.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu24.commit.commitSquashedInsts         28380                       # The number of squashed insts skipped by commit
system.cpu24.commit.commitNonSpecStalls           846                       # The number of times commit has been forced to stall to communicate backwards
system.cpu24.commit.branchMispredicts             993                       # The number of times a branch was mispredicted
system.cpu24.commit.committed_per_cycle::samples      2479243                       # Number of insts commited each cycle
system.cpu24.commit.committed_per_cycle::mean     0.544660                       # Number of insts commited each cycle
system.cpu24.commit.committed_per_cycle::stdev     1.353463                       # Number of insts commited each cycle
system.cpu24.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu24.commit.committed_per_cycle::0      1927843     77.76%     77.76% # Number of insts commited each cycle
system.cpu24.commit.committed_per_cycle::1       239057      9.64%     87.40% # Number of insts commited each cycle
system.cpu24.commit.committed_per_cycle::2       132864      5.36%     92.76% # Number of insts commited each cycle
system.cpu24.commit.committed_per_cycle::3        69249      2.79%     95.55% # Number of insts commited each cycle
system.cpu24.commit.committed_per_cycle::4         1480      0.06%     95.61% # Number of insts commited each cycle
system.cpu24.commit.committed_per_cycle::5        78255      3.16%     98.77% # Number of insts commited each cycle
system.cpu24.commit.committed_per_cycle::6          876      0.04%     98.81% # Number of insts commited each cycle
system.cpu24.commit.committed_per_cycle::7         1590      0.06%     98.87% # Number of insts commited each cycle
system.cpu24.commit.committed_per_cycle::8        28029      1.13%    100.00% # Number of insts commited each cycle
system.cpu24.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu24.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu24.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu24.commit.committed_per_cycle::total      2479243                       # Number of insts commited each cycle
system.cpu24.commit.committedInsts            1337994                       # Number of instructions committed
system.cpu24.commit.committedOps              1350345                       # Number of ops (including micro ops) committed
system.cpu24.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu24.commit.refs                       322682                       # Number of memory references committed
system.cpu24.commit.loads                      313737                       # Number of loads committed
system.cpu24.commit.membars                       414                       # Number of memory barriers committed
system.cpu24.commit.branches                   152002                       # Number of branches committed
system.cpu24.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu24.commit.int_insts                 1200387                       # Number of committed integer instructions.
system.cpu24.commit.function_calls               1229                       # Number of function calls committed.
system.cpu24.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu24.commit.op_class_0::IntAlu         831052     61.54%     61.54% # Class of committed instruction
system.cpu24.commit.op_class_0::IntMult        196611     14.56%     76.10% # Class of committed instruction
system.cpu24.commit.op_class_0::IntDiv              0      0.00%     76.10% # Class of committed instruction
system.cpu24.commit.op_class_0::FloatAdd            0      0.00%     76.10% # Class of committed instruction
system.cpu24.commit.op_class_0::FloatCmp            0      0.00%     76.10% # Class of committed instruction
system.cpu24.commit.op_class_0::FloatCvt            0      0.00%     76.10% # Class of committed instruction
system.cpu24.commit.op_class_0::FloatMult            0      0.00%     76.10% # Class of committed instruction
system.cpu24.commit.op_class_0::FloatDiv            0      0.00%     76.10% # Class of committed instruction
system.cpu24.commit.op_class_0::FloatSqrt            0      0.00%     76.10% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdAdd             0      0.00%     76.10% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdAddAcc            0      0.00%     76.10% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdAlu             0      0.00%     76.10% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdCmp             0      0.00%     76.10% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdCvt             0      0.00%     76.10% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdMisc            0      0.00%     76.10% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdMult            0      0.00%     76.10% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdMultAcc            0      0.00%     76.10% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdShift            0      0.00%     76.10% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdShiftAcc            0      0.00%     76.10% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdSqrt            0      0.00%     76.10% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdFloatAdd            0      0.00%     76.10% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdFloatAlu            0      0.00%     76.10% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdFloatCmp            0      0.00%     76.10% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdFloatCvt            0      0.00%     76.10% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdFloatDiv            0      0.00%     76.10% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdFloatMisc            0      0.00%     76.10% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdFloatMult            0      0.00%     76.10% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.10% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.10% # Class of committed instruction
system.cpu24.commit.op_class_0::MemRead        313737     23.23%     99.34% # Class of committed instruction
system.cpu24.commit.op_class_0::MemWrite         8945      0.66%    100.00% # Class of committed instruction
system.cpu24.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu24.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu24.commit.op_class_0::total         1350345                       # Class of committed instruction
system.cpu24.commit.bw_lim_events               28029                       # number cycles where commit BW limit reached
system.cpu24.rob.rob_reads                    3824674                       # The number of ROB reads
system.cpu24.rob.rob_writes                   2761933                       # The number of ROB writes
system.cpu24.timesIdled                            24                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu24.idleCycles                          2589                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu24.quiesceCycles                     415473                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu24.committedInsts                   1337994                       # Number of Instructions Simulated
system.cpu24.committedOps                     1350345                       # Number of Ops (including micro ops) Simulated
system.cpu24.cpi                             1.858220                       # CPI: Cycles Per Instruction
system.cpu24.cpi_total                       1.858220                       # CPI: Total CPI of All Threads
system.cpu24.ipc                             0.538149                       # IPC: Instructions Per Cycle
system.cpu24.ipc_total                       0.538149                       # IPC: Total IPC of All Threads
system.cpu24.int_regfile_reads                3342496                       # number of integer regfile reads
system.cpu24.int_regfile_writes               1073354                       # number of integer regfile writes
system.cpu24.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu24.cc_regfile_reads                 8015631                       # number of cc regfile reads
system.cpu24.cc_regfile_writes                 902398                       # number of cc regfile writes
system.cpu24.misc_regfile_reads                347521                       # number of misc regfile reads
system.cpu24.misc_regfile_writes                  114                       # number of misc regfile writes
system.cpu24.dcache.tags.replacements           65712                       # number of replacements
system.cpu24.dcache.tags.tagsinuse         782.935147                       # Cycle average of tags in use
system.cpu24.dcache.tags.total_refs            188441                       # Total number of references to valid blocks.
system.cpu24.dcache.tags.sampled_refs           66734                       # Sample count of references to valid blocks.
system.cpu24.dcache.tags.avg_refs            2.823763                       # Average number of references to valid blocks.
system.cpu24.dcache.tags.warmup_cycle       486828000                       # Cycle when the warmup percentage was hit.
system.cpu24.dcache.tags.occ_blocks::cpu24.data   782.935147                       # Average occupied blocks per requestor
system.cpu24.dcache.tags.occ_percent::cpu24.data     0.764585                       # Average percentage of cache occupancy
system.cpu24.dcache.tags.occ_percent::total     0.764585                       # Average percentage of cache occupancy
system.cpu24.dcache.tags.occ_task_id_blocks::1024         1022                       # Occupied blocks per task id
system.cpu24.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu24.dcache.tags.age_task_id_blocks_1024::1          258                       # Occupied blocks per task id
system.cpu24.dcache.tags.age_task_id_blocks_1024::2          761                       # Occupied blocks per task id
system.cpu24.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu24.dcache.tags.tag_accesses          714214                       # Number of tag accesses
system.cpu24.dcache.tags.data_accesses         714214                       # Number of data accesses
system.cpu24.dcache.ReadReq_hits::cpu24.data       180567                       # number of ReadReq hits
system.cpu24.dcache.ReadReq_hits::total        180567                       # number of ReadReq hits
system.cpu24.dcache.WriteReq_hits::cpu24.data         7867                       # number of WriteReq hits
system.cpu24.dcache.WriteReq_hits::total         7867                       # number of WriteReq hits
system.cpu24.dcache.SoftPFReq_hits::cpu24.data            2                       # number of SoftPFReq hits
system.cpu24.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu24.dcache.LoadLockedReq_hits::cpu24.data            2                       # number of LoadLockedReq hits
system.cpu24.dcache.LoadLockedReq_hits::total            2                       # number of LoadLockedReq hits
system.cpu24.dcache.demand_hits::cpu24.data       188434                       # number of demand (read+write) hits
system.cpu24.dcache.demand_hits::total         188434                       # number of demand (read+write) hits
system.cpu24.dcache.overall_hits::cpu24.data       188436                       # number of overall hits
system.cpu24.dcache.overall_hits::total        188436                       # number of overall hits
system.cpu24.dcache.ReadReq_misses::cpu24.data       134180                       # number of ReadReq misses
system.cpu24.dcache.ReadReq_misses::total       134180                       # number of ReadReq misses
system.cpu24.dcache.WriteReq_misses::cpu24.data         1046                       # number of WriteReq misses
system.cpu24.dcache.WriteReq_misses::total         1046                       # number of WriteReq misses
system.cpu24.dcache.SoftPFReq_misses::cpu24.data            3                       # number of SoftPFReq misses
system.cpu24.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu24.dcache.LoadLockedReq_misses::cpu24.data           26                       # number of LoadLockedReq misses
system.cpu24.dcache.LoadLockedReq_misses::total           26                       # number of LoadLockedReq misses
system.cpu24.dcache.StoreCondReq_misses::cpu24.data           22                       # number of StoreCondReq misses
system.cpu24.dcache.StoreCondReq_misses::total           22                       # number of StoreCondReq misses
system.cpu24.dcache.demand_misses::cpu24.data       135226                       # number of demand (read+write) misses
system.cpu24.dcache.demand_misses::total       135226                       # number of demand (read+write) misses
system.cpu24.dcache.overall_misses::cpu24.data       135229                       # number of overall misses
system.cpu24.dcache.overall_misses::total       135229                       # number of overall misses
system.cpu24.dcache.ReadReq_miss_latency::cpu24.data   8339363198                       # number of ReadReq miss cycles
system.cpu24.dcache.ReadReq_miss_latency::total   8339363198                       # number of ReadReq miss cycles
system.cpu24.dcache.WriteReq_miss_latency::cpu24.data    100660883                       # number of WriteReq miss cycles
system.cpu24.dcache.WriteReq_miss_latency::total    100660883                       # number of WriteReq miss cycles
system.cpu24.dcache.LoadLockedReq_miss_latency::cpu24.data       187774                       # number of LoadLockedReq miss cycles
system.cpu24.dcache.LoadLockedReq_miss_latency::total       187774                       # number of LoadLockedReq miss cycles
system.cpu24.dcache.StoreCondReq_miss_latency::cpu24.data        17000                       # number of StoreCondReq miss cycles
system.cpu24.dcache.StoreCondReq_miss_latency::total        17000                       # number of StoreCondReq miss cycles
system.cpu24.dcache.StoreCondFailReq_miss_latency::cpu24.data       218000                       # number of StoreCondFailReq miss cycles
system.cpu24.dcache.StoreCondFailReq_miss_latency::total       218000                       # number of StoreCondFailReq miss cycles
system.cpu24.dcache.demand_miss_latency::cpu24.data   8440024081                       # number of demand (read+write) miss cycles
system.cpu24.dcache.demand_miss_latency::total   8440024081                       # number of demand (read+write) miss cycles
system.cpu24.dcache.overall_miss_latency::cpu24.data   8440024081                       # number of overall miss cycles
system.cpu24.dcache.overall_miss_latency::total   8440024081                       # number of overall miss cycles
system.cpu24.dcache.ReadReq_accesses::cpu24.data       314747                       # number of ReadReq accesses(hits+misses)
system.cpu24.dcache.ReadReq_accesses::total       314747                       # number of ReadReq accesses(hits+misses)
system.cpu24.dcache.WriteReq_accesses::cpu24.data         8913                       # number of WriteReq accesses(hits+misses)
system.cpu24.dcache.WriteReq_accesses::total         8913                       # number of WriteReq accesses(hits+misses)
system.cpu24.dcache.SoftPFReq_accesses::cpu24.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu24.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu24.dcache.LoadLockedReq_accesses::cpu24.data           28                       # number of LoadLockedReq accesses(hits+misses)
system.cpu24.dcache.LoadLockedReq_accesses::total           28                       # number of LoadLockedReq accesses(hits+misses)
system.cpu24.dcache.StoreCondReq_accesses::cpu24.data           22                       # number of StoreCondReq accesses(hits+misses)
system.cpu24.dcache.StoreCondReq_accesses::total           22                       # number of StoreCondReq accesses(hits+misses)
system.cpu24.dcache.demand_accesses::cpu24.data       323660                       # number of demand (read+write) accesses
system.cpu24.dcache.demand_accesses::total       323660                       # number of demand (read+write) accesses
system.cpu24.dcache.overall_accesses::cpu24.data       323665                       # number of overall (read+write) accesses
system.cpu24.dcache.overall_accesses::total       323665                       # number of overall (read+write) accesses
system.cpu24.dcache.ReadReq_miss_rate::cpu24.data     0.426311                       # miss rate for ReadReq accesses
system.cpu24.dcache.ReadReq_miss_rate::total     0.426311                       # miss rate for ReadReq accesses
system.cpu24.dcache.WriteReq_miss_rate::cpu24.data     0.117357                       # miss rate for WriteReq accesses
system.cpu24.dcache.WriteReq_miss_rate::total     0.117357                       # miss rate for WriteReq accesses
system.cpu24.dcache.SoftPFReq_miss_rate::cpu24.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu24.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu24.dcache.LoadLockedReq_miss_rate::cpu24.data     0.928571                       # miss rate for LoadLockedReq accesses
system.cpu24.dcache.LoadLockedReq_miss_rate::total     0.928571                       # miss rate for LoadLockedReq accesses
system.cpu24.dcache.StoreCondReq_miss_rate::cpu24.data            1                       # miss rate for StoreCondReq accesses
system.cpu24.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu24.dcache.demand_miss_rate::cpu24.data     0.417803                       # miss rate for demand accesses
system.cpu24.dcache.demand_miss_rate::total     0.417803                       # miss rate for demand accesses
system.cpu24.dcache.overall_miss_rate::cpu24.data     0.417805                       # miss rate for overall accesses
system.cpu24.dcache.overall_miss_rate::total     0.417805                       # miss rate for overall accesses
system.cpu24.dcache.ReadReq_avg_miss_latency::cpu24.data 62150.567879                       # average ReadReq miss latency
system.cpu24.dcache.ReadReq_avg_miss_latency::total 62150.567879                       # average ReadReq miss latency
system.cpu24.dcache.WriteReq_avg_miss_latency::cpu24.data 96234.113767                       # average WriteReq miss latency
system.cpu24.dcache.WriteReq_avg_miss_latency::total 96234.113767                       # average WriteReq miss latency
system.cpu24.dcache.LoadLockedReq_avg_miss_latency::cpu24.data  7222.076923                       # average LoadLockedReq miss latency
system.cpu24.dcache.LoadLockedReq_avg_miss_latency::total  7222.076923                       # average LoadLockedReq miss latency
system.cpu24.dcache.StoreCondReq_avg_miss_latency::cpu24.data   772.727273                       # average StoreCondReq miss latency
system.cpu24.dcache.StoreCondReq_avg_miss_latency::total   772.727273                       # average StoreCondReq miss latency
system.cpu24.dcache.StoreCondFailReq_avg_miss_latency::cpu24.data          inf                       # average StoreCondFailReq miss latency
system.cpu24.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu24.dcache.demand_avg_miss_latency::cpu24.data 62414.210884                       # average overall miss latency
system.cpu24.dcache.demand_avg_miss_latency::total 62414.210884                       # average overall miss latency
system.cpu24.dcache.overall_avg_miss_latency::cpu24.data 62412.826250                       # average overall miss latency
system.cpu24.dcache.overall_avg_miss_latency::total 62412.826250                       # average overall miss latency
system.cpu24.dcache.blocked_cycles::no_mshrs      2200700                       # number of cycles access was blocked
system.cpu24.dcache.blocked_cycles::no_targets          397                       # number of cycles access was blocked
system.cpu24.dcache.blocked::no_mshrs           66582                       # number of cycles access was blocked
system.cpu24.dcache.blocked::no_targets             2                       # number of cycles access was blocked
system.cpu24.dcache.avg_blocked_cycles::no_mshrs    33.052477                       # average number of cycles each access was blocked
system.cpu24.dcache.avg_blocked_cycles::no_targets   198.500000                       # average number of cycles each access was blocked
system.cpu24.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu24.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu24.dcache.writebacks::writebacks         2009                       # number of writebacks
system.cpu24.dcache.writebacks::total            2009                       # number of writebacks
system.cpu24.dcache.ReadReq_mshr_hits::cpu24.data        67961                       # number of ReadReq MSHR hits
system.cpu24.dcache.ReadReq_mshr_hits::total        67961                       # number of ReadReq MSHR hits
system.cpu24.dcache.WriteReq_mshr_hits::cpu24.data          527                       # number of WriteReq MSHR hits
system.cpu24.dcache.WriteReq_mshr_hits::total          527                       # number of WriteReq MSHR hits
system.cpu24.dcache.demand_mshr_hits::cpu24.data        68488                       # number of demand (read+write) MSHR hits
system.cpu24.dcache.demand_mshr_hits::total        68488                       # number of demand (read+write) MSHR hits
system.cpu24.dcache.overall_mshr_hits::cpu24.data        68488                       # number of overall MSHR hits
system.cpu24.dcache.overall_mshr_hits::total        68488                       # number of overall MSHR hits
system.cpu24.dcache.ReadReq_mshr_misses::cpu24.data        66219                       # number of ReadReq MSHR misses
system.cpu24.dcache.ReadReq_mshr_misses::total        66219                       # number of ReadReq MSHR misses
system.cpu24.dcache.WriteReq_mshr_misses::cpu24.data          519                       # number of WriteReq MSHR misses
system.cpu24.dcache.WriteReq_mshr_misses::total          519                       # number of WriteReq MSHR misses
system.cpu24.dcache.SoftPFReq_mshr_misses::cpu24.data            2                       # number of SoftPFReq MSHR misses
system.cpu24.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu24.dcache.LoadLockedReq_mshr_misses::cpu24.data           26                       # number of LoadLockedReq MSHR misses
system.cpu24.dcache.LoadLockedReq_mshr_misses::total           26                       # number of LoadLockedReq MSHR misses
system.cpu24.dcache.StoreCondReq_mshr_misses::cpu24.data           22                       # number of StoreCondReq MSHR misses
system.cpu24.dcache.StoreCondReq_mshr_misses::total           22                       # number of StoreCondReq MSHR misses
system.cpu24.dcache.demand_mshr_misses::cpu24.data        66738                       # number of demand (read+write) MSHR misses
system.cpu24.dcache.demand_mshr_misses::total        66738                       # number of demand (read+write) MSHR misses
system.cpu24.dcache.overall_mshr_misses::cpu24.data        66740                       # number of overall MSHR misses
system.cpu24.dcache.overall_mshr_misses::total        66740                       # number of overall MSHR misses
system.cpu24.dcache.ReadReq_mshr_miss_latency::cpu24.data   4588990856                       # number of ReadReq MSHR miss cycles
system.cpu24.dcache.ReadReq_mshr_miss_latency::total   4588990856                       # number of ReadReq MSHR miss cycles
system.cpu24.dcache.WriteReq_mshr_miss_latency::cpu24.data     52159883                       # number of WriteReq MSHR miss cycles
system.cpu24.dcache.WriteReq_mshr_miss_latency::total     52159883                       # number of WriteReq MSHR miss cycles
system.cpu24.dcache.SoftPFReq_mshr_miss_latency::cpu24.data         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu24.dcache.SoftPFReq_mshr_miss_latency::total         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu24.dcache.LoadLockedReq_mshr_miss_latency::cpu24.data       131226                       # number of LoadLockedReq MSHR miss cycles
system.cpu24.dcache.LoadLockedReq_mshr_miss_latency::total       131226                       # number of LoadLockedReq MSHR miss cycles
system.cpu24.dcache.StoreCondReq_mshr_miss_latency::cpu24.data        12500                       # number of StoreCondReq MSHR miss cycles
system.cpu24.dcache.StoreCondReq_mshr_miss_latency::total        12500                       # number of StoreCondReq MSHR miss cycles
system.cpu24.dcache.StoreCondFailReq_mshr_miss_latency::cpu24.data       189500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu24.dcache.StoreCondFailReq_mshr_miss_latency::total       189500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu24.dcache.demand_mshr_miss_latency::cpu24.data   4641150739                       # number of demand (read+write) MSHR miss cycles
system.cpu24.dcache.demand_mshr_miss_latency::total   4641150739                       # number of demand (read+write) MSHR miss cycles
system.cpu24.dcache.overall_mshr_miss_latency::cpu24.data   4641155739                       # number of overall MSHR miss cycles
system.cpu24.dcache.overall_mshr_miss_latency::total   4641155739                       # number of overall MSHR miss cycles
system.cpu24.dcache.ReadReq_mshr_miss_rate::cpu24.data     0.210388                       # mshr miss rate for ReadReq accesses
system.cpu24.dcache.ReadReq_mshr_miss_rate::total     0.210388                       # mshr miss rate for ReadReq accesses
system.cpu24.dcache.WriteReq_mshr_miss_rate::cpu24.data     0.058230                       # mshr miss rate for WriteReq accesses
system.cpu24.dcache.WriteReq_mshr_miss_rate::total     0.058230                       # mshr miss rate for WriteReq accesses
system.cpu24.dcache.SoftPFReq_mshr_miss_rate::cpu24.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu24.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu24.dcache.LoadLockedReq_mshr_miss_rate::cpu24.data     0.928571                       # mshr miss rate for LoadLockedReq accesses
system.cpu24.dcache.LoadLockedReq_mshr_miss_rate::total     0.928571                       # mshr miss rate for LoadLockedReq accesses
system.cpu24.dcache.StoreCondReq_mshr_miss_rate::cpu24.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu24.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu24.dcache.demand_mshr_miss_rate::cpu24.data     0.206198                       # mshr miss rate for demand accesses
system.cpu24.dcache.demand_mshr_miss_rate::total     0.206198                       # mshr miss rate for demand accesses
system.cpu24.dcache.overall_mshr_miss_rate::cpu24.data     0.206201                       # mshr miss rate for overall accesses
system.cpu24.dcache.overall_mshr_miss_rate::total     0.206201                       # mshr miss rate for overall accesses
system.cpu24.dcache.ReadReq_avg_mshr_miss_latency::cpu24.data 69300.213776                       # average ReadReq mshr miss latency
system.cpu24.dcache.ReadReq_avg_mshr_miss_latency::total 69300.213776                       # average ReadReq mshr miss latency
system.cpu24.dcache.WriteReq_avg_mshr_miss_latency::cpu24.data 100500.737958                       # average WriteReq mshr miss latency
system.cpu24.dcache.WriteReq_avg_mshr_miss_latency::total 100500.737958                       # average WriteReq mshr miss latency
system.cpu24.dcache.SoftPFReq_avg_mshr_miss_latency::cpu24.data         2500                       # average SoftPFReq mshr miss latency
system.cpu24.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu24.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu24.data  5047.153846                       # average LoadLockedReq mshr miss latency
system.cpu24.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5047.153846                       # average LoadLockedReq mshr miss latency
system.cpu24.dcache.StoreCondReq_avg_mshr_miss_latency::cpu24.data   568.181818                       # average StoreCondReq mshr miss latency
system.cpu24.dcache.StoreCondReq_avg_mshr_miss_latency::total   568.181818                       # average StoreCondReq mshr miss latency
system.cpu24.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu24.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu24.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu24.dcache.demand_avg_mshr_miss_latency::cpu24.data 69542.850235                       # average overall mshr miss latency
system.cpu24.dcache.demand_avg_mshr_miss_latency::total 69542.850235                       # average overall mshr miss latency
system.cpu24.dcache.overall_avg_mshr_miss_latency::cpu24.data 69540.841160                       # average overall mshr miss latency
system.cpu24.dcache.overall_avg_mshr_miss_latency::total 69540.841160                       # average overall mshr miss latency
system.cpu24.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu24.icache.tags.replacements               0                       # number of replacements
system.cpu24.icache.tags.tagsinuse          43.772666                       # Cycle average of tags in use
system.cpu24.icache.tags.total_refs            143195                       # Total number of references to valid blocks.
system.cpu24.icache.tags.sampled_refs              54                       # Sample count of references to valid blocks.
system.cpu24.icache.tags.avg_refs         2651.759259                       # Average number of references to valid blocks.
system.cpu24.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu24.icache.tags.occ_blocks::cpu24.inst    43.772666                       # Average occupied blocks per requestor
system.cpu24.icache.tags.occ_percent::cpu24.inst     0.085493                       # Average percentage of cache occupancy
system.cpu24.icache.tags.occ_percent::total     0.085493                       # Average percentage of cache occupancy
system.cpu24.icache.tags.occ_task_id_blocks::1024           54                       # Occupied blocks per task id
system.cpu24.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu24.icache.tags.age_task_id_blocks_1024::3           51                       # Occupied blocks per task id
system.cpu24.icache.tags.occ_task_id_percent::1024     0.105469                       # Percentage of cache occupancy per task id
system.cpu24.icache.tags.tag_accesses          286572                       # Number of tag accesses
system.cpu24.icache.tags.data_accesses         286572                       # Number of data accesses
system.cpu24.icache.ReadReq_hits::cpu24.inst       143195                       # number of ReadReq hits
system.cpu24.icache.ReadReq_hits::total        143195                       # number of ReadReq hits
system.cpu24.icache.demand_hits::cpu24.inst       143195                       # number of demand (read+write) hits
system.cpu24.icache.demand_hits::total         143195                       # number of demand (read+write) hits
system.cpu24.icache.overall_hits::cpu24.inst       143195                       # number of overall hits
system.cpu24.icache.overall_hits::total        143195                       # number of overall hits
system.cpu24.icache.ReadReq_misses::cpu24.inst           64                       # number of ReadReq misses
system.cpu24.icache.ReadReq_misses::total           64                       # number of ReadReq misses
system.cpu24.icache.demand_misses::cpu24.inst           64                       # number of demand (read+write) misses
system.cpu24.icache.demand_misses::total           64                       # number of demand (read+write) misses
system.cpu24.icache.overall_misses::cpu24.inst           64                       # number of overall misses
system.cpu24.icache.overall_misses::total           64                       # number of overall misses
system.cpu24.icache.ReadReq_miss_latency::cpu24.inst      2332468                       # number of ReadReq miss cycles
system.cpu24.icache.ReadReq_miss_latency::total      2332468                       # number of ReadReq miss cycles
system.cpu24.icache.demand_miss_latency::cpu24.inst      2332468                       # number of demand (read+write) miss cycles
system.cpu24.icache.demand_miss_latency::total      2332468                       # number of demand (read+write) miss cycles
system.cpu24.icache.overall_miss_latency::cpu24.inst      2332468                       # number of overall miss cycles
system.cpu24.icache.overall_miss_latency::total      2332468                       # number of overall miss cycles
system.cpu24.icache.ReadReq_accesses::cpu24.inst       143259                       # number of ReadReq accesses(hits+misses)
system.cpu24.icache.ReadReq_accesses::total       143259                       # number of ReadReq accesses(hits+misses)
system.cpu24.icache.demand_accesses::cpu24.inst       143259                       # number of demand (read+write) accesses
system.cpu24.icache.demand_accesses::total       143259                       # number of demand (read+write) accesses
system.cpu24.icache.overall_accesses::cpu24.inst       143259                       # number of overall (read+write) accesses
system.cpu24.icache.overall_accesses::total       143259                       # number of overall (read+write) accesses
system.cpu24.icache.ReadReq_miss_rate::cpu24.inst     0.000447                       # miss rate for ReadReq accesses
system.cpu24.icache.ReadReq_miss_rate::total     0.000447                       # miss rate for ReadReq accesses
system.cpu24.icache.demand_miss_rate::cpu24.inst     0.000447                       # miss rate for demand accesses
system.cpu24.icache.demand_miss_rate::total     0.000447                       # miss rate for demand accesses
system.cpu24.icache.overall_miss_rate::cpu24.inst     0.000447                       # miss rate for overall accesses
system.cpu24.icache.overall_miss_rate::total     0.000447                       # miss rate for overall accesses
system.cpu24.icache.ReadReq_avg_miss_latency::cpu24.inst 36444.812500                       # average ReadReq miss latency
system.cpu24.icache.ReadReq_avg_miss_latency::total 36444.812500                       # average ReadReq miss latency
system.cpu24.icache.demand_avg_miss_latency::cpu24.inst 36444.812500                       # average overall miss latency
system.cpu24.icache.demand_avg_miss_latency::total 36444.812500                       # average overall miss latency
system.cpu24.icache.overall_avg_miss_latency::cpu24.inst 36444.812500                       # average overall miss latency
system.cpu24.icache.overall_avg_miss_latency::total 36444.812500                       # average overall miss latency
system.cpu24.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu24.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu24.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu24.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu24.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu24.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu24.icache.fast_writes                     0                       # number of fast writes performed
system.cpu24.icache.cache_copies                    0                       # number of cache copies performed
system.cpu24.icache.ReadReq_mshr_hits::cpu24.inst           10                       # number of ReadReq MSHR hits
system.cpu24.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu24.icache.demand_mshr_hits::cpu24.inst           10                       # number of demand (read+write) MSHR hits
system.cpu24.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu24.icache.overall_mshr_hits::cpu24.inst           10                       # number of overall MSHR hits
system.cpu24.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu24.icache.ReadReq_mshr_misses::cpu24.inst           54                       # number of ReadReq MSHR misses
system.cpu24.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu24.icache.demand_mshr_misses::cpu24.inst           54                       # number of demand (read+write) MSHR misses
system.cpu24.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu24.icache.overall_mshr_misses::cpu24.inst           54                       # number of overall MSHR misses
system.cpu24.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu24.icache.ReadReq_mshr_miss_latency::cpu24.inst      2105021                       # number of ReadReq MSHR miss cycles
system.cpu24.icache.ReadReq_mshr_miss_latency::total      2105021                       # number of ReadReq MSHR miss cycles
system.cpu24.icache.demand_mshr_miss_latency::cpu24.inst      2105021                       # number of demand (read+write) MSHR miss cycles
system.cpu24.icache.demand_mshr_miss_latency::total      2105021                       # number of demand (read+write) MSHR miss cycles
system.cpu24.icache.overall_mshr_miss_latency::cpu24.inst      2105021                       # number of overall MSHR miss cycles
system.cpu24.icache.overall_mshr_miss_latency::total      2105021                       # number of overall MSHR miss cycles
system.cpu24.icache.ReadReq_mshr_miss_rate::cpu24.inst     0.000377                       # mshr miss rate for ReadReq accesses
system.cpu24.icache.ReadReq_mshr_miss_rate::total     0.000377                       # mshr miss rate for ReadReq accesses
system.cpu24.icache.demand_mshr_miss_rate::cpu24.inst     0.000377                       # mshr miss rate for demand accesses
system.cpu24.icache.demand_mshr_miss_rate::total     0.000377                       # mshr miss rate for demand accesses
system.cpu24.icache.overall_mshr_miss_rate::cpu24.inst     0.000377                       # mshr miss rate for overall accesses
system.cpu24.icache.overall_mshr_miss_rate::total     0.000377                       # mshr miss rate for overall accesses
system.cpu24.icache.ReadReq_avg_mshr_miss_latency::cpu24.inst 38981.870370                       # average ReadReq mshr miss latency
system.cpu24.icache.ReadReq_avg_mshr_miss_latency::total 38981.870370                       # average ReadReq mshr miss latency
system.cpu24.icache.demand_avg_mshr_miss_latency::cpu24.inst 38981.870370                       # average overall mshr miss latency
system.cpu24.icache.demand_avg_mshr_miss_latency::total 38981.870370                       # average overall mshr miss latency
system.cpu24.icache.overall_avg_mshr_miss_latency::cpu24.inst 38981.870370                       # average overall mshr miss latency
system.cpu24.icache.overall_avg_mshr_miss_latency::total 38981.870370                       # average overall mshr miss latency
system.cpu24.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu25.branchPred.lookups                167933                       # Number of BP lookups
system.cpu25.branchPred.condPredicted          164002                       # Number of conditional branches predicted
system.cpu25.branchPred.condIncorrect            1029                       # Number of conditional branches incorrect
system.cpu25.branchPred.BTBLookups             120263                       # Number of BTB lookups
system.cpu25.branchPred.BTBHits                119028                       # Number of BTB hits
system.cpu25.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu25.branchPred.BTBHitPct           98.973084                       # BTB Hit Percentage
system.cpu25.branchPred.usedRAS                  2078                       # Number of times the RAS was used to get a target.
system.cpu25.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu25.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu25.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu25.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu25.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu25.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu25.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu25.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu25.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu25.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu25.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu25.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu25.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu25.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu25.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu25.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu25.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu25.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu25.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu25.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu25.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu25.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu25.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu25.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu25.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu25.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu25.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu25.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu25.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu25.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu25.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu25.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu25.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu25.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu25.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu25.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu25.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu25.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu25.dtb.inst_hits                          0                       # ITB inst hits
system.cpu25.dtb.inst_misses                        0                       # ITB inst misses
system.cpu25.dtb.read_hits                          0                       # DTB read hits
system.cpu25.dtb.read_misses                        0                       # DTB read misses
system.cpu25.dtb.write_hits                         0                       # DTB write hits
system.cpu25.dtb.write_misses                       0                       # DTB write misses
system.cpu25.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu25.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu25.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu25.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu25.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu25.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu25.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu25.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu25.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu25.dtb.read_accesses                      0                       # DTB read accesses
system.cpu25.dtb.write_accesses                     0                       # DTB write accesses
system.cpu25.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu25.dtb.hits                               0                       # DTB hits
system.cpu25.dtb.misses                             0                       # DTB misses
system.cpu25.dtb.accesses                           0                       # DTB accesses
system.cpu25.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu25.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu25.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu25.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu25.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu25.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu25.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu25.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu25.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu25.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu25.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu25.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu25.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu25.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu25.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu25.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu25.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu25.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu25.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu25.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu25.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu25.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu25.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu25.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu25.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu25.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu25.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu25.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu25.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu25.itb.walker.walks                       0                       # Table walker walks requested
system.cpu25.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu25.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu25.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu25.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu25.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu25.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu25.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu25.itb.inst_hits                          0                       # ITB inst hits
system.cpu25.itb.inst_misses                        0                       # ITB inst misses
system.cpu25.itb.read_hits                          0                       # DTB read hits
system.cpu25.itb.read_misses                        0                       # DTB read misses
system.cpu25.itb.write_hits                         0                       # DTB write hits
system.cpu25.itb.write_misses                       0                       # DTB write misses
system.cpu25.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu25.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu25.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu25.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu25.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu25.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu25.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu25.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu25.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu25.itb.read_accesses                      0                       # DTB read accesses
system.cpu25.itb.write_accesses                     0                       # DTB write accesses
system.cpu25.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu25.itb.hits                               0                       # DTB hits
system.cpu25.itb.misses                             0                       # DTB misses
system.cpu25.itb.accesses                           0                       # DTB accesses
system.cpu25.numCycles                        2485655                       # number of cpu cycles simulated
system.cpu25.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu25.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu25.fetch.icacheStallCycles           145347                       # Number of cycles fetch is stalled on an Icache miss
system.cpu25.fetch.Insts                      1425625                       # Number of instructions fetch has processed
system.cpu25.fetch.Branches                    167933                       # Number of branches that fetch encountered
system.cpu25.fetch.predictedBranches           121106                       # Number of branches that fetch has predicted taken
system.cpu25.fetch.Cycles                     2336452                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu25.fetch.SquashCycles                  2883                       # Number of cycles fetch has spent squashing
system.cpu25.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu25.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu25.fetch.CacheLines                  143284                       # Number of cache lines fetched
system.cpu25.fetch.IcacheSquashes                  64                       # Number of outstanding Icache misses that were squashed
system.cpu25.fetch.rateDist::samples          2483247                       # Number of instructions fetched each cycle (Total)
system.cpu25.fetch.rateDist::mean            0.581367                       # Number of instructions fetched each cycle (Total)
system.cpu25.fetch.rateDist::stdev           1.861281                       # Number of instructions fetched each cycle (Total)
system.cpu25.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu25.fetch.rateDist::0                2221333     89.45%     89.45% # Number of instructions fetched each cycle (Total)
system.cpu25.fetch.rateDist::1                  26024      1.05%     90.50% # Number of instructions fetched each cycle (Total)
system.cpu25.fetch.rateDist::2                  19415      0.78%     91.28% # Number of instructions fetched each cycle (Total)
system.cpu25.fetch.rateDist::3                  19161      0.77%     92.05% # Number of instructions fetched each cycle (Total)
system.cpu25.fetch.rateDist::4                  19364      0.78%     92.83% # Number of instructions fetched each cycle (Total)
system.cpu25.fetch.rateDist::5                  18419      0.74%     93.58% # Number of instructions fetched each cycle (Total)
system.cpu25.fetch.rateDist::6                  26312      1.06%     94.64% # Number of instructions fetched each cycle (Total)
system.cpu25.fetch.rateDist::7                  71833      2.89%     97.53% # Number of instructions fetched each cycle (Total)
system.cpu25.fetch.rateDist::8                  61386      2.47%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu25.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu25.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu25.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu25.fetch.rateDist::total            2483247                       # Number of instructions fetched each cycle (Total)
system.cpu25.fetch.branchRate                0.067561                       # Number of branch fetches per cycle
system.cpu25.fetch.rate                      0.573541                       # Number of inst fetches per cycle
system.cpu25.decode.IdleCycles                  69209                       # Number of cycles decode is idle
system.cpu25.decode.BlockedCycles             2235233                       # Number of cycles decode is blocked
system.cpu25.decode.RunCycles                   26273                       # Number of cycles decode is running
system.cpu25.decode.UnblockCycles              151121                       # Number of cycles decode is unblocking
system.cpu25.decode.SquashCycles                 1411                       # Number of cycles decode is squashing
system.cpu25.decode.BranchResolved               1750                       # Number of times decode resolved a branch
system.cpu25.decode.BranchMispred                  31                       # Number of times decode detected a branch misprediction
system.cpu25.decode.DecodedInsts              1389699                       # Number of instructions handled by decode
system.cpu25.decode.SquashedInsts                 129                       # Number of squashed instructions handled by decode
system.cpu25.rename.SquashCycles                 1411                       # Number of cycles rename is squashing
system.cpu25.rename.IdleCycles                  95189                       # Number of cycles rename is idle
system.cpu25.rename.BlockCycles               1606877                       # Number of cycles rename is blocking
system.cpu25.rename.serializeStallCycles        18105                       # count of cycles rename stalled for serializing inst
system.cpu25.rename.RunCycles                  119398                       # Number of cycles rename is running
system.cpu25.rename.UnblockCycles              642267                       # Number of cycles rename is unblocking
system.cpu25.rename.RenamedInsts              1381722                       # Number of instructions processed by rename
system.cpu25.rename.ROBFullEvents                   9                       # Number of times rename has blocked due to ROB full
system.cpu25.rename.IQFullEvents               603655                       # Number of times rename has blocked due to IQ full
system.cpu25.rename.LQFullEvents                 3390                       # Number of times rename has blocked due to LQ full
system.cpu25.rename.RenamedOperands           2016974                       # Number of destination operands rename has renamed
system.cpu25.rename.RenameLookups             6784579                       # Number of register rename lookups that rename has made
system.cpu25.rename.int_rename_lookups        2176224                       # Number of integer rename lookups
system.cpu25.rename.CommittedMaps             1959517                       # Number of HB maps that are committed
system.cpu25.rename.UndoneMaps                  57446                       # Number of HB maps that are undone due to squashing
system.cpu25.rename.serializingInsts              435                       # count of serializing insts renamed
system.cpu25.rename.tempSerializingInsts          435                       # count of temporary serializing insts renamed
system.cpu25.rename.skidInsts                  910082                       # count of insts added to the skid buffer
system.cpu25.memDep0.insertedLoads             317211                       # Number of loads inserted to the mem dependence unit.
system.cpu25.memDep0.insertedStores              9303                       # Number of stores inserted to the mem dependence unit.
system.cpu25.memDep0.conflictingLoads            4750                       # Number of conflicting loads.
system.cpu25.memDep0.conflictingStores           4912                       # Number of conflicting stores.
system.cpu25.iq.iqInstsAdded                  1376662                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu25.iq.iqNonSpecInstsAdded               852                       # Number of non-speculative instructions added to the IQ
system.cpu25.iq.iqInstsIssued                 2356547                       # Number of instructions issued
system.cpu25.iq.iqSquashedInstsIssued            2170                       # Number of squashed instructions issued
system.cpu25.iq.iqSquashedInstsExamined         28240                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu25.iq.iqSquashedOperandsExamined        99546                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu25.iq.iqSquashedNonSpecRemoved           24                       # Number of squashed non-spec instructions that were removed
system.cpu25.iq.issued_per_cycle::samples      2483247                       # Number of insts issued each cycle
system.cpu25.iq.issued_per_cycle::mean       0.948978                       # Number of insts issued each cycle
system.cpu25.iq.issued_per_cycle::stdev      1.433295                       # Number of insts issued each cycle
system.cpu25.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu25.iq.issued_per_cycle::0           1464633     58.98%     58.98% # Number of insts issued each cycle
system.cpu25.iq.issued_per_cycle::1            468651     18.87%     77.85% # Number of insts issued each cycle
system.cpu25.iq.issued_per_cycle::2            126683      5.10%     82.95% # Number of insts issued each cycle
system.cpu25.iq.issued_per_cycle::3             58590      2.36%     85.31% # Number of insts issued each cycle
system.cpu25.iq.issued_per_cycle::4            364690     14.69%    100.00% # Number of insts issued each cycle
system.cpu25.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu25.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu25.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu25.iq.issued_per_cycle::total       2483247                       # Number of insts issued each cycle
system.cpu25.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu25.iq.fu_full::IntAlu                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu25.iq.fu_full::IntMult                    3    100.00%    100.00% # attempts to use FU when none available
system.cpu25.iq.fu_full::IntDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu25.iq.fu_full::FloatAdd                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu25.iq.fu_full::FloatCmp                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu25.iq.fu_full::FloatCvt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu25.iq.fu_full::FloatMult                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu25.iq.fu_full::FloatDiv                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu25.iq.fu_full::FloatSqrt                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdAddAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdAlu                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdMisc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdMultAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdShift                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdShiftAcc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdFloatAdd               0      0.00%    100.00% # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdFloatAlu               0      0.00%    100.00% # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdFloatCmp               0      0.00%    100.00% # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdFloatCvt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdFloatDiv               0      0.00%    100.00% # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdFloatMisc              0      0.00%    100.00% # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdFloatMult              0      0.00%    100.00% # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdFloatSqrt              0      0.00%    100.00% # attempts to use FU when none available
system.cpu25.iq.fu_full::MemRead                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu25.iq.fu_full::MemWrite                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu25.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu25.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu25.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu25.iq.FU_type_0::IntAlu              836801     35.51%     35.51% # Type of FU issued
system.cpu25.iq.FU_type_0::IntMult             196612      8.34%     43.85% # Type of FU issued
system.cpu25.iq.FU_type_0::IntDiv                   0      0.00%     43.85% # Type of FU issued
system.cpu25.iq.FU_type_0::FloatAdd                 0      0.00%     43.85% # Type of FU issued
system.cpu25.iq.FU_type_0::FloatCmp                 0      0.00%     43.85% # Type of FU issued
system.cpu25.iq.FU_type_0::FloatCvt                 0      0.00%     43.85% # Type of FU issued
system.cpu25.iq.FU_type_0::FloatMult                0      0.00%     43.85% # Type of FU issued
system.cpu25.iq.FU_type_0::FloatDiv                 0      0.00%     43.85% # Type of FU issued
system.cpu25.iq.FU_type_0::FloatSqrt                0      0.00%     43.85% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdAdd                  0      0.00%     43.85% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdAddAcc               0      0.00%     43.85% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdAlu                  0      0.00%     43.85% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdCmp                  0      0.00%     43.85% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdCvt                  0      0.00%     43.85% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdMisc                 0      0.00%     43.85% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdMult                 0      0.00%     43.85% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdMultAcc              0      0.00%     43.85% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdShift                0      0.00%     43.85% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdShiftAcc             0      0.00%     43.85% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdSqrt                 0      0.00%     43.85% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdFloatAdd             0      0.00%     43.85% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdFloatAlu             0      0.00%     43.85% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdFloatCmp             0      0.00%     43.85% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdFloatCvt             0      0.00%     43.85% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdFloatDiv             0      0.00%     43.85% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdFloatMisc            0      0.00%     43.85% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdFloatMult            0      0.00%     43.85% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     43.85% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdFloatSqrt            0      0.00%     43.85% # Type of FU issued
system.cpu25.iq.FU_type_0::MemRead            1314090     55.76%     99.62% # Type of FU issued
system.cpu25.iq.FU_type_0::MemWrite              9044      0.38%    100.00% # Type of FU issued
system.cpu25.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu25.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu25.iq.FU_type_0::total              2356547                       # Type of FU issued
system.cpu25.iq.rate                         0.948059                       # Inst issue rate
system.cpu25.iq.fu_busy_cnt                         3                       # FU busy when requested
system.cpu25.iq.fu_busy_rate                 0.000001                       # FU busy rate (busy events/executed inst)
system.cpu25.iq.int_inst_queue_reads          7198510                       # Number of integer instruction queue reads
system.cpu25.iq.int_inst_queue_writes         1405764                       # Number of integer instruction queue writes
system.cpu25.iq.int_inst_queue_wakeup_accesses      1356472                       # Number of integer instruction queue wakeup accesses
system.cpu25.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu25.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu25.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu25.iq.int_alu_accesses              2356550                       # Number of integer alu accesses
system.cpu25.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu25.iew.lsq.thread0.forwLoads             11                       # Number of loads that had data forwarded from stores
system.cpu25.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu25.iew.lsq.thread0.squashedLoads         3625                       # Number of loads squashed
system.cpu25.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu25.iew.lsq.thread0.memOrderViolation           10                       # Number of memory ordering violations
system.cpu25.iew.lsq.thread0.squashedStores          398                       # Number of stores squashed
system.cpu25.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu25.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu25.iew.lsq.thread0.rescheduledLoads          415                       # Number of loads that were rescheduled
system.cpu25.iew.lsq.thread0.cacheBlocked       999513                       # Number of times an access to memory failed due to the cache being blocked
system.cpu25.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu25.iew.iewSquashCycles                 1411                       # Number of cycles IEW is squashing
system.cpu25.iew.iewBlockCycles               1093340                       # Number of cycles IEW is blocking
system.cpu25.iew.iewUnblockCycles               65928                       # Number of cycles IEW is unblocking
system.cpu25.iew.iewDispatchedInsts           1377517                       # Number of instructions dispatched to IQ
system.cpu25.iew.iewDispSquashedInsts              86                       # Number of squashed instructions skipped by dispatch
system.cpu25.iew.iewDispLoadInsts              317211                       # Number of dispatched load instructions
system.cpu25.iew.iewDispStoreInsts               9303                       # Number of dispatched store instructions
system.cpu25.iew.iewDispNonSpecInsts              422                       # Number of dispatched non-speculative instructions
system.cpu25.iew.iewIQFullEvents                 2267                       # Number of times the IQ has become full, causing a stall
system.cpu25.iew.iewLSQFullEvents                 398                       # Number of times the LSQ has become full, causing a stall
system.cpu25.iew.memOrderViolationEvents           10                       # Number of memory order violations
system.cpu25.iew.predictedTakenIncorrect          929                       # Number of branches that were predicted taken incorrectly
system.cpu25.iew.predictedNotTakenIncorrect           74                       # Number of branches that were predicted not taken incorrectly
system.cpu25.iew.branchMispredicts               1003                       # Number of branch mispredicts detected at execute
system.cpu25.iew.iewExecutedInsts             2356065                       # Number of executed instructions
system.cpu25.iew.iewExecLoadInsts             1313694                       # Number of load instructions executed
system.cpu25.iew.iewExecSquashedInsts             478                       # Number of squashed instructions skipped in execute
system.cpu25.iew.exec_swp                           0                       # number of swp insts executed
system.cpu25.iew.exec_nop                           3                       # number of nop insts executed
system.cpu25.iew.exec_refs                    1322705                       # number of memory reference insts executed
system.cpu25.iew.exec_branches                 153089                       # Number of branches executed
system.cpu25.iew.exec_stores                     9011                       # Number of stores executed
system.cpu25.iew.exec_rate                   0.947865                       # Inst execution rate
system.cpu25.iew.wb_sent                      1356894                       # cumulative count of insts sent to commit
system.cpu25.iew.wb_count                     1356472                       # cumulative count of insts written-back
system.cpu25.iew.wb_producers                  940167                       # num instructions producing a value
system.cpu25.iew.wb_consumers                 1485145                       # num instructions consuming a value
system.cpu25.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu25.iew.wb_rate                     0.545720                       # insts written-back per cycle
system.cpu25.iew.wb_fanout                   0.633047                       # average fanout of values written-back
system.cpu25.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu25.commit.commitSquashedInsts         28178                       # The number of squashed insts skipped by commit
system.cpu25.commit.commitNonSpecStalls           828                       # The number of times commit has been forced to stall to communicate backwards
system.cpu25.commit.branchMispredicts             999                       # The number of times a branch was mispredicted
system.cpu25.commit.committed_per_cycle::samples      2478816                       # Number of insts commited each cycle
system.cpu25.commit.committed_per_cycle::mean     0.544322                       # Number of insts commited each cycle
system.cpu25.commit.committed_per_cycle::stdev     1.353088                       # Number of insts commited each cycle
system.cpu25.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu25.commit.committed_per_cycle::0      1927918     77.78%     77.78% # Number of insts commited each cycle
system.cpu25.commit.committed_per_cycle::1       238707      9.63%     87.41% # Number of insts commited each cycle
system.cpu25.commit.committed_per_cycle::2       132832      5.36%     92.76% # Number of insts commited each cycle
system.cpu25.commit.committed_per_cycle::3        69224      2.79%     95.56% # Number of insts commited each cycle
system.cpu25.commit.committed_per_cycle::4         1513      0.06%     95.62% # Number of insts commited each cycle
system.cpu25.commit.committed_per_cycle::5        78148      3.15%     98.77% # Number of insts commited each cycle
system.cpu25.commit.committed_per_cycle::6          886      0.04%     98.81% # Number of insts commited each cycle
system.cpu25.commit.committed_per_cycle::7         1581      0.06%     98.87% # Number of insts commited each cycle
system.cpu25.commit.committed_per_cycle::8        28007      1.13%    100.00% # Number of insts commited each cycle
system.cpu25.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu25.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu25.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu25.commit.committed_per_cycle::total      2478816                       # Number of insts commited each cycle
system.cpu25.commit.committedInsts            1336962                       # Number of instructions committed
system.cpu25.commit.committedOps              1349274                       # Number of ops (including micro ops) committed
system.cpu25.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu25.commit.refs                       322491                       # Number of memory references committed
system.cpu25.commit.loads                      313586                       # Number of loads committed
system.cpu25.commit.membars                       413                       # Number of memory barriers committed
system.cpu25.commit.branches                   151749                       # Number of branches committed
system.cpu25.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu25.commit.int_insts                 1199562                       # Number of committed integer instructions.
system.cpu25.commit.function_calls               1225                       # Number of function calls committed.
system.cpu25.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu25.commit.op_class_0::IntAlu         830172     61.53%     61.53% # Class of committed instruction
system.cpu25.commit.op_class_0::IntMult        196611     14.57%     76.10% # Class of committed instruction
system.cpu25.commit.op_class_0::IntDiv              0      0.00%     76.10% # Class of committed instruction
system.cpu25.commit.op_class_0::FloatAdd            0      0.00%     76.10% # Class of committed instruction
system.cpu25.commit.op_class_0::FloatCmp            0      0.00%     76.10% # Class of committed instruction
system.cpu25.commit.op_class_0::FloatCvt            0      0.00%     76.10% # Class of committed instruction
system.cpu25.commit.op_class_0::FloatMult            0      0.00%     76.10% # Class of committed instruction
system.cpu25.commit.op_class_0::FloatDiv            0      0.00%     76.10% # Class of committed instruction
system.cpu25.commit.op_class_0::FloatSqrt            0      0.00%     76.10% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdAdd             0      0.00%     76.10% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdAddAcc            0      0.00%     76.10% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdAlu             0      0.00%     76.10% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdCmp             0      0.00%     76.10% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdCvt             0      0.00%     76.10% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdMisc            0      0.00%     76.10% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdMult            0      0.00%     76.10% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdMultAcc            0      0.00%     76.10% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdShift            0      0.00%     76.10% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdShiftAcc            0      0.00%     76.10% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdSqrt            0      0.00%     76.10% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdFloatAdd            0      0.00%     76.10% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdFloatAlu            0      0.00%     76.10% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdFloatCmp            0      0.00%     76.10% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdFloatCvt            0      0.00%     76.10% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdFloatDiv            0      0.00%     76.10% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdFloatMisc            0      0.00%     76.10% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdFloatMult            0      0.00%     76.10% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.10% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.10% # Class of committed instruction
system.cpu25.commit.op_class_0::MemRead        313586     23.24%     99.34% # Class of committed instruction
system.cpu25.commit.op_class_0::MemWrite         8905      0.66%    100.00% # Class of committed instruction
system.cpu25.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu25.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu25.commit.op_class_0::total         1349274                       # Class of committed instruction
system.cpu25.commit.bw_lim_events               28007                       # number cycles where commit BW limit reached
system.cpu25.rob.rob_reads                    3823009                       # The number of ROB reads
system.cpu25.rob.rob_writes                   2759407                       # The number of ROB writes
system.cpu25.timesIdled                            24                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu25.idleCycles                          2408                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu25.quiesceCycles                     416105                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu25.committedInsts                   1336962                       # Number of Instructions Simulated
system.cpu25.committedOps                     1349274                       # Number of Ops (including micro ops) Simulated
system.cpu25.cpi                             1.859181                       # CPI: Cycles Per Instruction
system.cpu25.cpi_total                       1.859181                       # CPI: Total CPI of All Threads
system.cpu25.ipc                             0.537871                       # IPC: Instructions Per Cycle
system.cpu25.ipc_total                       0.537871                       # IPC: Total IPC of All Threads
system.cpu25.int_regfile_reads                3341065                       # number of integer regfile reads
system.cpu25.int_regfile_writes               1072801                       # number of integer regfile writes
system.cpu25.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu25.cc_regfile_reads                 8011788                       # number of cc regfile reads
system.cpu25.cc_regfile_writes                 900908                       # number of cc regfile writes
system.cpu25.misc_regfile_reads                347308                       # number of misc regfile reads
system.cpu25.misc_regfile_writes                   48                       # number of misc regfile writes
system.cpu25.dcache.tags.replacements           65711                       # number of replacements
system.cpu25.dcache.tags.tagsinuse         782.932157                       # Cycle average of tags in use
system.cpu25.dcache.tags.total_refs            188280                       # Total number of references to valid blocks.
system.cpu25.dcache.tags.sampled_refs           66733                       # Sample count of references to valid blocks.
system.cpu25.dcache.tags.avg_refs            2.821393                       # Average number of references to valid blocks.
system.cpu25.dcache.tags.warmup_cycle       486471500                       # Cycle when the warmup percentage was hit.
system.cpu25.dcache.tags.occ_blocks::cpu25.data   782.932157                       # Average occupied blocks per requestor
system.cpu25.dcache.tags.occ_percent::cpu25.data     0.764582                       # Average percentage of cache occupancy
system.cpu25.dcache.tags.occ_percent::total     0.764582                       # Average percentage of cache occupancy
system.cpu25.dcache.tags.occ_task_id_blocks::1024         1022                       # Occupied blocks per task id
system.cpu25.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu25.dcache.tags.age_task_id_blocks_1024::1          258                       # Occupied blocks per task id
system.cpu25.dcache.tags.age_task_id_blocks_1024::2          761                       # Occupied blocks per task id
system.cpu25.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu25.dcache.tags.tag_accesses          713729                       # Number of tag accesses
system.cpu25.dcache.tags.data_accesses         713729                       # Number of data accesses
system.cpu25.dcache.ReadReq_hits::cpu25.data       180428                       # number of ReadReq hits
system.cpu25.dcache.ReadReq_hits::total        180428                       # number of ReadReq hits
system.cpu25.dcache.WriteReq_hits::cpu25.data         7845                       # number of WriteReq hits
system.cpu25.dcache.WriteReq_hits::total         7845                       # number of WriteReq hits
system.cpu25.dcache.SoftPFReq_hits::cpu25.data            2                       # number of SoftPFReq hits
system.cpu25.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu25.dcache.LoadLockedReq_hits::cpu25.data            1                       # number of LoadLockedReq hits
system.cpu25.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu25.dcache.demand_hits::cpu25.data       188273                       # number of demand (read+write) hits
system.cpu25.dcache.demand_hits::total         188273                       # number of demand (read+write) hits
system.cpu25.dcache.overall_hits::cpu25.data       188275                       # number of overall hits
system.cpu25.dcache.overall_hits::total        188275                       # number of overall hits
system.cpu25.dcache.ReadReq_misses::cpu25.data       134148                       # number of ReadReq misses
system.cpu25.dcache.ReadReq_misses::total       134148                       # number of ReadReq misses
system.cpu25.dcache.WriteReq_misses::cpu25.data         1046                       # number of WriteReq misses
system.cpu25.dcache.WriteReq_misses::total         1046                       # number of WriteReq misses
system.cpu25.dcache.SoftPFReq_misses::cpu25.data            3                       # number of SoftPFReq misses
system.cpu25.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu25.dcache.LoadLockedReq_misses::cpu25.data           11                       # number of LoadLockedReq misses
system.cpu25.dcache.LoadLockedReq_misses::total           11                       # number of LoadLockedReq misses
system.cpu25.dcache.StoreCondReq_misses::cpu25.data            5                       # number of StoreCondReq misses
system.cpu25.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu25.dcache.demand_misses::cpu25.data       135194                       # number of demand (read+write) misses
system.cpu25.dcache.demand_misses::total       135194                       # number of demand (read+write) misses
system.cpu25.dcache.overall_misses::cpu25.data       135197                       # number of overall misses
system.cpu25.dcache.overall_misses::total       135197                       # number of overall misses
system.cpu25.dcache.ReadReq_miss_latency::cpu25.data   8340188355                       # number of ReadReq miss cycles
system.cpu25.dcache.ReadReq_miss_latency::total   8340188355                       # number of ReadReq miss cycles
system.cpu25.dcache.WriteReq_miss_latency::cpu25.data     98334387                       # number of WriteReq miss cycles
system.cpu25.dcache.WriteReq_miss_latency::total     98334387                       # number of WriteReq miss cycles
system.cpu25.dcache.LoadLockedReq_miss_latency::cpu25.data       155465                       # number of LoadLockedReq miss cycles
system.cpu25.dcache.LoadLockedReq_miss_latency::total       155465                       # number of LoadLockedReq miss cycles
system.cpu25.dcache.StoreCondReq_miss_latency::cpu25.data        12500                       # number of StoreCondReq miss cycles
system.cpu25.dcache.StoreCondReq_miss_latency::total        12500                       # number of StoreCondReq miss cycles
system.cpu25.dcache.StoreCondFailReq_miss_latency::cpu25.data        48500                       # number of StoreCondFailReq miss cycles
system.cpu25.dcache.StoreCondFailReq_miss_latency::total        48500                       # number of StoreCondFailReq miss cycles
system.cpu25.dcache.demand_miss_latency::cpu25.data   8438522742                       # number of demand (read+write) miss cycles
system.cpu25.dcache.demand_miss_latency::total   8438522742                       # number of demand (read+write) miss cycles
system.cpu25.dcache.overall_miss_latency::cpu25.data   8438522742                       # number of overall miss cycles
system.cpu25.dcache.overall_miss_latency::total   8438522742                       # number of overall miss cycles
system.cpu25.dcache.ReadReq_accesses::cpu25.data       314576                       # number of ReadReq accesses(hits+misses)
system.cpu25.dcache.ReadReq_accesses::total       314576                       # number of ReadReq accesses(hits+misses)
system.cpu25.dcache.WriteReq_accesses::cpu25.data         8891                       # number of WriteReq accesses(hits+misses)
system.cpu25.dcache.WriteReq_accesses::total         8891                       # number of WriteReq accesses(hits+misses)
system.cpu25.dcache.SoftPFReq_accesses::cpu25.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu25.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu25.dcache.LoadLockedReq_accesses::cpu25.data           12                       # number of LoadLockedReq accesses(hits+misses)
system.cpu25.dcache.LoadLockedReq_accesses::total           12                       # number of LoadLockedReq accesses(hits+misses)
system.cpu25.dcache.StoreCondReq_accesses::cpu25.data            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu25.dcache.StoreCondReq_accesses::total            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu25.dcache.demand_accesses::cpu25.data       323467                       # number of demand (read+write) accesses
system.cpu25.dcache.demand_accesses::total       323467                       # number of demand (read+write) accesses
system.cpu25.dcache.overall_accesses::cpu25.data       323472                       # number of overall (read+write) accesses
system.cpu25.dcache.overall_accesses::total       323472                       # number of overall (read+write) accesses
system.cpu25.dcache.ReadReq_miss_rate::cpu25.data     0.426441                       # miss rate for ReadReq accesses
system.cpu25.dcache.ReadReq_miss_rate::total     0.426441                       # miss rate for ReadReq accesses
system.cpu25.dcache.WriteReq_miss_rate::cpu25.data     0.117647                       # miss rate for WriteReq accesses
system.cpu25.dcache.WriteReq_miss_rate::total     0.117647                       # miss rate for WriteReq accesses
system.cpu25.dcache.SoftPFReq_miss_rate::cpu25.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu25.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu25.dcache.LoadLockedReq_miss_rate::cpu25.data     0.916667                       # miss rate for LoadLockedReq accesses
system.cpu25.dcache.LoadLockedReq_miss_rate::total     0.916667                       # miss rate for LoadLockedReq accesses
system.cpu25.dcache.StoreCondReq_miss_rate::cpu25.data            1                       # miss rate for StoreCondReq accesses
system.cpu25.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu25.dcache.demand_miss_rate::cpu25.data     0.417953                       # miss rate for demand accesses
system.cpu25.dcache.demand_miss_rate::total     0.417953                       # miss rate for demand accesses
system.cpu25.dcache.overall_miss_rate::cpu25.data     0.417956                       # miss rate for overall accesses
system.cpu25.dcache.overall_miss_rate::total     0.417956                       # miss rate for overall accesses
system.cpu25.dcache.ReadReq_avg_miss_latency::cpu25.data 62171.544525                       # average ReadReq miss latency
system.cpu25.dcache.ReadReq_avg_miss_latency::total 62171.544525                       # average ReadReq miss latency
system.cpu25.dcache.WriteReq_avg_miss_latency::cpu25.data 94009.930210                       # average WriteReq miss latency
system.cpu25.dcache.WriteReq_avg_miss_latency::total 94009.930210                       # average WriteReq miss latency
system.cpu25.dcache.LoadLockedReq_avg_miss_latency::cpu25.data 14133.181818                       # average LoadLockedReq miss latency
system.cpu25.dcache.LoadLockedReq_avg_miss_latency::total 14133.181818                       # average LoadLockedReq miss latency
system.cpu25.dcache.StoreCondReq_avg_miss_latency::cpu25.data         2500                       # average StoreCondReq miss latency
system.cpu25.dcache.StoreCondReq_avg_miss_latency::total         2500                       # average StoreCondReq miss latency
system.cpu25.dcache.StoreCondFailReq_avg_miss_latency::cpu25.data          inf                       # average StoreCondFailReq miss latency
system.cpu25.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu25.dcache.demand_avg_miss_latency::cpu25.data 62417.879063                       # average overall miss latency
system.cpu25.dcache.demand_avg_miss_latency::total 62417.879063                       # average overall miss latency
system.cpu25.dcache.overall_avg_miss_latency::cpu25.data 62416.494020                       # average overall miss latency
system.cpu25.dcache.overall_avg_miss_latency::total 62416.494020                       # average overall miss latency
system.cpu25.dcache.blocked_cycles::no_mshrs      2202435                       # number of cycles access was blocked
system.cpu25.dcache.blocked_cycles::no_targets          365                       # number of cycles access was blocked
system.cpu25.dcache.blocked::no_mshrs           66588                       # number of cycles access was blocked
system.cpu25.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu25.dcache.avg_blocked_cycles::no_mshrs    33.075554                       # average number of cycles each access was blocked
system.cpu25.dcache.avg_blocked_cycles::no_targets          365                       # average number of cycles each access was blocked
system.cpu25.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu25.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu25.dcache.writebacks::writebacks         2047                       # number of writebacks
system.cpu25.dcache.writebacks::total            2047                       # number of writebacks
system.cpu25.dcache.ReadReq_mshr_hits::cpu25.data        67930                       # number of ReadReq MSHR hits
system.cpu25.dcache.ReadReq_mshr_hits::total        67930                       # number of ReadReq MSHR hits
system.cpu25.dcache.WriteReq_mshr_hits::cpu25.data          527                       # number of WriteReq MSHR hits
system.cpu25.dcache.WriteReq_mshr_hits::total          527                       # number of WriteReq MSHR hits
system.cpu25.dcache.demand_mshr_hits::cpu25.data        68457                       # number of demand (read+write) MSHR hits
system.cpu25.dcache.demand_mshr_hits::total        68457                       # number of demand (read+write) MSHR hits
system.cpu25.dcache.overall_mshr_hits::cpu25.data        68457                       # number of overall MSHR hits
system.cpu25.dcache.overall_mshr_hits::total        68457                       # number of overall MSHR hits
system.cpu25.dcache.ReadReq_mshr_misses::cpu25.data        66218                       # number of ReadReq MSHR misses
system.cpu25.dcache.ReadReq_mshr_misses::total        66218                       # number of ReadReq MSHR misses
system.cpu25.dcache.WriteReq_mshr_misses::cpu25.data          519                       # number of WriteReq MSHR misses
system.cpu25.dcache.WriteReq_mshr_misses::total          519                       # number of WriteReq MSHR misses
system.cpu25.dcache.SoftPFReq_mshr_misses::cpu25.data            2                       # number of SoftPFReq MSHR misses
system.cpu25.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu25.dcache.LoadLockedReq_mshr_misses::cpu25.data           11                       # number of LoadLockedReq MSHR misses
system.cpu25.dcache.LoadLockedReq_mshr_misses::total           11                       # number of LoadLockedReq MSHR misses
system.cpu25.dcache.StoreCondReq_mshr_misses::cpu25.data            5                       # number of StoreCondReq MSHR misses
system.cpu25.dcache.StoreCondReq_mshr_misses::total            5                       # number of StoreCondReq MSHR misses
system.cpu25.dcache.demand_mshr_misses::cpu25.data        66737                       # number of demand (read+write) MSHR misses
system.cpu25.dcache.demand_mshr_misses::total        66737                       # number of demand (read+write) MSHR misses
system.cpu25.dcache.overall_mshr_misses::cpu25.data        66739                       # number of overall MSHR misses
system.cpu25.dcache.overall_mshr_misses::total        66739                       # number of overall MSHR misses
system.cpu25.dcache.ReadReq_mshr_miss_latency::cpu25.data   4591319334                       # number of ReadReq MSHR miss cycles
system.cpu25.dcache.ReadReq_mshr_miss_latency::total   4591319334                       # number of ReadReq MSHR miss cycles
system.cpu25.dcache.WriteReq_mshr_miss_latency::cpu25.data     51507388                       # number of WriteReq MSHR miss cycles
system.cpu25.dcache.WriteReq_mshr_miss_latency::total     51507388                       # number of WriteReq MSHR miss cycles
system.cpu25.dcache.SoftPFReq_mshr_miss_latency::cpu25.data         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu25.dcache.SoftPFReq_mshr_miss_latency::total         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu25.dcache.LoadLockedReq_mshr_miss_latency::cpu25.data       134035                       # number of LoadLockedReq MSHR miss cycles
system.cpu25.dcache.LoadLockedReq_mshr_miss_latency::total       134035                       # number of LoadLockedReq MSHR miss cycles
system.cpu25.dcache.StoreCondReq_mshr_miss_latency::cpu25.data         8000                       # number of StoreCondReq MSHR miss cycles
system.cpu25.dcache.StoreCondReq_mshr_miss_latency::total         8000                       # number of StoreCondReq MSHR miss cycles
system.cpu25.dcache.StoreCondFailReq_mshr_miss_latency::cpu25.data        45500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu25.dcache.StoreCondFailReq_mshr_miss_latency::total        45500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu25.dcache.demand_mshr_miss_latency::cpu25.data   4642826722                       # number of demand (read+write) MSHR miss cycles
system.cpu25.dcache.demand_mshr_miss_latency::total   4642826722                       # number of demand (read+write) MSHR miss cycles
system.cpu25.dcache.overall_mshr_miss_latency::cpu25.data   4642831722                       # number of overall MSHR miss cycles
system.cpu25.dcache.overall_mshr_miss_latency::total   4642831722                       # number of overall MSHR miss cycles
system.cpu25.dcache.ReadReq_mshr_miss_rate::cpu25.data     0.210499                       # mshr miss rate for ReadReq accesses
system.cpu25.dcache.ReadReq_mshr_miss_rate::total     0.210499                       # mshr miss rate for ReadReq accesses
system.cpu25.dcache.WriteReq_mshr_miss_rate::cpu25.data     0.058374                       # mshr miss rate for WriteReq accesses
system.cpu25.dcache.WriteReq_mshr_miss_rate::total     0.058374                       # mshr miss rate for WriteReq accesses
system.cpu25.dcache.SoftPFReq_mshr_miss_rate::cpu25.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu25.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu25.dcache.LoadLockedReq_mshr_miss_rate::cpu25.data     0.916667                       # mshr miss rate for LoadLockedReq accesses
system.cpu25.dcache.LoadLockedReq_mshr_miss_rate::total     0.916667                       # mshr miss rate for LoadLockedReq accesses
system.cpu25.dcache.StoreCondReq_mshr_miss_rate::cpu25.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu25.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu25.dcache.demand_mshr_miss_rate::cpu25.data     0.206318                       # mshr miss rate for demand accesses
system.cpu25.dcache.demand_mshr_miss_rate::total     0.206318                       # mshr miss rate for demand accesses
system.cpu25.dcache.overall_mshr_miss_rate::cpu25.data     0.206321                       # mshr miss rate for overall accesses
system.cpu25.dcache.overall_mshr_miss_rate::total     0.206321                       # mshr miss rate for overall accesses
system.cpu25.dcache.ReadReq_avg_mshr_miss_latency::cpu25.data 69336.424144                       # average ReadReq mshr miss latency
system.cpu25.dcache.ReadReq_avg_mshr_miss_latency::total 69336.424144                       # average ReadReq mshr miss latency
system.cpu25.dcache.WriteReq_avg_mshr_miss_latency::cpu25.data 99243.522158                       # average WriteReq mshr miss latency
system.cpu25.dcache.WriteReq_avg_mshr_miss_latency::total 99243.522158                       # average WriteReq mshr miss latency
system.cpu25.dcache.SoftPFReq_avg_mshr_miss_latency::cpu25.data         2500                       # average SoftPFReq mshr miss latency
system.cpu25.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu25.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu25.data        12185                       # average LoadLockedReq mshr miss latency
system.cpu25.dcache.LoadLockedReq_avg_mshr_miss_latency::total        12185                       # average LoadLockedReq mshr miss latency
system.cpu25.dcache.StoreCondReq_avg_mshr_miss_latency::cpu25.data         1600                       # average StoreCondReq mshr miss latency
system.cpu25.dcache.StoreCondReq_avg_mshr_miss_latency::total         1600                       # average StoreCondReq mshr miss latency
system.cpu25.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu25.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu25.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu25.dcache.demand_avg_mshr_miss_latency::cpu25.data 69569.005529                       # average overall mshr miss latency
system.cpu25.dcache.demand_avg_mshr_miss_latency::total 69569.005529                       # average overall mshr miss latency
system.cpu25.dcache.overall_avg_mshr_miss_latency::cpu25.data 69566.995640                       # average overall mshr miss latency
system.cpu25.dcache.overall_avg_mshr_miss_latency::total 69566.995640                       # average overall mshr miss latency
system.cpu25.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu25.icache.tags.replacements               0                       # number of replacements
system.cpu25.icache.tags.tagsinuse          43.846359                       # Cycle average of tags in use
system.cpu25.icache.tags.total_refs            143212                       # Total number of references to valid blocks.
system.cpu25.icache.tags.sampled_refs              57                       # Sample count of references to valid blocks.
system.cpu25.icache.tags.avg_refs         2512.491228                       # Average number of references to valid blocks.
system.cpu25.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu25.icache.tags.occ_blocks::cpu25.inst    43.846359                       # Average occupied blocks per requestor
system.cpu25.icache.tags.occ_percent::cpu25.inst     0.085637                       # Average percentage of cache occupancy
system.cpu25.icache.tags.occ_percent::total     0.085637                       # Average percentage of cache occupancy
system.cpu25.icache.tags.occ_task_id_blocks::1024           57                       # Occupied blocks per task id
system.cpu25.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu25.icache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu25.icache.tags.age_task_id_blocks_1024::3           51                       # Occupied blocks per task id
system.cpu25.icache.tags.occ_task_id_percent::1024     0.111328                       # Percentage of cache occupancy per task id
system.cpu25.icache.tags.tag_accesses          286625                       # Number of tag accesses
system.cpu25.icache.tags.data_accesses         286625                       # Number of data accesses
system.cpu25.icache.ReadReq_hits::cpu25.inst       143212                       # number of ReadReq hits
system.cpu25.icache.ReadReq_hits::total        143212                       # number of ReadReq hits
system.cpu25.icache.demand_hits::cpu25.inst       143212                       # number of demand (read+write) hits
system.cpu25.icache.demand_hits::total         143212                       # number of demand (read+write) hits
system.cpu25.icache.overall_hits::cpu25.inst       143212                       # number of overall hits
system.cpu25.icache.overall_hits::total        143212                       # number of overall hits
system.cpu25.icache.ReadReq_misses::cpu25.inst           72                       # number of ReadReq misses
system.cpu25.icache.ReadReq_misses::total           72                       # number of ReadReq misses
system.cpu25.icache.demand_misses::cpu25.inst           72                       # number of demand (read+write) misses
system.cpu25.icache.demand_misses::total           72                       # number of demand (read+write) misses
system.cpu25.icache.overall_misses::cpu25.inst           72                       # number of overall misses
system.cpu25.icache.overall_misses::total           72                       # number of overall misses
system.cpu25.icache.ReadReq_miss_latency::cpu25.inst      3237940                       # number of ReadReq miss cycles
system.cpu25.icache.ReadReq_miss_latency::total      3237940                       # number of ReadReq miss cycles
system.cpu25.icache.demand_miss_latency::cpu25.inst      3237940                       # number of demand (read+write) miss cycles
system.cpu25.icache.demand_miss_latency::total      3237940                       # number of demand (read+write) miss cycles
system.cpu25.icache.overall_miss_latency::cpu25.inst      3237940                       # number of overall miss cycles
system.cpu25.icache.overall_miss_latency::total      3237940                       # number of overall miss cycles
system.cpu25.icache.ReadReq_accesses::cpu25.inst       143284                       # number of ReadReq accesses(hits+misses)
system.cpu25.icache.ReadReq_accesses::total       143284                       # number of ReadReq accesses(hits+misses)
system.cpu25.icache.demand_accesses::cpu25.inst       143284                       # number of demand (read+write) accesses
system.cpu25.icache.demand_accesses::total       143284                       # number of demand (read+write) accesses
system.cpu25.icache.overall_accesses::cpu25.inst       143284                       # number of overall (read+write) accesses
system.cpu25.icache.overall_accesses::total       143284                       # number of overall (read+write) accesses
system.cpu25.icache.ReadReq_miss_rate::cpu25.inst     0.000502                       # miss rate for ReadReq accesses
system.cpu25.icache.ReadReq_miss_rate::total     0.000502                       # miss rate for ReadReq accesses
system.cpu25.icache.demand_miss_rate::cpu25.inst     0.000502                       # miss rate for demand accesses
system.cpu25.icache.demand_miss_rate::total     0.000502                       # miss rate for demand accesses
system.cpu25.icache.overall_miss_rate::cpu25.inst     0.000502                       # miss rate for overall accesses
system.cpu25.icache.overall_miss_rate::total     0.000502                       # miss rate for overall accesses
system.cpu25.icache.ReadReq_avg_miss_latency::cpu25.inst 44971.388889                       # average ReadReq miss latency
system.cpu25.icache.ReadReq_avg_miss_latency::total 44971.388889                       # average ReadReq miss latency
system.cpu25.icache.demand_avg_miss_latency::cpu25.inst 44971.388889                       # average overall miss latency
system.cpu25.icache.demand_avg_miss_latency::total 44971.388889                       # average overall miss latency
system.cpu25.icache.overall_avg_miss_latency::cpu25.inst 44971.388889                       # average overall miss latency
system.cpu25.icache.overall_avg_miss_latency::total 44971.388889                       # average overall miss latency
system.cpu25.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu25.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu25.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu25.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu25.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu25.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu25.icache.fast_writes                     0                       # number of fast writes performed
system.cpu25.icache.cache_copies                    0                       # number of cache copies performed
system.cpu25.icache.ReadReq_mshr_hits::cpu25.inst           15                       # number of ReadReq MSHR hits
system.cpu25.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu25.icache.demand_mshr_hits::cpu25.inst           15                       # number of demand (read+write) MSHR hits
system.cpu25.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu25.icache.overall_mshr_hits::cpu25.inst           15                       # number of overall MSHR hits
system.cpu25.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu25.icache.ReadReq_mshr_misses::cpu25.inst           57                       # number of ReadReq MSHR misses
system.cpu25.icache.ReadReq_mshr_misses::total           57                       # number of ReadReq MSHR misses
system.cpu25.icache.demand_mshr_misses::cpu25.inst           57                       # number of demand (read+write) MSHR misses
system.cpu25.icache.demand_mshr_misses::total           57                       # number of demand (read+write) MSHR misses
system.cpu25.icache.overall_mshr_misses::cpu25.inst           57                       # number of overall MSHR misses
system.cpu25.icache.overall_mshr_misses::total           57                       # number of overall MSHR misses
system.cpu25.icache.ReadReq_mshr_miss_latency::cpu25.inst      2484295                       # number of ReadReq MSHR miss cycles
system.cpu25.icache.ReadReq_mshr_miss_latency::total      2484295                       # number of ReadReq MSHR miss cycles
system.cpu25.icache.demand_mshr_miss_latency::cpu25.inst      2484295                       # number of demand (read+write) MSHR miss cycles
system.cpu25.icache.demand_mshr_miss_latency::total      2484295                       # number of demand (read+write) MSHR miss cycles
system.cpu25.icache.overall_mshr_miss_latency::cpu25.inst      2484295                       # number of overall MSHR miss cycles
system.cpu25.icache.overall_mshr_miss_latency::total      2484295                       # number of overall MSHR miss cycles
system.cpu25.icache.ReadReq_mshr_miss_rate::cpu25.inst     0.000398                       # mshr miss rate for ReadReq accesses
system.cpu25.icache.ReadReq_mshr_miss_rate::total     0.000398                       # mshr miss rate for ReadReq accesses
system.cpu25.icache.demand_mshr_miss_rate::cpu25.inst     0.000398                       # mshr miss rate for demand accesses
system.cpu25.icache.demand_mshr_miss_rate::total     0.000398                       # mshr miss rate for demand accesses
system.cpu25.icache.overall_mshr_miss_rate::cpu25.inst     0.000398                       # mshr miss rate for overall accesses
system.cpu25.icache.overall_mshr_miss_rate::total     0.000398                       # mshr miss rate for overall accesses
system.cpu25.icache.ReadReq_avg_mshr_miss_latency::cpu25.inst 43584.122807                       # average ReadReq mshr miss latency
system.cpu25.icache.ReadReq_avg_mshr_miss_latency::total 43584.122807                       # average ReadReq mshr miss latency
system.cpu25.icache.demand_avg_mshr_miss_latency::cpu25.inst 43584.122807                       # average overall mshr miss latency
system.cpu25.icache.demand_avg_mshr_miss_latency::total 43584.122807                       # average overall mshr miss latency
system.cpu25.icache.overall_avg_mshr_miss_latency::cpu25.inst 43584.122807                       # average overall mshr miss latency
system.cpu25.icache.overall_avg_mshr_miss_latency::total 43584.122807                       # average overall mshr miss latency
system.cpu25.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu26.branchPred.lookups                167170                       # Number of BP lookups
system.cpu26.branchPred.condPredicted          163272                       # Number of conditional branches predicted
system.cpu26.branchPred.condIncorrect            1025                       # Number of conditional branches incorrect
system.cpu26.branchPred.BTBLookups             119620                       # Number of BTB lookups
system.cpu26.branchPred.BTBHits                118638                       # Number of BTB hits
system.cpu26.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu26.branchPred.BTBHitPct           99.179067                       # BTB Hit Percentage
system.cpu26.branchPred.usedRAS                  2070                       # Number of times the RAS was used to get a target.
system.cpu26.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu26.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu26.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu26.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu26.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu26.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu26.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu26.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu26.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu26.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu26.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu26.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu26.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu26.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu26.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu26.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu26.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu26.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu26.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu26.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu26.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu26.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu26.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu26.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu26.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu26.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu26.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu26.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu26.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu26.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu26.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu26.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu26.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu26.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu26.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu26.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu26.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu26.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu26.dtb.inst_hits                          0                       # ITB inst hits
system.cpu26.dtb.inst_misses                        0                       # ITB inst misses
system.cpu26.dtb.read_hits                          0                       # DTB read hits
system.cpu26.dtb.read_misses                        0                       # DTB read misses
system.cpu26.dtb.write_hits                         0                       # DTB write hits
system.cpu26.dtb.write_misses                       0                       # DTB write misses
system.cpu26.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu26.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu26.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu26.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu26.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu26.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu26.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu26.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu26.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu26.dtb.read_accesses                      0                       # DTB read accesses
system.cpu26.dtb.write_accesses                     0                       # DTB write accesses
system.cpu26.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu26.dtb.hits                               0                       # DTB hits
system.cpu26.dtb.misses                             0                       # DTB misses
system.cpu26.dtb.accesses                           0                       # DTB accesses
system.cpu26.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu26.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu26.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu26.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu26.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu26.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu26.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu26.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu26.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu26.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu26.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu26.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu26.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu26.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu26.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu26.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu26.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu26.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu26.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu26.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu26.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu26.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu26.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu26.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu26.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu26.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu26.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu26.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu26.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu26.itb.walker.walks                       0                       # Table walker walks requested
system.cpu26.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu26.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu26.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu26.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu26.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu26.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu26.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu26.itb.inst_hits                          0                       # ITB inst hits
system.cpu26.itb.inst_misses                        0                       # ITB inst misses
system.cpu26.itb.read_hits                          0                       # DTB read hits
system.cpu26.itb.read_misses                        0                       # DTB read misses
system.cpu26.itb.write_hits                         0                       # DTB write hits
system.cpu26.itb.write_misses                       0                       # DTB write misses
system.cpu26.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu26.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu26.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu26.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu26.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu26.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu26.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu26.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu26.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu26.itb.read_accesses                      0                       # DTB read accesses
system.cpu26.itb.write_accesses                     0                       # DTB write accesses
system.cpu26.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu26.itb.hits                               0                       # DTB hits
system.cpu26.itb.misses                             0                       # DTB misses
system.cpu26.itb.accesses                           0                       # DTB accesses
system.cpu26.numCycles                        2485023                       # number of cpu cycles simulated
system.cpu26.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu26.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu26.fetch.icacheStallCycles           145010                       # Number of cycles fetch is stalled on an Icache miss
system.cpu26.fetch.Insts                      1422376                       # Number of instructions fetch has processed
system.cpu26.fetch.Branches                    167170                       # Number of branches that fetch encountered
system.cpu26.fetch.predictedBranches           120708                       # Number of branches that fetch has predicted taken
system.cpu26.fetch.Cycles                     2336076                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu26.fetch.SquashCycles                  2871                       # Number of cycles fetch has spent squashing
system.cpu26.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu26.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu26.fetch.CacheLines                  143221                       # Number of cache lines fetched
system.cpu26.fetch.IcacheSquashes                  66                       # Number of outstanding Icache misses that were squashed
system.cpu26.fetch.rateDist::samples          2482528                       # Number of instructions fetched each cycle (Total)
system.cpu26.fetch.rateDist::mean            0.580179                       # Number of instructions fetched each cycle (Total)
system.cpu26.fetch.rateDist::stdev           1.859056                       # Number of instructions fetched each cycle (Total)
system.cpu26.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu26.fetch.rateDist::0                2221018     89.47%     89.47% # Number of instructions fetched each cycle (Total)
system.cpu26.fetch.rateDist::1                  26043      1.05%     90.52% # Number of instructions fetched each cycle (Total)
system.cpu26.fetch.rateDist::2                  19443      0.78%     91.30% # Number of instructions fetched each cycle (Total)
system.cpu26.fetch.rateDist::3                  19138      0.77%     92.07% # Number of instructions fetched each cycle (Total)
system.cpu26.fetch.rateDist::4                  19376      0.78%     92.85% # Number of instructions fetched each cycle (Total)
system.cpu26.fetch.rateDist::5                  18392      0.74%     93.59% # Number of instructions fetched each cycle (Total)
system.cpu26.fetch.rateDist::6                  26330      1.06%     94.65% # Number of instructions fetched each cycle (Total)
system.cpu26.fetch.rateDist::7                  71781      2.89%     97.54% # Number of instructions fetched each cycle (Total)
system.cpu26.fetch.rateDist::8                  61007      2.46%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu26.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu26.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu26.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu26.fetch.rateDist::total            2482528                       # Number of instructions fetched each cycle (Total)
system.cpu26.fetch.branchRate                0.067271                       # Number of branch fetches per cycle
system.cpu26.fetch.rate                      0.572379                       # Number of inst fetches per cycle
system.cpu26.decode.IdleCycles                  69019                       # Number of cycles decode is idle
system.cpu26.decode.BlockedCycles             2235087                       # Number of cycles decode is blocked
system.cpu26.decode.RunCycles                   26078                       # Number of cycles decode is running
system.cpu26.decode.UnblockCycles              150938                       # Number of cycles decode is unblocking
system.cpu26.decode.SquashCycles                 1406                       # Number of cycles decode is squashing
system.cpu26.decode.BranchResolved               1741                       # Number of times decode resolved a branch
system.cpu26.decode.BranchMispred                  29                       # Number of times decode detected a branch misprediction
system.cpu26.decode.DecodedInsts              1386774                       # Number of instructions handled by decode
system.cpu26.decode.SquashedInsts                 120                       # Number of squashed instructions handled by decode
system.cpu26.rename.SquashCycles                 1406                       # Number of cycles rename is squashing
system.cpu26.rename.IdleCycles                  94938                       # Number of cycles rename is idle
system.cpu26.rename.BlockCycles               1607751                       # Number of cycles rename is blocking
system.cpu26.rename.serializeStallCycles        17225                       # count of cycles rename stalled for serializing inst
system.cpu26.rename.RunCycles                  119102                       # Number of cycles rename is running
system.cpu26.rename.UnblockCycles              642106                       # Number of cycles rename is unblocking
system.cpu26.rename.RenamedInsts              1378864                       # Number of instructions processed by rename
system.cpu26.rename.ROBFullEvents                   9                       # Number of times rename has blocked due to ROB full
system.cpu26.rename.IQFullEvents               603738                       # Number of times rename has blocked due to IQ full
system.cpu26.rename.LQFullEvents                 3031                       # Number of times rename has blocked due to LQ full
system.cpu26.rename.RenamedOperands           2011820                       # Number of destination operands rename has renamed
system.cpu26.rename.RenameLookups             6770733                       # Number of register rename lookups that rename has made
system.cpu26.rename.int_rename_lookups        2172334                       # Number of integer rename lookups
system.cpu26.rename.CommittedMaps             1954547                       # Number of HB maps that are committed
system.cpu26.rename.UndoneMaps                  57269                       # Number of HB maps that are undone due to squashing
system.cpu26.rename.serializingInsts              429                       # count of serializing insts renamed
system.cpu26.rename.tempSerializingInsts          428                       # count of temporary serializing insts renamed
system.cpu26.rename.skidInsts                  909189                       # count of insts added to the skid buffer
system.cpu26.memDep0.insertedLoads             316865                       # Number of loads inserted to the mem dependence unit.
system.cpu26.memDep0.insertedStores              9258                       # Number of stores inserted to the mem dependence unit.
system.cpu26.memDep0.conflictingLoads            4763                       # Number of conflicting loads.
system.cpu26.memDep0.conflictingStores           4899                       # Number of conflicting stores.
system.cpu26.iq.iqInstsAdded                  1373867                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu26.iq.iqNonSpecInstsAdded               843                       # Number of non-speculative instructions added to the IQ
system.cpu26.iq.iqInstsIssued                 2353954                       # Number of instructions issued
system.cpu26.iq.iqSquashedInstsIssued            2161                       # Number of squashed instructions issued
system.cpu26.iq.iqSquashedInstsExamined         28199                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu26.iq.iqSquashedOperandsExamined        99010                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu26.iq.iqSquashedNonSpecRemoved           24                       # Number of squashed non-spec instructions that were removed
system.cpu26.iq.issued_per_cycle::samples      2482528                       # Number of insts issued each cycle
system.cpu26.iq.issued_per_cycle::mean       0.948208                       # Number of insts issued each cycle
system.cpu26.iq.issued_per_cycle::stdev      1.432689                       # Number of insts issued each cycle
system.cpu26.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu26.iq.issued_per_cycle::0           1464514     58.99%     58.99% # Number of insts issued each cycle
system.cpu26.iq.issued_per_cycle::1            468783     18.88%     77.88% # Number of insts issued each cycle
system.cpu26.iq.issued_per_cycle::2            126730      5.10%     82.98% # Number of insts issued each cycle
system.cpu26.iq.issued_per_cycle::3             58293      2.35%     85.33% # Number of insts issued each cycle
system.cpu26.iq.issued_per_cycle::4            364208     14.67%    100.00% # Number of insts issued each cycle
system.cpu26.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu26.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu26.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu26.iq.issued_per_cycle::total       2482528                       # Number of insts issued each cycle
system.cpu26.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu26.iq.fu_full::IntAlu                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu26.iq.fu_full::IntMult                    1    100.00%    100.00% # attempts to use FU when none available
system.cpu26.iq.fu_full::IntDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu26.iq.fu_full::FloatAdd                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu26.iq.fu_full::FloatCmp                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu26.iq.fu_full::FloatCvt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu26.iq.fu_full::FloatMult                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu26.iq.fu_full::FloatDiv                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu26.iq.fu_full::FloatSqrt                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdAddAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdAlu                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdMisc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdMultAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdShift                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdShiftAcc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdFloatAdd               0      0.00%    100.00% # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdFloatAlu               0      0.00%    100.00% # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdFloatCmp               0      0.00%    100.00% # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdFloatCvt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdFloatDiv               0      0.00%    100.00% # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdFloatMisc              0      0.00%    100.00% # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdFloatMult              0      0.00%    100.00% # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdFloatSqrt              0      0.00%    100.00% # attempts to use FU when none available
system.cpu26.iq.fu_full::MemRead                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu26.iq.fu_full::MemWrite                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu26.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu26.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu26.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu26.iq.FU_type_0::IntAlu              834513     35.45%     35.45% # Type of FU issued
system.cpu26.iq.FU_type_0::IntMult             196612      8.35%     43.80% # Type of FU issued
system.cpu26.iq.FU_type_0::IntDiv                   0      0.00%     43.80% # Type of FU issued
system.cpu26.iq.FU_type_0::FloatAdd                 0      0.00%     43.80% # Type of FU issued
system.cpu26.iq.FU_type_0::FloatCmp                 0      0.00%     43.80% # Type of FU issued
system.cpu26.iq.FU_type_0::FloatCvt                 0      0.00%     43.80% # Type of FU issued
system.cpu26.iq.FU_type_0::FloatMult                0      0.00%     43.80% # Type of FU issued
system.cpu26.iq.FU_type_0::FloatDiv                 0      0.00%     43.80% # Type of FU issued
system.cpu26.iq.FU_type_0::FloatSqrt                0      0.00%     43.80% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdAdd                  0      0.00%     43.80% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdAddAcc               0      0.00%     43.80% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdAlu                  0      0.00%     43.80% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdCmp                  0      0.00%     43.80% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdCvt                  0      0.00%     43.80% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdMisc                 0      0.00%     43.80% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdMult                 0      0.00%     43.80% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdMultAcc              0      0.00%     43.80% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdShift                0      0.00%     43.80% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdShiftAcc             0      0.00%     43.80% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdSqrt                 0      0.00%     43.80% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdFloatAdd             0      0.00%     43.80% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdFloatAlu             0      0.00%     43.80% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdFloatCmp             0      0.00%     43.80% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdFloatCvt             0      0.00%     43.80% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdFloatDiv             0      0.00%     43.80% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdFloatMisc            0      0.00%     43.80% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdFloatMult            0      0.00%     43.80% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     43.80% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdFloatSqrt            0      0.00%     43.80% # Type of FU issued
system.cpu26.iq.FU_type_0::MemRead            1313839     55.81%     99.62% # Type of FU issued
system.cpu26.iq.FU_type_0::MemWrite              8990      0.38%    100.00% # Type of FU issued
system.cpu26.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu26.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu26.iq.FU_type_0::total              2353954                       # Type of FU issued
system.cpu26.iq.rate                         0.947256                       # Inst issue rate
system.cpu26.iq.fu_busy_cnt                         1                       # FU busy when requested
system.cpu26.iq.fu_busy_rate                 0.000000                       # FU busy rate (busy events/executed inst)
system.cpu26.iq.int_inst_queue_reads          7192594                       # Number of integer instruction queue reads
system.cpu26.iq.int_inst_queue_writes         1402923                       # Number of integer instruction queue writes
system.cpu26.iq.int_inst_queue_wakeup_accesses      1353777                       # Number of integer instruction queue wakeup accesses
system.cpu26.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu26.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu26.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu26.iq.int_alu_accesses              2353955                       # Number of integer alu accesses
system.cpu26.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu26.iew.lsq.thread0.forwLoads             11                       # Number of loads that had data forwarded from stores
system.cpu26.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu26.iew.lsq.thread0.squashedLoads         3651                       # Number of loads squashed
system.cpu26.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu26.iew.lsq.thread0.memOrderViolation           14                       # Number of memory ordering violations
system.cpu26.iew.lsq.thread0.squashedStores          406                       # Number of stores squashed
system.cpu26.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu26.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu26.iew.lsq.thread0.rescheduledLoads          414                       # Number of loads that were rescheduled
system.cpu26.iew.lsq.thread0.cacheBlocked       999620                       # Number of times an access to memory failed due to the cache being blocked
system.cpu26.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu26.iew.iewSquashCycles                 1406                       # Number of cycles IEW is squashing
system.cpu26.iew.iewBlockCycles               1094458                       # Number of cycles IEW is blocking
system.cpu26.iew.iewUnblockCycles               65737                       # Number of cycles IEW is unblocking
system.cpu26.iew.iewDispatchedInsts           1374713                       # Number of instructions dispatched to IQ
system.cpu26.iew.iewDispSquashedInsts              61                       # Number of squashed instructions skipped by dispatch
system.cpu26.iew.iewDispLoadInsts              316865                       # Number of dispatched load instructions
system.cpu26.iew.iewDispStoreInsts               9258                       # Number of dispatched store instructions
system.cpu26.iew.iewDispNonSpecInsts              415                       # Number of dispatched non-speculative instructions
system.cpu26.iew.iewIQFullEvents                 2260                       # Number of times the IQ has become full, causing a stall
system.cpu26.iew.iewLSQFullEvents                 180                       # Number of times the LSQ has become full, causing a stall
system.cpu26.iew.memOrderViolationEvents           14                       # Number of memory order violations
system.cpu26.iew.predictedTakenIncorrect          928                       # Number of branches that were predicted taken incorrectly
system.cpu26.iew.predictedNotTakenIncorrect           75                       # Number of branches that were predicted not taken incorrectly
system.cpu26.iew.branchMispredicts               1003                       # Number of branch mispredicts detected at execute
system.cpu26.iew.iewExecutedInsts             2353475                       # Number of executed instructions
system.cpu26.iew.iewExecLoadInsts             1313447                       # Number of load instructions executed
system.cpu26.iew.iewExecSquashedInsts             475                       # Number of squashed instructions skipped in execute
system.cpu26.iew.exec_swp                           0                       # number of swp insts executed
system.cpu26.iew.exec_nop                           3                       # number of nop insts executed
system.cpu26.iew.exec_refs                    1322403                       # number of memory reference insts executed
system.cpu26.iew.exec_branches                 152443                       # Number of branches executed
system.cpu26.iew.exec_stores                     8956                       # Number of stores executed
system.cpu26.iew.exec_rate                   0.947064                       # Inst execution rate
system.cpu26.iew.wb_sent                      1354196                       # cumulative count of insts sent to commit
system.cpu26.iew.wb_count                     1353777                       # cumulative count of insts written-back
system.cpu26.iew.wb_producers                  938169                       # num instructions producing a value
system.cpu26.iew.wb_consumers                 1481074                       # num instructions consuming a value
system.cpu26.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu26.iew.wb_rate                     0.544774                       # insts written-back per cycle
system.cpu26.iew.wb_fanout                   0.633438                       # average fanout of values written-back
system.cpu26.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu26.commit.commitSquashedInsts         28135                       # The number of squashed insts skipped by commit
system.cpu26.commit.commitNonSpecStalls           819                       # The number of times commit has been forced to stall to communicate backwards
system.cpu26.commit.branchMispredicts             996                       # The number of times a branch was mispredicted
system.cpu26.commit.committed_per_cycle::samples      2478107                       # Number of insts commited each cycle
system.cpu26.commit.committed_per_cycle::mean     0.543363                       # Number of insts commited each cycle
system.cpu26.commit.committed_per_cycle::stdev     1.351133                       # Number of insts commited each cycle
system.cpu26.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu26.commit.committed_per_cycle::0      1927804     77.79%     77.79% # Number of insts commited each cycle
system.cpu26.commit.committed_per_cycle::1       238556      9.63%     87.42% # Number of insts commited each cycle
system.cpu26.commit.committed_per_cycle::2       132840      5.36%     92.78% # Number of insts commited each cycle
system.cpu26.commit.committed_per_cycle::3        69131      2.79%     95.57% # Number of insts commited each cycle
system.cpu26.commit.committed_per_cycle::4         1497      0.06%     95.63% # Number of insts commited each cycle
system.cpu26.commit.committed_per_cycle::5        77993      3.15%     98.78% # Number of insts commited each cycle
system.cpu26.commit.committed_per_cycle::6          893      0.04%     98.81% # Number of insts commited each cycle
system.cpu26.commit.committed_per_cycle::7         1573      0.06%     98.88% # Number of insts commited each cycle
system.cpu26.commit.committed_per_cycle::8        27820      1.12%    100.00% # Number of insts commited each cycle
system.cpu26.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu26.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu26.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu26.commit.committed_per_cycle::total      2478107                       # Number of insts commited each cycle
system.cpu26.commit.committedInsts            1334277                       # Number of instructions committed
system.cpu26.commit.committedOps              1346511                       # Number of ops (including micro ops) committed
system.cpu26.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu26.commit.refs                       322066                       # Number of memory references committed
system.cpu26.commit.loads                      313214                       # Number of loads committed
system.cpu26.commit.membars                       411                       # Number of memory barriers committed
system.cpu26.commit.branches                   151087                       # Number of branches committed
system.cpu26.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu26.commit.int_insts                 1197447                       # Number of committed integer instructions.
system.cpu26.commit.function_calls               1217                       # Number of function calls committed.
system.cpu26.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu26.commit.op_class_0::IntAlu         827834     61.48%     61.48% # Class of committed instruction
system.cpu26.commit.op_class_0::IntMult        196611     14.60%     76.08% # Class of committed instruction
system.cpu26.commit.op_class_0::IntDiv              0      0.00%     76.08% # Class of committed instruction
system.cpu26.commit.op_class_0::FloatAdd            0      0.00%     76.08% # Class of committed instruction
system.cpu26.commit.op_class_0::FloatCmp            0      0.00%     76.08% # Class of committed instruction
system.cpu26.commit.op_class_0::FloatCvt            0      0.00%     76.08% # Class of committed instruction
system.cpu26.commit.op_class_0::FloatMult            0      0.00%     76.08% # Class of committed instruction
system.cpu26.commit.op_class_0::FloatDiv            0      0.00%     76.08% # Class of committed instruction
system.cpu26.commit.op_class_0::FloatSqrt            0      0.00%     76.08% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdAdd             0      0.00%     76.08% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdAddAcc            0      0.00%     76.08% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdAlu             0      0.00%     76.08% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdCmp             0      0.00%     76.08% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdCvt             0      0.00%     76.08% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdMisc            0      0.00%     76.08% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdMult            0      0.00%     76.08% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdMultAcc            0      0.00%     76.08% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdShift            0      0.00%     76.08% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdShiftAcc            0      0.00%     76.08% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdSqrt            0      0.00%     76.08% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdFloatAdd            0      0.00%     76.08% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdFloatAlu            0      0.00%     76.08% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdFloatCmp            0      0.00%     76.08% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdFloatCvt            0      0.00%     76.08% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdFloatDiv            0      0.00%     76.08% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdFloatMisc            0      0.00%     76.08% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdFloatMult            0      0.00%     76.08% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.08% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.08% # Class of committed instruction
system.cpu26.commit.op_class_0::MemRead        313214     23.26%     99.34% # Class of committed instruction
system.cpu26.commit.op_class_0::MemWrite         8852      0.66%    100.00% # Class of committed instruction
system.cpu26.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu26.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu26.commit.op_class_0::total         1346511                       # Class of committed instruction
system.cpu26.commit.bw_lim_events               27820                       # number cycles where commit BW limit reached
system.cpu26.rob.rob_reads                    3819720                       # The number of ROB reads
system.cpu26.rob.rob_writes                   2753784                       # The number of ROB writes
system.cpu26.timesIdled                            23                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu26.idleCycles                          2495                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu26.quiesceCycles                     416737                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu26.committedInsts                   1334277                       # Number of Instructions Simulated
system.cpu26.committedOps                     1346511                       # Number of Ops (including micro ops) Simulated
system.cpu26.cpi                             1.862449                       # CPI: Cycles Per Instruction
system.cpu26.cpi_total                       1.862449                       # CPI: Total CPI of All Threads
system.cpu26.ipc                             0.536927                       # IPC: Instructions Per Cycle
system.cpu26.ipc_total                       0.536927                       # IPC: Total IPC of All Threads
system.cpu26.int_regfile_reads                3337605                       # number of integer regfile reads
system.cpu26.int_regfile_writes               1071716                       # number of integer regfile writes
system.cpu26.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu26.cc_regfile_reads                 8002938                       # number of cc regfile reads
system.cpu26.cc_regfile_writes                 897130                       # number of cc regfile writes
system.cpu26.misc_regfile_reads                346881                       # number of misc regfile reads
system.cpu26.misc_regfile_writes                   30                       # number of misc regfile writes
system.cpu26.dcache.tags.replacements           65712                       # number of replacements
system.cpu26.dcache.tags.tagsinuse         783.117830                       # Cycle average of tags in use
system.cpu26.dcache.tags.total_refs            187823                       # Total number of references to valid blocks.
system.cpu26.dcache.tags.sampled_refs           66734                       # Sample count of references to valid blocks.
system.cpu26.dcache.tags.avg_refs            2.814502                       # Average number of references to valid blocks.
system.cpu26.dcache.tags.warmup_cycle       486145500                       # Cycle when the warmup percentage was hit.
system.cpu26.dcache.tags.occ_blocks::cpu26.data   783.117830                       # Average occupied blocks per requestor
system.cpu26.dcache.tags.occ_percent::cpu26.data     0.764764                       # Average percentage of cache occupancy
system.cpu26.dcache.tags.occ_percent::total     0.764764                       # Average percentage of cache occupancy
system.cpu26.dcache.tags.occ_task_id_blocks::1024         1022                       # Occupied blocks per task id
system.cpu26.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu26.dcache.tags.age_task_id_blocks_1024::1          258                       # Occupied blocks per task id
system.cpu26.dcache.tags.age_task_id_blocks_1024::2          761                       # Occupied blocks per task id
system.cpu26.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu26.dcache.tags.tag_accesses          712918                       # Number of tag accesses
system.cpu26.dcache.tags.data_accesses         712918                       # Number of data accesses
system.cpu26.dcache.ReadReq_hits::cpu26.data       180020                       # number of ReadReq hits
system.cpu26.dcache.ReadReq_hits::total        180020                       # number of ReadReq hits
system.cpu26.dcache.WriteReq_hits::cpu26.data         7796                       # number of WriteReq hits
system.cpu26.dcache.WriteReq_hits::total         7796                       # number of WriteReq hits
system.cpu26.dcache.SoftPFReq_hits::cpu26.data            2                       # number of SoftPFReq hits
system.cpu26.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu26.dcache.LoadLockedReq_hits::cpu26.data            2                       # number of LoadLockedReq hits
system.cpu26.dcache.LoadLockedReq_hits::total            2                       # number of LoadLockedReq hits
system.cpu26.dcache.demand_hits::cpu26.data       187816                       # number of demand (read+write) hits
system.cpu26.dcache.demand_hits::total         187816                       # number of demand (read+write) hits
system.cpu26.dcache.overall_hits::cpu26.data       187818                       # number of overall hits
system.cpu26.dcache.overall_hits::total        187818                       # number of overall hits
system.cpu26.dcache.ReadReq_misses::cpu26.data       134204                       # number of ReadReq misses
system.cpu26.dcache.ReadReq_misses::total       134204                       # number of ReadReq misses
system.cpu26.dcache.WriteReq_misses::cpu26.data         1046                       # number of WriteReq misses
system.cpu26.dcache.WriteReq_misses::total         1046                       # number of WriteReq misses
system.cpu26.dcache.SoftPFReq_misses::cpu26.data            3                       # number of SoftPFReq misses
system.cpu26.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu26.dcache.LoadLockedReq_misses::cpu26.data            6                       # number of LoadLockedReq misses
system.cpu26.dcache.LoadLockedReq_misses::total            6                       # number of LoadLockedReq misses
system.cpu26.dcache.StoreCondReq_misses::cpu26.data            6                       # number of StoreCondReq misses
system.cpu26.dcache.StoreCondReq_misses::total            6                       # number of StoreCondReq misses
system.cpu26.dcache.demand_misses::cpu26.data       135250                       # number of demand (read+write) misses
system.cpu26.dcache.demand_misses::total       135250                       # number of demand (read+write) misses
system.cpu26.dcache.overall_misses::cpu26.data       135253                       # number of overall misses
system.cpu26.dcache.overall_misses::total       135253                       # number of overall misses
system.cpu26.dcache.ReadReq_miss_latency::cpu26.data   8344671940                       # number of ReadReq miss cycles
system.cpu26.dcache.ReadReq_miss_latency::total   8344671940                       # number of ReadReq miss cycles
system.cpu26.dcache.WriteReq_miss_latency::cpu26.data     95966893                       # number of WriteReq miss cycles
system.cpu26.dcache.WriteReq_miss_latency::total     95966893                       # number of WriteReq miss cycles
system.cpu26.dcache.LoadLockedReq_miss_latency::cpu26.data        65971                       # number of LoadLockedReq miss cycles
system.cpu26.dcache.LoadLockedReq_miss_latency::total        65971                       # number of LoadLockedReq miss cycles
system.cpu26.dcache.StoreCondReq_miss_latency::cpu26.data        45000                       # number of StoreCondReq miss cycles
system.cpu26.dcache.StoreCondReq_miss_latency::total        45000                       # number of StoreCondReq miss cycles
system.cpu26.dcache.StoreCondFailReq_miss_latency::cpu26.data        18500                       # number of StoreCondFailReq miss cycles
system.cpu26.dcache.StoreCondFailReq_miss_latency::total        18500                       # number of StoreCondFailReq miss cycles
system.cpu26.dcache.demand_miss_latency::cpu26.data   8440638833                       # number of demand (read+write) miss cycles
system.cpu26.dcache.demand_miss_latency::total   8440638833                       # number of demand (read+write) miss cycles
system.cpu26.dcache.overall_miss_latency::cpu26.data   8440638833                       # number of overall miss cycles
system.cpu26.dcache.overall_miss_latency::total   8440638833                       # number of overall miss cycles
system.cpu26.dcache.ReadReq_accesses::cpu26.data       314224                       # number of ReadReq accesses(hits+misses)
system.cpu26.dcache.ReadReq_accesses::total       314224                       # number of ReadReq accesses(hits+misses)
system.cpu26.dcache.WriteReq_accesses::cpu26.data         8842                       # number of WriteReq accesses(hits+misses)
system.cpu26.dcache.WriteReq_accesses::total         8842                       # number of WriteReq accesses(hits+misses)
system.cpu26.dcache.SoftPFReq_accesses::cpu26.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu26.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu26.dcache.LoadLockedReq_accesses::cpu26.data            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu26.dcache.LoadLockedReq_accesses::total            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu26.dcache.StoreCondReq_accesses::cpu26.data            6                       # number of StoreCondReq accesses(hits+misses)
system.cpu26.dcache.StoreCondReq_accesses::total            6                       # number of StoreCondReq accesses(hits+misses)
system.cpu26.dcache.demand_accesses::cpu26.data       323066                       # number of demand (read+write) accesses
system.cpu26.dcache.demand_accesses::total       323066                       # number of demand (read+write) accesses
system.cpu26.dcache.overall_accesses::cpu26.data       323071                       # number of overall (read+write) accesses
system.cpu26.dcache.overall_accesses::total       323071                       # number of overall (read+write) accesses
system.cpu26.dcache.ReadReq_miss_rate::cpu26.data     0.427097                       # miss rate for ReadReq accesses
system.cpu26.dcache.ReadReq_miss_rate::total     0.427097                       # miss rate for ReadReq accesses
system.cpu26.dcache.WriteReq_miss_rate::cpu26.data     0.118299                       # miss rate for WriteReq accesses
system.cpu26.dcache.WriteReq_miss_rate::total     0.118299                       # miss rate for WriteReq accesses
system.cpu26.dcache.SoftPFReq_miss_rate::cpu26.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu26.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu26.dcache.LoadLockedReq_miss_rate::cpu26.data     0.750000                       # miss rate for LoadLockedReq accesses
system.cpu26.dcache.LoadLockedReq_miss_rate::total     0.750000                       # miss rate for LoadLockedReq accesses
system.cpu26.dcache.StoreCondReq_miss_rate::cpu26.data            1                       # miss rate for StoreCondReq accesses
system.cpu26.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu26.dcache.demand_miss_rate::cpu26.data     0.418645                       # miss rate for demand accesses
system.cpu26.dcache.demand_miss_rate::total     0.418645                       # miss rate for demand accesses
system.cpu26.dcache.overall_miss_rate::cpu26.data     0.418648                       # miss rate for overall accesses
system.cpu26.dcache.overall_miss_rate::total     0.418648                       # miss rate for overall accesses
system.cpu26.dcache.ReadReq_avg_miss_latency::cpu26.data 62179.010611                       # average ReadReq miss latency
system.cpu26.dcache.ReadReq_avg_miss_latency::total 62179.010611                       # average ReadReq miss latency
system.cpu26.dcache.WriteReq_avg_miss_latency::cpu26.data 91746.551625                       # average WriteReq miss latency
system.cpu26.dcache.WriteReq_avg_miss_latency::total 91746.551625                       # average WriteReq miss latency
system.cpu26.dcache.LoadLockedReq_avg_miss_latency::cpu26.data 10995.166667                       # average LoadLockedReq miss latency
system.cpu26.dcache.LoadLockedReq_avg_miss_latency::total 10995.166667                       # average LoadLockedReq miss latency
system.cpu26.dcache.StoreCondReq_avg_miss_latency::cpu26.data         7500                       # average StoreCondReq miss latency
system.cpu26.dcache.StoreCondReq_avg_miss_latency::total         7500                       # average StoreCondReq miss latency
system.cpu26.dcache.StoreCondFailReq_avg_miss_latency::cpu26.data          inf                       # average StoreCondFailReq miss latency
system.cpu26.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu26.dcache.demand_avg_miss_latency::cpu26.data 62407.680835                       # average overall miss latency
system.cpu26.dcache.demand_avg_miss_latency::total 62407.680835                       # average overall miss latency
system.cpu26.dcache.overall_avg_miss_latency::cpu26.data 62406.296592                       # average overall miss latency
system.cpu26.dcache.overall_avg_miss_latency::total 62406.296592                       # average overall miss latency
system.cpu26.dcache.blocked_cycles::no_mshrs      2201812                       # number of cycles access was blocked
system.cpu26.dcache.blocked_cycles::no_targets          393                       # number of cycles access was blocked
system.cpu26.dcache.blocked::no_mshrs           66587                       # number of cycles access was blocked
system.cpu26.dcache.blocked::no_targets             2                       # number of cycles access was blocked
system.cpu26.dcache.avg_blocked_cycles::no_mshrs    33.066695                       # average number of cycles each access was blocked
system.cpu26.dcache.avg_blocked_cycles::no_targets   196.500000                       # average number of cycles each access was blocked
system.cpu26.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu26.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu26.dcache.writebacks::writebacks         2042                       # number of writebacks
system.cpu26.dcache.writebacks::total            2042                       # number of writebacks
system.cpu26.dcache.ReadReq_mshr_hits::cpu26.data        67985                       # number of ReadReq MSHR hits
system.cpu26.dcache.ReadReq_mshr_hits::total        67985                       # number of ReadReq MSHR hits
system.cpu26.dcache.WriteReq_mshr_hits::cpu26.data          527                       # number of WriteReq MSHR hits
system.cpu26.dcache.WriteReq_mshr_hits::total          527                       # number of WriteReq MSHR hits
system.cpu26.dcache.demand_mshr_hits::cpu26.data        68512                       # number of demand (read+write) MSHR hits
system.cpu26.dcache.demand_mshr_hits::total        68512                       # number of demand (read+write) MSHR hits
system.cpu26.dcache.overall_mshr_hits::cpu26.data        68512                       # number of overall MSHR hits
system.cpu26.dcache.overall_mshr_hits::total        68512                       # number of overall MSHR hits
system.cpu26.dcache.ReadReq_mshr_misses::cpu26.data        66219                       # number of ReadReq MSHR misses
system.cpu26.dcache.ReadReq_mshr_misses::total        66219                       # number of ReadReq MSHR misses
system.cpu26.dcache.WriteReq_mshr_misses::cpu26.data          519                       # number of WriteReq MSHR misses
system.cpu26.dcache.WriteReq_mshr_misses::total          519                       # number of WriteReq MSHR misses
system.cpu26.dcache.SoftPFReq_mshr_misses::cpu26.data            2                       # number of SoftPFReq MSHR misses
system.cpu26.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu26.dcache.LoadLockedReq_mshr_misses::cpu26.data            6                       # number of LoadLockedReq MSHR misses
system.cpu26.dcache.LoadLockedReq_mshr_misses::total            6                       # number of LoadLockedReq MSHR misses
system.cpu26.dcache.StoreCondReq_mshr_misses::cpu26.data            6                       # number of StoreCondReq MSHR misses
system.cpu26.dcache.StoreCondReq_mshr_misses::total            6                       # number of StoreCondReq MSHR misses
system.cpu26.dcache.demand_mshr_misses::cpu26.data        66738                       # number of demand (read+write) MSHR misses
system.cpu26.dcache.demand_mshr_misses::total        66738                       # number of demand (read+write) MSHR misses
system.cpu26.dcache.overall_mshr_misses::cpu26.data        66740                       # number of overall MSHR misses
system.cpu26.dcache.overall_mshr_misses::total        66740                       # number of overall MSHR misses
system.cpu26.dcache.ReadReq_mshr_miss_latency::cpu26.data   4593204569                       # number of ReadReq MSHR miss cycles
system.cpu26.dcache.ReadReq_mshr_miss_latency::total   4593204569                       # number of ReadReq MSHR miss cycles
system.cpu26.dcache.WriteReq_mshr_miss_latency::cpu26.data     50469643                       # number of WriteReq MSHR miss cycles
system.cpu26.dcache.WriteReq_mshr_miss_latency::total     50469643                       # number of WriteReq MSHR miss cycles
system.cpu26.dcache.SoftPFReq_mshr_miss_latency::cpu26.data         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu26.dcache.SoftPFReq_mshr_miss_latency::total         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu26.dcache.LoadLockedReq_mshr_miss_latency::cpu26.data        54029                       # number of LoadLockedReq MSHR miss cycles
system.cpu26.dcache.LoadLockedReq_mshr_miss_latency::total        54029                       # number of LoadLockedReq MSHR miss cycles
system.cpu26.dcache.StoreCondReq_mshr_miss_latency::cpu26.data        40500                       # number of StoreCondReq MSHR miss cycles
system.cpu26.dcache.StoreCondReq_mshr_miss_latency::total        40500                       # number of StoreCondReq MSHR miss cycles
system.cpu26.dcache.StoreCondFailReq_mshr_miss_latency::cpu26.data        14000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu26.dcache.StoreCondFailReq_mshr_miss_latency::total        14000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu26.dcache.demand_mshr_miss_latency::cpu26.data   4643674212                       # number of demand (read+write) MSHR miss cycles
system.cpu26.dcache.demand_mshr_miss_latency::total   4643674212                       # number of demand (read+write) MSHR miss cycles
system.cpu26.dcache.overall_mshr_miss_latency::cpu26.data   4643679212                       # number of overall MSHR miss cycles
system.cpu26.dcache.overall_mshr_miss_latency::total   4643679212                       # number of overall MSHR miss cycles
system.cpu26.dcache.ReadReq_mshr_miss_rate::cpu26.data     0.210738                       # mshr miss rate for ReadReq accesses
system.cpu26.dcache.ReadReq_mshr_miss_rate::total     0.210738                       # mshr miss rate for ReadReq accesses
system.cpu26.dcache.WriteReq_mshr_miss_rate::cpu26.data     0.058697                       # mshr miss rate for WriteReq accesses
system.cpu26.dcache.WriteReq_mshr_miss_rate::total     0.058697                       # mshr miss rate for WriteReq accesses
system.cpu26.dcache.SoftPFReq_mshr_miss_rate::cpu26.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu26.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu26.dcache.LoadLockedReq_mshr_miss_rate::cpu26.data     0.750000                       # mshr miss rate for LoadLockedReq accesses
system.cpu26.dcache.LoadLockedReq_mshr_miss_rate::total     0.750000                       # mshr miss rate for LoadLockedReq accesses
system.cpu26.dcache.StoreCondReq_mshr_miss_rate::cpu26.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu26.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu26.dcache.demand_mshr_miss_rate::cpu26.data     0.206577                       # mshr miss rate for demand accesses
system.cpu26.dcache.demand_mshr_miss_rate::total     0.206577                       # mshr miss rate for demand accesses
system.cpu26.dcache.overall_mshr_miss_rate::cpu26.data     0.206580                       # mshr miss rate for overall accesses
system.cpu26.dcache.overall_mshr_miss_rate::total     0.206580                       # mshr miss rate for overall accesses
system.cpu26.dcache.ReadReq_avg_mshr_miss_latency::cpu26.data 69363.846766                       # average ReadReq mshr miss latency
system.cpu26.dcache.ReadReq_avg_mshr_miss_latency::total 69363.846766                       # average ReadReq mshr miss latency
system.cpu26.dcache.WriteReq_avg_mshr_miss_latency::cpu26.data 97244.013487                       # average WriteReq mshr miss latency
system.cpu26.dcache.WriteReq_avg_mshr_miss_latency::total 97244.013487                       # average WriteReq mshr miss latency
system.cpu26.dcache.SoftPFReq_avg_mshr_miss_latency::cpu26.data         2500                       # average SoftPFReq mshr miss latency
system.cpu26.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu26.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu26.data  9004.833333                       # average LoadLockedReq mshr miss latency
system.cpu26.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9004.833333                       # average LoadLockedReq mshr miss latency
system.cpu26.dcache.StoreCondReq_avg_mshr_miss_latency::cpu26.data         6750                       # average StoreCondReq mshr miss latency
system.cpu26.dcache.StoreCondReq_avg_mshr_miss_latency::total         6750                       # average StoreCondReq mshr miss latency
system.cpu26.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu26.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu26.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu26.dcache.demand_avg_mshr_miss_latency::cpu26.data 69580.661872                       # average overall mshr miss latency
system.cpu26.dcache.demand_avg_mshr_miss_latency::total 69580.661872                       # average overall mshr miss latency
system.cpu26.dcache.overall_avg_mshr_miss_latency::cpu26.data 69578.651663                       # average overall mshr miss latency
system.cpu26.dcache.overall_avg_mshr_miss_latency::total 69578.651663                       # average overall mshr miss latency
system.cpu26.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu26.icache.tags.replacements               0                       # number of replacements
system.cpu26.icache.tags.tagsinuse          43.836244                       # Cycle average of tags in use
system.cpu26.icache.tags.total_refs            143149                       # Total number of references to valid blocks.
system.cpu26.icache.tags.sampled_refs              57                       # Sample count of references to valid blocks.
system.cpu26.icache.tags.avg_refs         2511.385965                       # Average number of references to valid blocks.
system.cpu26.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu26.icache.tags.occ_blocks::cpu26.inst    43.836244                       # Average occupied blocks per requestor
system.cpu26.icache.tags.occ_percent::cpu26.inst     0.085618                       # Average percentage of cache occupancy
system.cpu26.icache.tags.occ_percent::total     0.085618                       # Average percentage of cache occupancy
system.cpu26.icache.tags.occ_task_id_blocks::1024           57                       # Occupied blocks per task id
system.cpu26.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu26.icache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu26.icache.tags.age_task_id_blocks_1024::3           51                       # Occupied blocks per task id
system.cpu26.icache.tags.occ_task_id_percent::1024     0.111328                       # Percentage of cache occupancy per task id
system.cpu26.icache.tags.tag_accesses          286499                       # Number of tag accesses
system.cpu26.icache.tags.data_accesses         286499                       # Number of data accesses
system.cpu26.icache.ReadReq_hits::cpu26.inst       143149                       # number of ReadReq hits
system.cpu26.icache.ReadReq_hits::total        143149                       # number of ReadReq hits
system.cpu26.icache.demand_hits::cpu26.inst       143149                       # number of demand (read+write) hits
system.cpu26.icache.demand_hits::total         143149                       # number of demand (read+write) hits
system.cpu26.icache.overall_hits::cpu26.inst       143149                       # number of overall hits
system.cpu26.icache.overall_hits::total        143149                       # number of overall hits
system.cpu26.icache.ReadReq_misses::cpu26.inst           72                       # number of ReadReq misses
system.cpu26.icache.ReadReq_misses::total           72                       # number of ReadReq misses
system.cpu26.icache.demand_misses::cpu26.inst           72                       # number of demand (read+write) misses
system.cpu26.icache.demand_misses::total           72                       # number of demand (read+write) misses
system.cpu26.icache.overall_misses::cpu26.inst           72                       # number of overall misses
system.cpu26.icache.overall_misses::total           72                       # number of overall misses
system.cpu26.icache.ReadReq_miss_latency::cpu26.inst      3590216                       # number of ReadReq miss cycles
system.cpu26.icache.ReadReq_miss_latency::total      3590216                       # number of ReadReq miss cycles
system.cpu26.icache.demand_miss_latency::cpu26.inst      3590216                       # number of demand (read+write) miss cycles
system.cpu26.icache.demand_miss_latency::total      3590216                       # number of demand (read+write) miss cycles
system.cpu26.icache.overall_miss_latency::cpu26.inst      3590216                       # number of overall miss cycles
system.cpu26.icache.overall_miss_latency::total      3590216                       # number of overall miss cycles
system.cpu26.icache.ReadReq_accesses::cpu26.inst       143221                       # number of ReadReq accesses(hits+misses)
system.cpu26.icache.ReadReq_accesses::total       143221                       # number of ReadReq accesses(hits+misses)
system.cpu26.icache.demand_accesses::cpu26.inst       143221                       # number of demand (read+write) accesses
system.cpu26.icache.demand_accesses::total       143221                       # number of demand (read+write) accesses
system.cpu26.icache.overall_accesses::cpu26.inst       143221                       # number of overall (read+write) accesses
system.cpu26.icache.overall_accesses::total       143221                       # number of overall (read+write) accesses
system.cpu26.icache.ReadReq_miss_rate::cpu26.inst     0.000503                       # miss rate for ReadReq accesses
system.cpu26.icache.ReadReq_miss_rate::total     0.000503                       # miss rate for ReadReq accesses
system.cpu26.icache.demand_miss_rate::cpu26.inst     0.000503                       # miss rate for demand accesses
system.cpu26.icache.demand_miss_rate::total     0.000503                       # miss rate for demand accesses
system.cpu26.icache.overall_miss_rate::cpu26.inst     0.000503                       # miss rate for overall accesses
system.cpu26.icache.overall_miss_rate::total     0.000503                       # miss rate for overall accesses
system.cpu26.icache.ReadReq_avg_miss_latency::cpu26.inst 49864.111111                       # average ReadReq miss latency
system.cpu26.icache.ReadReq_avg_miss_latency::total 49864.111111                       # average ReadReq miss latency
system.cpu26.icache.demand_avg_miss_latency::cpu26.inst 49864.111111                       # average overall miss latency
system.cpu26.icache.demand_avg_miss_latency::total 49864.111111                       # average overall miss latency
system.cpu26.icache.overall_avg_miss_latency::cpu26.inst 49864.111111                       # average overall miss latency
system.cpu26.icache.overall_avg_miss_latency::total 49864.111111                       # average overall miss latency
system.cpu26.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu26.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu26.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu26.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu26.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu26.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu26.icache.fast_writes                     0                       # number of fast writes performed
system.cpu26.icache.cache_copies                    0                       # number of cache copies performed
system.cpu26.icache.ReadReq_mshr_hits::cpu26.inst           15                       # number of ReadReq MSHR hits
system.cpu26.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu26.icache.demand_mshr_hits::cpu26.inst           15                       # number of demand (read+write) MSHR hits
system.cpu26.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu26.icache.overall_mshr_hits::cpu26.inst           15                       # number of overall MSHR hits
system.cpu26.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu26.icache.ReadReq_mshr_misses::cpu26.inst           57                       # number of ReadReq MSHR misses
system.cpu26.icache.ReadReq_mshr_misses::total           57                       # number of ReadReq MSHR misses
system.cpu26.icache.demand_mshr_misses::cpu26.inst           57                       # number of demand (read+write) MSHR misses
system.cpu26.icache.demand_mshr_misses::total           57                       # number of demand (read+write) MSHR misses
system.cpu26.icache.overall_mshr_misses::cpu26.inst           57                       # number of overall MSHR misses
system.cpu26.icache.overall_mshr_misses::total           57                       # number of overall MSHR misses
system.cpu26.icache.ReadReq_mshr_miss_latency::cpu26.inst      2311284                       # number of ReadReq MSHR miss cycles
system.cpu26.icache.ReadReq_mshr_miss_latency::total      2311284                       # number of ReadReq MSHR miss cycles
system.cpu26.icache.demand_mshr_miss_latency::cpu26.inst      2311284                       # number of demand (read+write) MSHR miss cycles
system.cpu26.icache.demand_mshr_miss_latency::total      2311284                       # number of demand (read+write) MSHR miss cycles
system.cpu26.icache.overall_mshr_miss_latency::cpu26.inst      2311284                       # number of overall MSHR miss cycles
system.cpu26.icache.overall_mshr_miss_latency::total      2311284                       # number of overall MSHR miss cycles
system.cpu26.icache.ReadReq_mshr_miss_rate::cpu26.inst     0.000398                       # mshr miss rate for ReadReq accesses
system.cpu26.icache.ReadReq_mshr_miss_rate::total     0.000398                       # mshr miss rate for ReadReq accesses
system.cpu26.icache.demand_mshr_miss_rate::cpu26.inst     0.000398                       # mshr miss rate for demand accesses
system.cpu26.icache.demand_mshr_miss_rate::total     0.000398                       # mshr miss rate for demand accesses
system.cpu26.icache.overall_mshr_miss_rate::cpu26.inst     0.000398                       # mshr miss rate for overall accesses
system.cpu26.icache.overall_mshr_miss_rate::total     0.000398                       # mshr miss rate for overall accesses
system.cpu26.icache.ReadReq_avg_mshr_miss_latency::cpu26.inst 40548.842105                       # average ReadReq mshr miss latency
system.cpu26.icache.ReadReq_avg_mshr_miss_latency::total 40548.842105                       # average ReadReq mshr miss latency
system.cpu26.icache.demand_avg_mshr_miss_latency::cpu26.inst 40548.842105                       # average overall mshr miss latency
system.cpu26.icache.demand_avg_mshr_miss_latency::total 40548.842105                       # average overall mshr miss latency
system.cpu26.icache.overall_avg_mshr_miss_latency::cpu26.inst 40548.842105                       # average overall mshr miss latency
system.cpu26.icache.overall_avg_mshr_miss_latency::total 40548.842105                       # average overall mshr miss latency
system.cpu26.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu27.branchPred.lookups                167054                       # Number of BP lookups
system.cpu27.branchPred.condPredicted          163141                       # Number of conditional branches predicted
system.cpu27.branchPred.condIncorrect            1029                       # Number of conditional branches incorrect
system.cpu27.branchPred.BTBLookups             162645                       # Number of BTB lookups
system.cpu27.branchPred.BTBHits                118565                       # Number of BTB hits
system.cpu27.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu27.branchPred.BTBHitPct           72.898029                       # BTB Hit Percentage
system.cpu27.branchPred.usedRAS                  2080                       # Number of times the RAS was used to get a target.
system.cpu27.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu27.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu27.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu27.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu27.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu27.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu27.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu27.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu27.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu27.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu27.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu27.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu27.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu27.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu27.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu27.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu27.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu27.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu27.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu27.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu27.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu27.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu27.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu27.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu27.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu27.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu27.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu27.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu27.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu27.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu27.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu27.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu27.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu27.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu27.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu27.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu27.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu27.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu27.dtb.inst_hits                          0                       # ITB inst hits
system.cpu27.dtb.inst_misses                        0                       # ITB inst misses
system.cpu27.dtb.read_hits                          0                       # DTB read hits
system.cpu27.dtb.read_misses                        0                       # DTB read misses
system.cpu27.dtb.write_hits                         0                       # DTB write hits
system.cpu27.dtb.write_misses                       0                       # DTB write misses
system.cpu27.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu27.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu27.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu27.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu27.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu27.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu27.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu27.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu27.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu27.dtb.read_accesses                      0                       # DTB read accesses
system.cpu27.dtb.write_accesses                     0                       # DTB write accesses
system.cpu27.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu27.dtb.hits                               0                       # DTB hits
system.cpu27.dtb.misses                             0                       # DTB misses
system.cpu27.dtb.accesses                           0                       # DTB accesses
system.cpu27.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu27.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu27.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu27.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu27.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu27.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu27.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu27.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu27.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu27.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu27.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu27.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu27.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu27.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu27.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu27.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu27.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu27.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu27.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu27.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu27.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu27.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu27.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu27.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu27.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu27.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu27.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu27.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu27.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu27.itb.walker.walks                       0                       # Table walker walks requested
system.cpu27.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu27.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu27.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu27.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu27.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu27.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu27.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu27.itb.inst_hits                          0                       # ITB inst hits
system.cpu27.itb.inst_misses                        0                       # ITB inst misses
system.cpu27.itb.read_hits                          0                       # DTB read hits
system.cpu27.itb.read_misses                        0                       # DTB read misses
system.cpu27.itb.write_hits                         0                       # DTB write hits
system.cpu27.itb.write_misses                       0                       # DTB write misses
system.cpu27.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu27.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu27.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu27.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu27.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu27.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu27.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu27.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu27.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu27.itb.read_accesses                      0                       # DTB read accesses
system.cpu27.itb.write_accesses                     0                       # DTB write accesses
system.cpu27.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu27.itb.hits                               0                       # DTB hits
system.cpu27.itb.misses                             0                       # DTB misses
system.cpu27.itb.accesses                           0                       # DTB accesses
system.cpu27.numCycles                        2484391                       # number of cpu cycles simulated
system.cpu27.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu27.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu27.fetch.icacheStallCycles           145237                       # Number of cycles fetch is stalled on an Icache miss
system.cpu27.fetch.Insts                      1421848                       # Number of instructions fetch has processed
system.cpu27.fetch.Branches                    167054                       # Number of branches that fetch encountered
system.cpu27.fetch.predictedBranches           120645                       # Number of branches that fetch has predicted taken
system.cpu27.fetch.Cycles                     2334434                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu27.fetch.SquashCycles                  2879                       # Number of cycles fetch has spent squashing
system.cpu27.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu27.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu27.fetch.CacheLines                  143231                       # Number of cache lines fetched
system.cpu27.fetch.IcacheSquashes                  63                       # Number of outstanding Icache misses that were squashed
system.cpu27.fetch.rateDist::samples          2481117                       # Number of instructions fetched each cycle (Total)
system.cpu27.fetch.rateDist::mean            0.580304                       # Number of instructions fetched each cycle (Total)
system.cpu27.fetch.rateDist::stdev           1.859111                       # Number of instructions fetched each cycle (Total)
system.cpu27.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu27.fetch.rateDist::0                2219648     89.46%     89.46% # Number of instructions fetched each cycle (Total)
system.cpu27.fetch.rateDist::1                  26087      1.05%     90.51% # Number of instructions fetched each cycle (Total)
system.cpu27.fetch.rateDist::2                  19414      0.78%     91.30% # Number of instructions fetched each cycle (Total)
system.cpu27.fetch.rateDist::3                  19130      0.77%     92.07% # Number of instructions fetched each cycle (Total)
system.cpu27.fetch.rateDist::4                  19373      0.78%     92.85% # Number of instructions fetched each cycle (Total)
system.cpu27.fetch.rateDist::5                  18406      0.74%     93.59% # Number of instructions fetched each cycle (Total)
system.cpu27.fetch.rateDist::6                  26320      1.06%     94.65% # Number of instructions fetched each cycle (Total)
system.cpu27.fetch.rateDist::7                  71857      2.90%     97.55% # Number of instructions fetched each cycle (Total)
system.cpu27.fetch.rateDist::8                  60882      2.45%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu27.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu27.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu27.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu27.fetch.rateDist::total            2481117                       # Number of instructions fetched each cycle (Total)
system.cpu27.fetch.branchRate                0.067241                       # Number of branch fetches per cycle
system.cpu27.fetch.rate                      0.572312                       # Number of inst fetches per cycle
system.cpu27.decode.IdleCycles                  69002                       # Number of cycles decode is idle
system.cpu27.decode.BlockedCycles             2233754                       # Number of cycles decode is blocked
system.cpu27.decode.RunCycles                   26256                       # Number of cycles decode is running
system.cpu27.decode.UnblockCycles              150695                       # Number of cycles decode is unblocking
system.cpu27.decode.SquashCycles                 1410                       # Number of cycles decode is squashing
system.cpu27.decode.BranchResolved               1745                       # Number of times decode resolved a branch
system.cpu27.decode.BranchMispred                  29                       # Number of times decode detected a branch misprediction
system.cpu27.decode.DecodedInsts              1386225                       # Number of instructions handled by decode
system.cpu27.decode.SquashedInsts                 114                       # Number of squashed instructions handled by decode
system.cpu27.rename.SquashCycles                 1410                       # Number of cycles rename is squashing
system.cpu27.rename.IdleCycles                  94972                       # Number of cycles rename is idle
system.cpu27.rename.BlockCycles               1605868                       # Number of cycles rename is blocking
system.cpu27.rename.serializeStallCycles        17785                       # count of cycles rename stalled for serializing inst
system.cpu27.rename.RunCycles                  118934                       # Number of cycles rename is running
system.cpu27.rename.UnblockCycles              642148                       # Number of cycles rename is unblocking
system.cpu27.rename.RenamedInsts              1378306                       # Number of instructions processed by rename
system.cpu27.rename.ROBFullEvents                   8                       # Number of times rename has blocked due to ROB full
system.cpu27.rename.IQFullEvents               603682                       # Number of times rename has blocked due to IQ full
system.cpu27.rename.LQFullEvents                 3006                       # Number of times rename has blocked due to LQ full
system.cpu27.rename.RenamedOperands           2010742                       # Number of destination operands rename has renamed
system.cpu27.rename.RenameLookups             6767912                       # Number of register rename lookups that rename has made
system.cpu27.rename.int_rename_lookups        2171511                       # Number of integer rename lookups
system.cpu27.rename.CommittedMaps             1953685                       # Number of HB maps that are committed
system.cpu27.rename.UndoneMaps                  57053                       # Number of HB maps that are undone due to squashing
system.cpu27.rename.serializingInsts              437                       # count of serializing insts renamed
system.cpu27.rename.tempSerializingInsts          437                       # count of temporary serializing insts renamed
system.cpu27.rename.skidInsts                  909859                       # count of insts added to the skid buffer
system.cpu27.memDep0.insertedLoads             316789                       # Number of loads inserted to the mem dependence unit.
system.cpu27.memDep0.insertedStores              9245                       # Number of stores inserted to the mem dependence unit.
system.cpu27.memDep0.conflictingLoads            4737                       # Number of conflicting loads.
system.cpu27.memDep0.conflictingStores           4856                       # Number of conflicting stores.
system.cpu27.iq.iqInstsAdded                  1373255                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu27.iq.iqNonSpecInstsAdded               853                       # Number of non-speculative instructions added to the IQ
system.cpu27.iq.iqInstsIssued                 2353242                       # Number of instructions issued
system.cpu27.iq.iqSquashedInstsIssued            2149                       # Number of squashed instructions issued
system.cpu27.iq.iqSquashedInstsExamined         28053                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu27.iq.iqSquashedOperandsExamined        98576                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu27.iq.iqSquashedNonSpecRemoved           26                       # Number of squashed non-spec instructions that were removed
system.cpu27.iq.issued_per_cycle::samples      2481117                       # Number of insts issued each cycle
system.cpu27.iq.issued_per_cycle::mean       0.948461                       # Number of insts issued each cycle
system.cpu27.iq.issued_per_cycle::stdev      1.432875                       # Number of insts issued each cycle
system.cpu27.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu27.iq.issued_per_cycle::0           1463602     58.99%     58.99% # Number of insts issued each cycle
system.cpu27.iq.issued_per_cycle::1            468313     18.88%     77.86% # Number of insts issued each cycle
system.cpu27.iq.issued_per_cycle::2            126810      5.11%     82.98% # Number of insts issued each cycle
system.cpu27.iq.issued_per_cycle::3             58259      2.35%     85.32% # Number of insts issued each cycle
system.cpu27.iq.issued_per_cycle::4            364133     14.68%    100.00% # Number of insts issued each cycle
system.cpu27.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu27.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu27.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu27.iq.issued_per_cycle::total       2481117                       # Number of insts issued each cycle
system.cpu27.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu27.iq.fu_full::IntAlu                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu27.iq.fu_full::IntMult                    2    100.00%    100.00% # attempts to use FU when none available
system.cpu27.iq.fu_full::IntDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu27.iq.fu_full::FloatAdd                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu27.iq.fu_full::FloatCmp                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu27.iq.fu_full::FloatCvt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu27.iq.fu_full::FloatMult                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu27.iq.fu_full::FloatDiv                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu27.iq.fu_full::FloatSqrt                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdAddAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdAlu                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdMisc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdMultAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdShift                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdShiftAcc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdFloatAdd               0      0.00%    100.00% # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdFloatAlu               0      0.00%    100.00% # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdFloatCmp               0      0.00%    100.00% # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdFloatCvt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdFloatDiv               0      0.00%    100.00% # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdFloatMisc              0      0.00%    100.00% # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdFloatMult              0      0.00%    100.00% # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdFloatSqrt              0      0.00%    100.00% # attempts to use FU when none available
system.cpu27.iq.fu_full::MemRead                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu27.iq.fu_full::MemWrite                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu27.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu27.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu27.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu27.iq.FU_type_0::IntAlu              834049     35.44%     35.44% # Type of FU issued
system.cpu27.iq.FU_type_0::IntMult             196612      8.35%     43.80% # Type of FU issued
system.cpu27.iq.FU_type_0::IntDiv                   0      0.00%     43.80% # Type of FU issued
system.cpu27.iq.FU_type_0::FloatAdd                 0      0.00%     43.80% # Type of FU issued
system.cpu27.iq.FU_type_0::FloatCmp                 0      0.00%     43.80% # Type of FU issued
system.cpu27.iq.FU_type_0::FloatCvt                 0      0.00%     43.80% # Type of FU issued
system.cpu27.iq.FU_type_0::FloatMult                0      0.00%     43.80% # Type of FU issued
system.cpu27.iq.FU_type_0::FloatDiv                 0      0.00%     43.80% # Type of FU issued
system.cpu27.iq.FU_type_0::FloatSqrt                0      0.00%     43.80% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdAdd                  0      0.00%     43.80% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdAddAcc               0      0.00%     43.80% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdAlu                  0      0.00%     43.80% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdCmp                  0      0.00%     43.80% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdCvt                  0      0.00%     43.80% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdMisc                 0      0.00%     43.80% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdMult                 0      0.00%     43.80% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdMultAcc              0      0.00%     43.80% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdShift                0      0.00%     43.80% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdShiftAcc             0      0.00%     43.80% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdSqrt                 0      0.00%     43.80% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdFloatAdd             0      0.00%     43.80% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdFloatAlu             0      0.00%     43.80% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdFloatCmp             0      0.00%     43.80% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdFloatCvt             0      0.00%     43.80% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdFloatDiv             0      0.00%     43.80% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdFloatMisc            0      0.00%     43.80% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdFloatMult            0      0.00%     43.80% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     43.80% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdFloatSqrt            0      0.00%     43.80% # Type of FU issued
system.cpu27.iq.FU_type_0::MemRead            1313589     55.82%     99.62% # Type of FU issued
system.cpu27.iq.FU_type_0::MemWrite              8992      0.38%    100.00% # Type of FU issued
system.cpu27.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu27.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu27.iq.FU_type_0::total              2353242                       # Type of FU issued
system.cpu27.iq.rate                         0.947211                       # Inst issue rate
system.cpu27.iq.fu_busy_cnt                         2                       # FU busy when requested
system.cpu27.iq.fu_busy_rate                 0.000001                       # FU busy rate (busy events/executed inst)
system.cpu27.iq.int_inst_queue_reads          7189748                       # Number of integer instruction queue reads
system.cpu27.iq.int_inst_queue_writes         1402176                       # Number of integer instruction queue writes
system.cpu27.iq.int_inst_queue_wakeup_accesses      1353250                       # Number of integer instruction queue wakeup accesses
system.cpu27.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu27.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu27.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu27.iq.int_alu_accesses              2353244                       # Number of integer alu accesses
system.cpu27.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu27.iew.lsq.thread0.forwLoads              8                       # Number of loads that had data forwarded from stores
system.cpu27.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu27.iew.lsq.thread0.squashedLoads         3638                       # Number of loads squashed
system.cpu27.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu27.iew.lsq.thread0.memOrderViolation           15                       # Number of memory ordering violations
system.cpu27.iew.lsq.thread0.squashedStores          389                       # Number of stores squashed
system.cpu27.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu27.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu27.iew.lsq.thread0.rescheduledLoads          412                       # Number of loads that were rescheduled
system.cpu27.iew.lsq.thread0.cacheBlocked       999461                       # Number of times an access to memory failed due to the cache being blocked
system.cpu27.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu27.iew.iewSquashCycles                 1410                       # Number of cycles IEW is squashing
system.cpu27.iew.iewBlockCycles               1093298                       # Number of cycles IEW is blocking
system.cpu27.iew.iewUnblockCycles               65633                       # Number of cycles IEW is unblocking
system.cpu27.iew.iewDispatchedInsts           1374111                       # Number of instructions dispatched to IQ
system.cpu27.iew.iewDispSquashedInsts             100                       # Number of squashed instructions skipped by dispatch
system.cpu27.iew.iewDispLoadInsts              316789                       # Number of dispatched load instructions
system.cpu27.iew.iewDispStoreInsts               9245                       # Number of dispatched store instructions
system.cpu27.iew.iewDispNonSpecInsts              424                       # Number of dispatched non-speculative instructions
system.cpu27.iew.iewIQFullEvents                 2240                       # Number of times the IQ has become full, causing a stall
system.cpu27.iew.iewLSQFullEvents                 123                       # Number of times the LSQ has become full, causing a stall
system.cpu27.iew.memOrderViolationEvents           15                       # Number of memory order violations
system.cpu27.iew.predictedTakenIncorrect          926                       # Number of branches that were predicted taken incorrectly
system.cpu27.iew.predictedNotTakenIncorrect           79                       # Number of branches that were predicted not taken incorrectly
system.cpu27.iew.branchMispredicts               1005                       # Number of branch mispredicts detected at execute
system.cpu27.iew.iewExecutedInsts             2352758                       # Number of executed instructions
system.cpu27.iew.iewExecLoadInsts             1313193                       # Number of load instructions executed
system.cpu27.iew.iewExecSquashedInsts             480                       # Number of squashed instructions skipped in execute
system.cpu27.iew.exec_swp                           0                       # number of swp insts executed
system.cpu27.iew.exec_nop                           3                       # number of nop insts executed
system.cpu27.iew.exec_refs                    1322154                       # number of memory reference insts executed
system.cpu27.iew.exec_branches                 152315                       # Number of branches executed
system.cpu27.iew.exec_stores                     8961                       # Number of stores executed
system.cpu27.iew.exec_rate                   0.947016                       # Inst execution rate
system.cpu27.iew.wb_sent                      1353673                       # cumulative count of insts sent to commit
system.cpu27.iew.wb_count                     1353250                       # cumulative count of insts written-back
system.cpu27.iew.wb_producers                  937733                       # num instructions producing a value
system.cpu27.iew.wb_consumers                 1480178                       # num instructions consuming a value
system.cpu27.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu27.iew.wb_rate                     0.544701                       # insts written-back per cycle
system.cpu27.iew.wb_fanout                   0.633527                       # average fanout of values written-back
system.cpu27.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu27.commit.commitSquashedInsts         27991                       # The number of squashed insts skipped by commit
system.cpu27.commit.commitNonSpecStalls           827                       # The number of times commit has been forced to stall to communicate backwards
system.cpu27.commit.branchMispredicts            1000                       # The number of times a branch was mispredicted
system.cpu27.commit.committed_per_cycle::samples      2476709                       # Number of insts commited each cycle
system.cpu27.commit.committed_per_cycle::mean     0.543485                       # Number of insts commited each cycle
system.cpu27.commit.committed_per_cycle::stdev     1.352144                       # Number of insts commited each cycle
system.cpu27.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu27.commit.committed_per_cycle::0      1926503     77.78%     77.78% # Number of insts commited each cycle
system.cpu27.commit.committed_per_cycle::1       238936      9.65%     87.43% # Number of insts commited each cycle
system.cpu27.commit.committed_per_cycle::2       132821      5.36%     92.79% # Number of insts commited each cycle
system.cpu27.commit.committed_per_cycle::3        68727      2.77%     95.57% # Number of insts commited each cycle
system.cpu27.commit.committed_per_cycle::4         1470      0.06%     95.63% # Number of insts commited each cycle
system.cpu27.commit.committed_per_cycle::5        77758      3.14%     98.77% # Number of insts commited each cycle
system.cpu27.commit.committed_per_cycle::6          876      0.04%     98.80% # Number of insts commited each cycle
system.cpu27.commit.committed_per_cycle::7         1574      0.06%     98.87% # Number of insts commited each cycle
system.cpu27.commit.committed_per_cycle::8        28044      1.13%    100.00% # Number of insts commited each cycle
system.cpu27.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu27.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu27.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu27.commit.committed_per_cycle::total      2476709                       # Number of insts commited each cycle
system.cpu27.commit.committedInsts            1333830                       # Number of instructions committed
system.cpu27.commit.committedOps              1346055                       # Number of ops (including micro ops) committed
system.cpu27.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu27.commit.refs                       322007                       # Number of memory references committed
system.cpu27.commit.loads                      313151                       # Number of loads committed
system.cpu27.commit.membars                       410                       # Number of memory barriers committed
system.cpu27.commit.branches                   150974                       # Number of branches committed
system.cpu27.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu27.commit.int_insts                 1197103                       # Number of committed integer instructions.
system.cpu27.commit.function_calls               1216                       # Number of function calls committed.
system.cpu27.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu27.commit.op_class_0::IntAlu         827437     61.47%     61.47% # Class of committed instruction
system.cpu27.commit.op_class_0::IntMult        196611     14.61%     76.08% # Class of committed instruction
system.cpu27.commit.op_class_0::IntDiv              0      0.00%     76.08% # Class of committed instruction
system.cpu27.commit.op_class_0::FloatAdd            0      0.00%     76.08% # Class of committed instruction
system.cpu27.commit.op_class_0::FloatCmp            0      0.00%     76.08% # Class of committed instruction
system.cpu27.commit.op_class_0::FloatCvt            0      0.00%     76.08% # Class of committed instruction
system.cpu27.commit.op_class_0::FloatMult            0      0.00%     76.08% # Class of committed instruction
system.cpu27.commit.op_class_0::FloatDiv            0      0.00%     76.08% # Class of committed instruction
system.cpu27.commit.op_class_0::FloatSqrt            0      0.00%     76.08% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdAdd             0      0.00%     76.08% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdAddAcc            0      0.00%     76.08% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdAlu             0      0.00%     76.08% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdCmp             0      0.00%     76.08% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdCvt             0      0.00%     76.08% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdMisc            0      0.00%     76.08% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdMult            0      0.00%     76.08% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdMultAcc            0      0.00%     76.08% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdShift            0      0.00%     76.08% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdShiftAcc            0      0.00%     76.08% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdSqrt            0      0.00%     76.08% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdFloatAdd            0      0.00%     76.08% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdFloatAlu            0      0.00%     76.08% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdFloatCmp            0      0.00%     76.08% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdFloatCvt            0      0.00%     76.08% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdFloatDiv            0      0.00%     76.08% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdFloatMisc            0      0.00%     76.08% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdFloatMult            0      0.00%     76.08% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.08% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.08% # Class of committed instruction
system.cpu27.commit.op_class_0::MemRead        313151     23.26%     99.34% # Class of committed instruction
system.cpu27.commit.op_class_0::MemWrite         8856      0.66%    100.00% # Class of committed instruction
system.cpu27.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu27.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu27.commit.op_class_0::total         1346055                       # Class of committed instruction
system.cpu27.commit.bw_lim_events               28044                       # number cycles where commit BW limit reached
system.cpu27.rob.rob_reads                    3817498                       # The number of ROB reads
system.cpu27.rob.rob_writes                   2752571                       # The number of ROB writes
system.cpu27.timesIdled                            24                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu27.idleCycles                          3274                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu27.quiesceCycles                     417369                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu27.committedInsts                   1333830                       # Number of Instructions Simulated
system.cpu27.committedOps                     1346055                       # Number of Ops (including micro ops) Simulated
system.cpu27.cpi                             1.862599                       # CPI: Cycles Per Instruction
system.cpu27.cpi_total                       1.862599                       # CPI: Total CPI of All Threads
system.cpu27.ipc                             0.536884                       # IPC: Instructions Per Cycle
system.cpu27.ipc_total                       0.536884                       # IPC: Total IPC of All Threads
system.cpu27.int_regfile_reads                3336632                       # number of integer regfile reads
system.cpu27.int_regfile_writes               1071513                       # number of integer regfile writes
system.cpu27.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu27.cc_regfile_reads                 8000625                       # number of cc regfile reads
system.cpu27.cc_regfile_writes                 896326                       # number of cc regfile writes
system.cpu27.misc_regfile_reads                346829                       # number of misc regfile reads
system.cpu27.misc_regfile_writes                   68                       # number of misc regfile writes
system.cpu27.dcache.tags.replacements           65712                       # number of replacements
system.cpu27.dcache.tags.tagsinuse         782.935235                       # Cycle average of tags in use
system.cpu27.dcache.tags.total_refs            187755                       # Total number of references to valid blocks.
system.cpu27.dcache.tags.sampled_refs           66734                       # Sample count of references to valid blocks.
system.cpu27.dcache.tags.avg_refs            2.813483                       # Average number of references to valid blocks.
system.cpu27.dcache.tags.warmup_cycle       486647500                       # Cycle when the warmup percentage was hit.
system.cpu27.dcache.tags.occ_blocks::cpu27.data   782.935235                       # Average occupied blocks per requestor
system.cpu27.dcache.tags.occ_percent::cpu27.data     0.764585                       # Average percentage of cache occupancy
system.cpu27.dcache.tags.occ_percent::total     0.764585                       # Average percentage of cache occupancy
system.cpu27.dcache.tags.occ_task_id_blocks::1024         1022                       # Occupied blocks per task id
system.cpu27.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu27.dcache.tags.age_task_id_blocks_1024::1          258                       # Occupied blocks per task id
system.cpu27.dcache.tags.age_task_id_blocks_1024::2          760                       # Occupied blocks per task id
system.cpu27.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu27.dcache.tags.tag_accesses          712789                       # Number of tag accesses
system.cpu27.dcache.tags.data_accesses         712789                       # Number of data accesses
system.cpu27.dcache.ReadReq_hits::cpu27.data       179957                       # number of ReadReq hits
system.cpu27.dcache.ReadReq_hits::total        179957                       # number of ReadReq hits
system.cpu27.dcache.WriteReq_hits::cpu27.data         7791                       # number of WriteReq hits
system.cpu27.dcache.WriteReq_hits::total         7791                       # number of WriteReq hits
system.cpu27.dcache.SoftPFReq_hits::cpu27.data            2                       # number of SoftPFReq hits
system.cpu27.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu27.dcache.LoadLockedReq_hits::cpu27.data            3                       # number of LoadLockedReq hits
system.cpu27.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu27.dcache.StoreCondReq_hits::cpu27.data            1                       # number of StoreCondReq hits
system.cpu27.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu27.dcache.demand_hits::cpu27.data       187748                       # number of demand (read+write) hits
system.cpu27.dcache.demand_hits::total         187748                       # number of demand (read+write) hits
system.cpu27.dcache.overall_hits::cpu27.data       187750                       # number of overall hits
system.cpu27.dcache.overall_hits::total        187750                       # number of overall hits
system.cpu27.dcache.ReadReq_misses::cpu27.data       134187                       # number of ReadReq misses
system.cpu27.dcache.ReadReq_misses::total       134187                       # number of ReadReq misses
system.cpu27.dcache.WriteReq_misses::cpu27.data         1046                       # number of WriteReq misses
system.cpu27.dcache.WriteReq_misses::total         1046                       # number of WriteReq misses
system.cpu27.dcache.SoftPFReq_misses::cpu27.data            3                       # number of SoftPFReq misses
system.cpu27.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu27.dcache.LoadLockedReq_misses::cpu27.data           15                       # number of LoadLockedReq misses
system.cpu27.dcache.LoadLockedReq_misses::total           15                       # number of LoadLockedReq misses
system.cpu27.dcache.StoreCondReq_misses::cpu27.data            9                       # number of StoreCondReq misses
system.cpu27.dcache.StoreCondReq_misses::total            9                       # number of StoreCondReq misses
system.cpu27.dcache.demand_misses::cpu27.data       135233                       # number of demand (read+write) misses
system.cpu27.dcache.demand_misses::total       135233                       # number of demand (read+write) misses
system.cpu27.dcache.overall_misses::cpu27.data       135236                       # number of overall misses
system.cpu27.dcache.overall_misses::total       135236                       # number of overall misses
system.cpu27.dcache.ReadReq_miss_latency::cpu27.data   8338325071                       # number of ReadReq miss cycles
system.cpu27.dcache.ReadReq_miss_latency::total   8338325071                       # number of ReadReq miss cycles
system.cpu27.dcache.WriteReq_miss_latency::cpu27.data     98301119                       # number of WriteReq miss cycles
system.cpu27.dcache.WriteReq_miss_latency::total     98301119                       # number of WriteReq miss cycles
system.cpu27.dcache.LoadLockedReq_miss_latency::cpu27.data       158409                       # number of LoadLockedReq miss cycles
system.cpu27.dcache.LoadLockedReq_miss_latency::total       158409                       # number of LoadLockedReq miss cycles
system.cpu27.dcache.StoreCondReq_miss_latency::cpu27.data         8000                       # number of StoreCondReq miss cycles
system.cpu27.dcache.StoreCondReq_miss_latency::total         8000                       # number of StoreCondReq miss cycles
system.cpu27.dcache.StoreCondFailReq_miss_latency::cpu27.data       113500                       # number of StoreCondFailReq miss cycles
system.cpu27.dcache.StoreCondFailReq_miss_latency::total       113500                       # number of StoreCondFailReq miss cycles
system.cpu27.dcache.demand_miss_latency::cpu27.data   8436626190                       # number of demand (read+write) miss cycles
system.cpu27.dcache.demand_miss_latency::total   8436626190                       # number of demand (read+write) miss cycles
system.cpu27.dcache.overall_miss_latency::cpu27.data   8436626190                       # number of overall miss cycles
system.cpu27.dcache.overall_miss_latency::total   8436626190                       # number of overall miss cycles
system.cpu27.dcache.ReadReq_accesses::cpu27.data       314144                       # number of ReadReq accesses(hits+misses)
system.cpu27.dcache.ReadReq_accesses::total       314144                       # number of ReadReq accesses(hits+misses)
system.cpu27.dcache.WriteReq_accesses::cpu27.data         8837                       # number of WriteReq accesses(hits+misses)
system.cpu27.dcache.WriteReq_accesses::total         8837                       # number of WriteReq accesses(hits+misses)
system.cpu27.dcache.SoftPFReq_accesses::cpu27.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu27.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu27.dcache.LoadLockedReq_accesses::cpu27.data           18                       # number of LoadLockedReq accesses(hits+misses)
system.cpu27.dcache.LoadLockedReq_accesses::total           18                       # number of LoadLockedReq accesses(hits+misses)
system.cpu27.dcache.StoreCondReq_accesses::cpu27.data           10                       # number of StoreCondReq accesses(hits+misses)
system.cpu27.dcache.StoreCondReq_accesses::total           10                       # number of StoreCondReq accesses(hits+misses)
system.cpu27.dcache.demand_accesses::cpu27.data       322981                       # number of demand (read+write) accesses
system.cpu27.dcache.demand_accesses::total       322981                       # number of demand (read+write) accesses
system.cpu27.dcache.overall_accesses::cpu27.data       322986                       # number of overall (read+write) accesses
system.cpu27.dcache.overall_accesses::total       322986                       # number of overall (read+write) accesses
system.cpu27.dcache.ReadReq_miss_rate::cpu27.data     0.427151                       # miss rate for ReadReq accesses
system.cpu27.dcache.ReadReq_miss_rate::total     0.427151                       # miss rate for ReadReq accesses
system.cpu27.dcache.WriteReq_miss_rate::cpu27.data     0.118366                       # miss rate for WriteReq accesses
system.cpu27.dcache.WriteReq_miss_rate::total     0.118366                       # miss rate for WriteReq accesses
system.cpu27.dcache.SoftPFReq_miss_rate::cpu27.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu27.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu27.dcache.LoadLockedReq_miss_rate::cpu27.data     0.833333                       # miss rate for LoadLockedReq accesses
system.cpu27.dcache.LoadLockedReq_miss_rate::total     0.833333                       # miss rate for LoadLockedReq accesses
system.cpu27.dcache.StoreCondReq_miss_rate::cpu27.data     0.900000                       # miss rate for StoreCondReq accesses
system.cpu27.dcache.StoreCondReq_miss_rate::total     0.900000                       # miss rate for StoreCondReq accesses
system.cpu27.dcache.demand_miss_rate::cpu27.data     0.418703                       # miss rate for demand accesses
system.cpu27.dcache.demand_miss_rate::total     0.418703                       # miss rate for demand accesses
system.cpu27.dcache.overall_miss_rate::cpu27.data     0.418705                       # miss rate for overall accesses
system.cpu27.dcache.overall_miss_rate::total     0.418705                       # miss rate for overall accesses
system.cpu27.dcache.ReadReq_avg_miss_latency::cpu27.data 62139.589312                       # average ReadReq miss latency
system.cpu27.dcache.ReadReq_avg_miss_latency::total 62139.589312                       # average ReadReq miss latency
system.cpu27.dcache.WriteReq_avg_miss_latency::cpu27.data 93978.125239                       # average WriteReq miss latency
system.cpu27.dcache.WriteReq_avg_miss_latency::total 93978.125239                       # average WriteReq miss latency
system.cpu27.dcache.LoadLockedReq_avg_miss_latency::cpu27.data 10560.600000                       # average LoadLockedReq miss latency
system.cpu27.dcache.LoadLockedReq_avg_miss_latency::total 10560.600000                       # average LoadLockedReq miss latency
system.cpu27.dcache.StoreCondReq_avg_miss_latency::cpu27.data   888.888889                       # average StoreCondReq miss latency
system.cpu27.dcache.StoreCondReq_avg_miss_latency::total   888.888889                       # average StoreCondReq miss latency
system.cpu27.dcache.StoreCondFailReq_avg_miss_latency::cpu27.data          inf                       # average StoreCondFailReq miss latency
system.cpu27.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu27.dcache.demand_avg_miss_latency::cpu27.data 62385.853971                       # average overall miss latency
system.cpu27.dcache.demand_avg_miss_latency::total 62385.853971                       # average overall miss latency
system.cpu27.dcache.overall_avg_miss_latency::cpu27.data 62384.470038                       # average overall miss latency
system.cpu27.dcache.overall_avg_miss_latency::total 62384.470038                       # average overall miss latency
system.cpu27.dcache.blocked_cycles::no_mshrs      2201882                       # number of cycles access was blocked
system.cpu27.dcache.blocked_cycles::no_targets          190                       # number of cycles access was blocked
system.cpu27.dcache.blocked::no_mshrs           66588                       # number of cycles access was blocked
system.cpu27.dcache.blocked::no_targets             2                       # number of cycles access was blocked
system.cpu27.dcache.avg_blocked_cycles::no_mshrs    33.067249                       # average number of cycles each access was blocked
system.cpu27.dcache.avg_blocked_cycles::no_targets           95                       # average number of cycles each access was blocked
system.cpu27.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu27.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu27.dcache.writebacks::writebacks         2014                       # number of writebacks
system.cpu27.dcache.writebacks::total            2014                       # number of writebacks
system.cpu27.dcache.ReadReq_mshr_hits::cpu27.data        67968                       # number of ReadReq MSHR hits
system.cpu27.dcache.ReadReq_mshr_hits::total        67968                       # number of ReadReq MSHR hits
system.cpu27.dcache.WriteReq_mshr_hits::cpu27.data          527                       # number of WriteReq MSHR hits
system.cpu27.dcache.WriteReq_mshr_hits::total          527                       # number of WriteReq MSHR hits
system.cpu27.dcache.demand_mshr_hits::cpu27.data        68495                       # number of demand (read+write) MSHR hits
system.cpu27.dcache.demand_mshr_hits::total        68495                       # number of demand (read+write) MSHR hits
system.cpu27.dcache.overall_mshr_hits::cpu27.data        68495                       # number of overall MSHR hits
system.cpu27.dcache.overall_mshr_hits::total        68495                       # number of overall MSHR hits
system.cpu27.dcache.ReadReq_mshr_misses::cpu27.data        66219                       # number of ReadReq MSHR misses
system.cpu27.dcache.ReadReq_mshr_misses::total        66219                       # number of ReadReq MSHR misses
system.cpu27.dcache.WriteReq_mshr_misses::cpu27.data          519                       # number of WriteReq MSHR misses
system.cpu27.dcache.WriteReq_mshr_misses::total          519                       # number of WriteReq MSHR misses
system.cpu27.dcache.SoftPFReq_mshr_misses::cpu27.data            2                       # number of SoftPFReq MSHR misses
system.cpu27.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu27.dcache.LoadLockedReq_mshr_misses::cpu27.data           15                       # number of LoadLockedReq MSHR misses
system.cpu27.dcache.LoadLockedReq_mshr_misses::total           15                       # number of LoadLockedReq MSHR misses
system.cpu27.dcache.StoreCondReq_mshr_misses::cpu27.data            9                       # number of StoreCondReq MSHR misses
system.cpu27.dcache.StoreCondReq_mshr_misses::total            9                       # number of StoreCondReq MSHR misses
system.cpu27.dcache.demand_mshr_misses::cpu27.data        66738                       # number of demand (read+write) MSHR misses
system.cpu27.dcache.demand_mshr_misses::total        66738                       # number of demand (read+write) MSHR misses
system.cpu27.dcache.overall_mshr_misses::cpu27.data        66740                       # number of overall MSHR misses
system.cpu27.dcache.overall_mshr_misses::total        66740                       # number of overall MSHR misses
system.cpu27.dcache.ReadReq_mshr_miss_latency::cpu27.data   4590145196                       # number of ReadReq MSHR miss cycles
system.cpu27.dcache.ReadReq_mshr_miss_latency::total   4590145196                       # number of ReadReq MSHR miss cycles
system.cpu27.dcache.WriteReq_mshr_miss_latency::cpu27.data     51498119                       # number of WriteReq MSHR miss cycles
system.cpu27.dcache.WriteReq_mshr_miss_latency::total     51498119                       # number of WriteReq MSHR miss cycles
system.cpu27.dcache.SoftPFReq_mshr_miss_latency::cpu27.data         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu27.dcache.SoftPFReq_mshr_miss_latency::total         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu27.dcache.LoadLockedReq_mshr_miss_latency::cpu27.data       127091                       # number of LoadLockedReq MSHR miss cycles
system.cpu27.dcache.LoadLockedReq_mshr_miss_latency::total       127091                       # number of LoadLockedReq MSHR miss cycles
system.cpu27.dcache.StoreCondReq_mshr_miss_latency::cpu27.data         5000                       # number of StoreCondReq MSHR miss cycles
system.cpu27.dcache.StoreCondReq_mshr_miss_latency::total         5000                       # number of StoreCondReq MSHR miss cycles
system.cpu27.dcache.StoreCondFailReq_mshr_miss_latency::cpu27.data       103000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu27.dcache.StoreCondFailReq_mshr_miss_latency::total       103000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu27.dcache.demand_mshr_miss_latency::cpu27.data   4641643315                       # number of demand (read+write) MSHR miss cycles
system.cpu27.dcache.demand_mshr_miss_latency::total   4641643315                       # number of demand (read+write) MSHR miss cycles
system.cpu27.dcache.overall_mshr_miss_latency::cpu27.data   4641648315                       # number of overall MSHR miss cycles
system.cpu27.dcache.overall_mshr_miss_latency::total   4641648315                       # number of overall MSHR miss cycles
system.cpu27.dcache.ReadReq_mshr_miss_rate::cpu27.data     0.210792                       # mshr miss rate for ReadReq accesses
system.cpu27.dcache.ReadReq_mshr_miss_rate::total     0.210792                       # mshr miss rate for ReadReq accesses
system.cpu27.dcache.WriteReq_mshr_miss_rate::cpu27.data     0.058730                       # mshr miss rate for WriteReq accesses
system.cpu27.dcache.WriteReq_mshr_miss_rate::total     0.058730                       # mshr miss rate for WriteReq accesses
system.cpu27.dcache.SoftPFReq_mshr_miss_rate::cpu27.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu27.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu27.dcache.LoadLockedReq_mshr_miss_rate::cpu27.data     0.833333                       # mshr miss rate for LoadLockedReq accesses
system.cpu27.dcache.LoadLockedReq_mshr_miss_rate::total     0.833333                       # mshr miss rate for LoadLockedReq accesses
system.cpu27.dcache.StoreCondReq_mshr_miss_rate::cpu27.data     0.900000                       # mshr miss rate for StoreCondReq accesses
system.cpu27.dcache.StoreCondReq_mshr_miss_rate::total     0.900000                       # mshr miss rate for StoreCondReq accesses
system.cpu27.dcache.demand_mshr_miss_rate::cpu27.data     0.206631                       # mshr miss rate for demand accesses
system.cpu27.dcache.demand_mshr_miss_rate::total     0.206631                       # mshr miss rate for demand accesses
system.cpu27.dcache.overall_mshr_miss_rate::cpu27.data     0.206634                       # mshr miss rate for overall accesses
system.cpu27.dcache.overall_mshr_miss_rate::total     0.206634                       # mshr miss rate for overall accesses
system.cpu27.dcache.ReadReq_avg_mshr_miss_latency::cpu27.data 69317.645932                       # average ReadReq mshr miss latency
system.cpu27.dcache.ReadReq_avg_mshr_miss_latency::total 69317.645932                       # average ReadReq mshr miss latency
system.cpu27.dcache.WriteReq_avg_mshr_miss_latency::cpu27.data 99225.662813                       # average WriteReq mshr miss latency
system.cpu27.dcache.WriteReq_avg_mshr_miss_latency::total 99225.662813                       # average WriteReq mshr miss latency
system.cpu27.dcache.SoftPFReq_avg_mshr_miss_latency::cpu27.data         2500                       # average SoftPFReq mshr miss latency
system.cpu27.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu27.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu27.data  8472.733333                       # average LoadLockedReq mshr miss latency
system.cpu27.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8472.733333                       # average LoadLockedReq mshr miss latency
system.cpu27.dcache.StoreCondReq_avg_mshr_miss_latency::cpu27.data   555.555556                       # average StoreCondReq mshr miss latency
system.cpu27.dcache.StoreCondReq_avg_mshr_miss_latency::total   555.555556                       # average StoreCondReq mshr miss latency
system.cpu27.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu27.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu27.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu27.dcache.demand_avg_mshr_miss_latency::cpu27.data 69550.230978                       # average overall mshr miss latency
system.cpu27.dcache.demand_avg_mshr_miss_latency::total 69550.230978                       # average overall mshr miss latency
system.cpu27.dcache.overall_avg_mshr_miss_latency::cpu27.data 69548.221681                       # average overall mshr miss latency
system.cpu27.dcache.overall_avg_mshr_miss_latency::total 69548.221681                       # average overall mshr miss latency
system.cpu27.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu27.icache.tags.replacements               0                       # number of replacements
system.cpu27.icache.tags.tagsinuse          43.746382                       # Cycle average of tags in use
system.cpu27.icache.tags.total_refs            143157                       # Total number of references to valid blocks.
system.cpu27.icache.tags.sampled_refs              56                       # Sample count of references to valid blocks.
system.cpu27.icache.tags.avg_refs         2556.375000                       # Average number of references to valid blocks.
system.cpu27.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu27.icache.tags.occ_blocks::cpu27.inst    43.746382                       # Average occupied blocks per requestor
system.cpu27.icache.tags.occ_percent::cpu27.inst     0.085442                       # Average percentage of cache occupancy
system.cpu27.icache.tags.occ_percent::total     0.085442                       # Average percentage of cache occupancy
system.cpu27.icache.tags.occ_task_id_blocks::1024           56                       # Occupied blocks per task id
system.cpu27.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu27.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu27.icache.tags.age_task_id_blocks_1024::3           51                       # Occupied blocks per task id
system.cpu27.icache.tags.occ_task_id_percent::1024     0.109375                       # Percentage of cache occupancy per task id
system.cpu27.icache.tags.tag_accesses          286518                       # Number of tag accesses
system.cpu27.icache.tags.data_accesses         286518                       # Number of data accesses
system.cpu27.icache.ReadReq_hits::cpu27.inst       143157                       # number of ReadReq hits
system.cpu27.icache.ReadReq_hits::total        143157                       # number of ReadReq hits
system.cpu27.icache.demand_hits::cpu27.inst       143157                       # number of demand (read+write) hits
system.cpu27.icache.demand_hits::total         143157                       # number of demand (read+write) hits
system.cpu27.icache.overall_hits::cpu27.inst       143157                       # number of overall hits
system.cpu27.icache.overall_hits::total        143157                       # number of overall hits
system.cpu27.icache.ReadReq_misses::cpu27.inst           74                       # number of ReadReq misses
system.cpu27.icache.ReadReq_misses::total           74                       # number of ReadReq misses
system.cpu27.icache.demand_misses::cpu27.inst           74                       # number of demand (read+write) misses
system.cpu27.icache.demand_misses::total           74                       # number of demand (read+write) misses
system.cpu27.icache.overall_misses::cpu27.inst           74                       # number of overall misses
system.cpu27.icache.overall_misses::total           74                       # number of overall misses
system.cpu27.icache.ReadReq_miss_latency::cpu27.inst      4321658                       # number of ReadReq miss cycles
system.cpu27.icache.ReadReq_miss_latency::total      4321658                       # number of ReadReq miss cycles
system.cpu27.icache.demand_miss_latency::cpu27.inst      4321658                       # number of demand (read+write) miss cycles
system.cpu27.icache.demand_miss_latency::total      4321658                       # number of demand (read+write) miss cycles
system.cpu27.icache.overall_miss_latency::cpu27.inst      4321658                       # number of overall miss cycles
system.cpu27.icache.overall_miss_latency::total      4321658                       # number of overall miss cycles
system.cpu27.icache.ReadReq_accesses::cpu27.inst       143231                       # number of ReadReq accesses(hits+misses)
system.cpu27.icache.ReadReq_accesses::total       143231                       # number of ReadReq accesses(hits+misses)
system.cpu27.icache.demand_accesses::cpu27.inst       143231                       # number of demand (read+write) accesses
system.cpu27.icache.demand_accesses::total       143231                       # number of demand (read+write) accesses
system.cpu27.icache.overall_accesses::cpu27.inst       143231                       # number of overall (read+write) accesses
system.cpu27.icache.overall_accesses::total       143231                       # number of overall (read+write) accesses
system.cpu27.icache.ReadReq_miss_rate::cpu27.inst     0.000517                       # miss rate for ReadReq accesses
system.cpu27.icache.ReadReq_miss_rate::total     0.000517                       # miss rate for ReadReq accesses
system.cpu27.icache.demand_miss_rate::cpu27.inst     0.000517                       # miss rate for demand accesses
system.cpu27.icache.demand_miss_rate::total     0.000517                       # miss rate for demand accesses
system.cpu27.icache.overall_miss_rate::cpu27.inst     0.000517                       # miss rate for overall accesses
system.cpu27.icache.overall_miss_rate::total     0.000517                       # miss rate for overall accesses
system.cpu27.icache.ReadReq_avg_miss_latency::cpu27.inst 58400.783784                       # average ReadReq miss latency
system.cpu27.icache.ReadReq_avg_miss_latency::total 58400.783784                       # average ReadReq miss latency
system.cpu27.icache.demand_avg_miss_latency::cpu27.inst 58400.783784                       # average overall miss latency
system.cpu27.icache.demand_avg_miss_latency::total 58400.783784                       # average overall miss latency
system.cpu27.icache.overall_avg_miss_latency::cpu27.inst 58400.783784                       # average overall miss latency
system.cpu27.icache.overall_avg_miss_latency::total 58400.783784                       # average overall miss latency
system.cpu27.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu27.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu27.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu27.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu27.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu27.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu27.icache.fast_writes                     0                       # number of fast writes performed
system.cpu27.icache.cache_copies                    0                       # number of cache copies performed
system.cpu27.icache.ReadReq_mshr_hits::cpu27.inst           18                       # number of ReadReq MSHR hits
system.cpu27.icache.ReadReq_mshr_hits::total           18                       # number of ReadReq MSHR hits
system.cpu27.icache.demand_mshr_hits::cpu27.inst           18                       # number of demand (read+write) MSHR hits
system.cpu27.icache.demand_mshr_hits::total           18                       # number of demand (read+write) MSHR hits
system.cpu27.icache.overall_mshr_hits::cpu27.inst           18                       # number of overall MSHR hits
system.cpu27.icache.overall_mshr_hits::total           18                       # number of overall MSHR hits
system.cpu27.icache.ReadReq_mshr_misses::cpu27.inst           56                       # number of ReadReq MSHR misses
system.cpu27.icache.ReadReq_mshr_misses::total           56                       # number of ReadReq MSHR misses
system.cpu27.icache.demand_mshr_misses::cpu27.inst           56                       # number of demand (read+write) MSHR misses
system.cpu27.icache.demand_mshr_misses::total           56                       # number of demand (read+write) MSHR misses
system.cpu27.icache.overall_mshr_misses::cpu27.inst           56                       # number of overall MSHR misses
system.cpu27.icache.overall_mshr_misses::total           56                       # number of overall MSHR misses
system.cpu27.icache.ReadReq_mshr_miss_latency::cpu27.inst      3233056                       # number of ReadReq MSHR miss cycles
system.cpu27.icache.ReadReq_mshr_miss_latency::total      3233056                       # number of ReadReq MSHR miss cycles
system.cpu27.icache.demand_mshr_miss_latency::cpu27.inst      3233056                       # number of demand (read+write) MSHR miss cycles
system.cpu27.icache.demand_mshr_miss_latency::total      3233056                       # number of demand (read+write) MSHR miss cycles
system.cpu27.icache.overall_mshr_miss_latency::cpu27.inst      3233056                       # number of overall MSHR miss cycles
system.cpu27.icache.overall_mshr_miss_latency::total      3233056                       # number of overall MSHR miss cycles
system.cpu27.icache.ReadReq_mshr_miss_rate::cpu27.inst     0.000391                       # mshr miss rate for ReadReq accesses
system.cpu27.icache.ReadReq_mshr_miss_rate::total     0.000391                       # mshr miss rate for ReadReq accesses
system.cpu27.icache.demand_mshr_miss_rate::cpu27.inst     0.000391                       # mshr miss rate for demand accesses
system.cpu27.icache.demand_mshr_miss_rate::total     0.000391                       # mshr miss rate for demand accesses
system.cpu27.icache.overall_mshr_miss_rate::cpu27.inst     0.000391                       # mshr miss rate for overall accesses
system.cpu27.icache.overall_mshr_miss_rate::total     0.000391                       # mshr miss rate for overall accesses
system.cpu27.icache.ReadReq_avg_mshr_miss_latency::cpu27.inst 57733.142857                       # average ReadReq mshr miss latency
system.cpu27.icache.ReadReq_avg_mshr_miss_latency::total 57733.142857                       # average ReadReq mshr miss latency
system.cpu27.icache.demand_avg_mshr_miss_latency::cpu27.inst 57733.142857                       # average overall mshr miss latency
system.cpu27.icache.demand_avg_mshr_miss_latency::total 57733.142857                       # average overall mshr miss latency
system.cpu27.icache.overall_avg_mshr_miss_latency::cpu27.inst 57733.142857                       # average overall mshr miss latency
system.cpu27.icache.overall_avg_mshr_miss_latency::total 57733.142857                       # average overall mshr miss latency
system.cpu27.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu28.branchPred.lookups                166128                       # Number of BP lookups
system.cpu28.branchPred.condPredicted          162288                       # Number of conditional branches predicted
system.cpu28.branchPred.condIncorrect            1013                       # Number of conditional branches incorrect
system.cpu28.branchPred.BTBLookups             161960                       # Number of BTB lookups
system.cpu28.branchPred.BTBHits                118100                       # Number of BTB hits
system.cpu28.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu28.branchPred.BTBHitPct           72.919239                       # BTB Hit Percentage
system.cpu28.branchPred.usedRAS                  2057                       # Number of times the RAS was used to get a target.
system.cpu28.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu28.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu28.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu28.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu28.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu28.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu28.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu28.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu28.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu28.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu28.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu28.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu28.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu28.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu28.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu28.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu28.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu28.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu28.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu28.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu28.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu28.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu28.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu28.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu28.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu28.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu28.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu28.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu28.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu28.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu28.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu28.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu28.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu28.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu28.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu28.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu28.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu28.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu28.dtb.inst_hits                          0                       # ITB inst hits
system.cpu28.dtb.inst_misses                        0                       # ITB inst misses
system.cpu28.dtb.read_hits                          0                       # DTB read hits
system.cpu28.dtb.read_misses                        0                       # DTB read misses
system.cpu28.dtb.write_hits                         0                       # DTB write hits
system.cpu28.dtb.write_misses                       0                       # DTB write misses
system.cpu28.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu28.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu28.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu28.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu28.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu28.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu28.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu28.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu28.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu28.dtb.read_accesses                      0                       # DTB read accesses
system.cpu28.dtb.write_accesses                     0                       # DTB write accesses
system.cpu28.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu28.dtb.hits                               0                       # DTB hits
system.cpu28.dtb.misses                             0                       # DTB misses
system.cpu28.dtb.accesses                           0                       # DTB accesses
system.cpu28.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu28.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu28.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu28.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu28.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu28.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu28.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu28.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu28.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu28.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu28.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu28.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu28.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu28.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu28.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu28.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu28.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu28.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu28.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu28.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu28.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu28.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu28.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu28.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu28.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu28.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu28.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu28.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu28.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu28.itb.walker.walks                       0                       # Table walker walks requested
system.cpu28.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu28.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu28.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu28.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu28.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu28.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu28.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu28.itb.inst_hits                          0                       # ITB inst hits
system.cpu28.itb.inst_misses                        0                       # ITB inst misses
system.cpu28.itb.read_hits                          0                       # DTB read hits
system.cpu28.itb.read_misses                        0                       # DTB read misses
system.cpu28.itb.write_hits                         0                       # DTB write hits
system.cpu28.itb.write_misses                       0                       # DTB write misses
system.cpu28.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu28.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu28.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu28.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu28.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu28.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu28.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu28.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu28.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu28.itb.read_accesses                      0                       # DTB read accesses
system.cpu28.itb.write_accesses                     0                       # DTB write accesses
system.cpu28.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu28.itb.hits                               0                       # DTB hits
system.cpu28.itb.misses                             0                       # DTB misses
system.cpu28.itb.accesses                           0                       # DTB accesses
system.cpu28.numCycles                        2483759                       # number of cpu cycles simulated
system.cpu28.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu28.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu28.fetch.icacheStallCycles           144939                       # Number of cycles fetch is stalled on an Icache miss
system.cpu28.fetch.Insts                      1418069                       # Number of instructions fetch has processed
system.cpu28.fetch.Branches                    166128                       # Number of branches that fetch encountered
system.cpu28.fetch.predictedBranches           120157                       # Number of branches that fetch has predicted taken
system.cpu28.fetch.Cycles                     2334693                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu28.fetch.SquashCycles                  2837                       # Number of cycles fetch has spent squashing
system.cpu28.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu28.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu28.fetch.CacheLines                  143112                       # Number of cache lines fetched
system.cpu28.fetch.IcacheSquashes                  49                       # Number of outstanding Icache misses that were squashed
system.cpu28.fetch.rateDist::samples          2481057                       # Number of instructions fetched each cycle (Total)
system.cpu28.fetch.rateDist::mean            0.578690                       # Number of instructions fetched each cycle (Total)
system.cpu28.fetch.rateDist::stdev           1.856138                       # Number of instructions fetched each cycle (Total)
system.cpu28.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu28.fetch.rateDist::0                2220079     89.48%     89.48% # Number of instructions fetched each cycle (Total)
system.cpu28.fetch.rateDist::1                  26080      1.05%     90.53% # Number of instructions fetched each cycle (Total)
system.cpu28.fetch.rateDist::2                  19463      0.78%     91.32% # Number of instructions fetched each cycle (Total)
system.cpu28.fetch.rateDist::3                  19111      0.77%     92.09% # Number of instructions fetched each cycle (Total)
system.cpu28.fetch.rateDist::4                  19377      0.78%     92.87% # Number of instructions fetched each cycle (Total)
system.cpu28.fetch.rateDist::5                  18404      0.74%     93.61% # Number of instructions fetched each cycle (Total)
system.cpu28.fetch.rateDist::6                  26302      1.06%     94.67% # Number of instructions fetched each cycle (Total)
system.cpu28.fetch.rateDist::7                  71843      2.90%     97.57% # Number of instructions fetched each cycle (Total)
system.cpu28.fetch.rateDist::8                  60398      2.43%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu28.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu28.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu28.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu28.fetch.rateDist::total            2481057                       # Number of instructions fetched each cycle (Total)
system.cpu28.fetch.branchRate                0.066886                       # Number of branch fetches per cycle
system.cpu28.fetch.rate                      0.570937                       # Number of inst fetches per cycle
system.cpu28.decode.IdleCycles                  68734                       # Number of cycles decode is idle
system.cpu28.decode.BlockedCycles             2234454                       # Number of cycles decode is blocked
system.cpu28.decode.RunCycles                   26064                       # Number of cycles decode is running
system.cpu28.decode.UnblockCycles              150416                       # Number of cycles decode is unblocking
system.cpu28.decode.SquashCycles                 1389                       # Number of cycles decode is squashing
system.cpu28.decode.BranchResolved               1719                       # Number of times decode resolved a branch
system.cpu28.decode.BranchMispred                  29                       # Number of times decode detected a branch misprediction
system.cpu28.decode.DecodedInsts              1382631                       # Number of instructions handled by decode
system.cpu28.decode.SquashedInsts                 109                       # Number of squashed instructions handled by decode
system.cpu28.rename.SquashCycles                 1389                       # Number of cycles rename is squashing
system.cpu28.rename.IdleCycles                  94748                       # Number of cycles rename is idle
system.cpu28.rename.BlockCycles               1607724                       # Number of cycles rename is blocking
system.cpu28.rename.serializeStallCycles        16431                       # count of cycles rename stalled for serializing inst
system.cpu28.rename.RunCycles                  118530                       # Number of cycles rename is running
system.cpu28.rename.UnblockCycles              642235                       # Number of cycles rename is unblocking
system.cpu28.rename.RenamedInsts              1374846                       # Number of instructions processed by rename
system.cpu28.rename.ROBFullEvents                   1                       # Number of times rename has blocked due to ROB full
system.cpu28.rename.IQFullEvents               603923                       # Number of times rename has blocked due to IQ full
system.cpu28.rename.LQFullEvents                 3206                       # Number of times rename has blocked due to LQ full
system.cpu28.rename.RenamedOperands           2004577                       # Number of destination operands rename has renamed
system.cpu28.rename.RenameLookups             6751076                       # Number of register rename lookups that rename has made
system.cpu28.rename.int_rename_lookups        2166857                       # Number of integer rename lookups
system.cpu28.rename.CommittedMaps             1947795                       # Number of HB maps that are committed
system.cpu28.rename.UndoneMaps                  56771                       # Number of HB maps that are undone due to squashing
system.cpu28.rename.serializingInsts              446                       # count of serializing insts renamed
system.cpu28.rename.tempSerializingInsts          446                       # count of temporary serializing insts renamed
system.cpu28.rename.skidInsts                  909350                       # count of insts added to the skid buffer
system.cpu28.memDep0.insertedLoads             316361                       # Number of loads inserted to the mem dependence unit.
system.cpu28.memDep0.insertedStores              9210                       # Number of stores inserted to the mem dependence unit.
system.cpu28.memDep0.conflictingLoads            4689                       # Number of conflicting loads.
system.cpu28.memDep0.conflictingStores           4797                       # Number of conflicting stores.
system.cpu28.iq.iqInstsAdded                  1369932                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu28.iq.iqNonSpecInstsAdded               841                       # Number of non-speculative instructions added to the IQ
system.cpu28.iq.iqInstsIssued                 2350235                       # Number of instructions issued
system.cpu28.iq.iqSquashedInstsIssued            2152                       # Number of squashed instructions issued
system.cpu28.iq.iqSquashedInstsExamined         27986                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu28.iq.iqSquashedOperandsExamined        98388                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu28.iq.iqSquashedNonSpecRemoved            7                       # Number of squashed non-spec instructions that were removed
system.cpu28.iq.issued_per_cycle::samples      2481057                       # Number of insts issued each cycle
system.cpu28.iq.issued_per_cycle::mean       0.947272                       # Number of insts issued each cycle
system.cpu28.iq.issued_per_cycle::stdev      1.432062                       # Number of insts issued each cycle
system.cpu28.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu28.iq.issued_per_cycle::0           1464391     59.02%     59.02% # Number of insts issued each cycle
system.cpu28.iq.issued_per_cycle::1            468230     18.87%     77.90% # Number of insts issued each cycle
system.cpu28.iq.issued_per_cycle::2            126717      5.11%     83.00% # Number of insts issued each cycle
system.cpu28.iq.issued_per_cycle::3             58305      2.35%     85.35% # Number of insts issued each cycle
system.cpu28.iq.issued_per_cycle::4            363414     14.65%    100.00% # Number of insts issued each cycle
system.cpu28.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu28.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu28.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu28.iq.issued_per_cycle::total       2481057                       # Number of insts issued each cycle
system.cpu28.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu28.iq.fu_full::IntAlu                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu28.iq.fu_full::IntMult                    4    100.00%    100.00% # attempts to use FU when none available
system.cpu28.iq.fu_full::IntDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu28.iq.fu_full::FloatAdd                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu28.iq.fu_full::FloatCmp                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu28.iq.fu_full::FloatCvt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu28.iq.fu_full::FloatMult                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu28.iq.fu_full::FloatDiv                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu28.iq.fu_full::FloatSqrt                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdAddAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdAlu                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdMisc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdMultAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdShift                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdShiftAcc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdFloatAdd               0      0.00%    100.00% # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdFloatAlu               0      0.00%    100.00% # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdFloatCmp               0      0.00%    100.00% # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdFloatCvt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdFloatDiv               0      0.00%    100.00% # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdFloatMisc              0      0.00%    100.00% # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdFloatMult              0      0.00%    100.00% # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdFloatSqrt              0      0.00%    100.00% # attempts to use FU when none available
system.cpu28.iq.fu_full::MemRead                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu28.iq.fu_full::MemWrite                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu28.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu28.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu28.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu28.iq.FU_type_0::IntAlu              831264     35.37%     35.37% # Type of FU issued
system.cpu28.iq.FU_type_0::IntMult             196612      8.37%     43.74% # Type of FU issued
system.cpu28.iq.FU_type_0::IntDiv                   0      0.00%     43.74% # Type of FU issued
system.cpu28.iq.FU_type_0::FloatAdd                 0      0.00%     43.74% # Type of FU issued
system.cpu28.iq.FU_type_0::FloatCmp                 0      0.00%     43.74% # Type of FU issued
system.cpu28.iq.FU_type_0::FloatCvt                 0      0.00%     43.74% # Type of FU issued
system.cpu28.iq.FU_type_0::FloatMult                0      0.00%     43.74% # Type of FU issued
system.cpu28.iq.FU_type_0::FloatDiv                 0      0.00%     43.74% # Type of FU issued
system.cpu28.iq.FU_type_0::FloatSqrt                0      0.00%     43.74% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdAdd                  0      0.00%     43.74% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdAddAcc               0      0.00%     43.74% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdAlu                  0      0.00%     43.74% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdCmp                  0      0.00%     43.74% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdCvt                  0      0.00%     43.74% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdMisc                 0      0.00%     43.74% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdMult                 0      0.00%     43.74% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdMultAcc              0      0.00%     43.74% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdShift                0      0.00%     43.74% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdShiftAcc             0      0.00%     43.74% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdSqrt                 0      0.00%     43.74% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdFloatAdd             0      0.00%     43.74% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdFloatAlu             0      0.00%     43.74% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdFloatCmp             0      0.00%     43.74% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdFloatCvt             0      0.00%     43.74% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdFloatDiv             0      0.00%     43.74% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdFloatMisc            0      0.00%     43.74% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdFloatMult            0      0.00%     43.74% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     43.74% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdFloatSqrt            0      0.00%     43.74% # Type of FU issued
system.cpu28.iq.FU_type_0::MemRead            1313426     55.88%     99.62% # Type of FU issued
system.cpu28.iq.FU_type_0::MemWrite              8933      0.38%    100.00% # Type of FU issued
system.cpu28.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu28.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu28.iq.FU_type_0::total              2350235                       # Type of FU issued
system.cpu28.iq.rate                         0.946241                       # Inst issue rate
system.cpu28.iq.fu_busy_cnt                         4                       # FU busy when requested
system.cpu28.iq.fu_busy_rate                 0.000002                       # FU busy rate (busy events/executed inst)
system.cpu28.iq.int_inst_queue_reads          7183679                       # Number of integer instruction queue reads
system.cpu28.iq.int_inst_queue_writes         1398774                       # Number of integer instruction queue writes
system.cpu28.iq.int_inst_queue_wakeup_accesses      1349976                       # Number of integer instruction queue wakeup accesses
system.cpu28.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu28.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu28.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu28.iq.int_alu_accesses              2350239                       # Number of integer alu accesses
system.cpu28.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu28.iew.lsq.thread0.forwLoads             16                       # Number of loads that had data forwarded from stores
system.cpu28.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu28.iew.lsq.thread0.squashedLoads         3659                       # Number of loads squashed
system.cpu28.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu28.iew.lsq.thread0.memOrderViolation           15                       # Number of memory ordering violations
system.cpu28.iew.lsq.thread0.squashedStores          411                       # Number of stores squashed
system.cpu28.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu28.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu28.iew.lsq.thread0.rescheduledLoads          408                       # Number of loads that were rescheduled
system.cpu28.iew.lsq.thread0.cacheBlocked       999712                       # Number of times an access to memory failed due to the cache being blocked
system.cpu28.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu28.iew.iewSquashCycles                 1389                       # Number of cycles IEW is squashing
system.cpu28.iew.iewBlockCycles               1094089                       # Number of cycles IEW is blocking
system.cpu28.iew.iewUnblockCycles               66848                       # Number of cycles IEW is unblocking
system.cpu28.iew.iewDispatchedInsts           1370776                       # Number of instructions dispatched to IQ
system.cpu28.iew.iewDispSquashedInsts              32                       # Number of squashed instructions skipped by dispatch
system.cpu28.iew.iewDispLoadInsts              316361                       # Number of dispatched load instructions
system.cpu28.iew.iewDispStoreInsts               9210                       # Number of dispatched store instructions
system.cpu28.iew.iewDispNonSpecInsts              431                       # Number of dispatched non-speculative instructions
system.cpu28.iew.iewIQFullEvents                 2210                       # Number of times the IQ has become full, causing a stall
system.cpu28.iew.iewLSQFullEvents                1330                       # Number of times the LSQ has become full, causing a stall
system.cpu28.iew.memOrderViolationEvents           15                       # Number of memory order violations
system.cpu28.iew.predictedTakenIncorrect          921                       # Number of branches that were predicted taken incorrectly
system.cpu28.iew.predictedNotTakenIncorrect           66                       # Number of branches that were predicted not taken incorrectly
system.cpu28.iew.branchMispredicts                987                       # Number of branch mispredicts detected at execute
system.cpu28.iew.iewExecutedInsts             2349736                       # Number of executed instructions
system.cpu28.iew.iewExecLoadInsts             1313018                       # Number of load instructions executed
system.cpu28.iew.iewExecSquashedInsts             495                       # Number of squashed instructions skipped in execute
system.cpu28.iew.exec_swp                           0                       # number of swp insts executed
system.cpu28.iew.exec_nop                           3                       # number of nop insts executed
system.cpu28.iew.exec_refs                    1321919                       # number of memory reference insts executed
system.cpu28.iew.exec_branches                 151518                       # Number of branches executed
system.cpu28.iew.exec_stores                     8901                       # Number of stores executed
system.cpu28.iew.exec_rate                   0.946040                       # Inst execution rate
system.cpu28.iew.wb_sent                      1350399                       # cumulative count of insts sent to commit
system.cpu28.iew.wb_count                     1349976                       # cumulative count of insts written-back
system.cpu28.iew.wb_producers                  935380                       # num instructions producing a value
system.cpu28.iew.wb_consumers                 1475431                       # num instructions consuming a value
system.cpu28.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu28.iew.wb_rate                     0.543521                       # insts written-back per cycle
system.cpu28.iew.wb_fanout                   0.633971                       # average fanout of values written-back
system.cpu28.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu28.commit.commitSquashedInsts         27924                       # The number of squashed insts skipped by commit
system.cpu28.commit.commitNonSpecStalls           834                       # The number of times commit has been forced to stall to communicate backwards
system.cpu28.commit.branchMispredicts             984                       # The number of times a branch was mispredicted
system.cpu28.commit.committed_per_cycle::samples      2476661                       # Number of insts commited each cycle
system.cpu28.commit.committed_per_cycle::mean     0.542176                       # Number of insts commited each cycle
system.cpu28.commit.committed_per_cycle::stdev     1.350183                       # Number of insts commited each cycle
system.cpu28.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu28.commit.committed_per_cycle::0      1927214     77.82%     77.82% # Number of insts commited each cycle
system.cpu28.commit.committed_per_cycle::1       238879      9.65%     87.46% # Number of insts commited each cycle
system.cpu28.commit.committed_per_cycle::2       132803      5.36%     92.82% # Number of insts commited each cycle
system.cpu28.commit.committed_per_cycle::3        68452      2.76%     95.59% # Number of insts commited each cycle
system.cpu28.commit.committed_per_cycle::4         1469      0.06%     95.65% # Number of insts commited each cycle
system.cpu28.commit.committed_per_cycle::5        77467      3.13%     98.77% # Number of insts commited each cycle
system.cpu28.commit.committed_per_cycle::6          855      0.03%     98.81% # Number of insts commited each cycle
system.cpu28.commit.committed_per_cycle::7         1571      0.06%     98.87% # Number of insts commited each cycle
system.cpu28.commit.committed_per_cycle::8        27951      1.13%    100.00% # Number of insts commited each cycle
system.cpu28.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu28.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu28.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu28.commit.committed_per_cycle::total      2476661                       # Number of insts commited each cycle
system.cpu28.commit.committedInsts            1330678                       # Number of instructions committed
system.cpu28.commit.committedOps              1342787                       # Number of ops (including micro ops) committed
system.cpu28.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu28.commit.refs                       321501                       # Number of memory references committed
system.cpu28.commit.loads                      312702                       # Number of loads committed
system.cpu28.commit.membars                       406                       # Number of memory barriers committed
system.cpu28.commit.branches                   150194                       # Number of branches committed
system.cpu28.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu28.commit.int_insts                 1194595                       # Number of committed integer instructions.
system.cpu28.commit.function_calls               1204                       # Number of function calls committed.
system.cpu28.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu28.commit.op_class_0::IntAlu         824675     61.42%     61.42% # Class of committed instruction
system.cpu28.commit.op_class_0::IntMult        196611     14.64%     76.06% # Class of committed instruction
system.cpu28.commit.op_class_0::IntDiv              0      0.00%     76.06% # Class of committed instruction
system.cpu28.commit.op_class_0::FloatAdd            0      0.00%     76.06% # Class of committed instruction
system.cpu28.commit.op_class_0::FloatCmp            0      0.00%     76.06% # Class of committed instruction
system.cpu28.commit.op_class_0::FloatCvt            0      0.00%     76.06% # Class of committed instruction
system.cpu28.commit.op_class_0::FloatMult            0      0.00%     76.06% # Class of committed instruction
system.cpu28.commit.op_class_0::FloatDiv            0      0.00%     76.06% # Class of committed instruction
system.cpu28.commit.op_class_0::FloatSqrt            0      0.00%     76.06% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdAdd             0      0.00%     76.06% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdAddAcc            0      0.00%     76.06% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdAlu             0      0.00%     76.06% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdCmp             0      0.00%     76.06% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdCvt             0      0.00%     76.06% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdMisc            0      0.00%     76.06% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdMult            0      0.00%     76.06% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdMultAcc            0      0.00%     76.06% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdShift            0      0.00%     76.06% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdShiftAcc            0      0.00%     76.06% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdSqrt            0      0.00%     76.06% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdFloatAdd            0      0.00%     76.06% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdFloatAlu            0      0.00%     76.06% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdFloatCmp            0      0.00%     76.06% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdFloatCvt            0      0.00%     76.06% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdFloatDiv            0      0.00%     76.06% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdFloatMisc            0      0.00%     76.06% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdFloatMult            0      0.00%     76.06% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.06% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.06% # Class of committed instruction
system.cpu28.commit.op_class_0::MemRead        312702     23.29%     99.34% # Class of committed instruction
system.cpu28.commit.op_class_0::MemWrite         8799      0.66%    100.00% # Class of committed instruction
system.cpu28.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu28.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu28.commit.op_class_0::total         1342787                       # Class of committed instruction
system.cpu28.commit.bw_lim_events               27951                       # number cycles where commit BW limit reached
system.cpu28.rob.rob_reads                    3814260                       # The number of ROB reads
system.cpu28.rob.rob_writes                   2745885                       # The number of ROB writes
system.cpu28.timesIdled                            25                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu28.idleCycles                          2702                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu28.quiesceCycles                     418001                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu28.committedInsts                   1330678                       # Number of Instructions Simulated
system.cpu28.committedOps                     1342787                       # Number of Ops (including micro ops) Simulated
system.cpu28.cpi                             1.866536                       # CPI: Cycles Per Instruction
system.cpu28.cpi_total                       1.866536                       # CPI: Total CPI of All Threads
system.cpu28.ipc                             0.535752                       # IPC: Instructions Per Cycle
system.cpu28.ipc_total                       0.535752                       # IPC: Total IPC of All Threads
system.cpu28.int_regfile_reads                3332522                       # number of integer regfile reads
system.cpu28.int_regfile_writes               1070189                       # number of integer regfile writes
system.cpu28.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu28.cc_regfile_reads                 7990311                       # number of cc regfile reads
system.cpu28.cc_regfile_writes                 891736                       # number of cc regfile writes
system.cpu28.misc_regfile_reads                346303                       # number of misc regfile reads
system.cpu28.misc_regfile_writes                  134                       # number of misc regfile writes
system.cpu28.dcache.tags.replacements           65711                       # number of replacements
system.cpu28.dcache.tags.tagsinuse         782.688236                       # Cycle average of tags in use
system.cpu28.dcache.tags.total_refs            187248                       # Total number of references to valid blocks.
system.cpu28.dcache.tags.sampled_refs           66733                       # Sample count of references to valid blocks.
system.cpu28.dcache.tags.avg_refs            2.805928                       # Average number of references to valid blocks.
system.cpu28.dcache.tags.warmup_cycle       486638000                       # Cycle when the warmup percentage was hit.
system.cpu28.dcache.tags.occ_blocks::cpu28.data   782.688236                       # Average occupied blocks per requestor
system.cpu28.dcache.tags.occ_percent::cpu28.data     0.764344                       # Average percentage of cache occupancy
system.cpu28.dcache.tags.occ_percent::total     0.764344                       # Average percentage of cache occupancy
system.cpu28.dcache.tags.occ_task_id_blocks::1024         1022                       # Occupied blocks per task id
system.cpu28.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu28.dcache.tags.age_task_id_blocks_1024::1          258                       # Occupied blocks per task id
system.cpu28.dcache.tags.age_task_id_blocks_1024::2          760                       # Occupied blocks per task id
system.cpu28.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu28.dcache.tags.tag_accesses          711802                       # Number of tag accesses
system.cpu28.dcache.tags.data_accesses         711802                       # Number of data accesses
system.cpu28.dcache.ReadReq_hits::cpu28.data       179522                       # number of ReadReq hits
system.cpu28.dcache.ReadReq_hits::total        179522                       # number of ReadReq hits
system.cpu28.dcache.WriteReq_hits::cpu28.data         7719                       # number of WriteReq hits
system.cpu28.dcache.WriteReq_hits::total         7719                       # number of WriteReq hits
system.cpu28.dcache.SoftPFReq_hits::cpu28.data            2                       # number of SoftPFReq hits
system.cpu28.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu28.dcache.LoadLockedReq_hits::cpu28.data            5                       # number of LoadLockedReq hits
system.cpu28.dcache.LoadLockedReq_hits::total            5                       # number of LoadLockedReq hits
system.cpu28.dcache.demand_hits::cpu28.data       187241                       # number of demand (read+write) hits
system.cpu28.dcache.demand_hits::total         187241                       # number of demand (read+write) hits
system.cpu28.dcache.overall_hits::cpu28.data       187243                       # number of overall hits
system.cpu28.dcache.overall_hits::total        187243                       # number of overall hits
system.cpu28.dcache.ReadReq_misses::cpu28.data       134166                       # number of ReadReq misses
system.cpu28.dcache.ReadReq_misses::total       134166                       # number of ReadReq misses
system.cpu28.dcache.WriteReq_misses::cpu28.data         1046                       # number of WriteReq misses
system.cpu28.dcache.WriteReq_misses::total         1046                       # number of WriteReq misses
system.cpu28.dcache.SoftPFReq_misses::cpu28.data            3                       # number of SoftPFReq misses
system.cpu28.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu28.dcache.LoadLockedReq_misses::cpu28.data           27                       # number of LoadLockedReq misses
system.cpu28.dcache.LoadLockedReq_misses::total           27                       # number of LoadLockedReq misses
system.cpu28.dcache.StoreCondReq_misses::cpu28.data           20                       # number of StoreCondReq misses
system.cpu28.dcache.StoreCondReq_misses::total           20                       # number of StoreCondReq misses
system.cpu28.dcache.demand_misses::cpu28.data       135212                       # number of demand (read+write) misses
system.cpu28.dcache.demand_misses::total       135212                       # number of demand (read+write) misses
system.cpu28.dcache.overall_misses::cpu28.data       135215                       # number of overall misses
system.cpu28.dcache.overall_misses::total       135215                       # number of overall misses
system.cpu28.dcache.ReadReq_miss_latency::cpu28.data   8338922772                       # number of ReadReq miss cycles
system.cpu28.dcache.ReadReq_miss_latency::total   8338922772                       # number of ReadReq miss cycles
system.cpu28.dcache.WriteReq_miss_latency::cpu28.data    100805628                       # number of WriteReq miss cycles
system.cpu28.dcache.WriteReq_miss_latency::total    100805628                       # number of WriteReq miss cycles
system.cpu28.dcache.LoadLockedReq_miss_latency::cpu28.data       216831                       # number of LoadLockedReq miss cycles
system.cpu28.dcache.LoadLockedReq_miss_latency::total       216831                       # number of LoadLockedReq miss cycles
system.cpu28.dcache.StoreCondReq_miss_latency::cpu28.data        19500                       # number of StoreCondReq miss cycles
system.cpu28.dcache.StoreCondReq_miss_latency::total        19500                       # number of StoreCondReq miss cycles
system.cpu28.dcache.StoreCondFailReq_miss_latency::cpu28.data       206500                       # number of StoreCondFailReq miss cycles
system.cpu28.dcache.StoreCondFailReq_miss_latency::total       206500                       # number of StoreCondFailReq miss cycles
system.cpu28.dcache.demand_miss_latency::cpu28.data   8439728400                       # number of demand (read+write) miss cycles
system.cpu28.dcache.demand_miss_latency::total   8439728400                       # number of demand (read+write) miss cycles
system.cpu28.dcache.overall_miss_latency::cpu28.data   8439728400                       # number of overall miss cycles
system.cpu28.dcache.overall_miss_latency::total   8439728400                       # number of overall miss cycles
system.cpu28.dcache.ReadReq_accesses::cpu28.data       313688                       # number of ReadReq accesses(hits+misses)
system.cpu28.dcache.ReadReq_accesses::total       313688                       # number of ReadReq accesses(hits+misses)
system.cpu28.dcache.WriteReq_accesses::cpu28.data         8765                       # number of WriteReq accesses(hits+misses)
system.cpu28.dcache.WriteReq_accesses::total         8765                       # number of WriteReq accesses(hits+misses)
system.cpu28.dcache.SoftPFReq_accesses::cpu28.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu28.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu28.dcache.LoadLockedReq_accesses::cpu28.data           32                       # number of LoadLockedReq accesses(hits+misses)
system.cpu28.dcache.LoadLockedReq_accesses::total           32                       # number of LoadLockedReq accesses(hits+misses)
system.cpu28.dcache.StoreCondReq_accesses::cpu28.data           20                       # number of StoreCondReq accesses(hits+misses)
system.cpu28.dcache.StoreCondReq_accesses::total           20                       # number of StoreCondReq accesses(hits+misses)
system.cpu28.dcache.demand_accesses::cpu28.data       322453                       # number of demand (read+write) accesses
system.cpu28.dcache.demand_accesses::total       322453                       # number of demand (read+write) accesses
system.cpu28.dcache.overall_accesses::cpu28.data       322458                       # number of overall (read+write) accesses
system.cpu28.dcache.overall_accesses::total       322458                       # number of overall (read+write) accesses
system.cpu28.dcache.ReadReq_miss_rate::cpu28.data     0.427705                       # miss rate for ReadReq accesses
system.cpu28.dcache.ReadReq_miss_rate::total     0.427705                       # miss rate for ReadReq accesses
system.cpu28.dcache.WriteReq_miss_rate::cpu28.data     0.119338                       # miss rate for WriteReq accesses
system.cpu28.dcache.WriteReq_miss_rate::total     0.119338                       # miss rate for WriteReq accesses
system.cpu28.dcache.SoftPFReq_miss_rate::cpu28.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu28.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu28.dcache.LoadLockedReq_miss_rate::cpu28.data     0.843750                       # miss rate for LoadLockedReq accesses
system.cpu28.dcache.LoadLockedReq_miss_rate::total     0.843750                       # miss rate for LoadLockedReq accesses
system.cpu28.dcache.StoreCondReq_miss_rate::cpu28.data            1                       # miss rate for StoreCondReq accesses
system.cpu28.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu28.dcache.demand_miss_rate::cpu28.data     0.419323                       # miss rate for demand accesses
system.cpu28.dcache.demand_miss_rate::total     0.419323                       # miss rate for demand accesses
system.cpu28.dcache.overall_miss_rate::cpu28.data     0.419326                       # miss rate for overall accesses
system.cpu28.dcache.overall_miss_rate::total     0.419326                       # miss rate for overall accesses
system.cpu28.dcache.ReadReq_avg_miss_latency::cpu28.data 62153.770493                       # average ReadReq miss latency
system.cpu28.dcache.ReadReq_avg_miss_latency::total 62153.770493                       # average ReadReq miss latency
system.cpu28.dcache.WriteReq_avg_miss_latency::cpu28.data 96372.493308                       # average WriteReq miss latency
system.cpu28.dcache.WriteReq_avg_miss_latency::total 96372.493308                       # average WriteReq miss latency
system.cpu28.dcache.LoadLockedReq_avg_miss_latency::cpu28.data  8030.777778                       # average LoadLockedReq miss latency
system.cpu28.dcache.LoadLockedReq_avg_miss_latency::total  8030.777778                       # average LoadLockedReq miss latency
system.cpu28.dcache.StoreCondReq_avg_miss_latency::cpu28.data          975                       # average StoreCondReq miss latency
system.cpu28.dcache.StoreCondReq_avg_miss_latency::total          975                       # average StoreCondReq miss latency
system.cpu28.dcache.StoreCondFailReq_avg_miss_latency::cpu28.data          inf                       # average StoreCondFailReq miss latency
system.cpu28.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu28.dcache.demand_avg_miss_latency::cpu28.data 62418.486525                       # average overall miss latency
system.cpu28.dcache.demand_avg_miss_latency::total 62418.486525                       # average overall miss latency
system.cpu28.dcache.overall_avg_miss_latency::cpu28.data 62417.101653                       # average overall miss latency
system.cpu28.dcache.overall_avg_miss_latency::total 62417.101653                       # average overall miss latency
system.cpu28.dcache.blocked_cycles::no_mshrs      2202055                       # number of cycles access was blocked
system.cpu28.dcache.blocked_cycles::no_targets          197                       # number of cycles access was blocked
system.cpu28.dcache.blocked::no_mshrs           66587                       # number of cycles access was blocked
system.cpu28.dcache.blocked::no_targets             2                       # number of cycles access was blocked
system.cpu28.dcache.avg_blocked_cycles::no_mshrs    33.070344                       # average number of cycles each access was blocked
system.cpu28.dcache.avg_blocked_cycles::no_targets    98.500000                       # average number of cycles each access was blocked
system.cpu28.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu28.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu28.dcache.writebacks::writebacks         2006                       # number of writebacks
system.cpu28.dcache.writebacks::total            2006                       # number of writebacks
system.cpu28.dcache.ReadReq_mshr_hits::cpu28.data        67948                       # number of ReadReq MSHR hits
system.cpu28.dcache.ReadReq_mshr_hits::total        67948                       # number of ReadReq MSHR hits
system.cpu28.dcache.WriteReq_mshr_hits::cpu28.data          527                       # number of WriteReq MSHR hits
system.cpu28.dcache.WriteReq_mshr_hits::total          527                       # number of WriteReq MSHR hits
system.cpu28.dcache.demand_mshr_hits::cpu28.data        68475                       # number of demand (read+write) MSHR hits
system.cpu28.dcache.demand_mshr_hits::total        68475                       # number of demand (read+write) MSHR hits
system.cpu28.dcache.overall_mshr_hits::cpu28.data        68475                       # number of overall MSHR hits
system.cpu28.dcache.overall_mshr_hits::total        68475                       # number of overall MSHR hits
system.cpu28.dcache.ReadReq_mshr_misses::cpu28.data        66218                       # number of ReadReq MSHR misses
system.cpu28.dcache.ReadReq_mshr_misses::total        66218                       # number of ReadReq MSHR misses
system.cpu28.dcache.WriteReq_mshr_misses::cpu28.data          519                       # number of WriteReq MSHR misses
system.cpu28.dcache.WriteReq_mshr_misses::total          519                       # number of WriteReq MSHR misses
system.cpu28.dcache.SoftPFReq_mshr_misses::cpu28.data            2                       # number of SoftPFReq MSHR misses
system.cpu28.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu28.dcache.LoadLockedReq_mshr_misses::cpu28.data           27                       # number of LoadLockedReq MSHR misses
system.cpu28.dcache.LoadLockedReq_mshr_misses::total           27                       # number of LoadLockedReq MSHR misses
system.cpu28.dcache.StoreCondReq_mshr_misses::cpu28.data           20                       # number of StoreCondReq MSHR misses
system.cpu28.dcache.StoreCondReq_mshr_misses::total           20                       # number of StoreCondReq MSHR misses
system.cpu28.dcache.demand_mshr_misses::cpu28.data        66737                       # number of demand (read+write) MSHR misses
system.cpu28.dcache.demand_mshr_misses::total        66737                       # number of demand (read+write) MSHR misses
system.cpu28.dcache.overall_mshr_misses::cpu28.data        66739                       # number of overall MSHR misses
system.cpu28.dcache.overall_mshr_misses::total        66739                       # number of overall MSHR misses
system.cpu28.dcache.ReadReq_mshr_miss_latency::cpu28.data   4590562204                       # number of ReadReq MSHR miss cycles
system.cpu28.dcache.ReadReq_mshr_miss_latency::total   4590562204                       # number of ReadReq MSHR miss cycles
system.cpu28.dcache.WriteReq_mshr_miss_latency::cpu28.data     52364628                       # number of WriteReq MSHR miss cycles
system.cpu28.dcache.WriteReq_mshr_miss_latency::total     52364628                       # number of WriteReq MSHR miss cycles
system.cpu28.dcache.SoftPFReq_mshr_miss_latency::cpu28.data         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu28.dcache.SoftPFReq_mshr_miss_latency::total         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu28.dcache.LoadLockedReq_mshr_miss_latency::cpu28.data       160669                       # number of LoadLockedReq MSHR miss cycles
system.cpu28.dcache.LoadLockedReq_mshr_miss_latency::total       160669                       # number of LoadLockedReq MSHR miss cycles
system.cpu28.dcache.StoreCondReq_mshr_miss_latency::cpu28.data        15000                       # number of StoreCondReq MSHR miss cycles
system.cpu28.dcache.StoreCondReq_mshr_miss_latency::total        15000                       # number of StoreCondReq MSHR miss cycles
system.cpu28.dcache.StoreCondFailReq_mshr_miss_latency::cpu28.data       181000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu28.dcache.StoreCondFailReq_mshr_miss_latency::total       181000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu28.dcache.demand_mshr_miss_latency::cpu28.data   4642926832                       # number of demand (read+write) MSHR miss cycles
system.cpu28.dcache.demand_mshr_miss_latency::total   4642926832                       # number of demand (read+write) MSHR miss cycles
system.cpu28.dcache.overall_mshr_miss_latency::cpu28.data   4642931832                       # number of overall MSHR miss cycles
system.cpu28.dcache.overall_mshr_miss_latency::total   4642931832                       # number of overall MSHR miss cycles
system.cpu28.dcache.ReadReq_mshr_miss_rate::cpu28.data     0.211095                       # mshr miss rate for ReadReq accesses
system.cpu28.dcache.ReadReq_mshr_miss_rate::total     0.211095                       # mshr miss rate for ReadReq accesses
system.cpu28.dcache.WriteReq_mshr_miss_rate::cpu28.data     0.059213                       # mshr miss rate for WriteReq accesses
system.cpu28.dcache.WriteReq_mshr_miss_rate::total     0.059213                       # mshr miss rate for WriteReq accesses
system.cpu28.dcache.SoftPFReq_mshr_miss_rate::cpu28.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu28.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu28.dcache.LoadLockedReq_mshr_miss_rate::cpu28.data     0.843750                       # mshr miss rate for LoadLockedReq accesses
system.cpu28.dcache.LoadLockedReq_mshr_miss_rate::total     0.843750                       # mshr miss rate for LoadLockedReq accesses
system.cpu28.dcache.StoreCondReq_mshr_miss_rate::cpu28.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu28.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu28.dcache.demand_mshr_miss_rate::cpu28.data     0.206967                       # mshr miss rate for demand accesses
system.cpu28.dcache.demand_mshr_miss_rate::total     0.206967                       # mshr miss rate for demand accesses
system.cpu28.dcache.overall_mshr_miss_rate::cpu28.data     0.206970                       # mshr miss rate for overall accesses
system.cpu28.dcache.overall_mshr_miss_rate::total     0.206970                       # mshr miss rate for overall accesses
system.cpu28.dcache.ReadReq_avg_mshr_miss_latency::cpu28.data 69324.990244                       # average ReadReq mshr miss latency
system.cpu28.dcache.ReadReq_avg_mshr_miss_latency::total 69324.990244                       # average ReadReq mshr miss latency
system.cpu28.dcache.WriteReq_avg_mshr_miss_latency::cpu28.data 100895.236994                       # average WriteReq mshr miss latency
system.cpu28.dcache.WriteReq_avg_mshr_miss_latency::total 100895.236994                       # average WriteReq mshr miss latency
system.cpu28.dcache.SoftPFReq_avg_mshr_miss_latency::cpu28.data         2500                       # average SoftPFReq mshr miss latency
system.cpu28.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu28.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu28.data  5950.703704                       # average LoadLockedReq mshr miss latency
system.cpu28.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5950.703704                       # average LoadLockedReq mshr miss latency
system.cpu28.dcache.StoreCondReq_avg_mshr_miss_latency::cpu28.data          750                       # average StoreCondReq mshr miss latency
system.cpu28.dcache.StoreCondReq_avg_mshr_miss_latency::total          750                       # average StoreCondReq mshr miss latency
system.cpu28.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu28.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu28.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu28.dcache.demand_avg_mshr_miss_latency::cpu28.data 69570.505597                       # average overall mshr miss latency
system.cpu28.dcache.demand_avg_mshr_miss_latency::total 69570.505597                       # average overall mshr miss latency
system.cpu28.dcache.overall_avg_mshr_miss_latency::cpu28.data 69568.495662                       # average overall mshr miss latency
system.cpu28.dcache.overall_avg_mshr_miss_latency::total 69568.495662                       # average overall mshr miss latency
system.cpu28.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu28.icache.tags.replacements               0                       # number of replacements
system.cpu28.icache.tags.tagsinuse          42.078565                       # Cycle average of tags in use
system.cpu28.icache.tags.total_refs            143046                       # Total number of references to valid blocks.
system.cpu28.icache.tags.sampled_refs              55                       # Sample count of references to valid blocks.
system.cpu28.icache.tags.avg_refs         2600.836364                       # Average number of references to valid blocks.
system.cpu28.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu28.icache.tags.occ_blocks::cpu28.inst    42.078565                       # Average occupied blocks per requestor
system.cpu28.icache.tags.occ_percent::cpu28.inst     0.082185                       # Average percentage of cache occupancy
system.cpu28.icache.tags.occ_percent::total     0.082185                       # Average percentage of cache occupancy
system.cpu28.icache.tags.occ_task_id_blocks::1024           55                       # Occupied blocks per task id
system.cpu28.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu28.icache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu28.icache.tags.age_task_id_blocks_1024::3           49                       # Occupied blocks per task id
system.cpu28.icache.tags.occ_task_id_percent::1024     0.107422                       # Percentage of cache occupancy per task id
system.cpu28.icache.tags.tag_accesses          286279                       # Number of tag accesses
system.cpu28.icache.tags.data_accesses         286279                       # Number of data accesses
system.cpu28.icache.ReadReq_hits::cpu28.inst       143046                       # number of ReadReq hits
system.cpu28.icache.ReadReq_hits::total        143046                       # number of ReadReq hits
system.cpu28.icache.demand_hits::cpu28.inst       143046                       # number of demand (read+write) hits
system.cpu28.icache.demand_hits::total         143046                       # number of demand (read+write) hits
system.cpu28.icache.overall_hits::cpu28.inst       143046                       # number of overall hits
system.cpu28.icache.overall_hits::total        143046                       # number of overall hits
system.cpu28.icache.ReadReq_misses::cpu28.inst           66                       # number of ReadReq misses
system.cpu28.icache.ReadReq_misses::total           66                       # number of ReadReq misses
system.cpu28.icache.demand_misses::cpu28.inst           66                       # number of demand (read+write) misses
system.cpu28.icache.demand_misses::total           66                       # number of demand (read+write) misses
system.cpu28.icache.overall_misses::cpu28.inst           66                       # number of overall misses
system.cpu28.icache.overall_misses::total           66                       # number of overall misses
system.cpu28.icache.ReadReq_miss_latency::cpu28.inst      2555973                       # number of ReadReq miss cycles
system.cpu28.icache.ReadReq_miss_latency::total      2555973                       # number of ReadReq miss cycles
system.cpu28.icache.demand_miss_latency::cpu28.inst      2555973                       # number of demand (read+write) miss cycles
system.cpu28.icache.demand_miss_latency::total      2555973                       # number of demand (read+write) miss cycles
system.cpu28.icache.overall_miss_latency::cpu28.inst      2555973                       # number of overall miss cycles
system.cpu28.icache.overall_miss_latency::total      2555973                       # number of overall miss cycles
system.cpu28.icache.ReadReq_accesses::cpu28.inst       143112                       # number of ReadReq accesses(hits+misses)
system.cpu28.icache.ReadReq_accesses::total       143112                       # number of ReadReq accesses(hits+misses)
system.cpu28.icache.demand_accesses::cpu28.inst       143112                       # number of demand (read+write) accesses
system.cpu28.icache.demand_accesses::total       143112                       # number of demand (read+write) accesses
system.cpu28.icache.overall_accesses::cpu28.inst       143112                       # number of overall (read+write) accesses
system.cpu28.icache.overall_accesses::total       143112                       # number of overall (read+write) accesses
system.cpu28.icache.ReadReq_miss_rate::cpu28.inst     0.000461                       # miss rate for ReadReq accesses
system.cpu28.icache.ReadReq_miss_rate::total     0.000461                       # miss rate for ReadReq accesses
system.cpu28.icache.demand_miss_rate::cpu28.inst     0.000461                       # miss rate for demand accesses
system.cpu28.icache.demand_miss_rate::total     0.000461                       # miss rate for demand accesses
system.cpu28.icache.overall_miss_rate::cpu28.inst     0.000461                       # miss rate for overall accesses
system.cpu28.icache.overall_miss_rate::total     0.000461                       # miss rate for overall accesses
system.cpu28.icache.ReadReq_avg_miss_latency::cpu28.inst 38726.863636                       # average ReadReq miss latency
system.cpu28.icache.ReadReq_avg_miss_latency::total 38726.863636                       # average ReadReq miss latency
system.cpu28.icache.demand_avg_miss_latency::cpu28.inst 38726.863636                       # average overall miss latency
system.cpu28.icache.demand_avg_miss_latency::total 38726.863636                       # average overall miss latency
system.cpu28.icache.overall_avg_miss_latency::cpu28.inst 38726.863636                       # average overall miss latency
system.cpu28.icache.overall_avg_miss_latency::total 38726.863636                       # average overall miss latency
system.cpu28.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu28.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu28.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu28.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu28.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu28.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu28.icache.fast_writes                     0                       # number of fast writes performed
system.cpu28.icache.cache_copies                    0                       # number of cache copies performed
system.cpu28.icache.ReadReq_mshr_hits::cpu28.inst           11                       # number of ReadReq MSHR hits
system.cpu28.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu28.icache.demand_mshr_hits::cpu28.inst           11                       # number of demand (read+write) MSHR hits
system.cpu28.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu28.icache.overall_mshr_hits::cpu28.inst           11                       # number of overall MSHR hits
system.cpu28.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu28.icache.ReadReq_mshr_misses::cpu28.inst           55                       # number of ReadReq MSHR misses
system.cpu28.icache.ReadReq_mshr_misses::total           55                       # number of ReadReq MSHR misses
system.cpu28.icache.demand_mshr_misses::cpu28.inst           55                       # number of demand (read+write) MSHR misses
system.cpu28.icache.demand_mshr_misses::total           55                       # number of demand (read+write) MSHR misses
system.cpu28.icache.overall_mshr_misses::cpu28.inst           55                       # number of overall MSHR misses
system.cpu28.icache.overall_mshr_misses::total           55                       # number of overall MSHR misses
system.cpu28.icache.ReadReq_mshr_miss_latency::cpu28.inst      2247518                       # number of ReadReq MSHR miss cycles
system.cpu28.icache.ReadReq_mshr_miss_latency::total      2247518                       # number of ReadReq MSHR miss cycles
system.cpu28.icache.demand_mshr_miss_latency::cpu28.inst      2247518                       # number of demand (read+write) MSHR miss cycles
system.cpu28.icache.demand_mshr_miss_latency::total      2247518                       # number of demand (read+write) MSHR miss cycles
system.cpu28.icache.overall_mshr_miss_latency::cpu28.inst      2247518                       # number of overall MSHR miss cycles
system.cpu28.icache.overall_mshr_miss_latency::total      2247518                       # number of overall MSHR miss cycles
system.cpu28.icache.ReadReq_mshr_miss_rate::cpu28.inst     0.000384                       # mshr miss rate for ReadReq accesses
system.cpu28.icache.ReadReq_mshr_miss_rate::total     0.000384                       # mshr miss rate for ReadReq accesses
system.cpu28.icache.demand_mshr_miss_rate::cpu28.inst     0.000384                       # mshr miss rate for demand accesses
system.cpu28.icache.demand_mshr_miss_rate::total     0.000384                       # mshr miss rate for demand accesses
system.cpu28.icache.overall_mshr_miss_rate::cpu28.inst     0.000384                       # mshr miss rate for overall accesses
system.cpu28.icache.overall_mshr_miss_rate::total     0.000384                       # mshr miss rate for overall accesses
system.cpu28.icache.ReadReq_avg_mshr_miss_latency::cpu28.inst 40863.963636                       # average ReadReq mshr miss latency
system.cpu28.icache.ReadReq_avg_mshr_miss_latency::total 40863.963636                       # average ReadReq mshr miss latency
system.cpu28.icache.demand_avg_mshr_miss_latency::cpu28.inst 40863.963636                       # average overall mshr miss latency
system.cpu28.icache.demand_avg_mshr_miss_latency::total 40863.963636                       # average overall mshr miss latency
system.cpu28.icache.overall_avg_mshr_miss_latency::cpu28.inst 40863.963636                       # average overall mshr miss latency
system.cpu28.icache.overall_avg_mshr_miss_latency::total 40863.963636                       # average overall mshr miss latency
system.cpu28.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu29.branchPred.lookups                166672                       # Number of BP lookups
system.cpu29.branchPred.condPredicted          162814                       # Number of conditional branches predicted
system.cpu29.branchPred.condIncorrect            1030                       # Number of conditional branches incorrect
system.cpu29.branchPred.BTBLookups             164484                       # Number of BTB lookups
system.cpu29.branchPred.BTBHits                118353                       # Number of BTB hits
system.cpu29.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu29.branchPred.BTBHitPct           71.954111                       # BTB Hit Percentage
system.cpu29.branchPred.usedRAS                  2063                       # Number of times the RAS was used to get a target.
system.cpu29.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu29.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu29.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu29.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu29.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu29.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu29.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu29.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu29.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu29.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu29.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu29.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu29.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu29.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu29.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu29.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu29.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu29.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu29.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu29.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu29.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu29.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu29.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu29.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu29.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu29.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu29.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu29.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu29.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu29.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu29.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu29.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu29.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu29.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu29.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu29.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu29.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu29.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu29.dtb.inst_hits                          0                       # ITB inst hits
system.cpu29.dtb.inst_misses                        0                       # ITB inst misses
system.cpu29.dtb.read_hits                          0                       # DTB read hits
system.cpu29.dtb.read_misses                        0                       # DTB read misses
system.cpu29.dtb.write_hits                         0                       # DTB write hits
system.cpu29.dtb.write_misses                       0                       # DTB write misses
system.cpu29.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu29.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu29.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu29.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu29.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu29.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu29.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu29.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu29.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu29.dtb.read_accesses                      0                       # DTB read accesses
system.cpu29.dtb.write_accesses                     0                       # DTB write accesses
system.cpu29.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu29.dtb.hits                               0                       # DTB hits
system.cpu29.dtb.misses                             0                       # DTB misses
system.cpu29.dtb.accesses                           0                       # DTB accesses
system.cpu29.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu29.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu29.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu29.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu29.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu29.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu29.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu29.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu29.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu29.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu29.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu29.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu29.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu29.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu29.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu29.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu29.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu29.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu29.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu29.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu29.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu29.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu29.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu29.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu29.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu29.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu29.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu29.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu29.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu29.itb.walker.walks                       0                       # Table walker walks requested
system.cpu29.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu29.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu29.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu29.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu29.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu29.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu29.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu29.itb.inst_hits                          0                       # ITB inst hits
system.cpu29.itb.inst_misses                        0                       # ITB inst misses
system.cpu29.itb.read_hits                          0                       # DTB read hits
system.cpu29.itb.read_misses                        0                       # DTB read misses
system.cpu29.itb.write_hits                         0                       # DTB write hits
system.cpu29.itb.write_misses                       0                       # DTB write misses
system.cpu29.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu29.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu29.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu29.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu29.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu29.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu29.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu29.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu29.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu29.itb.read_accesses                      0                       # DTB read accesses
system.cpu29.itb.write_accesses                     0                       # DTB write accesses
system.cpu29.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu29.itb.hits                               0                       # DTB hits
system.cpu29.itb.misses                             0                       # DTB misses
system.cpu29.itb.accesses                           0                       # DTB accesses
system.cpu29.numCycles                        2483347                       # number of cpu cycles simulated
system.cpu29.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu29.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu29.fetch.icacheStallCycles           145007                       # Number of cycles fetch is stalled on an Icache miss
system.cpu29.fetch.Insts                      1420886                       # Number of instructions fetch has processed
system.cpu29.fetch.Branches                    166672                       # Number of branches that fetch encountered
system.cpu29.fetch.predictedBranches           120416                       # Number of branches that fetch has predicted taken
system.cpu29.fetch.Cycles                     2332959                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu29.fetch.SquashCycles                  2873                       # Number of cycles fetch has spent squashing
system.cpu29.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu29.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu29.fetch.CacheLines                  143198                       # Number of cache lines fetched
system.cpu29.fetch.IcacheSquashes                  57                       # Number of outstanding Icache misses that were squashed
system.cpu29.fetch.rateDist::samples          2479409                       # Number of instructions fetched each cycle (Total)
system.cpu29.fetch.rateDist::mean            0.580260                       # Number of instructions fetched each cycle (Total)
system.cpu29.fetch.rateDist::stdev           1.859077                       # Number of instructions fetched each cycle (Total)
system.cpu29.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu29.fetch.rateDist::0                2218148     89.46%     89.46% # Number of instructions fetched each cycle (Total)
system.cpu29.fetch.rateDist::1                  26074      1.05%     90.51% # Number of instructions fetched each cycle (Total)
system.cpu29.fetch.rateDist::2                  19404      0.78%     91.30% # Number of instructions fetched each cycle (Total)
system.cpu29.fetch.rateDist::3                  19084      0.77%     92.07% # Number of instructions fetched each cycle (Total)
system.cpu29.fetch.rateDist::4                  19369      0.78%     92.85% # Number of instructions fetched each cycle (Total)
system.cpu29.fetch.rateDist::5                  18373      0.74%     93.59% # Number of instructions fetched each cycle (Total)
system.cpu29.fetch.rateDist::6                  26286      1.06%     94.65% # Number of instructions fetched each cycle (Total)
system.cpu29.fetch.rateDist::7                  71856      2.90%     97.55% # Number of instructions fetched each cycle (Total)
system.cpu29.fetch.rateDist::8                  60815      2.45%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu29.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu29.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu29.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu29.fetch.rateDist::total            2479409                       # Number of instructions fetched each cycle (Total)
system.cpu29.fetch.branchRate                0.067116                       # Number of branch fetches per cycle
system.cpu29.fetch.rate                      0.572166                       # Number of inst fetches per cycle
system.cpu29.decode.IdleCycles                  68939                       # Number of cycles decode is idle
system.cpu29.decode.BlockedCycles             2232311                       # Number of cycles decode is blocked
system.cpu29.decode.RunCycles                   26122                       # Number of cycles decode is running
system.cpu29.decode.UnblockCycles              150630                       # Number of cycles decode is unblocking
system.cpu29.decode.SquashCycles                 1407                       # Number of cycles decode is squashing
system.cpu29.decode.BranchResolved               1722                       # Number of times decode resolved a branch
system.cpu29.decode.BranchMispred                  29                       # Number of times decode detected a branch misprediction
system.cpu29.decode.DecodedInsts              1384842                       # Number of instructions handled by decode
system.cpu29.decode.SquashedInsts                 109                       # Number of squashed instructions handled by decode
system.cpu29.rename.SquashCycles                 1407                       # Number of cycles rename is squashing
system.cpu29.rename.IdleCycles                  94942                       # Number of cycles rename is idle
system.cpu29.rename.BlockCycles               1606127                       # Number of cycles rename is blocking
system.cpu29.rename.serializeStallCycles        15732                       # count of cycles rename stalled for serializing inst
system.cpu29.rename.RunCycles                  118793                       # Number of cycles rename is running
system.cpu29.rename.UnblockCycles              642408                       # Number of cycles rename is unblocking
system.cpu29.rename.RenamedInsts              1376887                       # Number of instructions processed by rename
system.cpu29.rename.ROBFullEvents                  21                       # Number of times rename has blocked due to ROB full
system.cpu29.rename.IQFullEvents               603849                       # Number of times rename has blocked due to IQ full
system.cpu29.rename.LQFullEvents                 3615                       # Number of times rename has blocked due to LQ full
system.cpu29.rename.RenamedOperands           2008202                       # Number of destination operands rename has renamed
system.cpu29.rename.RenameLookups             6761098                       # Number of register rename lookups that rename has made
system.cpu29.rename.int_rename_lookups        2169751                       # Number of integer rename lookups
system.cpu29.rename.CommittedMaps             1951468                       # Number of HB maps that are committed
system.cpu29.rename.UndoneMaps                  56734                       # Number of HB maps that are undone due to squashing
system.cpu29.rename.serializingInsts              427                       # count of serializing insts renamed
system.cpu29.rename.tempSerializingInsts          428                       # count of temporary serializing insts renamed
system.cpu29.rename.skidInsts                  909581                       # count of insts added to the skid buffer
system.cpu29.memDep0.insertedLoads             316639                       # Number of loads inserted to the mem dependence unit.
system.cpu29.memDep0.insertedStores              9257                       # Number of stores inserted to the mem dependence unit.
system.cpu29.memDep0.conflictingLoads            4700                       # Number of conflicting loads.
system.cpu29.memDep0.conflictingStores           4811                       # Number of conflicting stores.
system.cpu29.iq.iqInstsAdded                  1371986                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu29.iq.iqNonSpecInstsAdded               821                       # Number of non-speculative instructions added to the IQ
system.cpu29.iq.iqInstsIssued                 2351850                       # Number of instructions issued
system.cpu29.iq.iqSquashedInstsIssued            2176                       # Number of squashed instructions issued
system.cpu29.iq.iqSquashedInstsExamined         28023                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu29.iq.iqSquashedOperandsExamined        99163                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu29.iq.iqSquashedNonSpecRemoved            6                       # Number of squashed non-spec instructions that were removed
system.cpu29.iq.issued_per_cycle::samples      2479409                       # Number of insts issued each cycle
system.cpu29.iq.issued_per_cycle::mean       0.948553                       # Number of insts issued each cycle
system.cpu29.iq.issued_per_cycle::stdev      1.432875                       # Number of insts issued each cycle
system.cpu29.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu29.iq.issued_per_cycle::0           1462517     58.99%     58.99% # Number of insts issued each cycle
system.cpu29.iq.issued_per_cycle::1            467977     18.87%     77.86% # Number of insts issued each cycle
system.cpu29.iq.issued_per_cycle::2            126646      5.11%     82.97% # Number of insts issued each cycle
system.cpu29.iq.issued_per_cycle::3             58495      2.36%     85.33% # Number of insts issued each cycle
system.cpu29.iq.issued_per_cycle::4            363774     14.67%    100.00% # Number of insts issued each cycle
system.cpu29.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu29.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu29.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu29.iq.issued_per_cycle::total       2479409                       # Number of insts issued each cycle
system.cpu29.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu29.iq.fu_full::IntAlu                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu29.iq.fu_full::IntMult                    4    100.00%    100.00% # attempts to use FU when none available
system.cpu29.iq.fu_full::IntDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu29.iq.fu_full::FloatAdd                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu29.iq.fu_full::FloatCmp                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu29.iq.fu_full::FloatCvt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu29.iq.fu_full::FloatMult                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu29.iq.fu_full::FloatDiv                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu29.iq.fu_full::FloatSqrt                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdAddAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdAlu                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdMisc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdMultAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdShift                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdShiftAcc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdFloatAdd               0      0.00%    100.00% # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdFloatAlu               0      0.00%    100.00% # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdFloatCmp               0      0.00%    100.00% # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdFloatCvt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdFloatDiv               0      0.00%    100.00% # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdFloatMisc              0      0.00%    100.00% # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdFloatMult              0      0.00%    100.00% # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdFloatSqrt              0      0.00%    100.00% # attempts to use FU when none available
system.cpu29.iq.fu_full::MemRead                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu29.iq.fu_full::MemWrite                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu29.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu29.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu29.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu29.iq.FU_type_0::IntAlu              832886     35.41%     35.41% # Type of FU issued
system.cpu29.iq.FU_type_0::IntMult             196612      8.36%     43.77% # Type of FU issued
system.cpu29.iq.FU_type_0::IntDiv                   0      0.00%     43.77% # Type of FU issued
system.cpu29.iq.FU_type_0::FloatAdd                 0      0.00%     43.77% # Type of FU issued
system.cpu29.iq.FU_type_0::FloatCmp                 0      0.00%     43.77% # Type of FU issued
system.cpu29.iq.FU_type_0::FloatCvt                 0      0.00%     43.77% # Type of FU issued
system.cpu29.iq.FU_type_0::FloatMult                0      0.00%     43.77% # Type of FU issued
system.cpu29.iq.FU_type_0::FloatDiv                 0      0.00%     43.77% # Type of FU issued
system.cpu29.iq.FU_type_0::FloatSqrt                0      0.00%     43.77% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdAdd                  0      0.00%     43.77% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdAddAcc               0      0.00%     43.77% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdAlu                  0      0.00%     43.77% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdCmp                  0      0.00%     43.77% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdCvt                  0      0.00%     43.77% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdMisc                 0      0.00%     43.77% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdMult                 0      0.00%     43.77% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdMultAcc              0      0.00%     43.77% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdShift                0      0.00%     43.77% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdShiftAcc             0      0.00%     43.77% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdSqrt                 0      0.00%     43.77% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdFloatAdd             0      0.00%     43.77% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdFloatAlu             0      0.00%     43.77% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdFloatCmp             0      0.00%     43.77% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdFloatCvt             0      0.00%     43.77% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdFloatDiv             0      0.00%     43.77% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdFloatMisc            0      0.00%     43.77% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdFloatMult            0      0.00%     43.77% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     43.77% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdFloatSqrt            0      0.00%     43.77% # Type of FU issued
system.cpu29.iq.FU_type_0::MemRead            1313386     55.84%     99.62% # Type of FU issued
system.cpu29.iq.FU_type_0::MemWrite              8966      0.38%    100.00% # Type of FU issued
system.cpu29.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu29.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu29.iq.FU_type_0::total              2351850                       # Type of FU issued
system.cpu29.iq.rate                         0.947048                       # Inst issue rate
system.cpu29.iq.fu_busy_cnt                         4                       # FU busy when requested
system.cpu29.iq.fu_busy_rate                 0.000002                       # FU busy rate (busy events/executed inst)
system.cpu29.iq.int_inst_queue_reads          7185289                       # Number of integer instruction queue reads
system.cpu29.iq.int_inst_queue_writes         1400843                       # Number of integer instruction queue writes
system.cpu29.iq.int_inst_queue_wakeup_accesses      1351877                       # Number of integer instruction queue wakeup accesses
system.cpu29.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu29.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu29.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu29.iq.int_alu_accesses              2351854                       # Number of integer alu accesses
system.cpu29.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu29.iew.lsq.thread0.forwLoads             27                       # Number of loads that had data forwarded from stores
system.cpu29.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu29.iew.lsq.thread0.squashedLoads         3679                       # Number of loads squashed
system.cpu29.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu29.iew.lsq.thread0.memOrderViolation           13                       # Number of memory ordering violations
system.cpu29.iew.lsq.thread0.squashedStores          437                       # Number of stores squashed
system.cpu29.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu29.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu29.iew.lsq.thread0.rescheduledLoads          417                       # Number of loads that were rescheduled
system.cpu29.iew.lsq.thread0.cacheBlocked       999401                       # Number of times an access to memory failed due to the cache being blocked
system.cpu29.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu29.iew.iewSquashCycles                 1407                       # Number of cycles IEW is squashing
system.cpu29.iew.iewBlockCycles               1092307                       # Number of cycles IEW is blocking
system.cpu29.iew.iewUnblockCycles               67047                       # Number of cycles IEW is unblocking
system.cpu29.iew.iewDispatchedInsts           1372810                       # Number of instructions dispatched to IQ
system.cpu29.iew.iewDispSquashedInsts              36                       # Number of squashed instructions skipped by dispatch
system.cpu29.iew.iewDispLoadInsts              316639                       # Number of dispatched load instructions
system.cpu29.iew.iewDispStoreInsts               9257                       # Number of dispatched store instructions
system.cpu29.iew.iewDispNonSpecInsts              413                       # Number of dispatched non-speculative instructions
system.cpu29.iew.iewIQFullEvents                 2250                       # Number of times the IQ has become full, causing a stall
system.cpu29.iew.iewLSQFullEvents                1609                       # Number of times the LSQ has become full, causing a stall
system.cpu29.iew.memOrderViolationEvents           13                       # Number of memory order violations
system.cpu29.iew.predictedTakenIncorrect          920                       # Number of branches that were predicted taken incorrectly
system.cpu29.iew.predictedNotTakenIncorrect           82                       # Number of branches that were predicted not taken incorrectly
system.cpu29.iew.branchMispredicts               1002                       # Number of branch mispredicts detected at execute
system.cpu29.iew.iewExecutedInsts             2351347                       # Number of executed instructions
system.cpu29.iew.iewExecLoadInsts             1312973                       # Number of load instructions executed
system.cpu29.iew.iewExecSquashedInsts             503                       # Number of squashed instructions skipped in execute
system.cpu29.iew.exec_swp                           0                       # number of swp insts executed
system.cpu29.iew.exec_nop                           3                       # number of nop insts executed
system.cpu29.iew.exec_refs                    1321901                       # number of memory reference insts executed
system.cpu29.iew.exec_branches                 151966                       # Number of branches executed
system.cpu29.iew.exec_stores                     8928                       # Number of stores executed
system.cpu29.iew.exec_rate                   0.946846                       # Inst execution rate
system.cpu29.iew.wb_sent                      1352304                       # cumulative count of insts sent to commit
system.cpu29.iew.wb_count                     1351877                       # cumulative count of insts written-back
system.cpu29.iew.wb_producers                  936762                       # num instructions producing a value
system.cpu29.iew.wb_consumers                 1478307                       # num instructions consuming a value
system.cpu29.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu29.iew.wb_rate                     0.544377                       # insts written-back per cycle
system.cpu29.iew.wb_fanout                   0.633672                       # average fanout of values written-back
system.cpu29.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu29.commit.commitSquashedInsts         28025                       # The number of squashed insts skipped by commit
system.cpu29.commit.commitNonSpecStalls           815                       # The number of times commit has been forced to stall to communicate backwards
system.cpu29.commit.branchMispredicts            1001                       # The number of times a branch was mispredicted
system.cpu29.commit.committed_per_cycle::samples      2474989                       # Number of insts commited each cycle
system.cpu29.commit.committed_per_cycle::mean     0.543349                       # Number of insts commited each cycle
system.cpu29.commit.committed_per_cycle::stdev     1.351621                       # Number of insts commited each cycle
system.cpu29.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu29.commit.committed_per_cycle::0      1925219     77.79%     77.79% # Number of insts commited each cycle
system.cpu29.commit.committed_per_cycle::1       238675      9.64%     87.43% # Number of insts commited each cycle
system.cpu29.commit.committed_per_cycle::2       132740      5.36%     92.79% # Number of insts commited each cycle
system.cpu29.commit.committed_per_cycle::3        68765      2.78%     95.57% # Number of insts commited each cycle
system.cpu29.commit.committed_per_cycle::4         1449      0.06%     95.63% # Number of insts commited each cycle
system.cpu29.commit.committed_per_cycle::5        77765      3.14%     98.77% # Number of insts commited each cycle
system.cpu29.commit.committed_per_cycle::6          861      0.03%     98.81% # Number of insts commited each cycle
system.cpu29.commit.committed_per_cycle::7         1573      0.06%     98.87% # Number of insts commited each cycle
system.cpu29.commit.committed_per_cycle::8        27942      1.13%    100.00% # Number of insts commited each cycle
system.cpu29.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu29.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu29.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu29.commit.committed_per_cycle::total      2474989                       # Number of insts commited each cycle
system.cpu29.commit.committedInsts            1332609                       # Number of instructions committed
system.cpu29.commit.committedOps              1344784                       # Number of ops (including micro ops) committed
system.cpu29.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu29.commit.refs                       321780                       # Number of memory references committed
system.cpu29.commit.loads                      312960                       # Number of loads committed
system.cpu29.commit.membars                       407                       # Number of memory barriers committed
system.cpu29.commit.branches                   150676                       # Number of branches committed
system.cpu29.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu29.commit.int_insts                 1196122                       # Number of committed integer instructions.
system.cpu29.commit.function_calls               1211                       # Number of function calls committed.
system.cpu29.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu29.commit.op_class_0::IntAlu         826393     61.45%     61.45% # Class of committed instruction
system.cpu29.commit.op_class_0::IntMult        196611     14.62%     76.07% # Class of committed instruction
system.cpu29.commit.op_class_0::IntDiv              0      0.00%     76.07% # Class of committed instruction
system.cpu29.commit.op_class_0::FloatAdd            0      0.00%     76.07% # Class of committed instruction
system.cpu29.commit.op_class_0::FloatCmp            0      0.00%     76.07% # Class of committed instruction
system.cpu29.commit.op_class_0::FloatCvt            0      0.00%     76.07% # Class of committed instruction
system.cpu29.commit.op_class_0::FloatMult            0      0.00%     76.07% # Class of committed instruction
system.cpu29.commit.op_class_0::FloatDiv            0      0.00%     76.07% # Class of committed instruction
system.cpu29.commit.op_class_0::FloatSqrt            0      0.00%     76.07% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdAdd             0      0.00%     76.07% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdAddAcc            0      0.00%     76.07% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdAlu             0      0.00%     76.07% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdCmp             0      0.00%     76.07% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdCvt             0      0.00%     76.07% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdMisc            0      0.00%     76.07% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdMult            0      0.00%     76.07% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdMultAcc            0      0.00%     76.07% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdShift            0      0.00%     76.07% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdShiftAcc            0      0.00%     76.07% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdSqrt            0      0.00%     76.07% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdFloatAdd            0      0.00%     76.07% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdFloatAlu            0      0.00%     76.07% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdFloatCmp            0      0.00%     76.07% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdFloatCvt            0      0.00%     76.07% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdFloatDiv            0      0.00%     76.07% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdFloatMisc            0      0.00%     76.07% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdFloatMult            0      0.00%     76.07% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.07% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.07% # Class of committed instruction
system.cpu29.commit.op_class_0::MemRead        312960     23.27%     99.34% # Class of committed instruction
system.cpu29.commit.op_class_0::MemWrite         8820      0.66%    100.00% # Class of committed instruction
system.cpu29.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu29.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu29.commit.op_class_0::total         1344784                       # Class of committed instruction
system.cpu29.commit.bw_lim_events               27942                       # number cycles where commit BW limit reached
system.cpu29.rob.rob_reads                    3814661                       # The number of ROB reads
system.cpu29.rob.rob_writes                   2750040                       # The number of ROB writes
system.cpu29.timesIdled                            23                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu29.idleCycles                          3938                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu29.quiesceCycles                     418413                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu29.committedInsts                   1332609                       # Number of Instructions Simulated
system.cpu29.committedOps                     1344784                       # Number of Ops (including micro ops) Simulated
system.cpu29.cpi                             1.863523                       # CPI: Cycles Per Instruction
system.cpu29.cpi_total                       1.863523                       # CPI: Total CPI of All Threads
system.cpu29.ipc                             0.536618                       # IPC: Instructions Per Cycle
system.cpu29.ipc_total                       0.536618                       # IPC: Total IPC of All Threads
system.cpu29.int_regfile_reads                3334743                       # number of integer regfile reads
system.cpu29.int_regfile_writes               1070952                       # number of integer regfile writes
system.cpu29.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu29.cc_regfile_reads                 7995822                       # number of cc regfile reads
system.cpu29.cc_regfile_writes                 894426                       # number of cc regfile writes
system.cpu29.misc_regfile_reads                346558                       # number of misc regfile reads
system.cpu29.misc_regfile_writes                   35                       # number of misc regfile writes
system.cpu29.dcache.tags.replacements           65710                       # number of replacements
system.cpu29.dcache.tags.tagsinuse         782.678316                       # Cycle average of tags in use
system.cpu29.dcache.tags.total_refs            187579                       # Total number of references to valid blocks.
system.cpu29.dcache.tags.sampled_refs           66732                       # Sample count of references to valid blocks.
system.cpu29.dcache.tags.avg_refs            2.810930                       # Average number of references to valid blocks.
system.cpu29.dcache.tags.warmup_cycle       486626000                       # Cycle when the warmup percentage was hit.
system.cpu29.dcache.tags.occ_blocks::cpu29.data   782.678316                       # Average occupied blocks per requestor
system.cpu29.dcache.tags.occ_percent::cpu29.data     0.764334                       # Average percentage of cache occupancy
system.cpu29.dcache.tags.occ_percent::total     0.764334                       # Average percentage of cache occupancy
system.cpu29.dcache.tags.occ_task_id_blocks::1024         1022                       # Occupied blocks per task id
system.cpu29.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu29.dcache.tags.age_task_id_blocks_1024::1          258                       # Occupied blocks per task id
system.cpu29.dcache.tags.age_task_id_blocks_1024::2          760                       # Occupied blocks per task id
system.cpu29.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu29.dcache.tags.tag_accesses          712315                       # Number of tag accesses
system.cpu29.dcache.tags.data_accesses         712315                       # Number of data accesses
system.cpu29.dcache.ReadReq_hits::cpu29.data       179809                       # number of ReadReq hits
system.cpu29.dcache.ReadReq_hits::total        179809                       # number of ReadReq hits
system.cpu29.dcache.WriteReq_hits::cpu29.data         7763                       # number of WriteReq hits
system.cpu29.dcache.WriteReq_hits::total         7763                       # number of WriteReq hits
system.cpu29.dcache.SoftPFReq_hits::cpu29.data            2                       # number of SoftPFReq hits
system.cpu29.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu29.dcache.StoreCondReq_hits::cpu29.data            1                       # number of StoreCondReq hits
system.cpu29.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu29.dcache.demand_hits::cpu29.data       187572                       # number of demand (read+write) hits
system.cpu29.dcache.demand_hits::total         187572                       # number of demand (read+write) hits
system.cpu29.dcache.overall_hits::cpu29.data       187574                       # number of overall hits
system.cpu29.dcache.overall_hits::total        187574                       # number of overall hits
system.cpu29.dcache.ReadReq_misses::cpu29.data       134143                       # number of ReadReq misses
system.cpu29.dcache.ReadReq_misses::total       134143                       # number of ReadReq misses
system.cpu29.dcache.WriteReq_misses::cpu29.data         1046                       # number of WriteReq misses
system.cpu29.dcache.WriteReq_misses::total         1046                       # number of WriteReq misses
system.cpu29.dcache.SoftPFReq_misses::cpu29.data            3                       # number of SoftPFReq misses
system.cpu29.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu29.dcache.LoadLockedReq_misses::cpu29.data            9                       # number of LoadLockedReq misses
system.cpu29.dcache.LoadLockedReq_misses::total            9                       # number of LoadLockedReq misses
system.cpu29.dcache.StoreCondReq_misses::cpu29.data            6                       # number of StoreCondReq misses
system.cpu29.dcache.StoreCondReq_misses::total            6                       # number of StoreCondReq misses
system.cpu29.dcache.demand_misses::cpu29.data       135189                       # number of demand (read+write) misses
system.cpu29.dcache.demand_misses::total       135189                       # number of demand (read+write) misses
system.cpu29.dcache.overall_misses::cpu29.data       135192                       # number of overall misses
system.cpu29.dcache.overall_misses::total       135192                       # number of overall misses
system.cpu29.dcache.ReadReq_miss_latency::cpu29.data   8333934558                       # number of ReadReq miss cycles
system.cpu29.dcache.ReadReq_miss_latency::total   8333934558                       # number of ReadReq miss cycles
system.cpu29.dcache.WriteReq_miss_latency::cpu29.data     98779131                       # number of WriteReq miss cycles
system.cpu29.dcache.WriteReq_miss_latency::total     98779131                       # number of WriteReq miss cycles
system.cpu29.dcache.LoadLockedReq_miss_latency::cpu29.data        97906                       # number of LoadLockedReq miss cycles
system.cpu29.dcache.LoadLockedReq_miss_latency::total        97906                       # number of LoadLockedReq miss cycles
system.cpu29.dcache.StoreCondReq_miss_latency::cpu29.data         8000                       # number of StoreCondReq miss cycles
system.cpu29.dcache.StoreCondReq_miss_latency::total         8000                       # number of StoreCondReq miss cycles
system.cpu29.dcache.StoreCondFailReq_miss_latency::cpu29.data        59000                       # number of StoreCondFailReq miss cycles
system.cpu29.dcache.StoreCondFailReq_miss_latency::total        59000                       # number of StoreCondFailReq miss cycles
system.cpu29.dcache.demand_miss_latency::cpu29.data   8432713689                       # number of demand (read+write) miss cycles
system.cpu29.dcache.demand_miss_latency::total   8432713689                       # number of demand (read+write) miss cycles
system.cpu29.dcache.overall_miss_latency::cpu29.data   8432713689                       # number of overall miss cycles
system.cpu29.dcache.overall_miss_latency::total   8432713689                       # number of overall miss cycles
system.cpu29.dcache.ReadReq_accesses::cpu29.data       313952                       # number of ReadReq accesses(hits+misses)
system.cpu29.dcache.ReadReq_accesses::total       313952                       # number of ReadReq accesses(hits+misses)
system.cpu29.dcache.WriteReq_accesses::cpu29.data         8809                       # number of WriteReq accesses(hits+misses)
system.cpu29.dcache.WriteReq_accesses::total         8809                       # number of WriteReq accesses(hits+misses)
system.cpu29.dcache.SoftPFReq_accesses::cpu29.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu29.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu29.dcache.LoadLockedReq_accesses::cpu29.data            9                       # number of LoadLockedReq accesses(hits+misses)
system.cpu29.dcache.LoadLockedReq_accesses::total            9                       # number of LoadLockedReq accesses(hits+misses)
system.cpu29.dcache.StoreCondReq_accesses::cpu29.data            7                       # number of StoreCondReq accesses(hits+misses)
system.cpu29.dcache.StoreCondReq_accesses::total            7                       # number of StoreCondReq accesses(hits+misses)
system.cpu29.dcache.demand_accesses::cpu29.data       322761                       # number of demand (read+write) accesses
system.cpu29.dcache.demand_accesses::total       322761                       # number of demand (read+write) accesses
system.cpu29.dcache.overall_accesses::cpu29.data       322766                       # number of overall (read+write) accesses
system.cpu29.dcache.overall_accesses::total       322766                       # number of overall (read+write) accesses
system.cpu29.dcache.ReadReq_miss_rate::cpu29.data     0.427272                       # miss rate for ReadReq accesses
system.cpu29.dcache.ReadReq_miss_rate::total     0.427272                       # miss rate for ReadReq accesses
system.cpu29.dcache.WriteReq_miss_rate::cpu29.data     0.118742                       # miss rate for WriteReq accesses
system.cpu29.dcache.WriteReq_miss_rate::total     0.118742                       # miss rate for WriteReq accesses
system.cpu29.dcache.SoftPFReq_miss_rate::cpu29.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu29.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu29.dcache.LoadLockedReq_miss_rate::cpu29.data            1                       # miss rate for LoadLockedReq accesses
system.cpu29.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu29.dcache.StoreCondReq_miss_rate::cpu29.data     0.857143                       # miss rate for StoreCondReq accesses
system.cpu29.dcache.StoreCondReq_miss_rate::total     0.857143                       # miss rate for StoreCondReq accesses
system.cpu29.dcache.demand_miss_rate::cpu29.data     0.418852                       # miss rate for demand accesses
system.cpu29.dcache.demand_miss_rate::total     0.418852                       # miss rate for demand accesses
system.cpu29.dcache.overall_miss_rate::cpu29.data     0.418855                       # miss rate for overall accesses
system.cpu29.dcache.overall_miss_rate::total     0.418855                       # miss rate for overall accesses
system.cpu29.dcache.ReadReq_avg_miss_latency::cpu29.data 62127.241511                       # average ReadReq miss latency
system.cpu29.dcache.ReadReq_avg_miss_latency::total 62127.241511                       # average ReadReq miss latency
system.cpu29.dcache.WriteReq_avg_miss_latency::cpu29.data 94435.115679                       # average WriteReq miss latency
system.cpu29.dcache.WriteReq_avg_miss_latency::total 94435.115679                       # average WriteReq miss latency
system.cpu29.dcache.LoadLockedReq_avg_miss_latency::cpu29.data 10878.444444                       # average LoadLockedReq miss latency
system.cpu29.dcache.LoadLockedReq_avg_miss_latency::total 10878.444444                       # average LoadLockedReq miss latency
system.cpu29.dcache.StoreCondReq_avg_miss_latency::cpu29.data  1333.333333                       # average StoreCondReq miss latency
system.cpu29.dcache.StoreCondReq_avg_miss_latency::total  1333.333333                       # average StoreCondReq miss latency
system.cpu29.dcache.StoreCondFailReq_avg_miss_latency::cpu29.data          inf                       # average StoreCondFailReq miss latency
system.cpu29.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu29.dcache.demand_avg_miss_latency::cpu29.data 62377.217740                       # average overall miss latency
system.cpu29.dcache.demand_avg_miss_latency::total 62377.217740                       # average overall miss latency
system.cpu29.dcache.overall_avg_miss_latency::cpu29.data 62375.833548                       # average overall miss latency
system.cpu29.dcache.overall_avg_miss_latency::total 62375.833548                       # average overall miss latency
system.cpu29.dcache.blocked_cycles::no_mshrs      2201508                       # number of cycles access was blocked
system.cpu29.dcache.blocked_cycles::no_targets          217                       # number of cycles access was blocked
system.cpu29.dcache.blocked::no_mshrs           66587                       # number of cycles access was blocked
system.cpu29.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu29.dcache.avg_blocked_cycles::no_mshrs    33.062129                       # average number of cycles each access was blocked
system.cpu29.dcache.avg_blocked_cycles::no_targets          217                       # average number of cycles each access was blocked
system.cpu29.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu29.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu29.dcache.writebacks::writebacks         1978                       # number of writebacks
system.cpu29.dcache.writebacks::total            1978                       # number of writebacks
system.cpu29.dcache.ReadReq_mshr_hits::cpu29.data        67925                       # number of ReadReq MSHR hits
system.cpu29.dcache.ReadReq_mshr_hits::total        67925                       # number of ReadReq MSHR hits
system.cpu29.dcache.WriteReq_mshr_hits::cpu29.data          527                       # number of WriteReq MSHR hits
system.cpu29.dcache.WriteReq_mshr_hits::total          527                       # number of WriteReq MSHR hits
system.cpu29.dcache.demand_mshr_hits::cpu29.data        68452                       # number of demand (read+write) MSHR hits
system.cpu29.dcache.demand_mshr_hits::total        68452                       # number of demand (read+write) MSHR hits
system.cpu29.dcache.overall_mshr_hits::cpu29.data        68452                       # number of overall MSHR hits
system.cpu29.dcache.overall_mshr_hits::total        68452                       # number of overall MSHR hits
system.cpu29.dcache.ReadReq_mshr_misses::cpu29.data        66218                       # number of ReadReq MSHR misses
system.cpu29.dcache.ReadReq_mshr_misses::total        66218                       # number of ReadReq MSHR misses
system.cpu29.dcache.WriteReq_mshr_misses::cpu29.data          519                       # number of WriteReq MSHR misses
system.cpu29.dcache.WriteReq_mshr_misses::total          519                       # number of WriteReq MSHR misses
system.cpu29.dcache.SoftPFReq_mshr_misses::cpu29.data            2                       # number of SoftPFReq MSHR misses
system.cpu29.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu29.dcache.LoadLockedReq_mshr_misses::cpu29.data            9                       # number of LoadLockedReq MSHR misses
system.cpu29.dcache.LoadLockedReq_mshr_misses::total            9                       # number of LoadLockedReq MSHR misses
system.cpu29.dcache.StoreCondReq_mshr_misses::cpu29.data            6                       # number of StoreCondReq MSHR misses
system.cpu29.dcache.StoreCondReq_mshr_misses::total            6                       # number of StoreCondReq MSHR misses
system.cpu29.dcache.demand_mshr_misses::cpu29.data        66737                       # number of demand (read+write) MSHR misses
system.cpu29.dcache.demand_mshr_misses::total        66737                       # number of demand (read+write) MSHR misses
system.cpu29.dcache.overall_mshr_misses::cpu29.data        66739                       # number of overall MSHR misses
system.cpu29.dcache.overall_mshr_misses::total        66739                       # number of overall MSHR misses
system.cpu29.dcache.ReadReq_mshr_miss_latency::cpu29.data   4588743221                       # number of ReadReq MSHR miss cycles
system.cpu29.dcache.ReadReq_mshr_miss_latency::total   4588743221                       # number of ReadReq MSHR miss cycles
system.cpu29.dcache.WriteReq_mshr_miss_latency::cpu29.data     51585131                       # number of WriteReq MSHR miss cycles
system.cpu29.dcache.WriteReq_mshr_miss_latency::total     51585131                       # number of WriteReq MSHR miss cycles
system.cpu29.dcache.SoftPFReq_mshr_miss_latency::cpu29.data         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu29.dcache.SoftPFReq_mshr_miss_latency::total         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu29.dcache.LoadLockedReq_mshr_miss_latency::cpu29.data        77594                       # number of LoadLockedReq MSHR miss cycles
system.cpu29.dcache.LoadLockedReq_mshr_miss_latency::total        77594                       # number of LoadLockedReq MSHR miss cycles
system.cpu29.dcache.StoreCondReq_mshr_miss_latency::cpu29.data         5000                       # number of StoreCondReq MSHR miss cycles
system.cpu29.dcache.StoreCondReq_mshr_miss_latency::total         5000                       # number of StoreCondReq MSHR miss cycles
system.cpu29.dcache.StoreCondFailReq_mshr_miss_latency::cpu29.data        53000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu29.dcache.StoreCondFailReq_mshr_miss_latency::total        53000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu29.dcache.demand_mshr_miss_latency::cpu29.data   4640328352                       # number of demand (read+write) MSHR miss cycles
system.cpu29.dcache.demand_mshr_miss_latency::total   4640328352                       # number of demand (read+write) MSHR miss cycles
system.cpu29.dcache.overall_mshr_miss_latency::cpu29.data   4640333352                       # number of overall MSHR miss cycles
system.cpu29.dcache.overall_mshr_miss_latency::total   4640333352                       # number of overall MSHR miss cycles
system.cpu29.dcache.ReadReq_mshr_miss_rate::cpu29.data     0.210918                       # mshr miss rate for ReadReq accesses
system.cpu29.dcache.ReadReq_mshr_miss_rate::total     0.210918                       # mshr miss rate for ReadReq accesses
system.cpu29.dcache.WriteReq_mshr_miss_rate::cpu29.data     0.058917                       # mshr miss rate for WriteReq accesses
system.cpu29.dcache.WriteReq_mshr_miss_rate::total     0.058917                       # mshr miss rate for WriteReq accesses
system.cpu29.dcache.SoftPFReq_mshr_miss_rate::cpu29.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu29.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu29.dcache.LoadLockedReq_mshr_miss_rate::cpu29.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu29.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu29.dcache.StoreCondReq_mshr_miss_rate::cpu29.data     0.857143                       # mshr miss rate for StoreCondReq accesses
system.cpu29.dcache.StoreCondReq_mshr_miss_rate::total     0.857143                       # mshr miss rate for StoreCondReq accesses
system.cpu29.dcache.demand_mshr_miss_rate::cpu29.data     0.206769                       # mshr miss rate for demand accesses
system.cpu29.dcache.demand_mshr_miss_rate::total     0.206769                       # mshr miss rate for demand accesses
system.cpu29.dcache.overall_mshr_miss_rate::cpu29.data     0.206772                       # mshr miss rate for overall accesses
system.cpu29.dcache.overall_mshr_miss_rate::total     0.206772                       # mshr miss rate for overall accesses
system.cpu29.dcache.ReadReq_avg_mshr_miss_latency::cpu29.data 69297.520629                       # average ReadReq mshr miss latency
system.cpu29.dcache.ReadReq_avg_mshr_miss_latency::total 69297.520629                       # average ReadReq mshr miss latency
system.cpu29.dcache.WriteReq_avg_mshr_miss_latency::cpu29.data 99393.315992                       # average WriteReq mshr miss latency
system.cpu29.dcache.WriteReq_avg_mshr_miss_latency::total 99393.315992                       # average WriteReq mshr miss latency
system.cpu29.dcache.SoftPFReq_avg_mshr_miss_latency::cpu29.data         2500                       # average SoftPFReq mshr miss latency
system.cpu29.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu29.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu29.data  8621.555556                       # average LoadLockedReq mshr miss latency
system.cpu29.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8621.555556                       # average LoadLockedReq mshr miss latency
system.cpu29.dcache.StoreCondReq_avg_mshr_miss_latency::cpu29.data   833.333333                       # average StoreCondReq mshr miss latency
system.cpu29.dcache.StoreCondReq_avg_mshr_miss_latency::total   833.333333                       # average StoreCondReq mshr miss latency
system.cpu29.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu29.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu29.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu29.dcache.demand_avg_mshr_miss_latency::cpu29.data 69531.569474                       # average overall mshr miss latency
system.cpu29.dcache.demand_avg_mshr_miss_latency::total 69531.569474                       # average overall mshr miss latency
system.cpu29.dcache.overall_avg_mshr_miss_latency::cpu29.data 69529.560707                       # average overall mshr miss latency
system.cpu29.dcache.overall_avg_mshr_miss_latency::total 69529.560707                       # average overall mshr miss latency
system.cpu29.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu29.icache.tags.replacements               0                       # number of replacements
system.cpu29.icache.tags.tagsinuse          42.069936                       # Cycle average of tags in use
system.cpu29.icache.tags.total_refs            143133                       # Total number of references to valid blocks.
system.cpu29.icache.tags.sampled_refs              54                       # Sample count of references to valid blocks.
system.cpu29.icache.tags.avg_refs         2650.611111                       # Average number of references to valid blocks.
system.cpu29.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu29.icache.tags.occ_blocks::cpu29.inst    42.069936                       # Average occupied blocks per requestor
system.cpu29.icache.tags.occ_percent::cpu29.inst     0.082168                       # Average percentage of cache occupancy
system.cpu29.icache.tags.occ_percent::total     0.082168                       # Average percentage of cache occupancy
system.cpu29.icache.tags.occ_task_id_blocks::1024           54                       # Occupied blocks per task id
system.cpu29.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu29.icache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu29.icache.tags.age_task_id_blocks_1024::3           49                       # Occupied blocks per task id
system.cpu29.icache.tags.occ_task_id_percent::1024     0.105469                       # Percentage of cache occupancy per task id
system.cpu29.icache.tags.tag_accesses          286450                       # Number of tag accesses
system.cpu29.icache.tags.data_accesses         286450                       # Number of data accesses
system.cpu29.icache.ReadReq_hits::cpu29.inst       143133                       # number of ReadReq hits
system.cpu29.icache.ReadReq_hits::total        143133                       # number of ReadReq hits
system.cpu29.icache.demand_hits::cpu29.inst       143133                       # number of demand (read+write) hits
system.cpu29.icache.demand_hits::total         143133                       # number of demand (read+write) hits
system.cpu29.icache.overall_hits::cpu29.inst       143133                       # number of overall hits
system.cpu29.icache.overall_hits::total        143133                       # number of overall hits
system.cpu29.icache.ReadReq_misses::cpu29.inst           65                       # number of ReadReq misses
system.cpu29.icache.ReadReq_misses::total           65                       # number of ReadReq misses
system.cpu29.icache.demand_misses::cpu29.inst           65                       # number of demand (read+write) misses
system.cpu29.icache.demand_misses::total           65                       # number of demand (read+write) misses
system.cpu29.icache.overall_misses::cpu29.inst           65                       # number of overall misses
system.cpu29.icache.overall_misses::total           65                       # number of overall misses
system.cpu29.icache.ReadReq_miss_latency::cpu29.inst      4464251                       # number of ReadReq miss cycles
system.cpu29.icache.ReadReq_miss_latency::total      4464251                       # number of ReadReq miss cycles
system.cpu29.icache.demand_miss_latency::cpu29.inst      4464251                       # number of demand (read+write) miss cycles
system.cpu29.icache.demand_miss_latency::total      4464251                       # number of demand (read+write) miss cycles
system.cpu29.icache.overall_miss_latency::cpu29.inst      4464251                       # number of overall miss cycles
system.cpu29.icache.overall_miss_latency::total      4464251                       # number of overall miss cycles
system.cpu29.icache.ReadReq_accesses::cpu29.inst       143198                       # number of ReadReq accesses(hits+misses)
system.cpu29.icache.ReadReq_accesses::total       143198                       # number of ReadReq accesses(hits+misses)
system.cpu29.icache.demand_accesses::cpu29.inst       143198                       # number of demand (read+write) accesses
system.cpu29.icache.demand_accesses::total       143198                       # number of demand (read+write) accesses
system.cpu29.icache.overall_accesses::cpu29.inst       143198                       # number of overall (read+write) accesses
system.cpu29.icache.overall_accesses::total       143198                       # number of overall (read+write) accesses
system.cpu29.icache.ReadReq_miss_rate::cpu29.inst     0.000454                       # miss rate for ReadReq accesses
system.cpu29.icache.ReadReq_miss_rate::total     0.000454                       # miss rate for ReadReq accesses
system.cpu29.icache.demand_miss_rate::cpu29.inst     0.000454                       # miss rate for demand accesses
system.cpu29.icache.demand_miss_rate::total     0.000454                       # miss rate for demand accesses
system.cpu29.icache.overall_miss_rate::cpu29.inst     0.000454                       # miss rate for overall accesses
system.cpu29.icache.overall_miss_rate::total     0.000454                       # miss rate for overall accesses
system.cpu29.icache.ReadReq_avg_miss_latency::cpu29.inst 68680.784615                       # average ReadReq miss latency
system.cpu29.icache.ReadReq_avg_miss_latency::total 68680.784615                       # average ReadReq miss latency
system.cpu29.icache.demand_avg_miss_latency::cpu29.inst 68680.784615                       # average overall miss latency
system.cpu29.icache.demand_avg_miss_latency::total 68680.784615                       # average overall miss latency
system.cpu29.icache.overall_avg_miss_latency::cpu29.inst 68680.784615                       # average overall miss latency
system.cpu29.icache.overall_avg_miss_latency::total 68680.784615                       # average overall miss latency
system.cpu29.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu29.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu29.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu29.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu29.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu29.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu29.icache.fast_writes                     0                       # number of fast writes performed
system.cpu29.icache.cache_copies                    0                       # number of cache copies performed
system.cpu29.icache.ReadReq_mshr_hits::cpu29.inst           11                       # number of ReadReq MSHR hits
system.cpu29.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu29.icache.demand_mshr_hits::cpu29.inst           11                       # number of demand (read+write) MSHR hits
system.cpu29.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu29.icache.overall_mshr_hits::cpu29.inst           11                       # number of overall MSHR hits
system.cpu29.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu29.icache.ReadReq_mshr_misses::cpu29.inst           54                       # number of ReadReq MSHR misses
system.cpu29.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu29.icache.demand_mshr_misses::cpu29.inst           54                       # number of demand (read+write) MSHR misses
system.cpu29.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu29.icache.overall_mshr_misses::cpu29.inst           54                       # number of overall MSHR misses
system.cpu29.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu29.icache.ReadReq_mshr_miss_latency::cpu29.inst      3434249                       # number of ReadReq MSHR miss cycles
system.cpu29.icache.ReadReq_mshr_miss_latency::total      3434249                       # number of ReadReq MSHR miss cycles
system.cpu29.icache.demand_mshr_miss_latency::cpu29.inst      3434249                       # number of demand (read+write) MSHR miss cycles
system.cpu29.icache.demand_mshr_miss_latency::total      3434249                       # number of demand (read+write) MSHR miss cycles
system.cpu29.icache.overall_mshr_miss_latency::cpu29.inst      3434249                       # number of overall MSHR miss cycles
system.cpu29.icache.overall_mshr_miss_latency::total      3434249                       # number of overall MSHR miss cycles
system.cpu29.icache.ReadReq_mshr_miss_rate::cpu29.inst     0.000377                       # mshr miss rate for ReadReq accesses
system.cpu29.icache.ReadReq_mshr_miss_rate::total     0.000377                       # mshr miss rate for ReadReq accesses
system.cpu29.icache.demand_mshr_miss_rate::cpu29.inst     0.000377                       # mshr miss rate for demand accesses
system.cpu29.icache.demand_mshr_miss_rate::total     0.000377                       # mshr miss rate for demand accesses
system.cpu29.icache.overall_mshr_miss_rate::cpu29.inst     0.000377                       # mshr miss rate for overall accesses
system.cpu29.icache.overall_mshr_miss_rate::total     0.000377                       # mshr miss rate for overall accesses
system.cpu29.icache.ReadReq_avg_mshr_miss_latency::cpu29.inst 63597.203704                       # average ReadReq mshr miss latency
system.cpu29.icache.ReadReq_avg_mshr_miss_latency::total 63597.203704                       # average ReadReq mshr miss latency
system.cpu29.icache.demand_avg_mshr_miss_latency::cpu29.inst 63597.203704                       # average overall mshr miss latency
system.cpu29.icache.demand_avg_mshr_miss_latency::total 63597.203704                       # average overall mshr miss latency
system.cpu29.icache.overall_avg_mshr_miss_latency::cpu29.inst 63597.203704                       # average overall mshr miss latency
system.cpu29.icache.overall_avg_mshr_miss_latency::total 63597.203704                       # average overall mshr miss latency
system.cpu29.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu30.branchPred.lookups                166428                       # Number of BP lookups
system.cpu30.branchPred.condPredicted          162628                       # Number of conditional branches predicted
system.cpu30.branchPred.condIncorrect            1037                       # Number of conditional branches incorrect
system.cpu30.branchPred.BTBLookups             118525                       # Number of BTB lookups
system.cpu30.branchPred.BTBHits                118228                       # Number of BTB hits
system.cpu30.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu30.branchPred.BTBHitPct           99.749420                       # BTB Hit Percentage
system.cpu30.branchPred.usedRAS                  2036                       # Number of times the RAS was used to get a target.
system.cpu30.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu30.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu30.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu30.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu30.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu30.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu30.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu30.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu30.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu30.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu30.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu30.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu30.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu30.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu30.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu30.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu30.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu30.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu30.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu30.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu30.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu30.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu30.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu30.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu30.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu30.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu30.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu30.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu30.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu30.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu30.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu30.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu30.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu30.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu30.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu30.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu30.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu30.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu30.dtb.inst_hits                          0                       # ITB inst hits
system.cpu30.dtb.inst_misses                        0                       # ITB inst misses
system.cpu30.dtb.read_hits                          0                       # DTB read hits
system.cpu30.dtb.read_misses                        0                       # DTB read misses
system.cpu30.dtb.write_hits                         0                       # DTB write hits
system.cpu30.dtb.write_misses                       0                       # DTB write misses
system.cpu30.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu30.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu30.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu30.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu30.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu30.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu30.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu30.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu30.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu30.dtb.read_accesses                      0                       # DTB read accesses
system.cpu30.dtb.write_accesses                     0                       # DTB write accesses
system.cpu30.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu30.dtb.hits                               0                       # DTB hits
system.cpu30.dtb.misses                             0                       # DTB misses
system.cpu30.dtb.accesses                           0                       # DTB accesses
system.cpu30.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu30.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu30.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu30.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu30.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu30.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu30.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu30.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu30.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu30.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu30.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu30.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu30.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu30.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu30.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu30.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu30.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu30.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu30.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu30.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu30.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu30.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu30.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu30.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu30.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu30.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu30.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu30.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu30.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu30.itb.walker.walks                       0                       # Table walker walks requested
system.cpu30.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu30.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu30.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu30.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu30.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu30.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu30.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu30.itb.inst_hits                          0                       # ITB inst hits
system.cpu30.itb.inst_misses                        0                       # ITB inst misses
system.cpu30.itb.read_hits                          0                       # DTB read hits
system.cpu30.itb.read_misses                        0                       # DTB read misses
system.cpu30.itb.write_hits                         0                       # DTB write hits
system.cpu30.itb.write_misses                       0                       # DTB write misses
system.cpu30.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu30.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu30.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu30.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu30.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu30.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu30.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu30.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu30.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu30.itb.read_accesses                      0                       # DTB read accesses
system.cpu30.itb.write_accesses                     0                       # DTB write accesses
system.cpu30.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu30.itb.hits                               0                       # DTB hits
system.cpu30.itb.misses                             0                       # DTB misses
system.cpu30.itb.accesses                           0                       # DTB accesses
system.cpu30.numCycles                        2482715                       # number of cpu cycles simulated
system.cpu30.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu30.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu30.fetch.icacheStallCycles           144950                       # Number of cycles fetch is stalled on an Icache miss
system.cpu30.fetch.Insts                      1420150                       # Number of instructions fetch has processed
system.cpu30.fetch.Branches                    166428                       # Number of branches that fetch encountered
system.cpu30.fetch.predictedBranches           120264                       # Number of branches that fetch has predicted taken
system.cpu30.fetch.Cycles                     2333593                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu30.fetch.SquashCycles                  2883                       # Number of cycles fetch has spent squashing
system.cpu30.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu30.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu30.fetch.CacheLines                  143144                       # Number of cache lines fetched
system.cpu30.fetch.IcacheSquashes                  62                       # Number of outstanding Icache misses that were squashed
system.cpu30.fetch.rateDist::samples          2479991                       # Number of instructions fetched each cycle (Total)
system.cpu30.fetch.rateDist::mean            0.579726                       # Number of instructions fetched each cycle (Total)
system.cpu30.fetch.rateDist::stdev           1.858164                       # Number of instructions fetched each cycle (Total)
system.cpu30.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu30.fetch.rateDist::0                2218866     89.47%     89.47% # Number of instructions fetched each cycle (Total)
system.cpu30.fetch.rateDist::1                  26041      1.05%     90.52% # Number of instructions fetched each cycle (Total)
system.cpu30.fetch.rateDist::2                  19429      0.78%     91.30% # Number of instructions fetched each cycle (Total)
system.cpu30.fetch.rateDist::3                  19071      0.77%     92.07% # Number of instructions fetched each cycle (Total)
system.cpu30.fetch.rateDist::4                  19403      0.78%     92.86% # Number of instructions fetched each cycle (Total)
system.cpu30.fetch.rateDist::5                  18362      0.74%     93.60% # Number of instructions fetched each cycle (Total)
system.cpu30.fetch.rateDist::6                  26288      1.06%     94.66% # Number of instructions fetched each cycle (Total)
system.cpu30.fetch.rateDist::7                  71795      2.89%     97.55% # Number of instructions fetched each cycle (Total)
system.cpu30.fetch.rateDist::8                  60736      2.45%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu30.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu30.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu30.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu30.fetch.rateDist::total            2479991                       # Number of instructions fetched each cycle (Total)
system.cpu30.fetch.branchRate                0.067035                       # Number of branch fetches per cycle
system.cpu30.fetch.rate                      0.572015                       # Number of inst fetches per cycle
system.cpu30.decode.IdleCycles                  68996                       # Number of cycles decode is idle
system.cpu30.decode.BlockedCycles             2232960                       # Number of cycles decode is blocked
system.cpu30.decode.RunCycles                   25849                       # Number of cycles decode is running
system.cpu30.decode.UnblockCycles              150774                       # Number of cycles decode is unblocking
system.cpu30.decode.SquashCycles                 1412                       # Number of cycles decode is squashing
system.cpu30.decode.BranchResolved               1692                       # Number of times decode resolved a branch
system.cpu30.decode.BranchMispred                  32                       # Number of times decode detected a branch misprediction
system.cpu30.decode.DecodedInsts              1383831                       # Number of instructions handled by decode
system.cpu30.decode.SquashedInsts                 112                       # Number of squashed instructions handled by decode
system.cpu30.rename.SquashCycles                 1412                       # Number of cycles rename is squashing
system.cpu30.rename.IdleCycles                  94867                       # Number of cycles rename is idle
system.cpu30.rename.BlockCycles               1606976                       # Number of cycles rename is blocking
system.cpu30.rename.serializeStallCycles        15783                       # count of cycles rename stalled for serializing inst
system.cpu30.rename.RunCycles                  118790                       # Number of cycles rename is running
system.cpu30.rename.UnblockCycles              642163                       # Number of cycles rename is unblocking
system.cpu30.rename.RenamedInsts              1375927                       # Number of instructions processed by rename
system.cpu30.rename.ROBFullEvents                  27                       # Number of times rename has blocked due to ROB full
system.cpu30.rename.IQFullEvents               603881                       # Number of times rename has blocked due to IQ full
system.cpu30.rename.LQFullEvents                 3235                       # Number of times rename has blocked due to LQ full
system.cpu30.rename.RenamedOperands           2006687                       # Number of destination operands rename has renamed
system.cpu30.rename.RenameLookups             6756643                       # Number of register rename lookups that rename has made
system.cpu30.rename.int_rename_lookups        2168582                       # Number of integer rename lookups
system.cpu30.rename.CommittedMaps             1949819                       # Number of HB maps that are committed
system.cpu30.rename.UndoneMaps                  56857                       # Number of HB maps that are undone due to squashing
system.cpu30.rename.serializingInsts              408                       # count of serializing insts renamed
system.cpu30.rename.tempSerializingInsts          407                       # count of temporary serializing insts renamed
system.cpu30.rename.skidInsts                  908551                       # count of insts added to the skid buffer
system.cpu30.memDep0.insertedLoads             316524                       # Number of loads inserted to the mem dependence unit.
system.cpu30.memDep0.insertedStores              9122                       # Number of stores inserted to the mem dependence unit.
system.cpu30.memDep0.conflictingLoads            3938                       # Number of conflicting loads.
system.cpu30.memDep0.conflictingStores           2006                       # Number of conflicting stores.
system.cpu30.iq.iqInstsAdded                  1370943                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu30.iq.iqNonSpecInstsAdded               815                       # Number of non-speculative instructions added to the IQ
system.cpu30.iq.iqInstsIssued                 2350956                       # Number of instructions issued
system.cpu30.iq.iqSquashedInstsIssued            2156                       # Number of squashed instructions issued
system.cpu30.iq.iqSquashedInstsExamined         27925                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu30.iq.iqSquashedOperandsExamined        98577                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu30.iq.iqSquashedNonSpecRemoved            7                       # Number of squashed non-spec instructions that were removed
system.cpu30.iq.issued_per_cycle::samples      2479991                       # Number of insts issued each cycle
system.cpu30.iq.issued_per_cycle::mean       0.947970                       # Number of insts issued each cycle
system.cpu30.iq.issued_per_cycle::stdev      1.432551                       # Number of insts issued each cycle
system.cpu30.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu30.iq.issued_per_cycle::0           1462977     58.99%     58.99% # Number of insts issued each cycle
system.cpu30.iq.issued_per_cycle::1            468811     18.90%     77.89% # Number of insts issued each cycle
system.cpu30.iq.issued_per_cycle::2            126344      5.09%     82.99% # Number of insts issued each cycle
system.cpu30.iq.issued_per_cycle::3             57979      2.34%     85.33% # Number of insts issued each cycle
system.cpu30.iq.issued_per_cycle::4            363880     14.67%    100.00% # Number of insts issued each cycle
system.cpu30.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu30.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu30.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu30.iq.issued_per_cycle::total       2479991                       # Number of insts issued each cycle
system.cpu30.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu30.iq.fu_full::IntAlu                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu30.iq.fu_full::IntMult                    3    100.00%    100.00% # attempts to use FU when none available
system.cpu30.iq.fu_full::IntDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu30.iq.fu_full::FloatAdd                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu30.iq.fu_full::FloatCmp                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu30.iq.fu_full::FloatCvt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu30.iq.fu_full::FloatMult                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu30.iq.fu_full::FloatDiv                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu30.iq.fu_full::FloatSqrt                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdAddAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdAlu                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdMisc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdMultAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdShift                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdShiftAcc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdFloatAdd               0      0.00%    100.00% # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdFloatAlu               0      0.00%    100.00% # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdFloatCmp               0      0.00%    100.00% # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdFloatCvt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdFloatDiv               0      0.00%    100.00% # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdFloatMisc              0      0.00%    100.00% # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdFloatMult              0      0.00%    100.00% # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdFloatSqrt              0      0.00%    100.00% # attempts to use FU when none available
system.cpu30.iq.fu_full::MemRead                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu30.iq.fu_full::MemWrite                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu30.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu30.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu30.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu30.iq.FU_type_0::IntAlu              832148     35.40%     35.40% # Type of FU issued
system.cpu30.iq.FU_type_0::IntMult             196612      8.36%     43.76% # Type of FU issued
system.cpu30.iq.FU_type_0::IntDiv                   0      0.00%     43.76% # Type of FU issued
system.cpu30.iq.FU_type_0::FloatAdd                 0      0.00%     43.76% # Type of FU issued
system.cpu30.iq.FU_type_0::FloatCmp                 0      0.00%     43.76% # Type of FU issued
system.cpu30.iq.FU_type_0::FloatCvt                 0      0.00%     43.76% # Type of FU issued
system.cpu30.iq.FU_type_0::FloatMult                0      0.00%     43.76% # Type of FU issued
system.cpu30.iq.FU_type_0::FloatDiv                 0      0.00%     43.76% # Type of FU issued
system.cpu30.iq.FU_type_0::FloatSqrt                0      0.00%     43.76% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdAdd                  0      0.00%     43.76% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdAddAcc               0      0.00%     43.76% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdAlu                  0      0.00%     43.76% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdCmp                  0      0.00%     43.76% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdCvt                  0      0.00%     43.76% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdMisc                 0      0.00%     43.76% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdMult                 0      0.00%     43.76% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdMultAcc              0      0.00%     43.76% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdShift                0      0.00%     43.76% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdShiftAcc             0      0.00%     43.76% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdSqrt                 0      0.00%     43.76% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdFloatAdd             0      0.00%     43.76% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdFloatAlu             0      0.00%     43.76% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdFloatCmp             0      0.00%     43.76% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdFloatCvt             0      0.00%     43.76% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdFloatDiv             0      0.00%     43.76% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdFloatMisc            0      0.00%     43.76% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdFloatMult            0      0.00%     43.76% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     43.76% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdFloatSqrt            0      0.00%     43.76% # Type of FU issued
system.cpu30.iq.FU_type_0::MemRead            1313297     55.86%     99.62% # Type of FU issued
system.cpu30.iq.FU_type_0::MemWrite              8899      0.38%    100.00% # Type of FU issued
system.cpu30.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu30.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu30.iq.FU_type_0::total              2350956                       # Type of FU issued
system.cpu30.iq.rate                         0.946929                       # Inst issue rate
system.cpu30.iq.fu_busy_cnt                         3                       # FU busy when requested
system.cpu30.iq.fu_busy_rate                 0.000001                       # FU busy rate (busy events/executed inst)
system.cpu30.iq.int_inst_queue_reads          7184058                       # Number of integer instruction queue reads
system.cpu30.iq.int_inst_queue_writes         1399692                       # Number of integer instruction queue writes
system.cpu30.iq.int_inst_queue_wakeup_accesses      1350928                       # Number of integer instruction queue wakeup accesses
system.cpu30.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu30.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu30.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu30.iq.int_alu_accesses              2350959                       # Number of integer alu accesses
system.cpu30.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu30.iew.lsq.thread0.forwLoads             33                       # Number of loads that had data forwarded from stores
system.cpu30.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu30.iew.lsq.thread0.squashedLoads         3693                       # Number of loads squashed
system.cpu30.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu30.iew.lsq.thread0.memOrderViolation            9                       # Number of memory ordering violations
system.cpu30.iew.lsq.thread0.squashedStores          345                       # Number of stores squashed
system.cpu30.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu30.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu30.iew.lsq.thread0.rescheduledLoads          404                       # Number of loads that were rescheduled
system.cpu30.iew.lsq.thread0.cacheBlocked       999499                       # Number of times an access to memory failed due to the cache being blocked
system.cpu30.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu30.iew.iewSquashCycles                 1412                       # Number of cycles IEW is squashing
system.cpu30.iew.iewBlockCycles               1093576                       # Number of cycles IEW is blocking
system.cpu30.iew.iewUnblockCycles               66535                       # Number of cycles IEW is unblocking
system.cpu30.iew.iewDispatchedInsts           1371761                       # Number of instructions dispatched to IQ
system.cpu30.iew.iewDispSquashedInsts              56                       # Number of squashed instructions skipped by dispatch
system.cpu30.iew.iewDispLoadInsts              316524                       # Number of dispatched load instructions
system.cpu30.iew.iewDispStoreInsts               9122                       # Number of dispatched store instructions
system.cpu30.iew.iewDispNonSpecInsts              402                       # Number of dispatched non-speculative instructions
system.cpu30.iew.iewIQFullEvents                 2228                       # Number of times the IQ has become full, causing a stall
system.cpu30.iew.iewLSQFullEvents                1099                       # Number of times the LSQ has become full, causing a stall
system.cpu30.iew.memOrderViolationEvents            9                       # Number of memory order violations
system.cpu30.iew.predictedTakenIncorrect          924                       # Number of branches that were predicted taken incorrectly
system.cpu30.iew.predictedNotTakenIncorrect           89                       # Number of branches that were predicted not taken incorrectly
system.cpu30.iew.branchMispredicts               1013                       # Number of branch mispredicts detected at execute
system.cpu30.iew.iewExecutedInsts             2350449                       # Number of executed instructions
system.cpu30.iew.iewExecLoadInsts             1312892                       # Number of load instructions executed
system.cpu30.iew.iewExecSquashedInsts             503                       # Number of squashed instructions skipped in execute
system.cpu30.iew.exec_swp                           0                       # number of swp insts executed
system.cpu30.iew.exec_nop                           3                       # number of nop insts executed
system.cpu30.iew.exec_refs                    1321754                       # number of memory reference insts executed
system.cpu30.iew.exec_branches                 151760                       # Number of branches executed
system.cpu30.iew.exec_stores                     8862                       # Number of stores executed
system.cpu30.iew.exec_rate                   0.946725                       # Inst execution rate
system.cpu30.iew.wb_sent                      1351352                       # cumulative count of insts sent to commit
system.cpu30.iew.wb_count                     1350928                       # cumulative count of insts written-back
system.cpu30.iew.wb_producers                  936169                       # num instructions producing a value
system.cpu30.iew.wb_consumers                 1477315                       # num instructions consuming a value
system.cpu30.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu30.iew.wb_rate                     0.544133                       # insts written-back per cycle
system.cpu30.iew.wb_fanout                   0.633696                       # average fanout of values written-back
system.cpu30.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu30.commit.commitSquashedInsts         27864                       # The number of squashed insts skipped by commit
system.cpu30.commit.commitNonSpecStalls           808                       # The number of times commit has been forced to stall to communicate backwards
system.cpu30.commit.branchMispredicts            1008                       # The number of times a branch was mispredicted
system.cpu30.commit.committed_per_cycle::samples      2475589                       # Number of insts commited each cycle
system.cpu30.commit.committed_per_cycle::mean     0.542834                       # Number of insts commited each cycle
system.cpu30.commit.committed_per_cycle::stdev     1.349835                       # Number of insts commited each cycle
system.cpu30.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu30.commit.committed_per_cycle::0      1927545     77.86%     77.86% # Number of insts commited each cycle
system.cpu30.commit.committed_per_cycle::1       235978      9.53%     87.39% # Number of insts commited each cycle
system.cpu30.commit.committed_per_cycle::2       132904      5.37%     92.76% # Number of insts commited each cycle
system.cpu30.commit.committed_per_cycle::3        68932      2.78%     95.55% # Number of insts commited each cycle
system.cpu30.commit.committed_per_cycle::4         1946      0.08%     95.63% # Number of insts commited each cycle
system.cpu30.commit.committed_per_cycle::5        78544      3.17%     98.80% # Number of insts commited each cycle
system.cpu30.commit.committed_per_cycle::6          824      0.03%     98.83% # Number of insts commited each cycle
system.cpu30.commit.committed_per_cycle::7         1525      0.06%     98.89% # Number of insts commited each cycle
system.cpu30.commit.committed_per_cycle::8        27391      1.11%    100.00% # Number of insts commited each cycle
system.cpu30.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu30.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu30.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu30.commit.committed_per_cycle::total      2475589                       # Number of insts commited each cycle
system.cpu30.commit.committedInsts            1331715                       # Number of instructions committed
system.cpu30.commit.committedOps              1343833                       # Number of ops (including micro ops) committed
system.cpu30.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu30.commit.refs                       321608                       # Number of memory references committed
system.cpu30.commit.loads                      312831                       # Number of loads committed
system.cpu30.commit.membars                       407                       # Number of memory barriers committed
system.cpu30.commit.branches                   150459                       # Number of branches committed
system.cpu30.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu30.commit.int_insts                 1195377                       # Number of committed integer instructions.
system.cpu30.commit.function_calls               1205                       # Number of function calls committed.
system.cpu30.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu30.commit.op_class_0::IntAlu         825614     61.44%     61.44% # Class of committed instruction
system.cpu30.commit.op_class_0::IntMult        196611     14.63%     76.07% # Class of committed instruction
system.cpu30.commit.op_class_0::IntDiv              0      0.00%     76.07% # Class of committed instruction
system.cpu30.commit.op_class_0::FloatAdd            0      0.00%     76.07% # Class of committed instruction
system.cpu30.commit.op_class_0::FloatCmp            0      0.00%     76.07% # Class of committed instruction
system.cpu30.commit.op_class_0::FloatCvt            0      0.00%     76.07% # Class of committed instruction
system.cpu30.commit.op_class_0::FloatMult            0      0.00%     76.07% # Class of committed instruction
system.cpu30.commit.op_class_0::FloatDiv            0      0.00%     76.07% # Class of committed instruction
system.cpu30.commit.op_class_0::FloatSqrt            0      0.00%     76.07% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdAdd             0      0.00%     76.07% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdAddAcc            0      0.00%     76.07% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdAlu             0      0.00%     76.07% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdCmp             0      0.00%     76.07% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdCvt             0      0.00%     76.07% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdMisc            0      0.00%     76.07% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdMult            0      0.00%     76.07% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdMultAcc            0      0.00%     76.07% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdShift            0      0.00%     76.07% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdShiftAcc            0      0.00%     76.07% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdSqrt            0      0.00%     76.07% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdFloatAdd            0      0.00%     76.07% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdFloatAlu            0      0.00%     76.07% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdFloatCmp            0      0.00%     76.07% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdFloatCvt            0      0.00%     76.07% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdFloatDiv            0      0.00%     76.07% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdFloatMisc            0      0.00%     76.07% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdFloatMult            0      0.00%     76.07% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.07% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.07% # Class of committed instruction
system.cpu30.commit.op_class_0::MemRead        312831     23.28%     99.35% # Class of committed instruction
system.cpu30.commit.op_class_0::MemWrite         8777      0.65%    100.00% # Class of committed instruction
system.cpu30.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu30.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu30.commit.op_class_0::total         1343833                       # Class of committed instruction
system.cpu30.commit.bw_lim_events               27391                       # number cycles where commit BW limit reached
system.cpu30.rob.rob_reads                    3814734                       # The number of ROB reads
system.cpu30.rob.rob_writes                   2747864                       # The number of ROB writes
system.cpu30.timesIdled                            27                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu30.idleCycles                          2724                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu30.quiesceCycles                     419045                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu30.committedInsts                   1331715                       # Number of Instructions Simulated
system.cpu30.committedOps                     1343833                       # Number of Ops (including micro ops) Simulated
system.cpu30.cpi                             1.864299                       # CPI: Cycles Per Instruction
system.cpu30.cpi_total                       1.864299                       # CPI: Total CPI of All Threads
system.cpu30.ipc                             0.536395                       # IPC: Instructions Per Cycle
system.cpu30.ipc_total                       0.536395                       # IPC: Total IPC of All Threads
system.cpu30.int_regfile_reads                3333741                       # number of integer regfile reads
system.cpu30.int_regfile_writes               1070457                       # number of integer regfile writes
system.cpu30.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu30.cc_regfile_reads                 7992711                       # number of cc regfile reads
system.cpu30.cc_regfile_writes                 893433                       # number of cc regfile writes
system.cpu30.misc_regfile_reads                346374                       # number of misc regfile reads
system.cpu30.misc_regfile_writes                   18                       # number of misc regfile writes
system.cpu30.dcache.tags.replacements           65709                       # number of replacements
system.cpu30.dcache.tags.tagsinuse         782.546961                       # Cycle average of tags in use
system.cpu30.dcache.tags.total_refs            187358                       # Total number of references to valid blocks.
system.cpu30.dcache.tags.sampled_refs           66731                       # Sample count of references to valid blocks.
system.cpu30.dcache.tags.avg_refs            2.807661                       # Average number of references to valid blocks.
system.cpu30.dcache.tags.warmup_cycle       486289500                       # Cycle when the warmup percentage was hit.
system.cpu30.dcache.tags.occ_blocks::cpu30.data   782.546961                       # Average occupied blocks per requestor
system.cpu30.dcache.tags.occ_percent::cpu30.data     0.764206                       # Average percentage of cache occupancy
system.cpu30.dcache.tags.occ_percent::total     0.764206                       # Average percentage of cache occupancy
system.cpu30.dcache.tags.occ_task_id_blocks::1024         1022                       # Occupied blocks per task id
system.cpu30.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu30.dcache.tags.age_task_id_blocks_1024::1          259                       # Occupied blocks per task id
system.cpu30.dcache.tags.age_task_id_blocks_1024::2          759                       # Occupied blocks per task id
system.cpu30.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu30.dcache.tags.tag_accesses          711932                       # Number of tag accesses
system.cpu30.dcache.tags.data_accesses         711932                       # Number of data accesses
system.cpu30.dcache.ReadReq_hits::cpu30.data       179627                       # number of ReadReq hits
system.cpu30.dcache.ReadReq_hits::total        179627                       # number of ReadReq hits
system.cpu30.dcache.WriteReq_hits::cpu30.data         7724                       # number of WriteReq hits
system.cpu30.dcache.WriteReq_hits::total         7724                       # number of WriteReq hits
system.cpu30.dcache.SoftPFReq_hits::cpu30.data            2                       # number of SoftPFReq hits
system.cpu30.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu30.dcache.demand_hits::cpu30.data       187351                       # number of demand (read+write) hits
system.cpu30.dcache.demand_hits::total         187351                       # number of demand (read+write) hits
system.cpu30.dcache.overall_hits::cpu30.data       187353                       # number of overall hits
system.cpu30.dcache.overall_hits::total        187353                       # number of overall hits
system.cpu30.dcache.ReadReq_misses::cpu30.data       134184                       # number of ReadReq misses
system.cpu30.dcache.ReadReq_misses::total       134184                       # number of ReadReq misses
system.cpu30.dcache.WriteReq_misses::cpu30.data         1046                       # number of WriteReq misses
system.cpu30.dcache.WriteReq_misses::total         1046                       # number of WriteReq misses
system.cpu30.dcache.SoftPFReq_misses::cpu30.data            3                       # number of SoftPFReq misses
system.cpu30.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu30.dcache.LoadLockedReq_misses::cpu30.data            5                       # number of LoadLockedReq misses
system.cpu30.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu30.dcache.StoreCondReq_misses::cpu30.data            4                       # number of StoreCondReq misses
system.cpu30.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu30.dcache.demand_misses::cpu30.data       135230                       # number of demand (read+write) misses
system.cpu30.dcache.demand_misses::total       135230                       # number of demand (read+write) misses
system.cpu30.dcache.overall_misses::cpu30.data       135233                       # number of overall misses
system.cpu30.dcache.overall_misses::total       135233                       # number of overall misses
system.cpu30.dcache.ReadReq_miss_latency::cpu30.data   8339822650                       # number of ReadReq miss cycles
system.cpu30.dcache.ReadReq_miss_latency::total   8339822650                       # number of ReadReq miss cycles
system.cpu30.dcache.WriteReq_miss_latency::cpu30.data     99802104                       # number of WriteReq miss cycles
system.cpu30.dcache.WriteReq_miss_latency::total     99802104                       # number of WriteReq miss cycles
system.cpu30.dcache.LoadLockedReq_miss_latency::cpu30.data        95483                       # number of LoadLockedReq miss cycles
system.cpu30.dcache.LoadLockedReq_miss_latency::total        95483                       # number of LoadLockedReq miss cycles
system.cpu30.dcache.StoreCondReq_miss_latency::cpu30.data        12500                       # number of StoreCondReq miss cycles
system.cpu30.dcache.StoreCondReq_miss_latency::total        12500                       # number of StoreCondReq miss cycles
system.cpu30.dcache.StoreCondFailReq_miss_latency::cpu30.data         5000                       # number of StoreCondFailReq miss cycles
system.cpu30.dcache.StoreCondFailReq_miss_latency::total         5000                       # number of StoreCondFailReq miss cycles
system.cpu30.dcache.demand_miss_latency::cpu30.data   8439624754                       # number of demand (read+write) miss cycles
system.cpu30.dcache.demand_miss_latency::total   8439624754                       # number of demand (read+write) miss cycles
system.cpu30.dcache.overall_miss_latency::cpu30.data   8439624754                       # number of overall miss cycles
system.cpu30.dcache.overall_miss_latency::total   8439624754                       # number of overall miss cycles
system.cpu30.dcache.ReadReq_accesses::cpu30.data       313811                       # number of ReadReq accesses(hits+misses)
system.cpu30.dcache.ReadReq_accesses::total       313811                       # number of ReadReq accesses(hits+misses)
system.cpu30.dcache.WriteReq_accesses::cpu30.data         8770                       # number of WriteReq accesses(hits+misses)
system.cpu30.dcache.WriteReq_accesses::total         8770                       # number of WriteReq accesses(hits+misses)
system.cpu30.dcache.SoftPFReq_accesses::cpu30.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu30.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu30.dcache.LoadLockedReq_accesses::cpu30.data            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu30.dcache.LoadLockedReq_accesses::total            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu30.dcache.StoreCondReq_accesses::cpu30.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu30.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu30.dcache.demand_accesses::cpu30.data       322581                       # number of demand (read+write) accesses
system.cpu30.dcache.demand_accesses::total       322581                       # number of demand (read+write) accesses
system.cpu30.dcache.overall_accesses::cpu30.data       322586                       # number of overall (read+write) accesses
system.cpu30.dcache.overall_accesses::total       322586                       # number of overall (read+write) accesses
system.cpu30.dcache.ReadReq_miss_rate::cpu30.data     0.427595                       # miss rate for ReadReq accesses
system.cpu30.dcache.ReadReq_miss_rate::total     0.427595                       # miss rate for ReadReq accesses
system.cpu30.dcache.WriteReq_miss_rate::cpu30.data     0.119270                       # miss rate for WriteReq accesses
system.cpu30.dcache.WriteReq_miss_rate::total     0.119270                       # miss rate for WriteReq accesses
system.cpu30.dcache.SoftPFReq_miss_rate::cpu30.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu30.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu30.dcache.LoadLockedReq_miss_rate::cpu30.data            1                       # miss rate for LoadLockedReq accesses
system.cpu30.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu30.dcache.StoreCondReq_miss_rate::cpu30.data            1                       # miss rate for StoreCondReq accesses
system.cpu30.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu30.dcache.demand_miss_rate::cpu30.data     0.419213                       # miss rate for demand accesses
system.cpu30.dcache.demand_miss_rate::total     0.419213                       # miss rate for demand accesses
system.cpu30.dcache.overall_miss_rate::cpu30.data     0.419215                       # miss rate for overall accesses
system.cpu30.dcache.overall_miss_rate::total     0.419215                       # miss rate for overall accesses
system.cpu30.dcache.ReadReq_avg_miss_latency::cpu30.data 62152.139227                       # average ReadReq miss latency
system.cpu30.dcache.ReadReq_avg_miss_latency::total 62152.139227                       # average ReadReq miss latency
system.cpu30.dcache.WriteReq_avg_miss_latency::cpu30.data 95413.101338                       # average WriteReq miss latency
system.cpu30.dcache.WriteReq_avg_miss_latency::total 95413.101338                       # average WriteReq miss latency
system.cpu30.dcache.LoadLockedReq_avg_miss_latency::cpu30.data 19096.600000                       # average LoadLockedReq miss latency
system.cpu30.dcache.LoadLockedReq_avg_miss_latency::total 19096.600000                       # average LoadLockedReq miss latency
system.cpu30.dcache.StoreCondReq_avg_miss_latency::cpu30.data         3125                       # average StoreCondReq miss latency
system.cpu30.dcache.StoreCondReq_avg_miss_latency::total         3125                       # average StoreCondReq miss latency
system.cpu30.dcache.StoreCondFailReq_avg_miss_latency::cpu30.data          inf                       # average StoreCondFailReq miss latency
system.cpu30.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu30.dcache.demand_avg_miss_latency::cpu30.data 62409.411773                       # average overall miss latency
system.cpu30.dcache.demand_avg_miss_latency::total 62409.411773                       # average overall miss latency
system.cpu30.dcache.overall_avg_miss_latency::cpu30.data 62408.027286                       # average overall miss latency
system.cpu30.dcache.overall_avg_miss_latency::total 62408.027286                       # average overall miss latency
system.cpu30.dcache.blocked_cycles::no_mshrs      2203088                       # number of cycles access was blocked
system.cpu30.dcache.blocked_cycles::no_targets           91                       # number of cycles access was blocked
system.cpu30.dcache.blocked::no_mshrs           66588                       # number of cycles access was blocked
system.cpu30.dcache.blocked::no_targets             2                       # number of cycles access was blocked
system.cpu30.dcache.avg_blocked_cycles::no_mshrs    33.085361                       # average number of cycles each access was blocked
system.cpu30.dcache.avg_blocked_cycles::no_targets    45.500000                       # average number of cycles each access was blocked
system.cpu30.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu30.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu30.dcache.writebacks::writebacks         2008                       # number of writebacks
system.cpu30.dcache.writebacks::total            2008                       # number of writebacks
system.cpu30.dcache.ReadReq_mshr_hits::cpu30.data        67968                       # number of ReadReq MSHR hits
system.cpu30.dcache.ReadReq_mshr_hits::total        67968                       # number of ReadReq MSHR hits
system.cpu30.dcache.WriteReq_mshr_hits::cpu30.data          527                       # number of WriteReq MSHR hits
system.cpu30.dcache.WriteReq_mshr_hits::total          527                       # number of WriteReq MSHR hits
system.cpu30.dcache.demand_mshr_hits::cpu30.data        68495                       # number of demand (read+write) MSHR hits
system.cpu30.dcache.demand_mshr_hits::total        68495                       # number of demand (read+write) MSHR hits
system.cpu30.dcache.overall_mshr_hits::cpu30.data        68495                       # number of overall MSHR hits
system.cpu30.dcache.overall_mshr_hits::total        68495                       # number of overall MSHR hits
system.cpu30.dcache.ReadReq_mshr_misses::cpu30.data        66216                       # number of ReadReq MSHR misses
system.cpu30.dcache.ReadReq_mshr_misses::total        66216                       # number of ReadReq MSHR misses
system.cpu30.dcache.WriteReq_mshr_misses::cpu30.data          519                       # number of WriteReq MSHR misses
system.cpu30.dcache.WriteReq_mshr_misses::total          519                       # number of WriteReq MSHR misses
system.cpu30.dcache.SoftPFReq_mshr_misses::cpu30.data            2                       # number of SoftPFReq MSHR misses
system.cpu30.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu30.dcache.LoadLockedReq_mshr_misses::cpu30.data            5                       # number of LoadLockedReq MSHR misses
system.cpu30.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu30.dcache.StoreCondReq_mshr_misses::cpu30.data            4                       # number of StoreCondReq MSHR misses
system.cpu30.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu30.dcache.demand_mshr_misses::cpu30.data        66735                       # number of demand (read+write) MSHR misses
system.cpu30.dcache.demand_mshr_misses::total        66735                       # number of demand (read+write) MSHR misses
system.cpu30.dcache.overall_mshr_misses::cpu30.data        66737                       # number of overall MSHR misses
system.cpu30.dcache.overall_mshr_misses::total        66737                       # number of overall MSHR misses
system.cpu30.dcache.ReadReq_mshr_miss_latency::cpu30.data   4590720988                       # number of ReadReq MSHR miss cycles
system.cpu30.dcache.ReadReq_mshr_miss_latency::total   4590720988                       # number of ReadReq MSHR miss cycles
system.cpu30.dcache.WriteReq_mshr_miss_latency::cpu30.data     52208354                       # number of WriteReq MSHR miss cycles
system.cpu30.dcache.WriteReq_mshr_miss_latency::total     52208354                       # number of WriteReq MSHR miss cycles
system.cpu30.dcache.SoftPFReq_mshr_miss_latency::cpu30.data         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu30.dcache.SoftPFReq_mshr_miss_latency::total         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu30.dcache.LoadLockedReq_mshr_miss_latency::cpu30.data        85017                       # number of LoadLockedReq MSHR miss cycles
system.cpu30.dcache.LoadLockedReq_mshr_miss_latency::total        85017                       # number of LoadLockedReq MSHR miss cycles
system.cpu30.dcache.StoreCondReq_mshr_miss_latency::cpu30.data         8000                       # number of StoreCondReq MSHR miss cycles
system.cpu30.dcache.StoreCondReq_mshr_miss_latency::total         8000                       # number of StoreCondReq MSHR miss cycles
system.cpu30.dcache.StoreCondFailReq_mshr_miss_latency::cpu30.data         3500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu30.dcache.StoreCondFailReq_mshr_miss_latency::total         3500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu30.dcache.demand_mshr_miss_latency::cpu30.data   4642929342                       # number of demand (read+write) MSHR miss cycles
system.cpu30.dcache.demand_mshr_miss_latency::total   4642929342                       # number of demand (read+write) MSHR miss cycles
system.cpu30.dcache.overall_mshr_miss_latency::cpu30.data   4642934342                       # number of overall MSHR miss cycles
system.cpu30.dcache.overall_mshr_miss_latency::total   4642934342                       # number of overall MSHR miss cycles
system.cpu30.dcache.ReadReq_mshr_miss_rate::cpu30.data     0.211006                       # mshr miss rate for ReadReq accesses
system.cpu30.dcache.ReadReq_mshr_miss_rate::total     0.211006                       # mshr miss rate for ReadReq accesses
system.cpu30.dcache.WriteReq_mshr_miss_rate::cpu30.data     0.059179                       # mshr miss rate for WriteReq accesses
system.cpu30.dcache.WriteReq_mshr_miss_rate::total     0.059179                       # mshr miss rate for WriteReq accesses
system.cpu30.dcache.SoftPFReq_mshr_miss_rate::cpu30.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu30.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu30.dcache.LoadLockedReq_mshr_miss_rate::cpu30.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu30.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu30.dcache.StoreCondReq_mshr_miss_rate::cpu30.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu30.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu30.dcache.demand_mshr_miss_rate::cpu30.data     0.206878                       # mshr miss rate for demand accesses
system.cpu30.dcache.demand_mshr_miss_rate::total     0.206878                       # mshr miss rate for demand accesses
system.cpu30.dcache.overall_mshr_miss_rate::cpu30.data     0.206881                       # mshr miss rate for overall accesses
system.cpu30.dcache.overall_mshr_miss_rate::total     0.206881                       # mshr miss rate for overall accesses
system.cpu30.dcache.ReadReq_avg_mshr_miss_latency::cpu30.data 69329.482119                       # average ReadReq mshr miss latency
system.cpu30.dcache.ReadReq_avg_mshr_miss_latency::total 69329.482119                       # average ReadReq mshr miss latency
system.cpu30.dcache.WriteReq_avg_mshr_miss_latency::cpu30.data 100594.131021                       # average WriteReq mshr miss latency
system.cpu30.dcache.WriteReq_avg_mshr_miss_latency::total 100594.131021                       # average WriteReq mshr miss latency
system.cpu30.dcache.SoftPFReq_avg_mshr_miss_latency::cpu30.data         2500                       # average SoftPFReq mshr miss latency
system.cpu30.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu30.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu30.data 17003.400000                       # average LoadLockedReq mshr miss latency
system.cpu30.dcache.LoadLockedReq_avg_mshr_miss_latency::total 17003.400000                       # average LoadLockedReq mshr miss latency
system.cpu30.dcache.StoreCondReq_avg_mshr_miss_latency::cpu30.data         2000                       # average StoreCondReq mshr miss latency
system.cpu30.dcache.StoreCondReq_avg_mshr_miss_latency::total         2000                       # average StoreCondReq mshr miss latency
system.cpu30.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu30.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu30.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu30.dcache.demand_avg_mshr_miss_latency::cpu30.data 69572.628186                       # average overall mshr miss latency
system.cpu30.dcache.demand_avg_mshr_miss_latency::total 69572.628186                       # average overall mshr miss latency
system.cpu30.dcache.overall_avg_mshr_miss_latency::cpu30.data 69570.618128                       # average overall mshr miss latency
system.cpu30.dcache.overall_avg_mshr_miss_latency::total 69570.618128                       # average overall mshr miss latency
system.cpu30.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu30.icache.tags.replacements               0                       # number of replacements
system.cpu30.icache.tags.tagsinuse          38.918535                       # Cycle average of tags in use
system.cpu30.icache.tags.total_refs            143074                       # Total number of references to valid blocks.
system.cpu30.icache.tags.sampled_refs              58                       # Sample count of references to valid blocks.
system.cpu30.icache.tags.avg_refs         2466.793103                       # Average number of references to valid blocks.
system.cpu30.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu30.icache.tags.occ_blocks::cpu30.inst    38.918535                       # Average occupied blocks per requestor
system.cpu30.icache.tags.occ_percent::cpu30.inst     0.076013                       # Average percentage of cache occupancy
system.cpu30.icache.tags.occ_percent::total     0.076013                       # Average percentage of cache occupancy
system.cpu30.icache.tags.occ_task_id_blocks::1024           58                       # Occupied blocks per task id
system.cpu30.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu30.icache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu30.icache.tags.age_task_id_blocks_1024::3           45                       # Occupied blocks per task id
system.cpu30.icache.tags.occ_task_id_percent::1024     0.113281                       # Percentage of cache occupancy per task id
system.cpu30.icache.tags.tag_accesses          286346                       # Number of tag accesses
system.cpu30.icache.tags.data_accesses         286346                       # Number of data accesses
system.cpu30.icache.ReadReq_hits::cpu30.inst       143074                       # number of ReadReq hits
system.cpu30.icache.ReadReq_hits::total        143074                       # number of ReadReq hits
system.cpu30.icache.demand_hits::cpu30.inst       143074                       # number of demand (read+write) hits
system.cpu30.icache.demand_hits::total         143074                       # number of demand (read+write) hits
system.cpu30.icache.overall_hits::cpu30.inst       143074                       # number of overall hits
system.cpu30.icache.overall_hits::total        143074                       # number of overall hits
system.cpu30.icache.ReadReq_misses::cpu30.inst           70                       # number of ReadReq misses
system.cpu30.icache.ReadReq_misses::total           70                       # number of ReadReq misses
system.cpu30.icache.demand_misses::cpu30.inst           70                       # number of demand (read+write) misses
system.cpu30.icache.demand_misses::total           70                       # number of demand (read+write) misses
system.cpu30.icache.overall_misses::cpu30.inst           70                       # number of overall misses
system.cpu30.icache.overall_misses::total           70                       # number of overall misses
system.cpu30.icache.ReadReq_miss_latency::cpu30.inst      2423498                       # number of ReadReq miss cycles
system.cpu30.icache.ReadReq_miss_latency::total      2423498                       # number of ReadReq miss cycles
system.cpu30.icache.demand_miss_latency::cpu30.inst      2423498                       # number of demand (read+write) miss cycles
system.cpu30.icache.demand_miss_latency::total      2423498                       # number of demand (read+write) miss cycles
system.cpu30.icache.overall_miss_latency::cpu30.inst      2423498                       # number of overall miss cycles
system.cpu30.icache.overall_miss_latency::total      2423498                       # number of overall miss cycles
system.cpu30.icache.ReadReq_accesses::cpu30.inst       143144                       # number of ReadReq accesses(hits+misses)
system.cpu30.icache.ReadReq_accesses::total       143144                       # number of ReadReq accesses(hits+misses)
system.cpu30.icache.demand_accesses::cpu30.inst       143144                       # number of demand (read+write) accesses
system.cpu30.icache.demand_accesses::total       143144                       # number of demand (read+write) accesses
system.cpu30.icache.overall_accesses::cpu30.inst       143144                       # number of overall (read+write) accesses
system.cpu30.icache.overall_accesses::total       143144                       # number of overall (read+write) accesses
system.cpu30.icache.ReadReq_miss_rate::cpu30.inst     0.000489                       # miss rate for ReadReq accesses
system.cpu30.icache.ReadReq_miss_rate::total     0.000489                       # miss rate for ReadReq accesses
system.cpu30.icache.demand_miss_rate::cpu30.inst     0.000489                       # miss rate for demand accesses
system.cpu30.icache.demand_miss_rate::total     0.000489                       # miss rate for demand accesses
system.cpu30.icache.overall_miss_rate::cpu30.inst     0.000489                       # miss rate for overall accesses
system.cpu30.icache.overall_miss_rate::total     0.000489                       # miss rate for overall accesses
system.cpu30.icache.ReadReq_avg_miss_latency::cpu30.inst 34621.400000                       # average ReadReq miss latency
system.cpu30.icache.ReadReq_avg_miss_latency::total 34621.400000                       # average ReadReq miss latency
system.cpu30.icache.demand_avg_miss_latency::cpu30.inst 34621.400000                       # average overall miss latency
system.cpu30.icache.demand_avg_miss_latency::total 34621.400000                       # average overall miss latency
system.cpu30.icache.overall_avg_miss_latency::cpu30.inst 34621.400000                       # average overall miss latency
system.cpu30.icache.overall_avg_miss_latency::total 34621.400000                       # average overall miss latency
system.cpu30.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu30.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu30.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu30.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu30.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu30.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu30.icache.fast_writes                     0                       # number of fast writes performed
system.cpu30.icache.cache_copies                    0                       # number of cache copies performed
system.cpu30.icache.ReadReq_mshr_hits::cpu30.inst           12                       # number of ReadReq MSHR hits
system.cpu30.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu30.icache.demand_mshr_hits::cpu30.inst           12                       # number of demand (read+write) MSHR hits
system.cpu30.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu30.icache.overall_mshr_hits::cpu30.inst           12                       # number of overall MSHR hits
system.cpu30.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu30.icache.ReadReq_mshr_misses::cpu30.inst           58                       # number of ReadReq MSHR misses
system.cpu30.icache.ReadReq_mshr_misses::total           58                       # number of ReadReq MSHR misses
system.cpu30.icache.demand_mshr_misses::cpu30.inst           58                       # number of demand (read+write) MSHR misses
system.cpu30.icache.demand_mshr_misses::total           58                       # number of demand (read+write) MSHR misses
system.cpu30.icache.overall_mshr_misses::cpu30.inst           58                       # number of overall MSHR misses
system.cpu30.icache.overall_mshr_misses::total           58                       # number of overall MSHR misses
system.cpu30.icache.ReadReq_mshr_miss_latency::cpu30.inst      2125001                       # number of ReadReq MSHR miss cycles
system.cpu30.icache.ReadReq_mshr_miss_latency::total      2125001                       # number of ReadReq MSHR miss cycles
system.cpu30.icache.demand_mshr_miss_latency::cpu30.inst      2125001                       # number of demand (read+write) MSHR miss cycles
system.cpu30.icache.demand_mshr_miss_latency::total      2125001                       # number of demand (read+write) MSHR miss cycles
system.cpu30.icache.overall_mshr_miss_latency::cpu30.inst      2125001                       # number of overall MSHR miss cycles
system.cpu30.icache.overall_mshr_miss_latency::total      2125001                       # number of overall MSHR miss cycles
system.cpu30.icache.ReadReq_mshr_miss_rate::cpu30.inst     0.000405                       # mshr miss rate for ReadReq accesses
system.cpu30.icache.ReadReq_mshr_miss_rate::total     0.000405                       # mshr miss rate for ReadReq accesses
system.cpu30.icache.demand_mshr_miss_rate::cpu30.inst     0.000405                       # mshr miss rate for demand accesses
system.cpu30.icache.demand_mshr_miss_rate::total     0.000405                       # mshr miss rate for demand accesses
system.cpu30.icache.overall_mshr_miss_rate::cpu30.inst     0.000405                       # mshr miss rate for overall accesses
system.cpu30.icache.overall_mshr_miss_rate::total     0.000405                       # mshr miss rate for overall accesses
system.cpu30.icache.ReadReq_avg_mshr_miss_latency::cpu30.inst 36637.948276                       # average ReadReq mshr miss latency
system.cpu30.icache.ReadReq_avg_mshr_miss_latency::total 36637.948276                       # average ReadReq mshr miss latency
system.cpu30.icache.demand_avg_mshr_miss_latency::cpu30.inst 36637.948276                       # average overall mshr miss latency
system.cpu30.icache.demand_avg_mshr_miss_latency::total 36637.948276                       # average overall mshr miss latency
system.cpu30.icache.overall_avg_mshr_miss_latency::cpu30.inst 36637.948276                       # average overall mshr miss latency
system.cpu30.icache.overall_avg_mshr_miss_latency::total 36637.948276                       # average overall mshr miss latency
system.cpu30.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu31.branchPred.lookups                166611                       # Number of BP lookups
system.cpu31.branchPred.condPredicted          162793                       # Number of conditional branches predicted
system.cpu31.branchPred.condIncorrect            1017                       # Number of conditional branches incorrect
system.cpu31.branchPred.BTBLookups             161965                       # Number of BTB lookups
system.cpu31.branchPred.BTBHits                118324                       # Number of BTB hits
system.cpu31.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu31.branchPred.BTBHitPct           73.055290                       # BTB Hit Percentage
system.cpu31.branchPred.usedRAS                  2083                       # Number of times the RAS was used to get a target.
system.cpu31.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu31.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu31.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu31.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu31.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu31.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu31.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu31.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu31.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu31.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu31.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu31.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu31.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu31.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu31.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu31.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu31.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu31.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu31.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu31.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu31.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu31.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu31.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu31.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu31.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu31.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu31.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu31.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu31.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu31.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu31.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu31.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu31.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu31.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu31.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu31.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu31.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu31.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu31.dtb.inst_hits                          0                       # ITB inst hits
system.cpu31.dtb.inst_misses                        0                       # ITB inst misses
system.cpu31.dtb.read_hits                          0                       # DTB read hits
system.cpu31.dtb.read_misses                        0                       # DTB read misses
system.cpu31.dtb.write_hits                         0                       # DTB write hits
system.cpu31.dtb.write_misses                       0                       # DTB write misses
system.cpu31.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu31.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu31.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu31.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu31.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu31.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu31.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu31.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu31.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu31.dtb.read_accesses                      0                       # DTB read accesses
system.cpu31.dtb.write_accesses                     0                       # DTB write accesses
system.cpu31.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu31.dtb.hits                               0                       # DTB hits
system.cpu31.dtb.misses                             0                       # DTB misses
system.cpu31.dtb.accesses                           0                       # DTB accesses
system.cpu31.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu31.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu31.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu31.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu31.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu31.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu31.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu31.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu31.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu31.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu31.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu31.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu31.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu31.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu31.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu31.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu31.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu31.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu31.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu31.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu31.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu31.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu31.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu31.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu31.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu31.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu31.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu31.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu31.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu31.itb.walker.walks                       0                       # Table walker walks requested
system.cpu31.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu31.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu31.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu31.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu31.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu31.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu31.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu31.itb.inst_hits                          0                       # ITB inst hits
system.cpu31.itb.inst_misses                        0                       # ITB inst misses
system.cpu31.itb.read_hits                          0                       # DTB read hits
system.cpu31.itb.read_misses                        0                       # DTB read misses
system.cpu31.itb.write_hits                         0                       # DTB write hits
system.cpu31.itb.write_misses                       0                       # DTB write misses
system.cpu31.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu31.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu31.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu31.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu31.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu31.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu31.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu31.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu31.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu31.itb.read_accesses                      0                       # DTB read accesses
system.cpu31.itb.write_accesses                     0                       # DTB write accesses
system.cpu31.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu31.itb.hits                               0                       # DTB hits
system.cpu31.itb.misses                             0                       # DTB misses
system.cpu31.itb.accesses                           0                       # DTB accesses
system.cpu31.numCycles                        2482243                       # number of cpu cycles simulated
system.cpu31.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu31.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu31.fetch.icacheStallCycles           144941                       # Number of cycles fetch is stalled on an Icache miss
system.cpu31.fetch.Insts                      1420260                       # Number of instructions fetch has processed
system.cpu31.fetch.Branches                    166611                       # Number of branches that fetch encountered
system.cpu31.fetch.predictedBranches           120407                       # Number of branches that fetch has predicted taken
system.cpu31.fetch.Cycles                     2332986                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu31.fetch.SquashCycles                  2851                       # Number of cycles fetch has spent squashing
system.cpu31.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu31.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu31.fetch.CacheLines                  143158                       # Number of cache lines fetched
system.cpu31.fetch.IcacheSquashes                  53                       # Number of outstanding Icache misses that were squashed
system.cpu31.fetch.rateDist::samples          2479359                       # Number of instructions fetched each cycle (Total)
system.cpu31.fetch.rateDist::mean            0.579913                       # Number of instructions fetched each cycle (Total)
system.cpu31.fetch.rateDist::stdev           1.858485                       # Number of instructions fetched each cycle (Total)
system.cpu31.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu31.fetch.rateDist::0                2218215     89.47%     89.47% # Number of instructions fetched each cycle (Total)
system.cpu31.fetch.rateDist::1                  26052      1.05%     90.52% # Number of instructions fetched each cycle (Total)
system.cpu31.fetch.rateDist::2                  19480      0.79%     91.30% # Number of instructions fetched each cycle (Total)
system.cpu31.fetch.rateDist::3                  19047      0.77%     92.07% # Number of instructions fetched each cycle (Total)
system.cpu31.fetch.rateDist::4                  19331      0.78%     92.85% # Number of instructions fetched each cycle (Total)
system.cpu31.fetch.rateDist::5                  18367      0.74%     93.59% # Number of instructions fetched each cycle (Total)
system.cpu31.fetch.rateDist::6                  26297      1.06%     94.65% # Number of instructions fetched each cycle (Total)
system.cpu31.fetch.rateDist::7                  71841      2.90%     97.55% # Number of instructions fetched each cycle (Total)
system.cpu31.fetch.rateDist::8                  60729      2.45%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu31.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu31.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu31.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu31.fetch.rateDist::total            2479359                       # Number of instructions fetched each cycle (Total)
system.cpu31.fetch.branchRate                0.067121                       # Number of branch fetches per cycle
system.cpu31.fetch.rate                      0.572168                       # Number of inst fetches per cycle
system.cpu31.decode.IdleCycles                  69015                       # Number of cycles decode is idle
system.cpu31.decode.BlockedCycles             2232306                       # Number of cycles decode is blocked
system.cpu31.decode.RunCycles                   25962                       # Number of cycles decode is running
system.cpu31.decode.UnblockCycles              150682                       # Number of cycles decode is unblocking
system.cpu31.decode.SquashCycles                 1394                       # Number of cycles decode is squashing
system.cpu31.decode.BranchResolved               1661                       # Number of times decode resolved a branch
system.cpu31.decode.BranchMispred                  31                       # Number of times decode detected a branch misprediction
system.cpu31.decode.DecodedInsts              1383896                       # Number of instructions handled by decode
system.cpu31.decode.SquashedInsts                 112                       # Number of squashed instructions handled by decode
system.cpu31.rename.SquashCycles                 1394                       # Number of cycles rename is squashing
system.cpu31.rename.IdleCycles                  94891                       # Number of cycles rename is idle
system.cpu31.rename.BlockCycles               1606062                       # Number of cycles rename is blocking
system.cpu31.rename.serializeStallCycles        16258                       # count of cycles rename stalled for serializing inst
system.cpu31.rename.RunCycles                  118699                       # Number of cycles rename is running
system.cpu31.rename.UnblockCycles              642055                       # Number of cycles rename is unblocking
system.cpu31.rename.RenamedInsts              1376107                       # Number of instructions processed by rename
system.cpu31.rename.ROBFullEvents                  11                       # Number of times rename has blocked due to ROB full
system.cpu31.rename.IQFullEvents               603526                       # Number of times rename has blocked due to IQ full
system.cpu31.rename.LQFullEvents                 3313                       # Number of times rename has blocked due to LQ full
system.cpu31.rename.RenamedOperands           2007665                       # Number of destination operands rename has renamed
system.cpu31.rename.RenameLookups             6757525                       # Number of register rename lookups that rename has made
system.cpu31.rename.int_rename_lookups        2168847                       # Number of integer rename lookups
system.cpu31.rename.CommittedMaps             1951278                       # Number of HB maps that are committed
system.cpu31.rename.UndoneMaps                  56383                       # Number of HB maps that are undone due to squashing
system.cpu31.rename.serializingInsts              410                       # count of serializing insts renamed
system.cpu31.rename.tempSerializingInsts          409                       # count of temporary serializing insts renamed
system.cpu31.rename.skidInsts                  909513                       # count of insts added to the skid buffer
system.cpu31.memDep0.insertedLoads             316564                       # Number of loads inserted to the mem dependence unit.
system.cpu31.memDep0.insertedStores              9006                       # Number of stores inserted to the mem dependence unit.
system.cpu31.memDep0.conflictingLoads            3932                       # Number of conflicting loads.
system.cpu31.memDep0.conflictingStores           2018                       # Number of conflicting stores.
system.cpu31.iq.iqInstsAdded                  1371294                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu31.iq.iqNonSpecInstsAdded               826                       # Number of non-speculative instructions added to the IQ
system.cpu31.iq.iqInstsIssued                 2351440                       # Number of instructions issued
system.cpu31.iq.iqSquashedInstsIssued            2106                       # Number of squashed instructions issued
system.cpu31.iq.iqSquashedInstsExamined         27422                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu31.iq.iqSquashedOperandsExamined        97121                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu31.iq.iqSquashedNonSpecRemoved           11                       # Number of squashed non-spec instructions that were removed
system.cpu31.iq.issued_per_cycle::samples      2479359                       # Number of insts issued each cycle
system.cpu31.iq.issued_per_cycle::mean       0.948406                       # Number of insts issued each cycle
system.cpu31.iq.issued_per_cycle::stdev      1.432817                       # Number of insts issued each cycle
system.cpu31.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu31.iq.issued_per_cycle::0           1462269     58.98%     58.98% # Number of insts issued each cycle
system.cpu31.iq.issued_per_cycle::1            468749     18.91%     77.88% # Number of insts issued each cycle
system.cpu31.iq.issued_per_cycle::2            126331      5.10%     82.98% # Number of insts issued each cycle
system.cpu31.iq.issued_per_cycle::3             58011      2.34%     85.32% # Number of insts issued each cycle
system.cpu31.iq.issued_per_cycle::4            363999     14.68%    100.00% # Number of insts issued each cycle
system.cpu31.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu31.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu31.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu31.iq.issued_per_cycle::total       2479359                       # Number of insts issued each cycle
system.cpu31.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu31.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu31.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu31.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu31.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu31.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu31.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu31.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu31.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu31.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu31.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu31.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu31.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu31.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu31.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu31.iq.FU_type_0::IntAlu              832675     35.41%     35.41% # Type of FU issued
system.cpu31.iq.FU_type_0::IntMult             196612      8.36%     43.77% # Type of FU issued
system.cpu31.iq.FU_type_0::IntDiv                   0      0.00%     43.77% # Type of FU issued
system.cpu31.iq.FU_type_0::FloatAdd                 0      0.00%     43.77% # Type of FU issued
system.cpu31.iq.FU_type_0::FloatCmp                 0      0.00%     43.77% # Type of FU issued
system.cpu31.iq.FU_type_0::FloatCvt                 0      0.00%     43.77% # Type of FU issued
system.cpu31.iq.FU_type_0::FloatMult                0      0.00%     43.77% # Type of FU issued
system.cpu31.iq.FU_type_0::FloatDiv                 0      0.00%     43.77% # Type of FU issued
system.cpu31.iq.FU_type_0::FloatSqrt                0      0.00%     43.77% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdAdd                  0      0.00%     43.77% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdAddAcc               0      0.00%     43.77% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdAlu                  0      0.00%     43.77% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdCmp                  0      0.00%     43.77% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdCvt                  0      0.00%     43.77% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdMisc                 0      0.00%     43.77% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdMult                 0      0.00%     43.77% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdMultAcc              0      0.00%     43.77% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdShift                0      0.00%     43.77% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdShiftAcc             0      0.00%     43.77% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdSqrt                 0      0.00%     43.77% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdFloatAdd             0      0.00%     43.77% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdFloatAlu             0      0.00%     43.77% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdFloatCmp             0      0.00%     43.77% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdFloatCvt             0      0.00%     43.77% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdFloatDiv             0      0.00%     43.77% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdFloatMisc            0      0.00%     43.77% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdFloatMult            0      0.00%     43.77% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     43.77% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdFloatSqrt            0      0.00%     43.77% # Type of FU issued
system.cpu31.iq.FU_type_0::MemRead            1313265     55.85%     99.62% # Type of FU issued
system.cpu31.iq.FU_type_0::MemWrite              8888      0.38%    100.00% # Type of FU issued
system.cpu31.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu31.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu31.iq.FU_type_0::total              2351440                       # Type of FU issued
system.cpu31.iq.rate                         0.947305                       # Inst issue rate
system.cpu31.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu31.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu31.iq.int_inst_queue_reads          7184341                       # Number of integer instruction queue reads
system.cpu31.iq.int_inst_queue_writes         1399555                       # Number of integer instruction queue writes
system.cpu31.iq.int_inst_queue_wakeup_accesses      1351598                       # Number of integer instruction queue wakeup accesses
system.cpu31.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu31.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu31.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu31.iq.int_alu_accesses              2351440                       # Number of integer alu accesses
system.cpu31.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu31.iew.lsq.thread0.forwLoads             20                       # Number of loads that had data forwarded from stores
system.cpu31.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu31.iew.lsq.thread0.squashedLoads         3605                       # Number of loads squashed
system.cpu31.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu31.iew.lsq.thread0.memOrderViolation           13                       # Number of memory ordering violations
system.cpu31.iew.lsq.thread0.squashedStores          186                       # Number of stores squashed
system.cpu31.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu31.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu31.iew.lsq.thread0.rescheduledLoads          400                       # Number of loads that were rescheduled
system.cpu31.iew.lsq.thread0.cacheBlocked       999350                       # Number of times an access to memory failed due to the cache being blocked
system.cpu31.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu31.iew.iewSquashCycles                 1394                       # Number of cycles IEW is squashing
system.cpu31.iew.iewBlockCycles               1092612                       # Number of cycles IEW is blocking
system.cpu31.iew.iewUnblockCycles               66335                       # Number of cycles IEW is unblocking
system.cpu31.iew.iewDispatchedInsts           1372123                       # Number of instructions dispatched to IQ
system.cpu31.iew.iewDispSquashedInsts              29                       # Number of squashed instructions skipped by dispatch
system.cpu31.iew.iewDispLoadInsts              316564                       # Number of dispatched load instructions
system.cpu31.iew.iewDispStoreInsts               9006                       # Number of dispatched store instructions
system.cpu31.iew.iewDispNonSpecInsts              408                       # Number of dispatched non-speculative instructions
system.cpu31.iew.iewIQFullEvents                 2241                       # Number of times the IQ has become full, causing a stall
system.cpu31.iew.iewLSQFullEvents                 833                       # Number of times the LSQ has become full, causing a stall
system.cpu31.iew.memOrderViolationEvents           13                       # Number of memory order violations
system.cpu31.iew.predictedTakenIncorrect          922                       # Number of branches that were predicted taken incorrectly
system.cpu31.iew.predictedNotTakenIncorrect           69                       # Number of branches that were predicted not taken incorrectly
system.cpu31.iew.branchMispredicts                991                       # Number of branch mispredicts detected at execute
system.cpu31.iew.iewExecutedInsts             2350974                       # Number of executed instructions
system.cpu31.iew.iewExecLoadInsts             1312856                       # Number of load instructions executed
system.cpu31.iew.iewExecSquashedInsts             462                       # Number of squashed instructions skipped in execute
system.cpu31.iew.exec_swp                           0                       # number of swp insts executed
system.cpu31.iew.exec_nop                           3                       # number of nop insts executed
system.cpu31.iew.exec_refs                    1321725                       # number of memory reference insts executed
system.cpu31.iew.exec_branches                 151912                       # Number of branches executed
system.cpu31.iew.exec_stores                     8869                       # Number of stores executed
system.cpu31.iew.exec_rate                   0.947117                       # Inst execution rate
system.cpu31.iew.wb_sent                      1352018                       # cumulative count of insts sent to commit
system.cpu31.iew.wb_count                     1351598                       # cumulative count of insts written-back
system.cpu31.iew.wb_producers                  936565                       # num instructions producing a value
system.cpu31.iew.wb_consumers                 1478188                       # num instructions consuming a value
system.cpu31.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu31.iew.wb_rate                     0.544507                       # insts written-back per cycle
system.cpu31.iew.wb_fanout                   0.633590                       # average fanout of values written-back
system.cpu31.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu31.commit.commitSquashedInsts         27363                       # The number of squashed insts skipped by commit
system.cpu31.commit.commitNonSpecStalls           815                       # The number of times commit has been forced to stall to communicate backwards
system.cpu31.commit.branchMispredicts             986                       # The number of times a branch was mispredicted
system.cpu31.commit.committed_per_cycle::samples      2475028                       # Number of insts commited each cycle
system.cpu31.commit.committed_per_cycle::mean     0.543306                       # Number of insts commited each cycle
system.cpu31.commit.committed_per_cycle::stdev     1.350997                       # Number of insts commited each cycle
system.cpu31.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu31.commit.committed_per_cycle::0      1926832     77.85%     77.85% # Number of insts commited each cycle
system.cpu31.commit.committed_per_cycle::1       236179      9.54%     87.39% # Number of insts commited each cycle
system.cpu31.commit.committed_per_cycle::2       132790      5.37%     92.76% # Number of insts commited each cycle
system.cpu31.commit.committed_per_cycle::3        68880      2.78%     95.54% # Number of insts commited each cycle
system.cpu31.commit.committed_per_cycle::4         1864      0.08%     95.62% # Number of insts commited each cycle
system.cpu31.commit.committed_per_cycle::5        78602      3.18%     98.79% # Number of insts commited each cycle
system.cpu31.commit.committed_per_cycle::6          845      0.03%     98.83% # Number of insts commited each cycle
system.cpu31.commit.committed_per_cycle::7         1525      0.06%     98.89% # Number of insts commited each cycle
system.cpu31.commit.committed_per_cycle::8        27511      1.11%    100.00% # Number of insts commited each cycle
system.cpu31.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu31.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu31.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu31.commit.committed_per_cycle::total      2475028                       # Number of insts commited each cycle
system.cpu31.commit.committedInsts            1332518                       # Number of instructions committed
system.cpu31.commit.committedOps              1344698                       # Number of ops (including micro ops) committed
system.cpu31.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu31.commit.refs                       321779                       # Number of memory references committed
system.cpu31.commit.loads                      312959                       # Number of loads committed
system.cpu31.commit.membars                       409                       # Number of memory barriers committed
system.cpu31.commit.branches                   150650                       # Number of branches committed
system.cpu31.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu31.commit.int_insts                 1196061                       # Number of committed integer instructions.
system.cpu31.commit.function_calls               1211                       # Number of function calls committed.
system.cpu31.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu31.commit.op_class_0::IntAlu         826308     61.45%     61.45% # Class of committed instruction
system.cpu31.commit.op_class_0::IntMult        196611     14.62%     76.07% # Class of committed instruction
system.cpu31.commit.op_class_0::IntDiv              0      0.00%     76.07% # Class of committed instruction
system.cpu31.commit.op_class_0::FloatAdd            0      0.00%     76.07% # Class of committed instruction
system.cpu31.commit.op_class_0::FloatCmp            0      0.00%     76.07% # Class of committed instruction
system.cpu31.commit.op_class_0::FloatCvt            0      0.00%     76.07% # Class of committed instruction
system.cpu31.commit.op_class_0::FloatMult            0      0.00%     76.07% # Class of committed instruction
system.cpu31.commit.op_class_0::FloatDiv            0      0.00%     76.07% # Class of committed instruction
system.cpu31.commit.op_class_0::FloatSqrt            0      0.00%     76.07% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdAdd             0      0.00%     76.07% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdAddAcc            0      0.00%     76.07% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdAlu             0      0.00%     76.07% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdCmp             0      0.00%     76.07% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdCvt             0      0.00%     76.07% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdMisc            0      0.00%     76.07% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdMult            0      0.00%     76.07% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdMultAcc            0      0.00%     76.07% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdShift            0      0.00%     76.07% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdShiftAcc            0      0.00%     76.07% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdSqrt            0      0.00%     76.07% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdFloatAdd            0      0.00%     76.07% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdFloatAlu            0      0.00%     76.07% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdFloatCmp            0      0.00%     76.07% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdFloatCvt            0      0.00%     76.07% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdFloatDiv            0      0.00%     76.07% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdFloatMisc            0      0.00%     76.07% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdFloatMult            0      0.00%     76.07% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.07% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.07% # Class of committed instruction
system.cpu31.commit.op_class_0::MemRead        312959     23.27%     99.34% # Class of committed instruction
system.cpu31.commit.op_class_0::MemWrite         8820      0.66%    100.00% # Class of committed instruction
system.cpu31.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu31.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu31.commit.op_class_0::total         1344698                       # Class of committed instruction
system.cpu31.commit.bw_lim_events               27511                       # number cycles where commit BW limit reached
system.cpu31.rob.rob_reads                    3814378                       # The number of ROB reads
system.cpu31.rob.rob_writes                   2748525                       # The number of ROB writes
system.cpu31.timesIdled                            29                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu31.idleCycles                          2884                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu31.quiesceCycles                     419517                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu31.committedInsts                   1332518                       # Number of Instructions Simulated
system.cpu31.committedOps                     1344698                       # Number of Ops (including micro ops) Simulated
system.cpu31.cpi                             1.862821                       # CPI: Cycles Per Instruction
system.cpu31.cpi_total                       1.862821                       # CPI: Total CPI of All Threads
system.cpu31.ipc                             0.536820                       # IPC: Instructions Per Cycle
system.cpu31.ipc_total                       0.536820                       # IPC: Total IPC of All Threads
system.cpu31.int_regfile_reads                3334486                       # number of integer regfile reads
system.cpu31.int_regfile_writes               1070730                       # number of integer regfile writes
system.cpu31.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu31.cc_regfile_reads                 7994610                       # number of cc regfile reads
system.cpu31.cc_regfile_writes                 894410                       # number of cc regfile writes
system.cpu31.misc_regfile_reads                362285                       # number of misc regfile reads
system.cpu31.misc_regfile_writes                   24                       # number of misc regfile writes
system.cpu31.dcache.tags.replacements           65711                       # number of replacements
system.cpu31.dcache.tags.tagsinuse         782.682237                       # Cycle average of tags in use
system.cpu31.dcache.tags.total_refs            187512                       # Total number of references to valid blocks.
system.cpu31.dcache.tags.sampled_refs           66733                       # Sample count of references to valid blocks.
system.cpu31.dcache.tags.avg_refs            2.809884                       # Average number of references to valid blocks.
system.cpu31.dcache.tags.warmup_cycle       486851500                       # Cycle when the warmup percentage was hit.
system.cpu31.dcache.tags.occ_blocks::cpu31.data   782.682237                       # Average occupied blocks per requestor
system.cpu31.dcache.tags.occ_percent::cpu31.data     0.764338                       # Average percentage of cache occupancy
system.cpu31.dcache.tags.occ_percent::total     0.764338                       # Average percentage of cache occupancy
system.cpu31.dcache.tags.occ_task_id_blocks::1024         1022                       # Occupied blocks per task id
system.cpu31.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu31.dcache.tags.age_task_id_blocks_1024::1          258                       # Occupied blocks per task id
system.cpu31.dcache.tags.age_task_id_blocks_1024::2          760                       # Occupied blocks per task id
system.cpu31.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu31.dcache.tags.tag_accesses          712212                       # Number of tag accesses
system.cpu31.dcache.tags.data_accesses         712212                       # Number of data accesses
system.cpu31.dcache.ReadReq_hits::cpu31.data       179739                       # number of ReadReq hits
system.cpu31.dcache.ReadReq_hits::total        179739                       # number of ReadReq hits
system.cpu31.dcache.WriteReq_hits::cpu31.data         7765                       # number of WriteReq hits
system.cpu31.dcache.WriteReq_hits::total         7765                       # number of WriteReq hits
system.cpu31.dcache.SoftPFReq_hits::cpu31.data            2                       # number of SoftPFReq hits
system.cpu31.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu31.dcache.LoadLockedReq_hits::cpu31.data            1                       # number of LoadLockedReq hits
system.cpu31.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu31.dcache.demand_hits::cpu31.data       187504                       # number of demand (read+write) hits
system.cpu31.dcache.demand_hits::total         187504                       # number of demand (read+write) hits
system.cpu31.dcache.overall_hits::cpu31.data       187506                       # number of overall hits
system.cpu31.dcache.overall_hits::total        187506                       # number of overall hits
system.cpu31.dcache.ReadReq_misses::cpu31.data       134168                       # number of ReadReq misses
system.cpu31.dcache.ReadReq_misses::total       134168                       # number of ReadReq misses
system.cpu31.dcache.WriteReq_misses::cpu31.data         1046                       # number of WriteReq misses
system.cpu31.dcache.WriteReq_misses::total         1046                       # number of WriteReq misses
system.cpu31.dcache.SoftPFReq_misses::cpu31.data            3                       # number of SoftPFReq misses
system.cpu31.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu31.dcache.LoadLockedReq_misses::cpu31.data            6                       # number of LoadLockedReq misses
system.cpu31.dcache.LoadLockedReq_misses::total            6                       # number of LoadLockedReq misses
system.cpu31.dcache.StoreCondReq_misses::cpu31.data            5                       # number of StoreCondReq misses
system.cpu31.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu31.dcache.demand_misses::cpu31.data       135214                       # number of demand (read+write) misses
system.cpu31.dcache.demand_misses::total       135214                       # number of demand (read+write) misses
system.cpu31.dcache.overall_misses::cpu31.data       135217                       # number of overall misses
system.cpu31.dcache.overall_misses::total       135217                       # number of overall misses
system.cpu31.dcache.ReadReq_miss_latency::cpu31.data   8334731551                       # number of ReadReq miss cycles
system.cpu31.dcache.ReadReq_miss_latency::total   8334731551                       # number of ReadReq miss cycles
system.cpu31.dcache.WriteReq_miss_latency::cpu31.data     98073388                       # number of WriteReq miss cycles
system.cpu31.dcache.WriteReq_miss_latency::total     98073388                       # number of WriteReq miss cycles
system.cpu31.dcache.LoadLockedReq_miss_latency::cpu31.data        72478                       # number of LoadLockedReq miss cycles
system.cpu31.dcache.LoadLockedReq_miss_latency::total        72478                       # number of LoadLockedReq miss cycles
system.cpu31.dcache.StoreCondReq_miss_latency::cpu31.data        12000                       # number of StoreCondReq miss cycles
system.cpu31.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu31.dcache.StoreCondFailReq_miss_latency::cpu31.data        48000                       # number of StoreCondFailReq miss cycles
system.cpu31.dcache.StoreCondFailReq_miss_latency::total        48000                       # number of StoreCondFailReq miss cycles
system.cpu31.dcache.demand_miss_latency::cpu31.data   8432804939                       # number of demand (read+write) miss cycles
system.cpu31.dcache.demand_miss_latency::total   8432804939                       # number of demand (read+write) miss cycles
system.cpu31.dcache.overall_miss_latency::cpu31.data   8432804939                       # number of overall miss cycles
system.cpu31.dcache.overall_miss_latency::total   8432804939                       # number of overall miss cycles
system.cpu31.dcache.ReadReq_accesses::cpu31.data       313907                       # number of ReadReq accesses(hits+misses)
system.cpu31.dcache.ReadReq_accesses::total       313907                       # number of ReadReq accesses(hits+misses)
system.cpu31.dcache.WriteReq_accesses::cpu31.data         8811                       # number of WriteReq accesses(hits+misses)
system.cpu31.dcache.WriteReq_accesses::total         8811                       # number of WriteReq accesses(hits+misses)
system.cpu31.dcache.SoftPFReq_accesses::cpu31.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu31.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu31.dcache.LoadLockedReq_accesses::cpu31.data            7                       # number of LoadLockedReq accesses(hits+misses)
system.cpu31.dcache.LoadLockedReq_accesses::total            7                       # number of LoadLockedReq accesses(hits+misses)
system.cpu31.dcache.StoreCondReq_accesses::cpu31.data            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu31.dcache.StoreCondReq_accesses::total            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu31.dcache.demand_accesses::cpu31.data       322718                       # number of demand (read+write) accesses
system.cpu31.dcache.demand_accesses::total       322718                       # number of demand (read+write) accesses
system.cpu31.dcache.overall_accesses::cpu31.data       322723                       # number of overall (read+write) accesses
system.cpu31.dcache.overall_accesses::total       322723                       # number of overall (read+write) accesses
system.cpu31.dcache.ReadReq_miss_rate::cpu31.data     0.427413                       # miss rate for ReadReq accesses
system.cpu31.dcache.ReadReq_miss_rate::total     0.427413                       # miss rate for ReadReq accesses
system.cpu31.dcache.WriteReq_miss_rate::cpu31.data     0.118715                       # miss rate for WriteReq accesses
system.cpu31.dcache.WriteReq_miss_rate::total     0.118715                       # miss rate for WriteReq accesses
system.cpu31.dcache.SoftPFReq_miss_rate::cpu31.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu31.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu31.dcache.LoadLockedReq_miss_rate::cpu31.data     0.857143                       # miss rate for LoadLockedReq accesses
system.cpu31.dcache.LoadLockedReq_miss_rate::total     0.857143                       # miss rate for LoadLockedReq accesses
system.cpu31.dcache.StoreCondReq_miss_rate::cpu31.data            1                       # miss rate for StoreCondReq accesses
system.cpu31.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu31.dcache.demand_miss_rate::cpu31.data     0.418985                       # miss rate for demand accesses
system.cpu31.dcache.demand_miss_rate::total     0.418985                       # miss rate for demand accesses
system.cpu31.dcache.overall_miss_rate::cpu31.data     0.418988                       # miss rate for overall accesses
system.cpu31.dcache.overall_miss_rate::total     0.418988                       # miss rate for overall accesses
system.cpu31.dcache.ReadReq_avg_miss_latency::cpu31.data 62121.605383                       # average ReadReq miss latency
system.cpu31.dcache.ReadReq_avg_miss_latency::total 62121.605383                       # average ReadReq miss latency
system.cpu31.dcache.WriteReq_avg_miss_latency::cpu31.data 93760.409178                       # average WriteReq miss latency
system.cpu31.dcache.WriteReq_avg_miss_latency::total 93760.409178                       # average WriteReq miss latency
system.cpu31.dcache.LoadLockedReq_avg_miss_latency::cpu31.data 12079.666667                       # average LoadLockedReq miss latency
system.cpu31.dcache.LoadLockedReq_avg_miss_latency::total 12079.666667                       # average LoadLockedReq miss latency
system.cpu31.dcache.StoreCondReq_avg_miss_latency::cpu31.data         2400                       # average StoreCondReq miss latency
system.cpu31.dcache.StoreCondReq_avg_miss_latency::total         2400                       # average StoreCondReq miss latency
system.cpu31.dcache.StoreCondFailReq_avg_miss_latency::cpu31.data          inf                       # average StoreCondFailReq miss latency
system.cpu31.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu31.dcache.demand_avg_miss_latency::cpu31.data 62366.359541                       # average overall miss latency
system.cpu31.dcache.demand_avg_miss_latency::total 62366.359541                       # average overall miss latency
system.cpu31.dcache.overall_avg_miss_latency::cpu31.data 62364.975846                       # average overall miss latency
system.cpu31.dcache.overall_avg_miss_latency::total 62364.975846                       # average overall miss latency
system.cpu31.dcache.blocked_cycles::no_mshrs      2202889                       # number of cycles access was blocked
system.cpu31.dcache.blocked_cycles::no_targets           34                       # number of cycles access was blocked
system.cpu31.dcache.blocked::no_mshrs           66591                       # number of cycles access was blocked
system.cpu31.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu31.dcache.avg_blocked_cycles::no_mshrs    33.080882                       # average number of cycles each access was blocked
system.cpu31.dcache.avg_blocked_cycles::no_targets           34                       # average number of cycles each access was blocked
system.cpu31.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu31.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu31.dcache.writebacks::writebacks         1978                       # number of writebacks
system.cpu31.dcache.writebacks::total            1978                       # number of writebacks
system.cpu31.dcache.ReadReq_mshr_hits::cpu31.data        67954                       # number of ReadReq MSHR hits
system.cpu31.dcache.ReadReq_mshr_hits::total        67954                       # number of ReadReq MSHR hits
system.cpu31.dcache.WriteReq_mshr_hits::cpu31.data          526                       # number of WriteReq MSHR hits
system.cpu31.dcache.WriteReq_mshr_hits::total          526                       # number of WriteReq MSHR hits
system.cpu31.dcache.demand_mshr_hits::cpu31.data        68480                       # number of demand (read+write) MSHR hits
system.cpu31.dcache.demand_mshr_hits::total        68480                       # number of demand (read+write) MSHR hits
system.cpu31.dcache.overall_mshr_hits::cpu31.data        68480                       # number of overall MSHR hits
system.cpu31.dcache.overall_mshr_hits::total        68480                       # number of overall MSHR hits
system.cpu31.dcache.ReadReq_mshr_misses::cpu31.data        66214                       # number of ReadReq MSHR misses
system.cpu31.dcache.ReadReq_mshr_misses::total        66214                       # number of ReadReq MSHR misses
system.cpu31.dcache.WriteReq_mshr_misses::cpu31.data          520                       # number of WriteReq MSHR misses
system.cpu31.dcache.WriteReq_mshr_misses::total          520                       # number of WriteReq MSHR misses
system.cpu31.dcache.SoftPFReq_mshr_misses::cpu31.data            2                       # number of SoftPFReq MSHR misses
system.cpu31.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu31.dcache.LoadLockedReq_mshr_misses::cpu31.data            6                       # number of LoadLockedReq MSHR misses
system.cpu31.dcache.LoadLockedReq_mshr_misses::total            6                       # number of LoadLockedReq MSHR misses
system.cpu31.dcache.StoreCondReq_mshr_misses::cpu31.data            5                       # number of StoreCondReq MSHR misses
system.cpu31.dcache.StoreCondReq_mshr_misses::total            5                       # number of StoreCondReq MSHR misses
system.cpu31.dcache.demand_mshr_misses::cpu31.data        66734                       # number of demand (read+write) MSHR misses
system.cpu31.dcache.demand_mshr_misses::total        66734                       # number of demand (read+write) MSHR misses
system.cpu31.dcache.overall_mshr_misses::cpu31.data        66736                       # number of overall MSHR misses
system.cpu31.dcache.overall_mshr_misses::total        66736                       # number of overall MSHR misses
system.cpu31.dcache.ReadReq_mshr_miss_latency::cpu31.data   4589348339                       # number of ReadReq MSHR miss cycles
system.cpu31.dcache.ReadReq_mshr_miss_latency::total   4589348339                       # number of ReadReq MSHR miss cycles
system.cpu31.dcache.WriteReq_mshr_miss_latency::cpu31.data     51563888                       # number of WriteReq MSHR miss cycles
system.cpu31.dcache.WriteReq_mshr_miss_latency::total     51563888                       # number of WriteReq MSHR miss cycles
system.cpu31.dcache.SoftPFReq_mshr_miss_latency::cpu31.data         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu31.dcache.SoftPFReq_mshr_miss_latency::total         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu31.dcache.LoadLockedReq_mshr_miss_latency::cpu31.data        61522                       # number of LoadLockedReq MSHR miss cycles
system.cpu31.dcache.LoadLockedReq_mshr_miss_latency::total        61522                       # number of LoadLockedReq MSHR miss cycles
system.cpu31.dcache.StoreCondReq_mshr_miss_latency::cpu31.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu31.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu31.dcache.StoreCondFailReq_mshr_miss_latency::cpu31.data        45000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu31.dcache.StoreCondFailReq_mshr_miss_latency::total        45000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu31.dcache.demand_mshr_miss_latency::cpu31.data   4640912227                       # number of demand (read+write) MSHR miss cycles
system.cpu31.dcache.demand_mshr_miss_latency::total   4640912227                       # number of demand (read+write) MSHR miss cycles
system.cpu31.dcache.overall_mshr_miss_latency::cpu31.data   4640917227                       # number of overall MSHR miss cycles
system.cpu31.dcache.overall_mshr_miss_latency::total   4640917227                       # number of overall MSHR miss cycles
system.cpu31.dcache.ReadReq_mshr_miss_rate::cpu31.data     0.210935                       # mshr miss rate for ReadReq accesses
system.cpu31.dcache.ReadReq_mshr_miss_rate::total     0.210935                       # mshr miss rate for ReadReq accesses
system.cpu31.dcache.WriteReq_mshr_miss_rate::cpu31.data     0.059017                       # mshr miss rate for WriteReq accesses
system.cpu31.dcache.WriteReq_mshr_miss_rate::total     0.059017                       # mshr miss rate for WriteReq accesses
system.cpu31.dcache.SoftPFReq_mshr_miss_rate::cpu31.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu31.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu31.dcache.LoadLockedReq_mshr_miss_rate::cpu31.data     0.857143                       # mshr miss rate for LoadLockedReq accesses
system.cpu31.dcache.LoadLockedReq_mshr_miss_rate::total     0.857143                       # mshr miss rate for LoadLockedReq accesses
system.cpu31.dcache.StoreCondReq_mshr_miss_rate::cpu31.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu31.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu31.dcache.demand_mshr_miss_rate::cpu31.data     0.206787                       # mshr miss rate for demand accesses
system.cpu31.dcache.demand_mshr_miss_rate::total     0.206787                       # mshr miss rate for demand accesses
system.cpu31.dcache.overall_mshr_miss_rate::cpu31.data     0.206790                       # mshr miss rate for overall accesses
system.cpu31.dcache.overall_mshr_miss_rate::total     0.206790                       # mshr miss rate for overall accesses
system.cpu31.dcache.ReadReq_avg_mshr_miss_latency::cpu31.data 69310.845727                       # average ReadReq mshr miss latency
system.cpu31.dcache.ReadReq_avg_mshr_miss_latency::total 69310.845727                       # average ReadReq mshr miss latency
system.cpu31.dcache.WriteReq_avg_mshr_miss_latency::cpu31.data 99161.323077                       # average WriteReq mshr miss latency
system.cpu31.dcache.WriteReq_avg_mshr_miss_latency::total 99161.323077                       # average WriteReq mshr miss latency
system.cpu31.dcache.SoftPFReq_avg_mshr_miss_latency::cpu31.data         2500                       # average SoftPFReq mshr miss latency
system.cpu31.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu31.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu31.data 10253.666667                       # average LoadLockedReq mshr miss latency
system.cpu31.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10253.666667                       # average LoadLockedReq mshr miss latency
system.cpu31.dcache.StoreCondReq_avg_mshr_miss_latency::cpu31.data         1500                       # average StoreCondReq mshr miss latency
system.cpu31.dcache.StoreCondReq_avg_mshr_miss_latency::total         1500                       # average StoreCondReq mshr miss latency
system.cpu31.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu31.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu31.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu31.dcache.demand_avg_mshr_miss_latency::cpu31.data 69543.444526                       # average overall mshr miss latency
system.cpu31.dcache.demand_avg_mshr_miss_latency::total 69543.444526                       # average overall mshr miss latency
system.cpu31.dcache.overall_avg_mshr_miss_latency::cpu31.data 69541.435312                       # average overall mshr miss latency
system.cpu31.dcache.overall_avg_mshr_miss_latency::total 69541.435312                       # average overall mshr miss latency
system.cpu31.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu31.icache.tags.replacements               0                       # number of replacements
system.cpu31.icache.tags.tagsinuse          38.702248                       # Cycle average of tags in use
system.cpu31.icache.tags.total_refs            143097                       # Total number of references to valid blocks.
system.cpu31.icache.tags.sampled_refs              53                       # Sample count of references to valid blocks.
system.cpu31.icache.tags.avg_refs         2699.943396                       # Average number of references to valid blocks.
system.cpu31.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu31.icache.tags.occ_blocks::cpu31.inst    38.702248                       # Average occupied blocks per requestor
system.cpu31.icache.tags.occ_percent::cpu31.inst     0.075590                       # Average percentage of cache occupancy
system.cpu31.icache.tags.occ_percent::total     0.075590                       # Average percentage of cache occupancy
system.cpu31.icache.tags.occ_task_id_blocks::1024           53                       # Occupied blocks per task id
system.cpu31.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu31.icache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu31.icache.tags.age_task_id_blocks_1024::3           45                       # Occupied blocks per task id
system.cpu31.icache.tags.occ_task_id_percent::1024     0.103516                       # Percentage of cache occupancy per task id
system.cpu31.icache.tags.tag_accesses          286369                       # Number of tag accesses
system.cpu31.icache.tags.data_accesses         286369                       # Number of data accesses
system.cpu31.icache.ReadReq_hits::cpu31.inst       143097                       # number of ReadReq hits
system.cpu31.icache.ReadReq_hits::total        143097                       # number of ReadReq hits
system.cpu31.icache.demand_hits::cpu31.inst       143097                       # number of demand (read+write) hits
system.cpu31.icache.demand_hits::total         143097                       # number of demand (read+write) hits
system.cpu31.icache.overall_hits::cpu31.inst       143097                       # number of overall hits
system.cpu31.icache.overall_hits::total        143097                       # number of overall hits
system.cpu31.icache.ReadReq_misses::cpu31.inst           61                       # number of ReadReq misses
system.cpu31.icache.ReadReq_misses::total           61                       # number of ReadReq misses
system.cpu31.icache.demand_misses::cpu31.inst           61                       # number of demand (read+write) misses
system.cpu31.icache.demand_misses::total           61                       # number of demand (read+write) misses
system.cpu31.icache.overall_misses::cpu31.inst           61                       # number of overall misses
system.cpu31.icache.overall_misses::total           61                       # number of overall misses
system.cpu31.icache.ReadReq_miss_latency::cpu31.inst      3840000                       # number of ReadReq miss cycles
system.cpu31.icache.ReadReq_miss_latency::total      3840000                       # number of ReadReq miss cycles
system.cpu31.icache.demand_miss_latency::cpu31.inst      3840000                       # number of demand (read+write) miss cycles
system.cpu31.icache.demand_miss_latency::total      3840000                       # number of demand (read+write) miss cycles
system.cpu31.icache.overall_miss_latency::cpu31.inst      3840000                       # number of overall miss cycles
system.cpu31.icache.overall_miss_latency::total      3840000                       # number of overall miss cycles
system.cpu31.icache.ReadReq_accesses::cpu31.inst       143158                       # number of ReadReq accesses(hits+misses)
system.cpu31.icache.ReadReq_accesses::total       143158                       # number of ReadReq accesses(hits+misses)
system.cpu31.icache.demand_accesses::cpu31.inst       143158                       # number of demand (read+write) accesses
system.cpu31.icache.demand_accesses::total       143158                       # number of demand (read+write) accesses
system.cpu31.icache.overall_accesses::cpu31.inst       143158                       # number of overall (read+write) accesses
system.cpu31.icache.overall_accesses::total       143158                       # number of overall (read+write) accesses
system.cpu31.icache.ReadReq_miss_rate::cpu31.inst     0.000426                       # miss rate for ReadReq accesses
system.cpu31.icache.ReadReq_miss_rate::total     0.000426                       # miss rate for ReadReq accesses
system.cpu31.icache.demand_miss_rate::cpu31.inst     0.000426                       # miss rate for demand accesses
system.cpu31.icache.demand_miss_rate::total     0.000426                       # miss rate for demand accesses
system.cpu31.icache.overall_miss_rate::cpu31.inst     0.000426                       # miss rate for overall accesses
system.cpu31.icache.overall_miss_rate::total     0.000426                       # miss rate for overall accesses
system.cpu31.icache.ReadReq_avg_miss_latency::cpu31.inst 62950.819672                       # average ReadReq miss latency
system.cpu31.icache.ReadReq_avg_miss_latency::total 62950.819672                       # average ReadReq miss latency
system.cpu31.icache.demand_avg_miss_latency::cpu31.inst 62950.819672                       # average overall miss latency
system.cpu31.icache.demand_avg_miss_latency::total 62950.819672                       # average overall miss latency
system.cpu31.icache.overall_avg_miss_latency::cpu31.inst 62950.819672                       # average overall miss latency
system.cpu31.icache.overall_avg_miss_latency::total 62950.819672                       # average overall miss latency
system.cpu31.icache.blocked_cycles::no_mshrs          815                       # number of cycles access was blocked
system.cpu31.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu31.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu31.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu31.icache.avg_blocked_cycles::no_mshrs          815                       # average number of cycles each access was blocked
system.cpu31.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu31.icache.fast_writes                     0                       # number of fast writes performed
system.cpu31.icache.cache_copies                    0                       # number of cache copies performed
system.cpu31.icache.ReadReq_mshr_hits::cpu31.inst            8                       # number of ReadReq MSHR hits
system.cpu31.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu31.icache.demand_mshr_hits::cpu31.inst            8                       # number of demand (read+write) MSHR hits
system.cpu31.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu31.icache.overall_mshr_hits::cpu31.inst            8                       # number of overall MSHR hits
system.cpu31.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu31.icache.ReadReq_mshr_misses::cpu31.inst           53                       # number of ReadReq MSHR misses
system.cpu31.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu31.icache.demand_mshr_misses::cpu31.inst           53                       # number of demand (read+write) MSHR misses
system.cpu31.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu31.icache.overall_mshr_misses::cpu31.inst           53                       # number of overall MSHR misses
system.cpu31.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu31.icache.ReadReq_mshr_miss_latency::cpu31.inst      3686500                       # number of ReadReq MSHR miss cycles
system.cpu31.icache.ReadReq_mshr_miss_latency::total      3686500                       # number of ReadReq MSHR miss cycles
system.cpu31.icache.demand_mshr_miss_latency::cpu31.inst      3686500                       # number of demand (read+write) MSHR miss cycles
system.cpu31.icache.demand_mshr_miss_latency::total      3686500                       # number of demand (read+write) MSHR miss cycles
system.cpu31.icache.overall_mshr_miss_latency::cpu31.inst      3686500                       # number of overall MSHR miss cycles
system.cpu31.icache.overall_mshr_miss_latency::total      3686500                       # number of overall MSHR miss cycles
system.cpu31.icache.ReadReq_mshr_miss_rate::cpu31.inst     0.000370                       # mshr miss rate for ReadReq accesses
system.cpu31.icache.ReadReq_mshr_miss_rate::total     0.000370                       # mshr miss rate for ReadReq accesses
system.cpu31.icache.demand_mshr_miss_rate::cpu31.inst     0.000370                       # mshr miss rate for demand accesses
system.cpu31.icache.demand_mshr_miss_rate::total     0.000370                       # mshr miss rate for demand accesses
system.cpu31.icache.overall_mshr_miss_rate::cpu31.inst     0.000370                       # mshr miss rate for overall accesses
system.cpu31.icache.overall_mshr_miss_rate::total     0.000370                       # mshr miss rate for overall accesses
system.cpu31.icache.ReadReq_avg_mshr_miss_latency::cpu31.inst 69556.603774                       # average ReadReq mshr miss latency
system.cpu31.icache.ReadReq_avg_mshr_miss_latency::total 69556.603774                       # average ReadReq mshr miss latency
system.cpu31.icache.demand_avg_mshr_miss_latency::cpu31.inst 69556.603774                       # average overall mshr miss latency
system.cpu31.icache.demand_avg_mshr_miss_latency::total 69556.603774                       # average overall mshr miss latency
system.cpu31.icache.overall_avg_mshr_miss_latency::cpu31.inst 69556.603774                       # average overall mshr miss latency
system.cpu31.icache.overall_avg_mshr_miss_latency::total 69556.603774                       # average overall mshr miss latency
system.cpu31.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.l2.tags.replacements                      1172                       # number of replacements
system.l2.tags.tagsinuse                  4856.197867                       # Cycle average of tags in use
system.l2.tags.total_refs                     1103976                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      7711                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    143.168979                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     4265.361467                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu00.inst      448.724219                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu00.data      100.341460                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu01.inst       19.812021                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu01.data        0.900923                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu02.data        1.440837                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu03.inst        0.861331                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu03.data        3.418516                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu04.inst        0.079124                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu04.data        0.612150                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu05.inst        0.859982                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu05.data        0.004255                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu06.data        0.041654                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu07.data        0.001766                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu08.data        0.054767                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu09.data        0.001752                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu10.data        0.042026                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu11.data        0.003107                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu12.data        0.039735                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu13.inst        0.852597                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu13.data        0.243372                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu14.data        0.002351                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu15.data        0.001305                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu16.data        0.612038                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu17.data        0.234830                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu18.data        0.003896                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu19.data        0.441001                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu20.data        0.243035                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu21.inst        0.039664                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu21.data        0.207848                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu22.data        0.237300                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu23.data        0.240706                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu24.data        0.042099                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu25.data        0.039764                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu26.inst        4.272201                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu26.data        1.098828                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu27.inst        3.417439                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu27.data        0.000504                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu28.data        0.194883                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu29.inst        0.079582                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu29.data        0.001694                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu30.inst        0.001974                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu30.data        0.229706                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu31.inst        0.855101                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu31.data        0.003060                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.130169                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu00.inst       0.013694                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu00.data       0.003062                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu01.inst       0.000605                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu01.data       0.000027                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu02.data       0.000044                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu03.inst       0.000026                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu03.data       0.000104                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu04.inst       0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu04.data       0.000019                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu05.inst       0.000026                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu05.data       0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu06.data       0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu07.data       0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu08.data       0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu09.data       0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu10.data       0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu11.data       0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu12.data       0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu13.inst       0.000026                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu13.data       0.000007                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu14.data       0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu15.data       0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu16.data       0.000019                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu17.data       0.000007                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu18.data       0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu19.data       0.000013                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu20.data       0.000007                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu21.inst       0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu21.data       0.000006                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu22.data       0.000007                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu23.data       0.000007                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu24.data       0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu25.data       0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu26.inst       0.000130                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu26.data       0.000034                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu27.inst       0.000104                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu27.data       0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu28.data       0.000006                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu29.inst       0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu29.data       0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu30.inst       0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu30.data       0.000007                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu31.inst       0.000026                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu31.data       0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.148199                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          6539                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          190                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1706                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4590                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.199554                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   9119933                       # Number of tag accesses
system.l2.tags.data_accesses                  9119933                       # Number of data accesses
system.l2.ReadReq_hits::cpu00.inst                116                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu00.data              58590                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu01.inst                 32                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu01.data              30997                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu02.inst                 35                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu02.data              30900                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu03.inst                 43                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu03.data              30948                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu04.inst                 47                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu04.data              31076                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu05.inst                 49                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu05.data              30986                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu06.inst                 45                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu06.data              30798                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu07.inst                 53                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu07.data              30973                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu08.inst                 55                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu08.data              30993                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu09.inst                 53                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu09.data              30873                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu10.inst                 47                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu10.data              31060                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu11.inst                 43                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu11.data              30943                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu12.inst                 54                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu12.data              31058                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu13.inst                 44                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu13.data              31035                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu14.inst                 51                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu14.data              30972                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu15.inst                 51                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu15.data              31001                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu16.inst                 51                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu16.data              30981                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu17.inst                 55                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu17.data              31057                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu18.inst                 43                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu18.data              30798                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu19.inst                 54                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu19.data              31052                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu20.inst                 47                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu20.data              31060                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu21.inst                 43                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu21.data              31106                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu22.inst                 47                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu22.data              31067                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu23.inst                 45                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu23.data              31020                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu24.inst                 52                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu24.data              30928                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu25.inst                 47                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu25.data              31019                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu26.inst                 49                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu26.data              31023                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu27.inst                 45                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu27.data              31114                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu28.inst                 53                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu28.data              31044                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu29.inst                 52                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu29.data              31138                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu30.inst                 57                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu30.data              31077                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu31.inst                 51                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu31.data              30920                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 1021216                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            93345                       # number of Writeback hits
system.l2.Writeback_hits::total                 93345                       # number of Writeback hits
system.l2.UpgradeReq_hits::cpu00.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu08.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu10.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  2                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::cpu00.data              470                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu01.data              448                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu02.data              448                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu03.data              448                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu04.data              448                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu05.data              448                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu06.data              448                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu07.data              448                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu08.data              448                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu09.data              448                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu10.data              448                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu11.data              448                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu12.data              448                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu13.data              448                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu14.data              448                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu15.data              448                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu16.data              448                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu17.data              448                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu18.data              448                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu19.data              448                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu20.data              448                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu21.data              448                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu22.data              448                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu23.data              448                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu24.data              448                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu25.data              448                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu26.data              448                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu27.data              448                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu28.data              448                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu29.data              448                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu30.data              448                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu31.data              447                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 14357                       # number of ReadExReq hits
system.l2.demand_hits::cpu00.inst                 116                       # number of demand (read+write) hits
system.l2.demand_hits::cpu00.data               59060                       # number of demand (read+write) hits
system.l2.demand_hits::cpu01.inst                  32                       # number of demand (read+write) hits
system.l2.demand_hits::cpu01.data               31445                       # number of demand (read+write) hits
system.l2.demand_hits::cpu02.inst                  35                       # number of demand (read+write) hits
system.l2.demand_hits::cpu02.data               31348                       # number of demand (read+write) hits
system.l2.demand_hits::cpu03.inst                  43                       # number of demand (read+write) hits
system.l2.demand_hits::cpu03.data               31396                       # number of demand (read+write) hits
system.l2.demand_hits::cpu04.inst                  47                       # number of demand (read+write) hits
system.l2.demand_hits::cpu04.data               31524                       # number of demand (read+write) hits
system.l2.demand_hits::cpu05.inst                  49                       # number of demand (read+write) hits
system.l2.demand_hits::cpu05.data               31434                       # number of demand (read+write) hits
system.l2.demand_hits::cpu06.inst                  45                       # number of demand (read+write) hits
system.l2.demand_hits::cpu06.data               31246                       # number of demand (read+write) hits
system.l2.demand_hits::cpu07.inst                  53                       # number of demand (read+write) hits
system.l2.demand_hits::cpu07.data               31421                       # number of demand (read+write) hits
system.l2.demand_hits::cpu08.inst                  55                       # number of demand (read+write) hits
system.l2.demand_hits::cpu08.data               31441                       # number of demand (read+write) hits
system.l2.demand_hits::cpu09.inst                  53                       # number of demand (read+write) hits
system.l2.demand_hits::cpu09.data               31321                       # number of demand (read+write) hits
system.l2.demand_hits::cpu10.inst                  47                       # number of demand (read+write) hits
system.l2.demand_hits::cpu10.data               31508                       # number of demand (read+write) hits
system.l2.demand_hits::cpu11.inst                  43                       # number of demand (read+write) hits
system.l2.demand_hits::cpu11.data               31391                       # number of demand (read+write) hits
system.l2.demand_hits::cpu12.inst                  54                       # number of demand (read+write) hits
system.l2.demand_hits::cpu12.data               31506                       # number of demand (read+write) hits
system.l2.demand_hits::cpu13.inst                  44                       # number of demand (read+write) hits
system.l2.demand_hits::cpu13.data               31483                       # number of demand (read+write) hits
system.l2.demand_hits::cpu14.inst                  51                       # number of demand (read+write) hits
system.l2.demand_hits::cpu14.data               31420                       # number of demand (read+write) hits
system.l2.demand_hits::cpu15.inst                  51                       # number of demand (read+write) hits
system.l2.demand_hits::cpu15.data               31449                       # number of demand (read+write) hits
system.l2.demand_hits::cpu16.inst                  51                       # number of demand (read+write) hits
system.l2.demand_hits::cpu16.data               31429                       # number of demand (read+write) hits
system.l2.demand_hits::cpu17.inst                  55                       # number of demand (read+write) hits
system.l2.demand_hits::cpu17.data               31505                       # number of demand (read+write) hits
system.l2.demand_hits::cpu18.inst                  43                       # number of demand (read+write) hits
system.l2.demand_hits::cpu18.data               31246                       # number of demand (read+write) hits
system.l2.demand_hits::cpu19.inst                  54                       # number of demand (read+write) hits
system.l2.demand_hits::cpu19.data               31500                       # number of demand (read+write) hits
system.l2.demand_hits::cpu20.inst                  47                       # number of demand (read+write) hits
system.l2.demand_hits::cpu20.data               31508                       # number of demand (read+write) hits
system.l2.demand_hits::cpu21.inst                  43                       # number of demand (read+write) hits
system.l2.demand_hits::cpu21.data               31554                       # number of demand (read+write) hits
system.l2.demand_hits::cpu22.inst                  47                       # number of demand (read+write) hits
system.l2.demand_hits::cpu22.data               31515                       # number of demand (read+write) hits
system.l2.demand_hits::cpu23.inst                  45                       # number of demand (read+write) hits
system.l2.demand_hits::cpu23.data               31468                       # number of demand (read+write) hits
system.l2.demand_hits::cpu24.inst                  52                       # number of demand (read+write) hits
system.l2.demand_hits::cpu24.data               31376                       # number of demand (read+write) hits
system.l2.demand_hits::cpu25.inst                  47                       # number of demand (read+write) hits
system.l2.demand_hits::cpu25.data               31467                       # number of demand (read+write) hits
system.l2.demand_hits::cpu26.inst                  49                       # number of demand (read+write) hits
system.l2.demand_hits::cpu26.data               31471                       # number of demand (read+write) hits
system.l2.demand_hits::cpu27.inst                  45                       # number of demand (read+write) hits
system.l2.demand_hits::cpu27.data               31562                       # number of demand (read+write) hits
system.l2.demand_hits::cpu28.inst                  53                       # number of demand (read+write) hits
system.l2.demand_hits::cpu28.data               31492                       # number of demand (read+write) hits
system.l2.demand_hits::cpu29.inst                  52                       # number of demand (read+write) hits
system.l2.demand_hits::cpu29.data               31586                       # number of demand (read+write) hits
system.l2.demand_hits::cpu30.inst                  57                       # number of demand (read+write) hits
system.l2.demand_hits::cpu30.data               31525                       # number of demand (read+write) hits
system.l2.demand_hits::cpu31.inst                  51                       # number of demand (read+write) hits
system.l2.demand_hits::cpu31.data               31367                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1035573                       # number of demand (read+write) hits
system.l2.overall_hits::cpu00.inst                116                       # number of overall hits
system.l2.overall_hits::cpu00.data              59060                       # number of overall hits
system.l2.overall_hits::cpu01.inst                 32                       # number of overall hits
system.l2.overall_hits::cpu01.data              31445                       # number of overall hits
system.l2.overall_hits::cpu02.inst                 35                       # number of overall hits
system.l2.overall_hits::cpu02.data              31348                       # number of overall hits
system.l2.overall_hits::cpu03.inst                 43                       # number of overall hits
system.l2.overall_hits::cpu03.data              31396                       # number of overall hits
system.l2.overall_hits::cpu04.inst                 47                       # number of overall hits
system.l2.overall_hits::cpu04.data              31524                       # number of overall hits
system.l2.overall_hits::cpu05.inst                 49                       # number of overall hits
system.l2.overall_hits::cpu05.data              31434                       # number of overall hits
system.l2.overall_hits::cpu06.inst                 45                       # number of overall hits
system.l2.overall_hits::cpu06.data              31246                       # number of overall hits
system.l2.overall_hits::cpu07.inst                 53                       # number of overall hits
system.l2.overall_hits::cpu07.data              31421                       # number of overall hits
system.l2.overall_hits::cpu08.inst                 55                       # number of overall hits
system.l2.overall_hits::cpu08.data              31441                       # number of overall hits
system.l2.overall_hits::cpu09.inst                 53                       # number of overall hits
system.l2.overall_hits::cpu09.data              31321                       # number of overall hits
system.l2.overall_hits::cpu10.inst                 47                       # number of overall hits
system.l2.overall_hits::cpu10.data              31508                       # number of overall hits
system.l2.overall_hits::cpu11.inst                 43                       # number of overall hits
system.l2.overall_hits::cpu11.data              31391                       # number of overall hits
system.l2.overall_hits::cpu12.inst                 54                       # number of overall hits
system.l2.overall_hits::cpu12.data              31506                       # number of overall hits
system.l2.overall_hits::cpu13.inst                 44                       # number of overall hits
system.l2.overall_hits::cpu13.data              31483                       # number of overall hits
system.l2.overall_hits::cpu14.inst                 51                       # number of overall hits
system.l2.overall_hits::cpu14.data              31420                       # number of overall hits
system.l2.overall_hits::cpu15.inst                 51                       # number of overall hits
system.l2.overall_hits::cpu15.data              31449                       # number of overall hits
system.l2.overall_hits::cpu16.inst                 51                       # number of overall hits
system.l2.overall_hits::cpu16.data              31429                       # number of overall hits
system.l2.overall_hits::cpu17.inst                 55                       # number of overall hits
system.l2.overall_hits::cpu17.data              31505                       # number of overall hits
system.l2.overall_hits::cpu18.inst                 43                       # number of overall hits
system.l2.overall_hits::cpu18.data              31246                       # number of overall hits
system.l2.overall_hits::cpu19.inst                 54                       # number of overall hits
system.l2.overall_hits::cpu19.data              31500                       # number of overall hits
system.l2.overall_hits::cpu20.inst                 47                       # number of overall hits
system.l2.overall_hits::cpu20.data              31508                       # number of overall hits
system.l2.overall_hits::cpu21.inst                 43                       # number of overall hits
system.l2.overall_hits::cpu21.data              31554                       # number of overall hits
system.l2.overall_hits::cpu22.inst                 47                       # number of overall hits
system.l2.overall_hits::cpu22.data              31515                       # number of overall hits
system.l2.overall_hits::cpu23.inst                 45                       # number of overall hits
system.l2.overall_hits::cpu23.data              31468                       # number of overall hits
system.l2.overall_hits::cpu24.inst                 52                       # number of overall hits
system.l2.overall_hits::cpu24.data              31376                       # number of overall hits
system.l2.overall_hits::cpu25.inst                 47                       # number of overall hits
system.l2.overall_hits::cpu25.data              31467                       # number of overall hits
system.l2.overall_hits::cpu26.inst                 49                       # number of overall hits
system.l2.overall_hits::cpu26.data              31471                       # number of overall hits
system.l2.overall_hits::cpu27.inst                 45                       # number of overall hits
system.l2.overall_hits::cpu27.data              31562                       # number of overall hits
system.l2.overall_hits::cpu28.inst                 53                       # number of overall hits
system.l2.overall_hits::cpu28.data              31492                       # number of overall hits
system.l2.overall_hits::cpu29.inst                 52                       # number of overall hits
system.l2.overall_hits::cpu29.data              31586                       # number of overall hits
system.l2.overall_hits::cpu30.inst                 57                       # number of overall hits
system.l2.overall_hits::cpu30.data              31525                       # number of overall hits
system.l2.overall_hits::cpu31.inst                 51                       # number of overall hits
system.l2.overall_hits::cpu31.data              31367                       # number of overall hits
system.l2.overall_hits::total                 1035573                       # number of overall hits
system.l2.ReadReq_misses::cpu00.inst              500                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu00.data              145                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu01.inst               23                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu01.data                3                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu02.inst               20                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu02.data               14                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu03.inst               11                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu03.data               11                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu04.inst                8                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu04.data                4                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu05.inst                7                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu05.data                6                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu06.inst                8                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu06.data                4                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu07.inst                1                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu07.data                2                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu08.inst                1                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu08.data                2                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu09.inst                1                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu09.data                2                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu10.inst                9                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu10.data                4                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu11.inst               11                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu11.data                4                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu12.inst                1                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu12.data                1                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu13.inst               10                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu13.data                4                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu14.inst                3                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu14.data                3                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu15.inst                5                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu15.data                2                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu16.inst                5                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu16.data                3                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu17.inst                1                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu17.data                3                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu18.inst               11                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu18.data                7                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu19.data                4                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu20.inst                9                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu20.data                3                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu21.inst               13                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu21.data                6                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu22.inst                9                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu22.data                5                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu23.inst                8                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu23.data                3                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu24.inst                2                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu24.data                3                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu25.inst               10                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu25.data                2                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu26.inst                8                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu26.data                4                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu27.inst               11                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu27.data                3                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu28.inst                2                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu28.data                4                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu29.inst                2                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu29.data                3                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu30.inst                1                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu30.data                2                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu31.inst                2                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu31.data                3                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   982                       # number of ReadReq misses
system.l2.UpgradeReq_misses::cpu00.data             8                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  8                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu26.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                1                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::cpu00.data           4395                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu01.data             68                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu02.data             70                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu03.data             68                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu04.data             68                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu05.data             68                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu06.data             68                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu07.data             68                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu08.data             68                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu09.data             68                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu10.data             68                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu11.data             68                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu12.data             68                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu13.data             68                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu14.data             68                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu15.data             68                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu16.data             68                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu17.data             68                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu18.data             69                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu19.data             68                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu20.data             68                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu21.data             68                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu22.data             68                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu23.data             68                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu24.data             68                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu25.data             68                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu26.data             68                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu27.data             68                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu28.data             68                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu29.data             68                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu30.data             68                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu31.data             69                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                6507                       # number of ReadExReq misses
system.l2.demand_misses::cpu00.inst               500                       # number of demand (read+write) misses
system.l2.demand_misses::cpu00.data              4540                       # number of demand (read+write) misses
system.l2.demand_misses::cpu01.inst                23                       # number of demand (read+write) misses
system.l2.demand_misses::cpu01.data                71                       # number of demand (read+write) misses
system.l2.demand_misses::cpu02.inst                20                       # number of demand (read+write) misses
system.l2.demand_misses::cpu02.data                84                       # number of demand (read+write) misses
system.l2.demand_misses::cpu03.inst                11                       # number of demand (read+write) misses
system.l2.demand_misses::cpu03.data                79                       # number of demand (read+write) misses
system.l2.demand_misses::cpu04.inst                 8                       # number of demand (read+write) misses
system.l2.demand_misses::cpu04.data                72                       # number of demand (read+write) misses
system.l2.demand_misses::cpu05.inst                 7                       # number of demand (read+write) misses
system.l2.demand_misses::cpu05.data                74                       # number of demand (read+write) misses
system.l2.demand_misses::cpu06.inst                 8                       # number of demand (read+write) misses
system.l2.demand_misses::cpu06.data                72                       # number of demand (read+write) misses
system.l2.demand_misses::cpu07.inst                 1                       # number of demand (read+write) misses
system.l2.demand_misses::cpu07.data                70                       # number of demand (read+write) misses
system.l2.demand_misses::cpu08.inst                 1                       # number of demand (read+write) misses
system.l2.demand_misses::cpu08.data                70                       # number of demand (read+write) misses
system.l2.demand_misses::cpu09.inst                 1                       # number of demand (read+write) misses
system.l2.demand_misses::cpu09.data                70                       # number of demand (read+write) misses
system.l2.demand_misses::cpu10.inst                 9                       # number of demand (read+write) misses
system.l2.demand_misses::cpu10.data                72                       # number of demand (read+write) misses
system.l2.demand_misses::cpu11.inst                11                       # number of demand (read+write) misses
system.l2.demand_misses::cpu11.data                72                       # number of demand (read+write) misses
system.l2.demand_misses::cpu12.inst                 1                       # number of demand (read+write) misses
system.l2.demand_misses::cpu12.data                69                       # number of demand (read+write) misses
system.l2.demand_misses::cpu13.inst                10                       # number of demand (read+write) misses
system.l2.demand_misses::cpu13.data                72                       # number of demand (read+write) misses
system.l2.demand_misses::cpu14.inst                 3                       # number of demand (read+write) misses
system.l2.demand_misses::cpu14.data                71                       # number of demand (read+write) misses
system.l2.demand_misses::cpu15.inst                 5                       # number of demand (read+write) misses
system.l2.demand_misses::cpu15.data                70                       # number of demand (read+write) misses
system.l2.demand_misses::cpu16.inst                 5                       # number of demand (read+write) misses
system.l2.demand_misses::cpu16.data                71                       # number of demand (read+write) misses
system.l2.demand_misses::cpu17.inst                 1                       # number of demand (read+write) misses
system.l2.demand_misses::cpu17.data                71                       # number of demand (read+write) misses
system.l2.demand_misses::cpu18.inst                11                       # number of demand (read+write) misses
system.l2.demand_misses::cpu18.data                76                       # number of demand (read+write) misses
system.l2.demand_misses::cpu19.data                72                       # number of demand (read+write) misses
system.l2.demand_misses::cpu20.inst                 9                       # number of demand (read+write) misses
system.l2.demand_misses::cpu20.data                71                       # number of demand (read+write) misses
system.l2.demand_misses::cpu21.inst                13                       # number of demand (read+write) misses
system.l2.demand_misses::cpu21.data                74                       # number of demand (read+write) misses
system.l2.demand_misses::cpu22.inst                 9                       # number of demand (read+write) misses
system.l2.demand_misses::cpu22.data                73                       # number of demand (read+write) misses
system.l2.demand_misses::cpu23.inst                 8                       # number of demand (read+write) misses
system.l2.demand_misses::cpu23.data                71                       # number of demand (read+write) misses
system.l2.demand_misses::cpu24.inst                 2                       # number of demand (read+write) misses
system.l2.demand_misses::cpu24.data                71                       # number of demand (read+write) misses
system.l2.demand_misses::cpu25.inst                10                       # number of demand (read+write) misses
system.l2.demand_misses::cpu25.data                70                       # number of demand (read+write) misses
system.l2.demand_misses::cpu26.inst                 8                       # number of demand (read+write) misses
system.l2.demand_misses::cpu26.data                72                       # number of demand (read+write) misses
system.l2.demand_misses::cpu27.inst                11                       # number of demand (read+write) misses
system.l2.demand_misses::cpu27.data                71                       # number of demand (read+write) misses
system.l2.demand_misses::cpu28.inst                 2                       # number of demand (read+write) misses
system.l2.demand_misses::cpu28.data                72                       # number of demand (read+write) misses
system.l2.demand_misses::cpu29.inst                 2                       # number of demand (read+write) misses
system.l2.demand_misses::cpu29.data                71                       # number of demand (read+write) misses
system.l2.demand_misses::cpu30.inst                 1                       # number of demand (read+write) misses
system.l2.demand_misses::cpu30.data                70                       # number of demand (read+write) misses
system.l2.demand_misses::cpu31.inst                 2                       # number of demand (read+write) misses
system.l2.demand_misses::cpu31.data                72                       # number of demand (read+write) misses
system.l2.demand_misses::total                   7489                       # number of demand (read+write) misses
system.l2.overall_misses::cpu00.inst              500                       # number of overall misses
system.l2.overall_misses::cpu00.data             4540                       # number of overall misses
system.l2.overall_misses::cpu01.inst               23                       # number of overall misses
system.l2.overall_misses::cpu01.data               71                       # number of overall misses
system.l2.overall_misses::cpu02.inst               20                       # number of overall misses
system.l2.overall_misses::cpu02.data               84                       # number of overall misses
system.l2.overall_misses::cpu03.inst               11                       # number of overall misses
system.l2.overall_misses::cpu03.data               79                       # number of overall misses
system.l2.overall_misses::cpu04.inst                8                       # number of overall misses
system.l2.overall_misses::cpu04.data               72                       # number of overall misses
system.l2.overall_misses::cpu05.inst                7                       # number of overall misses
system.l2.overall_misses::cpu05.data               74                       # number of overall misses
system.l2.overall_misses::cpu06.inst                8                       # number of overall misses
system.l2.overall_misses::cpu06.data               72                       # number of overall misses
system.l2.overall_misses::cpu07.inst                1                       # number of overall misses
system.l2.overall_misses::cpu07.data               70                       # number of overall misses
system.l2.overall_misses::cpu08.inst                1                       # number of overall misses
system.l2.overall_misses::cpu08.data               70                       # number of overall misses
system.l2.overall_misses::cpu09.inst                1                       # number of overall misses
system.l2.overall_misses::cpu09.data               70                       # number of overall misses
system.l2.overall_misses::cpu10.inst                9                       # number of overall misses
system.l2.overall_misses::cpu10.data               72                       # number of overall misses
system.l2.overall_misses::cpu11.inst               11                       # number of overall misses
system.l2.overall_misses::cpu11.data               72                       # number of overall misses
system.l2.overall_misses::cpu12.inst                1                       # number of overall misses
system.l2.overall_misses::cpu12.data               69                       # number of overall misses
system.l2.overall_misses::cpu13.inst               10                       # number of overall misses
system.l2.overall_misses::cpu13.data               72                       # number of overall misses
system.l2.overall_misses::cpu14.inst                3                       # number of overall misses
system.l2.overall_misses::cpu14.data               71                       # number of overall misses
system.l2.overall_misses::cpu15.inst                5                       # number of overall misses
system.l2.overall_misses::cpu15.data               70                       # number of overall misses
system.l2.overall_misses::cpu16.inst                5                       # number of overall misses
system.l2.overall_misses::cpu16.data               71                       # number of overall misses
system.l2.overall_misses::cpu17.inst                1                       # number of overall misses
system.l2.overall_misses::cpu17.data               71                       # number of overall misses
system.l2.overall_misses::cpu18.inst               11                       # number of overall misses
system.l2.overall_misses::cpu18.data               76                       # number of overall misses
system.l2.overall_misses::cpu19.data               72                       # number of overall misses
system.l2.overall_misses::cpu20.inst                9                       # number of overall misses
system.l2.overall_misses::cpu20.data               71                       # number of overall misses
system.l2.overall_misses::cpu21.inst               13                       # number of overall misses
system.l2.overall_misses::cpu21.data               74                       # number of overall misses
system.l2.overall_misses::cpu22.inst                9                       # number of overall misses
system.l2.overall_misses::cpu22.data               73                       # number of overall misses
system.l2.overall_misses::cpu23.inst                8                       # number of overall misses
system.l2.overall_misses::cpu23.data               71                       # number of overall misses
system.l2.overall_misses::cpu24.inst                2                       # number of overall misses
system.l2.overall_misses::cpu24.data               71                       # number of overall misses
system.l2.overall_misses::cpu25.inst               10                       # number of overall misses
system.l2.overall_misses::cpu25.data               70                       # number of overall misses
system.l2.overall_misses::cpu26.inst                8                       # number of overall misses
system.l2.overall_misses::cpu26.data               72                       # number of overall misses
system.l2.overall_misses::cpu27.inst               11                       # number of overall misses
system.l2.overall_misses::cpu27.data               71                       # number of overall misses
system.l2.overall_misses::cpu28.inst                2                       # number of overall misses
system.l2.overall_misses::cpu28.data               72                       # number of overall misses
system.l2.overall_misses::cpu29.inst                2                       # number of overall misses
system.l2.overall_misses::cpu29.data               71                       # number of overall misses
system.l2.overall_misses::cpu30.inst                1                       # number of overall misses
system.l2.overall_misses::cpu30.data               70                       # number of overall misses
system.l2.overall_misses::cpu31.inst                2                       # number of overall misses
system.l2.overall_misses::cpu31.data               72                       # number of overall misses
system.l2.overall_misses::total                  7489                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu00.inst     38749250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu00.data     11786250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu01.inst      2912500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu01.data       192250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu02.inst      2648250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu02.data      1061000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu03.inst      1605500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu03.data      1262500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu04.inst      1012250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu04.data       250250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu05.inst       982250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu05.data       305000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu06.inst       837500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu06.data       965000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu07.inst       137000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu07.data        80000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu08.inst       133500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu08.data        80000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu09.inst       130500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu09.data        79500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu10.inst       874749                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu10.data       155500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu11.inst      1829250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu11.data       238500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu12.inst       136000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu12.data       711250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu13.inst      1029250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu13.data       647750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu14.inst       826500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu14.data       198500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu15.inst      1383500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu15.data       149000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu16.inst       825500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu16.data       191000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu17.inst        53750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu17.data       775750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu18.inst      1440250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu18.data       345500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu19.data       741750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu20.inst       889250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu20.data       760000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu21.inst      1351750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu21.data       335500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu22.inst       892750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu22.data       837000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu23.inst       843500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu23.data       778000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu24.inst        78000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu24.data       205000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu25.inst      1037750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu25.data        70500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu26.inst       938750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu26.data       787250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu27.inst      1815000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu27.data       190000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu28.inst       269500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu28.data       290000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu29.inst      1181500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu29.data       153500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu30.inst        96750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu30.data       703250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu31.inst       117500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu31.data       120500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        92505999                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu00.data        94497                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        94497                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu00.data    325986499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu01.data      6915750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu02.data      7214000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu03.data      6807748                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu04.data      6865500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu05.data      6611500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu06.data      6296000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu07.data      7147750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu08.data      7103250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu09.data      6905750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu10.data      6551000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu11.data      6662250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu12.data      6665000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu13.data      6160500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu14.data      6877750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu15.data      7322000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu16.data      6440750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu17.data      6833748                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu18.data      6929000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu19.data      7007750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu20.data      6388250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu21.data      6793500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu22.data      6106750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu23.data      6452250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu24.data      7059500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu25.data      6752500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu26.data      5809750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu27.data      7032500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu28.data      7551750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu29.data      6831750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu30.data      7322250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu31.data      7007000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     536411245                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu00.inst     38749250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu00.data    337772749                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu01.inst      2912500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu01.data      7108000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu02.inst      2648250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu02.data      8275000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu03.inst      1605500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu03.data      8070248                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu04.inst      1012250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu04.data      7115750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu05.inst       982250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu05.data      6916500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu06.inst       837500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu06.data      7261000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu07.inst       137000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu07.data      7227750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu08.inst       133500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu08.data      7183250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu09.inst       130500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu09.data      6985250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu10.inst       874749                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu10.data      6706500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu11.inst      1829250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu11.data      6900750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu12.inst       136000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu12.data      7376250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu13.inst      1029250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu13.data      6808250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu14.inst       826500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu14.data      7076250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu15.inst      1383500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu15.data      7471000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu16.inst       825500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu16.data      6631750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu17.inst        53750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu17.data      7609498                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu18.inst      1440250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu18.data      7274500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu19.data      7749500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu20.inst       889250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu20.data      7148250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu21.inst      1351750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu21.data      7129000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu22.inst       892750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu22.data      6943750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu23.inst       843500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu23.data      7230250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu24.inst        78000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu24.data      7264500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu25.inst      1037750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu25.data      6823000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu26.inst       938750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu26.data      6597000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu27.inst      1815000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu27.data      7222500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu28.inst       269500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu28.data      7841750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu29.inst      1181500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu29.data      6985250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu30.inst        96750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu30.data      8025500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu31.inst       117500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu31.data      7127500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        628917244                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu00.inst     38749250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu00.data    337772749                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu01.inst      2912500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu01.data      7108000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu02.inst      2648250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu02.data      8275000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu03.inst      1605500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu03.data      8070248                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu04.inst      1012250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu04.data      7115750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu05.inst       982250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu05.data      6916500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu06.inst       837500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu06.data      7261000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu07.inst       137000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu07.data      7227750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu08.inst       133500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu08.data      7183250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu09.inst       130500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu09.data      6985250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu10.inst       874749                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu10.data      6706500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu11.inst      1829250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu11.data      6900750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu12.inst       136000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu12.data      7376250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu13.inst      1029250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu13.data      6808250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu14.inst       826500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu14.data      7076250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu15.inst      1383500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu15.data      7471000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu16.inst       825500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu16.data      6631750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu17.inst        53750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu17.data      7609498                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu18.inst      1440250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu18.data      7274500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu19.data      7749500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu20.inst       889250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu20.data      7148250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu21.inst      1351750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu21.data      7129000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu22.inst       892750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu22.data      6943750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu23.inst       843500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu23.data      7230250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu24.inst        78000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu24.data      7264500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu25.inst      1037750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu25.data      6823000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu26.inst       938750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu26.data      6597000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu27.inst      1815000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu27.data      7222500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu28.inst       269500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu28.data      7841750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu29.inst      1181500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu29.data      6985250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu30.inst        96750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu30.data      8025500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu31.inst       117500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu31.data      7127500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       628917244                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu00.inst            616                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu00.data          58735                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu01.inst             55                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu01.data          31000                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu02.inst             55                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu02.data          30914                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu03.inst             54                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu03.data          30959                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu04.inst             55                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu04.data          31080                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu05.inst             56                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu05.data          30992                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu06.inst             53                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu06.data          30802                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu07.inst             54                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu07.data          30975                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu08.inst             56                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu08.data          30995                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu09.inst             54                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu09.data          30875                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu10.inst             56                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu10.data          31064                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu11.inst             54                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu11.data          30947                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu12.inst             55                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu12.data          31059                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu13.inst             54                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu13.data          31039                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu14.inst             54                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu14.data          30975                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu15.inst             56                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu15.data          31003                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu16.inst             56                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu16.data          30984                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu17.inst             56                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu17.data          31060                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu18.inst             54                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu18.data          30805                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu19.inst             54                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu19.data          31056                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu20.inst             56                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu20.data          31063                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu21.inst             56                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu21.data          31112                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu22.inst             56                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu22.data          31072                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu23.inst             53                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu23.data          31023                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu24.inst             54                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu24.data          30931                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu25.inst             57                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu25.data          31021                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu26.inst             57                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu26.data          31027                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu27.inst             56                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu27.data          31117                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu28.inst             55                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu28.data          31048                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu29.inst             54                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu29.data          31141                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu30.inst             58                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu30.data          31079                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu31.inst             53                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu31.data          30923                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             1022198                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        93345                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             93345                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu00.data            9                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                9                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu08.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu10.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu26.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu00.data         4865                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu01.data          516                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu02.data          518                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu03.data          516                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu04.data          516                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu05.data          516                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu06.data          516                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu07.data          516                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu08.data          516                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu09.data          516                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu10.data          516                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu11.data          516                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu12.data          516                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu13.data          516                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu14.data          516                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu15.data          516                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu16.data          516                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu17.data          516                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu18.data          517                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu19.data          516                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu20.data          516                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu21.data          516                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu22.data          516                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu23.data          516                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu24.data          516                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu25.data          516                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu26.data          516                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu27.data          516                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu28.data          516                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu29.data          516                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu30.data          516                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu31.data          516                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             20864                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu00.inst             616                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu00.data           63600                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu01.inst              55                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu01.data           31516                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu02.inst              55                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu02.data           31432                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu03.inst              54                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu03.data           31475                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu04.inst              55                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu04.data           31596                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu05.inst              56                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu05.data           31508                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu06.inst              53                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu06.data           31318                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu07.inst              54                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu07.data           31491                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu08.inst              56                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu08.data           31511                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu09.inst              54                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu09.data           31391                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu10.inst              56                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu10.data           31580                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu11.inst              54                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu11.data           31463                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu12.inst              55                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu12.data           31575                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu13.inst              54                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu13.data           31555                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu14.inst              54                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu14.data           31491                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu15.inst              56                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu15.data           31519                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu16.inst              56                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu16.data           31500                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu17.inst              56                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu17.data           31576                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu18.inst              54                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu18.data           31322                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu19.inst              54                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu19.data           31572                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu20.inst              56                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu20.data           31579                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu21.inst              56                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu21.data           31628                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu22.inst              56                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu22.data           31588                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu23.inst              53                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu23.data           31539                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu24.inst              54                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu24.data           31447                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu25.inst              57                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu25.data           31537                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu26.inst              57                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu26.data           31543                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu27.inst              56                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu27.data           31633                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu28.inst              55                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu28.data           31564                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu29.inst              54                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu29.data           31657                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu30.inst              58                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu30.data           31595                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu31.inst              53                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu31.data           31439                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1043062                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu00.inst            616                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu00.data          63600                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu01.inst             55                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu01.data          31516                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu02.inst             55                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu02.data          31432                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu03.inst             54                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu03.data          31475                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu04.inst             55                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu04.data          31596                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu05.inst             56                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu05.data          31508                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu06.inst             53                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu06.data          31318                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu07.inst             54                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu07.data          31491                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu08.inst             56                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu08.data          31511                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu09.inst             54                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu09.data          31391                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu10.inst             56                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu10.data          31580                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu11.inst             54                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu11.data          31463                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu12.inst             55                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu12.data          31575                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu13.inst             54                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu13.data          31555                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu14.inst             54                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu14.data          31491                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu15.inst             56                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu15.data          31519                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu16.inst             56                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu16.data          31500                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu17.inst             56                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu17.data          31576                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu18.inst             54                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu18.data          31322                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu19.inst             54                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu19.data          31572                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu20.inst             56                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu20.data          31579                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu21.inst             56                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu21.data          31628                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu22.inst             56                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu22.data          31588                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu23.inst             53                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu23.data          31539                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu24.inst             54                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu24.data          31447                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu25.inst             57                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu25.data          31537                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu26.inst             57                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu26.data          31543                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu27.inst             56                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu27.data          31633                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu28.inst             55                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu28.data          31564                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu29.inst             54                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu29.data          31657                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu30.inst             58                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu30.data          31595                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu31.inst             53                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu31.data          31439                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1043062                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu00.inst      0.811688                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu00.data      0.002469                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu01.inst      0.418182                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu01.data      0.000097                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu02.inst      0.363636                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu02.data      0.000453                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu03.inst      0.203704                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu03.data      0.000355                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu04.inst      0.145455                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu04.data      0.000129                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu05.inst      0.125000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu05.data      0.000194                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu06.inst      0.150943                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu06.data      0.000130                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu07.inst      0.018519                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu07.data      0.000065                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu08.inst      0.017857                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu08.data      0.000065                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu09.inst      0.018519                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu09.data      0.000065                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu10.inst      0.160714                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu10.data      0.000129                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu11.inst      0.203704                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu11.data      0.000129                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu12.inst      0.018182                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu12.data      0.000032                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu13.inst      0.185185                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu13.data      0.000129                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu14.inst      0.055556                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu14.data      0.000097                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu15.inst      0.089286                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu15.data      0.000065                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu16.inst      0.089286                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu16.data      0.000097                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu17.inst      0.017857                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu17.data      0.000097                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu18.inst      0.203704                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu18.data      0.000227                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu19.data      0.000129                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu20.inst      0.160714                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu20.data      0.000097                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu21.inst      0.232143                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu21.data      0.000193                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu22.inst      0.160714                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu22.data      0.000161                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu23.inst      0.150943                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu23.data      0.000097                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu24.inst      0.037037                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu24.data      0.000097                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu25.inst      0.175439                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu25.data      0.000064                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu26.inst      0.140351                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu26.data      0.000129                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu27.inst      0.196429                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu27.data      0.000096                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu28.inst      0.036364                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu28.data      0.000129                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu29.inst      0.037037                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu29.data      0.000096                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu30.inst      0.017241                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu30.data      0.000064                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu31.inst      0.037736                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu31.data      0.000097                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.000961                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::cpu00.data     0.888889                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.888889                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu26.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.333333                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu00.data     0.903392                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu01.data     0.131783                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu02.data     0.135135                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu03.data     0.131783                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu04.data     0.131783                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu05.data     0.131783                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu06.data     0.131783                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu07.data     0.131783                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu08.data     0.131783                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu09.data     0.131783                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu10.data     0.131783                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu11.data     0.131783                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu12.data     0.131783                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu13.data     0.131783                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu14.data     0.131783                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu15.data     0.131783                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu16.data     0.131783                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu17.data     0.131783                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu18.data     0.133462                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu19.data     0.131783                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu20.data     0.131783                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu21.data     0.131783                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu22.data     0.131783                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu23.data     0.131783                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu24.data     0.131783                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu25.data     0.131783                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu26.data     0.131783                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu27.data     0.131783                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu28.data     0.131783                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu29.data     0.131783                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu30.data     0.131783                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu31.data     0.133721                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.311877                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu00.inst       0.811688                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu00.data       0.071384                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu01.inst       0.418182                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu01.data       0.002253                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu02.inst       0.363636                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu02.data       0.002672                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu03.inst       0.203704                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu03.data       0.002510                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu04.inst       0.145455                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu04.data       0.002279                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu05.inst       0.125000                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu05.data       0.002349                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu06.inst       0.150943                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu06.data       0.002299                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu07.inst       0.018519                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu07.data       0.002223                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu08.inst       0.017857                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu08.data       0.002221                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu09.inst       0.018519                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu09.data       0.002230                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu10.inst       0.160714                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu10.data       0.002280                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu11.inst       0.203704                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu11.data       0.002288                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu12.inst       0.018182                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu12.data       0.002185                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu13.inst       0.185185                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu13.data       0.002282                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu14.inst       0.055556                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu14.data       0.002255                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu15.inst       0.089286                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu15.data       0.002221                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu16.inst       0.089286                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu16.data       0.002254                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu17.inst       0.017857                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu17.data       0.002249                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu18.inst       0.203704                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu18.data       0.002426                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu19.data       0.002281                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu20.inst       0.160714                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu20.data       0.002248                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu21.inst       0.232143                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu21.data       0.002340                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu22.inst       0.160714                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu22.data       0.002311                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu23.inst       0.150943                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu23.data       0.002251                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu24.inst       0.037037                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu24.data       0.002258                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu25.inst       0.175439                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu25.data       0.002220                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu26.inst       0.140351                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu26.data       0.002283                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu27.inst       0.196429                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu27.data       0.002244                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu28.inst       0.036364                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu28.data       0.002281                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu29.inst       0.037037                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu29.data       0.002243                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu30.inst       0.017241                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu30.data       0.002216                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu31.inst       0.037736                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu31.data       0.002290                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.007180                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu00.inst      0.811688                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu00.data      0.071384                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu01.inst      0.418182                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu01.data      0.002253                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu02.inst      0.363636                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu02.data      0.002672                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu03.inst      0.203704                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu03.data      0.002510                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu04.inst      0.145455                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu04.data      0.002279                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu05.inst      0.125000                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu05.data      0.002349                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu06.inst      0.150943                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu06.data      0.002299                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu07.inst      0.018519                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu07.data      0.002223                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu08.inst      0.017857                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu08.data      0.002221                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu09.inst      0.018519                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu09.data      0.002230                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu10.inst      0.160714                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu10.data      0.002280                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu11.inst      0.203704                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu11.data      0.002288                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu12.inst      0.018182                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu12.data      0.002185                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu13.inst      0.185185                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu13.data      0.002282                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu14.inst      0.055556                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu14.data      0.002255                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu15.inst      0.089286                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu15.data      0.002221                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu16.inst      0.089286                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu16.data      0.002254                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu17.inst      0.017857                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu17.data      0.002249                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu18.inst      0.203704                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu18.data      0.002426                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu19.data      0.002281                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu20.inst      0.160714                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu20.data      0.002248                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu21.inst      0.232143                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu21.data      0.002340                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu22.inst      0.160714                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu22.data      0.002311                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu23.inst      0.150943                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu23.data      0.002251                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu24.inst      0.037037                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu24.data      0.002258                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu25.inst      0.175439                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu25.data      0.002220                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu26.inst      0.140351                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu26.data      0.002283                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu27.inst      0.196429                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu27.data      0.002244                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu28.inst      0.036364                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu28.data      0.002281                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu29.inst      0.037037                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu29.data      0.002243                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu30.inst      0.017241                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu30.data      0.002216                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu31.inst      0.037736                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu31.data      0.002290                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.007180                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu00.inst 77498.500000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu00.data 81284.482759                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu01.inst 126630.434783                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu01.data 64083.333333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu02.inst 132412.500000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu02.data 75785.714286                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu03.inst 145954.545455                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu03.data 114772.727273                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu04.inst 126531.250000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu04.data 62562.500000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu05.inst 140321.428571                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu05.data 50833.333333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu06.inst 104687.500000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu06.data       241250                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu07.inst       137000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu07.data        40000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu08.inst       133500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu08.data        40000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu09.inst       130500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu09.data        39750                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu10.inst 97194.333333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu10.data        38875                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu11.inst 166295.454545                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu11.data        59625                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu12.inst       136000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu12.data       711250                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu13.inst       102925                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu13.data 161937.500000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu14.inst       275500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu14.data 66166.666667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu15.inst       276700                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu15.data        74500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu16.inst       165100                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu16.data 63666.666667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu17.inst        53750                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu17.data 258583.333333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu18.inst 130931.818182                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu18.data 49357.142857                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu19.data 185437.500000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu20.inst 98805.555556                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu20.data 253333.333333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu21.inst 103980.769231                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu21.data 55916.666667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu22.inst 99194.444444                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu22.data       167400                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu23.inst 105437.500000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu23.data 259333.333333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu24.inst        39000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu24.data 68333.333333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu25.inst       103775                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu25.data        35250                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu26.inst 117343.750000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu26.data 196812.500000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu27.inst       165000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu27.data 63333.333333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu28.inst       134750                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu28.data        72500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu29.inst       590750                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu29.data 51166.666667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu30.inst        96750                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu30.data       351625                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu31.inst        58750                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu31.data 40166.666667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 94201.628310                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu00.data 11812.125000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 11812.125000                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu00.data 74172.127190                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu01.data 101702.205882                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu02.data 103057.142857                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu03.data 100113.941176                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu04.data 100963.235294                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu05.data 97227.941176                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu06.data 92588.235294                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu07.data 105113.970588                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu08.data 104459.558824                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu09.data 101555.147059                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu10.data 96338.235294                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu11.data 97974.264706                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu12.data 98014.705882                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu13.data 90595.588235                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu14.data 101143.382353                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu15.data 107676.470588                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu16.data 94716.911765                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu17.data 100496.294118                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu18.data 100420.289855                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu19.data 103055.147059                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu20.data 93944.852941                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu21.data 99904.411765                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu22.data 89805.147059                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu23.data 94886.029412                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu24.data 103816.176471                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu25.data 99301.470588                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu26.data 85437.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu27.data 103419.117647                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu28.data 111055.147059                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu29.data 100466.911765                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu30.data 107680.147059                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu31.data 101550.724638                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 82436.029660                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu00.inst 77498.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu00.data 74399.283921                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu01.inst 126630.434783                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu01.data 100112.676056                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu02.inst 132412.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu02.data 98511.904762                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu03.inst 145954.545455                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu03.data 102155.037975                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu04.inst 126531.250000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu04.data 98829.861111                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu05.inst 140321.428571                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu05.data 93466.216216                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu06.inst 104687.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu06.data 100847.222222                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu07.inst       137000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu07.data 103253.571429                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu08.inst       133500                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu08.data 102617.857143                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu09.inst       130500                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu09.data 99789.285714                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu10.inst 97194.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu10.data 93145.833333                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu11.inst 166295.454545                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu11.data 95843.750000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu12.inst       136000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu12.data 106902.173913                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu13.inst       102925                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu13.data 94559.027778                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu14.inst       275500                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu14.data 99665.492958                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu15.inst       276700                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu15.data 106728.571429                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu16.inst       165100                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu16.data 93404.929577                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu17.inst        53750                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu17.data 107176.028169                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu18.inst 130931.818182                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu18.data 95717.105263                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu19.data 107631.944444                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu20.inst 98805.555556                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu20.data 100679.577465                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu21.inst 103980.769231                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu21.data 96337.837838                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu22.inst 99194.444444                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu22.data 95119.863014                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu23.inst 105437.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu23.data 101834.507042                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu24.inst        39000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu24.data 102316.901408                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu25.inst       103775                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu25.data 97471.428571                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu26.inst 117343.750000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu26.data        91625                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu27.inst       165000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu27.data 101725.352113                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu28.inst       134750                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu28.data 108913.194444                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu29.inst       590750                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu29.data 98383.802817                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu30.inst        96750                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu30.data       114650                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu31.inst        58750                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu31.data 98993.055556                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83978.801442                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu00.inst 77498.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu00.data 74399.283921                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu01.inst 126630.434783                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu01.data 100112.676056                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu02.inst 132412.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu02.data 98511.904762                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu03.inst 145954.545455                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu03.data 102155.037975                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu04.inst 126531.250000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu04.data 98829.861111                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu05.inst 140321.428571                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu05.data 93466.216216                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu06.inst 104687.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu06.data 100847.222222                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu07.inst       137000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu07.data 103253.571429                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu08.inst       133500                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu08.data 102617.857143                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu09.inst       130500                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu09.data 99789.285714                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu10.inst 97194.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu10.data 93145.833333                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu11.inst 166295.454545                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu11.data 95843.750000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu12.inst       136000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu12.data 106902.173913                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu13.inst       102925                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu13.data 94559.027778                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu14.inst       275500                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu14.data 99665.492958                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu15.inst       276700                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu15.data 106728.571429                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu16.inst       165100                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu16.data 93404.929577                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu17.inst        53750                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu17.data 107176.028169                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu18.inst 130931.818182                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu18.data 95717.105263                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu19.data 107631.944444                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu20.inst 98805.555556                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu20.data 100679.577465                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu21.inst 103980.769231                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu21.data 96337.837838                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu22.inst 99194.444444                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu22.data 95119.863014                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu23.inst 105437.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu23.data 101834.507042                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu24.inst        39000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu24.data 102316.901408                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu25.inst       103775                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu25.data 97471.428571                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu26.inst 117343.750000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu26.data        91625                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu27.inst       165000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu27.data 101725.352113                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu28.inst       134750                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu28.data 108913.194444                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu29.inst       590750                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu29.data 98383.802817                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu30.inst        96750                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu30.data       114650                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu31.inst        58750                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu31.data 98993.055556                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83978.801442                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs               1665                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets             1925                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                        12                       # number of cycles access was blocked
system.l2.blocked::no_targets                      12                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs     138.750000                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets   160.416667                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  148                       # number of writebacks
system.l2.writebacks::total                       148                       # number of writebacks
system.l2.ReadReq_mshr_hits::cpu00.inst             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu00.data            15                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu01.data             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu02.inst            20                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu02.data             2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu03.inst            10                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu03.data             2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu04.inst             6                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu04.data             2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu05.inst             6                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu05.data             2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu06.inst             8                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu06.data             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu07.inst             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu08.inst             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu09.inst             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu10.inst             9                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu10.data             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu11.inst            11                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu11.data             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu12.inst             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu13.inst             9                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu13.data             2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu14.inst             3                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu14.data             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu15.inst             5                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu15.data             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu16.inst             5                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu16.data             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu17.inst             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu18.inst            11                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu18.data             3                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu20.inst             9                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu20.data             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu21.inst            12                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu21.data             2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu22.inst             9                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu22.data             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu23.inst             8                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu23.data             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu24.inst             2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu25.inst            10                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu25.data             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu26.inst             3                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu27.inst             7                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu27.data             2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu28.inst             2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu28.data             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu29.data             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu31.inst             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                217                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::cpu00.inst              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu00.data             15                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu01.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu02.inst             20                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu02.data              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu03.inst             10                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu03.data              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu04.inst              6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu04.data              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu05.inst              6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu05.data              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu06.inst              8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu06.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu07.inst              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu08.inst              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu09.inst              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu10.inst              9                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu10.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu11.inst             11                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu11.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu12.inst              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu13.inst              9                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu13.data              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu14.inst              3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu14.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu15.inst              5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu15.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu16.inst              5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu16.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu17.inst              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu18.inst             11                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu18.data              3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu20.inst              9                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu20.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu21.inst             12                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu21.data              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu22.inst              9                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu22.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu23.inst              8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu23.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu24.inst              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu25.inst             10                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu25.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu26.inst              3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu27.inst              7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu27.data              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu28.inst              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu28.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu29.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu31.inst              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 217                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu00.inst             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu00.data            15                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu01.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu02.inst            20                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu02.data             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu03.inst            10                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu03.data             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu04.inst             6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu04.data             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu05.inst             6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu05.data             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu06.inst             8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu06.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu07.inst             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu08.inst             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu09.inst             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu10.inst             9                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu10.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu11.inst            11                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu11.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu12.inst             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu13.inst             9                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu13.data             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu14.inst             3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu14.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu15.inst             5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu15.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu16.inst             5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu16.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu17.inst             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu18.inst            11                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu18.data             3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu20.inst             9                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu20.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu21.inst            12                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu21.data             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu22.inst             9                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu22.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu23.inst             8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu23.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu24.inst             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu25.inst            10                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu25.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu26.inst             3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu27.inst             7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu27.data             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu28.inst             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu28.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu29.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu31.inst             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                217                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::cpu00.inst          499                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu00.data          130                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu01.inst           23                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu01.data            2                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu02.data           12                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu03.inst            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu03.data            9                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu04.inst            2                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu04.data            2                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu05.inst            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu05.data            4                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu06.data            3                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu07.data            2                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu08.data            2                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu09.data            2                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu10.data            3                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu11.data            3                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu12.data            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu13.inst            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu13.data            2                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu14.data            2                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu15.data            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu16.data            2                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu17.data            3                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu18.data            4                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu19.data            4                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu20.data            2                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu21.inst            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu21.data            4                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu22.data            4                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu23.data            2                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu24.data            3                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu25.data            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu26.inst            5                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu26.data            4                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu27.inst            4                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu27.data            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu28.data            3                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu29.inst            2                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu29.data            2                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu30.inst            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu30.data            2                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu31.inst            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu31.data            3                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              765                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu00.data            8                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             8                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu26.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            1                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu00.data         4395                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu01.data           68                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu02.data           70                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu03.data           68                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu04.data           68                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu05.data           68                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu06.data           68                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu07.data           68                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu08.data           68                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu09.data           68                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu10.data           68                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu11.data           68                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu12.data           68                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu13.data           68                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu14.data           68                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu15.data           68                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu16.data           68                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu17.data           68                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu18.data           69                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu19.data           68                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu20.data           68                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu21.data           68                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu22.data           68                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu23.data           68                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu24.data           68                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu25.data           68                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu26.data           68                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu27.data           68                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu28.data           68                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu29.data           68                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu30.data           68                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu31.data           69                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           6507                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu00.inst          499                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu00.data         4525                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu01.inst           23                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu01.data           70                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu02.data           82                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu03.inst            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu03.data           77                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu04.inst            2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu04.data           70                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu05.inst            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu05.data           72                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu06.data           71                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu07.data           70                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu08.data           70                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu09.data           70                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu10.data           71                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu11.data           71                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu12.data           69                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu13.inst            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu13.data           70                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu14.data           70                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu15.data           69                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu16.data           70                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu17.data           71                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu18.data           73                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu19.data           72                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu20.data           70                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu21.inst            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu21.data           72                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu22.data           72                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu23.data           70                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu24.data           71                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu25.data           69                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu26.inst            5                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu26.data           72                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu27.inst            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu27.data           69                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu28.data           71                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu29.inst            2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu29.data           70                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu30.inst            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu30.data           70                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu31.inst            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu31.data           72                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              7272                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu00.inst          499                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu00.data         4525                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu01.inst           23                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu01.data           70                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu02.data           82                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu03.inst            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu03.data           77                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu04.inst            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu04.data           70                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu05.inst            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu05.data           72                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu06.data           71                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu07.data           70                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu08.data           70                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu09.data           70                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu10.data           71                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu11.data           71                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu12.data           69                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu13.inst            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu13.data           70                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu14.data           70                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu15.data           69                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu16.data           70                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu17.data           71                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu18.data           73                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu19.data           72                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu20.data           70                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu21.inst            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu21.data           72                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu22.data           72                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu23.data           70                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu24.data           71                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu25.data           69                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu26.inst            5                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu26.data           72                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu27.inst            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu27.data           69                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu28.data           71                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu29.inst            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu29.data           70                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu30.inst            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu30.data           70                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu31.inst            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu31.data           72                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             7272                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu00.inst     32519000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu00.data      9081750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu01.inst      2629000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu01.data       110500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu02.data       706500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu03.inst        56250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu03.data      1037500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu04.inst       193000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu04.data        55000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu05.inst        56750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu05.data       110500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu06.data       896500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu07.data        56000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu08.data        56000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu09.data        55500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu10.data        83500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu11.data        87000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu12.data       698250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu13.inst        56750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu13.data       576500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu14.data        55500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu15.data        27500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu16.data        55500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu17.data       738750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu18.data       115500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu19.data       692750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu20.data       708000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu21.inst       107500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu21.data       153000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu22.data       748500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu23.data       722000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu24.data       169000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu25.data        27500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu26.inst       500250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu26.data       738250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu27.inst       443250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu27.data        28000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu28.data       132000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu29.inst      1157000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu29.data        55000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu30.inst        83750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu30.data       678250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu31.inst        84250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu31.data        84500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     57427250                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu00.data       154503                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       154503                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu26.data        20000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total        20000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu00.data    271121001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu01.data      6066250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu02.data      6343000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu03.data      5962750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu04.data      6022500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu05.data      5771500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu06.data      5449000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu07.data      6307250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu08.data      6255250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu09.data      6061250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu10.data      5704500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu11.data      5818250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu12.data      5821000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu13.data      5314500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu14.data      6030250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu15.data      6480000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu16.data      5592250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu17.data      5989750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu18.data      6070000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu19.data      6160750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu20.data      5540750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu21.data      5947500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu22.data      5260750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu23.data      5605250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu24.data      6213500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu25.data      5908500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu26.data      4965750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu27.data      6186000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu28.data      6705750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu29.data      5988750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu30.data      6474250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu31.data      6149000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    455286751                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu00.inst     32519000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu00.data    280202751                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu01.inst      2629000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu01.data      6176750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu02.data      7049500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu03.inst        56250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu03.data      7000250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu04.inst       193000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu04.data      6077500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu05.inst        56750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu05.data      5882000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu06.data      6345500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu07.data      6363250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu08.data      6311250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu09.data      6116750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu10.data      5788000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu11.data      5905250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu12.data      6519250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu13.inst        56750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu13.data      5891000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu14.data      6085750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu15.data      6507500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu16.data      5647750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu17.data      6728500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu18.data      6185500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu19.data      6853500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu20.data      6248750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu21.inst       107500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu21.data      6100500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu22.data      6009250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu23.data      6327250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu24.data      6382500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu25.data      5936000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu26.inst       500250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu26.data      5704000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu27.inst       443250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu27.data      6214000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu28.data      6837750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu29.inst      1157000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu29.data      6043750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu30.inst        83750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu30.data      7152500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu31.inst        84250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu31.data      6233500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    512714001                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu00.inst     32519000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu00.data    280202751                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu01.inst      2629000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu01.data      6176750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu02.data      7049500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu03.inst        56250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu03.data      7000250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu04.inst       193000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu04.data      6077500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu05.inst        56750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu05.data      5882000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu06.data      6345500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu07.data      6363250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu08.data      6311250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu09.data      6116750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu10.data      5788000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu11.data      5905250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu12.data      6519250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu13.inst        56750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu13.data      5891000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu14.data      6085750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu15.data      6507500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu16.data      5647750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu17.data      6728500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu18.data      6185500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu19.data      6853500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu20.data      6248750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu21.inst       107500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu21.data      6100500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu22.data      6009250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu23.data      6327250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu24.data      6382500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu25.data      5936000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu26.inst       500250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu26.data      5704000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu27.inst       443250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu27.data      6214000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu28.data      6837750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu29.inst      1157000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu29.data      6043750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu30.inst        83750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu30.data      7152500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu31.inst        84250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu31.data      6233500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    512714001                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu00.inst     0.810065                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu00.data     0.002213                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu01.inst     0.418182                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu01.data     0.000065                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu02.data     0.000388                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu03.inst     0.018519                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu03.data     0.000291                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu04.inst     0.036364                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu04.data     0.000064                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu05.inst     0.017857                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu05.data     0.000129                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu06.data     0.000097                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu07.data     0.000065                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu08.data     0.000065                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu09.data     0.000065                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu10.data     0.000097                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu11.data     0.000097                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu12.data     0.000032                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu13.inst     0.018519                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu13.data     0.000064                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu14.data     0.000065                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu15.data     0.000032                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu16.data     0.000065                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu17.data     0.000097                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu18.data     0.000130                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu19.data     0.000129                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu20.data     0.000064                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu21.inst     0.017857                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu21.data     0.000129                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu22.data     0.000129                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu23.data     0.000064                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu24.data     0.000097                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu25.data     0.000032                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu26.inst     0.087719                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu26.data     0.000129                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu27.inst     0.071429                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu27.data     0.000032                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu28.data     0.000097                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu29.inst     0.037037                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu29.data     0.000064                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu30.inst     0.017241                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu30.data     0.000064                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu31.inst     0.018868                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu31.data     0.000097                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.000748                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu00.data     0.888889                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.888889                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu26.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu00.data     0.903392                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu01.data     0.131783                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu02.data     0.135135                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu03.data     0.131783                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu04.data     0.131783                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu05.data     0.131783                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu06.data     0.131783                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu07.data     0.131783                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu08.data     0.131783                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu09.data     0.131783                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu10.data     0.131783                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu11.data     0.131783                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu12.data     0.131783                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu13.data     0.131783                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu14.data     0.131783                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu15.data     0.131783                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu16.data     0.131783                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu17.data     0.131783                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu18.data     0.133462                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu19.data     0.131783                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu20.data     0.131783                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu21.data     0.131783                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu22.data     0.131783                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu23.data     0.131783                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu24.data     0.131783                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu25.data     0.131783                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu26.data     0.131783                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu27.data     0.131783                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu28.data     0.131783                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu29.data     0.131783                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu30.data     0.131783                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu31.data     0.133721                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.311877                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu00.inst     0.810065                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu00.data     0.071148                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu01.inst     0.418182                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu01.data     0.002221                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu02.data     0.002609                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu03.inst     0.018519                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu03.data     0.002446                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu04.inst     0.036364                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu04.data     0.002215                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu05.inst     0.017857                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu05.data     0.002285                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu06.data     0.002267                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu07.data     0.002223                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu08.data     0.002221                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu09.data     0.002230                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu10.data     0.002248                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu11.data     0.002257                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu12.data     0.002185                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu13.inst     0.018519                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu13.data     0.002218                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu14.data     0.002223                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu15.data     0.002189                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu16.data     0.002222                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu17.data     0.002249                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu18.data     0.002331                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu19.data     0.002281                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu20.data     0.002217                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu21.inst     0.017857                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu21.data     0.002276                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu22.data     0.002279                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu23.data     0.002219                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu24.data     0.002258                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu25.data     0.002188                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu26.inst     0.087719                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu26.data     0.002283                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu27.inst     0.071429                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu27.data     0.002181                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu28.data     0.002249                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu29.inst     0.037037                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu29.data     0.002211                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu30.inst     0.017241                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu30.data     0.002216                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu31.inst     0.018868                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu31.data     0.002290                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.006972                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu00.inst     0.810065                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu00.data     0.071148                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu01.inst     0.418182                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu01.data     0.002221                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu02.data     0.002609                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu03.inst     0.018519                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu03.data     0.002446                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu04.inst     0.036364                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu04.data     0.002215                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu05.inst     0.017857                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu05.data     0.002285                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu06.data     0.002267                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu07.data     0.002223                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu08.data     0.002221                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu09.data     0.002230                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu10.data     0.002248                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu11.data     0.002257                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu12.data     0.002185                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu13.inst     0.018519                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu13.data     0.002218                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu14.data     0.002223                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu15.data     0.002189                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu16.data     0.002222                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu17.data     0.002249                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu18.data     0.002331                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu19.data     0.002281                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu20.data     0.002217                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu21.inst     0.017857                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu21.data     0.002276                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu22.data     0.002279                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu23.data     0.002219                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu24.data     0.002258                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu25.data     0.002188                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu26.inst     0.087719                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu26.data     0.002283                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu27.inst     0.071429                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu27.data     0.002181                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu28.data     0.002249                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu29.inst     0.037037                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu29.data     0.002211                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu30.inst     0.017241                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu30.data     0.002216                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu31.inst     0.018868                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu31.data     0.002290                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.006972                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu00.inst 65168.336673                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu00.data 69859.615385                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu01.inst 114304.347826                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu01.data        55250                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu02.data        58875                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu03.inst        56250                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu03.data 115277.777778                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu04.inst        96500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu04.data        27500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu05.inst        56750                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu05.data        27625                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu06.data 298833.333333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu07.data        28000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu08.data        28000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu09.data        27750                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu10.data 27833.333333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu11.data        29000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu12.data       698250                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu13.inst        56750                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu13.data       288250                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu14.data        27750                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu15.data        27500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu16.data        27750                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu17.data       246250                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu18.data        28875                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu19.data 173187.500000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu20.data       354000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu21.inst       107500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu21.data        38250                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu22.data       187125                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu23.data       361000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu24.data 56333.333333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu25.data        27500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu26.inst       100050                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu26.data 184562.500000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu27.inst 110812.500000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu27.data        28000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu28.data        44000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu29.inst       578500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu29.data        27500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu30.inst        83750                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu30.data       339125                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu31.inst        84250                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu31.data 28166.666667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 75068.300654                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu00.data 19312.875000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19312.875000                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu26.data        20000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        20000                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu00.data 61688.509898                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu01.data 89209.558824                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu02.data 90614.285714                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu03.data 87687.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu04.data 88566.176471                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu05.data        84875                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu06.data 80132.352941                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu07.data 92753.676471                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu08.data 91988.970588                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu09.data 89136.029412                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu10.data 83889.705882                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu11.data 85562.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu12.data 85602.941176                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu13.data 78154.411765                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu14.data 88680.147059                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu15.data 95294.117647                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu16.data 82238.970588                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu17.data 88084.558824                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu18.data 87971.014493                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu19.data 90599.264706                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu20.data 81481.617647                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu21.data 87463.235294                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu22.data 77363.970588                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu23.data 82430.147059                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu24.data        91375                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu25.data 86889.705882                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu26.data 73025.735294                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu27.data 90970.588235                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu28.data 98613.970588                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu29.data 88069.852941                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu30.data 95209.558824                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu31.data 89115.942029                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 69968.764561                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu00.inst 65168.336673                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu00.data 61923.259890                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu01.inst 114304.347826                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu01.data 88239.285714                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu02.data 85969.512195                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu03.inst        56250                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu03.data 90912.337662                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu04.inst        96500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu04.data 86821.428571                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu05.inst        56750                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu05.data 81694.444444                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu06.data 89373.239437                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu07.data 90903.571429                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu08.data 90160.714286                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu09.data 87382.142857                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu10.data 81521.126761                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu11.data 83172.535211                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu12.data 94481.884058                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu13.inst        56750                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu13.data 84157.142857                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu14.data 86939.285714                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu15.data 94311.594203                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu16.data 80682.142857                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu17.data 94767.605634                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu18.data 84732.876712                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu19.data 95187.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu20.data 89267.857143                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu21.inst       107500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu21.data 84729.166667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu22.data 83461.805556                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu23.data 90389.285714                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu24.data 89894.366197                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu25.data 86028.985507                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu26.inst       100050                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu26.data 79222.222222                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu27.inst 110812.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu27.data 90057.971014                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu28.data 96306.338028                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu29.inst       578500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu29.data 86339.285714                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu30.inst        83750                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu30.data 102178.571429                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu31.inst        84250                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu31.data 86576.388889                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70505.225660                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu00.inst 65168.336673                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu00.data 61923.259890                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu01.inst 114304.347826                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu01.data 88239.285714                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu02.data 85969.512195                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu03.inst        56250                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu03.data 90912.337662                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu04.inst        96500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu04.data 86821.428571                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu05.inst        56750                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu05.data 81694.444444                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu06.data 89373.239437                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu07.data 90903.571429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu08.data 90160.714286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu09.data 87382.142857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu10.data 81521.126761                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu11.data 83172.535211                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu12.data 94481.884058                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu13.inst        56750                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu13.data 84157.142857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu14.data 86939.285714                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu15.data 94311.594203                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu16.data 80682.142857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu17.data 94767.605634                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu18.data 84732.876712                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu19.data 95187.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu20.data 89267.857143                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu21.inst       107500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu21.data 84729.166667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu22.data 83461.805556                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu23.data 90389.285714                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu24.data 89894.366197                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu25.data 86028.985507                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu26.inst       100050                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu26.data 79222.222222                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu27.inst 110812.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu27.data 90057.971014                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu28.data 96306.338028                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu29.inst       578500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu29.data 86339.285714                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu30.inst        83750                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu30.data 102178.571429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu31.inst        84250                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu31.data 86576.388889                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70505.225660                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 764                       # Transaction distribution
system.membus.trans_dist::ReadResp                763                       # Transaction distribution
system.membus.trans_dist::Writeback               148                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               41                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             89                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              10                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6506                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6506                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        14827                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  14827                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       474688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  474688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              120                       # Total snoops (count)
system.membus.snoop_fanout::samples              7548                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    7548    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                7548                       # Request fanout histogram
system.membus.reqLayer0.occupancy             9010502                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy           38458994                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.7                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadReq            2122193                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           2122187                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            4                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            93345                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              41                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            91                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            132                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          225                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          225                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            20924                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           20924                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu00.icache.mem_side::system.l2.cpu_side         1230                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu00.dcache.mem_side::system.l2.cpu_side       165577                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.icache.mem_side::system.l2.cpu_side          110                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.dcache.mem_side::system.l2.cpu_side       100341                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.icache.mem_side::system.l2.cpu_side          110                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.dcache.mem_side::system.l2.cpu_side       100164                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.icache.mem_side::system.l2.cpu_side          108                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.dcache.mem_side::system.l2.cpu_side       100260                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.icache.mem_side::system.l2.cpu_side          110                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.dcache.mem_side::system.l2.cpu_side       100397                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.icache.mem_side::system.l2.cpu_side          112                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.dcache.mem_side::system.l2.cpu_side       100314                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.icache.mem_side::system.l2.cpu_side          106                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.dcache.mem_side::system.l2.cpu_side       100112                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.icache.mem_side::system.l2.cpu_side          108                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.dcache.mem_side::system.l2.cpu_side       100300                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.icache.mem_side::system.l2.cpu_side          112                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.dcache.mem_side::system.l2.cpu_side       100292                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.icache.mem_side::system.l2.cpu_side          108                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.dcache.mem_side::system.l2.cpu_side       100177                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.icache.mem_side::system.l2.cpu_side          112                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.dcache.mem_side::system.l2.cpu_side       100384                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.icache.mem_side::system.l2.cpu_side          108                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.dcache.mem_side::system.l2.cpu_side       100232                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.icache.mem_side::system.l2.cpu_side          110                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.dcache.mem_side::system.l2.cpu_side       100379                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.icache.mem_side::system.l2.cpu_side          108                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.dcache.mem_side::system.l2.cpu_side       100390                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.icache.mem_side::system.l2.cpu_side          108                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.dcache.mem_side::system.l2.cpu_side       100285                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.icache.mem_side::system.l2.cpu_side          112                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.dcache.mem_side::system.l2.cpu_side       100283                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu16.icache.mem_side::system.l2.cpu_side          112                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu16.dcache.mem_side::system.l2.cpu_side       100315                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu17.icache.mem_side::system.l2.cpu_side          112                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu17.dcache.mem_side::system.l2.cpu_side       100357                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu18.icache.mem_side::system.l2.cpu_side          108                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu18.dcache.mem_side::system.l2.cpu_side       100120                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu19.icache.mem_side::system.l2.cpu_side          108                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu19.dcache.mem_side::system.l2.cpu_side       100389                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu20.icache.mem_side::system.l2.cpu_side          112                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu20.dcache.mem_side::system.l2.cpu_side       100395                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu21.icache.mem_side::system.l2.cpu_side          112                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu21.dcache.mem_side::system.l2.cpu_side       100454                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu22.icache.mem_side::system.l2.cpu_side          112                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu22.dcache.mem_side::system.l2.cpu_side       100386                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu23.icache.mem_side::system.l2.cpu_side          106                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu23.dcache.mem_side::system.l2.cpu_side       100356                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu24.icache.mem_side::system.l2.cpu_side          108                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu24.dcache.mem_side::system.l2.cpu_side       100244                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu25.icache.mem_side::system.l2.cpu_side          114                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu25.dcache.mem_side::system.l2.cpu_side       100339                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu26.icache.mem_side::system.l2.cpu_side          114                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu26.dcache.mem_side::system.l2.cpu_side       100338                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu27.icache.mem_side::system.l2.cpu_side          112                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu27.dcache.mem_side::system.l2.cpu_side       100411                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu28.icache.mem_side::system.l2.cpu_side          110                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu28.dcache.mem_side::system.l2.cpu_side       100356                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu29.icache.mem_side::system.l2.cpu_side          108                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu29.dcache.mem_side::system.l2.cpu_side       100389                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu30.icache.mem_side::system.l2.cpu_side          116                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu30.dcache.mem_side::system.l2.cpu_side       100349                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu31.icache.mem_side::system.l2.cpu_side          106                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu31.dcache.mem_side::system.l2.cpu_side       100164                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               3279891                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.icache.mem_side::system.l2.cpu_side        39296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.dcache.mem_side::system.l2.cpu_side      6028672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.icache.mem_side::system.l2.cpu_side         3520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.dcache.mem_side::system.l2.cpu_side      2147904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.icache.mem_side::system.l2.cpu_side         3520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.dcache.mem_side::system.l2.cpu_side      2137984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.icache.mem_side::system.l2.cpu_side         3456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.dcache.mem_side::system.l2.cpu_side      2143040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.icache.mem_side::system.l2.cpu_side         3520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.dcache.mem_side::system.l2.cpu_side      2151168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.icache.mem_side::system.l2.cpu_side         3584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.dcache.mem_side::system.l2.cpu_side      2146944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.icache.mem_side::system.l2.cpu_side         3392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.dcache.mem_side::system.l2.cpu_side      2135296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.icache.mem_side::system.l2.cpu_side         3456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.dcache.mem_side::system.l2.cpu_side      2145984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.icache.mem_side::system.l2.cpu_side         3584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.dcache.mem_side::system.l2.cpu_side      2146880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.icache.mem_side::system.l2.cpu_side         3456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.dcache.mem_side::system.l2.cpu_side      2138816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.icache.mem_side::system.l2.cpu_side         3584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.dcache.mem_side::system.l2.cpu_side      2152000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.icache.mem_side::system.l2.cpu_side         3456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.dcache.mem_side::system.l2.cpu_side      2142016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.icache.mem_side::system.l2.cpu_side         3520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.dcache.mem_side::system.l2.cpu_side      2150848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.icache.mem_side::system.l2.cpu_side         3456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.dcache.mem_side::system.l2.cpu_side      2152448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.icache.mem_side::system.l2.cpu_side         3456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.dcache.mem_side::system.l2.cpu_side      2143936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.icache.mem_side::system.l2.cpu_side         3584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.dcache.mem_side::system.l2.cpu_side      2144896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu16.icache.mem_side::system.l2.cpu_side         3584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu16.dcache.mem_side::system.l2.cpu_side      2146048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu17.icache.mem_side::system.l2.cpu_side         3584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu17.dcache.mem_side::system.l2.cpu_side      2150208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu18.icache.mem_side::system.l2.cpu_side         3456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu18.dcache.mem_side::system.l2.cpu_side      2133248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu19.icache.mem_side::system.l2.cpu_side         3456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu19.dcache.mem_side::system.l2.cpu_side      2151744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu20.icache.mem_side::system.l2.cpu_side         3584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu20.dcache.mem_side::system.l2.cpu_side      2151616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu21.icache.mem_side::system.l2.cpu_side         3584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu21.dcache.mem_side::system.l2.cpu_side      2154624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu22.icache.mem_side::system.l2.cpu_side         3584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu22.dcache.mem_side::system.l2.cpu_side      2151808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu23.icache.mem_side::system.l2.cpu_side         3392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu23.dcache.mem_side::system.l2.cpu_side      2149504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu24.icache.mem_side::system.l2.cpu_side         3456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu24.dcache.mem_side::system.l2.cpu_side      2141184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu25.icache.mem_side::system.l2.cpu_side         3648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu25.dcache.mem_side::system.l2.cpu_side      2149376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu26.icache.mem_side::system.l2.cpu_side         3648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu26.dcache.mem_side::system.l2.cpu_side      2149440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu27.icache.mem_side::system.l2.cpu_side         3584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu27.dcache.mem_side::system.l2.cpu_side      2153408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu28.icache.mem_side::system.l2.cpu_side         3520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu28.dcache.mem_side::system.l2.cpu_side      2148480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu29.icache.mem_side::system.l2.cpu_side         3456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu29.dcache.mem_side::system.l2.cpu_side      2152640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu30.icache.mem_side::system.l2.cpu_side         3712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu30.dcache.mem_side::system.l2.cpu_side      2150592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu31.icache.mem_side::system.l2.cpu_side         3392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu31.dcache.mem_side::system.l2.cpu_side      2138688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               72729920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1100400                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          2236843                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                  63                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::33                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::34                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::35                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::36                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::37                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::38                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::39                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::40                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::41                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::42                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::43                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::44                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::45                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::46                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::47                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::48                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::49                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::50                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::51                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::52                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::53                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::54                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::55                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::56                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::57                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::58                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::59                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::60                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::61                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::62                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::63               2236843    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::64                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value             63                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             63                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2236843                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1211776476                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             83.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1017001                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         108066169                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             7.4                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy             84751                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         100204098                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             6.9                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy             92454                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy         100253675                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             6.9                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy            85987                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy        100242469                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            6.9                       # Layer utilization (%)
system.tol2bus.respLayer16.occupancy            85219                       # Layer occupancy (ticks)
system.tol2bus.respLayer16.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer17.occupancy        100283648                       # Layer occupancy (ticks)
system.tol2bus.respLayer17.utilization            6.9                       # Layer utilization (%)
system.tol2bus.respLayer20.occupancy            87213                       # Layer occupancy (ticks)
system.tol2bus.respLayer20.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer21.occupancy        100339628                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization            6.9                       # Layer utilization (%)
system.tol2bus.respLayer24.occupancy            83451                       # Layer occupancy (ticks)
system.tol2bus.respLayer24.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer25.occupancy        100384999                       # Layer occupancy (ticks)
system.tol2bus.respLayer25.utilization            6.9                       # Layer utilization (%)
system.tol2bus.respLayer28.occupancy            82989                       # Layer occupancy (ticks)
system.tol2bus.respLayer28.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer29.occupancy        100423689                       # Layer occupancy (ticks)
system.tol2bus.respLayer29.utilization            6.9                       # Layer utilization (%)
system.tol2bus.respLayer32.occupancy            84992                       # Layer occupancy (ticks)
system.tol2bus.respLayer32.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer33.occupancy        100204276                       # Layer occupancy (ticks)
system.tol2bus.respLayer33.utilization            6.9                       # Layer utilization (%)
system.tol2bus.respLayer36.occupancy            81990                       # Layer occupancy (ticks)
system.tol2bus.respLayer36.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer37.occupancy        100226006                       # Layer occupancy (ticks)
system.tol2bus.respLayer37.utilization            6.9                       # Layer utilization (%)
system.tol2bus.respLayer40.occupancy            87689                       # Layer occupancy (ticks)
system.tol2bus.respLayer40.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer41.occupancy        100368810                       # Layer occupancy (ticks)
system.tol2bus.respLayer41.utilization            6.9                       # Layer utilization (%)
system.tol2bus.respLayer44.occupancy            85698                       # Layer occupancy (ticks)
system.tol2bus.respLayer44.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer45.occupancy        100379562                       # Layer occupancy (ticks)
system.tol2bus.respLayer45.utilization            6.9                       # Layer utilization (%)
system.tol2bus.respLayer48.occupancy            84491                       # Layer occupancy (ticks)
system.tol2bus.respLayer48.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer49.occupancy        100411143                       # Layer occupancy (ticks)
system.tol2bus.respLayer49.utilization            6.9                       # Layer utilization (%)
system.tol2bus.respLayer52.occupancy            84687                       # Layer occupancy (ticks)
system.tol2bus.respLayer52.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer53.occupancy        100244915                       # Layer occupancy (ticks)
system.tol2bus.respLayer53.utilization            6.9                       # Layer utilization (%)
system.tol2bus.respLayer56.occupancy            82731                       # Layer occupancy (ticks)
system.tol2bus.respLayer56.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer57.occupancy        100310796                       # Layer occupancy (ticks)
system.tol2bus.respLayer57.utilization            6.9                       # Layer utilization (%)
system.tol2bus.respLayer60.occupancy            87977                       # Layer occupancy (ticks)
system.tol2bus.respLayer60.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer61.occupancy        100425139                       # Layer occupancy (ticks)
system.tol2bus.respLayer61.utilization            6.9                       # Layer utilization (%)
system.tol2bus.respLayer64.occupancy            87968                       # Layer occupancy (ticks)
system.tol2bus.respLayer64.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer65.occupancy        100304095                       # Layer occupancy (ticks)
system.tol2bus.respLayer65.utilization            6.9                       # Layer utilization (%)
system.tol2bus.respLayer68.occupancy            84740                       # Layer occupancy (ticks)
system.tol2bus.respLayer68.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer69.occupancy        100344606                       # Layer occupancy (ticks)
system.tol2bus.respLayer69.utilization            6.9                       # Layer utilization (%)
system.tol2bus.respLayer72.occupancy            85186                       # Layer occupancy (ticks)
system.tol2bus.respLayer72.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer73.occupancy        100508041                       # Layer occupancy (ticks)
system.tol2bus.respLayer73.utilization            6.9                       # Layer utilization (%)
system.tol2bus.respLayer76.occupancy            81253                       # Layer occupancy (ticks)
system.tol2bus.respLayer76.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer77.occupancy        100312603                       # Layer occupancy (ticks)
system.tol2bus.respLayer77.utilization            6.9                       # Layer utilization (%)
system.tol2bus.respLayer80.occupancy            87705                       # Layer occupancy (ticks)
system.tol2bus.respLayer80.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer81.occupancy        100319247                       # Layer occupancy (ticks)
system.tol2bus.respLayer81.utilization            6.9                       # Layer utilization (%)
system.tol2bus.respLayer84.occupancy            88697                       # Layer occupancy (ticks)
system.tol2bus.respLayer84.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer85.occupancy        100378069                       # Layer occupancy (ticks)
system.tol2bus.respLayer85.utilization            6.9                       # Layer utilization (%)
system.tol2bus.respLayer88.occupancy            87703                       # Layer occupancy (ticks)
system.tol2bus.respLayer88.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer89.occupancy        100318327                       # Layer occupancy (ticks)
system.tol2bus.respLayer89.utilization            6.9                       # Layer utilization (%)
system.tol2bus.respLayer92.occupancy            82456                       # Layer occupancy (ticks)
system.tol2bus.respLayer92.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer93.occupancy        100248455                       # Layer occupancy (ticks)
system.tol2bus.respLayer93.utilization            6.9                       # Layer utilization (%)
system.tol2bus.respLayer96.occupancy            81979                       # Layer occupancy (ticks)
system.tol2bus.respLayer96.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer97.occupancy        100344668                       # Layer occupancy (ticks)
system.tol2bus.respLayer97.utilization            6.9                       # Layer utilization (%)
system.tol2bus.respLayer100.occupancy           89205                       # Layer occupancy (ticks)
system.tol2bus.respLayer100.utilization           0.0                       # Layer utilization (%)
system.tol2bus.respLayer101.occupancy       100393881                       # Layer occupancy (ticks)
system.tol2bus.respLayer101.utilization           6.9                       # Layer utilization (%)
system.tol2bus.respLayer104.occupancy           87216                       # Layer occupancy (ticks)
system.tol2bus.respLayer104.utilization           0.0                       # Layer utilization (%)
system.tol2bus.respLayer105.occupancy       100251402                       # Layer occupancy (ticks)
system.tol2bus.respLayer105.utilization           6.9                       # Layer utilization (%)
system.tol2bus.respLayer108.occupancy           87944                       # Layer occupancy (ticks)
system.tol2bus.respLayer108.utilization           0.0                       # Layer utilization (%)
system.tol2bus.respLayer109.occupancy       100224213                       # Layer occupancy (ticks)
system.tol2bus.respLayer109.utilization           6.9                       # Layer utilization (%)
system.tol2bus.respLayer112.occupancy           83982                       # Layer occupancy (ticks)
system.tol2bus.respLayer112.utilization           0.0                       # Layer utilization (%)
system.tol2bus.respLayer113.occupancy       100268627                       # Layer occupancy (ticks)
system.tol2bus.respLayer113.utilization           6.9                       # Layer utilization (%)
system.tol2bus.respLayer116.occupancy           81251                       # Layer occupancy (ticks)
system.tol2bus.respLayer116.utilization           0.0                       # Layer utilization (%)
system.tol2bus.respLayer117.occupancy       100230685                       # Layer occupancy (ticks)
system.tol2bus.respLayer117.utilization           6.9                       # Layer utilization (%)
system.tol2bus.respLayer120.occupancy           88499                       # Layer occupancy (ticks)
system.tol2bus.respLayer120.utilization           0.0                       # Layer utilization (%)
system.tol2bus.respLayer121.occupancy       100228745                       # Layer occupancy (ticks)
system.tol2bus.respLayer121.utilization           6.9                       # Layer utilization (%)
system.tol2bus.respLayer124.occupancy           80000                       # Layer occupancy (ticks)
system.tol2bus.respLayer124.utilization           0.0                       # Layer utilization (%)
system.tol2bus.respLayer125.occupancy       100271389                       # Layer occupancy (ticks)
system.tol2bus.respLayer125.utilization           6.9                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
