//! **************************************************************************
// Written by: Map P.20131013 on Tue Nov 15 19:08:44 2016
//! **************************************************************************

SCHEMATIC START;
CONFIG VCCAUX = "3.3";
NET
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.pc_write_I"
        USELOWSKEWLINES;
COMP "USB_Uart_sin" LOCATE = SITE "R7" LEVEL 1;
COMP "USB_Uart_sout" LOCATE = SITE "T7" LEVEL 1;
COMP "RESET" LOCATE = SITE "V4" LEVEL 1;
COMP "LEDs_4Bits_TRI_O<0>" LOCATE = SITE "P4" LEVEL 1;
COMP "LEDs_4Bits_TRI_O<1>" LOCATE = SITE "L6" LEVEL 1;
COMP "LEDs_4Bits_TRI_O<2>" LOCATE = SITE "F5" LEVEL 1;
COMP "LEDs_4Bits_TRI_O<3>" LOCATE = SITE "C2" LEVEL 1;
COMP "LCD_IO_PIN<0>" LOCATE = SITE "F17" LEVEL 1;
COMP "LCD_IO_PIN<1>" LOCATE = SITE "K12" LEVEL 1;
COMP "LCD_IO_PIN<2>" LOCATE = SITE "K13" LEVEL 1;
COMP "LCD_IO_PIN<3>" LOCATE = SITE "E18" LEVEL 1;
COMP "LCD_IO_PIN<4>" LOCATE = SITE "E16" LEVEL 1;
COMP "LCD_IO_PIN<5>" LOCATE = SITE "G13" LEVEL 1;
COMP "LCD_IO_PIN<6>" LOCATE = SITE "H12" LEVEL 1;
COMP "CLK_66MHZ" LOCATE = SITE "K15" LEVEL 1;
COMP "CDCE913_SDA" LOCATE = SITE "F15" LEVEL 1;
COMP "CDCE913_SCL" LOCATE = SITE "F14" LEVEL 1;
PIN microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_0_pins<28> =
        BEL "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_0"
        PINNAME CLKA;
PIN microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_0_pins<29> =
        BEL "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_0"
        PINNAME CLKB;
PIN microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_1_pins<28> =
        BEL "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_1"
        PINNAME CLKA;
PIN microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_1_pins<29> =
        BEL "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_1"
        PINNAME CLKB;
PIN microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_2_pins<28> =
        BEL "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_2"
        PINNAME CLKA;
PIN microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_2_pins<29> =
        BEL "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_2"
        PINNAME CLKB;
PIN microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_3_pins<28> =
        BEL "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_3"
        PINNAME CLKA;
PIN microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_3_pins<29> =
        BEL "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_3"
        PINNAME CLKB;
PIN microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_4_pins<28> =
        BEL "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_4"
        PINNAME CLKA;
PIN microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_4_pins<29> =
        BEL "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_4"
        PINNAME CLKB;
PIN microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_5_pins<28> =
        BEL "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_5"
        PINNAME CLKA;
PIN microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_5_pins<29> =
        BEL "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_5"
        PINNAME CLKB;
PIN microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_6_pins<28> =
        BEL "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_6"
        PINNAME CLKA;
PIN microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_6_pins<29> =
        BEL "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_6"
        PINNAME CLKB;
PIN microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_7_pins<28> =
        BEL "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_7"
        PINNAME CLKA;
PIN microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_7_pins<29> =
        BEL "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_7"
        PINNAME CLKB;
PIN microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_8_pins<28> =
        BEL "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_8"
        PINNAME CLKA;
PIN microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_8_pins<29> =
        BEL "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_8"
        PINNAME CLKB;
PIN microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_9_pins<28> =
        BEL "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_9"
        PINNAME CLKA;
PIN microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_9_pins<29> =
        BEL "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_9"
        PINNAME CLKB;
PIN microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_10_pins<28> =
        BEL "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_10"
        PINNAME CLKA;
PIN microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_10_pins<29> =
        BEL "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_10"
        PINNAME CLKB;
PIN microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_11_pins<28> =
        BEL "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_11"
        PINNAME CLKA;
PIN microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_11_pins<29> =
        BEL "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_11"
        PINNAME CLKB;
PIN microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_12_pins<28> =
        BEL "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_12"
        PINNAME CLKA;
PIN microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_12_pins<29> =
        BEL "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_12"
        PINNAME CLKB;
PIN microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_13_pins<28> =
        BEL "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_13"
        PINNAME CLKA;
PIN microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_13_pins<29> =
        BEL "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_13"
        PINNAME CLKB;
PIN microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_14_pins<28> =
        BEL "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_14"
        PINNAME CLKA;
PIN microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_14_pins<29> =
        BEL "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_14"
        PINNAME CLKB;
PIN microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_15_pins<28> =
        BEL "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_15"
        PINNAME CLKA;
PIN microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_15_pins<29> =
        BEL "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_15"
        PINNAME CLKB;
PIN microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_16_pins<28> =
        BEL "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_16"
        PINNAME CLKA;
PIN microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_16_pins<29> =
        BEL "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_16"
        PINNAME CLKB;
PIN microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_17_pins<28> =
        BEL "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_17"
        PINNAME CLKA;
PIN microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_17_pins<29> =
        BEL "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_17"
        PINNAME CLKB;
PIN microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_18_pins<28> =
        BEL "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_18"
        PINNAME CLKA;
PIN microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_18_pins<29> =
        BEL "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_18"
        PINNAME CLKB;
PIN microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_19_pins<28> =
        BEL "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_19"
        PINNAME CLKA;
PIN microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_19_pins<29> =
        BEL "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_19"
        PINNAME CLKB;
PIN microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_20_pins<28> =
        BEL "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_20"
        PINNAME CLKA;
PIN microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_20_pins<29> =
        BEL "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_20"
        PINNAME CLKB;
PIN microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_21_pins<28> =
        BEL "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_21"
        PINNAME CLKA;
PIN microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_21_pins<29> =
        BEL "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_21"
        PINNAME CLKB;
PIN microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_22_pins<28> =
        BEL "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_22"
        PINNAME CLKA;
PIN microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_22_pins<29> =
        BEL "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_22"
        PINNAME CLKB;
PIN microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_23_pins<28> =
        BEL "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_23"
        PINNAME CLKA;
PIN microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_23_pins<29> =
        BEL "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_23"
        PINNAME CLKB;
PIN microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_24_pins<28> =
        BEL "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_24"
        PINNAME CLKA;
PIN microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_24_pins<29> =
        BEL "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_24"
        PINNAME CLKB;
PIN microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_25_pins<28> =
        BEL "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_25"
        PINNAME CLKA;
PIN microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_25_pins<29> =
        BEL "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_25"
        PINNAME CLKB;
PIN microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_26_pins<28> =
        BEL "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_26"
        PINNAME CLKA;
PIN microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_26_pins<29> =
        BEL "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_26"
        PINNAME CLKB;
PIN microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_27_pins<28> =
        BEL "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_27"
        PINNAME CLKA;
PIN microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_27_pins<29> =
        BEL "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_27"
        PINNAME CLKB;
PIN microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_28_pins<28> =
        BEL "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_28"
        PINNAME CLKA;
PIN microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_28_pins<29> =
        BEL "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_28"
        PINNAME CLKB;
PIN microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_29_pins<28> =
        BEL "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_29"
        PINNAME CLKA;
PIN microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_29_pins<29> =
        BEL "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_29"
        PINNAME CLKB;
PIN microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_30_pins<28> =
        BEL "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_30"
        PINNAME CLKA;
PIN microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_30_pins<29> =
        BEL "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_30"
        PINNAME CLKB;
PIN microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_31_pins<28> =
        BEL "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_31"
        PINNAME CLKA;
PIN microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_31_pins<29> =
        BEL "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_31"
        PINNAME CLKB;
PIN
        microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/mul_unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48A.Normal_in_fabric.DSP48A_I1_pins<92>
        = BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/mul_unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48A.Normal_in_fabric.DSP48A_I1"
        PINNAME CLK;
PIN
        microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/mul_unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2/Using_DSP48A.Need_to_shift_P_in_fabric.DSP48A_I1_pins<92>
        = BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/mul_unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2/Using_DSP48A.Need_to_shift_P_in_fabric.DSP48A_I1"
        PINNAME CLK;
PIN
        microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/mul_unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I3/Using_DSP48A.Normal_in_fabric.DSP48A_I1_pins<92>
        = BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/mul_unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I3/Using_DSP48A.Normal_in_fabric.DSP48A_I1"
        PINNAME CLK;
TIMEGRP clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 = PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_0_pins<28>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_0_pins<29>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_1_pins<28>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_1_pins<29>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_2_pins<28>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_2_pins<29>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_3_pins<28>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_3_pins<29>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_4_pins<28>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_4_pins<29>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_5_pins<28>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_5_pins<29>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_6_pins<28>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_6_pins<29>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_7_pins<28>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_7_pins<29>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_8_pins<28>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_8_pins<29>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_9_pins<28>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_9_pins<29>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_10_pins<28>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_10_pins<29>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_11_pins<28>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_11_pins<29>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_12_pins<28>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_12_pins<29>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_13_pins<28>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_13_pins<29>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_14_pins<28>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_14_pins<29>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_15_pins<28>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_15_pins<29>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_16_pins<28>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_16_pins<29>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_17_pins<28>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_17_pins<29>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_18_pins<28>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_18_pins<29>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_19_pins<28>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_19_pins<29>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_20_pins<28>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_20_pins<29>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_21_pins<28>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_21_pins<29>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_22_pins<28>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_22_pins<29>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_23_pins<28>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_23_pins<29>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_24_pins<28>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_24_pins<29>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_25_pins<28>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_25_pins<29>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_26_pins<28>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_26_pins<29>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_27_pins<28>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_27_pins<29>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_28_pins<28>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_28_pins<29>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_29_pins<28>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_29_pins<29>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_30_pins<28>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_30_pins<29>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_31_pins<28>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_31_pins<29>"
        BEL
        "USB_Uart/USB_Uart/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_15"
        BEL
        "USB_Uart/USB_Uart/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/Mshreg_INFERRED_GEN.data_15"
        BEL
        "USB_Uart/USB_Uart/UARTLITE_CORE_I/UARTLITE_TX_I/MID_START_BIT_SRL16_I/INFERRED_GEN.data_15"
        BEL
        "USB_Uart/USB_Uart/UARTLITE_CORE_I/UARTLITE_TX_I/MID_START_BIT_SRL16_I/Mshreg_INFERRED_GEN.data_15"
        BEL "USB_Uart/USB_Uart/UARTLITE_CORE_I/BAUD_RATE_I/count_4" BEL
        "USB_Uart/USB_Uart/UARTLITE_CORE_I/BAUD_RATE_I/count_2" BEL
        "USB_Uart/USB_Uart/UARTLITE_CORE_I/BAUD_RATE_I/count_5" BEL
        "USB_Uart/USB_Uart/UARTLITE_CORE_I/BAUD_RATE_I/count_6" BEL
        "USB_Uart/USB_Uart/UARTLITE_CORE_I/BAUD_RATE_I/count_8" BEL
        "USB_Uart/USB_Uart/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1"
        BEL "USB_Uart/USB_Uart/UARTLITE_CORE_I/BAUD_RATE_I/count_0" BEL
        "USB_Uart/USB_Uart/UARTLITE_CORE_I/UARTLITE_RX_I/stop_Bit_Position"
        BEL "USB_Uart/USB_Uart/UARTLITE_CORE_I/UARTLITE_TX_I/tx_Data_Enable"
        BEL "USB_Uart/USB_Uart/UARTLITE_CORE_I/status_reg_2" BEL
        "USB_Uart/USB_Uart/UARTLITE_CORE_I/UARTLITE_TX_I/tx_Start" BEL
        "USB_Uart/USB_Uart/UARTLITE_CORE_I/UARTLITE_TX_I/tx_DataBits" BEL
        "USB_Uart/USB_Uart/UARTLITE_CORE_I/UARTLITE_TX_I/fifo_Read" BEL
        "USB_Uart/USB_Uart/UARTLITE_CORE_I/Interrupt" BEL
        "USB_Uart/USB_Uart/UARTLITE_CORE_I/tx_Buffer_Empty_Pre" BEL
        "USB_Uart/USB_Uart/UARTLITE_CORE_I/rx_Data_Present_Pre" BEL
        "USB_Uart/USB_Uart/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg"
        BEL "USB_Uart/USB_Uart/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst" BEL
        "USB_Uart/USB_Uart/UARTLITE_CORE_I/enable_interrupts" BEL
        "USB_Uart/USB_Uart/UARTLITE_CORE_I/UARTLITE_RX_I/running" BEL
        "USB_Uart/USB_Uart/UARTLITE_CORE_I/UARTLITE_RX_I/valid_rx" BEL
        "USB_Uart/USB_Uart/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din_1" BEL
        "USB_Uart/USB_Uart/UARTLITE_CORE_I/UARTLITE_RX_I/frame_err_ocrd" BEL
        "USB_Uart/USB_Uart/UARTLITE_CORE_I/reset_TX_FIFO" BEL
        "USB_Uart/USB_Uart/UARTLITE_CORE_I/reset_RX_FIFO" BEL
        "USB_Uart/USB_Uart/UARTLITE_CORE_I/status_reg_1" BEL
        "USB_Uart/USB_Uart/UARTLITE_CORE_I/BAUD_RATE_I/count_1" BEL
        "USB_Uart/USB_Uart/UARTLITE_CORE_I/BAUD_RATE_I/count_3" BEL
        "USB_Uart/USB_Uart/UARTLITE_CORE_I/BAUD_RATE_I/count_7" BEL
        "USB_Uart/USB_Uart/UARTLITE_CORE_I/BAUD_RATE_I/count_9" BEL
        "USB_Uart/USB_Uart/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i"
        BEL
        "USB_Uart/USB_Uart/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i"
        BEL
        "USB_Uart/USB_Uart/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data<0>_0"
        BEL "USB_Uart/USB_Uart/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_Write" BEL
        "USB_Uart/USB_Uart/UARTLITE_CORE_I/UARTLITE_RX_I/RX_D1" BEL
        "USB_Uart/USB_Uart/UARTLITE_CORE_I/UARTLITE_RX_I/start_Edge_Detected"
        BEL "USB_Uart/USB_Uart/UARTLITE_CORE_I/UARTLITE_RX_I/RX_D2" BEL
        "USB_Uart/USB_Uart/UARTLITE_CORE_I/UARTLITE_RX_I/rx_1" BEL
        "USB_Uart/USB_Uart/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din_2" BEL
        "USB_Uart/USB_Uart/UARTLITE_CORE_I/UARTLITE_RX_I/rx_2" BEL
        "USB_Uart/USB_Uart/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din_3" BEL
        "USB_Uart/USB_Uart/UARTLITE_CORE_I/UARTLITE_RX_I/rx_3" BEL
        "USB_Uart/USB_Uart/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din_4" BEL
        "USB_Uart/USB_Uart/UARTLITE_CORE_I/UARTLITE_RX_I/rx_4" BEL
        "USB_Uart/USB_Uart/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din_5" BEL
        "USB_Uart/USB_Uart/UARTLITE_CORE_I/UARTLITE_RX_I/rx_5" BEL
        "USB_Uart/USB_Uart/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din_6" BEL
        "USB_Uart/USB_Uart/UARTLITE_CORE_I/UARTLITE_RX_I/rx_6" BEL
        "USB_Uart/USB_Uart/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din_7" BEL
        "USB_Uart/USB_Uart/UARTLITE_CORE_I/UARTLITE_RX_I/rx_7" BEL
        "USB_Uart/USB_Uart/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din_8" BEL
        "USB_Uart/USB_Uart/UARTLITE_CORE_I/UARTLITE_RX_I/rx_8" BEL
        "USB_Uart/USB_Uart/UARTLITE_CORE_I/UARTLITE_RX_I/rx_9" BEL
        "USB_Uart/USB_Uart/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/FIFO_Full"
        BEL
        "USB_Uart/USB_Uart/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_0_0"
        BEL
        "USB_Uart/USB_Uart/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_1_0"
        BEL
        "USB_Uart/USB_Uart/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_2_0"
        BEL
        "USB_Uart/USB_Uart/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_3_0"
        BEL
        "USB_Uart/USB_Uart/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_4_0"
        BEL
        "USB_Uart/USB_Uart/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_5_0"
        BEL
        "USB_Uart/USB_Uart/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_6_0"
        BEL
        "USB_Uart/USB_Uart/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_7_0"
        BEL
        "USB_Uart/USB_Uart/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I"
        BEL
        "USB_Uart/USB_Uart/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I"
        BEL
        "USB_Uart/USB_Uart/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I"
        BEL
        "USB_Uart/USB_Uart/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[3].FDS_I"
        BEL
        "USB_Uart/USB_Uart/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].FDS_I"
        BEL
        "USB_Uart/USB_Uart/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].FDS_I"
        BEL
        "USB_Uart/USB_Uart/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[3].FDS_I"
        BEL
        "USB_Uart/USB_Uart/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I"
        BEL
        "USB_Uart/USB_Uart/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I"
        BEL
        "USB_Uart/USB_Uart/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I"
        BEL
        "USB_Uart/USB_Uart/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_7_0"
        BEL
        "USB_Uart/USB_Uart/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_6_0"
        BEL
        "USB_Uart/USB_Uart/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_5_0"
        BEL
        "USB_Uart/USB_Uart/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_4_0"
        BEL
        "USB_Uart/USB_Uart/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_3_0"
        BEL
        "USB_Uart/USB_Uart/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_2_0"
        BEL
        "USB_Uart/USB_Uart/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_1_0"
        BEL
        "USB_Uart/USB_Uart/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_0_0"
        BEL
        "USB_Uart/USB_Uart/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/FIFO_Full"
        BEL "USB_Uart/USB_Uart/UARTLITE_CORE_I/UARTLITE_TX_I/TX" BEL
        "USB_Uart/USB_Uart/UARTLITE_CORE_I/UARTLITE_TX_I/serial_Data" BEL
        "USB_Uart/USB_Uart/UARTLITE_CORE_I/UARTLITE_TX_I/mux_sel_2" BEL
        "USB_Uart/USB_Uart/UARTLITE_CORE_I/UARTLITE_TX_I/mux_sel_1" BEL
        "USB_Uart/USB_Uart/UARTLITE_CORE_I/UARTLITE_TX_I/mux_sel_0" BEL
        "USB_Uart/USB_Uart/UARTLITE_CORE_I/clr_Status" BEL
        "USB_Uart/USB_Uart/UARTLITE_CORE_I/BAUD_RATE_I/EN_16x_Baud" BEL
        "USB_Uart/USB_Uart/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1"
        BEL
        "USB_Uart/USB_Uart/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_0"
        BEL
        "USB_Uart/USB_Uart/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2"
        BEL
        "USB_Uart/USB_Uart/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_3"
        BEL
        "USB_Uart/USB_Uart/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_0"
        BEL
        "USB_Uart/USB_Uart/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_1"
        BEL
        "USB_Uart/USB_Uart/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_2"
        BEL
        "USB_Uart/USB_Uart/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_3"
        BEL
        "USB_Uart/USB_Uart/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_4"
        BEL
        "USB_Uart/USB_Uart/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_5"
        BEL
        "USB_Uart/USB_Uart/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_6"
        BEL
        "USB_Uart/USB_Uart/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_7"
        BEL
        "USB_Uart/USB_Uart/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2"
        BEL
        "USB_Uart/USB_Uart/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1"
        BEL "proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/asr_lpf_0" BEL
        "proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/Mshreg_asr_lpf_0" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/from_sys" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/Core" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/seq_cnt_en" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/bsr" BEL
        "proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/lpf_asr" BEL
        "proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/lpf_exr" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/q_int_0" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/q_int_1" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/q_int_2" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/q_int_3" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/q_int_4" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/q_int_5" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/core_dec_0" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/core_dec_1" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/core_dec_2" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/bsr_dec_0" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/bsr_dec_2" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/seq_clr" BEL
        "proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/exr_d1" BEL
        "proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/lpf_int" BEL
        "proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/exr_lpf_0" BEL
        "proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/exr_lpf_1" BEL
        "proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/asr_lpf_1" BEL
        "proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/exr_lpf_2" BEL
        "proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/asr_lpf_2" BEL
        "proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/exr_lpf_3" BEL
        "proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/asr_lpf_3" BEL
        "proc_sys_reset_0/proc_sys_reset_0/Interconnect_aresetn_0" BEL
        "proc_sys_reset_0/proc_sys_reset_0/MB_Reset" BEL
        "proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0" BEL
        "proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/POR_SRL_I/SRL16E" BEL
        "clock_generator_0/clock_generator_0/PLL0_CLKOUT0_BUFG_INST" BEL
        "microblaze_0_ilmb/microblaze_0_ilmb/POR_FF_I" BEL
        "microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I" BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_3"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_3"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_enc_0_2"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_2_1"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_2"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_2"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_enc_0_1"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_1"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_0"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_0"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_1"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_2"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/s_axi_arready_i"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/s_axi_rlast_i"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[6].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/busy"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[6].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_active"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[6].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_active"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[5].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/busy"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[5].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_active"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[5].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_active"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[4].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/busy"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[4].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_active"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[4].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_active"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[3].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/busy"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[3].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_active"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[3].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_active"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[2].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/busy"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[2].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_active"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[2].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_active"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/busy"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_active"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_active"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/busy"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_active"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_active"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/s_axi_awready_i"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/s_axi_wready_i"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/s_axi_bvalid_i"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/write_cs_FSM_FFd2"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/write_cs_FSM_FFd1"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/s_ready_i_0"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_1"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_2"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_3"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_4"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_5"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_6"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_7"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_8"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_9"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_17"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_18"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_19"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_20"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_21"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_22"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_23"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_24"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_25"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_26"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_27"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_28"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_29"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_30"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_31"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_32"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/s_arvalid_reg_0"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/s_awvalid_reg_0"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/reset"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_1"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_2"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_3"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_4"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_5"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_6"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_7"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_enc_0"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_enc_1"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_enc_2"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[6].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d_1"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[5].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d_1"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[4].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d_1"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[3].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d_1"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[2].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d_1"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d_1"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d_1"
        BEL
        "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0"
        BEL
        "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1"
        BEL
        "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2"
        BEL
        "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_pipe_0"
        BEL
        "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_pipe_1"
        BEL
        "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_pipe_2"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[6].clock_conv_inst/m_axi_reset_out_n_i"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/m_axi_reset_out_n_i"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/m_axi_reset_out_n_i"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/m_axi_reset_out_n_i"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/m_axi_reset_out_n_i"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/m_axi_reset_out_n_i"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_reset_out_n_i"
        BEL
        "axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/reset"
        BEL
        "axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[1].register_slice_inst/reset"
        BEL
        "axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[2].register_slice_inst/reset"
        BEL
        "axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[3].register_slice_inst/reset"
        BEL
        "axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_inst/reset"
        BEL
        "axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[5].register_slice_inst/reset"
        BEL
        "axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[6].register_slice_inst/reset"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/ex_Valid_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/Trace_Delay_Slot_early"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/take_Intr_2nd_Phase"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/sleep_i"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/inHibit_EX"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/normal_stop_cmd_i"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/force_stop_cmd_i"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/start_single_cmd"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/continue_from_brk"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/read_register_MSR"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/read_register_PC"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/if_debug_ready_i"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/take_intr"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/swx_ready"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/single_Step_N"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/dbg_hit_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/using_Imm"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/ex_Valid"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/mbar_hold_I"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_stop_Detected"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Using_FPGA.Stop_CPU_FDRSE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Using_FPGA.Dbg_Inhibit_EX_FDRSE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Using_FPGA.Stop_Instr_Fetch_FDRSE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_AXI.DAXI_Interface_I1/active_access"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_AXI.DAXI_Interface_I1/M_AXI_DP_AWVALID_i"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_AXI.DAXI_Interface_I1/M_AXI_DP_WVALID_i"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_AXI.DAXI_Interface_I1/M_AXI_DP_ARVALID_i"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/iFetch_In_Progress"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/reservation"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/missed_IFetch"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/nonvalid_IFetch_n"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/mbar_sleep"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/doublet_Read_i"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/quadlet_Read_i"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/Sign_Extend"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/write_Carry_I"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/write_Reg"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Force_Val2_FDRSE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Ext_NM_BRK_FDRSE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/MSR_Reg_I/Using_FPGA.MSR_Bits[30].Using_MSR_Reg_Bit.MSR_Reg_Bit_I/MSR_I"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/MSR_Reg_I/Using_FPGA.MSR_Bits[29].Using_MSR_Reg_Bit.MSR_Reg_Bit_I/MSR_I"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/MSR_Reg_I/Using_FPGA.MSR_Bits[28].Using_MSR_Reg_Bit.MSR_Reg_Bit_I/MSR_I"
        BEL "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.mem_access" BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/running_clock"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/register_write"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.normal_stop_cmd_hold"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.force_stop_cmd_hold"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/dbg_brki_hit"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/wb_read_imm_reg_1_i"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Full_32_bit"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/new_dbg_instr_shifting_CLK"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/read_register_PC_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/read_register_MSR_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/start_dbg_exec"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Full_32_bit_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Detect_Commands.sample_6"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Detect_Commands.sample_5"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Detect_Commands.sample_4"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Detect_Commands.sample_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Detect_Commands.sample_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Detect_Commands.sample_11"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Detect_Commands.sample_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Detect_Commands.sample_1_6"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Detect_Commands.sample_1_5"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Detect_Commands.sample_1_4"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Detect_Commands.sample_1_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Detect_Commands.sample_1_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Detect_Commands.sample_1_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Detect_Commands.sample_1_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_32"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_31"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_30"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_29"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_28"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_27"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_26"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_25"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_24"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_23"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_22"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_21"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_20"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_19"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_18"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_17"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_16"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_15"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_14"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_13"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_12"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_11"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_10"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_9"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_8"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_7"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_6"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_5"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_4"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_31"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_30"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_29"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_28"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_27"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_26"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_25"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_24"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_23"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_22"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_21"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_20"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_19"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_18"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_17"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_16"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_15"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_14"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_13"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_12"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_11"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_10"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_9"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_8"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_7"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_6"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_5"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_4"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_AXI.DAXI_Interface_I1/M_AXI_DP_ARADDR_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_AXI.DAXI_Interface_I1/M_AXI_DP_ARADDR_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_AXI.DAXI_Interface_I1/M_AXI_DP_ARADDR_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_AXI.DAXI_Interface_I1/M_AXI_DP_ARADDR_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_AXI.DAXI_Interface_I1/M_AXI_DP_ARADDR_4"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_AXI.DAXI_Interface_I1/M_AXI_DP_ARADDR_5"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_AXI.DAXI_Interface_I1/M_AXI_DP_ARADDR_6"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_AXI.DAXI_Interface_I1/M_AXI_DP_ARADDR_7"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_AXI.DAXI_Interface_I1/M_AXI_DP_ARADDR_8"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_AXI.DAXI_Interface_I1/M_AXI_DP_ARADDR_16"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_AXI.DAXI_Interface_I1/M_AXI_DP_ARADDR_17"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_AXI.DAXI_Interface_I1/M_AXI_DP_ARADDR_18"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_AXI.DAXI_Interface_I1/M_AXI_DP_ARADDR_19"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_AXI.DAXI_Interface_I1/M_AXI_DP_ARADDR_20"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_AXI.DAXI_Interface_I1/M_AXI_DP_ARADDR_21"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_AXI.DAXI_Interface_I1/M_AXI_DP_ARADDR_22"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_AXI.DAXI_Interface_I1/M_AXI_DP_ARADDR_23"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_AXI.DAXI_Interface_I1/M_AXI_DP_ARADDR_24"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_AXI.DAXI_Interface_I1/M_AXI_DP_ARADDR_25"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_AXI.DAXI_Interface_I1/M_AXI_DP_ARADDR_26"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_AXI.DAXI_Interface_I1/M_AXI_DP_ARADDR_27"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_AXI.DAXI_Interface_I1/M_AXI_DP_ARADDR_28"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_AXI.DAXI_Interface_I1/M_AXI_DP_ARADDR_29"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_AXI.DAXI_Interface_I1/M_AXI_DP_ARADDR_30"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_AXI.DAXI_Interface_I1/M_AXI_DP_ARADDR_31"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_AXI.DAXI_Interface_I1/M_AXI_DP_WDATA_i_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_AXI.DAXI_Interface_I1/M_AXI_DP_WDATA_i_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_AXI.DAXI_Interface_I1/M_AXI_DP_WDATA_i_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_AXI.DAXI_Interface_I1/M_AXI_DP_WDATA_i_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_AXI.DAXI_Interface_I1/M_AXI_DP_WDATA_i_4"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_AXI.DAXI_Interface_I1/M_AXI_DP_WDATA_i_5"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_AXI.DAXI_Interface_I1/M_AXI_DP_WDATA_i_6"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_AXI.DAXI_Interface_I1/M_AXI_DP_WDATA_i_7"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_AXI.DAXI_Interface_I1/M_AXI_DP_WDATA_i_8"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_AXI.DAXI_Interface_I1/M_AXI_DP_WDATA_i_9"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_AXI.DAXI_Interface_I1/M_AXI_DP_WDATA_i_10"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_AXI.DAXI_Interface_I1/M_AXI_DP_WDATA_i_11"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_AXI.DAXI_Interface_I1/M_AXI_DP_WDATA_i_12"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_AXI.DAXI_Interface_I1/M_AXI_DP_WDATA_i_13"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_AXI.DAXI_Interface_I1/M_AXI_DP_WDATA_i_14"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_AXI.DAXI_Interface_I1/M_AXI_DP_WDATA_i_15"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_AXI.DAXI_Interface_I1/M_AXI_DP_WDATA_i_16"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_AXI.DAXI_Interface_I1/M_AXI_DP_WDATA_i_17"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_AXI.DAXI_Interface_I1/M_AXI_DP_WDATA_i_18"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_AXI.DAXI_Interface_I1/M_AXI_DP_WDATA_i_19"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_AXI.DAXI_Interface_I1/M_AXI_DP_WDATA_i_20"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_AXI.DAXI_Interface_I1/M_AXI_DP_WDATA_i_21"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_AXI.DAXI_Interface_I1/M_AXI_DP_WDATA_i_22"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_AXI.DAXI_Interface_I1/M_AXI_DP_WDATA_i_23"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_AXI.DAXI_Interface_I1/M_AXI_DP_WDATA_i_24"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_AXI.DAXI_Interface_I1/M_AXI_DP_WDATA_i_25"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_AXI.DAXI_Interface_I1/M_AXI_DP_WDATA_i_26"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_AXI.DAXI_Interface_I1/M_AXI_DP_WDATA_i_27"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_AXI.DAXI_Interface_I1/M_AXI_DP_WDATA_i_28"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_AXI.DAXI_Interface_I1/M_AXI_DP_WDATA_i_29"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_AXI.DAXI_Interface_I1/M_AXI_DP_WDATA_i_30"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_AXI.DAXI_Interface_I1/M_AXI_DP_WDATA_i_31"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_AXI.DAXI_Interface_I1/mem_access_completed"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_AXI.DAXI_Interface_I1/active_access_d1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[1].FDS_I"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[2].FDS_I"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[3].FDS_I"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.of_valid_FDR_I"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[31].SRL16E_I/Use_unisim.MB_SRL16E_I1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[30].SRL16E_I/Use_unisim.MB_SRL16E_I1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[29].SRL16E_I/Use_unisim.MB_SRL16E_I1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[28].SRL16E_I/Use_unisim.MB_SRL16E_I1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[27].SRL16E_I/Use_unisim.MB_SRL16E_I1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[26].SRL16E_I/Use_unisim.MB_SRL16E_I1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[25].SRL16E_I/Use_unisim.MB_SRL16E_I1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[24].SRL16E_I/Use_unisim.MB_SRL16E_I1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[23].SRL16E_I/Use_unisim.MB_SRL16E_I1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[22].SRL16E_I/Use_unisim.MB_SRL16E_I1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[21].SRL16E_I/Use_unisim.MB_SRL16E_I1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[20].SRL16E_I/Use_unisim.MB_SRL16E_I1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[19].SRL16E_I/Use_unisim.MB_SRL16E_I1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[18].SRL16E_I/Use_unisim.MB_SRL16E_I1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[17].SRL16E_I/Use_unisim.MB_SRL16E_I1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[16].SRL16E_I/Use_unisim.MB_SRL16E_I1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[15].SRL16E_I/Use_unisim.MB_SRL16E_I1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[14].SRL16E_I/Use_unisim.MB_SRL16E_I1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[13].SRL16E_I/Use_unisim.MB_SRL16E_I1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[12].SRL16E_I/Use_unisim.MB_SRL16E_I1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[11].SRL16E_I/Use_unisim.MB_SRL16E_I1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[10].SRL16E_I/Use_unisim.MB_SRL16E_I1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[9].SRL16E_I/Use_unisim.MB_SRL16E_I1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[8].SRL16E_I/Use_unisim.MB_SRL16E_I1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[7].SRL16E_I/Use_unisim.MB_SRL16E_I1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[6].SRL16E_I/Use_unisim.MB_SRL16E_I1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[5].SRL16E_I/Use_unisim.MB_SRL16E_I1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[4].SRL16E_I/Use_unisim.MB_SRL16E_I1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[3].SRL16E_I/Use_unisim.MB_SRL16E_I1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[2].SRL16E_I/Use_unisim.MB_SRL16E_I1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[1].SRL16E_I/Use_unisim.MB_SRL16E_I1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[0].SRL16E_I/Use_unisim.MB_SRL16E_I1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/reset_delay"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/mul_Executing"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/break_Pipe_i"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/take_Break"
        BEL "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/d_AS_I"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/take_NM_Break"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/Mul_Handling.mul_first"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/Mul_Handling.mbar_first"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/EX_First_Cycle"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/Reverse_Mem_Access"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/ex_not_mul_op_i"
        BEL "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/byte_i"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/doublet_i"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/SWAP_BYTE_Instr"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/mbar_decode_I"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PCMP_Instr"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/CLZ_Instr"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/Select_Logic"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/jump2_I"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/write_MSR_I"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/mtsmsr_write_i"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/set_BIP_I"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/Dbg_Clean_Stop"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/load_Store_i"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/is_lwx_I"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/is_swx_I"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/ex_Valid_1st_cycle"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/Not_Barrel_Op"
        BEL "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/Sext8"
        BEL "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/Sext16"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/SWAP_Instr"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/select_ALU_Carry"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/MSRxxx_Instr_i"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/take_Break_2nd_cycle"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/FPU_Op_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/FPU_Cond_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/FPU_Cond_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/mbar_is_sleep"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/Logic_Oper_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/Logic_Oper_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/Left_Shift"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/writing"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/Unsigned_Op"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/enable_Interrupts_I"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I_4"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/Result_Sel_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/Result_Sel_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/Compare_Instr"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/MSRclr_Instr_i"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/msrxxx_carry"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/msrxxx_write_carry"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/reset_BIP_I"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/Shift_Carry_In"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.ALU_OP0_FDRE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.ALU_OP1_FDRE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.ALU_Carry_FDRE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Force1_FDRE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Force2_FDRE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Force_Val1_FDRE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Use_Reg_Neg_S_FDRE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Use_Reg_Neg_DI_FDRE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Reg_Test_Equal_FDSE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Reg_Test_Equal_N_FDRE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/mul_unit_I/WB_Mul_Result_16"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/mul_unit_I/WB_Mul_Result_17"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/mul_unit_I/WB_Mul_Result_20"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/mul_unit_I/WB_Mul_Result_18"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/mul_unit_I/WB_Mul_Result_19"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/mul_unit_I/WB_Mul_Result_21"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/mul_unit_I/WB_Mul_Result_22"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/mul_unit_I/WB_Mul_Result_25"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/mul_unit_I/WB_Mul_Result_23"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/mul_unit_I/WB_Mul_Result_24"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/mul_unit_I/WB_Mul_Result_26"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/mul_unit_I/WB_Mul_Result_27"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/mul_unit_I/WB_Mul_Result_30"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/mul_unit_I/WB_Mul_Result_28"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/mul_unit_I/WB_Mul_Result_29"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/mul_unit_I/WB_Mul_Result_31"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/mul_unit_I/WB_Mul_Result_15"
        PIN
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/mul_unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48A.Normal_in_fabric.DSP48A_I1_pins<92>"
        PIN
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/mul_unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2/Using_DSP48A.Need_to_shift_P_in_fabric.DSP48A_I1_pins<92>"
        PIN
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/mul_unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I3/Using_DSP48A.Normal_in_fabric.DSP48A_I1_pins<92>"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/void_bit16_15"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/C_31"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/C_30"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/C_29"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/C_28"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/C_27"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/C_26"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/C_25"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/C_24"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/C_23"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/C_22"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/C_21"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/C_20"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/C_19"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/C_18"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/C_17"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/C_16"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/C_15"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/C_14"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/C_13"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/C_12"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/C_11"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/C_10"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/C_9"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/C_8"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/C_7"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/C_6"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/C_5"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/C_4"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/C_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/C_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/C_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/C_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[30].PC_Bit_I/PC_EX_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[30].PC_Bit_I/Reset_DFF.PC_IF_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[31].PC_Bit_I/PC_EX_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[31].PC_Bit_I/Reset_DFF.PC_IF_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[0].PC_Bit_I/PC_EX_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[0].PC_Bit_I/Set_DFF.PC_IF_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[1].PC_Bit_I/PC_EX_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[1].PC_Bit_I/Set_DFF.PC_IF_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[2].PC_Bit_I/PC_EX_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[2].PC_Bit_I/Set_DFF.PC_IF_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[3].PC_Bit_I/PC_EX_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[3].PC_Bit_I/Set_DFF.PC_IF_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[4].PC_Bit_I/PC_EX_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[4].PC_Bit_I/Set_DFF.PC_IF_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[5].PC_Bit_I/PC_EX_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[5].PC_Bit_I/Set_DFF.PC_IF_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[6].PC_Bit_I/PC_EX_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[6].PC_Bit_I/Set_DFF.PC_IF_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[7].PC_Bit_I/PC_EX_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[7].PC_Bit_I/Set_DFF.PC_IF_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[8].PC_Bit_I/PC_EX_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[8].PC_Bit_I/Set_DFF.PC_IF_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[9].PC_Bit_I/PC_EX_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[9].PC_Bit_I/Set_DFF.PC_IF_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[10].PC_Bit_I/PC_EX_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[10].PC_Bit_I/Set_DFF.PC_IF_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[11].PC_Bit_I/PC_EX_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[11].PC_Bit_I/Set_DFF.PC_IF_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[12].PC_Bit_I/PC_EX_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[12].PC_Bit_I/Set_DFF.PC_IF_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[13].PC_Bit_I/PC_EX_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[13].PC_Bit_I/Set_DFF.PC_IF_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[14].PC_Bit_I/PC_EX_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[14].PC_Bit_I/Set_DFF.PC_IF_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[15].PC_Bit_I/PC_EX_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[15].PC_Bit_I/Set_DFF.PC_IF_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[16].PC_Bit_I/PC_EX_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[16].PC_Bit_I/Set_DFF.PC_IF_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[17].PC_Bit_I/PC_EX_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[17].PC_Bit_I/Set_DFF.PC_IF_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[18].PC_Bit_I/PC_EX_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[18].PC_Bit_I/Set_DFF.PC_IF_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[19].PC_Bit_I/PC_EX_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[19].PC_Bit_I/Set_DFF.PC_IF_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[20].PC_Bit_I/PC_EX_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[20].PC_Bit_I/Set_DFF.PC_IF_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[21].PC_Bit_I/PC_EX_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[21].PC_Bit_I/Set_DFF.PC_IF_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[22].PC_Bit_I/PC_EX_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[22].PC_Bit_I/Set_DFF.PC_IF_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[23].PC_Bit_I/PC_EX_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[23].PC_Bit_I/Set_DFF.PC_IF_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[24].PC_Bit_I/PC_EX_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[24].PC_Bit_I/Set_DFF.PC_IF_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[25].PC_Bit_I/PC_EX_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[25].PC_Bit_I/Set_DFF.PC_IF_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[26].PC_Bit_I/PC_EX_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[26].PC_Bit_I/Set_DFF.PC_IF_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[27].PC_Bit_I/PC_EX_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[27].PC_Bit_I/Set_DFF.PC_IF_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[28].PC_Bit_I/PC_EX_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[28].PC_Bit_I/Set_DFF.PC_IF_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[29].PC_Bit_I/PC_EX_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[29].PC_Bit_I/Set_DFF.PC_IF_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[31].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[30].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[0].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[1].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[2].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[3].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[4].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[5].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[6].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[7].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[8].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[9].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[10].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[11].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[12].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[13].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[14].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[15].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[16].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[17].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[18].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[19].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[20].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[21].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[22].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[23].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[24].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[25].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[26].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[27].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[28].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[29].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[0].Result_Mux_Bit_I/EX_Result_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[1].Result_Mux_Bit_I/EX_Result_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[2].Result_Mux_Bit_I/EX_Result_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[3].Result_Mux_Bit_I/EX_Result_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[4].Result_Mux_Bit_I/EX_Result_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[5].Result_Mux_Bit_I/EX_Result_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[6].Result_Mux_Bit_I/EX_Result_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[7].Result_Mux_Bit_I/EX_Result_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[8].Result_Mux_Bit_I/EX_Result_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[9].Result_Mux_Bit_I/EX_Result_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[10].Result_Mux_Bit_I/EX_Result_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[11].Result_Mux_Bit_I/EX_Result_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[12].Result_Mux_Bit_I/EX_Result_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[13].Result_Mux_Bit_I/EX_Result_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[14].Result_Mux_Bit_I/EX_Result_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[15].Result_Mux_Bit_I/EX_Result_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[16].Result_Mux_Bit_I/EX_Result_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[17].Result_Mux_Bit_I/EX_Result_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[18].Result_Mux_Bit_I/EX_Result_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[19].Result_Mux_Bit_I/EX_Result_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[20].Result_Mux_Bit_I/EX_Result_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[21].Result_Mux_Bit_I/EX_Result_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[22].Result_Mux_Bit_I/EX_Result_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[23].Result_Mux_Bit_I/EX_Result_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[24].Result_Mux_Bit_I/EX_Result_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[25].Result_Mux_Bit_I/EX_Result_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[26].Result_Mux_Bit_I/EX_Result_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[27].Result_Mux_Bit_I/EX_Result_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[28].Result_Mux_Bit_I/EX_Result_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[29].Result_Mux_Bit_I/EX_Result_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[30].Result_Mux_Bit_I/EX_Result_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[31].Result_Mux_Bit_I/EX_Result_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[0].Operand_Select_Bit_I/Op1_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[0].Operand_Select_Bit_I/Op1_Reg_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[0].Operand_Select_Bit_I/Op2_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[26].Operand_Select_Bit_I/Op1_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[26].Operand_Select_Bit_I/Op1_Reg_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[26].Operand_Select_Bit_I/Op2_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[27].Operand_Select_Bit_I/Op1_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[27].Operand_Select_Bit_I/Op1_Reg_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[27].Operand_Select_Bit_I/Op2_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[28].Operand_Select_Bit_I/Op1_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[28].Operand_Select_Bit_I/Op1_Reg_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[28].Operand_Select_Bit_I/Op2_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[31].Operand_Select_Bit_I/Op1_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[31].Operand_Select_Bit_I/Op1_Reg_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[31].Operand_Select_Bit_I/Op2_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[30].Operand_Select_Bit_I/Op1_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[30].Operand_Select_Bit_I/Op1_Reg_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[30].Operand_Select_Bit_I/Op2_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[29].Operand_Select_Bit_I/Op1_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[29].Operand_Select_Bit_I/Op1_Reg_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[29].Operand_Select_Bit_I/Op2_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[25].Operand_Select_Bit_I/Op1_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[25].Operand_Select_Bit_I/Op1_Reg_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[25].Operand_Select_Bit_I/Op2_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[24].Operand_Select_Bit_I/Op1_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[24].Operand_Select_Bit_I/Op1_Reg_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[24].Operand_Select_Bit_I/Op2_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Size_17to32.imm_Reg_15"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Size_17to32.imm_Reg_14"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Size_17to32.imm_Reg_13"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Size_17to32.imm_Reg_12"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Size_17to32.imm_Reg_11"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Size_17to32.imm_Reg_10"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Size_17to32.imm_Reg_9"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Size_17to32.imm_Reg_8"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Size_17to32.imm_Reg_7"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Size_17to32.imm_Reg_6"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Size_17to32.imm_Reg_5"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Size_17to32.imm_Reg_4"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Size_17to32.imm_Reg_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Size_17to32.imm_Reg_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Size_17to32.imm_Reg_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Size_17to32.imm_Reg_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[16].Operand_Select_Bit_I/Op2_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[16].Operand_Select_Bit_I/Op1_Reg_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[16].Operand_Select_Bit_I/Op1_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[17].Operand_Select_Bit_I/Op2_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[17].Operand_Select_Bit_I/Op1_Reg_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[17].Operand_Select_Bit_I/Op1_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[18].Operand_Select_Bit_I/Op2_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[18].Operand_Select_Bit_I/Op1_Reg_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[18].Operand_Select_Bit_I/Op1_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[19].Operand_Select_Bit_I/Op2_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[19].Operand_Select_Bit_I/Op1_Reg_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[19].Operand_Select_Bit_I/Op1_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[20].Operand_Select_Bit_I/Op2_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[20].Operand_Select_Bit_I/Op1_Reg_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[20].Operand_Select_Bit_I/Op1_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[21].Operand_Select_Bit_I/Op2_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[21].Operand_Select_Bit_I/Op1_Reg_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[21].Operand_Select_Bit_I/Op1_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[22].Operand_Select_Bit_I/Op2_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[22].Operand_Select_Bit_I/Op1_Reg_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[22].Operand_Select_Bit_I/Op1_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[23].Operand_Select_Bit_I/Op2_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[23].Operand_Select_Bit_I/Op1_Reg_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[23].Operand_Select_Bit_I/Op1_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[1].Operand_Select_Bit_I/Op2_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[1].Operand_Select_Bit_I/Op1_Reg_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[1].Operand_Select_Bit_I/Op1_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[2].Operand_Select_Bit_I/Op2_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[2].Operand_Select_Bit_I/Op1_Reg_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[2].Operand_Select_Bit_I/Op1_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[3].Operand_Select_Bit_I/Op2_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[3].Operand_Select_Bit_I/Op1_Reg_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[3].Operand_Select_Bit_I/Op1_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[4].Operand_Select_Bit_I/Op2_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[4].Operand_Select_Bit_I/Op1_Reg_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[4].Operand_Select_Bit_I/Op1_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[5].Operand_Select_Bit_I/Op2_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[5].Operand_Select_Bit_I/Op1_Reg_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[5].Operand_Select_Bit_I/Op1_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[6].Operand_Select_Bit_I/Op2_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[6].Operand_Select_Bit_I/Op1_Reg_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[6].Operand_Select_Bit_I/Op1_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[7].Operand_Select_Bit_I/Op2_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[7].Operand_Select_Bit_I/Op1_Reg_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[7].Operand_Select_Bit_I/Op1_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[8].Operand_Select_Bit_I/Op2_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[8].Operand_Select_Bit_I/Op1_Reg_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[8].Operand_Select_Bit_I/Op1_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[9].Operand_Select_Bit_I/Op2_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[9].Operand_Select_Bit_I/Op1_Reg_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[9].Operand_Select_Bit_I/Op1_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[10].Operand_Select_Bit_I/Op2_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[10].Operand_Select_Bit_I/Op1_Reg_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[10].Operand_Select_Bit_I/Op1_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[11].Operand_Select_Bit_I/Op2_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[11].Operand_Select_Bit_I/Op1_Reg_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[11].Operand_Select_Bit_I/Op1_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[12].Operand_Select_Bit_I/Op2_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[12].Operand_Select_Bit_I/Op1_Reg_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[12].Operand_Select_Bit_I/Op1_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[13].Operand_Select_Bit_I/Op2_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[13].Operand_Select_Bit_I/Op1_Reg_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[13].Operand_Select_Bit_I/Op1_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[14].Operand_Select_Bit_I/Op2_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[14].Operand_Select_Bit_I/Op1_Reg_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[14].Operand_Select_Bit_I/Op1_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[15].Operand_Select_Bit_I/Op2_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[15].Operand_Select_Bit_I/Op1_Reg_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[15].Operand_Select_Bit_I/Op1_DFF"
        BEL "microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp"
        BEL "microblaze_0/microblaze_0/MicroBlaze_Core_I/external_interrupt"
        BEL "microblaze_0/microblaze_0/MicroBlaze_Core_I/sync_reset" BEL
        "microblaze_0_intc/microblaze_0_intc/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1"
        BEL "microblaze_0_intc/microblaze_0_intc/INTC_CORE_I/sie_1" BEL
        "microblaze_0_intc/microblaze_0_intc/INTC_CORE_I/sie_0" BEL
        "microblaze_0_intc/microblaze_0_intc/INTC_CORE_I/sie_2" BEL
        "microblaze_0_intc/microblaze_0_intc/INTC_CORE_I/sie_3" BEL
        "microblaze_0_intc/microblaze_0_intc/INTC_CORE_I/Irq" BEL
        "microblaze_0_intc/microblaze_0_intc/INTC_CORE_I/iar_0" BEL
        "microblaze_0_intc/microblaze_0_intc/INTC_CORE_I/iar_3" BEL
        "microblaze_0_intc/microblaze_0_intc/INTC_CORE_I/iar_1" BEL
        "microblaze_0_intc/microblaze_0_intc/INTC_CORE_I/iar_2" BEL
        "microblaze_0_intc/microblaze_0_intc/INTC_CORE_I/ipr_0" BEL
        "microblaze_0_intc/microblaze_0_intc/INTC_CORE_I/ipr_1" BEL
        "microblaze_0_intc/microblaze_0_intc/INTC_CORE_I/ipr_2" BEL
        "microblaze_0_intc/microblaze_0_intc/INTC_CORE_I/ipr_3" BEL
        "microblaze_0_intc/microblaze_0_intc/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg"
        BEL
        "microblaze_0_intc/microblaze_0_intc/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst"
        BEL "microblaze_0_intc/microblaze_0_intc/ip2bus_rdack" BEL
        "microblaze_0_intc/microblaze_0_intc/ip2bus_wrack" BEL
        "microblaze_0_intc/microblaze_0_intc/INTC_CORE_I/mer_int_1" BEL
        "microblaze_0_intc/microblaze_0_intc/INTC_CORE_I/cie_0" BEL
        "microblaze_0_intc/microblaze_0_intc/INTC_CORE_I/cie_1" BEL
        "microblaze_0_intc/microblaze_0_intc/INTC_CORE_I/cie_2" BEL
        "microblaze_0_intc/microblaze_0_intc/INTC_CORE_I/cie_3" BEL
        "microblaze_0_intc/microblaze_0_intc/INTC_CORE_I/mer_int_0" BEL
        "microblaze_0_intc/microblaze_0_intc/INTC_CORE_I/isr_1" BEL
        "microblaze_0_intc/microblaze_0_intc/INTC_CORE_I/isr_0" BEL
        "microblaze_0_intc/microblaze_0_intc/INTC_CORE_I/isr_2" BEL
        "microblaze_0_intc/microblaze_0_intc/INTC_CORE_I/isr_3" BEL
        "microblaze_0_intc/microblaze_0_intc/INTC_CORE_I/hw_intr_0" BEL
        "microblaze_0_intc/microblaze_0_intc/INTC_CORE_I/hw_intr_3" BEL
        "microblaze_0_intc/microblaze_0_intc/INTC_CORE_I/hw_intr_1" BEL
        "microblaze_0_intc/microblaze_0_intc/INTC_CORE_I/hw_intr_2" BEL
        "microblaze_0_intc/microblaze_0_intc/INTC_CORE_I/ier_2" BEL
        "microblaze_0_intc/microblaze_0_intc/INTC_CORE_I/ier_0" BEL
        "microblaze_0_intc/microblaze_0_intc/INTC_CORE_I/ier_1" BEL
        "microblaze_0_intc/microblaze_0_intc/INTC_CORE_I/ier_3" BEL
        "microblaze_0_intc/microblaze_0_intc/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i"
        BEL
        "microblaze_0_intc/microblaze_0_intc/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i"
        BEL "microblaze_0_intc/microblaze_0_intc/INTC_CORE_I/intr_p1_3" BEL
        "microblaze_0_intc/microblaze_0_intc/INTC_CORE_I/INTR_DETECT_GEN<3>.EDGE_DETECT_GEN.intr_p2_3"
        BEL "microblaze_0_intc/microblaze_0_intc/INTC_CORE_I/ivr_0" BEL
        "microblaze_0_intc/microblaze_0_intc/INTC_CORE_I/ivr_1" BEL
        "microblaze_0_intc/microblaze_0_intc/INTC_CORE_I/ivr_2" BEL
        "microblaze_0_intc/microblaze_0_intc/INTC_CORE_I/INTR_DETECT_GEN<3>.EDGE_DETECT_GEN.intr_d1_3"
        BEL
        "microblaze_0_intc/microblaze_0_intc/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_16"
        BEL
        "microblaze_0_intc/microblaze_0_intc/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_0"
        BEL
        "microblaze_0_intc/microblaze_0_intc/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1"
        BEL
        "microblaze_0_intc/microblaze_0_intc/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_4"
        BEL
        "microblaze_0_intc/microblaze_0_intc/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2"
        BEL
        "microblaze_0_intc/microblaze_0_intc/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_3"
        BEL
        "microblaze_0_intc/microblaze_0_intc/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_5"
        BEL
        "microblaze_0_intc/microblaze_0_intc/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_6"
        BEL
        "microblaze_0_intc/microblaze_0_intc/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_9"
        BEL
        "microblaze_0_intc/microblaze_0_intc/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7"
        BEL
        "microblaze_0_intc/microblaze_0_intc/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_8"
        BEL
        "microblaze_0_intc/microblaze_0_intc/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_10"
        BEL
        "microblaze_0_intc/microblaze_0_intc/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_11"
        BEL
        "microblaze_0_intc/microblaze_0_intc/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_12"
        BEL
        "microblaze_0_intc/microblaze_0_intc/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_13"
        BEL
        "microblaze_0_intc/microblaze_0_intc/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_14"
        BEL
        "microblaze_0_intc/microblaze_0_intc/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_15"
        BEL
        "microblaze_0_intc/microblaze_0_intc/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_0"
        BEL
        "microblaze_0_intc/microblaze_0_intc/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_1"
        BEL
        "microblaze_0_intc/microblaze_0_intc/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_2"
        BEL
        "microblaze_0_intc/microblaze_0_intc/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_3"
        BEL
        "microblaze_0_intc/microblaze_0_intc/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_31"
        BEL
        "microblaze_0_intc/microblaze_0_intc/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_0"
        BEL
        "microblaze_0_intc/microblaze_0_intc/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_1"
        BEL
        "microblaze_0_intc/microblaze_0_intc/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_2"
        BEL
        "microblaze_0_intc/microblaze_0_intc/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3"
        BEL
        "microblaze_0_intc/microblaze_0_intc/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2"
        BEL
        "microblaze_0_intc/microblaze_0_intc/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1"
        BEL "microblaze_0_intc/microblaze_0_intc/ip2bus_wrack_int_d1" BEL
        "microblaze_0_intc/microblaze_0_intc/ip2bus_rdack_int_d1" BEL
        "microblaze_0_i_bram_ctrl/microblaze_0_i_bram_ctrl/Sl_Rdy" BEL
        "microblaze_0_i_bram_ctrl/microblaze_0_i_bram_ctrl/lmb_as" BEL
        "microblaze_0_d_bram_ctrl/microblaze_0_d_bram_ctrl/Sl_Rdy" BEL
        "microblaze_0_d_bram_ctrl/microblaze_0_d_bram_ctrl/lmb_as" BEL
        "debug_module/debug_module/MDM_Core_I1/enable_interrupts" BEL
        "debug_module/debug_module/MDM_Core_I1/clear_Ext_BRK" BEL
        "debug_module/debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg"
        BEL
        "debug_module/debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.Ext_BRK_FDRSE"
        BEL "debug_module/debug_module/MDM_Core_I1/reset_TX_FIFO" BEL
        "debug_module/debug_module/MDM_Core_I1/reset_RX_FIFO" BEL
        "debug_module/debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i"
        BEL
        "debug_module/debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/data_Exists_I"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[0].FDRE_I"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[1].FDRE_I"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[2].FDRE_I"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[3].FDRE_I"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/FIFO_RAM[0].SRL16E_I"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/FIFO_RAM[1].SRL16E_I"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/FIFO_RAM[2].SRL16E_I"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/FIFO_RAM[3].SRL16E_I"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/FIFO_RAM[4].SRL16E_I"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/FIFO_RAM[5].SRL16E_I"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/FIFO_RAM[6].SRL16E_I"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/FIFO_RAM[7].SRL16E_I"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/data_Exists_I"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[0].FDRE_I"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[1].FDRE_I"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[2].FDRE_I"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[3].FDRE_I"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/FIFO_RAM[0].SRL16E_I"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/FIFO_RAM[1].SRL16E_I"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/FIFO_RAM[2].SRL16E_I"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/FIFO_RAM[3].SRL16E_I"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/FIFO_RAM[4].SRL16E_I"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/FIFO_RAM[5].SRL16E_I"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/FIFO_RAM[6].SRL16E_I"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/FIFO_RAM[7].SRL16E_I"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Write"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Read"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_1"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_2"
        BEL
        "debug_module/debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1"
        BEL
        "debug_module/debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_0"
        BEL
        "debug_module/debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2"
        BEL
        "debug_module/debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_3"
        BEL
        "debug_module/debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_0"
        BEL
        "debug_module/debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_1"
        BEL
        "debug_module/debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_2"
        BEL
        "debug_module/debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_3"
        BEL
        "debug_module/debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_4"
        BEL
        "debug_module/debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_5"
        BEL
        "debug_module/debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_6"
        BEL
        "debug_module/debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_7"
        BEL
        "debug_module/debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2"
        BEL
        "debug_module/debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_0"
        BEL
        "debug_module/debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_1"
        BEL
        "debug_module/debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_2"
        BEL
        "debug_module/debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_0"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_4"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_5"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_6"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/generateOutPre0"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/generateOutPre1"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg"
        BEL "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst" BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[21].TCSR0_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[22].TCSR0_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[23].TCSR0_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[24].TCSR0_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[25].TCSR0_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[26].TCSR0_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[27].TCSR0_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[28].TCSR0_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[29].TCSR0_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[30].TCSR0_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[31].TCSR0_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[21].TCSR1_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[22].TCSR1_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[23].TCSR1_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[24].TCSR1_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[25].TCSR1_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[26].TCSR1_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[27].TCSR1_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[28].TCSR1_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[29].TCSR1_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[30].TCSR1_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[31].TCSR1_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/counter_TC_Reg_1"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/counter_TC_Reg_0"
        BEL "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/Interrupt" BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[0].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[1].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[2].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[3].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[4].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[5].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[6].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[7].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[8].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[9].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[10].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[11].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[12].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[13].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[14].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[15].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[16].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[17].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[18].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[19].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[20].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[21].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[22].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[23].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[24].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[25].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[26].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[27].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[28].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[29].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[30].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[31].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[32].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[0].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[1].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[2].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[3].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[4].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[5].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[6].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[7].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[8].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[9].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[10].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[11].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[12].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[13].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[14].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[15].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[16].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[17].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[18].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[19].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[20].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[21].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[22].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[23].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[24].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[25].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[26].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[27].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[28].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[29].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[30].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[31].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[32].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[31].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[30].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[29].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[28].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[27].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[26].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[25].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[24].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[23].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[22].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[21].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[20].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[19].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[18].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[17].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[16].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[15].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[14].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[13].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[12].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[11].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[10].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[9].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[8].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[7].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[6].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[5].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[4].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[3].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[2].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[1].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[0].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[31].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[30].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[29].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[28].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[27].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[26].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[25].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[24].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[23].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[22].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[21].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[20].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[19].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[18].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[17].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[16].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[15].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[14].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[13].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[12].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[11].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[10].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[9].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[8].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[7].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[6].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[5].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[4].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[3].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[2].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[1].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[0].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_0"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_1"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_2"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_3"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_4"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_5"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_6"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_7"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_8"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_9"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_10"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_11"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_12"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_13"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_14"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_15"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_16"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_17"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_18"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_19"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_20"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_21"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_22"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_23"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_24"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_25"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_26"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_27"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_28"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_29"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_30"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_31"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_0"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_1"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_2"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_4"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_5"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1"
        BEL "LEDs/LEDs/gpio_core_1/gpio_io_i_d2_3" BEL
        "LEDs/LEDs/gpio_core_1/Mshreg_gpio_io_i_d2_3" BEL
        "LEDs/LEDs/gpio_core_1/gpio_io_i_d2_2" BEL
        "LEDs/LEDs/gpio_core_1/Mshreg_gpio_io_i_d2_2" BEL
        "LEDs/LEDs/gpio_core_1/gpio_io_i_d2_1" BEL
        "LEDs/LEDs/gpio_core_1/Mshreg_gpio_io_i_d2_1" BEL
        "LEDs/LEDs/gpio_core_1/gpio_io_i_d2_0" BEL
        "LEDs/LEDs/gpio_core_1/Mshreg_gpio_io_i_d2_0" BEL
        "LEDs/LEDs/INTR_CTRLR_GEN.INTERRUPT_CONTROL_I/Intr2Bus_WrAck" BEL
        "LEDs/LEDs/INTR_CTRLR_GEN.INTERRUPT_CONTROL_I/Intr2Bus_RdAck" BEL
        "LEDs/LEDs/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg"
        BEL "LEDs/LEDs/bus2ip_reset" BEL
        "LEDs/LEDs/ip2Bus_RdAck_intr_reg_hole" BEL
        "LEDs/LEDs/ip2Bus_WrAck_intr_reg_hole" BEL
        "LEDs/LEDs/INTR_CTRLR_GEN.INTERRUPT_CONTROL_I/ip_irpt_enable_reg_0"
        BEL
        "LEDs/LEDs/INTR_CTRLR_GEN.INTERRUPT_CONTROL_I/ipif_glbl_irpt_enable_reg"
        BEL "LEDs/LEDs/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i" BEL
        "LEDs/LEDs/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i" BEL
        "LEDs/LEDs/INTR_CTRLR_GEN.INTERRUPT_CONTROL_I/DO_IRPT_INPUT[0].GEN_POS_EDGE_DETECT.irpt_dly1"
        BEL
        "LEDs/LEDs/INTR_CTRLR_GEN.INTERRUPT_CONTROL_I/ip_irpt_status_reg_0"
        BEL "LEDs/LEDs/INTR_CTRLR_GEN.INTERRUPT_CONTROL_I/irpt_wrack_d1" BEL
        "LEDs/LEDs/INTR_CTRLR_GEN.INTERRUPT_CONTROL_I/DO_IRPT_INPUT[0].GEN_POS_EDGE_DETECT.irpt_dly2"
        BEL "LEDs/LEDs/INTR_CTRLR_GEN.INTERRUPT_CONTROL_I/irpt_rdack_d1" BEL
        "LEDs/LEDs/gpio_core_1/gpio_Data_Out_3" BEL
        "LEDs/LEDs/gpio_core_1/gpio_Data_Out_2" BEL
        "LEDs/LEDs/gpio_core_1/gpio_Data_Out_1" BEL
        "LEDs/LEDs/gpio_core_1/gpio_Data_Out_0" BEL
        "LEDs/LEDs/gpio_core_1/gpio_OE_3" BEL
        "LEDs/LEDs/gpio_core_1/gpio_OE_2" BEL
        "LEDs/LEDs/gpio_core_1/gpio_OE_1" BEL
        "LEDs/LEDs/gpio_core_1/gpio_OE_0" BEL
        "LEDs/LEDs/gpio_core_1/GPIO_intr" BEL
        "LEDs/LEDs/gpio_core_1/iGPIO_xferAck" BEL
        "LEDs/LEDs/gpio_core_1/gpio_Data_In_3" BEL
        "LEDs/LEDs/gpio_core_1/gpio_Data_In_2" BEL
        "LEDs/LEDs/gpio_core_1/gpio_Data_In_1" BEL
        "LEDs/LEDs/gpio_core_1/gpio_Data_In_0" BEL
        "LEDs/LEDs/gpio_core_1/gpio_xferAck_Reg" BEL
        "LEDs/LEDs/gpio_core_1/gpio_data_in_xor_reg_3" BEL
        "LEDs/LEDs/gpio_core_1/gpio_data_in_xor_reg_2" BEL
        "LEDs/LEDs/gpio_core_1/gpio_data_in_xor_reg_1" BEL
        "LEDs/LEDs/gpio_core_1/gpio_data_in_xor_reg_0" BEL
        "LEDs/LEDs/gpio_core_1/GPIO_DBus_i_30" BEL
        "LEDs/LEDs/gpio_core_1/GPIO_DBus_i_28" BEL
        "LEDs/LEDs/gpio_core_1/GPIO_DBus_i_29" BEL
        "LEDs/LEDs/gpio_core_1/GPIO_DBus_i_31" BEL
        "LEDs/LEDs/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0"
        BEL
        "LEDs/LEDs/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_5"
        BEL
        "LEDs/LEDs/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_4"
        BEL
        "LEDs/LEDs/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_6"
        BEL
        "LEDs/LEDs/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7"
        BEL
        "LEDs/LEDs/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_10"
        BEL
        "LEDs/LEDs/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_8"
        BEL
        "LEDs/LEDs/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_9"
        BEL
        "LEDs/LEDs/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_13"
        BEL
        "LEDs/LEDs/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_11"
        BEL
        "LEDs/LEDs/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_12"
        BEL
        "LEDs/LEDs/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_16"
        BEL
        "LEDs/LEDs/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_14"
        BEL
        "LEDs/LEDs/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_15"
        BEL
        "LEDs/LEDs/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_17"
        BEL
        "LEDs/LEDs/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_18"
        BEL
        "LEDs/LEDs/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_19"
        BEL "LEDs/LEDs/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_0" BEL
        "LEDs/LEDs/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_1" BEL
        "LEDs/LEDs/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_2" BEL
        "LEDs/LEDs/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_3" BEL
        "LEDs/LEDs/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_31" BEL
        "LEDs/LEDs/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2" BEL
        "LEDs/LEDs/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_0"
        BEL
        "LEDs/LEDs/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_1"
        BEL
        "LEDs/LEDs/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_2"
        BEL
        "LEDs/LEDs/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3"
        BEL "LEDs/LEDs/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1" BEL
        "LEDs/LEDs/ip2bus_rdack_i_D1" BEL "LEDs/LEDs/ip2bus_data_i_D1_31" BEL
        "LEDs/LEDs/ip2bus_data_i_D1_30" BEL "LEDs/LEDs/ip2bus_data_i_D1_29"
        BEL "LEDs/LEDs/ip2bus_data_i_D1_28" BEL "LEDs/LEDs/ip2bus_data_i_D1_0"
        BEL "LEDs/LEDs/ip2bus_wrack_i_D1" BEL
        "LEDs/LEDs/ip2Bus_WrAck_intr_reg_hole_d1" BEL
        "LEDs/LEDs/ip2Bus_RdAck_intr_reg_hole_d1" BEL "LEDs/LEDs/IP2INTC_Irpt"
        BEL "I2C/I2C/X_IIC/FILTER_I/SDA_DEBOUNCE/Noisy_d2" BEL
        "I2C/I2C/X_IIC/FILTER_I/SDA_DEBOUNCE/Mshreg_Noisy_d2" BEL
        "I2C/I2C/X_IIC/FILTER_I/SCL_DEBOUNCE/Noisy_d2" BEL
        "I2C/I2C/X_IIC/FILTER_I/SCL_DEBOUNCE/Mshreg_Noisy_d2" BEL
        "I2C/I2C/X_IIC/IIC_CONTROL_I/detect_start" BEL
        "I2C/I2C/X_IIC/IIC_CONTROL_I/rdy_new_xmt_i" BEL
        "I2C/I2C/X_IIC/IIC_CONTROL_I/detect_stop" BEL
        "I2C/I2C/X_IIC/IIC_CONTROL_I/scl_falling_edge" BEL
        "I2C/I2C/X_IIC/IIC_CONTROL_I/scl_rising_edge" BEL
        "I2C/I2C/X_IIC/IIC_CONTROL_I/EarlyAckHdr" BEL
        "I2C/I2C/X_IIC/IIC_CONTROL_I/i2c_header_en" BEL
        "I2C/I2C/X_IIC/REG_INTERFACE_I/Rc_fifo_wr" BEL
        "I2C/I2C/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/sw_rst_cond_d1" BEL
        "I2C/I2C/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/reset_trig" BEL
        "I2C/I2C/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg"
        BEL
        "I2C/I2C/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst"
        BEL "I2C/I2C/X_IIC/IIC_CONTROL_I/sm_stop" BEL
        "I2C/I2C/X_IIC/IIC_CONTROL_I/arb_lost" BEL
        "I2C/I2C/X_IIC/IIC_CONTROL_I/dtc_i" BEL
        "I2C/I2C/X_IIC/IIC_CONTROL_I/aas_i" BEL
        "I2C/I2C/X_IIC/IIC_CONTROL_I/sda_sample" BEL
        "I2C/I2C/X_IIC/IIC_CONTROL_I/msms_rst_i" BEL
        "I2C/I2C/X_IIC/IIC_CONTROL_I/stop_scl_reg" BEL
        "I2C/I2C/X_IIC/IIC_CONTROL_I/txer_i" BEL
        "I2C/I2C/X_IIC/IIC_CONTROL_I/txer_edge" BEL
        "I2C/I2C/X_IIC/IIC_CONTROL_I/master_slave" BEL
        "I2C/I2C/X_IIC/IIC_CONTROL_I/srw_i" BEL
        "I2C/I2C/X_IIC/IIC_CONTROL_I/sda_cout_reg" BEL
        "I2C/I2C/X_IIC/REG_INTERFACE_I/gpo_i_31" BEL
        "I2C/I2C/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/ipif_glbl_irpt_enable_reg"
        BEL "I2C/I2C/X_IIC/DYN_MASTER_I/firstDynStartSeen" BEL
        "I2C/I2C/X_IIC/IIC_CONTROL_I/rsta_tx_under_prev" BEL
        "I2C/I2C/X_IIC/IIC_CONTROL_I/tx_under_prev_i" BEL
        "I2C/I2C/X_IIC/IIC_CONTROL_I/sda_setup" BEL
        "I2C/I2C/X_IIC/IIC_CONTROL_I/abgc_i" BEL
        "I2C/I2C/X_IIC/IIC_CONTROL_I/gen_start" BEL
        "I2C/I2C/X_IIC/IIC_CONTROL_I/al_prevent" BEL
        "I2C/I2C/X_IIC/IIC_CONTROL_I/bus_busy" BEL
        "I2C/I2C/X_IIC/IIC_CONTROL_I/gen_stop" BEL
        "I2C/I2C/X_IIC/REG_INTERFACE_I/msms_set_i" BEL
        "I2C/I2C/X_IIC/REG_INTERFACE_I/Tx_fifo_rd" BEL
        "I2C/I2C/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/RESET_FLOPS[0].RST_FLOPS"
        BEL
        "I2C/I2C/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/RESET_FLOPS[1].RST_FLOPS"
        BEL
        "I2C/I2C/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/RESET_FLOPS[2].RST_FLOPS"
        BEL
        "I2C/I2C/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/RESET_FLOPS[3].RST_FLOPS"
        BEL
        "I2C/I2C/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i"
        BEL
        "I2C/I2C/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i"
        BEL "I2C/I2C/X_IIC/WRITE_FIFO_CTRL_I/Data_Exists_DFF" BEL
        "I2C/I2C/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[0].FDRE_I" BEL
        "I2C/I2C/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[1].FDRE_I" BEL
        "I2C/I2C/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[2].FDRE_I" BEL
        "I2C/I2C/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[3].FDRE_I" BEL
        "I2C/I2C/X_IIC/WRITE_FIFO_CTRL_I/FIFO_RAM[0].SRL16E_I" BEL
        "I2C/I2C/X_IIC/WRITE_FIFO_CTRL_I/FIFO_RAM[1].SRL16E_I" BEL
        "I2C/I2C/X_IIC/DYN_MASTER_I/rdCntrFrmTxFifo" BEL
        "I2C/I2C/X_IIC/DYN_MASTER_I/rxCntDone" BEL
        "I2C/I2C/X_IIC/DYN_MASTER_I/earlyAckDataState_d1" BEL
        "I2C/I2C/X_IIC/DYN_MASTER_I/ackDataState_d1" BEL
        "I2C/I2C/X_IIC/DYN_MASTER_I/callingReadAccess" BEL
        "I2C/I2C/X_IIC/DYN_MASTER_I/Cr_txModeSelect_set" BEL
        "I2C/I2C/X_IIC/DYN_MASTER_I/Cr_txModeSelect_clr" BEL
        "I2C/I2C/X_IIC/DYN_MASTER_I/rdByteCntr_7" BEL
        "I2C/I2C/X_IIC/DYN_MASTER_I/rdByteCntr_6" BEL
        "I2C/I2C/X_IIC/DYN_MASTER_I/rdByteCntr_5" BEL
        "I2C/I2C/X_IIC/DYN_MASTER_I/rdByteCntr_4" BEL
        "I2C/I2C/X_IIC/DYN_MASTER_I/rdByteCntr_3" BEL
        "I2C/I2C/X_IIC/DYN_MASTER_I/rdByteCntr_2" BEL
        "I2C/I2C/X_IIC/DYN_MASTER_I/rdByteCntr_1" BEL
        "I2C/I2C/X_IIC/DYN_MASTER_I/rdByteCntr_0" BEL
        "I2C/I2C/X_IIC/WRITE_FIFO_I/Data_Exists_DFF" BEL
        "I2C/I2C/X_IIC/WRITE_FIFO_I/Addr_Counters[0].FDRE_I" BEL
        "I2C/I2C/X_IIC/WRITE_FIFO_I/Addr_Counters[1].FDRE_I" BEL
        "I2C/I2C/X_IIC/WRITE_FIFO_I/Addr_Counters[2].FDRE_I" BEL
        "I2C/I2C/X_IIC/WRITE_FIFO_I/Addr_Counters[3].FDRE_I" BEL
        "I2C/I2C/X_IIC/WRITE_FIFO_I/FIFO_RAM[0].SRL16E_I" BEL
        "I2C/I2C/X_IIC/WRITE_FIFO_I/FIFO_RAM[1].SRL16E_I" BEL
        "I2C/I2C/X_IIC/WRITE_FIFO_I/FIFO_RAM[2].SRL16E_I" BEL
        "I2C/I2C/X_IIC/WRITE_FIFO_I/FIFO_RAM[3].SRL16E_I" BEL
        "I2C/I2C/X_IIC/WRITE_FIFO_I/FIFO_RAM[4].SRL16E_I" BEL
        "I2C/I2C/X_IIC/WRITE_FIFO_I/FIFO_RAM[5].SRL16E_I" BEL
        "I2C/I2C/X_IIC/WRITE_FIFO_I/FIFO_RAM[6].SRL16E_I" BEL
        "I2C/I2C/X_IIC/WRITE_FIFO_I/FIFO_RAM[7].SRL16E_I" BEL
        "I2C/I2C/X_IIC/READ_FIFO_I/Data_Exists_DFF" BEL
        "I2C/I2C/X_IIC/READ_FIFO_I/Addr_Counters[0].FDRE_I" BEL
        "I2C/I2C/X_IIC/READ_FIFO_I/Addr_Counters[1].FDRE_I" BEL
        "I2C/I2C/X_IIC/READ_FIFO_I/Addr_Counters[2].FDRE_I" BEL
        "I2C/I2C/X_IIC/READ_FIFO_I/Addr_Counters[3].FDRE_I" BEL
        "I2C/I2C/X_IIC/READ_FIFO_I/FIFO_RAM[0].SRL16E_I" BEL
        "I2C/I2C/X_IIC/READ_FIFO_I/FIFO_RAM[1].SRL16E_I" BEL
        "I2C/I2C/X_IIC/READ_FIFO_I/FIFO_RAM[2].SRL16E_I" BEL
        "I2C/I2C/X_IIC/READ_FIFO_I/FIFO_RAM[3].SRL16E_I" BEL
        "I2C/I2C/X_IIC/READ_FIFO_I/FIFO_RAM[4].SRL16E_I" BEL
        "I2C/I2C/X_IIC/READ_FIFO_I/FIFO_RAM[5].SRL16E_I" BEL
        "I2C/I2C/X_IIC/READ_FIFO_I/FIFO_RAM[6].SRL16E_I" BEL
        "I2C/I2C/X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I" BEL
        "I2C/I2C/X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int_0" BEL
        "I2C/I2C/X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int_1" BEL
        "I2C/I2C/X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int_2" BEL
        "I2C/I2C/X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int_3" BEL
        "I2C/I2C/X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int_4" BEL
        "I2C/I2C/X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int_5" BEL
        "I2C/I2C/X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int_6" BEL
        "I2C/I2C/X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int_7" BEL
        "I2C/I2C/X_IIC/IIC_CONTROL_I/I2CHEADER_REG/data_int_0" BEL
        "I2C/I2C/X_IIC/IIC_CONTROL_I/I2CHEADER_REG/data_int_1" BEL
        "I2C/I2C/X_IIC/IIC_CONTROL_I/I2CHEADER_REG/data_int_2" BEL
        "I2C/I2C/X_IIC/IIC_CONTROL_I/I2CHEADER_REG/data_int_3" BEL
        "I2C/I2C/X_IIC/IIC_CONTROL_I/I2CHEADER_REG/data_int_4" BEL
        "I2C/I2C/X_IIC/IIC_CONTROL_I/I2CHEADER_REG/data_int_5" BEL
        "I2C/I2C/X_IIC/IIC_CONTROL_I/I2CHEADER_REG/data_int_6" BEL
        "I2C/I2C/X_IIC/IIC_CONTROL_I/I2CHEADER_REG/data_int_7" BEL
        "I2C/I2C/X_IIC/IIC_CONTROL_I/sda_rin_d1" BEL
        "I2C/I2C/X_IIC/IIC_CONTROL_I/scl_rin_d1" BEL
        "I2C/I2C/X_IIC/IIC_CONTROL_I/dtre_d1" BEL
        "I2C/I2C/X_IIC/IIC_CONTROL_I/ro_prev_d1" BEL
        "I2C/I2C/X_IIC/IIC_CONTROL_I/msms_d1" BEL
        "I2C/I2C/X_IIC/IIC_CONTROL_I/EarlyAckDataState" BEL
        "I2C/I2C/X_IIC/IIC_CONTROL_I/shift_reg_en" BEL
        "I2C/I2C/X_IIC/IIC_CONTROL_I/new_rcv_dta_i" BEL
        "I2C/I2C/X_IIC/IIC_CONTROL_I/shift_reg_ld" BEL
        "I2C/I2C/X_IIC/IIC_CONTROL_I/bit_cnt_en" BEL
        "I2C/I2C/X_IIC/IIC_CONTROL_I/rsta_d1" BEL
        "I2C/I2C/X_IIC/IIC_CONTROL_I/scl_cout_reg" BEL
        "I2C/I2C/X_IIC/IIC_CONTROL_I/tx_under_prev_d1" BEL
        "I2C/I2C/X_IIC/IIC_CONTROL_I/msms_d2" BEL
        "I2C/I2C/X_IIC/IIC_CONTROL_I/scl_f_edg_d1" BEL
        "I2C/I2C/X_IIC/IIC_CONTROL_I/shift_reg_ld_d1" BEL
        "I2C/I2C/X_IIC/IIC_CONTROL_I/scl_f_edg_d2" BEL
        "I2C/I2C/X_IIC/IIC_CONTROL_I/dtc_i_d1" BEL
        "I2C/I2C/X_IIC/IIC_CONTROL_I/data_i2c_i_0" BEL
        "I2C/I2C/X_IIC/IIC_CONTROL_I/data_i2c_i_1" BEL
        "I2C/I2C/X_IIC/IIC_CONTROL_I/data_i2c_i_2" BEL
        "I2C/I2C/X_IIC/IIC_CONTROL_I/data_i2c_i_3" BEL
        "I2C/I2C/X_IIC/IIC_CONTROL_I/data_i2c_i_4" BEL
        "I2C/I2C/X_IIC/IIC_CONTROL_I/data_i2c_i_5" BEL
        "I2C/I2C/X_IIC/IIC_CONTROL_I/data_i2c_i_6" BEL
        "I2C/I2C/X_IIC/IIC_CONTROL_I/data_i2c_i_7" BEL
        "I2C/I2C/X_IIC/IIC_CONTROL_I/gen_stop_d1" BEL
        "I2C/I2C/X_IIC/IIC_CONTROL_I/bus_busy_d1" BEL
        "I2C/I2C/X_IIC/IIC_CONTROL_I/scl_f_edg_d3" BEL
        "I2C/I2C/X_IIC/IIC_CONTROL_I/dtc_i_d2" BEL
        "I2C/I2C/X_IIC/IIC_CONTROL_I/AckDataState" BEL
        "I2C/I2C/X_IIC/IIC_CONTROL_I/al_i" BEL
        "I2C/I2C/X_IIC/IIC_CONTROL_I/slave_sda" BEL
        "I2C/I2C/X_IIC/IIC_CONTROL_I/master_sda" BEL
        "I2C/I2C/X_IIC/IIC_CONTROL_I/BITCNT/q_int_3" BEL
        "I2C/I2C/X_IIC/IIC_CONTROL_I/BITCNT/q_int_2" BEL
        "I2C/I2C/X_IIC/IIC_CONTROL_I/BITCNT/q_int_1" BEL
        "I2C/I2C/X_IIC/IIC_CONTROL_I/BITCNT/q_int_0" BEL
        "I2C/I2C/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int_9" BEL
        "I2C/I2C/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int_8" BEL
        "I2C/I2C/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int_7" BEL
        "I2C/I2C/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int_6" BEL
        "I2C/I2C/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int_5" BEL
        "I2C/I2C/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int_4" BEL
        "I2C/I2C/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int_3" BEL
        "I2C/I2C/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int_2" BEL
        "I2C/I2C/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int_1" BEL
        "I2C/I2C/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int_0" BEL
        "I2C/I2C/X_IIC/IIC_CONTROL_I/scl_state_FSM_FFd4" BEL
        "I2C/I2C/X_IIC/IIC_CONTROL_I/scl_state_FSM_FFd3" BEL
        "I2C/I2C/X_IIC/IIC_CONTROL_I/scl_state_FSM_FFd2" BEL
        "I2C/I2C/X_IIC/IIC_CONTROL_I/scl_state_FSM_FFd1" BEL
        "I2C/I2C/X_IIC/IIC_CONTROL_I/state_FSM_FFd3" BEL
        "I2C/I2C/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_9" BEL
        "I2C/I2C/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_8" BEL
        "I2C/I2C/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_7" BEL
        "I2C/I2C/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_6" BEL
        "I2C/I2C/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_5" BEL
        "I2C/I2C/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_4" BEL
        "I2C/I2C/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_3" BEL
        "I2C/I2C/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_2" BEL
        "I2C/I2C/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_1" BEL
        "I2C/I2C/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_0" BEL
        "I2C/I2C/X_IIC/IIC_CONTROL_I/state_FSM_FFd2" BEL
        "I2C/I2C/X_IIC/IIC_CONTROL_I/state_FSM_FFd1" BEL
        "I2C/I2C/X_IIC/REG_INTERFACE_I/Tx_fifo_wr" BEL
        "I2C/I2C/X_IIC/REG_INTERFACE_I/sr_i_7" BEL
        "I2C/I2C/X_IIC/REG_INTERFACE_I/sr_i_6" BEL
        "I2C/I2C/X_IIC/REG_INTERFACE_I/sr_i_5" BEL
        "I2C/I2C/X_IIC/REG_INTERFACE_I/sr_i_4" BEL
        "I2C/I2C/X_IIC/REG_INTERFACE_I/sr_i_3" BEL
        "I2C/I2C/X_IIC/REG_INTERFACE_I/sr_i_2" BEL
        "I2C/I2C/X_IIC/REG_INTERFACE_I/sr_i_1" BEL
        "I2C/I2C/X_IIC/REG_INTERFACE_I/sr_i_0" BEL
        "I2C/I2C/X_IIC/REG_INTERFACE_I/Rc_fifo_rd" BEL
        "I2C/I2C/X_IIC/REG_INTERFACE_I/new_rcv_dta_d1" BEL
        "I2C/I2C/X_IIC/REG_INTERFACE_I/rc_fifo_pirq_i_7" BEL
        "I2C/I2C/X_IIC/REG_INTERFACE_I/rc_fifo_pirq_i_6" BEL
        "I2C/I2C/X_IIC/REG_INTERFACE_I/rc_fifo_pirq_i_5" BEL
        "I2C/I2C/X_IIC/REG_INTERFACE_I/rc_fifo_pirq_i_4" BEL
        "I2C/I2C/X_IIC/REG_INTERFACE_I/adr_i_6" BEL
        "I2C/I2C/X_IIC/REG_INTERFACE_I/adr_i_5" BEL
        "I2C/I2C/X_IIC/REG_INTERFACE_I/adr_i_4" BEL
        "I2C/I2C/X_IIC/REG_INTERFACE_I/adr_i_3" BEL
        "I2C/I2C/X_IIC/REG_INTERFACE_I/adr_i_2" BEL
        "I2C/I2C/X_IIC/REG_INTERFACE_I/adr_i_1" BEL
        "I2C/I2C/X_IIC/REG_INTERFACE_I/adr_i_0" BEL
        "I2C/I2C/X_IIC/REG_INTERFACE_I/cr_i_7" BEL
        "I2C/I2C/X_IIC/REG_INTERFACE_I/cr_i_6" BEL
        "I2C/I2C/X_IIC/REG_INTERFACE_I/cr_i_5" BEL
        "I2C/I2C/X_IIC/REG_INTERFACE_I/cr_i_4" BEL
        "I2C/I2C/X_IIC/REG_INTERFACE_I/cr_i_3" BEL
        "I2C/I2C/X_IIC/REG_INTERFACE_I/cr_i_2" BEL
        "I2C/I2C/X_IIC/REG_INTERFACE_I/cr_i_1" BEL
        "I2C/I2C/X_IIC/REG_INTERFACE_I/cr_i_0" BEL
        "I2C/I2C/X_IIC/REG_INTERFACE_I/timing_param_tsusta_i_0" BEL
        "I2C/I2C/X_IIC/REG_INTERFACE_I/timing_param_tsusta_i_1" BEL
        "I2C/I2C/X_IIC/REG_INTERFACE_I/timing_param_tsusta_i_2" BEL
        "I2C/I2C/X_IIC/REG_INTERFACE_I/timing_param_tsusta_i_3" BEL
        "I2C/I2C/X_IIC/REG_INTERFACE_I/timing_param_tsusta_i_4" BEL
        "I2C/I2C/X_IIC/REG_INTERFACE_I/timing_param_tsusta_i_5" BEL
        "I2C/I2C/X_IIC/REG_INTERFACE_I/timing_param_tsusta_i_6" BEL
        "I2C/I2C/X_IIC/REG_INTERFACE_I/timing_param_tsusta_i_7" BEL
        "I2C/I2C/X_IIC/REG_INTERFACE_I/timing_param_tsusta_i_8" BEL
        "I2C/I2C/X_IIC/REG_INTERFACE_I/timing_param_tsusta_i_9" BEL
        "I2C/I2C/X_IIC/REG_INTERFACE_I/timing_param_tsudat_i_0" BEL
        "I2C/I2C/X_IIC/REG_INTERFACE_I/timing_param_tsudat_i_1" BEL
        "I2C/I2C/X_IIC/REG_INTERFACE_I/timing_param_tsudat_i_2" BEL
        "I2C/I2C/X_IIC/REG_INTERFACE_I/timing_param_tsudat_i_3" BEL
        "I2C/I2C/X_IIC/REG_INTERFACE_I/timing_param_tsudat_i_4" BEL
        "I2C/I2C/X_IIC/REG_INTERFACE_I/timing_param_tsudat_i_5" BEL
        "I2C/I2C/X_IIC/REG_INTERFACE_I/timing_param_tsudat_i_6" BEL
        "I2C/I2C/X_IIC/REG_INTERFACE_I/timing_param_tsudat_i_7" BEL
        "I2C/I2C/X_IIC/REG_INTERFACE_I/timing_param_tsudat_i_8" BEL
        "I2C/I2C/X_IIC/REG_INTERFACE_I/timing_param_tsudat_i_9" BEL
        "I2C/I2C/X_IIC/REG_INTERFACE_I/timing_param_tsusto_i_0" BEL
        "I2C/I2C/X_IIC/REG_INTERFACE_I/timing_param_tsusto_i_1" BEL
        "I2C/I2C/X_IIC/REG_INTERFACE_I/timing_param_tsusto_i_2" BEL
        "I2C/I2C/X_IIC/REG_INTERFACE_I/timing_param_tsusto_i_3" BEL
        "I2C/I2C/X_IIC/REG_INTERFACE_I/timing_param_tsusto_i_4" BEL
        "I2C/I2C/X_IIC/REG_INTERFACE_I/timing_param_tsusto_i_5" BEL
        "I2C/I2C/X_IIC/REG_INTERFACE_I/timing_param_tsusto_i_6" BEL
        "I2C/I2C/X_IIC/REG_INTERFACE_I/timing_param_tsusto_i_7" BEL
        "I2C/I2C/X_IIC/REG_INTERFACE_I/timing_param_tsusto_i_8" BEL
        "I2C/I2C/X_IIC/REG_INTERFACE_I/timing_param_tsusto_i_9" BEL
        "I2C/I2C/X_IIC/REG_INTERFACE_I/timing_param_thdsta_i_0" BEL
        "I2C/I2C/X_IIC/REG_INTERFACE_I/timing_param_thdsta_i_1" BEL
        "I2C/I2C/X_IIC/REG_INTERFACE_I/timing_param_thdsta_i_2" BEL
        "I2C/I2C/X_IIC/REG_INTERFACE_I/timing_param_thdsta_i_3" BEL
        "I2C/I2C/X_IIC/REG_INTERFACE_I/timing_param_thdsta_i_4" BEL
        "I2C/I2C/X_IIC/REG_INTERFACE_I/timing_param_thdsta_i_5" BEL
        "I2C/I2C/X_IIC/REG_INTERFACE_I/timing_param_thdsta_i_6" BEL
        "I2C/I2C/X_IIC/REG_INTERFACE_I/timing_param_thdsta_i_7" BEL
        "I2C/I2C/X_IIC/REG_INTERFACE_I/timing_param_thdsta_i_8" BEL
        "I2C/I2C/X_IIC/REG_INTERFACE_I/timing_param_thdsta_i_9" BEL
        "I2C/I2C/X_IIC/REG_INTERFACE_I/timing_param_tbuf_i_0" BEL
        "I2C/I2C/X_IIC/REG_INTERFACE_I/timing_param_tbuf_i_1" BEL
        "I2C/I2C/X_IIC/REG_INTERFACE_I/timing_param_tbuf_i_2" BEL
        "I2C/I2C/X_IIC/REG_INTERFACE_I/timing_param_tbuf_i_3" BEL
        "I2C/I2C/X_IIC/REG_INTERFACE_I/timing_param_tbuf_i_4" BEL
        "I2C/I2C/X_IIC/REG_INTERFACE_I/timing_param_tbuf_i_5" BEL
        "I2C/I2C/X_IIC/REG_INTERFACE_I/timing_param_tbuf_i_6" BEL
        "I2C/I2C/X_IIC/REG_INTERFACE_I/timing_param_tbuf_i_7" BEL
        "I2C/I2C/X_IIC/REG_INTERFACE_I/timing_param_tbuf_i_8" BEL
        "I2C/I2C/X_IIC/REG_INTERFACE_I/timing_param_tbuf_i_9" BEL
        "I2C/I2C/X_IIC/REG_INTERFACE_I/timing_param_thigh_i_0" BEL
        "I2C/I2C/X_IIC/REG_INTERFACE_I/timing_param_thigh_i_1" BEL
        "I2C/I2C/X_IIC/REG_INTERFACE_I/timing_param_thigh_i_2" BEL
        "I2C/I2C/X_IIC/REG_INTERFACE_I/timing_param_thigh_i_3" BEL
        "I2C/I2C/X_IIC/REG_INTERFACE_I/timing_param_thigh_i_4" BEL
        "I2C/I2C/X_IIC/REG_INTERFACE_I/timing_param_thigh_i_5" BEL
        "I2C/I2C/X_IIC/REG_INTERFACE_I/timing_param_thigh_i_6" BEL
        "I2C/I2C/X_IIC/REG_INTERFACE_I/timing_param_thigh_i_7" BEL
        "I2C/I2C/X_IIC/REG_INTERFACE_I/timing_param_thigh_i_8" BEL
        "I2C/I2C/X_IIC/REG_INTERFACE_I/timing_param_thigh_i_9" BEL
        "I2C/I2C/X_IIC/REG_INTERFACE_I/timing_param_tlow_i_0" BEL
        "I2C/I2C/X_IIC/REG_INTERFACE_I/timing_param_tlow_i_1" BEL
        "I2C/I2C/X_IIC/REG_INTERFACE_I/timing_param_tlow_i_2" BEL
        "I2C/I2C/X_IIC/REG_INTERFACE_I/timing_param_tlow_i_3" BEL
        "I2C/I2C/X_IIC/REG_INTERFACE_I/timing_param_tlow_i_4" BEL
        "I2C/I2C/X_IIC/REG_INTERFACE_I/timing_param_tlow_i_5" BEL
        "I2C/I2C/X_IIC/REG_INTERFACE_I/timing_param_tlow_i_6" BEL
        "I2C/I2C/X_IIC/REG_INTERFACE_I/timing_param_tlow_i_7" BEL
        "I2C/I2C/X_IIC/REG_INTERFACE_I/timing_param_tlow_i_8" BEL
        "I2C/I2C/X_IIC/REG_INTERFACE_I/timing_param_tlow_i_9" BEL
        "I2C/I2C/X_IIC/REG_INTERFACE_I/timing_param_thddat_i_0" BEL
        "I2C/I2C/X_IIC/REG_INTERFACE_I/timing_param_thddat_i_1" BEL
        "I2C/I2C/X_IIC/REG_INTERFACE_I/timing_param_thddat_i_2" BEL
        "I2C/I2C/X_IIC/REG_INTERFACE_I/timing_param_thddat_i_3" BEL
        "I2C/I2C/X_IIC/REG_INTERFACE_I/timing_param_thddat_i_4" BEL
        "I2C/I2C/X_IIC/REG_INTERFACE_I/timing_param_thddat_i_5" BEL
        "I2C/I2C/X_IIC/REG_INTERFACE_I/timing_param_thddat_i_6" BEL
        "I2C/I2C/X_IIC/REG_INTERFACE_I/timing_param_thddat_i_7" BEL
        "I2C/I2C/X_IIC/REG_INTERFACE_I/timing_param_thddat_i_8" BEL
        "I2C/I2C/X_IIC/REG_INTERFACE_I/timing_param_thddat_i_9" BEL
        "I2C/I2C/X_IIC/REG_INTERFACE_I/msms_d1" BEL
        "I2C/I2C/X_IIC/REG_INTERFACE_I/ro_prev_i" BEL
        "I2C/I2C/X_IIC/REG_INTERFACE_I/Tx_fifo_rst" BEL
        "I2C/I2C/X_IIC/REG_INTERFACE_I/IIC2Bus_IntrEvent_7" BEL
        "I2C/I2C/X_IIC/REG_INTERFACE_I/IIC2Bus_IntrEvent_6" BEL
        "I2C/I2C/X_IIC/REG_INTERFACE_I/IIC2Bus_IntrEvent_4" BEL
        "I2C/I2C/X_IIC/REG_INTERFACE_I/IIC2Bus_IntrEvent_3" BEL
        "I2C/I2C/X_IIC/REG_INTERFACE_I/IIC2Bus_IntrEvent_2" BEL
        "I2C/I2C/X_IIC/REG_INTERFACE_I/IIC2Bus_IntrEvent_1" BEL
        "I2C/I2C/X_IIC/REG_INTERFACE_I/IIC2Bus_IntrEvent_0" BEL
        "I2C/I2C/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_16"
        BEL
        "I2C/I2C/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_2"
        BEL
        "I2C/I2C/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0"
        BEL
        "I2C/I2C/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_8"
        BEL
        "I2C/I2C/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7"
        BEL
        "I2C/I2C/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_10"
        BEL
        "I2C/I2C/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_17"
        BEL
        "I2C/I2C/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_18"
        BEL
        "I2C/I2C/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_19"
        BEL
        "I2C/I2C/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_20"
        BEL
        "I2C/I2C/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_21"
        BEL
        "I2C/I2C/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_22"
        BEL
        "I2C/I2C/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_23"
        BEL
        "I2C/I2C/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_26"
        BEL
        "I2C/I2C/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_24"
        BEL
        "I2C/I2C/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_25"
        BEL
        "I2C/I2C/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_27"
        BEL
        "I2C/I2C/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_28"
        BEL
        "I2C/I2C/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_29"
        BEL
        "I2C/I2C/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_30"
        BEL
        "I2C/I2C/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_31"
        BEL
        "I2C/I2C/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_32"
        BEL
        "I2C/I2C/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_33"
        BEL
        "I2C/I2C/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_34"
        BEL
        "I2C/I2C/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_0"
        BEL
        "I2C/I2C/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_1"
        BEL
        "I2C/I2C/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_2"
        BEL
        "I2C/I2C/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_3"
        BEL
        "I2C/I2C/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_4"
        BEL
        "I2C/I2C/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_5"
        BEL
        "I2C/I2C/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_6"
        BEL
        "I2C/I2C/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_7"
        BEL
        "I2C/I2C/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_8"
        BEL
        "I2C/I2C/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_9"
        BEL
        "I2C/I2C/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_31"
        BEL
        "I2C/I2C/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2"
        BEL
        "I2C/I2C/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_0"
        BEL
        "I2C/I2C/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_1"
        BEL
        "I2C/I2C/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_2"
        BEL
        "I2C/I2C/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3"
        BEL
        "I2C/I2C/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1"
        BEL "I2C/I2C/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/irpt_wrack_d1"
        BEL
        "I2C/I2C/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/ip_irpt_enable_reg_0"
        BEL
        "I2C/I2C/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/ip_irpt_enable_reg_1"
        BEL
        "I2C/I2C/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/ip_irpt_enable_reg_2"
        BEL
        "I2C/I2C/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/ip_irpt_enable_reg_3"
        BEL
        "I2C/I2C/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/ip_irpt_enable_reg_4"
        BEL
        "I2C/I2C/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/ip_irpt_enable_reg_5"
        BEL
        "I2C/I2C/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/ip_irpt_enable_reg_6"
        BEL
        "I2C/I2C/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/ip_irpt_enable_reg_7"
        BEL
        "I2C/I2C/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/ip_irpt_status_reg_0"
        BEL
        "I2C/I2C/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/ip_irpt_status_reg_1"
        BEL
        "I2C/I2C/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/ip_irpt_status_reg_2"
        BEL
        "I2C/I2C/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/ip_irpt_status_reg_3"
        BEL
        "I2C/I2C/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/ip_irpt_status_reg_4"
        BEL
        "I2C/I2C/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/ip_irpt_status_reg_5"
        BEL
        "I2C/I2C/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/ip_irpt_status_reg_6"
        BEL
        "I2C/I2C/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/ip_irpt_status_reg_7"
        BEL "I2C/I2C/X_IIC/X_AXI_IPIF_SSP1/AXI_IP2Bus_WrAck" BEL
        "I2C/I2C/X_IIC/X_AXI_IPIF_SSP1/AXI_IP2Bus_RdAck" BEL
        "I2C/I2C/X_IIC/Tx_fifo_rd_d" BEL "I2C/I2C/X_IIC/Tx_fifo_wr_d" BEL
        "I2C/I2C/X_IIC/Rc_fifo_wr_d" BEL "I2C/I2C/X_IIC/Rc_fifo_rd_d" BEL
        "Display16x2/Display16x2/gpio_core_1/gpio_Data_In_5" BEL
        "Display16x2/Display16x2/gpio_core_1/Mshreg_gpio_Data_In_5" BEL
        "Display16x2/Display16x2/gpio_core_1/gpio_Data_In_4" BEL
        "Display16x2/Display16x2/gpio_core_1/Mshreg_gpio_Data_In_4" BEL
        "Display16x2/Display16x2/gpio_core_1/gpio_Data_In_6" BEL
        "Display16x2/Display16x2/gpio_core_1/Mshreg_gpio_Data_In_6" BEL
        "Display16x2/Display16x2/gpio_core_1/gpio_Data_In_3" BEL
        "Display16x2/Display16x2/gpio_core_1/Mshreg_gpio_Data_In_3" BEL
        "Display16x2/Display16x2/gpio_core_1/gpio_Data_In_2" BEL
        "Display16x2/Display16x2/gpio_core_1/Mshreg_gpio_Data_In_2" BEL
        "Display16x2/Display16x2/gpio_core_1/gpio_Data_In_1" BEL
        "Display16x2/Display16x2/gpio_core_1/Mshreg_gpio_Data_In_1" BEL
        "Display16x2/Display16x2/gpio_core_1/gpio_Data_In_0" BEL
        "Display16x2/Display16x2/gpio_core_1/Mshreg_gpio_Data_In_0" BEL
        "Display16x2/Display16x2/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3"
        BEL
        "Display16x2/Display16x2/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_0"
        BEL
        "Display16x2/Display16x2/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_1"
        BEL
        "Display16x2/Display16x2/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_2"
        BEL "Display16x2/Display16x2/gpio_core_1/GPIO_DBus_i_25" BEL
        "Display16x2/Display16x2/gpio_core_1/GPIO_DBus_i_26" BEL
        "Display16x2/Display16x2/gpio_core_1/GPIO_DBus_i_27" BEL
        "Display16x2/Display16x2/gpio_core_1/GPIO_DBus_i_28" BEL
        "Display16x2/Display16x2/gpio_core_1/GPIO_DBus_i_29" BEL
        "Display16x2/Display16x2/gpio_core_1/GPIO_DBus_i_30" BEL
        "Display16x2/Display16x2/gpio_core_1/GPIO_DBus_i_31" BEL
        "Display16x2/Display16x2/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0_1"
        BEL
        "Display16x2/Display16x2/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0"
        BEL "Display16x2/Display16x2/bus2ip_reset" BEL
        "Display16x2/Display16x2/ip2bus_rdack_i_D1" BEL
        "Display16x2/Display16x2/ip2bus_wrack_i_D1" BEL
        "Display16x2/Display16x2/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i"
        BEL
        "Display16x2/Display16x2/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i"
        BEL "Display16x2/Display16x2/gpio_core_1/gpio_Data_Out_6" BEL
        "Display16x2/Display16x2/gpio_core_1/gpio_Data_Out_5" BEL
        "Display16x2/Display16x2/gpio_core_1/gpio_Data_Out_4" BEL
        "Display16x2/Display16x2/gpio_core_1/gpio_Data_Out_3" BEL
        "Display16x2/Display16x2/gpio_core_1/gpio_Data_Out_2" BEL
        "Display16x2/Display16x2/gpio_core_1/gpio_Data_Out_1" BEL
        "Display16x2/Display16x2/gpio_core_1/gpio_Data_Out_0" BEL
        "Display16x2/Display16x2/gpio_core_1/gpio_OE_6" BEL
        "Display16x2/Display16x2/gpio_core_1/gpio_OE_5" BEL
        "Display16x2/Display16x2/gpio_core_1/gpio_OE_4" BEL
        "Display16x2/Display16x2/gpio_core_1/gpio_OE_3" BEL
        "Display16x2/Display16x2/gpio_core_1/gpio_OE_2" BEL
        "Display16x2/Display16x2/gpio_core_1/gpio_OE_1" BEL
        "Display16x2/Display16x2/gpio_core_1/gpio_OE_0" BEL
        "Display16x2/Display16x2/gpio_core_1/iGPIO_xferAck" BEL
        "Display16x2/Display16x2/gpio_core_1/gpio_xferAck_Reg" BEL
        "Display16x2/Display16x2/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_0"
        BEL
        "Display16x2/Display16x2/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_1"
        BEL
        "Display16x2/Display16x2/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_2"
        BEL
        "Display16x2/Display16x2/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_3"
        BEL
        "Display16x2/Display16x2/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_4"
        BEL
        "Display16x2/Display16x2/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_5"
        BEL
        "Display16x2/Display16x2/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_6"
        BEL
        "Display16x2/Display16x2/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2"
        BEL
        "Display16x2/Display16x2/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1"
        BEL "Display16x2/Display16x2/ip2bus_data_i_D1_31" BEL
        "Display16x2/Display16x2/ip2bus_data_i_D1_30" BEL
        "Display16x2/Display16x2/ip2bus_data_i_D1_29" BEL
        "Display16x2/Display16x2/ip2bus_data_i_D1_28" BEL
        "Display16x2/Display16x2/ip2bus_data_i_D1_27" BEL
        "Display16x2/Display16x2/ip2bus_data_i_D1_26" BEL
        "Display16x2/Display16x2/ip2bus_data_i_D1_25" BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/Using_LUT6.RegFile_X2/SP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/Using_LUT6.RegFile_X2/DP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/Using_LUT6.RegFile_X1/SP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/Using_LUT6.RegFile_X1/DP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[1].Register_File_Bit_I/Using_LUT6.RegFile_X2/SP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[1].Register_File_Bit_I/Using_LUT6.RegFile_X2/DP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[1].Register_File_Bit_I/Using_LUT6.RegFile_X1/SP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[1].Register_File_Bit_I/Using_LUT6.RegFile_X1/DP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[2].Register_File_Bit_I/Using_LUT6.RegFile_X2/SP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[2].Register_File_Bit_I/Using_LUT6.RegFile_X2/DP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[2].Register_File_Bit_I/Using_LUT6.RegFile_X1/SP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[2].Register_File_Bit_I/Using_LUT6.RegFile_X1/DP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[3].Register_File_Bit_I/Using_LUT6.RegFile_X2/SP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[3].Register_File_Bit_I/Using_LUT6.RegFile_X2/DP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[3].Register_File_Bit_I/Using_LUT6.RegFile_X1/SP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[3].Register_File_Bit_I/Using_LUT6.RegFile_X1/DP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[4].Register_File_Bit_I/Using_LUT6.RegFile_X2/SP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[4].Register_File_Bit_I/Using_LUT6.RegFile_X2/DP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[4].Register_File_Bit_I/Using_LUT6.RegFile_X1/SP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[4].Register_File_Bit_I/Using_LUT6.RegFile_X1/DP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[5].Register_File_Bit_I/Using_LUT6.RegFile_X2/SP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[5].Register_File_Bit_I/Using_LUT6.RegFile_X2/DP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[5].Register_File_Bit_I/Using_LUT6.RegFile_X1/SP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[5].Register_File_Bit_I/Using_LUT6.RegFile_X1/DP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[6].Register_File_Bit_I/Using_LUT6.RegFile_X2/SP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[6].Register_File_Bit_I/Using_LUT6.RegFile_X2/DP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[6].Register_File_Bit_I/Using_LUT6.RegFile_X1/SP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[6].Register_File_Bit_I/Using_LUT6.RegFile_X1/DP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[7].Register_File_Bit_I/Using_LUT6.RegFile_X2/SP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[7].Register_File_Bit_I/Using_LUT6.RegFile_X2/DP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[7].Register_File_Bit_I/Using_LUT6.RegFile_X1/SP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[7].Register_File_Bit_I/Using_LUT6.RegFile_X1/DP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[8].Register_File_Bit_I/Using_LUT6.RegFile_X2/SP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[8].Register_File_Bit_I/Using_LUT6.RegFile_X2/DP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[8].Register_File_Bit_I/Using_LUT6.RegFile_X1/SP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[8].Register_File_Bit_I/Using_LUT6.RegFile_X1/DP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[9].Register_File_Bit_I/Using_LUT6.RegFile_X2/SP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[9].Register_File_Bit_I/Using_LUT6.RegFile_X2/DP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[9].Register_File_Bit_I/Using_LUT6.RegFile_X1/SP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[9].Register_File_Bit_I/Using_LUT6.RegFile_X1/DP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[10].Register_File_Bit_I/Using_LUT6.RegFile_X2/SP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[10].Register_File_Bit_I/Using_LUT6.RegFile_X2/DP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[10].Register_File_Bit_I/Using_LUT6.RegFile_X1/SP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[10].Register_File_Bit_I/Using_LUT6.RegFile_X1/DP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[11].Register_File_Bit_I/Using_LUT6.RegFile_X2/SP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[11].Register_File_Bit_I/Using_LUT6.RegFile_X2/DP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[11].Register_File_Bit_I/Using_LUT6.RegFile_X1/SP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[11].Register_File_Bit_I/Using_LUT6.RegFile_X1/DP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[12].Register_File_Bit_I/Using_LUT6.RegFile_X2/SP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[12].Register_File_Bit_I/Using_LUT6.RegFile_X2/DP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[12].Register_File_Bit_I/Using_LUT6.RegFile_X1/SP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[12].Register_File_Bit_I/Using_LUT6.RegFile_X1/DP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[13].Register_File_Bit_I/Using_LUT6.RegFile_X2/SP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[13].Register_File_Bit_I/Using_LUT6.RegFile_X2/DP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[13].Register_File_Bit_I/Using_LUT6.RegFile_X1/SP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[13].Register_File_Bit_I/Using_LUT6.RegFile_X1/DP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[14].Register_File_Bit_I/Using_LUT6.RegFile_X2/SP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[14].Register_File_Bit_I/Using_LUT6.RegFile_X2/DP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[14].Register_File_Bit_I/Using_LUT6.RegFile_X1/SP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[14].Register_File_Bit_I/Using_LUT6.RegFile_X1/DP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[15].Register_File_Bit_I/Using_LUT6.RegFile_X2/SP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[15].Register_File_Bit_I/Using_LUT6.RegFile_X2/DP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[15].Register_File_Bit_I/Using_LUT6.RegFile_X1/SP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[15].Register_File_Bit_I/Using_LUT6.RegFile_X1/DP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[16].Register_File_Bit_I/Using_LUT6.RegFile_X2/SP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[16].Register_File_Bit_I/Using_LUT6.RegFile_X2/DP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[16].Register_File_Bit_I/Using_LUT6.RegFile_X1/SP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[16].Register_File_Bit_I/Using_LUT6.RegFile_X1/DP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[17].Register_File_Bit_I/Using_LUT6.RegFile_X2/SP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[17].Register_File_Bit_I/Using_LUT6.RegFile_X2/DP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[17].Register_File_Bit_I/Using_LUT6.RegFile_X1/SP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[17].Register_File_Bit_I/Using_LUT6.RegFile_X1/DP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[18].Register_File_Bit_I/Using_LUT6.RegFile_X2/SP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[18].Register_File_Bit_I/Using_LUT6.RegFile_X2/DP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[18].Register_File_Bit_I/Using_LUT6.RegFile_X1/SP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[18].Register_File_Bit_I/Using_LUT6.RegFile_X1/DP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[19].Register_File_Bit_I/Using_LUT6.RegFile_X2/SP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[19].Register_File_Bit_I/Using_LUT6.RegFile_X2/DP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[19].Register_File_Bit_I/Using_LUT6.RegFile_X1/SP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[19].Register_File_Bit_I/Using_LUT6.RegFile_X1/DP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[20].Register_File_Bit_I/Using_LUT6.RegFile_X2/SP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[20].Register_File_Bit_I/Using_LUT6.RegFile_X2/DP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[20].Register_File_Bit_I/Using_LUT6.RegFile_X1/SP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[20].Register_File_Bit_I/Using_LUT6.RegFile_X1/DP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[21].Register_File_Bit_I/Using_LUT6.RegFile_X2/SP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[21].Register_File_Bit_I/Using_LUT6.RegFile_X2/DP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[21].Register_File_Bit_I/Using_LUT6.RegFile_X1/SP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[21].Register_File_Bit_I/Using_LUT6.RegFile_X1/DP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[22].Register_File_Bit_I/Using_LUT6.RegFile_X2/SP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[22].Register_File_Bit_I/Using_LUT6.RegFile_X2/DP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[22].Register_File_Bit_I/Using_LUT6.RegFile_X1/SP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[22].Register_File_Bit_I/Using_LUT6.RegFile_X1/DP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[23].Register_File_Bit_I/Using_LUT6.RegFile_X2/SP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[23].Register_File_Bit_I/Using_LUT6.RegFile_X2/DP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[23].Register_File_Bit_I/Using_LUT6.RegFile_X1/SP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[23].Register_File_Bit_I/Using_LUT6.RegFile_X1/DP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[24].Register_File_Bit_I/Using_LUT6.RegFile_X2/SP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[24].Register_File_Bit_I/Using_LUT6.RegFile_X2/DP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[24].Register_File_Bit_I/Using_LUT6.RegFile_X1/SP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[24].Register_File_Bit_I/Using_LUT6.RegFile_X1/DP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[25].Register_File_Bit_I/Using_LUT6.RegFile_X2/SP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[25].Register_File_Bit_I/Using_LUT6.RegFile_X2/DP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[25].Register_File_Bit_I/Using_LUT6.RegFile_X1/SP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[25].Register_File_Bit_I/Using_LUT6.RegFile_X1/DP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[26].Register_File_Bit_I/Using_LUT6.RegFile_X2/SP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[26].Register_File_Bit_I/Using_LUT6.RegFile_X2/DP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[26].Register_File_Bit_I/Using_LUT6.RegFile_X1/SP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[26].Register_File_Bit_I/Using_LUT6.RegFile_X1/DP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[27].Register_File_Bit_I/Using_LUT6.RegFile_X2/SP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[27].Register_File_Bit_I/Using_LUT6.RegFile_X2/DP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[27].Register_File_Bit_I/Using_LUT6.RegFile_X1/SP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[27].Register_File_Bit_I/Using_LUT6.RegFile_X1/DP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[28].Register_File_Bit_I/Using_LUT6.RegFile_X2/SP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[28].Register_File_Bit_I/Using_LUT6.RegFile_X2/DP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[28].Register_File_Bit_I/Using_LUT6.RegFile_X1/SP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[28].Register_File_Bit_I/Using_LUT6.RegFile_X1/DP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[29].Register_File_Bit_I/Using_LUT6.RegFile_X2/SP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[29].Register_File_Bit_I/Using_LUT6.RegFile_X2/DP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[29].Register_File_Bit_I/Using_LUT6.RegFile_X1/SP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[29].Register_File_Bit_I/Using_LUT6.RegFile_X1/DP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[30].Register_File_Bit_I/Using_LUT6.RegFile_X2/SP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[30].Register_File_Bit_I/Using_LUT6.RegFile_X2/DP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[30].Register_File_Bit_I/Using_LUT6.RegFile_X1/SP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[30].Register_File_Bit_I/Using_LUT6.RegFile_X1/DP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[31].Register_File_Bit_I/Using_LUT6.RegFile_X2/SP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[31].Register_File_Bit_I/Using_LUT6.RegFile_X2/DP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[31].Register_File_Bit_I/Using_LUT6.RegFile_X1/SP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[31].Register_File_Bit_I/Using_LUT6.RegFile_X1/DP";
TIMEGRP microblaze_0_ilmb_POR_FF_I_dst = BEL
        "microblaze_0_ilmb/microblaze_0_ilmb/POR_FF_I";
TIMEGRP microblaze_0_dlmb_POR_FF_I_dst = BEL
        "microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I";
TIMEGRP axi4lite_0_reset_resync = BEL
        "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0"
        BEL
        "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1"
        BEL
        "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2";
TIMEGRP microblaze_0_Reset_dst = BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp";
TIMEGRP microblaze_0_Interrupt_dst = BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/external_interrupt";
PIN SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0_pins<0> = BEL
        "SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0" PINNAME DIVCLK;
PIN
        clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst_pins<2>
        = BEL
        "clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst"
        PINNAME CLKIN1;
TIMEGRP sys_clk_pin = PIN "SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0_pins<0>" PIN
        "clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst_pins<2>";
TIMEGRP axi4lite_0_reset_source = FFS(*) PADS(*);
TIMEGRP GRP_INTC_intr_sync_microblaze_0_intc = BEL
        "microblaze_0_intc/microblaze_0_intc/INTC_CORE_I/intr_sync_3";
TIMEGRP GRP_INTC_intr_p1_microblaze_0_intc = BEL
        "microblaze_0_intc/microblaze_0_intc/INTC_CORE_I/intr_p1_3";
PATH TS_sync_microblaze_0_intc_path = TO TIMEGRP
        "GRP_INTC_intr_sync_microblaze_0_intc";
PATH "TS_sync_microblaze_0_intc_path" TIG;
PATH TS_intr_sync_p1_microblaze_0_intc_path = FROM TIMEGRP
        "GRP_INTC_intr_sync_microblaze_0_intc" TO TIMEGRP
        "GRP_INTC_intr_p1_microblaze_0_intc";
PATH "TS_intr_sync_p1_microblaze_0_intc_path" TIG;
TIMEGRP "FFS" = FFS(*);
PATH TS_TIG_microblaze_0_Reset_path = FROM TIMEGRP "FFS" TO TIMEGRP
        "microblaze_0_Reset_dst";
PATH "TS_TIG_microblaze_0_Reset_path" TIG;
PATH TS_TIG_microblaze_0_Interrupt_path = FROM TIMEGRP "FFS" TO TIMEGRP
        "microblaze_0_Interrupt_dst";
PATH "TS_TIG_microblaze_0_Interrupt_path" TIG;
PATH TS_axi4lite_0_reset_resync_path = FROM TIMEGRP "axi4lite_0_reset_source"
        TO TIMEGRP "axi4lite_0_reset_resync";
PATH "TS_axi4lite_0_reset_resync_path" TIG;
PATH TS_TIG_microblaze_0_dlmb_POR_FF_I_path = FROM TIMEGRP "FFS" TO TIMEGRP
        "microblaze_0_dlmb_POR_FF_I_dst";
PATH "TS_TIG_microblaze_0_dlmb_POR_FF_I_path" TIG;
PATH TS_TIG_microblaze_0_ilmb_POR_FF_I_path = FROM TIMEGRP "FFS" TO TIMEGRP
        "microblaze_0_ilmb_POR_FF_I_dst";
PATH "TS_TIG_microblaze_0_ilmb_POR_FF_I_path" TIG;
TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 66.666 MHz HIGH 50%;
TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 = PERIOD TIMEGRP
        "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
        * 1.5 HIGH 50%;
PIN RESET_pins<0> = BEL "RESET" PINNAME PAD;
PIN "RESET_pins<0>" TIG;
SCHEMATIC END;

