// Seed: 2567898571
`define pp_0 0
`default_nettype wire `timescale 1 ps / 1ps
module module_0 ();
  type_4(
      1, 1'h0
  );
  logic id_0, id_1;
  logic id_2;
  type_7(
      1, 1, id_1, {id_1 * 1 + 1, id_0}
  );
  logic id_3 = 1;
endmodule
