#Build: Fabric Compiler 2022.1, Build 99559, Jul 12 00:20 2022
#Install: D:\PDS\PDS_2022.1\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.22631
#Hostname: MICROSO-UNG0F87
Generated by Fabric Compiler (version 2022.1 build 99559) at Thu Oct 31 11:42:17 2024
# pvf -action compile

pvf_reg_constant frame_read_write_channel_6/frame_fifo_read_m0/wait_cnt[15] 0

pvf_reg_constant frame_read_write_channel_6/frame_fifo_read_m0/wait_cnt[14] 0

pvf_reg_constant frame_read_write_channel_6/frame_fifo_read_m0/wait_cnt[13] 0

pvf_reg_constant frame_read_write_channel_6/frame_fifo_read_m0/wait_cnt[12] 0

pvf_reg_constant frame_read_write_channel_6/frame_fifo_read_m0/wait_cnt[11] 0

pvf_reg_constant frame_read_write_channel_6/frame_fifo_read_m0/wait_cnt[10] 0

pvf_reg_constant frame_read_write_channel_6/frame_fifo_read_m0/wait_cnt[9] 0

pvf_reg_constant frame_read_write_channel_6/frame_fifo_read_m0/wait_cnt[8] 0

pvf_reg_constant frame_read_write_channel_5/frame_fifo_read_m0/wait_cnt[15] 0

pvf_reg_constant frame_read_write_channel_5/frame_fifo_read_m0/wait_cnt[14] 0

pvf_reg_constant frame_read_write_channel_5/frame_fifo_read_m0/wait_cnt[13] 0

pvf_reg_constant frame_read_write_channel_5/frame_fifo_read_m0/wait_cnt[12] 0

pvf_reg_constant frame_read_write_channel_5/frame_fifo_read_m0/wait_cnt[11] 0

pvf_reg_constant frame_read_write_channel_5/frame_fifo_read_m0/wait_cnt[10] 0

pvf_reg_constant frame_read_write_channel_5/frame_fifo_read_m0/wait_cnt[9] 0

pvf_reg_constant frame_read_write_channel_5/frame_fifo_read_m0/wait_cnt[8] 0

pvf_reg_constant frame_read_write_channel_4/frame_fifo_read_m0/wait_cnt[15] 0

pvf_reg_constant frame_read_write_channel_4/frame_fifo_read_m0/wait_cnt[14] 0

pvf_reg_constant frame_read_write_channel_4/frame_fifo_read_m0/wait_cnt[13] 0

pvf_reg_constant frame_read_write_channel_4/frame_fifo_read_m0/wait_cnt[12] 0

pvf_reg_constant frame_read_write_channel_4/frame_fifo_read_m0/wait_cnt[11] 0

pvf_reg_constant frame_read_write_channel_4/frame_fifo_read_m0/wait_cnt[10] 0

pvf_reg_constant frame_read_write_channel_4/frame_fifo_read_m0/wait_cnt[9] 0

pvf_reg_constant frame_read_write_channel_4/frame_fifo_read_m0/wait_cnt[8] 0

pvf_reg_constant frame_read_write_channel_3/frame_fifo_read_m0/wait_cnt[15] 0

pvf_reg_constant frame_read_write_channel_3/frame_fifo_read_m0/wait_cnt[14] 0

pvf_reg_constant frame_read_write_channel_3/frame_fifo_read_m0/wait_cnt[13] 0

pvf_reg_constant frame_read_write_channel_3/frame_fifo_read_m0/wait_cnt[12] 0

pvf_reg_constant frame_read_write_channel_3/frame_fifo_read_m0/wait_cnt[11] 0

pvf_reg_constant frame_read_write_channel_3/frame_fifo_read_m0/wait_cnt[10] 0

pvf_reg_constant frame_read_write_channel_3/frame_fifo_read_m0/wait_cnt[9] 0

pvf_reg_constant frame_read_write_channel_3/frame_fifo_read_m0/wait_cnt[8] 0

pvf_reg_constant frame_read_write_channel_2/frame_fifo_read_m0/wait_cnt[15] 0

pvf_reg_constant frame_read_write_channel_2/frame_fifo_read_m0/wait_cnt[14] 0

pvf_reg_constant frame_read_write_channel_2/frame_fifo_read_m0/wait_cnt[13] 0

pvf_reg_constant frame_read_write_channel_2/frame_fifo_read_m0/wait_cnt[12] 0

pvf_reg_constant frame_read_write_channel_2/frame_fifo_read_m0/wait_cnt[11] 0

pvf_reg_constant frame_read_write_channel_2/frame_fifo_read_m0/wait_cnt[10] 0

pvf_reg_constant frame_read_write_channel_2/frame_fifo_read_m0/wait_cnt[9] 0

pvf_reg_constant frame_read_write_channel_2/frame_fifo_read_m0/wait_cnt[8] 0

pvf_reg_constant frame_read_write_channel_1/frame_fifo_read_m0/wait_cnt[15] 0

pvf_reg_constant frame_read_write_channel_1/frame_fifo_read_m0/wait_cnt[14] 0

pvf_reg_constant frame_read_write_channel_1/frame_fifo_read_m0/wait_cnt[13] 0

pvf_reg_constant frame_read_write_channel_1/frame_fifo_read_m0/wait_cnt[12] 0

pvf_reg_constant frame_read_write_channel_1/frame_fifo_read_m0/wait_cnt[11] 0

pvf_reg_constant frame_read_write_channel_1/frame_fifo_read_m0/wait_cnt[10] 0

pvf_reg_constant frame_read_write_channel_1/frame_fifo_read_m0/wait_cnt[9] 0

pvf_reg_constant frame_read_write_channel_1/frame_fifo_read_m0/wait_cnt[8] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/cnt[6] 0

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_cas_n -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_cs_n

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_cas_n -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_we_n

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_cas_n -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_ras_n

pvf_reg_constant ycbcr/rgb_r_m0[15] 0

pvf_reg_constant ycbcr/rgb_b_m0[13] 0

pvf_reg_constant ycbcr/rgb_b_m0[14] 0

pvf_reg_constant ycbcr/rgb_b_m0[15] 0

pvf_reg_constant the_instance_name/U_ipml_fifo_async_fifo/U_ipml_sdpram/wr_cs_bit0_ff 0

pvf_reg_constant the_instance_name/U_ipml_fifo_async_fifo/U_ipml_sdpram/wr_cs_bit1_bus_ff[0] 0

pvf_reg_constant the_instance_name/U_ipml_fifo_async_fifo/U_ipml_sdpram/wr_cs_bit2_bus_ff[0] 0

pvf_reg_constant the_instance_name/U_ipml_fifo_async_fifo/U_ipml_sdpram/rd_cs_bit0_ff 0

pvf_reg_constant the_instance_name/U_ipml_fifo_async_fifo/U_ipml_sdpram/rd_cs_bit1_bus_ff[0] 0

pvf_reg_constant the_instance_name/U_ipml_fifo_async_fifo/U_ipml_sdpram/rd_cs_bit2_bus_ff[0] 0

pvf_reg_constant frame_read_write_channel_6/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/wr_cs_bit0_ff 0

pvf_reg_constant frame_read_write_channel_5/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/wr_cs_bit0_ff 0

pvf_reg_constant frame_read_write_channel_4/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/wr_cs_bit0_ff 0

pvf_reg_constant frame_read_write_channel_3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/wr_cs_bit0_ff 0

pvf_reg_constant frame_read_write_channel_2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/wr_cs_bit0_ff 0

pvf_reg_constant frame_read_write_channel_1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/wr_cs_bit0_ff 0

pvf_reg_constant frame_read_write_channel_6/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/wr_cs_bit1_bus_ff[0] 0

pvf_reg_constant frame_read_write_channel_5/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/wr_cs_bit1_bus_ff[0] 0

pvf_reg_constant frame_read_write_channel_4/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/wr_cs_bit1_bus_ff[0] 0

pvf_reg_constant frame_read_write_channel_3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/wr_cs_bit1_bus_ff[0] 0

pvf_reg_constant frame_read_write_channel_2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/wr_cs_bit1_bus_ff[0] 0

pvf_reg_constant frame_read_write_channel_1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/wr_cs_bit1_bus_ff[0] 0

pvf_reg_constant frame_read_write_channel_6/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/wr_cs_bit2_bus_ff[0] 0

pvf_reg_constant frame_read_write_channel_5/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/wr_cs_bit2_bus_ff[0] 0

pvf_reg_constant frame_read_write_channel_4/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/wr_cs_bit2_bus_ff[0] 0

pvf_reg_constant frame_read_write_channel_3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/wr_cs_bit2_bus_ff[0] 0

pvf_reg_constant frame_read_write_channel_2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/wr_cs_bit2_bus_ff[0] 0

pvf_reg_constant frame_read_write_channel_1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/wr_cs_bit2_bus_ff[0] 0

pvf_reg_constant frame_read_write_channel_6/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/rd_cs_bit0_ff 0

pvf_reg_constant frame_read_write_channel_5/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/rd_cs_bit0_ff 0

pvf_reg_constant frame_read_write_channel_4/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/rd_cs_bit0_ff 0

pvf_reg_constant frame_read_write_channel_3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/rd_cs_bit0_ff 0

pvf_reg_constant frame_read_write_channel_2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/rd_cs_bit0_ff 0

pvf_reg_constant frame_read_write_channel_1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/rd_cs_bit0_ff 0

pvf_reg_constant frame_read_write_channel_6/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/rd_cs_bit1_bus_ff[0] 0

pvf_reg_constant frame_read_write_channel_5/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/rd_cs_bit1_bus_ff[0] 0

pvf_reg_constant frame_read_write_channel_4/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/rd_cs_bit1_bus_ff[0] 0

pvf_reg_constant frame_read_write_channel_3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/rd_cs_bit1_bus_ff[0] 0

pvf_reg_constant frame_read_write_channel_2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/rd_cs_bit1_bus_ff[0] 0

pvf_reg_constant frame_read_write_channel_1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/rd_cs_bit1_bus_ff[0] 0

pvf_reg_constant frame_read_write_channel_6/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/rd_cs_bit2_bus_ff[0] 0

pvf_reg_constant frame_read_write_channel_5/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/rd_cs_bit2_bus_ff[0] 0

pvf_reg_constant frame_read_write_channel_4/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/rd_cs_bit2_bus_ff[0] 0

pvf_reg_constant frame_read_write_channel_3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/rd_cs_bit2_bus_ff[0] 0

pvf_reg_constant frame_read_write_channel_2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/rd_cs_bit2_bus_ff[0] 0

pvf_reg_constant frame_read_write_channel_1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/rd_cs_bit2_bus_ff[0] 0

pvf_reg_constant frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/wr_cs_bit0_ff 0

pvf_reg_constant frame_read_write_channel_5/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/wr_cs_bit0_ff 0

pvf_reg_constant frame_read_write_channel_4/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/wr_cs_bit0_ff 0

pvf_reg_constant frame_read_write_channel_3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/wr_cs_bit0_ff 0

pvf_reg_constant frame_read_write_channel_2/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/wr_cs_bit0_ff 0

pvf_reg_constant frame_read_write_channel_1/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/wr_cs_bit0_ff 0

pvf_reg_constant frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/wr_cs_bit1_bus_ff[0] 0

pvf_reg_constant frame_read_write_channel_5/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/wr_cs_bit1_bus_ff[0] 0

pvf_reg_constant frame_read_write_channel_4/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/wr_cs_bit1_bus_ff[0] 0

pvf_reg_constant frame_read_write_channel_3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/wr_cs_bit1_bus_ff[0] 0

pvf_reg_constant frame_read_write_channel_2/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/wr_cs_bit1_bus_ff[0] 0

pvf_reg_constant frame_read_write_channel_1/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/wr_cs_bit1_bus_ff[0] 0

pvf_reg_constant frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/wr_cs_bit2_bus_ff[0] 0

pvf_reg_constant frame_read_write_channel_5/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/wr_cs_bit2_bus_ff[0] 0

pvf_reg_constant frame_read_write_channel_4/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/wr_cs_bit2_bus_ff[0] 0

pvf_reg_constant frame_read_write_channel_3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/wr_cs_bit2_bus_ff[0] 0

pvf_reg_constant frame_read_write_channel_2/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/wr_cs_bit2_bus_ff[0] 0

pvf_reg_constant frame_read_write_channel_1/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/wr_cs_bit2_bus_ff[0] 0

pvf_reg_constant frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/rd_cs_bit0_ff 0

pvf_reg_constant frame_read_write_channel_5/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/rd_cs_bit0_ff 0

pvf_reg_constant frame_read_write_channel_4/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/rd_cs_bit0_ff 0

pvf_reg_constant frame_read_write_channel_3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/rd_cs_bit0_ff 0

pvf_reg_constant frame_read_write_channel_2/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/rd_cs_bit0_ff 0

pvf_reg_constant frame_read_write_channel_1/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/rd_cs_bit0_ff 0

pvf_reg_constant frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/rd_cs_bit1_bus_ff[0] 0

pvf_reg_constant frame_read_write_channel_5/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/rd_cs_bit1_bus_ff[0] 0

pvf_reg_constant frame_read_write_channel_4/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/rd_cs_bit1_bus_ff[0] 0

pvf_reg_constant frame_read_write_channel_3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/rd_cs_bit1_bus_ff[0] 0

pvf_reg_constant frame_read_write_channel_2/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/rd_cs_bit1_bus_ff[0] 0

pvf_reg_constant frame_read_write_channel_1/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/rd_cs_bit1_bus_ff[0] 0

pvf_reg_constant frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/rd_cs_bit2_bus_ff[0] 0

pvf_reg_constant frame_read_write_channel_5/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/rd_cs_bit2_bus_ff[0] 0

pvf_reg_constant frame_read_write_channel_4/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/rd_cs_bit2_bus_ff[0] 0

pvf_reg_constant frame_read_write_channel_3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/rd_cs_bit2_bus_ff[0] 0

pvf_reg_constant frame_read_write_channel_2/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/rd_cs_bit2_bus_ff[0] 0

pvf_reg_constant frame_read_write_channel_1/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/rd_cs_bit2_bus_ff[0] 0

pvf_reg_constant ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_sdpram/wr_cs_bit0_ff 0

pvf_reg_constant ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_sdpram/wr_cs_bit1_bus_ff[0] 0

pvf_reg_constant ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_sdpram/wr_cs_bit2_bus_ff[0] 0

pvf_reg_constant ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_sdpram/rd_cs_bit0_ff 0

pvf_reg_constant ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_sdpram/rd_cs_bit1_bus_ff[0] 0

pvf_reg_constant ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_sdpram/rd_cs_bit2_bus_ff[0] 0

pvf_reg_constant hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/lane_sync_1_ff 0

pvf_reg_constant hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/P_LANE_SYNC_1 0

pvf_reg_constant hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/lane_sync_en_1_ff 0

pvf_reg_constant hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/P_LANE_SYNC_EN_1 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_ba[2] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_ba[1] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_ba[0] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_odt 0

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/lp_cs_n[1] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/lp_ras_n[1]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/lp_cs_n[0] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/lp_ras_n[0]

pvf_reg_merging  -survived sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rbin[11] -deleted sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rptr[11]

pvf_reg_merging  -survived sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rbin[10] -deleted sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rptr[10]

pvf_reg_merging  -survived sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rbin[9] -deleted sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rptr[9]

pvf_reg_merging  -survived sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rbin[8] -deleted sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rptr[8]

pvf_reg_merging  -survived sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rbin[7] -deleted sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rptr[7]

pvf_reg_merging  -survived sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rbin[6] -deleted sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rptr[6]

pvf_reg_merging  -survived sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rbin[5] -deleted sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rptr[5]

pvf_reg_merging  -survived sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rbin[4] -deleted sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rptr[4]

pvf_reg_merging  -survived sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rbin[3] -deleted sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rptr[3]

pvf_reg_merging  -survived sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rbin[2] -deleted sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rptr[2]

pvf_reg_merging  -survived sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rbin[1] -deleted sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rptr[1]

pvf_reg_merging  -survived sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rbin[0] -deleted sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rptr[0]

pvf_reg_merging  -survived sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rbin[11] -deleted sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rptr[11]

pvf_reg_merging  -survived sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rbin[10] -deleted sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rptr[10]

pvf_reg_merging  -survived sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rbin[9] -deleted sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rptr[9]

pvf_reg_merging  -survived sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rbin[8] -deleted sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rptr[8]

pvf_reg_merging  -survived sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rbin[7] -deleted sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rptr[7]

pvf_reg_merging  -survived sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rbin[6] -deleted sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rptr[6]

pvf_reg_merging  -survived sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rbin[5] -deleted sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rptr[5]

pvf_reg_merging  -survived sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rbin[4] -deleted sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rptr[4]

pvf_reg_merging  -survived sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rbin[3] -deleted sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rptr[3]

pvf_reg_merging  -survived sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rbin[2] -deleted sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rptr[2]

pvf_reg_merging  -survived sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rbin[1] -deleted sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rptr[1]

pvf_reg_merging  -survived sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rbin[0] -deleted sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rptr[0]

pvf_reg_merging  -survived sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wbin[11] -deleted sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wptr[11]

pvf_reg_merging  -survived sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wbin[10] -deleted sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wptr[10]

pvf_reg_merging  -survived sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wbin[9] -deleted sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wptr[9]

pvf_reg_merging  -survived sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wbin[8] -deleted sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wptr[8]

pvf_reg_merging  -survived sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wbin[7] -deleted sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wptr[7]

pvf_reg_merging  -survived sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wbin[6] -deleted sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wptr[6]

pvf_reg_merging  -survived sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wbin[5] -deleted sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wptr[5]

pvf_reg_merging  -survived sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wbin[4] -deleted sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wptr[4]

pvf_reg_merging  -survived sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wbin[3] -deleted sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wptr[3]

pvf_reg_merging  -survived sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wbin[2] -deleted sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wptr[2]

pvf_reg_merging  -survived sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wbin[1] -deleted sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wptr[1]

pvf_reg_merging  -survived sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wbin[0] -deleted sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wptr[0]

pvf_reg_merging  -survived sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wbin[11] -deleted sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wptr[11]

pvf_reg_merging  -survived sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wbin[10] -deleted sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wptr[10]

pvf_reg_merging  -survived sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wbin[9] -deleted sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wptr[9]

pvf_reg_merging  -survived sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wbin[8] -deleted sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wptr[8]

pvf_reg_merging  -survived sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wbin[7] -deleted sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wptr[7]

pvf_reg_merging  -survived sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wbin[6] -deleted sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wptr[6]

pvf_reg_merging  -survived sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wbin[5] -deleted sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wptr[5]

pvf_reg_merging  -survived sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wbin[4] -deleted sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wptr[4]

pvf_reg_merging  -survived sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wbin[3] -deleted sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wptr[3]

pvf_reg_merging  -survived sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wbin[2] -deleted sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wptr[2]

pvf_reg_merging  -survived sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wbin[1] -deleted sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wptr[1]

pvf_reg_merging  -survived sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wbin[0] -deleted sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wptr[0]

pvf_reg_constant color_bar_scale/rgb_b[7] 0

pvf_reg_constant color_bar_scale/rgb_b[6] 0

pvf_reg_constant color_bar_scale/rgb_b[5] 0

pvf_reg_constant color_bar_scale/rgb_b[4] 0

pvf_reg_constant color_bar_scale/rgb_b[3] 0

pvf_reg_constant color_bar_scale/rgb_b[2] 0

pvf_reg_constant color_bar_scale/rgb_b[1] 0

pvf_reg_constant color_bar_scale/rgb_b[0] 0

pvf_reg_constant color_bar_m0/rgb_b[7] 0

pvf_reg_constant color_bar_m0/rgb_b[6] 0

pvf_reg_constant color_bar_m0/rgb_b[5] 0

pvf_reg_constant color_bar_m0/rgb_b[4] 0

pvf_reg_constant color_bar_m0/rgb_b[3] 0

pvf_reg_constant color_bar_m0/rgb_b[2] 0

pvf_reg_constant color_bar_m0/rgb_b[1] 0

pvf_reg_constant color_bar_m0/rgb_b[0] 0

pvf_reg_constant color_bar_scale/rgb_g[7] 0

pvf_reg_constant color_bar_scale/rgb_g[6] 0

pvf_reg_constant color_bar_scale/rgb_g[5] 0

pvf_reg_constant color_bar_scale/rgb_g[4] 0

pvf_reg_constant color_bar_scale/rgb_g[3] 0

pvf_reg_constant color_bar_scale/rgb_g[2] 0

pvf_reg_constant color_bar_scale/rgb_g[1] 0

pvf_reg_constant color_bar_scale/rgb_g[0] 0

pvf_reg_constant color_bar_m0/rgb_g[7] 0

pvf_reg_constant color_bar_m0/rgb_g[6] 0

pvf_reg_constant color_bar_m0/rgb_g[5] 0

pvf_reg_constant color_bar_m0/rgb_g[4] 0

pvf_reg_constant color_bar_m0/rgb_g[3] 0

pvf_reg_constant color_bar_m0/rgb_g[2] 0

pvf_reg_constant color_bar_m0/rgb_g[1] 0

pvf_reg_constant color_bar_m0/rgb_g[0] 0

pvf_reg_constant color_bar_scale/rgb_r[7] 0

pvf_reg_constant color_bar_scale/rgb_r[6] 0

pvf_reg_constant color_bar_scale/rgb_r[5] 0

pvf_reg_constant color_bar_scale/rgb_r[4] 0

pvf_reg_constant color_bar_scale/rgb_r[3] 0

pvf_reg_constant color_bar_scale/rgb_r[2] 0

pvf_reg_constant color_bar_scale/rgb_r[1] 0

pvf_reg_constant color_bar_scale/rgb_r[0] 0

pvf_reg_constant color_bar_m0/rgb_r[7] 0

pvf_reg_constant color_bar_m0/rgb_r[6] 0

pvf_reg_constant color_bar_m0/rgb_r[5] 0

pvf_reg_constant color_bar_m0/rgb_r[4] 0

pvf_reg_constant color_bar_m0/rgb_r[3] 0

pvf_reg_constant color_bar_m0/rgb_r[2] 0

pvf_reg_constant color_bar_m0/rgb_r[1] 0

pvf_reg_constant color_bar_m0/rgb_r[0] 0

pvf_reg_constant ycbcr/rgb_g_m0[0] 0
