Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 954d70c4304841afa8691180d0120535 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestbenchGeneral_behav xil_defaultlib.TestbenchGeneral xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3283] element index 5 into 'lambda' is out of bounds [E:/8-IITG Summer Internship/3-Verilog Files/4-bits/4-bits.srcs/sim_1/new/TestbenchGeneral.v:19]
WARNING: [VRFC 10-3283] element index 6 into 'lambda' is out of bounds [E:/8-IITG Summer Internship/3-Verilog Files/4-bits/4-bits.srcs/sim_1/new/TestbenchGeneral.v:20]
WARNING: [VRFC 10-3283] element index 7 into 'lambda' is out of bounds [E:/8-IITG Summer Internship/3-Verilog Files/4-bits/4-bits.srcs/sim_1/new/TestbenchGeneral.v:21]
WARNING: [VRFC 10-3283] element index 8 into 'lambda' is out of bounds [E:/8-IITG Summer Internship/3-Verilog Files/4-bits/4-bits.srcs/sim_1/new/TestbenchGeneral.v:22]
WARNING: [VRFC 10-3283] element index 5 into 'A' is out of bounds [E:/8-IITG Summer Internship/3-Verilog Files/4-bits/4-bits.srcs/sources_1/new/LinearSolver.v:33]
WARNING: [VRFC 10-3283] element index 6 into 'A' is out of bounds [E:/8-IITG Summer Internship/3-Verilog Files/4-bits/4-bits.srcs/sources_1/new/LinearSolver.v:34]
WARNING: [VRFC 10-3283] element index 7 into 'A' is out of bounds [E:/8-IITG Summer Internship/3-Verilog Files/4-bits/4-bits.srcs/sources_1/new/LinearSolver.v:35]
WARNING: [VRFC 10-3283] element index 8 into 'A' is out of bounds [E:/8-IITG Summer Internship/3-Verilog Files/4-bits/4-bits.srcs/sources_1/new/LinearSolver.v:36]
WARNING: [VRFC 10-3705] select index 5 into 'A' is out of bounds [E:/8-IITG Summer Internship/3-Verilog Files/4-bits/4-bits.srcs/sources_1/new/LinearSolver.v:45]
WARNING: [VRFC 10-3283] element index 5 into 'X' is out of bounds [E:/8-IITG Summer Internship/3-Verilog Files/4-bits/4-bits.srcs/sources_1/new/LinearSolver.v:45]
WARNING: [VRFC 10-3705] select index 6 into 'A' is out of bounds [E:/8-IITG Summer Internship/3-Verilog Files/4-bits/4-bits.srcs/sources_1/new/LinearSolver.v:46]
WARNING: [VRFC 10-3283] element index 6 into 'X' is out of bounds [E:/8-IITG Summer Internship/3-Verilog Files/4-bits/4-bits.srcs/sources_1/new/LinearSolver.v:46]
WARNING: [VRFC 10-3705] select index 7 into 'A' is out of bounds [E:/8-IITG Summer Internship/3-Verilog Files/4-bits/4-bits.srcs/sources_1/new/LinearSolver.v:47]
WARNING: [VRFC 10-3283] element index 7 into 'X' is out of bounds [E:/8-IITG Summer Internship/3-Verilog Files/4-bits/4-bits.srcs/sources_1/new/LinearSolver.v:47]
WARNING: [VRFC 10-3705] select index 8 into 'A' is out of bounds [E:/8-IITG Summer Internship/3-Verilog Files/4-bits/4-bits.srcs/sources_1/new/LinearSolver.v:48]
WARNING: [VRFC 10-3283] element index 8 into 'X' is out of bounds [E:/8-IITG Summer Internship/3-Verilog Files/4-bits/4-bits.srcs/sources_1/new/LinearSolver.v:48]
WARNING: [VRFC 10-3705] select index 5 into 'X' is out of bounds [E:/8-IITG Summer Internship/3-Verilog Files/4-bits/4-bits.srcs/sources_1/new/LinearSolver.v:57]
WARNING: [VRFC 10-3705] select index 6 into 'X' is out of bounds [E:/8-IITG Summer Internship/3-Verilog Files/4-bits/4-bits.srcs/sources_1/new/LinearSolver.v:58]
WARNING: [VRFC 10-3705] select index 7 into 'X' is out of bounds [E:/8-IITG Summer Internship/3-Verilog Files/4-bits/4-bits.srcs/sources_1/new/LinearSolver.v:59]
WARNING: [VRFC 10-3705] select index 8 into 'X' is out of bounds [E:/8-IITG Summer Internship/3-Verilog Files/4-bits/4-bits.srcs/sources_1/new/LinearSolver.v:60]
WARNING: [VRFC 10-3705] select index 5 into 'X' is out of bounds [E:/8-IITG Summer Internship/3-Verilog Files/4-bits/4-bits.srcs/sources_1/new/LinearSolver.v:70]
WARNING: [VRFC 10-3283] element index 5 into 'lambda' is out of bounds [E:/8-IITG Summer Internship/3-Verilog Files/4-bits/4-bits.srcs/sources_1/new/LinearSolver.v:70]
WARNING: [VRFC 10-3705] select index 6 into 'X' is out of bounds [E:/8-IITG Summer Internship/3-Verilog Files/4-bits/4-bits.srcs/sources_1/new/LinearSolver.v:71]
WARNING: [VRFC 10-3283] element index 6 into 'lambda' is out of bounds [E:/8-IITG Summer Internship/3-Verilog Files/4-bits/4-bits.srcs/sources_1/new/LinearSolver.v:71]
WARNING: [VRFC 10-3705] select index 7 into 'X' is out of bounds [E:/8-IITG Summer Internship/3-Verilog Files/4-bits/4-bits.srcs/sources_1/new/LinearSolver.v:72]
WARNING: [VRFC 10-3283] element index 7 into 'lambda' is out of bounds [E:/8-IITG Summer Internship/3-Verilog Files/4-bits/4-bits.srcs/sources_1/new/LinearSolver.v:72]
WARNING: [VRFC 10-3705] select index 8 into 'X' is out of bounds [E:/8-IITG Summer Internship/3-Verilog Files/4-bits/4-bits.srcs/sources_1/new/LinearSolver.v:73]
WARNING: [VRFC 10-3283] element index 8 into 'lambda' is out of bounds [E:/8-IITG Summer Internship/3-Verilog Files/4-bits/4-bits.srcs/sources_1/new/LinearSolver.v:73]
WARNING: [VRFC 10-3705] select index 5 into 'lambda' is out of bounds [E:/8-IITG Summer Internship/3-Verilog Files/4-bits/4-bits.srcs/sources_1/new/LinearSolver.v:87]
WARNING: [VRFC 10-3705] select index 6 into 'lambda' is out of bounds [E:/8-IITG Summer Internship/3-Verilog Files/4-bits/4-bits.srcs/sources_1/new/LinearSolver.v:88]
WARNING: [VRFC 10-3705] select index 7 into 'lambda' is out of bounds [E:/8-IITG Summer Internship/3-Verilog Files/4-bits/4-bits.srcs/sources_1/new/LinearSolver.v:89]
WARNING: [VRFC 10-3705] select index 8 into 'lambda' is out of bounds [E:/8-IITG Summer Internship/3-Verilog Files/4-bits/4-bits.srcs/sources_1/new/LinearSolver.v:90]
WARNING: [VRFC 10-3705] select index 5 into 'a' is out of bounds [E:/8-IITG Summer Internship/3-Verilog Files/4-bits/4-bits.srcs/sources_1/new/CompanionMatrix.v:37]
WARNING: [VRFC 10-3705] select index 6 into 'a' is out of bounds [E:/8-IITG Summer Internship/3-Verilog Files/4-bits/4-bits.srcs/sources_1/new/CompanionMatrix.v:38]
WARNING: [VRFC 10-3705] select index 7 into 'a' is out of bounds [E:/8-IITG Summer Internship/3-Verilog Files/4-bits/4-bits.srcs/sources_1/new/CompanionMatrix.v:39]
WARNING: [VRFC 10-3705] select index 8 into 'a' is out of bounds [E:/8-IITG Summer Internship/3-Verilog Files/4-bits/4-bits.srcs/sources_1/new/CompanionMatrix.v:40]
WARNING: [VRFC 10-3283] element index 4 into 'power' is out of bounds [E:/8-IITG Summer Internship/3-Verilog Files/4-bits/4-bits.srcs/sources_1/new/Step1.v:33]
WARNING: [VRFC 10-3283] element index 4 into 'power' is out of bounds [E:/8-IITG Summer Internship/3-Verilog Files/4-bits/4-bits.srcs/sources_1/new/Step1.v:34]
WARNING: [VRFC 10-3283] element index 4 into 'power' is out of bounds [E:/8-IITG Summer Internship/3-Verilog Files/4-bits/4-bits.srcs/sources_1/new/Step1.v:35]
WARNING: [VRFC 10-3283] element index 4 into 'power' is out of bounds [E:/8-IITG Summer Internship/3-Verilog Files/4-bits/4-bits.srcs/sources_1/new/Step1.v:36]
WARNING: [VRFC 10-3283] element index 5 into 'power' is out of bounds [E:/8-IITG Summer Internship/3-Verilog Files/4-bits/4-bits.srcs/sources_1/new/Step1.v:37]
WARNING: [VRFC 10-3283] element index 6 into 'power' is out of bounds [E:/8-IITG Summer Internship/3-Verilog Files/4-bits/4-bits.srcs/sources_1/new/Step1.v:38]
WARNING: [VRFC 10-3283] element index 7 into 'power' is out of bounds [E:/8-IITG Summer Internship/3-Verilog Files/4-bits/4-bits.srcs/sources_1/new/Step1.v:39]
WARNING: [VRFC 10-3283] element index 8 into 'power' is out of bounds [E:/8-IITG Summer Internship/3-Verilog Files/4-bits/4-bits.srcs/sources_1/new/Step1.v:40]
WARNING: [VRFC 10-3283] element index 5 into 'power' is out of bounds [E:/8-IITG Summer Internship/3-Verilog Files/4-bits/4-bits.srcs/sources_1/new/Step1.v:42]
WARNING: [VRFC 10-3283] element index 5 into 'power' is out of bounds [E:/8-IITG Summer Internship/3-Verilog Files/4-bits/4-bits.srcs/sources_1/new/Step1.v:43]
WARNING: [VRFC 10-3283] element index 5 into 'power' is out of bounds [E:/8-IITG Summer Internship/3-Verilog Files/4-bits/4-bits.srcs/sources_1/new/Step1.v:44]
WARNING: [VRFC 10-3283] element index 5 into 'power' is out of bounds [E:/8-IITG Summer Internship/3-Verilog Files/4-bits/4-bits.srcs/sources_1/new/Step1.v:45]
WARNING: [VRFC 10-3283] element index 5 into 'power' is out of bounds [E:/8-IITG Summer Internship/3-Verilog Files/4-bits/4-bits.srcs/sources_1/new/Step1.v:46]
WARNING: [VRFC 10-3283] element index 5 into 'power' is out of bounds [E:/8-IITG Summer Internship/3-Verilog Files/4-bits/4-bits.srcs/sources_1/new/Step1.v:47]
WARNING: [VRFC 10-3283] element index 5 into 'power' is out of bounds [E:/8-IITG Summer Internship/3-Verilog Files/4-bits/4-bits.srcs/sources_1/new/Step1.v:48]
WARNING: [VRFC 10-3283] element index 5 into 'power' is out of bounds [E:/8-IITG Summer Internship/3-Verilog Files/4-bits/4-bits.srcs/sources_1/new/Step1.v:49]
WARNING: [VRFC 10-3705] select index 5 into 'power' is out of bounds [E:/8-IITG Summer Internship/3-Verilog Files/4-bits/4-bits.srcs/sources_1/new/Step1.v:61]
WARNING: [VRFC 10-3705] select index 6 into 'power' is out of bounds [E:/8-IITG Summer Internship/3-Verilog Files/4-bits/4-bits.srcs/sources_1/new/Step1.v:62]
WARNING: [VRFC 10-3705] select index 7 into 'power' is out of bounds [E:/8-IITG Summer Internship/3-Verilog Files/4-bits/4-bits.srcs/sources_1/new/Step1.v:63]
WARNING: [VRFC 10-3705] select index 8 into 'power' is out of bounds [E:/8-IITG Summer Internship/3-Verilog Files/4-bits/4-bits.srcs/sources_1/new/Step1.v:64]
WARNING: [VRFC 10-3705] select index 4 into 'x' is out of bounds [E:/8-IITG Summer Internship/3-Verilog Files/4-bits/4-bits.srcs/sources_1/new/Step1.v:71]
WARNING: [VRFC 10-3705] select index 5 into 'x' is out of bounds [E:/8-IITG Summer Internship/3-Verilog Files/4-bits/4-bits.srcs/sources_1/new/Step1.v:72]
WARNING: [VRFC 10-3705] select index 6 into 'x' is out of bounds [E:/8-IITG Summer Internship/3-Verilog Files/4-bits/4-bits.srcs/sources_1/new/Step1.v:73]
WARNING: [VRFC 10-3705] select index 7 into 'x' is out of bounds [E:/8-IITG Summer Internship/3-Verilog Files/4-bits/4-bits.srcs/sources_1/new/Step1.v:74]
WARNING: [VRFC 10-3705] select index 5 into 'b' is out of bounds [E:/8-IITG Summer Internship/3-Verilog Files/4-bits/4-bits.srcs/sources_1/new/MatrixPowers.v:32]
WARNING: [VRFC 10-3705] select index 6 into 'b' is out of bounds [E:/8-IITG Summer Internship/3-Verilog Files/4-bits/4-bits.srcs/sources_1/new/MatrixPowers.v:33]
WARNING: [VRFC 10-3705] select index 7 into 'b' is out of bounds [E:/8-IITG Summer Internship/3-Verilog Files/4-bits/4-bits.srcs/sources_1/new/MatrixPowers.v:34]
WARNING: [VRFC 10-3705] select index 8 into 'b' is out of bounds [E:/8-IITG Summer Internship/3-Verilog Files/4-bits/4-bits.srcs/sources_1/new/MatrixPowers.v:35]
WARNING: [VRFC 10-3705] select index 4 into 'b' is out of bounds [E:/8-IITG Summer Internship/3-Verilog Files/4-bits/4-bits.srcs/sources_1/new/MatrixPowers.v:56]
WARNING: [VRFC 10-3705] select index 4 into 'b' is out of bounds [E:/8-IITG Summer Internship/3-Verilog Files/4-bits/4-bits.srcs/sources_1/new/MatrixPowers.v:57]
WARNING: [VRFC 10-3705] select index 4 into 'b' is out of bounds [E:/8-IITG Summer Internship/3-Verilog Files/4-bits/4-bits.srcs/sources_1/new/MatrixPowers.v:58]
WARNING: [VRFC 10-3705] select index 4 into 'b' is out of bounds [E:/8-IITG Summer Internship/3-Verilog Files/4-bits/4-bits.srcs/sources_1/new/MatrixPowers.v:59]
WARNING: [VRFC 10-3705] select index 5 into 'b' is out of bounds [E:/8-IITG Summer Internship/3-Verilog Files/4-bits/4-bits.srcs/sources_1/new/MatrixPowers.v:60]
WARNING: [VRFC 10-3705] select index 6 into 'b' is out of bounds [E:/8-IITG Summer Internship/3-Verilog Files/4-bits/4-bits.srcs/sources_1/new/MatrixPowers.v:61]
WARNING: [VRFC 10-3705] select index 7 into 'b' is out of bounds [E:/8-IITG Summer Internship/3-Verilog Files/4-bits/4-bits.srcs/sources_1/new/MatrixPowers.v:62]
WARNING: [VRFC 10-3705] select index 8 into 'b' is out of bounds [E:/8-IITG Summer Internship/3-Verilog Files/4-bits/4-bits.srcs/sources_1/new/MatrixPowers.v:63]
WARNING: [VRFC 10-3705] select index 5 into 'b' is out of bounds [E:/8-IITG Summer Internship/3-Verilog Files/4-bits/4-bits.srcs/sources_1/new/MatrixPowers.v:65]
WARNING: [VRFC 10-3705] select index 5 into 'b' is out of bounds [E:/8-IITG Summer Internship/3-Verilog Files/4-bits/4-bits.srcs/sources_1/new/MatrixPowers.v:66]
WARNING: [VRFC 10-3705] select index 5 into 'b' is out of bounds [E:/8-IITG Summer Internship/3-Verilog Files/4-bits/4-bits.srcs/sources_1/new/MatrixPowers.v:67]
WARNING: [VRFC 10-3705] select index 5 into 'b' is out of bounds [E:/8-IITG Summer Internship/3-Verilog Files/4-bits/4-bits.srcs/sources_1/new/MatrixPowers.v:68]
WARNING: [VRFC 10-3705] select index 5 into 'b' is out of bounds [E:/8-IITG Summer Internship/3-Verilog Files/4-bits/4-bits.srcs/sources_1/new/MatrixPowers.v:69]
WARNING: [VRFC 10-3705] select index 5 into 'b' is out of bounds [E:/8-IITG Summer Internship/3-Verilog Files/4-bits/4-bits.srcs/sources_1/new/MatrixPowers.v:70]
WARNING: [VRFC 10-3705] select index 5 into 'b' is out of bounds [E:/8-IITG Summer Internship/3-Verilog Files/4-bits/4-bits.srcs/sources_1/new/MatrixPowers.v:71]
WARNING: [VRFC 10-3705] select index 5 into 'b' is out of bounds [E:/8-IITG Summer Internship/3-Verilog Files/4-bits/4-bits.srcs/sources_1/new/MatrixPowers.v:72]
WARNING: [VRFC 10-3705] select index 5 into 'B' is out of bounds [E:/8-IITG Summer Internship/3-Verilog Files/4-bits/4-bits.srcs/sources_1/new/VectorXMatrix.v:20]
WARNING: [VRFC 10-3705] select index 6 into 'B' is out of bounds [E:/8-IITG Summer Internship/3-Verilog Files/4-bits/4-bits.srcs/sources_1/new/VectorXMatrix.v:21]
WARNING: [VRFC 10-3705] select index 7 into 'B' is out of bounds [E:/8-IITG Summer Internship/3-Verilog Files/4-bits/4-bits.srcs/sources_1/new/VectorXMatrix.v:22]
WARNING: [VRFC 10-3705] select index 8 into 'B' is out of bounds [E:/8-IITG Summer Internship/3-Verilog Files/4-bits/4-bits.srcs/sources_1/new/VectorXMatrix.v:23]
WARNING: [VRFC 10-3705] select index 5 into 'C' is out of bounds [E:/8-IITG Summer Internship/3-Verilog Files/4-bits/4-bits.srcs/sources_1/new/Step2.v:31]
WARNING: [VRFC 10-3705] select index 6 into 'C' is out of bounds [E:/8-IITG Summer Internship/3-Verilog Files/4-bits/4-bits.srcs/sources_1/new/Step2.v:32]
WARNING: [VRFC 10-3705] select index 7 into 'C' is out of bounds [E:/8-IITG Summer Internship/3-Verilog Files/4-bits/4-bits.srcs/sources_1/new/Step2.v:33]
WARNING: [VRFC 10-3705] select index 8 into 'C' is out of bounds [E:/8-IITG Summer Internship/3-Verilog Files/4-bits/4-bits.srcs/sources_1/new/Step2.v:34]
WARNING: [VRFC 10-3283] element index 4 into 'power' is out of bounds [E:/8-IITG Summer Internship/3-Verilog Files/4-bits/4-bits.srcs/sources_1/new/Step3.v:32]
WARNING: [VRFC 10-3283] element index 4 into 'power' is out of bounds [E:/8-IITG Summer Internship/3-Verilog Files/4-bits/4-bits.srcs/sources_1/new/Step3.v:33]
WARNING: [VRFC 10-3283] element index 4 into 'power' is out of bounds [E:/8-IITG Summer Internship/3-Verilog Files/4-bits/4-bits.srcs/sources_1/new/Step3.v:34]
WARNING: [VRFC 10-3283] element index 4 into 'power' is out of bounds [E:/8-IITG Summer Internship/3-Verilog Files/4-bits/4-bits.srcs/sources_1/new/Step3.v:35]
WARNING: [VRFC 10-3283] element index 5 into 'power' is out of bounds [E:/8-IITG Summer Internship/3-Verilog Files/4-bits/4-bits.srcs/sources_1/new/Step3.v:36]
WARNING: [VRFC 10-3283] element index 6 into 'power' is out of bounds [E:/8-IITG Summer Internship/3-Verilog Files/4-bits/4-bits.srcs/sources_1/new/Step3.v:37]
WARNING: [VRFC 10-3283] element index 7 into 'power' is out of bounds [E:/8-IITG Summer Internship/3-Verilog Files/4-bits/4-bits.srcs/sources_1/new/Step3.v:38]
WARNING: [VRFC 10-3283] element index 8 into 'power' is out of bounds [E:/8-IITG Summer Internship/3-Verilog Files/4-bits/4-bits.srcs/sources_1/new/Step3.v:39]
WARNING: [VRFC 10-3283] element index 5 into 'power' is out of bounds [E:/8-IITG Summer Internship/3-Verilog Files/4-bits/4-bits.srcs/sources_1/new/Step3.v:41]
WARNING: [VRFC 10-3283] element index 5 into 'power' is out of bounds [E:/8-IITG Summer Internship/3-Verilog Files/4-bits/4-bits.srcs/sources_1/new/Step3.v:42]
WARNING: [VRFC 10-3283] element index 5 into 'power' is out of bounds [E:/8-IITG Summer Internship/3-Verilog Files/4-bits/4-bits.srcs/sources_1/new/Step3.v:43]
WARNING: [VRFC 10-3283] element index 5 into 'power' is out of bounds [E:/8-IITG Summer Internship/3-Verilog Files/4-bits/4-bits.srcs/sources_1/new/Step3.v:44]
WARNING: [VRFC 10-3283] element index 5 into 'power' is out of bounds [E:/8-IITG Summer Internship/3-Verilog Files/4-bits/4-bits.srcs/sources_1/new/Step3.v:45]
WARNING: [VRFC 10-3283] element index 5 into 'power' is out of bounds [E:/8-IITG Summer Internship/3-Verilog Files/4-bits/4-bits.srcs/sources_1/new/Step3.v:46]
WARNING: [VRFC 10-3283] element index 5 into 'power' is out of bounds [E:/8-IITG Summer Internship/3-Verilog Files/4-bits/4-bits.srcs/sources_1/new/Step3.v:47]
WARNING: [VRFC 10-3283] element index 5 into 'power' is out of bounds [E:/8-IITG Summer Internship/3-Verilog Files/4-bits/4-bits.srcs/sources_1/new/Step3.v:48]
WARNING: [VRFC 10-3705] select index 5 into 'out' is out of bounds [E:/8-IITG Summer Internship/3-Verilog Files/4-bits/4-bits.srcs/sources_1/new/Step3.v:81]
WARNING: [VRFC 10-3705] select index 6 into 'out' is out of bounds [E:/8-IITG Summer Internship/3-Verilog Files/4-bits/4-bits.srcs/sources_1/new/Step3.v:82]
WARNING: [VRFC 10-3705] select index 7 into 'out' is out of bounds [E:/8-IITG Summer Internship/3-Verilog Files/4-bits/4-bits.srcs/sources_1/new/Step3.v:83]
WARNING: [VRFC 10-3705] select index 8 into 'out' is out of bounds [E:/8-IITG Summer Internship/3-Verilog Files/4-bits/4-bits.srcs/sources_1/new/Step3.v:84]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CompanionMatrix
Compiling module xil_defaultlib.MatrixPowers(BITS=4)
Compiling module xil_defaultlib.VectorXMatrix(BITS=4)
Compiling module xil_defaultlib.Step1_default
Compiling module xil_defaultlib.Step2
Compiling module xil_defaultlib.Step3
Compiling module xil_defaultlib.LinearSolver(BITS=4)
Compiling module xil_defaultlib.TestbenchGeneral
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestbenchGeneral_behav
