# Monk9tech_VLSI_INTERSHIP_TASKS
# Day 1 Overview of physical design
# ğŸ“˜ VLSI Internship Notes â€“ Day 1  
**Company:** Monk9 Tech  
**Topic:** RTL to GDSII Flow  
**Concept:** *Building a Chip is Like Building a City* ğŸ™ï¸â¡ï¸ğŸ’»

---

## ğŸ§  Core Idea
Building a semiconductor chip is similar to building a city:
- Planning before construction is critical
- Poor planning causes congestion, power issues, and failures
- Each design stage has a specific role

---

## ğŸ™ï¸ Chip vs City Analogy

| City Element | Chip Element |
|-------------|-------------|
| City boundary | Die |
| City zones | Floorplan |
| Buildings | Standard Cells / Macros |
| Roads | Routing |
| Power grid | Power Planning |
| Final inspection | Sign-off |

---

## ğŸ”¹ IC Design Components & Terminologies

### ğŸ§© Die
- The outer boundary of the chip
- Contains the **core + IO pads**
- Printed multiple times on a wafer

### ğŸ§  Core
- Main functional area of the chip
- Contains logic cells, IPs, and nets

### ğŸ§± IPs (Intellectual Property)
- Pre-designed functional blocks
- Examples: **SRAM, ADC, DAC, PLL**
- Can be **hard IP** or **soft IP**

### ğŸ”Œ IO Pads
- Interface between chip and external world
- Carry **input, output, and power signals**

### ğŸ§ª PDK (Process Design Kit)
- Bridge between **foundry & design**
- Contains:
  - Design rules (DRC)
  - Device models
  - LVS rules

---

## ğŸ”„ ASIC Design Overview (RTL â†’ GDSII)

**Simplified Flow:**
---

## ğŸ§¾ RTL (Register Transfer Level)
- High-level design description
- Defines **what the chip does**
- No physical information
- Like a **city master plan**

---

## ğŸ—ï¸ Synthesis
- Converts RTL into logic gates
- Uses **Standard Cell Library (SCL)**
- Output: **Gate-level netlist**

ğŸ“Œ *City Analogy:*  
Master plan â†’ Actual building blueprint

---

## ğŸ“ Floor Planning
- Decides:
  - Core size
  - Placement of macros (CPU, SRAM)
  - IO pad locations

ğŸ¯ Goals:
- Minimize wire length
- Reduce congestion
- Improve performance

---

## âš¡ Power Planning
- Designs **VDD & GND network**
- Uses:
  - Power rings
  - Power straps
  - Power pads

ğŸ“Œ *Like building electricity infrastructure for a city*

---

## ğŸ“¦ Placement
- Places standard cells inside core
- Two stages:
  - **Global Placement** (rough)
  - **Detailed Placement** (optimized)

Rules followed:
- No overlap
- Proper orientation
- Fixed boundaries

---

## ğŸ›£ï¸ Routing
- Connects all components using metal layers
- Uses **vias and tracks**
- Must satisfy:
  - Timing
  - DRC rules
  - Signal integrity

ğŸ“Œ *City roads & highways*

---

## âœ… Sign-Off
Final verification before manufacturing:

### âœ” Physical Checks
- **DRC:** Design Rule Check
- **LVS:** Layout vs Schematic

### âœ” Timing Check
- **STA:** Static Timing Analysis

âœ” Ensures chip is **manufacturable & reliable**

---

## ğŸ Final Output
- **GDSII file**
- Sent to foundry for fabrication

---

## ğŸ› ï¸ Tools & Flow Reference
- OpenLane Flow
- RTL â†’ GDSII automation
- Uses PDK + EDA tools

---

## â­ Key Takeaways
- Planning is the most critical step
- Each VLSI stage depends on the previous one
- Poor floorplanning leads to routing & power issues
- RTL to GDSII is a structured, rule-driven flow

---

ğŸ“Œ *Day 1 focused on understanding the big picture of VLSI physical design.*
