
---------- Begin Simulation Statistics ----------
final_tick                               5000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 640520                       # Simulator instruction rate (inst/s)
host_mem_usage                              134379756                       # Number of bytes of host memory used
host_op_rate                                   721024                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  7758.09                       # Real time elapsed on the host
host_tick_rate                              523383861                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  4969212314                       # Number of instructions simulated
sim_ops                                    5593766258                       # Number of ops (including micro ops) simulated
sim_seconds                                  4.060457                       # Number of seconds simulated
sim_ticks                                4060456786673                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                    56                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      6818687                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      13637377                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.Branches                 486336576                       # Number of branches fetched
system.switch_cpus.committedInsts          2969212313                       # Number of instructions committed
system.switch_cpus.committedOps            3342765509                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles               9737306441                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles         9737306441                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads    781625976                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes    715704633                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts    415985176                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls            36855554                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses    3078026827                       # Number of integer alu accesses
system.switch_cpus.num_int_insts           3078026827                       # number of integer instructions
system.switch_cpus.num_int_register_reads   4453731189                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes   2607499392                       # number of times the integer registers were written
system.switch_cpus.num_load_insts           748203795                       # Number of load instructions
system.switch_cpus.num_mem_refs            1180941406                       # number of memory refs
system.switch_cpus.num_store_insts          432737611                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses      56652625                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts             56652625                       # number of vector instructions
system.switch_cpus.num_vec_register_reads     37768398                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes     18884227                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0      0.00%      0.00% # Class of executed instruction
system.switch_cpus.op_class::IntAlu        1971386566     58.97%     58.97% # Class of executed instruction
system.switch_cpus.op_class::IntMult        186775339      5.59%     64.56% # Class of executed instruction
system.switch_cpus.op_class::IntDiv           3662254      0.11%     64.67% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::MemRead        748203795     22.38%     87.05% # Class of executed instruction
system.switch_cpus.op_class::MemWrite       432737611     12.95%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total         3342765565                       # Class of executed instruction
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      6846132                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      6155864                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     13692264                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        6155864                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            6500233                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2714762                       # Transaction distribution
system.membus.trans_dist::CleanEvict          4103925                       # Transaction distribution
system.membus.trans_dist::ReadExReq            318457                       # Transaction distribution
system.membus.trans_dist::ReadExResp           318457                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       6500233                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port     10231956                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port     10224111                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     20456067                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               20456067                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port    611005696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port    609276160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total   1220281856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1220281856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           6818690                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 6818690    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             6818690                       # Request fanout histogram
system.membus.reqLayer0.occupancy         21006469880                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.5                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         20963495145                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy        64279112173                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus.pwrStateResidencyTicks::OFF 5000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           6527675                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      5429521                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        10656840                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           318457                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          318457                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      6527675                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     20538396                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              20538396                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1223794048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1223794048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         9240229                       # Total snoops (count)
system.tol2bus.snoopTraffic                 347489536                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         16086361                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.382676                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.486040                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                9930497     61.73%     61.73% # Request fanout histogram
system.tol2bus.snoop_fanout::1                6155864     38.27%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           16086361                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        10237892100                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       14274185220                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.data    436563584                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total         436563584                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks    174442112                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total      174442112                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.data      3410653                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total            3410653                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks      1362829                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total           1362829                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.data    107515880                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            107515880                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks      42961204                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            42961204                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks      42961204                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data    107515880                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           150477084                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples   2725658.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples   6821306.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000318869032                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds       151401                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds       151401                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState           12619297                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState           2579128                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                    3410653                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                   1362829                       # Number of write requests accepted
system.mem_ctrls0.readBursts                  6821306                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                 2725658                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0          1067002                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1           932404                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2           562658                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3           165710                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4           645006                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5           652136                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6           114452                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7           238422                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8           236046                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9           208736                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10          201470                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11          191942                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12          236054                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13          213398                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14          514442                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15          641428                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0           457746                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1           465112                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2           271852                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4           414881                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5           457728                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9              112                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13           14304                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14          186176                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15          457730                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     24.93                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                114106452406                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat               34106530000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat           242005939906                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    16727.95                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               35477.95                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                 4656834                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                2425021                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                68.27                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               88.97                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6              6821306                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6             2725658                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                3410653                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                3410653                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                145758                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                145759                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                151417                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                151417                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                151401                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                151401                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                151401                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                151401                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                152427                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                152427                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                151401                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                155646                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                156200                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                151955                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                151414                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                151414                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                151401                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                151401                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     2                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples      2465086                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   247.862989                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   191.332665                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   230.680261                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        10309      0.42%      0.42% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255      1600195     64.91%     65.33% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383       399605     16.21%     81.54% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511       133575      5.42%     86.96% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639        83756      3.40%     90.36% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767        74036      3.00%     93.36% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895        31057      1.26%     94.62% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023        11290      0.46%     95.08% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151       121263      4.92%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total      2465086                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples       151401                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     45.054484                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    44.150417                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev     9.107913                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-27         1169      0.77%      0.77% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::28-31         3985      2.63%      3.40% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-35        14430      9.53%     12.94% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::36-39        25522     16.86%     29.79% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-43        22282     14.72%     44.51% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::44-47        25884     17.10%     61.61% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-51        19754     13.05%     74.65% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::52-55        17751     11.72%     86.38% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::56-59         8885      5.87%     92.25% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::60-63         7321      4.84%     97.08% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-67         2008      1.33%     98.41% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::68-71          627      0.41%     98.82% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::72-75         1782      1.18%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::120-123            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total       151401                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples       151401                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     18.002794                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.994316                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.551148                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16            5643      3.73%      3.73% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17               1      0.00%      3.73% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18          139901     92.40%     96.13% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19               2      0.00%     96.13% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20            5854      3.87%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total       151401                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM             436563584                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten              174441024                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys              436563584                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys           174442112                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                      107.52                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                       42.96                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   107.52                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    42.96                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        1.18                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.84                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.34                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 4060455802611                       # Total gap between requests
system.mem_ctrls0.avgGap                    850627.66                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.data    436563584                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks    174441024                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.data 107515879.847032025456                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 42960935.964776277542                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data      6821306                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks      2725658                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data 242005939906                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 93613088533854                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     35477.95                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks  34345133.74                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   74.18                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy          6605356800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy          3510819015                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy        17446704240                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy        3436440840                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    320528613600.000061                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    958934891550                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    751688296800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      2062151122845                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       507.861857                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 1944978107122                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF 135587400000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 1979891279551                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy         10995400080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy          5844182355                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy        31257420600                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy       10791405180                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    320528613600.000061                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    1479946665060                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy    312944370240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      2172308057115                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       534.991054                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 799659214941                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF 135587400000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 3125210171732                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.data    436228736                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         436228736                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks    173047424                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total      173047424                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.data      3408037                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total            3408037                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks      1351933                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total           1351933                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.data    107433414                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            107433414                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks      42617723                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            42617723                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks      42617723                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data    107433414                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           150051138                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples   2703866.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples   6816074.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000349630288                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds       150487                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds       150487                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState           12600523                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState           2556466                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                    3408037                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                   1351933                       # Number of write requests accepted
system.mem_ctrls1.readBursts                  6816074                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                 2703866                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0          1188884                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1           920416                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2           464898                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3           232428                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4           646218                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5           661684                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6           220540                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7           160942                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8           200286                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9           201634                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10          226500                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11          182392                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12          172866                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13          177626                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14          561554                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15          597206                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0           457746                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1           457848                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2           271852                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4           422021                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5           457728                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9              112                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14          178800                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15          457728                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     24.96                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                114369076248                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat               34080370000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat           242170463748                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    16779.32                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               35529.32                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                 4612701                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                2413652                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                67.67                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               89.27                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6              6816074                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6             2703866                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                3408037                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                3408037                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                142616                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                142788                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                150142                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                150142                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                150488                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                150488                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                150488                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                150488                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                151044                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                151044                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                150488                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                154576                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                155148                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                151088                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                150849                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                150821                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                150487                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                150487                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                   176                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     3                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples      2493552                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   244.339564                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   189.141012                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   227.543897                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        11080      0.44%      0.44% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255      1645389     65.99%     66.43% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383       379866     15.23%     81.66% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511       140871      5.65%     87.31% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639        88026      3.53%     90.84% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767        69558      2.79%     93.63% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895        30237      1.21%     94.85% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023         9660      0.39%     95.23% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151       118865      4.77%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total      2493552                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples       150487                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     45.293069                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    44.199302                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    10.052733                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::20-23          322      0.21%      0.21% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-27         2847      1.89%      2.11% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::28-31         3906      2.60%      4.70% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-35        12785      8.50%     13.20% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::36-39        24555     16.32%     29.51% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-43        24333     16.17%     45.68% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::44-47        27089     18.00%     63.68% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-51        15515     10.31%     73.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::52-55        10869      7.22%     81.22% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-59        13798      9.17%     90.39% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::60-63         7043      4.68%     95.07% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-67         3536      2.35%     97.42% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::68-71         1233      0.82%     98.24% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::72-75         1489      0.99%     99.22% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::76-79         1090      0.72%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::80-83           76      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::100-103            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total       150487                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples       150487                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.967233                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.957475                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.587377                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16            7700      5.12%      5.12% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17             172      0.11%      5.23% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18          137208     91.18%     96.41% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19             173      0.11%     96.52% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20            5234      3.48%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total       150487                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM             436228736                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten              173045440                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys              436228736                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys           173047424                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                      107.43                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                       42.62                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   107.43                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    42.62                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        1.17                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.84                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.33                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 4060456147887                       # Total gap between requests
system.mem_ctrls1.avgGap                    853042.38                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.data    436228736                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks    173045440                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.data 107433414.248309478164                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 42617234.732791610062                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data      6816074                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks      2703866                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data 242170463748                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 93174122933653                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     35529.32                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks  34459593.39                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   73.81                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy          6189166200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy          3289608465                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy        16565256960                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy        3323260800                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    320528613600.000061                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    948045418890                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    760858379040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      2058799703955                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       507.036477                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 1968922872716                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF 135587400000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 1955946513957                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy         11614823640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy          6173421375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy        32101511400                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy       10790757900                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    320528613600.000061                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    1435563592260                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy    350318839200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      2167091559375                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       533.706347                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 897196691473                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF 135587400000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 3027672695200                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data        27442                       # number of demand (read+write) hits
system.l2.demand_hits::total                    27442                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data        27442                       # number of overall hits
system.l2.overall_hits::total                   27442                       # number of overall hits
system.l2.demand_misses::.switch_cpus.data      6818690                       # number of demand (read+write) misses
system.l2.demand_misses::total                6818690                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.data      6818690                       # number of overall misses
system.l2.overall_misses::total               6818690                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.data 588359437968                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     588359437968                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 588359437968                       # number of overall miss cycles
system.l2.overall_miss_latency::total    588359437968                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.data      6846132                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              6846132                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      6846132                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             6846132                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.995992                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.995992                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.995992                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.995992                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.data 86286.286364                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 86286.286364                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 86286.286364                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 86286.286364                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             2714762                       # number of writebacks
system.l2.writebacks::total                   2714762                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.data      6818690                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           6818690                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      6818690                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          6818690                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.data 530065107118                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 530065107118                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 530065107118                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 530065107118                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.995992                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.995992                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.995992                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.995992                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 77737.088373                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77737.088373                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 77737.088373                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 77737.088373                       # average overall mshr miss latency
system.l2.replacements                        9240229                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2714759                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2714759                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      2714759                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2714759                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks      3734322                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total       3734322                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_misses::.switch_cpus.data       318457                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              318457                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data  26200006584                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   26200006584                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data       318457                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            318457                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 82271.724547                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 82271.724547                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data       318457                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         318457                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data  23479498218                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  23479498218                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 73728.943682                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 73728.943682                       # average ReadExReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        27442                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             27442                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      6500233                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         6500233                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 562159431384                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 562159431384                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      6527675                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       6527675                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.995796                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.995796                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 86482.966285                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 86482.966285                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      6500233                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      6500233                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 506585608900                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 506585608900                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.995796                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.995796                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 77933.453908                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 77933.453908                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                          256                       # Cycle average of tags in use
system.l2.tags.total_refs                     9958224                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   9240485                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.077673                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      63.810059                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.003253                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data   192.186688                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.249258                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000013                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.750729                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           256                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          167                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           62                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 228316453                       # Number of tag accesses
system.l2.tags.data_accesses                228316453                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    939543213327                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   4060456786673                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2002099696                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst   2969212370                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       4971312066                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2002099696                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst   2969212370                       # number of overall hits
system.cpu.icache.overall_hits::total      4971312066                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          788                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            788                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          788                       # number of overall misses
system.cpu.icache.overall_misses::total           788                       # number of overall misses
system.cpu.icache.demand_accesses::.cpu.inst   2002100484                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst   2969212370                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   4971312854                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2002100484                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst   2969212370                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   4971312854                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          164                       # number of writebacks
system.cpu.icache.writebacks::total               164                       # number of writebacks
system.cpu.icache.replacements                    164                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2002099696                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst   2969212370                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      4971312066                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          788                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           788                       # number of ReadReq misses
system.cpu.icache.ReadReq_accesses::.cpu.inst   2002100484                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst   2969212370                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   4971312854                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.774615                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          4971312854                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               788                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          6308772.657360                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   623.774615                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999639                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999639                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses      193881202094                       # Number of tag accesses
system.cpu.icache.tags.data_accesses     193881202094                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    721717816                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data   1113124164                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       1834841980                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    721717816                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data   1113124164                       # number of overall hits
system.cpu.dcache.overall_hits::total      1834841980                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      7507294                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      6846076                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       14353370                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      7507294                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      6846076                       # number of overall misses
system.cpu.dcache.overall_misses::total      14353370                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 602869809486                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 602869809486                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 602869809486                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 602869809486                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    729225110                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data   1119970240                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   1849195350                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    729225110                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data   1119970240                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   1849195350                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.010295                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.006113                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.007762                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.010295                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.006113                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.007762                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 88060.636412                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 42001.969536                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 88060.636412                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 42001.969536                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      7806257                       # number of writebacks
system.cpu.dcache.writebacks::total           7806257                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      6846076                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      6846076                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      6846076                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      6846076                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 597160182102                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 597160182102                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 597160182102                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 597160182102                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.006113                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003702                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.006113                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003702                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 87226.636412                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 87226.636412                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 87226.636412                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 87226.636412                       # average overall mshr miss latency
system.cpu.dcache.replacements               14353216                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    442228627                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    713236495                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total      1155465122                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      3792261                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      6527619                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      10319880                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 576005820057                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 576005820057                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    446020888                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    719764114                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total   1165785002                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.008502                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.009069                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008852                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 88241.335785                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 55815.166461                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      6527619                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      6527619                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 570561785811                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 570561785811                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.009069                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005599                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 87407.335785                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 87407.335785                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    279489189                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data    399887669                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      679376858                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      3715033                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       318457                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      4033490                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  26863989429                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  26863989429                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    283204222                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data    400206126                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    683410348                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.013118                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000796                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005902                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 84356.724547                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  6660.234544                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       318457                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       318457                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  26598396291                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  26598396291                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000796                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000466                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 83522.724547                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 83522.724547                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     20101419                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data     32960643                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     53062062                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data           46                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data           56                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          102                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data      4154988                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      4154988                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     20101465                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data     32960699                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     53062164                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000002                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000002                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000002                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 74196.214286                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 40735.176471                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data           56                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total           56                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data      4108284                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      4108284                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000002                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 73362.214286                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 73362.214286                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     20101465                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data     32960699                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     53062164                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     20101465                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data     32960699                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     53062164                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999719                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          1955319678                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          14353472                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            136.226251                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    88.711517                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   167.288203                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.346529                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.653470                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          139                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           43                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           50                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       62584583168                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      62584583168                       # Number of data accesses

---------- End Simulation Statistics   ----------
