Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: TankBattle_CPU.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "TankBattle_CPU.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "TankBattle_CPU"
Output Format                      : NGC
Target Device                      : xc7k160t-2L-fbg676

---- Source Options
Top Module Name                    : TankBattle_CPU
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "\\mac\project\Verilog\Test\xor32.v" into library work
Parsing module <xor32>.
Analyzing Verilog file "\\mac\project\Verilog\Test\srl32.v" into library work
Parsing module <srl32>.
Analyzing Verilog file "\\mac\project\Verilog\Test\SignalExt_32.v" into library work
Parsing module <SignalExt_32>.
Analyzing Verilog file "\\mac\project\Verilog\Test\or_bit_32 .v" into library work
Parsing module <or_bit_32>.
Analyzing Verilog file "\\mac\project\Verilog\Test\or32.v" into library work
Parsing module <or32>.
Analyzing Verilog file "\\mac\project\Verilog\Test\nor32.v" into library work
Parsing module <nor32>.
Analyzing Verilog file "\\mac\project\Verilog\Test\MUX8T1_32.v" into library work
Parsing module <MUX8T1_32>.
Analyzing Verilog file "\\mac\project\Verilog\Test\and32.v" into library work
Parsing module <and32>.
Analyzing Verilog file "\\mac\project\Verilog\Test\addc_32.v" into library work
Parsing module <ADC32>.
Analyzing Verilog file "\\mac\project\Verilog\Test\Regs.v" into library work
Parsing module <Regs>.
Analyzing Verilog file "\\mac\project\Verilog\Test\REG32.v" into library work
Parsing module <REG32>.
Analyzing Verilog file "\\mac\project\Verilog\Test\MUX4T1_5.v" into library work
Parsing module <MUX4T1_5>.
Analyzing Verilog file "\\mac\project\Verilog\Test\MUX4T1_32.v" into library work
Parsing module <MUX4T1_32>.
Analyzing Verilog file "\\mac\project\Verilog\Test\MUX2T1_32.v" into library work
Parsing module <MUX2T1_32>.
Analyzing Verilog file "\\mac\project\Verilog\Test\MC14495_ZJU.vf" into library work
Parsing module <MC14495_ZJU>.
Analyzing Verilog file "\\mac\project\Verilog\Test\ALU.vf" into library work
Parsing module <ALU>.
Analyzing Verilog file "\\mac\project\Verilog\Test\SSeg_map.v" into library work
Parsing module <SSeg_map>.
Analyzing Verilog file "\\mac\project\Verilog\Test\Seg_map.v" into library work
Parsing module <Seg_map>.
Analyzing Verilog file "\\mac\project\Verilog\Test\Scansync.v" into library work
Parsing module <ScanSync>.
Analyzing Verilog file "\\mac\project\Verilog\Test\P2S_IO.v" into library work
Parsing module <P2S>.
Analyzing Verilog file "\\mac\project\Verilog\Test\M_datapath.v" into library work
Parsing module <M_datapath>.
Analyzing Verilog file "\\mac\project\Verilog\Test\MUX8T1_8.v" into library work
Parsing module <MUX8T1_8>.
Analyzing Verilog file "\\mac\project\Verilog\Test\MUX2T1_8.v" into library work
Parsing module <MUX2T1_8>.
Analyzing Verilog file "\\mac\project\Verilog\Test\MUX2T1_64.v" into library work
Parsing module <MUX2T1_64>.
Analyzing Verilog file "\\mac\project\Verilog\Test\mulit_ctrl.v" into library work
Parsing module <ctrl>.
Analyzing Verilog file "\\mac\project\Verilog\Test\LED_P2S_IO.v" into library work
Parsing module <LED_P2S>.
Analyzing Verilog file "\\mac\project\Verilog\Test\HexTo8SEG.v" into library work
Parsing module <HexTo8SEG>.
Parsing module <Hex2Seg>.
Analyzing Verilog file "\\mac\project\Verilog\Test\VGAIO.v" into library work
Parsing module <VGAIO>.
Analyzing Verilog file "\\mac\project\Verilog\Test\SSeg7_Dev.vf" into library work
Parsing module <SSeg7_Dev>.
Analyzing Verilog file "\\mac\project\Verilog\Test\SPIO.v" into library work
Parsing module <SPIO>.
Analyzing Verilog file "\\mac\project\Verilog\Test\SEnter_2_32_IO.v" into library work
Parsing module <SEnter_2_32>.
Analyzing Verilog file "\\mac\project\Verilog\Test\Seg7_Dev.vf" into library work
Parsing module <MC14495_ZJU_MUSER_Seg7_Dev>.
Parsing module <Seg7_Dev>.
Analyzing Verilog file "\\mac\project\Verilog\Test\SAnti_jitter_IO.v" into library work
Parsing module <SAnti_jitter>.
Analyzing Verilog file "\\mac\project\Verilog\Test\PS2IO.v" into library work
Parsing module <PS2IO>.
Analyzing Verilog file "\\mac\project\Verilog\Test\PIO.v" into library work
Parsing module <PIO>.
Analyzing Verilog file "\\mac\project\Verilog\Test\Multi_CPU.v" into library work
Parsing module <Muliti_CPU>.
Analyzing Verilog file "\\mac\project\Verilog\Test\Multi_8CH32.v" into library work
Parsing module <Multi_8CH32>.
Analyzing Verilog file "\\mac\project\Verilog\Test\MIO_BUS.v" into library work
Parsing module <MIO_BUS>.
Analyzing Verilog file "\\mac\project\Verilog\Test\ipcore_dir\VRAM_B.v" into library work
Parsing module <VRAM_B>.
Analyzing Verilog file "\\mac\project\Verilog\Test\ipcore_dir\Source_RAM.v" into library work
Parsing module <Source_RAM>.
Analyzing Verilog file "\\mac\project\Verilog\Test\ipcore_dir\RAM_U.v" into library work
Parsing module <RAM_U>.
Analyzing Verilog file "\\mac\project\Verilog\Test\ipcore_dir\Map_RAM.v" into library work
Parsing module <Map_RAM>.
Analyzing Verilog file "\\mac\project\Verilog\Test\Counter_3_IO.v" into library work
Parsing module <Counter_x>.
Analyzing Verilog file "\\mac\project\Verilog\Test\clk_div.v" into library work
Parsing module <clk_div>.
Analyzing Verilog file "\\mac\project\Verilog\Test\TankBattle_CPU.v" into library work
Parsing module <TankBattle_CPU>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "\\mac\project\Verilog\Test\TankBattle_CPU.v" Line 271: Port LED_out is not connected to this instance
WARNING:HDLCompiler:1016 - "\\mac\project\Verilog\Test\TankBattle_CPU.v" Line 292: Port rst is not connected to this instance
WARNING:HDLCompiler:1016 - "\\mac\project\Verilog\Test\TankBattle_CPU.v" Line 379: Port counter_set is not connected to this instance

Elaborating module <TankBattle_CPU>.
WARNING:HDLCompiler:1127 - "\\mac\project\Verilog\Test\TankBattle_CPU.v" Line 90: Assignment to V5 ignored, since the identifier is never used

Elaborating module <Muliti_CPU>.

Elaborating module <ctrl>.

Elaborating module <M_datapath>.

Elaborating module <Regs>.

Elaborating module <MUX4T1_32>.

Elaborating module <MUX4T1_5>.

Elaborating module <ALU>.

Elaborating module <ADC32>.

Elaborating module <and32>.

Elaborating module <or32>.

Elaborating module <xor32>.

Elaborating module <nor32>.

Elaborating module <srl32>.

Elaborating module <or_bit_32>.

Elaborating module <MUX8T1_32>.

Elaborating module <SignalExt_32>.

Elaborating module <GND>.

Elaborating module <MUX2T1_32>.

Elaborating module <REG32>.

Elaborating module <RAM_U>.
WARNING:HDLCompiler:1499 - "\\mac\project\Verilog\Test\ipcore_dir\RAM_U.v" Line 39: Empty module <RAM_U> remains a black box.

Elaborating module <VRAM_B>.
WARNING:HDLCompiler:1499 - "\\mac\project\Verilog\Test\ipcore_dir\VRAM_B.v" Line 39: Empty module <VRAM_B> remains a black box.

Elaborating module <Source_RAM>.
WARNING:HDLCompiler:1499 - "\\mac\project\Verilog\Test\ipcore_dir\Source_RAM.v" Line 39: Empty module <Source_RAM> remains a black box.
WARNING:HDLCompiler:189 - "\\mac\project\Verilog\Test\TankBattle_CPU.v" Line 171: Size mismatch in connection of port <douta>. Formal port size is 16-bit while actual signal size is 12-bit.

Elaborating module <Map_RAM>.
WARNING:HDLCompiler:1499 - "\\mac\project\Verilog\Test\ipcore_dir\Map_RAM.v" Line 39: Empty module <Map_RAM> remains a black box.
WARNING:HDLCompiler:189 - "\\mac\project\Verilog\Test\TankBattle_CPU.v" Line 177: Size mismatch in connection of port <douta>. Formal port size is 4-bit while actual signal size is 5-bit.

Elaborating module <MIO_BUS>.
WARNING:HDLCompiler:189 - "\\mac\project\Verilog\Test\TankBattle_CPU.v" Line 203: Size mismatch in connection of port <map_out>. Formal port size is 4-bit while actual signal size is 5-bit.
WARNING:HDLCompiler:1127 - "\\mac\project\Verilog\Test\TankBattle_CPU.v" Line 220: Assignment to win_addr ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "\\mac\project\Verilog\Test\TankBattle_CPU.v" Line 221: Assignment to lose_addr ignored, since the identifier is never used

Elaborating module <Multi_8CH32>.

Elaborating module <MUX8T1_8>.

Elaborating module <SSeg7_Dev>.

Elaborating module <P2S>.
WARNING:HDLCompiler:1499 - "\\mac\project\Verilog\Test\P2S_IO.v" Line 21: Empty module <P2S> remains a black box.

Elaborating module <HexTo8SEG>.

Elaborating module <Hex2Seg>.

Elaborating module <MC14495_ZJU>.

Elaborating module <INV>.

Elaborating module <AND4>.

Elaborating module <OR4>.

Elaborating module <AND3>.

Elaborating module <OR3>.

Elaborating module <AND2>.

Elaborating module <OR2>.

Elaborating module <SSeg_map>.

Elaborating module <MUX2T1_64>.

Elaborating module <SPIO>.

Elaborating module <LED_P2S>.
WARNING:HDLCompiler:1499 - "\\mac\project\Verilog\Test\LED_P2S_IO.v" Line 21: Empty module <LED_P2S> remains a black box.

Elaborating module <clk_div>.

Elaborating module <SAnti_jitter>.
WARNING:HDLCompiler:1499 - "\\mac\project\Verilog\Test\SAnti_jitter_IO.v" Line 21: Empty module <SAnti_jitter> remains a black box.
WARNING:HDLCompiler:1127 - "\\mac\project\Verilog\Test\TankBattle_CPU.v" Line 301: Assignment to Pulse ignored, since the identifier is never used

Elaborating module <Counter_x>.
WARNING:HDLCompiler:1127 - "\\mac\project\Verilog\Test\Counter_3_IO.v" Line 43: Assignment to M2 ignored, since the identifier is never used
WARNING:HDLCompiler:634 - "\\mac\project\Verilog\Test\Counter_3_IO.v" Line 36: Net <counter1[32]> does not have a driver.

Elaborating module <VGAIO>.
WARNING:HDLCompiler:413 - "\\mac\project\Verilog\Test\VGAIO.v" Line 78: Result of 21-bit expression is truncated to fit in 19-bit target.

Elaborating module <PS2IO>.
WARNING:HDLCompiler:1127 - "\\mac\project\Verilog\Test\TankBattle_CPU.v" Line 350: Assignment to testkey ignored, since the identifier is never used

Elaborating module <SEnter_2_32>.
WARNING:HDLCompiler:1499 - "\\mac\project\Verilog\Test\SEnter_2_32_IO.v" Line 21: Empty module <SEnter_2_32> remains a black box.
WARNING:HDLCompiler:1127 - "\\mac\project\Verilog\Test\TankBattle_CPU.v" Line 363: Assignment to Ai ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "\\mac\project\Verilog\Test\TankBattle_CPU.v" Line 364: Assignment to Bi ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "\\mac\project\Verilog\Test\TankBattle_CPU.v" Line 365: Assignment to blink ignored, since the identifier is never used

Elaborating module <Seg7_Dev>.

Elaborating module <MUX2T1_8>.

Elaborating module <MC14495_ZJU_MUSER_Seg7_Dev>.

Elaborating module <ScanSync>.

Elaborating module <Seg_map>.

Elaborating module <PIO>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <TankBattle_CPU>.
    Related source file is "\\mac\project\Verilog\Test\TankBattle_CPU.v".
INFO:Xst:3210 - "\\mac\project\Verilog\Test\TankBattle_CPU.v" line 108: Output port <CPU_MIO> of the instance <U1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\mac\project\Verilog\Test\TankBattle_CPU.v" line 192: Output port <win_addr> of the instance <U4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\mac\project\Verilog\Test\TankBattle_CPU.v" line 192: Output port <lose_addr> of the instance <U4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\mac\project\Verilog\Test\TankBattle_CPU.v" line 271: Output port <LED_out> of the instance <U7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\mac\project\Verilog\Test\TankBattle_CPU.v" line 292: Output port <pulse_out> of the instance <U9> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\mac\project\Verilog\Test\TankBattle_CPU.v" line 292: Output port <rst> of the instance <U9> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\mac\project\Verilog\Test\TankBattle_CPU.v" line 343: Output port <testkey> of the instance <U13> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\mac\project\Verilog\Test\TankBattle_CPU.v" line 356: Output port <Ai> of the instance <M4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\mac\project\Verilog\Test\TankBattle_CPU.v" line 356: Output port <Bi> of the instance <M4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\mac\project\Verilog\Test\TankBattle_CPU.v" line 356: Output port <blink> of the instance <M4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\mac\project\Verilog\Test\TankBattle_CPU.v" line 379: Output port <counter_set> of the instance <U71> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\mac\project\Verilog\Test\TankBattle_CPU.v" line 379: Output port <GPIOf0> of the instance <U71> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <TankBattle_CPU> synthesized.

Synthesizing Unit <Muliti_CPU>.
    Related source file is "\\mac\project\Verilog\Test\Multi_CPU.v".
WARNING:Xst:647 - Input <INT> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <Muliti_CPU> synthesized.

Synthesizing Unit <ctrl>.
    Related source file is "\\mac\project\Verilog\Test\mulit_ctrl.v".
        IF = 5'b00000
        ID = 5'b00001
        Mem_Ex = 5'b00010
        Mem_RD = 5'b00011
        LW_WB = 5'b00100
        Mem_W = 5'b00101
        R_Exc = 5'b00110
        R_WB = 5'b00111
        Beq_Exc = 5'b01000
        J = 5'b01001
        I_Exc = 5'b01010
        I_WB = 5'b01011
        Lui_Exc = 5'b01100
        Bne_Exc = 5'b01101
        Jr = 5'b01110
        Jal = 5'b01111
        Jalr = 5'b10000
        Error = 5'b11111
        value0 = 20'b10010100000010000001
        value1 = 20'b00000000000110000000
        value2 = 20'b00000000001100000000
        value3 = 20'b00110000000000000001
        value4 = 20'b00000001000001000000
        value5 = 20'b00101000000000000001
        value6 = 20'b00000000001000000100
        value7 = 20'b00000000000001010000
        value8 = 20'b01000000011000001010
        value9 = 20'b10000000100000000000
        value10 = 20'b00000000001100000110
        value11 = 20'b00000000000001000000
        value12 = 20'b00000010001111000000
        value13 = 20'b01000000011000000010
        value14 = 20'b10000000110000000000
        value15 = 20'b10000011100001100000
        value16 = 20'b10000011110001000000
        value17 = 20'b10000011100001100000
        AND = 3'b000
        OR = 3'b001
        ADD = 3'b010
        SUB = 3'b110
        NOR = 3'b100
        SLT = 3'b111
        XOR = 3'b011
        SRL = 3'b101
WARNING:Xst:647 - Input <Inst_in<25:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <zero> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <overflow> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 5-bit register for signal <state>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 18                                             |
    | Transitions        | 36                                             |
    | Inputs             | 19                                             |
    | Outputs            | 25                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00000                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit 4-to-1 multiplexer for signal <ALU_operation> created at line 152.
    Summary:
	inferred   2 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <ctrl> synthesized.

Synthesizing Unit <M_datapath>.
    Related source file is "\\mac\project\Verilog\Test\M_datapath.v".
    Summary:
Unit <M_datapath> synthesized.

Synthesizing Unit <Regs>.
    Related source file is "\\mac\project\Verilog\Test\Regs.v".
    Found 992-bit register for signal <n0051[991:0]>.
    Found 32-bit 31-to-1 multiplexer for signal <R_addr_A[4]_register[31][31]_wide_mux_1_OUT> created at line 29.
    Found 32-bit 31-to-1 multiplexer for signal <R_addr_B[4]_register[31][31]_wide_mux_4_OUT> created at line 30.
    Summary:
	inferred 992 D-type flip-flop(s).
	inferred  35 Multiplexer(s).
Unit <Regs> synthesized.

Synthesizing Unit <MUX4T1_32>.
    Related source file is "\\mac\project\Verilog\Test\MUX4T1_32.v".
    Found 32-bit 4-to-1 multiplexer for signal <o> created at line 30.
    Summary:
	inferred   1 Multiplexer(s).
Unit <MUX4T1_32> synthesized.

Synthesizing Unit <MUX4T1_5>.
    Related source file is "\\mac\project\Verilog\Test\MUX4T1_5.v".
    Found 5-bit 4-to-1 multiplexer for signal <o> created at line 30.
    Summary:
	inferred   1 Multiplexer(s).
Unit <MUX4T1_5> synthesized.

Synthesizing Unit <ALU>.
    Related source file is "\\mac\project\Verilog\Test\ALU.vf".
WARNING:Xst:653 - Signal <overflow> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <ALU> synthesized.

Synthesizing Unit <ADC32>.
    Related source file is "\\mac\project\Verilog\Test\addc_32.v".
    Found 33-bit adder for signal <n0012> created at line 28.
    Found 33-bit adder for signal <S> created at line 28.
    Summary:
	inferred   2 Adder/Subtractor(s).
Unit <ADC32> synthesized.

Synthesizing Unit <and32>.
    Related source file is "\\mac\project\Verilog\Test\and32.v".
    Summary:
	no macro.
Unit <and32> synthesized.

Synthesizing Unit <or32>.
    Related source file is "\\mac\project\Verilog\Test\or32.v".
    Summary:
	no macro.
Unit <or32> synthesized.

Synthesizing Unit <xor32>.
    Related source file is "\\mac\project\Verilog\Test\xor32.v".
    Summary:
Unit <xor32> synthesized.

Synthesizing Unit <nor32>.
    Related source file is "\\mac\project\Verilog\Test\nor32.v".
    Summary:
	no macro.
Unit <nor32> synthesized.

Synthesizing Unit <srl32>.
    Related source file is "\\mac\project\Verilog\Test\srl32.v".
WARNING:Xst:647 - Input <B<5:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <B<31:11>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit shifter logical right for signal <res> created at line 23
    Summary:
	inferred   1 Combinational logic shifter(s).
Unit <srl32> synthesized.

Synthesizing Unit <or_bit_32>.
    Related source file is "\\mac\project\Verilog\Test\or_bit_32 .v".
    Summary:
	no macro.
Unit <or_bit_32> synthesized.

Synthesizing Unit <MUX8T1_32>.
    Related source file is "\\mac\project\Verilog\Test\MUX8T1_32.v".
    Found 32-bit 8-to-1 multiplexer for signal <o> created at line 35.
    Summary:
	inferred   1 Multiplexer(s).
Unit <MUX8T1_32> synthesized.

Synthesizing Unit <SignalExt_32>.
    Related source file is "\\mac\project\Verilog\Test\SignalExt_32.v".
    Summary:
	no macro.
Unit <SignalExt_32> synthesized.

Synthesizing Unit <MUX2T1_32>.
    Related source file is "\\mac\project\Verilog\Test\MUX2T1_32.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <MUX2T1_32> synthesized.

Synthesizing Unit <REG32>.
    Related source file is "\\mac\project\Verilog\Test\REG32.v".
    Found 32-bit register for signal <Q>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <REG32> synthesized.

Synthesizing Unit <MIO_BUS>.
    Related source file is "\\mac\project\Verilog\Test\MIO_BUS.v".
WARNING:Xst:647 - Input <addr_bus<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <addr_bus<27:21>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16x5-bit Read Only RAM for signal <_n0625>
WARNING:Xst:737 - Found 1-bit latch for signal <lose_addr<17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <lose_addr<16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <lose_addr<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <lose_addr<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <lose_addr<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <lose_addr<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <lose_addr<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <lose_addr<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <lose_addr<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <lose_addr<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <lose_addr<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <lose_addr<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <lose_addr<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <lose_addr<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <lose_addr<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <lose_addr<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <lose_addr<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <lose_addr<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <lose_rd>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <win_addr<18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <win_addr<17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <win_addr<16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <win_addr<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <win_addr<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <win_addr<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <win_addr<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <win_addr<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <win_addr<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <win_addr<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <win_addr<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <win_addr<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <win_addr<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <win_addr<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <win_addr<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <win_addr<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <win_addr<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <win_addr<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <win_addr<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <win_rd>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <map_addr<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <map_addr<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <map_addr<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <map_addr<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <map_addr<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <map_addr<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <map_addr<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <map_addr<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <map_rd>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <source_addr<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <source_addr<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <source_addr<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <source_addr<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <source_addr<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <source_addr<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <source_addr<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <source_addr<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <source_addr<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <source_addr<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <source_addr<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <source_addr<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <source_addr<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <source_addr<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <source_rd>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <vram_rd>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <lose_addr<18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   1 RAM(s).
	inferred  65 Latch(s).
	inferred  35 Multiplexer(s).
Unit <MIO_BUS> synthesized.

Synthesizing Unit <Multi_8CH32>.
    Related source file is "\\mac\project\Verilog\Test\Multi_8CH32.v".
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit register for signal <cpu_blink>.
    Found 8-bit register for signal <cpu_point>.
    Found 32-bit register for signal <disp_data>.
    Summary:
	inferred  48 D-type flip-flop(s).
Unit <Multi_8CH32> synthesized.

Synthesizing Unit <MUX8T1_8>.
    Related source file is "\\mac\project\Verilog\Test\MUX8T1_8.v".
    Found 8-bit 8-to-1 multiplexer for signal <o> created at line 35.
    Summary:
	inferred   1 Multiplexer(s).
Unit <MUX8T1_8> synthesized.

Synthesizing Unit <SSeg7_Dev>.
    Related source file is "\\mac\project\Verilog\Test\SSeg7_Dev.vf".
    Summary:
	no macro.
Unit <SSeg7_Dev> synthesized.

Synthesizing Unit <HexTo8SEG>.
    Related source file is "\\mac\project\Verilog\Test\HexTo8SEG.v".
    Summary:
	no macro.
Unit <HexTo8SEG> synthesized.

Synthesizing Unit <Hex2Seg>.
    Related source file is "\\mac\project\Verilog\Test\HexTo8SEG.v".
    Summary:
	no macro.
Unit <Hex2Seg> synthesized.

Synthesizing Unit <MC14495_ZJU>.
    Related source file is "\\mac\project\Verilog\Test\MC14495_ZJU.vf".
    Summary:
	no macro.
Unit <MC14495_ZJU> synthesized.

Synthesizing Unit <SSeg_map>.
    Related source file is "\\mac\project\Verilog\Test\SSeg_map.v".
WARNING:Xst:647 - Input <Disp_num<63:32>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <SSeg_map> synthesized.

Synthesizing Unit <MUX2T1_64>.
    Related source file is "\\mac\project\Verilog\Test\MUX2T1_64.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <MUX2T1_64> synthesized.

Synthesizing Unit <SPIO>.
    Related source file is "\\mac\project\Verilog\Test\SPIO.v".
    Found 16-bit register for signal <LED>.
    Found 1-bit register for signal <GPIOf0<1>>.
    Found 1-bit register for signal <GPIOf0<0>>.
    Found 1-bit register for signal <GPIOf0<15>>.
    Found 1-bit register for signal <GPIOf0<14>>.
    Found 1-bit register for signal <GPIOf0<13>>.
    Found 1-bit register for signal <GPIOf0<12>>.
    Found 1-bit register for signal <GPIOf0<11>>.
    Found 1-bit register for signal <GPIOf0<10>>.
    Found 1-bit register for signal <GPIOf0<9>>.
    Found 1-bit register for signal <GPIOf0<8>>.
    Found 1-bit register for signal <GPIOf0<7>>.
    Found 1-bit register for signal <GPIOf0<6>>.
    Found 1-bit register for signal <GPIOf0<5>>.
    Found 1-bit register for signal <GPIOf0<4>>.
    Found 1-bit register for signal <GPIOf0<3>>.
    Found 1-bit register for signal <GPIOf0<2>>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <SPIO> synthesized.

Synthesizing Unit <clk_div>.
    Related source file is "\\mac\project\Verilog\Test\clk_div.v".
    Found 32-bit register for signal <clkdiv>.
    Found 32-bit adder for signal <clkdiv[31]_GND_111_o_add_0_OUT> created at line 35.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <clk_div> synthesized.

Synthesizing Unit <Counter_x>.
    Related source file is "\\mac\project\Verilog\Test\Counter_3_IO.v".
WARNING:Xst:647 - Input <clk1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <counter1<32>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <counter2<32>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 24-bit register for signal <counter_Ctrl>.
    Found 33-bit register for signal <counter0>.
    Found 32-bit register for signal <counter0_Lock>.
    Found 1-bit register for signal <sq0>.
    Found 1-bit register for signal <M0>.
    Found 1-bit register for signal <clr0>.
    Found 33-bit subtractor for signal <counter0[32]_GND_113_o_sub_26_OUT> created at line 77.
    Found 33-bit 4-to-1 multiplexer for signal <counter_Ctrl[2]_counter0[32]_wide_mux_26_OUT> created at line 70.
    Found 1-bit comparator not equal for signal <n0017> created at line 76
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  92 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   5 Multiplexer(s).
Unit <Counter_x> synthesized.

Synthesizing Unit <VGAIO>.
    Related source file is "\\mac\project\Verilog\Test\VGAIO.v".
WARNING:Xst:647 - Input <Cursor> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Blink> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 10-bit register for signal <v_count>.
    Found 10-bit register for signal <h_count>.
    Found 10-bit subtractor for signal <row> created at line 47.
    Found 11-bit subtractor for signal <col> created at line 48.
    Found 10-bit adder for signal <v_count[9]_GND_114_o_add_8_OUT> created at line 67.
    Found 10-bit adder for signal <h_count[9]_GND_114_o_add_10_OUT> created at line 70.
    Found 20-bit adder for signal <n0042> created at line 78.
    Found 10x10-bit multiplier for signal <n0051> created at line 78.
    Found 10-bit comparator greater for signal <h_sync> created at line 49
    Found 10-bit comparator lessequal for signal <n0003> created at line 50
    Found 11-bit comparator greater for signal <col[10]_GND_114_o_LessThan_5_o> created at line 54
    Found 10-bit comparator greater for signal <row[9]_GND_114_o_LessThan_6_o> created at line 54
    Summary:
	inferred   1 Multiplier(s).
	inferred   5 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred   6 Multiplexer(s).
Unit <VGAIO> synthesized.

Synthesizing Unit <PS2IO>.
    Related source file is "\\mac\project\Verilog\Test\PS2IO.v".
WARNING:Xst:647 - Input <io_read_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RD> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit register for signal <num>.
    Found 8-bit register for signal <temp_data>.
    Found 10-bit register for signal <output_data>.
    Found 1-bit register for signal <ps2clk1>.
    Found 1-bit register for signal <ps2clk2>.
    Found 1-bit register for signal <data_break>.
    Found 1-bit register for signal <data_ready>.
    Found 1-bit register for signal <key_expand>.
    Found 1-bit register for signal <ps2clk0>.
    Found 1-bit register for signal <negedge_PS2_clk_shift>.
    Found 4-bit adder for signal <num[3]_GND_116_o_add_1_OUT> created at line 71.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  29 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <PS2IO> synthesized.

Synthesizing Unit <Seg7_Dev>.
    Related source file is "\\mac\project\Verilog\Test\Seg7_Dev.vf".
    Summary:
	no macro.
Unit <Seg7_Dev> synthesized.

Synthesizing Unit <MUX2T1_8>.
    Related source file is "\\mac\project\Verilog\Test\MUX2T1_8.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <MUX2T1_8> synthesized.

Synthesizing Unit <MC14495_ZJU_MUSER_Seg7_Dev>.
    Related source file is "\\mac\project\Verilog\Test\Seg7_Dev.vf".
    Summary:
	no macro.
Unit <MC14495_ZJU_MUSER_Seg7_Dev> synthesized.

Synthesizing Unit <ScanSync>.
    Related source file is "\\mac\project\Verilog\Test\Scansync.v".
    Found 8x4-bit Read Only RAM for signal <AN>
    Found 4-bit 8-to-1 multiplexer for signal <Hexo> created at line 30.
    Found 1-bit 8-to-1 multiplexer for signal <p> created at line 30.
    Found 1-bit 8-to-1 multiplexer for signal <LE> created at line 30.
    Summary:
	inferred   1 RAM(s).
	inferred   3 Multiplexer(s).
Unit <ScanSync> synthesized.

Synthesizing Unit <Seg_map>.
    Related source file is "\\mac\project\Verilog\Test\Seg_map.v".
    Summary:
	inferred   7 Multiplexer(s).
Unit <Seg_map> synthesized.

Synthesizing Unit <PIO>.
    Related source file is "\\mac\project\Verilog\Test\PIO.v".
    Found 2-bit register for signal <counter_set>.
    Found 8-bit register for signal <LED>.
    Found 22-bit register for signal <GPIOf0>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <PIO> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x5-bit single-port Read Only RAM                    : 1
 8x4-bit single-port Read Only RAM                     : 1
# Multipliers                                          : 1
 10x10-bit multiplier                                  : 1
# Adders/Subtractors                                   : 10
 10-bit adder                                          : 2
 10-bit subtractor                                     : 1
 11-bit subtractor                                     : 1
 20-bit adder                                          : 1
 32-bit adder                                          : 1
 33-bit adder                                          : 2
 33-bit subtractor                                     : 1
 4-bit adder                                           : 1
# Registers                                            : 47
 1-bit register                                        : 26
 10-bit register                                       : 3
 16-bit register                                       : 1
 2-bit register                                        : 1
 22-bit register                                       : 1
 24-bit register                                       : 1
 32-bit register                                       : 7
 33-bit register                                       : 1
 4-bit register                                        : 1
 8-bit register                                        : 4
 992-bit register                                      : 1
# Latches                                              : 65
 1-bit latch                                           : 65
# Comparators                                          : 5
 1-bit comparator not equal                            : 1
 10-bit comparator greater                             : 2
 10-bit comparator lessequal                           : 1
 11-bit comparator greater                             : 1
# Multiplexers                                         : 107
 1-bit 2-to-1 multiplexer                              : 21
 1-bit 8-to-1 multiplexer                              : 2
 10-bit 2-to-1 multiplexer                             : 2
 12-bit 2-to-1 multiplexer                             : 2
 19-bit 2-to-1 multiplexer                             : 3
 3-bit 2-to-1 multiplexer                              : 1
 3-bit 4-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 46
 32-bit 31-to-1 multiplexer                            : 2
 32-bit 4-to-1 multiplexer                             : 3
 32-bit 8-to-1 multiplexer                             : 2
 33-bit 2-to-1 multiplexer                             : 4
 33-bit 4-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 4
 4-bit 8-to-1 multiplexer                              : 1
 5-bit 4-to-1 multiplexer                              : 1
 64-bit 2-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 8
 8-bit 8-to-1 multiplexer                              : 2
# Logic shifters                                       : 1
 32-bit shifter logical right                          : 1
# FSMs                                                 : 1
# Xors                                                 : 3
 1-bit xor2                                            : 1
 32-bit xor2                                           : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <SAnti_jitter.ngc>.
Reading core <ipcore_dir/RAM_U.ngc>.
Reading core <ipcore_dir/VRAM_B.ngc>.
Reading core <ipcore_dir/Source_RAM.ngc>.
Reading core <ipcore_dir/Map_RAM.ngc>.
Reading core <SEnter_2_32.ngc>.
Reading core <P2S.ngc>.
Reading core <LED_P2S.ngc>.
Loading core <SAnti_jitter> for timing and area information for instance <U9>.
Loading core <RAM_U> for timing and area information for instance <U2>.
Loading core <VRAM_B> for timing and area information for instance <U3>.
Loading core <Source_RAM> for timing and area information for instance <U31>.
Loading core <Map_RAM> for timing and area information for instance <U32>.
Loading core <SEnter_2_32> for timing and area information for instance <M4>.
Loading core <P2S> for timing and area information for instance <M2>.
Loading core <LED_P2S> for timing and area information for instance <LED_P2S>.
WARNING:Xst:1293 - FF/Latch <cpu_point_0> has a constant value of 0 in block <U5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <cpu_point_1> has a constant value of 0 in block <U5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <cpu_point_2> has a constant value of 0 in block <U5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <cpu_point_3> has a constant value of 0 in block <U5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <cpu_point_4> has a constant value of 0 in block <U5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <cpu_point_5> has a constant value of 0 in block <U5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <cpu_point_6> has a constant value of 0 in block <U5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <cpu_point_7> has a constant value of 0 in block <U5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <counter_Ctrl_0> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_3> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_4> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_5> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_6> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_7> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_8> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_9> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_10> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_11> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_12> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_13> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_14> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_15> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_16> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_17> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_18> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_19> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_20> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_21> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_22> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_23> of sequential type is unconnected in block <U10>.

Synthesizing (advanced) Unit <MIO_BUS>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0625> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 5-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <addr_bus>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <MIO_BUS> synthesized (advanced).

Synthesizing (advanced) Unit <PS2IO>.
The following registers are absorbed into counter <num>: 1 register on signal <num>.
Unit <PS2IO> synthesized (advanced).

Synthesizing (advanced) Unit <ScanSync>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_AN> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <Scan>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <AN>            |          |
    -----------------------------------------------------------------------
Unit <ScanSync> synthesized (advanced).

Synthesizing (advanced) Unit <VGAIO>.
The following registers are absorbed into counter <h_count>: 1 register on signal <h_count>.
The following registers are absorbed into counter <v_count>: 1 register on signal <v_count>.
	Multiplier <Mmult_n0051> in block <VGAIO> and adder/subtractor <Madd_n0042_Madd> in block <VGAIO> are combined into a MAC<Maddsub_n0051>.
Unit <VGAIO> synthesized (advanced).

Synthesizing (advanced) Unit <clk_div>.
The following registers are absorbed into counter <clkdiv>: 1 register on signal <clkdiv>.
Unit <clk_div> synthesized (advanced).
WARNING:Xst:2677 - Node <counter_Ctrl_0> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_3> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_4> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_5> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_6> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_7> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_8> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_9> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_10> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_11> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_12> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_13> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_14> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_15> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_16> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_17> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_18> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_19> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_20> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_21> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_22> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_23> of sequential type is unconnected in block <Counter_x>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x5-bit single-port distributed Read Only RAM        : 1
 8x4-bit single-port distributed Read Only RAM         : 1
# MACs                                                 : 1
 10x10-to-19-bit MAC                                   : 1
# Adders/Subtractors                                   : 4
 10-bit subtractor                                     : 1
 11-bit subtractor                                     : 1
 33-bit adder carry in                                 : 1
 33-bit subtractor                                     : 1
# Counters                                             : 4
 10-bit up counter                                     : 2
 32-bit up counter                                     : 1
 4-bit up counter                                      : 1
# Registers                                            : 1327
 Flip-Flops                                            : 1327
# Comparators                                          : 5
 1-bit comparator not equal                            : 1
 10-bit comparator greater                             : 2
 10-bit comparator lessequal                           : 1
 11-bit comparator greater                             : 1
# Multiplexers                                         : 167
 1-bit 2-to-1 multiplexer                              : 86
 1-bit 8-to-1 multiplexer                              : 2
 12-bit 2-to-1 multiplexer                             : 2
 19-bit 2-to-1 multiplexer                             : 3
 3-bit 2-to-1 multiplexer                              : 1
 3-bit 4-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 46
 32-bit 31-to-1 multiplexer                            : 2
 32-bit 4-to-1 multiplexer                             : 3
 32-bit 8-to-1 multiplexer                             : 2
 33-bit 2-to-1 multiplexer                             : 2
 33-bit 4-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 3
 4-bit 8-to-1 multiplexer                              : 1
 5-bit 4-to-1 multiplexer                              : 1
 64-bit 2-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 8
 8-bit 8-to-1 multiplexer                              : 2
# Logic shifters                                       : 1
 32-bit shifter logical right                          : 1
# FSMs                                                 : 1
# Xors                                                 : 3
 1-bit xor2                                            : 1
 32-bit xor2                                           : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <cpu_point_0> in Unit <Multi_8CH32> is equivalent to the following 7 FFs/Latches, which will be removed : <cpu_point_1> <cpu_point_2> <cpu_point_3> <cpu_point_4> <cpu_point_5> <cpu_point_6> <cpu_point_7> 
WARNING:Xst:1293 - FF/Latch <cpu_point_0> has a constant value of 0 in block <Multi_8CH32>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <U1/x_ctrl/FSM_0> on signal <state[1:18]> with one-hot encoding.
-----------------------------
 State | Encoding
-----------------------------
 00000 | 000000000000000001
 00001 | 000000000000000010
 01110 | 000000000000000100
 10000 | 000000000000001000
 00110 | 000000000000010000
 00010 | 000000000000100000
 01010 | 000000000001000000
 01100 | 000000000010000000
 01000 | 000000000100000000
 01101 | 000000001000000000
 01001 | 000000010000000000
 01111 | 000000100000000000
 11111 | 000001000000000000
 00011 | 000010000000000000
 00101 | 000100000000000000
 00100 | 001000000000000000
 00111 | 010000000000000000
 01011 | 100000000000000000
-----------------------------

Optimizing unit <REG32> ...

Optimizing unit <MC14495_ZJU> ...

Optimizing unit <MC14495_ZJU_MUSER_Seg7_Dev> ...

Optimizing unit <TankBattle_CPU> ...

Optimizing unit <M_datapath> ...

Optimizing unit <ALU> ...

Optimizing unit <Regs> ...

Optimizing unit <ctrl> ...

Optimizing unit <MIO_BUS> ...

Optimizing unit <Multi_8CH32> ...

Optimizing unit <HexTo8SEG> ...

Optimizing unit <SPIO> ...

Optimizing unit <Counter_x> ...

Optimizing unit <VGAIO> ...

Optimizing unit <PS2IO> ...

Optimizing unit <PIO> ...

Optimizing unit <Seg7_Dev> ...
WARNING:Xst:2677 - Node <U4/win_addr_1> of sequential type is unconnected in block <TankBattle_CPU>.
WARNING:Xst:2677 - Node <U4/lose_addr_1> of sequential type is unconnected in block <TankBattle_CPU>.
WARNING:Xst:2677 - Node <U4/lose_addr_2> of sequential type is unconnected in block <TankBattle_CPU>.
WARNING:Xst:2677 - Node <U4/win_addr_2> of sequential type is unconnected in block <TankBattle_CPU>.
WARNING:Xst:2677 - Node <U4/win_addr_3> of sequential type is unconnected in block <TankBattle_CPU>.
WARNING:Xst:2677 - Node <U4/lose_addr_3> of sequential type is unconnected in block <TankBattle_CPU>.
WARNING:Xst:2677 - Node <U4/win_addr_4> of sequential type is unconnected in block <TankBattle_CPU>.
WARNING:Xst:2677 - Node <U4/lose_addr_4> of sequential type is unconnected in block <TankBattle_CPU>.
WARNING:Xst:2677 - Node <U4/lose_addr_5> of sequential type is unconnected in block <TankBattle_CPU>.
WARNING:Xst:2677 - Node <U4/win_addr_5> of sequential type is unconnected in block <TankBattle_CPU>.
WARNING:Xst:2677 - Node <U4/win_addr_6> of sequential type is unconnected in block <TankBattle_CPU>.
WARNING:Xst:2677 - Node <U4/lose_addr_6> of sequential type is unconnected in block <TankBattle_CPU>.
WARNING:Xst:2677 - Node <U4/win_addr_7> of sequential type is unconnected in block <TankBattle_CPU>.
WARNING:Xst:2677 - Node <U4/lose_addr_7> of sequential type is unconnected in block <TankBattle_CPU>.
WARNING:Xst:2677 - Node <U4/win_addr_8> of sequential type is unconnected in block <TankBattle_CPU>.
WARNING:Xst:2677 - Node <U4/lose_addr_8> of sequential type is unconnected in block <TankBattle_CPU>.
WARNING:Xst:2677 - Node <U4/win_addr_9> of sequential type is unconnected in block <TankBattle_CPU>.
WARNING:Xst:2677 - Node <U4/lose_addr_9> of sequential type is unconnected in block <TankBattle_CPU>.
WARNING:Xst:2677 - Node <U4/win_addr_10> of sequential type is unconnected in block <TankBattle_CPU>.
WARNING:Xst:2677 - Node <U4/lose_addr_10> of sequential type is unconnected in block <TankBattle_CPU>.
WARNING:Xst:2677 - Node <U4/win_addr_11> of sequential type is unconnected in block <TankBattle_CPU>.
WARNING:Xst:2677 - Node <U4/lose_addr_11> of sequential type is unconnected in block <TankBattle_CPU>.
WARNING:Xst:2677 - Node <U4/win_addr_12> of sequential type is unconnected in block <TankBattle_CPU>.
WARNING:Xst:2677 - Node <U4/lose_addr_12> of sequential type is unconnected in block <TankBattle_CPU>.
WARNING:Xst:2677 - Node <U4/win_addr_13> of sequential type is unconnected in block <TankBattle_CPU>.
WARNING:Xst:2677 - Node <U4/lose_addr_13> of sequential type is unconnected in block <TankBattle_CPU>.
WARNING:Xst:2677 - Node <U4/lose_addr_14> of sequential type is unconnected in block <TankBattle_CPU>.
WARNING:Xst:2677 - Node <U4/win_addr_15> of sequential type is unconnected in block <TankBattle_CPU>.
WARNING:Xst:2677 - Node <U4/win_addr_14> of sequential type is unconnected in block <TankBattle_CPU>.
WARNING:Xst:2677 - Node <U4/lose_addr_15> of sequential type is unconnected in block <TankBattle_CPU>.
WARNING:Xst:2677 - Node <U4/win_addr_16> of sequential type is unconnected in block <TankBattle_CPU>.
WARNING:Xst:2677 - Node <U4/lose_addr_16> of sequential type is unconnected in block <TankBattle_CPU>.
WARNING:Xst:2677 - Node <U4/win_addr_17> of sequential type is unconnected in block <TankBattle_CPU>.
WARNING:Xst:2677 - Node <U4/lose_addr_18> of sequential type is unconnected in block <TankBattle_CPU>.
WARNING:Xst:2677 - Node <U4/win_addr_18> of sequential type is unconnected in block <TankBattle_CPU>.
WARNING:Xst:2677 - Node <U4/lose_addr_17> of sequential type is unconnected in block <TankBattle_CPU>.
WARNING:Xst:2677 - Node <U4/win_addr_0> of sequential type is unconnected in block <TankBattle_CPU>.
WARNING:Xst:2677 - Node <U4/lose_addr_0> of sequential type is unconnected in block <TankBattle_CPU>.
WARNING:Xst:2677 - Node <U7/GPIOf0_2> of sequential type is unconnected in block <TankBattle_CPU>.
WARNING:Xst:2677 - Node <U7/GPIOf0_3> of sequential type is unconnected in block <TankBattle_CPU>.
WARNING:Xst:2677 - Node <U7/GPIOf0_4> of sequential type is unconnected in block <TankBattle_CPU>.
WARNING:Xst:2677 - Node <U7/GPIOf0_5> of sequential type is unconnected in block <TankBattle_CPU>.
WARNING:Xst:2677 - Node <U7/GPIOf0_6> of sequential type is unconnected in block <TankBattle_CPU>.
WARNING:Xst:2677 - Node <U7/GPIOf0_7> of sequential type is unconnected in block <TankBattle_CPU>.
WARNING:Xst:2677 - Node <U7/GPIOf0_9> of sequential type is unconnected in block <TankBattle_CPU>.
WARNING:Xst:2677 - Node <U7/GPIOf0_10> of sequential type is unconnected in block <TankBattle_CPU>.
WARNING:Xst:2677 - Node <U7/GPIOf0_8> of sequential type is unconnected in block <TankBattle_CPU>.
WARNING:Xst:2677 - Node <U7/GPIOf0_11> of sequential type is unconnected in block <TankBattle_CPU>.
WARNING:Xst:2677 - Node <U7/GPIOf0_12> of sequential type is unconnected in block <TankBattle_CPU>.
WARNING:Xst:2677 - Node <U7/GPIOf0_13> of sequential type is unconnected in block <TankBattle_CPU>.
WARNING:Xst:2677 - Node <U7/GPIOf0_14> of sequential type is unconnected in block <TankBattle_CPU>.
WARNING:Xst:2677 - Node <U7/GPIOf0_15> of sequential type is unconnected in block <TankBattle_CPU>.
WARNING:Xst:2677 - Node <U71/counter_set_1> of sequential type is unconnected in block <TankBattle_CPU>.
WARNING:Xst:2677 - Node <U71/counter_set_0> of sequential type is unconnected in block <TankBattle_CPU>.
WARNING:Xst:2677 - Node <U71/GPIOf0_21> of sequential type is unconnected in block <TankBattle_CPU>.
WARNING:Xst:2677 - Node <U71/GPIOf0_20> of sequential type is unconnected in block <TankBattle_CPU>.
WARNING:Xst:2677 - Node <U71/GPIOf0_19> of sequential type is unconnected in block <TankBattle_CPU>.
WARNING:Xst:2677 - Node <U71/GPIOf0_18> of sequential type is unconnected in block <TankBattle_CPU>.
WARNING:Xst:2677 - Node <U71/GPIOf0_17> of sequential type is unconnected in block <TankBattle_CPU>.
WARNING:Xst:2677 - Node <U71/GPIOf0_16> of sequential type is unconnected in block <TankBattle_CPU>.
WARNING:Xst:2677 - Node <U71/GPIOf0_15> of sequential type is unconnected in block <TankBattle_CPU>.
WARNING:Xst:2677 - Node <U71/GPIOf0_14> of sequential type is unconnected in block <TankBattle_CPU>.
WARNING:Xst:2677 - Node <U71/GPIOf0_13> of sequential type is unconnected in block <TankBattle_CPU>.
WARNING:Xst:2677 - Node <U71/GPIOf0_12> of sequential type is unconnected in block <TankBattle_CPU>.
WARNING:Xst:2677 - Node <U71/GPIOf0_11> of sequential type is unconnected in block <TankBattle_CPU>.
WARNING:Xst:2677 - Node <U71/GPIOf0_10> of sequential type is unconnected in block <TankBattle_CPU>.
WARNING:Xst:2677 - Node <U71/GPIOf0_9> of sequential type is unconnected in block <TankBattle_CPU>.
WARNING:Xst:2677 - Node <U71/GPIOf0_8> of sequential type is unconnected in block <TankBattle_CPU>.
WARNING:Xst:2677 - Node <U71/GPIOf0_7> of sequential type is unconnected in block <TankBattle_CPU>.
WARNING:Xst:2677 - Node <U71/GPIOf0_6> of sequential type is unconnected in block <TankBattle_CPU>.
WARNING:Xst:2677 - Node <U71/GPIOf0_5> of sequential type is unconnected in block <TankBattle_CPU>.
WARNING:Xst:2677 - Node <U71/GPIOf0_4> of sequential type is unconnected in block <TankBattle_CPU>.
WARNING:Xst:2677 - Node <U71/GPIOf0_3> of sequential type is unconnected in block <TankBattle_CPU>.
WARNING:Xst:2677 - Node <U71/GPIOf0_2> of sequential type is unconnected in block <TankBattle_CPU>.
WARNING:Xst:2677 - Node <U71/GPIOf0_1> of sequential type is unconnected in block <TankBattle_CPU>.
WARNING:Xst:2677 - Node <U71/GPIOf0_0> of sequential type is unconnected in block <TankBattle_CPU>.
INFO:Xst:2261 - The FF/Latch <U7/LED_5> in Unit <TankBattle_CPU> is equivalent to the following FF/Latch, which will be removed : <U71/LED_5> 
INFO:Xst:2261 - The FF/Latch <U7/LED_3> in Unit <TankBattle_CPU> is equivalent to the following FF/Latch, which will be removed : <U71/LED_3> 
INFO:Xst:2261 - The FF/Latch <U7/LED_0> in Unit <TankBattle_CPU> is equivalent to the following FF/Latch, which will be removed : <U71/LED_0> 
INFO:Xst:2261 - The FF/Latch <U7/LED_2> in Unit <TankBattle_CPU> is equivalent to the following FF/Latch, which will be removed : <U71/LED_2> 
INFO:Xst:2261 - The FF/Latch <U7/LED_4> in Unit <TankBattle_CPU> is equivalent to the following FF/Latch, which will be removed : <U71/LED_4> 
INFO:Xst:2261 - The FF/Latch <U7/LED_6> in Unit <TankBattle_CPU> is equivalent to the following FF/Latch, which will be removed : <U71/LED_6> 
INFO:Xst:2261 - The FF/Latch <U7/LED_7> in Unit <TankBattle_CPU> is equivalent to the following FF/Latch, which will be removed : <U71/LED_7> 
INFO:Xst:2261 - The FF/Latch <U7/LED_1> in Unit <TankBattle_CPU> is equivalent to the following FF/Latch, which will be removed : <U71/LED_1> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block TankBattle_CPU, actual ratio is 4.
FlipFlop U1/x_datapath/IR/Q_16 has been replicated 1 time(s)
FlipFlop U1/x_datapath/IR/Q_17 has been replicated 1 time(s)
FlipFlop U1/x_datapath/IR/Q_18 has been replicated 1 time(s)
FlipFlop U1/x_datapath/IR/Q_19 has been replicated 1 time(s)
FlipFlop U1/x_datapath/IR/Q_20 has been replicated 1 time(s)
FlipFlop U1/x_datapath/IR/Q_25 has been replicated 1 time(s)
Latch U4/source_addr_13 has been replicated 1 time(s) to handle iob=true attribute.
Latch U4/source_addr_12 has been replicated 1 time(s) to handle iob=true attribute.
Latch U4/source_addr_11 has been replicated 1 time(s) to handle iob=true attribute.
Latch U4/source_addr_10 has been replicated 1 time(s) to handle iob=true attribute.
Latch U4/source_addr_9 has been replicated 1 time(s) to handle iob=true attribute.
Latch U4/source_addr_8 has been replicated 1 time(s) to handle iob=true attribute.
Latch U4/source_addr_7 has been replicated 1 time(s) to handle iob=true attribute.
Latch U4/source_addr_6 has been replicated 1 time(s) to handle iob=true attribute.
Latch U4/source_addr_5 has been replicated 1 time(s) to handle iob=true attribute.
Latch U4/source_addr_4 has been replicated 1 time(s) to handle iob=true attribute.
Latch U4/source_addr_3 has been replicated 1 time(s) to handle iob=true attribute.
Latch U4/source_addr_2 has been replicated 1 time(s) to handle iob=true attribute.
Latch U4/source_addr_1 has been replicated 1 time(s) to handle iob=true attribute.
Latch U4/source_addr_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch U4/map_addr_7 has been replicated 1 time(s) to handle iob=true attribute.
Latch U4/map_addr_6 has been replicated 1 time(s) to handle iob=true attribute.
Latch U4/map_addr_5 has been replicated 1 time(s) to handle iob=true attribute.
Latch U4/map_addr_4 has been replicated 1 time(s) to handle iob=true attribute.
Latch U4/map_addr_3 has been replicated 1 time(s) to handle iob=true attribute.
Latch U4/map_addr_2 has been replicated 1 time(s) to handle iob=true attribute.
Latch U4/map_addr_1 has been replicated 1 time(s) to handle iob=true attribute.
Latch U4/map_addr_0 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop U7/LED_7 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop U7/LED_6 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop U7/LED_5 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop U7/LED_4 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop U7/LED_3 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop U7/LED_2 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop U7/LED_1 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop U7/LED_0 has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1361
 Flip-Flops                                            : 1361

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : TankBattle_CPU.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 4726
#      AND2                        : 10
#      AND3                        : 99
#      AND4                        : 81
#      GND                         : 6
#      INV                         : 110
#      LUT1                        : 105
#      LUT2                        : 55
#      LUT3                        : 1282
#      LUT4                        : 258
#      LUT5                        : 618
#      LUT6                        : 1466
#      MUXCY                       : 221
#      MUXF7                       : 75
#      OR2                         : 63
#      OR3                         : 27
#      OR4                         : 36
#      VCC                         : 8
#      XORCY                       : 206
# FlipFlops/Latches                : 1719
#      FD                          : 269
#      FDC                         : 109
#      FDCE                        : 1136
#      FDCE_1                      : 20
#      FDE                         : 89
#      FDP                         : 1
#      FDPE_1                      : 6
#      FDR                         : 11
#      FDRE                        : 29
#      LD                          : 49
# RAMS                             : 116
#      RAMB18E1                    : 2
#      RAMB36E1                    : 114
# Clock Buffers                    : 6
#      BUFG                        : 5
#      BUFGP                       : 1
# IO Buffers                       : 625
#      IBUF                        : 23
#      OBUF                        : 602
# DSPs                             : 1
#      DSP48E1                     : 1

Device utilization summary:
---------------------------

Selected Device : 7k160tfbg676-2l 


Slice Logic Utilization: 
 Number of Slice Registers:            1689  out of  202800     0%  
 Number of Slice LUTs:                 3894  out of  101400     3%  
    Number used as Logic:              3894  out of  101400     3%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   4033
   Number with an unused Flip Flop:    2344  out of   4033    58%  
   Number with an unused LUT:           139  out of   4033     3%  
   Number of fully used LUT-FF pairs:  1550  out of   4033    38%  
   Number of unique control sets:        47

IO Utilization: 
 Number of IOs:                         626
 Number of bonded IOBs:                 626  out of    400   156% (*) 
    IOB Flip Flops/Latches:              30

Specific Feature Utilization:
 Number of Block RAM/FIFO:              115  out of    325    35%  
    Number using Block RAM only:        115
 Number of BUFG/BUFGCTRLs:                6  out of     32    18%  
 Number of DSP48E1s:                      1  out of    600     0%  

WARNING:Xst:1336 -  (*) More than 100% of Device resources are used

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+-------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)         | Load  |
-----------------------------------+-------------------------------+-------+
clk_100MHz                         | BUFGP                         | 416   |
Clk_CPU_OBUF(Clk_CPU1:O)           | BUFG(*)(U1/x_datapath/PC/Q_31)| 1144  |
vram_OBUF(U4/Mram__n062541:O)      | NONE(*)(U4/vram_rd)           | 1     |
U4/Mram__n06251(U4/Mram__n062511:O)| NONE(*)(U4/map_rd)            | 17    |
U4/Mram__n06252(U4/Mram__n062521:O)| NONE(*)(U4/win_rd)            | 1     |
U4/Mram__n0625(U4/Mram__n06254:O)  | NONE(*)(U4/source_rd)         | 29    |
U4/Mram__n06253(U4/Mram__n062531:O)| NONE(*)(U4/lose_rd)           | 1     |
IO_clk(IO_clk11:O)                 | BUFG(*)(U5/cpu_blink_7)       | 127   |
U8/clkdiv_8                        | BUFG                          | 35    |
U8/clkdiv_1                        | BUFG                          | 20    |
U9/clk1                            | BUFG                          | 41    |
M4/push(M4/push1:O)                | NONE(*)(M4/state_0)           | 3     |
-----------------------------------+-------------------------------+-------+
(*) These 8 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                                                                                                         | Buffer(FF name)                                                                                                                              | Load  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+-------+
U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_1212(U3/XST_GND:G)                                                                                                                                                      | NONE(U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)     | 182   |
U31/N1(U31/XST_GND:G)                                                                                                                                                                                                                                                  | NONE(U31/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)    | 14    |
U2/N1(U2/XST_GND:G)                                                                                                                                                                                                                                                    | NONE(U2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)     | 8     |
U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/cascadelata_tmp(U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)  | NONE(U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T) | 1     |
U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/cascadelatb_tmp(U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)  | NONE(U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T) | 1     |
U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_init.ram/cascadelata_tmp(U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)| NONE(U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_init.ram/cascadelatb_tmp(U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)| NONE(U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_init.ram/cascadelata_tmp(U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)| NONE(U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_init.ram/cascadelatb_tmp(U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)| NONE(U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v6_init.ram/cascadelata_tmp(U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)| NONE(U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v6_init.ram/cascadelatb_tmp(U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)| NONE(U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_init.ram/cascadelata_tmp(U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)| NONE(U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_init.ram/cascadelatb_tmp(U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)| NONE(U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/cascadelata_tmp(U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)  | NONE(U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T) | 1     |
U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/cascadelatb_tmp(U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)  | NONE(U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T) | 1     |
U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/cascadelata_tmp(U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)  | NONE(U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T) | 1     |
U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/cascadelatb_tmp(U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)  | NONE(U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T) | 1     |
U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/cascadelata_tmp(U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)  | NONE(U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T) | 1     |
U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/cascadelatb_tmp(U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)  | NONE(U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T) | 1     |
U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_init.ram/cascadelata_tmp(U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)  | NONE(U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T) | 1     |
U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_init.ram/cascadelatb_tmp(U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)  | NONE(U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T) | 1     |
U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_init.ram/cascadelata_tmp(U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)  | NONE(U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T) | 1     |
U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_init.ram/cascadelatb_tmp(U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)  | NONE(U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T) | 1     |
U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_init.ram/cascadelata_tmp(U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)  | NONE(U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T) | 1     |
U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_init.ram/cascadelatb_tmp(U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)  | NONE(U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T) | 1     |
U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_init.ram/cascadelata_tmp(U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)  | NONE(U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T) | 1     |
U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_init.ram/cascadelatb_tmp(U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)  | NONE(U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T) | 1     |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 5.989ns (Maximum Frequency: 166.984MHz)
   Minimum input arrival time before clock: 2.109ns
   Maximum output required time after clock: 7.063ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_100MHz'
  Clock period: 4.999ns (frequency: 200.035MHz)
  Total number of paths / destination ports: 11911 / 345
-------------------------------------------------------------------------
Delay:               4.999ns (Levels of Logic = 9)
  Source:            U9/SW_OK_6 (FF)
  Destination:       U6/M2/buffer_4 (FF)
  Source Clock:      clk_100MHz rising
  Destination Clock: clk_100MHz rising

  Data Path: U9/SW_OK_6 to U6/M2/buffer_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q            102   0.236   0.746  SW_OK_6 (SW_OK<6>)
     end scope: 'U9:SW_OK<6>'
     LUT5:I0->O            1   0.043   0.000  U5/MUX1_DispData/Mmux_o23_G (N390)
     MUXF7:I1->O          12   0.178   0.400  U5/MUX1_DispData/Mmux_o23 (Disp_num<31>)
     INV:I->O             11   0.317   0.551  U6/SM1/M7/MSEG/XLXI_1 (U6/SM1/M7/MSEG/XLXN_14)
     AND4:I3->O            2   0.161   0.500  U6/SM1/M7/MSEG/XLXI_5 (U6/SM1/M7/MSEG/XLXN_119)
     OR4:I3->O             1   0.161   0.603  U6/SM1/M7/MSEG/XLXI_17 (U6/SM1/M7/MSEG/XLXN_208)
     OR2:I1->O             1   0.053   0.350  U6/SM1/M7/MSEG/XLXI_47 (U6/XLXN_9<7>)
     LUT3:I2->O            1   0.043   0.613  U6/XLXI_6/Mmux_o621 (U6/SEGMENT<7>)
     begin scope: 'U6/M2:P_Data<7>'
     LUT6:I0->O            1   0.043   0.000  buffer_7_rstpot (buffer_7_rstpot)
     FD:D                     -0.000          buffer_7
    ----------------------------------------
    Total                      4.999ns (1.235ns logic, 3.764ns route)
                                       (24.7% logic, 75.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk_CPU_OBUF'
  Clock period: 5.989ns (frequency: 166.984MHz)
  Total number of paths / destination ports: 7754656 / 2206
-------------------------------------------------------------------------
Delay:               5.989ns (Levels of Logic = 11)
  Source:            U1/x_datapath/regs/register_31_246 (FF)
  Destination:       U1/x_datapath/PC/Q_31 (FF)
  Source Clock:      Clk_CPU_OBUF rising
  Destination Clock: Clk_CPU_OBUF rising

  Data Path: U1/x_datapath/regs/register_31_246 to U1/x_datapath/PC/Q_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.236   0.625  U1/x_datapath/regs/register_31_246 (U1/x_datapath/regs/register_31_246)
     LUT6:I0->O            1   0.043   0.522  U1/x_datapath/regs/Mmux_R_addr_A[4]_register[31][31]_wide_mux_1_OUT_843 (U1/x_datapath/regs/Mmux_R_addr_A[4]_register[31][31]_wide_mux_1_OUT_843)
     LUT6:I2->O            2   0.043   0.410  U1/x_datapath/regs/Mmux_R_addr_A[4]_register[31][31]_wide_mux_1_OUT_314 (U1/x_datapath/regs/Mmux_R_addr_A[4]_register[31][31]_wide_mux_1_OUT_314)
     LUT6:I4->O            8   0.043   0.534  U1/x_datapath/MUX4/Mmux_o151 (U1/x_datapath/Alu_A<22>)
     LUT3:I0->O            2   0.043   0.527  U1/x_datapath/x_ALU/Sh201_SW0 (N271)
     LUT6:I2->O            2   0.043   0.500  U1/x_datapath/x_ALU/Sh4011 (U1/x_datapath/x_ALU/Sh401)
     LUT6:I3->O            1   0.043   0.350  U1/x_datapath/x_ALU/MUXALU/Mmux_o43 (U1/x_datapath/x_ALU/MUXALU/Mmux_o42)
     LUT6:I5->O            4   0.043   0.630  U1/x_datapath/x_ALU/MUXALU/Mmux_o44 (res_12_OBUF)
     LUT6:I0->O            1   0.043   0.350  U1/x_datapath/x_ALU/ALU_Zero/o<31>1 (U1/x_datapath/x_ALU/ALU_Zero/o<31>)
     LUT6:I5->O            1   0.043   0.350  U1/x_datapath/x_ALU/ALU_Zero/o<31>2 (U1/x_datapath/x_ALU/ALU_Zero/o<31>1)
     LUT6:I5->O           32   0.043   0.480  U1/x_datapath/MIO_ready_PCWrite_AND_130_o_rstpot (U1/x_datapath/MIO_ready_PCWrite_AND_130_o_rstpot)
     LUT3:I2->O            1   0.043   0.000  U1/x_datapath/PC/Q_0_dpot (U1/x_datapath/PC/Q_0_dpot)
     FDCE:D                   -0.000          U1/x_datapath/PC/Q_0
    ----------------------------------------
    Total                      5.989ns (0.709ns logic, 5.280ns route)
                                       (11.8% logic, 88.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'IO_clk'
  Clock period: 3.062ns (frequency: 326.533MHz)
  Total number of paths / destination ports: 360 / 72
-------------------------------------------------------------------------
Delay:               1.531ns (Levels of Logic = 1)
  Source:            U7/GPIOf0_1 (FF)
  Destination:       U10/counter0_Lock_31 (FF)
  Source Clock:      IO_clk falling
  Destination Clock: IO_clk rising

  Data Path: U7/GPIOf0_1 to U10/counter0_Lock_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE_1:C->Q           2   0.240   0.618  U7/GPIOf0_1 (U7/GPIOf0_1)
     LUT6:I0->O           33   0.043   0.469  U10/_n0097<1>11 (U10/_n0097<1>1)
     FDCE:CE                   0.161          U10/counter0_Lock_0
    ----------------------------------------
    Total                      1.531ns (0.444ns logic, 1.087ns route)
                                       (29.0% logic, 71.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'U8/clkdiv_8'
  Clock period: 2.221ns (frequency: 450.288MHz)
  Total number of paths / destination ports: 787 / 36
-------------------------------------------------------------------------
Delay:               2.221ns (Levels of Logic = 35)
  Source:            U10/counter0_0 (FF)
  Destination:       U10/counter0_32 (FF)
  Source Clock:      U8/clkdiv_8 rising
  Destination Clock: U8/clkdiv_8 rising

  Data Path: U10/counter0_0 to U10/counter0_32
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.236   0.367  U10/counter0_0 (U10/counter0_0)
     LUT1:I0->O            1   0.043   0.000  U10/Msub_counter0[32]_GND_113_o_sub_26_OUT_cy<0>_rt (U10/Msub_counter0[32]_GND_113_o_sub_26_OUT_cy<0>_rt)
     MUXCY:S->O            1   0.238   0.000  U10/Msub_counter0[32]_GND_113_o_sub_26_OUT_cy<0> (U10/Msub_counter0[32]_GND_113_o_sub_26_OUT_cy<0>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_113_o_sub_26_OUT_cy<1> (U10/Msub_counter0[32]_GND_113_o_sub_26_OUT_cy<1>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_113_o_sub_26_OUT_cy<2> (U10/Msub_counter0[32]_GND_113_o_sub_26_OUT_cy<2>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_113_o_sub_26_OUT_cy<3> (U10/Msub_counter0[32]_GND_113_o_sub_26_OUT_cy<3>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_113_o_sub_26_OUT_cy<4> (U10/Msub_counter0[32]_GND_113_o_sub_26_OUT_cy<4>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_113_o_sub_26_OUT_cy<5> (U10/Msub_counter0[32]_GND_113_o_sub_26_OUT_cy<5>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_113_o_sub_26_OUT_cy<6> (U10/Msub_counter0[32]_GND_113_o_sub_26_OUT_cy<6>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_113_o_sub_26_OUT_cy<7> (U10/Msub_counter0[32]_GND_113_o_sub_26_OUT_cy<7>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_113_o_sub_26_OUT_cy<8> (U10/Msub_counter0[32]_GND_113_o_sub_26_OUT_cy<8>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_113_o_sub_26_OUT_cy<9> (U10/Msub_counter0[32]_GND_113_o_sub_26_OUT_cy<9>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_113_o_sub_26_OUT_cy<10> (U10/Msub_counter0[32]_GND_113_o_sub_26_OUT_cy<10>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_113_o_sub_26_OUT_cy<11> (U10/Msub_counter0[32]_GND_113_o_sub_26_OUT_cy<11>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_113_o_sub_26_OUT_cy<12> (U10/Msub_counter0[32]_GND_113_o_sub_26_OUT_cy<12>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_113_o_sub_26_OUT_cy<13> (U10/Msub_counter0[32]_GND_113_o_sub_26_OUT_cy<13>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_113_o_sub_26_OUT_cy<14> (U10/Msub_counter0[32]_GND_113_o_sub_26_OUT_cy<14>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_113_o_sub_26_OUT_cy<15> (U10/Msub_counter0[32]_GND_113_o_sub_26_OUT_cy<15>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_113_o_sub_26_OUT_cy<16> (U10/Msub_counter0[32]_GND_113_o_sub_26_OUT_cy<16>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_113_o_sub_26_OUT_cy<17> (U10/Msub_counter0[32]_GND_113_o_sub_26_OUT_cy<17>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_113_o_sub_26_OUT_cy<18> (U10/Msub_counter0[32]_GND_113_o_sub_26_OUT_cy<18>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_113_o_sub_26_OUT_cy<19> (U10/Msub_counter0[32]_GND_113_o_sub_26_OUT_cy<19>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_113_o_sub_26_OUT_cy<20> (U10/Msub_counter0[32]_GND_113_o_sub_26_OUT_cy<20>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_113_o_sub_26_OUT_cy<21> (U10/Msub_counter0[32]_GND_113_o_sub_26_OUT_cy<21>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_113_o_sub_26_OUT_cy<22> (U10/Msub_counter0[32]_GND_113_o_sub_26_OUT_cy<22>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_113_o_sub_26_OUT_cy<23> (U10/Msub_counter0[32]_GND_113_o_sub_26_OUT_cy<23>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_113_o_sub_26_OUT_cy<24> (U10/Msub_counter0[32]_GND_113_o_sub_26_OUT_cy<24>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_113_o_sub_26_OUT_cy<25> (U10/Msub_counter0[32]_GND_113_o_sub_26_OUT_cy<25>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_113_o_sub_26_OUT_cy<26> (U10/Msub_counter0[32]_GND_113_o_sub_26_OUT_cy<26>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_113_o_sub_26_OUT_cy<27> (U10/Msub_counter0[32]_GND_113_o_sub_26_OUT_cy<27>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_113_o_sub_26_OUT_cy<28> (U10/Msub_counter0[32]_GND_113_o_sub_26_OUT_cy<28>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_113_o_sub_26_OUT_cy<29> (U10/Msub_counter0[32]_GND_113_o_sub_26_OUT_cy<29>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_113_o_sub_26_OUT_cy<30> (U10/Msub_counter0[32]_GND_113_o_sub_26_OUT_cy<30>)
     MUXCY:CI->O           0   0.013   0.000  U10/Msub_counter0[32]_GND_113_o_sub_26_OUT_cy<31> (U10/Msub_counter0[32]_GND_113_o_sub_26_OUT_cy<31>)
     XORCY:CI->O           1   0.262   0.613  U10/Msub_counter0[32]_GND_113_o_sub_26_OUT_xor<32> (U10/counter0[32]_GND_113_o_sub_26_OUT<32>)
     LUT6:I0->O            1   0.043   0.000  U10/Mmux_counter_Ctrl[2]_counter0[32]_wide_mux_26_OUT262 (U10/counter_Ctrl[2]_counter0[32]_wide_mux_26_OUT<32>)
     FDC:D                    -0.000          U10/counter0_32
    ----------------------------------------
    Total                      2.221ns (1.240ns logic, 0.980ns route)
                                       (55.9% logic, 44.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'U8/clkdiv_1'
  Clock period: 2.572ns (frequency: 388.818MHz)
  Total number of paths / destination ports: 1509 / 30
-------------------------------------------------------------------------
Delay:               2.572ns (Levels of Logic = 13)
  Source:            U12/h_count_9 (FF)
  Destination:       U12/h_count_9 (FF)
  Source Clock:      U8/clkdiv_1 rising
  Destination Clock: U8/clkdiv_1 rising

  Data Path: U12/h_count_9 to U12/h_count_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              8   0.236   0.642  U12/h_count_9 (U12/h_count_9)
     LUT5:I0->O            2   0.043   0.355  U12/h_count[9]_PWR_114_o_equal_7_o_inv_SW0 (N102)
     LUT6:I5->O           20   0.043   0.601  U12/h_count[9]_PWR_114_o_equal_7_o<9> (U12/h_count[9]_PWR_114_o_equal_7_o)
     LUT3:I0->O            1   0.043   0.000  U12/Mcount_h_count_lut<0> (U12/Mcount_h_count_lut<0>)
     MUXCY:S->O            1   0.238   0.000  U12/Mcount_h_count_cy<0> (U12/Mcount_h_count_cy<0>)
     MUXCY:CI->O           1   0.014   0.000  U12/Mcount_h_count_cy<1> (U12/Mcount_h_count_cy<1>)
     MUXCY:CI->O           1   0.014   0.000  U12/Mcount_h_count_cy<2> (U12/Mcount_h_count_cy<2>)
     MUXCY:CI->O           1   0.014   0.000  U12/Mcount_h_count_cy<3> (U12/Mcount_h_count_cy<3>)
     MUXCY:CI->O           1   0.014   0.000  U12/Mcount_h_count_cy<4> (U12/Mcount_h_count_cy<4>)
     MUXCY:CI->O           1   0.014   0.000  U12/Mcount_h_count_cy<5> (U12/Mcount_h_count_cy<5>)
     MUXCY:CI->O           1   0.014   0.000  U12/Mcount_h_count_cy<6> (U12/Mcount_h_count_cy<6>)
     MUXCY:CI->O           1   0.014   0.000  U12/Mcount_h_count_cy<7> (U12/Mcount_h_count_cy<7>)
     MUXCY:CI->O           0   0.014   0.000  U12/Mcount_h_count_cy<8> (U12/Mcount_h_count_cy<8>)
     XORCY:CI->O           1   0.262   0.000  U12/Mcount_h_count_xor<9> (U12/Mcount_h_count9)
     FDC:D                    -0.000          U12/h_count_9
    ----------------------------------------
    Total                      2.572ns (0.973ns logic, 1.599ns route)
                                       (37.8% logic, 62.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'U9/clk1'
  Clock period: 2.152ns (frequency: 464.587MHz)
  Total number of paths / destination ports: 1454 / 90
-------------------------------------------------------------------------
Delay:               2.152ns (Levels of Logic = 7)
  Source:            U9/counter_8 (FF)
  Destination:       U9/Key_x_0 (FF)
  Source Clock:      U9/clk1 rising
  Destination Clock: U9/clk1 rising

  Data Path: U9/counter_8 to U9/Key_x_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.236   0.615  counter_8 (counter<8>)
     LUT5:I0->O            1   0.043   0.000  Mcompar_counter[31]_GND_1_o_LessThan_5_o_lut<0> (Mcompar_counter[31]_GND_1_o_LessThan_5_o_lut<0>)
     MUXCY:S->O            1   0.238   0.000  Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<0> (Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<0>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<1> (Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<1>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<2> (Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<2>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<3> (Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<3>)
     MUXCY:CI->O           8   0.013   0.378  Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<4> (Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<4>)
     INV:I->O              7   0.054   0.373  _n0225_inv1_cepot_INV_0 (_n0225_inv1_cepot)
     FDE:CE                    0.161          Key_x_0
    ----------------------------------------
    Total                      2.152ns (0.786ns logic, 1.366ns route)
                                       (36.5% logic, 63.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'M4/push'
  Clock period: 1.069ns (frequency: 935.060MHz)
  Total number of paths / destination ports: 6 / 3
-------------------------------------------------------------------------
Delay:               1.069ns (Levels of Logic = 1)
  Source:            M4/state_0 (FF)
  Destination:       M4/state_0 (FF)
  Source Clock:      M4/push rising
  Destination Clock: M4/push rising

  Data Path: M4/state_0 to M4/state_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             19   0.236   0.440  state_0 (state<0>)
     INV:I->O              1   0.054   0.339  Result<0>1_INV_0 (Result<0>)
     FDE:D                    -0.000          state_0
    ----------------------------------------
    Total                      1.069ns (0.290ns logic, 0.779ns route)
                                       (27.1% logic, 72.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_100MHz'
  Total number of paths / destination ports: 1295 / 241
-------------------------------------------------------------------------
Offset:              2.089ns (Levels of Logic = 10)
  Source:            SW<2> (PAD)
  Destination:       U9/SW_OK_0 (FF)
  Destination Clock: clk_100MHz rising

  Data Path: SW<2> to U9/SW_OK_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.000   0.625  SW_2_IBUF (SW_2_IBUF)
     begin scope: 'U9:SW<2>'
     LUT6:I0->O            1   0.043   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_lut<0> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_lut<0>)
     MUXCY:S->O            1   0.238   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<0> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<0>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<1> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<1>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<2> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<2>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<3> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<3>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<4> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<4>)
     MUXCY:CI->O          43   0.013   0.471  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<5> (sw_temp[15]_SW[15]_not_equal_100_o)
     INV:I->O             17   0.054   0.429  _n0243_inv1_cepot_cepot_INV_0 (_n0243_inv1_cepot_cepot)
     FDE:CE                    0.161          SW_OK_0
    ----------------------------------------
    Total                      2.089ns (0.563ns logic, 1.525ns route)
                                       (27.0% logic, 73.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Clk_CPU_OBUF'
  Total number of paths / destination ports: 1080 / 1080
-------------------------------------------------------------------------
Offset:              0.849ns (Levels of Logic = 1)
  Source:            rst (PAD)
  Destination:       U1/x_datapath/PC/Q_31 (FF)
  Destination Clock: Clk_CPU_OBUF rising

  Data Path: rst to U1/x_datapath/PC/Q_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1279   0.000   0.585  rst_IBUF (rst_IBUF)
     FDCE:CLR                  0.264          U1/x_datapath/PC/Q_0
    ----------------------------------------
    Total                      0.849ns (0.264ns logic, 0.585ns route)
                                       (31.1% logic, 68.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'IO_clk'
  Total number of paths / destination ports: 86 / 86
-------------------------------------------------------------------------
Offset:              1.495ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       U10/M0 (FF)
  Destination Clock: IO_clk rising

  Data Path: rst to U10/M0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1279   0.000   0.849  rst_IBUF (rst_IBUF)
     LUT6:I1->O            1   0.043   0.339  U10/_n00871 (U10/_n0087)
     FDR:R                     0.264          U10/M0
    ----------------------------------------
    Total                      1.495ns (0.307ns logic, 1.188ns route)
                                       (20.5% logic, 79.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'U8/clkdiv_8'
  Total number of paths / destination ports: 36 / 36
-------------------------------------------------------------------------
Offset:              1.387ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       U10/clr0 (FF)
  Destination Clock: U8/clkdiv_8 rising

  Data Path: rst to U10/clr0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1279   0.000   0.741  rst_IBUF (rst_IBUF)
     LUT5:I2->O            1   0.043   0.339  U10/_n00931 (U10/_n0093)
     FDR:R                     0.264          U10/clr0
    ----------------------------------------
    Total                      1.387ns (0.307ns logic, 1.080ns route)
                                       (22.1% logic, 77.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'U8/clkdiv_1'
  Total number of paths / destination ports: 20 / 20
-------------------------------------------------------------------------
Offset:              0.849ns (Levels of Logic = 1)
  Source:            rst (PAD)
  Destination:       U12/v_count_9 (FF)
  Destination Clock: U8/clkdiv_1 rising

  Data Path: rst to U12/v_count_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1279   0.000   0.585  rst_IBUF (rst_IBUF)
     FDC:CLR                   0.264          U12/h_count_0
    ----------------------------------------
    Total                      0.849ns (0.264ns logic, 0.585ns route)
                                       (31.1% logic, 68.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'U9/clk1'
  Total number of paths / destination ports: 176 / 41
-------------------------------------------------------------------------
Offset:              2.109ns (Levels of Logic = 6)
  Source:            BTN_y<3> (PAD)
  Destination:       U9/Key_x_1 (FF)
  Destination Clock: U9/clk1 rising

  Data Path: BTN_y<3> to U9/Key_x_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.000   0.550  BTN_y_3_IBUF (BTN_y_3_IBUF)
     begin scope: 'U9:Key_y<3>'
     LUT4:I0->O           12   0.043   0.674  out1 (n0016)
     LUT6:I0->O            3   0.043   0.362  _n0295<0>1 (_n0295<0>)
     LUT6:I5->O            1   0.043   0.350  Key_x[4]_PWR_1_o_select_74_OUT<1>1 (Key_x[4]_PWR_1_o_select_74_OUT<4>)
     LUT3:I2->O            1   0.043   0.000  Key_x_4_dpot (Key_x_4_dpot)
     FDE:D                    -0.000          Key_x_4
    ----------------------------------------
    Total                      2.109ns (0.172ns logic, 1.937ns route)
                                       (8.2% logic, 91.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clk_CPU_OBUF'
  Total number of paths / destination ports: 284768 / 381
-------------------------------------------------------------------------
Offset:              7.063ns (Levels of Logic = 13)
  Source:            U1/x_datapath/regs/register_31_744 (FF)
  Destination:       SEGMENT<3> (PAD)
  Source Clock:      Clk_CPU_OBUF rising

  Data Path: U1/x_datapath/regs/register_31_744 to SEGMENT<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.236   0.625  U1/x_datapath/regs/register_31_744 (U1/x_datapath/regs/register_31_744)
     LUT6:I0->O            1   0.043   0.522  U1/x_datapath/regs/Mmux_R_addr_B[4]_register[31][31]_wide_mux_4_OUT_992 (U1/x_datapath/regs/Mmux_R_addr_B[4]_register[31][31]_wide_mux_4_OUT_992)
     LUT6:I2->O            3   0.043   0.417  U1/x_datapath/regs/Mmux_R_addr_B[4]_register[31][31]_wide_mux_4_OUT_430 (U1/x_datapath/regs/Mmux_R_addr_B[4]_register[31][31]_wide_mux_4_OUT_430)
     LUT4:I2->O            7   0.043   0.637  U1/x_datapath/regs/Mmux_rdata_B311 (Data_out_8_OBUF)
     LUT6:I1->O            1   0.043   0.000  U5/MUX1_DispData/Mmux_o_328 (U5/MUX1_DispData/Mmux_o_328)
     MUXF7:I1->O          16   0.178   0.605  U5/MUX1_DispData/Mmux_o_2_f7_27 (Disp_num<8>)
     LUT6:I2->O            1   0.043   0.000  U61/M2/Mmux_Hexo_4 (U61/M2/Mmux_Hexo_4)
     MUXF7:I0->O          12   0.176   0.400  U61/M2/Mmux_Hexo_2_f7 (U61/Hex<0>)
     INV:I->O              6   0.317   0.641  U61/M1/XLXI_4 (U61/M1/XLXN_24)
     AND4:I0->O            2   0.043   0.527  U61/M1/XLXI_6 (U61/M1/XLXN_26)
     OR4:I2->O             1   0.134   0.603  U61/M1/XLXI_17 (U61/M1/XLXN_208)
     OR2:I1->O             1   0.053   0.350  U61/M1/XLXI_47 (U61/SEG_TXT<0>)
     LUT3:I2->O            1   0.043   0.339  U61/MUXHM/Mmux_o1 (SEGMENT_0_OBUF)
     OBUF:I->O                 0.000          SEGMENT_0_OBUF (SEGMENT<0>)
    ----------------------------------------
    Total                      7.063ns (1.395ns logic, 5.668ns route)
                                       (19.8% logic, 80.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U8/clkdiv_1'
  Total number of paths / destination ports: 31908 / 108
-------------------------------------------------------------------------
Offset:              6.444ns (Levels of Logic = 25)
  Source:            U12/v_count_3 (FF)
  Destination:       vram_addr<18> (PAD)
  Source Clock:      U8/clkdiv_1 rising

  Data Path: U12/v_count_3 to vram_addr<18>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            10   0.236   0.653  U12/v_count_3 (U12/v_count_3)
     LUT5:I0->O            5   0.043   0.373  U12/Msub_row_xor<9>111 (U12/Msub_row_xor<9>11)
     LUT5:I4->O            2   0.043   0.344  U12/Msub_row_xor<8>11 (row_8_OBUF)
     DSP48E1:B8->P0        1   2.607   0.350  U12/Maddsub_n0051 (U12/Maddsub_n0051_0)
     LUT2:I1->O            1   0.043   0.000  U12/Maddsub_n0051_Madd_lut<0> (U12/Maddsub_n0051_Madd_lut<0>)
     MUXCY:S->O            1   0.238   0.000  U12/Maddsub_n0051_Madd_cy<0> (U12/Maddsub_n0051_Madd_cy<0>)
     MUXCY:CI->O           1   0.013   0.000  U12/Maddsub_n0051_Madd_cy<1> (U12/Maddsub_n0051_Madd_cy<1>)
     MUXCY:CI->O           1   0.013   0.000  U12/Maddsub_n0051_Madd_cy<2> (U12/Maddsub_n0051_Madd_cy<2>)
     MUXCY:CI->O           1   0.013   0.000  U12/Maddsub_n0051_Madd_cy<3> (U12/Maddsub_n0051_Madd_cy<3>)
     MUXCY:CI->O           1   0.013   0.000  U12/Maddsub_n0051_Madd_cy<4> (U12/Maddsub_n0051_Madd_cy<4>)
     MUXCY:CI->O           1   0.013   0.000  U12/Maddsub_n0051_Madd_cy<5> (U12/Maddsub_n0051_Madd_cy<5>)
     MUXCY:CI->O           1   0.013   0.000  U12/Maddsub_n0051_Madd_cy<6> (U12/Maddsub_n0051_Madd_cy<6>)
     MUXCY:CI->O           1   0.013   0.000  U12/Maddsub_n0051_Madd_cy<7> (U12/Maddsub_n0051_Madd_cy<7>)
     MUXCY:CI->O           1   0.013   0.000  U12/Maddsub_n0051_Madd_cy<8> (U12/Maddsub_n0051_Madd_cy<8>)
     MUXCY:CI->O           1   0.013   0.000  U12/Maddsub_n0051_Madd_cy<9> (U12/Maddsub_n0051_Madd_cy<9>)
     MUXCY:CI->O           1   0.013   0.000  U12/Maddsub_n0051_Madd_cy<10> (U12/Maddsub_n0051_Madd_cy<10>)
     MUXCY:CI->O           1   0.013   0.000  U12/Maddsub_n0051_Madd_cy<11> (U12/Maddsub_n0051_Madd_cy<11>)
     MUXCY:CI->O           1   0.013   0.000  U12/Maddsub_n0051_Madd_cy<12> (U12/Maddsub_n0051_Madd_cy<12>)
     MUXCY:CI->O           1   0.013   0.000  U12/Maddsub_n0051_Madd_cy<13> (U12/Maddsub_n0051_Madd_cy<13>)
     MUXCY:CI->O           1   0.013   0.000  U12/Maddsub_n0051_Madd_cy<14> (U12/Maddsub_n0051_Madd_cy<14>)
     MUXCY:CI->O           1   0.013   0.000  U12/Maddsub_n0051_Madd_cy<15> (U12/Maddsub_n0051_Madd_cy<15>)
     MUXCY:CI->O           1   0.013   0.000  U12/Maddsub_n0051_Madd_cy<16> (U12/Maddsub_n0051_Madd_cy<16>)
     MUXCY:CI->O           0   0.013   0.000  U12/Maddsub_n0051_Madd_cy<17> (U12/Maddsub_n0051_Madd_cy<17>)
     XORCY:CI->O           2   0.262   0.500  U12/Maddsub_n0051_Madd_xor<18> (U12/n0042<18>)
     LUT5:I2->O           83   0.043   0.478  U4/Mmux_vram_addr101 (vram_addr_18_OBUF)
     OBUF:I->O                 0.000          vram_addr_18_OBUF (vram_addr<18>)
    ----------------------------------------
    Total                      6.444ns (3.745ns logic, 2.699ns route)
                                       (58.1% logic, 41.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_100MHz'
  Total number of paths / destination ports: 6199 / 103
-------------------------------------------------------------------------
Offset:              5.454ns (Levels of Logic = 11)
  Source:            U9/SW_OK_6 (FF)
  Destination:       SEGMENT<3> (PAD)
  Source Clock:      clk_100MHz rising

  Data Path: U9/SW_OK_6 to SEGMENT<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q            102   0.236   0.746  SW_OK_6 (SW_OK<6>)
     end scope: 'U9:SW_OK<6>'
     LUT5:I0->O            1   0.043   0.000  U5/MUX1_DispData/Mmux_o13_G (N396)
     MUXF7:I1->O          15   0.178   0.573  U5/MUX1_DispData/Mmux_o13 (Disp_num<30>)
     LUT6:I3->O            1   0.043   0.000  U61/M2/Mmux_Hexo_32 (U61/M2/Mmux_Hexo_32)
     MUXF7:I1->O          11   0.178   0.395  U61/M2/Mmux_Hexo_2_f7_1 (U61/Hex<2>)
     INV:I->O              8   0.317   0.642  U61/M1/XLXI_2 (U61/M1/XLXN_61)
     AND4:I1->O            2   0.053   0.500  U61/M1/XLXI_5 (U61/M1/XLXN_119)
     OR4:I3->O             1   0.161   0.603  U61/M1/XLXI_17 (U61/M1/XLXN_208)
     OR2:I1->O             1   0.053   0.350  U61/M1/XLXI_47 (U61/SEG_TXT<0>)
     LUT3:I2->O            1   0.043   0.339  U61/MUXHM/Mmux_o1 (SEGMENT_0_OBUF)
     OBUF:I->O                 0.000          SEGMENT_0_OBUF (SEGMENT<0>)
    ----------------------------------------
    Total                      5.454ns (1.305ns logic, 4.149ns route)
                                       (23.9% logic, 76.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U4/Mram__n0625'
  Total number of paths / destination ports: 34 / 26
-------------------------------------------------------------------------
Offset:              3.148ns (Levels of Logic = 5)
  Source:            U4/source_rd (LATCH)
  Destination:       Data_in<7> (PAD)
  Source Clock:      U4/Mram__n0625 falling

  Data Path: U4/source_rd to Data_in<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               3   0.330   0.534  U4/source_rd (U4/source_rd)
     LUT6:I2->O            8   0.043   0.652  U4/Mmux_Cpu_data4bus491 (U4/Mmux_Cpu_data4bus49)
     LUT6:I0->O            1   0.043   0.495  U4/Mmux_Cpu_data4bus381 (U4/Mmux_Cpu_data4bus38)
     LUT6:I3->O            1   0.043   0.613  U4/Mmux_Cpu_data4bus382 (U4/Mmux_Cpu_data4bus382)
     LUT6:I0->O            3   0.043   0.351  U4/Mmux_Cpu_data4bus383 (Data_in_4_OBUF)
     OBUF:I->O                 0.000          Data_in_4_OBUF (Data_in<4>)
    ----------------------------------------
    Total                      3.148ns (0.502ns logic, 2.646ns route)
                                       (15.9% logic, 84.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U4/Mram__n06251'
  Total number of paths / destination ports: 24 / 16
-------------------------------------------------------------------------
Offset:              3.011ns (Levels of Logic = 5)
  Source:            U4/map_rd (LATCH)
  Destination:       Data_in<3> (PAD)
  Source Clock:      U4/Mram__n06251 falling

  Data Path: U4/map_rd to Data_in<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               7   0.330   0.637  U4/map_rd (U4/map_rd)
     LUT6:I1->O            1   0.043   0.495  U4/Mmux_Cpu_data4bus1101 (U4/Mmux_Cpu_data4bus1101)
     LUT5:I2->O            4   0.043   0.620  U4/Mmux_Cpu_data4bus1103 (U4/Mmux_Cpu_data4bus110)
     LUT6:I1->O            1   0.043   0.405  U4/Mmux_Cpu_data4bus34 (U4/Mmux_Cpu_data4bus32)
     LUT5:I3->O            3   0.043   0.351  U4/Mmux_Cpu_data4bus35 (Data_in_0_OBUF)
     OBUF:I->O                 0.000          Data_in_0_OBUF (Data_in<0>)
    ----------------------------------------
    Total                      3.011ns (0.502ns logic, 2.509ns route)
                                       (16.7% logic, 83.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U8/clkdiv_8'
  Total number of paths / destination ports: 753 / 40
-------------------------------------------------------------------------
Offset:              5.273ns (Levels of Logic = 10)
  Source:            U10/counter0_25 (FF)
  Destination:       SEGMENT<5> (PAD)
  Source Clock:      U8/clkdiv_8 rising

  Data Path: U10/counter0_25 to SEGMENT<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.236   0.539  U10/counter0_25 (U10/counter0_25)
     LUT6:I2->O            1   0.043   0.000  U5/MUX1_DispData/Mmux_o_417 (U5/MUX1_DispData/Mmux_o_417)
     MUXF7:I0->O          15   0.176   0.600  U5/MUX1_DispData/Mmux_o_2_f7_16 (Disp_num<25>)
     LUT6:I2->O            1   0.043   0.000  U61/M2/Mmux_Hexo_31 (U61/M2/Mmux_Hexo_31)
     MUXF7:I1->O          11   0.178   0.395  U61/M2/Mmux_Hexo_2_f7_0 (U61/Hex<1>)
     INV:I->O              8   0.317   0.561  U61/M1/XLXI_3 (U61/M1/XLXN_62)
     AND4:I2->O            2   0.134   0.500  U61/M1/XLXI_5 (U61/M1/XLXN_119)
     OR4:I3->O             1   0.161   0.603  U61/M1/XLXI_17 (U61/M1/XLXN_208)
     OR2:I1->O             1   0.053   0.350  U61/M1/XLXI_47 (U61/SEG_TXT<0>)
     LUT3:I2->O            1   0.043   0.339  U61/MUXHM/Mmux_o1 (SEGMENT_0_OBUF)
     OBUF:I->O                 0.000          SEGMENT_0_OBUF (SEGMENT<0>)
    ----------------------------------------
    Total                      5.273ns (1.384ns logic, 3.889ns route)
                                       (26.2% logic, 73.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'vram_OBUF'
  Total number of paths / destination ports: 28 / 12
-------------------------------------------------------------------------
Offset:              3.272ns (Levels of Logic = 5)
  Source:            U4/vram_rd (LATCH)
  Destination:       Data_in<7> (PAD)
  Source Clock:      vram_OBUF falling

  Data Path: U4/vram_rd to Data_in<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               3   0.330   0.625  U4/vram_rd (U4/vram_rd)
     LUT6:I0->O            6   0.043   0.641  U4/Mmux_addr_bus[31]_X_25_o_equal_33_o11 (U4/addr_bus[31]_X_25_o_equal_33_o)
     LUT6:I0->O            4   0.043   0.539  U4/Mmux_Cpu_data4bus372 (U4/Mmux_Cpu_data4bus372)
     LUT6:I2->O            1   0.043   0.613  U4/Mmux_Cpu_data4bus382 (U4/Mmux_Cpu_data4bus382)
     LUT6:I0->O            3   0.043   0.351  U4/Mmux_Cpu_data4bus383 (Data_in_4_OBUF)
     OBUF:I->O                 0.000          Data_in_4_OBUF (Data_in<4>)
    ----------------------------------------
    Total                      3.272ns (0.502ns logic, 2.770ns route)
                                       (15.3% logic, 84.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U9/clk1'
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Offset:              1.451ns (Levels of Logic = 4)
  Source:            U9/pulse_out_0 (FF)
  Destination:       Data_in<8> (PAD)
  Source Clock:      U9/clk1 rising

  Data Path: U9/pulse_out_0 to Data_in<8>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               5   0.236   0.373  pulse_out_0 (BTN_OK<0>)
     end scope: 'U9:BTN_OK<0>'
     LUT6:I5->O            1   0.043   0.405  U4/Mmux_Cpu_data4bus461 (U4/Mmux_Cpu_data4bus46)
     LUT6:I4->O            3   0.043   0.351  U4/Mmux_Cpu_data4bus462 (Data_in_8_OBUF)
     OBUF:I->O                 0.000          Data_in_8_OBUF (Data_in<8>)
    ----------------------------------------
    Total                      1.451ns (0.322ns logic, 1.129ns route)
                                       (22.2% logic, 77.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U4/Mram__n06252'
  Total number of paths / destination ports: 12 / 8
-------------------------------------------------------------------------
Offset:              2.908ns (Levels of Logic = 5)
  Source:            U4/win_rd (LATCH)
  Destination:       Data_in<3> (PAD)
  Source Clock:      U4/Mram__n06252 falling

  Data Path: U4/win_rd to Data_in<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               3   0.330   0.534  U4/win_rd (U4/win_rd)
     LUT6:I2->O            1   0.043   0.495  U4/Mmux_Cpu_data4bus1101 (U4/Mmux_Cpu_data4bus1101)
     LUT5:I2->O            4   0.043   0.620  U4/Mmux_Cpu_data4bus1103 (U4/Mmux_Cpu_data4bus110)
     LUT6:I1->O            1   0.043   0.405  U4/Mmux_Cpu_data4bus34 (U4/Mmux_Cpu_data4bus32)
     LUT5:I3->O            3   0.043   0.351  U4/Mmux_Cpu_data4bus35 (Data_in_0_OBUF)
     OBUF:I->O                 0.000          Data_in_0_OBUF (Data_in<0>)
    ----------------------------------------
    Total                      2.908ns (0.502ns logic, 2.406ns route)
                                       (17.3% logic, 82.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U4/Mram__n06253'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              2.897ns (Levels of Logic = 5)
  Source:            U4/lose_rd (LATCH)
  Destination:       Data_in<3> (PAD)
  Source Clock:      U4/Mram__n06253 falling

  Data Path: U4/lose_rd to Data_in<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.330   0.613  U4/lose_rd (U4/lose_rd)
     LUT6:I0->O            1   0.043   0.405  U4/Mmux_Cpu_data4bus1102 (U4/Mmux_Cpu_data4bus1102)
     LUT5:I3->O            4   0.043   0.620  U4/Mmux_Cpu_data4bus1103 (U4/Mmux_Cpu_data4bus110)
     LUT6:I1->O            1   0.043   0.405  U4/Mmux_Cpu_data4bus34 (U4/Mmux_Cpu_data4bus32)
     LUT5:I3->O            3   0.043   0.351  U4/Mmux_Cpu_data4bus35 (Data_in_0_OBUF)
     OBUF:I->O                 0.000          Data_in_0_OBUF (Data_in<0>)
    ----------------------------------------
    Total                      2.897ns (0.502ns logic, 2.395ns route)
                                       (17.3% logic, 82.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'IO_clk'
  Total number of paths / destination ports: 787 / 19
-------------------------------------------------------------------------
Offset:              5.347ns (Levels of Logic = 10)
  Source:            U5/disp_data_25 (FF)
  Destination:       SEGMENT<5> (PAD)
  Source Clock:      IO_clk rising

  Data Path: U5/disp_data_25 to SEGMENT<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.236   0.613  U5/disp_data_25 (U5/disp_data_25)
     LUT6:I0->O            1   0.043   0.000  U5/MUX1_DispData/Mmux_o_417 (U5/MUX1_DispData/Mmux_o_417)
     MUXF7:I0->O          15   0.176   0.600  U5/MUX1_DispData/Mmux_o_2_f7_16 (Disp_num<25>)
     LUT6:I2->O            1   0.043   0.000  U61/M2/Mmux_Hexo_31 (U61/M2/Mmux_Hexo_31)
     MUXF7:I1->O          11   0.178   0.395  U61/M2/Mmux_Hexo_2_f7_0 (U61/Hex<1>)
     INV:I->O              8   0.317   0.561  U61/M1/XLXI_3 (U61/M1/XLXN_62)
     AND4:I2->O            2   0.134   0.500  U61/M1/XLXI_5 (U61/M1/XLXN_119)
     OR4:I3->O             1   0.161   0.603  U61/M1/XLXI_17 (U61/M1/XLXN_208)
     OR2:I1->O             1   0.053   0.350  U61/M1/XLXI_47 (U61/SEG_TXT<0>)
     LUT3:I2->O            1   0.043   0.339  U61/MUXHM/Mmux_o1 (SEGMENT_0_OBUF)
     OBUF:I->O                 0.000          SEGMENT_0_OBUF (SEGMENT<0>)
    ----------------------------------------
    Total                      5.347ns (1.384ns logic, 3.963ns route)
                                       (25.9% logic, 74.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock Clk_CPU_OBUF
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk_CPU_OBUF   |    5.989|         |         |         |
U4/Mram__n0625 |         |    2.797|         |         |
U4/Mram__n06251|         |    2.660|         |         |
U4/Mram__n06252|         |    2.556|         |         |
U4/Mram__n06253|         |    2.546|         |         |
U8/clkdiv_1    |    4.332|         |         |         |
U8/clkdiv_8    |    1.555|         |         |         |
U9/clk1        |    1.100|         |         |         |
clk_100MHz     |    3.953|         |         |         |
vram_OBUF      |         |    2.921|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock IO_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk_CPU_OBUF   |    2.928|         |    2.609|         |
IO_clk         |    1.786|    1.531|         |         |
U8/clkdiv_8    |    1.500|         |         |         |
clk_100MHz     |    0.598|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock M4/push
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
M4/push        |    1.069|         |         |         |
U9/clk1        |    0.824|         |         |         |
clk_100MHz     |    1.339|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock U4/Mram__n0625
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk_CPU_OBUF   |         |         |    0.905|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock U4/Mram__n06251
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk_CPU_OBUF   |         |         |    0.905|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock U4/Mram__n06252
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk_CPU_OBUF   |         |         |    0.905|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock U4/Mram__n06253
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk_CPU_OBUF   |         |         |    0.905|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock U8/clkdiv_1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
U8/clkdiv_1    |    2.572|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock U8/clkdiv_8
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
IO_clk         |    2.133|         |         |         |
U8/clkdiv_8    |    2.221|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock U9/clk1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
U9/clk1        |    2.152|         |         |         |
clk_100MHz     |    1.292|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_100MHz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk_CPU_OBUF   |    6.582|         |         |         |
IO_clk         |    4.864|         |         |         |
M4/push        |    1.928|         |         |         |
U4/Mram__n0625 |         |    0.708|         |         |
U4/Mram__n06251|         |    1.090|         |         |
U8/clkdiv_1    |    7.361|         |         |         |
U8/clkdiv_8    |    4.790|         |         |         |
U9/clk1        |    1.100|         |         |         |
clk_100MHz     |    4.999|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock vram_OBUF
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk_CPU_OBUF   |         |         |    0.905|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 40.00 secs
Total CPU time to Xst completion: 40.23 secs
 
--> 

Total memory usage is 4727264 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  241 (   0 filtered)
Number of infos    :   24 (   0 filtered)

