const i=JSON.parse('{"key":"v-0829b8f4","path":"/en/research/subjects/topics.html","title":"Research Topics To Be Studied","lang":"en-US","frontmatter":{"title":"Research Topics To Be Studied","order":1},"headers":[],"git":{"createdTime":1723131714000,"updatedTime":1723362163000,"contributors":[{"name":"Xingquan-Li","email":"fzulxq@gmail.com","commits":2}]},"readingTime":{"minutes":1.89,"words":567},"filePathRelative":"en/research/subjects/topics.md","localizedDate":"August 8, 2024","excerpt":"<p><strong>Research Topics To Be Studied</strong></p>\\n<ul>\\n<li>\\n<p><strong>Logic Synthesis (LS -)</strong></p>\\n<ol>\\n<li><strong>(This is LS - 01, the same as below)</strong> Logic Optimization Operator for Delay Optimization</li>\\n<li>Boolean representation</li>\\n<li>DSE for optimization sequence</li>\\n<li>Circuit diagram partitioning</li>\\n<li>Parallelization or GPU acceleration of logic optimization operators</li>\\n<li>ASIC Tech Mapping algorithm oriented</li>\\n<li>Physics (Delay) Aware cut learning</li>\\n<li>Enhance choice - flow by applying exact synthesis with refactor and rewrite</li>\\n<li>Explore structure bias for choice - based tech map</li>\\n<li>Design of fast Verification technology in logic optimization and technology mapping stages</li>\\n<li>Parallel verification technology</li>\\n<li>Boolean matching (NPN classification)</li>\\n<li>SAT Learning</li>\\n<li>Learning of logic optimization operators</li>\\n<li>GTech representation</li>\\n<li>Functional vector sequential circuit fault simulation<br>\\n17....</li>\\n</ol>\\n</li>\\n<li>\\n<p><strong>Physical Design (PD -)</strong></p>\\n<ol>\\n<li><strong>(This is PD - 01, the same as below)</strong> Implementation of placement legalization algorithm</li>\\n<li>Incremental timing optimization algorithm</li>\\n<li>Prediction of delay by layout wire length</li>\\n<li>AI Macro Placement</li>\\n<li>Timing driven placement</li>\\n<li>Congestion driven placement</li>\\n<li>New density expression (function, equation or network)</li>\\n<li>Joint optimization of cell location/size and buffer</li>\\n<li>Precise control of physical variables</li>\\n<li>Differentiable optimization metrics (WL, Timing, Congestion)</li>\\n<li>Second - order optimization method</li>\\n<li>Learning of optimization direction</li>\\n<li>Congestion estimation</li>\\n<li>Timing estimation</li>\\n<li>DRC estimation</li>\\n<li>Power estimation</li>\\n<li>Slew - driven CTS</li>\\n<li>Joint optimization of Delay and Skew</li>\\n<li>Pre - allocation of routing resources</li>\\n<li>Generation of Steiner trees for nets considering routing costs</li>\\n<li>Learning of multi - net resource coordinated routing cost</li>\\n<li>DRC estimation</li>\\n<li>Efficient routing algorithm</li>\\n<li>Coupling capacitance - driven routing algorithm</li>\\n<li>Timing - driven routing algorithm</li>\\n<li>Modeling of routing field<br>\\n27....</li>\\n</ol>\\n</li>\\n<li>\\n<p><strong>Sign - off Analysis (SO -)</strong></p>\\n<ol>\\n<li><strong>(This is SO - 01, the same as below)</strong> Timing correction</li>\\n<li>3D capacitance extraction</li>\\n<li>GPU - accelerated equation solving</li>\\n<li>Higher - order model order reduction and acceleration</li>\\n<li>Machine learning fitting delay calculation</li>\\n<li>Interpolation learning of unit delay</li>\\n<li>Fitting of physical variables and timing</li>\\n<li>Noise estimation</li>\\n<li>AI buffer insertion &amp; sizing</li>\\n<li>Identifiable classification of repairable timing</li>\\n<li>Numerical calculation method of field solver</li>\\n<li>AI fitting RC calculation</li>\\n<li>Characterization of layout data</li>\\n<li>AI for RC Pattern Match</li>\\n<li>Fitting of physical features and electrical variables (parasitic)</li>\\n<li>IO of massive data</li>\\n<li>Waveform data sampling</li>\\n<li>Acceleration of Cycle - level power consumption calculation</li>\\n<li>Estimation and prediction<br>\\n20....</li>\\n</ol>\\n</li>\\n<li>\\n<p><strong>Physical Verification (PV -)</strong></p>\\n<ol>\\n<li><strong>(This is PV - 01, the same as below)</strong> Acceleration of massive data detection</li>\\n<li>DFM detection</li>\\n<li>DTCO, exploration of design Margin</li>\\n</ol>\\n</li>\\n<li>\\n<p><strong>Other Technologies (OT -)</strong></p>\\n<ol>\\n<li><strong>(This is OT - 01, the same as below)</strong> Graph and layout multi - modal data representation</li>\\n<li>Uncertainty measurement</li>\\n<li>Partitioning algorithm</li>\\n<li>Numerical calculation of PDE/ODE equations</li>\\n<li>Performance acceleration</li>\\n<li>LU decomposition acceleration</li>\\n<li>GPU - accelerated EDA problems</li>\\n<li>Microservice</li>\\n<li>Cloud platform and framework</li>\\n<li>DSE</li>\\n<li>Application of AI large model</li>\\n<li>Generation of label data</li>\\n<li>Generation of power network</li>\\n<li>Generation of clock tree</li>\\n<li>Generation of Metal Filler</li>\\n<li>Generation of IO position</li>\\n<li>Generation of Design Flow</li>\\n<li>Search of AI optimization algorithm (make up for the defect of most algorithms in the trade - off between exploration and utilization)</li>\\n<li>AI perception and decision - making</li>\\n<li>AI metric fitting and prediction</li>\\n<li>AI solving PDE</li>\\n<li>AI search for gradient optimization direction</li>\\n<li>EDA chip design collaboration</li>\\n<li>3D Placement<br>\\n26....</li>\\n</ol>\\n</li>\\n</ul>","copyright":{"author":"iEDA","license":"GPL-3.0"}}');export{i as data};
