// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition"

// DATE "02/17/2021 18:35:44"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module in_out_module (
	p_data,
	drs,
	e_data,
	adress,
	in_req,
	new_out,
	in_ready,
	out_ready,
	dev_in,
	dev_out,
	enter_in,
	enter_out,
	done_out,
	clk,
	devs_done_out,
	devs_enter_in);
input 	[31:0] p_data;
input 	[31:0] drs;
output 	[31:0] e_data;
input 	[9:0] adress;
input 	in_req;
input 	new_out;
output 	in_ready;
output 	out_ready;
input 	[127:0] dev_in;
output 	[127:0] dev_out;
input 	[3:0] enter_in;
output 	[3:0] enter_out;
input 	[3:0] done_out;
input 	clk;
output 	[4:0] devs_done_out;
output 	[4:0] devs_enter_in;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \drs[4]~input_o ;
wire \drs[5]~input_o ;
wire \drs[6]~input_o ;
wire \drs[7]~input_o ;
wire \drs[8]~input_o ;
wire \drs[9]~input_o ;
wire \drs[10]~input_o ;
wire \drs[11]~input_o ;
wire \drs[12]~input_o ;
wire \drs[13]~input_o ;
wire \drs[14]~input_o ;
wire \drs[15]~input_o ;
wire \drs[16]~input_o ;
wire \drs[17]~input_o ;
wire \drs[18]~input_o ;
wire \drs[19]~input_o ;
wire \drs[20]~input_o ;
wire \drs[21]~input_o ;
wire \drs[22]~input_o ;
wire \drs[23]~input_o ;
wire \drs[24]~input_o ;
wire \drs[25]~input_o ;
wire \drs[26]~input_o ;
wire \drs[27]~input_o ;
wire \drs[28]~input_o ;
wire \drs[29]~input_o ;
wire \drs[30]~input_o ;
wire \drs[31]~input_o ;
wire \e_data[0]~output_o ;
wire \e_data[1]~output_o ;
wire \e_data[2]~output_o ;
wire \e_data[3]~output_o ;
wire \e_data[4]~output_o ;
wire \e_data[5]~output_o ;
wire \e_data[6]~output_o ;
wire \e_data[7]~output_o ;
wire \e_data[8]~output_o ;
wire \e_data[9]~output_o ;
wire \e_data[10]~output_o ;
wire \e_data[11]~output_o ;
wire \e_data[12]~output_o ;
wire \e_data[13]~output_o ;
wire \e_data[14]~output_o ;
wire \e_data[15]~output_o ;
wire \e_data[16]~output_o ;
wire \e_data[17]~output_o ;
wire \e_data[18]~output_o ;
wire \e_data[19]~output_o ;
wire \e_data[20]~output_o ;
wire \e_data[21]~output_o ;
wire \e_data[22]~output_o ;
wire \e_data[23]~output_o ;
wire \e_data[24]~output_o ;
wire \e_data[25]~output_o ;
wire \e_data[26]~output_o ;
wire \e_data[27]~output_o ;
wire \e_data[28]~output_o ;
wire \e_data[29]~output_o ;
wire \e_data[30]~output_o ;
wire \e_data[31]~output_o ;
wire \in_ready~output_o ;
wire \out_ready~output_o ;
wire \dev_out[0]~output_o ;
wire \dev_out[1]~output_o ;
wire \dev_out[2]~output_o ;
wire \dev_out[3]~output_o ;
wire \dev_out[4]~output_o ;
wire \dev_out[5]~output_o ;
wire \dev_out[6]~output_o ;
wire \dev_out[7]~output_o ;
wire \dev_out[8]~output_o ;
wire \dev_out[9]~output_o ;
wire \dev_out[10]~output_o ;
wire \dev_out[11]~output_o ;
wire \dev_out[12]~output_o ;
wire \dev_out[13]~output_o ;
wire \dev_out[14]~output_o ;
wire \dev_out[15]~output_o ;
wire \dev_out[16]~output_o ;
wire \dev_out[17]~output_o ;
wire \dev_out[18]~output_o ;
wire \dev_out[19]~output_o ;
wire \dev_out[20]~output_o ;
wire \dev_out[21]~output_o ;
wire \dev_out[22]~output_o ;
wire \dev_out[23]~output_o ;
wire \dev_out[24]~output_o ;
wire \dev_out[25]~output_o ;
wire \dev_out[26]~output_o ;
wire \dev_out[27]~output_o ;
wire \dev_out[28]~output_o ;
wire \dev_out[29]~output_o ;
wire \dev_out[30]~output_o ;
wire \dev_out[31]~output_o ;
wire \dev_out[32]~output_o ;
wire \dev_out[33]~output_o ;
wire \dev_out[34]~output_o ;
wire \dev_out[35]~output_o ;
wire \dev_out[36]~output_o ;
wire \dev_out[37]~output_o ;
wire \dev_out[38]~output_o ;
wire \dev_out[39]~output_o ;
wire \dev_out[40]~output_o ;
wire \dev_out[41]~output_o ;
wire \dev_out[42]~output_o ;
wire \dev_out[43]~output_o ;
wire \dev_out[44]~output_o ;
wire \dev_out[45]~output_o ;
wire \dev_out[46]~output_o ;
wire \dev_out[47]~output_o ;
wire \dev_out[48]~output_o ;
wire \dev_out[49]~output_o ;
wire \dev_out[50]~output_o ;
wire \dev_out[51]~output_o ;
wire \dev_out[52]~output_o ;
wire \dev_out[53]~output_o ;
wire \dev_out[54]~output_o ;
wire \dev_out[55]~output_o ;
wire \dev_out[56]~output_o ;
wire \dev_out[57]~output_o ;
wire \dev_out[58]~output_o ;
wire \dev_out[59]~output_o ;
wire \dev_out[60]~output_o ;
wire \dev_out[61]~output_o ;
wire \dev_out[62]~output_o ;
wire \dev_out[63]~output_o ;
wire \dev_out[64]~output_o ;
wire \dev_out[65]~output_o ;
wire \dev_out[66]~output_o ;
wire \dev_out[67]~output_o ;
wire \dev_out[68]~output_o ;
wire \dev_out[69]~output_o ;
wire \dev_out[70]~output_o ;
wire \dev_out[71]~output_o ;
wire \dev_out[72]~output_o ;
wire \dev_out[73]~output_o ;
wire \dev_out[74]~output_o ;
wire \dev_out[75]~output_o ;
wire \dev_out[76]~output_o ;
wire \dev_out[77]~output_o ;
wire \dev_out[78]~output_o ;
wire \dev_out[79]~output_o ;
wire \dev_out[80]~output_o ;
wire \dev_out[81]~output_o ;
wire \dev_out[82]~output_o ;
wire \dev_out[83]~output_o ;
wire \dev_out[84]~output_o ;
wire \dev_out[85]~output_o ;
wire \dev_out[86]~output_o ;
wire \dev_out[87]~output_o ;
wire \dev_out[88]~output_o ;
wire \dev_out[89]~output_o ;
wire \dev_out[90]~output_o ;
wire \dev_out[91]~output_o ;
wire \dev_out[92]~output_o ;
wire \dev_out[93]~output_o ;
wire \dev_out[94]~output_o ;
wire \dev_out[95]~output_o ;
wire \dev_out[96]~output_o ;
wire \dev_out[97]~output_o ;
wire \dev_out[98]~output_o ;
wire \dev_out[99]~output_o ;
wire \dev_out[100]~output_o ;
wire \dev_out[101]~output_o ;
wire \dev_out[102]~output_o ;
wire \dev_out[103]~output_o ;
wire \dev_out[104]~output_o ;
wire \dev_out[105]~output_o ;
wire \dev_out[106]~output_o ;
wire \dev_out[107]~output_o ;
wire \dev_out[108]~output_o ;
wire \dev_out[109]~output_o ;
wire \dev_out[110]~output_o ;
wire \dev_out[111]~output_o ;
wire \dev_out[112]~output_o ;
wire \dev_out[113]~output_o ;
wire \dev_out[114]~output_o ;
wire \dev_out[115]~output_o ;
wire \dev_out[116]~output_o ;
wire \dev_out[117]~output_o ;
wire \dev_out[118]~output_o ;
wire \dev_out[119]~output_o ;
wire \dev_out[120]~output_o ;
wire \dev_out[121]~output_o ;
wire \dev_out[122]~output_o ;
wire \dev_out[123]~output_o ;
wire \dev_out[124]~output_o ;
wire \dev_out[125]~output_o ;
wire \dev_out[126]~output_o ;
wire \dev_out[127]~output_o ;
wire \enter_out[0]~output_o ;
wire \enter_out[1]~output_o ;
wire \enter_out[2]~output_o ;
wire \enter_out[3]~output_o ;
wire \devs_done_out[0]~output_o ;
wire \devs_done_out[1]~output_o ;
wire \devs_done_out[2]~output_o ;
wire \devs_done_out[3]~output_o ;
wire \devs_done_out[4]~output_o ;
wire \devs_enter_in[0]~output_o ;
wire \devs_enter_in[1]~output_o ;
wire \devs_enter_in[2]~output_o ;
wire \devs_enter_in[3]~output_o ;
wire \devs_enter_in[4]~output_o ;
wire \clk~input_o ;
wire \dev_in[106]~input_o ;
wire \dev_in[42]~input_o ;
wire \adress[6]~input_o ;
wire \Mux2~36_combout ;
wire \adress[5]~input_o ;
wire \adress[4]~input_o ;
wire \Mux2~37_combout ;
wire \dev_in[74]~input_o ;
wire \Mux2~38_combout ;
wire \dev_in[10]~input_o ;
wire \Mux2~39_combout ;
wire \dev_in[90]~input_o ;
wire \dev_in[26]~input_o ;
wire \Mux2~40_combout ;
wire \dev_in[122]~input_o ;
wire \dev_in[58]~input_o ;
wire \Mux2~41_combout ;
wire \Mux2~42_combout ;
wire \Mux2~43_combout ;
wire \dev_in[66]~input_o ;
wire \dev_in[98]~input_o ;
wire \dev_in[34]~input_o ;
wire \Mux2~44_combout ;
wire \dev_in[2]~input_o ;
wire \Mux2~45_combout ;
wire \dev_in[82]~input_o ;
wire \dev_in[18]~input_o ;
wire \Mux2~46_combout ;
wire \dev_in[114]~input_o ;
wire \dev_in[50]~input_o ;
wire \Mux2~47_combout ;
wire \Mux2~48_combout ;
wire \Mux2~49_combout ;
wire \adress[3]~input_o ;
wire \adress[2]~input_o ;
wire \Mux2~50_combout ;
wire \dev_in[110]~input_o ;
wire \dev_in[46]~input_o ;
wire \Mux2~51_combout ;
wire \dev_in[78]~input_o ;
wire \dev_in[14]~input_o ;
wire \Mux2~52_combout ;
wire \dev_in[94]~input_o ;
wire \dev_in[30]~input_o ;
wire \Mux2~53_combout ;
wire \dev_in[126]~input_o ;
wire \dev_in[62]~input_o ;
wire \Mux2~54_combout ;
wire \Mux2~55_combout ;
wire \Mux2~56_combout ;
wire \dev_in[70]~input_o ;
wire \dev_in[102]~input_o ;
wire \dev_in[38]~input_o ;
wire \Mux2~57_combout ;
wire \dev_in[6]~input_o ;
wire \Mux2~58_combout ;
wire \dev_in[86]~input_o ;
wire \dev_in[22]~input_o ;
wire \Mux2~59_combout ;
wire \dev_in[118]~input_o ;
wire \dev_in[54]~input_o ;
wire \Mux2~60_combout ;
wire \Mux2~61_combout ;
wire \Mux2~62_combout ;
wire \Mux2~63_combout ;
wire \Mux2~64_combout ;
wire \dev_in[104]~input_o ;
wire \dev_in[40]~input_o ;
wire \Mux2~65_combout ;
wire \dev_in[72]~input_o ;
wire \dev_in[8]~input_o ;
wire \Mux2~66_combout ;
wire \dev_in[88]~input_o ;
wire \dev_in[24]~input_o ;
wire \Mux2~67_combout ;
wire \dev_in[120]~input_o ;
wire \dev_in[56]~input_o ;
wire \Mux2~68_combout ;
wire \Mux2~69_combout ;
wire \Mux2~70_combout ;
wire \dev_in[80]~input_o ;
wire \dev_in[16]~input_o ;
wire \Mux2~71_combout ;
wire \dev_in[112]~input_o ;
wire \dev_in[48]~input_o ;
wire \Mux2~72_combout ;
wire \dev_in[0]~input_o ;
wire \dev_in[32]~input_o ;
wire \dev_in[64]~input_o ;
wire \dev_in[96]~input_o ;
wire \Mux2~73_combout ;
wire \Mux2~74_combout ;
wire \Mux2~75_combout ;
wire \Mux2~76_combout ;
wire \dev_in[108]~input_o ;
wire \dev_in[44]~input_o ;
wire \Mux2~77_combout ;
wire \dev_in[76]~input_o ;
wire \dev_in[12]~input_o ;
wire \Mux2~78_combout ;
wire \dev_in[92]~input_o ;
wire \dev_in[28]~input_o ;
wire \Mux2~79_combout ;
wire \dev_in[124]~input_o ;
wire \dev_in[60]~input_o ;
wire \Mux2~80_combout ;
wire \Mux2~81_combout ;
wire \Mux2~82_combout ;
wire \dev_in[68]~input_o ;
wire \dev_in[100]~input_o ;
wire \dev_in[36]~input_o ;
wire \Mux2~83_combout ;
wire \dev_in[4]~input_o ;
wire \Mux2~84_combout ;
wire \dev_in[84]~input_o ;
wire \dev_in[20]~input_o ;
wire \Mux2~85_combout ;
wire \dev_in[116]~input_o ;
wire \dev_in[52]~input_o ;
wire \Mux2~86_combout ;
wire \Mux2~87_combout ;
wire \Mux2~88_combout ;
wire \Mux2~89_combout ;
wire \adress[1]~input_o ;
wire \Mux2~90_combout ;
wire \dev_in[73]~input_o ;
wire \dev_in[105]~input_o ;
wire \dev_in[41]~input_o ;
wire \Mux2~91_combout ;
wire \dev_in[9]~input_o ;
wire \Mux2~92_combout ;
wire \dev_in[89]~input_o ;
wire \dev_in[25]~input_o ;
wire \Mux2~93_combout ;
wire \dev_in[121]~input_o ;
wire \dev_in[57]~input_o ;
wire \Mux2~94_combout ;
wire \Mux2~95_combout ;
wire \Mux2~96_combout ;
wire \dev_in[81]~input_o ;
wire \dev_in[17]~input_o ;
wire \Mux2~97_combout ;
wire \dev_in[113]~input_o ;
wire \dev_in[49]~input_o ;
wire \Mux2~98_combout ;
wire \dev_in[1]~input_o ;
wire \dev_in[33]~input_o ;
wire \dev_in[65]~input_o ;
wire \dev_in[97]~input_o ;
wire \Mux2~99_combout ;
wire \Mux2~100_combout ;
wire \Mux2~101_combout ;
wire \Mux2~102_combout ;
wire \dev_in[77]~input_o ;
wire \dev_in[109]~input_o ;
wire \dev_in[45]~input_o ;
wire \Mux2~103_combout ;
wire \dev_in[13]~input_o ;
wire \Mux2~104_combout ;
wire \dev_in[93]~input_o ;
wire \dev_in[29]~input_o ;
wire \Mux2~105_combout ;
wire \dev_in[125]~input_o ;
wire \dev_in[61]~input_o ;
wire \Mux2~106_combout ;
wire \Mux2~107_combout ;
wire \Mux2~108_combout ;
wire \dev_in[101]~input_o ;
wire \dev_in[37]~input_o ;
wire \Mux2~109_combout ;
wire \dev_in[69]~input_o ;
wire \dev_in[5]~input_o ;
wire \Mux2~110_combout ;
wire \dev_in[85]~input_o ;
wire \dev_in[21]~input_o ;
wire \Mux2~111_combout ;
wire \dev_in[117]~input_o ;
wire \dev_in[53]~input_o ;
wire \Mux2~112_combout ;
wire \Mux2~113_combout ;
wire \Mux2~114_combout ;
wire \Mux2~115_combout ;
wire \Mux2~116_combout ;
wire \dev_in[75]~input_o ;
wire \dev_in[107]~input_o ;
wire \dev_in[43]~input_o ;
wire \Mux2~117_combout ;
wire \dev_in[11]~input_o ;
wire \Mux2~118_combout ;
wire \dev_in[91]~input_o ;
wire \dev_in[27]~input_o ;
wire \Mux2~119_combout ;
wire \dev_in[123]~input_o ;
wire \dev_in[59]~input_o ;
wire \Mux2~120_combout ;
wire \Mux2~121_combout ;
wire \Mux2~122_combout ;
wire \dev_in[99]~input_o ;
wire \dev_in[35]~input_o ;
wire \Mux2~123_combout ;
wire \dev_in[67]~input_o ;
wire \dev_in[3]~input_o ;
wire \Mux2~124_combout ;
wire \dev_in[83]~input_o ;
wire \dev_in[19]~input_o ;
wire \Mux2~125_combout ;
wire \dev_in[115]~input_o ;
wire \dev_in[51]~input_o ;
wire \Mux2~126_combout ;
wire \Mux2~127_combout ;
wire \Mux2~128_combout ;
wire \Mux2~129_combout ;
wire \dev_in[79]~input_o ;
wire \dev_in[111]~input_o ;
wire \dev_in[47]~input_o ;
wire \Mux2~130_combout ;
wire \dev_in[15]~input_o ;
wire \Mux2~131_combout ;
wire \dev_in[95]~input_o ;
wire \dev_in[63]~input_o ;
wire \dev_in[31]~input_o ;
wire \Mux2~132_combout ;
wire \dev_in[127]~input_o ;
wire \Mux2~133_combout ;
wire \Mux2~134_combout ;
wire \dev_in[103]~input_o ;
wire \dev_in[39]~input_o ;
wire \Mux2~135_combout ;
wire \dev_in[71]~input_o ;
wire \dev_in[7]~input_o ;
wire \Mux2~136_combout ;
wire \dev_in[87]~input_o ;
wire \dev_in[23]~input_o ;
wire \Mux2~137_combout ;
wire \dev_in[119]~input_o ;
wire \dev_in[55]~input_o ;
wire \Mux2~138_combout ;
wire \Mux2~139_combout ;
wire \Mux2~140_combout ;
wire \Mux2~141_combout ;
wire \Mux2~142_combout ;
wire \adress[0]~input_o ;
wire \e_data[0]~0_combout ;
wire \new_out~input_o ;
wire \adress[7]~input_o ;
wire \Equal3~0_combout ;
wire \adress[8]~input_o ;
wire \adress[9]~input_o ;
wire \Equal3~1_combout ;
wire \Equal3~2_combout ;
wire \disk_write~0_combout ;
wire \disk_controller|write_done~q ;
wire \done_out[1]~input_o ;
wire \dev_out[0]~174_combout ;
wire \Equal0~0_combout ;
wire \done_out[2]~input_o ;
wire \disp~0_combout ;
wire \done_out[0]~input_o ;
wire \Mux0~0_combout ;
wire \done_out[3]~input_o ;
wire \Mux0~1_combout ;
wire \output_state.output_state_waiting~q ;
wire \Selector2~2_combout ;
wire \output_state.output_state_none~0_combout ;
wire \output_state.output_state_none~q ;
wire \Selector2~1_combout ;
wire \Selector2~3_combout ;
wire \output_state.output_state_done~q ;
wire \Selector2~0_combout ;
wire \Selector1~0_combout ;
wire \disk_read~0_combout ;
wire \disk_read~q ;
wire \p_data[0]~input_o ;
wire \drs[0]~input_o ;
wire \drs[1]~input_o ;
wire \drs[2]~input_o ;
wire \drs[3]~input_o ;
wire \disk_controller|values_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \enter_in[2]~input_o ;
wire \enter_in[1]~input_o ;
wire \enter_in[0]~input_o ;
wire \Mux1~0_combout ;
wire \enter_in[3]~input_o ;
wire \Mux1~1_combout ;
wire \disk_controller|read_done~q ;
wire \in_req~input_o ;
wire \input_state.input_state_done~q ;
wire \Selector132~4_combout ;
wire \Selector132~2_combout ;
wire \Selector131~0_combout ;
wire \input_state.input_state_waiting~q ;
wire \Selector132~5_combout ;
wire \input_state.input_state_none~2_combout ;
wire \input_state.input_state_none~q ;
wire \Selector132~6_combout ;
wire \Selector132~3_combout ;
wire \e_data[0]~reg0_q ;
wire \Mux2~143_combout ;
wire \Mux2~144_combout ;
wire \Mux2~145_combout ;
wire \Mux2~146_combout ;
wire \Mux2~147_combout ;
wire \Mux2~148_combout ;
wire \Mux2~149_combout ;
wire \e_data[1]~1_combout ;
wire \p_data[1]~input_o ;
wire \disk_controller|values_rtl_0|auto_generated|ram_block1a1~portbdataout ;
wire \e_data[1]~reg0_q ;
wire \Mux2~150_combout ;
wire \Mux2~151_combout ;
wire \Mux2~152_combout ;
wire \Mux2~153_combout ;
wire \Mux2~154_combout ;
wire \Mux2~155_combout ;
wire \e_data[2]~2_combout ;
wire \p_data[2]~input_o ;
wire \disk_controller|values_rtl_0|auto_generated|ram_block1a2~portbdataout ;
wire \e_data[2]~reg0_q ;
wire \Mux2~291_combout ;
wire \Mux2~157_combout ;
wire \Mux2~158_combout ;
wire \Mux2~159_combout ;
wire \Mux2~160_combout ;
wire \e_data[3]~3_combout ;
wire \p_data[3]~input_o ;
wire \disk_controller|values_rtl_0|auto_generated|ram_block1a3~portbdataout ;
wire \e_data[3]~reg0_q ;
wire \Mux2~161_combout ;
wire \Mux2~292_combout ;
wire \Mux2~162_combout ;
wire \Mux2~163_combout ;
wire \Mux2~164_combout ;
wire \e_data[4]~4_combout ;
wire \p_data[4]~input_o ;
wire \disk_controller|values_rtl_0|auto_generated|ram_block1a4~portbdataout ;
wire \e_data[4]~reg0_q ;
wire \Mux2~293_combout ;
wire \Mux2~165_combout ;
wire \Mux2~166_combout ;
wire \Mux2~167_combout ;
wire \Mux2~168_combout ;
wire \e_data[5]~5_combout ;
wire \p_data[5]~input_o ;
wire \disk_controller|values_rtl_0|auto_generated|ram_block1a5~portbdataout ;
wire \e_data[5]~reg0_q ;
wire \Mux2~294_combout ;
wire \Mux2~169_combout ;
wire \Mux2~170_combout ;
wire \Mux2~171_combout ;
wire \Mux2~172_combout ;
wire \e_data[6]~6_combout ;
wire \p_data[6]~input_o ;
wire \disk_controller|values_rtl_0|auto_generated|ram_block1a6~portbdataout ;
wire \e_data[6]~reg0_q ;
wire \Mux2~295_combout ;
wire \Mux2~173_combout ;
wire \Mux2~174_combout ;
wire \Mux2~175_combout ;
wire \Mux2~176_combout ;
wire \e_data[7]~7_combout ;
wire \p_data[7]~input_o ;
wire \disk_controller|values_rtl_0|auto_generated|ram_block1a7~portbdataout ;
wire \e_data[7]~reg0_q ;
wire \Mux2~177_combout ;
wire \Mux2~296_combout ;
wire \Mux2~178_combout ;
wire \Mux2~179_combout ;
wire \Mux2~180_combout ;
wire \Mux2~181_combout ;
wire \e_data[8]~8_combout ;
wire \p_data[8]~input_o ;
wire \disk_controller|values_rtl_0|auto_generated|ram_block1a8~portbdataout ;
wire \e_data[8]~reg0_q ;
wire \Mux2~297_combout ;
wire \Mux2~182_combout ;
wire \Mux2~183_combout ;
wire \Mux2~184_combout ;
wire \Mux2~185_combout ;
wire \e_data[9]~9_combout ;
wire \p_data[9]~input_o ;
wire \disk_controller|values_rtl_0|auto_generated|ram_block1a9~portbdataout ;
wire \e_data[9]~reg0_q ;
wire \Mux2~298_combout ;
wire \Mux2~186_combout ;
wire \Mux2~187_combout ;
wire \Mux2~188_combout ;
wire \Mux2~189_combout ;
wire \e_data[10]~10_combout ;
wire \p_data[10]~input_o ;
wire \disk_controller|values_rtl_0|auto_generated|ram_block1a10~portbdataout ;
wire \e_data[10]~reg0_q ;
wire \Mux2~190_combout ;
wire \Mux2~299_combout ;
wire \Mux2~191_combout ;
wire \Mux2~192_combout ;
wire \Mux2~193_combout ;
wire \Mux2~194_combout ;
wire \e_data[11]~11_combout ;
wire \p_data[11]~input_o ;
wire \disk_controller|values_rtl_0|auto_generated|ram_block1a11~portbdataout ;
wire \e_data[11]~reg0_q ;
wire \Mux2~300_combout ;
wire \Mux2~195_combout ;
wire \Mux2~196_combout ;
wire \Mux2~197_combout ;
wire \Mux2~198_combout ;
wire \e_data[12]~12_combout ;
wire \p_data[12]~input_o ;
wire \disk_controller|values_rtl_0|auto_generated|ram_block1a12~portbdataout ;
wire \e_data[12]~reg0_q ;
wire \Mux2~301_combout ;
wire \Mux2~199_combout ;
wire \Mux2~200_combout ;
wire \Mux2~201_combout ;
wire \Mux2~202_combout ;
wire \e_data[13]~13_combout ;
wire \p_data[13]~input_o ;
wire \disk_controller|values_rtl_0|auto_generated|ram_block1a13~portbdataout ;
wire \e_data[13]~reg0_q ;
wire \Mux2~302_combout ;
wire \Mux2~203_combout ;
wire \Mux2~204_combout ;
wire \Mux2~205_combout ;
wire \Mux2~206_combout ;
wire \e_data[14]~14_combout ;
wire \p_data[14]~input_o ;
wire \disk_controller|values_rtl_0|auto_generated|ram_block1a14~portbdataout ;
wire \e_data[14]~reg0_q ;
wire \Mux2~303_combout ;
wire \Mux2~207_combout ;
wire \Mux2~208_combout ;
wire \Mux2~209_combout ;
wire \Mux2~210_combout ;
wire \e_data[15]~15_combout ;
wire \p_data[15]~input_o ;
wire \disk_controller|values_rtl_0|auto_generated|ram_block1a15~portbdataout ;
wire \e_data[15]~reg0_q ;
wire \Mux2~211_combout ;
wire \Mux2~212_combout ;
wire \Mux2~213_combout ;
wire \Mux2~214_combout ;
wire \Mux2~215_combout ;
wire \e_data[16]~16_combout ;
wire \p_data[16]~input_o ;
wire \disk_controller|values_rtl_0|auto_generated|ram_block1a16~portbdataout ;
wire \e_data[16]~reg0_q ;
wire \Mux2~216_combout ;
wire \Mux2~217_combout ;
wire \Mux2~218_combout ;
wire \Mux2~219_combout ;
wire \Mux2~220_combout ;
wire \Mux2~221_combout ;
wire \e_data[17]~17_combout ;
wire \p_data[17]~input_o ;
wire \disk_controller|values_rtl_0|auto_generated|ram_block1a17~portbdataout ;
wire \e_data[17]~reg0_q ;
wire \Mux2~222_combout ;
wire \Mux2~223_combout ;
wire \Mux2~224_combout ;
wire \Mux2~225_combout ;
wire \Mux2~226_combout ;
wire \Mux2~227_combout ;
wire \e_data[18]~18_combout ;
wire \p_data[18]~input_o ;
wire \disk_controller|values_rtl_0|auto_generated|ram_block1a18~portbdataout ;
wire \e_data[18]~reg0_q ;
wire \Mux2~228_combout ;
wire \Mux2~229_combout ;
wire \Mux2~304_combout ;
wire \Mux2~230_combout ;
wire \Mux2~231_combout ;
wire \Mux2~232_combout ;
wire \e_data[19]~19_combout ;
wire \p_data[19]~input_o ;
wire \disk_controller|values_rtl_0|auto_generated|ram_block1a19~portbdataout ;
wire \e_data[19]~reg0_q ;
wire \Mux2~233_combout ;
wire \Mux2~234_combout ;
wire \Mux2~305_combout ;
wire \Mux2~235_combout ;
wire \Mux2~236_combout ;
wire \Mux2~237_combout ;
wire \e_data[20]~20_combout ;
wire \p_data[20]~input_o ;
wire \disk_controller|values_rtl_0|auto_generated|ram_block1a20~portbdataout ;
wire \e_data[20]~reg0_q ;
wire \Mux2~238_combout ;
wire \Mux2~239_combout ;
wire \Mux2~306_combout ;
wire \Mux2~240_combout ;
wire \Mux2~241_combout ;
wire \Mux2~242_combout ;
wire \e_data[21]~21_combout ;
wire \p_data[21]~input_o ;
wire \disk_controller|values_rtl_0|auto_generated|ram_block1a21~portbdataout ;
wire \e_data[21]~reg0_q ;
wire \Mux2~243_combout ;
wire \Mux2~244_combout ;
wire \Mux2~307_combout ;
wire \Mux2~245_combout ;
wire \Mux2~246_combout ;
wire \Mux2~247_combout ;
wire \e_data[22]~22_combout ;
wire \p_data[22]~input_o ;
wire \disk_controller|values_rtl_0|auto_generated|ram_block1a22~portbdataout ;
wire \e_data[22]~reg0_q ;
wire \Mux2~248_combout ;
wire \Mux2~249_combout ;
wire \Mux2~308_combout ;
wire \Mux2~250_combout ;
wire \Mux2~251_combout ;
wire \Mux2~252_combout ;
wire \e_data[23]~23_combout ;
wire \p_data[23]~input_o ;
wire \disk_controller|values_rtl_0|auto_generated|ram_block1a23~portbdataout ;
wire \e_data[23]~reg0_q ;
wire \Mux2~253_combout ;
wire \Selector4~4_combout ;
wire \Mux2~254_combout ;
wire \Mux2~255_combout ;
wire \Mux2~256_combout ;
wire \Mux2~257_combout ;
wire \Mux2~258_combout ;
wire \e_data[24]~24_combout ;
wire \p_data[24]~input_o ;
wire \disk_controller|values_rtl_0|auto_generated|ram_block1a24~portbdataout ;
wire \e_data[24]~reg0_q ;
wire \Mux2~259_combout ;
wire \Mux2~260_combout ;
wire \Mux2~261_combout ;
wire \Mux2~262_combout ;
wire \e_data[25]~25_combout ;
wire \p_data[25]~input_o ;
wire \disk_controller|values_rtl_0|auto_generated|ram_block1a25~portbdataout ;
wire \e_data[25]~reg0_q ;
wire \Mux2~263_combout ;
wire \Mux2~264_combout ;
wire \Mux2~265_combout ;
wire \Mux2~266_combout ;
wire \Mux2~267_combout ;
wire \e_data[26]~26_combout ;
wire \p_data[26]~input_o ;
wire \disk_controller|values_rtl_0|auto_generated|ram_block1a26~portbdataout ;
wire \e_data[26]~reg0_q ;
wire \Mux2~268_combout ;
wire \Mux2~269_combout ;
wire \Mux2~270_combout ;
wire \Mux2~271_combout ;
wire \e_data[27]~27_combout ;
wire \p_data[27]~input_o ;
wire \disk_controller|values_rtl_0|auto_generated|ram_block1a27~portbdataout ;
wire \e_data[27]~reg0_q ;
wire \Mux2~272_combout ;
wire \Mux2~273_combout ;
wire \Mux2~274_combout ;
wire \Mux2~275_combout ;
wire \e_data[28]~28_combout ;
wire \p_data[28]~input_o ;
wire \disk_controller|values_rtl_0|auto_generated|ram_block1a28~portbdataout ;
wire \e_data[28]~reg0_q ;
wire \Mux2~276_combout ;
wire \Mux2~277_combout ;
wire \Mux2~278_combout ;
wire \Mux2~279_combout ;
wire \e_data[29]~29_combout ;
wire \p_data[29]~input_o ;
wire \disk_controller|values_rtl_0|auto_generated|ram_block1a29~portbdataout ;
wire \e_data[29]~reg0_q ;
wire \Mux2~156_combout ;
wire \Mux2~280_combout ;
wire \Mux2~281_combout ;
wire \Mux2~282_combout ;
wire \Mux2~283_combout ;
wire \Mux2~284_combout ;
wire \e_data[30]~30_combout ;
wire \p_data[30]~input_o ;
wire \disk_controller|values_rtl_0|auto_generated|ram_block1a30~portbdataout ;
wire \e_data[30]~reg0_q ;
wire \Mux2~285_combout ;
wire \Mux2~286_combout ;
wire \Mux2~287_combout ;
wire \Mux2~288_combout ;
wire \Mux2~289_combout ;
wire \e_data[31]~31_combout ;
wire \p_data[31]~input_o ;
wire \disk_controller|values_rtl_0|auto_generated|ram_block1a31~portbdataout ;
wire \e_data[31]~reg0_q ;
wire \in_ready~reg0_q ;
wire \out_ready~reg0_q ;
wire \dev_out[48]~175_combout ;
wire \Equal3~3_combout ;
wire \dev_out[0]~176_combout ;
wire \dev_out[0]~177_combout ;
wire \dev_out[0]~reg0_q ;
wire \Selector129~0_combout ;
wire \dev_out[1]~178_combout ;
wire \Mux2~290_combout ;
wire \dev_out[1]~179_combout ;
wire \dev_out[1]~180_combout ;
wire \dev_out[1]~reg0_q ;
wire \dev_out[2]~0_combout ;
wire \Selector129~1_combout ;
wire \dev_out[2]~181_combout ;
wire \dev_out[2]~182_combout ;
wire \dev_out[2]~reg0_q ;
wire \Selector129~2_combout ;
wire \Selector129~3_combout ;
wire \dev_out[3]~reg0_q ;
wire \Selector4~5_combout ;
wire \Selector4~6_combout ;
wire \Selector129~4_combout ;
wire \dev_out[4]~1_combout ;
wire \dev_out[2]~183_combout ;
wire \dev_out[2]~184_combout ;
wire \dev_out[4]~185_combout ;
wire \dev_out[4]~reg0_q ;
wire \Selector129~5_combout ;
wire \Selector129~6_combout ;
wire \dev_out[5]~2_combout ;
wire \dev_out[5]~reg0_q ;
wire \Selector129~7_combout ;
wire \dev_out[6]~3_combout ;
wire \Selector129~8_combout ;
wire \Selector4~7_combout ;
wire \dev_out[6]~reg0_q ;
wire \Selector129~9_combout ;
wire \Selector129~10_combout ;
wire \Selector3~0_combout ;
wire \dev_out[7]~reg0_q ;
wire \dev_out[8]~186_combout ;
wire \Selector4~8_combout ;
wire \Selector4~9_combout ;
wire \dev_out[8]~187_combout ;
wire \dev_out[8]~4_combout ;
wire \dev_out[8]~188_combout ;
wire \dev_out[8]~189_combout ;
wire \dev_out[8]~reg0_q ;
wire \Selector129~11_combout ;
wire \Selector129~12_combout ;
wire \dev_out[9]~190_combout ;
wire \dev_out[9]~5_combout ;
wire \dev_out[9]~reg0_q ;
wire \Selector4~10_combout ;
wire \Selector4~11_combout ;
wire \Selector4~12_combout ;
wire \Selector4~13_combout ;
wire \Selector4~14_combout ;
wire \Selector4~15_combout ;
wire \dev_out[10]~6_combout ;
wire \dev_out[8]~191_combout ;
wire \dev_out[8]~192_combout ;
wire \dev_out[10]~reg0_q ;
wire \Selector129~13_combout ;
wire \Selector129~14_combout ;
wire \Selector3~1_combout ;
wire \dev_out[11]~7_combout ;
wire \dev_out[11]~reg0_q ;
wire \Selector4~16_combout ;
wire \dev_out[12]~8_combout ;
wire \Selector4~17_combout ;
wire \Selector4~18_combout ;
wire \Selector6~0_combout ;
wire \dev_out[2]~193_combout ;
wire \dev_out[2]~194_combout ;
wire \dev_out[12]~reg0_q ;
wire \Selector129~15_combout ;
wire \dev_out[13]~9_combout ;
wire \Selector129~16_combout ;
wire \Selector129~17_combout ;
wire \Selector5~0_combout ;
wire \dev_out[13]~reg0_q ;
wire \Selector4~19_combout ;
wire \Selector4~20_combout ;
wire \dev_out[14]~10_combout ;
wire \Selector4~21_combout ;
wire \Selector4~22_combout ;
wire \Selector4~23_combout ;
wire \dev_out[14]~reg0_q ;
wire \Selector4~24_combout ;
wire \Selector129~18_combout ;
wire \Selector3~2_combout ;
wire \Selector3~3_combout ;
wire \dev_out[15]~reg0_q ;
wire \Selector4~25_combout ;
wire \Selector4~26_combout ;
wire \Selector6~1_combout ;
wire \dev_out[16]~195_combout ;
wire \dev_out[16]~196_combout ;
wire \dev_out[16]~197_combout ;
wire \dev_out[16]~11_combout ;
wire \Selector6~2_combout ;
wire \dev_out[16]~198_combout ;
wire \dev_out[16]~199_combout ;
wire \dev_out[16]~200_combout ;
wire \dev_out[16]~reg0_q ;
wire \dev_out[17]~201_combout ;
wire \Selector4~27_combout ;
wire \Selector129~19_combout ;
wire \Selector5~1_combout ;
wire \dev_out[17]~202_combout ;
wire \dev_out[17]~203_combout ;
wire \dev_out[17]~12_combout ;
wire \Selector5~2_combout ;
wire \dev_out[17]~reg0_q ;
wire \Selector4~28_combout ;
wire \Selector4~29_combout ;
wire \Selector4~30_combout ;
wire \dev_out[74]~204_combout ;
wire \dev_out[18]~205_combout ;
wire \dev_out[18]~206_combout ;
wire \dev_out[18]~13_combout ;
wire \dev_out[16]~536_combout ;
wire \dev_out[16]~207_combout ;
wire \dev_out[18]~reg0_q ;
wire \Selector129~20_combout ;
wire \Selector129~21_combout ;
wire \Selector3~4_combout ;
wire \dev_out[19]~208_combout ;
wire \dev_out[19]~14_combout ;
wire \dev_out[19]~reg0_q ;
wire \Selector4~31_combout ;
wire \Selector4~32_combout ;
wire \Selector6~3_combout ;
wire \Selector6~4_combout ;
wire \Selector6~5_combout ;
wire \Selector6~6_combout ;
wire \dev_out[20]~15_combout ;
wire \dev_out[16]~209_combout ;
wire \dev_out[16]~210_combout ;
wire \dev_out[20]~reg0_q ;
wire \Selector129~22_combout ;
wire \Selector129~23_combout ;
wire \Selector5~3_combout ;
wire \Selector5~4_combout ;
wire \Selector129~24_combout ;
wire \Selector5~5_combout ;
wire \Selector5~6_combout ;
wire \dev_out[21]~16_combout ;
wire \dev_out[21]~reg0_q ;
wire \Selector4~33_combout ;
wire \Selector4~34_combout ;
wire \Selector4~35_combout ;
wire \Selector4~36_combout ;
wire \Selector4~37_combout ;
wire \Selector4~38_combout ;
wire \dev_out[22]~17_combout ;
wire \dev_out[22]~reg0_q ;
wire \Selector129~25_combout ;
wire \Selector129~26_combout ;
wire \Selector3~5_combout ;
wire \Selector3~6_combout ;
wire \dev_out[23]~18_combout ;
wire \dev_out[23]~reg0_q ;
wire \Selector4~39_combout ;
wire \Selector4~40_combout ;
wire \Selector6~7_combout ;
wire \Selector10~0_combout ;
wire \dev_out[24]~211_combout ;
wire \dev_out[24]~212_combout ;
wire \dev_out[24]~213_combout ;
wire \dev_out[24]~537_combout ;
wire \dev_out[24]~215_combout ;
wire \dev_out[24]~reg0_q ;
wire \Selector129~27_combout ;
wire \Selector129~28_combout ;
wire \Selector5~7_combout ;
wire \Selector9~0_combout ;
wire \dev_out[25]~216_combout ;
wire \dev_out[25]~217_combout ;
wire \dev_out[24]~214_combout ;
wire \dev_out[25]~218_combout ;
wire \dev_out[25]~reg0_q ;
wire \Selector4~41_combout ;
wire \Selector4~42_combout ;
wire \Selector4~43_combout ;
wire \Selector8~0_combout ;
wire \dev_out[26]~219_combout ;
wire \dev_out[26]~220_combout ;
wire \dev_out[26]~221_combout ;
wire \dev_out[26]~222_combout ;
wire \dev_out[26]~reg0_q ;
wire \Selector129~29_combout ;
wire \Selector129~30_combout ;
wire \Selector3~7_combout ;
wire \Selector7~0_combout ;
wire \dev_out[27]~223_combout ;
wire \dev_out[27]~224_combout ;
wire \dev_out[27]~reg0_q ;
wire \Selector6~8_combout ;
wire \Selector6~9_combout ;
wire \dev_out[28]~19_combout ;
wire \Selector4~44_combout ;
wire \Selector6~10_combout ;
wire \Selector6~11_combout ;
wire \Selector6~12_combout ;
wire \dev_out[2]~225_combout ;
wire \dev_out[28]~reg0_q ;
wire \Selector5~8_combout ;
wire \Selector5~9_combout ;
wire \dev_out[29]~20_combout ;
wire \Selector129~31_combout ;
wire \Selector129~32_combout ;
wire \Selector5~10_combout ;
wire \Selector5~11_combout ;
wire \dev_out[29]~reg0_q ;
wire \Selector4~45_combout ;
wire \Selector4~46_combout ;
wire \dev_out[30]~21_combout ;
wire \Selector4~47_combout ;
wire \Selector129~33_combout ;
wire \Selector4~48_combout ;
wire \Selector4~49_combout ;
wire \Selector4~50_combout ;
wire \dev_out[30]~reg0_q ;
wire \Selector129~34_combout ;
wire \Selector129~35_combout ;
wire \Selector129~36_combout ;
wire \Selector3~8_combout ;
wire \Selector3~9_combout ;
wire \Selector3~10_combout ;
wire \dev_out[31]~reg0_q ;
wire \dev_out[2]~226_combout ;
wire \Selector18~6_combout ;
wire \Selector18~7_combout ;
wire \Selector98~0_combout ;
wire \Selector10~1_combout ;
wire \dev_out[72]~227_combout ;
wire \Selector98~1_combout ;
wire \Selector98~2_combout ;
wire \Selector98~3_combout ;
wire \Selector98~4_combout ;
wire \dev_out[32]~228_combout ;
wire \dev_out[32]~reg0_q ;
wire \dev_out[33]~229_combout ;
wire \dev_out[33]~230_combout ;
wire \dev_out[33]~231_combout ;
wire \dev_out[33]~232_combout ;
wire \dev_out[33]~233_combout ;
wire \dev_out[33]~22_combout ;
wire \Selector9~1_combout ;
wire \dev_out[33]~538_combout ;
wire \dev_out[33]~234_combout ;
wire \dev_out[33]~reg0_q ;
wire \dev_out[34]~235_combout ;
wire \dev_out[34]~236_combout ;
wire \dev_out[34]~237_combout ;
wire \dev_out[34]~238_combout ;
wire \dev_out[34]~23_combout ;
wire \Selector8~1_combout ;
wire \dev_out[34]~reg0_q ;
wire \dev_out[35]~239_combout ;
wire \dev_out[35]~240_combout ;
wire \dev_out[35]~24_combout ;
wire \Selector7~1_combout ;
wire \dev_out[33]~539_combout ;
wire \dev_out[33]~241_combout ;
wire \dev_out[35]~reg0_q ;
wire \Selector6~13_combout ;
wire \dev_out[36]~242_combout ;
wire \dev_out[36]~243_combout ;
wire \dev_out[36]~244_combout ;
wire \dev_out[36]~245_combout ;
wire \Selector4~51_combout ;
wire \dev_out[36]~246_combout ;
wire \dev_out[36]~247_combout ;
wire \dev_out[36]~25_combout ;
wire \dev_out[36]~reg0_q ;
wire \Selector4~52_combout ;
wire \dev_out[37]~248_combout ;
wire \Selector5~12_combout ;
wire \dev_out[37]~249_combout ;
wire \dev_out[37]~250_combout ;
wire \dev_out[37]~26_combout ;
wire \dev_out[37]~reg0_q ;
wire \dev_out[38]~251_combout ;
wire \dev_out[38]~252_combout ;
wire \dev_out[38]~253_combout ;
wire \dev_out[38]~254_combout ;
wire \dev_out[38]~255_combout ;
wire \dev_out[38]~27_combout ;
wire \dev_out[38]~reg0_q ;
wire \dev_out[71]~256_combout ;
wire \dev_out[103]~257_combout ;
wire \dev_out[39]~258_combout ;
wire \dev_out[39]~259_combout ;
wire \dev_out[39]~reg0_q ;
wire \dev_out[40]~540_combout ;
wire \dev_out[40]~260_combout ;
wire \dev_out[40]~261_combout ;
wire \dev_out[40]~262_combout ;
wire \dev_out[40]~28_combout ;
wire \dev_out[40]~263_combout ;
wire \dev_out[40]~264_combout ;
wire \dev_out[40]~reg0_q ;
wire \dev_out[41]~265_combout ;
wire \dev_out[41]~266_combout ;
wire \dev_out[41]~267_combout ;
wire \dev_out[41]~29_combout ;
wire \dev_out[41]~reg0_q ;
wire \dev_out[42]~268_combout ;
wire \dev_out[42]~269_combout ;
wire \dev_out[42]~270_combout ;
wire \dev_out[42]~271_combout ;
wire \dev_out[42]~272_combout ;
wire \dev_out[42]~30_combout ;
wire \dev_out[42]~reg0_q ;
wire \dev_out[43]~273_combout ;
wire \dev_out[43]~31_combout ;
wire \dev_out[43]~reg0_q ;
wire \dev_out[44]~274_combout ;
wire \dev_out[44]~275_combout ;
wire \dev_out[44]~276_combout ;
wire \dev_out[44]~277_combout ;
wire \dev_out[44]~32_combout ;
wire \dev_out[44]~541_combout ;
wire \dev_out[44]~278_combout ;
wire \dev_out[44]~reg0_q ;
wire \dev_out[45]~542_combout ;
wire \dev_out[45]~279_combout ;
wire \dev_out[45]~280_combout ;
wire \dev_out[45]~33_combout ;
wire \dev_out[45]~reg0_q ;
wire \dev_out[46]~281_combout ;
wire \dev_out[46]~282_combout ;
wire \dev_out[46]~283_combout ;
wire \dev_out[46]~284_combout ;
wire \dev_out[46]~34_combout ;
wire \dev_out[46]~reg0_q ;
wire \dev_out[111]~285_combout ;
wire \dev_out[40]~286_combout ;
wire \dev_out[47]~287_combout ;
wire \dev_out[47]~reg0_q ;
wire \dev_out[48]~288_combout ;
wire \dev_out[48]~289_combout ;
wire \dev_out[48]~290_combout ;
wire \dev_out[48]~291_combout ;
wire \dev_out[48]~35_combout ;
wire \dev_out[48]~543_combout ;
wire \dev_out[48]~292_combout ;
wire \dev_out[48]~reg0_q ;
wire \dev_out[49]~293_combout ;
wire \dev_out[49]~294_combout ;
wire \dev_out[49]~36_combout ;
wire \dev_out[49]~reg0_q ;
wire \dev_out[50]~295_combout ;
wire \dev_out[50]~296_combout ;
wire \dev_out[50]~297_combout ;
wire \dev_out[50]~298_combout ;
wire \dev_out[50]~37_combout ;
wire \dev_out[50]~reg0_q ;
wire \dev_out[51]~299_combout ;
wire \dev_out[51]~38_combout ;
wire \dev_out[48]~300_combout ;
wire \dev_out[48]~301_combout ;
wire \dev_out[51]~reg0_q ;
wire \dev_out[52]~302_combout ;
wire \dev_out[52]~303_combout ;
wire \dev_out[52]~304_combout ;
wire \dev_out[52]~39_combout ;
wire \dev_out[52]~reg0_q ;
wire \dev_out[53]~305_combout ;
wire \dev_out[53]~306_combout ;
wire \dev_out[53]~307_combout ;
wire \dev_out[53]~40_combout ;
wire \dev_out[53]~reg0_q ;
wire \dev_out[54]~308_combout ;
wire \dev_out[54]~309_combout ;
wire \dev_out[54]~310_combout ;
wire \dev_out[54]~41_combout ;
wire \dev_out[54]~reg0_q ;
wire \dev_out[87]~311_combout ;
wire \dev_out[119]~312_combout ;
wire \dev_out[55]~313_combout ;
wire \dev_out[55]~314_combout ;
wire \dev_out[55]~reg0_q ;
wire \dev_out[56]~544_combout ;
wire \dev_out[56]~315_combout ;
wire \dev_out[56]~316_combout ;
wire \dev_out[56]~317_combout ;
wire \dev_out[56]~42_combout ;
wire \dev_out[56]~318_combout ;
wire \dev_out[56]~reg0_q ;
wire \dev_out[57]~319_combout ;
wire \dev_out[57]~320_combout ;
wire \dev_out[57]~321_combout ;
wire \dev_out[57]~43_combout ;
wire \dev_out[57]~reg0_q ;
wire \dev_out[58]~322_combout ;
wire \dev_out[58]~323_combout ;
wire \dev_out[58]~324_combout ;
wire \dev_out[58]~325_combout ;
wire \dev_out[58]~326_combout ;
wire \dev_out[58]~44_combout ;
wire \dev_out[58]~reg0_q ;
wire \dev_out[59]~327_combout ;
wire \dev_out[59]~45_combout ;
wire \dev_out[59]~reg0_q ;
wire \dev_out[60]~328_combout ;
wire \dev_out[60]~329_combout ;
wire \dev_out[60]~330_combout ;
wire \dev_out[60]~331_combout ;
wire \dev_out[60]~46_combout ;
wire \dev_out[60]~545_combout ;
wire \dev_out[60]~332_combout ;
wire \dev_out[60]~reg0_q ;
wire \dev_out[61]~333_combout ;
wire \dev_out[61]~334_combout ;
wire \dev_out[61]~47_combout ;
wire \dev_out[61]~reg0_q ;
wire \Selector4~53_combout ;
wire \Selector4~59_combout ;
wire \Selector68~0_combout ;
wire \Selector68~1_combout ;
wire \Selector68~2_combout ;
wire \Selector68~3_combout ;
wire \Selector68~4_combout ;
wire \dev_out[62]~335_combout ;
wire \dev_out[62]~reg0_q ;
wire \dev_out[63]~336_combout ;
wire \dev_out[63]~reg0_q ;
wire \dev_out[64]~337_combout ;
wire \Selector66~0_combout ;
wire \Selector66~1_combout ;
wire \Selector66~2_combout ;
wire \Selector66~3_combout ;
wire \Selector66~4_combout ;
wire \dev_out[64]~338_combout ;
wire \dev_out[64]~reg0_q ;
wire \dev_out[65]~339_combout ;
wire \dev_out[65]~340_combout ;
wire \dev_out[65]~48_combout ;
wire \dev_out[65]~341_combout ;
wire \dev_out[65]~342_combout ;
wire \dev_out[65]~reg0_q ;
wire \dev_out[66]~343_combout ;
wire \dev_out[66]~344_combout ;
wire \dev_out[66]~345_combout ;
wire \dev_out[66]~346_combout ;
wire \dev_out[66]~49_combout ;
wire \dev_out[66]~reg0_q ;
wire \dev_out[67]~347_combout ;
wire \dev_out[67]~348_combout ;
wire \dev_out[67]~50_combout ;
wire \dev_out[65]~546_combout ;
wire \dev_out[65]~349_combout ;
wire \dev_out[67]~reg0_q ;
wire \dev_out[68]~350_combout ;
wire \dev_out[68]~351_combout ;
wire \dev_out[68]~352_combout ;
wire \dev_out[68]~353_combout ;
wire \dev_out[68]~354_combout ;
wire \dev_out[68]~51_combout ;
wire \dev_out[68]~reg0_q ;
wire \dev_out[69]~355_combout ;
wire \dev_out[69]~356_combout ;
wire \dev_out[69]~357_combout ;
wire \dev_out[69]~52_combout ;
wire \dev_out[69]~reg0_q ;
wire \dev_out[70]~358_combout ;
wire \dev_out[70]~359_combout ;
wire \dev_out[70]~360_combout ;
wire \dev_out[70]~361_combout ;
wire \dev_out[70]~53_combout ;
wire \dev_out[70]~reg0_q ;
wire \dev_out[71]~362_combout ;
wire \dev_out[71]~363_combout ;
wire \dev_out[71]~364_combout ;
wire \dev_out[71]~reg0_q ;
wire \dev_out[72]~547_combout ;
wire \dev_out[72]~365_combout ;
wire \dev_out[72]~366_combout ;
wire \dev_out[72]~367_combout ;
wire \dev_out[72]~54_combout ;
wire \dev_out[72]~368_combout ;
wire \dev_out[72]~369_combout ;
wire \dev_out[72]~370_combout ;
wire \dev_out[72]~reg0_q ;
wire \dev_out[73]~371_combout ;
wire \dev_out[73]~372_combout ;
wire \dev_out[73]~373_combout ;
wire \dev_out[73]~55_combout ;
wire \dev_out[73]~reg0_q ;
wire \dev_out[74]~374_combout ;
wire \dev_out[74]~375_combout ;
wire \dev_out[74]~376_combout ;
wire \dev_out[74]~377_combout ;
wire \dev_out[74]~378_combout ;
wire \dev_out[74]~56_combout ;
wire \dev_out[74]~reg0_q ;
wire \dev_out[75]~379_combout ;
wire \dev_out[75]~57_combout ;
wire \dev_out[75]~reg0_q ;
wire \dev_out[76]~380_combout ;
wire \dev_out[76]~381_combout ;
wire \dev_out[76]~382_combout ;
wire \dev_out[76]~383_combout ;
wire \dev_out[76]~58_combout ;
wire \dev_out[76]~384_combout ;
wire \dev_out[76]~385_combout ;
wire \dev_out[76]~reg0_q ;
wire \dev_out[77]~548_combout ;
wire \dev_out[77]~386_combout ;
wire \dev_out[77]~387_combout ;
wire \dev_out[77]~59_combout ;
wire \dev_out[77]~reg0_q ;
wire \dev_out[78]~388_combout ;
wire \dev_out[78]~389_combout ;
wire \dev_out[78]~390_combout ;
wire \dev_out[78]~391_combout ;
wire \dev_out[78]~60_combout ;
wire \dev_out[78]~reg0_q ;
wire \dev_out[79]~392_combout ;
wire \Selector3~11_combout ;
wire \dev_out[79]~393_combout ;
wire \dev_out[79]~reg0_q ;
wire \dev_out[80]~394_combout ;
wire \dev_out[80]~395_combout ;
wire \dev_out[80]~396_combout ;
wire \dev_out[80]~397_combout ;
wire \dev_out[80]~61_combout ;
wire \dev_out[80]~398_combout ;
wire \dev_out[80]~399_combout ;
wire \dev_out[80]~reg0_q ;
wire \dev_out[81]~400_combout ;
wire \dev_out[81]~401_combout ;
wire \dev_out[81]~62_combout ;
wire \dev_out[81]~reg0_q ;
wire \dev_out[82]~402_combout ;
wire \dev_out[82]~403_combout ;
wire \dev_out[82]~404_combout ;
wire \dev_out[82]~405_combout ;
wire \dev_out[82]~63_combout ;
wire \dev_out[82]~reg0_q ;
wire \dev_out[83]~406_combout ;
wire \dev_out[83]~64_combout ;
wire \dev_out[80]~554_combout ;
wire \dev_out[80]~555_combout ;
wire \dev_out[83]~reg0_q ;
wire \dev_out[84]~407_combout ;
wire \dev_out[84]~408_combout ;
wire \dev_out[84]~409_combout ;
wire \dev_out[84]~410_combout ;
wire \dev_out[84]~411_combout ;
wire \dev_out[84]~65_combout ;
wire \dev_out[84]~reg0_q ;
wire \dev_out[85]~412_combout ;
wire \dev_out[85]~413_combout ;
wire \dev_out[85]~414_combout ;
wire \dev_out[85]~66_combout ;
wire \dev_out[85]~reg0_q ;
wire \dev_out[86]~415_combout ;
wire \dev_out[86]~416_combout ;
wire \dev_out[86]~417_combout ;
wire \dev_out[86]~418_combout ;
wire \dev_out[86]~67_combout ;
wire \dev_out[86]~reg0_q ;
wire \dev_out[87]~419_combout ;
wire \dev_out[87]~420_combout ;
wire \dev_out[87]~421_combout ;
wire \dev_out[87]~reg0_q ;
wire \dev_out[88]~549_combout ;
wire \dev_out[88]~422_combout ;
wire \dev_out[88]~423_combout ;
wire \dev_out[88]~424_combout ;
wire \dev_out[88]~68_combout ;
wire \dev_out[88]~425_combout ;
wire \dev_out[88]~426_combout ;
wire \dev_out[88]~reg0_q ;
wire \dev_out[89]~427_combout ;
wire \dev_out[89]~428_combout ;
wire \dev_out[89]~429_combout ;
wire \dev_out[89]~69_combout ;
wire \dev_out[89]~reg0_q ;
wire \dev_out[90]~430_combout ;
wire \dev_out[90]~550_combout ;
wire \dev_out[90]~431_combout ;
wire \dev_out[90]~432_combout ;
wire \dev_out[90]~433_combout ;
wire \dev_out[90]~70_combout ;
wire \dev_out[90]~reg0_q ;
wire \dev_out[91]~434_combout ;
wire \dev_out[91]~71_combout ;
wire \dev_out[91]~reg0_q ;
wire \dev_out[92]~435_combout ;
wire \dev_out[92]~436_combout ;
wire \dev_out[92]~437_combout ;
wire \dev_out[92]~438_combout ;
wire \dev_out[92]~72_combout ;
wire \dev_out[92]~439_combout ;
wire \dev_out[92]~440_combout ;
wire \dev_out[92]~reg0_q ;
wire \dev_out[93]~441_combout ;
wire \dev_out[93]~442_combout ;
wire \dev_out[93]~73_combout ;
wire \dev_out[93]~reg0_q ;
wire \Selector36~0_combout ;
wire \Selector36~1_combout ;
wire \Selector36~2_combout ;
wire \Selector36~3_combout ;
wire \Selector36~4_combout ;
wire \dev_out[94]~443_combout ;
wire \dev_out[94]~reg0_q ;
wire \dev_out[65]~444_combout ;
wire \dev_out[95]~445_combout ;
wire \dev_out[95]~reg0_q ;
wire \Selector34~0_combout ;
wire \Selector34~1_combout ;
wire \Selector34~2_combout ;
wire \Selector34~3_combout ;
wire \Selector34~4_combout ;
wire \dev_out[96]~446_combout ;
wire \dev_out[96]~reg0_q ;
wire \dev_out[97]~447_combout ;
wire \dev_out[97]~448_combout ;
wire \dev_out[97]~74_combout ;
wire \dev_out[97]~449_combout ;
wire \dev_out[97]~reg0_q ;
wire \dev_out[98]~450_combout ;
wire \dev_out[98]~451_combout ;
wire \dev_out[98]~452_combout ;
wire \dev_out[98]~453_combout ;
wire \dev_out[98]~75_combout ;
wire \dev_out[98]~reg0_q ;
wire \dev_out[99]~454_combout ;
wire \dev_out[99]~76_combout ;
wire \dev_out[97]~551_combout ;
wire \dev_out[97]~455_combout ;
wire \dev_out[99]~reg0_q ;
wire \dev_out[100]~456_combout ;
wire \dev_out[100]~457_combout ;
wire \dev_out[100]~458_combout ;
wire \dev_out[100]~77_combout ;
wire \dev_out[100]~reg0_q ;
wire \dev_out[101]~459_combout ;
wire \dev_out[101]~460_combout ;
wire \dev_out[101]~461_combout ;
wire \dev_out[101]~78_combout ;
wire \dev_out[101]~reg0_q ;
wire \dev_out[102]~462_combout ;
wire \dev_out[102]~463_combout ;
wire \dev_out[102]~464_combout ;
wire \dev_out[102]~79_combout ;
wire \dev_out[102]~reg0_q ;
wire \dev_out[103]~465_combout ;
wire \dev_out[103]~reg0_q ;
wire \dev_out[104]~552_combout ;
wire \dev_out[104]~466_combout ;
wire \dev_out[104]~467_combout ;
wire \dev_out[104]~468_combout ;
wire \dev_out[104]~80_combout ;
wire \dev_out[104]~469_combout ;
wire \dev_out[104]~reg0_q ;
wire \dev_out[105]~470_combout ;
wire \dev_out[105]~471_combout ;
wire \dev_out[105]~472_combout ;
wire \dev_out[105]~81_combout ;
wire \dev_out[105]~reg0_q ;
wire \dev_out[106]~473_combout ;
wire \dev_out[106]~474_combout ;
wire \dev_out[106]~475_combout ;
wire \dev_out[106]~476_combout ;
wire \dev_out[106]~477_combout ;
wire \dev_out[106]~82_combout ;
wire \dev_out[106]~reg0_q ;
wire \dev_out[107]~478_combout ;
wire \dev_out[107]~83_combout ;
wire \dev_out[107]~reg0_q ;
wire \dev_out[108]~479_combout ;
wire \dev_out[108]~480_combout ;
wire \dev_out[108]~481_combout ;
wire \dev_out[108]~482_combout ;
wire \dev_out[108]~84_combout ;
wire \dev_out[108]~483_combout ;
wire \dev_out[108]~reg0_q ;
wire \dev_out[109]~484_combout ;
wire \dev_out[109]~485_combout ;
wire \dev_out[109]~85_combout ;
wire \dev_out[109]~reg0_q ;
wire \dev_out[110]~486_combout ;
wire \dev_out[110]~487_combout ;
wire \dev_out[110]~488_combout ;
wire \dev_out[110]~489_combout ;
wire \dev_out[110]~86_combout ;
wire \dev_out[110]~reg0_q ;
wire \dev_out[111]~490_combout ;
wire \dev_out[111]~reg0_q ;
wire \dev_out[112]~491_combout ;
wire \dev_out[112]~492_combout ;
wire \dev_out[112]~493_combout ;
wire \dev_out[112]~494_combout ;
wire \dev_out[112]~87_combout ;
wire \dev_out[112]~495_combout ;
wire \dev_out[112]~reg0_q ;
wire \dev_out[113]~496_combout ;
wire \dev_out[113]~497_combout ;
wire \dev_out[113]~88_combout ;
wire \dev_out[113]~reg0_q ;
wire \dev_out[114]~498_combout ;
wire \dev_out[114]~499_combout ;
wire \dev_out[114]~500_combout ;
wire \dev_out[114]~501_combout ;
wire \dev_out[114]~89_combout ;
wire \dev_out[114]~reg0_q ;
wire \dev_out[115]~502_combout ;
wire \dev_out[115]~90_combout ;
wire \dev_out[112]~503_combout ;
wire \dev_out[115]~reg0_q ;
wire \dev_out[116]~504_combout ;
wire \dev_out[116]~505_combout ;
wire \dev_out[116]~506_combout ;
wire \dev_out[116]~91_combout ;
wire \dev_out[116]~reg0_q ;
wire \dev_out[117]~507_combout ;
wire \dev_out[117]~508_combout ;
wire \dev_out[117]~509_combout ;
wire \dev_out[117]~92_combout ;
wire \dev_out[117]~reg0_q ;
wire \dev_out[118]~510_combout ;
wire \dev_out[118]~511_combout ;
wire \dev_out[118]~512_combout ;
wire \dev_out[118]~93_combout ;
wire \dev_out[118]~reg0_q ;
wire \dev_out[119]~513_combout ;
wire \dev_out[119]~reg0_q ;
wire \dev_out[120]~553_combout ;
wire \dev_out[120]~514_combout ;
wire \dev_out[120]~515_combout ;
wire \dev_out[120]~516_combout ;
wire \dev_out[120]~94_combout ;
wire \dev_out[120]~517_combout ;
wire \dev_out[120]~reg0_q ;
wire \dev_out[121]~518_combout ;
wire \dev_out[121]~519_combout ;
wire \dev_out[121]~520_combout ;
wire \dev_out[121]~95_combout ;
wire \dev_out[121]~reg0_q ;
wire \dev_out[122]~521_combout ;
wire \dev_out[122]~522_combout ;
wire \dev_out[122]~523_combout ;
wire \dev_out[122]~524_combout ;
wire \dev_out[122]~525_combout ;
wire \dev_out[122]~96_combout ;
wire \dev_out[122]~reg0_q ;
wire \dev_out[123]~526_combout ;
wire \dev_out[123]~97_combout ;
wire \dev_out[123]~reg0_q ;
wire \dev_out[124]~527_combout ;
wire \dev_out[124]~528_combout ;
wire \dev_out[124]~529_combout ;
wire \dev_out[124]~530_combout ;
wire \dev_out[124]~98_combout ;
wire \dev_out[124]~531_combout ;
wire \dev_out[124]~reg0_q ;
wire \dev_out[125]~532_combout ;
wire \dev_out[125]~533_combout ;
wire \dev_out[125]~99_combout ;
wire \dev_out[125]~reg0_q ;
wire \Selector4~54_combout ;
wire \Selector4~55_combout ;
wire \Selector4~56_combout ;
wire \Selector4~57_combout ;
wire \Selector4~58_combout ;
wire \dev_out[126]~534_combout ;
wire \dev_out[126]~reg0_q ;
wire \dev_out[127]~535_combout ;
wire \dev_out[127]~reg0_q ;
wire \enter_out~0_combout ;
wire \enter_out~1_combout ;
wire \enter_out~2_combout ;
wire \enter_out~3_combout ;

wire [0:0] \disk_controller|values_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \disk_controller|values_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \disk_controller|values_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \disk_controller|values_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \disk_controller|values_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \disk_controller|values_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \disk_controller|values_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \disk_controller|values_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \disk_controller|values_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \disk_controller|values_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \disk_controller|values_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \disk_controller|values_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \disk_controller|values_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \disk_controller|values_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \disk_controller|values_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \disk_controller|values_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \disk_controller|values_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [0:0] \disk_controller|values_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus ;
wire [0:0] \disk_controller|values_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [0:0] \disk_controller|values_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus ;
wire [0:0] \disk_controller|values_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [0:0] \disk_controller|values_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus ;
wire [0:0] \disk_controller|values_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [0:0] \disk_controller|values_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus ;
wire [0:0] \disk_controller|values_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus ;
wire [0:0] \disk_controller|values_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus ;
wire [0:0] \disk_controller|values_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus ;
wire [0:0] \disk_controller|values_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus ;
wire [0:0] \disk_controller|values_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus ;
wire [0:0] \disk_controller|values_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus ;
wire [0:0] \disk_controller|values_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus ;
wire [0:0] \disk_controller|values_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus ;

assign \disk_controller|values_rtl_0|auto_generated|ram_block1a0~portbdataout  = \disk_controller|values_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \disk_controller|values_rtl_0|auto_generated|ram_block1a1~portbdataout  = \disk_controller|values_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \disk_controller|values_rtl_0|auto_generated|ram_block1a2~portbdataout  = \disk_controller|values_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \disk_controller|values_rtl_0|auto_generated|ram_block1a3~portbdataout  = \disk_controller|values_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \disk_controller|values_rtl_0|auto_generated|ram_block1a4~portbdataout  = \disk_controller|values_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \disk_controller|values_rtl_0|auto_generated|ram_block1a5~portbdataout  = \disk_controller|values_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \disk_controller|values_rtl_0|auto_generated|ram_block1a6~portbdataout  = \disk_controller|values_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \disk_controller|values_rtl_0|auto_generated|ram_block1a7~portbdataout  = \disk_controller|values_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \disk_controller|values_rtl_0|auto_generated|ram_block1a8~portbdataout  = \disk_controller|values_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \disk_controller|values_rtl_0|auto_generated|ram_block1a9~portbdataout  = \disk_controller|values_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \disk_controller|values_rtl_0|auto_generated|ram_block1a10~portbdataout  = \disk_controller|values_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \disk_controller|values_rtl_0|auto_generated|ram_block1a11~portbdataout  = \disk_controller|values_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \disk_controller|values_rtl_0|auto_generated|ram_block1a12~portbdataout  = \disk_controller|values_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \disk_controller|values_rtl_0|auto_generated|ram_block1a13~portbdataout  = \disk_controller|values_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \disk_controller|values_rtl_0|auto_generated|ram_block1a14~portbdataout  = \disk_controller|values_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \disk_controller|values_rtl_0|auto_generated|ram_block1a15~portbdataout  = \disk_controller|values_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \disk_controller|values_rtl_0|auto_generated|ram_block1a16~portbdataout  = \disk_controller|values_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];

assign \disk_controller|values_rtl_0|auto_generated|ram_block1a17~portbdataout  = \disk_controller|values_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0];

assign \disk_controller|values_rtl_0|auto_generated|ram_block1a18~portbdataout  = \disk_controller|values_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];

assign \disk_controller|values_rtl_0|auto_generated|ram_block1a19~portbdataout  = \disk_controller|values_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0];

assign \disk_controller|values_rtl_0|auto_generated|ram_block1a20~portbdataout  = \disk_controller|values_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];

assign \disk_controller|values_rtl_0|auto_generated|ram_block1a21~portbdataout  = \disk_controller|values_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0];

assign \disk_controller|values_rtl_0|auto_generated|ram_block1a22~portbdataout  = \disk_controller|values_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];

assign \disk_controller|values_rtl_0|auto_generated|ram_block1a23~portbdataout  = \disk_controller|values_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus [0];

assign \disk_controller|values_rtl_0|auto_generated|ram_block1a24~portbdataout  = \disk_controller|values_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus [0];

assign \disk_controller|values_rtl_0|auto_generated|ram_block1a25~portbdataout  = \disk_controller|values_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus [0];

assign \disk_controller|values_rtl_0|auto_generated|ram_block1a26~portbdataout  = \disk_controller|values_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus [0];

assign \disk_controller|values_rtl_0|auto_generated|ram_block1a27~portbdataout  = \disk_controller|values_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0];

assign \disk_controller|values_rtl_0|auto_generated|ram_block1a28~portbdataout  = \disk_controller|values_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus [0];

assign \disk_controller|values_rtl_0|auto_generated|ram_block1a29~portbdataout  = \disk_controller|values_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus [0];

assign \disk_controller|values_rtl_0|auto_generated|ram_block1a30~portbdataout  = \disk_controller|values_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus [0];

assign \disk_controller|values_rtl_0|auto_generated|ram_block1a31~portbdataout  = \disk_controller|values_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus [0];

cycloneive_io_obuf \e_data[0]~output (
	.i(\e_data[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\e_data[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \e_data[0]~output .bus_hold = "false";
defparam \e_data[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \e_data[1]~output (
	.i(\e_data[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\e_data[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \e_data[1]~output .bus_hold = "false";
defparam \e_data[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \e_data[2]~output (
	.i(\e_data[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\e_data[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \e_data[2]~output .bus_hold = "false";
defparam \e_data[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \e_data[3]~output (
	.i(\e_data[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\e_data[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \e_data[3]~output .bus_hold = "false";
defparam \e_data[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \e_data[4]~output (
	.i(\e_data[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\e_data[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \e_data[4]~output .bus_hold = "false";
defparam \e_data[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \e_data[5]~output (
	.i(\e_data[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\e_data[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \e_data[5]~output .bus_hold = "false";
defparam \e_data[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \e_data[6]~output (
	.i(\e_data[6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\e_data[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \e_data[6]~output .bus_hold = "false";
defparam \e_data[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \e_data[7]~output (
	.i(\e_data[7]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\e_data[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \e_data[7]~output .bus_hold = "false";
defparam \e_data[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \e_data[8]~output (
	.i(\e_data[8]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\e_data[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \e_data[8]~output .bus_hold = "false";
defparam \e_data[8]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \e_data[9]~output (
	.i(\e_data[9]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\e_data[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \e_data[9]~output .bus_hold = "false";
defparam \e_data[9]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \e_data[10]~output (
	.i(\e_data[10]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\e_data[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \e_data[10]~output .bus_hold = "false";
defparam \e_data[10]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \e_data[11]~output (
	.i(\e_data[11]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\e_data[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \e_data[11]~output .bus_hold = "false";
defparam \e_data[11]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \e_data[12]~output (
	.i(\e_data[12]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\e_data[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \e_data[12]~output .bus_hold = "false";
defparam \e_data[12]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \e_data[13]~output (
	.i(\e_data[13]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\e_data[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \e_data[13]~output .bus_hold = "false";
defparam \e_data[13]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \e_data[14]~output (
	.i(\e_data[14]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\e_data[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \e_data[14]~output .bus_hold = "false";
defparam \e_data[14]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \e_data[15]~output (
	.i(\e_data[15]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\e_data[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \e_data[15]~output .bus_hold = "false";
defparam \e_data[15]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \e_data[16]~output (
	.i(\e_data[16]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\e_data[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \e_data[16]~output .bus_hold = "false";
defparam \e_data[16]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \e_data[17]~output (
	.i(\e_data[17]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\e_data[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \e_data[17]~output .bus_hold = "false";
defparam \e_data[17]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \e_data[18]~output (
	.i(\e_data[18]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\e_data[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \e_data[18]~output .bus_hold = "false";
defparam \e_data[18]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \e_data[19]~output (
	.i(\e_data[19]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\e_data[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \e_data[19]~output .bus_hold = "false";
defparam \e_data[19]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \e_data[20]~output (
	.i(\e_data[20]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\e_data[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \e_data[20]~output .bus_hold = "false";
defparam \e_data[20]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \e_data[21]~output (
	.i(\e_data[21]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\e_data[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \e_data[21]~output .bus_hold = "false";
defparam \e_data[21]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \e_data[22]~output (
	.i(\e_data[22]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\e_data[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \e_data[22]~output .bus_hold = "false";
defparam \e_data[22]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \e_data[23]~output (
	.i(\e_data[23]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\e_data[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \e_data[23]~output .bus_hold = "false";
defparam \e_data[23]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \e_data[24]~output (
	.i(\e_data[24]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\e_data[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \e_data[24]~output .bus_hold = "false";
defparam \e_data[24]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \e_data[25]~output (
	.i(\e_data[25]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\e_data[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \e_data[25]~output .bus_hold = "false";
defparam \e_data[25]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \e_data[26]~output (
	.i(\e_data[26]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\e_data[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \e_data[26]~output .bus_hold = "false";
defparam \e_data[26]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \e_data[27]~output (
	.i(\e_data[27]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\e_data[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \e_data[27]~output .bus_hold = "false";
defparam \e_data[27]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \e_data[28]~output (
	.i(\e_data[28]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\e_data[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \e_data[28]~output .bus_hold = "false";
defparam \e_data[28]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \e_data[29]~output (
	.i(\e_data[29]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\e_data[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \e_data[29]~output .bus_hold = "false";
defparam \e_data[29]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \e_data[30]~output (
	.i(\e_data[30]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\e_data[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \e_data[30]~output .bus_hold = "false";
defparam \e_data[30]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \e_data[31]~output (
	.i(\e_data[31]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\e_data[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \e_data[31]~output .bus_hold = "false";
defparam \e_data[31]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \in_ready~output (
	.i(\in_ready~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\in_ready~output_o ),
	.obar());
// synopsys translate_off
defparam \in_ready~output .bus_hold = "false";
defparam \in_ready~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \out_ready~output (
	.i(\out_ready~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_ready~output_o ),
	.obar());
// synopsys translate_off
defparam \out_ready~output .bus_hold = "false";
defparam \out_ready~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[0]~output (
	.i(\dev_out[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[0]~output .bus_hold = "false";
defparam \dev_out[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[1]~output (
	.i(\dev_out[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[1]~output .bus_hold = "false";
defparam \dev_out[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[2]~output (
	.i(\dev_out[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[2]~output .bus_hold = "false";
defparam \dev_out[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[3]~output (
	.i(\dev_out[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[3]~output .bus_hold = "false";
defparam \dev_out[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[4]~output (
	.i(\dev_out[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[4]~output .bus_hold = "false";
defparam \dev_out[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[5]~output (
	.i(\dev_out[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[5]~output .bus_hold = "false";
defparam \dev_out[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[6]~output (
	.i(\dev_out[6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[6]~output .bus_hold = "false";
defparam \dev_out[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[7]~output (
	.i(\dev_out[7]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[7]~output .bus_hold = "false";
defparam \dev_out[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[8]~output (
	.i(\dev_out[8]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[8]~output .bus_hold = "false";
defparam \dev_out[8]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[9]~output (
	.i(\dev_out[9]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[9]~output .bus_hold = "false";
defparam \dev_out[9]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[10]~output (
	.i(\dev_out[10]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[10]~output .bus_hold = "false";
defparam \dev_out[10]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[11]~output (
	.i(\dev_out[11]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[11]~output .bus_hold = "false";
defparam \dev_out[11]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[12]~output (
	.i(\dev_out[12]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[12]~output .bus_hold = "false";
defparam \dev_out[12]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[13]~output (
	.i(\dev_out[13]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[13]~output .bus_hold = "false";
defparam \dev_out[13]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[14]~output (
	.i(\dev_out[14]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[14]~output .bus_hold = "false";
defparam \dev_out[14]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[15]~output (
	.i(\dev_out[15]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[15]~output .bus_hold = "false";
defparam \dev_out[15]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[16]~output (
	.i(\dev_out[16]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[16]~output .bus_hold = "false";
defparam \dev_out[16]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[17]~output (
	.i(\dev_out[17]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[17]~output .bus_hold = "false";
defparam \dev_out[17]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[18]~output (
	.i(\dev_out[18]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[18]~output .bus_hold = "false";
defparam \dev_out[18]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[19]~output (
	.i(\dev_out[19]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[19]~output .bus_hold = "false";
defparam \dev_out[19]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[20]~output (
	.i(\dev_out[20]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[20]~output .bus_hold = "false";
defparam \dev_out[20]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[21]~output (
	.i(\dev_out[21]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[21]~output .bus_hold = "false";
defparam \dev_out[21]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[22]~output (
	.i(\dev_out[22]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[22]~output .bus_hold = "false";
defparam \dev_out[22]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[23]~output (
	.i(\dev_out[23]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[23]~output .bus_hold = "false";
defparam \dev_out[23]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[24]~output (
	.i(\dev_out[24]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[24]~output .bus_hold = "false";
defparam \dev_out[24]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[25]~output (
	.i(\dev_out[25]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[25]~output .bus_hold = "false";
defparam \dev_out[25]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[26]~output (
	.i(\dev_out[26]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[26]~output .bus_hold = "false";
defparam \dev_out[26]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[27]~output (
	.i(\dev_out[27]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[27]~output .bus_hold = "false";
defparam \dev_out[27]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[28]~output (
	.i(\dev_out[28]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[28]~output .bus_hold = "false";
defparam \dev_out[28]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[29]~output (
	.i(\dev_out[29]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[29]~output .bus_hold = "false";
defparam \dev_out[29]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[30]~output (
	.i(\dev_out[30]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[30]~output .bus_hold = "false";
defparam \dev_out[30]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[31]~output (
	.i(\dev_out[31]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[31]~output .bus_hold = "false";
defparam \dev_out[31]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[32]~output (
	.i(\dev_out[32]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[32]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[32]~output .bus_hold = "false";
defparam \dev_out[32]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[33]~output (
	.i(\dev_out[33]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[33]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[33]~output .bus_hold = "false";
defparam \dev_out[33]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[34]~output (
	.i(\dev_out[34]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[34]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[34]~output .bus_hold = "false";
defparam \dev_out[34]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[35]~output (
	.i(\dev_out[35]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[35]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[35]~output .bus_hold = "false";
defparam \dev_out[35]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[36]~output (
	.i(\dev_out[36]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[36]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[36]~output .bus_hold = "false";
defparam \dev_out[36]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[37]~output (
	.i(\dev_out[37]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[37]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[37]~output .bus_hold = "false";
defparam \dev_out[37]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[38]~output (
	.i(\dev_out[38]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[38]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[38]~output .bus_hold = "false";
defparam \dev_out[38]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[39]~output (
	.i(\dev_out[39]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[39]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[39]~output .bus_hold = "false";
defparam \dev_out[39]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[40]~output (
	.i(\dev_out[40]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[40]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[40]~output .bus_hold = "false";
defparam \dev_out[40]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[41]~output (
	.i(\dev_out[41]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[41]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[41]~output .bus_hold = "false";
defparam \dev_out[41]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[42]~output (
	.i(\dev_out[42]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[42]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[42]~output .bus_hold = "false";
defparam \dev_out[42]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[43]~output (
	.i(\dev_out[43]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[43]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[43]~output .bus_hold = "false";
defparam \dev_out[43]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[44]~output (
	.i(\dev_out[44]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[44]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[44]~output .bus_hold = "false";
defparam \dev_out[44]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[45]~output (
	.i(\dev_out[45]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[45]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[45]~output .bus_hold = "false";
defparam \dev_out[45]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[46]~output (
	.i(\dev_out[46]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[46]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[46]~output .bus_hold = "false";
defparam \dev_out[46]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[47]~output (
	.i(\dev_out[47]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[47]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[47]~output .bus_hold = "false";
defparam \dev_out[47]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[48]~output (
	.i(\dev_out[48]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[48]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[48]~output .bus_hold = "false";
defparam \dev_out[48]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[49]~output (
	.i(\dev_out[49]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[49]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[49]~output .bus_hold = "false";
defparam \dev_out[49]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[50]~output (
	.i(\dev_out[50]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[50]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[50]~output .bus_hold = "false";
defparam \dev_out[50]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[51]~output (
	.i(\dev_out[51]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[51]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[51]~output .bus_hold = "false";
defparam \dev_out[51]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[52]~output (
	.i(\dev_out[52]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[52]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[52]~output .bus_hold = "false";
defparam \dev_out[52]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[53]~output (
	.i(\dev_out[53]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[53]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[53]~output .bus_hold = "false";
defparam \dev_out[53]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[54]~output (
	.i(\dev_out[54]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[54]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[54]~output .bus_hold = "false";
defparam \dev_out[54]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[55]~output (
	.i(\dev_out[55]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[55]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[55]~output .bus_hold = "false";
defparam \dev_out[55]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[56]~output (
	.i(\dev_out[56]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[56]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[56]~output .bus_hold = "false";
defparam \dev_out[56]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[57]~output (
	.i(\dev_out[57]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[57]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[57]~output .bus_hold = "false";
defparam \dev_out[57]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[58]~output (
	.i(\dev_out[58]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[58]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[58]~output .bus_hold = "false";
defparam \dev_out[58]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[59]~output (
	.i(\dev_out[59]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[59]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[59]~output .bus_hold = "false";
defparam \dev_out[59]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[60]~output (
	.i(\dev_out[60]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[60]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[60]~output .bus_hold = "false";
defparam \dev_out[60]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[61]~output (
	.i(\dev_out[61]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[61]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[61]~output .bus_hold = "false";
defparam \dev_out[61]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[62]~output (
	.i(\dev_out[62]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[62]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[62]~output .bus_hold = "false";
defparam \dev_out[62]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[63]~output (
	.i(\dev_out[63]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[63]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[63]~output .bus_hold = "false";
defparam \dev_out[63]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[64]~output (
	.i(\dev_out[64]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[64]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[64]~output .bus_hold = "false";
defparam \dev_out[64]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[65]~output (
	.i(\dev_out[65]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[65]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[65]~output .bus_hold = "false";
defparam \dev_out[65]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[66]~output (
	.i(\dev_out[66]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[66]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[66]~output .bus_hold = "false";
defparam \dev_out[66]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[67]~output (
	.i(\dev_out[67]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[67]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[67]~output .bus_hold = "false";
defparam \dev_out[67]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[68]~output (
	.i(\dev_out[68]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[68]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[68]~output .bus_hold = "false";
defparam \dev_out[68]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[69]~output (
	.i(\dev_out[69]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[69]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[69]~output .bus_hold = "false";
defparam \dev_out[69]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[70]~output (
	.i(\dev_out[70]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[70]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[70]~output .bus_hold = "false";
defparam \dev_out[70]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[71]~output (
	.i(\dev_out[71]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[71]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[71]~output .bus_hold = "false";
defparam \dev_out[71]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[72]~output (
	.i(\dev_out[72]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[72]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[72]~output .bus_hold = "false";
defparam \dev_out[72]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[73]~output (
	.i(\dev_out[73]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[73]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[73]~output .bus_hold = "false";
defparam \dev_out[73]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[74]~output (
	.i(\dev_out[74]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[74]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[74]~output .bus_hold = "false";
defparam \dev_out[74]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[75]~output (
	.i(\dev_out[75]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[75]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[75]~output .bus_hold = "false";
defparam \dev_out[75]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[76]~output (
	.i(\dev_out[76]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[76]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[76]~output .bus_hold = "false";
defparam \dev_out[76]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[77]~output (
	.i(\dev_out[77]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[77]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[77]~output .bus_hold = "false";
defparam \dev_out[77]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[78]~output (
	.i(\dev_out[78]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[78]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[78]~output .bus_hold = "false";
defparam \dev_out[78]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[79]~output (
	.i(\dev_out[79]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[79]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[79]~output .bus_hold = "false";
defparam \dev_out[79]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[80]~output (
	.i(\dev_out[80]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[80]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[80]~output .bus_hold = "false";
defparam \dev_out[80]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[81]~output (
	.i(\dev_out[81]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[81]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[81]~output .bus_hold = "false";
defparam \dev_out[81]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[82]~output (
	.i(\dev_out[82]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[82]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[82]~output .bus_hold = "false";
defparam \dev_out[82]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[83]~output (
	.i(\dev_out[83]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[83]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[83]~output .bus_hold = "false";
defparam \dev_out[83]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[84]~output (
	.i(\dev_out[84]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[84]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[84]~output .bus_hold = "false";
defparam \dev_out[84]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[85]~output (
	.i(\dev_out[85]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[85]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[85]~output .bus_hold = "false";
defparam \dev_out[85]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[86]~output (
	.i(\dev_out[86]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[86]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[86]~output .bus_hold = "false";
defparam \dev_out[86]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[87]~output (
	.i(\dev_out[87]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[87]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[87]~output .bus_hold = "false";
defparam \dev_out[87]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[88]~output (
	.i(\dev_out[88]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[88]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[88]~output .bus_hold = "false";
defparam \dev_out[88]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[89]~output (
	.i(\dev_out[89]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[89]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[89]~output .bus_hold = "false";
defparam \dev_out[89]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[90]~output (
	.i(\dev_out[90]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[90]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[90]~output .bus_hold = "false";
defparam \dev_out[90]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[91]~output (
	.i(\dev_out[91]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[91]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[91]~output .bus_hold = "false";
defparam \dev_out[91]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[92]~output (
	.i(\dev_out[92]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[92]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[92]~output .bus_hold = "false";
defparam \dev_out[92]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[93]~output (
	.i(\dev_out[93]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[93]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[93]~output .bus_hold = "false";
defparam \dev_out[93]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[94]~output (
	.i(\dev_out[94]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[94]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[94]~output .bus_hold = "false";
defparam \dev_out[94]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[95]~output (
	.i(\dev_out[95]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[95]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[95]~output .bus_hold = "false";
defparam \dev_out[95]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[96]~output (
	.i(\dev_out[96]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[96]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[96]~output .bus_hold = "false";
defparam \dev_out[96]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[97]~output (
	.i(\dev_out[97]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[97]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[97]~output .bus_hold = "false";
defparam \dev_out[97]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[98]~output (
	.i(\dev_out[98]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[98]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[98]~output .bus_hold = "false";
defparam \dev_out[98]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[99]~output (
	.i(\dev_out[99]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[99]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[99]~output .bus_hold = "false";
defparam \dev_out[99]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[100]~output (
	.i(\dev_out[100]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[100]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[100]~output .bus_hold = "false";
defparam \dev_out[100]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[101]~output (
	.i(\dev_out[101]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[101]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[101]~output .bus_hold = "false";
defparam \dev_out[101]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[102]~output (
	.i(\dev_out[102]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[102]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[102]~output .bus_hold = "false";
defparam \dev_out[102]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[103]~output (
	.i(\dev_out[103]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[103]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[103]~output .bus_hold = "false";
defparam \dev_out[103]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[104]~output (
	.i(\dev_out[104]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[104]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[104]~output .bus_hold = "false";
defparam \dev_out[104]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[105]~output (
	.i(\dev_out[105]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[105]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[105]~output .bus_hold = "false";
defparam \dev_out[105]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[106]~output (
	.i(\dev_out[106]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[106]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[106]~output .bus_hold = "false";
defparam \dev_out[106]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[107]~output (
	.i(\dev_out[107]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[107]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[107]~output .bus_hold = "false";
defparam \dev_out[107]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[108]~output (
	.i(\dev_out[108]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[108]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[108]~output .bus_hold = "false";
defparam \dev_out[108]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[109]~output (
	.i(\dev_out[109]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[109]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[109]~output .bus_hold = "false";
defparam \dev_out[109]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[110]~output (
	.i(\dev_out[110]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[110]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[110]~output .bus_hold = "false";
defparam \dev_out[110]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[111]~output (
	.i(\dev_out[111]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[111]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[111]~output .bus_hold = "false";
defparam \dev_out[111]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[112]~output (
	.i(\dev_out[112]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[112]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[112]~output .bus_hold = "false";
defparam \dev_out[112]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[113]~output (
	.i(\dev_out[113]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[113]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[113]~output .bus_hold = "false";
defparam \dev_out[113]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[114]~output (
	.i(\dev_out[114]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[114]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[114]~output .bus_hold = "false";
defparam \dev_out[114]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[115]~output (
	.i(\dev_out[115]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[115]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[115]~output .bus_hold = "false";
defparam \dev_out[115]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[116]~output (
	.i(\dev_out[116]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[116]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[116]~output .bus_hold = "false";
defparam \dev_out[116]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[117]~output (
	.i(\dev_out[117]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[117]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[117]~output .bus_hold = "false";
defparam \dev_out[117]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[118]~output (
	.i(\dev_out[118]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[118]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[118]~output .bus_hold = "false";
defparam \dev_out[118]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[119]~output (
	.i(\dev_out[119]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[119]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[119]~output .bus_hold = "false";
defparam \dev_out[119]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[120]~output (
	.i(\dev_out[120]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[120]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[120]~output .bus_hold = "false";
defparam \dev_out[120]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[121]~output (
	.i(\dev_out[121]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[121]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[121]~output .bus_hold = "false";
defparam \dev_out[121]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[122]~output (
	.i(\dev_out[122]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[122]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[122]~output .bus_hold = "false";
defparam \dev_out[122]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[123]~output (
	.i(\dev_out[123]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[123]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[123]~output .bus_hold = "false";
defparam \dev_out[123]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[124]~output (
	.i(\dev_out[124]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[124]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[124]~output .bus_hold = "false";
defparam \dev_out[124]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[125]~output (
	.i(\dev_out[125]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[125]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[125]~output .bus_hold = "false";
defparam \dev_out[125]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[126]~output (
	.i(\dev_out[126]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[126]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[126]~output .bus_hold = "false";
defparam \dev_out[126]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dev_out[127]~output (
	.i(\dev_out[127]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dev_out[127]~output_o ),
	.obar());
// synopsys translate_off
defparam \dev_out[127]~output .bus_hold = "false";
defparam \dev_out[127]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \enter_out[0]~output (
	.i(\enter_out~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\enter_out[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \enter_out[0]~output .bus_hold = "false";
defparam \enter_out[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \enter_out[1]~output (
	.i(\enter_out~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\enter_out[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \enter_out[1]~output .bus_hold = "false";
defparam \enter_out[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \enter_out[2]~output (
	.i(\enter_out~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\enter_out[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \enter_out[2]~output .bus_hold = "false";
defparam \enter_out[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \enter_out[3]~output (
	.i(\enter_out~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\enter_out[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \enter_out[3]~output .bus_hold = "false";
defparam \enter_out[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \devs_done_out[0]~output (
	.i(\done_out[0]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\devs_done_out[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \devs_done_out[0]~output .bus_hold = "false";
defparam \devs_done_out[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \devs_done_out[1]~output (
	.i(\done_out[1]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\devs_done_out[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \devs_done_out[1]~output .bus_hold = "false";
defparam \devs_done_out[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \devs_done_out[2]~output (
	.i(\done_out[2]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\devs_done_out[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \devs_done_out[2]~output .bus_hold = "false";
defparam \devs_done_out[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \devs_done_out[3]~output (
	.i(\done_out[3]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\devs_done_out[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \devs_done_out[3]~output .bus_hold = "false";
defparam \devs_done_out[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \devs_done_out[4]~output (
	.i(\disk_controller|write_done~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\devs_done_out[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \devs_done_out[4]~output .bus_hold = "false";
defparam \devs_done_out[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \devs_enter_in[0]~output (
	.i(\enter_in[0]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\devs_enter_in[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \devs_enter_in[0]~output .bus_hold = "false";
defparam \devs_enter_in[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \devs_enter_in[1]~output (
	.i(\enter_in[1]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\devs_enter_in[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \devs_enter_in[1]~output .bus_hold = "false";
defparam \devs_enter_in[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \devs_enter_in[2]~output (
	.i(\enter_in[2]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\devs_enter_in[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \devs_enter_in[2]~output .bus_hold = "false";
defparam \devs_enter_in[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \devs_enter_in[3]~output (
	.i(\enter_in[3]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\devs_enter_in[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \devs_enter_in[3]~output .bus_hold = "false";
defparam \devs_enter_in[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \devs_enter_in[4]~output (
	.i(\disk_controller|read_done~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\devs_enter_in[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \devs_enter_in[4]~output .bus_hold = "false";
defparam \devs_enter_in[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[106]~input (
	.i(dev_in[106]),
	.ibar(gnd),
	.o(\dev_in[106]~input_o ));
// synopsys translate_off
defparam \dev_in[106]~input .bus_hold = "false";
defparam \dev_in[106]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[42]~input (
	.i(dev_in[42]),
	.ibar(gnd),
	.o(\dev_in[42]~input_o ));
// synopsys translate_off
defparam \dev_in[42]~input .bus_hold = "false";
defparam \dev_in[42]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \adress[6]~input (
	.i(adress[6]),
	.ibar(gnd),
	.o(\adress[6]~input_o ));
// synopsys translate_off
defparam \adress[6]~input .bus_hold = "false";
defparam \adress[6]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~36 (
// Equation(s):
// \Mux2~36_combout  = (\adress[6]~input_o  & (\dev_in[106]~input_o )) # (!\adress[6]~input_o  & ((\dev_in[42]~input_o )))

	.dataa(\dev_in[106]~input_o ),
	.datab(\dev_in[42]~input_o ),
	.datac(gnd),
	.datad(\adress[6]~input_o ),
	.cin(gnd),
	.combout(\Mux2~36_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~36 .lut_mask = 16'hAACC;
defparam \Mux2~36 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \adress[5]~input (
	.i(adress[5]),
	.ibar(gnd),
	.o(\adress[5]~input_o ));
// synopsys translate_off
defparam \adress[5]~input .bus_hold = "false";
defparam \adress[5]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \adress[4]~input (
	.i(adress[4]),
	.ibar(gnd),
	.o(\adress[4]~input_o ));
// synopsys translate_off
defparam \adress[4]~input .bus_hold = "false";
defparam \adress[4]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~37 (
// Equation(s):
// \Mux2~37_combout  = (\adress[5]~input_o ) # (\adress[4]~input_o )

	.dataa(\adress[5]~input_o ),
	.datab(\adress[4]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mux2~37_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~37 .lut_mask = 16'hEEEE;
defparam \Mux2~37 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[74]~input (
	.i(dev_in[74]),
	.ibar(gnd),
	.o(\dev_in[74]~input_o ));
// synopsys translate_off
defparam \dev_in[74]~input .bus_hold = "false";
defparam \dev_in[74]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~38 (
// Equation(s):
// \Mux2~38_combout  = (\adress[4]~input_o ) # ((\adress[6]~input_o  & !\adress[5]~input_o ))

	.dataa(\adress[4]~input_o ),
	.datab(\adress[6]~input_o ),
	.datac(gnd),
	.datad(\adress[5]~input_o ),
	.cin(gnd),
	.combout(\Mux2~38_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~38 .lut_mask = 16'hAAEE;
defparam \Mux2~38 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[10]~input (
	.i(dev_in[10]),
	.ibar(gnd),
	.o(\dev_in[10]~input_o ));
// synopsys translate_off
defparam \dev_in[10]~input .bus_hold = "false";
defparam \dev_in[10]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~39 (
// Equation(s):
// \Mux2~39_combout  = (\Mux2~37_combout  & (((\Mux2~38_combout )))) # (!\Mux2~37_combout  & ((\Mux2~38_combout  & (\dev_in[74]~input_o )) # (!\Mux2~38_combout  & ((\dev_in[10]~input_o )))))

	.dataa(\Mux2~37_combout ),
	.datab(\dev_in[74]~input_o ),
	.datac(\Mux2~38_combout ),
	.datad(\dev_in[10]~input_o ),
	.cin(gnd),
	.combout(\Mux2~39_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~39 .lut_mask = 16'hE5E0;
defparam \Mux2~39 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[90]~input (
	.i(dev_in[90]),
	.ibar(gnd),
	.o(\dev_in[90]~input_o ));
// synopsys translate_off
defparam \dev_in[90]~input .bus_hold = "false";
defparam \dev_in[90]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[26]~input (
	.i(dev_in[26]),
	.ibar(gnd),
	.o(\dev_in[26]~input_o ));
// synopsys translate_off
defparam \dev_in[26]~input .bus_hold = "false";
defparam \dev_in[26]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~40 (
// Equation(s):
// \Mux2~40_combout  = (!\adress[5]~input_o  & ((\adress[6]~input_o  & (\dev_in[90]~input_o )) # (!\adress[6]~input_o  & ((\dev_in[26]~input_o )))))

	.dataa(\dev_in[90]~input_o ),
	.datab(\dev_in[26]~input_o ),
	.datac(\adress[6]~input_o ),
	.datad(\adress[5]~input_o ),
	.cin(gnd),
	.combout(\Mux2~40_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~40 .lut_mask = 16'h00AC;
defparam \Mux2~40 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[122]~input (
	.i(dev_in[122]),
	.ibar(gnd),
	.o(\dev_in[122]~input_o ));
// synopsys translate_off
defparam \dev_in[122]~input .bus_hold = "false";
defparam \dev_in[122]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[58]~input (
	.i(dev_in[58]),
	.ibar(gnd),
	.o(\dev_in[58]~input_o ));
// synopsys translate_off
defparam \dev_in[58]~input .bus_hold = "false";
defparam \dev_in[58]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~41 (
// Equation(s):
// \Mux2~41_combout  = (\adress[6]~input_o  & (\dev_in[122]~input_o )) # (!\adress[6]~input_o  & ((\dev_in[58]~input_o )))

	.dataa(\dev_in[122]~input_o ),
	.datab(\dev_in[58]~input_o ),
	.datac(gnd),
	.datad(\adress[6]~input_o ),
	.cin(gnd),
	.combout(\Mux2~41_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~41 .lut_mask = 16'hAACC;
defparam \Mux2~41 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~42 (
// Equation(s):
// \Mux2~42_combout  = (\Mux2~40_combout ) # ((\adress[5]~input_o  & \Mux2~41_combout ))

	.dataa(\Mux2~40_combout ),
	.datab(\adress[5]~input_o ),
	.datac(\Mux2~41_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mux2~42_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~42 .lut_mask = 16'hEAEA;
defparam \Mux2~42 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~43 (
// Equation(s):
// \Mux2~43_combout  = (\Mux2~37_combout  & ((\Mux2~39_combout  & ((\Mux2~42_combout ))) # (!\Mux2~39_combout  & (\Mux2~36_combout )))) # (!\Mux2~37_combout  & (((\Mux2~39_combout ))))

	.dataa(\Mux2~36_combout ),
	.datab(\Mux2~37_combout ),
	.datac(\Mux2~39_combout ),
	.datad(\Mux2~42_combout ),
	.cin(gnd),
	.combout(\Mux2~43_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~43 .lut_mask = 16'hF838;
defparam \Mux2~43 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[66]~input (
	.i(dev_in[66]),
	.ibar(gnd),
	.o(\dev_in[66]~input_o ));
// synopsys translate_off
defparam \dev_in[66]~input .bus_hold = "false";
defparam \dev_in[66]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[98]~input (
	.i(dev_in[98]),
	.ibar(gnd),
	.o(\dev_in[98]~input_o ));
// synopsys translate_off
defparam \dev_in[98]~input .bus_hold = "false";
defparam \dev_in[98]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[34]~input (
	.i(dev_in[34]),
	.ibar(gnd),
	.o(\dev_in[34]~input_o ));
// synopsys translate_off
defparam \dev_in[34]~input .bus_hold = "false";
defparam \dev_in[34]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~44 (
// Equation(s):
// \Mux2~44_combout  = (\adress[6]~input_o  & (\dev_in[98]~input_o )) # (!\adress[6]~input_o  & ((\dev_in[34]~input_o )))

	.dataa(\dev_in[98]~input_o ),
	.datab(\dev_in[34]~input_o ),
	.datac(gnd),
	.datad(\adress[6]~input_o ),
	.cin(gnd),
	.combout(\Mux2~44_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~44 .lut_mask = 16'hAACC;
defparam \Mux2~44 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[2]~input (
	.i(dev_in[2]),
	.ibar(gnd),
	.o(\dev_in[2]~input_o ));
// synopsys translate_off
defparam \dev_in[2]~input .bus_hold = "false";
defparam \dev_in[2]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~45 (
// Equation(s):
// \Mux2~45_combout  = (\Mux2~38_combout  & (((\Mux2~37_combout )))) # (!\Mux2~38_combout  & ((\Mux2~37_combout  & (\Mux2~44_combout )) # (!\Mux2~37_combout  & ((\dev_in[2]~input_o )))))

	.dataa(\Mux2~38_combout ),
	.datab(\Mux2~44_combout ),
	.datac(\Mux2~37_combout ),
	.datad(\dev_in[2]~input_o ),
	.cin(gnd),
	.combout(\Mux2~45_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~45 .lut_mask = 16'hE5E0;
defparam \Mux2~45 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[82]~input (
	.i(dev_in[82]),
	.ibar(gnd),
	.o(\dev_in[82]~input_o ));
// synopsys translate_off
defparam \dev_in[82]~input .bus_hold = "false";
defparam \dev_in[82]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[18]~input (
	.i(dev_in[18]),
	.ibar(gnd),
	.o(\dev_in[18]~input_o ));
// synopsys translate_off
defparam \dev_in[18]~input .bus_hold = "false";
defparam \dev_in[18]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~46 (
// Equation(s):
// \Mux2~46_combout  = (!\adress[5]~input_o  & ((\adress[6]~input_o  & (\dev_in[82]~input_o )) # (!\adress[6]~input_o  & ((\dev_in[18]~input_o )))))

	.dataa(\dev_in[82]~input_o ),
	.datab(\dev_in[18]~input_o ),
	.datac(\adress[6]~input_o ),
	.datad(\adress[5]~input_o ),
	.cin(gnd),
	.combout(\Mux2~46_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~46 .lut_mask = 16'h00AC;
defparam \Mux2~46 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[114]~input (
	.i(dev_in[114]),
	.ibar(gnd),
	.o(\dev_in[114]~input_o ));
// synopsys translate_off
defparam \dev_in[114]~input .bus_hold = "false";
defparam \dev_in[114]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[50]~input (
	.i(dev_in[50]),
	.ibar(gnd),
	.o(\dev_in[50]~input_o ));
// synopsys translate_off
defparam \dev_in[50]~input .bus_hold = "false";
defparam \dev_in[50]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~47 (
// Equation(s):
// \Mux2~47_combout  = (\adress[6]~input_o  & (\dev_in[114]~input_o )) # (!\adress[6]~input_o  & ((\dev_in[50]~input_o )))

	.dataa(\dev_in[114]~input_o ),
	.datab(\dev_in[50]~input_o ),
	.datac(gnd),
	.datad(\adress[6]~input_o ),
	.cin(gnd),
	.combout(\Mux2~47_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~47 .lut_mask = 16'hAACC;
defparam \Mux2~47 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~48 (
// Equation(s):
// \Mux2~48_combout  = (\Mux2~46_combout ) # ((\adress[5]~input_o  & \Mux2~47_combout ))

	.dataa(\Mux2~46_combout ),
	.datab(\adress[5]~input_o ),
	.datac(\Mux2~47_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mux2~48_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~48 .lut_mask = 16'hEAEA;
defparam \Mux2~48 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~49 (
// Equation(s):
// \Mux2~49_combout  = (\Mux2~38_combout  & ((\Mux2~45_combout  & ((\Mux2~48_combout ))) # (!\Mux2~45_combout  & (\dev_in[66]~input_o )))) # (!\Mux2~38_combout  & (((\Mux2~45_combout ))))

	.dataa(\dev_in[66]~input_o ),
	.datab(\Mux2~38_combout ),
	.datac(\Mux2~45_combout ),
	.datad(\Mux2~48_combout ),
	.cin(gnd),
	.combout(\Mux2~49_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~49 .lut_mask = 16'hF838;
defparam \Mux2~49 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \adress[3]~input (
	.i(adress[3]),
	.ibar(gnd),
	.o(\adress[3]~input_o ));
// synopsys translate_off
defparam \adress[3]~input .bus_hold = "false";
defparam \adress[3]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \adress[2]~input (
	.i(adress[2]),
	.ibar(gnd),
	.o(\adress[2]~input_o ));
// synopsys translate_off
defparam \adress[2]~input .bus_hold = "false";
defparam \adress[2]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~50 (
// Equation(s):
// \Mux2~50_combout  = (!\adress[2]~input_o  & ((\adress[3]~input_o  & (\Mux2~43_combout )) # (!\adress[3]~input_o  & ((\Mux2~49_combout )))))

	.dataa(\Mux2~43_combout ),
	.datab(\Mux2~49_combout ),
	.datac(\adress[3]~input_o ),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\Mux2~50_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~50 .lut_mask = 16'h00AC;
defparam \Mux2~50 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[110]~input (
	.i(dev_in[110]),
	.ibar(gnd),
	.o(\dev_in[110]~input_o ));
// synopsys translate_off
defparam \dev_in[110]~input .bus_hold = "false";
defparam \dev_in[110]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[46]~input (
	.i(dev_in[46]),
	.ibar(gnd),
	.o(\dev_in[46]~input_o ));
// synopsys translate_off
defparam \dev_in[46]~input .bus_hold = "false";
defparam \dev_in[46]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~51 (
// Equation(s):
// \Mux2~51_combout  = (\adress[6]~input_o  & (\dev_in[110]~input_o )) # (!\adress[6]~input_o  & ((\dev_in[46]~input_o )))

	.dataa(\dev_in[110]~input_o ),
	.datab(\dev_in[46]~input_o ),
	.datac(gnd),
	.datad(\adress[6]~input_o ),
	.cin(gnd),
	.combout(\Mux2~51_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~51 .lut_mask = 16'hAACC;
defparam \Mux2~51 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[78]~input (
	.i(dev_in[78]),
	.ibar(gnd),
	.o(\dev_in[78]~input_o ));
// synopsys translate_off
defparam \dev_in[78]~input .bus_hold = "false";
defparam \dev_in[78]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[14]~input (
	.i(dev_in[14]),
	.ibar(gnd),
	.o(\dev_in[14]~input_o ));
// synopsys translate_off
defparam \dev_in[14]~input .bus_hold = "false";
defparam \dev_in[14]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~52 (
// Equation(s):
// \Mux2~52_combout  = (\Mux2~37_combout  & (((\Mux2~38_combout )))) # (!\Mux2~37_combout  & ((\Mux2~38_combout  & (\dev_in[78]~input_o )) # (!\Mux2~38_combout  & ((\dev_in[14]~input_o )))))

	.dataa(\Mux2~37_combout ),
	.datab(\dev_in[78]~input_o ),
	.datac(\Mux2~38_combout ),
	.datad(\dev_in[14]~input_o ),
	.cin(gnd),
	.combout(\Mux2~52_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~52 .lut_mask = 16'hE5E0;
defparam \Mux2~52 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[94]~input (
	.i(dev_in[94]),
	.ibar(gnd),
	.o(\dev_in[94]~input_o ));
// synopsys translate_off
defparam \dev_in[94]~input .bus_hold = "false";
defparam \dev_in[94]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[30]~input (
	.i(dev_in[30]),
	.ibar(gnd),
	.o(\dev_in[30]~input_o ));
// synopsys translate_off
defparam \dev_in[30]~input .bus_hold = "false";
defparam \dev_in[30]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~53 (
// Equation(s):
// \Mux2~53_combout  = (!\adress[5]~input_o  & ((\adress[6]~input_o  & (\dev_in[94]~input_o )) # (!\adress[6]~input_o  & ((\dev_in[30]~input_o )))))

	.dataa(\dev_in[94]~input_o ),
	.datab(\dev_in[30]~input_o ),
	.datac(\adress[6]~input_o ),
	.datad(\adress[5]~input_o ),
	.cin(gnd),
	.combout(\Mux2~53_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~53 .lut_mask = 16'h00AC;
defparam \Mux2~53 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[126]~input (
	.i(dev_in[126]),
	.ibar(gnd),
	.o(\dev_in[126]~input_o ));
// synopsys translate_off
defparam \dev_in[126]~input .bus_hold = "false";
defparam \dev_in[126]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[62]~input (
	.i(dev_in[62]),
	.ibar(gnd),
	.o(\dev_in[62]~input_o ));
// synopsys translate_off
defparam \dev_in[62]~input .bus_hold = "false";
defparam \dev_in[62]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~54 (
// Equation(s):
// \Mux2~54_combout  = (\adress[6]~input_o  & (\dev_in[126]~input_o )) # (!\adress[6]~input_o  & ((\dev_in[62]~input_o )))

	.dataa(\dev_in[126]~input_o ),
	.datab(\dev_in[62]~input_o ),
	.datac(gnd),
	.datad(\adress[6]~input_o ),
	.cin(gnd),
	.combout(\Mux2~54_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~54 .lut_mask = 16'hAACC;
defparam \Mux2~54 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~55 (
// Equation(s):
// \Mux2~55_combout  = (\Mux2~53_combout ) # ((\adress[5]~input_o  & \Mux2~54_combout ))

	.dataa(\Mux2~53_combout ),
	.datab(\adress[5]~input_o ),
	.datac(\Mux2~54_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mux2~55_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~55 .lut_mask = 16'hEAEA;
defparam \Mux2~55 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~56 (
// Equation(s):
// \Mux2~56_combout  = (\Mux2~37_combout  & ((\Mux2~52_combout  & ((\Mux2~55_combout ))) # (!\Mux2~52_combout  & (\Mux2~51_combout )))) # (!\Mux2~37_combout  & (((\Mux2~52_combout ))))

	.dataa(\Mux2~51_combout ),
	.datab(\Mux2~37_combout ),
	.datac(\Mux2~52_combout ),
	.datad(\Mux2~55_combout ),
	.cin(gnd),
	.combout(\Mux2~56_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~56 .lut_mask = 16'hF838;
defparam \Mux2~56 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[70]~input (
	.i(dev_in[70]),
	.ibar(gnd),
	.o(\dev_in[70]~input_o ));
// synopsys translate_off
defparam \dev_in[70]~input .bus_hold = "false";
defparam \dev_in[70]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[102]~input (
	.i(dev_in[102]),
	.ibar(gnd),
	.o(\dev_in[102]~input_o ));
// synopsys translate_off
defparam \dev_in[102]~input .bus_hold = "false";
defparam \dev_in[102]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[38]~input (
	.i(dev_in[38]),
	.ibar(gnd),
	.o(\dev_in[38]~input_o ));
// synopsys translate_off
defparam \dev_in[38]~input .bus_hold = "false";
defparam \dev_in[38]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~57 (
// Equation(s):
// \Mux2~57_combout  = (\adress[6]~input_o  & (\dev_in[102]~input_o )) # (!\adress[6]~input_o  & ((\dev_in[38]~input_o )))

	.dataa(\dev_in[102]~input_o ),
	.datab(\dev_in[38]~input_o ),
	.datac(gnd),
	.datad(\adress[6]~input_o ),
	.cin(gnd),
	.combout(\Mux2~57_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~57 .lut_mask = 16'hAACC;
defparam \Mux2~57 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[6]~input (
	.i(dev_in[6]),
	.ibar(gnd),
	.o(\dev_in[6]~input_o ));
// synopsys translate_off
defparam \dev_in[6]~input .bus_hold = "false";
defparam \dev_in[6]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~58 (
// Equation(s):
// \Mux2~58_combout  = (\Mux2~38_combout  & (((\Mux2~37_combout )))) # (!\Mux2~38_combout  & ((\Mux2~37_combout  & (\Mux2~57_combout )) # (!\Mux2~37_combout  & ((\dev_in[6]~input_o )))))

	.dataa(\Mux2~38_combout ),
	.datab(\Mux2~57_combout ),
	.datac(\Mux2~37_combout ),
	.datad(\dev_in[6]~input_o ),
	.cin(gnd),
	.combout(\Mux2~58_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~58 .lut_mask = 16'hE5E0;
defparam \Mux2~58 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[86]~input (
	.i(dev_in[86]),
	.ibar(gnd),
	.o(\dev_in[86]~input_o ));
// synopsys translate_off
defparam \dev_in[86]~input .bus_hold = "false";
defparam \dev_in[86]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[22]~input (
	.i(dev_in[22]),
	.ibar(gnd),
	.o(\dev_in[22]~input_o ));
// synopsys translate_off
defparam \dev_in[22]~input .bus_hold = "false";
defparam \dev_in[22]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~59 (
// Equation(s):
// \Mux2~59_combout  = (!\adress[5]~input_o  & ((\adress[6]~input_o  & (\dev_in[86]~input_o )) # (!\adress[6]~input_o  & ((\dev_in[22]~input_o )))))

	.dataa(\dev_in[86]~input_o ),
	.datab(\dev_in[22]~input_o ),
	.datac(\adress[6]~input_o ),
	.datad(\adress[5]~input_o ),
	.cin(gnd),
	.combout(\Mux2~59_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~59 .lut_mask = 16'h00AC;
defparam \Mux2~59 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[118]~input (
	.i(dev_in[118]),
	.ibar(gnd),
	.o(\dev_in[118]~input_o ));
// synopsys translate_off
defparam \dev_in[118]~input .bus_hold = "false";
defparam \dev_in[118]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[54]~input (
	.i(dev_in[54]),
	.ibar(gnd),
	.o(\dev_in[54]~input_o ));
// synopsys translate_off
defparam \dev_in[54]~input .bus_hold = "false";
defparam \dev_in[54]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~60 (
// Equation(s):
// \Mux2~60_combout  = (\adress[6]~input_o  & (\dev_in[118]~input_o )) # (!\adress[6]~input_o  & ((\dev_in[54]~input_o )))

	.dataa(\dev_in[118]~input_o ),
	.datab(\dev_in[54]~input_o ),
	.datac(gnd),
	.datad(\adress[6]~input_o ),
	.cin(gnd),
	.combout(\Mux2~60_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~60 .lut_mask = 16'hAACC;
defparam \Mux2~60 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~61 (
// Equation(s):
// \Mux2~61_combout  = (\Mux2~59_combout ) # ((\adress[5]~input_o  & \Mux2~60_combout ))

	.dataa(\Mux2~59_combout ),
	.datab(\adress[5]~input_o ),
	.datac(\Mux2~60_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mux2~61_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~61 .lut_mask = 16'hEAEA;
defparam \Mux2~61 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~62 (
// Equation(s):
// \Mux2~62_combout  = (\Mux2~38_combout  & ((\Mux2~58_combout  & ((\Mux2~61_combout ))) # (!\Mux2~58_combout  & (\dev_in[70]~input_o )))) # (!\Mux2~38_combout  & (((\Mux2~58_combout ))))

	.dataa(\dev_in[70]~input_o ),
	.datab(\Mux2~38_combout ),
	.datac(\Mux2~58_combout ),
	.datad(\Mux2~61_combout ),
	.cin(gnd),
	.combout(\Mux2~62_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~62 .lut_mask = 16'hF838;
defparam \Mux2~62 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~63 (
// Equation(s):
// \Mux2~63_combout  = (\adress[3]~input_o  & (\Mux2~56_combout )) # (!\adress[3]~input_o  & ((\Mux2~62_combout )))

	.dataa(\Mux2~56_combout ),
	.datab(\Mux2~62_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\Mux2~63_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~63 .lut_mask = 16'hAACC;
defparam \Mux2~63 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~64 (
// Equation(s):
// \Mux2~64_combout  = (\Mux2~50_combout ) # ((\adress[2]~input_o  & \Mux2~63_combout ))

	.dataa(\Mux2~50_combout ),
	.datab(\adress[2]~input_o ),
	.datac(\Mux2~63_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mux2~64_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~64 .lut_mask = 16'hEAEA;
defparam \Mux2~64 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[104]~input (
	.i(dev_in[104]),
	.ibar(gnd),
	.o(\dev_in[104]~input_o ));
// synopsys translate_off
defparam \dev_in[104]~input .bus_hold = "false";
defparam \dev_in[104]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[40]~input (
	.i(dev_in[40]),
	.ibar(gnd),
	.o(\dev_in[40]~input_o ));
// synopsys translate_off
defparam \dev_in[40]~input .bus_hold = "false";
defparam \dev_in[40]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~65 (
// Equation(s):
// \Mux2~65_combout  = (\adress[6]~input_o  & (\dev_in[104]~input_o )) # (!\adress[6]~input_o  & ((\dev_in[40]~input_o )))

	.dataa(\dev_in[104]~input_o ),
	.datab(\dev_in[40]~input_o ),
	.datac(gnd),
	.datad(\adress[6]~input_o ),
	.cin(gnd),
	.combout(\Mux2~65_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~65 .lut_mask = 16'hAACC;
defparam \Mux2~65 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[72]~input (
	.i(dev_in[72]),
	.ibar(gnd),
	.o(\dev_in[72]~input_o ));
// synopsys translate_off
defparam \dev_in[72]~input .bus_hold = "false";
defparam \dev_in[72]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[8]~input (
	.i(dev_in[8]),
	.ibar(gnd),
	.o(\dev_in[8]~input_o ));
// synopsys translate_off
defparam \dev_in[8]~input .bus_hold = "false";
defparam \dev_in[8]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~66 (
// Equation(s):
// \Mux2~66_combout  = (\Mux2~37_combout  & (((\Mux2~38_combout )))) # (!\Mux2~37_combout  & ((\Mux2~38_combout  & (\dev_in[72]~input_o )) # (!\Mux2~38_combout  & ((\dev_in[8]~input_o )))))

	.dataa(\Mux2~37_combout ),
	.datab(\dev_in[72]~input_o ),
	.datac(\Mux2~38_combout ),
	.datad(\dev_in[8]~input_o ),
	.cin(gnd),
	.combout(\Mux2~66_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~66 .lut_mask = 16'hE5E0;
defparam \Mux2~66 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[88]~input (
	.i(dev_in[88]),
	.ibar(gnd),
	.o(\dev_in[88]~input_o ));
// synopsys translate_off
defparam \dev_in[88]~input .bus_hold = "false";
defparam \dev_in[88]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[24]~input (
	.i(dev_in[24]),
	.ibar(gnd),
	.o(\dev_in[24]~input_o ));
// synopsys translate_off
defparam \dev_in[24]~input .bus_hold = "false";
defparam \dev_in[24]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~67 (
// Equation(s):
// \Mux2~67_combout  = (!\adress[5]~input_o  & ((\adress[6]~input_o  & (\dev_in[88]~input_o )) # (!\adress[6]~input_o  & ((\dev_in[24]~input_o )))))

	.dataa(\dev_in[88]~input_o ),
	.datab(\dev_in[24]~input_o ),
	.datac(\adress[6]~input_o ),
	.datad(\adress[5]~input_o ),
	.cin(gnd),
	.combout(\Mux2~67_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~67 .lut_mask = 16'h00AC;
defparam \Mux2~67 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[120]~input (
	.i(dev_in[120]),
	.ibar(gnd),
	.o(\dev_in[120]~input_o ));
// synopsys translate_off
defparam \dev_in[120]~input .bus_hold = "false";
defparam \dev_in[120]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[56]~input (
	.i(dev_in[56]),
	.ibar(gnd),
	.o(\dev_in[56]~input_o ));
// synopsys translate_off
defparam \dev_in[56]~input .bus_hold = "false";
defparam \dev_in[56]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~68 (
// Equation(s):
// \Mux2~68_combout  = (\adress[6]~input_o  & (\dev_in[120]~input_o )) # (!\adress[6]~input_o  & ((\dev_in[56]~input_o )))

	.dataa(\dev_in[120]~input_o ),
	.datab(\dev_in[56]~input_o ),
	.datac(gnd),
	.datad(\adress[6]~input_o ),
	.cin(gnd),
	.combout(\Mux2~68_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~68 .lut_mask = 16'hAACC;
defparam \Mux2~68 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~69 (
// Equation(s):
// \Mux2~69_combout  = (\Mux2~67_combout ) # ((\adress[5]~input_o  & \Mux2~68_combout ))

	.dataa(\Mux2~67_combout ),
	.datab(\adress[5]~input_o ),
	.datac(\Mux2~68_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mux2~69_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~69 .lut_mask = 16'hEAEA;
defparam \Mux2~69 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~70 (
// Equation(s):
// \Mux2~70_combout  = (\Mux2~37_combout  & ((\Mux2~66_combout  & ((\Mux2~69_combout ))) # (!\Mux2~66_combout  & (\Mux2~65_combout )))) # (!\Mux2~37_combout  & (((\Mux2~66_combout ))))

	.dataa(\Mux2~65_combout ),
	.datab(\Mux2~37_combout ),
	.datac(\Mux2~66_combout ),
	.datad(\Mux2~69_combout ),
	.cin(gnd),
	.combout(\Mux2~70_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~70 .lut_mask = 16'hF838;
defparam \Mux2~70 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[80]~input (
	.i(dev_in[80]),
	.ibar(gnd),
	.o(\dev_in[80]~input_o ));
// synopsys translate_off
defparam \dev_in[80]~input .bus_hold = "false";
defparam \dev_in[80]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[16]~input (
	.i(dev_in[16]),
	.ibar(gnd),
	.o(\dev_in[16]~input_o ));
// synopsys translate_off
defparam \dev_in[16]~input .bus_hold = "false";
defparam \dev_in[16]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~71 (
// Equation(s):
// \Mux2~71_combout  = (!\adress[5]~input_o  & ((\adress[6]~input_o  & (\dev_in[80]~input_o )) # (!\adress[6]~input_o  & ((\dev_in[16]~input_o )))))

	.dataa(\dev_in[80]~input_o ),
	.datab(\dev_in[16]~input_o ),
	.datac(\adress[6]~input_o ),
	.datad(\adress[5]~input_o ),
	.cin(gnd),
	.combout(\Mux2~71_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~71 .lut_mask = 16'h00AC;
defparam \Mux2~71 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[112]~input (
	.i(dev_in[112]),
	.ibar(gnd),
	.o(\dev_in[112]~input_o ));
// synopsys translate_off
defparam \dev_in[112]~input .bus_hold = "false";
defparam \dev_in[112]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[48]~input (
	.i(dev_in[48]),
	.ibar(gnd),
	.o(\dev_in[48]~input_o ));
// synopsys translate_off
defparam \dev_in[48]~input .bus_hold = "false";
defparam \dev_in[48]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~72 (
// Equation(s):
// \Mux2~72_combout  = (\adress[5]~input_o  & ((\adress[6]~input_o  & (\dev_in[112]~input_o )) # (!\adress[6]~input_o  & ((\dev_in[48]~input_o )))))

	.dataa(\adress[5]~input_o ),
	.datab(\dev_in[112]~input_o ),
	.datac(\dev_in[48]~input_o ),
	.datad(\adress[6]~input_o ),
	.cin(gnd),
	.combout(\Mux2~72_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~72 .lut_mask = 16'h88A0;
defparam \Mux2~72 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[0]~input (
	.i(dev_in[0]),
	.ibar(gnd),
	.o(\dev_in[0]~input_o ));
// synopsys translate_off
defparam \dev_in[0]~input .bus_hold = "false";
defparam \dev_in[0]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[32]~input (
	.i(dev_in[32]),
	.ibar(gnd),
	.o(\dev_in[32]~input_o ));
// synopsys translate_off
defparam \dev_in[32]~input .bus_hold = "false";
defparam \dev_in[32]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[64]~input (
	.i(dev_in[64]),
	.ibar(gnd),
	.o(\dev_in[64]~input_o ));
// synopsys translate_off
defparam \dev_in[64]~input .bus_hold = "false";
defparam \dev_in[64]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[96]~input (
	.i(dev_in[96]),
	.ibar(gnd),
	.o(\dev_in[96]~input_o ));
// synopsys translate_off
defparam \dev_in[96]~input .bus_hold = "false";
defparam \dev_in[96]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~73 (
// Equation(s):
// \Mux2~73_combout  = (\adress[6]~input_o  & ((\adress[5]~input_o  & ((\dev_in[96]~input_o ))) # (!\adress[5]~input_o  & (\dev_in[64]~input_o )))) # (!\adress[6]~input_o  & (((\adress[5]~input_o ))))

	.dataa(\dev_in[64]~input_o ),
	.datab(\adress[6]~input_o ),
	.datac(\adress[5]~input_o ),
	.datad(\dev_in[96]~input_o ),
	.cin(gnd),
	.combout(\Mux2~73_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~73 .lut_mask = 16'hF838;
defparam \Mux2~73 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~74 (
// Equation(s):
// \Mux2~74_combout  = (\adress[6]~input_o  & (((\Mux2~73_combout )))) # (!\adress[6]~input_o  & ((\Mux2~73_combout  & ((\dev_in[32]~input_o ))) # (!\Mux2~73_combout  & (\dev_in[0]~input_o ))))

	.dataa(\dev_in[0]~input_o ),
	.datab(\dev_in[32]~input_o ),
	.datac(\adress[6]~input_o ),
	.datad(\Mux2~73_combout ),
	.cin(gnd),
	.combout(\Mux2~74_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~74 .lut_mask = 16'hFC0A;
defparam \Mux2~74 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~75 (
// Equation(s):
// \Mux2~75_combout  = (\adress[4]~input_o  & ((\Mux2~71_combout ) # ((\Mux2~72_combout )))) # (!\adress[4]~input_o  & (((\Mux2~74_combout ))))

	.dataa(\adress[4]~input_o ),
	.datab(\Mux2~71_combout ),
	.datac(\Mux2~72_combout ),
	.datad(\Mux2~74_combout ),
	.cin(gnd),
	.combout(\Mux2~75_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~75 .lut_mask = 16'hFDA8;
defparam \Mux2~75 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~76 (
// Equation(s):
// \Mux2~76_combout  = (!\adress[2]~input_o  & ((\adress[3]~input_o  & (\Mux2~70_combout )) # (!\adress[3]~input_o  & ((\Mux2~75_combout )))))

	.dataa(\Mux2~70_combout ),
	.datab(\Mux2~75_combout ),
	.datac(\adress[3]~input_o ),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\Mux2~76_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~76 .lut_mask = 16'h00AC;
defparam \Mux2~76 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[108]~input (
	.i(dev_in[108]),
	.ibar(gnd),
	.o(\dev_in[108]~input_o ));
// synopsys translate_off
defparam \dev_in[108]~input .bus_hold = "false";
defparam \dev_in[108]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[44]~input (
	.i(dev_in[44]),
	.ibar(gnd),
	.o(\dev_in[44]~input_o ));
// synopsys translate_off
defparam \dev_in[44]~input .bus_hold = "false";
defparam \dev_in[44]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~77 (
// Equation(s):
// \Mux2~77_combout  = (\adress[6]~input_o  & (\dev_in[108]~input_o )) # (!\adress[6]~input_o  & ((\dev_in[44]~input_o )))

	.dataa(\dev_in[108]~input_o ),
	.datab(\dev_in[44]~input_o ),
	.datac(gnd),
	.datad(\adress[6]~input_o ),
	.cin(gnd),
	.combout(\Mux2~77_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~77 .lut_mask = 16'hAACC;
defparam \Mux2~77 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[76]~input (
	.i(dev_in[76]),
	.ibar(gnd),
	.o(\dev_in[76]~input_o ));
// synopsys translate_off
defparam \dev_in[76]~input .bus_hold = "false";
defparam \dev_in[76]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[12]~input (
	.i(dev_in[12]),
	.ibar(gnd),
	.o(\dev_in[12]~input_o ));
// synopsys translate_off
defparam \dev_in[12]~input .bus_hold = "false";
defparam \dev_in[12]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~78 (
// Equation(s):
// \Mux2~78_combout  = (\Mux2~37_combout  & (((\Mux2~38_combout )))) # (!\Mux2~37_combout  & ((\Mux2~38_combout  & (\dev_in[76]~input_o )) # (!\Mux2~38_combout  & ((\dev_in[12]~input_o )))))

	.dataa(\Mux2~37_combout ),
	.datab(\dev_in[76]~input_o ),
	.datac(\Mux2~38_combout ),
	.datad(\dev_in[12]~input_o ),
	.cin(gnd),
	.combout(\Mux2~78_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~78 .lut_mask = 16'hE5E0;
defparam \Mux2~78 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[92]~input (
	.i(dev_in[92]),
	.ibar(gnd),
	.o(\dev_in[92]~input_o ));
// synopsys translate_off
defparam \dev_in[92]~input .bus_hold = "false";
defparam \dev_in[92]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[28]~input (
	.i(dev_in[28]),
	.ibar(gnd),
	.o(\dev_in[28]~input_o ));
// synopsys translate_off
defparam \dev_in[28]~input .bus_hold = "false";
defparam \dev_in[28]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~79 (
// Equation(s):
// \Mux2~79_combout  = (!\adress[5]~input_o  & ((\adress[6]~input_o  & (\dev_in[92]~input_o )) # (!\adress[6]~input_o  & ((\dev_in[28]~input_o )))))

	.dataa(\dev_in[92]~input_o ),
	.datab(\dev_in[28]~input_o ),
	.datac(\adress[6]~input_o ),
	.datad(\adress[5]~input_o ),
	.cin(gnd),
	.combout(\Mux2~79_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~79 .lut_mask = 16'h00AC;
defparam \Mux2~79 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[124]~input (
	.i(dev_in[124]),
	.ibar(gnd),
	.o(\dev_in[124]~input_o ));
// synopsys translate_off
defparam \dev_in[124]~input .bus_hold = "false";
defparam \dev_in[124]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[60]~input (
	.i(dev_in[60]),
	.ibar(gnd),
	.o(\dev_in[60]~input_o ));
// synopsys translate_off
defparam \dev_in[60]~input .bus_hold = "false";
defparam \dev_in[60]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~80 (
// Equation(s):
// \Mux2~80_combout  = (\adress[6]~input_o  & (\dev_in[124]~input_o )) # (!\adress[6]~input_o  & ((\dev_in[60]~input_o )))

	.dataa(\dev_in[124]~input_o ),
	.datab(\dev_in[60]~input_o ),
	.datac(gnd),
	.datad(\adress[6]~input_o ),
	.cin(gnd),
	.combout(\Mux2~80_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~80 .lut_mask = 16'hAACC;
defparam \Mux2~80 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~81 (
// Equation(s):
// \Mux2~81_combout  = (\Mux2~79_combout ) # ((\adress[5]~input_o  & \Mux2~80_combout ))

	.dataa(\Mux2~79_combout ),
	.datab(\adress[5]~input_o ),
	.datac(\Mux2~80_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mux2~81_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~81 .lut_mask = 16'hEAEA;
defparam \Mux2~81 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~82 (
// Equation(s):
// \Mux2~82_combout  = (\Mux2~37_combout  & ((\Mux2~78_combout  & ((\Mux2~81_combout ))) # (!\Mux2~78_combout  & (\Mux2~77_combout )))) # (!\Mux2~37_combout  & (((\Mux2~78_combout ))))

	.dataa(\Mux2~77_combout ),
	.datab(\Mux2~37_combout ),
	.datac(\Mux2~78_combout ),
	.datad(\Mux2~81_combout ),
	.cin(gnd),
	.combout(\Mux2~82_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~82 .lut_mask = 16'hF838;
defparam \Mux2~82 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[68]~input (
	.i(dev_in[68]),
	.ibar(gnd),
	.o(\dev_in[68]~input_o ));
// synopsys translate_off
defparam \dev_in[68]~input .bus_hold = "false";
defparam \dev_in[68]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[100]~input (
	.i(dev_in[100]),
	.ibar(gnd),
	.o(\dev_in[100]~input_o ));
// synopsys translate_off
defparam \dev_in[100]~input .bus_hold = "false";
defparam \dev_in[100]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[36]~input (
	.i(dev_in[36]),
	.ibar(gnd),
	.o(\dev_in[36]~input_o ));
// synopsys translate_off
defparam \dev_in[36]~input .bus_hold = "false";
defparam \dev_in[36]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~83 (
// Equation(s):
// \Mux2~83_combout  = (\adress[6]~input_o  & (\dev_in[100]~input_o )) # (!\adress[6]~input_o  & ((\dev_in[36]~input_o )))

	.dataa(\dev_in[100]~input_o ),
	.datab(\dev_in[36]~input_o ),
	.datac(gnd),
	.datad(\adress[6]~input_o ),
	.cin(gnd),
	.combout(\Mux2~83_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~83 .lut_mask = 16'hAACC;
defparam \Mux2~83 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[4]~input (
	.i(dev_in[4]),
	.ibar(gnd),
	.o(\dev_in[4]~input_o ));
// synopsys translate_off
defparam \dev_in[4]~input .bus_hold = "false";
defparam \dev_in[4]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~84 (
// Equation(s):
// \Mux2~84_combout  = (\Mux2~38_combout  & (((\Mux2~37_combout )))) # (!\Mux2~38_combout  & ((\Mux2~37_combout  & (\Mux2~83_combout )) # (!\Mux2~37_combout  & ((\dev_in[4]~input_o )))))

	.dataa(\Mux2~38_combout ),
	.datab(\Mux2~83_combout ),
	.datac(\Mux2~37_combout ),
	.datad(\dev_in[4]~input_o ),
	.cin(gnd),
	.combout(\Mux2~84_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~84 .lut_mask = 16'hE5E0;
defparam \Mux2~84 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[84]~input (
	.i(dev_in[84]),
	.ibar(gnd),
	.o(\dev_in[84]~input_o ));
// synopsys translate_off
defparam \dev_in[84]~input .bus_hold = "false";
defparam \dev_in[84]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[20]~input (
	.i(dev_in[20]),
	.ibar(gnd),
	.o(\dev_in[20]~input_o ));
// synopsys translate_off
defparam \dev_in[20]~input .bus_hold = "false";
defparam \dev_in[20]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~85 (
// Equation(s):
// \Mux2~85_combout  = (!\adress[5]~input_o  & ((\adress[6]~input_o  & (\dev_in[84]~input_o )) # (!\adress[6]~input_o  & ((\dev_in[20]~input_o )))))

	.dataa(\dev_in[84]~input_o ),
	.datab(\dev_in[20]~input_o ),
	.datac(\adress[6]~input_o ),
	.datad(\adress[5]~input_o ),
	.cin(gnd),
	.combout(\Mux2~85_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~85 .lut_mask = 16'h00AC;
defparam \Mux2~85 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[116]~input (
	.i(dev_in[116]),
	.ibar(gnd),
	.o(\dev_in[116]~input_o ));
// synopsys translate_off
defparam \dev_in[116]~input .bus_hold = "false";
defparam \dev_in[116]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[52]~input (
	.i(dev_in[52]),
	.ibar(gnd),
	.o(\dev_in[52]~input_o ));
// synopsys translate_off
defparam \dev_in[52]~input .bus_hold = "false";
defparam \dev_in[52]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~86 (
// Equation(s):
// \Mux2~86_combout  = (\adress[6]~input_o  & (\dev_in[116]~input_o )) # (!\adress[6]~input_o  & ((\dev_in[52]~input_o )))

	.dataa(\dev_in[116]~input_o ),
	.datab(\dev_in[52]~input_o ),
	.datac(gnd),
	.datad(\adress[6]~input_o ),
	.cin(gnd),
	.combout(\Mux2~86_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~86 .lut_mask = 16'hAACC;
defparam \Mux2~86 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~87 (
// Equation(s):
// \Mux2~87_combout  = (\Mux2~85_combout ) # ((\adress[5]~input_o  & \Mux2~86_combout ))

	.dataa(\Mux2~85_combout ),
	.datab(\adress[5]~input_o ),
	.datac(\Mux2~86_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mux2~87_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~87 .lut_mask = 16'hEAEA;
defparam \Mux2~87 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~88 (
// Equation(s):
// \Mux2~88_combout  = (\Mux2~38_combout  & ((\Mux2~84_combout  & ((\Mux2~87_combout ))) # (!\Mux2~84_combout  & (\dev_in[68]~input_o )))) # (!\Mux2~38_combout  & (((\Mux2~84_combout ))))

	.dataa(\dev_in[68]~input_o ),
	.datab(\Mux2~38_combout ),
	.datac(\Mux2~84_combout ),
	.datad(\Mux2~87_combout ),
	.cin(gnd),
	.combout(\Mux2~88_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~88 .lut_mask = 16'hF838;
defparam \Mux2~88 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~89 (
// Equation(s):
// \Mux2~89_combout  = (\adress[2]~input_o  & ((\adress[3]~input_o  & (\Mux2~82_combout )) # (!\adress[3]~input_o  & ((\Mux2~88_combout )))))

	.dataa(\adress[2]~input_o ),
	.datab(\Mux2~82_combout ),
	.datac(\Mux2~88_combout ),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\Mux2~89_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~89 .lut_mask = 16'h88A0;
defparam \Mux2~89 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \adress[1]~input (
	.i(adress[1]),
	.ibar(gnd),
	.o(\adress[1]~input_o ));
// synopsys translate_off
defparam \adress[1]~input .bus_hold = "false";
defparam \adress[1]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~90 (
// Equation(s):
// \Mux2~90_combout  = (\adress[1]~input_o  & (\Mux2~64_combout )) # (!\adress[1]~input_o  & (((\Mux2~76_combout ) # (\Mux2~89_combout ))))

	.dataa(\Mux2~64_combout ),
	.datab(\Mux2~76_combout ),
	.datac(\Mux2~89_combout ),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\Mux2~90_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~90 .lut_mask = 16'hAAFC;
defparam \Mux2~90 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[73]~input (
	.i(dev_in[73]),
	.ibar(gnd),
	.o(\dev_in[73]~input_o ));
// synopsys translate_off
defparam \dev_in[73]~input .bus_hold = "false";
defparam \dev_in[73]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[105]~input (
	.i(dev_in[105]),
	.ibar(gnd),
	.o(\dev_in[105]~input_o ));
// synopsys translate_off
defparam \dev_in[105]~input .bus_hold = "false";
defparam \dev_in[105]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[41]~input (
	.i(dev_in[41]),
	.ibar(gnd),
	.o(\dev_in[41]~input_o ));
// synopsys translate_off
defparam \dev_in[41]~input .bus_hold = "false";
defparam \dev_in[41]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~91 (
// Equation(s):
// \Mux2~91_combout  = (\adress[6]~input_o  & (\dev_in[105]~input_o )) # (!\adress[6]~input_o  & ((\dev_in[41]~input_o )))

	.dataa(\dev_in[105]~input_o ),
	.datab(\dev_in[41]~input_o ),
	.datac(gnd),
	.datad(\adress[6]~input_o ),
	.cin(gnd),
	.combout(\Mux2~91_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~91 .lut_mask = 16'hAACC;
defparam \Mux2~91 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[9]~input (
	.i(dev_in[9]),
	.ibar(gnd),
	.o(\dev_in[9]~input_o ));
// synopsys translate_off
defparam \dev_in[9]~input .bus_hold = "false";
defparam \dev_in[9]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~92 (
// Equation(s):
// \Mux2~92_combout  = (\Mux2~38_combout  & (((\Mux2~37_combout )))) # (!\Mux2~38_combout  & ((\Mux2~37_combout  & (\Mux2~91_combout )) # (!\Mux2~37_combout  & ((\dev_in[9]~input_o )))))

	.dataa(\Mux2~38_combout ),
	.datab(\Mux2~91_combout ),
	.datac(\Mux2~37_combout ),
	.datad(\dev_in[9]~input_o ),
	.cin(gnd),
	.combout(\Mux2~92_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~92 .lut_mask = 16'hE5E0;
defparam \Mux2~92 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[89]~input (
	.i(dev_in[89]),
	.ibar(gnd),
	.o(\dev_in[89]~input_o ));
// synopsys translate_off
defparam \dev_in[89]~input .bus_hold = "false";
defparam \dev_in[89]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[25]~input (
	.i(dev_in[25]),
	.ibar(gnd),
	.o(\dev_in[25]~input_o ));
// synopsys translate_off
defparam \dev_in[25]~input .bus_hold = "false";
defparam \dev_in[25]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~93 (
// Equation(s):
// \Mux2~93_combout  = (!\adress[5]~input_o  & ((\adress[6]~input_o  & (\dev_in[89]~input_o )) # (!\adress[6]~input_o  & ((\dev_in[25]~input_o )))))

	.dataa(\dev_in[89]~input_o ),
	.datab(\dev_in[25]~input_o ),
	.datac(\adress[6]~input_o ),
	.datad(\adress[5]~input_o ),
	.cin(gnd),
	.combout(\Mux2~93_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~93 .lut_mask = 16'h00AC;
defparam \Mux2~93 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[121]~input (
	.i(dev_in[121]),
	.ibar(gnd),
	.o(\dev_in[121]~input_o ));
// synopsys translate_off
defparam \dev_in[121]~input .bus_hold = "false";
defparam \dev_in[121]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[57]~input (
	.i(dev_in[57]),
	.ibar(gnd),
	.o(\dev_in[57]~input_o ));
// synopsys translate_off
defparam \dev_in[57]~input .bus_hold = "false";
defparam \dev_in[57]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~94 (
// Equation(s):
// \Mux2~94_combout  = (\adress[6]~input_o  & (\dev_in[121]~input_o )) # (!\adress[6]~input_o  & ((\dev_in[57]~input_o )))

	.dataa(\dev_in[121]~input_o ),
	.datab(\dev_in[57]~input_o ),
	.datac(gnd),
	.datad(\adress[6]~input_o ),
	.cin(gnd),
	.combout(\Mux2~94_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~94 .lut_mask = 16'hAACC;
defparam \Mux2~94 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~95 (
// Equation(s):
// \Mux2~95_combout  = (\Mux2~93_combout ) # ((\adress[5]~input_o  & \Mux2~94_combout ))

	.dataa(\Mux2~93_combout ),
	.datab(\adress[5]~input_o ),
	.datac(\Mux2~94_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mux2~95_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~95 .lut_mask = 16'hEAEA;
defparam \Mux2~95 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~96 (
// Equation(s):
// \Mux2~96_combout  = (\Mux2~38_combout  & ((\Mux2~92_combout  & ((\Mux2~95_combout ))) # (!\Mux2~92_combout  & (\dev_in[73]~input_o )))) # (!\Mux2~38_combout  & (((\Mux2~92_combout ))))

	.dataa(\dev_in[73]~input_o ),
	.datab(\Mux2~38_combout ),
	.datac(\Mux2~92_combout ),
	.datad(\Mux2~95_combout ),
	.cin(gnd),
	.combout(\Mux2~96_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~96 .lut_mask = 16'hF838;
defparam \Mux2~96 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[81]~input (
	.i(dev_in[81]),
	.ibar(gnd),
	.o(\dev_in[81]~input_o ));
// synopsys translate_off
defparam \dev_in[81]~input .bus_hold = "false";
defparam \dev_in[81]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[17]~input (
	.i(dev_in[17]),
	.ibar(gnd),
	.o(\dev_in[17]~input_o ));
// synopsys translate_off
defparam \dev_in[17]~input .bus_hold = "false";
defparam \dev_in[17]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~97 (
// Equation(s):
// \Mux2~97_combout  = (!\adress[5]~input_o  & ((\adress[6]~input_o  & (\dev_in[81]~input_o )) # (!\adress[6]~input_o  & ((\dev_in[17]~input_o )))))

	.dataa(\dev_in[81]~input_o ),
	.datab(\dev_in[17]~input_o ),
	.datac(\adress[6]~input_o ),
	.datad(\adress[5]~input_o ),
	.cin(gnd),
	.combout(\Mux2~97_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~97 .lut_mask = 16'h00AC;
defparam \Mux2~97 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[113]~input (
	.i(dev_in[113]),
	.ibar(gnd),
	.o(\dev_in[113]~input_o ));
// synopsys translate_off
defparam \dev_in[113]~input .bus_hold = "false";
defparam \dev_in[113]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[49]~input (
	.i(dev_in[49]),
	.ibar(gnd),
	.o(\dev_in[49]~input_o ));
// synopsys translate_off
defparam \dev_in[49]~input .bus_hold = "false";
defparam \dev_in[49]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~98 (
// Equation(s):
// \Mux2~98_combout  = (\adress[5]~input_o  & ((\adress[6]~input_o  & (\dev_in[113]~input_o )) # (!\adress[6]~input_o  & ((\dev_in[49]~input_o )))))

	.dataa(\adress[5]~input_o ),
	.datab(\dev_in[113]~input_o ),
	.datac(\dev_in[49]~input_o ),
	.datad(\adress[6]~input_o ),
	.cin(gnd),
	.combout(\Mux2~98_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~98 .lut_mask = 16'h88A0;
defparam \Mux2~98 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[1]~input (
	.i(dev_in[1]),
	.ibar(gnd),
	.o(\dev_in[1]~input_o ));
// synopsys translate_off
defparam \dev_in[1]~input .bus_hold = "false";
defparam \dev_in[1]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[33]~input (
	.i(dev_in[33]),
	.ibar(gnd),
	.o(\dev_in[33]~input_o ));
// synopsys translate_off
defparam \dev_in[33]~input .bus_hold = "false";
defparam \dev_in[33]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[65]~input (
	.i(dev_in[65]),
	.ibar(gnd),
	.o(\dev_in[65]~input_o ));
// synopsys translate_off
defparam \dev_in[65]~input .bus_hold = "false";
defparam \dev_in[65]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[97]~input (
	.i(dev_in[97]),
	.ibar(gnd),
	.o(\dev_in[97]~input_o ));
// synopsys translate_off
defparam \dev_in[97]~input .bus_hold = "false";
defparam \dev_in[97]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~99 (
// Equation(s):
// \Mux2~99_combout  = (\adress[6]~input_o  & ((\adress[5]~input_o  & ((\dev_in[97]~input_o ))) # (!\adress[5]~input_o  & (\dev_in[65]~input_o )))) # (!\adress[6]~input_o  & (((\adress[5]~input_o ))))

	.dataa(\dev_in[65]~input_o ),
	.datab(\adress[6]~input_o ),
	.datac(\adress[5]~input_o ),
	.datad(\dev_in[97]~input_o ),
	.cin(gnd),
	.combout(\Mux2~99_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~99 .lut_mask = 16'hF838;
defparam \Mux2~99 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~100 (
// Equation(s):
// \Mux2~100_combout  = (\adress[6]~input_o  & (((\Mux2~99_combout )))) # (!\adress[6]~input_o  & ((\Mux2~99_combout  & ((\dev_in[33]~input_o ))) # (!\Mux2~99_combout  & (\dev_in[1]~input_o ))))

	.dataa(\dev_in[1]~input_o ),
	.datab(\dev_in[33]~input_o ),
	.datac(\adress[6]~input_o ),
	.datad(\Mux2~99_combout ),
	.cin(gnd),
	.combout(\Mux2~100_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~100 .lut_mask = 16'hFC0A;
defparam \Mux2~100 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~101 (
// Equation(s):
// \Mux2~101_combout  = (\adress[4]~input_o  & ((\Mux2~97_combout ) # ((\Mux2~98_combout )))) # (!\adress[4]~input_o  & (((\Mux2~100_combout ))))

	.dataa(\adress[4]~input_o ),
	.datab(\Mux2~97_combout ),
	.datac(\Mux2~98_combout ),
	.datad(\Mux2~100_combout ),
	.cin(gnd),
	.combout(\Mux2~101_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~101 .lut_mask = 16'hFDA8;
defparam \Mux2~101 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~102 (
// Equation(s):
// \Mux2~102_combout  = (!\adress[2]~input_o  & ((\adress[3]~input_o  & (\Mux2~96_combout )) # (!\adress[3]~input_o  & ((\Mux2~101_combout )))))

	.dataa(\Mux2~96_combout ),
	.datab(\Mux2~101_combout ),
	.datac(\adress[3]~input_o ),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\Mux2~102_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~102 .lut_mask = 16'h00AC;
defparam \Mux2~102 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[77]~input (
	.i(dev_in[77]),
	.ibar(gnd),
	.o(\dev_in[77]~input_o ));
// synopsys translate_off
defparam \dev_in[77]~input .bus_hold = "false";
defparam \dev_in[77]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[109]~input (
	.i(dev_in[109]),
	.ibar(gnd),
	.o(\dev_in[109]~input_o ));
// synopsys translate_off
defparam \dev_in[109]~input .bus_hold = "false";
defparam \dev_in[109]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[45]~input (
	.i(dev_in[45]),
	.ibar(gnd),
	.o(\dev_in[45]~input_o ));
// synopsys translate_off
defparam \dev_in[45]~input .bus_hold = "false";
defparam \dev_in[45]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~103 (
// Equation(s):
// \Mux2~103_combout  = (\adress[6]~input_o  & (\dev_in[109]~input_o )) # (!\adress[6]~input_o  & ((\dev_in[45]~input_o )))

	.dataa(\dev_in[109]~input_o ),
	.datab(\dev_in[45]~input_o ),
	.datac(gnd),
	.datad(\adress[6]~input_o ),
	.cin(gnd),
	.combout(\Mux2~103_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~103 .lut_mask = 16'hAACC;
defparam \Mux2~103 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[13]~input (
	.i(dev_in[13]),
	.ibar(gnd),
	.o(\dev_in[13]~input_o ));
// synopsys translate_off
defparam \dev_in[13]~input .bus_hold = "false";
defparam \dev_in[13]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~104 (
// Equation(s):
// \Mux2~104_combout  = (\Mux2~38_combout  & (((\Mux2~37_combout )))) # (!\Mux2~38_combout  & ((\Mux2~37_combout  & (\Mux2~103_combout )) # (!\Mux2~37_combout  & ((\dev_in[13]~input_o )))))

	.dataa(\Mux2~38_combout ),
	.datab(\Mux2~103_combout ),
	.datac(\Mux2~37_combout ),
	.datad(\dev_in[13]~input_o ),
	.cin(gnd),
	.combout(\Mux2~104_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~104 .lut_mask = 16'hE5E0;
defparam \Mux2~104 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[93]~input (
	.i(dev_in[93]),
	.ibar(gnd),
	.o(\dev_in[93]~input_o ));
// synopsys translate_off
defparam \dev_in[93]~input .bus_hold = "false";
defparam \dev_in[93]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[29]~input (
	.i(dev_in[29]),
	.ibar(gnd),
	.o(\dev_in[29]~input_o ));
// synopsys translate_off
defparam \dev_in[29]~input .bus_hold = "false";
defparam \dev_in[29]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~105 (
// Equation(s):
// \Mux2~105_combout  = (!\adress[5]~input_o  & ((\adress[6]~input_o  & (\dev_in[93]~input_o )) # (!\adress[6]~input_o  & ((\dev_in[29]~input_o )))))

	.dataa(\dev_in[93]~input_o ),
	.datab(\dev_in[29]~input_o ),
	.datac(\adress[6]~input_o ),
	.datad(\adress[5]~input_o ),
	.cin(gnd),
	.combout(\Mux2~105_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~105 .lut_mask = 16'h00AC;
defparam \Mux2~105 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[125]~input (
	.i(dev_in[125]),
	.ibar(gnd),
	.o(\dev_in[125]~input_o ));
// synopsys translate_off
defparam \dev_in[125]~input .bus_hold = "false";
defparam \dev_in[125]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[61]~input (
	.i(dev_in[61]),
	.ibar(gnd),
	.o(\dev_in[61]~input_o ));
// synopsys translate_off
defparam \dev_in[61]~input .bus_hold = "false";
defparam \dev_in[61]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~106 (
// Equation(s):
// \Mux2~106_combout  = (\adress[6]~input_o  & (\dev_in[125]~input_o )) # (!\adress[6]~input_o  & ((\dev_in[61]~input_o )))

	.dataa(\dev_in[125]~input_o ),
	.datab(\dev_in[61]~input_o ),
	.datac(gnd),
	.datad(\adress[6]~input_o ),
	.cin(gnd),
	.combout(\Mux2~106_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~106 .lut_mask = 16'hAACC;
defparam \Mux2~106 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~107 (
// Equation(s):
// \Mux2~107_combout  = (\Mux2~105_combout ) # ((\adress[5]~input_o  & \Mux2~106_combout ))

	.dataa(\Mux2~105_combout ),
	.datab(\adress[5]~input_o ),
	.datac(\Mux2~106_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mux2~107_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~107 .lut_mask = 16'hEAEA;
defparam \Mux2~107 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~108 (
// Equation(s):
// \Mux2~108_combout  = (\Mux2~38_combout  & ((\Mux2~104_combout  & ((\Mux2~107_combout ))) # (!\Mux2~104_combout  & (\dev_in[77]~input_o )))) # (!\Mux2~38_combout  & (((\Mux2~104_combout ))))

	.dataa(\dev_in[77]~input_o ),
	.datab(\Mux2~38_combout ),
	.datac(\Mux2~104_combout ),
	.datad(\Mux2~107_combout ),
	.cin(gnd),
	.combout(\Mux2~108_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~108 .lut_mask = 16'hF838;
defparam \Mux2~108 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[101]~input (
	.i(dev_in[101]),
	.ibar(gnd),
	.o(\dev_in[101]~input_o ));
// synopsys translate_off
defparam \dev_in[101]~input .bus_hold = "false";
defparam \dev_in[101]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[37]~input (
	.i(dev_in[37]),
	.ibar(gnd),
	.o(\dev_in[37]~input_o ));
// synopsys translate_off
defparam \dev_in[37]~input .bus_hold = "false";
defparam \dev_in[37]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~109 (
// Equation(s):
// \Mux2~109_combout  = (\adress[6]~input_o  & (\dev_in[101]~input_o )) # (!\adress[6]~input_o  & ((\dev_in[37]~input_o )))

	.dataa(\dev_in[101]~input_o ),
	.datab(\dev_in[37]~input_o ),
	.datac(gnd),
	.datad(\adress[6]~input_o ),
	.cin(gnd),
	.combout(\Mux2~109_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~109 .lut_mask = 16'hAACC;
defparam \Mux2~109 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[69]~input (
	.i(dev_in[69]),
	.ibar(gnd),
	.o(\dev_in[69]~input_o ));
// synopsys translate_off
defparam \dev_in[69]~input .bus_hold = "false";
defparam \dev_in[69]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[5]~input (
	.i(dev_in[5]),
	.ibar(gnd),
	.o(\dev_in[5]~input_o ));
// synopsys translate_off
defparam \dev_in[5]~input .bus_hold = "false";
defparam \dev_in[5]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~110 (
// Equation(s):
// \Mux2~110_combout  = (\Mux2~37_combout  & (((\Mux2~38_combout )))) # (!\Mux2~37_combout  & ((\Mux2~38_combout  & (\dev_in[69]~input_o )) # (!\Mux2~38_combout  & ((\dev_in[5]~input_o )))))

	.dataa(\Mux2~37_combout ),
	.datab(\dev_in[69]~input_o ),
	.datac(\Mux2~38_combout ),
	.datad(\dev_in[5]~input_o ),
	.cin(gnd),
	.combout(\Mux2~110_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~110 .lut_mask = 16'hE5E0;
defparam \Mux2~110 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[85]~input (
	.i(dev_in[85]),
	.ibar(gnd),
	.o(\dev_in[85]~input_o ));
// synopsys translate_off
defparam \dev_in[85]~input .bus_hold = "false";
defparam \dev_in[85]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[21]~input (
	.i(dev_in[21]),
	.ibar(gnd),
	.o(\dev_in[21]~input_o ));
// synopsys translate_off
defparam \dev_in[21]~input .bus_hold = "false";
defparam \dev_in[21]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~111 (
// Equation(s):
// \Mux2~111_combout  = (!\adress[5]~input_o  & ((\adress[6]~input_o  & (\dev_in[85]~input_o )) # (!\adress[6]~input_o  & ((\dev_in[21]~input_o )))))

	.dataa(\dev_in[85]~input_o ),
	.datab(\dev_in[21]~input_o ),
	.datac(\adress[6]~input_o ),
	.datad(\adress[5]~input_o ),
	.cin(gnd),
	.combout(\Mux2~111_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~111 .lut_mask = 16'h00AC;
defparam \Mux2~111 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[117]~input (
	.i(dev_in[117]),
	.ibar(gnd),
	.o(\dev_in[117]~input_o ));
// synopsys translate_off
defparam \dev_in[117]~input .bus_hold = "false";
defparam \dev_in[117]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[53]~input (
	.i(dev_in[53]),
	.ibar(gnd),
	.o(\dev_in[53]~input_o ));
// synopsys translate_off
defparam \dev_in[53]~input .bus_hold = "false";
defparam \dev_in[53]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~112 (
// Equation(s):
// \Mux2~112_combout  = (\adress[6]~input_o  & (\dev_in[117]~input_o )) # (!\adress[6]~input_o  & ((\dev_in[53]~input_o )))

	.dataa(\dev_in[117]~input_o ),
	.datab(\dev_in[53]~input_o ),
	.datac(gnd),
	.datad(\adress[6]~input_o ),
	.cin(gnd),
	.combout(\Mux2~112_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~112 .lut_mask = 16'hAACC;
defparam \Mux2~112 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~113 (
// Equation(s):
// \Mux2~113_combout  = (\Mux2~111_combout ) # ((\adress[5]~input_o  & \Mux2~112_combout ))

	.dataa(\Mux2~111_combout ),
	.datab(\adress[5]~input_o ),
	.datac(\Mux2~112_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mux2~113_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~113 .lut_mask = 16'hEAEA;
defparam \Mux2~113 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~114 (
// Equation(s):
// \Mux2~114_combout  = (\Mux2~37_combout  & ((\Mux2~110_combout  & ((\Mux2~113_combout ))) # (!\Mux2~110_combout  & (\Mux2~109_combout )))) # (!\Mux2~37_combout  & (((\Mux2~110_combout ))))

	.dataa(\Mux2~109_combout ),
	.datab(\Mux2~37_combout ),
	.datac(\Mux2~110_combout ),
	.datad(\Mux2~113_combout ),
	.cin(gnd),
	.combout(\Mux2~114_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~114 .lut_mask = 16'hF838;
defparam \Mux2~114 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~115 (
// Equation(s):
// \Mux2~115_combout  = (\adress[3]~input_o  & (\Mux2~108_combout )) # (!\adress[3]~input_o  & ((\Mux2~114_combout )))

	.dataa(\Mux2~108_combout ),
	.datab(\Mux2~114_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\Mux2~115_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~115 .lut_mask = 16'hAACC;
defparam \Mux2~115 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~116 (
// Equation(s):
// \Mux2~116_combout  = (!\adress[1]~input_o  & ((\Mux2~102_combout ) # ((\adress[2]~input_o  & \Mux2~115_combout ))))

	.dataa(\Mux2~102_combout ),
	.datab(\adress[2]~input_o ),
	.datac(\Mux2~115_combout ),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\Mux2~116_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~116 .lut_mask = 16'h00EA;
defparam \Mux2~116 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[75]~input (
	.i(dev_in[75]),
	.ibar(gnd),
	.o(\dev_in[75]~input_o ));
// synopsys translate_off
defparam \dev_in[75]~input .bus_hold = "false";
defparam \dev_in[75]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[107]~input (
	.i(dev_in[107]),
	.ibar(gnd),
	.o(\dev_in[107]~input_o ));
// synopsys translate_off
defparam \dev_in[107]~input .bus_hold = "false";
defparam \dev_in[107]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[43]~input (
	.i(dev_in[43]),
	.ibar(gnd),
	.o(\dev_in[43]~input_o ));
// synopsys translate_off
defparam \dev_in[43]~input .bus_hold = "false";
defparam \dev_in[43]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~117 (
// Equation(s):
// \Mux2~117_combout  = (\adress[6]~input_o  & (\dev_in[107]~input_o )) # (!\adress[6]~input_o  & ((\dev_in[43]~input_o )))

	.dataa(\dev_in[107]~input_o ),
	.datab(\dev_in[43]~input_o ),
	.datac(gnd),
	.datad(\adress[6]~input_o ),
	.cin(gnd),
	.combout(\Mux2~117_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~117 .lut_mask = 16'hAACC;
defparam \Mux2~117 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[11]~input (
	.i(dev_in[11]),
	.ibar(gnd),
	.o(\dev_in[11]~input_o ));
// synopsys translate_off
defparam \dev_in[11]~input .bus_hold = "false";
defparam \dev_in[11]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~118 (
// Equation(s):
// \Mux2~118_combout  = (\Mux2~38_combout  & (((\Mux2~37_combout )))) # (!\Mux2~38_combout  & ((\Mux2~37_combout  & (\Mux2~117_combout )) # (!\Mux2~37_combout  & ((\dev_in[11]~input_o )))))

	.dataa(\Mux2~38_combout ),
	.datab(\Mux2~117_combout ),
	.datac(\Mux2~37_combout ),
	.datad(\dev_in[11]~input_o ),
	.cin(gnd),
	.combout(\Mux2~118_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~118 .lut_mask = 16'hE5E0;
defparam \Mux2~118 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[91]~input (
	.i(dev_in[91]),
	.ibar(gnd),
	.o(\dev_in[91]~input_o ));
// synopsys translate_off
defparam \dev_in[91]~input .bus_hold = "false";
defparam \dev_in[91]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[27]~input (
	.i(dev_in[27]),
	.ibar(gnd),
	.o(\dev_in[27]~input_o ));
// synopsys translate_off
defparam \dev_in[27]~input .bus_hold = "false";
defparam \dev_in[27]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~119 (
// Equation(s):
// \Mux2~119_combout  = (!\adress[5]~input_o  & ((\adress[6]~input_o  & (\dev_in[91]~input_o )) # (!\adress[6]~input_o  & ((\dev_in[27]~input_o )))))

	.dataa(\dev_in[91]~input_o ),
	.datab(\dev_in[27]~input_o ),
	.datac(\adress[6]~input_o ),
	.datad(\adress[5]~input_o ),
	.cin(gnd),
	.combout(\Mux2~119_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~119 .lut_mask = 16'h00AC;
defparam \Mux2~119 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[123]~input (
	.i(dev_in[123]),
	.ibar(gnd),
	.o(\dev_in[123]~input_o ));
// synopsys translate_off
defparam \dev_in[123]~input .bus_hold = "false";
defparam \dev_in[123]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[59]~input (
	.i(dev_in[59]),
	.ibar(gnd),
	.o(\dev_in[59]~input_o ));
// synopsys translate_off
defparam \dev_in[59]~input .bus_hold = "false";
defparam \dev_in[59]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~120 (
// Equation(s):
// \Mux2~120_combout  = (\adress[6]~input_o  & (\dev_in[123]~input_o )) # (!\adress[6]~input_o  & ((\dev_in[59]~input_o )))

	.dataa(\dev_in[123]~input_o ),
	.datab(\dev_in[59]~input_o ),
	.datac(gnd),
	.datad(\adress[6]~input_o ),
	.cin(gnd),
	.combout(\Mux2~120_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~120 .lut_mask = 16'hAACC;
defparam \Mux2~120 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~121 (
// Equation(s):
// \Mux2~121_combout  = (\Mux2~119_combout ) # ((\adress[5]~input_o  & \Mux2~120_combout ))

	.dataa(\Mux2~119_combout ),
	.datab(\adress[5]~input_o ),
	.datac(\Mux2~120_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mux2~121_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~121 .lut_mask = 16'hEAEA;
defparam \Mux2~121 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~122 (
// Equation(s):
// \Mux2~122_combout  = (\Mux2~38_combout  & ((\Mux2~118_combout  & ((\Mux2~121_combout ))) # (!\Mux2~118_combout  & (\dev_in[75]~input_o )))) # (!\Mux2~38_combout  & (((\Mux2~118_combout ))))

	.dataa(\dev_in[75]~input_o ),
	.datab(\Mux2~38_combout ),
	.datac(\Mux2~118_combout ),
	.datad(\Mux2~121_combout ),
	.cin(gnd),
	.combout(\Mux2~122_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~122 .lut_mask = 16'hF838;
defparam \Mux2~122 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[99]~input (
	.i(dev_in[99]),
	.ibar(gnd),
	.o(\dev_in[99]~input_o ));
// synopsys translate_off
defparam \dev_in[99]~input .bus_hold = "false";
defparam \dev_in[99]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[35]~input (
	.i(dev_in[35]),
	.ibar(gnd),
	.o(\dev_in[35]~input_o ));
// synopsys translate_off
defparam \dev_in[35]~input .bus_hold = "false";
defparam \dev_in[35]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~123 (
// Equation(s):
// \Mux2~123_combout  = (\adress[6]~input_o  & (\dev_in[99]~input_o )) # (!\adress[6]~input_o  & ((\dev_in[35]~input_o )))

	.dataa(\dev_in[99]~input_o ),
	.datab(\dev_in[35]~input_o ),
	.datac(gnd),
	.datad(\adress[6]~input_o ),
	.cin(gnd),
	.combout(\Mux2~123_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~123 .lut_mask = 16'hAACC;
defparam \Mux2~123 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[67]~input (
	.i(dev_in[67]),
	.ibar(gnd),
	.o(\dev_in[67]~input_o ));
// synopsys translate_off
defparam \dev_in[67]~input .bus_hold = "false";
defparam \dev_in[67]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[3]~input (
	.i(dev_in[3]),
	.ibar(gnd),
	.o(\dev_in[3]~input_o ));
// synopsys translate_off
defparam \dev_in[3]~input .bus_hold = "false";
defparam \dev_in[3]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~124 (
// Equation(s):
// \Mux2~124_combout  = (\Mux2~37_combout  & (((\Mux2~38_combout )))) # (!\Mux2~37_combout  & ((\Mux2~38_combout  & (\dev_in[67]~input_o )) # (!\Mux2~38_combout  & ((\dev_in[3]~input_o )))))

	.dataa(\Mux2~37_combout ),
	.datab(\dev_in[67]~input_o ),
	.datac(\Mux2~38_combout ),
	.datad(\dev_in[3]~input_o ),
	.cin(gnd),
	.combout(\Mux2~124_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~124 .lut_mask = 16'hE5E0;
defparam \Mux2~124 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[83]~input (
	.i(dev_in[83]),
	.ibar(gnd),
	.o(\dev_in[83]~input_o ));
// synopsys translate_off
defparam \dev_in[83]~input .bus_hold = "false";
defparam \dev_in[83]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[19]~input (
	.i(dev_in[19]),
	.ibar(gnd),
	.o(\dev_in[19]~input_o ));
// synopsys translate_off
defparam \dev_in[19]~input .bus_hold = "false";
defparam \dev_in[19]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~125 (
// Equation(s):
// \Mux2~125_combout  = (!\adress[5]~input_o  & ((\adress[6]~input_o  & (\dev_in[83]~input_o )) # (!\adress[6]~input_o  & ((\dev_in[19]~input_o )))))

	.dataa(\dev_in[83]~input_o ),
	.datab(\dev_in[19]~input_o ),
	.datac(\adress[6]~input_o ),
	.datad(\adress[5]~input_o ),
	.cin(gnd),
	.combout(\Mux2~125_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~125 .lut_mask = 16'h00AC;
defparam \Mux2~125 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[115]~input (
	.i(dev_in[115]),
	.ibar(gnd),
	.o(\dev_in[115]~input_o ));
// synopsys translate_off
defparam \dev_in[115]~input .bus_hold = "false";
defparam \dev_in[115]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[51]~input (
	.i(dev_in[51]),
	.ibar(gnd),
	.o(\dev_in[51]~input_o ));
// synopsys translate_off
defparam \dev_in[51]~input .bus_hold = "false";
defparam \dev_in[51]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~126 (
// Equation(s):
// \Mux2~126_combout  = (\adress[6]~input_o  & (\dev_in[115]~input_o )) # (!\adress[6]~input_o  & ((\dev_in[51]~input_o )))

	.dataa(\dev_in[115]~input_o ),
	.datab(\dev_in[51]~input_o ),
	.datac(gnd),
	.datad(\adress[6]~input_o ),
	.cin(gnd),
	.combout(\Mux2~126_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~126 .lut_mask = 16'hAACC;
defparam \Mux2~126 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~127 (
// Equation(s):
// \Mux2~127_combout  = (\Mux2~125_combout ) # ((\adress[5]~input_o  & \Mux2~126_combout ))

	.dataa(\Mux2~125_combout ),
	.datab(\adress[5]~input_o ),
	.datac(\Mux2~126_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mux2~127_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~127 .lut_mask = 16'hEAEA;
defparam \Mux2~127 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~128 (
// Equation(s):
// \Mux2~128_combout  = (\Mux2~37_combout  & ((\Mux2~124_combout  & ((\Mux2~127_combout ))) # (!\Mux2~124_combout  & (\Mux2~123_combout )))) # (!\Mux2~37_combout  & (((\Mux2~124_combout ))))

	.dataa(\Mux2~123_combout ),
	.datab(\Mux2~37_combout ),
	.datac(\Mux2~124_combout ),
	.datad(\Mux2~127_combout ),
	.cin(gnd),
	.combout(\Mux2~128_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~128 .lut_mask = 16'hF838;
defparam \Mux2~128 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~129 (
// Equation(s):
// \Mux2~129_combout  = (!\adress[2]~input_o  & ((\adress[3]~input_o  & (\Mux2~122_combout )) # (!\adress[3]~input_o  & ((\Mux2~128_combout )))))

	.dataa(\Mux2~122_combout ),
	.datab(\Mux2~128_combout ),
	.datac(\adress[3]~input_o ),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\Mux2~129_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~129 .lut_mask = 16'h00AC;
defparam \Mux2~129 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[79]~input (
	.i(dev_in[79]),
	.ibar(gnd),
	.o(\dev_in[79]~input_o ));
// synopsys translate_off
defparam \dev_in[79]~input .bus_hold = "false";
defparam \dev_in[79]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[111]~input (
	.i(dev_in[111]),
	.ibar(gnd),
	.o(\dev_in[111]~input_o ));
// synopsys translate_off
defparam \dev_in[111]~input .bus_hold = "false";
defparam \dev_in[111]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[47]~input (
	.i(dev_in[47]),
	.ibar(gnd),
	.o(\dev_in[47]~input_o ));
// synopsys translate_off
defparam \dev_in[47]~input .bus_hold = "false";
defparam \dev_in[47]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~130 (
// Equation(s):
// \Mux2~130_combout  = (\adress[6]~input_o  & (\dev_in[111]~input_o )) # (!\adress[6]~input_o  & ((\dev_in[47]~input_o )))

	.dataa(\dev_in[111]~input_o ),
	.datab(\dev_in[47]~input_o ),
	.datac(gnd),
	.datad(\adress[6]~input_o ),
	.cin(gnd),
	.combout(\Mux2~130_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~130 .lut_mask = 16'hAACC;
defparam \Mux2~130 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[15]~input (
	.i(dev_in[15]),
	.ibar(gnd),
	.o(\dev_in[15]~input_o ));
// synopsys translate_off
defparam \dev_in[15]~input .bus_hold = "false";
defparam \dev_in[15]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~131 (
// Equation(s):
// \Mux2~131_combout  = (\Mux2~38_combout  & (((\Mux2~37_combout )))) # (!\Mux2~38_combout  & ((\Mux2~37_combout  & (\Mux2~130_combout )) # (!\Mux2~37_combout  & ((\dev_in[15]~input_o )))))

	.dataa(\Mux2~38_combout ),
	.datab(\Mux2~130_combout ),
	.datac(\Mux2~37_combout ),
	.datad(\dev_in[15]~input_o ),
	.cin(gnd),
	.combout(\Mux2~131_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~131 .lut_mask = 16'hE5E0;
defparam \Mux2~131 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[95]~input (
	.i(dev_in[95]),
	.ibar(gnd),
	.o(\dev_in[95]~input_o ));
// synopsys translate_off
defparam \dev_in[95]~input .bus_hold = "false";
defparam \dev_in[95]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[63]~input (
	.i(dev_in[63]),
	.ibar(gnd),
	.o(\dev_in[63]~input_o ));
// synopsys translate_off
defparam \dev_in[63]~input .bus_hold = "false";
defparam \dev_in[63]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[31]~input (
	.i(dev_in[31]),
	.ibar(gnd),
	.o(\dev_in[31]~input_o ));
// synopsys translate_off
defparam \dev_in[31]~input .bus_hold = "false";
defparam \dev_in[31]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~132 (
// Equation(s):
// \Mux2~132_combout  = (\adress[6]~input_o  & (((\adress[5]~input_o )))) # (!\adress[6]~input_o  & ((\adress[5]~input_o  & (\dev_in[63]~input_o )) # (!\adress[5]~input_o  & ((\dev_in[31]~input_o )))))

	.dataa(\adress[6]~input_o ),
	.datab(\dev_in[63]~input_o ),
	.datac(\adress[5]~input_o ),
	.datad(\dev_in[31]~input_o ),
	.cin(gnd),
	.combout(\Mux2~132_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~132 .lut_mask = 16'hE5E0;
defparam \Mux2~132 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[127]~input (
	.i(dev_in[127]),
	.ibar(gnd),
	.o(\dev_in[127]~input_o ));
// synopsys translate_off
defparam \dev_in[127]~input .bus_hold = "false";
defparam \dev_in[127]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~133 (
// Equation(s):
// \Mux2~133_combout  = (\adress[6]~input_o  & ((\Mux2~132_combout  & ((\dev_in[127]~input_o ))) # (!\Mux2~132_combout  & (\dev_in[95]~input_o )))) # (!\adress[6]~input_o  & (((\Mux2~132_combout ))))

	.dataa(\dev_in[95]~input_o ),
	.datab(\adress[6]~input_o ),
	.datac(\Mux2~132_combout ),
	.datad(\dev_in[127]~input_o ),
	.cin(gnd),
	.combout(\Mux2~133_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~133 .lut_mask = 16'hF838;
defparam \Mux2~133 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~134 (
// Equation(s):
// \Mux2~134_combout  = (\Mux2~38_combout  & ((\Mux2~131_combout  & ((\Mux2~133_combout ))) # (!\Mux2~131_combout  & (\dev_in[79]~input_o )))) # (!\Mux2~38_combout  & (((\Mux2~131_combout ))))

	.dataa(\dev_in[79]~input_o ),
	.datab(\Mux2~38_combout ),
	.datac(\Mux2~131_combout ),
	.datad(\Mux2~133_combout ),
	.cin(gnd),
	.combout(\Mux2~134_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~134 .lut_mask = 16'hF838;
defparam \Mux2~134 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[103]~input (
	.i(dev_in[103]),
	.ibar(gnd),
	.o(\dev_in[103]~input_o ));
// synopsys translate_off
defparam \dev_in[103]~input .bus_hold = "false";
defparam \dev_in[103]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[39]~input (
	.i(dev_in[39]),
	.ibar(gnd),
	.o(\dev_in[39]~input_o ));
// synopsys translate_off
defparam \dev_in[39]~input .bus_hold = "false";
defparam \dev_in[39]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~135 (
// Equation(s):
// \Mux2~135_combout  = (\adress[6]~input_o  & (\dev_in[103]~input_o )) # (!\adress[6]~input_o  & ((\dev_in[39]~input_o )))

	.dataa(\dev_in[103]~input_o ),
	.datab(\dev_in[39]~input_o ),
	.datac(gnd),
	.datad(\adress[6]~input_o ),
	.cin(gnd),
	.combout(\Mux2~135_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~135 .lut_mask = 16'hAACC;
defparam \Mux2~135 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[71]~input (
	.i(dev_in[71]),
	.ibar(gnd),
	.o(\dev_in[71]~input_o ));
// synopsys translate_off
defparam \dev_in[71]~input .bus_hold = "false";
defparam \dev_in[71]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[7]~input (
	.i(dev_in[7]),
	.ibar(gnd),
	.o(\dev_in[7]~input_o ));
// synopsys translate_off
defparam \dev_in[7]~input .bus_hold = "false";
defparam \dev_in[7]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~136 (
// Equation(s):
// \Mux2~136_combout  = (\Mux2~37_combout  & (((\Mux2~38_combout )))) # (!\Mux2~37_combout  & ((\Mux2~38_combout  & (\dev_in[71]~input_o )) # (!\Mux2~38_combout  & ((\dev_in[7]~input_o )))))

	.dataa(\Mux2~37_combout ),
	.datab(\dev_in[71]~input_o ),
	.datac(\Mux2~38_combout ),
	.datad(\dev_in[7]~input_o ),
	.cin(gnd),
	.combout(\Mux2~136_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~136 .lut_mask = 16'hE5E0;
defparam \Mux2~136 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[87]~input (
	.i(dev_in[87]),
	.ibar(gnd),
	.o(\dev_in[87]~input_o ));
// synopsys translate_off
defparam \dev_in[87]~input .bus_hold = "false";
defparam \dev_in[87]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[23]~input (
	.i(dev_in[23]),
	.ibar(gnd),
	.o(\dev_in[23]~input_o ));
// synopsys translate_off
defparam \dev_in[23]~input .bus_hold = "false";
defparam \dev_in[23]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~137 (
// Equation(s):
// \Mux2~137_combout  = (!\adress[5]~input_o  & ((\adress[6]~input_o  & (\dev_in[87]~input_o )) # (!\adress[6]~input_o  & ((\dev_in[23]~input_o )))))

	.dataa(\dev_in[87]~input_o ),
	.datab(\dev_in[23]~input_o ),
	.datac(\adress[6]~input_o ),
	.datad(\adress[5]~input_o ),
	.cin(gnd),
	.combout(\Mux2~137_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~137 .lut_mask = 16'h00AC;
defparam \Mux2~137 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[119]~input (
	.i(dev_in[119]),
	.ibar(gnd),
	.o(\dev_in[119]~input_o ));
// synopsys translate_off
defparam \dev_in[119]~input .bus_hold = "false";
defparam \dev_in[119]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \dev_in[55]~input (
	.i(dev_in[55]),
	.ibar(gnd),
	.o(\dev_in[55]~input_o ));
// synopsys translate_off
defparam \dev_in[55]~input .bus_hold = "false";
defparam \dev_in[55]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~138 (
// Equation(s):
// \Mux2~138_combout  = (\adress[6]~input_o  & (\dev_in[119]~input_o )) # (!\adress[6]~input_o  & ((\dev_in[55]~input_o )))

	.dataa(\dev_in[119]~input_o ),
	.datab(\dev_in[55]~input_o ),
	.datac(gnd),
	.datad(\adress[6]~input_o ),
	.cin(gnd),
	.combout(\Mux2~138_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~138 .lut_mask = 16'hAACC;
defparam \Mux2~138 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~139 (
// Equation(s):
// \Mux2~139_combout  = (\Mux2~137_combout ) # ((\adress[5]~input_o  & \Mux2~138_combout ))

	.dataa(\Mux2~137_combout ),
	.datab(\adress[5]~input_o ),
	.datac(\Mux2~138_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mux2~139_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~139 .lut_mask = 16'hEAEA;
defparam \Mux2~139 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~140 (
// Equation(s):
// \Mux2~140_combout  = (\Mux2~37_combout  & ((\Mux2~136_combout  & ((\Mux2~139_combout ))) # (!\Mux2~136_combout  & (\Mux2~135_combout )))) # (!\Mux2~37_combout  & (((\Mux2~136_combout ))))

	.dataa(\Mux2~135_combout ),
	.datab(\Mux2~37_combout ),
	.datac(\Mux2~136_combout ),
	.datad(\Mux2~139_combout ),
	.cin(gnd),
	.combout(\Mux2~140_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~140 .lut_mask = 16'hF838;
defparam \Mux2~140 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~141 (
// Equation(s):
// \Mux2~141_combout  = (\adress[2]~input_o  & ((\adress[3]~input_o  & (\Mux2~134_combout )) # (!\adress[3]~input_o  & ((\Mux2~140_combout )))))

	.dataa(\adress[2]~input_o ),
	.datab(\Mux2~134_combout ),
	.datac(\Mux2~140_combout ),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\Mux2~141_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~141 .lut_mask = 16'h88A0;
defparam \Mux2~141 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~142 (
// Equation(s):
// \Mux2~142_combout  = (\Mux2~116_combout ) # ((\adress[1]~input_o  & ((\Mux2~129_combout ) # (\Mux2~141_combout ))))

	.dataa(\Mux2~116_combout ),
	.datab(\adress[1]~input_o ),
	.datac(\Mux2~129_combout ),
	.datad(\Mux2~141_combout ),
	.cin(gnd),
	.combout(\Mux2~142_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~142 .lut_mask = 16'hEEEA;
defparam \Mux2~142 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \adress[0]~input (
	.i(adress[0]),
	.ibar(gnd),
	.o(\adress[0]~input_o ));
// synopsys translate_off
defparam \adress[0]~input .bus_hold = "false";
defparam \adress[0]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \e_data[0]~0 (
// Equation(s):
// \e_data[0]~0_combout  = (\adress[0]~input_o  & ((\Mux2~142_combout ))) # (!\adress[0]~input_o  & (\Mux2~90_combout ))

	.dataa(\Mux2~90_combout ),
	.datab(\Mux2~142_combout ),
	.datac(gnd),
	.datad(\adress[0]~input_o ),
	.cin(gnd),
	.combout(\e_data[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \e_data[0]~0 .lut_mask = 16'hCCAA;
defparam \e_data[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \new_out~input (
	.i(new_out),
	.ibar(gnd),
	.o(\new_out~input_o ));
// synopsys translate_off
defparam \new_out~input .bus_hold = "false";
defparam \new_out~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \adress[7]~input (
	.i(adress[7]),
	.ibar(gnd),
	.o(\adress[7]~input_o ));
// synopsys translate_off
defparam \adress[7]~input .bus_hold = "false";
defparam \adress[7]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \Equal3~0 (
// Equation(s):
// \Equal3~0_combout  = (!\adress[3]~input_o  & (!\adress[4]~input_o  & (!\adress[1]~input_o  & !\adress[2]~input_o )))

	.dataa(\adress[3]~input_o ),
	.datab(\adress[4]~input_o ),
	.datac(\adress[1]~input_o ),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal3~0 .lut_mask = 16'h0001;
defparam \Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \adress[8]~input (
	.i(adress[8]),
	.ibar(gnd),
	.o(\adress[8]~input_o ));
// synopsys translate_off
defparam \adress[8]~input .bus_hold = "false";
defparam \adress[8]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \adress[9]~input (
	.i(adress[9]),
	.ibar(gnd),
	.o(\adress[9]~input_o ));
// synopsys translate_off
defparam \adress[9]~input .bus_hold = "false";
defparam \adress[9]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \Equal3~1 (
// Equation(s):
// \Equal3~1_combout  = (!\adress[5]~input_o  & (!\adress[8]~input_o  & (!\adress[9]~input_o  & !\adress[6]~input_o )))

	.dataa(\adress[5]~input_o ),
	.datab(\adress[8]~input_o ),
	.datac(\adress[9]~input_o ),
	.datad(\adress[6]~input_o ),
	.cin(gnd),
	.combout(\Equal3~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal3~1 .lut_mask = 16'h0001;
defparam \Equal3~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Equal3~2 (
// Equation(s):
// \Equal3~2_combout  = (\adress[7]~input_o  & (\Equal3~0_combout  & (\Equal3~1_combout  & !\adress[0]~input_o )))

	.dataa(\adress[7]~input_o ),
	.datab(\Equal3~0_combout ),
	.datac(\Equal3~1_combout ),
	.datad(\adress[0]~input_o ),
	.cin(gnd),
	.combout(\Equal3~2_combout ),
	.cout());
// synopsys translate_off
defparam \Equal3~2 .lut_mask = 16'h0080;
defparam \Equal3~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \disk_write~0 (
// Equation(s):
// \disk_write~0_combout  = (\new_out~input_o  & \Equal3~2_combout )

	.dataa(\new_out~input_o ),
	.datab(\Equal3~2_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\disk_write~0_combout ),
	.cout());
// synopsys translate_off
defparam \disk_write~0 .lut_mask = 16'h8888;
defparam \disk_write~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|write_done (
	.clk(\clk~input_o ),
	.d(\disk_write~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|write_done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|write_done .is_wysiwyg = "true";
defparam \disk_controller|write_done .power_up = "low";
// synopsys translate_on

cycloneive_io_ibuf \done_out[1]~input (
	.i(done_out[1]),
	.ibar(gnd),
	.o(\done_out[1]~input_o ));
// synopsys translate_off
defparam \done_out[1]~input .bus_hold = "false";
defparam \done_out[1]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[0]~174 (
// Equation(s):
// \dev_out[0]~174_combout  = (!\adress[7]~input_o  & (!\adress[8]~input_o  & !\adress[9]~input_o ))

	.dataa(gnd),
	.datab(\adress[7]~input_o ),
	.datac(\adress[8]~input_o ),
	.datad(\adress[9]~input_o ),
	.cin(gnd),
	.combout(\dev_out[0]~174_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[0]~174 .lut_mask = 16'h0003;
defparam \dev_out[0]~174 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = (\adress[5]~input_o  & (\dev_out[0]~174_combout  & (\Equal3~0_combout  & !\adress[0]~input_o )))

	.dataa(\adress[5]~input_o ),
	.datab(\dev_out[0]~174_combout ),
	.datac(\Equal3~0_combout ),
	.datad(\adress[0]~input_o ),
	.cin(gnd),
	.combout(\Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~0 .lut_mask = 16'h0080;
defparam \Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \done_out[2]~input (
	.i(done_out[2]),
	.ibar(gnd),
	.o(\done_out[2]~input_o ));
// synopsys translate_off
defparam \done_out[2]~input .bus_hold = "false";
defparam \done_out[2]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \disp~0 (
// Equation(s):
// \disp~0_combout  = (\dev_out[0]~174_combout  & (\Equal3~0_combout  & (\adress[6]~input_o  & !\adress[0]~input_o )))

	.dataa(\dev_out[0]~174_combout ),
	.datab(\Equal3~0_combout ),
	.datac(\adress[6]~input_o ),
	.datad(\adress[0]~input_o ),
	.cin(gnd),
	.combout(\disp~0_combout ),
	.cout());
// synopsys translate_off
defparam \disp~0 .lut_mask = 16'h0080;
defparam \disp~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \done_out[0]~input (
	.i(done_out[0]),
	.ibar(gnd),
	.o(\done_out[0]~input_o ));
// synopsys translate_off
defparam \done_out[0]~input .bus_hold = "false";
defparam \done_out[0]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \Mux0~0 (
// Equation(s):
// \Mux0~0_combout  = (\Equal0~0_combout  & (((\disp~0_combout )))) # (!\Equal0~0_combout  & ((\disp~0_combout  & (\done_out[2]~input_o )) # (!\disp~0_combout  & ((\done_out[0]~input_o )))))

	.dataa(\Equal0~0_combout ),
	.datab(\done_out[2]~input_o ),
	.datac(\disp~0_combout ),
	.datad(\done_out[0]~input_o ),
	.cin(gnd),
	.combout(\Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~0 .lut_mask = 16'hE5E0;
defparam \Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \done_out[3]~input (
	.i(done_out[3]),
	.ibar(gnd),
	.o(\done_out[3]~input_o ));
// synopsys translate_off
defparam \done_out[3]~input .bus_hold = "false";
defparam \done_out[3]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \Mux0~1 (
// Equation(s):
// \Mux0~1_combout  = (\Equal0~0_combout  & ((\Mux0~0_combout  & ((\done_out[3]~input_o ))) # (!\Mux0~0_combout  & (\done_out[1]~input_o )))) # (!\Equal0~0_combout  & (((\Mux0~0_combout ))))

	.dataa(\done_out[1]~input_o ),
	.datab(\Equal0~0_combout ),
	.datac(\Mux0~0_combout ),
	.datad(\done_out[3]~input_o ),
	.cin(gnd),
	.combout(\Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~1 .lut_mask = 16'hF838;
defparam \Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \output_state.output_state_waiting (
	.clk(\clk~input_o ),
	.d(\Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_state.output_state_waiting~q ),
	.prn(vcc));
// synopsys translate_off
defparam \output_state.output_state_waiting .is_wysiwyg = "true";
defparam \output_state.output_state_waiting .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \Selector2~2 (
// Equation(s):
// \Selector2~2_combout  = (\output_state.output_state_waiting~q  & ((\Equal3~2_combout  & (\disk_controller|write_done~q )) # (!\Equal3~2_combout  & ((\Mux0~1_combout )))))

	.dataa(\output_state.output_state_waiting~q ),
	.datab(\disk_controller|write_done~q ),
	.datac(\Mux0~1_combout ),
	.datad(\Equal3~2_combout ),
	.cin(gnd),
	.combout(\Selector2~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector2~2 .lut_mask = 16'h88A0;
defparam \Selector2~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \output_state.output_state_none~0 (
// Equation(s):
// \output_state.output_state_none~0_combout  = (!\Selector2~0_combout  & ((\new_out~input_o ) # ((\Selector2~2_combout ) # (\output_state.output_state_none~q ))))

	.dataa(\Selector2~0_combout ),
	.datab(\new_out~input_o ),
	.datac(\Selector2~2_combout ),
	.datad(\output_state.output_state_none~q ),
	.cin(gnd),
	.combout(\output_state.output_state_none~0_combout ),
	.cout());
// synopsys translate_off
defparam \output_state.output_state_none~0 .lut_mask = 16'h5554;
defparam \output_state.output_state_none~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \output_state.output_state_none (
	.clk(\clk~input_o ),
	.d(\output_state.output_state_none~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_state.output_state_none~q ),
	.prn(vcc));
// synopsys translate_off
defparam \output_state.output_state_none .is_wysiwyg = "true";
defparam \output_state.output_state_none .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \Selector2~1 (
// Equation(s):
// \Selector2~1_combout  = (\new_out~input_o  & !\output_state.output_state_none~q )

	.dataa(\new_out~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\output_state.output_state_none~q ),
	.cin(gnd),
	.combout(\Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector2~1 .lut_mask = 16'h00AA;
defparam \Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector2~3 (
// Equation(s):
// \Selector2~3_combout  = (!\Selector2~0_combout  & ((\Selector2~2_combout ) # ((\output_state.output_state_done~q  & !\Selector2~1_combout ))))

	.dataa(\Selector2~0_combout ),
	.datab(\Selector2~2_combout ),
	.datac(\output_state.output_state_done~q ),
	.datad(\Selector2~1_combout ),
	.cin(gnd),
	.combout(\Selector2~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector2~3 .lut_mask = 16'h4454;
defparam \Selector2~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \output_state.output_state_done (
	.clk(\clk~input_o ),
	.d(\Selector2~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_state.output_state_done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \output_state.output_state_done .is_wysiwyg = "true";
defparam \output_state.output_state_done .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \Selector2~0 (
// Equation(s):
// \Selector2~0_combout  = (\output_state.output_state_done~q  & ((\Equal3~2_combout  & (!\disk_controller|write_done~q )) # (!\Equal3~2_combout  & ((!\Mux0~1_combout )))))

	.dataa(\disk_controller|write_done~q ),
	.datab(\Mux0~1_combout ),
	.datac(\Equal3~2_combout ),
	.datad(\output_state.output_state_done~q ),
	.cin(gnd),
	.combout(\Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector2~0 .lut_mask = 16'h5300;
defparam \Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector1~0 (
// Equation(s):
// \Selector1~0_combout  = (!\Selector2~0_combout  & (!\Selector2~2_combout  & ((\output_state.output_state_waiting~q ) # (\Selector2~1_combout ))))

	.dataa(\Selector2~0_combout ),
	.datab(\output_state.output_state_waiting~q ),
	.datac(\Selector2~1_combout ),
	.datad(\Selector2~2_combout ),
	.cin(gnd),
	.combout(\Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~0 .lut_mask = 16'h0054;
defparam \Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \disk_read~0 (
// Equation(s):
// \disk_read~0_combout  = (\disk_read~q ) # ((\Equal3~2_combout  & \Selector1~0_combout ))

	.dataa(\disk_read~q ),
	.datab(\Equal3~2_combout ),
	.datac(\Selector1~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\disk_read~0_combout ),
	.cout());
// synopsys translate_off
defparam \disk_read~0 .lut_mask = 16'hEAEA;
defparam \disk_read~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas disk_read(
	.clk(\clk~input_o ),
	.d(\disk_read~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_read~q ),
	.prn(vcc));
// synopsys translate_off
defparam disk_read.is_wysiwyg = "true";
defparam disk_read.power_up = "low";
// synopsys translate_on

cycloneive_io_ibuf \p_data[0]~input (
	.i(p_data[0]),
	.ibar(gnd),
	.o(\p_data[0]~input_o ));
// synopsys translate_off
defparam \p_data[0]~input .bus_hold = "false";
defparam \p_data[0]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \drs[0]~input (
	.i(drs[0]),
	.ibar(gnd),
	.o(\drs[0]~input_o ));
// synopsys translate_off
defparam \drs[0]~input .bus_hold = "false";
defparam \drs[0]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \drs[1]~input (
	.i(drs[1]),
	.ibar(gnd),
	.o(\drs[1]~input_o ));
// synopsys translate_off
defparam \drs[1]~input .bus_hold = "false";
defparam \drs[1]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \drs[2]~input (
	.i(drs[2]),
	.ibar(gnd),
	.o(\drs[2]~input_o ));
// synopsys translate_off
defparam \drs[2]~input .bus_hold = "false";
defparam \drs[2]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \drs[3]~input (
	.i(drs[3]),
	.ibar(gnd),
	.o(\drs[3]~input_o ));
// synopsys translate_off
defparam \drs[3]~input .bus_hold = "false";
defparam \drs[3]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_ram_block \disk_controller|values_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\disk_write~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(!\clk~input_o ),
	.ena0(vcc),
	.ena1(\disk_read~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\p_data[0]~input_o }),
	.portaaddr({\drs[3]~input_o ,\drs[2]~input_o ,\drs[1]~input_o ,\drs[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\drs[3]~input_o ,\drs[2]~input_o ,\drs[1]~input_o ,\drs[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\disk_controller|values_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a0 .clk1_input_clock_enable = "ena1";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "disk_controller:disk_controller|altsyncram:values_rtl_0|altsyncram_4pd1:auto_generated|ALTSYNCRAM";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 4;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 14;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 15;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 4;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 14;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 15;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_io_ibuf \enter_in[2]~input (
	.i(enter_in[2]),
	.ibar(gnd),
	.o(\enter_in[2]~input_o ));
// synopsys translate_off
defparam \enter_in[2]~input .bus_hold = "false";
defparam \enter_in[2]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \enter_in[1]~input (
	.i(enter_in[1]),
	.ibar(gnd),
	.o(\enter_in[1]~input_o ));
// synopsys translate_off
defparam \enter_in[1]~input .bus_hold = "false";
defparam \enter_in[1]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \enter_in[0]~input (
	.i(enter_in[0]),
	.ibar(gnd),
	.o(\enter_in[0]~input_o ));
// synopsys translate_off
defparam \enter_in[0]~input .bus_hold = "false";
defparam \enter_in[0]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \Mux1~0 (
// Equation(s):
// \Mux1~0_combout  = (\disp~0_combout  & (((\Equal0~0_combout )))) # (!\disp~0_combout  & ((\Equal0~0_combout  & (\enter_in[1]~input_o )) # (!\Equal0~0_combout  & ((\enter_in[0]~input_o )))))

	.dataa(\disp~0_combout ),
	.datab(\enter_in[1]~input_o ),
	.datac(\Equal0~0_combout ),
	.datad(\enter_in[0]~input_o ),
	.cin(gnd),
	.combout(\Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~0 .lut_mask = 16'hE5E0;
defparam \Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \enter_in[3]~input (
	.i(enter_in[3]),
	.ibar(gnd),
	.o(\enter_in[3]~input_o ));
// synopsys translate_off
defparam \enter_in[3]~input .bus_hold = "false";
defparam \enter_in[3]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \Mux1~1 (
// Equation(s):
// \Mux1~1_combout  = (\disp~0_combout  & ((\Mux1~0_combout  & ((\enter_in[3]~input_o ))) # (!\Mux1~0_combout  & (\enter_in[2]~input_o )))) # (!\disp~0_combout  & (((\Mux1~0_combout ))))

	.dataa(\enter_in[2]~input_o ),
	.datab(\disp~0_combout ),
	.datac(\Mux1~0_combout ),
	.datad(\enter_in[3]~input_o ),
	.cin(gnd),
	.combout(\Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~1 .lut_mask = 16'hF838;
defparam \Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \disk_controller|read_done (
	.clk(!\clk~input_o ),
	.d(\disk_read~q ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disk_controller|read_done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \disk_controller|read_done .is_wysiwyg = "true";
defparam \disk_controller|read_done .power_up = "low";
// synopsys translate_on

cycloneive_io_ibuf \in_req~input (
	.i(in_req),
	.ibar(gnd),
	.o(\in_req~input_o ));
// synopsys translate_off
defparam \in_req~input .bus_hold = "false";
defparam \in_req~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \input_state.input_state_done (
	.clk(\clk~input_o ),
	.d(\Selector132~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\input_state.input_state_done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \input_state.input_state_done .is_wysiwyg = "true";
defparam \input_state.input_state_done .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \Selector132~4 (
// Equation(s):
// \Selector132~4_combout  = (\input_state.input_state_done~q  & ((\Equal3~2_combout  & (!\disk_controller|read_done~q )) # (!\Equal3~2_combout  & ((!\Mux1~1_combout )))))

	.dataa(\disk_controller|read_done~q ),
	.datab(\Mux1~1_combout ),
	.datac(\Equal3~2_combout ),
	.datad(\input_state.input_state_done~q ),
	.cin(gnd),
	.combout(\Selector132~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector132~4 .lut_mask = 16'h5300;
defparam \Selector132~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector132~2 (
// Equation(s):
// \Selector132~2_combout  = (\in_req~input_o  & !\input_state.input_state_none~q )

	.dataa(\in_req~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\input_state.input_state_none~q ),
	.cin(gnd),
	.combout(\Selector132~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector132~2 .lut_mask = 16'h00AA;
defparam \Selector132~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector131~0 (
// Equation(s):
// \Selector131~0_combout  = (!\Selector132~4_combout  & (!\Selector132~5_combout  & ((\Selector132~2_combout ) # (\input_state.input_state_waiting~q ))))

	.dataa(\Selector132~4_combout ),
	.datab(\Selector132~2_combout ),
	.datac(\input_state.input_state_waiting~q ),
	.datad(\Selector132~5_combout ),
	.cin(gnd),
	.combout(\Selector131~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector131~0 .lut_mask = 16'h0054;
defparam \Selector131~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \input_state.input_state_waiting (
	.clk(\clk~input_o ),
	.d(\Selector131~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\input_state.input_state_waiting~q ),
	.prn(vcc));
// synopsys translate_off
defparam \input_state.input_state_waiting .is_wysiwyg = "true";
defparam \input_state.input_state_waiting .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \Selector132~5 (
// Equation(s):
// \Selector132~5_combout  = (\input_state.input_state_waiting~q  & ((\Equal3~2_combout  & (\disk_controller|read_done~q )) # (!\Equal3~2_combout  & ((\Mux1~1_combout )))))

	.dataa(\input_state.input_state_waiting~q ),
	.datab(\disk_controller|read_done~q ),
	.datac(\Mux1~1_combout ),
	.datad(\Equal3~2_combout ),
	.cin(gnd),
	.combout(\Selector132~5_combout ),
	.cout());
// synopsys translate_off
defparam \Selector132~5 .lut_mask = 16'h88A0;
defparam \Selector132~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \input_state.input_state_none~2 (
// Equation(s):
// \input_state.input_state_none~2_combout  = (!\Selector132~4_combout  & ((\in_req~input_o ) # ((\input_state.input_state_none~q ) # (\Selector132~5_combout ))))

	.dataa(\in_req~input_o ),
	.datab(\input_state.input_state_none~q ),
	.datac(\Selector132~4_combout ),
	.datad(\Selector132~5_combout ),
	.cin(gnd),
	.combout(\input_state.input_state_none~2_combout ),
	.cout());
// synopsys translate_off
defparam \input_state.input_state_none~2 .lut_mask = 16'h0F0E;
defparam \input_state.input_state_none~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \input_state.input_state_none (
	.clk(\clk~input_o ),
	.d(\input_state.input_state_none~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\input_state.input_state_none~q ),
	.prn(vcc));
// synopsys translate_off
defparam \input_state.input_state_none .is_wysiwyg = "true";
defparam \input_state.input_state_none .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \Selector132~6 (
// Equation(s):
// \Selector132~6_combout  = (\input_state.input_state_waiting~q ) # ((\input_state.input_state_done~q  & ((\input_state.input_state_none~q ) # (!\in_req~input_o ))))

	.dataa(\in_req~input_o ),
	.datab(\input_state.input_state_none~q ),
	.datac(\input_state.input_state_done~q ),
	.datad(\input_state.input_state_waiting~q ),
	.cin(gnd),
	.combout(\Selector132~6_combout ),
	.cout());
// synopsys translate_off
defparam \Selector132~6 .lut_mask = 16'hFFD0;
defparam \Selector132~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector132~3 (
// Equation(s):
// \Selector132~3_combout  = (\Selector132~6_combout  & ((\Equal3~2_combout  & ((\disk_controller|read_done~q ))) # (!\Equal3~2_combout  & (\Mux1~1_combout ))))

	.dataa(\Mux1~1_combout ),
	.datab(\Equal3~2_combout ),
	.datac(\disk_controller|read_done~q ),
	.datad(\Selector132~6_combout ),
	.cin(gnd),
	.combout(\Selector132~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector132~3 .lut_mask = 16'hE200;
defparam \Selector132~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \e_data[0]~reg0 (
	.clk(\clk~input_o ),
	.d(\e_data[0]~0_combout ),
	.asdata(\disk_controller|values_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal3~2_combout ),
	.ena(\Selector132~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\e_data[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \e_data[0]~reg0 .is_wysiwyg = "true";
defparam \e_data[0]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~143 (
// Equation(s):
// \Mux2~143_combout  = (!\adress[2]~input_o  & ((\adress[3]~input_o  & (\Mux2~82_combout )) # (!\adress[3]~input_o  & ((\Mux2~88_combout )))))

	.dataa(\Mux2~82_combout ),
	.datab(\Mux2~88_combout ),
	.datac(\adress[3]~input_o ),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\Mux2~143_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~143 .lut_mask = 16'h00AC;
defparam \Mux2~143 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~144 (
// Equation(s):
// \Mux2~144_combout  = (!\adress[6]~input_o  & ((\adress[5]~input_o  & (\dev_in[64]~input_o )) # (!\adress[5]~input_o  & ((\dev_in[32]~input_o )))))

	.dataa(\dev_in[64]~input_o ),
	.datab(\dev_in[32]~input_o ),
	.datac(\adress[5]~input_o ),
	.datad(\adress[6]~input_o ),
	.cin(gnd),
	.combout(\Mux2~144_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~144 .lut_mask = 16'h00AC;
defparam \Mux2~144 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~145 (
// Equation(s):
// \Mux2~145_combout  = (\Mux2~144_combout ) # ((\adress[6]~input_o  & (\dev_in[96]~input_o  & !\adress[5]~input_o )))

	.dataa(\Mux2~144_combout ),
	.datab(\adress[6]~input_o ),
	.datac(\dev_in[96]~input_o ),
	.datad(\adress[5]~input_o ),
	.cin(gnd),
	.combout(\Mux2~145_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~145 .lut_mask = 16'hAAEA;
defparam \Mux2~145 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~146 (
// Equation(s):
// \Mux2~146_combout  = (\adress[4]~input_o  & (\Mux2~145_combout )) # (!\adress[4]~input_o  & (((\Mux2~71_combout ) # (\Mux2~72_combout ))))

	.dataa(\Mux2~145_combout ),
	.datab(\Mux2~71_combout ),
	.datac(\Mux2~72_combout ),
	.datad(\adress[4]~input_o ),
	.cin(gnd),
	.combout(\Mux2~146_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~146 .lut_mask = 16'hAAFC;
defparam \Mux2~146 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~147 (
// Equation(s):
// \Mux2~147_combout  = (\adress[3]~input_o  & (\Mux2~146_combout )) # (!\adress[3]~input_o  & ((\Mux2~70_combout )))

	.dataa(\Mux2~146_combout ),
	.datab(\Mux2~70_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\Mux2~147_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~147 .lut_mask = 16'hAACC;
defparam \Mux2~147 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~148 (
// Equation(s):
// \Mux2~148_combout  = (\Mux2~143_combout ) # ((\adress[2]~input_o  & \Mux2~147_combout ))

	.dataa(\Mux2~143_combout ),
	.datab(\adress[2]~input_o ),
	.datac(\Mux2~147_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mux2~148_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~148 .lut_mask = 16'hEAEA;
defparam \Mux2~148 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~149 (
// Equation(s):
// \Mux2~149_combout  = (\adress[1]~input_o  & (\Mux2~148_combout )) # (!\adress[1]~input_o  & ((\Mux2~64_combout )))

	.dataa(\Mux2~148_combout ),
	.datab(\Mux2~64_combout ),
	.datac(gnd),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\Mux2~149_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~149 .lut_mask = 16'hAACC;
defparam \Mux2~149 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \e_data[1]~1 (
// Equation(s):
// \e_data[1]~1_combout  = (\adress[0]~input_o  & ((\Mux2~149_combout ))) # (!\adress[0]~input_o  & (\Mux2~142_combout ))

	.dataa(\Mux2~142_combout ),
	.datab(\Mux2~149_combout ),
	.datac(gnd),
	.datad(\adress[0]~input_o ),
	.cin(gnd),
	.combout(\e_data[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \e_data[1]~1 .lut_mask = 16'hCCAA;
defparam \e_data[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \p_data[1]~input (
	.i(p_data[1]),
	.ibar(gnd),
	.o(\p_data[1]~input_o ));
// synopsys translate_off
defparam \p_data[1]~input .bus_hold = "false";
defparam \p_data[1]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_ram_block \disk_controller|values_rtl_0|auto_generated|ram_block1a1 (
	.portawe(\disk_write~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(!\clk~input_o ),
	.ena0(vcc),
	.ena1(\disk_read~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\p_data[1]~input_o }),
	.portaaddr({\drs[3]~input_o ,\drs[2]~input_o ,\drs[1]~input_o ,\drs[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\drs[3]~input_o ,\drs[2]~input_o ,\drs[1]~input_o ,\drs[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\disk_controller|values_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a1 .clk1_core_clock_enable = "ena1";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a1 .clk1_input_clock_enable = "ena1";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "disk_controller:disk_controller|altsyncram:values_rtl_0|altsyncram_4pd1:auto_generated|ALTSYNCRAM";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 4;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 14;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 15;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 32;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 4;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a1 .port_b_last_address = 14;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 15;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_width = 32;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M9K";
// synopsys translate_on

dffeas \e_data[1]~reg0 (
	.clk(\clk~input_o ),
	.d(\e_data[1]~1_combout ),
	.asdata(\disk_controller|values_rtl_0|auto_generated|ram_block1a1~portbdataout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal3~2_combout ),
	.ena(\Selector132~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\e_data[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \e_data[1]~reg0 .is_wysiwyg = "true";
defparam \e_data[1]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~150 (
// Equation(s):
// \Mux2~150_combout  = (!\adress[6]~input_o  & ((\adress[5]~input_o  & (\dev_in[65]~input_o )) # (!\adress[5]~input_o  & ((\dev_in[33]~input_o )))))

	.dataa(\dev_in[65]~input_o ),
	.datab(\dev_in[33]~input_o ),
	.datac(\adress[5]~input_o ),
	.datad(\adress[6]~input_o ),
	.cin(gnd),
	.combout(\Mux2~150_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~150 .lut_mask = 16'h00AC;
defparam \Mux2~150 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~151 (
// Equation(s):
// \Mux2~151_combout  = (\Mux2~150_combout ) # ((\adress[6]~input_o  & (\dev_in[97]~input_o  & !\adress[5]~input_o )))

	.dataa(\Mux2~150_combout ),
	.datab(\adress[6]~input_o ),
	.datac(\dev_in[97]~input_o ),
	.datad(\adress[5]~input_o ),
	.cin(gnd),
	.combout(\Mux2~151_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~151 .lut_mask = 16'hAAEA;
defparam \Mux2~151 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~152 (
// Equation(s):
// \Mux2~152_combout  = (\adress[4]~input_o  & (\Mux2~151_combout )) # (!\adress[4]~input_o  & (((\Mux2~97_combout ) # (\Mux2~98_combout ))))

	.dataa(\Mux2~151_combout ),
	.datab(\Mux2~97_combout ),
	.datac(\Mux2~98_combout ),
	.datad(\adress[4]~input_o ),
	.cin(gnd),
	.combout(\Mux2~152_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~152 .lut_mask = 16'hAAFC;
defparam \Mux2~152 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~153 (
// Equation(s):
// \Mux2~153_combout  = (\adress[3]~input_o  & (\Mux2~152_combout )) # (!\adress[3]~input_o  & ((\Mux2~96_combout )))

	.dataa(\Mux2~152_combout ),
	.datab(\Mux2~96_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\Mux2~153_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~153 .lut_mask = 16'hAACC;
defparam \Mux2~153 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~154 (
// Equation(s):
// \Mux2~154_combout  = (\adress[2]~input_o  & (\Mux2~153_combout )) # (!\adress[2]~input_o  & ((\Mux2~115_combout )))

	.dataa(\Mux2~153_combout ),
	.datab(\Mux2~115_combout ),
	.datac(gnd),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\Mux2~154_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~154 .lut_mask = 16'hAACC;
defparam \Mux2~154 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~155 (
// Equation(s):
// \Mux2~155_combout  = (\adress[1]~input_o  & (\Mux2~154_combout )) # (!\adress[1]~input_o  & (((\Mux2~129_combout ) # (\Mux2~141_combout ))))

	.dataa(\Mux2~154_combout ),
	.datab(\Mux2~129_combout ),
	.datac(\Mux2~141_combout ),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\Mux2~155_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~155 .lut_mask = 16'hAAFC;
defparam \Mux2~155 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \e_data[2]~2 (
// Equation(s):
// \e_data[2]~2_combout  = (\adress[0]~input_o  & ((\Mux2~155_combout ))) # (!\adress[0]~input_o  & (\Mux2~149_combout ))

	.dataa(\Mux2~149_combout ),
	.datab(\Mux2~155_combout ),
	.datac(gnd),
	.datad(\adress[0]~input_o ),
	.cin(gnd),
	.combout(\e_data[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \e_data[2]~2 .lut_mask = 16'hCCAA;
defparam \e_data[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \p_data[2]~input (
	.i(p_data[2]),
	.ibar(gnd),
	.o(\p_data[2]~input_o ));
// synopsys translate_off
defparam \p_data[2]~input .bus_hold = "false";
defparam \p_data[2]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_ram_block \disk_controller|values_rtl_0|auto_generated|ram_block1a2 (
	.portawe(\disk_write~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(!\clk~input_o ),
	.ena0(vcc),
	.ena1(\disk_read~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\p_data[2]~input_o }),
	.portaaddr({\drs[3]~input_o ,\drs[2]~input_o ,\drs[1]~input_o ,\drs[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\drs[3]~input_o ,\drs[2]~input_o ,\drs[1]~input_o ,\drs[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\disk_controller|values_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a2 .clk1_core_clock_enable = "ena1";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a2 .clk1_input_clock_enable = "ena1";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "disk_controller:disk_controller|altsyncram:values_rtl_0|altsyncram_4pd1:auto_generated|ALTSYNCRAM";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 4;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 14;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 15;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 32;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 4;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a2 .port_b_last_address = 14;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 15;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_width = 32;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M9K";
// synopsys translate_on

dffeas \e_data[2]~reg0 (
	.clk(\clk~input_o ),
	.d(\e_data[2]~2_combout ),
	.asdata(\disk_controller|values_rtl_0|auto_generated|ram_block1a2~portbdataout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal3~2_combout ),
	.ena(\Selector132~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\e_data[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \e_data[2]~reg0 .is_wysiwyg = "true";
defparam \e_data[2]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~291 (
// Equation(s):
// \Mux2~291_combout  = (\adress[5]~input_o  & (!\adress[6]~input_o  & (\dev_in[66]~input_o ))) # (!\adress[5]~input_o  & (((\Mux2~44_combout ))))

	.dataa(\adress[5]~input_o ),
	.datab(\adress[6]~input_o ),
	.datac(\dev_in[66]~input_o ),
	.datad(\Mux2~44_combout ),
	.cin(gnd),
	.combout(\Mux2~291_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~291 .lut_mask = 16'h7520;
defparam \Mux2~291 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~157 (
// Equation(s):
// \Mux2~157_combout  = (\adress[4]~input_o  & (\Mux2~291_combout )) # (!\adress[4]~input_o  & ((\Mux2~48_combout )))

	.dataa(\Mux2~291_combout ),
	.datab(\Mux2~48_combout ),
	.datac(gnd),
	.datad(\adress[4]~input_o ),
	.cin(gnd),
	.combout(\Mux2~157_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~157 .lut_mask = 16'hAACC;
defparam \Mux2~157 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~158 (
// Equation(s):
// \Mux2~158_combout  = (\adress[2]~input_o  & ((\adress[3]~input_o  & (\Mux2~157_combout )) # (!\adress[3]~input_o  & ((\Mux2~43_combout )))))

	.dataa(\adress[2]~input_o ),
	.datab(\Mux2~157_combout ),
	.datac(\Mux2~43_combout ),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\Mux2~158_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~158 .lut_mask = 16'h88A0;
defparam \Mux2~158 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~159 (
// Equation(s):
// \Mux2~159_combout  = (\Mux2~158_combout ) # ((\Mux2~63_combout  & !\adress[2]~input_o ))

	.dataa(\Mux2~158_combout ),
	.datab(\Mux2~63_combout ),
	.datac(gnd),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\Mux2~159_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~159 .lut_mask = 16'hAAEE;
defparam \Mux2~159 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~160 (
// Equation(s):
// \Mux2~160_combout  = (\adress[1]~input_o  & (\Mux2~159_combout )) # (!\adress[1]~input_o  & ((\Mux2~148_combout )))

	.dataa(\Mux2~159_combout ),
	.datab(\Mux2~148_combout ),
	.datac(gnd),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\Mux2~160_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~160 .lut_mask = 16'hAACC;
defparam \Mux2~160 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \e_data[3]~3 (
// Equation(s):
// \e_data[3]~3_combout  = (\adress[0]~input_o  & ((\Mux2~160_combout ))) # (!\adress[0]~input_o  & (\Mux2~155_combout ))

	.dataa(\Mux2~155_combout ),
	.datab(\Mux2~160_combout ),
	.datac(gnd),
	.datad(\adress[0]~input_o ),
	.cin(gnd),
	.combout(\e_data[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \e_data[3]~3 .lut_mask = 16'hCCAA;
defparam \e_data[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \p_data[3]~input (
	.i(p_data[3]),
	.ibar(gnd),
	.o(\p_data[3]~input_o ));
// synopsys translate_off
defparam \p_data[3]~input .bus_hold = "false";
defparam \p_data[3]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_ram_block \disk_controller|values_rtl_0|auto_generated|ram_block1a3 (
	.portawe(\disk_write~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(!\clk~input_o ),
	.ena0(vcc),
	.ena1(\disk_read~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\p_data[3]~input_o }),
	.portaaddr({\drs[3]~input_o ,\drs[2]~input_o ,\drs[1]~input_o ,\drs[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\drs[3]~input_o ,\drs[2]~input_o ,\drs[1]~input_o ,\drs[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\disk_controller|values_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a3 .clk1_core_clock_enable = "ena1";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a3 .clk1_input_clock_enable = "ena1";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "disk_controller:disk_controller|altsyncram:values_rtl_0|altsyncram_4pd1:auto_generated|ALTSYNCRAM";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 4;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 14;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 15;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 32;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 4;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a3 .port_b_last_address = 14;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 15;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_width = 32;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M9K";
// synopsys translate_on

dffeas \e_data[3]~reg0 (
	.clk(\clk~input_o ),
	.d(\e_data[3]~3_combout ),
	.asdata(\disk_controller|values_rtl_0|auto_generated|ram_block1a3~portbdataout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal3~2_combout ),
	.ena(\Selector132~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\e_data[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \e_data[3]~reg0 .is_wysiwyg = "true";
defparam \e_data[3]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~161 (
// Equation(s):
// \Mux2~161_combout  = (!\adress[3]~input_o  & ((\adress[2]~input_o  & (\Mux2~122_combout )) # (!\adress[2]~input_o  & ((\Mux2~140_combout )))))

	.dataa(\Mux2~122_combout ),
	.datab(\Mux2~140_combout ),
	.datac(\adress[2]~input_o ),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\Mux2~161_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~161 .lut_mask = 16'h00AC;
defparam \Mux2~161 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~292 (
// Equation(s):
// \Mux2~292_combout  = (\adress[5]~input_o  & (!\adress[6]~input_o  & (\dev_in[67]~input_o ))) # (!\adress[5]~input_o  & (((\Mux2~123_combout ))))

	.dataa(\adress[5]~input_o ),
	.datab(\adress[6]~input_o ),
	.datac(\dev_in[67]~input_o ),
	.datad(\Mux2~123_combout ),
	.cin(gnd),
	.combout(\Mux2~292_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~292 .lut_mask = 16'h7520;
defparam \Mux2~292 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~162 (
// Equation(s):
// \Mux2~162_combout  = (\adress[4]~input_o  & (\Mux2~292_combout )) # (!\adress[4]~input_o  & ((\Mux2~127_combout )))

	.dataa(\Mux2~292_combout ),
	.datab(\Mux2~127_combout ),
	.datac(gnd),
	.datad(\adress[4]~input_o ),
	.cin(gnd),
	.combout(\Mux2~162_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~162 .lut_mask = 16'hAACC;
defparam \Mux2~162 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~163 (
// Equation(s):
// \Mux2~163_combout  = (\adress[3]~input_o  & ((\adress[2]~input_o  & (\Mux2~162_combout )) # (!\adress[2]~input_o  & ((\Mux2~134_combout )))))

	.dataa(\adress[3]~input_o ),
	.datab(\Mux2~162_combout ),
	.datac(\Mux2~134_combout ),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\Mux2~163_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~163 .lut_mask = 16'h88A0;
defparam \Mux2~163 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~164 (
// Equation(s):
// \Mux2~164_combout  = (\adress[1]~input_o  & (((\Mux2~161_combout ) # (\Mux2~163_combout )))) # (!\adress[1]~input_o  & (\Mux2~154_combout ))

	.dataa(\Mux2~154_combout ),
	.datab(\adress[1]~input_o ),
	.datac(\Mux2~161_combout ),
	.datad(\Mux2~163_combout ),
	.cin(gnd),
	.combout(\Mux2~164_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~164 .lut_mask = 16'hEEE2;
defparam \Mux2~164 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \e_data[4]~4 (
// Equation(s):
// \e_data[4]~4_combout  = (\adress[0]~input_o  & ((\Mux2~164_combout ))) # (!\adress[0]~input_o  & (\Mux2~160_combout ))

	.dataa(\Mux2~160_combout ),
	.datab(\Mux2~164_combout ),
	.datac(gnd),
	.datad(\adress[0]~input_o ),
	.cin(gnd),
	.combout(\e_data[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \e_data[4]~4 .lut_mask = 16'hCCAA;
defparam \e_data[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \p_data[4]~input (
	.i(p_data[4]),
	.ibar(gnd),
	.o(\p_data[4]~input_o ));
// synopsys translate_off
defparam \p_data[4]~input .bus_hold = "false";
defparam \p_data[4]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_ram_block \disk_controller|values_rtl_0|auto_generated|ram_block1a4 (
	.portawe(\disk_write~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(!\clk~input_o ),
	.ena0(vcc),
	.ena1(\disk_read~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\p_data[4]~input_o }),
	.portaaddr({\drs[3]~input_o ,\drs[2]~input_o ,\drs[1]~input_o ,\drs[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\drs[3]~input_o ,\drs[2]~input_o ,\drs[1]~input_o ,\drs[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\disk_controller|values_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a4 .clk1_core_clock_enable = "ena1";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a4 .clk1_input_clock_enable = "ena1";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "disk_controller:disk_controller|altsyncram:values_rtl_0|altsyncram_4pd1:auto_generated|ALTSYNCRAM";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 4;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 14;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 15;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 32;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 4;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a4 .port_b_last_address = 14;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 15;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_width = 32;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M9K";
// synopsys translate_on

dffeas \e_data[4]~reg0 (
	.clk(\clk~input_o ),
	.d(\e_data[4]~4_combout ),
	.asdata(\disk_controller|values_rtl_0|auto_generated|ram_block1a4~portbdataout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal3~2_combout ),
	.ena(\Selector132~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\e_data[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \e_data[4]~reg0 .is_wysiwyg = "true";
defparam \e_data[4]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~293 (
// Equation(s):
// \Mux2~293_combout  = (\adress[5]~input_o  & (!\adress[6]~input_o  & (\dev_in[68]~input_o ))) # (!\adress[5]~input_o  & (((\Mux2~83_combout ))))

	.dataa(\adress[5]~input_o ),
	.datab(\adress[6]~input_o ),
	.datac(\dev_in[68]~input_o ),
	.datad(\Mux2~83_combout ),
	.cin(gnd),
	.combout(\Mux2~293_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~293 .lut_mask = 16'h7520;
defparam \Mux2~293 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~165 (
// Equation(s):
// \Mux2~165_combout  = (\adress[4]~input_o  & (\Mux2~293_combout )) # (!\adress[4]~input_o  & ((\Mux2~87_combout )))

	.dataa(\Mux2~293_combout ),
	.datab(\Mux2~87_combout ),
	.datac(gnd),
	.datad(\adress[4]~input_o ),
	.cin(gnd),
	.combout(\Mux2~165_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~165 .lut_mask = 16'hAACC;
defparam \Mux2~165 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~166 (
// Equation(s):
// \Mux2~166_combout  = (\adress[3]~input_o  & (\Mux2~165_combout )) # (!\adress[3]~input_o  & ((\Mux2~82_combout )))

	.dataa(\Mux2~165_combout ),
	.datab(\Mux2~82_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\Mux2~166_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~166 .lut_mask = 16'hAACC;
defparam \Mux2~166 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~167 (
// Equation(s):
// \Mux2~167_combout  = (\adress[2]~input_o  & (\Mux2~166_combout )) # (!\adress[2]~input_o  & ((\Mux2~147_combout )))

	.dataa(\Mux2~166_combout ),
	.datab(\Mux2~147_combout ),
	.datac(gnd),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\Mux2~167_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~167 .lut_mask = 16'hAACC;
defparam \Mux2~167 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~168 (
// Equation(s):
// \Mux2~168_combout  = (\adress[1]~input_o  & (\Mux2~167_combout )) # (!\adress[1]~input_o  & ((\Mux2~159_combout )))

	.dataa(\Mux2~167_combout ),
	.datab(\Mux2~159_combout ),
	.datac(gnd),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\Mux2~168_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~168 .lut_mask = 16'hAACC;
defparam \Mux2~168 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \e_data[5]~5 (
// Equation(s):
// \e_data[5]~5_combout  = (\adress[0]~input_o  & ((\Mux2~168_combout ))) # (!\adress[0]~input_o  & (\Mux2~164_combout ))

	.dataa(\Mux2~164_combout ),
	.datab(\Mux2~168_combout ),
	.datac(gnd),
	.datad(\adress[0]~input_o ),
	.cin(gnd),
	.combout(\e_data[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \e_data[5]~5 .lut_mask = 16'hCCAA;
defparam \e_data[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \p_data[5]~input (
	.i(p_data[5]),
	.ibar(gnd),
	.o(\p_data[5]~input_o ));
// synopsys translate_off
defparam \p_data[5]~input .bus_hold = "false";
defparam \p_data[5]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_ram_block \disk_controller|values_rtl_0|auto_generated|ram_block1a5 (
	.portawe(\disk_write~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(!\clk~input_o ),
	.ena0(vcc),
	.ena1(\disk_read~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\p_data[5]~input_o }),
	.portaaddr({\drs[3]~input_o ,\drs[2]~input_o ,\drs[1]~input_o ,\drs[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\drs[3]~input_o ,\drs[2]~input_o ,\drs[1]~input_o ,\drs[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\disk_controller|values_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a5 .clk1_core_clock_enable = "ena1";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a5 .clk1_input_clock_enable = "ena1";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "disk_controller:disk_controller|altsyncram:values_rtl_0|altsyncram_4pd1:auto_generated|ALTSYNCRAM";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 4;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 14;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 15;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 32;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 4;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clock = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a5 .port_b_last_address = 14;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 15;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_width = 32;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M9K";
// synopsys translate_on

dffeas \e_data[5]~reg0 (
	.clk(\clk~input_o ),
	.d(\e_data[5]~5_combout ),
	.asdata(\disk_controller|values_rtl_0|auto_generated|ram_block1a5~portbdataout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal3~2_combout ),
	.ena(\Selector132~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\e_data[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \e_data[5]~reg0 .is_wysiwyg = "true";
defparam \e_data[5]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~294 (
// Equation(s):
// \Mux2~294_combout  = (\adress[5]~input_o  & (!\adress[6]~input_o  & (\dev_in[69]~input_o ))) # (!\adress[5]~input_o  & (((\Mux2~109_combout ))))

	.dataa(\adress[5]~input_o ),
	.datab(\adress[6]~input_o ),
	.datac(\dev_in[69]~input_o ),
	.datad(\Mux2~109_combout ),
	.cin(gnd),
	.combout(\Mux2~294_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~294 .lut_mask = 16'h7520;
defparam \Mux2~294 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~169 (
// Equation(s):
// \Mux2~169_combout  = (\adress[4]~input_o  & (\Mux2~294_combout )) # (!\adress[4]~input_o  & ((\Mux2~113_combout )))

	.dataa(\Mux2~294_combout ),
	.datab(\Mux2~113_combout ),
	.datac(gnd),
	.datad(\adress[4]~input_o ),
	.cin(gnd),
	.combout(\Mux2~169_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~169 .lut_mask = 16'hAACC;
defparam \Mux2~169 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~170 (
// Equation(s):
// \Mux2~170_combout  = (\adress[3]~input_o  & (\Mux2~169_combout )) # (!\adress[3]~input_o  & ((\Mux2~108_combout )))

	.dataa(\Mux2~169_combout ),
	.datab(\Mux2~108_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\Mux2~170_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~170 .lut_mask = 16'hAACC;
defparam \Mux2~170 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~171 (
// Equation(s):
// \Mux2~171_combout  = (\adress[2]~input_o  & (\Mux2~170_combout )) # (!\adress[2]~input_o  & ((\Mux2~153_combout )))

	.dataa(\Mux2~170_combout ),
	.datab(\Mux2~153_combout ),
	.datac(gnd),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\Mux2~171_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~171 .lut_mask = 16'hAACC;
defparam \Mux2~171 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~172 (
// Equation(s):
// \Mux2~172_combout  = (\adress[1]~input_o  & (\Mux2~171_combout )) # (!\adress[1]~input_o  & (((\Mux2~161_combout ) # (\Mux2~163_combout ))))

	.dataa(\Mux2~171_combout ),
	.datab(\Mux2~161_combout ),
	.datac(\Mux2~163_combout ),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\Mux2~172_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~172 .lut_mask = 16'hAAFC;
defparam \Mux2~172 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \e_data[6]~6 (
// Equation(s):
// \e_data[6]~6_combout  = (\adress[0]~input_o  & ((\Mux2~172_combout ))) # (!\adress[0]~input_o  & (\Mux2~168_combout ))

	.dataa(\Mux2~168_combout ),
	.datab(\Mux2~172_combout ),
	.datac(gnd),
	.datad(\adress[0]~input_o ),
	.cin(gnd),
	.combout(\e_data[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \e_data[6]~6 .lut_mask = 16'hCCAA;
defparam \e_data[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \p_data[6]~input (
	.i(p_data[6]),
	.ibar(gnd),
	.o(\p_data[6]~input_o ));
// synopsys translate_off
defparam \p_data[6]~input .bus_hold = "false";
defparam \p_data[6]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_ram_block \disk_controller|values_rtl_0|auto_generated|ram_block1a6 (
	.portawe(\disk_write~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(!\clk~input_o ),
	.ena0(vcc),
	.ena1(\disk_read~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\p_data[6]~input_o }),
	.portaaddr({\drs[3]~input_o ,\drs[2]~input_o ,\drs[1]~input_o ,\drs[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\drs[3]~input_o ,\drs[2]~input_o ,\drs[1]~input_o ,\drs[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\disk_controller|values_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a6 .clk1_core_clock_enable = "ena1";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a6 .clk1_input_clock_enable = "ena1";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a6 .logical_ram_name = "disk_controller:disk_controller|altsyncram:values_rtl_0|altsyncram_4pd1:auto_generated|ALTSYNCRAM";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a6 .port_a_address_width = 4;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a6 .port_a_last_address = 14;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 15;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_width = 32;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a6 .port_b_address_width = 4;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clock = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a6 .port_b_last_address = 14;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 15;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_width = 32;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a6 .ram_block_type = "M9K";
// synopsys translate_on

dffeas \e_data[6]~reg0 (
	.clk(\clk~input_o ),
	.d(\e_data[6]~6_combout ),
	.asdata(\disk_controller|values_rtl_0|auto_generated|ram_block1a6~portbdataout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal3~2_combout ),
	.ena(\Selector132~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\e_data[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \e_data[6]~reg0 .is_wysiwyg = "true";
defparam \e_data[6]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~295 (
// Equation(s):
// \Mux2~295_combout  = (\adress[5]~input_o  & (!\adress[6]~input_o  & (\dev_in[70]~input_o ))) # (!\adress[5]~input_o  & (((\Mux2~57_combout ))))

	.dataa(\adress[5]~input_o ),
	.datab(\adress[6]~input_o ),
	.datac(\dev_in[70]~input_o ),
	.datad(\Mux2~57_combout ),
	.cin(gnd),
	.combout(\Mux2~295_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~295 .lut_mask = 16'h7520;
defparam \Mux2~295 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~173 (
// Equation(s):
// \Mux2~173_combout  = (\adress[4]~input_o  & (\Mux2~295_combout )) # (!\adress[4]~input_o  & ((\Mux2~61_combout )))

	.dataa(\Mux2~295_combout ),
	.datab(\Mux2~61_combout ),
	.datac(gnd),
	.datad(\adress[4]~input_o ),
	.cin(gnd),
	.combout(\Mux2~173_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~173 .lut_mask = 16'hAACC;
defparam \Mux2~173 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~174 (
// Equation(s):
// \Mux2~174_combout  = (\adress[3]~input_o  & (\adress[2]~input_o )) # (!\adress[3]~input_o  & ((\adress[2]~input_o  & (\Mux2~56_combout )) # (!\adress[2]~input_o  & ((\Mux2~43_combout )))))

	.dataa(\adress[3]~input_o ),
	.datab(\adress[2]~input_o ),
	.datac(\Mux2~56_combout ),
	.datad(\Mux2~43_combout ),
	.cin(gnd),
	.combout(\Mux2~174_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~174 .lut_mask = 16'hD9C8;
defparam \Mux2~174 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~175 (
// Equation(s):
// \Mux2~175_combout  = (\adress[3]~input_o  & ((\Mux2~174_combout  & (\Mux2~173_combout )) # (!\Mux2~174_combout  & ((\Mux2~157_combout ))))) # (!\adress[3]~input_o  & (((\Mux2~174_combout ))))

	.dataa(\Mux2~173_combout ),
	.datab(\Mux2~157_combout ),
	.datac(\adress[3]~input_o ),
	.datad(\Mux2~174_combout ),
	.cin(gnd),
	.combout(\Mux2~175_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~175 .lut_mask = 16'hAFC0;
defparam \Mux2~175 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~176 (
// Equation(s):
// \Mux2~176_combout  = (\adress[1]~input_o  & (\Mux2~175_combout )) # (!\adress[1]~input_o  & ((\Mux2~167_combout )))

	.dataa(\Mux2~175_combout ),
	.datab(\Mux2~167_combout ),
	.datac(gnd),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\Mux2~176_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~176 .lut_mask = 16'hAACC;
defparam \Mux2~176 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \e_data[7]~7 (
// Equation(s):
// \e_data[7]~7_combout  = (\adress[0]~input_o  & ((\Mux2~176_combout ))) # (!\adress[0]~input_o  & (\Mux2~172_combout ))

	.dataa(\Mux2~172_combout ),
	.datab(\Mux2~176_combout ),
	.datac(gnd),
	.datad(\adress[0]~input_o ),
	.cin(gnd),
	.combout(\e_data[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \e_data[7]~7 .lut_mask = 16'hCCAA;
defparam \e_data[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \p_data[7]~input (
	.i(p_data[7]),
	.ibar(gnd),
	.o(\p_data[7]~input_o ));
// synopsys translate_off
defparam \p_data[7]~input .bus_hold = "false";
defparam \p_data[7]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_ram_block \disk_controller|values_rtl_0|auto_generated|ram_block1a7 (
	.portawe(\disk_write~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(!\clk~input_o ),
	.ena0(vcc),
	.ena1(\disk_read~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\p_data[7]~input_o }),
	.portaaddr({\drs[3]~input_o ,\drs[2]~input_o ,\drs[1]~input_o ,\drs[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\drs[3]~input_o ,\drs[2]~input_o ,\drs[1]~input_o ,\drs[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\disk_controller|values_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a7 .clk1_core_clock_enable = "ena1";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a7 .clk1_input_clock_enable = "ena1";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a7 .logical_ram_name = "disk_controller:disk_controller|altsyncram:values_rtl_0|altsyncram_4pd1:auto_generated|ALTSYNCRAM";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a7 .port_a_address_width = 4;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a7 .port_a_last_address = 14;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 15;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_width = 32;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a7 .port_b_address_width = 4;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clock = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a7 .port_b_last_address = 14;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 15;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_width = 32;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a7 .ram_block_type = "M9K";
// synopsys translate_on

dffeas \e_data[7]~reg0 (
	.clk(\clk~input_o ),
	.d(\e_data[7]~7_combout ),
	.asdata(\disk_controller|values_rtl_0|auto_generated|ram_block1a7~portbdataout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal3~2_combout ),
	.ena(\Selector132~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\e_data[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \e_data[7]~reg0 .is_wysiwyg = "true";
defparam \e_data[7]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~177 (
// Equation(s):
// \Mux2~177_combout  = (!\adress[2]~input_o  & ((\adress[3]~input_o  & (\Mux2~162_combout )) # (!\adress[3]~input_o  & ((\Mux2~122_combout )))))

	.dataa(\Mux2~162_combout ),
	.datab(\Mux2~122_combout ),
	.datac(\adress[3]~input_o ),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\Mux2~177_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~177 .lut_mask = 16'h00AC;
defparam \Mux2~177 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~296 (
// Equation(s):
// \Mux2~296_combout  = (\adress[5]~input_o  & (!\adress[6]~input_o  & (\dev_in[71]~input_o ))) # (!\adress[5]~input_o  & (((\Mux2~135_combout ))))

	.dataa(\adress[5]~input_o ),
	.datab(\adress[6]~input_o ),
	.datac(\dev_in[71]~input_o ),
	.datad(\Mux2~135_combout ),
	.cin(gnd),
	.combout(\Mux2~296_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~296 .lut_mask = 16'h7520;
defparam \Mux2~296 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~178 (
// Equation(s):
// \Mux2~178_combout  = (\adress[4]~input_o  & (\Mux2~296_combout )) # (!\adress[4]~input_o  & ((\Mux2~139_combout )))

	.dataa(\Mux2~296_combout ),
	.datab(\Mux2~139_combout ),
	.datac(gnd),
	.datad(\adress[4]~input_o ),
	.cin(gnd),
	.combout(\Mux2~178_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~178 .lut_mask = 16'hAACC;
defparam \Mux2~178 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~179 (
// Equation(s):
// \Mux2~179_combout  = (\adress[3]~input_o  & (\Mux2~178_combout )) # (!\adress[3]~input_o  & ((\Mux2~134_combout )))

	.dataa(\Mux2~178_combout ),
	.datab(\Mux2~134_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\Mux2~179_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~179 .lut_mask = 16'hAACC;
defparam \Mux2~179 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~180 (
// Equation(s):
// \Mux2~180_combout  = (\Mux2~177_combout ) # ((\adress[2]~input_o  & \Mux2~179_combout ))

	.dataa(\Mux2~177_combout ),
	.datab(\adress[2]~input_o ),
	.datac(\Mux2~179_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mux2~180_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~180 .lut_mask = 16'hEAEA;
defparam \Mux2~180 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~181 (
// Equation(s):
// \Mux2~181_combout  = (\adress[1]~input_o  & (\Mux2~180_combout )) # (!\adress[1]~input_o  & ((\Mux2~171_combout )))

	.dataa(\Mux2~180_combout ),
	.datab(\Mux2~171_combout ),
	.datac(gnd),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\Mux2~181_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~181 .lut_mask = 16'hAACC;
defparam \Mux2~181 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \e_data[8]~8 (
// Equation(s):
// \e_data[8]~8_combout  = (\adress[0]~input_o  & ((\Mux2~181_combout ))) # (!\adress[0]~input_o  & (\Mux2~176_combout ))

	.dataa(\Mux2~176_combout ),
	.datab(\Mux2~181_combout ),
	.datac(gnd),
	.datad(\adress[0]~input_o ),
	.cin(gnd),
	.combout(\e_data[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \e_data[8]~8 .lut_mask = 16'hCCAA;
defparam \e_data[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \p_data[8]~input (
	.i(p_data[8]),
	.ibar(gnd),
	.o(\p_data[8]~input_o ));
// synopsys translate_off
defparam \p_data[8]~input .bus_hold = "false";
defparam \p_data[8]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_ram_block \disk_controller|values_rtl_0|auto_generated|ram_block1a8 (
	.portawe(\disk_write~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(!\clk~input_o ),
	.ena0(vcc),
	.ena1(\disk_read~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\p_data[8]~input_o }),
	.portaaddr({\drs[3]~input_o ,\drs[2]~input_o ,\drs[1]~input_o ,\drs[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\drs[3]~input_o ,\drs[2]~input_o ,\drs[1]~input_o ,\drs[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\disk_controller|values_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a8 .clk1_core_clock_enable = "ena1";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a8 .clk1_input_clock_enable = "ena1";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a8 .logical_ram_name = "disk_controller:disk_controller|altsyncram:values_rtl_0|altsyncram_4pd1:auto_generated|ALTSYNCRAM";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a8 .port_a_address_width = 4;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a8 .port_a_last_address = 14;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 15;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a8 .port_b_address_clock = "clock1";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a8 .port_b_address_width = 4;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clock = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a8 .port_b_first_bit_number = 8;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a8 .port_b_last_address = 14;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 15;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_width = 32;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock1";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a8 .ram_block_type = "M9K";
// synopsys translate_on

dffeas \e_data[8]~reg0 (
	.clk(\clk~input_o ),
	.d(\e_data[8]~8_combout ),
	.asdata(\disk_controller|values_rtl_0|auto_generated|ram_block1a8~portbdataout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal3~2_combout ),
	.ena(\Selector132~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\e_data[8]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \e_data[8]~reg0 .is_wysiwyg = "true";
defparam \e_data[8]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~297 (
// Equation(s):
// \Mux2~297_combout  = (\adress[5]~input_o  & (!\adress[6]~input_o  & (\dev_in[72]~input_o ))) # (!\adress[5]~input_o  & (((\Mux2~65_combout ))))

	.dataa(\adress[5]~input_o ),
	.datab(\adress[6]~input_o ),
	.datac(\dev_in[72]~input_o ),
	.datad(\Mux2~65_combout ),
	.cin(gnd),
	.combout(\Mux2~297_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~297 .lut_mask = 16'h7520;
defparam \Mux2~297 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~182 (
// Equation(s):
// \Mux2~182_combout  = (\adress[4]~input_o  & (\Mux2~297_combout )) # (!\adress[4]~input_o  & ((\Mux2~69_combout )))

	.dataa(\Mux2~297_combout ),
	.datab(\Mux2~69_combout ),
	.datac(gnd),
	.datad(\adress[4]~input_o ),
	.cin(gnd),
	.combout(\Mux2~182_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~182 .lut_mask = 16'hAACC;
defparam \Mux2~182 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~183 (
// Equation(s):
// \Mux2~183_combout  = (\adress[3]~input_o  & (\Mux2~182_combout )) # (!\adress[3]~input_o  & ((\Mux2~146_combout )))

	.dataa(\Mux2~182_combout ),
	.datab(\Mux2~146_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\Mux2~183_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~183 .lut_mask = 16'hAACC;
defparam \Mux2~183 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~184 (
// Equation(s):
// \Mux2~184_combout  = (\adress[2]~input_o  & (\Mux2~183_combout )) # (!\adress[2]~input_o  & ((\Mux2~166_combout )))

	.dataa(\Mux2~183_combout ),
	.datab(\Mux2~166_combout ),
	.datac(gnd),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\Mux2~184_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~184 .lut_mask = 16'hAACC;
defparam \Mux2~184 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~185 (
// Equation(s):
// \Mux2~185_combout  = (\adress[1]~input_o  & (\Mux2~184_combout )) # (!\adress[1]~input_o  & ((\Mux2~175_combout )))

	.dataa(\Mux2~184_combout ),
	.datab(\Mux2~175_combout ),
	.datac(gnd),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\Mux2~185_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~185 .lut_mask = 16'hAACC;
defparam \Mux2~185 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \e_data[9]~9 (
// Equation(s):
// \e_data[9]~9_combout  = (\adress[0]~input_o  & ((\Mux2~185_combout ))) # (!\adress[0]~input_o  & (\Mux2~181_combout ))

	.dataa(\Mux2~181_combout ),
	.datab(\Mux2~185_combout ),
	.datac(gnd),
	.datad(\adress[0]~input_o ),
	.cin(gnd),
	.combout(\e_data[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \e_data[9]~9 .lut_mask = 16'hCCAA;
defparam \e_data[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \p_data[9]~input (
	.i(p_data[9]),
	.ibar(gnd),
	.o(\p_data[9]~input_o ));
// synopsys translate_off
defparam \p_data[9]~input .bus_hold = "false";
defparam \p_data[9]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_ram_block \disk_controller|values_rtl_0|auto_generated|ram_block1a9 (
	.portawe(\disk_write~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(!\clk~input_o ),
	.ena0(vcc),
	.ena1(\disk_read~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\p_data[9]~input_o }),
	.portaaddr({\drs[3]~input_o ,\drs[2]~input_o ,\drs[1]~input_o ,\drs[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\drs[3]~input_o ,\drs[2]~input_o ,\drs[1]~input_o ,\drs[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\disk_controller|values_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a9 .clk1_core_clock_enable = "ena1";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a9 .clk1_input_clock_enable = "ena1";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a9 .logical_ram_name = "disk_controller:disk_controller|altsyncram:values_rtl_0|altsyncram_4pd1:auto_generated|ALTSYNCRAM";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a9 .port_a_address_width = 4;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a9 .port_a_last_address = 14;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 15;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_width = 32;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a9 .port_b_address_clock = "clock1";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a9 .port_b_address_width = 4;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clock = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a9 .port_b_first_bit_number = 9;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a9 .port_b_last_address = 14;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 15;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_width = 32;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock1";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a9 .ram_block_type = "M9K";
// synopsys translate_on

dffeas \e_data[9]~reg0 (
	.clk(\clk~input_o ),
	.d(\e_data[9]~9_combout ),
	.asdata(\disk_controller|values_rtl_0|auto_generated|ram_block1a9~portbdataout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal3~2_combout ),
	.ena(\Selector132~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\e_data[9]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \e_data[9]~reg0 .is_wysiwyg = "true";
defparam \e_data[9]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~298 (
// Equation(s):
// \Mux2~298_combout  = (\adress[5]~input_o  & (!\adress[6]~input_o  & (\dev_in[73]~input_o ))) # (!\adress[5]~input_o  & (((\Mux2~91_combout ))))

	.dataa(\adress[5]~input_o ),
	.datab(\adress[6]~input_o ),
	.datac(\dev_in[73]~input_o ),
	.datad(\Mux2~91_combout ),
	.cin(gnd),
	.combout(\Mux2~298_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~298 .lut_mask = 16'h7520;
defparam \Mux2~298 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~186 (
// Equation(s):
// \Mux2~186_combout  = (\adress[4]~input_o  & (\Mux2~298_combout )) # (!\adress[4]~input_o  & ((\Mux2~95_combout )))

	.dataa(\Mux2~298_combout ),
	.datab(\Mux2~95_combout ),
	.datac(gnd),
	.datad(\adress[4]~input_o ),
	.cin(gnd),
	.combout(\Mux2~186_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~186 .lut_mask = 16'hAACC;
defparam \Mux2~186 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~187 (
// Equation(s):
// \Mux2~187_combout  = (\adress[3]~input_o  & (\Mux2~186_combout )) # (!\adress[3]~input_o  & ((\Mux2~152_combout )))

	.dataa(\Mux2~186_combout ),
	.datab(\Mux2~152_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\Mux2~187_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~187 .lut_mask = 16'hAACC;
defparam \Mux2~187 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~188 (
// Equation(s):
// \Mux2~188_combout  = (\adress[2]~input_o  & (\Mux2~187_combout )) # (!\adress[2]~input_o  & ((\Mux2~170_combout )))

	.dataa(\Mux2~187_combout ),
	.datab(\Mux2~170_combout ),
	.datac(gnd),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\Mux2~188_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~188 .lut_mask = 16'hAACC;
defparam \Mux2~188 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~189 (
// Equation(s):
// \Mux2~189_combout  = (\adress[1]~input_o  & (\Mux2~188_combout )) # (!\adress[1]~input_o  & ((\Mux2~180_combout )))

	.dataa(\Mux2~188_combout ),
	.datab(\Mux2~180_combout ),
	.datac(gnd),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\Mux2~189_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~189 .lut_mask = 16'hAACC;
defparam \Mux2~189 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \e_data[10]~10 (
// Equation(s):
// \e_data[10]~10_combout  = (\adress[0]~input_o  & ((\Mux2~189_combout ))) # (!\adress[0]~input_o  & (\Mux2~185_combout ))

	.dataa(\Mux2~185_combout ),
	.datab(\Mux2~189_combout ),
	.datac(gnd),
	.datad(\adress[0]~input_o ),
	.cin(gnd),
	.combout(\e_data[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \e_data[10]~10 .lut_mask = 16'hCCAA;
defparam \e_data[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \p_data[10]~input (
	.i(p_data[10]),
	.ibar(gnd),
	.o(\p_data[10]~input_o ));
// synopsys translate_off
defparam \p_data[10]~input .bus_hold = "false";
defparam \p_data[10]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_ram_block \disk_controller|values_rtl_0|auto_generated|ram_block1a10 (
	.portawe(\disk_write~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(!\clk~input_o ),
	.ena0(vcc),
	.ena1(\disk_read~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\p_data[10]~input_o }),
	.portaaddr({\drs[3]~input_o ,\drs[2]~input_o ,\drs[1]~input_o ,\drs[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\drs[3]~input_o ,\drs[2]~input_o ,\drs[1]~input_o ,\drs[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\disk_controller|values_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a10 .clk1_core_clock_enable = "ena1";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a10 .clk1_input_clock_enable = "ena1";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a10 .logical_ram_name = "disk_controller:disk_controller|altsyncram:values_rtl_0|altsyncram_4pd1:auto_generated|ALTSYNCRAM";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a10 .operation_mode = "dual_port";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a10 .port_a_address_width = 4;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a10 .port_a_last_address = 14;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 15;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_width = 32;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a10 .port_b_address_clock = "clock1";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a10 .port_b_address_width = 4;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clock = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a10 .port_b_first_bit_number = 10;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a10 .port_b_last_address = 14;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 15;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_width = 32;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock1";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a10 .ram_block_type = "M9K";
// synopsys translate_on

dffeas \e_data[10]~reg0 (
	.clk(\clk~input_o ),
	.d(\e_data[10]~10_combout ),
	.asdata(\disk_controller|values_rtl_0|auto_generated|ram_block1a10~portbdataout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal3~2_combout ),
	.ena(\Selector132~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\e_data[10]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \e_data[10]~reg0 .is_wysiwyg = "true";
defparam \e_data[10]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~190 (
// Equation(s):
// \Mux2~190_combout  = (!\adress[2]~input_o  & ((\adress[3]~input_o  & (\Mux2~173_combout )) # (!\adress[3]~input_o  & ((\Mux2~56_combout )))))

	.dataa(\Mux2~173_combout ),
	.datab(\Mux2~56_combout ),
	.datac(\adress[3]~input_o ),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\Mux2~190_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~190 .lut_mask = 16'h00AC;
defparam \Mux2~190 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~299 (
// Equation(s):
// \Mux2~299_combout  = (\adress[5]~input_o  & (!\adress[6]~input_o  & (\dev_in[74]~input_o ))) # (!\adress[5]~input_o  & (((\Mux2~36_combout ))))

	.dataa(\adress[5]~input_o ),
	.datab(\adress[6]~input_o ),
	.datac(\dev_in[74]~input_o ),
	.datad(\Mux2~36_combout ),
	.cin(gnd),
	.combout(\Mux2~299_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~299 .lut_mask = 16'h7520;
defparam \Mux2~299 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~191 (
// Equation(s):
// \Mux2~191_combout  = (\adress[4]~input_o  & (\Mux2~299_combout )) # (!\adress[4]~input_o  & ((\Mux2~42_combout )))

	.dataa(\Mux2~299_combout ),
	.datab(\Mux2~42_combout ),
	.datac(gnd),
	.datad(\adress[4]~input_o ),
	.cin(gnd),
	.combout(\Mux2~191_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~191 .lut_mask = 16'hAACC;
defparam \Mux2~191 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~192 (
// Equation(s):
// \Mux2~192_combout  = (\adress[3]~input_o  & (\Mux2~191_combout )) # (!\adress[3]~input_o  & ((\Mux2~157_combout )))

	.dataa(\Mux2~191_combout ),
	.datab(\Mux2~157_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\Mux2~192_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~192 .lut_mask = 16'hAACC;
defparam \Mux2~192 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~193 (
// Equation(s):
// \Mux2~193_combout  = (\Mux2~190_combout ) # ((\adress[2]~input_o  & \Mux2~192_combout ))

	.dataa(\Mux2~190_combout ),
	.datab(\adress[2]~input_o ),
	.datac(\Mux2~192_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mux2~193_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~193 .lut_mask = 16'hEAEA;
defparam \Mux2~193 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~194 (
// Equation(s):
// \Mux2~194_combout  = (\adress[1]~input_o  & (\Mux2~193_combout )) # (!\adress[1]~input_o  & ((\Mux2~184_combout )))

	.dataa(\Mux2~193_combout ),
	.datab(\Mux2~184_combout ),
	.datac(gnd),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\Mux2~194_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~194 .lut_mask = 16'hAACC;
defparam \Mux2~194 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \e_data[11]~11 (
// Equation(s):
// \e_data[11]~11_combout  = (\adress[0]~input_o  & ((\Mux2~194_combout ))) # (!\adress[0]~input_o  & (\Mux2~189_combout ))

	.dataa(\Mux2~189_combout ),
	.datab(\Mux2~194_combout ),
	.datac(gnd),
	.datad(\adress[0]~input_o ),
	.cin(gnd),
	.combout(\e_data[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \e_data[11]~11 .lut_mask = 16'hCCAA;
defparam \e_data[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \p_data[11]~input (
	.i(p_data[11]),
	.ibar(gnd),
	.o(\p_data[11]~input_o ));
// synopsys translate_off
defparam \p_data[11]~input .bus_hold = "false";
defparam \p_data[11]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_ram_block \disk_controller|values_rtl_0|auto_generated|ram_block1a11 (
	.portawe(\disk_write~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(!\clk~input_o ),
	.ena0(vcc),
	.ena1(\disk_read~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\p_data[11]~input_o }),
	.portaaddr({\drs[3]~input_o ,\drs[2]~input_o ,\drs[1]~input_o ,\drs[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\drs[3]~input_o ,\drs[2]~input_o ,\drs[1]~input_o ,\drs[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\disk_controller|values_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a11 .clk1_core_clock_enable = "ena1";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a11 .clk1_input_clock_enable = "ena1";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a11 .logical_ram_name = "disk_controller:disk_controller|altsyncram:values_rtl_0|altsyncram_4pd1:auto_generated|ALTSYNCRAM";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a11 .operation_mode = "dual_port";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a11 .port_a_address_width = 4;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a11 .port_a_last_address = 14;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 15;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_width = 32;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a11 .port_b_address_clock = "clock1";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a11 .port_b_address_width = 4;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clock = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a11 .port_b_first_bit_number = 11;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a11 .port_b_last_address = 14;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 15;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_width = 32;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock1";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a11 .ram_block_type = "M9K";
// synopsys translate_on

dffeas \e_data[11]~reg0 (
	.clk(\clk~input_o ),
	.d(\e_data[11]~11_combout ),
	.asdata(\disk_controller|values_rtl_0|auto_generated|ram_block1a11~portbdataout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal3~2_combout ),
	.ena(\Selector132~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\e_data[11]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \e_data[11]~reg0 .is_wysiwyg = "true";
defparam \e_data[11]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~300 (
// Equation(s):
// \Mux2~300_combout  = (\adress[5]~input_o  & (!\adress[6]~input_o  & (\dev_in[75]~input_o ))) # (!\adress[5]~input_o  & (((\Mux2~117_combout ))))

	.dataa(\adress[5]~input_o ),
	.datab(\adress[6]~input_o ),
	.datac(\dev_in[75]~input_o ),
	.datad(\Mux2~117_combout ),
	.cin(gnd),
	.combout(\Mux2~300_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~300 .lut_mask = 16'h7520;
defparam \Mux2~300 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~195 (
// Equation(s):
// \Mux2~195_combout  = (\adress[4]~input_o  & (\Mux2~300_combout )) # (!\adress[4]~input_o  & ((\Mux2~121_combout )))

	.dataa(\Mux2~300_combout ),
	.datab(\Mux2~121_combout ),
	.datac(gnd),
	.datad(\adress[4]~input_o ),
	.cin(gnd),
	.combout(\Mux2~195_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~195 .lut_mask = 16'hAACC;
defparam \Mux2~195 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~196 (
// Equation(s):
// \Mux2~196_combout  = (\adress[3]~input_o  & (\Mux2~195_combout )) # (!\adress[3]~input_o  & ((\Mux2~162_combout )))

	.dataa(\Mux2~195_combout ),
	.datab(\Mux2~162_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\Mux2~196_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~196 .lut_mask = 16'hAACC;
defparam \Mux2~196 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~197 (
// Equation(s):
// \Mux2~197_combout  = (\adress[2]~input_o  & (\Mux2~196_combout )) # (!\adress[2]~input_o  & ((\Mux2~179_combout )))

	.dataa(\Mux2~196_combout ),
	.datab(\Mux2~179_combout ),
	.datac(gnd),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\Mux2~197_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~197 .lut_mask = 16'hAACC;
defparam \Mux2~197 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~198 (
// Equation(s):
// \Mux2~198_combout  = (\adress[1]~input_o  & (\Mux2~197_combout )) # (!\adress[1]~input_o  & ((\Mux2~188_combout )))

	.dataa(\Mux2~197_combout ),
	.datab(\Mux2~188_combout ),
	.datac(gnd),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\Mux2~198_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~198 .lut_mask = 16'hAACC;
defparam \Mux2~198 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \e_data[12]~12 (
// Equation(s):
// \e_data[12]~12_combout  = (\adress[0]~input_o  & ((\Mux2~198_combout ))) # (!\adress[0]~input_o  & (\Mux2~194_combout ))

	.dataa(\Mux2~194_combout ),
	.datab(\Mux2~198_combout ),
	.datac(gnd),
	.datad(\adress[0]~input_o ),
	.cin(gnd),
	.combout(\e_data[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \e_data[12]~12 .lut_mask = 16'hCCAA;
defparam \e_data[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \p_data[12]~input (
	.i(p_data[12]),
	.ibar(gnd),
	.o(\p_data[12]~input_o ));
// synopsys translate_off
defparam \p_data[12]~input .bus_hold = "false";
defparam \p_data[12]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_ram_block \disk_controller|values_rtl_0|auto_generated|ram_block1a12 (
	.portawe(\disk_write~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(!\clk~input_o ),
	.ena0(vcc),
	.ena1(\disk_read~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\p_data[12]~input_o }),
	.portaaddr({\drs[3]~input_o ,\drs[2]~input_o ,\drs[1]~input_o ,\drs[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\drs[3]~input_o ,\drs[2]~input_o ,\drs[1]~input_o ,\drs[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\disk_controller|values_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a12 .clk1_core_clock_enable = "ena1";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a12 .clk1_input_clock_enable = "ena1";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a12 .logical_ram_name = "disk_controller:disk_controller|altsyncram:values_rtl_0|altsyncram_4pd1:auto_generated|ALTSYNCRAM";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a12 .port_a_address_width = 4;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a12 .port_a_last_address = 14;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 15;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_width = 32;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a12 .port_b_address_clock = "clock1";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a12 .port_b_address_width = 4;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clock = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a12 .port_b_first_bit_number = 12;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a12 .port_b_last_address = 14;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 15;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_width = 32;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock1";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a12 .ram_block_type = "M9K";
// synopsys translate_on

dffeas \e_data[12]~reg0 (
	.clk(\clk~input_o ),
	.d(\e_data[12]~12_combout ),
	.asdata(\disk_controller|values_rtl_0|auto_generated|ram_block1a12~portbdataout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal3~2_combout ),
	.ena(\Selector132~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\e_data[12]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \e_data[12]~reg0 .is_wysiwyg = "true";
defparam \e_data[12]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~301 (
// Equation(s):
// \Mux2~301_combout  = (\adress[5]~input_o  & (!\adress[6]~input_o  & (\dev_in[76]~input_o ))) # (!\adress[5]~input_o  & (((\Mux2~77_combout ))))

	.dataa(\adress[5]~input_o ),
	.datab(\adress[6]~input_o ),
	.datac(\dev_in[76]~input_o ),
	.datad(\Mux2~77_combout ),
	.cin(gnd),
	.combout(\Mux2~301_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~301 .lut_mask = 16'h7520;
defparam \Mux2~301 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~199 (
// Equation(s):
// \Mux2~199_combout  = (\adress[4]~input_o  & (\Mux2~301_combout )) # (!\adress[4]~input_o  & ((\Mux2~81_combout )))

	.dataa(\Mux2~301_combout ),
	.datab(\Mux2~81_combout ),
	.datac(gnd),
	.datad(\adress[4]~input_o ),
	.cin(gnd),
	.combout(\Mux2~199_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~199 .lut_mask = 16'hAACC;
defparam \Mux2~199 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~200 (
// Equation(s):
// \Mux2~200_combout  = (\adress[3]~input_o  & (\Mux2~199_combout )) # (!\adress[3]~input_o  & ((\Mux2~165_combout )))

	.dataa(\Mux2~199_combout ),
	.datab(\Mux2~165_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\Mux2~200_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~200 .lut_mask = 16'hAACC;
defparam \Mux2~200 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~201 (
// Equation(s):
// \Mux2~201_combout  = (\adress[2]~input_o  & (\Mux2~200_combout )) # (!\adress[2]~input_o  & ((\Mux2~183_combout )))

	.dataa(\Mux2~200_combout ),
	.datab(\Mux2~183_combout ),
	.datac(gnd),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\Mux2~201_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~201 .lut_mask = 16'hAACC;
defparam \Mux2~201 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~202 (
// Equation(s):
// \Mux2~202_combout  = (\adress[1]~input_o  & (\Mux2~201_combout )) # (!\adress[1]~input_o  & ((\Mux2~193_combout )))

	.dataa(\Mux2~201_combout ),
	.datab(\Mux2~193_combout ),
	.datac(gnd),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\Mux2~202_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~202 .lut_mask = 16'hAACC;
defparam \Mux2~202 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \e_data[13]~13 (
// Equation(s):
// \e_data[13]~13_combout  = (\adress[0]~input_o  & ((\Mux2~202_combout ))) # (!\adress[0]~input_o  & (\Mux2~198_combout ))

	.dataa(\Mux2~198_combout ),
	.datab(\Mux2~202_combout ),
	.datac(gnd),
	.datad(\adress[0]~input_o ),
	.cin(gnd),
	.combout(\e_data[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \e_data[13]~13 .lut_mask = 16'hCCAA;
defparam \e_data[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \p_data[13]~input (
	.i(p_data[13]),
	.ibar(gnd),
	.o(\p_data[13]~input_o ));
// synopsys translate_off
defparam \p_data[13]~input .bus_hold = "false";
defparam \p_data[13]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_ram_block \disk_controller|values_rtl_0|auto_generated|ram_block1a13 (
	.portawe(\disk_write~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(!\clk~input_o ),
	.ena0(vcc),
	.ena1(\disk_read~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\p_data[13]~input_o }),
	.portaaddr({\drs[3]~input_o ,\drs[2]~input_o ,\drs[1]~input_o ,\drs[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\drs[3]~input_o ,\drs[2]~input_o ,\drs[1]~input_o ,\drs[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\disk_controller|values_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a13 .clk1_core_clock_enable = "ena1";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a13 .clk1_input_clock_enable = "ena1";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a13 .logical_ram_name = "disk_controller:disk_controller|altsyncram:values_rtl_0|altsyncram_4pd1:auto_generated|ALTSYNCRAM";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a13 .operation_mode = "dual_port";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a13 .port_a_address_width = 4;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a13 .port_a_last_address = 14;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 15;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_width = 32;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a13 .port_b_address_clock = "clock1";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a13 .port_b_address_width = 4;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clock = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a13 .port_b_first_bit_number = 13;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a13 .port_b_last_address = 14;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 15;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_width = 32;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock1";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a13 .ram_block_type = "M9K";
// synopsys translate_on

dffeas \e_data[13]~reg0 (
	.clk(\clk~input_o ),
	.d(\e_data[13]~13_combout ),
	.asdata(\disk_controller|values_rtl_0|auto_generated|ram_block1a13~portbdataout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal3~2_combout ),
	.ena(\Selector132~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\e_data[13]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \e_data[13]~reg0 .is_wysiwyg = "true";
defparam \e_data[13]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~302 (
// Equation(s):
// \Mux2~302_combout  = (\adress[5]~input_o  & (!\adress[6]~input_o  & (\dev_in[77]~input_o ))) # (!\adress[5]~input_o  & (((\Mux2~103_combout ))))

	.dataa(\adress[5]~input_o ),
	.datab(\adress[6]~input_o ),
	.datac(\dev_in[77]~input_o ),
	.datad(\Mux2~103_combout ),
	.cin(gnd),
	.combout(\Mux2~302_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~302 .lut_mask = 16'h7520;
defparam \Mux2~302 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~203 (
// Equation(s):
// \Mux2~203_combout  = (\adress[4]~input_o  & (\Mux2~302_combout )) # (!\adress[4]~input_o  & ((\Mux2~107_combout )))

	.dataa(\Mux2~302_combout ),
	.datab(\Mux2~107_combout ),
	.datac(gnd),
	.datad(\adress[4]~input_o ),
	.cin(gnd),
	.combout(\Mux2~203_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~203 .lut_mask = 16'hAACC;
defparam \Mux2~203 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~204 (
// Equation(s):
// \Mux2~204_combout  = (\adress[3]~input_o  & (\Mux2~203_combout )) # (!\adress[3]~input_o  & ((\Mux2~169_combout )))

	.dataa(\Mux2~203_combout ),
	.datab(\Mux2~169_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\Mux2~204_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~204 .lut_mask = 16'hAACC;
defparam \Mux2~204 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~205 (
// Equation(s):
// \Mux2~205_combout  = (\adress[2]~input_o  & (\Mux2~204_combout )) # (!\adress[2]~input_o  & ((\Mux2~187_combout )))

	.dataa(\Mux2~204_combout ),
	.datab(\Mux2~187_combout ),
	.datac(gnd),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\Mux2~205_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~205 .lut_mask = 16'hAACC;
defparam \Mux2~205 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~206 (
// Equation(s):
// \Mux2~206_combout  = (\adress[1]~input_o  & (\Mux2~205_combout )) # (!\adress[1]~input_o  & ((\Mux2~197_combout )))

	.dataa(\Mux2~205_combout ),
	.datab(\Mux2~197_combout ),
	.datac(gnd),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\Mux2~206_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~206 .lut_mask = 16'hAACC;
defparam \Mux2~206 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \e_data[14]~14 (
// Equation(s):
// \e_data[14]~14_combout  = (\adress[0]~input_o  & ((\Mux2~206_combout ))) # (!\adress[0]~input_o  & (\Mux2~202_combout ))

	.dataa(\Mux2~202_combout ),
	.datab(\Mux2~206_combout ),
	.datac(gnd),
	.datad(\adress[0]~input_o ),
	.cin(gnd),
	.combout(\e_data[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \e_data[14]~14 .lut_mask = 16'hCCAA;
defparam \e_data[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \p_data[14]~input (
	.i(p_data[14]),
	.ibar(gnd),
	.o(\p_data[14]~input_o ));
// synopsys translate_off
defparam \p_data[14]~input .bus_hold = "false";
defparam \p_data[14]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_ram_block \disk_controller|values_rtl_0|auto_generated|ram_block1a14 (
	.portawe(\disk_write~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(!\clk~input_o ),
	.ena0(vcc),
	.ena1(\disk_read~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\p_data[14]~input_o }),
	.portaaddr({\drs[3]~input_o ,\drs[2]~input_o ,\drs[1]~input_o ,\drs[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\drs[3]~input_o ,\drs[2]~input_o ,\drs[1]~input_o ,\drs[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\disk_controller|values_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a14 .clk1_core_clock_enable = "ena1";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a14 .clk1_input_clock_enable = "ena1";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a14 .logical_ram_name = "disk_controller:disk_controller|altsyncram:values_rtl_0|altsyncram_4pd1:auto_generated|ALTSYNCRAM";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a14 .operation_mode = "dual_port";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a14 .port_a_address_width = 4;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a14 .port_a_last_address = 14;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 15;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_width = 32;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a14 .port_b_address_clock = "clock1";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a14 .port_b_address_width = 4;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clock = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a14 .port_b_first_bit_number = 14;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a14 .port_b_last_address = 14;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 15;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_width = 32;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock1";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a14 .ram_block_type = "M9K";
// synopsys translate_on

dffeas \e_data[14]~reg0 (
	.clk(\clk~input_o ),
	.d(\e_data[14]~14_combout ),
	.asdata(\disk_controller|values_rtl_0|auto_generated|ram_block1a14~portbdataout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal3~2_combout ),
	.ena(\Selector132~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\e_data[14]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \e_data[14]~reg0 .is_wysiwyg = "true";
defparam \e_data[14]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~303 (
// Equation(s):
// \Mux2~303_combout  = (\adress[5]~input_o  & (!\adress[6]~input_o  & (\dev_in[78]~input_o ))) # (!\adress[5]~input_o  & (((\Mux2~51_combout ))))

	.dataa(\adress[5]~input_o ),
	.datab(\adress[6]~input_o ),
	.datac(\dev_in[78]~input_o ),
	.datad(\Mux2~51_combout ),
	.cin(gnd),
	.combout(\Mux2~303_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~303 .lut_mask = 16'h7520;
defparam \Mux2~303 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~207 (
// Equation(s):
// \Mux2~207_combout  = (\adress[4]~input_o  & (\Mux2~303_combout )) # (!\adress[4]~input_o  & ((\Mux2~55_combout )))

	.dataa(\Mux2~303_combout ),
	.datab(\Mux2~55_combout ),
	.datac(gnd),
	.datad(\adress[4]~input_o ),
	.cin(gnd),
	.combout(\Mux2~207_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~207 .lut_mask = 16'hAACC;
defparam \Mux2~207 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~208 (
// Equation(s):
// \Mux2~208_combout  = (\adress[3]~input_o  & (\Mux2~207_combout )) # (!\adress[3]~input_o  & ((\Mux2~173_combout )))

	.dataa(\Mux2~207_combout ),
	.datab(\Mux2~173_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\Mux2~208_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~208 .lut_mask = 16'hAACC;
defparam \Mux2~208 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~209 (
// Equation(s):
// \Mux2~209_combout  = (\adress[2]~input_o  & (\Mux2~208_combout )) # (!\adress[2]~input_o  & ((\Mux2~192_combout )))

	.dataa(\Mux2~208_combout ),
	.datab(\Mux2~192_combout ),
	.datac(gnd),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\Mux2~209_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~209 .lut_mask = 16'hAACC;
defparam \Mux2~209 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~210 (
// Equation(s):
// \Mux2~210_combout  = (\adress[1]~input_o  & (\Mux2~209_combout )) # (!\adress[1]~input_o  & ((\Mux2~201_combout )))

	.dataa(\Mux2~209_combout ),
	.datab(\Mux2~201_combout ),
	.datac(gnd),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\Mux2~210_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~210 .lut_mask = 16'hAACC;
defparam \Mux2~210 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \e_data[15]~15 (
// Equation(s):
// \e_data[15]~15_combout  = (\adress[0]~input_o  & ((\Mux2~210_combout ))) # (!\adress[0]~input_o  & (\Mux2~206_combout ))

	.dataa(\Mux2~206_combout ),
	.datab(\Mux2~210_combout ),
	.datac(gnd),
	.datad(\adress[0]~input_o ),
	.cin(gnd),
	.combout(\e_data[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \e_data[15]~15 .lut_mask = 16'hCCAA;
defparam \e_data[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \p_data[15]~input (
	.i(p_data[15]),
	.ibar(gnd),
	.o(\p_data[15]~input_o ));
// synopsys translate_off
defparam \p_data[15]~input .bus_hold = "false";
defparam \p_data[15]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_ram_block \disk_controller|values_rtl_0|auto_generated|ram_block1a15 (
	.portawe(\disk_write~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(!\clk~input_o ),
	.ena0(vcc),
	.ena1(\disk_read~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\p_data[15]~input_o }),
	.portaaddr({\drs[3]~input_o ,\drs[2]~input_o ,\drs[1]~input_o ,\drs[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\drs[3]~input_o ,\drs[2]~input_o ,\drs[1]~input_o ,\drs[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\disk_controller|values_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a15 .clk1_core_clock_enable = "ena1";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a15 .clk1_input_clock_enable = "ena1";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a15 .logical_ram_name = "disk_controller:disk_controller|altsyncram:values_rtl_0|altsyncram_4pd1:auto_generated|ALTSYNCRAM";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "dont_care";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a15 .operation_mode = "dual_port";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a15 .port_a_address_width = 4;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a15 .port_a_last_address = 14;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 15;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_width = 32;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a15 .port_b_address_clock = "clock1";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a15 .port_b_address_width = 4;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clock = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a15 .port_b_first_bit_number = 15;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a15 .port_b_last_address = 14;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 15;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_width = 32;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock1";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a15 .ram_block_type = "M9K";
// synopsys translate_on

dffeas \e_data[15]~reg0 (
	.clk(\clk~input_o ),
	.d(\e_data[15]~15_combout ),
	.asdata(\disk_controller|values_rtl_0|auto_generated|ram_block1a15~portbdataout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal3~2_combout ),
	.ena(\Selector132~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\e_data[15]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \e_data[15]~reg0 .is_wysiwyg = "true";
defparam \e_data[15]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~211 (
// Equation(s):
// \Mux2~211_combout  = (\adress[5]~input_o  & (((\dev_in[79]~input_o  & !\adress[6]~input_o )))) # (!\adress[5]~input_o  & (\Mux2~130_combout ))

	.dataa(\Mux2~130_combout ),
	.datab(\dev_in[79]~input_o ),
	.datac(\adress[5]~input_o ),
	.datad(\adress[6]~input_o ),
	.cin(gnd),
	.combout(\Mux2~211_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~211 .lut_mask = 16'h0ACA;
defparam \Mux2~211 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~212 (
// Equation(s):
// \Mux2~212_combout  = (\adress[4]~input_o  & (\Mux2~211_combout )) # (!\adress[4]~input_o  & ((\Mux2~133_combout )))

	.dataa(\Mux2~211_combout ),
	.datab(\Mux2~133_combout ),
	.datac(gnd),
	.datad(\adress[4]~input_o ),
	.cin(gnd),
	.combout(\Mux2~212_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~212 .lut_mask = 16'hAACC;
defparam \Mux2~212 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~213 (
// Equation(s):
// \Mux2~213_combout  = (\adress[3]~input_o  & (\Mux2~212_combout )) # (!\adress[3]~input_o  & ((\Mux2~178_combout )))

	.dataa(\Mux2~212_combout ),
	.datab(\Mux2~178_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\Mux2~213_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~213 .lut_mask = 16'hAACC;
defparam \Mux2~213 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~214 (
// Equation(s):
// \Mux2~214_combout  = (\adress[2]~input_o  & (\Mux2~213_combout )) # (!\adress[2]~input_o  & ((\Mux2~196_combout )))

	.dataa(\Mux2~213_combout ),
	.datab(\Mux2~196_combout ),
	.datac(gnd),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\Mux2~214_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~214 .lut_mask = 16'hAACC;
defparam \Mux2~214 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~215 (
// Equation(s):
// \Mux2~215_combout  = (\adress[1]~input_o  & (\Mux2~214_combout )) # (!\adress[1]~input_o  & ((\Mux2~205_combout )))

	.dataa(\Mux2~214_combout ),
	.datab(\Mux2~205_combout ),
	.datac(gnd),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\Mux2~215_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~215 .lut_mask = 16'hAACC;
defparam \Mux2~215 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \e_data[16]~16 (
// Equation(s):
// \e_data[16]~16_combout  = (\adress[0]~input_o  & ((\Mux2~215_combout ))) # (!\adress[0]~input_o  & (\Mux2~210_combout ))

	.dataa(\Mux2~210_combout ),
	.datab(\Mux2~215_combout ),
	.datac(gnd),
	.datad(\adress[0]~input_o ),
	.cin(gnd),
	.combout(\e_data[16]~16_combout ),
	.cout());
// synopsys translate_off
defparam \e_data[16]~16 .lut_mask = 16'hCCAA;
defparam \e_data[16]~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \p_data[16]~input (
	.i(p_data[16]),
	.ibar(gnd),
	.o(\p_data[16]~input_o ));
// synopsys translate_off
defparam \p_data[16]~input .bus_hold = "false";
defparam \p_data[16]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_ram_block \disk_controller|values_rtl_0|auto_generated|ram_block1a16 (
	.portawe(\disk_write~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(!\clk~input_o ),
	.ena0(vcc),
	.ena1(\disk_read~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\p_data[16]~input_o }),
	.portaaddr({\drs[3]~input_o ,\drs[2]~input_o ,\drs[1]~input_o ,\drs[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\drs[3]~input_o ,\drs[2]~input_o ,\drs[1]~input_o ,\drs[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\disk_controller|values_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a16 .clk1_core_clock_enable = "ena1";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a16 .clk1_input_clock_enable = "ena1";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a16 .logical_ram_name = "disk_controller:disk_controller|altsyncram:values_rtl_0|altsyncram_4pd1:auto_generated|ALTSYNCRAM";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "dont_care";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a16 .operation_mode = "dual_port";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a16 .port_a_address_width = 4;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a16 .port_a_last_address = 14;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 15;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_width = 32;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a16 .port_b_address_clock = "clock1";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a16 .port_b_address_width = 4;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a16 .port_b_data_out_clock = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a16 .port_b_first_bit_number = 16;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a16 .port_b_last_address = 14;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 15;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a16 .port_b_logical_ram_width = 32;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock1";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a16 .ram_block_type = "M9K";
// synopsys translate_on

dffeas \e_data[16]~reg0 (
	.clk(\clk~input_o ),
	.d(\e_data[16]~16_combout ),
	.asdata(\disk_controller|values_rtl_0|auto_generated|ram_block1a16~portbdataout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal3~2_combout ),
	.ena(\Selector132~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\e_data[16]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \e_data[16]~reg0 .is_wysiwyg = "true";
defparam \e_data[16]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~216 (
// Equation(s):
// \Mux2~216_combout  = (\adress[6]~input_o  & (\dev_in[112]~input_o  & !\adress[5]~input_o ))

	.dataa(\adress[6]~input_o ),
	.datab(\dev_in[112]~input_o ),
	.datac(gnd),
	.datad(\adress[5]~input_o ),
	.cin(gnd),
	.combout(\Mux2~216_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~216 .lut_mask = 16'h0088;
defparam \Mux2~216 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~217 (
// Equation(s):
// \Mux2~217_combout  = (!\adress[6]~input_o  & ((\adress[5]~input_o  & (\dev_in[80]~input_o )) # (!\adress[5]~input_o  & ((\dev_in[48]~input_o )))))

	.dataa(\dev_in[80]~input_o ),
	.datab(\dev_in[48]~input_o ),
	.datac(\adress[5]~input_o ),
	.datad(\adress[6]~input_o ),
	.cin(gnd),
	.combout(\Mux2~217_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~217 .lut_mask = 16'h00AC;
defparam \Mux2~217 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~218 (
// Equation(s):
// \Mux2~218_combout  = (\adress[4]~input_o  & (((\Mux2~216_combout ) # (\Mux2~217_combout )))) # (!\adress[4]~input_o  & (\Mux2~145_combout ))

	.dataa(\Mux2~145_combout ),
	.datab(\adress[4]~input_o ),
	.datac(\Mux2~216_combout ),
	.datad(\Mux2~217_combout ),
	.cin(gnd),
	.combout(\Mux2~218_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~218 .lut_mask = 16'hEEE2;
defparam \Mux2~218 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~219 (
// Equation(s):
// \Mux2~219_combout  = (\adress[3]~input_o  & (\Mux2~218_combout )) # (!\adress[3]~input_o  & ((\Mux2~182_combout )))

	.dataa(\Mux2~218_combout ),
	.datab(\Mux2~182_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\Mux2~219_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~219 .lut_mask = 16'hAACC;
defparam \Mux2~219 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~220 (
// Equation(s):
// \Mux2~220_combout  = (\adress[2]~input_o  & (\Mux2~219_combout )) # (!\adress[2]~input_o  & ((\Mux2~200_combout )))

	.dataa(\Mux2~219_combout ),
	.datab(\Mux2~200_combout ),
	.datac(gnd),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\Mux2~220_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~220 .lut_mask = 16'hAACC;
defparam \Mux2~220 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~221 (
// Equation(s):
// \Mux2~221_combout  = (\adress[1]~input_o  & (\Mux2~220_combout )) # (!\adress[1]~input_o  & ((\Mux2~209_combout )))

	.dataa(\Mux2~220_combout ),
	.datab(\Mux2~209_combout ),
	.datac(gnd),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\Mux2~221_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~221 .lut_mask = 16'hAACC;
defparam \Mux2~221 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \e_data[17]~17 (
// Equation(s):
// \e_data[17]~17_combout  = (\adress[0]~input_o  & ((\Mux2~221_combout ))) # (!\adress[0]~input_o  & (\Mux2~215_combout ))

	.dataa(\Mux2~215_combout ),
	.datab(\Mux2~221_combout ),
	.datac(gnd),
	.datad(\adress[0]~input_o ),
	.cin(gnd),
	.combout(\e_data[17]~17_combout ),
	.cout());
// synopsys translate_off
defparam \e_data[17]~17 .lut_mask = 16'hCCAA;
defparam \e_data[17]~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \p_data[17]~input (
	.i(p_data[17]),
	.ibar(gnd),
	.o(\p_data[17]~input_o ));
// synopsys translate_off
defparam \p_data[17]~input .bus_hold = "false";
defparam \p_data[17]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_ram_block \disk_controller|values_rtl_0|auto_generated|ram_block1a17 (
	.portawe(\disk_write~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(!\clk~input_o ),
	.ena0(vcc),
	.ena1(\disk_read~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\p_data[17]~input_o }),
	.portaaddr({\drs[3]~input_o ,\drs[2]~input_o ,\drs[1]~input_o ,\drs[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\drs[3]~input_o ,\drs[2]~input_o ,\drs[1]~input_o ,\drs[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\disk_controller|values_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a17 .clk1_core_clock_enable = "ena1";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a17 .clk1_input_clock_enable = "ena1";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a17 .logical_ram_name = "disk_controller:disk_controller|altsyncram:values_rtl_0|altsyncram_4pd1:auto_generated|ALTSYNCRAM";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "dont_care";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a17 .operation_mode = "dual_port";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a17 .port_a_address_width = 4;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a17 .port_a_last_address = 14;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 15;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_width = 32;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a17 .port_b_address_clock = "clock1";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a17 .port_b_address_width = 4;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a17 .port_b_data_out_clock = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a17 .port_b_first_bit_number = 17;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a17 .port_b_last_address = 14;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 15;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a17 .port_b_logical_ram_width = 32;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock1";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a17 .ram_block_type = "M9K";
// synopsys translate_on

dffeas \e_data[17]~reg0 (
	.clk(\clk~input_o ),
	.d(\e_data[17]~17_combout ),
	.asdata(\disk_controller|values_rtl_0|auto_generated|ram_block1a17~portbdataout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal3~2_combout ),
	.ena(\Selector132~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\e_data[17]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \e_data[17]~reg0 .is_wysiwyg = "true";
defparam \e_data[17]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~222 (
// Equation(s):
// \Mux2~222_combout  = (\adress[6]~input_o  & (\dev_in[113]~input_o  & !\adress[5]~input_o ))

	.dataa(\adress[6]~input_o ),
	.datab(\dev_in[113]~input_o ),
	.datac(gnd),
	.datad(\adress[5]~input_o ),
	.cin(gnd),
	.combout(\Mux2~222_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~222 .lut_mask = 16'h0088;
defparam \Mux2~222 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~223 (
// Equation(s):
// \Mux2~223_combout  = (!\adress[6]~input_o  & ((\adress[5]~input_o  & (\dev_in[81]~input_o )) # (!\adress[5]~input_o  & ((\dev_in[49]~input_o )))))

	.dataa(\dev_in[81]~input_o ),
	.datab(\dev_in[49]~input_o ),
	.datac(\adress[5]~input_o ),
	.datad(\adress[6]~input_o ),
	.cin(gnd),
	.combout(\Mux2~223_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~223 .lut_mask = 16'h00AC;
defparam \Mux2~223 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~224 (
// Equation(s):
// \Mux2~224_combout  = (\adress[4]~input_o  & (((\Mux2~222_combout ) # (\Mux2~223_combout )))) # (!\adress[4]~input_o  & (\Mux2~151_combout ))

	.dataa(\Mux2~151_combout ),
	.datab(\adress[4]~input_o ),
	.datac(\Mux2~222_combout ),
	.datad(\Mux2~223_combout ),
	.cin(gnd),
	.combout(\Mux2~224_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~224 .lut_mask = 16'hEEE2;
defparam \Mux2~224 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~225 (
// Equation(s):
// \Mux2~225_combout  = (\adress[3]~input_o  & (\Mux2~224_combout )) # (!\adress[3]~input_o  & ((\Mux2~186_combout )))

	.dataa(\Mux2~224_combout ),
	.datab(\Mux2~186_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\Mux2~225_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~225 .lut_mask = 16'hAACC;
defparam \Mux2~225 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~226 (
// Equation(s):
// \Mux2~226_combout  = (\adress[2]~input_o  & (\Mux2~225_combout )) # (!\adress[2]~input_o  & ((\Mux2~204_combout )))

	.dataa(\Mux2~225_combout ),
	.datab(\Mux2~204_combout ),
	.datac(gnd),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\Mux2~226_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~226 .lut_mask = 16'hAACC;
defparam \Mux2~226 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~227 (
// Equation(s):
// \Mux2~227_combout  = (\adress[1]~input_o  & (\Mux2~226_combout )) # (!\adress[1]~input_o  & ((\Mux2~214_combout )))

	.dataa(\Mux2~226_combout ),
	.datab(\Mux2~214_combout ),
	.datac(gnd),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\Mux2~227_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~227 .lut_mask = 16'hAACC;
defparam \Mux2~227 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \e_data[18]~18 (
// Equation(s):
// \e_data[18]~18_combout  = (\adress[0]~input_o  & ((\Mux2~227_combout ))) # (!\adress[0]~input_o  & (\Mux2~221_combout ))

	.dataa(\Mux2~221_combout ),
	.datab(\Mux2~227_combout ),
	.datac(gnd),
	.datad(\adress[0]~input_o ),
	.cin(gnd),
	.combout(\e_data[18]~18_combout ),
	.cout());
// synopsys translate_off
defparam \e_data[18]~18 .lut_mask = 16'hCCAA;
defparam \e_data[18]~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \p_data[18]~input (
	.i(p_data[18]),
	.ibar(gnd),
	.o(\p_data[18]~input_o ));
// synopsys translate_off
defparam \p_data[18]~input .bus_hold = "false";
defparam \p_data[18]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_ram_block \disk_controller|values_rtl_0|auto_generated|ram_block1a18 (
	.portawe(\disk_write~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(!\clk~input_o ),
	.ena0(vcc),
	.ena1(\disk_read~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\p_data[18]~input_o }),
	.portaaddr({\drs[3]~input_o ,\drs[2]~input_o ,\drs[1]~input_o ,\drs[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\drs[3]~input_o ,\drs[2]~input_o ,\drs[1]~input_o ,\drs[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\disk_controller|values_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a18 .clk1_core_clock_enable = "ena1";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a18 .clk1_input_clock_enable = "ena1";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a18 .logical_ram_name = "disk_controller:disk_controller|altsyncram:values_rtl_0|altsyncram_4pd1:auto_generated|ALTSYNCRAM";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a18 .operation_mode = "dual_port";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a18 .port_a_address_width = 4;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a18 .port_a_last_address = 14;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 15;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a18 .port_b_address_clock = "clock1";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a18 .port_b_address_width = 4;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clock = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a18 .port_b_first_bit_number = 18;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a18 .port_b_last_address = 14;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 15;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_width = 32;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock1";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a18 .ram_block_type = "M9K";
// synopsys translate_on

dffeas \e_data[18]~reg0 (
	.clk(\clk~input_o ),
	.d(\e_data[18]~18_combout ),
	.asdata(\disk_controller|values_rtl_0|auto_generated|ram_block1a18~portbdataout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal3~2_combout ),
	.ena(\Selector132~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\e_data[18]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \e_data[18]~reg0 .is_wysiwyg = "true";
defparam \e_data[18]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~228 (
// Equation(s):
// \Mux2~228_combout  = (!\adress[5]~input_o  & ((\adress[4]~input_o  & (\Mux2~47_combout )) # (!\adress[4]~input_o  & ((\Mux2~44_combout )))))

	.dataa(\Mux2~47_combout ),
	.datab(\Mux2~44_combout ),
	.datac(\adress[4]~input_o ),
	.datad(\adress[5]~input_o ),
	.cin(gnd),
	.combout(\Mux2~228_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~228 .lut_mask = 16'h00AC;
defparam \Mux2~228 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~229 (
// Equation(s):
// \Mux2~229_combout  = (\adress[4]~input_o  & (\dev_in[82]~input_o )) # (!\adress[4]~input_o  & ((\dev_in[66]~input_o )))

	.dataa(\dev_in[82]~input_o ),
	.datab(\dev_in[66]~input_o ),
	.datac(gnd),
	.datad(\adress[4]~input_o ),
	.cin(gnd),
	.combout(\Mux2~229_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~229 .lut_mask = 16'hAACC;
defparam \Mux2~229 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~304 (
// Equation(s):
// \Mux2~304_combout  = (\Mux2~228_combout ) # ((\adress[5]~input_o  & (!\adress[6]~input_o  & \Mux2~229_combout )))

	.dataa(\adress[5]~input_o ),
	.datab(\adress[6]~input_o ),
	.datac(\Mux2~228_combout ),
	.datad(\Mux2~229_combout ),
	.cin(gnd),
	.combout(\Mux2~304_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~304 .lut_mask = 16'hF2F0;
defparam \Mux2~304 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~230 (
// Equation(s):
// \Mux2~230_combout  = (\adress[3]~input_o  & (\Mux2~304_combout )) # (!\adress[3]~input_o  & ((\Mux2~191_combout )))

	.dataa(\Mux2~304_combout ),
	.datab(\Mux2~191_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\Mux2~230_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~230 .lut_mask = 16'hAACC;
defparam \Mux2~230 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~231 (
// Equation(s):
// \Mux2~231_combout  = (\adress[2]~input_o  & (\Mux2~230_combout )) # (!\adress[2]~input_o  & ((\Mux2~208_combout )))

	.dataa(\Mux2~230_combout ),
	.datab(\Mux2~208_combout ),
	.datac(gnd),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\Mux2~231_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~231 .lut_mask = 16'hAACC;
defparam \Mux2~231 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~232 (
// Equation(s):
// \Mux2~232_combout  = (\adress[1]~input_o  & (\Mux2~231_combout )) # (!\adress[1]~input_o  & ((\Mux2~220_combout )))

	.dataa(\Mux2~231_combout ),
	.datab(\Mux2~220_combout ),
	.datac(gnd),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\Mux2~232_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~232 .lut_mask = 16'hAACC;
defparam \Mux2~232 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \e_data[19]~19 (
// Equation(s):
// \e_data[19]~19_combout  = (\adress[0]~input_o  & ((\Mux2~232_combout ))) # (!\adress[0]~input_o  & (\Mux2~227_combout ))

	.dataa(\Mux2~227_combout ),
	.datab(\Mux2~232_combout ),
	.datac(gnd),
	.datad(\adress[0]~input_o ),
	.cin(gnd),
	.combout(\e_data[19]~19_combout ),
	.cout());
// synopsys translate_off
defparam \e_data[19]~19 .lut_mask = 16'hCCAA;
defparam \e_data[19]~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \p_data[19]~input (
	.i(p_data[19]),
	.ibar(gnd),
	.o(\p_data[19]~input_o ));
// synopsys translate_off
defparam \p_data[19]~input .bus_hold = "false";
defparam \p_data[19]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_ram_block \disk_controller|values_rtl_0|auto_generated|ram_block1a19 (
	.portawe(\disk_write~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(!\clk~input_o ),
	.ena0(vcc),
	.ena1(\disk_read~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\p_data[19]~input_o }),
	.portaaddr({\drs[3]~input_o ,\drs[2]~input_o ,\drs[1]~input_o ,\drs[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\drs[3]~input_o ,\drs[2]~input_o ,\drs[1]~input_o ,\drs[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\disk_controller|values_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a19 .clk1_core_clock_enable = "ena1";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a19 .clk1_input_clock_enable = "ena1";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a19 .logical_ram_name = "disk_controller:disk_controller|altsyncram:values_rtl_0|altsyncram_4pd1:auto_generated|ALTSYNCRAM";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "dont_care";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a19 .operation_mode = "dual_port";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a19 .port_a_address_width = 4;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a19 .port_a_last_address = 14;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 15;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_width = 32;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a19 .port_b_address_clock = "clock1";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a19 .port_b_address_width = 4;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a19 .port_b_data_out_clock = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a19 .port_b_first_bit_number = 19;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a19 .port_b_last_address = 14;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 15;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a19 .port_b_logical_ram_width = 32;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a19 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a19 .port_b_read_enable_clock = "clock1";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a19 .ram_block_type = "M9K";
// synopsys translate_on

dffeas \e_data[19]~reg0 (
	.clk(\clk~input_o ),
	.d(\e_data[19]~19_combout ),
	.asdata(\disk_controller|values_rtl_0|auto_generated|ram_block1a19~portbdataout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal3~2_combout ),
	.ena(\Selector132~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\e_data[19]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \e_data[19]~reg0 .is_wysiwyg = "true";
defparam \e_data[19]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~233 (
// Equation(s):
// \Mux2~233_combout  = (!\adress[5]~input_o  & ((\adress[4]~input_o  & (\Mux2~126_combout )) # (!\adress[4]~input_o  & ((\Mux2~123_combout )))))

	.dataa(\Mux2~126_combout ),
	.datab(\Mux2~123_combout ),
	.datac(\adress[4]~input_o ),
	.datad(\adress[5]~input_o ),
	.cin(gnd),
	.combout(\Mux2~233_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~233 .lut_mask = 16'h00AC;
defparam \Mux2~233 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~234 (
// Equation(s):
// \Mux2~234_combout  = (\adress[4]~input_o  & (\dev_in[83]~input_o )) # (!\adress[4]~input_o  & ((\dev_in[67]~input_o )))

	.dataa(\dev_in[83]~input_o ),
	.datab(\dev_in[67]~input_o ),
	.datac(gnd),
	.datad(\adress[4]~input_o ),
	.cin(gnd),
	.combout(\Mux2~234_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~234 .lut_mask = 16'hAACC;
defparam \Mux2~234 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~305 (
// Equation(s):
// \Mux2~305_combout  = (\Mux2~233_combout ) # ((\adress[5]~input_o  & (!\adress[6]~input_o  & \Mux2~234_combout )))

	.dataa(\adress[5]~input_o ),
	.datab(\adress[6]~input_o ),
	.datac(\Mux2~233_combout ),
	.datad(\Mux2~234_combout ),
	.cin(gnd),
	.combout(\Mux2~305_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~305 .lut_mask = 16'hF2F0;
defparam \Mux2~305 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~235 (
// Equation(s):
// \Mux2~235_combout  = (\adress[3]~input_o  & (\Mux2~305_combout )) # (!\adress[3]~input_o  & ((\Mux2~195_combout )))

	.dataa(\Mux2~305_combout ),
	.datab(\Mux2~195_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\Mux2~235_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~235 .lut_mask = 16'hAACC;
defparam \Mux2~235 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~236 (
// Equation(s):
// \Mux2~236_combout  = (\adress[2]~input_o  & (\Mux2~235_combout )) # (!\adress[2]~input_o  & ((\Mux2~213_combout )))

	.dataa(\Mux2~235_combout ),
	.datab(\Mux2~213_combout ),
	.datac(gnd),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\Mux2~236_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~236 .lut_mask = 16'hAACC;
defparam \Mux2~236 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~237 (
// Equation(s):
// \Mux2~237_combout  = (\adress[1]~input_o  & (\Mux2~236_combout )) # (!\adress[1]~input_o  & ((\Mux2~226_combout )))

	.dataa(\Mux2~236_combout ),
	.datab(\Mux2~226_combout ),
	.datac(gnd),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\Mux2~237_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~237 .lut_mask = 16'hAACC;
defparam \Mux2~237 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \e_data[20]~20 (
// Equation(s):
// \e_data[20]~20_combout  = (\adress[0]~input_o  & ((\Mux2~237_combout ))) # (!\adress[0]~input_o  & (\Mux2~232_combout ))

	.dataa(\Mux2~232_combout ),
	.datab(\Mux2~237_combout ),
	.datac(gnd),
	.datad(\adress[0]~input_o ),
	.cin(gnd),
	.combout(\e_data[20]~20_combout ),
	.cout());
// synopsys translate_off
defparam \e_data[20]~20 .lut_mask = 16'hCCAA;
defparam \e_data[20]~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \p_data[20]~input (
	.i(p_data[20]),
	.ibar(gnd),
	.o(\p_data[20]~input_o ));
// synopsys translate_off
defparam \p_data[20]~input .bus_hold = "false";
defparam \p_data[20]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_ram_block \disk_controller|values_rtl_0|auto_generated|ram_block1a20 (
	.portawe(\disk_write~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(!\clk~input_o ),
	.ena0(vcc),
	.ena1(\disk_read~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\p_data[20]~input_o }),
	.portaaddr({\drs[3]~input_o ,\drs[2]~input_o ,\drs[1]~input_o ,\drs[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\drs[3]~input_o ,\drs[2]~input_o ,\drs[1]~input_o ,\drs[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\disk_controller|values_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a20 .clk1_core_clock_enable = "ena1";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a20 .clk1_input_clock_enable = "ena1";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a20 .logical_ram_name = "disk_controller:disk_controller|altsyncram:values_rtl_0|altsyncram_4pd1:auto_generated|ALTSYNCRAM";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "dont_care";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a20 .operation_mode = "dual_port";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a20 .port_a_address_width = 4;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a20 .port_a_last_address = 14;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 15;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_width = 32;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a20 .port_b_address_clock = "clock1";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a20 .port_b_address_width = 4;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a20 .port_b_data_out_clock = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a20 .port_b_first_bit_number = 20;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a20 .port_b_last_address = 14;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 15;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a20 .port_b_logical_ram_width = 32;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock1";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a20 .ram_block_type = "M9K";
// synopsys translate_on

dffeas \e_data[20]~reg0 (
	.clk(\clk~input_o ),
	.d(\e_data[20]~20_combout ),
	.asdata(\disk_controller|values_rtl_0|auto_generated|ram_block1a20~portbdataout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal3~2_combout ),
	.ena(\Selector132~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\e_data[20]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \e_data[20]~reg0 .is_wysiwyg = "true";
defparam \e_data[20]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~238 (
// Equation(s):
// \Mux2~238_combout  = (!\adress[5]~input_o  & ((\adress[4]~input_o  & (\Mux2~86_combout )) # (!\adress[4]~input_o  & ((\Mux2~83_combout )))))

	.dataa(\Mux2~86_combout ),
	.datab(\Mux2~83_combout ),
	.datac(\adress[4]~input_o ),
	.datad(\adress[5]~input_o ),
	.cin(gnd),
	.combout(\Mux2~238_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~238 .lut_mask = 16'h00AC;
defparam \Mux2~238 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~239 (
// Equation(s):
// \Mux2~239_combout  = (\adress[4]~input_o  & (\dev_in[84]~input_o )) # (!\adress[4]~input_o  & ((\dev_in[68]~input_o )))

	.dataa(\dev_in[84]~input_o ),
	.datab(\dev_in[68]~input_o ),
	.datac(gnd),
	.datad(\adress[4]~input_o ),
	.cin(gnd),
	.combout(\Mux2~239_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~239 .lut_mask = 16'hAACC;
defparam \Mux2~239 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~306 (
// Equation(s):
// \Mux2~306_combout  = (\Mux2~238_combout ) # ((\adress[5]~input_o  & (!\adress[6]~input_o  & \Mux2~239_combout )))

	.dataa(\adress[5]~input_o ),
	.datab(\adress[6]~input_o ),
	.datac(\Mux2~238_combout ),
	.datad(\Mux2~239_combout ),
	.cin(gnd),
	.combout(\Mux2~306_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~306 .lut_mask = 16'hF2F0;
defparam \Mux2~306 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~240 (
// Equation(s):
// \Mux2~240_combout  = (\adress[3]~input_o  & (\Mux2~306_combout )) # (!\adress[3]~input_o  & ((\Mux2~199_combout )))

	.dataa(\Mux2~306_combout ),
	.datab(\Mux2~199_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\Mux2~240_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~240 .lut_mask = 16'hAACC;
defparam \Mux2~240 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~241 (
// Equation(s):
// \Mux2~241_combout  = (\adress[2]~input_o  & (\Mux2~240_combout )) # (!\adress[2]~input_o  & ((\Mux2~219_combout )))

	.dataa(\Mux2~240_combout ),
	.datab(\Mux2~219_combout ),
	.datac(gnd),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\Mux2~241_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~241 .lut_mask = 16'hAACC;
defparam \Mux2~241 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~242 (
// Equation(s):
// \Mux2~242_combout  = (\adress[1]~input_o  & (\Mux2~241_combout )) # (!\adress[1]~input_o  & ((\Mux2~231_combout )))

	.dataa(\Mux2~241_combout ),
	.datab(\Mux2~231_combout ),
	.datac(gnd),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\Mux2~242_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~242 .lut_mask = 16'hAACC;
defparam \Mux2~242 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \e_data[21]~21 (
// Equation(s):
// \e_data[21]~21_combout  = (\adress[0]~input_o  & ((\Mux2~242_combout ))) # (!\adress[0]~input_o  & (\Mux2~237_combout ))

	.dataa(\Mux2~237_combout ),
	.datab(\Mux2~242_combout ),
	.datac(gnd),
	.datad(\adress[0]~input_o ),
	.cin(gnd),
	.combout(\e_data[21]~21_combout ),
	.cout());
// synopsys translate_off
defparam \e_data[21]~21 .lut_mask = 16'hCCAA;
defparam \e_data[21]~21 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \p_data[21]~input (
	.i(p_data[21]),
	.ibar(gnd),
	.o(\p_data[21]~input_o ));
// synopsys translate_off
defparam \p_data[21]~input .bus_hold = "false";
defparam \p_data[21]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_ram_block \disk_controller|values_rtl_0|auto_generated|ram_block1a21 (
	.portawe(\disk_write~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(!\clk~input_o ),
	.ena0(vcc),
	.ena1(\disk_read~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\p_data[21]~input_o }),
	.portaaddr({\drs[3]~input_o ,\drs[2]~input_o ,\drs[1]~input_o ,\drs[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\drs[3]~input_o ,\drs[2]~input_o ,\drs[1]~input_o ,\drs[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\disk_controller|values_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a21 .clk1_core_clock_enable = "ena1";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a21 .clk1_input_clock_enable = "ena1";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a21 .logical_ram_name = "disk_controller:disk_controller|altsyncram:values_rtl_0|altsyncram_4pd1:auto_generated|ALTSYNCRAM";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "dont_care";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a21 .operation_mode = "dual_port";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a21 .port_a_address_width = 4;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a21 .port_a_last_address = 14;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 15;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_width = 32;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a21 .port_b_address_clock = "clock1";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a21 .port_b_address_width = 4;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a21 .port_b_data_out_clock = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a21 .port_b_first_bit_number = 21;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a21 .port_b_last_address = 14;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 15;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a21 .port_b_logical_ram_width = 32;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a21 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a21 .port_b_read_enable_clock = "clock1";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a21 .ram_block_type = "M9K";
// synopsys translate_on

dffeas \e_data[21]~reg0 (
	.clk(\clk~input_o ),
	.d(\e_data[21]~21_combout ),
	.asdata(\disk_controller|values_rtl_0|auto_generated|ram_block1a21~portbdataout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal3~2_combout ),
	.ena(\Selector132~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\e_data[21]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \e_data[21]~reg0 .is_wysiwyg = "true";
defparam \e_data[21]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~243 (
// Equation(s):
// \Mux2~243_combout  = (!\adress[5]~input_o  & ((\adress[4]~input_o  & (\Mux2~112_combout )) # (!\adress[4]~input_o  & ((\Mux2~109_combout )))))

	.dataa(\Mux2~112_combout ),
	.datab(\Mux2~109_combout ),
	.datac(\adress[4]~input_o ),
	.datad(\adress[5]~input_o ),
	.cin(gnd),
	.combout(\Mux2~243_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~243 .lut_mask = 16'h00AC;
defparam \Mux2~243 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~244 (
// Equation(s):
// \Mux2~244_combout  = (\adress[4]~input_o  & (\dev_in[85]~input_o )) # (!\adress[4]~input_o  & ((\dev_in[69]~input_o )))

	.dataa(\dev_in[85]~input_o ),
	.datab(\dev_in[69]~input_o ),
	.datac(gnd),
	.datad(\adress[4]~input_o ),
	.cin(gnd),
	.combout(\Mux2~244_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~244 .lut_mask = 16'hAACC;
defparam \Mux2~244 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~307 (
// Equation(s):
// \Mux2~307_combout  = (\Mux2~243_combout ) # ((\adress[5]~input_o  & (!\adress[6]~input_o  & \Mux2~244_combout )))

	.dataa(\adress[5]~input_o ),
	.datab(\adress[6]~input_o ),
	.datac(\Mux2~243_combout ),
	.datad(\Mux2~244_combout ),
	.cin(gnd),
	.combout(\Mux2~307_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~307 .lut_mask = 16'hF2F0;
defparam \Mux2~307 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~245 (
// Equation(s):
// \Mux2~245_combout  = (\adress[3]~input_o  & (\Mux2~307_combout )) # (!\adress[3]~input_o  & ((\Mux2~203_combout )))

	.dataa(\Mux2~307_combout ),
	.datab(\Mux2~203_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\Mux2~245_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~245 .lut_mask = 16'hAACC;
defparam \Mux2~245 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~246 (
// Equation(s):
// \Mux2~246_combout  = (\adress[2]~input_o  & (\Mux2~245_combout )) # (!\adress[2]~input_o  & ((\Mux2~225_combout )))

	.dataa(\Mux2~245_combout ),
	.datab(\Mux2~225_combout ),
	.datac(gnd),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\Mux2~246_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~246 .lut_mask = 16'hAACC;
defparam \Mux2~246 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~247 (
// Equation(s):
// \Mux2~247_combout  = (\adress[1]~input_o  & (\Mux2~246_combout )) # (!\adress[1]~input_o  & ((\Mux2~236_combout )))

	.dataa(\Mux2~246_combout ),
	.datab(\Mux2~236_combout ),
	.datac(gnd),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\Mux2~247_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~247 .lut_mask = 16'hAACC;
defparam \Mux2~247 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \e_data[22]~22 (
// Equation(s):
// \e_data[22]~22_combout  = (\adress[0]~input_o  & ((\Mux2~247_combout ))) # (!\adress[0]~input_o  & (\Mux2~242_combout ))

	.dataa(\Mux2~242_combout ),
	.datab(\Mux2~247_combout ),
	.datac(gnd),
	.datad(\adress[0]~input_o ),
	.cin(gnd),
	.combout(\e_data[22]~22_combout ),
	.cout());
// synopsys translate_off
defparam \e_data[22]~22 .lut_mask = 16'hCCAA;
defparam \e_data[22]~22 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \p_data[22]~input (
	.i(p_data[22]),
	.ibar(gnd),
	.o(\p_data[22]~input_o ));
// synopsys translate_off
defparam \p_data[22]~input .bus_hold = "false";
defparam \p_data[22]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_ram_block \disk_controller|values_rtl_0|auto_generated|ram_block1a22 (
	.portawe(\disk_write~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(!\clk~input_o ),
	.ena0(vcc),
	.ena1(\disk_read~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\p_data[22]~input_o }),
	.portaaddr({\drs[3]~input_o ,\drs[2]~input_o ,\drs[1]~input_o ,\drs[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\drs[3]~input_o ,\drs[2]~input_o ,\drs[1]~input_o ,\drs[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\disk_controller|values_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a22 .clk1_core_clock_enable = "ena1";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a22 .clk1_input_clock_enable = "ena1";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a22 .logical_ram_name = "disk_controller:disk_controller|altsyncram:values_rtl_0|altsyncram_4pd1:auto_generated|ALTSYNCRAM";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "dont_care";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a22 .operation_mode = "dual_port";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a22 .port_a_address_width = 4;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a22 .port_a_last_address = 14;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 15;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_width = 32;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a22 .port_b_address_clock = "clock1";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a22 .port_b_address_width = 4;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a22 .port_b_data_out_clock = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a22 .port_b_first_bit_number = 22;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a22 .port_b_last_address = 14;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 15;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a22 .port_b_logical_ram_width = 32;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock1";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a22 .ram_block_type = "M9K";
// synopsys translate_on

dffeas \e_data[22]~reg0 (
	.clk(\clk~input_o ),
	.d(\e_data[22]~22_combout ),
	.asdata(\disk_controller|values_rtl_0|auto_generated|ram_block1a22~portbdataout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal3~2_combout ),
	.ena(\Selector132~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\e_data[22]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \e_data[22]~reg0 .is_wysiwyg = "true";
defparam \e_data[22]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~248 (
// Equation(s):
// \Mux2~248_combout  = (!\adress[5]~input_o  & ((\adress[4]~input_o  & (\Mux2~60_combout )) # (!\adress[4]~input_o  & ((\Mux2~57_combout )))))

	.dataa(\Mux2~60_combout ),
	.datab(\Mux2~57_combout ),
	.datac(\adress[4]~input_o ),
	.datad(\adress[5]~input_o ),
	.cin(gnd),
	.combout(\Mux2~248_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~248 .lut_mask = 16'h00AC;
defparam \Mux2~248 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~249 (
// Equation(s):
// \Mux2~249_combout  = (\adress[4]~input_o  & (\dev_in[86]~input_o )) # (!\adress[4]~input_o  & ((\dev_in[70]~input_o )))

	.dataa(\dev_in[86]~input_o ),
	.datab(\dev_in[70]~input_o ),
	.datac(gnd),
	.datad(\adress[4]~input_o ),
	.cin(gnd),
	.combout(\Mux2~249_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~249 .lut_mask = 16'hAACC;
defparam \Mux2~249 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~308 (
// Equation(s):
// \Mux2~308_combout  = (\Mux2~248_combout ) # ((\adress[5]~input_o  & (!\adress[6]~input_o  & \Mux2~249_combout )))

	.dataa(\adress[5]~input_o ),
	.datab(\adress[6]~input_o ),
	.datac(\Mux2~248_combout ),
	.datad(\Mux2~249_combout ),
	.cin(gnd),
	.combout(\Mux2~308_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~308 .lut_mask = 16'hF2F0;
defparam \Mux2~308 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~250 (
// Equation(s):
// \Mux2~250_combout  = (\adress[3]~input_o  & (\Mux2~308_combout )) # (!\adress[3]~input_o  & ((\Mux2~207_combout )))

	.dataa(\Mux2~308_combout ),
	.datab(\Mux2~207_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\Mux2~250_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~250 .lut_mask = 16'hAACC;
defparam \Mux2~250 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~251 (
// Equation(s):
// \Mux2~251_combout  = (\adress[2]~input_o  & (\Mux2~250_combout )) # (!\adress[2]~input_o  & ((\Mux2~230_combout )))

	.dataa(\Mux2~250_combout ),
	.datab(\Mux2~230_combout ),
	.datac(gnd),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\Mux2~251_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~251 .lut_mask = 16'hAACC;
defparam \Mux2~251 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~252 (
// Equation(s):
// \Mux2~252_combout  = (\adress[1]~input_o  & (\Mux2~251_combout )) # (!\adress[1]~input_o  & ((\Mux2~241_combout )))

	.dataa(\Mux2~251_combout ),
	.datab(\Mux2~241_combout ),
	.datac(gnd),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\Mux2~252_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~252 .lut_mask = 16'hAACC;
defparam \Mux2~252 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \e_data[23]~23 (
// Equation(s):
// \e_data[23]~23_combout  = (\adress[0]~input_o  & ((\Mux2~252_combout ))) # (!\adress[0]~input_o  & (\Mux2~247_combout ))

	.dataa(\Mux2~247_combout ),
	.datab(\Mux2~252_combout ),
	.datac(gnd),
	.datad(\adress[0]~input_o ),
	.cin(gnd),
	.combout(\e_data[23]~23_combout ),
	.cout());
// synopsys translate_off
defparam \e_data[23]~23 .lut_mask = 16'hCCAA;
defparam \e_data[23]~23 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \p_data[23]~input (
	.i(p_data[23]),
	.ibar(gnd),
	.o(\p_data[23]~input_o ));
// synopsys translate_off
defparam \p_data[23]~input .bus_hold = "false";
defparam \p_data[23]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_ram_block \disk_controller|values_rtl_0|auto_generated|ram_block1a23 (
	.portawe(\disk_write~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(!\clk~input_o ),
	.ena0(vcc),
	.ena1(\disk_read~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\p_data[23]~input_o }),
	.portaaddr({\drs[3]~input_o ,\drs[2]~input_o ,\drs[1]~input_o ,\drs[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\drs[3]~input_o ,\drs[2]~input_o ,\drs[1]~input_o ,\drs[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\disk_controller|values_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a23 .clk1_core_clock_enable = "ena1";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a23 .clk1_input_clock_enable = "ena1";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a23 .logical_ram_name = "disk_controller:disk_controller|altsyncram:values_rtl_0|altsyncram_4pd1:auto_generated|ALTSYNCRAM";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "dont_care";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a23 .operation_mode = "dual_port";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a23 .port_a_address_width = 4;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a23 .port_a_first_bit_number = 23;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a23 .port_a_last_address = 14;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 15;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_width = 32;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a23 .port_b_address_clear = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a23 .port_b_address_clock = "clock1";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a23 .port_b_address_width = 4;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a23 .port_b_data_out_clear = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a23 .port_b_data_out_clock = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a23 .port_b_first_address = 0;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a23 .port_b_first_bit_number = 23;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a23 .port_b_last_address = 14;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 15;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a23 .port_b_logical_ram_width = 32;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a23 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a23 .port_b_read_enable_clock = "clock1";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a23 .ram_block_type = "M9K";
// synopsys translate_on

dffeas \e_data[23]~reg0 (
	.clk(\clk~input_o ),
	.d(\e_data[23]~23_combout ),
	.asdata(\disk_controller|values_rtl_0|auto_generated|ram_block1a23~portbdataout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal3~2_combout ),
	.ena(\Selector132~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\e_data[23]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \e_data[23]~reg0 .is_wysiwyg = "true";
defparam \e_data[23]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~253 (
// Equation(s):
// \Mux2~253_combout  = (\adress[3]~input_o  & (\adress[4]~input_o  & ((!\adress[6]~input_o ) # (!\adress[5]~input_o ))))

	.dataa(\adress[3]~input_o ),
	.datab(\adress[4]~input_o ),
	.datac(\adress[5]~input_o ),
	.datad(\adress[6]~input_o ),
	.cin(gnd),
	.combout(\Mux2~253_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~253 .lut_mask = 16'h0888;
defparam \Mux2~253 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector4~4 (
// Equation(s):
// \Selector4~4_combout  = (\adress[3]~input_o  & \adress[4]~input_o )

	.dataa(\adress[3]~input_o ),
	.datab(\adress[4]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector4~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector4~4 .lut_mask = 16'h8888;
defparam \Selector4~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~254 (
// Equation(s):
// \Mux2~254_combout  = (\adress[3]~input_o  & ((\adress[5]~input_o ) # (!\adress[4]~input_o )))

	.dataa(\adress[3]~input_o ),
	.datab(\adress[5]~input_o ),
	.datac(gnd),
	.datad(\adress[4]~input_o ),
	.cin(gnd),
	.combout(\Mux2~254_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~254 .lut_mask = 16'h88AA;
defparam \Mux2~254 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~255 (
// Equation(s):
// \Mux2~255_combout  = (\Selector4~4_combout  & (((!\Mux2~254_combout )))) # (!\Selector4~4_combout  & ((\Mux2~254_combout  & (\Mux2~296_combout )) # (!\Mux2~254_combout  & ((\Mux2~212_combout )))))

	.dataa(\Mux2~296_combout ),
	.datab(\Mux2~212_combout ),
	.datac(\Selector4~4_combout ),
	.datad(\Mux2~254_combout ),
	.cin(gnd),
	.combout(\Mux2~255_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~255 .lut_mask = 16'h0AFC;
defparam \Mux2~255 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~256 (
// Equation(s):
// \Mux2~256_combout  = (\Mux2~253_combout  & ((\Mux2~255_combout  & ((\Mux2~138_combout ))) # (!\Mux2~255_combout  & (\dev_in[87]~input_o )))) # (!\Mux2~253_combout  & (((\Mux2~255_combout ))))

	.dataa(\dev_in[87]~input_o ),
	.datab(\Mux2~138_combout ),
	.datac(\Mux2~253_combout ),
	.datad(\Mux2~255_combout ),
	.cin(gnd),
	.combout(\Mux2~256_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~256 .lut_mask = 16'hCFA0;
defparam \Mux2~256 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~257 (
// Equation(s):
// \Mux2~257_combout  = (\adress[1]~input_o  & ((\adress[2]~input_o  & (\Mux2~256_combout )) # (!\adress[2]~input_o  & ((\Mux2~235_combout )))))

	.dataa(\adress[1]~input_o ),
	.datab(\Mux2~256_combout ),
	.datac(\Mux2~235_combout ),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\Mux2~257_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~257 .lut_mask = 16'h88A0;
defparam \Mux2~257 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~258 (
// Equation(s):
// \Mux2~258_combout  = (\Mux2~257_combout ) # ((\Mux2~246_combout  & !\adress[1]~input_o ))

	.dataa(\Mux2~257_combout ),
	.datab(\Mux2~246_combout ),
	.datac(gnd),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\Mux2~258_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~258 .lut_mask = 16'hAAEE;
defparam \Mux2~258 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \e_data[24]~24 (
// Equation(s):
// \e_data[24]~24_combout  = (\adress[0]~input_o  & ((\Mux2~258_combout ))) # (!\adress[0]~input_o  & (\Mux2~252_combout ))

	.dataa(\Mux2~252_combout ),
	.datab(\Mux2~258_combout ),
	.datac(gnd),
	.datad(\adress[0]~input_o ),
	.cin(gnd),
	.combout(\e_data[24]~24_combout ),
	.cout());
// synopsys translate_off
defparam \e_data[24]~24 .lut_mask = 16'hCCAA;
defparam \e_data[24]~24 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \p_data[24]~input (
	.i(p_data[24]),
	.ibar(gnd),
	.o(\p_data[24]~input_o ));
// synopsys translate_off
defparam \p_data[24]~input .bus_hold = "false";
defparam \p_data[24]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_ram_block \disk_controller|values_rtl_0|auto_generated|ram_block1a24 (
	.portawe(\disk_write~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(!\clk~input_o ),
	.ena0(vcc),
	.ena1(\disk_read~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\p_data[24]~input_o }),
	.portaaddr({\drs[3]~input_o ,\drs[2]~input_o ,\drs[1]~input_o ,\drs[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\drs[3]~input_o ,\drs[2]~input_o ,\drs[1]~input_o ,\drs[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\disk_controller|values_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a24 .clk1_core_clock_enable = "ena1";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a24 .clk1_input_clock_enable = "ena1";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a24 .logical_ram_name = "disk_controller:disk_controller|altsyncram:values_rtl_0|altsyncram_4pd1:auto_generated|ALTSYNCRAM";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "dont_care";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a24 .operation_mode = "dual_port";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a24 .port_a_address_width = 4;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a24 .port_a_last_address = 14;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 15;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_width = 32;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a24 .port_b_address_clear = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a24 .port_b_address_clock = "clock1";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a24 .port_b_address_width = 4;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a24 .port_b_data_out_clear = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a24 .port_b_data_out_clock = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a24 .port_b_first_address = 0;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a24 .port_b_first_bit_number = 24;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a24 .port_b_last_address = 14;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 15;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a24 .port_b_logical_ram_width = 32;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a24 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a24 .port_b_read_enable_clock = "clock1";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a24 .ram_block_type = "M9K";
// synopsys translate_on

dffeas \e_data[24]~reg0 (
	.clk(\clk~input_o ),
	.d(\e_data[24]~24_combout ),
	.asdata(\disk_controller|values_rtl_0|auto_generated|ram_block1a24~portbdataout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal3~2_combout ),
	.ena(\Selector132~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\e_data[24]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \e_data[24]~reg0 .is_wysiwyg = "true";
defparam \e_data[24]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~259 (
// Equation(s):
// \Mux2~259_combout  = (\Selector4~4_combout  & (((!\Mux2~254_combout )))) # (!\Selector4~4_combout  & ((\Mux2~254_combout  & (\Mux2~297_combout )) # (!\Mux2~254_combout  & ((\Mux2~218_combout )))))

	.dataa(\Mux2~297_combout ),
	.datab(\Mux2~218_combout ),
	.datac(\Selector4~4_combout ),
	.datad(\Mux2~254_combout ),
	.cin(gnd),
	.combout(\Mux2~259_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~259 .lut_mask = 16'h0AFC;
defparam \Mux2~259 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~260 (
// Equation(s):
// \Mux2~260_combout  = (\Mux2~253_combout  & ((\Mux2~259_combout  & ((\Mux2~68_combout ))) # (!\Mux2~259_combout  & (\dev_in[88]~input_o )))) # (!\Mux2~253_combout  & (((\Mux2~259_combout ))))

	.dataa(\dev_in[88]~input_o ),
	.datab(\Mux2~68_combout ),
	.datac(\Mux2~253_combout ),
	.datad(\Mux2~259_combout ),
	.cin(gnd),
	.combout(\Mux2~260_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~260 .lut_mask = 16'hCFA0;
defparam \Mux2~260 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~261 (
// Equation(s):
// \Mux2~261_combout  = (\adress[2]~input_o  & (\Mux2~260_combout )) # (!\adress[2]~input_o  & ((\Mux2~240_combout )))

	.dataa(\Mux2~260_combout ),
	.datab(\Mux2~240_combout ),
	.datac(gnd),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\Mux2~261_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~261 .lut_mask = 16'hAACC;
defparam \Mux2~261 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~262 (
// Equation(s):
// \Mux2~262_combout  = (\adress[1]~input_o  & (\Mux2~261_combout )) # (!\adress[1]~input_o  & ((\Mux2~251_combout )))

	.dataa(\Mux2~261_combout ),
	.datab(\Mux2~251_combout ),
	.datac(gnd),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\Mux2~262_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~262 .lut_mask = 16'hAACC;
defparam \Mux2~262 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \e_data[25]~25 (
// Equation(s):
// \e_data[25]~25_combout  = (\adress[0]~input_o  & ((\Mux2~262_combout ))) # (!\adress[0]~input_o  & (\Mux2~258_combout ))

	.dataa(\Mux2~258_combout ),
	.datab(\Mux2~262_combout ),
	.datac(gnd),
	.datad(\adress[0]~input_o ),
	.cin(gnd),
	.combout(\e_data[25]~25_combout ),
	.cout());
// synopsys translate_off
defparam \e_data[25]~25 .lut_mask = 16'hCCAA;
defparam \e_data[25]~25 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \p_data[25]~input (
	.i(p_data[25]),
	.ibar(gnd),
	.o(\p_data[25]~input_o ));
// synopsys translate_off
defparam \p_data[25]~input .bus_hold = "false";
defparam \p_data[25]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_ram_block \disk_controller|values_rtl_0|auto_generated|ram_block1a25 (
	.portawe(\disk_write~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(!\clk~input_o ),
	.ena0(vcc),
	.ena1(\disk_read~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\p_data[25]~input_o }),
	.portaaddr({\drs[3]~input_o ,\drs[2]~input_o ,\drs[1]~input_o ,\drs[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\drs[3]~input_o ,\drs[2]~input_o ,\drs[1]~input_o ,\drs[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\disk_controller|values_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a25 .clk1_core_clock_enable = "ena1";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a25 .clk1_input_clock_enable = "ena1";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a25 .logical_ram_name = "disk_controller:disk_controller|altsyncram:values_rtl_0|altsyncram_4pd1:auto_generated|ALTSYNCRAM";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a25 .mixed_port_feed_through_mode = "dont_care";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a25 .operation_mode = "dual_port";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a25 .port_a_address_width = 4;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a25 .port_a_first_bit_number = 25;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a25 .port_a_last_address = 14;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 15;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_width = 32;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a25 .port_b_address_clear = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a25 .port_b_address_clock = "clock1";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a25 .port_b_address_width = 4;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a25 .port_b_data_out_clear = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a25 .port_b_data_out_clock = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a25 .port_b_first_address = 0;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a25 .port_b_first_bit_number = 25;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a25 .port_b_last_address = 14;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a25 .port_b_logical_ram_depth = 15;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a25 .port_b_logical_ram_width = 32;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a25 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a25 .port_b_read_enable_clock = "clock1";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a25 .ram_block_type = "M9K";
// synopsys translate_on

dffeas \e_data[25]~reg0 (
	.clk(\clk~input_o ),
	.d(\e_data[25]~25_combout ),
	.asdata(\disk_controller|values_rtl_0|auto_generated|ram_block1a25~portbdataout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal3~2_combout ),
	.ena(\Selector132~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\e_data[25]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \e_data[25]~reg0 .is_wysiwyg = "true";
defparam \e_data[25]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~263 (
// Equation(s):
// \Mux2~263_combout  = (!\adress[1]~input_o  & ((\adress[2]~input_o  & (\Mux2~256_combout )) # (!\adress[2]~input_o  & ((\Mux2~235_combout )))))

	.dataa(\Mux2~256_combout ),
	.datab(\Mux2~235_combout ),
	.datac(\adress[2]~input_o ),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\Mux2~263_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~263 .lut_mask = 16'h00AC;
defparam \Mux2~263 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~264 (
// Equation(s):
// \Mux2~264_combout  = (\Selector4~4_combout  & (((!\Mux2~254_combout )))) # (!\Selector4~4_combout  & ((\Mux2~254_combout  & (\Mux2~298_combout )) # (!\Mux2~254_combout  & ((\Mux2~224_combout )))))

	.dataa(\Mux2~298_combout ),
	.datab(\Mux2~224_combout ),
	.datac(\Selector4~4_combout ),
	.datad(\Mux2~254_combout ),
	.cin(gnd),
	.combout(\Mux2~264_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~264 .lut_mask = 16'h0AFC;
defparam \Mux2~264 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~265 (
// Equation(s):
// \Mux2~265_combout  = (\Mux2~253_combout  & ((\Mux2~264_combout  & ((\Mux2~94_combout ))) # (!\Mux2~264_combout  & (\dev_in[89]~input_o )))) # (!\Mux2~253_combout  & (((\Mux2~264_combout ))))

	.dataa(\dev_in[89]~input_o ),
	.datab(\Mux2~94_combout ),
	.datac(\Mux2~253_combout ),
	.datad(\Mux2~264_combout ),
	.cin(gnd),
	.combout(\Mux2~265_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~265 .lut_mask = 16'hCFA0;
defparam \Mux2~265 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~266 (
// Equation(s):
// \Mux2~266_combout  = (\adress[2]~input_o  & (\Mux2~265_combout )) # (!\adress[2]~input_o  & ((\Mux2~245_combout )))

	.dataa(\Mux2~265_combout ),
	.datab(\Mux2~245_combout ),
	.datac(gnd),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\Mux2~266_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~266 .lut_mask = 16'hAACC;
defparam \Mux2~266 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~267 (
// Equation(s):
// \Mux2~267_combout  = (\Mux2~263_combout ) # ((\adress[1]~input_o  & \Mux2~266_combout ))

	.dataa(\Mux2~263_combout ),
	.datab(\adress[1]~input_o ),
	.datac(\Mux2~266_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mux2~267_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~267 .lut_mask = 16'hEAEA;
defparam \Mux2~267 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \e_data[26]~26 (
// Equation(s):
// \e_data[26]~26_combout  = (\adress[0]~input_o  & ((\Mux2~267_combout ))) # (!\adress[0]~input_o  & (\Mux2~262_combout ))

	.dataa(\Mux2~262_combout ),
	.datab(\Mux2~267_combout ),
	.datac(gnd),
	.datad(\adress[0]~input_o ),
	.cin(gnd),
	.combout(\e_data[26]~26_combout ),
	.cout());
// synopsys translate_off
defparam \e_data[26]~26 .lut_mask = 16'hCCAA;
defparam \e_data[26]~26 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \p_data[26]~input (
	.i(p_data[26]),
	.ibar(gnd),
	.o(\p_data[26]~input_o ));
// synopsys translate_off
defparam \p_data[26]~input .bus_hold = "false";
defparam \p_data[26]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_ram_block \disk_controller|values_rtl_0|auto_generated|ram_block1a26 (
	.portawe(\disk_write~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(!\clk~input_o ),
	.ena0(vcc),
	.ena1(\disk_read~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\p_data[26]~input_o }),
	.portaaddr({\drs[3]~input_o ,\drs[2]~input_o ,\drs[1]~input_o ,\drs[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\drs[3]~input_o ,\drs[2]~input_o ,\drs[1]~input_o ,\drs[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\disk_controller|values_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a26 .clk1_core_clock_enable = "ena1";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a26 .clk1_input_clock_enable = "ena1";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a26 .logical_ram_name = "disk_controller:disk_controller|altsyncram:values_rtl_0|altsyncram_4pd1:auto_generated|ALTSYNCRAM";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "dont_care";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a26 .operation_mode = "dual_port";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a26 .port_a_address_width = 4;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a26 .port_a_first_bit_number = 26;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a26 .port_a_last_address = 14;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 15;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_width = 32;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a26 .port_b_address_clear = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a26 .port_b_address_clock = "clock1";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a26 .port_b_address_width = 4;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a26 .port_b_data_out_clear = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a26 .port_b_data_out_clock = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a26 .port_b_first_address = 0;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a26 .port_b_first_bit_number = 26;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a26 .port_b_last_address = 14;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 15;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a26 .port_b_logical_ram_width = 32;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a26 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a26 .port_b_read_enable_clock = "clock1";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a26 .ram_block_type = "M9K";
// synopsys translate_on

dffeas \e_data[26]~reg0 (
	.clk(\clk~input_o ),
	.d(\e_data[26]~26_combout ),
	.asdata(\disk_controller|values_rtl_0|auto_generated|ram_block1a26~portbdataout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal3~2_combout ),
	.ena(\Selector132~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\e_data[26]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \e_data[26]~reg0 .is_wysiwyg = "true";
defparam \e_data[26]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~268 (
// Equation(s):
// \Mux2~268_combout  = (\Selector4~4_combout  & (((!\Mux2~254_combout )))) # (!\Selector4~4_combout  & ((\Mux2~254_combout  & (\Mux2~299_combout )) # (!\Mux2~254_combout  & ((\Mux2~304_combout )))))

	.dataa(\Mux2~299_combout ),
	.datab(\Mux2~304_combout ),
	.datac(\Selector4~4_combout ),
	.datad(\Mux2~254_combout ),
	.cin(gnd),
	.combout(\Mux2~268_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~268 .lut_mask = 16'h0AFC;
defparam \Mux2~268 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~269 (
// Equation(s):
// \Mux2~269_combout  = (\Mux2~253_combout  & ((\Mux2~268_combout  & ((\Mux2~41_combout ))) # (!\Mux2~268_combout  & (\dev_in[90]~input_o )))) # (!\Mux2~253_combout  & (((\Mux2~268_combout ))))

	.dataa(\dev_in[90]~input_o ),
	.datab(\Mux2~41_combout ),
	.datac(\Mux2~253_combout ),
	.datad(\Mux2~268_combout ),
	.cin(gnd),
	.combout(\Mux2~269_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~269 .lut_mask = 16'hCFA0;
defparam \Mux2~269 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~270 (
// Equation(s):
// \Mux2~270_combout  = (\adress[2]~input_o  & (\Mux2~269_combout )) # (!\adress[2]~input_o  & ((\Mux2~250_combout )))

	.dataa(\Mux2~269_combout ),
	.datab(\Mux2~250_combout ),
	.datac(gnd),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\Mux2~270_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~270 .lut_mask = 16'hAACC;
defparam \Mux2~270 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~271 (
// Equation(s):
// \Mux2~271_combout  = (\adress[1]~input_o  & (\Mux2~270_combout )) # (!\adress[1]~input_o  & ((\Mux2~261_combout )))

	.dataa(\Mux2~270_combout ),
	.datab(\Mux2~261_combout ),
	.datac(gnd),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\Mux2~271_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~271 .lut_mask = 16'hAACC;
defparam \Mux2~271 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \e_data[27]~27 (
// Equation(s):
// \e_data[27]~27_combout  = (\adress[0]~input_o  & ((\Mux2~271_combout ))) # (!\adress[0]~input_o  & (\Mux2~267_combout ))

	.dataa(\Mux2~267_combout ),
	.datab(\Mux2~271_combout ),
	.datac(gnd),
	.datad(\adress[0]~input_o ),
	.cin(gnd),
	.combout(\e_data[27]~27_combout ),
	.cout());
// synopsys translate_off
defparam \e_data[27]~27 .lut_mask = 16'hCCAA;
defparam \e_data[27]~27 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \p_data[27]~input (
	.i(p_data[27]),
	.ibar(gnd),
	.o(\p_data[27]~input_o ));
// synopsys translate_off
defparam \p_data[27]~input .bus_hold = "false";
defparam \p_data[27]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_ram_block \disk_controller|values_rtl_0|auto_generated|ram_block1a27 (
	.portawe(\disk_write~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(!\clk~input_o ),
	.ena0(vcc),
	.ena1(\disk_read~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\p_data[27]~input_o }),
	.portaaddr({\drs[3]~input_o ,\drs[2]~input_o ,\drs[1]~input_o ,\drs[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\drs[3]~input_o ,\drs[2]~input_o ,\drs[1]~input_o ,\drs[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\disk_controller|values_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a27 .clk1_core_clock_enable = "ena1";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a27 .clk1_input_clock_enable = "ena1";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a27 .logical_ram_name = "disk_controller:disk_controller|altsyncram:values_rtl_0|altsyncram_4pd1:auto_generated|ALTSYNCRAM";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "dont_care";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a27 .operation_mode = "dual_port";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a27 .port_a_address_width = 4;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a27 .port_a_first_bit_number = 27;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a27 .port_a_last_address = 14;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 15;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_width = 32;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a27 .port_b_address_clock = "clock1";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a27 .port_b_address_width = 4;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a27 .port_b_data_out_clear = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a27 .port_b_data_out_clock = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a27 .port_b_first_bit_number = 27;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a27 .port_b_last_address = 14;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 15;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a27 .port_b_logical_ram_width = 32;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a27 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a27 .port_b_read_enable_clock = "clock1";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a27 .ram_block_type = "M9K";
// synopsys translate_on

dffeas \e_data[27]~reg0 (
	.clk(\clk~input_o ),
	.d(\e_data[27]~27_combout ),
	.asdata(\disk_controller|values_rtl_0|auto_generated|ram_block1a27~portbdataout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal3~2_combout ),
	.ena(\Selector132~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\e_data[27]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \e_data[27]~reg0 .is_wysiwyg = "true";
defparam \e_data[27]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~272 (
// Equation(s):
// \Mux2~272_combout  = (\Selector4~4_combout  & (((!\Mux2~254_combout )))) # (!\Selector4~4_combout  & ((\Mux2~254_combout  & (\Mux2~300_combout )) # (!\Mux2~254_combout  & ((\Mux2~305_combout )))))

	.dataa(\Mux2~300_combout ),
	.datab(\Mux2~305_combout ),
	.datac(\Selector4~4_combout ),
	.datad(\Mux2~254_combout ),
	.cin(gnd),
	.combout(\Mux2~272_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~272 .lut_mask = 16'h0AFC;
defparam \Mux2~272 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~273 (
// Equation(s):
// \Mux2~273_combout  = (\Mux2~253_combout  & ((\Mux2~272_combout  & ((\Mux2~120_combout ))) # (!\Mux2~272_combout  & (\dev_in[91]~input_o )))) # (!\Mux2~253_combout  & (((\Mux2~272_combout ))))

	.dataa(\dev_in[91]~input_o ),
	.datab(\Mux2~120_combout ),
	.datac(\Mux2~253_combout ),
	.datad(\Mux2~272_combout ),
	.cin(gnd),
	.combout(\Mux2~273_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~273 .lut_mask = 16'hCFA0;
defparam \Mux2~273 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~274 (
// Equation(s):
// \Mux2~274_combout  = (\adress[1]~input_o  & ((\adress[2]~input_o  & (\Mux2~273_combout )) # (!\adress[2]~input_o  & ((\Mux2~256_combout )))))

	.dataa(\adress[1]~input_o ),
	.datab(\Mux2~273_combout ),
	.datac(\Mux2~256_combout ),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\Mux2~274_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~274 .lut_mask = 16'h88A0;
defparam \Mux2~274 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~275 (
// Equation(s):
// \Mux2~275_combout  = (\Mux2~274_combout ) # ((\Mux2~266_combout  & !\adress[1]~input_o ))

	.dataa(\Mux2~274_combout ),
	.datab(\Mux2~266_combout ),
	.datac(gnd),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\Mux2~275_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~275 .lut_mask = 16'hAAEE;
defparam \Mux2~275 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \e_data[28]~28 (
// Equation(s):
// \e_data[28]~28_combout  = (\adress[0]~input_o  & ((\Mux2~275_combout ))) # (!\adress[0]~input_o  & (\Mux2~271_combout ))

	.dataa(\Mux2~271_combout ),
	.datab(\Mux2~275_combout ),
	.datac(gnd),
	.datad(\adress[0]~input_o ),
	.cin(gnd),
	.combout(\e_data[28]~28_combout ),
	.cout());
// synopsys translate_off
defparam \e_data[28]~28 .lut_mask = 16'hCCAA;
defparam \e_data[28]~28 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \p_data[28]~input (
	.i(p_data[28]),
	.ibar(gnd),
	.o(\p_data[28]~input_o ));
// synopsys translate_off
defparam \p_data[28]~input .bus_hold = "false";
defparam \p_data[28]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_ram_block \disk_controller|values_rtl_0|auto_generated|ram_block1a28 (
	.portawe(\disk_write~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(!\clk~input_o ),
	.ena0(vcc),
	.ena1(\disk_read~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\p_data[28]~input_o }),
	.portaaddr({\drs[3]~input_o ,\drs[2]~input_o ,\drs[1]~input_o ,\drs[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\drs[3]~input_o ,\drs[2]~input_o ,\drs[1]~input_o ,\drs[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\disk_controller|values_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a28 .clk1_core_clock_enable = "ena1";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a28 .clk1_input_clock_enable = "ena1";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a28 .logical_ram_name = "disk_controller:disk_controller|altsyncram:values_rtl_0|altsyncram_4pd1:auto_generated|ALTSYNCRAM";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a28 .mixed_port_feed_through_mode = "dont_care";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a28 .operation_mode = "dual_port";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a28 .port_a_address_width = 4;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a28 .port_a_first_bit_number = 28;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a28 .port_a_last_address = 14;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 15;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_width = 32;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a28 .port_b_address_clear = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a28 .port_b_address_clock = "clock1";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a28 .port_b_address_width = 4;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a28 .port_b_data_out_clear = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a28 .port_b_data_out_clock = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a28 .port_b_first_address = 0;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a28 .port_b_first_bit_number = 28;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a28 .port_b_last_address = 14;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a28 .port_b_logical_ram_depth = 15;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a28 .port_b_logical_ram_width = 32;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a28 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a28 .port_b_read_enable_clock = "clock1";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a28 .ram_block_type = "M9K";
// synopsys translate_on

dffeas \e_data[28]~reg0 (
	.clk(\clk~input_o ),
	.d(\e_data[28]~28_combout ),
	.asdata(\disk_controller|values_rtl_0|auto_generated|ram_block1a28~portbdataout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal3~2_combout ),
	.ena(\Selector132~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\e_data[28]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \e_data[28]~reg0 .is_wysiwyg = "true";
defparam \e_data[28]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~276 (
// Equation(s):
// \Mux2~276_combout  = (\Selector4~4_combout  & (((!\Mux2~254_combout )))) # (!\Selector4~4_combout  & ((\Mux2~254_combout  & (\Mux2~301_combout )) # (!\Mux2~254_combout  & ((\Mux2~306_combout )))))

	.dataa(\Mux2~301_combout ),
	.datab(\Mux2~306_combout ),
	.datac(\Selector4~4_combout ),
	.datad(\Mux2~254_combout ),
	.cin(gnd),
	.combout(\Mux2~276_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~276 .lut_mask = 16'h0AFC;
defparam \Mux2~276 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~277 (
// Equation(s):
// \Mux2~277_combout  = (\Mux2~253_combout  & ((\Mux2~276_combout  & ((\Mux2~80_combout ))) # (!\Mux2~276_combout  & (\dev_in[92]~input_o )))) # (!\Mux2~253_combout  & (((\Mux2~276_combout ))))

	.dataa(\dev_in[92]~input_o ),
	.datab(\Mux2~80_combout ),
	.datac(\Mux2~253_combout ),
	.datad(\Mux2~276_combout ),
	.cin(gnd),
	.combout(\Mux2~277_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~277 .lut_mask = 16'hCFA0;
defparam \Mux2~277 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~278 (
// Equation(s):
// \Mux2~278_combout  = (\adress[1]~input_o  & ((\adress[2]~input_o  & (\Mux2~277_combout )) # (!\adress[2]~input_o  & ((\Mux2~260_combout )))))

	.dataa(\adress[1]~input_o ),
	.datab(\Mux2~277_combout ),
	.datac(\Mux2~260_combout ),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\Mux2~278_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~278 .lut_mask = 16'h88A0;
defparam \Mux2~278 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~279 (
// Equation(s):
// \Mux2~279_combout  = (\Mux2~278_combout ) # ((\Mux2~270_combout  & !\adress[1]~input_o ))

	.dataa(\Mux2~278_combout ),
	.datab(\Mux2~270_combout ),
	.datac(gnd),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\Mux2~279_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~279 .lut_mask = 16'hAAEE;
defparam \Mux2~279 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \e_data[29]~29 (
// Equation(s):
// \e_data[29]~29_combout  = (\adress[0]~input_o  & ((\Mux2~279_combout ))) # (!\adress[0]~input_o  & (\Mux2~275_combout ))

	.dataa(\Mux2~275_combout ),
	.datab(\Mux2~279_combout ),
	.datac(gnd),
	.datad(\adress[0]~input_o ),
	.cin(gnd),
	.combout(\e_data[29]~29_combout ),
	.cout());
// synopsys translate_off
defparam \e_data[29]~29 .lut_mask = 16'hCCAA;
defparam \e_data[29]~29 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \p_data[29]~input (
	.i(p_data[29]),
	.ibar(gnd),
	.o(\p_data[29]~input_o ));
// synopsys translate_off
defparam \p_data[29]~input .bus_hold = "false";
defparam \p_data[29]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_ram_block \disk_controller|values_rtl_0|auto_generated|ram_block1a29 (
	.portawe(\disk_write~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(!\clk~input_o ),
	.ena0(vcc),
	.ena1(\disk_read~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\p_data[29]~input_o }),
	.portaaddr({\drs[3]~input_o ,\drs[2]~input_o ,\drs[1]~input_o ,\drs[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\drs[3]~input_o ,\drs[2]~input_o ,\drs[1]~input_o ,\drs[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\disk_controller|values_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a29 .clk1_core_clock_enable = "ena1";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a29 .clk1_input_clock_enable = "ena1";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a29 .logical_ram_name = "disk_controller:disk_controller|altsyncram:values_rtl_0|altsyncram_4pd1:auto_generated|ALTSYNCRAM";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a29 .mixed_port_feed_through_mode = "dont_care";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a29 .operation_mode = "dual_port";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a29 .port_a_address_width = 4;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a29 .port_a_first_bit_number = 29;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a29 .port_a_last_address = 14;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 15;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_width = 32;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a29 .port_b_address_clear = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a29 .port_b_address_clock = "clock1";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a29 .port_b_address_width = 4;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a29 .port_b_data_out_clear = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a29 .port_b_data_out_clock = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a29 .port_b_first_address = 0;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a29 .port_b_first_bit_number = 29;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a29 .port_b_last_address = 14;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a29 .port_b_logical_ram_depth = 15;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a29 .port_b_logical_ram_width = 32;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a29 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a29 .port_b_read_enable_clock = "clock1";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a29 .ram_block_type = "M9K";
// synopsys translate_on

dffeas \e_data[29]~reg0 (
	.clk(\clk~input_o ),
	.d(\e_data[29]~29_combout ),
	.asdata(\disk_controller|values_rtl_0|auto_generated|ram_block1a29~portbdataout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal3~2_combout ),
	.ena(\Selector132~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\e_data[29]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \e_data[29]~reg0 .is_wysiwyg = "true";
defparam \e_data[29]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~156 (
// Equation(s):
// \Mux2~156_combout  = (\adress[5]~input_o  & !\adress[6]~input_o )

	.dataa(\adress[5]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\adress[6]~input_o ),
	.cin(gnd),
	.combout(\Mux2~156_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~156 .lut_mask = 16'h00AA;
defparam \Mux2~156 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~280 (
// Equation(s):
// \Mux2~280_combout  = (\Mux2~156_combout  & ((\adress[4]~input_o  & (\dev_in[93]~input_o )) # (!\adress[4]~input_o  & ((\dev_in[77]~input_o )))))

	.dataa(\Mux2~156_combout ),
	.datab(\dev_in[93]~input_o ),
	.datac(\dev_in[77]~input_o ),
	.datad(\adress[4]~input_o ),
	.cin(gnd),
	.combout(\Mux2~280_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~280 .lut_mask = 16'h88A0;
defparam \Mux2~280 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~281 (
// Equation(s):
// \Mux2~281_combout  = (!\adress[5]~input_o  & ((\adress[4]~input_o  & (\Mux2~106_combout )) # (!\adress[4]~input_o  & ((\Mux2~103_combout )))))

	.dataa(\Mux2~106_combout ),
	.datab(\Mux2~103_combout ),
	.datac(\adress[4]~input_o ),
	.datad(\adress[5]~input_o ),
	.cin(gnd),
	.combout(\Mux2~281_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~281 .lut_mask = 16'h00AC;
defparam \Mux2~281 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~282 (
// Equation(s):
// \Mux2~282_combout  = (\adress[3]~input_o  & (((\Mux2~280_combout ) # (\Mux2~281_combout )))) # (!\adress[3]~input_o  & (\Mux2~307_combout ))

	.dataa(\Mux2~307_combout ),
	.datab(\adress[3]~input_o ),
	.datac(\Mux2~280_combout ),
	.datad(\Mux2~281_combout ),
	.cin(gnd),
	.combout(\Mux2~282_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~282 .lut_mask = 16'hEEE2;
defparam \Mux2~282 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~283 (
// Equation(s):
// \Mux2~283_combout  = (\adress[1]~input_o  & (((\Mux2~282_combout )) # (!\adress[2]~input_o ))) # (!\adress[1]~input_o  & (\adress[2]~input_o  & (\Mux2~273_combout )))

	.dataa(\adress[1]~input_o ),
	.datab(\adress[2]~input_o ),
	.datac(\Mux2~273_combout ),
	.datad(\Mux2~282_combout ),
	.cin(gnd),
	.combout(\Mux2~283_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~283 .lut_mask = 16'hEA62;
defparam \Mux2~283 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~284 (
// Equation(s):
// \Mux2~284_combout  = (\adress[2]~input_o  & (((\Mux2~283_combout )))) # (!\adress[2]~input_o  & ((\Mux2~283_combout  & (\Mux2~265_combout )) # (!\Mux2~283_combout  & ((\Mux2~256_combout )))))

	.dataa(\Mux2~265_combout ),
	.datab(\Mux2~256_combout ),
	.datac(\adress[2]~input_o ),
	.datad(\Mux2~283_combout ),
	.cin(gnd),
	.combout(\Mux2~284_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~284 .lut_mask = 16'hFA0C;
defparam \Mux2~284 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \e_data[30]~30 (
// Equation(s):
// \e_data[30]~30_combout  = (\adress[0]~input_o  & ((\Mux2~284_combout ))) # (!\adress[0]~input_o  & (\Mux2~279_combout ))

	.dataa(\Mux2~279_combout ),
	.datab(\Mux2~284_combout ),
	.datac(gnd),
	.datad(\adress[0]~input_o ),
	.cin(gnd),
	.combout(\e_data[30]~30_combout ),
	.cout());
// synopsys translate_off
defparam \e_data[30]~30 .lut_mask = 16'hCCAA;
defparam \e_data[30]~30 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \p_data[30]~input (
	.i(p_data[30]),
	.ibar(gnd),
	.o(\p_data[30]~input_o ));
// synopsys translate_off
defparam \p_data[30]~input .bus_hold = "false";
defparam \p_data[30]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_ram_block \disk_controller|values_rtl_0|auto_generated|ram_block1a30 (
	.portawe(\disk_write~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(!\clk~input_o ),
	.ena0(vcc),
	.ena1(\disk_read~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\p_data[30]~input_o }),
	.portaaddr({\drs[3]~input_o ,\drs[2]~input_o ,\drs[1]~input_o ,\drs[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\drs[3]~input_o ,\drs[2]~input_o ,\drs[1]~input_o ,\drs[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\disk_controller|values_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a30 .clk1_core_clock_enable = "ena1";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a30 .clk1_input_clock_enable = "ena1";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a30 .logical_ram_name = "disk_controller:disk_controller|altsyncram:values_rtl_0|altsyncram_4pd1:auto_generated|ALTSYNCRAM";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a30 .mixed_port_feed_through_mode = "dont_care";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a30 .operation_mode = "dual_port";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a30 .port_a_address_width = 4;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a30 .port_a_first_bit_number = 30;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a30 .port_a_last_address = 14;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 15;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_width = 32;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a30 .port_b_address_clear = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a30 .port_b_address_clock = "clock1";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a30 .port_b_address_width = 4;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a30 .port_b_data_out_clear = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a30 .port_b_data_out_clock = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a30 .port_b_first_address = 0;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a30 .port_b_first_bit_number = 30;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a30 .port_b_last_address = 14;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a30 .port_b_logical_ram_depth = 15;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a30 .port_b_logical_ram_width = 32;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a30 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a30 .port_b_read_enable_clock = "clock1";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a30 .ram_block_type = "M9K";
// synopsys translate_on

dffeas \e_data[30]~reg0 (
	.clk(\clk~input_o ),
	.d(\e_data[30]~30_combout ),
	.asdata(\disk_controller|values_rtl_0|auto_generated|ram_block1a30~portbdataout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal3~2_combout ),
	.ena(\Selector132~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\e_data[30]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \e_data[30]~reg0 .is_wysiwyg = "true";
defparam \e_data[30]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~285 (
// Equation(s):
// \Mux2~285_combout  = (\Mux2~156_combout  & ((\adress[4]~input_o  & (\dev_in[94]~input_o )) # (!\adress[4]~input_o  & ((\dev_in[78]~input_o )))))

	.dataa(\Mux2~156_combout ),
	.datab(\dev_in[94]~input_o ),
	.datac(\dev_in[78]~input_o ),
	.datad(\adress[4]~input_o ),
	.cin(gnd),
	.combout(\Mux2~285_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~285 .lut_mask = 16'h88A0;
defparam \Mux2~285 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~286 (
// Equation(s):
// \Mux2~286_combout  = (!\adress[5]~input_o  & ((\adress[4]~input_o  & (\Mux2~54_combout )) # (!\adress[4]~input_o  & ((\Mux2~51_combout )))))

	.dataa(\Mux2~54_combout ),
	.datab(\Mux2~51_combout ),
	.datac(\adress[4]~input_o ),
	.datad(\adress[5]~input_o ),
	.cin(gnd),
	.combout(\Mux2~286_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~286 .lut_mask = 16'h00AC;
defparam \Mux2~286 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~287 (
// Equation(s):
// \Mux2~287_combout  = (\adress[3]~input_o  & (((\Mux2~285_combout ) # (\Mux2~286_combout )))) # (!\adress[3]~input_o  & (\Mux2~308_combout ))

	.dataa(\Mux2~308_combout ),
	.datab(\adress[3]~input_o ),
	.datac(\Mux2~285_combout ),
	.datad(\Mux2~286_combout ),
	.cin(gnd),
	.combout(\Mux2~287_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~287 .lut_mask = 16'hEEE2;
defparam \Mux2~287 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~288 (
// Equation(s):
// \Mux2~288_combout  = (\adress[2]~input_o  & (((\Mux2~287_combout )) # (!\adress[1]~input_o ))) # (!\adress[2]~input_o  & (\adress[1]~input_o  & (\Mux2~269_combout )))

	.dataa(\adress[2]~input_o ),
	.datab(\adress[1]~input_o ),
	.datac(\Mux2~269_combout ),
	.datad(\Mux2~287_combout ),
	.cin(gnd),
	.combout(\Mux2~288_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~288 .lut_mask = 16'hEA62;
defparam \Mux2~288 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~289 (
// Equation(s):
// \Mux2~289_combout  = (\adress[1]~input_o  & (((\Mux2~288_combout )))) # (!\adress[1]~input_o  & ((\Mux2~288_combout  & (\Mux2~277_combout )) # (!\Mux2~288_combout  & ((\Mux2~260_combout )))))

	.dataa(\Mux2~277_combout ),
	.datab(\Mux2~260_combout ),
	.datac(\adress[1]~input_o ),
	.datad(\Mux2~288_combout ),
	.cin(gnd),
	.combout(\Mux2~289_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~289 .lut_mask = 16'hFA0C;
defparam \Mux2~289 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \e_data[31]~31 (
// Equation(s):
// \e_data[31]~31_combout  = (\adress[0]~input_o  & ((\Mux2~289_combout ))) # (!\adress[0]~input_o  & (\Mux2~284_combout ))

	.dataa(\Mux2~284_combout ),
	.datab(\Mux2~289_combout ),
	.datac(gnd),
	.datad(\adress[0]~input_o ),
	.cin(gnd),
	.combout(\e_data[31]~31_combout ),
	.cout());
// synopsys translate_off
defparam \e_data[31]~31 .lut_mask = 16'hCCAA;
defparam \e_data[31]~31 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \p_data[31]~input (
	.i(p_data[31]),
	.ibar(gnd),
	.o(\p_data[31]~input_o ));
// synopsys translate_off
defparam \p_data[31]~input .bus_hold = "false";
defparam \p_data[31]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_ram_block \disk_controller|values_rtl_0|auto_generated|ram_block1a31 (
	.portawe(\disk_write~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(!\clk~input_o ),
	.ena0(vcc),
	.ena1(\disk_read~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\p_data[31]~input_o }),
	.portaaddr({\drs[3]~input_o ,\drs[2]~input_o ,\drs[1]~input_o ,\drs[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\drs[3]~input_o ,\drs[2]~input_o ,\drs[1]~input_o ,\drs[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\disk_controller|values_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a31 .clk1_core_clock_enable = "ena1";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a31 .clk1_input_clock_enable = "ena1";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a31 .logical_ram_name = "disk_controller:disk_controller|altsyncram:values_rtl_0|altsyncram_4pd1:auto_generated|ALTSYNCRAM";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a31 .mixed_port_feed_through_mode = "dont_care";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a31 .operation_mode = "dual_port";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a31 .port_a_address_width = 4;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a31 .port_a_first_bit_number = 31;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a31 .port_a_last_address = 14;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 15;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_width = 32;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a31 .port_b_address_clear = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a31 .port_b_address_clock = "clock1";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a31 .port_b_address_width = 4;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a31 .port_b_data_out_clear = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a31 .port_b_data_out_clock = "none";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a31 .port_b_first_address = 0;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a31 .port_b_first_bit_number = 31;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a31 .port_b_last_address = 14;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a31 .port_b_logical_ram_depth = 15;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a31 .port_b_logical_ram_width = 32;
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a31 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a31 .port_b_read_enable_clock = "clock1";
defparam \disk_controller|values_rtl_0|auto_generated|ram_block1a31 .ram_block_type = "M9K";
// synopsys translate_on

dffeas \e_data[31]~reg0 (
	.clk(\clk~input_o ),
	.d(\e_data[31]~31_combout ),
	.asdata(\disk_controller|values_rtl_0|auto_generated|ram_block1a31~portbdataout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal3~2_combout ),
	.ena(\Selector132~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\e_data[31]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \e_data[31]~reg0 .is_wysiwyg = "true";
defparam \e_data[31]~reg0 .power_up = "low";
// synopsys translate_on

dffeas \in_ready~reg0 (
	.clk(\clk~input_o ),
	.d(\Selector132~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_ready~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \in_ready~reg0 .is_wysiwyg = "true";
defparam \in_ready~reg0 .power_up = "low";
// synopsys translate_on

dffeas \out_ready~reg0 (
	.clk(\clk~input_o ),
	.d(\Selector2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_ready~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out_ready~reg0 .is_wysiwyg = "true";
defparam \out_ready~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[48]~175 (
// Equation(s):
// \dev_out[48]~175_combout  = (!\adress[3]~input_o  & !\adress[4]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\adress[3]~input_o ),
	.datad(\adress[4]~input_o ),
	.cin(gnd),
	.combout(\dev_out[48]~175_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[48]~175 .lut_mask = 16'h000F;
defparam \dev_out[48]~175 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Equal3~3 (
// Equation(s):
// \Equal3~3_combout  = (\dev_out[48]~175_combout  & (!\adress[0]~input_o  & (!\adress[1]~input_o  & !\adress[2]~input_o )))

	.dataa(\dev_out[48]~175_combout ),
	.datab(\adress[0]~input_o ),
	.datac(\adress[1]~input_o ),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\Equal3~3_combout ),
	.cout());
// synopsys translate_off
defparam \Equal3~3 .lut_mask = 16'h0002;
defparam \Equal3~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[0]~176 (
// Equation(s):
// \dev_out[0]~176_combout  = (!\adress[5]~input_o  & (!\adress[6]~input_o  & (\dev_out[0]~174_combout  & \Equal3~3_combout )))

	.dataa(\adress[5]~input_o ),
	.datab(\adress[6]~input_o ),
	.datac(\dev_out[0]~174_combout ),
	.datad(\Equal3~3_combout ),
	.cin(gnd),
	.combout(\dev_out[0]~176_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[0]~176 .lut_mask = 16'h1000;
defparam \dev_out[0]~176 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[0]~177 (
// Equation(s):
// \dev_out[0]~177_combout  = (\Selector1~0_combout  & ((\dev_out[0]~176_combout  & (\p_data[0]~input_o )) # (!\dev_out[0]~176_combout  & ((\dev_out[0]~reg0_q ))))) # (!\Selector1~0_combout  & (((\dev_out[0]~reg0_q ))))

	.dataa(\Selector1~0_combout ),
	.datab(\p_data[0]~input_o ),
	.datac(\dev_out[0]~reg0_q ),
	.datad(\dev_out[0]~176_combout ),
	.cin(gnd),
	.combout(\dev_out[0]~177_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[0]~177 .lut_mask = 16'hD8F0;
defparam \dev_out[0]~177 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[0]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[0]~177_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[0]~reg0 .is_wysiwyg = "true";
defparam \dev_out[0]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \Selector129~0 (
// Equation(s):
// \Selector129~0_combout  = (\adress[0]~input_o  & (\p_data[0]~input_o )) # (!\adress[0]~input_o  & ((\p_data[1]~input_o )))

	.dataa(\p_data[0]~input_o ),
	.datab(\p_data[1]~input_o ),
	.datac(gnd),
	.datad(\adress[0]~input_o ),
	.cin(gnd),
	.combout(\Selector129~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector129~0 .lut_mask = 16'hAACC;
defparam \Selector129~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[1]~178 (
// Equation(s):
// \dev_out[1]~178_combout  = (\Selector1~0_combout  & (!\adress[7]~input_o  & (!\adress[8]~input_o  & !\adress[9]~input_o )))

	.dataa(\Selector1~0_combout ),
	.datab(\adress[7]~input_o ),
	.datac(\adress[8]~input_o ),
	.datad(\adress[9]~input_o ),
	.cin(gnd),
	.combout(\dev_out[1]~178_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[1]~178 .lut_mask = 16'h0002;
defparam \dev_out[1]~178 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux2~290 (
// Equation(s):
// \Mux2~290_combout  = (!\adress[1]~input_o  & !\adress[2]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\adress[1]~input_o ),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\Mux2~290_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~290 .lut_mask = 16'h000F;
defparam \Mux2~290 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[1]~179 (
// Equation(s):
// \dev_out[1]~179_combout  = (\dev_out[48]~175_combout  & (\Mux2~290_combout  & (!\adress[5]~input_o  & !\adress[6]~input_o )))

	.dataa(\dev_out[48]~175_combout ),
	.datab(\Mux2~290_combout ),
	.datac(\adress[5]~input_o ),
	.datad(\adress[6]~input_o ),
	.cin(gnd),
	.combout(\dev_out[1]~179_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[1]~179 .lut_mask = 16'h0008;
defparam \dev_out[1]~179 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[1]~180 (
// Equation(s):
// \dev_out[1]~180_combout  = (\dev_out[1]~178_combout  & ((\dev_out[1]~179_combout  & (\Selector129~0_combout )) # (!\dev_out[1]~179_combout  & ((\dev_out[1]~reg0_q ))))) # (!\dev_out[1]~178_combout  & (((\dev_out[1]~reg0_q ))))

	.dataa(\Selector129~0_combout ),
	.datab(\dev_out[1]~reg0_q ),
	.datac(\dev_out[1]~178_combout ),
	.datad(\dev_out[1]~179_combout ),
	.cin(gnd),
	.combout(\dev_out[1]~180_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[1]~180 .lut_mask = 16'hACCC;
defparam \dev_out[1]~180 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[1]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[1]~180_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[1]~reg0 .is_wysiwyg = "true";
defparam \dev_out[1]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[2]~0 (
// Equation(s):
// \dev_out[2]~0_combout  = (\adress[0]~input_o  & ((\dev_out[2]~reg0_q ))) # (!\adress[0]~input_o  & (\p_data[0]~input_o ))

	.dataa(\p_data[0]~input_o ),
	.datab(\dev_out[2]~reg0_q ),
	.datac(gnd),
	.datad(\adress[0]~input_o ),
	.cin(gnd),
	.combout(\dev_out[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[2]~0 .lut_mask = 16'hCCAA;
defparam \dev_out[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector129~1 (
// Equation(s):
// \Selector129~1_combout  = (\adress[0]~input_o  & (\p_data[1]~input_o )) # (!\adress[0]~input_o  & ((\p_data[2]~input_o )))

	.dataa(\p_data[1]~input_o ),
	.datab(\p_data[2]~input_o ),
	.datac(gnd),
	.datad(\adress[0]~input_o ),
	.cin(gnd),
	.combout(\Selector129~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector129~1 .lut_mask = 16'hAACC;
defparam \Selector129~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[2]~181 (
// Equation(s):
// \dev_out[2]~181_combout  = (!\adress[2]~input_o  & (\dev_out[0]~174_combout  & (!\adress[5]~input_o  & !\adress[6]~input_o )))

	.dataa(\adress[2]~input_o ),
	.datab(\dev_out[0]~174_combout ),
	.datac(\adress[5]~input_o ),
	.datad(\adress[6]~input_o ),
	.cin(gnd),
	.combout(\dev_out[2]~181_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[2]~181 .lut_mask = 16'h0004;
defparam \dev_out[2]~181 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[2]~182 (
// Equation(s):
// \dev_out[2]~182_combout  = (!\adress[3]~input_o  & (!\adress[4]~input_o  & (\Selector1~0_combout  & \dev_out[2]~181_combout )))

	.dataa(\adress[3]~input_o ),
	.datab(\adress[4]~input_o ),
	.datac(\Selector1~0_combout ),
	.datad(\dev_out[2]~181_combout ),
	.cin(gnd),
	.combout(\dev_out[2]~182_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[2]~182 .lut_mask = 16'h1000;
defparam \dev_out[2]~182 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[2]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[2]~0_combout ),
	.asdata(\Selector129~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\adress[1]~input_o ),
	.ena(\dev_out[2]~182_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[2]~reg0 .is_wysiwyg = "true";
defparam \dev_out[2]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \Selector129~2 (
// Equation(s):
// \Selector129~2_combout  = (\adress[0]~input_o  & (\p_data[2]~input_o )) # (!\adress[0]~input_o  & ((\p_data[3]~input_o )))

	.dataa(\p_data[2]~input_o ),
	.datab(\p_data[3]~input_o ),
	.datac(gnd),
	.datad(\adress[0]~input_o ),
	.cin(gnd),
	.combout(\Selector129~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector129~2 .lut_mask = 16'hAACC;
defparam \Selector129~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector129~3 (
// Equation(s):
// \Selector129~3_combout  = (\adress[1]~input_o  & (\Selector129~0_combout )) # (!\adress[1]~input_o  & ((\Selector129~2_combout )))

	.dataa(\Selector129~0_combout ),
	.datab(\Selector129~2_combout ),
	.datac(gnd),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\Selector129~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector129~3 .lut_mask = 16'hAACC;
defparam \Selector129~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[3]~reg0 (
	.clk(\clk~input_o ),
	.d(\Selector129~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dev_out[2]~182_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[3]~reg0 .is_wysiwyg = "true";
defparam \dev_out[3]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \Selector4~5 (
// Equation(s):
// \Selector4~5_combout  = (\adress[0]~input_o  & (\p_data[3]~input_o )) # (!\adress[0]~input_o  & ((\p_data[4]~input_o )))

	.dataa(\p_data[3]~input_o ),
	.datab(\p_data[4]~input_o ),
	.datac(gnd),
	.datad(\adress[0]~input_o ),
	.cin(gnd),
	.combout(\Selector4~5_combout ),
	.cout());
// synopsys translate_off
defparam \Selector4~5 .lut_mask = 16'hAACC;
defparam \Selector4~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector4~6 (
// Equation(s):
// \Selector4~6_combout  = (\adress[1]~input_o  & (\Selector129~1_combout )) # (!\adress[1]~input_o  & ((\Selector4~5_combout )))

	.dataa(\Selector129~1_combout ),
	.datab(\Selector4~5_combout ),
	.datac(gnd),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\Selector4~6_combout ),
	.cout());
// synopsys translate_off
defparam \Selector4~6 .lut_mask = 16'hAACC;
defparam \Selector4~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector129~4 (
// Equation(s):
// \Selector129~4_combout  = (\adress[0]~input_o  & (\dev_out[4]~reg0_q )) # (!\adress[0]~input_o  & ((\p_data[0]~input_o )))

	.dataa(\dev_out[4]~reg0_q ),
	.datab(\p_data[0]~input_o ),
	.datac(gnd),
	.datad(\adress[0]~input_o ),
	.cin(gnd),
	.combout(\Selector129~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector129~4 .lut_mask = 16'hAACC;
defparam \Selector129~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[4]~1 (
// Equation(s):
// \dev_out[4]~1_combout  = (\adress[2]~input_o  & ((\Selector129~4_combout ))) # (!\adress[2]~input_o  & (\Selector4~6_combout ))

	.dataa(\Selector4~6_combout ),
	.datab(\Selector129~4_combout ),
	.datac(gnd),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\dev_out[4]~1_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[4]~1 .lut_mask = 16'hCCAA;
defparam \dev_out[4]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[2]~183 (
// Equation(s):
// \dev_out[2]~183_combout  = (!\adress[4]~input_o  & (\dev_out[0]~174_combout  & !\adress[6]~input_o ))

	.dataa(\adress[4]~input_o ),
	.datab(\dev_out[0]~174_combout ),
	.datac(\adress[6]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dev_out[2]~183_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[2]~183 .lut_mask = 16'h0404;
defparam \dev_out[2]~183 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[2]~184 (
// Equation(s):
// \dev_out[2]~184_combout  = (!\adress[5]~input_o  & (!\adress[3]~input_o  & (\Selector1~0_combout  & \dev_out[2]~183_combout )))

	.dataa(\adress[5]~input_o ),
	.datab(\adress[3]~input_o ),
	.datac(\Selector1~0_combout ),
	.datad(\dev_out[2]~183_combout ),
	.cin(gnd),
	.combout(\dev_out[2]~184_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[2]~184 .lut_mask = 16'h1000;
defparam \dev_out[2]~184 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[4]~185 (
// Equation(s):
// \dev_out[4]~185_combout  = (\dev_out[2]~184_combout  & ((!\adress[2]~input_o ) # (!\adress[1]~input_o )))

	.dataa(\dev_out[2]~184_combout ),
	.datab(gnd),
	.datac(\adress[1]~input_o ),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\dev_out[4]~185_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[4]~185 .lut_mask = 16'h0AAA;
defparam \dev_out[4]~185 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[4]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[4]~1_combout ),
	.asdata(\Selector129~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\adress[1]~input_o ),
	.ena(\dev_out[4]~185_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[4]~reg0 .is_wysiwyg = "true";
defparam \dev_out[4]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \Selector129~5 (
// Equation(s):
// \Selector129~5_combout  = (\adress[0]~input_o  & (\p_data[4]~input_o )) # (!\adress[0]~input_o  & ((\p_data[5]~input_o )))

	.dataa(\p_data[4]~input_o ),
	.datab(\p_data[5]~input_o ),
	.datac(gnd),
	.datad(\adress[0]~input_o ),
	.cin(gnd),
	.combout(\Selector129~5_combout ),
	.cout());
// synopsys translate_off
defparam \Selector129~5 .lut_mask = 16'hAACC;
defparam \Selector129~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector129~6 (
// Equation(s):
// \Selector129~6_combout  = (\adress[1]~input_o  & (\Selector129~2_combout )) # (!\adress[1]~input_o  & ((\Selector129~5_combout )))

	.dataa(\Selector129~2_combout ),
	.datab(\Selector129~5_combout ),
	.datac(gnd),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\Selector129~6_combout ),
	.cout());
// synopsys translate_off
defparam \Selector129~6 .lut_mask = 16'hAACC;
defparam \Selector129~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[5]~2 (
// Equation(s):
// \dev_out[5]~2_combout  = (\adress[2]~input_o  & ((\Selector129~0_combout ))) # (!\adress[2]~input_o  & (\Selector129~6_combout ))

	.dataa(\Selector129~6_combout ),
	.datab(\Selector129~0_combout ),
	.datac(gnd),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\dev_out[5]~2_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[5]~2 .lut_mask = 16'hCCAA;
defparam \dev_out[5]~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[5]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[5]~2_combout ),
	.asdata(\Selector129~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\adress[1]~input_o ),
	.ena(\dev_out[4]~185_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[5]~reg0 .is_wysiwyg = "true";
defparam \dev_out[5]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \Selector129~7 (
// Equation(s):
// \Selector129~7_combout  = (\adress[0]~input_o  & (\dev_out[6]~reg0_q )) # (!\adress[0]~input_o  & ((\p_data[0]~input_o )))

	.dataa(\dev_out[6]~reg0_q ),
	.datab(\p_data[0]~input_o ),
	.datac(gnd),
	.datad(\adress[0]~input_o ),
	.cin(gnd),
	.combout(\Selector129~7_combout ),
	.cout());
// synopsys translate_off
defparam \Selector129~7 .lut_mask = 16'hAACC;
defparam \Selector129~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[6]~3 (
// Equation(s):
// \dev_out[6]~3_combout  = (\adress[1]~input_o  & ((\Selector129~7_combout ))) # (!\adress[1]~input_o  & (\Selector129~1_combout ))

	.dataa(\Selector129~1_combout ),
	.datab(\Selector129~7_combout ),
	.datac(gnd),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\dev_out[6]~3_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[6]~3 .lut_mask = 16'hCCAA;
defparam \dev_out[6]~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector129~8 (
// Equation(s):
// \Selector129~8_combout  = (\adress[0]~input_o  & (\p_data[5]~input_o )) # (!\adress[0]~input_o  & ((\p_data[6]~input_o )))

	.dataa(\p_data[5]~input_o ),
	.datab(\p_data[6]~input_o ),
	.datac(gnd),
	.datad(\adress[0]~input_o ),
	.cin(gnd),
	.combout(\Selector129~8_combout ),
	.cout());
// synopsys translate_off
defparam \Selector129~8 .lut_mask = 16'hAACC;
defparam \Selector129~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector4~7 (
// Equation(s):
// \Selector4~7_combout  = (\adress[1]~input_o  & (\Selector4~5_combout )) # (!\adress[1]~input_o  & ((\Selector129~8_combout )))

	.dataa(\Selector4~5_combout ),
	.datab(\Selector129~8_combout ),
	.datac(gnd),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\Selector4~7_combout ),
	.cout());
// synopsys translate_off
defparam \Selector4~7 .lut_mask = 16'hAACC;
defparam \Selector4~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[6]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[6]~3_combout ),
	.asdata(\Selector4~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\adress[2]~input_o ),
	.ena(\dev_out[2]~184_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[6]~reg0 .is_wysiwyg = "true";
defparam \dev_out[6]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \Selector129~9 (
// Equation(s):
// \Selector129~9_combout  = (\adress[0]~input_o  & (\p_data[6]~input_o )) # (!\adress[0]~input_o  & ((\p_data[7]~input_o )))

	.dataa(\p_data[6]~input_o ),
	.datab(\p_data[7]~input_o ),
	.datac(gnd),
	.datad(\adress[0]~input_o ),
	.cin(gnd),
	.combout(\Selector129~9_combout ),
	.cout());
// synopsys translate_off
defparam \Selector129~9 .lut_mask = 16'hAACC;
defparam \Selector129~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector129~10 (
// Equation(s):
// \Selector129~10_combout  = (\adress[1]~input_o  & (\Selector129~5_combout )) # (!\adress[1]~input_o  & ((\Selector129~9_combout )))

	.dataa(\Selector129~5_combout ),
	.datab(\Selector129~9_combout ),
	.datac(gnd),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\Selector129~10_combout ),
	.cout());
// synopsys translate_off
defparam \Selector129~10 .lut_mask = 16'hAACC;
defparam \Selector129~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector3~0 (
// Equation(s):
// \Selector3~0_combout  = (\adress[2]~input_o  & (\Selector129~3_combout )) # (!\adress[2]~input_o  & ((\Selector129~10_combout )))

	.dataa(\Selector129~3_combout ),
	.datab(\Selector129~10_combout ),
	.datac(gnd),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~0 .lut_mask = 16'hAACC;
defparam \Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[7]~reg0 (
	.clk(\clk~input_o ),
	.d(\Selector3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dev_out[2]~184_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[7]~reg0 .is_wysiwyg = "true";
defparam \dev_out[7]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[8]~186 (
// Equation(s):
// \dev_out[8]~186_combout  = (\adress[3]~input_o  & ((\adress[0]~input_o  & (\dev_out[8]~reg0_q )) # (!\adress[0]~input_o  & ((\p_data[0]~input_o )))))

	.dataa(\adress[3]~input_o ),
	.datab(\dev_out[8]~reg0_q ),
	.datac(\p_data[0]~input_o ),
	.datad(\adress[0]~input_o ),
	.cin(gnd),
	.combout(\dev_out[8]~186_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[8]~186 .lut_mask = 16'h88A0;
defparam \dev_out[8]~186 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector4~8 (
// Equation(s):
// \Selector4~8_combout  = (!\adress[1]~input_o  & ((\adress[0]~input_o  & (\p_data[7]~input_o )) # (!\adress[0]~input_o  & ((\p_data[8]~input_o )))))

	.dataa(\p_data[7]~input_o ),
	.datab(\p_data[8]~input_o ),
	.datac(\adress[0]~input_o ),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\Selector4~8_combout ),
	.cout());
// synopsys translate_off
defparam \Selector4~8 .lut_mask = 16'h00AC;
defparam \Selector4~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector4~9 (
// Equation(s):
// \Selector4~9_combout  = (\Selector4~8_combout ) # ((\adress[1]~input_o  & \Selector129~8_combout ))

	.dataa(\Selector4~8_combout ),
	.datab(\adress[1]~input_o ),
	.datac(\Selector129~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector4~9_combout ),
	.cout());
// synopsys translate_off
defparam \Selector4~9 .lut_mask = 16'hEAEA;
defparam \Selector4~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[8]~187 (
// Equation(s):
// \dev_out[8]~187_combout  = (\dev_out[8]~186_combout ) # ((\Selector4~9_combout  & !\adress[3]~input_o ))

	.dataa(\dev_out[8]~186_combout ),
	.datab(\Selector4~9_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\dev_out[8]~187_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[8]~187 .lut_mask = 16'hAAEE;
defparam \dev_out[8]~187 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[8]~4 (
// Equation(s):
// \dev_out[8]~4_combout  = (\adress[1]~input_o  & ((\Selector129~8_combout ))) # (!\adress[1]~input_o  & (\dev_out[8]~187_combout ))

	.dataa(\dev_out[8]~187_combout ),
	.datab(\Selector129~8_combout ),
	.datac(gnd),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\dev_out[8]~4_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[8]~4 .lut_mask = 16'hCCAA;
defparam \dev_out[8]~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[8]~188 (
// Equation(s):
// \dev_out[8]~188_combout  = (!\adress[5]~input_o  & (!\adress[6]~input_o  & ((\Mux2~290_combout ) # (!\adress[3]~input_o ))))

	.dataa(\Mux2~290_combout ),
	.datab(\adress[3]~input_o ),
	.datac(\adress[5]~input_o ),
	.datad(\adress[6]~input_o ),
	.cin(gnd),
	.combout(\dev_out[8]~188_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[8]~188 .lut_mask = 16'h000B;
defparam \dev_out[8]~188 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[8]~189 (
// Equation(s):
// \dev_out[8]~189_combout  = (!\adress[4]~input_o  & (\dev_out[0]~174_combout  & (\Selector1~0_combout  & \dev_out[8]~188_combout )))

	.dataa(\adress[4]~input_o ),
	.datab(\dev_out[0]~174_combout ),
	.datac(\Selector1~0_combout ),
	.datad(\dev_out[8]~188_combout ),
	.cin(gnd),
	.combout(\dev_out[8]~189_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[8]~189 .lut_mask = 16'h4000;
defparam \dev_out[8]~189 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[8]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[8]~4_combout ),
	.asdata(\Selector4~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\adress[2]~input_o ),
	.ena(\dev_out[8]~189_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[8]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[8]~reg0 .is_wysiwyg = "true";
defparam \dev_out[8]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \Selector129~11 (
// Equation(s):
// \Selector129~11_combout  = (!\adress[1]~input_o  & ((\adress[0]~input_o  & (\p_data[8]~input_o )) # (!\adress[0]~input_o  & ((\p_data[9]~input_o )))))

	.dataa(\p_data[8]~input_o ),
	.datab(\p_data[9]~input_o ),
	.datac(\adress[0]~input_o ),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\Selector129~11_combout ),
	.cout());
// synopsys translate_off
defparam \Selector129~11 .lut_mask = 16'h00AC;
defparam \Selector129~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector129~12 (
// Equation(s):
// \Selector129~12_combout  = (\Selector129~11_combout ) # ((\adress[1]~input_o  & \Selector129~9_combout ))

	.dataa(\Selector129~11_combout ),
	.datab(\adress[1]~input_o ),
	.datac(\Selector129~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector129~12_combout ),
	.cout());
// synopsys translate_off
defparam \Selector129~12 .lut_mask = 16'hEAEA;
defparam \Selector129~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[9]~190 (
// Equation(s):
// \dev_out[9]~190_combout  = (\adress[3]~input_o  & (\Selector129~0_combout )) # (!\adress[3]~input_o  & ((\Selector129~12_combout )))

	.dataa(\Selector129~0_combout ),
	.datab(\Selector129~12_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\dev_out[9]~190_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[9]~190 .lut_mask = 16'hAACC;
defparam \dev_out[9]~190 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[9]~5 (
// Equation(s):
// \dev_out[9]~5_combout  = (\adress[1]~input_o  & ((\Selector129~9_combout ))) # (!\adress[1]~input_o  & (\dev_out[9]~190_combout ))

	.dataa(\dev_out[9]~190_combout ),
	.datab(\Selector129~9_combout ),
	.datac(gnd),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\dev_out[9]~5_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[9]~5 .lut_mask = 16'hCCAA;
defparam \dev_out[9]~5 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[9]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[9]~5_combout ),
	.asdata(\Selector129~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\adress[2]~input_o ),
	.ena(\dev_out[8]~189_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[9]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[9]~reg0 .is_wysiwyg = "true";
defparam \dev_out[9]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \Selector4~10 (
// Equation(s):
// \Selector4~10_combout  = (\adress[0]~input_o  & ((\adress[1]~input_o  & (\p_data[7]~input_o )) # (!\adress[1]~input_o  & ((\p_data[9]~input_o )))))

	.dataa(\adress[0]~input_o ),
	.datab(\p_data[7]~input_o ),
	.datac(\p_data[9]~input_o ),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\Selector4~10_combout ),
	.cout());
// synopsys translate_off
defparam \Selector4~10 .lut_mask = 16'h88A0;
defparam \Selector4~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector4~11 (
// Equation(s):
// \Selector4~11_combout  = (\adress[1]~input_o  & (\p_data[8]~input_o )) # (!\adress[1]~input_o  & ((\p_data[10]~input_o )))

	.dataa(\p_data[8]~input_o ),
	.datab(\p_data[10]~input_o ),
	.datac(gnd),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\Selector4~11_combout ),
	.cout());
// synopsys translate_off
defparam \Selector4~11 .lut_mask = 16'hAACC;
defparam \Selector4~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector4~12 (
// Equation(s):
// \Selector4~12_combout  = (\Selector4~10_combout ) # ((\Selector4~11_combout  & !\adress[0]~input_o ))

	.dataa(\Selector4~10_combout ),
	.datab(\Selector4~11_combout ),
	.datac(gnd),
	.datad(\adress[0]~input_o ),
	.cin(gnd),
	.combout(\Selector4~12_combout ),
	.cout());
// synopsys translate_off
defparam \Selector4~12 .lut_mask = 16'hAAEE;
defparam \Selector4~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector4~13 (
// Equation(s):
// \Selector4~13_combout  = (\adress[2]~input_o  & (\Selector4~7_combout )) # (!\adress[2]~input_o  & ((\Selector4~12_combout )))

	.dataa(\Selector4~7_combout ),
	.datab(\Selector4~12_combout ),
	.datac(gnd),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\Selector4~13_combout ),
	.cout());
// synopsys translate_off
defparam \Selector4~13 .lut_mask = 16'hAACC;
defparam \Selector4~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector4~14 (
// Equation(s):
// \Selector4~14_combout  = (\adress[1]~input_o  & ((\adress[0]~input_o  & (\dev_out[10]~reg0_q )) # (!\adress[0]~input_o  & ((\p_data[0]~input_o )))))

	.dataa(\adress[1]~input_o ),
	.datab(\dev_out[10]~reg0_q ),
	.datac(\p_data[0]~input_o ),
	.datad(\adress[0]~input_o ),
	.cin(gnd),
	.combout(\Selector4~14_combout ),
	.cout());
// synopsys translate_off
defparam \Selector4~14 .lut_mask = 16'h88A0;
defparam \Selector4~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector4~15 (
// Equation(s):
// \Selector4~15_combout  = (\Selector4~14_combout ) # ((\Selector129~1_combout  & !\adress[1]~input_o ))

	.dataa(\Selector4~14_combout ),
	.datab(\Selector129~1_combout ),
	.datac(gnd),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\Selector4~15_combout ),
	.cout());
// synopsys translate_off
defparam \Selector4~15 .lut_mask = 16'hAAEE;
defparam \Selector4~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[10]~6 (
// Equation(s):
// \dev_out[10]~6_combout  = (\adress[3]~input_o  & ((\Selector4~15_combout ))) # (!\adress[3]~input_o  & (\Selector4~13_combout ))

	.dataa(\Selector4~13_combout ),
	.datab(\Selector4~15_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\dev_out[10]~6_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[10]~6 .lut_mask = 16'hCCAA;
defparam \dev_out[10]~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[8]~191 (
// Equation(s):
// \dev_out[8]~191_combout  = (!\adress[5]~input_o  & (!\adress[6]~input_o  & ((!\adress[2]~input_o ) # (!\adress[3]~input_o ))))

	.dataa(\adress[3]~input_o ),
	.datab(\adress[2]~input_o ),
	.datac(\adress[5]~input_o ),
	.datad(\adress[6]~input_o ),
	.cin(gnd),
	.combout(\dev_out[8]~191_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[8]~191 .lut_mask = 16'h0007;
defparam \dev_out[8]~191 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[8]~192 (
// Equation(s):
// \dev_out[8]~192_combout  = (!\adress[4]~input_o  & (\dev_out[0]~174_combout  & (\Selector1~0_combout  & \dev_out[8]~191_combout )))

	.dataa(\adress[4]~input_o ),
	.datab(\dev_out[0]~174_combout ),
	.datac(\Selector1~0_combout ),
	.datad(\dev_out[8]~191_combout ),
	.cin(gnd),
	.combout(\dev_out[8]~192_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[8]~192 .lut_mask = 16'h4000;
defparam \dev_out[8]~192 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[10]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[10]~6_combout ),
	.asdata(\Selector4~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\adress[2]~input_o ),
	.ena(\dev_out[8]~192_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[10]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[10]~reg0 .is_wysiwyg = "true";
defparam \dev_out[10]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \Selector129~13 (
// Equation(s):
// \Selector129~13_combout  = (\adress[1]~input_o  & (\p_data[9]~input_o )) # (!\adress[1]~input_o  & ((\p_data[11]~input_o )))

	.dataa(\p_data[9]~input_o ),
	.datab(\p_data[11]~input_o ),
	.datac(gnd),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\Selector129~13_combout ),
	.cout());
// synopsys translate_off
defparam \Selector129~13 .lut_mask = 16'hAACC;
defparam \Selector129~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector129~14 (
// Equation(s):
// \Selector129~14_combout  = (\adress[0]~input_o  & (\Selector4~11_combout )) # (!\adress[0]~input_o  & ((\Selector129~13_combout )))

	.dataa(\Selector4~11_combout ),
	.datab(\Selector129~13_combout ),
	.datac(gnd),
	.datad(\adress[0]~input_o ),
	.cin(gnd),
	.combout(\Selector129~14_combout ),
	.cout());
// synopsys translate_off
defparam \Selector129~14 .lut_mask = 16'hAACC;
defparam \Selector129~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector3~1 (
// Equation(s):
// \Selector3~1_combout  = (\adress[2]~input_o  & (\Selector129~10_combout )) # (!\adress[2]~input_o  & ((\Selector129~14_combout )))

	.dataa(\Selector129~10_combout ),
	.datab(\Selector129~14_combout ),
	.datac(gnd),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~1 .lut_mask = 16'hAACC;
defparam \Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[11]~7 (
// Equation(s):
// \dev_out[11]~7_combout  = (\adress[3]~input_o  & ((\Selector129~3_combout ))) # (!\adress[3]~input_o  & (\Selector3~1_combout ))

	.dataa(\Selector3~1_combout ),
	.datab(\Selector129~3_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\dev_out[11]~7_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[11]~7 .lut_mask = 16'hCCAA;
defparam \dev_out[11]~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[11]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[11]~7_combout ),
	.asdata(\Selector129~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\adress[2]~input_o ),
	.ena(\dev_out[8]~192_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[11]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[11]~reg0 .is_wysiwyg = "true";
defparam \dev_out[11]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \Selector4~16 (
// Equation(s):
// \Selector4~16_combout  = (\adress[0]~input_o  & (\dev_out[12]~reg0_q )) # (!\adress[0]~input_o  & ((\adress[1]~input_o  & (\dev_out[12]~reg0_q )) # (!\adress[1]~input_o  & ((\p_data[0]~input_o )))))

	.dataa(\dev_out[12]~reg0_q ),
	.datab(\p_data[0]~input_o ),
	.datac(\adress[0]~input_o ),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\Selector4~16_combout ),
	.cout());
// synopsys translate_off
defparam \Selector4~16 .lut_mask = 16'hAAAC;
defparam \Selector4~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[12]~8 (
// Equation(s):
// \dev_out[12]~8_combout  = (\adress[2]~input_o  & ((\Selector4~16_combout ))) # (!\adress[2]~input_o  & (\Selector4~6_combout ))

	.dataa(\Selector4~6_combout ),
	.datab(\Selector4~16_combout ),
	.datac(gnd),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\dev_out[12]~8_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[12]~8 .lut_mask = 16'hCCAA;
defparam \dev_out[12]~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector4~17 (
// Equation(s):
// \Selector4~17_combout  = (\adress[1]~input_o  & (\p_data[10]~input_o )) # (!\adress[1]~input_o  & ((\p_data[12]~input_o )))

	.dataa(\p_data[10]~input_o ),
	.datab(\p_data[12]~input_o ),
	.datac(gnd),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\Selector4~17_combout ),
	.cout());
// synopsys translate_off
defparam \Selector4~17 .lut_mask = 16'hAACC;
defparam \Selector4~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector4~18 (
// Equation(s):
// \Selector4~18_combout  = (\adress[0]~input_o  & (\Selector129~13_combout )) # (!\adress[0]~input_o  & ((\Selector4~17_combout )))

	.dataa(\Selector129~13_combout ),
	.datab(\Selector4~17_combout ),
	.datac(gnd),
	.datad(\adress[0]~input_o ),
	.cin(gnd),
	.combout(\Selector4~18_combout ),
	.cout());
// synopsys translate_off
defparam \Selector4~18 .lut_mask = 16'hAACC;
defparam \Selector4~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector6~0 (
// Equation(s):
// \Selector6~0_combout  = (\adress[2]~input_o  & (\Selector4~9_combout )) # (!\adress[2]~input_o  & ((\Selector4~18_combout )))

	.dataa(\Selector4~9_combout ),
	.datab(\Selector4~18_combout ),
	.datac(gnd),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector6~0 .lut_mask = 16'hAACC;
defparam \Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[2]~193 (
// Equation(s):
// \dev_out[2]~193_combout  = (!\adress[6]~input_o  & (!\adress[7]~input_o  & (!\adress[8]~input_o  & !\adress[9]~input_o )))

	.dataa(\adress[6]~input_o ),
	.datab(\adress[7]~input_o ),
	.datac(\adress[8]~input_o ),
	.datad(\adress[9]~input_o ),
	.cin(gnd),
	.combout(\dev_out[2]~193_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[2]~193 .lut_mask = 16'h0001;
defparam \dev_out[2]~193 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[2]~194 (
// Equation(s):
// \dev_out[2]~194_combout  = (!\adress[5]~input_o  & (!\adress[4]~input_o  & (\Selector1~0_combout  & \dev_out[2]~193_combout )))

	.dataa(\adress[5]~input_o ),
	.datab(\adress[4]~input_o ),
	.datac(\Selector1~0_combout ),
	.datad(\dev_out[2]~193_combout ),
	.cin(gnd),
	.combout(\dev_out[2]~194_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[2]~194 .lut_mask = 16'h1000;
defparam \dev_out[2]~194 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[12]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[12]~8_combout ),
	.asdata(\Selector6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\adress[3]~input_o ),
	.ena(\dev_out[2]~194_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[12]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[12]~reg0 .is_wysiwyg = "true";
defparam \dev_out[12]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \Selector129~15 (
// Equation(s):
// \Selector129~15_combout  = (\adress[1]~input_o  & (\dev_out[13]~reg0_q )) # (!\adress[1]~input_o  & ((\Selector129~0_combout )))

	.dataa(\dev_out[13]~reg0_q ),
	.datab(\Selector129~0_combout ),
	.datac(gnd),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\Selector129~15_combout ),
	.cout());
// synopsys translate_off
defparam \Selector129~15 .lut_mask = 16'hAACC;
defparam \Selector129~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[13]~9 (
// Equation(s):
// \dev_out[13]~9_combout  = (\adress[2]~input_o  & ((\Selector129~15_combout ))) # (!\adress[2]~input_o  & (\Selector129~6_combout ))

	.dataa(\Selector129~6_combout ),
	.datab(\Selector129~15_combout ),
	.datac(gnd),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\dev_out[13]~9_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[13]~9 .lut_mask = 16'hCCAA;
defparam \dev_out[13]~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector129~16 (
// Equation(s):
// \Selector129~16_combout  = (\adress[1]~input_o  & (\p_data[11]~input_o )) # (!\adress[1]~input_o  & ((\p_data[13]~input_o )))

	.dataa(\p_data[11]~input_o ),
	.datab(\p_data[13]~input_o ),
	.datac(gnd),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\Selector129~16_combout ),
	.cout());
// synopsys translate_off
defparam \Selector129~16 .lut_mask = 16'hAACC;
defparam \Selector129~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector129~17 (
// Equation(s):
// \Selector129~17_combout  = (\adress[0]~input_o  & (\Selector4~17_combout )) # (!\adress[0]~input_o  & ((\Selector129~16_combout )))

	.dataa(\Selector4~17_combout ),
	.datab(\Selector129~16_combout ),
	.datac(gnd),
	.datad(\adress[0]~input_o ),
	.cin(gnd),
	.combout(\Selector129~17_combout ),
	.cout());
// synopsys translate_off
defparam \Selector129~17 .lut_mask = 16'hAACC;
defparam \Selector129~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector5~0 (
// Equation(s):
// \Selector5~0_combout  = (\adress[2]~input_o  & (\Selector129~12_combout )) # (!\adress[2]~input_o  & ((\Selector129~17_combout )))

	.dataa(\Selector129~12_combout ),
	.datab(\Selector129~17_combout ),
	.datac(gnd),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector5~0 .lut_mask = 16'hAACC;
defparam \Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[13]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[13]~9_combout ),
	.asdata(\Selector5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\adress[3]~input_o ),
	.ena(\dev_out[2]~194_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[13]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[13]~reg0 .is_wysiwyg = "true";
defparam \dev_out[13]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \Selector4~19 (
// Equation(s):
// \Selector4~19_combout  = (\adress[1]~input_o  & ((\adress[0]~input_o  & (\dev_out[14]~reg0_q )) # (!\adress[0]~input_o  & ((\p_data[0]~input_o )))))

	.dataa(\adress[1]~input_o ),
	.datab(\dev_out[14]~reg0_q ),
	.datac(\p_data[0]~input_o ),
	.datad(\adress[0]~input_o ),
	.cin(gnd),
	.combout(\Selector4~19_combout ),
	.cout());
// synopsys translate_off
defparam \Selector4~19 .lut_mask = 16'h88A0;
defparam \Selector4~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector4~20 (
// Equation(s):
// \Selector4~20_combout  = (\Selector4~19_combout ) # ((\Selector129~1_combout  & !\adress[1]~input_o ))

	.dataa(\Selector4~19_combout ),
	.datab(\Selector129~1_combout ),
	.datac(gnd),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\Selector4~20_combout ),
	.cout());
// synopsys translate_off
defparam \Selector4~20 .lut_mask = 16'hAAEE;
defparam \Selector4~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[14]~10 (
// Equation(s):
// \dev_out[14]~10_combout  = (\adress[2]~input_o  & ((\Selector4~20_combout ))) # (!\adress[2]~input_o  & (\Selector4~7_combout ))

	.dataa(\Selector4~7_combout ),
	.datab(\Selector4~20_combout ),
	.datac(gnd),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\dev_out[14]~10_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[14]~10 .lut_mask = 16'hCCAA;
defparam \dev_out[14]~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector4~21 (
// Equation(s):
// \Selector4~21_combout  = (\adress[1]~input_o  & (\p_data[12]~input_o )) # (!\adress[1]~input_o  & ((\p_data[14]~input_o )))

	.dataa(\p_data[12]~input_o ),
	.datab(\p_data[14]~input_o ),
	.datac(gnd),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\Selector4~21_combout ),
	.cout());
// synopsys translate_off
defparam \Selector4~21 .lut_mask = 16'hAACC;
defparam \Selector4~21 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector4~22 (
// Equation(s):
// \Selector4~22_combout  = (\adress[0]~input_o  & (\Selector129~16_combout )) # (!\adress[0]~input_o  & ((\Selector4~21_combout )))

	.dataa(\Selector129~16_combout ),
	.datab(\Selector4~21_combout ),
	.datac(gnd),
	.datad(\adress[0]~input_o ),
	.cin(gnd),
	.combout(\Selector4~22_combout ),
	.cout());
// synopsys translate_off
defparam \Selector4~22 .lut_mask = 16'hAACC;
defparam \Selector4~22 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector4~23 (
// Equation(s):
// \Selector4~23_combout  = (\adress[2]~input_o  & (\Selector4~12_combout )) # (!\adress[2]~input_o  & ((\Selector4~22_combout )))

	.dataa(\Selector4~12_combout ),
	.datab(\Selector4~22_combout ),
	.datac(gnd),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\Selector4~23_combout ),
	.cout());
// synopsys translate_off
defparam \Selector4~23 .lut_mask = 16'hAACC;
defparam \Selector4~23 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[14]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[14]~10_combout ),
	.asdata(\Selector4~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\adress[3]~input_o ),
	.ena(\dev_out[2]~194_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[14]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[14]~reg0 .is_wysiwyg = "true";
defparam \dev_out[14]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \Selector4~24 (
// Equation(s):
// \Selector4~24_combout  = (\adress[1]~input_o  & (\p_data[13]~input_o )) # (!\adress[1]~input_o  & ((\p_data[15]~input_o )))

	.dataa(\p_data[13]~input_o ),
	.datab(\p_data[15]~input_o ),
	.datac(gnd),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\Selector4~24_combout ),
	.cout());
// synopsys translate_off
defparam \Selector4~24 .lut_mask = 16'hAACC;
defparam \Selector4~24 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector129~18 (
// Equation(s):
// \Selector129~18_combout  = (\adress[0]~input_o  & (\Selector4~21_combout )) # (!\adress[0]~input_o  & ((\Selector4~24_combout )))

	.dataa(\Selector4~21_combout ),
	.datab(\Selector4~24_combout ),
	.datac(gnd),
	.datad(\adress[0]~input_o ),
	.cin(gnd),
	.combout(\Selector129~18_combout ),
	.cout());
// synopsys translate_off
defparam \Selector129~18 .lut_mask = 16'hAACC;
defparam \Selector129~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector3~2 (
// Equation(s):
// \Selector3~2_combout  = (\adress[2]~input_o  & (\Selector129~14_combout )) # (!\adress[2]~input_o  & ((\Selector129~18_combout )))

	.dataa(\Selector129~14_combout ),
	.datab(\Selector129~18_combout ),
	.datac(gnd),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\Selector3~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~2 .lut_mask = 16'hAACC;
defparam \Selector3~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector3~3 (
// Equation(s):
// \Selector3~3_combout  = (\adress[3]~input_o  & (\Selector3~0_combout )) # (!\adress[3]~input_o  & ((\Selector3~2_combout )))

	.dataa(\Selector3~0_combout ),
	.datab(\Selector3~2_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\Selector3~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~3 .lut_mask = 16'hAACC;
defparam \Selector3~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[15]~reg0 (
	.clk(\clk~input_o ),
	.d(\Selector3~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dev_out[2]~194_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[15]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[15]~reg0 .is_wysiwyg = "true";
defparam \dev_out[15]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \Selector4~25 (
// Equation(s):
// \Selector4~25_combout  = (\adress[1]~input_o  & (\p_data[14]~input_o )) # (!\adress[1]~input_o  & ((\p_data[16]~input_o )))

	.dataa(\p_data[14]~input_o ),
	.datab(\p_data[16]~input_o ),
	.datac(gnd),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\Selector4~25_combout ),
	.cout());
// synopsys translate_off
defparam \Selector4~25 .lut_mask = 16'hAACC;
defparam \Selector4~25 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector4~26 (
// Equation(s):
// \Selector4~26_combout  = (\adress[0]~input_o  & (\Selector4~24_combout )) # (!\adress[0]~input_o  & ((\Selector4~25_combout )))

	.dataa(\Selector4~24_combout ),
	.datab(\Selector4~25_combout ),
	.datac(gnd),
	.datad(\adress[0]~input_o ),
	.cin(gnd),
	.combout(\Selector4~26_combout ),
	.cout());
// synopsys translate_off
defparam \Selector4~26 .lut_mask = 16'hAACC;
defparam \Selector4~26 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector6~1 (
// Equation(s):
// \Selector6~1_combout  = (\adress[2]~input_o  & (\Selector4~18_combout )) # (!\adress[2]~input_o  & ((\Selector4~26_combout )))

	.dataa(\Selector4~18_combout ),
	.datab(\Selector4~26_combout ),
	.datac(gnd),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\Selector6~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector6~1 .lut_mask = 16'hAACC;
defparam \Selector6~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[16]~195 (
// Equation(s):
// \dev_out[16]~195_combout  = (\adress[1]~input_o  & (\adress[0]~input_o )) # (!\adress[1]~input_o  & ((\adress[0]~input_o  & (\dev_out[16]~reg0_q )) # (!\adress[0]~input_o  & ((\p_data[0]~input_o )))))

	.dataa(\adress[1]~input_o ),
	.datab(\adress[0]~input_o ),
	.datac(\dev_out[16]~reg0_q ),
	.datad(\p_data[0]~input_o ),
	.cin(gnd),
	.combout(\dev_out[16]~195_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[16]~195 .lut_mask = 16'hD9C8;
defparam \dev_out[16]~195 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[16]~196 (
// Equation(s):
// \dev_out[16]~196_combout  = (\adress[1]~input_o  & ((\dev_out[16]~195_combout  & (\p_data[13]~input_o )) # (!\dev_out[16]~195_combout  & ((\p_data[14]~input_o ))))) # (!\adress[1]~input_o  & (((\dev_out[16]~195_combout ))))

	.dataa(\p_data[13]~input_o ),
	.datab(\p_data[14]~input_o ),
	.datac(\adress[1]~input_o ),
	.datad(\dev_out[16]~195_combout ),
	.cin(gnd),
	.combout(\dev_out[16]~196_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[16]~196 .lut_mask = 16'hAFC0;
defparam \dev_out[16]~196 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[16]~197 (
// Equation(s):
// \dev_out[16]~197_combout  = (\adress[4]~input_o  & (((\dev_out[16]~196_combout )))) # (!\adress[4]~input_o  & ((\adress[1]~input_o  & ((\dev_out[16]~196_combout ))) # (!\adress[1]~input_o  & (\Selector6~1_combout ))))

	.dataa(\adress[4]~input_o ),
	.datab(\Selector6~1_combout ),
	.datac(\adress[1]~input_o ),
	.datad(\dev_out[16]~196_combout ),
	.cin(gnd),
	.combout(\dev_out[16]~197_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[16]~197 .lut_mask = 16'hFE04;
defparam \dev_out[16]~197 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[16]~11 (
// Equation(s):
// \dev_out[16]~11_combout  = (\adress[2]~input_o  & ((\Selector4~18_combout ))) # (!\adress[2]~input_o  & (\dev_out[16]~197_combout ))

	.dataa(\dev_out[16]~197_combout ),
	.datab(\Selector4~18_combout ),
	.datac(gnd),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\dev_out[16]~11_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[16]~11 .lut_mask = 16'hCCAA;
defparam \dev_out[16]~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector6~2 (
// Equation(s):
// \Selector6~2_combout  = (\adress[2]~input_o  & (\Selector4~6_combout )) # (!\adress[2]~input_o  & ((\Selector4~9_combout )))

	.dataa(\Selector4~6_combout ),
	.datab(\Selector4~9_combout ),
	.datac(gnd),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\Selector6~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector6~2 .lut_mask = 16'hAACC;
defparam \Selector6~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[16]~198 (
// Equation(s):
// \dev_out[16]~198_combout  = (\adress[3]~input_o ) # (\adress[2]~input_o )

	.dataa(\adress[3]~input_o ),
	.datab(\adress[2]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\dev_out[16]~198_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[16]~198 .lut_mask = 16'hEEEE;
defparam \dev_out[16]~198 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[16]~199 (
// Equation(s):
// \dev_out[16]~199_combout  = (!\adress[6]~input_o  & (((!\adress[1]~input_o  & !\dev_out[16]~198_combout )) # (!\adress[4]~input_o )))

	.dataa(\adress[1]~input_o ),
	.datab(\dev_out[16]~198_combout ),
	.datac(\adress[4]~input_o ),
	.datad(\adress[6]~input_o ),
	.cin(gnd),
	.combout(\dev_out[16]~199_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[16]~199 .lut_mask = 16'h001F;
defparam \dev_out[16]~199 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[16]~200 (
// Equation(s):
// \dev_out[16]~200_combout  = (\dev_out[0]~174_combout  & (\Selector1~0_combout  & (!\adress[5]~input_o  & \dev_out[16]~199_combout )))

	.dataa(\dev_out[0]~174_combout ),
	.datab(\Selector1~0_combout ),
	.datac(\adress[5]~input_o ),
	.datad(\dev_out[16]~199_combout ),
	.cin(gnd),
	.combout(\dev_out[16]~200_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[16]~200 .lut_mask = 16'h0800;
defparam \dev_out[16]~200 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[16]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[16]~11_combout ),
	.asdata(\Selector6~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\adress[3]~input_o ),
	.ena(\dev_out[16]~200_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[16]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[16]~reg0 .is_wysiwyg = "true";
defparam \dev_out[16]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[17]~201 (
// Equation(s):
// \dev_out[17]~201_combout  = (\adress[1]~input_o  & ((\adress[0]~input_o  & (\p_data[14]~input_o )) # (!\adress[0]~input_o  & ((\p_data[15]~input_o )))))

	.dataa(\adress[1]~input_o ),
	.datab(\p_data[14]~input_o ),
	.datac(\p_data[15]~input_o ),
	.datad(\adress[0]~input_o ),
	.cin(gnd),
	.combout(\dev_out[17]~201_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[17]~201 .lut_mask = 16'h88A0;
defparam \dev_out[17]~201 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector4~27 (
// Equation(s):
// \Selector4~27_combout  = (\adress[1]~input_o  & (\p_data[15]~input_o )) # (!\adress[1]~input_o  & ((\p_data[17]~input_o )))

	.dataa(\p_data[15]~input_o ),
	.datab(\p_data[17]~input_o ),
	.datac(gnd),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\Selector4~27_combout ),
	.cout());
// synopsys translate_off
defparam \Selector4~27 .lut_mask = 16'hAACC;
defparam \Selector4~27 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector129~19 (
// Equation(s):
// \Selector129~19_combout  = (\adress[0]~input_o  & (\Selector4~25_combout )) # (!\adress[0]~input_o  & ((\Selector4~27_combout )))

	.dataa(\Selector4~25_combout ),
	.datab(\Selector4~27_combout ),
	.datac(gnd),
	.datad(\adress[0]~input_o ),
	.cin(gnd),
	.combout(\Selector129~19_combout ),
	.cout());
// synopsys translate_off
defparam \Selector129~19 .lut_mask = 16'hAACC;
defparam \Selector129~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector5~1 (
// Equation(s):
// \Selector5~1_combout  = (\adress[2]~input_o  & (\Selector129~17_combout )) # (!\adress[2]~input_o  & ((\Selector129~19_combout )))

	.dataa(\Selector129~17_combout ),
	.datab(\Selector129~19_combout ),
	.datac(gnd),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\Selector5~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector5~1 .lut_mask = 16'hAACC;
defparam \Selector5~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[17]~202 (
// Equation(s):
// \dev_out[17]~202_combout  = (!\adress[1]~input_o  & ((\adress[4]~input_o  & (\Selector129~0_combout )) # (!\adress[4]~input_o  & ((\Selector5~1_combout )))))

	.dataa(\Selector129~0_combout ),
	.datab(\Selector5~1_combout ),
	.datac(\adress[4]~input_o ),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\dev_out[17]~202_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[17]~202 .lut_mask = 16'h00AC;
defparam \dev_out[17]~202 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[17]~203 (
// Equation(s):
// \dev_out[17]~203_combout  = (\dev_out[17]~201_combout ) # (\dev_out[17]~202_combout )

	.dataa(\dev_out[17]~201_combout ),
	.datab(\dev_out[17]~202_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\dev_out[17]~203_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[17]~203 .lut_mask = 16'hEEEE;
defparam \dev_out[17]~203 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[17]~12 (
// Equation(s):
// \dev_out[17]~12_combout  = (\adress[2]~input_o  & ((\Selector129~17_combout ))) # (!\adress[2]~input_o  & (\dev_out[17]~203_combout ))

	.dataa(\dev_out[17]~203_combout ),
	.datab(\Selector129~17_combout ),
	.datac(gnd),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\dev_out[17]~12_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[17]~12 .lut_mask = 16'hCCAA;
defparam \dev_out[17]~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector5~2 (
// Equation(s):
// \Selector5~2_combout  = (\adress[2]~input_o  & (\Selector129~6_combout )) # (!\adress[2]~input_o  & ((\Selector129~12_combout )))

	.dataa(\Selector129~6_combout ),
	.datab(\Selector129~12_combout ),
	.datac(gnd),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\Selector5~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector5~2 .lut_mask = 16'hAACC;
defparam \Selector5~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[17]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[17]~12_combout ),
	.asdata(\Selector5~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\adress[3]~input_o ),
	.ena(\dev_out[16]~200_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[17]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[17]~reg0 .is_wysiwyg = "true";
defparam \dev_out[17]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \Selector4~28 (
// Equation(s):
// \Selector4~28_combout  = (\adress[1]~input_o  & (\p_data[16]~input_o )) # (!\adress[1]~input_o  & ((\p_data[18]~input_o )))

	.dataa(\p_data[16]~input_o ),
	.datab(\p_data[18]~input_o ),
	.datac(gnd),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\Selector4~28_combout ),
	.cout());
// synopsys translate_off
defparam \Selector4~28 .lut_mask = 16'hAACC;
defparam \Selector4~28 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector4~29 (
// Equation(s):
// \Selector4~29_combout  = (\adress[0]~input_o  & (\Selector4~27_combout )) # (!\adress[0]~input_o  & ((\Selector4~28_combout )))

	.dataa(\Selector4~27_combout ),
	.datab(\Selector4~28_combout ),
	.datac(gnd),
	.datad(\adress[0]~input_o ),
	.cin(gnd),
	.combout(\Selector4~29_combout ),
	.cout());
// synopsys translate_off
defparam \Selector4~29 .lut_mask = 16'hAACC;
defparam \Selector4~29 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector4~30 (
// Equation(s):
// \Selector4~30_combout  = (\adress[2]~input_o  & (\Selector4~22_combout )) # (!\adress[2]~input_o  & ((\Selector4~29_combout )))

	.dataa(\Selector4~22_combout ),
	.datab(\Selector4~29_combout ),
	.datac(gnd),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\Selector4~30_combout ),
	.cout());
// synopsys translate_off
defparam \Selector4~30 .lut_mask = 16'hAACC;
defparam \Selector4~30 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[74]~204 (
// Equation(s):
// \dev_out[74]~204_combout  = (!\adress[1]~input_o  & ((\adress[0]~input_o  & (\p_data[1]~input_o )) # (!\adress[0]~input_o  & ((\p_data[2]~input_o )))))

	.dataa(\p_data[1]~input_o ),
	.datab(\p_data[2]~input_o ),
	.datac(\adress[0]~input_o ),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\dev_out[74]~204_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[74]~204 .lut_mask = 16'h00AC;
defparam \dev_out[74]~204 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[18]~205 (
// Equation(s):
// \dev_out[18]~205_combout  = (\adress[1]~input_o  & ((\adress[0]~input_o  & (\dev_out[18]~reg0_q )) # (!\adress[0]~input_o  & ((\p_data[0]~input_o )))))

	.dataa(\adress[1]~input_o ),
	.datab(\dev_out[18]~reg0_q ),
	.datac(\p_data[0]~input_o ),
	.datad(\adress[0]~input_o ),
	.cin(gnd),
	.combout(\dev_out[18]~205_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[18]~205 .lut_mask = 16'h88A0;
defparam \dev_out[18]~205 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[18]~206 (
// Equation(s):
// \dev_out[18]~206_combout  = (\adress[4]~input_o  & (((\dev_out[74]~204_combout ) # (\dev_out[18]~205_combout )))) # (!\adress[4]~input_o  & (\Selector4~30_combout ))

	.dataa(\Selector4~30_combout ),
	.datab(\adress[4]~input_o ),
	.datac(\dev_out[74]~204_combout ),
	.datad(\dev_out[18]~205_combout ),
	.cin(gnd),
	.combout(\dev_out[18]~206_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[18]~206 .lut_mask = 16'hEEE2;
defparam \dev_out[18]~206 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[18]~13 (
// Equation(s):
// \dev_out[18]~13_combout  = (\adress[2]~input_o  & ((\Selector4~22_combout ))) # (!\adress[2]~input_o  & (\dev_out[18]~206_combout ))

	.dataa(\dev_out[18]~206_combout ),
	.datab(\Selector4~22_combout ),
	.datac(gnd),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\dev_out[18]~13_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[18]~13 .lut_mask = 16'hCCAA;
defparam \dev_out[18]~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[16]~536 (
// Equation(s):
// \dev_out[16]~536_combout  = (!\adress[6]~input_o  & (((!\adress[3]~input_o  & !\adress[2]~input_o )) # (!\adress[4]~input_o )))

	.dataa(\adress[3]~input_o ),
	.datab(\adress[2]~input_o ),
	.datac(\adress[4]~input_o ),
	.datad(\adress[6]~input_o ),
	.cin(gnd),
	.combout(\dev_out[16]~536_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[16]~536 .lut_mask = 16'h001F;
defparam \dev_out[16]~536 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[16]~207 (
// Equation(s):
// \dev_out[16]~207_combout  = (\dev_out[0]~174_combout  & (\Selector1~0_combout  & (!\adress[5]~input_o  & \dev_out[16]~536_combout )))

	.dataa(\dev_out[0]~174_combout ),
	.datab(\Selector1~0_combout ),
	.datac(\adress[5]~input_o ),
	.datad(\dev_out[16]~536_combout ),
	.cin(gnd),
	.combout(\dev_out[16]~207_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[16]~207 .lut_mask = 16'h0800;
defparam \dev_out[16]~207 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[18]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[18]~13_combout ),
	.asdata(\Selector4~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\adress[3]~input_o ),
	.ena(\dev_out[16]~207_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[18]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[18]~reg0 .is_wysiwyg = "true";
defparam \dev_out[18]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \Selector129~20 (
// Equation(s):
// \Selector129~20_combout  = (\adress[1]~input_o  & (\p_data[17]~input_o )) # (!\adress[1]~input_o  & ((\p_data[19]~input_o )))

	.dataa(\p_data[17]~input_o ),
	.datab(\p_data[19]~input_o ),
	.datac(gnd),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\Selector129~20_combout ),
	.cout());
// synopsys translate_off
defparam \Selector129~20 .lut_mask = 16'hAACC;
defparam \Selector129~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector129~21 (
// Equation(s):
// \Selector129~21_combout  = (\adress[0]~input_o  & (\Selector4~28_combout )) # (!\adress[0]~input_o  & ((\Selector129~20_combout )))

	.dataa(\Selector4~28_combout ),
	.datab(\Selector129~20_combout ),
	.datac(gnd),
	.datad(\adress[0]~input_o ),
	.cin(gnd),
	.combout(\Selector129~21_combout ),
	.cout());
// synopsys translate_off
defparam \Selector129~21 .lut_mask = 16'hAACC;
defparam \Selector129~21 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector3~4 (
// Equation(s):
// \Selector3~4_combout  = (\adress[2]~input_o  & (\Selector129~18_combout )) # (!\adress[2]~input_o  & ((\Selector129~21_combout )))

	.dataa(\Selector129~18_combout ),
	.datab(\Selector129~21_combout ),
	.datac(gnd),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\Selector3~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~4 .lut_mask = 16'hAACC;
defparam \Selector3~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[19]~208 (
// Equation(s):
// \dev_out[19]~208_combout  = (\adress[4]~input_o  & (\Selector129~3_combout )) # (!\adress[4]~input_o  & ((\Selector3~4_combout )))

	.dataa(\Selector129~3_combout ),
	.datab(\Selector3~4_combout ),
	.datac(gnd),
	.datad(\adress[4]~input_o ),
	.cin(gnd),
	.combout(\dev_out[19]~208_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[19]~208 .lut_mask = 16'hAACC;
defparam \dev_out[19]~208 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[19]~14 (
// Equation(s):
// \dev_out[19]~14_combout  = (\adress[2]~input_o  & ((\Selector129~18_combout ))) # (!\adress[2]~input_o  & (\dev_out[19]~208_combout ))

	.dataa(\dev_out[19]~208_combout ),
	.datab(\Selector129~18_combout ),
	.datac(gnd),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\dev_out[19]~14_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[19]~14 .lut_mask = 16'hCCAA;
defparam \dev_out[19]~14 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[19]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[19]~14_combout ),
	.asdata(\Selector3~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\adress[3]~input_o ),
	.ena(\dev_out[16]~207_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[19]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[19]~reg0 .is_wysiwyg = "true";
defparam \dev_out[19]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \Selector4~31 (
// Equation(s):
// \Selector4~31_combout  = (\adress[1]~input_o  & (\p_data[18]~input_o )) # (!\adress[1]~input_o  & ((\p_data[20]~input_o )))

	.dataa(\p_data[18]~input_o ),
	.datab(\p_data[20]~input_o ),
	.datac(gnd),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\Selector4~31_combout ),
	.cout());
// synopsys translate_off
defparam \Selector4~31 .lut_mask = 16'hAACC;
defparam \Selector4~31 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector4~32 (
// Equation(s):
// \Selector4~32_combout  = (\adress[0]~input_o  & (\Selector129~20_combout )) # (!\adress[0]~input_o  & ((\Selector4~31_combout )))

	.dataa(\Selector129~20_combout ),
	.datab(\Selector4~31_combout ),
	.datac(gnd),
	.datad(\adress[0]~input_o ),
	.cin(gnd),
	.combout(\Selector4~32_combout ),
	.cout());
// synopsys translate_off
defparam \Selector4~32 .lut_mask = 16'hAACC;
defparam \Selector4~32 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector6~3 (
// Equation(s):
// \Selector6~3_combout  = (\adress[2]~input_o  & (\Selector4~26_combout )) # (!\adress[2]~input_o  & ((\Selector4~32_combout )))

	.dataa(\Selector4~26_combout ),
	.datab(\Selector4~32_combout ),
	.datac(gnd),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\Selector6~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector6~3 .lut_mask = 16'hAACC;
defparam \Selector6~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector6~4 (
// Equation(s):
// \Selector6~4_combout  = (\adress[3]~input_o  & (\Selector6~0_combout )) # (!\adress[3]~input_o  & ((\Selector6~3_combout )))

	.dataa(\Selector6~0_combout ),
	.datab(\Selector6~3_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\Selector6~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector6~4 .lut_mask = 16'hAACC;
defparam \Selector6~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector6~5 (
// Equation(s):
// \Selector6~5_combout  = (\adress[0]~input_o  & (\dev_out[20]~reg0_q )) # (!\adress[0]~input_o  & ((\adress[1]~input_o  & (\dev_out[20]~reg0_q )) # (!\adress[1]~input_o  & ((\p_data[0]~input_o )))))

	.dataa(\dev_out[20]~reg0_q ),
	.datab(\p_data[0]~input_o ),
	.datac(\adress[0]~input_o ),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\Selector6~5_combout ),
	.cout());
// synopsys translate_off
defparam \Selector6~5 .lut_mask = 16'hAAAC;
defparam \Selector6~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector6~6 (
// Equation(s):
// \Selector6~6_combout  = (\adress[2]~input_o  & (\Selector6~5_combout )) # (!\adress[2]~input_o  & ((\Selector4~6_combout )))

	.dataa(\Selector6~5_combout ),
	.datab(\Selector4~6_combout ),
	.datac(gnd),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\Selector6~6_combout ),
	.cout());
// synopsys translate_off
defparam \Selector6~6 .lut_mask = 16'hAACC;
defparam \Selector6~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[20]~15 (
// Equation(s):
// \dev_out[20]~15_combout  = (\adress[4]~input_o  & ((\Selector6~6_combout ))) # (!\adress[4]~input_o  & (\Selector6~4_combout ))

	.dataa(\Selector6~4_combout ),
	.datab(\Selector6~6_combout ),
	.datac(gnd),
	.datad(\adress[4]~input_o ),
	.cin(gnd),
	.combout(\dev_out[20]~15_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[20]~15 .lut_mask = 16'hCCAA;
defparam \dev_out[20]~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[16]~209 (
// Equation(s):
// \dev_out[16]~209_combout  = (!\adress[6]~input_o  & ((!\adress[4]~input_o ) # (!\adress[3]~input_o )))

	.dataa(\adress[3]~input_o ),
	.datab(\adress[4]~input_o ),
	.datac(\adress[6]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dev_out[16]~209_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[16]~209 .lut_mask = 16'h0707;
defparam \dev_out[16]~209 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[16]~210 (
// Equation(s):
// \dev_out[16]~210_combout  = (\dev_out[0]~174_combout  & (\Selector1~0_combout  & (!\adress[5]~input_o  & \dev_out[16]~209_combout )))

	.dataa(\dev_out[0]~174_combout ),
	.datab(\Selector1~0_combout ),
	.datac(\adress[5]~input_o ),
	.datad(\dev_out[16]~209_combout ),
	.cin(gnd),
	.combout(\dev_out[16]~210_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[16]~210 .lut_mask = 16'h0800;
defparam \dev_out[16]~210 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[20]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[20]~15_combout ),
	.asdata(\Selector6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\adress[3]~input_o ),
	.ena(\dev_out[16]~210_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[20]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[20]~reg0 .is_wysiwyg = "true";
defparam \dev_out[20]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \Selector129~22 (
// Equation(s):
// \Selector129~22_combout  = (\adress[1]~input_o  & (\p_data[19]~input_o )) # (!\adress[1]~input_o  & ((\p_data[21]~input_o )))

	.dataa(\p_data[19]~input_o ),
	.datab(\p_data[21]~input_o ),
	.datac(gnd),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\Selector129~22_combout ),
	.cout());
// synopsys translate_off
defparam \Selector129~22 .lut_mask = 16'hAACC;
defparam \Selector129~22 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector129~23 (
// Equation(s):
// \Selector129~23_combout  = (\adress[0]~input_o  & (\Selector4~31_combout )) # (!\adress[0]~input_o  & ((\Selector129~22_combout )))

	.dataa(\Selector4~31_combout ),
	.datab(\Selector129~22_combout ),
	.datac(gnd),
	.datad(\adress[0]~input_o ),
	.cin(gnd),
	.combout(\Selector129~23_combout ),
	.cout());
// synopsys translate_off
defparam \Selector129~23 .lut_mask = 16'hAACC;
defparam \Selector129~23 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector5~3 (
// Equation(s):
// \Selector5~3_combout  = (\adress[2]~input_o  & (\Selector129~19_combout )) # (!\adress[2]~input_o  & ((\Selector129~23_combout )))

	.dataa(\Selector129~19_combout ),
	.datab(\Selector129~23_combout ),
	.datac(gnd),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\Selector5~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector5~3 .lut_mask = 16'hAACC;
defparam \Selector5~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector5~4 (
// Equation(s):
// \Selector5~4_combout  = (\adress[3]~input_o  & (\Selector5~0_combout )) # (!\adress[3]~input_o  & ((\Selector5~3_combout )))

	.dataa(\Selector5~0_combout ),
	.datab(\Selector5~3_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\Selector5~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector5~4 .lut_mask = 16'hAACC;
defparam \Selector5~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector129~24 (
// Equation(s):
// \Selector129~24_combout  = (!\adress[1]~input_o  & ((\adress[0]~input_o  & (\p_data[0]~input_o )) # (!\adress[0]~input_o  & ((\p_data[1]~input_o )))))

	.dataa(\p_data[0]~input_o ),
	.datab(\p_data[1]~input_o ),
	.datac(\adress[0]~input_o ),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\Selector129~24_combout ),
	.cout());
// synopsys translate_off
defparam \Selector129~24 .lut_mask = 16'h00AC;
defparam \Selector129~24 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector5~5 (
// Equation(s):
// \Selector5~5_combout  = (\dev_out[21]~reg0_q  & \adress[1]~input_o )

	.dataa(\dev_out[21]~reg0_q ),
	.datab(\adress[1]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector5~5_combout ),
	.cout());
// synopsys translate_off
defparam \Selector5~5 .lut_mask = 16'h8888;
defparam \Selector5~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector5~6 (
// Equation(s):
// \Selector5~6_combout  = (\adress[2]~input_o  & (((\Selector129~24_combout ) # (\Selector5~5_combout )))) # (!\adress[2]~input_o  & (\Selector129~6_combout ))

	.dataa(\Selector129~6_combout ),
	.datab(\adress[2]~input_o ),
	.datac(\Selector129~24_combout ),
	.datad(\Selector5~5_combout ),
	.cin(gnd),
	.combout(\Selector5~6_combout ),
	.cout());
// synopsys translate_off
defparam \Selector5~6 .lut_mask = 16'hEEE2;
defparam \Selector5~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[21]~16 (
// Equation(s):
// \dev_out[21]~16_combout  = (\adress[4]~input_o  & ((\Selector5~6_combout ))) # (!\adress[4]~input_o  & (\Selector5~4_combout ))

	.dataa(\Selector5~4_combout ),
	.datab(\Selector5~6_combout ),
	.datac(gnd),
	.datad(\adress[4]~input_o ),
	.cin(gnd),
	.combout(\dev_out[21]~16_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[21]~16 .lut_mask = 16'hCCAA;
defparam \dev_out[21]~16 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[21]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[21]~16_combout ),
	.asdata(\Selector5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\adress[3]~input_o ),
	.ena(\dev_out[16]~210_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[21]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[21]~reg0 .is_wysiwyg = "true";
defparam \dev_out[21]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \Selector4~33 (
// Equation(s):
// \Selector4~33_combout  = (\adress[1]~input_o  & (\p_data[20]~input_o )) # (!\adress[1]~input_o  & ((\p_data[22]~input_o )))

	.dataa(\p_data[20]~input_o ),
	.datab(\p_data[22]~input_o ),
	.datac(gnd),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\Selector4~33_combout ),
	.cout());
// synopsys translate_off
defparam \Selector4~33 .lut_mask = 16'hAACC;
defparam \Selector4~33 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector4~34 (
// Equation(s):
// \Selector4~34_combout  = (\adress[0]~input_o  & (\Selector129~22_combout )) # (!\adress[0]~input_o  & ((\Selector4~33_combout )))

	.dataa(\Selector129~22_combout ),
	.datab(\Selector4~33_combout ),
	.datac(gnd),
	.datad(\adress[0]~input_o ),
	.cin(gnd),
	.combout(\Selector4~34_combout ),
	.cout());
// synopsys translate_off
defparam \Selector4~34 .lut_mask = 16'hAACC;
defparam \Selector4~34 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector4~35 (
// Equation(s):
// \Selector4~35_combout  = (\adress[2]~input_o  & (\Selector4~29_combout )) # (!\adress[2]~input_o  & ((\Selector4~34_combout )))

	.dataa(\Selector4~29_combout ),
	.datab(\Selector4~34_combout ),
	.datac(gnd),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\Selector4~35_combout ),
	.cout());
// synopsys translate_off
defparam \Selector4~35 .lut_mask = 16'hAACC;
defparam \Selector4~35 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector4~36 (
// Equation(s):
// \Selector4~36_combout  = (\adress[3]~input_o  & (\Selector4~23_combout )) # (!\adress[3]~input_o  & ((\Selector4~35_combout )))

	.dataa(\Selector4~23_combout ),
	.datab(\Selector4~35_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\Selector4~36_combout ),
	.cout());
// synopsys translate_off
defparam \Selector4~36 .lut_mask = 16'hAACC;
defparam \Selector4~36 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector4~37 (
// Equation(s):
// \Selector4~37_combout  = (\adress[1]~input_o  & ((\adress[0]~input_o  & (\dev_out[22]~reg0_q )) # (!\adress[0]~input_o  & ((\p_data[0]~input_o )))))

	.dataa(\adress[1]~input_o ),
	.datab(\dev_out[22]~reg0_q ),
	.datac(\p_data[0]~input_o ),
	.datad(\adress[0]~input_o ),
	.cin(gnd),
	.combout(\Selector4~37_combout ),
	.cout());
// synopsys translate_off
defparam \Selector4~37 .lut_mask = 16'h88A0;
defparam \Selector4~37 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector4~38 (
// Equation(s):
// \Selector4~38_combout  = (\adress[2]~input_o  & (((\dev_out[74]~204_combout ) # (\Selector4~37_combout )))) # (!\adress[2]~input_o  & (\Selector4~7_combout ))

	.dataa(\Selector4~7_combout ),
	.datab(\adress[2]~input_o ),
	.datac(\dev_out[74]~204_combout ),
	.datad(\Selector4~37_combout ),
	.cin(gnd),
	.combout(\Selector4~38_combout ),
	.cout());
// synopsys translate_off
defparam \Selector4~38 .lut_mask = 16'hEEE2;
defparam \Selector4~38 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[22]~17 (
// Equation(s):
// \dev_out[22]~17_combout  = (\adress[4]~input_o  & ((\Selector4~38_combout ))) # (!\adress[4]~input_o  & (\Selector4~36_combout ))

	.dataa(\Selector4~36_combout ),
	.datab(\Selector4~38_combout ),
	.datac(gnd),
	.datad(\adress[4]~input_o ),
	.cin(gnd),
	.combout(\dev_out[22]~17_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[22]~17 .lut_mask = 16'hCCAA;
defparam \dev_out[22]~17 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[22]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[22]~17_combout ),
	.asdata(\Selector4~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\adress[3]~input_o ),
	.ena(\dev_out[16]~210_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[22]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[22]~reg0 .is_wysiwyg = "true";
defparam \dev_out[22]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \Selector129~25 (
// Equation(s):
// \Selector129~25_combout  = (\adress[1]~input_o  & (\p_data[21]~input_o )) # (!\adress[1]~input_o  & ((\p_data[23]~input_o )))

	.dataa(\p_data[21]~input_o ),
	.datab(\p_data[23]~input_o ),
	.datac(gnd),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\Selector129~25_combout ),
	.cout());
// synopsys translate_off
defparam \Selector129~25 .lut_mask = 16'hAACC;
defparam \Selector129~25 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector129~26 (
// Equation(s):
// \Selector129~26_combout  = (\adress[0]~input_o  & (\Selector4~33_combout )) # (!\adress[0]~input_o  & ((\Selector129~25_combout )))

	.dataa(\Selector4~33_combout ),
	.datab(\Selector129~25_combout ),
	.datac(gnd),
	.datad(\adress[0]~input_o ),
	.cin(gnd),
	.combout(\Selector129~26_combout ),
	.cout());
// synopsys translate_off
defparam \Selector129~26 .lut_mask = 16'hAACC;
defparam \Selector129~26 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector3~5 (
// Equation(s):
// \Selector3~5_combout  = (\adress[2]~input_o  & (\Selector129~21_combout )) # (!\adress[2]~input_o  & ((\Selector129~26_combout )))

	.dataa(\Selector129~21_combout ),
	.datab(\Selector129~26_combout ),
	.datac(gnd),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\Selector3~5_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~5 .lut_mask = 16'hAACC;
defparam \Selector3~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector3~6 (
// Equation(s):
// \Selector3~6_combout  = (\adress[3]~input_o  & (\Selector3~2_combout )) # (!\adress[3]~input_o  & ((\Selector3~5_combout )))

	.dataa(\Selector3~2_combout ),
	.datab(\Selector3~5_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\Selector3~6_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~6 .lut_mask = 16'hAACC;
defparam \Selector3~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[23]~18 (
// Equation(s):
// \dev_out[23]~18_combout  = (\adress[4]~input_o  & ((\Selector3~0_combout ))) # (!\adress[4]~input_o  & (\Selector3~6_combout ))

	.dataa(\Selector3~6_combout ),
	.datab(\Selector3~0_combout ),
	.datac(gnd),
	.datad(\adress[4]~input_o ),
	.cin(gnd),
	.combout(\dev_out[23]~18_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[23]~18 .lut_mask = 16'hCCAA;
defparam \dev_out[23]~18 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[23]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[23]~18_combout ),
	.asdata(\Selector3~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\adress[3]~input_o ),
	.ena(\dev_out[16]~210_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[23]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[23]~reg0 .is_wysiwyg = "true";
defparam \dev_out[23]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \Selector4~39 (
// Equation(s):
// \Selector4~39_combout  = (\adress[1]~input_o  & (\p_data[22]~input_o )) # (!\adress[1]~input_o  & ((\p_data[24]~input_o )))

	.dataa(\p_data[22]~input_o ),
	.datab(\p_data[24]~input_o ),
	.datac(gnd),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\Selector4~39_combout ),
	.cout());
// synopsys translate_off
defparam \Selector4~39 .lut_mask = 16'hAACC;
defparam \Selector4~39 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector4~40 (
// Equation(s):
// \Selector4~40_combout  = (\adress[0]~input_o  & (\Selector129~25_combout )) # (!\adress[0]~input_o  & ((\Selector4~39_combout )))

	.dataa(\Selector129~25_combout ),
	.datab(\Selector4~39_combout ),
	.datac(gnd),
	.datad(\adress[0]~input_o ),
	.cin(gnd),
	.combout(\Selector4~40_combout ),
	.cout());
// synopsys translate_off
defparam \Selector4~40 .lut_mask = 16'hAACC;
defparam \Selector4~40 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector6~7 (
// Equation(s):
// \Selector6~7_combout  = (\adress[2]~input_o  & (\Selector4~32_combout )) # (!\adress[2]~input_o  & ((\Selector4~40_combout )))

	.dataa(\Selector4~32_combout ),
	.datab(\Selector4~40_combout ),
	.datac(gnd),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\Selector6~7_combout ),
	.cout());
// synopsys translate_off
defparam \Selector6~7 .lut_mask = 16'hAACC;
defparam \Selector6~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector10~0 (
// Equation(s):
// \Selector10~0_combout  = (\adress[3]~input_o  & (\Selector6~1_combout )) # (!\adress[3]~input_o  & ((\Selector6~7_combout )))

	.dataa(\Selector6~1_combout ),
	.datab(\Selector6~7_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector10~0 .lut_mask = 16'hAACC;
defparam \Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[24]~211 (
// Equation(s):
// \dev_out[24]~211_combout  = (\adress[0]~input_o  & (\dev_out[24]~reg0_q )) # (!\adress[0]~input_o  & ((\adress[1]~input_o  & (\dev_out[24]~reg0_q )) # (!\adress[1]~input_o  & ((\p_data[0]~input_o )))))

	.dataa(\dev_out[24]~reg0_q ),
	.datab(\p_data[0]~input_o ),
	.datac(\adress[0]~input_o ),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\dev_out[24]~211_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[24]~211 .lut_mask = 16'hAAAC;
defparam \dev_out[24]~211 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[24]~212 (
// Equation(s):
// \dev_out[24]~212_combout  = (\adress[2]~input_o  & (\Selector10~0_combout )) # (!\adress[2]~input_o  & ((\adress[4]~input_o  & ((\dev_out[24]~211_combout ))) # (!\adress[4]~input_o  & (\Selector10~0_combout ))))

	.dataa(\adress[2]~input_o ),
	.datab(\Selector10~0_combout ),
	.datac(\adress[4]~input_o ),
	.datad(\dev_out[24]~211_combout ),
	.cin(gnd),
	.combout(\dev_out[24]~212_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[24]~212 .lut_mask = 16'hDC8C;
defparam \dev_out[24]~212 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[24]~213 (
// Equation(s):
// \dev_out[24]~213_combout  = (\adress[3]~input_o  & (((\dev_out[24]~212_combout )))) # (!\adress[3]~input_o  & ((\adress[4]~input_o  & (\Selector6~2_combout )) # (!\adress[4]~input_o  & ((\dev_out[24]~212_combout )))))

	.dataa(\Selector6~2_combout ),
	.datab(\adress[3]~input_o ),
	.datac(\adress[4]~input_o ),
	.datad(\dev_out[24]~212_combout ),
	.cin(gnd),
	.combout(\dev_out[24]~213_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[24]~213 .lut_mask = 16'hEF20;
defparam \dev_out[24]~213 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[24]~537 (
// Equation(s):
// \dev_out[24]~537_combout  = (!\adress[6]~input_o  & (((!\adress[4]~input_o ) # (!\adress[2]~input_o )) # (!\adress[3]~input_o )))

	.dataa(\adress[3]~input_o ),
	.datab(\adress[2]~input_o ),
	.datac(\adress[4]~input_o ),
	.datad(\adress[6]~input_o ),
	.cin(gnd),
	.combout(\dev_out[24]~537_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[24]~537 .lut_mask = 16'h007F;
defparam \dev_out[24]~537 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[24]~215 (
// Equation(s):
// \dev_out[24]~215_combout  = (\dev_out[0]~174_combout  & (\Selector1~0_combout  & (!\adress[5]~input_o  & \dev_out[24]~537_combout )))

	.dataa(\dev_out[0]~174_combout ),
	.datab(\Selector1~0_combout ),
	.datac(\adress[5]~input_o ),
	.datad(\dev_out[24]~537_combout ),
	.cin(gnd),
	.combout(\dev_out[24]~215_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[24]~215 .lut_mask = 16'h0800;
defparam \dev_out[24]~215 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[24]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[24]~213_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dev_out[24]~215_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[24]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[24]~reg0 .is_wysiwyg = "true";
defparam \dev_out[24]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \Selector129~27 (
// Equation(s):
// \Selector129~27_combout  = (\adress[1]~input_o  & (\p_data[23]~input_o )) # (!\adress[1]~input_o  & ((\p_data[25]~input_o )))

	.dataa(\p_data[23]~input_o ),
	.datab(\p_data[25]~input_o ),
	.datac(gnd),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\Selector129~27_combout ),
	.cout());
// synopsys translate_off
defparam \Selector129~27 .lut_mask = 16'hAACC;
defparam \Selector129~27 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector129~28 (
// Equation(s):
// \Selector129~28_combout  = (\adress[0]~input_o  & (\Selector4~39_combout )) # (!\adress[0]~input_o  & ((\Selector129~27_combout )))

	.dataa(\Selector4~39_combout ),
	.datab(\Selector129~27_combout ),
	.datac(gnd),
	.datad(\adress[0]~input_o ),
	.cin(gnd),
	.combout(\Selector129~28_combout ),
	.cout());
// synopsys translate_off
defparam \Selector129~28 .lut_mask = 16'hAACC;
defparam \Selector129~28 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector5~7 (
// Equation(s):
// \Selector5~7_combout  = (\adress[2]~input_o  & (\Selector129~23_combout )) # (!\adress[2]~input_o  & ((\Selector129~28_combout )))

	.dataa(\Selector129~23_combout ),
	.datab(\Selector129~28_combout ),
	.datac(gnd),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\Selector5~7_combout ),
	.cout());
// synopsys translate_off
defparam \Selector5~7 .lut_mask = 16'hAACC;
defparam \Selector5~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector9~0 (
// Equation(s):
// \Selector9~0_combout  = (\adress[3]~input_o  & (\Selector5~1_combout )) # (!\adress[3]~input_o  & ((\Selector5~7_combout )))

	.dataa(\Selector5~1_combout ),
	.datab(\Selector5~7_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector9~0 .lut_mask = 16'hAACC;
defparam \Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[25]~216 (
// Equation(s):
// \dev_out[25]~216_combout  = (\adress[1]~input_o  & (\dev_out[25]~reg0_q )) # (!\adress[1]~input_o  & ((\Selector129~0_combout )))

	.dataa(\dev_out[25]~reg0_q ),
	.datab(\Selector129~0_combout ),
	.datac(gnd),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\dev_out[25]~216_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[25]~216 .lut_mask = 16'hAACC;
defparam \dev_out[25]~216 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[25]~217 (
// Equation(s):
// \dev_out[25]~217_combout  = (\adress[3]~input_o  & (((\dev_out[25]~216_combout  & !\adress[2]~input_o )))) # (!\adress[3]~input_o  & (\Selector5~2_combout ))

	.dataa(\Selector5~2_combout ),
	.datab(\dev_out[25]~216_combout ),
	.datac(\adress[3]~input_o ),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\dev_out[25]~217_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[25]~217 .lut_mask = 16'h0ACA;
defparam \dev_out[25]~217 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[24]~214 (
// Equation(s):
// \dev_out[24]~214_combout  = (\adress[3]~input_o  & \adress[2]~input_o )

	.dataa(\adress[3]~input_o ),
	.datab(\adress[2]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\dev_out[24]~214_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[24]~214 .lut_mask = 16'h8888;
defparam \dev_out[24]~214 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[25]~218 (
// Equation(s):
// \dev_out[25]~218_combout  = (\adress[4]~input_o  & ((\dev_out[25]~217_combout ) # ((\Selector9~0_combout  & \dev_out[24]~214_combout )))) # (!\adress[4]~input_o  & (\Selector9~0_combout ))

	.dataa(\Selector9~0_combout ),
	.datab(\dev_out[25]~217_combout ),
	.datac(\adress[4]~input_o ),
	.datad(\dev_out[24]~214_combout ),
	.cin(gnd),
	.combout(\dev_out[25]~218_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[25]~218 .lut_mask = 16'hEACA;
defparam \dev_out[25]~218 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[25]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[25]~218_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dev_out[24]~215_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[25]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[25]~reg0 .is_wysiwyg = "true";
defparam \dev_out[25]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \Selector4~41 (
// Equation(s):
// \Selector4~41_combout  = (\adress[1]~input_o  & (\p_data[24]~input_o )) # (!\adress[1]~input_o  & ((\p_data[26]~input_o )))

	.dataa(\p_data[24]~input_o ),
	.datab(\p_data[26]~input_o ),
	.datac(gnd),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\Selector4~41_combout ),
	.cout());
// synopsys translate_off
defparam \Selector4~41 .lut_mask = 16'hAACC;
defparam \Selector4~41 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector4~42 (
// Equation(s):
// \Selector4~42_combout  = (\adress[0]~input_o  & (\Selector129~27_combout )) # (!\adress[0]~input_o  & ((\Selector4~41_combout )))

	.dataa(\Selector129~27_combout ),
	.datab(\Selector4~41_combout ),
	.datac(gnd),
	.datad(\adress[0]~input_o ),
	.cin(gnd),
	.combout(\Selector4~42_combout ),
	.cout());
// synopsys translate_off
defparam \Selector4~42 .lut_mask = 16'hAACC;
defparam \Selector4~42 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector4~43 (
// Equation(s):
// \Selector4~43_combout  = (\adress[2]~input_o  & (\Selector4~34_combout )) # (!\adress[2]~input_o  & ((\Selector4~42_combout )))

	.dataa(\Selector4~34_combout ),
	.datab(\Selector4~42_combout ),
	.datac(gnd),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\Selector4~43_combout ),
	.cout());
// synopsys translate_off
defparam \Selector4~43 .lut_mask = 16'hAACC;
defparam \Selector4~43 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector8~0 (
// Equation(s):
// \Selector8~0_combout  = (\adress[3]~input_o  & (\Selector4~30_combout )) # (!\adress[3]~input_o  & ((\Selector4~43_combout )))

	.dataa(\Selector4~30_combout ),
	.datab(\Selector4~43_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector8~0 .lut_mask = 16'hAACC;
defparam \Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[26]~219 (
// Equation(s):
// \dev_out[26]~219_combout  = (\adress[1]~input_o  & ((\adress[0]~input_o  & (\dev_out[26]~reg0_q )) # (!\adress[0]~input_o  & ((\p_data[0]~input_o )))))

	.dataa(\adress[1]~input_o ),
	.datab(\dev_out[26]~reg0_q ),
	.datac(\p_data[0]~input_o ),
	.datad(\adress[0]~input_o ),
	.cin(gnd),
	.combout(\dev_out[26]~219_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[26]~219 .lut_mask = 16'h88A0;
defparam \dev_out[26]~219 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[26]~220 (
// Equation(s):
// \dev_out[26]~220_combout  = (\dev_out[26]~219_combout ) # ((\Selector129~1_combout  & !\adress[1]~input_o ))

	.dataa(\dev_out[26]~219_combout ),
	.datab(\Selector129~1_combout ),
	.datac(gnd),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\dev_out[26]~220_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[26]~220 .lut_mask = 16'hAAEE;
defparam \dev_out[26]~220 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[26]~221 (
// Equation(s):
// \dev_out[26]~221_combout  = (\adress[3]~input_o  & (((\dev_out[26]~220_combout  & !\adress[2]~input_o )))) # (!\adress[3]~input_o  & (\Selector4~13_combout ))

	.dataa(\Selector4~13_combout ),
	.datab(\dev_out[26]~220_combout ),
	.datac(\adress[3]~input_o ),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\dev_out[26]~221_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[26]~221 .lut_mask = 16'h0ACA;
defparam \dev_out[26]~221 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[26]~222 (
// Equation(s):
// \dev_out[26]~222_combout  = (\adress[4]~input_o  & ((\dev_out[26]~221_combout ) # ((\Selector8~0_combout  & \dev_out[24]~214_combout )))) # (!\adress[4]~input_o  & (\Selector8~0_combout ))

	.dataa(\Selector8~0_combout ),
	.datab(\dev_out[26]~221_combout ),
	.datac(\adress[4]~input_o ),
	.datad(\dev_out[24]~214_combout ),
	.cin(gnd),
	.combout(\dev_out[26]~222_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[26]~222 .lut_mask = 16'hEACA;
defparam \dev_out[26]~222 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[26]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[26]~222_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dev_out[24]~215_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[26]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[26]~reg0 .is_wysiwyg = "true";
defparam \dev_out[26]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \Selector129~29 (
// Equation(s):
// \Selector129~29_combout  = (\adress[1]~input_o  & (\p_data[25]~input_o )) # (!\adress[1]~input_o  & ((\p_data[27]~input_o )))

	.dataa(\p_data[25]~input_o ),
	.datab(\p_data[27]~input_o ),
	.datac(gnd),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\Selector129~29_combout ),
	.cout());
// synopsys translate_off
defparam \Selector129~29 .lut_mask = 16'hAACC;
defparam \Selector129~29 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector129~30 (
// Equation(s):
// \Selector129~30_combout  = (\adress[0]~input_o  & (\Selector4~41_combout )) # (!\adress[0]~input_o  & ((\Selector129~29_combout )))

	.dataa(\Selector4~41_combout ),
	.datab(\Selector129~29_combout ),
	.datac(gnd),
	.datad(\adress[0]~input_o ),
	.cin(gnd),
	.combout(\Selector129~30_combout ),
	.cout());
// synopsys translate_off
defparam \Selector129~30 .lut_mask = 16'hAACC;
defparam \Selector129~30 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector3~7 (
// Equation(s):
// \Selector3~7_combout  = (\adress[2]~input_o  & (\Selector129~26_combout )) # (!\adress[2]~input_o  & ((\Selector129~30_combout )))

	.dataa(\Selector129~26_combout ),
	.datab(\Selector129~30_combout ),
	.datac(gnd),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\Selector3~7_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~7 .lut_mask = 16'hAACC;
defparam \Selector3~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector7~0 (
// Equation(s):
// \Selector7~0_combout  = (\adress[3]~input_o  & (\Selector3~4_combout )) # (!\adress[3]~input_o  & ((\Selector3~7_combout )))

	.dataa(\Selector3~4_combout ),
	.datab(\Selector3~7_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector7~0 .lut_mask = 16'hAACC;
defparam \Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[27]~223 (
// Equation(s):
// \dev_out[27]~223_combout  = (\adress[3]~input_o  & (((\Selector129~3_combout  & !\adress[2]~input_o )))) # (!\adress[3]~input_o  & (\Selector3~1_combout ))

	.dataa(\Selector3~1_combout ),
	.datab(\Selector129~3_combout ),
	.datac(\adress[3]~input_o ),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\dev_out[27]~223_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[27]~223 .lut_mask = 16'h0ACA;
defparam \dev_out[27]~223 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[27]~224 (
// Equation(s):
// \dev_out[27]~224_combout  = (\adress[4]~input_o  & ((\dev_out[27]~223_combout ) # ((\Selector7~0_combout  & \dev_out[24]~214_combout )))) # (!\adress[4]~input_o  & (\Selector7~0_combout ))

	.dataa(\Selector7~0_combout ),
	.datab(\dev_out[27]~223_combout ),
	.datac(\adress[4]~input_o ),
	.datad(\dev_out[24]~214_combout ),
	.cin(gnd),
	.combout(\dev_out[27]~224_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[27]~224 .lut_mask = 16'hEACA;
defparam \dev_out[27]~224 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[27]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[27]~224_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dev_out[24]~215_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[27]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[27]~reg0 .is_wysiwyg = "true";
defparam \dev_out[27]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \Selector6~8 (
// Equation(s):
// \Selector6~8_combout  = (\adress[0]~input_o  & (\dev_out[28]~reg0_q )) # (!\adress[0]~input_o  & ((\adress[1]~input_o  & (\dev_out[28]~reg0_q )) # (!\adress[1]~input_o  & ((\p_data[0]~input_o )))))

	.dataa(\dev_out[28]~reg0_q ),
	.datab(\p_data[0]~input_o ),
	.datac(\adress[0]~input_o ),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\Selector6~8_combout ),
	.cout());
// synopsys translate_off
defparam \Selector6~8 .lut_mask = 16'hAAAC;
defparam \Selector6~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector6~9 (
// Equation(s):
// \Selector6~9_combout  = (\adress[2]~input_o  & (\Selector6~8_combout )) # (!\adress[2]~input_o  & ((\Selector4~6_combout )))

	.dataa(\Selector6~8_combout ),
	.datab(\Selector4~6_combout ),
	.datac(gnd),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\Selector6~9_combout ),
	.cout());
// synopsys translate_off
defparam \Selector6~9 .lut_mask = 16'hAACC;
defparam \Selector6~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[28]~19 (
// Equation(s):
// \dev_out[28]~19_combout  = (\adress[3]~input_o  & ((\Selector6~9_combout ))) # (!\adress[3]~input_o  & (\Selector6~0_combout ))

	.dataa(\Selector6~0_combout ),
	.datab(\Selector6~9_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\dev_out[28]~19_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[28]~19 .lut_mask = 16'hCCAA;
defparam \dev_out[28]~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector4~44 (
// Equation(s):
// \Selector4~44_combout  = (\adress[1]~input_o  & (\p_data[26]~input_o )) # (!\adress[1]~input_o  & ((\p_data[28]~input_o )))

	.dataa(\p_data[26]~input_o ),
	.datab(\p_data[28]~input_o ),
	.datac(gnd),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\Selector4~44_combout ),
	.cout());
// synopsys translate_off
defparam \Selector4~44 .lut_mask = 16'hAACC;
defparam \Selector4~44 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector6~10 (
// Equation(s):
// \Selector6~10_combout  = (!\adress[2]~input_o  & ((\adress[0]~input_o  & (\Selector129~29_combout )) # (!\adress[0]~input_o  & ((\Selector4~44_combout )))))

	.dataa(\Selector129~29_combout ),
	.datab(\Selector4~44_combout ),
	.datac(\adress[0]~input_o ),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\Selector6~10_combout ),
	.cout());
// synopsys translate_off
defparam \Selector6~10 .lut_mask = 16'h00AC;
defparam \Selector6~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector6~11 (
// Equation(s):
// \Selector6~11_combout  = (\Selector6~10_combout ) # ((\adress[2]~input_o  & \Selector4~40_combout ))

	.dataa(\Selector6~10_combout ),
	.datab(\adress[2]~input_o ),
	.datac(\Selector4~40_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector6~11_combout ),
	.cout());
// synopsys translate_off
defparam \Selector6~11 .lut_mask = 16'hEAEA;
defparam \Selector6~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector6~12 (
// Equation(s):
// \Selector6~12_combout  = (\adress[3]~input_o  & (\Selector6~3_combout )) # (!\adress[3]~input_o  & ((\Selector6~11_combout )))

	.dataa(\Selector6~3_combout ),
	.datab(\Selector6~11_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\Selector6~12_combout ),
	.cout());
// synopsys translate_off
defparam \Selector6~12 .lut_mask = 16'hAACC;
defparam \Selector6~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[2]~225 (
// Equation(s):
// \dev_out[2]~225_combout  = (\dev_out[0]~174_combout  & (\Selector1~0_combout  & (!\adress[5]~input_o  & !\adress[6]~input_o )))

	.dataa(\dev_out[0]~174_combout ),
	.datab(\Selector1~0_combout ),
	.datac(\adress[5]~input_o ),
	.datad(\adress[6]~input_o ),
	.cin(gnd),
	.combout(\dev_out[2]~225_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[2]~225 .lut_mask = 16'h0008;
defparam \dev_out[2]~225 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[28]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[28]~19_combout ),
	.asdata(\Selector6~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\adress[4]~input_o ),
	.ena(\dev_out[2]~225_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[28]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[28]~reg0 .is_wysiwyg = "true";
defparam \dev_out[28]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \Selector5~8 (
// Equation(s):
// \Selector5~8_combout  = (\dev_out[29]~reg0_q  & \adress[1]~input_o )

	.dataa(\dev_out[29]~reg0_q ),
	.datab(\adress[1]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector5~8_combout ),
	.cout());
// synopsys translate_off
defparam \Selector5~8 .lut_mask = 16'h8888;
defparam \Selector5~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector5~9 (
// Equation(s):
// \Selector5~9_combout  = (\adress[2]~input_o  & (((\Selector129~24_combout ) # (\Selector5~8_combout )))) # (!\adress[2]~input_o  & (\Selector129~6_combout ))

	.dataa(\Selector129~6_combout ),
	.datab(\adress[2]~input_o ),
	.datac(\Selector129~24_combout ),
	.datad(\Selector5~8_combout ),
	.cin(gnd),
	.combout(\Selector5~9_combout ),
	.cout());
// synopsys translate_off
defparam \Selector5~9 .lut_mask = 16'hEEE2;
defparam \Selector5~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[29]~20 (
// Equation(s):
// \dev_out[29]~20_combout  = (\adress[3]~input_o  & ((\Selector5~9_combout ))) # (!\adress[3]~input_o  & (\Selector5~0_combout ))

	.dataa(\Selector5~0_combout ),
	.datab(\Selector5~9_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\dev_out[29]~20_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[29]~20 .lut_mask = 16'hCCAA;
defparam \dev_out[29]~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector129~31 (
// Equation(s):
// \Selector129~31_combout  = (\adress[0]~input_o  & ((\adress[1]~input_o  & (\p_data[26]~input_o )) # (!\adress[1]~input_o  & ((\p_data[28]~input_o )))))

	.dataa(\adress[0]~input_o ),
	.datab(\p_data[26]~input_o ),
	.datac(\p_data[28]~input_o ),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\Selector129~31_combout ),
	.cout());
// synopsys translate_off
defparam \Selector129~31 .lut_mask = 16'h88A0;
defparam \Selector129~31 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector129~32 (
// Equation(s):
// \Selector129~32_combout  = (!\adress[0]~input_o  & ((\adress[1]~input_o  & (\p_data[27]~input_o )) # (!\adress[1]~input_o  & ((\p_data[29]~input_o )))))

	.dataa(\p_data[27]~input_o ),
	.datab(\p_data[29]~input_o ),
	.datac(\adress[1]~input_o ),
	.datad(\adress[0]~input_o ),
	.cin(gnd),
	.combout(\Selector129~32_combout ),
	.cout());
// synopsys translate_off
defparam \Selector129~32 .lut_mask = 16'h00AC;
defparam \Selector129~32 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector5~10 (
// Equation(s):
// \Selector5~10_combout  = (\adress[2]~input_o  & (\Selector129~28_combout )) # (!\adress[2]~input_o  & (((\Selector129~31_combout ) # (\Selector129~32_combout ))))

	.dataa(\Selector129~28_combout ),
	.datab(\Selector129~31_combout ),
	.datac(\Selector129~32_combout ),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\Selector5~10_combout ),
	.cout());
// synopsys translate_off
defparam \Selector5~10 .lut_mask = 16'hAAFC;
defparam \Selector5~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector5~11 (
// Equation(s):
// \Selector5~11_combout  = (\adress[3]~input_o  & (\Selector5~3_combout )) # (!\adress[3]~input_o  & ((\Selector5~10_combout )))

	.dataa(\Selector5~3_combout ),
	.datab(\Selector5~10_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\Selector5~11_combout ),
	.cout());
// synopsys translate_off
defparam \Selector5~11 .lut_mask = 16'hAACC;
defparam \Selector5~11 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[29]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[29]~20_combout ),
	.asdata(\Selector5~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\adress[4]~input_o ),
	.ena(\dev_out[2]~225_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[29]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[29]~reg0 .is_wysiwyg = "true";
defparam \dev_out[29]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \Selector4~45 (
// Equation(s):
// \Selector4~45_combout  = (\adress[1]~input_o  & ((\adress[0]~input_o  & (\dev_out[30]~reg0_q )) # (!\adress[0]~input_o  & ((\p_data[0]~input_o )))))

	.dataa(\adress[1]~input_o ),
	.datab(\dev_out[30]~reg0_q ),
	.datac(\p_data[0]~input_o ),
	.datad(\adress[0]~input_o ),
	.cin(gnd),
	.combout(\Selector4~45_combout ),
	.cout());
// synopsys translate_off
defparam \Selector4~45 .lut_mask = 16'h88A0;
defparam \Selector4~45 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector4~46 (
// Equation(s):
// \Selector4~46_combout  = (\adress[2]~input_o  & (((\dev_out[74]~204_combout ) # (\Selector4~45_combout )))) # (!\adress[2]~input_o  & (\Selector4~7_combout ))

	.dataa(\Selector4~7_combout ),
	.datab(\adress[2]~input_o ),
	.datac(\dev_out[74]~204_combout ),
	.datad(\Selector4~45_combout ),
	.cin(gnd),
	.combout(\Selector4~46_combout ),
	.cout());
// synopsys translate_off
defparam \Selector4~46 .lut_mask = 16'hEEE2;
defparam \Selector4~46 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[30]~21 (
// Equation(s):
// \dev_out[30]~21_combout  = (\adress[3]~input_o  & ((\Selector4~46_combout ))) # (!\adress[3]~input_o  & (\Selector4~23_combout ))

	.dataa(\Selector4~23_combout ),
	.datab(\Selector4~46_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\dev_out[30]~21_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[30]~21 .lut_mask = 16'hCCAA;
defparam \dev_out[30]~21 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector4~47 (
// Equation(s):
// \Selector4~47_combout  = (\adress[1]~input_o  & ((\adress[0]~input_o  & (\p_data[27]~input_o )) # (!\adress[0]~input_o  & ((\p_data[28]~input_o )))))

	.dataa(\adress[1]~input_o ),
	.datab(\p_data[27]~input_o ),
	.datac(\p_data[28]~input_o ),
	.datad(\adress[0]~input_o ),
	.cin(gnd),
	.combout(\Selector4~47_combout ),
	.cout());
// synopsys translate_off
defparam \Selector4~47 .lut_mask = 16'h88A0;
defparam \Selector4~47 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector129~33 (
// Equation(s):
// \Selector129~33_combout  = (\adress[0]~input_o  & (\p_data[29]~input_o )) # (!\adress[0]~input_o  & ((\p_data[30]~input_o )))

	.dataa(\p_data[29]~input_o ),
	.datab(\p_data[30]~input_o ),
	.datac(gnd),
	.datad(\adress[0]~input_o ),
	.cin(gnd),
	.combout(\Selector129~33_combout ),
	.cout());
// synopsys translate_off
defparam \Selector129~33 .lut_mask = 16'hAACC;
defparam \Selector129~33 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector4~48 (
// Equation(s):
// \Selector4~48_combout  = (\Selector4~47_combout ) # ((\Selector129~33_combout  & !\adress[1]~input_o ))

	.dataa(\Selector4~47_combout ),
	.datab(\Selector129~33_combout ),
	.datac(gnd),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\Selector4~48_combout ),
	.cout());
// synopsys translate_off
defparam \Selector4~48 .lut_mask = 16'hAAEE;
defparam \Selector4~48 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector4~49 (
// Equation(s):
// \Selector4~49_combout  = (\adress[2]~input_o  & (\Selector4~42_combout )) # (!\adress[2]~input_o  & ((\Selector4~48_combout )))

	.dataa(\Selector4~42_combout ),
	.datab(\Selector4~48_combout ),
	.datac(gnd),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\Selector4~49_combout ),
	.cout());
// synopsys translate_off
defparam \Selector4~49 .lut_mask = 16'hAACC;
defparam \Selector4~49 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector4~50 (
// Equation(s):
// \Selector4~50_combout  = (\adress[3]~input_o  & (\Selector4~35_combout )) # (!\adress[3]~input_o  & ((\Selector4~49_combout )))

	.dataa(\Selector4~35_combout ),
	.datab(\Selector4~49_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\Selector4~50_combout ),
	.cout());
// synopsys translate_off
defparam \Selector4~50 .lut_mask = 16'hAACC;
defparam \Selector4~50 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[30]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[30]~21_combout ),
	.asdata(\Selector4~50_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\adress[4]~input_o ),
	.ena(\dev_out[2]~225_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[30]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[30]~reg0 .is_wysiwyg = "true";
defparam \dev_out[30]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \Selector129~34 (
// Equation(s):
// \Selector129~34_combout  = (\adress[1]~input_o  & ((\adress[0]~input_o  & (\p_data[28]~input_o )) # (!\adress[0]~input_o  & ((\p_data[29]~input_o )))))

	.dataa(\adress[1]~input_o ),
	.datab(\p_data[28]~input_o ),
	.datac(\p_data[29]~input_o ),
	.datad(\adress[0]~input_o ),
	.cin(gnd),
	.combout(\Selector129~34_combout ),
	.cout());
// synopsys translate_off
defparam \Selector129~34 .lut_mask = 16'h88A0;
defparam \Selector129~34 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector129~35 (
// Equation(s):
// \Selector129~35_combout  = (\adress[0]~input_o  & (\p_data[30]~input_o )) # (!\adress[0]~input_o  & ((\p_data[31]~input_o )))

	.dataa(\p_data[30]~input_o ),
	.datab(\p_data[31]~input_o ),
	.datac(gnd),
	.datad(\adress[0]~input_o ),
	.cin(gnd),
	.combout(\Selector129~35_combout ),
	.cout());
// synopsys translate_off
defparam \Selector129~35 .lut_mask = 16'hAACC;
defparam \Selector129~35 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector129~36 (
// Equation(s):
// \Selector129~36_combout  = (\Selector129~34_combout ) # ((\Selector129~35_combout  & !\adress[1]~input_o ))

	.dataa(\Selector129~34_combout ),
	.datab(\Selector129~35_combout ),
	.datac(gnd),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\Selector129~36_combout ),
	.cout());
// synopsys translate_off
defparam \Selector129~36 .lut_mask = 16'hAAEE;
defparam \Selector129~36 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector3~8 (
// Equation(s):
// \Selector3~8_combout  = (\adress[2]~input_o  & (\Selector129~30_combout )) # (!\adress[2]~input_o  & ((\Selector129~36_combout )))

	.dataa(\Selector129~30_combout ),
	.datab(\Selector129~36_combout ),
	.datac(gnd),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\Selector3~8_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~8 .lut_mask = 16'hAACC;
defparam \Selector3~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector3~9 (
// Equation(s):
// \Selector3~9_combout  = (\adress[3]~input_o  & (\Selector3~5_combout )) # (!\adress[3]~input_o  & ((\Selector3~8_combout )))

	.dataa(\Selector3~5_combout ),
	.datab(\Selector3~8_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\Selector3~9_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~9 .lut_mask = 16'hAACC;
defparam \Selector3~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector3~10 (
// Equation(s):
// \Selector3~10_combout  = (\adress[4]~input_o  & (\Selector3~3_combout )) # (!\adress[4]~input_o  & ((\Selector3~9_combout )))

	.dataa(\Selector3~3_combout ),
	.datab(\Selector3~9_combout ),
	.datac(gnd),
	.datad(\adress[4]~input_o ),
	.cin(gnd),
	.combout(\Selector3~10_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~10 .lut_mask = 16'hAACC;
defparam \Selector3~10 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[31]~reg0 (
	.clk(\clk~input_o ),
	.d(\Selector3~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dev_out[2]~225_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[31]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[31]~reg0 .is_wysiwyg = "true";
defparam \dev_out[31]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[2]~226 (
// Equation(s):
// \dev_out[2]~226_combout  = (\dev_out[0]~174_combout  & (\Selector1~0_combout  & !\adress[6]~input_o ))

	.dataa(\dev_out[0]~174_combout ),
	.datab(\Selector1~0_combout ),
	.datac(gnd),
	.datad(\adress[6]~input_o ),
	.cin(gnd),
	.combout(\dev_out[2]~226_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[2]~226 .lut_mask = 16'h0088;
defparam \dev_out[2]~226 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector18~6 (
// Equation(s):
// \Selector18~6_combout  = (\p_data[0]~input_o  & !\adress[0]~input_o )

	.dataa(\p_data[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\adress[0]~input_o ),
	.cin(gnd),
	.combout(\Selector18~6_combout ),
	.cout());
// synopsys translate_off
defparam \Selector18~6 .lut_mask = 16'h00AA;
defparam \Selector18~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector18~7 (
// Equation(s):
// \Selector18~7_combout  = (!\adress[3]~input_o  & (!\adress[4]~input_o  & (\Mux2~290_combout  & \Selector18~6_combout )))

	.dataa(\adress[3]~input_o ),
	.datab(\adress[4]~input_o ),
	.datac(\Mux2~290_combout ),
	.datad(\Selector18~6_combout ),
	.cin(gnd),
	.combout(\Selector18~7_combout ),
	.cout());
// synopsys translate_off
defparam \Selector18~7 .lut_mask = 16'h1000;
defparam \Selector18~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector98~0 (
// Equation(s):
// \Selector98~0_combout  = (\adress[5]~input_o  & ((\Selector18~7_combout ) # ((\dev_out[32]~reg0_q  & !\Equal3~3_combout ))))

	.dataa(\adress[5]~input_o ),
	.datab(\Selector18~7_combout ),
	.datac(\dev_out[32]~reg0_q ),
	.datad(\Equal3~3_combout ),
	.cin(gnd),
	.combout(\Selector98~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector98~0 .lut_mask = 16'h88A8;
defparam \Selector98~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector10~1 (
// Equation(s):
// \Selector10~1_combout  = (\adress[3]~input_o  & (\Selector6~2_combout )) # (!\adress[3]~input_o  & ((\Selector6~1_combout )))

	.dataa(\Selector6~2_combout ),
	.datab(\Selector6~1_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\Selector10~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector10~1 .lut_mask = 16'hAACC;
defparam \Selector10~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[72]~227 (
// Equation(s):
// \dev_out[72]~227_combout  = (\adress[2]~input_o  & ((\adress[0]~input_o  & (\Selector129~29_combout )) # (!\adress[0]~input_o  & ((\Selector4~44_combout )))))

	.dataa(\adress[2]~input_o ),
	.datab(\Selector129~29_combout ),
	.datac(\Selector4~44_combout ),
	.datad(\adress[0]~input_o ),
	.cin(gnd),
	.combout(\dev_out[72]~227_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[72]~227 .lut_mask = 16'h88A0;
defparam \dev_out[72]~227 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector98~1 (
// Equation(s):
// \Selector98~1_combout  = (!\adress[1]~input_o  & ((\adress[0]~input_o  & (\p_data[31]~input_o )) # (!\adress[0]~input_o  & ((\dev_out[32]~reg0_q )))))

	.dataa(\p_data[31]~input_o ),
	.datab(\dev_out[32]~reg0_q ),
	.datac(\adress[0]~input_o ),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\Selector98~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector98~1 .lut_mask = 16'h00AC;
defparam \Selector98~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector98~2 (
// Equation(s):
// \Selector98~2_combout  = (!\adress[2]~input_o  & ((\Selector98~1_combout ) # ((\adress[1]~input_o  & \Selector129~33_combout ))))

	.dataa(\Selector98~1_combout ),
	.datab(\adress[1]~input_o ),
	.datac(\Selector129~33_combout ),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\Selector98~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector98~2 .lut_mask = 16'h00EA;
defparam \Selector98~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector98~3 (
// Equation(s):
// \Selector98~3_combout  = (\adress[3]~input_o  & (\Selector6~7_combout )) # (!\adress[3]~input_o  & (((\dev_out[72]~227_combout ) # (\Selector98~2_combout ))))

	.dataa(\Selector6~7_combout ),
	.datab(\dev_out[72]~227_combout ),
	.datac(\Selector98~2_combout ),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\Selector98~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector98~3 .lut_mask = 16'hAAFC;
defparam \Selector98~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector98~4 (
// Equation(s):
// \Selector98~4_combout  = (!\adress[5]~input_o  & ((\adress[4]~input_o  & (\Selector10~1_combout )) # (!\adress[4]~input_o  & ((\Selector98~3_combout )))))

	.dataa(\Selector10~1_combout ),
	.datab(\Selector98~3_combout ),
	.datac(\adress[4]~input_o ),
	.datad(\adress[5]~input_o ),
	.cin(gnd),
	.combout(\Selector98~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector98~4 .lut_mask = 16'h00AC;
defparam \Selector98~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[32]~228 (
// Equation(s):
// \dev_out[32]~228_combout  = (\dev_out[2]~226_combout  & (((\Selector98~0_combout ) # (\Selector98~4_combout )))) # (!\dev_out[2]~226_combout  & (\dev_out[32]~reg0_q ))

	.dataa(\dev_out[32]~reg0_q ),
	.datab(\dev_out[2]~226_combout ),
	.datac(\Selector98~0_combout ),
	.datad(\Selector98~4_combout ),
	.cin(gnd),
	.combout(\dev_out[32]~228_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[32]~228 .lut_mask = 16'hEEE2;
defparam \dev_out[32]~228 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[32]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[32]~228_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[32]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[32]~reg0 .is_wysiwyg = "true";
defparam \dev_out[32]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[33]~229 (
// Equation(s):
// \dev_out[33]~229_combout  = (\adress[2]~input_o  & ((\Selector129~32_combout ) # ((\adress[0]~input_o  & \Selector4~44_combout ))))

	.dataa(\adress[2]~input_o ),
	.datab(\Selector129~32_combout ),
	.datac(\adress[0]~input_o ),
	.datad(\Selector4~44_combout ),
	.cin(gnd),
	.combout(\dev_out[33]~229_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[33]~229 .lut_mask = 16'hA888;
defparam \dev_out[33]~229 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[33]~230 (
// Equation(s):
// \dev_out[33]~230_combout  = \adress[5]~input_o  $ (\adress[1]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\adress[5]~input_o ),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\dev_out[33]~230_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[33]~230 .lut_mask = 16'h0FF0;
defparam \dev_out[33]~230 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[33]~231 (
// Equation(s):
// \dev_out[33]~231_combout  = (\adress[1]~input_o  & ((\adress[0]~input_o  & (\p_data[30]~input_o )) # (!\adress[0]~input_o  & ((\p_data[31]~input_o )))))

	.dataa(\adress[1]~input_o ),
	.datab(\p_data[30]~input_o ),
	.datac(\p_data[31]~input_o ),
	.datad(\adress[0]~input_o ),
	.cin(gnd),
	.combout(\dev_out[33]~231_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[33]~231 .lut_mask = 16'h88A0;
defparam \dev_out[33]~231 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[33]~232 (
// Equation(s):
// \dev_out[33]~232_combout  = (\dev_out[33]~230_combout  & (((\Selector129~24_combout ) # (\dev_out[33]~231_combout )))) # (!\dev_out[33]~230_combout  & (\dev_out[33]~reg0_q ))

	.dataa(\dev_out[33]~reg0_q ),
	.datab(\dev_out[33]~230_combout ),
	.datac(\Selector129~24_combout ),
	.datad(\dev_out[33]~231_combout ),
	.cin(gnd),
	.combout(\dev_out[33]~232_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[33]~232 .lut_mask = 16'hEEE2;
defparam \dev_out[33]~232 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[33]~233 (
// Equation(s):
// \dev_out[33]~233_combout  = (\dev_out[33]~229_combout ) # ((\dev_out[33]~232_combout  & !\adress[2]~input_o ))

	.dataa(\dev_out[33]~229_combout ),
	.datab(\dev_out[33]~232_combout ),
	.datac(gnd),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\dev_out[33]~233_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[33]~233 .lut_mask = 16'hAAEE;
defparam \dev_out[33]~233 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[33]~22 (
// Equation(s):
// \dev_out[33]~22_combout  = (\adress[3]~input_o  & ((\Selector5~7_combout ))) # (!\adress[3]~input_o  & (\dev_out[33]~233_combout ))

	.dataa(\dev_out[33]~233_combout ),
	.datab(\Selector5~7_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\dev_out[33]~22_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[33]~22 .lut_mask = 16'hCCAA;
defparam \dev_out[33]~22 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector9~1 (
// Equation(s):
// \Selector9~1_combout  = (\adress[3]~input_o  & (\Selector5~2_combout )) # (!\adress[3]~input_o  & ((\Selector5~1_combout )))

	.dataa(\Selector5~2_combout ),
	.datab(\Selector5~1_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\Selector9~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector9~1 .lut_mask = 16'hAACC;
defparam \Selector9~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[33]~538 (
// Equation(s):
// \dev_out[33]~538_combout  = ((!\adress[3]~input_o  & (!\adress[4]~input_o  & !\adress[2]~input_o ))) # (!\adress[5]~input_o )

	.dataa(\adress[3]~input_o ),
	.datab(\adress[4]~input_o ),
	.datac(\adress[2]~input_o ),
	.datad(\adress[5]~input_o ),
	.cin(gnd),
	.combout(\dev_out[33]~538_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[33]~538 .lut_mask = 16'h01FF;
defparam \dev_out[33]~538 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[33]~234 (
// Equation(s):
// \dev_out[33]~234_combout  = (\dev_out[0]~174_combout  & (\Selector1~0_combout  & (!\adress[6]~input_o  & \dev_out[33]~538_combout )))

	.dataa(\dev_out[0]~174_combout ),
	.datab(\Selector1~0_combout ),
	.datac(\adress[6]~input_o ),
	.datad(\dev_out[33]~538_combout ),
	.cin(gnd),
	.combout(\dev_out[33]~234_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[33]~234 .lut_mask = 16'h0800;
defparam \dev_out[33]~234 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[33]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[33]~22_combout ),
	.asdata(\Selector9~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\adress[4]~input_o ),
	.ena(\dev_out[33]~234_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[33]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[33]~reg0 .is_wysiwyg = "true";
defparam \dev_out[33]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[34]~235 (
// Equation(s):
// \dev_out[34]~235_combout  = (\adress[0]~input_o  & ((\adress[1]~input_o  & (\p_data[31]~input_o )) # (!\adress[1]~input_o  & ((\dev_out[34]~reg0_q ))))) # (!\adress[0]~input_o  & (((\dev_out[34]~reg0_q ))))

	.dataa(\p_data[31]~input_o ),
	.datab(\dev_out[34]~reg0_q ),
	.datac(\adress[0]~input_o ),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\dev_out[34]~235_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[34]~235 .lut_mask = 16'hACCC;
defparam \dev_out[34]~235 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[34]~236 (
// Equation(s):
// \dev_out[34]~236_combout  = (\adress[1]~input_o  & ((\adress[0]~input_o  & (\dev_out[34]~reg0_q )) # (!\adress[0]~input_o  & ((\p_data[0]~input_o )))))

	.dataa(\adress[1]~input_o ),
	.datab(\dev_out[34]~reg0_q ),
	.datac(\p_data[0]~input_o ),
	.datad(\adress[0]~input_o ),
	.cin(gnd),
	.combout(\dev_out[34]~236_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[34]~236 .lut_mask = 16'h88A0;
defparam \dev_out[34]~236 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[34]~237 (
// Equation(s):
// \dev_out[34]~237_combout  = (\adress[5]~input_o  & (((\dev_out[74]~204_combout ) # (\dev_out[34]~236_combout )))) # (!\adress[5]~input_o  & (\dev_out[34]~235_combout ))

	.dataa(\dev_out[34]~235_combout ),
	.datab(\adress[5]~input_o ),
	.datac(\dev_out[74]~204_combout ),
	.datad(\dev_out[34]~236_combout ),
	.cin(gnd),
	.combout(\dev_out[34]~237_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[34]~237 .lut_mask = 16'hEEE2;
defparam \dev_out[34]~237 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[34]~238 (
// Equation(s):
// \dev_out[34]~238_combout  = (\adress[2]~input_o  & (\Selector4~48_combout )) # (!\adress[2]~input_o  & ((\dev_out[34]~237_combout )))

	.dataa(\Selector4~48_combout ),
	.datab(\dev_out[34]~237_combout ),
	.datac(gnd),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\dev_out[34]~238_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[34]~238 .lut_mask = 16'hAACC;
defparam \dev_out[34]~238 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[34]~23 (
// Equation(s):
// \dev_out[34]~23_combout  = (\adress[3]~input_o  & ((\Selector4~43_combout ))) # (!\adress[3]~input_o  & (\dev_out[34]~238_combout ))

	.dataa(\dev_out[34]~238_combout ),
	.datab(\Selector4~43_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\dev_out[34]~23_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[34]~23 .lut_mask = 16'hCCAA;
defparam \dev_out[34]~23 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector8~1 (
// Equation(s):
// \Selector8~1_combout  = (\adress[3]~input_o  & (\Selector4~13_combout )) # (!\adress[3]~input_o  & ((\Selector4~30_combout )))

	.dataa(\Selector4~13_combout ),
	.datab(\Selector4~30_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\Selector8~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector8~1 .lut_mask = 16'hAACC;
defparam \Selector8~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[34]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[34]~23_combout ),
	.asdata(\Selector8~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\adress[4]~input_o ),
	.ena(\dev_out[33]~234_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[34]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[34]~reg0 .is_wysiwyg = "true";
defparam \dev_out[34]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[35]~239 (
// Equation(s):
// \dev_out[35]~239_combout  = (\adress[5]~input_o  & (((\Selector129~3_combout  & !\adress[2]~input_o )))) # (!\adress[5]~input_o  & (\Selector129~36_combout  & ((\adress[2]~input_o ))))

	.dataa(\Selector129~36_combout ),
	.datab(\Selector129~3_combout ),
	.datac(\adress[5]~input_o ),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\dev_out[35]~239_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[35]~239 .lut_mask = 16'h0AC0;
defparam \dev_out[35]~239 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[35]~240 (
// Equation(s):
// \dev_out[35]~240_combout  = (\dev_out[35]~239_combout ) # ((\dev_out[35]~reg0_q  & (\adress[5]~input_o  $ (!\adress[2]~input_o ))))

	.dataa(\dev_out[35]~239_combout ),
	.datab(\dev_out[35]~reg0_q ),
	.datac(\adress[5]~input_o ),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\dev_out[35]~240_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[35]~240 .lut_mask = 16'hEAAE;
defparam \dev_out[35]~240 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[35]~24 (
// Equation(s):
// \dev_out[35]~24_combout  = (\adress[3]~input_o  & ((\Selector3~7_combout ))) # (!\adress[3]~input_o  & (\dev_out[35]~240_combout ))

	.dataa(\dev_out[35]~240_combout ),
	.datab(\Selector3~7_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\dev_out[35]~24_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[35]~24 .lut_mask = 16'hCCAA;
defparam \dev_out[35]~24 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector7~1 (
// Equation(s):
// \Selector7~1_combout  = (\adress[3]~input_o  & (\Selector3~1_combout )) # (!\adress[3]~input_o  & ((\Selector3~4_combout )))

	.dataa(\Selector3~1_combout ),
	.datab(\Selector3~4_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\Selector7~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector7~1 .lut_mask = 16'hAACC;
defparam \Selector7~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[33]~539 (
// Equation(s):
// \dev_out[33]~539_combout  = (!\adress[7]~input_o  & (!\adress[8]~input_o  & (!\adress[9]~input_o  & !\adress[6]~input_o )))

	.dataa(\adress[7]~input_o ),
	.datab(\adress[8]~input_o ),
	.datac(\adress[9]~input_o ),
	.datad(\adress[6]~input_o ),
	.cin(gnd),
	.combout(\dev_out[33]~539_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[33]~539 .lut_mask = 16'h0001;
defparam \dev_out[33]~539 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[33]~241 (
// Equation(s):
// \dev_out[33]~241_combout  = (\Selector1~0_combout  & (\dev_out[33]~539_combout  & ((\dev_out[48]~175_combout ) # (!\adress[5]~input_o ))))

	.dataa(\dev_out[48]~175_combout ),
	.datab(\Selector1~0_combout ),
	.datac(\adress[5]~input_o ),
	.datad(\dev_out[33]~539_combout ),
	.cin(gnd),
	.combout(\dev_out[33]~241_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[33]~241 .lut_mask = 16'h8C00;
defparam \dev_out[33]~241 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[35]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[35]~24_combout ),
	.asdata(\Selector7~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\adress[4]~input_o ),
	.ena(\dev_out[33]~241_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[35]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[35]~reg0 .is_wysiwyg = "true";
defparam \dev_out[35]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \Selector6~13 (
// Equation(s):
// \Selector6~13_combout  = (!\adress[2]~input_o  & ((\adress[1]~input_o  & (\Selector129~1_combout )) # (!\adress[1]~input_o  & ((\Selector4~5_combout )))))

	.dataa(\Selector129~1_combout ),
	.datab(\Selector4~5_combout ),
	.datac(\adress[1]~input_o ),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\Selector6~13_combout ),
	.cout());
// synopsys translate_off
defparam \Selector6~13 .lut_mask = 16'h00AC;
defparam \Selector6~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[36]~242 (
// Equation(s):
// \dev_out[36]~242_combout  = (!\adress[5]~input_o  & (((!\adress[0]~input_o  & !\adress[1]~input_o )) # (!\adress[2]~input_o )))

	.dataa(\adress[0]~input_o ),
	.datab(\adress[1]~input_o ),
	.datac(\adress[2]~input_o ),
	.datad(\adress[5]~input_o ),
	.cin(gnd),
	.combout(\dev_out[36]~242_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[36]~242 .lut_mask = 16'h001F;
defparam \dev_out[36]~242 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[36]~243 (
// Equation(s):
// \dev_out[36]~243_combout  = (\dev_out[36]~reg0_q  & ((\dev_out[36]~242_combout ) # ((\adress[5]~input_o  & \Selector6~13_combout )))) # (!\dev_out[36]~reg0_q  & (\adress[5]~input_o  & (\Selector6~13_combout )))

	.dataa(\dev_out[36]~reg0_q ),
	.datab(\adress[5]~input_o ),
	.datac(\Selector6~13_combout ),
	.datad(\dev_out[36]~242_combout ),
	.cin(gnd),
	.combout(\dev_out[36]~243_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[36]~243 .lut_mask = 16'hEAC0;
defparam \dev_out[36]~243 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[36]~244 (
// Equation(s):
// \dev_out[36]~244_combout  = (\adress[0]~input_o  & (\p_data[31]~input_o  & !\adress[1]~input_o ))

	.dataa(\adress[0]~input_o ),
	.datab(\p_data[31]~input_o ),
	.datac(gnd),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\dev_out[36]~244_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[36]~244 .lut_mask = 16'h0088;
defparam \dev_out[36]~244 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[36]~245 (
// Equation(s):
// \dev_out[36]~245_combout  = (!\adress[5]~input_o  & ((\dev_out[36]~244_combout ) # ((\adress[1]~input_o  & \Selector129~33_combout ))))

	.dataa(\dev_out[36]~244_combout ),
	.datab(\adress[1]~input_o ),
	.datac(\Selector129~33_combout ),
	.datad(\adress[5]~input_o ),
	.cin(gnd),
	.combout(\dev_out[36]~245_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[36]~245 .lut_mask = 16'h00EA;
defparam \dev_out[36]~245 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector4~51 (
// Equation(s):
// \Selector4~51_combout  = (\adress[0]~input_o ) # (\adress[1]~input_o )

	.dataa(\adress[0]~input_o ),
	.datab(\adress[1]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector4~51_combout ),
	.cout());
// synopsys translate_off
defparam \Selector4~51 .lut_mask = 16'hEEEE;
defparam \Selector4~51 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[36]~246 (
// Equation(s):
// \dev_out[36]~246_combout  = (\adress[5]~input_o  & ((\Selector4~51_combout  & (\dev_out[36]~reg0_q )) # (!\Selector4~51_combout  & ((\p_data[0]~input_o )))))

	.dataa(\adress[5]~input_o ),
	.datab(\dev_out[36]~reg0_q ),
	.datac(\p_data[0]~input_o ),
	.datad(\Selector4~51_combout ),
	.cin(gnd),
	.combout(\dev_out[36]~246_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[36]~246 .lut_mask = 16'h88A0;
defparam \dev_out[36]~246 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[36]~247 (
// Equation(s):
// \dev_out[36]~247_combout  = (\dev_out[36]~243_combout ) # ((\adress[2]~input_o  & ((\dev_out[36]~245_combout ) # (\dev_out[36]~246_combout ))))

	.dataa(\dev_out[36]~243_combout ),
	.datab(\adress[2]~input_o ),
	.datac(\dev_out[36]~245_combout ),
	.datad(\dev_out[36]~246_combout ),
	.cin(gnd),
	.combout(\dev_out[36]~247_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[36]~247 .lut_mask = 16'hEEEA;
defparam \dev_out[36]~247 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[36]~25 (
// Equation(s):
// \dev_out[36]~25_combout  = (\adress[3]~input_o  & ((\Selector6~11_combout ))) # (!\adress[3]~input_o  & (\dev_out[36]~247_combout ))

	.dataa(\dev_out[36]~247_combout ),
	.datab(\Selector6~11_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\dev_out[36]~25_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[36]~25 .lut_mask = 16'hCCAA;
defparam \dev_out[36]~25 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[36]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[36]~25_combout ),
	.asdata(\Selector6~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\adress[4]~input_o ),
	.ena(\dev_out[33]~241_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[36]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[36]~reg0 .is_wysiwyg = "true";
defparam \dev_out[36]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \Selector4~52 (
// Equation(s):
// \Selector4~52_combout  = (\adress[1]~input_o  & \adress[2]~input_o )

	.dataa(\adress[1]~input_o ),
	.datab(\adress[2]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector4~52_combout ),
	.cout());
// synopsys translate_off
defparam \Selector4~52 .lut_mask = 16'h8888;
defparam \Selector4~52 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[37]~248 (
// Equation(s):
// \dev_out[37]~248_combout  = (!\adress[5]~input_o  & ((\Selector4~52_combout  & (\Selector129~35_combout )) # (!\Selector4~52_combout  & ((\dev_out[37]~reg0_q )))))

	.dataa(\Selector129~35_combout ),
	.datab(\dev_out[37]~reg0_q ),
	.datac(\Selector4~52_combout ),
	.datad(\adress[5]~input_o ),
	.cin(gnd),
	.combout(\dev_out[37]~248_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[37]~248 .lut_mask = 16'h00AC;
defparam \dev_out[37]~248 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector5~12 (
// Equation(s):
// \Selector5~12_combout  = (!\adress[2]~input_o  & ((\adress[1]~input_o  & (\Selector129~2_combout )) # (!\adress[1]~input_o  & ((\Selector129~5_combout )))))

	.dataa(\Selector129~2_combout ),
	.datab(\Selector129~5_combout ),
	.datac(\adress[1]~input_o ),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\Selector5~12_combout ),
	.cout());
// synopsys translate_off
defparam \Selector5~12 .lut_mask = 16'h00AC;
defparam \Selector5~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[37]~249 (
// Equation(s):
// \dev_out[37]~249_combout  = (\adress[2]~input_o  & ((\adress[1]~input_o  & (\dev_out[37]~reg0_q )) # (!\adress[1]~input_o  & ((\Selector129~0_combout )))))

	.dataa(\adress[2]~input_o ),
	.datab(\dev_out[37]~reg0_q ),
	.datac(\Selector129~0_combout ),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\dev_out[37]~249_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[37]~249 .lut_mask = 16'h88A0;
defparam \dev_out[37]~249 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[37]~250 (
// Equation(s):
// \dev_out[37]~250_combout  = (\dev_out[37]~248_combout ) # ((\adress[5]~input_o  & ((\Selector5~12_combout ) # (\dev_out[37]~249_combout ))))

	.dataa(\dev_out[37]~248_combout ),
	.datab(\adress[5]~input_o ),
	.datac(\Selector5~12_combout ),
	.datad(\dev_out[37]~249_combout ),
	.cin(gnd),
	.combout(\dev_out[37]~250_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[37]~250 .lut_mask = 16'hEEEA;
defparam \dev_out[37]~250 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[37]~26 (
// Equation(s):
// \dev_out[37]~26_combout  = (\adress[3]~input_o  & ((\Selector5~10_combout ))) # (!\adress[3]~input_o  & (\dev_out[37]~250_combout ))

	.dataa(\dev_out[37]~250_combout ),
	.datab(\Selector5~10_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\dev_out[37]~26_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[37]~26 .lut_mask = 16'hCCAA;
defparam \dev_out[37]~26 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[37]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[37]~26_combout ),
	.asdata(\Selector5~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\adress[4]~input_o ),
	.ena(\dev_out[33]~241_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[37]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[37]~reg0 .is_wysiwyg = "true";
defparam \dev_out[37]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[38]~251 (
// Equation(s):
// \dev_out[38]~251_combout  = (\adress[5]~input_o  & ((\adress[2]~input_o  & (\dev_out[74]~204_combout )) # (!\adress[2]~input_o  & ((\Selector4~7_combout )))))

	.dataa(\adress[5]~input_o ),
	.datab(\dev_out[74]~204_combout ),
	.datac(\Selector4~7_combout ),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\dev_out[38]~251_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[38]~251 .lut_mask = 16'h88A0;
defparam \dev_out[38]~251 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[38]~252 (
// Equation(s):
// \dev_out[38]~252_combout  = (\adress[0]~input_o  & ((\adress[5]~input_o  & (\dev_out[38]~reg0_q )) # (!\adress[5]~input_o  & ((\p_data[31]~input_o )))))

	.dataa(\adress[0]~input_o ),
	.datab(\dev_out[38]~reg0_q ),
	.datac(\p_data[31]~input_o ),
	.datad(\adress[5]~input_o ),
	.cin(gnd),
	.combout(\dev_out[38]~252_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[38]~252 .lut_mask = 16'h88A0;
defparam \dev_out[38]~252 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[38]~253 (
// Equation(s):
// \dev_out[38]~253_combout  = (\Selector4~52_combout  & ((\dev_out[38]~252_combout ) # ((\adress[5]~input_o  & \Selector18~6_combout ))))

	.dataa(\Selector4~52_combout ),
	.datab(\dev_out[38]~252_combout ),
	.datac(\adress[5]~input_o ),
	.datad(\Selector18~6_combout ),
	.cin(gnd),
	.combout(\dev_out[38]~253_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[38]~253 .lut_mask = 16'hA888;
defparam \dev_out[38]~253 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[38]~254 (
// Equation(s):
// \dev_out[38]~254_combout  = (!\adress[5]~input_o  & (((!\adress[2]~input_o ) # (!\adress[1]~input_o )) # (!\adress[0]~input_o )))

	.dataa(\adress[0]~input_o ),
	.datab(\adress[1]~input_o ),
	.datac(\adress[2]~input_o ),
	.datad(\adress[5]~input_o ),
	.cin(gnd),
	.combout(\dev_out[38]~254_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[38]~254 .lut_mask = 16'h007F;
defparam \dev_out[38]~254 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[38]~255 (
// Equation(s):
// \dev_out[38]~255_combout  = (\dev_out[38]~251_combout ) # ((\dev_out[38]~253_combout ) # ((\dev_out[38]~reg0_q  & \dev_out[38]~254_combout )))

	.dataa(\dev_out[38]~251_combout ),
	.datab(\dev_out[38]~253_combout ),
	.datac(\dev_out[38]~reg0_q ),
	.datad(\dev_out[38]~254_combout ),
	.cin(gnd),
	.combout(\dev_out[38]~255_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[38]~255 .lut_mask = 16'hFEEE;
defparam \dev_out[38]~255 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[38]~27 (
// Equation(s):
// \dev_out[38]~27_combout  = (\adress[3]~input_o  & ((\Selector4~49_combout ))) # (!\adress[3]~input_o  & (\dev_out[38]~255_combout ))

	.dataa(\dev_out[38]~255_combout ),
	.datab(\Selector4~49_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\dev_out[38]~27_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[38]~27 .lut_mask = 16'hCCAA;
defparam \dev_out[38]~27 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[38]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[38]~27_combout ),
	.asdata(\Selector4~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\adress[4]~input_o ),
	.ena(\dev_out[33]~241_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[38]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[38]~reg0 .is_wysiwyg = "true";
defparam \dev_out[38]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[71]~256 (
// Equation(s):
// \dev_out[71]~256_combout  = (\adress[4]~input_o  & (\Selector3~6_combout )) # (!\adress[4]~input_o  & (((\adress[3]~input_o  & \Selector3~8_combout ))))

	.dataa(\Selector3~6_combout ),
	.datab(\adress[3]~input_o ),
	.datac(\Selector3~8_combout ),
	.datad(\adress[4]~input_o ),
	.cin(gnd),
	.combout(\dev_out[71]~256_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[71]~256 .lut_mask = 16'hAAC0;
defparam \dev_out[71]~256 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[103]~257 (
// Equation(s):
// \dev_out[103]~257_combout  = (\adress[5]~input_o  & (\dev_out[48]~175_combout  & (\Selector3~0_combout ))) # (!\adress[5]~input_o  & (((\dev_out[71]~256_combout ))))

	.dataa(\dev_out[48]~175_combout ),
	.datab(\Selector3~0_combout ),
	.datac(\dev_out[71]~256_combout ),
	.datad(\adress[5]~input_o ),
	.cin(gnd),
	.combout(\dev_out[103]~257_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[103]~257 .lut_mask = 16'h88F0;
defparam \dev_out[103]~257 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[39]~258 (
// Equation(s):
// \dev_out[39]~258_combout  = \adress[5]~input_o  $ (((\adress[3]~input_o ) # (\adress[4]~input_o )))

	.dataa(gnd),
	.datab(\adress[3]~input_o ),
	.datac(\adress[4]~input_o ),
	.datad(\adress[5]~input_o ),
	.cin(gnd),
	.combout(\dev_out[39]~258_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[39]~258 .lut_mask = 16'h03FC;
defparam \dev_out[39]~258 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[39]~259 (
// Equation(s):
// \dev_out[39]~259_combout  = (\dev_out[2]~226_combout  & ((\dev_out[103]~257_combout ) # ((\dev_out[39]~reg0_q  & !\dev_out[39]~258_combout )))) # (!\dev_out[2]~226_combout  & (((\dev_out[39]~reg0_q ))))

	.dataa(\dev_out[103]~257_combout ),
	.datab(\dev_out[39]~reg0_q ),
	.datac(\dev_out[2]~226_combout ),
	.datad(\dev_out[39]~258_combout ),
	.cin(gnd),
	.combout(\dev_out[39]~259_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[39]~259 .lut_mask = 16'hACEC;
defparam \dev_out[39]~259 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[39]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[39]~259_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[39]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[39]~reg0 .is_wysiwyg = "true";
defparam \dev_out[39]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[40]~540 (
// Equation(s):
// \dev_out[40]~540_combout  = (\adress[0]~input_o  & (((\dev_out[40]~reg0_q )))) # (!\adress[0]~input_o  & ((\Mux2~290_combout  & (\p_data[0]~input_o )) # (!\Mux2~290_combout  & ((\dev_out[40]~reg0_q )))))

	.dataa(\p_data[0]~input_o ),
	.datab(\adress[0]~input_o ),
	.datac(\dev_out[40]~reg0_q ),
	.datad(\Mux2~290_combout ),
	.cin(gnd),
	.combout(\dev_out[40]~540_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[40]~540 .lut_mask = 16'hE2F0;
defparam \dev_out[40]~540 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[40]~260 (
// Equation(s):
// \dev_out[40]~260_combout  = (!\adress[1]~input_o  & ((\adress[0]~input_o  & (\p_data[31]~input_o )) # (!\adress[0]~input_o  & ((\dev_out[40]~reg0_q )))))

	.dataa(\p_data[31]~input_o ),
	.datab(\dev_out[40]~reg0_q ),
	.datac(\adress[0]~input_o ),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\dev_out[40]~260_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[40]~260 .lut_mask = 16'h00AC;
defparam \dev_out[40]~260 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[40]~261 (
// Equation(s):
// \dev_out[40]~261_combout  = (!\adress[2]~input_o  & ((\dev_out[40]~260_combout ) # ((\adress[1]~input_o  & \Selector129~33_combout ))))

	.dataa(\dev_out[40]~260_combout ),
	.datab(\adress[1]~input_o ),
	.datac(\Selector129~33_combout ),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\dev_out[40]~261_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[40]~261 .lut_mask = 16'h00EA;
defparam \dev_out[40]~261 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[40]~262 (
// Equation(s):
// \dev_out[40]~262_combout  = (\adress[5]~input_o  & (\dev_out[40]~540_combout )) # (!\adress[5]~input_o  & (((\dev_out[72]~227_combout ) # (\dev_out[40]~261_combout ))))

	.dataa(\dev_out[40]~540_combout ),
	.datab(\dev_out[72]~227_combout ),
	.datac(\dev_out[40]~261_combout ),
	.datad(\adress[5]~input_o ),
	.cin(gnd),
	.combout(\dev_out[40]~262_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[40]~262 .lut_mask = 16'hAAFC;
defparam \dev_out[40]~262 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[40]~28 (
// Equation(s):
// \dev_out[40]~28_combout  = (\adress[3]~input_o  & ((\dev_out[40]~262_combout ))) # (!\adress[3]~input_o  & (\Selector6~2_combout ))

	.dataa(\Selector6~2_combout ),
	.datab(\dev_out[40]~262_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\dev_out[40]~28_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[40]~28 .lut_mask = 16'hCCAA;
defparam \dev_out[40]~28 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[40]~263 (
// Equation(s):
// \dev_out[40]~263_combout  = (\adress[5]~input_o  & ((!\adress[4]~input_o ))) # (!\adress[5]~input_o  & ((\adress[3]~input_o ) # (\adress[4]~input_o )))

	.dataa(\adress[3]~input_o ),
	.datab(\adress[5]~input_o ),
	.datac(\adress[4]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dev_out[40]~263_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[40]~263 .lut_mask = 16'h3E3E;
defparam \dev_out[40]~263 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[40]~264 (
// Equation(s):
// \dev_out[40]~264_combout  = (\dev_out[0]~174_combout  & (\Selector1~0_combout  & (!\adress[6]~input_o  & \dev_out[40]~263_combout )))

	.dataa(\dev_out[0]~174_combout ),
	.datab(\Selector1~0_combout ),
	.datac(\adress[6]~input_o ),
	.datad(\dev_out[40]~263_combout ),
	.cin(gnd),
	.combout(\dev_out[40]~264_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[40]~264 .lut_mask = 16'h0800;
defparam \dev_out[40]~264 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[40]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[40]~28_combout ),
	.asdata(\Selector10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\adress[4]~input_o ),
	.ena(\dev_out[40]~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[40]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[40]~reg0 .is_wysiwyg = "true";
defparam \dev_out[40]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[41]~265 (
// Equation(s):
// \dev_out[41]~265_combout  = (\adress[5]~input_o  & ((\Mux2~290_combout  & (\Selector129~0_combout )) # (!\Mux2~290_combout  & ((\dev_out[41]~reg0_q )))))

	.dataa(\adress[5]~input_o ),
	.datab(\Selector129~0_combout ),
	.datac(\dev_out[41]~reg0_q ),
	.datad(\Mux2~290_combout ),
	.cin(gnd),
	.combout(\dev_out[41]~265_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[41]~265 .lut_mask = 16'h88A0;
defparam \dev_out[41]~265 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[41]~266 (
// Equation(s):
// \dev_out[41]~266_combout  = (!\adress[2]~input_o  & ((\dev_out[33]~231_combout ) # ((\dev_out[41]~reg0_q  & !\adress[1]~input_o ))))

	.dataa(\dev_out[33]~231_combout ),
	.datab(\dev_out[41]~reg0_q ),
	.datac(\adress[1]~input_o ),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\dev_out[41]~266_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[41]~266 .lut_mask = 16'h00AE;
defparam \dev_out[41]~266 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[41]~267 (
// Equation(s):
// \dev_out[41]~267_combout  = (\dev_out[41]~265_combout ) # ((!\adress[5]~input_o  & ((\dev_out[33]~229_combout ) # (\dev_out[41]~266_combout ))))

	.dataa(\dev_out[41]~265_combout ),
	.datab(\dev_out[33]~229_combout ),
	.datac(\dev_out[41]~266_combout ),
	.datad(\adress[5]~input_o ),
	.cin(gnd),
	.combout(\dev_out[41]~267_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[41]~267 .lut_mask = 16'hAAFE;
defparam \dev_out[41]~267 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[41]~29 (
// Equation(s):
// \dev_out[41]~29_combout  = (\adress[3]~input_o  & ((\dev_out[41]~267_combout ))) # (!\adress[3]~input_o  & (\Selector5~2_combout ))

	.dataa(\Selector5~2_combout ),
	.datab(\dev_out[41]~267_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\dev_out[41]~29_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[41]~29 .lut_mask = 16'hCCAA;
defparam \dev_out[41]~29 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[41]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[41]~29_combout ),
	.asdata(\Selector9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\adress[4]~input_o ),
	.ena(\dev_out[40]~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[41]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[41]~reg0 .is_wysiwyg = "true";
defparam \dev_out[41]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[42]~268 (
// Equation(s):
// \dev_out[42]~268_combout  = (\adress[1]~input_o  & ((\adress[0]~input_o  & (\dev_out[42]~reg0_q )) # (!\adress[0]~input_o  & ((\p_data[0]~input_o )))))

	.dataa(\adress[1]~input_o ),
	.datab(\dev_out[42]~reg0_q ),
	.datac(\p_data[0]~input_o ),
	.datad(\adress[0]~input_o ),
	.cin(gnd),
	.combout(\dev_out[42]~268_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[42]~268 .lut_mask = 16'h88A0;
defparam \dev_out[42]~268 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[42]~269 (
// Equation(s):
// \dev_out[42]~269_combout  = (\dev_out[42]~268_combout ) # ((\Selector129~1_combout  & !\adress[1]~input_o ))

	.dataa(\dev_out[42]~268_combout ),
	.datab(\Selector129~1_combout ),
	.datac(gnd),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\dev_out[42]~269_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[42]~269 .lut_mask = 16'hAAEE;
defparam \dev_out[42]~269 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[42]~270 (
// Equation(s):
// \dev_out[42]~270_combout  = (\adress[0]~input_o  & ((\adress[1]~input_o  & (\p_data[31]~input_o )) # (!\adress[1]~input_o  & ((\dev_out[42]~reg0_q ))))) # (!\adress[0]~input_o  & (((\dev_out[42]~reg0_q ))))

	.dataa(\p_data[31]~input_o ),
	.datab(\dev_out[42]~reg0_q ),
	.datac(\adress[0]~input_o ),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\dev_out[42]~270_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[42]~270 .lut_mask = 16'hACCC;
defparam \dev_out[42]~270 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[42]~271 (
// Equation(s):
// \dev_out[42]~271_combout  = (\adress[5]~input_o  & (((\adress[2]~input_o )))) # (!\adress[5]~input_o  & ((\adress[2]~input_o  & (\Selector4~48_combout )) # (!\adress[2]~input_o  & ((\dev_out[42]~270_combout )))))

	.dataa(\adress[5]~input_o ),
	.datab(\Selector4~48_combout ),
	.datac(\adress[2]~input_o ),
	.datad(\dev_out[42]~270_combout ),
	.cin(gnd),
	.combout(\dev_out[42]~271_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[42]~271 .lut_mask = 16'hE5E0;
defparam \dev_out[42]~271 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[42]~272 (
// Equation(s):
// \dev_out[42]~272_combout  = (\adress[5]~input_o  & ((\dev_out[42]~271_combout  & ((\dev_out[42]~reg0_q ))) # (!\dev_out[42]~271_combout  & (\dev_out[42]~269_combout )))) # (!\adress[5]~input_o  & (((\dev_out[42]~271_combout ))))

	.dataa(\dev_out[42]~269_combout ),
	.datab(\adress[5]~input_o ),
	.datac(\dev_out[42]~271_combout ),
	.datad(\dev_out[42]~reg0_q ),
	.cin(gnd),
	.combout(\dev_out[42]~272_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[42]~272 .lut_mask = 16'hF838;
defparam \dev_out[42]~272 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[42]~30 (
// Equation(s):
// \dev_out[42]~30_combout  = (\adress[3]~input_o  & ((\dev_out[42]~272_combout ))) # (!\adress[3]~input_o  & (\Selector4~13_combout ))

	.dataa(\Selector4~13_combout ),
	.datab(\dev_out[42]~272_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\dev_out[42]~30_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[42]~30 .lut_mask = 16'hCCAA;
defparam \dev_out[42]~30 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[42]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[42]~30_combout ),
	.asdata(\Selector8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\adress[4]~input_o ),
	.ena(\dev_out[40]~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[42]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[42]~reg0 .is_wysiwyg = "true";
defparam \dev_out[42]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[43]~273 (
// Equation(s):
// \dev_out[43]~273_combout  = (\dev_out[35]~239_combout ) # ((\dev_out[43]~reg0_q  & (\adress[5]~input_o  $ (!\adress[2]~input_o ))))

	.dataa(\dev_out[35]~239_combout ),
	.datab(\dev_out[43]~reg0_q ),
	.datac(\adress[5]~input_o ),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\dev_out[43]~273_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[43]~273 .lut_mask = 16'hEAAE;
defparam \dev_out[43]~273 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[43]~31 (
// Equation(s):
// \dev_out[43]~31_combout  = (\adress[3]~input_o  & ((\dev_out[43]~273_combout ))) # (!\adress[3]~input_o  & (\Selector3~1_combout ))

	.dataa(\Selector3~1_combout ),
	.datab(\dev_out[43]~273_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\dev_out[43]~31_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[43]~31 .lut_mask = 16'hCCAA;
defparam \dev_out[43]~31 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[43]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[43]~31_combout ),
	.asdata(\Selector7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\adress[4]~input_o ),
	.ena(\dev_out[40]~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[43]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[43]~reg0 .is_wysiwyg = "true";
defparam \dev_out[43]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[44]~274 (
// Equation(s):
// \dev_out[44]~274_combout  = (!\adress[1]~input_o  & ((\adress[0]~input_o  & (\p_data[31]~input_o )) # (!\adress[0]~input_o  & ((\dev_out[44]~reg0_q )))))

	.dataa(\p_data[31]~input_o ),
	.datab(\dev_out[44]~reg0_q ),
	.datac(\adress[0]~input_o ),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\dev_out[44]~274_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[44]~274 .lut_mask = 16'h00AC;
defparam \dev_out[44]~274 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[44]~275 (
// Equation(s):
// \dev_out[44]~275_combout  = (!\adress[5]~input_o  & ((\dev_out[44]~274_combout ) # ((\adress[1]~input_o  & \Selector129~33_combout ))))

	.dataa(\dev_out[44]~274_combout ),
	.datab(\adress[1]~input_o ),
	.datac(\Selector129~33_combout ),
	.datad(\adress[5]~input_o ),
	.cin(gnd),
	.combout(\dev_out[44]~275_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[44]~275 .lut_mask = 16'h00EA;
defparam \dev_out[44]~275 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[44]~276 (
// Equation(s):
// \dev_out[44]~276_combout  = (\adress[5]~input_o  & ((\Selector4~51_combout  & (\dev_out[44]~reg0_q )) # (!\Selector4~51_combout  & ((\p_data[0]~input_o )))))

	.dataa(\adress[5]~input_o ),
	.datab(\dev_out[44]~reg0_q ),
	.datac(\p_data[0]~input_o ),
	.datad(\Selector4~51_combout ),
	.cin(gnd),
	.combout(\dev_out[44]~276_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[44]~276 .lut_mask = 16'h88A0;
defparam \dev_out[44]~276 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[44]~277 (
// Equation(s):
// \dev_out[44]~277_combout  = (\adress[2]~input_o  & (((\dev_out[44]~275_combout ) # (\dev_out[44]~276_combout )))) # (!\adress[2]~input_o  & (\Selector4~6_combout ))

	.dataa(\Selector4~6_combout ),
	.datab(\adress[2]~input_o ),
	.datac(\dev_out[44]~275_combout ),
	.datad(\dev_out[44]~276_combout ),
	.cin(gnd),
	.combout(\dev_out[44]~277_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[44]~277 .lut_mask = 16'hEEE2;
defparam \dev_out[44]~277 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[44]~32 (
// Equation(s):
// \dev_out[44]~32_combout  = (\adress[3]~input_o  & ((\dev_out[44]~277_combout ))) # (!\adress[3]~input_o  & (\Selector6~0_combout ))

	.dataa(\Selector6~0_combout ),
	.datab(\dev_out[44]~277_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\dev_out[44]~32_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[44]~32 .lut_mask = 16'hCCAA;
defparam \dev_out[44]~32 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[44]~541 (
// Equation(s):
// \dev_out[44]~541_combout  = (\adress[5]~input_o  & (((!\adress[4]~input_o )))) # (!\adress[5]~input_o  & ((\adress[4]~input_o ) # ((\adress[3]~input_o  & \adress[2]~input_o ))))

	.dataa(\adress[3]~input_o ),
	.datab(\adress[2]~input_o ),
	.datac(\adress[5]~input_o ),
	.datad(\adress[4]~input_o ),
	.cin(gnd),
	.combout(\dev_out[44]~541_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[44]~541 .lut_mask = 16'h0FF8;
defparam \dev_out[44]~541 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[44]~278 (
// Equation(s):
// \dev_out[44]~278_combout  = (\dev_out[0]~174_combout  & (\Selector1~0_combout  & (!\adress[6]~input_o  & \dev_out[44]~541_combout )))

	.dataa(\dev_out[0]~174_combout ),
	.datab(\Selector1~0_combout ),
	.datac(\adress[6]~input_o ),
	.datad(\dev_out[44]~541_combout ),
	.cin(gnd),
	.combout(\dev_out[44]~278_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[44]~278 .lut_mask = 16'h0800;
defparam \dev_out[44]~278 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[44]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[44]~32_combout ),
	.asdata(\Selector6~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\adress[4]~input_o ),
	.ena(\dev_out[44]~278_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[44]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[44]~reg0 .is_wysiwyg = "true";
defparam \dev_out[44]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[45]~542 (
// Equation(s):
// \dev_out[45]~542_combout  = (\adress[5]~input_o  & (!\adress[1]~input_o  & (\Selector129~0_combout ))) # (!\adress[5]~input_o  & (\adress[1]~input_o  & ((\Selector129~35_combout ))))

	.dataa(\adress[5]~input_o ),
	.datab(\adress[1]~input_o ),
	.datac(\Selector129~0_combout ),
	.datad(\Selector129~35_combout ),
	.cin(gnd),
	.combout(\dev_out[45]~542_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[45]~542 .lut_mask = 16'h6420;
defparam \dev_out[45]~542 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[45]~279 (
// Equation(s):
// \dev_out[45]~279_combout  = (\dev_out[45]~reg0_q  & (\adress[5]~input_o  $ (!\adress[1]~input_o )))

	.dataa(\dev_out[45]~reg0_q ),
	.datab(\adress[5]~input_o ),
	.datac(\adress[1]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dev_out[45]~279_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[45]~279 .lut_mask = 16'h8282;
defparam \dev_out[45]~279 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[45]~280 (
// Equation(s):
// \dev_out[45]~280_combout  = (\Selector5~12_combout ) # ((\adress[2]~input_o  & ((\dev_out[45]~542_combout ) # (\dev_out[45]~279_combout ))))

	.dataa(\Selector5~12_combout ),
	.datab(\adress[2]~input_o ),
	.datac(\dev_out[45]~542_combout ),
	.datad(\dev_out[45]~279_combout ),
	.cin(gnd),
	.combout(\dev_out[45]~280_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[45]~280 .lut_mask = 16'hEEEA;
defparam \dev_out[45]~280 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[45]~33 (
// Equation(s):
// \dev_out[45]~33_combout  = (\adress[3]~input_o  & ((\dev_out[45]~280_combout ))) # (!\adress[3]~input_o  & (\Selector5~0_combout ))

	.dataa(\Selector5~0_combout ),
	.datab(\dev_out[45]~280_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\dev_out[45]~33_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[45]~33 .lut_mask = 16'hCCAA;
defparam \dev_out[45]~33 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[45]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[45]~33_combout ),
	.asdata(\Selector5~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\adress[4]~input_o ),
	.ena(\dev_out[44]~278_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[45]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[45]~reg0 .is_wysiwyg = "true";
defparam \dev_out[45]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[46]~281 (
// Equation(s):
// \dev_out[46]~281_combout  = (\adress[0]~input_o  & ((\adress[1]~input_o  & (\p_data[31]~input_o )) # (!\adress[1]~input_o  & ((\dev_out[46]~reg0_q ))))) # (!\adress[0]~input_o  & (((\dev_out[46]~reg0_q ))))

	.dataa(\p_data[31]~input_o ),
	.datab(\dev_out[46]~reg0_q ),
	.datac(\adress[0]~input_o ),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\dev_out[46]~281_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[46]~281 .lut_mask = 16'hACCC;
defparam \dev_out[46]~281 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[46]~282 (
// Equation(s):
// \dev_out[46]~282_combout  = (\adress[1]~input_o  & ((\adress[0]~input_o  & (\dev_out[46]~reg0_q )) # (!\adress[0]~input_o  & ((\p_data[0]~input_o )))))

	.dataa(\adress[1]~input_o ),
	.datab(\dev_out[46]~reg0_q ),
	.datac(\p_data[0]~input_o ),
	.datad(\adress[0]~input_o ),
	.cin(gnd),
	.combout(\dev_out[46]~282_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[46]~282 .lut_mask = 16'h88A0;
defparam \dev_out[46]~282 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[46]~283 (
// Equation(s):
// \dev_out[46]~283_combout  = (\adress[5]~input_o  & (((\dev_out[74]~204_combout ) # (\dev_out[46]~282_combout )))) # (!\adress[5]~input_o  & (\dev_out[46]~281_combout ))

	.dataa(\dev_out[46]~281_combout ),
	.datab(\adress[5]~input_o ),
	.datac(\dev_out[74]~204_combout ),
	.datad(\dev_out[46]~282_combout ),
	.cin(gnd),
	.combout(\dev_out[46]~283_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[46]~283 .lut_mask = 16'hEEE2;
defparam \dev_out[46]~283 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[46]~284 (
// Equation(s):
// \dev_out[46]~284_combout  = (\adress[2]~input_o  & (\dev_out[46]~283_combout )) # (!\adress[2]~input_o  & ((\Selector4~7_combout )))

	.dataa(\dev_out[46]~283_combout ),
	.datab(\Selector4~7_combout ),
	.datac(gnd),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\dev_out[46]~284_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[46]~284 .lut_mask = 16'hAACC;
defparam \dev_out[46]~284 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[46]~34 (
// Equation(s):
// \dev_out[46]~34_combout  = (\adress[3]~input_o  & ((\dev_out[46]~284_combout ))) # (!\adress[3]~input_o  & (\Selector4~23_combout ))

	.dataa(\Selector4~23_combout ),
	.datab(\dev_out[46]~284_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\dev_out[46]~34_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[46]~34 .lut_mask = 16'hCCAA;
defparam \dev_out[46]~34 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[46]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[46]~34_combout ),
	.asdata(\Selector4~50_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\adress[4]~input_o ),
	.ena(\dev_out[44]~278_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[46]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[46]~reg0 .is_wysiwyg = "true";
defparam \dev_out[46]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[111]~285 (
// Equation(s):
// \dev_out[111]~285_combout  = (\adress[5]~input_o  & (\Selector3~3_combout )) # (!\adress[5]~input_o  & ((\Selector3~9_combout )))

	.dataa(\Selector3~3_combout ),
	.datab(\Selector3~9_combout ),
	.datac(gnd),
	.datad(\adress[5]~input_o ),
	.cin(gnd),
	.combout(\dev_out[111]~285_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[111]~285 .lut_mask = 16'hAACC;
defparam \dev_out[111]~285 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[40]~286 (
// Equation(s):
// \dev_out[40]~286_combout  = \adress[5]~input_o  $ (\adress[4]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\adress[5]~input_o ),
	.datad(\adress[4]~input_o ),
	.cin(gnd),
	.combout(\dev_out[40]~286_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[40]~286 .lut_mask = 16'h0FF0;
defparam \dev_out[40]~286 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[47]~287 (
// Equation(s):
// \dev_out[47]~287_combout  = (\dev_out[2]~226_combout  & ((\dev_out[40]~286_combout  & (\dev_out[111]~285_combout )) # (!\dev_out[40]~286_combout  & ((\dev_out[47]~reg0_q ))))) # (!\dev_out[2]~226_combout  & (((\dev_out[47]~reg0_q ))))

	.dataa(\dev_out[111]~285_combout ),
	.datab(\dev_out[47]~reg0_q ),
	.datac(\dev_out[2]~226_combout ),
	.datad(\dev_out[40]~286_combout ),
	.cin(gnd),
	.combout(\dev_out[47]~287_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[47]~287 .lut_mask = 16'hACCC;
defparam \dev_out[47]~287 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[47]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[47]~287_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[47]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[47]~reg0 .is_wysiwyg = "true";
defparam \dev_out[47]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[48]~288 (
// Equation(s):
// \dev_out[48]~288_combout  = (!\adress[1]~input_o  & ((\adress[0]~input_o  & (\p_data[31]~input_o )) # (!\adress[0]~input_o  & ((\dev_out[48]~reg0_q )))))

	.dataa(\p_data[31]~input_o ),
	.datab(\dev_out[48]~reg0_q ),
	.datac(\adress[0]~input_o ),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\dev_out[48]~288_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[48]~288 .lut_mask = 16'h00AC;
defparam \dev_out[48]~288 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[48]~289 (
// Equation(s):
// \dev_out[48]~289_combout  = (!\adress[5]~input_o  & ((\dev_out[48]~288_combout ) # ((\adress[1]~input_o  & \Selector129~33_combout ))))

	.dataa(\dev_out[48]~288_combout ),
	.datab(\adress[1]~input_o ),
	.datac(\Selector129~33_combout ),
	.datad(\adress[5]~input_o ),
	.cin(gnd),
	.combout(\dev_out[48]~289_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[48]~289 .lut_mask = 16'h00EA;
defparam \dev_out[48]~289 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[48]~290 (
// Equation(s):
// \dev_out[48]~290_combout  = (\adress[5]~input_o  & ((\Selector4~51_combout  & (\dev_out[48]~reg0_q )) # (!\Selector4~51_combout  & ((\p_data[0]~input_o )))))

	.dataa(\adress[5]~input_o ),
	.datab(\dev_out[48]~reg0_q ),
	.datac(\p_data[0]~input_o ),
	.datad(\Selector4~51_combout ),
	.cin(gnd),
	.combout(\dev_out[48]~290_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[48]~290 .lut_mask = 16'h88A0;
defparam \dev_out[48]~290 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[48]~291 (
// Equation(s):
// \dev_out[48]~291_combout  = (\dev_out[72]~227_combout ) # ((!\adress[2]~input_o  & ((\dev_out[48]~289_combout ) # (\dev_out[48]~290_combout ))))

	.dataa(\dev_out[72]~227_combout ),
	.datab(\dev_out[48]~289_combout ),
	.datac(\dev_out[48]~290_combout ),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\dev_out[48]~291_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[48]~291 .lut_mask = 16'hAAFE;
defparam \dev_out[48]~291 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[48]~35 (
// Equation(s):
// \dev_out[48]~35_combout  = (\adress[3]~input_o  & ((\Selector6~7_combout ))) # (!\adress[3]~input_o  & (\dev_out[48]~291_combout ))

	.dataa(\dev_out[48]~291_combout ),
	.datab(\Selector6~7_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\dev_out[48]~35_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[48]~35 .lut_mask = 16'hCCAA;
defparam \dev_out[48]~35 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[48]~543 (
// Equation(s):
// \dev_out[48]~543_combout  = (\adress[5]~input_o  & (((!\adress[3]~input_o  & !\adress[2]~input_o )) # (!\adress[4]~input_o ))) # (!\adress[5]~input_o  & (((\adress[4]~input_o ))))

	.dataa(\adress[3]~input_o ),
	.datab(\adress[2]~input_o ),
	.datac(\adress[5]~input_o ),
	.datad(\adress[4]~input_o ),
	.cin(gnd),
	.combout(\dev_out[48]~543_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[48]~543 .lut_mask = 16'h1FF0;
defparam \dev_out[48]~543 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[48]~292 (
// Equation(s):
// \dev_out[48]~292_combout  = (\dev_out[0]~174_combout  & (\Selector1~0_combout  & (!\adress[6]~input_o  & \dev_out[48]~543_combout )))

	.dataa(\dev_out[0]~174_combout ),
	.datab(\Selector1~0_combout ),
	.datac(\adress[6]~input_o ),
	.datad(\dev_out[48]~543_combout ),
	.cin(gnd),
	.combout(\dev_out[48]~292_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[48]~292 .lut_mask = 16'h0800;
defparam \dev_out[48]~292 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[48]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[48]~35_combout ),
	.asdata(\Selector10~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\adress[4]~input_o ),
	.ena(\dev_out[48]~292_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[48]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[48]~reg0 .is_wysiwyg = "true";
defparam \dev_out[48]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[49]~293 (
// Equation(s):
// \dev_out[49]~293_combout  = (\dev_out[49]~reg0_q  & (\adress[5]~input_o  $ (!\adress[1]~input_o )))

	.dataa(\dev_out[49]~reg0_q ),
	.datab(\adress[5]~input_o ),
	.datac(\adress[1]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dev_out[49]~293_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[49]~293 .lut_mask = 16'h8282;
defparam \dev_out[49]~293 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[49]~294 (
// Equation(s):
// \dev_out[49]~294_combout  = (\dev_out[33]~229_combout ) # ((!\adress[2]~input_o  & ((\dev_out[45]~542_combout ) # (\dev_out[49]~293_combout ))))

	.dataa(\dev_out[33]~229_combout ),
	.datab(\dev_out[45]~542_combout ),
	.datac(\dev_out[49]~293_combout ),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\dev_out[49]~294_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[49]~294 .lut_mask = 16'hAAFE;
defparam \dev_out[49]~294 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[49]~36 (
// Equation(s):
// \dev_out[49]~36_combout  = (\adress[3]~input_o  & ((\Selector5~7_combout ))) # (!\adress[3]~input_o  & (\dev_out[49]~294_combout ))

	.dataa(\dev_out[49]~294_combout ),
	.datab(\Selector5~7_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\dev_out[49]~36_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[49]~36 .lut_mask = 16'hCCAA;
defparam \dev_out[49]~36 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[49]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[49]~36_combout ),
	.asdata(\Selector9~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\adress[4]~input_o ),
	.ena(\dev_out[48]~292_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[49]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[49]~reg0 .is_wysiwyg = "true";
defparam \dev_out[49]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[50]~295 (
// Equation(s):
// \dev_out[50]~295_combout  = (\adress[0]~input_o  & ((\adress[1]~input_o  & (\p_data[31]~input_o )) # (!\adress[1]~input_o  & ((\dev_out[50]~reg0_q ))))) # (!\adress[0]~input_o  & (((\dev_out[50]~reg0_q ))))

	.dataa(\p_data[31]~input_o ),
	.datab(\dev_out[50]~reg0_q ),
	.datac(\adress[0]~input_o ),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\dev_out[50]~295_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[50]~295 .lut_mask = 16'hACCC;
defparam \dev_out[50]~295 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[50]~296 (
// Equation(s):
// \dev_out[50]~296_combout  = (\adress[1]~input_o  & ((\adress[0]~input_o  & (\dev_out[50]~reg0_q )) # (!\adress[0]~input_o  & ((\p_data[0]~input_o )))))

	.dataa(\adress[1]~input_o ),
	.datab(\dev_out[50]~reg0_q ),
	.datac(\p_data[0]~input_o ),
	.datad(\adress[0]~input_o ),
	.cin(gnd),
	.combout(\dev_out[50]~296_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[50]~296 .lut_mask = 16'h88A0;
defparam \dev_out[50]~296 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[50]~297 (
// Equation(s):
// \dev_out[50]~297_combout  = (\adress[5]~input_o  & (((\dev_out[74]~204_combout ) # (\dev_out[50]~296_combout )))) # (!\adress[5]~input_o  & (\dev_out[50]~295_combout ))

	.dataa(\dev_out[50]~295_combout ),
	.datab(\adress[5]~input_o ),
	.datac(\dev_out[74]~204_combout ),
	.datad(\dev_out[50]~296_combout ),
	.cin(gnd),
	.combout(\dev_out[50]~297_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[50]~297 .lut_mask = 16'hEEE2;
defparam \dev_out[50]~297 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[50]~298 (
// Equation(s):
// \dev_out[50]~298_combout  = (\adress[2]~input_o  & (\Selector4~48_combout )) # (!\adress[2]~input_o  & ((\dev_out[50]~297_combout )))

	.dataa(\Selector4~48_combout ),
	.datab(\dev_out[50]~297_combout ),
	.datac(gnd),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\dev_out[50]~298_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[50]~298 .lut_mask = 16'hAACC;
defparam \dev_out[50]~298 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[50]~37 (
// Equation(s):
// \dev_out[50]~37_combout  = (\adress[3]~input_o  & ((\Selector4~43_combout ))) # (!\adress[3]~input_o  & (\dev_out[50]~298_combout ))

	.dataa(\dev_out[50]~298_combout ),
	.datab(\Selector4~43_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\dev_out[50]~37_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[50]~37 .lut_mask = 16'hCCAA;
defparam \dev_out[50]~37 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[50]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[50]~37_combout ),
	.asdata(\Selector8~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\adress[4]~input_o ),
	.ena(\dev_out[48]~292_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[50]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[50]~reg0 .is_wysiwyg = "true";
defparam \dev_out[50]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[51]~299 (
// Equation(s):
// \dev_out[51]~299_combout  = (\dev_out[35]~239_combout ) # ((\dev_out[51]~reg0_q  & (\adress[5]~input_o  $ (!\adress[2]~input_o ))))

	.dataa(\dev_out[35]~239_combout ),
	.datab(\dev_out[51]~reg0_q ),
	.datac(\adress[5]~input_o ),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\dev_out[51]~299_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[51]~299 .lut_mask = 16'hEAAE;
defparam \dev_out[51]~299 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[51]~38 (
// Equation(s):
// \dev_out[51]~38_combout  = (\adress[3]~input_o  & ((\Selector3~7_combout ))) # (!\adress[3]~input_o  & (\dev_out[51]~299_combout ))

	.dataa(\dev_out[51]~299_combout ),
	.datab(\Selector3~7_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\dev_out[51]~38_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[51]~38 .lut_mask = 16'hCCAA;
defparam \dev_out[51]~38 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[48]~300 (
// Equation(s):
// \dev_out[48]~300_combout  = (\adress[5]~input_o  & ((!\adress[3]~input_o ) # (!\adress[4]~input_o ))) # (!\adress[5]~input_o  & (\adress[4]~input_o ))

	.dataa(\adress[5]~input_o ),
	.datab(\adress[4]~input_o ),
	.datac(\adress[3]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dev_out[48]~300_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[48]~300 .lut_mask = 16'h6E6E;
defparam \dev_out[48]~300 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[48]~301 (
// Equation(s):
// \dev_out[48]~301_combout  = (\dev_out[0]~174_combout  & (\Selector1~0_combout  & (!\adress[6]~input_o  & \dev_out[48]~300_combout )))

	.dataa(\dev_out[0]~174_combout ),
	.datab(\Selector1~0_combout ),
	.datac(\adress[6]~input_o ),
	.datad(\dev_out[48]~300_combout ),
	.cin(gnd),
	.combout(\dev_out[48]~301_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[48]~301 .lut_mask = 16'h0800;
defparam \dev_out[48]~301 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[51]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[51]~38_combout ),
	.asdata(\Selector7~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\adress[4]~input_o ),
	.ena(\dev_out[48]~301_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[51]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[51]~reg0 .is_wysiwyg = "true";
defparam \dev_out[51]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[52]~302 (
// Equation(s):
// \dev_out[52]~302_combout  = (\dev_out[52]~reg0_q  & ((\dev_out[36]~242_combout ) # ((\adress[5]~input_o  & \Selector6~13_combout )))) # (!\dev_out[52]~reg0_q  & (\adress[5]~input_o  & (\Selector6~13_combout )))

	.dataa(\dev_out[52]~reg0_q ),
	.datab(\adress[5]~input_o ),
	.datac(\Selector6~13_combout ),
	.datad(\dev_out[36]~242_combout ),
	.cin(gnd),
	.combout(\dev_out[52]~302_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[52]~302 .lut_mask = 16'hEAC0;
defparam \dev_out[52]~302 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[52]~303 (
// Equation(s):
// \dev_out[52]~303_combout  = (\adress[5]~input_o  & ((\Selector4~51_combout  & (\dev_out[52]~reg0_q )) # (!\Selector4~51_combout  & ((\p_data[0]~input_o )))))

	.dataa(\adress[5]~input_o ),
	.datab(\dev_out[52]~reg0_q ),
	.datac(\p_data[0]~input_o ),
	.datad(\Selector4~51_combout ),
	.cin(gnd),
	.combout(\dev_out[52]~303_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[52]~303 .lut_mask = 16'h88A0;
defparam \dev_out[52]~303 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[52]~304 (
// Equation(s):
// \dev_out[52]~304_combout  = (\dev_out[52]~302_combout ) # ((\adress[2]~input_o  & ((\dev_out[36]~245_combout ) # (\dev_out[52]~303_combout ))))

	.dataa(\dev_out[52]~302_combout ),
	.datab(\adress[2]~input_o ),
	.datac(\dev_out[36]~245_combout ),
	.datad(\dev_out[52]~303_combout ),
	.cin(gnd),
	.combout(\dev_out[52]~304_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[52]~304 .lut_mask = 16'hEEEA;
defparam \dev_out[52]~304 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[52]~39 (
// Equation(s):
// \dev_out[52]~39_combout  = (\adress[3]~input_o  & ((\Selector6~11_combout ))) # (!\adress[3]~input_o  & (\dev_out[52]~304_combout ))

	.dataa(\dev_out[52]~304_combout ),
	.datab(\Selector6~11_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\dev_out[52]~39_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[52]~39 .lut_mask = 16'hCCAA;
defparam \dev_out[52]~39 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[52]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[52]~39_combout ),
	.asdata(\Selector6~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\adress[4]~input_o ),
	.ena(\dev_out[48]~301_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[52]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[52]~reg0 .is_wysiwyg = "true";
defparam \dev_out[52]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[53]~305 (
// Equation(s):
// \dev_out[53]~305_combout  = (!\adress[5]~input_o  & ((\Selector4~52_combout  & (\Selector129~35_combout )) # (!\Selector4~52_combout  & ((\dev_out[53]~reg0_q )))))

	.dataa(\Selector129~35_combout ),
	.datab(\dev_out[53]~reg0_q ),
	.datac(\Selector4~52_combout ),
	.datad(\adress[5]~input_o ),
	.cin(gnd),
	.combout(\dev_out[53]~305_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[53]~305 .lut_mask = 16'h00AC;
defparam \dev_out[53]~305 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[53]~306 (
// Equation(s):
// \dev_out[53]~306_combout  = (\adress[2]~input_o  & ((\adress[1]~input_o  & (\dev_out[53]~reg0_q )) # (!\adress[1]~input_o  & ((\Selector129~0_combout )))))

	.dataa(\adress[2]~input_o ),
	.datab(\dev_out[53]~reg0_q ),
	.datac(\Selector129~0_combout ),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\dev_out[53]~306_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[53]~306 .lut_mask = 16'h88A0;
defparam \dev_out[53]~306 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[53]~307 (
// Equation(s):
// \dev_out[53]~307_combout  = (\dev_out[53]~305_combout ) # ((\adress[5]~input_o  & ((\Selector5~12_combout ) # (\dev_out[53]~306_combout ))))

	.dataa(\dev_out[53]~305_combout ),
	.datab(\adress[5]~input_o ),
	.datac(\Selector5~12_combout ),
	.datad(\dev_out[53]~306_combout ),
	.cin(gnd),
	.combout(\dev_out[53]~307_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[53]~307 .lut_mask = 16'hEEEA;
defparam \dev_out[53]~307 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[53]~40 (
// Equation(s):
// \dev_out[53]~40_combout  = (\adress[3]~input_o  & ((\Selector5~10_combout ))) # (!\adress[3]~input_o  & (\dev_out[53]~307_combout ))

	.dataa(\dev_out[53]~307_combout ),
	.datab(\Selector5~10_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\dev_out[53]~40_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[53]~40 .lut_mask = 16'hCCAA;
defparam \dev_out[53]~40 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[53]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[53]~40_combout ),
	.asdata(\Selector5~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\adress[4]~input_o ),
	.ena(\dev_out[48]~301_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[53]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[53]~reg0 .is_wysiwyg = "true";
defparam \dev_out[53]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[54]~308 (
// Equation(s):
// \dev_out[54]~308_combout  = (\adress[0]~input_o  & ((\adress[5]~input_o  & (\dev_out[54]~reg0_q )) # (!\adress[5]~input_o  & ((\p_data[31]~input_o )))))

	.dataa(\adress[0]~input_o ),
	.datab(\dev_out[54]~reg0_q ),
	.datac(\p_data[31]~input_o ),
	.datad(\adress[5]~input_o ),
	.cin(gnd),
	.combout(\dev_out[54]~308_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[54]~308 .lut_mask = 16'h88A0;
defparam \dev_out[54]~308 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[54]~309 (
// Equation(s):
// \dev_out[54]~309_combout  = (\Selector4~52_combout  & ((\dev_out[54]~308_combout ) # ((\adress[5]~input_o  & \Selector18~6_combout ))))

	.dataa(\Selector4~52_combout ),
	.datab(\dev_out[54]~308_combout ),
	.datac(\adress[5]~input_o ),
	.datad(\Selector18~6_combout ),
	.cin(gnd),
	.combout(\dev_out[54]~309_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[54]~309 .lut_mask = 16'hA888;
defparam \dev_out[54]~309 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[54]~310 (
// Equation(s):
// \dev_out[54]~310_combout  = (\dev_out[38]~251_combout ) # ((\dev_out[54]~309_combout ) # ((\dev_out[54]~reg0_q  & \dev_out[38]~254_combout )))

	.dataa(\dev_out[38]~251_combout ),
	.datab(\dev_out[54]~309_combout ),
	.datac(\dev_out[54]~reg0_q ),
	.datad(\dev_out[38]~254_combout ),
	.cin(gnd),
	.combout(\dev_out[54]~310_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[54]~310 .lut_mask = 16'hFEEE;
defparam \dev_out[54]~310 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[54]~41 (
// Equation(s):
// \dev_out[54]~41_combout  = (\adress[3]~input_o  & ((\Selector4~49_combout ))) # (!\adress[3]~input_o  & (\dev_out[54]~310_combout ))

	.dataa(\dev_out[54]~310_combout ),
	.datab(\Selector4~49_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\dev_out[54]~41_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[54]~41 .lut_mask = 16'hCCAA;
defparam \dev_out[54]~41 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[54]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[54]~41_combout ),
	.asdata(\Selector4~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\adress[4]~input_o ),
	.ena(\dev_out[48]~301_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[54]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[54]~reg0 .is_wysiwyg = "true";
defparam \dev_out[54]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[87]~311 (
// Equation(s):
// \dev_out[87]~311_combout  = (\adress[4]~input_o  & (((\Selector3~0_combout  & !\adress[3]~input_o )))) # (!\adress[4]~input_o  & (\Selector3~6_combout ))

	.dataa(\Selector3~6_combout ),
	.datab(\Selector3~0_combout ),
	.datac(\adress[4]~input_o ),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\dev_out[87]~311_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[87]~311 .lut_mask = 16'h0ACA;
defparam \dev_out[87]~311 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[119]~312 (
// Equation(s):
// \dev_out[119]~312_combout  = (\adress[5]~input_o  & (\dev_out[87]~311_combout )) # (!\adress[5]~input_o  & (((\Selector4~4_combout  & \Selector3~8_combout ))))

	.dataa(\dev_out[87]~311_combout ),
	.datab(\Selector4~4_combout ),
	.datac(\Selector3~8_combout ),
	.datad(\adress[5]~input_o ),
	.cin(gnd),
	.combout(\dev_out[119]~312_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[119]~312 .lut_mask = 16'hAAC0;
defparam \dev_out[119]~312 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[55]~313 (
// Equation(s):
// \dev_out[55]~313_combout  = \adress[5]~input_o  $ (((!\adress[4]~input_o ) # (!\adress[3]~input_o )))

	.dataa(\adress[3]~input_o ),
	.datab(\adress[4]~input_o ),
	.datac(\adress[5]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dev_out[55]~313_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[55]~313 .lut_mask = 16'h8787;
defparam \dev_out[55]~313 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[55]~314 (
// Equation(s):
// \dev_out[55]~314_combout  = (\dev_out[2]~226_combout  & ((\dev_out[119]~312_combout ) # ((\dev_out[55]~reg0_q  & \dev_out[55]~313_combout )))) # (!\dev_out[2]~226_combout  & (\dev_out[55]~reg0_q ))

	.dataa(\dev_out[55]~reg0_q ),
	.datab(\dev_out[119]~312_combout ),
	.datac(\dev_out[2]~226_combout ),
	.datad(\dev_out[55]~313_combout ),
	.cin(gnd),
	.combout(\dev_out[55]~314_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[55]~314 .lut_mask = 16'hEACA;
defparam \dev_out[55]~314 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[55]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[55]~314_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[55]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[55]~reg0 .is_wysiwyg = "true";
defparam \dev_out[55]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[56]~544 (
// Equation(s):
// \dev_out[56]~544_combout  = (\adress[0]~input_o  & (((\dev_out[56]~reg0_q )))) # (!\adress[0]~input_o  & ((\Mux2~290_combout  & (\p_data[0]~input_o )) # (!\Mux2~290_combout  & ((\dev_out[56]~reg0_q )))))

	.dataa(\p_data[0]~input_o ),
	.datab(\adress[0]~input_o ),
	.datac(\dev_out[56]~reg0_q ),
	.datad(\Mux2~290_combout ),
	.cin(gnd),
	.combout(\dev_out[56]~544_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[56]~544 .lut_mask = 16'hE2F0;
defparam \dev_out[56]~544 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[56]~315 (
// Equation(s):
// \dev_out[56]~315_combout  = (!\adress[1]~input_o  & ((\adress[0]~input_o  & (\p_data[31]~input_o )) # (!\adress[0]~input_o  & ((\dev_out[56]~reg0_q )))))

	.dataa(\p_data[31]~input_o ),
	.datab(\dev_out[56]~reg0_q ),
	.datac(\adress[0]~input_o ),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\dev_out[56]~315_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[56]~315 .lut_mask = 16'h00AC;
defparam \dev_out[56]~315 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[56]~316 (
// Equation(s):
// \dev_out[56]~316_combout  = (!\adress[2]~input_o  & ((\dev_out[56]~315_combout ) # ((\adress[1]~input_o  & \Selector129~33_combout ))))

	.dataa(\dev_out[56]~315_combout ),
	.datab(\adress[1]~input_o ),
	.datac(\Selector129~33_combout ),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\dev_out[56]~316_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[56]~316 .lut_mask = 16'h00EA;
defparam \dev_out[56]~316 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[56]~317 (
// Equation(s):
// \dev_out[56]~317_combout  = (\adress[5]~input_o  & (\dev_out[56]~544_combout )) # (!\adress[5]~input_o  & (((\dev_out[72]~227_combout ) # (\dev_out[56]~316_combout ))))

	.dataa(\dev_out[56]~544_combout ),
	.datab(\dev_out[72]~227_combout ),
	.datac(\dev_out[56]~316_combout ),
	.datad(\adress[5]~input_o ),
	.cin(gnd),
	.combout(\dev_out[56]~317_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[56]~317 .lut_mask = 16'hAAFC;
defparam \dev_out[56]~317 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[56]~42 (
// Equation(s):
// \dev_out[56]~42_combout  = (\adress[3]~input_o  & ((\dev_out[56]~317_combout ))) # (!\adress[3]~input_o  & (\Selector6~2_combout ))

	.dataa(\Selector6~2_combout ),
	.datab(\dev_out[56]~317_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\dev_out[56]~42_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[56]~42 .lut_mask = 16'hCCAA;
defparam \dev_out[56]~42 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[56]~318 (
// Equation(s):
// \dev_out[56]~318_combout  = (\Selector1~0_combout  & (\dev_out[33]~539_combout  & ((\adress[5]~input_o ) # (\Selector4~4_combout ))))

	.dataa(\adress[5]~input_o ),
	.datab(\Selector4~4_combout ),
	.datac(\Selector1~0_combout ),
	.datad(\dev_out[33]~539_combout ),
	.cin(gnd),
	.combout(\dev_out[56]~318_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[56]~318 .lut_mask = 16'hE000;
defparam \dev_out[56]~318 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[56]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[56]~42_combout ),
	.asdata(\Selector10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\adress[4]~input_o ),
	.ena(\dev_out[56]~318_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[56]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[56]~reg0 .is_wysiwyg = "true";
defparam \dev_out[56]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[57]~319 (
// Equation(s):
// \dev_out[57]~319_combout  = (\adress[5]~input_o  & ((\Mux2~290_combout  & (\Selector129~0_combout )) # (!\Mux2~290_combout  & ((\dev_out[57]~reg0_q )))))

	.dataa(\adress[5]~input_o ),
	.datab(\Selector129~0_combout ),
	.datac(\dev_out[57]~reg0_q ),
	.datad(\Mux2~290_combout ),
	.cin(gnd),
	.combout(\dev_out[57]~319_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[57]~319 .lut_mask = 16'h88A0;
defparam \dev_out[57]~319 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[57]~320 (
// Equation(s):
// \dev_out[57]~320_combout  = (!\adress[2]~input_o  & ((\dev_out[33]~231_combout ) # ((\dev_out[57]~reg0_q  & !\adress[1]~input_o ))))

	.dataa(\dev_out[33]~231_combout ),
	.datab(\dev_out[57]~reg0_q ),
	.datac(\adress[1]~input_o ),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\dev_out[57]~320_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[57]~320 .lut_mask = 16'h00AE;
defparam \dev_out[57]~320 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[57]~321 (
// Equation(s):
// \dev_out[57]~321_combout  = (\dev_out[57]~319_combout ) # ((!\adress[5]~input_o  & ((\dev_out[33]~229_combout ) # (\dev_out[57]~320_combout ))))

	.dataa(\dev_out[57]~319_combout ),
	.datab(\dev_out[33]~229_combout ),
	.datac(\dev_out[57]~320_combout ),
	.datad(\adress[5]~input_o ),
	.cin(gnd),
	.combout(\dev_out[57]~321_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[57]~321 .lut_mask = 16'hAAFE;
defparam \dev_out[57]~321 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[57]~43 (
// Equation(s):
// \dev_out[57]~43_combout  = (\adress[3]~input_o  & ((\dev_out[57]~321_combout ))) # (!\adress[3]~input_o  & (\Selector5~2_combout ))

	.dataa(\Selector5~2_combout ),
	.datab(\dev_out[57]~321_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\dev_out[57]~43_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[57]~43 .lut_mask = 16'hCCAA;
defparam \dev_out[57]~43 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[57]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[57]~43_combout ),
	.asdata(\Selector9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\adress[4]~input_o ),
	.ena(\dev_out[56]~318_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[57]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[57]~reg0 .is_wysiwyg = "true";
defparam \dev_out[57]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[58]~322 (
// Equation(s):
// \dev_out[58]~322_combout  = (\adress[1]~input_o  & ((\adress[0]~input_o  & (\dev_out[58]~reg0_q )) # (!\adress[0]~input_o  & ((\p_data[0]~input_o )))))

	.dataa(\adress[1]~input_o ),
	.datab(\dev_out[58]~reg0_q ),
	.datac(\p_data[0]~input_o ),
	.datad(\adress[0]~input_o ),
	.cin(gnd),
	.combout(\dev_out[58]~322_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[58]~322 .lut_mask = 16'h88A0;
defparam \dev_out[58]~322 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[58]~323 (
// Equation(s):
// \dev_out[58]~323_combout  = (\dev_out[58]~322_combout ) # ((\Selector129~1_combout  & !\adress[1]~input_o ))

	.dataa(\dev_out[58]~322_combout ),
	.datab(\Selector129~1_combout ),
	.datac(gnd),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\dev_out[58]~323_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[58]~323 .lut_mask = 16'hAAEE;
defparam \dev_out[58]~323 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[58]~324 (
// Equation(s):
// \dev_out[58]~324_combout  = (\adress[0]~input_o  & ((\adress[1]~input_o  & (\p_data[31]~input_o )) # (!\adress[1]~input_o  & ((\dev_out[58]~reg0_q ))))) # (!\adress[0]~input_o  & (((\dev_out[58]~reg0_q ))))

	.dataa(\p_data[31]~input_o ),
	.datab(\dev_out[58]~reg0_q ),
	.datac(\adress[0]~input_o ),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\dev_out[58]~324_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[58]~324 .lut_mask = 16'hACCC;
defparam \dev_out[58]~324 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[58]~325 (
// Equation(s):
// \dev_out[58]~325_combout  = (\adress[5]~input_o  & (((\adress[2]~input_o )))) # (!\adress[5]~input_o  & ((\adress[2]~input_o  & (\Selector4~48_combout )) # (!\adress[2]~input_o  & ((\dev_out[58]~324_combout )))))

	.dataa(\adress[5]~input_o ),
	.datab(\Selector4~48_combout ),
	.datac(\adress[2]~input_o ),
	.datad(\dev_out[58]~324_combout ),
	.cin(gnd),
	.combout(\dev_out[58]~325_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[58]~325 .lut_mask = 16'hE5E0;
defparam \dev_out[58]~325 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[58]~326 (
// Equation(s):
// \dev_out[58]~326_combout  = (\adress[5]~input_o  & ((\dev_out[58]~325_combout  & ((\dev_out[58]~reg0_q ))) # (!\dev_out[58]~325_combout  & (\dev_out[58]~323_combout )))) # (!\adress[5]~input_o  & (((\dev_out[58]~325_combout ))))

	.dataa(\dev_out[58]~323_combout ),
	.datab(\adress[5]~input_o ),
	.datac(\dev_out[58]~325_combout ),
	.datad(\dev_out[58]~reg0_q ),
	.cin(gnd),
	.combout(\dev_out[58]~326_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[58]~326 .lut_mask = 16'hF838;
defparam \dev_out[58]~326 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[58]~44 (
// Equation(s):
// \dev_out[58]~44_combout  = (\adress[3]~input_o  & ((\dev_out[58]~326_combout ))) # (!\adress[3]~input_o  & (\Selector4~13_combout ))

	.dataa(\Selector4~13_combout ),
	.datab(\dev_out[58]~326_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\dev_out[58]~44_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[58]~44 .lut_mask = 16'hCCAA;
defparam \dev_out[58]~44 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[58]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[58]~44_combout ),
	.asdata(\Selector8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\adress[4]~input_o ),
	.ena(\dev_out[56]~318_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[58]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[58]~reg0 .is_wysiwyg = "true";
defparam \dev_out[58]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[59]~327 (
// Equation(s):
// \dev_out[59]~327_combout  = (\dev_out[35]~239_combout ) # ((\dev_out[59]~reg0_q  & (\adress[5]~input_o  $ (!\adress[2]~input_o ))))

	.dataa(\dev_out[35]~239_combout ),
	.datab(\dev_out[59]~reg0_q ),
	.datac(\adress[5]~input_o ),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\dev_out[59]~327_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[59]~327 .lut_mask = 16'hEAAE;
defparam \dev_out[59]~327 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[59]~45 (
// Equation(s):
// \dev_out[59]~45_combout  = (\adress[3]~input_o  & ((\dev_out[59]~327_combout ))) # (!\adress[3]~input_o  & (\Selector3~1_combout ))

	.dataa(\Selector3~1_combout ),
	.datab(\dev_out[59]~327_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\dev_out[59]~45_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[59]~45 .lut_mask = 16'hCCAA;
defparam \dev_out[59]~45 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[59]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[59]~45_combout ),
	.asdata(\Selector7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\adress[4]~input_o ),
	.ena(\dev_out[56]~318_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[59]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[59]~reg0 .is_wysiwyg = "true";
defparam \dev_out[59]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[60]~328 (
// Equation(s):
// \dev_out[60]~328_combout  = (!\adress[1]~input_o  & ((\adress[0]~input_o  & (\p_data[31]~input_o )) # (!\adress[0]~input_o  & ((\dev_out[60]~reg0_q )))))

	.dataa(\p_data[31]~input_o ),
	.datab(\dev_out[60]~reg0_q ),
	.datac(\adress[0]~input_o ),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\dev_out[60]~328_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[60]~328 .lut_mask = 16'h00AC;
defparam \dev_out[60]~328 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[60]~329 (
// Equation(s):
// \dev_out[60]~329_combout  = (!\adress[5]~input_o  & ((\dev_out[60]~328_combout ) # ((\adress[1]~input_o  & \Selector129~33_combout ))))

	.dataa(\dev_out[60]~328_combout ),
	.datab(\adress[1]~input_o ),
	.datac(\Selector129~33_combout ),
	.datad(\adress[5]~input_o ),
	.cin(gnd),
	.combout(\dev_out[60]~329_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[60]~329 .lut_mask = 16'h00EA;
defparam \dev_out[60]~329 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[60]~330 (
// Equation(s):
// \dev_out[60]~330_combout  = (\adress[5]~input_o  & ((\Selector4~51_combout  & (\dev_out[60]~reg0_q )) # (!\Selector4~51_combout  & ((\p_data[0]~input_o )))))

	.dataa(\adress[5]~input_o ),
	.datab(\dev_out[60]~reg0_q ),
	.datac(\p_data[0]~input_o ),
	.datad(\Selector4~51_combout ),
	.cin(gnd),
	.combout(\dev_out[60]~330_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[60]~330 .lut_mask = 16'h88A0;
defparam \dev_out[60]~330 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[60]~331 (
// Equation(s):
// \dev_out[60]~331_combout  = (\adress[2]~input_o  & (((\dev_out[60]~329_combout ) # (\dev_out[60]~330_combout )))) # (!\adress[2]~input_o  & (\Selector4~6_combout ))

	.dataa(\Selector4~6_combout ),
	.datab(\adress[2]~input_o ),
	.datac(\dev_out[60]~329_combout ),
	.datad(\dev_out[60]~330_combout ),
	.cin(gnd),
	.combout(\dev_out[60]~331_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[60]~331 .lut_mask = 16'hEEE2;
defparam \dev_out[60]~331 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[60]~46 (
// Equation(s):
// \dev_out[60]~46_combout  = (\adress[3]~input_o  & ((\dev_out[60]~331_combout ))) # (!\adress[3]~input_o  & (\Selector6~0_combout ))

	.dataa(\Selector6~0_combout ),
	.datab(\dev_out[60]~331_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\dev_out[60]~46_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[60]~46 .lut_mask = 16'hCCAA;
defparam \dev_out[60]~46 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[60]~545 (
// Equation(s):
// \dev_out[60]~545_combout  = (\adress[5]~input_o ) # ((\adress[3]~input_o  & (\adress[4]~input_o  & \adress[2]~input_o )))

	.dataa(\adress[3]~input_o ),
	.datab(\adress[4]~input_o ),
	.datac(\adress[5]~input_o ),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\dev_out[60]~545_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[60]~545 .lut_mask = 16'hF8F0;
defparam \dev_out[60]~545 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[60]~332 (
// Equation(s):
// \dev_out[60]~332_combout  = (\dev_out[0]~174_combout  & (\Selector1~0_combout  & (!\adress[6]~input_o  & \dev_out[60]~545_combout )))

	.dataa(\dev_out[0]~174_combout ),
	.datab(\Selector1~0_combout ),
	.datac(\adress[6]~input_o ),
	.datad(\dev_out[60]~545_combout ),
	.cin(gnd),
	.combout(\dev_out[60]~332_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[60]~332 .lut_mask = 16'h0800;
defparam \dev_out[60]~332 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[60]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[60]~46_combout ),
	.asdata(\Selector6~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\adress[4]~input_o ),
	.ena(\dev_out[60]~332_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[60]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[60]~reg0 .is_wysiwyg = "true";
defparam \dev_out[60]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[61]~333 (
// Equation(s):
// \dev_out[61]~333_combout  = (\dev_out[33]~230_combout  & (((\Selector129~24_combout ) # (\dev_out[33]~231_combout )))) # (!\dev_out[33]~230_combout  & (\dev_out[61]~reg0_q ))

	.dataa(\dev_out[61]~reg0_q ),
	.datab(\dev_out[33]~230_combout ),
	.datac(\Selector129~24_combout ),
	.datad(\dev_out[33]~231_combout ),
	.cin(gnd),
	.combout(\dev_out[61]~333_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[61]~333 .lut_mask = 16'hEEE2;
defparam \dev_out[61]~333 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[61]~334 (
// Equation(s):
// \dev_out[61]~334_combout  = (\Selector5~12_combout ) # ((\adress[2]~input_o  & \dev_out[61]~333_combout ))

	.dataa(\Selector5~12_combout ),
	.datab(\adress[2]~input_o ),
	.datac(\dev_out[61]~333_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dev_out[61]~334_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[61]~334 .lut_mask = 16'hEAEA;
defparam \dev_out[61]~334 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[61]~47 (
// Equation(s):
// \dev_out[61]~47_combout  = (\adress[3]~input_o  & ((\dev_out[61]~334_combout ))) # (!\adress[3]~input_o  & (\Selector5~0_combout ))

	.dataa(\Selector5~0_combout ),
	.datab(\dev_out[61]~334_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\dev_out[61]~47_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[61]~47 .lut_mask = 16'hCCAA;
defparam \dev_out[61]~47 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[61]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[61]~47_combout ),
	.asdata(\Selector5~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\adress[4]~input_o ),
	.ena(\dev_out[60]~332_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[61]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[61]~reg0 .is_wysiwyg = "true";
defparam \dev_out[61]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \Selector4~53 (
// Equation(s):
// \Selector4~53_combout  = (\adress[0]~input_o  & (\Selector4~4_combout  & (\Selector4~52_combout  & \p_data[31]~input_o )))

	.dataa(\adress[0]~input_o ),
	.datab(\Selector4~4_combout ),
	.datac(\Selector4~52_combout ),
	.datad(\p_data[31]~input_o ),
	.cin(gnd),
	.combout(\Selector4~53_combout ),
	.cout());
// synopsys translate_off
defparam \Selector4~53 .lut_mask = 16'h8000;
defparam \Selector4~53 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector4~59 (
// Equation(s):
// \Selector4~59_combout  = (((!\Selector4~52_combout ) # (!\adress[0]~input_o )) # (!\adress[4]~input_o )) # (!\adress[3]~input_o )

	.dataa(\adress[3]~input_o ),
	.datab(\adress[4]~input_o ),
	.datac(\adress[0]~input_o ),
	.datad(\Selector4~52_combout ),
	.cin(gnd),
	.combout(\Selector4~59_combout ),
	.cout());
// synopsys translate_off
defparam \Selector4~59 .lut_mask = 16'h7FFF;
defparam \Selector4~59 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector68~0 (
// Equation(s):
// \Selector68~0_combout  = (!\adress[5]~input_o  & ((\Selector4~53_combout ) # ((\dev_out[62]~reg0_q  & \Selector4~59_combout ))))

	.dataa(\Selector4~53_combout ),
	.datab(\dev_out[62]~reg0_q ),
	.datac(\Selector4~59_combout ),
	.datad(\adress[5]~input_o ),
	.cin(gnd),
	.combout(\Selector68~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector68~0 .lut_mask = 16'h00EA;
defparam \Selector68~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector68~1 (
// Equation(s):
// \Selector68~1_combout  = (\adress[1]~input_o  & ((\adress[0]~input_o  & (\dev_out[62]~reg0_q )) # (!\adress[0]~input_o  & ((\p_data[0]~input_o )))))

	.dataa(\adress[1]~input_o ),
	.datab(\dev_out[62]~reg0_q ),
	.datac(\p_data[0]~input_o ),
	.datad(\adress[0]~input_o ),
	.cin(gnd),
	.combout(\Selector68~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector68~1 .lut_mask = 16'h88A0;
defparam \Selector68~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector68~2 (
// Equation(s):
// \Selector68~2_combout  = (\adress[2]~input_o  & (((\dev_out[74]~204_combout ) # (\Selector68~1_combout )))) # (!\adress[2]~input_o  & (\Selector4~7_combout ))

	.dataa(\Selector4~7_combout ),
	.datab(\adress[2]~input_o ),
	.datac(\dev_out[74]~204_combout ),
	.datad(\Selector68~1_combout ),
	.cin(gnd),
	.combout(\Selector68~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector68~2 .lut_mask = 16'hEEE2;
defparam \Selector68~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector68~3 (
// Equation(s):
// \Selector68~3_combout  = (\adress[4]~input_o  & ((\adress[3]~input_o  & (\Selector68~2_combout )) # (!\adress[3]~input_o  & ((\Selector4~23_combout )))))

	.dataa(\adress[4]~input_o ),
	.datab(\Selector68~2_combout ),
	.datac(\Selector4~23_combout ),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\Selector68~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector68~3 .lut_mask = 16'h88A0;
defparam \Selector68~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector68~4 (
// Equation(s):
// \Selector68~4_combout  = (\adress[5]~input_o  & ((\Selector68~3_combout ) # ((\Selector4~50_combout  & !\adress[4]~input_o ))))

	.dataa(\adress[5]~input_o ),
	.datab(\Selector68~3_combout ),
	.datac(\Selector4~50_combout ),
	.datad(\adress[4]~input_o ),
	.cin(gnd),
	.combout(\Selector68~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector68~4 .lut_mask = 16'h88A8;
defparam \Selector68~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[62]~335 (
// Equation(s):
// \dev_out[62]~335_combout  = (\dev_out[2]~226_combout  & (((\Selector68~0_combout ) # (\Selector68~4_combout )))) # (!\dev_out[2]~226_combout  & (\dev_out[62]~reg0_q ))

	.dataa(\dev_out[62]~reg0_q ),
	.datab(\dev_out[2]~226_combout ),
	.datac(\Selector68~0_combout ),
	.datad(\Selector68~4_combout ),
	.cin(gnd),
	.combout(\dev_out[62]~335_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[62]~335 .lut_mask = 16'hEEE2;
defparam \dev_out[62]~335 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[62]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[62]~335_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[62]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[62]~reg0 .is_wysiwyg = "true";
defparam \dev_out[62]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[63]~336 (
// Equation(s):
// \dev_out[63]~336_combout  = (\Mux2~156_combout  & ((\dev_out[1]~178_combout  & (\Selector3~10_combout )) # (!\dev_out[1]~178_combout  & ((\dev_out[63]~reg0_q ))))) # (!\Mux2~156_combout  & (((\dev_out[63]~reg0_q ))))

	.dataa(\Selector3~10_combout ),
	.datab(\dev_out[63]~reg0_q ),
	.datac(\Mux2~156_combout ),
	.datad(\dev_out[1]~178_combout ),
	.cin(gnd),
	.combout(\dev_out[63]~336_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[63]~336 .lut_mask = 16'hACCC;
defparam \dev_out[63]~336 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[63]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[63]~336_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[63]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[63]~reg0 .is_wysiwyg = "true";
defparam \dev_out[63]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[64]~337 (
// Equation(s):
// \dev_out[64]~337_combout  = (\dev_out[0]~174_combout  & (\Selector1~0_combout  & (\adress[5]~input_o  $ (\adress[6]~input_o ))))

	.dataa(\dev_out[0]~174_combout ),
	.datab(\Selector1~0_combout ),
	.datac(\adress[5]~input_o ),
	.datad(\adress[6]~input_o ),
	.cin(gnd),
	.combout(\dev_out[64]~337_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[64]~337 .lut_mask = 16'h0880;
defparam \dev_out[64]~337 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector66~0 (
// Equation(s):
// \Selector66~0_combout  = (\adress[6]~input_o  & ((\Selector18~7_combout ) # ((\dev_out[64]~reg0_q  & !\Equal3~3_combout ))))

	.dataa(\adress[6]~input_o ),
	.datab(\Selector18~7_combout ),
	.datac(\dev_out[64]~reg0_q ),
	.datad(\Equal3~3_combout ),
	.cin(gnd),
	.combout(\Selector66~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector66~0 .lut_mask = 16'h88A8;
defparam \Selector66~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector66~1 (
// Equation(s):
// \Selector66~1_combout  = (\adress[0]~input_o  & (\p_data[31]~input_o )) # (!\adress[0]~input_o  & ((\dev_out[64]~reg0_q )))

	.dataa(\p_data[31]~input_o ),
	.datab(\adress[0]~input_o ),
	.datac(\dev_out[64]~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector66~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector66~1 .lut_mask = 16'hB8B8;
defparam \Selector66~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector66~2 (
// Equation(s):
// \Selector66~2_combout  = (!\adress[2]~input_o  & ((\adress[1]~input_o  & (\Selector129~33_combout )) # (!\adress[1]~input_o  & ((\Selector66~1_combout )))))

	.dataa(\adress[2]~input_o ),
	.datab(\adress[1]~input_o ),
	.datac(\Selector129~33_combout ),
	.datad(\Selector66~1_combout ),
	.cin(gnd),
	.combout(\Selector66~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector66~2 .lut_mask = 16'h5140;
defparam \Selector66~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector66~3 (
// Equation(s):
// \Selector66~3_combout  = (\adress[3]~input_o  & (\Selector6~7_combout )) # (!\adress[3]~input_o  & (((\dev_out[72]~227_combout ) # (\Selector66~2_combout ))))

	.dataa(\Selector6~7_combout ),
	.datab(\dev_out[72]~227_combout ),
	.datac(\Selector66~2_combout ),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\Selector66~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector66~3 .lut_mask = 16'hAAFC;
defparam \Selector66~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector66~4 (
// Equation(s):
// \Selector66~4_combout  = (!\adress[6]~input_o  & ((\adress[4]~input_o  & (\Selector10~1_combout )) # (!\adress[4]~input_o  & ((\Selector66~3_combout )))))

	.dataa(\Selector10~1_combout ),
	.datab(\Selector66~3_combout ),
	.datac(\adress[4]~input_o ),
	.datad(\adress[6]~input_o ),
	.cin(gnd),
	.combout(\Selector66~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector66~4 .lut_mask = 16'h00AC;
defparam \Selector66~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[64]~338 (
// Equation(s):
// \dev_out[64]~338_combout  = (\dev_out[64]~337_combout  & (((\Selector66~0_combout ) # (\Selector66~4_combout )))) # (!\dev_out[64]~337_combout  & (\dev_out[64]~reg0_q ))

	.dataa(\dev_out[64]~reg0_q ),
	.datab(\dev_out[64]~337_combout ),
	.datac(\Selector66~0_combout ),
	.datad(\Selector66~4_combout ),
	.cin(gnd),
	.combout(\dev_out[64]~338_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[64]~338 .lut_mask = 16'hEEE2;
defparam \dev_out[64]~338 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[64]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[64]~338_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[64]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[64]~reg0 .is_wysiwyg = "true";
defparam \dev_out[64]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[65]~339 (
// Equation(s):
// \dev_out[65]~339_combout  = (\dev_out[33]~230_combout  & (\dev_out[65]~reg0_q )) # (!\dev_out[33]~230_combout  & (((\Selector129~24_combout ) # (\dev_out[33]~231_combout ))))

	.dataa(\dev_out[65]~reg0_q ),
	.datab(\Selector129~24_combout ),
	.datac(\dev_out[33]~231_combout ),
	.datad(\dev_out[33]~230_combout ),
	.cin(gnd),
	.combout(\dev_out[65]~339_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[65]~339 .lut_mask = 16'hAAFC;
defparam \dev_out[65]~339 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[65]~340 (
// Equation(s):
// \dev_out[65]~340_combout  = (\dev_out[33]~229_combout ) # ((\dev_out[65]~339_combout  & !\adress[2]~input_o ))

	.dataa(\dev_out[33]~229_combout ),
	.datab(\dev_out[65]~339_combout ),
	.datac(gnd),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\dev_out[65]~340_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[65]~340 .lut_mask = 16'hAAEE;
defparam \dev_out[65]~340 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[65]~48 (
// Equation(s):
// \dev_out[65]~48_combout  = (\adress[3]~input_o  & ((\Selector5~7_combout ))) # (!\adress[3]~input_o  & (\dev_out[65]~340_combout ))

	.dataa(\dev_out[65]~340_combout ),
	.datab(\Selector5~7_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\dev_out[65]~48_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[65]~48 .lut_mask = 16'hCCAA;
defparam \dev_out[65]~48 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[65]~341 (
// Equation(s):
// \dev_out[65]~341_combout  = (\dev_out[0]~174_combout  & ((\adress[5]~input_o  & ((!\adress[6]~input_o ))) # (!\adress[5]~input_o  & (!\adress[2]~input_o  & \adress[6]~input_o ))))

	.dataa(\adress[2]~input_o ),
	.datab(\dev_out[0]~174_combout ),
	.datac(\adress[5]~input_o ),
	.datad(\adress[6]~input_o ),
	.cin(gnd),
	.combout(\dev_out[65]~341_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[65]~341 .lut_mask = 16'h04C0;
defparam \dev_out[65]~341 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[65]~342 (
// Equation(s):
// \dev_out[65]~342_combout  = (\Selector1~0_combout  & (\dev_out[65]~341_combout  & ((\dev_out[48]~175_combout ) # (!\adress[6]~input_o ))))

	.dataa(\dev_out[48]~175_combout ),
	.datab(\Selector1~0_combout ),
	.datac(\adress[6]~input_o ),
	.datad(\dev_out[65]~341_combout ),
	.cin(gnd),
	.combout(\dev_out[65]~342_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[65]~342 .lut_mask = 16'h8C00;
defparam \dev_out[65]~342 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[65]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[65]~48_combout ),
	.asdata(\Selector9~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\adress[4]~input_o ),
	.ena(\dev_out[65]~342_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[65]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[65]~reg0 .is_wysiwyg = "true";
defparam \dev_out[65]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[66]~343 (
// Equation(s):
// \dev_out[66]~343_combout  = (\adress[0]~input_o  & ((\adress[1]~input_o  & (\p_data[31]~input_o )) # (!\adress[1]~input_o  & ((\dev_out[66]~reg0_q ))))) # (!\adress[0]~input_o  & (((\dev_out[66]~reg0_q ))))

	.dataa(\p_data[31]~input_o ),
	.datab(\dev_out[66]~reg0_q ),
	.datac(\adress[0]~input_o ),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\dev_out[66]~343_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[66]~343 .lut_mask = 16'hACCC;
defparam \dev_out[66]~343 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[66]~344 (
// Equation(s):
// \dev_out[66]~344_combout  = (\adress[1]~input_o  & ((\adress[0]~input_o  & (\dev_out[66]~reg0_q )) # (!\adress[0]~input_o  & ((\p_data[0]~input_o )))))

	.dataa(\adress[1]~input_o ),
	.datab(\dev_out[66]~reg0_q ),
	.datac(\p_data[0]~input_o ),
	.datad(\adress[0]~input_o ),
	.cin(gnd),
	.combout(\dev_out[66]~344_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[66]~344 .lut_mask = 16'h88A0;
defparam \dev_out[66]~344 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[66]~345 (
// Equation(s):
// \dev_out[66]~345_combout  = (\adress[5]~input_o  & (\dev_out[66]~343_combout )) # (!\adress[5]~input_o  & (((\dev_out[74]~204_combout ) # (\dev_out[66]~344_combout ))))

	.dataa(\dev_out[66]~343_combout ),
	.datab(\dev_out[74]~204_combout ),
	.datac(\dev_out[66]~344_combout ),
	.datad(\adress[5]~input_o ),
	.cin(gnd),
	.combout(\dev_out[66]~345_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[66]~345 .lut_mask = 16'hAAFC;
defparam \dev_out[66]~345 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[66]~346 (
// Equation(s):
// \dev_out[66]~346_combout  = (\adress[2]~input_o  & (\Selector4~48_combout )) # (!\adress[2]~input_o  & ((\dev_out[66]~345_combout )))

	.dataa(\Selector4~48_combout ),
	.datab(\dev_out[66]~345_combout ),
	.datac(gnd),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\dev_out[66]~346_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[66]~346 .lut_mask = 16'hAACC;
defparam \dev_out[66]~346 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[66]~49 (
// Equation(s):
// \dev_out[66]~49_combout  = (\adress[3]~input_o  & ((\Selector4~43_combout ))) # (!\adress[3]~input_o  & (\dev_out[66]~346_combout ))

	.dataa(\dev_out[66]~346_combout ),
	.datab(\Selector4~43_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\dev_out[66]~49_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[66]~49 .lut_mask = 16'hCCAA;
defparam \dev_out[66]~49 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[66]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[66]~49_combout ),
	.asdata(\Selector8~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\adress[4]~input_o ),
	.ena(\dev_out[65]~342_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[66]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[66]~reg0 .is_wysiwyg = "true";
defparam \dev_out[66]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[67]~347 (
// Equation(s):
// \dev_out[67]~347_combout  = (\adress[5]~input_o  & (\Selector129~36_combout  & (\adress[2]~input_o ))) # (!\adress[5]~input_o  & (((!\adress[2]~input_o  & \Selector129~3_combout ))))

	.dataa(\Selector129~36_combout ),
	.datab(\adress[5]~input_o ),
	.datac(\adress[2]~input_o ),
	.datad(\Selector129~3_combout ),
	.cin(gnd),
	.combout(\dev_out[67]~347_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[67]~347 .lut_mask = 16'h8380;
defparam \dev_out[67]~347 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[67]~348 (
// Equation(s):
// \dev_out[67]~348_combout  = (\dev_out[67]~347_combout ) # ((\dev_out[67]~reg0_q  & (\adress[5]~input_o  $ (\adress[2]~input_o ))))

	.dataa(\dev_out[67]~347_combout ),
	.datab(\dev_out[67]~reg0_q ),
	.datac(\adress[5]~input_o ),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\dev_out[67]~348_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[67]~348 .lut_mask = 16'hAEEA;
defparam \dev_out[67]~348 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[67]~50 (
// Equation(s):
// \dev_out[67]~50_combout  = (\adress[3]~input_o  & ((\Selector3~7_combout ))) # (!\adress[3]~input_o  & (\dev_out[67]~348_combout ))

	.dataa(\dev_out[67]~348_combout ),
	.datab(\Selector3~7_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\dev_out[67]~50_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[67]~50 .lut_mask = 16'hCCAA;
defparam \dev_out[67]~50 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[65]~546 (
// Equation(s):
// \dev_out[65]~546_combout  = (\dev_out[0]~174_combout  & (((!\adress[3]~input_o  & !\adress[4]~input_o )) # (!\adress[6]~input_o )))

	.dataa(\adress[3]~input_o ),
	.datab(\adress[4]~input_o ),
	.datac(\dev_out[0]~174_combout ),
	.datad(\adress[6]~input_o ),
	.cin(gnd),
	.combout(\dev_out[65]~546_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[65]~546 .lut_mask = 16'h10F0;
defparam \dev_out[65]~546 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[65]~349 (
// Equation(s):
// \dev_out[65]~349_combout  = (\Selector1~0_combout  & (\dev_out[65]~546_combout  & (\adress[5]~input_o  $ (\adress[6]~input_o ))))

	.dataa(\adress[5]~input_o ),
	.datab(\Selector1~0_combout ),
	.datac(\adress[6]~input_o ),
	.datad(\dev_out[65]~546_combout ),
	.cin(gnd),
	.combout(\dev_out[65]~349_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[65]~349 .lut_mask = 16'h4800;
defparam \dev_out[65]~349 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[67]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[67]~50_combout ),
	.asdata(\Selector7~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\adress[4]~input_o ),
	.ena(\dev_out[65]~349_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[67]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[67]~reg0 .is_wysiwyg = "true";
defparam \dev_out[67]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[68]~350 (
// Equation(s):
// \dev_out[68]~350_combout  = (\adress[0]~input_o  & (\dev_out[68]~reg0_q )) # (!\adress[0]~input_o  & ((\adress[1]~input_o  & (\dev_out[68]~reg0_q )) # (!\adress[1]~input_o  & ((\p_data[0]~input_o )))))

	.dataa(\dev_out[68]~reg0_q ),
	.datab(\p_data[0]~input_o ),
	.datac(\adress[0]~input_o ),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\dev_out[68]~350_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[68]~350 .lut_mask = 16'hAAAC;
defparam \dev_out[68]~350 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[68]~351 (
// Equation(s):
// \dev_out[68]~351_combout  = (\adress[5]~input_o  & (((\adress[2]~input_o )))) # (!\adress[5]~input_o  & ((\adress[2]~input_o  & (\dev_out[68]~350_combout )) # (!\adress[2]~input_o  & ((\Selector4~6_combout )))))

	.dataa(\adress[5]~input_o ),
	.datab(\dev_out[68]~350_combout ),
	.datac(\adress[2]~input_o ),
	.datad(\Selector4~6_combout ),
	.cin(gnd),
	.combout(\dev_out[68]~351_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[68]~351 .lut_mask = 16'hE5E0;
defparam \dev_out[68]~351 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[68]~352 (
// Equation(s):
// \dev_out[68]~352_combout  = (!\adress[1]~input_o  & ((\adress[0]~input_o  & (\p_data[31]~input_o )) # (!\adress[0]~input_o  & ((\dev_out[68]~reg0_q )))))

	.dataa(\p_data[31]~input_o ),
	.datab(\dev_out[68]~reg0_q ),
	.datac(\adress[0]~input_o ),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\dev_out[68]~352_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[68]~352 .lut_mask = 16'h00AC;
defparam \dev_out[68]~352 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[68]~353 (
// Equation(s):
// \dev_out[68]~353_combout  = (\dev_out[68]~352_combout ) # ((\adress[1]~input_o  & \Selector129~33_combout ))

	.dataa(\dev_out[68]~352_combout ),
	.datab(\adress[1]~input_o ),
	.datac(\Selector129~33_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dev_out[68]~353_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[68]~353 .lut_mask = 16'hEAEA;
defparam \dev_out[68]~353 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[68]~354 (
// Equation(s):
// \dev_out[68]~354_combout  = (\adress[5]~input_o  & ((\dev_out[68]~351_combout  & ((\dev_out[68]~353_combout ))) # (!\dev_out[68]~351_combout  & (\dev_out[68]~reg0_q )))) # (!\adress[5]~input_o  & (((\dev_out[68]~351_combout ))))

	.dataa(\dev_out[68]~reg0_q ),
	.datab(\adress[5]~input_o ),
	.datac(\dev_out[68]~351_combout ),
	.datad(\dev_out[68]~353_combout ),
	.cin(gnd),
	.combout(\dev_out[68]~354_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[68]~354 .lut_mask = 16'hF838;
defparam \dev_out[68]~354 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[68]~51 (
// Equation(s):
// \dev_out[68]~51_combout  = (\adress[3]~input_o  & ((\Selector6~11_combout ))) # (!\adress[3]~input_o  & (\dev_out[68]~354_combout ))

	.dataa(\dev_out[68]~354_combout ),
	.datab(\Selector6~11_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\dev_out[68]~51_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[68]~51 .lut_mask = 16'hCCAA;
defparam \dev_out[68]~51 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[68]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[68]~51_combout ),
	.asdata(\Selector6~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\adress[4]~input_o ),
	.ena(\dev_out[65]~349_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[68]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[68]~reg0 .is_wysiwyg = "true";
defparam \dev_out[68]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[69]~355 (
// Equation(s):
// \dev_out[69]~355_combout  = (\adress[5]~input_o  & ((\Selector4~52_combout  & (\Selector129~35_combout )) # (!\Selector4~52_combout  & ((\dev_out[69]~reg0_q )))))

	.dataa(\adress[5]~input_o ),
	.datab(\Selector129~35_combout ),
	.datac(\dev_out[69]~reg0_q ),
	.datad(\Selector4~52_combout ),
	.cin(gnd),
	.combout(\dev_out[69]~355_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[69]~355 .lut_mask = 16'h88A0;
defparam \dev_out[69]~355 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[69]~356 (
// Equation(s):
// \dev_out[69]~356_combout  = (\adress[2]~input_o  & ((\adress[1]~input_o  & (\dev_out[69]~reg0_q )) # (!\adress[1]~input_o  & ((\Selector129~0_combout )))))

	.dataa(\adress[2]~input_o ),
	.datab(\dev_out[69]~reg0_q ),
	.datac(\Selector129~0_combout ),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\dev_out[69]~356_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[69]~356 .lut_mask = 16'h88A0;
defparam \dev_out[69]~356 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[69]~357 (
// Equation(s):
// \dev_out[69]~357_combout  = (\dev_out[69]~355_combout ) # ((!\adress[5]~input_o  & ((\Selector5~12_combout ) # (\dev_out[69]~356_combout ))))

	.dataa(\dev_out[69]~355_combout ),
	.datab(\Selector5~12_combout ),
	.datac(\dev_out[69]~356_combout ),
	.datad(\adress[5]~input_o ),
	.cin(gnd),
	.combout(\dev_out[69]~357_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[69]~357 .lut_mask = 16'hAAFE;
defparam \dev_out[69]~357 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[69]~52 (
// Equation(s):
// \dev_out[69]~52_combout  = (\adress[3]~input_o  & ((\Selector5~10_combout ))) # (!\adress[3]~input_o  & (\dev_out[69]~357_combout ))

	.dataa(\dev_out[69]~357_combout ),
	.datab(\Selector5~10_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\dev_out[69]~52_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[69]~52 .lut_mask = 16'hCCAA;
defparam \dev_out[69]~52 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[69]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[69]~52_combout ),
	.asdata(\Selector5~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\adress[4]~input_o ),
	.ena(\dev_out[65]~349_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[69]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[69]~reg0 .is_wysiwyg = "true";
defparam \dev_out[69]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[70]~358 (
// Equation(s):
// \dev_out[70]~358_combout  = (\adress[0]~input_o  & ((\Selector4~52_combout  & (\p_data[31]~input_o )) # (!\Selector4~52_combout  & ((\dev_out[70]~reg0_q ))))) # (!\adress[0]~input_o  & (((\dev_out[70]~reg0_q ))))

	.dataa(\p_data[31]~input_o ),
	.datab(\dev_out[70]~reg0_q ),
	.datac(\adress[0]~input_o ),
	.datad(\Selector4~52_combout ),
	.cin(gnd),
	.combout(\dev_out[70]~358_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[70]~358 .lut_mask = 16'hACCC;
defparam \dev_out[70]~358 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[70]~359 (
// Equation(s):
// \dev_out[70]~359_combout  = (\adress[1]~input_o  & ((\adress[0]~input_o  & (\dev_out[70]~reg0_q )) # (!\adress[0]~input_o  & ((\p_data[0]~input_o )))))

	.dataa(\adress[1]~input_o ),
	.datab(\dev_out[70]~reg0_q ),
	.datac(\p_data[0]~input_o ),
	.datad(\adress[0]~input_o ),
	.cin(gnd),
	.combout(\dev_out[70]~359_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[70]~359 .lut_mask = 16'h88A0;
defparam \dev_out[70]~359 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[70]~360 (
// Equation(s):
// \dev_out[70]~360_combout  = (\adress[2]~input_o  & (((\dev_out[74]~204_combout ) # (\dev_out[70]~359_combout )))) # (!\adress[2]~input_o  & (\Selector4~7_combout ))

	.dataa(\Selector4~7_combout ),
	.datab(\adress[2]~input_o ),
	.datac(\dev_out[74]~204_combout ),
	.datad(\dev_out[70]~359_combout ),
	.cin(gnd),
	.combout(\dev_out[70]~360_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[70]~360 .lut_mask = 16'hEEE2;
defparam \dev_out[70]~360 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[70]~361 (
// Equation(s):
// \dev_out[70]~361_combout  = (\adress[5]~input_o  & (\dev_out[70]~358_combout )) # (!\adress[5]~input_o  & ((\dev_out[70]~360_combout )))

	.dataa(\dev_out[70]~358_combout ),
	.datab(\dev_out[70]~360_combout ),
	.datac(gnd),
	.datad(\adress[5]~input_o ),
	.cin(gnd),
	.combout(\dev_out[70]~361_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[70]~361 .lut_mask = 16'hAACC;
defparam \dev_out[70]~361 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[70]~53 (
// Equation(s):
// \dev_out[70]~53_combout  = (\adress[3]~input_o  & ((\Selector4~49_combout ))) # (!\adress[3]~input_o  & (\dev_out[70]~361_combout ))

	.dataa(\dev_out[70]~361_combout ),
	.datab(\Selector4~49_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\dev_out[70]~53_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[70]~53 .lut_mask = 16'hCCAA;
defparam \dev_out[70]~53 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[70]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[70]~53_combout ),
	.asdata(\Selector4~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\adress[4]~input_o ),
	.ena(\dev_out[65]~349_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[70]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[70]~reg0 .is_wysiwyg = "true";
defparam \dev_out[70]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[71]~362 (
// Equation(s):
// \dev_out[71]~362_combout  = (\adress[6]~input_o  & (\dev_out[48]~175_combout  & (\Selector3~0_combout ))) # (!\adress[6]~input_o  & (((\dev_out[71]~256_combout ))))

	.dataa(\dev_out[48]~175_combout ),
	.datab(\Selector3~0_combout ),
	.datac(\dev_out[71]~256_combout ),
	.datad(\adress[6]~input_o ),
	.cin(gnd),
	.combout(\dev_out[71]~362_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[71]~362 .lut_mask = 16'h88F0;
defparam \dev_out[71]~362 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[71]~363 (
// Equation(s):
// \dev_out[71]~363_combout  = \adress[6]~input_o  $ (((!\adress[3]~input_o  & !\adress[4]~input_o )))

	.dataa(\adress[6]~input_o ),
	.datab(\adress[3]~input_o ),
	.datac(\adress[4]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dev_out[71]~363_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[71]~363 .lut_mask = 16'hA9A9;
defparam \dev_out[71]~363 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[71]~364 (
// Equation(s):
// \dev_out[71]~364_combout  = (\dev_out[64]~337_combout  & ((\dev_out[71]~362_combout ) # ((\dev_out[71]~reg0_q  & \dev_out[71]~363_combout )))) # (!\dev_out[64]~337_combout  & (\dev_out[71]~reg0_q ))

	.dataa(\dev_out[71]~reg0_q ),
	.datab(\dev_out[71]~362_combout ),
	.datac(\dev_out[64]~337_combout ),
	.datad(\dev_out[71]~363_combout ),
	.cin(gnd),
	.combout(\dev_out[71]~364_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[71]~364 .lut_mask = 16'hEACA;
defparam \dev_out[71]~364 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[71]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[71]~364_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[71]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[71]~reg0 .is_wysiwyg = "true";
defparam \dev_out[71]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[72]~547 (
// Equation(s):
// \dev_out[72]~547_combout  = (\adress[0]~input_o  & (((\dev_out[72]~reg0_q )))) # (!\adress[0]~input_o  & ((\Mux2~290_combout  & (\p_data[0]~input_o )) # (!\Mux2~290_combout  & ((\dev_out[72]~reg0_q )))))

	.dataa(\p_data[0]~input_o ),
	.datab(\adress[0]~input_o ),
	.datac(\dev_out[72]~reg0_q ),
	.datad(\Mux2~290_combout ),
	.cin(gnd),
	.combout(\dev_out[72]~547_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[72]~547 .lut_mask = 16'hE2F0;
defparam \dev_out[72]~547 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[72]~365 (
// Equation(s):
// \dev_out[72]~365_combout  = (!\adress[1]~input_o  & ((\adress[0]~input_o  & (\p_data[31]~input_o )) # (!\adress[0]~input_o  & ((\dev_out[72]~reg0_q )))))

	.dataa(\p_data[31]~input_o ),
	.datab(\dev_out[72]~reg0_q ),
	.datac(\adress[0]~input_o ),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\dev_out[72]~365_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[72]~365 .lut_mask = 16'h00AC;
defparam \dev_out[72]~365 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[72]~366 (
// Equation(s):
// \dev_out[72]~366_combout  = (!\adress[2]~input_o  & ((\dev_out[72]~365_combout ) # ((\adress[1]~input_o  & \Selector129~33_combout ))))

	.dataa(\dev_out[72]~365_combout ),
	.datab(\adress[1]~input_o ),
	.datac(\Selector129~33_combout ),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\dev_out[72]~366_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[72]~366 .lut_mask = 16'h00EA;
defparam \dev_out[72]~366 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[72]~367 (
// Equation(s):
// \dev_out[72]~367_combout  = (\adress[5]~input_o  & (((\dev_out[72]~227_combout ) # (\dev_out[72]~366_combout )))) # (!\adress[5]~input_o  & (\dev_out[72]~547_combout ))

	.dataa(\dev_out[72]~547_combout ),
	.datab(\adress[5]~input_o ),
	.datac(\dev_out[72]~227_combout ),
	.datad(\dev_out[72]~366_combout ),
	.cin(gnd),
	.combout(\dev_out[72]~367_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[72]~367 .lut_mask = 16'hEEE2;
defparam \dev_out[72]~367 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[72]~54 (
// Equation(s):
// \dev_out[72]~54_combout  = (\adress[3]~input_o  & ((\dev_out[72]~367_combout ))) # (!\adress[3]~input_o  & (\Selector6~2_combout ))

	.dataa(\Selector6~2_combout ),
	.datab(\dev_out[72]~367_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\dev_out[72]~54_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[72]~54 .lut_mask = 16'hCCAA;
defparam \dev_out[72]~54 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[72]~368 (
// Equation(s):
// \dev_out[72]~368_combout  = (\adress[4]~input_o  & (((!\adress[6]~input_o  & \adress[5]~input_o )))) # (!\adress[4]~input_o  & (!\adress[3]~input_o  & (\adress[6]~input_o  & !\adress[5]~input_o )))

	.dataa(\adress[4]~input_o ),
	.datab(\adress[3]~input_o ),
	.datac(\adress[6]~input_o ),
	.datad(\adress[5]~input_o ),
	.cin(gnd),
	.combout(\dev_out[72]~368_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[72]~368 .lut_mask = 16'h0A10;
defparam \dev_out[72]~368 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[72]~369 (
// Equation(s):
// \dev_out[72]~369_combout  = (\dev_out[0]~174_combout  & (\Selector1~0_combout  & \dev_out[72]~368_combout ))

	.dataa(\dev_out[0]~174_combout ),
	.datab(\Selector1~0_combout ),
	.datac(\dev_out[72]~368_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dev_out[72]~369_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[72]~369 .lut_mask = 16'h8080;
defparam \dev_out[72]~369 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[72]~370 (
// Equation(s):
// \dev_out[72]~370_combout  = (\dev_out[72]~369_combout ) # ((\adress[3]~input_o  & (\dev_out[64]~337_combout  & !\adress[4]~input_o )))

	.dataa(\dev_out[72]~369_combout ),
	.datab(\adress[3]~input_o ),
	.datac(\dev_out[64]~337_combout ),
	.datad(\adress[4]~input_o ),
	.cin(gnd),
	.combout(\dev_out[72]~370_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[72]~370 .lut_mask = 16'hAAEA;
defparam \dev_out[72]~370 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[72]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[72]~54_combout ),
	.asdata(\Selector10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\adress[4]~input_o ),
	.ena(\dev_out[72]~370_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[72]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[72]~reg0 .is_wysiwyg = "true";
defparam \dev_out[72]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[73]~371 (
// Equation(s):
// \dev_out[73]~371_combout  = (!\adress[5]~input_o  & ((\Mux2~290_combout  & (\Selector129~0_combout )) # (!\Mux2~290_combout  & ((\dev_out[73]~reg0_q )))))

	.dataa(\Selector129~0_combout ),
	.datab(\dev_out[73]~reg0_q ),
	.datac(\Mux2~290_combout ),
	.datad(\adress[5]~input_o ),
	.cin(gnd),
	.combout(\dev_out[73]~371_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[73]~371 .lut_mask = 16'h00AC;
defparam \dev_out[73]~371 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[73]~372 (
// Equation(s):
// \dev_out[73]~372_combout  = (!\adress[2]~input_o  & ((\dev_out[33]~231_combout ) # ((\dev_out[73]~reg0_q  & !\adress[1]~input_o ))))

	.dataa(\dev_out[33]~231_combout ),
	.datab(\dev_out[73]~reg0_q ),
	.datac(\adress[1]~input_o ),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\dev_out[73]~372_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[73]~372 .lut_mask = 16'h00AE;
defparam \dev_out[73]~372 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[73]~373 (
// Equation(s):
// \dev_out[73]~373_combout  = (\dev_out[73]~371_combout ) # ((\adress[5]~input_o  & ((\dev_out[33]~229_combout ) # (\dev_out[73]~372_combout ))))

	.dataa(\dev_out[73]~371_combout ),
	.datab(\adress[5]~input_o ),
	.datac(\dev_out[33]~229_combout ),
	.datad(\dev_out[73]~372_combout ),
	.cin(gnd),
	.combout(\dev_out[73]~373_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[73]~373 .lut_mask = 16'hEEEA;
defparam \dev_out[73]~373 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[73]~55 (
// Equation(s):
// \dev_out[73]~55_combout  = (\adress[3]~input_o  & ((\dev_out[73]~373_combout ))) # (!\adress[3]~input_o  & (\Selector5~2_combout ))

	.dataa(\Selector5~2_combout ),
	.datab(\dev_out[73]~373_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\dev_out[73]~55_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[73]~55 .lut_mask = 16'hCCAA;
defparam \dev_out[73]~55 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[73]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[73]~55_combout ),
	.asdata(\Selector9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\adress[4]~input_o ),
	.ena(\dev_out[72]~370_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[73]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[73]~reg0 .is_wysiwyg = "true";
defparam \dev_out[73]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[74]~374 (
// Equation(s):
// \dev_out[74]~374_combout  = (\adress[0]~input_o  & ((\adress[1]~input_o  & (\p_data[31]~input_o )) # (!\adress[1]~input_o  & ((\dev_out[74]~reg0_q ))))) # (!\adress[0]~input_o  & (((\dev_out[74]~reg0_q ))))

	.dataa(\p_data[31]~input_o ),
	.datab(\dev_out[74]~reg0_q ),
	.datac(\adress[0]~input_o ),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\dev_out[74]~374_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[74]~374 .lut_mask = 16'hACCC;
defparam \dev_out[74]~374 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[74]~375 (
// Equation(s):
// \dev_out[74]~375_combout  = (\adress[5]~input_o  & ((\adress[2]~input_o  & (\Selector4~48_combout )) # (!\adress[2]~input_o  & ((\dev_out[74]~374_combout )))))

	.dataa(\adress[5]~input_o ),
	.datab(\Selector4~48_combout ),
	.datac(\dev_out[74]~374_combout ),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\dev_out[74]~375_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[74]~375 .lut_mask = 16'h88A0;
defparam \dev_out[74]~375 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[74]~376 (
// Equation(s):
// \dev_out[74]~376_combout  = (\dev_out[74]~reg0_q  & ((\adress[2]~input_o ) # ((\adress[0]~input_o  & \adress[1]~input_o ))))

	.dataa(\dev_out[74]~reg0_q ),
	.datab(\adress[2]~input_o ),
	.datac(\adress[0]~input_o ),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\dev_out[74]~376_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[74]~376 .lut_mask = 16'hA888;
defparam \dev_out[74]~376 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[74]~377 (
// Equation(s):
// \dev_out[74]~377_combout  = (!\adress[2]~input_o  & ((\adress[1]~input_o  & (\Selector18~6_combout )) # (!\adress[1]~input_o  & ((\Selector129~1_combout )))))

	.dataa(\Selector18~6_combout ),
	.datab(\Selector129~1_combout ),
	.datac(\adress[1]~input_o ),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\dev_out[74]~377_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[74]~377 .lut_mask = 16'h00AC;
defparam \dev_out[74]~377 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[74]~378 (
// Equation(s):
// \dev_out[74]~378_combout  = (\dev_out[74]~375_combout ) # ((!\adress[5]~input_o  & ((\dev_out[74]~376_combout ) # (\dev_out[74]~377_combout ))))

	.dataa(\dev_out[74]~375_combout ),
	.datab(\dev_out[74]~376_combout ),
	.datac(\dev_out[74]~377_combout ),
	.datad(\adress[5]~input_o ),
	.cin(gnd),
	.combout(\dev_out[74]~378_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[74]~378 .lut_mask = 16'hAAFE;
defparam \dev_out[74]~378 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[74]~56 (
// Equation(s):
// \dev_out[74]~56_combout  = (\adress[3]~input_o  & ((\dev_out[74]~378_combout ))) # (!\adress[3]~input_o  & (\Selector4~13_combout ))

	.dataa(\Selector4~13_combout ),
	.datab(\dev_out[74]~378_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\dev_out[74]~56_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[74]~56 .lut_mask = 16'hCCAA;
defparam \dev_out[74]~56 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[74]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[74]~56_combout ),
	.asdata(\Selector8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\adress[4]~input_o ),
	.ena(\dev_out[72]~370_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[74]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[74]~reg0 .is_wysiwyg = "true";
defparam \dev_out[74]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[75]~379 (
// Equation(s):
// \dev_out[75]~379_combout  = (\dev_out[67]~347_combout ) # ((\dev_out[75]~reg0_q  & (\adress[5]~input_o  $ (\adress[2]~input_o ))))

	.dataa(\dev_out[67]~347_combout ),
	.datab(\dev_out[75]~reg0_q ),
	.datac(\adress[5]~input_o ),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\dev_out[75]~379_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[75]~379 .lut_mask = 16'hAEEA;
defparam \dev_out[75]~379 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[75]~57 (
// Equation(s):
// \dev_out[75]~57_combout  = (\adress[3]~input_o  & ((\dev_out[75]~379_combout ))) # (!\adress[3]~input_o  & (\Selector3~1_combout ))

	.dataa(\Selector3~1_combout ),
	.datab(\dev_out[75]~379_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\dev_out[75]~57_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[75]~57 .lut_mask = 16'hCCAA;
defparam \dev_out[75]~57 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[75]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[75]~57_combout ),
	.asdata(\Selector7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\adress[4]~input_o ),
	.ena(\dev_out[72]~370_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[75]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[75]~reg0 .is_wysiwyg = "true";
defparam \dev_out[75]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[76]~380 (
// Equation(s):
// \dev_out[76]~380_combout  = (!\adress[1]~input_o  & ((\adress[0]~input_o  & (\p_data[31]~input_o )) # (!\adress[0]~input_o  & ((\dev_out[76]~reg0_q )))))

	.dataa(\p_data[31]~input_o ),
	.datab(\dev_out[76]~reg0_q ),
	.datac(\adress[0]~input_o ),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\dev_out[76]~380_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[76]~380 .lut_mask = 16'h00AC;
defparam \dev_out[76]~380 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[76]~381 (
// Equation(s):
// \dev_out[76]~381_combout  = (\adress[5]~input_o  & ((\dev_out[76]~380_combout ) # ((\adress[1]~input_o  & \Selector129~33_combout ))))

	.dataa(\adress[5]~input_o ),
	.datab(\dev_out[76]~380_combout ),
	.datac(\adress[1]~input_o ),
	.datad(\Selector129~33_combout ),
	.cin(gnd),
	.combout(\dev_out[76]~381_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[76]~381 .lut_mask = 16'hA888;
defparam \dev_out[76]~381 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[76]~382 (
// Equation(s):
// \dev_out[76]~382_combout  = (!\adress[5]~input_o  & ((\Selector4~51_combout  & (\dev_out[76]~reg0_q )) # (!\Selector4~51_combout  & ((\p_data[0]~input_o )))))

	.dataa(\dev_out[76]~reg0_q ),
	.datab(\p_data[0]~input_o ),
	.datac(\Selector4~51_combout ),
	.datad(\adress[5]~input_o ),
	.cin(gnd),
	.combout(\dev_out[76]~382_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[76]~382 .lut_mask = 16'h00AC;
defparam \dev_out[76]~382 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[76]~383 (
// Equation(s):
// \dev_out[76]~383_combout  = (\adress[2]~input_o  & (((\dev_out[76]~381_combout ) # (\dev_out[76]~382_combout )))) # (!\adress[2]~input_o  & (\Selector4~6_combout ))

	.dataa(\Selector4~6_combout ),
	.datab(\adress[2]~input_o ),
	.datac(\dev_out[76]~381_combout ),
	.datad(\dev_out[76]~382_combout ),
	.cin(gnd),
	.combout(\dev_out[76]~383_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[76]~383 .lut_mask = 16'hEEE2;
defparam \dev_out[76]~383 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[76]~58 (
// Equation(s):
// \dev_out[76]~58_combout  = (\adress[3]~input_o  & ((\dev_out[76]~383_combout ))) # (!\adress[3]~input_o  & (\Selector6~0_combout ))

	.dataa(\Selector6~0_combout ),
	.datab(\dev_out[76]~383_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\dev_out[76]~58_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[76]~58 .lut_mask = 16'hCCAA;
defparam \dev_out[76]~58 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[76]~384 (
// Equation(s):
// \dev_out[76]~384_combout  = (\adress[5]~input_o  & (!\adress[6]~input_o  & ((\dev_out[24]~214_combout ) # (\adress[4]~input_o )))) # (!\adress[5]~input_o  & (((!\adress[4]~input_o  & \adress[6]~input_o ))))

	.dataa(\dev_out[24]~214_combout ),
	.datab(\adress[4]~input_o ),
	.datac(\adress[5]~input_o ),
	.datad(\adress[6]~input_o ),
	.cin(gnd),
	.combout(\dev_out[76]~384_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[76]~384 .lut_mask = 16'h03E0;
defparam \dev_out[76]~384 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[76]~385 (
// Equation(s):
// \dev_out[76]~385_combout  = (\dev_out[0]~174_combout  & (\Selector1~0_combout  & \dev_out[76]~384_combout ))

	.dataa(\dev_out[0]~174_combout ),
	.datab(\Selector1~0_combout ),
	.datac(\dev_out[76]~384_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dev_out[76]~385_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[76]~385 .lut_mask = 16'h8080;
defparam \dev_out[76]~385 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[76]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[76]~58_combout ),
	.asdata(\Selector6~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\adress[4]~input_o ),
	.ena(\dev_out[76]~385_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[76]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[76]~reg0 .is_wysiwyg = "true";
defparam \dev_out[76]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[77]~548 (
// Equation(s):
// \dev_out[77]~548_combout  = (\adress[5]~input_o  & (\adress[1]~input_o  & (\Selector129~35_combout ))) # (!\adress[5]~input_o  & (!\adress[1]~input_o  & ((\Selector129~0_combout ))))

	.dataa(\adress[5]~input_o ),
	.datab(\adress[1]~input_o ),
	.datac(\Selector129~35_combout ),
	.datad(\Selector129~0_combout ),
	.cin(gnd),
	.combout(\dev_out[77]~548_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[77]~548 .lut_mask = 16'h9180;
defparam \dev_out[77]~548 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[77]~386 (
// Equation(s):
// \dev_out[77]~386_combout  = (\dev_out[77]~reg0_q  & (\adress[5]~input_o  $ (\adress[1]~input_o )))

	.dataa(\dev_out[77]~reg0_q ),
	.datab(gnd),
	.datac(\adress[5]~input_o ),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\dev_out[77]~386_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[77]~386 .lut_mask = 16'h0AA0;
defparam \dev_out[77]~386 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[77]~387 (
// Equation(s):
// \dev_out[77]~387_combout  = (\adress[2]~input_o  & (((\dev_out[77]~548_combout ) # (\dev_out[77]~386_combout )))) # (!\adress[2]~input_o  & (\Selector129~6_combout ))

	.dataa(\Selector129~6_combout ),
	.datab(\adress[2]~input_o ),
	.datac(\dev_out[77]~548_combout ),
	.datad(\dev_out[77]~386_combout ),
	.cin(gnd),
	.combout(\dev_out[77]~387_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[77]~387 .lut_mask = 16'hEEE2;
defparam \dev_out[77]~387 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[77]~59 (
// Equation(s):
// \dev_out[77]~59_combout  = (\adress[3]~input_o  & ((\dev_out[77]~387_combout ))) # (!\adress[3]~input_o  & (\Selector5~0_combout ))

	.dataa(\Selector5~0_combout ),
	.datab(\dev_out[77]~387_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\dev_out[77]~59_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[77]~59 .lut_mask = 16'hCCAA;
defparam \dev_out[77]~59 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[77]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[77]~59_combout ),
	.asdata(\Selector5~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\adress[4]~input_o ),
	.ena(\dev_out[76]~385_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[77]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[77]~reg0 .is_wysiwyg = "true";
defparam \dev_out[77]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[78]~388 (
// Equation(s):
// \dev_out[78]~388_combout  = (\adress[0]~input_o  & ((\adress[1]~input_o  & (\p_data[31]~input_o )) # (!\adress[1]~input_o  & ((\dev_out[78]~reg0_q ))))) # (!\adress[0]~input_o  & (((\dev_out[78]~reg0_q ))))

	.dataa(\p_data[31]~input_o ),
	.datab(\dev_out[78]~reg0_q ),
	.datac(\adress[0]~input_o ),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\dev_out[78]~388_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[78]~388 .lut_mask = 16'hACCC;
defparam \dev_out[78]~388 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[78]~389 (
// Equation(s):
// \dev_out[78]~389_combout  = (\adress[1]~input_o  & ((\adress[0]~input_o  & (\dev_out[78]~reg0_q )) # (!\adress[0]~input_o  & ((\p_data[0]~input_o )))))

	.dataa(\adress[1]~input_o ),
	.datab(\dev_out[78]~reg0_q ),
	.datac(\p_data[0]~input_o ),
	.datad(\adress[0]~input_o ),
	.cin(gnd),
	.combout(\dev_out[78]~389_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[78]~389 .lut_mask = 16'h88A0;
defparam \dev_out[78]~389 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[78]~390 (
// Equation(s):
// \dev_out[78]~390_combout  = (\adress[5]~input_o  & (\dev_out[78]~388_combout )) # (!\adress[5]~input_o  & (((\dev_out[74]~204_combout ) # (\dev_out[78]~389_combout ))))

	.dataa(\dev_out[78]~388_combout ),
	.datab(\dev_out[74]~204_combout ),
	.datac(\dev_out[78]~389_combout ),
	.datad(\adress[5]~input_o ),
	.cin(gnd),
	.combout(\dev_out[78]~390_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[78]~390 .lut_mask = 16'hAAFC;
defparam \dev_out[78]~390 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[78]~391 (
// Equation(s):
// \dev_out[78]~391_combout  = (\adress[2]~input_o  & (\dev_out[78]~390_combout )) # (!\adress[2]~input_o  & ((\Selector4~7_combout )))

	.dataa(\dev_out[78]~390_combout ),
	.datab(\Selector4~7_combout ),
	.datac(gnd),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\dev_out[78]~391_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[78]~391 .lut_mask = 16'hAACC;
defparam \dev_out[78]~391 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[78]~60 (
// Equation(s):
// \dev_out[78]~60_combout  = (\adress[3]~input_o  & ((\dev_out[78]~391_combout ))) # (!\adress[3]~input_o  & (\Selector4~23_combout ))

	.dataa(\Selector4~23_combout ),
	.datab(\dev_out[78]~391_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\dev_out[78]~60_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[78]~60 .lut_mask = 16'hCCAA;
defparam \dev_out[78]~60 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[78]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[78]~60_combout ),
	.asdata(\Selector4~50_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\adress[4]~input_o ),
	.ena(\dev_out[76]~385_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[78]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[78]~reg0 .is_wysiwyg = "true";
defparam \dev_out[78]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[79]~392 (
// Equation(s):
// \dev_out[79]~392_combout  = (\adress[6]~input_o  & (\Selector3~3_combout )) # (!\adress[6]~input_o  & ((\Selector3~9_combout )))

	.dataa(\Selector3~3_combout ),
	.datab(\Selector3~9_combout ),
	.datac(gnd),
	.datad(\adress[6]~input_o ),
	.cin(gnd),
	.combout(\dev_out[79]~392_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[79]~392 .lut_mask = 16'hAACC;
defparam \dev_out[79]~392 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector3~11 (
// Equation(s):
// \Selector3~11_combout  = \adress[4]~input_o  $ (\adress[6]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\adress[4]~input_o ),
	.datad(\adress[6]~input_o ),
	.cin(gnd),
	.combout(\Selector3~11_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~11 .lut_mask = 16'h0FF0;
defparam \Selector3~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[79]~393 (
// Equation(s):
// \dev_out[79]~393_combout  = (\dev_out[64]~337_combout  & ((\Selector3~11_combout  & (\dev_out[79]~392_combout )) # (!\Selector3~11_combout  & ((\dev_out[79]~reg0_q ))))) # (!\dev_out[64]~337_combout  & (((\dev_out[79]~reg0_q ))))

	.dataa(\dev_out[79]~392_combout ),
	.datab(\dev_out[79]~reg0_q ),
	.datac(\dev_out[64]~337_combout ),
	.datad(\Selector3~11_combout ),
	.cin(gnd),
	.combout(\dev_out[79]~393_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[79]~393 .lut_mask = 16'hACCC;
defparam \dev_out[79]~393 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[79]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[79]~393_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[79]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[79]~reg0 .is_wysiwyg = "true";
defparam \dev_out[79]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[80]~394 (
// Equation(s):
// \dev_out[80]~394_combout  = (!\adress[1]~input_o  & ((\adress[0]~input_o  & (\p_data[31]~input_o )) # (!\adress[0]~input_o  & ((\dev_out[80]~reg0_q )))))

	.dataa(\p_data[31]~input_o ),
	.datab(\dev_out[80]~reg0_q ),
	.datac(\adress[0]~input_o ),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\dev_out[80]~394_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[80]~394 .lut_mask = 16'h00AC;
defparam \dev_out[80]~394 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[80]~395 (
// Equation(s):
// \dev_out[80]~395_combout  = (\adress[5]~input_o  & ((\dev_out[80]~394_combout ) # ((\adress[1]~input_o  & \Selector129~33_combout ))))

	.dataa(\adress[5]~input_o ),
	.datab(\dev_out[80]~394_combout ),
	.datac(\adress[1]~input_o ),
	.datad(\Selector129~33_combout ),
	.cin(gnd),
	.combout(\dev_out[80]~395_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[80]~395 .lut_mask = 16'hA888;
defparam \dev_out[80]~395 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[80]~396 (
// Equation(s):
// \dev_out[80]~396_combout  = (!\adress[5]~input_o  & ((\Selector4~51_combout  & (\dev_out[80]~reg0_q )) # (!\Selector4~51_combout  & ((\p_data[0]~input_o )))))

	.dataa(\dev_out[80]~reg0_q ),
	.datab(\p_data[0]~input_o ),
	.datac(\Selector4~51_combout ),
	.datad(\adress[5]~input_o ),
	.cin(gnd),
	.combout(\dev_out[80]~396_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[80]~396 .lut_mask = 16'h00AC;
defparam \dev_out[80]~396 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[80]~397 (
// Equation(s):
// \dev_out[80]~397_combout  = (\dev_out[72]~227_combout ) # ((!\adress[2]~input_o  & ((\dev_out[80]~395_combout ) # (\dev_out[80]~396_combout ))))

	.dataa(\dev_out[72]~227_combout ),
	.datab(\dev_out[80]~395_combout ),
	.datac(\dev_out[80]~396_combout ),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\dev_out[80]~397_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[80]~397 .lut_mask = 16'hAAFE;
defparam \dev_out[80]~397 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[80]~61 (
// Equation(s):
// \dev_out[80]~61_combout  = (\adress[3]~input_o  & ((\Selector6~7_combout ))) # (!\adress[3]~input_o  & (\dev_out[80]~397_combout ))

	.dataa(\dev_out[80]~397_combout ),
	.datab(\Selector6~7_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\dev_out[80]~61_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[80]~61 .lut_mask = 16'hCCAA;
defparam \dev_out[80]~61 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[80]~398 (
// Equation(s):
// \dev_out[80]~398_combout  = (\adress[6]~input_o  & (!\adress[5]~input_o  & ((!\adress[4]~input_o ) # (!\dev_out[16]~198_combout )))) # (!\adress[6]~input_o  & (\adress[5]~input_o  & ((\adress[4]~input_o ))))

	.dataa(\adress[6]~input_o ),
	.datab(\adress[5]~input_o ),
	.datac(\dev_out[16]~198_combout ),
	.datad(\adress[4]~input_o ),
	.cin(gnd),
	.combout(\dev_out[80]~398_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[80]~398 .lut_mask = 16'h4622;
defparam \dev_out[80]~398 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[80]~399 (
// Equation(s):
// \dev_out[80]~399_combout  = (\dev_out[0]~174_combout  & (\Selector1~0_combout  & \dev_out[80]~398_combout ))

	.dataa(\dev_out[0]~174_combout ),
	.datab(\Selector1~0_combout ),
	.datac(\dev_out[80]~398_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dev_out[80]~399_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[80]~399 .lut_mask = 16'h8080;
defparam \dev_out[80]~399 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[80]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[80]~61_combout ),
	.asdata(\Selector10~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\adress[4]~input_o ),
	.ena(\dev_out[80]~399_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[80]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[80]~reg0 .is_wysiwyg = "true";
defparam \dev_out[80]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[81]~400 (
// Equation(s):
// \dev_out[81]~400_combout  = (\dev_out[81]~reg0_q  & (\adress[5]~input_o  $ (\adress[1]~input_o )))

	.dataa(\dev_out[81]~reg0_q ),
	.datab(gnd),
	.datac(\adress[5]~input_o ),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\dev_out[81]~400_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[81]~400 .lut_mask = 16'h0AA0;
defparam \dev_out[81]~400 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[81]~401 (
// Equation(s):
// \dev_out[81]~401_combout  = (\dev_out[33]~229_combout ) # ((!\adress[2]~input_o  & ((\dev_out[77]~548_combout ) # (\dev_out[81]~400_combout ))))

	.dataa(\dev_out[33]~229_combout ),
	.datab(\dev_out[77]~548_combout ),
	.datac(\dev_out[81]~400_combout ),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\dev_out[81]~401_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[81]~401 .lut_mask = 16'hAAFE;
defparam \dev_out[81]~401 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[81]~62 (
// Equation(s):
// \dev_out[81]~62_combout  = (\adress[3]~input_o  & ((\Selector5~7_combout ))) # (!\adress[3]~input_o  & (\dev_out[81]~401_combout ))

	.dataa(\dev_out[81]~401_combout ),
	.datab(\Selector5~7_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\dev_out[81]~62_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[81]~62 .lut_mask = 16'hCCAA;
defparam \dev_out[81]~62 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[81]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[81]~62_combout ),
	.asdata(\Selector9~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\adress[4]~input_o ),
	.ena(\dev_out[80]~399_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[81]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[81]~reg0 .is_wysiwyg = "true";
defparam \dev_out[81]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[82]~402 (
// Equation(s):
// \dev_out[82]~402_combout  = (\adress[0]~input_o  & ((\adress[1]~input_o  & (\p_data[31]~input_o )) # (!\adress[1]~input_o  & ((\dev_out[82]~reg0_q ))))) # (!\adress[0]~input_o  & (((\dev_out[82]~reg0_q ))))

	.dataa(\p_data[31]~input_o ),
	.datab(\dev_out[82]~reg0_q ),
	.datac(\adress[0]~input_o ),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\dev_out[82]~402_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[82]~402 .lut_mask = 16'hACCC;
defparam \dev_out[82]~402 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[82]~403 (
// Equation(s):
// \dev_out[82]~403_combout  = (\adress[1]~input_o  & ((\adress[0]~input_o  & (\dev_out[82]~reg0_q )) # (!\adress[0]~input_o  & ((\p_data[0]~input_o )))))

	.dataa(\adress[1]~input_o ),
	.datab(\dev_out[82]~reg0_q ),
	.datac(\p_data[0]~input_o ),
	.datad(\adress[0]~input_o ),
	.cin(gnd),
	.combout(\dev_out[82]~403_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[82]~403 .lut_mask = 16'h88A0;
defparam \dev_out[82]~403 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[82]~404 (
// Equation(s):
// \dev_out[82]~404_combout  = (\adress[5]~input_o  & (\dev_out[82]~402_combout )) # (!\adress[5]~input_o  & (((\dev_out[74]~204_combout ) # (\dev_out[82]~403_combout ))))

	.dataa(\dev_out[82]~402_combout ),
	.datab(\dev_out[74]~204_combout ),
	.datac(\dev_out[82]~403_combout ),
	.datad(\adress[5]~input_o ),
	.cin(gnd),
	.combout(\dev_out[82]~404_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[82]~404 .lut_mask = 16'hAAFC;
defparam \dev_out[82]~404 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[82]~405 (
// Equation(s):
// \dev_out[82]~405_combout  = (\adress[2]~input_o  & (\Selector4~48_combout )) # (!\adress[2]~input_o  & ((\dev_out[82]~404_combout )))

	.dataa(\Selector4~48_combout ),
	.datab(\dev_out[82]~404_combout ),
	.datac(gnd),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\dev_out[82]~405_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[82]~405 .lut_mask = 16'hAACC;
defparam \dev_out[82]~405 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[82]~63 (
// Equation(s):
// \dev_out[82]~63_combout  = (\adress[3]~input_o  & ((\Selector4~43_combout ))) # (!\adress[3]~input_o  & (\dev_out[82]~405_combout ))

	.dataa(\dev_out[82]~405_combout ),
	.datab(\Selector4~43_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\dev_out[82]~63_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[82]~63 .lut_mask = 16'hCCAA;
defparam \dev_out[82]~63 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[82]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[82]~63_combout ),
	.asdata(\Selector8~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\adress[4]~input_o ),
	.ena(\dev_out[80]~399_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[82]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[82]~reg0 .is_wysiwyg = "true";
defparam \dev_out[82]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[83]~406 (
// Equation(s):
// \dev_out[83]~406_combout  = (\dev_out[67]~347_combout ) # ((\dev_out[83]~reg0_q  & (\adress[5]~input_o  $ (\adress[2]~input_o ))))

	.dataa(\dev_out[67]~347_combout ),
	.datab(\dev_out[83]~reg0_q ),
	.datac(\adress[5]~input_o ),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\dev_out[83]~406_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[83]~406 .lut_mask = 16'hAEEA;
defparam \dev_out[83]~406 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[83]~64 (
// Equation(s):
// \dev_out[83]~64_combout  = (\adress[3]~input_o  & ((\Selector3~7_combout ))) # (!\adress[3]~input_o  & (\dev_out[83]~406_combout ))

	.dataa(\dev_out[83]~406_combout ),
	.datab(\Selector3~7_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\dev_out[83]~64_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[83]~64 .lut_mask = 16'hCCAA;
defparam \dev_out[83]~64 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[80]~554 (
// Equation(s):
// \dev_out[80]~554_combout  = (\adress[6]~input_o  & (!\adress[5]~input_o  & ((!\adress[4]~input_o ) # (!\adress[3]~input_o )))) # (!\adress[6]~input_o  & (((\adress[5]~input_o  & \adress[4]~input_o ))))

	.dataa(\adress[3]~input_o ),
	.datab(\adress[6]~input_o ),
	.datac(\adress[5]~input_o ),
	.datad(\adress[4]~input_o ),
	.cin(gnd),
	.combout(\dev_out[80]~554_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[80]~554 .lut_mask = 16'h340C;
defparam \dev_out[80]~554 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[80]~555 (
// Equation(s):
// \dev_out[80]~555_combout  = (\dev_out[80]~554_combout  & (\Selector1~0_combout  & \dev_out[0]~174_combout ))

	.dataa(gnd),
	.datab(\dev_out[80]~554_combout ),
	.datac(\Selector1~0_combout ),
	.datad(\dev_out[0]~174_combout ),
	.cin(gnd),
	.combout(\dev_out[80]~555_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[80]~555 .lut_mask = 16'hC000;
defparam \dev_out[80]~555 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[83]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[83]~64_combout ),
	.asdata(\Selector7~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\adress[4]~input_o ),
	.ena(\dev_out[80]~555_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[83]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[83]~reg0 .is_wysiwyg = "true";
defparam \dev_out[83]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[84]~407 (
// Equation(s):
// \dev_out[84]~407_combout  = (\adress[0]~input_o  & (\dev_out[84]~reg0_q )) # (!\adress[0]~input_o  & ((\adress[1]~input_o  & (\dev_out[84]~reg0_q )) # (!\adress[1]~input_o  & ((\p_data[0]~input_o )))))

	.dataa(\dev_out[84]~reg0_q ),
	.datab(\p_data[0]~input_o ),
	.datac(\adress[0]~input_o ),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\dev_out[84]~407_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[84]~407 .lut_mask = 16'hAAAC;
defparam \dev_out[84]~407 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[84]~408 (
// Equation(s):
// \dev_out[84]~408_combout  = (\adress[5]~input_o  & (((\adress[2]~input_o )))) # (!\adress[5]~input_o  & ((\adress[2]~input_o  & (\dev_out[84]~407_combout )) # (!\adress[2]~input_o  & ((\Selector4~6_combout )))))

	.dataa(\adress[5]~input_o ),
	.datab(\dev_out[84]~407_combout ),
	.datac(\adress[2]~input_o ),
	.datad(\Selector4~6_combout ),
	.cin(gnd),
	.combout(\dev_out[84]~408_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[84]~408 .lut_mask = 16'hE5E0;
defparam \dev_out[84]~408 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[84]~409 (
// Equation(s):
// \dev_out[84]~409_combout  = (!\adress[1]~input_o  & ((\adress[0]~input_o  & (\p_data[31]~input_o )) # (!\adress[0]~input_o  & ((\dev_out[84]~reg0_q )))))

	.dataa(\p_data[31]~input_o ),
	.datab(\dev_out[84]~reg0_q ),
	.datac(\adress[0]~input_o ),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\dev_out[84]~409_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[84]~409 .lut_mask = 16'h00AC;
defparam \dev_out[84]~409 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[84]~410 (
// Equation(s):
// \dev_out[84]~410_combout  = (\dev_out[84]~409_combout ) # ((\adress[1]~input_o  & \Selector129~33_combout ))

	.dataa(\dev_out[84]~409_combout ),
	.datab(\adress[1]~input_o ),
	.datac(\Selector129~33_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dev_out[84]~410_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[84]~410 .lut_mask = 16'hEAEA;
defparam \dev_out[84]~410 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[84]~411 (
// Equation(s):
// \dev_out[84]~411_combout  = (\adress[5]~input_o  & ((\dev_out[84]~408_combout  & ((\dev_out[84]~410_combout ))) # (!\dev_out[84]~408_combout  & (\dev_out[84]~reg0_q )))) # (!\adress[5]~input_o  & (((\dev_out[84]~408_combout ))))

	.dataa(\dev_out[84]~reg0_q ),
	.datab(\adress[5]~input_o ),
	.datac(\dev_out[84]~408_combout ),
	.datad(\dev_out[84]~410_combout ),
	.cin(gnd),
	.combout(\dev_out[84]~411_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[84]~411 .lut_mask = 16'hF838;
defparam \dev_out[84]~411 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[84]~65 (
// Equation(s):
// \dev_out[84]~65_combout  = (\adress[3]~input_o  & ((\Selector6~11_combout ))) # (!\adress[3]~input_o  & (\dev_out[84]~411_combout ))

	.dataa(\dev_out[84]~411_combout ),
	.datab(\Selector6~11_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\dev_out[84]~65_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[84]~65 .lut_mask = 16'hCCAA;
defparam \dev_out[84]~65 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[84]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[84]~65_combout ),
	.asdata(\Selector6~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\adress[4]~input_o ),
	.ena(\dev_out[80]~555_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[84]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[84]~reg0 .is_wysiwyg = "true";
defparam \dev_out[84]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[85]~412 (
// Equation(s):
// \dev_out[85]~412_combout  = (\adress[5]~input_o  & ((\Selector4~52_combout  & (\Selector129~35_combout )) # (!\Selector4~52_combout  & ((\dev_out[85]~reg0_q )))))

	.dataa(\adress[5]~input_o ),
	.datab(\Selector129~35_combout ),
	.datac(\dev_out[85]~reg0_q ),
	.datad(\Selector4~52_combout ),
	.cin(gnd),
	.combout(\dev_out[85]~412_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[85]~412 .lut_mask = 16'h88A0;
defparam \dev_out[85]~412 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[85]~413 (
// Equation(s):
// \dev_out[85]~413_combout  = (\adress[2]~input_o  & ((\adress[1]~input_o  & (\dev_out[85]~reg0_q )) # (!\adress[1]~input_o  & ((\Selector129~0_combout )))))

	.dataa(\adress[2]~input_o ),
	.datab(\dev_out[85]~reg0_q ),
	.datac(\Selector129~0_combout ),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\dev_out[85]~413_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[85]~413 .lut_mask = 16'h88A0;
defparam \dev_out[85]~413 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[85]~414 (
// Equation(s):
// \dev_out[85]~414_combout  = (\dev_out[85]~412_combout ) # ((!\adress[5]~input_o  & ((\Selector5~12_combout ) # (\dev_out[85]~413_combout ))))

	.dataa(\dev_out[85]~412_combout ),
	.datab(\Selector5~12_combout ),
	.datac(\dev_out[85]~413_combout ),
	.datad(\adress[5]~input_o ),
	.cin(gnd),
	.combout(\dev_out[85]~414_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[85]~414 .lut_mask = 16'hAAFE;
defparam \dev_out[85]~414 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[85]~66 (
// Equation(s):
// \dev_out[85]~66_combout  = (\adress[3]~input_o  & ((\Selector5~10_combout ))) # (!\adress[3]~input_o  & (\dev_out[85]~414_combout ))

	.dataa(\dev_out[85]~414_combout ),
	.datab(\Selector5~10_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\dev_out[85]~66_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[85]~66 .lut_mask = 16'hCCAA;
defparam \dev_out[85]~66 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[85]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[85]~66_combout ),
	.asdata(\Selector5~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\adress[4]~input_o ),
	.ena(\dev_out[80]~555_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[85]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[85]~reg0 .is_wysiwyg = "true";
defparam \dev_out[85]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[86]~415 (
// Equation(s):
// \dev_out[86]~415_combout  = (\adress[0]~input_o  & ((\Selector4~52_combout  & (\p_data[31]~input_o )) # (!\Selector4~52_combout  & ((\dev_out[86]~reg0_q ))))) # (!\adress[0]~input_o  & (((\dev_out[86]~reg0_q ))))

	.dataa(\p_data[31]~input_o ),
	.datab(\dev_out[86]~reg0_q ),
	.datac(\adress[0]~input_o ),
	.datad(\Selector4~52_combout ),
	.cin(gnd),
	.combout(\dev_out[86]~415_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[86]~415 .lut_mask = 16'hACCC;
defparam \dev_out[86]~415 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[86]~416 (
// Equation(s):
// \dev_out[86]~416_combout  = (\adress[1]~input_o  & ((\adress[0]~input_o  & (\dev_out[86]~reg0_q )) # (!\adress[0]~input_o  & ((\p_data[0]~input_o )))))

	.dataa(\adress[1]~input_o ),
	.datab(\dev_out[86]~reg0_q ),
	.datac(\p_data[0]~input_o ),
	.datad(\adress[0]~input_o ),
	.cin(gnd),
	.combout(\dev_out[86]~416_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[86]~416 .lut_mask = 16'h88A0;
defparam \dev_out[86]~416 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[86]~417 (
// Equation(s):
// \dev_out[86]~417_combout  = (\adress[2]~input_o  & (((\dev_out[74]~204_combout ) # (\dev_out[86]~416_combout )))) # (!\adress[2]~input_o  & (\Selector4~7_combout ))

	.dataa(\Selector4~7_combout ),
	.datab(\adress[2]~input_o ),
	.datac(\dev_out[74]~204_combout ),
	.datad(\dev_out[86]~416_combout ),
	.cin(gnd),
	.combout(\dev_out[86]~417_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[86]~417 .lut_mask = 16'hEEE2;
defparam \dev_out[86]~417 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[86]~418 (
// Equation(s):
// \dev_out[86]~418_combout  = (\adress[5]~input_o  & (\dev_out[86]~415_combout )) # (!\adress[5]~input_o  & ((\dev_out[86]~417_combout )))

	.dataa(\dev_out[86]~415_combout ),
	.datab(\dev_out[86]~417_combout ),
	.datac(gnd),
	.datad(\adress[5]~input_o ),
	.cin(gnd),
	.combout(\dev_out[86]~418_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[86]~418 .lut_mask = 16'hAACC;
defparam \dev_out[86]~418 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[86]~67 (
// Equation(s):
// \dev_out[86]~67_combout  = (\adress[3]~input_o  & ((\Selector4~49_combout ))) # (!\adress[3]~input_o  & (\dev_out[86]~418_combout ))

	.dataa(\dev_out[86]~418_combout ),
	.datab(\Selector4~49_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\dev_out[86]~67_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[86]~67 .lut_mask = 16'hCCAA;
defparam \dev_out[86]~67 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[86]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[86]~67_combout ),
	.asdata(\Selector4~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\adress[4]~input_o ),
	.ena(\dev_out[80]~555_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[86]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[86]~reg0 .is_wysiwyg = "true";
defparam \dev_out[86]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[87]~419 (
// Equation(s):
// \dev_out[87]~419_combout  = (\adress[6]~input_o  & (\dev_out[87]~311_combout )) # (!\adress[6]~input_o  & (((\Selector4~4_combout  & \Selector3~8_combout ))))

	.dataa(\dev_out[87]~311_combout ),
	.datab(\Selector4~4_combout ),
	.datac(\Selector3~8_combout ),
	.datad(\adress[6]~input_o ),
	.cin(gnd),
	.combout(\dev_out[87]~419_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[87]~419 .lut_mask = 16'hAAC0;
defparam \dev_out[87]~419 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[87]~420 (
// Equation(s):
// \dev_out[87]~420_combout  = \adress[6]~input_o  $ (((!\adress[4]~input_o ) # (!\adress[3]~input_o )))

	.dataa(\adress[3]~input_o ),
	.datab(\adress[4]~input_o ),
	.datac(\adress[6]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dev_out[87]~420_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[87]~420 .lut_mask = 16'h8787;
defparam \dev_out[87]~420 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[87]~421 (
// Equation(s):
// \dev_out[87]~421_combout  = (\dev_out[64]~337_combout  & ((\dev_out[87]~419_combout ) # ((\dev_out[87]~reg0_q  & \dev_out[87]~420_combout )))) # (!\dev_out[64]~337_combout  & (\dev_out[87]~reg0_q ))

	.dataa(\dev_out[87]~reg0_q ),
	.datab(\dev_out[87]~419_combout ),
	.datac(\dev_out[64]~337_combout ),
	.datad(\dev_out[87]~420_combout ),
	.cin(gnd),
	.combout(\dev_out[87]~421_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[87]~421 .lut_mask = 16'hEACA;
defparam \dev_out[87]~421 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[87]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[87]~421_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[87]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[87]~reg0 .is_wysiwyg = "true";
defparam \dev_out[87]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[88]~549 (
// Equation(s):
// \dev_out[88]~549_combout  = (\adress[0]~input_o  & (((\dev_out[88]~reg0_q )))) # (!\adress[0]~input_o  & ((\Mux2~290_combout  & (\p_data[0]~input_o )) # (!\Mux2~290_combout  & ((\dev_out[88]~reg0_q )))))

	.dataa(\p_data[0]~input_o ),
	.datab(\adress[0]~input_o ),
	.datac(\dev_out[88]~reg0_q ),
	.datad(\Mux2~290_combout ),
	.cin(gnd),
	.combout(\dev_out[88]~549_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[88]~549 .lut_mask = 16'hE2F0;
defparam \dev_out[88]~549 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[88]~422 (
// Equation(s):
// \dev_out[88]~422_combout  = (!\adress[1]~input_o  & ((\adress[0]~input_o  & (\p_data[31]~input_o )) # (!\adress[0]~input_o  & ((\dev_out[88]~reg0_q )))))

	.dataa(\p_data[31]~input_o ),
	.datab(\dev_out[88]~reg0_q ),
	.datac(\adress[0]~input_o ),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\dev_out[88]~422_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[88]~422 .lut_mask = 16'h00AC;
defparam \dev_out[88]~422 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[88]~423 (
// Equation(s):
// \dev_out[88]~423_combout  = (!\adress[2]~input_o  & ((\dev_out[88]~422_combout ) # ((\adress[1]~input_o  & \Selector129~33_combout ))))

	.dataa(\dev_out[88]~422_combout ),
	.datab(\adress[1]~input_o ),
	.datac(\Selector129~33_combout ),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\dev_out[88]~423_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[88]~423 .lut_mask = 16'h00EA;
defparam \dev_out[88]~423 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[88]~424 (
// Equation(s):
// \dev_out[88]~424_combout  = (\adress[5]~input_o  & (((\dev_out[72]~227_combout ) # (\dev_out[88]~423_combout )))) # (!\adress[5]~input_o  & (\dev_out[88]~549_combout ))

	.dataa(\dev_out[88]~549_combout ),
	.datab(\adress[5]~input_o ),
	.datac(\dev_out[72]~227_combout ),
	.datad(\dev_out[88]~423_combout ),
	.cin(gnd),
	.combout(\dev_out[88]~424_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[88]~424 .lut_mask = 16'hEEE2;
defparam \dev_out[88]~424 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[88]~68 (
// Equation(s):
// \dev_out[88]~68_combout  = (\adress[3]~input_o  & ((\dev_out[88]~424_combout ))) # (!\adress[3]~input_o  & (\Selector6~2_combout ))

	.dataa(\Selector6~2_combout ),
	.datab(\dev_out[88]~424_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\dev_out[88]~68_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[88]~68 .lut_mask = 16'hCCAA;
defparam \dev_out[88]~68 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[88]~425 (
// Equation(s):
// \dev_out[88]~425_combout  = (\dev_out[0]~174_combout  & (\adress[5]~input_o  $ (\adress[6]~input_o )))

	.dataa(\adress[5]~input_o ),
	.datab(\dev_out[0]~174_combout ),
	.datac(\adress[6]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dev_out[88]~425_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[88]~425 .lut_mask = 16'h4848;
defparam \dev_out[88]~425 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[88]~426 (
// Equation(s):
// \dev_out[88]~426_combout  = (\Selector1~0_combout  & (\dev_out[88]~425_combout  & ((\Selector4~4_combout ) # (\adress[6]~input_o ))))

	.dataa(\Selector4~4_combout ),
	.datab(\Selector1~0_combout ),
	.datac(\adress[6]~input_o ),
	.datad(\dev_out[88]~425_combout ),
	.cin(gnd),
	.combout(\dev_out[88]~426_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[88]~426 .lut_mask = 16'hC800;
defparam \dev_out[88]~426 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[88]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[88]~68_combout ),
	.asdata(\Selector10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\adress[4]~input_o ),
	.ena(\dev_out[88]~426_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[88]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[88]~reg0 .is_wysiwyg = "true";
defparam \dev_out[88]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[89]~427 (
// Equation(s):
// \dev_out[89]~427_combout  = (!\adress[5]~input_o  & ((\Mux2~290_combout  & (\Selector129~0_combout )) # (!\Mux2~290_combout  & ((\dev_out[89]~reg0_q )))))

	.dataa(\Selector129~0_combout ),
	.datab(\dev_out[89]~reg0_q ),
	.datac(\Mux2~290_combout ),
	.datad(\adress[5]~input_o ),
	.cin(gnd),
	.combout(\dev_out[89]~427_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[89]~427 .lut_mask = 16'h00AC;
defparam \dev_out[89]~427 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[89]~428 (
// Equation(s):
// \dev_out[89]~428_combout  = (!\adress[2]~input_o  & ((\dev_out[33]~231_combout ) # ((\dev_out[89]~reg0_q  & !\adress[1]~input_o ))))

	.dataa(\dev_out[33]~231_combout ),
	.datab(\dev_out[89]~reg0_q ),
	.datac(\adress[1]~input_o ),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\dev_out[89]~428_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[89]~428 .lut_mask = 16'h00AE;
defparam \dev_out[89]~428 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[89]~429 (
// Equation(s):
// \dev_out[89]~429_combout  = (\dev_out[89]~427_combout ) # ((\adress[5]~input_o  & ((\dev_out[33]~229_combout ) # (\dev_out[89]~428_combout ))))

	.dataa(\dev_out[89]~427_combout ),
	.datab(\adress[5]~input_o ),
	.datac(\dev_out[33]~229_combout ),
	.datad(\dev_out[89]~428_combout ),
	.cin(gnd),
	.combout(\dev_out[89]~429_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[89]~429 .lut_mask = 16'hEEEA;
defparam \dev_out[89]~429 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[89]~69 (
// Equation(s):
// \dev_out[89]~69_combout  = (\adress[3]~input_o  & ((\dev_out[89]~429_combout ))) # (!\adress[3]~input_o  & (\Selector5~2_combout ))

	.dataa(\Selector5~2_combout ),
	.datab(\dev_out[89]~429_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\dev_out[89]~69_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[89]~69 .lut_mask = 16'hCCAA;
defparam \dev_out[89]~69 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[89]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[89]~69_combout ),
	.asdata(\Selector9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\adress[4]~input_o ),
	.ena(\dev_out[88]~426_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[89]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[89]~reg0 .is_wysiwyg = "true";
defparam \dev_out[89]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[90]~430 (
// Equation(s):
// \dev_out[90]~430_combout  = (\adress[0]~input_o  & ((\adress[1]~input_o  & (\p_data[31]~input_o )) # (!\adress[1]~input_o  & ((\dev_out[90]~reg0_q ))))) # (!\adress[0]~input_o  & (((\dev_out[90]~reg0_q ))))

	.dataa(\p_data[31]~input_o ),
	.datab(\dev_out[90]~reg0_q ),
	.datac(\adress[0]~input_o ),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\dev_out[90]~430_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[90]~430 .lut_mask = 16'hACCC;
defparam \dev_out[90]~430 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[90]~550 (
// Equation(s):
// \dev_out[90]~550_combout  = (\adress[0]~input_o  & ((\p_data[1]~input_o ) # ((\adress[1]~input_o )))) # (!\adress[0]~input_o  & (((\p_data[2]~input_o  & !\adress[1]~input_o ))))

	.dataa(\p_data[1]~input_o ),
	.datab(\p_data[2]~input_o ),
	.datac(\adress[0]~input_o ),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\dev_out[90]~550_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[90]~550 .lut_mask = 16'hF0AC;
defparam \dev_out[90]~550 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[90]~431 (
// Equation(s):
// \dev_out[90]~431_combout  = (\adress[1]~input_o  & ((\dev_out[90]~550_combout  & (\dev_out[90]~reg0_q )) # (!\dev_out[90]~550_combout  & ((\p_data[0]~input_o ))))) # (!\adress[1]~input_o  & (((\dev_out[90]~550_combout ))))

	.dataa(\adress[1]~input_o ),
	.datab(\dev_out[90]~reg0_q ),
	.datac(\p_data[0]~input_o ),
	.datad(\dev_out[90]~550_combout ),
	.cin(gnd),
	.combout(\dev_out[90]~431_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[90]~431 .lut_mask = 16'hDDA0;
defparam \dev_out[90]~431 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[90]~432 (
// Equation(s):
// \dev_out[90]~432_combout  = (\adress[5]~input_o  & (((\adress[2]~input_o )))) # (!\adress[5]~input_o  & ((\adress[2]~input_o  & (\dev_out[90]~reg0_q )) # (!\adress[2]~input_o  & ((\dev_out[90]~431_combout )))))

	.dataa(\adress[5]~input_o ),
	.datab(\dev_out[90]~reg0_q ),
	.datac(\adress[2]~input_o ),
	.datad(\dev_out[90]~431_combout ),
	.cin(gnd),
	.combout(\dev_out[90]~432_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[90]~432 .lut_mask = 16'hE5E0;
defparam \dev_out[90]~432 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[90]~433 (
// Equation(s):
// \dev_out[90]~433_combout  = (\adress[5]~input_o  & ((\dev_out[90]~432_combout  & ((\Selector4~48_combout ))) # (!\dev_out[90]~432_combout  & (\dev_out[90]~430_combout )))) # (!\adress[5]~input_o  & (((\dev_out[90]~432_combout ))))

	.dataa(\dev_out[90]~430_combout ),
	.datab(\adress[5]~input_o ),
	.datac(\dev_out[90]~432_combout ),
	.datad(\Selector4~48_combout ),
	.cin(gnd),
	.combout(\dev_out[90]~433_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[90]~433 .lut_mask = 16'hF838;
defparam \dev_out[90]~433 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[90]~70 (
// Equation(s):
// \dev_out[90]~70_combout  = (\adress[3]~input_o  & ((\dev_out[90]~433_combout ))) # (!\adress[3]~input_o  & (\Selector4~13_combout ))

	.dataa(\Selector4~13_combout ),
	.datab(\dev_out[90]~433_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\dev_out[90]~70_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[90]~70 .lut_mask = 16'hCCAA;
defparam \dev_out[90]~70 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[90]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[90]~70_combout ),
	.asdata(\Selector8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\adress[4]~input_o ),
	.ena(\dev_out[88]~426_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[90]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[90]~reg0 .is_wysiwyg = "true";
defparam \dev_out[90]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[91]~434 (
// Equation(s):
// \dev_out[91]~434_combout  = (\dev_out[67]~347_combout ) # ((\dev_out[91]~reg0_q  & (\adress[5]~input_o  $ (\adress[2]~input_o ))))

	.dataa(\dev_out[67]~347_combout ),
	.datab(\dev_out[91]~reg0_q ),
	.datac(\adress[5]~input_o ),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\dev_out[91]~434_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[91]~434 .lut_mask = 16'hAEEA;
defparam \dev_out[91]~434 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[91]~71 (
// Equation(s):
// \dev_out[91]~71_combout  = (\adress[3]~input_o  & ((\dev_out[91]~434_combout ))) # (!\adress[3]~input_o  & (\Selector3~1_combout ))

	.dataa(\Selector3~1_combout ),
	.datab(\dev_out[91]~434_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\dev_out[91]~71_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[91]~71 .lut_mask = 16'hCCAA;
defparam \dev_out[91]~71 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[91]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[91]~71_combout ),
	.asdata(\Selector7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\adress[4]~input_o ),
	.ena(\dev_out[88]~426_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[91]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[91]~reg0 .is_wysiwyg = "true";
defparam \dev_out[91]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[92]~435 (
// Equation(s):
// \dev_out[92]~435_combout  = (!\adress[1]~input_o  & ((\adress[0]~input_o  & (\p_data[31]~input_o )) # (!\adress[0]~input_o  & ((\dev_out[92]~reg0_q )))))

	.dataa(\p_data[31]~input_o ),
	.datab(\dev_out[92]~reg0_q ),
	.datac(\adress[0]~input_o ),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\dev_out[92]~435_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[92]~435 .lut_mask = 16'h00AC;
defparam \dev_out[92]~435 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[92]~436 (
// Equation(s):
// \dev_out[92]~436_combout  = (\adress[5]~input_o  & ((\dev_out[92]~435_combout ) # ((\adress[1]~input_o  & \Selector129~33_combout ))))

	.dataa(\adress[5]~input_o ),
	.datab(\dev_out[92]~435_combout ),
	.datac(\adress[1]~input_o ),
	.datad(\Selector129~33_combout ),
	.cin(gnd),
	.combout(\dev_out[92]~436_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[92]~436 .lut_mask = 16'hA888;
defparam \dev_out[92]~436 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[92]~437 (
// Equation(s):
// \dev_out[92]~437_combout  = (!\adress[5]~input_o  & ((\Selector4~51_combout  & (\dev_out[92]~reg0_q )) # (!\Selector4~51_combout  & ((\p_data[0]~input_o )))))

	.dataa(\dev_out[92]~reg0_q ),
	.datab(\p_data[0]~input_o ),
	.datac(\Selector4~51_combout ),
	.datad(\adress[5]~input_o ),
	.cin(gnd),
	.combout(\dev_out[92]~437_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[92]~437 .lut_mask = 16'h00AC;
defparam \dev_out[92]~437 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[92]~438 (
// Equation(s):
// \dev_out[92]~438_combout  = (\adress[2]~input_o  & (((\dev_out[92]~436_combout ) # (\dev_out[92]~437_combout )))) # (!\adress[2]~input_o  & (\Selector4~6_combout ))

	.dataa(\Selector4~6_combout ),
	.datab(\adress[2]~input_o ),
	.datac(\dev_out[92]~436_combout ),
	.datad(\dev_out[92]~437_combout ),
	.cin(gnd),
	.combout(\dev_out[92]~438_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[92]~438 .lut_mask = 16'hEEE2;
defparam \dev_out[92]~438 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[92]~72 (
// Equation(s):
// \dev_out[92]~72_combout  = (\adress[3]~input_o  & ((\dev_out[92]~438_combout ))) # (!\adress[3]~input_o  & (\Selector6~0_combout ))

	.dataa(\Selector6~0_combout ),
	.datab(\dev_out[92]~438_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\dev_out[92]~72_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[92]~72 .lut_mask = 16'hCCAA;
defparam \dev_out[92]~72 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[92]~439 (
// Equation(s):
// \dev_out[92]~439_combout  = (\dev_out[0]~174_combout  & ((\adress[6]~input_o  & ((!\adress[5]~input_o ))) # (!\adress[6]~input_o  & (\Selector4~4_combout  & \adress[5]~input_o ))))

	.dataa(\Selector4~4_combout ),
	.datab(\dev_out[0]~174_combout ),
	.datac(\adress[6]~input_o ),
	.datad(\adress[5]~input_o ),
	.cin(gnd),
	.combout(\dev_out[92]~439_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[92]~439 .lut_mask = 16'h08C0;
defparam \dev_out[92]~439 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[92]~440 (
// Equation(s):
// \dev_out[92]~440_combout  = (\Selector1~0_combout  & (\dev_out[92]~439_combout  & ((\adress[2]~input_o ) # (!\adress[5]~input_o ))))

	.dataa(\adress[2]~input_o ),
	.datab(\Selector1~0_combout ),
	.datac(\adress[5]~input_o ),
	.datad(\dev_out[92]~439_combout ),
	.cin(gnd),
	.combout(\dev_out[92]~440_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[92]~440 .lut_mask = 16'h8C00;
defparam \dev_out[92]~440 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[92]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[92]~72_combout ),
	.asdata(\Selector6~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\adress[4]~input_o ),
	.ena(\dev_out[92]~440_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[92]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[92]~reg0 .is_wysiwyg = "true";
defparam \dev_out[92]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[93]~441 (
// Equation(s):
// \dev_out[93]~441_combout  = (\dev_out[33]~230_combout  & (\dev_out[93]~reg0_q )) # (!\dev_out[33]~230_combout  & (((\Selector129~24_combout ) # (\dev_out[33]~231_combout ))))

	.dataa(\dev_out[93]~reg0_q ),
	.datab(\Selector129~24_combout ),
	.datac(\dev_out[33]~231_combout ),
	.datad(\dev_out[33]~230_combout ),
	.cin(gnd),
	.combout(\dev_out[93]~441_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[93]~441 .lut_mask = 16'hAAFC;
defparam \dev_out[93]~441 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[93]~442 (
// Equation(s):
// \dev_out[93]~442_combout  = (\Selector5~12_combout ) # ((\adress[2]~input_o  & \dev_out[93]~441_combout ))

	.dataa(\Selector5~12_combout ),
	.datab(\adress[2]~input_o ),
	.datac(\dev_out[93]~441_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dev_out[93]~442_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[93]~442 .lut_mask = 16'hEAEA;
defparam \dev_out[93]~442 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[93]~73 (
// Equation(s):
// \dev_out[93]~73_combout  = (\adress[3]~input_o  & ((\dev_out[93]~442_combout ))) # (!\adress[3]~input_o  & (\Selector5~0_combout ))

	.dataa(\Selector5~0_combout ),
	.datab(\dev_out[93]~442_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\dev_out[93]~73_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[93]~73 .lut_mask = 16'hCCAA;
defparam \dev_out[93]~73 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[93]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[93]~73_combout ),
	.asdata(\Selector5~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\adress[4]~input_o ),
	.ena(\dev_out[92]~440_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[93]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[93]~reg0 .is_wysiwyg = "true";
defparam \dev_out[93]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \Selector36~0 (
// Equation(s):
// \Selector36~0_combout  = (!\adress[6]~input_o  & ((\Selector4~53_combout ) # ((\dev_out[94]~reg0_q  & \Selector4~59_combout ))))

	.dataa(\Selector4~53_combout ),
	.datab(\dev_out[94]~reg0_q ),
	.datac(\Selector4~59_combout ),
	.datad(\adress[6]~input_o ),
	.cin(gnd),
	.combout(\Selector36~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector36~0 .lut_mask = 16'h00EA;
defparam \Selector36~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector36~1 (
// Equation(s):
// \Selector36~1_combout  = (\adress[1]~input_o  & ((\adress[0]~input_o  & (\dev_out[94]~reg0_q )) # (!\adress[0]~input_o  & ((\p_data[0]~input_o )))))

	.dataa(\adress[1]~input_o ),
	.datab(\dev_out[94]~reg0_q ),
	.datac(\p_data[0]~input_o ),
	.datad(\adress[0]~input_o ),
	.cin(gnd),
	.combout(\Selector36~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector36~1 .lut_mask = 16'h88A0;
defparam \Selector36~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector36~2 (
// Equation(s):
// \Selector36~2_combout  = (\adress[2]~input_o  & (((\dev_out[74]~204_combout ) # (\Selector36~1_combout )))) # (!\adress[2]~input_o  & (\Selector4~7_combout ))

	.dataa(\Selector4~7_combout ),
	.datab(\adress[2]~input_o ),
	.datac(\dev_out[74]~204_combout ),
	.datad(\Selector36~1_combout ),
	.cin(gnd),
	.combout(\Selector36~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector36~2 .lut_mask = 16'hEEE2;
defparam \Selector36~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector36~3 (
// Equation(s):
// \Selector36~3_combout  = (\adress[4]~input_o  & ((\adress[3]~input_o  & (\Selector36~2_combout )) # (!\adress[3]~input_o  & ((\Selector4~23_combout )))))

	.dataa(\adress[4]~input_o ),
	.datab(\Selector36~2_combout ),
	.datac(\Selector4~23_combout ),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\Selector36~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector36~3 .lut_mask = 16'h88A0;
defparam \Selector36~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector36~4 (
// Equation(s):
// \Selector36~4_combout  = (\adress[6]~input_o  & ((\Selector36~3_combout ) # ((\Selector4~50_combout  & !\adress[4]~input_o ))))

	.dataa(\adress[6]~input_o ),
	.datab(\Selector36~3_combout ),
	.datac(\Selector4~50_combout ),
	.datad(\adress[4]~input_o ),
	.cin(gnd),
	.combout(\Selector36~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector36~4 .lut_mask = 16'h88A8;
defparam \Selector36~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[94]~443 (
// Equation(s):
// \dev_out[94]~443_combout  = (\dev_out[64]~337_combout  & (((\Selector36~0_combout ) # (\Selector36~4_combout )))) # (!\dev_out[64]~337_combout  & (\dev_out[94]~reg0_q ))

	.dataa(\dev_out[94]~reg0_q ),
	.datab(\dev_out[64]~337_combout ),
	.datac(\Selector36~0_combout ),
	.datad(\Selector36~4_combout ),
	.cin(gnd),
	.combout(\dev_out[94]~443_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[94]~443 .lut_mask = 16'hEEE2;
defparam \dev_out[94]~443 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[94]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[94]~443_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[94]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[94]~reg0 .is_wysiwyg = "true";
defparam \dev_out[94]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[65]~444 (
// Equation(s):
// \dev_out[65]~444_combout  = (\dev_out[0]~174_combout  & (\adress[6]~input_o  & \Selector1~0_combout ))

	.dataa(\dev_out[0]~174_combout ),
	.datab(\adress[6]~input_o ),
	.datac(\Selector1~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dev_out[65]~444_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[65]~444 .lut_mask = 16'h8080;
defparam \dev_out[65]~444 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[95]~445 (
// Equation(s):
// \dev_out[95]~445_combout  = (\dev_out[65]~444_combout  & ((\adress[5]~input_o  & (\dev_out[95]~reg0_q )) # (!\adress[5]~input_o  & ((\Selector3~10_combout ))))) # (!\dev_out[65]~444_combout  & (\dev_out[95]~reg0_q ))

	.dataa(\dev_out[95]~reg0_q ),
	.datab(\Selector3~10_combout ),
	.datac(\dev_out[65]~444_combout ),
	.datad(\adress[5]~input_o ),
	.cin(gnd),
	.combout(\dev_out[95]~445_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[95]~445 .lut_mask = 16'hAACA;
defparam \dev_out[95]~445 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[95]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[95]~445_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[95]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[95]~reg0 .is_wysiwyg = "true";
defparam \dev_out[95]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \Selector34~0 (
// Equation(s):
// \Selector34~0_combout  = (\adress[5]~input_o  & ((\Selector18~7_combout ) # ((\dev_out[96]~reg0_q  & !\Equal3~3_combout ))))

	.dataa(\adress[5]~input_o ),
	.datab(\Selector18~7_combout ),
	.datac(\dev_out[96]~reg0_q ),
	.datad(\Equal3~3_combout ),
	.cin(gnd),
	.combout(\Selector34~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector34~0 .lut_mask = 16'h88A8;
defparam \Selector34~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector34~1 (
// Equation(s):
// \Selector34~1_combout  = (\adress[0]~input_o  & (\p_data[31]~input_o )) # (!\adress[0]~input_o  & ((\dev_out[96]~reg0_q )))

	.dataa(\p_data[31]~input_o ),
	.datab(\adress[0]~input_o ),
	.datac(\dev_out[96]~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector34~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector34~1 .lut_mask = 16'hB8B8;
defparam \Selector34~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector34~2 (
// Equation(s):
// \Selector34~2_combout  = (!\adress[2]~input_o  & ((\adress[1]~input_o  & (\Selector129~33_combout )) # (!\adress[1]~input_o  & ((\Selector34~1_combout )))))

	.dataa(\adress[2]~input_o ),
	.datab(\adress[1]~input_o ),
	.datac(\Selector129~33_combout ),
	.datad(\Selector34~1_combout ),
	.cin(gnd),
	.combout(\Selector34~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector34~2 .lut_mask = 16'h5140;
defparam \Selector34~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector34~3 (
// Equation(s):
// \Selector34~3_combout  = (\adress[3]~input_o  & (\Selector6~7_combout )) # (!\adress[3]~input_o  & (((\dev_out[72]~227_combout ) # (\Selector34~2_combout ))))

	.dataa(\Selector6~7_combout ),
	.datab(\dev_out[72]~227_combout ),
	.datac(\Selector34~2_combout ),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\Selector34~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector34~3 .lut_mask = 16'hAAFC;
defparam \Selector34~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector34~4 (
// Equation(s):
// \Selector34~4_combout  = (!\adress[5]~input_o  & ((\adress[4]~input_o  & (\Selector10~1_combout )) # (!\adress[4]~input_o  & ((\Selector34~3_combout )))))

	.dataa(\Selector10~1_combout ),
	.datab(\Selector34~3_combout ),
	.datac(\adress[4]~input_o ),
	.datad(\adress[5]~input_o ),
	.cin(gnd),
	.combout(\Selector34~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector34~4 .lut_mask = 16'h00AC;
defparam \Selector34~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[96]~446 (
// Equation(s):
// \dev_out[96]~446_combout  = (\dev_out[65]~444_combout  & (((\Selector34~0_combout ) # (\Selector34~4_combout )))) # (!\dev_out[65]~444_combout  & (\dev_out[96]~reg0_q ))

	.dataa(\dev_out[96]~reg0_q ),
	.datab(\dev_out[65]~444_combout ),
	.datac(\Selector34~0_combout ),
	.datad(\Selector34~4_combout ),
	.cin(gnd),
	.combout(\dev_out[96]~446_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[96]~446 .lut_mask = 16'hEEE2;
defparam \dev_out[96]~446 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[96]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[96]~446_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[96]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[96]~reg0 .is_wysiwyg = "true";
defparam \dev_out[96]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[97]~447 (
// Equation(s):
// \dev_out[97]~447_combout  = (\dev_out[33]~230_combout  & (((\Selector129~24_combout ) # (\dev_out[33]~231_combout )))) # (!\dev_out[33]~230_combout  & (\dev_out[97]~reg0_q ))

	.dataa(\dev_out[97]~reg0_q ),
	.datab(\dev_out[33]~230_combout ),
	.datac(\Selector129~24_combout ),
	.datad(\dev_out[33]~231_combout ),
	.cin(gnd),
	.combout(\dev_out[97]~447_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[97]~447 .lut_mask = 16'hEEE2;
defparam \dev_out[97]~447 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[97]~448 (
// Equation(s):
// \dev_out[97]~448_combout  = (\dev_out[33]~229_combout ) # ((\dev_out[97]~447_combout  & !\adress[2]~input_o ))

	.dataa(\dev_out[33]~229_combout ),
	.datab(\dev_out[97]~447_combout ),
	.datac(gnd),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\dev_out[97]~448_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[97]~448 .lut_mask = 16'hAAEE;
defparam \dev_out[97]~448 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[97]~74 (
// Equation(s):
// \dev_out[97]~74_combout  = (\adress[3]~input_o  & ((\Selector5~7_combout ))) # (!\adress[3]~input_o  & (\dev_out[97]~448_combout ))

	.dataa(\dev_out[97]~448_combout ),
	.datab(\Selector5~7_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\dev_out[97]~74_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[97]~74 .lut_mask = 16'hCCAA;
defparam \dev_out[97]~74 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[97]~449 (
// Equation(s):
// \dev_out[97]~449_combout  = (\dev_out[0]~174_combout  & (\adress[6]~input_o  & (\Selector1~0_combout  & \dev_out[33]~538_combout )))

	.dataa(\dev_out[0]~174_combout ),
	.datab(\adress[6]~input_o ),
	.datac(\Selector1~0_combout ),
	.datad(\dev_out[33]~538_combout ),
	.cin(gnd),
	.combout(\dev_out[97]~449_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[97]~449 .lut_mask = 16'h8000;
defparam \dev_out[97]~449 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[97]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[97]~74_combout ),
	.asdata(\Selector9~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\adress[4]~input_o ),
	.ena(\dev_out[97]~449_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[97]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[97]~reg0 .is_wysiwyg = "true";
defparam \dev_out[97]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[98]~450 (
// Equation(s):
// \dev_out[98]~450_combout  = (\dev_out[98]~reg0_q  & (\adress[5]~input_o  $ (((!\adress[1]~input_o ) # (!\adress[0]~input_o )))))

	.dataa(\dev_out[98]~reg0_q ),
	.datab(\adress[0]~input_o ),
	.datac(\adress[1]~input_o ),
	.datad(\adress[5]~input_o ),
	.cin(gnd),
	.combout(\dev_out[98]~450_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[98]~450 .lut_mask = 16'h802A;
defparam \dev_out[98]~450 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[98]~451 (
// Equation(s):
// \dev_out[98]~451_combout  = (\adress[5]~input_o  & (((\p_data[0]~input_o  & !\adress[0]~input_o )))) # (!\adress[5]~input_o  & (\p_data[31]~input_o  & ((\adress[0]~input_o ))))

	.dataa(\p_data[31]~input_o ),
	.datab(\p_data[0]~input_o ),
	.datac(\adress[5]~input_o ),
	.datad(\adress[0]~input_o ),
	.cin(gnd),
	.combout(\dev_out[98]~451_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[98]~451 .lut_mask = 16'h0AC0;
defparam \dev_out[98]~451 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[98]~452 (
// Equation(s):
// \dev_out[98]~452_combout  = (\adress[1]~input_o  & (\dev_out[98]~451_combout )) # (!\adress[1]~input_o  & (((\adress[5]~input_o  & \Selector129~1_combout ))))

	.dataa(\dev_out[98]~451_combout ),
	.datab(\adress[5]~input_o ),
	.datac(\Selector129~1_combout ),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\dev_out[98]~452_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[98]~452 .lut_mask = 16'hAAC0;
defparam \dev_out[98]~452 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[98]~453 (
// Equation(s):
// \dev_out[98]~453_combout  = (\adress[2]~input_o  & (\Selector4~48_combout )) # (!\adress[2]~input_o  & (((\dev_out[98]~450_combout ) # (\dev_out[98]~452_combout ))))

	.dataa(\Selector4~48_combout ),
	.datab(\dev_out[98]~450_combout ),
	.datac(\dev_out[98]~452_combout ),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\dev_out[98]~453_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[98]~453 .lut_mask = 16'hAAFC;
defparam \dev_out[98]~453 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[98]~75 (
// Equation(s):
// \dev_out[98]~75_combout  = (\adress[3]~input_o  & ((\Selector4~43_combout ))) # (!\adress[3]~input_o  & (\dev_out[98]~453_combout ))

	.dataa(\dev_out[98]~453_combout ),
	.datab(\Selector4~43_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\dev_out[98]~75_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[98]~75 .lut_mask = 16'hCCAA;
defparam \dev_out[98]~75 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[98]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[98]~75_combout ),
	.asdata(\Selector8~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\adress[4]~input_o ),
	.ena(\dev_out[97]~449_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[98]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[98]~reg0 .is_wysiwyg = "true";
defparam \dev_out[98]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[99]~454 (
// Equation(s):
// \dev_out[99]~454_combout  = (\dev_out[35]~239_combout ) # ((\dev_out[99]~reg0_q  & (\adress[5]~input_o  $ (!\adress[2]~input_o ))))

	.dataa(\dev_out[35]~239_combout ),
	.datab(\dev_out[99]~reg0_q ),
	.datac(\adress[5]~input_o ),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\dev_out[99]~454_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[99]~454 .lut_mask = 16'hEAAE;
defparam \dev_out[99]~454 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[99]~76 (
// Equation(s):
// \dev_out[99]~76_combout  = (\adress[3]~input_o  & ((\Selector3~7_combout ))) # (!\adress[3]~input_o  & (\dev_out[99]~454_combout ))

	.dataa(\dev_out[99]~454_combout ),
	.datab(\Selector3~7_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\dev_out[99]~76_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[99]~76 .lut_mask = 16'hCCAA;
defparam \dev_out[99]~76 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[97]~551 (
// Equation(s):
// \dev_out[97]~551_combout  = (!\adress[7]~input_o  & (!\adress[8]~input_o  & (!\adress[9]~input_o  & \adress[6]~input_o )))

	.dataa(\adress[7]~input_o ),
	.datab(\adress[8]~input_o ),
	.datac(\adress[9]~input_o ),
	.datad(\adress[6]~input_o ),
	.cin(gnd),
	.combout(\dev_out[97]~551_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[97]~551 .lut_mask = 16'h0100;
defparam \dev_out[97]~551 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[97]~455 (
// Equation(s):
// \dev_out[97]~455_combout  = (\Selector1~0_combout  & (\dev_out[97]~551_combout  & ((\dev_out[48]~175_combout ) # (!\adress[5]~input_o ))))

	.dataa(\dev_out[48]~175_combout ),
	.datab(\adress[5]~input_o ),
	.datac(\Selector1~0_combout ),
	.datad(\dev_out[97]~551_combout ),
	.cin(gnd),
	.combout(\dev_out[97]~455_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[97]~455 .lut_mask = 16'hB000;
defparam \dev_out[97]~455 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[99]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[99]~76_combout ),
	.asdata(\Selector7~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\adress[4]~input_o ),
	.ena(\dev_out[97]~455_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[99]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[99]~reg0 .is_wysiwyg = "true";
defparam \dev_out[99]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[100]~456 (
// Equation(s):
// \dev_out[100]~456_combout  = (\dev_out[100]~reg0_q  & ((\dev_out[36]~242_combout ) # ((\adress[5]~input_o  & \Selector6~13_combout )))) # (!\dev_out[100]~reg0_q  & (\adress[5]~input_o  & (\Selector6~13_combout )))

	.dataa(\dev_out[100]~reg0_q ),
	.datab(\adress[5]~input_o ),
	.datac(\Selector6~13_combout ),
	.datad(\dev_out[36]~242_combout ),
	.cin(gnd),
	.combout(\dev_out[100]~456_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[100]~456 .lut_mask = 16'hEAC0;
defparam \dev_out[100]~456 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[100]~457 (
// Equation(s):
// \dev_out[100]~457_combout  = (\adress[5]~input_o  & ((\Selector4~51_combout  & (\dev_out[100]~reg0_q )) # (!\Selector4~51_combout  & ((\p_data[0]~input_o )))))

	.dataa(\adress[5]~input_o ),
	.datab(\dev_out[100]~reg0_q ),
	.datac(\p_data[0]~input_o ),
	.datad(\Selector4~51_combout ),
	.cin(gnd),
	.combout(\dev_out[100]~457_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[100]~457 .lut_mask = 16'h88A0;
defparam \dev_out[100]~457 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[100]~458 (
// Equation(s):
// \dev_out[100]~458_combout  = (\dev_out[100]~456_combout ) # ((\adress[2]~input_o  & ((\dev_out[36]~245_combout ) # (\dev_out[100]~457_combout ))))

	.dataa(\dev_out[100]~456_combout ),
	.datab(\adress[2]~input_o ),
	.datac(\dev_out[36]~245_combout ),
	.datad(\dev_out[100]~457_combout ),
	.cin(gnd),
	.combout(\dev_out[100]~458_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[100]~458 .lut_mask = 16'hEEEA;
defparam \dev_out[100]~458 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[100]~77 (
// Equation(s):
// \dev_out[100]~77_combout  = (\adress[3]~input_o  & ((\Selector6~11_combout ))) # (!\adress[3]~input_o  & (\dev_out[100]~458_combout ))

	.dataa(\dev_out[100]~458_combout ),
	.datab(\Selector6~11_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\dev_out[100]~77_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[100]~77 .lut_mask = 16'hCCAA;
defparam \dev_out[100]~77 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[100]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[100]~77_combout ),
	.asdata(\Selector6~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\adress[4]~input_o ),
	.ena(\dev_out[97]~455_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[100]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[100]~reg0 .is_wysiwyg = "true";
defparam \dev_out[100]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[101]~459 (
// Equation(s):
// \dev_out[101]~459_combout  = (!\adress[5]~input_o  & ((\Selector4~52_combout  & (\Selector129~35_combout )) # (!\Selector4~52_combout  & ((\dev_out[101]~reg0_q )))))

	.dataa(\Selector129~35_combout ),
	.datab(\dev_out[101]~reg0_q ),
	.datac(\Selector4~52_combout ),
	.datad(\adress[5]~input_o ),
	.cin(gnd),
	.combout(\dev_out[101]~459_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[101]~459 .lut_mask = 16'h00AC;
defparam \dev_out[101]~459 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[101]~460 (
// Equation(s):
// \dev_out[101]~460_combout  = (\adress[2]~input_o  & ((\adress[1]~input_o  & (\dev_out[101]~reg0_q )) # (!\adress[1]~input_o  & ((\Selector129~0_combout )))))

	.dataa(\adress[2]~input_o ),
	.datab(\dev_out[101]~reg0_q ),
	.datac(\Selector129~0_combout ),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\dev_out[101]~460_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[101]~460 .lut_mask = 16'h88A0;
defparam \dev_out[101]~460 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[101]~461 (
// Equation(s):
// \dev_out[101]~461_combout  = (\dev_out[101]~459_combout ) # ((\adress[5]~input_o  & ((\Selector5~12_combout ) # (\dev_out[101]~460_combout ))))

	.dataa(\dev_out[101]~459_combout ),
	.datab(\adress[5]~input_o ),
	.datac(\Selector5~12_combout ),
	.datad(\dev_out[101]~460_combout ),
	.cin(gnd),
	.combout(\dev_out[101]~461_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[101]~461 .lut_mask = 16'hEEEA;
defparam \dev_out[101]~461 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[101]~78 (
// Equation(s):
// \dev_out[101]~78_combout  = (\adress[3]~input_o  & ((\Selector5~10_combout ))) # (!\adress[3]~input_o  & (\dev_out[101]~461_combout ))

	.dataa(\dev_out[101]~461_combout ),
	.datab(\Selector5~10_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\dev_out[101]~78_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[101]~78 .lut_mask = 16'hCCAA;
defparam \dev_out[101]~78 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[101]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[101]~78_combout ),
	.asdata(\Selector5~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\adress[4]~input_o ),
	.ena(\dev_out[97]~455_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[101]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[101]~reg0 .is_wysiwyg = "true";
defparam \dev_out[101]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[102]~462 (
// Equation(s):
// \dev_out[102]~462_combout  = (\adress[0]~input_o  & ((\adress[5]~input_o  & (\dev_out[102]~reg0_q )) # (!\adress[5]~input_o  & ((\p_data[31]~input_o )))))

	.dataa(\adress[0]~input_o ),
	.datab(\dev_out[102]~reg0_q ),
	.datac(\p_data[31]~input_o ),
	.datad(\adress[5]~input_o ),
	.cin(gnd),
	.combout(\dev_out[102]~462_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[102]~462 .lut_mask = 16'h88A0;
defparam \dev_out[102]~462 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[102]~463 (
// Equation(s):
// \dev_out[102]~463_combout  = (\Selector4~52_combout  & ((\dev_out[102]~462_combout ) # ((\adress[5]~input_o  & \Selector18~6_combout ))))

	.dataa(\Selector4~52_combout ),
	.datab(\dev_out[102]~462_combout ),
	.datac(\adress[5]~input_o ),
	.datad(\Selector18~6_combout ),
	.cin(gnd),
	.combout(\dev_out[102]~463_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[102]~463 .lut_mask = 16'hA888;
defparam \dev_out[102]~463 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[102]~464 (
// Equation(s):
// \dev_out[102]~464_combout  = (\dev_out[38]~251_combout ) # ((\dev_out[102]~463_combout ) # ((\dev_out[102]~reg0_q  & \dev_out[38]~254_combout )))

	.dataa(\dev_out[38]~251_combout ),
	.datab(\dev_out[102]~463_combout ),
	.datac(\dev_out[102]~reg0_q ),
	.datad(\dev_out[38]~254_combout ),
	.cin(gnd),
	.combout(\dev_out[102]~464_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[102]~464 .lut_mask = 16'hFEEE;
defparam \dev_out[102]~464 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[102]~79 (
// Equation(s):
// \dev_out[102]~79_combout  = (\adress[3]~input_o  & ((\Selector4~49_combout ))) # (!\adress[3]~input_o  & (\dev_out[102]~464_combout ))

	.dataa(\dev_out[102]~464_combout ),
	.datab(\Selector4~49_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\dev_out[102]~79_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[102]~79 .lut_mask = 16'hCCAA;
defparam \dev_out[102]~79 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[102]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[102]~79_combout ),
	.asdata(\Selector4~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\adress[4]~input_o ),
	.ena(\dev_out[97]~455_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[102]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[102]~reg0 .is_wysiwyg = "true";
defparam \dev_out[102]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[103]~465 (
// Equation(s):
// \dev_out[103]~465_combout  = (\dev_out[65]~444_combout  & ((\dev_out[103]~257_combout ) # ((\dev_out[103]~reg0_q  & !\dev_out[39]~258_combout )))) # (!\dev_out[65]~444_combout  & (((\dev_out[103]~reg0_q ))))

	.dataa(\dev_out[103]~257_combout ),
	.datab(\dev_out[103]~reg0_q ),
	.datac(\dev_out[65]~444_combout ),
	.datad(\dev_out[39]~258_combout ),
	.cin(gnd),
	.combout(\dev_out[103]~465_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[103]~465 .lut_mask = 16'hACEC;
defparam \dev_out[103]~465 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[103]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[103]~465_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[103]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[103]~reg0 .is_wysiwyg = "true";
defparam \dev_out[103]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[104]~552 (
// Equation(s):
// \dev_out[104]~552_combout  = (\adress[0]~input_o  & (((\dev_out[104]~reg0_q )))) # (!\adress[0]~input_o  & ((\Mux2~290_combout  & (\p_data[0]~input_o )) # (!\Mux2~290_combout  & ((\dev_out[104]~reg0_q )))))

	.dataa(\p_data[0]~input_o ),
	.datab(\adress[0]~input_o ),
	.datac(\dev_out[104]~reg0_q ),
	.datad(\Mux2~290_combout ),
	.cin(gnd),
	.combout(\dev_out[104]~552_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[104]~552 .lut_mask = 16'hE2F0;
defparam \dev_out[104]~552 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[104]~466 (
// Equation(s):
// \dev_out[104]~466_combout  = (!\adress[1]~input_o  & ((\adress[0]~input_o  & (\p_data[31]~input_o )) # (!\adress[0]~input_o  & ((\dev_out[104]~reg0_q )))))

	.dataa(\p_data[31]~input_o ),
	.datab(\dev_out[104]~reg0_q ),
	.datac(\adress[0]~input_o ),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\dev_out[104]~466_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[104]~466 .lut_mask = 16'h00AC;
defparam \dev_out[104]~466 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[104]~467 (
// Equation(s):
// \dev_out[104]~467_combout  = (!\adress[2]~input_o  & ((\dev_out[104]~466_combout ) # ((\adress[1]~input_o  & \Selector129~33_combout ))))

	.dataa(\dev_out[104]~466_combout ),
	.datab(\adress[1]~input_o ),
	.datac(\Selector129~33_combout ),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\dev_out[104]~467_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[104]~467 .lut_mask = 16'h00EA;
defparam \dev_out[104]~467 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[104]~468 (
// Equation(s):
// \dev_out[104]~468_combout  = (\adress[5]~input_o  & (\dev_out[104]~552_combout )) # (!\adress[5]~input_o  & (((\dev_out[72]~227_combout ) # (\dev_out[104]~467_combout ))))

	.dataa(\dev_out[104]~552_combout ),
	.datab(\dev_out[72]~227_combout ),
	.datac(\dev_out[104]~467_combout ),
	.datad(\adress[5]~input_o ),
	.cin(gnd),
	.combout(\dev_out[104]~468_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[104]~468 .lut_mask = 16'hAAFC;
defparam \dev_out[104]~468 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[104]~80 (
// Equation(s):
// \dev_out[104]~80_combout  = (\adress[3]~input_o  & ((\dev_out[104]~468_combout ))) # (!\adress[3]~input_o  & (\Selector6~2_combout ))

	.dataa(\Selector6~2_combout ),
	.datab(\dev_out[104]~468_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\dev_out[104]~80_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[104]~80 .lut_mask = 16'hCCAA;
defparam \dev_out[104]~80 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[104]~469 (
// Equation(s):
// \dev_out[104]~469_combout  = (\dev_out[0]~174_combout  & (\adress[6]~input_o  & (\Selector1~0_combout  & \dev_out[40]~263_combout )))

	.dataa(\dev_out[0]~174_combout ),
	.datab(\adress[6]~input_o ),
	.datac(\Selector1~0_combout ),
	.datad(\dev_out[40]~263_combout ),
	.cin(gnd),
	.combout(\dev_out[104]~469_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[104]~469 .lut_mask = 16'h8000;
defparam \dev_out[104]~469 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[104]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[104]~80_combout ),
	.asdata(\Selector10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\adress[4]~input_o ),
	.ena(\dev_out[104]~469_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[104]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[104]~reg0 .is_wysiwyg = "true";
defparam \dev_out[104]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[105]~470 (
// Equation(s):
// \dev_out[105]~470_combout  = (\adress[5]~input_o  & ((\Mux2~290_combout  & (\Selector129~0_combout )) # (!\Mux2~290_combout  & ((\dev_out[105]~reg0_q )))))

	.dataa(\adress[5]~input_o ),
	.datab(\Selector129~0_combout ),
	.datac(\dev_out[105]~reg0_q ),
	.datad(\Mux2~290_combout ),
	.cin(gnd),
	.combout(\dev_out[105]~470_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[105]~470 .lut_mask = 16'h88A0;
defparam \dev_out[105]~470 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[105]~471 (
// Equation(s):
// \dev_out[105]~471_combout  = (!\adress[2]~input_o  & ((\dev_out[33]~231_combout ) # ((\dev_out[105]~reg0_q  & !\adress[1]~input_o ))))

	.dataa(\dev_out[33]~231_combout ),
	.datab(\dev_out[105]~reg0_q ),
	.datac(\adress[1]~input_o ),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\dev_out[105]~471_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[105]~471 .lut_mask = 16'h00AE;
defparam \dev_out[105]~471 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[105]~472 (
// Equation(s):
// \dev_out[105]~472_combout  = (\dev_out[105]~470_combout ) # ((!\adress[5]~input_o  & ((\dev_out[33]~229_combout ) # (\dev_out[105]~471_combout ))))

	.dataa(\dev_out[105]~470_combout ),
	.datab(\dev_out[33]~229_combout ),
	.datac(\dev_out[105]~471_combout ),
	.datad(\adress[5]~input_o ),
	.cin(gnd),
	.combout(\dev_out[105]~472_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[105]~472 .lut_mask = 16'hAAFE;
defparam \dev_out[105]~472 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[105]~81 (
// Equation(s):
// \dev_out[105]~81_combout  = (\adress[3]~input_o  & ((\dev_out[105]~472_combout ))) # (!\adress[3]~input_o  & (\Selector5~2_combout ))

	.dataa(\Selector5~2_combout ),
	.datab(\dev_out[105]~472_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\dev_out[105]~81_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[105]~81 .lut_mask = 16'hCCAA;
defparam \dev_out[105]~81 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[105]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[105]~81_combout ),
	.asdata(\Selector9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\adress[4]~input_o ),
	.ena(\dev_out[104]~469_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[105]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[105]~reg0 .is_wysiwyg = "true";
defparam \dev_out[105]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[106]~473 (
// Equation(s):
// \dev_out[106]~473_combout  = (\adress[1]~input_o  & ((\adress[0]~input_o  & (\dev_out[106]~reg0_q )) # (!\adress[0]~input_o  & ((\p_data[0]~input_o )))))

	.dataa(\adress[1]~input_o ),
	.datab(\dev_out[106]~reg0_q ),
	.datac(\p_data[0]~input_o ),
	.datad(\adress[0]~input_o ),
	.cin(gnd),
	.combout(\dev_out[106]~473_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[106]~473 .lut_mask = 16'h88A0;
defparam \dev_out[106]~473 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[106]~474 (
// Equation(s):
// \dev_out[106]~474_combout  = (\dev_out[106]~473_combout ) # ((\Selector129~1_combout  & !\adress[1]~input_o ))

	.dataa(\dev_out[106]~473_combout ),
	.datab(\Selector129~1_combout ),
	.datac(gnd),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\dev_out[106]~474_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[106]~474 .lut_mask = 16'hAAEE;
defparam \dev_out[106]~474 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[106]~475 (
// Equation(s):
// \dev_out[106]~475_combout  = (\adress[0]~input_o  & ((\adress[1]~input_o  & (\p_data[31]~input_o )) # (!\adress[1]~input_o  & ((\dev_out[106]~reg0_q ))))) # (!\adress[0]~input_o  & (((\dev_out[106]~reg0_q ))))

	.dataa(\p_data[31]~input_o ),
	.datab(\dev_out[106]~reg0_q ),
	.datac(\adress[0]~input_o ),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\dev_out[106]~475_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[106]~475 .lut_mask = 16'hACCC;
defparam \dev_out[106]~475 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[106]~476 (
// Equation(s):
// \dev_out[106]~476_combout  = (\adress[5]~input_o  & (((\adress[2]~input_o )))) # (!\adress[5]~input_o  & ((\adress[2]~input_o  & (\Selector4~48_combout )) # (!\adress[2]~input_o  & ((\dev_out[106]~475_combout )))))

	.dataa(\adress[5]~input_o ),
	.datab(\Selector4~48_combout ),
	.datac(\adress[2]~input_o ),
	.datad(\dev_out[106]~475_combout ),
	.cin(gnd),
	.combout(\dev_out[106]~476_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[106]~476 .lut_mask = 16'hE5E0;
defparam \dev_out[106]~476 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[106]~477 (
// Equation(s):
// \dev_out[106]~477_combout  = (\adress[5]~input_o  & ((\dev_out[106]~476_combout  & ((\dev_out[106]~reg0_q ))) # (!\dev_out[106]~476_combout  & (\dev_out[106]~474_combout )))) # (!\adress[5]~input_o  & (((\dev_out[106]~476_combout ))))

	.dataa(\dev_out[106]~474_combout ),
	.datab(\adress[5]~input_o ),
	.datac(\dev_out[106]~476_combout ),
	.datad(\dev_out[106]~reg0_q ),
	.cin(gnd),
	.combout(\dev_out[106]~477_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[106]~477 .lut_mask = 16'hF838;
defparam \dev_out[106]~477 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[106]~82 (
// Equation(s):
// \dev_out[106]~82_combout  = (\adress[3]~input_o  & ((\dev_out[106]~477_combout ))) # (!\adress[3]~input_o  & (\Selector4~13_combout ))

	.dataa(\Selector4~13_combout ),
	.datab(\dev_out[106]~477_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\dev_out[106]~82_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[106]~82 .lut_mask = 16'hCCAA;
defparam \dev_out[106]~82 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[106]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[106]~82_combout ),
	.asdata(\Selector8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\adress[4]~input_o ),
	.ena(\dev_out[104]~469_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[106]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[106]~reg0 .is_wysiwyg = "true";
defparam \dev_out[106]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[107]~478 (
// Equation(s):
// \dev_out[107]~478_combout  = (\dev_out[35]~239_combout ) # ((\dev_out[107]~reg0_q  & (\adress[5]~input_o  $ (!\adress[2]~input_o ))))

	.dataa(\dev_out[35]~239_combout ),
	.datab(\dev_out[107]~reg0_q ),
	.datac(\adress[5]~input_o ),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\dev_out[107]~478_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[107]~478 .lut_mask = 16'hEAAE;
defparam \dev_out[107]~478 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[107]~83 (
// Equation(s):
// \dev_out[107]~83_combout  = (\adress[3]~input_o  & ((\dev_out[107]~478_combout ))) # (!\adress[3]~input_o  & (\Selector3~1_combout ))

	.dataa(\Selector3~1_combout ),
	.datab(\dev_out[107]~478_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\dev_out[107]~83_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[107]~83 .lut_mask = 16'hCCAA;
defparam \dev_out[107]~83 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[107]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[107]~83_combout ),
	.asdata(\Selector7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\adress[4]~input_o ),
	.ena(\dev_out[104]~469_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[107]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[107]~reg0 .is_wysiwyg = "true";
defparam \dev_out[107]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[108]~479 (
// Equation(s):
// \dev_out[108]~479_combout  = (!\adress[1]~input_o  & ((\adress[0]~input_o  & (\p_data[31]~input_o )) # (!\adress[0]~input_o  & ((\dev_out[108]~reg0_q )))))

	.dataa(\p_data[31]~input_o ),
	.datab(\dev_out[108]~reg0_q ),
	.datac(\adress[0]~input_o ),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\dev_out[108]~479_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[108]~479 .lut_mask = 16'h00AC;
defparam \dev_out[108]~479 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[108]~480 (
// Equation(s):
// \dev_out[108]~480_combout  = (!\adress[5]~input_o  & ((\dev_out[108]~479_combout ) # ((\adress[1]~input_o  & \Selector129~33_combout ))))

	.dataa(\dev_out[108]~479_combout ),
	.datab(\adress[1]~input_o ),
	.datac(\Selector129~33_combout ),
	.datad(\adress[5]~input_o ),
	.cin(gnd),
	.combout(\dev_out[108]~480_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[108]~480 .lut_mask = 16'h00EA;
defparam \dev_out[108]~480 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[108]~481 (
// Equation(s):
// \dev_out[108]~481_combout  = (\adress[5]~input_o  & ((\Selector4~51_combout  & (\dev_out[108]~reg0_q )) # (!\Selector4~51_combout  & ((\p_data[0]~input_o )))))

	.dataa(\adress[5]~input_o ),
	.datab(\dev_out[108]~reg0_q ),
	.datac(\p_data[0]~input_o ),
	.datad(\Selector4~51_combout ),
	.cin(gnd),
	.combout(\dev_out[108]~481_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[108]~481 .lut_mask = 16'h88A0;
defparam \dev_out[108]~481 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[108]~482 (
// Equation(s):
// \dev_out[108]~482_combout  = (\adress[2]~input_o  & (((\dev_out[108]~480_combout ) # (\dev_out[108]~481_combout )))) # (!\adress[2]~input_o  & (\Selector4~6_combout ))

	.dataa(\Selector4~6_combout ),
	.datab(\adress[2]~input_o ),
	.datac(\dev_out[108]~480_combout ),
	.datad(\dev_out[108]~481_combout ),
	.cin(gnd),
	.combout(\dev_out[108]~482_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[108]~482 .lut_mask = 16'hEEE2;
defparam \dev_out[108]~482 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[108]~84 (
// Equation(s):
// \dev_out[108]~84_combout  = (\adress[3]~input_o  & ((\dev_out[108]~482_combout ))) # (!\adress[3]~input_o  & (\Selector6~0_combout ))

	.dataa(\Selector6~0_combout ),
	.datab(\dev_out[108]~482_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\dev_out[108]~84_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[108]~84 .lut_mask = 16'hCCAA;
defparam \dev_out[108]~84 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[108]~483 (
// Equation(s):
// \dev_out[108]~483_combout  = (\dev_out[0]~174_combout  & (\adress[6]~input_o  & (\Selector1~0_combout  & \dev_out[44]~541_combout )))

	.dataa(\dev_out[0]~174_combout ),
	.datab(\adress[6]~input_o ),
	.datac(\Selector1~0_combout ),
	.datad(\dev_out[44]~541_combout ),
	.cin(gnd),
	.combout(\dev_out[108]~483_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[108]~483 .lut_mask = 16'h8000;
defparam \dev_out[108]~483 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[108]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[108]~84_combout ),
	.asdata(\Selector6~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\adress[4]~input_o ),
	.ena(\dev_out[108]~483_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[108]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[108]~reg0 .is_wysiwyg = "true";
defparam \dev_out[108]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[109]~484 (
// Equation(s):
// \dev_out[109]~484_combout  = (\dev_out[109]~reg0_q  & (\adress[5]~input_o  $ (!\adress[1]~input_o )))

	.dataa(\dev_out[109]~reg0_q ),
	.datab(\adress[5]~input_o ),
	.datac(\adress[1]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dev_out[109]~484_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[109]~484 .lut_mask = 16'h8282;
defparam \dev_out[109]~484 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[109]~485 (
// Equation(s):
// \dev_out[109]~485_combout  = (\Selector5~12_combout ) # ((\adress[2]~input_o  & ((\dev_out[45]~542_combout ) # (\dev_out[109]~484_combout ))))

	.dataa(\Selector5~12_combout ),
	.datab(\adress[2]~input_o ),
	.datac(\dev_out[45]~542_combout ),
	.datad(\dev_out[109]~484_combout ),
	.cin(gnd),
	.combout(\dev_out[109]~485_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[109]~485 .lut_mask = 16'hEEEA;
defparam \dev_out[109]~485 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[109]~85 (
// Equation(s):
// \dev_out[109]~85_combout  = (\adress[3]~input_o  & ((\dev_out[109]~485_combout ))) # (!\adress[3]~input_o  & (\Selector5~0_combout ))

	.dataa(\Selector5~0_combout ),
	.datab(\dev_out[109]~485_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\dev_out[109]~85_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[109]~85 .lut_mask = 16'hCCAA;
defparam \dev_out[109]~85 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[109]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[109]~85_combout ),
	.asdata(\Selector5~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\adress[4]~input_o ),
	.ena(\dev_out[108]~483_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[109]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[109]~reg0 .is_wysiwyg = "true";
defparam \dev_out[109]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[110]~486 (
// Equation(s):
// \dev_out[110]~486_combout  = (\adress[0]~input_o  & ((\adress[1]~input_o  & (\p_data[31]~input_o )) # (!\adress[1]~input_o  & ((\dev_out[110]~reg0_q ))))) # (!\adress[0]~input_o  & (((\dev_out[110]~reg0_q ))))

	.dataa(\p_data[31]~input_o ),
	.datab(\dev_out[110]~reg0_q ),
	.datac(\adress[0]~input_o ),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\dev_out[110]~486_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[110]~486 .lut_mask = 16'hACCC;
defparam \dev_out[110]~486 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[110]~487 (
// Equation(s):
// \dev_out[110]~487_combout  = (\adress[1]~input_o  & ((\adress[0]~input_o  & (\dev_out[110]~reg0_q )) # (!\adress[0]~input_o  & ((\p_data[0]~input_o )))))

	.dataa(\adress[1]~input_o ),
	.datab(\dev_out[110]~reg0_q ),
	.datac(\p_data[0]~input_o ),
	.datad(\adress[0]~input_o ),
	.cin(gnd),
	.combout(\dev_out[110]~487_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[110]~487 .lut_mask = 16'h88A0;
defparam \dev_out[110]~487 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[110]~488 (
// Equation(s):
// \dev_out[110]~488_combout  = (\adress[5]~input_o  & (((\dev_out[74]~204_combout ) # (\dev_out[110]~487_combout )))) # (!\adress[5]~input_o  & (\dev_out[110]~486_combout ))

	.dataa(\dev_out[110]~486_combout ),
	.datab(\adress[5]~input_o ),
	.datac(\dev_out[74]~204_combout ),
	.datad(\dev_out[110]~487_combout ),
	.cin(gnd),
	.combout(\dev_out[110]~488_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[110]~488 .lut_mask = 16'hEEE2;
defparam \dev_out[110]~488 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[110]~489 (
// Equation(s):
// \dev_out[110]~489_combout  = (\adress[2]~input_o  & (\dev_out[110]~488_combout )) # (!\adress[2]~input_o  & ((\Selector4~7_combout )))

	.dataa(\dev_out[110]~488_combout ),
	.datab(\Selector4~7_combout ),
	.datac(gnd),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\dev_out[110]~489_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[110]~489 .lut_mask = 16'hAACC;
defparam \dev_out[110]~489 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[110]~86 (
// Equation(s):
// \dev_out[110]~86_combout  = (\adress[3]~input_o  & ((\dev_out[110]~489_combout ))) # (!\adress[3]~input_o  & (\Selector4~23_combout ))

	.dataa(\Selector4~23_combout ),
	.datab(\dev_out[110]~489_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\dev_out[110]~86_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[110]~86 .lut_mask = 16'hCCAA;
defparam \dev_out[110]~86 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[110]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[110]~86_combout ),
	.asdata(\Selector4~50_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\adress[4]~input_o ),
	.ena(\dev_out[108]~483_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[110]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[110]~reg0 .is_wysiwyg = "true";
defparam \dev_out[110]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[111]~490 (
// Equation(s):
// \dev_out[111]~490_combout  = (\dev_out[40]~286_combout  & ((\dev_out[65]~444_combout  & (\dev_out[111]~285_combout )) # (!\dev_out[65]~444_combout  & ((\dev_out[111]~reg0_q ))))) # (!\dev_out[40]~286_combout  & (((\dev_out[111]~reg0_q ))))

	.dataa(\dev_out[111]~285_combout ),
	.datab(\dev_out[111]~reg0_q ),
	.datac(\dev_out[40]~286_combout ),
	.datad(\dev_out[65]~444_combout ),
	.cin(gnd),
	.combout(\dev_out[111]~490_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[111]~490 .lut_mask = 16'hACCC;
defparam \dev_out[111]~490 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[111]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[111]~490_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[111]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[111]~reg0 .is_wysiwyg = "true";
defparam \dev_out[111]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[112]~491 (
// Equation(s):
// \dev_out[112]~491_combout  = (!\adress[1]~input_o  & ((\adress[0]~input_o  & (\p_data[31]~input_o )) # (!\adress[0]~input_o  & ((\dev_out[112]~reg0_q )))))

	.dataa(\p_data[31]~input_o ),
	.datab(\dev_out[112]~reg0_q ),
	.datac(\adress[0]~input_o ),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\dev_out[112]~491_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[112]~491 .lut_mask = 16'h00AC;
defparam \dev_out[112]~491 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[112]~492 (
// Equation(s):
// \dev_out[112]~492_combout  = (!\adress[5]~input_o  & ((\dev_out[112]~491_combout ) # ((\adress[1]~input_o  & \Selector129~33_combout ))))

	.dataa(\dev_out[112]~491_combout ),
	.datab(\adress[1]~input_o ),
	.datac(\Selector129~33_combout ),
	.datad(\adress[5]~input_o ),
	.cin(gnd),
	.combout(\dev_out[112]~492_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[112]~492 .lut_mask = 16'h00EA;
defparam \dev_out[112]~492 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[112]~493 (
// Equation(s):
// \dev_out[112]~493_combout  = (\adress[5]~input_o  & ((\Selector4~51_combout  & (\dev_out[112]~reg0_q )) # (!\Selector4~51_combout  & ((\p_data[0]~input_o )))))

	.dataa(\adress[5]~input_o ),
	.datab(\dev_out[112]~reg0_q ),
	.datac(\p_data[0]~input_o ),
	.datad(\Selector4~51_combout ),
	.cin(gnd),
	.combout(\dev_out[112]~493_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[112]~493 .lut_mask = 16'h88A0;
defparam \dev_out[112]~493 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[112]~494 (
// Equation(s):
// \dev_out[112]~494_combout  = (\dev_out[72]~227_combout ) # ((!\adress[2]~input_o  & ((\dev_out[112]~492_combout ) # (\dev_out[112]~493_combout ))))

	.dataa(\dev_out[72]~227_combout ),
	.datab(\dev_out[112]~492_combout ),
	.datac(\dev_out[112]~493_combout ),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\dev_out[112]~494_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[112]~494 .lut_mask = 16'hAAFE;
defparam \dev_out[112]~494 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[112]~87 (
// Equation(s):
// \dev_out[112]~87_combout  = (\adress[3]~input_o  & ((\Selector6~7_combout ))) # (!\adress[3]~input_o  & (\dev_out[112]~494_combout ))

	.dataa(\dev_out[112]~494_combout ),
	.datab(\Selector6~7_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\dev_out[112]~87_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[112]~87 .lut_mask = 16'hCCAA;
defparam \dev_out[112]~87 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[112]~495 (
// Equation(s):
// \dev_out[112]~495_combout  = (\dev_out[0]~174_combout  & (\adress[6]~input_o  & (\Selector1~0_combout  & \dev_out[48]~543_combout )))

	.dataa(\dev_out[0]~174_combout ),
	.datab(\adress[6]~input_o ),
	.datac(\Selector1~0_combout ),
	.datad(\dev_out[48]~543_combout ),
	.cin(gnd),
	.combout(\dev_out[112]~495_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[112]~495 .lut_mask = 16'h8000;
defparam \dev_out[112]~495 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[112]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[112]~87_combout ),
	.asdata(\Selector10~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\adress[4]~input_o ),
	.ena(\dev_out[112]~495_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[112]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[112]~reg0 .is_wysiwyg = "true";
defparam \dev_out[112]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[113]~496 (
// Equation(s):
// \dev_out[113]~496_combout  = (\dev_out[113]~reg0_q  & (\adress[5]~input_o  $ (!\adress[1]~input_o )))

	.dataa(\dev_out[113]~reg0_q ),
	.datab(\adress[5]~input_o ),
	.datac(\adress[1]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dev_out[113]~496_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[113]~496 .lut_mask = 16'h8282;
defparam \dev_out[113]~496 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[113]~497 (
// Equation(s):
// \dev_out[113]~497_combout  = (\dev_out[33]~229_combout ) # ((!\adress[2]~input_o  & ((\dev_out[45]~542_combout ) # (\dev_out[113]~496_combout ))))

	.dataa(\dev_out[33]~229_combout ),
	.datab(\dev_out[45]~542_combout ),
	.datac(\dev_out[113]~496_combout ),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\dev_out[113]~497_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[113]~497 .lut_mask = 16'hAAFE;
defparam \dev_out[113]~497 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[113]~88 (
// Equation(s):
// \dev_out[113]~88_combout  = (\adress[3]~input_o  & ((\Selector5~7_combout ))) # (!\adress[3]~input_o  & (\dev_out[113]~497_combout ))

	.dataa(\dev_out[113]~497_combout ),
	.datab(\Selector5~7_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\dev_out[113]~88_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[113]~88 .lut_mask = 16'hCCAA;
defparam \dev_out[113]~88 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[113]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[113]~88_combout ),
	.asdata(\Selector9~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\adress[4]~input_o ),
	.ena(\dev_out[112]~495_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[113]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[113]~reg0 .is_wysiwyg = "true";
defparam \dev_out[113]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[114]~498 (
// Equation(s):
// \dev_out[114]~498_combout  = (\adress[0]~input_o  & ((\adress[1]~input_o  & (\p_data[31]~input_o )) # (!\adress[1]~input_o  & ((\dev_out[114]~reg0_q ))))) # (!\adress[0]~input_o  & (((\dev_out[114]~reg0_q ))))

	.dataa(\p_data[31]~input_o ),
	.datab(\dev_out[114]~reg0_q ),
	.datac(\adress[0]~input_o ),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\dev_out[114]~498_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[114]~498 .lut_mask = 16'hACCC;
defparam \dev_out[114]~498 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[114]~499 (
// Equation(s):
// \dev_out[114]~499_combout  = (\adress[1]~input_o  & ((\adress[0]~input_o  & (\dev_out[114]~reg0_q )) # (!\adress[0]~input_o  & ((\p_data[0]~input_o )))))

	.dataa(\adress[1]~input_o ),
	.datab(\dev_out[114]~reg0_q ),
	.datac(\p_data[0]~input_o ),
	.datad(\adress[0]~input_o ),
	.cin(gnd),
	.combout(\dev_out[114]~499_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[114]~499 .lut_mask = 16'h88A0;
defparam \dev_out[114]~499 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[114]~500 (
// Equation(s):
// \dev_out[114]~500_combout  = (\adress[5]~input_o  & (((\dev_out[74]~204_combout ) # (\dev_out[114]~499_combout )))) # (!\adress[5]~input_o  & (\dev_out[114]~498_combout ))

	.dataa(\dev_out[114]~498_combout ),
	.datab(\adress[5]~input_o ),
	.datac(\dev_out[74]~204_combout ),
	.datad(\dev_out[114]~499_combout ),
	.cin(gnd),
	.combout(\dev_out[114]~500_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[114]~500 .lut_mask = 16'hEEE2;
defparam \dev_out[114]~500 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[114]~501 (
// Equation(s):
// \dev_out[114]~501_combout  = (\adress[2]~input_o  & (\Selector4~48_combout )) # (!\adress[2]~input_o  & ((\dev_out[114]~500_combout )))

	.dataa(\Selector4~48_combout ),
	.datab(\dev_out[114]~500_combout ),
	.datac(gnd),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\dev_out[114]~501_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[114]~501 .lut_mask = 16'hAACC;
defparam \dev_out[114]~501 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[114]~89 (
// Equation(s):
// \dev_out[114]~89_combout  = (\adress[3]~input_o  & ((\Selector4~43_combout ))) # (!\adress[3]~input_o  & (\dev_out[114]~501_combout ))

	.dataa(\dev_out[114]~501_combout ),
	.datab(\Selector4~43_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\dev_out[114]~89_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[114]~89 .lut_mask = 16'hCCAA;
defparam \dev_out[114]~89 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[114]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[114]~89_combout ),
	.asdata(\Selector8~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\adress[4]~input_o ),
	.ena(\dev_out[112]~495_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[114]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[114]~reg0 .is_wysiwyg = "true";
defparam \dev_out[114]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[115]~502 (
// Equation(s):
// \dev_out[115]~502_combout  = (\dev_out[35]~239_combout ) # ((\dev_out[115]~reg0_q  & (\adress[5]~input_o  $ (!\adress[2]~input_o ))))

	.dataa(\dev_out[35]~239_combout ),
	.datab(\dev_out[115]~reg0_q ),
	.datac(\adress[5]~input_o ),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\dev_out[115]~502_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[115]~502 .lut_mask = 16'hEAAE;
defparam \dev_out[115]~502 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[115]~90 (
// Equation(s):
// \dev_out[115]~90_combout  = (\adress[3]~input_o  & ((\Selector3~7_combout ))) # (!\adress[3]~input_o  & (\dev_out[115]~502_combout ))

	.dataa(\dev_out[115]~502_combout ),
	.datab(\Selector3~7_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\dev_out[115]~90_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[115]~90 .lut_mask = 16'hCCAA;
defparam \dev_out[115]~90 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[112]~503 (
// Equation(s):
// \dev_out[112]~503_combout  = (\dev_out[0]~174_combout  & (\adress[6]~input_o  & (\Selector1~0_combout  & \dev_out[48]~300_combout )))

	.dataa(\dev_out[0]~174_combout ),
	.datab(\adress[6]~input_o ),
	.datac(\Selector1~0_combout ),
	.datad(\dev_out[48]~300_combout ),
	.cin(gnd),
	.combout(\dev_out[112]~503_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[112]~503 .lut_mask = 16'h8000;
defparam \dev_out[112]~503 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[115]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[115]~90_combout ),
	.asdata(\Selector7~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\adress[4]~input_o ),
	.ena(\dev_out[112]~503_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[115]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[115]~reg0 .is_wysiwyg = "true";
defparam \dev_out[115]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[116]~504 (
// Equation(s):
// \dev_out[116]~504_combout  = (\dev_out[116]~reg0_q  & ((\dev_out[36]~242_combout ) # ((\adress[5]~input_o  & \Selector6~13_combout )))) # (!\dev_out[116]~reg0_q  & (\adress[5]~input_o  & (\Selector6~13_combout )))

	.dataa(\dev_out[116]~reg0_q ),
	.datab(\adress[5]~input_o ),
	.datac(\Selector6~13_combout ),
	.datad(\dev_out[36]~242_combout ),
	.cin(gnd),
	.combout(\dev_out[116]~504_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[116]~504 .lut_mask = 16'hEAC0;
defparam \dev_out[116]~504 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[116]~505 (
// Equation(s):
// \dev_out[116]~505_combout  = (\adress[5]~input_o  & ((\Selector4~51_combout  & (\dev_out[116]~reg0_q )) # (!\Selector4~51_combout  & ((\p_data[0]~input_o )))))

	.dataa(\adress[5]~input_o ),
	.datab(\dev_out[116]~reg0_q ),
	.datac(\p_data[0]~input_o ),
	.datad(\Selector4~51_combout ),
	.cin(gnd),
	.combout(\dev_out[116]~505_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[116]~505 .lut_mask = 16'h88A0;
defparam \dev_out[116]~505 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[116]~506 (
// Equation(s):
// \dev_out[116]~506_combout  = (\dev_out[116]~504_combout ) # ((\adress[2]~input_o  & ((\dev_out[36]~245_combout ) # (\dev_out[116]~505_combout ))))

	.dataa(\dev_out[116]~504_combout ),
	.datab(\adress[2]~input_o ),
	.datac(\dev_out[36]~245_combout ),
	.datad(\dev_out[116]~505_combout ),
	.cin(gnd),
	.combout(\dev_out[116]~506_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[116]~506 .lut_mask = 16'hEEEA;
defparam \dev_out[116]~506 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[116]~91 (
// Equation(s):
// \dev_out[116]~91_combout  = (\adress[3]~input_o  & ((\Selector6~11_combout ))) # (!\adress[3]~input_o  & (\dev_out[116]~506_combout ))

	.dataa(\dev_out[116]~506_combout ),
	.datab(\Selector6~11_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\dev_out[116]~91_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[116]~91 .lut_mask = 16'hCCAA;
defparam \dev_out[116]~91 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[116]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[116]~91_combout ),
	.asdata(\Selector6~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\adress[4]~input_o ),
	.ena(\dev_out[112]~503_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[116]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[116]~reg0 .is_wysiwyg = "true";
defparam \dev_out[116]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[117]~507 (
// Equation(s):
// \dev_out[117]~507_combout  = (!\adress[5]~input_o  & ((\Selector4~52_combout  & (\Selector129~35_combout )) # (!\Selector4~52_combout  & ((\dev_out[117]~reg0_q )))))

	.dataa(\Selector129~35_combout ),
	.datab(\dev_out[117]~reg0_q ),
	.datac(\Selector4~52_combout ),
	.datad(\adress[5]~input_o ),
	.cin(gnd),
	.combout(\dev_out[117]~507_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[117]~507 .lut_mask = 16'h00AC;
defparam \dev_out[117]~507 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[117]~508 (
// Equation(s):
// \dev_out[117]~508_combout  = (\adress[2]~input_o  & ((\adress[1]~input_o  & (\dev_out[117]~reg0_q )) # (!\adress[1]~input_o  & ((\Selector129~0_combout )))))

	.dataa(\adress[2]~input_o ),
	.datab(\dev_out[117]~reg0_q ),
	.datac(\Selector129~0_combout ),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\dev_out[117]~508_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[117]~508 .lut_mask = 16'h88A0;
defparam \dev_out[117]~508 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[117]~509 (
// Equation(s):
// \dev_out[117]~509_combout  = (\dev_out[117]~507_combout ) # ((\adress[5]~input_o  & ((\Selector5~12_combout ) # (\dev_out[117]~508_combout ))))

	.dataa(\dev_out[117]~507_combout ),
	.datab(\adress[5]~input_o ),
	.datac(\Selector5~12_combout ),
	.datad(\dev_out[117]~508_combout ),
	.cin(gnd),
	.combout(\dev_out[117]~509_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[117]~509 .lut_mask = 16'hEEEA;
defparam \dev_out[117]~509 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[117]~92 (
// Equation(s):
// \dev_out[117]~92_combout  = (\adress[3]~input_o  & ((\Selector5~10_combout ))) # (!\adress[3]~input_o  & (\dev_out[117]~509_combout ))

	.dataa(\dev_out[117]~509_combout ),
	.datab(\Selector5~10_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\dev_out[117]~92_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[117]~92 .lut_mask = 16'hCCAA;
defparam \dev_out[117]~92 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[117]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[117]~92_combout ),
	.asdata(\Selector5~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\adress[4]~input_o ),
	.ena(\dev_out[112]~503_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[117]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[117]~reg0 .is_wysiwyg = "true";
defparam \dev_out[117]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[118]~510 (
// Equation(s):
// \dev_out[118]~510_combout  = (\adress[0]~input_o  & ((\adress[5]~input_o  & (\dev_out[118]~reg0_q )) # (!\adress[5]~input_o  & ((\p_data[31]~input_o )))))

	.dataa(\adress[0]~input_o ),
	.datab(\dev_out[118]~reg0_q ),
	.datac(\p_data[31]~input_o ),
	.datad(\adress[5]~input_o ),
	.cin(gnd),
	.combout(\dev_out[118]~510_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[118]~510 .lut_mask = 16'h88A0;
defparam \dev_out[118]~510 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[118]~511 (
// Equation(s):
// \dev_out[118]~511_combout  = (\Selector4~52_combout  & ((\dev_out[118]~510_combout ) # ((\adress[5]~input_o  & \Selector18~6_combout ))))

	.dataa(\Selector4~52_combout ),
	.datab(\dev_out[118]~510_combout ),
	.datac(\adress[5]~input_o ),
	.datad(\Selector18~6_combout ),
	.cin(gnd),
	.combout(\dev_out[118]~511_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[118]~511 .lut_mask = 16'hA888;
defparam \dev_out[118]~511 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[118]~512 (
// Equation(s):
// \dev_out[118]~512_combout  = (\dev_out[38]~251_combout ) # ((\dev_out[118]~511_combout ) # ((\dev_out[118]~reg0_q  & \dev_out[38]~254_combout )))

	.dataa(\dev_out[38]~251_combout ),
	.datab(\dev_out[118]~511_combout ),
	.datac(\dev_out[118]~reg0_q ),
	.datad(\dev_out[38]~254_combout ),
	.cin(gnd),
	.combout(\dev_out[118]~512_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[118]~512 .lut_mask = 16'hFEEE;
defparam \dev_out[118]~512 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[118]~93 (
// Equation(s):
// \dev_out[118]~93_combout  = (\adress[3]~input_o  & ((\Selector4~49_combout ))) # (!\adress[3]~input_o  & (\dev_out[118]~512_combout ))

	.dataa(\dev_out[118]~512_combout ),
	.datab(\Selector4~49_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\dev_out[118]~93_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[118]~93 .lut_mask = 16'hCCAA;
defparam \dev_out[118]~93 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[118]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[118]~93_combout ),
	.asdata(\Selector4~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\adress[4]~input_o ),
	.ena(\dev_out[112]~503_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[118]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[118]~reg0 .is_wysiwyg = "true";
defparam \dev_out[118]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[119]~513 (
// Equation(s):
// \dev_out[119]~513_combout  = (\dev_out[65]~444_combout  & ((\dev_out[119]~312_combout ) # ((\dev_out[119]~reg0_q  & \dev_out[55]~313_combout )))) # (!\dev_out[65]~444_combout  & (((\dev_out[119]~reg0_q ))))

	.dataa(\dev_out[119]~312_combout ),
	.datab(\dev_out[65]~444_combout ),
	.datac(\dev_out[119]~reg0_q ),
	.datad(\dev_out[55]~313_combout ),
	.cin(gnd),
	.combout(\dev_out[119]~513_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[119]~513 .lut_mask = 16'hF8B8;
defparam \dev_out[119]~513 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[119]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[119]~513_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[119]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[119]~reg0 .is_wysiwyg = "true";
defparam \dev_out[119]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[120]~553 (
// Equation(s):
// \dev_out[120]~553_combout  = (\adress[0]~input_o  & (((\dev_out[120]~reg0_q )))) # (!\adress[0]~input_o  & ((\Mux2~290_combout  & (\p_data[0]~input_o )) # (!\Mux2~290_combout  & ((\dev_out[120]~reg0_q )))))

	.dataa(\p_data[0]~input_o ),
	.datab(\adress[0]~input_o ),
	.datac(\dev_out[120]~reg0_q ),
	.datad(\Mux2~290_combout ),
	.cin(gnd),
	.combout(\dev_out[120]~553_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[120]~553 .lut_mask = 16'hE2F0;
defparam \dev_out[120]~553 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[120]~514 (
// Equation(s):
// \dev_out[120]~514_combout  = (!\adress[1]~input_o  & ((\adress[0]~input_o  & (\p_data[31]~input_o )) # (!\adress[0]~input_o  & ((\dev_out[120]~reg0_q )))))

	.dataa(\p_data[31]~input_o ),
	.datab(\dev_out[120]~reg0_q ),
	.datac(\adress[0]~input_o ),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\dev_out[120]~514_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[120]~514 .lut_mask = 16'h00AC;
defparam \dev_out[120]~514 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[120]~515 (
// Equation(s):
// \dev_out[120]~515_combout  = (!\adress[2]~input_o  & ((\dev_out[120]~514_combout ) # ((\adress[1]~input_o  & \Selector129~33_combout ))))

	.dataa(\dev_out[120]~514_combout ),
	.datab(\adress[1]~input_o ),
	.datac(\Selector129~33_combout ),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\dev_out[120]~515_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[120]~515 .lut_mask = 16'h00EA;
defparam \dev_out[120]~515 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[120]~516 (
// Equation(s):
// \dev_out[120]~516_combout  = (\adress[5]~input_o  & (\dev_out[120]~553_combout )) # (!\adress[5]~input_o  & (((\dev_out[72]~227_combout ) # (\dev_out[120]~515_combout ))))

	.dataa(\dev_out[120]~553_combout ),
	.datab(\dev_out[72]~227_combout ),
	.datac(\dev_out[120]~515_combout ),
	.datad(\adress[5]~input_o ),
	.cin(gnd),
	.combout(\dev_out[120]~516_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[120]~516 .lut_mask = 16'hAAFC;
defparam \dev_out[120]~516 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[120]~94 (
// Equation(s):
// \dev_out[120]~94_combout  = (\adress[3]~input_o  & ((\dev_out[120]~516_combout ))) # (!\adress[3]~input_o  & (\Selector6~2_combout ))

	.dataa(\Selector6~2_combout ),
	.datab(\dev_out[120]~516_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\dev_out[120]~94_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[120]~94 .lut_mask = 16'hCCAA;
defparam \dev_out[120]~94 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[120]~517 (
// Equation(s):
// \dev_out[120]~517_combout  = (\Selector1~0_combout  & (\dev_out[97]~551_combout  & ((\adress[5]~input_o ) # (\Selector4~4_combout ))))

	.dataa(\adress[5]~input_o ),
	.datab(\Selector4~4_combout ),
	.datac(\Selector1~0_combout ),
	.datad(\dev_out[97]~551_combout ),
	.cin(gnd),
	.combout(\dev_out[120]~517_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[120]~517 .lut_mask = 16'hE000;
defparam \dev_out[120]~517 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[120]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[120]~94_combout ),
	.asdata(\Selector10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\adress[4]~input_o ),
	.ena(\dev_out[120]~517_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[120]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[120]~reg0 .is_wysiwyg = "true";
defparam \dev_out[120]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[121]~518 (
// Equation(s):
// \dev_out[121]~518_combout  = (\adress[5]~input_o  & ((\Mux2~290_combout  & (\Selector129~0_combout )) # (!\Mux2~290_combout  & ((\dev_out[121]~reg0_q )))))

	.dataa(\adress[5]~input_o ),
	.datab(\Selector129~0_combout ),
	.datac(\dev_out[121]~reg0_q ),
	.datad(\Mux2~290_combout ),
	.cin(gnd),
	.combout(\dev_out[121]~518_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[121]~518 .lut_mask = 16'h88A0;
defparam \dev_out[121]~518 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[121]~519 (
// Equation(s):
// \dev_out[121]~519_combout  = (!\adress[2]~input_o  & ((\dev_out[33]~231_combout ) # ((\dev_out[121]~reg0_q  & !\adress[1]~input_o ))))

	.dataa(\dev_out[33]~231_combout ),
	.datab(\dev_out[121]~reg0_q ),
	.datac(\adress[1]~input_o ),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\dev_out[121]~519_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[121]~519 .lut_mask = 16'h00AE;
defparam \dev_out[121]~519 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[121]~520 (
// Equation(s):
// \dev_out[121]~520_combout  = (\dev_out[121]~518_combout ) # ((!\adress[5]~input_o  & ((\dev_out[33]~229_combout ) # (\dev_out[121]~519_combout ))))

	.dataa(\dev_out[121]~518_combout ),
	.datab(\dev_out[33]~229_combout ),
	.datac(\dev_out[121]~519_combout ),
	.datad(\adress[5]~input_o ),
	.cin(gnd),
	.combout(\dev_out[121]~520_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[121]~520 .lut_mask = 16'hAAFE;
defparam \dev_out[121]~520 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[121]~95 (
// Equation(s):
// \dev_out[121]~95_combout  = (\adress[3]~input_o  & ((\dev_out[121]~520_combout ))) # (!\adress[3]~input_o  & (\Selector5~2_combout ))

	.dataa(\Selector5~2_combout ),
	.datab(\dev_out[121]~520_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\dev_out[121]~95_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[121]~95 .lut_mask = 16'hCCAA;
defparam \dev_out[121]~95 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[121]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[121]~95_combout ),
	.asdata(\Selector9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\adress[4]~input_o ),
	.ena(\dev_out[120]~517_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[121]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[121]~reg0 .is_wysiwyg = "true";
defparam \dev_out[121]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[122]~521 (
// Equation(s):
// \dev_out[122]~521_combout  = (\adress[1]~input_o  & ((\adress[0]~input_o  & (\dev_out[122]~reg0_q )) # (!\adress[0]~input_o  & ((\p_data[0]~input_o )))))

	.dataa(\adress[1]~input_o ),
	.datab(\dev_out[122]~reg0_q ),
	.datac(\p_data[0]~input_o ),
	.datad(\adress[0]~input_o ),
	.cin(gnd),
	.combout(\dev_out[122]~521_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[122]~521 .lut_mask = 16'h88A0;
defparam \dev_out[122]~521 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[122]~522 (
// Equation(s):
// \dev_out[122]~522_combout  = (\dev_out[122]~521_combout ) # ((\Selector129~1_combout  & !\adress[1]~input_o ))

	.dataa(\dev_out[122]~521_combout ),
	.datab(\Selector129~1_combout ),
	.datac(gnd),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\dev_out[122]~522_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[122]~522 .lut_mask = 16'hAAEE;
defparam \dev_out[122]~522 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[122]~523 (
// Equation(s):
// \dev_out[122]~523_combout  = (\adress[0]~input_o  & ((\adress[1]~input_o  & (\p_data[31]~input_o )) # (!\adress[1]~input_o  & ((\dev_out[122]~reg0_q ))))) # (!\adress[0]~input_o  & (((\dev_out[122]~reg0_q ))))

	.dataa(\p_data[31]~input_o ),
	.datab(\dev_out[122]~reg0_q ),
	.datac(\adress[0]~input_o ),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\dev_out[122]~523_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[122]~523 .lut_mask = 16'hACCC;
defparam \dev_out[122]~523 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[122]~524 (
// Equation(s):
// \dev_out[122]~524_combout  = (\adress[5]~input_o  & (((\adress[2]~input_o )))) # (!\adress[5]~input_o  & ((\adress[2]~input_o  & (\Selector4~48_combout )) # (!\adress[2]~input_o  & ((\dev_out[122]~523_combout )))))

	.dataa(\adress[5]~input_o ),
	.datab(\Selector4~48_combout ),
	.datac(\adress[2]~input_o ),
	.datad(\dev_out[122]~523_combout ),
	.cin(gnd),
	.combout(\dev_out[122]~524_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[122]~524 .lut_mask = 16'hE5E0;
defparam \dev_out[122]~524 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[122]~525 (
// Equation(s):
// \dev_out[122]~525_combout  = (\adress[5]~input_o  & ((\dev_out[122]~524_combout  & ((\dev_out[122]~reg0_q ))) # (!\dev_out[122]~524_combout  & (\dev_out[122]~522_combout )))) # (!\adress[5]~input_o  & (((\dev_out[122]~524_combout ))))

	.dataa(\dev_out[122]~522_combout ),
	.datab(\adress[5]~input_o ),
	.datac(\dev_out[122]~524_combout ),
	.datad(\dev_out[122]~reg0_q ),
	.cin(gnd),
	.combout(\dev_out[122]~525_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[122]~525 .lut_mask = 16'hF838;
defparam \dev_out[122]~525 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[122]~96 (
// Equation(s):
// \dev_out[122]~96_combout  = (\adress[3]~input_o  & ((\dev_out[122]~525_combout ))) # (!\adress[3]~input_o  & (\Selector4~13_combout ))

	.dataa(\Selector4~13_combout ),
	.datab(\dev_out[122]~525_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\dev_out[122]~96_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[122]~96 .lut_mask = 16'hCCAA;
defparam \dev_out[122]~96 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[122]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[122]~96_combout ),
	.asdata(\Selector8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\adress[4]~input_o ),
	.ena(\dev_out[120]~517_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[122]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[122]~reg0 .is_wysiwyg = "true";
defparam \dev_out[122]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[123]~526 (
// Equation(s):
// \dev_out[123]~526_combout  = (\dev_out[35]~239_combout ) # ((\dev_out[123]~reg0_q  & (\adress[5]~input_o  $ (!\adress[2]~input_o ))))

	.dataa(\dev_out[35]~239_combout ),
	.datab(\dev_out[123]~reg0_q ),
	.datac(\adress[5]~input_o ),
	.datad(\adress[2]~input_o ),
	.cin(gnd),
	.combout(\dev_out[123]~526_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[123]~526 .lut_mask = 16'hEAAE;
defparam \dev_out[123]~526 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[123]~97 (
// Equation(s):
// \dev_out[123]~97_combout  = (\adress[3]~input_o  & ((\dev_out[123]~526_combout ))) # (!\adress[3]~input_o  & (\Selector3~1_combout ))

	.dataa(\Selector3~1_combout ),
	.datab(\dev_out[123]~526_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\dev_out[123]~97_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[123]~97 .lut_mask = 16'hCCAA;
defparam \dev_out[123]~97 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[123]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[123]~97_combout ),
	.asdata(\Selector7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\adress[4]~input_o ),
	.ena(\dev_out[120]~517_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[123]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[123]~reg0 .is_wysiwyg = "true";
defparam \dev_out[123]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[124]~527 (
// Equation(s):
// \dev_out[124]~527_combout  = (!\adress[1]~input_o  & ((\adress[0]~input_o  & (\p_data[31]~input_o )) # (!\adress[0]~input_o  & ((\dev_out[124]~reg0_q )))))

	.dataa(\p_data[31]~input_o ),
	.datab(\dev_out[124]~reg0_q ),
	.datac(\adress[0]~input_o ),
	.datad(\adress[1]~input_o ),
	.cin(gnd),
	.combout(\dev_out[124]~527_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[124]~527 .lut_mask = 16'h00AC;
defparam \dev_out[124]~527 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[124]~528 (
// Equation(s):
// \dev_out[124]~528_combout  = (!\adress[5]~input_o  & ((\dev_out[124]~527_combout ) # ((\adress[1]~input_o  & \Selector129~33_combout ))))

	.dataa(\dev_out[124]~527_combout ),
	.datab(\adress[1]~input_o ),
	.datac(\Selector129~33_combout ),
	.datad(\adress[5]~input_o ),
	.cin(gnd),
	.combout(\dev_out[124]~528_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[124]~528 .lut_mask = 16'h00EA;
defparam \dev_out[124]~528 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[124]~529 (
// Equation(s):
// \dev_out[124]~529_combout  = (\adress[5]~input_o  & ((\Selector4~51_combout  & (\dev_out[124]~reg0_q )) # (!\Selector4~51_combout  & ((\p_data[0]~input_o )))))

	.dataa(\adress[5]~input_o ),
	.datab(\dev_out[124]~reg0_q ),
	.datac(\p_data[0]~input_o ),
	.datad(\Selector4~51_combout ),
	.cin(gnd),
	.combout(\dev_out[124]~529_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[124]~529 .lut_mask = 16'h88A0;
defparam \dev_out[124]~529 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[124]~530 (
// Equation(s):
// \dev_out[124]~530_combout  = (\adress[2]~input_o  & (((\dev_out[124]~528_combout ) # (\dev_out[124]~529_combout )))) # (!\adress[2]~input_o  & (\Selector4~6_combout ))

	.dataa(\Selector4~6_combout ),
	.datab(\adress[2]~input_o ),
	.datac(\dev_out[124]~528_combout ),
	.datad(\dev_out[124]~529_combout ),
	.cin(gnd),
	.combout(\dev_out[124]~530_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[124]~530 .lut_mask = 16'hEEE2;
defparam \dev_out[124]~530 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[124]~98 (
// Equation(s):
// \dev_out[124]~98_combout  = (\adress[3]~input_o  & ((\dev_out[124]~530_combout ))) # (!\adress[3]~input_o  & (\Selector6~0_combout ))

	.dataa(\Selector6~0_combout ),
	.datab(\dev_out[124]~530_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\dev_out[124]~98_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[124]~98 .lut_mask = 16'hCCAA;
defparam \dev_out[124]~98 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[124]~531 (
// Equation(s):
// \dev_out[124]~531_combout  = (\dev_out[0]~174_combout  & (\adress[6]~input_o  & (\Selector1~0_combout  & \dev_out[60]~545_combout )))

	.dataa(\dev_out[0]~174_combout ),
	.datab(\adress[6]~input_o ),
	.datac(\Selector1~0_combout ),
	.datad(\dev_out[60]~545_combout ),
	.cin(gnd),
	.combout(\dev_out[124]~531_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[124]~531 .lut_mask = 16'h8000;
defparam \dev_out[124]~531 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[124]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[124]~98_combout ),
	.asdata(\Selector6~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\adress[4]~input_o ),
	.ena(\dev_out[124]~531_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[124]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[124]~reg0 .is_wysiwyg = "true";
defparam \dev_out[124]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[125]~532 (
// Equation(s):
// \dev_out[125]~532_combout  = (\dev_out[33]~230_combout  & (((\Selector129~24_combout ) # (\dev_out[33]~231_combout )))) # (!\dev_out[33]~230_combout  & (\dev_out[125]~reg0_q ))

	.dataa(\dev_out[125]~reg0_q ),
	.datab(\dev_out[33]~230_combout ),
	.datac(\Selector129~24_combout ),
	.datad(\dev_out[33]~231_combout ),
	.cin(gnd),
	.combout(\dev_out[125]~532_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[125]~532 .lut_mask = 16'hEEE2;
defparam \dev_out[125]~532 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[125]~533 (
// Equation(s):
// \dev_out[125]~533_combout  = (\Selector5~12_combout ) # ((\adress[2]~input_o  & \dev_out[125]~532_combout ))

	.dataa(\Selector5~12_combout ),
	.datab(\adress[2]~input_o ),
	.datac(\dev_out[125]~532_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dev_out[125]~533_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[125]~533 .lut_mask = 16'hEAEA;
defparam \dev_out[125]~533 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[125]~99 (
// Equation(s):
// \dev_out[125]~99_combout  = (\adress[3]~input_o  & ((\dev_out[125]~533_combout ))) # (!\adress[3]~input_o  & (\Selector5~0_combout ))

	.dataa(\Selector5~0_combout ),
	.datab(\dev_out[125]~533_combout ),
	.datac(gnd),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\dev_out[125]~99_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[125]~99 .lut_mask = 16'hCCAA;
defparam \dev_out[125]~99 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[125]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[125]~99_combout ),
	.asdata(\Selector5~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\adress[4]~input_o ),
	.ena(\dev_out[124]~531_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[125]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[125]~reg0 .is_wysiwyg = "true";
defparam \dev_out[125]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \Selector4~54 (
// Equation(s):
// \Selector4~54_combout  = (!\adress[5]~input_o  & ((\Selector4~53_combout ) # ((\dev_out[126]~reg0_q  & \Selector4~59_combout ))))

	.dataa(\Selector4~53_combout ),
	.datab(\dev_out[126]~reg0_q ),
	.datac(\Selector4~59_combout ),
	.datad(\adress[5]~input_o ),
	.cin(gnd),
	.combout(\Selector4~54_combout ),
	.cout());
// synopsys translate_off
defparam \Selector4~54 .lut_mask = 16'h00EA;
defparam \Selector4~54 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector4~55 (
// Equation(s):
// \Selector4~55_combout  = (\adress[1]~input_o  & ((\adress[0]~input_o  & (\dev_out[126]~reg0_q )) # (!\adress[0]~input_o  & ((\p_data[0]~input_o )))))

	.dataa(\adress[1]~input_o ),
	.datab(\dev_out[126]~reg0_q ),
	.datac(\p_data[0]~input_o ),
	.datad(\adress[0]~input_o ),
	.cin(gnd),
	.combout(\Selector4~55_combout ),
	.cout());
// synopsys translate_off
defparam \Selector4~55 .lut_mask = 16'h88A0;
defparam \Selector4~55 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector4~56 (
// Equation(s):
// \Selector4~56_combout  = (\adress[2]~input_o  & (((\dev_out[74]~204_combout ) # (\Selector4~55_combout )))) # (!\adress[2]~input_o  & (\Selector4~7_combout ))

	.dataa(\Selector4~7_combout ),
	.datab(\adress[2]~input_o ),
	.datac(\dev_out[74]~204_combout ),
	.datad(\Selector4~55_combout ),
	.cin(gnd),
	.combout(\Selector4~56_combout ),
	.cout());
// synopsys translate_off
defparam \Selector4~56 .lut_mask = 16'hEEE2;
defparam \Selector4~56 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector4~57 (
// Equation(s):
// \Selector4~57_combout  = (\adress[4]~input_o  & ((\adress[3]~input_o  & (\Selector4~56_combout )) # (!\adress[3]~input_o  & ((\Selector4~23_combout )))))

	.dataa(\adress[4]~input_o ),
	.datab(\Selector4~56_combout ),
	.datac(\Selector4~23_combout ),
	.datad(\adress[3]~input_o ),
	.cin(gnd),
	.combout(\Selector4~57_combout ),
	.cout());
// synopsys translate_off
defparam \Selector4~57 .lut_mask = 16'h88A0;
defparam \Selector4~57 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector4~58 (
// Equation(s):
// \Selector4~58_combout  = (\adress[5]~input_o  & ((\Selector4~57_combout ) # ((\Selector4~50_combout  & !\adress[4]~input_o ))))

	.dataa(\adress[5]~input_o ),
	.datab(\Selector4~57_combout ),
	.datac(\Selector4~50_combout ),
	.datad(\adress[4]~input_o ),
	.cin(gnd),
	.combout(\Selector4~58_combout ),
	.cout());
// synopsys translate_off
defparam \Selector4~58 .lut_mask = 16'h88A8;
defparam \Selector4~58 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[126]~534 (
// Equation(s):
// \dev_out[126]~534_combout  = (\dev_out[65]~444_combout  & (((\Selector4~54_combout ) # (\Selector4~58_combout )))) # (!\dev_out[65]~444_combout  & (\dev_out[126]~reg0_q ))

	.dataa(\dev_out[126]~reg0_q ),
	.datab(\dev_out[65]~444_combout ),
	.datac(\Selector4~54_combout ),
	.datad(\Selector4~58_combout ),
	.cin(gnd),
	.combout(\dev_out[126]~534_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[126]~534 .lut_mask = 16'hEEE2;
defparam \dev_out[126]~534 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[126]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[126]~534_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[126]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[126]~reg0 .is_wysiwyg = "true";
defparam \dev_out[126]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \dev_out[127]~535 (
// Equation(s):
// \dev_out[127]~535_combout  = (\adress[5]~input_o  & ((\dev_out[65]~444_combout  & (\Selector3~10_combout )) # (!\dev_out[65]~444_combout  & ((\dev_out[127]~reg0_q ))))) # (!\adress[5]~input_o  & (((\dev_out[127]~reg0_q ))))

	.dataa(\Selector3~10_combout ),
	.datab(\dev_out[127]~reg0_q ),
	.datac(\adress[5]~input_o ),
	.datad(\dev_out[65]~444_combout ),
	.cin(gnd),
	.combout(\dev_out[127]~535_combout ),
	.cout());
// synopsys translate_off
defparam \dev_out[127]~535 .lut_mask = 16'hACCC;
defparam \dev_out[127]~535 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dev_out[127]~reg0 (
	.clk(\clk~input_o ),
	.d(\dev_out[127]~535_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dev_out[127]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dev_out[127]~reg0 .is_wysiwyg = "true";
defparam \dev_out[127]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \enter_out~0 (
// Equation(s):
// \enter_out~0_combout  = (\new_out~input_o  & (!\Equal0~0_combout  & (!\disp~0_combout  & !\Equal3~2_combout )))

	.dataa(\new_out~input_o ),
	.datab(\Equal0~0_combout ),
	.datac(\disp~0_combout ),
	.datad(\Equal3~2_combout ),
	.cin(gnd),
	.combout(\enter_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \enter_out~0 .lut_mask = 16'h0002;
defparam \enter_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \enter_out~1 (
// Equation(s):
// \enter_out~1_combout  = (\Equal0~0_combout  & (\new_out~input_o  & (!\disp~0_combout  & !\Equal3~2_combout )))

	.dataa(\Equal0~0_combout ),
	.datab(\new_out~input_o ),
	.datac(\disp~0_combout ),
	.datad(\Equal3~2_combout ),
	.cin(gnd),
	.combout(\enter_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \enter_out~1 .lut_mask = 16'h0008;
defparam \enter_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \enter_out~2 (
// Equation(s):
// \enter_out~2_combout  = (\disp~0_combout  & (\new_out~input_o  & (!\Equal0~0_combout  & !\Equal3~2_combout )))

	.dataa(\disp~0_combout ),
	.datab(\new_out~input_o ),
	.datac(\Equal0~0_combout ),
	.datad(\Equal3~2_combout ),
	.cin(gnd),
	.combout(\enter_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \enter_out~2 .lut_mask = 16'h0008;
defparam \enter_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \enter_out~3 (
// Equation(s):
// \enter_out~3_combout  = (\Equal0~0_combout  & (\disp~0_combout  & (\new_out~input_o  & !\Equal3~2_combout )))

	.dataa(\Equal0~0_combout ),
	.datab(\disp~0_combout ),
	.datac(\new_out~input_o ),
	.datad(\Equal3~2_combout ),
	.cin(gnd),
	.combout(\enter_out~3_combout ),
	.cout());
// synopsys translate_off
defparam \enter_out~3 .lut_mask = 16'h0080;
defparam \enter_out~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \drs[4]~input (
	.i(drs[4]),
	.ibar(gnd),
	.o(\drs[4]~input_o ));
// synopsys translate_off
defparam \drs[4]~input .bus_hold = "false";
defparam \drs[4]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \drs[5]~input (
	.i(drs[5]),
	.ibar(gnd),
	.o(\drs[5]~input_o ));
// synopsys translate_off
defparam \drs[5]~input .bus_hold = "false";
defparam \drs[5]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \drs[6]~input (
	.i(drs[6]),
	.ibar(gnd),
	.o(\drs[6]~input_o ));
// synopsys translate_off
defparam \drs[6]~input .bus_hold = "false";
defparam \drs[6]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \drs[7]~input (
	.i(drs[7]),
	.ibar(gnd),
	.o(\drs[7]~input_o ));
// synopsys translate_off
defparam \drs[7]~input .bus_hold = "false";
defparam \drs[7]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \drs[8]~input (
	.i(drs[8]),
	.ibar(gnd),
	.o(\drs[8]~input_o ));
// synopsys translate_off
defparam \drs[8]~input .bus_hold = "false";
defparam \drs[8]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \drs[9]~input (
	.i(drs[9]),
	.ibar(gnd),
	.o(\drs[9]~input_o ));
// synopsys translate_off
defparam \drs[9]~input .bus_hold = "false";
defparam \drs[9]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \drs[10]~input (
	.i(drs[10]),
	.ibar(gnd),
	.o(\drs[10]~input_o ));
// synopsys translate_off
defparam \drs[10]~input .bus_hold = "false";
defparam \drs[10]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \drs[11]~input (
	.i(drs[11]),
	.ibar(gnd),
	.o(\drs[11]~input_o ));
// synopsys translate_off
defparam \drs[11]~input .bus_hold = "false";
defparam \drs[11]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \drs[12]~input (
	.i(drs[12]),
	.ibar(gnd),
	.o(\drs[12]~input_o ));
// synopsys translate_off
defparam \drs[12]~input .bus_hold = "false";
defparam \drs[12]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \drs[13]~input (
	.i(drs[13]),
	.ibar(gnd),
	.o(\drs[13]~input_o ));
// synopsys translate_off
defparam \drs[13]~input .bus_hold = "false";
defparam \drs[13]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \drs[14]~input (
	.i(drs[14]),
	.ibar(gnd),
	.o(\drs[14]~input_o ));
// synopsys translate_off
defparam \drs[14]~input .bus_hold = "false";
defparam \drs[14]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \drs[15]~input (
	.i(drs[15]),
	.ibar(gnd),
	.o(\drs[15]~input_o ));
// synopsys translate_off
defparam \drs[15]~input .bus_hold = "false";
defparam \drs[15]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \drs[16]~input (
	.i(drs[16]),
	.ibar(gnd),
	.o(\drs[16]~input_o ));
// synopsys translate_off
defparam \drs[16]~input .bus_hold = "false";
defparam \drs[16]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \drs[17]~input (
	.i(drs[17]),
	.ibar(gnd),
	.o(\drs[17]~input_o ));
// synopsys translate_off
defparam \drs[17]~input .bus_hold = "false";
defparam \drs[17]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \drs[18]~input (
	.i(drs[18]),
	.ibar(gnd),
	.o(\drs[18]~input_o ));
// synopsys translate_off
defparam \drs[18]~input .bus_hold = "false";
defparam \drs[18]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \drs[19]~input (
	.i(drs[19]),
	.ibar(gnd),
	.o(\drs[19]~input_o ));
// synopsys translate_off
defparam \drs[19]~input .bus_hold = "false";
defparam \drs[19]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \drs[20]~input (
	.i(drs[20]),
	.ibar(gnd),
	.o(\drs[20]~input_o ));
// synopsys translate_off
defparam \drs[20]~input .bus_hold = "false";
defparam \drs[20]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \drs[21]~input (
	.i(drs[21]),
	.ibar(gnd),
	.o(\drs[21]~input_o ));
// synopsys translate_off
defparam \drs[21]~input .bus_hold = "false";
defparam \drs[21]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \drs[22]~input (
	.i(drs[22]),
	.ibar(gnd),
	.o(\drs[22]~input_o ));
// synopsys translate_off
defparam \drs[22]~input .bus_hold = "false";
defparam \drs[22]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \drs[23]~input (
	.i(drs[23]),
	.ibar(gnd),
	.o(\drs[23]~input_o ));
// synopsys translate_off
defparam \drs[23]~input .bus_hold = "false";
defparam \drs[23]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \drs[24]~input (
	.i(drs[24]),
	.ibar(gnd),
	.o(\drs[24]~input_o ));
// synopsys translate_off
defparam \drs[24]~input .bus_hold = "false";
defparam \drs[24]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \drs[25]~input (
	.i(drs[25]),
	.ibar(gnd),
	.o(\drs[25]~input_o ));
// synopsys translate_off
defparam \drs[25]~input .bus_hold = "false";
defparam \drs[25]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \drs[26]~input (
	.i(drs[26]),
	.ibar(gnd),
	.o(\drs[26]~input_o ));
// synopsys translate_off
defparam \drs[26]~input .bus_hold = "false";
defparam \drs[26]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \drs[27]~input (
	.i(drs[27]),
	.ibar(gnd),
	.o(\drs[27]~input_o ));
// synopsys translate_off
defparam \drs[27]~input .bus_hold = "false";
defparam \drs[27]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \drs[28]~input (
	.i(drs[28]),
	.ibar(gnd),
	.o(\drs[28]~input_o ));
// synopsys translate_off
defparam \drs[28]~input .bus_hold = "false";
defparam \drs[28]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \drs[29]~input (
	.i(drs[29]),
	.ibar(gnd),
	.o(\drs[29]~input_o ));
// synopsys translate_off
defparam \drs[29]~input .bus_hold = "false";
defparam \drs[29]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \drs[30]~input (
	.i(drs[30]),
	.ibar(gnd),
	.o(\drs[30]~input_o ));
// synopsys translate_off
defparam \drs[30]~input .bus_hold = "false";
defparam \drs[30]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \drs[31]~input (
	.i(drs[31]),
	.ibar(gnd),
	.o(\drs[31]~input_o ));
// synopsys translate_off
defparam \drs[31]~input .bus_hold = "false";
defparam \drs[31]~input .simulate_z_as = "z";
// synopsys translate_on

assign e_data[0] = \e_data[0]~output_o ;

assign e_data[1] = \e_data[1]~output_o ;

assign e_data[2] = \e_data[2]~output_o ;

assign e_data[3] = \e_data[3]~output_o ;

assign e_data[4] = \e_data[4]~output_o ;

assign e_data[5] = \e_data[5]~output_o ;

assign e_data[6] = \e_data[6]~output_o ;

assign e_data[7] = \e_data[7]~output_o ;

assign e_data[8] = \e_data[8]~output_o ;

assign e_data[9] = \e_data[9]~output_o ;

assign e_data[10] = \e_data[10]~output_o ;

assign e_data[11] = \e_data[11]~output_o ;

assign e_data[12] = \e_data[12]~output_o ;

assign e_data[13] = \e_data[13]~output_o ;

assign e_data[14] = \e_data[14]~output_o ;

assign e_data[15] = \e_data[15]~output_o ;

assign e_data[16] = \e_data[16]~output_o ;

assign e_data[17] = \e_data[17]~output_o ;

assign e_data[18] = \e_data[18]~output_o ;

assign e_data[19] = \e_data[19]~output_o ;

assign e_data[20] = \e_data[20]~output_o ;

assign e_data[21] = \e_data[21]~output_o ;

assign e_data[22] = \e_data[22]~output_o ;

assign e_data[23] = \e_data[23]~output_o ;

assign e_data[24] = \e_data[24]~output_o ;

assign e_data[25] = \e_data[25]~output_o ;

assign e_data[26] = \e_data[26]~output_o ;

assign e_data[27] = \e_data[27]~output_o ;

assign e_data[28] = \e_data[28]~output_o ;

assign e_data[29] = \e_data[29]~output_o ;

assign e_data[30] = \e_data[30]~output_o ;

assign e_data[31] = \e_data[31]~output_o ;

assign in_ready = \in_ready~output_o ;

assign out_ready = \out_ready~output_o ;

assign dev_out[0] = \dev_out[0]~output_o ;

assign dev_out[1] = \dev_out[1]~output_o ;

assign dev_out[2] = \dev_out[2]~output_o ;

assign dev_out[3] = \dev_out[3]~output_o ;

assign dev_out[4] = \dev_out[4]~output_o ;

assign dev_out[5] = \dev_out[5]~output_o ;

assign dev_out[6] = \dev_out[6]~output_o ;

assign dev_out[7] = \dev_out[7]~output_o ;

assign dev_out[8] = \dev_out[8]~output_o ;

assign dev_out[9] = \dev_out[9]~output_o ;

assign dev_out[10] = \dev_out[10]~output_o ;

assign dev_out[11] = \dev_out[11]~output_o ;

assign dev_out[12] = \dev_out[12]~output_o ;

assign dev_out[13] = \dev_out[13]~output_o ;

assign dev_out[14] = \dev_out[14]~output_o ;

assign dev_out[15] = \dev_out[15]~output_o ;

assign dev_out[16] = \dev_out[16]~output_o ;

assign dev_out[17] = \dev_out[17]~output_o ;

assign dev_out[18] = \dev_out[18]~output_o ;

assign dev_out[19] = \dev_out[19]~output_o ;

assign dev_out[20] = \dev_out[20]~output_o ;

assign dev_out[21] = \dev_out[21]~output_o ;

assign dev_out[22] = \dev_out[22]~output_o ;

assign dev_out[23] = \dev_out[23]~output_o ;

assign dev_out[24] = \dev_out[24]~output_o ;

assign dev_out[25] = \dev_out[25]~output_o ;

assign dev_out[26] = \dev_out[26]~output_o ;

assign dev_out[27] = \dev_out[27]~output_o ;

assign dev_out[28] = \dev_out[28]~output_o ;

assign dev_out[29] = \dev_out[29]~output_o ;

assign dev_out[30] = \dev_out[30]~output_o ;

assign dev_out[31] = \dev_out[31]~output_o ;

assign dev_out[32] = \dev_out[32]~output_o ;

assign dev_out[33] = \dev_out[33]~output_o ;

assign dev_out[34] = \dev_out[34]~output_o ;

assign dev_out[35] = \dev_out[35]~output_o ;

assign dev_out[36] = \dev_out[36]~output_o ;

assign dev_out[37] = \dev_out[37]~output_o ;

assign dev_out[38] = \dev_out[38]~output_o ;

assign dev_out[39] = \dev_out[39]~output_o ;

assign dev_out[40] = \dev_out[40]~output_o ;

assign dev_out[41] = \dev_out[41]~output_o ;

assign dev_out[42] = \dev_out[42]~output_o ;

assign dev_out[43] = \dev_out[43]~output_o ;

assign dev_out[44] = \dev_out[44]~output_o ;

assign dev_out[45] = \dev_out[45]~output_o ;

assign dev_out[46] = \dev_out[46]~output_o ;

assign dev_out[47] = \dev_out[47]~output_o ;

assign dev_out[48] = \dev_out[48]~output_o ;

assign dev_out[49] = \dev_out[49]~output_o ;

assign dev_out[50] = \dev_out[50]~output_o ;

assign dev_out[51] = \dev_out[51]~output_o ;

assign dev_out[52] = \dev_out[52]~output_o ;

assign dev_out[53] = \dev_out[53]~output_o ;

assign dev_out[54] = \dev_out[54]~output_o ;

assign dev_out[55] = \dev_out[55]~output_o ;

assign dev_out[56] = \dev_out[56]~output_o ;

assign dev_out[57] = \dev_out[57]~output_o ;

assign dev_out[58] = \dev_out[58]~output_o ;

assign dev_out[59] = \dev_out[59]~output_o ;

assign dev_out[60] = \dev_out[60]~output_o ;

assign dev_out[61] = \dev_out[61]~output_o ;

assign dev_out[62] = \dev_out[62]~output_o ;

assign dev_out[63] = \dev_out[63]~output_o ;

assign dev_out[64] = \dev_out[64]~output_o ;

assign dev_out[65] = \dev_out[65]~output_o ;

assign dev_out[66] = \dev_out[66]~output_o ;

assign dev_out[67] = \dev_out[67]~output_o ;

assign dev_out[68] = \dev_out[68]~output_o ;

assign dev_out[69] = \dev_out[69]~output_o ;

assign dev_out[70] = \dev_out[70]~output_o ;

assign dev_out[71] = \dev_out[71]~output_o ;

assign dev_out[72] = \dev_out[72]~output_o ;

assign dev_out[73] = \dev_out[73]~output_o ;

assign dev_out[74] = \dev_out[74]~output_o ;

assign dev_out[75] = \dev_out[75]~output_o ;

assign dev_out[76] = \dev_out[76]~output_o ;

assign dev_out[77] = \dev_out[77]~output_o ;

assign dev_out[78] = \dev_out[78]~output_o ;

assign dev_out[79] = \dev_out[79]~output_o ;

assign dev_out[80] = \dev_out[80]~output_o ;

assign dev_out[81] = \dev_out[81]~output_o ;

assign dev_out[82] = \dev_out[82]~output_o ;

assign dev_out[83] = \dev_out[83]~output_o ;

assign dev_out[84] = \dev_out[84]~output_o ;

assign dev_out[85] = \dev_out[85]~output_o ;

assign dev_out[86] = \dev_out[86]~output_o ;

assign dev_out[87] = \dev_out[87]~output_o ;

assign dev_out[88] = \dev_out[88]~output_o ;

assign dev_out[89] = \dev_out[89]~output_o ;

assign dev_out[90] = \dev_out[90]~output_o ;

assign dev_out[91] = \dev_out[91]~output_o ;

assign dev_out[92] = \dev_out[92]~output_o ;

assign dev_out[93] = \dev_out[93]~output_o ;

assign dev_out[94] = \dev_out[94]~output_o ;

assign dev_out[95] = \dev_out[95]~output_o ;

assign dev_out[96] = \dev_out[96]~output_o ;

assign dev_out[97] = \dev_out[97]~output_o ;

assign dev_out[98] = \dev_out[98]~output_o ;

assign dev_out[99] = \dev_out[99]~output_o ;

assign dev_out[100] = \dev_out[100]~output_o ;

assign dev_out[101] = \dev_out[101]~output_o ;

assign dev_out[102] = \dev_out[102]~output_o ;

assign dev_out[103] = \dev_out[103]~output_o ;

assign dev_out[104] = \dev_out[104]~output_o ;

assign dev_out[105] = \dev_out[105]~output_o ;

assign dev_out[106] = \dev_out[106]~output_o ;

assign dev_out[107] = \dev_out[107]~output_o ;

assign dev_out[108] = \dev_out[108]~output_o ;

assign dev_out[109] = \dev_out[109]~output_o ;

assign dev_out[110] = \dev_out[110]~output_o ;

assign dev_out[111] = \dev_out[111]~output_o ;

assign dev_out[112] = \dev_out[112]~output_o ;

assign dev_out[113] = \dev_out[113]~output_o ;

assign dev_out[114] = \dev_out[114]~output_o ;

assign dev_out[115] = \dev_out[115]~output_o ;

assign dev_out[116] = \dev_out[116]~output_o ;

assign dev_out[117] = \dev_out[117]~output_o ;

assign dev_out[118] = \dev_out[118]~output_o ;

assign dev_out[119] = \dev_out[119]~output_o ;

assign dev_out[120] = \dev_out[120]~output_o ;

assign dev_out[121] = \dev_out[121]~output_o ;

assign dev_out[122] = \dev_out[122]~output_o ;

assign dev_out[123] = \dev_out[123]~output_o ;

assign dev_out[124] = \dev_out[124]~output_o ;

assign dev_out[125] = \dev_out[125]~output_o ;

assign dev_out[126] = \dev_out[126]~output_o ;

assign dev_out[127] = \dev_out[127]~output_o ;

assign enter_out[0] = \enter_out[0]~output_o ;

assign enter_out[1] = \enter_out[1]~output_o ;

assign enter_out[2] = \enter_out[2]~output_o ;

assign enter_out[3] = \enter_out[3]~output_o ;

assign devs_done_out[0] = \devs_done_out[0]~output_o ;

assign devs_done_out[1] = \devs_done_out[1]~output_o ;

assign devs_done_out[2] = \devs_done_out[2]~output_o ;

assign devs_done_out[3] = \devs_done_out[3]~output_o ;

assign devs_done_out[4] = \devs_done_out[4]~output_o ;

assign devs_enter_in[0] = \devs_enter_in[0]~output_o ;

assign devs_enter_in[1] = \devs_enter_in[1]~output_o ;

assign devs_enter_in[2] = \devs_enter_in[2]~output_o ;

assign devs_enter_in[3] = \devs_enter_in[3]~output_o ;

assign devs_enter_in[4] = \devs_enter_in[4]~output_o ;

endmodule
