Line number: 
[550, 592]
Comment: 
This block of code handles reset and clock signal changes, affecting the state of several variables within the process. Upon receiving the reset signal, all relevant variables are reset to their default or null values for a clean start. But in the absence of a reset signal and presence of a clock signal, updates to variables are effectuated based on the current states of corresponding update flags; if an update flag is set, the new variable state is used, otherwise, the variable retains its existing state. This clock-triggered selectivity facilitates conditional state transitions and system progression in an orderly manner, ensuring the correct system behavior considering the timing constraints defined by the clock.