m255
K3
13
cModel Technology
Z0 dC:\Users\jahend6\Documents\School\EE480\Modules\Cache\memory_test
T_opt
VL`CCPYT[SADV6G6SOW:CV0
04 12 4 work mem_test_vtf fast 0
04 4 4 work glbl fast 0
=1-0019b910fc4b-5165dd96-38e-1068
o-quiet -auto_acc_if_foreign -work work -L xilinxcorelib_ver -L unisims_ver -L unimacro_ver -L secureip +acc
n@_opt
OE;O;10.1b;51
vcache
IB@_4l7`WWFE]=o[14[W0N2
V1Pd:bT=j1FNBcC2ANBz:52
Z1 dC:\Users\jahend6\Documents\School\EE480\Modules\Cache\memory_test
w1365627593
8cache.v
Fcache.v
L0 33
Z2 OE;L;10.1b;51
r1
31
Z3 o-L mtiAvm -L mtiOvm -L mtiUvm -L mtiUPF
!s100 RDon6ZAO;US>ABze8VQ_d1
!s90 -reportprogress|300|cache.v|
!s108 1365630358.223000
!s107 cache.v|
!i10b 1
!s85 0
vglbl
IMYmcH1k1aUSF20m;E^Zc93
VM[9mS]S:KA1i4VeCMX35[3
R1
w1325912016
8C:/Xilinx/13.4/ISE_DS/ISE//verilog/src/glbl.v
FC:/Xilinx/13.4/ISE_DS/ISE//verilog/src/glbl.v
L0 5
R2
r1
31
R3
!s100 0_DRo;fA:VYmmK<EYim]A0
!s90 -reportprogress|300|C:/Xilinx/13.4/ISE_DS/ISE//verilog/src/glbl.v|
!i10b 1
!s85 0
!s108 1365630358.590000
!s107 C:/Xilinx/13.4/ISE_DS/ISE//verilog/src/glbl.v|
vmem_test
I4jb;i[nM9?Z@cLCfa_H`R3
Vn1RmiK?VA[MzR=?XD@fWj3
R1
w1365628937
8mem_test.v
Fmem_test.v
L0 11
R2
r1
31
R3
!s100 Y?53NN=R465HBg1OCm_=E2
!s90 -reportprogress|300|mem_test.v|
!s108 1365630358.352000
!s107 mem_test.v|
!i10b 1
!s85 0
vmem_test_vtf
IK0;bnDSFCNeY8=J:@Mf4g1
V2YNa4E_8n03nMOZ7XoJo?1
R1
w1365630347
8mem_test_vtf.v
Fmem_test_vtf.v
L0 25
R2
r1
31
R3
!s90 -reportprogress|300|mem_test_vtf.v|
!s100 7PUUc0h5<`WPj[41aKi<Z2
!s108 1365630358.480000
!s107 mem_test_vtf.v|
!i10b 1
!s85 0
vram
I_I?zAHjIm7KM^had:QBVc1
VXj2;MW^3ESl9fKET8o2H^3
R1
w1365624269
8Ram.v
FRam.v
L0 30
R2
r1
31
R3
!s100 aD6c[i5bNL7=NDjaa`?[e0
!s90 -reportprogress|300|Ram.v|
!s108 1365630358.133000
!s107 Ram.v|
!i10b 1
!s85 0
