   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 4
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"i2s.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "source\\i2s\\i2s.c"
  20              		.section	.text.I2S2_Init,"ax",%progbits
  21              		.align	1
  22              		.global	I2S2_Init
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	I2S2_Init:
  28              	.LVL0:
  29              	.LFB123:
   1:source\i2s/i2s.c **** /********************************************************************************/
   2:source\i2s/i2s.c **** /* i2s.c                                                                        */
   3:source\i2s/i2s.c **** /* STM32F407ZGT6                                                                */
   4:source\i2s/i2s.c **** /* (Lee ChangWoo HL2IRW  hl2irw@daum.net 010-8573-6860)                 	*/
   5:source\i2s/i2s.c **** /* stm32f4x_test								*/
   6:source\i2s/i2s.c **** /********************************************************************************/
   7:source\i2s/i2s.c **** #include "../../hwdefs.h"
   8:source\i2s/i2s.c **** #include "../prototype.h"
   9:source\i2s/i2s.c **** 
  10:source\i2s/i2s.c **** 
  11:source\i2s/i2s.c **** void (*i2s_tx_callback)(void);
  12:source\i2s/i2s.c **** void (*i2s_rx_callback)(void);
  13:source\i2s/i2s.c **** 
  14:source\i2s/i2s.c **** 
  15:source\i2s/i2s.c **** 
  16:source\i2s/i2s.c **** void I2S2_Init (unsigned short I2S_Standard,unsigned short I2S_Mode,unsigned short I2S_Clock_Polari
  17:source\i2s/i2s.c **** {
  30              		.loc 1 17 1 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 16
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  18:source\i2s/i2s.c ****       I2S_InitTypeDef I2S_InitStructure;
  34              		.loc 1 18 7 view .LVU1
  19:source\i2s/i2s.c ****       RCC_APB1PeriphClockCmd(RCC_APB1Periph_SPI2, ENABLE);
  35              		.loc 1 19 7 view .LVU2
  17:source\i2s/i2s.c ****       I2S_InitTypeDef I2S_InitStructure;
  36              		.loc 1 17 1 is_stmt 0 view .LVU3
  37 0000 F0B5     		push	{r4, r5, r6, r7, lr}
  38              		.cfi_def_cfa_offset 20
  39              		.cfi_offset 4, -20
  40              		.cfi_offset 5, -16
  41              		.cfi_offset 6, -12
  42              		.cfi_offset 7, -8
  43              		.cfi_offset 14, -4
  44 0002 0646     		mov	r6, r0
  45 0004 85B0     		sub	sp, sp, #20
  46              		.cfi_def_cfa_offset 40
  17:source\i2s/i2s.c ****       I2S_InitTypeDef I2S_InitStructure;
  47              		.loc 1 17 1 view .LVU4
  48 0006 0F46     		mov	r7, r1
  49              		.loc 1 19 7 view .LVU5
  50 0008 4FF48040 		mov	r0, #16384
  51              	.LVL1:
  52              		.loc 1 19 7 view .LVU6
  53 000c 0121     		movs	r1, #1
  54              	.LVL2:
  17:source\i2s/i2s.c ****       I2S_InitTypeDef I2S_InitStructure;
  55              		.loc 1 17 1 view .LVU7
  56 000e 1446     		mov	r4, r2
  57 0010 1D46     		mov	r5, r3
  58              		.loc 1 19 7 view .LVU8
  59 0012 FFF7FEFF 		bl	RCC_APB1PeriphClockCmd
  60              	.LVL3:
  20:source\i2s/i2s.c ****       RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI2,ENABLE);
  61              		.loc 1 20 7 is_stmt 1 view .LVU9
  62 0016 0121     		movs	r1, #1
  63 0018 4FF48040 		mov	r0, #16384
  64 001c FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
  65              	.LVL4:
  21:source\i2s/i2s.c ****       RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI2,DISABLE);
  66              		.loc 1 21 7 view .LVU10
  67 0020 0021     		movs	r1, #0
  68 0022 4FF48040 		mov	r0, #16384
  69 0026 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
  70              	.LVL5:
  22:source\i2s/i2s.c ****       I2S_InitStructure.I2S_Mode = I2S_Mode;
  71              		.loc 1 22 7 view .LVU11
  23:source\i2s/i2s.c ****       I2S_InitStructure.I2S_Standard = I2S_Standard;
  24:source\i2s/i2s.c ****       I2S_InitStructure.I2S_DataFormat = I2S_DataFormat;
  25:source\i2s/i2s.c ****       I2S_InitStructure.I2S_MCLKOutput = I2S_MCLKOutput_Disable;
  26:source\i2s/i2s.c ****       I2S_InitStructure.I2S_AudioFreq = I2S_AudioFreq_Default;
  27:source\i2s/i2s.c ****       I2S_InitStructure.I2S_CPOL = I2S_Clock_Polarity;
  72              		.loc 1 27 34 is_stmt 0 view .LVU12
  73 002a ADF80C40 		strh	r4, [sp, #12]	@ movhi
  28:source\i2s/i2s.c ****       I2S_Init(SPI2,&I2S_InitStructure);
  74              		.loc 1 28 7 view .LVU13
  75 002e 0D4C     		ldr	r4, .L2
  24:source\i2s/i2s.c ****       I2S_InitStructure.I2S_MCLKOutput = I2S_MCLKOutput_Disable;
  76              		.loc 1 24 40 view .LVU14
  77 0030 ADF80450 		strh	r5, [sp, #4]	@ movhi
  25:source\i2s/i2s.c ****       I2S_InitStructure.I2S_AudioFreq = I2S_AudioFreq_Default;
  78              		.loc 1 25 40 view .LVU15
  79 0034 0023     		movs	r3, #0
  26:source\i2s/i2s.c ****       I2S_InitStructure.I2S_CPOL = I2S_Clock_Polarity;
  80              		.loc 1 26 39 view .LVU16
  81 0036 0225     		movs	r5, #2
  82              		.loc 1 28 7 view .LVU17
  83 0038 6946     		mov	r1, sp
  84 003a 2046     		mov	r0, r4
  25:source\i2s/i2s.c ****       I2S_InitStructure.I2S_AudioFreq = I2S_AudioFreq_Default;
  85              		.loc 1 25 40 view .LVU18
  86 003c ADF80630 		strh	r3, [sp, #6]	@ movhi
  22:source\i2s/i2s.c ****       I2S_InitStructure.I2S_Standard = I2S_Standard;
  87              		.loc 1 22 34 view .LVU19
  88 0040 ADF80070 		strh	r7, [sp]	@ movhi
  23:source\i2s/i2s.c ****       I2S_InitStructure.I2S_DataFormat = I2S_DataFormat;
  89              		.loc 1 23 7 is_stmt 1 view .LVU20
  23:source\i2s/i2s.c ****       I2S_InitStructure.I2S_DataFormat = I2S_DataFormat;
  90              		.loc 1 23 38 is_stmt 0 view .LVU21
  91 0044 ADF80260 		strh	r6, [sp, #2]	@ movhi
  24:source\i2s/i2s.c ****       I2S_InitStructure.I2S_MCLKOutput = I2S_MCLKOutput_Disable;
  92              		.loc 1 24 7 is_stmt 1 view .LVU22
  25:source\i2s/i2s.c ****       I2S_InitStructure.I2S_AudioFreq = I2S_AudioFreq_Default;
  93              		.loc 1 25 7 view .LVU23
  26:source\i2s/i2s.c ****       I2S_InitStructure.I2S_CPOL = I2S_Clock_Polarity;
  94              		.loc 1 26 7 view .LVU24
  26:source\i2s/i2s.c ****       I2S_InitStructure.I2S_CPOL = I2S_Clock_Polarity;
  95              		.loc 1 26 39 is_stmt 0 view .LVU25
  96 0048 0295     		str	r5, [sp, #8]
  27:source\i2s/i2s.c ****       I2S_Init(SPI2,&I2S_InitStructure);
  97              		.loc 1 27 7 is_stmt 1 view .LVU26
  98              		.loc 1 28 7 view .LVU27
  99 004a FFF7FEFF 		bl	I2S_Init
 100              	.LVL6:
  29:source\i2s/i2s.c ****       SPI_I2S_DMACmd(SPI2,SPI_I2S_DMAReq_Tx,ENABLE);
 101              		.loc 1 29 7 view .LVU28
 102 004e 0122     		movs	r2, #1
 103 0050 2946     		mov	r1, r5
 104 0052 2046     		mov	r0, r4
 105 0054 FFF7FEFF 		bl	SPI_I2S_DMACmd
 106              	.LVL7:
  30:source\i2s/i2s.c ****       I2S_Cmd(SPI2,ENABLE);
 107              		.loc 1 30 7 view .LVU29
 108 0058 0121     		movs	r1, #1
 109 005a 2046     		mov	r0, r4
 110 005c FFF7FEFF 		bl	I2S_Cmd
 111              	.LVL8:
  31:source\i2s/i2s.c **** }
 112              		.loc 1 31 1 is_stmt 0 view .LVU30
 113 0060 05B0     		add	sp, sp, #20
 114              		.cfi_def_cfa_offset 20
 115              		@ sp needed
 116 0062 F0BD     		pop	{r4, r5, r6, r7, pc}
 117              	.L3:
 118              		.align	2
 119              	.L2:
 120 0064 00380040 		.word	1073756160
 121              		.cfi_endproc
 122              	.LFE123:
 124              		.section	.text.I2S2ext_Init,"ax",%progbits
 125              		.align	1
 126              		.global	I2S2ext_Init
 127              		.syntax unified
 128              		.thumb
 129              		.thumb_func
 131              	I2S2ext_Init:
 132              	.LVL9:
 133              	.LFB124:
  32:source\i2s/i2s.c **** 
  33:source\i2s/i2s.c **** 
  34:source\i2s/i2s.c **** void I2S2ext_Init (unsigned short I2S_Standard,unsigned short I2S_Mode,unsigned short I2S_Clock_Pol
  35:source\i2s/i2s.c **** {
 134              		.loc 1 35 1 is_stmt 1 view -0
 135              		.cfi_startproc
 136              		@ args = 0, pretend = 0, frame = 16
 137              		@ frame_needed = 0, uses_anonymous_args = 0
  36:source\i2s/i2s.c ****       I2S_InitTypeDef I2S2ext_InitStructure;
 138              		.loc 1 36 7 view .LVU32
  37:source\i2s/i2s.c ****       I2S2ext_InitStructure.I2S_Mode = I2S_Mode ^ (1 << 8);
 139              		.loc 1 37 7 view .LVU33
  35:source\i2s/i2s.c ****       I2S_InitTypeDef I2S2ext_InitStructure;
 140              		.loc 1 35 1 is_stmt 0 view .LVU34
 141 0000 1FB5     		push	{r0, r1, r2, r3, r4, lr}
 142              		.cfi_def_cfa_offset 24
 143              		.cfi_offset 4, -8
 144              		.cfi_offset 14, -4
  38:source\i2s/i2s.c ****       I2S2ext_InitStructure.I2S_Standard = I2S_Standard;
  39:source\i2s/i2s.c ****       I2S2ext_InitStructure.I2S_DataFormat = I2S_DataFormat;
  40:source\i2s/i2s.c ****       I2S2ext_InitStructure.I2S_MCLKOutput = I2S_MCLKOutput_Disable;
  41:source\i2s/i2s.c ****       I2S2ext_InitStructure.I2S_AudioFreq = I2S_AudioFreq_Default;
  42:source\i2s/i2s.c ****       I2S2ext_InitStructure.I2S_CPOL = I2S_Clock_Polarity;
  43:source\i2s/i2s.c ****       I2S_FullDuplexConfig(I2S2ext,&I2S2ext_InitStructure);
 145              		.loc 1 43 7 view .LVU35
 146 0002 0F4C     		ldr	r4, .L5
  39:source\i2s/i2s.c ****       I2S2ext_InitStructure.I2S_MCLKOutput = I2S_MCLKOutput_Disable;
 147              		.loc 1 39 44 view .LVU36
 148 0004 ADF80430 		strh	r3, [sp, #4]	@ movhi
  37:source\i2s/i2s.c ****       I2S2ext_InitStructure.I2S_Standard = I2S_Standard;
 149              		.loc 1 37 38 view .LVU37
 150 0008 81F48071 		eor	r1, r1, #256
 151              	.LVL10:
  40:source\i2s/i2s.c ****       I2S2ext_InitStructure.I2S_AudioFreq = I2S_AudioFreq_Default;
 152              		.loc 1 40 44 view .LVU38
 153 000c 0023     		movs	r3, #0
 154              	.LVL11:
  37:source\i2s/i2s.c ****       I2S2ext_InitStructure.I2S_Standard = I2S_Standard;
 155              		.loc 1 37 38 view .LVU39
 156 000e ADF80010 		strh	r1, [sp]	@ movhi
  38:source\i2s/i2s.c ****       I2S2ext_InitStructure.I2S_DataFormat = I2S_DataFormat;
 157              		.loc 1 38 7 is_stmt 1 view .LVU40
  38:source\i2s/i2s.c ****       I2S2ext_InitStructure.I2S_DataFormat = I2S_DataFormat;
 158              		.loc 1 38 42 is_stmt 0 view .LVU41
 159 0012 ADF80200 		strh	r0, [sp, #2]	@ movhi
  39:source\i2s/i2s.c ****       I2S2ext_InitStructure.I2S_MCLKOutput = I2S_MCLKOutput_Disable;
 160              		.loc 1 39 7 is_stmt 1 view .LVU42
  40:source\i2s/i2s.c ****       I2S2ext_InitStructure.I2S_AudioFreq = I2S_AudioFreq_Default;
 161              		.loc 1 40 7 view .LVU43
  40:source\i2s/i2s.c ****       I2S2ext_InitStructure.I2S_AudioFreq = I2S_AudioFreq_Default;
 162              		.loc 1 40 44 is_stmt 0 view .LVU44
 163 0016 ADF80630 		strh	r3, [sp, #6]	@ movhi
  41:source\i2s/i2s.c ****       I2S2ext_InitStructure.I2S_CPOL = I2S_Clock_Polarity;
 164              		.loc 1 41 7 is_stmt 1 view .LVU45
 165              		.loc 1 43 7 is_stmt 0 view .LVU46
 166 001a 6946     		mov	r1, sp
  41:source\i2s/i2s.c ****       I2S2ext_InitStructure.I2S_CPOL = I2S_Clock_Polarity;
 167              		.loc 1 41 43 view .LVU47
 168 001c 0223     		movs	r3, #2
 169              		.loc 1 43 7 view .LVU48
 170 001e 2046     		mov	r0, r4
 171              	.LVL12:
  41:source\i2s/i2s.c ****       I2S2ext_InitStructure.I2S_CPOL = I2S_Clock_Polarity;
 172              		.loc 1 41 43 view .LVU49
 173 0020 0293     		str	r3, [sp, #8]
  42:source\i2s/i2s.c ****       I2S_FullDuplexConfig(I2S2ext,&I2S2ext_InitStructure);
 174              		.loc 1 42 7 is_stmt 1 view .LVU50
  42:source\i2s/i2s.c ****       I2S_FullDuplexConfig(I2S2ext,&I2S2ext_InitStructure);
 175              		.loc 1 42 38 is_stmt 0 view .LVU51
 176 0022 ADF80C20 		strh	r2, [sp, #12]	@ movhi
 177              		.loc 1 43 7 is_stmt 1 view .LVU52
 178 0026 FFF7FEFF 		bl	I2S_FullDuplexConfig
 179              	.LVL13:
  44:source\i2s/i2s.c ****       SPI_I2S_DMACmd(I2S2ext,SPI_I2S_DMAReq_Rx,ENABLE);
 180              		.loc 1 44 7 view .LVU53
 181 002a 0122     		movs	r2, #1
 182 002c 1146     		mov	r1, r2
 183 002e 2046     		mov	r0, r4
 184 0030 FFF7FEFF 		bl	SPI_I2S_DMACmd
 185              	.LVL14:
  45:source\i2s/i2s.c ****       I2S_Cmd(I2S2ext,ENABLE);
 186              		.loc 1 45 7 view .LVU54
 187 0034 0121     		movs	r1, #1
 188 0036 2046     		mov	r0, r4
 189 0038 FFF7FEFF 		bl	I2S_Cmd
 190              	.LVL15:
  46:source\i2s/i2s.c **** }
 191              		.loc 1 46 1 is_stmt 0 view .LVU55
 192 003c 04B0     		add	sp, sp, #16
 193              		.cfi_def_cfa_offset 8
 194              		@ sp needed
 195 003e 10BD     		pop	{r4, pc}
 196              	.L6:
 197              		.align	2
 198              	.L5:
 199 0040 00340040 		.word	1073755136
 200              		.cfi_endproc
 201              	.LFE124:
 203              		.section	.text.I2S2_SampleRate_Set,"ax",%progbits
 204              		.align	1
 205              		.global	I2S2_SampleRate_Set
 206              		.syntax unified
 207              		.thumb
 208              		.thumb_func
 210              	I2S2_SampleRate_Set:
 211              	.LVL16:
 212              	.LFB125:
  47:source\i2s/i2s.c **** 
  48:source\i2s/i2s.c **** 
  49:source\i2s/i2s.c **** const unsigned short I2S_PSC_TBL[][5] = {
  50:source\i2s/i2s.c ****       {800,256,5,12,1},			//8Khz
  51:source\i2s/i2s.c ****       {1102,429,4,19,0},		//11.025Khz
  52:source\i2s/i2s.c ****       {1600,213,2,13,0},		//16Khz
  53:source\i2s/i2s.c ****       {2205,429,4,9,1},			//22.05Khz
  54:source\i2s/i2s.c ****       {3200,213,2,6,1},			//32Khz
  55:source\i2s/i2s.c ****       {4410,271,2,6,0},			//44.1Khz
  56:source\i2s/i2s.c ****       {4800,258,3,3,1},			//48Khz
  57:source\i2s/i2s.c ****       {8820,316,2,3,1},			//88.2Khz
  58:source\i2s/i2s.c ****       {9600,344,2,3,1},			//96Khz
  59:source\i2s/i2s.c ****       {17640,361,2,2,0},		//176.4Khz
  60:source\i2s/i2s.c ****       {19200,393,2,2,0},		//192Khz
  61:source\i2s/i2s.c **** };
  62:source\i2s/i2s.c **** 
  63:source\i2s/i2s.c **** 
  64:source\i2s/i2s.c **** unsigned char I2S2_SampleRate_Set (unsigned int samplerate)
  65:source\i2s/i2s.c **** {
 213              		.loc 1 65 1 is_stmt 1 view -0
 214              		.cfi_startproc
 215              		@ args = 0, pretend = 0, frame = 0
 216              		@ frame_needed = 0, uses_anonymous_args = 0
  66:source\i2s/i2s.c ****       unsigned char i = 0;
 217              		.loc 1 66 7 view .LVU57
  67:source\i2s/i2s.c ****       unsigned int tempreg = 0;
 218              		.loc 1 67 7 view .LVU58
  68:source\i2s/i2s.c ****       samplerate /= 10;
 219              		.loc 1 68 7 view .LVU59
  65:source\i2s/i2s.c ****       unsigned char i = 0;
 220              		.loc 1 65 1 is_stmt 0 view .LVU60
 221 0000 38B5     		push	{r3, r4, r5, lr}
 222              		.cfi_def_cfa_offset 16
 223              		.cfi_offset 3, -16
 224              		.cfi_offset 4, -12
 225              		.cfi_offset 5, -8
 226              		.cfi_offset 14, -4
  69:source\i2s/i2s.c ****       for (i=0;i<(sizeof(I2S_PSC_TBL)/10);i++) {
  70:source\i2s/i2s.c **** 	  if (samplerate == I2S_PSC_TBL[i][0]) break;
 227              		.loc 1 70 36 view .LVU61
 228 0002 1A4D     		ldr	r5, .L17
  68:source\i2s/i2s.c ****       for (i=0;i<(sizeof(I2S_PSC_TBL)/10);i++) {
 229              		.loc 1 68 18 view .LVU62
 230 0004 0023     		movs	r3, #0
 231 0006 0A22     		movs	r2, #10
 232 0008 B0FBF2F0 		udiv	r0, r0, r2
 233              	.LVL17:
  69:source\i2s/i2s.c ****       for (i=0;i<(sizeof(I2S_PSC_TBL)/10);i++) {
 234              		.loc 1 69 7 is_stmt 1 view .LVU63
  69:source\i2s/i2s.c ****       for (i=0;i<(sizeof(I2S_PSC_TBL)/10);i++) {
 235              		.loc 1 69 17 view .LVU64
 236              	.L9:
 237              		.loc 1 70 4 view .LVU65
 238              		.loc 1 70 36 is_stmt 0 view .LVU66
 239 000c 02FB03F1 		mul	r1, r2, r3
 240 0010 695A     		ldrh	r1, [r5, r1]
 241              		.loc 1 70 7 view .LVU67
 242 0012 8142     		cmp	r1, r0
 243 0014 25D0     		beq	.L8
  69:source\i2s/i2s.c ****       for (i=0;i<(sizeof(I2S_PSC_TBL)/10);i++) {
 244              		.loc 1 69 44 is_stmt 1 discriminator 2 view .LVU68
 245              	.LVL18:
  69:source\i2s/i2s.c ****       for (i=0;i<(sizeof(I2S_PSC_TBL)/10);i++) {
 246              		.loc 1 69 17 discriminator 2 view .LVU69
 247 0016 0133     		adds	r3, r3, #1
 248              	.LVL19:
  69:source\i2s/i2s.c ****       for (i=0;i<(sizeof(I2S_PSC_TBL)/10);i++) {
 249              		.loc 1 69 17 is_stmt 0 discriminator 2 view .LVU70
 250 0018 0B2B     		cmp	r3, #11
 251 001a F7D1     		bne	.L9
 252 001c 1C46     		mov	r4, r3
 253              	.LVL20:
 254              	.L10:
  71:source\i2s/i2s.c ****       }
  72:source\i2s/i2s.c ****       RCC_PLLI2SCmd(DISABLE);
 255              		.loc 1 72 7 is_stmt 1 view .LVU71
 256 001e 0020     		movs	r0, #0
 257              	.LVL21:
 258              		.loc 1 72 7 is_stmt 0 view .LVU72
 259 0020 FFF7FEFF 		bl	RCC_PLLI2SCmd
 260              	.LVL22:
  73:source\i2s/i2s.c ****       if (i == (sizeof(I2S_PSC_TBL) / 10)) return 1;
 261              		.loc 1 73 7 is_stmt 1 view .LVU73
 262              		.loc 1 73 10 is_stmt 0 view .LVU74
 263 0024 0B2C     		cmp	r4, #11
 264 0026 1ED0     		beq	.L13
  74:source\i2s/i2s.c ****       RCC_PLLI2SConfig((unsigned int)I2S_PSC_TBL[i][1],(unsigned int)I2S_PSC_TBL[i][2]);
 265              		.loc 1 74 7 is_stmt 1 view .LVU75
 266              		.loc 1 74 84 is_stmt 0 view .LVU76
 267 0028 0A23     		movs	r3, #10
 268 002a 03FB0453 		mla	r3, r3, r4, r5
 269              		.loc 1 74 7 view .LVU77
 270 002e 9988     		ldrh	r1, [r3, #4]
 271 0030 5888     		ldrh	r0, [r3, #2]
 272 0032 FFF7FEFF 		bl	RCC_PLLI2SConfig
 273              	.LVL23:
  75:source\i2s/i2s.c ****       RCC->CR |= 1 << 26;
 274              		.loc 1 75 7 is_stmt 1 view .LVU78
 275              		.loc 1 75 10 is_stmt 0 view .LVU79
 276 0036 0E4B     		ldr	r3, .L17+4
 277 0038 1A68     		ldr	r2, [r3]
 278              		.loc 1 75 15 view .LVU80
 279 003a 42F08062 		orr	r2, r2, #67108864
 280 003e 1A60     		str	r2, [r3]
  76:source\i2s/i2s.c ****       while ((RCC->CR & 1 << 27) == 0);
 281              		.loc 1 76 7 is_stmt 1 view .LVU81
 282              	.L12:
 283              		.loc 1 76 34 discriminator 1 view .LVU82
 284              		.loc 1 76 18 is_stmt 0 discriminator 1 view .LVU83
 285 0040 1A68     		ldr	r2, [r3]
 286              		.loc 1 76 34 discriminator 1 view .LVU84
 287 0042 1201     		lsls	r2, r2, #4
 288 0044 FCD5     		bpl	.L12
  77:source\i2s/i2s.c ****       tempreg = I2S_PSC_TBL[i][3] << 0;
 289              		.loc 1 77 7 is_stmt 1 view .LVU85
 290              		.loc 1 77 31 is_stmt 0 view .LVU86
 291 0046 0A23     		movs	r3, #10
 292 0048 03FB0455 		mla	r5, r3, r4, r5
  78:source\i2s/i2s.c ****       tempreg |= I2S_PSC_TBL[i][4] << 8;
  79:source\i2s/i2s.c ****       tempreg |= 1 << 9;
  80:source\i2s/i2s.c ****       SPI2->I2SPR = tempreg;
  81:source\i2s/i2s.c ****       return 0;
 293              		.loc 1 81 14 view .LVU87
 294 004c 0020     		movs	r0, #0
  78:source\i2s/i2s.c ****       tempreg |= I2S_PSC_TBL[i][4] << 8;
 295              		.loc 1 78 36 view .LVU88
 296 004e 2A89     		ldrh	r2, [r5, #8]
  77:source\i2s/i2s.c ****       tempreg = I2S_PSC_TBL[i][3] << 0;
 297              		.loc 1 77 15 view .LVU89
 298 0050 EB88     		ldrh	r3, [r5, #6]
 299              	.LVL24:
  78:source\i2s/i2s.c ****       tempreg |= I2S_PSC_TBL[i][4] << 8;
 300              		.loc 1 78 7 is_stmt 1 view .LVU90
  78:source\i2s/i2s.c ****       tempreg |= I2S_PSC_TBL[i][4] << 8;
 301              		.loc 1 78 15 is_stmt 0 view .LVU91
 302 0052 43EA0223 		orr	r3, r3, r2, lsl #8
 303              	.LVL25:
  79:source\i2s/i2s.c ****       SPI2->I2SPR = tempreg;
 304              		.loc 1 79 7 is_stmt 1 view .LVU92
  80:source\i2s/i2s.c ****       return 0;
 305              		.loc 1 80 7 view .LVU93
  79:source\i2s/i2s.c ****       SPI2->I2SPR = tempreg;
 306              		.loc 1 79 15 is_stmt 0 view .LVU94
 307 0056 43F40073 		orr	r3, r3, #512
 308              	.LVL26:
  80:source\i2s/i2s.c ****       return 0;
 309              		.loc 1 80 19 view .LVU95
 310 005a 064A     		ldr	r2, .L17+8
 311 005c 9BB2     		uxth	r3, r3
 312              	.LVL27:
  80:source\i2s/i2s.c ****       return 0;
 313              		.loc 1 80 19 view .LVU96
 314 005e 1384     		strh	r3, [r2, #32]	@ movhi
 315              		.loc 1 81 7 is_stmt 1 view .LVU97
 316              	.LVL28:
 317              	.L11:
  82:source\i2s/i2s.c **** }
 318              		.loc 1 82 1 is_stmt 0 view .LVU98
 319 0060 38BD     		pop	{r3, r4, r5, pc}
 320              	.LVL29:
 321              	.L8:
 322              		.loc 1 82 1 view .LVU99
 323 0062 DCB2     		uxtb	r4, r3
 324 0064 DBE7     		b	.L10
 325              	.LVL30:
 326              	.L13:
  73:source\i2s/i2s.c ****       RCC_PLLI2SConfig((unsigned int)I2S_PSC_TBL[i][1],(unsigned int)I2S_PSC_TBL[i][2]);
 327              		.loc 1 73 51 view .LVU100
 328 0066 0120     		movs	r0, #1
 329 0068 FAE7     		b	.L11
 330              	.L18:
 331 006a 00BF     		.align	2
 332              	.L17:
 333 006c 00000000 		.word	I2S_PSC_TBL
 334 0070 00380240 		.word	1073887232
 335 0074 00380040 		.word	1073756160
 336              		.cfi_endproc
 337              	.LFE125:
 339              		.section	.text.I2S2_TX_DMA_Init,"ax",%progbits
 340              		.align	1
 341              		.global	I2S2_TX_DMA_Init
 342              		.syntax unified
 343              		.thumb
 344              		.thumb_func
 346              	I2S2_TX_DMA_Init:
 347              	.LVL31:
 348              	.LFB126:
  83:source\i2s/i2s.c **** 
  84:source\i2s/i2s.c **** 
  85:source\i2s/i2s.c **** void I2S2_TX_DMA_Init (unsigned char *buf0,unsigned char *buf1,unsigned short num)
  86:source\i2s/i2s.c **** {
 349              		.loc 1 86 1 is_stmt 1 view -0
 350              		.cfi_startproc
 351              		@ args = 0, pretend = 0, frame = 64
 352              		@ frame_needed = 0, uses_anonymous_args = 0
  87:source\i2s/i2s.c ****       NVIC_InitTypeDef NVIC_InitStructure;
 353              		.loc 1 87 7 view .LVU102
  88:source\i2s/i2s.c ****       DMA_InitTypeDef DMA_InitStructure;
 354              		.loc 1 88 7 view .LVU103
  89:source\i2s/i2s.c ****       RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_DMA1,ENABLE);
 355              		.loc 1 89 7 view .LVU104
  86:source\i2s/i2s.c ****       NVIC_InitTypeDef NVIC_InitStructure;
 356              		.loc 1 86 1 is_stmt 0 view .LVU105
 357 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 358              		.cfi_def_cfa_offset 20
 359              		.cfi_offset 4, -20
 360              		.cfi_offset 5, -16
 361              		.cfi_offset 6, -12
 362              		.cfi_offset 7, -8
 363              		.cfi_offset 14, -4
 364 0002 0746     		mov	r7, r0
 365 0004 91B0     		sub	sp, sp, #68
 366              		.cfi_def_cfa_offset 88
 367              		.loc 1 89 7 view .LVU106
 368 0006 4FF40010 		mov	r0, #2097152
 369              	.LVL32:
  86:source\i2s/i2s.c ****       NVIC_InitTypeDef NVIC_InitStructure;
 370              		.loc 1 86 1 view .LVU107
 371 000a 0D46     		mov	r5, r1
 372              		.loc 1 89 7 view .LVU108
 373 000c 0121     		movs	r1, #1
 374              	.LVL33:
  86:source\i2s/i2s.c ****       NVIC_InitTypeDef NVIC_InitStructure;
 375              		.loc 1 86 1 view .LVU109
 376 000e 1646     		mov	r6, r2
 377              		.loc 1 89 7 view .LVU110
 378 0010 FFF7FEFF 		bl	RCC_AHB1PeriphClockCmd
 379              	.LVL34:
  90:source\i2s/i2s.c ****       DMA_DeInit(DMA1_Stream4);
 380              		.loc 1 90 7 is_stmt 1 view .LVU111
 381 0014 2048     		ldr	r0, .L22
 382 0016 FFF7FEFF 		bl	DMA_DeInit
 383              	.LVL35:
  91:source\i2s/i2s.c ****       while (DMA_GetCmdStatus(DMA1_Stream4) != DISABLE){}
 384              		.loc 1 91 7 view .LVU112
 385              	.L20:
 386              		.loc 1 91 57 discriminator 1 view .LVU113
 387              		.loc 1 91 45 discriminator 1 view .LVU114
 388              		.loc 1 91 14 is_stmt 0 discriminator 1 view .LVU115
 389 001a 1F48     		ldr	r0, .L22
 390 001c FFF7FEFF 		bl	DMA_GetCmdStatus
 391              	.LVL36:
 392              		.loc 1 91 45 discriminator 1 view .LVU116
 393 0020 0446     		mov	r4, r0
 394 0022 0028     		cmp	r0, #0
 395 0024 F9D1     		bne	.L20
  92:source\i2s/i2s.c ****       DMA_ClearITPendingBit(DMA1_Stream4,DMA_IT_FEIF4 | DMA_IT_DMEIF4 | DMA_IT_TEIF4 | DMA_IT_HTIF4
 396              		.loc 1 92 7 is_stmt 1 view .LVU117
 397 0026 1D49     		ldr	r1, .L22+4
 398 0028 1B48     		ldr	r0, .L22
 399 002a FFF7FEFF 		bl	DMA_ClearITPendingBit
 400              	.LVL37:
  93:source\i2s/i2s.c ****       DMA_InitStructure.DMA_Channel = DMA_Channel_0;
 401              		.loc 1 93 7 view .LVU118
  94:source\i2s/i2s.c ****       DMA_InitStructure.DMA_PeripheralBaseAddr = (unsigned int)&SPI2->DR;
 402              		.loc 1 94 48 is_stmt 0 view .LVU119
 403 002e 1C4B     		ldr	r3, .L22+8
  95:source\i2s/i2s.c ****       DMA_InitStructure.DMA_Memory0BaseAddr = (unsigned int)buf0;
  96:source\i2s/i2s.c ****       DMA_InitStructure.DMA_DIR = DMA_DIR_MemoryToPeripheral;
  97:source\i2s/i2s.c ****       DMA_InitStructure.DMA_BufferSize = num;
  98:source\i2s/i2s.c ****       DMA_InitStructure.DMA_PeripheralInc = DMA_PeripheralInc_Disable;
  99:source\i2s/i2s.c ****       DMA_InitStructure.DMA_MemoryInc = DMA_MemoryInc_Enable;
 100:source\i2s/i2s.c ****       DMA_InitStructure.DMA_PeripheralDataSize = DMA_PeripheralDataSize_HalfWord;
 101:source\i2s/i2s.c ****       DMA_InitStructure.DMA_MemoryDataSize = DMA_MemoryDataSize_HalfWord;
 102:source\i2s/i2s.c ****       DMA_InitStructure.DMA_Mode = DMA_Mode_Circular;
 103:source\i2s/i2s.c ****       DMA_InitStructure.DMA_Priority = DMA_Priority_High;
 104:source\i2s/i2s.c ****       DMA_InitStructure.DMA_FIFOMode = DMA_FIFOMode_Disable;
 105:source\i2s/i2s.c ****       DMA_InitStructure.DMA_FIFOThreshold = DMA_FIFOThreshold_1QuarterFull;
 106:source\i2s/i2s.c ****       DMA_InitStructure.DMA_MemoryBurst = DMA_MemoryBurst_Single;
 107:source\i2s/i2s.c ****       DMA_InitStructure.DMA_PeripheralBurst = DMA_PeripheralBurst_Single;
 108:source\i2s/i2s.c ****       DMA_Init(DMA1_Stream4, &DMA_InitStructure);
 404              		.loc 1 108 7 view .LVU120
 405 0030 1948     		ldr	r0, .L22
  93:source\i2s/i2s.c ****       DMA_InitStructure.DMA_PeripheralBaseAddr = (unsigned int)&SPI2->DR;
 406              		.loc 1 93 37 view .LVU121
 407 0032 0194     		str	r4, [sp, #4]
  94:source\i2s/i2s.c ****       DMA_InitStructure.DMA_PeripheralBaseAddr = (unsigned int)&SPI2->DR;
 408              		.loc 1 94 7 is_stmt 1 view .LVU122
  95:source\i2s/i2s.c ****       DMA_InitStructure.DMA_Memory0BaseAddr = (unsigned int)buf0;
 409              		.loc 1 95 45 is_stmt 0 view .LVU123
 410 0034 CDE90237 		strd	r3, r7, [sp, #8]
  96:source\i2s/i2s.c ****       DMA_InitStructure.DMA_BufferSize = num;
 411              		.loc 1 96 7 is_stmt 1 view .LVU124
  96:source\i2s/i2s.c ****       DMA_InitStructure.DMA_BufferSize = num;
 412              		.loc 1 96 33 is_stmt 0 view .LVU125
 413 0038 4023     		movs	r3, #64
  97:source\i2s/i2s.c ****       DMA_InitStructure.DMA_PeripheralInc = DMA_PeripheralInc_Disable;
 414              		.loc 1 97 40 view .LVU126
 415 003a CDE90436 		strd	r3, r6, [sp, #16]
  98:source\i2s/i2s.c ****       DMA_InitStructure.DMA_MemoryInc = DMA_MemoryInc_Enable;
 416              		.loc 1 98 7 is_stmt 1 view .LVU127
 100:source\i2s/i2s.c ****       DMA_InitStructure.DMA_MemoryDataSize = DMA_MemoryDataSize_HalfWord;
 417              		.loc 1 100 48 is_stmt 0 view .LVU128
 418 003e 4FF48062 		mov	r2, #1024
 419 0042 4FF40063 		mov	r3, #2048
 420 0046 CDE90723 		strd	r2, r3, [sp, #28]
 102:source\i2s/i2s.c ****       DMA_InitStructure.DMA_Priority = DMA_Priority_High;
 421              		.loc 1 102 34 view .LVU129
 422 004a 4FF40051 		mov	r1, #8192
 423 004e 4FF48073 		mov	r3, #256
 424 0052 CDE90913 		strd	r1, r3, [sp, #36]
 103:source\i2s/i2s.c ****       DMA_InitStructure.DMA_FIFOMode = DMA_FIFOMode_Disable;
 425              		.loc 1 103 38 view .LVU130
 426 0056 4FF40033 		mov	r3, #131072
 427              		.loc 1 108 7 view .LVU131
 428 005a 01A9     		add	r1, sp, #4
 104:source\i2s/i2s.c ****       DMA_InitStructure.DMA_FIFOThreshold = DMA_FIFOThreshold_1QuarterFull;
 429              		.loc 1 104 38 view .LVU132
 430 005c CDE90B34 		strd	r3, r4, [sp, #44]
 106:source\i2s/i2s.c ****       DMA_InitStructure.DMA_PeripheralBurst = DMA_PeripheralBurst_Single;
 431              		.loc 1 106 41 view .LVU133
 432 0060 CDE90D44 		strd	r4, r4, [sp, #52]
  98:source\i2s/i2s.c ****       DMA_InitStructure.DMA_MemoryInc = DMA_MemoryInc_Enable;
 433              		.loc 1 98 43 view .LVU134
 434 0064 0694     		str	r4, [sp, #24]
  99:source\i2s/i2s.c ****       DMA_InitStructure.DMA_PeripheralDataSize = DMA_PeripheralDataSize_HalfWord;
 435              		.loc 1 99 7 is_stmt 1 view .LVU135
 101:source\i2s/i2s.c ****       DMA_InitStructure.DMA_Mode = DMA_Mode_Circular;
 436              		.loc 1 101 7 view .LVU136
 103:source\i2s/i2s.c ****       DMA_InitStructure.DMA_FIFOMode = DMA_FIFOMode_Disable;
 437              		.loc 1 103 7 view .LVU137
 105:source\i2s/i2s.c ****       DMA_InitStructure.DMA_MemoryBurst = DMA_MemoryBurst_Single;
 438              		.loc 1 105 7 view .LVU138
 107:source\i2s/i2s.c ****       DMA_Init(DMA1_Stream4, &DMA_InitStructure);
 439              		.loc 1 107 7 view .LVU139
 107:source\i2s/i2s.c ****       DMA_Init(DMA1_Stream4, &DMA_InitStructure);
 440              		.loc 1 107 45 is_stmt 0 view .LVU140
 441 0066 0F94     		str	r4, [sp, #60]
 442              		.loc 1 108 7 is_stmt 1 view .LVU141
 443 0068 FFF7FEFF 		bl	DMA_Init
 444              	.LVL38:
 109:source\i2s/i2s.c ****       DMA_DoubleBufferModeConfig(DMA1_Stream4,(unsigned int)buf1,DMA_Memory_0);
 445              		.loc 1 109 7 view .LVU142
 446 006c 2246     		mov	r2, r4
 447 006e 2946     		mov	r1, r5
 448 0070 0948     		ldr	r0, .L22
 449 0072 FFF7FEFF 		bl	DMA_DoubleBufferModeConfig
 450              	.LVL39:
 110:source\i2s/i2s.c ****       DMA_DoubleBufferModeCmd(DMA1_Stream4,ENABLE);
 451              		.loc 1 110 7 view .LVU143
 452 0076 0848     		ldr	r0, .L22
 453 0078 0121     		movs	r1, #1
 454 007a FFF7FEFF 		bl	DMA_DoubleBufferModeCmd
 455              	.LVL40:
 111:source\i2s/i2s.c ****       DMA_ITConfig(DMA1_Stream4,DMA_IT_TC,ENABLE);
 456              		.loc 1 111 7 view .LVU144
 457 007e 0122     		movs	r2, #1
 458 0080 1021     		movs	r1, #16
 459 0082 0548     		ldr	r0, .L22
 460 0084 FFF7FEFF 		bl	DMA_ITConfig
 461              	.LVL41:
 112:source\i2s/i2s.c ****       NVIC_InitStructure.NVIC_IRQChannel = DMA1_Stream4_IRQn;
 462              		.loc 1 112 7 view .LVU145
 113:source\i2s/i2s.c ****       NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0x00;
 463              		.loc 1 113 7 view .LVU146
 114:source\i2s/i2s.c ****       NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0x00;
 464              		.loc 1 114 7 view .LVU147
 115:source\i2s/i2s.c ****       NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 465              		.loc 1 115 7 view .LVU148
 112:source\i2s/i2s.c ****       NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0x00;
 466              		.loc 1 112 42 is_stmt 0 view .LVU149
 467 0088 064B     		ldr	r3, .L22+12
 468 008a 0093     		str	r3, [sp]
 116:source\i2s/i2s.c ****       NVIC_Init(&NVIC_InitStructure);
 469              		.loc 1 116 7 is_stmt 1 view .LVU150
 470 008c 6846     		mov	r0, sp
 471 008e FFF7FEFF 		bl	NVIC_Init
 472              	.LVL42:
 117:source\i2s/i2s.c **** }
 473              		.loc 1 117 1 is_stmt 0 view .LVU151
 474 0092 11B0     		add	sp, sp, #68
 475              		.cfi_def_cfa_offset 20
 476              		@ sp needed
 477 0094 F0BD     		pop	{r4, r5, r6, r7, pc}
 478              	.LVL43:
 479              	.L23:
 480              		.loc 1 117 1 view .LVU152
 481 0096 00BF     		.align	2
 482              	.L22:
 483 0098 70600240 		.word	1073897584
 484 009c 3DF000A0 		.word	-1610551235
 485 00a0 0C380040 		.word	1073756172
 486 00a4 0F000001 		.word	16777231
 487              		.cfi_endproc
 488              	.LFE126:
 490              		.section	.text.I2S2ext_RX_DMA_Init,"ax",%progbits
 491              		.align	1
 492              		.global	I2S2ext_RX_DMA_Init
 493              		.syntax unified
 494              		.thumb
 495              		.thumb_func
 497              	I2S2ext_RX_DMA_Init:
 498              	.LVL44:
 499              	.LFB127:
 118:source\i2s/i2s.c **** 
 119:source\i2s/i2s.c **** 
 120:source\i2s/i2s.c **** void I2S2ext_RX_DMA_Init (unsigned char *buf0,unsigned char *buf1,unsigned short num)
 121:source\i2s/i2s.c **** {
 500              		.loc 1 121 1 is_stmt 1 view -0
 501              		.cfi_startproc
 502              		@ args = 0, pretend = 0, frame = 64
 503              		@ frame_needed = 0, uses_anonymous_args = 0
 122:source\i2s/i2s.c **** 
 123:source\i2s/i2s.c ****       NVIC_InitTypeDef NVIC_InitStructure;
 504              		.loc 1 123 7 view .LVU154
 124:source\i2s/i2s.c ****       DMA_InitTypeDef DMA_InitStructure;
 505              		.loc 1 124 7 view .LVU155
 125:source\i2s/i2s.c ****       RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_DMA1,ENABLE);
 506              		.loc 1 125 7 view .LVU156
 121:source\i2s/i2s.c **** 
 507              		.loc 1 121 1 is_stmt 0 view .LVU157
 508 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 509              		.cfi_def_cfa_offset 20
 510              		.cfi_offset 4, -20
 511              		.cfi_offset 5, -16
 512              		.cfi_offset 6, -12
 513              		.cfi_offset 7, -8
 514              		.cfi_offset 14, -4
 515 0002 0746     		mov	r7, r0
 516 0004 91B0     		sub	sp, sp, #68
 517              		.cfi_def_cfa_offset 88
 518              		.loc 1 125 7 view .LVU158
 519 0006 4FF40010 		mov	r0, #2097152
 520              	.LVL45:
 121:source\i2s/i2s.c **** 
 521              		.loc 1 121 1 view .LVU159
 522 000a 0D46     		mov	r5, r1
 523              		.loc 1 125 7 view .LVU160
 524 000c 0121     		movs	r1, #1
 525              	.LVL46:
 121:source\i2s/i2s.c **** 
 526              		.loc 1 121 1 view .LVU161
 527 000e 1646     		mov	r6, r2
 528              		.loc 1 125 7 view .LVU162
 529 0010 FFF7FEFF 		bl	RCC_AHB1PeriphClockCmd
 530              	.LVL47:
 126:source\i2s/i2s.c ****       DMA_DeInit(DMA1_Stream3);
 531              		.loc 1 126 7 is_stmt 1 view .LVU163
 532 0014 2048     		ldr	r0, .L27
 533 0016 FFF7FEFF 		bl	DMA_DeInit
 534              	.LVL48:
 127:source\i2s/i2s.c ****       while (DMA_GetCmdStatus(DMA1_Stream3) != DISABLE){}
 535              		.loc 1 127 7 view .LVU164
 536              	.L25:
 537              		.loc 1 127 57 discriminator 1 view .LVU165
 538              		.loc 1 127 45 discriminator 1 view .LVU166
 539              		.loc 1 127 14 is_stmt 0 discriminator 1 view .LVU167
 540 001a 1F48     		ldr	r0, .L27
 541 001c FFF7FEFF 		bl	DMA_GetCmdStatus
 542              	.LVL49:
 543              		.loc 1 127 45 discriminator 1 view .LVU168
 544 0020 0446     		mov	r4, r0
 545 0022 0028     		cmp	r0, #0
 546 0024 F9D1     		bne	.L25
 128:source\i2s/i2s.c ****       DMA_ClearITPendingBit(DMA1_Stream3,DMA_IT_FEIF3 | DMA_IT_DMEIF3 | DMA_IT_TEIF3 | DMA_IT_HTIF3
 547              		.loc 1 128 7 is_stmt 1 view .LVU169
 548 0026 1D49     		ldr	r1, .L27+4
 549 0028 1B48     		ldr	r0, .L27
 550 002a FFF7FEFF 		bl	DMA_ClearITPendingBit
 551              	.LVL50:
 129:source\i2s/i2s.c ****       DMA_InitStructure.DMA_Channel = DMA_Channel_3;
 552              		.loc 1 129 7 view .LVU170
 130:source\i2s/i2s.c ****       DMA_InitStructure.DMA_PeripheralBaseAddr = (unsigned int)&I2S2ext->DR;
 553              		.loc 1 130 48 is_stmt 0 view .LVU171
 554 002e 1C4B     		ldr	r3, .L27+8
 131:source\i2s/i2s.c ****       DMA_InitStructure.DMA_Memory0BaseAddr = (unsigned int)buf0;
 132:source\i2s/i2s.c ****       DMA_InitStructure.DMA_DIR = DMA_DIR_PeripheralToMemory;
 133:source\i2s/i2s.c ****       DMA_InitStructure.DMA_BufferSize = num;
 134:source\i2s/i2s.c ****       DMA_InitStructure.DMA_PeripheralInc = DMA_PeripheralInc_Disable;
 135:source\i2s/i2s.c ****       DMA_InitStructure.DMA_MemoryInc = DMA_MemoryInc_Enable;
 136:source\i2s/i2s.c ****       DMA_InitStructure.DMA_PeripheralDataSize = DMA_PeripheralDataSize_HalfWord;
 137:source\i2s/i2s.c ****       DMA_InitStructure.DMA_MemoryDataSize = DMA_MemoryDataSize_HalfWord;
 138:source\i2s/i2s.c ****       DMA_InitStructure.DMA_Mode = DMA_Mode_Circular;
 139:source\i2s/i2s.c ****       DMA_InitStructure.DMA_Priority = DMA_Priority_Medium;
 140:source\i2s/i2s.c ****       DMA_InitStructure.DMA_FIFOMode = DMA_FIFOMode_Disable;
 141:source\i2s/i2s.c ****       DMA_InitStructure.DMA_FIFOThreshold = DMA_FIFOThreshold_1QuarterFull;
 142:source\i2s/i2s.c ****       DMA_InitStructure.DMA_MemoryBurst = DMA_MemoryBurst_Single;
 143:source\i2s/i2s.c ****       DMA_InitStructure.DMA_PeripheralBurst = DMA_PeripheralBurst_Single;
 555              		.loc 1 143 45 view .LVU172
 556 0030 0F94     		str	r4, [sp, #60]
 130:source\i2s/i2s.c ****       DMA_InitStructure.DMA_PeripheralBaseAddr = (unsigned int)&I2S2ext->DR;
 557              		.loc 1 130 48 view .LVU173
 558 0032 4FF0C062 		mov	r2, #100663296
 559 0036 CDE90123 		strd	r2, r3, [sp, #4]
 131:source\i2s/i2s.c ****       DMA_InitStructure.DMA_Memory0BaseAddr = (unsigned int)buf0;
 560              		.loc 1 131 7 is_stmt 1 view .LVU174
 136:source\i2s/i2s.c ****       DMA_InitStructure.DMA_MemoryDataSize = DMA_MemoryDataSize_HalfWord;
 561              		.loc 1 136 48 is_stmt 0 view .LVU175
 562 003a 4FF48061 		mov	r1, #1024
 563 003e 4FF40063 		mov	r3, #2048
 564 0042 CDE90713 		strd	r1, r3, [sp, #28]
 138:source\i2s/i2s.c ****       DMA_InitStructure.DMA_Priority = DMA_Priority_Medium;
 565              		.loc 1 138 34 view .LVU176
 566 0046 4FF40050 		mov	r0, #8192
 567 004a 4FF48073 		mov	r3, #256
 568 004e CDE90903 		strd	r0, r3, [sp, #36]
 144:source\i2s/i2s.c ****       DMA_Init(DMA1_Stream3, &DMA_InitStructure);
 569              		.loc 1 144 7 view .LVU177
 570 0052 01A9     		add	r1, sp, #4
 139:source\i2s/i2s.c ****       DMA_InitStructure.DMA_FIFOMode = DMA_FIFOMode_Disable;
 571              		.loc 1 139 38 view .LVU178
 572 0054 4FF48033 		mov	r3, #65536
 573              		.loc 1 144 7 view .LVU179
 574 0058 0F48     		ldr	r0, .L27
 140:source\i2s/i2s.c ****       DMA_InitStructure.DMA_FIFOThreshold = DMA_FIFOThreshold_1QuarterFull;
 575              		.loc 1 140 38 view .LVU180
 576 005a CDE90B34 		strd	r3, r4, [sp, #44]
 132:source\i2s/i2s.c ****       DMA_InitStructure.DMA_BufferSize = num;
 577              		.loc 1 132 33 view .LVU181
 578 005e CDE90374 		strd	r7, r4, [sp, #12]
 133:source\i2s/i2s.c ****       DMA_InitStructure.DMA_PeripheralInc = DMA_PeripheralInc_Disable;
 579              		.loc 1 133 7 is_stmt 1 view .LVU182
 134:source\i2s/i2s.c ****       DMA_InitStructure.DMA_MemoryInc = DMA_MemoryInc_Enable;
 580              		.loc 1 134 43 is_stmt 0 view .LVU183
 581 0062 CDE90564 		strd	r6, r4, [sp, #20]
 135:source\i2s/i2s.c ****       DMA_InitStructure.DMA_PeripheralDataSize = DMA_PeripheralDataSize_HalfWord;
 582              		.loc 1 135 7 is_stmt 1 view .LVU184
 137:source\i2s/i2s.c ****       DMA_InitStructure.DMA_Mode = DMA_Mode_Circular;
 583              		.loc 1 137 7 view .LVU185
 139:source\i2s/i2s.c ****       DMA_InitStructure.DMA_FIFOMode = DMA_FIFOMode_Disable;
 584              		.loc 1 139 7 view .LVU186
 141:source\i2s/i2s.c ****       DMA_InitStructure.DMA_MemoryBurst = DMA_MemoryBurst_Single;
 585              		.loc 1 141 7 view .LVU187
 142:source\i2s/i2s.c ****       DMA_InitStructure.DMA_PeripheralBurst = DMA_PeripheralBurst_Single;
 586              		.loc 1 142 41 is_stmt 0 view .LVU188
 587 0066 CDE90D44 		strd	r4, r4, [sp, #52]
 143:source\i2s/i2s.c ****       DMA_Init(DMA1_Stream3, &DMA_InitStructure);
 588              		.loc 1 143 7 is_stmt 1 view .LVU189
 589              		.loc 1 144 7 view .LVU190
 590 006a FFF7FEFF 		bl	DMA_Init
 591              	.LVL51:
 145:source\i2s/i2s.c ****       DMA_DoubleBufferModeConfig(DMA1_Stream3,(unsigned int)buf1,DMA_Memory_0);
 592              		.loc 1 145 7 view .LVU191
 593 006e 2246     		mov	r2, r4
 594 0070 2946     		mov	r1, r5
 595 0072 0948     		ldr	r0, .L27
 596 0074 FFF7FEFF 		bl	DMA_DoubleBufferModeConfig
 597              	.LVL52:
 146:source\i2s/i2s.c ****       DMA_DoubleBufferModeCmd(DMA1_Stream3,ENABLE);
 598              		.loc 1 146 7 view .LVU192
 599 0078 0748     		ldr	r0, .L27
 600 007a 0121     		movs	r1, #1
 601 007c FFF7FEFF 		bl	DMA_DoubleBufferModeCmd
 602              	.LVL53:
 147:source\i2s/i2s.c ****       DMA_ITConfig(DMA1_Stream3,DMA_IT_TC,ENABLE);
 603              		.loc 1 147 7 view .LVU193
 604 0080 0122     		movs	r2, #1
 605 0082 1021     		movs	r1, #16
 606 0084 0448     		ldr	r0, .L27
 607 0086 FFF7FEFF 		bl	DMA_ITConfig
 608              	.LVL54:
 148:source\i2s/i2s.c ****       NVIC_InitStructure.NVIC_IRQChannel = DMA1_Stream3_IRQn;
 609              		.loc 1 148 7 view .LVU194
 149:source\i2s/i2s.c ****       NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority =0x00;
 610              		.loc 1 149 7 view .LVU195
 150:source\i2s/i2s.c ****       NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0x01;
 611              		.loc 1 150 7 view .LVU196
 151:source\i2s/i2s.c ****       NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 612              		.loc 1 151 7 view .LVU197
 148:source\i2s/i2s.c ****       NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority =0x00;
 613              		.loc 1 148 42 is_stmt 0 view .LVU198
 614 008a 064B     		ldr	r3, .L27+12
 615 008c 0093     		str	r3, [sp]
 152:source\i2s/i2s.c ****       NVIC_Init(&NVIC_InitStructure);
 616              		.loc 1 152 7 is_stmt 1 view .LVU199
 617 008e 6846     		mov	r0, sp
 618 0090 FFF7FEFF 		bl	NVIC_Init
 619              	.LVL55:
 153:source\i2s/i2s.c **** }
 620              		.loc 1 153 1 is_stmt 0 view .LVU200
 621 0094 11B0     		add	sp, sp, #68
 622              		.cfi_def_cfa_offset 20
 623              		@ sp needed
 624 0096 F0BD     		pop	{r4, r5, r6, r7, pc}
 625              	.LVL56:
 626              	.L28:
 627              		.loc 1 153 1 view .LVU201
 628              		.align	2
 629              	.L27:
 630 0098 58600240 		.word	1073897560
 631 009c 00F0409F 		.word	-1623134208
 632 00a0 0C340040 		.word	1073755148
 633 00a4 0E000101 		.word	16842766
 634              		.cfi_endproc
 635              	.LFE127:
 637              		.section	.text.DMA1_Stream4_IRQHandler,"ax",%progbits
 638              		.align	1
 639              		.global	DMA1_Stream4_IRQHandler
 640              		.syntax unified
 641              		.thumb
 642              		.thumb_func
 644              	DMA1_Stream4_IRQHandler:
 645              	.LFB128:
 154:source\i2s/i2s.c **** 
 155:source\i2s/i2s.c **** 
 156:source\i2s/i2s.c **** void DMA1_Stream4_IRQHandler (void)
 157:source\i2s/i2s.c **** {
 646              		.loc 1 157 1 is_stmt 1 view -0
 647              		.cfi_startproc
 648              		@ args = 0, pretend = 0, frame = 0
 649              		@ frame_needed = 0, uses_anonymous_args = 0
 158:source\i2s/i2s.c ****       if (DMA_GetITStatus(DMA1_Stream4,DMA_IT_TCIF4) == SET) {
 650              		.loc 1 158 7 view .LVU203
 157:source\i2s/i2s.c ****       if (DMA_GetITStatus(DMA1_Stream4,DMA_IT_TCIF4) == SET) {
 651              		.loc 1 157 1 is_stmt 0 view .LVU204
 652 0000 10B5     		push	{r4, lr}
 653              		.cfi_def_cfa_offset 8
 654              		.cfi_offset 4, -8
 655              		.cfi_offset 14, -4
 656              		.loc 1 158 11 view .LVU205
 657 0002 0849     		ldr	r1, .L31
 658 0004 0848     		ldr	r0, .L31+4
 659 0006 FFF7FEFF 		bl	DMA_GetITStatus
 660              	.LVL57:
 661              		.loc 1 158 10 view .LVU206
 662 000a 0128     		cmp	r0, #1
 663 000c 08D1     		bne	.L29
 159:source\i2s/i2s.c **** 	 DMA_ClearITPendingBit(DMA1_Stream4,DMA_IT_TCIF4);
 664              		.loc 1 159 3 is_stmt 1 view .LVU207
 665 000e 0549     		ldr	r1, .L31
 666 0010 0548     		ldr	r0, .L31+4
 667 0012 FFF7FEFF 		bl	DMA_ClearITPendingBit
 668              	.LVL58:
 160:source\i2s/i2s.c ****       	 i2s_tx_callback();
 669              		.loc 1 160 9 view .LVU208
 670 0016 054B     		ldr	r3, .L31+8
 161:source\i2s/i2s.c ****       }
 162:source\i2s/i2s.c **** }
 671              		.loc 1 162 1 is_stmt 0 view .LVU209
 672 0018 BDE81040 		pop	{r4, lr}
 673              		.cfi_remember_state
 674              		.cfi_restore 14
 675              		.cfi_restore 4
 676              		.cfi_def_cfa_offset 0
 160:source\i2s/i2s.c ****       	 i2s_tx_callback();
 677              		.loc 1 160 9 view .LVU210
 678 001c 1B68     		ldr	r3, [r3]
 679 001e 1847     		bx	r3	@ indirect register sibling call
 680              	.LVL59:
 681              	.L29:
 682              		.cfi_restore_state
 683              		.loc 1 162 1 view .LVU211
 684 0020 10BD     		pop	{r4, pc}
 685              	.L32:
 686 0022 00BF     		.align	2
 687              	.L31:
 688 0024 20800020 		.word	536903712
 689 0028 70600240 		.word	1073897584
 690 002c 00000000 		.word	i2s_tx_callback
 691              		.cfi_endproc
 692              	.LFE128:
 694              		.section	.text.DMA1_Stream3_IRQHandler,"ax",%progbits
 695              		.align	1
 696              		.global	DMA1_Stream3_IRQHandler
 697              		.syntax unified
 698              		.thumb
 699              		.thumb_func
 701              	DMA1_Stream3_IRQHandler:
 702              	.LFB129:
 163:source\i2s/i2s.c **** 
 164:source\i2s/i2s.c **** 
 165:source\i2s/i2s.c **** void DMA1_Stream3_IRQHandler (void)
 166:source\i2s/i2s.c **** {
 703              		.loc 1 166 1 is_stmt 1 view -0
 704              		.cfi_startproc
 705              		@ args = 0, pretend = 0, frame = 0
 706              		@ frame_needed = 0, uses_anonymous_args = 0
 167:source\i2s/i2s.c ****       if (DMA_GetITStatus(DMA1_Stream3,DMA_IT_TCIF3) == SET) {
 707              		.loc 1 167 7 view .LVU213
 166:source\i2s/i2s.c ****       if (DMA_GetITStatus(DMA1_Stream3,DMA_IT_TCIF3) == SET) {
 708              		.loc 1 166 1 is_stmt 0 view .LVU214
 709 0000 10B5     		push	{r4, lr}
 710              		.cfi_def_cfa_offset 8
 711              		.cfi_offset 4, -8
 712              		.cfi_offset 14, -4
 713              		.loc 1 167 11 view .LVU215
 714 0002 0849     		ldr	r1, .L35
 715 0004 0848     		ldr	r0, .L35+4
 716 0006 FFF7FEFF 		bl	DMA_GetITStatus
 717              	.LVL60:
 718              		.loc 1 167 10 view .LVU216
 719 000a 0128     		cmp	r0, #1
 720 000c 08D1     		bne	.L33
 168:source\i2s/i2s.c **** 	 DMA_ClearITPendingBit(DMA1_Stream3,DMA_IT_TCIF3);
 721              		.loc 1 168 3 is_stmt 1 view .LVU217
 722 000e 0549     		ldr	r1, .L35
 723 0010 0548     		ldr	r0, .L35+4
 724 0012 FFF7FEFF 		bl	DMA_ClearITPendingBit
 725              	.LVL61:
 169:source\i2s/i2s.c ****       	 i2s_rx_callback();
 726              		.loc 1 169 9 view .LVU218
 727 0016 054B     		ldr	r3, .L35+8
 170:source\i2s/i2s.c ****       }
 171:source\i2s/i2s.c **** }
 728              		.loc 1 171 1 is_stmt 0 view .LVU219
 729 0018 BDE81040 		pop	{r4, lr}
 730              		.cfi_remember_state
 731              		.cfi_restore 14
 732              		.cfi_restore 4
 733              		.cfi_def_cfa_offset 0
 169:source\i2s/i2s.c ****       	 i2s_rx_callback();
 734              		.loc 1 169 9 view .LVU220
 735 001c 1B68     		ldr	r3, [r3]
 736 001e 1847     		bx	r3	@ indirect register sibling call
 737              	.LVL62:
 738              	.L33:
 739              		.cfi_restore_state
 740              		.loc 1 171 1 view .LVU221
 741 0020 10BD     		pop	{r4, pc}
 742              	.L36:
 743 0022 00BF     		.align	2
 744              	.L35:
 745 0024 00800018 		.word	402685952
 746 0028 58600240 		.word	1073897560
 747 002c 00000000 		.word	i2s_rx_callback
 748              		.cfi_endproc
 749              	.LFE129:
 751              		.section	.text.I2S_Play_Start,"ax",%progbits
 752              		.align	1
 753              		.global	I2S_Play_Start
 754              		.syntax unified
 755              		.thumb
 756              		.thumb_func
 758              	I2S_Play_Start:
 759              	.LFB130:
 172:source\i2s/i2s.c **** 
 173:source\i2s/i2s.c **** 
 174:source\i2s/i2s.c **** void I2S_Play_Start (void)
 175:source\i2s/i2s.c **** {
 760              		.loc 1 175 1 is_stmt 1 view -0
 761              		.cfi_startproc
 762              		@ args = 0, pretend = 0, frame = 0
 763              		@ frame_needed = 0, uses_anonymous_args = 0
 764              		@ link register save eliminated.
 176:source\i2s/i2s.c ****       DMA_Cmd(DMA1_Stream4,ENABLE);
 765              		.loc 1 176 7 view .LVU223
 766 0000 0148     		ldr	r0, .L38
 767 0002 0121     		movs	r1, #1
 768 0004 FFF7FEBF 		b	DMA_Cmd
 769              	.LVL63:
 770              	.L39:
 771              		.align	2
 772              	.L38:
 773 0008 70600240 		.word	1073897584
 774              		.cfi_endproc
 775              	.LFE130:
 777              		.section	.text.I2S_Play_Stop,"ax",%progbits
 778              		.align	1
 779              		.global	I2S_Play_Stop
 780              		.syntax unified
 781              		.thumb
 782              		.thumb_func
 784              	I2S_Play_Stop:
 785              	.LFB131:
 177:source\i2s/i2s.c **** }
 178:source\i2s/i2s.c **** 
 179:source\i2s/i2s.c **** 
 180:source\i2s/i2s.c **** void I2S_Play_Stop (void)
 181:source\i2s/i2s.c **** {
 786              		.loc 1 181 1 view -0
 787              		.cfi_startproc
 788              		@ args = 0, pretend = 0, frame = 0
 789              		@ frame_needed = 0, uses_anonymous_args = 0
 790              		@ link register save eliminated.
 182:source\i2s/i2s.c ****       DMA_Cmd(DMA1_Stream4,DISABLE);
 791              		.loc 1 182 7 view .LVU225
 792 0000 0148     		ldr	r0, .L41
 793 0002 0021     		movs	r1, #0
 794 0004 FFF7FEBF 		b	DMA_Cmd
 795              	.LVL64:
 796              	.L42:
 797              		.align	2
 798              	.L41:
 799 0008 70600240 		.word	1073897584
 800              		.cfi_endproc
 801              	.LFE131:
 803              		.section	.text.I2S_Rec_Start,"ax",%progbits
 804              		.align	1
 805              		.global	I2S_Rec_Start
 806              		.syntax unified
 807              		.thumb
 808              		.thumb_func
 810              	I2S_Rec_Start:
 811              	.LFB132:
 183:source\i2s/i2s.c **** }
 184:source\i2s/i2s.c **** 
 185:source\i2s/i2s.c **** 
 186:source\i2s/i2s.c **** void I2S_Rec_Start (void)
 187:source\i2s/i2s.c **** {
 812              		.loc 1 187 1 view -0
 813              		.cfi_startproc
 814              		@ args = 0, pretend = 0, frame = 0
 815              		@ frame_needed = 0, uses_anonymous_args = 0
 816              		@ link register save eliminated.
 188:source\i2s/i2s.c ****       DMA_Cmd(DMA1_Stream3,ENABLE);
 817              		.loc 1 188 7 view .LVU227
 818 0000 0148     		ldr	r0, .L44
 819 0002 0121     		movs	r1, #1
 820 0004 FFF7FEBF 		b	DMA_Cmd
 821              	.LVL65:
 822              	.L45:
 823              		.align	2
 824              	.L44:
 825 0008 58600240 		.word	1073897560
 826              		.cfi_endproc
 827              	.LFE132:
 829              		.section	.text.I2S_Rec_Stop,"ax",%progbits
 830              		.align	1
 831              		.global	I2S_Rec_Stop
 832              		.syntax unified
 833              		.thumb
 834              		.thumb_func
 836              	I2S_Rec_Stop:
 837              	.LFB133:
 189:source\i2s/i2s.c **** }
 190:source\i2s/i2s.c **** 
 191:source\i2s/i2s.c **** 
 192:source\i2s/i2s.c **** void I2S_Rec_Stop (void)
 193:source\i2s/i2s.c **** {
 838              		.loc 1 193 1 view -0
 839              		.cfi_startproc
 840              		@ args = 0, pretend = 0, frame = 0
 841              		@ frame_needed = 0, uses_anonymous_args = 0
 842              		@ link register save eliminated.
 194:source\i2s/i2s.c ****       DMA_Cmd(DMA1_Stream3,DISABLE);
 843              		.loc 1 194 7 view .LVU229
 844 0000 0148     		ldr	r0, .L47
 845 0002 0021     		movs	r1, #0
 846 0004 FFF7FEBF 		b	DMA_Cmd
 847              	.LVL66:
 848              	.L48:
 849              		.align	2
 850              	.L47:
 851 0008 58600240 		.word	1073897560
 852              		.cfi_endproc
 853              	.LFE133:
 855              		.global	I2S_PSC_TBL
 856              		.section	.rodata.I2S_PSC_TBL,"a"
 857              		.align	1
 860              	I2S_PSC_TBL:
 861 0000 2003     		.short	800
 862 0002 0001     		.short	256
 863 0004 0500     		.short	5
 864 0006 0C00     		.short	12
 865 0008 0100     		.short	1
 866 000a 4E04     		.short	1102
 867 000c AD01     		.short	429
 868 000e 0400     		.short	4
 869 0010 1300     		.short	19
 870 0012 0000     		.short	0
 871 0014 4006     		.short	1600
 872 0016 D500     		.short	213
 873 0018 0200     		.short	2
 874 001a 0D00     		.short	13
 875 001c 0000     		.short	0
 876 001e 9D08     		.short	2205
 877 0020 AD01     		.short	429
 878 0022 0400     		.short	4
 879 0024 0900     		.short	9
 880 0026 0100     		.short	1
 881 0028 800C     		.short	3200
 882 002a D500     		.short	213
 883 002c 0200     		.short	2
 884 002e 0600     		.short	6
 885 0030 0100     		.short	1
 886 0032 3A11     		.short	4410
 887 0034 0F01     		.short	271
 888 0036 0200     		.short	2
 889 0038 0600     		.short	6
 890 003a 0000     		.short	0
 891 003c C012     		.short	4800
 892 003e 0201     		.short	258
 893 0040 0300     		.short	3
 894 0042 0300     		.short	3
 895 0044 0100     		.short	1
 896 0046 7422     		.short	8820
 897 0048 3C01     		.short	316
 898 004a 0200     		.short	2
 899 004c 0300     		.short	3
 900 004e 0100     		.short	1
 901 0050 8025     		.short	9600
 902 0052 5801     		.short	344
 903 0054 0200     		.short	2
 904 0056 0300     		.short	3
 905 0058 0100     		.short	1
 906 005a E844     		.short	17640
 907 005c 6901     		.short	361
 908 005e 0200     		.short	2
 909 0060 0200     		.short	2
 910 0062 0000     		.short	0
 911 0064 004B     		.short	19200
 912 0066 8901     		.short	393
 913 0068 0200     		.short	2
 914 006a 0200     		.short	2
 915 006c 0000     		.short	0
 916              		.global	i2s_rx_callback
 917              		.section	.bss.i2s_rx_callback,"aw",%nobits
 918              		.align	2
 921              	i2s_rx_callback:
 922 0000 00000000 		.space	4
 923              		.global	i2s_tx_callback
 924              		.section	.bss.i2s_tx_callback,"aw",%nobits
 925              		.align	2
 928              	i2s_tx_callback:
 929 0000 00000000 		.space	4
 930              		.text
 931              	.Letext0:
 932              		.file 2 "c:\\program files (x86)\\arm gnu toolchain arm-none-eabi\\12.2 mpacbti-rel1\\arm-none-eab
 933              		.file 3 "c:\\program files (x86)\\arm gnu toolchain arm-none-eabi\\12.2 mpacbti-rel1\\arm-none-eab
 934              		.file 4 "c:/project/stm32fx_iolib/stm32fxxx/stm32f4xx/stm32f4xx.h"
 935              		.file 5 "c:/project/stm32fx_iolib/stm32f4x_iolib/include/misc.h"
 936              		.file 6 "c:/project/stm32fx_iolib/stm32f4x_iolib/include/stm32f4xx_dma.h"
 937              		.file 7 "c:/project/stm32fx_iolib/stm32f4x_iolib/include/stm32f4xx_spi.h"
 938              		.file 8 "source\\i2s\\../prototype.h"
 939              		.file 9 "c:/project/stm32fx_iolib/stm32f4x_iolib/include/stm32f4xx_rcc.h"
DEFINED SYMBOLS
                            *ABS*:00000000 i2s.c
C:\Users\37593\AppData\Local\Temp\cczHGJAF.s:21     .text.I2S2_Init:00000000 $t
C:\Users\37593\AppData\Local\Temp\cczHGJAF.s:27     .text.I2S2_Init:00000000 I2S2_Init
C:\Users\37593\AppData\Local\Temp\cczHGJAF.s:120    .text.I2S2_Init:00000064 $d
C:\Users\37593\AppData\Local\Temp\cczHGJAF.s:125    .text.I2S2ext_Init:00000000 $t
C:\Users\37593\AppData\Local\Temp\cczHGJAF.s:131    .text.I2S2ext_Init:00000000 I2S2ext_Init
C:\Users\37593\AppData\Local\Temp\cczHGJAF.s:199    .text.I2S2ext_Init:00000040 $d
C:\Users\37593\AppData\Local\Temp\cczHGJAF.s:204    .text.I2S2_SampleRate_Set:00000000 $t
C:\Users\37593\AppData\Local\Temp\cczHGJAF.s:210    .text.I2S2_SampleRate_Set:00000000 I2S2_SampleRate_Set
C:\Users\37593\AppData\Local\Temp\cczHGJAF.s:333    .text.I2S2_SampleRate_Set:0000006c $d
C:\Users\37593\AppData\Local\Temp\cczHGJAF.s:860    .rodata.I2S_PSC_TBL:00000000 I2S_PSC_TBL
C:\Users\37593\AppData\Local\Temp\cczHGJAF.s:340    .text.I2S2_TX_DMA_Init:00000000 $t
C:\Users\37593\AppData\Local\Temp\cczHGJAF.s:346    .text.I2S2_TX_DMA_Init:00000000 I2S2_TX_DMA_Init
C:\Users\37593\AppData\Local\Temp\cczHGJAF.s:483    .text.I2S2_TX_DMA_Init:00000098 $d
C:\Users\37593\AppData\Local\Temp\cczHGJAF.s:491    .text.I2S2ext_RX_DMA_Init:00000000 $t
C:\Users\37593\AppData\Local\Temp\cczHGJAF.s:497    .text.I2S2ext_RX_DMA_Init:00000000 I2S2ext_RX_DMA_Init
C:\Users\37593\AppData\Local\Temp\cczHGJAF.s:630    .text.I2S2ext_RX_DMA_Init:00000098 $d
C:\Users\37593\AppData\Local\Temp\cczHGJAF.s:638    .text.DMA1_Stream4_IRQHandler:00000000 $t
C:\Users\37593\AppData\Local\Temp\cczHGJAF.s:644    .text.DMA1_Stream4_IRQHandler:00000000 DMA1_Stream4_IRQHandler
C:\Users\37593\AppData\Local\Temp\cczHGJAF.s:688    .text.DMA1_Stream4_IRQHandler:00000024 $d
C:\Users\37593\AppData\Local\Temp\cczHGJAF.s:928    .bss.i2s_tx_callback:00000000 i2s_tx_callback
C:\Users\37593\AppData\Local\Temp\cczHGJAF.s:695    .text.DMA1_Stream3_IRQHandler:00000000 $t
C:\Users\37593\AppData\Local\Temp\cczHGJAF.s:701    .text.DMA1_Stream3_IRQHandler:00000000 DMA1_Stream3_IRQHandler
C:\Users\37593\AppData\Local\Temp\cczHGJAF.s:745    .text.DMA1_Stream3_IRQHandler:00000024 $d
C:\Users\37593\AppData\Local\Temp\cczHGJAF.s:921    .bss.i2s_rx_callback:00000000 i2s_rx_callback
C:\Users\37593\AppData\Local\Temp\cczHGJAF.s:752    .text.I2S_Play_Start:00000000 $t
C:\Users\37593\AppData\Local\Temp\cczHGJAF.s:758    .text.I2S_Play_Start:00000000 I2S_Play_Start
C:\Users\37593\AppData\Local\Temp\cczHGJAF.s:773    .text.I2S_Play_Start:00000008 $d
C:\Users\37593\AppData\Local\Temp\cczHGJAF.s:778    .text.I2S_Play_Stop:00000000 $t
C:\Users\37593\AppData\Local\Temp\cczHGJAF.s:784    .text.I2S_Play_Stop:00000000 I2S_Play_Stop
C:\Users\37593\AppData\Local\Temp\cczHGJAF.s:799    .text.I2S_Play_Stop:00000008 $d
C:\Users\37593\AppData\Local\Temp\cczHGJAF.s:804    .text.I2S_Rec_Start:00000000 $t
C:\Users\37593\AppData\Local\Temp\cczHGJAF.s:810    .text.I2S_Rec_Start:00000000 I2S_Rec_Start
C:\Users\37593\AppData\Local\Temp\cczHGJAF.s:825    .text.I2S_Rec_Start:00000008 $d
C:\Users\37593\AppData\Local\Temp\cczHGJAF.s:830    .text.I2S_Rec_Stop:00000000 $t
C:\Users\37593\AppData\Local\Temp\cczHGJAF.s:836    .text.I2S_Rec_Stop:00000000 I2S_Rec_Stop
C:\Users\37593\AppData\Local\Temp\cczHGJAF.s:851    .text.I2S_Rec_Stop:00000008 $d
C:\Users\37593\AppData\Local\Temp\cczHGJAF.s:857    .rodata.I2S_PSC_TBL:00000000 $d
C:\Users\37593\AppData\Local\Temp\cczHGJAF.s:918    .bss.i2s_rx_callback:00000000 $d
C:\Users\37593\AppData\Local\Temp\cczHGJAF.s:925    .bss.i2s_tx_callback:00000000 $d

UNDEFINED SYMBOLS
RCC_APB1PeriphClockCmd
RCC_APB1PeriphResetCmd
I2S_Init
SPI_I2S_DMACmd
I2S_Cmd
I2S_FullDuplexConfig
RCC_PLLI2SCmd
RCC_PLLI2SConfig
RCC_AHB1PeriphClockCmd
DMA_DeInit
DMA_GetCmdStatus
DMA_ClearITPendingBit
DMA_Init
DMA_DoubleBufferModeConfig
DMA_DoubleBufferModeCmd
DMA_ITConfig
NVIC_Init
DMA_GetITStatus
DMA_Cmd
