Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Thu Oct 19 14:13:36 2023
| Host         : TyIdeaPad5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file full_add_4_timing_summary_routed.rpt -pb full_add_4_timing_summary_routed.pb -rpx full_add_4_timing_summary_routed.rpx -warn_on_violation
| Design       : full_add_4
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    5          inf        0.000                      0                    5           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Cin
                            (input port)
  Destination:            Cout
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.475ns  (logic 5.677ns (45.509%)  route 6.798ns (54.491%))
  Logic Levels:           4  (IBUF=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  Cin (IN)
                         net (fo=0)                   0.000     0.000    Cin
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  Cin_IBUF_inst/O
                         net (fo=3, routed)           4.059     5.514    Cin_IBUF
    SLICE_X0Y11          LUT5 (Prop_lut5_I2_O)        0.152     5.666 r  Sum_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.866     6.532    C2
    SLICE_X0Y11          LUT5 (Prop_lut5_I2_O)        0.354     6.886 r  Cout_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.872     8.758    Cout_OBUF
    W18                  OBUF (Prop_obuf_I_O)         3.717    12.475 r  Cout_OBUF_inst/O
                         net (fo=0)                   0.000    12.475    Cout
    W18                                                               r  Cout (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Cin
                            (input port)
  Destination:            Sum[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.233ns  (logic 5.442ns (44.481%)  route 6.792ns (55.519%))
  Logic Levels:           4  (IBUF=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  Cin (IN)
                         net (fo=0)                   0.000     0.000    Cin
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  Cin_IBUF_inst/O
                         net (fo=3, routed)           4.059     5.514    Cin_IBUF
    SLICE_X0Y11          LUT5 (Prop_lut5_I2_O)        0.152     5.666 r  Sum_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.866     6.532    C2
    SLICE_X0Y11          LUT5 (Prop_lut5_I2_O)        0.326     6.858 r  Sum_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.867     8.724    Sum_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.509    12.233 r  Sum_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.233    Sum[3]
    V19                                                               r  Sum[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Cin
                            (input port)
  Destination:            Sum[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.010ns  (logic 5.433ns (45.240%)  route 6.577ns (54.760%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  Cin (IN)
                         net (fo=0)                   0.000     0.000    Cin
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  Cin_IBUF_inst/O
                         net (fo=3, routed)           4.059     5.514    Cin_IBUF
    SLICE_X0Y11          LUT5 (Prop_lut5_I2_O)        0.152     5.666 r  Sum_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.451     6.116    C2
    SLICE_X0Y11          LUT3 (Prop_lut3_I1_O)        0.326     6.442 r  Sum_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.067     8.509    Sum_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.501    12.010 r  Sum_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.010    Sum[2]
    U19                                                               r  Sum[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Cin
                            (input port)
  Destination:            Sum[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.745ns  (logic 5.108ns (43.493%)  route 6.637ns (56.507%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  Cin (IN)
                         net (fo=0)                   0.000     0.000    Cin
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  Cin_IBUF_inst/O
                         net (fo=3, routed)           4.059     5.514    Cin_IBUF
    SLICE_X0Y11          LUT5 (Prop_lut5_I2_O)        0.124     5.638 r  Sum_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.577     8.215    Sum_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530    11.745 r  Sum_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.745    Sum[1]
    E19                                                               r  Sum[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Cin
                            (input port)
  Destination:            Sum[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.091ns  (logic 5.083ns (45.833%)  route 6.008ns (54.167%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  Cin (IN)
                         net (fo=0)                   0.000     0.000    Cin
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  Cin_IBUF_inst/O
                         net (fo=3, routed)           4.095     5.549    Cin_IBUF
    SLICE_X0Y11          LUT3 (Prop_lut3_I1_O)        0.124     5.673 r  Sum_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.913     7.586    Sum_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505    11.091 r  Sum_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.091    Sum[0]
    U16                                                               r  Sum[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 X[3]
                            (input port)
  Destination:            Sum[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.269ns  (logic 1.472ns (64.878%)  route 0.797ns (35.122%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  X[3] (IN)
                         net (fo=0)                   0.000     0.000    X[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  X_IBUF[3]_inst/O
                         net (fo=2, routed)           0.372     0.589    X_IBUF[3]
    SLICE_X0Y11          LUT5 (Prop_lut5_I4_O)        0.045     0.634 r  Sum_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.425     1.058    Sum_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     2.269 r  Sum_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.269    Sum[3]
    V19                                                               r  Sum[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 X[3]
                            (input port)
  Destination:            Cout
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.337ns  (logic 1.542ns (66.005%)  route 0.794ns (33.995%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  X[3] (IN)
                         net (fo=0)                   0.000     0.000    X[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  X_IBUF[3]_inst/O
                         net (fo=2, routed)           0.372     0.589    X_IBUF[3]
    SLICE_X0Y11          LUT5 (Prop_lut5_I0_O)        0.049     0.638 r  Cout_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.422     1.060    Cout_OBUF
    W18                  OBUF (Prop_obuf_I_O)         1.277     2.337 r  Cout_OBUF_inst/O
                         net (fo=0)                   0.000     2.337    Cout
    W18                                                               r  Cout (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 X[2]
                            (input port)
  Destination:            Sum[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.389ns  (logic 1.479ns (61.909%)  route 0.910ns (38.091%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  X[2] (IN)
                         net (fo=0)                   0.000     0.000    X[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  X_IBUF[2]_inst/O
                         net (fo=3, routed)           0.408     0.640    X_IBUF[2]
    SLICE_X0Y11          LUT3 (Prop_lut3_I2_O)        0.045     0.685 r  Sum_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.502     1.187    Sum_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     2.389 r  Sum_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.389    Sum[2]
    U19                                                               r  Sum[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 X[0]
                            (input port)
  Destination:            Sum[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.432ns  (logic 1.472ns (60.513%)  route 0.960ns (39.487%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  X[0] (IN)
                         net (fo=0)                   0.000     0.000    X[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  X_IBUF[0]_inst/O
                         net (fo=3, routed)           0.523     0.744    X_IBUF[0]
    SLICE_X0Y11          LUT3 (Prop_lut3_I2_O)        0.045     0.789 r  Sum_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.438     1.226    Sum_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     2.432 r  Sum_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.432    Sum[0]
    U16                                                               r  Sum[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 X[1]
                            (input port)
  Destination:            Sum[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.591ns  (logic 1.505ns (58.077%)  route 1.086ns (41.923%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  X[1] (IN)
                         net (fo=0)                   0.000     0.000    X[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  X_IBUF[1]_inst/O
                         net (fo=2, routed)           0.389     0.618    X_IBUF[1]
    SLICE_X0Y11          LUT5 (Prop_lut5_I4_O)        0.045     0.663 r  Sum_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.697     1.361    Sum_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     2.591 r  Sum_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.591    Sum[1]
    E19                                                               r  Sum[1] (OUT)
  -------------------------------------------------------------------    -------------------





