//============================================================================
// Dragon's Lair / Space Ace (US set) for MiSTer
// Copyright (C) 2026 Rodimus
// Based on MAME dlair.cpp; converted in place from the Kangaroo core copy
//  Permission is hereby granted, free of charge, to any person obtaining a
//  copy of this software and associated documentation files (the "Software"),
//  to deal in the Software without restriction, including without limitation
//  the rights to use, copy, modify, merge, publish, distribute, sublicense,
//  and/or sell copies of the Software, and to permit persons to whom the
//  Software is furnished to do so, subject to the following conditions:
//  The above copyright notice and this permission notice shall be included in
//  all copies or substantial portions of the Software.
//  THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
//  IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
//  FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
//  AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
//  LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
//  FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
//  DEALINGS IN THE SOFTWARE.
//============================================================================

module emu
(
    `include "sys/emu_ports.vh"
);

assign ADC_BUS  = 'Z;
assign USER_OUT = '1;
assign {UART_RTS, UART_TXD, UART_DTR} = 0;
assign {SD_SCK, SD_MOSI, SD_CS} = 'Z;
assign {SDRAM_DQ, SDRAM_A, SDRAM_BA, SDRAM_CLK, SDRAM_CKE, SDRAM_DQML, SDRAM_DQMH, SDRAM_nWE, SDRAM_nCAS, SDRAM_nRAS, SDRAM_nCS} = 'Z;

assign VGA_F1 = 0;
assign VGA_SCALER = 0;
assign VGA_DISABLE = 0;
assign FB_FORCE_BLANK = 0;
assign HDMI_FREEZE = 0;
assign HDMI_BLACKOUT = 0;
assign HDMI_BOB_DEINT = 0;

wire signed [15:0] audio_l, audio_r;
wire signed [15:0] audio_l_dl, audio_r_dl;
// AY beeps mixed with the .dlv PCM, saturating.  The AY arrives biased by -12288, so gain is
// applied to the SWING and the bias re-applied.
wire [1:0]         beep_vol = status[19:18];
wire signed [17:0] ay_l_w   = {{2{audio_l[15]}}, audio_l};
wire signed [17:0] ay_r_w   = {{2{audio_r[15]}}, audio_r};
wire signed [17:0] ay_l_ac  = ay_l_w + 18'sd12288;          // 0 .. 24480, silence = 0
wire signed [17:0] ay_r_ac  = ay_r_w + 18'sd12288;
wire signed [17:0] ay_l_g   = (beep_vol == 2'd0) ?  ay_l_ac                    - 18'sd12288 :
                              (beep_vol == 2'd1) ? (ay_l_ac + (ay_l_ac >>> 1)) - 18'sd12288 :
                              (beep_vol == 2'd2) ? (ay_l_ac <<< 1)             - 18'sd12288 :
                                                   18'sd0;
wire signed [17:0] ay_r_g   = (beep_vol == 2'd0) ?  ay_r_ac                    - 18'sd12288 :
                              (beep_vol == 2'd1) ? (ay_r_ac + (ay_r_ac >>> 1)) - 18'sd12288 :
                              (beep_vol == 2'd2) ? (ay_r_ac <<< 1)             - 18'sd12288 :
                                                   18'sd0;
wire signed [15:0] ay_l_s   = (ay_l_g >  18'sd32767) ?  16'sd32767 :
                              (ay_l_g < -18'sd32768) ? -16'sd32768 : ay_l_g[15:0];
wire signed [15:0] ay_r_s   = (ay_r_g >  18'sd32767) ?  16'sd32767 :
                              (ay_r_g < -18'sd32768) ? -16'sd32768 : ay_r_g[15:0];
wire signed [16:0] mix_l = ay_l_s + pcm_l;
wire signed [16:0] mix_r = ay_r_s + pcm_r;
wire signed [15:0] sat_l = (mix_l >  17'sd32767) ?  16'sd32767 :
                           (mix_l < -17'sd32768) ? -16'sd32768 : mix_l[15:0];
wire signed [15:0] sat_r = (mix_r >  17'sd32767) ?  16'sd32767 :
                           (mix_r < -17'sd32768) ? -16'sd32768 : mix_r[15:0];
assign AUDIO_L = pause_cpu ? 16'd0 : sat_l;
assign AUDIO_R = pause_cpu ? 16'd0 : sat_r;
assign AUDIO_S = 1;   // signed
assign AUDIO_MIX = 0; // no mix, true stereo

assign LED_POWER = 0;
wire dbg_led;
wire dbg_led_dl;
// Driven in the Dragon's Lair II section below, where DL2 mirrors the controller
// board's D6/D7 Comm2 activity LEDs onto these two.
wire [1:0] led_disk_w;
wire       led_user_w;
assign LED_DISK  = led_disk_w;
assign LED_USER  = led_user_w;  // DL: ~0.6 Hz "core alive" heartbeat from DragonsLair_CPU.
                                // Cliff: the real PCB's test LED (port 0x6E on / 0x6F off).
assign BUTTONS = 0;


wire [1:0] ar = status[14:13];
// Game identity, declared here because band_off below depends on it.
// Loaded from the MRA <rom index="1"> mod byte, in the always block further down.
reg [7:0] game_mod = 8'd0;
wire is_spaceace = (game_mod == 8'd1);
wire is_thayers  = (game_mod == 8'd2);
wire is_cliff    = (game_mod == 8'd3);   // Cliff Hanger: its own board, see rtl/cliff/
wire is_dl2      = (game_mod == 8'd4);   // Dragon's Lair II: 8088 board, see rtl/dlair2/
wire is_gtg      = (game_mod == 8'd5);   // Goal To Go: same PCB as Cliff Hanger
wire is_sdq      = (game_mod == 8'd6);   // Super Don Quix-ote: Z80 + LD-V1000, see rtl/superdon/
wire is_mach3    = (game_mod == 8'd7);   // M.A.C.H. 3: 8088 + PR-8210, see rtl/mach3/
wire is_cobram3  = (game_mod == 8'd8);   // Cobra Command, M.A.C.H. 3 conversion kit
wire is_usvs     = (game_mod == 8'd9);   // Us vs Them: same board again
// One Gottlieb/Mylstar rev-2 board runs all three; MAME's cobram3 config differs
// from g2laser only in sound-board mods.  Us vs Them reads a third button.
wire mach3_board = is_mach3 | is_cobram3 | is_usvs;
// Cliff Hanger and Goal To Go are the same board; everything that gates the board
// or muxes its outputs keys on this, not on is_cliff.
wire cliff_board = is_cliff | is_gtg;

// One-hot board select. Exactly one bit is set, so exactly one board leaves reset
// and drives the shared outputs below. Dragon's Lair is DERIVED from the others
// rather than carrying an exclusion list, so adding a board cannot leave it
// running alongside the new one.
localparam BRD_DL = 0, BRD_CLIFF = 1, BRD_SDQ = 2, BRD_DL2 = 3, BRD_MACH3 = 4;
wire [4:0] brd;
assign brd[BRD_CLIFF] = cliff_board;
assign brd[BRD_SDQ]   = is_sdq;
assign brd[BRD_DL2]   = is_dl2;
assign brd[BRD_MACH3] = mach3_board;
assign brd[BRD_DL]    = ~|brd[4:1];

// ---- shared program ROM ----
// Every board used to carry its own 64K dpram: four copies, 256 M10K, of which
// at most one is ever addressed.  Pooling them frees ~192 M10K.  Each board now
// presents a 16-bit read address and takes the shared data back.
wire [15:0] dl_rom_a, cl_rom_a, sd_rom_a, d2_rom_a, m3_rom_a;
wire  [7:0] prog_q;
wire [15:0] prog_rd_a = brd[BRD_MACH3] ? m3_rom_a :
                        brd[BRD_DL2]   ? d2_rom_a :
                        brd[BRD_CLIFF] ? cl_rom_a :
                        brd[BRD_SDQ]   ? sd_rom_a : dl_rom_a;
// Program bytes occupy a different slice of ioctl index 0 per game, so the write
// MUST be gated per board -- ungated, Super Don's char and PROM data would land
// on top of program space, and Mach 3's tile and sprite data would wrap round
// the 64K ROM and overwrite the program.  game_mod is latched from index 1,
// which every MRA places BEFORE index 0; reversing that order truncates the ROM.
wire [24:0] prog_limit = mach3_board ? 25'h0A000 : is_sdq ? 25'h04000 : 25'h10000;
wire        prog_we    = ioctl_wr & (ioctl_index == 8'd0) & (ioctl_addr < prog_limit);

// LED bar off -> the video gets the band's rows back (full screen).
// Cliff Hanger has no scoreboard at all: it draws lives and score through the
// TMS9928A overlay, so the band is meaningless there and is forced off.
// Dragon's Lair II has NO scoreboard: the original scored nothing, Daphne's
// lair2.cpp contains no scoreboard code at all (unlike lair.cpp) and MAME's
// dlair2.cpp instantiates no such device. Credits appear in the LDP-1450 text
// overlay when the game wants them seen. Turning the band off also returns its
// BAND_H rows to the picture and switches VIDEO_ARY back to 480.
// M.A.C.H. 3 / Cobra Command / Us vs Them draw score and lives through their own
// tile+sprite overlay genlocked onto the disc picture, so the band would only
// duplicate it and steal rows from the game's own display.
wire band_off = status[20] | cliff_board | is_dl2 | is_sdq | mach3_board;
wire crt_mode = (status[22:21] == 2'd0);   // default; 15 kHz 240p60 raster instead of the 480p24 film raster
wire flip     = status[11];   // 180 deg rotation for an inverted monitor, not a mirror

wire horz = 1'b1;   // DL/SA are horizontal-only

// "Original" AR is the DISPLAY ratio, not the pixel count: 512x480 is anamorphic, and the LED
// band adds BAND_H rows above the 480 video rows.  ARX:ARY = 4 : 3*(480+BAND_H)/480, so with the
// band off it collapses to a plain 4:3.
assign VIDEO_ARX = horz ? ((!ar) ? 12'd640 : (ar - 1'd1)) : ((!ar) ? 12'd3 : (ar - 1'd1));
assign VIDEO_ARY = horz ? ((!ar) ? (band_off ? 12'd480 : 12'd500) : 12'd0) : ((!ar) ? 12'd4 : 12'd0);

`include "build_id.v"
localparam CONF_STR = {
	// Entry 0 is the OSD title AND the .dlv folder name: both MRAs carry <setname same_dir="1">,
	"LaserdiscGames;;",
	"SC0,DLV,Load Disc;",
	"H1O9,Disc Side,Side 1,Side 2;",
	"-;",
	"P1,Video;",
	"P1OLM,Video Timing,CRT 240p60,Film 24Hz;",
	"P1ODE,Aspect Ratio,Original,Full screen,[ARC1],[ARC2];",
	"P1OK,LED Bar,On,Off;",
	"P1OB,Flip Screen,Off,On;",
	"P1OFH,Scandoubler Fx,None,HQ2x,CRT 25%,CRT 50%,CRT 75%;",
	"P2,Pause Options;",
	"P2OP,Pause when OSD is open,On,Off;",
	"P2OQ,Dim video after 10s,On,Off;",
	"P3,Behaviour Options;",
	"P3OIJ,Beep Volume,Normal,Loud,Max,Off;",
	"P3O4,Seek Behaviour,Hold Frame,Black;",
	"P3O13,Seek Delay,0,1,2,3,4,5;",
	"P3O8,Hold Frame Seek,Off,On;",
	"P3O57,Segment Tail,MRA Default,0,1,2,3,4,5;",
	"-;",
	"DIP;",
	"-;",
	"R0,Reset;",
	"J1,Button1,Button2,Button3,Button4,Coin,Start 1P,Start 2P,Pause;",
	"jn,A,B,X,Y,Select,Start,R,L;",
	"V,v",`BUILD_DATE
};

wire        forced_scandoubler;
wire  [1:0] buttons;
wire [31:0] status;
wire [10:0] ps2_key;

wire        ioctl_download;
wire        ioctl_upload;
wire        ioctl_upload_req;
wire  [7:0] ioctl_index;
wire        ioctl_wr;
wire [24:0] ioctl_addr;
wire  [7:0] ioctl_dout;
wire  [7:0] ioctl_din;

wire [15:0] joystick_0, joystick_1;
wire [15:0] joy = joystick_0 | joystick_1;

wire [21:0] gamma_bus;
wire        direct_video;
wire        video_rotated = 1'b0;   // screen_rotate removed (ROT0) — video is never rotated

// .dlv block-mount interface (hps_io SD slot 0, VDNUM=1) -> dlv_streamer.
// The .dlv is a mounted block device (CHD-style, read on demand), NOT an ioctl_download blob.
wire        dlv_img_mounted;        // [VD:0]=1 bit, pulses on a new mount
wire [63:0] dlv_img_size;
wire [31:0] dlv_sd_lba[1];          // unpacked array (VDNUM=1)
wire  [5:0] dlv_sd_blk_cnt[1];
wire        dlv_sd_rd;
wire        dlv_sd_wr;
wire        dlv_sd_ack;
wire  [8:0] dlv_sd_buff_addr;
wire  [7:0] dlv_sd_buff_dout;
wire  [7:0] dlv_sd_buff_din[1];
wire        dlv_sd_buff_wr;
assign dlv_sd_wr          = 1'b0;   // read-only image
assign dlv_sd_buff_din[0] = 8'd0;   // never write back

hps_io #(.CONF_STR(CONF_STR)) hps_io
(
	.clk_sys(CLK_CORE),   // was CLK_10M (Kangaroo leftover); core is single-clock now
	.HPS_BUS(HPS_BUS),
	.EXT_BUS(),
	.gamma_bus(gamma_bus),
	.direct_video(direct_video),
	.video_rotated(video_rotated),

	.forced_scandoubler(forced_scandoubler),

	.buttons(buttons),
	.status(status),
	.status_menumask({~is_gtg, direct_video}),

	.ioctl_download(ioctl_download),
	.ioctl_upload(ioctl_upload),
	.ioctl_upload_req(ioctl_upload_req),
	.ioctl_wr(ioctl_wr),
	.ioctl_addr(ioctl_addr),
	.ioctl_dout(ioctl_dout),
	.ioctl_din(ioctl_din),
	.ioctl_index(ioctl_index),

	.joystick_0(joystick_0),
	.joystick_1(joystick_1),
	.ps2_key(ps2_key),

	// .dlv block-mount (slot 0) -> dlv_streamer (all CLK_CORE, no CDC)
	.img_mounted(dlv_img_mounted),
	.img_readonly(),
	.img_size(dlv_img_size),
	.sd_lba(dlv_sd_lba),
	.sd_blk_cnt(dlv_sd_blk_cnt),
	.sd_rd(dlv_sd_rd),
	.sd_wr(dlv_sd_wr),
	.sd_ack(dlv_sd_ack),
	.sd_buff_addr(dlv_sd_buff_addr),
	.sd_buff_dout(dlv_sd_buff_dout),
	.sd_buff_din(dlv_sd_buff_din),
	.sd_buff_wr(dlv_sd_buff_wr)
);

////////////////////   CLOCKS   ///////////////////

// Core clock is 80 MHz.  Every clock-coupled constant DERIVES from CORE_CLK_HZ -- never
// re-hardcode a frequency: a too-wide literal in a narrow register truncates silently and lints
// clean.  100 MHz was rejected because it forces 45% vertical blanking and destabilises the scaler.
localparam [31:0] CORE_CLK_HZ = 32'd80_000_000;   // single source of truth for the core clock

// Deliberately frequency-agnostic: CORE_CLK_HZ is the one place the number appears.
wire CLK_CORE;                  // the core clock: CORE_CLK_HZ (80 MHz), = DDRAM_CLK = CLK_VIDEO
wire CLK_100M;                  // PLL outclk_1, 100 MHz. Was an unused 10 MHz Kangaroo leftover;
                                // retargeted for MCL86's CORE_CLK_INT, which the MCL86 datasheet
                                // says must be 100 MHz for its timing to track a real 8088.
                                // VCO stays at 800 MHz; only the C1 divider changed (80 -> 8).
wire locked;

pll pll
(
    .refclk(CLK_50M),
    .rst(0),
    .outclk_0(CLK_CORE),
    .outclk_1(CLK_100M),
    .locked(locked)
);

assign CLK_VIDEO = CLK_CORE;   // scaler reference clock (paired with ce_pix from CE_DIV_LOG2)

wire reset = RESET | status[0] | buttons[1] | ioctl_download;

///////////////////         Keyboard           //////////////////

reg btn_up       = 0;
reg btn_down     = 0;
reg btn_left     = 0;
reg btn_right    = 0;
reg btn_fire     = 0;
reg btn_fire2    = 0;
reg btn_coin1    = 0;
reg btn_coin2    = 0;
reg btn_1p_start = 0;
reg btn_2p_start = 0;
reg btn_pause    = 0;
reg btn_service  = 0;

wire pressed = ~ps2_key[9];
wire [7:0] code = ps2_key[7:0];
always @(posedge CLK_CORE) begin
	reg old_state;
	old_state <= ps2_key[10];
	if(old_state != ps2_key[10]) begin
		case(code)
			// Thayer's uses 1, 2 and P as panel keys, so those three bindings are
			// gated off for it.  Coin (5/6) and service (9) do not collide, and the
			// real Thayer's panel has no start button -- you press a key.
			'h16: if (!is_thayers) btn_1p_start <= pressed; // 1 = Player 1 Start
			'h1E: if (!is_thayers) btn_2p_start <= pressed; // 2 = Player 2 Start
			'h2E: btn_coin1    <= pressed; // 5 = Coin Input 1
			'h36: btn_coin2    <= pressed; // 6 = Coin Input 2
			'h4D: if (!is_thayers) btn_pause <= pressed; // P = Pause
			'h46: btn_service  <= pressed; // 9 = Test Advance

			'h75: btn_up       <= pressed; // up         = Up
			'h72: btn_down     <= pressed; // down       = Down
			'h6B: btn_left     <= pressed; // left       = Left
			'h74: btn_right    <= pressed; // right      = Right
			'h14: btn_fire     <= pressed; // ctrl       = Draw Slow
			'h12: btn_fire2    <= pressed; // left shift = Draw Fast
		endcase 
	end
end

//------------------------------------------------------------------------------
// Thayer's Quest 40-key panel -> real USB keyboard.
// The panel is 10 rows x 4 bits scanned serially by the COP421 (see
// rtl/Thayers_COP.sv).  Index = row*4 + bit, active HIGH.
// Dual-mapped keys follow the panel legends: 1/Clear, 3/Enter, 4/Space.
//------------------------------------------------------------------------------
reg [39:0] tq_keys = 40'd0;
always @(posedge CLK_CORE) begin
	reg tq_old;
	tq_old <= ps2_key[10];
	if (tq_old != ps2_key[10]) begin
		case (code)
			'h05: tq_keys[0]  <= pressed;  // F1  Yes
			'h15: tq_keys[1]  <= pressed;  // Q
			'h16: tq_keys[2]  <= pressed;  // 1   / Clear
			'h66: tq_keys[2]  <= pressed;  // Backspace -> Clear
			'h1E: tq_keys[3]  <= pressed;  // 2

			'h06: tq_keys[4]  <= pressed;  // F2  Items
			'h1D: tq_keys[5]  <= pressed;  // W   Amulet
			'h1C: tq_keys[6]  <= pressed;  // A
			'h1A: tq_keys[7]  <= pressed;  // Z   Spell of Release

			'h04: tq_keys[8]  <= pressed;  // F3  Drop Item
			'h24: tq_keys[9]  <= pressed;  // E   Black Mace
			'h1B: tq_keys[10] <= pressed;  // S   Dagger
			'h22: tq_keys[11] <= pressed;  // X   Scepter

			'h0C: tq_keys[12] <= pressed;  // F4  Give Score
			'h2D: tq_keys[13] <= pressed;  // R   Blood Sword
			'h23: tq_keys[14] <= pressed;  // D   Great Circlet
			'h21: tq_keys[15] <= pressed;  // C   Spell of Seeing

			'h03: tq_keys[16] <= pressed;  // F5  Replay
			'h2C: tq_keys[17] <= pressed;  // T   Chalice
			'h2B: tq_keys[18] <= pressed;  // F   Hunting Horn
			'h2A: tq_keys[19] <= pressed;  // V   Shield

			'h0B: tq_keys[20] <= pressed;  // F6  Combine Action
			'h35: tq_keys[21] <= pressed;  // Y   Coins
			'h34: tq_keys[22] <= pressed;  // G   Long Bow
			'h32: tq_keys[23] <= pressed;  // B   Silver Wheat

			'h83: tq_keys[24] <= pressed;  // F7  Save Game
			'h3C: tq_keys[25] <= pressed;  // U   Cold Fire
			'h33: tq_keys[26] <= pressed;  // H   Medallion
			'h31: tq_keys[27] <= pressed;  // N   Staff

			'h0A: tq_keys[28] <= pressed;  // F8  Update
			'h43: tq_keys[29] <= pressed;  // I   Crown
			'h3B: tq_keys[30] <= pressed;  // J   Onyx Seal
			'h3A: tq_keys[31] <= pressed;  // M   Spell of Understanding

			'h01: tq_keys[32] <= pressed;  // F9  Hint
			'h44: tq_keys[33] <= pressed;  // O   Crystal
			'h42: tq_keys[34] <= pressed;  // K   Orb of Quoid
			'h25: tq_keys[35] <= pressed;  // 4   / Space
			'h29: tq_keys[35] <= pressed;  // Spacebar -> 4/Space

			'h09: tq_keys[36] <= pressed;  // F10 No
			'h4D: tq_keys[37] <= pressed;  // P
			'h4B: tq_keys[38] <= pressed;  // L
			'h26: tq_keys[39] <= pressed;  // 3   / Enter
			'h5A: tq_keys[39] <= pressed;  // Enter -> 3/Enter
		endcase
	end
end

//////////////////  Arcade Buttons/Interfaces   ///////////////////////////

// Dragon's Lair / Space Ace: 4-way joystick + one action button (SWORD).
//Player 1
wire m_up1      = btn_up        | joystick_0[3];
wire m_down1    = btn_down      | joystick_0[2];
wire m_left1    = btn_left      | joystick_0[1];
wire m_right1   = btn_right     | joystick_0[0];
wire m_action1  = btn_fire      | joystick_0[4];
// Space Ace's skill-level daughter board on port $C008, active-low via p1_bus = ~p1.
// MRA button order (Fire,Cadet,Captain,SpaceAce) = joystick_0[4..7].  DL never reads these bits.
wire m_skill1   = joystick_0[5];   // Cadet      -> p1[5]
wire m_skill2   = joystick_0[6];   // Captain    -> p1[6]
wire m_skill3   = joystick_0[7];   // Space Ace  -> p1[7]

//Start/Coin
wire m_start1   = btn_1p_start  | joystick_0[9];
wire m_start2   = btn_2p_start  | joystick_0[10];
wire m_coin1    = btn_coin1     | joystick_0[8];
wire m_coin2    = btn_coin2     | joystick_1[8];
wire m_pause    = btn_pause     | joystick_0[11];
// DL2 service switch: keyboard 9, or pad button 4 (Y). Daphne lair2.cpp
// SWITCH_SERVICE clears bit 7 of banks[0], i.e. port 0x201 bit 7, active low.
// Without it service mode is unreachable and the EEPROM cannot be initialised.
wire m_service  = btn_service   | joystick_0[7];

// PAUSE SYSTEM
wire pause_cpu;
wire [23:0] rgb_out;
// NOTE: rgb_out is not consumed by arcade_video (RGB_in comes from comp_r/g/b directly), so
// the dim-after-10s-paused feature is inert.  Known gap, left as-is deliberately.
pause #(8,8,8,CORE_CLK_HZ/32'd1_000_000) pause
(
	.*,
	.clk_sys(CLK_CORE),   // was CLK_10M
	.user_button(m_pause),
	.pause_request(1'b0),   // hiscore removed
	.options(~status[26:25]),
	.r(comp_r), .g(comp_g), .b(comp_b)
);

///////////////                 Video                  ////////////////

// ---- Raster video path (DDR framebuffer -> arcade_video) ----
wire [63:0] led_digits_flat;
wire [63:0] led_digits_dl;
wire        rr_ce_pix, rr_hs, rr_vs, rr_hblank, rr_vblank;
wire [15:0] rr_hpos, rr_vpos;
wire [15:0] rr_band_act;      // band height in force this frame, from the reader
wire  [7:0] rr_r, rr_g, rr_b;
wire        led_lit;

// Cliff Hanger's TMS9928A overlay: score, lives, and the "ACTION" gameplay cue.
wire  [3:0] cliff_ovl_color;
wire        cliff_ovl_opaque;
// Declared HERE, not down in the DL2 block: the compositor below references it,
// and a forward reference makes Verilog conjure an implicit 1-bit wire at the
// point of use. That leaves comp_r/g/b driven by an undriven net -- no picture
// at all, on every game. Verilator does not flag it.
wire        d2_txt_lit;

// Super Don Quix-ote's tilemap overlay: it presents RGB directly, because its
// colours come from a board PROM rather than a fixed chip palette.
wire [23:0] sdq_ovl_rgb;
wire        sdq_ovl_opaque;

// TMS9918/9928 fixed 16-colour palette. Index 0 is transparent and never
// reaches here (ovl_opaque is low for it), so it is mapped to black.
function [23:0] tms_rgb(input [3:0] c);
    case (c)
        4'd0:  tms_rgb = 24'h000000;   // transparent (unused)
        4'd1:  tms_rgb = 24'h000000;   // black
        4'd2:  tms_rgb = 24'h21C842;   // medium green
        4'd3:  tms_rgb = 24'h5EDC78;   // light green
        4'd4:  tms_rgb = 24'h5455ED;   // dark blue
        4'd5:  tms_rgb = 24'h7D76FC;   // light blue
        4'd6:  tms_rgb = 24'hD4524D;   // dark red
        4'd7:  tms_rgb = 24'h42EBF5;   // cyan
        4'd8:  tms_rgb = 24'hFC5554;   // medium red
        4'd9:  tms_rgb = 24'hFF7978;   // light red
        4'd10: tms_rgb = 24'hD4C154;   // dark yellow
        4'd11: tms_rgb = 24'hE6CE80;   // light yellow
        4'd12: tms_rgb = 24'h21B03B;   // dark green
        4'd13: tms_rgb = 24'hC95BBA;   // magenta
        4'd14: tms_rgb = 24'hCCCCCC;   // grey
        default: tms_rgb = 24'hFFFFFF; // white
    endcase
endfunction
wire [23:0] ovl_rgb = tms_rgb(cliff_ovl_color);
// Seek state. Declared up here because the compositor below reads it; both are DRIVEN in the
// framebuffer block further down.
reg         fb_seek_hold;      // high while a seek holds the picture and audio
reg   [1:0] fb_tail_adopt;     // vblanks in which PRE-seek frames may still be adopted
reg         seek_was_play;     // real playback has ended since the last seek
reg         seek_is_seg;       // captured at the seek: this hold follows a SEGMENT, not a hold frame
reg         seek_black;        // blank-the-picture flag, updated ONLY at vblank (see below)
// Hold Frame Seek (status[8]): does a hold-frame seek get the seek pause at all?  Off = segment
// ends only.  When it does pause, Seek Behaviour decides what that pause looks like.
wire        seek_pause = seek_is_seg | status[8];
// The LED band and the video are SEPARATE, never overlaid: rows 0..BAND_H-1 are the band, rows
// BAND_H.. are the full pixel-exact video.
localparam [15:0] BAND_H = 16'd20;             // reserved top strip height in rows (glyphs at rows 2..8)
// The band's rows stay reserved in the reader's V_TOTAL either way, so switching it off gives them
// to the video without changing the frame time.
wire [15:0] band_h_w = band_off ? 16'd0 : (crt_mode ? (BAND_H >> 1) : BAND_H);
wire        band_lit = led_lit & ~band_off;
// Seek Behaviour (status[4]): 0 = hold the last frame, 1 = go black like a real player with no
// sync.  Only during a SEARCH hold, never a still/pause, and only once fb_tail_adopt has burned
// down -- those frames are real content of the segment that just ended.
// fb_seek_hold changes at arbitrary points in the frame, so this is LATCHED at vblank in the
// framebuffer block below: switching the mask mid-raster tears the picture across the screen.
wire        seek_black_w = status[4] & fb_seek_hold & seek_pause & (fb_tail_adopt == 2'd0);
//------------------------------------------------------------------------------
// SHARED OVERLAY COORDINATE SPACE.
// Every Daphne game in this core declares a 320x240 overlay surface (DL2, Cliff/
// TMS9128NL, Dragon's Lair, Thayer's), so that is the space every overlay source
// positions in. This is the ONE place our 512x480 raster is converted -- both
// overlays had independently got this wrong before it lived here.
//   x: 512 -> 320  is *5/8      y: 480 -> 240 is /2  (1:1 in 240p CRT mode)
// vpos counts from the top of the whole active display INCLUDING the LED band
// (that is why led_band tests vc >= BAND_Y0), and video row = vpos - v_band, so
// the band height is subtracted here to make the space VIDEO-relative. Without
// it, turning the band off slides every overlay down by BAND_H rows.
wire [18:0] ovl_sx_mul = rr_hpos * 16'd5;
wire [15:0] ovl_sx     = ovl_sx_mul[18:3];
// rr_band_act, not band_h_w: the reader adopts an OSD toggle only at a frame
// boundary, so using the raw value would slide the overlay mid-raster.
wire [15:0] ovl_vrel   = (rr_vpos >= rr_band_act) ? (rr_vpos - rr_band_act) : 16'd0;
wire [15:0] ovl_sy     = crt_mode ? ovl_vrel : {1'b0, ovl_vrel[15:1]};

// Priority: LED band (DL/SA only) > DL2 text overlay > Cliff's TMS overlay >
// seek black > disc video.  Each term is inert outside its own game.
// cliff_ovl_opaque is low for every other game and whenever the VDP is blanked
// or not in text mode, so this line is inert outside Cliff Hanger.
// ONE OVERLAY BUS. Each source presents rgb + opaque already in this space;
// only one game runs at a time so the terms are mutually exclusive. Adding an
// overlay means adding a source here, not another leg of a priority chain.
//   DL2  : LDP-1450 text, white (the real player draws white only)
//   Cliff: TMS9928A, through the VDP palette
//   SDQ  : 32-entry colour PROM, already RGB
// Each contribution is ANDed with its owning board's select bit: this is an OR, not
// a priority mux, so an idle board that fails to quiesce in reset would otherwise
// paint over the running one.
wire        d2_lit_g     = d2_txt_lit       & brd[BRD_DL2];
wire        cliff_op_g   = cliff_ovl_opaque & brd[BRD_CLIFF];
wire        sdq_op_g     = sdq_ovl_opaque   & brd[BRD_SDQ];
wire        m3_op_g      = m3_ovl_opaque    & brd[BRD_MACH3];
wire [23:0] ovl_bus_rgb    = d2_lit_g ? 24'hFFFFFF : sdq_op_g ? sdq_ovl_rgb :
                             m3_op_g  ? m3_ovl_rgb : ovl_rgb;
wire        ovl_bus_opaque = d2_lit_g | cliff_op_g | sdq_op_g | m3_op_g;

wire  [7:0] comp_r = band_lit ? 8'hFF : ovl_bus_opaque ? ovl_bus_rgb[23:16] : (seek_black ? 8'h00 : rr_r);
wire  [7:0] comp_g = band_lit ? 8'h00 : ovl_bus_opaque ? ovl_bus_rgb[15:8]  : (seek_black ? 8'h00 : rr_g);
wire  [7:0] comp_b = band_lit ? 8'h00 : ovl_bus_opaque ? ovl_bus_rgb[7:0]   : (seek_black ? 8'h00 : rr_b);
wire [26:0] rr_rdaddr2;
wire [15:0] rr_dout2;
wire [63:0] rr_dout2_64;    // whole cached word from ddram read port 2
wire        rr_rd_req2, rr_rd_ack2;
// fb_raster_reader tells fb_writer when its line fetch has landed, so the writer never contends
// with an in-flight read2.  Declared here because fb_writer is instantiated ABOVE the reader.
wire        rr_fill_idle;


// Driven by fb_raster_reader with the LED band composited over it.  The first parameter is
// arcade_video's WIDTH and MUST be >= H_ACT or video_mixer's line buffers wrap mid-line.
arcade_video #(512,24) arcade_video
(
	.*,

    // Left unconnected on purpose: arcade_video declares `output CLK_VIDEO`, and the `.*` above
    // would make it a second driver of emu's CLK_VIDEO net (Quartus Error 12014).  The conflicting
    // connection is made by `.*`, so it is invisible to grep.
	.CLK_VIDEO(),

	.clk_video(CLK_CORE),
	.ce_pix(rr_ce_pix),

	.RGB_in({comp_r, comp_g, comp_b}),
	.HBlank(rr_hblank),
	.VBlank(rr_vblank),
	.HSync(rr_hs),
	.VSync(rr_vs),

	.forced_scandoubler(forced_scandoubler & ~crt_mode),
	.fx(crt_mode ? 3'd0 : status[17:15])
);

// DIP switches arrive from the OSD via ioctl index 254.  dsw[7:0] = DSW1 (AY port A),
// dsw[15:8] = DSW2 (AY port B).
reg [7:0] dip_sw[8] = '{8'h00,8'h00,8'h00,8'h00,8'h00,8'h00,8'h00,8'h00};
always @(posedge CLK_CORE) begin
	if (ioctl_wr && (ioctl_index == 8'd254) && !ioctl_addr[24:3])
		dip_sw[ioctl_addr[2:0]] <= ioctl_dout;
end
wire [15:0] dsw = {dip_sw[1], dip_sw[0]};

// MRA <rom index="1"> mod byte: absent (Dragon's Lair) => 0, Space Ace's MRA writes 01.
// This is the ONLY thing that enables the skill field on the LED band.
// MRA index 1, byte 1: post-seek tail drain length (film ticks).
// 0 = instant flush (old behaviour), 5 ≈ 208 ms ≈ 5 film frames.
// Write the desired value in the MRA <rom index="1"> as the second byte.
reg [3:0] post_seek_frames_r = 4'd0;
// Segment Tail (status[7:5]) lets the player override that per-config without editing the MRA.
// The framework owns status[], so the MRA value cannot be pushed into it as a power-on default --
// instead selection 0 MEANS "use the MRA byte", and 1-6 are explicit overrides of 0-5.  status[]
// powers up at 0, so a fresh config and every existing one keep the MRA value exactly as today.
wire [2:0] seg_tail_sel  = status[7:5];
wire [3:0] post_seek_eff = (seg_tail_sel == 3'd0) ? post_seek_frames_r
                                                  : {1'b0, seg_tail_sel - 3'd1};
always @(posedge CLK_CORE) begin
    if (ioctl_wr && (ioctl_index == 8'd1)) begin
        if (ioctl_addr == 25'd0) game_mod          <= ioctl_dout;
        if (ioctl_addr == 25'd1) post_seek_frames_r <= ioctl_dout[3:0];
    end
end
// Cliff reads five DIP banks through port 0x62; the OSD already delivers eight bytes.
wire [39:0] dsw40 = {dip_sw[4], dip_sw[3], dip_sw[2], dip_sw[1], dip_sw[0]};
wire [1:0] skill_level;   // from DragonsLair_CPU's scoreboard snoop
wire [1:0] skill_dl;
wire [16:0] ld_frame_dl;
wire        seek_pulse_dl, play_end_dl, ld_playing_dl;
wire [16:0] ld_curr_frame_top;   // LD disc frame from DragonsLair -> dlv_streamer

// ---- Seek hold ----
// A real LD player stalls visibly while the head moves and the games were built around it, so hold
// both streams on a seek, refill, then release together.  Release needs SEEK_PRIME post-seek frames
// decoded AND the audio ring primed.
wire       fb_seek_pulse;      // = the Z80's CMD_SEARCH, straight from the LDV1000
// 1-cycle pulse when playback STOPS (any mechanism).  Mirrors fb_seek_edge, for the END of a
// segment instead of the start.
wire       fb_play_end;
reg        fb_seek_q;          // edge-detect the arm. Belt-and-braces --
wire       fb_seek_edge = fb_seek_pulse & ~fb_seek_q;   // if the source ever stuck HIGH, a
                               // LEVEL-triggered arm would re-arm every cycle and the hold could
                               // never release (FSM-model-proven). An EDGE can only arm once.
wire       fb_aud_primed;      // from dlv_streamer (ring >= SEEK_FILL)

wire        ld_playing_top;      // LD mode==PLAY from DragonsLair -> dlv_streamer
wire        disc_2997_w;         // .dlv encode rate from the header -> LD transports
wire [16:0] ld_leader_w;         // .dlv header@28 -> transport park position

//Instantiate Dragon's Lair top-level game module
DragonsLair #(.CLK_HZ(CORE_CLK_HZ)) dl_inst
(
	.rom_addr(dl_rom_a), .rom_data(prog_q),
	.tq_keys(tq_keys),
	.dbg_ld_status(dbg_ld_status_dl),
	.dbg_d0_seen(dbg_d0_seen_dl),
	.dbg_seek_digits(dbg_seek_digits_dl),
	.reset(~reset & brd[BRD_DL]),   // active-low; held in reset while another board runs

	.clk_sys(CLK_CORE),   // 80 MHz: Z80=/20=4MHz, AY=/40=2MHz (real-hardware speeds, dividers derived)

	// P1 (0xC008): {3'b0, action, right, left, down, up} active-high (inverted to active-low bus inside)
	.p1({m_skill3, m_skill2, m_skill1, m_action1, m_right1, m_left1, m_down1, m_up1}),
	// SYSTEM (0xC010) cabinet bits: {coin2, coin1, start2, start1} active-high
	.cab({m_coin2, m_coin1, m_start2, m_start1}),
	// dsw[7:0] = DSW1 (AY port A), dsw[15:8] = DSW2 (AY port B)
	.dsw(dsw),
	.is_thayers(is_thayers),
	.is_spaceace(is_spaceace),

	.sound_l(audio_l_dl),
	.sound_r(audio_r_dl),

	.ioctl_addr(ioctl_addr),
	.ioctl_data(ioctl_dout),
	.ioctl_wr(ioctl_wr),
	.ioctl_index(ioctl_index),

	.pause(pause_cpu),
// The seek hold freezes the DISC as well as the picture, so the game cannot execute frames it
// has not shown yet.  fb_seek_hold is already in the CLK_CORE domain, so no CDC is needed.
	.disc_hold(fb_seek_hold),

	.led_digits_o(led_digits_dl),
	.skill_o(skill_dl),
	.dbg_led(dbg_led_dl),
	.ld_frame_o(ld_frame_dl), .ld_search_cmd_o(seek_pulse_dl),   // HLE-DRIVE /
	.ld_play_end_o(play_end_dl),
	.ld_playing_o(ld_playing_dl),
	.post_seek_frames(post_seek_eff),
	.disc_2997(disc_2997_w)
);

//------------------------------------------------------------------------------
// Cliff Hanger (Stern) — separate board: Z80 + TMS9928A overlay + Pioneer PR-8210.
// Only one of the two game modules is out of reset at a time; every shared output
// below is muxed on cliff_board so the idle board cannot drive the video or audio path.
//------------------------------------------------------------------------------
wire signed [15:0] audio_l_cl, audio_r_cl;
wire        [16:0] ld_frame_cl;
wire               seek_pulse_cl, play_end_cl, ld_playing_cl, dbg_led_cl;

CliffHanger #(.CLK_HZ(CORE_CLK_HZ)) cliff_inst
(
	.rom_addr(cl_rom_a), .rom_data(prog_q),
	.reset(~reset & brd[BRD_CLIFF]),
	.clk_sys(CLK_CORE),

	// p1: {b3,b2,b1,action, right,left,down,up}; Cliff uses action=BUTTON1, skill1(B)=BUTTON2
	.p1({m_skill3, m_skill2, m_skill1, m_action1, m_right1, m_left1, m_down1, m_up1}),
	.cab({m_coin2, m_coin1, m_start2, m_start1}),
	.dsw(dsw40),

	.sound_l(audio_l_cl),
	.sound_r(audio_r_cl),

	.ioctl_addr(ioctl_addr),
	.ioctl_data(ioctl_dout),
	.ioctl_wr(ioctl_wr),
	.ioctl_index(ioctl_index),

	.pause(pause_cpu),
	.disc_hold(fb_seek_hold),
	.post_seek_frames(post_seek_eff),
	.disc_2997(disc_2997_w),
	.is_gtg(is_gtg),
	.disc_side2(status[9]),

	.ld_search_cmd_o(seek_pulse_cl),
	.ld_play_end_o(play_end_cl),
	.ld_frame_o(ld_frame_cl),
	.ld_playing_o(ld_playing_cl),
	.dbg_led(dbg_led_cl),

	// TMS9928A overlay -> composited into comp_r/g/b above
	.ovl_hpos(ovl_sx), .ovl_vpos(ovl_sy), .ovl_ce_pix(rr_ce_pix),
	.ovl_color(cliff_ovl_color), .ovl_opaque(cliff_ovl_opaque)
);

//------------------------------------------------------------------------------
// Super Don Quix-ote (Universal) — Z80 + LD-V1000.  Character tilemap overlay
// coloured by a board PROM, so it presents RGB rather than a palette index.
//------------------------------------------------------------------------------
wire signed [15:0] audio_l_sd, audio_r_sd;
wire        [16:0] ld_frame_sd;
wire               seek_pulse_sd, play_end_sd, ld_playing_sd, dbg_led_sd;

SuperDon #(.CLK_HZ(CORE_CLK_HZ)) sdq_inst
(
	.rom_addr(sd_rom_a), .rom_data(prog_q),
	.chr_rom_a(sd_chr_a), .chr_rom_q(gfx_chr_q),
	.reset(~reset & brd[BRD_SDQ]),
	.clk_sys(CLK_CORE),

	// 4-way stick + one action button; MAME superdq IN0/IN1
	.p1({m_skill3, m_skill2, m_skill1, m_action1, m_right1, m_left1, m_down1, m_up1}),
	.cab({m_coin2, m_coin1, m_start2, m_start1}),
	.dsw(dsw),

	.sound_l(audio_l_sd),
	.sound_r(audio_r_sd),

	.ioctl_addr(ioctl_addr),
	.ioctl_data(ioctl_dout),
	.ioctl_wr(ioctl_wr),
	.ioctl_index(ioctl_index),

	.pause(pause_cpu),
	.disc_hold(fb_seek_hold),
	.post_seek_frames(post_seek_eff),
	.disc_2997(disc_2997_w),
	.disc_leader(ld_leader_w),

	.ld_search_cmd_o(seek_pulse_sd),
	.ld_play_end_o(play_end_sd),
	.ld_frame_o(ld_frame_sd),
	.ld_playing_o(ld_playing_sd),

	.ovl_hpos(ovl_sx), .ovl_vpos(ovl_sy), .ovl_ce_pix(rr_ce_pix),
	.ovl_rgb(sdq_ovl_rgb), .ovl_opaque(sdq_ovl_opaque),
	.dbg_led(dbg_led_sd)
);

//------------------------------------------------------------------------------
// Dragon's Lair II (Leland) — 8088 board. No video hardware of its own: the
// LDP-1450 renders DL2's text itself. RAM is too large for block RAM (the core
// is at 75% of its M10K) so it lives in DDR, using ddram.sv's spare "rom" port.
// Everything here is in the CLK_CORE domain -- see DragonsLair2.sv on why the
// CPU is not given its own 100 MHz clock.
//------------------------------------------------------------------------------
wire        [27:1] d2_mem_addr;
wire        [15:0] d2_mem_din, d2_mem_dout;
wire         [1:0] d2_mem_be;
wire               d2_mem_we, d2_mem_req, d2_mem_ack;
wire        [16:0] ld_frame_d2;
wire               seek_pulse_d2, play_end_d2, ld_playing_d2;
wire        [23:0] d2_ram_addr;
wire         [7:0] d2_ram_din, d2_ram_dout;
wire               d2_ram_rd, d2_ram_wr, d2_ram_busy;
wire               d2_tx_stb, d2_rx_valid, d2_rx_pop;
wire         [7:0] d2_tx_byte, d2_rx_byte;
wire signed [15:0] d2_audio;              // PC speaker: DL2's boot/attract beeps
wire               d2_txt_we, d2_txt_on;
wire         [1:0] d2_txt_line;
wire         [5:0] d2_txt_col;
wire         [7:0] d2_txt_glyph, d2_txt_x, d2_txt_y;

DragonsLair2 #(.CLK_HZ(CORE_CLK_HZ)) dl2_inst
(
	.rom_addr(d2_rom_a), .rom_data(prog_q),
	.core_clk(CLK_CORE),
	.reset_n(~reset & brd[BRD_DL2]),

	// DL2 has no DIPs (EEPROM-configured); controls only.
	.p1({m_skill3, m_skill2, m_skill1, m_action1, m_right1, m_left1, m_down1, m_up1}),
	.cab({m_coin2, m_coin1, m_start2, m_start1}),
	.service(m_service),

	.ioctl_addr(ioctl_addr), .ioctl_data(ioctl_dout),
	.ioctl_wr(ioctl_wr), .ioctl_index(ioctl_index),

	.ram_addr(d2_ram_addr), .ram_din(d2_ram_din),
	.ram_rd(d2_ram_rd), .ram_wr(d2_ram_wr),
	.ram_dout(d2_ram_dout), .ram_busy(d2_ram_busy),

	.ld_tx_stb(d2_tx_stb), .ld_tx_byte(d2_tx_byte),
	.ld_rx_valid(d2_rx_valid), .ld_rx_byte(d2_rx_byte), .ld_rx_pop(d2_rx_pop),

	.audio(d2_audio),

	.dbg_addr(), .dbg_type(), .dbg_halt()
);

// DL2's main RAM in DDR, through the port the framebuffer does not use.
ddram_byte_port #(.BASE(28'h1000000)) dl2_ram
(
	.clk(CLK_CORE), .reset_n(~reset & brd[BRD_DL2]),
	.cpu_addr(d2_ram_addr), .cpu_din(d2_ram_din),
	.cpu_rd(d2_ram_rd), .cpu_wr(d2_ram_wr),
	.cpu_dout(d2_ram_dout), .busy(d2_ram_busy),
	.mem_addr(d2_mem_addr), .mem_din(d2_mem_din), .mem_be(d2_mem_be),
	.mem_we(d2_mem_we), .mem_req(d2_mem_req), .mem_ack(d2_mem_ack),
	.mem_dout(d2_mem_dout)
);

// DL2's Sony LDP-1450, in the core domain so its strobes are never crossed.
ldp_top #(.CLK_HZ(CORE_CLK_HZ)) dl2_ldp
(
	.clk(CLK_CORE), .reset_n(~reset & brd[BRD_DL2]),
	.player_sel(4'd3),                       // PLAYER_LDP1450
	.cmd_stb(d2_tx_stb), .cmd_byte(d2_tx_byte),
	.blip(1'b0),
	.status(), .status_strobe(), .command_strobe(), .ready_n(), .frame_valid(),
	.tx_valid(d2_rx_valid), .tx_byte(d2_rx_byte), .tx_pop(d2_rx_pop),
	.search_cmd_o(seek_pulse_d2), .play_end_o(play_end_d2),
	.curr_frame(ld_frame_d2),
	.pause(pause_cpu), .disc_hold(fb_seek_hold), .playing(ld_playing_d2),
	.dbg_seek_frame(), .dbg_end_frame(), .dbg_flags(),
	.post_seek_frames(post_seek_eff),
	.disc_2997(disc_2997_w),
	.park_frame(17'd0), .status_rd(1'b0),
	.txt_we(d2_txt_we), .txt_line(d2_txt_line), .txt_col(d2_txt_col),
	.txt_glyph(d2_txt_glyph), .txt_on(d2_txt_on),
	.txt_x(d2_txt_x), .txt_y(d2_txt_y)
);

// D6/D7 on the DL2 controller board are the Comm2 activity LEDs to and from the
// disc player (owner's manual p.5). Stretched to ~105 ms so a single byte shows.
reg [22:0] d2_led_tx_cnt, d2_led_rx_cnt;
reg        d2_rx_valid_q;
always @(posedge CLK_CORE) begin
	if (reset) begin
		d2_led_tx_cnt <= 23'd0; d2_led_rx_cnt <= 23'd0; d2_rx_valid_q <= 1'b0;
	end else begin
		d2_rx_valid_q <= d2_rx_valid;
		if (d2_tx_stb)                    d2_led_tx_cnt <= 23'h7FFFFF;
		else if (|d2_led_tx_cnt)          d2_led_tx_cnt <= d2_led_tx_cnt - 23'd1;
		if (d2_rx_valid & ~d2_rx_valid_q) d2_led_rx_cnt <= 23'h7FFFFF;
		else if (|d2_led_rx_cnt)          d2_led_rx_cnt <= d2_led_rx_cnt - 23'd1;
	end
end
// LED_DISK[1] high takes the LED off the system's own activity indicator
// (sys_top.v: led_disk[1] ? ~led_disk[0] : ~(led_disk[0] | gp_out[29])).
assign led_disk_w = is_dl2 ? {1'b1, |d2_led_rx_cnt} : 2'b00;  // D7, Comm2 RX from the player
assign led_user_w = is_dl2 ? |d2_led_tx_cnt : dbg_led;   // D6, Comm2 TX to the player

//------------------------------------------------------------------------------
// M.A.C.H. 3 / Cobra Command / Us vs Them (Mylstar) — 8088 + Pioneer PR-8210.
// Tile+sprite overlay genlocked onto the disc picture; the board presents RGB
// already in the shared overlay space.  Sound board (2x 6502 + 2x AY8913 +
// SP0250) is not fitted yet, so the audio legs are silent.
//------------------------------------------------------------------------------
wire signed [15:0] audio_l_m3 = 16'sd0, audio_r_m3 = 16'sd0;
wire        [16:0] ld_frame_m3;
wire               seek_pulse_m3, play_end_m3, ld_playing_m3;
wire               m3_blip, m3_overlay_en, m3_bg_pri, m3_sprbank, m3_video_en;
wire        [23:0] m3_ovl_rgb;
wire               m3_ovl_opaque;
wire        [11:0] m3_vram_a, m3_chram_a;
wire         [7:0] m3_vram_d, m3_spram_a, m3_spram_d;
wire               m3_pal_we;
wire         [4:0] m3_pal_wa;
wire         [7:0] m3_pal_wd;
wire         [7:0] m3_snd_data;
wire               m3_snd_stb;
wire        [19:0] m3_tgt_addr;
wire               m3_tgt_rd;

// IN1: b0 SERVICE is active LOW, b5 TILT is active LOW, the rest active HIGH.
wire [7:0] m3_in1 = {m_start2, m_start1, 1'b1, 1'b0, m_coin2, m_coin1, m_skill3, ~m_service};
// IN4: Us vs Them reads THREE buttons at b4-b6; the other two use b5-b6.
wire [7:0] m3_in4 = is_usvs
    ? {1'b0, m_skill2, m_skill1,  m_action1, m_right1, m_left1, m_down1, m_up1}
    : {1'b0, m_skill1, m_action1, 1'b0,      m_right1, m_left1, m_down1, m_up1};

Mach3 #(.CLK_HZ(CORE_CLK_HZ)) mach3_inst
(
    .rom_addr(m3_rom_a), .rom_data(prog_q),
    .core_clk(CLK_CORE), .reset_n(~reset & brd[BRD_MACH3]),
    .in1(m3_in1), .in4(m3_in4), .dsw(dip_sw[0]),
    .track_h(8'hFF), .track_v(8'hFF),     // trackball unused by all three games
    .ioctl_addr(ioctl_addr), .ioctl_data(ioctl_dout),
    .ioctl_wr(ioctl_wr), .ioctl_index(ioctl_index),
    .ld_blip(m3_blip), .ld_frame(ld_frame_m3),
    .ld_video_active(~fb_seek_hold),      // no picture while the seek holds the framebuffer
    .ld_overlay_en(m3_overlay_en),
    .bg_priority(m3_bg_pri), .spritebank(m3_sprbank), .video_en(m3_video_en),
    .tgt_addr(m3_tgt_addr), .tgt_data(8'hFF), .tgt_rd(m3_tgt_rd), .tgt_ready(1'b0),
    .snd_data(m3_snd_data), .snd_stb(m3_snd_stb),
    .vram_rd_a(m3_vram_a), .vram_rd_d(m3_vram_d),
    .chram_rd_a(m3_chram_a), .chram_rd_d(),   // char RAM unused: tiles come from ROM
    .spram_rd_a(m3_spram_a), .spram_rd_d(m3_spram_d),
    .pal_we(m3_pal_we), .pal_wa(m3_pal_wa), .pal_wd(m3_pal_wd),
    .vblank(rr_vblank),
    .dbg_addr(), .dbg_type(), .dbg_halt()
);

mach3_video mach3_gfx
(
    .core_clk(CLK_CORE), .reset_n(~reset & brd[BRD_MACH3]),
    .ioctl_addr(ioctl_addr), .ioctl_data(ioctl_dout),
    .ioctl_wr(ioctl_wr), .ioctl_index(ioctl_index),
    .bg_priority(m3_bg_pri), .spritebank(m3_sprbank),
    .video_en(m3_video_en), .genlock(m3_overlay_en),
    .pal_we(m3_pal_we), .pal_wa(m3_pal_wa), .pal_wd(m3_pal_wd),
    .vram_rd_a(m3_vram_a), .vram_rd_d(m3_vram_d),
    .spram_rd_a(m3_spram_a), .spram_rd_d(m3_spram_d),
    .ovl_hpos(ovl_sx), .ovl_vpos(ovl_sy), .ovl_ce_pix(rr_ce_pix),
    .ovl_rgb(m3_ovl_rgb), .ovl_opaque(m3_ovl_opaque),
    .chr_rom_a(m3_chr_a), .chr_rom_q(gfx_chr_q),
    .spr_rom_a(m3_spr_a), .spr_rom_q(gfx_spr_q)
);

// Gottlieb drives the PR-8210 blip from a 555, not a bit-banged loop like
// Cliff's, so this instance needs the wider one/zero boundary.  Every other
// ldp_top keeps the default and is unchanged.
ldp_top #(.CLK_HZ(CORE_CLK_HZ), .BIT_ONE_US(32'd1497)) mach3_ldp
(
    .clk(CLK_CORE), .reset_n(~reset & brd[BRD_MACH3]),
    .player_sel(4'd2),                       // PLAYER_PR8210
    .cmd_stb(1'b0), .cmd_byte(8'd0),
    .blip(m3_blip),
    .status(), .status_strobe(), .command_strobe(), .ready_n(), .frame_valid(),
    .tx_valid(), .tx_byte(), .tx_pop(1'b0),
    .search_cmd_o(seek_pulse_m3), .play_end_o(play_end_m3),
    .curr_frame(ld_frame_m3),
    .pause(pause_cpu), .disc_hold(fb_seek_hold), .playing(ld_playing_m3),
    .dbg_seek_frame(), .dbg_end_frame(), .dbg_flags(),
    .post_seek_frames(post_seek_eff),
    .disc_2997(disc_2997_w),
    .park_frame(ld_leader_w), .status_rd(1'b0),
    .txt_we(), .txt_line(), .txt_col(), .txt_glyph(), .txt_on(), .txt_x(), .txt_y()
);

// One 64K program ROM for every board.  Only one board leaves reset, so its
// address wins the mux above and the other boards' addresses are don't-care.
dpram_dc #(.widthad_a(16)) u_prog_rom (
    .clock_a(CLK_CORE), .address_a(prog_rd_a), .q_a(prog_q),
    .wren_a(1'b0), .data_a(8'd0),
    .clock_b(CLK_CORE), .address_b(ioctl_addr[15:0]), .data_b(ioctl_dout),
    .wren_b(prog_we), .q_b()
);

//------------------------------------------------------------------------------
// Shared graphics ROM.  Same argument as the program ROM: boards are mutually
// exclusive, so a private copy per game costs its full size for nothing.
//
// TWO pools, not one, and this is the rule: pooling works ACROSS boards, never
// across concurrent readers.  A running Mach 3 reads a background tile and a
// sprite plane in the same cycle, so those need two ports and therefore two
// memories.  Each pool is sized to the LARGEST user, not the sum of all users,
// so a new game only costs whatever it exceeds the current maximum by.
//
//   chr pool  8K : Mach 3 background tiles | Super Don character generator
//   spr pool 64K : Mach 3 sprites (four 16K planes)
//------------------------------------------------------------------------------
wire [12:0] m3_chr_a, sd_chr_a;
wire [15:0] m3_spr_a;
wire  [7:0] gfx_chr_q, gfx_spr_q;

wire [12:0] gfx_chr_rd_a = brd[BRD_MACH3] ? m3_chr_a : sd_chr_a;

// Both writers land 8K-aligned, so the low 13 bits ARE the pool offset:
// Mach 3 tiles at ioctl 0x0C000, Super Don's char generator at 0x4000.
wire gfx_chr_we = ioctl_wr & (ioctl_index == 8'd0) &
                  ((mach3_board & (ioctl_addr >= 25'h0C000) & (ioctl_addr < 25'h0E000)) |
                   (is_sdq      & (ioctl_addr >= 25'h04000) & (ioctl_addr < 25'h06000)));

// Sprites are NOT 64K-aligned in the MRA, so this one needs the subtraction.
wire [16:0] gfx_spr_off = ioctl_addr[16:0] - 17'h0E000;
wire gfx_spr_we = ioctl_wr & (ioctl_index == 8'd0) & mach3_board &
                  (ioctl_addr >= 25'h0E000) & (ioctl_addr < 25'h1E000);

dpram_dc #(.widthad_a(13)) u_gfx_chr (
    .clock_a(CLK_CORE), .address_a(gfx_chr_rd_a), .q_a(gfx_chr_q),
    .wren_a(1'b0), .data_a(8'd0),
    .clock_b(CLK_CORE), .address_b(ioctl_addr[12:0]), .data_b(ioctl_dout),
    .wren_b(gfx_chr_we), .q_b()
);

dpram_dc #(.widthad_a(16)) u_gfx_spr (
    .clock_a(CLK_CORE), .address_a(m3_spr_a), .q_a(gfx_spr_q),
    .wren_a(1'b0), .data_a(8'd0),
    .clock_b(CLK_CORE), .address_b(gfx_spr_off[15:0]), .data_b(ioctl_dout),
    .wren_b(gfx_spr_we), .q_b()
);

// ---- shared outputs: whichever board is running ----
assign audio_l           = brd[BRD_MACH3] ? audio_l_m3   : brd[BRD_DL2] ? d2_audio      : brd[BRD_CLIFF] ? audio_l_cl    : brd[BRD_SDQ] ? audio_l_sd    : audio_l_dl;
assign audio_r           = brd[BRD_MACH3] ? audio_r_m3   : brd[BRD_DL2] ? d2_audio      : brd[BRD_CLIFF] ? audio_r_cl    : brd[BRD_SDQ] ? audio_r_sd    : audio_r_dl;
assign ld_curr_frame_top = brd[BRD_MACH3] ? ld_frame_m3  : brd[BRD_DL2] ? ld_frame_d2   : brd[BRD_CLIFF] ? ld_frame_cl   : brd[BRD_SDQ] ? ld_frame_sd   : ld_frame_dl;
assign fb_seek_pulse     = brd[BRD_MACH3] ? seek_pulse_m3: brd[BRD_DL2] ? seek_pulse_d2 : brd[BRD_CLIFF] ? seek_pulse_cl : brd[BRD_SDQ] ? seek_pulse_sd : seek_pulse_dl;
assign fb_play_end       = brd[BRD_MACH3] ? play_end_m3  : brd[BRD_DL2] ? play_end_d2   : brd[BRD_CLIFF] ? play_end_cl   : brd[BRD_SDQ] ? play_end_sd   : play_end_dl;
assign ld_playing_top    = brd[BRD_MACH3] ? ld_playing_m3: brd[BRD_DL2] ? ld_playing_d2 : brd[BRD_CLIFF] ? ld_playing_cl : brd[BRD_SDQ] ? ld_playing_sd : ld_playing_dl;
// DL2 drives LED_USER from its own Comm2 counters below, so its leg is 0 rather than
// falling through to Dragon's Lair's heartbeat.
assign dbg_led           = brd[BRD_MACH3] ? 1'b0 : brd[BRD_DL2] ? 1'b0          : brd[BRD_CLIFF] ? dbg_led_cl    : brd[BRD_SDQ] ? dbg_led_sd    : dbg_led_dl;
// The scoreboard band and the Space Ace skill select belong to the Dragon's Lair board only.
//------------------------------------------------------------------------------
// Thayer's Quest diagnostic field.
// The game drives only digits 14 and 15 (remaining time) and blanks 0-13 at boot
// ($00FD), so the low eight are free real estate on a board that is mid-bring-up.
// led_band renders slots 0-7 from them as HEX when tq_mode is set, hard left, with
// the time centred and never overlapping.
//
//   slot 0,1 : LD status LATCHED at the IN $F0 read -- what the ROM actually saw.
//              Boot waits for $D0 = ST_SEARCH_FIN at $1DFD.
//   slot 2   : {search_cmd, play_end, D0_ever_seen, seek_hold}
//   slot 3-7 : the raw SEARCH digits as our LD-V1000 received them.  The ROM enters
//              696 as five BCD digits, so this should read 00696.
//------------------------------------------------------------------------------
wire  [7:0] dbg_ld_status_dl;
wire        dbg_d0_seen_dl;
wire [19:0] dbg_seek_digits_dl;
reg        tq_seek_seen = 1'b0, tq_end_seen = 1'b0;
always @(posedge CLK_CORE) begin
	if (reset) begin tq_seek_seen <= 1'b0; tq_end_seen <= 1'b0; end
	else begin
		if (seek_pulse_dl) tq_seek_seen <= 1'b1;
		if (play_end_dl)   tq_end_seen  <= 1'b1;
	end
end
wire [31:0] tq_dbg_nib = { dbg_seek_digits_dl[3:0],   dbg_seek_digits_dl[7:4],
                           dbg_seek_digits_dl[11:8],  dbg_seek_digits_dl[15:12],
                           dbg_seek_digits_dl[19:16],
                           {tq_seek_seen, tq_end_seen, dbg_d0_seen_dl, fb_seek_hold},
                           dbg_ld_status_dl[3:0], dbg_ld_status_dl[7:4] };

assign led_digits_flat   = brd[BRD_DL] ? (is_thayers ? {led_digits_dl[63:32], tq_dbg_nib}
                                                     : led_digits_dl)
                                       : 64'd0;
assign skill_level       = brd[BRD_DL] ? skill_dl      : 2'd0;

// Dragon's Lair / Space Ace / Thayer's Quest do not persist high scores, so there is no hiscore
// module.  It was the sole driver of ioctl_din and ioctl_upload_req -- tied off to keep hps_io happy.
assign ioctl_din        = 8'd0;
assign ioctl_upload_req = 1'b0;

// The MISTER_FB path is NOT used (FB_EN=0): it bypasses the arcade_video path where the LED band
// and the MiSTer screenshot live.
assign FB_EN     = 1'b0;
assign FB_FORMAT = 5'b00100;      // (ignored while FB_EN=0) [2:0]=100 16bpp, [3]=0 565, [4]=0 RGB
assign FB_WIDTH  = 12'd320;
assign FB_HEIGHT = 12'd240;
assign FB_BASE   = 32'h30000000;  // must match ddram.sv region base
assign FB_STRIDE = 14'd640;       // 320 px * 2 B (tight 16bpp)

assign DDRAM_CLK = CLK_CORE;

wire [27:1] fb_wraddr;
wire [15:0] fb_din;
wire        fb_we_req, fb_we_ack;
wire [63:0] fb_din64;
wire  [7:0] fb_be64;
wire        tp_we, tp_ready;
wire [15:0] tp_x, tp_y;
wire  [7:0] tp_r, tp_g, tp_b;

// .dlv -> block streamer -> JPEG decoder -> fb_writer.

// ---- .dlv block streamer (hps_io slot 0) — all CLK_CORE, single-clock, no CDC ----
wire  [7:0] strm_byte;
wire        strm_valid, strm_ready, strm_last;
wire        dec_reset_w;                // per-frame decoder reset (decoder only)
wire signed [15:0] pcm_l, pcm_r;        // .dlv PCM -> audio mux (see AUDIO_L/R above)

// Continuous video+audio streamer: free-runs film frames from START_FRAME and keeps a 44.1 kHz
// PCM ring topped up (audio has SD priority).
dlv_streamer #(.START_FRAME(17'd1000), .CLK_HZ(CORE_CLK_HZ)) dlv_strm (
    .clk(CLK_CORE), .reset(reset),
    .img_mounted(dlv_img_mounted), .img_size(dlv_img_size),
    .sd_lba(dlv_sd_lba[0]), .sd_blk_cnt(dlv_sd_blk_cnt[0]),
    .sd_rd(dlv_sd_rd), .sd_ack(dlv_sd_ack),
    .sd_buff_addr(dlv_sd_buff_addr), .sd_buff_dout(dlv_sd_buff_dout), .sd_buff_wr(dlv_sd_buff_wr),
    .out_byte(strm_byte), .out_valid(strm_valid), .out_ready(strm_ready), .out_last(strm_last),
    .dec_reset(dec_reset_w),
    .pcm_l(pcm_l), .pcm_r(pcm_r),
    .ld_curr_frame(ld_curr_frame_top), .pause(pause_cpu),
    .aud_primed(fb_aud_primed), .hold_play(fb_seek_hold), .seek_flush(fb_seek_pulse),   // SEEK-HOLD/
    .ld_playing(ld_playing_top),
    .disc_2997(disc_2997_w), .disc_leader(ld_leader_w)
);

// ---- JPEG frame decoder: byte stream -> px writes (block-order, addressed by x,y) ----
wire        dec_px_we, dec_px_ready;
wire [15:0] dec_px_x, dec_px_y, dec_w, dec_h;
wire  [7:0] dec_px_r, dec_px_g, dec_px_b;
wire        dec_frame_done, dec_idle;

jpeg_frame_decoder dec (
    .clk(CLK_CORE), .rst(dec_reset_w),   // per-frame reset, NOT global; fb_writer stays on global reset
    .in_byte(strm_byte), .in_valid(strm_valid), .in_ready(strm_ready), .in_last(strm_last),
    .px_ready(dec_px_ready), .px_we(dec_px_we),
    .px_x(dec_px_x), .px_y(dec_px_y), .px_r(dec_px_r), .px_g(dec_px_g), .px_b(dec_px_b),
    .frame_width(dec_w), .frame_height(dec_h), .frame_done(dec_frame_done), .idle(dec_idle)
);

// Three framebuffers with a ready/display handoff.  Invariant: wr_idx != disp_idx ALWAYS, so the
// writer can never target the displayed buffer -- two buffers cannot hold that, because the reader
// latches its base for a whole raster frame.

// ---- Framebuffer geometry, defined ONCE and passed everywhere ----
// 512x480 matches the Daphne source m2v exactly, so encoding is a pure re-compress, and 512 is
// fb_raster_reader's line-buffer ceiling.
localparam [15:0] FB_COLS_HW   = 16'd512;
localparam [15:0] FB_ROWS_HW   = 16'd480;
localparam [26:0] FB_BUF_HW    = 27'd245760;  // 512*480 halfwords per buffer (was 76800)
localparam [26:0] FB_BUF0_HW   = 27'd0;
localparam [26:0] FB_BUF1_HW   = FB_BUF_HW;
localparam [26:0] FB_BUF2_HW   = FB_BUF_HW * 2;

reg  [1:0] fb_wr_idx;      // buffer the decoder is writing
reg  [1:0] fb_disp_idx;    // buffer the raster reader is displaying
reg  [1:0] fb_ready_idx;   // most recently COMPLETED frame, waiting to be displayed
reg        fb_have_new;    // a completed frame is waiting for the next vblank

// ---- Seek-hold state ----
// TRIPLE_BUF=0 points the write and display bases at the same buffer.
localparam        TRIPLE_BUF = 1'b1;          // DIAG: 1'b0 = single buffer, 1'b1 = original
// SEEK_PRIME is 1: the hold freezes the disc, so vid_target is constant and the dedup gate
// fetches exactly ONE frame.  A larger value can never be reached.
localparam [2:0]  SEEK_PRIME = 3'd1;   // post-seek frames to bank before resuming
// SEEK_TMO/fb_seek_tmr must be wide enough for the core clock, or the compare never trips and
// the hold never releases -- blank screen, muted audio.
localparam [27:0] SEEK_TMO   = CORE_CLK_HZ;   // ~1 s at the core clock -- SAFETY, see below
reg  [2:0]  fb_prime_cnt;
reg  [27:0] fb_seek_tmr;
reg         fb_wr_stale;   // frame decoding when the seek hit -> finish it, but never publish it
// fb_tail_adopt (declared near the compositor above) is the window in which the display may still
// adopt PRE-seek frames, counted in vblanks so it is hard-bounded and can never extend the hold.
// Seek Delay (status[3:1]): extra hold AFTER the buffer is ready, 0-5 x 400 ms, so a seek can be
// made to feel as slow as a real player's head.  This gates the shared seek-hold release, which is
// fed by ld_search_cmd_o / fb_aud_primed -- it is player-agnostic and applies to any LD player.
localparam [27:0] SEEK_DLY_STEP = (CORE_CLK_HZ / 32'd5) * 32'd2;   // 400 ms at the core clock
wire  [2:0] seek_dly_sel = status[3:1];
reg  [27:0] seek_dly_target;
always @(*) begin
    case (seek_dly_sel)
        3'd1:    seek_dly_target = SEEK_DLY_STEP;
        3'd2:    seek_dly_target = SEEK_DLY_STEP * 28'd2;
        3'd3:    seek_dly_target = SEEK_DLY_STEP * 28'd3;
        3'd4:    seek_dly_target = SEEK_DLY_STEP * 28'd4;
        3'd5:    seek_dly_target = SEEK_DLY_STEP * 28'd5;
        default: seek_dly_target = 28'd0;   // 0 = release as soon as buffered, as before
    endcase
end
// SEGMENT ENDS ONLY.  A hold-frame seek parks the player in M_STOP and never pulses play_end,
// so it must release the moment it is buffered, exactly as before -- no delay, no blanking.
// play_end leads search_cmd (the LDV1000 defers search_cmd by the post-seek tail), so latch it.
always @(posedge CLK_CORE) begin
    if (reset) begin
        seek_was_play <= 1'b0;
        seek_is_seg   <= 1'b0;
    end else begin
        if (fb_play_end)  seek_was_play <= 1'b1;
        if (fb_seek_edge) begin
            seek_is_seg   <= seek_was_play | fb_play_end;   // | covers a same-cycle coincidence
            seek_was_play <= 1'b0;
        end
    end
end
wire [27:0] seek_dly_eff = seek_pause ? seek_dly_target : 28'd0;

reg  [27:0] fb_dly_cnt;
wire        fb_buffered = (fb_prime_cnt >= SEEK_PRIME) && fb_aud_primed;
wire        fb_dly_done = (fb_dly_cnt >= seek_dly_eff);
// The safety timeout is not optional.  It is NOT re-zeroed by a further seek while already
// holding, so a burst of seeks cannot keep the hold alive indefinitely.  It is extended by the
// chosen delay so an intentional wait is never cut short by the safety net.
wire [27:0] fb_seek_tmo = SEEK_TMO + seek_dly_eff;
wire fb_seek_release = (fb_buffered && fb_dly_done) || (fb_seek_tmr >= fb_seek_tmo);

reg        rr_vblank_q;
wire       fb_vbl_rise = rr_vblank & ~rr_vblank_q;
// Rising edge of the per-frame decoder reset (reset | frame_fetch | wd_rst).
reg        dec_reset_q;
wire       dec_reset_rise = dec_reset_w & ~dec_reset_q;

// The free-buffer choice must use the buffer displayed AFTER this cycle: adoption and completion
// can land together, and the stale fb_disp_idx is exactly what vblank is about to display.
wire       fb_adopt    = fb_vbl_rise & fb_have_new & (~fb_seek_hold | (fb_tail_adopt != 2'd0));
wire [1:0] fb_next_disp = fb_adopt ? fb_ready_idx : fb_disp_idx;
// the one index that is neither a nor b (0+1+2=3; valid because the invariant keeps them distinct)
wire [1:0] fb_free_idx  = 2'd3 - fb_wr_idx - fb_next_disp;

always @(posedge CLK_CORE) begin
    rr_vblank_q <= rr_vblank;
    dec_reset_q <= dec_reset_w;
    if (reset) begin
        fb_wr_idx    <= 2'd0;
        fb_disp_idx  <= 2'd1;
        fb_ready_idx <= 2'd1;
        fb_have_new  <= 1'b0;
        rr_vblank_q  <= 1'b0;
        dec_reset_q  <= 1'b0;
        fb_seek_q    <= 1'b0;
        fb_seek_hold <= 1'b0;
        seek_black   <= 1'b0;
        fb_dly_cnt   <= 28'd0;
        fb_prime_cnt <= 3'd0;
        fb_seek_tmr  <= 28'd0;   // 28 bits: 80 MHz needs 27
        fb_wr_stale  <= 1'b0;
        fb_tail_adopt<= 2'd0;
    end else begin
        fb_seek_q <= fb_seek_pulse;
        // Frame-boundary only: the blank must never appear or lift part-way down the raster.
        if (fb_vbl_rise) seek_black <= seek_black_w;
        // The tail window burns down on VBLANKS, not adoptions, so a frame still decoding gets its
        // chance and one that never arrives cannot hold the window open.
        if (fb_vbl_rise && (fb_tail_adopt != 2'd0)) fb_tail_adopt <= fb_tail_adopt - 2'd1;
        // start of vblank: adopt the newest completed frame, if any
        if (fb_adopt) begin
            fb_disp_idx   <= fb_ready_idx;
            fb_have_new   <= 1'b0;
        end
        // Ordered AFTER the adopt block so fb_have_new wins on a simultaneous cycle.
        if (dec_frame_done) begin
            fb_ready_idx <= fb_wr_idx;
            fb_wr_idx    <= fb_free_idx;   // != fb_next_disp by construction
            // Publish the in-flight frame too: its fetch only started because vid_target reached it.
            fb_have_new  <= 1'b1;
            fb_wr_stale  <= 1'b0;
            // bank post-seek frames (a stale one does not count toward priming)
            if (fb_seek_hold && !fb_wr_stale && fb_prime_cnt < SEEK_PRIME) begin
                fb_prime_cnt <= fb_prime_cnt + 3'd1;
                // First post-seek frame: close the time-gated tail window so the hold holds.
                fb_tail_adopt <= 2'd0;
            end
        end
        // SEEK-HOLD: run the safety timer and release once primed (or on timeout)
        if (fb_seek_hold) begin
            if (fb_seek_tmr < fb_seek_tmo)   fb_seek_tmr  <= fb_seek_tmr + 28'd1;
            if (fb_buffered && !fb_dly_done) fb_dly_cnt   <= fb_dly_cnt + 28'd1;
            if (fb_seek_release)             fb_seek_hold <= 1'b0;
        end
        // Drop an orphaned stale tag: the post-seek fetch can kill the tagged decode before it
        // completes, which would otherwise block priming until the 1.0 s timeout.
        if (fb_seek_hold && fb_wr_stale && dec_reset_rise && !dec_frame_done)
            fb_wr_stale <= 1'b0;
        if (fb_seek_edge) begin
            // Keep the queued frame: it finished decoding and was waiting for a vblank, so it is
            // real content of the segment that just ended.
            fb_tail_adopt <= 2'd2;
            fb_wr_stale  <= ~dec_idle | dec_reset_w;   // tag anything IN FLIGHT: fetching or decoding
            fb_seek_hold <= 1'b1;
            fb_prime_cnt <= 3'd0;
            fb_dly_cnt   <= 28'd0;
            if (!fb_seek_hold) fb_seek_tmr <= 28'd0;
        end
    end
end

wire [26:0] fb_wr_base = !TRIPLE_BUF          ? FB_BUF0_HW :
                         (fb_wr_idx   == 2'd0) ? FB_BUF0_HW :
                         (fb_wr_idx   == 2'd1) ? FB_BUF1_HW : FB_BUF2_HW;
wire [26:0] fb_rd_base = !TRIPLE_BUF          ? FB_BUF0_HW :
                         (fb_disp_idx == 2'd0) ? FB_BUF0_HW :
                         (fb_disp_idx == 2'd1) ? FB_BUF1_HW : FB_BUF2_HW;

// Geometry passed explicitly -- CLEAR_ROWS especially, or only part of each buffer is cleared.
fb_writer #(
    .STRIDE_HW (FB_COLS_HW),
    .FB_COLS   (FB_COLS_HW),
    .FB_ROWS   (FB_ROWS_HW),
    .CLEAR_ROWS(FB_ROWS_HW),
    .COALESCE  (1'b0)   // write-coalesce accumulator is the suspect for the green-dot corruption; disabled pending fix
) fb_wr (
    .clk(CLK_CORE), .reset(reset),
    .px_we(dec_px_we), .px_x(dec_px_x), .px_y(dec_px_y),
    .px_r(dec_px_r), .px_g(dec_px_g), .px_b(dec_px_b),
    .px_ready(dec_px_ready),
    .fill_idle(rr_fill_idle),       // yield DDR while the raster reader fetches (delete on revert)
    .base_hw(fb_wr_base),
    .wraddr(fb_wraddr), .din(fb_din),
    .din64(fb_din64), .be64(fb_be64),
    .we_req(fb_we_req), .we_ack(fb_we_ack)
);

ddram ddram_fb (
    .DDRAM_CLK(CLK_CORE),
    .DDRAM_BUSY(DDRAM_BUSY),
    .DDRAM_BURSTCNT(DDRAM_BURSTCNT),
    .DDRAM_ADDR(DDRAM_ADDR),
    .DDRAM_DOUT(DDRAM_DOUT),
    .DDRAM_DOUT_READY(DDRAM_DOUT_READY),
    .DDRAM_RD(DDRAM_RD),
    .DDRAM_DIN(DDRAM_DIN),
    .DDRAM_BE(DDRAM_BE),
    .DDRAM_WE(DDRAM_WE),
    // write port (fb_writer)
    .wraddr(fb_wraddr), .din(fb_din),
    .din64(fb_din64), .be64(fb_be64),
    .we_req(fb_we_req), .we_ack(fb_we_ack),
    // rom read/write port — Dragon's Lair II main RAM (ddram_byte_port).
    // Unused by every other game; ddram.sv itself is unmodified.
    .rdaddr(d2_mem_addr), .dout(d2_mem_dout), .rom_din(d2_mem_din), .rom_be(d2_mem_be),
    .rom_we(d2_mem_we), .rom_req(d2_mem_req), .rom_ack(d2_mem_ack),
    // second read port — raster reader (DDR framebuffer -> video)
    .rdaddr2(rr_rdaddr2), .dout2(rr_dout2), .dout2_64(rr_dout2_64),
    .rd_req2(rr_rd_req2), .rd_ack2(rr_rd_ack2)
);

// Read the framebuffer back in scan order, then composite the LED band over it.
fb_raster_reader #(
    .H_ACT      (FB_COLS_HW),
    .V_ACT      (FB_ROWS_HW),
    .STRIDE     (FB_COLS_HW),
    .V_BAND     (BAND_H),
    // CE_DIV_LOG2 is the bandwidth dial: too fast and the reader cannot fetch a whole line in one
    // line-time (bottom of the picture cuts off); too slow drops below the content frame rate.
    .CE_DIV_LOG2(3'd3),

    // ---- video timing ----
    // ONE display refresh per film frame: any other ratio alternates one and two refreshes and the
    // picture visibly lurches.  V_BP is the knob, and the display must stay just FASTER than the
    // film tick -- slower silently DROPS a frame per beat, faster only repeats one.
    .V_BP       (16'd212)
) rr (
    .clk(CLK_CORE), .reset(reset),
    .frame_base_hw(fb_rd_base),             // was hardcoded 27'd0, see fb_buf_sel above
    .v_band(band_h_w),                      // 0 = LED bar off, video takes the band's rows
    .crt(crt_mode),
    .flip(flip),
    .rdaddr2(rr_rdaddr2), .dout2(rr_dout2), .dout2_64(rr_dout2_64),
    .rd_req2(rr_rd_req2), .rd_ack2(rr_rd_ack2),
    .fill_idle(rr_fill_idle),               // (delete on revert)
    .ce_pix(rr_ce_pix),
    .hsync(rr_hs), .vsync(rr_vs), .hblank(rr_hblank), .vblank(rr_vblank),
    .hpos(rr_hpos), .vpos(rr_vpos), .v_band_act(rr_band_act),
    .vid_r(rr_r), .vid_g(rr_g), .vid_b(rr_b)
);

// X_START centres the 33-slot band; X_START_SKILL centres Space Ace's 39-slot version.
// DL2's on-screen text. The board has NO video hardware -- title, credits,
// "insert coin" and the whole operator menu are LDP-1450 overlay text, so this
// is the only way any of it is visible.
//
// org_* converts the player's placement bytes into the 320x240 space every
// Daphne overlay in this core uses. The multipliers are Daphne's (3.3 / 3.8,
// as x422>>7 and x486>>7) and are its own hand-tuning, NOT a documented
// coordinate system -- CALIBRATE against Screenshots/1-4 rather than trusting
// them. They are localparams precisely so that is a one-line change.
localparam [15:0] TXT_XM = 16'd422, TXT_XSUB = 16'd19;   // x3.297, then -19
// -10 is Daphne's; the other -10 is the LED band. Removing the band for DL2
// moved the picture up BAND_H(20) raster rows = 10 units of 320-space, and the
// band term in ovl_sy CANNOT cover it: DL2's band is permanently off, so that
// subtraction is identically zero here. It only helps a game that keeps its band.
localparam [15:0] TXT_YM = 16'd486, TXT_YSUB = 16'd20;   // x3.797, -10 Daphne, -10 band
wire [23:0] d2_org_xm = {16'd0, d2_txt_x} * TXT_XM;
wire [23:0] d2_org_ym = {16'd0, d2_txt_y} * TXT_YM;
wire [15:0] d2_org_xs = d2_org_xm[23:7];
wire [15:0] d2_org_ys = d2_org_ym[23:7];
wire  [8:0] d2_org_x  = (d2_org_xs > TXT_XSUB) ? d2_org_xs[8:0] - TXT_XSUB[8:0] : 9'd0;
wire  [8:0] d2_org_y  = (d2_org_ys > TXT_YSUB) ? d2_org_ys[8:0] - TXT_YSUB[8:0] : 9'd0;
text_overlay #(.FONT_HEX("rtl/video/ldp1450_font.hex")) dl2_text (
    .clk(CLK_CORE),
    .sx(ovl_sx), .sy(ovl_sy),
    .wr(d2_txt_we), .wr_line(d2_txt_line), .wr_col(d2_txt_col), .wr_glyph(d2_txt_glyph),
    .org_x(d2_org_x), .org_y(d2_org_y),
    .enable(is_dl2 & d2_txt_on),
    .lit(d2_txt_lit)
);

led_band #(.X_START(16'd58), .SCALE_LOG2(2'd1), .X_START_SKILL(16'd22)) led_band_i (
    .hc(rr_hpos), .vc(rr_vpos), .crt_240p(crt_mode),
    .led_digits(led_digits_flat),   // real score/lives, restored
    .skill_en(is_spaceace),         // MRA mod byte, SA only
    .skill(skill_level),
    .tq_mode(is_thayers),
    .seg_lit(led_lit)
);

endmodule
