
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns max 0.00

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns max 0.00

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack max 3.95

==========================================================================
finish report_clock_min_period
--------------------------------------------------------------------------
core_clock period_min = 1.05 fmax = 949.00

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.00 source latency parallel_out[1]$_DFFE_PN0P_/CLK ^
  -0.00 target latency parallel_out[1]$_DFFE_PN0P_/CLK ^
   0.00 CRPR
--------------
   0.00 setup skew


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: parallel_out[1]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ input6/A (sky130_fd_sc_hd__clkdlybuf4s50_1)
     1    0.01    0.07    0.47    0.67 ^ input6/X (sky130_fd_sc_hd__clkdlybuf4s50_1)
                                         net5 (net)
                  0.07    0.00    0.67 ^ parallel_out[1]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  0.67   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.00    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ parallel_out[1]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    0.00   clock reconvergence pessimism
                          0.31    0.31   library removal time
                                  0.31   data required time
-----------------------------------------------------------------------------
                                  0.31   data required time
                                 -0.67   data arrival time
-----------------------------------------------------------------------------
                                  0.35   slack (MET)


Startpoint: parallel_out[1]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: parallel_out[1]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.00    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ parallel_out[1]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
     5    0.01    0.14    0.38    0.38 ^ parallel_out[1]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
                                         net9 (net)
                  0.14    0.00    0.38 ^ _02_/A (sky130_fd_sc_hd__or2_1)
     1    0.00    0.03    0.12    0.49 ^ _02_/X (sky130_fd_sc_hd__or2_1)
                                         _00_ (net)
                  0.03    0.00    0.49 ^ parallel_out[1]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
                                  0.49   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.00    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ parallel_out[1]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    0.00   clock reconvergence pessimism
                         -0.04   -0.04   library hold time
                                 -0.04   data required time
-----------------------------------------------------------------------------
                                 -0.04   data required time
                                 -0.49   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: parallel_out[1]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ input6/A (sky130_fd_sc_hd__clkdlybuf4s50_1)
     1    0.01    0.07    0.47    0.67 ^ input6/X (sky130_fd_sc_hd__clkdlybuf4s50_1)
                                         net5 (net)
                  0.07    0.00    0.67 ^ parallel_out[1]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  0.67   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.00    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ parallel_out[1]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    5.00   clock reconvergence pessimism
                          0.21    5.21   library recovery time
                                  5.21   data required time
-----------------------------------------------------------------------------
                                  5.21   data required time
                                 -0.67   data arrival time
-----------------------------------------------------------------------------
                                  4.54   slack (MET)


Startpoint: parallel_out[1]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: parallel_out[6] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.00    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ parallel_out[1]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
     5    0.01    0.14    0.38    0.38 ^ parallel_out[1]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
                                         net9 (net)
                  0.14    0.00    0.38 ^ output10/A (sky130_fd_sc_hd__clkdlybuf4s50_1)
     1    0.00    0.03    0.48    0.85 ^ output10/X (sky130_fd_sc_hd__clkdlybuf4s50_1)
                                         parallel_out[6] (net)
                  0.03    0.00    0.85 ^ parallel_out[6] (out)
                                  0.85   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock network delay (propagated)
                          0.00    5.00   clock reconvergence pessimism
                         -0.20    4.80   output external delay
                                  4.80   data required time
-----------------------------------------------------------------------------
                                  4.80   data required time
                                 -0.85   data arrival time
-----------------------------------------------------------------------------
                                  3.95   slack (MET)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: parallel_out[1]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ input6/A (sky130_fd_sc_hd__clkdlybuf4s50_1)
     1    0.01    0.07    0.47    0.67 ^ input6/X (sky130_fd_sc_hd__clkdlybuf4s50_1)
                                         net5 (net)
                  0.07    0.00    0.67 ^ parallel_out[1]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  0.67   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.00    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ parallel_out[1]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    5.00   clock reconvergence pessimism
                          0.21    5.21   library recovery time
                                  5.21   data required time
-----------------------------------------------------------------------------
                                  5.21   data required time
                                 -0.67   data arrival time
-----------------------------------------------------------------------------
                                  4.54   slack (MET)


Startpoint: parallel_out[1]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: parallel_out[6] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.00    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ parallel_out[1]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
     5    0.01    0.14    0.38    0.38 ^ parallel_out[1]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
                                         net9 (net)
                  0.14    0.00    0.38 ^ output10/A (sky130_fd_sc_hd__clkdlybuf4s50_1)
     1    0.00    0.03    0.48    0.85 ^ output10/X (sky130_fd_sc_hd__clkdlybuf4s50_1)
                                         parallel_out[6] (net)
                  0.03    0.00    0.85 ^ parallel_out[6] (out)
                                  0.85   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock network delay (propagated)
                          0.00    5.00   clock reconvergence pessimism
                         -0.20    4.80   output external delay
                                  4.80   data required time
-----------------------------------------------------------------------------
                                  4.80   data required time
                                 -0.85   data arrival time
-----------------------------------------------------------------------------
                                  3.95   slack (MET)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
1.3609344959259033

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
1.5

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.9073

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
0.15155991911888123

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
0.15656499564647675

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9680

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: parallel_out[1]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: parallel_out[1]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.00    0.00 ^ parallel_out[1]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.39    0.39 v parallel_out[1]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
   0.23    0.62 v _02_/X (sky130_fd_sc_hd__or2_1)
   0.00    0.62 v parallel_out[1]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
           0.62   data arrival time

   5.00    5.00   clock core_clock (rise edge)
   0.00    5.00   clock source latency
   0.00    5.00 ^ clk (in)
   0.00    5.00 ^ parallel_out[1]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.00    5.00   clock reconvergence pessimism
  -0.12    4.88   library setup time
           4.88   data required time
---------------------------------------------------------
           4.88   data required time
          -0.62   data arrival time
---------------------------------------------------------
           4.25   slack (MET)



==========================================================================
finish report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: parallel_out[1]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: parallel_out[1]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.00    0.00 ^ parallel_out[1]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.38    0.38 ^ parallel_out[1]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
   0.12    0.49 ^ _02_/X (sky130_fd_sc_hd__or2_1)
   0.00    0.49 ^ parallel_out[1]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
           0.49   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.00    0.00 ^ parallel_out[1]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.00    0.00   clock reconvergence pessimism
  -0.04   -0.04   library hold time
          -0.04   data required time
---------------------------------------------------------
          -0.04   data required time
          -0.49   data arrival time
---------------------------------------------------------
           0.53   slack (MET)



==========================================================================
finish critical path target clock latency max path
--------------------------------------------------------------------------
0.0001

==========================================================================
finish critical path target clock latency min path
--------------------------------------------------------------------------
0.0001

==========================================================================
finish critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
0.8537

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
3.9463

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
462.258405

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             8.24e-06   4.34e-17   8.75e-12   8.24e-06  84.0%
Combinational          1.35e-06   2.19e-07   3.90e-11   1.57e-06  16.0%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  9.59e-06   2.19e-07   4.78e-11   9.81e-06 100.0%
                          97.8%       2.2%       0.0%
