digraph "CFG for '_Z8calc_lutPiS_ii' function" {
	label="CFG for '_Z8calc_lutPiS_ii' function";

	Node0x4b81430 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#d4dbe670",label="{%4:\l  %5 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %6 = zext i32 %5 to i64\l  %7 = getelementptr inbounds i32, i32 addrspace(1)* %1, i64 %6\l  %8 = load i32, i32 addrspace(1)* %7, align 4, !tbaa !5, !amdgpu.noclobber !9\l  %9 = getelementptr inbounds [256 x i32], [256 x i32] addrspace(3)*\l... @_ZZ8calc_lutPiS_iiE11shared_hist, i32 0, i32 %5\l  store i32 %8, i32 addrspace(3)* %9, align 4, !tbaa !5\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  br label %14\l}"];
	Node0x4b81430 -> Node0x4b83920;
	Node0x4b839e0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#d4dbe670",label="{%10:\l10:                                               \l  %11 = icmp eq i32 %5, 0\l  br i1 %11, label %12, label %36\l|{<s0>T|<s1>F}}"];
	Node0x4b839e0:s0 -> Node0x4b83b00;
	Node0x4b839e0:s1 -> Node0x4b83b50;
	Node0x4b83b00 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#a7c5fe70",label="{%12:\l12:                                               \l  %13 = load i32, i32 addrspace(3)* %9, align 4, !tbaa !5\l  br label %20\l}"];
	Node0x4b83b00 -> Node0x4b83d00;
	Node0x4b83920 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%14:\l14:                                               \l  %15 = phi i32 [ 0, %4 ], [ %16, %14 ]\l  %16 = add nuw nsw i32 %15, 1\l  %17 = getelementptr inbounds [256 x i32], [256 x i32] addrspace(3)*\l... @_ZZ8calc_lutPiS_iiE11shared_hist, i32 0, i32 %15\l  %18 = load i32, i32 addrspace(3)* %17, align 4, !tbaa !5\l  %19 = icmp eq i32 %18, 0\l  br i1 %19, label %14, label %10, !llvm.loop !10\l|{<s0>T|<s1>F}}"];
	Node0x4b83920:s0 -> Node0x4b83920;
	Node0x4b83920:s1 -> Node0x4b839e0;
	Node0x4b83d00 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#d4dbe670",label="{%20:\l20:                                               \l  %21 = phi i32 [ %13, %12 ], [ %42, %36 ]\l  %22 = sub nsw i32 %2, %18\l  %23 = getelementptr inbounds [256 x i32], [256 x i32] addrspace(3)*\l... @_ZZ8calc_lutPiS_iiE3cdf, i32 0, i32 %5\l  store i32 %21, i32 addrspace(3)* %23, align 4, !tbaa !5\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %24 = load i32, i32 addrspace(3)* %23, align 4, !tbaa !5\l  %25 = sitofp i32 %24 to float\l  %26 = sitofp i32 %18 to float\l  %27 = fsub contract float %25, %26\l  %28 = fmul contract float %27, 2.550000e+02\l  %29 = sitofp i32 %22 to float\l  %30 = fdiv contract float %28, %29\l  %31 = fpext float %30 to double\l  %32 = fadd contract double %31, 5.000000e-01\l  %33 = fptosi double %32 to i32\l  %34 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %6\l  %35 = tail call i32 @llvm.smax.i32(i32 %33, i32 0)\l  store i32 %35, i32 addrspace(1)* %34, align 4\l  ret void\l}"];
	Node0x4b83b50 [shape=record,color="#b70d28ff", style=filled, fillcolor="#d0473d70",label="{%36:\l36:                                               \l  %37 = phi i32 [ %43, %36 ], [ 1, %10 ]\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %38 = sub i32 %5, %37\l  %39 = getelementptr inbounds [256 x i32], [256 x i32] addrspace(3)*\l... @_ZZ8calc_lutPiS_iiE11shared_hist, i32 0, i32 %38\l  %40 = load i32, i32 addrspace(3)* %39, align 4, !tbaa !5\l  %41 = load i32, i32 addrspace(3)* %9, align 4, !tbaa !5\l  %42 = add nsw i32 %41, %40\l  store i32 %42, i32 addrspace(3)* %9, align 4, !tbaa !5\l  %43 = shl nuw nsw i32 %37, 1\l  %44 = icmp ult i32 %5, %43\l  br i1 %44, label %20, label %36, !llvm.loop !12\l|{<s0>T|<s1>F}}"];
	Node0x4b83b50:s0 -> Node0x4b83d00;
	Node0x4b83b50:s1 -> Node0x4b83b50;
}
