============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.10-p001_1
  Generated on:           Nov 28 2024  10:37:50 pm
  Module:                 UART
  Technology library:     slow_vdd1v0 1.0
  Operating conditions:   PVT_0P9V_125C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

          Pin                   Type       Fanout Load Slew Delay Arrival   
                                                  (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------
(clock RX_CLK)                launch                                    0 R 
(constraint.sdc_line_32)      ext delay                     +1000    1000 R 
RX_IN_S                       in port           6  1.4  100    +0    1000 R 
U0_UART_RX/RX_IN 
  U0_uart_fsm/S_DATA 
    g1258__3680/D                                              +0    1000   
    g1258__3680/Y             OR4X1             3  0.8   33  +120    1120 R 
    g2/C                                                       +0    1120   
    g2/Y                      NAND3BXL          6  1.2  259  +182    1302 F 
  U0_uart_fsm/dat_samp_en 
  U0_data_sampling/Enable 
    g2__6131/AN                                                +0    1302   
    g2__6131/Y                NOR4BX1           2  0.6   56  +185    1486 F 
    g1453__5122/B0                                             +0    1486   
    g1453__5122/Y             OAI211X1          1  0.2   68   +52    1538 R 
    g1450__1617/A2                                             +0    1538   
    g1450__1617/Y             AOI33XL           1  0.3  241  +225    1763 F 
    g1449/A                                                    +0    1763   
    g1449/Y                   INVX1             1  0.3   54  +148    1912 R 
    Samples_reg[1]/D     <<<  DFFRHQX1                         +0    1912   
    Samples_reg[1]/CK         setup                     100  +107    2019 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock RX_CLK)                capture                                2500 R 
                              uncertainty                     -10    2490 R 
----------------------------------------------------------------------------
Cost Group   : 'RX_CLK' (path_group 'RX_CLK')
Timing slack :     471ps 
Start-point  : RX_IN_S
End-point    : U0_UART_RX/U0_data_sampling/Samples_reg[1]/D

