$date
	Mon Oct 15 15:00:02 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module t_decoder $end
$var wire 16 ! out [15:0] $end
$var reg 1 " enable $end
$var reg 4 # in [3:0] $end
$scope module D $end
$var wire 1 " enable $end
$var wire 4 $ in [3:0] $end
$var reg 16 % out [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 %
bx $
bx #
0"
b0 !
$end
#50
b0 #
b0 $
#100
b1 #
b1 $
#150
b10 #
b10 $
#200
b11 #
b11 $
#250
b100 #
b100 $
#300
b101 #
b101 $
#350
b110 #
b110 $
#400
b111 #
b111 $
#450
b1000 #
b1000 $
#500
b1001 #
b1001 $
#550
b1010 #
b1010 $
#600
b1011 #
b1011 $
#650
b1100 #
b1100 $
#700
b1101 #
b1101 $
#750
b1110 #
b1110 $
#800
b1111 #
b1111 $
#850
b1000000000000000 !
b1000000000000000 %
1"
#900
b1 !
b1 %
b0 #
b0 $
#950
b10 !
b10 %
b1 #
b1 $
#1000
b100 !
b100 %
b10 #
b10 $
#1050
b1000 !
b1000 %
b11 #
b11 $
#1100
b10000 !
b10000 %
b100 #
b100 $
#1150
b100000 !
b100000 %
b101 #
b101 $
#1200
b1000000 !
b1000000 %
b110 #
b110 $
#1250
b10000000 !
b10000000 %
b111 #
b111 $
#1300
b100000000 !
b100000000 %
b1000 #
b1000 $
#1350
b1000000000 !
b1000000000 %
b1001 #
b1001 $
#1400
b10000000000 !
b10000000000 %
b1010 #
b1010 $
#1450
b100000000000 !
b100000000000 %
b1011 #
b1011 $
#1500
b1000000000000 !
b1000000000000 %
b1100 #
b1100 $
#1550
b10000000000000 !
b10000000000000 %
b1101 #
b1101 $
#1600
b100000000000000 !
b100000000000000 %
b1110 #
b1110 $
#1650
b1000000000000000 !
b1000000000000000 %
b1111 #
b1111 $
#2000
