<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Pio Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="riot-logo.png"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">DecaRange RTLS ARM Application</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">Pio Struct Reference<div class="ingroups"><a class="el" href="group__cpu__sam3x8e__definitions.html">SAM3X8E definitions</a> &raquo; <a class="el" href="group___s_a_m3_x8_e__cmsis.html">CMSIS Definitions</a> &raquo; <a class="el" href="group___s_a_m3_x_a___p_i_o.html">Parallel Input/Output Controller</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p><a class="el" href="struct_pio.html" title="Pio hardware registers. ">Pio</a> hardware registers.  
 <a href="struct_pio.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="component__pio_8h_source.html">component_pio.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:af92c1fabd6dee937eb121874feb4a93c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.html#af92c1fabd6dee937eb121874feb4a93c">PIO_PER</a></td></tr>
<tr class="memdesc:af92c1fabd6dee937eb121874feb4a93c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pio.html" title="Pio hardware registers. ">Pio</a> Offset: 0x0000) PIO Enable Register  <a href="#af92c1fabd6dee937eb121874feb4a93c">More...</a><br /></td></tr>
<tr class="separator:af92c1fabd6dee937eb121874feb4a93c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c6a3d9614c02942c1ed9de7f0d5265b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.html#a5c6a3d9614c02942c1ed9de7f0d5265b">PIO_PDR</a></td></tr>
<tr class="memdesc:a5c6a3d9614c02942c1ed9de7f0d5265b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pio.html" title="Pio hardware registers. ">Pio</a> Offset: 0x0004) PIO Disable Register  <a href="#a5c6a3d9614c02942c1ed9de7f0d5265b">More...</a><br /></td></tr>
<tr class="separator:a5c6a3d9614c02942c1ed9de7f0d5265b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8119812257df8d6e61077c4a8a547023"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.html#a8119812257df8d6e61077c4a8a547023">PIO_PSR</a></td></tr>
<tr class="memdesc:a8119812257df8d6e61077c4a8a547023"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pio.html" title="Pio hardware registers. ">Pio</a> Offset: 0x0008) PIO Status Register  <a href="#a8119812257df8d6e61077c4a8a547023">More...</a><br /></td></tr>
<tr class="separator:a8119812257df8d6e61077c4a8a547023"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4564f937e1c95d38b3a97bb289015cf5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.html#a4564f937e1c95d38b3a97bb289015cf5">Reserved1</a> [1]</td></tr>
<tr class="separator:a4564f937e1c95d38b3a97bb289015cf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51ddcfc65148a7e6d89dde5b5301db00"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.html#a51ddcfc65148a7e6d89dde5b5301db00">PIO_OER</a></td></tr>
<tr class="memdesc:a51ddcfc65148a7e6d89dde5b5301db00"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pio.html" title="Pio hardware registers. ">Pio</a> Offset: 0x0010) Output Enable Register  <a href="#a51ddcfc65148a7e6d89dde5b5301db00">More...</a><br /></td></tr>
<tr class="separator:a51ddcfc65148a7e6d89dde5b5301db00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5025283bddf9346ae809ff6535b98a8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.html#ae5025283bddf9346ae809ff6535b98a8">PIO_ODR</a></td></tr>
<tr class="memdesc:ae5025283bddf9346ae809ff6535b98a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pio.html" title="Pio hardware registers. ">Pio</a> Offset: 0x0014) Output Disable Register  <a href="#ae5025283bddf9346ae809ff6535b98a8">More...</a><br /></td></tr>
<tr class="separator:ae5025283bddf9346ae809ff6535b98a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f7c9dc61333b0d4b23d30150a307749"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.html#a8f7c9dc61333b0d4b23d30150a307749">PIO_OSR</a></td></tr>
<tr class="memdesc:a8f7c9dc61333b0d4b23d30150a307749"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pio.html" title="Pio hardware registers. ">Pio</a> Offset: 0x0018) Output Status Register  <a href="#a8f7c9dc61333b0d4b23d30150a307749">More...</a><br /></td></tr>
<tr class="separator:a8f7c9dc61333b0d4b23d30150a307749"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50663b9bd8cd286acdcf7c422caa0f8d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.html#a50663b9bd8cd286acdcf7c422caa0f8d">Reserved2</a> [1]</td></tr>
<tr class="separator:a50663b9bd8cd286acdcf7c422caa0f8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:addd0f71b875b6d5605519a4bddfc2b88"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.html#addd0f71b875b6d5605519a4bddfc2b88">PIO_IFER</a></td></tr>
<tr class="memdesc:addd0f71b875b6d5605519a4bddfc2b88"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pio.html" title="Pio hardware registers. ">Pio</a> Offset: 0x0020) Glitch Input Filter Enable Register  <a href="#addd0f71b875b6d5605519a4bddfc2b88">More...</a><br /></td></tr>
<tr class="separator:addd0f71b875b6d5605519a4bddfc2b88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e49da236ad090aca636dc1c9f692e13"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.html#a9e49da236ad090aca636dc1c9f692e13">PIO_IFDR</a></td></tr>
<tr class="memdesc:a9e49da236ad090aca636dc1c9f692e13"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pio.html" title="Pio hardware registers. ">Pio</a> Offset: 0x0024) Glitch Input Filter Disable Register  <a href="#a9e49da236ad090aca636dc1c9f692e13">More...</a><br /></td></tr>
<tr class="separator:a9e49da236ad090aca636dc1c9f692e13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af66a3036ca0057e4f6bd55faab0f01e9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.html#af66a3036ca0057e4f6bd55faab0f01e9">PIO_IFSR</a></td></tr>
<tr class="memdesc:af66a3036ca0057e4f6bd55faab0f01e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pio.html" title="Pio hardware registers. ">Pio</a> Offset: 0x0028) Glitch Input Filter Status Register  <a href="#af66a3036ca0057e4f6bd55faab0f01e9">More...</a><br /></td></tr>
<tr class="separator:af66a3036ca0057e4f6bd55faab0f01e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2445e73737653258cdced99b4bbff359"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.html#a2445e73737653258cdced99b4bbff359">Reserved3</a> [1]</td></tr>
<tr class="separator:a2445e73737653258cdced99b4bbff359"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a046c894bd5deac5e434e1a485aabc03d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.html#a046c894bd5deac5e434e1a485aabc03d">PIO_SODR</a></td></tr>
<tr class="memdesc:a046c894bd5deac5e434e1a485aabc03d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pio.html" title="Pio hardware registers. ">Pio</a> Offset: 0x0030) Set Output Data Register  <a href="#a046c894bd5deac5e434e1a485aabc03d">More...</a><br /></td></tr>
<tr class="separator:a046c894bd5deac5e434e1a485aabc03d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea5218b14504118afb0523ef66b78b95"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.html#aea5218b14504118afb0523ef66b78b95">PIO_CODR</a></td></tr>
<tr class="memdesc:aea5218b14504118afb0523ef66b78b95"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pio.html" title="Pio hardware registers. ">Pio</a> Offset: 0x0034) Clear Output Data Register  <a href="#aea5218b14504118afb0523ef66b78b95">More...</a><br /></td></tr>
<tr class="separator:aea5218b14504118afb0523ef66b78b95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a157247e10e480f9566790e64c503fc28"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.html#a157247e10e480f9566790e64c503fc28">PIO_ODSR</a></td></tr>
<tr class="memdesc:a157247e10e480f9566790e64c503fc28"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pio.html" title="Pio hardware registers. ">Pio</a> Offset: 0x0038) Output Data Status Register  <a href="#a157247e10e480f9566790e64c503fc28">More...</a><br /></td></tr>
<tr class="separator:a157247e10e480f9566790e64c503fc28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae19a1b199053165e89b1c895833f8d49"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.html#ae19a1b199053165e89b1c895833f8d49">PIO_PDSR</a></td></tr>
<tr class="memdesc:ae19a1b199053165e89b1c895833f8d49"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pio.html" title="Pio hardware registers. ">Pio</a> Offset: 0x003C) Pin Data Status Register  <a href="#ae19a1b199053165e89b1c895833f8d49">More...</a><br /></td></tr>
<tr class="separator:ae19a1b199053165e89b1c895833f8d49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6bb3c06418dd3920ee16c862eced0162"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.html#a6bb3c06418dd3920ee16c862eced0162">PIO_IER</a></td></tr>
<tr class="memdesc:a6bb3c06418dd3920ee16c862eced0162"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pio.html" title="Pio hardware registers. ">Pio</a> Offset: 0x0040) Interrupt Enable Register  <a href="#a6bb3c06418dd3920ee16c862eced0162">More...</a><br /></td></tr>
<tr class="separator:a6bb3c06418dd3920ee16c862eced0162"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b621b6b4441135a758d21ebd0833dc5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.html#a5b621b6b4441135a758d21ebd0833dc5">PIO_IDR</a></td></tr>
<tr class="memdesc:a5b621b6b4441135a758d21ebd0833dc5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pio.html" title="Pio hardware registers. ">Pio</a> Offset: 0x0044) Interrupt Disable Register  <a href="#a5b621b6b4441135a758d21ebd0833dc5">More...</a><br /></td></tr>
<tr class="separator:a5b621b6b4441135a758d21ebd0833dc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7fdfc501f1fd557c0c530894e07d96cc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.html#a7fdfc501f1fd557c0c530894e07d96cc">PIO_IMR</a></td></tr>
<tr class="memdesc:a7fdfc501f1fd557c0c530894e07d96cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pio.html" title="Pio hardware registers. ">Pio</a> Offset: 0x0048) Interrupt Mask Register  <a href="#a7fdfc501f1fd557c0c530894e07d96cc">More...</a><br /></td></tr>
<tr class="separator:a7fdfc501f1fd557c0c530894e07d96cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80fb58e1c291d48cd98f0c47e3af6e5d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.html#a80fb58e1c291d48cd98f0c47e3af6e5d">PIO_ISR</a></td></tr>
<tr class="memdesc:a80fb58e1c291d48cd98f0c47e3af6e5d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pio.html" title="Pio hardware registers. ">Pio</a> Offset: 0x004C) Interrupt Status Register  <a href="#a80fb58e1c291d48cd98f0c47e3af6e5d">More...</a><br /></td></tr>
<tr class="separator:a80fb58e1c291d48cd98f0c47e3af6e5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace68c9e987a3994a2c3b95c49ebab1c4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.html#ace68c9e987a3994a2c3b95c49ebab1c4">PIO_MDER</a></td></tr>
<tr class="memdesc:ace68c9e987a3994a2c3b95c49ebab1c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pio.html" title="Pio hardware registers. ">Pio</a> Offset: 0x0050) Multi-driver Enable Register  <a href="#ace68c9e987a3994a2c3b95c49ebab1c4">More...</a><br /></td></tr>
<tr class="separator:ace68c9e987a3994a2c3b95c49ebab1c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a18bfb20db66afd993970a5f1e5cf9b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.html#a9a18bfb20db66afd993970a5f1e5cf9b">PIO_MDDR</a></td></tr>
<tr class="memdesc:a9a18bfb20db66afd993970a5f1e5cf9b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pio.html" title="Pio hardware registers. ">Pio</a> Offset: 0x0054) Multi-driver Disable Register  <a href="#a9a18bfb20db66afd993970a5f1e5cf9b">More...</a><br /></td></tr>
<tr class="separator:a9a18bfb20db66afd993970a5f1e5cf9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad951e93834954627f30490c402015ab9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.html#ad951e93834954627f30490c402015ab9">PIO_MDSR</a></td></tr>
<tr class="memdesc:ad951e93834954627f30490c402015ab9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pio.html" title="Pio hardware registers. ">Pio</a> Offset: 0x0058) Multi-driver Status Register  <a href="#ad951e93834954627f30490c402015ab9">More...</a><br /></td></tr>
<tr class="separator:ad951e93834954627f30490c402015ab9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8279ecb965bce452273f2896198c959"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.html#aa8279ecb965bce452273f2896198c959">Reserved4</a> [1]</td></tr>
<tr class="separator:aa8279ecb965bce452273f2896198c959"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aace348ddec7b659e480e5bbf293be0dc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.html#aace348ddec7b659e480e5bbf293be0dc">PIO_PUDR</a></td></tr>
<tr class="memdesc:aace348ddec7b659e480e5bbf293be0dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pio.html" title="Pio hardware registers. ">Pio</a> Offset: 0x0060) Pull-up Disable Register  <a href="#aace348ddec7b659e480e5bbf293be0dc">More...</a><br /></td></tr>
<tr class="separator:aace348ddec7b659e480e5bbf293be0dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8977e620f089fcb25828467b031ecf61"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.html#a8977e620f089fcb25828467b031ecf61">PIO_PUER</a></td></tr>
<tr class="memdesc:a8977e620f089fcb25828467b031ecf61"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pio.html" title="Pio hardware registers. ">Pio</a> Offset: 0x0064) Pull-up Enable Register  <a href="#a8977e620f089fcb25828467b031ecf61">More...</a><br /></td></tr>
<tr class="separator:a8977e620f089fcb25828467b031ecf61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d803c50c0f7f3c05f74eb4816114729"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.html#a0d803c50c0f7f3c05f74eb4816114729">PIO_PUSR</a></td></tr>
<tr class="memdesc:a0d803c50c0f7f3c05f74eb4816114729"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pio.html" title="Pio hardware registers. ">Pio</a> Offset: 0x0068) Pad Pull-up Status Register  <a href="#a0d803c50c0f7f3c05f74eb4816114729">More...</a><br /></td></tr>
<tr class="separator:a0d803c50c0f7f3c05f74eb4816114729"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e64321db20ea7082ff9d7d3876c0a2f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.html#a3e64321db20ea7082ff9d7d3876c0a2f">Reserved5</a> [1]</td></tr>
<tr class="separator:a3e64321db20ea7082ff9d7d3876c0a2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a855a53b2351d8949f69b298c6055396d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.html#a855a53b2351d8949f69b298c6055396d">PIO_ABSR</a></td></tr>
<tr class="memdesc:a855a53b2351d8949f69b298c6055396d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pio.html" title="Pio hardware registers. ">Pio</a> Offset: 0x0070) Peripheral AB Select Register  <a href="#a855a53b2351d8949f69b298c6055396d">More...</a><br /></td></tr>
<tr class="separator:a855a53b2351d8949f69b298c6055396d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6a53ac1c2448bf23af98d174af5450c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.html#ae6a53ac1c2448bf23af98d174af5450c">Reserved6</a> [3]</td></tr>
<tr class="separator:ae6a53ac1c2448bf23af98d174af5450c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f4a16829e84b04f1959111077a0eb0c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.html#a9f4a16829e84b04f1959111077a0eb0c">PIO_SCIFSR</a></td></tr>
<tr class="memdesc:a9f4a16829e84b04f1959111077a0eb0c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pio.html" title="Pio hardware registers. ">Pio</a> Offset: 0x0080) System Clock Glitch Input Filter Select Register  <a href="#a9f4a16829e84b04f1959111077a0eb0c">More...</a><br /></td></tr>
<tr class="separator:a9f4a16829e84b04f1959111077a0eb0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad55c6039ebaeaa3f3f91576cb5ed9c6b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.html#ad55c6039ebaeaa3f3f91576cb5ed9c6b">PIO_DIFSR</a></td></tr>
<tr class="memdesc:ad55c6039ebaeaa3f3f91576cb5ed9c6b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pio.html" title="Pio hardware registers. ">Pio</a> Offset: 0x0084) Debouncing Input Filter Select Register  <a href="#ad55c6039ebaeaa3f3f91576cb5ed9c6b">More...</a><br /></td></tr>
<tr class="separator:ad55c6039ebaeaa3f3f91576cb5ed9c6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4679d4e4666a37182133be5dac8e4fa1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.html#a4679d4e4666a37182133be5dac8e4fa1">PIO_IFDGSR</a></td></tr>
<tr class="memdesc:a4679d4e4666a37182133be5dac8e4fa1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pio.html" title="Pio hardware registers. ">Pio</a> Offset: 0x0088) Glitch or Debouncing Input Filter Clock Selection Status Register  <a href="#a4679d4e4666a37182133be5dac8e4fa1">More...</a><br /></td></tr>
<tr class="separator:a4679d4e4666a37182133be5dac8e4fa1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1649b490a03bd0ac1a4db57dd1cc46dc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.html#a1649b490a03bd0ac1a4db57dd1cc46dc">PIO_SCDR</a></td></tr>
<tr class="memdesc:a1649b490a03bd0ac1a4db57dd1cc46dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pio.html" title="Pio hardware registers. ">Pio</a> Offset: 0x008C) Slow Clock Divider Debouncing Register  <a href="#a1649b490a03bd0ac1a4db57dd1cc46dc">More...</a><br /></td></tr>
<tr class="separator:a1649b490a03bd0ac1a4db57dd1cc46dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab95011aec68214c938d791bcd2c820e5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.html#ab95011aec68214c938d791bcd2c820e5">Reserved7</a> [4]</td></tr>
<tr class="separator:ab95011aec68214c938d791bcd2c820e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb3d2ddc91c7f21908e776b1821e4e81"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.html#aeb3d2ddc91c7f21908e776b1821e4e81">PIO_OWER</a></td></tr>
<tr class="memdesc:aeb3d2ddc91c7f21908e776b1821e4e81"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pio.html" title="Pio hardware registers. ">Pio</a> Offset: 0x00A0) Output Write Enable  <a href="#aeb3d2ddc91c7f21908e776b1821e4e81">More...</a><br /></td></tr>
<tr class="separator:aeb3d2ddc91c7f21908e776b1821e4e81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abec7ed87ba86e3cfc50467f0633c1711"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.html#abec7ed87ba86e3cfc50467f0633c1711">PIO_OWDR</a></td></tr>
<tr class="memdesc:abec7ed87ba86e3cfc50467f0633c1711"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pio.html" title="Pio hardware registers. ">Pio</a> Offset: 0x00A4) Output Write Disable  <a href="#abec7ed87ba86e3cfc50467f0633c1711">More...</a><br /></td></tr>
<tr class="separator:abec7ed87ba86e3cfc50467f0633c1711"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae51ba170e653c475e2b81d53ca318fa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.html#aae51ba170e653c475e2b81d53ca318fa">PIO_OWSR</a></td></tr>
<tr class="memdesc:aae51ba170e653c475e2b81d53ca318fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pio.html" title="Pio hardware registers. ">Pio</a> Offset: 0x00A8) Output Write Status Register  <a href="#aae51ba170e653c475e2b81d53ca318fa">More...</a><br /></td></tr>
<tr class="separator:aae51ba170e653c475e2b81d53ca318fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96e89939d2b918b3cf7f970ab32318f6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.html#a96e89939d2b918b3cf7f970ab32318f6">Reserved8</a> [1]</td></tr>
<tr class="separator:a96e89939d2b918b3cf7f970ab32318f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a473d2eac4a0799bd8eb5bdab09db4fdc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.html#a473d2eac4a0799bd8eb5bdab09db4fdc">PIO_AIMER</a></td></tr>
<tr class="memdesc:a473d2eac4a0799bd8eb5bdab09db4fdc"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pio.html" title="Pio hardware registers. ">Pio</a> Offset: 0x00B0) Additional Interrupt Modes Enable Register  <a href="#a473d2eac4a0799bd8eb5bdab09db4fdc">More...</a><br /></td></tr>
<tr class="separator:a473d2eac4a0799bd8eb5bdab09db4fdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af106f4ff3b52c492b949de7122450eec"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.html#af106f4ff3b52c492b949de7122450eec">PIO_AIMDR</a></td></tr>
<tr class="memdesc:af106f4ff3b52c492b949de7122450eec"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pio.html" title="Pio hardware registers. ">Pio</a> Offset: 0x00B4) Additional Interrupt Modes Disables Register  <a href="#af106f4ff3b52c492b949de7122450eec">More...</a><br /></td></tr>
<tr class="separator:af106f4ff3b52c492b949de7122450eec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9914cf7278c32daffe753d5b2d124663"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.html#a9914cf7278c32daffe753d5b2d124663">PIO_AIMMR</a></td></tr>
<tr class="memdesc:a9914cf7278c32daffe753d5b2d124663"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pio.html" title="Pio hardware registers. ">Pio</a> Offset: 0x00B8) Additional Interrupt Modes Mask Register  <a href="#a9914cf7278c32daffe753d5b2d124663">More...</a><br /></td></tr>
<tr class="separator:a9914cf7278c32daffe753d5b2d124663"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15830fbe1b863390f4b2e3deddb966ee"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.html#a15830fbe1b863390f4b2e3deddb966ee">Reserved9</a> [1]</td></tr>
<tr class="separator:a15830fbe1b863390f4b2e3deddb966ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09738b117b31da39ee16de49cca3ca52"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.html#a09738b117b31da39ee16de49cca3ca52">PIO_ESR</a></td></tr>
<tr class="memdesc:a09738b117b31da39ee16de49cca3ca52"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pio.html" title="Pio hardware registers. ">Pio</a> Offset: 0x00C0) Edge Select Register  <a href="#a09738b117b31da39ee16de49cca3ca52">More...</a><br /></td></tr>
<tr class="separator:a09738b117b31da39ee16de49cca3ca52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a835e271014dc23a43778411271912829"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.html#a835e271014dc23a43778411271912829">PIO_LSR</a></td></tr>
<tr class="memdesc:a835e271014dc23a43778411271912829"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pio.html" title="Pio hardware registers. ">Pio</a> Offset: 0x00C4) Level Select Register  <a href="#a835e271014dc23a43778411271912829">More...</a><br /></td></tr>
<tr class="separator:a835e271014dc23a43778411271912829"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9d1fa95c683ac578c34ef3b41cda3a2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.html#ae9d1fa95c683ac578c34ef3b41cda3a2">PIO_ELSR</a></td></tr>
<tr class="memdesc:ae9d1fa95c683ac578c34ef3b41cda3a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pio.html" title="Pio hardware registers. ">Pio</a> Offset: 0x00C8) Edge/Level Status Register  <a href="#ae9d1fa95c683ac578c34ef3b41cda3a2">More...</a><br /></td></tr>
<tr class="separator:ae9d1fa95c683ac578c34ef3b41cda3a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6480755e6b4ef519a12c001d806d05e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.html#aa6480755e6b4ef519a12c001d806d05e">Reserved10</a> [1]</td></tr>
<tr class="separator:aa6480755e6b4ef519a12c001d806d05e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73d2efe2c43c7b59c2ba55cd769d91f4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.html#a73d2efe2c43c7b59c2ba55cd769d91f4">PIO_FELLSR</a></td></tr>
<tr class="memdesc:a73d2efe2c43c7b59c2ba55cd769d91f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pio.html" title="Pio hardware registers. ">Pio</a> Offset: 0x00D0) Falling Edge/Low Level Select Register  <a href="#a73d2efe2c43c7b59c2ba55cd769d91f4">More...</a><br /></td></tr>
<tr class="separator:a73d2efe2c43c7b59c2ba55cd769d91f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ed1320e4a1ebf3b84f489e2a239147a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.html#a5ed1320e4a1ebf3b84f489e2a239147a">PIO_REHLSR</a></td></tr>
<tr class="memdesc:a5ed1320e4a1ebf3b84f489e2a239147a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pio.html" title="Pio hardware registers. ">Pio</a> Offset: 0x00D4) Rising Edge/ High Level Select Register  <a href="#a5ed1320e4a1ebf3b84f489e2a239147a">More...</a><br /></td></tr>
<tr class="separator:a5ed1320e4a1ebf3b84f489e2a239147a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c341d93f5ca44152487c682b15a650d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.html#a0c341d93f5ca44152487c682b15a650d">PIO_FRLHSR</a></td></tr>
<tr class="memdesc:a0c341d93f5ca44152487c682b15a650d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pio.html" title="Pio hardware registers. ">Pio</a> Offset: 0x00D8) Fall/Rise - Low/High Status Register  <a href="#a0c341d93f5ca44152487c682b15a650d">More...</a><br /></td></tr>
<tr class="separator:a0c341d93f5ca44152487c682b15a650d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8bb035c2366a746713823c0c177aadcb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.html#a8bb035c2366a746713823c0c177aadcb">Reserved11</a> [1]</td></tr>
<tr class="separator:a8bb035c2366a746713823c0c177aadcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25c829fa35fe906d6073c1edddff16b5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.html#a25c829fa35fe906d6073c1edddff16b5">PIO_LOCKSR</a></td></tr>
<tr class="memdesc:a25c829fa35fe906d6073c1edddff16b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pio.html" title="Pio hardware registers. ">Pio</a> Offset: 0x00E0) Lock Status  <a href="#a25c829fa35fe906d6073c1edddff16b5">More...</a><br /></td></tr>
<tr class="separator:a25c829fa35fe906d6073c1edddff16b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf11aa4a1be7fc577412b5e51aef4b9f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.html#adf11aa4a1be7fc577412b5e51aef4b9f">PIO_WPMR</a></td></tr>
<tr class="memdesc:adf11aa4a1be7fc577412b5e51aef4b9f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pio.html" title="Pio hardware registers. ">Pio</a> Offset: 0x00E4) Write Protect Mode Register  <a href="#adf11aa4a1be7fc577412b5e51aef4b9f">More...</a><br /></td></tr>
<tr class="separator:adf11aa4a1be7fc577412b5e51aef4b9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a0ccad813b8178736d32ef8a86bc442"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.html#a1a0ccad813b8178736d32ef8a86bc442">PIO_WPSR</a></td></tr>
<tr class="memdesc:a1a0ccad813b8178736d32ef8a86bc442"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pio.html" title="Pio hardware registers. ">Pio</a> Offset: 0x00E8) Write Protect Status Register  <a href="#a1a0ccad813b8178736d32ef8a86bc442">More...</a><br /></td></tr>
<tr class="separator:a1a0ccad813b8178736d32ef8a86bc442"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p><a class="el" href="struct_pio.html" title="Pio hardware registers. ">Pio</a> hardware registers. </p>

<p class="definition">Definition at line <a class="el" href="component__pio_8h_source.html#l00046">46</a> of file <a class="el" href="component__pio_8h_source.html">component_pio.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="a855a53b2351d8949f69b298c6055396d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a855a53b2351d8949f69b298c6055396d">&#9670;&nbsp;</a></span>PIO_ABSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> PIO_ABSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pio.html" title="Pio hardware registers. ">Pio</a> Offset: 0x0070) Peripheral AB Select Register </p>

<p class="definition">Definition at line <a class="el" href="component__pio_8h_source.html#l00075">75</a> of file <a class="el" href="component__pio_8h_source.html">component_pio.h</a>.</p>

</div>
</div>
<a id="af106f4ff3b52c492b949de7122450eec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af106f4ff3b52c492b949de7122450eec">&#9670;&nbsp;</a></span>PIO_AIMDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> PIO_AIMDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pio.html" title="Pio hardware registers. ">Pio</a> Offset: 0x00B4) Additional Interrupt Modes Disables Register </p>

<p class="definition">Definition at line <a class="el" href="component__pio_8h_source.html#l00087">87</a> of file <a class="el" href="component__pio_8h_source.html">component_pio.h</a>.</p>

</div>
</div>
<a id="a473d2eac4a0799bd8eb5bdab09db4fdc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a473d2eac4a0799bd8eb5bdab09db4fdc">&#9670;&nbsp;</a></span>PIO_AIMER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> PIO_AIMER</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pio.html" title="Pio hardware registers. ">Pio</a> Offset: 0x00B0) Additional Interrupt Modes Enable Register </p>

<p class="definition">Definition at line <a class="el" href="component__pio_8h_source.html#l00086">86</a> of file <a class="el" href="component__pio_8h_source.html">component_pio.h</a>.</p>

</div>
</div>
<a id="a9914cf7278c32daffe753d5b2d124663"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9914cf7278c32daffe753d5b2d124663">&#9670;&nbsp;</a></span>PIO_AIMMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> PIO_AIMMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pio.html" title="Pio hardware registers. ">Pio</a> Offset: 0x00B8) Additional Interrupt Modes Mask Register </p>

<p class="definition">Definition at line <a class="el" href="component__pio_8h_source.html#l00088">88</a> of file <a class="el" href="component__pio_8h_source.html">component_pio.h</a>.</p>

</div>
</div>
<a id="aea5218b14504118afb0523ef66b78b95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea5218b14504118afb0523ef66b78b95">&#9670;&nbsp;</a></span>PIO_CODR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> PIO_CODR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pio.html" title="Pio hardware registers. ">Pio</a> Offset: 0x0034) Clear Output Data Register </p>

<p class="definition">Definition at line <a class="el" href="component__pio_8h_source.html#l00060">60</a> of file <a class="el" href="component__pio_8h_source.html">component_pio.h</a>.</p>

</div>
</div>
<a id="ad55c6039ebaeaa3f3f91576cb5ed9c6b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad55c6039ebaeaa3f3f91576cb5ed9c6b">&#9670;&nbsp;</a></span>PIO_DIFSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> PIO_DIFSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pio.html" title="Pio hardware registers. ">Pio</a> Offset: 0x0084) Debouncing Input Filter Select Register </p>

<p class="definition">Definition at line <a class="el" href="component__pio_8h_source.html#l00078">78</a> of file <a class="el" href="component__pio_8h_source.html">component_pio.h</a>.</p>

</div>
</div>
<a id="ae9d1fa95c683ac578c34ef3b41cda3a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae9d1fa95c683ac578c34ef3b41cda3a2">&#9670;&nbsp;</a></span>PIO_ELSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> PIO_ELSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pio.html" title="Pio hardware registers. ">Pio</a> Offset: 0x00C8) Edge/Level Status Register </p>

<p class="definition">Definition at line <a class="el" href="component__pio_8h_source.html#l00092">92</a> of file <a class="el" href="component__pio_8h_source.html">component_pio.h</a>.</p>

</div>
</div>
<a id="a09738b117b31da39ee16de49cca3ca52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a09738b117b31da39ee16de49cca3ca52">&#9670;&nbsp;</a></span>PIO_ESR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> PIO_ESR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pio.html" title="Pio hardware registers. ">Pio</a> Offset: 0x00C0) Edge Select Register </p>

<p class="definition">Definition at line <a class="el" href="component__pio_8h_source.html#l00090">90</a> of file <a class="el" href="component__pio_8h_source.html">component_pio.h</a>.</p>

</div>
</div>
<a id="a73d2efe2c43c7b59c2ba55cd769d91f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a73d2efe2c43c7b59c2ba55cd769d91f4">&#9670;&nbsp;</a></span>PIO_FELLSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> PIO_FELLSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pio.html" title="Pio hardware registers. ">Pio</a> Offset: 0x00D0) Falling Edge/Low Level Select Register </p>

<p class="definition">Definition at line <a class="el" href="component__pio_8h_source.html#l00094">94</a> of file <a class="el" href="component__pio_8h_source.html">component_pio.h</a>.</p>

</div>
</div>
<a id="a0c341d93f5ca44152487c682b15a650d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c341d93f5ca44152487c682b15a650d">&#9670;&nbsp;</a></span>PIO_FRLHSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> PIO_FRLHSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pio.html" title="Pio hardware registers. ">Pio</a> Offset: 0x00D8) Fall/Rise - Low/High Status Register </p>

<p class="definition">Definition at line <a class="el" href="component__pio_8h_source.html#l00096">96</a> of file <a class="el" href="component__pio_8h_source.html">component_pio.h</a>.</p>

</div>
</div>
<a id="a5b621b6b4441135a758d21ebd0833dc5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b621b6b4441135a758d21ebd0833dc5">&#9670;&nbsp;</a></span>PIO_IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> PIO_IDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pio.html" title="Pio hardware registers. ">Pio</a> Offset: 0x0044) Interrupt Disable Register </p>

<p class="definition">Definition at line <a class="el" href="component__pio_8h_source.html#l00064">64</a> of file <a class="el" href="component__pio_8h_source.html">component_pio.h</a>.</p>

</div>
</div>
<a id="a6bb3c06418dd3920ee16c862eced0162"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6bb3c06418dd3920ee16c862eced0162">&#9670;&nbsp;</a></span>PIO_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> PIO_IER</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pio.html" title="Pio hardware registers. ">Pio</a> Offset: 0x0040) Interrupt Enable Register </p>

<p class="definition">Definition at line <a class="el" href="component__pio_8h_source.html#l00063">63</a> of file <a class="el" href="component__pio_8h_source.html">component_pio.h</a>.</p>

</div>
</div>
<a id="a4679d4e4666a37182133be5dac8e4fa1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4679d4e4666a37182133be5dac8e4fa1">&#9670;&nbsp;</a></span>PIO_IFDGSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> PIO_IFDGSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pio.html" title="Pio hardware registers. ">Pio</a> Offset: 0x0088) Glitch or Debouncing Input Filter Clock Selection Status Register </p>

<p class="definition">Definition at line <a class="el" href="component__pio_8h_source.html#l00079">79</a> of file <a class="el" href="component__pio_8h_source.html">component_pio.h</a>.</p>

</div>
</div>
<a id="a9e49da236ad090aca636dc1c9f692e13"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e49da236ad090aca636dc1c9f692e13">&#9670;&nbsp;</a></span>PIO_IFDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> PIO_IFDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pio.html" title="Pio hardware registers. ">Pio</a> Offset: 0x0024) Glitch Input Filter Disable Register </p>

<p class="definition">Definition at line <a class="el" href="component__pio_8h_source.html#l00056">56</a> of file <a class="el" href="component__pio_8h_source.html">component_pio.h</a>.</p>

</div>
</div>
<a id="addd0f71b875b6d5605519a4bddfc2b88"></a>
<h2 class="memtitle"><span class="permalink"><a href="#addd0f71b875b6d5605519a4bddfc2b88">&#9670;&nbsp;</a></span>PIO_IFER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> PIO_IFER</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pio.html" title="Pio hardware registers. ">Pio</a> Offset: 0x0020) Glitch Input Filter Enable Register </p>

<p class="definition">Definition at line <a class="el" href="component__pio_8h_source.html#l00055">55</a> of file <a class="el" href="component__pio_8h_source.html">component_pio.h</a>.</p>

</div>
</div>
<a id="af66a3036ca0057e4f6bd55faab0f01e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af66a3036ca0057e4f6bd55faab0f01e9">&#9670;&nbsp;</a></span>PIO_IFSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> PIO_IFSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pio.html" title="Pio hardware registers. ">Pio</a> Offset: 0x0028) Glitch Input Filter Status Register </p>

<p class="definition">Definition at line <a class="el" href="component__pio_8h_source.html#l00057">57</a> of file <a class="el" href="component__pio_8h_source.html">component_pio.h</a>.</p>

</div>
</div>
<a id="a7fdfc501f1fd557c0c530894e07d96cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7fdfc501f1fd557c0c530894e07d96cc">&#9670;&nbsp;</a></span>PIO_IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> PIO_IMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pio.html" title="Pio hardware registers. ">Pio</a> Offset: 0x0048) Interrupt Mask Register </p>

<p class="definition">Definition at line <a class="el" href="component__pio_8h_source.html#l00065">65</a> of file <a class="el" href="component__pio_8h_source.html">component_pio.h</a>.</p>

</div>
</div>
<a id="a80fb58e1c291d48cd98f0c47e3af6e5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a80fb58e1c291d48cd98f0c47e3af6e5d">&#9670;&nbsp;</a></span>PIO_ISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> PIO_ISR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pio.html" title="Pio hardware registers. ">Pio</a> Offset: 0x004C) Interrupt Status Register </p>

<p class="definition">Definition at line <a class="el" href="component__pio_8h_source.html#l00066">66</a> of file <a class="el" href="component__pio_8h_source.html">component_pio.h</a>.</p>

</div>
</div>
<a id="a25c829fa35fe906d6073c1edddff16b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a25c829fa35fe906d6073c1edddff16b5">&#9670;&nbsp;</a></span>PIO_LOCKSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> PIO_LOCKSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pio.html" title="Pio hardware registers. ">Pio</a> Offset: 0x00E0) Lock Status </p>

<p class="definition">Definition at line <a class="el" href="component__pio_8h_source.html#l00098">98</a> of file <a class="el" href="component__pio_8h_source.html">component_pio.h</a>.</p>

</div>
</div>
<a id="a835e271014dc23a43778411271912829"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a835e271014dc23a43778411271912829">&#9670;&nbsp;</a></span>PIO_LSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> PIO_LSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pio.html" title="Pio hardware registers. ">Pio</a> Offset: 0x00C4) Level Select Register </p>

<p class="definition">Definition at line <a class="el" href="component__pio_8h_source.html#l00091">91</a> of file <a class="el" href="component__pio_8h_source.html">component_pio.h</a>.</p>

</div>
</div>
<a id="a9a18bfb20db66afd993970a5f1e5cf9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a18bfb20db66afd993970a5f1e5cf9b">&#9670;&nbsp;</a></span>PIO_MDDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> PIO_MDDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pio.html" title="Pio hardware registers. ">Pio</a> Offset: 0x0054) Multi-driver Disable Register </p>

<p class="definition">Definition at line <a class="el" href="component__pio_8h_source.html#l00068">68</a> of file <a class="el" href="component__pio_8h_source.html">component_pio.h</a>.</p>

</div>
</div>
<a id="ace68c9e987a3994a2c3b95c49ebab1c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ace68c9e987a3994a2c3b95c49ebab1c4">&#9670;&nbsp;</a></span>PIO_MDER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> PIO_MDER</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pio.html" title="Pio hardware registers. ">Pio</a> Offset: 0x0050) Multi-driver Enable Register </p>

<p class="definition">Definition at line <a class="el" href="component__pio_8h_source.html#l00067">67</a> of file <a class="el" href="component__pio_8h_source.html">component_pio.h</a>.</p>

</div>
</div>
<a id="ad951e93834954627f30490c402015ab9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad951e93834954627f30490c402015ab9">&#9670;&nbsp;</a></span>PIO_MDSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> PIO_MDSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pio.html" title="Pio hardware registers. ">Pio</a> Offset: 0x0058) Multi-driver Status Register </p>

<p class="definition">Definition at line <a class="el" href="component__pio_8h_source.html#l00069">69</a> of file <a class="el" href="component__pio_8h_source.html">component_pio.h</a>.</p>

</div>
</div>
<a id="ae5025283bddf9346ae809ff6535b98a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae5025283bddf9346ae809ff6535b98a8">&#9670;&nbsp;</a></span>PIO_ODR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> PIO_ODR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pio.html" title="Pio hardware registers. ">Pio</a> Offset: 0x0014) Output Disable Register </p>

<p class="definition">Definition at line <a class="el" href="component__pio_8h_source.html#l00052">52</a> of file <a class="el" href="component__pio_8h_source.html">component_pio.h</a>.</p>

</div>
</div>
<a id="a157247e10e480f9566790e64c503fc28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a157247e10e480f9566790e64c503fc28">&#9670;&nbsp;</a></span>PIO_ODSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> PIO_ODSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pio.html" title="Pio hardware registers. ">Pio</a> Offset: 0x0038) Output Data Status Register </p>

<p class="definition">Definition at line <a class="el" href="component__pio_8h_source.html#l00061">61</a> of file <a class="el" href="component__pio_8h_source.html">component_pio.h</a>.</p>

</div>
</div>
<a id="a51ddcfc65148a7e6d89dde5b5301db00"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51ddcfc65148a7e6d89dde5b5301db00">&#9670;&nbsp;</a></span>PIO_OER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> PIO_OER</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pio.html" title="Pio hardware registers. ">Pio</a> Offset: 0x0010) Output Enable Register </p>

<p class="definition">Definition at line <a class="el" href="component__pio_8h_source.html#l00051">51</a> of file <a class="el" href="component__pio_8h_source.html">component_pio.h</a>.</p>

</div>
</div>
<a id="a8f7c9dc61333b0d4b23d30150a307749"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8f7c9dc61333b0d4b23d30150a307749">&#9670;&nbsp;</a></span>PIO_OSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> PIO_OSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pio.html" title="Pio hardware registers. ">Pio</a> Offset: 0x0018) Output Status Register </p>

<p class="definition">Definition at line <a class="el" href="component__pio_8h_source.html#l00053">53</a> of file <a class="el" href="component__pio_8h_source.html">component_pio.h</a>.</p>

</div>
</div>
<a id="abec7ed87ba86e3cfc50467f0633c1711"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abec7ed87ba86e3cfc50467f0633c1711">&#9670;&nbsp;</a></span>PIO_OWDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> PIO_OWDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pio.html" title="Pio hardware registers. ">Pio</a> Offset: 0x00A4) Output Write Disable </p>

<p class="definition">Definition at line <a class="el" href="component__pio_8h_source.html#l00083">83</a> of file <a class="el" href="component__pio_8h_source.html">component_pio.h</a>.</p>

</div>
</div>
<a id="aeb3d2ddc91c7f21908e776b1821e4e81"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb3d2ddc91c7f21908e776b1821e4e81">&#9670;&nbsp;</a></span>PIO_OWER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> PIO_OWER</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pio.html" title="Pio hardware registers. ">Pio</a> Offset: 0x00A0) Output Write Enable </p>

<p class="definition">Definition at line <a class="el" href="component__pio_8h_source.html#l00082">82</a> of file <a class="el" href="component__pio_8h_source.html">component_pio.h</a>.</p>

</div>
</div>
<a id="aae51ba170e653c475e2b81d53ca318fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae51ba170e653c475e2b81d53ca318fa">&#9670;&nbsp;</a></span>PIO_OWSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> PIO_OWSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pio.html" title="Pio hardware registers. ">Pio</a> Offset: 0x00A8) Output Write Status Register </p>

<p class="definition">Definition at line <a class="el" href="component__pio_8h_source.html#l00084">84</a> of file <a class="el" href="component__pio_8h_source.html">component_pio.h</a>.</p>

</div>
</div>
<a id="a5c6a3d9614c02942c1ed9de7f0d5265b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c6a3d9614c02942c1ed9de7f0d5265b">&#9670;&nbsp;</a></span>PIO_PDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> PIO_PDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pio.html" title="Pio hardware registers. ">Pio</a> Offset: 0x0004) PIO Disable Register </p>

<p class="definition">Definition at line <a class="el" href="component__pio_8h_source.html#l00048">48</a> of file <a class="el" href="component__pio_8h_source.html">component_pio.h</a>.</p>

</div>
</div>
<a id="ae19a1b199053165e89b1c895833f8d49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae19a1b199053165e89b1c895833f8d49">&#9670;&nbsp;</a></span>PIO_PDSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> PIO_PDSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pio.html" title="Pio hardware registers. ">Pio</a> Offset: 0x003C) Pin Data Status Register </p>

<p class="definition">Definition at line <a class="el" href="component__pio_8h_source.html#l00062">62</a> of file <a class="el" href="component__pio_8h_source.html">component_pio.h</a>.</p>

</div>
</div>
<a id="af92c1fabd6dee937eb121874feb4a93c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af92c1fabd6dee937eb121874feb4a93c">&#9670;&nbsp;</a></span>PIO_PER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> PIO_PER</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pio.html" title="Pio hardware registers. ">Pio</a> Offset: 0x0000) PIO Enable Register </p>

<p class="definition">Definition at line <a class="el" href="component__pio_8h_source.html#l00047">47</a> of file <a class="el" href="component__pio_8h_source.html">component_pio.h</a>.</p>

</div>
</div>
<a id="a8119812257df8d6e61077c4a8a547023"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8119812257df8d6e61077c4a8a547023">&#9670;&nbsp;</a></span>PIO_PSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> PIO_PSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pio.html" title="Pio hardware registers. ">Pio</a> Offset: 0x0008) PIO Status Register </p>

<p class="definition">Definition at line <a class="el" href="component__pio_8h_source.html#l00049">49</a> of file <a class="el" href="component__pio_8h_source.html">component_pio.h</a>.</p>

</div>
</div>
<a id="aace348ddec7b659e480e5bbf293be0dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aace348ddec7b659e480e5bbf293be0dc">&#9670;&nbsp;</a></span>PIO_PUDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> PIO_PUDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pio.html" title="Pio hardware registers. ">Pio</a> Offset: 0x0060) Pull-up Disable Register </p>

<p class="definition">Definition at line <a class="el" href="component__pio_8h_source.html#l00071">71</a> of file <a class="el" href="component__pio_8h_source.html">component_pio.h</a>.</p>

</div>
</div>
<a id="a8977e620f089fcb25828467b031ecf61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8977e620f089fcb25828467b031ecf61">&#9670;&nbsp;</a></span>PIO_PUER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> PIO_PUER</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pio.html" title="Pio hardware registers. ">Pio</a> Offset: 0x0064) Pull-up Enable Register </p>

<p class="definition">Definition at line <a class="el" href="component__pio_8h_source.html#l00072">72</a> of file <a class="el" href="component__pio_8h_source.html">component_pio.h</a>.</p>

</div>
</div>
<a id="a0d803c50c0f7f3c05f74eb4816114729"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d803c50c0f7f3c05f74eb4816114729">&#9670;&nbsp;</a></span>PIO_PUSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> PIO_PUSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pio.html" title="Pio hardware registers. ">Pio</a> Offset: 0x0068) Pad Pull-up Status Register </p>

<p class="definition">Definition at line <a class="el" href="component__pio_8h_source.html#l00073">73</a> of file <a class="el" href="component__pio_8h_source.html">component_pio.h</a>.</p>

</div>
</div>
<a id="a5ed1320e4a1ebf3b84f489e2a239147a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ed1320e4a1ebf3b84f489e2a239147a">&#9670;&nbsp;</a></span>PIO_REHLSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> PIO_REHLSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pio.html" title="Pio hardware registers. ">Pio</a> Offset: 0x00D4) Rising Edge/ High Level Select Register </p>

<p class="definition">Definition at line <a class="el" href="component__pio_8h_source.html#l00095">95</a> of file <a class="el" href="component__pio_8h_source.html">component_pio.h</a>.</p>

</div>
</div>
<a id="a1649b490a03bd0ac1a4db57dd1cc46dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1649b490a03bd0ac1a4db57dd1cc46dc">&#9670;&nbsp;</a></span>PIO_SCDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> PIO_SCDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pio.html" title="Pio hardware registers. ">Pio</a> Offset: 0x008C) Slow Clock Divider Debouncing Register </p>

<p class="definition">Definition at line <a class="el" href="component__pio_8h_source.html#l00080">80</a> of file <a class="el" href="component__pio_8h_source.html">component_pio.h</a>.</p>

</div>
</div>
<a id="a9f4a16829e84b04f1959111077a0eb0c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f4a16829e84b04f1959111077a0eb0c">&#9670;&nbsp;</a></span>PIO_SCIFSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> PIO_SCIFSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pio.html" title="Pio hardware registers. ">Pio</a> Offset: 0x0080) System Clock Glitch Input Filter Select Register </p>

<p class="definition">Definition at line <a class="el" href="component__pio_8h_source.html#l00077">77</a> of file <a class="el" href="component__pio_8h_source.html">component_pio.h</a>.</p>

</div>
</div>
<a id="a046c894bd5deac5e434e1a485aabc03d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a046c894bd5deac5e434e1a485aabc03d">&#9670;&nbsp;</a></span>PIO_SODR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> PIO_SODR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pio.html" title="Pio hardware registers. ">Pio</a> Offset: 0x0030) Set Output Data Register </p>

<p class="definition">Definition at line <a class="el" href="component__pio_8h_source.html#l00059">59</a> of file <a class="el" href="component__pio_8h_source.html">component_pio.h</a>.</p>

</div>
</div>
<a id="adf11aa4a1be7fc577412b5e51aef4b9f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adf11aa4a1be7fc577412b5e51aef4b9f">&#9670;&nbsp;</a></span>PIO_WPMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> PIO_WPMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pio.html" title="Pio hardware registers. ">Pio</a> Offset: 0x00E4) Write Protect Mode Register </p>

<p class="definition">Definition at line <a class="el" href="component__pio_8h_source.html#l00099">99</a> of file <a class="el" href="component__pio_8h_source.html">component_pio.h</a>.</p>

</div>
</div>
<a id="a1a0ccad813b8178736d32ef8a86bc442"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a0ccad813b8178736d32ef8a86bc442">&#9670;&nbsp;</a></span>PIO_WPSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> PIO_WPSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pio.html" title="Pio hardware registers. ">Pio</a> Offset: 0x00E8) Write Protect Status Register </p>

<p class="definition">Definition at line <a class="el" href="component__pio_8h_source.html#l00100">100</a> of file <a class="el" href="component__pio_8h_source.html">component_pio.h</a>.</p>

</div>
</div>
<a id="a4564f937e1c95d38b3a97bb289015cf5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4564f937e1c95d38b3a97bb289015cf5">&#9670;&nbsp;</a></span>Reserved1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> Reserved1[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component__pio_8h_source.html#l00050">50</a> of file <a class="el" href="component__pio_8h_source.html">component_pio.h</a>.</p>

</div>
</div>
<a id="aa6480755e6b4ef519a12c001d806d05e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa6480755e6b4ef519a12c001d806d05e">&#9670;&nbsp;</a></span>Reserved10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> Reserved10[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component__pio_8h_source.html#l00093">93</a> of file <a class="el" href="component__pio_8h_source.html">component_pio.h</a>.</p>

</div>
</div>
<a id="a8bb035c2366a746713823c0c177aadcb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8bb035c2366a746713823c0c177aadcb">&#9670;&nbsp;</a></span>Reserved11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> Reserved11[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component__pio_8h_source.html#l00097">97</a> of file <a class="el" href="component__pio_8h_source.html">component_pio.h</a>.</p>

</div>
</div>
<a id="a50663b9bd8cd286acdcf7c422caa0f8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a50663b9bd8cd286acdcf7c422caa0f8d">&#9670;&nbsp;</a></span>Reserved2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> Reserved2[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component__pio_8h_source.html#l00054">54</a> of file <a class="el" href="component__pio_8h_source.html">component_pio.h</a>.</p>

</div>
</div>
<a id="a2445e73737653258cdced99b4bbff359"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2445e73737653258cdced99b4bbff359">&#9670;&nbsp;</a></span>Reserved3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> Reserved3[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component__pio_8h_source.html#l00058">58</a> of file <a class="el" href="component__pio_8h_source.html">component_pio.h</a>.</p>

</div>
</div>
<a id="aa8279ecb965bce452273f2896198c959"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa8279ecb965bce452273f2896198c959">&#9670;&nbsp;</a></span>Reserved4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> Reserved4[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component__pio_8h_source.html#l00070">70</a> of file <a class="el" href="component__pio_8h_source.html">component_pio.h</a>.</p>

</div>
</div>
<a id="a3e64321db20ea7082ff9d7d3876c0a2f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e64321db20ea7082ff9d7d3876c0a2f">&#9670;&nbsp;</a></span>Reserved5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> Reserved5[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component__pio_8h_source.html#l00074">74</a> of file <a class="el" href="component__pio_8h_source.html">component_pio.h</a>.</p>

</div>
</div>
<a id="ae6a53ac1c2448bf23af98d174af5450c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae6a53ac1c2448bf23af98d174af5450c">&#9670;&nbsp;</a></span>Reserved6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> Reserved6[3]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component__pio_8h_source.html#l00076">76</a> of file <a class="el" href="component__pio_8h_source.html">component_pio.h</a>.</p>

</div>
</div>
<a id="ab95011aec68214c938d791bcd2c820e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab95011aec68214c938d791bcd2c820e5">&#9670;&nbsp;</a></span>Reserved7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> Reserved7[4]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component__pio_8h_source.html#l00081">81</a> of file <a class="el" href="component__pio_8h_source.html">component_pio.h</a>.</p>

</div>
</div>
<a id="a96e89939d2b918b3cf7f970ab32318f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96e89939d2b918b3cf7f970ab32318f6">&#9670;&nbsp;</a></span>Reserved8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> Reserved8[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component__pio_8h_source.html#l00085">85</a> of file <a class="el" href="component__pio_8h_source.html">component_pio.h</a>.</p>

</div>
</div>
<a id="a15830fbe1b863390f4b2e3deddb966ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a15830fbe1b863390f4b2e3deddb966ee">&#9670;&nbsp;</a></span>Reserved9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> Reserved9[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component__pio_8h_source.html#l00089">89</a> of file <a class="el" href="component__pio_8h_source.html">component_pio.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>cpu/sam3/include/sam3x8e/component/<a class="el" href="component__pio_8h_source.html">component_pio.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon May 15 2017 18:58:21 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
