// Seed: 2228277087
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  input id_13;
  inout id_12;
  input id_11;
  inout id_10;
  input id_9;
  input id_8;
  inout id_7;
  output id_6;
  output id_5;
  output id_4;
  input id_3;
  inout id_2;
  inout id_1;
  logic id_13;
  type_17 id_14 (
      .id_0(1),
      .id_1({id_4{1}}),
      .id_2(id_7),
      .id_3(1),
      .id_4(1 * 1 + 1),
      .id_5(1),
      .id_6(id_6),
      .id_7(id_10 < !id_13)
  );
  logic id_15 (
      1,
      1,
      id_8,
      1'b0,
      1'b0,
      1
  );
  assign id_4 = id_12;
endmodule
