# nRF52832 Platform Description

# Processor Information
# based on Unicorn and Capstone Python binding constants
cpu:
    arch    : "ARM"
    model   : "CORTEX_M4"
    mode    : [ "THUMB", "MCLASS" ]

# Memory Map
# see product spec Section 8.3 Figure 5
# note: unicorn access permissions are { read=1, write=2, exec=4 }

mmap:
    ### CODE [0x00000000, 0x1FFFFFFF]
    flash: 
        address : 0x0
        size    : 0x80000
        perms   : 0b101
    codeRAM: 
        address : 0x800000
        size    : 0x10000
        perms   : 0b101
    FICR: 
        address : 0x10000000
        size    : 0x1000
        perms   : 0b001
    UICR: 
        address : 0x10001000
        size    : 0x1000
        perms   : 0b011

    ### SRAM [0x20000000, 0x3FFFFFFF]
    dataRAM: 
        address : 0x20000000
        size    : 0x10000
        perms   : 0b011

    ### EXTERNAL RAM [0x60000000, 0x9FFFFFFF]

    ### EXTERNAL DEVICE [0xA0000000, 0xDFFFFFFF]

    ### SYSTEM [0xE0100000, 0xFFFFFFFF]
    system: 
        address : 0xF0000000
        size    : 0x10000
        perms   : 0b011

# Memory Mapped IO
# these are placeholder values
# the engine will not use them if mmio_map args are provided on init
mmio:
    ### PERIPHERAL [0x40000000, 0x5FFFFFFF]
    apbPeri: 
        address : 0x40000000
        size    : 0x27000
        perms   : 0b011
    ahbPeri: 
        address : 0x50000000
        size    : 0x1000
        perms   : 0b011

    ### PRIVATE PERIPHERAL - INTERNAL [0xE0000000, 0xE003FFFF]
    ITM: 
        address : 0xE0000000
        size    : 0x1000
        perms   : 0b011
    DWT: 
        address : 0xE0001000
        size    : 0x1000
        perms   : 0b011
    FPB: 
        address : 0xE0002000
        size    : 0x1000
        perms   : 0b011
    SCS: 
        address : 0xE000E000
        size    : 0x1000
        perms   : 0b011

    ### PRIVATE PERIPHERAL - EXTERNAL [0xE0040000, 0xE00FFFFF]
    TPIU: 
        address : 0xE0040000
        size    : 0x1000
        perms   : 0b011
    ETM: 
        address : 0xE0041000
        size    : 0x1000
        perms   : 0b011
    romtable: 
        address : 0xE00F0000
        size    : 0x10000
        perms   : 0b011

# Vector Table Info
vt:
    size: 0xdc

# Mapping Peripheral Interrupt Enable registers 
# to vector table entries
# see section 15.8 and section 8.4 Table 11
intenable:
    0x40000304 : [{ mask : 0x00000064,   offset : 0x40 }]     # CLOCK, POWER, BPROT
    0x40001304 : [{ mask : 0x000034ff,   offset : 0x44 }]    # RADIO
    0x40002304 : [{ mask : 0x005a0397,   offset : 0x48 }]    # UART0, UARTE0
    0x40003304 : [{ mask : 0x079c47d6,   offset : 0x4c }]    # SPIM0, SPIS0, TWIM0, TWI0, SPI0, TWIS0
    0x40004304 : [{ mask : 0x079c47d6,   offset : 0x50 }]    # SPIM1, SPIS1, TWIM1, TWI1, SPI1, TWIS1
    0x40005304 : [{ mask : 0x001c5cff,   offset : 0x54 }]    # NFCT
    0x40006304 : [{ mask : 0x000000ff,   offset : 0x58 }]    # GPIOTE
    0x40007304 : [{ mask : 0x003fffff,   offset : 0x5c }]    # SAADC
    0x40008304 : [{ mask : 0x003f0000,   offset : 0x60 }]    # TIMER0
    0x40009304 : [{ mask : 0x003f0000,   offset : 0x64 }]    # TIMER1
    0x4000a304 : [{ mask : 0x003f0000,   offset : 0x68 }]    # TIMER2
    0x4000b304 : [{ mask : 0x000f0003,   offset : 0x6c }]    # RTC0
    0x4000c304 : [{ mask : 0x00000001,   offset : 0x70 }]    # TEMP
    0x4000d304 : [{ mask : 0x00000001,   offset : 0x74 }]    # RNG
    0x4000e304 : [{ mask : 0x00000003,   offset : 0x78 }]    # ECB
    0x4000f304 : [{ mask : 0x00000007,   offset : 0x7c }]    # CCM, AAR
    0x40010304 : [{ mask : 0x00000001,   offset : 0x80 }]    # WDT
    0x40011304 : [{ mask : 0x000f0003,   offset : 0x84 }]    # RTC1
    0x40012304 : [{ mask : 0x0000001f,   offset : 0x88 }]    # QDEC
    0x40013304 : [{ mask : 0x0000000f,   offset : 0x8c }]    # LPCOMP, COMP
    0x40014304 : [{ mask : 0x0000ffff,   offset : 0x90 }]    # SWI0, EGU0
    0x40015304 : [{ mask : 0x0000ffff,   offset : 0x94 }]    # SWI1, EGU1
    0x40016304 : [{ mask : 0x0000ffff,   offset : 0x98 }]    # SWI2, EGU2
    0x40017304 : [{ mask : 0x0000ffff,   offset : 0x9c }]    # SWI3, EGU3
    0x40018304 : [{ mask : 0x0000ffff,   offset : 0xa0 }]    # SWI4, EGU4
    0x40019304 : [{ mask : 0x0000ffff,   offset : 0xa4 }]    # SWI5, EGU5
    0x4001a304 : [{ mask : 0x003f0000,   offset : 0xa8 }]    # TIMER3
    0x4001b304 : [{ mask : 0x003f0000,   offset : 0xac }]    # TIMER4
    0x4001c304 : [{ mask : 0x000000fe,   offset : 0xb0 }]    # PWM0
    0x4001d304 : [{ mask : 0x00000007,   offset : 0xb4 }]    # PDM
    # 0x4001e000 : [{ mask : 0x00000000,   offset : 0xb8 }]    # NVMC (no hw interrupt)
    # 0x4001f000 : [{ mask : 0x00000000,   offset : 0xbc }]    # PPI  (no hw interrupt)
    0x40020304 : [{ mask : 0x0f0000ff,   offset : 0xc0 }]    # MWU
    0x40021304 : [{ mask : 0x000000fe,   offset : 0xc4 }]    # PWM1
    0x40022304 : [{ mask : 0x000000fe,   offset : 0xc8 }]    # PWM2
    0x40023304 : [{ mask : 0x00080556,   offset : 0xdc }]    # SPI2, SPIS2, SPIM2
    0x40024304 : [{ mask : 0x000f0003,   offset : 0xd0 }]    # RTC2
    0x40025304 : [{ mask : 0x00000026,   offset : 0xd4 }]    # I2S
    # 0x40026000 : [{ mask : 0x00000000,   offset : 0xd8 }]    # FPU  [over/underflow] (always enabled)

