Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.1/bin/unwrapped/lnx64.o/xelab -wto f619144b7f30438e8745dc5ae5f7edce --incr --debug typical --relax --mt 8 -L fifo_generator_v13_2_2 -L xil_defaultlib -L blk_mem_gen_v8_4_1 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_TOP_behav xil_defaultlib.tb_TOP xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.0,C...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.ETH_CLKGEN_clk_wiz
Compiling module xil_defaultlib.ETH_CLKGEN
Compiling module unisims_ver.IDDR(DDR_CLK_EDGE="SAME_EDGE_PIP...
Compiling module xil_defaultlib.RGMII2GMII
Compiling module unisims_ver.ODDR
Compiling module xil_defaultlib.GMII2RGMII
Compiling module xil_defaultlib.RSTGEN
Compiling module xil_defaultlib.CRC_ge
Compiling module xil_defaultlib.ARP
Compiling module xil_defaultlib.checksum
Compiling module xil_defaultlib.ping
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.image_RAM
Compiling module xil_defaultlib.recv_image
Compiling module xil_defaultlib.trans_image
Compiling module xil_defaultlib.Arbiter
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_sync_stag...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_a...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(...
Compiling module fifo_generator_v13_2_2.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2(C_EN_SAFE...
Compiling module xil_defaultlib.queue
Compiling module xil_defaultlib.T_Arbiter
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.tb_TOP
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_TOP_behav
