
projeto-stm.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000064bc  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004b4  080065c8  080065c8  000075c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006a7c  08006a7c  00008090  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08006a7c  08006a7c  00008090  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08006a7c  08006a7c  00008090  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006a7c  08006a7c  00007a7c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006a80  08006a80  00007a80  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000090  20000000  08006a84  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000310  20000090  08006b14  00008090  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200003a0  08006b14  000083a0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00008090  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000de91  00000000  00000000  000080b9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000027ec  00000000  00000000  00015f4a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e88  00000000  00000000  00018738  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000b29  00000000  00000000  000195c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018eed  00000000  00000000  0001a0e9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00010af0  00000000  00000000  00032fd6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009147a  00000000  00000000  00043ac6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000d4f40  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004724  00000000  00000000  000d4f84  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007a  00000000  00000000  000d96a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000090 	.word	0x20000090
 8000128:	00000000 	.word	0x00000000
 800012c:	080065b0 	.word	0x080065b0

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000094 	.word	0x20000094
 8000148:	080065b0 	.word	0x080065b0

0800014c <Joystick_Init>:
// Faixa de "zona morta" (ajuste depois)
#define JOYSTICK_CENTER_LOW   1800
#define JOYSTICK_CENTER_HIGH  2300

void Joystick_Init(ADC_HandleTypeDef *hadc)
{
 800014c:	b480      	push	{r7}
 800014e:	b083      	sub	sp, #12
 8000150:	af00      	add	r7, sp, #0
 8000152:	6078      	str	r0, [r7, #4]
    joystick_adc = hadc;
 8000154:	4a03      	ldr	r2, [pc, #12]	@ (8000164 <Joystick_Init+0x18>)
 8000156:	687b      	ldr	r3, [r7, #4]
 8000158:	6013      	str	r3, [r2, #0]
}
 800015a:	bf00      	nop
 800015c:	370c      	adds	r7, #12
 800015e:	46bd      	mov	sp, r7
 8000160:	bc80      	pop	{r7}
 8000162:	4770      	bx	lr
 8000164:	200000ac 	.word	0x200000ac

08000168 <Joystick_Read>:

uint16_t Joystick_Read(void)
{
 8000168:	b580      	push	{r7, lr}
 800016a:	b082      	sub	sp, #8
 800016c:	af00      	add	r7, sp, #0
    HAL_ADC_Start(joystick_adc);
 800016e:	4b0e      	ldr	r3, [pc, #56]	@ (80001a8 <Joystick_Read+0x40>)
 8000170:	681b      	ldr	r3, [r3, #0]
 8000172:	4618      	mov	r0, r3
 8000174:	f002 f91e 	bl	80023b4 <HAL_ADC_Start>
    HAL_ADC_PollForConversion(joystick_adc, HAL_MAX_DELAY);
 8000178:	4b0b      	ldr	r3, [pc, #44]	@ (80001a8 <Joystick_Read+0x40>)
 800017a:	681b      	ldr	r3, [r3, #0]
 800017c:	f04f 31ff 	mov.w	r1, #4294967295
 8000180:	4618      	mov	r0, r3
 8000182:	f002 f9f1 	bl	8002568 <HAL_ADC_PollForConversion>
    uint16_t val = HAL_ADC_GetValue(joystick_adc);
 8000186:	4b08      	ldr	r3, [pc, #32]	@ (80001a8 <Joystick_Read+0x40>)
 8000188:	681b      	ldr	r3, [r3, #0]
 800018a:	4618      	mov	r0, r3
 800018c:	f002 faf2 	bl	8002774 <HAL_ADC_GetValue>
 8000190:	4603      	mov	r3, r0
 8000192:	80fb      	strh	r3, [r7, #6]
    HAL_ADC_Stop(joystick_adc);
 8000194:	4b04      	ldr	r3, [pc, #16]	@ (80001a8 <Joystick_Read+0x40>)
 8000196:	681b      	ldr	r3, [r3, #0]
 8000198:	4618      	mov	r0, r3
 800019a:	f002 f9b9 	bl	8002510 <HAL_ADC_Stop>
    return val;
 800019e:	88fb      	ldrh	r3, [r7, #6]
}
 80001a0:	4618      	mov	r0, r3
 80001a2:	3708      	adds	r7, #8
 80001a4:	46bd      	mov	sp, r7
 80001a6:	bd80      	pop	{r7, pc}
 80001a8:	200000ac 	.word	0x200000ac

080001ac <Joystick_GetState>:
 * 0 = parado
 * 1 = cima
 * 2 = baixo
 */
uint8_t Joystick_GetState(void)
{
 80001ac:	b580      	push	{r7, lr}
 80001ae:	b082      	sub	sp, #8
 80001b0:	af00      	add	r7, sp, #0
    uint16_t val = Joystick_Read();
 80001b2:	f7ff ffd9 	bl	8000168 <Joystick_Read>
 80001b6:	4603      	mov	r3, r0
 80001b8:	80fb      	strh	r3, [r7, #6]

    if (val < JOYSTICK_CENTER_LOW)
 80001ba:	88fb      	ldrh	r3, [r7, #6]
 80001bc:	f5b3 6fe1 	cmp.w	r3, #1800	@ 0x708
 80001c0:	d201      	bcs.n	80001c6 <Joystick_GetState+0x1a>
    {
        return 1; // cima
 80001c2:	2301      	movs	r3, #1
 80001c4:	e007      	b.n	80001d6 <Joystick_GetState+0x2a>
    }
    else if (val > JOYSTICK_CENTER_HIGH)
 80001c6:	88fb      	ldrh	r3, [r7, #6]
 80001c8:	f640 02fc 	movw	r2, #2300	@ 0x8fc
 80001cc:	4293      	cmp	r3, r2
 80001ce:	d901      	bls.n	80001d4 <Joystick_GetState+0x28>
    {
        return 2; // baixo
 80001d0:	2302      	movs	r3, #2
 80001d2:	e000      	b.n	80001d6 <Joystick_GetState+0x2a>
    }

    return 0; // centro
 80001d4:	2300      	movs	r3, #0
}
 80001d6:	4618      	mov	r0, r3
 80001d8:	3708      	adds	r7, #8
 80001da:	46bd      	mov	sp, r7
 80001dc:	bd80      	pop	{r7, pc}
	...

080001e0 <KEYPAD_ReadKey>:
// C1: B12, C2: B13, C3: B7, C4: B8
const uint16_t COL_PINS[4] = {GPIO_PIN_12, GPIO_PIN_13, GPIO_PIN_7, GPIO_PIN_8};
const GPIO_TypeDef* COL_PORTS[4] = {GPIOB, GPIOB, GPIOB, GPIOB}; // Todos os pinos de Coluna estão no GPIOB (Ótimo!)

// 3. Função Principal de Leitura
char KEYPAD_ReadKey(void) {
 80001e0:	b580      	push	{r7, lr}
 80001e2:	b084      	sub	sp, #16
 80001e4:	af00      	add	r7, sp, #0
    char key_pressed = 0;
 80001e6:	2300      	movs	r3, #0
 80001e8:	71fb      	strb	r3, [r7, #7]
    int row, col;

    // Loop de Varredura (ROW)
    for (row = 0; row < 4; row++) {
 80001ea:	2300      	movs	r3, #0
 80001ec:	60fb      	str	r3, [r7, #12]
 80001ee:	e05b      	b.n	80002a8 <KEYPAD_ReadKey+0xc8>

        // Coloca a Linha 'row' em LOW (varredura ativa)
        HAL_GPIO_WritePin((GPIO_TypeDef *)ROW_PORTS[row], ROW_PINS[row], GPIO_PIN_RESET);
 80001f0:	4a31      	ldr	r2, [pc, #196]	@ (80002b8 <KEYPAD_ReadKey+0xd8>)
 80001f2:	68fb      	ldr	r3, [r7, #12]
 80001f4:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80001f8:	4a30      	ldr	r2, [pc, #192]	@ (80002bc <KEYPAD_ReadKey+0xdc>)
 80001fa:	68fb      	ldr	r3, [r7, #12]
 80001fc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000200:	2200      	movs	r2, #0
 8000202:	4619      	mov	r1, r3
 8000204:	f002 feff 	bl	8003006 <HAL_GPIO_WritePin>

        // Loop de Leitura (COLUMN)
        for (col = 0; col < 4; col++) {
 8000208:	2300      	movs	r3, #0
 800020a:	60bb      	str	r3, [r7, #8]
 800020c:	e03a      	b.n	8000284 <KEYPAD_ReadKey+0xa4>

            // Lê o pino da coluna: se LOW, a tecla naquela (row, col) foi pressionada
            if (HAL_GPIO_ReadPin((GPIO_TypeDef *)COL_PORTS[col], COL_PINS[col]) == GPIO_PIN_RESET) {
 800020e:	4a2c      	ldr	r2, [pc, #176]	@ (80002c0 <KEYPAD_ReadKey+0xe0>)
 8000210:	68bb      	ldr	r3, [r7, #8]
 8000212:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000216:	492b      	ldr	r1, [pc, #172]	@ (80002c4 <KEYPAD_ReadKey+0xe4>)
 8000218:	68bb      	ldr	r3, [r7, #8]
 800021a:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800021e:	4619      	mov	r1, r3
 8000220:	4610      	mov	r0, r2
 8000222:	f002 fed9 	bl	8002fd8 <HAL_GPIO_ReadPin>
 8000226:	4603      	mov	r3, r0
 8000228:	2b00      	cmp	r3, #0
 800022a:	d128      	bne.n	800027e <KEYPAD_ReadKey+0x9e>

                // Tecla encontrada! Armazena o valor
                key_pressed = KEYPAD_KEYS[row][col];
 800022c:	4a26      	ldr	r2, [pc, #152]	@ (80002c8 <KEYPAD_ReadKey+0xe8>)
 800022e:	68fb      	ldr	r3, [r7, #12]
 8000230:	009b      	lsls	r3, r3, #2
 8000232:	441a      	add	r2, r3
 8000234:	68bb      	ldr	r3, [r7, #8]
 8000236:	4413      	add	r3, r2
 8000238:	781b      	ldrb	r3, [r3, #0]
 800023a:	71fb      	strb	r3, [r7, #7]

                // Espera um pouco para debouncing (ajuste este valor)
                HAL_Delay(100);
 800023c:	2064      	movs	r0, #100	@ 0x64
 800023e:	f001 ffbd 	bl	80021bc <HAL_Delay>

                // Coloca a Linha de volta em HIGH (reseta a varredura)
                HAL_GPIO_WritePin((GPIO_TypeDef *)ROW_PORTS[row], ROW_PINS[row], GPIO_PIN_SET);
 8000242:	4a1d      	ldr	r2, [pc, #116]	@ (80002b8 <KEYPAD_ReadKey+0xd8>)
 8000244:	68fb      	ldr	r3, [r7, #12]
 8000246:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800024a:	4a1c      	ldr	r2, [pc, #112]	@ (80002bc <KEYPAD_ReadKey+0xdc>)
 800024c:	68fb      	ldr	r3, [r7, #12]
 800024e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000252:	2201      	movs	r2, #1
 8000254:	4619      	mov	r1, r3
 8000256:	f002 fed6 	bl	8003006 <HAL_GPIO_WritePin>

                // Espera o debounce terminar para evitar repetição (polling)
                while (HAL_GPIO_ReadPin((GPIO_TypeDef *)COL_PORTS[col], COL_PINS[col]) == GPIO_PIN_RESET);
 800025a:	bf00      	nop
 800025c:	4a18      	ldr	r2, [pc, #96]	@ (80002c0 <KEYPAD_ReadKey+0xe0>)
 800025e:	68bb      	ldr	r3, [r7, #8]
 8000260:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000264:	4917      	ldr	r1, [pc, #92]	@ (80002c4 <KEYPAD_ReadKey+0xe4>)
 8000266:	68bb      	ldr	r3, [r7, #8]
 8000268:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800026c:	4619      	mov	r1, r3
 800026e:	4610      	mov	r0, r2
 8000270:	f002 feb2 	bl	8002fd8 <HAL_GPIO_ReadPin>
 8000274:	4603      	mov	r3, r0
 8000276:	2b00      	cmp	r3, #0
 8000278:	d0f0      	beq.n	800025c <KEYPAD_ReadKey+0x7c>

                return key_pressed;
 800027a:	79fb      	ldrb	r3, [r7, #7]
 800027c:	e018      	b.n	80002b0 <KEYPAD_ReadKey+0xd0>
        for (col = 0; col < 4; col++) {
 800027e:	68bb      	ldr	r3, [r7, #8]
 8000280:	3301      	adds	r3, #1
 8000282:	60bb      	str	r3, [r7, #8]
 8000284:	68bb      	ldr	r3, [r7, #8]
 8000286:	2b03      	cmp	r3, #3
 8000288:	ddc1      	ble.n	800020e <KEYPAD_ReadKey+0x2e>
            }
        }

        // Coloca a Linha de volta em HIGH (prepara para a próxima linha)
        HAL_GPIO_WritePin((GPIO_TypeDef *)ROW_PORTS[row], ROW_PINS[row], GPIO_PIN_SET);
 800028a:	4a0b      	ldr	r2, [pc, #44]	@ (80002b8 <KEYPAD_ReadKey+0xd8>)
 800028c:	68fb      	ldr	r3, [r7, #12]
 800028e:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8000292:	4a0a      	ldr	r2, [pc, #40]	@ (80002bc <KEYPAD_ReadKey+0xdc>)
 8000294:	68fb      	ldr	r3, [r7, #12]
 8000296:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800029a:	2201      	movs	r2, #1
 800029c:	4619      	mov	r1, r3
 800029e:	f002 feb2 	bl	8003006 <HAL_GPIO_WritePin>
    for (row = 0; row < 4; row++) {
 80002a2:	68fb      	ldr	r3, [r7, #12]
 80002a4:	3301      	adds	r3, #1
 80002a6:	60fb      	str	r3, [r7, #12]
 80002a8:	68fb      	ldr	r3, [r7, #12]
 80002aa:	2b03      	cmp	r3, #3
 80002ac:	dda0      	ble.n	80001f0 <KEYPAD_ReadKey+0x10>
    }
    return 0; // Nenhum botão pressionado
 80002ae:	2300      	movs	r3, #0
}
 80002b0:	4618      	mov	r0, r3
 80002b2:	3710      	adds	r7, #16
 80002b4:	46bd      	mov	sp, r7
 80002b6:	bd80      	pop	{r7, pc}
 80002b8:	20000000 	.word	0x20000000
 80002bc:	08006670 	.word	0x08006670
 80002c0:	20000010 	.word	0x20000010
 80002c4:	08006678 	.word	0x08006678
 80002c8:	08006660 	.word	0x08006660

080002cc <KEYPAD_GetWord>:
        // Desenha uma linha vazia para a entrada
        ST7789_DrawStringScaled(10, 110, "___", ST7789_COLOR_WHITE, ST7789_COLOR_BLACK, 4);
 }
// 4. Função de Entrada de Palavra (Bloqueante)
// Recebe o buffer onde a palavra será armazenada e o tamanho máximo
void KEYPAD_GetWord(char *buffer, uint8_t max_len) {
 80002cc:	b580      	push	{r7, lr}
 80002ce:	b088      	sub	sp, #32
 80002d0:	af02      	add	r7, sp, #8
 80002d2:	6078      	str	r0, [r7, #4]
 80002d4:	460b      	mov	r3, r1
 80002d6:	70fb      	strb	r3, [r7, #3]

    uint8_t current_index = 0;
 80002d8:	2300      	movs	r3, #0
 80002da:	75fb      	strb	r3, [r7, #23]
    char key = 0;
 80002dc:	2300      	movs	r3, #0
 80002de:	75bb      	strb	r3, [r7, #22]

    // Assegura que o buffer esteja vazio no início
    buffer[0] = '\0';
 80002e0:	687b      	ldr	r3, [r7, #4]
 80002e2:	2200      	movs	r2, #0
 80002e4:	701a      	strb	r2, [r3, #0]

    // 1. Prepara a Tela e Para o Jogo
    // Coordenadas para o display
    const uint16_t INPUT_X = 10;
 80002e6:	230a      	movs	r3, #10
 80002e8:	82bb      	strh	r3, [r7, #20]
    const uint16_t INPUT_Y_PROMPT = 130;
 80002ea:	2382      	movs	r3, #130	@ 0x82
 80002ec:	827b      	strh	r3, [r7, #18]
    const uint16_t INPUT_Y_TEXT = 150;
 80002ee:	2396      	movs	r3, #150	@ 0x96
 80002f0:	823b      	strh	r3, [r7, #16]
    const uint8_t SCALE = 2; // Escala do texto de entrada
 80002f2:	2302      	movs	r3, #2
 80002f4:	73fb      	strb	r3, [r7, #15]
    // Para o timer da bolinha (Interrompe a animação)
    //extern TIM_HandleTypeDef htim2;
    //HAL_TIM_Base_Stop_IT(&htim2);

    // Limpa a área de prompt e escreve o prompt inicial
    ST7789_FillRect(0, INPUT_Y_PROMPT, DISPLAY_WIDTH, 140, ST7789_COLOR_BLACK);
 80002f6:	8a79      	ldrh	r1, [r7, #18]
 80002f8:	2300      	movs	r3, #0
 80002fa:	9300      	str	r3, [sp, #0]
 80002fc:	238c      	movs	r3, #140	@ 0x8c
 80002fe:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8000302:	2000      	movs	r0, #0
 8000304:	f001 fb7a 	bl	80019fc <ST7789_FillRect>
    ST7789_DrawStringScaled(INPUT_X, INPUT_Y_PROMPT, "DIGITE:", ST7789_COLOR_WHITE, ST7789_COLOR_BLACK, SCALE);
 8000308:	8a79      	ldrh	r1, [r7, #18]
 800030a:	8ab8      	ldrh	r0, [r7, #20]
 800030c:	7bfb      	ldrb	r3, [r7, #15]
 800030e:	9301      	str	r3, [sp, #4]
 8000310:	2300      	movs	r3, #0
 8000312:	9300      	str	r3, [sp, #0]
 8000314:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000318:	4a33      	ldr	r2, [pc, #204]	@ (80003e8 <KEYPAD_GetWord+0x11c>)
 800031a:	f001 f95f 	bl	80015dc <ST7789_DrawStringScaled>

    // Loop de espera pela entrada (BLOQUEANTE)
    while (1) {

        // --- 1. LÊ UMA TECLA ---
        key = KEYPAD_ReadKey(); // Chama a sua função de varredura
 800031e:	f7ff ff5f 	bl	80001e0 <KEYPAD_ReadKey>
 8000322:	4603      	mov	r3, r0
 8000324:	75bb      	strb	r3, [r7, #22]

        // --- 2. PROCESSA A TECLA ---
        if (key != 0) {
 8000326:	7dbb      	ldrb	r3, [r7, #22]
 8000328:	2b00      	cmp	r3, #0
 800032a:	d055      	beq.n	80003d8 <KEYPAD_GetWord+0x10c>

            // Lógica de finalização: Tecla 'D'
            if (key == 'D') {
 800032c:	7dbb      	ldrb	r3, [r7, #22]
 800032e:	2b44      	cmp	r3, #68	@ 0x44
 8000330:	d109      	bne.n	8000346 <KEYPAD_GetWord+0x7a>
                buffer[current_index] = '\0'; // Termina a string
 8000332:	7dfb      	ldrb	r3, [r7, #23]
 8000334:	687a      	ldr	r2, [r7, #4]
 8000336:	4413      	add	r3, r2
 8000338:	2200      	movs	r2, #0
 800033a:	701a      	strb	r2, [r3, #0]

                // Mensagem de confirmação (opcional)
                //ST7789_DrawStringScaled(INPUT_X, 150, "INPUT FINALIZADO", ST7789_COLOR_BLUE, ST7789_COLOR_BLACK, 3);
                HAL_Delay(500); // Dá tempo para o usuário ver
 800033c:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000340:	f001 ff3c 	bl	80021bc <HAL_Delay>

                return; // Sai da função (o retorno do timer fica no main.c)
 8000344:	e04c      	b.n	80003e0 <KEYPAD_GetWord+0x114>
            }

            // Lógica de Backspace/Delete (Usando '*' como você sugeriu)
            else if (key == '*') {
 8000346:	7dbb      	ldrb	r3, [r7, #22]
 8000348:	2b2a      	cmp	r3, #42	@ 0x2a
 800034a:	d128      	bne.n	800039e <KEYPAD_GetWord+0xd2>
                if (current_index > 0) {
 800034c:	7dfb      	ldrb	r3, [r7, #23]
 800034e:	2b00      	cmp	r3, #0
 8000350:	d042      	beq.n	80003d8 <KEYPAD_GetWord+0x10c>
                    current_index--;
 8000352:	7dfb      	ldrb	r3, [r7, #23]
 8000354:	3b01      	subs	r3, #1
 8000356:	75fb      	strb	r3, [r7, #23]
                    buffer[current_index] = '\0'; // Remove o último caractere
 8000358:	7dfb      	ldrb	r3, [r7, #23]
 800035a:	687a      	ldr	r2, [r7, #4]
 800035c:	4413      	add	r3, r2
 800035e:	2200      	movs	r2, #0
 8000360:	701a      	strb	r2, [r3, #0]

                    // Limpa a linha de texto e redesenha o buffer
                    ST7789_FillRect(INPUT_X, INPUT_Y_TEXT, DISPLAY_WIDTH, INPUT_Y_TEXT + (10 * SCALE), ST7789_COLOR_BLACK);
 8000362:	7bfb      	ldrb	r3, [r7, #15]
 8000364:	b29b      	uxth	r3, r3
 8000366:	461a      	mov	r2, r3
 8000368:	0092      	lsls	r2, r2, #2
 800036a:	4413      	add	r3, r2
 800036c:	005b      	lsls	r3, r3, #1
 800036e:	b29a      	uxth	r2, r3
 8000370:	8a3b      	ldrh	r3, [r7, #16]
 8000372:	4413      	add	r3, r2
 8000374:	b29b      	uxth	r3, r3
 8000376:	8a39      	ldrh	r1, [r7, #16]
 8000378:	8ab8      	ldrh	r0, [r7, #20]
 800037a:	2200      	movs	r2, #0
 800037c:	9200      	str	r2, [sp, #0]
 800037e:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8000382:	f001 fb3b 	bl	80019fc <ST7789_FillRect>
                    ST7789_DrawStringScaled(INPUT_X, INPUT_Y_TEXT, buffer, ST7789_COLOR_WHITE, ST7789_COLOR_BLACK, SCALE);
 8000386:	8a39      	ldrh	r1, [r7, #16]
 8000388:	8ab8      	ldrh	r0, [r7, #20]
 800038a:	7bfb      	ldrb	r3, [r7, #15]
 800038c:	9301      	str	r3, [sp, #4]
 800038e:	2300      	movs	r3, #0
 8000390:	9300      	str	r3, [sp, #0]
 8000392:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000396:	687a      	ldr	r2, [r7, #4]
 8000398:	f001 f920 	bl	80015dc <ST7789_DrawStringScaled>
 800039c:	e01c      	b.n	80003d8 <KEYPAD_GetWord+0x10c>
                }
            }

            // Lógica de Armazenamento: Tecla normal
            else if (current_index < max_len - 1) { // max_len - 1 para o '\0'
 800039e:	7dfa      	ldrb	r2, [r7, #23]
 80003a0:	78fb      	ldrb	r3, [r7, #3]
 80003a2:	3b01      	subs	r3, #1
 80003a4:	429a      	cmp	r2, r3
 80003a6:	da17      	bge.n	80003d8 <KEYPAD_GetWord+0x10c>

                buffer[current_index++] = key;
 80003a8:	7dfb      	ldrb	r3, [r7, #23]
 80003aa:	1c5a      	adds	r2, r3, #1
 80003ac:	75fa      	strb	r2, [r7, #23]
 80003ae:	461a      	mov	r2, r3
 80003b0:	687b      	ldr	r3, [r7, #4]
 80003b2:	4413      	add	r3, r2
 80003b4:	7dba      	ldrb	r2, [r7, #22]
 80003b6:	701a      	strb	r2, [r3, #0]
                buffer[current_index] = '\0'; // Garante que é uma string válida
 80003b8:	7dfb      	ldrb	r3, [r7, #23]
 80003ba:	687a      	ldr	r2, [r7, #4]
 80003bc:	4413      	add	r3, r2
 80003be:	2200      	movs	r2, #0
 80003c0:	701a      	strb	r2, [r3, #0]

                // Exibe o caractere na tela (Desenha o buffer inteiro)
                ST7789_DrawStringScaled(INPUT_X, INPUT_Y_TEXT, buffer, ST7789_COLOR_WHITE, ST7789_COLOR_BLACK, SCALE);
 80003c2:	8a39      	ldrh	r1, [r7, #16]
 80003c4:	8ab8      	ldrh	r0, [r7, #20]
 80003c6:	7bfb      	ldrb	r3, [r7, #15]
 80003c8:	9301      	str	r3, [sp, #4]
 80003ca:	2300      	movs	r3, #0
 80003cc:	9300      	str	r3, [sp, #0]
 80003ce:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80003d2:	687a      	ldr	r2, [r7, #4]
 80003d4:	f001 f902 	bl	80015dc <ST7789_DrawStringScaled>
            }
        }

        // Pequeno delay para evitar que a CPU fique 100% ocupada no loop (Polling)
        HAL_Delay(10);
 80003d8:	200a      	movs	r0, #10
 80003da:	f001 feef 	bl	80021bc <HAL_Delay>
        key = KEYPAD_ReadKey(); // Chama a sua função de varredura
 80003de:	e79e      	b.n	800031e <KEYPAD_GetWord+0x52>
    }
}
 80003e0:	3718      	adds	r7, #24
 80003e2:	46bd      	mov	sp, r7
 80003e4:	bd80      	pop	{r7, pc}
 80003e6:	bf00      	nop
 80003e8:	080065d8 	.word	0x080065d8

080003ec <Buzzer_Start>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

// Funções para controlar o PWM do BUZZER ----------------------------------
void Buzzer_Start(void)
{
 80003ec:	b580      	push	{r7, lr}
 80003ee:	b088      	sub	sp, #32
 80003f0:	af00      	add	r7, sp, #0
    // 1. Configurar o TIM1 para a frequência audível (3kHz)
    TIM_OC_InitTypeDef sConfigOC = {0};
 80003f2:	1d3b      	adds	r3, r7, #4
 80003f4:	2200      	movs	r2, #0
 80003f6:	601a      	str	r2, [r3, #0]
 80003f8:	605a      	str	r2, [r3, #4]
 80003fa:	609a      	str	r2, [r3, #8]
 80003fc:	60da      	str	r2, [r3, #12]
 80003fe:	611a      	str	r2, [r3, #16]
 8000400:	615a      	str	r2, [r3, #20]
 8000402:	619a      	str	r2, [r3, #24]

    sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000404:	2360      	movs	r3, #96	@ 0x60
 8000406:	607b      	str	r3, [r7, #4]
    sConfigOC.Pulse = BUZZER_DUTY_CYCLE;
 8000408:	f240 33e7 	movw	r3, #999	@ 0x3e7
 800040c:	60bb      	str	r3, [r7, #8]
    sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800040e:	2300      	movs	r3, #0
 8000410:	60fb      	str	r3, [r7, #12]
    sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000412:	2300      	movs	r3, #0
 8000414:	617b      	str	r3, [r7, #20]

    // Configura o Período para a frequência do tom (3kHz)
    htim1.Init.Period = BUZZER_PERIOD_COLLISION;
 8000416:	4b0d      	ldr	r3, [pc, #52]	@ (800044c <Buzzer_Start+0x60>)
 8000418:	f240 72cf 	movw	r2, #1999	@ 0x7cf
 800041c:	60da      	str	r2, [r3, #12]
    HAL_TIM_Base_Init(&htim1); // Aplica o novo período
 800041e:	480b      	ldr	r0, [pc, #44]	@ (800044c <Buzzer_Start+0x60>)
 8000420:	f003 fe15 	bl	800404e <HAL_TIM_Base_Init>

    // Configura e inicia o Canal 3 (CH3) - PA10 esta conectado aqui
    if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000424:	1d3b      	adds	r3, r7, #4
 8000426:	2208      	movs	r2, #8
 8000428:	4619      	mov	r1, r3
 800042a:	4808      	ldr	r0, [pc, #32]	@ (800044c <Buzzer_Start+0x60>)
 800042c:	f004 f92c 	bl	8004688 <HAL_TIM_PWM_ConfigChannel>
 8000430:	4603      	mov	r3, r0
 8000432:	2b00      	cmp	r3, #0
 8000434:	d001      	beq.n	800043a <Buzzer_Start+0x4e>
    {
      Error_Handler();
 8000436:	f001 f813 	bl	8001460 <Error_Handler>
    }

    // 2. Iniciar o PWM (Se for Complementar - CH3N - pode precisar do Start/Stop N)
    HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 800043a:	2108      	movs	r1, #8
 800043c:	4803      	ldr	r0, [pc, #12]	@ (800044c <Buzzer_Start+0x60>)
 800043e:	f003 ff2d 	bl	800429c <HAL_TIM_PWM_Start>
}
 8000442:	bf00      	nop
 8000444:	3720      	adds	r7, #32
 8000446:	46bd      	mov	sp, r7
 8000448:	bd80      	pop	{r7, pc}
 800044a:	bf00      	nop
 800044c:	20000150 	.word	0x20000150

08000450 <Buzzer_Stop>:

void Buzzer_Stop(void)
{
 8000450:	b580      	push	{r7, lr}
 8000452:	af00      	add	r7, sp, #0
    // Parar o PWM e garantir silêncio
    HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_3);
 8000454:	2108      	movs	r1, #8
 8000456:	480a      	ldr	r0, [pc, #40]	@ (8000480 <Buzzer_Stop+0x30>)
 8000458:	f003 ffc2 	bl	80043e0 <HAL_TIM_PWM_Stop>

    // Restaurar o Periodo do TIM1 para o Backlight (do seu código MX_TIM1_Init: 999)
    htim1.Init.Period = 999;
 800045c:	4b08      	ldr	r3, [pc, #32]	@ (8000480 <Buzzer_Stop+0x30>)
 800045e:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000462:	60da      	str	r2, [r3, #12]
    HAL_TIM_Base_Init(&htim1);
 8000464:	4806      	ldr	r0, [pc, #24]	@ (8000480 <Buzzer_Stop+0x30>)
 8000466:	f003 fdf2 	bl	800404e <HAL_TIM_Base_Init>

    // Restaurar o ciclo de trabalho do Backlight (Assumindo 100% como no seu código)
    __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, 999);
 800046a:	4b05      	ldr	r3, [pc, #20]	@ (8000480 <Buzzer_Stop+0x30>)
 800046c:	681b      	ldr	r3, [r3, #0]
 800046e:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000472:	63da      	str	r2, [r3, #60]	@ 0x3c

    // Reiniciar o PWM do Backlight
    HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 8000474:	2108      	movs	r1, #8
 8000476:	4802      	ldr	r0, [pc, #8]	@ (8000480 <Buzzer_Stop+0x30>)
 8000478:	f003 ff10 	bl	800429c <HAL_TIM_PWM_Start>
}
 800047c:	bf00      	nop
 800047e:	bd80      	pop	{r7, pc}
 8000480:	20000150 	.word	0x20000150

08000484 <GenerateNewMathQuestion>:

/**
  * @brief Gera uma nova pergunta de multiplicação ou divisão.
  * @retval None
  */
void GenerateNewMathQuestion(void) {
 8000484:	b580      	push	{r7, lr}
 8000486:	b082      	sub	sp, #8
 8000488:	af00      	add	r7, sp, #0
    uint8_t op_choice = rand() % 2; // 0: Multiplicação, 1: Divisão
 800048a:	f004 fe4f 	bl	800512c <rand>
 800048e:	4603      	mov	r3, r0
 8000490:	2b00      	cmp	r3, #0
 8000492:	f003 0301 	and.w	r3, r3, #1
 8000496:	bfb8      	it	lt
 8000498:	425b      	neglt	r3, r3
 800049a:	71fb      	strb	r3, [r7, #7]

    if (op_choice == 0) { // Multiplicação (Geração de números entre 2 e 12)
 800049c:	79fb      	ldrb	r3, [r7, #7]
 800049e:	2b00      	cmp	r3, #0
 80004a0:	d138      	bne.n	8000514 <GenerateNewMathQuestion+0x90>
        g_operador = 'x';
 80004a2:	4b39      	ldr	r3, [pc, #228]	@ (8000588 <GenerateNewMathQuestion+0x104>)
 80004a4:	2278      	movs	r2, #120	@ 0x78
 80004a6:	701a      	strb	r2, [r3, #0]

        // Mantemos um range menor (2 a 12) para que o resultado máximo (12*12 = 144)
        // caiba confortavelmente nas suas variáveis g_num1/g_num2 (uint8_t, max 255).
        g_num1 = (rand() % 11) + 2; // Range [2, 12]
 80004a8:	f004 fe40 	bl	800512c <rand>
 80004ac:	4601      	mov	r1, r0
 80004ae:	4b37      	ldr	r3, [pc, #220]	@ (800058c <GenerateNewMathQuestion+0x108>)
 80004b0:	fb83 2301 	smull	r2, r3, r3, r1
 80004b4:	105a      	asrs	r2, r3, #1
 80004b6:	17cb      	asrs	r3, r1, #31
 80004b8:	1ad2      	subs	r2, r2, r3
 80004ba:	4613      	mov	r3, r2
 80004bc:	009b      	lsls	r3, r3, #2
 80004be:	4413      	add	r3, r2
 80004c0:	005b      	lsls	r3, r3, #1
 80004c2:	4413      	add	r3, r2
 80004c4:	1aca      	subs	r2, r1, r3
 80004c6:	b2d3      	uxtb	r3, r2
 80004c8:	3302      	adds	r3, #2
 80004ca:	b2da      	uxtb	r2, r3
 80004cc:	4b30      	ldr	r3, [pc, #192]	@ (8000590 <GenerateNewMathQuestion+0x10c>)
 80004ce:	701a      	strb	r2, [r3, #0]
        g_num2 = (rand() % 11) + 2; // Range [2, 12]
 80004d0:	f004 fe2c 	bl	800512c <rand>
 80004d4:	4601      	mov	r1, r0
 80004d6:	4b2d      	ldr	r3, [pc, #180]	@ (800058c <GenerateNewMathQuestion+0x108>)
 80004d8:	fb83 2301 	smull	r2, r3, r3, r1
 80004dc:	105a      	asrs	r2, r3, #1
 80004de:	17cb      	asrs	r3, r1, #31
 80004e0:	1ad2      	subs	r2, r2, r3
 80004e2:	4613      	mov	r3, r2
 80004e4:	009b      	lsls	r3, r3, #2
 80004e6:	4413      	add	r3, r2
 80004e8:	005b      	lsls	r3, r3, #1
 80004ea:	4413      	add	r3, r2
 80004ec:	1aca      	subs	r2, r1, r3
 80004ee:	b2d3      	uxtb	r3, r2
 80004f0:	3302      	adds	r3, #2
 80004f2:	b2da      	uxtb	r2, r3
 80004f4:	4b27      	ldr	r3, [pc, #156]	@ (8000594 <GenerateNewMathQuestion+0x110>)
 80004f6:	701a      	strb	r2, [r3, #0]

        g_resposta_correta = (int16_t)g_num1 * g_num2;
 80004f8:	4b25      	ldr	r3, [pc, #148]	@ (8000590 <GenerateNewMathQuestion+0x10c>)
 80004fa:	781b      	ldrb	r3, [r3, #0]
 80004fc:	b2db      	uxtb	r3, r3
 80004fe:	461a      	mov	r2, r3
 8000500:	4b24      	ldr	r3, [pc, #144]	@ (8000594 <GenerateNewMathQuestion+0x110>)
 8000502:	781b      	ldrb	r3, [r3, #0]
 8000504:	b2db      	uxtb	r3, r3
 8000506:	fb02 f303 	mul.w	r3, r2, r3
 800050a:	b29b      	uxth	r3, r3
 800050c:	b21a      	sxth	r2, r3
 800050e:	4b22      	ldr	r3, [pc, #136]	@ (8000598 <GenerateNewMathQuestion+0x114>)
 8000510:	801a      	strh	r2, [r3, #0]
 8000512:	e036      	b.n	8000582 <GenerateNewMathQuestion+0xfe>
    } else { // Divisão (Geração de divisão com resultado inteiro)
        g_operador = '/';
 8000514:	4b1c      	ldr	r3, [pc, #112]	@ (8000588 <GenerateNewMathQuestion+0x104>)
 8000516:	222f      	movs	r2, #47	@ 0x2f
 8000518:	701a      	strb	r2, [r3, #0]

        // 1. Gerar Quociente (Resultado) e Divisor (Ambos entre 2 e 12)
        uint8_t quociente = (rand() % 11) + 2; // Range [2, 12]
 800051a:	f004 fe07 	bl	800512c <rand>
 800051e:	4601      	mov	r1, r0
 8000520:	4b1a      	ldr	r3, [pc, #104]	@ (800058c <GenerateNewMathQuestion+0x108>)
 8000522:	fb83 2301 	smull	r2, r3, r3, r1
 8000526:	105a      	asrs	r2, r3, #1
 8000528:	17cb      	asrs	r3, r1, #31
 800052a:	1ad2      	subs	r2, r2, r3
 800052c:	4613      	mov	r3, r2
 800052e:	009b      	lsls	r3, r3, #2
 8000530:	4413      	add	r3, r2
 8000532:	005b      	lsls	r3, r3, #1
 8000534:	4413      	add	r3, r2
 8000536:	1aca      	subs	r2, r1, r3
 8000538:	b2d3      	uxtb	r3, r2
 800053a:	3302      	adds	r3, #2
 800053c:	71bb      	strb	r3, [r7, #6]
        uint8_t divisor = (rand() % 11) + 2;   // Range [2, 12]
 800053e:	f004 fdf5 	bl	800512c <rand>
 8000542:	4601      	mov	r1, r0
 8000544:	4b11      	ldr	r3, [pc, #68]	@ (800058c <GenerateNewMathQuestion+0x108>)
 8000546:	fb83 2301 	smull	r2, r3, r3, r1
 800054a:	105a      	asrs	r2, r3, #1
 800054c:	17cb      	asrs	r3, r1, #31
 800054e:	1ad2      	subs	r2, r2, r3
 8000550:	4613      	mov	r3, r2
 8000552:	009b      	lsls	r3, r3, #2
 8000554:	4413      	add	r3, r2
 8000556:	005b      	lsls	r3, r3, #1
 8000558:	4413      	add	r3, r2
 800055a:	1aca      	subs	r2, r1, r3
 800055c:	b2d3      	uxtb	r3, r2
 800055e:	3302      	adds	r3, #2
 8000560:	717b      	strb	r3, [r7, #5]

        // 2. Calcular o Dividendo (g_num1) para garantir resultado inteiro
        g_num1 = divisor * quociente; // Dividendo = Divisor * Quociente
 8000562:	797b      	ldrb	r3, [r7, #5]
 8000564:	79ba      	ldrb	r2, [r7, #6]
 8000566:	fb02 f303 	mul.w	r3, r2, r3
 800056a:	b2da      	uxtb	r2, r3
 800056c:	4b08      	ldr	r3, [pc, #32]	@ (8000590 <GenerateNewMathQuestion+0x10c>)
 800056e:	701a      	strb	r2, [r3, #0]

        // 3. Checagem de Overflow e Recalculo (Proteção)
        // Se o g_num1 (dividendo) for maior que 255 (máximo para uint8_t),
        // a conta pode ter problemas com a variável global g_num1.
        if (g_num1 > 255) {
 8000570:	4b07      	ldr	r3, [pc, #28]	@ (8000590 <GenerateNewMathQuestion+0x10c>)
 8000572:	781b      	ldrb	r3, [r3, #0]
             g_resposta_correta = (int16_t)g_num1 * g_num2;
             return;
        }

        // 4. Atribuir os valores finais
        g_num2 = divisor;              // O divisor
 8000574:	4a07      	ldr	r2, [pc, #28]	@ (8000594 <GenerateNewMathQuestion+0x110>)
 8000576:	797b      	ldrb	r3, [r7, #5]
 8000578:	7013      	strb	r3, [r2, #0]
        g_resposta_correta = quociente; // O resultado (quociente)
 800057a:	79bb      	ldrb	r3, [r7, #6]
 800057c:	b21a      	sxth	r2, r3
 800057e:	4b06      	ldr	r3, [pc, #24]	@ (8000598 <GenerateNewMathQuestion+0x114>)
 8000580:	801a      	strh	r2, [r3, #0]
    }
}
 8000582:	3708      	adds	r7, #8
 8000584:	46bd      	mov	sp, r7
 8000586:	bd80      	pop	{r7, pc}
 8000588:	20000236 	.word	0x20000236
 800058c:	2e8ba2e9 	.word	0x2e8ba2e9
 8000590:	20000234 	.word	0x20000234
 8000594:	20000235 	.word	0x20000235
 8000598:	20000238 	.word	0x20000238

0800059c <DrawPaddle>:
  * @brief Desenha ou apaga a raquete na tela.
  * @param color: Cor para preencher.
  * @retval None
  */
void DrawPaddle(uint16_t color)
{
 800059c:	b590      	push	{r4, r7, lr}
 800059e:	b087      	sub	sp, #28
 80005a0:	af02      	add	r7, sp, #8
 80005a2:	4603      	mov	r3, r0
 80005a4:	80fb      	strh	r3, [r7, #6]
    // Define o canto superior esquerdo (x0, y0)
    uint16_t x0 = PADDLE_X_POS;
 80005a6:	f44f 739b 	mov.w	r3, #310	@ 0x136
 80005aa:	81fb      	strh	r3, [r7, #14]
    uint16_t y0 = g_paddle_y;
 80005ac:	4b0b      	ldr	r3, [pc, #44]	@ (80005dc <DrawPaddle+0x40>)
 80005ae:	881b      	ldrh	r3, [r3, #0]
 80005b0:	81bb      	strh	r3, [r7, #12]

    // Define o canto inferior direito (x1, y1)
    // Subtraímos 1 da largura e altura para incluir o pixel inicial.
    uint16_t x1 = PADDLE_X_POS + PADDLE_WIDTH - 1;
 80005b2:	f44f 739d 	mov.w	r3, #314	@ 0x13a
 80005b6:	817b      	strh	r3, [r7, #10]
    uint16_t y1 = g_paddle_y + PADDLE_HEIGHT - 1;
 80005b8:	4b08      	ldr	r3, [pc, #32]	@ (80005dc <DrawPaddle+0x40>)
 80005ba:	881b      	ldrh	r3, [r3, #0]
 80005bc:	b29b      	uxth	r3, r3
 80005be:	333b      	adds	r3, #59	@ 0x3b
 80005c0:	813b      	strh	r3, [r7, #8]

    // Chama a função FillRect para desenhar o retângulo
    // Nota: A função FillRect que você compartilhou já lida com o WriteCommand(0x2C) e SPI.
    ST7789_FillRect(x0, y0, x1, y1, color);
 80005c2:	893c      	ldrh	r4, [r7, #8]
 80005c4:	897a      	ldrh	r2, [r7, #10]
 80005c6:	89b9      	ldrh	r1, [r7, #12]
 80005c8:	89f8      	ldrh	r0, [r7, #14]
 80005ca:	88fb      	ldrh	r3, [r7, #6]
 80005cc:	9300      	str	r3, [sp, #0]
 80005ce:	4623      	mov	r3, r4
 80005d0:	f001 fa14 	bl	80019fc <ST7789_FillRect>
}
 80005d4:	bf00      	nop
 80005d6:	3714      	adds	r7, #20
 80005d8:	46bd      	mov	sp, r7
 80005da:	bd90      	pop	{r4, r7, pc}
 80005dc:	20000020 	.word	0x20000020

080005e0 <UpdatePaddlePosition>:

/**
  * @brief Atualiza a posição da raquete baseado no joystick.
  * @retval None
  */
void UpdatePaddlePosition(void) {
 80005e0:	b590      	push	{r4, r7, lr}
 80005e2:	b089      	sub	sp, #36	@ 0x24
 80005e4:	af02      	add	r7, sp, #8
    // 1. Salva a posição Y atual (antiga)
    uint16_t y_old = g_paddle_y;
 80005e6:	4b3b      	ldr	r3, [pc, #236]	@ (80006d4 <UpdatePaddlePosition+0xf4>)
 80005e8:	881b      	ldrh	r3, [r3, #0]
 80005ea:	82fb      	strh	r3, [r7, #22]
	#define CLEANUP_MARGIN 2
    // 2. Lê o estado do joystick
    g_joystick_state = Joystick_GetState();
 80005ec:	f7ff fdde 	bl	80001ac <Joystick_GetState>
 80005f0:	4603      	mov	r3, r0
 80005f2:	461a      	mov	r2, r3
 80005f4:	4b38      	ldr	r3, [pc, #224]	@ (80006d8 <UpdatePaddlePosition+0xf8>)
 80005f6:	701a      	strb	r2, [r3, #0]

    // 3. Calcula a Nova Posição (g_paddle_y)
    if (g_joystick_state == 1) { // Cima
 80005f8:	4b37      	ldr	r3, [pc, #220]	@ (80006d8 <UpdatePaddlePosition+0xf8>)
 80005fa:	781b      	ldrb	r3, [r3, #0]
 80005fc:	b2db      	uxtb	r3, r3
 80005fe:	2b01      	cmp	r3, #1
 8000600:	d110      	bne.n	8000624 <UpdatePaddlePosition+0x44>
        // Usamos a subtração segura para evitar underflow (se g_paddle_y for uint16_t)
        if (g_paddle_y > PADDLE_MOVE_STEP) {
 8000602:	4b34      	ldr	r3, [pc, #208]	@ (80006d4 <UpdatePaddlePosition+0xf4>)
 8000604:	881b      	ldrh	r3, [r3, #0]
 8000606:	b29b      	uxth	r3, r3
 8000608:	2b04      	cmp	r3, #4
 800060a:	d907      	bls.n	800061c <UpdatePaddlePosition+0x3c>
             g_paddle_y -= PADDLE_MOVE_STEP;
 800060c:	4b31      	ldr	r3, [pc, #196]	@ (80006d4 <UpdatePaddlePosition+0xf4>)
 800060e:	881b      	ldrh	r3, [r3, #0]
 8000610:	b29b      	uxth	r3, r3
 8000612:	3b04      	subs	r3, #4
 8000614:	b29a      	uxth	r2, r3
 8000616:	4b2f      	ldr	r3, [pc, #188]	@ (80006d4 <UpdatePaddlePosition+0xf4>)
 8000618:	801a      	strh	r2, [r3, #0]
 800061a:	e00f      	b.n	800063c <UpdatePaddlePosition+0x5c>
        } else {
             g_paddle_y = 0; // Se o movimento for maior que a posição atual, vai para 0
 800061c:	4b2d      	ldr	r3, [pc, #180]	@ (80006d4 <UpdatePaddlePosition+0xf4>)
 800061e:	2200      	movs	r2, #0
 8000620:	801a      	strh	r2, [r3, #0]
 8000622:	e00b      	b.n	800063c <UpdatePaddlePosition+0x5c>
        }
    } else if (g_joystick_state == 2) { // Baixo
 8000624:	4b2c      	ldr	r3, [pc, #176]	@ (80006d8 <UpdatePaddlePosition+0xf8>)
 8000626:	781b      	ldrb	r3, [r3, #0]
 8000628:	b2db      	uxtb	r3, r3
 800062a:	2b02      	cmp	r3, #2
 800062c:	d106      	bne.n	800063c <UpdatePaddlePosition+0x5c>
        g_paddle_y += PADDLE_MOVE_STEP;
 800062e:	4b29      	ldr	r3, [pc, #164]	@ (80006d4 <UpdatePaddlePosition+0xf4>)
 8000630:	881b      	ldrh	r3, [r3, #0]
 8000632:	b29b      	uxth	r3, r3
 8000634:	3304      	adds	r3, #4
 8000636:	b29a      	uxth	r2, r3
 8000638:	4b26      	ldr	r3, [pc, #152]	@ (80006d4 <UpdatePaddlePosition+0xf4>)
 800063a:	801a      	strh	r2, [r3, #0]
    }

    // 4. Limita a raquete dentro dos limites (CLIPPING ROBUSTO)
    if (g_paddle_y < 0) {
 800063c:	4b25      	ldr	r3, [pc, #148]	@ (80006d4 <UpdatePaddlePosition+0xf4>)
 800063e:	881b      	ldrh	r3, [r3, #0]
        g_paddle_y = 0;
    }
    if (g_paddle_y > DISPLAY_HEIGHT - PADDLE_HEIGHT) {
 8000640:	4b24      	ldr	r3, [pc, #144]	@ (80006d4 <UpdatePaddlePosition+0xf4>)
 8000642:	881b      	ldrh	r3, [r3, #0]
 8000644:	b29b      	uxth	r3, r3
 8000646:	2bb4      	cmp	r3, #180	@ 0xb4
 8000648:	d902      	bls.n	8000650 <UpdatePaddlePosition+0x70>
        g_paddle_y = DISPLAY_HEIGHT - PADDLE_HEIGHT;
 800064a:	4b22      	ldr	r3, [pc, #136]	@ (80006d4 <UpdatePaddlePosition+0xf4>)
 800064c:	22b4      	movs	r2, #180	@ 0xb4
 800064e:	801a      	strh	r2, [r3, #0]
    }

    // 5. Desenho Otimizado: SOMENTE se a posição MUDOU
    if (g_paddle_y != y_old) {
 8000650:	4b20      	ldr	r3, [pc, #128]	@ (80006d4 <UpdatePaddlePosition+0xf4>)
 8000652:	881b      	ldrh	r3, [r3, #0]
 8000654:	b29b      	uxth	r3, r3
 8000656:	8afa      	ldrh	r2, [r7, #22]
 8000658:	429a      	cmp	r2, r3
 800065a:	d037      	beq.n	80006cc <UpdatePaddlePosition+0xec>

        // --- APAGAR APENAS A DIFERENÇA (OTIMIZAÇÃO) ---

        // Se moveu para CIMA (y_old > g_paddle_y)
    	if (g_paddle_y < y_old) {
 800065c:	4b1d      	ldr	r3, [pc, #116]	@ (80006d4 <UpdatePaddlePosition+0xf4>)
 800065e:	881b      	ldrh	r3, [r3, #0]
 8000660:	b29b      	uxth	r3, r3
 8000662:	8afa      	ldrh	r2, [r7, #22]
 8000664:	429a      	cmp	r2, r3
 8000666:	d914      	bls.n	8000692 <UpdatePaddlePosition+0xb2>

    	    // Área a ser apagada: A base que sobrou na posição antiga

    	    // 1. Ajuste X: Começa a apagar um pouco antes da raquete
    	    uint16_t x0 = PADDLE_X_POS - CLEANUP_MARGIN;
 8000668:	f44f 739a 	mov.w	r3, #308	@ 0x134
 800066c:	81bb      	strh	r3, [r7, #12]

    	    // 2. Ajuste Y: O rastro na parte de baixo
    	    uint16_t y0 = y_old + PADDLE_HEIGHT - PADDLE_MOVE_STEP;
 800066e:	8afb      	ldrh	r3, [r7, #22]
 8000670:	3338      	adds	r3, #56	@ 0x38
 8000672:	817b      	strh	r3, [r7, #10]
    	    uint16_t y1 = y_old + PADDLE_HEIGHT - 1;
 8000674:	8afb      	ldrh	r3, [r7, #22]
 8000676:	333b      	adds	r3, #59	@ 0x3b
 8000678:	813b      	strh	r3, [r7, #8]

    	    // 3. Ajuste X: Termina de apagar um pouco depois da raquete
    	    uint16_t x1 = PADDLE_X_POS + PADDLE_WIDTH - 1 + CLEANUP_MARGIN;
 800067a:	f44f 739e 	mov.w	r3, #316	@ 0x13c
 800067e:	80fb      	strh	r3, [r7, #6]

    	    // Apaga o rastro
    	    ST7789_FillRect(x0, y0, x1, y1, ST7789_COLOR_BLACK);
 8000680:	893b      	ldrh	r3, [r7, #8]
 8000682:	88fa      	ldrh	r2, [r7, #6]
 8000684:	8979      	ldrh	r1, [r7, #10]
 8000686:	89b8      	ldrh	r0, [r7, #12]
 8000688:	2400      	movs	r4, #0
 800068a:	9400      	str	r4, [sp, #0]
 800068c:	f001 f9b6 	bl	80019fc <ST7789_FillRect>
 8000690:	e018      	b.n	80006c4 <UpdatePaddlePosition+0xe4>
    	}

    	// Se moveu para BAIXO (g_paddle_y > y_old)
    	else if (g_paddle_y > y_old) {
 8000692:	4b10      	ldr	r3, [pc, #64]	@ (80006d4 <UpdatePaddlePosition+0xf4>)
 8000694:	881b      	ldrh	r3, [r3, #0]
 8000696:	b29b      	uxth	r3, r3
 8000698:	8afa      	ldrh	r2, [r7, #22]
 800069a:	429a      	cmp	r2, r3
 800069c:	d212      	bcs.n	80006c4 <UpdatePaddlePosition+0xe4>

    	    // Área a ser apagada: O topo que ficou para trás na posição antiga

    	    // 1. Ajuste X: Começa a apagar um pouco antes da raquete
    	    uint16_t x0 = PADDLE_X_POS - CLEANUP_MARGIN;
 800069e:	f44f 739a 	mov.w	r3, #308	@ 0x134
 80006a2:	82bb      	strh	r3, [r7, #20]

    	    // 2. Ajuste Y: O rastro na parte de cima
    	    uint16_t y0 = y_old;
 80006a4:	8afb      	ldrh	r3, [r7, #22]
 80006a6:	827b      	strh	r3, [r7, #18]
    	    uint16_t y1 = y_old + PADDLE_MOVE_STEP - 1;
 80006a8:	8afb      	ldrh	r3, [r7, #22]
 80006aa:	3303      	adds	r3, #3
 80006ac:	823b      	strh	r3, [r7, #16]

    	    // 3. Ajuste X: Termina de apagar um pouco depois da raquete
    	    uint16_t x1 = PADDLE_X_POS + PADDLE_WIDTH - 1 + CLEANUP_MARGIN;
 80006ae:	f44f 739e 	mov.w	r3, #316	@ 0x13c
 80006b2:	81fb      	strh	r3, [r7, #14]

    	    // Apaga o rastro
    	    ST7789_FillRect(x0, y0, x1, y1, ST7789_COLOR_BLACK);
 80006b4:	8a3b      	ldrh	r3, [r7, #16]
 80006b6:	89fa      	ldrh	r2, [r7, #14]
 80006b8:	8a79      	ldrh	r1, [r7, #18]
 80006ba:	8ab8      	ldrh	r0, [r7, #20]
 80006bc:	2400      	movs	r4, #0
 80006be:	9400      	str	r4, [sp, #0]
 80006c0:	f001 f99c 	bl	80019fc <ST7789_FillRect>
    	}

        // --- DESENHAR O NOVO RETÂNGULO ---
        // Desenha o RETÂNGULO COMPLETO na nova posição (g_paddle_y)
        DrawPaddle(ST7789_COLOR_WHITE);
 80006c4:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 80006c8:	f7ff ff68 	bl	800059c <DrawPaddle>
    }
    // Se a posição não mudou, não faz nada.
}
 80006cc:	bf00      	nop
 80006ce:	371c      	adds	r7, #28
 80006d0:	46bd      	mov	sp, r7
 80006d2:	bd90      	pop	{r4, r7, pc}
 80006d4:	20000020 	.word	0x20000020
 80006d8:	2000023a 	.word	0x2000023a

080006dc <GameOver>:

void GameOver(void){
 80006dc:	b580      	push	{r7, lr}
 80006de:	b082      	sub	sp, #8
 80006e0:	af02      	add	r7, sp, #8

      ST7789_DrawStringScaled(20, 100, "GAME OVER", ST7789_COLOR_WHITE, ST7789_COLOR_BLACK, 4);
 80006e2:	2304      	movs	r3, #4
 80006e4:	9301      	str	r3, [sp, #4]
 80006e6:	2300      	movs	r3, #0
 80006e8:	9300      	str	r3, [sp, #0]
 80006ea:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80006ee:	4a05      	ldr	r2, [pc, #20]	@ (8000704 <GameOver+0x28>)
 80006f0:	2164      	movs	r1, #100	@ 0x64
 80006f2:	2014      	movs	r0, #20
 80006f4:	f000 ff72 	bl	80015dc <ST7789_DrawStringScaled>
      // O loop permanece aqui até um reset (ou lógica de reinício, se você adicionar)
      HAL_Delay(100); // Pequeno delay para evitar que o MCU gire ocioso muito rápido
 80006f8:	2064      	movs	r0, #100	@ 0x64
 80006fa:	f001 fd5f 	bl	80021bc <HAL_Delay>
}
 80006fe:	bf00      	nop
 8000700:	46bd      	mov	sp, r7
 8000702:	bd80      	pop	{r7, pc}
 8000704:	080065e0 	.word	0x080065e0

08000708 <new_game>:

void new_game(void){
 8000708:	b580      	push	{r7, lr}
 800070a:	b082      	sub	sp, #8
 800070c:	af02      	add	r7, sp, #8
	  ST7789_FillColor(ST7789_COLOR_BLACK); // Limpa a tela
 800070e:	2000      	movs	r0, #0
 8000710:	f001 f898 	bl	8001844 <ST7789_FillColor>
	  ST7789_DrawStringScaled(40, 100, "NEW GAME", ST7789_COLOR_WHITE, ST7789_COLOR_BLACK, 4);
 8000714:	2304      	movs	r3, #4
 8000716:	9301      	str	r3, [sp, #4]
 8000718:	2300      	movs	r3, #0
 800071a:	9300      	str	r3, [sp, #0]
 800071c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000720:	4a19      	ldr	r2, [pc, #100]	@ (8000788 <new_game+0x80>)
 8000722:	2164      	movs	r1, #100	@ 0x64
 8000724:	2028      	movs	r0, #40	@ 0x28
 8000726:	f000 ff59 	bl	80015dc <ST7789_DrawStringScaled>
	  HAL_Delay(150);
 800072a:	2096      	movs	r0, #150	@ 0x96
 800072c:	f001 fd46 	bl	80021bc <HAL_Delay>
	  cont_regressiva();
 8000730:	f000 f83a 	bl	80007a8 <cont_regressiva>
	  //Rotoma o jogo
	  // 2. REINICIALIZAÇÃO DA BOLINHA NO CENTRO
	  g_ball_x = DISPLAY_WIDTH / 2; // Centro Horizontal (320)
 8000734:	4b15      	ldr	r3, [pc, #84]	@ (800078c <new_game+0x84>)
 8000736:	22a0      	movs	r2, #160	@ 0xa0
 8000738:	801a      	strh	r2, [r3, #0]
	  g_ball_y = DISPLAY_HEIGHT / 2; // Centro Vertical (240)
 800073a:	4b15      	ldr	r3, [pc, #84]	@ (8000790 <new_game+0x88>)
 800073c:	2278      	movs	r2, #120	@ 0x78
 800073e:	801a      	strh	r2, [r3, #0]

	  // Se BALL_BASE_DX for definido como 2, aqui será -2
	  g_ball_dx = -2; // Move 2 pixels no eixo X por interrupção
 8000740:	4b14      	ldr	r3, [pc, #80]	@ (8000794 <new_game+0x8c>)
 8000742:	22fe      	movs	r2, #254	@ 0xfe
 8000744:	701a      	strb	r2, [r3, #0]
	  g_ball_dy = 1; // Move 1 pixel no eixo Y por interrupção)
 8000746:	4b14      	ldr	r3, [pc, #80]	@ (8000798 <new_game+0x90>)
 8000748:	2201      	movs	r2, #1
 800074a:	701a      	strb	r2, [r3, #0]

	  g_program_state = 0; // Volta para o jogo
 800074c:	4b13      	ldr	r3, [pc, #76]	@ (800079c <new_game+0x94>)
 800074e:	2200      	movs	r2, #0
 8000750:	701a      	strb	r2, [r3, #0]
	  g_start_time = HAL_GetTick();
 8000752:	f001 fd29 	bl	80021a8 <HAL_GetTick>
 8000756:	4603      	mov	r3, r0
 8000758:	4a11      	ldr	r2, [pc, #68]	@ (80007a0 <new_game+0x98>)
 800075a:	6013      	str	r3, [r2, #0]
	  // A bolinha será desenhada na primeira interrupção do TIM2, mas a raquete deve ser imediata
	  DrawPaddle(ST7789_COLOR_WHITE); // Desenha a raquete na posição atual
 800075c:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8000760:	f7ff ff1c 	bl	800059c <DrawPaddle>
	  ST7789_DrawBall(g_ball_x, g_ball_y, ST7789_COLOR_WHITE); // Garante que a bolinha apareça antes da interrupção
 8000764:	4b09      	ldr	r3, [pc, #36]	@ (800078c <new_game+0x84>)
 8000766:	881b      	ldrh	r3, [r3, #0]
 8000768:	b29b      	uxth	r3, r3
 800076a:	4a09      	ldr	r2, [pc, #36]	@ (8000790 <new_game+0x88>)
 800076c:	8812      	ldrh	r2, [r2, #0]
 800076e:	b291      	uxth	r1, r2
 8000770:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000774:	4618      	mov	r0, r3
 8000776:	f001 f8e7 	bl	8001948 <ST7789_DrawBall>
	  HAL_TIM_Base_Start_IT(&htim2); // RETOMA A ANIMAÇÃO
 800077a:	480a      	ldr	r0, [pc, #40]	@ (80007a4 <new_game+0x9c>)
 800077c:	f003 fcb6 	bl	80040ec <HAL_TIM_Base_Start_IT>
}
 8000780:	bf00      	nop
 8000782:	46bd      	mov	sp, r7
 8000784:	bd80      	pop	{r7, pc}
 8000786:	bf00      	nop
 8000788:	080065ec 	.word	0x080065ec
 800078c:	20000022 	.word	0x20000022
 8000790:	20000024 	.word	0x20000024
 8000794:	20000026 	.word	0x20000026
 8000798:	20000027 	.word	0x20000027
 800079c:	2000022c 	.word	0x2000022c
 80007a0:	20000228 	.word	0x20000228
 80007a4:	20000198 	.word	0x20000198

080007a8 <cont_regressiva>:

void cont_regressiva(void){
 80007a8:	b580      	push	{r7, lr}
 80007aa:	b084      	sub	sp, #16
 80007ac:	af02      	add	r7, sp, #8
		// X = 108: Centralizado
		const uint16_t X_CENTERED = 148;
 80007ae:	2394      	movs	r3, #148	@ 0x94
 80007b0:	80fb      	strh	r3, [r7, #6]
		const uint16_t Y_POSITION = 100; // Mantendo a posição vertical
 80007b2:	2364      	movs	r3, #100	@ 0x64
 80007b4:	80bb      	strh	r3, [r7, #4]
		const uint8_t SCALE = 4;
 80007b6:	2304      	movs	r3, #4
 80007b8:	70fb      	strb	r3, [r7, #3]
	  ST7789_FillColor(ST7789_COLOR_BLACK); // Limpa a tela
 80007ba:	2000      	movs	r0, #0
 80007bc:	f001 f842 	bl	8001844 <ST7789_FillColor>
	  ST7789_DrawStringScaled(X_CENTERED, Y_POSITION, "3", ST7789_COLOR_WHITE, ST7789_COLOR_BLACK, SCALE);
 80007c0:	88b9      	ldrh	r1, [r7, #4]
 80007c2:	88f8      	ldrh	r0, [r7, #6]
 80007c4:	78fb      	ldrb	r3, [r7, #3]
 80007c6:	9301      	str	r3, [sp, #4]
 80007c8:	2300      	movs	r3, #0
 80007ca:	9300      	str	r3, [sp, #0]
 80007cc:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80007d0:	4a17      	ldr	r2, [pc, #92]	@ (8000830 <cont_regressiva+0x88>)
 80007d2:	f000 ff03 	bl	80015dc <ST7789_DrawStringScaled>
	  HAL_Delay(150);
 80007d6:	2096      	movs	r0, #150	@ 0x96
 80007d8:	f001 fcf0 	bl	80021bc <HAL_Delay>
	  ST7789_FillColor(ST7789_COLOR_BLACK); // Limpa a tela
 80007dc:	2000      	movs	r0, #0
 80007de:	f001 f831 	bl	8001844 <ST7789_FillColor>
	  ST7789_DrawStringScaled(X_CENTERED, Y_POSITION, "2", ST7789_COLOR_WHITE, ST7789_COLOR_BLACK, SCALE);
 80007e2:	88b9      	ldrh	r1, [r7, #4]
 80007e4:	88f8      	ldrh	r0, [r7, #6]
 80007e6:	78fb      	ldrb	r3, [r7, #3]
 80007e8:	9301      	str	r3, [sp, #4]
 80007ea:	2300      	movs	r3, #0
 80007ec:	9300      	str	r3, [sp, #0]
 80007ee:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80007f2:	4a10      	ldr	r2, [pc, #64]	@ (8000834 <cont_regressiva+0x8c>)
 80007f4:	f000 fef2 	bl	80015dc <ST7789_DrawStringScaled>
	  HAL_Delay(150);
 80007f8:	2096      	movs	r0, #150	@ 0x96
 80007fa:	f001 fcdf 	bl	80021bc <HAL_Delay>
	  ST7789_FillColor(ST7789_COLOR_BLACK); // Limpa a tela
 80007fe:	2000      	movs	r0, #0
 8000800:	f001 f820 	bl	8001844 <ST7789_FillColor>
	  ST7789_DrawStringScaled(X_CENTERED, Y_POSITION, "1", ST7789_COLOR_WHITE, ST7789_COLOR_BLACK, SCALE);
 8000804:	88b9      	ldrh	r1, [r7, #4]
 8000806:	88f8      	ldrh	r0, [r7, #6]
 8000808:	78fb      	ldrb	r3, [r7, #3]
 800080a:	9301      	str	r3, [sp, #4]
 800080c:	2300      	movs	r3, #0
 800080e:	9300      	str	r3, [sp, #0]
 8000810:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000814:	4a08      	ldr	r2, [pc, #32]	@ (8000838 <cont_regressiva+0x90>)
 8000816:	f000 fee1 	bl	80015dc <ST7789_DrawStringScaled>
	  HAL_Delay(150);
 800081a:	2096      	movs	r0, #150	@ 0x96
 800081c:	f001 fcce 	bl	80021bc <HAL_Delay>
	  ST7789_FillColor(ST7789_COLOR_BLACK); // Limpa a tela
 8000820:	2000      	movs	r0, #0
 8000822:	f001 f80f 	bl	8001844 <ST7789_FillColor>
}
 8000826:	bf00      	nop
 8000828:	3708      	adds	r7, #8
 800082a:	46bd      	mov	sp, r7
 800082c:	bd80      	pop	{r7, pc}
 800082e:	bf00      	nop
 8000830:	080065f8 	.word	0x080065f8
 8000834:	080065fc 	.word	0x080065fc
 8000838:	08006600 	.word	0x08006600

0800083c <GenerateStrongSeed>:
/**
  * @brief Gerar um valor aleatri oatraves do ruido do joystick
  * @retval None
  */
uint32_t GenerateStrongSeed(void) {
 800083c:	b580      	push	{r7, lr}
 800083e:	b084      	sub	sp, #16
 8000840:	af00      	add	r7, sp, #0
    // Fatores variáveis para iteração:
    // 1. Contador de ticks atual (Alto valor após a introdução de 5 segundos)
    uint32_t current_tick = HAL_GetTick();
 8000842:	f001 fcb1 	bl	80021a8 <HAL_GetTick>
 8000846:	6078      	str	r0, [r7, #4]

    // 2. Ruído do Joystick (ADC)
    uint32_t adc_reading = 0;
 8000848:	2300      	movs	r3, #0
 800084a:	60fb      	str	r3, [r7, #12]

    // Lista de iteração: Iteramos sobre o número de conversões do ADC.
    const int NUM_ITERATIONS = 32;
 800084c:	2320      	movs	r3, #32
 800084e:	603b      	str	r3, [r7, #0]

    HAL_ADC_Start(&hadc1);
 8000850:	4815      	ldr	r0, [pc, #84]	@ (80008a8 <GenerateStrongSeed+0x6c>)
 8000852:	f001 fdaf 	bl	80023b4 <HAL_ADC_Start>

    for (int i = 0; i < NUM_ITERATIONS; i++) {
 8000856:	2300      	movs	r3, #0
 8000858:	60bb      	str	r3, [r7, #8]
 800085a:	e017      	b.n	800088c <GenerateStrongSeed+0x50>
        if (HAL_ADC_PollForConversion(&hadc1, 10) == HAL_OK) {
 800085c:	210a      	movs	r1, #10
 800085e:	4812      	ldr	r0, [pc, #72]	@ (80008a8 <GenerateStrongSeed+0x6c>)
 8000860:	f001 fe82 	bl	8002568 <HAL_ADC_PollForConversion>
 8000864:	4603      	mov	r3, r0
 8000866:	2b00      	cmp	r3, #0
 8000868:	d10a      	bne.n	8000880 <GenerateStrongSeed+0x44>
            // Combina o ADC com o tick e o índice do loop (i)
            adc_reading ^= HAL_ADC_GetValue(&hadc1) + current_tick + i;
 800086a:	480f      	ldr	r0, [pc, #60]	@ (80008a8 <GenerateStrongSeed+0x6c>)
 800086c:	f001 ff82 	bl	8002774 <HAL_ADC_GetValue>
 8000870:	4602      	mov	r2, r0
 8000872:	687b      	ldr	r3, [r7, #4]
 8000874:	441a      	add	r2, r3
 8000876:	68bb      	ldr	r3, [r7, #8]
 8000878:	4413      	add	r3, r2
 800087a:	68fa      	ldr	r2, [r7, #12]
 800087c:	4053      	eors	r3, r2
 800087e:	60fb      	str	r3, [r7, #12]
        }
        // Usar um delay muito pequeno aqui aumenta a variância do ADC
        HAL_Delay(1);
 8000880:	2001      	movs	r0, #1
 8000882:	f001 fc9b 	bl	80021bc <HAL_Delay>
    for (int i = 0; i < NUM_ITERATIONS; i++) {
 8000886:	68bb      	ldr	r3, [r7, #8]
 8000888:	3301      	adds	r3, #1
 800088a:	60bb      	str	r3, [r7, #8]
 800088c:	68ba      	ldr	r2, [r7, #8]
 800088e:	683b      	ldr	r3, [r7, #0]
 8000890:	429a      	cmp	r2, r3
 8000892:	dbe3      	blt.n	800085c <GenerateStrongSeed+0x20>
    }

    HAL_ADC_Stop(&hadc1);
 8000894:	4804      	ldr	r0, [pc, #16]	@ (80008a8 <GenerateStrongSeed+0x6c>)
 8000896:	f001 fe3b 	bl	8002510 <HAL_ADC_Stop>

    // O valor final da semente é a combinação dos fatores iterados.
    return adc_reading ^ current_tick;
 800089a:	68fa      	ldr	r2, [r7, #12]
 800089c:	687b      	ldr	r3, [r7, #4]
 800089e:	4053      	eors	r3, r2
}
 80008a0:	4618      	mov	r0, r3
 80008a2:	3710      	adds	r7, #16
 80008a4:	46bd      	mov	sp, r7
 80008a6:	bd80      	pop	{r7, pc}
 80008a8:	200000c8 	.word	0x200000c8

080008ac <HAL_TIM_PeriodElapsedCallback>:
/**
  * @brief A função chamada pela HAL quando um Timer expira
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80008ac:	b590      	push	{r4, r7, lr}
 80008ae:	b08d      	sub	sp, #52	@ 0x34
 80008b0:	af02      	add	r7, sp, #8
 80008b2:	6078      	str	r0, [r7, #4]

    // Verifica se a interrupção é do Timer 2
	if (htim->Instance == TIM2)
 80008b4:	687b      	ldr	r3, [r7, #4]
 80008b6:	681b      	ldr	r3, [r3, #0]
 80008b8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80008bc:	f040 80fe 	bne.w	8000abc <HAL_TIM_PeriodElapsedCallback+0x210>
	    {
	    	// Executa apenas se estiver no estado de jogo (Rodando)
	    	if (g_program_state != 0) {
 80008c0:	4b80      	ldr	r3, [pc, #512]	@ (8000ac4 <HAL_TIM_PeriodElapsedCallback+0x218>)
 80008c2:	781b      	ldrb	r3, [r3, #0]
 80008c4:	b2db      	uxtb	r3, r3
 80008c6:	2b00      	cmp	r3, #0
 80008c8:	f040 80f7 	bne.w	8000aba <HAL_TIM_PeriodElapsedCallback+0x20e>
	    	    return; // Se não estiver rodando, apenas retorna
	    	}

	    	//Salvar a posição ANTIGA
			uint16_t x_old = g_ball_x;
 80008cc:	4b7e      	ldr	r3, [pc, #504]	@ (8000ac8 <HAL_TIM_PeriodElapsedCallback+0x21c>)
 80008ce:	881b      	ldrh	r3, [r3, #0]
 80008d0:	843b      	strh	r3, [r7, #32]
			uint16_t y_old = g_ball_y;
 80008d2:	4b7e      	ldr	r3, [pc, #504]	@ (8000acc <HAL_TIM_PeriodElapsedCallback+0x220>)
 80008d4:	881b      	ldrh	r3, [r3, #0]
 80008d6:	83fb      	strh	r3, [r7, #30]

	    	uint8_t collision_detected = 0;
 80008d8:	2300      	movs	r3, #0
 80008da:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

	        // 2. CÁLCULO DE COLISÃO E BORDAS

	        // Verifica colisão nas laterais ESQUERDA (Eixo X: 0)
	        // NOTA: A colisão na lateral direita será a raquete ou o Game Over
	        if (g_ball_x + g_ball_dx <= BALL_RADIUS) {
 80008de:	4b7a      	ldr	r3, [pc, #488]	@ (8000ac8 <HAL_TIM_PeriodElapsedCallback+0x21c>)
 80008e0:	881b      	ldrh	r3, [r3, #0]
 80008e2:	b29b      	uxth	r3, r3
 80008e4:	461a      	mov	r2, r3
 80008e6:	4b7a      	ldr	r3, [pc, #488]	@ (8000ad0 <HAL_TIM_PeriodElapsedCallback+0x224>)
 80008e8:	781b      	ldrb	r3, [r3, #0]
 80008ea:	b25b      	sxtb	r3, r3
 80008ec:	4413      	add	r3, r2
 80008ee:	2b03      	cmp	r3, #3
 80008f0:	dc0b      	bgt.n	800090a <HAL_TIM_PeriodElapsedCallback+0x5e>
	            g_ball_dx = -g_ball_dx;
 80008f2:	4b77      	ldr	r3, [pc, #476]	@ (8000ad0 <HAL_TIM_PeriodElapsedCallback+0x224>)
 80008f4:	781b      	ldrb	r3, [r3, #0]
 80008f6:	b25b      	sxtb	r3, r3
 80008f8:	b2db      	uxtb	r3, r3
 80008fa:	425b      	negs	r3, r3
 80008fc:	b2db      	uxtb	r3, r3
 80008fe:	b25a      	sxtb	r2, r3
 8000900:	4b73      	ldr	r3, [pc, #460]	@ (8000ad0 <HAL_TIM_PeriodElapsedCallback+0x224>)
 8000902:	701a      	strb	r2, [r3, #0]
	            collision_detected = 1;
 8000904:	2301      	movs	r3, #1
 8000906:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			}
	        // Verifica colisão no topo/base (Eixo Y: 0 a 319)
			if (g_ball_y + g_ball_dy >= DISPLAY_HEIGHT - 1 - BALL_RADIUS || g_ball_y + g_ball_dy <= BALL_RADIUS) {
 800090a:	4b70      	ldr	r3, [pc, #448]	@ (8000acc <HAL_TIM_PeriodElapsedCallback+0x220>)
 800090c:	881b      	ldrh	r3, [r3, #0]
 800090e:	b29b      	uxth	r3, r3
 8000910:	461a      	mov	r2, r3
 8000912:	4b70      	ldr	r3, [pc, #448]	@ (8000ad4 <HAL_TIM_PeriodElapsedCallback+0x228>)
 8000914:	781b      	ldrb	r3, [r3, #0]
 8000916:	b25b      	sxtb	r3, r3
 8000918:	4413      	add	r3, r2
 800091a:	2beb      	cmp	r3, #235	@ 0xeb
 800091c:	dc09      	bgt.n	8000932 <HAL_TIM_PeriodElapsedCallback+0x86>
 800091e:	4b6b      	ldr	r3, [pc, #428]	@ (8000acc <HAL_TIM_PeriodElapsedCallback+0x220>)
 8000920:	881b      	ldrh	r3, [r3, #0]
 8000922:	b29b      	uxth	r3, r3
 8000924:	461a      	mov	r2, r3
 8000926:	4b6b      	ldr	r3, [pc, #428]	@ (8000ad4 <HAL_TIM_PeriodElapsedCallback+0x228>)
 8000928:	781b      	ldrb	r3, [r3, #0]
 800092a:	b25b      	sxtb	r3, r3
 800092c:	4413      	add	r3, r2
 800092e:	2b03      	cmp	r3, #3
 8000930:	dc0b      	bgt.n	800094a <HAL_TIM_PeriodElapsedCallback+0x9e>
				g_ball_dy = -g_ball_dy;
 8000932:	4b68      	ldr	r3, [pc, #416]	@ (8000ad4 <HAL_TIM_PeriodElapsedCallback+0x228>)
 8000934:	781b      	ldrb	r3, [r3, #0]
 8000936:	b25b      	sxtb	r3, r3
 8000938:	b2db      	uxtb	r3, r3
 800093a:	425b      	negs	r3, r3
 800093c:	b2db      	uxtb	r3, r3
 800093e:	b25a      	sxtb	r2, r3
 8000940:	4b64      	ldr	r3, [pc, #400]	@ (8000ad4 <HAL_TIM_PeriodElapsedCallback+0x228>)
 8000942:	701a      	strb	r2, [r3, #0]
				collision_detected = 1;
 8000944:	2301      	movs	r3, #1
 8000946:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			}

			// --- COLISÃO COM A RAQUETE (LADO DIREITO) ---
	        // 1. Previsão da Próxima Posição da Borda Direita da Bolinha
	        uint16_t next_ball_right_x = g_ball_x + g_ball_dx + BALL_RADIUS;
 800094a:	4b61      	ldr	r3, [pc, #388]	@ (8000ad0 <HAL_TIM_PeriodElapsedCallback+0x224>)
 800094c:	781b      	ldrb	r3, [r3, #0]
 800094e:	b25b      	sxtb	r3, r3
 8000950:	b29a      	uxth	r2, r3
 8000952:	4b5d      	ldr	r3, [pc, #372]	@ (8000ac8 <HAL_TIM_PeriodElapsedCallback+0x21c>)
 8000954:	881b      	ldrh	r3, [r3, #0]
 8000956:	b29b      	uxth	r3, r3
 8000958:	4413      	add	r3, r2
 800095a:	b29b      	uxth	r3, r3
 800095c:	3303      	adds	r3, #3
 800095e:	83bb      	strh	r3, [r7, #28]
	        uint16_t ball_y_top = g_ball_y - BALL_RADIUS;
 8000960:	4b5a      	ldr	r3, [pc, #360]	@ (8000acc <HAL_TIM_PeriodElapsedCallback+0x220>)
 8000962:	881b      	ldrh	r3, [r3, #0]
 8000964:	b29b      	uxth	r3, r3
 8000966:	3b03      	subs	r3, #3
 8000968:	837b      	strh	r3, [r7, #26]
	        uint16_t ball_y_bottom = g_ball_y + BALL_RADIUS;
 800096a:	4b58      	ldr	r3, [pc, #352]	@ (8000acc <HAL_TIM_PeriodElapsedCallback+0x220>)
 800096c:	881b      	ldrh	r3, [r3, #0]
 800096e:	b29b      	uxth	r3, r3
 8000970:	3303      	adds	r3, #3
 8000972:	833b      	strh	r3, [r7, #24]

	        // 2. Verifica se a bolinha está indo para a direita e cruzou a posição X da Raquete
	        if (g_ball_dx > 0 && next_ball_right_x >= PADDLE_X_POS) {
 8000974:	4b56      	ldr	r3, [pc, #344]	@ (8000ad0 <HAL_TIM_PeriodElapsedCallback+0x224>)
 8000976:	781b      	ldrb	r3, [r3, #0]
 8000978:	b25b      	sxtb	r3, r3
 800097a:	2b00      	cmp	r3, #0
 800097c:	dd35      	ble.n	80009ea <HAL_TIM_PeriodElapsedCallback+0x13e>
 800097e:	8bbb      	ldrh	r3, [r7, #28]
 8000980:	f5b3 7f9b 	cmp.w	r3, #310	@ 0x136
 8000984:	d331      	bcc.n	80009ea <HAL_TIM_PeriodElapsedCallback+0x13e>

	            // 3. Verifica se a bolinha está dentro da altura (Y) da Raquete
	            if (ball_y_bottom >= g_paddle_y && ball_y_top <= g_paddle_y + PADDLE_HEIGHT) {
 8000986:	4b54      	ldr	r3, [pc, #336]	@ (8000ad8 <HAL_TIM_PeriodElapsedCallback+0x22c>)
 8000988:	881b      	ldrh	r3, [r3, #0]
 800098a:	b29b      	uxth	r3, r3
 800098c:	8b3a      	ldrh	r2, [r7, #24]
 800098e:	429a      	cmp	r2, r3
 8000990:	d317      	bcc.n	80009c2 <HAL_TIM_PeriodElapsedCallback+0x116>
 8000992:	8b7a      	ldrh	r2, [r7, #26]
 8000994:	4b50      	ldr	r3, [pc, #320]	@ (8000ad8 <HAL_TIM_PeriodElapsedCallback+0x22c>)
 8000996:	881b      	ldrh	r3, [r3, #0]
 8000998:	b29b      	uxth	r3, r3
 800099a:	333c      	adds	r3, #60	@ 0x3c
 800099c:	429a      	cmp	r2, r3
 800099e:	dc10      	bgt.n	80009c2 <HAL_TIM_PeriodElapsedCallback+0x116>
	                // COLISÃO COM A RAQUETE DETECTADA!
	            	g_ball_x = PADDLE_X_POS - BALL_RADIUS;
 80009a0:	4b49      	ldr	r3, [pc, #292]	@ (8000ac8 <HAL_TIM_PeriodElapsedCallback+0x21c>)
 80009a2:	f240 1233 	movw	r2, #307	@ 0x133
 80009a6:	801a      	strh	r2, [r3, #0]
	                g_ball_dx = -g_ball_dx; // Inverte o movimento X
 80009a8:	4b49      	ldr	r3, [pc, #292]	@ (8000ad0 <HAL_TIM_PeriodElapsedCallback+0x224>)
 80009aa:	781b      	ldrb	r3, [r3, #0]
 80009ac:	b25b      	sxtb	r3, r3
 80009ae:	b2db      	uxtb	r3, r3
 80009b0:	425b      	negs	r3, r3
 80009b2:	b2db      	uxtb	r3, r3
 80009b4:	b25a      	sxtb	r2, r3
 80009b6:	4b46      	ldr	r3, [pc, #280]	@ (8000ad0 <HAL_TIM_PeriodElapsedCallback+0x224>)
 80009b8:	701a      	strb	r2, [r3, #0]
	                collision_detected = 1;
 80009ba:	2301      	movs	r3, #1
 80009bc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80009c0:	e013      	b.n	80009ea <HAL_TIM_PeriodElapsedCallback+0x13e>
	                // Move a bolinha para evitar que ela "grude" na raquete
	                //g_ball_x = PADDLE_X_POS - BALL_RADIUS - 1;

	            } else {
	                // FIM DE JOGO: Bolinha passou pela direita
	                HAL_TIM_Base_Stop_IT(&htim2); // PÁRA A ANIMAÇÃO
 80009c2:	4846      	ldr	r0, [pc, #280]	@ (8000adc <HAL_TIM_PeriodElapsedCallback+0x230>)
 80009c4:	f003 fbe4 	bl	8004190 <HAL_TIM_Base_Stop_IT>
	                // Apaga a bolinha antes de mudar o estado
	                ST7789_DrawBall(g_ball_x, g_ball_y, ST7789_COLOR_BLACK);
 80009c8:	4b3f      	ldr	r3, [pc, #252]	@ (8000ac8 <HAL_TIM_PeriodElapsedCallback+0x21c>)
 80009ca:	881b      	ldrh	r3, [r3, #0]
 80009cc:	b29b      	uxth	r3, r3
 80009ce:	4a3f      	ldr	r2, [pc, #252]	@ (8000acc <HAL_TIM_PeriodElapsedCallback+0x220>)
 80009d0:	8812      	ldrh	r2, [r2, #0]
 80009d2:	b291      	uxth	r1, r2
 80009d4:	2200      	movs	r2, #0
 80009d6:	4618      	mov	r0, r3
 80009d8:	f000 ffb6 	bl	8001948 <ST7789_DrawBall>
	                DrawPaddle(ST7789_COLOR_BLACK); // Apaga a raquete
 80009dc:	2000      	movs	r0, #0
 80009de:	f7ff fddd 	bl	800059c <DrawPaddle>
	                g_program_state = 1; // Transiciona para o estado Game Over
 80009e2:	4b38      	ldr	r3, [pc, #224]	@ (8000ac4 <HAL_TIM_PeriodElapsedCallback+0x218>)
 80009e4:	2201      	movs	r2, #1
 80009e6:	701a      	strb	r2, [r3, #0]
	                return; // Sai da ISR
 80009e8:	e068      	b.n	8000abc <HAL_TIM_PeriodElapsedCallback+0x210>
	            }
	        }
		if (collision_detected) {
 80009ea:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80009ee:	2b00      	cmp	r3, #0
 80009f0:	d00b      	beq.n	8000a0a <HAL_TIM_PeriodElapsedCallback+0x15e>
				// Se o buzzer já estiver tocando, ignora (ou reinicia o tempo)
				if (g_buzzer_duration_counter == 0) {
 80009f2:	4b3b      	ldr	r3, [pc, #236]	@ (8000ae0 <HAL_TIM_PeriodElapsedCallback+0x234>)
 80009f4:	681b      	ldr	r3, [r3, #0]
 80009f6:	2b00      	cmp	r3, #0
 80009f8:	d107      	bne.n	8000a0a <HAL_TIM_PeriodElapsedCallback+0x15e>
				   g_buzzer_duration_counter = HAL_GetTick() + BUZZER_COLLISION_MS;
 80009fa:	f001 fbd5 	bl	80021a8 <HAL_GetTick>
 80009fe:	4603      	mov	r3, r0
 8000a00:	3332      	adds	r3, #50	@ 0x32
 8000a02:	4a37      	ldr	r2, [pc, #220]	@ (8000ae0 <HAL_TIM_PeriodElapsedCallback+0x234>)
 8000a04:	6013      	str	r3, [r2, #0]
				   Buzzer_Start();
 8000a06:	f7ff fcf1 	bl	80003ec <Buzzer_Start>
				}
		}
		// --- PASSO 2: Mover a Bolinha para a nova posição ---
		    // Fazemos o movimento SÓ DEPOIS de calcular o Bounding Box
		    uint16_t x_future = x_old + g_ball_dx;
 8000a0a:	4b31      	ldr	r3, [pc, #196]	@ (8000ad0 <HAL_TIM_PeriodElapsedCallback+0x224>)
 8000a0c:	781b      	ldrb	r3, [r3, #0]
 8000a0e:	b25b      	sxtb	r3, r3
 8000a10:	b29a      	uxth	r2, r3
 8000a12:	8c3b      	ldrh	r3, [r7, #32]
 8000a14:	4413      	add	r3, r2
 8000a16:	82fb      	strh	r3, [r7, #22]
		    uint16_t y_future = y_old + g_ball_dy;
 8000a18:	4b2e      	ldr	r3, [pc, #184]	@ (8000ad4 <HAL_TIM_PeriodElapsedCallback+0x228>)
 8000a1a:	781b      	ldrb	r3, [r3, #0]
 8000a1c:	b25b      	sxtb	r3, r3
 8000a1e:	b29a      	uxth	r2, r3
 8000a20:	8bfb      	ldrh	r3, [r7, #30]
 8000a22:	4413      	add	r3, r2
 8000a24:	82bb      	strh	r3, [r7, #20]

		    // 3. Apagamento da Área Abrangente
		    // Calcula a caixa que cobre (x_old, y_old) e (x_future, y_future)

		    // Ponto superior esquerdo (mínimo X e mínimo Y)
		    uint16_t x_min = (x_old < x_future) ? x_old : x_future;
 8000a26:	8afa      	ldrh	r2, [r7, #22]
 8000a28:	8c3b      	ldrh	r3, [r7, #32]
 8000a2a:	4293      	cmp	r3, r2
 8000a2c:	bf28      	it	cs
 8000a2e:	4613      	movcs	r3, r2
 8000a30:	827b      	strh	r3, [r7, #18]
		    uint16_t y_min = (y_old < y_future) ? y_old : y_future;
 8000a32:	8aba      	ldrh	r2, [r7, #20]
 8000a34:	8bfb      	ldrh	r3, [r7, #30]
 8000a36:	4293      	cmp	r3, r2
 8000a38:	bf28      	it	cs
 8000a3a:	4613      	movcs	r3, r2
 8000a3c:	823b      	strh	r3, [r7, #16]

		    // Ponto inferior direito (máximo X e máximo Y)
		    uint16_t x_max = (x_old > x_future) ? x_old : x_future;
 8000a3e:	8afa      	ldrh	r2, [r7, #22]
 8000a40:	8c3b      	ldrh	r3, [r7, #32]
 8000a42:	4293      	cmp	r3, r2
 8000a44:	bf38      	it	cc
 8000a46:	4613      	movcc	r3, r2
 8000a48:	81fb      	strh	r3, [r7, #14]
		    uint16_t y_max = (y_old > y_future) ? y_old : y_future;
 8000a4a:	8aba      	ldrh	r2, [r7, #20]
 8000a4c:	8bfb      	ldrh	r3, [r7, #30]
 8000a4e:	4293      	cmp	r3, r2
 8000a50:	bf38      	it	cc
 8000a52:	4613      	movcc	r3, r2
 8000a54:	81bb      	strh	r3, [r7, #12]

		    // Ajusta a caixa para incluir o Raio (BALL_RADIUS) e a margem de segurança (ex: +1 pixel)
		    // O apagamento deve ir de (x_min - R - 1) até (x_max + R + 1)

		    uint16_t x0_erase = x_min - BALL_RADIUS - 2;
 8000a56:	8a7b      	ldrh	r3, [r7, #18]
 8000a58:	3b05      	subs	r3, #5
 8000a5a:	817b      	strh	r3, [r7, #10]

		    uint16_t y0_erase = y_min - BALL_RADIUS - 2;
 8000a5c:	8a3b      	ldrh	r3, [r7, #16]
 8000a5e:	3b05      	subs	r3, #5
 8000a60:	813b      	strh	r3, [r7, #8]

		    uint16_t x1_erase = x_max + BALL_RADIUS + 2;
 8000a62:	89fb      	ldrh	r3, [r7, #14]
 8000a64:	3305      	adds	r3, #5
 8000a66:	84bb      	strh	r3, [r7, #36]	@ 0x24

		    uint16_t y1_erase = y_max + BALL_RADIUS + 2;
 8000a68:	89bb      	ldrh	r3, [r7, #12]
 8000a6a:	3305      	adds	r3, #5
 8000a6c:	847b      	strh	r3, [r7, #34]	@ 0x22

		    // Garante que não saímos dos limites da tela (0 a 319 / 0 a 239)
		    if (x0_erase < 0) x0_erase = 0;
		    if (y0_erase < 0) y0_erase = 0;
		    if (x1_erase >= DISPLAY_WIDTH) x1_erase = DISPLAY_WIDTH - 1;
 8000a6e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8000a70:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8000a74:	d302      	bcc.n	8000a7c <HAL_TIM_PeriodElapsedCallback+0x1d0>
 8000a76:	f240 133f 	movw	r3, #319	@ 0x13f
 8000a7a:	84bb      	strh	r3, [r7, #36]	@ 0x24
		    if (y1_erase >= DISPLAY_HEIGHT) y1_erase = DISPLAY_HEIGHT - 1;
 8000a7c:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8000a7e:	2bef      	cmp	r3, #239	@ 0xef
 8000a80:	d901      	bls.n	8000a86 <HAL_TIM_PeriodElapsedCallback+0x1da>
 8000a82:	23ef      	movs	r3, #239	@ 0xef
 8000a84:	847b      	strh	r3, [r7, #34]	@ 0x22

		    // Apaga a área completa com a cor de fundo (ST7789_COLOR_BLACK)
		    ST7789_FillRect(x0_erase, y0_erase, x1_erase, y1_erase, ST7789_COLOR_BLACK);
 8000a86:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8000a88:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8000a8a:	8939      	ldrh	r1, [r7, #8]
 8000a8c:	8978      	ldrh	r0, [r7, #10]
 8000a8e:	2400      	movs	r4, #0
 8000a90:	9400      	str	r4, [sp, #0]
 8000a92:	f000 ffb3 	bl	80019fc <ST7789_FillRect>

		    // 4. Mover a Bolinha para a nova posição e atualizar a global
		    g_ball_x = x_future;
 8000a96:	4a0c      	ldr	r2, [pc, #48]	@ (8000ac8 <HAL_TIM_PeriodElapsedCallback+0x21c>)
 8000a98:	8afb      	ldrh	r3, [r7, #22]
 8000a9a:	8013      	strh	r3, [r2, #0]
		    g_ball_y = y_future;
 8000a9c:	4a0b      	ldr	r2, [pc, #44]	@ (8000acc <HAL_TIM_PeriodElapsedCallback+0x220>)
 8000a9e:	8abb      	ldrh	r3, [r7, #20]
 8000aa0:	8013      	strh	r3, [r2, #0]

		    // 5. Desenhar a bolinha na nova posição:
		    ST7789_DrawBall(g_ball_x, g_ball_y, ST7789_COLOR_WHITE);
 8000aa2:	4b09      	ldr	r3, [pc, #36]	@ (8000ac8 <HAL_TIM_PeriodElapsedCallback+0x21c>)
 8000aa4:	881b      	ldrh	r3, [r3, #0]
 8000aa6:	b29b      	uxth	r3, r3
 8000aa8:	4a08      	ldr	r2, [pc, #32]	@ (8000acc <HAL_TIM_PeriodElapsedCallback+0x220>)
 8000aaa:	8812      	ldrh	r2, [r2, #0]
 8000aac:	b291      	uxth	r1, r2
 8000aae:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000ab2:	4618      	mov	r0, r3
 8000ab4:	f000 ff48 	bl	8001948 <ST7789_DrawBall>
 8000ab8:	e000      	b.n	8000abc <HAL_TIM_PeriodElapsedCallback+0x210>
	    	    return; // Se não estiver rodando, apenas retorna
 8000aba:	bf00      	nop

    }

}
 8000abc:	372c      	adds	r7, #44	@ 0x2c
 8000abe:	46bd      	mov	sp, r7
 8000ac0:	bd90      	pop	{r4, r7, pc}
 8000ac2:	bf00      	nop
 8000ac4:	2000022c 	.word	0x2000022c
 8000ac8:	20000022 	.word	0x20000022
 8000acc:	20000024 	.word	0x20000024
 8000ad0:	20000026 	.word	0x20000026
 8000ad4:	20000027 	.word	0x20000027
 8000ad8:	20000020 	.word	0x20000020
 8000adc:	20000198 	.word	0x20000198
 8000ae0:	20000230 	.word	0x20000230

08000ae4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ae4:	b580      	push	{r7, lr}
 8000ae6:	b096      	sub	sp, #88	@ 0x58
 8000ae8:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000aea:	f001 fb05 	bl	80020f8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000aee:	f000 f9d3 	bl	8000e98 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000af2:	f000 fbdf 	bl	80012b4 <MX_GPIO_Init>
  MX_TIM1_Init();
 8000af6:	f000 fa9f 	bl	8001038 <MX_TIM1_Init>
  MX_SPI1_Init();
 8000afa:	f000 fa67 	bl	8000fcc <MX_SPI1_Init>
  MX_TIM2_Init();
 8000afe:	f000 fb3d 	bl	800117c <MX_TIM2_Init>
  MX_TIM3_Init();
 8000b02:	f000 fb89 	bl	8001218 <MX_TIM3_Init>
  MX_ADC1_Init();
 8000b06:	f000 fa23 	bl	8000f50 <MX_ADC1_Init>
  Joystick_Init(&hadc1);
 8000b0a:	48bd      	ldr	r0, [pc, #756]	@ (8000e00 <main+0x31c>)
 8000b0c:	f7ff fb1e 	bl	800014c <Joystick_Init>

  /* USER CODE BEGIN 2 */

  	// 1. Ligar o Backlight (Brilho Máximo - 100%)
  	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 8000b10:	2108      	movs	r1, #8
 8000b12:	48bc      	ldr	r0, [pc, #752]	@ (8000e04 <main+0x320>)
 8000b14:	f003 fbc2 	bl	800429c <HAL_TIM_PWM_Start>
  	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, 999); // Period=999
 8000b18:	4bba      	ldr	r3, [pc, #744]	@ (8000e04 <main+0x320>)
 8000b1a:	681b      	ldr	r3, [r3, #0]
 8000b1c:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000b20:	63da      	str	r2, [r3, #60]	@ 0x3c

  	// 2. Inicializar o Display ST7789
  	ST7789_Init();
 8000b22:	f000 fe01 	bl	8001728 <ST7789_Init>
  	// 3. Ligar a Tela em uma cor escolhida
  	ST7789_FillColor(ST7789_COLOR_BLACK);
 8000b26:	2000      	movs	r0, #0
 8000b28:	f000 fe8c 	bl	8001844 <ST7789_FillColor>

  	// --- DEFINIÇÕES PARA O TEXTO ---
  	uint16_t TEXT_X = 10;
 8000b2c:	230a      	movs	r3, #10
 8000b2e:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
  	uint16_t TEXT_Y_LINE1 = 10;
 8000b32:	230a      	movs	r3, #10
 8000b34:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
  	uint16_t TEXT_Y_LINE2 = 45;
 8000b38:	232d      	movs	r3, #45	@ 0x2d
 8000b3a:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
 	uint16_t TEXT_Y_LINE3 = 80;
 8000b3e:	2350      	movs	r3, #80	@ 0x50
 8000b40:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
  	uint8_t scale_factor = 3;  //definir a escala que será escrito
 8000b44:	2303      	movs	r3, #3
 8000b46:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47

  	// LINHA 1
  	ST7789_DrawStringScaled(TEXT_X, TEXT_Y_LINE1, "OLA", ST7789_COLOR_WHITE, ST7789_COLOR_WHITE, scale_factor);
 8000b4a:	f8b7 104c 	ldrh.w	r1, [r7, #76]	@ 0x4c
 8000b4e:	f8b7 004e 	ldrh.w	r0, [r7, #78]	@ 0x4e
 8000b52:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8000b56:	9301      	str	r3, [sp, #4]
 8000b58:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000b5c:	9300      	str	r3, [sp, #0]
 8000b5e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000b62:	4aa9      	ldr	r2, [pc, #676]	@ (8000e08 <main+0x324>)
 8000b64:	f000 fd3a 	bl	80015dc <ST7789_DrawStringScaled>
  	// LINHA 2
  	ST7789_DrawStringScaled(TEXT_X, TEXT_Y_LINE2, "BEM VINDO AO", ST7789_COLOR_WHITE, ST7789_COLOR_WHITE, scale_factor);
 8000b68:	f8b7 104a 	ldrh.w	r1, [r7, #74]	@ 0x4a
 8000b6c:	f8b7 004e 	ldrh.w	r0, [r7, #78]	@ 0x4e
 8000b70:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8000b74:	9301      	str	r3, [sp, #4]
 8000b76:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000b7a:	9300      	str	r3, [sp, #0]
 8000b7c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000b80:	4aa2      	ldr	r2, [pc, #648]	@ (8000e0c <main+0x328>)
 8000b82:	f000 fd2b 	bl	80015dc <ST7789_DrawStringScaled>
  	// LINHA 3
  	ST7789_DrawStringScaled(TEXT_X, TEXT_Y_LINE3, "PONG", ST7789_COLOR_WHITE, ST7789_COLOR_WHITE, 4);
 8000b86:	f8b7 1048 	ldrh.w	r1, [r7, #72]	@ 0x48
 8000b8a:	f8b7 004e 	ldrh.w	r0, [r7, #78]	@ 0x4e
 8000b8e:	2304      	movs	r3, #4
 8000b90:	9301      	str	r3, [sp, #4]
 8000b92:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000b96:	9300      	str	r3, [sp, #0]
 8000b98:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000b9c:	4a9c      	ldr	r2, [pc, #624]	@ (8000e10 <main+0x32c>)
 8000b9e:	f000 fd1d 	bl	80015dc <ST7789_DrawStringScaled>
  	HAL_Delay(1500);
 8000ba2:	f240 50dc 	movw	r0, #1500	@ 0x5dc
 8000ba6:	f001 fb09 	bl	80021bc <HAL_Delay>
  	srand(GenerateStrongSeed());
 8000baa:	f7ff fe47 	bl	800083c <GenerateStrongSeed>
 8000bae:	4603      	mov	r3, r0
 8000bb0:	4618      	mov	r0, r3
 8000bb2:	f004 fa8d 	bl	80050d0 <srand>

  	// 1. Apagar a LINHA 1: Redesenha "OLA" usando a cor BRANCA (cor de fundo)
  	ST7789_DrawStringScaled(TEXT_X, TEXT_Y_LINE1, "OLA", ST7789_COLOR_BLACK, ST7789_COLOR_WHITE, scale_factor);
 8000bb6:	f8b7 104c 	ldrh.w	r1, [r7, #76]	@ 0x4c
 8000bba:	f8b7 004e 	ldrh.w	r0, [r7, #78]	@ 0x4e
 8000bbe:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8000bc2:	9301      	str	r3, [sp, #4]
 8000bc4:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000bc8:	9300      	str	r3, [sp, #0]
 8000bca:	2300      	movs	r3, #0
 8000bcc:	4a8e      	ldr	r2, [pc, #568]	@ (8000e08 <main+0x324>)
 8000bce:	f000 fd05 	bl	80015dc <ST7789_DrawStringScaled>

  	// 2. Apagar a LINHA 2: Redesenha "FIN" usando a cor BRANCA (cor de fundo)
  	ST7789_DrawStringScaled(TEXT_X, TEXT_Y_LINE2, "BEM VINDO AO", ST7789_COLOR_BLACK, ST7789_COLOR_WHITE, scale_factor);
 8000bd2:	f8b7 104a 	ldrh.w	r1, [r7, #74]	@ 0x4a
 8000bd6:	f8b7 004e 	ldrh.w	r0, [r7, #78]	@ 0x4e
 8000bda:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8000bde:	9301      	str	r3, [sp, #4]
 8000be0:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000be4:	9300      	str	r3, [sp, #0]
 8000be6:	2300      	movs	r3, #0
 8000be8:	4a88      	ldr	r2, [pc, #544]	@ (8000e0c <main+0x328>)
 8000bea:	f000 fcf7 	bl	80015dc <ST7789_DrawStringScaled>

  	// 2. Apagar a LINHA 3: Redesenha "" usando a cor BRANCA (cor de fundo)
  	ST7789_DrawStringScaled(TEXT_X, TEXT_Y_LINE3, "PONG", ST7789_COLOR_BLACK, ST7789_COLOR_WHITE, 4);
 8000bee:	f8b7 1048 	ldrh.w	r1, [r7, #72]	@ 0x48
 8000bf2:	f8b7 004e 	ldrh.w	r0, [r7, #78]	@ 0x4e
 8000bf6:	2304      	movs	r3, #4
 8000bf8:	9301      	str	r3, [sp, #4]
 8000bfa:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000bfe:	9300      	str	r3, [sp, #0]
 8000c00:	2300      	movs	r3, #0
 8000c02:	4a83      	ldr	r2, [pc, #524]	@ (8000e10 <main+0x32c>)
 8000c04:	f000 fcea 	bl	80015dc <ST7789_DrawStringScaled>
  	ST7789_FillColor(ST7789_COLOR_BLACK);
 8000c08:	2000      	movs	r0, #0
 8000c0a:	f000 fe1b 	bl	8001844 <ST7789_FillColor>
  	HAL_Delay(1000);
 8000c0e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000c12:	f001 fad3 	bl	80021bc <HAL_Delay>
  	cont_regressiva();
 8000c16:	f7ff fdc7 	bl	80007a8 <cont_regressiva>
  	g_program_state = 0; // Inicia no estado de "Rodando"
 8000c1a:	4b7e      	ldr	r3, [pc, #504]	@ (8000e14 <main+0x330>)
 8000c1c:	2200      	movs	r2, #0
 8000c1e:	701a      	strb	r2, [r3, #0]
  	// 1. Iniciar Timer da Bolinha e Estado
  	HAL_TIM_Base_Start_IT(&htim2); // Timer 50ms (animação)
 8000c20:	487d      	ldr	r0, [pc, #500]	@ (8000e18 <main+0x334>)
 8000c22:	f003 fa63 	bl	80040ec <HAL_TIM_Base_Start_IT>

  	// 2. Iniciar a contagem de 10 segundos
  	g_start_time = HAL_GetTick();
 8000c26:	f001 fabf 	bl	80021a8 <HAL_GetTick>
 8000c2a:	4603      	mov	r3, r0
 8000c2c:	4a7b      	ldr	r2, [pc, #492]	@ (8000e1c <main+0x338>)
 8000c2e:	6013      	str	r3, [r2, #0]
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  	while (1)
  	  {
  		  //HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
  		  HAL_Delay(50); // Mantenha um delay baixo para boa resposta do joystick
 8000c30:	2032      	movs	r0, #50	@ 0x32
 8000c32:	f001 fac3 	bl	80021bc <HAL_Delay>
  		  //Buzzer Stop
  		  if (g_buzzer_duration_counter > 0 && HAL_GetTick() >= g_buzzer_duration_counter) {
 8000c36:	4b7a      	ldr	r3, [pc, #488]	@ (8000e20 <main+0x33c>)
 8000c38:	681b      	ldr	r3, [r3, #0]
 8000c3a:	2b00      	cmp	r3, #0
 8000c3c:	d00b      	beq.n	8000c56 <main+0x172>
 8000c3e:	f001 fab3 	bl	80021a8 <HAL_GetTick>
 8000c42:	4602      	mov	r2, r0
 8000c44:	4b76      	ldr	r3, [pc, #472]	@ (8000e20 <main+0x33c>)
 8000c46:	681b      	ldr	r3, [r3, #0]
 8000c48:	429a      	cmp	r2, r3
 8000c4a:	d304      	bcc.n	8000c56 <main+0x172>
  		            Buzzer_Stop();
 8000c4c:	f7ff fc00 	bl	8000450 <Buzzer_Stop>
  		            g_buzzer_duration_counter = 0;
 8000c50:	4b73      	ldr	r3, [pc, #460]	@ (8000e20 <main+0x33c>)
 8000c52:	2200      	movs	r2, #0
 8000c54:	601a      	str	r2, [r3, #0]
  		  }
  		  // --- FLUXO DE ESTADOS ---

  		if (g_program_state == 0) {
 8000c56:	4b6f      	ldr	r3, [pc, #444]	@ (8000e14 <main+0x330>)
 8000c58:	781b      	ldrb	r3, [r3, #0]
 8000c5a:	b2db      	uxtb	r3, r3
 8000c5c:	2b00      	cmp	r3, #0
 8000c5e:	d102      	bne.n	8000c66 <main+0x182>
  		          // Estado 0: Rodando Normal (JOGO)
  		          UpdatePaddlePosition();
 8000c60:	f7ff fcbe 	bl	80005e0 <UpdatePaddlePosition>
 8000c64:	e7e4      	b.n	8000c30 <main+0x14c>
  		}

  		else if (g_program_state == 1) {
 8000c66:	4b6b      	ldr	r3, [pc, #428]	@ (8000e14 <main+0x330>)
 8000c68:	781b      	ldrb	r3, [r3, #0]
 8000c6a:	b2db      	uxtb	r3, r3
 8000c6c:	2b01      	cmp	r3, #1
 8000c6e:	f040 80f7 	bne.w	8000e60 <main+0x37c>
  		          // Estado 2: DESAFIO MATEMÁTICO (Processamento de Input)

  		          if (state_2_substate == 0) {
 8000c72:	4b6c      	ldr	r3, [pc, #432]	@ (8000e24 <main+0x340>)
 8000c74:	781b      	ldrb	r3, [r3, #0]
 8000c76:	b2db      	uxtb	r3, r3
 8000c78:	2b00      	cmp	r3, #0
 8000c7a:	d139      	bne.n	8000cf0 <main+0x20c>
  		              // SUBESTADO 0: CONFIGURAÇÃO/PREPARAR TELA
  		              GenerateNewMathQuestion();
 8000c7c:	f7ff fc02 	bl	8000484 <GenerateNewMathQuestion>

  		              // Desenha o prompt
  		              char question_str[30];
  		              sprintf(question_str, "%d %c %d = ?", g_num1, g_operador, g_num2);
 8000c80:	4b69      	ldr	r3, [pc, #420]	@ (8000e28 <main+0x344>)
 8000c82:	781b      	ldrb	r3, [r3, #0]
 8000c84:	b2db      	uxtb	r3, r3
 8000c86:	461a      	mov	r2, r3
 8000c88:	4b68      	ldr	r3, [pc, #416]	@ (8000e2c <main+0x348>)
 8000c8a:	781b      	ldrb	r3, [r3, #0]
 8000c8c:	b2db      	uxtb	r3, r3
 8000c8e:	4619      	mov	r1, r3
 8000c90:	4b67      	ldr	r3, [pc, #412]	@ (8000e30 <main+0x34c>)
 8000c92:	781b      	ldrb	r3, [r3, #0]
 8000c94:	b2db      	uxtb	r3, r3
 8000c96:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8000c9a:	9300      	str	r3, [sp, #0]
 8000c9c:	460b      	mov	r3, r1
 8000c9e:	4965      	ldr	r1, [pc, #404]	@ (8000e34 <main+0x350>)
 8000ca0:	f004 fbc8 	bl	8005434 <siprintf>

  		              ST7789_FillColor(ST7789_COLOR_BLACK); // Limpa a tela
 8000ca4:	2000      	movs	r0, #0
 8000ca6:	f000 fdcd 	bl	8001844 <ST7789_FillColor>
  		              HAL_Delay(100);
 8000caa:	2064      	movs	r0, #100	@ 0x64
 8000cac:	f001 fa86 	bl	80021bc <HAL_Delay>

  		              ST7789_DrawStringScaled(10, 50, "DESAFIO", ST7789_COLOR_WHITE, ST7789_COLOR_BLACK, 3);
 8000cb0:	2303      	movs	r3, #3
 8000cb2:	9301      	str	r3, [sp, #4]
 8000cb4:	2300      	movs	r3, #0
 8000cb6:	9300      	str	r3, [sp, #0]
 8000cb8:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000cbc:	4a5e      	ldr	r2, [pc, #376]	@ (8000e38 <main+0x354>)
 8000cbe:	2132      	movs	r1, #50	@ 0x32
 8000cc0:	200a      	movs	r0, #10
 8000cc2:	f000 fc8b 	bl	80015dc <ST7789_DrawStringScaled>
  		              ST7789_DrawStringScaled(10, 100, question_str, ST7789_COLOR_WHITE, ST7789_COLOR_BLACK, 2);
 8000cc6:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 8000cca:	2302      	movs	r3, #2
 8000ccc:	9301      	str	r3, [sp, #4]
 8000cce:	2300      	movs	r3, #0
 8000cd0:	9300      	str	r3, [sp, #0]
 8000cd2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000cd6:	2164      	movs	r1, #100	@ 0x64
 8000cd8:	200a      	movs	r0, #10
 8000cda:	f000 fc7f 	bl	80015dc <ST7789_DrawStringScaled>

  		              // Limpar o buffer de input (importante para nova entrada)
  		              memset(input_word, 0, sizeof(input_word));
 8000cde:	2210      	movs	r2, #16
 8000ce0:	2100      	movs	r1, #0
 8000ce2:	4856      	ldr	r0, [pc, #344]	@ (8000e3c <main+0x358>)
 8000ce4:	f004 fc0b 	bl	80054fe <memset>

  		              state_2_substate = 1; // Próximo subestado: Esperar Input
 8000ce8:	4b4e      	ldr	r3, [pc, #312]	@ (8000e24 <main+0x340>)
 8000cea:	2201      	movs	r2, #1
 8000cec:	701a      	strb	r2, [r3, #0]
 8000cee:	e79f      	b.n	8000c30 <main+0x14c>
  		          }

  		          else if (state_2_substate == 1) {
 8000cf0:	4b4c      	ldr	r3, [pc, #304]	@ (8000e24 <main+0x340>)
 8000cf2:	781b      	ldrb	r3, [r3, #0]
 8000cf4:	b2db      	uxtb	r3, r3
 8000cf6:	2b01      	cmp	r3, #1
 8000cf8:	d107      	bne.n	8000d0a <main+0x226>
  		              // SUBESTADO 1: CHAMA A FUNÇÃO BLOQUEANTE E RETORNA AQUI COM A RESPOSTA
  		              // Se KEYPAD_GetWord é BLOQUEANTE, ele travará aqui até 'D' ser pressionado.
  		              KEYPAD_GetWord(input_word, 16);
 8000cfa:	2110      	movs	r1, #16
 8000cfc:	484f      	ldr	r0, [pc, #316]	@ (8000e3c <main+0x358>)
 8000cfe:	f7ff fae5 	bl	80002cc <KEYPAD_GetWord>

  		              // Se a função KEYPAD_GetWord() bloqueia o código e só retorna quando
  		              // o usuário finaliza, o código segue diretamente para o Subestado 2.
  		              state_2_substate = 2;
 8000d02:	4b48      	ldr	r3, [pc, #288]	@ (8000e24 <main+0x340>)
 8000d04:	2202      	movs	r2, #2
 8000d06:	701a      	strb	r2, [r3, #0]
 8000d08:	e792      	b.n	8000c30 <main+0x14c>
  		          }

  		          else if (state_2_substate == 2) {
 8000d0a:	4b46      	ldr	r3, [pc, #280]	@ (8000e24 <main+0x340>)
 8000d0c:	781b      	ldrb	r3, [r3, #0]
 8000d0e:	b2db      	uxtb	r3, r3
 8000d10:	2b02      	cmp	r3, #2
 8000d12:	d18d      	bne.n	8000c30 <main+0x14c>
  		              // SUBESTADO 2: VALIDAÇÃO E TRANSIÇÃO
  		              int16_t user_answer = atoi(input_word);
 8000d14:	4849      	ldr	r0, [pc, #292]	@ (8000e3c <main+0x358>)
 8000d16:	f004 f9d6 	bl	80050c6 <atoi>
 8000d1a:	4603      	mov	r3, r0
 8000d1c:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44

  		              if (user_answer == g_resposta_correta) {
 8000d20:	4b47      	ldr	r3, [pc, #284]	@ (8000e40 <main+0x35c>)
 8000d22:	881b      	ldrh	r3, [r3, #0]
 8000d24:	b21b      	sxth	r3, r3
 8000d26:	f9b7 2044 	ldrsh.w	r2, [r7, #68]	@ 0x44
 8000d2a:	429a      	cmp	r2, r3
 8000d2c:	d13b      	bne.n	8000da6 <main+0x2c2>
  		                  // CORRETO: Retorna ao jogo
  		                  ST7789_DrawStringScaled(10, 180, "CORRETO!", ST7789_COLOR_WHITE, ST7789_COLOR_BLACK, 3);
 8000d2e:	2303      	movs	r3, #3
 8000d30:	9301      	str	r3, [sp, #4]
 8000d32:	2300      	movs	r3, #0
 8000d34:	9300      	str	r3, [sp, #0]
 8000d36:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000d3a:	4a42      	ldr	r2, [pc, #264]	@ (8000e44 <main+0x360>)
 8000d3c:	21b4      	movs	r1, #180	@ 0xb4
 8000d3e:	200a      	movs	r0, #10
 8000d40:	f000 fc4c 	bl	80015dc <ST7789_DrawStringScaled>
  		                  HAL_Delay(1500);
 8000d44:	f240 50dc 	movw	r0, #1500	@ 0x5dc
 8000d48:	f001 fa38 	bl	80021bc <HAL_Delay>

  		                  // Retorna ao Jogo
  		                  ST7789_FillColor(ST7789_COLOR_BLACK); // Limpa a tela para o jogo
 8000d4c:	2000      	movs	r0, #0
 8000d4e:	f000 fd79 	bl	8001844 <ST7789_FillColor>
  		                  HAL_Delay(150);
 8000d52:	2096      	movs	r0, #150	@ 0x96
 8000d54:	f001 fa32 	bl	80021bc <HAL_Delay>

  		                // 2. REINICIALIZAÇÃO DA BOLINHA NO CENTRO
						  g_ball_x = DISPLAY_WIDTH / 2; // Centro Horizontal (320)
 8000d58:	4b3b      	ldr	r3, [pc, #236]	@ (8000e48 <main+0x364>)
 8000d5a:	22a0      	movs	r2, #160	@ 0xa0
 8000d5c:	801a      	strh	r2, [r3, #0]
						  g_ball_y = DISPLAY_HEIGHT / 2; // Centro Vertical (240)
 8000d5e:	4b3b      	ldr	r3, [pc, #236]	@ (8000e4c <main+0x368>)
 8000d60:	2278      	movs	r2, #120	@ 0x78
 8000d62:	801a      	strh	r2, [r3, #0]

						  // Se BALL_BASE_DX for definido como 2, aqui será -2
						  g_ball_dx = -2; // Move 2 pixels no eixo X por interrupção
 8000d64:	4b3a      	ldr	r3, [pc, #232]	@ (8000e50 <main+0x36c>)
 8000d66:	22fe      	movs	r2, #254	@ 0xfe
 8000d68:	701a      	strb	r2, [r3, #0]
						  g_ball_dy = 1; // Move 1 pixel no eixo Y por interrupção)
 8000d6a:	4b3a      	ldr	r3, [pc, #232]	@ (8000e54 <main+0x370>)
 8000d6c:	2201      	movs	r2, #1
 8000d6e:	701a      	strb	r2, [r3, #0]

  		                  g_program_state = 0; // Volta para o jogo
 8000d70:	4b28      	ldr	r3, [pc, #160]	@ (8000e14 <main+0x330>)
 8000d72:	2200      	movs	r2, #0
 8000d74:	701a      	strb	r2, [r3, #0]
  		                  g_start_time = HAL_GetTick();
 8000d76:	f001 fa17 	bl	80021a8 <HAL_GetTick>
 8000d7a:	4603      	mov	r3, r0
 8000d7c:	4a27      	ldr	r2, [pc, #156]	@ (8000e1c <main+0x338>)
 8000d7e:	6013      	str	r3, [r2, #0]
  		                  // A bolinha será desenhada na primeira interrupção do TIM2, mas a raquete deve ser imediata
						  DrawPaddle(ST7789_COLOR_WHITE); // Desenha a raquete na posição atual
 8000d80:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8000d84:	f7ff fc0a 	bl	800059c <DrawPaddle>
						  ST7789_DrawBall(g_ball_x, g_ball_y, ST7789_COLOR_WHITE); // Garante que a bolinha apareça antes da interrupção
 8000d88:	4b2f      	ldr	r3, [pc, #188]	@ (8000e48 <main+0x364>)
 8000d8a:	881b      	ldrh	r3, [r3, #0]
 8000d8c:	b29b      	uxth	r3, r3
 8000d8e:	4a2f      	ldr	r2, [pc, #188]	@ (8000e4c <main+0x368>)
 8000d90:	8812      	ldrh	r2, [r2, #0]
 8000d92:	b291      	uxth	r1, r2
 8000d94:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000d98:	4618      	mov	r0, r3
 8000d9a:	f000 fdd5 	bl	8001948 <ST7789_DrawBall>
		                  HAL_TIM_Base_Start_IT(&htim2); // RETOMA A ANIMAÇÃO
 8000d9e:	481e      	ldr	r0, [pc, #120]	@ (8000e18 <main+0x334>)
 8000da0:	f003 f9a4 	bl	80040ec <HAL_TIM_Base_Start_IT>
 8000da4:	e028      	b.n	8000df8 <main+0x314>

  		              } else {
  		                  // ERRADO: Game Over
  		                  ST7789_DrawStringScaled(10, 180, "ERRADO!", ST7789_COLOR_WHITE, ST7789_COLOR_BLACK, 3);
 8000da6:	2303      	movs	r3, #3
 8000da8:	9301      	str	r3, [sp, #4]
 8000daa:	2300      	movs	r3, #0
 8000dac:	9300      	str	r3, [sp, #0]
 8000dae:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000db2:	4a29      	ldr	r2, [pc, #164]	@ (8000e58 <main+0x374>)
 8000db4:	21b4      	movs	r1, #180	@ 0xb4
 8000db6:	200a      	movs	r0, #10
 8000db8:	f000 fc10 	bl	80015dc <ST7789_DrawStringScaled>
  		                  char correct_str[30];
  		                  sprintf(correct_str, "Resp correta: %d", g_resposta_correta);
 8000dbc:	4b20      	ldr	r3, [pc, #128]	@ (8000e40 <main+0x35c>)
 8000dbe:	881b      	ldrh	r3, [r3, #0]
 8000dc0:	b21b      	sxth	r3, r3
 8000dc2:	461a      	mov	r2, r3
 8000dc4:	1d3b      	adds	r3, r7, #4
 8000dc6:	4925      	ldr	r1, [pc, #148]	@ (8000e5c <main+0x378>)
 8000dc8:	4618      	mov	r0, r3
 8000dca:	f004 fb33 	bl	8005434 <siprintf>
  		                  ST7789_DrawStringScaled(10, 220, correct_str, ST7789_COLOR_WHITE, ST7789_COLOR_BLACK, 2);
 8000dce:	1d3a      	adds	r2, r7, #4
 8000dd0:	2302      	movs	r3, #2
 8000dd2:	9301      	str	r3, [sp, #4]
 8000dd4:	2300      	movs	r3, #0
 8000dd6:	9300      	str	r3, [sp, #0]
 8000dd8:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000ddc:	21dc      	movs	r1, #220	@ 0xdc
 8000dde:	200a      	movs	r0, #10
 8000de0:	f000 fbfc 	bl	80015dc <ST7789_DrawStringScaled>
  		                  HAL_Delay(3000);
 8000de4:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8000de8:	f001 f9e8 	bl	80021bc <HAL_Delay>
  						  ST7789_FillColor(ST7789_COLOR_BLACK); // Limpa a tela
 8000dec:	2000      	movs	r0, #0
 8000dee:	f000 fd29 	bl	8001844 <ST7789_FillColor>
  		                  g_program_state = 2; // Transiciona para Game Over
 8000df2:	4b08      	ldr	r3, [pc, #32]	@ (8000e14 <main+0x330>)
 8000df4:	2202      	movs	r2, #2
 8000df6:	701a      	strb	r2, [r3, #0]
  		              }
  		              state_2_substate = 0; // Reseta o subestado para a próxima rodada
 8000df8:	4b0a      	ldr	r3, [pc, #40]	@ (8000e24 <main+0x340>)
 8000dfa:	2200      	movs	r2, #0
 8000dfc:	701a      	strb	r2, [r3, #0]
 8000dfe:	e717      	b.n	8000c30 <main+0x14c>
 8000e00:	200000c8 	.word	0x200000c8
 8000e04:	20000150 	.word	0x20000150
 8000e08:	08006604 	.word	0x08006604
 8000e0c:	08006608 	.word	0x08006608
 8000e10:	08006618 	.word	0x08006618
 8000e14:	2000022c 	.word	0x2000022c
 8000e18:	20000198 	.word	0x20000198
 8000e1c:	20000228 	.word	0x20000228
 8000e20:	20000230 	.word	0x20000230
 8000e24:	2000023b 	.word	0x2000023b
 8000e28:	20000234 	.word	0x20000234
 8000e2c:	20000236 	.word	0x20000236
 8000e30:	20000235 	.word	0x20000235
 8000e34:	08006620 	.word	0x08006620
 8000e38:	08006630 	.word	0x08006630
 8000e3c:	2000023c 	.word	0x2000023c
 8000e40:	20000238 	.word	0x20000238
 8000e44:	08006638 	.word	0x08006638
 8000e48:	20000022 	.word	0x20000022
 8000e4c:	20000024 	.word	0x20000024
 8000e50:	20000026 	.word	0x20000026
 8000e54:	20000027 	.word	0x20000027
 8000e58:	08006644 	.word	0x08006644
 8000e5c:	0800664c 	.word	0x0800664c

  		          }
  		      }

  		      else if (g_program_state == 2) {
 8000e60:	4b0b      	ldr	r3, [pc, #44]	@ (8000e90 <main+0x3ac>)
 8000e62:	781b      	ldrb	r3, [r3, #0]
 8000e64:	b2db      	uxtb	r3, r3
 8000e66:	2b02      	cmp	r3, #2
 8000e68:	f47f aee2 	bne.w	8000c30 <main+0x14c>
  		          // Estado 2: GAME OVER
  		    	  GameOver();
 8000e6c:	f7ff fc36 	bl	80006dc <GameOver>

  		    	// Lê o estado do pino (assumindo que LOW = Pressionado)
  		    	    GPIO_PinState joy_state = HAL_GPIO_ReadPin(JOY_SW_Port, JOY_SW_Pin);
 8000e70:	2104      	movs	r1, #4
 8000e72:	4808      	ldr	r0, [pc, #32]	@ (8000e94 <main+0x3b0>)
 8000e74:	f002 f8b0 	bl	8002fd8 <HAL_GPIO_ReadPin>
 8000e78:	4603      	mov	r3, r0
 8000e7a:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46

  		    	    if (joy_state == GPIO_PIN_RESET) { // RESET ou LOW significa Pressionado (se configurado com Pull-up)
 8000e7e:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8000e82:	2b00      	cmp	r3, #0
 8000e84:	f47f aed4 	bne.w	8000c30 <main+0x14c>
  		    	         // Inicia um novo jogo.
  		    	         new_game();
 8000e88:	f7ff fc3e 	bl	8000708 <new_game>
  		  HAL_Delay(50); // Mantenha um delay baixo para boa resposta do joystick
 8000e8c:	e6d0      	b.n	8000c30 <main+0x14c>
 8000e8e:	bf00      	nop
 8000e90:	2000022c 	.word	0x2000022c
 8000e94:	40010800 	.word	0x40010800

08000e98 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000e98:	b580      	push	{r7, lr}
 8000e9a:	b094      	sub	sp, #80	@ 0x50
 8000e9c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000e9e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000ea2:	2228      	movs	r2, #40	@ 0x28
 8000ea4:	2100      	movs	r1, #0
 8000ea6:	4618      	mov	r0, r3
 8000ea8:	f004 fb29 	bl	80054fe <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000eac:	f107 0314 	add.w	r3, r7, #20
 8000eb0:	2200      	movs	r2, #0
 8000eb2:	601a      	str	r2, [r3, #0]
 8000eb4:	605a      	str	r2, [r3, #4]
 8000eb6:	609a      	str	r2, [r3, #8]
 8000eb8:	60da      	str	r2, [r3, #12]
 8000eba:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000ebc:	1d3b      	adds	r3, r7, #4
 8000ebe:	2200      	movs	r2, #0
 8000ec0:	601a      	str	r2, [r3, #0]
 8000ec2:	605a      	str	r2, [r3, #4]
 8000ec4:	609a      	str	r2, [r3, #8]
 8000ec6:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000ec8:	2301      	movs	r3, #1
 8000eca:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000ecc:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000ed0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000ed2:	2300      	movs	r3, #0
 8000ed4:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000ed6:	2301      	movs	r3, #1
 8000ed8:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000eda:	2302      	movs	r3, #2
 8000edc:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000ede:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000ee2:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000ee4:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8000ee8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000eea:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000eee:	4618      	mov	r0, r3
 8000ef0:	f002 f8c4 	bl	800307c <HAL_RCC_OscConfig>
 8000ef4:	4603      	mov	r3, r0
 8000ef6:	2b00      	cmp	r3, #0
 8000ef8:	d001      	beq.n	8000efe <SystemClock_Config+0x66>
  {
    Error_Handler();
 8000efa:	f000 fab1 	bl	8001460 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000efe:	230f      	movs	r3, #15
 8000f00:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000f02:	2302      	movs	r3, #2
 8000f04:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000f06:	2300      	movs	r3, #0
 8000f08:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000f0a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000f0e:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000f10:	2300      	movs	r3, #0
 8000f12:	627b      	str	r3, [r7, #36]	@ 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000f14:	f107 0314 	add.w	r3, r7, #20
 8000f18:	2102      	movs	r1, #2
 8000f1a:	4618      	mov	r0, r3
 8000f1c:	f002 fb30 	bl	8003580 <HAL_RCC_ClockConfig>
 8000f20:	4603      	mov	r3, r0
 8000f22:	2b00      	cmp	r3, #0
 8000f24:	d001      	beq.n	8000f2a <SystemClock_Config+0x92>
  {
    Error_Handler();
 8000f26:	f000 fa9b 	bl	8001460 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000f2a:	2302      	movs	r3, #2
 8000f2c:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8000f2e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000f32:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000f34:	1d3b      	adds	r3, r7, #4
 8000f36:	4618      	mov	r0, r3
 8000f38:	f002 fc9c 	bl	8003874 <HAL_RCCEx_PeriphCLKConfig>
 8000f3c:	4603      	mov	r3, r0
 8000f3e:	2b00      	cmp	r3, #0
 8000f40:	d001      	beq.n	8000f46 <SystemClock_Config+0xae>
  {
    Error_Handler();
 8000f42:	f000 fa8d 	bl	8001460 <Error_Handler>
  }
}
 8000f46:	bf00      	nop
 8000f48:	3750      	adds	r7, #80	@ 0x50
 8000f4a:	46bd      	mov	sp, r7
 8000f4c:	bd80      	pop	{r7, pc}
	...

08000f50 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000f50:	b580      	push	{r7, lr}
 8000f52:	b084      	sub	sp, #16
 8000f54:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000f56:	1d3b      	adds	r3, r7, #4
 8000f58:	2200      	movs	r2, #0
 8000f5a:	601a      	str	r2, [r3, #0]
 8000f5c:	605a      	str	r2, [r3, #4]
 8000f5e:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000f60:	4b18      	ldr	r3, [pc, #96]	@ (8000fc4 <MX_ADC1_Init+0x74>)
 8000f62:	4a19      	ldr	r2, [pc, #100]	@ (8000fc8 <MX_ADC1_Init+0x78>)
 8000f64:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000f66:	4b17      	ldr	r3, [pc, #92]	@ (8000fc4 <MX_ADC1_Init+0x74>)
 8000f68:	2200      	movs	r2, #0
 8000f6a:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000f6c:	4b15      	ldr	r3, [pc, #84]	@ (8000fc4 <MX_ADC1_Init+0x74>)
 8000f6e:	2201      	movs	r2, #1
 8000f70:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000f72:	4b14      	ldr	r3, [pc, #80]	@ (8000fc4 <MX_ADC1_Init+0x74>)
 8000f74:	2200      	movs	r2, #0
 8000f76:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000f78:	4b12      	ldr	r3, [pc, #72]	@ (8000fc4 <MX_ADC1_Init+0x74>)
 8000f7a:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 8000f7e:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000f80:	4b10      	ldr	r3, [pc, #64]	@ (8000fc4 <MX_ADC1_Init+0x74>)
 8000f82:	2200      	movs	r2, #0
 8000f84:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8000f86:	4b0f      	ldr	r3, [pc, #60]	@ (8000fc4 <MX_ADC1_Init+0x74>)
 8000f88:	2201      	movs	r2, #1
 8000f8a:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000f8c:	480d      	ldr	r0, [pc, #52]	@ (8000fc4 <MX_ADC1_Init+0x74>)
 8000f8e:	f001 f939 	bl	8002204 <HAL_ADC_Init>
 8000f92:	4603      	mov	r3, r0
 8000f94:	2b00      	cmp	r3, #0
 8000f96:	d001      	beq.n	8000f9c <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8000f98:	f000 fa62 	bl	8001460 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000f9c:	2301      	movs	r3, #1
 8000f9e:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000fa0:	2301      	movs	r3, #1
 8000fa2:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_55CYCLES_5;
 8000fa4:	2305      	movs	r3, #5
 8000fa6:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000fa8:	1d3b      	adds	r3, r7, #4
 8000faa:	4619      	mov	r1, r3
 8000fac:	4805      	ldr	r0, [pc, #20]	@ (8000fc4 <MX_ADC1_Init+0x74>)
 8000fae:	f001 fbed 	bl	800278c <HAL_ADC_ConfigChannel>
 8000fb2:	4603      	mov	r3, r0
 8000fb4:	2b00      	cmp	r3, #0
 8000fb6:	d001      	beq.n	8000fbc <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8000fb8:	f000 fa52 	bl	8001460 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000fbc:	bf00      	nop
 8000fbe:	3710      	adds	r7, #16
 8000fc0:	46bd      	mov	sp, r7
 8000fc2:	bd80      	pop	{r7, pc}
 8000fc4:	200000c8 	.word	0x200000c8
 8000fc8:	40012400 	.word	0x40012400

08000fcc <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000fcc:	b580      	push	{r7, lr}
 8000fce:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000fd0:	4b17      	ldr	r3, [pc, #92]	@ (8001030 <MX_SPI1_Init+0x64>)
 8000fd2:	4a18      	ldr	r2, [pc, #96]	@ (8001034 <MX_SPI1_Init+0x68>)
 8000fd4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000fd6:	4b16      	ldr	r3, [pc, #88]	@ (8001030 <MX_SPI1_Init+0x64>)
 8000fd8:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000fdc:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000fde:	4b14      	ldr	r3, [pc, #80]	@ (8001030 <MX_SPI1_Init+0x64>)
 8000fe0:	2200      	movs	r2, #0
 8000fe2:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000fe4:	4b12      	ldr	r3, [pc, #72]	@ (8001030 <MX_SPI1_Init+0x64>)
 8000fe6:	2200      	movs	r2, #0
 8000fe8:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000fea:	4b11      	ldr	r3, [pc, #68]	@ (8001030 <MX_SPI1_Init+0x64>)
 8000fec:	2200      	movs	r2, #0
 8000fee:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000ff0:	4b0f      	ldr	r3, [pc, #60]	@ (8001030 <MX_SPI1_Init+0x64>)
 8000ff2:	2200      	movs	r2, #0
 8000ff4:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000ff6:	4b0e      	ldr	r3, [pc, #56]	@ (8001030 <MX_SPI1_Init+0x64>)
 8000ff8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000ffc:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8000ffe:	4b0c      	ldr	r3, [pc, #48]	@ (8001030 <MX_SPI1_Init+0x64>)
 8001000:	2210      	movs	r2, #16
 8001002:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001004:	4b0a      	ldr	r3, [pc, #40]	@ (8001030 <MX_SPI1_Init+0x64>)
 8001006:	2200      	movs	r2, #0
 8001008:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800100a:	4b09      	ldr	r3, [pc, #36]	@ (8001030 <MX_SPI1_Init+0x64>)
 800100c:	2200      	movs	r2, #0
 800100e:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001010:	4b07      	ldr	r3, [pc, #28]	@ (8001030 <MX_SPI1_Init+0x64>)
 8001012:	2200      	movs	r2, #0
 8001014:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001016:	4b06      	ldr	r3, [pc, #24]	@ (8001030 <MX_SPI1_Init+0x64>)
 8001018:	220a      	movs	r2, #10
 800101a:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800101c:	4804      	ldr	r0, [pc, #16]	@ (8001030 <MX_SPI1_Init+0x64>)
 800101e:	f002 fd95 	bl	8003b4c <HAL_SPI_Init>
 8001022:	4603      	mov	r3, r0
 8001024:	2b00      	cmp	r3, #0
 8001026:	d001      	beq.n	800102c <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001028:	f000 fa1a 	bl	8001460 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800102c:	bf00      	nop
 800102e:	bd80      	pop	{r7, pc}
 8001030:	200000f8 	.word	0x200000f8
 8001034:	40013000 	.word	0x40013000

08001038 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001038:	b580      	push	{r7, lr}
 800103a:	b096      	sub	sp, #88	@ 0x58
 800103c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800103e:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001042:	2200      	movs	r2, #0
 8001044:	601a      	str	r2, [r3, #0]
 8001046:	605a      	str	r2, [r3, #4]
 8001048:	609a      	str	r2, [r3, #8]
 800104a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800104c:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001050:	2200      	movs	r2, #0
 8001052:	601a      	str	r2, [r3, #0]
 8001054:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001056:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800105a:	2200      	movs	r2, #0
 800105c:	601a      	str	r2, [r3, #0]
 800105e:	605a      	str	r2, [r3, #4]
 8001060:	609a      	str	r2, [r3, #8]
 8001062:	60da      	str	r2, [r3, #12]
 8001064:	611a      	str	r2, [r3, #16]
 8001066:	615a      	str	r2, [r3, #20]
 8001068:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800106a:	1d3b      	adds	r3, r7, #4
 800106c:	2220      	movs	r2, #32
 800106e:	2100      	movs	r1, #0
 8001070:	4618      	mov	r0, r3
 8001072:	f004 fa44 	bl	80054fe <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001076:	4b3f      	ldr	r3, [pc, #252]	@ (8001174 <MX_TIM1_Init+0x13c>)
 8001078:	4a3f      	ldr	r2, [pc, #252]	@ (8001178 <MX_TIM1_Init+0x140>)
 800107a:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 71;
 800107c:	4b3d      	ldr	r3, [pc, #244]	@ (8001174 <MX_TIM1_Init+0x13c>)
 800107e:	2247      	movs	r2, #71	@ 0x47
 8001080:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001082:	4b3c      	ldr	r3, [pc, #240]	@ (8001174 <MX_TIM1_Init+0x13c>)
 8001084:	2200      	movs	r2, #0
 8001086:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 999;
 8001088:	4b3a      	ldr	r3, [pc, #232]	@ (8001174 <MX_TIM1_Init+0x13c>)
 800108a:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800108e:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001090:	4b38      	ldr	r3, [pc, #224]	@ (8001174 <MX_TIM1_Init+0x13c>)
 8001092:	2200      	movs	r2, #0
 8001094:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001096:	4b37      	ldr	r3, [pc, #220]	@ (8001174 <MX_TIM1_Init+0x13c>)
 8001098:	2200      	movs	r2, #0
 800109a:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800109c:	4b35      	ldr	r3, [pc, #212]	@ (8001174 <MX_TIM1_Init+0x13c>)
 800109e:	2200      	movs	r2, #0
 80010a0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80010a2:	4834      	ldr	r0, [pc, #208]	@ (8001174 <MX_TIM1_Init+0x13c>)
 80010a4:	f002 ffd3 	bl	800404e <HAL_TIM_Base_Init>
 80010a8:	4603      	mov	r3, r0
 80010aa:	2b00      	cmp	r3, #0
 80010ac:	d001      	beq.n	80010b2 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 80010ae:	f000 f9d7 	bl	8001460 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80010b2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80010b6:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80010b8:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 80010bc:	4619      	mov	r1, r3
 80010be:	482d      	ldr	r0, [pc, #180]	@ (8001174 <MX_TIM1_Init+0x13c>)
 80010c0:	f003 fba4 	bl	800480c <HAL_TIM_ConfigClockSource>
 80010c4:	4603      	mov	r3, r0
 80010c6:	2b00      	cmp	r3, #0
 80010c8:	d001      	beq.n	80010ce <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 80010ca:	f000 f9c9 	bl	8001460 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80010ce:	4829      	ldr	r0, [pc, #164]	@ (8001174 <MX_TIM1_Init+0x13c>)
 80010d0:	f003 f88c 	bl	80041ec <HAL_TIM_PWM_Init>
 80010d4:	4603      	mov	r3, r0
 80010d6:	2b00      	cmp	r3, #0
 80010d8:	d001      	beq.n	80010de <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 80010da:	f000 f9c1 	bl	8001460 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80010de:	2300      	movs	r3, #0
 80010e0:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80010e2:	2300      	movs	r3, #0
 80010e4:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80010e6:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80010ea:	4619      	mov	r1, r3
 80010ec:	4821      	ldr	r0, [pc, #132]	@ (8001174 <MX_TIM1_Init+0x13c>)
 80010ee:	f003 ff29 	bl	8004f44 <HAL_TIMEx_MasterConfigSynchronization>
 80010f2:	4603      	mov	r3, r0
 80010f4:	2b00      	cmp	r3, #0
 80010f6:	d001      	beq.n	80010fc <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 80010f8:	f000 f9b2 	bl	8001460 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80010fc:	2360      	movs	r3, #96	@ 0x60
 80010fe:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 500;
 8001100:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8001104:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001106:	2300      	movs	r3, #0
 8001108:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800110a:	2300      	movs	r3, #0
 800110c:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800110e:	2300      	movs	r3, #0
 8001110:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001112:	2300      	movs	r3, #0
 8001114:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001116:	2300      	movs	r3, #0
 8001118:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800111a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800111e:	2208      	movs	r2, #8
 8001120:	4619      	mov	r1, r3
 8001122:	4814      	ldr	r0, [pc, #80]	@ (8001174 <MX_TIM1_Init+0x13c>)
 8001124:	f003 fab0 	bl	8004688 <HAL_TIM_PWM_ConfigChannel>
 8001128:	4603      	mov	r3, r0
 800112a:	2b00      	cmp	r3, #0
 800112c:	d001      	beq.n	8001132 <MX_TIM1_Init+0xfa>
  {
    Error_Handler();
 800112e:	f000 f997 	bl	8001460 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001132:	2300      	movs	r3, #0
 8001134:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001136:	2300      	movs	r3, #0
 8001138:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800113a:	2300      	movs	r3, #0
 800113c:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800113e:	2300      	movs	r3, #0
 8001140:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001142:	2300      	movs	r3, #0
 8001144:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001146:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800114a:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800114c:	2300      	movs	r3, #0
 800114e:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001150:	1d3b      	adds	r3, r7, #4
 8001152:	4619      	mov	r1, r3
 8001154:	4807      	ldr	r0, [pc, #28]	@ (8001174 <MX_TIM1_Init+0x13c>)
 8001156:	f003 ff53 	bl	8005000 <HAL_TIMEx_ConfigBreakDeadTime>
 800115a:	4603      	mov	r3, r0
 800115c:	2b00      	cmp	r3, #0
 800115e:	d001      	beq.n	8001164 <MX_TIM1_Init+0x12c>
  {
    Error_Handler();
 8001160:	f000 f97e 	bl	8001460 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001164:	4803      	ldr	r0, [pc, #12]	@ (8001174 <MX_TIM1_Init+0x13c>)
 8001166:	f000 fdd1 	bl	8001d0c <HAL_TIM_MspPostInit>

}
 800116a:	bf00      	nop
 800116c:	3758      	adds	r7, #88	@ 0x58
 800116e:	46bd      	mov	sp, r7
 8001170:	bd80      	pop	{r7, pc}
 8001172:	bf00      	nop
 8001174:	20000150 	.word	0x20000150
 8001178:	40012c00 	.word	0x40012c00

0800117c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800117c:	b580      	push	{r7, lr}
 800117e:	b086      	sub	sp, #24
 8001180:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001182:	f107 0308 	add.w	r3, r7, #8
 8001186:	2200      	movs	r2, #0
 8001188:	601a      	str	r2, [r3, #0]
 800118a:	605a      	str	r2, [r3, #4]
 800118c:	609a      	str	r2, [r3, #8]
 800118e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001190:	463b      	mov	r3, r7
 8001192:	2200      	movs	r2, #0
 8001194:	601a      	str	r2, [r3, #0]
 8001196:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001198:	4b1e      	ldr	r3, [pc, #120]	@ (8001214 <MX_TIM2_Init+0x98>)
 800119a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800119e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 359;
 80011a0:	4b1c      	ldr	r3, [pc, #112]	@ (8001214 <MX_TIM2_Init+0x98>)
 80011a2:	f240 1267 	movw	r2, #359	@ 0x167
 80011a6:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80011a8:	4b1a      	ldr	r3, [pc, #104]	@ (8001214 <MX_TIM2_Init+0x98>)
 80011aa:	2200      	movs	r2, #0
 80011ac:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 2999;
 80011ae:	4b19      	ldr	r3, [pc, #100]	@ (8001214 <MX_TIM2_Init+0x98>)
 80011b0:	f640 32b7 	movw	r2, #2999	@ 0xbb7
 80011b4:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80011b6:	4b17      	ldr	r3, [pc, #92]	@ (8001214 <MX_TIM2_Init+0x98>)
 80011b8:	2200      	movs	r2, #0
 80011ba:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80011bc:	4b15      	ldr	r3, [pc, #84]	@ (8001214 <MX_TIM2_Init+0x98>)
 80011be:	2200      	movs	r2, #0
 80011c0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80011c2:	4814      	ldr	r0, [pc, #80]	@ (8001214 <MX_TIM2_Init+0x98>)
 80011c4:	f002 ff43 	bl	800404e <HAL_TIM_Base_Init>
 80011c8:	4603      	mov	r3, r0
 80011ca:	2b00      	cmp	r3, #0
 80011cc:	d001      	beq.n	80011d2 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 80011ce:	f000 f947 	bl	8001460 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80011d2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80011d6:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80011d8:	f107 0308 	add.w	r3, r7, #8
 80011dc:	4619      	mov	r1, r3
 80011de:	480d      	ldr	r0, [pc, #52]	@ (8001214 <MX_TIM2_Init+0x98>)
 80011e0:	f003 fb14 	bl	800480c <HAL_TIM_ConfigClockSource>
 80011e4:	4603      	mov	r3, r0
 80011e6:	2b00      	cmp	r3, #0
 80011e8:	d001      	beq.n	80011ee <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 80011ea:	f000 f939 	bl	8001460 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80011ee:	2300      	movs	r3, #0
 80011f0:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80011f2:	2300      	movs	r3, #0
 80011f4:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80011f6:	463b      	mov	r3, r7
 80011f8:	4619      	mov	r1, r3
 80011fa:	4806      	ldr	r0, [pc, #24]	@ (8001214 <MX_TIM2_Init+0x98>)
 80011fc:	f003 fea2 	bl	8004f44 <HAL_TIMEx_MasterConfigSynchronization>
 8001200:	4603      	mov	r3, r0
 8001202:	2b00      	cmp	r3, #0
 8001204:	d001      	beq.n	800120a <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8001206:	f000 f92b 	bl	8001460 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800120a:	bf00      	nop
 800120c:	3718      	adds	r7, #24
 800120e:	46bd      	mov	sp, r7
 8001210:	bd80      	pop	{r7, pc}
 8001212:	bf00      	nop
 8001214:	20000198 	.word	0x20000198

08001218 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001218:	b580      	push	{r7, lr}
 800121a:	b086      	sub	sp, #24
 800121c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800121e:	f107 0308 	add.w	r3, r7, #8
 8001222:	2200      	movs	r2, #0
 8001224:	601a      	str	r2, [r3, #0]
 8001226:	605a      	str	r2, [r3, #4]
 8001228:	609a      	str	r2, [r3, #8]
 800122a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800122c:	463b      	mov	r3, r7
 800122e:	2200      	movs	r2, #0
 8001230:	601a      	str	r2, [r3, #0]
 8001232:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001234:	4b1d      	ldr	r3, [pc, #116]	@ (80012ac <MX_TIM3_Init+0x94>)
 8001236:	4a1e      	ldr	r2, [pc, #120]	@ (80012b0 <MX_TIM3_Init+0x98>)
 8001238:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 35999;
 800123a:	4b1c      	ldr	r3, [pc, #112]	@ (80012ac <MX_TIM3_Init+0x94>)
 800123c:	f648 429f 	movw	r2, #35999	@ 0x8c9f
 8001240:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001242:	4b1a      	ldr	r3, [pc, #104]	@ (80012ac <MX_TIM3_Init+0x94>)
 8001244:	2200      	movs	r2, #0
 8001246:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 4999;
 8001248:	4b18      	ldr	r3, [pc, #96]	@ (80012ac <MX_TIM3_Init+0x94>)
 800124a:	f241 3287 	movw	r2, #4999	@ 0x1387
 800124e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001250:	4b16      	ldr	r3, [pc, #88]	@ (80012ac <MX_TIM3_Init+0x94>)
 8001252:	2200      	movs	r2, #0
 8001254:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001256:	4b15      	ldr	r3, [pc, #84]	@ (80012ac <MX_TIM3_Init+0x94>)
 8001258:	2200      	movs	r2, #0
 800125a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800125c:	4813      	ldr	r0, [pc, #76]	@ (80012ac <MX_TIM3_Init+0x94>)
 800125e:	f002 fef6 	bl	800404e <HAL_TIM_Base_Init>
 8001262:	4603      	mov	r3, r0
 8001264:	2b00      	cmp	r3, #0
 8001266:	d001      	beq.n	800126c <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 8001268:	f000 f8fa 	bl	8001460 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800126c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001270:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001272:	f107 0308 	add.w	r3, r7, #8
 8001276:	4619      	mov	r1, r3
 8001278:	480c      	ldr	r0, [pc, #48]	@ (80012ac <MX_TIM3_Init+0x94>)
 800127a:	f003 fac7 	bl	800480c <HAL_TIM_ConfigClockSource>
 800127e:	4603      	mov	r3, r0
 8001280:	2b00      	cmp	r3, #0
 8001282:	d001      	beq.n	8001288 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8001284:	f000 f8ec 	bl	8001460 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001288:	2300      	movs	r3, #0
 800128a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800128c:	2300      	movs	r3, #0
 800128e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001290:	463b      	mov	r3, r7
 8001292:	4619      	mov	r1, r3
 8001294:	4805      	ldr	r0, [pc, #20]	@ (80012ac <MX_TIM3_Init+0x94>)
 8001296:	f003 fe55 	bl	8004f44 <HAL_TIMEx_MasterConfigSynchronization>
 800129a:	4603      	mov	r3, r0
 800129c:	2b00      	cmp	r3, #0
 800129e:	d001      	beq.n	80012a4 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 80012a0:	f000 f8de 	bl	8001460 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80012a4:	bf00      	nop
 80012a6:	3718      	adds	r7, #24
 80012a8:	46bd      	mov	sp, r7
 80012aa:	bd80      	pop	{r7, pc}
 80012ac:	200001e0 	.word	0x200001e0
 80012b0:	40000400 	.word	0x40000400

080012b4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80012b4:	b580      	push	{r7, lr}
 80012b6:	b088      	sub	sp, #32
 80012b8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012ba:	f107 0310 	add.w	r3, r7, #16
 80012be:	2200      	movs	r2, #0
 80012c0:	601a      	str	r2, [r3, #0]
 80012c2:	605a      	str	r2, [r3, #4]
 80012c4:	609a      	str	r2, [r3, #8]
 80012c6:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80012c8:	4b60      	ldr	r3, [pc, #384]	@ (800144c <MX_GPIO_Init+0x198>)
 80012ca:	699b      	ldr	r3, [r3, #24]
 80012cc:	4a5f      	ldr	r2, [pc, #380]	@ (800144c <MX_GPIO_Init+0x198>)
 80012ce:	f043 0310 	orr.w	r3, r3, #16
 80012d2:	6193      	str	r3, [r2, #24]
 80012d4:	4b5d      	ldr	r3, [pc, #372]	@ (800144c <MX_GPIO_Init+0x198>)
 80012d6:	699b      	ldr	r3, [r3, #24]
 80012d8:	f003 0310 	and.w	r3, r3, #16
 80012dc:	60fb      	str	r3, [r7, #12]
 80012de:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80012e0:	4b5a      	ldr	r3, [pc, #360]	@ (800144c <MX_GPIO_Init+0x198>)
 80012e2:	699b      	ldr	r3, [r3, #24]
 80012e4:	4a59      	ldr	r2, [pc, #356]	@ (800144c <MX_GPIO_Init+0x198>)
 80012e6:	f043 0320 	orr.w	r3, r3, #32
 80012ea:	6193      	str	r3, [r2, #24]
 80012ec:	4b57      	ldr	r3, [pc, #348]	@ (800144c <MX_GPIO_Init+0x198>)
 80012ee:	699b      	ldr	r3, [r3, #24]
 80012f0:	f003 0320 	and.w	r3, r3, #32
 80012f4:	60bb      	str	r3, [r7, #8]
 80012f6:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80012f8:	4b54      	ldr	r3, [pc, #336]	@ (800144c <MX_GPIO_Init+0x198>)
 80012fa:	699b      	ldr	r3, [r3, #24]
 80012fc:	4a53      	ldr	r2, [pc, #332]	@ (800144c <MX_GPIO_Init+0x198>)
 80012fe:	f043 0304 	orr.w	r3, r3, #4
 8001302:	6193      	str	r3, [r2, #24]
 8001304:	4b51      	ldr	r3, [pc, #324]	@ (800144c <MX_GPIO_Init+0x198>)
 8001306:	699b      	ldr	r3, [r3, #24]
 8001308:	f003 0304 	and.w	r3, r3, #4
 800130c:	607b      	str	r3, [r7, #4]
 800130e:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001310:	4b4e      	ldr	r3, [pc, #312]	@ (800144c <MX_GPIO_Init+0x198>)
 8001312:	699b      	ldr	r3, [r3, #24]
 8001314:	4a4d      	ldr	r2, [pc, #308]	@ (800144c <MX_GPIO_Init+0x198>)
 8001316:	f043 0308 	orr.w	r3, r3, #8
 800131a:	6193      	str	r3, [r2, #24]
 800131c:	4b4b      	ldr	r3, [pc, #300]	@ (800144c <MX_GPIO_Init+0x198>)
 800131e:	699b      	ldr	r3, [r3, #24]
 8001320:	f003 0308 	and.w	r3, r3, #8
 8001324:	603b      	str	r3, [r7, #0]
 8001326:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 8001328:	2201      	movs	r2, #1
 800132a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800132e:	4848      	ldr	r0, [pc, #288]	@ (8001450 <MX_GPIO_Init+0x19c>)
 8001330:	f001 fe69 	bl	8003006 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 8001334:	2200      	movs	r2, #0
 8001336:	2110      	movs	r1, #16
 8001338:	4846      	ldr	r0, [pc, #280]	@ (8001454 <MX_GPIO_Init+0x1a0>)
 800133a:	f001 fe64 	bl	8003006 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_1|teste_Pin, GPIO_PIN_RESET);
 800133e:	2200      	movs	r2, #0
 8001340:	2107      	movs	r1, #7
 8001342:	4845      	ldr	r0, [pc, #276]	@ (8001458 <MX_GPIO_Init+0x1a4>)
 8001344:	f001 fe5f 	bl	8003006 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(R3_GPIO_Port, R3_Pin, GPIO_PIN_SET);
 8001348:	2201      	movs	r2, #1
 800134a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800134e:	4842      	ldr	r0, [pc, #264]	@ (8001458 <MX_GPIO_Init+0x1a4>)
 8001350:	f001 fe59 	bl	8003006 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, R1_Pin|R2_Pin|R4_Pin, GPIO_PIN_SET);
 8001354:	2201      	movs	r2, #1
 8001356:	f44f 6130 	mov.w	r1, #2816	@ 0xb00
 800135a:	483e      	ldr	r0, [pc, #248]	@ (8001454 <MX_GPIO_Init+0x1a0>)
 800135c:	f001 fe53 	bl	8003006 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 8001360:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001364:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001366:	2301      	movs	r3, #1
 8001368:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800136a:	2302      	movs	r3, #2
 800136c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800136e:	2302      	movs	r3, #2
 8001370:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8001372:	f107 0310 	add.w	r3, r7, #16
 8001376:	4619      	mov	r1, r3
 8001378:	4835      	ldr	r0, [pc, #212]	@ (8001450 <MX_GPIO_Init+0x19c>)
 800137a:	f001 fca9 	bl	8002cd0 <HAL_GPIO_Init>

  /*Configure GPIO pin : SW_JOY_Pin */
  GPIO_InitStruct.Pin = SW_JOY_Pin;
 800137e:	2304      	movs	r3, #4
 8001380:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001382:	2300      	movs	r3, #0
 8001384:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001386:	2301      	movs	r3, #1
 8001388:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(SW_JOY_GPIO_Port, &GPIO_InitStruct);
 800138a:	f107 0310 	add.w	r3, r7, #16
 800138e:	4619      	mov	r1, r3
 8001390:	4830      	ldr	r0, [pc, #192]	@ (8001454 <MX_GPIO_Init+0x1a0>)
 8001392:	f001 fc9d 	bl	8002cd0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001396:	2310      	movs	r3, #16
 8001398:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800139a:	2301      	movs	r3, #1
 800139c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800139e:	2300      	movs	r3, #0
 80013a0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80013a2:	2303      	movs	r3, #3
 80013a4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013a6:	f107 0310 	add.w	r3, r7, #16
 80013aa:	4619      	mov	r1, r3
 80013ac:	4829      	ldr	r0, [pc, #164]	@ (8001454 <MX_GPIO_Init+0x1a0>)
 80013ae:	f001 fc8f 	bl	8002cd0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80013b2:	2303      	movs	r3, #3
 80013b4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013b6:	2301      	movs	r3, #1
 80013b8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013ba:	2300      	movs	r3, #0
 80013bc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80013be:	2303      	movs	r3, #3
 80013c0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013c2:	f107 0310 	add.w	r3, r7, #16
 80013c6:	4619      	mov	r1, r3
 80013c8:	4823      	ldr	r0, [pc, #140]	@ (8001458 <MX_GPIO_Init+0x1a4>)
 80013ca:	f001 fc81 	bl	8002cd0 <HAL_GPIO_Init>

  /*Configure GPIO pins : teste_Pin R3_Pin */
  GPIO_InitStruct.Pin = teste_Pin|R3_Pin;
 80013ce:	f244 0304 	movw	r3, #16388	@ 0x4004
 80013d2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013d4:	2301      	movs	r3, #1
 80013d6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013d8:	2300      	movs	r3, #0
 80013da:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013dc:	2302      	movs	r3, #2
 80013de:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013e0:	f107 0310 	add.w	r3, r7, #16
 80013e4:	4619      	mov	r1, r3
 80013e6:	481c      	ldr	r0, [pc, #112]	@ (8001458 <MX_GPIO_Init+0x1a4>)
 80013e8:	f001 fc72 	bl	8002cd0 <HAL_GPIO_Init>

  /*Configure GPIO pins : C1_Pin C2_Pin C3_Pin C4_Pin */
  GPIO_InitStruct.Pin = C1_Pin|C2_Pin|C3_Pin|C4_Pin;
 80013ec:	f44f 5346 	mov.w	r3, #12672	@ 0x3180
 80013f0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80013f2:	4b1a      	ldr	r3, [pc, #104]	@ (800145c <MX_GPIO_Init+0x1a8>)
 80013f4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80013f6:	2301      	movs	r3, #1
 80013f8:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013fa:	f107 0310 	add.w	r3, r7, #16
 80013fe:	4619      	mov	r1, r3
 8001400:	4815      	ldr	r0, [pc, #84]	@ (8001458 <MX_GPIO_Init+0x1a4>)
 8001402:	f001 fc65 	bl	8002cd0 <HAL_GPIO_Init>

  /*Configure GPIO pins : R1_Pin R2_Pin R4_Pin */
  GPIO_InitStruct.Pin = R1_Pin|R2_Pin|R4_Pin;
 8001406:	f44f 6330 	mov.w	r3, #2816	@ 0xb00
 800140a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800140c:	2301      	movs	r3, #1
 800140e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001410:	2300      	movs	r3, #0
 8001412:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001414:	2302      	movs	r3, #2
 8001416:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001418:	f107 0310 	add.w	r3, r7, #16
 800141c:	4619      	mov	r1, r3
 800141e:	480d      	ldr	r0, [pc, #52]	@ (8001454 <MX_GPIO_Init+0x1a0>)
 8001420:	f001 fc56 	bl	8002cd0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8001424:	2200      	movs	r2, #0
 8001426:	2100      	movs	r1, #0
 8001428:	2017      	movs	r0, #23
 800142a:	f001 fc1a 	bl	8002c62 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 800142e:	2017      	movs	r0, #23
 8001430:	f001 fc33 	bl	8002c9a <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001434:	2200      	movs	r2, #0
 8001436:	2100      	movs	r1, #0
 8001438:	2028      	movs	r0, #40	@ 0x28
 800143a:	f001 fc12 	bl	8002c62 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800143e:	2028      	movs	r0, #40	@ 0x28
 8001440:	f001 fc2b 	bl	8002c9a <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001444:	bf00      	nop
 8001446:	3720      	adds	r7, #32
 8001448:	46bd      	mov	sp, r7
 800144a:	bd80      	pop	{r7, pc}
 800144c:	40021000 	.word	0x40021000
 8001450:	40011000 	.word	0x40011000
 8001454:	40010800 	.word	0x40010800
 8001458:	40010c00 	.word	0x40010c00
 800145c:	10210000 	.word	0x10210000

08001460 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001460:	b480      	push	{r7}
 8001462:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001464:	b672      	cpsid	i
}
 8001466:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001468:	bf00      	nop
 800146a:	e7fd      	b.n	8001468 <Error_Handler+0x8>

0800146c <ST7789_DrawCharScaled>:
        str++;
    }
}

// Função para desenhar um caractere escalonado (ampliado)
void ST7789_DrawCharScaled(uint16_t x, uint16_t y, char character, uint16_t fg_color, uint16_t bg_color, uint8_t scale) {
 800146c:	b590      	push	{r4, r7, lr}
 800146e:	b089      	sub	sp, #36	@ 0x24
 8001470:	af00      	add	r7, sp, #0
 8001472:	4604      	mov	r4, r0
 8001474:	4608      	mov	r0, r1
 8001476:	4611      	mov	r1, r2
 8001478:	461a      	mov	r2, r3
 800147a:	4623      	mov	r3, r4
 800147c:	80fb      	strh	r3, [r7, #6]
 800147e:	4603      	mov	r3, r0
 8001480:	80bb      	strh	r3, [r7, #4]
 8001482:	460b      	mov	r3, r1
 8001484:	70fb      	strb	r3, [r7, #3]
 8001486:	4613      	mov	r3, r2
 8001488:	803b      	strh	r3, [r7, #0]

    if (scale == 0) scale = 1; // Não permite escala zero
 800148a:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 800148e:	2b00      	cmp	r3, #0
 8001490:	d102      	bne.n	8001498 <ST7789_DrawCharScaled+0x2c>
 8001492:	2301      	movs	r3, #1
 8001494:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34

    if (character < CHAR_START || character > CHAR_END) {
 8001498:	78fb      	ldrb	r3, [r7, #3]
 800149a:	2b1f      	cmp	r3, #31
 800149c:	d902      	bls.n	80014a4 <ST7789_DrawCharScaled+0x38>
 800149e:	78fb      	ldrb	r3, [r7, #3]
 80014a0:	2b7e      	cmp	r3, #126	@ 0x7e
 80014a2:	d901      	bls.n	80014a8 <ST7789_DrawCharScaled+0x3c>
        character = CHAR_START;
 80014a4:	2320      	movs	r3, #32
 80014a6:	70fb      	strb	r3, [r7, #3]
    }

    uint8_t font_index = character - CHAR_START;
 80014a8:	78fb      	ldrb	r3, [r7, #3]
 80014aa:	3b20      	subs	r3, #32
 80014ac:	76fb      	strb	r3, [r7, #27]
    const uint8_t *char_data = MyFont_5x8[font_index];
 80014ae:	7efa      	ldrb	r2, [r7, #27]
 80014b0:	4613      	mov	r3, r2
 80014b2:	009b      	lsls	r3, r3, #2
 80014b4:	4413      	add	r3, r2
 80014b6:	4a48      	ldr	r2, [pc, #288]	@ (80015d8 <ST7789_DrawCharScaled+0x16c>)
 80014b8:	4413      	add	r3, r2
 80014ba:	617b      	str	r3, [r7, #20]

    uint8_t col, row;
    uint8_t i, j;

    // Itera sobre as colunas da fonte (5 colunas)
    for (col = 0; col < FONT_WIDTH; col++) {
 80014bc:	2300      	movs	r3, #0
 80014be:	77fb      	strb	r3, [r7, #31]
 80014c0:	e080      	b.n	80015c4 <ST7789_DrawCharScaled+0x158>
        uint8_t data_byte = char_data[col];
 80014c2:	7ffb      	ldrb	r3, [r7, #31]
 80014c4:	697a      	ldr	r2, [r7, #20]
 80014c6:	4413      	add	r3, r2
 80014c8:	781b      	ldrb	r3, [r3, #0]
 80014ca:	74fb      	strb	r3, [r7, #19]

        // Itera sobre as linhas (pixels verticais) do caractere (8 linhas)
        for (row = 0; row < FONT_HEIGHT; row++) {
 80014cc:	2300      	movs	r3, #0
 80014ce:	77bb      	strb	r3, [r7, #30]
 80014d0:	e072      	b.n	80015b8 <ST7789_DrawCharScaled+0x14c>

            uint16_t current_x_start = x + (col * scale);
 80014d2:	7ffb      	ldrb	r3, [r7, #31]
 80014d4:	b29b      	uxth	r3, r3
 80014d6:	f897 2034 	ldrb.w	r2, [r7, #52]	@ 0x34
 80014da:	b292      	uxth	r2, r2
 80014dc:	fb02 f303 	mul.w	r3, r2, r3
 80014e0:	b29a      	uxth	r2, r3
 80014e2:	88fb      	ldrh	r3, [r7, #6]
 80014e4:	4413      	add	r3, r2
 80014e6:	823b      	strh	r3, [r7, #16]
            uint16_t current_y_start = y + (row * scale);
 80014e8:	7fbb      	ldrb	r3, [r7, #30]
 80014ea:	b29b      	uxth	r3, r3
 80014ec:	f897 2034 	ldrb.w	r2, [r7, #52]	@ 0x34
 80014f0:	b292      	uxth	r2, r2
 80014f2:	fb02 f303 	mul.w	r3, r2, r3
 80014f6:	b29a      	uxth	r2, r3
 80014f8:	88bb      	ldrh	r3, [r7, #4]
 80014fa:	4413      	add	r3, r2
 80014fc:	81fb      	strh	r3, [r7, #14]

            // Verifica se o bit do pixel está ligado (1)
            if ((data_byte >> row) & 0x01) {
 80014fe:	7cfa      	ldrb	r2, [r7, #19]
 8001500:	7fbb      	ldrb	r3, [r7, #30]
 8001502:	fa42 f303 	asr.w	r3, r2, r3
 8001506:	f003 0301 	and.w	r3, r3, #1
 800150a:	2b00      	cmp	r3, #0
 800150c:	d026      	beq.n	800155c <ST7789_DrawCharScaled+0xf0>
                // Pixel ligado: usa a cor de primeiro plano (Foreground)
                uint16_t color = fg_color;
 800150e:	883b      	ldrh	r3, [r7, #0]
 8001510:	817b      	strh	r3, [r7, #10]

                // Desenha um BLOCO de 'scale' x 'scale' pixels
                for (i = 0; i < scale; i++) {
 8001512:	2300      	movs	r3, #0
 8001514:	777b      	strb	r3, [r7, #29]
 8001516:	e01b      	b.n	8001550 <ST7789_DrawCharScaled+0xe4>
                    for (j = 0; j < scale; j++) {
 8001518:	2300      	movs	r3, #0
 800151a:	773b      	strb	r3, [r7, #28]
 800151c:	e010      	b.n	8001540 <ST7789_DrawCharScaled+0xd4>
                        ST7789_DrawPixel(current_x_start + i, current_y_start + j, color);
 800151e:	7f7b      	ldrb	r3, [r7, #29]
 8001520:	b29a      	uxth	r2, r3
 8001522:	8a3b      	ldrh	r3, [r7, #16]
 8001524:	4413      	add	r3, r2
 8001526:	b298      	uxth	r0, r3
 8001528:	7f3b      	ldrb	r3, [r7, #28]
 800152a:	b29a      	uxth	r2, r3
 800152c:	89fb      	ldrh	r3, [r7, #14]
 800152e:	4413      	add	r3, r2
 8001530:	b29b      	uxth	r3, r3
 8001532:	897a      	ldrh	r2, [r7, #10]
 8001534:	4619      	mov	r1, r3
 8001536:	f000 f9c7 	bl	80018c8 <ST7789_DrawPixel>
                    for (j = 0; j < scale; j++) {
 800153a:	7f3b      	ldrb	r3, [r7, #28]
 800153c:	3301      	adds	r3, #1
 800153e:	773b      	strb	r3, [r7, #28]
 8001540:	7f3a      	ldrb	r2, [r7, #28]
 8001542:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8001546:	429a      	cmp	r2, r3
 8001548:	d3e9      	bcc.n	800151e <ST7789_DrawCharScaled+0xb2>
                for (i = 0; i < scale; i++) {
 800154a:	7f7b      	ldrb	r3, [r7, #29]
 800154c:	3301      	adds	r3, #1
 800154e:	777b      	strb	r3, [r7, #29]
 8001550:	7f7a      	ldrb	r2, [r7, #29]
 8001552:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8001556:	429a      	cmp	r2, r3
 8001558:	d3de      	bcc.n	8001518 <ST7789_DrawCharScaled+0xac>
 800155a:	e02a      	b.n	80015b2 <ST7789_DrawCharScaled+0x146>
                    }
                }
            } else {
                // Pixel desligado: usa a cor de fundo (Background)
                if (bg_color != ST7789_COLOR_TRANSPARENT) {
 800155c:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800155e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001562:	4293      	cmp	r3, r2
 8001564:	d025      	beq.n	80015b2 <ST7789_DrawCharScaled+0x146>
                    uint16_t color = bg_color;
 8001566:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8001568:	81bb      	strh	r3, [r7, #12]

                    // Desenha um BLOCO de 'scale' x 'scale' pixels
                    for (i = 0; i < scale; i++) {
 800156a:	2300      	movs	r3, #0
 800156c:	777b      	strb	r3, [r7, #29]
 800156e:	e01b      	b.n	80015a8 <ST7789_DrawCharScaled+0x13c>
                        for (j = 0; j < scale; j++) {
 8001570:	2300      	movs	r3, #0
 8001572:	773b      	strb	r3, [r7, #28]
 8001574:	e010      	b.n	8001598 <ST7789_DrawCharScaled+0x12c>
                            ST7789_DrawPixel(current_x_start + i, current_y_start + j, color);
 8001576:	7f7b      	ldrb	r3, [r7, #29]
 8001578:	b29a      	uxth	r2, r3
 800157a:	8a3b      	ldrh	r3, [r7, #16]
 800157c:	4413      	add	r3, r2
 800157e:	b298      	uxth	r0, r3
 8001580:	7f3b      	ldrb	r3, [r7, #28]
 8001582:	b29a      	uxth	r2, r3
 8001584:	89fb      	ldrh	r3, [r7, #14]
 8001586:	4413      	add	r3, r2
 8001588:	b29b      	uxth	r3, r3
 800158a:	89ba      	ldrh	r2, [r7, #12]
 800158c:	4619      	mov	r1, r3
 800158e:	f000 f99b 	bl	80018c8 <ST7789_DrawPixel>
                        for (j = 0; j < scale; j++) {
 8001592:	7f3b      	ldrb	r3, [r7, #28]
 8001594:	3301      	adds	r3, #1
 8001596:	773b      	strb	r3, [r7, #28]
 8001598:	7f3a      	ldrb	r2, [r7, #28]
 800159a:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 800159e:	429a      	cmp	r2, r3
 80015a0:	d3e9      	bcc.n	8001576 <ST7789_DrawCharScaled+0x10a>
                    for (i = 0; i < scale; i++) {
 80015a2:	7f7b      	ldrb	r3, [r7, #29]
 80015a4:	3301      	adds	r3, #1
 80015a6:	777b      	strb	r3, [r7, #29]
 80015a8:	7f7a      	ldrb	r2, [r7, #29]
 80015aa:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 80015ae:	429a      	cmp	r2, r3
 80015b0:	d3de      	bcc.n	8001570 <ST7789_DrawCharScaled+0x104>
        for (row = 0; row < FONT_HEIGHT; row++) {
 80015b2:	7fbb      	ldrb	r3, [r7, #30]
 80015b4:	3301      	adds	r3, #1
 80015b6:	77bb      	strb	r3, [r7, #30]
 80015b8:	7fbb      	ldrb	r3, [r7, #30]
 80015ba:	2b07      	cmp	r3, #7
 80015bc:	d989      	bls.n	80014d2 <ST7789_DrawCharScaled+0x66>
    for (col = 0; col < FONT_WIDTH; col++) {
 80015be:	7ffb      	ldrb	r3, [r7, #31]
 80015c0:	3301      	adds	r3, #1
 80015c2:	77fb      	strb	r3, [r7, #31]
 80015c4:	7ffb      	ldrb	r3, [r7, #31]
 80015c6:	2b04      	cmp	r3, #4
 80015c8:	f67f af7b 	bls.w	80014c2 <ST7789_DrawCharScaled+0x56>
            }
        }
    }
    // Opcional: Para evitar artefatos em fundos transparentes, você pode preencher
    // o espaço extra entre colunas (coluna 5) se a escala for grande.
}
 80015cc:	bf00      	nop
 80015ce:	bf00      	nop
 80015d0:	3724      	adds	r7, #36	@ 0x24
 80015d2:	46bd      	mov	sp, r7
 80015d4:	bd90      	pop	{r4, r7, pc}
 80015d6:	bf00      	nop
 80015d8:	08006680 	.word	0x08006680

080015dc <ST7789_DrawStringScaled>:

// Função para desenhar uma string escalonada (linha de texto)
void ST7789_DrawStringScaled(uint16_t x, uint16_t y, const char *str, uint16_t fg_color, uint16_t bg_color, uint8_t scale) {
 80015dc:	b590      	push	{r4, r7, lr}
 80015de:	b089      	sub	sp, #36	@ 0x24
 80015e0:	af02      	add	r7, sp, #8
 80015e2:	60ba      	str	r2, [r7, #8]
 80015e4:	461a      	mov	r2, r3
 80015e6:	4603      	mov	r3, r0
 80015e8:	81fb      	strh	r3, [r7, #14]
 80015ea:	460b      	mov	r3, r1
 80015ec:	81bb      	strh	r3, [r7, #12]
 80015ee:	4613      	mov	r3, r2
 80015f0:	80fb      	strh	r3, [r7, #6]
    uint16_t current_x = x;
 80015f2:	89fb      	ldrh	r3, [r7, #14]
 80015f4:	82fb      	strh	r3, [r7, #22]

    // Largura total de um caractere: FONT_WIDTH * scale + (1 pixel de espaço * scale)
    uint8_t char_spacing = 1 * scale; // Ajuste o espaçamento aqui se quiser mais ou menos
 80015f6:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80015fa:	757b      	strb	r3, [r7, #21]
    uint16_t char_width_total = (FONT_WIDTH * scale) + char_spacing;
 80015fc:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001600:	b29b      	uxth	r3, r3
 8001602:	461a      	mov	r2, r3
 8001604:	0092      	lsls	r2, r2, #2
 8001606:	4413      	add	r3, r2
 8001608:	b29a      	uxth	r2, r3
 800160a:	7d7b      	ldrb	r3, [r7, #21]
 800160c:	b29b      	uxth	r3, r3
 800160e:	4413      	add	r3, r2
 8001610:	827b      	strh	r3, [r7, #18]

    while (*str) {
 8001612:	e01c      	b.n	800164e <ST7789_DrawStringScaled+0x72>
        ST7789_DrawCharScaled(current_x, y, *str, fg_color, bg_color, scale);
 8001614:	68bb      	ldr	r3, [r7, #8]
 8001616:	781a      	ldrb	r2, [r3, #0]
 8001618:	88fc      	ldrh	r4, [r7, #6]
 800161a:	89b9      	ldrh	r1, [r7, #12]
 800161c:	8af8      	ldrh	r0, [r7, #22]
 800161e:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001622:	9301      	str	r3, [sp, #4]
 8001624:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8001626:	9300      	str	r3, [sp, #0]
 8001628:	4623      	mov	r3, r4
 800162a:	f7ff ff1f 	bl	800146c <ST7789_DrawCharScaled>

        // Avança a posição X para o próximo caractere
        current_x += char_width_total;
 800162e:	8afa      	ldrh	r2, [r7, #22]
 8001630:	8a7b      	ldrh	r3, [r7, #18]
 8001632:	4413      	add	r3, r2
 8001634:	82fb      	strh	r3, [r7, #22]

        // Verifica se ultrapassou o limite da tela (240)
        if (current_x + (FONT_WIDTH * scale) >= 240) {
 8001636:	8af9      	ldrh	r1, [r7, #22]
 8001638:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 800163c:	4613      	mov	r3, r2
 800163e:	009b      	lsls	r3, r3, #2
 8001640:	4413      	add	r3, r2
 8001642:	440b      	add	r3, r1
 8001644:	2bef      	cmp	r3, #239	@ 0xef
 8001646:	dc07      	bgt.n	8001658 <ST7789_DrawStringScaled+0x7c>
            break;
        }

        str++;
 8001648:	68bb      	ldr	r3, [r7, #8]
 800164a:	3301      	adds	r3, #1
 800164c:	60bb      	str	r3, [r7, #8]
    while (*str) {
 800164e:	68bb      	ldr	r3, [r7, #8]
 8001650:	781b      	ldrb	r3, [r3, #0]
 8001652:	2b00      	cmp	r3, #0
 8001654:	d1de      	bne.n	8001614 <ST7789_DrawStringScaled+0x38>
    }
}
 8001656:	e000      	b.n	800165a <ST7789_DrawStringScaled+0x7e>
            break;
 8001658:	bf00      	nop
}
 800165a:	bf00      	nop
 800165c:	371c      	adds	r7, #28
 800165e:	46bd      	mov	sp, r7
 8001660:	bd90      	pop	{r4, r7, pc}
	...

08001664 <ST7789_WriteCommand>:


/* Funções do Driver ST7789 --------------------------------------------------*/


void ST7789_WriteCommand(uint8_t cmd) {
 8001664:	b580      	push	{r7, lr}
 8001666:	b082      	sub	sp, #8
 8001668:	af00      	add	r7, sp, #0
 800166a:	4603      	mov	r3, r0
 800166c:	71fb      	strb	r3, [r7, #7]
     ST7789_DC_LOW();
 800166e:	2200      	movs	r2, #0
 8001670:	2102      	movs	r1, #2
 8001672:	480c      	ldr	r0, [pc, #48]	@ (80016a4 <ST7789_WriteCommand+0x40>)
 8001674:	f001 fcc7 	bl	8003006 <HAL_GPIO_WritePin>
     ST7789_CS_LOW();
 8001678:	2200      	movs	r2, #0
 800167a:	2110      	movs	r1, #16
 800167c:	480a      	ldr	r0, [pc, #40]	@ (80016a8 <ST7789_WriteCommand+0x44>)
 800167e:	f001 fcc2 	bl	8003006 <HAL_GPIO_WritePin>
     HAL_SPI_Transmit(&hspi1, &cmd, 1, HAL_MAX_DELAY);
 8001682:	1df9      	adds	r1, r7, #7
 8001684:	f04f 33ff 	mov.w	r3, #4294967295
 8001688:	2201      	movs	r2, #1
 800168a:	4808      	ldr	r0, [pc, #32]	@ (80016ac <ST7789_WriteCommand+0x48>)
 800168c:	f002 fae2 	bl	8003c54 <HAL_SPI_Transmit>
     ST7789_CS_HIGH();
 8001690:	2201      	movs	r2, #1
 8001692:	2110      	movs	r1, #16
 8001694:	4804      	ldr	r0, [pc, #16]	@ (80016a8 <ST7789_WriteCommand+0x44>)
 8001696:	f001 fcb6 	bl	8003006 <HAL_GPIO_WritePin>
 }
 800169a:	bf00      	nop
 800169c:	3708      	adds	r7, #8
 800169e:	46bd      	mov	sp, r7
 80016a0:	bd80      	pop	{r7, pc}
 80016a2:	bf00      	nop
 80016a4:	40010c00 	.word	0x40010c00
 80016a8:	40010800 	.word	0x40010800
 80016ac:	200000f8 	.word	0x200000f8

080016b0 <ST7789_WriteData>:

 void ST7789_WriteData(uint8_t data) {
 80016b0:	b580      	push	{r7, lr}
 80016b2:	b082      	sub	sp, #8
 80016b4:	af00      	add	r7, sp, #0
 80016b6:	4603      	mov	r3, r0
 80016b8:	71fb      	strb	r3, [r7, #7]
     ST7789_DC_HIGH();
 80016ba:	2201      	movs	r2, #1
 80016bc:	2102      	movs	r1, #2
 80016be:	480c      	ldr	r0, [pc, #48]	@ (80016f0 <ST7789_WriteData+0x40>)
 80016c0:	f001 fca1 	bl	8003006 <HAL_GPIO_WritePin>
     ST7789_CS_LOW();
 80016c4:	2200      	movs	r2, #0
 80016c6:	2110      	movs	r1, #16
 80016c8:	480a      	ldr	r0, [pc, #40]	@ (80016f4 <ST7789_WriteData+0x44>)
 80016ca:	f001 fc9c 	bl	8003006 <HAL_GPIO_WritePin>
     HAL_SPI_Transmit(&hspi1, &data, 1, HAL_MAX_DELAY);
 80016ce:	1df9      	adds	r1, r7, #7
 80016d0:	f04f 33ff 	mov.w	r3, #4294967295
 80016d4:	2201      	movs	r2, #1
 80016d6:	4808      	ldr	r0, [pc, #32]	@ (80016f8 <ST7789_WriteData+0x48>)
 80016d8:	f002 fabc 	bl	8003c54 <HAL_SPI_Transmit>
     ST7789_CS_HIGH();
 80016dc:	2201      	movs	r2, #1
 80016de:	2110      	movs	r1, #16
 80016e0:	4804      	ldr	r0, [pc, #16]	@ (80016f4 <ST7789_WriteData+0x44>)
 80016e2:	f001 fc90 	bl	8003006 <HAL_GPIO_WritePin>
 }
 80016e6:	bf00      	nop
 80016e8:	3708      	adds	r7, #8
 80016ea:	46bd      	mov	sp, r7
 80016ec:	bd80      	pop	{r7, pc}
 80016ee:	bf00      	nop
 80016f0:	40010c00 	.word	0x40010c00
 80016f4:	40010800 	.word	0x40010800
 80016f8:	200000f8 	.word	0x200000f8

080016fc <ST7789_Reset>:

 void ST7789_Reset(void) {
 80016fc:	b580      	push	{r7, lr}
 80016fe:	af00      	add	r7, sp, #0
     ST7789_RST_LOW();
 8001700:	2200      	movs	r2, #0
 8001702:	2101      	movs	r1, #1
 8001704:	4807      	ldr	r0, [pc, #28]	@ (8001724 <ST7789_Reset+0x28>)
 8001706:	f001 fc7e 	bl	8003006 <HAL_GPIO_WritePin>
     HAL_Delay(50);
 800170a:	2032      	movs	r0, #50	@ 0x32
 800170c:	f000 fd56 	bl	80021bc <HAL_Delay>
     ST7789_RST_HIGH();
 8001710:	2201      	movs	r2, #1
 8001712:	2101      	movs	r1, #1
 8001714:	4803      	ldr	r0, [pc, #12]	@ (8001724 <ST7789_Reset+0x28>)
 8001716:	f001 fc76 	bl	8003006 <HAL_GPIO_WritePin>
     HAL_Delay(50);
 800171a:	2032      	movs	r0, #50	@ 0x32
 800171c:	f000 fd4e 	bl	80021bc <HAL_Delay>
 }
 8001720:	bf00      	nop
 8001722:	bd80      	pop	{r7, pc}
 8001724:	40010c00 	.word	0x40010c00

08001728 <ST7789_Init>:

 void ST7789_Init(void) {
 8001728:	b580      	push	{r7, lr}
 800172a:	af00      	add	r7, sp, #0
     ST7789_Reset();
 800172c:	f7ff ffe6 	bl	80016fc <ST7789_Reset>

     // Sequência de inicialização mínima para ST7789 (240x320)

     // 1. Comando de saída do modo de suspensão
     ST7789_WriteCommand(0x11); // Sleep Out
 8001730:	2011      	movs	r0, #17
 8001732:	f7ff ff97 	bl	8001664 <ST7789_WriteCommand>
     HAL_Delay(120);
 8001736:	2078      	movs	r0, #120	@ 0x78
 8001738:	f000 fd40 	bl	80021bc <HAL_Delay>

     // 2. Controle de acesso à memória (MADCTL) - Ajuste a orientação aqui
     ST7789_WriteCommand(0x36);
 800173c:	2036      	movs	r0, #54	@ 0x36
 800173e:	f7ff ff91 	bl	8001664 <ST7789_WriteCommand>
     ST7789_WriteData(0xA0); // 0x00 para Posição Padrão (Vertical)
 8001742:	20a0      	movs	r0, #160	@ 0xa0
 8001744:	f7ff ffb4 	bl	80016b0 <ST7789_WriteData>

     // 3. Formato de Pixel (COLMOD) - 16 bits/pixel (RGB565)
     ST7789_WriteCommand(0x3A);
 8001748:	203a      	movs	r0, #58	@ 0x3a
 800174a:	f7ff ff8b 	bl	8001664 <ST7789_WriteCommand>
     ST7789_WriteData(0x55); // 0x55 = RGB565
 800174e:	2055      	movs	r0, #85	@ 0x55
 8001750:	f7ff ffae 	bl	80016b0 <ST7789_WriteData>

     // 4. Comando de ligar o Display
     ST7789_WriteCommand(0x29); // Display ON
 8001754:	2029      	movs	r0, #41	@ 0x29
 8001756:	f7ff ff85 	bl	8001664 <ST7789_WriteCommand>
     HAL_Delay(10);
 800175a:	200a      	movs	r0, #10
 800175c:	f000 fd2e 	bl	80021bc <HAL_Delay>
 }
 8001760:	bf00      	nop
 8001762:	bd80      	pop	{r7, pc}

08001764 <ST7789_SetAddressWindow>:

 void ST7789_SetAddressWindow(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1) {
 8001764:	b590      	push	{r4, r7, lr}
 8001766:	b085      	sub	sp, #20
 8001768:	af00      	add	r7, sp, #0
 800176a:	4604      	mov	r4, r0
 800176c:	4608      	mov	r0, r1
 800176e:	4611      	mov	r1, r2
 8001770:	461a      	mov	r2, r3
 8001772:	4623      	mov	r3, r4
 8001774:	80fb      	strh	r3, [r7, #6]
 8001776:	4603      	mov	r3, r0
 8001778:	80bb      	strh	r3, [r7, #4]
 800177a:	460b      	mov	r3, r1
 800177c:	807b      	strh	r3, [r7, #2]
 800177e:	4613      	mov	r3, r2
 8001780:	803b      	strh	r3, [r7, #0]
     uint8_t data[4];

     // Column Address Set (CASSET)
     ST7789_WriteCommand(0x2A);
 8001782:	202a      	movs	r0, #42	@ 0x2a
 8001784:	f7ff ff6e 	bl	8001664 <ST7789_WriteCommand>
     data[0] = (x0 >> 8) & 0xFF; data[1] = x0 & 0xFF;
 8001788:	88fb      	ldrh	r3, [r7, #6]
 800178a:	0a1b      	lsrs	r3, r3, #8
 800178c:	b29b      	uxth	r3, r3
 800178e:	b2db      	uxtb	r3, r3
 8001790:	733b      	strb	r3, [r7, #12]
 8001792:	88fb      	ldrh	r3, [r7, #6]
 8001794:	b2db      	uxtb	r3, r3
 8001796:	737b      	strb	r3, [r7, #13]
     data[2] = (x1 >> 8) & 0xFF; data[3] = x1 & 0xFF;
 8001798:	887b      	ldrh	r3, [r7, #2]
 800179a:	0a1b      	lsrs	r3, r3, #8
 800179c:	b29b      	uxth	r3, r3
 800179e:	b2db      	uxtb	r3, r3
 80017a0:	73bb      	strb	r3, [r7, #14]
 80017a2:	887b      	ldrh	r3, [r7, #2]
 80017a4:	b2db      	uxtb	r3, r3
 80017a6:	73fb      	strb	r3, [r7, #15]
     ST7789_DC_HIGH(); ST7789_CS_LOW();
 80017a8:	2201      	movs	r2, #1
 80017aa:	2102      	movs	r1, #2
 80017ac:	4822      	ldr	r0, [pc, #136]	@ (8001838 <ST7789_SetAddressWindow+0xd4>)
 80017ae:	f001 fc2a 	bl	8003006 <HAL_GPIO_WritePin>
 80017b2:	2200      	movs	r2, #0
 80017b4:	2110      	movs	r1, #16
 80017b6:	4821      	ldr	r0, [pc, #132]	@ (800183c <ST7789_SetAddressWindow+0xd8>)
 80017b8:	f001 fc25 	bl	8003006 <HAL_GPIO_WritePin>
     HAL_SPI_Transmit(&hspi1, data, 4, HAL_MAX_DELAY);
 80017bc:	f107 010c 	add.w	r1, r7, #12
 80017c0:	f04f 33ff 	mov.w	r3, #4294967295
 80017c4:	2204      	movs	r2, #4
 80017c6:	481e      	ldr	r0, [pc, #120]	@ (8001840 <ST7789_SetAddressWindow+0xdc>)
 80017c8:	f002 fa44 	bl	8003c54 <HAL_SPI_Transmit>
     ST7789_CS_HIGH();
 80017cc:	2201      	movs	r2, #1
 80017ce:	2110      	movs	r1, #16
 80017d0:	481a      	ldr	r0, [pc, #104]	@ (800183c <ST7789_SetAddressWindow+0xd8>)
 80017d2:	f001 fc18 	bl	8003006 <HAL_GPIO_WritePin>

     // Row Address Set (RASET)
     ST7789_WriteCommand(0x2B);
 80017d6:	202b      	movs	r0, #43	@ 0x2b
 80017d8:	f7ff ff44 	bl	8001664 <ST7789_WriteCommand>
     data[0] = (y0 >> 8) & 0xFF; data[1] = y0 & 0xFF;
 80017dc:	88bb      	ldrh	r3, [r7, #4]
 80017de:	0a1b      	lsrs	r3, r3, #8
 80017e0:	b29b      	uxth	r3, r3
 80017e2:	b2db      	uxtb	r3, r3
 80017e4:	733b      	strb	r3, [r7, #12]
 80017e6:	88bb      	ldrh	r3, [r7, #4]
 80017e8:	b2db      	uxtb	r3, r3
 80017ea:	737b      	strb	r3, [r7, #13]
     data[2] = (y1 >> 8) & 0xFF; data[3] = y1 & 0xFF;
 80017ec:	883b      	ldrh	r3, [r7, #0]
 80017ee:	0a1b      	lsrs	r3, r3, #8
 80017f0:	b29b      	uxth	r3, r3
 80017f2:	b2db      	uxtb	r3, r3
 80017f4:	73bb      	strb	r3, [r7, #14]
 80017f6:	883b      	ldrh	r3, [r7, #0]
 80017f8:	b2db      	uxtb	r3, r3
 80017fa:	73fb      	strb	r3, [r7, #15]
     ST7789_DC_HIGH(); ST7789_CS_LOW();
 80017fc:	2201      	movs	r2, #1
 80017fe:	2102      	movs	r1, #2
 8001800:	480d      	ldr	r0, [pc, #52]	@ (8001838 <ST7789_SetAddressWindow+0xd4>)
 8001802:	f001 fc00 	bl	8003006 <HAL_GPIO_WritePin>
 8001806:	2200      	movs	r2, #0
 8001808:	2110      	movs	r1, #16
 800180a:	480c      	ldr	r0, [pc, #48]	@ (800183c <ST7789_SetAddressWindow+0xd8>)
 800180c:	f001 fbfb 	bl	8003006 <HAL_GPIO_WritePin>
     HAL_SPI_Transmit(&hspi1, data, 4, HAL_MAX_DELAY);
 8001810:	f107 010c 	add.w	r1, r7, #12
 8001814:	f04f 33ff 	mov.w	r3, #4294967295
 8001818:	2204      	movs	r2, #4
 800181a:	4809      	ldr	r0, [pc, #36]	@ (8001840 <ST7789_SetAddressWindow+0xdc>)
 800181c:	f002 fa1a 	bl	8003c54 <HAL_SPI_Transmit>
     ST7789_CS_HIGH();
 8001820:	2201      	movs	r2, #1
 8001822:	2110      	movs	r1, #16
 8001824:	4805      	ldr	r0, [pc, #20]	@ (800183c <ST7789_SetAddressWindow+0xd8>)
 8001826:	f001 fbee 	bl	8003006 <HAL_GPIO_WritePin>

     // Memory Write (RAMWR)
     ST7789_WriteCommand(0x2C);
 800182a:	202c      	movs	r0, #44	@ 0x2c
 800182c:	f7ff ff1a 	bl	8001664 <ST7789_WriteCommand>
 }
 8001830:	bf00      	nop
 8001832:	3714      	adds	r7, #20
 8001834:	46bd      	mov	sp, r7
 8001836:	bd90      	pop	{r4, r7, pc}
 8001838:	40010c00 	.word	0x40010c00
 800183c:	40010800 	.word	0x40010800
 8001840:	200000f8 	.word	0x200000f8

08001844 <ST7789_FillColor>:

 void ST7789_FillColor(uint16_t color) {
 8001844:	b580      	push	{r7, lr}
 8001846:	b086      	sub	sp, #24
 8001848:	af00      	add	r7, sp, #0
 800184a:	4603      	mov	r3, r0
 800184c:	80fb      	strh	r3, [r7, #6]
     // A área total é a mesma: 240 * 320 = 76800 pixels
     uint32_t total_pixels = DISPLAY_WIDTH * DISPLAY_HEIGHT; // Usando as novas constantes
 800184e:	f44f 3396 	mov.w	r3, #76800	@ 0x12c00
 8001852:	613b      	str	r3, [r7, #16]
     uint8_t colorData[2] = { color >> 8, color & 0xFF };
 8001854:	88fb      	ldrh	r3, [r7, #6]
 8001856:	0a1b      	lsrs	r3, r3, #8
 8001858:	b29b      	uxth	r3, r3
 800185a:	b2db      	uxtb	r3, r3
 800185c:	733b      	strb	r3, [r7, #12]
 800185e:	88fb      	ldrh	r3, [r7, #6]
 8001860:	b2db      	uxtb	r3, r3
 8001862:	737b      	strb	r3, [r7, #13]

     // Define a área completa (0,0) até (Largura-1, Altura-1)
     // Se a tela estiver em Horizontal (320x240): (0, 0) a (319, 239)
     ST7789_SetAddressWindow(0, 0, DISPLAY_WIDTH - 1, DISPLAY_HEIGHT - 1);
 8001864:	23ef      	movs	r3, #239	@ 0xef
 8001866:	f240 123f 	movw	r2, #319	@ 0x13f
 800186a:	2100      	movs	r1, #0
 800186c:	2000      	movs	r0, #0
 800186e:	f7ff ff79 	bl	8001764 <ST7789_SetAddressWindow>

     // Enviar pixels
     ST7789_DC_HIGH();
 8001872:	2201      	movs	r2, #1
 8001874:	2102      	movs	r1, #2
 8001876:	4811      	ldr	r0, [pc, #68]	@ (80018bc <ST7789_FillColor+0x78>)
 8001878:	f001 fbc5 	bl	8003006 <HAL_GPIO_WritePin>
     ST7789_CS_LOW();
 800187c:	2200      	movs	r2, #0
 800187e:	2110      	movs	r1, #16
 8001880:	480f      	ldr	r0, [pc, #60]	@ (80018c0 <ST7789_FillColor+0x7c>)
 8001882:	f001 fbc0 	bl	8003006 <HAL_GPIO_WritePin>

     // ... (Seu loop otimizado ou não otimizado) ...
     for (uint32_t i = 0; i < total_pixels; i++) {
 8001886:	2300      	movs	r3, #0
 8001888:	617b      	str	r3, [r7, #20]
 800188a:	e009      	b.n	80018a0 <ST7789_FillColor+0x5c>
         HAL_SPI_Transmit(&hspi1, colorData, 2, 10);
 800188c:	f107 010c 	add.w	r1, r7, #12
 8001890:	230a      	movs	r3, #10
 8001892:	2202      	movs	r2, #2
 8001894:	480b      	ldr	r0, [pc, #44]	@ (80018c4 <ST7789_FillColor+0x80>)
 8001896:	f002 f9dd 	bl	8003c54 <HAL_SPI_Transmit>
     for (uint32_t i = 0; i < total_pixels; i++) {
 800189a:	697b      	ldr	r3, [r7, #20]
 800189c:	3301      	adds	r3, #1
 800189e:	617b      	str	r3, [r7, #20]
 80018a0:	697a      	ldr	r2, [r7, #20]
 80018a2:	693b      	ldr	r3, [r7, #16]
 80018a4:	429a      	cmp	r2, r3
 80018a6:	d3f1      	bcc.n	800188c <ST7789_FillColor+0x48>
     }
     ST7789_CS_HIGH();
 80018a8:	2201      	movs	r2, #1
 80018aa:	2110      	movs	r1, #16
 80018ac:	4804      	ldr	r0, [pc, #16]	@ (80018c0 <ST7789_FillColor+0x7c>)
 80018ae:	f001 fbaa 	bl	8003006 <HAL_GPIO_WritePin>
 }
 80018b2:	bf00      	nop
 80018b4:	3718      	adds	r7, #24
 80018b6:	46bd      	mov	sp, r7
 80018b8:	bd80      	pop	{r7, pc}
 80018ba:	bf00      	nop
 80018bc:	40010c00 	.word	0x40010c00
 80018c0:	40010800 	.word	0x40010800
 80018c4:	200000f8 	.word	0x200000f8

080018c8 <ST7789_DrawPixel>:

 //FUNÇÃO PARA A BOLINHA
 // Função que desenha um único pixel
 void ST7789_DrawPixel(uint16_t x, uint16_t y, uint16_t color) {
 80018c8:	b580      	push	{r7, lr}
 80018ca:	b084      	sub	sp, #16
 80018cc:	af00      	add	r7, sp, #0
 80018ce:	4603      	mov	r3, r0
 80018d0:	80fb      	strh	r3, [r7, #6]
 80018d2:	460b      	mov	r3, r1
 80018d4:	80bb      	strh	r3, [r7, #4]
 80018d6:	4613      	mov	r3, r2
 80018d8:	807b      	strh	r3, [r7, #2]
     if (x >= DISPLAY_WIDTH || y >= DISPLAY_HEIGHT) return; // Limites
 80018da:	88fb      	ldrh	r3, [r7, #6]
 80018dc:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 80018e0:	d227      	bcs.n	8001932 <ST7789_DrawPixel+0x6a>
 80018e2:	88bb      	ldrh	r3, [r7, #4]
 80018e4:	2bef      	cmp	r3, #239	@ 0xef
 80018e6:	d824      	bhi.n	8001932 <ST7789_DrawPixel+0x6a>

     // Define uma janela de 1x1 no pixel (x, y)
     ST7789_SetAddressWindow(x, y, x, y);
 80018e8:	88bb      	ldrh	r3, [r7, #4]
 80018ea:	88fa      	ldrh	r2, [r7, #6]
 80018ec:	88b9      	ldrh	r1, [r7, #4]
 80018ee:	88f8      	ldrh	r0, [r7, #6]
 80018f0:	f7ff ff38 	bl	8001764 <ST7789_SetAddressWindow>

     // Divide a cor em bytes e envia
     uint8_t colorData[2] = { color >> 8, color & 0xFF };
 80018f4:	887b      	ldrh	r3, [r7, #2]
 80018f6:	0a1b      	lsrs	r3, r3, #8
 80018f8:	b29b      	uxth	r3, r3
 80018fa:	b2db      	uxtb	r3, r3
 80018fc:	733b      	strb	r3, [r7, #12]
 80018fe:	887b      	ldrh	r3, [r7, #2]
 8001900:	b2db      	uxtb	r3, r3
 8001902:	737b      	strb	r3, [r7, #13]
     ST7789_DC_HIGH();
 8001904:	2201      	movs	r2, #1
 8001906:	2102      	movs	r1, #2
 8001908:	480c      	ldr	r0, [pc, #48]	@ (800193c <ST7789_DrawPixel+0x74>)
 800190a:	f001 fb7c 	bl	8003006 <HAL_GPIO_WritePin>
     ST7789_CS_LOW();
 800190e:	2200      	movs	r2, #0
 8001910:	2110      	movs	r1, #16
 8001912:	480b      	ldr	r0, [pc, #44]	@ (8001940 <ST7789_DrawPixel+0x78>)
 8001914:	f001 fb77 	bl	8003006 <HAL_GPIO_WritePin>
     HAL_SPI_Transmit(&hspi1, colorData, 2, 10);
 8001918:	f107 010c 	add.w	r1, r7, #12
 800191c:	230a      	movs	r3, #10
 800191e:	2202      	movs	r2, #2
 8001920:	4808      	ldr	r0, [pc, #32]	@ (8001944 <ST7789_DrawPixel+0x7c>)
 8001922:	f002 f997 	bl	8003c54 <HAL_SPI_Transmit>
     ST7789_CS_HIGH();
 8001926:	2201      	movs	r2, #1
 8001928:	2110      	movs	r1, #16
 800192a:	4805      	ldr	r0, [pc, #20]	@ (8001940 <ST7789_DrawPixel+0x78>)
 800192c:	f001 fb6b 	bl	8003006 <HAL_GPIO_WritePin>
 8001930:	e000      	b.n	8001934 <ST7789_DrawPixel+0x6c>
     if (x >= DISPLAY_WIDTH || y >= DISPLAY_HEIGHT) return; // Limites
 8001932:	bf00      	nop
 }
 8001934:	3710      	adds	r7, #16
 8001936:	46bd      	mov	sp, r7
 8001938:	bd80      	pop	{r7, pc}
 800193a:	bf00      	nop
 800193c:	40010c00 	.word	0x40010c00
 8001940:	40010800 	.word	0x40010800
 8001944:	200000f8 	.word	0x200000f8

08001948 <ST7789_DrawBall>:

 void ST7789_DrawBall(uint16_t x_center, uint16_t y_center, uint16_t color) {
 8001948:	b580      	push	{r7, lr}
 800194a:	b088      	sub	sp, #32
 800194c:	af00      	add	r7, sp, #0
 800194e:	4603      	mov	r3, r0
 8001950:	80fb      	strh	r3, [r7, #6]
 8001952:	460b      	mov	r3, r1
 8001954:	80bb      	strh	r3, [r7, #4]
 8001956:	4613      	mov	r3, r2
 8001958:	807b      	strh	r3, [r7, #2]
     // Calcula os cantos do quadrado baseado no centro e no raio
     uint16_t x0 = x_center - BALL_RADIUS;
 800195a:	88fb      	ldrh	r3, [r7, #6]
 800195c:	3b03      	subs	r3, #3
 800195e:	837b      	strh	r3, [r7, #26]
     uint16_t y0 = y_center - BALL_RADIUS;
 8001960:	88bb      	ldrh	r3, [r7, #4]
 8001962:	3b03      	subs	r3, #3
 8001964:	833b      	strh	r3, [r7, #24]
     uint16_t x1 = x_center + BALL_RADIUS;
 8001966:	88fb      	ldrh	r3, [r7, #6]
 8001968:	3303      	adds	r3, #3
 800196a:	82fb      	strh	r3, [r7, #22]
     uint16_t y1 = y_center + BALL_RADIUS;
 800196c:	88bb      	ldrh	r3, [r7, #4]
 800196e:	3303      	adds	r3, #3
 8001970:	82bb      	strh	r3, [r7, #20]

     // 1. Define a área do quadrado
     // Se o BALL_RADIUS for 6, a janela será de (Centro-6, Centro-6) até (Centro+6, Centro+6).
     ST7789_SetAddressWindow(x0, y0, x1, y1);
 8001972:	8abb      	ldrh	r3, [r7, #20]
 8001974:	8afa      	ldrh	r2, [r7, #22]
 8001976:	8b39      	ldrh	r1, [r7, #24]
 8001978:	8b78      	ldrh	r0, [r7, #26]
 800197a:	f7ff fef3 	bl	8001764 <ST7789_SetAddressWindow>

     // 2. Calcula o número de pixels
     // Note que (x1 - x0 + 1) é o lado do quadrado (ex: 13)
     uint32_t total_pixels = (uint32_t)(x1 - x0 + 1) * (uint32_t)(y1 - y0 + 1);
 800197e:	8afa      	ldrh	r2, [r7, #22]
 8001980:	8b7b      	ldrh	r3, [r7, #26]
 8001982:	1ad3      	subs	r3, r2, r3
 8001984:	3301      	adds	r3, #1
 8001986:	4619      	mov	r1, r3
 8001988:	8aba      	ldrh	r2, [r7, #20]
 800198a:	8b3b      	ldrh	r3, [r7, #24]
 800198c:	1ad3      	subs	r3, r2, r3
 800198e:	3301      	adds	r3, #1
 8001990:	fb01 f303 	mul.w	r3, r1, r3
 8001994:	613b      	str	r3, [r7, #16]
     uint8_t colorData[2] = { color >> 8, color & 0xFF };
 8001996:	887b      	ldrh	r3, [r7, #2]
 8001998:	0a1b      	lsrs	r3, r3, #8
 800199a:	b29b      	uxth	r3, r3
 800199c:	b2db      	uxtb	r3, r3
 800199e:	733b      	strb	r3, [r7, #12]
 80019a0:	887b      	ldrh	r3, [r7, #2]
 80019a2:	b2db      	uxtb	r3, r3
 80019a4:	737b      	strb	r3, [r7, #13]

     // 3. Envio dos dados de pixel
     ST7789_DC_HIGH();
 80019a6:	2201      	movs	r2, #1
 80019a8:	2102      	movs	r1, #2
 80019aa:	4811      	ldr	r0, [pc, #68]	@ (80019f0 <ST7789_DrawBall+0xa8>)
 80019ac:	f001 fb2b 	bl	8003006 <HAL_GPIO_WritePin>
     ST7789_CS_LOW();
 80019b0:	2200      	movs	r2, #0
 80019b2:	2110      	movs	r1, #16
 80019b4:	480f      	ldr	r0, [pc, #60]	@ (80019f4 <ST7789_DrawBall+0xac>)
 80019b6:	f001 fb26 	bl	8003006 <HAL_GPIO_WritePin>
     for (uint32_t i = 0; i < total_pixels; i++) {
 80019ba:	2300      	movs	r3, #0
 80019bc:	61fb      	str	r3, [r7, #28]
 80019be:	e009      	b.n	80019d4 <ST7789_DrawBall+0x8c>
         // Usa um timeout muito baixo para transmitir rapidamente
         HAL_SPI_Transmit(&hspi1, colorData, 2, 1);
 80019c0:	f107 010c 	add.w	r1, r7, #12
 80019c4:	2301      	movs	r3, #1
 80019c6:	2202      	movs	r2, #2
 80019c8:	480b      	ldr	r0, [pc, #44]	@ (80019f8 <ST7789_DrawBall+0xb0>)
 80019ca:	f002 f943 	bl	8003c54 <HAL_SPI_Transmit>
     for (uint32_t i = 0; i < total_pixels; i++) {
 80019ce:	69fb      	ldr	r3, [r7, #28]
 80019d0:	3301      	adds	r3, #1
 80019d2:	61fb      	str	r3, [r7, #28]
 80019d4:	69fa      	ldr	r2, [r7, #28]
 80019d6:	693b      	ldr	r3, [r7, #16]
 80019d8:	429a      	cmp	r2, r3
 80019da:	d3f1      	bcc.n	80019c0 <ST7789_DrawBall+0x78>
     }
     ST7789_CS_HIGH();
 80019dc:	2201      	movs	r2, #1
 80019de:	2110      	movs	r1, #16
 80019e0:	4804      	ldr	r0, [pc, #16]	@ (80019f4 <ST7789_DrawBall+0xac>)
 80019e2:	f001 fb10 	bl	8003006 <HAL_GPIO_WritePin>
 }
 80019e6:	bf00      	nop
 80019e8:	3720      	adds	r7, #32
 80019ea:	46bd      	mov	sp, r7
 80019ec:	bd80      	pop	{r7, pc}
 80019ee:	bf00      	nop
 80019f0:	40010c00 	.word	0x40010c00
 80019f4:	40010800 	.word	0x40010800
 80019f8:	200000f8 	.word	0x200000f8

080019fc <ST7789_FillRect>:

 void ST7789_FillRect(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1, uint16_t color)
 {
 80019fc:	b590      	push	{r4, r7, lr}
 80019fe:	b087      	sub	sp, #28
 8001a00:	af00      	add	r7, sp, #0
 8001a02:	4604      	mov	r4, r0
 8001a04:	4608      	mov	r0, r1
 8001a06:	4611      	mov	r1, r2
 8001a08:	461a      	mov	r2, r3
 8001a0a:	4623      	mov	r3, r4
 8001a0c:	80fb      	strh	r3, [r7, #6]
 8001a0e:	4603      	mov	r3, r0
 8001a10:	80bb      	strh	r3, [r7, #4]
 8001a12:	460b      	mov	r3, r1
 8001a14:	807b      	strh	r3, [r7, #2]
 8001a16:	4613      	mov	r3, r2
 8001a18:	803b      	strh	r3, [r7, #0]
     // Calcula a largura (w) e altura (h) do retângulo
     uint16_t w = x1 - x0 + 1;
 8001a1a:	887a      	ldrh	r2, [r7, #2]
 8001a1c:	88fb      	ldrh	r3, [r7, #6]
 8001a1e:	1ad3      	subs	r3, r2, r3
 8001a20:	b29b      	uxth	r3, r3
 8001a22:	3301      	adds	r3, #1
 8001a24:	827b      	strh	r3, [r7, #18]
     uint16_t h = y1 - y0 + 1;
 8001a26:	883a      	ldrh	r2, [r7, #0]
 8001a28:	88bb      	ldrh	r3, [r7, #4]
 8001a2a:	1ad3      	subs	r3, r2, r3
 8001a2c:	b29b      	uxth	r3, r3
 8001a2e:	3301      	adds	r3, #1
 8001a30:	823b      	strh	r3, [r7, #16]

     // Calcula o número total de pixels na área
     uint32_t num_pixels = (uint32_t)w * h;
 8001a32:	8a7b      	ldrh	r3, [r7, #18]
 8001a34:	8a3a      	ldrh	r2, [r7, #16]
 8001a36:	fb02 f303 	mul.w	r3, r2, r3
 8001a3a:	60fb      	str	r3, [r7, #12]

     // 1. Define a janela de endereçamento (o retângulo)
     ST7789_SetAddressWindow(x0, y0, x1, y1);
 8001a3c:	883b      	ldrh	r3, [r7, #0]
 8001a3e:	887a      	ldrh	r2, [r7, #2]
 8001a40:	88b9      	ldrh	r1, [r7, #4]
 8001a42:	88f8      	ldrh	r0, [r7, #6]
 8001a44:	f7ff fe8e 	bl	8001764 <ST7789_SetAddressWindow>

     // 2. Envia o comando RAM Write (para começar a enviar dados de cor)
     ST7789_WriteCommand(0x2C); // Comando "RAM Write"
 8001a48:	202c      	movs	r0, #44	@ 0x2c
 8001a4a:	f7ff fe0b 	bl	8001664 <ST7789_WriteCommand>

     // 3. Define o pino DC para 'data' (para começar a enviar a cor)
     ST7789_DC_HIGH(); // Assumindo que ST7789_DC_HIGH() foi definido em st7789.h/main.h
 8001a4e:	2201      	movs	r2, #1
 8001a50:	2102      	movs	r1, #2
 8001a52:	4818      	ldr	r0, [pc, #96]	@ (8001ab4 <ST7789_FillRect+0xb8>)
 8001a54:	f001 fad7 	bl	8003006 <HAL_GPIO_WritePin>

     // 4. Prepara o valor da cor em 16-bits (2 bytes) para transmissão
     uint8_t high_byte = (uint8_t)(color >> 8); // Byte mais significativo
 8001a58:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8001a5a:	0a1b      	lsrs	r3, r3, #8
 8001a5c:	b29b      	uxth	r3, r3
 8001a5e:	b2db      	uxtb	r3, r3
 8001a60:	72fb      	strb	r3, [r7, #11]
     uint8_t low_byte  = (uint8_t)(color & 0xFF);  // Byte menos significativo
 8001a62:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8001a64:	b2db      	uxtb	r3, r3
 8001a66:	72bb      	strb	r3, [r7, #10]

     // 5. Entra no modo de transmissão de dados (CS LOW)
     ST7789_CS_LOW(); // Ativa o Chip Select
 8001a68:	2200      	movs	r2, #0
 8001a6a:	2110      	movs	r1, #16
 8001a6c:	4812      	ldr	r0, [pc, #72]	@ (8001ab8 <ST7789_FillRect+0xbc>)
 8001a6e:	f001 faca 	bl	8003006 <HAL_GPIO_WritePin>

     // 6. Loop de envio da cor para cada pixel da janela
     for (uint32_t i = 0; i < num_pixels; i++)
 8001a72:	2300      	movs	r3, #0
 8001a74:	617b      	str	r3, [r7, #20]
 8001a76:	e010      	b.n	8001a9a <ST7789_FillRect+0x9e>
     {
         // Envia o Byte Mais Significativo (MSB)
         HAL_SPI_Transmit(&hspi1, &high_byte, 1, 10); // Assumindo que hspi1 é o handle do seu SPI
 8001a78:	f107 010b 	add.w	r1, r7, #11
 8001a7c:	230a      	movs	r3, #10
 8001a7e:	2201      	movs	r2, #1
 8001a80:	480e      	ldr	r0, [pc, #56]	@ (8001abc <ST7789_FillRect+0xc0>)
 8001a82:	f002 f8e7 	bl	8003c54 <HAL_SPI_Transmit>

         // Envia o Byte Menos Significativo (LSB)
         HAL_SPI_Transmit(&hspi1, &low_byte, 1, 10);
 8001a86:	f107 010a 	add.w	r1, r7, #10
 8001a8a:	230a      	movs	r3, #10
 8001a8c:	2201      	movs	r2, #1
 8001a8e:	480b      	ldr	r0, [pc, #44]	@ (8001abc <ST7789_FillRect+0xc0>)
 8001a90:	f002 f8e0 	bl	8003c54 <HAL_SPI_Transmit>
     for (uint32_t i = 0; i < num_pixels; i++)
 8001a94:	697b      	ldr	r3, [r7, #20]
 8001a96:	3301      	adds	r3, #1
 8001a98:	617b      	str	r3, [r7, #20]
 8001a9a:	697a      	ldr	r2, [r7, #20]
 8001a9c:	68fb      	ldr	r3, [r7, #12]
 8001a9e:	429a      	cmp	r2, r3
 8001aa0:	d3ea      	bcc.n	8001a78 <ST7789_FillRect+0x7c>
     }

     // 7. Sai do modo de transmissão de dados (CS HIGH)
     ST7789_CS_HIGH(); // Desativa o Chip Select
 8001aa2:	2201      	movs	r2, #1
 8001aa4:	2110      	movs	r1, #16
 8001aa6:	4804      	ldr	r0, [pc, #16]	@ (8001ab8 <ST7789_FillRect+0xbc>)
 8001aa8:	f001 faad 	bl	8003006 <HAL_GPIO_WritePin>
 }
 8001aac:	bf00      	nop
 8001aae:	371c      	adds	r7, #28
 8001ab0:	46bd      	mov	sp, r7
 8001ab2:	bd90      	pop	{r4, r7, pc}
 8001ab4:	40010c00 	.word	0x40010c00
 8001ab8:	40010800 	.word	0x40010800
 8001abc:	200000f8 	.word	0x200000f8

08001ac0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001ac0:	b480      	push	{r7}
 8001ac2:	b085      	sub	sp, #20
 8001ac4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001ac6:	4b15      	ldr	r3, [pc, #84]	@ (8001b1c <HAL_MspInit+0x5c>)
 8001ac8:	699b      	ldr	r3, [r3, #24]
 8001aca:	4a14      	ldr	r2, [pc, #80]	@ (8001b1c <HAL_MspInit+0x5c>)
 8001acc:	f043 0301 	orr.w	r3, r3, #1
 8001ad0:	6193      	str	r3, [r2, #24]
 8001ad2:	4b12      	ldr	r3, [pc, #72]	@ (8001b1c <HAL_MspInit+0x5c>)
 8001ad4:	699b      	ldr	r3, [r3, #24]
 8001ad6:	f003 0301 	and.w	r3, r3, #1
 8001ada:	60bb      	str	r3, [r7, #8]
 8001adc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001ade:	4b0f      	ldr	r3, [pc, #60]	@ (8001b1c <HAL_MspInit+0x5c>)
 8001ae0:	69db      	ldr	r3, [r3, #28]
 8001ae2:	4a0e      	ldr	r2, [pc, #56]	@ (8001b1c <HAL_MspInit+0x5c>)
 8001ae4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001ae8:	61d3      	str	r3, [r2, #28]
 8001aea:	4b0c      	ldr	r3, [pc, #48]	@ (8001b1c <HAL_MspInit+0x5c>)
 8001aec:	69db      	ldr	r3, [r3, #28]
 8001aee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001af2:	607b      	str	r3, [r7, #4]
 8001af4:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001af6:	4b0a      	ldr	r3, [pc, #40]	@ (8001b20 <HAL_MspInit+0x60>)
 8001af8:	685b      	ldr	r3, [r3, #4]
 8001afa:	60fb      	str	r3, [r7, #12]
 8001afc:	68fb      	ldr	r3, [r7, #12]
 8001afe:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8001b02:	60fb      	str	r3, [r7, #12]
 8001b04:	68fb      	ldr	r3, [r7, #12]
 8001b06:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001b0a:	60fb      	str	r3, [r7, #12]
 8001b0c:	4a04      	ldr	r2, [pc, #16]	@ (8001b20 <HAL_MspInit+0x60>)
 8001b0e:	68fb      	ldr	r3, [r7, #12]
 8001b10:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001b12:	bf00      	nop
 8001b14:	3714      	adds	r7, #20
 8001b16:	46bd      	mov	sp, r7
 8001b18:	bc80      	pop	{r7}
 8001b1a:	4770      	bx	lr
 8001b1c:	40021000 	.word	0x40021000
 8001b20:	40010000 	.word	0x40010000

08001b24 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001b24:	b580      	push	{r7, lr}
 8001b26:	b088      	sub	sp, #32
 8001b28:	af00      	add	r7, sp, #0
 8001b2a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b2c:	f107 0310 	add.w	r3, r7, #16
 8001b30:	2200      	movs	r2, #0
 8001b32:	601a      	str	r2, [r3, #0]
 8001b34:	605a      	str	r2, [r3, #4]
 8001b36:	609a      	str	r2, [r3, #8]
 8001b38:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	4a14      	ldr	r2, [pc, #80]	@ (8001b90 <HAL_ADC_MspInit+0x6c>)
 8001b40:	4293      	cmp	r3, r2
 8001b42:	d121      	bne.n	8001b88 <HAL_ADC_MspInit+0x64>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001b44:	4b13      	ldr	r3, [pc, #76]	@ (8001b94 <HAL_ADC_MspInit+0x70>)
 8001b46:	699b      	ldr	r3, [r3, #24]
 8001b48:	4a12      	ldr	r2, [pc, #72]	@ (8001b94 <HAL_ADC_MspInit+0x70>)
 8001b4a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001b4e:	6193      	str	r3, [r2, #24]
 8001b50:	4b10      	ldr	r3, [pc, #64]	@ (8001b94 <HAL_ADC_MspInit+0x70>)
 8001b52:	699b      	ldr	r3, [r3, #24]
 8001b54:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001b58:	60fb      	str	r3, [r7, #12]
 8001b5a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b5c:	4b0d      	ldr	r3, [pc, #52]	@ (8001b94 <HAL_ADC_MspInit+0x70>)
 8001b5e:	699b      	ldr	r3, [r3, #24]
 8001b60:	4a0c      	ldr	r2, [pc, #48]	@ (8001b94 <HAL_ADC_MspInit+0x70>)
 8001b62:	f043 0304 	orr.w	r3, r3, #4
 8001b66:	6193      	str	r3, [r2, #24]
 8001b68:	4b0a      	ldr	r3, [pc, #40]	@ (8001b94 <HAL_ADC_MspInit+0x70>)
 8001b6a:	699b      	ldr	r3, [r3, #24]
 8001b6c:	f003 0304 	and.w	r3, r3, #4
 8001b70:	60bb      	str	r3, [r7, #8]
 8001b72:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001b74:	2302      	movs	r3, #2
 8001b76:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001b78:	2303      	movs	r3, #3
 8001b7a:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b7c:	f107 0310 	add.w	r3, r7, #16
 8001b80:	4619      	mov	r1, r3
 8001b82:	4805      	ldr	r0, [pc, #20]	@ (8001b98 <HAL_ADC_MspInit+0x74>)
 8001b84:	f001 f8a4 	bl	8002cd0 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8001b88:	bf00      	nop
 8001b8a:	3720      	adds	r7, #32
 8001b8c:	46bd      	mov	sp, r7
 8001b8e:	bd80      	pop	{r7, pc}
 8001b90:	40012400 	.word	0x40012400
 8001b94:	40021000 	.word	0x40021000
 8001b98:	40010800 	.word	0x40010800

08001b9c <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001b9c:	b580      	push	{r7, lr}
 8001b9e:	b088      	sub	sp, #32
 8001ba0:	af00      	add	r7, sp, #0
 8001ba2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ba4:	f107 0310 	add.w	r3, r7, #16
 8001ba8:	2200      	movs	r2, #0
 8001baa:	601a      	str	r2, [r3, #0]
 8001bac:	605a      	str	r2, [r3, #4]
 8001bae:	609a      	str	r2, [r3, #8]
 8001bb0:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	4a1b      	ldr	r2, [pc, #108]	@ (8001c24 <HAL_SPI_MspInit+0x88>)
 8001bb8:	4293      	cmp	r3, r2
 8001bba:	d12f      	bne.n	8001c1c <HAL_SPI_MspInit+0x80>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001bbc:	4b1a      	ldr	r3, [pc, #104]	@ (8001c28 <HAL_SPI_MspInit+0x8c>)
 8001bbe:	699b      	ldr	r3, [r3, #24]
 8001bc0:	4a19      	ldr	r2, [pc, #100]	@ (8001c28 <HAL_SPI_MspInit+0x8c>)
 8001bc2:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001bc6:	6193      	str	r3, [r2, #24]
 8001bc8:	4b17      	ldr	r3, [pc, #92]	@ (8001c28 <HAL_SPI_MspInit+0x8c>)
 8001bca:	699b      	ldr	r3, [r3, #24]
 8001bcc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001bd0:	60fb      	str	r3, [r7, #12]
 8001bd2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001bd4:	4b14      	ldr	r3, [pc, #80]	@ (8001c28 <HAL_SPI_MspInit+0x8c>)
 8001bd6:	699b      	ldr	r3, [r3, #24]
 8001bd8:	4a13      	ldr	r2, [pc, #76]	@ (8001c28 <HAL_SPI_MspInit+0x8c>)
 8001bda:	f043 0304 	orr.w	r3, r3, #4
 8001bde:	6193      	str	r3, [r2, #24]
 8001be0:	4b11      	ldr	r3, [pc, #68]	@ (8001c28 <HAL_SPI_MspInit+0x8c>)
 8001be2:	699b      	ldr	r3, [r3, #24]
 8001be4:	f003 0304 	and.w	r3, r3, #4
 8001be8:	60bb      	str	r3, [r7, #8]
 8001bea:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8001bec:	23a0      	movs	r3, #160	@ 0xa0
 8001bee:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bf0:	2302      	movs	r3, #2
 8001bf2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001bf4:	2303      	movs	r3, #3
 8001bf6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bf8:	f107 0310 	add.w	r3, r7, #16
 8001bfc:	4619      	mov	r1, r3
 8001bfe:	480b      	ldr	r0, [pc, #44]	@ (8001c2c <HAL_SPI_MspInit+0x90>)
 8001c00:	f001 f866 	bl	8002cd0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001c04:	2340      	movs	r3, #64	@ 0x40
 8001c06:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001c08:	2300      	movs	r3, #0
 8001c0a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c0c:	2300      	movs	r3, #0
 8001c0e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c10:	f107 0310 	add.w	r3, r7, #16
 8001c14:	4619      	mov	r1, r3
 8001c16:	4805      	ldr	r0, [pc, #20]	@ (8001c2c <HAL_SPI_MspInit+0x90>)
 8001c18:	f001 f85a 	bl	8002cd0 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8001c1c:	bf00      	nop
 8001c1e:	3720      	adds	r7, #32
 8001c20:	46bd      	mov	sp, r7
 8001c22:	bd80      	pop	{r7, pc}
 8001c24:	40013000 	.word	0x40013000
 8001c28:	40021000 	.word	0x40021000
 8001c2c:	40010800 	.word	0x40010800

08001c30 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001c30:	b580      	push	{r7, lr}
 8001c32:	b08a      	sub	sp, #40	@ 0x28
 8001c34:	af00      	add	r7, sp, #0
 8001c36:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c38:	f107 0318 	add.w	r3, r7, #24
 8001c3c:	2200      	movs	r2, #0
 8001c3e:	601a      	str	r2, [r3, #0]
 8001c40:	605a      	str	r2, [r3, #4]
 8001c42:	609a      	str	r2, [r3, #8]
 8001c44:	60da      	str	r2, [r3, #12]
  if(htim_base->Instance==TIM1)
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	4a2c      	ldr	r2, [pc, #176]	@ (8001cfc <HAL_TIM_Base_MspInit+0xcc>)
 8001c4c:	4293      	cmp	r3, r2
 8001c4e:	d125      	bne.n	8001c9c <HAL_TIM_Base_MspInit+0x6c>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001c50:	4b2b      	ldr	r3, [pc, #172]	@ (8001d00 <HAL_TIM_Base_MspInit+0xd0>)
 8001c52:	699b      	ldr	r3, [r3, #24]
 8001c54:	4a2a      	ldr	r2, [pc, #168]	@ (8001d00 <HAL_TIM_Base_MspInit+0xd0>)
 8001c56:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001c5a:	6193      	str	r3, [r2, #24]
 8001c5c:	4b28      	ldr	r3, [pc, #160]	@ (8001d00 <HAL_TIM_Base_MspInit+0xd0>)
 8001c5e:	699b      	ldr	r3, [r3, #24]
 8001c60:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001c64:	617b      	str	r3, [r7, #20]
 8001c66:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c68:	4b25      	ldr	r3, [pc, #148]	@ (8001d00 <HAL_TIM_Base_MspInit+0xd0>)
 8001c6a:	699b      	ldr	r3, [r3, #24]
 8001c6c:	4a24      	ldr	r2, [pc, #144]	@ (8001d00 <HAL_TIM_Base_MspInit+0xd0>)
 8001c6e:	f043 0304 	orr.w	r3, r3, #4
 8001c72:	6193      	str	r3, [r2, #24]
 8001c74:	4b22      	ldr	r3, [pc, #136]	@ (8001d00 <HAL_TIM_Base_MspInit+0xd0>)
 8001c76:	699b      	ldr	r3, [r3, #24]
 8001c78:	f003 0304 	and.w	r3, r3, #4
 8001c7c:	613b      	str	r3, [r7, #16]
 8001c7e:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001c80:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001c84:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c86:	2302      	movs	r3, #2
 8001c88:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c8a:	2302      	movs	r3, #2
 8001c8c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c8e:	f107 0318 	add.w	r3, r7, #24
 8001c92:	4619      	mov	r1, r3
 8001c94:	481b      	ldr	r0, [pc, #108]	@ (8001d04 <HAL_TIM_Base_MspInit+0xd4>)
 8001c96:	f001 f81b 	bl	8002cd0 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM3_MspInit 1 */

    /* USER CODE END TIM3_MspInit 1 */
  }

}
 8001c9a:	e02a      	b.n	8001cf2 <HAL_TIM_Base_MspInit+0xc2>
  else if(htim_base->Instance==TIM2)
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001ca4:	d114      	bne.n	8001cd0 <HAL_TIM_Base_MspInit+0xa0>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001ca6:	4b16      	ldr	r3, [pc, #88]	@ (8001d00 <HAL_TIM_Base_MspInit+0xd0>)
 8001ca8:	69db      	ldr	r3, [r3, #28]
 8001caa:	4a15      	ldr	r2, [pc, #84]	@ (8001d00 <HAL_TIM_Base_MspInit+0xd0>)
 8001cac:	f043 0301 	orr.w	r3, r3, #1
 8001cb0:	61d3      	str	r3, [r2, #28]
 8001cb2:	4b13      	ldr	r3, [pc, #76]	@ (8001d00 <HAL_TIM_Base_MspInit+0xd0>)
 8001cb4:	69db      	ldr	r3, [r3, #28]
 8001cb6:	f003 0301 	and.w	r3, r3, #1
 8001cba:	60fb      	str	r3, [r7, #12]
 8001cbc:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001cbe:	2200      	movs	r2, #0
 8001cc0:	2100      	movs	r1, #0
 8001cc2:	201c      	movs	r0, #28
 8001cc4:	f000 ffcd 	bl	8002c62 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001cc8:	201c      	movs	r0, #28
 8001cca:	f000 ffe6 	bl	8002c9a <HAL_NVIC_EnableIRQ>
}
 8001cce:	e010      	b.n	8001cf2 <HAL_TIM_Base_MspInit+0xc2>
  else if(htim_base->Instance==TIM3)
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	4a0c      	ldr	r2, [pc, #48]	@ (8001d08 <HAL_TIM_Base_MspInit+0xd8>)
 8001cd6:	4293      	cmp	r3, r2
 8001cd8:	d10b      	bne.n	8001cf2 <HAL_TIM_Base_MspInit+0xc2>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001cda:	4b09      	ldr	r3, [pc, #36]	@ (8001d00 <HAL_TIM_Base_MspInit+0xd0>)
 8001cdc:	69db      	ldr	r3, [r3, #28]
 8001cde:	4a08      	ldr	r2, [pc, #32]	@ (8001d00 <HAL_TIM_Base_MspInit+0xd0>)
 8001ce0:	f043 0302 	orr.w	r3, r3, #2
 8001ce4:	61d3      	str	r3, [r2, #28]
 8001ce6:	4b06      	ldr	r3, [pc, #24]	@ (8001d00 <HAL_TIM_Base_MspInit+0xd0>)
 8001ce8:	69db      	ldr	r3, [r3, #28]
 8001cea:	f003 0302 	and.w	r3, r3, #2
 8001cee:	60bb      	str	r3, [r7, #8]
 8001cf0:	68bb      	ldr	r3, [r7, #8]
}
 8001cf2:	bf00      	nop
 8001cf4:	3728      	adds	r7, #40	@ 0x28
 8001cf6:	46bd      	mov	sp, r7
 8001cf8:	bd80      	pop	{r7, pc}
 8001cfa:	bf00      	nop
 8001cfc:	40012c00 	.word	0x40012c00
 8001d00:	40021000 	.word	0x40021000
 8001d04:	40010800 	.word	0x40010800
 8001d08:	40000400 	.word	0x40000400

08001d0c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001d0c:	b580      	push	{r7, lr}
 8001d0e:	b088      	sub	sp, #32
 8001d10:	af00      	add	r7, sp, #0
 8001d12:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d14:	f107 0310 	add.w	r3, r7, #16
 8001d18:	2200      	movs	r2, #0
 8001d1a:	601a      	str	r2, [r3, #0]
 8001d1c:	605a      	str	r2, [r3, #4]
 8001d1e:	609a      	str	r2, [r3, #8]
 8001d20:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM1)
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	4a10      	ldr	r2, [pc, #64]	@ (8001d68 <HAL_TIM_MspPostInit+0x5c>)
 8001d28:	4293      	cmp	r3, r2
 8001d2a:	d118      	bne.n	8001d5e <HAL_TIM_MspPostInit+0x52>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d2c:	4b0f      	ldr	r3, [pc, #60]	@ (8001d6c <HAL_TIM_MspPostInit+0x60>)
 8001d2e:	699b      	ldr	r3, [r3, #24]
 8001d30:	4a0e      	ldr	r2, [pc, #56]	@ (8001d6c <HAL_TIM_MspPostInit+0x60>)
 8001d32:	f043 0308 	orr.w	r3, r3, #8
 8001d36:	6193      	str	r3, [r2, #24]
 8001d38:	4b0c      	ldr	r3, [pc, #48]	@ (8001d6c <HAL_TIM_MspPostInit+0x60>)
 8001d3a:	699b      	ldr	r3, [r3, #24]
 8001d3c:	f003 0308 	and.w	r3, r3, #8
 8001d40:	60fb      	str	r3, [r7, #12]
 8001d42:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PB15     ------> TIM1_CH3N
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8001d44:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001d48:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d4a:	2302      	movs	r3, #2
 8001d4c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d4e:	2302      	movs	r3, #2
 8001d50:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d52:	f107 0310 	add.w	r3, r7, #16
 8001d56:	4619      	mov	r1, r3
 8001d58:	4805      	ldr	r0, [pc, #20]	@ (8001d70 <HAL_TIM_MspPostInit+0x64>)
 8001d5a:	f000 ffb9 	bl	8002cd0 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM1_MspPostInit 1 */

    /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8001d5e:	bf00      	nop
 8001d60:	3720      	adds	r7, #32
 8001d62:	46bd      	mov	sp, r7
 8001d64:	bd80      	pop	{r7, pc}
 8001d66:	bf00      	nop
 8001d68:	40012c00 	.word	0x40012c00
 8001d6c:	40021000 	.word	0x40021000
 8001d70:	40010c00 	.word	0x40010c00

08001d74 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001d74:	b480      	push	{r7}
 8001d76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001d78:	bf00      	nop
 8001d7a:	e7fd      	b.n	8001d78 <NMI_Handler+0x4>

08001d7c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001d7c:	b480      	push	{r7}
 8001d7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001d80:	bf00      	nop
 8001d82:	e7fd      	b.n	8001d80 <HardFault_Handler+0x4>

08001d84 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001d84:	b480      	push	{r7}
 8001d86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001d88:	bf00      	nop
 8001d8a:	e7fd      	b.n	8001d88 <MemManage_Handler+0x4>

08001d8c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001d8c:	b480      	push	{r7}
 8001d8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001d90:	bf00      	nop
 8001d92:	e7fd      	b.n	8001d90 <BusFault_Handler+0x4>

08001d94 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001d94:	b480      	push	{r7}
 8001d96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001d98:	bf00      	nop
 8001d9a:	e7fd      	b.n	8001d98 <UsageFault_Handler+0x4>

08001d9c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001d9c:	b480      	push	{r7}
 8001d9e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001da0:	bf00      	nop
 8001da2:	46bd      	mov	sp, r7
 8001da4:	bc80      	pop	{r7}
 8001da6:	4770      	bx	lr

08001da8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001da8:	b480      	push	{r7}
 8001daa:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001dac:	bf00      	nop
 8001dae:	46bd      	mov	sp, r7
 8001db0:	bc80      	pop	{r7}
 8001db2:	4770      	bx	lr

08001db4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001db4:	b480      	push	{r7}
 8001db6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001db8:	bf00      	nop
 8001dba:	46bd      	mov	sp, r7
 8001dbc:	bc80      	pop	{r7}
 8001dbe:	4770      	bx	lr

08001dc0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001dc0:	b580      	push	{r7, lr}
 8001dc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001dc4:	f000 f9de 	bl	8002184 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001dc8:	bf00      	nop
 8001dca:	bd80      	pop	{r7, pc}

08001dcc <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001dcc:	b580      	push	{r7, lr}
 8001dce:	b084      	sub	sp, #16
 8001dd0:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */
  if (g_keypad_active == 1) {
 8001dd2:	4b22      	ldr	r3, [pc, #136]	@ (8001e5c <EXTI9_5_IRQHandler+0x90>)
 8001dd4:	781b      	ldrb	r3, [r3, #0]
 8001dd6:	b2db      	uxtb	r3, r3
 8001dd8:	2b01      	cmp	r3, #1
 8001dda:	d134      	bne.n	8001e46 <EXTI9_5_IRQHandler+0x7a>
      char key = KEYPAD_ReadKey(); // Faz a varredura e identifica a tecla
 8001ddc:	f7fe fa00 	bl	80001e0 <KEYPAD_ReadKey>
 8001de0:	4603      	mov	r3, r0
 8001de2:	71fb      	strb	r3, [r7, #7]

      if (key != 0 && g_buffer_index < 15) {
 8001de4:	79fb      	ldrb	r3, [r7, #7]
 8001de6:	2b00      	cmp	r3, #0
 8001de8:	d02d      	beq.n	8001e46 <EXTI9_5_IRQHandler+0x7a>
 8001dea:	4b1d      	ldr	r3, [pc, #116]	@ (8001e60 <EXTI9_5_IRQHandler+0x94>)
 8001dec:	781b      	ldrb	r3, [r3, #0]
 8001dee:	b2db      	uxtb	r3, r3
 8001df0:	2b0e      	cmp	r3, #14
 8001df2:	d828      	bhi.n	8001e46 <EXTI9_5_IRQHandler+0x7a>

          // 1. Armazena no buffer
          g_keypad_buffer[g_buffer_index++] = key;
 8001df4:	4b1a      	ldr	r3, [pc, #104]	@ (8001e60 <EXTI9_5_IRQHandler+0x94>)
 8001df6:	781b      	ldrb	r3, [r3, #0]
 8001df8:	b2db      	uxtb	r3, r3
 8001dfa:	1c5a      	adds	r2, r3, #1
 8001dfc:	b2d1      	uxtb	r1, r2
 8001dfe:	4a18      	ldr	r2, [pc, #96]	@ (8001e60 <EXTI9_5_IRQHandler+0x94>)
 8001e00:	7011      	strb	r1, [r2, #0]
 8001e02:	4619      	mov	r1, r3
 8001e04:	4a17      	ldr	r2, [pc, #92]	@ (8001e64 <EXTI9_5_IRQHandler+0x98>)
 8001e06:	79fb      	ldrb	r3, [r7, #7]
 8001e08:	5453      	strb	r3, [r2, r1]
          g_keypad_buffer[g_buffer_index] = '\0';
 8001e0a:	4b15      	ldr	r3, [pc, #84]	@ (8001e60 <EXTI9_5_IRQHandler+0x94>)
 8001e0c:	781b      	ldrb	r3, [r3, #0]
 8001e0e:	b2db      	uxtb	r3, r3
 8001e10:	461a      	mov	r2, r3
 8001e12:	4b14      	ldr	r3, [pc, #80]	@ (8001e64 <EXTI9_5_IRQHandler+0x98>)
 8001e14:	2100      	movs	r1, #0
 8001e16:	5499      	strb	r1, [r3, r2]

          // 2. Atualiza o display (Exemplo: escala 4x, posição Y=110)
          uint16_t x_pos = 10 + (g_buffer_index - 1) * (5 * 4 + 4); // Calcula X para o novo caractere
 8001e18:	4b11      	ldr	r3, [pc, #68]	@ (8001e60 <EXTI9_5_IRQHandler+0x94>)
 8001e1a:	781b      	ldrb	r3, [r3, #0]
 8001e1c:	b2db      	uxtb	r3, r3
 8001e1e:	3b01      	subs	r3, #1
 8001e20:	b29b      	uxth	r3, r3
 8001e22:	461a      	mov	r2, r3
 8001e24:	0052      	lsls	r2, r2, #1
 8001e26:	4413      	add	r3, r2
 8001e28:	00db      	lsls	r3, r3, #3
 8001e2a:	b29b      	uxth	r3, r3
 8001e2c:	330a      	adds	r3, #10
 8001e2e:	80bb      	strh	r3, [r7, #4]
          ST7789_DrawCharScaled(x_pos, 110, key, ST7789_COLOR_BLACK, ST7789_COLOR_WHITE, 4);
 8001e30:	79fa      	ldrb	r2, [r7, #7]
 8001e32:	88b8      	ldrh	r0, [r7, #4]
 8001e34:	2304      	movs	r3, #4
 8001e36:	9301      	str	r3, [sp, #4]
 8001e38:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001e3c:	9300      	str	r3, [sp, #0]
 8001e3e:	2300      	movs	r3, #0
 8001e40:	216e      	movs	r1, #110	@ 0x6e
 8001e42:	f7ff fb13 	bl	800146c <ST7789_DrawCharScaled>

          // 3. NÃO finaliza o processo aqui. O main.c verificará o fim da entrada.
      }
  }
  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(C3_Pin);
 8001e46:	2080      	movs	r0, #128	@ 0x80
 8001e48:	f001 f8f6 	bl	8003038 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(C4_Pin);
 8001e4c:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8001e50:	f001 f8f2 	bl	8003038 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */
  // O CubeIDE pode ter gerado assim:
  // HAL_GPIO_EXTI_IRQHandler(C3_Pin);
  // HAL_GPIO_EXTI_IRQHandler(C4_Pin);
  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8001e54:	bf00      	nop
 8001e56:	3708      	adds	r7, #8
 8001e58:	46bd      	mov	sp, r7
 8001e5a:	bd80      	pop	{r7, pc}
 8001e5c:	200000b0 	.word	0x200000b0
 8001e60:	200000c4 	.word	0x200000c4
 8001e64:	200000b4 	.word	0x200000b4

08001e68 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001e68:	b580      	push	{r7, lr}
 8001e6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001e6c:	4802      	ldr	r0, [pc, #8]	@ (8001e78 <TIM2_IRQHandler+0x10>)
 8001e6e:	f002 fb1b 	bl	80044a8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001e72:	bf00      	nop
 8001e74:	bd80      	pop	{r7, pc}
 8001e76:	bf00      	nop
 8001e78:	20000198 	.word	0x20000198

08001e7c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001e7c:	b580      	push	{r7, lr}
 8001e7e:	b084      	sub	sp, #16
 8001e80:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */
  if (g_keypad_active == 1) {
 8001e82:	4b23      	ldr	r3, [pc, #140]	@ (8001f10 <EXTI15_10_IRQHandler+0x94>)
 8001e84:	781b      	ldrb	r3, [r3, #0]
 8001e86:	b2db      	uxtb	r3, r3
 8001e88:	2b01      	cmp	r3, #1
 8001e8a:	d134      	bne.n	8001ef6 <EXTI15_10_IRQHandler+0x7a>
      char key = KEYPAD_ReadKey(); // Faz a varredura e identifica a tecla
 8001e8c:	f7fe f9a8 	bl	80001e0 <KEYPAD_ReadKey>
 8001e90:	4603      	mov	r3, r0
 8001e92:	71fb      	strb	r3, [r7, #7]

      if (key != 0 && g_buffer_index < 15) {
 8001e94:	79fb      	ldrb	r3, [r7, #7]
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	d02d      	beq.n	8001ef6 <EXTI15_10_IRQHandler+0x7a>
 8001e9a:	4b1e      	ldr	r3, [pc, #120]	@ (8001f14 <EXTI15_10_IRQHandler+0x98>)
 8001e9c:	781b      	ldrb	r3, [r3, #0]
 8001e9e:	b2db      	uxtb	r3, r3
 8001ea0:	2b0e      	cmp	r3, #14
 8001ea2:	d828      	bhi.n	8001ef6 <EXTI15_10_IRQHandler+0x7a>

          // 1. Armazena no buffer
          g_keypad_buffer[g_buffer_index++] = key;
 8001ea4:	4b1b      	ldr	r3, [pc, #108]	@ (8001f14 <EXTI15_10_IRQHandler+0x98>)
 8001ea6:	781b      	ldrb	r3, [r3, #0]
 8001ea8:	b2db      	uxtb	r3, r3
 8001eaa:	1c5a      	adds	r2, r3, #1
 8001eac:	b2d1      	uxtb	r1, r2
 8001eae:	4a19      	ldr	r2, [pc, #100]	@ (8001f14 <EXTI15_10_IRQHandler+0x98>)
 8001eb0:	7011      	strb	r1, [r2, #0]
 8001eb2:	4619      	mov	r1, r3
 8001eb4:	4a18      	ldr	r2, [pc, #96]	@ (8001f18 <EXTI15_10_IRQHandler+0x9c>)
 8001eb6:	79fb      	ldrb	r3, [r7, #7]
 8001eb8:	5453      	strb	r3, [r2, r1]
          g_keypad_buffer[g_buffer_index] = '\0';
 8001eba:	4b16      	ldr	r3, [pc, #88]	@ (8001f14 <EXTI15_10_IRQHandler+0x98>)
 8001ebc:	781b      	ldrb	r3, [r3, #0]
 8001ebe:	b2db      	uxtb	r3, r3
 8001ec0:	461a      	mov	r2, r3
 8001ec2:	4b15      	ldr	r3, [pc, #84]	@ (8001f18 <EXTI15_10_IRQHandler+0x9c>)
 8001ec4:	2100      	movs	r1, #0
 8001ec6:	5499      	strb	r1, [r3, r2]

          // 2. Atualiza o display (Exemplo: escala 4x, posição Y=110)
          uint16_t x_pos = 10 + (g_buffer_index - 1) * (5 * 4 + 4);
 8001ec8:	4b12      	ldr	r3, [pc, #72]	@ (8001f14 <EXTI15_10_IRQHandler+0x98>)
 8001eca:	781b      	ldrb	r3, [r3, #0]
 8001ecc:	b2db      	uxtb	r3, r3
 8001ece:	3b01      	subs	r3, #1
 8001ed0:	b29b      	uxth	r3, r3
 8001ed2:	461a      	mov	r2, r3
 8001ed4:	0052      	lsls	r2, r2, #1
 8001ed6:	4413      	add	r3, r2
 8001ed8:	00db      	lsls	r3, r3, #3
 8001eda:	b29b      	uxth	r3, r3
 8001edc:	330a      	adds	r3, #10
 8001ede:	80bb      	strh	r3, [r7, #4]
          ST7789_DrawCharScaled(x_pos, 110, key, ST7789_COLOR_BLACK, ST7789_COLOR_WHITE, 4);
 8001ee0:	79fa      	ldrb	r2, [r7, #7]
 8001ee2:	88b8      	ldrh	r0, [r7, #4]
 8001ee4:	2304      	movs	r3, #4
 8001ee6:	9301      	str	r3, [sp, #4]
 8001ee8:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001eec:	9300      	str	r3, [sp, #0]
 8001eee:	2300      	movs	r3, #0
 8001ef0:	216e      	movs	r1, #110	@ 0x6e
 8001ef2:	f7ff fabb 	bl	800146c <ST7789_DrawCharScaled>

          // 3. NÃO finaliza o processo aqui.
      }
  }
  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(C1_Pin);
 8001ef6:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8001efa:	f001 f89d 	bl	8003038 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(C2_Pin);
 8001efe:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8001f02:	f001 f899 	bl	8003038 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */
  // O CubeIDE pode ter gerado assim:
  // HAL_GPIO_EXTI_IRQHandler(C1_Pin);
  // HAL_GPIO_EXTI_IRQHandler(C2_Pin);
  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001f06:	bf00      	nop
 8001f08:	3708      	adds	r7, #8
 8001f0a:	46bd      	mov	sp, r7
 8001f0c:	bd80      	pop	{r7, pc}
 8001f0e:	bf00      	nop
 8001f10:	200000b0 	.word	0x200000b0
 8001f14:	200000c4 	.word	0x200000c4
 8001f18:	200000b4 	.word	0x200000b4

08001f1c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001f1c:	b480      	push	{r7}
 8001f1e:	af00      	add	r7, sp, #0
  return 1;
 8001f20:	2301      	movs	r3, #1
}
 8001f22:	4618      	mov	r0, r3
 8001f24:	46bd      	mov	sp, r7
 8001f26:	bc80      	pop	{r7}
 8001f28:	4770      	bx	lr

08001f2a <_kill>:

int _kill(int pid, int sig)
{
 8001f2a:	b580      	push	{r7, lr}
 8001f2c:	b082      	sub	sp, #8
 8001f2e:	af00      	add	r7, sp, #0
 8001f30:	6078      	str	r0, [r7, #4]
 8001f32:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001f34:	f003 fb32 	bl	800559c <__errno>
 8001f38:	4603      	mov	r3, r0
 8001f3a:	2216      	movs	r2, #22
 8001f3c:	601a      	str	r2, [r3, #0]
  return -1;
 8001f3e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001f42:	4618      	mov	r0, r3
 8001f44:	3708      	adds	r7, #8
 8001f46:	46bd      	mov	sp, r7
 8001f48:	bd80      	pop	{r7, pc}

08001f4a <_exit>:

void _exit (int status)
{
 8001f4a:	b580      	push	{r7, lr}
 8001f4c:	b082      	sub	sp, #8
 8001f4e:	af00      	add	r7, sp, #0
 8001f50:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001f52:	f04f 31ff 	mov.w	r1, #4294967295
 8001f56:	6878      	ldr	r0, [r7, #4]
 8001f58:	f7ff ffe7 	bl	8001f2a <_kill>
  while (1) {}    /* Make sure we hang here */
 8001f5c:	bf00      	nop
 8001f5e:	e7fd      	b.n	8001f5c <_exit+0x12>

08001f60 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001f60:	b580      	push	{r7, lr}
 8001f62:	b086      	sub	sp, #24
 8001f64:	af00      	add	r7, sp, #0
 8001f66:	60f8      	str	r0, [r7, #12]
 8001f68:	60b9      	str	r1, [r7, #8]
 8001f6a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f6c:	2300      	movs	r3, #0
 8001f6e:	617b      	str	r3, [r7, #20]
 8001f70:	e00a      	b.n	8001f88 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001f72:	f3af 8000 	nop.w
 8001f76:	4601      	mov	r1, r0
 8001f78:	68bb      	ldr	r3, [r7, #8]
 8001f7a:	1c5a      	adds	r2, r3, #1
 8001f7c:	60ba      	str	r2, [r7, #8]
 8001f7e:	b2ca      	uxtb	r2, r1
 8001f80:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f82:	697b      	ldr	r3, [r7, #20]
 8001f84:	3301      	adds	r3, #1
 8001f86:	617b      	str	r3, [r7, #20]
 8001f88:	697a      	ldr	r2, [r7, #20]
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	429a      	cmp	r2, r3
 8001f8e:	dbf0      	blt.n	8001f72 <_read+0x12>
  }

  return len;
 8001f90:	687b      	ldr	r3, [r7, #4]
}
 8001f92:	4618      	mov	r0, r3
 8001f94:	3718      	adds	r7, #24
 8001f96:	46bd      	mov	sp, r7
 8001f98:	bd80      	pop	{r7, pc}

08001f9a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001f9a:	b580      	push	{r7, lr}
 8001f9c:	b086      	sub	sp, #24
 8001f9e:	af00      	add	r7, sp, #0
 8001fa0:	60f8      	str	r0, [r7, #12]
 8001fa2:	60b9      	str	r1, [r7, #8]
 8001fa4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001fa6:	2300      	movs	r3, #0
 8001fa8:	617b      	str	r3, [r7, #20]
 8001faa:	e009      	b.n	8001fc0 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001fac:	68bb      	ldr	r3, [r7, #8]
 8001fae:	1c5a      	adds	r2, r3, #1
 8001fb0:	60ba      	str	r2, [r7, #8]
 8001fb2:	781b      	ldrb	r3, [r3, #0]
 8001fb4:	4618      	mov	r0, r3
 8001fb6:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001fba:	697b      	ldr	r3, [r7, #20]
 8001fbc:	3301      	adds	r3, #1
 8001fbe:	617b      	str	r3, [r7, #20]
 8001fc0:	697a      	ldr	r2, [r7, #20]
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	429a      	cmp	r2, r3
 8001fc6:	dbf1      	blt.n	8001fac <_write+0x12>
  }
  return len;
 8001fc8:	687b      	ldr	r3, [r7, #4]
}
 8001fca:	4618      	mov	r0, r3
 8001fcc:	3718      	adds	r7, #24
 8001fce:	46bd      	mov	sp, r7
 8001fd0:	bd80      	pop	{r7, pc}

08001fd2 <_close>:

int _close(int file)
{
 8001fd2:	b480      	push	{r7}
 8001fd4:	b083      	sub	sp, #12
 8001fd6:	af00      	add	r7, sp, #0
 8001fd8:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001fda:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001fde:	4618      	mov	r0, r3
 8001fe0:	370c      	adds	r7, #12
 8001fe2:	46bd      	mov	sp, r7
 8001fe4:	bc80      	pop	{r7}
 8001fe6:	4770      	bx	lr

08001fe8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001fe8:	b480      	push	{r7}
 8001fea:	b083      	sub	sp, #12
 8001fec:	af00      	add	r7, sp, #0
 8001fee:	6078      	str	r0, [r7, #4]
 8001ff0:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001ff2:	683b      	ldr	r3, [r7, #0]
 8001ff4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001ff8:	605a      	str	r2, [r3, #4]
  return 0;
 8001ffa:	2300      	movs	r3, #0
}
 8001ffc:	4618      	mov	r0, r3
 8001ffe:	370c      	adds	r7, #12
 8002000:	46bd      	mov	sp, r7
 8002002:	bc80      	pop	{r7}
 8002004:	4770      	bx	lr

08002006 <_isatty>:

int _isatty(int file)
{
 8002006:	b480      	push	{r7}
 8002008:	b083      	sub	sp, #12
 800200a:	af00      	add	r7, sp, #0
 800200c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800200e:	2301      	movs	r3, #1
}
 8002010:	4618      	mov	r0, r3
 8002012:	370c      	adds	r7, #12
 8002014:	46bd      	mov	sp, r7
 8002016:	bc80      	pop	{r7}
 8002018:	4770      	bx	lr

0800201a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800201a:	b480      	push	{r7}
 800201c:	b085      	sub	sp, #20
 800201e:	af00      	add	r7, sp, #0
 8002020:	60f8      	str	r0, [r7, #12]
 8002022:	60b9      	str	r1, [r7, #8]
 8002024:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002026:	2300      	movs	r3, #0
}
 8002028:	4618      	mov	r0, r3
 800202a:	3714      	adds	r7, #20
 800202c:	46bd      	mov	sp, r7
 800202e:	bc80      	pop	{r7}
 8002030:	4770      	bx	lr
	...

08002034 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002034:	b580      	push	{r7, lr}
 8002036:	b086      	sub	sp, #24
 8002038:	af00      	add	r7, sp, #0
 800203a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800203c:	4a14      	ldr	r2, [pc, #80]	@ (8002090 <_sbrk+0x5c>)
 800203e:	4b15      	ldr	r3, [pc, #84]	@ (8002094 <_sbrk+0x60>)
 8002040:	1ad3      	subs	r3, r2, r3
 8002042:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002044:	697b      	ldr	r3, [r7, #20]
 8002046:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002048:	4b13      	ldr	r3, [pc, #76]	@ (8002098 <_sbrk+0x64>)
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	2b00      	cmp	r3, #0
 800204e:	d102      	bne.n	8002056 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002050:	4b11      	ldr	r3, [pc, #68]	@ (8002098 <_sbrk+0x64>)
 8002052:	4a12      	ldr	r2, [pc, #72]	@ (800209c <_sbrk+0x68>)
 8002054:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002056:	4b10      	ldr	r3, [pc, #64]	@ (8002098 <_sbrk+0x64>)
 8002058:	681a      	ldr	r2, [r3, #0]
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	4413      	add	r3, r2
 800205e:	693a      	ldr	r2, [r7, #16]
 8002060:	429a      	cmp	r2, r3
 8002062:	d207      	bcs.n	8002074 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002064:	f003 fa9a 	bl	800559c <__errno>
 8002068:	4603      	mov	r3, r0
 800206a:	220c      	movs	r2, #12
 800206c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800206e:	f04f 33ff 	mov.w	r3, #4294967295
 8002072:	e009      	b.n	8002088 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002074:	4b08      	ldr	r3, [pc, #32]	@ (8002098 <_sbrk+0x64>)
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800207a:	4b07      	ldr	r3, [pc, #28]	@ (8002098 <_sbrk+0x64>)
 800207c:	681a      	ldr	r2, [r3, #0]
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	4413      	add	r3, r2
 8002082:	4a05      	ldr	r2, [pc, #20]	@ (8002098 <_sbrk+0x64>)
 8002084:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002086:	68fb      	ldr	r3, [r7, #12]
}
 8002088:	4618      	mov	r0, r3
 800208a:	3718      	adds	r7, #24
 800208c:	46bd      	mov	sp, r7
 800208e:	bd80      	pop	{r7, pc}
 8002090:	20005000 	.word	0x20005000
 8002094:	00000400 	.word	0x00000400
 8002098:	2000024c 	.word	0x2000024c
 800209c:	200003a0 	.word	0x200003a0

080020a0 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80020a0:	b480      	push	{r7}
 80020a2:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80020a4:	bf00      	nop
 80020a6:	46bd      	mov	sp, r7
 80020a8:	bc80      	pop	{r7}
 80020aa:	4770      	bx	lr

080020ac <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80020ac:	f7ff fff8 	bl	80020a0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80020b0:	480b      	ldr	r0, [pc, #44]	@ (80020e0 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80020b2:	490c      	ldr	r1, [pc, #48]	@ (80020e4 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80020b4:	4a0c      	ldr	r2, [pc, #48]	@ (80020e8 <LoopFillZerobss+0x16>)
  movs r3, #0
 80020b6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80020b8:	e002      	b.n	80020c0 <LoopCopyDataInit>

080020ba <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80020ba:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80020bc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80020be:	3304      	adds	r3, #4

080020c0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80020c0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80020c2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80020c4:	d3f9      	bcc.n	80020ba <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80020c6:	4a09      	ldr	r2, [pc, #36]	@ (80020ec <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80020c8:	4c09      	ldr	r4, [pc, #36]	@ (80020f0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80020ca:	2300      	movs	r3, #0
  b LoopFillZerobss
 80020cc:	e001      	b.n	80020d2 <LoopFillZerobss>

080020ce <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80020ce:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80020d0:	3204      	adds	r2, #4

080020d2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80020d2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80020d4:	d3fb      	bcc.n	80020ce <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80020d6:	f003 fa67 	bl	80055a8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80020da:	f7fe fd03 	bl	8000ae4 <main>
  bx lr
 80020de:	4770      	bx	lr
  ldr r0, =_sdata
 80020e0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80020e4:	20000090 	.word	0x20000090
  ldr r2, =_sidata
 80020e8:	08006a84 	.word	0x08006a84
  ldr r2, =_sbss
 80020ec:	20000090 	.word	0x20000090
  ldr r4, =_ebss
 80020f0:	200003a0 	.word	0x200003a0

080020f4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80020f4:	e7fe      	b.n	80020f4 <ADC1_2_IRQHandler>
	...

080020f8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80020f8:	b580      	push	{r7, lr}
 80020fa:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80020fc:	4b08      	ldr	r3, [pc, #32]	@ (8002120 <HAL_Init+0x28>)
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	4a07      	ldr	r2, [pc, #28]	@ (8002120 <HAL_Init+0x28>)
 8002102:	f043 0310 	orr.w	r3, r3, #16
 8002106:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002108:	2003      	movs	r0, #3
 800210a:	f000 fd9f 	bl	8002c4c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800210e:	200f      	movs	r0, #15
 8002110:	f000 f808 	bl	8002124 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002114:	f7ff fcd4 	bl	8001ac0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002118:	2300      	movs	r3, #0
}
 800211a:	4618      	mov	r0, r3
 800211c:	bd80      	pop	{r7, pc}
 800211e:	bf00      	nop
 8002120:	40022000 	.word	0x40022000

08002124 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002124:	b580      	push	{r7, lr}
 8002126:	b082      	sub	sp, #8
 8002128:	af00      	add	r7, sp, #0
 800212a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800212c:	4b12      	ldr	r3, [pc, #72]	@ (8002178 <HAL_InitTick+0x54>)
 800212e:	681a      	ldr	r2, [r3, #0]
 8002130:	4b12      	ldr	r3, [pc, #72]	@ (800217c <HAL_InitTick+0x58>)
 8002132:	781b      	ldrb	r3, [r3, #0]
 8002134:	4619      	mov	r1, r3
 8002136:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800213a:	fbb3 f3f1 	udiv	r3, r3, r1
 800213e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002142:	4618      	mov	r0, r3
 8002144:	f000 fdb7 	bl	8002cb6 <HAL_SYSTICK_Config>
 8002148:	4603      	mov	r3, r0
 800214a:	2b00      	cmp	r3, #0
 800214c:	d001      	beq.n	8002152 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800214e:	2301      	movs	r3, #1
 8002150:	e00e      	b.n	8002170 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	2b0f      	cmp	r3, #15
 8002156:	d80a      	bhi.n	800216e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002158:	2200      	movs	r2, #0
 800215a:	6879      	ldr	r1, [r7, #4]
 800215c:	f04f 30ff 	mov.w	r0, #4294967295
 8002160:	f000 fd7f 	bl	8002c62 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002164:	4a06      	ldr	r2, [pc, #24]	@ (8002180 <HAL_InitTick+0x5c>)
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800216a:	2300      	movs	r3, #0
 800216c:	e000      	b.n	8002170 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800216e:	2301      	movs	r3, #1
}
 8002170:	4618      	mov	r0, r3
 8002172:	3708      	adds	r7, #8
 8002174:	46bd      	mov	sp, r7
 8002176:	bd80      	pop	{r7, pc}
 8002178:	20000028 	.word	0x20000028
 800217c:	20000030 	.word	0x20000030
 8002180:	2000002c 	.word	0x2000002c

08002184 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002184:	b480      	push	{r7}
 8002186:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002188:	4b05      	ldr	r3, [pc, #20]	@ (80021a0 <HAL_IncTick+0x1c>)
 800218a:	781b      	ldrb	r3, [r3, #0]
 800218c:	461a      	mov	r2, r3
 800218e:	4b05      	ldr	r3, [pc, #20]	@ (80021a4 <HAL_IncTick+0x20>)
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	4413      	add	r3, r2
 8002194:	4a03      	ldr	r2, [pc, #12]	@ (80021a4 <HAL_IncTick+0x20>)
 8002196:	6013      	str	r3, [r2, #0]
}
 8002198:	bf00      	nop
 800219a:	46bd      	mov	sp, r7
 800219c:	bc80      	pop	{r7}
 800219e:	4770      	bx	lr
 80021a0:	20000030 	.word	0x20000030
 80021a4:	20000250 	.word	0x20000250

080021a8 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80021a8:	b480      	push	{r7}
 80021aa:	af00      	add	r7, sp, #0
  return uwTick;
 80021ac:	4b02      	ldr	r3, [pc, #8]	@ (80021b8 <HAL_GetTick+0x10>)
 80021ae:	681b      	ldr	r3, [r3, #0]
}
 80021b0:	4618      	mov	r0, r3
 80021b2:	46bd      	mov	sp, r7
 80021b4:	bc80      	pop	{r7}
 80021b6:	4770      	bx	lr
 80021b8:	20000250 	.word	0x20000250

080021bc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80021bc:	b580      	push	{r7, lr}
 80021be:	b084      	sub	sp, #16
 80021c0:	af00      	add	r7, sp, #0
 80021c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80021c4:	f7ff fff0 	bl	80021a8 <HAL_GetTick>
 80021c8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80021ce:	68fb      	ldr	r3, [r7, #12]
 80021d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80021d4:	d005      	beq.n	80021e2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80021d6:	4b0a      	ldr	r3, [pc, #40]	@ (8002200 <HAL_Delay+0x44>)
 80021d8:	781b      	ldrb	r3, [r3, #0]
 80021da:	461a      	mov	r2, r3
 80021dc:	68fb      	ldr	r3, [r7, #12]
 80021de:	4413      	add	r3, r2
 80021e0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80021e2:	bf00      	nop
 80021e4:	f7ff ffe0 	bl	80021a8 <HAL_GetTick>
 80021e8:	4602      	mov	r2, r0
 80021ea:	68bb      	ldr	r3, [r7, #8]
 80021ec:	1ad3      	subs	r3, r2, r3
 80021ee:	68fa      	ldr	r2, [r7, #12]
 80021f0:	429a      	cmp	r2, r3
 80021f2:	d8f7      	bhi.n	80021e4 <HAL_Delay+0x28>
  {
  }
}
 80021f4:	bf00      	nop
 80021f6:	bf00      	nop
 80021f8:	3710      	adds	r7, #16
 80021fa:	46bd      	mov	sp, r7
 80021fc:	bd80      	pop	{r7, pc}
 80021fe:	bf00      	nop
 8002200:	20000030 	.word	0x20000030

08002204 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002204:	b580      	push	{r7, lr}
 8002206:	b086      	sub	sp, #24
 8002208:	af00      	add	r7, sp, #0
 800220a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800220c:	2300      	movs	r3, #0
 800220e:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8002210:	2300      	movs	r3, #0
 8002212:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8002214:	2300      	movs	r3, #0
 8002216:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8002218:	2300      	movs	r3, #0
 800221a:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	2b00      	cmp	r3, #0
 8002220:	d101      	bne.n	8002226 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8002222:	2301      	movs	r3, #1
 8002224:	e0be      	b.n	80023a4 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	689b      	ldr	r3, [r3, #8]
 800222a:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002230:	2b00      	cmp	r3, #0
 8002232:	d109      	bne.n	8002248 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	2200      	movs	r2, #0
 8002238:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	2200      	movs	r2, #0
 800223e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002242:	6878      	ldr	r0, [r7, #4]
 8002244:	f7ff fc6e 	bl	8001b24 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8002248:	6878      	ldr	r0, [r7, #4]
 800224a:	f000 fbf1 	bl	8002a30 <ADC_ConversionStop_Disable>
 800224e:	4603      	mov	r3, r0
 8002250:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002256:	f003 0310 	and.w	r3, r3, #16
 800225a:	2b00      	cmp	r3, #0
 800225c:	f040 8099 	bne.w	8002392 <HAL_ADC_Init+0x18e>
 8002260:	7dfb      	ldrb	r3, [r7, #23]
 8002262:	2b00      	cmp	r3, #0
 8002264:	f040 8095 	bne.w	8002392 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800226c:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002270:	f023 0302 	bic.w	r3, r3, #2
 8002274:	f043 0202 	orr.w	r2, r3, #2
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002284:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	7b1b      	ldrb	r3, [r3, #12]
 800228a:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 800228c:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800228e:	68ba      	ldr	r2, [r7, #8]
 8002290:	4313      	orrs	r3, r2
 8002292:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	689b      	ldr	r3, [r3, #8]
 8002298:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800229c:	d003      	beq.n	80022a6 <HAL_ADC_Init+0xa2>
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	689b      	ldr	r3, [r3, #8]
 80022a2:	2b01      	cmp	r3, #1
 80022a4:	d102      	bne.n	80022ac <HAL_ADC_Init+0xa8>
 80022a6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80022aa:	e000      	b.n	80022ae <HAL_ADC_Init+0xaa>
 80022ac:	2300      	movs	r3, #0
 80022ae:	693a      	ldr	r2, [r7, #16]
 80022b0:	4313      	orrs	r3, r2
 80022b2:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	7d1b      	ldrb	r3, [r3, #20]
 80022b8:	2b01      	cmp	r3, #1
 80022ba:	d119      	bne.n	80022f0 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	7b1b      	ldrb	r3, [r3, #12]
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	d109      	bne.n	80022d8 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	699b      	ldr	r3, [r3, #24]
 80022c8:	3b01      	subs	r3, #1
 80022ca:	035a      	lsls	r2, r3, #13
 80022cc:	693b      	ldr	r3, [r7, #16]
 80022ce:	4313      	orrs	r3, r2
 80022d0:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80022d4:	613b      	str	r3, [r7, #16]
 80022d6:	e00b      	b.n	80022f0 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80022dc:	f043 0220 	orr.w	r2, r3, #32
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80022e8:	f043 0201 	orr.w	r2, r3, #1
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	685b      	ldr	r3, [r3, #4]
 80022f6:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	693a      	ldr	r2, [r7, #16]
 8002300:	430a      	orrs	r2, r1
 8002302:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	689a      	ldr	r2, [r3, #8]
 800230a:	4b28      	ldr	r3, [pc, #160]	@ (80023ac <HAL_ADC_Init+0x1a8>)
 800230c:	4013      	ands	r3, r2
 800230e:	687a      	ldr	r2, [r7, #4]
 8002310:	6812      	ldr	r2, [r2, #0]
 8002312:	68b9      	ldr	r1, [r7, #8]
 8002314:	430b      	orrs	r3, r1
 8002316:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	689b      	ldr	r3, [r3, #8]
 800231c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002320:	d003      	beq.n	800232a <HAL_ADC_Init+0x126>
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	689b      	ldr	r3, [r3, #8]
 8002326:	2b01      	cmp	r3, #1
 8002328:	d104      	bne.n	8002334 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	691b      	ldr	r3, [r3, #16]
 800232e:	3b01      	subs	r3, #1
 8002330:	051b      	lsls	r3, r3, #20
 8002332:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800233a:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	68fa      	ldr	r2, [r7, #12]
 8002344:	430a      	orrs	r2, r1
 8002346:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	689a      	ldr	r2, [r3, #8]
 800234e:	4b18      	ldr	r3, [pc, #96]	@ (80023b0 <HAL_ADC_Init+0x1ac>)
 8002350:	4013      	ands	r3, r2
 8002352:	68ba      	ldr	r2, [r7, #8]
 8002354:	429a      	cmp	r2, r3
 8002356:	d10b      	bne.n	8002370 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	2200      	movs	r2, #0
 800235c:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002362:	f023 0303 	bic.w	r3, r3, #3
 8002366:	f043 0201 	orr.w	r2, r3, #1
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800236e:	e018      	b.n	80023a2 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002374:	f023 0312 	bic.w	r3, r3, #18
 8002378:	f043 0210 	orr.w	r2, r3, #16
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002384:	f043 0201 	orr.w	r2, r3, #1
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 800238c:	2301      	movs	r3, #1
 800238e:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002390:	e007      	b.n	80023a2 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002396:	f043 0210 	orr.w	r2, r3, #16
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 800239e:	2301      	movs	r3, #1
 80023a0:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80023a2:	7dfb      	ldrb	r3, [r7, #23]
}
 80023a4:	4618      	mov	r0, r3
 80023a6:	3718      	adds	r7, #24
 80023a8:	46bd      	mov	sp, r7
 80023aa:	bd80      	pop	{r7, pc}
 80023ac:	ffe1f7fd 	.word	0xffe1f7fd
 80023b0:	ff1f0efe 	.word	0xff1f0efe

080023b4 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 80023b4:	b580      	push	{r7, lr}
 80023b6:	b084      	sub	sp, #16
 80023b8:	af00      	add	r7, sp, #0
 80023ba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80023bc:	2300      	movs	r3, #0
 80023be:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80023c6:	2b01      	cmp	r3, #1
 80023c8:	d101      	bne.n	80023ce <HAL_ADC_Start+0x1a>
 80023ca:	2302      	movs	r3, #2
 80023cc:	e098      	b.n	8002500 <HAL_ADC_Start+0x14c>
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	2201      	movs	r2, #1
 80023d2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 80023d6:	6878      	ldr	r0, [r7, #4]
 80023d8:	f000 fad0 	bl	800297c <ADC_Enable>
 80023dc:	4603      	mov	r3, r0
 80023de:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 80023e0:	7bfb      	ldrb	r3, [r7, #15]
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	f040 8087 	bne.w	80024f6 <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80023ec:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80023f0:	f023 0301 	bic.w	r3, r3, #1
 80023f4:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	4a41      	ldr	r2, [pc, #260]	@ (8002508 <HAL_ADC_Start+0x154>)
 8002402:	4293      	cmp	r3, r2
 8002404:	d105      	bne.n	8002412 <HAL_ADC_Start+0x5e>
 8002406:	4b41      	ldr	r3, [pc, #260]	@ (800250c <HAL_ADC_Start+0x158>)
 8002408:	685b      	ldr	r3, [r3, #4]
 800240a:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 800240e:	2b00      	cmp	r3, #0
 8002410:	d115      	bne.n	800243e <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002416:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	685b      	ldr	r3, [r3, #4]
 8002424:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002428:	2b00      	cmp	r3, #0
 800242a:	d026      	beq.n	800247a <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002430:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002434:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	629a      	str	r2, [r3, #40]	@ 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800243c:	e01d      	b.n	800247a <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002442:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	4a2f      	ldr	r2, [pc, #188]	@ (800250c <HAL_ADC_Start+0x158>)
 8002450:	4293      	cmp	r3, r2
 8002452:	d004      	beq.n	800245e <HAL_ADC_Start+0xaa>
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	4a2b      	ldr	r2, [pc, #172]	@ (8002508 <HAL_ADC_Start+0x154>)
 800245a:	4293      	cmp	r3, r2
 800245c:	d10d      	bne.n	800247a <HAL_ADC_Start+0xc6>
 800245e:	4b2b      	ldr	r3, [pc, #172]	@ (800250c <HAL_ADC_Start+0x158>)
 8002460:	685b      	ldr	r3, [r3, #4]
 8002462:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002466:	2b00      	cmp	r3, #0
 8002468:	d007      	beq.n	800247a <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800246e:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002472:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800247e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002482:	2b00      	cmp	r3, #0
 8002484:	d006      	beq.n	8002494 <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800248a:	f023 0206 	bic.w	r2, r3, #6
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	62da      	str	r2, [r3, #44]	@ 0x2c
 8002492:	e002      	b.n	800249a <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	2200      	movs	r2, #0
 8002498:	62da      	str	r2, [r3, #44]	@ 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	2200      	movs	r2, #0
 800249e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	f06f 0202 	mvn.w	r2, #2
 80024aa:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	689b      	ldr	r3, [r3, #8]
 80024b2:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 80024b6:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 80024ba:	d113      	bne.n	80024e4 <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80024c0:	4a11      	ldr	r2, [pc, #68]	@ (8002508 <HAL_ADC_Start+0x154>)
 80024c2:	4293      	cmp	r3, r2
 80024c4:	d105      	bne.n	80024d2 <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 80024c6:	4b11      	ldr	r3, [pc, #68]	@ (800250c <HAL_ADC_Start+0x158>)
 80024c8:	685b      	ldr	r3, [r3, #4]
 80024ca:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d108      	bne.n	80024e4 <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	689a      	ldr	r2, [r3, #8]
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	f442 02a0 	orr.w	r2, r2, #5242880	@ 0x500000
 80024e0:	609a      	str	r2, [r3, #8]
 80024e2:	e00c      	b.n	80024fe <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	689a      	ldr	r2, [r3, #8]
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 80024f2:	609a      	str	r2, [r3, #8]
 80024f4:	e003      	b.n	80024fe <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	2200      	movs	r2, #0
 80024fa:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 80024fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8002500:	4618      	mov	r0, r3
 8002502:	3710      	adds	r7, #16
 8002504:	46bd      	mov	sp, r7
 8002506:	bd80      	pop	{r7, pc}
 8002508:	40012800 	.word	0x40012800
 800250c:	40012400 	.word	0x40012400

08002510 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8002510:	b580      	push	{r7, lr}
 8002512:	b084      	sub	sp, #16
 8002514:	af00      	add	r7, sp, #0
 8002516:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002518:	2300      	movs	r3, #0
 800251a:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
     
  /* Process locked */
  __HAL_LOCK(hadc);
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002522:	2b01      	cmp	r3, #1
 8002524:	d101      	bne.n	800252a <HAL_ADC_Stop+0x1a>
 8002526:	2302      	movs	r3, #2
 8002528:	e01a      	b.n	8002560 <HAL_ADC_Stop+0x50>
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	2201      	movs	r2, #1
 800252e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8002532:	6878      	ldr	r0, [r7, #4]
 8002534:	f000 fa7c 	bl	8002a30 <ADC_ConversionStop_Disable>
 8002538:	4603      	mov	r3, r0
 800253a:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 800253c:	7bfb      	ldrb	r3, [r7, #15]
 800253e:	2b00      	cmp	r3, #0
 8002540:	d109      	bne.n	8002556 <HAL_ADC_Stop+0x46>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002546:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800254a:	f023 0301 	bic.w	r3, r3, #1
 800254e:	f043 0201 	orr.w	r2, r3, #1
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	2200      	movs	r2, #0
 800255a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 800255e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002560:	4618      	mov	r0, r3
 8002562:	3710      	adds	r7, #16
 8002564:	46bd      	mov	sp, r7
 8002566:	bd80      	pop	{r7, pc}

08002568 <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8002568:	b590      	push	{r4, r7, lr}
 800256a:	b087      	sub	sp, #28
 800256c:	af00      	add	r7, sp, #0
 800256e:	6078      	str	r0, [r7, #4]
 8002570:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002572:	2300      	movs	r3, #0
 8002574:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 8002576:	2300      	movs	r3, #0
 8002578:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 800257a:	2300      	movs	r3, #0
 800257c:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 800257e:	f7ff fe13 	bl	80021a8 <HAL_GetTick>
 8002582:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	689b      	ldr	r3, [r3, #8]
 800258a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800258e:	2b00      	cmp	r3, #0
 8002590:	d00b      	beq.n	80025aa <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002596:	f043 0220 	orr.w	r2, r3, #32
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	2200      	movs	r2, #0
 80025a2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    return HAL_ERROR;
 80025a6:	2301      	movs	r3, #1
 80025a8:	e0d3      	b.n	8002752 <HAL_ADC_PollForConversion+0x1ea>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	685b      	ldr	r3, [r3, #4]
 80025b0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	d131      	bne.n	800261c <HAL_ADC_PollForConversion+0xb4>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80025be:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d12a      	bne.n	800261c <HAL_ADC_PollForConversion+0xb4>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 80025c6:	e021      	b.n	800260c <HAL_ADC_PollForConversion+0xa4>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 80025c8:	683b      	ldr	r3, [r7, #0]
 80025ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80025ce:	d01d      	beq.n	800260c <HAL_ADC_PollForConversion+0xa4>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 80025d0:	683b      	ldr	r3, [r7, #0]
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d007      	beq.n	80025e6 <HAL_ADC_PollForConversion+0x7e>
 80025d6:	f7ff fde7 	bl	80021a8 <HAL_GetTick>
 80025da:	4602      	mov	r2, r0
 80025dc:	697b      	ldr	r3, [r7, #20]
 80025de:	1ad3      	subs	r3, r2, r3
 80025e0:	683a      	ldr	r2, [r7, #0]
 80025e2:	429a      	cmp	r2, r3
 80025e4:	d212      	bcs.n	800260c <HAL_ADC_PollForConversion+0xa4>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	f003 0302 	and.w	r3, r3, #2
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	d10b      	bne.n	800260c <HAL_ADC_PollForConversion+0xa4>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80025f8:	f043 0204 	orr.w	r2, r3, #4
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	629a      	str	r2, [r3, #40]	@ 0x28
            
            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	2200      	movs	r2, #0
 8002604:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
            
            return HAL_TIMEOUT;
 8002608:	2303      	movs	r3, #3
 800260a:	e0a2      	b.n	8002752 <HAL_ADC_PollForConversion+0x1ea>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	f003 0302 	and.w	r3, r3, #2
 8002616:	2b00      	cmp	r3, #0
 8002618:	d0d6      	beq.n	80025c8 <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 800261a:	e070      	b.n	80026fe <HAL_ADC_PollForConversion+0x196>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 800261c:	4b4f      	ldr	r3, [pc, #316]	@ (800275c <HAL_ADC_PollForConversion+0x1f4>)
 800261e:	681c      	ldr	r4, [r3, #0]
 8002620:	2002      	movs	r0, #2
 8002622:	f001 f9dd 	bl	80039e0 <HAL_RCCEx_GetPeriphCLKFreq>
 8002626:	4603      	mov	r3, r0
 8002628:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	6919      	ldr	r1, [r3, #16]
 8002632:	4b4b      	ldr	r3, [pc, #300]	@ (8002760 <HAL_ADC_PollForConversion+0x1f8>)
 8002634:	400b      	ands	r3, r1
 8002636:	2b00      	cmp	r3, #0
 8002638:	d118      	bne.n	800266c <HAL_ADC_PollForConversion+0x104>
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	68d9      	ldr	r1, [r3, #12]
 8002640:	4b48      	ldr	r3, [pc, #288]	@ (8002764 <HAL_ADC_PollForConversion+0x1fc>)
 8002642:	400b      	ands	r3, r1
 8002644:	2b00      	cmp	r3, #0
 8002646:	d111      	bne.n	800266c <HAL_ADC_PollForConversion+0x104>
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	6919      	ldr	r1, [r3, #16]
 800264e:	4b46      	ldr	r3, [pc, #280]	@ (8002768 <HAL_ADC_PollForConversion+0x200>)
 8002650:	400b      	ands	r3, r1
 8002652:	2b00      	cmp	r3, #0
 8002654:	d108      	bne.n	8002668 <HAL_ADC_PollForConversion+0x100>
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	68d9      	ldr	r1, [r3, #12]
 800265c:	4b43      	ldr	r3, [pc, #268]	@ (800276c <HAL_ADC_PollForConversion+0x204>)
 800265e:	400b      	ands	r3, r1
 8002660:	2b00      	cmp	r3, #0
 8002662:	d101      	bne.n	8002668 <HAL_ADC_PollForConversion+0x100>
 8002664:	2314      	movs	r3, #20
 8002666:	e020      	b.n	80026aa <HAL_ADC_PollForConversion+0x142>
 8002668:	2329      	movs	r3, #41	@ 0x29
 800266a:	e01e      	b.n	80026aa <HAL_ADC_PollForConversion+0x142>
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	6919      	ldr	r1, [r3, #16]
 8002672:	4b3d      	ldr	r3, [pc, #244]	@ (8002768 <HAL_ADC_PollForConversion+0x200>)
 8002674:	400b      	ands	r3, r1
 8002676:	2b00      	cmp	r3, #0
 8002678:	d106      	bne.n	8002688 <HAL_ADC_PollForConversion+0x120>
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	68d9      	ldr	r1, [r3, #12]
 8002680:	4b3a      	ldr	r3, [pc, #232]	@ (800276c <HAL_ADC_PollForConversion+0x204>)
 8002682:	400b      	ands	r3, r1
 8002684:	2b00      	cmp	r3, #0
 8002686:	d00d      	beq.n	80026a4 <HAL_ADC_PollForConversion+0x13c>
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	6919      	ldr	r1, [r3, #16]
 800268e:	4b38      	ldr	r3, [pc, #224]	@ (8002770 <HAL_ADC_PollForConversion+0x208>)
 8002690:	400b      	ands	r3, r1
 8002692:	2b00      	cmp	r3, #0
 8002694:	d108      	bne.n	80026a8 <HAL_ADC_PollForConversion+0x140>
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	68d9      	ldr	r1, [r3, #12]
 800269c:	4b34      	ldr	r3, [pc, #208]	@ (8002770 <HAL_ADC_PollForConversion+0x208>)
 800269e:	400b      	ands	r3, r1
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	d101      	bne.n	80026a8 <HAL_ADC_PollForConversion+0x140>
 80026a4:	2354      	movs	r3, #84	@ 0x54
 80026a6:	e000      	b.n	80026aa <HAL_ADC_PollForConversion+0x142>
 80026a8:	23fc      	movs	r3, #252	@ 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 80026aa:	fb02 f303 	mul.w	r3, r2, r3
 80026ae:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 80026b0:	e021      	b.n	80026f6 <HAL_ADC_PollForConversion+0x18e>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 80026b2:	683b      	ldr	r3, [r7, #0]
 80026b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80026b8:	d01a      	beq.n	80026f0 <HAL_ADC_PollForConversion+0x188>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 80026ba:	683b      	ldr	r3, [r7, #0]
 80026bc:	2b00      	cmp	r3, #0
 80026be:	d007      	beq.n	80026d0 <HAL_ADC_PollForConversion+0x168>
 80026c0:	f7ff fd72 	bl	80021a8 <HAL_GetTick>
 80026c4:	4602      	mov	r2, r0
 80026c6:	697b      	ldr	r3, [r7, #20]
 80026c8:	1ad3      	subs	r3, r2, r3
 80026ca:	683a      	ldr	r2, [r7, #0]
 80026cc:	429a      	cmp	r2, r3
 80026ce:	d20f      	bcs.n	80026f0 <HAL_ADC_PollForConversion+0x188>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 80026d0:	68fb      	ldr	r3, [r7, #12]
 80026d2:	693a      	ldr	r2, [r7, #16]
 80026d4:	429a      	cmp	r2, r3
 80026d6:	d90b      	bls.n	80026f0 <HAL_ADC_PollForConversion+0x188>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80026dc:	f043 0204 	orr.w	r2, r3, #4
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	629a      	str	r2, [r3, #40]	@ 0x28

            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	2200      	movs	r2, #0
 80026e8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

            return HAL_TIMEOUT;
 80026ec:	2303      	movs	r3, #3
 80026ee:	e030      	b.n	8002752 <HAL_ADC_PollForConversion+0x1ea>
          }
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 80026f0:	68fb      	ldr	r3, [r7, #12]
 80026f2:	3301      	adds	r3, #1
 80026f4:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 80026f6:	68fb      	ldr	r3, [r7, #12]
 80026f8:	693a      	ldr	r2, [r7, #16]
 80026fa:	429a      	cmp	r2, r3
 80026fc:	d8d9      	bhi.n	80026b2 <HAL_ADC_PollForConversion+0x14a>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	f06f 0212 	mvn.w	r2, #18
 8002706:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800270c:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	629a      	str	r2, [r3, #40]	@ 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	689b      	ldr	r3, [r3, #8]
 800271a:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 800271e:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8002722:	d115      	bne.n	8002750 <HAL_ADC_PollForConversion+0x1e8>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	7b1b      	ldrb	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002728:	2b00      	cmp	r3, #0
 800272a:	d111      	bne.n	8002750 <HAL_ADC_PollForConversion+0x1e8>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002730:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	629a      	str	r2, [r3, #40]	@ 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800273c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002740:	2b00      	cmp	r3, #0
 8002742:	d105      	bne.n	8002750 <HAL_ADC_PollForConversion+0x1e8>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002748:	f043 0201 	orr.w	r2, r3, #1
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	629a      	str	r2, [r3, #40]	@ 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8002750:	2300      	movs	r3, #0
}
 8002752:	4618      	mov	r0, r3
 8002754:	371c      	adds	r7, #28
 8002756:	46bd      	mov	sp, r7
 8002758:	bd90      	pop	{r4, r7, pc}
 800275a:	bf00      	nop
 800275c:	20000028 	.word	0x20000028
 8002760:	24924924 	.word	0x24924924
 8002764:	00924924 	.word	0x00924924
 8002768:	12492492 	.word	0x12492492
 800276c:	00492492 	.word	0x00492492
 8002770:	00249249 	.word	0x00249249

08002774 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8002774:	b480      	push	{r7}
 8002776:	b083      	sub	sp, #12
 8002778:	af00      	add	r7, sp, #0
 800277a:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8002782:	4618      	mov	r0, r3
 8002784:	370c      	adds	r7, #12
 8002786:	46bd      	mov	sp, r7
 8002788:	bc80      	pop	{r7}
 800278a:	4770      	bx	lr

0800278c <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 800278c:	b480      	push	{r7}
 800278e:	b085      	sub	sp, #20
 8002790:	af00      	add	r7, sp, #0
 8002792:	6078      	str	r0, [r7, #4]
 8002794:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002796:	2300      	movs	r3, #0
 8002798:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 800279a:	2300      	movs	r3, #0
 800279c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80027a4:	2b01      	cmp	r3, #1
 80027a6:	d101      	bne.n	80027ac <HAL_ADC_ConfigChannel+0x20>
 80027a8:	2302      	movs	r3, #2
 80027aa:	e0dc      	b.n	8002966 <HAL_ADC_ConfigChannel+0x1da>
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	2201      	movs	r2, #1
 80027b0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80027b4:	683b      	ldr	r3, [r7, #0]
 80027b6:	685b      	ldr	r3, [r3, #4]
 80027b8:	2b06      	cmp	r3, #6
 80027ba:	d81c      	bhi.n	80027f6 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80027c2:	683b      	ldr	r3, [r7, #0]
 80027c4:	685a      	ldr	r2, [r3, #4]
 80027c6:	4613      	mov	r3, r2
 80027c8:	009b      	lsls	r3, r3, #2
 80027ca:	4413      	add	r3, r2
 80027cc:	3b05      	subs	r3, #5
 80027ce:	221f      	movs	r2, #31
 80027d0:	fa02 f303 	lsl.w	r3, r2, r3
 80027d4:	43db      	mvns	r3, r3
 80027d6:	4019      	ands	r1, r3
 80027d8:	683b      	ldr	r3, [r7, #0]
 80027da:	6818      	ldr	r0, [r3, #0]
 80027dc:	683b      	ldr	r3, [r7, #0]
 80027de:	685a      	ldr	r2, [r3, #4]
 80027e0:	4613      	mov	r3, r2
 80027e2:	009b      	lsls	r3, r3, #2
 80027e4:	4413      	add	r3, r2
 80027e6:	3b05      	subs	r3, #5
 80027e8:	fa00 f203 	lsl.w	r2, r0, r3
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	430a      	orrs	r2, r1
 80027f2:	635a      	str	r2, [r3, #52]	@ 0x34
 80027f4:	e03c      	b.n	8002870 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80027f6:	683b      	ldr	r3, [r7, #0]
 80027f8:	685b      	ldr	r3, [r3, #4]
 80027fa:	2b0c      	cmp	r3, #12
 80027fc:	d81c      	bhi.n	8002838 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002804:	683b      	ldr	r3, [r7, #0]
 8002806:	685a      	ldr	r2, [r3, #4]
 8002808:	4613      	mov	r3, r2
 800280a:	009b      	lsls	r3, r3, #2
 800280c:	4413      	add	r3, r2
 800280e:	3b23      	subs	r3, #35	@ 0x23
 8002810:	221f      	movs	r2, #31
 8002812:	fa02 f303 	lsl.w	r3, r2, r3
 8002816:	43db      	mvns	r3, r3
 8002818:	4019      	ands	r1, r3
 800281a:	683b      	ldr	r3, [r7, #0]
 800281c:	6818      	ldr	r0, [r3, #0]
 800281e:	683b      	ldr	r3, [r7, #0]
 8002820:	685a      	ldr	r2, [r3, #4]
 8002822:	4613      	mov	r3, r2
 8002824:	009b      	lsls	r3, r3, #2
 8002826:	4413      	add	r3, r2
 8002828:	3b23      	subs	r3, #35	@ 0x23
 800282a:	fa00 f203 	lsl.w	r2, r0, r3
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	430a      	orrs	r2, r1
 8002834:	631a      	str	r2, [r3, #48]	@ 0x30
 8002836:	e01b      	b.n	8002870 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800283e:	683b      	ldr	r3, [r7, #0]
 8002840:	685a      	ldr	r2, [r3, #4]
 8002842:	4613      	mov	r3, r2
 8002844:	009b      	lsls	r3, r3, #2
 8002846:	4413      	add	r3, r2
 8002848:	3b41      	subs	r3, #65	@ 0x41
 800284a:	221f      	movs	r2, #31
 800284c:	fa02 f303 	lsl.w	r3, r2, r3
 8002850:	43db      	mvns	r3, r3
 8002852:	4019      	ands	r1, r3
 8002854:	683b      	ldr	r3, [r7, #0]
 8002856:	6818      	ldr	r0, [r3, #0]
 8002858:	683b      	ldr	r3, [r7, #0]
 800285a:	685a      	ldr	r2, [r3, #4]
 800285c:	4613      	mov	r3, r2
 800285e:	009b      	lsls	r3, r3, #2
 8002860:	4413      	add	r3, r2
 8002862:	3b41      	subs	r3, #65	@ 0x41
 8002864:	fa00 f203 	lsl.w	r2, r0, r3
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	430a      	orrs	r2, r1
 800286e:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8002870:	683b      	ldr	r3, [r7, #0]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	2b09      	cmp	r3, #9
 8002876:	d91c      	bls.n	80028b2 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	68d9      	ldr	r1, [r3, #12]
 800287e:	683b      	ldr	r3, [r7, #0]
 8002880:	681a      	ldr	r2, [r3, #0]
 8002882:	4613      	mov	r3, r2
 8002884:	005b      	lsls	r3, r3, #1
 8002886:	4413      	add	r3, r2
 8002888:	3b1e      	subs	r3, #30
 800288a:	2207      	movs	r2, #7
 800288c:	fa02 f303 	lsl.w	r3, r2, r3
 8002890:	43db      	mvns	r3, r3
 8002892:	4019      	ands	r1, r3
 8002894:	683b      	ldr	r3, [r7, #0]
 8002896:	6898      	ldr	r0, [r3, #8]
 8002898:	683b      	ldr	r3, [r7, #0]
 800289a:	681a      	ldr	r2, [r3, #0]
 800289c:	4613      	mov	r3, r2
 800289e:	005b      	lsls	r3, r3, #1
 80028a0:	4413      	add	r3, r2
 80028a2:	3b1e      	subs	r3, #30
 80028a4:	fa00 f203 	lsl.w	r2, r0, r3
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	430a      	orrs	r2, r1
 80028ae:	60da      	str	r2, [r3, #12]
 80028b0:	e019      	b.n	80028e6 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	6919      	ldr	r1, [r3, #16]
 80028b8:	683b      	ldr	r3, [r7, #0]
 80028ba:	681a      	ldr	r2, [r3, #0]
 80028bc:	4613      	mov	r3, r2
 80028be:	005b      	lsls	r3, r3, #1
 80028c0:	4413      	add	r3, r2
 80028c2:	2207      	movs	r2, #7
 80028c4:	fa02 f303 	lsl.w	r3, r2, r3
 80028c8:	43db      	mvns	r3, r3
 80028ca:	4019      	ands	r1, r3
 80028cc:	683b      	ldr	r3, [r7, #0]
 80028ce:	6898      	ldr	r0, [r3, #8]
 80028d0:	683b      	ldr	r3, [r7, #0]
 80028d2:	681a      	ldr	r2, [r3, #0]
 80028d4:	4613      	mov	r3, r2
 80028d6:	005b      	lsls	r3, r3, #1
 80028d8:	4413      	add	r3, r2
 80028da:	fa00 f203 	lsl.w	r2, r0, r3
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	430a      	orrs	r2, r1
 80028e4:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80028e6:	683b      	ldr	r3, [r7, #0]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	2b10      	cmp	r3, #16
 80028ec:	d003      	beq.n	80028f6 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 80028ee:	683b      	ldr	r3, [r7, #0]
 80028f0:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80028f2:	2b11      	cmp	r3, #17
 80028f4:	d132      	bne.n	800295c <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	4a1d      	ldr	r2, [pc, #116]	@ (8002970 <HAL_ADC_ConfigChannel+0x1e4>)
 80028fc:	4293      	cmp	r3, r2
 80028fe:	d125      	bne.n	800294c <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	689b      	ldr	r3, [r3, #8]
 8002906:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800290a:	2b00      	cmp	r3, #0
 800290c:	d126      	bne.n	800295c <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	689a      	ldr	r2, [r3, #8]
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 800291c:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800291e:	683b      	ldr	r3, [r7, #0]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	2b10      	cmp	r3, #16
 8002924:	d11a      	bne.n	800295c <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002926:	4b13      	ldr	r3, [pc, #76]	@ (8002974 <HAL_ADC_ConfigChannel+0x1e8>)
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	4a13      	ldr	r2, [pc, #76]	@ (8002978 <HAL_ADC_ConfigChannel+0x1ec>)
 800292c:	fba2 2303 	umull	r2, r3, r2, r3
 8002930:	0c9a      	lsrs	r2, r3, #18
 8002932:	4613      	mov	r3, r2
 8002934:	009b      	lsls	r3, r3, #2
 8002936:	4413      	add	r3, r2
 8002938:	005b      	lsls	r3, r3, #1
 800293a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800293c:	e002      	b.n	8002944 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 800293e:	68bb      	ldr	r3, [r7, #8]
 8002940:	3b01      	subs	r3, #1
 8002942:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002944:	68bb      	ldr	r3, [r7, #8]
 8002946:	2b00      	cmp	r3, #0
 8002948:	d1f9      	bne.n	800293e <HAL_ADC_ConfigChannel+0x1b2>
 800294a:	e007      	b.n	800295c <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002950:	f043 0220 	orr.w	r2, r3, #32
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 8002958:	2301      	movs	r3, #1
 800295a:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	2200      	movs	r2, #0
 8002960:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8002964:	7bfb      	ldrb	r3, [r7, #15]
}
 8002966:	4618      	mov	r0, r3
 8002968:	3714      	adds	r7, #20
 800296a:	46bd      	mov	sp, r7
 800296c:	bc80      	pop	{r7}
 800296e:	4770      	bx	lr
 8002970:	40012400 	.word	0x40012400
 8002974:	20000028 	.word	0x20000028
 8002978:	431bde83 	.word	0x431bde83

0800297c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 800297c:	b580      	push	{r7, lr}
 800297e:	b084      	sub	sp, #16
 8002980:	af00      	add	r7, sp, #0
 8002982:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002984:	2300      	movs	r3, #0
 8002986:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8002988:	2300      	movs	r3, #0
 800298a:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	689b      	ldr	r3, [r3, #8]
 8002992:	f003 0301 	and.w	r3, r3, #1
 8002996:	2b01      	cmp	r3, #1
 8002998:	d040      	beq.n	8002a1c <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	689a      	ldr	r2, [r3, #8]
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	f042 0201 	orr.w	r2, r2, #1
 80029a8:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80029aa:	4b1f      	ldr	r3, [pc, #124]	@ (8002a28 <ADC_Enable+0xac>)
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	4a1f      	ldr	r2, [pc, #124]	@ (8002a2c <ADC_Enable+0xb0>)
 80029b0:	fba2 2303 	umull	r2, r3, r2, r3
 80029b4:	0c9b      	lsrs	r3, r3, #18
 80029b6:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80029b8:	e002      	b.n	80029c0 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 80029ba:	68bb      	ldr	r3, [r7, #8]
 80029bc:	3b01      	subs	r3, #1
 80029be:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80029c0:	68bb      	ldr	r3, [r7, #8]
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d1f9      	bne.n	80029ba <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 80029c6:	f7ff fbef 	bl	80021a8 <HAL_GetTick>
 80029ca:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 80029cc:	e01f      	b.n	8002a0e <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80029ce:	f7ff fbeb 	bl	80021a8 <HAL_GetTick>
 80029d2:	4602      	mov	r2, r0
 80029d4:	68fb      	ldr	r3, [r7, #12]
 80029d6:	1ad3      	subs	r3, r2, r3
 80029d8:	2b02      	cmp	r3, #2
 80029da:	d918      	bls.n	8002a0e <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	689b      	ldr	r3, [r3, #8]
 80029e2:	f003 0301 	and.w	r3, r3, #1
 80029e6:	2b01      	cmp	r3, #1
 80029e8:	d011      	beq.n	8002a0e <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80029ee:	f043 0210 	orr.w	r2, r3, #16
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80029fa:	f043 0201 	orr.w	r2, r3, #1
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	62da      	str	r2, [r3, #44]	@ 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	2200      	movs	r2, #0
 8002a06:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 8002a0a:	2301      	movs	r3, #1
 8002a0c:	e007      	b.n	8002a1e <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	689b      	ldr	r3, [r3, #8]
 8002a14:	f003 0301 	and.w	r3, r3, #1
 8002a18:	2b01      	cmp	r3, #1
 8002a1a:	d1d8      	bne.n	80029ce <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8002a1c:	2300      	movs	r3, #0
}
 8002a1e:	4618      	mov	r0, r3
 8002a20:	3710      	adds	r7, #16
 8002a22:	46bd      	mov	sp, r7
 8002a24:	bd80      	pop	{r7, pc}
 8002a26:	bf00      	nop
 8002a28:	20000028 	.word	0x20000028
 8002a2c:	431bde83 	.word	0x431bde83

08002a30 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8002a30:	b580      	push	{r7, lr}
 8002a32:	b084      	sub	sp, #16
 8002a34:	af00      	add	r7, sp, #0
 8002a36:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002a38:	2300      	movs	r3, #0
 8002a3a:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	689b      	ldr	r3, [r3, #8]
 8002a42:	f003 0301 	and.w	r3, r3, #1
 8002a46:	2b01      	cmp	r3, #1
 8002a48:	d12e      	bne.n	8002aa8 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	689a      	ldr	r2, [r3, #8]
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	f022 0201 	bic.w	r2, r2, #1
 8002a58:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002a5a:	f7ff fba5 	bl	80021a8 <HAL_GetTick>
 8002a5e:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002a60:	e01b      	b.n	8002a9a <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002a62:	f7ff fba1 	bl	80021a8 <HAL_GetTick>
 8002a66:	4602      	mov	r2, r0
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	1ad3      	subs	r3, r2, r3
 8002a6c:	2b02      	cmp	r3, #2
 8002a6e:	d914      	bls.n	8002a9a <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	689b      	ldr	r3, [r3, #8]
 8002a76:	f003 0301 	and.w	r3, r3, #1
 8002a7a:	2b01      	cmp	r3, #1
 8002a7c:	d10d      	bne.n	8002a9a <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a82:	f043 0210 	orr.w	r2, r3, #16
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a8e:	f043 0201 	orr.w	r2, r3, #1
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 8002a96:	2301      	movs	r3, #1
 8002a98:	e007      	b.n	8002aaa <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	689b      	ldr	r3, [r3, #8]
 8002aa0:	f003 0301 	and.w	r3, r3, #1
 8002aa4:	2b01      	cmp	r3, #1
 8002aa6:	d0dc      	beq.n	8002a62 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002aa8:	2300      	movs	r3, #0
}
 8002aaa:	4618      	mov	r0, r3
 8002aac:	3710      	adds	r7, #16
 8002aae:	46bd      	mov	sp, r7
 8002ab0:	bd80      	pop	{r7, pc}
	...

08002ab4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002ab4:	b480      	push	{r7}
 8002ab6:	b085      	sub	sp, #20
 8002ab8:	af00      	add	r7, sp, #0
 8002aba:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	f003 0307 	and.w	r3, r3, #7
 8002ac2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002ac4:	4b0c      	ldr	r3, [pc, #48]	@ (8002af8 <__NVIC_SetPriorityGrouping+0x44>)
 8002ac6:	68db      	ldr	r3, [r3, #12]
 8002ac8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002aca:	68ba      	ldr	r2, [r7, #8]
 8002acc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002ad0:	4013      	ands	r3, r2
 8002ad2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002ad4:	68fb      	ldr	r3, [r7, #12]
 8002ad6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002ad8:	68bb      	ldr	r3, [r7, #8]
 8002ada:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002adc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002ae0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002ae4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002ae6:	4a04      	ldr	r2, [pc, #16]	@ (8002af8 <__NVIC_SetPriorityGrouping+0x44>)
 8002ae8:	68bb      	ldr	r3, [r7, #8]
 8002aea:	60d3      	str	r3, [r2, #12]
}
 8002aec:	bf00      	nop
 8002aee:	3714      	adds	r7, #20
 8002af0:	46bd      	mov	sp, r7
 8002af2:	bc80      	pop	{r7}
 8002af4:	4770      	bx	lr
 8002af6:	bf00      	nop
 8002af8:	e000ed00 	.word	0xe000ed00

08002afc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002afc:	b480      	push	{r7}
 8002afe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002b00:	4b04      	ldr	r3, [pc, #16]	@ (8002b14 <__NVIC_GetPriorityGrouping+0x18>)
 8002b02:	68db      	ldr	r3, [r3, #12]
 8002b04:	0a1b      	lsrs	r3, r3, #8
 8002b06:	f003 0307 	and.w	r3, r3, #7
}
 8002b0a:	4618      	mov	r0, r3
 8002b0c:	46bd      	mov	sp, r7
 8002b0e:	bc80      	pop	{r7}
 8002b10:	4770      	bx	lr
 8002b12:	bf00      	nop
 8002b14:	e000ed00 	.word	0xe000ed00

08002b18 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002b18:	b480      	push	{r7}
 8002b1a:	b083      	sub	sp, #12
 8002b1c:	af00      	add	r7, sp, #0
 8002b1e:	4603      	mov	r3, r0
 8002b20:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002b22:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	db0b      	blt.n	8002b42 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002b2a:	79fb      	ldrb	r3, [r7, #7]
 8002b2c:	f003 021f 	and.w	r2, r3, #31
 8002b30:	4906      	ldr	r1, [pc, #24]	@ (8002b4c <__NVIC_EnableIRQ+0x34>)
 8002b32:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b36:	095b      	lsrs	r3, r3, #5
 8002b38:	2001      	movs	r0, #1
 8002b3a:	fa00 f202 	lsl.w	r2, r0, r2
 8002b3e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002b42:	bf00      	nop
 8002b44:	370c      	adds	r7, #12
 8002b46:	46bd      	mov	sp, r7
 8002b48:	bc80      	pop	{r7}
 8002b4a:	4770      	bx	lr
 8002b4c:	e000e100 	.word	0xe000e100

08002b50 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002b50:	b480      	push	{r7}
 8002b52:	b083      	sub	sp, #12
 8002b54:	af00      	add	r7, sp, #0
 8002b56:	4603      	mov	r3, r0
 8002b58:	6039      	str	r1, [r7, #0]
 8002b5a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002b5c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	db0a      	blt.n	8002b7a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002b64:	683b      	ldr	r3, [r7, #0]
 8002b66:	b2da      	uxtb	r2, r3
 8002b68:	490c      	ldr	r1, [pc, #48]	@ (8002b9c <__NVIC_SetPriority+0x4c>)
 8002b6a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b6e:	0112      	lsls	r2, r2, #4
 8002b70:	b2d2      	uxtb	r2, r2
 8002b72:	440b      	add	r3, r1
 8002b74:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002b78:	e00a      	b.n	8002b90 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002b7a:	683b      	ldr	r3, [r7, #0]
 8002b7c:	b2da      	uxtb	r2, r3
 8002b7e:	4908      	ldr	r1, [pc, #32]	@ (8002ba0 <__NVIC_SetPriority+0x50>)
 8002b80:	79fb      	ldrb	r3, [r7, #7]
 8002b82:	f003 030f 	and.w	r3, r3, #15
 8002b86:	3b04      	subs	r3, #4
 8002b88:	0112      	lsls	r2, r2, #4
 8002b8a:	b2d2      	uxtb	r2, r2
 8002b8c:	440b      	add	r3, r1
 8002b8e:	761a      	strb	r2, [r3, #24]
}
 8002b90:	bf00      	nop
 8002b92:	370c      	adds	r7, #12
 8002b94:	46bd      	mov	sp, r7
 8002b96:	bc80      	pop	{r7}
 8002b98:	4770      	bx	lr
 8002b9a:	bf00      	nop
 8002b9c:	e000e100 	.word	0xe000e100
 8002ba0:	e000ed00 	.word	0xe000ed00

08002ba4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002ba4:	b480      	push	{r7}
 8002ba6:	b089      	sub	sp, #36	@ 0x24
 8002ba8:	af00      	add	r7, sp, #0
 8002baa:	60f8      	str	r0, [r7, #12]
 8002bac:	60b9      	str	r1, [r7, #8]
 8002bae:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	f003 0307 	and.w	r3, r3, #7
 8002bb6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002bb8:	69fb      	ldr	r3, [r7, #28]
 8002bba:	f1c3 0307 	rsb	r3, r3, #7
 8002bbe:	2b04      	cmp	r3, #4
 8002bc0:	bf28      	it	cs
 8002bc2:	2304      	movcs	r3, #4
 8002bc4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002bc6:	69fb      	ldr	r3, [r7, #28]
 8002bc8:	3304      	adds	r3, #4
 8002bca:	2b06      	cmp	r3, #6
 8002bcc:	d902      	bls.n	8002bd4 <NVIC_EncodePriority+0x30>
 8002bce:	69fb      	ldr	r3, [r7, #28]
 8002bd0:	3b03      	subs	r3, #3
 8002bd2:	e000      	b.n	8002bd6 <NVIC_EncodePriority+0x32>
 8002bd4:	2300      	movs	r3, #0
 8002bd6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002bd8:	f04f 32ff 	mov.w	r2, #4294967295
 8002bdc:	69bb      	ldr	r3, [r7, #24]
 8002bde:	fa02 f303 	lsl.w	r3, r2, r3
 8002be2:	43da      	mvns	r2, r3
 8002be4:	68bb      	ldr	r3, [r7, #8]
 8002be6:	401a      	ands	r2, r3
 8002be8:	697b      	ldr	r3, [r7, #20]
 8002bea:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002bec:	f04f 31ff 	mov.w	r1, #4294967295
 8002bf0:	697b      	ldr	r3, [r7, #20]
 8002bf2:	fa01 f303 	lsl.w	r3, r1, r3
 8002bf6:	43d9      	mvns	r1, r3
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002bfc:	4313      	orrs	r3, r2
         );
}
 8002bfe:	4618      	mov	r0, r3
 8002c00:	3724      	adds	r7, #36	@ 0x24
 8002c02:	46bd      	mov	sp, r7
 8002c04:	bc80      	pop	{r7}
 8002c06:	4770      	bx	lr

08002c08 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002c08:	b580      	push	{r7, lr}
 8002c0a:	b082      	sub	sp, #8
 8002c0c:	af00      	add	r7, sp, #0
 8002c0e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	3b01      	subs	r3, #1
 8002c14:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002c18:	d301      	bcc.n	8002c1e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002c1a:	2301      	movs	r3, #1
 8002c1c:	e00f      	b.n	8002c3e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002c1e:	4a0a      	ldr	r2, [pc, #40]	@ (8002c48 <SysTick_Config+0x40>)
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	3b01      	subs	r3, #1
 8002c24:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002c26:	210f      	movs	r1, #15
 8002c28:	f04f 30ff 	mov.w	r0, #4294967295
 8002c2c:	f7ff ff90 	bl	8002b50 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002c30:	4b05      	ldr	r3, [pc, #20]	@ (8002c48 <SysTick_Config+0x40>)
 8002c32:	2200      	movs	r2, #0
 8002c34:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002c36:	4b04      	ldr	r3, [pc, #16]	@ (8002c48 <SysTick_Config+0x40>)
 8002c38:	2207      	movs	r2, #7
 8002c3a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002c3c:	2300      	movs	r3, #0
}
 8002c3e:	4618      	mov	r0, r3
 8002c40:	3708      	adds	r7, #8
 8002c42:	46bd      	mov	sp, r7
 8002c44:	bd80      	pop	{r7, pc}
 8002c46:	bf00      	nop
 8002c48:	e000e010 	.word	0xe000e010

08002c4c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002c4c:	b580      	push	{r7, lr}
 8002c4e:	b082      	sub	sp, #8
 8002c50:	af00      	add	r7, sp, #0
 8002c52:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002c54:	6878      	ldr	r0, [r7, #4]
 8002c56:	f7ff ff2d 	bl	8002ab4 <__NVIC_SetPriorityGrouping>
}
 8002c5a:	bf00      	nop
 8002c5c:	3708      	adds	r7, #8
 8002c5e:	46bd      	mov	sp, r7
 8002c60:	bd80      	pop	{r7, pc}

08002c62 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002c62:	b580      	push	{r7, lr}
 8002c64:	b086      	sub	sp, #24
 8002c66:	af00      	add	r7, sp, #0
 8002c68:	4603      	mov	r3, r0
 8002c6a:	60b9      	str	r1, [r7, #8]
 8002c6c:	607a      	str	r2, [r7, #4]
 8002c6e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002c70:	2300      	movs	r3, #0
 8002c72:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002c74:	f7ff ff42 	bl	8002afc <__NVIC_GetPriorityGrouping>
 8002c78:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002c7a:	687a      	ldr	r2, [r7, #4]
 8002c7c:	68b9      	ldr	r1, [r7, #8]
 8002c7e:	6978      	ldr	r0, [r7, #20]
 8002c80:	f7ff ff90 	bl	8002ba4 <NVIC_EncodePriority>
 8002c84:	4602      	mov	r2, r0
 8002c86:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002c8a:	4611      	mov	r1, r2
 8002c8c:	4618      	mov	r0, r3
 8002c8e:	f7ff ff5f 	bl	8002b50 <__NVIC_SetPriority>
}
 8002c92:	bf00      	nop
 8002c94:	3718      	adds	r7, #24
 8002c96:	46bd      	mov	sp, r7
 8002c98:	bd80      	pop	{r7, pc}

08002c9a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002c9a:	b580      	push	{r7, lr}
 8002c9c:	b082      	sub	sp, #8
 8002c9e:	af00      	add	r7, sp, #0
 8002ca0:	4603      	mov	r3, r0
 8002ca2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002ca4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ca8:	4618      	mov	r0, r3
 8002caa:	f7ff ff35 	bl	8002b18 <__NVIC_EnableIRQ>
}
 8002cae:	bf00      	nop
 8002cb0:	3708      	adds	r7, #8
 8002cb2:	46bd      	mov	sp, r7
 8002cb4:	bd80      	pop	{r7, pc}

08002cb6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002cb6:	b580      	push	{r7, lr}
 8002cb8:	b082      	sub	sp, #8
 8002cba:	af00      	add	r7, sp, #0
 8002cbc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002cbe:	6878      	ldr	r0, [r7, #4]
 8002cc0:	f7ff ffa2 	bl	8002c08 <SysTick_Config>
 8002cc4:	4603      	mov	r3, r0
}
 8002cc6:	4618      	mov	r0, r3
 8002cc8:	3708      	adds	r7, #8
 8002cca:	46bd      	mov	sp, r7
 8002ccc:	bd80      	pop	{r7, pc}
	...

08002cd0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002cd0:	b480      	push	{r7}
 8002cd2:	b08b      	sub	sp, #44	@ 0x2c
 8002cd4:	af00      	add	r7, sp, #0
 8002cd6:	6078      	str	r0, [r7, #4]
 8002cd8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002cda:	2300      	movs	r3, #0
 8002cdc:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002cde:	2300      	movs	r3, #0
 8002ce0:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002ce2:	e169      	b.n	8002fb8 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002ce4:	2201      	movs	r2, #1
 8002ce6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ce8:	fa02 f303 	lsl.w	r3, r2, r3
 8002cec:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002cee:	683b      	ldr	r3, [r7, #0]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	69fa      	ldr	r2, [r7, #28]
 8002cf4:	4013      	ands	r3, r2
 8002cf6:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002cf8:	69ba      	ldr	r2, [r7, #24]
 8002cfa:	69fb      	ldr	r3, [r7, #28]
 8002cfc:	429a      	cmp	r2, r3
 8002cfe:	f040 8158 	bne.w	8002fb2 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002d02:	683b      	ldr	r3, [r7, #0]
 8002d04:	685b      	ldr	r3, [r3, #4]
 8002d06:	4a9a      	ldr	r2, [pc, #616]	@ (8002f70 <HAL_GPIO_Init+0x2a0>)
 8002d08:	4293      	cmp	r3, r2
 8002d0a:	d05e      	beq.n	8002dca <HAL_GPIO_Init+0xfa>
 8002d0c:	4a98      	ldr	r2, [pc, #608]	@ (8002f70 <HAL_GPIO_Init+0x2a0>)
 8002d0e:	4293      	cmp	r3, r2
 8002d10:	d875      	bhi.n	8002dfe <HAL_GPIO_Init+0x12e>
 8002d12:	4a98      	ldr	r2, [pc, #608]	@ (8002f74 <HAL_GPIO_Init+0x2a4>)
 8002d14:	4293      	cmp	r3, r2
 8002d16:	d058      	beq.n	8002dca <HAL_GPIO_Init+0xfa>
 8002d18:	4a96      	ldr	r2, [pc, #600]	@ (8002f74 <HAL_GPIO_Init+0x2a4>)
 8002d1a:	4293      	cmp	r3, r2
 8002d1c:	d86f      	bhi.n	8002dfe <HAL_GPIO_Init+0x12e>
 8002d1e:	4a96      	ldr	r2, [pc, #600]	@ (8002f78 <HAL_GPIO_Init+0x2a8>)
 8002d20:	4293      	cmp	r3, r2
 8002d22:	d052      	beq.n	8002dca <HAL_GPIO_Init+0xfa>
 8002d24:	4a94      	ldr	r2, [pc, #592]	@ (8002f78 <HAL_GPIO_Init+0x2a8>)
 8002d26:	4293      	cmp	r3, r2
 8002d28:	d869      	bhi.n	8002dfe <HAL_GPIO_Init+0x12e>
 8002d2a:	4a94      	ldr	r2, [pc, #592]	@ (8002f7c <HAL_GPIO_Init+0x2ac>)
 8002d2c:	4293      	cmp	r3, r2
 8002d2e:	d04c      	beq.n	8002dca <HAL_GPIO_Init+0xfa>
 8002d30:	4a92      	ldr	r2, [pc, #584]	@ (8002f7c <HAL_GPIO_Init+0x2ac>)
 8002d32:	4293      	cmp	r3, r2
 8002d34:	d863      	bhi.n	8002dfe <HAL_GPIO_Init+0x12e>
 8002d36:	4a92      	ldr	r2, [pc, #584]	@ (8002f80 <HAL_GPIO_Init+0x2b0>)
 8002d38:	4293      	cmp	r3, r2
 8002d3a:	d046      	beq.n	8002dca <HAL_GPIO_Init+0xfa>
 8002d3c:	4a90      	ldr	r2, [pc, #576]	@ (8002f80 <HAL_GPIO_Init+0x2b0>)
 8002d3e:	4293      	cmp	r3, r2
 8002d40:	d85d      	bhi.n	8002dfe <HAL_GPIO_Init+0x12e>
 8002d42:	2b12      	cmp	r3, #18
 8002d44:	d82a      	bhi.n	8002d9c <HAL_GPIO_Init+0xcc>
 8002d46:	2b12      	cmp	r3, #18
 8002d48:	d859      	bhi.n	8002dfe <HAL_GPIO_Init+0x12e>
 8002d4a:	a201      	add	r2, pc, #4	@ (adr r2, 8002d50 <HAL_GPIO_Init+0x80>)
 8002d4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d50:	08002dcb 	.word	0x08002dcb
 8002d54:	08002da5 	.word	0x08002da5
 8002d58:	08002db7 	.word	0x08002db7
 8002d5c:	08002df9 	.word	0x08002df9
 8002d60:	08002dff 	.word	0x08002dff
 8002d64:	08002dff 	.word	0x08002dff
 8002d68:	08002dff 	.word	0x08002dff
 8002d6c:	08002dff 	.word	0x08002dff
 8002d70:	08002dff 	.word	0x08002dff
 8002d74:	08002dff 	.word	0x08002dff
 8002d78:	08002dff 	.word	0x08002dff
 8002d7c:	08002dff 	.word	0x08002dff
 8002d80:	08002dff 	.word	0x08002dff
 8002d84:	08002dff 	.word	0x08002dff
 8002d88:	08002dff 	.word	0x08002dff
 8002d8c:	08002dff 	.word	0x08002dff
 8002d90:	08002dff 	.word	0x08002dff
 8002d94:	08002dad 	.word	0x08002dad
 8002d98:	08002dc1 	.word	0x08002dc1
 8002d9c:	4a79      	ldr	r2, [pc, #484]	@ (8002f84 <HAL_GPIO_Init+0x2b4>)
 8002d9e:	4293      	cmp	r3, r2
 8002da0:	d013      	beq.n	8002dca <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002da2:	e02c      	b.n	8002dfe <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002da4:	683b      	ldr	r3, [r7, #0]
 8002da6:	68db      	ldr	r3, [r3, #12]
 8002da8:	623b      	str	r3, [r7, #32]
          break;
 8002daa:	e029      	b.n	8002e00 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002dac:	683b      	ldr	r3, [r7, #0]
 8002dae:	68db      	ldr	r3, [r3, #12]
 8002db0:	3304      	adds	r3, #4
 8002db2:	623b      	str	r3, [r7, #32]
          break;
 8002db4:	e024      	b.n	8002e00 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002db6:	683b      	ldr	r3, [r7, #0]
 8002db8:	68db      	ldr	r3, [r3, #12]
 8002dba:	3308      	adds	r3, #8
 8002dbc:	623b      	str	r3, [r7, #32]
          break;
 8002dbe:	e01f      	b.n	8002e00 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002dc0:	683b      	ldr	r3, [r7, #0]
 8002dc2:	68db      	ldr	r3, [r3, #12]
 8002dc4:	330c      	adds	r3, #12
 8002dc6:	623b      	str	r3, [r7, #32]
          break;
 8002dc8:	e01a      	b.n	8002e00 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002dca:	683b      	ldr	r3, [r7, #0]
 8002dcc:	689b      	ldr	r3, [r3, #8]
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	d102      	bne.n	8002dd8 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002dd2:	2304      	movs	r3, #4
 8002dd4:	623b      	str	r3, [r7, #32]
          break;
 8002dd6:	e013      	b.n	8002e00 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002dd8:	683b      	ldr	r3, [r7, #0]
 8002dda:	689b      	ldr	r3, [r3, #8]
 8002ddc:	2b01      	cmp	r3, #1
 8002dde:	d105      	bne.n	8002dec <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002de0:	2308      	movs	r3, #8
 8002de2:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	69fa      	ldr	r2, [r7, #28]
 8002de8:	611a      	str	r2, [r3, #16]
          break;
 8002dea:	e009      	b.n	8002e00 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002dec:	2308      	movs	r3, #8
 8002dee:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	69fa      	ldr	r2, [r7, #28]
 8002df4:	615a      	str	r2, [r3, #20]
          break;
 8002df6:	e003      	b.n	8002e00 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002df8:	2300      	movs	r3, #0
 8002dfa:	623b      	str	r3, [r7, #32]
          break;
 8002dfc:	e000      	b.n	8002e00 <HAL_GPIO_Init+0x130>
          break;
 8002dfe:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002e00:	69bb      	ldr	r3, [r7, #24]
 8002e02:	2bff      	cmp	r3, #255	@ 0xff
 8002e04:	d801      	bhi.n	8002e0a <HAL_GPIO_Init+0x13a>
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	e001      	b.n	8002e0e <HAL_GPIO_Init+0x13e>
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	3304      	adds	r3, #4
 8002e0e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002e10:	69bb      	ldr	r3, [r7, #24]
 8002e12:	2bff      	cmp	r3, #255	@ 0xff
 8002e14:	d802      	bhi.n	8002e1c <HAL_GPIO_Init+0x14c>
 8002e16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e18:	009b      	lsls	r3, r3, #2
 8002e1a:	e002      	b.n	8002e22 <HAL_GPIO_Init+0x152>
 8002e1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e1e:	3b08      	subs	r3, #8
 8002e20:	009b      	lsls	r3, r3, #2
 8002e22:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002e24:	697b      	ldr	r3, [r7, #20]
 8002e26:	681a      	ldr	r2, [r3, #0]
 8002e28:	210f      	movs	r1, #15
 8002e2a:	693b      	ldr	r3, [r7, #16]
 8002e2c:	fa01 f303 	lsl.w	r3, r1, r3
 8002e30:	43db      	mvns	r3, r3
 8002e32:	401a      	ands	r2, r3
 8002e34:	6a39      	ldr	r1, [r7, #32]
 8002e36:	693b      	ldr	r3, [r7, #16]
 8002e38:	fa01 f303 	lsl.w	r3, r1, r3
 8002e3c:	431a      	orrs	r2, r3
 8002e3e:	697b      	ldr	r3, [r7, #20]
 8002e40:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002e42:	683b      	ldr	r3, [r7, #0]
 8002e44:	685b      	ldr	r3, [r3, #4]
 8002e46:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	f000 80b1 	beq.w	8002fb2 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002e50:	4b4d      	ldr	r3, [pc, #308]	@ (8002f88 <HAL_GPIO_Init+0x2b8>)
 8002e52:	699b      	ldr	r3, [r3, #24]
 8002e54:	4a4c      	ldr	r2, [pc, #304]	@ (8002f88 <HAL_GPIO_Init+0x2b8>)
 8002e56:	f043 0301 	orr.w	r3, r3, #1
 8002e5a:	6193      	str	r3, [r2, #24]
 8002e5c:	4b4a      	ldr	r3, [pc, #296]	@ (8002f88 <HAL_GPIO_Init+0x2b8>)
 8002e5e:	699b      	ldr	r3, [r3, #24]
 8002e60:	f003 0301 	and.w	r3, r3, #1
 8002e64:	60bb      	str	r3, [r7, #8]
 8002e66:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002e68:	4a48      	ldr	r2, [pc, #288]	@ (8002f8c <HAL_GPIO_Init+0x2bc>)
 8002e6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e6c:	089b      	lsrs	r3, r3, #2
 8002e6e:	3302      	adds	r3, #2
 8002e70:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002e74:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002e76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e78:	f003 0303 	and.w	r3, r3, #3
 8002e7c:	009b      	lsls	r3, r3, #2
 8002e7e:	220f      	movs	r2, #15
 8002e80:	fa02 f303 	lsl.w	r3, r2, r3
 8002e84:	43db      	mvns	r3, r3
 8002e86:	68fa      	ldr	r2, [r7, #12]
 8002e88:	4013      	ands	r3, r2
 8002e8a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	4a40      	ldr	r2, [pc, #256]	@ (8002f90 <HAL_GPIO_Init+0x2c0>)
 8002e90:	4293      	cmp	r3, r2
 8002e92:	d013      	beq.n	8002ebc <HAL_GPIO_Init+0x1ec>
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	4a3f      	ldr	r2, [pc, #252]	@ (8002f94 <HAL_GPIO_Init+0x2c4>)
 8002e98:	4293      	cmp	r3, r2
 8002e9a:	d00d      	beq.n	8002eb8 <HAL_GPIO_Init+0x1e8>
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	4a3e      	ldr	r2, [pc, #248]	@ (8002f98 <HAL_GPIO_Init+0x2c8>)
 8002ea0:	4293      	cmp	r3, r2
 8002ea2:	d007      	beq.n	8002eb4 <HAL_GPIO_Init+0x1e4>
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	4a3d      	ldr	r2, [pc, #244]	@ (8002f9c <HAL_GPIO_Init+0x2cc>)
 8002ea8:	4293      	cmp	r3, r2
 8002eaa:	d101      	bne.n	8002eb0 <HAL_GPIO_Init+0x1e0>
 8002eac:	2303      	movs	r3, #3
 8002eae:	e006      	b.n	8002ebe <HAL_GPIO_Init+0x1ee>
 8002eb0:	2304      	movs	r3, #4
 8002eb2:	e004      	b.n	8002ebe <HAL_GPIO_Init+0x1ee>
 8002eb4:	2302      	movs	r3, #2
 8002eb6:	e002      	b.n	8002ebe <HAL_GPIO_Init+0x1ee>
 8002eb8:	2301      	movs	r3, #1
 8002eba:	e000      	b.n	8002ebe <HAL_GPIO_Init+0x1ee>
 8002ebc:	2300      	movs	r3, #0
 8002ebe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002ec0:	f002 0203 	and.w	r2, r2, #3
 8002ec4:	0092      	lsls	r2, r2, #2
 8002ec6:	4093      	lsls	r3, r2
 8002ec8:	68fa      	ldr	r2, [r7, #12]
 8002eca:	4313      	orrs	r3, r2
 8002ecc:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002ece:	492f      	ldr	r1, [pc, #188]	@ (8002f8c <HAL_GPIO_Init+0x2bc>)
 8002ed0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ed2:	089b      	lsrs	r3, r3, #2
 8002ed4:	3302      	adds	r3, #2
 8002ed6:	68fa      	ldr	r2, [r7, #12]
 8002ed8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002edc:	683b      	ldr	r3, [r7, #0]
 8002ede:	685b      	ldr	r3, [r3, #4]
 8002ee0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	d006      	beq.n	8002ef6 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002ee8:	4b2d      	ldr	r3, [pc, #180]	@ (8002fa0 <HAL_GPIO_Init+0x2d0>)
 8002eea:	689a      	ldr	r2, [r3, #8]
 8002eec:	492c      	ldr	r1, [pc, #176]	@ (8002fa0 <HAL_GPIO_Init+0x2d0>)
 8002eee:	69bb      	ldr	r3, [r7, #24]
 8002ef0:	4313      	orrs	r3, r2
 8002ef2:	608b      	str	r3, [r1, #8]
 8002ef4:	e006      	b.n	8002f04 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002ef6:	4b2a      	ldr	r3, [pc, #168]	@ (8002fa0 <HAL_GPIO_Init+0x2d0>)
 8002ef8:	689a      	ldr	r2, [r3, #8]
 8002efa:	69bb      	ldr	r3, [r7, #24]
 8002efc:	43db      	mvns	r3, r3
 8002efe:	4928      	ldr	r1, [pc, #160]	@ (8002fa0 <HAL_GPIO_Init+0x2d0>)
 8002f00:	4013      	ands	r3, r2
 8002f02:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002f04:	683b      	ldr	r3, [r7, #0]
 8002f06:	685b      	ldr	r3, [r3, #4]
 8002f08:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002f0c:	2b00      	cmp	r3, #0
 8002f0e:	d006      	beq.n	8002f1e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002f10:	4b23      	ldr	r3, [pc, #140]	@ (8002fa0 <HAL_GPIO_Init+0x2d0>)
 8002f12:	68da      	ldr	r2, [r3, #12]
 8002f14:	4922      	ldr	r1, [pc, #136]	@ (8002fa0 <HAL_GPIO_Init+0x2d0>)
 8002f16:	69bb      	ldr	r3, [r7, #24]
 8002f18:	4313      	orrs	r3, r2
 8002f1a:	60cb      	str	r3, [r1, #12]
 8002f1c:	e006      	b.n	8002f2c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002f1e:	4b20      	ldr	r3, [pc, #128]	@ (8002fa0 <HAL_GPIO_Init+0x2d0>)
 8002f20:	68da      	ldr	r2, [r3, #12]
 8002f22:	69bb      	ldr	r3, [r7, #24]
 8002f24:	43db      	mvns	r3, r3
 8002f26:	491e      	ldr	r1, [pc, #120]	@ (8002fa0 <HAL_GPIO_Init+0x2d0>)
 8002f28:	4013      	ands	r3, r2
 8002f2a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002f2c:	683b      	ldr	r3, [r7, #0]
 8002f2e:	685b      	ldr	r3, [r3, #4]
 8002f30:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f34:	2b00      	cmp	r3, #0
 8002f36:	d006      	beq.n	8002f46 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002f38:	4b19      	ldr	r3, [pc, #100]	@ (8002fa0 <HAL_GPIO_Init+0x2d0>)
 8002f3a:	685a      	ldr	r2, [r3, #4]
 8002f3c:	4918      	ldr	r1, [pc, #96]	@ (8002fa0 <HAL_GPIO_Init+0x2d0>)
 8002f3e:	69bb      	ldr	r3, [r7, #24]
 8002f40:	4313      	orrs	r3, r2
 8002f42:	604b      	str	r3, [r1, #4]
 8002f44:	e006      	b.n	8002f54 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002f46:	4b16      	ldr	r3, [pc, #88]	@ (8002fa0 <HAL_GPIO_Init+0x2d0>)
 8002f48:	685a      	ldr	r2, [r3, #4]
 8002f4a:	69bb      	ldr	r3, [r7, #24]
 8002f4c:	43db      	mvns	r3, r3
 8002f4e:	4914      	ldr	r1, [pc, #80]	@ (8002fa0 <HAL_GPIO_Init+0x2d0>)
 8002f50:	4013      	ands	r3, r2
 8002f52:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002f54:	683b      	ldr	r3, [r7, #0]
 8002f56:	685b      	ldr	r3, [r3, #4]
 8002f58:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	d021      	beq.n	8002fa4 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002f60:	4b0f      	ldr	r3, [pc, #60]	@ (8002fa0 <HAL_GPIO_Init+0x2d0>)
 8002f62:	681a      	ldr	r2, [r3, #0]
 8002f64:	490e      	ldr	r1, [pc, #56]	@ (8002fa0 <HAL_GPIO_Init+0x2d0>)
 8002f66:	69bb      	ldr	r3, [r7, #24]
 8002f68:	4313      	orrs	r3, r2
 8002f6a:	600b      	str	r3, [r1, #0]
 8002f6c:	e021      	b.n	8002fb2 <HAL_GPIO_Init+0x2e2>
 8002f6e:	bf00      	nop
 8002f70:	10320000 	.word	0x10320000
 8002f74:	10310000 	.word	0x10310000
 8002f78:	10220000 	.word	0x10220000
 8002f7c:	10210000 	.word	0x10210000
 8002f80:	10120000 	.word	0x10120000
 8002f84:	10110000 	.word	0x10110000
 8002f88:	40021000 	.word	0x40021000
 8002f8c:	40010000 	.word	0x40010000
 8002f90:	40010800 	.word	0x40010800
 8002f94:	40010c00 	.word	0x40010c00
 8002f98:	40011000 	.word	0x40011000
 8002f9c:	40011400 	.word	0x40011400
 8002fa0:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002fa4:	4b0b      	ldr	r3, [pc, #44]	@ (8002fd4 <HAL_GPIO_Init+0x304>)
 8002fa6:	681a      	ldr	r2, [r3, #0]
 8002fa8:	69bb      	ldr	r3, [r7, #24]
 8002faa:	43db      	mvns	r3, r3
 8002fac:	4909      	ldr	r1, [pc, #36]	@ (8002fd4 <HAL_GPIO_Init+0x304>)
 8002fae:	4013      	ands	r3, r2
 8002fb0:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8002fb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fb4:	3301      	adds	r3, #1
 8002fb6:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002fb8:	683b      	ldr	r3, [r7, #0]
 8002fba:	681a      	ldr	r2, [r3, #0]
 8002fbc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fbe:	fa22 f303 	lsr.w	r3, r2, r3
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	f47f ae8e 	bne.w	8002ce4 <HAL_GPIO_Init+0x14>
  }
}
 8002fc8:	bf00      	nop
 8002fca:	bf00      	nop
 8002fcc:	372c      	adds	r7, #44	@ 0x2c
 8002fce:	46bd      	mov	sp, r7
 8002fd0:	bc80      	pop	{r7}
 8002fd2:	4770      	bx	lr
 8002fd4:	40010400 	.word	0x40010400

08002fd8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002fd8:	b480      	push	{r7}
 8002fda:	b085      	sub	sp, #20
 8002fdc:	af00      	add	r7, sp, #0
 8002fde:	6078      	str	r0, [r7, #4]
 8002fe0:	460b      	mov	r3, r1
 8002fe2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	689a      	ldr	r2, [r3, #8]
 8002fe8:	887b      	ldrh	r3, [r7, #2]
 8002fea:	4013      	ands	r3, r2
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	d002      	beq.n	8002ff6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002ff0:	2301      	movs	r3, #1
 8002ff2:	73fb      	strb	r3, [r7, #15]
 8002ff4:	e001      	b.n	8002ffa <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002ff6:	2300      	movs	r3, #0
 8002ff8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002ffa:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ffc:	4618      	mov	r0, r3
 8002ffe:	3714      	adds	r7, #20
 8003000:	46bd      	mov	sp, r7
 8003002:	bc80      	pop	{r7}
 8003004:	4770      	bx	lr

08003006 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003006:	b480      	push	{r7}
 8003008:	b083      	sub	sp, #12
 800300a:	af00      	add	r7, sp, #0
 800300c:	6078      	str	r0, [r7, #4]
 800300e:	460b      	mov	r3, r1
 8003010:	807b      	strh	r3, [r7, #2]
 8003012:	4613      	mov	r3, r2
 8003014:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003016:	787b      	ldrb	r3, [r7, #1]
 8003018:	2b00      	cmp	r3, #0
 800301a:	d003      	beq.n	8003024 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800301c:	887a      	ldrh	r2, [r7, #2]
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8003022:	e003      	b.n	800302c <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8003024:	887b      	ldrh	r3, [r7, #2]
 8003026:	041a      	lsls	r2, r3, #16
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	611a      	str	r2, [r3, #16]
}
 800302c:	bf00      	nop
 800302e:	370c      	adds	r7, #12
 8003030:	46bd      	mov	sp, r7
 8003032:	bc80      	pop	{r7}
 8003034:	4770      	bx	lr
	...

08003038 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003038:	b580      	push	{r7, lr}
 800303a:	b082      	sub	sp, #8
 800303c:	af00      	add	r7, sp, #0
 800303e:	4603      	mov	r3, r0
 8003040:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8003042:	4b08      	ldr	r3, [pc, #32]	@ (8003064 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003044:	695a      	ldr	r2, [r3, #20]
 8003046:	88fb      	ldrh	r3, [r7, #6]
 8003048:	4013      	ands	r3, r2
 800304a:	2b00      	cmp	r3, #0
 800304c:	d006      	beq.n	800305c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800304e:	4a05      	ldr	r2, [pc, #20]	@ (8003064 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003050:	88fb      	ldrh	r3, [r7, #6]
 8003052:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003054:	88fb      	ldrh	r3, [r7, #6]
 8003056:	4618      	mov	r0, r3
 8003058:	f000 f806 	bl	8003068 <HAL_GPIO_EXTI_Callback>
  }
}
 800305c:	bf00      	nop
 800305e:	3708      	adds	r7, #8
 8003060:	46bd      	mov	sp, r7
 8003062:	bd80      	pop	{r7, pc}
 8003064:	40010400 	.word	0x40010400

08003068 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8003068:	b480      	push	{r7}
 800306a:	b083      	sub	sp, #12
 800306c:	af00      	add	r7, sp, #0
 800306e:	4603      	mov	r3, r0
 8003070:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8003072:	bf00      	nop
 8003074:	370c      	adds	r7, #12
 8003076:	46bd      	mov	sp, r7
 8003078:	bc80      	pop	{r7}
 800307a:	4770      	bx	lr

0800307c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800307c:	b580      	push	{r7, lr}
 800307e:	b086      	sub	sp, #24
 8003080:	af00      	add	r7, sp, #0
 8003082:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	2b00      	cmp	r3, #0
 8003088:	d101      	bne.n	800308e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800308a:	2301      	movs	r3, #1
 800308c:	e272      	b.n	8003574 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	f003 0301 	and.w	r3, r3, #1
 8003096:	2b00      	cmp	r3, #0
 8003098:	f000 8087 	beq.w	80031aa <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800309c:	4b92      	ldr	r3, [pc, #584]	@ (80032e8 <HAL_RCC_OscConfig+0x26c>)
 800309e:	685b      	ldr	r3, [r3, #4]
 80030a0:	f003 030c 	and.w	r3, r3, #12
 80030a4:	2b04      	cmp	r3, #4
 80030a6:	d00c      	beq.n	80030c2 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80030a8:	4b8f      	ldr	r3, [pc, #572]	@ (80032e8 <HAL_RCC_OscConfig+0x26c>)
 80030aa:	685b      	ldr	r3, [r3, #4]
 80030ac:	f003 030c 	and.w	r3, r3, #12
 80030b0:	2b08      	cmp	r3, #8
 80030b2:	d112      	bne.n	80030da <HAL_RCC_OscConfig+0x5e>
 80030b4:	4b8c      	ldr	r3, [pc, #560]	@ (80032e8 <HAL_RCC_OscConfig+0x26c>)
 80030b6:	685b      	ldr	r3, [r3, #4]
 80030b8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80030bc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80030c0:	d10b      	bne.n	80030da <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80030c2:	4b89      	ldr	r3, [pc, #548]	@ (80032e8 <HAL_RCC_OscConfig+0x26c>)
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	d06c      	beq.n	80031a8 <HAL_RCC_OscConfig+0x12c>
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	685b      	ldr	r3, [r3, #4]
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	d168      	bne.n	80031a8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80030d6:	2301      	movs	r3, #1
 80030d8:	e24c      	b.n	8003574 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	685b      	ldr	r3, [r3, #4]
 80030de:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80030e2:	d106      	bne.n	80030f2 <HAL_RCC_OscConfig+0x76>
 80030e4:	4b80      	ldr	r3, [pc, #512]	@ (80032e8 <HAL_RCC_OscConfig+0x26c>)
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	4a7f      	ldr	r2, [pc, #508]	@ (80032e8 <HAL_RCC_OscConfig+0x26c>)
 80030ea:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80030ee:	6013      	str	r3, [r2, #0]
 80030f0:	e02e      	b.n	8003150 <HAL_RCC_OscConfig+0xd4>
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	685b      	ldr	r3, [r3, #4]
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	d10c      	bne.n	8003114 <HAL_RCC_OscConfig+0x98>
 80030fa:	4b7b      	ldr	r3, [pc, #492]	@ (80032e8 <HAL_RCC_OscConfig+0x26c>)
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	4a7a      	ldr	r2, [pc, #488]	@ (80032e8 <HAL_RCC_OscConfig+0x26c>)
 8003100:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003104:	6013      	str	r3, [r2, #0]
 8003106:	4b78      	ldr	r3, [pc, #480]	@ (80032e8 <HAL_RCC_OscConfig+0x26c>)
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	4a77      	ldr	r2, [pc, #476]	@ (80032e8 <HAL_RCC_OscConfig+0x26c>)
 800310c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003110:	6013      	str	r3, [r2, #0]
 8003112:	e01d      	b.n	8003150 <HAL_RCC_OscConfig+0xd4>
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	685b      	ldr	r3, [r3, #4]
 8003118:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800311c:	d10c      	bne.n	8003138 <HAL_RCC_OscConfig+0xbc>
 800311e:	4b72      	ldr	r3, [pc, #456]	@ (80032e8 <HAL_RCC_OscConfig+0x26c>)
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	4a71      	ldr	r2, [pc, #452]	@ (80032e8 <HAL_RCC_OscConfig+0x26c>)
 8003124:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003128:	6013      	str	r3, [r2, #0]
 800312a:	4b6f      	ldr	r3, [pc, #444]	@ (80032e8 <HAL_RCC_OscConfig+0x26c>)
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	4a6e      	ldr	r2, [pc, #440]	@ (80032e8 <HAL_RCC_OscConfig+0x26c>)
 8003130:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003134:	6013      	str	r3, [r2, #0]
 8003136:	e00b      	b.n	8003150 <HAL_RCC_OscConfig+0xd4>
 8003138:	4b6b      	ldr	r3, [pc, #428]	@ (80032e8 <HAL_RCC_OscConfig+0x26c>)
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	4a6a      	ldr	r2, [pc, #424]	@ (80032e8 <HAL_RCC_OscConfig+0x26c>)
 800313e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003142:	6013      	str	r3, [r2, #0]
 8003144:	4b68      	ldr	r3, [pc, #416]	@ (80032e8 <HAL_RCC_OscConfig+0x26c>)
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	4a67      	ldr	r2, [pc, #412]	@ (80032e8 <HAL_RCC_OscConfig+0x26c>)
 800314a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800314e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	685b      	ldr	r3, [r3, #4]
 8003154:	2b00      	cmp	r3, #0
 8003156:	d013      	beq.n	8003180 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003158:	f7ff f826 	bl	80021a8 <HAL_GetTick>
 800315c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800315e:	e008      	b.n	8003172 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003160:	f7ff f822 	bl	80021a8 <HAL_GetTick>
 8003164:	4602      	mov	r2, r0
 8003166:	693b      	ldr	r3, [r7, #16]
 8003168:	1ad3      	subs	r3, r2, r3
 800316a:	2b64      	cmp	r3, #100	@ 0x64
 800316c:	d901      	bls.n	8003172 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800316e:	2303      	movs	r3, #3
 8003170:	e200      	b.n	8003574 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003172:	4b5d      	ldr	r3, [pc, #372]	@ (80032e8 <HAL_RCC_OscConfig+0x26c>)
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800317a:	2b00      	cmp	r3, #0
 800317c:	d0f0      	beq.n	8003160 <HAL_RCC_OscConfig+0xe4>
 800317e:	e014      	b.n	80031aa <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003180:	f7ff f812 	bl	80021a8 <HAL_GetTick>
 8003184:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003186:	e008      	b.n	800319a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003188:	f7ff f80e 	bl	80021a8 <HAL_GetTick>
 800318c:	4602      	mov	r2, r0
 800318e:	693b      	ldr	r3, [r7, #16]
 8003190:	1ad3      	subs	r3, r2, r3
 8003192:	2b64      	cmp	r3, #100	@ 0x64
 8003194:	d901      	bls.n	800319a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8003196:	2303      	movs	r3, #3
 8003198:	e1ec      	b.n	8003574 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800319a:	4b53      	ldr	r3, [pc, #332]	@ (80032e8 <HAL_RCC_OscConfig+0x26c>)
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d1f0      	bne.n	8003188 <HAL_RCC_OscConfig+0x10c>
 80031a6:	e000      	b.n	80031aa <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80031a8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	f003 0302 	and.w	r3, r3, #2
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	d063      	beq.n	800327e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80031b6:	4b4c      	ldr	r3, [pc, #304]	@ (80032e8 <HAL_RCC_OscConfig+0x26c>)
 80031b8:	685b      	ldr	r3, [r3, #4]
 80031ba:	f003 030c 	and.w	r3, r3, #12
 80031be:	2b00      	cmp	r3, #0
 80031c0:	d00b      	beq.n	80031da <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80031c2:	4b49      	ldr	r3, [pc, #292]	@ (80032e8 <HAL_RCC_OscConfig+0x26c>)
 80031c4:	685b      	ldr	r3, [r3, #4]
 80031c6:	f003 030c 	and.w	r3, r3, #12
 80031ca:	2b08      	cmp	r3, #8
 80031cc:	d11c      	bne.n	8003208 <HAL_RCC_OscConfig+0x18c>
 80031ce:	4b46      	ldr	r3, [pc, #280]	@ (80032e8 <HAL_RCC_OscConfig+0x26c>)
 80031d0:	685b      	ldr	r3, [r3, #4]
 80031d2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d116      	bne.n	8003208 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80031da:	4b43      	ldr	r3, [pc, #268]	@ (80032e8 <HAL_RCC_OscConfig+0x26c>)
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	f003 0302 	and.w	r3, r3, #2
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d005      	beq.n	80031f2 <HAL_RCC_OscConfig+0x176>
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	691b      	ldr	r3, [r3, #16]
 80031ea:	2b01      	cmp	r3, #1
 80031ec:	d001      	beq.n	80031f2 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80031ee:	2301      	movs	r3, #1
 80031f0:	e1c0      	b.n	8003574 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80031f2:	4b3d      	ldr	r3, [pc, #244]	@ (80032e8 <HAL_RCC_OscConfig+0x26c>)
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	695b      	ldr	r3, [r3, #20]
 80031fe:	00db      	lsls	r3, r3, #3
 8003200:	4939      	ldr	r1, [pc, #228]	@ (80032e8 <HAL_RCC_OscConfig+0x26c>)
 8003202:	4313      	orrs	r3, r2
 8003204:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003206:	e03a      	b.n	800327e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	691b      	ldr	r3, [r3, #16]
 800320c:	2b00      	cmp	r3, #0
 800320e:	d020      	beq.n	8003252 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003210:	4b36      	ldr	r3, [pc, #216]	@ (80032ec <HAL_RCC_OscConfig+0x270>)
 8003212:	2201      	movs	r2, #1
 8003214:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003216:	f7fe ffc7 	bl	80021a8 <HAL_GetTick>
 800321a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800321c:	e008      	b.n	8003230 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800321e:	f7fe ffc3 	bl	80021a8 <HAL_GetTick>
 8003222:	4602      	mov	r2, r0
 8003224:	693b      	ldr	r3, [r7, #16]
 8003226:	1ad3      	subs	r3, r2, r3
 8003228:	2b02      	cmp	r3, #2
 800322a:	d901      	bls.n	8003230 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 800322c:	2303      	movs	r3, #3
 800322e:	e1a1      	b.n	8003574 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003230:	4b2d      	ldr	r3, [pc, #180]	@ (80032e8 <HAL_RCC_OscConfig+0x26c>)
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	f003 0302 	and.w	r3, r3, #2
 8003238:	2b00      	cmp	r3, #0
 800323a:	d0f0      	beq.n	800321e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800323c:	4b2a      	ldr	r3, [pc, #168]	@ (80032e8 <HAL_RCC_OscConfig+0x26c>)
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	695b      	ldr	r3, [r3, #20]
 8003248:	00db      	lsls	r3, r3, #3
 800324a:	4927      	ldr	r1, [pc, #156]	@ (80032e8 <HAL_RCC_OscConfig+0x26c>)
 800324c:	4313      	orrs	r3, r2
 800324e:	600b      	str	r3, [r1, #0]
 8003250:	e015      	b.n	800327e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003252:	4b26      	ldr	r3, [pc, #152]	@ (80032ec <HAL_RCC_OscConfig+0x270>)
 8003254:	2200      	movs	r2, #0
 8003256:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003258:	f7fe ffa6 	bl	80021a8 <HAL_GetTick>
 800325c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800325e:	e008      	b.n	8003272 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003260:	f7fe ffa2 	bl	80021a8 <HAL_GetTick>
 8003264:	4602      	mov	r2, r0
 8003266:	693b      	ldr	r3, [r7, #16]
 8003268:	1ad3      	subs	r3, r2, r3
 800326a:	2b02      	cmp	r3, #2
 800326c:	d901      	bls.n	8003272 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800326e:	2303      	movs	r3, #3
 8003270:	e180      	b.n	8003574 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003272:	4b1d      	ldr	r3, [pc, #116]	@ (80032e8 <HAL_RCC_OscConfig+0x26c>)
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	f003 0302 	and.w	r3, r3, #2
 800327a:	2b00      	cmp	r3, #0
 800327c:	d1f0      	bne.n	8003260 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	f003 0308 	and.w	r3, r3, #8
 8003286:	2b00      	cmp	r3, #0
 8003288:	d03a      	beq.n	8003300 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	699b      	ldr	r3, [r3, #24]
 800328e:	2b00      	cmp	r3, #0
 8003290:	d019      	beq.n	80032c6 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003292:	4b17      	ldr	r3, [pc, #92]	@ (80032f0 <HAL_RCC_OscConfig+0x274>)
 8003294:	2201      	movs	r2, #1
 8003296:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003298:	f7fe ff86 	bl	80021a8 <HAL_GetTick>
 800329c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800329e:	e008      	b.n	80032b2 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80032a0:	f7fe ff82 	bl	80021a8 <HAL_GetTick>
 80032a4:	4602      	mov	r2, r0
 80032a6:	693b      	ldr	r3, [r7, #16]
 80032a8:	1ad3      	subs	r3, r2, r3
 80032aa:	2b02      	cmp	r3, #2
 80032ac:	d901      	bls.n	80032b2 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80032ae:	2303      	movs	r3, #3
 80032b0:	e160      	b.n	8003574 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80032b2:	4b0d      	ldr	r3, [pc, #52]	@ (80032e8 <HAL_RCC_OscConfig+0x26c>)
 80032b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032b6:	f003 0302 	and.w	r3, r3, #2
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	d0f0      	beq.n	80032a0 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80032be:	2001      	movs	r0, #1
 80032c0:	f000 faba 	bl	8003838 <RCC_Delay>
 80032c4:	e01c      	b.n	8003300 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80032c6:	4b0a      	ldr	r3, [pc, #40]	@ (80032f0 <HAL_RCC_OscConfig+0x274>)
 80032c8:	2200      	movs	r2, #0
 80032ca:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80032cc:	f7fe ff6c 	bl	80021a8 <HAL_GetTick>
 80032d0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80032d2:	e00f      	b.n	80032f4 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80032d4:	f7fe ff68 	bl	80021a8 <HAL_GetTick>
 80032d8:	4602      	mov	r2, r0
 80032da:	693b      	ldr	r3, [r7, #16]
 80032dc:	1ad3      	subs	r3, r2, r3
 80032de:	2b02      	cmp	r3, #2
 80032e0:	d908      	bls.n	80032f4 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80032e2:	2303      	movs	r3, #3
 80032e4:	e146      	b.n	8003574 <HAL_RCC_OscConfig+0x4f8>
 80032e6:	bf00      	nop
 80032e8:	40021000 	.word	0x40021000
 80032ec:	42420000 	.word	0x42420000
 80032f0:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80032f4:	4b92      	ldr	r3, [pc, #584]	@ (8003540 <HAL_RCC_OscConfig+0x4c4>)
 80032f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032f8:	f003 0302 	and.w	r3, r3, #2
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	d1e9      	bne.n	80032d4 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	f003 0304 	and.w	r3, r3, #4
 8003308:	2b00      	cmp	r3, #0
 800330a:	f000 80a6 	beq.w	800345a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800330e:	2300      	movs	r3, #0
 8003310:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003312:	4b8b      	ldr	r3, [pc, #556]	@ (8003540 <HAL_RCC_OscConfig+0x4c4>)
 8003314:	69db      	ldr	r3, [r3, #28]
 8003316:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800331a:	2b00      	cmp	r3, #0
 800331c:	d10d      	bne.n	800333a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800331e:	4b88      	ldr	r3, [pc, #544]	@ (8003540 <HAL_RCC_OscConfig+0x4c4>)
 8003320:	69db      	ldr	r3, [r3, #28]
 8003322:	4a87      	ldr	r2, [pc, #540]	@ (8003540 <HAL_RCC_OscConfig+0x4c4>)
 8003324:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003328:	61d3      	str	r3, [r2, #28]
 800332a:	4b85      	ldr	r3, [pc, #532]	@ (8003540 <HAL_RCC_OscConfig+0x4c4>)
 800332c:	69db      	ldr	r3, [r3, #28]
 800332e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003332:	60bb      	str	r3, [r7, #8]
 8003334:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003336:	2301      	movs	r3, #1
 8003338:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800333a:	4b82      	ldr	r3, [pc, #520]	@ (8003544 <HAL_RCC_OscConfig+0x4c8>)
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003342:	2b00      	cmp	r3, #0
 8003344:	d118      	bne.n	8003378 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003346:	4b7f      	ldr	r3, [pc, #508]	@ (8003544 <HAL_RCC_OscConfig+0x4c8>)
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	4a7e      	ldr	r2, [pc, #504]	@ (8003544 <HAL_RCC_OscConfig+0x4c8>)
 800334c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003350:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003352:	f7fe ff29 	bl	80021a8 <HAL_GetTick>
 8003356:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003358:	e008      	b.n	800336c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800335a:	f7fe ff25 	bl	80021a8 <HAL_GetTick>
 800335e:	4602      	mov	r2, r0
 8003360:	693b      	ldr	r3, [r7, #16]
 8003362:	1ad3      	subs	r3, r2, r3
 8003364:	2b64      	cmp	r3, #100	@ 0x64
 8003366:	d901      	bls.n	800336c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003368:	2303      	movs	r3, #3
 800336a:	e103      	b.n	8003574 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800336c:	4b75      	ldr	r3, [pc, #468]	@ (8003544 <HAL_RCC_OscConfig+0x4c8>)
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003374:	2b00      	cmp	r3, #0
 8003376:	d0f0      	beq.n	800335a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	68db      	ldr	r3, [r3, #12]
 800337c:	2b01      	cmp	r3, #1
 800337e:	d106      	bne.n	800338e <HAL_RCC_OscConfig+0x312>
 8003380:	4b6f      	ldr	r3, [pc, #444]	@ (8003540 <HAL_RCC_OscConfig+0x4c4>)
 8003382:	6a1b      	ldr	r3, [r3, #32]
 8003384:	4a6e      	ldr	r2, [pc, #440]	@ (8003540 <HAL_RCC_OscConfig+0x4c4>)
 8003386:	f043 0301 	orr.w	r3, r3, #1
 800338a:	6213      	str	r3, [r2, #32]
 800338c:	e02d      	b.n	80033ea <HAL_RCC_OscConfig+0x36e>
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	68db      	ldr	r3, [r3, #12]
 8003392:	2b00      	cmp	r3, #0
 8003394:	d10c      	bne.n	80033b0 <HAL_RCC_OscConfig+0x334>
 8003396:	4b6a      	ldr	r3, [pc, #424]	@ (8003540 <HAL_RCC_OscConfig+0x4c4>)
 8003398:	6a1b      	ldr	r3, [r3, #32]
 800339a:	4a69      	ldr	r2, [pc, #420]	@ (8003540 <HAL_RCC_OscConfig+0x4c4>)
 800339c:	f023 0301 	bic.w	r3, r3, #1
 80033a0:	6213      	str	r3, [r2, #32]
 80033a2:	4b67      	ldr	r3, [pc, #412]	@ (8003540 <HAL_RCC_OscConfig+0x4c4>)
 80033a4:	6a1b      	ldr	r3, [r3, #32]
 80033a6:	4a66      	ldr	r2, [pc, #408]	@ (8003540 <HAL_RCC_OscConfig+0x4c4>)
 80033a8:	f023 0304 	bic.w	r3, r3, #4
 80033ac:	6213      	str	r3, [r2, #32]
 80033ae:	e01c      	b.n	80033ea <HAL_RCC_OscConfig+0x36e>
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	68db      	ldr	r3, [r3, #12]
 80033b4:	2b05      	cmp	r3, #5
 80033b6:	d10c      	bne.n	80033d2 <HAL_RCC_OscConfig+0x356>
 80033b8:	4b61      	ldr	r3, [pc, #388]	@ (8003540 <HAL_RCC_OscConfig+0x4c4>)
 80033ba:	6a1b      	ldr	r3, [r3, #32]
 80033bc:	4a60      	ldr	r2, [pc, #384]	@ (8003540 <HAL_RCC_OscConfig+0x4c4>)
 80033be:	f043 0304 	orr.w	r3, r3, #4
 80033c2:	6213      	str	r3, [r2, #32]
 80033c4:	4b5e      	ldr	r3, [pc, #376]	@ (8003540 <HAL_RCC_OscConfig+0x4c4>)
 80033c6:	6a1b      	ldr	r3, [r3, #32]
 80033c8:	4a5d      	ldr	r2, [pc, #372]	@ (8003540 <HAL_RCC_OscConfig+0x4c4>)
 80033ca:	f043 0301 	orr.w	r3, r3, #1
 80033ce:	6213      	str	r3, [r2, #32]
 80033d0:	e00b      	b.n	80033ea <HAL_RCC_OscConfig+0x36e>
 80033d2:	4b5b      	ldr	r3, [pc, #364]	@ (8003540 <HAL_RCC_OscConfig+0x4c4>)
 80033d4:	6a1b      	ldr	r3, [r3, #32]
 80033d6:	4a5a      	ldr	r2, [pc, #360]	@ (8003540 <HAL_RCC_OscConfig+0x4c4>)
 80033d8:	f023 0301 	bic.w	r3, r3, #1
 80033dc:	6213      	str	r3, [r2, #32]
 80033de:	4b58      	ldr	r3, [pc, #352]	@ (8003540 <HAL_RCC_OscConfig+0x4c4>)
 80033e0:	6a1b      	ldr	r3, [r3, #32]
 80033e2:	4a57      	ldr	r2, [pc, #348]	@ (8003540 <HAL_RCC_OscConfig+0x4c4>)
 80033e4:	f023 0304 	bic.w	r3, r3, #4
 80033e8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	68db      	ldr	r3, [r3, #12]
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d015      	beq.n	800341e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80033f2:	f7fe fed9 	bl	80021a8 <HAL_GetTick>
 80033f6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80033f8:	e00a      	b.n	8003410 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80033fa:	f7fe fed5 	bl	80021a8 <HAL_GetTick>
 80033fe:	4602      	mov	r2, r0
 8003400:	693b      	ldr	r3, [r7, #16]
 8003402:	1ad3      	subs	r3, r2, r3
 8003404:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003408:	4293      	cmp	r3, r2
 800340a:	d901      	bls.n	8003410 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 800340c:	2303      	movs	r3, #3
 800340e:	e0b1      	b.n	8003574 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003410:	4b4b      	ldr	r3, [pc, #300]	@ (8003540 <HAL_RCC_OscConfig+0x4c4>)
 8003412:	6a1b      	ldr	r3, [r3, #32]
 8003414:	f003 0302 	and.w	r3, r3, #2
 8003418:	2b00      	cmp	r3, #0
 800341a:	d0ee      	beq.n	80033fa <HAL_RCC_OscConfig+0x37e>
 800341c:	e014      	b.n	8003448 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800341e:	f7fe fec3 	bl	80021a8 <HAL_GetTick>
 8003422:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003424:	e00a      	b.n	800343c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003426:	f7fe febf 	bl	80021a8 <HAL_GetTick>
 800342a:	4602      	mov	r2, r0
 800342c:	693b      	ldr	r3, [r7, #16]
 800342e:	1ad3      	subs	r3, r2, r3
 8003430:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003434:	4293      	cmp	r3, r2
 8003436:	d901      	bls.n	800343c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003438:	2303      	movs	r3, #3
 800343a:	e09b      	b.n	8003574 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800343c:	4b40      	ldr	r3, [pc, #256]	@ (8003540 <HAL_RCC_OscConfig+0x4c4>)
 800343e:	6a1b      	ldr	r3, [r3, #32]
 8003440:	f003 0302 	and.w	r3, r3, #2
 8003444:	2b00      	cmp	r3, #0
 8003446:	d1ee      	bne.n	8003426 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003448:	7dfb      	ldrb	r3, [r7, #23]
 800344a:	2b01      	cmp	r3, #1
 800344c:	d105      	bne.n	800345a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800344e:	4b3c      	ldr	r3, [pc, #240]	@ (8003540 <HAL_RCC_OscConfig+0x4c4>)
 8003450:	69db      	ldr	r3, [r3, #28]
 8003452:	4a3b      	ldr	r2, [pc, #236]	@ (8003540 <HAL_RCC_OscConfig+0x4c4>)
 8003454:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003458:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	69db      	ldr	r3, [r3, #28]
 800345e:	2b00      	cmp	r3, #0
 8003460:	f000 8087 	beq.w	8003572 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003464:	4b36      	ldr	r3, [pc, #216]	@ (8003540 <HAL_RCC_OscConfig+0x4c4>)
 8003466:	685b      	ldr	r3, [r3, #4]
 8003468:	f003 030c 	and.w	r3, r3, #12
 800346c:	2b08      	cmp	r3, #8
 800346e:	d061      	beq.n	8003534 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	69db      	ldr	r3, [r3, #28]
 8003474:	2b02      	cmp	r3, #2
 8003476:	d146      	bne.n	8003506 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003478:	4b33      	ldr	r3, [pc, #204]	@ (8003548 <HAL_RCC_OscConfig+0x4cc>)
 800347a:	2200      	movs	r2, #0
 800347c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800347e:	f7fe fe93 	bl	80021a8 <HAL_GetTick>
 8003482:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003484:	e008      	b.n	8003498 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003486:	f7fe fe8f 	bl	80021a8 <HAL_GetTick>
 800348a:	4602      	mov	r2, r0
 800348c:	693b      	ldr	r3, [r7, #16]
 800348e:	1ad3      	subs	r3, r2, r3
 8003490:	2b02      	cmp	r3, #2
 8003492:	d901      	bls.n	8003498 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003494:	2303      	movs	r3, #3
 8003496:	e06d      	b.n	8003574 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003498:	4b29      	ldr	r3, [pc, #164]	@ (8003540 <HAL_RCC_OscConfig+0x4c4>)
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	d1f0      	bne.n	8003486 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	6a1b      	ldr	r3, [r3, #32]
 80034a8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80034ac:	d108      	bne.n	80034c0 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80034ae:	4b24      	ldr	r3, [pc, #144]	@ (8003540 <HAL_RCC_OscConfig+0x4c4>)
 80034b0:	685b      	ldr	r3, [r3, #4]
 80034b2:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	689b      	ldr	r3, [r3, #8]
 80034ba:	4921      	ldr	r1, [pc, #132]	@ (8003540 <HAL_RCC_OscConfig+0x4c4>)
 80034bc:	4313      	orrs	r3, r2
 80034be:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80034c0:	4b1f      	ldr	r3, [pc, #124]	@ (8003540 <HAL_RCC_OscConfig+0x4c4>)
 80034c2:	685b      	ldr	r3, [r3, #4]
 80034c4:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	6a19      	ldr	r1, [r3, #32]
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034d0:	430b      	orrs	r3, r1
 80034d2:	491b      	ldr	r1, [pc, #108]	@ (8003540 <HAL_RCC_OscConfig+0x4c4>)
 80034d4:	4313      	orrs	r3, r2
 80034d6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80034d8:	4b1b      	ldr	r3, [pc, #108]	@ (8003548 <HAL_RCC_OscConfig+0x4cc>)
 80034da:	2201      	movs	r2, #1
 80034dc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80034de:	f7fe fe63 	bl	80021a8 <HAL_GetTick>
 80034e2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80034e4:	e008      	b.n	80034f8 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80034e6:	f7fe fe5f 	bl	80021a8 <HAL_GetTick>
 80034ea:	4602      	mov	r2, r0
 80034ec:	693b      	ldr	r3, [r7, #16]
 80034ee:	1ad3      	subs	r3, r2, r3
 80034f0:	2b02      	cmp	r3, #2
 80034f2:	d901      	bls.n	80034f8 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80034f4:	2303      	movs	r3, #3
 80034f6:	e03d      	b.n	8003574 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80034f8:	4b11      	ldr	r3, [pc, #68]	@ (8003540 <HAL_RCC_OscConfig+0x4c4>)
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003500:	2b00      	cmp	r3, #0
 8003502:	d0f0      	beq.n	80034e6 <HAL_RCC_OscConfig+0x46a>
 8003504:	e035      	b.n	8003572 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003506:	4b10      	ldr	r3, [pc, #64]	@ (8003548 <HAL_RCC_OscConfig+0x4cc>)
 8003508:	2200      	movs	r2, #0
 800350a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800350c:	f7fe fe4c 	bl	80021a8 <HAL_GetTick>
 8003510:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003512:	e008      	b.n	8003526 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003514:	f7fe fe48 	bl	80021a8 <HAL_GetTick>
 8003518:	4602      	mov	r2, r0
 800351a:	693b      	ldr	r3, [r7, #16]
 800351c:	1ad3      	subs	r3, r2, r3
 800351e:	2b02      	cmp	r3, #2
 8003520:	d901      	bls.n	8003526 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003522:	2303      	movs	r3, #3
 8003524:	e026      	b.n	8003574 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003526:	4b06      	ldr	r3, [pc, #24]	@ (8003540 <HAL_RCC_OscConfig+0x4c4>)
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800352e:	2b00      	cmp	r3, #0
 8003530:	d1f0      	bne.n	8003514 <HAL_RCC_OscConfig+0x498>
 8003532:	e01e      	b.n	8003572 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	69db      	ldr	r3, [r3, #28]
 8003538:	2b01      	cmp	r3, #1
 800353a:	d107      	bne.n	800354c <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 800353c:	2301      	movs	r3, #1
 800353e:	e019      	b.n	8003574 <HAL_RCC_OscConfig+0x4f8>
 8003540:	40021000 	.word	0x40021000
 8003544:	40007000 	.word	0x40007000
 8003548:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800354c:	4b0b      	ldr	r3, [pc, #44]	@ (800357c <HAL_RCC_OscConfig+0x500>)
 800354e:	685b      	ldr	r3, [r3, #4]
 8003550:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003552:	68fb      	ldr	r3, [r7, #12]
 8003554:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	6a1b      	ldr	r3, [r3, #32]
 800355c:	429a      	cmp	r2, r3
 800355e:	d106      	bne.n	800356e <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800356a:	429a      	cmp	r2, r3
 800356c:	d001      	beq.n	8003572 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800356e:	2301      	movs	r3, #1
 8003570:	e000      	b.n	8003574 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8003572:	2300      	movs	r3, #0
}
 8003574:	4618      	mov	r0, r3
 8003576:	3718      	adds	r7, #24
 8003578:	46bd      	mov	sp, r7
 800357a:	bd80      	pop	{r7, pc}
 800357c:	40021000 	.word	0x40021000

08003580 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003580:	b580      	push	{r7, lr}
 8003582:	b084      	sub	sp, #16
 8003584:	af00      	add	r7, sp, #0
 8003586:	6078      	str	r0, [r7, #4]
 8003588:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	2b00      	cmp	r3, #0
 800358e:	d101      	bne.n	8003594 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003590:	2301      	movs	r3, #1
 8003592:	e0d0      	b.n	8003736 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003594:	4b6a      	ldr	r3, [pc, #424]	@ (8003740 <HAL_RCC_ClockConfig+0x1c0>)
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	f003 0307 	and.w	r3, r3, #7
 800359c:	683a      	ldr	r2, [r7, #0]
 800359e:	429a      	cmp	r2, r3
 80035a0:	d910      	bls.n	80035c4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80035a2:	4b67      	ldr	r3, [pc, #412]	@ (8003740 <HAL_RCC_ClockConfig+0x1c0>)
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	f023 0207 	bic.w	r2, r3, #7
 80035aa:	4965      	ldr	r1, [pc, #404]	@ (8003740 <HAL_RCC_ClockConfig+0x1c0>)
 80035ac:	683b      	ldr	r3, [r7, #0]
 80035ae:	4313      	orrs	r3, r2
 80035b0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80035b2:	4b63      	ldr	r3, [pc, #396]	@ (8003740 <HAL_RCC_ClockConfig+0x1c0>)
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	f003 0307 	and.w	r3, r3, #7
 80035ba:	683a      	ldr	r2, [r7, #0]
 80035bc:	429a      	cmp	r2, r3
 80035be:	d001      	beq.n	80035c4 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80035c0:	2301      	movs	r3, #1
 80035c2:	e0b8      	b.n	8003736 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	f003 0302 	and.w	r3, r3, #2
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	d020      	beq.n	8003612 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	f003 0304 	and.w	r3, r3, #4
 80035d8:	2b00      	cmp	r3, #0
 80035da:	d005      	beq.n	80035e8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80035dc:	4b59      	ldr	r3, [pc, #356]	@ (8003744 <HAL_RCC_ClockConfig+0x1c4>)
 80035de:	685b      	ldr	r3, [r3, #4]
 80035e0:	4a58      	ldr	r2, [pc, #352]	@ (8003744 <HAL_RCC_ClockConfig+0x1c4>)
 80035e2:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80035e6:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	f003 0308 	and.w	r3, r3, #8
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	d005      	beq.n	8003600 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80035f4:	4b53      	ldr	r3, [pc, #332]	@ (8003744 <HAL_RCC_ClockConfig+0x1c4>)
 80035f6:	685b      	ldr	r3, [r3, #4]
 80035f8:	4a52      	ldr	r2, [pc, #328]	@ (8003744 <HAL_RCC_ClockConfig+0x1c4>)
 80035fa:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 80035fe:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003600:	4b50      	ldr	r3, [pc, #320]	@ (8003744 <HAL_RCC_ClockConfig+0x1c4>)
 8003602:	685b      	ldr	r3, [r3, #4]
 8003604:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	689b      	ldr	r3, [r3, #8]
 800360c:	494d      	ldr	r1, [pc, #308]	@ (8003744 <HAL_RCC_ClockConfig+0x1c4>)
 800360e:	4313      	orrs	r3, r2
 8003610:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	f003 0301 	and.w	r3, r3, #1
 800361a:	2b00      	cmp	r3, #0
 800361c:	d040      	beq.n	80036a0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	685b      	ldr	r3, [r3, #4]
 8003622:	2b01      	cmp	r3, #1
 8003624:	d107      	bne.n	8003636 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003626:	4b47      	ldr	r3, [pc, #284]	@ (8003744 <HAL_RCC_ClockConfig+0x1c4>)
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800362e:	2b00      	cmp	r3, #0
 8003630:	d115      	bne.n	800365e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003632:	2301      	movs	r3, #1
 8003634:	e07f      	b.n	8003736 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	685b      	ldr	r3, [r3, #4]
 800363a:	2b02      	cmp	r3, #2
 800363c:	d107      	bne.n	800364e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800363e:	4b41      	ldr	r3, [pc, #260]	@ (8003744 <HAL_RCC_ClockConfig+0x1c4>)
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003646:	2b00      	cmp	r3, #0
 8003648:	d109      	bne.n	800365e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800364a:	2301      	movs	r3, #1
 800364c:	e073      	b.n	8003736 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800364e:	4b3d      	ldr	r3, [pc, #244]	@ (8003744 <HAL_RCC_ClockConfig+0x1c4>)
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	f003 0302 	and.w	r3, r3, #2
 8003656:	2b00      	cmp	r3, #0
 8003658:	d101      	bne.n	800365e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800365a:	2301      	movs	r3, #1
 800365c:	e06b      	b.n	8003736 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800365e:	4b39      	ldr	r3, [pc, #228]	@ (8003744 <HAL_RCC_ClockConfig+0x1c4>)
 8003660:	685b      	ldr	r3, [r3, #4]
 8003662:	f023 0203 	bic.w	r2, r3, #3
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	685b      	ldr	r3, [r3, #4]
 800366a:	4936      	ldr	r1, [pc, #216]	@ (8003744 <HAL_RCC_ClockConfig+0x1c4>)
 800366c:	4313      	orrs	r3, r2
 800366e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003670:	f7fe fd9a 	bl	80021a8 <HAL_GetTick>
 8003674:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003676:	e00a      	b.n	800368e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003678:	f7fe fd96 	bl	80021a8 <HAL_GetTick>
 800367c:	4602      	mov	r2, r0
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	1ad3      	subs	r3, r2, r3
 8003682:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003686:	4293      	cmp	r3, r2
 8003688:	d901      	bls.n	800368e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800368a:	2303      	movs	r3, #3
 800368c:	e053      	b.n	8003736 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800368e:	4b2d      	ldr	r3, [pc, #180]	@ (8003744 <HAL_RCC_ClockConfig+0x1c4>)
 8003690:	685b      	ldr	r3, [r3, #4]
 8003692:	f003 020c 	and.w	r2, r3, #12
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	685b      	ldr	r3, [r3, #4]
 800369a:	009b      	lsls	r3, r3, #2
 800369c:	429a      	cmp	r2, r3
 800369e:	d1eb      	bne.n	8003678 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80036a0:	4b27      	ldr	r3, [pc, #156]	@ (8003740 <HAL_RCC_ClockConfig+0x1c0>)
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	f003 0307 	and.w	r3, r3, #7
 80036a8:	683a      	ldr	r2, [r7, #0]
 80036aa:	429a      	cmp	r2, r3
 80036ac:	d210      	bcs.n	80036d0 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80036ae:	4b24      	ldr	r3, [pc, #144]	@ (8003740 <HAL_RCC_ClockConfig+0x1c0>)
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	f023 0207 	bic.w	r2, r3, #7
 80036b6:	4922      	ldr	r1, [pc, #136]	@ (8003740 <HAL_RCC_ClockConfig+0x1c0>)
 80036b8:	683b      	ldr	r3, [r7, #0]
 80036ba:	4313      	orrs	r3, r2
 80036bc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80036be:	4b20      	ldr	r3, [pc, #128]	@ (8003740 <HAL_RCC_ClockConfig+0x1c0>)
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	f003 0307 	and.w	r3, r3, #7
 80036c6:	683a      	ldr	r2, [r7, #0]
 80036c8:	429a      	cmp	r2, r3
 80036ca:	d001      	beq.n	80036d0 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80036cc:	2301      	movs	r3, #1
 80036ce:	e032      	b.n	8003736 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	f003 0304 	and.w	r3, r3, #4
 80036d8:	2b00      	cmp	r3, #0
 80036da:	d008      	beq.n	80036ee <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80036dc:	4b19      	ldr	r3, [pc, #100]	@ (8003744 <HAL_RCC_ClockConfig+0x1c4>)
 80036de:	685b      	ldr	r3, [r3, #4]
 80036e0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	68db      	ldr	r3, [r3, #12]
 80036e8:	4916      	ldr	r1, [pc, #88]	@ (8003744 <HAL_RCC_ClockConfig+0x1c4>)
 80036ea:	4313      	orrs	r3, r2
 80036ec:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	f003 0308 	and.w	r3, r3, #8
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d009      	beq.n	800370e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80036fa:	4b12      	ldr	r3, [pc, #72]	@ (8003744 <HAL_RCC_ClockConfig+0x1c4>)
 80036fc:	685b      	ldr	r3, [r3, #4]
 80036fe:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	691b      	ldr	r3, [r3, #16]
 8003706:	00db      	lsls	r3, r3, #3
 8003708:	490e      	ldr	r1, [pc, #56]	@ (8003744 <HAL_RCC_ClockConfig+0x1c4>)
 800370a:	4313      	orrs	r3, r2
 800370c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800370e:	f000 f821 	bl	8003754 <HAL_RCC_GetSysClockFreq>
 8003712:	4602      	mov	r2, r0
 8003714:	4b0b      	ldr	r3, [pc, #44]	@ (8003744 <HAL_RCC_ClockConfig+0x1c4>)
 8003716:	685b      	ldr	r3, [r3, #4]
 8003718:	091b      	lsrs	r3, r3, #4
 800371a:	f003 030f 	and.w	r3, r3, #15
 800371e:	490a      	ldr	r1, [pc, #40]	@ (8003748 <HAL_RCC_ClockConfig+0x1c8>)
 8003720:	5ccb      	ldrb	r3, [r1, r3]
 8003722:	fa22 f303 	lsr.w	r3, r2, r3
 8003726:	4a09      	ldr	r2, [pc, #36]	@ (800374c <HAL_RCC_ClockConfig+0x1cc>)
 8003728:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800372a:	4b09      	ldr	r3, [pc, #36]	@ (8003750 <HAL_RCC_ClockConfig+0x1d0>)
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	4618      	mov	r0, r3
 8003730:	f7fe fcf8 	bl	8002124 <HAL_InitTick>

  return HAL_OK;
 8003734:	2300      	movs	r3, #0
}
 8003736:	4618      	mov	r0, r3
 8003738:	3710      	adds	r7, #16
 800373a:	46bd      	mov	sp, r7
 800373c:	bd80      	pop	{r7, pc}
 800373e:	bf00      	nop
 8003740:	40022000 	.word	0x40022000
 8003744:	40021000 	.word	0x40021000
 8003748:	0800685c 	.word	0x0800685c
 800374c:	20000028 	.word	0x20000028
 8003750:	2000002c 	.word	0x2000002c

08003754 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003754:	b480      	push	{r7}
 8003756:	b087      	sub	sp, #28
 8003758:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800375a:	2300      	movs	r3, #0
 800375c:	60fb      	str	r3, [r7, #12]
 800375e:	2300      	movs	r3, #0
 8003760:	60bb      	str	r3, [r7, #8]
 8003762:	2300      	movs	r3, #0
 8003764:	617b      	str	r3, [r7, #20]
 8003766:	2300      	movs	r3, #0
 8003768:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800376a:	2300      	movs	r3, #0
 800376c:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800376e:	4b1e      	ldr	r3, [pc, #120]	@ (80037e8 <HAL_RCC_GetSysClockFreq+0x94>)
 8003770:	685b      	ldr	r3, [r3, #4]
 8003772:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	f003 030c 	and.w	r3, r3, #12
 800377a:	2b04      	cmp	r3, #4
 800377c:	d002      	beq.n	8003784 <HAL_RCC_GetSysClockFreq+0x30>
 800377e:	2b08      	cmp	r3, #8
 8003780:	d003      	beq.n	800378a <HAL_RCC_GetSysClockFreq+0x36>
 8003782:	e027      	b.n	80037d4 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003784:	4b19      	ldr	r3, [pc, #100]	@ (80037ec <HAL_RCC_GetSysClockFreq+0x98>)
 8003786:	613b      	str	r3, [r7, #16]
      break;
 8003788:	e027      	b.n	80037da <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	0c9b      	lsrs	r3, r3, #18
 800378e:	f003 030f 	and.w	r3, r3, #15
 8003792:	4a17      	ldr	r2, [pc, #92]	@ (80037f0 <HAL_RCC_GetSysClockFreq+0x9c>)
 8003794:	5cd3      	ldrb	r3, [r2, r3]
 8003796:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d010      	beq.n	80037c4 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80037a2:	4b11      	ldr	r3, [pc, #68]	@ (80037e8 <HAL_RCC_GetSysClockFreq+0x94>)
 80037a4:	685b      	ldr	r3, [r3, #4]
 80037a6:	0c5b      	lsrs	r3, r3, #17
 80037a8:	f003 0301 	and.w	r3, r3, #1
 80037ac:	4a11      	ldr	r2, [pc, #68]	@ (80037f4 <HAL_RCC_GetSysClockFreq+0xa0>)
 80037ae:	5cd3      	ldrb	r3, [r2, r3]
 80037b0:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	4a0d      	ldr	r2, [pc, #52]	@ (80037ec <HAL_RCC_GetSysClockFreq+0x98>)
 80037b6:	fb03 f202 	mul.w	r2, r3, r2
 80037ba:	68bb      	ldr	r3, [r7, #8]
 80037bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80037c0:	617b      	str	r3, [r7, #20]
 80037c2:	e004      	b.n	80037ce <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	4a0c      	ldr	r2, [pc, #48]	@ (80037f8 <HAL_RCC_GetSysClockFreq+0xa4>)
 80037c8:	fb02 f303 	mul.w	r3, r2, r3
 80037cc:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80037ce:	697b      	ldr	r3, [r7, #20]
 80037d0:	613b      	str	r3, [r7, #16]
      break;
 80037d2:	e002      	b.n	80037da <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80037d4:	4b05      	ldr	r3, [pc, #20]	@ (80037ec <HAL_RCC_GetSysClockFreq+0x98>)
 80037d6:	613b      	str	r3, [r7, #16]
      break;
 80037d8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80037da:	693b      	ldr	r3, [r7, #16]
}
 80037dc:	4618      	mov	r0, r3
 80037de:	371c      	adds	r7, #28
 80037e0:	46bd      	mov	sp, r7
 80037e2:	bc80      	pop	{r7}
 80037e4:	4770      	bx	lr
 80037e6:	bf00      	nop
 80037e8:	40021000 	.word	0x40021000
 80037ec:	007a1200 	.word	0x007a1200
 80037f0:	08006874 	.word	0x08006874
 80037f4:	08006884 	.word	0x08006884
 80037f8:	003d0900 	.word	0x003d0900

080037fc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80037fc:	b480      	push	{r7}
 80037fe:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003800:	4b02      	ldr	r3, [pc, #8]	@ (800380c <HAL_RCC_GetHCLKFreq+0x10>)
 8003802:	681b      	ldr	r3, [r3, #0]
}
 8003804:	4618      	mov	r0, r3
 8003806:	46bd      	mov	sp, r7
 8003808:	bc80      	pop	{r7}
 800380a:	4770      	bx	lr
 800380c:	20000028 	.word	0x20000028

08003810 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003810:	b580      	push	{r7, lr}
 8003812:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003814:	f7ff fff2 	bl	80037fc <HAL_RCC_GetHCLKFreq>
 8003818:	4602      	mov	r2, r0
 800381a:	4b05      	ldr	r3, [pc, #20]	@ (8003830 <HAL_RCC_GetPCLK2Freq+0x20>)
 800381c:	685b      	ldr	r3, [r3, #4]
 800381e:	0adb      	lsrs	r3, r3, #11
 8003820:	f003 0307 	and.w	r3, r3, #7
 8003824:	4903      	ldr	r1, [pc, #12]	@ (8003834 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003826:	5ccb      	ldrb	r3, [r1, r3]
 8003828:	fa22 f303 	lsr.w	r3, r2, r3
}
 800382c:	4618      	mov	r0, r3
 800382e:	bd80      	pop	{r7, pc}
 8003830:	40021000 	.word	0x40021000
 8003834:	0800686c 	.word	0x0800686c

08003838 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003838:	b480      	push	{r7}
 800383a:	b085      	sub	sp, #20
 800383c:	af00      	add	r7, sp, #0
 800383e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003840:	4b0a      	ldr	r3, [pc, #40]	@ (800386c <RCC_Delay+0x34>)
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	4a0a      	ldr	r2, [pc, #40]	@ (8003870 <RCC_Delay+0x38>)
 8003846:	fba2 2303 	umull	r2, r3, r2, r3
 800384a:	0a5b      	lsrs	r3, r3, #9
 800384c:	687a      	ldr	r2, [r7, #4]
 800384e:	fb02 f303 	mul.w	r3, r2, r3
 8003852:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003854:	bf00      	nop
  }
  while (Delay --);
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	1e5a      	subs	r2, r3, #1
 800385a:	60fa      	str	r2, [r7, #12]
 800385c:	2b00      	cmp	r3, #0
 800385e:	d1f9      	bne.n	8003854 <RCC_Delay+0x1c>
}
 8003860:	bf00      	nop
 8003862:	bf00      	nop
 8003864:	3714      	adds	r7, #20
 8003866:	46bd      	mov	sp, r7
 8003868:	bc80      	pop	{r7}
 800386a:	4770      	bx	lr
 800386c:	20000028 	.word	0x20000028
 8003870:	10624dd3 	.word	0x10624dd3

08003874 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003874:	b580      	push	{r7, lr}
 8003876:	b086      	sub	sp, #24
 8003878:	af00      	add	r7, sp, #0
 800387a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 800387c:	2300      	movs	r3, #0
 800387e:	613b      	str	r3, [r7, #16]
 8003880:	2300      	movs	r3, #0
 8003882:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	f003 0301 	and.w	r3, r3, #1
 800388c:	2b00      	cmp	r3, #0
 800388e:	d07d      	beq.n	800398c <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8003890:	2300      	movs	r3, #0
 8003892:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003894:	4b4f      	ldr	r3, [pc, #316]	@ (80039d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003896:	69db      	ldr	r3, [r3, #28]
 8003898:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800389c:	2b00      	cmp	r3, #0
 800389e:	d10d      	bne.n	80038bc <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80038a0:	4b4c      	ldr	r3, [pc, #304]	@ (80039d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80038a2:	69db      	ldr	r3, [r3, #28]
 80038a4:	4a4b      	ldr	r2, [pc, #300]	@ (80039d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80038a6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80038aa:	61d3      	str	r3, [r2, #28]
 80038ac:	4b49      	ldr	r3, [pc, #292]	@ (80039d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80038ae:	69db      	ldr	r3, [r3, #28]
 80038b0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80038b4:	60bb      	str	r3, [r7, #8]
 80038b6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80038b8:	2301      	movs	r3, #1
 80038ba:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80038bc:	4b46      	ldr	r3, [pc, #280]	@ (80039d8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80038c4:	2b00      	cmp	r3, #0
 80038c6:	d118      	bne.n	80038fa <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80038c8:	4b43      	ldr	r3, [pc, #268]	@ (80039d8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	4a42      	ldr	r2, [pc, #264]	@ (80039d8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80038ce:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80038d2:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80038d4:	f7fe fc68 	bl	80021a8 <HAL_GetTick>
 80038d8:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80038da:	e008      	b.n	80038ee <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80038dc:	f7fe fc64 	bl	80021a8 <HAL_GetTick>
 80038e0:	4602      	mov	r2, r0
 80038e2:	693b      	ldr	r3, [r7, #16]
 80038e4:	1ad3      	subs	r3, r2, r3
 80038e6:	2b64      	cmp	r3, #100	@ 0x64
 80038e8:	d901      	bls.n	80038ee <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 80038ea:	2303      	movs	r3, #3
 80038ec:	e06d      	b.n	80039ca <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80038ee:	4b3a      	ldr	r3, [pc, #232]	@ (80039d8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	d0f0      	beq.n	80038dc <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80038fa:	4b36      	ldr	r3, [pc, #216]	@ (80039d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80038fc:	6a1b      	ldr	r3, [r3, #32]
 80038fe:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003902:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	2b00      	cmp	r3, #0
 8003908:	d02e      	beq.n	8003968 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	685b      	ldr	r3, [r3, #4]
 800390e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003912:	68fa      	ldr	r2, [r7, #12]
 8003914:	429a      	cmp	r2, r3
 8003916:	d027      	beq.n	8003968 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003918:	4b2e      	ldr	r3, [pc, #184]	@ (80039d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800391a:	6a1b      	ldr	r3, [r3, #32]
 800391c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003920:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003922:	4b2e      	ldr	r3, [pc, #184]	@ (80039dc <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003924:	2201      	movs	r2, #1
 8003926:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003928:	4b2c      	ldr	r3, [pc, #176]	@ (80039dc <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800392a:	2200      	movs	r2, #0
 800392c:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800392e:	4a29      	ldr	r2, [pc, #164]	@ (80039d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	f003 0301 	and.w	r3, r3, #1
 800393a:	2b00      	cmp	r3, #0
 800393c:	d014      	beq.n	8003968 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800393e:	f7fe fc33 	bl	80021a8 <HAL_GetTick>
 8003942:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003944:	e00a      	b.n	800395c <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003946:	f7fe fc2f 	bl	80021a8 <HAL_GetTick>
 800394a:	4602      	mov	r2, r0
 800394c:	693b      	ldr	r3, [r7, #16]
 800394e:	1ad3      	subs	r3, r2, r3
 8003950:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003954:	4293      	cmp	r3, r2
 8003956:	d901      	bls.n	800395c <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8003958:	2303      	movs	r3, #3
 800395a:	e036      	b.n	80039ca <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800395c:	4b1d      	ldr	r3, [pc, #116]	@ (80039d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800395e:	6a1b      	ldr	r3, [r3, #32]
 8003960:	f003 0302 	and.w	r3, r3, #2
 8003964:	2b00      	cmp	r3, #0
 8003966:	d0ee      	beq.n	8003946 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003968:	4b1a      	ldr	r3, [pc, #104]	@ (80039d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800396a:	6a1b      	ldr	r3, [r3, #32]
 800396c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	685b      	ldr	r3, [r3, #4]
 8003974:	4917      	ldr	r1, [pc, #92]	@ (80039d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003976:	4313      	orrs	r3, r2
 8003978:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800397a:	7dfb      	ldrb	r3, [r7, #23]
 800397c:	2b01      	cmp	r3, #1
 800397e:	d105      	bne.n	800398c <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003980:	4b14      	ldr	r3, [pc, #80]	@ (80039d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003982:	69db      	ldr	r3, [r3, #28]
 8003984:	4a13      	ldr	r2, [pc, #76]	@ (80039d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003986:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800398a:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	f003 0302 	and.w	r3, r3, #2
 8003994:	2b00      	cmp	r3, #0
 8003996:	d008      	beq.n	80039aa <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003998:	4b0e      	ldr	r3, [pc, #56]	@ (80039d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800399a:	685b      	ldr	r3, [r3, #4]
 800399c:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	689b      	ldr	r3, [r3, #8]
 80039a4:	490b      	ldr	r1, [pc, #44]	@ (80039d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80039a6:	4313      	orrs	r3, r2
 80039a8:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	f003 0310 	and.w	r3, r3, #16
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d008      	beq.n	80039c8 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80039b6:	4b07      	ldr	r3, [pc, #28]	@ (80039d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80039b8:	685b      	ldr	r3, [r3, #4]
 80039ba:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	68db      	ldr	r3, [r3, #12]
 80039c2:	4904      	ldr	r1, [pc, #16]	@ (80039d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80039c4:	4313      	orrs	r3, r2
 80039c6:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 80039c8:	2300      	movs	r3, #0
}
 80039ca:	4618      	mov	r0, r3
 80039cc:	3718      	adds	r7, #24
 80039ce:	46bd      	mov	sp, r7
 80039d0:	bd80      	pop	{r7, pc}
 80039d2:	bf00      	nop
 80039d4:	40021000 	.word	0x40021000
 80039d8:	40007000 	.word	0x40007000
 80039dc:	42420440 	.word	0x42420440

080039e0 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80039e0:	b580      	push	{r7, lr}
 80039e2:	b088      	sub	sp, #32
 80039e4:	af00      	add	r7, sp, #0
 80039e6:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 80039e8:	2300      	movs	r3, #0
 80039ea:	617b      	str	r3, [r7, #20]
 80039ec:	2300      	movs	r3, #0
 80039ee:	61fb      	str	r3, [r7, #28]
 80039f0:	2300      	movs	r3, #0
 80039f2:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 80039f4:	2300      	movs	r3, #0
 80039f6:	60fb      	str	r3, [r7, #12]
 80039f8:	2300      	movs	r3, #0
 80039fa:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	2b10      	cmp	r3, #16
 8003a00:	d00a      	beq.n	8003a18 <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	2b10      	cmp	r3, #16
 8003a06:	f200 808a 	bhi.w	8003b1e <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	2b01      	cmp	r3, #1
 8003a0e:	d045      	beq.n	8003a9c <HAL_RCCEx_GetPeriphCLKFreq+0xbc>
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	2b02      	cmp	r3, #2
 8003a14:	d075      	beq.n	8003b02 <HAL_RCCEx_GetPeriphCLKFreq+0x122>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 8003a16:	e082      	b.n	8003b1e <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
      temp_reg = RCC->CFGR;
 8003a18:	4b46      	ldr	r3, [pc, #280]	@ (8003b34 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003a1a:	685b      	ldr	r3, [r3, #4]
 8003a1c:	60fb      	str	r3, [r7, #12]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8003a1e:	4b45      	ldr	r3, [pc, #276]	@ (8003b34 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d07b      	beq.n	8003b22 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	0c9b      	lsrs	r3, r3, #18
 8003a2e:	f003 030f 	and.w	r3, r3, #15
 8003a32:	4a41      	ldr	r2, [pc, #260]	@ (8003b38 <HAL_RCCEx_GetPeriphCLKFreq+0x158>)
 8003a34:	5cd3      	ldrb	r3, [r2, r3]
 8003a36:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d015      	beq.n	8003a6e <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003a42:	4b3c      	ldr	r3, [pc, #240]	@ (8003b34 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003a44:	685b      	ldr	r3, [r3, #4]
 8003a46:	0c5b      	lsrs	r3, r3, #17
 8003a48:	f003 0301 	and.w	r3, r3, #1
 8003a4c:	4a3b      	ldr	r2, [pc, #236]	@ (8003b3c <HAL_RCCEx_GetPeriphCLKFreq+0x15c>)
 8003a4e:	5cd3      	ldrb	r3, [r2, r3]
 8003a50:	617b      	str	r3, [r7, #20]
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	d00d      	beq.n	8003a78 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8003a5c:	4a38      	ldr	r2, [pc, #224]	@ (8003b40 <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 8003a5e:	697b      	ldr	r3, [r7, #20]
 8003a60:	fbb2 f2f3 	udiv	r2, r2, r3
 8003a64:	693b      	ldr	r3, [r7, #16]
 8003a66:	fb02 f303 	mul.w	r3, r2, r3
 8003a6a:	61fb      	str	r3, [r7, #28]
 8003a6c:	e004      	b.n	8003a78 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003a6e:	693b      	ldr	r3, [r7, #16]
 8003a70:	4a34      	ldr	r2, [pc, #208]	@ (8003b44 <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 8003a72:	fb02 f303 	mul.w	r3, r2, r3
 8003a76:	61fb      	str	r3, [r7, #28]
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8003a78:	4b2e      	ldr	r3, [pc, #184]	@ (8003b34 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003a7a:	685b      	ldr	r3, [r3, #4]
 8003a7c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003a80:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003a84:	d102      	bne.n	8003a8c <HAL_RCCEx_GetPeriphCLKFreq+0xac>
          frequency = pllclk;
 8003a86:	69fb      	ldr	r3, [r7, #28]
 8003a88:	61bb      	str	r3, [r7, #24]
      break;
 8003a8a:	e04a      	b.n	8003b22 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
          frequency = (pllclk * 2) / 3;
 8003a8c:	69fb      	ldr	r3, [r7, #28]
 8003a8e:	005b      	lsls	r3, r3, #1
 8003a90:	4a2d      	ldr	r2, [pc, #180]	@ (8003b48 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8003a92:	fba2 2303 	umull	r2, r3, r2, r3
 8003a96:	085b      	lsrs	r3, r3, #1
 8003a98:	61bb      	str	r3, [r7, #24]
      break;
 8003a9a:	e042      	b.n	8003b22 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      temp_reg = RCC->BDCR;
 8003a9c:	4b25      	ldr	r3, [pc, #148]	@ (8003b34 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003a9e:	6a1b      	ldr	r3, [r3, #32]
 8003aa0:	60fb      	str	r3, [r7, #12]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003aa8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003aac:	d108      	bne.n	8003ac0 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
 8003aae:	68fb      	ldr	r3, [r7, #12]
 8003ab0:	f003 0302 	and.w	r3, r3, #2
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	d003      	beq.n	8003ac0 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
        frequency = LSE_VALUE;
 8003ab8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003abc:	61bb      	str	r3, [r7, #24]
 8003abe:	e01f      	b.n	8003b00 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003ac6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003aca:	d109      	bne.n	8003ae0 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 8003acc:	4b19      	ldr	r3, [pc, #100]	@ (8003b34 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003ace:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ad0:	f003 0302 	and.w	r3, r3, #2
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	d003      	beq.n	8003ae0 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSI_VALUE;
 8003ad8:	f649 4340 	movw	r3, #40000	@ 0x9c40
 8003adc:	61bb      	str	r3, [r7, #24]
 8003ade:	e00f      	b.n	8003b00 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003ae6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003aea:	d11c      	bne.n	8003b26 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8003aec:	4b11      	ldr	r3, [pc, #68]	@ (8003b34 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	d016      	beq.n	8003b26 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
        frequency = HSE_VALUE / 128U;
 8003af8:	f24f 4324 	movw	r3, #62500	@ 0xf424
 8003afc:	61bb      	str	r3, [r7, #24]
      break;
 8003afe:	e012      	b.n	8003b26 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8003b00:	e011      	b.n	8003b26 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8003b02:	f7ff fe85 	bl	8003810 <HAL_RCC_GetPCLK2Freq>
 8003b06:	4602      	mov	r2, r0
 8003b08:	4b0a      	ldr	r3, [pc, #40]	@ (8003b34 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003b0a:	685b      	ldr	r3, [r3, #4]
 8003b0c:	0b9b      	lsrs	r3, r3, #14
 8003b0e:	f003 0303 	and.w	r3, r3, #3
 8003b12:	3301      	adds	r3, #1
 8003b14:	005b      	lsls	r3, r3, #1
 8003b16:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b1a:	61bb      	str	r3, [r7, #24]
      break;
 8003b1c:	e004      	b.n	8003b28 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8003b1e:	bf00      	nop
 8003b20:	e002      	b.n	8003b28 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8003b22:	bf00      	nop
 8003b24:	e000      	b.n	8003b28 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8003b26:	bf00      	nop
    }
  }
  return (frequency);
 8003b28:	69bb      	ldr	r3, [r7, #24]
}
 8003b2a:	4618      	mov	r0, r3
 8003b2c:	3720      	adds	r7, #32
 8003b2e:	46bd      	mov	sp, r7
 8003b30:	bd80      	pop	{r7, pc}
 8003b32:	bf00      	nop
 8003b34:	40021000 	.word	0x40021000
 8003b38:	08006888 	.word	0x08006888
 8003b3c:	08006898 	.word	0x08006898
 8003b40:	007a1200 	.word	0x007a1200
 8003b44:	003d0900 	.word	0x003d0900
 8003b48:	aaaaaaab 	.word	0xaaaaaaab

08003b4c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003b4c:	b580      	push	{r7, lr}
 8003b4e:	b082      	sub	sp, #8
 8003b50:	af00      	add	r7, sp, #0
 8003b52:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d101      	bne.n	8003b5e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003b5a:	2301      	movs	r3, #1
 8003b5c:	e076      	b.n	8003c4c <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d108      	bne.n	8003b78 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	685b      	ldr	r3, [r3, #4]
 8003b6a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003b6e:	d009      	beq.n	8003b84 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	2200      	movs	r2, #0
 8003b74:	61da      	str	r2, [r3, #28]
 8003b76:	e005      	b.n	8003b84 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	2200      	movs	r2, #0
 8003b7c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	2200      	movs	r2, #0
 8003b82:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	2200      	movs	r2, #0
 8003b88:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003b90:	b2db      	uxtb	r3, r3
 8003b92:	2b00      	cmp	r3, #0
 8003b94:	d106      	bne.n	8003ba4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	2200      	movs	r2, #0
 8003b9a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003b9e:	6878      	ldr	r0, [r7, #4]
 8003ba0:	f7fd fffc 	bl	8001b9c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	2202      	movs	r2, #2
 8003ba8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	681a      	ldr	r2, [r3, #0]
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003bba:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	685b      	ldr	r3, [r3, #4]
 8003bc0:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	689b      	ldr	r3, [r3, #8]
 8003bc8:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8003bcc:	431a      	orrs	r2, r3
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	68db      	ldr	r3, [r3, #12]
 8003bd2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003bd6:	431a      	orrs	r2, r3
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	691b      	ldr	r3, [r3, #16]
 8003bdc:	f003 0302 	and.w	r3, r3, #2
 8003be0:	431a      	orrs	r2, r3
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	695b      	ldr	r3, [r3, #20]
 8003be6:	f003 0301 	and.w	r3, r3, #1
 8003bea:	431a      	orrs	r2, r3
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	699b      	ldr	r3, [r3, #24]
 8003bf0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003bf4:	431a      	orrs	r2, r3
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	69db      	ldr	r3, [r3, #28]
 8003bfa:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003bfe:	431a      	orrs	r2, r3
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	6a1b      	ldr	r3, [r3, #32]
 8003c04:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003c08:	ea42 0103 	orr.w	r1, r2, r3
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c10:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	430a      	orrs	r2, r1
 8003c1a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	699b      	ldr	r3, [r3, #24]
 8003c20:	0c1a      	lsrs	r2, r3, #16
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	f002 0204 	and.w	r2, r2, #4
 8003c2a:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	69da      	ldr	r2, [r3, #28]
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003c3a:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	2200      	movs	r2, #0
 8003c40:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	2201      	movs	r2, #1
 8003c46:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8003c4a:	2300      	movs	r3, #0
}
 8003c4c:	4618      	mov	r0, r3
 8003c4e:	3708      	adds	r7, #8
 8003c50:	46bd      	mov	sp, r7
 8003c52:	bd80      	pop	{r7, pc}

08003c54 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003c54:	b580      	push	{r7, lr}
 8003c56:	b088      	sub	sp, #32
 8003c58:	af00      	add	r7, sp, #0
 8003c5a:	60f8      	str	r0, [r7, #12]
 8003c5c:	60b9      	str	r1, [r7, #8]
 8003c5e:	603b      	str	r3, [r7, #0]
 8003c60:	4613      	mov	r3, r2
 8003c62:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003c64:	f7fe faa0 	bl	80021a8 <HAL_GetTick>
 8003c68:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8003c6a:	88fb      	ldrh	r3, [r7, #6]
 8003c6c:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003c74:	b2db      	uxtb	r3, r3
 8003c76:	2b01      	cmp	r3, #1
 8003c78:	d001      	beq.n	8003c7e <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8003c7a:	2302      	movs	r3, #2
 8003c7c:	e12a      	b.n	8003ed4 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8003c7e:	68bb      	ldr	r3, [r7, #8]
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	d002      	beq.n	8003c8a <HAL_SPI_Transmit+0x36>
 8003c84:	88fb      	ldrh	r3, [r7, #6]
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	d101      	bne.n	8003c8e <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8003c8a:	2301      	movs	r3, #1
 8003c8c:	e122      	b.n	8003ed4 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8003c94:	2b01      	cmp	r3, #1
 8003c96:	d101      	bne.n	8003c9c <HAL_SPI_Transmit+0x48>
 8003c98:	2302      	movs	r3, #2
 8003c9a:	e11b      	b.n	8003ed4 <HAL_SPI_Transmit+0x280>
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	2201      	movs	r2, #1
 8003ca0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	2203      	movs	r2, #3
 8003ca8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	2200      	movs	r2, #0
 8003cb0:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	68ba      	ldr	r2, [r7, #8]
 8003cb6:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	88fa      	ldrh	r2, [r7, #6]
 8003cbc:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	88fa      	ldrh	r2, [r7, #6]
 8003cc2:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	2200      	movs	r2, #0
 8003cc8:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	2200      	movs	r2, #0
 8003cce:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	2200      	movs	r2, #0
 8003cd4:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8003cd6:	68fb      	ldr	r3, [r7, #12]
 8003cd8:	2200      	movs	r2, #0
 8003cda:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	2200      	movs	r2, #0
 8003ce0:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	689b      	ldr	r3, [r3, #8]
 8003ce6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003cea:	d10f      	bne.n	8003d0c <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	681a      	ldr	r2, [r3, #0]
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003cfa:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	681a      	ldr	r2, [r3, #0]
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003d0a:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003d0c:	68fb      	ldr	r3, [r7, #12]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003d16:	2b40      	cmp	r3, #64	@ 0x40
 8003d18:	d007      	beq.n	8003d2a <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	681a      	ldr	r2, [r3, #0]
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003d28:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003d2a:	68fb      	ldr	r3, [r7, #12]
 8003d2c:	68db      	ldr	r3, [r3, #12]
 8003d2e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003d32:	d152      	bne.n	8003dda <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	685b      	ldr	r3, [r3, #4]
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	d002      	beq.n	8003d42 <HAL_SPI_Transmit+0xee>
 8003d3c:	8b7b      	ldrh	r3, [r7, #26]
 8003d3e:	2b01      	cmp	r3, #1
 8003d40:	d145      	bne.n	8003dce <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d46:	881a      	ldrh	r2, [r3, #0]
 8003d48:	68fb      	ldr	r3, [r7, #12]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d52:	1c9a      	adds	r2, r3, #2
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003d5c:	b29b      	uxth	r3, r3
 8003d5e:	3b01      	subs	r3, #1
 8003d60:	b29a      	uxth	r2, r3
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003d66:	e032      	b.n	8003dce <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	689b      	ldr	r3, [r3, #8]
 8003d6e:	f003 0302 	and.w	r3, r3, #2
 8003d72:	2b02      	cmp	r3, #2
 8003d74:	d112      	bne.n	8003d9c <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d7a:	881a      	ldrh	r2, [r3, #0]
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d86:	1c9a      	adds	r2, r3, #2
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003d90:	b29b      	uxth	r3, r3
 8003d92:	3b01      	subs	r3, #1
 8003d94:	b29a      	uxth	r2, r3
 8003d96:	68fb      	ldr	r3, [r7, #12]
 8003d98:	86da      	strh	r2, [r3, #54]	@ 0x36
 8003d9a:	e018      	b.n	8003dce <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003d9c:	f7fe fa04 	bl	80021a8 <HAL_GetTick>
 8003da0:	4602      	mov	r2, r0
 8003da2:	69fb      	ldr	r3, [r7, #28]
 8003da4:	1ad3      	subs	r3, r2, r3
 8003da6:	683a      	ldr	r2, [r7, #0]
 8003da8:	429a      	cmp	r2, r3
 8003daa:	d803      	bhi.n	8003db4 <HAL_SPI_Transmit+0x160>
 8003dac:	683b      	ldr	r3, [r7, #0]
 8003dae:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003db2:	d102      	bne.n	8003dba <HAL_SPI_Transmit+0x166>
 8003db4:	683b      	ldr	r3, [r7, #0]
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	d109      	bne.n	8003dce <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003dba:	68fb      	ldr	r3, [r7, #12]
 8003dbc:	2201      	movs	r2, #1
 8003dbe:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	2200      	movs	r2, #0
 8003dc6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8003dca:	2303      	movs	r3, #3
 8003dcc:	e082      	b.n	8003ed4 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003dd2:	b29b      	uxth	r3, r3
 8003dd4:	2b00      	cmp	r3, #0
 8003dd6:	d1c7      	bne.n	8003d68 <HAL_SPI_Transmit+0x114>
 8003dd8:	e053      	b.n	8003e82 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	685b      	ldr	r3, [r3, #4]
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d002      	beq.n	8003de8 <HAL_SPI_Transmit+0x194>
 8003de2:	8b7b      	ldrh	r3, [r7, #26]
 8003de4:	2b01      	cmp	r3, #1
 8003de6:	d147      	bne.n	8003e78 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	330c      	adds	r3, #12
 8003df2:	7812      	ldrb	r2, [r2, #0]
 8003df4:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003dfa:	1c5a      	adds	r2, r3, #1
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8003e00:	68fb      	ldr	r3, [r7, #12]
 8003e02:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003e04:	b29b      	uxth	r3, r3
 8003e06:	3b01      	subs	r3, #1
 8003e08:	b29a      	uxth	r2, r3
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8003e0e:	e033      	b.n	8003e78 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	689b      	ldr	r3, [r3, #8]
 8003e16:	f003 0302 	and.w	r3, r3, #2
 8003e1a:	2b02      	cmp	r3, #2
 8003e1c:	d113      	bne.n	8003e46 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	330c      	adds	r3, #12
 8003e28:	7812      	ldrb	r2, [r2, #0]
 8003e2a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e30:	1c5a      	adds	r2, r3, #1
 8003e32:	68fb      	ldr	r3, [r7, #12]
 8003e34:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003e3a:	b29b      	uxth	r3, r3
 8003e3c:	3b01      	subs	r3, #1
 8003e3e:	b29a      	uxth	r2, r3
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	86da      	strh	r2, [r3, #54]	@ 0x36
 8003e44:	e018      	b.n	8003e78 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003e46:	f7fe f9af 	bl	80021a8 <HAL_GetTick>
 8003e4a:	4602      	mov	r2, r0
 8003e4c:	69fb      	ldr	r3, [r7, #28]
 8003e4e:	1ad3      	subs	r3, r2, r3
 8003e50:	683a      	ldr	r2, [r7, #0]
 8003e52:	429a      	cmp	r2, r3
 8003e54:	d803      	bhi.n	8003e5e <HAL_SPI_Transmit+0x20a>
 8003e56:	683b      	ldr	r3, [r7, #0]
 8003e58:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e5c:	d102      	bne.n	8003e64 <HAL_SPI_Transmit+0x210>
 8003e5e:	683b      	ldr	r3, [r7, #0]
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	d109      	bne.n	8003e78 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	2201      	movs	r2, #1
 8003e68:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	2200      	movs	r2, #0
 8003e70:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8003e74:	2303      	movs	r3, #3
 8003e76:	e02d      	b.n	8003ed4 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003e7c:	b29b      	uxth	r3, r3
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	d1c6      	bne.n	8003e10 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003e82:	69fa      	ldr	r2, [r7, #28]
 8003e84:	6839      	ldr	r1, [r7, #0]
 8003e86:	68f8      	ldr	r0, [r7, #12]
 8003e88:	f000 f8b0 	bl	8003fec <SPI_EndRxTxTransaction>
 8003e8c:	4603      	mov	r3, r0
 8003e8e:	2b00      	cmp	r3, #0
 8003e90:	d002      	beq.n	8003e98 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003e92:	68fb      	ldr	r3, [r7, #12]
 8003e94:	2220      	movs	r2, #32
 8003e96:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	689b      	ldr	r3, [r3, #8]
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	d10a      	bne.n	8003eb6 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003ea0:	2300      	movs	r3, #0
 8003ea2:	617b      	str	r3, [r7, #20]
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	68db      	ldr	r3, [r3, #12]
 8003eaa:	617b      	str	r3, [r7, #20]
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	689b      	ldr	r3, [r3, #8]
 8003eb2:	617b      	str	r3, [r7, #20]
 8003eb4:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8003eb6:	68fb      	ldr	r3, [r7, #12]
 8003eb8:	2201      	movs	r2, #1
 8003eba:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	2200      	movs	r2, #0
 8003ec2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d001      	beq.n	8003ed2 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8003ece:	2301      	movs	r3, #1
 8003ed0:	e000      	b.n	8003ed4 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8003ed2:	2300      	movs	r3, #0
  }
}
 8003ed4:	4618      	mov	r0, r3
 8003ed6:	3720      	adds	r7, #32
 8003ed8:	46bd      	mov	sp, r7
 8003eda:	bd80      	pop	{r7, pc}

08003edc <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003edc:	b580      	push	{r7, lr}
 8003ede:	b088      	sub	sp, #32
 8003ee0:	af00      	add	r7, sp, #0
 8003ee2:	60f8      	str	r0, [r7, #12]
 8003ee4:	60b9      	str	r1, [r7, #8]
 8003ee6:	603b      	str	r3, [r7, #0]
 8003ee8:	4613      	mov	r3, r2
 8003eea:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003eec:	f7fe f95c 	bl	80021a8 <HAL_GetTick>
 8003ef0:	4602      	mov	r2, r0
 8003ef2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003ef4:	1a9b      	subs	r3, r3, r2
 8003ef6:	683a      	ldr	r2, [r7, #0]
 8003ef8:	4413      	add	r3, r2
 8003efa:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003efc:	f7fe f954 	bl	80021a8 <HAL_GetTick>
 8003f00:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003f02:	4b39      	ldr	r3, [pc, #228]	@ (8003fe8 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	015b      	lsls	r3, r3, #5
 8003f08:	0d1b      	lsrs	r3, r3, #20
 8003f0a:	69fa      	ldr	r2, [r7, #28]
 8003f0c:	fb02 f303 	mul.w	r3, r2, r3
 8003f10:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003f12:	e054      	b.n	8003fbe <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003f14:	683b      	ldr	r3, [r7, #0]
 8003f16:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f1a:	d050      	beq.n	8003fbe <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003f1c:	f7fe f944 	bl	80021a8 <HAL_GetTick>
 8003f20:	4602      	mov	r2, r0
 8003f22:	69bb      	ldr	r3, [r7, #24]
 8003f24:	1ad3      	subs	r3, r2, r3
 8003f26:	69fa      	ldr	r2, [r7, #28]
 8003f28:	429a      	cmp	r2, r3
 8003f2a:	d902      	bls.n	8003f32 <SPI_WaitFlagStateUntilTimeout+0x56>
 8003f2c:	69fb      	ldr	r3, [r7, #28]
 8003f2e:	2b00      	cmp	r3, #0
 8003f30:	d13d      	bne.n	8003fae <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	685a      	ldr	r2, [r3, #4]
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8003f40:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003f42:	68fb      	ldr	r3, [r7, #12]
 8003f44:	685b      	ldr	r3, [r3, #4]
 8003f46:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003f4a:	d111      	bne.n	8003f70 <SPI_WaitFlagStateUntilTimeout+0x94>
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	689b      	ldr	r3, [r3, #8]
 8003f50:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003f54:	d004      	beq.n	8003f60 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003f56:	68fb      	ldr	r3, [r7, #12]
 8003f58:	689b      	ldr	r3, [r3, #8]
 8003f5a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003f5e:	d107      	bne.n	8003f70 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	681a      	ldr	r2, [r3, #0]
 8003f66:	68fb      	ldr	r3, [r7, #12]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003f6e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f74:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003f78:	d10f      	bne.n	8003f9a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	681a      	ldr	r2, [r3, #0]
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003f88:	601a      	str	r2, [r3, #0]
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	681a      	ldr	r2, [r3, #0]
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003f98:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	2201      	movs	r2, #1
 8003f9e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	2200      	movs	r2, #0
 8003fa6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8003faa:	2303      	movs	r3, #3
 8003fac:	e017      	b.n	8003fde <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003fae:	697b      	ldr	r3, [r7, #20]
 8003fb0:	2b00      	cmp	r3, #0
 8003fb2:	d101      	bne.n	8003fb8 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8003fb4:	2300      	movs	r3, #0
 8003fb6:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8003fb8:	697b      	ldr	r3, [r7, #20]
 8003fba:	3b01      	subs	r3, #1
 8003fbc:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003fbe:	68fb      	ldr	r3, [r7, #12]
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	689a      	ldr	r2, [r3, #8]
 8003fc4:	68bb      	ldr	r3, [r7, #8]
 8003fc6:	4013      	ands	r3, r2
 8003fc8:	68ba      	ldr	r2, [r7, #8]
 8003fca:	429a      	cmp	r2, r3
 8003fcc:	bf0c      	ite	eq
 8003fce:	2301      	moveq	r3, #1
 8003fd0:	2300      	movne	r3, #0
 8003fd2:	b2db      	uxtb	r3, r3
 8003fd4:	461a      	mov	r2, r3
 8003fd6:	79fb      	ldrb	r3, [r7, #7]
 8003fd8:	429a      	cmp	r2, r3
 8003fda:	d19b      	bne.n	8003f14 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8003fdc:	2300      	movs	r3, #0
}
 8003fde:	4618      	mov	r0, r3
 8003fe0:	3720      	adds	r7, #32
 8003fe2:	46bd      	mov	sp, r7
 8003fe4:	bd80      	pop	{r7, pc}
 8003fe6:	bf00      	nop
 8003fe8:	20000028 	.word	0x20000028

08003fec <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003fec:	b580      	push	{r7, lr}
 8003fee:	b086      	sub	sp, #24
 8003ff0:	af02      	add	r7, sp, #8
 8003ff2:	60f8      	str	r0, [r7, #12]
 8003ff4:	60b9      	str	r1, [r7, #8]
 8003ff6:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	9300      	str	r3, [sp, #0]
 8003ffc:	68bb      	ldr	r3, [r7, #8]
 8003ffe:	2201      	movs	r2, #1
 8004000:	2102      	movs	r1, #2
 8004002:	68f8      	ldr	r0, [r7, #12]
 8004004:	f7ff ff6a 	bl	8003edc <SPI_WaitFlagStateUntilTimeout>
 8004008:	4603      	mov	r3, r0
 800400a:	2b00      	cmp	r3, #0
 800400c:	d007      	beq.n	800401e <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004012:	f043 0220 	orr.w	r2, r3, #32
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 800401a:	2303      	movs	r3, #3
 800401c:	e013      	b.n	8004046 <SPI_EndRxTxTransaction+0x5a>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	9300      	str	r3, [sp, #0]
 8004022:	68bb      	ldr	r3, [r7, #8]
 8004024:	2200      	movs	r2, #0
 8004026:	2180      	movs	r1, #128	@ 0x80
 8004028:	68f8      	ldr	r0, [r7, #12]
 800402a:	f7ff ff57 	bl	8003edc <SPI_WaitFlagStateUntilTimeout>
 800402e:	4603      	mov	r3, r0
 8004030:	2b00      	cmp	r3, #0
 8004032:	d007      	beq.n	8004044 <SPI_EndRxTxTransaction+0x58>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004034:	68fb      	ldr	r3, [r7, #12]
 8004036:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004038:	f043 0220 	orr.w	r2, r3, #32
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8004040:	2303      	movs	r3, #3
 8004042:	e000      	b.n	8004046 <SPI_EndRxTxTransaction+0x5a>
  }
  return HAL_OK;
 8004044:	2300      	movs	r3, #0
}
 8004046:	4618      	mov	r0, r3
 8004048:	3710      	adds	r7, #16
 800404a:	46bd      	mov	sp, r7
 800404c:	bd80      	pop	{r7, pc}

0800404e <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800404e:	b580      	push	{r7, lr}
 8004050:	b082      	sub	sp, #8
 8004052:	af00      	add	r7, sp, #0
 8004054:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	2b00      	cmp	r3, #0
 800405a:	d101      	bne.n	8004060 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800405c:	2301      	movs	r3, #1
 800405e:	e041      	b.n	80040e4 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004066:	b2db      	uxtb	r3, r3
 8004068:	2b00      	cmp	r3, #0
 800406a:	d106      	bne.n	800407a <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	2200      	movs	r2, #0
 8004070:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004074:	6878      	ldr	r0, [r7, #4]
 8004076:	f7fd fddb 	bl	8001c30 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	2202      	movs	r2, #2
 800407e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	681a      	ldr	r2, [r3, #0]
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	3304      	adds	r3, #4
 800408a:	4619      	mov	r1, r3
 800408c:	4610      	mov	r0, r2
 800408e:	f000 fca9 	bl	80049e4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	2201      	movs	r2, #1
 8004096:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	2201      	movs	r2, #1
 800409e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	2201      	movs	r2, #1
 80040a6:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	2201      	movs	r2, #1
 80040ae:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	2201      	movs	r2, #1
 80040b6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	2201      	movs	r2, #1
 80040be:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	2201      	movs	r2, #1
 80040c6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	2201      	movs	r2, #1
 80040ce:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	2201      	movs	r2, #1
 80040d6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	2201      	movs	r2, #1
 80040de:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80040e2:	2300      	movs	r3, #0
}
 80040e4:	4618      	mov	r0, r3
 80040e6:	3708      	adds	r7, #8
 80040e8:	46bd      	mov	sp, r7
 80040ea:	bd80      	pop	{r7, pc}

080040ec <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80040ec:	b480      	push	{r7}
 80040ee:	b085      	sub	sp, #20
 80040f0:	af00      	add	r7, sp, #0
 80040f2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80040fa:	b2db      	uxtb	r3, r3
 80040fc:	2b01      	cmp	r3, #1
 80040fe:	d001      	beq.n	8004104 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004100:	2301      	movs	r3, #1
 8004102:	e03a      	b.n	800417a <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	2202      	movs	r2, #2
 8004108:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	68da      	ldr	r2, [r3, #12]
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	f042 0201 	orr.w	r2, r2, #1
 800411a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	4a18      	ldr	r2, [pc, #96]	@ (8004184 <HAL_TIM_Base_Start_IT+0x98>)
 8004122:	4293      	cmp	r3, r2
 8004124:	d00e      	beq.n	8004144 <HAL_TIM_Base_Start_IT+0x58>
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800412e:	d009      	beq.n	8004144 <HAL_TIM_Base_Start_IT+0x58>
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	4a14      	ldr	r2, [pc, #80]	@ (8004188 <HAL_TIM_Base_Start_IT+0x9c>)
 8004136:	4293      	cmp	r3, r2
 8004138:	d004      	beq.n	8004144 <HAL_TIM_Base_Start_IT+0x58>
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	4a13      	ldr	r2, [pc, #76]	@ (800418c <HAL_TIM_Base_Start_IT+0xa0>)
 8004140:	4293      	cmp	r3, r2
 8004142:	d111      	bne.n	8004168 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	689b      	ldr	r3, [r3, #8]
 800414a:	f003 0307 	and.w	r3, r3, #7
 800414e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	2b06      	cmp	r3, #6
 8004154:	d010      	beq.n	8004178 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	681a      	ldr	r2, [r3, #0]
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	f042 0201 	orr.w	r2, r2, #1
 8004164:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004166:	e007      	b.n	8004178 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	681a      	ldr	r2, [r3, #0]
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	f042 0201 	orr.w	r2, r2, #1
 8004176:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004178:	2300      	movs	r3, #0
}
 800417a:	4618      	mov	r0, r3
 800417c:	3714      	adds	r7, #20
 800417e:	46bd      	mov	sp, r7
 8004180:	bc80      	pop	{r7}
 8004182:	4770      	bx	lr
 8004184:	40012c00 	.word	0x40012c00
 8004188:	40000400 	.word	0x40000400
 800418c:	40000800 	.word	0x40000800

08004190 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8004190:	b480      	push	{r7}
 8004192:	b083      	sub	sp, #12
 8004194:	af00      	add	r7, sp, #0
 8004196:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	68da      	ldr	r2, [r3, #12]
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	f022 0201 	bic.w	r2, r2, #1
 80041a6:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	6a1a      	ldr	r2, [r3, #32]
 80041ae:	f241 1311 	movw	r3, #4369	@ 0x1111
 80041b2:	4013      	ands	r3, r2
 80041b4:	2b00      	cmp	r3, #0
 80041b6:	d10f      	bne.n	80041d8 <HAL_TIM_Base_Stop_IT+0x48>
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	6a1a      	ldr	r2, [r3, #32]
 80041be:	f240 4344 	movw	r3, #1092	@ 0x444
 80041c2:	4013      	ands	r3, r2
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	d107      	bne.n	80041d8 <HAL_TIM_Base_Stop_IT+0x48>
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	681a      	ldr	r2, [r3, #0]
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	f022 0201 	bic.w	r2, r2, #1
 80041d6:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	2201      	movs	r2, #1
 80041dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 80041e0:	2300      	movs	r3, #0
}
 80041e2:	4618      	mov	r0, r3
 80041e4:	370c      	adds	r7, #12
 80041e6:	46bd      	mov	sp, r7
 80041e8:	bc80      	pop	{r7}
 80041ea:	4770      	bx	lr

080041ec <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80041ec:	b580      	push	{r7, lr}
 80041ee:	b082      	sub	sp, #8
 80041f0:	af00      	add	r7, sp, #0
 80041f2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	d101      	bne.n	80041fe <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80041fa:	2301      	movs	r3, #1
 80041fc:	e041      	b.n	8004282 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004204:	b2db      	uxtb	r3, r3
 8004206:	2b00      	cmp	r3, #0
 8004208:	d106      	bne.n	8004218 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	2200      	movs	r2, #0
 800420e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004212:	6878      	ldr	r0, [r7, #4]
 8004214:	f000 f839 	bl	800428a <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	2202      	movs	r2, #2
 800421c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	681a      	ldr	r2, [r3, #0]
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	3304      	adds	r3, #4
 8004228:	4619      	mov	r1, r3
 800422a:	4610      	mov	r0, r2
 800422c:	f000 fbda 	bl	80049e4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	2201      	movs	r2, #1
 8004234:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	2201      	movs	r2, #1
 800423c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	2201      	movs	r2, #1
 8004244:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	2201      	movs	r2, #1
 800424c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	2201      	movs	r2, #1
 8004254:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	2201      	movs	r2, #1
 800425c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	2201      	movs	r2, #1
 8004264:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	2201      	movs	r2, #1
 800426c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	2201      	movs	r2, #1
 8004274:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	2201      	movs	r2, #1
 800427c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004280:	2300      	movs	r3, #0
}
 8004282:	4618      	mov	r0, r3
 8004284:	3708      	adds	r7, #8
 8004286:	46bd      	mov	sp, r7
 8004288:	bd80      	pop	{r7, pc}

0800428a <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800428a:	b480      	push	{r7}
 800428c:	b083      	sub	sp, #12
 800428e:	af00      	add	r7, sp, #0
 8004290:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004292:	bf00      	nop
 8004294:	370c      	adds	r7, #12
 8004296:	46bd      	mov	sp, r7
 8004298:	bc80      	pop	{r7}
 800429a:	4770      	bx	lr

0800429c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800429c:	b580      	push	{r7, lr}
 800429e:	b084      	sub	sp, #16
 80042a0:	af00      	add	r7, sp, #0
 80042a2:	6078      	str	r0, [r7, #4]
 80042a4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80042a6:	683b      	ldr	r3, [r7, #0]
 80042a8:	2b00      	cmp	r3, #0
 80042aa:	d109      	bne.n	80042c0 <HAL_TIM_PWM_Start+0x24>
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80042b2:	b2db      	uxtb	r3, r3
 80042b4:	2b01      	cmp	r3, #1
 80042b6:	bf14      	ite	ne
 80042b8:	2301      	movne	r3, #1
 80042ba:	2300      	moveq	r3, #0
 80042bc:	b2db      	uxtb	r3, r3
 80042be:	e022      	b.n	8004306 <HAL_TIM_PWM_Start+0x6a>
 80042c0:	683b      	ldr	r3, [r7, #0]
 80042c2:	2b04      	cmp	r3, #4
 80042c4:	d109      	bne.n	80042da <HAL_TIM_PWM_Start+0x3e>
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80042cc:	b2db      	uxtb	r3, r3
 80042ce:	2b01      	cmp	r3, #1
 80042d0:	bf14      	ite	ne
 80042d2:	2301      	movne	r3, #1
 80042d4:	2300      	moveq	r3, #0
 80042d6:	b2db      	uxtb	r3, r3
 80042d8:	e015      	b.n	8004306 <HAL_TIM_PWM_Start+0x6a>
 80042da:	683b      	ldr	r3, [r7, #0]
 80042dc:	2b08      	cmp	r3, #8
 80042de:	d109      	bne.n	80042f4 <HAL_TIM_PWM_Start+0x58>
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80042e6:	b2db      	uxtb	r3, r3
 80042e8:	2b01      	cmp	r3, #1
 80042ea:	bf14      	ite	ne
 80042ec:	2301      	movne	r3, #1
 80042ee:	2300      	moveq	r3, #0
 80042f0:	b2db      	uxtb	r3, r3
 80042f2:	e008      	b.n	8004306 <HAL_TIM_PWM_Start+0x6a>
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80042fa:	b2db      	uxtb	r3, r3
 80042fc:	2b01      	cmp	r3, #1
 80042fe:	bf14      	ite	ne
 8004300:	2301      	movne	r3, #1
 8004302:	2300      	moveq	r3, #0
 8004304:	b2db      	uxtb	r3, r3
 8004306:	2b00      	cmp	r3, #0
 8004308:	d001      	beq.n	800430e <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800430a:	2301      	movs	r3, #1
 800430c:	e05e      	b.n	80043cc <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800430e:	683b      	ldr	r3, [r7, #0]
 8004310:	2b00      	cmp	r3, #0
 8004312:	d104      	bne.n	800431e <HAL_TIM_PWM_Start+0x82>
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	2202      	movs	r2, #2
 8004318:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800431c:	e013      	b.n	8004346 <HAL_TIM_PWM_Start+0xaa>
 800431e:	683b      	ldr	r3, [r7, #0]
 8004320:	2b04      	cmp	r3, #4
 8004322:	d104      	bne.n	800432e <HAL_TIM_PWM_Start+0x92>
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	2202      	movs	r2, #2
 8004328:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800432c:	e00b      	b.n	8004346 <HAL_TIM_PWM_Start+0xaa>
 800432e:	683b      	ldr	r3, [r7, #0]
 8004330:	2b08      	cmp	r3, #8
 8004332:	d104      	bne.n	800433e <HAL_TIM_PWM_Start+0xa2>
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	2202      	movs	r2, #2
 8004338:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800433c:	e003      	b.n	8004346 <HAL_TIM_PWM_Start+0xaa>
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	2202      	movs	r2, #2
 8004342:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	2201      	movs	r2, #1
 800434c:	6839      	ldr	r1, [r7, #0]
 800434e:	4618      	mov	r0, r3
 8004350:	f000 fdd4 	bl	8004efc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	4a1e      	ldr	r2, [pc, #120]	@ (80043d4 <HAL_TIM_PWM_Start+0x138>)
 800435a:	4293      	cmp	r3, r2
 800435c:	d107      	bne.n	800436e <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800436c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	4a18      	ldr	r2, [pc, #96]	@ (80043d4 <HAL_TIM_PWM_Start+0x138>)
 8004374:	4293      	cmp	r3, r2
 8004376:	d00e      	beq.n	8004396 <HAL_TIM_PWM_Start+0xfa>
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004380:	d009      	beq.n	8004396 <HAL_TIM_PWM_Start+0xfa>
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	4a14      	ldr	r2, [pc, #80]	@ (80043d8 <HAL_TIM_PWM_Start+0x13c>)
 8004388:	4293      	cmp	r3, r2
 800438a:	d004      	beq.n	8004396 <HAL_TIM_PWM_Start+0xfa>
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	4a12      	ldr	r2, [pc, #72]	@ (80043dc <HAL_TIM_PWM_Start+0x140>)
 8004392:	4293      	cmp	r3, r2
 8004394:	d111      	bne.n	80043ba <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	689b      	ldr	r3, [r3, #8]
 800439c:	f003 0307 	and.w	r3, r3, #7
 80043a0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	2b06      	cmp	r3, #6
 80043a6:	d010      	beq.n	80043ca <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	681a      	ldr	r2, [r3, #0]
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	f042 0201 	orr.w	r2, r2, #1
 80043b6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80043b8:	e007      	b.n	80043ca <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	681a      	ldr	r2, [r3, #0]
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	f042 0201 	orr.w	r2, r2, #1
 80043c8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80043ca:	2300      	movs	r3, #0
}
 80043cc:	4618      	mov	r0, r3
 80043ce:	3710      	adds	r7, #16
 80043d0:	46bd      	mov	sp, r7
 80043d2:	bd80      	pop	{r7, pc}
 80043d4:	40012c00 	.word	0x40012c00
 80043d8:	40000400 	.word	0x40000400
 80043dc:	40000800 	.word	0x40000800

080043e0 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80043e0:	b580      	push	{r7, lr}
 80043e2:	b082      	sub	sp, #8
 80043e4:	af00      	add	r7, sp, #0
 80043e6:	6078      	str	r0, [r7, #4]
 80043e8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	2200      	movs	r2, #0
 80043f0:	6839      	ldr	r1, [r7, #0]
 80043f2:	4618      	mov	r0, r3
 80043f4:	f000 fd82 	bl	8004efc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	4a29      	ldr	r2, [pc, #164]	@ (80044a4 <HAL_TIM_PWM_Stop+0xc4>)
 80043fe:	4293      	cmp	r3, r2
 8004400:	d117      	bne.n	8004432 <HAL_TIM_PWM_Stop+0x52>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	6a1a      	ldr	r2, [r3, #32]
 8004408:	f241 1311 	movw	r3, #4369	@ 0x1111
 800440c:	4013      	ands	r3, r2
 800440e:	2b00      	cmp	r3, #0
 8004410:	d10f      	bne.n	8004432 <HAL_TIM_PWM_Stop+0x52>
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	6a1a      	ldr	r2, [r3, #32]
 8004418:	f240 4344 	movw	r3, #1092	@ 0x444
 800441c:	4013      	ands	r3, r2
 800441e:	2b00      	cmp	r3, #0
 8004420:	d107      	bne.n	8004432 <HAL_TIM_PWM_Stop+0x52>
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004430:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	6a1a      	ldr	r2, [r3, #32]
 8004438:	f241 1311 	movw	r3, #4369	@ 0x1111
 800443c:	4013      	ands	r3, r2
 800443e:	2b00      	cmp	r3, #0
 8004440:	d10f      	bne.n	8004462 <HAL_TIM_PWM_Stop+0x82>
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	6a1a      	ldr	r2, [r3, #32]
 8004448:	f240 4344 	movw	r3, #1092	@ 0x444
 800444c:	4013      	ands	r3, r2
 800444e:	2b00      	cmp	r3, #0
 8004450:	d107      	bne.n	8004462 <HAL_TIM_PWM_Stop+0x82>
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	681a      	ldr	r2, [r3, #0]
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	f022 0201 	bic.w	r2, r2, #1
 8004460:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8004462:	683b      	ldr	r3, [r7, #0]
 8004464:	2b00      	cmp	r3, #0
 8004466:	d104      	bne.n	8004472 <HAL_TIM_PWM_Stop+0x92>
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	2201      	movs	r2, #1
 800446c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004470:	e013      	b.n	800449a <HAL_TIM_PWM_Stop+0xba>
 8004472:	683b      	ldr	r3, [r7, #0]
 8004474:	2b04      	cmp	r3, #4
 8004476:	d104      	bne.n	8004482 <HAL_TIM_PWM_Stop+0xa2>
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	2201      	movs	r2, #1
 800447c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004480:	e00b      	b.n	800449a <HAL_TIM_PWM_Stop+0xba>
 8004482:	683b      	ldr	r3, [r7, #0]
 8004484:	2b08      	cmp	r3, #8
 8004486:	d104      	bne.n	8004492 <HAL_TIM_PWM_Stop+0xb2>
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	2201      	movs	r2, #1
 800448c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004490:	e003      	b.n	800449a <HAL_TIM_PWM_Stop+0xba>
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	2201      	movs	r2, #1
 8004496:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Return function status */
  return HAL_OK;
 800449a:	2300      	movs	r3, #0
}
 800449c:	4618      	mov	r0, r3
 800449e:	3708      	adds	r7, #8
 80044a0:	46bd      	mov	sp, r7
 80044a2:	bd80      	pop	{r7, pc}
 80044a4:	40012c00 	.word	0x40012c00

080044a8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80044a8:	b580      	push	{r7, lr}
 80044aa:	b084      	sub	sp, #16
 80044ac:	af00      	add	r7, sp, #0
 80044ae:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	68db      	ldr	r3, [r3, #12]
 80044b6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	691b      	ldr	r3, [r3, #16]
 80044be:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80044c0:	68bb      	ldr	r3, [r7, #8]
 80044c2:	f003 0302 	and.w	r3, r3, #2
 80044c6:	2b00      	cmp	r3, #0
 80044c8:	d020      	beq.n	800450c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	f003 0302 	and.w	r3, r3, #2
 80044d0:	2b00      	cmp	r3, #0
 80044d2:	d01b      	beq.n	800450c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	f06f 0202 	mvn.w	r2, #2
 80044dc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	2201      	movs	r2, #1
 80044e2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	699b      	ldr	r3, [r3, #24]
 80044ea:	f003 0303 	and.w	r3, r3, #3
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d003      	beq.n	80044fa <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80044f2:	6878      	ldr	r0, [r7, #4]
 80044f4:	f000 fa5a 	bl	80049ac <HAL_TIM_IC_CaptureCallback>
 80044f8:	e005      	b.n	8004506 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80044fa:	6878      	ldr	r0, [r7, #4]
 80044fc:	f000 fa4d 	bl	800499a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004500:	6878      	ldr	r0, [r7, #4]
 8004502:	f000 fa5c 	bl	80049be <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	2200      	movs	r2, #0
 800450a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800450c:	68bb      	ldr	r3, [r7, #8]
 800450e:	f003 0304 	and.w	r3, r3, #4
 8004512:	2b00      	cmp	r3, #0
 8004514:	d020      	beq.n	8004558 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	f003 0304 	and.w	r3, r3, #4
 800451c:	2b00      	cmp	r3, #0
 800451e:	d01b      	beq.n	8004558 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	f06f 0204 	mvn.w	r2, #4
 8004528:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	2202      	movs	r2, #2
 800452e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	699b      	ldr	r3, [r3, #24]
 8004536:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800453a:	2b00      	cmp	r3, #0
 800453c:	d003      	beq.n	8004546 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800453e:	6878      	ldr	r0, [r7, #4]
 8004540:	f000 fa34 	bl	80049ac <HAL_TIM_IC_CaptureCallback>
 8004544:	e005      	b.n	8004552 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004546:	6878      	ldr	r0, [r7, #4]
 8004548:	f000 fa27 	bl	800499a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800454c:	6878      	ldr	r0, [r7, #4]
 800454e:	f000 fa36 	bl	80049be <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	2200      	movs	r2, #0
 8004556:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004558:	68bb      	ldr	r3, [r7, #8]
 800455a:	f003 0308 	and.w	r3, r3, #8
 800455e:	2b00      	cmp	r3, #0
 8004560:	d020      	beq.n	80045a4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	f003 0308 	and.w	r3, r3, #8
 8004568:	2b00      	cmp	r3, #0
 800456a:	d01b      	beq.n	80045a4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	f06f 0208 	mvn.w	r2, #8
 8004574:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	2204      	movs	r2, #4
 800457a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	69db      	ldr	r3, [r3, #28]
 8004582:	f003 0303 	and.w	r3, r3, #3
 8004586:	2b00      	cmp	r3, #0
 8004588:	d003      	beq.n	8004592 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800458a:	6878      	ldr	r0, [r7, #4]
 800458c:	f000 fa0e 	bl	80049ac <HAL_TIM_IC_CaptureCallback>
 8004590:	e005      	b.n	800459e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004592:	6878      	ldr	r0, [r7, #4]
 8004594:	f000 fa01 	bl	800499a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004598:	6878      	ldr	r0, [r7, #4]
 800459a:	f000 fa10 	bl	80049be <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	2200      	movs	r2, #0
 80045a2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80045a4:	68bb      	ldr	r3, [r7, #8]
 80045a6:	f003 0310 	and.w	r3, r3, #16
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	d020      	beq.n	80045f0 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	f003 0310 	and.w	r3, r3, #16
 80045b4:	2b00      	cmp	r3, #0
 80045b6:	d01b      	beq.n	80045f0 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	f06f 0210 	mvn.w	r2, #16
 80045c0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	2208      	movs	r2, #8
 80045c6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	69db      	ldr	r3, [r3, #28]
 80045ce:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80045d2:	2b00      	cmp	r3, #0
 80045d4:	d003      	beq.n	80045de <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80045d6:	6878      	ldr	r0, [r7, #4]
 80045d8:	f000 f9e8 	bl	80049ac <HAL_TIM_IC_CaptureCallback>
 80045dc:	e005      	b.n	80045ea <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80045de:	6878      	ldr	r0, [r7, #4]
 80045e0:	f000 f9db 	bl	800499a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80045e4:	6878      	ldr	r0, [r7, #4]
 80045e6:	f000 f9ea 	bl	80049be <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	2200      	movs	r2, #0
 80045ee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80045f0:	68bb      	ldr	r3, [r7, #8]
 80045f2:	f003 0301 	and.w	r3, r3, #1
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	d00c      	beq.n	8004614 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	f003 0301 	and.w	r3, r3, #1
 8004600:	2b00      	cmp	r3, #0
 8004602:	d007      	beq.n	8004614 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	f06f 0201 	mvn.w	r2, #1
 800460c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800460e:	6878      	ldr	r0, [r7, #4]
 8004610:	f7fc f94c 	bl	80008ac <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8004614:	68bb      	ldr	r3, [r7, #8]
 8004616:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800461a:	2b00      	cmp	r3, #0
 800461c:	d00c      	beq.n	8004638 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004624:	2b00      	cmp	r3, #0
 8004626:	d007      	beq.n	8004638 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8004630:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004632:	6878      	ldr	r0, [r7, #4]
 8004634:	f000 fd3e 	bl	80050b4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004638:	68bb      	ldr	r3, [r7, #8]
 800463a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800463e:	2b00      	cmp	r3, #0
 8004640:	d00c      	beq.n	800465c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004648:	2b00      	cmp	r3, #0
 800464a:	d007      	beq.n	800465c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004654:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004656:	6878      	ldr	r0, [r7, #4]
 8004658:	f000 f9ba 	bl	80049d0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800465c:	68bb      	ldr	r3, [r7, #8]
 800465e:	f003 0320 	and.w	r3, r3, #32
 8004662:	2b00      	cmp	r3, #0
 8004664:	d00c      	beq.n	8004680 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	f003 0320 	and.w	r3, r3, #32
 800466c:	2b00      	cmp	r3, #0
 800466e:	d007      	beq.n	8004680 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	f06f 0220 	mvn.w	r2, #32
 8004678:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800467a:	6878      	ldr	r0, [r7, #4]
 800467c:	f000 fd11 	bl	80050a2 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004680:	bf00      	nop
 8004682:	3710      	adds	r7, #16
 8004684:	46bd      	mov	sp, r7
 8004686:	bd80      	pop	{r7, pc}

08004688 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004688:	b580      	push	{r7, lr}
 800468a:	b086      	sub	sp, #24
 800468c:	af00      	add	r7, sp, #0
 800468e:	60f8      	str	r0, [r7, #12]
 8004690:	60b9      	str	r1, [r7, #8]
 8004692:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004694:	2300      	movs	r3, #0
 8004696:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800469e:	2b01      	cmp	r3, #1
 80046a0:	d101      	bne.n	80046a6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80046a2:	2302      	movs	r3, #2
 80046a4:	e0ae      	b.n	8004804 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80046a6:	68fb      	ldr	r3, [r7, #12]
 80046a8:	2201      	movs	r2, #1
 80046aa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	2b0c      	cmp	r3, #12
 80046b2:	f200 809f 	bhi.w	80047f4 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80046b6:	a201      	add	r2, pc, #4	@ (adr r2, 80046bc <HAL_TIM_PWM_ConfigChannel+0x34>)
 80046b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80046bc:	080046f1 	.word	0x080046f1
 80046c0:	080047f5 	.word	0x080047f5
 80046c4:	080047f5 	.word	0x080047f5
 80046c8:	080047f5 	.word	0x080047f5
 80046cc:	08004731 	.word	0x08004731
 80046d0:	080047f5 	.word	0x080047f5
 80046d4:	080047f5 	.word	0x080047f5
 80046d8:	080047f5 	.word	0x080047f5
 80046dc:	08004773 	.word	0x08004773
 80046e0:	080047f5 	.word	0x080047f5
 80046e4:	080047f5 	.word	0x080047f5
 80046e8:	080047f5 	.word	0x080047f5
 80046ec:	080047b3 	.word	0x080047b3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	68b9      	ldr	r1, [r7, #8]
 80046f6:	4618      	mov	r0, r3
 80046f8:	f000 f9e2 	bl	8004ac0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	699a      	ldr	r2, [r3, #24]
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	f042 0208 	orr.w	r2, r2, #8
 800470a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	699a      	ldr	r2, [r3, #24]
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	f022 0204 	bic.w	r2, r2, #4
 800471a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	6999      	ldr	r1, [r3, #24]
 8004722:	68bb      	ldr	r3, [r7, #8]
 8004724:	691a      	ldr	r2, [r3, #16]
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	430a      	orrs	r2, r1
 800472c:	619a      	str	r2, [r3, #24]
      break;
 800472e:	e064      	b.n	80047fa <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	68b9      	ldr	r1, [r7, #8]
 8004736:	4618      	mov	r0, r3
 8004738:	f000 fa28 	bl	8004b8c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	699a      	ldr	r2, [r3, #24]
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800474a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	699a      	ldr	r2, [r3, #24]
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800475a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	6999      	ldr	r1, [r3, #24]
 8004762:	68bb      	ldr	r3, [r7, #8]
 8004764:	691b      	ldr	r3, [r3, #16]
 8004766:	021a      	lsls	r2, r3, #8
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	430a      	orrs	r2, r1
 800476e:	619a      	str	r2, [r3, #24]
      break;
 8004770:	e043      	b.n	80047fa <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	68b9      	ldr	r1, [r7, #8]
 8004778:	4618      	mov	r0, r3
 800477a:	f000 fa71 	bl	8004c60 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	69da      	ldr	r2, [r3, #28]
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	f042 0208 	orr.w	r2, r2, #8
 800478c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	69da      	ldr	r2, [r3, #28]
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	f022 0204 	bic.w	r2, r2, #4
 800479c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800479e:	68fb      	ldr	r3, [r7, #12]
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	69d9      	ldr	r1, [r3, #28]
 80047a4:	68bb      	ldr	r3, [r7, #8]
 80047a6:	691a      	ldr	r2, [r3, #16]
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	430a      	orrs	r2, r1
 80047ae:	61da      	str	r2, [r3, #28]
      break;
 80047b0:	e023      	b.n	80047fa <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	68b9      	ldr	r1, [r7, #8]
 80047b8:	4618      	mov	r0, r3
 80047ba:	f000 fabb 	bl	8004d34 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	69da      	ldr	r2, [r3, #28]
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80047cc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80047ce:	68fb      	ldr	r3, [r7, #12]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	69da      	ldr	r2, [r3, #28]
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80047dc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	69d9      	ldr	r1, [r3, #28]
 80047e4:	68bb      	ldr	r3, [r7, #8]
 80047e6:	691b      	ldr	r3, [r3, #16]
 80047e8:	021a      	lsls	r2, r3, #8
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	430a      	orrs	r2, r1
 80047f0:	61da      	str	r2, [r3, #28]
      break;
 80047f2:	e002      	b.n	80047fa <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80047f4:	2301      	movs	r3, #1
 80047f6:	75fb      	strb	r3, [r7, #23]
      break;
 80047f8:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80047fa:	68fb      	ldr	r3, [r7, #12]
 80047fc:	2200      	movs	r2, #0
 80047fe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004802:	7dfb      	ldrb	r3, [r7, #23]
}
 8004804:	4618      	mov	r0, r3
 8004806:	3718      	adds	r7, #24
 8004808:	46bd      	mov	sp, r7
 800480a:	bd80      	pop	{r7, pc}

0800480c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800480c:	b580      	push	{r7, lr}
 800480e:	b084      	sub	sp, #16
 8004810:	af00      	add	r7, sp, #0
 8004812:	6078      	str	r0, [r7, #4]
 8004814:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004816:	2300      	movs	r3, #0
 8004818:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004820:	2b01      	cmp	r3, #1
 8004822:	d101      	bne.n	8004828 <HAL_TIM_ConfigClockSource+0x1c>
 8004824:	2302      	movs	r3, #2
 8004826:	e0b4      	b.n	8004992 <HAL_TIM_ConfigClockSource+0x186>
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	2201      	movs	r2, #1
 800482c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	2202      	movs	r2, #2
 8004834:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	689b      	ldr	r3, [r3, #8]
 800483e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004840:	68bb      	ldr	r3, [r7, #8]
 8004842:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8004846:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004848:	68bb      	ldr	r3, [r7, #8]
 800484a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800484e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	68ba      	ldr	r2, [r7, #8]
 8004856:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004858:	683b      	ldr	r3, [r7, #0]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004860:	d03e      	beq.n	80048e0 <HAL_TIM_ConfigClockSource+0xd4>
 8004862:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004866:	f200 8087 	bhi.w	8004978 <HAL_TIM_ConfigClockSource+0x16c>
 800486a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800486e:	f000 8086 	beq.w	800497e <HAL_TIM_ConfigClockSource+0x172>
 8004872:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004876:	d87f      	bhi.n	8004978 <HAL_TIM_ConfigClockSource+0x16c>
 8004878:	2b70      	cmp	r3, #112	@ 0x70
 800487a:	d01a      	beq.n	80048b2 <HAL_TIM_ConfigClockSource+0xa6>
 800487c:	2b70      	cmp	r3, #112	@ 0x70
 800487e:	d87b      	bhi.n	8004978 <HAL_TIM_ConfigClockSource+0x16c>
 8004880:	2b60      	cmp	r3, #96	@ 0x60
 8004882:	d050      	beq.n	8004926 <HAL_TIM_ConfigClockSource+0x11a>
 8004884:	2b60      	cmp	r3, #96	@ 0x60
 8004886:	d877      	bhi.n	8004978 <HAL_TIM_ConfigClockSource+0x16c>
 8004888:	2b50      	cmp	r3, #80	@ 0x50
 800488a:	d03c      	beq.n	8004906 <HAL_TIM_ConfigClockSource+0xfa>
 800488c:	2b50      	cmp	r3, #80	@ 0x50
 800488e:	d873      	bhi.n	8004978 <HAL_TIM_ConfigClockSource+0x16c>
 8004890:	2b40      	cmp	r3, #64	@ 0x40
 8004892:	d058      	beq.n	8004946 <HAL_TIM_ConfigClockSource+0x13a>
 8004894:	2b40      	cmp	r3, #64	@ 0x40
 8004896:	d86f      	bhi.n	8004978 <HAL_TIM_ConfigClockSource+0x16c>
 8004898:	2b30      	cmp	r3, #48	@ 0x30
 800489a:	d064      	beq.n	8004966 <HAL_TIM_ConfigClockSource+0x15a>
 800489c:	2b30      	cmp	r3, #48	@ 0x30
 800489e:	d86b      	bhi.n	8004978 <HAL_TIM_ConfigClockSource+0x16c>
 80048a0:	2b20      	cmp	r3, #32
 80048a2:	d060      	beq.n	8004966 <HAL_TIM_ConfigClockSource+0x15a>
 80048a4:	2b20      	cmp	r3, #32
 80048a6:	d867      	bhi.n	8004978 <HAL_TIM_ConfigClockSource+0x16c>
 80048a8:	2b00      	cmp	r3, #0
 80048aa:	d05c      	beq.n	8004966 <HAL_TIM_ConfigClockSource+0x15a>
 80048ac:	2b10      	cmp	r3, #16
 80048ae:	d05a      	beq.n	8004966 <HAL_TIM_ConfigClockSource+0x15a>
 80048b0:	e062      	b.n	8004978 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80048b6:	683b      	ldr	r3, [r7, #0]
 80048b8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80048ba:	683b      	ldr	r3, [r7, #0]
 80048bc:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80048be:	683b      	ldr	r3, [r7, #0]
 80048c0:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80048c2:	f000 fafc 	bl	8004ebe <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	689b      	ldr	r3, [r3, #8]
 80048cc:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80048ce:	68bb      	ldr	r3, [r7, #8]
 80048d0:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80048d4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	68ba      	ldr	r2, [r7, #8]
 80048dc:	609a      	str	r2, [r3, #8]
      break;
 80048de:	e04f      	b.n	8004980 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80048e4:	683b      	ldr	r3, [r7, #0]
 80048e6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80048e8:	683b      	ldr	r3, [r7, #0]
 80048ea:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80048ec:	683b      	ldr	r3, [r7, #0]
 80048ee:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80048f0:	f000 fae5 	bl	8004ebe <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	689a      	ldr	r2, [r3, #8]
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004902:	609a      	str	r2, [r3, #8]
      break;
 8004904:	e03c      	b.n	8004980 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800490a:	683b      	ldr	r3, [r7, #0]
 800490c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800490e:	683b      	ldr	r3, [r7, #0]
 8004910:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004912:	461a      	mov	r2, r3
 8004914:	f000 fa5c 	bl	8004dd0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	2150      	movs	r1, #80	@ 0x50
 800491e:	4618      	mov	r0, r3
 8004920:	f000 fab3 	bl	8004e8a <TIM_ITRx_SetConfig>
      break;
 8004924:	e02c      	b.n	8004980 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800492a:	683b      	ldr	r3, [r7, #0]
 800492c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800492e:	683b      	ldr	r3, [r7, #0]
 8004930:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004932:	461a      	mov	r2, r3
 8004934:	f000 fa7a 	bl	8004e2c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	2160      	movs	r1, #96	@ 0x60
 800493e:	4618      	mov	r0, r3
 8004940:	f000 faa3 	bl	8004e8a <TIM_ITRx_SetConfig>
      break;
 8004944:	e01c      	b.n	8004980 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800494a:	683b      	ldr	r3, [r7, #0]
 800494c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800494e:	683b      	ldr	r3, [r7, #0]
 8004950:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004952:	461a      	mov	r2, r3
 8004954:	f000 fa3c 	bl	8004dd0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	2140      	movs	r1, #64	@ 0x40
 800495e:	4618      	mov	r0, r3
 8004960:	f000 fa93 	bl	8004e8a <TIM_ITRx_SetConfig>
      break;
 8004964:	e00c      	b.n	8004980 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	681a      	ldr	r2, [r3, #0]
 800496a:	683b      	ldr	r3, [r7, #0]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	4619      	mov	r1, r3
 8004970:	4610      	mov	r0, r2
 8004972:	f000 fa8a 	bl	8004e8a <TIM_ITRx_SetConfig>
      break;
 8004976:	e003      	b.n	8004980 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004978:	2301      	movs	r3, #1
 800497a:	73fb      	strb	r3, [r7, #15]
      break;
 800497c:	e000      	b.n	8004980 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800497e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	2201      	movs	r2, #1
 8004984:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	2200      	movs	r2, #0
 800498c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004990:	7bfb      	ldrb	r3, [r7, #15]
}
 8004992:	4618      	mov	r0, r3
 8004994:	3710      	adds	r7, #16
 8004996:	46bd      	mov	sp, r7
 8004998:	bd80      	pop	{r7, pc}

0800499a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800499a:	b480      	push	{r7}
 800499c:	b083      	sub	sp, #12
 800499e:	af00      	add	r7, sp, #0
 80049a0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80049a2:	bf00      	nop
 80049a4:	370c      	adds	r7, #12
 80049a6:	46bd      	mov	sp, r7
 80049a8:	bc80      	pop	{r7}
 80049aa:	4770      	bx	lr

080049ac <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80049ac:	b480      	push	{r7}
 80049ae:	b083      	sub	sp, #12
 80049b0:	af00      	add	r7, sp, #0
 80049b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80049b4:	bf00      	nop
 80049b6:	370c      	adds	r7, #12
 80049b8:	46bd      	mov	sp, r7
 80049ba:	bc80      	pop	{r7}
 80049bc:	4770      	bx	lr

080049be <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80049be:	b480      	push	{r7}
 80049c0:	b083      	sub	sp, #12
 80049c2:	af00      	add	r7, sp, #0
 80049c4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80049c6:	bf00      	nop
 80049c8:	370c      	adds	r7, #12
 80049ca:	46bd      	mov	sp, r7
 80049cc:	bc80      	pop	{r7}
 80049ce:	4770      	bx	lr

080049d0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80049d0:	b480      	push	{r7}
 80049d2:	b083      	sub	sp, #12
 80049d4:	af00      	add	r7, sp, #0
 80049d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80049d8:	bf00      	nop
 80049da:	370c      	adds	r7, #12
 80049dc:	46bd      	mov	sp, r7
 80049de:	bc80      	pop	{r7}
 80049e0:	4770      	bx	lr
	...

080049e4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80049e4:	b480      	push	{r7}
 80049e6:	b085      	sub	sp, #20
 80049e8:	af00      	add	r7, sp, #0
 80049ea:	6078      	str	r0, [r7, #4]
 80049ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	4a2f      	ldr	r2, [pc, #188]	@ (8004ab4 <TIM_Base_SetConfig+0xd0>)
 80049f8:	4293      	cmp	r3, r2
 80049fa:	d00b      	beq.n	8004a14 <TIM_Base_SetConfig+0x30>
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004a02:	d007      	beq.n	8004a14 <TIM_Base_SetConfig+0x30>
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	4a2c      	ldr	r2, [pc, #176]	@ (8004ab8 <TIM_Base_SetConfig+0xd4>)
 8004a08:	4293      	cmp	r3, r2
 8004a0a:	d003      	beq.n	8004a14 <TIM_Base_SetConfig+0x30>
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	4a2b      	ldr	r2, [pc, #172]	@ (8004abc <TIM_Base_SetConfig+0xd8>)
 8004a10:	4293      	cmp	r3, r2
 8004a12:	d108      	bne.n	8004a26 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004a1a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004a1c:	683b      	ldr	r3, [r7, #0]
 8004a1e:	685b      	ldr	r3, [r3, #4]
 8004a20:	68fa      	ldr	r2, [r7, #12]
 8004a22:	4313      	orrs	r3, r2
 8004a24:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	4a22      	ldr	r2, [pc, #136]	@ (8004ab4 <TIM_Base_SetConfig+0xd0>)
 8004a2a:	4293      	cmp	r3, r2
 8004a2c:	d00b      	beq.n	8004a46 <TIM_Base_SetConfig+0x62>
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004a34:	d007      	beq.n	8004a46 <TIM_Base_SetConfig+0x62>
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	4a1f      	ldr	r2, [pc, #124]	@ (8004ab8 <TIM_Base_SetConfig+0xd4>)
 8004a3a:	4293      	cmp	r3, r2
 8004a3c:	d003      	beq.n	8004a46 <TIM_Base_SetConfig+0x62>
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	4a1e      	ldr	r2, [pc, #120]	@ (8004abc <TIM_Base_SetConfig+0xd8>)
 8004a42:	4293      	cmp	r3, r2
 8004a44:	d108      	bne.n	8004a58 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004a4c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004a4e:	683b      	ldr	r3, [r7, #0]
 8004a50:	68db      	ldr	r3, [r3, #12]
 8004a52:	68fa      	ldr	r2, [r7, #12]
 8004a54:	4313      	orrs	r3, r2
 8004a56:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004a5e:	683b      	ldr	r3, [r7, #0]
 8004a60:	695b      	ldr	r3, [r3, #20]
 8004a62:	4313      	orrs	r3, r2
 8004a64:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	68fa      	ldr	r2, [r7, #12]
 8004a6a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004a6c:	683b      	ldr	r3, [r7, #0]
 8004a6e:	689a      	ldr	r2, [r3, #8]
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004a74:	683b      	ldr	r3, [r7, #0]
 8004a76:	681a      	ldr	r2, [r3, #0]
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	4a0d      	ldr	r2, [pc, #52]	@ (8004ab4 <TIM_Base_SetConfig+0xd0>)
 8004a80:	4293      	cmp	r3, r2
 8004a82:	d103      	bne.n	8004a8c <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004a84:	683b      	ldr	r3, [r7, #0]
 8004a86:	691a      	ldr	r2, [r3, #16]
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	2201      	movs	r2, #1
 8004a90:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	691b      	ldr	r3, [r3, #16]
 8004a96:	f003 0301 	and.w	r3, r3, #1
 8004a9a:	2b00      	cmp	r3, #0
 8004a9c:	d005      	beq.n	8004aaa <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	691b      	ldr	r3, [r3, #16]
 8004aa2:	f023 0201 	bic.w	r2, r3, #1
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	611a      	str	r2, [r3, #16]
  }
}
 8004aaa:	bf00      	nop
 8004aac:	3714      	adds	r7, #20
 8004aae:	46bd      	mov	sp, r7
 8004ab0:	bc80      	pop	{r7}
 8004ab2:	4770      	bx	lr
 8004ab4:	40012c00 	.word	0x40012c00
 8004ab8:	40000400 	.word	0x40000400
 8004abc:	40000800 	.word	0x40000800

08004ac0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004ac0:	b480      	push	{r7}
 8004ac2:	b087      	sub	sp, #28
 8004ac4:	af00      	add	r7, sp, #0
 8004ac6:	6078      	str	r0, [r7, #4]
 8004ac8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	6a1b      	ldr	r3, [r3, #32]
 8004ace:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	6a1b      	ldr	r3, [r3, #32]
 8004ad4:	f023 0201 	bic.w	r2, r3, #1
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	685b      	ldr	r3, [r3, #4]
 8004ae0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	699b      	ldr	r3, [r3, #24]
 8004ae6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004aee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	f023 0303 	bic.w	r3, r3, #3
 8004af6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004af8:	683b      	ldr	r3, [r7, #0]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	68fa      	ldr	r2, [r7, #12]
 8004afe:	4313      	orrs	r3, r2
 8004b00:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004b02:	697b      	ldr	r3, [r7, #20]
 8004b04:	f023 0302 	bic.w	r3, r3, #2
 8004b08:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004b0a:	683b      	ldr	r3, [r7, #0]
 8004b0c:	689b      	ldr	r3, [r3, #8]
 8004b0e:	697a      	ldr	r2, [r7, #20]
 8004b10:	4313      	orrs	r3, r2
 8004b12:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	4a1c      	ldr	r2, [pc, #112]	@ (8004b88 <TIM_OC1_SetConfig+0xc8>)
 8004b18:	4293      	cmp	r3, r2
 8004b1a:	d10c      	bne.n	8004b36 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004b1c:	697b      	ldr	r3, [r7, #20]
 8004b1e:	f023 0308 	bic.w	r3, r3, #8
 8004b22:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004b24:	683b      	ldr	r3, [r7, #0]
 8004b26:	68db      	ldr	r3, [r3, #12]
 8004b28:	697a      	ldr	r2, [r7, #20]
 8004b2a:	4313      	orrs	r3, r2
 8004b2c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004b2e:	697b      	ldr	r3, [r7, #20]
 8004b30:	f023 0304 	bic.w	r3, r3, #4
 8004b34:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	4a13      	ldr	r2, [pc, #76]	@ (8004b88 <TIM_OC1_SetConfig+0xc8>)
 8004b3a:	4293      	cmp	r3, r2
 8004b3c:	d111      	bne.n	8004b62 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004b3e:	693b      	ldr	r3, [r7, #16]
 8004b40:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004b44:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004b46:	693b      	ldr	r3, [r7, #16]
 8004b48:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004b4c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004b4e:	683b      	ldr	r3, [r7, #0]
 8004b50:	695b      	ldr	r3, [r3, #20]
 8004b52:	693a      	ldr	r2, [r7, #16]
 8004b54:	4313      	orrs	r3, r2
 8004b56:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004b58:	683b      	ldr	r3, [r7, #0]
 8004b5a:	699b      	ldr	r3, [r3, #24]
 8004b5c:	693a      	ldr	r2, [r7, #16]
 8004b5e:	4313      	orrs	r3, r2
 8004b60:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	693a      	ldr	r2, [r7, #16]
 8004b66:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	68fa      	ldr	r2, [r7, #12]
 8004b6c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004b6e:	683b      	ldr	r3, [r7, #0]
 8004b70:	685a      	ldr	r2, [r3, #4]
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	697a      	ldr	r2, [r7, #20]
 8004b7a:	621a      	str	r2, [r3, #32]
}
 8004b7c:	bf00      	nop
 8004b7e:	371c      	adds	r7, #28
 8004b80:	46bd      	mov	sp, r7
 8004b82:	bc80      	pop	{r7}
 8004b84:	4770      	bx	lr
 8004b86:	bf00      	nop
 8004b88:	40012c00 	.word	0x40012c00

08004b8c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004b8c:	b480      	push	{r7}
 8004b8e:	b087      	sub	sp, #28
 8004b90:	af00      	add	r7, sp, #0
 8004b92:	6078      	str	r0, [r7, #4]
 8004b94:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	6a1b      	ldr	r3, [r3, #32]
 8004b9a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	6a1b      	ldr	r3, [r3, #32]
 8004ba0:	f023 0210 	bic.w	r2, r3, #16
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	685b      	ldr	r3, [r3, #4]
 8004bac:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	699b      	ldr	r3, [r3, #24]
 8004bb2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004bba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004bc2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004bc4:	683b      	ldr	r3, [r7, #0]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	021b      	lsls	r3, r3, #8
 8004bca:	68fa      	ldr	r2, [r7, #12]
 8004bcc:	4313      	orrs	r3, r2
 8004bce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004bd0:	697b      	ldr	r3, [r7, #20]
 8004bd2:	f023 0320 	bic.w	r3, r3, #32
 8004bd6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004bd8:	683b      	ldr	r3, [r7, #0]
 8004bda:	689b      	ldr	r3, [r3, #8]
 8004bdc:	011b      	lsls	r3, r3, #4
 8004bde:	697a      	ldr	r2, [r7, #20]
 8004be0:	4313      	orrs	r3, r2
 8004be2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	4a1d      	ldr	r2, [pc, #116]	@ (8004c5c <TIM_OC2_SetConfig+0xd0>)
 8004be8:	4293      	cmp	r3, r2
 8004bea:	d10d      	bne.n	8004c08 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004bec:	697b      	ldr	r3, [r7, #20]
 8004bee:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004bf2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004bf4:	683b      	ldr	r3, [r7, #0]
 8004bf6:	68db      	ldr	r3, [r3, #12]
 8004bf8:	011b      	lsls	r3, r3, #4
 8004bfa:	697a      	ldr	r2, [r7, #20]
 8004bfc:	4313      	orrs	r3, r2
 8004bfe:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004c00:	697b      	ldr	r3, [r7, #20]
 8004c02:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004c06:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	4a14      	ldr	r2, [pc, #80]	@ (8004c5c <TIM_OC2_SetConfig+0xd0>)
 8004c0c:	4293      	cmp	r3, r2
 8004c0e:	d113      	bne.n	8004c38 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004c10:	693b      	ldr	r3, [r7, #16]
 8004c12:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004c16:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004c18:	693b      	ldr	r3, [r7, #16]
 8004c1a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004c1e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004c20:	683b      	ldr	r3, [r7, #0]
 8004c22:	695b      	ldr	r3, [r3, #20]
 8004c24:	009b      	lsls	r3, r3, #2
 8004c26:	693a      	ldr	r2, [r7, #16]
 8004c28:	4313      	orrs	r3, r2
 8004c2a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004c2c:	683b      	ldr	r3, [r7, #0]
 8004c2e:	699b      	ldr	r3, [r3, #24]
 8004c30:	009b      	lsls	r3, r3, #2
 8004c32:	693a      	ldr	r2, [r7, #16]
 8004c34:	4313      	orrs	r3, r2
 8004c36:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	693a      	ldr	r2, [r7, #16]
 8004c3c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	68fa      	ldr	r2, [r7, #12]
 8004c42:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004c44:	683b      	ldr	r3, [r7, #0]
 8004c46:	685a      	ldr	r2, [r3, #4]
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	697a      	ldr	r2, [r7, #20]
 8004c50:	621a      	str	r2, [r3, #32]
}
 8004c52:	bf00      	nop
 8004c54:	371c      	adds	r7, #28
 8004c56:	46bd      	mov	sp, r7
 8004c58:	bc80      	pop	{r7}
 8004c5a:	4770      	bx	lr
 8004c5c:	40012c00 	.word	0x40012c00

08004c60 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004c60:	b480      	push	{r7}
 8004c62:	b087      	sub	sp, #28
 8004c64:	af00      	add	r7, sp, #0
 8004c66:	6078      	str	r0, [r7, #4]
 8004c68:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	6a1b      	ldr	r3, [r3, #32]
 8004c6e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	6a1b      	ldr	r3, [r3, #32]
 8004c74:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	685b      	ldr	r3, [r3, #4]
 8004c80:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	69db      	ldr	r3, [r3, #28]
 8004c86:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004c8e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	f023 0303 	bic.w	r3, r3, #3
 8004c96:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004c98:	683b      	ldr	r3, [r7, #0]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	68fa      	ldr	r2, [r7, #12]
 8004c9e:	4313      	orrs	r3, r2
 8004ca0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004ca2:	697b      	ldr	r3, [r7, #20]
 8004ca4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004ca8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004caa:	683b      	ldr	r3, [r7, #0]
 8004cac:	689b      	ldr	r3, [r3, #8]
 8004cae:	021b      	lsls	r3, r3, #8
 8004cb0:	697a      	ldr	r2, [r7, #20]
 8004cb2:	4313      	orrs	r3, r2
 8004cb4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	4a1d      	ldr	r2, [pc, #116]	@ (8004d30 <TIM_OC3_SetConfig+0xd0>)
 8004cba:	4293      	cmp	r3, r2
 8004cbc:	d10d      	bne.n	8004cda <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004cbe:	697b      	ldr	r3, [r7, #20]
 8004cc0:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004cc4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004cc6:	683b      	ldr	r3, [r7, #0]
 8004cc8:	68db      	ldr	r3, [r3, #12]
 8004cca:	021b      	lsls	r3, r3, #8
 8004ccc:	697a      	ldr	r2, [r7, #20]
 8004cce:	4313      	orrs	r3, r2
 8004cd0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004cd2:	697b      	ldr	r3, [r7, #20]
 8004cd4:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004cd8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	4a14      	ldr	r2, [pc, #80]	@ (8004d30 <TIM_OC3_SetConfig+0xd0>)
 8004cde:	4293      	cmp	r3, r2
 8004ce0:	d113      	bne.n	8004d0a <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004ce2:	693b      	ldr	r3, [r7, #16]
 8004ce4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004ce8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004cea:	693b      	ldr	r3, [r7, #16]
 8004cec:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004cf0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004cf2:	683b      	ldr	r3, [r7, #0]
 8004cf4:	695b      	ldr	r3, [r3, #20]
 8004cf6:	011b      	lsls	r3, r3, #4
 8004cf8:	693a      	ldr	r2, [r7, #16]
 8004cfa:	4313      	orrs	r3, r2
 8004cfc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004cfe:	683b      	ldr	r3, [r7, #0]
 8004d00:	699b      	ldr	r3, [r3, #24]
 8004d02:	011b      	lsls	r3, r3, #4
 8004d04:	693a      	ldr	r2, [r7, #16]
 8004d06:	4313      	orrs	r3, r2
 8004d08:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	693a      	ldr	r2, [r7, #16]
 8004d0e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	68fa      	ldr	r2, [r7, #12]
 8004d14:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004d16:	683b      	ldr	r3, [r7, #0]
 8004d18:	685a      	ldr	r2, [r3, #4]
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	697a      	ldr	r2, [r7, #20]
 8004d22:	621a      	str	r2, [r3, #32]
}
 8004d24:	bf00      	nop
 8004d26:	371c      	adds	r7, #28
 8004d28:	46bd      	mov	sp, r7
 8004d2a:	bc80      	pop	{r7}
 8004d2c:	4770      	bx	lr
 8004d2e:	bf00      	nop
 8004d30:	40012c00 	.word	0x40012c00

08004d34 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004d34:	b480      	push	{r7}
 8004d36:	b087      	sub	sp, #28
 8004d38:	af00      	add	r7, sp, #0
 8004d3a:	6078      	str	r0, [r7, #4]
 8004d3c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	6a1b      	ldr	r3, [r3, #32]
 8004d42:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	6a1b      	ldr	r3, [r3, #32]
 8004d48:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	685b      	ldr	r3, [r3, #4]
 8004d54:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	69db      	ldr	r3, [r3, #28]
 8004d5a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004d62:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004d6a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004d6c:	683b      	ldr	r3, [r7, #0]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	021b      	lsls	r3, r3, #8
 8004d72:	68fa      	ldr	r2, [r7, #12]
 8004d74:	4313      	orrs	r3, r2
 8004d76:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004d78:	693b      	ldr	r3, [r7, #16]
 8004d7a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004d7e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004d80:	683b      	ldr	r3, [r7, #0]
 8004d82:	689b      	ldr	r3, [r3, #8]
 8004d84:	031b      	lsls	r3, r3, #12
 8004d86:	693a      	ldr	r2, [r7, #16]
 8004d88:	4313      	orrs	r3, r2
 8004d8a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	4a0f      	ldr	r2, [pc, #60]	@ (8004dcc <TIM_OC4_SetConfig+0x98>)
 8004d90:	4293      	cmp	r3, r2
 8004d92:	d109      	bne.n	8004da8 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004d94:	697b      	ldr	r3, [r7, #20]
 8004d96:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004d9a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004d9c:	683b      	ldr	r3, [r7, #0]
 8004d9e:	695b      	ldr	r3, [r3, #20]
 8004da0:	019b      	lsls	r3, r3, #6
 8004da2:	697a      	ldr	r2, [r7, #20]
 8004da4:	4313      	orrs	r3, r2
 8004da6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	697a      	ldr	r2, [r7, #20]
 8004dac:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	68fa      	ldr	r2, [r7, #12]
 8004db2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004db4:	683b      	ldr	r3, [r7, #0]
 8004db6:	685a      	ldr	r2, [r3, #4]
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	693a      	ldr	r2, [r7, #16]
 8004dc0:	621a      	str	r2, [r3, #32]
}
 8004dc2:	bf00      	nop
 8004dc4:	371c      	adds	r7, #28
 8004dc6:	46bd      	mov	sp, r7
 8004dc8:	bc80      	pop	{r7}
 8004dca:	4770      	bx	lr
 8004dcc:	40012c00 	.word	0x40012c00

08004dd0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004dd0:	b480      	push	{r7}
 8004dd2:	b087      	sub	sp, #28
 8004dd4:	af00      	add	r7, sp, #0
 8004dd6:	60f8      	str	r0, [r7, #12]
 8004dd8:	60b9      	str	r1, [r7, #8]
 8004dda:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	6a1b      	ldr	r3, [r3, #32]
 8004de0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004de2:	68fb      	ldr	r3, [r7, #12]
 8004de4:	6a1b      	ldr	r3, [r3, #32]
 8004de6:	f023 0201 	bic.w	r2, r3, #1
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	699b      	ldr	r3, [r3, #24]
 8004df2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004df4:	693b      	ldr	r3, [r7, #16]
 8004df6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004dfa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	011b      	lsls	r3, r3, #4
 8004e00:	693a      	ldr	r2, [r7, #16]
 8004e02:	4313      	orrs	r3, r2
 8004e04:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004e06:	697b      	ldr	r3, [r7, #20]
 8004e08:	f023 030a 	bic.w	r3, r3, #10
 8004e0c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004e0e:	697a      	ldr	r2, [r7, #20]
 8004e10:	68bb      	ldr	r3, [r7, #8]
 8004e12:	4313      	orrs	r3, r2
 8004e14:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	693a      	ldr	r2, [r7, #16]
 8004e1a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	697a      	ldr	r2, [r7, #20]
 8004e20:	621a      	str	r2, [r3, #32]
}
 8004e22:	bf00      	nop
 8004e24:	371c      	adds	r7, #28
 8004e26:	46bd      	mov	sp, r7
 8004e28:	bc80      	pop	{r7}
 8004e2a:	4770      	bx	lr

08004e2c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004e2c:	b480      	push	{r7}
 8004e2e:	b087      	sub	sp, #28
 8004e30:	af00      	add	r7, sp, #0
 8004e32:	60f8      	str	r0, [r7, #12]
 8004e34:	60b9      	str	r1, [r7, #8]
 8004e36:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	6a1b      	ldr	r3, [r3, #32]
 8004e3c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004e3e:	68fb      	ldr	r3, [r7, #12]
 8004e40:	6a1b      	ldr	r3, [r3, #32]
 8004e42:	f023 0210 	bic.w	r2, r3, #16
 8004e46:	68fb      	ldr	r3, [r7, #12]
 8004e48:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	699b      	ldr	r3, [r3, #24]
 8004e4e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004e50:	693b      	ldr	r3, [r7, #16]
 8004e52:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004e56:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	031b      	lsls	r3, r3, #12
 8004e5c:	693a      	ldr	r2, [r7, #16]
 8004e5e:	4313      	orrs	r3, r2
 8004e60:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004e62:	697b      	ldr	r3, [r7, #20]
 8004e64:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004e68:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004e6a:	68bb      	ldr	r3, [r7, #8]
 8004e6c:	011b      	lsls	r3, r3, #4
 8004e6e:	697a      	ldr	r2, [r7, #20]
 8004e70:	4313      	orrs	r3, r2
 8004e72:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	693a      	ldr	r2, [r7, #16]
 8004e78:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	697a      	ldr	r2, [r7, #20]
 8004e7e:	621a      	str	r2, [r3, #32]
}
 8004e80:	bf00      	nop
 8004e82:	371c      	adds	r7, #28
 8004e84:	46bd      	mov	sp, r7
 8004e86:	bc80      	pop	{r7}
 8004e88:	4770      	bx	lr

08004e8a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004e8a:	b480      	push	{r7}
 8004e8c:	b085      	sub	sp, #20
 8004e8e:	af00      	add	r7, sp, #0
 8004e90:	6078      	str	r0, [r7, #4]
 8004e92:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	689b      	ldr	r3, [r3, #8]
 8004e98:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004ea0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004ea2:	683a      	ldr	r2, [r7, #0]
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	4313      	orrs	r3, r2
 8004ea8:	f043 0307 	orr.w	r3, r3, #7
 8004eac:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	68fa      	ldr	r2, [r7, #12]
 8004eb2:	609a      	str	r2, [r3, #8]
}
 8004eb4:	bf00      	nop
 8004eb6:	3714      	adds	r7, #20
 8004eb8:	46bd      	mov	sp, r7
 8004eba:	bc80      	pop	{r7}
 8004ebc:	4770      	bx	lr

08004ebe <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004ebe:	b480      	push	{r7}
 8004ec0:	b087      	sub	sp, #28
 8004ec2:	af00      	add	r7, sp, #0
 8004ec4:	60f8      	str	r0, [r7, #12]
 8004ec6:	60b9      	str	r1, [r7, #8]
 8004ec8:	607a      	str	r2, [r7, #4]
 8004eca:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004ecc:	68fb      	ldr	r3, [r7, #12]
 8004ece:	689b      	ldr	r3, [r3, #8]
 8004ed0:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004ed2:	697b      	ldr	r3, [r7, #20]
 8004ed4:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004ed8:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004eda:	683b      	ldr	r3, [r7, #0]
 8004edc:	021a      	lsls	r2, r3, #8
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	431a      	orrs	r2, r3
 8004ee2:	68bb      	ldr	r3, [r7, #8]
 8004ee4:	4313      	orrs	r3, r2
 8004ee6:	697a      	ldr	r2, [r7, #20]
 8004ee8:	4313      	orrs	r3, r2
 8004eea:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004eec:	68fb      	ldr	r3, [r7, #12]
 8004eee:	697a      	ldr	r2, [r7, #20]
 8004ef0:	609a      	str	r2, [r3, #8]
}
 8004ef2:	bf00      	nop
 8004ef4:	371c      	adds	r7, #28
 8004ef6:	46bd      	mov	sp, r7
 8004ef8:	bc80      	pop	{r7}
 8004efa:	4770      	bx	lr

08004efc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004efc:	b480      	push	{r7}
 8004efe:	b087      	sub	sp, #28
 8004f00:	af00      	add	r7, sp, #0
 8004f02:	60f8      	str	r0, [r7, #12]
 8004f04:	60b9      	str	r1, [r7, #8]
 8004f06:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004f08:	68bb      	ldr	r3, [r7, #8]
 8004f0a:	f003 031f 	and.w	r3, r3, #31
 8004f0e:	2201      	movs	r2, #1
 8004f10:	fa02 f303 	lsl.w	r3, r2, r3
 8004f14:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	6a1a      	ldr	r2, [r3, #32]
 8004f1a:	697b      	ldr	r3, [r7, #20]
 8004f1c:	43db      	mvns	r3, r3
 8004f1e:	401a      	ands	r2, r3
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004f24:	68fb      	ldr	r3, [r7, #12]
 8004f26:	6a1a      	ldr	r2, [r3, #32]
 8004f28:	68bb      	ldr	r3, [r7, #8]
 8004f2a:	f003 031f 	and.w	r3, r3, #31
 8004f2e:	6879      	ldr	r1, [r7, #4]
 8004f30:	fa01 f303 	lsl.w	r3, r1, r3
 8004f34:	431a      	orrs	r2, r3
 8004f36:	68fb      	ldr	r3, [r7, #12]
 8004f38:	621a      	str	r2, [r3, #32]
}
 8004f3a:	bf00      	nop
 8004f3c:	371c      	adds	r7, #28
 8004f3e:	46bd      	mov	sp, r7
 8004f40:	bc80      	pop	{r7}
 8004f42:	4770      	bx	lr

08004f44 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004f44:	b480      	push	{r7}
 8004f46:	b085      	sub	sp, #20
 8004f48:	af00      	add	r7, sp, #0
 8004f4a:	6078      	str	r0, [r7, #4]
 8004f4c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004f54:	2b01      	cmp	r3, #1
 8004f56:	d101      	bne.n	8004f5c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004f58:	2302      	movs	r3, #2
 8004f5a:	e046      	b.n	8004fea <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	2201      	movs	r2, #1
 8004f60:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	2202      	movs	r2, #2
 8004f68:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	685b      	ldr	r3, [r3, #4]
 8004f72:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	689b      	ldr	r3, [r3, #8]
 8004f7a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004f7c:	68fb      	ldr	r3, [r7, #12]
 8004f7e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004f82:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004f84:	683b      	ldr	r3, [r7, #0]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	68fa      	ldr	r2, [r7, #12]
 8004f8a:	4313      	orrs	r3, r2
 8004f8c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	68fa      	ldr	r2, [r7, #12]
 8004f94:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	4a16      	ldr	r2, [pc, #88]	@ (8004ff4 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8004f9c:	4293      	cmp	r3, r2
 8004f9e:	d00e      	beq.n	8004fbe <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004fa8:	d009      	beq.n	8004fbe <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	4a12      	ldr	r2, [pc, #72]	@ (8004ff8 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8004fb0:	4293      	cmp	r3, r2
 8004fb2:	d004      	beq.n	8004fbe <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	4a10      	ldr	r2, [pc, #64]	@ (8004ffc <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8004fba:	4293      	cmp	r3, r2
 8004fbc:	d10c      	bne.n	8004fd8 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004fbe:	68bb      	ldr	r3, [r7, #8]
 8004fc0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004fc4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004fc6:	683b      	ldr	r3, [r7, #0]
 8004fc8:	685b      	ldr	r3, [r3, #4]
 8004fca:	68ba      	ldr	r2, [r7, #8]
 8004fcc:	4313      	orrs	r3, r2
 8004fce:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	68ba      	ldr	r2, [r7, #8]
 8004fd6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	2201      	movs	r2, #1
 8004fdc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	2200      	movs	r2, #0
 8004fe4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004fe8:	2300      	movs	r3, #0
}
 8004fea:	4618      	mov	r0, r3
 8004fec:	3714      	adds	r7, #20
 8004fee:	46bd      	mov	sp, r7
 8004ff0:	bc80      	pop	{r7}
 8004ff2:	4770      	bx	lr
 8004ff4:	40012c00 	.word	0x40012c00
 8004ff8:	40000400 	.word	0x40000400
 8004ffc:	40000800 	.word	0x40000800

08005000 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8005000:	b480      	push	{r7}
 8005002:	b085      	sub	sp, #20
 8005004:	af00      	add	r7, sp, #0
 8005006:	6078      	str	r0, [r7, #4]
 8005008:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800500a:	2300      	movs	r3, #0
 800500c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005014:	2b01      	cmp	r3, #1
 8005016:	d101      	bne.n	800501c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8005018:	2302      	movs	r3, #2
 800501a:	e03d      	b.n	8005098 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	2201      	movs	r2, #1
 8005020:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800502a:	683b      	ldr	r3, [r7, #0]
 800502c:	68db      	ldr	r3, [r3, #12]
 800502e:	4313      	orrs	r3, r2
 8005030:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8005032:	68fb      	ldr	r3, [r7, #12]
 8005034:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005038:	683b      	ldr	r3, [r7, #0]
 800503a:	689b      	ldr	r3, [r3, #8]
 800503c:	4313      	orrs	r3, r2
 800503e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8005046:	683b      	ldr	r3, [r7, #0]
 8005048:	685b      	ldr	r3, [r3, #4]
 800504a:	4313      	orrs	r3, r2
 800504c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8005054:	683b      	ldr	r3, [r7, #0]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	4313      	orrs	r3, r2
 800505a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005062:	683b      	ldr	r3, [r7, #0]
 8005064:	691b      	ldr	r3, [r3, #16]
 8005066:	4313      	orrs	r3, r2
 8005068:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800506a:	68fb      	ldr	r3, [r7, #12]
 800506c:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8005070:	683b      	ldr	r3, [r7, #0]
 8005072:	695b      	ldr	r3, [r3, #20]
 8005074:	4313      	orrs	r3, r2
 8005076:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8005078:	68fb      	ldr	r3, [r7, #12]
 800507a:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800507e:	683b      	ldr	r3, [r7, #0]
 8005080:	69db      	ldr	r3, [r3, #28]
 8005082:	4313      	orrs	r3, r2
 8005084:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	68fa      	ldr	r2, [r7, #12]
 800508c:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	2200      	movs	r2, #0
 8005092:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005096:	2300      	movs	r3, #0
}
 8005098:	4618      	mov	r0, r3
 800509a:	3714      	adds	r7, #20
 800509c:	46bd      	mov	sp, r7
 800509e:	bc80      	pop	{r7}
 80050a0:	4770      	bx	lr

080050a2 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80050a2:	b480      	push	{r7}
 80050a4:	b083      	sub	sp, #12
 80050a6:	af00      	add	r7, sp, #0
 80050a8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80050aa:	bf00      	nop
 80050ac:	370c      	adds	r7, #12
 80050ae:	46bd      	mov	sp, r7
 80050b0:	bc80      	pop	{r7}
 80050b2:	4770      	bx	lr

080050b4 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80050b4:	b480      	push	{r7}
 80050b6:	b083      	sub	sp, #12
 80050b8:	af00      	add	r7, sp, #0
 80050ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80050bc:	bf00      	nop
 80050be:	370c      	adds	r7, #12
 80050c0:	46bd      	mov	sp, r7
 80050c2:	bc80      	pop	{r7}
 80050c4:	4770      	bx	lr

080050c6 <atoi>:
 80050c6:	220a      	movs	r2, #10
 80050c8:	2100      	movs	r1, #0
 80050ca:	f000 b8e7 	b.w	800529c <strtol>
	...

080050d0 <srand>:
 80050d0:	b538      	push	{r3, r4, r5, lr}
 80050d2:	4b10      	ldr	r3, [pc, #64]	@ (8005114 <srand+0x44>)
 80050d4:	4604      	mov	r4, r0
 80050d6:	681d      	ldr	r5, [r3, #0]
 80050d8:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 80050da:	b9b3      	cbnz	r3, 800510a <srand+0x3a>
 80050dc:	2018      	movs	r0, #24
 80050de:	f000 faf1 	bl	80056c4 <malloc>
 80050e2:	4602      	mov	r2, r0
 80050e4:	6328      	str	r0, [r5, #48]	@ 0x30
 80050e6:	b920      	cbnz	r0, 80050f2 <srand+0x22>
 80050e8:	2146      	movs	r1, #70	@ 0x46
 80050ea:	4b0b      	ldr	r3, [pc, #44]	@ (8005118 <srand+0x48>)
 80050ec:	480b      	ldr	r0, [pc, #44]	@ (800511c <srand+0x4c>)
 80050ee:	f000 fa83 	bl	80055f8 <__assert_func>
 80050f2:	490b      	ldr	r1, [pc, #44]	@ (8005120 <srand+0x50>)
 80050f4:	4b0b      	ldr	r3, [pc, #44]	@ (8005124 <srand+0x54>)
 80050f6:	e9c0 1300 	strd	r1, r3, [r0]
 80050fa:	4b0b      	ldr	r3, [pc, #44]	@ (8005128 <srand+0x58>)
 80050fc:	2100      	movs	r1, #0
 80050fe:	6083      	str	r3, [r0, #8]
 8005100:	230b      	movs	r3, #11
 8005102:	8183      	strh	r3, [r0, #12]
 8005104:	2001      	movs	r0, #1
 8005106:	e9c2 0104 	strd	r0, r1, [r2, #16]
 800510a:	2200      	movs	r2, #0
 800510c:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 800510e:	611c      	str	r4, [r3, #16]
 8005110:	615a      	str	r2, [r3, #20]
 8005112:	bd38      	pop	{r3, r4, r5, pc}
 8005114:	20000040 	.word	0x20000040
 8005118:	0800689a 	.word	0x0800689a
 800511c:	080068b1 	.word	0x080068b1
 8005120:	abcd330e 	.word	0xabcd330e
 8005124:	e66d1234 	.word	0xe66d1234
 8005128:	0005deec 	.word	0x0005deec

0800512c <rand>:
 800512c:	4b16      	ldr	r3, [pc, #88]	@ (8005188 <rand+0x5c>)
 800512e:	b510      	push	{r4, lr}
 8005130:	681c      	ldr	r4, [r3, #0]
 8005132:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8005134:	b9b3      	cbnz	r3, 8005164 <rand+0x38>
 8005136:	2018      	movs	r0, #24
 8005138:	f000 fac4 	bl	80056c4 <malloc>
 800513c:	4602      	mov	r2, r0
 800513e:	6320      	str	r0, [r4, #48]	@ 0x30
 8005140:	b920      	cbnz	r0, 800514c <rand+0x20>
 8005142:	2152      	movs	r1, #82	@ 0x52
 8005144:	4b11      	ldr	r3, [pc, #68]	@ (800518c <rand+0x60>)
 8005146:	4812      	ldr	r0, [pc, #72]	@ (8005190 <rand+0x64>)
 8005148:	f000 fa56 	bl	80055f8 <__assert_func>
 800514c:	4911      	ldr	r1, [pc, #68]	@ (8005194 <rand+0x68>)
 800514e:	4b12      	ldr	r3, [pc, #72]	@ (8005198 <rand+0x6c>)
 8005150:	e9c0 1300 	strd	r1, r3, [r0]
 8005154:	4b11      	ldr	r3, [pc, #68]	@ (800519c <rand+0x70>)
 8005156:	2100      	movs	r1, #0
 8005158:	6083      	str	r3, [r0, #8]
 800515a:	230b      	movs	r3, #11
 800515c:	8183      	strh	r3, [r0, #12]
 800515e:	2001      	movs	r0, #1
 8005160:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8005164:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8005166:	480e      	ldr	r0, [pc, #56]	@ (80051a0 <rand+0x74>)
 8005168:	690b      	ldr	r3, [r1, #16]
 800516a:	694c      	ldr	r4, [r1, #20]
 800516c:	4358      	muls	r0, r3
 800516e:	4a0d      	ldr	r2, [pc, #52]	@ (80051a4 <rand+0x78>)
 8005170:	fb02 0004 	mla	r0, r2, r4, r0
 8005174:	fba3 3202 	umull	r3, r2, r3, r2
 8005178:	3301      	adds	r3, #1
 800517a:	eb40 0002 	adc.w	r0, r0, r2
 800517e:	e9c1 3004 	strd	r3, r0, [r1, #16]
 8005182:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 8005186:	bd10      	pop	{r4, pc}
 8005188:	20000040 	.word	0x20000040
 800518c:	0800689a 	.word	0x0800689a
 8005190:	080068b1 	.word	0x080068b1
 8005194:	abcd330e 	.word	0xabcd330e
 8005198:	e66d1234 	.word	0xe66d1234
 800519c:	0005deec 	.word	0x0005deec
 80051a0:	5851f42d 	.word	0x5851f42d
 80051a4:	4c957f2d 	.word	0x4c957f2d

080051a8 <_strtol_l.isra.0>:
 80051a8:	2b24      	cmp	r3, #36	@ 0x24
 80051aa:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80051ae:	4686      	mov	lr, r0
 80051b0:	4690      	mov	r8, r2
 80051b2:	d801      	bhi.n	80051b8 <_strtol_l.isra.0+0x10>
 80051b4:	2b01      	cmp	r3, #1
 80051b6:	d106      	bne.n	80051c6 <_strtol_l.isra.0+0x1e>
 80051b8:	f000 f9f0 	bl	800559c <__errno>
 80051bc:	2316      	movs	r3, #22
 80051be:	6003      	str	r3, [r0, #0]
 80051c0:	2000      	movs	r0, #0
 80051c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80051c6:	460d      	mov	r5, r1
 80051c8:	4833      	ldr	r0, [pc, #204]	@ (8005298 <_strtol_l.isra.0+0xf0>)
 80051ca:	462a      	mov	r2, r5
 80051cc:	f815 4b01 	ldrb.w	r4, [r5], #1
 80051d0:	5d06      	ldrb	r6, [r0, r4]
 80051d2:	f016 0608 	ands.w	r6, r6, #8
 80051d6:	d1f8      	bne.n	80051ca <_strtol_l.isra.0+0x22>
 80051d8:	2c2d      	cmp	r4, #45	@ 0x2d
 80051da:	d110      	bne.n	80051fe <_strtol_l.isra.0+0x56>
 80051dc:	2601      	movs	r6, #1
 80051de:	782c      	ldrb	r4, [r5, #0]
 80051e0:	1c95      	adds	r5, r2, #2
 80051e2:	f033 0210 	bics.w	r2, r3, #16
 80051e6:	d115      	bne.n	8005214 <_strtol_l.isra.0+0x6c>
 80051e8:	2c30      	cmp	r4, #48	@ 0x30
 80051ea:	d10d      	bne.n	8005208 <_strtol_l.isra.0+0x60>
 80051ec:	782a      	ldrb	r2, [r5, #0]
 80051ee:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80051f2:	2a58      	cmp	r2, #88	@ 0x58
 80051f4:	d108      	bne.n	8005208 <_strtol_l.isra.0+0x60>
 80051f6:	786c      	ldrb	r4, [r5, #1]
 80051f8:	3502      	adds	r5, #2
 80051fa:	2310      	movs	r3, #16
 80051fc:	e00a      	b.n	8005214 <_strtol_l.isra.0+0x6c>
 80051fe:	2c2b      	cmp	r4, #43	@ 0x2b
 8005200:	bf04      	itt	eq
 8005202:	782c      	ldrbeq	r4, [r5, #0]
 8005204:	1c95      	addeq	r5, r2, #2
 8005206:	e7ec      	b.n	80051e2 <_strtol_l.isra.0+0x3a>
 8005208:	2b00      	cmp	r3, #0
 800520a:	d1f6      	bne.n	80051fa <_strtol_l.isra.0+0x52>
 800520c:	2c30      	cmp	r4, #48	@ 0x30
 800520e:	bf14      	ite	ne
 8005210:	230a      	movne	r3, #10
 8005212:	2308      	moveq	r3, #8
 8005214:	2200      	movs	r2, #0
 8005216:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800521a:	f10c 3cff 	add.w	ip, ip, #4294967295
 800521e:	fbbc f9f3 	udiv	r9, ip, r3
 8005222:	4610      	mov	r0, r2
 8005224:	fb03 ca19 	mls	sl, r3, r9, ip
 8005228:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800522c:	2f09      	cmp	r7, #9
 800522e:	d80f      	bhi.n	8005250 <_strtol_l.isra.0+0xa8>
 8005230:	463c      	mov	r4, r7
 8005232:	42a3      	cmp	r3, r4
 8005234:	dd1b      	ble.n	800526e <_strtol_l.isra.0+0xc6>
 8005236:	1c57      	adds	r7, r2, #1
 8005238:	d007      	beq.n	800524a <_strtol_l.isra.0+0xa2>
 800523a:	4581      	cmp	r9, r0
 800523c:	d314      	bcc.n	8005268 <_strtol_l.isra.0+0xc0>
 800523e:	d101      	bne.n	8005244 <_strtol_l.isra.0+0x9c>
 8005240:	45a2      	cmp	sl, r4
 8005242:	db11      	blt.n	8005268 <_strtol_l.isra.0+0xc0>
 8005244:	2201      	movs	r2, #1
 8005246:	fb00 4003 	mla	r0, r0, r3, r4
 800524a:	f815 4b01 	ldrb.w	r4, [r5], #1
 800524e:	e7eb      	b.n	8005228 <_strtol_l.isra.0+0x80>
 8005250:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8005254:	2f19      	cmp	r7, #25
 8005256:	d801      	bhi.n	800525c <_strtol_l.isra.0+0xb4>
 8005258:	3c37      	subs	r4, #55	@ 0x37
 800525a:	e7ea      	b.n	8005232 <_strtol_l.isra.0+0x8a>
 800525c:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8005260:	2f19      	cmp	r7, #25
 8005262:	d804      	bhi.n	800526e <_strtol_l.isra.0+0xc6>
 8005264:	3c57      	subs	r4, #87	@ 0x57
 8005266:	e7e4      	b.n	8005232 <_strtol_l.isra.0+0x8a>
 8005268:	f04f 32ff 	mov.w	r2, #4294967295
 800526c:	e7ed      	b.n	800524a <_strtol_l.isra.0+0xa2>
 800526e:	1c53      	adds	r3, r2, #1
 8005270:	d108      	bne.n	8005284 <_strtol_l.isra.0+0xdc>
 8005272:	2322      	movs	r3, #34	@ 0x22
 8005274:	4660      	mov	r0, ip
 8005276:	f8ce 3000 	str.w	r3, [lr]
 800527a:	f1b8 0f00 	cmp.w	r8, #0
 800527e:	d0a0      	beq.n	80051c2 <_strtol_l.isra.0+0x1a>
 8005280:	1e69      	subs	r1, r5, #1
 8005282:	e006      	b.n	8005292 <_strtol_l.isra.0+0xea>
 8005284:	b106      	cbz	r6, 8005288 <_strtol_l.isra.0+0xe0>
 8005286:	4240      	negs	r0, r0
 8005288:	f1b8 0f00 	cmp.w	r8, #0
 800528c:	d099      	beq.n	80051c2 <_strtol_l.isra.0+0x1a>
 800528e:	2a00      	cmp	r2, #0
 8005290:	d1f6      	bne.n	8005280 <_strtol_l.isra.0+0xd8>
 8005292:	f8c8 1000 	str.w	r1, [r8]
 8005296:	e794      	b.n	80051c2 <_strtol_l.isra.0+0x1a>
 8005298:	08006979 	.word	0x08006979

0800529c <strtol>:
 800529c:	4613      	mov	r3, r2
 800529e:	460a      	mov	r2, r1
 80052a0:	4601      	mov	r1, r0
 80052a2:	4802      	ldr	r0, [pc, #8]	@ (80052ac <strtol+0x10>)
 80052a4:	6800      	ldr	r0, [r0, #0]
 80052a6:	f7ff bf7f 	b.w	80051a8 <_strtol_l.isra.0>
 80052aa:	bf00      	nop
 80052ac:	20000040 	.word	0x20000040

080052b0 <std>:
 80052b0:	2300      	movs	r3, #0
 80052b2:	b510      	push	{r4, lr}
 80052b4:	4604      	mov	r4, r0
 80052b6:	e9c0 3300 	strd	r3, r3, [r0]
 80052ba:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80052be:	6083      	str	r3, [r0, #8]
 80052c0:	8181      	strh	r1, [r0, #12]
 80052c2:	6643      	str	r3, [r0, #100]	@ 0x64
 80052c4:	81c2      	strh	r2, [r0, #14]
 80052c6:	6183      	str	r3, [r0, #24]
 80052c8:	4619      	mov	r1, r3
 80052ca:	2208      	movs	r2, #8
 80052cc:	305c      	adds	r0, #92	@ 0x5c
 80052ce:	f000 f916 	bl	80054fe <memset>
 80052d2:	4b0d      	ldr	r3, [pc, #52]	@ (8005308 <std+0x58>)
 80052d4:	6224      	str	r4, [r4, #32]
 80052d6:	6263      	str	r3, [r4, #36]	@ 0x24
 80052d8:	4b0c      	ldr	r3, [pc, #48]	@ (800530c <std+0x5c>)
 80052da:	62a3      	str	r3, [r4, #40]	@ 0x28
 80052dc:	4b0c      	ldr	r3, [pc, #48]	@ (8005310 <std+0x60>)
 80052de:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80052e0:	4b0c      	ldr	r3, [pc, #48]	@ (8005314 <std+0x64>)
 80052e2:	6323      	str	r3, [r4, #48]	@ 0x30
 80052e4:	4b0c      	ldr	r3, [pc, #48]	@ (8005318 <std+0x68>)
 80052e6:	429c      	cmp	r4, r3
 80052e8:	d006      	beq.n	80052f8 <std+0x48>
 80052ea:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80052ee:	4294      	cmp	r4, r2
 80052f0:	d002      	beq.n	80052f8 <std+0x48>
 80052f2:	33d0      	adds	r3, #208	@ 0xd0
 80052f4:	429c      	cmp	r4, r3
 80052f6:	d105      	bne.n	8005304 <std+0x54>
 80052f8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80052fc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005300:	f000 b976 	b.w	80055f0 <__retarget_lock_init_recursive>
 8005304:	bd10      	pop	{r4, pc}
 8005306:	bf00      	nop
 8005308:	08005479 	.word	0x08005479
 800530c:	0800549b 	.word	0x0800549b
 8005310:	080054d3 	.word	0x080054d3
 8005314:	080054f7 	.word	0x080054f7
 8005318:	20000254 	.word	0x20000254

0800531c <stdio_exit_handler>:
 800531c:	4a02      	ldr	r2, [pc, #8]	@ (8005328 <stdio_exit_handler+0xc>)
 800531e:	4903      	ldr	r1, [pc, #12]	@ (800532c <stdio_exit_handler+0x10>)
 8005320:	4803      	ldr	r0, [pc, #12]	@ (8005330 <stdio_exit_handler+0x14>)
 8005322:	f000 b869 	b.w	80053f8 <_fwalk_sglue>
 8005326:	bf00      	nop
 8005328:	20000034 	.word	0x20000034
 800532c:	08005f01 	.word	0x08005f01
 8005330:	20000044 	.word	0x20000044

08005334 <cleanup_stdio>:
 8005334:	6841      	ldr	r1, [r0, #4]
 8005336:	4b0c      	ldr	r3, [pc, #48]	@ (8005368 <cleanup_stdio+0x34>)
 8005338:	b510      	push	{r4, lr}
 800533a:	4299      	cmp	r1, r3
 800533c:	4604      	mov	r4, r0
 800533e:	d001      	beq.n	8005344 <cleanup_stdio+0x10>
 8005340:	f000 fdde 	bl	8005f00 <_fflush_r>
 8005344:	68a1      	ldr	r1, [r4, #8]
 8005346:	4b09      	ldr	r3, [pc, #36]	@ (800536c <cleanup_stdio+0x38>)
 8005348:	4299      	cmp	r1, r3
 800534a:	d002      	beq.n	8005352 <cleanup_stdio+0x1e>
 800534c:	4620      	mov	r0, r4
 800534e:	f000 fdd7 	bl	8005f00 <_fflush_r>
 8005352:	68e1      	ldr	r1, [r4, #12]
 8005354:	4b06      	ldr	r3, [pc, #24]	@ (8005370 <cleanup_stdio+0x3c>)
 8005356:	4299      	cmp	r1, r3
 8005358:	d004      	beq.n	8005364 <cleanup_stdio+0x30>
 800535a:	4620      	mov	r0, r4
 800535c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005360:	f000 bdce 	b.w	8005f00 <_fflush_r>
 8005364:	bd10      	pop	{r4, pc}
 8005366:	bf00      	nop
 8005368:	20000254 	.word	0x20000254
 800536c:	200002bc 	.word	0x200002bc
 8005370:	20000324 	.word	0x20000324

08005374 <global_stdio_init.part.0>:
 8005374:	b510      	push	{r4, lr}
 8005376:	4b0b      	ldr	r3, [pc, #44]	@ (80053a4 <global_stdio_init.part.0+0x30>)
 8005378:	4c0b      	ldr	r4, [pc, #44]	@ (80053a8 <global_stdio_init.part.0+0x34>)
 800537a:	4a0c      	ldr	r2, [pc, #48]	@ (80053ac <global_stdio_init.part.0+0x38>)
 800537c:	4620      	mov	r0, r4
 800537e:	601a      	str	r2, [r3, #0]
 8005380:	2104      	movs	r1, #4
 8005382:	2200      	movs	r2, #0
 8005384:	f7ff ff94 	bl	80052b0 <std>
 8005388:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800538c:	2201      	movs	r2, #1
 800538e:	2109      	movs	r1, #9
 8005390:	f7ff ff8e 	bl	80052b0 <std>
 8005394:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8005398:	2202      	movs	r2, #2
 800539a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800539e:	2112      	movs	r1, #18
 80053a0:	f7ff bf86 	b.w	80052b0 <std>
 80053a4:	2000038c 	.word	0x2000038c
 80053a8:	20000254 	.word	0x20000254
 80053ac:	0800531d 	.word	0x0800531d

080053b0 <__sfp_lock_acquire>:
 80053b0:	4801      	ldr	r0, [pc, #4]	@ (80053b8 <__sfp_lock_acquire+0x8>)
 80053b2:	f000 b91e 	b.w	80055f2 <__retarget_lock_acquire_recursive>
 80053b6:	bf00      	nop
 80053b8:	20000395 	.word	0x20000395

080053bc <__sfp_lock_release>:
 80053bc:	4801      	ldr	r0, [pc, #4]	@ (80053c4 <__sfp_lock_release+0x8>)
 80053be:	f000 b919 	b.w	80055f4 <__retarget_lock_release_recursive>
 80053c2:	bf00      	nop
 80053c4:	20000395 	.word	0x20000395

080053c8 <__sinit>:
 80053c8:	b510      	push	{r4, lr}
 80053ca:	4604      	mov	r4, r0
 80053cc:	f7ff fff0 	bl	80053b0 <__sfp_lock_acquire>
 80053d0:	6a23      	ldr	r3, [r4, #32]
 80053d2:	b11b      	cbz	r3, 80053dc <__sinit+0x14>
 80053d4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80053d8:	f7ff bff0 	b.w	80053bc <__sfp_lock_release>
 80053dc:	4b04      	ldr	r3, [pc, #16]	@ (80053f0 <__sinit+0x28>)
 80053de:	6223      	str	r3, [r4, #32]
 80053e0:	4b04      	ldr	r3, [pc, #16]	@ (80053f4 <__sinit+0x2c>)
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	2b00      	cmp	r3, #0
 80053e6:	d1f5      	bne.n	80053d4 <__sinit+0xc>
 80053e8:	f7ff ffc4 	bl	8005374 <global_stdio_init.part.0>
 80053ec:	e7f2      	b.n	80053d4 <__sinit+0xc>
 80053ee:	bf00      	nop
 80053f0:	08005335 	.word	0x08005335
 80053f4:	2000038c 	.word	0x2000038c

080053f8 <_fwalk_sglue>:
 80053f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80053fc:	4607      	mov	r7, r0
 80053fe:	4688      	mov	r8, r1
 8005400:	4614      	mov	r4, r2
 8005402:	2600      	movs	r6, #0
 8005404:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005408:	f1b9 0901 	subs.w	r9, r9, #1
 800540c:	d505      	bpl.n	800541a <_fwalk_sglue+0x22>
 800540e:	6824      	ldr	r4, [r4, #0]
 8005410:	2c00      	cmp	r4, #0
 8005412:	d1f7      	bne.n	8005404 <_fwalk_sglue+0xc>
 8005414:	4630      	mov	r0, r6
 8005416:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800541a:	89ab      	ldrh	r3, [r5, #12]
 800541c:	2b01      	cmp	r3, #1
 800541e:	d907      	bls.n	8005430 <_fwalk_sglue+0x38>
 8005420:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005424:	3301      	adds	r3, #1
 8005426:	d003      	beq.n	8005430 <_fwalk_sglue+0x38>
 8005428:	4629      	mov	r1, r5
 800542a:	4638      	mov	r0, r7
 800542c:	47c0      	blx	r8
 800542e:	4306      	orrs	r6, r0
 8005430:	3568      	adds	r5, #104	@ 0x68
 8005432:	e7e9      	b.n	8005408 <_fwalk_sglue+0x10>

08005434 <siprintf>:
 8005434:	b40e      	push	{r1, r2, r3}
 8005436:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800543a:	b510      	push	{r4, lr}
 800543c:	2400      	movs	r4, #0
 800543e:	b09d      	sub	sp, #116	@ 0x74
 8005440:	ab1f      	add	r3, sp, #124	@ 0x7c
 8005442:	9002      	str	r0, [sp, #8]
 8005444:	9006      	str	r0, [sp, #24]
 8005446:	9107      	str	r1, [sp, #28]
 8005448:	9104      	str	r1, [sp, #16]
 800544a:	4809      	ldr	r0, [pc, #36]	@ (8005470 <siprintf+0x3c>)
 800544c:	4909      	ldr	r1, [pc, #36]	@ (8005474 <siprintf+0x40>)
 800544e:	f853 2b04 	ldr.w	r2, [r3], #4
 8005452:	9105      	str	r1, [sp, #20]
 8005454:	6800      	ldr	r0, [r0, #0]
 8005456:	a902      	add	r1, sp, #8
 8005458:	9301      	str	r3, [sp, #4]
 800545a:	941b      	str	r4, [sp, #108]	@ 0x6c
 800545c:	f000 fa44 	bl	80058e8 <_svfiprintf_r>
 8005460:	9b02      	ldr	r3, [sp, #8]
 8005462:	701c      	strb	r4, [r3, #0]
 8005464:	b01d      	add	sp, #116	@ 0x74
 8005466:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800546a:	b003      	add	sp, #12
 800546c:	4770      	bx	lr
 800546e:	bf00      	nop
 8005470:	20000040 	.word	0x20000040
 8005474:	ffff0208 	.word	0xffff0208

08005478 <__sread>:
 8005478:	b510      	push	{r4, lr}
 800547a:	460c      	mov	r4, r1
 800547c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005480:	f000 f868 	bl	8005554 <_read_r>
 8005484:	2800      	cmp	r0, #0
 8005486:	bfab      	itete	ge
 8005488:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800548a:	89a3      	ldrhlt	r3, [r4, #12]
 800548c:	181b      	addge	r3, r3, r0
 800548e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8005492:	bfac      	ite	ge
 8005494:	6563      	strge	r3, [r4, #84]	@ 0x54
 8005496:	81a3      	strhlt	r3, [r4, #12]
 8005498:	bd10      	pop	{r4, pc}

0800549a <__swrite>:
 800549a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800549e:	461f      	mov	r7, r3
 80054a0:	898b      	ldrh	r3, [r1, #12]
 80054a2:	4605      	mov	r5, r0
 80054a4:	05db      	lsls	r3, r3, #23
 80054a6:	460c      	mov	r4, r1
 80054a8:	4616      	mov	r6, r2
 80054aa:	d505      	bpl.n	80054b8 <__swrite+0x1e>
 80054ac:	2302      	movs	r3, #2
 80054ae:	2200      	movs	r2, #0
 80054b0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80054b4:	f000 f83c 	bl	8005530 <_lseek_r>
 80054b8:	89a3      	ldrh	r3, [r4, #12]
 80054ba:	4632      	mov	r2, r6
 80054bc:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80054c0:	81a3      	strh	r3, [r4, #12]
 80054c2:	4628      	mov	r0, r5
 80054c4:	463b      	mov	r3, r7
 80054c6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80054ca:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80054ce:	f000 b853 	b.w	8005578 <_write_r>

080054d2 <__sseek>:
 80054d2:	b510      	push	{r4, lr}
 80054d4:	460c      	mov	r4, r1
 80054d6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80054da:	f000 f829 	bl	8005530 <_lseek_r>
 80054de:	1c43      	adds	r3, r0, #1
 80054e0:	89a3      	ldrh	r3, [r4, #12]
 80054e2:	bf15      	itete	ne
 80054e4:	6560      	strne	r0, [r4, #84]	@ 0x54
 80054e6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80054ea:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80054ee:	81a3      	strheq	r3, [r4, #12]
 80054f0:	bf18      	it	ne
 80054f2:	81a3      	strhne	r3, [r4, #12]
 80054f4:	bd10      	pop	{r4, pc}

080054f6 <__sclose>:
 80054f6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80054fa:	f000 b809 	b.w	8005510 <_close_r>

080054fe <memset>:
 80054fe:	4603      	mov	r3, r0
 8005500:	4402      	add	r2, r0
 8005502:	4293      	cmp	r3, r2
 8005504:	d100      	bne.n	8005508 <memset+0xa>
 8005506:	4770      	bx	lr
 8005508:	f803 1b01 	strb.w	r1, [r3], #1
 800550c:	e7f9      	b.n	8005502 <memset+0x4>
	...

08005510 <_close_r>:
 8005510:	b538      	push	{r3, r4, r5, lr}
 8005512:	2300      	movs	r3, #0
 8005514:	4d05      	ldr	r5, [pc, #20]	@ (800552c <_close_r+0x1c>)
 8005516:	4604      	mov	r4, r0
 8005518:	4608      	mov	r0, r1
 800551a:	602b      	str	r3, [r5, #0]
 800551c:	f7fc fd59 	bl	8001fd2 <_close>
 8005520:	1c43      	adds	r3, r0, #1
 8005522:	d102      	bne.n	800552a <_close_r+0x1a>
 8005524:	682b      	ldr	r3, [r5, #0]
 8005526:	b103      	cbz	r3, 800552a <_close_r+0x1a>
 8005528:	6023      	str	r3, [r4, #0]
 800552a:	bd38      	pop	{r3, r4, r5, pc}
 800552c:	20000390 	.word	0x20000390

08005530 <_lseek_r>:
 8005530:	b538      	push	{r3, r4, r5, lr}
 8005532:	4604      	mov	r4, r0
 8005534:	4608      	mov	r0, r1
 8005536:	4611      	mov	r1, r2
 8005538:	2200      	movs	r2, #0
 800553a:	4d05      	ldr	r5, [pc, #20]	@ (8005550 <_lseek_r+0x20>)
 800553c:	602a      	str	r2, [r5, #0]
 800553e:	461a      	mov	r2, r3
 8005540:	f7fc fd6b 	bl	800201a <_lseek>
 8005544:	1c43      	adds	r3, r0, #1
 8005546:	d102      	bne.n	800554e <_lseek_r+0x1e>
 8005548:	682b      	ldr	r3, [r5, #0]
 800554a:	b103      	cbz	r3, 800554e <_lseek_r+0x1e>
 800554c:	6023      	str	r3, [r4, #0]
 800554e:	bd38      	pop	{r3, r4, r5, pc}
 8005550:	20000390 	.word	0x20000390

08005554 <_read_r>:
 8005554:	b538      	push	{r3, r4, r5, lr}
 8005556:	4604      	mov	r4, r0
 8005558:	4608      	mov	r0, r1
 800555a:	4611      	mov	r1, r2
 800555c:	2200      	movs	r2, #0
 800555e:	4d05      	ldr	r5, [pc, #20]	@ (8005574 <_read_r+0x20>)
 8005560:	602a      	str	r2, [r5, #0]
 8005562:	461a      	mov	r2, r3
 8005564:	f7fc fcfc 	bl	8001f60 <_read>
 8005568:	1c43      	adds	r3, r0, #1
 800556a:	d102      	bne.n	8005572 <_read_r+0x1e>
 800556c:	682b      	ldr	r3, [r5, #0]
 800556e:	b103      	cbz	r3, 8005572 <_read_r+0x1e>
 8005570:	6023      	str	r3, [r4, #0]
 8005572:	bd38      	pop	{r3, r4, r5, pc}
 8005574:	20000390 	.word	0x20000390

08005578 <_write_r>:
 8005578:	b538      	push	{r3, r4, r5, lr}
 800557a:	4604      	mov	r4, r0
 800557c:	4608      	mov	r0, r1
 800557e:	4611      	mov	r1, r2
 8005580:	2200      	movs	r2, #0
 8005582:	4d05      	ldr	r5, [pc, #20]	@ (8005598 <_write_r+0x20>)
 8005584:	602a      	str	r2, [r5, #0]
 8005586:	461a      	mov	r2, r3
 8005588:	f7fc fd07 	bl	8001f9a <_write>
 800558c:	1c43      	adds	r3, r0, #1
 800558e:	d102      	bne.n	8005596 <_write_r+0x1e>
 8005590:	682b      	ldr	r3, [r5, #0]
 8005592:	b103      	cbz	r3, 8005596 <_write_r+0x1e>
 8005594:	6023      	str	r3, [r4, #0]
 8005596:	bd38      	pop	{r3, r4, r5, pc}
 8005598:	20000390 	.word	0x20000390

0800559c <__errno>:
 800559c:	4b01      	ldr	r3, [pc, #4]	@ (80055a4 <__errno+0x8>)
 800559e:	6818      	ldr	r0, [r3, #0]
 80055a0:	4770      	bx	lr
 80055a2:	bf00      	nop
 80055a4:	20000040 	.word	0x20000040

080055a8 <__libc_init_array>:
 80055a8:	b570      	push	{r4, r5, r6, lr}
 80055aa:	2600      	movs	r6, #0
 80055ac:	4d0c      	ldr	r5, [pc, #48]	@ (80055e0 <__libc_init_array+0x38>)
 80055ae:	4c0d      	ldr	r4, [pc, #52]	@ (80055e4 <__libc_init_array+0x3c>)
 80055b0:	1b64      	subs	r4, r4, r5
 80055b2:	10a4      	asrs	r4, r4, #2
 80055b4:	42a6      	cmp	r6, r4
 80055b6:	d109      	bne.n	80055cc <__libc_init_array+0x24>
 80055b8:	f000 fffa 	bl	80065b0 <_init>
 80055bc:	2600      	movs	r6, #0
 80055be:	4d0a      	ldr	r5, [pc, #40]	@ (80055e8 <__libc_init_array+0x40>)
 80055c0:	4c0a      	ldr	r4, [pc, #40]	@ (80055ec <__libc_init_array+0x44>)
 80055c2:	1b64      	subs	r4, r4, r5
 80055c4:	10a4      	asrs	r4, r4, #2
 80055c6:	42a6      	cmp	r6, r4
 80055c8:	d105      	bne.n	80055d6 <__libc_init_array+0x2e>
 80055ca:	bd70      	pop	{r4, r5, r6, pc}
 80055cc:	f855 3b04 	ldr.w	r3, [r5], #4
 80055d0:	4798      	blx	r3
 80055d2:	3601      	adds	r6, #1
 80055d4:	e7ee      	b.n	80055b4 <__libc_init_array+0xc>
 80055d6:	f855 3b04 	ldr.w	r3, [r5], #4
 80055da:	4798      	blx	r3
 80055dc:	3601      	adds	r6, #1
 80055de:	e7f2      	b.n	80055c6 <__libc_init_array+0x1e>
 80055e0:	08006a7c 	.word	0x08006a7c
 80055e4:	08006a7c 	.word	0x08006a7c
 80055e8:	08006a7c 	.word	0x08006a7c
 80055ec:	08006a80 	.word	0x08006a80

080055f0 <__retarget_lock_init_recursive>:
 80055f0:	4770      	bx	lr

080055f2 <__retarget_lock_acquire_recursive>:
 80055f2:	4770      	bx	lr

080055f4 <__retarget_lock_release_recursive>:
 80055f4:	4770      	bx	lr
	...

080055f8 <__assert_func>:
 80055f8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80055fa:	4614      	mov	r4, r2
 80055fc:	461a      	mov	r2, r3
 80055fe:	4b09      	ldr	r3, [pc, #36]	@ (8005624 <__assert_func+0x2c>)
 8005600:	4605      	mov	r5, r0
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	68d8      	ldr	r0, [r3, #12]
 8005606:	b14c      	cbz	r4, 800561c <__assert_func+0x24>
 8005608:	4b07      	ldr	r3, [pc, #28]	@ (8005628 <__assert_func+0x30>)
 800560a:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800560e:	9100      	str	r1, [sp, #0]
 8005610:	462b      	mov	r3, r5
 8005612:	4906      	ldr	r1, [pc, #24]	@ (800562c <__assert_func+0x34>)
 8005614:	f000 fc9c 	bl	8005f50 <fiprintf>
 8005618:	f000 fcf2 	bl	8006000 <abort>
 800561c:	4b04      	ldr	r3, [pc, #16]	@ (8005630 <__assert_func+0x38>)
 800561e:	461c      	mov	r4, r3
 8005620:	e7f3      	b.n	800560a <__assert_func+0x12>
 8005622:	bf00      	nop
 8005624:	20000040 	.word	0x20000040
 8005628:	08006909 	.word	0x08006909
 800562c:	08006916 	.word	0x08006916
 8005630:	08006944 	.word	0x08006944

08005634 <_free_r>:
 8005634:	b538      	push	{r3, r4, r5, lr}
 8005636:	4605      	mov	r5, r0
 8005638:	2900      	cmp	r1, #0
 800563a:	d040      	beq.n	80056be <_free_r+0x8a>
 800563c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005640:	1f0c      	subs	r4, r1, #4
 8005642:	2b00      	cmp	r3, #0
 8005644:	bfb8      	it	lt
 8005646:	18e4      	addlt	r4, r4, r3
 8005648:	f000 f8e6 	bl	8005818 <__malloc_lock>
 800564c:	4a1c      	ldr	r2, [pc, #112]	@ (80056c0 <_free_r+0x8c>)
 800564e:	6813      	ldr	r3, [r2, #0]
 8005650:	b933      	cbnz	r3, 8005660 <_free_r+0x2c>
 8005652:	6063      	str	r3, [r4, #4]
 8005654:	6014      	str	r4, [r2, #0]
 8005656:	4628      	mov	r0, r5
 8005658:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800565c:	f000 b8e2 	b.w	8005824 <__malloc_unlock>
 8005660:	42a3      	cmp	r3, r4
 8005662:	d908      	bls.n	8005676 <_free_r+0x42>
 8005664:	6820      	ldr	r0, [r4, #0]
 8005666:	1821      	adds	r1, r4, r0
 8005668:	428b      	cmp	r3, r1
 800566a:	bf01      	itttt	eq
 800566c:	6819      	ldreq	r1, [r3, #0]
 800566e:	685b      	ldreq	r3, [r3, #4]
 8005670:	1809      	addeq	r1, r1, r0
 8005672:	6021      	streq	r1, [r4, #0]
 8005674:	e7ed      	b.n	8005652 <_free_r+0x1e>
 8005676:	461a      	mov	r2, r3
 8005678:	685b      	ldr	r3, [r3, #4]
 800567a:	b10b      	cbz	r3, 8005680 <_free_r+0x4c>
 800567c:	42a3      	cmp	r3, r4
 800567e:	d9fa      	bls.n	8005676 <_free_r+0x42>
 8005680:	6811      	ldr	r1, [r2, #0]
 8005682:	1850      	adds	r0, r2, r1
 8005684:	42a0      	cmp	r0, r4
 8005686:	d10b      	bne.n	80056a0 <_free_r+0x6c>
 8005688:	6820      	ldr	r0, [r4, #0]
 800568a:	4401      	add	r1, r0
 800568c:	1850      	adds	r0, r2, r1
 800568e:	4283      	cmp	r3, r0
 8005690:	6011      	str	r1, [r2, #0]
 8005692:	d1e0      	bne.n	8005656 <_free_r+0x22>
 8005694:	6818      	ldr	r0, [r3, #0]
 8005696:	685b      	ldr	r3, [r3, #4]
 8005698:	4408      	add	r0, r1
 800569a:	6010      	str	r0, [r2, #0]
 800569c:	6053      	str	r3, [r2, #4]
 800569e:	e7da      	b.n	8005656 <_free_r+0x22>
 80056a0:	d902      	bls.n	80056a8 <_free_r+0x74>
 80056a2:	230c      	movs	r3, #12
 80056a4:	602b      	str	r3, [r5, #0]
 80056a6:	e7d6      	b.n	8005656 <_free_r+0x22>
 80056a8:	6820      	ldr	r0, [r4, #0]
 80056aa:	1821      	adds	r1, r4, r0
 80056ac:	428b      	cmp	r3, r1
 80056ae:	bf01      	itttt	eq
 80056b0:	6819      	ldreq	r1, [r3, #0]
 80056b2:	685b      	ldreq	r3, [r3, #4]
 80056b4:	1809      	addeq	r1, r1, r0
 80056b6:	6021      	streq	r1, [r4, #0]
 80056b8:	6063      	str	r3, [r4, #4]
 80056ba:	6054      	str	r4, [r2, #4]
 80056bc:	e7cb      	b.n	8005656 <_free_r+0x22>
 80056be:	bd38      	pop	{r3, r4, r5, pc}
 80056c0:	2000039c 	.word	0x2000039c

080056c4 <malloc>:
 80056c4:	4b02      	ldr	r3, [pc, #8]	@ (80056d0 <malloc+0xc>)
 80056c6:	4601      	mov	r1, r0
 80056c8:	6818      	ldr	r0, [r3, #0]
 80056ca:	f000 b825 	b.w	8005718 <_malloc_r>
 80056ce:	bf00      	nop
 80056d0:	20000040 	.word	0x20000040

080056d4 <sbrk_aligned>:
 80056d4:	b570      	push	{r4, r5, r6, lr}
 80056d6:	4e0f      	ldr	r6, [pc, #60]	@ (8005714 <sbrk_aligned+0x40>)
 80056d8:	460c      	mov	r4, r1
 80056da:	6831      	ldr	r1, [r6, #0]
 80056dc:	4605      	mov	r5, r0
 80056de:	b911      	cbnz	r1, 80056e6 <sbrk_aligned+0x12>
 80056e0:	f000 fc62 	bl	8005fa8 <_sbrk_r>
 80056e4:	6030      	str	r0, [r6, #0]
 80056e6:	4621      	mov	r1, r4
 80056e8:	4628      	mov	r0, r5
 80056ea:	f000 fc5d 	bl	8005fa8 <_sbrk_r>
 80056ee:	1c43      	adds	r3, r0, #1
 80056f0:	d103      	bne.n	80056fa <sbrk_aligned+0x26>
 80056f2:	f04f 34ff 	mov.w	r4, #4294967295
 80056f6:	4620      	mov	r0, r4
 80056f8:	bd70      	pop	{r4, r5, r6, pc}
 80056fa:	1cc4      	adds	r4, r0, #3
 80056fc:	f024 0403 	bic.w	r4, r4, #3
 8005700:	42a0      	cmp	r0, r4
 8005702:	d0f8      	beq.n	80056f6 <sbrk_aligned+0x22>
 8005704:	1a21      	subs	r1, r4, r0
 8005706:	4628      	mov	r0, r5
 8005708:	f000 fc4e 	bl	8005fa8 <_sbrk_r>
 800570c:	3001      	adds	r0, #1
 800570e:	d1f2      	bne.n	80056f6 <sbrk_aligned+0x22>
 8005710:	e7ef      	b.n	80056f2 <sbrk_aligned+0x1e>
 8005712:	bf00      	nop
 8005714:	20000398 	.word	0x20000398

08005718 <_malloc_r>:
 8005718:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800571c:	1ccd      	adds	r5, r1, #3
 800571e:	f025 0503 	bic.w	r5, r5, #3
 8005722:	3508      	adds	r5, #8
 8005724:	2d0c      	cmp	r5, #12
 8005726:	bf38      	it	cc
 8005728:	250c      	movcc	r5, #12
 800572a:	2d00      	cmp	r5, #0
 800572c:	4606      	mov	r6, r0
 800572e:	db01      	blt.n	8005734 <_malloc_r+0x1c>
 8005730:	42a9      	cmp	r1, r5
 8005732:	d904      	bls.n	800573e <_malloc_r+0x26>
 8005734:	230c      	movs	r3, #12
 8005736:	6033      	str	r3, [r6, #0]
 8005738:	2000      	movs	r0, #0
 800573a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800573e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8005814 <_malloc_r+0xfc>
 8005742:	f000 f869 	bl	8005818 <__malloc_lock>
 8005746:	f8d8 3000 	ldr.w	r3, [r8]
 800574a:	461c      	mov	r4, r3
 800574c:	bb44      	cbnz	r4, 80057a0 <_malloc_r+0x88>
 800574e:	4629      	mov	r1, r5
 8005750:	4630      	mov	r0, r6
 8005752:	f7ff ffbf 	bl	80056d4 <sbrk_aligned>
 8005756:	1c43      	adds	r3, r0, #1
 8005758:	4604      	mov	r4, r0
 800575a:	d158      	bne.n	800580e <_malloc_r+0xf6>
 800575c:	f8d8 4000 	ldr.w	r4, [r8]
 8005760:	4627      	mov	r7, r4
 8005762:	2f00      	cmp	r7, #0
 8005764:	d143      	bne.n	80057ee <_malloc_r+0xd6>
 8005766:	2c00      	cmp	r4, #0
 8005768:	d04b      	beq.n	8005802 <_malloc_r+0xea>
 800576a:	6823      	ldr	r3, [r4, #0]
 800576c:	4639      	mov	r1, r7
 800576e:	4630      	mov	r0, r6
 8005770:	eb04 0903 	add.w	r9, r4, r3
 8005774:	f000 fc18 	bl	8005fa8 <_sbrk_r>
 8005778:	4581      	cmp	r9, r0
 800577a:	d142      	bne.n	8005802 <_malloc_r+0xea>
 800577c:	6821      	ldr	r1, [r4, #0]
 800577e:	4630      	mov	r0, r6
 8005780:	1a6d      	subs	r5, r5, r1
 8005782:	4629      	mov	r1, r5
 8005784:	f7ff ffa6 	bl	80056d4 <sbrk_aligned>
 8005788:	3001      	adds	r0, #1
 800578a:	d03a      	beq.n	8005802 <_malloc_r+0xea>
 800578c:	6823      	ldr	r3, [r4, #0]
 800578e:	442b      	add	r3, r5
 8005790:	6023      	str	r3, [r4, #0]
 8005792:	f8d8 3000 	ldr.w	r3, [r8]
 8005796:	685a      	ldr	r2, [r3, #4]
 8005798:	bb62      	cbnz	r2, 80057f4 <_malloc_r+0xdc>
 800579a:	f8c8 7000 	str.w	r7, [r8]
 800579e:	e00f      	b.n	80057c0 <_malloc_r+0xa8>
 80057a0:	6822      	ldr	r2, [r4, #0]
 80057a2:	1b52      	subs	r2, r2, r5
 80057a4:	d420      	bmi.n	80057e8 <_malloc_r+0xd0>
 80057a6:	2a0b      	cmp	r2, #11
 80057a8:	d917      	bls.n	80057da <_malloc_r+0xc2>
 80057aa:	1961      	adds	r1, r4, r5
 80057ac:	42a3      	cmp	r3, r4
 80057ae:	6025      	str	r5, [r4, #0]
 80057b0:	bf18      	it	ne
 80057b2:	6059      	strne	r1, [r3, #4]
 80057b4:	6863      	ldr	r3, [r4, #4]
 80057b6:	bf08      	it	eq
 80057b8:	f8c8 1000 	streq.w	r1, [r8]
 80057bc:	5162      	str	r2, [r4, r5]
 80057be:	604b      	str	r3, [r1, #4]
 80057c0:	4630      	mov	r0, r6
 80057c2:	f000 f82f 	bl	8005824 <__malloc_unlock>
 80057c6:	f104 000b 	add.w	r0, r4, #11
 80057ca:	1d23      	adds	r3, r4, #4
 80057cc:	f020 0007 	bic.w	r0, r0, #7
 80057d0:	1ac2      	subs	r2, r0, r3
 80057d2:	bf1c      	itt	ne
 80057d4:	1a1b      	subne	r3, r3, r0
 80057d6:	50a3      	strne	r3, [r4, r2]
 80057d8:	e7af      	b.n	800573a <_malloc_r+0x22>
 80057da:	6862      	ldr	r2, [r4, #4]
 80057dc:	42a3      	cmp	r3, r4
 80057de:	bf0c      	ite	eq
 80057e0:	f8c8 2000 	streq.w	r2, [r8]
 80057e4:	605a      	strne	r2, [r3, #4]
 80057e6:	e7eb      	b.n	80057c0 <_malloc_r+0xa8>
 80057e8:	4623      	mov	r3, r4
 80057ea:	6864      	ldr	r4, [r4, #4]
 80057ec:	e7ae      	b.n	800574c <_malloc_r+0x34>
 80057ee:	463c      	mov	r4, r7
 80057f0:	687f      	ldr	r7, [r7, #4]
 80057f2:	e7b6      	b.n	8005762 <_malloc_r+0x4a>
 80057f4:	461a      	mov	r2, r3
 80057f6:	685b      	ldr	r3, [r3, #4]
 80057f8:	42a3      	cmp	r3, r4
 80057fa:	d1fb      	bne.n	80057f4 <_malloc_r+0xdc>
 80057fc:	2300      	movs	r3, #0
 80057fe:	6053      	str	r3, [r2, #4]
 8005800:	e7de      	b.n	80057c0 <_malloc_r+0xa8>
 8005802:	230c      	movs	r3, #12
 8005804:	4630      	mov	r0, r6
 8005806:	6033      	str	r3, [r6, #0]
 8005808:	f000 f80c 	bl	8005824 <__malloc_unlock>
 800580c:	e794      	b.n	8005738 <_malloc_r+0x20>
 800580e:	6005      	str	r5, [r0, #0]
 8005810:	e7d6      	b.n	80057c0 <_malloc_r+0xa8>
 8005812:	bf00      	nop
 8005814:	2000039c 	.word	0x2000039c

08005818 <__malloc_lock>:
 8005818:	4801      	ldr	r0, [pc, #4]	@ (8005820 <__malloc_lock+0x8>)
 800581a:	f7ff beea 	b.w	80055f2 <__retarget_lock_acquire_recursive>
 800581e:	bf00      	nop
 8005820:	20000394 	.word	0x20000394

08005824 <__malloc_unlock>:
 8005824:	4801      	ldr	r0, [pc, #4]	@ (800582c <__malloc_unlock+0x8>)
 8005826:	f7ff bee5 	b.w	80055f4 <__retarget_lock_release_recursive>
 800582a:	bf00      	nop
 800582c:	20000394 	.word	0x20000394

08005830 <__ssputs_r>:
 8005830:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005834:	461f      	mov	r7, r3
 8005836:	688e      	ldr	r6, [r1, #8]
 8005838:	4682      	mov	sl, r0
 800583a:	42be      	cmp	r6, r7
 800583c:	460c      	mov	r4, r1
 800583e:	4690      	mov	r8, r2
 8005840:	680b      	ldr	r3, [r1, #0]
 8005842:	d82d      	bhi.n	80058a0 <__ssputs_r+0x70>
 8005844:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8005848:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800584c:	d026      	beq.n	800589c <__ssputs_r+0x6c>
 800584e:	6965      	ldr	r5, [r4, #20]
 8005850:	6909      	ldr	r1, [r1, #16]
 8005852:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005856:	eba3 0901 	sub.w	r9, r3, r1
 800585a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800585e:	1c7b      	adds	r3, r7, #1
 8005860:	444b      	add	r3, r9
 8005862:	106d      	asrs	r5, r5, #1
 8005864:	429d      	cmp	r5, r3
 8005866:	bf38      	it	cc
 8005868:	461d      	movcc	r5, r3
 800586a:	0553      	lsls	r3, r2, #21
 800586c:	d527      	bpl.n	80058be <__ssputs_r+0x8e>
 800586e:	4629      	mov	r1, r5
 8005870:	f7ff ff52 	bl	8005718 <_malloc_r>
 8005874:	4606      	mov	r6, r0
 8005876:	b360      	cbz	r0, 80058d2 <__ssputs_r+0xa2>
 8005878:	464a      	mov	r2, r9
 800587a:	6921      	ldr	r1, [r4, #16]
 800587c:	f000 fbb2 	bl	8005fe4 <memcpy>
 8005880:	89a3      	ldrh	r3, [r4, #12]
 8005882:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8005886:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800588a:	81a3      	strh	r3, [r4, #12]
 800588c:	6126      	str	r6, [r4, #16]
 800588e:	444e      	add	r6, r9
 8005890:	6026      	str	r6, [r4, #0]
 8005892:	463e      	mov	r6, r7
 8005894:	6165      	str	r5, [r4, #20]
 8005896:	eba5 0509 	sub.w	r5, r5, r9
 800589a:	60a5      	str	r5, [r4, #8]
 800589c:	42be      	cmp	r6, r7
 800589e:	d900      	bls.n	80058a2 <__ssputs_r+0x72>
 80058a0:	463e      	mov	r6, r7
 80058a2:	4632      	mov	r2, r6
 80058a4:	4641      	mov	r1, r8
 80058a6:	6820      	ldr	r0, [r4, #0]
 80058a8:	f000 fb64 	bl	8005f74 <memmove>
 80058ac:	2000      	movs	r0, #0
 80058ae:	68a3      	ldr	r3, [r4, #8]
 80058b0:	1b9b      	subs	r3, r3, r6
 80058b2:	60a3      	str	r3, [r4, #8]
 80058b4:	6823      	ldr	r3, [r4, #0]
 80058b6:	4433      	add	r3, r6
 80058b8:	6023      	str	r3, [r4, #0]
 80058ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80058be:	462a      	mov	r2, r5
 80058c0:	f000 fba5 	bl	800600e <_realloc_r>
 80058c4:	4606      	mov	r6, r0
 80058c6:	2800      	cmp	r0, #0
 80058c8:	d1e0      	bne.n	800588c <__ssputs_r+0x5c>
 80058ca:	4650      	mov	r0, sl
 80058cc:	6921      	ldr	r1, [r4, #16]
 80058ce:	f7ff feb1 	bl	8005634 <_free_r>
 80058d2:	230c      	movs	r3, #12
 80058d4:	f8ca 3000 	str.w	r3, [sl]
 80058d8:	89a3      	ldrh	r3, [r4, #12]
 80058da:	f04f 30ff 	mov.w	r0, #4294967295
 80058de:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80058e2:	81a3      	strh	r3, [r4, #12]
 80058e4:	e7e9      	b.n	80058ba <__ssputs_r+0x8a>
	...

080058e8 <_svfiprintf_r>:
 80058e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80058ec:	4698      	mov	r8, r3
 80058ee:	898b      	ldrh	r3, [r1, #12]
 80058f0:	4607      	mov	r7, r0
 80058f2:	061b      	lsls	r3, r3, #24
 80058f4:	460d      	mov	r5, r1
 80058f6:	4614      	mov	r4, r2
 80058f8:	b09d      	sub	sp, #116	@ 0x74
 80058fa:	d510      	bpl.n	800591e <_svfiprintf_r+0x36>
 80058fc:	690b      	ldr	r3, [r1, #16]
 80058fe:	b973      	cbnz	r3, 800591e <_svfiprintf_r+0x36>
 8005900:	2140      	movs	r1, #64	@ 0x40
 8005902:	f7ff ff09 	bl	8005718 <_malloc_r>
 8005906:	6028      	str	r0, [r5, #0]
 8005908:	6128      	str	r0, [r5, #16]
 800590a:	b930      	cbnz	r0, 800591a <_svfiprintf_r+0x32>
 800590c:	230c      	movs	r3, #12
 800590e:	603b      	str	r3, [r7, #0]
 8005910:	f04f 30ff 	mov.w	r0, #4294967295
 8005914:	b01d      	add	sp, #116	@ 0x74
 8005916:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800591a:	2340      	movs	r3, #64	@ 0x40
 800591c:	616b      	str	r3, [r5, #20]
 800591e:	2300      	movs	r3, #0
 8005920:	9309      	str	r3, [sp, #36]	@ 0x24
 8005922:	2320      	movs	r3, #32
 8005924:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8005928:	2330      	movs	r3, #48	@ 0x30
 800592a:	f04f 0901 	mov.w	r9, #1
 800592e:	f8cd 800c 	str.w	r8, [sp, #12]
 8005932:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8005acc <_svfiprintf_r+0x1e4>
 8005936:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800593a:	4623      	mov	r3, r4
 800593c:	469a      	mov	sl, r3
 800593e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005942:	b10a      	cbz	r2, 8005948 <_svfiprintf_r+0x60>
 8005944:	2a25      	cmp	r2, #37	@ 0x25
 8005946:	d1f9      	bne.n	800593c <_svfiprintf_r+0x54>
 8005948:	ebba 0b04 	subs.w	fp, sl, r4
 800594c:	d00b      	beq.n	8005966 <_svfiprintf_r+0x7e>
 800594e:	465b      	mov	r3, fp
 8005950:	4622      	mov	r2, r4
 8005952:	4629      	mov	r1, r5
 8005954:	4638      	mov	r0, r7
 8005956:	f7ff ff6b 	bl	8005830 <__ssputs_r>
 800595a:	3001      	adds	r0, #1
 800595c:	f000 80a7 	beq.w	8005aae <_svfiprintf_r+0x1c6>
 8005960:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005962:	445a      	add	r2, fp
 8005964:	9209      	str	r2, [sp, #36]	@ 0x24
 8005966:	f89a 3000 	ldrb.w	r3, [sl]
 800596a:	2b00      	cmp	r3, #0
 800596c:	f000 809f 	beq.w	8005aae <_svfiprintf_r+0x1c6>
 8005970:	2300      	movs	r3, #0
 8005972:	f04f 32ff 	mov.w	r2, #4294967295
 8005976:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800597a:	f10a 0a01 	add.w	sl, sl, #1
 800597e:	9304      	str	r3, [sp, #16]
 8005980:	9307      	str	r3, [sp, #28]
 8005982:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8005986:	931a      	str	r3, [sp, #104]	@ 0x68
 8005988:	4654      	mov	r4, sl
 800598a:	2205      	movs	r2, #5
 800598c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005990:	484e      	ldr	r0, [pc, #312]	@ (8005acc <_svfiprintf_r+0x1e4>)
 8005992:	f000 fb19 	bl	8005fc8 <memchr>
 8005996:	9a04      	ldr	r2, [sp, #16]
 8005998:	b9d8      	cbnz	r0, 80059d2 <_svfiprintf_r+0xea>
 800599a:	06d0      	lsls	r0, r2, #27
 800599c:	bf44      	itt	mi
 800599e:	2320      	movmi	r3, #32
 80059a0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80059a4:	0711      	lsls	r1, r2, #28
 80059a6:	bf44      	itt	mi
 80059a8:	232b      	movmi	r3, #43	@ 0x2b
 80059aa:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80059ae:	f89a 3000 	ldrb.w	r3, [sl]
 80059b2:	2b2a      	cmp	r3, #42	@ 0x2a
 80059b4:	d015      	beq.n	80059e2 <_svfiprintf_r+0xfa>
 80059b6:	4654      	mov	r4, sl
 80059b8:	2000      	movs	r0, #0
 80059ba:	f04f 0c0a 	mov.w	ip, #10
 80059be:	9a07      	ldr	r2, [sp, #28]
 80059c0:	4621      	mov	r1, r4
 80059c2:	f811 3b01 	ldrb.w	r3, [r1], #1
 80059c6:	3b30      	subs	r3, #48	@ 0x30
 80059c8:	2b09      	cmp	r3, #9
 80059ca:	d94b      	bls.n	8005a64 <_svfiprintf_r+0x17c>
 80059cc:	b1b0      	cbz	r0, 80059fc <_svfiprintf_r+0x114>
 80059ce:	9207      	str	r2, [sp, #28]
 80059d0:	e014      	b.n	80059fc <_svfiprintf_r+0x114>
 80059d2:	eba0 0308 	sub.w	r3, r0, r8
 80059d6:	fa09 f303 	lsl.w	r3, r9, r3
 80059da:	4313      	orrs	r3, r2
 80059dc:	46a2      	mov	sl, r4
 80059de:	9304      	str	r3, [sp, #16]
 80059e0:	e7d2      	b.n	8005988 <_svfiprintf_r+0xa0>
 80059e2:	9b03      	ldr	r3, [sp, #12]
 80059e4:	1d19      	adds	r1, r3, #4
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	9103      	str	r1, [sp, #12]
 80059ea:	2b00      	cmp	r3, #0
 80059ec:	bfbb      	ittet	lt
 80059ee:	425b      	neglt	r3, r3
 80059f0:	f042 0202 	orrlt.w	r2, r2, #2
 80059f4:	9307      	strge	r3, [sp, #28]
 80059f6:	9307      	strlt	r3, [sp, #28]
 80059f8:	bfb8      	it	lt
 80059fa:	9204      	strlt	r2, [sp, #16]
 80059fc:	7823      	ldrb	r3, [r4, #0]
 80059fe:	2b2e      	cmp	r3, #46	@ 0x2e
 8005a00:	d10a      	bne.n	8005a18 <_svfiprintf_r+0x130>
 8005a02:	7863      	ldrb	r3, [r4, #1]
 8005a04:	2b2a      	cmp	r3, #42	@ 0x2a
 8005a06:	d132      	bne.n	8005a6e <_svfiprintf_r+0x186>
 8005a08:	9b03      	ldr	r3, [sp, #12]
 8005a0a:	3402      	adds	r4, #2
 8005a0c:	1d1a      	adds	r2, r3, #4
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	9203      	str	r2, [sp, #12]
 8005a12:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8005a16:	9305      	str	r3, [sp, #20]
 8005a18:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8005ad0 <_svfiprintf_r+0x1e8>
 8005a1c:	2203      	movs	r2, #3
 8005a1e:	4650      	mov	r0, sl
 8005a20:	7821      	ldrb	r1, [r4, #0]
 8005a22:	f000 fad1 	bl	8005fc8 <memchr>
 8005a26:	b138      	cbz	r0, 8005a38 <_svfiprintf_r+0x150>
 8005a28:	2240      	movs	r2, #64	@ 0x40
 8005a2a:	9b04      	ldr	r3, [sp, #16]
 8005a2c:	eba0 000a 	sub.w	r0, r0, sl
 8005a30:	4082      	lsls	r2, r0
 8005a32:	4313      	orrs	r3, r2
 8005a34:	3401      	adds	r4, #1
 8005a36:	9304      	str	r3, [sp, #16]
 8005a38:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005a3c:	2206      	movs	r2, #6
 8005a3e:	4825      	ldr	r0, [pc, #148]	@ (8005ad4 <_svfiprintf_r+0x1ec>)
 8005a40:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8005a44:	f000 fac0 	bl	8005fc8 <memchr>
 8005a48:	2800      	cmp	r0, #0
 8005a4a:	d036      	beq.n	8005aba <_svfiprintf_r+0x1d2>
 8005a4c:	4b22      	ldr	r3, [pc, #136]	@ (8005ad8 <_svfiprintf_r+0x1f0>)
 8005a4e:	bb1b      	cbnz	r3, 8005a98 <_svfiprintf_r+0x1b0>
 8005a50:	9b03      	ldr	r3, [sp, #12]
 8005a52:	3307      	adds	r3, #7
 8005a54:	f023 0307 	bic.w	r3, r3, #7
 8005a58:	3308      	adds	r3, #8
 8005a5a:	9303      	str	r3, [sp, #12]
 8005a5c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005a5e:	4433      	add	r3, r6
 8005a60:	9309      	str	r3, [sp, #36]	@ 0x24
 8005a62:	e76a      	b.n	800593a <_svfiprintf_r+0x52>
 8005a64:	460c      	mov	r4, r1
 8005a66:	2001      	movs	r0, #1
 8005a68:	fb0c 3202 	mla	r2, ip, r2, r3
 8005a6c:	e7a8      	b.n	80059c0 <_svfiprintf_r+0xd8>
 8005a6e:	2300      	movs	r3, #0
 8005a70:	f04f 0c0a 	mov.w	ip, #10
 8005a74:	4619      	mov	r1, r3
 8005a76:	3401      	adds	r4, #1
 8005a78:	9305      	str	r3, [sp, #20]
 8005a7a:	4620      	mov	r0, r4
 8005a7c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005a80:	3a30      	subs	r2, #48	@ 0x30
 8005a82:	2a09      	cmp	r2, #9
 8005a84:	d903      	bls.n	8005a8e <_svfiprintf_r+0x1a6>
 8005a86:	2b00      	cmp	r3, #0
 8005a88:	d0c6      	beq.n	8005a18 <_svfiprintf_r+0x130>
 8005a8a:	9105      	str	r1, [sp, #20]
 8005a8c:	e7c4      	b.n	8005a18 <_svfiprintf_r+0x130>
 8005a8e:	4604      	mov	r4, r0
 8005a90:	2301      	movs	r3, #1
 8005a92:	fb0c 2101 	mla	r1, ip, r1, r2
 8005a96:	e7f0      	b.n	8005a7a <_svfiprintf_r+0x192>
 8005a98:	ab03      	add	r3, sp, #12
 8005a9a:	9300      	str	r3, [sp, #0]
 8005a9c:	462a      	mov	r2, r5
 8005a9e:	4638      	mov	r0, r7
 8005aa0:	4b0e      	ldr	r3, [pc, #56]	@ (8005adc <_svfiprintf_r+0x1f4>)
 8005aa2:	a904      	add	r1, sp, #16
 8005aa4:	f3af 8000 	nop.w
 8005aa8:	1c42      	adds	r2, r0, #1
 8005aaa:	4606      	mov	r6, r0
 8005aac:	d1d6      	bne.n	8005a5c <_svfiprintf_r+0x174>
 8005aae:	89ab      	ldrh	r3, [r5, #12]
 8005ab0:	065b      	lsls	r3, r3, #25
 8005ab2:	f53f af2d 	bmi.w	8005910 <_svfiprintf_r+0x28>
 8005ab6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005ab8:	e72c      	b.n	8005914 <_svfiprintf_r+0x2c>
 8005aba:	ab03      	add	r3, sp, #12
 8005abc:	9300      	str	r3, [sp, #0]
 8005abe:	462a      	mov	r2, r5
 8005ac0:	4638      	mov	r0, r7
 8005ac2:	4b06      	ldr	r3, [pc, #24]	@ (8005adc <_svfiprintf_r+0x1f4>)
 8005ac4:	a904      	add	r1, sp, #16
 8005ac6:	f000 f87d 	bl	8005bc4 <_printf_i>
 8005aca:	e7ed      	b.n	8005aa8 <_svfiprintf_r+0x1c0>
 8005acc:	08006945 	.word	0x08006945
 8005ad0:	0800694b 	.word	0x0800694b
 8005ad4:	0800694f 	.word	0x0800694f
 8005ad8:	00000000 	.word	0x00000000
 8005adc:	08005831 	.word	0x08005831

08005ae0 <_printf_common>:
 8005ae0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005ae4:	4616      	mov	r6, r2
 8005ae6:	4698      	mov	r8, r3
 8005ae8:	688a      	ldr	r2, [r1, #8]
 8005aea:	690b      	ldr	r3, [r1, #16]
 8005aec:	4607      	mov	r7, r0
 8005aee:	4293      	cmp	r3, r2
 8005af0:	bfb8      	it	lt
 8005af2:	4613      	movlt	r3, r2
 8005af4:	6033      	str	r3, [r6, #0]
 8005af6:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005afa:	460c      	mov	r4, r1
 8005afc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005b00:	b10a      	cbz	r2, 8005b06 <_printf_common+0x26>
 8005b02:	3301      	adds	r3, #1
 8005b04:	6033      	str	r3, [r6, #0]
 8005b06:	6823      	ldr	r3, [r4, #0]
 8005b08:	0699      	lsls	r1, r3, #26
 8005b0a:	bf42      	ittt	mi
 8005b0c:	6833      	ldrmi	r3, [r6, #0]
 8005b0e:	3302      	addmi	r3, #2
 8005b10:	6033      	strmi	r3, [r6, #0]
 8005b12:	6825      	ldr	r5, [r4, #0]
 8005b14:	f015 0506 	ands.w	r5, r5, #6
 8005b18:	d106      	bne.n	8005b28 <_printf_common+0x48>
 8005b1a:	f104 0a19 	add.w	sl, r4, #25
 8005b1e:	68e3      	ldr	r3, [r4, #12]
 8005b20:	6832      	ldr	r2, [r6, #0]
 8005b22:	1a9b      	subs	r3, r3, r2
 8005b24:	42ab      	cmp	r3, r5
 8005b26:	dc2b      	bgt.n	8005b80 <_printf_common+0xa0>
 8005b28:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005b2c:	6822      	ldr	r2, [r4, #0]
 8005b2e:	3b00      	subs	r3, #0
 8005b30:	bf18      	it	ne
 8005b32:	2301      	movne	r3, #1
 8005b34:	0692      	lsls	r2, r2, #26
 8005b36:	d430      	bmi.n	8005b9a <_printf_common+0xba>
 8005b38:	4641      	mov	r1, r8
 8005b3a:	4638      	mov	r0, r7
 8005b3c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005b40:	47c8      	blx	r9
 8005b42:	3001      	adds	r0, #1
 8005b44:	d023      	beq.n	8005b8e <_printf_common+0xae>
 8005b46:	6823      	ldr	r3, [r4, #0]
 8005b48:	6922      	ldr	r2, [r4, #16]
 8005b4a:	f003 0306 	and.w	r3, r3, #6
 8005b4e:	2b04      	cmp	r3, #4
 8005b50:	bf14      	ite	ne
 8005b52:	2500      	movne	r5, #0
 8005b54:	6833      	ldreq	r3, [r6, #0]
 8005b56:	f04f 0600 	mov.w	r6, #0
 8005b5a:	bf08      	it	eq
 8005b5c:	68e5      	ldreq	r5, [r4, #12]
 8005b5e:	f104 041a 	add.w	r4, r4, #26
 8005b62:	bf08      	it	eq
 8005b64:	1aed      	subeq	r5, r5, r3
 8005b66:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8005b6a:	bf08      	it	eq
 8005b6c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005b70:	4293      	cmp	r3, r2
 8005b72:	bfc4      	itt	gt
 8005b74:	1a9b      	subgt	r3, r3, r2
 8005b76:	18ed      	addgt	r5, r5, r3
 8005b78:	42b5      	cmp	r5, r6
 8005b7a:	d11a      	bne.n	8005bb2 <_printf_common+0xd2>
 8005b7c:	2000      	movs	r0, #0
 8005b7e:	e008      	b.n	8005b92 <_printf_common+0xb2>
 8005b80:	2301      	movs	r3, #1
 8005b82:	4652      	mov	r2, sl
 8005b84:	4641      	mov	r1, r8
 8005b86:	4638      	mov	r0, r7
 8005b88:	47c8      	blx	r9
 8005b8a:	3001      	adds	r0, #1
 8005b8c:	d103      	bne.n	8005b96 <_printf_common+0xb6>
 8005b8e:	f04f 30ff 	mov.w	r0, #4294967295
 8005b92:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005b96:	3501      	adds	r5, #1
 8005b98:	e7c1      	b.n	8005b1e <_printf_common+0x3e>
 8005b9a:	2030      	movs	r0, #48	@ 0x30
 8005b9c:	18e1      	adds	r1, r4, r3
 8005b9e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005ba2:	1c5a      	adds	r2, r3, #1
 8005ba4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005ba8:	4422      	add	r2, r4
 8005baa:	3302      	adds	r3, #2
 8005bac:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005bb0:	e7c2      	b.n	8005b38 <_printf_common+0x58>
 8005bb2:	2301      	movs	r3, #1
 8005bb4:	4622      	mov	r2, r4
 8005bb6:	4641      	mov	r1, r8
 8005bb8:	4638      	mov	r0, r7
 8005bba:	47c8      	blx	r9
 8005bbc:	3001      	adds	r0, #1
 8005bbe:	d0e6      	beq.n	8005b8e <_printf_common+0xae>
 8005bc0:	3601      	adds	r6, #1
 8005bc2:	e7d9      	b.n	8005b78 <_printf_common+0x98>

08005bc4 <_printf_i>:
 8005bc4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005bc8:	7e0f      	ldrb	r7, [r1, #24]
 8005bca:	4691      	mov	r9, r2
 8005bcc:	2f78      	cmp	r7, #120	@ 0x78
 8005bce:	4680      	mov	r8, r0
 8005bd0:	460c      	mov	r4, r1
 8005bd2:	469a      	mov	sl, r3
 8005bd4:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005bd6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8005bda:	d807      	bhi.n	8005bec <_printf_i+0x28>
 8005bdc:	2f62      	cmp	r7, #98	@ 0x62
 8005bde:	d80a      	bhi.n	8005bf6 <_printf_i+0x32>
 8005be0:	2f00      	cmp	r7, #0
 8005be2:	f000 80d1 	beq.w	8005d88 <_printf_i+0x1c4>
 8005be6:	2f58      	cmp	r7, #88	@ 0x58
 8005be8:	f000 80b8 	beq.w	8005d5c <_printf_i+0x198>
 8005bec:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005bf0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005bf4:	e03a      	b.n	8005c6c <_printf_i+0xa8>
 8005bf6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8005bfa:	2b15      	cmp	r3, #21
 8005bfc:	d8f6      	bhi.n	8005bec <_printf_i+0x28>
 8005bfe:	a101      	add	r1, pc, #4	@ (adr r1, 8005c04 <_printf_i+0x40>)
 8005c00:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005c04:	08005c5d 	.word	0x08005c5d
 8005c08:	08005c71 	.word	0x08005c71
 8005c0c:	08005bed 	.word	0x08005bed
 8005c10:	08005bed 	.word	0x08005bed
 8005c14:	08005bed 	.word	0x08005bed
 8005c18:	08005bed 	.word	0x08005bed
 8005c1c:	08005c71 	.word	0x08005c71
 8005c20:	08005bed 	.word	0x08005bed
 8005c24:	08005bed 	.word	0x08005bed
 8005c28:	08005bed 	.word	0x08005bed
 8005c2c:	08005bed 	.word	0x08005bed
 8005c30:	08005d6f 	.word	0x08005d6f
 8005c34:	08005c9b 	.word	0x08005c9b
 8005c38:	08005d29 	.word	0x08005d29
 8005c3c:	08005bed 	.word	0x08005bed
 8005c40:	08005bed 	.word	0x08005bed
 8005c44:	08005d91 	.word	0x08005d91
 8005c48:	08005bed 	.word	0x08005bed
 8005c4c:	08005c9b 	.word	0x08005c9b
 8005c50:	08005bed 	.word	0x08005bed
 8005c54:	08005bed 	.word	0x08005bed
 8005c58:	08005d31 	.word	0x08005d31
 8005c5c:	6833      	ldr	r3, [r6, #0]
 8005c5e:	1d1a      	adds	r2, r3, #4
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	6032      	str	r2, [r6, #0]
 8005c64:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005c68:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005c6c:	2301      	movs	r3, #1
 8005c6e:	e09c      	b.n	8005daa <_printf_i+0x1e6>
 8005c70:	6833      	ldr	r3, [r6, #0]
 8005c72:	6820      	ldr	r0, [r4, #0]
 8005c74:	1d19      	adds	r1, r3, #4
 8005c76:	6031      	str	r1, [r6, #0]
 8005c78:	0606      	lsls	r6, r0, #24
 8005c7a:	d501      	bpl.n	8005c80 <_printf_i+0xbc>
 8005c7c:	681d      	ldr	r5, [r3, #0]
 8005c7e:	e003      	b.n	8005c88 <_printf_i+0xc4>
 8005c80:	0645      	lsls	r5, r0, #25
 8005c82:	d5fb      	bpl.n	8005c7c <_printf_i+0xb8>
 8005c84:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005c88:	2d00      	cmp	r5, #0
 8005c8a:	da03      	bge.n	8005c94 <_printf_i+0xd0>
 8005c8c:	232d      	movs	r3, #45	@ 0x2d
 8005c8e:	426d      	negs	r5, r5
 8005c90:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005c94:	230a      	movs	r3, #10
 8005c96:	4858      	ldr	r0, [pc, #352]	@ (8005df8 <_printf_i+0x234>)
 8005c98:	e011      	b.n	8005cbe <_printf_i+0xfa>
 8005c9a:	6821      	ldr	r1, [r4, #0]
 8005c9c:	6833      	ldr	r3, [r6, #0]
 8005c9e:	0608      	lsls	r0, r1, #24
 8005ca0:	f853 5b04 	ldr.w	r5, [r3], #4
 8005ca4:	d402      	bmi.n	8005cac <_printf_i+0xe8>
 8005ca6:	0649      	lsls	r1, r1, #25
 8005ca8:	bf48      	it	mi
 8005caa:	b2ad      	uxthmi	r5, r5
 8005cac:	2f6f      	cmp	r7, #111	@ 0x6f
 8005cae:	6033      	str	r3, [r6, #0]
 8005cb0:	bf14      	ite	ne
 8005cb2:	230a      	movne	r3, #10
 8005cb4:	2308      	moveq	r3, #8
 8005cb6:	4850      	ldr	r0, [pc, #320]	@ (8005df8 <_printf_i+0x234>)
 8005cb8:	2100      	movs	r1, #0
 8005cba:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005cbe:	6866      	ldr	r6, [r4, #4]
 8005cc0:	2e00      	cmp	r6, #0
 8005cc2:	60a6      	str	r6, [r4, #8]
 8005cc4:	db05      	blt.n	8005cd2 <_printf_i+0x10e>
 8005cc6:	6821      	ldr	r1, [r4, #0]
 8005cc8:	432e      	orrs	r6, r5
 8005cca:	f021 0104 	bic.w	r1, r1, #4
 8005cce:	6021      	str	r1, [r4, #0]
 8005cd0:	d04b      	beq.n	8005d6a <_printf_i+0x1a6>
 8005cd2:	4616      	mov	r6, r2
 8005cd4:	fbb5 f1f3 	udiv	r1, r5, r3
 8005cd8:	fb03 5711 	mls	r7, r3, r1, r5
 8005cdc:	5dc7      	ldrb	r7, [r0, r7]
 8005cde:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005ce2:	462f      	mov	r7, r5
 8005ce4:	42bb      	cmp	r3, r7
 8005ce6:	460d      	mov	r5, r1
 8005ce8:	d9f4      	bls.n	8005cd4 <_printf_i+0x110>
 8005cea:	2b08      	cmp	r3, #8
 8005cec:	d10b      	bne.n	8005d06 <_printf_i+0x142>
 8005cee:	6823      	ldr	r3, [r4, #0]
 8005cf0:	07df      	lsls	r7, r3, #31
 8005cf2:	d508      	bpl.n	8005d06 <_printf_i+0x142>
 8005cf4:	6923      	ldr	r3, [r4, #16]
 8005cf6:	6861      	ldr	r1, [r4, #4]
 8005cf8:	4299      	cmp	r1, r3
 8005cfa:	bfde      	ittt	le
 8005cfc:	2330      	movle	r3, #48	@ 0x30
 8005cfe:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005d02:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005d06:	1b92      	subs	r2, r2, r6
 8005d08:	6122      	str	r2, [r4, #16]
 8005d0a:	464b      	mov	r3, r9
 8005d0c:	4621      	mov	r1, r4
 8005d0e:	4640      	mov	r0, r8
 8005d10:	f8cd a000 	str.w	sl, [sp]
 8005d14:	aa03      	add	r2, sp, #12
 8005d16:	f7ff fee3 	bl	8005ae0 <_printf_common>
 8005d1a:	3001      	adds	r0, #1
 8005d1c:	d14a      	bne.n	8005db4 <_printf_i+0x1f0>
 8005d1e:	f04f 30ff 	mov.w	r0, #4294967295
 8005d22:	b004      	add	sp, #16
 8005d24:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005d28:	6823      	ldr	r3, [r4, #0]
 8005d2a:	f043 0320 	orr.w	r3, r3, #32
 8005d2e:	6023      	str	r3, [r4, #0]
 8005d30:	2778      	movs	r7, #120	@ 0x78
 8005d32:	4832      	ldr	r0, [pc, #200]	@ (8005dfc <_printf_i+0x238>)
 8005d34:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005d38:	6823      	ldr	r3, [r4, #0]
 8005d3a:	6831      	ldr	r1, [r6, #0]
 8005d3c:	061f      	lsls	r7, r3, #24
 8005d3e:	f851 5b04 	ldr.w	r5, [r1], #4
 8005d42:	d402      	bmi.n	8005d4a <_printf_i+0x186>
 8005d44:	065f      	lsls	r7, r3, #25
 8005d46:	bf48      	it	mi
 8005d48:	b2ad      	uxthmi	r5, r5
 8005d4a:	6031      	str	r1, [r6, #0]
 8005d4c:	07d9      	lsls	r1, r3, #31
 8005d4e:	bf44      	itt	mi
 8005d50:	f043 0320 	orrmi.w	r3, r3, #32
 8005d54:	6023      	strmi	r3, [r4, #0]
 8005d56:	b11d      	cbz	r5, 8005d60 <_printf_i+0x19c>
 8005d58:	2310      	movs	r3, #16
 8005d5a:	e7ad      	b.n	8005cb8 <_printf_i+0xf4>
 8005d5c:	4826      	ldr	r0, [pc, #152]	@ (8005df8 <_printf_i+0x234>)
 8005d5e:	e7e9      	b.n	8005d34 <_printf_i+0x170>
 8005d60:	6823      	ldr	r3, [r4, #0]
 8005d62:	f023 0320 	bic.w	r3, r3, #32
 8005d66:	6023      	str	r3, [r4, #0]
 8005d68:	e7f6      	b.n	8005d58 <_printf_i+0x194>
 8005d6a:	4616      	mov	r6, r2
 8005d6c:	e7bd      	b.n	8005cea <_printf_i+0x126>
 8005d6e:	6833      	ldr	r3, [r6, #0]
 8005d70:	6825      	ldr	r5, [r4, #0]
 8005d72:	1d18      	adds	r0, r3, #4
 8005d74:	6961      	ldr	r1, [r4, #20]
 8005d76:	6030      	str	r0, [r6, #0]
 8005d78:	062e      	lsls	r6, r5, #24
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	d501      	bpl.n	8005d82 <_printf_i+0x1be>
 8005d7e:	6019      	str	r1, [r3, #0]
 8005d80:	e002      	b.n	8005d88 <_printf_i+0x1c4>
 8005d82:	0668      	lsls	r0, r5, #25
 8005d84:	d5fb      	bpl.n	8005d7e <_printf_i+0x1ba>
 8005d86:	8019      	strh	r1, [r3, #0]
 8005d88:	2300      	movs	r3, #0
 8005d8a:	4616      	mov	r6, r2
 8005d8c:	6123      	str	r3, [r4, #16]
 8005d8e:	e7bc      	b.n	8005d0a <_printf_i+0x146>
 8005d90:	6833      	ldr	r3, [r6, #0]
 8005d92:	2100      	movs	r1, #0
 8005d94:	1d1a      	adds	r2, r3, #4
 8005d96:	6032      	str	r2, [r6, #0]
 8005d98:	681e      	ldr	r6, [r3, #0]
 8005d9a:	6862      	ldr	r2, [r4, #4]
 8005d9c:	4630      	mov	r0, r6
 8005d9e:	f000 f913 	bl	8005fc8 <memchr>
 8005da2:	b108      	cbz	r0, 8005da8 <_printf_i+0x1e4>
 8005da4:	1b80      	subs	r0, r0, r6
 8005da6:	6060      	str	r0, [r4, #4]
 8005da8:	6863      	ldr	r3, [r4, #4]
 8005daa:	6123      	str	r3, [r4, #16]
 8005dac:	2300      	movs	r3, #0
 8005dae:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005db2:	e7aa      	b.n	8005d0a <_printf_i+0x146>
 8005db4:	4632      	mov	r2, r6
 8005db6:	4649      	mov	r1, r9
 8005db8:	4640      	mov	r0, r8
 8005dba:	6923      	ldr	r3, [r4, #16]
 8005dbc:	47d0      	blx	sl
 8005dbe:	3001      	adds	r0, #1
 8005dc0:	d0ad      	beq.n	8005d1e <_printf_i+0x15a>
 8005dc2:	6823      	ldr	r3, [r4, #0]
 8005dc4:	079b      	lsls	r3, r3, #30
 8005dc6:	d413      	bmi.n	8005df0 <_printf_i+0x22c>
 8005dc8:	68e0      	ldr	r0, [r4, #12]
 8005dca:	9b03      	ldr	r3, [sp, #12]
 8005dcc:	4298      	cmp	r0, r3
 8005dce:	bfb8      	it	lt
 8005dd0:	4618      	movlt	r0, r3
 8005dd2:	e7a6      	b.n	8005d22 <_printf_i+0x15e>
 8005dd4:	2301      	movs	r3, #1
 8005dd6:	4632      	mov	r2, r6
 8005dd8:	4649      	mov	r1, r9
 8005dda:	4640      	mov	r0, r8
 8005ddc:	47d0      	blx	sl
 8005dde:	3001      	adds	r0, #1
 8005de0:	d09d      	beq.n	8005d1e <_printf_i+0x15a>
 8005de2:	3501      	adds	r5, #1
 8005de4:	68e3      	ldr	r3, [r4, #12]
 8005de6:	9903      	ldr	r1, [sp, #12]
 8005de8:	1a5b      	subs	r3, r3, r1
 8005dea:	42ab      	cmp	r3, r5
 8005dec:	dcf2      	bgt.n	8005dd4 <_printf_i+0x210>
 8005dee:	e7eb      	b.n	8005dc8 <_printf_i+0x204>
 8005df0:	2500      	movs	r5, #0
 8005df2:	f104 0619 	add.w	r6, r4, #25
 8005df6:	e7f5      	b.n	8005de4 <_printf_i+0x220>
 8005df8:	08006956 	.word	0x08006956
 8005dfc:	08006967 	.word	0x08006967

08005e00 <__sflush_r>:
 8005e00:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8005e04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005e06:	0716      	lsls	r6, r2, #28
 8005e08:	4605      	mov	r5, r0
 8005e0a:	460c      	mov	r4, r1
 8005e0c:	d454      	bmi.n	8005eb8 <__sflush_r+0xb8>
 8005e0e:	684b      	ldr	r3, [r1, #4]
 8005e10:	2b00      	cmp	r3, #0
 8005e12:	dc02      	bgt.n	8005e1a <__sflush_r+0x1a>
 8005e14:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8005e16:	2b00      	cmp	r3, #0
 8005e18:	dd48      	ble.n	8005eac <__sflush_r+0xac>
 8005e1a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8005e1c:	2e00      	cmp	r6, #0
 8005e1e:	d045      	beq.n	8005eac <__sflush_r+0xac>
 8005e20:	2300      	movs	r3, #0
 8005e22:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8005e26:	682f      	ldr	r7, [r5, #0]
 8005e28:	6a21      	ldr	r1, [r4, #32]
 8005e2a:	602b      	str	r3, [r5, #0]
 8005e2c:	d030      	beq.n	8005e90 <__sflush_r+0x90>
 8005e2e:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8005e30:	89a3      	ldrh	r3, [r4, #12]
 8005e32:	0759      	lsls	r1, r3, #29
 8005e34:	d505      	bpl.n	8005e42 <__sflush_r+0x42>
 8005e36:	6863      	ldr	r3, [r4, #4]
 8005e38:	1ad2      	subs	r2, r2, r3
 8005e3a:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8005e3c:	b10b      	cbz	r3, 8005e42 <__sflush_r+0x42>
 8005e3e:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8005e40:	1ad2      	subs	r2, r2, r3
 8005e42:	2300      	movs	r3, #0
 8005e44:	4628      	mov	r0, r5
 8005e46:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8005e48:	6a21      	ldr	r1, [r4, #32]
 8005e4a:	47b0      	blx	r6
 8005e4c:	1c43      	adds	r3, r0, #1
 8005e4e:	89a3      	ldrh	r3, [r4, #12]
 8005e50:	d106      	bne.n	8005e60 <__sflush_r+0x60>
 8005e52:	6829      	ldr	r1, [r5, #0]
 8005e54:	291d      	cmp	r1, #29
 8005e56:	d82b      	bhi.n	8005eb0 <__sflush_r+0xb0>
 8005e58:	4a28      	ldr	r2, [pc, #160]	@ (8005efc <__sflush_r+0xfc>)
 8005e5a:	40ca      	lsrs	r2, r1
 8005e5c:	07d6      	lsls	r6, r2, #31
 8005e5e:	d527      	bpl.n	8005eb0 <__sflush_r+0xb0>
 8005e60:	2200      	movs	r2, #0
 8005e62:	6062      	str	r2, [r4, #4]
 8005e64:	6922      	ldr	r2, [r4, #16]
 8005e66:	04d9      	lsls	r1, r3, #19
 8005e68:	6022      	str	r2, [r4, #0]
 8005e6a:	d504      	bpl.n	8005e76 <__sflush_r+0x76>
 8005e6c:	1c42      	adds	r2, r0, #1
 8005e6e:	d101      	bne.n	8005e74 <__sflush_r+0x74>
 8005e70:	682b      	ldr	r3, [r5, #0]
 8005e72:	b903      	cbnz	r3, 8005e76 <__sflush_r+0x76>
 8005e74:	6560      	str	r0, [r4, #84]	@ 0x54
 8005e76:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005e78:	602f      	str	r7, [r5, #0]
 8005e7a:	b1b9      	cbz	r1, 8005eac <__sflush_r+0xac>
 8005e7c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005e80:	4299      	cmp	r1, r3
 8005e82:	d002      	beq.n	8005e8a <__sflush_r+0x8a>
 8005e84:	4628      	mov	r0, r5
 8005e86:	f7ff fbd5 	bl	8005634 <_free_r>
 8005e8a:	2300      	movs	r3, #0
 8005e8c:	6363      	str	r3, [r4, #52]	@ 0x34
 8005e8e:	e00d      	b.n	8005eac <__sflush_r+0xac>
 8005e90:	2301      	movs	r3, #1
 8005e92:	4628      	mov	r0, r5
 8005e94:	47b0      	blx	r6
 8005e96:	4602      	mov	r2, r0
 8005e98:	1c50      	adds	r0, r2, #1
 8005e9a:	d1c9      	bne.n	8005e30 <__sflush_r+0x30>
 8005e9c:	682b      	ldr	r3, [r5, #0]
 8005e9e:	2b00      	cmp	r3, #0
 8005ea0:	d0c6      	beq.n	8005e30 <__sflush_r+0x30>
 8005ea2:	2b1d      	cmp	r3, #29
 8005ea4:	d001      	beq.n	8005eaa <__sflush_r+0xaa>
 8005ea6:	2b16      	cmp	r3, #22
 8005ea8:	d11d      	bne.n	8005ee6 <__sflush_r+0xe6>
 8005eaa:	602f      	str	r7, [r5, #0]
 8005eac:	2000      	movs	r0, #0
 8005eae:	e021      	b.n	8005ef4 <__sflush_r+0xf4>
 8005eb0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005eb4:	b21b      	sxth	r3, r3
 8005eb6:	e01a      	b.n	8005eee <__sflush_r+0xee>
 8005eb8:	690f      	ldr	r7, [r1, #16]
 8005eba:	2f00      	cmp	r7, #0
 8005ebc:	d0f6      	beq.n	8005eac <__sflush_r+0xac>
 8005ebe:	0793      	lsls	r3, r2, #30
 8005ec0:	bf18      	it	ne
 8005ec2:	2300      	movne	r3, #0
 8005ec4:	680e      	ldr	r6, [r1, #0]
 8005ec6:	bf08      	it	eq
 8005ec8:	694b      	ldreq	r3, [r1, #20]
 8005eca:	1bf6      	subs	r6, r6, r7
 8005ecc:	600f      	str	r7, [r1, #0]
 8005ece:	608b      	str	r3, [r1, #8]
 8005ed0:	2e00      	cmp	r6, #0
 8005ed2:	ddeb      	ble.n	8005eac <__sflush_r+0xac>
 8005ed4:	4633      	mov	r3, r6
 8005ed6:	463a      	mov	r2, r7
 8005ed8:	4628      	mov	r0, r5
 8005eda:	6a21      	ldr	r1, [r4, #32]
 8005edc:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8005ee0:	47e0      	blx	ip
 8005ee2:	2800      	cmp	r0, #0
 8005ee4:	dc07      	bgt.n	8005ef6 <__sflush_r+0xf6>
 8005ee6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005eea:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005eee:	f04f 30ff 	mov.w	r0, #4294967295
 8005ef2:	81a3      	strh	r3, [r4, #12]
 8005ef4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005ef6:	4407      	add	r7, r0
 8005ef8:	1a36      	subs	r6, r6, r0
 8005efa:	e7e9      	b.n	8005ed0 <__sflush_r+0xd0>
 8005efc:	20400001 	.word	0x20400001

08005f00 <_fflush_r>:
 8005f00:	b538      	push	{r3, r4, r5, lr}
 8005f02:	690b      	ldr	r3, [r1, #16]
 8005f04:	4605      	mov	r5, r0
 8005f06:	460c      	mov	r4, r1
 8005f08:	b913      	cbnz	r3, 8005f10 <_fflush_r+0x10>
 8005f0a:	2500      	movs	r5, #0
 8005f0c:	4628      	mov	r0, r5
 8005f0e:	bd38      	pop	{r3, r4, r5, pc}
 8005f10:	b118      	cbz	r0, 8005f1a <_fflush_r+0x1a>
 8005f12:	6a03      	ldr	r3, [r0, #32]
 8005f14:	b90b      	cbnz	r3, 8005f1a <_fflush_r+0x1a>
 8005f16:	f7ff fa57 	bl	80053c8 <__sinit>
 8005f1a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005f1e:	2b00      	cmp	r3, #0
 8005f20:	d0f3      	beq.n	8005f0a <_fflush_r+0xa>
 8005f22:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8005f24:	07d0      	lsls	r0, r2, #31
 8005f26:	d404      	bmi.n	8005f32 <_fflush_r+0x32>
 8005f28:	0599      	lsls	r1, r3, #22
 8005f2a:	d402      	bmi.n	8005f32 <_fflush_r+0x32>
 8005f2c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005f2e:	f7ff fb60 	bl	80055f2 <__retarget_lock_acquire_recursive>
 8005f32:	4628      	mov	r0, r5
 8005f34:	4621      	mov	r1, r4
 8005f36:	f7ff ff63 	bl	8005e00 <__sflush_r>
 8005f3a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005f3c:	4605      	mov	r5, r0
 8005f3e:	07da      	lsls	r2, r3, #31
 8005f40:	d4e4      	bmi.n	8005f0c <_fflush_r+0xc>
 8005f42:	89a3      	ldrh	r3, [r4, #12]
 8005f44:	059b      	lsls	r3, r3, #22
 8005f46:	d4e1      	bmi.n	8005f0c <_fflush_r+0xc>
 8005f48:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005f4a:	f7ff fb53 	bl	80055f4 <__retarget_lock_release_recursive>
 8005f4e:	e7dd      	b.n	8005f0c <_fflush_r+0xc>

08005f50 <fiprintf>:
 8005f50:	b40e      	push	{r1, r2, r3}
 8005f52:	b503      	push	{r0, r1, lr}
 8005f54:	4601      	mov	r1, r0
 8005f56:	ab03      	add	r3, sp, #12
 8005f58:	4805      	ldr	r0, [pc, #20]	@ (8005f70 <fiprintf+0x20>)
 8005f5a:	f853 2b04 	ldr.w	r2, [r3], #4
 8005f5e:	6800      	ldr	r0, [r0, #0]
 8005f60:	9301      	str	r3, [sp, #4]
 8005f62:	f000 f8a9 	bl	80060b8 <_vfiprintf_r>
 8005f66:	b002      	add	sp, #8
 8005f68:	f85d eb04 	ldr.w	lr, [sp], #4
 8005f6c:	b003      	add	sp, #12
 8005f6e:	4770      	bx	lr
 8005f70:	20000040 	.word	0x20000040

08005f74 <memmove>:
 8005f74:	4288      	cmp	r0, r1
 8005f76:	b510      	push	{r4, lr}
 8005f78:	eb01 0402 	add.w	r4, r1, r2
 8005f7c:	d902      	bls.n	8005f84 <memmove+0x10>
 8005f7e:	4284      	cmp	r4, r0
 8005f80:	4623      	mov	r3, r4
 8005f82:	d807      	bhi.n	8005f94 <memmove+0x20>
 8005f84:	1e43      	subs	r3, r0, #1
 8005f86:	42a1      	cmp	r1, r4
 8005f88:	d008      	beq.n	8005f9c <memmove+0x28>
 8005f8a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005f8e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005f92:	e7f8      	b.n	8005f86 <memmove+0x12>
 8005f94:	4601      	mov	r1, r0
 8005f96:	4402      	add	r2, r0
 8005f98:	428a      	cmp	r2, r1
 8005f9a:	d100      	bne.n	8005f9e <memmove+0x2a>
 8005f9c:	bd10      	pop	{r4, pc}
 8005f9e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005fa2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005fa6:	e7f7      	b.n	8005f98 <memmove+0x24>

08005fa8 <_sbrk_r>:
 8005fa8:	b538      	push	{r3, r4, r5, lr}
 8005faa:	2300      	movs	r3, #0
 8005fac:	4d05      	ldr	r5, [pc, #20]	@ (8005fc4 <_sbrk_r+0x1c>)
 8005fae:	4604      	mov	r4, r0
 8005fb0:	4608      	mov	r0, r1
 8005fb2:	602b      	str	r3, [r5, #0]
 8005fb4:	f7fc f83e 	bl	8002034 <_sbrk>
 8005fb8:	1c43      	adds	r3, r0, #1
 8005fba:	d102      	bne.n	8005fc2 <_sbrk_r+0x1a>
 8005fbc:	682b      	ldr	r3, [r5, #0]
 8005fbe:	b103      	cbz	r3, 8005fc2 <_sbrk_r+0x1a>
 8005fc0:	6023      	str	r3, [r4, #0]
 8005fc2:	bd38      	pop	{r3, r4, r5, pc}
 8005fc4:	20000390 	.word	0x20000390

08005fc8 <memchr>:
 8005fc8:	4603      	mov	r3, r0
 8005fca:	b510      	push	{r4, lr}
 8005fcc:	b2c9      	uxtb	r1, r1
 8005fce:	4402      	add	r2, r0
 8005fd0:	4293      	cmp	r3, r2
 8005fd2:	4618      	mov	r0, r3
 8005fd4:	d101      	bne.n	8005fda <memchr+0x12>
 8005fd6:	2000      	movs	r0, #0
 8005fd8:	e003      	b.n	8005fe2 <memchr+0x1a>
 8005fda:	7804      	ldrb	r4, [r0, #0]
 8005fdc:	3301      	adds	r3, #1
 8005fde:	428c      	cmp	r4, r1
 8005fe0:	d1f6      	bne.n	8005fd0 <memchr+0x8>
 8005fe2:	bd10      	pop	{r4, pc}

08005fe4 <memcpy>:
 8005fe4:	440a      	add	r2, r1
 8005fe6:	4291      	cmp	r1, r2
 8005fe8:	f100 33ff 	add.w	r3, r0, #4294967295
 8005fec:	d100      	bne.n	8005ff0 <memcpy+0xc>
 8005fee:	4770      	bx	lr
 8005ff0:	b510      	push	{r4, lr}
 8005ff2:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005ff6:	4291      	cmp	r1, r2
 8005ff8:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005ffc:	d1f9      	bne.n	8005ff2 <memcpy+0xe>
 8005ffe:	bd10      	pop	{r4, pc}

08006000 <abort>:
 8006000:	2006      	movs	r0, #6
 8006002:	b508      	push	{r3, lr}
 8006004:	f000 fa2c 	bl	8006460 <raise>
 8006008:	2001      	movs	r0, #1
 800600a:	f7fb ff9e 	bl	8001f4a <_exit>

0800600e <_realloc_r>:
 800600e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006012:	4607      	mov	r7, r0
 8006014:	4614      	mov	r4, r2
 8006016:	460d      	mov	r5, r1
 8006018:	b921      	cbnz	r1, 8006024 <_realloc_r+0x16>
 800601a:	4611      	mov	r1, r2
 800601c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006020:	f7ff bb7a 	b.w	8005718 <_malloc_r>
 8006024:	b92a      	cbnz	r2, 8006032 <_realloc_r+0x24>
 8006026:	f7ff fb05 	bl	8005634 <_free_r>
 800602a:	4625      	mov	r5, r4
 800602c:	4628      	mov	r0, r5
 800602e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006032:	f000 fa31 	bl	8006498 <_malloc_usable_size_r>
 8006036:	4284      	cmp	r4, r0
 8006038:	4606      	mov	r6, r0
 800603a:	d802      	bhi.n	8006042 <_realloc_r+0x34>
 800603c:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8006040:	d8f4      	bhi.n	800602c <_realloc_r+0x1e>
 8006042:	4621      	mov	r1, r4
 8006044:	4638      	mov	r0, r7
 8006046:	f7ff fb67 	bl	8005718 <_malloc_r>
 800604a:	4680      	mov	r8, r0
 800604c:	b908      	cbnz	r0, 8006052 <_realloc_r+0x44>
 800604e:	4645      	mov	r5, r8
 8006050:	e7ec      	b.n	800602c <_realloc_r+0x1e>
 8006052:	42b4      	cmp	r4, r6
 8006054:	4622      	mov	r2, r4
 8006056:	4629      	mov	r1, r5
 8006058:	bf28      	it	cs
 800605a:	4632      	movcs	r2, r6
 800605c:	f7ff ffc2 	bl	8005fe4 <memcpy>
 8006060:	4629      	mov	r1, r5
 8006062:	4638      	mov	r0, r7
 8006064:	f7ff fae6 	bl	8005634 <_free_r>
 8006068:	e7f1      	b.n	800604e <_realloc_r+0x40>

0800606a <__sfputc_r>:
 800606a:	6893      	ldr	r3, [r2, #8]
 800606c:	b410      	push	{r4}
 800606e:	3b01      	subs	r3, #1
 8006070:	2b00      	cmp	r3, #0
 8006072:	6093      	str	r3, [r2, #8]
 8006074:	da07      	bge.n	8006086 <__sfputc_r+0x1c>
 8006076:	6994      	ldr	r4, [r2, #24]
 8006078:	42a3      	cmp	r3, r4
 800607a:	db01      	blt.n	8006080 <__sfputc_r+0x16>
 800607c:	290a      	cmp	r1, #10
 800607e:	d102      	bne.n	8006086 <__sfputc_r+0x1c>
 8006080:	bc10      	pop	{r4}
 8006082:	f000 b931 	b.w	80062e8 <__swbuf_r>
 8006086:	6813      	ldr	r3, [r2, #0]
 8006088:	1c58      	adds	r0, r3, #1
 800608a:	6010      	str	r0, [r2, #0]
 800608c:	7019      	strb	r1, [r3, #0]
 800608e:	4608      	mov	r0, r1
 8006090:	bc10      	pop	{r4}
 8006092:	4770      	bx	lr

08006094 <__sfputs_r>:
 8006094:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006096:	4606      	mov	r6, r0
 8006098:	460f      	mov	r7, r1
 800609a:	4614      	mov	r4, r2
 800609c:	18d5      	adds	r5, r2, r3
 800609e:	42ac      	cmp	r4, r5
 80060a0:	d101      	bne.n	80060a6 <__sfputs_r+0x12>
 80060a2:	2000      	movs	r0, #0
 80060a4:	e007      	b.n	80060b6 <__sfputs_r+0x22>
 80060a6:	463a      	mov	r2, r7
 80060a8:	4630      	mov	r0, r6
 80060aa:	f814 1b01 	ldrb.w	r1, [r4], #1
 80060ae:	f7ff ffdc 	bl	800606a <__sfputc_r>
 80060b2:	1c43      	adds	r3, r0, #1
 80060b4:	d1f3      	bne.n	800609e <__sfputs_r+0xa>
 80060b6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080060b8 <_vfiprintf_r>:
 80060b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80060bc:	460d      	mov	r5, r1
 80060be:	4614      	mov	r4, r2
 80060c0:	4698      	mov	r8, r3
 80060c2:	4606      	mov	r6, r0
 80060c4:	b09d      	sub	sp, #116	@ 0x74
 80060c6:	b118      	cbz	r0, 80060d0 <_vfiprintf_r+0x18>
 80060c8:	6a03      	ldr	r3, [r0, #32]
 80060ca:	b90b      	cbnz	r3, 80060d0 <_vfiprintf_r+0x18>
 80060cc:	f7ff f97c 	bl	80053c8 <__sinit>
 80060d0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80060d2:	07d9      	lsls	r1, r3, #31
 80060d4:	d405      	bmi.n	80060e2 <_vfiprintf_r+0x2a>
 80060d6:	89ab      	ldrh	r3, [r5, #12]
 80060d8:	059a      	lsls	r2, r3, #22
 80060da:	d402      	bmi.n	80060e2 <_vfiprintf_r+0x2a>
 80060dc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80060de:	f7ff fa88 	bl	80055f2 <__retarget_lock_acquire_recursive>
 80060e2:	89ab      	ldrh	r3, [r5, #12]
 80060e4:	071b      	lsls	r3, r3, #28
 80060e6:	d501      	bpl.n	80060ec <_vfiprintf_r+0x34>
 80060e8:	692b      	ldr	r3, [r5, #16]
 80060ea:	b99b      	cbnz	r3, 8006114 <_vfiprintf_r+0x5c>
 80060ec:	4629      	mov	r1, r5
 80060ee:	4630      	mov	r0, r6
 80060f0:	f000 f938 	bl	8006364 <__swsetup_r>
 80060f4:	b170      	cbz	r0, 8006114 <_vfiprintf_r+0x5c>
 80060f6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80060f8:	07dc      	lsls	r4, r3, #31
 80060fa:	d504      	bpl.n	8006106 <_vfiprintf_r+0x4e>
 80060fc:	f04f 30ff 	mov.w	r0, #4294967295
 8006100:	b01d      	add	sp, #116	@ 0x74
 8006102:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006106:	89ab      	ldrh	r3, [r5, #12]
 8006108:	0598      	lsls	r0, r3, #22
 800610a:	d4f7      	bmi.n	80060fc <_vfiprintf_r+0x44>
 800610c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800610e:	f7ff fa71 	bl	80055f4 <__retarget_lock_release_recursive>
 8006112:	e7f3      	b.n	80060fc <_vfiprintf_r+0x44>
 8006114:	2300      	movs	r3, #0
 8006116:	9309      	str	r3, [sp, #36]	@ 0x24
 8006118:	2320      	movs	r3, #32
 800611a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800611e:	2330      	movs	r3, #48	@ 0x30
 8006120:	f04f 0901 	mov.w	r9, #1
 8006124:	f8cd 800c 	str.w	r8, [sp, #12]
 8006128:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 80062d4 <_vfiprintf_r+0x21c>
 800612c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006130:	4623      	mov	r3, r4
 8006132:	469a      	mov	sl, r3
 8006134:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006138:	b10a      	cbz	r2, 800613e <_vfiprintf_r+0x86>
 800613a:	2a25      	cmp	r2, #37	@ 0x25
 800613c:	d1f9      	bne.n	8006132 <_vfiprintf_r+0x7a>
 800613e:	ebba 0b04 	subs.w	fp, sl, r4
 8006142:	d00b      	beq.n	800615c <_vfiprintf_r+0xa4>
 8006144:	465b      	mov	r3, fp
 8006146:	4622      	mov	r2, r4
 8006148:	4629      	mov	r1, r5
 800614a:	4630      	mov	r0, r6
 800614c:	f7ff ffa2 	bl	8006094 <__sfputs_r>
 8006150:	3001      	adds	r0, #1
 8006152:	f000 80a7 	beq.w	80062a4 <_vfiprintf_r+0x1ec>
 8006156:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006158:	445a      	add	r2, fp
 800615a:	9209      	str	r2, [sp, #36]	@ 0x24
 800615c:	f89a 3000 	ldrb.w	r3, [sl]
 8006160:	2b00      	cmp	r3, #0
 8006162:	f000 809f 	beq.w	80062a4 <_vfiprintf_r+0x1ec>
 8006166:	2300      	movs	r3, #0
 8006168:	f04f 32ff 	mov.w	r2, #4294967295
 800616c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006170:	f10a 0a01 	add.w	sl, sl, #1
 8006174:	9304      	str	r3, [sp, #16]
 8006176:	9307      	str	r3, [sp, #28]
 8006178:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800617c:	931a      	str	r3, [sp, #104]	@ 0x68
 800617e:	4654      	mov	r4, sl
 8006180:	2205      	movs	r2, #5
 8006182:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006186:	4853      	ldr	r0, [pc, #332]	@ (80062d4 <_vfiprintf_r+0x21c>)
 8006188:	f7ff ff1e 	bl	8005fc8 <memchr>
 800618c:	9a04      	ldr	r2, [sp, #16]
 800618e:	b9d8      	cbnz	r0, 80061c8 <_vfiprintf_r+0x110>
 8006190:	06d1      	lsls	r1, r2, #27
 8006192:	bf44      	itt	mi
 8006194:	2320      	movmi	r3, #32
 8006196:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800619a:	0713      	lsls	r3, r2, #28
 800619c:	bf44      	itt	mi
 800619e:	232b      	movmi	r3, #43	@ 0x2b
 80061a0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80061a4:	f89a 3000 	ldrb.w	r3, [sl]
 80061a8:	2b2a      	cmp	r3, #42	@ 0x2a
 80061aa:	d015      	beq.n	80061d8 <_vfiprintf_r+0x120>
 80061ac:	4654      	mov	r4, sl
 80061ae:	2000      	movs	r0, #0
 80061b0:	f04f 0c0a 	mov.w	ip, #10
 80061b4:	9a07      	ldr	r2, [sp, #28]
 80061b6:	4621      	mov	r1, r4
 80061b8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80061bc:	3b30      	subs	r3, #48	@ 0x30
 80061be:	2b09      	cmp	r3, #9
 80061c0:	d94b      	bls.n	800625a <_vfiprintf_r+0x1a2>
 80061c2:	b1b0      	cbz	r0, 80061f2 <_vfiprintf_r+0x13a>
 80061c4:	9207      	str	r2, [sp, #28]
 80061c6:	e014      	b.n	80061f2 <_vfiprintf_r+0x13a>
 80061c8:	eba0 0308 	sub.w	r3, r0, r8
 80061cc:	fa09 f303 	lsl.w	r3, r9, r3
 80061d0:	4313      	orrs	r3, r2
 80061d2:	46a2      	mov	sl, r4
 80061d4:	9304      	str	r3, [sp, #16]
 80061d6:	e7d2      	b.n	800617e <_vfiprintf_r+0xc6>
 80061d8:	9b03      	ldr	r3, [sp, #12]
 80061da:	1d19      	adds	r1, r3, #4
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	9103      	str	r1, [sp, #12]
 80061e0:	2b00      	cmp	r3, #0
 80061e2:	bfbb      	ittet	lt
 80061e4:	425b      	neglt	r3, r3
 80061e6:	f042 0202 	orrlt.w	r2, r2, #2
 80061ea:	9307      	strge	r3, [sp, #28]
 80061ec:	9307      	strlt	r3, [sp, #28]
 80061ee:	bfb8      	it	lt
 80061f0:	9204      	strlt	r2, [sp, #16]
 80061f2:	7823      	ldrb	r3, [r4, #0]
 80061f4:	2b2e      	cmp	r3, #46	@ 0x2e
 80061f6:	d10a      	bne.n	800620e <_vfiprintf_r+0x156>
 80061f8:	7863      	ldrb	r3, [r4, #1]
 80061fa:	2b2a      	cmp	r3, #42	@ 0x2a
 80061fc:	d132      	bne.n	8006264 <_vfiprintf_r+0x1ac>
 80061fe:	9b03      	ldr	r3, [sp, #12]
 8006200:	3402      	adds	r4, #2
 8006202:	1d1a      	adds	r2, r3, #4
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	9203      	str	r2, [sp, #12]
 8006208:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800620c:	9305      	str	r3, [sp, #20]
 800620e:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 80062d8 <_vfiprintf_r+0x220>
 8006212:	2203      	movs	r2, #3
 8006214:	4650      	mov	r0, sl
 8006216:	7821      	ldrb	r1, [r4, #0]
 8006218:	f7ff fed6 	bl	8005fc8 <memchr>
 800621c:	b138      	cbz	r0, 800622e <_vfiprintf_r+0x176>
 800621e:	2240      	movs	r2, #64	@ 0x40
 8006220:	9b04      	ldr	r3, [sp, #16]
 8006222:	eba0 000a 	sub.w	r0, r0, sl
 8006226:	4082      	lsls	r2, r0
 8006228:	4313      	orrs	r3, r2
 800622a:	3401      	adds	r4, #1
 800622c:	9304      	str	r3, [sp, #16]
 800622e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006232:	2206      	movs	r2, #6
 8006234:	4829      	ldr	r0, [pc, #164]	@ (80062dc <_vfiprintf_r+0x224>)
 8006236:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800623a:	f7ff fec5 	bl	8005fc8 <memchr>
 800623e:	2800      	cmp	r0, #0
 8006240:	d03f      	beq.n	80062c2 <_vfiprintf_r+0x20a>
 8006242:	4b27      	ldr	r3, [pc, #156]	@ (80062e0 <_vfiprintf_r+0x228>)
 8006244:	bb1b      	cbnz	r3, 800628e <_vfiprintf_r+0x1d6>
 8006246:	9b03      	ldr	r3, [sp, #12]
 8006248:	3307      	adds	r3, #7
 800624a:	f023 0307 	bic.w	r3, r3, #7
 800624e:	3308      	adds	r3, #8
 8006250:	9303      	str	r3, [sp, #12]
 8006252:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006254:	443b      	add	r3, r7
 8006256:	9309      	str	r3, [sp, #36]	@ 0x24
 8006258:	e76a      	b.n	8006130 <_vfiprintf_r+0x78>
 800625a:	460c      	mov	r4, r1
 800625c:	2001      	movs	r0, #1
 800625e:	fb0c 3202 	mla	r2, ip, r2, r3
 8006262:	e7a8      	b.n	80061b6 <_vfiprintf_r+0xfe>
 8006264:	2300      	movs	r3, #0
 8006266:	f04f 0c0a 	mov.w	ip, #10
 800626a:	4619      	mov	r1, r3
 800626c:	3401      	adds	r4, #1
 800626e:	9305      	str	r3, [sp, #20]
 8006270:	4620      	mov	r0, r4
 8006272:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006276:	3a30      	subs	r2, #48	@ 0x30
 8006278:	2a09      	cmp	r2, #9
 800627a:	d903      	bls.n	8006284 <_vfiprintf_r+0x1cc>
 800627c:	2b00      	cmp	r3, #0
 800627e:	d0c6      	beq.n	800620e <_vfiprintf_r+0x156>
 8006280:	9105      	str	r1, [sp, #20]
 8006282:	e7c4      	b.n	800620e <_vfiprintf_r+0x156>
 8006284:	4604      	mov	r4, r0
 8006286:	2301      	movs	r3, #1
 8006288:	fb0c 2101 	mla	r1, ip, r1, r2
 800628c:	e7f0      	b.n	8006270 <_vfiprintf_r+0x1b8>
 800628e:	ab03      	add	r3, sp, #12
 8006290:	9300      	str	r3, [sp, #0]
 8006292:	462a      	mov	r2, r5
 8006294:	4630      	mov	r0, r6
 8006296:	4b13      	ldr	r3, [pc, #76]	@ (80062e4 <_vfiprintf_r+0x22c>)
 8006298:	a904      	add	r1, sp, #16
 800629a:	f3af 8000 	nop.w
 800629e:	4607      	mov	r7, r0
 80062a0:	1c78      	adds	r0, r7, #1
 80062a2:	d1d6      	bne.n	8006252 <_vfiprintf_r+0x19a>
 80062a4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80062a6:	07d9      	lsls	r1, r3, #31
 80062a8:	d405      	bmi.n	80062b6 <_vfiprintf_r+0x1fe>
 80062aa:	89ab      	ldrh	r3, [r5, #12]
 80062ac:	059a      	lsls	r2, r3, #22
 80062ae:	d402      	bmi.n	80062b6 <_vfiprintf_r+0x1fe>
 80062b0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80062b2:	f7ff f99f 	bl	80055f4 <__retarget_lock_release_recursive>
 80062b6:	89ab      	ldrh	r3, [r5, #12]
 80062b8:	065b      	lsls	r3, r3, #25
 80062ba:	f53f af1f 	bmi.w	80060fc <_vfiprintf_r+0x44>
 80062be:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80062c0:	e71e      	b.n	8006100 <_vfiprintf_r+0x48>
 80062c2:	ab03      	add	r3, sp, #12
 80062c4:	9300      	str	r3, [sp, #0]
 80062c6:	462a      	mov	r2, r5
 80062c8:	4630      	mov	r0, r6
 80062ca:	4b06      	ldr	r3, [pc, #24]	@ (80062e4 <_vfiprintf_r+0x22c>)
 80062cc:	a904      	add	r1, sp, #16
 80062ce:	f7ff fc79 	bl	8005bc4 <_printf_i>
 80062d2:	e7e4      	b.n	800629e <_vfiprintf_r+0x1e6>
 80062d4:	08006945 	.word	0x08006945
 80062d8:	0800694b 	.word	0x0800694b
 80062dc:	0800694f 	.word	0x0800694f
 80062e0:	00000000 	.word	0x00000000
 80062e4:	08006095 	.word	0x08006095

080062e8 <__swbuf_r>:
 80062e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80062ea:	460e      	mov	r6, r1
 80062ec:	4614      	mov	r4, r2
 80062ee:	4605      	mov	r5, r0
 80062f0:	b118      	cbz	r0, 80062fa <__swbuf_r+0x12>
 80062f2:	6a03      	ldr	r3, [r0, #32]
 80062f4:	b90b      	cbnz	r3, 80062fa <__swbuf_r+0x12>
 80062f6:	f7ff f867 	bl	80053c8 <__sinit>
 80062fa:	69a3      	ldr	r3, [r4, #24]
 80062fc:	60a3      	str	r3, [r4, #8]
 80062fe:	89a3      	ldrh	r3, [r4, #12]
 8006300:	071a      	lsls	r2, r3, #28
 8006302:	d501      	bpl.n	8006308 <__swbuf_r+0x20>
 8006304:	6923      	ldr	r3, [r4, #16]
 8006306:	b943      	cbnz	r3, 800631a <__swbuf_r+0x32>
 8006308:	4621      	mov	r1, r4
 800630a:	4628      	mov	r0, r5
 800630c:	f000 f82a 	bl	8006364 <__swsetup_r>
 8006310:	b118      	cbz	r0, 800631a <__swbuf_r+0x32>
 8006312:	f04f 37ff 	mov.w	r7, #4294967295
 8006316:	4638      	mov	r0, r7
 8006318:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800631a:	6823      	ldr	r3, [r4, #0]
 800631c:	6922      	ldr	r2, [r4, #16]
 800631e:	b2f6      	uxtb	r6, r6
 8006320:	1a98      	subs	r0, r3, r2
 8006322:	6963      	ldr	r3, [r4, #20]
 8006324:	4637      	mov	r7, r6
 8006326:	4283      	cmp	r3, r0
 8006328:	dc05      	bgt.n	8006336 <__swbuf_r+0x4e>
 800632a:	4621      	mov	r1, r4
 800632c:	4628      	mov	r0, r5
 800632e:	f7ff fde7 	bl	8005f00 <_fflush_r>
 8006332:	2800      	cmp	r0, #0
 8006334:	d1ed      	bne.n	8006312 <__swbuf_r+0x2a>
 8006336:	68a3      	ldr	r3, [r4, #8]
 8006338:	3b01      	subs	r3, #1
 800633a:	60a3      	str	r3, [r4, #8]
 800633c:	6823      	ldr	r3, [r4, #0]
 800633e:	1c5a      	adds	r2, r3, #1
 8006340:	6022      	str	r2, [r4, #0]
 8006342:	701e      	strb	r6, [r3, #0]
 8006344:	6962      	ldr	r2, [r4, #20]
 8006346:	1c43      	adds	r3, r0, #1
 8006348:	429a      	cmp	r2, r3
 800634a:	d004      	beq.n	8006356 <__swbuf_r+0x6e>
 800634c:	89a3      	ldrh	r3, [r4, #12]
 800634e:	07db      	lsls	r3, r3, #31
 8006350:	d5e1      	bpl.n	8006316 <__swbuf_r+0x2e>
 8006352:	2e0a      	cmp	r6, #10
 8006354:	d1df      	bne.n	8006316 <__swbuf_r+0x2e>
 8006356:	4621      	mov	r1, r4
 8006358:	4628      	mov	r0, r5
 800635a:	f7ff fdd1 	bl	8005f00 <_fflush_r>
 800635e:	2800      	cmp	r0, #0
 8006360:	d0d9      	beq.n	8006316 <__swbuf_r+0x2e>
 8006362:	e7d6      	b.n	8006312 <__swbuf_r+0x2a>

08006364 <__swsetup_r>:
 8006364:	b538      	push	{r3, r4, r5, lr}
 8006366:	4b29      	ldr	r3, [pc, #164]	@ (800640c <__swsetup_r+0xa8>)
 8006368:	4605      	mov	r5, r0
 800636a:	6818      	ldr	r0, [r3, #0]
 800636c:	460c      	mov	r4, r1
 800636e:	b118      	cbz	r0, 8006378 <__swsetup_r+0x14>
 8006370:	6a03      	ldr	r3, [r0, #32]
 8006372:	b90b      	cbnz	r3, 8006378 <__swsetup_r+0x14>
 8006374:	f7ff f828 	bl	80053c8 <__sinit>
 8006378:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800637c:	0719      	lsls	r1, r3, #28
 800637e:	d422      	bmi.n	80063c6 <__swsetup_r+0x62>
 8006380:	06da      	lsls	r2, r3, #27
 8006382:	d407      	bmi.n	8006394 <__swsetup_r+0x30>
 8006384:	2209      	movs	r2, #9
 8006386:	602a      	str	r2, [r5, #0]
 8006388:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800638c:	f04f 30ff 	mov.w	r0, #4294967295
 8006390:	81a3      	strh	r3, [r4, #12]
 8006392:	e033      	b.n	80063fc <__swsetup_r+0x98>
 8006394:	0758      	lsls	r0, r3, #29
 8006396:	d512      	bpl.n	80063be <__swsetup_r+0x5a>
 8006398:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800639a:	b141      	cbz	r1, 80063ae <__swsetup_r+0x4a>
 800639c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80063a0:	4299      	cmp	r1, r3
 80063a2:	d002      	beq.n	80063aa <__swsetup_r+0x46>
 80063a4:	4628      	mov	r0, r5
 80063a6:	f7ff f945 	bl	8005634 <_free_r>
 80063aa:	2300      	movs	r3, #0
 80063ac:	6363      	str	r3, [r4, #52]	@ 0x34
 80063ae:	89a3      	ldrh	r3, [r4, #12]
 80063b0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80063b4:	81a3      	strh	r3, [r4, #12]
 80063b6:	2300      	movs	r3, #0
 80063b8:	6063      	str	r3, [r4, #4]
 80063ba:	6923      	ldr	r3, [r4, #16]
 80063bc:	6023      	str	r3, [r4, #0]
 80063be:	89a3      	ldrh	r3, [r4, #12]
 80063c0:	f043 0308 	orr.w	r3, r3, #8
 80063c4:	81a3      	strh	r3, [r4, #12]
 80063c6:	6923      	ldr	r3, [r4, #16]
 80063c8:	b94b      	cbnz	r3, 80063de <__swsetup_r+0x7a>
 80063ca:	89a3      	ldrh	r3, [r4, #12]
 80063cc:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80063d0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80063d4:	d003      	beq.n	80063de <__swsetup_r+0x7a>
 80063d6:	4621      	mov	r1, r4
 80063d8:	4628      	mov	r0, r5
 80063da:	f000 f88a 	bl	80064f2 <__smakebuf_r>
 80063de:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80063e2:	f013 0201 	ands.w	r2, r3, #1
 80063e6:	d00a      	beq.n	80063fe <__swsetup_r+0x9a>
 80063e8:	2200      	movs	r2, #0
 80063ea:	60a2      	str	r2, [r4, #8]
 80063ec:	6962      	ldr	r2, [r4, #20]
 80063ee:	4252      	negs	r2, r2
 80063f0:	61a2      	str	r2, [r4, #24]
 80063f2:	6922      	ldr	r2, [r4, #16]
 80063f4:	b942      	cbnz	r2, 8006408 <__swsetup_r+0xa4>
 80063f6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80063fa:	d1c5      	bne.n	8006388 <__swsetup_r+0x24>
 80063fc:	bd38      	pop	{r3, r4, r5, pc}
 80063fe:	0799      	lsls	r1, r3, #30
 8006400:	bf58      	it	pl
 8006402:	6962      	ldrpl	r2, [r4, #20]
 8006404:	60a2      	str	r2, [r4, #8]
 8006406:	e7f4      	b.n	80063f2 <__swsetup_r+0x8e>
 8006408:	2000      	movs	r0, #0
 800640a:	e7f7      	b.n	80063fc <__swsetup_r+0x98>
 800640c:	20000040 	.word	0x20000040

08006410 <_raise_r>:
 8006410:	291f      	cmp	r1, #31
 8006412:	b538      	push	{r3, r4, r5, lr}
 8006414:	4605      	mov	r5, r0
 8006416:	460c      	mov	r4, r1
 8006418:	d904      	bls.n	8006424 <_raise_r+0x14>
 800641a:	2316      	movs	r3, #22
 800641c:	6003      	str	r3, [r0, #0]
 800641e:	f04f 30ff 	mov.w	r0, #4294967295
 8006422:	bd38      	pop	{r3, r4, r5, pc}
 8006424:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8006426:	b112      	cbz	r2, 800642e <_raise_r+0x1e>
 8006428:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800642c:	b94b      	cbnz	r3, 8006442 <_raise_r+0x32>
 800642e:	4628      	mov	r0, r5
 8006430:	f000 f830 	bl	8006494 <_getpid_r>
 8006434:	4622      	mov	r2, r4
 8006436:	4601      	mov	r1, r0
 8006438:	4628      	mov	r0, r5
 800643a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800643e:	f000 b817 	b.w	8006470 <_kill_r>
 8006442:	2b01      	cmp	r3, #1
 8006444:	d00a      	beq.n	800645c <_raise_r+0x4c>
 8006446:	1c59      	adds	r1, r3, #1
 8006448:	d103      	bne.n	8006452 <_raise_r+0x42>
 800644a:	2316      	movs	r3, #22
 800644c:	6003      	str	r3, [r0, #0]
 800644e:	2001      	movs	r0, #1
 8006450:	e7e7      	b.n	8006422 <_raise_r+0x12>
 8006452:	2100      	movs	r1, #0
 8006454:	4620      	mov	r0, r4
 8006456:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800645a:	4798      	blx	r3
 800645c:	2000      	movs	r0, #0
 800645e:	e7e0      	b.n	8006422 <_raise_r+0x12>

08006460 <raise>:
 8006460:	4b02      	ldr	r3, [pc, #8]	@ (800646c <raise+0xc>)
 8006462:	4601      	mov	r1, r0
 8006464:	6818      	ldr	r0, [r3, #0]
 8006466:	f7ff bfd3 	b.w	8006410 <_raise_r>
 800646a:	bf00      	nop
 800646c:	20000040 	.word	0x20000040

08006470 <_kill_r>:
 8006470:	b538      	push	{r3, r4, r5, lr}
 8006472:	2300      	movs	r3, #0
 8006474:	4d06      	ldr	r5, [pc, #24]	@ (8006490 <_kill_r+0x20>)
 8006476:	4604      	mov	r4, r0
 8006478:	4608      	mov	r0, r1
 800647a:	4611      	mov	r1, r2
 800647c:	602b      	str	r3, [r5, #0]
 800647e:	f7fb fd54 	bl	8001f2a <_kill>
 8006482:	1c43      	adds	r3, r0, #1
 8006484:	d102      	bne.n	800648c <_kill_r+0x1c>
 8006486:	682b      	ldr	r3, [r5, #0]
 8006488:	b103      	cbz	r3, 800648c <_kill_r+0x1c>
 800648a:	6023      	str	r3, [r4, #0]
 800648c:	bd38      	pop	{r3, r4, r5, pc}
 800648e:	bf00      	nop
 8006490:	20000390 	.word	0x20000390

08006494 <_getpid_r>:
 8006494:	f7fb bd42 	b.w	8001f1c <_getpid>

08006498 <_malloc_usable_size_r>:
 8006498:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800649c:	1f18      	subs	r0, r3, #4
 800649e:	2b00      	cmp	r3, #0
 80064a0:	bfbc      	itt	lt
 80064a2:	580b      	ldrlt	r3, [r1, r0]
 80064a4:	18c0      	addlt	r0, r0, r3
 80064a6:	4770      	bx	lr

080064a8 <__swhatbuf_r>:
 80064a8:	b570      	push	{r4, r5, r6, lr}
 80064aa:	460c      	mov	r4, r1
 80064ac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80064b0:	4615      	mov	r5, r2
 80064b2:	2900      	cmp	r1, #0
 80064b4:	461e      	mov	r6, r3
 80064b6:	b096      	sub	sp, #88	@ 0x58
 80064b8:	da0c      	bge.n	80064d4 <__swhatbuf_r+0x2c>
 80064ba:	89a3      	ldrh	r3, [r4, #12]
 80064bc:	2100      	movs	r1, #0
 80064be:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80064c2:	bf14      	ite	ne
 80064c4:	2340      	movne	r3, #64	@ 0x40
 80064c6:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80064ca:	2000      	movs	r0, #0
 80064cc:	6031      	str	r1, [r6, #0]
 80064ce:	602b      	str	r3, [r5, #0]
 80064d0:	b016      	add	sp, #88	@ 0x58
 80064d2:	bd70      	pop	{r4, r5, r6, pc}
 80064d4:	466a      	mov	r2, sp
 80064d6:	f000 f849 	bl	800656c <_fstat_r>
 80064da:	2800      	cmp	r0, #0
 80064dc:	dbed      	blt.n	80064ba <__swhatbuf_r+0x12>
 80064de:	9901      	ldr	r1, [sp, #4]
 80064e0:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80064e4:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80064e8:	4259      	negs	r1, r3
 80064ea:	4159      	adcs	r1, r3
 80064ec:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80064f0:	e7eb      	b.n	80064ca <__swhatbuf_r+0x22>

080064f2 <__smakebuf_r>:
 80064f2:	898b      	ldrh	r3, [r1, #12]
 80064f4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80064f6:	079d      	lsls	r5, r3, #30
 80064f8:	4606      	mov	r6, r0
 80064fa:	460c      	mov	r4, r1
 80064fc:	d507      	bpl.n	800650e <__smakebuf_r+0x1c>
 80064fe:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8006502:	6023      	str	r3, [r4, #0]
 8006504:	6123      	str	r3, [r4, #16]
 8006506:	2301      	movs	r3, #1
 8006508:	6163      	str	r3, [r4, #20]
 800650a:	b003      	add	sp, #12
 800650c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800650e:	466a      	mov	r2, sp
 8006510:	ab01      	add	r3, sp, #4
 8006512:	f7ff ffc9 	bl	80064a8 <__swhatbuf_r>
 8006516:	9f00      	ldr	r7, [sp, #0]
 8006518:	4605      	mov	r5, r0
 800651a:	4639      	mov	r1, r7
 800651c:	4630      	mov	r0, r6
 800651e:	f7ff f8fb 	bl	8005718 <_malloc_r>
 8006522:	b948      	cbnz	r0, 8006538 <__smakebuf_r+0x46>
 8006524:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006528:	059a      	lsls	r2, r3, #22
 800652a:	d4ee      	bmi.n	800650a <__smakebuf_r+0x18>
 800652c:	f023 0303 	bic.w	r3, r3, #3
 8006530:	f043 0302 	orr.w	r3, r3, #2
 8006534:	81a3      	strh	r3, [r4, #12]
 8006536:	e7e2      	b.n	80064fe <__smakebuf_r+0xc>
 8006538:	89a3      	ldrh	r3, [r4, #12]
 800653a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800653e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006542:	81a3      	strh	r3, [r4, #12]
 8006544:	9b01      	ldr	r3, [sp, #4]
 8006546:	6020      	str	r0, [r4, #0]
 8006548:	b15b      	cbz	r3, 8006562 <__smakebuf_r+0x70>
 800654a:	4630      	mov	r0, r6
 800654c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006550:	f000 f81e 	bl	8006590 <_isatty_r>
 8006554:	b128      	cbz	r0, 8006562 <__smakebuf_r+0x70>
 8006556:	89a3      	ldrh	r3, [r4, #12]
 8006558:	f023 0303 	bic.w	r3, r3, #3
 800655c:	f043 0301 	orr.w	r3, r3, #1
 8006560:	81a3      	strh	r3, [r4, #12]
 8006562:	89a3      	ldrh	r3, [r4, #12]
 8006564:	431d      	orrs	r5, r3
 8006566:	81a5      	strh	r5, [r4, #12]
 8006568:	e7cf      	b.n	800650a <__smakebuf_r+0x18>
	...

0800656c <_fstat_r>:
 800656c:	b538      	push	{r3, r4, r5, lr}
 800656e:	2300      	movs	r3, #0
 8006570:	4d06      	ldr	r5, [pc, #24]	@ (800658c <_fstat_r+0x20>)
 8006572:	4604      	mov	r4, r0
 8006574:	4608      	mov	r0, r1
 8006576:	4611      	mov	r1, r2
 8006578:	602b      	str	r3, [r5, #0]
 800657a:	f7fb fd35 	bl	8001fe8 <_fstat>
 800657e:	1c43      	adds	r3, r0, #1
 8006580:	d102      	bne.n	8006588 <_fstat_r+0x1c>
 8006582:	682b      	ldr	r3, [r5, #0]
 8006584:	b103      	cbz	r3, 8006588 <_fstat_r+0x1c>
 8006586:	6023      	str	r3, [r4, #0]
 8006588:	bd38      	pop	{r3, r4, r5, pc}
 800658a:	bf00      	nop
 800658c:	20000390 	.word	0x20000390

08006590 <_isatty_r>:
 8006590:	b538      	push	{r3, r4, r5, lr}
 8006592:	2300      	movs	r3, #0
 8006594:	4d05      	ldr	r5, [pc, #20]	@ (80065ac <_isatty_r+0x1c>)
 8006596:	4604      	mov	r4, r0
 8006598:	4608      	mov	r0, r1
 800659a:	602b      	str	r3, [r5, #0]
 800659c:	f7fb fd33 	bl	8002006 <_isatty>
 80065a0:	1c43      	adds	r3, r0, #1
 80065a2:	d102      	bne.n	80065aa <_isatty_r+0x1a>
 80065a4:	682b      	ldr	r3, [r5, #0]
 80065a6:	b103      	cbz	r3, 80065aa <_isatty_r+0x1a>
 80065a8:	6023      	str	r3, [r4, #0]
 80065aa:	bd38      	pop	{r3, r4, r5, pc}
 80065ac:	20000390 	.word	0x20000390

080065b0 <_init>:
 80065b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80065b2:	bf00      	nop
 80065b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80065b6:	bc08      	pop	{r3}
 80065b8:	469e      	mov	lr, r3
 80065ba:	4770      	bx	lr

080065bc <_fini>:
 80065bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80065be:	bf00      	nop
 80065c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80065c2:	bc08      	pop	{r3}
 80065c4:	469e      	mov	lr, r3
 80065c6:	4770      	bx	lr
