Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed Dec 11 13:18:32 2019
| Host         : DESKTOP-1OTDMHV running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file FIR_Para_timing_summary_routed.rpt -rpx FIR_Para_timing_summary_routed.rpx -warn_on_violation
| Design       : FIR_Para
| Device       : 7a200t-fbg676
| Speed File   : -2  PRODUCTION 1.20 2017-11-01
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 59 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.249        0.000                      0                   58        0.263        0.000                      0                   58        7.500        0.000                       0                    69  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 8.000}      16.000          62.500          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 4.249        0.000                      0                   58        0.263        0.000                      0                   58        7.500        0.000                       0                    69  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        4.249ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.249ns  (required time - arrival time)
  Source:                 Xn_reg[5][2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            Y_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk rise@16.000ns - clk rise@0.000ns)
  Data Path Delay:        11.733ns  (logic 5.509ns (46.953%)  route 6.224ns (53.047%))
  Logic Levels:           20  (CARRY4=12 LUT2=5 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.022ns = ( 20.022 - 16.000 ) 
    Source Clock Delay      (SCD):    4.357ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.893     0.893 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.720    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.801 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.557     4.357    CLK_IBUF_BUFG
    SLICE_X5Y132         FDRE                                         r  Xn_reg[5][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y132         FDRE (Prop_fdre_C_Q)         0.379     4.736 r  Xn_reg[5][2]/Q
                         net (fo=17, routed)          1.087     5.823    Xn_reg_n_0_[5][2]
    SLICE_X0Y132         LUT6 (Prop_lut6_I1_O)        0.105     5.928 r  Y[3]_i_63/O
                         net (fo=1, routed)           0.493     6.421    Y[3]_i_63_n_0
    SLICE_X1Y132         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318     6.739 r  Y_reg[3]_i_58/CO[3]
                         net (fo=1, routed)           0.000     6.739    Y_reg[3]_i_58_n_0
    SLICE_X1Y133         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.837 r  Y_reg[11]_i_160/CO[3]
                         net (fo=1, routed)           0.000     6.837    Y_reg[11]_i_160_n_0
    SLICE_X1Y134         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     7.102 r  Y_reg[15]_i_205/O[1]
                         net (fo=2, routed)           0.471     7.573    Y_reg[15]_i_205_n_6
    SLICE_X2Y134         LUT3 (Prop_lut3_I2_O)        0.272     7.845 r  Y[11]_i_146/O
                         net (fo=2, routed)           0.663     8.508    Y[11]_i_146_n_0
    SLICE_X2Y134         LUT4 (Prop_lut4_I3_O)        0.268     8.776 r  Y[11]_i_150/O
                         net (fo=1, routed)           0.000     8.776    Y[11]_i_150_n_0
    SLICE_X2Y134         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     9.090 r  Y_reg[11]_i_126/CO[3]
                         net (fo=1, routed)           0.000     9.090    Y_reg[11]_i_126_n_0
    SLICE_X2Y135         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     9.268 r  Y_reg[15]_i_161/O[0]
                         net (fo=2, routed)           0.954    10.222    Y1[11]
    SLICE_X2Y130         LUT2 (Prop_lut2_I0_O)        0.238    10.460 r  Y[11]_i_127/O
                         net (fo=1, routed)           0.000    10.460    Y[11]_i_127_n_0
    SLICE_X2Y130         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    10.774 r  Y_reg[11]_i_118/CO[3]
                         net (fo=1, routed)           0.000    10.774    Y_reg[11]_i_118_n_0
    SLICE_X2Y131         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257    11.031 r  Y_reg[15]_i_150/O[1]
                         net (fo=1, routed)           0.335    11.366    Y_reg[15]_i_150_n_6
    SLICE_X1Y130         LUT2 (Prop_lut2_I1_O)        0.245    11.611 r  Y[15]_i_117/O
                         net (fo=1, routed)           0.000    11.611    Y[15]_i_117_n_0
    SLICE_X1Y130         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.187    11.798 r  Y_reg[15]_i_103/O[1]
                         net (fo=1, routed)           0.851    12.649    Y_reg[15]_i_103_n_6
    SLICE_X1Y125         LUT2 (Prop_lut2_I1_O)        0.250    12.899 r  Y[15]_i_70/O
                         net (fo=1, routed)           0.000    12.899    Y[15]_i_70_n_0
    SLICE_X1Y125         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.187    13.086 r  Y_reg[15]_i_56/O[1]
                         net (fo=1, routed)           0.861    13.947    Y_reg[15]_i_56_n_6
    SLICE_X0Y120         LUT2 (Prop_lut2_I1_O)        0.250    14.197 r  Y[15]_i_23/O
                         net (fo=1, routed)           0.000    14.197    Y[15]_i_23_n_0
    SLICE_X0Y120         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.530    14.727 r  Y_reg[15]_i_15/O[3]
                         net (fo=1, routed)           0.510    15.236    Y_reg[15]_i_15_n_4
    SLICE_X1Y120         LUT2 (Prop_lut2_I1_O)        0.257    15.493 r  Y[15]_i_3/O
                         net (fo=1, routed)           0.000    15.493    Y[15]_i_3_n_0
    SLICE_X1Y120         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    15.825 r  Y_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.825    Y_reg[15]_i_1_n_0
    SLICE_X1Y121         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    16.090 r  Y_reg[17]_i_2/O[1]
                         net (fo=1, routed)           0.000    16.090    Y0[17]
    SLICE_X1Y121         FDRE                                         r  Y_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       16.000    16.000 r  
    L22                                               0.000    16.000 r  CLK (IN)
                         net (fo=0)                   0.000    16.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.762    16.762 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.734    18.496    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.573 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.449    20.022    CLK_IBUF_BUFG
    SLICE_X1Y121         FDRE                                         r  Y_reg[17]/C
                         clock pessimism              0.294    20.315    
                         clock uncertainty           -0.035    20.280    
    SLICE_X1Y121         FDRE (Setup_fdre_C_D)        0.059    20.339    Y_reg[17]
  -------------------------------------------------------------------
                         required time                         20.339    
                         arrival time                         -16.090    
  -------------------------------------------------------------------
                         slack                                  4.249    

Slack (MET) :             4.333ns  (required time - arrival time)
  Source:                 Xn_reg[5][2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            Y_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk rise@16.000ns - clk rise@0.000ns)
  Data Path Delay:        11.649ns  (logic 5.425ns (46.570%)  route 6.224ns (53.430%))
  Logic Levels:           20  (CARRY4=12 LUT2=5 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.022ns = ( 20.022 - 16.000 ) 
    Source Clock Delay      (SCD):    4.357ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.893     0.893 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.720    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.801 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.557     4.357    CLK_IBUF_BUFG
    SLICE_X5Y132         FDRE                                         r  Xn_reg[5][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y132         FDRE (Prop_fdre_C_Q)         0.379     4.736 r  Xn_reg[5][2]/Q
                         net (fo=17, routed)          1.087     5.823    Xn_reg_n_0_[5][2]
    SLICE_X0Y132         LUT6 (Prop_lut6_I1_O)        0.105     5.928 r  Y[3]_i_63/O
                         net (fo=1, routed)           0.493     6.421    Y[3]_i_63_n_0
    SLICE_X1Y132         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318     6.739 r  Y_reg[3]_i_58/CO[3]
                         net (fo=1, routed)           0.000     6.739    Y_reg[3]_i_58_n_0
    SLICE_X1Y133         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.837 r  Y_reg[11]_i_160/CO[3]
                         net (fo=1, routed)           0.000     6.837    Y_reg[11]_i_160_n_0
    SLICE_X1Y134         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     7.102 r  Y_reg[15]_i_205/O[1]
                         net (fo=2, routed)           0.471     7.573    Y_reg[15]_i_205_n_6
    SLICE_X2Y134         LUT3 (Prop_lut3_I2_O)        0.272     7.845 r  Y[11]_i_146/O
                         net (fo=2, routed)           0.663     8.508    Y[11]_i_146_n_0
    SLICE_X2Y134         LUT4 (Prop_lut4_I3_O)        0.268     8.776 r  Y[11]_i_150/O
                         net (fo=1, routed)           0.000     8.776    Y[11]_i_150_n_0
    SLICE_X2Y134         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     9.090 r  Y_reg[11]_i_126/CO[3]
                         net (fo=1, routed)           0.000     9.090    Y_reg[11]_i_126_n_0
    SLICE_X2Y135         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     9.268 r  Y_reg[15]_i_161/O[0]
                         net (fo=2, routed)           0.954    10.222    Y1[11]
    SLICE_X2Y130         LUT2 (Prop_lut2_I0_O)        0.238    10.460 r  Y[11]_i_127/O
                         net (fo=1, routed)           0.000    10.460    Y[11]_i_127_n_0
    SLICE_X2Y130         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    10.774 r  Y_reg[11]_i_118/CO[3]
                         net (fo=1, routed)           0.000    10.774    Y_reg[11]_i_118_n_0
    SLICE_X2Y131         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257    11.031 r  Y_reg[15]_i_150/O[1]
                         net (fo=1, routed)           0.335    11.366    Y_reg[15]_i_150_n_6
    SLICE_X1Y130         LUT2 (Prop_lut2_I1_O)        0.245    11.611 r  Y[15]_i_117/O
                         net (fo=1, routed)           0.000    11.611    Y[15]_i_117_n_0
    SLICE_X1Y130         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.187    11.798 r  Y_reg[15]_i_103/O[1]
                         net (fo=1, routed)           0.851    12.649    Y_reg[15]_i_103_n_6
    SLICE_X1Y125         LUT2 (Prop_lut2_I1_O)        0.250    12.899 r  Y[15]_i_70/O
                         net (fo=1, routed)           0.000    12.899    Y[15]_i_70_n_0
    SLICE_X1Y125         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.187    13.086 r  Y_reg[15]_i_56/O[1]
                         net (fo=1, routed)           0.861    13.947    Y_reg[15]_i_56_n_6
    SLICE_X0Y120         LUT2 (Prop_lut2_I1_O)        0.250    14.197 r  Y[15]_i_23/O
                         net (fo=1, routed)           0.000    14.197    Y[15]_i_23_n_0
    SLICE_X0Y120         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.530    14.727 r  Y_reg[15]_i_15/O[3]
                         net (fo=1, routed)           0.510    15.236    Y_reg[15]_i_15_n_4
    SLICE_X1Y120         LUT2 (Prop_lut2_I1_O)        0.257    15.493 r  Y[15]_i_3/O
                         net (fo=1, routed)           0.000    15.493    Y[15]_i_3_n_0
    SLICE_X1Y120         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    15.825 r  Y_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.825    Y_reg[15]_i_1_n_0
    SLICE_X1Y121         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181    16.006 r  Y_reg[17]_i_2/O[0]
                         net (fo=1, routed)           0.000    16.006    Y0[16]
    SLICE_X1Y121         FDRE                                         r  Y_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       16.000    16.000 r  
    L22                                               0.000    16.000 r  CLK (IN)
                         net (fo=0)                   0.000    16.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.762    16.762 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.734    18.496    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.573 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.449    20.022    CLK_IBUF_BUFG
    SLICE_X1Y121         FDRE                                         r  Y_reg[16]/C
                         clock pessimism              0.294    20.315    
                         clock uncertainty           -0.035    20.280    
    SLICE_X1Y121         FDRE (Setup_fdre_C_D)        0.059    20.339    Y_reg[16]
  -------------------------------------------------------------------
                         required time                         20.339    
                         arrival time                         -16.006    
  -------------------------------------------------------------------
                         slack                                  4.333    

Slack (MET) :             4.642ns  (required time - arrival time)
  Source:                 Xn_reg[5][2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            Y_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk rise@16.000ns - clk rise@0.000ns)
  Data Path Delay:        11.342ns  (logic 5.118ns (45.124%)  route 6.224ns (54.876%))
  Logic Levels:           19  (CARRY4=11 LUT2=5 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.024ns = ( 20.024 - 16.000 ) 
    Source Clock Delay      (SCD):    4.357ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.893     0.893 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.720    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.801 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.557     4.357    CLK_IBUF_BUFG
    SLICE_X5Y132         FDRE                                         r  Xn_reg[5][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y132         FDRE (Prop_fdre_C_Q)         0.379     4.736 r  Xn_reg[5][2]/Q
                         net (fo=17, routed)          1.087     5.823    Xn_reg_n_0_[5][2]
    SLICE_X0Y132         LUT6 (Prop_lut6_I1_O)        0.105     5.928 r  Y[3]_i_63/O
                         net (fo=1, routed)           0.493     6.421    Y[3]_i_63_n_0
    SLICE_X1Y132         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318     6.739 r  Y_reg[3]_i_58/CO[3]
                         net (fo=1, routed)           0.000     6.739    Y_reg[3]_i_58_n_0
    SLICE_X1Y133         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.837 r  Y_reg[11]_i_160/CO[3]
                         net (fo=1, routed)           0.000     6.837    Y_reg[11]_i_160_n_0
    SLICE_X1Y134         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     7.102 r  Y_reg[15]_i_205/O[1]
                         net (fo=2, routed)           0.471     7.573    Y_reg[15]_i_205_n_6
    SLICE_X2Y134         LUT3 (Prop_lut3_I2_O)        0.272     7.845 r  Y[11]_i_146/O
                         net (fo=2, routed)           0.663     8.508    Y[11]_i_146_n_0
    SLICE_X2Y134         LUT4 (Prop_lut4_I3_O)        0.268     8.776 r  Y[11]_i_150/O
                         net (fo=1, routed)           0.000     8.776    Y[11]_i_150_n_0
    SLICE_X2Y134         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     9.090 r  Y_reg[11]_i_126/CO[3]
                         net (fo=1, routed)           0.000     9.090    Y_reg[11]_i_126_n_0
    SLICE_X2Y135         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     9.268 r  Y_reg[15]_i_161/O[0]
                         net (fo=2, routed)           0.954    10.222    Y1[11]
    SLICE_X2Y130         LUT2 (Prop_lut2_I0_O)        0.238    10.460 r  Y[11]_i_127/O
                         net (fo=1, routed)           0.000    10.460    Y[11]_i_127_n_0
    SLICE_X2Y130         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    10.774 r  Y_reg[11]_i_118/CO[3]
                         net (fo=1, routed)           0.000    10.774    Y_reg[11]_i_118_n_0
    SLICE_X2Y131         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257    11.031 r  Y_reg[15]_i_150/O[1]
                         net (fo=1, routed)           0.335    11.366    Y_reg[15]_i_150_n_6
    SLICE_X1Y130         LUT2 (Prop_lut2_I1_O)        0.245    11.611 r  Y[15]_i_117/O
                         net (fo=1, routed)           0.000    11.611    Y[15]_i_117_n_0
    SLICE_X1Y130         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.187    11.798 r  Y_reg[15]_i_103/O[1]
                         net (fo=1, routed)           0.851    12.649    Y_reg[15]_i_103_n_6
    SLICE_X1Y125         LUT2 (Prop_lut2_I1_O)        0.250    12.899 r  Y[15]_i_70/O
                         net (fo=1, routed)           0.000    12.899    Y[15]_i_70_n_0
    SLICE_X1Y125         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.187    13.086 r  Y_reg[15]_i_56/O[1]
                         net (fo=1, routed)           0.861    13.947    Y_reg[15]_i_56_n_6
    SLICE_X0Y120         LUT2 (Prop_lut2_I1_O)        0.250    14.197 r  Y[15]_i_23/O
                         net (fo=1, routed)           0.000    14.197    Y[15]_i_23_n_0
    SLICE_X0Y120         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.530    14.727 r  Y_reg[15]_i_15/O[3]
                         net (fo=1, routed)           0.510    15.236    Y_reg[15]_i_15_n_4
    SLICE_X1Y120         LUT2 (Prop_lut2_I1_O)        0.257    15.493 r  Y[15]_i_3/O
                         net (fo=1, routed)           0.000    15.493    Y[15]_i_3_n_0
    SLICE_X1Y120         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.206    15.699 r  Y_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000    15.699    Y0[15]
    SLICE_X1Y120         FDRE                                         r  Y_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       16.000    16.000 r  
    L22                                               0.000    16.000 r  CLK (IN)
                         net (fo=0)                   0.000    16.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.762    16.762 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.734    18.496    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.573 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.451    20.024    CLK_IBUF_BUFG
    SLICE_X1Y120         FDRE                                         r  Y_reg[15]/C
                         clock pessimism              0.294    20.317    
                         clock uncertainty           -0.035    20.282    
    SLICE_X1Y120         FDRE (Setup_fdre_C_D)        0.059    20.341    Y_reg[15]
  -------------------------------------------------------------------
                         required time                         20.341    
                         arrival time                         -15.699    
  -------------------------------------------------------------------
                         slack                                  4.642    

Slack (MET) :             4.886ns  (required time - arrival time)
  Source:                 Xn_reg[5][2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            Y_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk rise@16.000ns - clk rise@0.000ns)
  Data Path Delay:        11.098ns  (logic 5.066ns (45.648%)  route 6.032ns (54.352%))
  Logic Levels:           19  (CARRY4=11 LUT2=5 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.024ns = ( 20.024 - 16.000 ) 
    Source Clock Delay      (SCD):    4.357ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.893     0.893 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.720    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.801 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.557     4.357    CLK_IBUF_BUFG
    SLICE_X5Y132         FDRE                                         r  Xn_reg[5][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y132         FDRE (Prop_fdre_C_Q)         0.379     4.736 r  Xn_reg[5][2]/Q
                         net (fo=17, routed)          1.087     5.823    Xn_reg_n_0_[5][2]
    SLICE_X0Y132         LUT6 (Prop_lut6_I1_O)        0.105     5.928 r  Y[3]_i_63/O
                         net (fo=1, routed)           0.493     6.421    Y[3]_i_63_n_0
    SLICE_X1Y132         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318     6.739 r  Y_reg[3]_i_58/CO[3]
                         net (fo=1, routed)           0.000     6.739    Y_reg[3]_i_58_n_0
    SLICE_X1Y133         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.837 r  Y_reg[11]_i_160/CO[3]
                         net (fo=1, routed)           0.000     6.837    Y_reg[11]_i_160_n_0
    SLICE_X1Y134         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     7.102 r  Y_reg[15]_i_205/O[1]
                         net (fo=2, routed)           0.471     7.573    Y_reg[15]_i_205_n_6
    SLICE_X2Y134         LUT3 (Prop_lut3_I2_O)        0.272     7.845 r  Y[11]_i_146/O
                         net (fo=2, routed)           0.663     8.508    Y[11]_i_146_n_0
    SLICE_X2Y134         LUT4 (Prop_lut4_I3_O)        0.268     8.776 r  Y[11]_i_150/O
                         net (fo=1, routed)           0.000     8.776    Y[11]_i_150_n_0
    SLICE_X2Y134         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     9.090 r  Y_reg[11]_i_126/CO[3]
                         net (fo=1, routed)           0.000     9.090    Y_reg[11]_i_126_n_0
    SLICE_X2Y135         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     9.268 r  Y_reg[15]_i_161/O[0]
                         net (fo=2, routed)           0.954    10.222    Y1[11]
    SLICE_X2Y130         LUT2 (Prop_lut2_I0_O)        0.238    10.460 r  Y[11]_i_127/O
                         net (fo=1, routed)           0.000    10.460    Y[11]_i_127_n_0
    SLICE_X2Y130         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    10.774 r  Y_reg[11]_i_118/CO[3]
                         net (fo=1, routed)           0.000    10.774    Y_reg[11]_i_118_n_0
    SLICE_X2Y131         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257    11.031 r  Y_reg[15]_i_150/O[1]
                         net (fo=1, routed)           0.335    11.366    Y_reg[15]_i_150_n_6
    SLICE_X1Y130         LUT2 (Prop_lut2_I1_O)        0.245    11.611 r  Y[15]_i_117/O
                         net (fo=1, routed)           0.000    11.611    Y[15]_i_117_n_0
    SLICE_X1Y130         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.187    11.798 r  Y_reg[15]_i_103/O[1]
                         net (fo=1, routed)           0.851    12.649    Y_reg[15]_i_103_n_6
    SLICE_X1Y125         LUT2 (Prop_lut2_I1_O)        0.250    12.899 r  Y[15]_i_70/O
                         net (fo=1, routed)           0.000    12.899    Y[15]_i_70_n_0
    SLICE_X1Y125         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.187    13.086 r  Y_reg[15]_i_56/O[1]
                         net (fo=1, routed)           0.861    13.947    Y_reg[15]_i_56_n_6
    SLICE_X0Y120         LUT2 (Prop_lut2_I1_O)        0.250    14.197 r  Y[15]_i_23/O
                         net (fo=1, routed)           0.000    14.197    Y[15]_i_23_n_0
    SLICE_X0Y120         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.481    14.678 r  Y_reg[15]_i_15/O[2]
                         net (fo=1, routed)           0.318    14.995    Y_reg[15]_i_15_n_5
    SLICE_X1Y120         LUT2 (Prop_lut2_I1_O)        0.253    15.248 r  Y[15]_i_4/O
                         net (fo=1, routed)           0.000    15.248    Y[15]_i_4_n_0
    SLICE_X1Y120         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.207    15.455 r  Y_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000    15.455    Y0[14]
    SLICE_X1Y120         FDRE                                         r  Y_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       16.000    16.000 r  
    L22                                               0.000    16.000 r  CLK (IN)
                         net (fo=0)                   0.000    16.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.762    16.762 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.734    18.496    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.573 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.451    20.024    CLK_IBUF_BUFG
    SLICE_X1Y120         FDRE                                         r  Y_reg[14]/C
                         clock pessimism              0.294    20.317    
                         clock uncertainty           -0.035    20.282    
    SLICE_X1Y120         FDRE (Setup_fdre_C_D)        0.059    20.341    Y_reg[14]
  -------------------------------------------------------------------
                         required time                         20.341    
                         arrival time                         -15.455    
  -------------------------------------------------------------------
                         slack                                  4.886    

Slack (MET) :             5.258ns  (required time - arrival time)
  Source:                 Xn_reg[5][2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            Y_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk rise@16.000ns - clk rise@0.000ns)
  Data Path Delay:        10.725ns  (logic 4.749ns (44.278%)  route 5.976ns (55.722%))
  Logic Levels:           19  (CARRY4=11 LUT2=5 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.024ns = ( 20.024 - 16.000 ) 
    Source Clock Delay      (SCD):    4.357ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.893     0.893 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.720    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.801 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.557     4.357    CLK_IBUF_BUFG
    SLICE_X5Y132         FDRE                                         r  Xn_reg[5][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y132         FDRE (Prop_fdre_C_Q)         0.379     4.736 r  Xn_reg[5][2]/Q
                         net (fo=17, routed)          1.087     5.823    Xn_reg_n_0_[5][2]
    SLICE_X0Y132         LUT6 (Prop_lut6_I1_O)        0.105     5.928 r  Y[3]_i_63/O
                         net (fo=1, routed)           0.493     6.421    Y[3]_i_63_n_0
    SLICE_X1Y132         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318     6.739 r  Y_reg[3]_i_58/CO[3]
                         net (fo=1, routed)           0.000     6.739    Y_reg[3]_i_58_n_0
    SLICE_X1Y133         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.837 r  Y_reg[11]_i_160/CO[3]
                         net (fo=1, routed)           0.000     6.837    Y_reg[11]_i_160_n_0
    SLICE_X1Y134         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     7.102 r  Y_reg[15]_i_205/O[1]
                         net (fo=2, routed)           0.471     7.573    Y_reg[15]_i_205_n_6
    SLICE_X2Y134         LUT3 (Prop_lut3_I2_O)        0.272     7.845 r  Y[11]_i_146/O
                         net (fo=2, routed)           0.663     8.508    Y[11]_i_146_n_0
    SLICE_X2Y134         LUT4 (Prop_lut4_I3_O)        0.268     8.776 r  Y[11]_i_150/O
                         net (fo=1, routed)           0.000     8.776    Y[11]_i_150_n_0
    SLICE_X2Y134         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     9.090 r  Y_reg[11]_i_126/CO[3]
                         net (fo=1, routed)           0.000     9.090    Y_reg[11]_i_126_n_0
    SLICE_X2Y135         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     9.268 r  Y_reg[15]_i_161/O[0]
                         net (fo=2, routed)           0.954    10.222    Y1[11]
    SLICE_X2Y130         LUT2 (Prop_lut2_I0_O)        0.238    10.460 r  Y[11]_i_127/O
                         net (fo=1, routed)           0.000    10.460    Y[11]_i_127_n_0
    SLICE_X2Y130         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    10.774 r  Y_reg[11]_i_118/CO[3]
                         net (fo=1, routed)           0.000    10.774    Y_reg[11]_i_118_n_0
    SLICE_X2Y131         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257    11.031 r  Y_reg[15]_i_150/O[1]
                         net (fo=1, routed)           0.335    11.366    Y_reg[15]_i_150_n_6
    SLICE_X1Y130         LUT2 (Prop_lut2_I1_O)        0.245    11.611 r  Y[15]_i_117/O
                         net (fo=1, routed)           0.000    11.611    Y[15]_i_117_n_0
    SLICE_X1Y130         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.187    11.798 r  Y_reg[15]_i_103/O[1]
                         net (fo=1, routed)           0.851    12.649    Y_reg[15]_i_103_n_6
    SLICE_X1Y125         LUT2 (Prop_lut2_I1_O)        0.250    12.899 r  Y[15]_i_70/O
                         net (fo=1, routed)           0.000    12.899    Y[15]_i_70_n_0
    SLICE_X1Y125         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.187    13.086 r  Y_reg[15]_i_56/O[1]
                         net (fo=1, routed)           0.861    13.947    Y_reg[15]_i_56_n_6
    SLICE_X0Y120         LUT2 (Prop_lut2_I1_O)        0.250    14.197 r  Y[15]_i_23/O
                         net (fo=1, routed)           0.000    14.197    Y[15]_i_23_n_0
    SLICE_X0Y120         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.187    14.384 r  Y_reg[15]_i_15/O[1]
                         net (fo=1, routed)           0.262    14.646    Y_reg[15]_i_15_n_6
    SLICE_X1Y120         LUT2 (Prop_lut2_I1_O)        0.250    14.896 r  Y[15]_i_5/O
                         net (fo=1, routed)           0.000    14.896    Y[15]_i_5_n_0
    SLICE_X1Y120         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.187    15.083 r  Y_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000    15.083    Y0[13]
    SLICE_X1Y120         FDRE                                         r  Y_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       16.000    16.000 r  
    L22                                               0.000    16.000 r  CLK (IN)
                         net (fo=0)                   0.000    16.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.762    16.762 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.734    18.496    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.573 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.451    20.024    CLK_IBUF_BUFG
    SLICE_X1Y120         FDRE                                         r  Y_reg[13]/C
                         clock pessimism              0.294    20.317    
                         clock uncertainty           -0.035    20.282    
    SLICE_X1Y120         FDRE (Setup_fdre_C_D)        0.059    20.341    Y_reg[13]
  -------------------------------------------------------------------
                         required time                         20.341    
                         arrival time                         -15.083    
  -------------------------------------------------------------------
                         slack                                  5.258    

Slack (MET) :             5.487ns  (required time - arrival time)
  Source:                 Xn_reg[5][2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            Y_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk rise@16.000ns - clk rise@0.000ns)
  Data Path Delay:        10.497ns  (logic 5.272ns (50.224%)  route 5.225ns (49.776%))
  Logic Levels:           17  (CARRY4=10 LUT2=5 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.024ns = ( 20.024 - 16.000 ) 
    Source Clock Delay      (SCD):    4.357ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.893     0.893 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.720    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.801 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.557     4.357    CLK_IBUF_BUFG
    SLICE_X5Y132         FDRE                                         r  Xn_reg[5][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y132         FDRE (Prop_fdre_C_Q)         0.379     4.736 r  Xn_reg[5][2]/Q
                         net (fo=17, routed)          1.087     5.823    Xn_reg_n_0_[5][2]
    SLICE_X0Y132         LUT6 (Prop_lut6_I1_O)        0.105     5.928 r  Y[3]_i_63/O
                         net (fo=1, routed)           0.493     6.421    Y[3]_i_63_n_0
    SLICE_X1Y132         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318     6.739 r  Y_reg[3]_i_58/CO[3]
                         net (fo=1, routed)           0.000     6.739    Y_reg[3]_i_58_n_0
    SLICE_X1Y133         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     6.919 r  Y_reg[11]_i_160/O[0]
                         net (fo=3, routed)           0.673     7.591    Y_reg[11]_i_160_n_7
    SLICE_X2Y133         LUT4 (Prop_lut4_I3_O)        0.249     7.840 r  Y[7]_i_64/O
                         net (fo=1, routed)           0.000     7.840    Y[7]_i_64_n_0
    SLICE_X2Y133         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.480     8.320 r  Y_reg[7]_i_54/O[2]
                         net (fo=2, routed)           0.603     8.923    Y1[5]
    SLICE_X2Y129         LUT2 (Prop_lut2_I0_O)        0.244     9.167 r  Y[7]_i_57/O
                         net (fo=1, routed)           0.000     9.167    Y[7]_i_57_n_0
    SLICE_X2Y129         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.191     9.358 r  Y_reg[7]_i_53/O[1]
                         net (fo=1, routed)           0.335     9.693    Y_reg[7]_i_53_n_6
    SLICE_X1Y128         LUT2 (Prop_lut2_I1_O)        0.245     9.938 r  Y[7]_i_44/O
                         net (fo=1, routed)           0.000     9.938    Y[7]_i_44_n_0
    SLICE_X1Y128         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.481    10.419 r  Y_reg[7]_i_40/O[2]
                         net (fo=1, routed)           0.691    11.111    Y_reg[7]_i_40_n_5
    SLICE_X1Y123         LUT2 (Prop_lut2_I1_O)        0.253    11.364 r  Y[7]_i_30/O
                         net (fo=1, routed)           0.000    11.364    Y[7]_i_30_n_0
    SLICE_X1Y123         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    11.696 r  Y_reg[7]_i_27/CO[3]
                         net (fo=1, routed)           0.000    11.696    Y_reg[7]_i_27_n_0
    SLICE_X1Y124         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    11.961 r  Y_reg[11]_i_46/O[1]
                         net (fo=1, routed)           0.834    12.795    Y_reg[11]_i_46_n_6
    SLICE_X0Y119         LUT2 (Prop_lut2_I1_O)        0.250    13.045 r  Y[11]_i_21/O
                         net (fo=1, routed)           0.000    13.045    Y[11]_i_21_n_0
    SLICE_X0Y119         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.530    13.575 r  Y_reg[11]_i_15/O[3]
                         net (fo=1, routed)           0.510    14.084    Y_reg[11]_i_15_n_4
    SLICE_X1Y119         LUT2 (Prop_lut2_I1_O)        0.257    14.341 r  Y[11]_i_3/O
                         net (fo=1, routed)           0.000    14.341    Y[11]_i_3_n_0
    SLICE_X1Y119         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    14.673 r  Y_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.673    Y_reg[11]_i_1_n_0
    SLICE_X1Y120         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181    14.854 r  Y_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000    14.854    Y0[12]
    SLICE_X1Y120         FDRE                                         r  Y_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       16.000    16.000 r  
    L22                                               0.000    16.000 r  CLK (IN)
                         net (fo=0)                   0.000    16.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.762    16.762 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.734    18.496    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.573 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.451    20.024    CLK_IBUF_BUFG
    SLICE_X1Y120         FDRE                                         r  Y_reg[12]/C
                         clock pessimism              0.294    20.317    
                         clock uncertainty           -0.035    20.282    
    SLICE_X1Y120         FDRE (Setup_fdre_C_D)        0.059    20.341    Y_reg[12]
  -------------------------------------------------------------------
                         required time                         20.341    
                         arrival time                         -14.854    
  -------------------------------------------------------------------
                         slack                                  5.487    

Slack (MET) :             5.781ns  (required time - arrival time)
  Source:                 Xn_reg[5][2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            Y_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk rise@16.000ns - clk rise@0.000ns)
  Data Path Delay:        10.203ns  (logic 4.826ns (47.299%)  route 5.377ns (52.701%))
  Logic Levels:           16  (CARRY4=9 LUT2=5 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.025ns = ( 20.025 - 16.000 ) 
    Source Clock Delay      (SCD):    4.357ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.893     0.893 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.720    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.801 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.557     4.357    CLK_IBUF_BUFG
    SLICE_X5Y132         FDRE                                         r  Xn_reg[5][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y132         FDRE (Prop_fdre_C_Q)         0.379     4.736 r  Xn_reg[5][2]/Q
                         net (fo=17, routed)          1.087     5.823    Xn_reg_n_0_[5][2]
    SLICE_X0Y132         LUT6 (Prop_lut6_I1_O)        0.105     5.928 r  Y[3]_i_63/O
                         net (fo=1, routed)           0.493     6.421    Y[3]_i_63_n_0
    SLICE_X1Y132         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318     6.739 r  Y_reg[3]_i_58/CO[3]
                         net (fo=1, routed)           0.000     6.739    Y_reg[3]_i_58_n_0
    SLICE_X1Y133         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     6.919 r  Y_reg[11]_i_160/O[0]
                         net (fo=3, routed)           0.673     7.591    Y_reg[11]_i_160_n_7
    SLICE_X2Y133         LUT4 (Prop_lut4_I3_O)        0.249     7.840 r  Y[7]_i_64/O
                         net (fo=1, routed)           0.000     7.840    Y[7]_i_64_n_0
    SLICE_X2Y133         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.480     8.320 r  Y_reg[7]_i_54/O[2]
                         net (fo=2, routed)           0.603     8.923    Y1[5]
    SLICE_X2Y129         LUT2 (Prop_lut2_I0_O)        0.244     9.167 r  Y[7]_i_57/O
                         net (fo=1, routed)           0.000     9.167    Y[7]_i_57_n_0
    SLICE_X2Y129         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.191     9.358 r  Y_reg[7]_i_53/O[1]
                         net (fo=1, routed)           0.335     9.693    Y_reg[7]_i_53_n_6
    SLICE_X1Y128         LUT2 (Prop_lut2_I1_O)        0.245     9.938 r  Y[7]_i_44/O
                         net (fo=1, routed)           0.000     9.938    Y[7]_i_44_n_0
    SLICE_X1Y128         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.187    10.125 r  Y_reg[7]_i_40/O[1]
                         net (fo=1, routed)           0.861    10.986    Y_reg[7]_i_40_n_6
    SLICE_X1Y123         LUT2 (Prop_lut2_I1_O)        0.250    11.236 r  Y[7]_i_31/O
                         net (fo=1, routed)           0.000    11.236    Y[7]_i_31_n_0
    SLICE_X1Y123         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.481    11.717 r  Y_reg[7]_i_27/O[2]
                         net (fo=1, routed)           0.839    12.556    Y_reg[7]_i_27_n_5
    SLICE_X0Y118         LUT2 (Prop_lut2_I1_O)        0.253    12.809 r  Y[7]_i_17/O
                         net (fo=1, routed)           0.000    12.809    Y[7]_i_17_n_0
    SLICE_X0Y118         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    13.141 r  Y_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    13.141    Y_reg[7]_i_14_n_0
    SLICE_X0Y119         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    13.321 r  Y_reg[11]_i_15/O[0]
                         net (fo=1, routed)           0.488    13.809    Y_reg[11]_i_15_n_7
    SLICE_X1Y119         LUT2 (Prop_lut2_I1_O)        0.249    14.058 r  Y[11]_i_6/O
                         net (fo=1, routed)           0.000    14.058    Y[11]_i_6_n_0
    SLICE_X1Y119         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.503    14.561 r  Y_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000    14.561    Y0[11]
    SLICE_X1Y119         FDRE                                         r  Y_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       16.000    16.000 r  
    L22                                               0.000    16.000 r  CLK (IN)
                         net (fo=0)                   0.000    16.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.762    16.762 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.734    18.496    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.573 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.452    20.025    CLK_IBUF_BUFG
    SLICE_X1Y119         FDRE                                         r  Y_reg[11]/C
                         clock pessimism              0.294    20.318    
                         clock uncertainty           -0.035    20.283    
    SLICE_X1Y119         FDRE (Setup_fdre_C_D)        0.059    20.342    Y_reg[11]
  -------------------------------------------------------------------
                         required time                         20.342    
                         arrival time                         -14.561    
  -------------------------------------------------------------------
                         slack                                  5.781    

Slack (MET) :             5.831ns  (required time - arrival time)
  Source:                 Xn_reg[5][2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            Y_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk rise@16.000ns - clk rise@0.000ns)
  Data Path Delay:        10.153ns  (logic 4.776ns (47.039%)  route 5.377ns (52.961%))
  Logic Levels:           16  (CARRY4=9 LUT2=5 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.025ns = ( 20.025 - 16.000 ) 
    Source Clock Delay      (SCD):    4.357ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.893     0.893 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.720    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.801 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.557     4.357    CLK_IBUF_BUFG
    SLICE_X5Y132         FDRE                                         r  Xn_reg[5][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y132         FDRE (Prop_fdre_C_Q)         0.379     4.736 r  Xn_reg[5][2]/Q
                         net (fo=17, routed)          1.087     5.823    Xn_reg_n_0_[5][2]
    SLICE_X0Y132         LUT6 (Prop_lut6_I1_O)        0.105     5.928 r  Y[3]_i_63/O
                         net (fo=1, routed)           0.493     6.421    Y[3]_i_63_n_0
    SLICE_X1Y132         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318     6.739 r  Y_reg[3]_i_58/CO[3]
                         net (fo=1, routed)           0.000     6.739    Y_reg[3]_i_58_n_0
    SLICE_X1Y133         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     6.919 r  Y_reg[11]_i_160/O[0]
                         net (fo=3, routed)           0.673     7.591    Y_reg[11]_i_160_n_7
    SLICE_X2Y133         LUT4 (Prop_lut4_I3_O)        0.249     7.840 r  Y[7]_i_64/O
                         net (fo=1, routed)           0.000     7.840    Y[7]_i_64_n_0
    SLICE_X2Y133         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.480     8.320 r  Y_reg[7]_i_54/O[2]
                         net (fo=2, routed)           0.603     8.923    Y1[5]
    SLICE_X2Y129         LUT2 (Prop_lut2_I0_O)        0.244     9.167 r  Y[7]_i_57/O
                         net (fo=1, routed)           0.000     9.167    Y[7]_i_57_n_0
    SLICE_X2Y129         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.191     9.358 r  Y_reg[7]_i_53/O[1]
                         net (fo=1, routed)           0.335     9.693    Y_reg[7]_i_53_n_6
    SLICE_X1Y128         LUT2 (Prop_lut2_I1_O)        0.245     9.938 r  Y[7]_i_44/O
                         net (fo=1, routed)           0.000     9.938    Y[7]_i_44_n_0
    SLICE_X1Y128         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.187    10.125 r  Y_reg[7]_i_40/O[1]
                         net (fo=1, routed)           0.861    10.986    Y_reg[7]_i_40_n_6
    SLICE_X1Y123         LUT2 (Prop_lut2_I1_O)        0.250    11.236 r  Y[7]_i_31/O
                         net (fo=1, routed)           0.000    11.236    Y[7]_i_31_n_0
    SLICE_X1Y123         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.481    11.717 r  Y_reg[7]_i_27/O[2]
                         net (fo=1, routed)           0.839    12.556    Y_reg[7]_i_27_n_5
    SLICE_X0Y118         LUT2 (Prop_lut2_I1_O)        0.253    12.809 r  Y[7]_i_17/O
                         net (fo=1, routed)           0.000    12.809    Y[7]_i_17_n_0
    SLICE_X0Y118         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    13.141 r  Y_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    13.141    Y_reg[7]_i_14_n_0
    SLICE_X0Y119         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    13.321 r  Y_reg[11]_i_15/O[0]
                         net (fo=1, routed)           0.488    13.809    Y_reg[11]_i_15_n_7
    SLICE_X1Y119         LUT2 (Prop_lut2_I1_O)        0.249    14.058 r  Y[11]_i_6/O
                         net (fo=1, routed)           0.000    14.058    Y[11]_i_6_n_0
    SLICE_X1Y119         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.453    14.511 r  Y_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000    14.511    Y0[10]
    SLICE_X1Y119         FDRE                                         r  Y_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       16.000    16.000 r  
    L22                                               0.000    16.000 r  CLK (IN)
                         net (fo=0)                   0.000    16.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.762    16.762 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.734    18.496    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.573 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.452    20.025    CLK_IBUF_BUFG
    SLICE_X1Y119         FDRE                                         r  Y_reg[10]/C
                         clock pessimism              0.294    20.318    
                         clock uncertainty           -0.035    20.283    
    SLICE_X1Y119         FDRE (Setup_fdre_C_D)        0.059    20.342    Y_reg[10]
  -------------------------------------------------------------------
                         required time                         20.342    
                         arrival time                         -14.511    
  -------------------------------------------------------------------
                         slack                                  5.831    

Slack (MET) :             5.875ns  (required time - arrival time)
  Source:                 Xn_reg[5][2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            Y_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk rise@16.000ns - clk rise@0.000ns)
  Data Path Delay:        10.110ns  (logic 4.711ns (46.598%)  route 5.399ns (53.402%))
  Logic Levels:           16  (CARRY4=9 LUT2=5 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.025ns = ( 20.025 - 16.000 ) 
    Source Clock Delay      (SCD):    4.357ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.893     0.893 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.720    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.801 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.557     4.357    CLK_IBUF_BUFG
    SLICE_X5Y132         FDRE                                         r  Xn_reg[5][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y132         FDRE (Prop_fdre_C_Q)         0.379     4.736 r  Xn_reg[5][2]/Q
                         net (fo=17, routed)          1.087     5.823    Xn_reg_n_0_[5][2]
    SLICE_X0Y132         LUT6 (Prop_lut6_I1_O)        0.105     5.928 r  Y[3]_i_63/O
                         net (fo=1, routed)           0.493     6.421    Y[3]_i_63_n_0
    SLICE_X1Y132         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318     6.739 r  Y_reg[3]_i_58/CO[3]
                         net (fo=1, routed)           0.000     6.739    Y_reg[3]_i_58_n_0
    SLICE_X1Y133         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     6.919 r  Y_reg[11]_i_160/O[0]
                         net (fo=3, routed)           0.673     7.591    Y_reg[11]_i_160_n_7
    SLICE_X2Y133         LUT4 (Prop_lut4_I3_O)        0.249     7.840 r  Y[7]_i_64/O
                         net (fo=1, routed)           0.000     7.840    Y[7]_i_64_n_0
    SLICE_X2Y133         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.480     8.320 r  Y_reg[7]_i_54/O[2]
                         net (fo=2, routed)           0.603     8.923    Y1[5]
    SLICE_X2Y129         LUT2 (Prop_lut2_I0_O)        0.244     9.167 r  Y[7]_i_57/O
                         net (fo=1, routed)           0.000     9.167    Y[7]_i_57_n_0
    SLICE_X2Y129         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.191     9.358 r  Y_reg[7]_i_53/O[1]
                         net (fo=1, routed)           0.335     9.693    Y_reg[7]_i_53_n_6
    SLICE_X1Y128         LUT2 (Prop_lut2_I1_O)        0.245     9.938 r  Y[7]_i_44/O
                         net (fo=1, routed)           0.000     9.938    Y[7]_i_44_n_0
    SLICE_X1Y128         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.187    10.125 r  Y_reg[7]_i_40/O[1]
                         net (fo=1, routed)           0.861    10.986    Y_reg[7]_i_40_n_6
    SLICE_X1Y123         LUT2 (Prop_lut2_I1_O)        0.250    11.236 r  Y[7]_i_31/O
                         net (fo=1, routed)           0.000    11.236    Y[7]_i_31_n_0
    SLICE_X1Y123         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.481    11.717 r  Y_reg[7]_i_27/O[2]
                         net (fo=1, routed)           0.839    12.556    Y_reg[7]_i_27_n_5
    SLICE_X0Y118         LUT2 (Prop_lut2_I1_O)        0.253    12.809 r  Y[7]_i_17/O
                         net (fo=1, routed)           0.000    12.809    Y[7]_i_17_n_0
    SLICE_X0Y118         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.295    13.104 r  Y_reg[7]_i_14/O[3]
                         net (fo=1, routed)           0.510    13.613    Y_reg[7]_i_14_n_4
    SLICE_X1Y118         LUT2 (Prop_lut2_I1_O)        0.257    13.870 r  Y[7]_i_3/O
                         net (fo=1, routed)           0.000    13.870    Y[7]_i_3_n_0
    SLICE_X1Y118         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    14.202 r  Y_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.202    Y_reg[7]_i_1_n_0
    SLICE_X1Y119         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    14.467 r  Y_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000    14.467    Y0[9]
    SLICE_X1Y119         FDRE                                         r  Y_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       16.000    16.000 r  
    L22                                               0.000    16.000 r  CLK (IN)
                         net (fo=0)                   0.000    16.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.762    16.762 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.734    18.496    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.573 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.452    20.025    CLK_IBUF_BUFG
    SLICE_X1Y119         FDRE                                         r  Y_reg[9]/C
                         clock pessimism              0.294    20.318    
                         clock uncertainty           -0.035    20.283    
    SLICE_X1Y119         FDRE (Setup_fdre_C_D)        0.059    20.342    Y_reg[9]
  -------------------------------------------------------------------
                         required time                         20.342    
                         arrival time                         -14.467    
  -------------------------------------------------------------------
                         slack                                  5.875    

Slack (MET) :             5.959ns  (required time - arrival time)
  Source:                 Xn_reg[5][2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            Y_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk rise@16.000ns - clk rise@0.000ns)
  Data Path Delay:        10.026ns  (logic 4.627ns (46.151%)  route 5.399ns (53.849%))
  Logic Levels:           16  (CARRY4=9 LUT2=5 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.025ns = ( 20.025 - 16.000 ) 
    Source Clock Delay      (SCD):    4.357ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.893     0.893 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.720    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.801 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.557     4.357    CLK_IBUF_BUFG
    SLICE_X5Y132         FDRE                                         r  Xn_reg[5][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y132         FDRE (Prop_fdre_C_Q)         0.379     4.736 r  Xn_reg[5][2]/Q
                         net (fo=17, routed)          1.087     5.823    Xn_reg_n_0_[5][2]
    SLICE_X0Y132         LUT6 (Prop_lut6_I1_O)        0.105     5.928 r  Y[3]_i_63/O
                         net (fo=1, routed)           0.493     6.421    Y[3]_i_63_n_0
    SLICE_X1Y132         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318     6.739 r  Y_reg[3]_i_58/CO[3]
                         net (fo=1, routed)           0.000     6.739    Y_reg[3]_i_58_n_0
    SLICE_X1Y133         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     6.919 r  Y_reg[11]_i_160/O[0]
                         net (fo=3, routed)           0.673     7.591    Y_reg[11]_i_160_n_7
    SLICE_X2Y133         LUT4 (Prop_lut4_I3_O)        0.249     7.840 r  Y[7]_i_64/O
                         net (fo=1, routed)           0.000     7.840    Y[7]_i_64_n_0
    SLICE_X2Y133         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.480     8.320 r  Y_reg[7]_i_54/O[2]
                         net (fo=2, routed)           0.603     8.923    Y1[5]
    SLICE_X2Y129         LUT2 (Prop_lut2_I0_O)        0.244     9.167 r  Y[7]_i_57/O
                         net (fo=1, routed)           0.000     9.167    Y[7]_i_57_n_0
    SLICE_X2Y129         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.191     9.358 r  Y_reg[7]_i_53/O[1]
                         net (fo=1, routed)           0.335     9.693    Y_reg[7]_i_53_n_6
    SLICE_X1Y128         LUT2 (Prop_lut2_I1_O)        0.245     9.938 r  Y[7]_i_44/O
                         net (fo=1, routed)           0.000     9.938    Y[7]_i_44_n_0
    SLICE_X1Y128         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.187    10.125 r  Y_reg[7]_i_40/O[1]
                         net (fo=1, routed)           0.861    10.986    Y_reg[7]_i_40_n_6
    SLICE_X1Y123         LUT2 (Prop_lut2_I1_O)        0.250    11.236 r  Y[7]_i_31/O
                         net (fo=1, routed)           0.000    11.236    Y[7]_i_31_n_0
    SLICE_X1Y123         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.481    11.717 r  Y_reg[7]_i_27/O[2]
                         net (fo=1, routed)           0.839    12.556    Y_reg[7]_i_27_n_5
    SLICE_X0Y118         LUT2 (Prop_lut2_I1_O)        0.253    12.809 r  Y[7]_i_17/O
                         net (fo=1, routed)           0.000    12.809    Y[7]_i_17_n_0
    SLICE_X0Y118         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.295    13.104 r  Y_reg[7]_i_14/O[3]
                         net (fo=1, routed)           0.510    13.613    Y_reg[7]_i_14_n_4
    SLICE_X1Y118         LUT2 (Prop_lut2_I1_O)        0.257    13.870 r  Y[7]_i_3/O
                         net (fo=1, routed)           0.000    13.870    Y[7]_i_3_n_0
    SLICE_X1Y118         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    14.202 r  Y_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.202    Y_reg[7]_i_1_n_0
    SLICE_X1Y119         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181    14.383 r  Y_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000    14.383    Y0[8]
    SLICE_X1Y119         FDRE                                         r  Y_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       16.000    16.000 r  
    L22                                               0.000    16.000 r  CLK (IN)
                         net (fo=0)                   0.000    16.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.762    16.762 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.734    18.496    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.573 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.452    20.025    CLK_IBUF_BUFG
    SLICE_X1Y119         FDRE                                         r  Y_reg[8]/C
                         clock pessimism              0.294    20.318    
                         clock uncertainty           -0.035    20.283    
    SLICE_X1Y119         FDRE (Setup_fdre_C_D)        0.059    20.342    Y_reg[8]
  -------------------------------------------------------------------
                         required time                         20.342    
                         arrival time                         -14.383    
  -------------------------------------------------------------------
                         slack                                  5.959    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 Xn_reg[2][2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            Xn_reg[3][2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.450%)  route 0.226ns (61.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.485ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.649     1.554    CLK_IBUF_BUFG
    SLICE_X4Y116         FDRE                                         r  Xn_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y116         FDRE (Prop_fdre_C_Q)         0.141     1.695 r  Xn_reg[2][2]/Q
                         net (fo=18, routed)          0.226     1.921    Xn_reg[2]__0[2]
    SLICE_X3Y121         FDRE                                         r  Xn_reg[3][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.917     2.074    CLK_IBUF_BUFG
    SLICE_X3Y121         FDRE                                         r  Xn_reg[3][2]/C
                         clock pessimism             -0.485     1.588    
    SLICE_X3Y121         FDRE (Hold_fdre_C_D)         0.070     1.658    Xn_reg[3][2]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 Xn_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            Xn_reg[3][0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.601%)  route 0.244ns (63.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.649     1.554    CLK_IBUF_BUFG
    SLICE_X0Y117         FDRE                                         r  Xn_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y117         FDRE (Prop_fdre_C_Q)         0.141     1.695 r  Xn_reg[2][0]/Q
                         net (fo=16, routed)          0.244     1.940    Xn_reg[2]__0[0]
    SLICE_X0Y121         FDRE                                         r  Xn_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.917     2.074    CLK_IBUF_BUFG
    SLICE_X0Y121         FDRE                                         r  Xn_reg[3][0]/C
                         clock pessimism             -0.509     1.564    
    SLICE_X0Y121         FDRE (Hold_fdre_C_D)         0.057     1.621    Xn_reg[3][0]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 Xn_reg[3][8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            Xn_reg[4][8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.141ns (31.456%)  route 0.307ns (68.544%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.485ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.642     1.547    CLK_IBUF_BUFG
    SLICE_X5Y123         FDRE                                         r  Xn_reg[3][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y123         FDRE (Prop_fdre_C_Q)         0.141     1.688 r  Xn_reg[3][8]/Q
                         net (fo=20, routed)          0.307     1.996    Xn_reg[3]__0[8]
    SLICE_X4Y126         FDRE                                         r  Xn_reg[4][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.913     2.070    CLK_IBUF_BUFG
    SLICE_X4Y126         FDRE                                         r  Xn_reg[4][8]/C
                         clock pessimism             -0.485     1.584    
    SLICE_X4Y126         FDRE (Hold_fdre_C_D)         0.066     1.650    Xn_reg[4][8]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.996    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 Xn_reg[1][5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            Xn_reg[2][5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.141ns (32.554%)  route 0.292ns (67.446%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.652     1.557    CLK_IBUF_BUFG
    SLICE_X4Y110         FDRE                                         r  Xn_reg[1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y110         FDRE (Prop_fdre_C_Q)         0.141     1.698 r  Xn_reg[1][5]/Q
                         net (fo=18, routed)          0.292     1.990    Xn_reg[1]__0[5]
    SLICE_X4Y117         FDRE                                         r  Xn_reg[2][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.920     2.077    CLK_IBUF_BUFG
    SLICE_X4Y117         FDRE                                         r  Xn_reg[2][5]/C
                         clock pessimism             -0.509     1.567    
    SLICE_X4Y117         FDRE (Hold_fdre_C_D)         0.066     1.633    Xn_reg[2][5]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.990    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 Xn_reg[1][8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            Xn_reg[2][8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.141ns (30.146%)  route 0.327ns (69.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.485ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.653     1.558    CLK_IBUF_BUFG
    SLICE_X3Y110         FDRE                                         r  Xn_reg[1][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDRE (Prop_fdre_C_Q)         0.141     1.699 r  Xn_reg[1][8]/Q
                         net (fo=20, routed)          0.327     2.026    Xn_reg[1]__0[8]
    SLICE_X4Y118         FDRE                                         r  Xn_reg[2][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.919     2.076    CLK_IBUF_BUFG
    SLICE_X4Y118         FDRE                                         r  Xn_reg[2][8]/C
                         clock pessimism             -0.485     1.590    
    SLICE_X4Y118         FDRE (Hold_fdre_C_D)         0.066     1.656    Xn_reg[2][8]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 Xn_reg[3][3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            Xn_reg[4][3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.141ns (29.310%)  route 0.340ns (70.690%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.485ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.644     1.549    CLK_IBUF_BUFG
    SLICE_X4Y122         FDRE                                         r  Xn_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y122         FDRE (Prop_fdre_C_Q)         0.141     1.690 r  Xn_reg[3][3]/Q
                         net (fo=21, routed)          0.340     2.030    Xn_reg[3]__0[3]
    SLICE_X5Y126         FDRE                                         r  Xn_reg[4][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.913     2.070    CLK_IBUF_BUFG
    SLICE_X5Y126         FDRE                                         r  Xn_reg[4][3]/C
                         clock pessimism             -0.485     1.584    
    SLICE_X5Y126         FDRE (Hold_fdre_C_D)         0.070     1.654    Xn_reg[4][3]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           2.030    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.435ns  (arrival time - required time)
  Source:                 Xn_reg[2][6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            Xn_reg[3][6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.141ns (27.674%)  route 0.369ns (72.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.648     1.553    CLK_IBUF_BUFG
    SLICE_X4Y117         FDRE                                         r  Xn_reg[2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y117         FDRE (Prop_fdre_C_Q)         0.141     1.694 r  Xn_reg[2][6]/Q
                         net (fo=18, routed)          0.369     2.063    Xn_reg[2]__0[6]
    SLICE_X4Y122         FDRE                                         r  Xn_reg[3][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.915     2.072    CLK_IBUF_BUFG
    SLICE_X4Y122         FDRE                                         r  Xn_reg[3][6]/C
                         clock pessimism             -0.509     1.562    
    SLICE_X4Y122         FDRE (Hold_fdre_C_D)         0.066     1.628    Xn_reg[3][6]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 Xn_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            Xn_reg[4][0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.141ns (26.050%)  route 0.400ns (73.950%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.485ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.645     1.550    CLK_IBUF_BUFG
    SLICE_X0Y121         FDRE                                         r  Xn_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y121         FDRE (Prop_fdre_C_Q)         0.141     1.691 r  Xn_reg[3][0]/Q
                         net (fo=16, routed)          0.400     2.092    Xn_reg[3]__0[0]
    SLICE_X1Y125         FDRE                                         r  Xn_reg[4][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.913     2.070    CLK_IBUF_BUFG
    SLICE_X1Y125         FDRE                                         r  Xn_reg[4][0]/C
                         clock pessimism             -0.485     1.584    
    SLICE_X1Y125         FDRE (Hold_fdre_C_D)         0.063     1.647    Xn_reg[4][0]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           2.092    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.469ns  (arrival time - required time)
  Source:                 Xn_reg[2][4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            Xn_reg[3][4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.141ns (24.907%)  route 0.425ns (75.093%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.485ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.648     1.553    CLK_IBUF_BUFG
    SLICE_X4Y117         FDRE                                         r  Xn_reg[2][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y117         FDRE (Prop_fdre_C_Q)         0.141     1.694 r  Xn_reg[2][4]/Q
                         net (fo=18, routed)          0.425     2.119    Xn_reg[2]__0[4]
    SLICE_X3Y122         FDRE                                         r  Xn_reg[3][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.916     2.073    CLK_IBUF_BUFG
    SLICE_X3Y122         FDRE                                         r  Xn_reg[3][4]/C
                         clock pessimism             -0.485     1.587    
    SLICE_X3Y122         FDRE (Hold_fdre_C_D)         0.063     1.650    Xn_reg[3][4]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           2.119    
  -------------------------------------------------------------------
                         slack                                  0.469    

Slack (MET) :             0.479ns  (arrival time - required time)
  Source:                 Xn_reg[3][9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            Xn_reg[4][9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.141ns (23.852%)  route 0.450ns (76.148%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.485ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.642     1.547    CLK_IBUF_BUFG
    SLICE_X5Y123         FDRE                                         r  Xn_reg[3][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y123         FDRE (Prop_fdre_C_Q)         0.141     1.688 r  Xn_reg[3][9]/Q
                         net (fo=14, routed)          0.450     2.139    Xn_reg[3]__0[9]
    SLICE_X4Y128         FDRE                                         r  Xn_reg[4][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.916     2.073    CLK_IBUF_BUFG
    SLICE_X4Y128         FDRE                                         r  Xn_reg[4][9]/C
                         clock pessimism             -0.485     1.587    
    SLICE_X4Y128         FDRE (Hold_fdre_C_D)         0.072     1.659    Xn_reg[4][9]
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           2.139    
  -------------------------------------------------------------------
                         slack                                  0.479    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         16.000      14.408     BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         16.000      15.000     SLICE_X1Y108   Xn_reg[1][0]/C
Min Period        n/a     FDRE/C   n/a            1.000         16.000      15.000     SLICE_X1Y108   Xn_reg[1][1]/C
Min Period        n/a     FDRE/C   n/a            1.000         16.000      15.000     SLICE_X3Y108   Xn_reg[1][2]/C
Min Period        n/a     FDRE/C   n/a            1.000         16.000      15.000     SLICE_X4Y108   Xn_reg[1][3]/C
Min Period        n/a     FDRE/C   n/a            1.000         16.000      15.000     SLICE_X4Y111   Xn_reg[1][4]/C
Min Period        n/a     FDRE/C   n/a            1.000         16.000      15.000     SLICE_X4Y110   Xn_reg[1][5]/C
Min Period        n/a     FDRE/C   n/a            1.000         16.000      15.000     SLICE_X4Y110   Xn_reg[1][6]/C
Min Period        n/a     FDRE/C   n/a            1.000         16.000      15.000     SLICE_X3Y110   Xn_reg[1][7]/C
Min Period        n/a     FDRE/C   n/a            1.000         16.000      15.000     SLICE_X3Y110   Xn_reg[1][8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         8.000       7.500      SLICE_X1Y120   Y_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         8.000       7.500      SLICE_X1Y120   Y_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         8.000       7.500      SLICE_X1Y120   Y_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         8.000       7.500      SLICE_X1Y120   Y_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         8.000       7.500      SLICE_X1Y121   Y_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         8.000       7.500      SLICE_X1Y121   Y_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         8.000       7.500      SLICE_X1Y121   Y_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         8.000       7.500      SLICE_X1Y121   Y_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         8.000       7.500      SLICE_X1Y117   Y_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         8.000       7.500      SLICE_X1Y117   Y_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         8.000       7.500      SLICE_X4Y116   Xn_reg[2][2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         8.000       7.500      SLICE_X4Y133   Xn_reg[5][8]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         8.000       7.500      SLICE_X4Y133   Xn_reg[5][9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         8.000       7.500      SLICE_X1Y108   Xn_reg[1][0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         8.000       7.500      SLICE_X1Y108   Xn_reg[1][0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         8.000       7.500      SLICE_X1Y108   Xn_reg[1][1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         8.000       7.500      SLICE_X1Y108   Xn_reg[1][1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         8.000       7.500      SLICE_X3Y108   Xn_reg[1][2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         8.000       7.500      SLICE_X3Y108   Xn_reg[1][2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         8.000       7.500      SLICE_X4Y108   Xn_reg[1][3]/C



