library ieee;
use ieee.std_logic_1164.all;

entity Led_logic is 
  port ( 
			
			WR: in std_logic;
			Data_out: in std_logic_vector(7 downto 0);
			decoderBloco: in std_logic_vector(7 downto 0);
			decoderEndereco: in std_logic_vector(7 downto 0);
			Led_8: out std_logic;
			Led_9: out std_logic;
			LedR: out std_logic_vector(7 downto 0);
			
			
  );
  end entity;
  
  architecture logic of Led_logic is
  
  
  
  begin
  
  LED_8_item: work.flipflop
  
		port map (
						DIN => Data_out(0),
						DOUT =>
						ENABLE : in std_logic;
						CLK,RST : in std_logic
				
				
				)
  
  
 
  
  
end architecture;