
// Verilog netlist produced by program ldbanno, Version Diamond (64-bit) 3.11.3.469

// ldbanno -n Verilog -o LOUD_BOX_impl1_vo.vo -w -neg -gui -msgset /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/promote.xml LOUD_BOX_impl1.ncd 
// Netlist created on Wed Oct 28 05:51:06 2020
// Netlist written on Wed Oct 28 05:51:24 2020
// Design is for device LCMXO2-7000HE
// Design is for package TQFP144
// Design is for performance grade 4

`timescale 1 ns / 1 ps

module top1 ( reset, key1, key2, br4_shin, br5_shin, br6_shin, clk_in, 
              usb1_pout, usb1_nout, usb2_pout, usb2_nout, usb3_pout, usb3_nout, 
              usb4_pout, usb4_nout, usb5_pout, usb5_nout, usb6_pout, usb6_nout, 
              ps1_d, ps1_c, ps2_d, ps2_c, ps3_d, ps3_c, ps4_d, ps4_c, leds, 
              led7, dis1_pix, dis1_sync, dis2_pix, dis2_sync, xor_out, 
              iot_out_400, iot_out_266, iot_out_240, iot_out_200, iot_out_133, 
              iot_out_120, iot_out_114, iot_out_100, br1_shout, br2_shout, 
              br3_shout, br4_shout, br5_shout, br6_shout, debug1, debug2, 
              debug3, debug4, debug5, debug6 );
  input  reset, key1, key2, br4_shin, br5_shin, br6_shin, clk_in;
  output usb1_pout, usb1_nout, usb2_pout, usb2_nout, usb3_pout, usb3_nout, 
         usb4_pout, usb4_nout, usb5_pout, usb5_nout, usb6_pout, usb6_nout, 
         ps1_d, ps1_c, ps2_d, ps2_c, ps3_d, ps3_c, ps4_d, ps4_c;
  output [6:0] leds;
  output led7, dis1_pix, dis1_sync, dis2_pix, dis2_sync;
  output [7:0] xor_out;
  output iot_out_400, iot_out_266, iot_out_240, iot_out_200, iot_out_133, 
         iot_out_120, iot_out_114, iot_out_100, br1_shout, br2_shout, 
         br3_shout, br4_shout, br5_shout, br6_shout, debug1, debug2, debug3, 
         debug4, debug5, debug6;
  wire   rng1_out_0, \leds_div[10] , led7_c, \leds_div12/cnt_ci , 
         \leds_div12/Q_1 , \leds_div12/Q_0 , \leds_div12/idataout1 , 
         \leds_div12/idataout0 , ps4_ck, \leds_div12/co0 , \leds_div12/Q_3 , 
         \leds_div12/Q_2 , \leds_div12/idataout3 , \leds_div12/idataout2 , 
         \leds_div12/co1 , \leds_div12/Q_5 , \leds_div12/Q_4 , 
         \leds_div12/idataout5 , \leds_div12/idataout4 , \leds_div12/co2 , 
         \leds_div12/Q_7 , \leds_div12/Q_6 , \leds_div12/idataout7 , 
         \leds_div12/idataout6 , \leds_div12/co3 , \leds_div12/Q_9 , 
         \leds_div12/Q_8 , \leds_div12/idataout9 , \leds_div12/idataout8 , 
         \leds_div12/co4 , \leds_div12/Q_11 , \leds_div12/idataout11 , 
         \leds_div12/idataout10 , \usb_l4/n18 , \usb_l4/n13 , \usb_l4/n14 , 
         \usb_l4/data_size_10 , \usb_l4/n18601 , \usb_l4/n209 , 
         \usb_l4/data_size_9 , \usb_l4/data_size_8 , \usb_l4/n18600 , 
         \usb_l4/n211 , \usb_l4/n210 , \usb_l4/data_size_7 , 
         \usb_l4/data_size_6 , \usb_l4/n18599 , \usb_l4/n213 , \usb_l4/n212 , 
         \usb_l4/data_size_5 , \usb_l4/data_size_4 , \usb_l4/n18598 , 
         \usb_l4/n215 , \usb_l4/n214 , \usb_l4/data_size_3 , 
         \usb_l4/data_size_2 , \usb_l4/n18597 , \usb_l4/n217 , \usb_l4/n216 , 
         \usb_l4/data_size_1 , \usb_l3/debug2_c_0_enable_29 , debug2_c_0, 
         state_2_adj_710, \usb_l4/n218 , ps2_div_7, n38, n2276, 
         \usb_clo[2][2] , n18544, ps2_div_6, ps2_div_5, n39_adj_739, n40, 
         n18543, ps2_div_4, ps2_div_3, n41, n42_adj_740, n18542, ps2_div_2, 
         ps2_div_1, n43_adj_735, n44_adj_742, n18541, ps2_div_0, n45_adj_743, 
         osc_cnt_2, osc_cnt_1, n18, n19, osc_out, n18454, osc_cnt_0, n20, 
         pll1_cnt400_5, n30_adj_769, clk_400, n18453, n2_adj_767, n3_adj_768, 
         n31_adj_770, n32_adj_771, n18452, pll1_cnt400_2, \pll1_cnt400[1] , 
         n33_adj_772, n34_adj_773, n18451, pll1_cnt400_0, n35_adj_774, 
         pll2_cnt240_5, n30, clk_240_0, n18450, rng1_cnt_5, n30_adj_775, 
         rng1_clk_0, n18624, rng1_cnt_4, rng1_cnt_3, n31_adj_776, n32_adj_777, 
         n18623, rng1_cnt_2, rng1_cnt_1, n33_adj_778, n34_adj_779, n18622, 
         rng1_cnt_0, n35_adj_780, n2_adj_727, n3, n31, n32, n18449, 
         pll2_cnt240_2, n5, n33, n34, n18448, n6_adj_731, n35, ps4_div_7, 
         n38_adj_734, n2280, n18610, ps4_div_6, ps4_div_5, n39_adj_745, 
         n40_adj_744, n18609, ps4_div_4, ps4_div_3, n41_adj_741, n42, n18608, 
         ps4_div_2, ps4_div_1, n43, n44, n18607, ps4_div_0, n45, 
         \dis2/pix_cnt_19 , \dis2/n86 , \dis2/clk_266_1_keep_enable_21 , 
         clk_266_1, \dis2/n18465 , \dis2/pix_cnt_18 , \dis2/pix_cnt_17 , 
         \dis2/n87 , \dis2/n88 , \dis2/n18464 , \dis2/pix_cnt_16 , 
         \dis2/pix_cnt_15 , \dis2/n89 , \dis2/n90 , \dis2/n18463 , 
         \dis2/pix_cnt_14 , \dis2/pix_cnt_13 , \dis2/n91 , \dis2/n92 , 
         \dis2/n18462 , \dis2/pix_cnt_12 , \dis2/pix_cnt_11 , \dis2/n93 , 
         \dis2/n94 , \dis2/n18461 , \dis2/pix_cnt_10 , \dis2/pix_cnt_9 , 
         \dis2/n95 , \dis2/n96 , \dis2/n18460 , \dis2/pix_cnt_8 , 
         \dis2/pix_cnt_7 , \dis2/n97 , \dis2/n98 , \dis2/n18459 , 
         \dis2/pix_cnt_6 , \dis2/pix_cnt_5 , \dis2/n99 , \dis2/n100 , 
         \dis2/n18458 , \dis2/pix_cnt_4 , \dis2/pix_cnt_3 , \dis2/n101 , 
         \dis2/n102 , \dis2/n18457 , \dis2/pix_cnt_2 , \dis2/pix_cnt_1 , 
         \dis2/n103 , \dis2/n104 , \dis2/n18456 , \dis2/line_cnt_20 , 
         \dis2/line_cnt_19 , \dis2/n18539 , \dis2/n448 , \dis2/n447 , 
         \dis2/line_cnt_18 , \dis2/line_cnt_17 , \dis2/n18538 , \dis2/n450 , 
         \dis2/n449 , \dis2/line_cnt_16 , \dis2/line_cnt_15 , \dis2/n18537 , 
         \dis2/n452 , \dis2/n451 , \dis2/line_cnt_14 , \dis2/line_cnt_13 , 
         \dis2/n18536 , \dis2/n454 , \dis2/n453 , \dis2/pix_cnt_0 , 
         \dis2/n105 , \dis2/n18643 , \dis2/n5641 , \dis2/n18642 , 
         \dis2/n18641 , \dis2/line_cnt_12 , \dis2/line_cnt_11 , \dis2/n18535 , 
         \dis2/n456 , \dis2/n455 , \dis2/line_cnt_10 , \dis2/line_cnt_9 , 
         \dis2/n18534 , \dis2/n458 , \dis2/n457 , \dis2/n18640 , 
         \dis2/line_cnt_8 , \dis2/line_cnt_7 , \dis2/n18533 , \dis2/n460 , 
         \dis2/n459 , \dis2/n18639 , \dis2/line_cnt_6 , \dis2/line_cnt_5 , 
         \dis2/n18532 , \dis2/n462 , \dis2/n461 , \dis2/n18638 , \dis2/n18637 , 
         \dis2/n18636 , \dis2/line_cnt_4 , \dis2/line_cnt_3 , \dis2/n18531 , 
         \dis2/n464 , \dis2/n463 , \dis2/line_cnt_2 , \dis2/line_cnt_1 , 
         \dis2/n18530 , \dis2/n466 , \dis2/n465 , \dis2/line_cnt_0 , 
         \dis2/n467 , \dis2/n18529 , \dis2/n5571 , \dis2/n18528 , 
         \dis2/n18527 , \dis2/n18526 , \dis2/n18525 , \dis2/n18524 , 
         \dis2/n18621 , \dis2/n5606 , \dis2/n18523 , \dis2/n18620 , 
         \dis2/n18619 , \dis2/n18618 , \dis2/n18522 , \dis2/n18617 , 
         \dis2/n18616 , \dis2/n18521 , \dis2/n18520 , \dis2/n18615 , 
         \dis2/n18614 , \dis2/n18613 , \dis2/n18612 , \dis2/n18611 , 
         \dis2/n18519 , ps3_div_7, n38_adj_737, n2278, n18591, ps3_div_6, 
         ps3_div_5, n39, n40_adj_763, n18590, pll1_cnt266_4, pll1_cnt266_3, 
         n26, n27, clk_266_0, n18484, ps3_div_0, n45_adj_759, n18588, 
         ps3_div_2, ps3_div_1, n43_adj_761, n44_adj_760, n18589, n3_adj_764, 
         n4, n28, n29, n18483, n5_adj_765, n30_adj_766, ps1_div_7, n38_adj_758, 
         n2274, n18482, ps3_div_4, ps3_div_3, n41_adj_720, n42_adj_762, 
         ps1_div_6, ps1_div_5, n39_adj_757, n40_adj_756, n18481, ps1_div_4, 
         ps1_div_3, n41_adj_755, n42_adj_754, n18480, ps1_div_2, ps1_div_1, 
         n43_adj_753, n44_adj_752, n18479, \dis1/pix_cnt_12 , 
         \dis1/pix_cnt_11 , \dis1/n18473 , \dis1/n18474 , \dis1/pix_cnt_10 , 
         \dis1/pix_cnt_9 , \dis1/n18472 , \dis1/pix_cnt_8 , \dis1/pix_cnt_7 , 
         \dis1/n18471 , \dis1/pix_cnt_6 , \dis1/pix_cnt_4 , \dis1/pix_cnt_5 , 
         \dis1/n18577 , \dis1/n5466 , \dis1/line_cnt_20 , \dis1/n18576 , 
         \dis1/line_cnt_19 , \dis1/line_cnt_18 , \dis1/n18575 , 
         \dis1/line_cnt_17 , \dis1/line_cnt_16 , \dis1/n18574 , 
         \dis1/line_cnt_15 , \dis1/line_cnt_14 , \dis1/n18573 , 
         \dis1/line_cnt_13 , \dis1/line_cnt_12 , \dis1/n18572 , 
         \dis1/line_cnt_11 , \dis1/line_cnt_10 , \dis1/n18571 , 
         \dis1/line_cnt_9 , \dis1/line_cnt_8 , \dis1/n18570 , 
         \dis1/line_cnt_7 , \dis1/line_cnt_6 , \dis1/n18569 , 
         \dis1/line_cnt_5 , \dis1/line_cnt_4 , \dis1/n18568 , 
         \dis1/line_cnt_3 , \dis1/line_cnt_2 , \dis1/n18567 , 
         \dis1/line_cnt_1 , \dis1/pix_cnt_3 , \dis1/n101 , \dis1/n102 , 
         \dis1/clk_266_0_keep_enable_21 , \dis1/n18439 , \dis1/n18440 , 
         \dis1/n18635 , \dis1/n5501 , \dis1/n18634 , \dis1/n18633 , 
         \dis1/n18632 , \dis1/n18631 , \dis1/n18630 , \dis1/n18629 , 
         \dis1/n18628 , \dis1/n18627 , \dis1/n18626 , \dis1/n18625 , 
         \dis1/line_cnt_0 , \dis1/pix_cnt_2 , \dis1/pix_cnt_1 , \dis1/n103 , 
         \dis1/n104 , \dis1/n18438 , \dis1/pix_cnt_19 , \dis1/n86 , 
         \dis1/n18447 , \dis1/n18495 , \dis1/n448 , \dis1/n447 , \dis1/n18494 , 
         \dis1/n450 , \dis1/n449 , \dis1/n18493 , \dis1/n452 , \dis1/n451 , 
         \dis1/n18492 , \dis1/n454 , \dis1/n453 , \dis1/n18491 , \dis1/n456 , 
         \dis1/n455 , \dis1/n18490 , \dis1/n458 , \dis1/n457 , \dis1/n18489 , 
         \dis1/n460 , \dis1/n459 , \dis1/n18488 , \dis1/n462 , \dis1/n461 , 
         \dis1/n18487 , \dis1/n464 , \dis1/n463 , \dis1/pix_cnt_18 , 
         \dis1/pix_cnt_17 , \dis1/n87 , \dis1/n88 , \dis1/n18446 , 
         \dis1/n18486 , \dis1/n466 , \dis1/n465 , \dis1/pix_cnt_16 , 
         \dis1/pix_cnt_15 , \dis1/n89 , \dis1/n90 , \dis1/n18445 , \dis1/n467 , 
         \dis1/pix_cnt_14 , \dis1/pix_cnt_13 , \dis1/n91 , \dis1/n92 , 
         \dis1/n18444 , \dis1/n93 , \dis1/n94 , \dis1/n18443 , \dis1/n95 , 
         \dis1/n96 , \dis1/n18442 , \dis1/pix_cnt_0 , \dis1/n105 , \dis1/n97 , 
         \dis1/n98 , \dis1/n18441 , \dis1/n99 , \dis1/n100 , \dis1/n18478 , 
         \dis1/n5536 , \dis1/n18477 , \dis1/n18476 , \dis1/n18475 , ps1_div_0, 
         n45_adj_751, \usb_f2/n18 , \usb_f2/n13 , \usb_f2/n14 , 
         \usb_f2/data_size_5 , \usb_f2/data_size_4 , \usb_f2/n18584 , 
         \usb_f2/n215 , \usb_f2/n214 , \usb_f2/n18585 , \usb_f2/data_size_3 , 
         \usb_f2/data_size_2 , rng1_out_4, \usb_f1/clk_in_p_enable_24 , 
         \usb_f2/n18583 , \usb_f2/n217 , \usb_f1/rnd_reg_4 , \usb_f2/n216 , 
         \usb_f2/data_size_1 , rng1_out_1, \usb_f1/rnd_reg_0 , \usb_f2/n218 , 
         rnd_reg_1, \usb_f2/data_size_10 , rng1_out_3, rng1_out_2, 
         \usb_f2/n18587 , \usb_f2/n209 , rnd_reg_2, rnd_reg_3, 
         \usb_f2/data_size_9 , \usb_f2/data_size_8 , \usb_f2/n18586 , 
         \usb_f2/n211 , \usb_f2/n210 , \usb_f2/data_size_7 , 
         \usb_f2/data_size_6 , \usb_f2/n213 , \usb_f2/n212 , \usb_l2/n18 , 
         \usb_l2/n13 , \usb_l2/n14 , \usb_l2/data_size_10 , \usb_l2/n18470 , 
         \usb_l2/n209 , \usb_l2/data_size_9 , \usb_l2/data_size_8 , 
         \usb_l2/n18469 , \usb_l2/n211 , \usb_l2/n210 , \usb_l2/data_size_7 , 
         \usb_l2/data_size_6 , \usb_l2/n18468 , \usb_l2/n213 , \usb_l2/n212 , 
         \usb_l2/data_size_5 , \usb_l2/data_size_4 , \usb_l2/n18467 , 
         \usb_l2/n215 , \usb_l2/n214 , \usb_l2/data_size_3 , 
         \usb_l2/data_size_2 , \usb_l2/n18466 , \usb_l2/n217 , \usb_l2/n216 , 
         \usb_l2/data_size_1 , \usb_l1/clk_in_p_enable_23 , \usb_l1/clk_in_p , 
         \usb_l1/rnd_reg_1 , \usb_l2/n218 , \usb_l1/n17 , \usb_l1/n16 , 
         \usb_l1/n15 , \usb_l1/data_size_10 , \usb_f2/clk_in_p_enable_19 , 
         clk_240_2, \usb_l1/n18582 , \usb_l1/n209 , \usb_f2/rnd_reg_2 , 
         \usb_f2/rnd_reg_3 , \usb_l1/data_size_9 , \usb_l1/data_size_8 , 
         \usb_l1/n18581 , \usb_l1/n211 , \usb_l1/n210 , \usb_l1/data_size_7 , 
         \usb_l1/data_size_6 , \usb_l1/n18580 , \usb_l1/n213 , \usb_l1/n212 , 
         \usb_l1/data_size_5 , \usb_l1/data_size_4 , 
         \usb_f2/clk_in_p_enable_30 , \usb_l1/n18579 , \usb_l1/n215 , 
         state_2_adj_722, \usb_l1/n214 , \usb_l1/data_size_3 , 
         \usb_l1/data_size_2 , \usb_l1/n18578 , \usb_l1/n217 , 
         \usb_f2/rnd_reg_4 , \usb_l1/n216 , \usb_l1/data_size_1 , 
         \usb_f2/rnd_reg_0 , \usb_l1/n218 , \usb_f2/rnd_reg_1 , \usb_l3/n18 , 
         \usb_l3/n13 , \usb_l3/data_size_10 , \usb_l3/n14 , \usb_l3/n18606 , 
         \usb_l3/n209 , \usb_l3/data_size_9 , \usb_l3/data_size_8 , 
         \usb_l3/n18605 , \usb_l3/n211 , \usb_l3/n210 , \usb_l3/data_size_7 , 
         \usb_l3/data_size_6 , \usb_l3/n18604 , \usb_l3/n213 , \usb_l3/n212 , 
         \usb_l3/data_size_5 , \usb_l3/data_size_4 , \usb_l3/n18603 , 
         \usb_l3/n215 , \usb_l3/n214 , \usb_l3/data_size_3 , 
         \usb_l3/data_size_2 , \usb_l3/n18602 , \usb_l3/n217 , \usb_l3/n216 , 
         \usb_l3/data_size_1 , \usb_l3/n218 , \usb_f1/n18 , \usb_f1/n13 , 
         \usb_f1/n14_adj_630 , \usb_f1/data_size_10 , \usb_f1/n18596 , 
         \usb_f1/n209 , \usb_f1/data_size_9 , \usb_f1/data_size_8 , 
         \usb_f1/n18595 , \usb_f1/n211 , \usb_f1/n210 , \usb_f1/data_size_7 , 
         \usb_f1/data_size_6 , \usb_f1/n18594 , \usb_f1/n213 , \usb_f1/n212 , 
         \usb_f1/data_size_5 , \usb_f1/data_size_4 , \usb_f1/n18593 , 
         \usb_f1/n215 , \usb_f1/n214 , \usb_f1/data_size_3 , 
         \usb_f1/data_size_2 , \usb_f1/n18592 , \usb_f1/n217 , \usb_f1/n216 , 
         \usb_f1/data_size_1 , reset_N, \ps4/rnd_reg_4 , \usb_f1/n218 , 
         state_0_adj_719, state_1_adj_718, state_2_adj_717, bit_cnt_1, n21499, 
         bit_cnt_0, clk_in_p_enable_25, n21427, \usb_f1/n20186 , n21441, n2, 
         \clk60_cnt[1] , n14, dbg1_reg_0, dbg1_reg_1, n19_adj_747, n20_adj_746, 
         dbg1_reg_2, n18_adj_748, debug1_N_210, debug1_c, usb_ccnt_0_2, 
         usb_ccnt_0_1, usb_ccnt_0_0, usb_clkf_3__N_190, 
         \usb_l1/debug1_1__N_234 , state_1, \usb_l1/n4193 , 
         \usb_l1/clk_in_p_enable_19 , debug3_c_1, \usb_l1/rnd_reg_2 , state_0, 
         \usb_l1/n14766 , clk_in_p_enable_5, debug4_c_0, \usb_l1/n88 , 
         \dis1/n9742 , \dis1/n21299 , \dis1/n12 , \dis1/h_den_N_533 , 
         \dis1/h_den , \dis1/n18 , \dis1/n22 , \dis1/n20220 , \dis1/hs , 
         \dis1/n158 , \dis1/n159 , \dis1/n156 , \dis1/n157 , \dis1/n154 , 
         \dis1/n155 , \dis1/n152 , \dis1/n153 , \dis1/n150 , \dis1/n151 , 
         \dis1/n148 , \dis1/n149 , \dis1/n146 , \dis1/n147 , \dis1/n144 , 
         \dis1/n145 , \dis1/n142 , \dis1/n143 , \dis1/n140 , \dis1/n141 , 
         \dis1/n139 , \dis1/n6_adj_680 , \dis1/n5 , \dis1/n9565 , 
         \dis1/v_den_N_569 , \dis1/v_den , \dis1/n14704 , \dis1/n18896 , 
         \dis1/vs , \dis2/n21300 , \dis2/n12 , \dis2/h_den_N_533 , 
         \dis2/h_den , \dis2/n22 , \dis2/n18 , \dis2/n9754 , \dis2/n20232 , 
         \dis2/hs , \dis2/n158 , \dis2/n159 , \dis2/n156 , \dis2/n157 , 
         \dis2/n154 , \dis2/n155 , \dis2/n152 , \dis2/n153 , \dis2/n150 , 
         \dis2/n151 , \dis2/n148 , \dis2/n149 , \dis2/n146 , \dis2/n147 , 
         \dis2/n144 , \dis2/n145 , \dis2/n142 , \dis2/n143 , \dis2/n140 , 
         \dis2/n141 , \dis2/n139 , \dis2/n5 , \dis2/n6_adj_685 , \dis2/n9570 , 
         \dis2/v_den_N_569 , \dis2/v_den , \dis2/n14712 , \dis2/n18897 , 
         \dis2/vs , \iot_100/n21370 , \iot_100/pulse_cnt_0 , 
         \iot_100/pulse_cnt_1 , \iot_100/pulse_cnt_3_N_608_1 , 
         \iot_100/pulse_cnt_3_N_608_0 , \iot_100/n21426 , 
         \iot_100/pulse_cnt_2 , \iot_100/pulse_cnt_3 , 
         \iot_100/pulse_cnt_3_N_608_3 , \iot_100/pulse_cnt_3_N_608_2 , 
         iot_out_100_c, leds_c_2, leds_c_5, leds_c_6, leds_c_3, leds_c_4, 
         leds_c_1, n20469, leds_c_0, n21367, n15, \ps1/bit_clk_1 , 
         \ps1/n21351 , \ps1/bit_clk_0 , \ps1/n8559 , \ps1/n24 , \ps1/n18983 , 
         ps1_ck, \ps1/bit_clk_2 , \ps1/clk_dis_N_443 , \ps1/n19297 , 
         \ps1/n21402 , \ps1/n9 , \ps1/n21476 , \ps1/n21795 , \ps1/n21438 , 
         \ps1/parity , \ps1/l_out , \ps1/parity_N_440 , 
         \ps1/clk_in_N_414_enable_7 , \ps1/rnd_del_1 , \ps1/rnd_reg_1 , 
         \ps1/rnd_del_0 , \ps1/n21320 , \ps1/rnd_reg_0 , 
         \ps1/rnd_del_4_N_419_1 , \ps1/rnd_del_4_N_419_0 , 
         \ps1/clk_in_N_414_enable_6 , \ps1/n21365 , \ps1/rnd_reg_3 , 
         \ps1/rnd_del_3 , \ps1/n21418 , \ps1/rnd_reg_2 , \ps1/rnd_del_2 , 
         \ps1/rnd_del_4_N_419_3 , \ps1/rnd_del_4_N_419_2 , \ps1/rnd_del_4 , 
         \ps1/rnd_reg_4 , \ps1/n8 , \ps1/rnd_del_4_N_419_4 , n20049, 
         n6_adj_750, ps1_ck_N_215, \ps1/answer , \ps1/n21157 , \ps1/n21160 , 
         \ps1/data_out_N_434 , \ps1/clk_in_N_414_enable_8 , ps1_d_c, 
         \ps2/bit_clk_1 , \ps2/n21349 , \ps2/bit_clk_0 , \ps2/n21350 , 
         \ps2/n24 , \ps2/n18985 , ps2_ck, \ps2/clk_dis_N_443 , \ps2/bit_clk_2 , 
         \ps2/n19293 , \ps2/rnd_del_2 , \ps2/rnd_del_0 , \ps2/n6 , 
         \ps2/rnd_del_3 , \ps2/n21397 , \ps2/n9 , \ps2/n21111 , \ps2/l_out , 
         \ps2/n9304 , \ps2/parity , \ps2/parity_N_440 , 
         \ps2/clk_in_N_414_enable_9 , \ps2/n21317 , \ps2/rnd_reg_1 , 
         \ps2/rnd_del_1 , \ps2/rnd_reg_0 , \ps2/rnd_del_4_N_419_1 , 
         \ps2/rnd_del_4_N_419_0 , \ps2/clk_in_N_414_enable_5 , \ps2/rnd_reg_3 , 
         \ps2/n21346 , \ps2/rnd_reg_2 , \ps2/n21396 , \ps2/rnd_del_4_N_419_3 , 
         \ps2/rnd_del_4_N_419_2 , \ps2/n8 , \ps2/rnd_del_4 , \ps2/rnd_reg_4 , 
         \ps2/rnd_del_4_N_419_4 , n20029, n6_adj_733, ps2_ck_N_218, 
         \ps2/answer , \ps2/n21250 , \ps2/n21247 , \ps2/data_out_N_434 , 
         \ps2/clk_in_N_414_enable_8 , ps2_d_c, \ps3/bit_clk_0 , 
         \ps3/bit_clk_1 , \ps3/n21383 , \ps3/n8202 , \ps3/n24 , \ps3/n18981 , 
         ps3_ck, \ps3/clk_dis_N_443 , \ps3/bit_clk_2 , \ps3/n19291 , 
         \ps3/n21437 , \ps3/n9 , \ps3/n21491 , \ps3/n21794 , \ps3/parity , 
         \ps3/n21421 , \ps3/l_out , \ps3/parity_N_440 , 
         \ps3/clk_in_N_414_enable_4 , \ps3/rnd_del_0 , \ps3/n21312 , 
         \ps3/rnd_reg_1 , \ps3/rnd_del_1 , \ps3/rnd_reg_0 , 
         \ps3/rnd_del_4_N_419_1 , \ps3/rnd_del_4_N_419_0 , 
         \ps3/clk_in_N_414_enable_10 , \ps3/n21366 , \ps3/rnd_del_3 , 
         \ps3/rnd_reg_3 , \ps3/rnd_del_2 , \ps3/rnd_reg_2 , \ps3/n21420 , 
         \ps3/rnd_del_4_N_419_3 , \ps3/rnd_del_4_N_419_2 , \ps3/rnd_reg_4 , 
         \ps3/rnd_del_4 , \ps3/n8 , \ps3/rnd_del_4_N_419_4 , \ps3/clk_dis , 
         n20040, ps3_ck_N_221, ps3_c_c, \ps3/answer , \ps3/n21259 , 
         \ps3/n21262 , \ps3/data_out_N_434 , \ps3/clk_in_N_414_enable_3 , 
         ps3_d_c, \ps4/bit_clk_0 , \ps4/bit_clk_1 , \ps4/n24 , \ps4/n25 , 
         \ps4/clk_in_N_414_enable_10 , \ps4/n10836 , \ps4/bit_clk_3 , 
         \ps4/bit_clk_2 , \ps4/n22 , \ps4/n23 , \ps4/n21388 , 
         \ps4/clk_dis_N_442 , \ps4/clk_in_N_414_enable_8 , \ps4/clk_dis , 
         \ps4/n9298 , \ps4/l_out , \ps4/parity , \ps4/parity_N_440 , 
         \ps4/clk_in_N_414_enable_3 , \ps4/rnd_del_0 , \ps4/n21311 , 
         \ps4/rnd_reg_1 , \ps4/rnd_del_1 , \ps4/n9 , \ps4/rnd_reg_0 , 
         \ps4/rnd_del_4_N_419_1 , \ps4/rnd_del_4_N_419_0 , \ps4/n21364 , 
         \ps4/rnd_del_3 , \ps4/rnd_reg_3 , \ps4/rnd_reg_2 , \ps4/n21419 , 
         \ps4/rnd_del_2 , \ps4/rnd_del_4_N_419_3 , \ps4/rnd_del_4_N_419_2 , 
         \ps4/n8 , \ps4/rnd_del_4 , \ps4/rnd_del_4_N_419_4 , n20037, 
         n6_adj_738, ps4_ck_N_224, \ps4/answer , \ps4/n21124 , \ps4/n21121 , 
         \ps4/data_out_N_434 , \ps4/clk_in_N_414_enable_2 , ps4_d_c, 
         \rng1/r1_1 , \rng1/rng_out_0__N_623 , xor_out_c_3, \rng1/r1_2 , 
         \rng1/rng_out_1__N_620 , xor_out_c_4, \rng1/rng_out_2__N_619 , n1435, 
         xor_out_c_1, \rng1/rng_out_4__N_615 , \rng1/rng_out_3__N_616 , n21301, 
         st_cnt_1, st_cnt_0, n21799, \usb_f1/st_cnt_4_N_340_1 , 
         st_cnt_4_N_340_0, \usb_f1/clk_in_p_enable_27 , \usb_f2/n21340 , 
         state_1_adj_723, n21298, state_0_adj_724, st_cnt_0_adj_721, 
         st_cnt_4_N_340_0_adj_726, \usb_f2/clk_in_p_enable_26 , state_2, 
         \usb_l1/n18863 , \usb_l1/n21356 , \usb_l1/n21412 , \usb_l1/n21413 , 
         \usb_l1/n21324 , \usb_l1/n23 , \usb_l1/n20153 , clk_in_p_enable_29, 
         \usb_l1/n21408 , \usb_l1/n24 , \usb_l2/n12 , state_0_adj_709, 
         \usb_l2/n19337 , \usb_l2/clk_in_p_enable_25 , \usb_l2/clk_in_p , 
         state_0_adj_712, \usb_l3/n3 , \usb_l3/n21793 , \usb_l3/n20366 , 
         \usb_l3/debug2_c_0_enable_22 , \usb_l4/st_cnt_0 , state_1_adj_715, 
         \usb_l4/n21380 , \usb_l4/n21443 , state_2_adj_714, \usb_l4/n7718 , 
         state_0_adj_716, \usb_l4/n20463 , \usb_l4/clk_in_p_enable_27 , 
         \usb_l4/clk_in_p , \usb_f1/n21804 , n14832, \usb_f1/n21529 , 
         clk_in_p_enable_32, \usb_f2/n21390 , \usb_f2/n20445 , \usb_f2/n21315 , 
         n20475, n20483, state_1_adj_708, n14261, \usb_l2/n21400 , 
         \usb_l2/n24 , n20254, n3789, state_1_adj_711, \usb_l3/bit_cnt_0 , 
         \usb_l3/bit_cnt_1 , \usb_l3/n21803 , \usb_l3/n21472 , n3813, 
         \usb_l4/n21802 , \usb_l4/bit_cnt_1 , \usb_l4/bit_cnt_0 , 
         \usb_l4/n21460 , n14894, \usb_f1/n21487 , n3858, \usb_f2/bit_cnt_1 , 
         n21801, \usb_f2/bit_cnt_0 , \usb_f2/n21466 , n3775, n21385, n14855, 
         state_2_adj_707, \usb_l2/n23 , n18962, \usb_f1/n23 , 
         usb_ccnt_0_2_N_160_1, usb_ccnt_0_2_N_160_0, n6056, 
         usb_ccnt_0_2_N_160_2, usb_ccnt_1_0, usb_ccnt_0_2_N_167_0, n8218, 
         usb_ccnt_1_1, usb_ccnt_0__2__N_169, usb_ccnt_1_2, 
         usb_ccnt_0_2_N_167_2, usb_ccnt_2_1, usb_ccnt_2_2, usb_ccnt_2_0, 
         usb_ccnt_0__2__N_178, usb_ccnt_0_2_N_174_2, usb_ccnt_0_2_N_174_1, 
         n8619, \usb_clkf[2] , usb_clkf_3__N_188, usb_clo_2_0, usb_clo_2_1, 
         usb_clo_0_2_N_197_2, usb_clo_0_0, usb_clo_0_1, usb_clo_0_2_N_191_1, 
         usb_clo_0_2_N_191_0, usb_clo_1_1, usb_clo_1_0, usb_clo_0_2_N_194_1, 
         usb_clo_0_2_N_194_0, usb_clo_0_2_N_197_1, usb_clo_0_2_N_197_0, 
         \usb_f1/n6627 , \usb_f1/n6628 , \usb_f1/clk_in_p_enable_16 , 
         \usb_f1/n8594 , \usb_f1/n6625 , \usb_f1/n6626 , \usb_f1/n6623 , 
         \usb_f1/n6624 , \usb_f1/n20190 , \usb_f1/n6622 , 
         \usb_f1/clk_in_p_enable_10 , \usb_f1/n21309 , 
         \usb_f1/data_size_10_N_366_8 , \usb_f1/clk_in_p_enable_19 , 
         \usb_f1/n6620 , \usb_f1/n6619 , clk_in_p_enable_20, n21436, 
         \usb_f1/n35_adj_629 , \usb_f1/n21372 , \usb_f1/n20262 , 
         \usb_f1/dout_r_2_N_337_0 , clk_in_p_enable_28, \usb_f1/dout_r_0 , 
         n5179, \usb_f1/n5180 , clk_in_p_enable_18, \usb_f1/dout_r_1 , 
         \usb_f1/dout_r_2 , \usb_f1/n6 , \usb_f1/st_cnt_3 , \usb_f1/n21425 , 
         \usb_f1/st_cnt_2 , \usb_f1/st_cnt_4_N_340_3 , 
         \usb_f1/st_cnt_4_N_340_2 , \usb_f1/st_cnt_4 , \usb_f1/n18930 , 
         \usb_f1/clk_in_p_enable_17 , n21375, \usb_f1/wait_cnt_0 , 
         \usb_f1/n21508 , clk_in_p_enable_33_adj_725, \usb_f1/wait_cnt_1 , 
         \usb_f1/n36 , \usb_f1/n42 , \usb_f1/wait_cnt_2 , \usb_f1/n35 , n82, 
         \usb_f1/n88 , \usb_f1/n83 , \usb_f1/n34 , \usb_f1/wait_cnt_3 , 
         \usb_f1/wait_cnt_4 , \usb_f2/n21451 , \usb_f2/clk_in_p_enable_3 , 
         \usb_f2/n21392 , \usb_f2/n18802 , \usb_f2/n6505 , \usb_f2/n6506 , 
         \usb_f2/clk_in_p_enable_12 , \usb_f2/n8318 , \usb_f2/n6503 , 
         \usb_f2/n6504 , \usb_f2/n6501 , \usb_f2/n6502 , \usb_f2/st_cnt_1 , 
         \usb_f2/n21395 , \usb_f2/st_cnt_2 , \usb_f2/n20169 , \usb_f2/n6500 , 
         \usb_f2/clk_in_p_enable_6 , \usb_f2/n21337 , 
         \usb_f2/data_size_10_N_366_8 , \usb_f2/clk_in_p_enable_24 , 
         \usb_f2/clk_in_p_enable_13 , \usb_f2/n4 , \usb_f2/n21286 , 
         \usb_f2/n19345 , \usb_f2/n6497 , \usb_f2/clk_in_p_enable_25 , 
         \usb_f2/n10692 , \usb_f2/dout_r_2_N_337_0 , 
         \usb_f2/clk_in_p_enable_27 , \usb_f2/dout_r_0 , \usb_f2/n5332 , 
         \usb_f2/n5333 , \usb_f2/clk_in_p_enable_20 , \usb_f2/dout_r_1 , 
         \usb_f2/dout_r_2 , \usb_f2/n21387 , n21290, \usb_f2/st_cnt_4_N_340_2 , 
         \usb_f2/st_cnt_4_N_340_1 , \usb_f2/st_cnt_3 , n9355, st_cnt_4_N_340_3, 
         \usb_f2/n17_adj_669 , \usb_f2/n20455 , \usb_f2/st_cnt_4 , 
         \usb_f2/n6163 , \usb_f2/wait_cnt_0 , \usb_f2/n21532 , 
         \usb_f2/clk_in_p_enable_33 , \usb_f2/wait_cnt_1 , \usb_f2/n6 , 
         \usb_f2/wait_cnt_4 , \usb_f2/n21569 , \usb_f2/n5 , \usb_f2/n4268 , 
         \usb_f2/n6_adj_671 , \usb_f2/wait_cnt_3 , \usb_f2/n17 , 
         \usb_f2/n4_adj_668 , \usb_f2/wait_cnt_2 , \usb_f2/n27 , 
         \usb_f2/n28_adj_667 , \usb_f2/n19245 , \usb_f2/n19195 , \usb_f2/n26 , 
         \usb_f2/clk_in_p_enable_28 , \usb_l1/bit_cnt_0 , \usb_l1/n21813 , 
         \usb_l1/bit_cnt_1 , \usb_l1/clk_in_p_enable_1 , \usb_l1/n21414 , 
         \usb_l1/n20162 , \usb_l1/clk_in_p_enable_6 , usb_clo_0_2_N_191_2, 
         \usb_l1/n6444 , \usb_l1/n6445 , \usb_l1/clk_in_p_enable_14 , 
         \usb_l1/n8267 , \usb_l1/rnd_reg_0 , \usb_l1/n6442 , \usb_l1/n6443 , 
         \usb_l1/rnd_reg_3 , \usb_l1/n6440 , \usb_l1/n6441 , \usb_l1/n20199 , 
         \usb_l1/n6439 , \usb_l1/clk_in_p_enable_33_adj_651 , \usb_l1/n20248 , 
         \usb_l1/data_size_10_N_275_8 , \usb_l1/clk_in_p_enable_32 , 
         \usb_l1/n92 , \usb_l1/n6436 , \usb_l1/n6437 , \usb_l1/n19111 , 
         \usb_l1/n76 , \usb_l1/dout_r_2_N_246_0 , \usb_l1/clk_in_p_enable_35 , 
         \usb_l1/dout_r_0 , \usb_l1/n19793 , \usb_l1/n19469 , 
         \usb_l1/clk_in_p_enable_30 , \usb_l1/dout_r_1 , \usb_l1/dout_r_2 , 
         GND_net, \usb_l3/wait_cnt_2 , \usb_l3/wait_cnt_1 , \usb_l1/rnd_reg_4 , 
         \usb_l3/n6_adj_636 , \usb_l1/n20155 , \usb_l1/st_cnt_1 , 
         \usb_l1/st_cnt_0 , \usb_l1/st_cnt_4_N_249_1 , 
         \usb_l1/st_cnt_4_N_249_0 , \usb_l1/clk_in_p_enable_34 , 
         \usb_l1/n21409 , \usb_l1/st_cnt_3 , \usb_l1/st_cnt_2 , 
         \usb_l1/n14778 , \usb_l1/n20023 , \usb_l1/clk_in_p_enable_17 , 
         \usb_l1/n21355 , \usb_l1/st_cnt_4 , \usb_l1/n14780 , 
         \usb_l1/wait_cnt_0 , \usb_l1/n21384 , \usb_l1/n21502 , 
         \usb_l1/clk_in_p_enable_28 , \usb_l1/n89 , \usb_l1/n93 , 
         \usb_l1/n21796 , \usb_l1/n21798 , \usb_l1/wait_cnt_1 , 
         \usb_l1/wait_cnt_2 , \usb_l1/n21330 , \usb_l1/wait_cnt_3 , 
         \usb_l1/n34 , \usb_l1/n5 , \usb_l1/n9_adj_652 , \usb_l1/wait_cnt_4 , 
         \usb_l1/n21307 , \usb_l1/n33 , n21353, n21352, \usb_l2/bit_cnt_1 , 
         \usb_l2/bit_cnt_0 , \usb_l2/n19 , clk_in_p_enable_2, n21407, 
         \usb_l2/n20198 , clk_in_p_enable_24, usb_clo_0_2_N_194_2, \ps1/n6 , 
         \usb_l2/n6566 , \usb_l2/n6567 , \usb_l2/clk_in_p_enable_12 , 
         \usb_l2/rnd_reg_1 , \usb_l2/n8356 , \usb_l2/rnd_reg_0 , 
         \usb_l2/n6564 , \usb_l2/n6565 , \usb_l2/rnd_reg_3 , 
         \usb_l2/rnd_reg_2 , \usb_l2/n6562 , \usb_l2/n6563 , \usb_l2/n21303 , 
         \usb_l2/n19471 , \usb_l2/clk_in_p_enable_6 , \usb_l2/n9 , 
         \usb_l2/data_size_10_N_275_8 , \usb_l2/clk_in_p_enable_32 , 
         \usb_l2/n21398 , \usb_l2/n21399 , \usb_l2/st_cnt_0 , \usb_l2/n6559 , 
         \usb_l2/n6558 , \usb_l2/clk_in_p_enable_33 , \usb_l2/n21318 , 
         \usb_l2/n10684 , \usb_l2/dout_r_2_N_246_0 , 
         \usb_l2/clk_in_p_enable_29 , \usb_l2/dout_r_0 , \usb_l2/n19869 , 
         \usb_l2/n19555 , \usb_l2/clk_in_p_enable_30 , \usb_l2/dout_r_1 , 
         \usb_l2/dout_r_2 , \usb_l2/clk_in_p_enable_20 , \dis1/n20_adj_679 , 
         \dis1/n26 , \ps3/n6 , \usb_l2/rnd_reg_4 , dis1_sync_c, n20182, 
         \usb_l2/st_cnt_1 , \usb_l2/st_cnt_4_N_249_1 , 
         \usb_l2/st_cnt_4_N_249_0 , \usb_l2/clk_in_p_enable_31 , 
         \usb_l2/st_cnt_3 , \usb_l2/st_cnt_2 , \usb_l2/n21423 , 
         \usb_l2/n14622 , \usb_l2/n6193 , \usb_l2/clk_in_p_enable_15 , 
         \usb_l2/n21369 , \usb_l2/st_cnt_4 , \usb_l2/n14624 , n21345, 
         \usb_l2/wait_cnt_0 , \usb_l2/n21526 , \usb_l2/clk_in_p_enable_28 , 
         \usb_l2/n3955 , \usb_l2/n21338 , \usb_l2/n21288 , \usb_l2/wait_cnt_3 , 
         \usb_l2/n20077 , \usb_l2/n21322 , \usb_l2/wait_cnt_1 , \usb_l2/n27 , 
         \usb_l2/n21283 , \usb_l2/n21295 , \usb_l2/wait_cnt_2 , 
         \usb_l2/n21463 , \usb_l2/wait_cnt_4 , \usb_l2/n9_adj_659 , 
         \usb_l2/n21440 , \usb_l2/n21137 , \usb_l2/clk_in_p_enable_21 , n21415, 
         \usb_l3/n20126 , \usb_l3/n18782 , \usb_l3/n19765 , 
         debug2_c_0_enable_23, \usb_l3/n6749 , \usb_l3/n6750 , 
         \usb_l3/debug2_c_0_enable_12 , \usb_l3/n8339 , \usb_l3/rnd_reg_1 , 
         \usb_l3/rnd_reg_0 , \usb_l3/n6747 , \usb_l3/n6748 , 
         \usb_l3/rnd_reg_3 , \usb_l3/rnd_reg_2 , \usb_l3/n6745 , 
         \usb_l3/n6746 , \usb_l3/n20174 , \usb_l3/n6744 , 
         \usb_l3/debug2_c_0_enable_6 , n6_adj_749, \usb_l3/n21305 , 
         \usb_l3/data_size_10_N_275_8 , debug2_c_0_enable_32, 
         \dis2/n20_adj_686 , \usb_l3/st_cnt_1 , \usb_l3/n21348 , 
         \usb_l3/st_cnt_0 , \usb_l3/n6742 , \usb_l3/st_cnt_2 , \usb_l3/n21401 , 
         \usb_l3/n6741 , \usb_l3/debug2_c_0_enable_33 , \usb_l3/n14600 , 
         \usb_l3/dout_r_2_N_246_0 , \usb_l3/dout_r_0 , \usb_l3/n21404 , 
         \usb_l3/n21321 , \usb_l3/n4623 , \usb_l3/n4624 , 
         \usb_l3/debug2_c_0_enable_30 , \usb_l3/dout_r_1 , \usb_l3/dout_r_2 , 
         \usb_l3/debug2_c_0_enable_20 , \dis2/n20447 , dis2_sync_c, \dis2/n26 , 
         br6_shin_c, br6_shout_c, \usb_l3/rnd_reg_4 , n10808, n20171, 
         \usb_l3/st_cnt_4_N_249_1 , \usb_l3/st_cnt_4_N_249_0 , 
         \usb_l3/debug2_c_0_enable_31 , \usb_l3/n21403 , \usb_l3/st_cnt_3 , 
         \usb_l3/n14772 , \usb_l3/n14774 , \usb_l3/debug2_c_0_enable_15 , 
         \usb_l3/n21373 , \usb_l3/st_cnt_4 , \usb_l3/n14592 , 
         \usb_l3/wait_cnt_0 , \usb_l3/wait_cnt_3 , \usb_l3/wait_cnt_4 , 
         \usb_l3/n19845 , \usb_l3/n21359 , \usb_l3/debug2_c_0_enable_28 , 
         n21360, \usb_l3/n36 , \usb_l3/n35 , \usb_l3/n21292 , 
         \usb_l3/n34_adj_633 , n21435, \usb_l3/n9 , \usb_l3/n33_adj_634 , 
         \usb_l4/n21490 , clk_in_p_enable_3, n21428, \usb_l4/n18828 , 
         \usb_l4/clk_in_p_enable_26 , usb_clkf_3__N_189, \usb_l4/n6688 , 
         \usb_l4/n6689 , \usb_l4/clk_in_p_enable_13 , \usb_l4/rnd_reg_1 , 
         \usb_l4/n31 , \usb_l4/rnd_reg_0 , \usb_l4/n21331 , \usb_l4/n6686 , 
         \usb_l4/n6687 , \usb_l4/rnd_reg_3 , \usb_l4/rnd_reg_2 , 
         \usb_l4/n6684 , \usb_l4/n6685 , \usb_l4/st_cnt_4 , \usb_l4/st_cnt_3 , 
         \usb_l4/st_cnt_2 , \usb_l4/n20459 , \usb_l4/n4_adj_692 , 
         \usb_l4/n6683 , \usb_l4/clk_in_p_enable_7 , n4_adj_782, n21432, 
         \usb_l4/n20237 , \usb_l4/data_size_10_N_275_8 , clk_in_p_enable_33, 
         \usb_l4/n21431 , \usb_l4/n4 , \usb_l4/n6681 , \usb_l4/n6680 , 
         \usb_l4/clk_in_p_enable_1 , n35_adj_783, n21335, n20270, 
         dout_r_2_N_246_0, \usb_l4/clk_in_p_enable_25 , \usb_l4/dout_r_0 , 
         \usb_l4/n19681 , \usb_l4/clk_in_p_enable_31 , \usb_l4/dout_r_1 , 
         \usb_l4/n5024 , \usb_l4/clk_in_p_enable_17 , \usb_l4/dout_r_2 , 
         br5_shin_c, br4_shin_c, \usb_l4/clk_in_p_enable_21 , br4_shout_c, 
         br5_shout_c, n10, n6_adj_736, n21378, \usb_l4/wait_cnt_1 , 
         \usb_l4/wait_cnt_0 , \usb_l4/n21296 , \usb_l4/rnd_reg_4 , n6_adj_730, 
         n9, \usb_l4/st_cnt_1 , \usb_l4/st_cnt_4_N_249_1 , 
         \usb_l4/st_cnt_4_N_249_0 , \usb_l4/clk_in_p_enable_32 , 
         \usb_l4/n21434 , \usb_l4/n18817 , \usb_l4/n18814 , 
         \usb_l4/clk_in_p_enable_16 , \usb_l4/n20238 , \usb_l4/n18815 , 
         \usb_l4/wait_cnt_2 , \usb_l4/n6_adj_694 , \usb_l4/wait_cnt_3 , 
         \usb_l4/n18980 , \usb_l4/n21376 , \usb_l4/clk_in_p_enable_30 , 
         \usb_l4/n21289 , \usb_l4/n2 , \usb_l4/n1 , \usb_l4/n21325 , 
         \usb_l4/n27 , \usb_l4/n21282 , \usb_l4/n21457 , \usb_l4/n131 , 
         \usb_l4/n21377 , \usb_l4/wait_cnt_4 , \usb_l4/n21164 , 
         \usb_l4/clk_in_p_enable_22 , \usb_f1/n21287 , n9781, \usb_f2/n9 , 
         n3835, \usb_l2/n3 , \usb_l1/n6 , \usb_l1/n21410 , \usb_l4/n21433 , 
         \usb_l4/n4_adj_693 , \usb_l4/n9909 , \usb_l4/n10206 , \usb_f2/n16 , 
         \usb_f2/n6_adj_666 , \usb_f2/n21291 , \usb_l2/n21347 , 
         \usb_l1/n21368 , \usb_l1/n7 , \usb_l1/n15538 , \usb_l1/n21358 , 
         \usb_f1/n21424 , \usb_f1/n21381 , \usb_f1/n14_adj_625 , 
         \usb_f1/n21371 , \usb_f1/n14 , \usb_f1/n6_adj_627 , n21422, 
         \usb_f1/n6_adj_628 , \usb_f1/n21294 , n66, n11777, \usb_l4/n7720 , 
         \usb_l2/n21293 , \usb_l2/n10_adj_663 , \usb_l4/n6 , \usb_l4/n20079 , 
         \usb_l4/n21310 , \usb_l4/n132 , \usb_l4/n21357 , \usb_l4/n10_adj_695 , 
         \ps4/n20467 , \ps4/n10 , \ps4/n21389 , \ps4/n21155 , 
         \ps4/clk_in_N_414_enable_4 , \ps4/n21336 , 
         \ps4/clk_in_N_414_enable_5 , n20326, n20352, \dis2/n6 , \dis2/n28 , 
         \dis2/n16 , \dis2/n24 , \dis2/n6_adj_684 , \dis2/n20 , \dis2/n14 , 
         n20382, \ps3/clk_in_N_414_enable_15 , \ps3/clk_in_N_414_enable_5 , 
         \ps3/clk_in_N_414_enable_6 , \ps3/n21153 , n68, n44_adj_781, 
         \dis1/n20457 , \dis1/n6 , \dis1/n21304 , n21382, n18961, \dis1/n28 , 
         \dis1/n24_adj_678 , \dis1/n16 , \dis1/n6_adj_677 , \dis1/n20 , 
         n19_adj_784, \dis1/n20425 , \usb_f2/n11354 , \usb_f2/n7726 , 
         \dis1/n14 , \ps2/n21151 , \ps2/clk_in_N_414_enable_10 , 
         \ps2/clk_in_N_414_enable_15 , \usb_f2/n20065 , \usb_f2/n21416 , 
         \usb_f2/n28 , \usb_f2/n6_adj_670 , \usb_f2/n21393 , \usb_f2/n20346 , 
         \usb_f2/n10 , \usb_f2/n21394 , n21314, \ps1/clk_in_N_414_enable_13 , 
         \ps1/n21146 , \ps1/clk_in_N_414_enable_14_adj_665 , 
         \ps1/clk_in_N_414_enable_15 , \ps1/clk_dis , \usb_l2/n6_adj_662 , 
         \usb_l2/n4 , \usb_l2/n6 , \usb_l2/n13_adj_660 , \usb_l2/n9009 , 
         \usb_l2/n21344 , \usb_l2/n10 , \usb_l2/n21815 , \usb_l2/n21814 , 
         \usb_l1/n14872 , \usb_l1/n21354 , n6, \usb_l1/n21430 , 
         \usb_l1/n21327 , \usb_l1/n20145 , \usb_l1/n3 , \usb_l1/n20388 , 
         \usb_l3/n7714 , \usb_l3/n21252 , \usb_l3/n21593 , \usb_l3/n6 , 
         \usb_l3/n10 , \usb_l3/n7 , \usb_l3/n21329 , \usb_f1/n1 , 
         \usb_f1/n21439 , \usb_f1/n10 , \ps2/clk_dis , usb4_nout_c, 
         usb4_pout_c, xor_out_c_0, dis1_pix_c, \ps2/clk_in_N_414_enable_7 , 
         usb6_nout_c, usb6_pout_c, usb2_nout_c, usb2_pout_c, usb1_nout_c, 
         usb1_pout_c, usb3_nout_c, usb3_pout_c, usb5_pout_c, usb5_nout_c, 
         clk_114, xor_out_c_7, xor_out_c_2, xor_out_c_5, br3_shout_c, 
         xor_out_c_6, dis2_pix_c, ps1_c_c, ps4_c_c, ps2_c_c, br2_shout_c, 
         br1_shout_c, clk_in_c, VCCI;

  SLICE_0 SLICE_0( .M0(rng1_out_0), .CLK(\leds_div[10] ), .Q0(led7_c), 
    .FCO(\leds_div12/cnt_ci ));
  leds_div12_SLICE_1 \leds_div12/SLICE_1 ( .A1(\leds_div12/Q_1 ), 
    .A0(\leds_div12/Q_0 ), .DI1(\leds_div12/idataout1 ), 
    .DI0(\leds_div12/idataout0 ), .CLK(ps4_ck), .FCI(\leds_div12/cnt_ci ), 
    .F0(\leds_div12/idataout0 ), .Q0(\leds_div12/Q_0 ), 
    .F1(\leds_div12/idataout1 ), .Q1(\leds_div12/Q_1 ), .FCO(\leds_div12/co0 ));
  leds_div12_SLICE_2 \leds_div12/SLICE_2 ( .A1(\leds_div12/Q_3 ), 
    .A0(\leds_div12/Q_2 ), .DI1(\leds_div12/idataout3 ), 
    .DI0(\leds_div12/idataout2 ), .CLK(ps4_ck), .FCI(\leds_div12/co0 ), 
    .F0(\leds_div12/idataout2 ), .Q0(\leds_div12/Q_2 ), 
    .F1(\leds_div12/idataout3 ), .Q1(\leds_div12/Q_3 ), .FCO(\leds_div12/co1 ));
  leds_div12_SLICE_3 \leds_div12/SLICE_3 ( .A1(\leds_div12/Q_5 ), 
    .A0(\leds_div12/Q_4 ), .DI1(\leds_div12/idataout5 ), 
    .DI0(\leds_div12/idataout4 ), .CLK(ps4_ck), .FCI(\leds_div12/co1 ), 
    .F0(\leds_div12/idataout4 ), .Q0(\leds_div12/Q_4 ), 
    .F1(\leds_div12/idataout5 ), .Q1(\leds_div12/Q_5 ), .FCO(\leds_div12/co2 ));
  leds_div12_SLICE_4 \leds_div12/SLICE_4 ( .A1(\leds_div12/Q_7 ), 
    .A0(\leds_div12/Q_6 ), .DI1(\leds_div12/idataout7 ), 
    .DI0(\leds_div12/idataout6 ), .CLK(ps4_ck), .FCI(\leds_div12/co2 ), 
    .F0(\leds_div12/idataout6 ), .Q0(\leds_div12/Q_6 ), 
    .F1(\leds_div12/idataout7 ), .Q1(\leds_div12/Q_7 ), .FCO(\leds_div12/co3 ));
  leds_div12_SLICE_5 \leds_div12/SLICE_5 ( .A1(\leds_div12/Q_9 ), 
    .A0(\leds_div12/Q_8 ), .DI1(\leds_div12/idataout9 ), 
    .DI0(\leds_div12/idataout8 ), .CLK(ps4_ck), .FCI(\leds_div12/co3 ), 
    .F0(\leds_div12/idataout8 ), .Q0(\leds_div12/Q_8 ), 
    .F1(\leds_div12/idataout9 ), .Q1(\leds_div12/Q_9 ), .FCO(\leds_div12/co4 ));
  leds_div12_SLICE_6 \leds_div12/SLICE_6 ( .A1(\leds_div12/Q_11 ), 
    .A0(\leds_div[10] ), .DI1(\leds_div12/idataout11 ), 
    .DI0(\leds_div12/idataout10 ), .CLK(ps4_ck), .FCI(\leds_div12/co4 ), 
    .F0(\leds_div12/idataout10 ), .Q0(\leds_div[10] ), 
    .F1(\leds_div12/idataout11 ), .Q1(\leds_div12/Q_11 ));
  usb_l4_SLICE_7 \usb_l4/SLICE_7 ( .D0(\usb_l4/n18 ), .C0(\usb_l4/n13 ), 
    .B0(\usb_l4/n14 ), .A0(\usb_l4/data_size_10 ), .FCI(\usb_l4/n18601 ), 
    .F0(\usb_l4/n209 ));
  usb_l4_SLICE_8 \usb_l4/SLICE_8 ( .D1(\usb_l4/n18 ), .C1(\usb_l4/n13 ), 
    .B1(\usb_l4/data_size_9 ), .A1(\usb_l4/n14 ), .D0(\usb_l4/n18 ), 
    .C0(\usb_l4/n13 ), .B0(\usb_l4/data_size_8 ), .A0(\usb_l4/n14 ), 
    .FCI(\usb_l4/n18600 ), .F0(\usb_l4/n211 ), .F1(\usb_l4/n210 ), 
    .FCO(\usb_l4/n18601 ));
  usb_l4_SLICE_9 \usb_l4/SLICE_9 ( .D1(\usb_l4/n18 ), .C1(\usb_l4/n13 ), 
    .B1(\usb_l4/data_size_7 ), .A1(\usb_l4/n14 ), .D0(\usb_l4/n18 ), 
    .C0(\usb_l4/n13 ), .B0(\usb_l4/data_size_6 ), .A0(\usb_l4/n14 ), 
    .FCI(\usb_l4/n18599 ), .F0(\usb_l4/n213 ), .F1(\usb_l4/n212 ), 
    .FCO(\usb_l4/n18600 ));
  usb_l4_SLICE_10 \usb_l4/SLICE_10 ( .D1(\usb_l4/n18 ), .C1(\usb_l4/n13 ), 
    .B1(\usb_l4/n14 ), .A1(\usb_l4/data_size_5 ), .D0(\usb_l4/n18 ), 
    .C0(\usb_l4/n13 ), .B0(\usb_l4/n14 ), .A0(\usb_l4/data_size_4 ), 
    .FCI(\usb_l4/n18598 ), .F0(\usb_l4/n215 ), .F1(\usb_l4/n214 ), 
    .FCO(\usb_l4/n18599 ));
  usb_l4_SLICE_11 \usb_l4/SLICE_11 ( .D1(\usb_l4/n18 ), .C1(\usb_l4/n13 ), 
    .B1(\usb_l4/data_size_3 ), .A1(\usb_l4/n14 ), .D0(\usb_l4/n18 ), 
    .C0(\usb_l4/n13 ), .B0(\usb_l4/data_size_2 ), .A0(\usb_l4/n14 ), 
    .FCI(\usb_l4/n18597 ), .F0(\usb_l4/n217 ), .F1(\usb_l4/n216 ), 
    .FCO(\usb_l4/n18598 ));
  SLICE_12 SLICE_12( .D1(\usb_l4/n18 ), .C1(\usb_l4/n13 ), .B1(\usb_l4/n14 ), 
    .A1(\usb_l4/data_size_1 ), .CE(\usb_l3/debug2_c_0_enable_29 ), 
    .CLK(debug2_c_0), .Q0(state_2_adj_710), .F1(\usb_l4/n218 ), 
    .FCO(\usb_l4/n18597 ));
  SLICE_13 SLICE_13( .A0(ps2_div_7), .DI0(n38), .LSR(n2276), 
    .CLK(\usb_clo[2][2] ), .FCI(n18544), .F0(n38), .Q0(ps2_div_7));
  SLICE_14 SLICE_14( .A1(ps2_div_6), .A0(ps2_div_5), .DI1(n39_adj_739), 
    .DI0(n40), .LSR(n2276), .CLK(\usb_clo[2][2] ), .FCI(n18543), .F0(n40), 
    .Q0(ps2_div_5), .F1(n39_adj_739), .Q1(ps2_div_6), .FCO(n18544));
  SLICE_15 SLICE_15( .A1(ps2_div_4), .A0(ps2_div_3), .DI1(n41), 
    .DI0(n42_adj_740), .LSR(n2276), .CLK(\usb_clo[2][2] ), .FCI(n18542), 
    .F0(n42_adj_740), .Q0(ps2_div_3), .F1(n41), .Q1(ps2_div_4), .FCO(n18543));
  SLICE_16 SLICE_16( .A1(ps2_div_2), .A0(ps2_div_1), .DI1(n43_adj_735), 
    .DI0(n44_adj_742), .LSR(n2276), .CLK(\usb_clo[2][2] ), .FCI(n18541), 
    .F0(n44_adj_742), .Q0(ps2_div_1), .F1(n43_adj_735), .Q1(ps2_div_2), 
    .FCO(n18542));
  SLICE_17 SLICE_17( .A1(ps2_div_0), .DI1(n45_adj_743), .LSR(n2276), 
    .CLK(\usb_clo[2][2] ), .F1(n45_adj_743), .Q1(ps2_div_0), .FCO(n18541));
  SLICE_18 SLICE_18( .A1(osc_cnt_2), .A0(osc_cnt_1), .DI1(n18), .DI0(n19), 
    .CLK(osc_out), .FCI(n18454), .F0(n19), .Q0(osc_cnt_1), .F1(n18), 
    .Q1(osc_cnt_2));
  SLICE_19 SLICE_19( .A1(osc_cnt_0), .DI1(n20), .CLK(osc_out), .F1(n20), 
    .Q1(osc_cnt_0), .FCO(n18454));
  SLICE_20 SLICE_20( .A0(pll1_cnt400_5), .DI0(n30_adj_769), .CLK(clk_400), 
    .FCI(n18453), .F0(n30_adj_769), .Q0(pll1_cnt400_5));
  SLICE_21 SLICE_21( .A1(n2_adj_767), .A0(n3_adj_768), .DI1(n31_adj_770), 
    .DI0(n32_adj_771), .CLK(clk_400), .FCI(n18452), .F0(n32_adj_771), 
    .Q0(n3_adj_768), .F1(n31_adj_770), .Q1(n2_adj_767), .FCO(n18453));
  SLICE_22 SLICE_22( .A1(pll1_cnt400_2), .A0(\pll1_cnt400[1] ), 
    .DI1(n33_adj_772), .DI0(n34_adj_773), .CLK(clk_400), .FCI(n18451), 
    .F0(n34_adj_773), .Q0(\pll1_cnt400[1] ), .F1(n33_adj_772), 
    .Q1(pll1_cnt400_2), .FCO(n18452));
  SLICE_23 SLICE_23( .A1(pll1_cnt400_0), .DI1(n35_adj_774), .CLK(clk_400), 
    .F1(n35_adj_774), .Q1(pll1_cnt400_0), .FCO(n18451));
  SLICE_24 SLICE_24( .A0(pll2_cnt240_5), .DI0(n30), .CLK(clk_240_0), 
    .FCI(n18450), .F0(n30), .Q0(pll2_cnt240_5));
  SLICE_25 SLICE_25( .A0(rng1_cnt_5), .DI0(n30_adj_775), .CLK(rng1_clk_0), 
    .FCI(n18624), .F0(n30_adj_775), .Q0(rng1_cnt_5));
  SLICE_26 SLICE_26( .A1(rng1_cnt_4), .A0(rng1_cnt_3), .DI1(n31_adj_776), 
    .DI0(n32_adj_777), .CLK(rng1_clk_0), .FCI(n18623), .F0(n32_adj_777), 
    .Q0(rng1_cnt_3), .F1(n31_adj_776), .Q1(rng1_cnt_4), .FCO(n18624));
  SLICE_27 SLICE_27( .A1(rng1_cnt_2), .A0(rng1_cnt_1), .DI1(n33_adj_778), 
    .DI0(n34_adj_779), .CLK(rng1_clk_0), .FCI(n18622), .F0(n34_adj_779), 
    .Q0(rng1_cnt_1), .F1(n33_adj_778), .Q1(rng1_cnt_2), .FCO(n18623));
  SLICE_28 SLICE_28( .A1(rng1_cnt_0), .DI1(n35_adj_780), .CLK(rng1_clk_0), 
    .F1(n35_adj_780), .Q1(rng1_cnt_0), .FCO(n18622));
  SLICE_29 SLICE_29( .A1(n2_adj_727), .A0(n3), .DI1(n31), .DI0(n32), 
    .CLK(clk_240_0), .FCI(n18449), .F0(n32), .Q0(n3), .F1(n31), 
    .Q1(n2_adj_727), .FCO(n18450));
  SLICE_30 SLICE_30( .A1(pll2_cnt240_2), .A0(n5), .DI1(n33), .DI0(n34), 
    .CLK(clk_240_0), .FCI(n18448), .F0(n34), .Q0(n5), .F1(n33), 
    .Q1(pll2_cnt240_2), .FCO(n18449));
  SLICE_31 SLICE_31( .A1(n6_adj_731), .DI1(n35), .CLK(clk_240_0), .F1(n35), 
    .Q1(n6_adj_731), .FCO(n18448));
  SLICE_32 SLICE_32( .A0(ps4_div_7), .DI0(n38_adj_734), .LSR(n2280), 
    .CLK(\usb_clo[2][2] ), .FCI(n18610), .F0(n38_adj_734), .Q0(ps4_div_7));
  SLICE_33 SLICE_33( .A1(ps4_div_6), .A0(ps4_div_5), .DI1(n39_adj_745), 
    .DI0(n40_adj_744), .LSR(n2280), .CLK(\usb_clo[2][2] ), .FCI(n18609), 
    .F0(n40_adj_744), .Q0(ps4_div_5), .F1(n39_adj_745), .Q1(ps4_div_6), 
    .FCO(n18610));
  SLICE_34 SLICE_34( .A1(ps4_div_4), .A0(ps4_div_3), .DI1(n41_adj_741), 
    .DI0(n42), .LSR(n2280), .CLK(\usb_clo[2][2] ), .FCI(n18608), .F0(n42), 
    .Q0(ps4_div_3), .F1(n41_adj_741), .Q1(ps4_div_4), .FCO(n18609));
  SLICE_35 SLICE_35( .A1(ps4_div_2), .A0(ps4_div_1), .DI1(n43), .DI0(n44), 
    .LSR(n2280), .CLK(\usb_clo[2][2] ), .FCI(n18607), .F0(n44), .Q0(ps4_div_1), 
    .F1(n43), .Q1(ps4_div_2), .FCO(n18608));
  SLICE_36 SLICE_36( .A1(ps4_div_0), .DI1(n45), .LSR(n2280), 
    .CLK(\usb_clo[2][2] ), .F1(n45), .Q1(ps4_div_0), .FCO(n18607));
  dis2_SLICE_37 \dis2/SLICE_37 ( .A0(\dis2/pix_cnt_19 ), .DI0(\dis2/n86 ), 
    .LSR(\dis2/clk_266_1_keep_enable_21 ), .CLK(clk_266_1), 
    .FCI(\dis2/n18465 ), .F0(\dis2/n86 ), .Q0(\dis2/pix_cnt_19 ));
  dis2_SLICE_38 \dis2/SLICE_38 ( .A1(\dis2/pix_cnt_18 ), 
    .A0(\dis2/pix_cnt_17 ), .DI1(\dis2/n87 ), .DI0(\dis2/n88 ), 
    .LSR(\dis2/clk_266_1_keep_enable_21 ), .CLK(clk_266_1), 
    .FCI(\dis2/n18464 ), .F0(\dis2/n88 ), .Q0(\dis2/pix_cnt_17 ), 
    .F1(\dis2/n87 ), .Q1(\dis2/pix_cnt_18 ), .FCO(\dis2/n18465 ));
  dis2_SLICE_39 \dis2/SLICE_39 ( .A1(\dis2/pix_cnt_16 ), 
    .A0(\dis2/pix_cnt_15 ), .DI1(\dis2/n89 ), .DI0(\dis2/n90 ), 
    .LSR(\dis2/clk_266_1_keep_enable_21 ), .CLK(clk_266_1), 
    .FCI(\dis2/n18463 ), .F0(\dis2/n90 ), .Q0(\dis2/pix_cnt_15 ), 
    .F1(\dis2/n89 ), .Q1(\dis2/pix_cnt_16 ), .FCO(\dis2/n18464 ));
  dis2_SLICE_40 \dis2/SLICE_40 ( .A1(\dis2/pix_cnt_14 ), 
    .A0(\dis2/pix_cnt_13 ), .DI1(\dis2/n91 ), .DI0(\dis2/n92 ), 
    .LSR(\dis2/clk_266_1_keep_enable_21 ), .CLK(clk_266_1), 
    .FCI(\dis2/n18462 ), .F0(\dis2/n92 ), .Q0(\dis2/pix_cnt_13 ), 
    .F1(\dis2/n91 ), .Q1(\dis2/pix_cnt_14 ), .FCO(\dis2/n18463 ));
  dis2_SLICE_41 \dis2/SLICE_41 ( .A1(\dis2/pix_cnt_12 ), 
    .A0(\dis2/pix_cnt_11 ), .DI1(\dis2/n93 ), .DI0(\dis2/n94 ), 
    .LSR(\dis2/clk_266_1_keep_enable_21 ), .CLK(clk_266_1), 
    .FCI(\dis2/n18461 ), .F0(\dis2/n94 ), .Q0(\dis2/pix_cnt_11 ), 
    .F1(\dis2/n93 ), .Q1(\dis2/pix_cnt_12 ), .FCO(\dis2/n18462 ));
  dis2_SLICE_42 \dis2/SLICE_42 ( .A1(\dis2/pix_cnt_10 ), .A0(\dis2/pix_cnt_9 ), 
    .DI1(\dis2/n95 ), .DI0(\dis2/n96 ), .LSR(\dis2/clk_266_1_keep_enable_21 ), 
    .CLK(clk_266_1), .FCI(\dis2/n18460 ), .F0(\dis2/n96 ), 
    .Q0(\dis2/pix_cnt_9 ), .F1(\dis2/n95 ), .Q1(\dis2/pix_cnt_10 ), 
    .FCO(\dis2/n18461 ));
  dis2_SLICE_43 \dis2/SLICE_43 ( .A1(\dis2/pix_cnt_8 ), .A0(\dis2/pix_cnt_7 ), 
    .DI1(\dis2/n97 ), .DI0(\dis2/n98 ), .LSR(\dis2/clk_266_1_keep_enable_21 ), 
    .CLK(clk_266_1), .FCI(\dis2/n18459 ), .F0(\dis2/n98 ), 
    .Q0(\dis2/pix_cnt_7 ), .F1(\dis2/n97 ), .Q1(\dis2/pix_cnt_8 ), 
    .FCO(\dis2/n18460 ));
  dis2_SLICE_44 \dis2/SLICE_44 ( .A1(\dis2/pix_cnt_6 ), .A0(\dis2/pix_cnt_5 ), 
    .DI1(\dis2/n99 ), .DI0(\dis2/n100 ), .LSR(\dis2/clk_266_1_keep_enable_21 ), 
    .CLK(clk_266_1), .FCI(\dis2/n18458 ), .F0(\dis2/n100 ), 
    .Q0(\dis2/pix_cnt_5 ), .F1(\dis2/n99 ), .Q1(\dis2/pix_cnt_6 ), 
    .FCO(\dis2/n18459 ));
  dis2_SLICE_45 \dis2/SLICE_45 ( .A1(\dis2/pix_cnt_4 ), .A0(\dis2/pix_cnt_3 ), 
    .DI1(\dis2/n101 ), .DI0(\dis2/n102 ), 
    .LSR(\dis2/clk_266_1_keep_enable_21 ), .CLK(clk_266_1), 
    .FCI(\dis2/n18457 ), .F0(\dis2/n102 ), .Q0(\dis2/pix_cnt_3 ), 
    .F1(\dis2/n101 ), .Q1(\dis2/pix_cnt_4 ), .FCO(\dis2/n18458 ));
  dis2_SLICE_46 \dis2/SLICE_46 ( .A1(\dis2/pix_cnt_2 ), .A0(\dis2/pix_cnt_1 ), 
    .DI1(\dis2/n103 ), .DI0(\dis2/n104 ), 
    .LSR(\dis2/clk_266_1_keep_enable_21 ), .CLK(clk_266_1), 
    .FCI(\dis2/n18456 ), .F0(\dis2/n104 ), .Q0(\dis2/pix_cnt_1 ), 
    .F1(\dis2/n103 ), .Q1(\dis2/pix_cnt_2 ), .FCO(\dis2/n18457 ));
  dis2_SLICE_47 \dis2/SLICE_47 ( .A1(\dis2/line_cnt_20 ), 
    .A0(\dis2/line_cnt_19 ), .FCI(\dis2/n18539 ), .F0(\dis2/n448 ), 
    .F1(\dis2/n447 ));
  dis2_SLICE_48 \dis2/SLICE_48 ( .B1(\dis2/line_cnt_18 ), 
    .A0(\dis2/line_cnt_17 ), .FCI(\dis2/n18538 ), .F0(\dis2/n450 ), 
    .F1(\dis2/n449 ), .FCO(\dis2/n18539 ));
  dis2_SLICE_49 \dis2/SLICE_49 ( .A1(\dis2/line_cnt_16 ), 
    .B0(\dis2/line_cnt_15 ), .FCI(\dis2/n18537 ), .F0(\dis2/n452 ), 
    .F1(\dis2/n451 ), .FCO(\dis2/n18538 ));
  dis2_SLICE_50 \dis2/SLICE_50 ( .B1(\dis2/line_cnt_14 ), 
    .B0(\dis2/line_cnt_13 ), .FCI(\dis2/n18536 ), .F0(\dis2/n454 ), 
    .F1(\dis2/n453 ), .FCO(\dis2/n18537 ));
  dis2_SLICE_51 \dis2/SLICE_51 ( .A1(\dis2/pix_cnt_0 ), .DI1(\dis2/n105 ), 
    .LSR(\dis2/clk_266_1_keep_enable_21 ), .CLK(clk_266_1), .F1(\dis2/n105 ), 
    .Q1(\dis2/pix_cnt_0 ), .FCO(\dis2/n18456 ));
  dis2_SLICE_52 \dis2/SLICE_52 ( .FCI(\dis2/n18643 ), .F1(\dis2/n5641 ));
  dis2_SLICE_53 \dis2/SLICE_53 ( .B0(\dis2/pix_cnt_19 ), .FCI(\dis2/n18642 ), 
    .FCO(\dis2/n18643 ));
  dis2_SLICE_54 \dis2/SLICE_54 ( .B1(\dis2/pix_cnt_18 ), 
    .A0(\dis2/pix_cnt_17 ), .FCI(\dis2/n18641 ), .FCO(\dis2/n18642 ));
  dis2_SLICE_55 \dis2/SLICE_55 ( .B1(\dis2/line_cnt_12 ), 
    .B0(\dis2/line_cnt_11 ), .FCI(\dis2/n18535 ), .F0(\dis2/n456 ), 
    .F1(\dis2/n455 ), .FCO(\dis2/n18536 ));
  dis2_SLICE_56 \dis2/SLICE_56 ( .B1(\dis2/line_cnt_10 ), 
    .A0(\dis2/line_cnt_9 ), .FCI(\dis2/n18534 ), .F0(\dis2/n458 ), 
    .F1(\dis2/n457 ), .FCO(\dis2/n18535 ));
  dis2_SLICE_57 \dis2/SLICE_57 ( .B1(\dis2/pix_cnt_16 ), 
    .A0(\dis2/pix_cnt_15 ), .FCI(\dis2/n18640 ), .FCO(\dis2/n18641 ));
  dis2_SLICE_58 \dis2/SLICE_58 ( .A1(\dis2/line_cnt_8 ), 
    .A0(\dis2/line_cnt_7 ), .FCI(\dis2/n18533 ), .F0(\dis2/n460 ), 
    .F1(\dis2/n459 ), .FCO(\dis2/n18534 ));
  dis2_SLICE_59 \dis2/SLICE_59 ( .B1(\dis2/pix_cnt_14 ), 
    .B0(\dis2/pix_cnt_13 ), .FCI(\dis2/n18639 ), .FCO(\dis2/n18640 ));
  dis2_SLICE_60 \dis2/SLICE_60 ( .B1(\dis2/line_cnt_6 ), 
    .A0(\dis2/line_cnt_5 ), .FCI(\dis2/n18532 ), .F0(\dis2/n462 ), 
    .F1(\dis2/n461 ), .FCO(\dis2/n18533 ));
  dis2_SLICE_61 \dis2/SLICE_61 ( .A1(\dis2/pix_cnt_12 ), 
    .A0(\dis2/pix_cnt_11 ), .FCI(\dis2/n18638 ), .FCO(\dis2/n18639 ));
  dis2_SLICE_62 \dis2/SLICE_62 ( .B1(\dis2/pix_cnt_10 ), .A0(\dis2/pix_cnt_9 ), 
    .FCI(\dis2/n18637 ), .FCO(\dis2/n18638 ));
  dis2_SLICE_63 \dis2/SLICE_63 ( .A1(\dis2/pix_cnt_8 ), .A0(\dis2/pix_cnt_7 ), 
    .FCI(\dis2/n18636 ), .FCO(\dis2/n18637 ));
  dis2_SLICE_64 \dis2/SLICE_64 ( .B1(\dis2/pix_cnt_6 ), .B0(\dis2/pix_cnt_5 ), 
    .A0(\dis2/pix_cnt_4 ), .FCO(\dis2/n18636 ));
  dis2_SLICE_65 \dis2/SLICE_65 ( .B1(\dis2/line_cnt_4 ), 
    .B0(\dis2/line_cnt_3 ), .FCI(\dis2/n18531 ), .F0(\dis2/n464 ), 
    .F1(\dis2/n463 ), .FCO(\dis2/n18532 ));
  dis2_SLICE_66 \dis2/SLICE_66 ( .A1(\dis2/line_cnt_2 ), 
    .B0(\dis2/line_cnt_1 ), .FCI(\dis2/n18530 ), .F0(\dis2/n466 ), 
    .F1(\dis2/n465 ), .FCO(\dis2/n18531 ));
  dis2_SLICE_67 \dis2/SLICE_67 ( .A1(\dis2/line_cnt_0 ), .F1(\dis2/n467 ), 
    .FCO(\dis2/n18530 ));
  dis2_SLICE_68 \dis2/SLICE_68 ( .FCI(\dis2/n18529 ), .F1(\dis2/n5571 ));
  dis2_SLICE_69 \dis2/SLICE_69 ( .A0(\dis2/line_cnt_20 ), .FCI(\dis2/n18528 ), 
    .FCO(\dis2/n18529 ));
  dis2_SLICE_70 \dis2/SLICE_70 ( .A1(\dis2/line_cnt_19 ), 
    .A0(\dis2/line_cnt_18 ), .FCI(\dis2/n18527 ), .FCO(\dis2/n18528 ));
  dis2_SLICE_71 \dis2/SLICE_71 ( .B1(\dis2/line_cnt_17 ), 
    .A0(\dis2/line_cnt_16 ), .FCI(\dis2/n18526 ), .FCO(\dis2/n18527 ));
  dis2_SLICE_72 \dis2/SLICE_72 ( .B1(\dis2/line_cnt_15 ), 
    .B0(\dis2/line_cnt_14 ), .FCI(\dis2/n18525 ), .FCO(\dis2/n18526 ));
  dis2_SLICE_73 \dis2/SLICE_73 ( .B1(\dis2/line_cnt_13 ), 
    .B0(\dis2/line_cnt_12 ), .FCI(\dis2/n18524 ), .FCO(\dis2/n18525 ));
  dis2_SLICE_74 \dis2/SLICE_74 ( .FCI(\dis2/n18621 ), .F0(\dis2/n5606 ));
  dis2_SLICE_75 \dis2/SLICE_75 ( .A1(\dis2/line_cnt_11 ), 
    .A0(\dis2/line_cnt_10 ), .FCI(\dis2/n18523 ), .FCO(\dis2/n18524 ));
  dis2_SLICE_76 \dis2/SLICE_76 ( .FCI(\dis2/n18620 ), .FCO(\dis2/n18621 ));
  dis2_SLICE_77 \dis2/SLICE_77 ( .A1(\dis2/line_cnt_20 ), 
    .A0(\dis2/line_cnt_19 ), .FCI(\dis2/n18619 ), .FCO(\dis2/n18620 ));
  dis2_SLICE_78 \dis2/SLICE_78 ( .B1(\dis2/line_cnt_18 ), 
    .A0(\dis2/line_cnt_17 ), .FCI(\dis2/n18618 ), .FCO(\dis2/n18619 ));
  dis2_SLICE_79 \dis2/SLICE_79 ( .A1(\dis2/line_cnt_9 ), 
    .B0(\dis2/line_cnt_8 ), .FCI(\dis2/n18522 ), .FCO(\dis2/n18523 ));
  dis2_SLICE_80 \dis2/SLICE_80 ( .B1(\dis2/line_cnt_16 ), 
    .B0(\dis2/line_cnt_15 ), .FCI(\dis2/n18617 ), .FCO(\dis2/n18618 ));
  dis2_SLICE_81 \dis2/SLICE_81 ( .B1(\dis2/line_cnt_14 ), 
    .B0(\dis2/line_cnt_13 ), .FCI(\dis2/n18616 ), .FCO(\dis2/n18617 ));
  dis2_SLICE_82 \dis2/SLICE_82 ( .B1(\dis2/line_cnt_7 ), 
    .B0(\dis2/line_cnt_6 ), .FCI(\dis2/n18521 ), .FCO(\dis2/n18522 ));
  dis2_SLICE_83 \dis2/SLICE_83 ( .A1(\dis2/line_cnt_5 ), 
    .A0(\dis2/line_cnt_4 ), .FCI(\dis2/n18520 ), .FCO(\dis2/n18521 ));
  dis2_SLICE_84 \dis2/SLICE_84 ( .B1(\dis2/line_cnt_12 ), 
    .A0(\dis2/line_cnt_11 ), .FCI(\dis2/n18615 ), .FCO(\dis2/n18616 ));
  dis2_SLICE_85 \dis2/SLICE_85 ( .A1(\dis2/line_cnt_10 ), 
    .B0(\dis2/line_cnt_9 ), .FCI(\dis2/n18614 ), .FCO(\dis2/n18615 ));
  dis2_SLICE_86 \dis2/SLICE_86 ( .A1(\dis2/line_cnt_8 ), 
    .A0(\dis2/line_cnt_7 ), .FCI(\dis2/n18613 ), .FCO(\dis2/n18614 ));
  dis2_SLICE_87 \dis2/SLICE_87 ( .A1(\dis2/line_cnt_6 ), 
    .B0(\dis2/line_cnt_5 ), .FCI(\dis2/n18612 ), .FCO(\dis2/n18613 ));
  dis2_SLICE_88 \dis2/SLICE_88 ( .A1(\dis2/line_cnt_4 ), 
    .A0(\dis2/line_cnt_3 ), .FCI(\dis2/n18611 ), .FCO(\dis2/n18612 ));
  dis2_SLICE_89 \dis2/SLICE_89 ( .A1(\dis2/line_cnt_2 ), 
    .B0(\dis2/line_cnt_0 ), .A0(\dis2/line_cnt_1 ), .FCO(\dis2/n18611 ));
  dis2_SLICE_90 \dis2/SLICE_90 ( .B1(\dis2/line_cnt_3 ), 
    .A0(\dis2/line_cnt_2 ), .FCI(\dis2/n18519 ), .FCO(\dis2/n18520 ));
  dis2_SLICE_91 \dis2/SLICE_91 ( .B1(\dis2/line_cnt_1 ), .FCO(\dis2/n18519 ));
  SLICE_92 SLICE_92( .A0(ps3_div_7), .DI0(n38_adj_737), .LSR(n2278), 
    .CLK(\usb_clo[2][2] ), .FCI(n18591), .F0(n38_adj_737), .Q0(ps3_div_7));
  SLICE_93 SLICE_93( .A1(ps3_div_6), .A0(ps3_div_5), .DI1(n39), 
    .DI0(n40_adj_763), .LSR(n2278), .CLK(\usb_clo[2][2] ), .FCI(n18590), 
    .F0(n40_adj_763), .Q0(ps3_div_5), .F1(n39), .Q1(ps3_div_6), .FCO(n18591));
  SLICE_94 SLICE_94( .A1(pll1_cnt266_4), .A0(pll1_cnt266_3), .DI1(n26), 
    .DI0(n27), .CLK(clk_266_0), .FCI(n18484), .F0(n27), .Q0(pll1_cnt266_3), 
    .F1(n26), .Q1(pll1_cnt266_4));
  SLICE_95 SLICE_95( .A1(ps3_div_0), .DI1(n45_adj_759), .LSR(n2278), 
    .CLK(\usb_clo[2][2] ), .F1(n45_adj_759), .Q1(ps3_div_0), .FCO(n18588));
  SLICE_96 SLICE_96( .A1(ps3_div_2), .A0(ps3_div_1), .DI1(n43_adj_761), 
    .DI0(n44_adj_760), .LSR(n2278), .CLK(\usb_clo[2][2] ), .FCI(n18588), 
    .F0(n44_adj_760), .Q0(ps3_div_1), .F1(n43_adj_761), .Q1(ps3_div_2), 
    .FCO(n18589));
  SLICE_97 SLICE_97( .A1(n3_adj_764), .A0(n4), .DI1(n28), .DI0(n29), 
    .CLK(clk_266_0), .FCI(n18483), .F0(n29), .Q0(n4), .F1(n28), 
    .Q1(n3_adj_764), .FCO(n18484));
  SLICE_98 SLICE_98( .A1(n5_adj_765), .DI1(n30_adj_766), .CLK(clk_266_0), 
    .F1(n30_adj_766), .Q1(n5_adj_765), .FCO(n18483));
  SLICE_99 SLICE_99( .A0(ps1_div_7), .DI0(n38_adj_758), .LSR(n2274), 
    .CLK(\usb_clo[2][2] ), .FCI(n18482), .F0(n38_adj_758), .Q0(ps1_div_7));
  SLICE_100 SLICE_100( .A1(ps3_div_4), .A0(ps3_div_3), .DI1(n41_adj_720), 
    .DI0(n42_adj_762), .LSR(n2278), .CLK(\usb_clo[2][2] ), .FCI(n18589), 
    .F0(n42_adj_762), .Q0(ps3_div_3), .F1(n41_adj_720), .Q1(ps3_div_4), 
    .FCO(n18590));
  SLICE_101 SLICE_101( .A1(ps1_div_6), .A0(ps1_div_5), .DI1(n39_adj_757), 
    .DI0(n40_adj_756), .LSR(n2274), .CLK(\usb_clo[2][2] ), .FCI(n18481), 
    .F0(n40_adj_756), .Q0(ps1_div_5), .F1(n39_adj_757), .Q1(ps1_div_6), 
    .FCO(n18482));
  SLICE_102 SLICE_102( .A1(ps1_div_4), .A0(ps1_div_3), .DI1(n41_adj_755), 
    .DI0(n42_adj_754), .LSR(n2274), .CLK(\usb_clo[2][2] ), .FCI(n18480), 
    .F0(n42_adj_754), .Q0(ps1_div_3), .F1(n41_adj_755), .Q1(ps1_div_4), 
    .FCO(n18481));
  SLICE_103 SLICE_103( .A1(ps1_div_2), .A0(ps1_div_1), .DI1(n43_adj_753), 
    .DI0(n44_adj_752), .LSR(n2274), .CLK(\usb_clo[2][2] ), .FCI(n18479), 
    .F0(n44_adj_752), .Q0(ps1_div_1), .F1(n43_adj_753), .Q1(ps1_div_2), 
    .FCO(n18480));
  dis1_SLICE_104 \dis1/SLICE_104 ( .B1(\dis1/pix_cnt_12 ), 
    .B0(\dis1/pix_cnt_11 ), .FCI(\dis1/n18473 ), .FCO(\dis1/n18474 ));
  dis1_SLICE_105 \dis1/SLICE_105 ( .B1(\dis1/pix_cnt_10 ), 
    .A0(\dis1/pix_cnt_9 ), .FCI(\dis1/n18472 ), .FCO(\dis1/n18473 ));
  dis1_SLICE_106 \dis1/SLICE_106 ( .B1(\dis1/pix_cnt_8 ), 
    .B0(\dis1/pix_cnt_7 ), .FCI(\dis1/n18471 ), .FCO(\dis1/n18472 ));
  dis1_SLICE_107 \dis1/SLICE_107 ( .B1(\dis1/pix_cnt_6 ), 
    .B0(\dis1/pix_cnt_4 ), .A0(\dis1/pix_cnt_5 ), .FCO(\dis1/n18471 ));
  dis1_SLICE_108 \dis1/SLICE_108 ( .FCI(\dis1/n18577 ), .F1(\dis1/n5466 ));
  dis1_SLICE_109 \dis1/SLICE_109 ( .B0(\dis1/line_cnt_20 ), 
    .FCI(\dis1/n18576 ), .FCO(\dis1/n18577 ));
  dis1_SLICE_110 \dis1/SLICE_110 ( .B1(\dis1/line_cnt_19 ), 
    .A0(\dis1/line_cnt_18 ), .FCI(\dis1/n18575 ), .FCO(\dis1/n18576 ));
  dis1_SLICE_111 \dis1/SLICE_111 ( .B1(\dis1/line_cnt_17 ), 
    .B0(\dis1/line_cnt_16 ), .FCI(\dis1/n18574 ), .FCO(\dis1/n18575 ));
  dis1_SLICE_112 \dis1/SLICE_112 ( .A1(\dis1/line_cnt_15 ), 
    .B0(\dis1/line_cnt_14 ), .FCI(\dis1/n18573 ), .FCO(\dis1/n18574 ));
  dis1_SLICE_113 \dis1/SLICE_113 ( .A1(\dis1/line_cnt_13 ), 
    .B0(\dis1/line_cnt_12 ), .FCI(\dis1/n18572 ), .FCO(\dis1/n18573 ));
  dis1_SLICE_114 \dis1/SLICE_114 ( .A1(\dis1/line_cnt_11 ), 
    .A0(\dis1/line_cnt_10 ), .FCI(\dis1/n18571 ), .FCO(\dis1/n18572 ));
  dis1_SLICE_115 \dis1/SLICE_115 ( .A1(\dis1/line_cnt_9 ), 
    .B0(\dis1/line_cnt_8 ), .FCI(\dis1/n18570 ), .FCO(\dis1/n18571 ));
  dis1_SLICE_116 \dis1/SLICE_116 ( .A1(\dis1/line_cnt_7 ), 
    .A0(\dis1/line_cnt_6 ), .FCI(\dis1/n18569 ), .FCO(\dis1/n18570 ));
  dis1_SLICE_117 \dis1/SLICE_117 ( .A1(\dis1/line_cnt_5 ), 
    .A0(\dis1/line_cnt_4 ), .FCI(\dis1/n18568 ), .FCO(\dis1/n18569 ));
  dis1_SLICE_118 \dis1/SLICE_118 ( .A1(\dis1/line_cnt_3 ), 
    .B0(\dis1/line_cnt_2 ), .FCI(\dis1/n18567 ), .FCO(\dis1/n18568 ));
  dis1_SLICE_119 \dis1/SLICE_119 ( .A1(\dis1/line_cnt_1 ), .FCO(\dis1/n18567 ));
  dis1_SLICE_120 \dis1/SLICE_120 ( .A1(\dis1/pix_cnt_4 ), 
    .A0(\dis1/pix_cnt_3 ), .DI1(\dis1/n101 ), .DI0(\dis1/n102 ), 
    .LSR(\dis1/clk_266_0_keep_enable_21 ), .CLK(clk_266_0), 
    .FCI(\dis1/n18439 ), .F0(\dis1/n102 ), .Q0(\dis1/pix_cnt_3 ), 
    .F1(\dis1/n101 ), .Q1(\dis1/pix_cnt_4 ), .FCO(\dis1/n18440 ));
  dis1_SLICE_121 \dis1/SLICE_121 ( .FCI(\dis1/n18635 ), .F0(\dis1/n5501 ));
  dis1_SLICE_122 \dis1/SLICE_122 ( .FCI(\dis1/n18634 ), .FCO(\dis1/n18635 ));
  dis1_SLICE_123 \dis1/SLICE_123 ( .A1(\dis1/line_cnt_20 ), 
    .A0(\dis1/line_cnt_19 ), .FCI(\dis1/n18633 ), .FCO(\dis1/n18634 ));
  dis1_SLICE_124 \dis1/SLICE_124 ( .B1(\dis1/line_cnt_18 ), 
    .B0(\dis1/line_cnt_17 ), .FCI(\dis1/n18632 ), .FCO(\dis1/n18633 ));
  dis1_SLICE_125 \dis1/SLICE_125 ( .B1(\dis1/line_cnt_16 ), 
    .A0(\dis1/line_cnt_15 ), .FCI(\dis1/n18631 ), .FCO(\dis1/n18632 ));
  dis1_SLICE_126 \dis1/SLICE_126 ( .B1(\dis1/line_cnt_14 ), 
    .A0(\dis1/line_cnt_13 ), .FCI(\dis1/n18630 ), .FCO(\dis1/n18631 ));
  dis1_SLICE_127 \dis1/SLICE_127 ( .A1(\dis1/line_cnt_12 ), 
    .A0(\dis1/line_cnt_11 ), .FCI(\dis1/n18629 ), .FCO(\dis1/n18630 ));
  dis1_SLICE_128 \dis1/SLICE_128 ( .B1(\dis1/line_cnt_10 ), 
    .B0(\dis1/line_cnt_9 ), .FCI(\dis1/n18628 ), .FCO(\dis1/n18629 ));
  dis1_SLICE_129 \dis1/SLICE_129 ( .A1(\dis1/line_cnt_8 ), 
    .A0(\dis1/line_cnt_7 ), .FCI(\dis1/n18627 ), .FCO(\dis1/n18628 ));
  dis1_SLICE_130 \dis1/SLICE_130 ( .B1(\dis1/line_cnt_6 ), 
    .A0(\dis1/line_cnt_5 ), .FCI(\dis1/n18626 ), .FCO(\dis1/n18627 ));
  dis1_SLICE_131 \dis1/SLICE_131 ( .A1(\dis1/line_cnt_4 ), 
    .B0(\dis1/line_cnt_3 ), .FCI(\dis1/n18625 ), .FCO(\dis1/n18626 ));
  dis1_SLICE_132 \dis1/SLICE_132 ( .B1(\dis1/line_cnt_2 ), 
    .B0(\dis1/line_cnt_1 ), .A0(\dis1/line_cnt_0 ), .FCO(\dis1/n18625 ));
  dis1_SLICE_133 \dis1/SLICE_133 ( .A1(\dis1/pix_cnt_2 ), 
    .A0(\dis1/pix_cnt_1 ), .DI1(\dis1/n103 ), .DI0(\dis1/n104 ), 
    .LSR(\dis1/clk_266_0_keep_enable_21 ), .CLK(clk_266_0), 
    .FCI(\dis1/n18438 ), .F0(\dis1/n104 ), .Q0(\dis1/pix_cnt_1 ), 
    .F1(\dis1/n103 ), .Q1(\dis1/pix_cnt_2 ), .FCO(\dis1/n18439 ));
  dis1_SLICE_134 \dis1/SLICE_134 ( .A0(\dis1/pix_cnt_19 ), .DI0(\dis1/n86 ), 
    .LSR(\dis1/clk_266_0_keep_enable_21 ), .CLK(clk_266_0), 
    .FCI(\dis1/n18447 ), .F0(\dis1/n86 ), .Q0(\dis1/pix_cnt_19 ));
  dis1_SLICE_135 \dis1/SLICE_135 ( .A1(\dis1/line_cnt_20 ), 
    .A0(\dis1/line_cnt_19 ), .FCI(\dis1/n18495 ), .F0(\dis1/n448 ), 
    .F1(\dis1/n447 ));
  dis1_SLICE_136 \dis1/SLICE_136 ( .A1(\dis1/line_cnt_18 ), 
    .A0(\dis1/line_cnt_17 ), .FCI(\dis1/n18494 ), .F0(\dis1/n450 ), 
    .F1(\dis1/n449 ), .FCO(\dis1/n18495 ));
  dis1_SLICE_137 \dis1/SLICE_137 ( .A1(\dis1/line_cnt_16 ), 
    .A0(\dis1/line_cnt_15 ), .FCI(\dis1/n18493 ), .F0(\dis1/n452 ), 
    .F1(\dis1/n451 ), .FCO(\dis1/n18494 ));
  dis1_SLICE_138 \dis1/SLICE_138 ( .A1(\dis1/line_cnt_14 ), 
    .A0(\dis1/line_cnt_13 ), .FCI(\dis1/n18492 ), .F0(\dis1/n454 ), 
    .F1(\dis1/n453 ), .FCO(\dis1/n18493 ));
  dis1_SLICE_139 \dis1/SLICE_139 ( .B1(\dis1/line_cnt_12 ), 
    .A0(\dis1/line_cnt_11 ), .FCI(\dis1/n18491 ), .F0(\dis1/n456 ), 
    .F1(\dis1/n455 ), .FCO(\dis1/n18492 ));
  dis1_SLICE_140 \dis1/SLICE_140 ( .A1(\dis1/line_cnt_10 ), 
    .B0(\dis1/line_cnt_9 ), .FCI(\dis1/n18490 ), .F0(\dis1/n458 ), 
    .F1(\dis1/n457 ), .FCO(\dis1/n18491 ));
  dis1_SLICE_141 \dis1/SLICE_141 ( .A1(\dis1/line_cnt_8 ), 
    .B0(\dis1/line_cnt_7 ), .FCI(\dis1/n18489 ), .F0(\dis1/n460 ), 
    .F1(\dis1/n459 ), .FCO(\dis1/n18490 ));
  dis1_SLICE_142 \dis1/SLICE_142 ( .B1(\dis1/line_cnt_6 ), 
    .B0(\dis1/line_cnt_5 ), .FCI(\dis1/n18488 ), .F0(\dis1/n462 ), 
    .F1(\dis1/n461 ), .FCO(\dis1/n18489 ));
  dis1_SLICE_143 \dis1/SLICE_143 ( .A1(\dis1/line_cnt_4 ), 
    .B0(\dis1/line_cnt_3 ), .FCI(\dis1/n18487 ), .F0(\dis1/n464 ), 
    .F1(\dis1/n463 ), .FCO(\dis1/n18488 ));
  dis1_SLICE_144 \dis1/SLICE_144 ( .A1(\dis1/pix_cnt_18 ), 
    .A0(\dis1/pix_cnt_17 ), .DI1(\dis1/n87 ), .DI0(\dis1/n88 ), 
    .LSR(\dis1/clk_266_0_keep_enable_21 ), .CLK(clk_266_0), 
    .FCI(\dis1/n18446 ), .F0(\dis1/n88 ), .Q0(\dis1/pix_cnt_17 ), 
    .F1(\dis1/n87 ), .Q1(\dis1/pix_cnt_18 ), .FCO(\dis1/n18447 ));
  dis1_SLICE_145 \dis1/SLICE_145 ( .A1(\dis1/line_cnt_2 ), 
    .A0(\dis1/line_cnt_1 ), .FCI(\dis1/n18486 ), .F0(\dis1/n466 ), 
    .F1(\dis1/n465 ), .FCO(\dis1/n18487 ));
  dis1_SLICE_146 \dis1/SLICE_146 ( .A1(\dis1/pix_cnt_16 ), 
    .A0(\dis1/pix_cnt_15 ), .DI1(\dis1/n89 ), .DI0(\dis1/n90 ), 
    .LSR(\dis1/clk_266_0_keep_enable_21 ), .CLK(clk_266_0), 
    .FCI(\dis1/n18445 ), .F0(\dis1/n90 ), .Q0(\dis1/pix_cnt_15 ), 
    .F1(\dis1/n89 ), .Q1(\dis1/pix_cnt_16 ), .FCO(\dis1/n18446 ));
  dis1_SLICE_147 \dis1/SLICE_147 ( .A1(\dis1/line_cnt_0 ), .F1(\dis1/n467 ), 
    .FCO(\dis1/n18486 ));
  dis1_SLICE_148 \dis1/SLICE_148 ( .A1(\dis1/pix_cnt_14 ), 
    .A0(\dis1/pix_cnt_13 ), .DI1(\dis1/n91 ), .DI0(\dis1/n92 ), 
    .LSR(\dis1/clk_266_0_keep_enable_21 ), .CLK(clk_266_0), 
    .FCI(\dis1/n18444 ), .F0(\dis1/n92 ), .Q0(\dis1/pix_cnt_13 ), 
    .F1(\dis1/n91 ), .Q1(\dis1/pix_cnt_14 ), .FCO(\dis1/n18445 ));
  dis1_SLICE_149 \dis1/SLICE_149 ( .A1(\dis1/pix_cnt_12 ), 
    .A0(\dis1/pix_cnt_11 ), .DI1(\dis1/n93 ), .DI0(\dis1/n94 ), 
    .LSR(\dis1/clk_266_0_keep_enable_21 ), .CLK(clk_266_0), 
    .FCI(\dis1/n18443 ), .F0(\dis1/n94 ), .Q0(\dis1/pix_cnt_11 ), 
    .F1(\dis1/n93 ), .Q1(\dis1/pix_cnt_12 ), .FCO(\dis1/n18444 ));
  dis1_SLICE_150 \dis1/SLICE_150 ( .A1(\dis1/pix_cnt_10 ), 
    .A0(\dis1/pix_cnt_9 ), .DI1(\dis1/n95 ), .DI0(\dis1/n96 ), 
    .LSR(\dis1/clk_266_0_keep_enable_21 ), .CLK(clk_266_0), 
    .FCI(\dis1/n18442 ), .F0(\dis1/n96 ), .Q0(\dis1/pix_cnt_9 ), 
    .F1(\dis1/n95 ), .Q1(\dis1/pix_cnt_10 ), .FCO(\dis1/n18443 ));
  dis1_SLICE_151 \dis1/SLICE_151 ( .A1(\dis1/pix_cnt_0 ), .DI1(\dis1/n105 ), 
    .LSR(\dis1/clk_266_0_keep_enable_21 ), .CLK(clk_266_0), .F1(\dis1/n105 ), 
    .Q1(\dis1/pix_cnt_0 ), .FCO(\dis1/n18438 ));
  dis1_SLICE_152 \dis1/SLICE_152 ( .A1(\dis1/pix_cnt_8 ), 
    .A0(\dis1/pix_cnt_7 ), .DI1(\dis1/n97 ), .DI0(\dis1/n98 ), 
    .LSR(\dis1/clk_266_0_keep_enable_21 ), .CLK(clk_266_0), 
    .FCI(\dis1/n18441 ), .F0(\dis1/n98 ), .Q0(\dis1/pix_cnt_7 ), 
    .F1(\dis1/n97 ), .Q1(\dis1/pix_cnt_8 ), .FCO(\dis1/n18442 ));
  dis1_SLICE_153 \dis1/SLICE_153 ( .A1(\dis1/pix_cnt_6 ), 
    .A0(\dis1/pix_cnt_5 ), .DI1(\dis1/n99 ), .DI0(\dis1/n100 ), 
    .LSR(\dis1/clk_266_0_keep_enable_21 ), .CLK(clk_266_0), 
    .FCI(\dis1/n18440 ), .F0(\dis1/n100 ), .Q0(\dis1/pix_cnt_5 ), 
    .F1(\dis1/n99 ), .Q1(\dis1/pix_cnt_6 ), .FCO(\dis1/n18441 ));
  dis1_SLICE_154 \dis1/SLICE_154 ( .FCI(\dis1/n18478 ), .F1(\dis1/n5536 ));
  dis1_SLICE_155 \dis1/SLICE_155 ( .B0(\dis1/pix_cnt_19 ), .FCI(\dis1/n18477 ), 
    .FCO(\dis1/n18478 ));
  dis1_SLICE_156 \dis1/SLICE_156 ( .A1(\dis1/pix_cnt_18 ), 
    .B0(\dis1/pix_cnt_17 ), .FCI(\dis1/n18476 ), .FCO(\dis1/n18477 ));
  dis1_SLICE_157 \dis1/SLICE_157 ( .B1(\dis1/pix_cnt_16 ), 
    .B0(\dis1/pix_cnt_15 ), .FCI(\dis1/n18475 ), .FCO(\dis1/n18476 ));
  dis1_SLICE_158 \dis1/SLICE_158 ( .B1(\dis1/pix_cnt_14 ), 
    .B0(\dis1/pix_cnt_13 ), .FCI(\dis1/n18474 ), .FCO(\dis1/n18475 ));
  SLICE_159 SLICE_159( .A1(ps1_div_0), .DI1(n45_adj_751), .LSR(n2274), 
    .CLK(\usb_clo[2][2] ), .F1(n45_adj_751), .Q1(ps1_div_0), .FCO(n18479));
  usb_f2_SLICE_160 \usb_f2/SLICE_160 ( .D1(\usb_f2/n18 ), .C1(\usb_f2/n13 ), 
    .B1(\usb_f2/n14 ), .A1(\usb_f2/data_size_5 ), .D0(\usb_f2/n18 ), 
    .C0(\usb_f2/n13 ), .B0(\usb_f2/data_size_4 ), .A0(\usb_f2/n14 ), 
    .FCI(\usb_f2/n18584 ), .F0(\usb_f2/n215 ), .F1(\usb_f2/n214 ), 
    .FCO(\usb_f2/n18585 ));
  SLICE_161 SLICE_161( .D1(\usb_f2/n18 ), .C1(\usb_f2/n13 ), 
    .B1(\usb_f2/data_size_3 ), .A1(\usb_f2/n14 ), .D0(\usb_f2/n18 ), 
    .C0(\usb_f2/n13 ), .B0(\usb_f2/n14 ), .A0(\usb_f2/data_size_2 ), 
    .M0(rng1_out_4), .CE(\usb_f1/clk_in_p_enable_24 ), .CLK(clk_240_0), 
    .FCI(\usb_f2/n18583 ), .F0(\usb_f2/n217 ), .Q0(\usb_f1/rnd_reg_4 ), 
    .F1(\usb_f2/n216 ), .FCO(\usb_f2/n18584 ));
  SLICE_162 SLICE_162( .D1(\usb_f2/n18 ), .C1(\usb_f2/n13 ), 
    .B1(\usb_f2/data_size_1 ), .A1(\usb_f2/n14 ), .M1(rng1_out_1), 
    .M0(rng1_out_0), .CE(\usb_f1/clk_in_p_enable_24 ), .CLK(clk_240_0), 
    .Q0(\usb_f1/rnd_reg_0 ), .F1(\usb_f2/n218 ), .Q1(rnd_reg_1), 
    .FCO(\usb_f2/n18583 ));
  SLICE_163 SLICE_163( .D0(\usb_f2/n18 ), .C0(\usb_f2/n13 ), 
    .B0(\usb_f2/data_size_10 ), .A0(\usb_f2/n14 ), .M1(rng1_out_3), 
    .M0(rng1_out_2), .CE(\usb_f1/clk_in_p_enable_24 ), .CLK(clk_240_0), 
    .FCI(\usb_f2/n18587 ), .F0(\usb_f2/n209 ), .Q0(rnd_reg_2), .Q1(rnd_reg_3));
  usb_f2_SLICE_164 \usb_f2/SLICE_164 ( .D1(\usb_f2/n18 ), .C1(\usb_f2/n13 ), 
    .B1(\usb_f2/n14 ), .A1(\usb_f2/data_size_9 ), .D0(\usb_f2/n18 ), 
    .C0(\usb_f2/n13 ), .B0(\usb_f2/n14 ), .A0(\usb_f2/data_size_8 ), 
    .FCI(\usb_f2/n18586 ), .F0(\usb_f2/n211 ), .F1(\usb_f2/n210 ), 
    .FCO(\usb_f2/n18587 ));
  usb_f2_SLICE_165 \usb_f2/SLICE_165 ( .D1(\usb_f2/n18 ), .C1(\usb_f2/n13 ), 
    .B1(\usb_f2/n14 ), .A1(\usb_f2/data_size_7 ), .D0(\usb_f2/n18 ), 
    .C0(\usb_f2/n13 ), .B0(\usb_f2/n14 ), .A0(\usb_f2/data_size_6 ), 
    .FCI(\usb_f2/n18585 ), .F0(\usb_f2/n213 ), .F1(\usb_f2/n212 ), 
    .FCO(\usb_f2/n18586 ));
  usb_l2_SLICE_166 \usb_l2/SLICE_166 ( .D0(\usb_l2/n18 ), .C0(\usb_l2/n13 ), 
    .B0(\usb_l2/n14 ), .A0(\usb_l2/data_size_10 ), .FCI(\usb_l2/n18470 ), 
    .F0(\usb_l2/n209 ));
  usb_l2_SLICE_167 \usb_l2/SLICE_167 ( .D1(\usb_l2/n18 ), .C1(\usb_l2/n13 ), 
    .B1(\usb_l2/n14 ), .A1(\usb_l2/data_size_9 ), .D0(\usb_l2/n18 ), 
    .C0(\usb_l2/n13 ), .B0(\usb_l2/data_size_8 ), .A0(\usb_l2/n14 ), 
    .FCI(\usb_l2/n18469 ), .F0(\usb_l2/n211 ), .F1(\usb_l2/n210 ), 
    .FCO(\usb_l2/n18470 ));
  usb_l2_SLICE_168 \usb_l2/SLICE_168 ( .D1(\usb_l2/n18 ), .C1(\usb_l2/n13 ), 
    .B1(\usb_l2/data_size_7 ), .A1(\usb_l2/n14 ), .D0(\usb_l2/n18 ), 
    .C0(\usb_l2/n13 ), .B0(\usb_l2/n14 ), .A0(\usb_l2/data_size_6 ), 
    .FCI(\usb_l2/n18468 ), .F0(\usb_l2/n213 ), .F1(\usb_l2/n212 ), 
    .FCO(\usb_l2/n18469 ));
  usb_l2_SLICE_169 \usb_l2/SLICE_169 ( .D1(\usb_l2/n18 ), .C1(\usb_l2/n13 ), 
    .B1(\usb_l2/data_size_5 ), .A1(\usb_l2/n14 ), .D0(\usb_l2/n18 ), 
    .C0(\usb_l2/n13 ), .B0(\usb_l2/data_size_4 ), .A0(\usb_l2/n14 ), 
    .FCI(\usb_l2/n18467 ), .F0(\usb_l2/n215 ), .F1(\usb_l2/n214 ), 
    .FCO(\usb_l2/n18468 ));
  usb_l2_SLICE_170 \usb_l2/SLICE_170 ( .D1(\usb_l2/n18 ), .C1(\usb_l2/n13 ), 
    .B1(\usb_l2/n14 ), .A1(\usb_l2/data_size_3 ), .D0(\usb_l2/n18 ), 
    .C0(\usb_l2/n13 ), .B0(\usb_l2/data_size_2 ), .A0(\usb_l2/n14 ), 
    .FCI(\usb_l2/n18466 ), .F0(\usb_l2/n217 ), .F1(\usb_l2/n216 ), 
    .FCO(\usb_l2/n18467 ));
  SLICE_171 SLICE_171( .D1(\usb_l2/n18 ), .C1(\usb_l2/n13 ), .B1(\usb_l2/n14 ), 
    .A1(\usb_l2/data_size_1 ), .M0(rng1_out_1), 
    .CE(\usb_l1/clk_in_p_enable_23 ), .CLK(\usb_l1/clk_in_p ), 
    .Q0(\usb_l1/rnd_reg_1 ), .F1(\usb_l2/n218 ), .FCO(\usb_l2/n18466 ));
  SLICE_172 SLICE_172( .D0(\usb_l1/n17 ), .C0(\usb_l1/n16 ), .B0(\usb_l1/n15 ), 
    .A0(\usb_l1/data_size_10 ), .M1(rng1_out_3), .M0(rng1_out_2), 
    .CE(\usb_f2/clk_in_p_enable_19 ), .CLK(clk_240_2), .FCI(\usb_l1/n18582 ), 
    .F0(\usb_l1/n209 ), .Q0(\usb_f2/rnd_reg_2 ), .Q1(\usb_f2/rnd_reg_3 ));
  usb_l1_SLICE_173 \usb_l1/SLICE_173 ( .D1(\usb_l1/n17 ), .C1(\usb_l1/n16 ), 
    .B1(\usb_l1/n15 ), .A1(\usb_l1/data_size_9 ), .D0(\usb_l1/n17 ), 
    .C0(\usb_l1/n16 ), .B0(\usb_l1/n15 ), .A0(\usb_l1/data_size_8 ), 
    .FCI(\usb_l1/n18581 ), .F0(\usb_l1/n211 ), .F1(\usb_l1/n210 ), 
    .FCO(\usb_l1/n18582 ));
  usb_l1_SLICE_174 \usb_l1/SLICE_174 ( .D1(\usb_l1/n17 ), .C1(\usb_l1/n16 ), 
    .B1(\usb_l1/data_size_7 ), .A1(\usb_l1/n15 ), .D0(\usb_l1/n17 ), 
    .C0(\usb_l1/n16 ), .B0(\usb_l1/data_size_6 ), .A0(\usb_l1/n15 ), 
    .FCI(\usb_l1/n18580 ), .F0(\usb_l1/n213 ), .F1(\usb_l1/n212 ), 
    .FCO(\usb_l1/n18581 ));
  SLICE_175 SLICE_175( .D1(\usb_l1/n17 ), .C1(\usb_l1/n16 ), 
    .B1(\usb_l1/data_size_5 ), .A1(\usb_l1/n15 ), .D0(\usb_l1/n17 ), 
    .C0(\usb_l1/n16 ), .B0(\usb_l1/data_size_4 ), .A0(\usb_l1/n15 ), 
    .CE(\usb_f2/clk_in_p_enable_30 ), .CLK(clk_240_2), .FCI(\usb_l1/n18579 ), 
    .F0(\usb_l1/n215 ), .Q0(state_2_adj_722), .F1(\usb_l1/n214 ), 
    .FCO(\usb_l1/n18580 ));
  SLICE_176 SLICE_176( .D1(\usb_l1/n17 ), .C1(\usb_l1/n16 ), .B1(\usb_l1/n15 ), 
    .A1(\usb_l1/data_size_3 ), .D0(\usb_l1/n17 ), .C0(\usb_l1/n16 ), 
    .B0(\usb_l1/n15 ), .A0(\usb_l1/data_size_2 ), .M0(rng1_out_4), 
    .CE(\usb_f2/clk_in_p_enable_19 ), .CLK(clk_240_2), .FCI(\usb_l1/n18578 ), 
    .F0(\usb_l1/n217 ), .Q0(\usb_f2/rnd_reg_4 ), .F1(\usb_l1/n216 ), 
    .FCO(\usb_l1/n18579 ));
  SLICE_177 SLICE_177( .D1(\usb_l1/n17 ), .C1(\usb_l1/n16 ), 
    .B1(\usb_l1/data_size_1 ), .A1(\usb_l1/n15 ), .M1(rng1_out_1), 
    .M0(rng1_out_0), .CE(\usb_f2/clk_in_p_enable_19 ), .CLK(clk_240_2), 
    .Q0(\usb_f2/rnd_reg_0 ), .F1(\usb_l1/n218 ), .Q1(\usb_f2/rnd_reg_1 ), 
    .FCO(\usb_l1/n18578 ));
  usb_l3_SLICE_178 \usb_l3/SLICE_178 ( .D0(\usb_l3/n18 ), .C0(\usb_l3/n13 ), 
    .B0(\usb_l3/data_size_10 ), .A0(\usb_l3/n14 ), .FCI(\usb_l3/n18606 ), 
    .F0(\usb_l3/n209 ));
  usb_l3_SLICE_179 \usb_l3/SLICE_179 ( .D1(\usb_l3/n18 ), .C1(\usb_l3/n13 ), 
    .B1(\usb_l3/data_size_9 ), .A1(\usb_l3/n14 ), .D0(\usb_l3/n18 ), 
    .C0(\usb_l3/n13 ), .B0(\usb_l3/data_size_8 ), .A0(\usb_l3/n14 ), 
    .FCI(\usb_l3/n18605 ), .F0(\usb_l3/n211 ), .F1(\usb_l3/n210 ), 
    .FCO(\usb_l3/n18606 ));
  usb_l3_SLICE_180 \usb_l3/SLICE_180 ( .D1(\usb_l3/n18 ), .C1(\usb_l3/n13 ), 
    .B1(\usb_l3/data_size_7 ), .A1(\usb_l3/n14 ), .D0(\usb_l3/n18 ), 
    .C0(\usb_l3/n13 ), .B0(\usb_l3/data_size_6 ), .A0(\usb_l3/n14 ), 
    .FCI(\usb_l3/n18604 ), .F0(\usb_l3/n213 ), .F1(\usb_l3/n212 ), 
    .FCO(\usb_l3/n18605 ));
  usb_l3_SLICE_181 \usb_l3/SLICE_181 ( .D1(\usb_l3/n18 ), .C1(\usb_l3/n13 ), 
    .B1(\usb_l3/data_size_5 ), .A1(\usb_l3/n14 ), .D0(\usb_l3/n18 ), 
    .C0(\usb_l3/n13 ), .B0(\usb_l3/data_size_4 ), .A0(\usb_l3/n14 ), 
    .FCI(\usb_l3/n18603 ), .F0(\usb_l3/n215 ), .F1(\usb_l3/n214 ), 
    .FCO(\usb_l3/n18604 ));
  usb_l3_SLICE_182 \usb_l3/SLICE_182 ( .D1(\usb_l3/n18 ), .C1(\usb_l3/n13 ), 
    .B1(\usb_l3/data_size_3 ), .A1(\usb_l3/n14 ), .D0(\usb_l3/n18 ), 
    .C0(\usb_l3/n13 ), .B0(\usb_l3/data_size_2 ), .A0(\usb_l3/n14 ), 
    .FCI(\usb_l3/n18602 ), .F0(\usb_l3/n217 ), .F1(\usb_l3/n216 ), 
    .FCO(\usb_l3/n18603 ));
  usb_l3_SLICE_183 \usb_l3/SLICE_183 ( .D1(\usb_l3/n18 ), .C1(\usb_l3/n13 ), 
    .B1(\usb_l3/data_size_1 ), .A1(\usb_l3/n14 ), .F1(\usb_l3/n218 ), 
    .FCO(\usb_l3/n18602 ));
  usb_f1_SLICE_184 \usb_f1/SLICE_184 ( .D0(\usb_f1/n18 ), .C0(\usb_f1/n13 ), 
    .B0(\usb_f1/n14_adj_630 ), .A0(\usb_f1/data_size_10 ), 
    .FCI(\usb_f1/n18596 ), .F0(\usb_f1/n209 ));
  usb_f1_SLICE_185 \usb_f1/SLICE_185 ( .D1(\usb_f1/n18 ), .C1(\usb_f1/n13 ), 
    .B1(\usb_f1/n14_adj_630 ), .A1(\usb_f1/data_size_9 ), .D0(\usb_f1/n18 ), 
    .C0(\usb_f1/n13 ), .B0(\usb_f1/n14_adj_630 ), .A0(\usb_f1/data_size_8 ), 
    .FCI(\usb_f1/n18595 ), .F0(\usb_f1/n211 ), .F1(\usb_f1/n210 ), 
    .FCO(\usb_f1/n18596 ));
  usb_f1_SLICE_186 \usb_f1/SLICE_186 ( .D1(\usb_f1/n18 ), .C1(\usb_f1/n13 ), 
    .B1(\usb_f1/data_size_7 ), .A1(\usb_f1/n14_adj_630 ), .D0(\usb_f1/n18 ), 
    .C0(\usb_f1/n13 ), .B0(\usb_f1/n14_adj_630 ), .A0(\usb_f1/data_size_6 ), 
    .FCI(\usb_f1/n18594 ), .F0(\usb_f1/n213 ), .F1(\usb_f1/n212 ), 
    .FCO(\usb_f1/n18595 ));
  usb_f1_SLICE_187 \usb_f1/SLICE_187 ( .D1(\usb_f1/n18 ), .C1(\usb_f1/n13 ), 
    .B1(\usb_f1/data_size_5 ), .A1(\usb_f1/n14_adj_630 ), .D0(\usb_f1/n18 ), 
    .C0(\usb_f1/n13 ), .B0(\usb_f1/n14_adj_630 ), .A0(\usb_f1/data_size_4 ), 
    .FCI(\usb_f1/n18593 ), .F0(\usb_f1/n215 ), .F1(\usb_f1/n214 ), 
    .FCO(\usb_f1/n18594 ));
  usb_f1_SLICE_188 \usb_f1/SLICE_188 ( .D1(\usb_f1/n18 ), .C1(\usb_f1/n13 ), 
    .B1(\usb_f1/data_size_3 ), .A1(\usb_f1/n14_adj_630 ), .D0(\usb_f1/n18 ), 
    .C0(\usb_f1/n13 ), .B0(\usb_f1/n14_adj_630 ), .A0(\usb_f1/data_size_2 ), 
    .FCI(\usb_f1/n18592 ), .F0(\usb_f1/n217 ), .F1(\usb_f1/n216 ), 
    .FCO(\usb_f1/n18593 ));
  SLICE_189 SLICE_189( .D1(\usb_f1/n18 ), .C1(\usb_f1/n13 ), 
    .B1(\usb_f1/data_size_1 ), .A1(\usb_f1/n14_adj_630 ), .M0(rng1_out_4), 
    .CE(reset_N), .CLK(ps4_ck), .Q0(\ps4/rnd_reg_4 ), .F1(\usb_f1/n218 ), 
    .FCO(\usb_f1/n18592 ));
  SLICE_190 SLICE_190( .D1(state_0_adj_719), .C1(state_1_adj_718), 
    .B1(state_2_adj_717), .D0(state_0_adj_719), .C0(state_1_adj_718), 
    .B0(state_2_adj_717), .A0(bit_cnt_1), .DI0(n21499), .M0(bit_cnt_0), 
    .CE(clk_in_p_enable_25), .CLK(clk_240_0), .OFX0(n21499), .Q0(bit_cnt_0));
  usb_f1_SLICE_191 \usb_f1/SLICE_191 ( .B1(bit_cnt_0), .A1(bit_cnt_1), 
    .D0(n21427), .C0(state_0_adj_719), .B0(bit_cnt_0), .A0(bit_cnt_1), 
    .DI0(\usb_f1/n20186 ), .CE(clk_in_p_enable_25), .CLK(clk_240_0), 
    .F0(\usb_f1/n20186 ), .Q0(bit_cnt_1), .F1(n21441));
  SLICE_192 SLICE_192( .D0(n2), .A0(\clk60_cnt[1] ), .DI0(n14), 
    .CLK(clk_240_0), .F0(n14), .Q0(\clk60_cnt[1] ));
  SLICE_193 SLICE_193( .D1(dbg1_reg_0), .A1(dbg1_reg_1), .A0(dbg1_reg_0), 
    .DI1(n19_adj_747), .DI0(n20_adj_746), .CLK(debug2_c_0), .F0(n20_adj_746), 
    .Q0(dbg1_reg_0), .F1(n19_adj_747), .Q1(dbg1_reg_1));
  SLICE_194 SLICE_194( .D0(dbg1_reg_0), .B0(dbg1_reg_2), .A0(dbg1_reg_1), 
    .DI0(n18_adj_748), .CLK(debug2_c_0), .F0(n18_adj_748), .Q0(dbg1_reg_2));
  SLICE_195 SLICE_195( .D0(dbg1_reg_2), .DI0(debug1_N_210), .CLK(debug2_c_0), 
    .F0(debug1_N_210), .Q0(debug1_c));
  SLICE_196 SLICE_196( .D0(usb_ccnt_0_2), .C0(debug2_c_0), .B0(usb_ccnt_0_1), 
    .A0(usb_ccnt_0_0), .DI0(usb_clkf_3__N_190), .LSR(reset_N), 
    .CLK(\clk60_cnt[1] ), .F0(usb_clkf_3__N_190), .Q0(debug2_c_0));
  usb_l1_SLICE_197 \usb_l1/SLICE_197 ( .C1(\usb_l1/data_size_3 ), 
    .A1(\usb_l1/data_size_2 ), .D0(\usb_l1/debug1_1__N_234 ), .B0(state_1), 
    .DI0(\usb_l1/n4193 ), .CE(\usb_l1/clk_in_p_enable_19 ), .LSR(reset_N), 
    .CLK(\usb_l1/clk_in_p ), .F0(\usb_l1/n4193 ), .Q0(debug3_c_1), 
    .F1(\usb_l1/n15 ));
  usb_l1_SLICE_198 \usb_l1/SLICE_198 ( .D1(\usb_l1/rnd_reg_2 ), .C1(state_1), 
    .D0(state_1), .B0(state_0), .DI0(\usb_l1/n14766 ), .CE(clk_in_p_enable_5), 
    .CLK(\usb_l1/clk_in_p ), .F0(\usb_l1/n14766 ), .Q0(debug4_c_0), 
    .F1(\usb_l1/n88 ));
  dis1_SLICE_199 \dis1/SLICE_199 ( .C1(\dis1/pix_cnt_11 ), .B1(\dis1/n9742 ), 
    .D0(\dis1/pix_cnt_6 ), .C0(\dis1/n21299 ), .B0(\dis1/n5536 ), 
    .A0(\dis1/n12 ), .DI0(\dis1/h_den_N_533 ), .LSR(reset_N), .CLK(clk_266_0), 
    .F0(\dis1/h_den_N_533 ), .Q0(\dis1/h_den ), .F1(\dis1/n21299 ));
  dis1_SLICE_200 \dis1/SLICE_200 ( .D1(\dis1/pix_cnt_17 ), 
    .C1(\dis1/pix_cnt_16 ), .B1(\dis1/n18 ), .A1(\dis1/n22 ), 
    .D0(\dis1/pix_cnt_11 ), .C0(\dis1/n9742 ), .B0(reset_N), 
    .A0(\dis1/pix_cnt_6 ), .DI0(\dis1/n20220 ), .LSR(\dis1/pix_cnt_5 ), 
    .CLK(clk_266_0), .F0(\dis1/n20220 ), .Q0(\dis1/hs ), .F1(\dis1/n9742 ));
  dis1_SLICE_201 \dis1/SLICE_201 ( .B1(\dis1/n466 ), .A1(\dis1/n5466 ), 
    .D0(\dis1/n467 ), .A0(\dis1/n5466 ), .DI1(\dis1/n158 ), .DI0(\dis1/n159 ), 
    .CE(\dis1/clk_266_0_keep_enable_21 ), .LSR(reset_N), .CLK(clk_266_0), 
    .F0(\dis1/n159 ), .Q0(\dis1/line_cnt_0 ), .F1(\dis1/n158 ), 
    .Q1(\dis1/line_cnt_1 ));
  dis1_SLICE_202 \dis1/SLICE_202 ( .D1(\dis1/n464 ), .A1(\dis1/n5466 ), 
    .B0(\dis1/n465 ), .A0(\dis1/n5466 ), .DI1(\dis1/n156 ), .DI0(\dis1/n157 ), 
    .CE(\dis1/clk_266_0_keep_enable_21 ), .LSR(reset_N), .CLK(clk_266_0), 
    .F0(\dis1/n157 ), .Q0(\dis1/line_cnt_2 ), .F1(\dis1/n156 ), 
    .Q1(\dis1/line_cnt_3 ));
  dis1_SLICE_203 \dis1/SLICE_203 ( .B1(\dis1/n5466 ), .A1(\dis1/n462 ), 
    .C0(\dis1/n463 ), .B0(\dis1/n5466 ), .DI1(\dis1/n154 ), .DI0(\dis1/n155 ), 
    .CE(\dis1/clk_266_0_keep_enable_21 ), .LSR(reset_N), .CLK(clk_266_0), 
    .F0(\dis1/n155 ), .Q0(\dis1/line_cnt_4 ), .F1(\dis1/n154 ), 
    .Q1(\dis1/line_cnt_5 ));
  dis1_SLICE_204 \dis1/SLICE_204 ( .D1(\dis1/n460 ), .A1(\dis1/n5466 ), 
    .B0(\dis1/n461 ), .A0(\dis1/n5466 ), .DI1(\dis1/n152 ), .DI0(\dis1/n153 ), 
    .CE(\dis1/clk_266_0_keep_enable_21 ), .LSR(reset_N), .CLK(clk_266_0), 
    .F0(\dis1/n153 ), .Q0(\dis1/line_cnt_6 ), .F1(\dis1/n152 ), 
    .Q1(\dis1/line_cnt_7 ));
  dis1_SLICE_205 \dis1/SLICE_205 ( .B1(\dis1/n5466 ), .A1(\dis1/n458 ), 
    .C0(\dis1/n459 ), .B0(\dis1/n5466 ), .DI1(\dis1/n150 ), .DI0(\dis1/n151 ), 
    .CE(\dis1/clk_266_0_keep_enable_21 ), .LSR(reset_N), .CLK(clk_266_0), 
    .F0(\dis1/n151 ), .Q0(\dis1/line_cnt_8 ), .F1(\dis1/n150 ), 
    .Q1(\dis1/line_cnt_9 ));
  dis1_SLICE_206 \dis1/SLICE_206 ( .B1(\dis1/n5466 ), .A1(\dis1/n456 ), 
    .B0(\dis1/n5466 ), .A0(\dis1/n457 ), .DI1(\dis1/n148 ), .DI0(\dis1/n149 ), 
    .CE(\dis1/clk_266_0_keep_enable_21 ), .LSR(reset_N), .CLK(clk_266_0), 
    .F0(\dis1/n149 ), .Q0(\dis1/line_cnt_10 ), .F1(\dis1/n148 ), 
    .Q1(\dis1/line_cnt_11 ));
  dis1_SLICE_207 \dis1/SLICE_207 ( .D1(\dis1/n5466 ), .A1(\dis1/n454 ), 
    .D0(\dis1/n5466 ), .C0(\dis1/n455 ), .DI1(\dis1/n146 ), .DI0(\dis1/n147 ), 
    .CE(\dis1/clk_266_0_keep_enable_21 ), .LSR(reset_N), .CLK(clk_266_0), 
    .F0(\dis1/n147 ), .Q0(\dis1/line_cnt_12 ), .F1(\dis1/n146 ), 
    .Q1(\dis1/line_cnt_13 ));
  dis1_SLICE_208 \dis1/SLICE_208 ( .D1(\dis1/n452 ), .B1(\dis1/n5466 ), 
    .B0(\dis1/n5466 ), .A0(\dis1/n453 ), .DI1(\dis1/n144 ), .DI0(\dis1/n145 ), 
    .CE(\dis1/clk_266_0_keep_enable_21 ), .LSR(reset_N), .CLK(clk_266_0), 
    .F0(\dis1/n145 ), .Q0(\dis1/line_cnt_14 ), .F1(\dis1/n144 ), 
    .Q1(\dis1/line_cnt_15 ));
  dis1_SLICE_209 \dis1/SLICE_209 ( .D1(\dis1/n5466 ), .C1(\dis1/n450 ), 
    .D0(\dis1/n5466 ), .B0(\dis1/n451 ), .DI1(\dis1/n142 ), .DI0(\dis1/n143 ), 
    .CE(\dis1/clk_266_0_keep_enable_21 ), .LSR(reset_N), .CLK(clk_266_0), 
    .F0(\dis1/n143 ), .Q0(\dis1/line_cnt_16 ), .F1(\dis1/n142 ), 
    .Q1(\dis1/line_cnt_17 ));
  dis1_SLICE_210 \dis1/SLICE_210 ( .D1(\dis1/n5466 ), .B1(\dis1/n448 ), 
    .D0(\dis1/n5466 ), .A0(\dis1/n449 ), .DI1(\dis1/n140 ), .DI0(\dis1/n141 ), 
    .CE(\dis1/clk_266_0_keep_enable_21 ), .LSR(reset_N), .CLK(clk_266_0), 
    .F0(\dis1/n141 ), .Q0(\dis1/line_cnt_18 ), .F1(\dis1/n140 ), 
    .Q1(\dis1/line_cnt_19 ));
  dis1_SLICE_211 \dis1/SLICE_211 ( .B0(\dis1/n5466 ), .A0(\dis1/n447 ), 
    .DI0(\dis1/n139 ), .CE(\dis1/clk_266_0_keep_enable_21 ), .LSR(reset_N), 
    .CLK(clk_266_0), .F0(\dis1/n139 ), .Q0(\dis1/line_cnt_20 ));
  dis1_SLICE_212 \dis1/SLICE_212 ( .D1(\dis1/line_cnt_0 ), 
    .C1(\dis1/line_cnt_1 ), .B1(\dis1/line_cnt_2 ), .A1(\dis1/line_cnt_4 ), 
    .D0(\dis1/n6_adj_680 ), .C0(\dis1/n5 ), .B0(\dis1/n5501 ), 
    .A0(\dis1/n9565 ), .DI0(\dis1/v_den_N_569 ), .LSR(reset_N), 
    .CLK(clk_266_0), .F0(\dis1/v_den_N_569 ), .Q0(\dis1/v_den ), 
    .F1(\dis1/n5 ));
  dis1_SLICE_213 \dis1/SLICE_213 ( .D0(\dis1/line_cnt_0 ), 
    .C0(\dis1/line_cnt_2 ), .B0(\dis1/line_cnt_1 ), .DI0(\dis1/n14704 ), 
    .LSR(\dis1/n18896 ), .CLK(clk_266_0), .F0(\dis1/n14704 ), .Q0(\dis1/vs ));
  dis2_SLICE_214 \dis2/SLICE_214 ( .D1(\dis2/pix_cnt_5 ), 
    .A1(\dis2/pix_cnt_4 ), .D0(\dis2/pix_cnt_6 ), .C0(\dis2/n5641 ), 
    .B0(\dis2/n21300 ), .A0(\dis2/n12 ), .DI0(\dis2/h_den_N_533 ), 
    .LSR(reset_N), .CLK(clk_266_1), .F0(\dis2/h_den_N_533 ), .Q0(\dis2/h_den ), 
    .F1(\dis2/n12 ));
  dis2_SLICE_215 \dis2/SLICE_215 ( .D1(\dis2/n22 ), .C1(\dis2/pix_cnt_16 ), 
    .B1(\dis2/pix_cnt_17 ), .A1(\dis2/n18 ), .D0(\dis2/pix_cnt_11 ), 
    .C0(\dis2/n9754 ), .B0(reset_N), .A0(\dis2/pix_cnt_6 ), 
    .DI0(\dis2/n20232 ), .LSR(\dis2/pix_cnt_5 ), .CLK(clk_266_1), 
    .F0(\dis2/n20232 ), .Q0(\dis2/hs ), .F1(\dis2/n9754 ));
  dis2_SLICE_216 \dis2/SLICE_216 ( .D1(\dis2/n466 ), .B1(\dis2/n5571 ), 
    .C0(\dis2/n467 ), .B0(\dis2/n5571 ), .DI1(\dis2/n158 ), .DI0(\dis2/n159 ), 
    .CE(\dis2/clk_266_1_keep_enable_21 ), .LSR(reset_N), .CLK(clk_266_1), 
    .F0(\dis2/n159 ), .Q0(\dis2/line_cnt_0 ), .F1(\dis2/n158 ), 
    .Q1(\dis2/line_cnt_1 ));
  dis2_SLICE_217 \dis2/SLICE_217 ( .D1(\dis2/n464 ), .B1(\dis2/n5571 ), 
    .C0(\dis2/n465 ), .B0(\dis2/n5571 ), .DI1(\dis2/n156 ), .DI0(\dis2/n157 ), 
    .CE(\dis2/clk_266_1_keep_enable_21 ), .LSR(reset_N), .CLK(clk_266_1), 
    .F0(\dis2/n157 ), .Q0(\dis2/line_cnt_2 ), .F1(\dis2/n156 ), 
    .Q1(\dis2/line_cnt_3 ));
  dis2_SLICE_218 \dis2/SLICE_218 ( .D1(\dis2/n462 ), .B1(\dis2/n5571 ), 
    .B0(\dis2/n5571 ), .A0(\dis2/n463 ), .DI1(\dis2/n154 ), .DI0(\dis2/n155 ), 
    .CE(\dis2/clk_266_1_keep_enable_21 ), .LSR(reset_N), .CLK(clk_266_1), 
    .F0(\dis2/n155 ), .Q0(\dis2/line_cnt_4 ), .F1(\dis2/n154 ), 
    .Q1(\dis2/line_cnt_5 ));
  dis2_SLICE_219 \dis2/SLICE_219 ( .D1(\dis2/n5571 ), .A1(\dis2/n460 ), 
    .D0(\dis2/n5571 ), .A0(\dis2/n461 ), .DI1(\dis2/n152 ), .DI0(\dis2/n153 ), 
    .CE(\dis2/clk_266_1_keep_enable_21 ), .LSR(reset_N), .CLK(clk_266_1), 
    .F0(\dis2/n153 ), .Q0(\dis2/line_cnt_6 ), .F1(\dis2/n152 ), 
    .Q1(\dis2/line_cnt_7 ));
  dis2_SLICE_220 \dis2/SLICE_220 ( .D1(\dis2/n458 ), .B1(\dis2/n5571 ), 
    .C0(\dis2/n459 ), .A0(\dis2/n5571 ), .DI1(\dis2/n150 ), .DI0(\dis2/n151 ), 
    .CE(\dis2/clk_266_1_keep_enable_21 ), .LSR(reset_N), .CLK(clk_266_1), 
    .F0(\dis2/n151 ), .Q0(\dis2/line_cnt_8 ), .F1(\dis2/n150 ), 
    .Q1(\dis2/line_cnt_9 ));
  dis2_SLICE_221 \dis2/SLICE_221 ( .D1(\dis2/n5571 ), .A1(\dis2/n456 ), 
    .D0(\dis2/n5571 ), .A0(\dis2/n457 ), .DI1(\dis2/n148 ), .DI0(\dis2/n149 ), 
    .CE(\dis2/clk_266_1_keep_enable_21 ), .LSR(reset_N), .CLK(clk_266_1), 
    .F0(\dis2/n149 ), .Q0(\dis2/line_cnt_10 ), .F1(\dis2/n148 ), 
    .Q1(\dis2/line_cnt_11 ));
  dis2_SLICE_222 \dis2/SLICE_222 ( .D1(\dis2/n454 ), .A1(\dis2/n5571 ), 
    .D0(\dis2/n455 ), .B0(\dis2/n5571 ), .DI1(\dis2/n146 ), .DI0(\dis2/n147 ), 
    .CE(\dis2/clk_266_1_keep_enable_21 ), .LSR(reset_N), .CLK(clk_266_1), 
    .F0(\dis2/n147 ), .Q0(\dis2/line_cnt_12 ), .F1(\dis2/n146 ), 
    .Q1(\dis2/line_cnt_13 ));
  dis2_SLICE_223 \dis2/SLICE_223 ( .D1(\dis2/n5571 ), .C1(\dis2/n452 ), 
    .D0(\dis2/n5571 ), .B0(\dis2/n453 ), .DI1(\dis2/n144 ), .DI0(\dis2/n145 ), 
    .CE(\dis2/clk_266_1_keep_enable_21 ), .LSR(reset_N), .CLK(clk_266_1), 
    .F0(\dis2/n145 ), .Q0(\dis2/line_cnt_14 ), .F1(\dis2/n144 ), 
    .Q1(\dis2/line_cnt_15 ));
  dis2_SLICE_224 \dis2/SLICE_224 ( .D1(\dis2/n5571 ), .B1(\dis2/n450 ), 
    .D0(\dis2/n5571 ), .C0(\dis2/n451 ), .DI1(\dis2/n142 ), .DI0(\dis2/n143 ), 
    .CE(\dis2/clk_266_1_keep_enable_21 ), .LSR(reset_N), .CLK(clk_266_1), 
    .F0(\dis2/n143 ), .Q0(\dis2/line_cnt_16 ), .F1(\dis2/n142 ), 
    .Q1(\dis2/line_cnt_17 ));
  dis2_SLICE_225 \dis2/SLICE_225 ( .D1(\dis2/n5571 ), .A1(\dis2/n448 ), 
    .D0(\dis2/n5571 ), .B0(\dis2/n449 ), .DI1(\dis2/n140 ), .DI0(\dis2/n141 ), 
    .CE(\dis2/clk_266_1_keep_enable_21 ), .LSR(reset_N), .CLK(clk_266_1), 
    .F0(\dis2/n141 ), .Q0(\dis2/line_cnt_18 ), .F1(\dis2/n140 ), 
    .Q1(\dis2/line_cnt_19 ));
  dis2_SLICE_226 \dis2/SLICE_226 ( .D0(\dis2/n5571 ), .C0(\dis2/n447 ), 
    .DI0(\dis2/n139 ), .CE(\dis2/clk_266_1_keep_enable_21 ), .LSR(reset_N), 
    .CLK(clk_266_1), .F0(\dis2/n139 ), .Q0(\dis2/line_cnt_20 ));
  dis2_SLICE_227 \dis2/SLICE_227 ( .D1(\dis2/line_cnt_4 ), 
    .C1(\dis2/line_cnt_2 ), .B1(\dis2/line_cnt_1 ), .A1(\dis2/line_cnt_0 ), 
    .D0(\dis2/n5 ), .C0(\dis2/n6_adj_685 ), .B0(\dis2/n5606 ), 
    .A0(\dis2/n9570 ), .DI0(\dis2/v_den_N_569 ), .LSR(reset_N), 
    .CLK(clk_266_1), .F0(\dis2/v_den_N_569 ), .Q0(\dis2/v_den ), 
    .F1(\dis2/n5 ));
  dis2_SLICE_228 \dis2/SLICE_228 ( .C0(\dis2/line_cnt_0 ), 
    .B0(\dis2/line_cnt_2 ), .A0(\dis2/line_cnt_1 ), .DI0(\dis2/n14712 ), 
    .LSR(\dis2/n18897 ), .CLK(clk_266_1), .F0(\dis2/n14712 ), .Q0(\dis2/vs ));
  iot_100_SLICE_229 \iot_100/SLICE_229 ( .D1(rng1_out_1), 
    .C1(\iot_100/n21370 ), .B1(\iot_100/pulse_cnt_0 ), 
    .A1(\iot_100/pulse_cnt_1 ), .D0(\iot_100/n21370 ), .B0(rng1_out_0), 
    .A0(\iot_100/pulse_cnt_0 ), .DI1(\iot_100/pulse_cnt_3_N_608_1 ), 
    .DI0(\iot_100/pulse_cnt_3_N_608_0 ), .LSR(reset_N), .CLK(\pll1_cnt400[1] ), 
    .F0(\iot_100/pulse_cnt_3_N_608_0 ), .Q0(\iot_100/pulse_cnt_0 ), 
    .F1(\iot_100/pulse_cnt_3_N_608_1 ), .Q1(\iot_100/pulse_cnt_1 ));
  iot_100_SLICE_230 \iot_100/SLICE_230 ( .D1(rng1_out_3), 
    .C1(\iot_100/n21426 ), .B1(\iot_100/pulse_cnt_2 ), 
    .A1(\iot_100/pulse_cnt_3 ), .D0(\iot_100/pulse_cnt_3 ), 
    .C0(\iot_100/n21426 ), .B0(rng1_out_2), .A0(\iot_100/pulse_cnt_2 ), 
    .DI1(\iot_100/pulse_cnt_3_N_608_3 ), .DI0(\iot_100/pulse_cnt_3_N_608_2 ), 
    .LSR(reset_N), .CLK(\pll1_cnt400[1] ), .F0(\iot_100/pulse_cnt_3_N_608_2 ), 
    .Q0(\iot_100/pulse_cnt_2 ), .F1(\iot_100/pulse_cnt_3_N_608_3 ), 
    .Q1(\iot_100/pulse_cnt_3 ));
  iot_100_SLICE_231 \iot_100/SLICE_231 ( .D1(\iot_100/pulse_cnt_1 ), 
    .B1(\iot_100/pulse_cnt_0 ), .D0(\iot_100/pulse_cnt_1 ), 
    .C0(\iot_100/pulse_cnt_2 ), .B0(\iot_100/pulse_cnt_0 ), 
    .A0(\iot_100/pulse_cnt_3 ), .DI0(\iot_100/n21370 ), .LSR(reset_N), 
    .CLK(\pll1_cnt400[1] ), .F0(\iot_100/n21370 ), .Q0(iot_out_100_c), 
    .F1(\iot_100/n21426 ));
  SLICE_236 SLICE_236( .D1(leds_c_2), .C1(leds_c_5), .B1(leds_c_6), 
    .A1(leds_c_3), .D0(leds_c_4), .C0(leds_c_1), .B0(n20469), .A0(leds_c_0), 
    .DI0(n21367), .CLK(\leds_div[10] ), .F0(n21367), .Q0(leds_c_6), 
    .F1(n20469));
  SLICE_237 SLICE_237( .A0(n2), .DI0(n15), .CLK(clk_240_0), .F0(n15), .Q0(n2));
  ps1_SLICE_239 \ps1/SLICE_239 ( .D1(\ps1/bit_clk_1 ), .C1(\ps1/n21351 ), 
    .B1(\ps1/bit_clk_0 ), .A1(\ps1/n8559 ), .C0(\ps1/n21351 ), 
    .B0(\ps1/bit_clk_0 ), .A0(\ps1/n8559 ), .DI1(\ps1/n24 ), 
    .DI0(\ps1/n18983 ), .LSR(reset_N), .CLK(ps1_ck), .F0(\ps1/n18983 ), 
    .Q0(\ps1/bit_clk_0 ), .F1(\ps1/n24 ), .Q1(\ps1/bit_clk_1 ));
  ps1_SLICE_240 \ps1/SLICE_240 ( .D1(\ps1/bit_clk_2 ), .C1(\ps1/bit_clk_0 ), 
    .B1(\ps1/clk_dis_N_443 ), .A1(\ps1/bit_clk_1 ), .D0(\ps1/bit_clk_1 ), 
    .C0(\ps1/bit_clk_0 ), .B0(\ps1/clk_dis_N_443 ), .A0(\ps1/bit_clk_2 ), 
    .DI0(\ps1/n19297 ), .LSR(reset_N), .CLK(ps1_ck), .F0(\ps1/n19297 ), 
    .Q0(\ps1/bit_clk_2 ), .F1(\ps1/n21351 ));
  ps1_SLICE_242 \ps1/SLICE_242 ( .D1(\ps1/clk_dis_N_443 ), .C1(\ps1/n21402 ), 
    .B1(\ps1/n9 ), .A1(\ps1/bit_clk_2 ), .D0(\ps1/n21476 ), .B0(\ps1/n8559 ), 
    .A0(\ps1/clk_dis_N_443 ), .DI0(\ps1/n21795 ), .LSR(reset_N), .CLK(ps1_ck), 
    .F0(\ps1/n21795 ), .Q0(\ps1/clk_dis_N_443 ), .F1(\ps1/n8559 ));
  ps1_SLICE_244 \ps1/SLICE_244 ( .D1(\ps1/bit_clk_2 ), .C1(\ps1/bit_clk_0 ), 
    .A1(\ps1/bit_clk_1 ), .D0(\ps1/clk_dis_N_443 ), .C0(\ps1/n21438 ), 
    .B0(\ps1/parity ), .A0(\ps1/l_out ), .DI0(\ps1/parity_N_440 ), 
    .CE(\ps1/clk_in_N_414_enable_7 ), .CLK(ps1_ck), .F0(\ps1/parity_N_440 ), 
    .Q0(\ps1/parity ), .F1(\ps1/n21476 ));
  ps1_SLICE_245 \ps1/SLICE_245 ( .D1(\ps1/rnd_del_1 ), .C1(\ps1/rnd_reg_1 ), 
    .B1(\ps1/rnd_del_0 ), .A1(\ps1/n21320 ), .D0(reset_N), 
    .C0(\ps1/rnd_del_0 ), .B0(\ps1/rnd_reg_0 ), .A0(\ps1/n9 ), 
    .DI1(\ps1/rnd_del_4_N_419_1 ), .DI0(\ps1/rnd_del_4_N_419_0 ), 
    .CE(\ps1/clk_in_N_414_enable_6 ), .CLK(ps1_ck), 
    .F0(\ps1/rnd_del_4_N_419_0 ), .Q0(\ps1/rnd_del_0 ), 
    .F1(\ps1/rnd_del_4_N_419_1 ), .Q1(\ps1/rnd_del_1 ));
  ps1_SLICE_246 \ps1/SLICE_246 ( .D1(\ps1/n21320 ), .C1(\ps1/n21365 ), 
    .B1(\ps1/rnd_reg_3 ), .A1(\ps1/rnd_del_3 ), .D0(\ps1/n21418 ), 
    .C0(\ps1/n21320 ), .B0(\ps1/rnd_reg_2 ), .A0(\ps1/rnd_del_2 ), 
    .DI1(\ps1/rnd_del_4_N_419_3 ), .DI0(\ps1/rnd_del_4_N_419_2 ), 
    .CE(\ps1/clk_in_N_414_enable_6 ), .CLK(ps1_ck), 
    .F0(\ps1/rnd_del_4_N_419_2 ), .Q0(\ps1/rnd_del_2 ), 
    .F1(\ps1/rnd_del_4_N_419_3 ), .Q1(\ps1/rnd_del_3 ));
  ps1_SLICE_247 \ps1/SLICE_247 ( .D1(\ps1/rnd_del_1 ), .C1(\ps1/rnd_del_2 ), 
    .B1(\ps1/rnd_del_0 ), .A1(\ps1/rnd_del_3 ), .D0(\ps1/rnd_del_4 ), 
    .C0(\ps1/rnd_reg_4 ), .B0(\ps1/n8 ), .A0(\ps1/n21320 ), 
    .DI0(\ps1/rnd_del_4_N_419_4 ), .CE(\ps1/clk_in_N_414_enable_6 ), 
    .CLK(ps1_ck), .F0(\ps1/rnd_del_4_N_419_4 ), .Q0(\ps1/rnd_del_4 ), 
    .F1(\ps1/n8 ));
  SLICE_251 SLICE_251( .C1(n20049), .B1(ps1_div_2), .D0(ps1_div_4), 
    .C0(n6_adj_750), .B0(ps1_div_1), .A0(ps1_ck), .DI0(ps1_ck_N_215), 
    .CE(reset_N), .CLK(\usb_clo[2][2] ), .F0(ps1_ck_N_215), .Q0(ps1_ck), 
    .F1(n6_adj_750));
  ps1_SLICE_252 \ps1/SLICE_252 ( .D1(\ps1/l_out ), .C1(\ps1/clk_dis_N_443 ), 
    .B1(\ps1/bit_clk_0 ), .A1(\ps1/answer ), .D0(\ps1/n21157 ), 
    .C0(\ps1/n21160 ), .A0(\ps1/bit_clk_1 ), .DI0(\ps1/data_out_N_434 ), 
    .CE(\ps1/clk_in_N_414_enable_8 ), .CLK(ps1_ck), .F0(\ps1/data_out_N_434 ), 
    .Q0(ps1_d_c), .F1(\ps1/n21157 ));
  ps2_SLICE_254 \ps2/SLICE_254 ( .D1(\ps2/bit_clk_1 ), .C1(\ps2/n21349 ), 
    .B1(\ps2/bit_clk_0 ), .A1(\ps2/n21350 ), .D0(\ps2/n21349 ), 
    .C0(\ps2/bit_clk_0 ), .A0(\ps2/n21350 ), .DI1(\ps2/n24 ), 
    .DI0(\ps2/n18985 ), .LSR(reset_N), .CLK(ps2_ck), .F0(\ps2/n18985 ), 
    .Q0(\ps2/bit_clk_0 ), .F1(\ps2/n24 ), .Q1(\ps2/bit_clk_1 ));
  ps2_SLICE_255 \ps2/SLICE_255 ( .D1(\ps2/bit_clk_1 ), 
    .C1(\ps2/clk_dis_N_443 ), .B1(\ps2/bit_clk_0 ), .A1(\ps2/bit_clk_2 ), 
    .D0(\ps2/bit_clk_1 ), .C0(\ps2/clk_dis_N_443 ), .B0(\ps2/bit_clk_0 ), 
    .A0(\ps2/bit_clk_2 ), .DI0(\ps2/n19293 ), .LSR(reset_N), .CLK(ps2_ck), 
    .F0(\ps2/n19293 ), .Q0(\ps2/bit_clk_2 ), .F1(\ps2/n21349 ));
  ps2_SLICE_257 \ps2/SLICE_257 ( .D1(\ps2/rnd_del_2 ), .C1(\ps2/rnd_del_0 ), 
    .B1(\ps2/n6 ), .A1(\ps2/rnd_del_3 ), .D0(\ps2/clk_dis_N_443 ), 
    .C0(\ps2/n21397 ), .B0(\ps2/bit_clk_2 ), .A0(\ps2/n9 ), .DI0(\ps2/n21111 ), 
    .LSR(reset_N), .CLK(ps2_ck), .F0(\ps2/n21111 ), .Q0(\ps2/clk_dis_N_443 ), 
    .F1(\ps2/n9 ));
  ps2_SLICE_259 \ps2/SLICE_259 ( .D0(\ps2/clk_dis_N_443 ), .C0(\ps2/l_out ), 
    .B0(\ps2/n9304 ), .A0(\ps2/parity ), .DI0(\ps2/parity_N_440 ), 
    .CE(\ps2/clk_in_N_414_enable_9 ), .CLK(ps2_ck), .F0(\ps2/parity_N_440 ), 
    .Q0(\ps2/parity ));
  ps2_SLICE_260 \ps2/SLICE_260 ( .D1(\ps2/rnd_del_0 ), .C1(\ps2/n21317 ), 
    .B1(\ps2/rnd_reg_1 ), .A1(\ps2/rnd_del_1 ), .D0(\ps2/rnd_del_0 ), 
    .C0(reset_N), .B0(\ps2/rnd_reg_0 ), .A0(\ps2/n9 ), 
    .DI1(\ps2/rnd_del_4_N_419_1 ), .DI0(\ps2/rnd_del_4_N_419_0 ), 
    .CE(\ps2/clk_in_N_414_enable_5 ), .CLK(ps2_ck), 
    .F0(\ps2/rnd_del_4_N_419_0 ), .Q0(\ps2/rnd_del_0 ), 
    .F1(\ps2/rnd_del_4_N_419_1 ), .Q1(\ps2/rnd_del_1 ));
  ps2_SLICE_261 \ps2/SLICE_261 ( .D1(\ps2/rnd_del_3 ), .C1(\ps2/rnd_reg_3 ), 
    .B1(\ps2/n21346 ), .A1(\ps2/n21317 ), .D0(\ps2/n21317 ), 
    .C0(\ps2/rnd_del_2 ), .B0(\ps2/rnd_reg_2 ), .A0(\ps2/n21396 ), 
    .DI1(\ps2/rnd_del_4_N_419_3 ), .DI0(\ps2/rnd_del_4_N_419_2 ), 
    .CE(\ps2/clk_in_N_414_enable_5 ), .CLK(ps2_ck), 
    .F0(\ps2/rnd_del_4_N_419_2 ), .Q0(\ps2/rnd_del_2 ), 
    .F1(\ps2/rnd_del_4_N_419_3 ), .Q1(\ps2/rnd_del_3 ));
  ps2_SLICE_262 \ps2/SLICE_262 ( .D1(\ps2/n9 ), .B1(reset_N), .D0(\ps2/n8 ), 
    .C0(\ps2/rnd_del_4 ), .B0(\ps2/rnd_reg_4 ), .A0(\ps2/n21317 ), 
    .DI0(\ps2/rnd_del_4_N_419_4 ), .CE(\ps2/clk_in_N_414_enable_5 ), 
    .CLK(ps2_ck), .F0(\ps2/rnd_del_4_N_419_4 ), .Q0(\ps2/rnd_del_4 ), 
    .F1(\ps2/n21317 ));
  SLICE_266 SLICE_266( .D1(ps2_div_2), .A1(n20029), .D0(ps2_div_4), 
    .C0(ps2_ck), .B0(n6_adj_733), .A0(ps2_div_3), .DI0(ps2_ck_N_218), 
    .CE(reset_N), .CLK(\usb_clo[2][2] ), .F0(ps2_ck_N_218), .Q0(ps2_ck), 
    .F1(n6_adj_733));
  ps2_SLICE_267 \ps2/SLICE_267 ( .D1(\ps2/clk_dis_N_443 ), .C1(\ps2/answer ), 
    .B1(\ps2/l_out ), .A1(\ps2/bit_clk_0 ), .D0(\ps2/bit_clk_1 ), 
    .C0(\ps2/n21250 ), .B0(\ps2/n21247 ), .DI0(\ps2/data_out_N_434 ), 
    .CE(\ps2/clk_in_N_414_enable_8 ), .CLK(ps2_ck), .F0(\ps2/data_out_N_434 ), 
    .Q0(ps2_d_c), .F1(\ps2/n21247 ));
  ps3_SLICE_269 \ps3/SLICE_269 ( .D1(\ps3/bit_clk_0 ), .C1(\ps3/bit_clk_1 ), 
    .B1(\ps3/n21383 ), .A1(\ps3/n8202 ), .D0(\ps3/bit_clk_0 ), 
    .B0(\ps3/n21383 ), .A0(\ps3/n8202 ), .DI1(\ps3/n24 ), .DI0(\ps3/n18981 ), 
    .LSR(reset_N), .CLK(ps3_ck), .F0(\ps3/n18981 ), .Q0(\ps3/bit_clk_0 ), 
    .F1(\ps3/n24 ), .Q1(\ps3/bit_clk_1 ));
  ps3_SLICE_270 \ps3/SLICE_270 ( .D1(\ps3/clk_dis_N_443 ), 
    .C1(\ps3/bit_clk_1 ), .B1(\ps3/bit_clk_2 ), .A1(\ps3/bit_clk_0 ), 
    .D0(\ps3/clk_dis_N_443 ), .C0(\ps3/bit_clk_1 ), .B0(\ps3/bit_clk_0 ), 
    .A0(\ps3/bit_clk_2 ), .DI0(\ps3/n19291 ), .LSR(reset_N), .CLK(ps3_ck), 
    .F0(\ps3/n19291 ), .Q0(\ps3/bit_clk_2 ), .F1(\ps3/n21383 ));
  ps3_SLICE_272 \ps3/SLICE_272 ( .D1(\ps3/clk_dis_N_443 ), .C1(\ps3/n21437 ), 
    .B1(\ps3/n9 ), .A1(\ps3/bit_clk_2 ), .C0(\ps3/n8202 ), .B0(\ps3/n21491 ), 
    .A0(\ps3/clk_dis_N_443 ), .DI0(\ps3/n21794 ), .LSR(reset_N), .CLK(ps3_ck), 
    .F0(\ps3/n21794 ), .Q0(\ps3/clk_dis_N_443 ), .F1(\ps3/n8202 ));
  ps3_SLICE_274 \ps3/SLICE_274 ( .D0(\ps3/parity ), .C0(\ps3/n21421 ), 
    .B0(\ps3/clk_dis_N_443 ), .A0(\ps3/l_out ), .DI0(\ps3/parity_N_440 ), 
    .CE(\ps3/clk_in_N_414_enable_4 ), .CLK(ps3_ck), .F0(\ps3/parity_N_440 ), 
    .Q0(\ps3/parity ));
  ps3_SLICE_275 \ps3/SLICE_275 ( .D1(\ps3/rnd_del_0 ), .C1(\ps3/n21312 ), 
    .B1(\ps3/rnd_reg_1 ), .A1(\ps3/rnd_del_1 ), .D0(\ps3/n9 ), 
    .C0(\ps3/rnd_del_0 ), .B0(reset_N), .A0(\ps3/rnd_reg_0 ), 
    .DI1(\ps3/rnd_del_4_N_419_1 ), .DI0(\ps3/rnd_del_4_N_419_0 ), 
    .CE(\ps3/clk_in_N_414_enable_10 ), .CLK(ps3_ck), 
    .F0(\ps3/rnd_del_4_N_419_0 ), .Q0(\ps3/rnd_del_0 ), 
    .F1(\ps3/rnd_del_4_N_419_1 ), .Q1(\ps3/rnd_del_1 ));
  ps3_SLICE_276 \ps3/SLICE_276 ( .D1(\ps3/n21366 ), .C1(\ps3/rnd_del_3 ), 
    .B1(\ps3/rnd_reg_3 ), .A1(\ps3/n21312 ), .D0(\ps3/rnd_del_2 ), 
    .C0(\ps3/rnd_reg_2 ), .B0(\ps3/n21420 ), .A0(\ps3/n21312 ), 
    .DI1(\ps3/rnd_del_4_N_419_3 ), .DI0(\ps3/rnd_del_4_N_419_2 ), 
    .CE(\ps3/clk_in_N_414_enable_10 ), .CLK(ps3_ck), 
    .F0(\ps3/rnd_del_4_N_419_2 ), .Q0(\ps3/rnd_del_2 ), 
    .F1(\ps3/rnd_del_4_N_419_3 ), .Q1(\ps3/rnd_del_3 ));
  ps3_SLICE_277 \ps3/SLICE_277 ( .D1(\ps3/rnd_del_1 ), .C1(\ps3/rnd_del_2 ), 
    .B1(\ps3/rnd_del_0 ), .A1(\ps3/rnd_del_3 ), .D0(\ps3/rnd_reg_4 ), 
    .C0(\ps3/n21312 ), .B0(\ps3/rnd_del_4 ), .A0(\ps3/n8 ), 
    .DI0(\ps3/rnd_del_4_N_419_4 ), .CE(\ps3/clk_in_N_414_enable_10 ), 
    .CLK(ps3_ck), .F0(\ps3/rnd_del_4_N_419_4 ), .Q0(\ps3/rnd_del_4 ), 
    .F1(\ps3/n8 ));
  SLICE_281 SLICE_281( .C1(\ps3/clk_dis ), .B1(ps3_ck), .D0(ps3_div_5), 
    .C0(n20040), .B0(ps3_ck), .A0(ps3_div_0), .DI0(ps3_ck_N_221), .CE(reset_N), 
    .CLK(\usb_clo[2][2] ), .F0(ps3_ck_N_221), .Q0(ps3_ck), .F1(ps3_c_c));
  ps3_SLICE_282 \ps3/SLICE_282 ( .D1(\ps3/answer ), .C1(\ps3/bit_clk_0 ), 
    .B1(\ps3/l_out ), .A1(\ps3/clk_dis_N_443 ), .D0(\ps3/bit_clk_1 ), 
    .C0(\ps3/n21259 ), .A0(\ps3/n21262 ), .DI0(\ps3/data_out_N_434 ), 
    .CE(\ps3/clk_in_N_414_enable_3 ), .CLK(ps3_ck), .F0(\ps3/data_out_N_434 ), 
    .Q0(ps3_d_c), .F1(\ps3/n21259 ));
  ps4_SLICE_284 \ps4/SLICE_284 ( .D1(\ps4/bit_clk_0 ), .A1(\ps4/bit_clk_1 ), 
    .A0(\ps4/bit_clk_0 ), .DI1(\ps4/n24 ), .DI0(\ps4/n25 ), 
    .CE(\ps4/clk_in_N_414_enable_10 ), .LSR(\ps4/n10836 ), .CLK(ps4_ck), 
    .F0(\ps4/n25 ), .Q0(\ps4/bit_clk_0 ), .F1(\ps4/n24 ), .Q1(\ps4/bit_clk_1 ));
  ps4_SLICE_285 \ps4/SLICE_285 ( .D1(\ps4/bit_clk_0 ), .C1(\ps4/bit_clk_3 ), 
    .B1(\ps4/bit_clk_2 ), .A1(\ps4/bit_clk_1 ), .D0(\ps4/bit_clk_0 ), 
    .B0(\ps4/bit_clk_2 ), .A0(\ps4/bit_clk_1 ), .DI1(\ps4/n22 ), 
    .DI0(\ps4/n23 ), .CE(\ps4/clk_in_N_414_enable_10 ), .LSR(\ps4/n10836 ), 
    .CLK(ps4_ck), .F0(\ps4/n23 ), .Q0(\ps4/bit_clk_2 ), .F1(\ps4/n22 ), 
    .Q1(\ps4/bit_clk_3 ));
  ps4_SLICE_286 \ps4/SLICE_286 ( .D1(\ps4/bit_clk_0 ), .B1(\ps4/bit_clk_1 ), 
    .D0(reset_N), .C0(\ps4/bit_clk_3 ), .B0(\ps4/n21388 ), 
    .A0(\ps4/bit_clk_2 ), .DI0(\ps4/clk_dis_N_442 ), 
    .CE(\ps4/clk_in_N_414_enable_8 ), .CLK(ps4_ck), .F0(\ps4/clk_dis_N_442 ), 
    .Q0(\ps4/clk_dis ), .F1(\ps4/n21388 ));
  ps4_SLICE_288 \ps4/SLICE_288 ( .D0(\ps4/n9298 ), .C0(\ps4/bit_clk_3 ), 
    .B0(\ps4/l_out ), .A0(\ps4/parity ), .DI0(\ps4/parity_N_440 ), 
    .CE(\ps4/clk_in_N_414_enable_3 ), .CLK(ps4_ck), .F0(\ps4/parity_N_440 ), 
    .Q0(\ps4/parity ));
  ps4_SLICE_289 \ps4/SLICE_289 ( .D1(\ps4/rnd_del_0 ), .C1(\ps4/n21311 ), 
    .B1(\ps4/rnd_reg_1 ), .A1(\ps4/rnd_del_1 ), .D0(reset_N), .C0(\ps4/n9 ), 
    .B0(\ps4/rnd_reg_0 ), .A0(\ps4/rnd_del_0 ), .DI1(\ps4/rnd_del_4_N_419_1 ), 
    .DI0(\ps4/rnd_del_4_N_419_0 ), .CE(\ps4/clk_dis_N_442 ), .CLK(ps4_ck), 
    .F0(\ps4/rnd_del_4_N_419_0 ), .Q0(\ps4/rnd_del_0 ), 
    .F1(\ps4/rnd_del_4_N_419_1 ), .Q1(\ps4/rnd_del_1 ));
  ps4_SLICE_290 \ps4/SLICE_290 ( .D1(\ps4/n21364 ), .C1(\ps4/n21311 ), 
    .B1(\ps4/rnd_del_3 ), .A1(\ps4/rnd_reg_3 ), .D0(\ps4/rnd_reg_2 ), 
    .C0(\ps4/n21311 ), .B0(\ps4/n21419 ), .A0(\ps4/rnd_del_2 ), 
    .DI1(\ps4/rnd_del_4_N_419_3 ), .DI0(\ps4/rnd_del_4_N_419_2 ), 
    .CE(\ps4/clk_dis_N_442 ), .CLK(ps4_ck), .F0(\ps4/rnd_del_4_N_419_2 ), 
    .Q0(\ps4/rnd_del_2 ), .F1(\ps4/rnd_del_4_N_419_3 ), .Q1(\ps4/rnd_del_3 ));
  ps4_SLICE_291 \ps4/SLICE_291 ( .D1(\ps4/rnd_del_3 ), .C1(\ps4/rnd_del_1 ), 
    .B1(\ps4/rnd_del_0 ), .A1(\ps4/rnd_del_2 ), .D0(\ps4/n8 ), 
    .C0(\ps4/n21311 ), .B0(\ps4/rnd_reg_4 ), .A0(\ps4/rnd_del_4 ), 
    .DI0(\ps4/rnd_del_4_N_419_4 ), .CE(\ps4/clk_dis_N_442 ), .CLK(ps4_ck), 
    .F0(\ps4/rnd_del_4_N_419_4 ), .Q0(\ps4/rnd_del_4 ), .F1(\ps4/n8 ));
  SLICE_295 SLICE_295( .B1(ps4_div_1), .A1(n20037), .D0(ps4_div_5), 
    .C0(n6_adj_738), .B0(ps4_div_2), .A0(ps4_ck), .DI0(ps4_ck_N_224), 
    .CE(reset_N), .CLK(\usb_clo[2][2] ), .F0(ps4_ck_N_224), .Q0(ps4_ck), 
    .F1(n6_adj_738));
  ps4_SLICE_296 \ps4/SLICE_296 ( .D1(\ps4/bit_clk_0 ), .C1(\ps4/bit_clk_3 ), 
    .B1(\ps4/l_out ), .A1(\ps4/answer ), .D0(\ps4/n21124 ), .C0(\ps4/n21121 ), 
    .A0(\ps4/bit_clk_1 ), .DI0(\ps4/data_out_N_434 ), 
    .CE(\ps4/clk_in_N_414_enable_2 ), .CLK(ps4_ck), .F0(\ps4/data_out_N_434 ), 
    .Q0(ps4_d_c), .F1(\ps4/n21121 ));
  SLICE_299 SLICE_299( .D1(rng1_out_3), .C1(osc_out), .B1(rng1_cnt_1), 
    .A1(pll1_cnt400_2), .C0(rng1_out_3), .B0(\rng1/r1_1 ), 
    .DI0(\rng1/rng_out_0__N_623 ), .CLK(rng1_clk_0), 
    .F0(\rng1/rng_out_0__N_623 ), .Q0(rng1_out_0), .F1(xor_out_c_3));
  SLICE_300 SLICE_300( .D1(rng1_cnt_2), .C1(pll2_cnt240_2), .B1(osc_cnt_0), 
    .A1(rng1_out_4), .C0(rng1_out_4), .B0(\rng1/r1_2 ), 
    .DI0(\rng1/rng_out_1__N_620 ), .CLK(rng1_clk_0), 
    .F0(\rng1/rng_out_1__N_620 ), .Q0(rng1_out_1), .F1(xor_out_c_4));
  SLICE_301 SLICE_301( .D1(clk_240_0), .C1(pll1_cnt400_0), .B1(clk_266_0), 
    .A1(rng1_out_1), .B0(\rng1/r1_2 ), .A0(rng1_out_1), 
    .DI0(\rng1/rng_out_2__N_619 ), .CLK(n1435), .F0(\rng1/rng_out_2__N_619 ), 
    .Q0(rng1_out_2), .F1(xor_out_c_1));
  rng1_SLICE_302 \rng1/SLICE_302 ( .D1(\rng1/r1_2 ), .A1(rng1_out_0), 
    .D0(\rng1/r1_2 ), .A0(rng1_out_2), .DI1(\rng1/rng_out_4__N_615 ), 
    .DI0(\rng1/rng_out_3__N_616 ), .CLK(n1435), .F0(\rng1/rng_out_3__N_616 ), 
    .Q0(rng1_out_3), .F1(\rng1/rng_out_4__N_615 ), .Q1(rng1_out_4));
  SLICE_303 SLICE_303( .D1(state_0_adj_719), .C1(n21301), .B1(st_cnt_1), 
    .A1(st_cnt_0), .D0(state_0_adj_719), .C0(st_cnt_0), .B0(reset_N), 
    .A0(n21799), .DI1(\usb_f1/st_cnt_4_N_340_1 ), .DI0(st_cnt_4_N_340_0), 
    .CE(\usb_f1/clk_in_p_enable_27 ), .CLK(clk_240_0), .F0(st_cnt_4_N_340_0), 
    .Q0(st_cnt_0), .F1(\usb_f1/st_cnt_4_N_340_1 ), .Q1(st_cnt_1));
  SLICE_304 SLICE_304( .D1(\usb_f2/n21340 ), .C1(state_1_adj_723), 
    .B1(state_2_adj_722), .D0(reset_N), .C0(n21298), .B0(state_0_adj_724), 
    .A0(st_cnt_0_adj_721), .DI0(st_cnt_4_N_340_0_adj_726), 
    .CE(\usb_f2/clk_in_p_enable_26 ), .CLK(clk_240_2), 
    .F0(st_cnt_4_N_340_0_adj_726), .Q0(st_cnt_0_adj_721), .F1(n21298));
  usb_l1_SLICE_305 \usb_l1/SLICE_305 ( .D1(state_2), .C1(\usb_l1/n18863 ), 
    .B1(state_0), .A1(state_1), .D0(\usb_l1/n21356 ), .C0(\usb_l1/n21412 ), 
    .B0(\usb_l1/n21413 ), .A0(\usb_l1/n21324 ), .DI1(\usb_l1/n23 ), 
    .DI0(\usb_l1/n20153 ), .CE(clk_in_p_enable_29), .CLK(\usb_l1/clk_in_p ), 
    .F0(\usb_l1/n20153 ), .Q0(state_0), .F1(\usb_l1/n23 ), .Q1(state_2));
  usb_l1_SLICE_306 \usb_l1/SLICE_306 ( .D1(state_0), .A1(state_1), 
    .D0(state_2), .C0(\usb_l1/n21408 ), .B0(state_0), .A0(reset_N), 
    .DI0(\usb_l1/n24 ), .M0(\usb_l1/n18863 ), .CE(clk_in_p_enable_29), 
    .CLK(\usb_l1/clk_in_p ), .OFX0(\usb_l1/n24 ), .Q0(state_1));
  SLICE_307 SLICE_307( .D1(reset_N), .C1(\ps4/n9 ), .D0(\usb_l2/n12 ), 
    .C0(reset_N), .A0(state_0_adj_709), .DI0(\usb_l2/n19337 ), 
    .CE(\usb_l2/clk_in_p_enable_25 ), .CLK(\usb_l2/clk_in_p ), 
    .F0(\usb_l2/n19337 ), .Q0(state_0_adj_709), .F1(\ps4/n21311 ));
  usb_l3_SLICE_308 \usb_l3/SLICE_308 ( .D1(state_0_adj_712), .C1(reset_N), 
    .B1(state_2_adj_710), .A1(\usb_l3/n3 ), .D0(reset_N), .C0(\usb_l3/n21793 ), 
    .B0(state_2_adj_710), .A0(state_0_adj_712), .DI0(\usb_l3/n20366 ), 
    .CE(\usb_l3/debug2_c_0_enable_29 ), .CLK(debug2_c_0), .F0(\usb_l3/n20366 ), 
    .Q0(state_0_adj_712), .F1(\usb_l3/debug2_c_0_enable_22 ));
  usb_l4_SLICE_309 \usb_l4/SLICE_309 ( .D1(\usb_l4/st_cnt_0 ), 
    .C1(state_1_adj_715), .B1(\usb_l4/n21380 ), .A1(\usb_l4/n21443 ), 
    .D0(state_2_adj_714), .C0(reset_N), .B0(\usb_l4/n7718 ), 
    .A0(state_0_adj_716), .DI0(\usb_l4/n20463 ), 
    .CE(\usb_l4/clk_in_p_enable_27 ), .CLK(\usb_l4/clk_in_p ), 
    .F0(\usb_l4/n20463 ), .Q0(state_0_adj_716), .F1(\usb_l4/n7718 ));
  usb_f1_SLICE_310 \usb_f1/SLICE_310 ( .D1(bit_cnt_0), .C1(\usb_f1/n21804 ), 
    .B1(state_2_adj_717), .A1(bit_cnt_1), .D0(state_2_adj_717), .C0(reset_N), 
    .B0(n14832), .A0(state_0_adj_719), .DI0(\usb_f1/n21529 ), 
    .M0(state_1_adj_718), .CE(clk_in_p_enable_32), .CLK(clk_240_0), 
    .OFX0(\usb_f1/n21529 ), .Q0(state_0_adj_719));
  SLICE_311 SLICE_311( .D1(\usb_f2/n21390 ), .C1(state_1_adj_723), 
    .B1(\usb_f2/n20445 ), .A1(\usb_f2/n21315 ), .D0(reset_N), .C0(n20475), 
    .B0(state_2_adj_722), .A0(state_0_adj_724), .DI0(n20483), 
    .CE(\usb_f2/clk_in_p_enable_30 ), .CLK(clk_240_2), .F0(n20483), 
    .Q0(state_0_adj_724), .F1(n20475));
  usb_l2_SLICE_312 \usb_l2/SLICE_312 ( .C1(state_0_adj_709), 
    .B1(state_1_adj_708), .D0(n14261), .C0(state_0_adj_709), 
    .B0(\usb_l2/n21400 ), .A0(state_1_adj_708), .DI0(\usb_l2/n24 ), 
    .M0(n20254), .CE(\usb_l2/clk_in_p_enable_25 ), .CLK(\usb_l2/clk_in_p ), 
    .OFX0(\usb_l2/n24 ), .Q0(state_1_adj_708));
  usb_l3_SLICE_313 \usb_l3/SLICE_313 ( .D1(reset_N), .C1(n3789), 
    .B1(state_2_adj_710), .A1(state_1_adj_711), .D0(\usb_l3/bit_cnt_0 ), 
    .C0(\usb_l3/bit_cnt_1 ), .B0(\usb_l3/n21803 ), .A0(state_1_adj_711), 
    .DI0(\usb_l3/n21472 ), .M0(state_0_adj_712), 
    .CE(\usb_l3/debug2_c_0_enable_29 ), .CLK(debug2_c_0), 
    .OFX0(\usb_l3/n21472 ), .Q0(state_1_adj_711));
  usb_l4_SLICE_314 \usb_l4/SLICE_314 ( .D1(state_2_adj_714), 
    .C1(state_1_adj_715), .B1(n3813), .A1(reset_N), .D0(\usb_l4/n21802 ), 
    .C0(state_1_adj_715), .B0(\usb_l4/bit_cnt_1 ), .A0(\usb_l4/bit_cnt_0 ), 
    .DI0(\usb_l4/n21460 ), .M0(state_0_adj_716), 
    .CE(\usb_l4/clk_in_p_enable_27 ), .CLK(\usb_l4/clk_in_p ), 
    .OFX0(\usb_l4/n21460 ), .Q0(state_1_adj_715));
  usb_f1_SLICE_315 \usb_f1/SLICE_315 ( .D1(state_0_adj_719), .C1(n21441), 
    .B1(reset_N), .A1(state_2_adj_717), .D0(state_0_adj_719), .C0(n14894), 
    .B0(reset_N), .A0(state_2_adj_717), .DI0(\usb_f1/n21487 ), 
    .M0(state_1_adj_718), .CE(clk_in_p_enable_32), .CLK(clk_240_0), 
    .OFX0(\usb_f1/n21487 ), .Q0(state_1_adj_718));
  usb_f2_SLICE_316 \usb_f2/SLICE_316 ( .D1(state_2_adj_722), .C1(n3858), 
    .B1(state_1_adj_723), .A1(reset_N), .D0(\usb_f2/bit_cnt_1 ), .C0(n21801), 
    .B0(state_1_adj_723), .A0(\usb_f2/bit_cnt_0 ), .DI0(\usb_f2/n21466 ), 
    .M0(state_0_adj_724), .CE(\usb_f2/clk_in_p_enable_30 ), .CLK(clk_240_2), 
    .OFX0(\usb_f2/n21466 ), .Q0(state_1_adj_723));
  SLICE_317 SLICE_317( .D1(n3775), .C1(n21385), .B1(state_0_adj_709), 
    .A1(n14855), .D0(state_2_adj_707), .C0(n20254), .B0(state_0_adj_709), 
    .A0(state_1_adj_708), .DI0(\usb_l2/n23 ), .CE(\usb_l2/clk_in_p_enable_25 ), 
    .CLK(\usb_l2/clk_in_p ), .F0(\usb_l2/n23 ), .Q0(state_2_adj_707), 
    .F1(n20254));
  SLICE_320 SLICE_320( .D1(n14894), .C1(reset_N), .B1(state_1_adj_718), 
    .A1(state_2_adj_717), .D0(state_0_adj_719), .C0(n18962), 
    .B0(state_1_adj_718), .A0(state_2_adj_717), .DI0(\usb_f1/n23 ), 
    .CE(clk_in_p_enable_32), .CLK(clk_240_0), .F0(\usb_f1/n23 ), 
    .Q0(state_2_adj_717), .F1(n18962));
  SLICE_322 SLICE_322( .B1(usb_ccnt_0_0), .A1(usb_ccnt_0_1), .A0(usb_ccnt_0_0), 
    .DI1(usb_ccnt_0_2_N_160_1), .DI0(usb_ccnt_0_2_N_160_0), .LSR(n6056), 
    .CLK(\clk60_cnt[1] ), .F0(usb_ccnt_0_2_N_160_0), .Q0(usb_ccnt_0_0), 
    .F1(usb_ccnt_0_2_N_160_1), .Q1(usb_ccnt_0_1));
  SLICE_323 SLICE_323( .D1(usb_ccnt_0_1), .C1(usb_ccnt_0_0), .B1(usb_ccnt_0_2), 
    .A1(reset_N), .D0(usb_ccnt_0_1), .C0(usb_ccnt_0_0), .A0(usb_ccnt_0_2), 
    .DI0(usb_ccnt_0_2_N_160_2), .LSR(n6056), .CLK(\clk60_cnt[1] ), 
    .F0(usb_ccnt_0_2_N_160_2), .Q0(usb_ccnt_0_2), .F1(n6056));
  SLICE_324 SLICE_324( .A0(usb_ccnt_1_0), .DI0(usb_ccnt_0_2_N_167_0), 
    .LSR(n8218), .CLK(\clk60_cnt[1] ), .F0(usb_ccnt_0_2_N_167_0), 
    .Q0(usb_ccnt_1_0));
  SLICE_325 SLICE_325( .B0(usb_ccnt_1_1), .A0(usb_ccnt_1_0), 
    .DI0(usb_ccnt_0__2__N_169), .LSR(reset_N), .CLK(\clk60_cnt[1] ), 
    .F0(usb_ccnt_0__2__N_169), .Q0(usb_ccnt_1_1));
  SLICE_326 SLICE_326( .C0(usb_ccnt_1_0), .B0(usb_ccnt_1_1), .A0(usb_ccnt_1_2), 
    .DI0(usb_ccnt_0_2_N_167_2), .LSR(n8218), .CLK(\clk60_cnt[1] ), 
    .F0(usb_ccnt_0_2_N_167_2), .Q0(usb_ccnt_1_2));
  SLICE_327 SLICE_327( .D0(usb_ccnt_2_1), .C0(usb_ccnt_2_2), .A0(usb_ccnt_2_0), 
    .DI0(usb_ccnt_0__2__N_178), .LSR(reset_N), .CLK(\clk60_cnt[1] ), 
    .F0(usb_ccnt_0__2__N_178), .Q0(usb_ccnt_2_0));
  SLICE_328 SLICE_328( .D1(usb_ccnt_2_0), .B1(usb_ccnt_2_1), .A1(usb_ccnt_2_2), 
    .D0(usb_ccnt_2_0), .A0(usb_ccnt_2_1), .DI1(usb_ccnt_0_2_N_174_2), 
    .DI0(usb_ccnt_0_2_N_174_1), .LSR(n8619), .CLK(\clk60_cnt[1] ), 
    .F0(usb_ccnt_0_2_N_174_1), .Q0(usb_ccnt_2_1), .F1(usb_ccnt_0_2_N_174_2), 
    .Q1(usb_ccnt_2_2));
  SLICE_329 SLICE_329( .D1(usb_ccnt_2_0), .C1(usb_ccnt_2_1), .B1(usb_ccnt_2_2), 
    .A1(reset_N), .D0(usb_ccnt_2_0), .C0(usb_ccnt_2_1), .B0(usb_ccnt_2_2), 
    .A0(\usb_clkf[2] ), .DI0(usb_clkf_3__N_188), .LSR(reset_N), 
    .CLK(\clk60_cnt[1] ), .F0(usb_clkf_3__N_188), .Q0(\usb_clkf[2] ), 
    .F1(n8619));
  SLICE_330 SLICE_330( .D0(usb_clo_2_0), .C0(usb_clo_2_1), 
    .A0(\usb_clo[2][2] ), .DI0(usb_clo_0_2_N_197_2), .LSR(reset_N), 
    .CLK(\usb_clkf[2] ), .F0(usb_clo_0_2_N_197_2), .Q0(\usb_clo[2][2] ));
  SLICE_331 SLICE_331( .B1(usb_clo_0_0), .A1(usb_clo_0_1), .A0(usb_clo_0_0), 
    .DI1(usb_clo_0_2_N_191_1), .DI0(usb_clo_0_2_N_191_0), .LSR(reset_N), 
    .CLK(\usb_clkf[2] ), .F0(usb_clo_0_2_N_191_0), .Q0(usb_clo_0_0), 
    .F1(usb_clo_0_2_N_191_1), .Q1(usb_clo_0_1));
  SLICE_332 SLICE_332( .D1(usb_clo_1_1), .A1(usb_clo_1_0), .A0(usb_clo_1_0), 
    .DI1(usb_clo_0_2_N_194_1), .DI0(usb_clo_0_2_N_194_0), .LSR(reset_N), 
    .CLK(\usb_clkf[2] ), .F0(usb_clo_0_2_N_194_0), .Q0(usb_clo_1_0), 
    .F1(usb_clo_0_2_N_194_1), .Q1(usb_clo_1_1));
  SLICE_333 SLICE_333( .B1(usb_clo_2_0), .A1(usb_clo_2_1), .A0(usb_clo_2_0), 
    .DI1(usb_clo_0_2_N_197_1), .DI0(usb_clo_0_2_N_197_0), .LSR(reset_N), 
    .CLK(\usb_clkf[2] ), .F0(usb_clo_0_2_N_197_0), .Q0(usb_clo_2_0), 
    .F1(usb_clo_0_2_N_197_1), .Q1(usb_clo_2_1));
  usb_f1_SLICE_334 \usb_f1/SLICE_334 ( .B1(\usb_f1/n217 ), 
    .A1(state_0_adj_719), .D0(\usb_f1/n218 ), .A0(state_0_adj_719), 
    .DI1(\usb_f1/n6627 ), .DI0(\usb_f1/n6628 ), 
    .CE(\usb_f1/clk_in_p_enable_16 ), .LSR(reset_N), .CLK(clk_240_0), 
    .F0(\usb_f1/n6628 ), .Q0(\usb_f1/data_size_1 ), .F1(\usb_f1/n6627 ), 
    .Q1(\usb_f1/data_size_2 ));
  usb_f1_SLICE_335 \usb_f1/SLICE_335 ( .D1(\usb_f1/n8594 ), .C1(\usb_f1/n215 ), 
    .B1(state_0_adj_719), .A1(rnd_reg_1), .D0(\usb_f1/n8594 ), 
    .C0(state_0_adj_719), .B0(\usb_f1/n216 ), .A0(\usb_f1/rnd_reg_0 ), 
    .DI1(\usb_f1/n6625 ), .DI0(\usb_f1/n6626 ), 
    .CE(\usb_f1/clk_in_p_enable_16 ), .LSR(reset_N), .CLK(clk_240_0), 
    .F0(\usb_f1/n6626 ), .Q0(\usb_f1/data_size_3 ), .F1(\usb_f1/n6625 ), 
    .Q1(\usb_f1/data_size_4 ));
  usb_f1_SLICE_336 \usb_f1/SLICE_336 ( .D1(\usb_f1/n8594 ), 
    .C1(state_0_adj_719), .B1(rnd_reg_3), .A1(\usb_f1/n213 ), 
    .D0(\usb_f1/n214 ), .C0(state_0_adj_719), .B0(rnd_reg_2), 
    .A0(\usb_f1/n8594 ), .DI1(\usb_f1/n6623 ), .DI0(\usb_f1/n6624 ), 
    .CE(\usb_f1/clk_in_p_enable_16 ), .LSR(reset_N), .CLK(clk_240_0), 
    .F0(\usb_f1/n6624 ), .Q0(\usb_f1/data_size_5 ), .F1(\usb_f1/n6623 ), 
    .Q1(\usb_f1/data_size_6 ));
  usb_f1_SLICE_337 \usb_f1/SLICE_337 ( .D0(\usb_f1/n212 ), 
    .C0(\usb_f1/n20190 ), .B0(state_0_adj_719), .A0(\usb_f1/rnd_reg_0 ), 
    .DI0(\usb_f1/n6622 ), .CE(\usb_f1/clk_in_p_enable_10 ), .LSR(reset_N), 
    .CLK(clk_240_0), .F0(\usb_f1/n6622 ), .Q0(\usb_f1/data_size_7 ));
  usb_f1_SLICE_338 \usb_f1/SLICE_338 ( .D0(rnd_reg_1), .C0(state_0_adj_719), 
    .B0(\usb_f1/n21309 ), .A0(\usb_f1/n211 ), 
    .DI0(\usb_f1/data_size_10_N_366_8 ), .CE(\usb_f1/clk_in_p_enable_19 ), 
    .LSR(reset_N), .CLK(clk_240_0), .F0(\usb_f1/data_size_10_N_366_8 ), 
    .Q0(\usb_f1/data_size_8 ));
  usb_f1_SLICE_339 \usb_f1/SLICE_339 ( .D0(\usb_f1/n210 ), 
    .C0(state_0_adj_719), .B0(\usb_f1/n20190 ), .A0(rnd_reg_2), 
    .DI0(\usb_f1/n6620 ), .CE(\usb_f1/clk_in_p_enable_10 ), .LSR(reset_N), 
    .CLK(clk_240_0), .F0(\usb_f1/n6620 ), .Q0(\usb_f1/data_size_9 ));
  SLICE_340 SLICE_340( .C1(rnd_reg_3), .A1(state_1_adj_718), .D0(rnd_reg_3), 
    .C0(\usb_f1/n209 ), .B0(state_0_adj_719), .A0(\usb_f1/n21309 ), 
    .DI0(\usb_f1/n6619 ), .CE(clk_in_p_enable_20), .LSR(reset_N), 
    .CLK(clk_240_0), .F0(\usb_f1/n6619 ), .Q0(\usb_f1/data_size_10 ), 
    .F1(n21436));
  usb_f1_SLICE_341 \usb_f1/SLICE_341 ( .D1(rnd_reg_3), .A1(rnd_reg_2), 
    .D0(\usb_f1/n35_adj_629 ), .C0(state_0_adj_719), .B0(\usb_f1/n21372 ), 
    .A0(\usb_f1/n20262 ), .DI0(\usb_f1/dout_r_2_N_337_0 ), 
    .CE(clk_in_p_enable_28), .CLK(clk_240_0), .F0(\usb_f1/dout_r_2_N_337_0 ), 
    .Q0(\usb_f1/dout_r_0 ), .F1(\usb_f1/n35_adj_629 ));
  SLICE_342 SLICE_342( .D1(state_1_adj_718), .C1(state_0_adj_719), .B1(n21441), 
    .A1(rnd_reg_3), .D0(\usb_f1/n21372 ), .C0(state_1_adj_718), 
    .B0(state_0_adj_719), .A0(rnd_reg_2), .DI1(n5179), .DI0(\usb_f1/n5180 ), 
    .CE(clk_in_p_enable_18), .LSR(reset_N), .CLK(clk_240_0), 
    .F0(\usb_f1/n5180 ), .Q0(\usb_f1/dout_r_1 ), .F1(n5179), 
    .Q1(\usb_f1/dout_r_2 ));
  usb_f1_SLICE_344 \usb_f1/SLICE_344 ( .D1(\usb_f1/n6 ), .C1(n21301), 
    .B1(state_0_adj_719), .A1(\usb_f1/st_cnt_3 ), .D0(state_0_adj_719), 
    .C0(n21301), .B0(\usb_f1/n21425 ), .A0(\usb_f1/st_cnt_2 ), 
    .DI1(\usb_f1/st_cnt_4_N_340_3 ), .DI0(\usb_f1/st_cnt_4_N_340_2 ), 
    .CE(\usb_f1/clk_in_p_enable_27 ), .CLK(clk_240_0), 
    .F0(\usb_f1/st_cnt_4_N_340_2 ), .Q0(\usb_f1/st_cnt_2 ), 
    .F1(\usb_f1/st_cnt_4_N_340_3 ), .Q1(\usb_f1/st_cnt_3 ));
  usb_f1_SLICE_345 \usb_f1/SLICE_345 ( .D1(st_cnt_1), .C1(\usb_f1/st_cnt_2 ), 
    .A1(st_cnt_0), .D0(\usb_f1/n6 ), .C0(state_0_adj_719), 
    .B0(\usb_f1/st_cnt_3 ), .A0(\usb_f1/st_cnt_4 ), .DI0(\usb_f1/n18930 ), 
    .CE(\usb_f1/clk_in_p_enable_17 ), .LSR(reset_N), .CLK(clk_240_0), 
    .F0(\usb_f1/n18930 ), .Q0(\usb_f1/st_cnt_4 ), .F1(\usb_f1/n6 ));
  usb_f1_SLICE_346 \usb_f1/SLICE_346 ( .D1(n21375), .C1(state_2_adj_717), 
    .B1(\usb_f1/wait_cnt_0 ), .A1(state_1_adj_718), .C0(state_2_adj_717), 
    .B0(\usb_f1/rnd_reg_0 ), .A0(state_1_adj_718), .DI0(\usb_f1/n21508 ), 
    .M0(state_0_adj_719), .CE(clk_in_p_enable_33_adj_725), .CLK(clk_240_0), 
    .OFX0(\usb_f1/n21508 ), .Q0(\usb_f1/wait_cnt_0 ));
  usb_f1_SLICE_347 \usb_f1/SLICE_347 ( .D1(state_1_adj_718), 
    .C1(state_0_adj_719), .B1(rnd_reg_1), .A1(state_2_adj_717), 
    .C0(\usb_f1/wait_cnt_0 ), .B0(\usb_f1/wait_cnt_1 ), .A0(n21375), 
    .DI0(\usb_f1/n36 ), .M0(\usb_f1/n42 ), .CE(clk_in_p_enable_33_adj_725), 
    .CLK(clk_240_0), .OFX0(\usb_f1/n36 ), .Q0(\usb_f1/wait_cnt_1 ));
  usb_f1_SLICE_348 \usb_f1/SLICE_348 ( .D1(state_0_adj_719), .C1(rnd_reg_2), 
    .B1(state_2_adj_717), .A1(state_1_adj_718), .D0(\usb_f1/wait_cnt_0 ), 
    .C0(n21375), .B0(\usb_f1/wait_cnt_1 ), .A0(\usb_f1/wait_cnt_2 ), 
    .DI0(\usb_f1/n35 ), .M0(\usb_f1/n42 ), .CE(clk_in_p_enable_33_adj_725), 
    .CLK(clk_240_0), .OFX0(\usb_f1/n35 ), .Q0(\usb_f1/wait_cnt_2 ));
  usb_f1_SLICE_349 \usb_f1/SLICE_349 ( .D1(n82), .B1(state_2_adj_717), 
    .D0(state_0_adj_719), .C0(state_2_adj_717), .B0(\usb_f1/n88 ), .A0(n21436), 
    .DI1(\usb_f1/n83 ), .DI0(\usb_f1/n34 ), .CE(clk_in_p_enable_33_adj_725), 
    .CLK(clk_240_0), .F0(\usb_f1/n34 ), .Q0(\usb_f1/wait_cnt_3 ), 
    .F1(\usb_f1/n83 ), .Q1(\usb_f1/wait_cnt_4 ));
  usb_f2_SLICE_350 \usb_f2/SLICE_350 ( .D1(state_2_adj_722), 
    .B1(state_0_adj_724), .A1(state_1_adj_723), .D0(state_2_adj_722), 
    .C0(state_0_adj_724), .B0(\usb_f2/bit_cnt_1 ), .A0(state_1_adj_723), 
    .DI0(\usb_f2/n21451 ), .M0(\usb_f2/bit_cnt_0 ), 
    .CE(\usb_f2/clk_in_p_enable_3 ), .CLK(clk_240_2), .OFX0(\usb_f2/n21451 ), 
    .Q0(\usb_f2/bit_cnt_0 ));
  usb_f2_SLICE_351 \usb_f2/SLICE_351 ( .D1(state_2_adj_722), 
    .C1(state_1_adj_723), .D0(\usb_f2/n21392 ), .C0(\usb_f2/bit_cnt_0 ), 
    .B0(state_0_adj_724), .A0(\usb_f2/bit_cnt_1 ), .DI0(\usb_f2/n18802 ), 
    .CE(\usb_f2/clk_in_p_enable_3 ), .CLK(clk_240_2), .F0(\usb_f2/n18802 ), 
    .Q0(\usb_f2/bit_cnt_1 ), .F1(\usb_f2/n21392 ));
  usb_f2_SLICE_352 \usb_f2/SLICE_352 ( .D1(state_0_adj_724), 
    .B1(\usb_f2/n217 ), .D0(state_0_adj_724), .C0(\usb_f2/n218 ), 
    .DI1(\usb_f2/n6505 ), .DI0(\usb_f2/n6506 ), 
    .CE(\usb_f2/clk_in_p_enable_12 ), .LSR(reset_N), .CLK(clk_240_2), 
    .F0(\usb_f2/n6506 ), .Q0(\usb_f2/data_size_1 ), .F1(\usb_f2/n6505 ), 
    .Q1(\usb_f2/data_size_2 ));
  usb_f2_SLICE_353 \usb_f2/SLICE_353 ( .D1(state_0_adj_724), 
    .C1(\usb_f2/rnd_reg_1 ), .B1(\usb_f2/n8318 ), .A1(\usb_f2/n215 ), 
    .D0(state_0_adj_724), .C0(\usb_f2/n216 ), .B0(\usb_f2/n8318 ), 
    .A0(\usb_f2/rnd_reg_0 ), .DI1(\usb_f2/n6503 ), .DI0(\usb_f2/n6504 ), 
    .CE(\usb_f2/clk_in_p_enable_12 ), .LSR(reset_N), .CLK(clk_240_2), 
    .F0(\usb_f2/n6504 ), .Q0(\usb_f2/data_size_3 ), .F1(\usb_f2/n6503 ), 
    .Q1(\usb_f2/data_size_4 ));
  usb_f2_SLICE_354 \usb_f2/SLICE_354 ( .D1(\usb_f2/n213 ), .C1(\usb_f2/n8318 ), 
    .B1(state_0_adj_724), .A1(\usb_f2/rnd_reg_3 ), .D0(state_0_adj_724), 
    .C0(\usb_f2/n8318 ), .B0(\usb_f2/rnd_reg_2 ), .A0(\usb_f2/n214 ), 
    .DI1(\usb_f2/n6501 ), .DI0(\usb_f2/n6502 ), 
    .CE(\usb_f2/clk_in_p_enable_12 ), .LSR(reset_N), .CLK(clk_240_2), 
    .F0(\usb_f2/n6502 ), .Q0(\usb_f2/data_size_5 ), .F1(\usb_f2/n6501 ), 
    .Q1(\usb_f2/data_size_6 ));
  usb_f2_SLICE_355 \usb_f2/SLICE_355 ( .D1(\usb_f2/st_cnt_1 ), 
    .C1(\usb_f2/n21395 ), .B1(st_cnt_0_adj_721), .A1(\usb_f2/st_cnt_2 ), 
    .D0(\usb_f2/n212 ), .C0(\usb_f2/n20169 ), .B0(\usb_f2/rnd_reg_0 ), 
    .A0(state_0_adj_724), .DI0(\usb_f2/n6500 ), 
    .CE(\usb_f2/clk_in_p_enable_6 ), .LSR(reset_N), .CLK(clk_240_2), 
    .F0(\usb_f2/n6500 ), .Q0(\usb_f2/data_size_7 ), .F1(\usb_f2/n20169 ));
  usb_f2_SLICE_356 \usb_f2/SLICE_356 ( .D1(state_0_adj_724), 
    .C1(\usb_f2/n21340 ), .B1(state_1_adj_723), .A1(state_2_adj_722), 
    .D0(state_0_adj_724), .C0(\usb_f2/n211 ), .B0(\usb_f2/n21337 ), 
    .A0(\usb_f2/rnd_reg_1 ), .DI0(\usb_f2/data_size_10_N_366_8 ), 
    .CE(\usb_f2/clk_in_p_enable_24 ), .LSR(reset_N), .CLK(clk_240_2), 
    .F0(\usb_f2/data_size_10_N_366_8 ), .Q0(\usb_f2/data_size_8 ), 
    .F1(\usb_f2/clk_in_p_enable_13 ));
  usb_f2_SLICE_357 \usb_f2/SLICE_357 ( .D1(\usb_f2/rnd_reg_2 ), 
    .C1(\usb_f2/st_cnt_1 ), .D0(\usb_f2/n4 ), .C0(state_0_adj_724), 
    .B0(\usb_f2/n210 ), .A0(\usb_f2/n21286 ), .DI0(\usb_f2/n19345 ), 
    .CE(\usb_f2/clk_in_p_enable_6 ), .LSR(reset_N), .CLK(clk_240_2), 
    .F0(\usb_f2/n19345 ), .Q0(\usb_f2/data_size_9 ), .F1(\usb_f2/n4 ));
  usb_f2_SLICE_358 \usb_f2/SLICE_358 ( .D1(\usb_f2/n21395 ), 
    .C1(\usb_f2/st_cnt_1 ), .B1(\usb_f2/st_cnt_2 ), .A1(st_cnt_0_adj_721), 
    .D0(\usb_f2/n209 ), .C0(state_0_adj_724), .B0(\usb_f2/rnd_reg_3 ), 
    .A0(\usb_f2/n21337 ), .DI0(\usb_f2/n6497 ), 
    .CE(\usb_f2/clk_in_p_enable_25 ), .LSR(reset_N), .CLK(clk_240_2), 
    .F0(\usb_f2/n6497 ), .Q0(\usb_f2/data_size_10 ), .F1(\usb_f2/n21337 ));
  usb_f2_SLICE_359 \usb_f2/SLICE_359 ( .D1(state_0_adj_724), 
    .C1(\usb_f2/rnd_reg_2 ), .B1(\usb_f2/rnd_reg_3 ), .A1(\usb_f2/n21315 ), 
    .C0(\usb_f2/n10692 ), .B0(reset_N), .A0(state_1_adj_723), 
    .DI0(\usb_f2/dout_r_2_N_337_0 ), .CE(\usb_f2/clk_in_p_enable_27 ), 
    .CLK(clk_240_2), .F0(\usb_f2/dout_r_2_N_337_0 ), .Q0(\usb_f2/dout_r_0 ), 
    .F1(\usb_f2/n10692 ));
  usb_f2_SLICE_360 \usb_f2/SLICE_360 ( .D1(\usb_f2/n21390 ), 
    .C1(\usb_f2/rnd_reg_3 ), .B1(state_0_adj_724), .A1(state_1_adj_723), 
    .D0(state_0_adj_724), .C0(\usb_f2/rnd_reg_2 ), .B0(\usb_f2/n21315 ), 
    .A0(state_1_adj_723), .DI1(\usb_f2/n5332 ), .DI0(\usb_f2/n5333 ), 
    .CE(\usb_f2/clk_in_p_enable_20 ), .LSR(reset_N), .CLK(clk_240_2), 
    .F0(\usb_f2/n5333 ), .Q0(\usb_f2/dout_r_1 ), .F1(\usb_f2/n5332 ), 
    .Q1(\usb_f2/dout_r_2 ));
  usb_f2_SLICE_364 \usb_f2/SLICE_364 ( .D1(\usb_f2/n21387 ), 
    .C1(state_0_adj_724), .B1(n21290), .A1(\usb_f2/st_cnt_2 ), 
    .D0(st_cnt_0_adj_721), .C0(state_0_adj_724), .B0(\usb_f2/st_cnt_1 ), 
    .A0(n21290), .DI1(\usb_f2/st_cnt_4_N_340_2 ), 
    .DI0(\usb_f2/st_cnt_4_N_340_1 ), .CE(\usb_f2/clk_in_p_enable_26 ), 
    .CLK(clk_240_2), .F0(\usb_f2/st_cnt_4_N_340_1 ), .Q0(\usb_f2/st_cnt_1 ), 
    .F1(\usb_f2/st_cnt_4_N_340_2 ), .Q1(\usb_f2/st_cnt_2 ));
  SLICE_365 SLICE_365( .D1(st_cnt_0_adj_721), .C1(\usb_f2/st_cnt_2 ), 
    .B1(\usb_f2/st_cnt_3 ), .A1(\usb_f2/st_cnt_1 ), .D0(state_0_adj_724), 
    .C0(n9355), .B0(reset_N), .A0(n21298), .DI0(st_cnt_4_N_340_3), 
    .CE(\usb_f2/clk_in_p_enable_26 ), .CLK(clk_240_2), .F0(st_cnt_4_N_340_3), 
    .Q0(\usb_f2/st_cnt_3 ), .F1(n9355));
  usb_f2_SLICE_366 \usb_f2/SLICE_366 ( .D1(st_cnt_0_adj_721), 
    .C1(\usb_f2/st_cnt_2 ), .B1(\usb_f2/st_cnt_3 ), .A1(\usb_f2/st_cnt_1 ), 
    .D0(state_0_adj_724), .C0(\usb_f2/n17_adj_669 ), .B0(\usb_f2/n20455 ), 
    .A0(\usb_f2/st_cnt_4 ), .DI0(\usb_f2/n6163 ), 
    .CE(\usb_f2/clk_in_p_enable_13 ), .LSR(reset_N), .CLK(clk_240_2), 
    .F0(\usb_f2/n6163 ), .Q0(\usb_f2/st_cnt_4 ), .F1(\usb_f2/n20455 ));
  usb_f2_SLICE_367 \usb_f2/SLICE_367 ( .D1(state_2_adj_722), 
    .C1(\usb_f2/wait_cnt_0 ), .B1(\usb_f2/n21340 ), .A1(state_0_adj_724), 
    .D0(\usb_f2/rnd_reg_0 ), .B0(state_2_adj_722), .A0(state_0_adj_724), 
    .DI0(\usb_f2/n21532 ), .M0(state_1_adj_723), 
    .CE(\usb_f2/clk_in_p_enable_33 ), .CLK(clk_240_2), .OFX0(\usb_f2/n21532 ), 
    .Q0(\usb_f2/wait_cnt_0 ));
  usb_f2_SLICE_368 \usb_f2/SLICE_368 ( .D1(state_1_adj_723), 
    .C1(state_2_adj_722), .B1(\usb_f2/rnd_reg_1 ), .A1(state_0_adj_724), 
    .D0(\usb_f2/wait_cnt_1 ), .C0(\usb_f2/wait_cnt_0 ), .B0(\usb_f2/n6 ), 
    .A0(\usb_f2/wait_cnt_4 ), .DI0(\usb_f2/n21569 ), .M0(\usb_f2/n5 ), 
    .CE(\usb_f2/clk_in_p_enable_33 ), .CLK(clk_240_2), .OFX0(\usb_f2/n21569 ), 
    .Q0(\usb_f2/wait_cnt_1 ));
  usb_f2_SLICE_369 \usb_f2/SLICE_369 ( .D1(\usb_f2/n4268 ), 
    .C1(\usb_f2/n6_adj_671 ), .B1(\usb_f2/n5 ), .A1(\usb_f2/wait_cnt_3 ), 
    .D0(\usb_f2/n17 ), .C0(\usb_f2/n4_adj_668 ), .B0(\usb_f2/n5 ), 
    .A0(\usb_f2/wait_cnt_2 ), .DI1(\usb_f2/n27 ), .DI0(\usb_f2/n28_adj_667 ), 
    .CE(\usb_f2/clk_in_p_enable_33 ), .CLK(clk_240_2), 
    .F0(\usb_f2/n28_adj_667 ), .Q0(\usb_f2/wait_cnt_2 ), .F1(\usb_f2/n27 ), 
    .Q1(\usb_f2/wait_cnt_3 ));
  usb_f2_SLICE_370 \usb_f2/SLICE_370 ( .D1(\usb_f2/n5 ), 
    .C1(\usb_f2/n6_adj_671 ), .B1(\usb_f2/n4268 ), .A1(\usb_f2/wait_cnt_3 ), 
    .D0(\usb_f2/n5 ), .C0(\usb_f2/n19245 ), .B0(\usb_f2/n19195 ), 
    .A0(\usb_f2/wait_cnt_4 ), .DI0(\usb_f2/n26 ), 
    .CE(\usb_f2/clk_in_p_enable_28 ), .CLK(clk_240_2), .F0(\usb_f2/n26 ), 
    .Q0(\usb_f2/wait_cnt_4 ), .F1(\usb_f2/n19245 ));
  usb_l1_SLICE_371 \usb_l1/SLICE_371 ( .D1(state_0), .C1(state_1), 
    .B1(state_2), .A1(\usb_l1/bit_cnt_0 ), .D0(state_0), .C0(state_1), 
    .B0(state_2), .DI0(\usb_l1/n21813 ), .M0(\usb_l1/bit_cnt_1 ), 
    .CE(\usb_l1/clk_in_p_enable_1 ), .CLK(\usb_l1/clk_in_p ), 
    .OFX0(\usb_l1/n21813 ), .Q0(\usb_l1/bit_cnt_0 ));
  usb_l1_SLICE_372 \usb_l1/SLICE_372 ( .B1(state_0), .A1(state_1), 
    .D0(\usb_l1/bit_cnt_0 ), .C0(\usb_l1/n21414 ), .B0(state_2), 
    .A0(\usb_l1/bit_cnt_1 ), .DI0(\usb_l1/n20162 ), 
    .CE(\usb_l1/clk_in_p_enable_6 ), .CLK(\usb_l1/clk_in_p ), 
    .F0(\usb_l1/n20162 ), .Q0(\usb_l1/bit_cnt_1 ), .F1(\usb_l1/n21414 ));
  SLICE_373 SLICE_373( .D0(usb_clo_0_1), .C0(usb_clo_0_0), 
    .A0(\usb_l1/clk_in_p ), .DI0(usb_clo_0_2_N_191_2), .LSR(reset_N), 
    .CLK(\usb_clkf[2] ), .F0(usb_clo_0_2_N_191_2), .Q0(\usb_l1/clk_in_p ));
  usb_l1_SLICE_374 \usb_l1/SLICE_374 ( .C1(state_0), .B1(\usb_l1/n217 ), 
    .C0(state_0), .B0(\usb_l1/n218 ), .DI1(\usb_l1/n6444 ), 
    .DI0(\usb_l1/n6445 ), .CE(\usb_l1/clk_in_p_enable_14 ), .LSR(reset_N), 
    .CLK(\usb_l1/clk_in_p ), .F0(\usb_l1/n6445 ), .Q0(\usb_l1/data_size_1 ), 
    .F1(\usb_l1/n6444 ), .Q1(\usb_l1/data_size_2 ));
  usb_l1_SLICE_375 \usb_l1/SLICE_375 ( .D1(state_0), .C1(\usb_l1/rnd_reg_1 ), 
    .B1(\usb_l1/n8267 ), .A1(\usb_l1/n215 ), .D0(\usb_l1/rnd_reg_0 ), 
    .C0(state_0), .B0(\usb_l1/n8267 ), .A0(\usb_l1/n216 ), 
    .DI1(\usb_l1/n6442 ), .DI0(\usb_l1/n6443 ), 
    .CE(\usb_l1/clk_in_p_enable_14 ), .LSR(reset_N), .CLK(\usb_l1/clk_in_p ), 
    .F0(\usb_l1/n6443 ), .Q0(\usb_l1/data_size_3 ), .F1(\usb_l1/n6442 ), 
    .Q1(\usb_l1/data_size_4 ));
  usb_l1_SLICE_376 \usb_l1/SLICE_376 ( .D1(\usb_l1/n213 ), .C1(\usb_l1/n8267 ), 
    .B1(\usb_l1/rnd_reg_3 ), .A1(state_0), .D0(state_0), .C0(\usb_l1/n8267 ), 
    .B0(\usb_l1/rnd_reg_2 ), .A0(\usb_l1/n214 ), .DI1(\usb_l1/n6440 ), 
    .DI0(\usb_l1/n6441 ), .CE(\usb_l1/clk_in_p_enable_14 ), .LSR(reset_N), 
    .CLK(\usb_l1/clk_in_p ), .F0(\usb_l1/n6441 ), .Q0(\usb_l1/data_size_5 ), 
    .F1(\usb_l1/n6440 ), .Q1(\usb_l1/data_size_6 ));
  usb_l1_SLICE_377 \usb_l1/SLICE_377 ( .D0(\usb_l1/n212 ), .C0(state_0), 
    .B0(\usb_l1/rnd_reg_0 ), .A0(\usb_l1/n20199 ), .DI0(\usb_l1/n6439 ), 
    .CE(\usb_l1/clk_in_p_enable_33_adj_651 ), .LSR(reset_N), 
    .CLK(\usb_l1/clk_in_p ), .F0(\usb_l1/n6439 ), .Q0(\usb_l1/data_size_7 ));
  usb_l1_SLICE_378 \usb_l1/SLICE_378 ( .D1(\usb_l1/rnd_reg_1 ), .B1(state_1), 
    .D0(\usb_l1/rnd_reg_1 ), .C0(\usb_l1/n211 ), .B0(\usb_l1/n20248 ), 
    .A0(state_0), .DI0(\usb_l1/data_size_10_N_275_8 ), 
    .CE(\usb_l1/clk_in_p_enable_32 ), .LSR(reset_N), .CLK(\usb_l1/clk_in_p ), 
    .F0(\usb_l1/data_size_10_N_275_8 ), .Q0(\usb_l1/data_size_8 ), 
    .F1(\usb_l1/n92 ));
  usb_l1_SLICE_379 \usb_l1/SLICE_379 ( .D1(\usb_l1/rnd_reg_3 ), 
    .C1(\usb_l1/n20248 ), .B1(\usb_l1/n209 ), .A1(state_0), .D0(state_0), 
    .C0(\usb_l1/rnd_reg_2 ), .B0(\usb_l1/n20199 ), .A0(\usb_l1/n210 ), 
    .DI1(\usb_l1/n6436 ), .DI0(\usb_l1/n6437 ), 
    .CE(\usb_l1/clk_in_p_enable_33_adj_651 ), .LSR(reset_N), 
    .CLK(\usb_l1/clk_in_p ), .F0(\usb_l1/n6437 ), .Q0(\usb_l1/data_size_9 ), 
    .F1(\usb_l1/n6436 ), .Q1(\usb_l1/data_size_10 ));
  usb_l1_SLICE_380 \usb_l1/SLICE_380 ( .D1(state_0), .B1(\usb_l1/rnd_reg_2 ), 
    .A1(\usb_l1/rnd_reg_3 ), .D0(state_1), .C0(\usb_l1/n19111 ), 
    .B0(\usb_l1/n76 ), .A0(reset_N), .DI0(\usb_l1/dout_r_2_N_246_0 ), 
    .CE(\usb_l1/clk_in_p_enable_35 ), .CLK(\usb_l1/clk_in_p ), 
    .F0(\usb_l1/dout_r_2_N_246_0 ), .Q0(\usb_l1/dout_r_0 ), 
    .F1(\usb_l1/n19111 ));
  usb_l1_SLICE_381 \usb_l1/SLICE_381 ( .D1(state_0), .C1(state_1), 
    .B1(\usb_l1/rnd_reg_3 ), .A1(\usb_l1/n21408 ), .D0(\usb_l1/rnd_reg_2 ), 
    .C0(state_1), .B0(state_0), .A0(\usb_l1/n21324 ), .DI1(\usb_l1/n19793 ), 
    .DI0(\usb_l1/n19469 ), .CE(\usb_l1/clk_in_p_enable_30 ), .LSR(reset_N), 
    .CLK(\usb_l1/clk_in_p ), .F0(\usb_l1/n19469 ), .Q0(\usb_l1/dout_r_1 ), 
    .F1(\usb_l1/n19793 ), .Q1(\usb_l1/dout_r_2 ));
  SLICE_383 SLICE_383( .D0(\usb_l3/data_size_9 ), .A0(\usb_l3/data_size_7 ), 
    .M1(rng1_out_3), .M0(rng1_out_2), .CE(\usb_l1/clk_in_p_enable_23 ), 
    .CLK(\usb_l1/clk_in_p ), .F0(\usb_l3/n14 ), .Q0(\usb_l1/rnd_reg_2 ), 
    .F1(GND_net), .Q1(\usb_l1/rnd_reg_3 ));
  SLICE_384 SLICE_384( .B1(\usb_l3/wait_cnt_2 ), .A1(\usb_l3/wait_cnt_1 ), 
    .C0(\usb_l2/data_size_6 ), .A0(\usb_l2/data_size_3 ), .M1(rng1_out_0), 
    .M0(rng1_out_4), .CE(\usb_l1/clk_in_p_enable_23 ), .CLK(\usb_l1/clk_in_p ), 
    .F0(\usb_l2/n13 ), .Q0(\usb_l1/rnd_reg_4 ), .F1(\usb_l3/n6_adj_636 ), 
    .Q1(\usb_l1/rnd_reg_0 ));
  usb_l1_SLICE_385 \usb_l1/SLICE_385 ( .D1(\usb_l1/n20155 ), .C1(state_0), 
    .B1(\usb_l1/st_cnt_1 ), .A1(\usb_l1/st_cnt_0 ), .D0(\usb_l1/n20155 ), 
    .C0(state_0), .A0(\usb_l1/st_cnt_0 ), .DI1(\usb_l1/st_cnt_4_N_249_1 ), 
    .DI0(\usb_l1/st_cnt_4_N_249_0 ), .CE(\usb_l1/clk_in_p_enable_34 ), 
    .CLK(\usb_l1/clk_in_p ), .F0(\usb_l1/st_cnt_4_N_249_0 ), 
    .Q0(\usb_l1/st_cnt_0 ), .F1(\usb_l1/st_cnt_4_N_249_1 ), 
    .Q1(\usb_l1/st_cnt_1 ));
  usb_l1_SLICE_386 \usb_l1/SLICE_386 ( .D1(\usb_l1/st_cnt_0 ), .C1(state_0), 
    .B1(\usb_l1/n21409 ), .A1(\usb_l1/st_cnt_3 ), .D0(\usb_l1/st_cnt_0 ), 
    .C0(\usb_l1/st_cnt_2 ), .B0(state_0), .A0(\usb_l1/st_cnt_1 ), 
    .DI1(\usb_l1/n14778 ), .DI0(\usb_l1/n20023 ), 
    .CE(\usb_l1/clk_in_p_enable_17 ), .LSR(reset_N), .CLK(\usb_l1/clk_in_p ), 
    .F0(\usb_l1/n20023 ), .Q0(\usb_l1/st_cnt_2 ), .F1(\usb_l1/n14778 ), 
    .Q1(\usb_l1/st_cnt_3 ));
  usb_l1_SLICE_387 \usb_l1/SLICE_387 ( .D1(\usb_l1/st_cnt_1 ), 
    .C1(\usb_l1/st_cnt_0 ), .A1(\usb_l1/st_cnt_2 ), .D0(\usb_l1/st_cnt_3 ), 
    .C0(\usb_l1/n21355 ), .B0(state_0), .A0(\usb_l1/st_cnt_4 ), 
    .DI0(\usb_l1/n14780 ), .CE(\usb_l1/clk_in_p_enable_17 ), .LSR(reset_N), 
    .CLK(\usb_l1/clk_in_p ), .F0(\usb_l1/n14780 ), .Q0(\usb_l1/st_cnt_4 ), 
    .F1(\usb_l1/n21355 ));
  usb_l1_SLICE_388 \usb_l1/SLICE_388 ( .D1(\usb_l1/wait_cnt_0 ), .C1(state_2), 
    .B1(\usb_l1/n21384 ), .A1(state_0), .D0(\usb_l1/rnd_reg_0 ), .B0(state_2), 
    .A0(state_0), .DI0(\usb_l1/n21502 ), .M0(state_1), 
    .CE(\usb_l1/clk_in_p_enable_28 ), .CLK(\usb_l1/clk_in_p ), 
    .OFX0(\usb_l1/n21502 ), .Q0(\usb_l1/wait_cnt_0 ));
  usb_l1_SLICE_389 \usb_l1/SLICE_389 ( .D1(\usb_l1/n88 ), .C1(state_0), 
    .B1(state_2), .A1(\usb_l1/n89 ), .D0(\usb_l1/n93 ), .C0(state_0), 
    .B0(state_2), .A0(\usb_l1/n92 ), .DI1(\usb_l1/n21796 ), 
    .DI0(\usb_l1/n21798 ), .CE(\usb_l1/clk_in_p_enable_28 ), 
    .CLK(\usb_l1/clk_in_p ), .F0(\usb_l1/n21798 ), .Q0(\usb_l1/wait_cnt_1 ), 
    .F1(\usb_l1/n21796 ), .Q1(\usb_l1/wait_cnt_2 ));
  usb_l1_SLICE_390 \usb_l1/SLICE_390 ( .D1(state_0), .C1(state_2), 
    .B1(\usb_l1/rnd_reg_3 ), .A1(state_1), .D0(\usb_l1/wait_cnt_1 ), 
    .C0(\usb_l1/wait_cnt_2 ), .B0(\usb_l1/n21330 ), .A0(\usb_l1/wait_cnt_3 ), 
    .DI0(\usb_l1/n34 ), .M0(\usb_l1/n5 ), .CE(\usb_l1/clk_in_p_enable_28 ), 
    .CLK(\usb_l1/clk_in_p ), .OFX0(\usb_l1/n34 ), .Q0(\usb_l1/wait_cnt_3 ));
  usb_l1_SLICE_391 \usb_l1/SLICE_391 ( .D1(\usb_l1/rnd_reg_4 ), .C1(state_0), 
    .B1(\usb_l1/n21413 ), .A1(\usb_l1/n9_adj_652 ), .D0(\usb_l1/wait_cnt_4 ), 
    .C0(\usb_l1/n21307 ), .B0(\usb_l1/wait_cnt_3 ), .A0(\usb_l1/wait_cnt_2 ), 
    .DI0(\usb_l1/n33 ), .M0(\usb_l1/n5 ), .CE(\usb_l1/clk_in_p_enable_28 ), 
    .CLK(\usb_l1/clk_in_p ), .OFX0(\usb_l1/n33 ), .Q0(\usb_l1/wait_cnt_4 ));
  usb_l2_SLICE_392 \usb_l2/SLICE_392 ( .C1(state_1_adj_708), 
    .B1(state_2_adj_707), .A1(state_0_adj_709), .D0(n21353), .C0(n21352), 
    .B0(\usb_l2/bit_cnt_1 ), .A0(\usb_l2/bit_cnt_0 ), .DI0(\usb_l2/n19 ), 
    .CE(clk_in_p_enable_2), .CLK(\usb_l2/clk_in_p ), .F0(\usb_l2/n19 ), 
    .Q0(\usb_l2/bit_cnt_0 ), .F1(n21352));
  usb_l2_SLICE_393 \usb_l2/SLICE_393 ( .D1(state_1_adj_708), 
    .C1(state_2_adj_707), .D0(state_0_adj_709), .C0(n21407), 
    .B0(\usb_l2/bit_cnt_0 ), .A0(\usb_l2/bit_cnt_1 ), .DI0(\usb_l2/n20198 ), 
    .CE(clk_in_p_enable_24), .CLK(\usb_l2/clk_in_p ), .F0(\usb_l2/n20198 ), 
    .Q0(\usb_l2/bit_cnt_1 ), .F1(n21407));
  SLICE_394 SLICE_394( .D1(\ps1/rnd_del_4 ), .C1(\ps1/rnd_del_1 ), 
    .D0(usb_clo_1_0), .C0(usb_clo_1_1), .A0(\usb_l2/clk_in_p ), 
    .DI0(usb_clo_0_2_N_194_2), .LSR(reset_N), .CLK(\usb_clkf[2] ), 
    .F0(usb_clo_0_2_N_194_2), .Q0(\usb_l2/clk_in_p ), .F1(\ps1/n6 ));
  usb_l2_SLICE_395 \usb_l2/SLICE_395 ( .C1(state_0_adj_709), 
    .A1(\usb_l2/n217 ), .D0(\usb_l2/n218 ), .C0(state_0_adj_709), 
    .DI1(\usb_l2/n6566 ), .DI0(\usb_l2/n6567 ), 
    .CE(\usb_l2/clk_in_p_enable_12 ), .LSR(reset_N), .CLK(\usb_l2/clk_in_p ), 
    .F0(\usb_l2/n6567 ), .Q0(\usb_l2/data_size_1 ), .F1(\usb_l2/n6566 ), 
    .Q1(\usb_l2/data_size_2 ));
  usb_l2_SLICE_396 \usb_l2/SLICE_396 ( .D1(\usb_l2/rnd_reg_1 ), 
    .C1(state_0_adj_709), .B1(\usb_l2/n8356 ), .A1(\usb_l2/n215 ), 
    .D0(\usb_l2/n216 ), .C0(state_0_adj_709), .B0(\usb_l2/n8356 ), 
    .A0(\usb_l2/rnd_reg_0 ), .DI1(\usb_l2/n6564 ), .DI0(\usb_l2/n6565 ), 
    .CE(\usb_l2/clk_in_p_enable_12 ), .LSR(reset_N), .CLK(\usb_l2/clk_in_p ), 
    .F0(\usb_l2/n6565 ), .Q0(\usb_l2/data_size_3 ), .F1(\usb_l2/n6564 ), 
    .Q1(\usb_l2/data_size_4 ));
  usb_l2_SLICE_397 \usb_l2/SLICE_397 ( .D1(\usb_l2/n8356 ), .C1(\usb_l2/n213 ), 
    .B1(\usb_l2/rnd_reg_3 ), .A1(state_0_adj_709), .D0(\usb_l2/n8356 ), 
    .C0(state_0_adj_709), .B0(\usb_l2/n214 ), .A0(\usb_l2/rnd_reg_2 ), 
    .DI1(\usb_l2/n6562 ), .DI0(\usb_l2/n6563 ), 
    .CE(\usb_l2/clk_in_p_enable_12 ), .LSR(reset_N), .CLK(\usb_l2/clk_in_p ), 
    .F0(\usb_l2/n6563 ), .Q0(\usb_l2/data_size_5 ), .F1(\usb_l2/n6562 ), 
    .Q1(\usb_l2/data_size_6 ));
  SLICE_398 SLICE_398( .D1(\usb_f2/bit_cnt_0 ), .B1(\usb_f2/bit_cnt_1 ), 
    .D0(\usb_l2/rnd_reg_0 ), .C0(\usb_l2/n212 ), .B0(\usb_l2/n21303 ), 
    .A0(state_0_adj_709), .DI0(\usb_l2/n19471 ), 
    .CE(\usb_l2/clk_in_p_enable_6 ), .LSR(reset_N), .CLK(\usb_l2/clk_in_p ), 
    .F0(\usb_l2/n19471 ), .Q0(\usb_l2/data_size_7 ), .F1(\usb_f2/n21390 ));
  SLICE_399 SLICE_399( .C1(\usb_f2/wait_cnt_3 ), .B1(\usb_f2/wait_cnt_2 ), 
    .D0(\usb_l2/rnd_reg_1 ), .C0(\usb_l2/n211 ), .B0(\usb_l2/n9 ), 
    .A0(state_0_adj_709), .DI0(\usb_l2/data_size_10_N_275_8 ), 
    .CE(\usb_l2/clk_in_p_enable_32 ), .LSR(reset_N), .CLK(\usb_l2/clk_in_p ), 
    .F0(\usb_l2/data_size_10_N_275_8 ), .Q0(\usb_l2/data_size_8 ), 
    .F1(\usb_f2/n6 ));
  usb_l2_SLICE_400 \usb_l2/SLICE_400 ( .D1(\usb_l2/n21398 ), 
    .C1(\usb_l2/n21399 ), .B1(\usb_l2/st_cnt_0 ), .A1(\usb_l2/n9 ), 
    .D0(state_0_adj_709), .C0(\usb_l2/n21303 ), .B0(\usb_l2/rnd_reg_2 ), 
    .A0(\usb_l2/n210 ), .DI0(\usb_l2/n6559 ), .CE(\usb_l2/clk_in_p_enable_6 ), 
    .LSR(reset_N), .CLK(\usb_l2/clk_in_p ), .F0(\usb_l2/n6559 ), 
    .Q0(\usb_l2/data_size_9 ), .F1(\usb_l2/n21303 ));
  SLICE_401 SLICE_401( .C1(\usb_f2/data_size_9 ), .A1(\usb_f2/data_size_7 ), 
    .D0(\usb_l2/rnd_reg_3 ), .C0(\usb_l2/n209 ), .B0(\usb_l2/n9 ), 
    .A0(state_0_adj_709), .DI0(\usb_l2/n6558 ), 
    .CE(\usb_l2/clk_in_p_enable_33 ), .LSR(reset_N), .CLK(\usb_l2/clk_in_p ), 
    .F0(\usb_l2/n6558 ), .Q0(\usb_l2/data_size_10 ), .F1(\usb_f2/n14 ));
  usb_l2_SLICE_402 \usb_l2/SLICE_402 ( .D1(\usb_l2/rnd_reg_3 ), 
    .C1(state_0_adj_709), .B1(\usb_l2/rnd_reg_2 ), .A1(\usb_l2/n21318 ), 
    .D0(reset_N), .C0(\usb_l2/n10684 ), .B0(state_1_adj_708), 
    .DI0(\usb_l2/dout_r_2_N_246_0 ), .CE(\usb_l2/clk_in_p_enable_29 ), 
    .CLK(\usb_l2/clk_in_p ), .F0(\usb_l2/dout_r_2_N_246_0 ), 
    .Q0(\usb_l2/dout_r_0 ), .F1(\usb_l2/n10684 ));
  usb_l2_SLICE_403 \usb_l2/SLICE_403 ( .D1(\usb_l2/n21400 ), 
    .C1(state_0_adj_709), .B1(state_1_adj_708), .A1(\usb_l2/rnd_reg_3 ), 
    .D0(\usb_l2/n21318 ), .C0(state_1_adj_708), .B0(\usb_l2/rnd_reg_2 ), 
    .A0(state_0_adj_709), .DI1(\usb_l2/n19869 ), .DI0(\usb_l2/n19555 ), 
    .CE(\usb_l2/clk_in_p_enable_30 ), .LSR(reset_N), .CLK(\usb_l2/clk_in_p ), 
    .F0(\usb_l2/n19555 ), .Q0(\usb_l2/dout_r_1 ), .F1(\usb_l2/n19869 ), 
    .Q1(\usb_l2/dout_r_2 ));
  SLICE_404 SLICE_404( .D1(\dis1/line_cnt_5 ), .B1(\dis1/line_cnt_3 ), 
    .D0(\dis1/pix_cnt_10 ), .C0(\dis1/pix_cnt_7 ), .B0(\dis1/pix_cnt_15 ), 
    .A0(\dis1/pix_cnt_19 ), .M1(rng1_out_1), .M0(rng1_out_0), 
    .CE(\usb_l2/clk_in_p_enable_20 ), .CLK(\usb_l2/clk_in_p ), 
    .F0(\dis1/n20_adj_679 ), .Q0(\usb_l2/rnd_reg_0 ), .F1(\dis1/n6_adj_680 ), 
    .Q1(\usb_l2/rnd_reg_1 ));
  SLICE_405 SLICE_405( .D1(\dis1/pix_cnt_13 ), .A1(\dis1/pix_cnt_12 ), 
    .D0(\dis1/line_cnt_9 ), .C0(\dis1/line_cnt_8 ), .B0(\dis1/line_cnt_15 ), 
    .A0(\dis1/line_cnt_11 ), .M1(rng1_out_3), .M0(rng1_out_2), 
    .CE(\usb_l2/clk_in_p_enable_20 ), .CLK(\usb_l2/clk_in_p ), .F0(\dis1/n26 ), 
    .Q0(\usb_l2/rnd_reg_2 ), .F1(\dis1/n18 ), .Q1(\usb_l2/rnd_reg_3 ));
  SLICE_406 SLICE_406( .D1(\dis1/vs ), .A1(\dis1/hs ), .D0(\ps3/rnd_del_4 ), 
    .C0(\ps3/rnd_del_1 ), .M0(rng1_out_4), .CE(\usb_l2/clk_in_p_enable_20 ), 
    .CLK(\usb_l2/clk_in_p ), .F0(\ps3/n6 ), .Q0(\usb_l2/rnd_reg_4 ), 
    .F1(dis1_sync_c));
  usb_l2_SLICE_407 \usb_l2/SLICE_407 ( .D1(\usb_l2/st_cnt_0 ), 
    .C1(state_0_adj_709), .B1(n20182), .A1(\usb_l2/st_cnt_1 ), 
    .C0(state_0_adj_709), .B0(n20182), .A0(\usb_l2/st_cnt_0 ), 
    .DI1(\usb_l2/st_cnt_4_N_249_1 ), .DI0(\usb_l2/st_cnt_4_N_249_0 ), 
    .CE(\usb_l2/clk_in_p_enable_31 ), .CLK(\usb_l2/clk_in_p ), 
    .F0(\usb_l2/st_cnt_4_N_249_0 ), .Q0(\usb_l2/st_cnt_0 ), 
    .F1(\usb_l2/st_cnt_4_N_249_1 ), .Q1(\usb_l2/st_cnt_1 ));
  usb_l2_SLICE_408 \usb_l2/SLICE_408 ( .D1(\usb_l2/st_cnt_3 ), 
    .C1(state_0_adj_709), .B1(\usb_l2/st_cnt_2 ), .A1(\usb_l2/n21423 ), 
    .D0(\usb_l2/st_cnt_1 ), .C0(state_0_adj_709), .B0(\usb_l2/st_cnt_0 ), 
    .A0(\usb_l2/st_cnt_2 ), .DI1(\usb_l2/n14622 ), .DI0(\usb_l2/n6193 ), 
    .CE(\usb_l2/clk_in_p_enable_15 ), .LSR(reset_N), .CLK(\usb_l2/clk_in_p ), 
    .F0(\usb_l2/n6193 ), .Q0(\usb_l2/st_cnt_2 ), .F1(\usb_l2/n14622 ), 
    .Q1(\usb_l2/st_cnt_3 ));
  usb_l2_SLICE_409 \usb_l2/SLICE_409 ( .D1(\usb_l2/st_cnt_2 ), 
    .B1(\usb_l2/st_cnt_1 ), .A1(\usb_l2/st_cnt_0 ), .D0(state_0_adj_709), 
    .C0(\usb_l2/n21369 ), .B0(\usb_l2/st_cnt_3 ), .A0(\usb_l2/st_cnt_4 ), 
    .DI0(\usb_l2/n14624 ), .CE(\usb_l2/clk_in_p_enable_15 ), .LSR(reset_N), 
    .CLK(\usb_l2/clk_in_p ), .F0(\usb_l2/n14624 ), .Q0(\usb_l2/st_cnt_4 ), 
    .F1(\usb_l2/n21369 ));
  usb_l2_SLICE_410 \usb_l2/SLICE_410 ( .D1(n21345), .C1(state_2_adj_707), 
    .B1(state_1_adj_708), .A1(\usb_l2/wait_cnt_0 ), .D0(state_1_adj_708), 
    .B0(state_2_adj_707), .A0(\usb_l2/rnd_reg_0 ), .DI0(\usb_l2/n21526 ), 
    .M0(state_0_adj_709), .CE(\usb_l2/clk_in_p_enable_28 ), 
    .CLK(\usb_l2/clk_in_p ), .OFX0(\usb_l2/n21526 ), .Q0(\usb_l2/wait_cnt_0 ));
  usb_l2_SLICE_411 \usb_l2/SLICE_411 ( .D1(\usb_l2/n3955 ), 
    .C1(\usb_l2/n21338 ), .B1(\usb_l2/n21288 ), .A1(\usb_l2/wait_cnt_3 ), 
    .D0(\usb_l2/n20077 ), .C0(\usb_l2/n21322 ), .B0(\usb_l2/n21338 ), 
    .A0(\usb_l2/wait_cnt_1 ), .DI1(\usb_l2/n27 ), .DI0(\usb_l2/n21283 ), 
    .CE(\usb_l2/clk_in_p_enable_28 ), .CLK(\usb_l2/clk_in_p ), 
    .F0(\usb_l2/n21283 ), .Q0(\usb_l2/wait_cnt_1 ), .F1(\usb_l2/n27 ), 
    .Q1(\usb_l2/wait_cnt_3 ));
  usb_l2_SLICE_412 \usb_l2/SLICE_412 ( .D1(state_2_adj_707), 
    .C1(state_0_adj_709), .B1(\usb_l2/n21295 ), .A1(\usb_l2/wait_cnt_2 ), 
    .D0(state_2_adj_707), .C0(state_0_adj_709), .B0(\usb_l2/rnd_reg_2 ), 
    .DI0(\usb_l2/n21463 ), .M0(state_1_adj_708), 
    .CE(\usb_l2/clk_in_p_enable_28 ), .CLK(\usb_l2/clk_in_p ), 
    .OFX0(\usb_l2/n21463 ), .Q0(\usb_l2/wait_cnt_2 ));
  usb_l2_SLICE_413 \usb_l2/SLICE_413 ( .D1(\usb_l2/n21295 ), 
    .C1(\usb_l2/wait_cnt_3 ), .B1(\usb_l2/wait_cnt_4 ), 
    .A1(\usb_l2/wait_cnt_2 ), .D0(state_0_adj_709), .C0(\usb_l2/rnd_reg_4 ), 
    .B0(\usb_l2/n9_adj_659 ), .A0(\usb_l2/n21440 ), .DI0(\usb_l2/n21137 ), 
    .M0(\usb_l2/n21338 ), .CE(\usb_l2/clk_in_p_enable_21 ), 
    .CLK(\usb_l2/clk_in_p ), .OFX0(\usb_l2/n21137 ), .Q0(\usb_l2/wait_cnt_4 ));
  usb_l3_SLICE_414 \usb_l3/SLICE_414 ( .D1(state_0_adj_712), .C1(n21415), 
    .B1(\usb_l3/bit_cnt_0 ), .A1(\usb_l3/bit_cnt_1 ), .D0(state_1_adj_711), 
    .C0(state_2_adj_710), .B0(\usb_l3/n20126 ), .A0(state_0_adj_712), 
    .DI1(\usb_l3/n18782 ), .DI0(\usb_l3/n19765 ), .CE(debug2_c_0_enable_23), 
    .CLK(debug2_c_0), .F0(\usb_l3/n19765 ), .Q0(\usb_l3/bit_cnt_0 ), 
    .F1(\usb_l3/n18782 ), .Q1(\usb_l3/bit_cnt_1 ));
  usb_l3_SLICE_415 \usb_l3/SLICE_415 ( .D1(\usb_l3/n217 ), 
    .B1(state_0_adj_712), .C0(\usb_l3/n218 ), .B0(state_0_adj_712), 
    .DI1(\usb_l3/n6749 ), .DI0(\usb_l3/n6750 ), 
    .CE(\usb_l3/debug2_c_0_enable_12 ), .LSR(reset_N), .CLK(debug2_c_0), 
    .F0(\usb_l3/n6750 ), .Q0(\usb_l3/data_size_1 ), .F1(\usb_l3/n6749 ), 
    .Q1(\usb_l3/data_size_2 ));
  usb_l3_SLICE_416 \usb_l3/SLICE_416 ( .D1(\usb_l3/n8339 ), .C1(\usb_l3/n215 ), 
    .B1(\usb_l3/rnd_reg_1 ), .A1(state_0_adj_712), .D0(\usb_l3/n8339 ), 
    .C0(\usb_l3/rnd_reg_0 ), .B0(\usb_l3/n216 ), .A0(state_0_adj_712), 
    .DI1(\usb_l3/n6747 ), .DI0(\usb_l3/n6748 ), 
    .CE(\usb_l3/debug2_c_0_enable_12 ), .LSR(reset_N), .CLK(debug2_c_0), 
    .F0(\usb_l3/n6748 ), .Q0(\usb_l3/data_size_3 ), .F1(\usb_l3/n6747 ), 
    .Q1(\usb_l3/data_size_4 ));
  usb_l3_SLICE_417 \usb_l3/SLICE_417 ( .D1(state_0_adj_712), 
    .C1(\usb_l3/rnd_reg_3 ), .B1(\usb_l3/n213 ), .A1(\usb_l3/n8339 ), 
    .D0(state_0_adj_712), .C0(\usb_l3/n214 ), .B0(\usb_l3/rnd_reg_2 ), 
    .A0(\usb_l3/n8339 ), .DI1(\usb_l3/n6745 ), .DI0(\usb_l3/n6746 ), 
    .CE(\usb_l3/debug2_c_0_enable_12 ), .LSR(reset_N), .CLK(debug2_c_0), 
    .F0(\usb_l3/n6746 ), .Q0(\usb_l3/data_size_5 ), .F1(\usb_l3/n6745 ), 
    .Q1(\usb_l3/data_size_6 ));
  SLICE_418 SLICE_418( .C1(ps1_div_7), .A1(ps1_div_5), .D0(\usb_l3/n20174 ), 
    .C0(state_0_adj_712), .B0(\usb_l3/rnd_reg_0 ), .A0(\usb_l3/n212 ), 
    .DI0(\usb_l3/n6744 ), .CE(\usb_l3/debug2_c_0_enable_6 ), .LSR(reset_N), 
    .CLK(debug2_c_0), .F0(\usb_l3/n6744 ), .Q0(\usb_l3/data_size_7 ), 
    .F1(n6_adj_749));
  SLICE_419 SLICE_419( .D1(\dis2/pix_cnt_19 ), .C1(\dis2/pix_cnt_10 ), 
    .B1(\dis2/pix_cnt_7 ), .A1(\dis2/pix_cnt_15 ), .D0(state_0_adj_712), 
    .C0(\usb_l3/n21305 ), .B0(\usb_l3/n211 ), .A0(\usb_l3/rnd_reg_1 ), 
    .DI0(\usb_l3/data_size_10_N_275_8 ), .CE(debug2_c_0_enable_32), 
    .LSR(reset_N), .CLK(debug2_c_0), .F0(\usb_l3/data_size_10_N_275_8 ), 
    .Q0(\usb_l3/data_size_8 ), .F1(\dis2/n20_adj_686 ));
  usb_l3_SLICE_420 \usb_l3/SLICE_420 ( .C1(\usb_l3/st_cnt_1 ), 
    .B1(\usb_l3/n21348 ), .A1(\usb_l3/st_cnt_0 ), .D0(state_0_adj_712), 
    .C0(\usb_l3/n20174 ), .B0(\usb_l3/n210 ), .A0(\usb_l3/rnd_reg_2 ), 
    .DI0(\usb_l3/n6742 ), .CE(\usb_l3/debug2_c_0_enable_6 ), .LSR(reset_N), 
    .CLK(debug2_c_0), .F0(\usb_l3/n6742 ), .Q0(\usb_l3/data_size_9 ), 
    .F1(\usb_l3/n20174 ));
  usb_l3_SLICE_421 \usb_l3/SLICE_421 ( .D1(\usb_l3/st_cnt_1 ), 
    .C1(\usb_l3/st_cnt_0 ), .B1(\usb_l3/st_cnt_2 ), .A1(\usb_l3/n21401 ), 
    .D0(state_0_adj_712), .C0(\usb_l3/n209 ), .B0(\usb_l3/rnd_reg_3 ), 
    .A0(\usb_l3/n21305 ), .DI0(\usb_l3/n6741 ), 
    .CE(\usb_l3/debug2_c_0_enable_33 ), .LSR(reset_N), .CLK(debug2_c_0), 
    .F0(\usb_l3/n6741 ), .Q0(\usb_l3/data_size_10 ), .F1(\usb_l3/n21305 ));
  SLICE_422 SLICE_422( .C1(n21799), .A1(reset_N), .D0(state_1_adj_711), 
    .B0(\usb_l3/n14600 ), .A0(reset_N), .DI0(\usb_l3/dout_r_2_N_246_0 ), 
    .CE(\usb_l3/debug2_c_0_enable_22 ), .CLK(debug2_c_0), 
    .F0(\usb_l3/dout_r_2_N_246_0 ), .Q0(\usb_l3/dout_r_0 ), .F1(n21301));
  usb_l3_SLICE_423 \usb_l3/SLICE_423 ( .D1(state_0_adj_712), 
    .C1(\usb_l3/rnd_reg_3 ), .B1(\usb_l3/n21404 ), .A1(state_1_adj_711), 
    .D0(state_0_adj_712), .C0(\usb_l3/n21321 ), .B0(\usb_l3/rnd_reg_2 ), 
    .A0(state_1_adj_711), .DI1(\usb_l3/n4623 ), .DI0(\usb_l3/n4624 ), 
    .CE(\usb_l3/debug2_c_0_enable_30 ), .LSR(reset_N), .CLK(debug2_c_0), 
    .F0(\usb_l3/n4624 ), .Q0(\usb_l3/dout_r_1 ), .F1(\usb_l3/n4623 ), 
    .Q1(\usb_l3/dout_r_2 ));
  SLICE_424 SLICE_424( .D1(\dis2/line_cnt_5 ), .C1(\dis2/line_cnt_3 ), 
    .D0(\dis2/pix_cnt_4 ), .C0(\dis2/pix_cnt_0 ), .B0(\dis2/pix_cnt_1 ), 
    .A0(\dis2/pix_cnt_3 ), .M1(rng1_out_1), .M0(rng1_out_0), 
    .CE(\usb_l3/debug2_c_0_enable_20 ), .CLK(debug2_c_0), .F0(\dis2/n20447 ), 
    .Q0(\usb_l3/rnd_reg_0 ), .F1(\dis2/n6_adj_685 ), .Q1(\usb_l3/rnd_reg_1 ));
  SLICE_425 SLICE_425( .D1(\dis2/line_cnt_11 ), .C1(\dis2/line_cnt_8 ), 
    .B1(\dis2/line_cnt_15 ), .A1(\dis2/line_cnt_9 ), .C0(\dis2/vs ), 
    .B0(\dis2/hs ), .M1(rng1_out_3), .M0(rng1_out_2), 
    .CE(\usb_l3/debug2_c_0_enable_20 ), .CLK(debug2_c_0), .F0(dis2_sync_c), 
    .Q0(\usb_l3/rnd_reg_2 ), .F1(\dis2/n26 ), .Q1(\usb_l3/rnd_reg_3 ));
  SLICE_426 SLICE_426( .D1(leds_c_1), .C1(leds_c_0), .B1(leds_c_4), 
    .A1(n20469), .A0(br6_shin_c), .M0(rng1_out_4), 
    .CE(\usb_l3/debug2_c_0_enable_20 ), .CLK(debug2_c_0), .F0(br6_shout_c), 
    .Q0(\usb_l3/rnd_reg_4 ), .F1(n10808));
  usb_l3_SLICE_427 \usb_l3/SLICE_427 ( .D1(n20171), .C1(\usb_l3/st_cnt_1 ), 
    .B1(state_0_adj_712), .A1(\usb_l3/st_cnt_0 ), .D0(n20171), 
    .B0(state_0_adj_712), .A0(\usb_l3/st_cnt_0 ), 
    .DI1(\usb_l3/st_cnt_4_N_249_1 ), .DI0(\usb_l3/st_cnt_4_N_249_0 ), 
    .CE(\usb_l3/debug2_c_0_enable_31 ), .CLK(debug2_c_0), 
    .F0(\usb_l3/st_cnt_4_N_249_0 ), .Q0(\usb_l3/st_cnt_0 ), 
    .F1(\usb_l3/st_cnt_4_N_249_1 ), .Q1(\usb_l3/st_cnt_1 ));
  usb_l3_SLICE_428 \usb_l3/SLICE_428 ( .D1(\usb_l3/n21403 ), 
    .C1(\usb_l3/st_cnt_2 ), .B1(state_0_adj_712), .A1(\usb_l3/st_cnt_3 ), 
    .D0(\usb_l3/st_cnt_0 ), .C0(state_0_adj_712), .B0(\usb_l3/st_cnt_1 ), 
    .A0(\usb_l3/st_cnt_2 ), .DI1(\usb_l3/n14772 ), .DI0(\usb_l3/n14774 ), 
    .CE(\usb_l3/debug2_c_0_enable_15 ), .LSR(reset_N), .CLK(debug2_c_0), 
    .F0(\usb_l3/n14774 ), .Q0(\usb_l3/st_cnt_2 ), .F1(\usb_l3/n14772 ), 
    .Q1(\usb_l3/st_cnt_3 ));
  usb_l3_SLICE_429 \usb_l3/SLICE_429 ( .D1(\usb_l3/st_cnt_1 ), 
    .B1(\usb_l3/st_cnt_0 ), .A1(\usb_l3/st_cnt_2 ), .D0(state_0_adj_712), 
    .C0(\usb_l3/st_cnt_3 ), .B0(\usb_l3/n21373 ), .A0(\usb_l3/st_cnt_4 ), 
    .DI0(\usb_l3/n14592 ), .CE(\usb_l3/debug2_c_0_enable_15 ), .LSR(reset_N), 
    .CLK(debug2_c_0), .F0(\usb_l3/n14592 ), .Q0(\usb_l3/st_cnt_4 ), 
    .F1(\usb_l3/n21373 ));
  usb_l3_SLICE_430 \usb_l3/SLICE_430 ( .D1(\usb_l3/rnd_reg_0 ), 
    .C1(state_1_adj_711), .B1(state_2_adj_710), .A1(state_0_adj_712), 
    .D0(\usb_l3/wait_cnt_0 ), .C0(\usb_l3/wait_cnt_3 ), 
    .B0(\usb_l3/n6_adj_636 ), .A0(\usb_l3/wait_cnt_4 ), .DI0(\usb_l3/n19845 ), 
    .M0(\usb_l3/n21359 ), .CE(\usb_l3/debug2_c_0_enable_28 ), .CLK(debug2_c_0), 
    .OFX0(\usb_l3/n19845 ), .Q0(\usb_l3/wait_cnt_0 ));
  usb_l3_SLICE_431 \usb_l3/SLICE_431 ( .D1(n21360), .C1(\usb_l3/wait_cnt_0 ), 
    .B1(\usb_l3/wait_cnt_1 ), .A1(n21415), .D0(state_1_adj_711), 
    .C0(state_2_adj_710), .B0(\usb_l3/rnd_reg_1 ), .DI0(\usb_l3/n36 ), 
    .M0(state_0_adj_712), .CE(\usb_l3/debug2_c_0_enable_28 ), .CLK(debug2_c_0), 
    .OFX0(\usb_l3/n36 ), .Q0(\usb_l3/wait_cnt_1 ));
  usb_l3_SLICE_432 \usb_l3/SLICE_432 ( .D1(\usb_l3/rnd_reg_2 ), 
    .C1(state_0_adj_712), .B1(state_2_adj_710), .A1(state_1_adj_711), 
    .D0(\usb_l3/wait_cnt_0 ), .C0(\usb_l3/wait_cnt_1 ), .B0(n21360), 
    .A0(\usb_l3/wait_cnt_2 ), .DI0(\usb_l3/n35 ), .M0(\usb_l3/n21359 ), 
    .CE(\usb_l3/debug2_c_0_enable_28 ), .CLK(debug2_c_0), .OFX0(\usb_l3/n35 ), 
    .Q0(\usb_l3/wait_cnt_2 ));
  usb_l3_SLICE_433 \usb_l3/SLICE_433 ( .D1(\usb_l3/n21292 ), 
    .C1(\usb_l3/wait_cnt_2 ), .B1(\usb_l3/wait_cnt_3 ), .A1(n21415), 
    .C0(\usb_l3/rnd_reg_3 ), .B0(state_1_adj_711), .A0(state_2_adj_710), 
    .DI0(\usb_l3/n34_adj_633 ), .M0(state_0_adj_712), 
    .CE(\usb_l3/debug2_c_0_enable_28 ), .CLK(debug2_c_0), 
    .OFX0(\usb_l3/n34_adj_633 ), .Q0(\usb_l3/wait_cnt_3 ));
  usb_l3_SLICE_434 \usb_l3/SLICE_434 ( .D1(n21435), .C1(state_0_adj_712), 
    .B1(\usb_l3/n9 ), .A1(\usb_l3/rnd_reg_4 ), .D0(\usb_l3/wait_cnt_4 ), 
    .C0(\usb_l3/wait_cnt_2 ), .B0(\usb_l3/wait_cnt_3 ), .A0(\usb_l3/n21292 ), 
    .DI0(\usb_l3/n33_adj_634 ), .M0(\usb_l3/n21359 ), 
    .CE(\usb_l3/debug2_c_0_enable_28 ), .CLK(debug2_c_0), 
    .OFX0(\usb_l3/n33_adj_634 ), .Q0(\usb_l3/wait_cnt_4 ));
  usb_l4_SLICE_435 \usb_l4/SLICE_435 ( .D1(state_0_adj_716), 
    .C1(state_1_adj_715), .A1(state_2_adj_714), .D0(state_0_adj_716), 
    .C0(state_1_adj_715), .B0(state_2_adj_714), .A0(\usb_l4/bit_cnt_1 ), 
    .DI0(\usb_l4/n21490 ), .M0(\usb_l4/bit_cnt_0 ), .CE(clk_in_p_enable_3), 
    .CLK(\usb_l4/clk_in_p ), .OFX0(\usb_l4/n21490 ), .Q0(\usb_l4/bit_cnt_0 ));
  usb_l4_SLICE_436 \usb_l4/SLICE_436 ( .B1(state_2_adj_714), 
    .A1(state_1_adj_715), .D0(\usb_l4/bit_cnt_0 ), .C0(state_0_adj_716), 
    .B0(n21428), .A0(\usb_l4/bit_cnt_1 ), .DI0(\usb_l4/n18828 ), 
    .CE(\usb_l4/clk_in_p_enable_26 ), .CLK(\usb_l4/clk_in_p ), 
    .F0(\usb_l4/n18828 ), .Q0(\usb_l4/bit_cnt_1 ), .F1(n21428));
  SLICE_437 SLICE_437( .D1(usb_ccnt_1_0), .C1(usb_ccnt_1_2), .B1(usb_ccnt_1_1), 
    .A1(reset_N), .D0(usb_ccnt_1_0), .C0(usb_ccnt_1_2), .B0(usb_ccnt_1_1), 
    .A0(\usb_l4/clk_in_p ), .DI0(usb_clkf_3__N_189), .LSR(reset_N), 
    .CLK(\clk60_cnt[1] ), .F0(usb_clkf_3__N_189), .Q0(\usb_l4/clk_in_p ), 
    .F1(n8218));
  usb_l4_SLICE_438 \usb_l4/SLICE_438 ( .C1(state_0_adj_716), 
    .A1(\usb_l4/n217 ), .D0(\usb_l4/n218 ), .C0(state_0_adj_716), 
    .DI1(\usb_l4/n6688 ), .DI0(\usb_l4/n6689 ), 
    .CE(\usb_l4/clk_in_p_enable_13 ), .LSR(reset_N), .CLK(\usb_l4/clk_in_p ), 
    .F0(\usb_l4/n6689 ), .Q0(\usb_l4/data_size_1 ), .F1(\usb_l4/n6688 ), 
    .Q1(\usb_l4/data_size_2 ));
  usb_l4_SLICE_439 \usb_l4/SLICE_439 ( .D1(state_0_adj_716), 
    .C1(\usb_l4/rnd_reg_1 ), .B1(\usb_l4/n215 ), .A1(\usb_l4/n31 ), 
    .D0(state_0_adj_716), .C0(\usb_l4/n216 ), .B0(\usb_l4/rnd_reg_0 ), 
    .A0(\usb_l4/n21331 ), .DI1(\usb_l4/n6686 ), .DI0(\usb_l4/n6687 ), 
    .CE(\usb_l4/clk_in_p_enable_13 ), .LSR(reset_N), .CLK(\usb_l4/clk_in_p ), 
    .F0(\usb_l4/n6687 ), .Q0(\usb_l4/data_size_3 ), .F1(\usb_l4/n6686 ), 
    .Q1(\usb_l4/data_size_4 ));
  usb_l4_SLICE_440 \usb_l4/SLICE_440 ( .D1(\usb_l4/n213 ), .C1(\usb_l4/n31 ), 
    .B1(state_0_adj_716), .A1(\usb_l4/rnd_reg_3 ), .D0(state_0_adj_716), 
    .C0(\usb_l4/n31 ), .B0(\usb_l4/rnd_reg_2 ), .A0(\usb_l4/n214 ), 
    .DI1(\usb_l4/n6684 ), .DI0(\usb_l4/n6685 ), 
    .CE(\usb_l4/clk_in_p_enable_13 ), .LSR(reset_N), .CLK(\usb_l4/clk_in_p ), 
    .F0(\usb_l4/n6685 ), .Q0(\usb_l4/data_size_5 ), .F1(\usb_l4/n6684 ), 
    .Q1(\usb_l4/data_size_6 ));
  usb_l4_SLICE_441 \usb_l4/SLICE_441 ( .D1(\usb_l4/st_cnt_4 ), 
    .C1(\usb_l4/st_cnt_3 ), .B1(\usb_l4/st_cnt_2 ), .A1(\usb_l4/st_cnt_0 ), 
    .D0(state_0_adj_716), .C0(\usb_l4/n212 ), .B0(\usb_l4/n20459 ), 
    .A0(\usb_l4/n4_adj_692 ), .DI0(\usb_l4/n6683 ), 
    .CE(\usb_l4/clk_in_p_enable_7 ), .LSR(reset_N), .CLK(\usb_l4/clk_in_p ), 
    .F0(\usb_l4/n6683 ), .Q0(\usb_l4/data_size_7 ), .F1(\usb_l4/n20459 ));
  SLICE_442 SLICE_442( .D1(state_0_adj_716), .C1(n4_adj_782), .B1(reset_N), 
    .A1(n21432), .D0(\usb_l4/n20237 ), .C0(state_0_adj_716), 
    .B0(\usb_l4/rnd_reg_1 ), .A0(\usb_l4/n211 ), 
    .DI0(\usb_l4/data_size_10_N_275_8 ), .CE(clk_in_p_enable_33), 
    .LSR(reset_N), .CLK(\usb_l4/clk_in_p ), .F0(\usb_l4/data_size_10_N_275_8 ), 
    .Q0(\usb_l4/data_size_8 ), .F1(clk_in_p_enable_33));
  usb_l4_SLICE_443 \usb_l4/SLICE_443 ( .D1(\usb_l4/n21431 ), 
    .C1(\usb_l4/st_cnt_2 ), .B1(\usb_l4/st_cnt_0 ), .A1(\usb_l4/rnd_reg_2 ), 
    .D0(\usb_l4/n210 ), .C0(\usb_l4/n4 ), .B0(\usb_l4/n20237 ), 
    .A0(state_0_adj_716), .DI0(\usb_l4/n6681 ), 
    .CE(\usb_l4/clk_in_p_enable_7 ), .LSR(reset_N), .CLK(\usb_l4/clk_in_p ), 
    .F0(\usb_l4/n6681 ), .Q0(\usb_l4/data_size_9 ), .F1(\usb_l4/n4 ));
  usb_l4_SLICE_444 \usb_l4/SLICE_444 ( .D1(\usb_l4/rnd_reg_3 ), 
    .C1(\usb_l4/rnd_reg_2 ), .D0(\usb_l4/rnd_reg_3 ), .C0(\usb_l4/n20237 ), 
    .B0(state_0_adj_716), .A0(\usb_l4/n209 ), .DI0(\usb_l4/n6680 ), 
    .CE(\usb_l4/clk_in_p_enable_1 ), .LSR(reset_N), .CLK(\usb_l4/clk_in_p ), 
    .F0(\usb_l4/n6680 ), .Q0(\usb_l4/data_size_10 ), .F1(n35_adj_783));
  SLICE_445 SLICE_445( .D1(state_1_adj_715), .C1(reset_N), .D0(n21335), 
    .C0(n35_adj_783), .B0(state_0_adj_716), .A0(n20270), 
    .DI0(dout_r_2_N_246_0), .CE(\usb_l4/clk_in_p_enable_25 ), 
    .CLK(\usb_l4/clk_in_p ), .F0(dout_r_2_N_246_0), .Q0(\usb_l4/dout_r_0 ), 
    .F1(n20270));
  usb_l4_SLICE_446 \usb_l4/SLICE_446 ( .C1(\usb_l4/st_cnt_2 ), 
    .B1(\usb_l4/st_cnt_0 ), .A1(\usb_l4/n21431 ), .D0(state_0_adj_716), 
    .C0(n21335), .B0(\usb_l4/rnd_reg_2 ), .A0(state_1_adj_715), 
    .DI0(\usb_l4/n19681 ), .CE(\usb_l4/clk_in_p_enable_31 ), .LSR(reset_N), 
    .CLK(\usb_l4/clk_in_p ), .F0(\usb_l4/n19681 ), .Q0(\usb_l4/dout_r_1 ), 
    .F1(n21335));
  usb_l4_SLICE_447 \usb_l4/SLICE_447 ( .C1(\usb_l4/bit_cnt_1 ), 
    .B1(\usb_l4/bit_cnt_0 ), .D0(\usb_l4/rnd_reg_3 ), .C0(\usb_l4/n21443 ), 
    .B0(state_0_adj_716), .A0(state_1_adj_715), .DI0(\usb_l4/n5024 ), 
    .CE(\usb_l4/clk_in_p_enable_17 ), .LSR(reset_N), .CLK(\usb_l4/clk_in_p ), 
    .F0(\usb_l4/n5024 ), .Q0(\usb_l4/dout_r_2 ), .F1(\usb_l4/n21443 ));
  SLICE_448 SLICE_448( .C1(br5_shin_c), .B0(br4_shin_c), .M1(rng1_out_1), 
    .M0(rng1_out_0), .CE(\usb_l4/clk_in_p_enable_21 ), .CLK(\usb_l4/clk_in_p ), 
    .F0(br4_shout_c), .Q0(\usb_l4/rnd_reg_0 ), .F1(br5_shout_c), 
    .Q1(\usb_l4/rnd_reg_1 ));
  SLICE_449 SLICE_449( .D1(ps4_div_6), .A1(ps4_div_7), .D0(ps3_div_7), 
    .C0(ps3_div_4), .B0(ps3_div_1), .A0(ps3_div_3), .M1(rng1_out_3), 
    .M0(rng1_out_2), .CE(\usb_l4/clk_in_p_enable_21 ), .CLK(\usb_l4/clk_in_p ), 
    .F0(n10), .Q0(\usb_l4/rnd_reg_2 ), .F1(n6_adj_736), 
    .Q1(\usb_l4/rnd_reg_3 ));
  SLICE_450 SLICE_450( .D1(ps2_div_7), .A1(ps2_div_5), .D0(n21378), 
    .C0(\usb_l4/wait_cnt_1 ), .B0(\usb_l4/wait_cnt_0 ), .M0(rng1_out_4), 
    .CE(\usb_l4/clk_in_p_enable_21 ), .CLK(\usb_l4/clk_in_p ), 
    .F0(\usb_l4/n21296 ), .Q0(\usb_l4/rnd_reg_4 ), .F1(n6_adj_730));
  usb_l4_SLICE_451 \usb_l4/SLICE_451 ( .D1(n9), .C1(\usb_l4/st_cnt_0 ), 
    .B1(state_0_adj_716), .A1(\usb_l4/st_cnt_1 ), .D0(n9), 
    .B0(state_0_adj_716), .A0(\usb_l4/st_cnt_0 ), 
    .DI1(\usb_l4/st_cnt_4_N_249_1 ), .DI0(\usb_l4/st_cnt_4_N_249_0 ), 
    .CE(\usb_l4/clk_in_p_enable_32 ), .CLK(\usb_l4/clk_in_p ), 
    .F0(\usb_l4/st_cnt_4_N_249_0 ), .Q0(\usb_l4/st_cnt_0 ), 
    .F1(\usb_l4/st_cnt_4_N_249_1 ), .Q1(\usb_l4/st_cnt_1 ));
  usb_l4_SLICE_452 \usb_l4/SLICE_452 ( .D1(state_0_adj_716), 
    .C1(\usb_l4/st_cnt_3 ), .B1(\usb_l4/st_cnt_2 ), .A1(\usb_l4/n21434 ), 
    .D0(\usb_l4/st_cnt_0 ), .C0(state_0_adj_716), .B0(\usb_l4/st_cnt_2 ), 
    .A0(\usb_l4/st_cnt_1 ), .DI1(\usb_l4/n18817 ), .DI0(\usb_l4/n18814 ), 
    .CE(\usb_l4/clk_in_p_enable_16 ), .LSR(reset_N), .CLK(\usb_l4/clk_in_p ), 
    .F0(\usb_l4/n18814 ), .Q0(\usb_l4/st_cnt_2 ), .F1(\usb_l4/n18817 ), 
    .Q1(\usb_l4/st_cnt_3 ));
  usb_l4_SLICE_453 \usb_l4/SLICE_453 ( .D1(\usb_l4/st_cnt_3 ), 
    .C1(\usb_l4/st_cnt_1 ), .B1(\usb_l4/st_cnt_0 ), .A1(\usb_l4/st_cnt_2 ), 
    .D0(n21335), .C0(\usb_l4/n20238 ), .B0(state_0_adj_716), 
    .A0(\usb_l4/st_cnt_4 ), .DI0(\usb_l4/n18815 ), 
    .CE(\usb_l4/clk_in_p_enable_16 ), .LSR(reset_N), .CLK(\usb_l4/clk_in_p ), 
    .F0(\usb_l4/n18815 ), .Q0(\usb_l4/st_cnt_4 ), .F1(\usb_l4/n20238 ));
  usb_l4_SLICE_454 \usb_l4/SLICE_454 ( .D1(state_0_adj_716), 
    .C1(state_2_adj_714), .B1(\usb_l4/rnd_reg_0 ), .A1(state_1_adj_715), 
    .D0(\usb_l4/wait_cnt_2 ), .C0(\usb_l4/n6_adj_694 ), 
    .B0(\usb_l4/wait_cnt_0 ), .A0(\usb_l4/wait_cnt_3 ), .DI0(\usb_l4/n18980 ), 
    .M0(\usb_l4/n21376 ), .CE(\usb_l4/clk_in_p_enable_30 ), 
    .CLK(\usb_l4/clk_in_p ), .OFX0(\usb_l4/n18980 ), .Q0(\usb_l4/wait_cnt_0 ));
  usb_l4_SLICE_455 \usb_l4/SLICE_455 ( .D1(\usb_l4/n21289 ), 
    .C1(\usb_l4/n21376 ), .B1(\usb_l4/n2 ), .A1(\usb_l4/wait_cnt_3 ), 
    .D0(\usb_l4/n1 ), .C0(\usb_l4/n21376 ), .B0(\usb_l4/n21325 ), 
    .A0(\usb_l4/wait_cnt_1 ), .DI1(\usb_l4/n27 ), .DI0(\usb_l4/n21282 ), 
    .CE(\usb_l4/clk_in_p_enable_30 ), .CLK(\usb_l4/clk_in_p ), 
    .F0(\usb_l4/n21282 ), .Q0(\usb_l4/wait_cnt_1 ), .F1(\usb_l4/n27 ), 
    .Q1(\usb_l4/wait_cnt_3 ));
  usb_l4_SLICE_456 \usb_l4/SLICE_456 ( .D1(\usb_l4/n21296 ), 
    .C1(state_0_adj_716), .B1(\usb_l4/wait_cnt_2 ), .A1(state_2_adj_714), 
    .D0(state_0_adj_716), .B0(state_2_adj_714), .A0(\usb_l4/rnd_reg_2 ), 
    .DI0(\usb_l4/n21457 ), .M0(state_1_adj_715), 
    .CE(\usb_l4/clk_in_p_enable_30 ), .CLK(\usb_l4/clk_in_p ), 
    .OFX0(\usb_l4/n21457 ), .Q0(\usb_l4/wait_cnt_2 ));
  usb_l4_SLICE_457 \usb_l4/SLICE_457 ( .D1(\usb_l4/n21431 ), 
    .C1(\usb_l4/rnd_reg_4 ), .B1(\usb_l4/n131 ), .A1(\usb_l4/n21377 ), 
    .D0(\usb_l4/n21296 ), .C0(\usb_l4/wait_cnt_3 ), .B0(\usb_l4/wait_cnt_2 ), 
    .A0(\usb_l4/wait_cnt_4 ), .DI0(\usb_l4/n21164 ), .M0(\usb_l4/n21376 ), 
    .CE(\usb_l4/clk_in_p_enable_22 ), .CLK(\usb_l4/clk_in_p ), 
    .OFX0(\usb_l4/n21164 ), .Q0(\usb_l4/wait_cnt_4 ));
  usb_l4_i15965_SLICE_458 \usb_l4/i15965/SLICE_458 ( .D1(state_1_adj_715), 
    .C1(reset_N), .B1(state_0_adj_716), .A1(state_2_adj_714), 
    .D0(state_1_adj_715), .C0(reset_N), .B0(state_0_adj_716), 
    .A0(state_2_adj_714), .M0(n21378), .OFX0(\usb_l4/clk_in_p_enable_32 ));
  usb_l4_i15941_SLICE_459 \usb_l4/i15941/SLICE_459 ( .D1(state_2_adj_714), 
    .C1(state_1_adj_715), .B1(n3813), .A1(reset_N), .C0(state_1_adj_715), 
    .B0(state_2_adj_714), .A0(reset_N), .M0(state_0_adj_716), 
    .OFX0(\usb_l4/clk_in_p_enable_26 ));
  ps4_i15876_SLICE_460 \ps4/i15876/SLICE_460 ( .D1(\ps4/parity ), 
    .B1(\ps4/bit_clk_0 ), .A1(\ps4/l_out ), .D0(\ps4/bit_clk_0 ), 
    .C0(\ps4/bit_clk_2 ), .A0(\ps4/l_out ), .M0(\ps4/bit_clk_3 ), 
    .OFX0(\ps4/n21124 ));
  ps3_i15918_SLICE_461 \ps3/i15918/SLICE_461 ( .D1(\ps3/bit_clk_0 ), 
    .C1(\ps3/l_out ), .A1(\ps3/parity ), .D0(\ps3/bit_clk_0 ), 
    .C0(\ps3/l_out ), .A0(\ps3/bit_clk_2 ), .M0(\ps3/clk_dis_N_443 ), 
    .OFX0(\ps3/n21262 ));
  dis1_i89_SLICE_462 \dis1/i89/SLICE_462 ( .D1(state_1_adj_718), 
    .C1(\usb_f1/n21287 ), .B1(\usb_f1/wait_cnt_4 ), .A1(\usb_f1/wait_cnt_3 ), 
    .D0(state_1_adj_718), .C0(\usb_f1/rnd_reg_4 ), .B0(st_cnt_1), .A0(n9781), 
    .M0(state_0_adj_719), .OFX0(n82));
  ps2_i15913_SLICE_463 \ps2/i15913/SLICE_463 ( .D1(\ps2/bit_clk_0 ), 
    .B1(\ps2/parity ), .A1(\ps2/l_out ), .D0(\ps2/bit_clk_0 ), 
    .B0(\ps2/bit_clk_2 ), .A0(\ps2/l_out ), .M0(\ps2/clk_dis_N_443 ), 
    .OFX0(\ps2/n21250 ));
  usb_f2_i16065_SLICE_464 \usb_f2/i16065/SLICE_464 ( .D1(state_2_adj_722), 
    .C1(state_1_adj_723), .A1(reset_N), .D0(state_2_adj_722), .C0(\usb_f2/n9 ), 
    .B0(state_1_adj_723), .A0(reset_N), .M0(state_0_adj_724), 
    .OFX0(\usb_f2/clk_in_p_enable_33 ));
  usb_f2_i15951_SLICE_465 \usb_f2/i15951/SLICE_465 ( .D1(state_0_adj_724), 
    .B1(state_2_adj_722), .A1(reset_N), .D0(state_0_adj_724), .C0(\usb_f2/n9 ), 
    .B0(state_2_adj_722), .A0(reset_N), .M0(state_1_adj_723), 
    .OFX0(\usb_f2/clk_in_p_enable_28 ));
  usb_f2_i15931_SLICE_466 \usb_f2/i15931/SLICE_466 ( .D1(state_2_adj_722), 
    .C1(reset_N), .B1(state_1_adj_723), .A1(state_0_adj_724), 
    .D0(state_2_adj_722), .C0(reset_N), .B0(state_1_adj_723), 
    .A0(state_0_adj_724), .M0(n3858), .OFX0(\usb_f2/clk_in_p_enable_3 ));
  ps1_i15891_SLICE_467 \ps1/i15891/SLICE_467 ( .C1(\ps1/bit_clk_0 ), 
    .B1(\ps1/parity ), .A1(\ps1/l_out ), .D0(\ps1/bit_clk_2 ), 
    .C0(\ps1/bit_clk_0 ), .B0(\ps1/l_out ), .M0(\ps1/clk_dis_N_443 ), 
    .OFX0(\ps1/n21160 ));
  usb_l2_i15971_SLICE_468 \usb_l2/i15971/SLICE_468 ( .D1(state_0_adj_709), 
    .C1(state_1_adj_708), .B1(state_2_adj_707), .A1(reset_N), 
    .D0(state_0_adj_709), .C0(state_1_adj_708), .B0(state_2_adj_707), 
    .A0(reset_N), .M0(n21345), .OFX0(\usb_l2/clk_in_p_enable_31 ));
  usb_l1_i15977_SLICE_469 \usb_l1/i15977/SLICE_469 ( .D1(state_1_adj_718), 
    .C1(n3835), .B1(state_2_adj_717), .A1(reset_N), .D0(state_1_adj_718), 
    .C0(reset_N), .B0(state_2_adj_717), .M0(state_0_adj_719), 
    .OFX0(clk_in_p_enable_25));
  usb_l1_i15975_SLICE_470 \usb_l1/i15975/SLICE_470 ( .D1(state_0_adj_709), 
    .C1(reset_N), .B1(state_2_adj_707), .A1(state_1_adj_708), 
    .D0(state_0_adj_709), .C0(reset_N), .B0(state_2_adj_707), 
    .A0(state_1_adj_708), .M0(n3775), .OFX0(clk_in_p_enable_2));
  usb_l1_i15973_SLICE_471 \usb_l1/i15973/SLICE_471 ( .D1(reset_N), 
    .C1(state_0_adj_716), .A1(state_2_adj_714), .D0(reset_N), 
    .C0(state_0_adj_716), .B0(n3813), .A0(state_2_adj_714), 
    .M0(state_1_adj_715), .OFX0(clk_in_p_enable_3));
  usb_l1_i15969_SLICE_472 \usb_l1/i15969/SLICE_472 ( .C1(reset_N), 
    .B1(state_2_adj_710), .A1(state_0_adj_712), .D0(n3789), .C0(reset_N), 
    .B0(state_2_adj_710), .A0(state_0_adj_712), .M0(state_1_adj_711), 
    .OFX0(debug2_c_0_enable_23));
  usb_l1_i15945_SLICE_473 \usb_l1/i15945/SLICE_473 ( .C1(state_0), 
    .B1(state_2), .A1(reset_N), .D0(\usb_l1/n9_adj_652 ), .C0(state_0), 
    .B0(state_2), .A0(reset_N), .M0(state_1), 
    .OFX0(\usb_l1/clk_in_p_enable_28 ));
  usb_l3_i15949_SLICE_474 \usb_l3/i15949/SLICE_474 ( .D1(reset_N), 
    .C1(state_0_adj_712), .B1(state_2_adj_710), .A1(state_1_adj_711), 
    .D0(reset_N), .C0(state_0_adj_712), .B0(state_2_adj_710), 
    .A0(state_1_adj_711), .M0(\usb_l3/n9 ), 
    .OFX0(\usb_l3/debug2_c_0_enable_28 ));
  SLICE_475 SLICE_475( .D1(reset_N), .C1(n1435), .D0(\rng1/r1_2 ), 
    .C0(rng1_clk_0), .M1(rng1_out_3), .M0(rng1_out_2), .CE(reset_N), 
    .CLK(ps4_ck), .F0(n1435), .Q0(\ps4/rnd_reg_2 ), .F1(rng1_clk_0), 
    .Q1(\ps4/rnd_reg_3 ));
  SLICE_476 SLICE_476( .B1(reset_N), .A1(\rng1/r1_2 ), .D0(rng1_clk_0), 
    .B0(\rng1/r1_1 ), .M1(rng1_out_1), .M0(rng1_out_0), .CE(reset_N), 
    .CLK(ps4_ck), .F0(\rng1/r1_2 ), .Q0(\ps4/rnd_reg_0 ), .F1(\rng1/r1_1 ), 
    .Q1(\ps4/rnd_reg_1 ));
  usb_l4_SLICE_477 \usb_l4/SLICE_477 ( .D1(\usb_l4/wait_cnt_2 ), 
    .C1(\usb_l4/wait_cnt_0 ), .B1(\usb_l4/n6_adj_694 ), 
    .A1(\usb_l4/wait_cnt_3 ), .D0(\usb_l4/wait_cnt_2 ), 
    .C0(\usb_l4/wait_cnt_1 ), .B0(n21378), .A0(\usb_l4/wait_cnt_0 ), 
    .F0(\usb_l4/n21289 ), .F1(n21378));
  usb_f2_SLICE_478 \usb_f2/SLICE_478 ( .D1(\usb_f2/n5 ), .C1(\usb_f2/n21340 ), 
    .B1(\usb_f2/wait_cnt_1 ), .A1(\usb_f2/wait_cnt_0 ), 
    .D0(\usb_f2/wait_cnt_4 ), .C0(\usb_f2/wait_cnt_1 ), .B0(\usb_f2/n6 ), 
    .A0(\usb_f2/wait_cnt_0 ), .F0(\usb_f2/n21340 ), .F1(\usb_f2/n4_adj_668 ));
  usb_l2_SLICE_479 \usb_l2/SLICE_479 ( .D1(\usb_l2/st_cnt_0 ), 
    .C1(\usb_l2/n21398 ), .B1(\usb_l2/st_cnt_2 ), .A1(\usb_l2/st_cnt_1 ), 
    .D0(\usb_l2/st_cnt_0 ), .C0(\usb_l2/n21398 ), .B0(\usb_l2/n9 ), 
    .A0(\usb_l2/n21399 ), .F0(\usb_l2/n3 ), .F1(\usb_l2/n9 ));
  usb_l1_SLICE_480 \usb_l1/SLICE_480 ( .D1(\usb_l1/wait_cnt_1 ), 
    .C1(\usb_l1/wait_cnt_0 ), .B1(\usb_l1/wait_cnt_3 ), .A1(\usb_l1/n6 ), 
    .D0(state_1), .C0(\usb_l1/wait_cnt_0 ), .B0(\usb_l1/n21384 ), 
    .A0(\usb_l1/wait_cnt_1 ), .F0(\usb_l1/n93 ), .F1(\usb_l1/n21384 ));
  usb_l1_SLICE_481 \usb_l1/SLICE_481 ( .D1(\usb_l1/n21410 ), 
    .C1(\usb_l1/st_cnt_0 ), .B1(\usb_l1/n21409 ), .A1(\usb_l1/n20248 ), 
    .D0(\usb_l1/n21410 ), .C0(\usb_l1/st_cnt_0 ), .B0(\usb_l1/st_cnt_1 ), 
    .A0(\usb_l1/st_cnt_2 ), .F0(\usb_l1/n20248 ), .F1(\usb_l1/n20199 ));
  usb_l4_SLICE_482 \usb_l4/SLICE_482 ( .D1(\usb_l4/n21433 ), 
    .C1(\usb_l4/st_cnt_1 ), .B1(\usb_l4/st_cnt_4 ), .A1(\usb_l4/st_cnt_0 ), 
    .D0(\usb_l4/st_cnt_0 ), .C0(\usb_l4/st_cnt_2 ), .B0(\usb_l4/n20237 ), 
    .A0(\usb_l4/n21431 ), .F0(n4_adj_782), .F1(\usb_l4/n20237 ));
  usb_l4_SLICE_483 \usb_l4/SLICE_483 ( .C1(state_0_adj_716), 
    .B1(state_1_adj_715), .A1(n3813), .D0(state_1_adj_715), 
    .C0(\usb_l4/n4_adj_693 ), .B0(\usb_l4/n9909 ), .A0(\usb_l4/n10206 ), 
    .F0(\usb_l4/clk_in_p_enable_17 ), .F1(\usb_l4/n10206 ));
  usb_f2_SLICE_484 \usb_f2/SLICE_484 ( .D1(reset_N), .C1(\usb_f2/n16 ), 
    .B1(state_2_adj_722), .D0(\usb_f2/n21340 ), .C0(state_0_adj_724), 
    .B0(state_2_adj_722), .A0(state_1_adj_723), .F0(\usb_f2/n16 ), 
    .F1(\usb_f2/clk_in_p_enable_26 ));
  usb_f2_SLICE_485 \usb_f2/SLICE_485 ( .D1(\usb_f2/n21395 ), 
    .C1(st_cnt_0_adj_721), .B1(\usb_f2/st_cnt_2 ), .A1(\usb_f2/st_cnt_1 ), 
    .D0(\usb_f2/n6_adj_666 ), .C0(st_cnt_0_adj_721), .B0(state_0_adj_724), 
    .A0(\usb_f2/n21291 ), .F0(\usb_f2/clk_in_p_enable_25 ), 
    .F1(\usb_f2/n21291 ));
  usb_l2_SLICE_486 \usb_l2/SLICE_486 ( .D1(n21345), .C1(\usb_l2/n21440 ), 
    .B1(\usb_l2/n21338 ), .A1(state_0_adj_709), .D0(state_2_adj_707), 
    .C0(state_1_adj_708), .A0(state_0_adj_709), .F0(\usb_l2/n21338 ), 
    .F1(\usb_l2/clk_in_p_enable_15 ));
  usb_l2_SLICE_487 \usb_l2/SLICE_487 ( .C1(\usb_l2/bit_cnt_0 ), 
    .B1(\usb_l2/bit_cnt_1 ), .A1(state_1_adj_708), .D0(n14855), 
    .C0(state_1_adj_708), .B0(\usb_l2/n21347 ), .A0(state_2_adj_707), 
    .F0(\usb_l2/n12 ), .F1(\usb_l2/n21347 ));
  usb_l1_SLICE_488 \usb_l1/SLICE_488 ( .D1(state_0), .C1(\usb_l1/n21324 ), 
    .B1(\usb_l1/st_cnt_0 ), .A1(\usb_l1/n21368 ), .D0(\usb_l1/n21410 ), 
    .C0(\usb_l1/st_cnt_0 ), .B0(\usb_l1/st_cnt_1 ), .A0(\usb_l1/st_cnt_2 ), 
    .F0(\usb_l1/n21324 ), .F1(\usb_l1/n7 ));
  usb_l1_SLICE_489 \usb_l1/SLICE_489 ( .D1(state_1), .C1(state_0), 
    .B1(\usb_l1/debug1_1__N_234 ), .A1(state_2), .D0(state_0), 
    .C0(\usb_l1/n15538 ), .B0(reset_N), .A0(\usb_l1/n21358 ), 
    .F0(\usb_l1/clk_in_p_enable_6 ), .F1(\usb_l1/n15538 ));
  usb_l1_SLICE_490 \usb_l1/SLICE_490 ( .D1(state_0), .C1(\usb_l1/n21358 ), 
    .B1(reset_N), .A1(\usb_l1/n15538 ), .C0(state_0), .B0(state_1), 
    .A0(state_2), .F0(\usb_l1/n21358 ), .F1(\usb_l1/clk_in_p_enable_1 ));
  usb_l1_SLICE_491 \usb_l1/SLICE_491 ( .D1(\usb_l1/wait_cnt_3 ), 
    .C1(\usb_l1/wait_cnt_0 ), .B1(\usb_l1/wait_cnt_1 ), .A1(\usb_l1/n6 ), 
    .D0(\usb_l1/wait_cnt_2 ), .C0(\usb_l1/n21330 ), .B0(\usb_l1/wait_cnt_1 ), 
    .A0(state_1), .F0(\usb_l1/n89 ), .F1(\usb_l1/n21330 ));
  usb_l3_SLICE_492 \usb_l3/SLICE_492 ( .C1(\usb_l3/wait_cnt_0 ), 
    .B1(\usb_l3/wait_cnt_1 ), .A1(n21360), .D0(\usb_l3/n6_adj_636 ), 
    .C0(\usb_l3/wait_cnt_3 ), .B0(\usb_l3/wait_cnt_0 ), 
    .A0(\usb_l3/wait_cnt_4 ), .F0(n21360), .F1(\usb_l3/n21292 ));
  usb_f1_SLICE_493 \usb_f1/SLICE_493 ( .D1(\usb_f1/n21424 ), .C1(st_cnt_0), 
    .B1(st_cnt_1), .A1(\usb_f1/st_cnt_2 ), .D0(\usb_f1/n21372 ), 
    .C0(\usb_f1/n21309 ), .B0(\usb_f1/n21381 ), .A0(st_cnt_0), 
    .F0(\usb_f1/n14_adj_625 ), .F1(\usb_f1/n21309 ));
  usb_f1_SLICE_494 \usb_f1/SLICE_494 ( .D1(\usb_f1/st_cnt_4 ), 
    .C1(\usb_f1/st_cnt_3 ), .B1(\usb_f1/st_cnt_2 ), .A1(st_cnt_1), 
    .D0(st_cnt_1), .C0(\usb_f1/n21371 ), .B0(\usb_f1/n21381 ), .A0(st_cnt_0), 
    .F0(\usb_f1/n14 ), .F1(\usb_f1/n21381 ));
  usb_f1_SLICE_495 \usb_f1/SLICE_495 ( .D1(\usb_f1/st_cnt_4 ), 
    .C1(\usb_f1/n21372 ), .B1(st_cnt_0), .A1(\usb_f1/n6_adj_627 ), 
    .D0(\usb_f1/st_cnt_3 ), .C0(\usb_f1/st_cnt_4 ), .B0(\usb_f1/n21425 ), 
    .A0(\usb_f1/st_cnt_2 ), .F0(\usb_f1/n21372 ), .F1(n14832));
  usb_f1_SLICE_496 \usb_f1/SLICE_496 ( .D1(n21422), .C1(reset_N), 
    .B1(state_0_adj_719), .A1(n21799), .D0(state_1_adj_718), 
    .C0(state_2_adj_717), .B0(n21375), .A0(state_0_adj_719), .F0(n21799), 
    .F1(\usb_f1/clk_in_p_enable_27 ));
  usb_f1_SLICE_497 \usb_f1/SLICE_497 ( .D1(\usb_f1/wait_cnt_3 ), 
    .C1(\usb_f1/wait_cnt_4 ), .B1(\usb_f1/n6_adj_628 ), 
    .A1(\usb_f1/wait_cnt_0 ), .D0(\usb_f1/wait_cnt_0 ), .C0(n21375), 
    .A0(\usb_f1/wait_cnt_1 ), .F0(\usb_f1/n21294 ), .F1(n21375));
  SLICE_498 SLICE_498( .D1(\usb_f1/n18 ), .C1(\usb_f1/data_size_7 ), 
    .B1(\usb_f1/n13 ), .A1(\usb_f1/data_size_9 ), .D0(state_0_adj_719), 
    .C0(n3835), .B0(n14832), .F0(n14894), .F1(n3835));
  SLICE_499 SLICE_499( .D1(\usb_l1/debug1_1__N_234 ), .C1(state_1), 
    .B1(state_2), .A1(\usb_l1/n21384 ), .D0(reset_N), .C0(n66), .B0(state_0), 
    .A0(n11777), .F0(clk_in_p_enable_29), .F1(n11777));
  usb_l4_SLICE_500 \usb_l4/SLICE_500 ( .D1(\usb_l4/st_cnt_4 ), 
    .C1(\usb_l4/st_cnt_3 ), .B1(\usb_l4/st_cnt_1 ), .D0(\usb_l4/st_cnt_0 ), 
    .B0(\usb_l4/n21431 ), .A0(\usb_l4/st_cnt_2 ), .F0(\usb_l4/n31 ), 
    .F1(\usb_l4/n21431 ));
  usb_l4_SLICE_501 \usb_l4/SLICE_501 ( .D1(\usb_l4/n7718 ), 
    .C1(\usb_l4/n21802 ), .B1(\usb_l4/n7720 ), .A1(state_0_adj_716), 
    .C0(state_2_adj_714), .B0(reset_N), .F0(\usb_l4/n21802 ), 
    .F1(\usb_l4/clk_in_p_enable_27 ));
  SLICE_502 SLICE_502( .D1(\usb_l2/n21293 ), .C1(state_0_adj_709), .B1(n14261), 
    .A1(\usb_l2/n10_adj_663 ), .B0(state_2_adj_707), .A0(reset_N), .F0(n14261), 
    .F1(\usb_l2/clk_in_p_enable_25 ));
  usb_l4_SLICE_503 \usb_l4/SLICE_503 ( .D1(reset_N), .C1(state_2_adj_714), 
    .A1(state_1_adj_715), .D0(state_0_adj_716), .C0(\usb_l4/n6 ), 
    .B0(\usb_l4/n21380 ), .A0(\usb_l4/st_cnt_0 ), 
    .F0(\usb_l4/clk_in_p_enable_13 ), .F1(\usb_l4/n6 ));
  usb_l4_SLICE_504 \usb_l4/SLICE_504 ( .B1(state_2_adj_714), 
    .A1(state_1_adj_715), .D0(reset_N), .C0(state_0_adj_716), 
    .B0(\usb_l4/n20079 ), .A0(n21432), .F0(\usb_l4/clk_in_p_enable_7 ), 
    .F1(n21432));
  usb_l4_SLICE_505 \usb_l4/SLICE_505 ( .D1(\usb_l4/st_cnt_1 ), 
    .C1(\usb_l4/st_cnt_4 ), .B1(\usb_l4/st_cnt_3 ), .A1(\usb_l4/st_cnt_2 ), 
    .D0(\usb_l4/n6 ), .C0(\usb_l4/n21380 ), .B0(state_0_adj_716), 
    .A0(\usb_l4/n20237 ), .F0(\usb_l4/clk_in_p_enable_1 ), 
    .F1(\usb_l4/n21380 ));
  usb_l4_SLICE_506 \usb_l4/SLICE_506 ( .D1(state_0_adj_716), 
    .C1(state_2_adj_714), .B1(reset_N), .A1(state_1_adj_715), 
    .D0(\usb_l4/n21376 ), .C0(\usb_l4/n21310 ), .B0(\usb_l4/n132 ), 
    .A0(\usb_l4/n21377 ), .F0(\usb_l4/clk_in_p_enable_30 ), 
    .F1(\usb_l4/n21310 ));
  usb_l4_SLICE_507 \usb_l4/SLICE_507 ( .C1(state_0_adj_716), 
    .B1(state_2_adj_714), .A1(state_1_adj_715), .D0(\usb_l4/n21376 ), 
    .C0(\usb_l4/n21310 ), .B0(\usb_l4/n21377 ), .A0(\usb_l4/n21357 ), 
    .F0(\usb_l4/clk_in_p_enable_22 ), .F1(\usb_l4/n21377 ));
  usb_l4_SLICE_508 \usb_l4/SLICE_508 ( .D1(\usb_l4/n10206 ), 
    .C1(\usb_l4/n9909 ), .B1(\usb_l4/n4_adj_693 ), .A1(state_1_adj_715), 
    .C0(reset_N), .B0(state_2_adj_714), .F0(\usb_l4/n9909 ), 
    .F1(\usb_l4/clk_in_p_enable_31 ));
  usb_l4_SLICE_509 \usb_l4/SLICE_509 ( .B1(\usb_l4/st_cnt_0 ), 
    .A1(\usb_l4/st_cnt_2 ), .D0(\usb_l4/st_cnt_3 ), .C0(\usb_l4/n131 ), 
    .B0(\usb_l4/st_cnt_4 ), .A0(\usb_l4/st_cnt_1 ), .F0(\usb_l4/n21357 ), 
    .F1(\usb_l4/n131 ));
  usb_l4_SLICE_510 \usb_l4/SLICE_510 ( .D1(\usb_l4/n13 ), .C1(\usb_l4/n18 ), 
    .B1(\usb_l4/data_size_9 ), .A1(\usb_l4/data_size_7 ), .D0(n20270), 
    .C0(n3813), .B0(state_0_adj_716), .A0(state_2_adj_714), 
    .F0(\usb_l4/clk_in_p_enable_21 ), .F1(n3813));
  usb_l4_SLICE_511 \usb_l4/SLICE_511 ( .D1(\usb_l4/wait_cnt_2 ), 
    .C1(\usb_l4/n6_adj_694 ), .B1(\usb_l4/wait_cnt_0 ), 
    .A1(\usb_l4/wait_cnt_3 ), .D0(\usb_l4/wait_cnt_4 ), 
    .C0(\usb_l4/wait_cnt_1 ), .F0(\usb_l4/n6_adj_694 ), .F1(\usb_l4/n21325 ));
  usb_l4_SLICE_512 \usb_l4/SLICE_512 ( .D1(\usb_l4/data_size_2 ), 
    .C1(\usb_l4/data_size_10 ), .B1(\usb_l4/data_size_4 ), 
    .A1(\usb_l4/data_size_5 ), .D0(\usb_l4/data_size_8 ), 
    .C0(\usb_l4/n10_adj_695 ), .B0(\usb_l4/data_size_1 ), .F0(\usb_l4/n18 ), 
    .F1(\usb_l4/n10_adj_695 ));
  usb_l4_SLICE_513 \usb_l4/SLICE_513 ( .D1(state_2_adj_714), .C1(reset_N), 
    .B1(state_0_adj_716), .A1(\usb_l4/n7720 ), .C0(state_1_adj_715), 
    .B0(n3813), .A0(n21378), .F0(\usb_l4/n7720 ), 
    .F1(\usb_l4/clk_in_p_enable_25 ));
  SLICE_514 SLICE_514( .D1(\ps4/bit_clk_1 ), .C1(\ps4/bit_clk_2 ), 
    .B1(\ps4/bit_clk_0 ), .C0(\ps4/n9298 ), .B0(\ps4/bit_clk_3 ), .A0(reset_N), 
    .M1(rng1_out_1), .M0(rng1_out_0), .CE(reset_N), .CLK(ps3_ck), 
    .F0(\ps4/clk_in_N_414_enable_3 ), .Q0(\ps3/rnd_reg_0 ), .F1(\ps4/n9298 ), 
    .Q1(\ps3/rnd_reg_1 ));
  ps4_SLICE_515 \ps4/SLICE_515 ( .D1(\ps4/rnd_del_3 ), .C1(\ps4/rnd_del_1 ), 
    .B1(\ps4/rnd_del_4 ), .A1(\ps4/rnd_del_2 ), .D0(\ps4/n21388 ), 
    .C0(\ps4/bit_clk_2 ), .B0(\ps4/n20467 ), .A0(\ps4/rnd_del_0 ), 
    .F0(\ps4/n10 ), .F1(\ps4/n20467 ));
  ps4_SLICE_516 \ps4/SLICE_516 ( .C1(\ps4/rnd_del_1 ), .B1(\ps4/rnd_del_4 ), 
    .D0(\ps4/rnd_del_0 ), .C0(\ps4/rnd_del_3 ), .B0(\ps4/n21389 ), 
    .A0(\ps4/rnd_del_2 ), .F0(\ps4/n9 ), .F1(\ps4/n21389 ));
  ps4_SLICE_517 \ps4/SLICE_517 ( .C1(\ps4/n21155 ), .A1(reset_N), 
    .D0(\ps4/bit_clk_2 ), .C0(\ps4/bit_clk_0 ), .B0(\ps4/bit_clk_3 ), 
    .A0(\ps4/bit_clk_1 ), .M0(\ps4/rnd_reg_0 ), 
    .CE(\ps4/clk_in_N_414_enable_4 ), .CLK(ps4_ck), .F0(\ps4/n21155 ), 
    .Q0(\ps4/l_out ), .F1(\ps4/clk_in_N_414_enable_8 ));
  ps4_SLICE_518 \ps4/SLICE_518 ( .D1(\ps4/bit_clk_0 ), .C1(\ps4/bit_clk_2 ), 
    .A1(\ps4/bit_clk_1 ), .D0(reset_N), .C0(\ps4/n21336 ), .B0(\ps4/n9 ), 
    .A0(\ps4/bit_clk_3 ), .M0(\ps4/l_out ), .CE(\ps4/clk_in_N_414_enable_5 ), 
    .CLK(ps4_ck), .F0(\ps4/clk_in_N_414_enable_10 ), .Q0(\ps4/answer ), 
    .F1(\ps4/n21336 ));
  SLICE_519 SLICE_519( .D1(ps2_div_0), .C1(ps2_div_1), .B1(ps2_div_6), 
    .A1(n6_adj_730), .D0(n20326), .C0(n20029), .B0(ps2_div_2), .A0(reset_N), 
    .F0(n2276), .F1(n20029));
  SLICE_520 SLICE_520( .C1(ps3_div_6), .B1(ps3_div_2), .A1(n10), 
    .D0(ps3_div_5), .C0(ps3_div_0), .B0(n20040), .A0(reset_N), .F0(n2278), 
    .F1(n20040));
  SLICE_521 SLICE_521( .D1(ps4_div_3), .C1(n6_adj_736), .B1(ps4_div_0), 
    .A1(ps4_div_4), .D0(reset_N), .C0(n20352), .B0(ps4_div_1), .A0(n20037), 
    .F0(n2280), .F1(n20037));
  dis2_SLICE_522 \dis2/SLICE_522 ( .D1(\dis2/n9754 ), .C1(\dis2/pix_cnt_2 ), 
    .B1(\dis2/pix_cnt_11 ), .A1(\dis2/n20447 ), .D0(\dis2/pix_cnt_6 ), 
    .C0(\dis2/n6 ), .B0(\dis2/pix_cnt_5 ), .A0(reset_N), 
    .F0(\dis2/clk_266_1_keep_enable_21 ), .F1(\dis2/n6 ));
  dis2_SLICE_523 \dis2/SLICE_523 ( .D1(\dis2/line_cnt_7 ), .C1(\dis2/n28 ), 
    .B1(\dis2/n16 ), .A1(\dis2/n24 ), .D0(\dis2/line_cnt_3 ), 
    .C0(\dis2/n9570 ), .B0(\dis2/line_cnt_4 ), .A0(\dis2/n6_adj_684 ), 
    .F0(\dis2/n18897 ), .F1(\dis2/n9570 ));
  dis2_SLICE_524 \dis2/SLICE_524 ( .C1(\dis2/line_cnt_17 ), 
    .A1(\dis2/line_cnt_19 ), .D0(\dis2/line_cnt_13 ), .C0(\dis2/n26 ), 
    .B0(\dis2/n20 ), .A0(\dis2/line_cnt_16 ), .F0(\dis2/n28 ), .F1(\dis2/n20 ));
  dis2_SLICE_525 \dis2/SLICE_525 ( .D1(\dis2/pix_cnt_18 ), 
    .C1(\dis2/pix_cnt_9 ), .D0(\dis2/n20_adj_686 ), .C0(\dis2/n14 ), 
    .B0(\dis2/pix_cnt_14 ), .A0(\dis2/pix_cnt_8 ), .F0(\dis2/n22 ), 
    .F1(\dis2/n14 ));
  SLICE_526 SLICE_526( .D1(ps1_div_3), .C1(ps1_div_6), .B1(ps1_div_0), 
    .A1(n6_adj_749), .D0(reset_N), .C0(n20049), .B0(n20382), .A0(ps1_div_2), 
    .F0(n2274), .F1(n20049));
  ps3_SLICE_527 \ps3/SLICE_527 ( .C1(\ps3/n9 ), .A1(reset_N), 
    .D0(\ps3/rnd_del_0 ), .C0(\ps3/rnd_del_2 ), .B0(\ps3/n6 ), 
    .A0(\ps3/rnd_del_3 ), .M0(\ps3/clk_dis_N_443 ), 
    .CE(\ps3/clk_in_N_414_enable_15 ), .LSR(reset_N), .CLK(ps3_ck), 
    .F0(\ps3/n9 ), .Q0(\ps3/clk_dis ), .F1(\ps3/n21312 ));
  SLICE_528 SLICE_528( .D1(\ps3/bit_clk_2 ), .C1(\ps3/bit_clk_1 ), 
    .A1(\ps3/bit_clk_0 ), .D0(reset_N), .C0(\ps3/n21421 ), 
    .B0(\ps3/clk_dis_N_443 ), .M0(rng1_out_4), .CE(reset_N), .CLK(ps2_ck), 
    .F0(\ps3/clk_in_N_414_enable_4 ), .Q0(\ps2/rnd_reg_4 ), .F1(\ps3/n21421 ));
  SLICE_529 SLICE_529( .D1(reset_N), .B1(\ps3/clk_dis_N_443 ), 
    .D0(\ps3/bit_clk_2 ), .C0(\ps3/clk_in_N_414_enable_5 ), 
    .B0(\ps3/bit_clk_1 ), .A0(\ps3/bit_clk_0 ), .M1(rng1_out_3), 
    .M0(rng1_out_2), .CE(reset_N), .CLK(ps2_ck), 
    .F0(\ps3/clk_in_N_414_enable_6 ), .Q0(\ps2/rnd_reg_2 ), 
    .F1(\ps3/clk_in_N_414_enable_5 ), .Q1(\ps2/rnd_reg_3 ));
  ps3_SLICE_530 \ps3/SLICE_530 ( .D1(\ps3/bit_clk_2 ), .C1(\ps3/n21437 ), 
    .B1(\ps3/clk_dis_N_443 ), .A1(reset_N), .D0(\ps3/bit_clk_0 ), 
    .A0(\ps3/bit_clk_1 ), .F0(\ps3/n21437 ), .F1(\ps3/clk_in_N_414_enable_10 ));
  ps3_SLICE_531 \ps3/SLICE_531 ( .B1(reset_N), .A1(\ps3/n21153 ), 
    .D0(\ps3/clk_dis_N_443 ), .C0(\ps3/bit_clk_0 ), .B0(\ps3/bit_clk_2 ), 
    .A0(\ps3/bit_clk_1 ), .M0(\ps3/rnd_reg_0 ), 
    .CE(\ps3/clk_in_N_414_enable_5 ), .CLK(ps3_ck), .F0(\ps3/n21153 ), 
    .Q0(\ps3/l_out ), .F1(\ps3/clk_in_N_414_enable_15 ));
  SLICE_532 SLICE_532( .C1(state_0), .B1(\usb_l1/n21384 ), .D0(state_2), 
    .C0(reset_N), .B0(n68), .A0(state_1), .F0(clk_in_p_enable_5), .F1(n68));
  SLICE_533 SLICE_533( .D1(state_1_adj_711), .A1(state_2_adj_710), 
    .D0(n44_adj_781), .C0(n21435), .B0(reset_N), .A0(state_0_adj_712), 
    .F0(debug2_c_0_enable_32), .F1(n21435));
  dis1_SLICE_534 \dis1/SLICE_534 ( .D1(\dis1/n20457 ), .C1(\dis1/n9742 ), 
    .B1(\dis1/pix_cnt_2 ), .A1(\dis1/pix_cnt_11 ), .D0(\dis1/n6 ), 
    .C0(reset_N), .B0(\dis1/pix_cnt_5 ), .A0(\dis1/pix_cnt_6 ), 
    .F0(\dis1/clk_266_0_keep_enable_21 ), .F1(\dis1/n6 ));
  dis1_SLICE_535 \dis1/SLICE_535 ( .D1(state_2_adj_717), .C1(\dis1/n21304 ), 
    .B1(reset_N), .A1(state_0_adj_719), .C0(n3835), .B0(state_1_adj_718), 
    .A0(n21375), .F0(\dis1/n21304 ), .F1(clk_in_p_enable_28));
  SLICE_536 SLICE_536( .D1(reset_N), .C1(n21422), .B1(state_0_adj_719), 
    .A1(\usb_f1/n14_adj_625 ), .D0(state_2_adj_717), .B0(state_1_adj_718), 
    .F0(n21422), .F1(\usb_f1/clk_in_p_enable_19 ));
  SLICE_537 SLICE_537( .D1(n21382), .C1(state_0_adj_719), .B1(\usb_f1/n14 ), 
    .A1(\usb_f1/n21372 ), .D0(reset_N), .C0(state_1_adj_718), 
    .B0(state_2_adj_717), .F0(n21382), .F1(\usb_f1/clk_in_p_enable_10 ));
  SLICE_538 SLICE_538( .D1(\usb_f1/st_cnt_3 ), .C1(\usb_f1/st_cnt_2 ), 
    .B1(st_cnt_0), .A1(\usb_f1/st_cnt_4 ), .D0(state_2_adj_717), 
    .C0(state_1_adj_718), .B0(n9781), .A0(st_cnt_1), .F0(n18961), .F1(n9781));
  dis1_SLICE_539 \dis1/SLICE_539 ( .D1(\dis1/n28 ), .C1(\dis1/line_cnt_7 ), 
    .B1(\dis1/n24_adj_678 ), .A1(\dis1/n16 ), .D0(\dis1/line_cnt_4 ), 
    .C0(\dis1/n9565 ), .B0(\dis1/n6_adj_677 ), .A0(\dis1/line_cnt_3 ), 
    .F0(\dis1/n18896 ), .F1(\dis1/n9565 ));
  dis1_SLICE_540 \dis1/SLICE_540 ( .D1(\dis1/line_cnt_19 ), 
    .B1(\dis1/line_cnt_17 ), .D0(\dis1/n26 ), .C0(\dis1/line_cnt_16 ), 
    .B0(\dis1/n20 ), .A0(\dis1/line_cnt_13 ), .F0(\dis1/n28 ), .F1(\dis1/n20 ));
  SLICE_541 SLICE_541( .D1(state_1_adj_718), .C1(\usb_f1/n21425 ), 
    .B1(\usb_f1/n21371 ), .A1(n21441), .D0(state_0_adj_719), 
    .C0(\dis1/n21304 ), .B0(n19_adj_784), .A0(\dis1/n20425 ), 
    .F0(clk_in_p_enable_32), .F1(n19_adj_784));
  SLICE_542 SLICE_542( .D1(\usb_f2/n11354 ), .C1(n21801), .B1(\usb_f2/n7726 ), 
    .A1(state_0_adj_724), .D0(state_2_adj_722), .B0(reset_N), .F0(n21801), 
    .F1(\usb_f2/clk_in_p_enable_30 ));
  dis1_SLICE_543 \dis1/SLICE_543 ( .C1(\dis1/pix_cnt_18 ), 
    .B1(\dis1/pix_cnt_9 ), .D0(\dis1/n20_adj_679 ), .C0(\dis1/pix_cnt_8 ), 
    .B0(\dis1/n14 ), .A0(\dis1/pix_cnt_14 ), .F0(\dis1/n22 ), .F1(\dis1/n14 ));
  SLICE_544 SLICE_544( .D1(\ps2/bit_clk_1 ), .B1(\ps2/bit_clk_2 ), 
    .A1(\ps2/bit_clk_0 ), .D0(\ps2/clk_dis_N_443 ), .C0(\ps2/n9304 ), 
    .B0(reset_N), .M0(rng1_out_4), .CE(reset_N), .CLK(ps1_ck), 
    .F0(\ps2/clk_in_N_414_enable_9 ), .Q0(\ps1/rnd_reg_4 ), .F1(\ps2/n9304 ));
  ps2_SLICE_545 \ps2/SLICE_545 ( .D1(\ps2/bit_clk_1 ), 
    .C1(\ps2/clk_dis_N_443 ), .B1(\ps2/bit_clk_0 ), .A1(\ps2/bit_clk_2 ), 
    .D0(reset_N), .C0(\ps2/n21151 ), .M0(\ps2/rnd_reg_0 ), 
    .CE(\ps2/clk_in_N_414_enable_10 ), .CLK(ps2_ck), 
    .F0(\ps2/clk_in_N_414_enable_15 ), .Q0(\ps2/l_out ), .F1(\ps2/n21151 ));
  ps2_SLICE_546 \ps2/SLICE_546 ( .D1(\ps2/bit_clk_2 ), .C1(\ps2/n21397 ), 
    .B1(reset_N), .A1(\ps2/clk_dis_N_443 ), .D0(\ps2/bit_clk_0 ), 
    .C0(\ps2/bit_clk_1 ), .F0(\ps2/n21397 ), .F1(\ps2/clk_in_N_414_enable_5 ));
  usb_f2_SLICE_547 \usb_f2/SLICE_547 ( .D1(\usb_f2/st_cnt_1 ), 
    .C1(\usb_f2/n21395 ), .B1(\usb_f2/st_cnt_2 ), .A1(st_cnt_0_adj_721), 
    .D0(\usb_f2/n20065 ), .C0(\usb_f2/n21416 ), .B0(reset_N), 
    .A0(state_0_adj_724), .F0(\usb_f2/clk_in_p_enable_12 ), 
    .F1(\usb_f2/n20065 ));
  usb_f2_SLICE_548 \usb_f2/SLICE_548 ( .D1(\usb_f2/rnd_reg_4 ), 
    .C1(\usb_f2/n21416 ), .B1(state_0_adj_724), .A1(\usb_f2/n9 ), 
    .D0(state_2_adj_722), .C0(state_1_adj_723), .F0(\usb_f2/n21416 ), 
    .F1(\usb_f2/n19195 ));
  usb_f2_SLICE_549 \usb_f2/SLICE_549 ( .D1(\usb_f2/n4_adj_668 ), 
    .C1(\usb_f2/n17 ), .B1(\usb_f2/wait_cnt_2 ), .A1(\usb_f2/n5 ), 
    .D0(state_2_adj_722), .C0(\usb_f2/rnd_reg_2 ), .B0(state_1_adj_723), 
    .A0(state_0_adj_724), .F0(\usb_f2/n17 ), .F1(\usb_f2/n6_adj_671 ));
  usb_f2_SLICE_550 \usb_f2/SLICE_550 ( .D1(\usb_f2/n21291 ), 
    .C1(\usb_f2/n6_adj_666 ), .B1(\usb_f2/n28 ), .A1(state_0_adj_724), 
    .D0(reset_N), .C0(state_2_adj_722), .A0(state_1_adj_723), 
    .F0(\usb_f2/n6_adj_666 ), .F1(\usb_f2/clk_in_p_enable_6 ));
  usb_f2_SLICE_551 \usb_f2/SLICE_551 ( .D1(\usb_f2/n18 ), 
    .C1(\usb_f2/data_size_7 ), .B1(\usb_f2/data_size_3 ), 
    .A1(\usb_f2/n6_adj_670 ), .D0(\usb_f2/n21416 ), .C0(n3858), 
    .B0(state_0_adj_724), .A0(reset_N), .F0(\usb_f2/clk_in_p_enable_19 ), 
    .F1(n3858));
  usb_f2_SLICE_552 \usb_f2/SLICE_552 ( .D1(st_cnt_0_adj_721), 
    .B1(\usb_f2/st_cnt_2 ), .D0(\usb_f2/n21393 ), .C0(\usb_f2/st_cnt_1 ), 
    .B0(\usb_f2/st_cnt_3 ), .A0(\usb_f2/st_cnt_4 ), .F0(\usb_f2/n20445 ), 
    .F1(\usb_f2/n21393 ));
  usb_f2_SLICE_553 \usb_f2/SLICE_553 ( .C1(\usb_f2/st_cnt_3 ), 
    .B1(\usb_f2/st_cnt_4 ), .D0(\usb_f2/st_cnt_1 ), .C0(\usb_f2/n21395 ), 
    .B0(st_cnt_0_adj_721), .A0(\usb_f2/st_cnt_2 ), .F0(\usb_f2/n28 ), 
    .F1(\usb_f2/n21395 ));
  usb_f2_SLICE_554 \usb_f2/SLICE_554 ( .D1(\usb_f2/n21340 ), .C1(n3858), 
    .A1(state_1_adj_723), .D0(\usb_f2/n20346 ), .C0(reset_N), 
    .B0(state_2_adj_722), .A0(state_0_adj_724), 
    .F0(\usb_f2/clk_in_p_enable_20 ), .F1(\usb_f2/n20346 ));
  usb_f2_SLICE_555 \usb_f2/SLICE_555 ( .D1(\usb_f2/data_size_4 ), 
    .C1(\usb_f2/data_size_1 ), .B1(\usb_f2/data_size_2 ), 
    .A1(\usb_f2/data_size_10 ), .D0(\usb_f2/data_size_8 ), .C0(\usb_f2/n10 ), 
    .A0(\usb_f2/data_size_5 ), .F0(\usb_f2/n18 ), .F1(\usb_f2/n10 ));
  usb_f2_SLICE_556 \usb_f2/SLICE_556 ( .D1(\usb_f2/n21390 ), 
    .C1(\usb_f2/n21394 ), .B1(state_1_adj_723), .A1(\usb_f2/n21395 ), 
    .D0(\usb_f2/st_cnt_2 ), .C0(\usb_f2/st_cnt_1 ), .B0(st_cnt_0_adj_721), 
    .F0(\usb_f2/n21394 ), .F1(\usb_f2/n7726 ));
  SLICE_557 SLICE_557( .D1(reset_N), .C1(n21314), .B1(state_2_adj_722), 
    .A1(state_0_adj_724), .D0(\usb_f2/n21340 ), .A0(state_1_adj_723), 
    .F0(n21314), .F1(n21290));
  usb_f2_SLICE_558 \usb_f2/SLICE_558 ( .D1(state_2_adj_722), 
    .C1(\usb_f2/n11354 ), .B1(reset_N), .A1(state_0_adj_724), .D0(n3858), 
    .C0(state_1_adj_723), .A0(\usb_f2/n21340 ), .F0(\usb_f2/n11354 ), 
    .F1(\usb_f2/clk_in_p_enable_27 ));
  SLICE_559 SLICE_559( .D1(\ps1/bit_clk_2 ), .C1(\ps1/bit_clk_0 ), 
    .A1(\ps1/bit_clk_1 ), .D0(reset_N), .C0(\ps1/n21438 ), 
    .A0(\ps1/clk_dis_N_443 ), .M1(leds_c_4), .M0(leds_c_3), .LSR(n10808), 
    .CLK(\leds_div[10] ), .F0(\ps1/clk_in_N_414_enable_13 ), .Q0(leds_c_2), 
    .F1(\ps1/n21438 ), .Q1(leds_c_3));
  ps1_SLICE_560 \ps1/SLICE_560 ( .D1(\ps1/bit_clk_2 ), 
    .C1(\ps1/clk_dis_N_443 ), .B1(\ps1/bit_clk_1 ), .A1(\ps1/bit_clk_0 ), 
    .C0(\ps1/n21146 ), .A0(reset_N), .M0(\ps1/rnd_reg_0 ), 
    .CE(\ps1/clk_in_N_414_enable_14_adj_665 ), .CLK(ps1_ck), 
    .F0(\ps1/clk_in_N_414_enable_15 ), .Q0(\ps1/l_out ), .F1(\ps1/n21146 ));
  ps1_SLICE_561 \ps1/SLICE_561 ( .D1(\ps1/clk_dis_N_443 ), .C1(\ps1/n21402 ), 
    .B1(reset_N), .A1(\ps1/bit_clk_2 ), .C0(\ps1/bit_clk_0 ), 
    .A0(\ps1/bit_clk_1 ), .M0(\ps1/clk_dis_N_443 ), 
    .CE(\ps1/clk_in_N_414_enable_15 ), .LSR(reset_N), .CLK(ps1_ck), 
    .F0(\ps1/n21402 ), .Q0(\ps1/clk_dis ), .F1(\ps1/clk_in_N_414_enable_6 ));
  ps1_SLICE_562 \ps1/SLICE_562 ( .C1(\ps1/n9 ), .B1(reset_N), 
    .D0(\ps1/rnd_del_2 ), .C0(\ps1/n6 ), .B0(\ps1/rnd_del_3 ), 
    .A0(\ps1/rnd_del_0 ), .M0(\ps1/l_out ), .CE(\ps1/clk_in_N_414_enable_13 ), 
    .CLK(ps1_ck), .F0(\ps1/n9 ), .Q0(\ps1/answer ), .F1(\ps1/n21320 ));
  usb_l2_SLICE_563 \usb_l2/SLICE_563 ( .D1(\usb_l2/st_cnt_2 ), 
    .A1(\usb_l2/st_cnt_1 ), .D0(\usb_l2/st_cnt_4 ), .C0(\usb_l2/n21399 ), 
    .B0(\usb_l2/st_cnt_3 ), .A0(\usb_l2/st_cnt_0 ), .F0(n14855), 
    .F1(\usb_l2/n21399 ));
  usb_l2_SLICE_564 \usb_l2/SLICE_564 ( .D1(\usb_l2/n18 ), 
    .C1(\usb_l2/n6_adj_662 ), .B1(\usb_l2/data_size_7 ), 
    .A1(\usb_l2/data_size_3 ), .D0(state_0_adj_709), .C0(reset_N), 
    .B0(\usb_l2/n21440 ), .A0(n3775), .F0(\usb_l2/clk_in_p_enable_20 ), 
    .F1(n3775));
  usb_l2_SLICE_565 \usb_l2/SLICE_565 ( .D1(\usb_l2/n21399 ), 
    .C1(\usb_l2/st_cnt_0 ), .B1(\usb_l2/st_cnt_4 ), .A1(\usb_l2/st_cnt_3 ), 
    .D0(\usb_l2/n4 ), .C0(\usb_l2/n21318 ), .B0(\usb_l2/n9 ), 
    .A0(state_0_adj_709), .F0(\usb_l2/clk_in_p_enable_33 ), 
    .F1(\usb_l2/n21318 ));
  usb_l2_SLICE_566 \usb_l2/SLICE_566 ( .D1(reset_N), .C1(\usb_l2/n21293 ), 
    .B1(state_2_adj_707), .A1(state_0_adj_709), .C0(n21345), .B0(n3775), 
    .A0(state_1_adj_708), .F0(\usb_l2/n21293 ), 
    .F1(\usb_l2/clk_in_p_enable_29 ));
  usb_l2_SLICE_567 \usb_l2/SLICE_567 ( .D1(state_0_adj_709), 
    .C1(\usb_l2/n21440 ), .B1(\usb_l2/n3 ), .A1(reset_N), .D0(state_2_adj_707), 
    .B0(state_1_adj_708), .F0(\usb_l2/n21440 ), 
    .F1(\usb_l2/clk_in_p_enable_32 ));
  usb_l2_SLICE_568 \usb_l2/SLICE_568 ( .D1(\usb_l2/wait_cnt_1 ), 
    .C1(\usb_l2/n6 ), .B1(\usb_l2/wait_cnt_0 ), .A1(\usb_l2/wait_cnt_2 ), 
    .D0(\usb_l2/wait_cnt_4 ), .A0(\usb_l2/wait_cnt_3 ), .F0(\usb_l2/n6 ), 
    .F1(\usb_l2/n21295 ));
  usb_l2_SLICE_569 \usb_l2/SLICE_569 ( .D1(\usb_l2/n4 ), 
    .C1(\usb_l2/n13_adj_660 ), .B1(state_0_adj_709), .A1(\usb_l2/n21318 ), 
    .D0(state_2_adj_707), .B0(reset_N), .A0(state_1_adj_708), .F0(\usb_l2/n4 ), 
    .F1(\usb_l2/clk_in_p_enable_6 ));
  SLICE_570 SLICE_570( .D1(n21352), .C1(n21353), .B1(n3775), .A1(reset_N), 
    .D0(state_2_adj_707), .B0(state_0_adj_709), .A0(state_1_adj_708), 
    .F0(n21353), .F1(clk_in_p_enable_24));
  usb_l2_SLICE_571 \usb_l2/SLICE_571 ( .B1(\usb_l2/st_cnt_4 ), 
    .A1(\usb_l2/st_cnt_3 ), .D0(\usb_l2/n9 ), .C0(\usb_l2/n21398 ), 
    .B0(\usb_l2/n21399 ), .A0(\usb_l2/st_cnt_0 ), .F0(\usb_l2/n13_adj_660 ), 
    .F1(\usb_l2/n21398 ));
  usb_l2_SLICE_572 \usb_l2/SLICE_572 ( .D1(\usb_l2/n21440 ), 
    .C1(\usb_l2/n9009 ), .B1(state_0_adj_709), .A1(reset_N), 
    .D0(\usb_l2/n21398 ), .C0(\usb_l2/n9 ), .B0(\usb_l2/st_cnt_0 ), 
    .A0(\usb_l2/n21399 ), .F0(\usb_l2/n9009 ), 
    .F1(\usb_l2/clk_in_p_enable_12 ));
  SLICE_573 SLICE_573( .D1(n21407), .C1(n21345), .B1(reset_N), 
    .A1(state_0_adj_709), .D0(\usb_l2/n6 ), .C0(\usb_l2/wait_cnt_1 ), 
    .B0(\usb_l2/wait_cnt_0 ), .A0(\usb_l2/wait_cnt_2 ), .F0(n21345), 
    .F1(n20182));
  usb_l2_SLICE_574 \usb_l2/SLICE_574 ( .D1(\usb_l2/st_cnt_0 ), 
    .C1(\usb_l2/n21344 ), .B1(\usb_l2/n21400 ), .A1(state_1_adj_708), 
    .D0(\usb_l2/st_cnt_4 ), .C0(\usb_l2/st_cnt_3 ), .B0(\usb_l2/st_cnt_1 ), 
    .A0(\usb_l2/st_cnt_2 ), .F0(\usb_l2/n21344 ), .F1(\usb_l2/n10_adj_663 ));
  usb_l2_SLICE_575 \usb_l2/SLICE_575 ( .D1(\usb_l2/data_size_4 ), 
    .C1(\usb_l2/data_size_1 ), .B1(\usb_l2/data_size_2 ), 
    .A1(\usb_l2/data_size_10 ), .D0(\usb_l2/data_size_5 ), .C0(\usb_l2/n10 ), 
    .A0(\usb_l2/data_size_8 ), .F0(\usb_l2/n18 ), .F1(\usb_l2/n10 ));
  usb_l2_SLICE_576 \usb_l2/SLICE_576 ( .C1(\usb_l2/n21815 ), 
    .B1(\usb_l2/n21814 ), .A1(state_1_adj_708), .C0(state_0_adj_709), 
    .B0(state_2_adj_707), .A0(reset_N), .F0(\usb_l2/n21815 ), 
    .F1(\usb_l2/clk_in_p_enable_21 ));
  usb_l2_SLICE_577 \usb_l2/SLICE_577 ( .D1(\usb_l2/st_cnt_1 ), 
    .C1(\usb_l2/st_cnt_2 ), .B1(\usb_l2/n21398 ), .A1(\usb_l2/st_cnt_0 ), 
    .D0(state_0_adj_709), .C0(reset_N), .B0(\usb_l2/n9_adj_659 ), 
    .A0(state_2_adj_707), .F0(\usb_l2/n21814 ), .F1(\usb_l2/n9_adj_659 ));
  usb_l1_SLICE_578 \usb_l1/SLICE_578 ( .D1(\usb_l1/wait_cnt_3 ), 
    .C1(\usb_l1/n6 ), .B1(\usb_l1/wait_cnt_1 ), .A1(\usb_l1/wait_cnt_0 ), 
    .D0(\usb_l1/wait_cnt_4 ), .A0(\usb_l1/wait_cnt_2 ), .F0(\usb_l1/n6 ), 
    .F1(\usb_l1/n21307 ));
  usb_l1_SLICE_579 \usb_l1/SLICE_579 ( .D1(\usb_l1/n76 ), .C1(\usb_l1/n21413 ), 
    .B1(\usb_l1/n14872 ), .A1(reset_N), .D0(\usb_l1/n21409 ), 
    .C0(\usb_l1/n21354 ), .B0(\usb_l1/debug1_1__N_234 ), .A0(state_0), 
    .F0(\usb_l1/n14872 ), .F1(\usb_l1/n18863 ));
  usb_l1_SLICE_580 \usb_l1/SLICE_580 ( .D1(\usb_l1/n21409 ), 
    .C1(\usb_l1/st_cnt_0 ), .B1(state_0), .A1(\usb_l1/n21410 ), 
    .D0(\usb_l1/st_cnt_1 ), .A0(\usb_l1/st_cnt_2 ), .F0(\usb_l1/n21409 ), 
    .F1(\usb_l1/n76 ));
  usb_l1_SLICE_581 \usb_l1/SLICE_581 ( .C1(\usb_l1/st_cnt_4 ), 
    .B1(\usb_l1/st_cnt_3 ), .D0(\usb_l1/st_cnt_1 ), .C0(\usb_l1/st_cnt_2 ), 
    .B0(\usb_l1/n21410 ), .A0(\usb_l1/st_cnt_0 ), .F0(\usb_l1/n8267 ), 
    .F1(\usb_l1/n21410 ));
  SLICE_582 SLICE_582( .C1(state_1_adj_711), .B1(state_2_adj_710), 
    .D0(reset_N), .C0(n21415), .B0(state_0_adj_712), .A0(n21360), .F0(n20171), 
    .F1(n21415));
  SLICE_583 SLICE_583( .D1(\usb_f1/st_cnt_2 ), .C1(st_cnt_1), 
    .B1(\usb_f1/n21424 ), .A1(st_cnt_0), .D0(n21422), .C0(reset_N), .B0(n6), 
    .A0(state_0_adj_719), .F0(clk_in_p_enable_20), .F1(n6));
  usb_l1_SLICE_584 \usb_l1/SLICE_584 ( .C1(state_0), .B1(state_2), 
    .D0(state_1), .C0(\usb_l1/n21384 ), .B0(\usb_l1/n21430 ), .A0(reset_N), 
    .F0(\usb_l1/n20155 ), .F1(\usb_l1/n21430 ));
  usb_l1_SLICE_585 \usb_l1/SLICE_585 ( .D1(\usb_l1/data_size_2 ), 
    .C1(\usb_l1/n16 ), .B1(\usb_l1/data_size_3 ), .A1(\usb_l1/n17 ), 
    .C0(\usb_l1/debug1_1__N_234 ), .B0(state_1), .A0(\usb_l1/n21384 ), 
    .F0(\usb_l1/n21327 ), .F1(\usb_l1/debug1_1__N_234 ));
  SLICE_586 SLICE_586( .C1(state_2_adj_717), .B1(state_1_adj_718), 
    .D0(state_0_adj_719), .C0(n18961), .B0(n21427), .A0(reset_N), 
    .F0(clk_in_p_enable_33_adj_725), .F1(n21427));
  usb_l1_SLICE_587 \usb_l1/SLICE_587 ( .D1(\usb_l1/n21413 ), 
    .C1(\usb_l1/n20145 ), .B1(state_0), .A1(reset_N), .D0(state_1), 
    .B0(state_2), .F0(\usb_l1/n21413 ), .F1(\usb_l1/clk_in_p_enable_14 ));
  usb_l1_SLICE_588 \usb_l1/SLICE_588 ( .D1(state_1), .C1(\usb_l1/n21384 ), 
    .B1(state_0), .A1(state_2), .C0(reset_N), .B0(\usb_l1/clk_in_p_enable_17 ), 
    .F0(\usb_l1/clk_in_p_enable_34 ), .F1(\usb_l1/clk_in_p_enable_17 ));
  usb_l1_SLICE_589 \usb_l1/SLICE_589 ( .D1(\usb_l1/bit_cnt_1 ), 
    .B1(\usb_l1/bit_cnt_0 ), .D0(state_2), .C0(\usb_l1/n3 ), .B0(state_1), 
    .A0(\usb_l1/n21324 ), .F0(n66), .F1(\usb_l1/n3 ));
  usb_l1_SLICE_590 \usb_l1/SLICE_590 ( .C1(state_2), .A1(reset_N), 
    .D0(state_1), .C0(\usb_l1/n20388 ), .B0(state_0), 
    .A0(\usb_l1/debug1_1__N_234 ), .F0(\usb_l1/clk_in_p_enable_23 ), 
    .F1(\usb_l1/n20388 ));
  usb_l3_SLICE_591 \usb_l3/SLICE_591 ( .D1(state_1_adj_711), 
    .C1(\usb_l3/n21348 ), .B1(\usb_l3/n21404 ), .A1(\usb_l3/n21403 ), 
    .C0(\usb_l3/st_cnt_0 ), .A0(\usb_l3/st_cnt_1 ), .F0(\usb_l3/n21403 ), 
    .F1(\usb_l3/n7714 ));
  usb_l3_SLICE_592 \usb_l3/SLICE_592 ( .D1(\usb_l3/st_cnt_3 ), 
    .A1(\usb_l3/st_cnt_4 ), .D0(\usb_l3/st_cnt_1 ), .C0(\usb_l3/n21401 ), 
    .B0(\usb_l3/st_cnt_2 ), .A0(\usb_l3/st_cnt_0 ), .F0(n44_adj_781), 
    .F1(\usb_l3/n21401 ));
  usb_l3_SLICE_593 \usb_l3/SLICE_593 ( .D1(n21435), .C1(\usb_l3/n21252 ), 
    .B1(state_0_adj_712), .A1(reset_N), .D0(\usb_l3/n21401 ), 
    .C0(\usb_l3/st_cnt_1 ), .B0(\usb_l3/st_cnt_2 ), .A0(\usb_l3/st_cnt_0 ), 
    .F0(\usb_l3/n21252 ), .F1(\usb_l3/debug2_c_0_enable_12 ));
  usb_l3_SLICE_594 \usb_l3/SLICE_594 ( .D1(state_1_adj_711), 
    .C1(\usb_l3/st_cnt_1 ), .B1(\usb_l3/n21404 ), .A1(\usb_l3/n21593 ), 
    .C0(\usb_l3/bit_cnt_0 ), .A0(\usb_l3/bit_cnt_1 ), .F0(\usb_l3/n21404 ), 
    .F1(\usb_l3/n21793 ));
  usb_l3_SLICE_595 \usb_l3/SLICE_595 ( .D1(\usb_l3/data_size_7 ), 
    .C1(\usb_l3/data_size_3 ), .B1(\usb_l3/n6 ), .A1(\usb_l3/n18 ), 
    .D0(n21435), .C0(n3789), .B0(reset_N), .A0(state_0_adj_712), 
    .F0(\usb_l3/debug2_c_0_enable_20 ), .F1(n3789));
  usb_l3_SLICE_596 \usb_l3/SLICE_596 ( .D1(\usb_l3/data_size_4 ), 
    .C1(\usb_l3/data_size_2 ), .B1(\usb_l3/data_size_10 ), 
    .A1(\usb_l3/data_size_1 ), .C0(\usb_l3/n10 ), .B0(\usb_l3/data_size_8 ), 
    .A0(\usb_l3/data_size_5 ), .F0(\usb_l3/n18 ), .F1(\usb_l3/n10 ));
  usb_l3_SLICE_597 \usb_l3/SLICE_597 ( .D1(\usb_l3/st_cnt_3 ), 
    .C1(\usb_l3/st_cnt_0 ), .B1(\usb_l3/st_cnt_2 ), .A1(\usb_l3/st_cnt_4 ), 
    .D0(\usb_l3/n7 ), .C0(\usb_l3/n21329 ), .B0(\usb_l3/n21321 ), 
    .A0(state_0_adj_712), .F0(\usb_l3/debug2_c_0_enable_33 ), 
    .F1(\usb_l3/n21329 ));
  usb_l3_SLICE_598 \usb_l3/SLICE_598 ( .D1(state_0_adj_712), 
    .C1(\usb_l3/n21329 ), .B1(\usb_l3/n21321 ), .A1(\usb_l3/n7 ), 
    .D0(state_1_adj_711), .B0(state_2_adj_710), .A0(reset_N), .F0(\usb_l3/n7 ), 
    .F1(\usb_l3/debug2_c_0_enable_6 ));
  usb_l3_SLICE_599 \usb_l3/SLICE_599 ( .D1(n3789), .C1(state_1_adj_711), 
    .A1(n21360), .D0(reset_N), .C0(\usb_l3/n3 ), .B0(state_2_adj_710), 
    .A0(state_0_adj_712), .F0(\usb_l3/debug2_c_0_enable_30 ), .F1(\usb_l3/n3 ));
  usb_l3_SLICE_600 \usb_l3/SLICE_600 ( .D1(\usb_l3/n21803 ), 
    .C1(\usb_l3/n7714 ), .B1(\usb_l3/n3 ), .A1(state_0_adj_712), .D0(reset_N), 
    .B0(state_2_adj_710), .F0(\usb_l3/n21803 ), 
    .F1(\usb_l3/debug2_c_0_enable_29 ));
  usb_l3_SLICE_601 \usb_l3/SLICE_601 ( .B1(reset_N), 
    .A1(\usb_l3/debug2_c_0_enable_15 ), .D0(n21360), .C0(state_2_adj_710), 
    .B0(state_1_adj_711), .A0(state_0_adj_712), 
    .F0(\usb_l3/debug2_c_0_enable_15 ), .F1(\usb_l3/debug2_c_0_enable_31 ));
  usb_l3_SLICE_602 \usb_l3/SLICE_602 ( .D1(state_0_adj_712), 
    .C1(\usb_l3/rnd_reg_3 ), .B1(\usb_l3/rnd_reg_2 ), .A1(\usb_l3/n21321 ), 
    .D0(\usb_l3/st_cnt_4 ), .C0(\usb_l3/n21403 ), .B0(\usb_l3/st_cnt_3 ), 
    .A0(\usb_l3/st_cnt_2 ), .F0(\usb_l3/n21321 ), .F1(\usb_l3/n14600 ));
  usb_f1_SLICE_603 \usb_f1/SLICE_603 ( .D1(\usb_f1/n21424 ), .C1(st_cnt_1), 
    .B1(\usb_f1/st_cnt_2 ), .A1(st_cnt_0), .D0(reset_N), .C0(\usb_f1/n1 ), 
    .B0(n21422), .A0(state_0_adj_719), .F0(\usb_f1/clk_in_p_enable_16 ), 
    .F1(\usb_f1/n1 ));
  usb_f1_SLICE_604 \usb_f1/SLICE_604 ( .B1(\usb_f1/st_cnt_2 ), .A1(st_cnt_1), 
    .D0(\usb_f1/st_cnt_4 ), .C0(\usb_f1/st_cnt_3 ), .B0(\usb_f1/n21439 ), 
    .A0(st_cnt_0), .F0(\usb_f1/n8594 ), .F1(\usb_f1/n21439 ));
  usb_f1_SLICE_605 \usb_f1/SLICE_605 ( .D1(st_cnt_1), .C1(\usb_f1/n21371 ), 
    .A1(st_cnt_0), .D0(\usb_f1/st_cnt_2 ), .C0(\usb_f1/st_cnt_4 ), 
    .A0(\usb_f1/st_cnt_3 ), .F0(\usb_f1/n21371 ), .F1(\usb_f1/n20190 ));
  usb_f1_SLICE_606 \usb_f1/SLICE_606 ( .D1(\usb_f1/data_size_4 ), 
    .C1(\usb_f1/data_size_2 ), .B1(\usb_f1/data_size_10 ), 
    .A1(\usb_f1/data_size_5 ), .D0(\usb_f1/data_size_8 ), .C0(\usb_f1/n10 ), 
    .B0(\usb_f1/data_size_1 ), .F0(\usb_f1/n18 ), .F1(\usb_f1/n10 ));
  usb_f1_SLICE_607 \usb_f1/SLICE_607 ( .D1(state_1_adj_718), .C1(reset_N), 
    .D0(\usb_f1/n20262 ), .C0(state_2_adj_717), .B0(state_0_adj_719), 
    .A0(n3835), .F0(\usb_f1/clk_in_p_enable_24 ), .F1(\usb_f1/n20262 ));
  usb_f2_SLICE_608 \usb_f2/SLICE_608 ( .D1(\usb_f2/st_cnt_1 ), 
    .C1(\usb_f2/st_cnt_2 ), .B1(st_cnt_0_adj_721), .A1(\usb_f2/n21395 ), 
    .D0(\usb_f2/st_cnt_1 ), .C0(\usb_f2/st_cnt_2 ), .B0(st_cnt_0_adj_721), 
    .A0(\usb_f2/n21395 ), .F0(\usb_f2/n8318 ), .F1(\usb_f2/n21315 ));
  usb_f2_SLICE_609 \usb_f2/SLICE_609 ( .D1(\usb_f2/st_cnt_1 ), 
    .C1(\usb_f2/n21395 ), .B1(\usb_f2/st_cnt_2 ), .A1(st_cnt_0_adj_721), 
    .D0(\usb_f2/st_cnt_1 ), .C0(\usb_f2/n21395 ), .B0(\usb_f2/st_cnt_2 ), 
    .A0(st_cnt_0_adj_721), .F0(\usb_f2/n9 ), .F1(\usb_f2/n21286 ));
  usb_l2_SLICE_610 \usb_l2/SLICE_610 ( .D1(\usb_l2/wait_cnt_1 ), 
    .C1(\usb_l2/wait_cnt_0 ), .B1(\usb_l2/n6 ), .A1(\usb_l2/wait_cnt_2 ), 
    .D0(\usb_l2/wait_cnt_1 ), .C0(\usb_l2/n6 ), .B0(\usb_l2/wait_cnt_0 ), 
    .A0(\usb_l2/wait_cnt_2 ), .F0(\usb_l2/n21322 ), .F1(\usb_l2/n21288 ));
  usb_l1_SLICE_611 \usb_l1/SLICE_611 ( .D1(\usb_l1/n7 ), .C1(state_2), 
    .B1(reset_N), .A1(state_1), .D0(\usb_l1/n7 ), .C0(state_2), .B0(reset_N), 
    .A0(state_1), .F0(\usb_l1/clk_in_p_enable_33_adj_651 ), 
    .F1(\usb_l1/clk_in_p_enable_32 ));
  usb_l1_SLICE_612 \usb_l1/SLICE_612 ( .D1(reset_N), .C1(state_2), 
    .B1(\usb_l1/n21327 ), .A1(state_0), .D0(\usb_l1/n21327 ), .C0(state_2), 
    .B0(reset_N), .A0(state_0), .F0(\usb_l1/clk_in_p_enable_30 ), 
    .F1(\usb_l1/clk_in_p_enable_35 ));
  usb_l1_SLICE_613 \usb_l1/SLICE_613 ( .D1(\usb_l1/st_cnt_1 ), 
    .C1(\usb_l1/st_cnt_2 ), .B1(\usb_l1/n21410 ), .A1(\usb_l1/st_cnt_0 ), 
    .D0(\usb_l1/st_cnt_1 ), .C0(\usb_l1/st_cnt_2 ), .B0(\usb_l1/n21410 ), 
    .A0(\usb_l1/st_cnt_0 ), .F0(\usb_l1/n20145 ), .F1(\usb_l1/n9_adj_652 ));
  usb_l3_SLICE_614 \usb_l3/SLICE_614 ( .D1(\usb_l3/st_cnt_1 ), 
    .C1(\usb_l3/n21401 ), .B1(\usb_l3/st_cnt_2 ), .A1(\usb_l3/st_cnt_0 ), 
    .D0(\usb_l3/st_cnt_1 ), .C0(\usb_l3/n21401 ), .B0(\usb_l3/st_cnt_2 ), 
    .A0(\usb_l3/st_cnt_0 ), .F0(\usb_l3/n8339 ), .F1(\usb_l3/n9 ));
  usb_l4_SLICE_615 \usb_l4/SLICE_615 ( .D1(n21378), .C1(state_2_adj_714), 
    .B1(state_1_adj_715), .A1(state_0_adj_716), .D0(state_1_adj_715), 
    .B0(state_0_adj_716), .A0(state_2_adj_714), 
    .CE(\usb_l4/clk_in_p_enable_27 ), .CLK(\usb_l4/clk_in_p ), 
    .F0(\usb_l4/n21376 ), .Q0(state_2_adj_714), 
    .F1(\usb_l4/clk_in_p_enable_16 ));
  usb_l4_SLICE_616 \usb_l4/SLICE_616 ( .D1(state_1_adj_715), 
    .C1(state_0_adj_716), .B1(\usb_l4/rnd_reg_1 ), .A1(state_2_adj_714), 
    .D0(state_1_adj_715), .C0(state_0_adj_716), .B0(state_2_adj_714), 
    .A0(\usb_l4/rnd_reg_3 ), .F0(\usb_l4/n2 ), .F1(\usb_l4/n1 ));
  ps2_SLICE_617 \ps2/SLICE_617 ( .D1(\ps2/rnd_del_0 ), .C1(\ps2/rnd_del_2 ), 
    .B1(\ps2/rnd_del_3 ), .A1(\ps2/rnd_del_1 ), .D0(\ps2/rnd_del_0 ), 
    .C0(\ps2/rnd_del_2 ), .A0(\ps2/rnd_del_1 ), .M0(\ps2/clk_dis_N_443 ), 
    .CE(\ps2/clk_in_N_414_enable_15 ), .LSR(reset_N), .CLK(ps2_ck), 
    .F0(\ps2/n21346 ), .Q0(\ps2/clk_dis ), .F1(\ps2/n8 ));
  usb_f2_SLICE_618 \usb_f2/SLICE_618 ( .D1(state_2_adj_722), 
    .C1(state_0_adj_724), .A1(state_1_adj_723), .D0(state_2_adj_722), 
    .C0(state_0_adj_724), .B0(\usb_f2/rnd_reg_3 ), .A0(state_1_adj_723), 
    .F0(\usb_f2/n4268 ), .F1(\usb_f2/n5 ));
  usb_l2_SLICE_619 \usb_l2/SLICE_619 ( .D1(state_2_adj_707), 
    .C1(state_0_adj_709), .B1(state_1_adj_708), .A1(\usb_l2/rnd_reg_3 ), 
    .D0(state_2_adj_707), .C0(\usb_l2/rnd_reg_1 ), .B0(state_1_adj_708), 
    .A0(state_0_adj_709), .F0(\usb_l2/n20077 ), .F1(\usb_l2/n3955 ));
  usb_l1_SLICE_620 \usb_l1/SLICE_620 ( .D1(\usb_l1/bit_cnt_1 ), .C1(state_1), 
    .B1(state_2), .A1(\usb_l1/bit_cnt_0 ), .D0(\usb_l1/bit_cnt_1 ), 
    .C0(state_1), .A0(\usb_l1/bit_cnt_0 ), .F0(\usb_l1/n21408 ), 
    .F1(\usb_l1/n21356 ));
  usb_l1_SLICE_621 \usb_l1/SLICE_621 ( .D1(state_0), .C1(state_1), 
    .B1(state_2), .D0(state_0), .C0(state_1), .B0(state_2), .A0(reset_N), 
    .F0(\usb_l1/clk_in_p_enable_19 ), .F1(\usb_l1/n5 ));
  usb_l3_SLICE_622 \usb_l3/SLICE_622 ( .D1(\usb_l3/st_cnt_2 ), 
    .C1(\usb_l3/st_cnt_4 ), .B1(\usb_l3/st_cnt_3 ), .D0(\usb_l3/st_cnt_2 ), 
    .C0(\usb_l3/st_cnt_4 ), .B0(\usb_l3/st_cnt_3 ), .A0(\usb_l3/st_cnt_0 ), 
    .F0(\usb_l3/n21593 ), .F1(\usb_l3/n21348 ));
  usb_f1_SLICE_623 \usb_f1/SLICE_623 ( .D1(state_2_adj_717), .C1(n21375), 
    .B1(state_0_adj_719), .A1(state_1_adj_718), .D0(state_1_adj_718), 
    .C0(state_2_adj_717), .B0(state_0_adj_719), .F0(\usb_f1/n42 ), 
    .F1(\usb_f1/clk_in_p_enable_17 ));
  SLICE_624 SLICE_624( .D1(n21428), .C1(state_0_adj_716), .B1(n21378), 
    .A1(reset_N), .D0(n21378), .C0(state_0_adj_716), .F0(\usb_l4/n4_adj_693 ), 
    .F1(n9));
  usb_l4_SLICE_625 \usb_l4/SLICE_625 ( .D1(\usb_l4/dout_r_0 ), 
    .B1(\usb_l4/clk_in_p ), .A1(\usb_l4/dout_r_2 ), .D0(\usb_l4/dout_r_0 ), 
    .B0(\usb_l4/clk_in_p ), .A0(\usb_l4/dout_r_1 ), .F0(usb4_nout_c), 
    .F1(usb4_pout_c));
  SLICE_626 SLICE_626( .D1(\ps4/n10 ), .B1(reset_N), .A1(\ps4/bit_clk_3 ), 
    .D0(\ps4/bit_clk_3 ), .C0(\ps4/bit_clk_2 ), .B0(reset_N), .M1(rng1_out_3), 
    .M0(rng1_out_2), .CE(reset_N), .CLK(ps3_ck), 
    .F0(\ps4/clk_in_N_414_enable_2 ), .Q0(\ps3/rnd_reg_2 ), .F1(\ps4/n10836 ), 
    .Q1(\ps3/rnd_reg_3 ));
  ps4_SLICE_627 \ps4/SLICE_627 ( .D1(\ps4/rnd_del_0 ), .C1(\ps4/rnd_del_1 ), 
    .A1(\ps4/rnd_del_2 ), .D0(\ps4/rnd_del_0 ), .C0(\ps4/rnd_del_1 ), 
    .F0(\ps4/n21419 ), .F1(\ps4/n21364 ));
  SLICE_628 SLICE_628( .C1(\ps4/bit_clk_3 ), .B1(\ps4/n9298 ), .A1(reset_N), 
    .B0(\ps4/bit_clk_3 ), .A0(reset_N), .M0(rng1_out_4), .CE(reset_N), 
    .CLK(ps3_ck), .F0(\ps4/clk_in_N_414_enable_4 ), .Q0(\ps3/rnd_reg_4 ), 
    .F1(\ps4/clk_in_N_414_enable_5 ));
  SLICE_629 SLICE_629( .D1(rng1_out_0), .C1(clk_266_0), .B1(\dis1/v_den ), 
    .A1(\dis1/h_den ), .D0(rng1_out_0), .C0(clk_266_0), .A0(clk_400), 
    .F0(xor_out_c_0), .F1(dis1_pix_c));
  ps3_SLICE_630 \ps3/SLICE_630 ( .C1(\ps3/rnd_del_1 ), .B1(\ps3/rnd_del_2 ), 
    .A1(\ps3/rnd_del_0 ), .D0(\ps3/rnd_del_0 ), .C0(\ps3/rnd_del_1 ), 
    .M0(\ps3/l_out ), .CE(\ps3/clk_in_N_414_enable_6 ), .CLK(ps3_ck), 
    .F0(\ps3/n21420 ), .Q0(\ps3/answer ), .F1(\ps3/n21366 ));
  dis1_SLICE_631 \dis1/SLICE_631 ( .D1(\dis1/n21304 ), .C1(state_0_adj_719), 
    .B1(reset_N), .A1(state_2_adj_717), .B0(reset_N), .A0(state_2_adj_717), 
    .F0(\dis1/n20425 ), .F1(clk_in_p_enable_18));
  SLICE_632 SLICE_632( .D1(\ps2/n21397 ), .C1(\ps2/bit_clk_2 ), .B1(\ps2/n9 ), 
    .A1(\ps2/clk_dis_N_443 ), .D0(\ps2/clk_dis_N_443 ), .C0(\ps2/bit_clk_2 ), 
    .A0(reset_N), .M1(rng1_out_1), .M0(rng1_out_0), .CE(reset_N), .CLK(ps1_ck), 
    .F0(\ps2/clk_in_N_414_enable_8 ), .Q0(\ps1/rnd_reg_0 ), .F1(\ps2/n21350 ), 
    .Q1(\ps1/rnd_reg_1 ));
  SLICE_633 SLICE_633( .D1(reset_N), .C1(\ps2/n9304 ), 
    .B1(\ps2/clk_dis_N_443 ), .D0(reset_N), .B0(\ps2/clk_dis_N_443 ), 
    .M1(rng1_out_3), .M0(rng1_out_2), .CE(reset_N), .CLK(ps1_ck), 
    .F0(\ps2/clk_in_N_414_enable_10 ), .Q0(\ps1/rnd_reg_2 ), 
    .F1(\ps2/clk_in_N_414_enable_7 ), .Q1(\ps1/rnd_reg_3 ));
  usb_f2_SLICE_634 \usb_f2/SLICE_634 ( .D1(\usb_f2/st_cnt_2 ), 
    .C1(\usb_f2/st_cnt_3 ), .B1(st_cnt_0_adj_721), .A1(\usb_f2/st_cnt_1 ), 
    .B0(st_cnt_0_adj_721), .A0(\usb_f2/st_cnt_1 ), .F0(\usb_f2/n21387 ), 
    .F1(\usb_f2/n17_adj_669 ));
  usb_f2_SLICE_635 \usb_f2/SLICE_635 ( .D1(clk_240_2), .C1(\usb_f2/dout_r_2 ), 
    .A1(\usb_f2/dout_r_0 ), .D0(\usb_f2/dout_r_1 ), .B0(clk_240_2), 
    .A0(\usb_f2/dout_r_0 ), .F0(usb6_nout_c), .F1(usb6_pout_c));
  SLICE_636 SLICE_636( .D1(reset_N), .C1(\ps1/clk_dis_N_443 ), 
    .A1(\ps1/n21438 ), .D0(reset_N), .B0(\ps1/bit_clk_2 ), 
    .A0(\ps1/clk_dis_N_443 ), .M1(leds_c_2), .M0(leds_c_1), .LSR(n10808), 
    .CLK(\leds_div[10] ), .F0(\ps1/clk_in_N_414_enable_8 ), .Q0(leds_c_0), 
    .F1(\ps1/clk_in_N_414_enable_7 ), .Q1(leds_c_1));
  SLICE_637 SLICE_637( .D1(\ps1/rnd_del_1 ), .B1(\ps1/rnd_del_0 ), 
    .A1(\ps1/rnd_del_2 ), .D0(\ps1/rnd_del_1 ), .A0(\ps1/rnd_del_0 ), 
    .M1(leds_c_6), .M0(leds_c_5), .LSR(n10808), .CLK(\leds_div[10] ), 
    .F0(\ps1/n21418 ), .Q0(leds_c_4), .F1(\ps1/n21365 ), .Q1(leds_c_5));
  usb_l2_SLICE_638 \usb_l2/SLICE_638 ( .D1(\usb_l2/n21293 ), .C1(reset_N), 
    .B1(state_0_adj_709), .A1(state_2_adj_707), .C0(reset_N), 
    .B0(state_1_adj_708), .A0(state_2_adj_707), .F0(n21385), 
    .F1(\usb_l2/clk_in_p_enable_30 ));
  usb_l2_SLICE_639 \usb_l2/SLICE_639 ( .C1(\usb_l2/dout_r_2 ), 
    .B1(\usb_l2/dout_r_0 ), .A1(\usb_l2/clk_in_p ), .D0(\usb_l2/dout_r_1 ), 
    .B0(\usb_l2/dout_r_0 ), .A0(\usb_l2/clk_in_p ), .F0(usb2_nout_c), 
    .F1(usb2_pout_c));
  usb_l1_SLICE_640 \usb_l1/SLICE_640 ( .D1(\usb_l1/st_cnt_3 ), 
    .B1(\usb_l1/st_cnt_0 ), .A1(\usb_l1/st_cnt_4 ), .D0(\usb_l1/st_cnt_3 ), 
    .C0(\usb_l1/st_cnt_2 ), .A0(\usb_l1/st_cnt_4 ), .F0(\usb_l1/n21368 ), 
    .F1(\usb_l1/n21354 ));
  usb_l1_SLICE_641 \usb_l1/SLICE_641 ( .D1(\usb_l1/dout_r_0 ), 
    .B1(\usb_l1/dout_r_2 ), .A1(\usb_l1/clk_in_p ), .D0(\usb_l1/dout_r_0 ), 
    .C0(\usb_l1/dout_r_1 ), .A0(\usb_l1/clk_in_p ), .F0(usb1_nout_c), 
    .F1(usb1_pout_c));
  usb_l3_SLICE_642 \usb_l3/SLICE_642 ( .D1(state_2_adj_710), 
    .C1(\usb_l3/bit_cnt_1 ), .B1(\usb_l3/bit_cnt_0 ), .A1(state_1_adj_711), 
    .C0(state_0_adj_712), .B0(state_2_adj_710), .A0(state_1_adj_711), 
    .F0(\usb_l3/n21359 ), .F1(\usb_l3/n20126 ));
  usb_l3_SLICE_643 \usb_l3/SLICE_643 ( .C1(\usb_l3/dout_r_0 ), 
    .B1(\usb_l3/dout_r_2 ), .A1(debug2_c_0), .C0(\usb_l3/dout_r_0 ), 
    .B0(debug2_c_0), .A0(\usb_l3/dout_r_1 ), .F0(usb3_nout_c), 
    .F1(usb3_pout_c));
  usb_f1_SLICE_644 \usb_f1/SLICE_644 ( .D1(n21375), .C1(\usb_f1/wait_cnt_2 ), 
    .B1(\usb_f1/wait_cnt_1 ), .A1(\usb_f1/wait_cnt_0 ), 
    .D0(\usb_f1/wait_cnt_1 ), .C0(\usb_f1/wait_cnt_2 ), 
    .F0(\usb_f1/n6_adj_628 ), .F1(\usb_f1/n21287 ));
  usb_f1_SLICE_645 \usb_f1/SLICE_645 ( .C1(\usb_f1/dout_r_0 ), .B1(clk_240_0), 
    .A1(\usb_f1/dout_r_1 ), .D0(\usb_f1/dout_r_2 ), .C0(\usb_f1/dout_r_0 ), 
    .B0(clk_240_0), .F0(usb5_pout_c), .F1(usb5_nout_c));
  SLICE_646 SLICE_646( .D1(clk_114), .C1(rng1_out_2), .A1(rng1_cnt_0), 
    .D0(rng1_cnt_5), .C0(rng1_out_2), .B0(pll2_cnt240_5), .A0(pll1_cnt400_5), 
    .F0(xor_out_c_7), .F1(xor_out_c_2));
  usb_l4_SLICE_647 \usb_l4/SLICE_647 ( .D1(\usb_l4/st_cnt_1 ), 
    .B1(\usb_l4/st_cnt_0 ), .D0(\usb_l4/st_cnt_1 ), .C0(\usb_l4/rnd_reg_0 ), 
    .F0(\usb_l4/n4_adj_692 ), .F1(\usb_l4/n21434 ));
  usb_l4_SLICE_648 \usb_l4/SLICE_648 ( .D1(\usb_l4/st_cnt_2 ), 
    .A1(\usb_l4/st_cnt_3 ), .D0(\usb_l4/n131 ), .C0(\usb_l4/st_cnt_4 ), 
    .B0(\usb_l4/st_cnt_1 ), .A0(\usb_l4/st_cnt_3 ), .F0(\usb_l4/n132 ), 
    .F1(\usb_l4/n21433 ));
  SLICE_649 SLICE_649( .C1(rng1_out_1), .B1(rng1_out_0), .D0(rng1_cnt_3), 
    .C0(osc_cnt_1), .B0(rng1_out_0), .A0(pll1_cnt266_3), .F0(xor_out_c_5), 
    .F1(br3_shout_c));
  SLICE_650 SLICE_650( .D1(rng1_out_1), .C1(\dis2/v_den ), .B1(\dis2/h_den ), 
    .A1(clk_266_1), .D0(pll1_cnt266_4), .C0(rng1_cnt_4), .B0(osc_cnt_2), 
    .A0(rng1_out_1), .F0(xor_out_c_6), .F1(dis2_pix_c));
  SLICE_651 SLICE_651( .B1(reset_N), .A1(state_0_adj_719), .B0(reset_N), 
    .A0(\dis2/line_cnt_5 ), .F0(\dis2/n6_adj_684 ), .F1(\usb_f1/n21804 ));
  SLICE_652 SLICE_652( .D1(reset_N), .C1(\ps3/clk_dis_N_443 ), 
    .B1(\ps3/bit_clk_2 ), .C0(\ps3/bit_clk_1 ), .B0(\ps3/bit_clk_2 ), 
    .A0(\ps3/bit_clk_0 ), .M1(rng1_out_1), .M0(rng1_out_0), .CE(reset_N), 
    .CLK(ps2_ck), .F0(\ps3/n21491 ), .Q0(\ps2/rnd_reg_0 ), 
    .F1(\ps3/clk_in_N_414_enable_3 ), .Q1(\ps2/rnd_reg_1 ));
  SLICE_653 SLICE_653( .C1(state_0), .B1(reset_N), .D0(reset_N), 
    .B0(\dis1/line_cnt_5 ), .F0(\dis1/n6_adj_677 ), .F1(\usb_l1/n21412 ));
  dis1_SLICE_654 \dis1/SLICE_654 ( .D1(\dis1/pix_cnt_4 ), 
    .C1(\dis1/pix_cnt_0 ), .B1(\dis1/pix_cnt_1 ), .A1(\dis1/pix_cnt_3 ), 
    .D0(\dis1/pix_cnt_4 ), .B0(\dis1/pix_cnt_5 ), .F0(\dis1/n12 ), 
    .F1(\dis1/n20457 ));
  ps2_SLICE_655 \ps2/SLICE_655 ( .D1(\ps2/rnd_del_1 ), .A1(\ps2/rnd_del_0 ), 
    .D0(\ps2/rnd_del_1 ), .C0(\ps2/rnd_del_4 ), .M0(\ps2/l_out ), 
    .CE(\ps2/clk_in_N_414_enable_7 ), .CLK(ps2_ck), .F0(\ps2/n6 ), 
    .Q0(\ps2/answer ), .F1(\ps2/n21396 ));
  usb_f2_SLICE_656 \usb_f2/SLICE_656 ( .D1(\usb_f2/data_size_9 ), 
    .B1(\usb_f2/data_size_6 ), .B0(\usb_f2/data_size_6 ), 
    .A0(\usb_f2/data_size_3 ), .F0(\usb_f2/n13 ), .F1(\usb_f2/n6_adj_670 ));
  SLICE_657 SLICE_657( .C1(\ps1/clk_dis_N_443 ), .B1(reset_N), 
    .D0(state_0_adj_724), .C0(reset_N), .B0(\usb_f2/n21416 ), 
    .A0(\usb_f2/n20169 ), .F0(\usb_f2/clk_in_p_enable_24 ), 
    .F1(\ps1/clk_in_N_414_enable_14_adj_665 ));
  usb_l2_SLICE_658 \usb_l2/SLICE_658 ( .D1(\usb_l2/st_cnt_4 ), 
    .C1(\usb_l2/st_cnt_0 ), .B1(\usb_l2/n21399 ), .A1(\usb_l2/st_cnt_3 ), 
    .C0(\usb_l2/st_cnt_1 ), .B0(\usb_l2/st_cnt_0 ), .F0(\usb_l2/n21423 ), 
    .F1(\usb_l2/n8356 ));
  usb_l2_SLICE_659 \usb_l2/SLICE_659 ( .B1(\usb_l2/data_size_9 ), 
    .A1(\usb_l2/data_size_6 ), .B0(\usb_l2/data_size_7 ), 
    .A0(\usb_l2/data_size_9 ), .F0(\usb_l2/n14 ), .F1(\usb_l2/n6_adj_662 ));
  usb_l3_SLICE_660 \usb_l3/SLICE_660 ( .B1(\usb_l3/data_size_6 ), 
    .A1(\usb_l3/data_size_3 ), .C0(\usb_l3/data_size_9 ), 
    .B0(\usb_l3/data_size_6 ), .F0(\usb_l3/n6 ), .F1(\usb_l3/n13 ));
  usb_f1_SLICE_661 \usb_f1/SLICE_661 ( .C1(\usb_f1/st_cnt_3 ), 
    .B1(\usb_f1/st_cnt_2 ), .A1(st_cnt_1), .C0(\usb_f1/st_cnt_3 ), 
    .B0(\usb_f1/st_cnt_4 ), .F0(\usb_f1/n21424 ), .F1(\usb_f1/n6_adj_627 ));
  usb_f1_SLICE_662 \usb_f1/SLICE_662 ( .D1(\usb_f1/data_size_9 ), 
    .A1(\usb_f1/data_size_7 ), .B0(\usb_f1/data_size_6 ), 
    .A0(\usb_f1/data_size_3 ), .F0(\usb_f1/n13 ), .F1(\usb_f1/n14_adj_630 ));
  usb_l1_SLICE_663 \usb_l1/SLICE_663 ( .D1(\usb_l1/data_size_5 ), 
    .C1(\usb_l1/data_size_9 ), .B1(\usb_l1/data_size_4 ), 
    .A1(\usb_l1/data_size_1 ), .D0(\usb_l1/data_size_7 ), 
    .C0(\usb_l1/data_size_6 ), .B0(\usb_l1/data_size_10 ), 
    .A0(\usb_l1/data_size_8 ), .F0(\usb_l1/n17 ), .F1(\usb_l1/n16 ));
  dis1_SLICE_664 \dis1/SLICE_664 ( .D1(\dis1/line_cnt_12 ), 
    .C1(\dis1/line_cnt_18 ), .B1(\dis1/line_cnt_10 ), .A1(\dis1/line_cnt_20 ), 
    .D0(\dis1/line_cnt_6 ), .B0(\dis1/line_cnt_14 ), .F0(\dis1/n16 ), 
    .F1(\dis1/n24_adj_678 ));
  dis2_SLICE_665 \dis2/SLICE_665 ( .D1(\dis2/pix_cnt_11 ), .B1(\dis2/n9754 ), 
    .D0(\dis2/pix_cnt_13 ), .C0(\dis2/pix_cnt_12 ), .F0(\dis2/n18 ), 
    .F1(\dis2/n21300 ));
  dis2_SLICE_666 \dis2/SLICE_666 ( .D1(\dis2/line_cnt_10 ), 
    .C1(\dis2/line_cnt_12 ), .B1(\dis2/line_cnt_20 ), .A1(\dis2/line_cnt_18 ), 
    .C0(\dis2/line_cnt_14 ), .A0(\dis2/line_cnt_6 ), .F0(\dis2/n16 ), 
    .F1(\dis2/n24 ));
  usb_l4_SLICE_667 \usb_l4/SLICE_667 ( .D1(\usb_l4/data_size_9 ), 
    .A1(\usb_l4/data_size_7 ), .D0(\usb_l4/data_size_3 ), 
    .B0(\usb_l4/data_size_6 ), .F0(\usb_l4/n13 ), .F1(\usb_l4/n14 ));
  SLICE_668 SLICE_668( .C1(\ps1/clk_dis ), .A1(ps1_ck), .B0(ps1_div_1), 
    .A0(ps1_div_4), .F0(n20382), .F1(ps1_c_c));
  SLICE_669 SLICE_669( .D1(\ps4/clk_dis ), .A1(ps4_ck), .D0(ps4_div_5), 
    .B0(ps4_div_2), .F0(n20352), .F1(ps4_c_c));
  SLICE_670 SLICE_670( .C1(\ps2/clk_dis ), .B1(ps2_ck), .C0(ps2_div_4), 
    .A0(ps2_div_3), .F0(n20326), .F1(ps2_c_c));
  usb_l2_SLICE_671 \usb_l2/SLICE_671 ( .C1(state_1_adj_708), 
    .B1(\usb_l2/n21815 ), .A1(\usb_l2/n21814 ), .B0(\usb_l2/bit_cnt_1 ), 
    .A0(\usb_l2/bit_cnt_0 ), .F0(\usb_l2/n21400 ), 
    .F1(\usb_l2/clk_in_p_enable_28 ));
  usb_f1_SLICE_672 \usb_f1/SLICE_672 ( .D1(state_1_adj_718), 
    .C1(\usb_f1/wait_cnt_3 ), .B1(\usb_f1/wait_cnt_2 ), .A1(\usb_f1/n21294 ), 
    .C0(st_cnt_1), .B0(st_cnt_0), .F0(\usb_f1/n21425 ), .F1(\usb_f1/n88 ));
  usb_l4_SLICE_673 \usb_l4/SLICE_673 ( .D1(\usb_l4/n21431 ), 
    .C1(\usb_l4/st_cnt_0 ), .A1(\usb_l4/st_cnt_2 ), .B0(\usb_l4/n20459 ), 
    .A0(\usb_l4/st_cnt_1 ), .F0(\usb_l4/n20079 ), .F1(\usb_l4/n21331 ));
  SLICE_674 SLICE_674( .C1(osc_cnt_0), .A1(rng1_out_0), .B0(clk_266_0), 
    .A0(rng1_out_4), .F0(br2_shout_c), .F1(br1_shout_c));
  xor_out_5_ \xor_out[5]_I ( .PADDO(xor_out_c_5), .xorout5(xor_out[5]));
  xor_out_6_ \xor_out[6]_I ( .PADDO(xor_out_c_6), .xorout6(xor_out[6]));
  xor_out_7_ \xor_out[7]_I ( .PADDO(xor_out_c_7), .xorout7(xor_out[7]));
  dis2_sync dis2_sync_I( .PADDO(dis2_sync_c), .dis2_sync(dis2_sync));
  dis2_pix dis2_pix_I( .PADDO(dis2_pix_c), .dis2_pix(dis2_pix));
  dis1_sync dis1_sync_I( .PADDO(dis1_sync_c), .dis1_sync(dis1_sync));
  dis1_pix dis1_pix_I( .PADDO(dis1_pix_c), .dis1_pix(dis1_pix));
  led7 led7_I( .PADDO(led7_c), .led7(led7));
  leds_0_ \leds[0]_I ( .PADDO(leds_c_0), .leds0(leds[0]));
  leds_1_ \leds[1]_I ( .PADDO(leds_c_1), .leds1(leds[1]));
  leds_2_ \leds[2]_I ( .PADDO(leds_c_2), .leds2(leds[2]));
  leds_3_ \leds[3]_I ( .PADDO(leds_c_3), .leds3(leds[3]));
  leds_4_ \leds[4]_I ( .PADDO(leds_c_4), .leds4(leds[4]));
  leds_5_ \leds[5]_I ( .PADDO(leds_c_5), .leds5(leds[5]));
  leds_6_ \leds[6]_I ( .PADDO(leds_c_6), .leds6(leds[6]));
  ps4_c ps4_c_I( .PADDO(ps4_c_c), .ps4_c(ps4_c));
  ps4_d ps4_d_I( .PADDO(ps4_d_c), .ps4_d(ps4_d));
  ps3_c ps3_c_I( .PADDO(ps3_c_c), .ps3_c(ps3_c));
  ps3_d ps3_d_I( .PADDO(ps3_d_c), .ps3_d(ps3_d));
  ps2_c ps2_c_I( .PADDO(ps2_c_c), .ps2_c(ps2_c));
  ps2_d ps2_d_I( .PADDO(ps2_d_c), .ps2_d(ps2_d));
  ps1_c ps1_c_I( .PADDO(ps1_c_c), .ps1_c(ps1_c));
  ps1_d ps1_d_I( .PADDO(ps1_d_c), .ps1_d(ps1_d));
  usb6_nout usb6_nout_I( .PADDO(usb6_nout_c), .usb6_nout(usb6_nout));
  usb6_pout usb6_pout_I( .PADDO(usb6_pout_c), .usb6_pout(usb6_pout));
  usb5_nout usb5_nout_I( .PADDO(usb5_nout_c), .usb5_nout(usb5_nout));
  usb5_pout usb5_pout_I( .PADDO(usb5_pout_c), .usb5_pout(usb5_pout));
  usb4_nout usb4_nout_I( .PADDO(usb4_nout_c), .usb4_nout(usb4_nout));
  usb4_pout usb4_pout_I( .PADDO(usb4_pout_c), .usb4_pout(usb4_pout));
  xor_out_4_ \xor_out[4]_I ( .PADDO(xor_out_c_4), .xorout4(xor_out[4]));
  usb3_nout usb3_nout_I( .PADDO(usb3_nout_c), .usb3_nout(usb3_nout));
  usb3_pout usb3_pout_I( .PADDO(usb3_pout_c), .usb3_pout(usb3_pout));
  usb2_nout usb2_nout_I( .PADDO(usb2_nout_c), .usb2_nout(usb2_nout));
  usb2_pout usb2_pout_I( .PADDO(usb2_pout_c), .usb2_pout(usb2_pout));
  usb1_nout usb1_nout_I( .PADDO(usb1_nout_c), .usb1_nout(usb1_nout));
  usb1_pout usb1_pout_I( .PADDO(usb1_pout_c), .usb1_pout(usb1_pout));
  xor_out_3_ \xor_out[3]_I ( .PADDO(xor_out_c_3), .xorout3(xor_out[3]));
  xor_out_2_ \xor_out[2]_I ( .PADDO(xor_out_c_2), .xorout2(xor_out[2]));
  xor_out_1_ \xor_out[1]_I ( .PADDO(xor_out_c_1), .xorout1(xor_out[1]));
  xor_out_0_ \xor_out[0]_I ( .PADDO(xor_out_c_0), .xorout0(xor_out[0]));
  iot_out_400 iot_out_400_I( .PADDO(GND_net), .iot_out_400(iot_out_400));
  iot_out_266 iot_out_266_I( .PADDO(GND_net), .iot_out_266(iot_out_266));
  iot_out_240 iot_out_240_I( .PADDO(GND_net), .iot_out_240(iot_out_240));
  iot_out_200 iot_out_200_I( .PADDO(GND_net), .iot_out_200(iot_out_200));
  iot_out_133 iot_out_133_I( .PADDO(GND_net), .iot_out_133(iot_out_133));
  iot_out_120 iot_out_120_I( .PADDO(GND_net), .iot_out_120(iot_out_120));
  iot_out_114 iot_out_114_I( .PADDO(GND_net), .iot_out_114(iot_out_114));
  iot_out_100 iot_out_100_I( .PADDO(iot_out_100_c), .iot_out_100(iot_out_100));
  br1_shout br1_shout_I( .PADDO(br1_shout_c), .br1_shout(br1_shout));
  br2_shout br2_shout_I( .PADDO(br2_shout_c), .br2_shout(br2_shout));
  br3_shout br3_shout_I( .PADDO(br3_shout_c), .br3_shout(br3_shout));
  br4_shout br4_shout_I( .PADDO(br4_shout_c), .br4_shout(br4_shout));
  br5_shout br5_shout_I( .PADDO(br5_shout_c), .br5_shout(br5_shout));
  br6_shout br6_shout_I( .PADDO(br6_shout_c), .br6_shout(br6_shout));
  debug1 debug1_I( .PADDO(debug1_c), .debug1(debug1));
  debug2 debug2_I( .PADDO(debug2_c_0), .debug2(debug2));
  debug3 debug3_I( .PADDO(debug3_c_1), .debug3(debug3));
  debug4 debug4_I( .PADDO(debug4_c_0), .debug4(debug4));
  debug5 debug5_I( .PADDO(GND_net), .debug5(debug5));
  debug6 debug6_I( .PADDO(GND_net), .debug6(debug6));
  reset reset_I( .PADDI(reset_N), .reset(reset));
  br4_shin br4_shin_I( .PADDI(br4_shin_c), .br4_shin(br4_shin));
  br5_shin br5_shin_I( .PADDI(br5_shin_c), .br5_shin(br5_shin));
  br6_shin br6_shin_I( .PADDI(br6_shin_c), .br6_shin(br6_shin));
  clk_in clk_in_I( .PADDI(clk_in_c), .clk_in(clk_in));
  int_osc int_osc( .OSC(osc_out));
  GSR_INST GSR_INST( .GSRNET(~reset_N));
  main_pll_PLLInst_0 \main_pll/PLLInst_0 ( .CLKI(clk_in_c), .CLKFB(clk_400), 
    .CLKOS3(clk_114), .CLKOS2(clk_266_1), .CLKOS(clk_266_0), .CLKOP(clk_400));
  sec_pll_PLLInst_0 \sec_pll/PLLInst_0 ( .CLKI(clk_in_c), .CLKFB(clk_240_0), 
    .CLKOS2(clk_240_2), .CLKOP(clk_240_0));
  VHI VHI_INST( .Z(VCCI));
  PUR PUR_INST( .PUR(VCCI));
endmodule

module SLICE_0 ( input M0, CLK, output Q0, FCO );
  wire   VCCI, GNDI, M0_dly, CLK_dly;

  vmuxregsre led7_161( .D0(M0_dly), .D1(VCCI), .SD(GNDI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  alu2_mult \leds_div12/cnt_cia ( .A0(GNDI), .A1(VCCI), .B0(GNDI), .B1(VCCI), 
    .CI(), .S0(), .S1(), .CO1(FCO));

  specify
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module vmuxregsre ( input D0, D1, SD, SP, CK, LSR, output Q );

  FL1P3BX INST01( .D0(D0), .D1(D1), .SP(SP), .CK(CK), .SD(SD), .PD(LSR), .Q(Q));
  defparam INST01.GSR = "ENABLED";
endmodule

module vcc ( output PWR1 );

  VHI INST1( .Z(PWR1));
endmodule

module gnd ( output PWR0 );

  VLO INST1( .Z(PWR0));
endmodule

module alu2_mult ( input A0, A1, B0, B1, CI, output S0, S1, CO1 );

  FADD2B INST01( .A0(A0), .A1(A1), .B0(B0), .B1(B1), .CI(CI), .COUT(CO1), 
    .S0(S0), .S1(S1));
endmodule

module leds_div12_SLICE_1 ( input A1, A0, DI1, DI0, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  vmuxregsre0001 \leds_div12/FF_10 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0001 \leds_div12/FF_11 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  alu2_mult0002 \leds_div12/cnt_0 ( .A0(A0), .A1(A1), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module vmuxregsre0001 ( input D0, D1, SD, SP, CK, LSR, output Q );

  FL1P3DX INST01( .D0(D0), .D1(D1), .SP(SP), .CK(CK), .SD(SD), .CD(LSR), .Q(Q));
  defparam INST01.GSR = "ENABLED";
endmodule

module alu2_mult0002 ( input A0, A1, CI, output S0, S1, CO1 );

  CU2 INST01( .CI(CI), .PC0(A0), .PC1(A1), .CO(CO1), .NC0(S0), .NC1(S1));
endmodule

module leds_div12_SLICE_2 ( input A1, A0, DI1, DI0, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  vmuxregsre0001 \leds_div12/FF_8 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0001 \leds_div12/FF_9 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  alu2_mult0002 \leds_div12/cnt_1 ( .A0(A0), .A1(A1), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module leds_div12_SLICE_3 ( input A1, A0, DI1, DI0, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  vmuxregsre0001 \leds_div12/FF_6 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0001 \leds_div12/FF_7 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  alu2_mult0002 \leds_div12/cnt_2 ( .A0(A0), .A1(A1), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module leds_div12_SLICE_4 ( input A1, A0, DI1, DI0, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  vmuxregsre0001 \leds_div12/FF_4 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0001 \leds_div12/FF_5 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  alu2_mult0002 \leds_div12/cnt_3 ( .A0(A0), .A1(A1), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module leds_div12_SLICE_5 ( input A1, A0, DI1, DI0, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  vmuxregsre0001 \leds_div12/FF_2 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0001 \leds_div12/FF_3 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  alu2_mult0002 \leds_div12/cnt_4 ( .A0(A0), .A1(A1), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module leds_div12_SLICE_6 ( input A1, A0, DI1, DI0, CLK, FCI, output F0, Q0, 
    F1, Q1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  vmuxregsre0001 \leds_div12/FF_0 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0001 \leds_div12/FF_1 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  alu2_mult0002 \leds_div12/cnt_5 ( .A0(A0), .A1(A1), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1());

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module usb_l4_SLICE_7 ( input D0, C0, B0, A0, FCI, output F0 );
  wire   GNDI;

  ccu2 \usb_l4/add_2419_11 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu2 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h5556;
  defparam inst1.INIT1 = 16'h0000;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module usb_l4_SLICE_8 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, 
    F1, FCO );

  ccu20003 \usb_l4/add_2419_9 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20003 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h3336;
  defparam inst1.INIT1 = 16'h3336;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module usb_l4_SLICE_9 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, 
    F1, FCO );

  ccu20003 \usb_l4/add_2419_7 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module usb_l4_SLICE_10 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, 
    F1, FCO );

  ccu20004 \usb_l4/add_2419_5 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20004 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h5556;
  defparam inst1.INIT1 = 16'h5556;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module usb_l4_SLICE_11 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, 
    F1, FCO );

  ccu20003 \usb_l4/add_2419_3 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_12 ( input D1, C1, B1, A1, CE, CLK, output Q0, F1, FCO );
  wire   GNDI, VCCI, CE_dly, CLK_dly;

  vmuxregsre0005 \usb_l3/state_2458__i2 ( .D0(GNDI), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ccu20006 \usb_l4/add_2419_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(C1), .D1(D1), .CI(GNDI), .S0(), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module vmuxregsre0005 ( input D0, D1, SD, SP, CK, LSR, output Q );

  FL1P3DX INST01( .D0(D0), .D1(D1), .SP(SP), .CK(CK), .SD(SD), .CD(LSR), .Q(Q));
  defparam INST01.GSR = "DISABLED";
endmodule

module ccu20006 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hF000;
  defparam inst1.INIT1 = 16'h5556;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_13 ( input A0, DI0, LSR, CLK, FCI, output F0, Q0 );
  wire   VCCI, GNDI, DI0_dly, CLK_dly, LSR_dly;

  vmuxregsre0007 ps2_div_2447__i7( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ccu20008 ps2_div_2447_add_4_9( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(), 
    .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module vmuxregsre0007 ( input D0, D1, SD, SP, CK, LSR, output Q );

  FL1P3IY INST01( .D0(D0), .D1(D1), .SP(SP), .CK(CK), .SD(SD), .CD(LSR), .Q(Q));
  defparam INST01.GSR = "DISABLED";
endmodule

module ccu20008 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hfaaa;
  defparam inst1.INIT1 = 16'h0000;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_14 ( input A1, A0, DI1, DI0, LSR, CLK, FCI, output F0, Q0, F1, Q1, 
    FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  vmuxregsre0007 ps2_div_2447__i6( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0007 ps2_div_2447__i5( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20009 ps2_div_2447_add_4_7( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module ccu20009 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hfaaa;
  defparam inst1.INIT1 = 16'hfaaa;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_15 ( input A1, A0, DI1, DI0, LSR, CLK, FCI, output F0, Q0, F1, Q1, 
    FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  vmuxregsre0007 ps2_div_2447__i4( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0007 ps2_div_2447__i3( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20009 ps2_div_2447_add_4_5( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_16 ( input A1, A0, DI1, DI0, LSR, CLK, FCI, output F0, Q0, F1, Q1, 
    FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  vmuxregsre0007 ps2_div_2447__i2( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0007 ps2_div_2447__i1( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20009 ps2_div_2447_add_4_3( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_17 ( input A1, DI1, LSR, CLK, output F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, LSR_dly;

  vmuxregsre0007 ps2_div_2447__i0( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ccu20010 ps2_div_2447_add_4_1( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module ccu20010 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hF000;
  defparam inst1.INIT1 = 16'h0555;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_18 ( input A1, A0, DI1, DI0, CLK, FCI, output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  vmuxregsre0005 osc_cnt_2444_2590__i3( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0005 osc_cnt_2444_2590__i2( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20009 osc_cnt_2444_2590_add_4_3( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1());

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_19 ( input A1, DI1, CLK, output F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly;

  vmuxregsre0005 osc_cnt_2444_2590__i1( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ccu20010 osc_cnt_2444_2590_add_4_1( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), 
    .S1(F1), .CO1(FCO));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_20 ( input A0, DI0, CLK, FCI, output F0, Q0 );
  wire   VCCI, GNDI, DI0_dly, CLK_dly;

  vmuxregsre0005 pll1_cnt400_2441_2597__i6( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ccu20008 pll1_cnt400_2441_2597_add_4_7( .A0(A0), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(), .CO1());

  specify
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_21 ( input A1, A0, DI1, DI0, CLK, FCI, output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  vmuxregsre0005 pll1_cnt400_2441_2597__i5( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0005 pll1_cnt400_2441_2597__i4( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20009 pll1_cnt400_2441_2597_add_4_5( .A0(A0), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_22 ( input A1, A0, DI1, DI0, CLK, FCI, output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  vmuxregsre0005 pll1_cnt400_2441_2597__i3( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0005 pll1_cnt400_2441_2597__i2( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20009 pll1_cnt400_2441_2597_add_4_3( .A0(A0), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_23 ( input A1, DI1, CLK, output F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly;

  vmuxregsre0005 pll1_cnt400_2441_2597__i1( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ccu20010 pll1_cnt400_2441_2597_add_4_1( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), 
    .S1(F1), .CO1(FCO));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_24 ( input A0, DI0, CLK, FCI, output F0, Q0 );
  wire   VCCI, GNDI, DI0_dly, CLK_dly;

  vmuxregsre0005 pll2_cnt240_2443_2591__i5( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ccu20008 pll2_cnt240_2443_2591_add_4_7( .A0(A0), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(), .CO1());

  specify
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_25 ( input A0, DI0, CLK, FCI, output F0, Q0 );
  wire   VCCI, GNDI, DI0_dly, CLK_dly;

  vmuxregsre0005 rng1_cnt_2440_2612__i6( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ccu20008 rng1_cnt_2440_2612_add_4_7( .A0(A0), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(), .CO1());

  specify
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_26 ( input A1, A0, DI1, DI0, CLK, FCI, output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  vmuxregsre0005 rng1_cnt_2440_2612__i5( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0005 rng1_cnt_2440_2612__i4( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20009 rng1_cnt_2440_2612_add_4_5( .A0(A0), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_27 ( input A1, A0, DI1, DI0, CLK, FCI, output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  vmuxregsre0005 rng1_cnt_2440_2612__i3( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0005 rng1_cnt_2440_2612__i2( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20009 rng1_cnt_2440_2612_add_4_3( .A0(A0), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_28 ( input A1, DI1, CLK, output F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly;

  vmuxregsre0005 rng1_cnt_2440_2612__i1( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ccu20010 rng1_cnt_2440_2612_add_4_1( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), 
    .S1(F1), .CO1(FCO));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_29 ( input A1, A0, DI1, DI0, CLK, FCI, output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  vmuxregsre0005 pll2_cnt240_2443_2591__i4( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0005 pll2_cnt240_2443_2591__i3( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20009 pll2_cnt240_2443_2591_add_4_5( .A0(A0), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_30 ( input A1, A0, DI1, DI0, CLK, FCI, output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  vmuxregsre0005 pll2_cnt240_2443_2591__i2( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0005 pll2_cnt240_2443_2591__i1( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20009 pll2_cnt240_2443_2591_add_4_3( .A0(A0), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_31 ( input A1, DI1, CLK, output F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly;

  vmuxregsre0005 pll2_cnt240_2443_2591__i0( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ccu20010 pll2_cnt240_2443_2591_add_4_1( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), 
    .S1(F1), .CO1(FCO));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_32 ( input A0, DI0, LSR, CLK, FCI, output F0, Q0 );
  wire   VCCI, GNDI, DI0_dly, CLK_dly, LSR_dly;

  vmuxregsre0007 ps4_div_2449__i7( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ccu20008 ps4_div_2449_add_4_9( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(), 
    .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_33 ( input A1, A0, DI1, DI0, LSR, CLK, FCI, output F0, Q0, F1, Q1, 
    FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  vmuxregsre0007 ps4_div_2449__i6( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0007 ps4_div_2449__i5( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20009 ps4_div_2449_add_4_7( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_34 ( input A1, A0, DI1, DI0, LSR, CLK, FCI, output F0, Q0, F1, Q1, 
    FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  vmuxregsre0007 ps4_div_2449__i4( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0007 ps4_div_2449__i3( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20009 ps4_div_2449_add_4_5( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_35 ( input A1, A0, DI1, DI0, LSR, CLK, FCI, output F0, Q0, F1, Q1, 
    FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  vmuxregsre0007 ps4_div_2449__i2( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0007 ps4_div_2449__i1( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20009 ps4_div_2449_add_4_3( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_36 ( input A1, DI1, LSR, CLK, output F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, LSR_dly;

  vmuxregsre0007 ps4_div_2449__i0( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ccu20010 ps4_div_2449_add_4_1( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module dis2_SLICE_37 ( input A0, DI0, LSR, CLK, FCI, output F0, Q0 );
  wire   VCCI, GNDI, DI0_dly, CLK_dly, LSR_dly;

  vmuxregsre0007 \dis2/pix_cnt_2471__i19 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ccu20008 \dis2/pix_cnt_2471_add_4_21 ( .A0(A0), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module dis2_SLICE_38 ( input A1, A0, DI1, DI0, LSR, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  vmuxregsre0007 \dis2/pix_cnt_2471__i18 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0007 \dis2/pix_cnt_2471__i17 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20009 \dis2/pix_cnt_2471_add_4_19 ( .A0(A0), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module dis2_SLICE_39 ( input A1, A0, DI1, DI0, LSR, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  vmuxregsre0007 \dis2/pix_cnt_2471__i16 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0007 \dis2/pix_cnt_2471__i15 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20009 \dis2/pix_cnt_2471_add_4_17 ( .A0(A0), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module dis2_SLICE_40 ( input A1, A0, DI1, DI0, LSR, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  vmuxregsre0007 \dis2/pix_cnt_2471__i14 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0007 \dis2/pix_cnt_2471__i13 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20009 \dis2/pix_cnt_2471_add_4_15 ( .A0(A0), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module dis2_SLICE_41 ( input A1, A0, DI1, DI0, LSR, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  vmuxregsre0007 \dis2/pix_cnt_2471__i12 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0007 \dis2/pix_cnt_2471__i11 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20009 \dis2/pix_cnt_2471_add_4_13 ( .A0(A0), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module dis2_SLICE_42 ( input A1, A0, DI1, DI0, LSR, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  vmuxregsre0007 \dis2/pix_cnt_2471__i10 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0007 \dis2/pix_cnt_2471__i9 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20009 \dis2/pix_cnt_2471_add_4_11 ( .A0(A0), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module dis2_SLICE_43 ( input A1, A0, DI1, DI0, LSR, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  vmuxregsre0007 \dis2/pix_cnt_2471__i8 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0007 \dis2/pix_cnt_2471__i7 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20009 \dis2/pix_cnt_2471_add_4_9 ( .A0(A0), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module dis2_SLICE_44 ( input A1, A0, DI1, DI0, LSR, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  vmuxregsre0007 \dis2/pix_cnt_2471__i6 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0007 \dis2/pix_cnt_2471__i5 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20009 \dis2/pix_cnt_2471_add_4_7 ( .A0(A0), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module dis2_SLICE_45 ( input A1, A0, DI1, DI0, LSR, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  vmuxregsre0007 \dis2/pix_cnt_2471__i4 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0007 \dis2/pix_cnt_2471__i3 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20009 \dis2/pix_cnt_2471_add_4_5 ( .A0(A0), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module dis2_SLICE_46 ( input A1, A0, DI1, DI0, LSR, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  vmuxregsre0007 \dis2/pix_cnt_2471__i2 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0007 \dis2/pix_cnt_2471__i1 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20009 \dis2/pix_cnt_2471_add_4_3 ( .A0(A0), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module dis2_SLICE_47 ( input A1, A0, FCI, output F0, F1 );
  wire   GNDI;

  ccu20011 \dis2/add_53_21 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20011 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h5aaa;
  defparam inst1.INIT1 = 16'h5aaa;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module dis2_SLICE_48 ( input B1, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20012 \dis2/add_53_19 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20012 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h5AAA;
  defparam inst1.INIT1 = 16'h3CCC;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module dis2_SLICE_49 ( input A1, B0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20013 \dis2/add_53_17 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20013 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h3CCC;
  defparam inst1.INIT1 = 16'h5AAA;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module dis2_SLICE_50 ( input B1, B0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20014 \dis2/add_53_15 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20014 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h3CCC;
  defparam inst1.INIT1 = 16'h3CCC;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module dis2_SLICE_51 ( input A1, DI1, LSR, CLK, output F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, LSR_dly;

  vmuxregsre0007 \dis2/pix_cnt_2471__i0 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ccu20010 \dis2/pix_cnt_2471_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), 
    .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module dis2_SLICE_52 ( input FCI, output F1 );
  wire   GNDI;

  ccu20015 \dis2/add_12938_18 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(F1), 
    .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (FCI => F1) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20015 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hffff;
  defparam inst1.INIT1 = 16'h0000;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module dis2_SLICE_53 ( input B0, FCI, output FCO );
  wire   GNDI;

  ccu20016 \dis2/add_12938_16 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => FCO) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20016 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h3333;
  defparam inst1.INIT1 = 16'hFFFF;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module dis2_SLICE_54 ( input B1, A0, FCI, output FCO );
  wire   GNDI;

  ccu20017 \dis2/add_12938_14 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20017 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h5555;
  defparam inst1.INIT1 = 16'h3333;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module dis2_SLICE_55 ( input B1, B0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20014 \dis2/add_53_13 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module dis2_SLICE_56 ( input B1, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20012 \dis2/add_53_11 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module dis2_SLICE_57 ( input B1, A0, FCI, output FCO );
  wire   GNDI;

  ccu20017 \dis2/add_12938_12 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module dis2_SLICE_58 ( input A1, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20011 \dis2/add_53_9 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module dis2_SLICE_59 ( input B1, B0, FCI, output FCO );
  wire   GNDI;

  ccu20018 \dis2/add_12938_10 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => FCO) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20018 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h3333;
  defparam inst1.INIT1 = 16'h3333;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module dis2_SLICE_60 ( input B1, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20012 \dis2/add_53_7 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module dis2_SLICE_61 ( input A1, A0, FCI, output FCO );
  wire   GNDI;

  ccu20019 \dis2/add_12938_8 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20019 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h5555;
  defparam inst1.INIT1 = 16'h5555;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module dis2_SLICE_62 ( input B1, A0, FCI, output FCO );
  wire   GNDI;

  ccu20012 \dis2/add_12938_6 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module dis2_SLICE_63 ( input A1, A0, FCI, output FCO );
  wire   GNDI;

  ccu20011 \dis2/add_12938_4 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module dis2_SLICE_64 ( input B1, B0, A0, output FCO );
  wire   GNDI;

  ccu20020 \dis2/add_12938_2 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), .S1(), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => FCO) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20020 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h1000;
  defparam inst1.INIT1 = 16'h3CCC;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module dis2_SLICE_65 ( input B1, B0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20014 \dis2/add_53_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module dis2_SLICE_66 ( input A1, B0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20013 \dis2/add_53_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module dis2_SLICE_67 ( input A1, output F1, FCO );
  wire   GNDI;

  ccu20021 \dis2/add_53_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20021 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hF000;
  defparam inst1.INIT1 = 16'h5555;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module dis2_SLICE_68 ( input FCI, output F1 );
  wire   GNDI;

  ccu20015 \dis2/add_12940_23 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(F1), 
    .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (FCI => F1) = (0:0:0,0:0:0);
  endspecify

endmodule

module dis2_SLICE_69 ( input A0, FCI, output FCO );
  wire   GNDI;

  ccu20022 \dis2/add_12940_21 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20022 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hf555;
  defparam inst1.INIT1 = 16'hffff;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module dis2_SLICE_70 ( input A1, A0, FCI, output FCO );
  wire   GNDI;

  ccu20023 \dis2/add_12940_19 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20023 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hf555;
  defparam inst1.INIT1 = 16'hf555;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module dis2_SLICE_71 ( input B1, A0, FCI, output FCO );
  wire   GNDI;

  ccu20024 \dis2/add_12940_17 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20024 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hF555;
  defparam inst1.INIT1 = 16'hF333;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module dis2_SLICE_72 ( input B1, B0, FCI, output FCO );
  wire   GNDI;

  ccu20025 \dis2/add_12940_15 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => FCO) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20025 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hF333;
  defparam inst1.INIT1 = 16'hF333;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module dis2_SLICE_73 ( input B1, B0, FCI, output FCO );
  wire   GNDI;

  ccu20025 \dis2/add_12940_13 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => FCO) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module dis2_SLICE_74 ( input FCI, output F0 );
  wire   GNDI;

  ccu20026 \dis2/add_12939_cout ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(), 
    .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (FCI => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20026 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h0000;
  defparam inst1.INIT1 = 16'h0000;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module dis2_SLICE_75 ( input A1, A0, FCI, output FCO );
  wire   GNDI;

  ccu20027 \dis2/add_12940_11 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20027 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hf555;
  defparam inst1.INIT1 = 16'h0aaa;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module dis2_SLICE_76 ( input FCI, output FCO );
  wire   GNDI;

  ccu20028 \dis2/add_12939_22 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20028 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hffff;
  defparam inst1.INIT1 = 16'hffff;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module dis2_SLICE_77 ( input A1, A0, FCI, output FCO );
  wire   GNDI;

  ccu20019 \dis2/add_12939_20 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module dis2_SLICE_78 ( input B1, A0, FCI, output FCO );
  wire   GNDI;

  ccu20017 \dis2/add_12939_18 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module dis2_SLICE_79 ( input A1, B0, FCI, output FCO );
  wire   GNDI;

  ccu20029 \dis2/add_12940_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20029 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hF333;
  defparam inst1.INIT1 = 16'hF555;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module dis2_SLICE_80 ( input B1, B0, FCI, output FCO );
  wire   GNDI;

  ccu20018 \dis2/add_12939_16 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => FCO) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module dis2_SLICE_81 ( input B1, B0, FCI, output FCO );
  wire   GNDI;

  ccu20018 \dis2/add_12939_14 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => FCO) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module dis2_SLICE_82 ( input B1, B0, FCI, output FCO );
  wire   GNDI;

  ccu20030 \dis2/add_12940_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => FCO) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20030 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hF333;
  defparam inst1.INIT1 = 16'h0CCC;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module dis2_SLICE_83 ( input A1, A0, FCI, output FCO );
  wire   GNDI;

  ccu20027 \dis2/add_12940_5 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module dis2_SLICE_84 ( input B1, A0, FCI, output FCO );
  wire   GNDI;

  ccu20031 \dis2/add_12939_12 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20031 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h5AAA;
  defparam inst1.INIT1 = 16'h3333;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module dis2_SLICE_85 ( input A1, B0, FCI, output FCO );
  wire   GNDI;

  ccu20032 \dis2/add_12939_10 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20032 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h3333;
  defparam inst1.INIT1 = 16'h5555;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module dis2_SLICE_86 ( input A1, A0, FCI, output FCO );
  wire   GNDI;

  ccu20033 \dis2/add_12939_8 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20033 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h5aaa;
  defparam inst1.INIT1 = 16'h5555;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module dis2_SLICE_87 ( input A1, B0, FCI, output FCO );
  wire   GNDI;

  ccu20034 \dis2/add_12939_6 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20034 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h3CCC;
  defparam inst1.INIT1 = 16'h5555;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module dis2_SLICE_88 ( input A1, A0, FCI, output FCO );
  wire   GNDI;

  ccu20033 \dis2/add_12939_4 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module dis2_SLICE_89 ( input A1, B0, A0, output FCO );
  wire   GNDI;

  ccu20035 \dis2/add_12939_2 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20035 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h7000;
  defparam inst1.INIT1 = 16'h5555;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module dis2_SLICE_90 ( input B1, A0, FCI, output FCO );
  wire   GNDI;

  ccu20036 \dis2/add_12940_3 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20036 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h0AAA;
  defparam inst1.INIT1 = 16'h0CCC;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module dis2_SLICE_91 ( input B1, output FCO );
  wire   GNDI;

  ccu20037 \dis2/add_12940_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), .S1(), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20037 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hF000;
  defparam inst1.INIT1 = 16'h0CCC;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_92 ( input A0, DI0, LSR, CLK, FCI, output F0, Q0 );
  wire   VCCI, GNDI, DI0_dly, CLK_dly, LSR_dly;

  vmuxregsre0007 ps3_div_2448__i7( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ccu20008 ps3_div_2448_add_4_9( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(), 
    .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_93 ( input A1, A0, DI1, DI0, LSR, CLK, FCI, output F0, Q0, F1, Q1, 
    FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  vmuxregsre0007 ps3_div_2448__i6( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0007 ps3_div_2448__i5( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20009 ps3_div_2448_add_4_7( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_94 ( input A1, A0, DI1, DI0, CLK, FCI, output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  vmuxregsre0005 pll1_cnt266_2442_2596__i4( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0005 pll1_cnt266_2442_2596__i3( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20009 pll1_cnt266_2442_2596_add_4_5( .A0(A0), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1());

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_95 ( input A1, DI1, LSR, CLK, output F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, LSR_dly;

  vmuxregsre0007 ps3_div_2448__i0( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ccu20010 ps3_div_2448_add_4_1( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_96 ( input A1, A0, DI1, DI0, LSR, CLK, FCI, output F0, Q0, F1, Q1, 
    FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  vmuxregsre0007 ps3_div_2448__i2( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0007 ps3_div_2448__i1( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20009 ps3_div_2448_add_4_3( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_97 ( input A1, A0, DI1, DI0, CLK, FCI, output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  vmuxregsre0005 pll1_cnt266_2442_2596__i2( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0005 pll1_cnt266_2442_2596__i1( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20009 pll1_cnt266_2442_2596_add_4_3( .A0(A0), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_98 ( input A1, DI1, CLK, output F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly;

  vmuxregsre0005 pll1_cnt266_2442_2596__i0( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ccu20010 pll1_cnt266_2442_2596_add_4_1( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), 
    .S1(F1), .CO1(FCO));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_99 ( input A0, DI0, LSR, CLK, FCI, output F0, Q0 );
  wire   VCCI, GNDI, DI0_dly, CLK_dly, LSR_dly;

  vmuxregsre0007 ps1_div_2446__i7( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ccu20008 ps1_div_2446_add_4_9( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(), 
    .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_100 ( input A1, A0, DI1, DI0, LSR, CLK, FCI, output F0, Q0, F1, 
    Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  vmuxregsre0007 ps3_div_2448__i4( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0007 ps3_div_2448__i3( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20009 ps3_div_2448_add_4_5( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_101 ( input A1, A0, DI1, DI0, LSR, CLK, FCI, output F0, Q0, F1, 
    Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  vmuxregsre0007 ps1_div_2446__i6( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0007 ps1_div_2446__i5( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20009 ps1_div_2446_add_4_7( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_102 ( input A1, A0, DI1, DI0, LSR, CLK, FCI, output F0, Q0, F1, 
    Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  vmuxregsre0007 ps1_div_2446__i4( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0007 ps1_div_2446__i3( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20009 ps1_div_2446_add_4_5( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_103 ( input A1, A0, DI1, DI0, LSR, CLK, FCI, output F0, Q0, F1, 
    Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  vmuxregsre0007 ps1_div_2446__i2( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0007 ps1_div_2446__i1( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20009 ps1_div_2446_add_4_3( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module dis1_SLICE_104 ( input B1, B0, FCI, output FCO );
  wire   GNDI;

  ccu20018 \dis1/add_12941_8 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => FCO) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module dis1_SLICE_105 ( input B1, A0, FCI, output FCO );
  wire   GNDI;

  ccu20012 \dis1/add_12941_6 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module dis1_SLICE_106 ( input B1, B0, FCI, output FCO );
  wire   GNDI;

  ccu20014 \dis1/add_12941_4 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => FCO) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module dis1_SLICE_107 ( input B1, B0, A0, output FCO );
  wire   GNDI;

  ccu20020 \dis1/add_12941_2 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), .S1(), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => FCO) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module dis1_SLICE_108 ( input FCI, output F1 );
  wire   GNDI;

  ccu20015 \dis1/add_12943_23 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(F1), 
    .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (FCI => F1) = (0:0:0,0:0:0);
  endspecify

endmodule

module dis1_SLICE_109 ( input B0, FCI, output FCO );
  wire   GNDI;

  ccu20038 \dis1/add_12943_21 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => FCO) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20038 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hF333;
  defparam inst1.INIT1 = 16'hFFFF;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module dis1_SLICE_110 ( input B1, A0, FCI, output FCO );
  wire   GNDI;

  ccu20024 \dis1/add_12943_19 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module dis1_SLICE_111 ( input B1, B0, FCI, output FCO );
  wire   GNDI;

  ccu20025 \dis1/add_12943_17 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => FCO) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module dis1_SLICE_112 ( input A1, B0, FCI, output FCO );
  wire   GNDI;

  ccu20029 \dis1/add_12943_15 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module dis1_SLICE_113 ( input A1, B0, FCI, output FCO );
  wire   GNDI;

  ccu20029 \dis1/add_12943_13 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module dis1_SLICE_114 ( input A1, A0, FCI, output FCO );
  wire   GNDI;

  ccu20027 \dis1/add_12943_11 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module dis1_SLICE_115 ( input A1, B0, FCI, output FCO );
  wire   GNDI;

  ccu20029 \dis1/add_12943_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module dis1_SLICE_116 ( input A1, A0, FCI, output FCO );
  wire   GNDI;

  ccu20027 \dis1/add_12943_7 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module dis1_SLICE_117 ( input A1, A0, FCI, output FCO );
  wire   GNDI;

  ccu20027 \dis1/add_12943_5 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module dis1_SLICE_118 ( input A1, B0, FCI, output FCO );
  wire   GNDI;

  ccu20039 \dis1/add_12943_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20039 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h0CCC;
  defparam inst1.INIT1 = 16'h0AAA;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module dis1_SLICE_119 ( input A1, output FCO );
  wire   GNDI;

  ccu20040 \dis1/add_12943_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), .S1(), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20040 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hF000;
  defparam inst1.INIT1 = 16'h0aaa;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module dis1_SLICE_120 ( input A1, A0, DI1, DI0, LSR, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  vmuxregsre0007 \dis1/pix_cnt_2470__i4 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0007 \dis1/pix_cnt_2470__i3 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20009 \dis1/pix_cnt_2470_add_4_5 ( .A0(A0), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module dis1_SLICE_121 ( input FCI, output F0 );
  wire   GNDI;

  ccu20026 \dis1/add_12942_cout ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(), 
    .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (FCI => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module dis1_SLICE_122 ( input FCI, output FCO );
  wire   GNDI;

  ccu20028 \dis1/add_12942_22 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module dis1_SLICE_123 ( input A1, A0, FCI, output FCO );
  wire   GNDI;

  ccu20019 \dis1/add_12942_20 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module dis1_SLICE_124 ( input B1, B0, FCI, output FCO );
  wire   GNDI;

  ccu20018 \dis1/add_12942_18 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => FCO) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module dis1_SLICE_125 ( input B1, A0, FCI, output FCO );
  wire   GNDI;

  ccu20017 \dis1/add_12942_16 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module dis1_SLICE_126 ( input B1, A0, FCI, output FCO );
  wire   GNDI;

  ccu20017 \dis1/add_12942_14 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module dis1_SLICE_127 ( input A1, A0, FCI, output FCO );
  wire   GNDI;

  ccu20033 \dis1/add_12942_12 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module dis1_SLICE_128 ( input B1, B0, FCI, output FCO );
  wire   GNDI;

  ccu20018 \dis1/add_12942_10 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => FCO) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module dis1_SLICE_129 ( input A1, A0, FCI, output FCO );
  wire   GNDI;

  ccu20033 \dis1/add_12942_8 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module dis1_SLICE_130 ( input B1, A0, FCI, output FCO );
  wire   GNDI;

  ccu20031 \dis1/add_12942_6 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module dis1_SLICE_131 ( input A1, B0, FCI, output FCO );
  wire   GNDI;

  ccu20034 \dis1/add_12942_4 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module dis1_SLICE_132 ( input B1, B0, A0, output FCO );
  wire   GNDI;

  ccu20041 \dis1/add_12942_2 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), .S1(), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => FCO) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20041 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h7000;
  defparam inst1.INIT1 = 16'h3333;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module dis1_SLICE_133 ( input A1, A0, DI1, DI0, LSR, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  vmuxregsre0007 \dis1/pix_cnt_2470__i2 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0007 \dis1/pix_cnt_2470__i1 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20009 \dis1/pix_cnt_2470_add_4_3 ( .A0(A0), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module dis1_SLICE_134 ( input A0, DI0, LSR, CLK, FCI, output F0, Q0 );
  wire   VCCI, GNDI, DI0_dly, CLK_dly, LSR_dly;

  vmuxregsre0007 \dis1/pix_cnt_2470__i19 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ccu20008 \dis1/pix_cnt_2470_add_4_21 ( .A0(A0), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module dis1_SLICE_135 ( input A1, A0, FCI, output F0, F1 );
  wire   GNDI;

  ccu20011 \dis1/add_53_21 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
  endspecify

endmodule

module dis1_SLICE_136 ( input A1, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20011 \dis1/add_53_19 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module dis1_SLICE_137 ( input A1, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20011 \dis1/add_53_17 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module dis1_SLICE_138 ( input A1, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20011 \dis1/add_53_15 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module dis1_SLICE_139 ( input B1, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20012 \dis1/add_53_13 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module dis1_SLICE_140 ( input A1, B0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20013 \dis1/add_53_11 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module dis1_SLICE_141 ( input A1, B0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20013 \dis1/add_53_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module dis1_SLICE_142 ( input B1, B0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20014 \dis1/add_53_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module dis1_SLICE_143 ( input A1, B0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20013 \dis1/add_53_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module dis1_SLICE_144 ( input A1, A0, DI1, DI0, LSR, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  vmuxregsre0007 \dis1/pix_cnt_2470__i18 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0007 \dis1/pix_cnt_2470__i17 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20009 \dis1/pix_cnt_2470_add_4_19 ( .A0(A0), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module dis1_SLICE_145 ( input A1, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20011 \dis1/add_53_3 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module dis1_SLICE_146 ( input A1, A0, DI1, DI0, LSR, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  vmuxregsre0007 \dis1/pix_cnt_2470__i16 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0007 \dis1/pix_cnt_2470__i15 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20009 \dis1/pix_cnt_2470_add_4_17 ( .A0(A0), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module dis1_SLICE_147 ( input A1, output F1, FCO );
  wire   GNDI;

  ccu20021 \dis1/add_53_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module dis1_SLICE_148 ( input A1, A0, DI1, DI0, LSR, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  vmuxregsre0007 \dis1/pix_cnt_2470__i14 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0007 \dis1/pix_cnt_2470__i13 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20009 \dis1/pix_cnt_2470_add_4_15 ( .A0(A0), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module dis1_SLICE_149 ( input A1, A0, DI1, DI0, LSR, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  vmuxregsre0007 \dis1/pix_cnt_2470__i12 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0007 \dis1/pix_cnt_2470__i11 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20009 \dis1/pix_cnt_2470_add_4_13 ( .A0(A0), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module dis1_SLICE_150 ( input A1, A0, DI1, DI0, LSR, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  vmuxregsre0007 \dis1/pix_cnt_2470__i10 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0007 \dis1/pix_cnt_2470__i9 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20009 \dis1/pix_cnt_2470_add_4_11 ( .A0(A0), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module dis1_SLICE_151 ( input A1, DI1, LSR, CLK, output F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, LSR_dly;

  vmuxregsre0007 \dis1/pix_cnt_2470__i0 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ccu20010 \dis1/pix_cnt_2470_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), 
    .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module dis1_SLICE_152 ( input A1, A0, DI1, DI0, LSR, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  vmuxregsre0007 \dis1/pix_cnt_2470__i8 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0007 \dis1/pix_cnt_2470__i7 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20009 \dis1/pix_cnt_2470_add_4_9 ( .A0(A0), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module dis1_SLICE_153 ( input A1, A0, DI1, DI0, LSR, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  vmuxregsre0007 \dis1/pix_cnt_2470__i6 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0007 \dis1/pix_cnt_2470__i5 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20009 \dis1/pix_cnt_2470_add_4_7 ( .A0(A0), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module dis1_SLICE_154 ( input FCI, output F1 );
  wire   GNDI;

  ccu20015 \dis1/add_12941_18 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(F1), 
    .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (FCI => F1) = (0:0:0,0:0:0);
  endspecify

endmodule

module dis1_SLICE_155 ( input B0, FCI, output FCO );
  wire   GNDI;

  ccu20016 \dis1/add_12941_16 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => FCO) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module dis1_SLICE_156 ( input A1, B0, FCI, output FCO );
  wire   GNDI;

  ccu20032 \dis1/add_12941_14 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module dis1_SLICE_157 ( input B1, B0, FCI, output FCO );
  wire   GNDI;

  ccu20018 \dis1/add_12941_12 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => FCO) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module dis1_SLICE_158 ( input B1, B0, FCI, output FCO );
  wire   GNDI;

  ccu20018 \dis1/add_12941_10 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => FCO) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_159 ( input A1, DI1, LSR, CLK, output F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, LSR_dly;

  vmuxregsre0007 ps1_div_2446__i0( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ccu20010 ps1_div_2446_add_4_1( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module usb_f2_SLICE_160 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, 
    F1, FCO );

  ccu20042 \usb_f2/add_2417_5 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20042 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h3336;
  defparam inst1.INIT1 = 16'h5556;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_161 ( input D1, C1, B1, A1, D0, C0, B0, A0, M0, CE, CLK, FCI, 
    output F0, Q0, F1, FCO );
  wire   VCCI, GNDI, M0_dly, CLK_dly, CE_dly;

  vmuxregsre0005 \usb_f1/rnd_reg_i0_i4 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ccu20043 \usb_f2/add_2417_3 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module ccu20043 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h5556;
  defparam inst1.INIT1 = 16'h3336;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_162 ( input D1, C1, B1, A1, M1, M0, CE, CLK, output Q0, F1, Q1, 
    FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly, CE_dly;

  vmuxregsre0005 \usb_f1/rnd_reg_i0_i1 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0005 \usb_f1/rnd_reg_i0_i0 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20044 \usb_f2/add_2417_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(C1), .D1(D1), .CI(GNDI), .S0(), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module ccu20044 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hF000;
  defparam inst1.INIT1 = 16'h3336;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_163 ( input D0, C0, B0, A0, M1, M0, CE, CLK, FCI, output F0, Q0, 
    Q1 );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly, CE_dly;

  vmuxregsre0005 \usb_f1/rnd_reg_i0_i3 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0005 \usb_f1/rnd_reg_i0_i2 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20045 \usb_f2/add_2417_11 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(), .CO1());

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module ccu20045 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h3336;
  defparam inst1.INIT1 = 16'h0000;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module usb_f2_SLICE_164 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, 
    F1, FCO );

  ccu20004 \usb_f2/add_2417_9 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module usb_f2_SLICE_165 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, 
    F1, FCO );

  ccu20004 \usb_f2/add_2417_7 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module usb_l2_SLICE_166 ( input D0, C0, B0, A0, FCI, output F0 );
  wire   GNDI;

  ccu2 \usb_l2/add_2415_11 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module usb_l2_SLICE_167 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, 
    F1, FCO );

  ccu20042 \usb_l2/add_2415_9 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module usb_l2_SLICE_168 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, 
    F1, FCO );

  ccu20043 \usb_l2/add_2415_7 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module usb_l2_SLICE_169 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, 
    F1, FCO );

  ccu20003 \usb_l2/add_2415_5 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module usb_l2_SLICE_170 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, 
    F1, FCO );

  ccu20042 \usb_l2/add_2415_3 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_171 ( input D1, C1, B1, A1, M0, CE, CLK, output Q0, F1, FCO );
  wire   VCCI, GNDI, M0_dly, CLK_dly, CE_dly;

  vmuxregsre0005 \usb_l1/rnd_reg_i0_i1 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ccu20006 \usb_l2/add_2415_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(C1), .D1(D1), .CI(GNDI), .S0(), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_172 ( input D0, C0, B0, A0, M1, M0, CE, CLK, FCI, output F0, Q0, 
    Q1 );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly, CE_dly;

  vmuxregsre0005 \usb_f2/rnd_reg_i0_i3 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0005 \usb_f2/rnd_reg_i0_i2 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu2 \usb_l1/add_2416_11 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(), .CO1());

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module usb_l1_SLICE_173 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, 
    F1, FCO );

  ccu20004 \usb_l1/add_2416_9 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module usb_l1_SLICE_174 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, 
    F1, FCO );

  ccu20003 \usb_l1/add_2416_7 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_175 ( input D1, C1, B1, A1, D0, C0, B0, A0, CE, CLK, FCI, output 
    F0, Q0, F1, FCO );
  wire   GNDI, VCCI, CE_dly, CLK_dly;

  vmuxregsre0005 \usb_f2/state_2467__i2 ( .D0(GNDI), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ccu20003 \usb_l1/add_2416_5 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_176 ( input D1, C1, B1, A1, D0, C0, B0, A0, M0, CE, CLK, FCI, 
    output F0, Q0, F1, FCO );
  wire   VCCI, GNDI, M0_dly, CLK_dly, CE_dly;

  vmuxregsre0005 \usb_f2/rnd_reg_i0_i4 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ccu20004 \usb_l1/add_2416_3 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_177 ( input D1, C1, B1, A1, M1, M0, CE, CLK, output Q0, F1, Q1, 
    FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly, CE_dly;

  vmuxregsre0005 \usb_f2/rnd_reg_i0_i1 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0005 \usb_f2/rnd_reg_i0_i0 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20044 \usb_l1/add_2416_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(C1), .D1(D1), .CI(GNDI), .S0(), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module usb_l3_SLICE_178 ( input D0, C0, B0, A0, FCI, output F0 );
  wire   GNDI;

  ccu20045 \usb_l3/add_2420_11 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module usb_l3_SLICE_179 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, 
    F1, FCO );

  ccu20003 \usb_l3/add_2420_9 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module usb_l3_SLICE_180 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, 
    F1, FCO );

  ccu20003 \usb_l3/add_2420_7 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module usb_l3_SLICE_181 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, 
    F1, FCO );

  ccu20003 \usb_l3/add_2420_5 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module usb_l3_SLICE_182 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, 
    F1, FCO );

  ccu20003 \usb_l3/add_2420_3 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module usb_l3_SLICE_183 ( input D1, C1, B1, A1, output F1, FCO );
  wire   GNDI;

  ccu20044 \usb_l3/add_2420_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(C1), .D1(D1), .CI(GNDI), .S0(), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module usb_f1_SLICE_184 ( input D0, C0, B0, A0, FCI, output F0 );
  wire   GNDI;

  ccu2 \usb_f1/add_2418_11 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module usb_f1_SLICE_185 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, 
    F1, FCO );

  ccu20004 \usb_f1/add_2418_9 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module usb_f1_SLICE_186 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, 
    F1, FCO );

  ccu20043 \usb_f1/add_2418_7 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module usb_f1_SLICE_187 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, 
    F1, FCO );

  ccu20043 \usb_f1/add_2418_5 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module usb_f1_SLICE_188 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, 
    F1, FCO );

  ccu20043 \usb_f1/add_2418_3 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_189 ( input D1, C1, B1, A1, M0, CE, CLK, output Q0, F1, FCO );
  wire   VCCI, GNDI, CE_NOTIN, CLK_NOTIN, M0_dly, CLK_dly, CE_dly;

  vmuxregsre0005 \ps4/rnd_reg_i0_i4 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_NOTIN), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  inverter CE_INVERTERIN( .I(CE_dly), .Z(CE_NOTIN));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  ccu20044 \usb_f1/add_2418_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(C1), .D1(D1), .CI(GNDI), .S0(), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (negedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module inverter ( input I, output Z );

  INV INST1( .A(I), .Z(Z));
endmodule

module SLICE_190 ( input D1, C1, B1, D0, C0, B0, A0, DI0, M0, CE, CLK, output 
    OFX0, Q0 );
  wire   GNDI, \SLICE_190/SLICE_190_K1_H1 , \SLICE_190/dis1/i15961/GATE_H0 , 
         VCCI, DI0_dly, CLK_dly, CE_dly;

  lut4 SLICE_190_K1( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(\SLICE_190/SLICE_190_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40046 \dis1/i15961/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\SLICE_190/dis1/i15961/GATE_H0 ));
  vmuxregsre0005 \usb_f1/bit_cnt_2474__i0 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  selmux2 SLICE_190_K0K1MUX( .D0(\SLICE_190/dis1/i15961/GATE_H0 ), 
    .D1(\SLICE_190/SLICE_190_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut4 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0300) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40046 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0320) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module selmux2 ( input D0, D1, SD, output Z );

  MUX21 INST1( .D0(D0), .D1(D1), .SD(SD), .Z(Z));
endmodule

module usb_f1_SLICE_191 ( input B1, A1, D0, C0, B0, A0, DI0, CE, CLK, output 
    F0, Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, CE_dly;

  lut40047 \usb_f1/equal_1916_i3_2_lut_rep_314 ( .A(A1), .B(B1), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40048 \usb_f1/i2_3_lut_4_lut_adj_43 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre0005 \usb_f1/bit_cnt_2474__i1 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40047 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hEEEE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40048 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0800) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_192 ( input D0, A0, DI0, CLK, output F0, Q0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly;

  lut40049 i13102_2_lut( .A(A0), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0005 clk60_cnt_2450__i1( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40049 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h55AA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_193 ( input D1, A1, A0, DI1, DI0, CLK, output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40049 i13042_2_lut( .A(A1), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40050 i13040_1_lut( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  vmuxregsre0005 dbg1_reg_2445__i1( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0005 dbg1_reg_2445__i0( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40050 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h5555) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_194 ( input D0, B0, A0, DI0, CLK, output F0, Q0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly;

  lut40051 i13049_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0005 dbg1_reg_2445__i2( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40051 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h66CC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_195 ( input D0, DI0, CLK, output F0, Q0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly;

  lut40052 dbg1_reg_2__I_0_1_lut( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0005 debug1_158( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40052 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h00FF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_196 ( input D0, C0, B0, A0, DI0, LSR, CLK, output F0, Q0 );
  wire   VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40053 i1_2_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0007 usb_clkf__i1( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40053 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hE1F0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_l1_SLICE_197 ( input C1, A1, D0, B0, DI0, CE, LSR, CLK, output F0, 
    Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40054 \usb_l1/i5_2_lut ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40055 \usb_l1/i1_2_lut_adj_77 ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  vmuxregsre0007 \usb_l1/dbg2_r_108 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40054 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFAFA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40055 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h3300) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_l1_SLICE_198 ( input D1, C1, D0, B0, DI0, CE, CLK, output F0, Q0, 
    F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, CE_dly;

  lut40056 \usb_l1/i1_2_lut_2_lut_adj_61 ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40057 \usb_l1/i15693_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  vmuxregsre0005 \usb_l1/dbg_r_110 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40056 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0F00) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40057 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0033) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module dis1_SLICE_199 ( input C1, B1, D0, C0, B0, A0, DI0, LSR, CLK, output F0, 
    Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40058 \dis1/i1_2_lut_rep_172 ( .A(GNDI), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40059 \dis1/h_den_I_30_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0007 \dis1/h_den_43 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40058 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFCFC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40059 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h3230) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module dis1_SLICE_200 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, LSR, CLK, 
    output F0, Q0, F1 );
  wire   VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40060 \dis1/i11_4_lut_adj_111 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40061 \dis1/i15587_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0007 \dis1/hs_41 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40060 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFFE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40061 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0001) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module dis1_SLICE_201 ( input B1, A1, D0, A0, DI1, DI0, CE, LSR, CLK, output 
    F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40062 \dis1/i9722_2_lut ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40063 \dis1/i9508_2_lut ( .A(A0), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  vmuxregsre0007 \dis1/line_cnt__i1 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0007 \dis1/line_cnt__i0 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40062 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8888) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40063 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hAA00) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module dis1_SLICE_202 ( input D1, A1, B0, A0, DI1, DI0, CE, LSR, CLK, output 
    F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40063 \dis1/i9724_2_lut ( .A(A1), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40062 \dis1/i9723_2_lut ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  vmuxregsre0007 \dis1/line_cnt__i3 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0007 \dis1/line_cnt__i2 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module dis1_SLICE_203 ( input B1, A1, C0, B0, DI1, DI0, CE, LSR, CLK, output 
    F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40064 \dis1/i9726_2_lut ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40065 \dis1/i9725_2_lut ( .A(GNDI), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  vmuxregsre0007 \dis1/line_cnt__i5 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0007 \dis1/line_cnt__i4 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40064 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8888) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40065 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hC0C0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module dis1_SLICE_204 ( input D1, A1, B0, A0, DI1, DI0, CE, LSR, CLK, output 
    F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40063 \dis1/i9728_2_lut ( .A(A1), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40062 \dis1/i9727_2_lut ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  vmuxregsre0007 \dis1/line_cnt__i7 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0007 \dis1/line_cnt__i6 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module dis1_SLICE_205 ( input B1, A1, C0, B0, DI1, DI0, CE, LSR, CLK, output 
    F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40064 \dis1/i9730_2_lut ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40065 \dis1/i9729_2_lut ( .A(GNDI), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  vmuxregsre0007 \dis1/line_cnt__i9 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0007 \dis1/line_cnt__i8 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module dis1_SLICE_206 ( input B1, A1, B0, A0, DI1, DI0, CE, LSR, CLK, output 
    F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40064 \dis1/i9732_2_lut ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40064 \dis1/i9731_2_lut ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  vmuxregsre0007 \dis1/line_cnt__i11 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0007 \dis1/line_cnt__i10 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module dis1_SLICE_207 ( input D1, A1, D0, C0, DI1, DI0, CE, LSR, CLK, output 
    F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40066 \dis1/i9734_2_lut ( .A(A1), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40067 \dis1/i9733_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0007 \dis1/line_cnt__i13 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0007 \dis1/line_cnt__i12 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40066 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hAA00) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40067 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF000) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module dis1_SLICE_208 ( input D1, B1, B0, A0, DI1, DI0, CE, LSR, CLK, output 
    F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40068 \dis1/i9736_2_lut ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40064 \dis1/i9735_2_lut ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  vmuxregsre0007 \dis1/line_cnt__i15 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0007 \dis1/line_cnt__i14 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40068 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCC00) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module dis1_SLICE_209 ( input D1, C1, D0, B0, DI1, DI0, CE, LSR, CLK, output 
    F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40067 \dis1/i9738_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40069 \dis1/i9737_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  vmuxregsre0007 \dis1/line_cnt__i17 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0007 \dis1/line_cnt__i16 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40069 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCC00) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module dis1_SLICE_210 ( input D1, B1, D0, A0, DI1, DI0, CE, LSR, CLK, output 
    F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40069 \dis1/i9740_2_lut ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40066 \dis1/i9739_2_lut ( .A(A0), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  vmuxregsre0007 \dis1/line_cnt__i19 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0007 \dis1/line_cnt__i18 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module dis1_SLICE_211 ( input B0, A0, DI0, CE, LSR, CLK, output F0, Q0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40064 \dis1/i9741_2_lut ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0007 \dis1/line_cnt__i20 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module dis1_SLICE_212 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, LSR, CLK, 
    output F0, Q0, F1 );
  wire   VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40070 \dis1/i1_4_lut_adj_112 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40071 \dis1/v_den_I_31_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0007 \dis1/v_den_44 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40070 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hA888) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40071 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h3222) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module dis1_SLICE_213 ( input D0, C0, B0, DI0, LSR, CLK, output F0, Q0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40072 \dis1/i15597_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0007 \dis1/vs_42 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40072 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0F3F) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module dis2_SLICE_214 ( input D1, A1, D0, C0, B0, A0, DI0, LSR, CLK, output F0, 
    Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40073 \dis2/i2683_2_lut ( .A(A1), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40074 \dis2/h_den_I_30_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0007 \dis2/h_den_43 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40073 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFAA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40074 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0E0C) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module dis2_SLICE_215 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, LSR, CLK, 
    output F0, Q0, F1 );
  wire   VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40075 \dis2/i11_4_lut_adj_120 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40061 \dis2/i15594_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0007 \dis2/hs_41 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40075 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFFE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module dis2_SLICE_216 ( input D1, B1, C0, B0, DI1, DI0, CE, LSR, CLK, output 
    F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40068 \dis2/i9744_2_lut ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40065 \dis2/i9511_2_lut ( .A(GNDI), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  vmuxregsre0007 \dis2/line_cnt__i1 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0007 \dis2/line_cnt__i0 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module dis2_SLICE_217 ( input D1, B1, C0, B0, DI1, DI0, CE, LSR, CLK, output 
    F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40068 \dis2/i9746_2_lut ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40065 \dis2/i9745_2_lut ( .A(GNDI), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  vmuxregsre0007 \dis2/line_cnt__i3 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0007 \dis2/line_cnt__i2 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module dis2_SLICE_218 ( input D1, B1, B0, A0, DI1, DI0, CE, LSR, CLK, output 
    F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40068 \dis2/i9748_2_lut ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40064 \dis2/i9747_2_lut ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  vmuxregsre0007 \dis2/line_cnt__i5 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0007 \dis2/line_cnt__i4 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module dis2_SLICE_219 ( input D1, A1, D0, A0, DI1, DI0, CE, LSR, CLK, output 
    F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40066 \dis2/i9750_2_lut ( .A(A1), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40066 \dis2/i9749_2_lut ( .A(A0), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  vmuxregsre0007 \dis2/line_cnt__i7 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0007 \dis2/line_cnt__i6 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module dis2_SLICE_220 ( input D1, B1, C0, A0, DI1, DI0, CE, LSR, CLK, output 
    F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40068 \dis2/i9752_2_lut ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40076 \dis2/i9751_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  vmuxregsre0007 \dis2/line_cnt__i9 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0007 \dis2/line_cnt__i8 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40076 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hA0A0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module dis2_SLICE_221 ( input D1, A1, D0, A0, DI1, DI0, CE, LSR, CLK, output 
    F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40066 \dis2/i9754_2_lut ( .A(A1), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40066 \dis2/i9753_2_lut ( .A(A0), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  vmuxregsre0007 \dis2/line_cnt__i11 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0007 \dis2/line_cnt__i10 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module dis2_SLICE_222 ( input D1, A1, D0, B0, DI1, DI0, CE, LSR, CLK, output 
    F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40063 \dis2/i9756_2_lut ( .A(A1), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40068 \dis2/i9755_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  vmuxregsre0007 \dis2/line_cnt__i13 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0007 \dis2/line_cnt__i12 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module dis2_SLICE_223 ( input D1, C1, D0, B0, DI1, DI0, CE, LSR, CLK, output 
    F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40067 \dis2/i9758_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40069 \dis2/i9757_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  vmuxregsre0007 \dis2/line_cnt__i15 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0007 \dis2/line_cnt__i14 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module dis2_SLICE_224 ( input D1, B1, D0, C0, DI1, DI0, CE, LSR, CLK, output 
    F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40069 \dis2/i9760_2_lut ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40067 \dis2/i9759_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0007 \dis2/line_cnt__i17 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0007 \dis2/line_cnt__i16 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module dis2_SLICE_225 ( input D1, A1, D0, B0, DI1, DI0, CE, LSR, CLK, output 
    F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40066 \dis2/i9762_2_lut ( .A(A1), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40069 \dis2/i9761_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  vmuxregsre0007 \dis2/line_cnt__i19 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0007 \dis2/line_cnt__i18 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module dis2_SLICE_226 ( input D0, C0, DI0, CE, LSR, CLK, output F0, Q0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40067 \dis2/i9763_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0007 \dis2/line_cnt__i20 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module dis2_SLICE_227 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, LSR, CLK, 
    output F0, Q0, F1 );
  wire   VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40077 \dis2/i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40078 \dis2/v_den_I_31_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0007 \dis2/v_den_44 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40077 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF800) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40078 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h3222) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module dis2_SLICE_228 ( input C0, B0, A0, DI0, LSR, CLK, output F0, Q0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40079 \dis2/i15609_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0007 \dis2/vs_42 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40079 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h3737) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module iot_100_SLICE_229 ( input D1, C1, B1, A1, D0, B0, A0, DI1, DI0, LSR, 
    CLK, output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40080 \iot_100/i3599_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40081 \iot_100/i3598_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0082 \iot_100/pulse_cnt_i1 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0082 \iot_100/pulse_cnt_i0 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40080 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h9F90) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40081 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h55CC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module vmuxregsre0082 ( input D0, D1, SD, SP, CK, LSR, output Q );

  FL1P3JY INST01( .D0(D0), .D1(D1), .SP(SP), .CK(CK), .SD(SD), .PD(LSR), .Q(Q));
  defparam INST01.GSR = "DISABLED";
endmodule

module iot_100_SLICE_230 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, LSR, 
    CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40083 \iot_100/rng1_out_3__keep_bdd_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40084 \iot_100/i3600_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0082 \iot_100/pulse_cnt_i3 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0082 \iot_100/pulse_cnt_i2 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40083 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hA9A8) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40084 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hA5A4) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module iot_100_SLICE_231 ( input D1, B1, D0, C0, B0, A0, DI0, LSR, CLK, 
    output F0, Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40085 \iot_100/i1_2_lut_rep_299 ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40086 \iot_100/i3_3_lut_rep_243_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre0007 \iot_100/shout_r_28 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40085 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFCC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40086 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFFE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_236 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, CLK, output F0, 
    Q0, F1 );
  wire   VCCI, GNDI, DI0_dly, CLK_dly;

  lut40087 i15419_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40088 i1_4_lut_rep_240( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0001 leds_i7( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40087 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8000) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40088 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hBFFF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_237 ( input A0, DI0, CLK, output F0, Q0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly;

  lut40050 i13100_1_lut( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0005 clk60_cnt_2450__i0( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module ps1_SLICE_239 ( input D1, C1, B1, A1, C0, B0, A0, DI1, DI0, LSR, CLK, 
    output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, CLK_NOTIN, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40089 \ps1/i13195_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40090 \ps1/i1_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0007 \ps1/bit_clk__2726__i1 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_NOTIN), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  vmuxregsre0007 \ps1/bit_clk__2726__i0 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_NOTIN), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40089 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h590C) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40090 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h4B4B) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module ps1_SLICE_240 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, LSR, CLK, 
    output F0, Q0, F1 );
  wire   VCCI, CLK_NOTIN, DI0_dly, CLK_dly, LSR_dly;

  lut40091 \ps1/i9997_3_lut_rep_224_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40092 \ps1/i1_3_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0007 \ps1/bit_clk__2726__i2 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_NOTIN), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40091 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCC80) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40092 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h1222) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module ps1_SLICE_242 ( input D1, C1, B1, A1, D0, B0, A0, DI0, LSR, CLK, 
    output F0, Q0, F1 );
  wire   GNDI, VCCI, CLK_NOTIN, DI0_dly, CLK_dly, LSR_dly;

  lut40093 \ps1/i3981_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40094 \ps1/n8559_bdd_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0007 \ps1/bit_clk__2726__i3 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_NOTIN), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40093 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hBA00) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40094 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h7722) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module ps1_SLICE_244 ( input D1, C1, A1, D0, C0, B0, A0, DI0, CE, CLK, output 
    F0, Q0, F1 );
  wire   GNDI, VCCI, CLK_NOTIN, DI0_dly, CLK_dly, CE_dly;

  lut40095 \ps1/i13209_4_lut_else_1_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40096 \ps1/bit_clk_3__I_0_66_i15_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  vmuxregsre0005 \ps1/parity_58 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (negedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40095 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hA000) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40096 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h066F) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module ps1_SLICE_245 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CE, CLK, 
    output F0, Q0, F1, Q1 );
  wire   VCCI, CLK_NOTIN, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40097 \ps1/rnd_del_4__I_0_i2_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40098 \ps1/rnd_del_4__I_0_i1_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre0005 \ps1/rnd_del_i1 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0005 \ps1/rnd_del_i0 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (negedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40097 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hE4B1) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40098 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCC4E) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module ps1_SLICE_246 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CE, CLK, 
    output F0, Q0, F1, Q1 );
  wire   VCCI, CLK_NOTIN, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40099 \ps1/rnd_del_4__I_0_i4_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40100 \ps1/rnd_del_4__I_0_i3_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre0005 \ps1/rnd_del_i3 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0005 \ps1/rnd_del_i2 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (negedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40099 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCCA5) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40100 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCAC5) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module ps1_SLICE_247 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, CE, CLK, 
    output F0, Q0, F1 );
  wire   VCCI, CLK_NOTIN, GNDI, DI0_dly, CLK_dly, CE_dly;

  lut40101 \ps1/i3156_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40097 \ps1/rnd_del_4__I_0_i5_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre0005 \ps1/rnd_del_i4 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (negedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40101 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFFE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_251 ( input C1, B1, D0, C0, B0, A0, DI0, CE, CLK, output F0, Q0, 
    F1 );
  wire   GNDI, VCCI, CE_NOTIN, DI0_dly, CLK_dly, CE_dly;

  lut40102 i2_2_lut_adj_145( .A(GNDI), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40103 i1_4_lut_adj_144( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0005 ps1_ck_166( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_NOTIN), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CE_INVERTERIN( .I(CE_dly), .Z(CE_NOTIN));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40102 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFCFC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40103 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hAAA9) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module ps1_SLICE_252 ( input D1, C1, B1, A1, D0, C0, A0, DI0, CE, CLK, output 
    F0, Q0, F1 );
  wire   GNDI, VCCI, CLK_NOTIN, DI0_dly, CLK_dly, CE_dly;

  lut40104 \ps1/parity_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40105 \ps1/n21160_bdd_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0005 \ps1/data_out_57 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (negedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40104 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hEFE0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40105 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFA50) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module ps2_SLICE_254 ( input D1, C1, B1, A1, D0, C0, A0, DI1, DI0, LSR, CLK, 
    output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, CLK_NOTIN, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40106 \ps2/i13223_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40107 \ps2/i1_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0007 \ps2/bit_clk__2728__i1 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_NOTIN), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  vmuxregsre0007 \ps2/bit_clk__2728__i0 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_NOTIN), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40106 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h590C) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40107 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h50AF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module ps2_SLICE_255 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, LSR, CLK, 
    output F0, Q0, F1 );
  wire   VCCI, CLK_NOTIN, DI0_dly, CLK_dly, LSR_dly;

  lut40108 \ps2/i10005_3_lut_rep_222_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40109 \ps2/i1_3_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0007 \ps2/bit_clk__2728__i2 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_NOTIN), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40108 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hE0A0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40109 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h060A) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module ps2_SLICE_257 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, LSR, CLK, 
    output F0, Q0, F1 );
  wire   VCCI, CLK_NOTIN, DI0_dly, CLK_dly, LSR_dly;

  lut40110 \ps2/i4_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40111 \ps2/clk_dis_N_443_bdd_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre0007 \ps2/bit_clk__2728__i3 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_NOTIN), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40110 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFFE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40111 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h23C0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module ps2_SLICE_259 ( input D0, C0, B0, A0, DI0, CE, CLK, output F0, Q0 );
  wire   VCCI, CLK_NOTIN, GNDI, DI0_dly, CLK_dly, CE_dly;

  lut40112 \ps2/bit_clk_3__I_0_66_i15_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  vmuxregsre0005 \ps2/parity_58 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (negedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40112 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h127B) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module ps2_SLICE_260 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CE, CLK, 
    output F0, Q0, F1, Q1 );
  wire   VCCI, CLK_NOTIN, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40100 \ps2/rnd_del_4__I_0_i2_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40113 \ps2/rnd_del_4__I_0_i1_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre0005 \ps2/rnd_del_i1 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0005 \ps2/rnd_del_i0 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (negedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40113 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hC4CE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module ps2_SLICE_261 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CE, CLK, 
    output F0, Q0, F1, Q1 );
  wire   VCCI, CLK_NOTIN, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40097 \ps2/rnd_del_4__I_0_i4_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40114 \ps2/rnd_del_4__I_0_i3_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre0005 \ps2/rnd_del_i3 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0005 \ps2/rnd_del_i2 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (negedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40114 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCCA5) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module ps2_SLICE_262 ( input D1, B1, D0, C0, B0, A0, DI0, CE, CLK, output F0, 
    Q0, F1 );
  wire   GNDI, VCCI, CLK_NOTIN, DI0_dly, CLK_dly, CE_dly;

  lut40115 \ps2/i5950_2_lut_rep_190 ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40116 \ps2/rnd_del_4__I_0_i5_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre0005 \ps2/rnd_del_i4 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (negedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40115 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCCFF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40116 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hD88D) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_266 ( input D1, A1, D0, C0, B0, A0, DI0, CE, CLK, output F0, Q0, 
    F1 );
  wire   GNDI, VCCI, CE_NOTIN, DI0_dly, CLK_dly, CE_dly;

  lut40117 i2_2_lut_adj_143( .A(A1), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40118 i1_4_lut_adj_142( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0005 ps2_ck_167( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_NOTIN), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CE_INVERTERIN( .I(CE_dly), .Z(CE_NOTIN));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40117 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFAA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40118 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF0E1) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module ps2_SLICE_267 ( input D1, C1, B1, A1, D0, C0, B0, DI0, CE, CLK, output 
    F0, Q0, F1 );
  wire   GNDI, VCCI, CLK_NOTIN, DI0_dly, CLK_dly, CE_dly;

  lut40119 \ps2/parity_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40120 \ps2/n21250_bdd_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0005 \ps2/data_out_57 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (negedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40119 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFACC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40120 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCCF0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module ps3_SLICE_269 ( input D1, C1, B1, A1, D0, B0, A0, DI1, DI0, LSR, CLK, 
    output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, CLK_NOTIN, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40121 \ps3/i12994_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40122 \ps3/i1_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0007 \ps3/bit_clk__2730__i1 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_NOTIN), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  vmuxregsre0007 \ps3/bit_clk__2730__i0 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_NOTIN), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40121 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h6350) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40122 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h6633) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module ps3_SLICE_270 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, LSR, CLK, 
    output F0, Q0, F1 );
  wire   VCCI, CLK_NOTIN, DI0_dly, CLK_dly, LSR_dly;

  lut40123 \ps3/i9527_3_lut_rep_256_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40124 \ps3/i1_3_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0007 \ps3/bit_clk__2730__i2 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_NOTIN), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40123 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hEC00) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40124 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h006A) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module ps3_SLICE_272 ( input D1, C1, B1, A1, C0, B0, A0, DI0, LSR, CLK, 
    output F0, Q0, F1 );
  wire   GNDI, VCCI, CLK_NOTIN, DI0_dly, CLK_dly, LSR_dly;

  lut40093 \ps3/i3630_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40125 \ps3/n8202_bdd_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0007 \ps3/bit_clk__2730__i3 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_NOTIN), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40125 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h4E4E) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module ps3_SLICE_274 ( input D0, C0, B0, A0, DI0, CE, CLK, output F0, Q0 );
  wire   VCCI, CLK_NOTIN, GNDI, DI0_dly, CLK_dly, CE_dly;

  lut40126 \ps3/bit_clk_3__I_0_66_i15_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  vmuxregsre0005 \ps3/parity_58 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (negedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40126 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h172B) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module ps3_SLICE_275 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CE, CLK, 
    output F0, Q0, F1, Q1 );
  wire   VCCI, CLK_NOTIN, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40100 \ps3/rnd_del_4__I_0_i2_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40127 \ps3/rnd_del_4__I_0_i1_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre0005 \ps3/rnd_del_i1 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0005 \ps3/rnd_del_i0 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (negedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40127 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8BAA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module ps3_SLICE_276 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CE, CLK, 
    output F0, Q0, F1, Q1 );
  wire   VCCI, CLK_NOTIN, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40116 \ps3/rnd_del_4__I_0_i4_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40097 \ps3/rnd_del_4__I_0_i3_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre0005 \ps3/rnd_del_i3 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0005 \ps3/rnd_del_i2 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (negedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module ps3_SLICE_277 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, CE, CLK, 
    output F0, Q0, F1 );
  wire   VCCI, CLK_NOTIN, GNDI, DI0_dly, CLK_dly, CE_dly;

  lut40101 \ps3/i3236_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40128 \ps3/rnd_del_4__I_0_i5_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre0005 \ps3/rnd_del_i4 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (negedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40128 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF909) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_281 ( input C1, B1, D0, C0, B0, A0, DI0, CE, CLK, output F0, Q0, 
    F1 );
  wire   GNDI, VCCI, CE_NOTIN, DI0_dly, CLK_dly, CE_dly;

  lut40102 \ps3/clk_in_I_0_2_lut ( .A(GNDI), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40129 i1_4_lut_adj_141( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0005 ps3_ck_168( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_NOTIN), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CE_INVERTERIN( .I(CE_dly), .Z(CE_NOTIN));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40129 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCCC9) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module ps3_SLICE_282 ( input D1, C1, B1, A1, D0, C0, A0, DI0, CE, CLK, output 
    F0, Q0, F1 );
  wire   GNDI, VCCI, CLK_NOTIN, DI0_dly, CLK_dly, CE_dly;

  lut40130 \ps3/parity_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40131 \ps3/n21262_bdd_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0005 \ps3/data_out_57 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (negedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40130 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hEEE4) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40131 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF0AA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module ps4_SLICE_284 ( input D1, A1, A0, DI1, DI0, CE, LSR, CLK, output F0, Q0, 
    F1, Q1 );
  wire   GNDI, VCCI, CLK_NOTIN, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40049 \ps4/i13544_2_lut ( .A(A1), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40050 \ps4/i13542_1_lut ( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  vmuxregsre0007 \ps4/bit_clk_2469__i1 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_NOTIN), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  vmuxregsre0007 \ps4/bit_clk_2469__i0 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_NOTIN), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (negedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module ps4_SLICE_285 ( input D1, C1, B1, A1, D0, B0, A0, DI1, DI0, CE, LSR, 
    CLK, output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, CLK_NOTIN, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40132 \ps4/i13558_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40133 \ps4/i13551_2_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0007 \ps4/bit_clk_2469__i3 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_NOTIN), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  vmuxregsre0007 \ps4/bit_clk_2469__i2 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_NOTIN), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (negedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40132 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h78F0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40133 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h66CC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module ps4_SLICE_286 ( input D1, B1, D0, C0, B0, A0, DI0, CE, CLK, output F0, 
    Q0, F1 );
  wire   GNDI, VCCI, CLK_NOTIN, DI0_dly, CLK_dly, CE_dly;

  lut40069 \ps4/i13547_2_lut_rep_261 ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40134 \ps4/i1_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0005 \ps4/clk_dis_54 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (negedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40134 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFF40) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module ps4_SLICE_288 ( input D0, C0, B0, A0, DI0, CE, CLK, output F0, Q0 );
  wire   VCCI, CLK_NOTIN, GNDI, DI0_dly, CLK_dly, CE_dly;

  lut40135 \ps4/i9787_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0005 \ps4/parity_58 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (negedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40135 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h666F) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module ps4_SLICE_289 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CE, CLK, 
    output F0, Q0, F1, Q1 );
  wire   VCCI, CLK_NOTIN, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40100 \ps4/i6154_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40136 \ps4/i6152_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0005 \ps4/rnd_del_i1 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0005 \ps4/rnd_del_i0 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (negedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40136 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCC5C) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module ps4_SLICE_290 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CE, CLK, 
    output F0, Q0, F1, Q1 );
  wire   VCCI, CLK_NOTIN, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40137 \ps4/i6158_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40138 \ps4/i6156_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0005 \ps4/rnd_del_i3 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0005 \ps4/rnd_del_i2 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (negedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40137 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hACA3) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40138 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF909) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module ps4_SLICE_291 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, CE, CLK, 
    output F0, Q0, F1 );
  wire   VCCI, CLK_NOTIN, GNDI, DI0_dly, CLK_dly, CE_dly;

  lut40139 \ps4/i3276_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40100 \ps4/i6160_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0005 \ps4/rnd_del_i4 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (negedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40139 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFFE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_295 ( input B1, A1, D0, C0, B0, A0, DI0, CE, CLK, output F0, Q0, 
    F1 );
  wire   GNDI, VCCI, CE_NOTIN, DI0_dly, CLK_dly, CE_dly;

  lut40047 i2_2_lut( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40140 i1_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0005 ps4_ck_169( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_NOTIN), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CE_INVERTERIN( .I(CE_dly), .Z(CE_NOTIN));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40140 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hAAA9) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module ps4_SLICE_296 ( input D1, C1, B1, A1, D0, C0, A0, DI0, CE, CLK, output 
    F0, Q0, F1 );
  wire   GNDI, VCCI, CLK_NOTIN, DI0_dly, CLK_dly, CE_dly;

  lut40141 \ps4/parity_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40142 \ps4/n21124_bdd_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0005 \ps4/data_out_57 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (negedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40141 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFCAC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40142 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF5A0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_299 ( input D1, C1, B1, A1, C0, B0, DI0, CLK, output F0, Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly;

  lut40143 i3_4_lut_adj_152( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40144 \rng1/rng_out_3__I_0_2_lut ( .A(GNDI), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0005 \rng1/rng_out_0__19 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40143 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h6996) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40144 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h3C3C) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_300 ( input D1, C1, B1, A1, C0, B0, DI0, CLK, output F0, Q0, F1 );
  wire   GNDI, VCCI, CLK_NOTIN, DI0_dly, CLK_dly;

  lut40145 i3_4_lut_adj_151( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40144 \rng1/rng_out_4__I_0_2_lut ( .A(GNDI), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0005 \rng1/rng_out_1__20 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40145 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h6996) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_301 ( input D1, C1, B1, A1, B0, A0, DI0, CLK, output F0, Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly;

  lut40145 i3_4_lut_adj_153( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40146 \rng1/rng_out_1__I_0_2_lut ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0005 \rng1/rng_out_2__21 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40146 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h9999) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module rng1_SLICE_302 ( input D1, A1, D0, A0, DI1, DI0, CLK, output F0, Q0, F1, 
    Q1 );
  wire   GNDI, VCCI, CLK_NOTIN, DI1_dly, CLK_dly, DI0_dly;

  lut40147 \rng1/rng_out_0__I_0_2_lut ( .A(A1), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40148 \rng1/rng_out_2__I_0_2_lut ( .A(A0), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  vmuxregsre0005 \rng1/rng_out_4__23 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  vmuxregsre0005 \rng1/rng_out_3__22 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40147 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hAA55) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40148 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h55AA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_303 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CE, CLK, 
    output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40149 \usb_f1/i15801_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40150 \usb_l4/i1_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0005 \usb_f1/st_cnt_i1 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0005 \usb_f1/st_cnt_i0 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40149 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF0F9) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40150 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hEEEF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_304 ( input D1, C1, B1, D0, C0, B0, A0, DI0, CE, CLK, output F0, 
    Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, CE_dly;

  lut40151 \usb_f2/i1_2_lut_rep_171_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40152 \usb_l1/i15717_3_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre0005 \usb_f2/st_cnt_i0 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40151 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFCF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40152 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFF1D) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_l1_SLICE_305 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CE, 
    CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40153 \usb_l1/i9794_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40154 \usb_l1/i1_4_lut_adj_79 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0005 \usb_l1/state_2452__i2 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0005 \usb_l1/state_2452__i0 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40153 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h7080) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40154 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF010) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_l1_SLICE_306 ( input D1, A1, D0, C0, B0, A0, DI0, M0, CE, CLK, 
    output OFX0, Q0 );
  wire   GNDI, \usb_l1/SLICE_306/usb_l1/SLICE_306_K1_H1 , 
         \usb_l1/SLICE_306/usb_l1/state_2452_mux_6_i2/GATE_H0 , VCCI, DI0_dly, 
         CLK_dly, CE_dly;

  lut40155 \usb_l1/SLICE_306_K1 ( .A(A1), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(\usb_l1/SLICE_306/usb_l1/SLICE_306_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40156 \usb_l1/state_2452_mux_6_i2/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\usb_l1/SLICE_306/usb_l1/state_2452_mux_6_i2/GATE_H0 ));
  vmuxregsre0005 \usb_l1/state_2452__i1 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  selmux2 \usb_l1/SLICE_306_K0K1MUX ( 
    .D0(\usb_l1/SLICE_306/usb_l1/state_2452_mux_6_i2/GATE_H0 ), 
    .D1(\usb_l1/SLICE_306/usb_l1/SLICE_306_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40155 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h55AA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40156 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0010) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_307 ( input D1, C1, D0, C0, A0, DI0, CE, CLK, output F0, Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, CE_dly;

  lut40157 \ps4/i6153_2_lut_rep_184 ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40158 \usb_l2/i2_3_lut_adj_90 ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0005 \usb_l2/state_2455__i0 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40157 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFF0F) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40158 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0500) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_l3_SLICE_308 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, CE, CLK, 
    output F0, Q0, F1 );
  wire   VCCI, GNDI, DI0_dly, CLK_dly, CE_dly;

  lut40159 \usb_l3/i15553_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40160 \usb_l3/i15690_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0005 \usb_l3/state_2458__i0 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40159 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF2F3) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40160 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0001) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_l4_SLICE_309 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, CE, CLK, 
    output F0, Q0, F1 );
  wire   VCCI, GNDI, DI0_dly, CLK_dly, CE_dly;

  lut40161 \usb_l4/i8195_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40162 \usb_l4/i15773_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0005 \usb_l4/state_2461__i0 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40161 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hAFAC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40162 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0001) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_f1_SLICE_310 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, M0, CE, 
    CLK, output OFX0, Q0 );
  wire   \usb_f1/SLICE_310/usb_f1/SLICE_310_K1_H1 , 
         \usb_f1/SLICE_310/usb_f1/i15981/GATE_H0 , VCCI, GNDI, DI0_dly, 
         CLK_dly, CE_dly;

  lut40163 \usb_f1/SLICE_310_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\usb_f1/SLICE_310/usb_f1/SLICE_310_K1_H1 ));
  lut40164 \usb_f1/i15981/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\usb_f1/SLICE_310/usb_f1/i15981/GATE_H0 ));
  vmuxregsre0005 \usb_f1/state_2464__i0 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \usb_f1/SLICE_310_K0K1MUX ( 
    .D0(\usb_f1/SLICE_310/usb_f1/i15981/GATE_H0 ), 
    .D1(\usb_f1/SLICE_310/usb_f1/SLICE_310_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40163 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0010) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40164 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0001) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_311 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, CE, CLK, output 
    F0, Q0, F1 );
  wire   VCCI, GNDI, DI0_dly, CLK_dly, CE_dly;

  lut40165 \usb_f2/i32_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40160 \dis1/i15795_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0005 \usb_f2/state_2467__i0 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40165 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF808) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_l2_SLICE_312 ( input C1, B1, D0, C0, B0, A0, DI0, M0, CE, CLK, 
    output OFX0, Q0 );
  wire   GNDI, \usb_l2/SLICE_312/usb_l2/SLICE_312_K1_H1 , 
         \usb_l2/SLICE_312/usb_l2/state_2455_mux_6_i2/GATE_H0 , VCCI, DI0_dly, 
         CLK_dly, CE_dly;

  lut40166 \usb_l2/SLICE_312_K1 ( .A(GNDI), .B(B1), .C(C1), .D(GNDI), 
    .Z(\usb_l2/SLICE_312/usb_l2/SLICE_312_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40167 \usb_l2/state_2455_mux_6_i2/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\usb_l2/SLICE_312/usb_l2/state_2455_mux_6_i2/GATE_H0 ));
  vmuxregsre0005 \usb_l2/state_2455__i1 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  selmux2 \usb_l2/SLICE_312_K0K1MUX ( 
    .D0(\usb_l2/SLICE_312/usb_l2/state_2455_mux_6_i2/GATE_H0 ), 
    .D1(\usb_l2/SLICE_312/usb_l2/SLICE_312_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40166 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h3C3C) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40167 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0002) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_l3_SLICE_313 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, M0, CE, 
    CLK, output OFX0, Q0 );
  wire   \usb_l3/SLICE_313/usb_l3/SLICE_313_K1_H1 , 
         \usb_l3/SLICE_313/usb_l3/i15943/GATE_H0 , VCCI, GNDI, DI0_dly, 
         CLK_dly, CE_dly;

  lut40168 \usb_l3/SLICE_313_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\usb_l3/SLICE_313/usb_l3/SLICE_313_K1_H1 ));
  lut40169 \usb_l3/i15943/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\usb_l3/SLICE_313/usb_l3/i15943/GATE_H0 ));
  vmuxregsre0005 \usb_l3/state_2458__i1 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \usb_l3/SLICE_313_K0K1MUX ( 
    .D0(\usb_l3/SLICE_313/usb_l3/i15943/GATE_H0 ), 
    .D1(\usb_l3/SLICE_313/usb_l3/SLICE_313_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40168 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0001) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40169 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0002) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_l4_SLICE_314 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, M0, CE, 
    CLK, output OFX0, Q0 );
  wire   \usb_l4/SLICE_314/usb_l4/SLICE_314_K1_H1 , 
         \usb_l4/SLICE_314/usb_l4/i15935/GATE_H0 , VCCI, GNDI, DI0_dly, 
         CLK_dly, CE_dly;

  lut40164 \usb_l4/SLICE_314_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\usb_l4/SLICE_314/usb_l4/SLICE_314_K1_H1 ));
  lut40170 \usb_l4/i15935/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\usb_l4/SLICE_314/usb_l4/i15935/GATE_H0 ));
  vmuxregsre0005 \usb_l4/state_2461__i1 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \usb_l4/SLICE_314_K0K1MUX ( 
    .D0(\usb_l4/SLICE_314/usb_l4/i15935/GATE_H0 ), 
    .D1(\usb_l4/SLICE_314/usb_l4/SLICE_314_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40170 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0010) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_f1_SLICE_315 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, M0, CE, 
    CLK, output OFX0, Q0 );
  wire   \usb_f1/SLICE_315/usb_f1/SLICE_315_K1_H1 , 
         \usb_f1/SLICE_315/usb_f1/i15953/GATE_H0 , VCCI, GNDI, DI0_dly, 
         CLK_dly, CE_dly;

  lut40171 \usb_f1/SLICE_315_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\usb_f1/SLICE_315/usb_f1/SLICE_315_K1_H1 ));
  lut40172 \usb_f1/i15953/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\usb_f1/SLICE_315/usb_f1/i15953/GATE_H0 ));
  vmuxregsre0005 \usb_f1/state_2464__i1 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \usb_f1/SLICE_315_K0K1MUX ( 
    .D0(\usb_f1/SLICE_315/usb_f1/i15953/GATE_H0 ), 
    .D1(\usb_f1/SLICE_315/usb_f1/SLICE_315_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40171 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0001) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40172 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0100) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_f2_SLICE_316 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, M0, CE, 
    CLK, output OFX0, Q0 );
  wire   \usb_f2/SLICE_316/usb_f2/SLICE_316_K1_H1 , 
         \usb_f2/SLICE_316/usb_f2/i15939/GATE_H0 , VCCI, GNDI, DI0_dly, 
         CLK_dly, CE_dly;

  lut40173 \usb_f2/SLICE_316_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\usb_f2/SLICE_316/usb_f2/SLICE_316_K1_H1 ));
  lut40174 \usb_f2/i15939/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\usb_f2/SLICE_316/usb_f2/i15939/GATE_H0 ));
  vmuxregsre0005 \usb_f2/state_2467__i1 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \usb_f2/SLICE_316_K0K1MUX ( 
    .D0(\usb_f2/SLICE_316/usb_f2/i15939/GATE_H0 ), 
    .D1(\usb_f2/SLICE_316/usb_f2/SLICE_316_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40173 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0001) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40174 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0004) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_317 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, CE, CLK, output 
    F0, Q0, F1 );
  wire   VCCI, GNDI, DI0_dly, CLK_dly, CE_dly;

  lut40175 i15539_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40153 \usb_l2/i9796_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0005 \usb_l2/state_2455__i2 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40175 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h010D) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_320 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, CE, CLK, output 
    F0, Q0, F1 );
  wire   VCCI, GNDI, DI0_dly, CLK_dly, CE_dly;

  lut40176 \dis1/i15556_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40177 \usb_f1/i9801_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0005 \usb_f1/state_2464__i2 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40176 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0001) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40177 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h60A0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_322 ( input B1, A1, A0, DI1, DI0, LSR, CLK, output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40178 i2741_2_lut( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40050 i2739_1_lut( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  vmuxregsre0007 usb_ccnt_3__i11( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0007 usb_ccnt_3__i10( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40178 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h6666) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_323 ( input D1, C1, B1, A1, D0, C0, A0, DI0, LSR, CLK, output F0, 
    Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40179 i2116_2_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40180 i2748_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0007 usb_ccnt_3__i12( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40179 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hAAAE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40180 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h5AAA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_324 ( input A0, DI0, LSR, CLK, output F0, Q0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40050 i2801_1_lut( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0007 usb_ccnt_3__i7( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_325 ( input B0, A0, DI0, LSR, CLK, output F0, Q0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40178 i15_2_lut( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0082 usb_ccnt_3__i8( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_326 ( input C0, B0, A0, DI0, LSR, CLK, output F0, Q0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40181 i2810_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0007 usb_ccnt_3__i9( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40181 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h6A6A) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_327 ( input D0, C0, A0, DI0, LSR, CLK, output F0, Q0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40182 i9512_2_lut_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0082 usb_ccnt_3__i4( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40182 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h5505) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_328 ( input D1, B1, A1, D0, A0, DI1, DI0, LSR, CLK, output F0, Q0, 
    F1, Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40183 i2832_3_lut( .A(A1), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40049 i2825_2_lut( .A(A0), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  vmuxregsre0007 usb_ccnt_3__i6( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0007 usb_ccnt_3__i5( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40183 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h66AA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_329 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, LSR, CLK, 
    output F0, Q0, F1 );
  wire   VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40184 i15564_2_lut_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40185 i1_2_lut_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0007 usb_clkf__i3( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40184 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hAAAE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40185 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hAAA6) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_330 ( input D0, C0, A0, DI0, LSR, CLK, output F0, Q0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40186 i2898_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0082 usb_clo_2__i3( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40186 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h5AAA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_331 ( input B1, A1, A0, DI1, DI0, LSR, CLK, output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40178 i2953_2_lut( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40050 i2951_1_lut( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  vmuxregsre0007 usb_clo_2__i8( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0007 usb_clo_2__i7( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_332 ( input D1, A1, A0, DI1, DI0, LSR, CLK, output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40187 i2869_2_lut( .A(A1), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40050 i2867_1_lut( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  vmuxregsre0082 usb_clo_2__i5( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0082 usb_clo_2__i4( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40187 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h55AA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_333 ( input B1, A1, A0, DI1, DI0, LSR, CLK, output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40178 i2891_2_lut( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40050 i2889_1_lut( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  vmuxregsre0007 usb_clo_2__i2( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0082 usb_clo_2__i1( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module usb_f1_SLICE_334 ( input B1, A1, D0, A0, DI1, DI0, CE, LSR, CLK, 
    output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40062 \usb_f1/i9685_2_lut ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40063 \usb_f1/i9686_2_lut ( .A(A0), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  vmuxregsre0007 \usb_f1/data_size_i2 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0007 \usb_f1/data_size_i1 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module usb_f1_SLICE_335 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CE, 
    LSR, CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40188 \usb_f1/i7869_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40189 \usb_f1/mux_2402_Mux_3_i1_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre0007 \usb_f1/data_size_i4 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0007 \usb_f1/data_size_i3 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40188 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hE2C0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40189 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCAC0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_f1_SLICE_336 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CE, 
    LSR, CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40190 \usb_f1/i7860_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40191 \usb_f1/i7839_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0007 \usb_f1/data_size_i6 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0007 \usb_f1/data_size_i5 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40190 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hACA0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40191 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF808) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_f1_SLICE_337 ( input D0, C0, B0, A0, DI0, CE, LSR, CLK, output F0, 
    Q0 );
  wire   VCCI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40192 \usb_f1/mux_2402_Mux_7_i1_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre0007 \usb_f1/data_size_i7 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40192 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hEC20) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_f1_SLICE_338 ( input D0, C0, B0, A0, DI0, CE, LSR, CLK, output F0, 
    Q0 );
  wire   VCCI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40193 \usb_f1/mux_2402_Mux_8_i1_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre0082 \usb_f1/data_size_i8 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40193 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hA3A0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_f1_SLICE_339 ( input D0, C0, B0, A0, DI0, CE, LSR, CLK, output F0, 
    Q0 );
  wire   VCCI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40165 \usb_f1/i7865_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0007 \usb_f1/data_size_i9 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_340 ( input C1, A1, D0, C0, B0, A0, DI0, CE, LSR, CLK, output F0, 
    Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40194 \dis1/i1_2_lut_rep_309 ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40195 \usb_f1/mux_2402_Mux_10_i1_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre0007 \usb_f1/data_size_i10 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40194 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h5050) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40195 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hD1C0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_f1_SLICE_341 ( input D1, A1, D0, C0, B0, A0, DI0, CE, CLK, output 
    F0, Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, CE_dly;

  lut40073 \usb_f1/i1_2_lut_adj_42 ( .A(A1), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40196 \usb_f1/i1_4_lut_adj_41 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0005 \usb_f1/dout_r_i0 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40196 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hABFB) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_342 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CE, LSR, 
    CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40197 \dis1/i15467_3_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40198 \usb_f1/i1_4_lut_adj_35 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0007 \usb_f1/dout_r_i2 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0007 \usb_f1/dout_r_i1 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40197 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h03A0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40198 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0B08) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_f1_SLICE_344 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CE, 
    CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40199 \usb_f1/i15836_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40200 \usb_f1/i15838_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0005 \usb_f1/st_cnt_i3 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0005 \usb_f1/st_cnt_i2 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40199 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF2F1) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40200 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF0F9) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_f1_SLICE_345 ( input D1, C1, A1, D0, C0, B0, A0, DI0, CE, LSR, CLK, 
    output F0, Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40201 \usb_f1/i2926_2_lut_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40202 \usb_f1/i15738_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0007 \usb_f1/st_cnt_i4 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40201 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFFA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40202 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0A09) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_f1_SLICE_346 ( input D1, C1, B1, A1, C0, B0, A0, DI0, M0, CE, CLK, 
    output OFX0, Q0 );
  wire   \usb_f1/SLICE_346/usb_f1/SLICE_346_K1_H1 , GNDI, 
         \usb_f1/SLICE_346/usb_f1/i15967/GATE_H0 , VCCI, DI0_dly, CLK_dly, 
         CE_dly;

  lut40203 \usb_f1/SLICE_346_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\usb_f1/SLICE_346/usb_f1/SLICE_346_K1_H1 ));
  lut40204 \usb_f1/i15967/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\usb_f1/SLICE_346/usb_f1/i15967/GATE_H0 ));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0005 \usb_f1/wait_cnt_2465__i0 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  selmux2 \usb_f1/SLICE_346_K0K1MUX ( 
    .D0(\usb_f1/SLICE_346/usb_f1/i15967/GATE_H0 ), 
    .D1(\usb_f1/SLICE_346/usb_f1/SLICE_346_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40203 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0208) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40204 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0404) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_f1_SLICE_347 ( input D1, C1, B1, A1, C0, B0, A0, DI0, M0, CE, CLK, 
    output OFX0, Q0 );
  wire   \usb_f1/SLICE_347/usb_f1/SLICE_347_K1_H1 , GNDI, 
         \usb_f1/SLICE_347/usb_f1/i7872/GATE_H0 , VCCI, DI0_dly, CLK_dly, 
         CE_dly;

  lut40205 \usb_f1/SLICE_347_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\usb_f1/SLICE_347/usb_f1/SLICE_347_K1_H1 ));
  lut40206 \usb_f1/i7872/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\usb_f1/SLICE_347/usb_f1/i7872/GATE_H0 ));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0005 \usb_f1/wait_cnt_2465__i1 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  selmux2 \usb_f1/SLICE_347_K0K1MUX ( 
    .D0(\usb_f1/SLICE_347/usb_f1/i7872/GATE_H0 ), 
    .D1(\usb_f1/SLICE_347/usb_f1/SLICE_347_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40205 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0004) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40206 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hC6C6) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_f1_SLICE_348 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, M0, CE, 
    CLK, output OFX0, Q0 );
  wire   \usb_f1/SLICE_348/usb_f1/SLICE_348_K1_H1 , 
         \usb_f1/SLICE_348/usb_f1/i7875/GATE_H0 , VCCI, GNDI, DI0_dly, CLK_dly, 
         CE_dly;

  lut40156 \usb_f1/SLICE_348_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\usb_f1/SLICE_348/usb_f1/SLICE_348_K1_H1 ));
  lut40207 \usb_f1/i7875/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\usb_f1/SLICE_348/usb_f1/i7875/GATE_H0 ));
  vmuxregsre0005 \usb_f1/wait_cnt_2465__i2 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \usb_f1/SLICE_348_K0K1MUX ( 
    .D0(\usb_f1/SLICE_348/usb_f1/i7875/GATE_H0 ), 
    .D1(\usb_f1/SLICE_348/usb_f1/SLICE_348_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40207 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hAA9A) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_f1_SLICE_349 ( input D1, B1, D0, C0, B0, A0, DI1, DI0, CE, CLK, 
    output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40055 \usb_f1/i1_2_lut ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40208 \usb_f1/i1_4_lut_adj_44 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0005 \usb_f1/wait_cnt_2465__i4 ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0005 \usb_f1/wait_cnt_2465__i3 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40208 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0C0A) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_f2_SLICE_350 ( input D1, B1, A1, D0, C0, B0, A0, DI0, M0, CE, CLK, 
    output OFX0, Q0 );
  wire   GNDI, \usb_f2/SLICE_350/usb_f2/SLICE_350_K1_H1 , 
         \usb_f2/SLICE_350/usb_f2/i15929/GATE_H0 , VCCI, DI0_dly, CLK_dly, 
         CE_dly;

  lut40209 \usb_f2/SLICE_350_K1 ( .A(A1), .B(B1), .C(GNDI), .D(D1), 
    .Z(\usb_f2/SLICE_350/usb_f2/SLICE_350_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40210 \usb_f2/i15929/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\usb_f2/SLICE_350/usb_f2/i15929/GATE_H0 ));
  vmuxregsre0005 \usb_f2/bit_cnt_2473__i0 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  selmux2 \usb_f2/SLICE_350_K0K1MUX ( 
    .D0(\usb_f2/SLICE_350/usb_f2/i15929/GATE_H0 ), 
    .D1(\usb_f2/SLICE_350/usb_f2/SLICE_350_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40209 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0044) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40210 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0058) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_f2_SLICE_351 ( input D1, C1, D0, C0, B0, A0, DI0, CE, CLK, output 
    F0, Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, CE_dly;

  lut40157 \usb_f2/i1_2_lut_rep_265 ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40211 \usb_f2/i2_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0005 \usb_f2/bit_cnt_2473__i1 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40211 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0020) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_f2_SLICE_352 ( input D1, B1, D0, C0, DI1, DI0, CE, LSR, CLK, 
    output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40069 \usb_f2/i9689_2_lut ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40067 \usb_f2/i9690_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0007 \usb_f2/data_size_i2 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0007 \usb_f2/data_size_i1 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module usb_f2_SLICE_353 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CE, 
    LSR, CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40212 \usb_f2/mux_2390_Mux_4_i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40213 \usb_f2/mux_2390_Mux_3_i1_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre0007 \usb_f2/data_size_i4 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0007 \usb_f2/data_size_i3 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40212 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hAAC0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40213 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF088) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_f2_SLICE_354 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CE, 
    LSR, CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40192 \usb_f2/mux_2390_Mux_6_i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40212 \usb_f2/i7311_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0007 \usb_f2/data_size_i6 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0007 \usb_f2/data_size_i5 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module usb_f2_SLICE_355 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, CE, LSR, 
    CLK, output F0, Q0, F1 );
  wire   VCCI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40214 \usb_f2/i1_2_lut_3_lut_4_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40215 \usb_f2/mux_2390_Mux_7_i1_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre0007 \usb_f2/data_size_i7 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40214 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0100) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40215 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hEA40) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_f2_SLICE_356 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, CE, LSR, 
    CLK, output F0, Q0, F1 );
  wire   VCCI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40216 \usb_f2/i15578_3_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40217 \usb_f2/mux_2390_Mux_8_i1_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre0082 \usb_f2/data_size_i8 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40216 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0411) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40217 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF022) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_f2_SLICE_357 ( input D1, C1, D0, C0, B0, A0, DI0, CE, LSR, CLK, 
    output F0, Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40067 \usb_f2/i1_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40189 \usb_f2/i14_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0007 \usb_f2/data_size_i9 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module usb_f2_SLICE_358 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, CE, LSR, 
    CLK, output F0, Q0, F1 );
  wire   VCCI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40218 \usb_f2/i2_3_lut_rep_210_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40219 \usb_f2/mux_2390_Mux_10_i1_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre0007 \usb_f2/data_size_i10 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40218 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFEF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40219 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF404) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_f2_SLICE_359 ( input D1, C1, B1, A1, C0, B0, A0, DI0, CE, CLK, 
    output F0, Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, CE_dly;

  lut40220 \usb_f2/mux_1783_Mux_0_i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40221 \usb_f2/i2_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0005 \usb_f2/dout_r_i0 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40220 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFCAA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40221 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hEFEF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_f2_SLICE_360 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CE, 
    LSR, CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40222 \usb_f2/i9195_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40223 \usb_f2/i1_4_lut_adj_95 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0007 \usb_f2/dout_r_i2 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0007 \usb_f2/dout_r_i1 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40222 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h4062) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40223 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h5044) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_f2_SLICE_364 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CE, 
    CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40224 \usb_f2/i15787_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40225 \usb_f2/i15799_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0005 \usb_f2/st_cnt_i2 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0005 \usb_f2/st_cnt_i1 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40224 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h3B37) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40225 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h5D57) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_365 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, CE, CLK, output 
    F0, Q0, F1 );
  wire   VCCI, GNDI, DI0_dly, CLK_dly, CE_dly;

  lut40226 \usb_f2/i1_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40227 \dis1/i1_4_lut_adj_114 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0005 \usb_f2/st_cnt_i3 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40226 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h3336) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40227 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hDDCF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_f2_SLICE_366 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, CE, LSR, 
    CLK, output F0, Q0, F1 );
  wire   VCCI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40228 \usb_f2/i15407_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40229 \usb_f2/i1_4_lut_adj_107 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0007 \usb_f2/st_cnt_i4 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40228 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFFE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40229 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h00B1) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_f2_SLICE_367 ( input D1, C1, B1, A1, D0, B0, A0, DI0, M0, CE, CLK, 
    output OFX0, Q0 );
  wire   \usb_f2/SLICE_367/usb_f2/SLICE_367_K1_H1 , GNDI, 
         \usb_f2/SLICE_367/usb_f2/i15983/GATE_H0 , VCCI, DI0_dly, CLK_dly, 
         CE_dly;

  lut40230 \usb_f2/SLICE_367_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\usb_f2/SLICE_367/usb_f2/SLICE_367_K1_H1 ));
  lut40231 \usb_f2/i15983/GATE ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(\usb_f2/SLICE_367/usb_f2/i15983/GATE_H0 ));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0005 \usb_f2/wait_cnt_2468__i0 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  selmux2 \usb_f2/SLICE_367_K0K1MUX ( 
    .D0(\usb_f2/SLICE_367/usb_f2/i15983/GATE_H0 ), 
    .D1(\usb_f2/SLICE_367/usb_f2/SLICE_367_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40230 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0028) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40231 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h1100) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_f2_SLICE_368 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, M0, CE, 
    CLK, output OFX0, Q0 );
  wire   \usb_f2/SLICE_368/usb_f2/SLICE_368_K1_H1 , 
         \usb_f2/SLICE_368/usb_f2/i15994/GATE_H0 , VCCI, GNDI, DI0_dly, 
         CLK_dly, CE_dly;

  lut40232 \usb_f2/SLICE_368_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\usb_f2/SLICE_368/usb_f2/SLICE_368_K1_H1 ));
  lut40233 \usb_f2/i15994/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\usb_f2/SLICE_368/usb_f2/i15994/GATE_H0 ));
  vmuxregsre0005 \usb_f2/wait_cnt_2468__i1 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \usb_f2/SLICE_368_K0K1MUX ( 
    .D0(\usb_f2/SLICE_368/usb_f2/i15994/GATE_H0 ), 
    .D1(\usb_f2/SLICE_368/usb_f2/SLICE_368_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40232 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0004) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40233 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF00E) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_f2_SLICE_369 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CE, 
    CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40234 \usb_f2/i13498_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40234 \usb_f2/i13490_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0005 \usb_f2/wait_cnt_2468__i3 ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0005 \usb_f2/wait_cnt_2468__i2 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40234 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h2DE1) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_f2_SLICE_370 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, CE, CLK, 
    output F0, Q0, F1 );
  wire   VCCI, GNDI, DI0_dly, CLK_dly, CE_dly;

  lut40235 \usb_f2/i1_4_lut_adj_102 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40236 \usb_f2/i13506_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0005 \usb_f2/wait_cnt_2468__i4 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40235 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hC0FA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40236 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h3CA5) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_l1_SLICE_371 ( input D1, C1, B1, A1, D0, C0, B0, DI0, M0, CE, CLK, 
    output OFX0, Q0 );
  wire   \usb_l1/SLICE_371/usb_l1/SLICE_371_K1_H1 , GNDI, 
         \usb_l1/SLICE_371/usb_l1/i16069/GATE_H0 , VCCI, DI0_dly, CLK_dly, 
         CE_dly;

  lut40237 \usb_l1/SLICE_371_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\usb_l1/SLICE_371/usb_l1/SLICE_371_K1_H1 ));
  lut4 \usb_l1/i16069/GATE ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(\usb_l1/SLICE_371/usb_l1/i16069/GATE_H0 ));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0005 \usb_l1/bit_cnt_2472__i0 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  selmux2 \usb_l1/SLICE_371_K0K1MUX ( 
    .D0(\usb_l1/SLICE_371/usb_l1/i16069/GATE_H0 ), 
    .D1(\usb_l1/SLICE_371/usb_l1/SLICE_371_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40237 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0310) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_l1_SLICE_372 ( input B1, A1, D0, C0, B0, A0, DI0, CE, CLK, output 
    F0, Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, CE_dly;

  lut40238 \usb_l1/i1_2_lut_rep_287 ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40239 \usb_l1/i1_2_lut_3_lut_4_lut_adj_78 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  vmuxregsre0005 \usb_l1/bit_cnt_2472__i1 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40238 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h2222) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40239 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h2000) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_373 ( input D0, C0, A0, DI0, LSR, CLK, output F0, Q0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40180 i2960_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0007 usb_clo_2__i9( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module usb_l1_SLICE_374 ( input C1, B1, C0, B0, DI1, DI0, CE, LSR, CLK, 
    output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40240 \usb_l1/i9677_2_lut ( .A(GNDI), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40240 \usb_l1/i9679_2_lut ( .A(GNDI), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  vmuxregsre0007 \usb_l1/data_size_i2 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0007 \usb_l1/data_size_i1 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40240 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hC0C0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_l1_SLICE_375 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CE, 
    LSR, CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40212 \usb_l1/mux_2384_Mux_4_i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40190 \usb_l1/mux_2384_Mux_3_i1_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre0007 \usb_l1/data_size_i4 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0007 \usb_l1/data_size_i3 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module usb_l1_SLICE_376 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CE, 
    LSR, CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40215 \usb_l1/mux_2384_Mux_6_i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40212 \usb_l1/mux_2384_Mux_5_i1_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre0007 \usb_l1/data_size_i6 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0007 \usb_l1/data_size_i5 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module usb_l1_SLICE_377 ( input D0, C0, B0, A0, DI0, CE, LSR, CLK, output F0, 
    Q0 );
  wire   VCCI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40191 \usb_l1/mux_2384_Mux_7_i1_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre0007 \usb_l1/data_size_i7 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module usb_l1_SLICE_378 ( input D1, B1, D0, C0, B0, A0, DI0, CE, LSR, CLK, 
    output F0, Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40055 \usb_l1/i1_2_lut_2_lut ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40241 \usb_l1/mux_2384_Mux_8_i1_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre0082 \usb_l1/data_size_i8 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40241 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hB1A0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_l1_SLICE_379 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CE, 
    LSR, CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40242 \usb_l1/mux_2384_Mux_10_i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40243 \usb_l1/mux_2384_Mux_9_i1_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre0007 \usb_l1/data_size_i10 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0007 \usb_l1/data_size_i9 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40242 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8D88) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40243 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hAAC0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_l1_SLICE_380 ( input D1, B1, A1, D0, C0, B0, A0, DI0, CE, CLK, 
    output F0, Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, CE_dly;

  lut40244 \usb_l1/i2_3_lut ( .A(A1), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40245 \usb_l1/i2_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0005 \usb_l1/dout_r_i0 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40244 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h1100) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40245 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFFB) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_l1_SLICE_381 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CE, 
    LSR, CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40246 \usb_l1/i14_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40247 \usb_l1/i1_4_lut_4_lut_adj_60 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre0007 \usb_l1/dout_r_i2 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0007 \usb_l1/dout_r_i1 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40246 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0CAA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40247 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0E02) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_383 ( input D0, A0, M1, M0, CE, CLK, output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, M1_dly, CLK_dly, M0_dly, CE_dly;

  lut40248 i1( .A(GNDI), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40117 \usb_l3/i4_2_lut ( .A(A0), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  vmuxregsre0005 \usb_l1/rnd_reg_i0_i3 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0005 \usb_l1/rnd_reg_i0_i2 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40248 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0000) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_384 ( input B1, A1, C0, A0, M1, M0, CE, CLK, output F0, Q0, F1, 
    Q1 );
  wire   GNDI, VCCI, M1_dly, CLK_dly, M0_dly, CE_dly;

  lut40047 \usb_l3/i1_2_lut_adj_50 ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40054 \usb_l2/i3_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  vmuxregsre0005 \usb_l1/rnd_reg_i0_i0 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0005 \usb_l1/rnd_reg_i0_i4 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module usb_l1_SLICE_385 ( input D1, C1, B1, A1, D0, C0, A0, DI1, DI0, CE, CLK, 
    output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40249 \usb_l1/i15814_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40250 \usb_l1/i15581_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0005 \usb_l1/st_cnt_i1 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0005 \usb_l1/st_cnt_i0 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40249 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h09FF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40250 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h05FF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_l1_SLICE_386 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CE, 
    LSR, CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40251 \usb_l1/i15781_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40252 \usb_l1/i1_4_lut_adj_69 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0007 \usb_l1/st_cnt_i3 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0007 \usb_l1/st_cnt_i2 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40251 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0A09) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40252 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h3021) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_l1_SLICE_387 ( input D1, C1, A1, D0, C0, B0, A0, DI0, CE, LSR, CLK, 
    output F0, Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40253 \usb_l1/i1_2_lut_rep_228_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40254 \usb_l1/i15784_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0007 \usb_l1/st_cnt_i4 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40253 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFFA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40254 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h2221) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_l1_SLICE_388 ( input D1, C1, B1, A1, D0, B0, A0, DI0, M0, CE, CLK, 
    output OFX0, Q0 );
  wire   \usb_l1/SLICE_388/usb_l1/SLICE_388_K1_H1 , GNDI, 
         \usb_l1/SLICE_388/usb_l1/i15963/GATE_H0 , VCCI, DI0_dly, CLK_dly, 
         CE_dly;

  lut40255 \usb_l1/SLICE_388_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\usb_l1/SLICE_388/usb_l1/SLICE_388_K1_H1 ));
  lut40231 \usb_l1/i15963/GATE ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(\usb_l1/SLICE_388/usb_l1/i15963/GATE_H0 ));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0005 \usb_l1/wait_cnt_2453__i0 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  selmux2 \usb_l1/SLICE_388_K0K1MUX ( 
    .D0(\usb_l1/SLICE_388/usb_l1/i15963/GATE_H0 ), 
    .D1(\usb_l1/SLICE_388/usb_l1/SLICE_388_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40255 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0208) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_l1_SLICE_389 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CE, 
    CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40256 \usb_l1/n88_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40257 \usb_l1/n92_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0005 \usb_l1/wait_cnt_2453__i2 ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0005 \usb_l1/wait_cnt_2453__i1 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40256 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h2320) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40257 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h3202) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_l1_SLICE_390 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, M0, CE, 
    CLK, output OFX0, Q0 );
  wire   \usb_l1/SLICE_390/usb_l1/SLICE_390_K1_H1 , 
         \usb_l1/SLICE_390/usb_l1/wait_cnt_2453_mux_6_i4/GATE_H0 , VCCI, GNDI, 
         DI0_dly, CLK_dly, CE_dly;

  lut40258 \usb_l1/SLICE_390_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\usb_l1/SLICE_390/usb_l1/SLICE_390_K1_H1 ));
  lut40259 \usb_l1/wait_cnt_2453_mux_6_i4/GATE ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(\usb_l1/SLICE_390/usb_l1/wait_cnt_2453_mux_6_i4/GATE_H0 ));
  vmuxregsre0005 \usb_l1/wait_cnt_2453__i3 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \usb_l1/SLICE_390_K0K1MUX ( 
    .D0(\usb_l1/SLICE_390/usb_l1/wait_cnt_2453_mux_6_i4/GATE_H0 ), 
    .D1(\usb_l1/SLICE_390/usb_l1/SLICE_390_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40258 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0004) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40259 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hAAA9) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_l1_SLICE_391 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, M0, CE, 
    CLK, output OFX0, Q0 );
  wire   \usb_l1/SLICE_391/usb_l1/SLICE_391_K1_H1 , 
         \usb_l1/SLICE_391/usb_l1/wait_cnt_2453_mux_6_i5/GATE_H0 , VCCI, GNDI, 
         DI0_dly, CLK_dly, CE_dly;

  lut40260 \usb_l1/SLICE_391_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\usb_l1/SLICE_391/usb_l1/SLICE_391_K1_H1 ));
  lut40261 \usb_l1/wait_cnt_2453_mux_6_i5/GATE ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(\usb_l1/SLICE_391/usb_l1/wait_cnt_2453_mux_6_i5/GATE_H0 ));
  vmuxregsre0005 \usb_l1/wait_cnt_2453__i4 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \usb_l1/SLICE_391_K0K1MUX ( 
    .D0(\usb_l1/SLICE_391/usb_l1/wait_cnt_2453_mux_6_i5/GATE_H0 ), 
    .D1(\usb_l1/SLICE_391/usb_l1/SLICE_391_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40260 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0100) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40261 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFE01) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_l2_SLICE_392 ( input C1, B1, A1, D0, C0, B0, A0, DI0, CE, CLK, 
    output F0, Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, CE_dly;

  lut40262 \usb_l2/i1_2_lut_rep_225_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40263 \usb_l2/i1_3_lut_4_lut_adj_88 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre0005 \usb_l2/bit_cnt_2477__i0 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40262 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h1010) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40263 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFF40) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_l2_SLICE_393 ( input D1, C1, D0, C0, B0, A0, DI0, CE, CLK, output 
    F0, Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, CE_dly;

  lut40056 \usb_l2/i1_2_lut_rep_280 ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40264 \usb_l2/i1_2_lut_3_lut_4_lut_adj_85 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  vmuxregsre0005 \usb_l2/bit_cnt_2477__i1 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40264 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0080) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_394 ( input D1, C1, D0, C0, A0, DI0, LSR, CLK, output F0, Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40265 \ps1/i1_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40186 i2876_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0007 usb_clo_2__i6( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40265 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFF0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_l2_SLICE_395 ( input C1, A1, D0, C0, DI1, DI0, CE, LSR, CLK, 
    output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40266 \usb_l2/i9711_2_lut ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40267 \usb_l2/i9712_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0007 \usb_l2/data_size_i2 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0007 \usb_l2/data_size_i1 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40266 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hA0A0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40267 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF000) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_l2_SLICE_396 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CE, 
    LSR, CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40190 \usb_l2/mux_2396_Mux_4_i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40191 \usb_l2/mux_2396_Mux_3_i1_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre0007 \usb_l2/data_size_i4 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0007 \usb_l2/data_size_i3 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module usb_l2_SLICE_397 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CE, 
    LSR, CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40268 \usb_l2/mux_2396_Mux_6_i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40189 \usb_l2/mux_2396_Mux_5_i1_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre0007 \usb_l2/data_size_i6 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0007 \usb_l2/data_size_i5 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40268 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hE4A0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_398 ( input D1, B1, D0, C0, B0, A0, DI0, CE, LSR, CLK, output F0, 
    Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40085 \usb_f2/i1_2_lut_rep_263 ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40269 \usb_l2/i13_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0007 \usb_l2/data_size_i7 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40269 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hB1A0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_399 ( input C1, B1, D0, C0, B0, A0, DI0, CE, LSR, CLK, output F0, 
    Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40102 \usb_f2/i1_2_lut_adj_106 ( .A(GNDI), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40241 \usb_l2/mux_2396_Mux_8_i1_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre0082 \usb_l2/data_size_i8 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module usb_l2_SLICE_400 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, CE, LSR, 
    CLK, output F0, Q0, F1 );
  wire   VCCI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40270 \usb_l2/i15270_2_lut_rep_176_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40271 \usb_l2/mux_2396_Mux_9_i1_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre0007 \usb_l2/data_size_i9 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40270 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hAAAB) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40271 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hAA0C) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_401 ( input C1, A1, D0, C0, B0, A0, DI0, CE, LSR, CLK, output F0, 
    Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40054 \usb_f2/i4_2_lut ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40241 \usb_l2/mux_2396_Mux_10_i1_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre0007 \usb_l2/data_size_i10 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module usb_l2_SLICE_402 ( input D1, C1, B1, A1, D0, C0, B0, DI0, CE, CLK, 
    output F0, Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, CE_dly;

  lut40272 \usb_l2/mux_1591_Mux_0_i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40151 \usb_l2/i2_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0005 \usb_l2/dout_r_i0 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40272 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFACA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_l2_SLICE_403 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CE, 
    LSR, CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40273 \usb_l2/i12_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40274 \usb_l2/i1_4_lut_adj_84 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0007 \usb_l2/dout_r_i2 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0007 \usb_l2/dout_r_i1 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40273 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h202C) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40274 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0D08) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_404 ( input D1, B1, D0, C0, B0, A0, M1, M0, CE, CLK, output F0, 
    Q0, F1, Q1 );
  wire   GNDI, VCCI, M1_dly, CLK_dly, M0_dly, CE_dly;

  lut40068 \dis1/i2_2_lut_adj_113 ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40275 \dis1/i8_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0005 \usb_l2/rnd_reg_i0_i1 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0005 \usb_l2/rnd_reg_i0_i0 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40275 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFFE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_405 ( input D1, A1, D0, C0, B0, A0, M1, M0, CE, CLK, output F0, 
    Q0, F1, Q1 );
  wire   GNDI, VCCI, M1_dly, CLK_dly, M0_dly, CE_dly;

  lut40073 \dis1/i6_2_lut ( .A(A1), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40276 \dis1/i11_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0005 \usb_l2/rnd_reg_i0_i3 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0005 \usb_l2/rnd_reg_i0_i2 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40276 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFFE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_406 ( input D1, A1, D0, C0, M0, CE, CLK, output F0, Q0, F1 );
  wire   GNDI, VCCI, M0_dly, CLK_dly, CE_dly;

  lut40187 \dis1/vs_I_0_2_lut ( .A(A1), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40265 \ps3/i1_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0005 \usb_l2/rnd_reg_i0_i4 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module usb_l2_SLICE_407 ( input D1, C1, B1, A1, C0, B0, A0, DI1, DI0, CE, CLK, 
    output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40224 \usb_l2/i15807_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40079 \usb_l2/i15600_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0005 \usb_l2/st_cnt_i1 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0005 \usb_l2/st_cnt_i0 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module usb_l2_SLICE_408 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CE, 
    LSR, CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40277 \usb_l2/i15548_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40278 \usb_l2/i1_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0007 \usb_l2/st_cnt_i3 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0007 \usb_l2/st_cnt_i2 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40277 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0E01) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40278 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0A09) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_l2_SLICE_409 ( input D1, B1, A1, D0, C0, B0, A0, DI0, CE, LSR, CLK, 
    output F0, Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40279 \usb_l2/i3068_2_lut_rep_242_3_lut ( .A(A1), .B(B1), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40280 \usb_l2/i15551_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0007 \usb_l2/st_cnt_i4 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40279 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFEE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40280 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h00A9) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_l2_SLICE_410 ( input D1, C1, B1, A1, D0, B0, A0, DI0, M0, CE, CLK, 
    output OFX0, Q0 );
  wire   \usb_l2/SLICE_410/usb_l2/SLICE_410_K1_H1 , GNDI, 
         \usb_l2/SLICE_410/usb_l2/i15979/GATE_H0 , VCCI, DI0_dly, CLK_dly, 
         CE_dly;

  lut40281 \usb_l2/SLICE_410_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\usb_l2/SLICE_410/usb_l2/SLICE_410_K1_H1 ));
  lut40282 \usb_l2/i15979/GATE ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(\usb_l2/SLICE_410/usb_l2/i15979/GATE_H0 ));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0005 \usb_l2/wait_cnt_2456__i0 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  selmux2 \usb_l2/SLICE_410_K0K1MUX ( 
    .D0(\usb_l2/SLICE_410/usb_l2/i15979/GATE_H0 ), 
    .D1(\usb_l2/SLICE_410/usb_l2/SLICE_410_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40281 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0804) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40282 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0022) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_l2_SLICE_411 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CE, 
    CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40283 \usb_l2/i13456_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40284 \usb_l2/wait_cnt_1__bdd_4_lut_16049 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  vmuxregsre0005 \usb_l2/wait_cnt_2456__i3 ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0005 \usb_l2/wait_cnt_2456__i1 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40283 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h9F90) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40284 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hB784) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_l2_SLICE_412 ( input D1, C1, B1, A1, D0, C0, B0, DI0, M0, CE, CLK, 
    output OFX0, Q0 );
  wire   \usb_l2/SLICE_412/usb_l2/SLICE_412_K1_H1 , GNDI, 
         \usb_l2/SLICE_412/usb_l2/i15937/GATE_H0 , VCCI, DI0_dly, CLK_dly, 
         CE_dly;

  lut40285 \usb_l2/SLICE_412_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\usb_l2/SLICE_412/usb_l2/SLICE_412_K1_H1 ));
  lut40286 \usb_l2/i15937/GATE ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(\usb_l2/SLICE_412/usb_l2/i15937/GATE_H0 ));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0005 \usb_l2/wait_cnt_2456__i2 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  selmux2 \usb_l2/SLICE_412_K0K1MUX ( 
    .D0(\usb_l2/SLICE_412/usb_l2/i15937/GATE_H0 ), 
    .D1(\usb_l2/SLICE_412/usb_l2/SLICE_412_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40285 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0090) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40286 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h000C) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_l2_SLICE_413 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, M0, CE, 
    CLK, output OFX0, Q0 );
  wire   \usb_l2/SLICE_413/usb_l2/SLICE_413_K1_H1 , 
         \usb_l2/SLICE_413/usb_l2/i15881/GATE_H0 , VCCI, GNDI, DI0_dly, 
         CLK_dly, CE_dly;

  lut40287 \usb_l2/SLICE_413_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\usb_l2/SLICE_413/usb_l2/SLICE_413_K1_H1 ));
  lut40288 \usb_l2/i15881/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\usb_l2/SLICE_413/usb_l2/i15881/GATE_H0 ));
  vmuxregsre0005 \usb_l2/wait_cnt_2456__i4 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \usb_l2/SLICE_413_K0K1MUX ( 
    .D0(\usb_l2/SLICE_413/usb_l2/i15881/GATE_H0 ), 
    .D1(\usb_l2/SLICE_413/usb_l2/SLICE_413_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40287 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCCC9) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40288 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0010) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_l3_SLICE_414 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CE, 
    CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40289 \usb_l3/i2_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40290 \usb_l3/i13_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0005 \usb_l3/bit_cnt_2476__i1 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0005 \usb_l3/bit_cnt_2476__i0 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40289 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0008) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40290 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h444E) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_l3_SLICE_415 ( input D1, B1, C0, B0, DI1, DI0, CE, LSR, CLK, 
    output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40068 \usb_l3/i9667_2_lut ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40065 \usb_l3/i9668_2_lut ( .A(GNDI), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  vmuxregsre0007 \usb_l3/data_size_i2 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0007 \usb_l3/data_size_i1 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module usb_l3_SLICE_416 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CE, 
    LSR, CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40268 \usb_l3/mux_2414_Mux_4_i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40291 \usb_l3/mux_2414_Mux_3_i1_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre0007 \usb_l3/data_size_i4 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0007 \usb_l3/data_size_i3 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40291 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hD888) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_l3_SLICE_417 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CE, 
    LSR, CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40292 \usb_l3/mux_2414_Mux_6_i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40213 \usb_l3/i9159_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0007 \usb_l3/data_size_i6 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0007 \usb_l3/data_size_i5 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40292 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCCA0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_418 ( input C1, A1, D0, C0, B0, A0, DI0, CE, LSR, CLK, output F0, 
    Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40293 i1_2_lut_adj_157( .A(A1), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40190 \usb_l3/i7463_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0007 \usb_l3/data_size_i7 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40293 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFAFA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_419 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, CE, LSR, CLK, 
    output F0, Q0, F1 );
  wire   VCCI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40294 \dis2/i8_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40295 \usb_l3/mux_2414_Mux_8_i1_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre0082 \usb_l3/data_size_i8 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40294 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFFE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40295 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCC0A) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_l3_SLICE_420 ( input C1, B1, A1, D0, C0, B0, A0, DI0, CE, LSR, CLK, 
    output F0, Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40296 \usb_l3/i1_2_lut_3_lut_4_lut_4_lut_3_lut ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40297 \usb_l3/i9157_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0007 \usb_l3/data_size_i9 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40296 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h1010) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40297 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCCA0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_l3_SLICE_421 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, CE, LSR, 
    CLK, output F0, Q0, F1 );
  wire   VCCI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40298 \usb_l3/i1_2_lut_rep_178_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40299 \usb_l3/mux_2414_Mux_10_i1_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre0007 \usb_l3/data_size_i10 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40298 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFEFF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40299 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF044) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_422 ( input C1, A1, D0, B0, A0, DI0, CE, CLK, output F0, Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, CE_dly;

  lut40293 \usb_l4/i13689_2_lut_rep_174 ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40300 \usb_l3/i2_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  vmuxregsre0005 \usb_l3/dout_r_i0 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40300 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFBB) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_l3_SLICE_423 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CE, 
    LSR, CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40301 \usb_l3/mux_1649_Mux_2_i3_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40302 \usb_l3/i1_4_lut_adj_53 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0007 \usb_l3/dout_r_i2 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0007 \usb_l3/dout_r_i1 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40301 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h5022) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40302 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h4450) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_424 ( input D1, C1, D0, C0, B0, A0, M1, M0, CE, CLK, output F0, 
    Q0, F1, Q1 );
  wire   GNDI, VCCI, M1_dly, CLK_dly, M0_dly, CE_dly;

  lut40267 \dis2/i2_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40303 \dis2/i15399_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0005 \usb_l3/rnd_reg_i0_i1 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0005 \usb_l3/rnd_reg_i0_i0 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40303 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8000) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_425 ( input D1, C1, B1, A1, C0, B0, M1, M0, CE, CLK, output F0, 
    Q0, F1, Q1 );
  wire   GNDI, VCCI, M1_dly, CLK_dly, M0_dly, CE_dly;

  lut40075 \dis2/i11_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40144 \dis2/vs_I_0_2_lut ( .A(GNDI), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0005 \usb_l3/rnd_reg_i0_i3 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0005 \usb_l3/rnd_reg_i0_i2 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_426 ( input D1, C1, B1, A1, A0, M0, CE, CLK, output F0, Q0, F1 );
  wire   GNDI, VCCI, M0_dly, CLK_dly, CE_dly;

  lut40304 i6161_1_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40050 br6_shin_I_0_1_lut( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0005 \usb_l3/rnd_reg_i0_i4 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40304 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0800) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_l3_SLICE_427 ( input D1, C1, B1, A1, D0, B0, A0, DI1, DI0, CE, CLK, 
    output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40305 \usb_l3/i15804_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40306 \usb_l3/i15605_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0005 \usb_l3/st_cnt_i1 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0005 \usb_l3/st_cnt_i0 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40305 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h21FF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40306 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h11FF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_l3_SLICE_428 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CE, 
    LSR, CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40307 \usb_l3/i15764_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40308 \usb_l3/i15767_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0007 \usb_l3/st_cnt_i3 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0007 \usb_l3/st_cnt_i2 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40307 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h2221) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40308 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0A09) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_l3_SLICE_429 ( input D1, B1, A1, D0, C0, B0, A0, DI0, CE, LSR, CLK, 
    output F0, Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40309 \usb_l3/i3028_2_lut_rep_246_3_lut ( .A(A1), .B(B1), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40310 \usb_l3/i15817_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0007 \usb_l3/st_cnt_i4 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40309 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFEE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40310 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h00A9) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_l3_SLICE_430 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, M0, CE, 
    CLK, output OFX0, Q0 );
  wire   \usb_l3/SLICE_430/usb_l3/SLICE_430_K1_H1 , 
         \usb_l3/SLICE_430/usb_l3/i23/GATE_H0 , VCCI, GNDI, DI0_dly, CLK_dly, 
         CE_dly;

  lut40260 \usb_l3/SLICE_430_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\usb_l3/SLICE_430/usb_l3/SLICE_430_K1_H1 ));
  lut40311 \usb_l3/i23/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\usb_l3/SLICE_430/usb_l3/i23/GATE_H0 ));
  vmuxregsre0005 \usb_l3/wait_cnt_2459__i0 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \usb_l3/SLICE_430_K0K1MUX ( 
    .D0(\usb_l3/SLICE_430/usb_l3/i23/GATE_H0 ), 
    .D1(\usb_l3/SLICE_430/usb_l3/SLICE_430_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40311 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h00FE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_l3_SLICE_431 ( input D1, C1, B1, A1, D0, C0, B0, DI0, M0, CE, CLK, 
    output OFX0, Q0 );
  wire   \usb_l3/SLICE_431/usb_l3/SLICE_431_K1_H1 , GNDI, 
         \usb_l3/SLICE_431/usb_l3/i10991/GATE_H0 , VCCI, DI0_dly, CLK_dly, 
         CE_dly;

  lut40312 \usb_l3/SLICE_431_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\usb_l3/SLICE_431/usb_l3/SLICE_431_K1_H1 ));
  lut40286 \usb_l3/i10991/GATE ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(\usb_l3/SLICE_431/usb_l3/i10991/GATE_H0 ));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0005 \usb_l3/wait_cnt_2459__i1 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  selmux2 \usb_l3/SLICE_431_K0K1MUX ( 
    .D0(\usb_l3/SLICE_431/usb_l3/i10991/GATE_H0 ), 
    .D1(\usb_l3/SLICE_431/usb_l3/SLICE_431_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40312 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h4144) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_l3_SLICE_432 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, M0, CE, 
    CLK, output OFX0, Q0 );
  wire   \usb_l3/SLICE_432/usb_l3/SLICE_432_K1_H1 , 
         \usb_l3/SLICE_432/usb_l3/i9162/GATE_H0 , VCCI, GNDI, DI0_dly, CLK_dly, 
         CE_dly;

  lut40313 \usb_l3/SLICE_432_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\usb_l3/SLICE_432/usb_l3/SLICE_432_K1_H1 ));
  lut40314 \usb_l3/i9162/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\usb_l3/SLICE_432/usb_l3/i9162/GATE_H0 ));
  vmuxregsre0005 \usb_l3/wait_cnt_2459__i2 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \usb_l3/SLICE_432_K0K1MUX ( 
    .D0(\usb_l3/SLICE_432/usb_l3/i9162/GATE_H0 ), 
    .D1(\usb_l3/SLICE_432/usb_l3/SLICE_432_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40313 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0100) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40314 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hAAA6) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_l3_SLICE_433 ( input D1, C1, B1, A1, C0, B0, A0, DI0, M0, CE, CLK, 
    output OFX0, Q0 );
  wire   \usb_l3/SLICE_433/usb_l3/SLICE_433_K1_H1 , GNDI, 
         \usb_l3/SLICE_433/usb_l3/i10986/GATE_H0 , VCCI, DI0_dly, CLK_dly, 
         CE_dly;

  lut40315 \usb_l3/SLICE_433_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\usb_l3/SLICE_433/usb_l3/SLICE_433_K1_H1 ));
  lut40316 \usb_l3/i10986/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\usb_l3/SLICE_433/usb_l3/i10986/GATE_H0 ));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0005 \usb_l3/wait_cnt_2459__i3 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  selmux2 \usb_l3/SLICE_433_K0K1MUX ( 
    .D0(\usb_l3/SLICE_433/usb_l3/i10986/GATE_H0 ), 
    .D1(\usb_l3/SLICE_433/usb_l3/SLICE_433_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40315 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h4441) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40316 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h1010) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_l3_SLICE_434 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, M0, CE, 
    CLK, output OFX0, Q0 );
  wire   \usb_l3/SLICE_434/usb_l3/SLICE_434_K1_H1 , 
         \usb_l3/SLICE_434/usb_l3/i13688/GATE_H0 , VCCI, GNDI, DI0_dly, 
         CLK_dly, CE_dly;

  lut40317 \usb_l3/SLICE_434_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\usb_l3/SLICE_434/usb_l3/SLICE_434_K1_H1 ));
  lut40318 \usb_l3/i13688/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\usb_l3/SLICE_434/usb_l3/i13688/GATE_H0 ));
  vmuxregsre0005 \usb_l3/wait_cnt_2459__i4 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \usb_l3/SLICE_434_K0K1MUX ( 
    .D0(\usb_l3/SLICE_434/usb_l3/i13688/GATE_H0 ), 
    .D1(\usb_l3/SLICE_434/usb_l3/SLICE_434_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40317 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0200) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40318 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFE01) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_l4_SLICE_435 ( input D1, C1, A1, D0, C0, B0, A0, DI0, M0, CE, CLK, 
    output OFX0, Q0 );
  wire   GNDI, \usb_l4/SLICE_435/usb_l4/SLICE_435_K1_H1 , 
         \usb_l4/SLICE_435/usb_l4/i15955/GATE_H0 , VCCI, DI0_dly, CLK_dly, 
         CE_dly;

  lut40319 \usb_l4/SLICE_435_K1 ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(\usb_l4/SLICE_435/usb_l4/SLICE_435_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40320 \usb_l4/i15955/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\usb_l4/SLICE_435/usb_l4/i15955/GATE_H0 ));
  vmuxregsre0005 \usb_l4/bit_cnt_2475__i0 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  selmux2 \usb_l4/SLICE_435_K0K1MUX ( 
    .D0(\usb_l4/SLICE_435/usb_l4/i15955/GATE_H0 ), 
    .D1(\usb_l4/SLICE_435/usb_l4/SLICE_435_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40319 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0500) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40320 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0320) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_l4_SLICE_436 ( input B1, A1, D0, C0, B0, A0, DI0, CE, CLK, output 
    F0, Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, CE_dly;

  lut40321 \usb_l4/state_2__I_0_i4_2_lut_rep_301 ( .A(A1), .B(B1), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40322 \usb_l4/i2_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0005 \usb_l4/bit_cnt_2475__i1 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40321 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hDDDD) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40322 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0200) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_437 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, LSR, CLK, 
    output F0, Q0, F1 );
  wire   VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40323 i15562_2_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40324 i1_2_lut_4_lut_adj_146( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0007 usb_clkf__i2( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40323 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hAABA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40324 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hAA9A) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_l4_SLICE_438 ( input C1, A1, D0, C0, DI1, DI0, CE, LSR, CLK, 
    output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40266 \usb_l4/i9678_2_lut ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40267 \usb_l4/i9680_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0007 \usb_l4/data_size_i2 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0007 \usb_l4/data_size_i1 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module usb_l4_SLICE_439 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CE, 
    LSR, CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40292 \usb_l4/i12899_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40325 \usb_l4/i12389_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0007 \usb_l4/data_size_i4 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0007 \usb_l4/data_size_i3 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40325 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF044) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_l4_SLICE_440 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CE, 
    LSR, CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40192 \usb_l4/i12902_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40212 \usb_l4/i12887_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0007 \usb_l4/data_size_i6 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0007 \usb_l4/data_size_i5 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module usb_l4_SLICE_441 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, CE, LSR, 
    CLK, output F0, Q0, F1 );
  wire   VCCI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40326 \usb_l4/i15411_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40217 \usb_l4/mux_2408_Mux_7_i1_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre0007 \usb_l4/data_size_i7 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40326 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFFE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_442 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, CE, LSR, CLK, 
    output F0, Q0, F1 );
  wire   VCCI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40327 \dis1/i1_4_lut_adj_116 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40328 \usb_l4/mux_2408_Mux_8_i1_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre0082 \usb_l4/data_size_i8 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40327 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hDDDC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40328 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hA0AC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_l4_SLICE_443 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, CE, LSR, 
    CLK, output F0, Q0, F1 );
  wire   VCCI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40329 \usb_l4/i1_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40330 \usb_l4/i12909_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0007 \usb_l4/data_size_i9 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40329 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hAAA8) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40330 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hBA10) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_l4_SLICE_444 ( input D1, C1, D0, C0, B0, A0, DI0, CE, LSR, CLK, 
    output F0, Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40331 \usb_l4/i1_2_lut_adj_140 ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40332 \usb_l4/mux_2408_Mux_10_i1_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre0007 \usb_l4/data_size_i10 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40331 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFF0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40332 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8B88) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_445 ( input D1, C1, D0, C0, B0, A0, DI0, CE, CLK, output F0, Q0, 
    F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, CE_dly;

  lut40265 \usb_l4/i1_2_lut_adj_134 ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40333 \dis1/i1_4_lut_adj_117 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0005 \usb_l4/dout_r_i0 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40333 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hAEBF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_l4_SLICE_446 ( input C1, B1, A1, D0, C0, B0, A0, DI0, CE, LSR, CLK, 
    output F0, Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40334 \usb_l4/i1_2_lut_rep_208_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40302 \usb_l4/i1_4_lut_adj_138 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0007 \usb_l4/dout_r_i1 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40334 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFEFE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_l4_SLICE_447 ( input C1, B1, D0, C0, B0, A0, DI0, CE, LSR, CLK, 
    output F0, Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40102 \usb_l4/i15334_2_lut_rep_316 ( .A(GNDI), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40335 \usb_l4/mux_1717_Mux_2_i3_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  vmuxregsre0007 \usb_l4/dout_r_i2 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40335 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h4602) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_448 ( input C1, B0, M1, M0, CE, CLK, output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, M1_dly, CLK_dly, M0_dly, CE_dly;

  lut40336 br5_shin_I_0_1_lut( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40337 br4_shin_I_0_1_lut( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  vmuxregsre0005 \usb_l4/rnd_reg_i0_i1 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0005 \usb_l4/rnd_reg_i0_i0 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40336 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0F0F) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40337 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h3333) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_449 ( input D1, A1, D0, C0, B0, A0, M1, M0, CE, CLK, output F0, 
    Q0, F1, Q1 );
  wire   GNDI, VCCI, M1_dly, CLK_dly, M0_dly, CE_dly;

  lut40117 i1_2_lut_adj_150( .A(A1), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40338 i4_4_lut_adj_147( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0005 \usb_l4/rnd_reg_i0_i3 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0005 \usb_l4/rnd_reg_i0_i2 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40338 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFFE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_450 ( input D1, A1, D0, C0, B0, M0, CE, CLK, output F0, Q0, F1 );
  wire   GNDI, VCCI, M0_dly, CLK_dly, CE_dly;

  lut40073 i1_2_lut( .A(A1), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40339 \usb_l4/i13579_2_lut_rep_169_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  vmuxregsre0005 \usb_l4/rnd_reg_i0_i4 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40339 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFFC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_l4_SLICE_451 ( input D1, C1, B1, A1, D0, B0, A0, DI1, DI0, CE, CLK, 
    output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40340 \usb_l4/i1_4_lut_adj_139 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40306 \usb_l4/i15741_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0005 \usb_l4/st_cnt_i1 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0005 \usb_l4/st_cnt_i0 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40340 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h21FF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_l4_SLICE_452 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CE, 
    LSR, CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40341 \usb_l4/i1_4_lut_adj_125 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40342 \usb_l4/i1_4_lut_adj_126 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0007 \usb_l4/st_cnt_i3 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0007 \usb_l4/st_cnt_i2 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40341 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h00E1) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40342 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0C09) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_l4_SLICE_453 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, CE, LSR, 
    CLK, output F0, Q0, F1 );
  wire   VCCI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40343 \usb_l4/i1_2_lut_3_lut_4_lut_adj_133 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40344 \usb_l4/i1_4_lut_adj_124 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0007 \usb_l4/st_cnt_i4 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40343 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFFE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40344 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h2033) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_l4_SLICE_454 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, M0, CE, 
    CLK, output OFX0, Q0 );
  wire   \usb_l4/SLICE_454/usb_l4/SLICE_454_K1_H1 , 
         \usb_l4/SLICE_454/usb_l4/i23/GATE_H0 , VCCI, GNDI, DI0_dly, CLK_dly, 
         CE_dly;

  lut40258 \usb_l4/SLICE_454_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\usb_l4/SLICE_454/usb_l4/SLICE_454_K1_H1 ));
  lut40345 \usb_l4/i23/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\usb_l4/SLICE_454/usb_l4/i23/GATE_H0 ));
  vmuxregsre0005 \usb_l4/wait_cnt_2462__i0 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \usb_l4/SLICE_454_K0K1MUX ( 
    .D0(\usb_l4/SLICE_454/usb_l4/i23/GATE_H0 ), 
    .D1(\usb_l4/SLICE_454/usb_l4/SLICE_454_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40345 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h3332) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_l4_SLICE_455 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CE, 
    CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40346 \usb_l4/i13591_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40347 \usb_l4/wait_cnt_1__bdd_4_lut_16052 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  vmuxregsre0005 \usb_l4/wait_cnt_2462__i3 ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0005 \usb_l4/wait_cnt_2462__i1 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40346 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCAC5) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40347 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF909) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_l4_SLICE_456 ( input D1, C1, B1, A1, D0, B0, A0, DI0, M0, CE, CLK, 
    output OFX0, Q0 );
  wire   \usb_l4/SLICE_456/usb_l4/SLICE_456_K1_H1 , GNDI, 
         \usb_l4/SLICE_456/usb_l4/i15933/GATE_H0 , VCCI, DI0_dly, CLK_dly, 
         CE_dly;

  lut40348 \usb_l4/SLICE_456_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\usb_l4/SLICE_456/usb_l4/SLICE_456_K1_H1 ));
  lut40349 \usb_l4/i15933/GATE ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(\usb_l4/SLICE_456/usb_l4/i15933/GATE_H0 ));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0005 \usb_l4/wait_cnt_2462__i2 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  selmux2 \usb_l4/SLICE_456_K0K1MUX ( 
    .D0(\usb_l4/SLICE_456/usb_l4/i15933/GATE_H0 ), 
    .D1(\usb_l4/SLICE_456/usb_l4/SLICE_456_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40348 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h4010) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40349 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0022) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_l4_SLICE_457 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, M0, CE, 
    CLK, output OFX0, Q0 );
  wire   \usb_l4/SLICE_457/usb_l4/SLICE_457_K1_H1 , 
         \usb_l4/SLICE_457/usb_l4/i15894/GATE_H0 , VCCI, GNDI, DI0_dly, 
         CLK_dly, CE_dly;

  lut40350 \usb_l4/SLICE_457_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\usb_l4/SLICE_457/usb_l4/SLICE_457_K1_H1 ));
  lut40351 \usb_l4/i15894/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\usb_l4/SLICE_457/usb_l4/i15894/GATE_H0 ));
  vmuxregsre0005 \usb_l4/wait_cnt_2462__i4 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \usb_l4/SLICE_457_K0K1MUX ( 
    .D0(\usb_l4/SLICE_457/usb_l4/i15894/GATE_H0 ), 
    .D1(\usb_l4/SLICE_457/usb_l4/SLICE_457_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40350 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0080) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40351 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hAAA9) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_l4_i15965_SLICE_458 ( input D1, C1, B1, A1, D0, C0, B0, A0, M0, 
    output OFX0 );
  wire   \usb_l4/i15965/SLICE_458/usb_l4/i15965/SLICE_458_K1_H1 , 
         \usb_l4/i15965/SLICE_458/usb_l4/i15965/GATE_H0 ;

  lut40352 \usb_l4/i15965/SLICE_458_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\usb_l4/i15965/SLICE_458/usb_l4/i15965/SLICE_458_K1_H1 ));
  lut40353 \usb_l4/i15965/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\usb_l4/i15965/SLICE_458/usb_l4/i15965/GATE_H0 ));
  selmux2 \usb_l4/i15965/SLICE_458_K0K1MUX ( 
    .D0(\usb_l4/i15965/SLICE_458/usb_l4/i15965/GATE_H0 ), 
    .D1(\usb_l4/i15965/SLICE_458/usb_l4/i15965/SLICE_458_K1_H1 ), .SD(M0), 
    .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40352 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF4F1) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40353 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF0F1) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_l4_i15941_SLICE_459 ( input D1, C1, B1, A1, C0, B0, A0, M0, output 
    OFX0 );
  wire   \usb_l4/i15941/SLICE_459/usb_l4/i15941/SLICE_459_K1_H1 , GNDI, 
         \usb_l4/i15941/SLICE_459/usb_l4/i15941/GATE_H0 ;

  lut40354 \usb_l4/i15941/SLICE_459_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\usb_l4/i15941/SLICE_459/usb_l4/i15941/SLICE_459_K1_H1 ));
  lut40355 \usb_l4/i15941/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\usb_l4/i15941/SLICE_459/usb_l4/i15941/GATE_H0 ));
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \usb_l4/i15941/SLICE_459_K0K1MUX ( 
    .D0(\usb_l4/i15941/SLICE_459/usb_l4/i15941/GATE_H0 ), 
    .D1(\usb_l4/i15941/SLICE_459/usb_l4/i15941/SLICE_459_K1_H1 ), .SD(M0), 
    .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40354 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0001) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40355 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h1010) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module ps4_i15876_SLICE_460 ( input D1, B1, A1, D0, C0, A0, M0, output OFX0 );
  wire   GNDI, \ps4/i15876/SLICE_460/ps4/i15876/SLICE_460_K1_H1 , 
         \ps4/i15876/SLICE_460/ps4/i15876/GATE_H0 ;

  lut40356 \ps4/i15876/SLICE_460_K1 ( .A(A1), .B(B1), .C(GNDI), .D(D1), 
    .Z(\ps4/i15876/SLICE_460/ps4/i15876/SLICE_460_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40357 \ps4/i15876/GATE ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(\ps4/i15876/SLICE_460/ps4/i15876/GATE_H0 ));
  selmux2 \ps4/i15876/SLICE_460_K0K1MUX ( 
    .D0(\ps4/i15876/SLICE_460/ps4/i15876/GATE_H0 ), 
    .D1(\ps4/i15876/SLICE_460/ps4/i15876/SLICE_460_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40356 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hEE22) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40357 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hAAA0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module ps3_i15918_SLICE_461 ( input D1, C1, A1, D0, C0, A0, M0, output OFX0 );
  wire   GNDI, \ps3/i15918/SLICE_461/ps3/i15918/SLICE_461_K1_H1 , 
         \ps3/i15918/SLICE_461/ps3/i15918/GATE_H0 ;

  lut40358 \ps3/i15918/SLICE_461_K1 ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(\ps3/i15918/SLICE_461/ps3/i15918/SLICE_461_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40359 \ps3/i15918/GATE ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(\ps3/i15918/SLICE_461/ps3/i15918/GATE_H0 ));
  selmux2 \ps3/i15918/SLICE_461_K0K1MUX ( 
    .D0(\ps3/i15918/SLICE_461/ps3/i15918/GATE_H0 ), 
    .D1(\ps3/i15918/SLICE_461/ps3/i15918/SLICE_461_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40358 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hAAF0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40359 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF0A0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module dis1_i89_SLICE_462 ( input D1, C1, B1, A1, D0, C0, B0, A0, M0, output 
    OFX0 );
  wire   \dis1/i89/SLICE_462/dis1/i89/SLICE_462_K1_H1 , 
         \dis1/i89/SLICE_462/dis1/i89/GATE_H0 ;

  lut40360 \dis1/i89/SLICE_462_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\dis1/i89/SLICE_462/dis1/i89/SLICE_462_K1_H1 ));
  lut40361 \dis1/i89/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\dis1/i89/SLICE_462/dis1/i89/GATE_H0 ));
  selmux2 \dis1/i89/SLICE_462_K0K1MUX ( 
    .D0(\dis1/i89/SLICE_462/dis1/i89/GATE_H0 ), 
    .D1(\dis1/i89/SLICE_462/dis1/i89/SLICE_462_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40360 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hC900) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40361 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0010) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module ps2_i15913_SLICE_463 ( input D1, B1, A1, D0, B0, A0, M0, output OFX0 );
  wire   GNDI, \ps2/i15913/SLICE_463/ps2/i15913/SLICE_463_K1_H1 , 
         \ps2/i15913/SLICE_463/ps2/i15913/GATE_H0 ;

  lut40362 \ps2/i15913/SLICE_463_K1 ( .A(A1), .B(B1), .C(GNDI), .D(D1), 
    .Z(\ps2/i15913/SLICE_463/ps2/i15913/SLICE_463_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40363 \ps2/i15913/GATE ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(\ps2/i15913/SLICE_463/ps2/i15913/GATE_H0 ));
  selmux2 \ps2/i15913/SLICE_463_K0K1MUX ( 
    .D0(\ps2/i15913/SLICE_463/ps2/i15913/GATE_H0 ), 
    .D1(\ps2/i15913/SLICE_463/ps2/i15913/SLICE_463_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40362 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCCAA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40363 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hAA88) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_f2_i16065_SLICE_464 ( input D1, C1, A1, D0, C0, B0, A0, M0, output 
    OFX0 );
  wire   GNDI, \usb_f2/i16065/SLICE_464/usb_f2/i16065/SLICE_464_K1_H1 , 
         \usb_f2/i16065/SLICE_464/usb_f2/i16065/GATE_H0 ;

  lut40364 \usb_f2/i16065/SLICE_464_K1 ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(\usb_f2/i16065/SLICE_464/usb_f2/i16065/SLICE_464_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40365 \usb_f2/i16065/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\usb_f2/i16065/SLICE_464/usb_f2/i16065/GATE_H0 ));
  selmux2 \usb_f2/i16065/SLICE_464_K0K1MUX ( 
    .D0(\usb_f2/i16065/SLICE_464/usb_f2/i16065/GATE_H0 ), 
    .D1(\usb_f2/i16065/SLICE_464/usb_f2/i16065/SLICE_464_K1_H1 ), .SD(M0), 
    .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40364 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0050) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40365 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0001) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_f2_i15951_SLICE_465 ( input D1, B1, A1, D0, C0, B0, A0, M0, output 
    OFX0 );
  wire   GNDI, \usb_f2/i15951/SLICE_465/usb_f2/i15951/SLICE_465_K1_H1 , 
         \usb_f2/i15951/SLICE_465/usb_f2/i15951/GATE_H0 ;

  lut40366 \usb_f2/i15951/SLICE_465_K1 ( .A(A1), .B(B1), .C(GNDI), .D(D1), 
    .Z(\usb_f2/i15951/SLICE_465/usb_f2/i15951/SLICE_465_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40367 \usb_f2/i15951/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\usb_f2/i15951/SLICE_465/usb_f2/i15951/GATE_H0 ));
  selmux2 \usb_f2/i15951/SLICE_465_K0K1MUX ( 
    .D0(\usb_f2/i15951/SLICE_465/usb_f2/i15951/GATE_H0 ), 
    .D1(\usb_f2/i15951/SLICE_465/usb_f2/i15951/SLICE_465_K1_H1 ), .SD(M0), 
    .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40366 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h1100) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40367 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0001) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_f2_i15931_SLICE_466 ( input D1, C1, B1, A1, D0, C0, B0, A0, M0, 
    output OFX0 );
  wire   \usb_f2/i15931/SLICE_466/usb_f2/i15931/SLICE_466_K1_H1 , 
         \usb_f2/i15931/SLICE_466/usb_f2/i15931/GATE_H0 ;

  lut40368 \usb_f2/i15931/SLICE_466_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\usb_f2/i15931/SLICE_466/usb_f2/i15931/SLICE_466_K1_H1 ));
  lut40369 \usb_f2/i15931/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\usb_f2/i15931/SLICE_466/usb_f2/i15931/GATE_H0 ));
  selmux2 \usb_f2/i15931/SLICE_466_K0K1MUX ( 
    .D0(\usb_f2/i15931/SLICE_466/usb_f2/i15931/GATE_H0 ), 
    .D1(\usb_f2/i15931/SLICE_466/usb_f2/i15931/SLICE_466_K1_H1 ), .SD(M0), 
    .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40368 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0004) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40369 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0006) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module ps1_i15891_SLICE_467 ( input C1, B1, A1, D0, C0, B0, M0, output OFX0 );
  wire   GNDI, \ps1/i15891/SLICE_467/ps1/i15891/SLICE_467_K1_H1 , 
         \ps1/i15891/SLICE_467/ps1/i15891/GATE_H0 ;

  lut40370 \ps1/i15891/SLICE_467_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\ps1/i15891/SLICE_467/ps1/i15891/SLICE_467_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40371 \ps1/i15891/GATE ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(\ps1/i15891/SLICE_467/ps1/i15891/GATE_H0 ));
  selmux2 \ps1/i15891/SLICE_467_K0K1MUX ( 
    .D0(\ps1/i15891/SLICE_467/ps1/i15891/GATE_H0 ), 
    .D1(\ps1/i15891/SLICE_467/ps1/i15891/SLICE_467_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40370 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCACA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40371 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCCC0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_l2_i15971_SLICE_468 ( input D1, C1, B1, A1, D0, C0, B0, A0, M0, 
    output OFX0 );
  wire   \usb_l2/i15971/SLICE_468/usb_l2/i15971/SLICE_468_K1_H1 , 
         \usb_l2/i15971/SLICE_468/usb_l2/i15971/GATE_H0 ;

  lut40372 \usb_l2/i15971/SLICE_468_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\usb_l2/i15971/SLICE_468/usb_l2/i15971/SLICE_468_K1_H1 ));
  lut40373 \usb_l2/i15971/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\usb_l2/i15971/SLICE_468/usb_l2/i15971/GATE_H0 ));
  selmux2 \usb_l2/i15971/SLICE_468_K0K1MUX ( 
    .D0(\usb_l2/i15971/SLICE_468/usb_l2/i15971/GATE_H0 ), 
    .D1(\usb_l2/i15971/SLICE_468/usb_l2/i15971/SLICE_468_K1_H1 ), .SD(M0), 
    .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40372 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hBAAB) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40373 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hAAAB) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_l1_i15977_SLICE_469 ( input D1, C1, B1, A1, D0, C0, B0, M0, output 
    OFX0 );
  wire   \usb_l1/i15977/SLICE_469/usb_l1/i15977/SLICE_469_K1_H1 , GNDI, 
         \usb_l1/i15977/SLICE_469/usb_l1/i15977/GATE_H0 ;

  lut40365 \usb_l1/i15977/SLICE_469_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\usb_l1/i15977/SLICE_469/usb_l1/i15977/SLICE_469_K1_H1 ));
  lut40374 \usb_l1/i15977/GATE ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(\usb_l1/i15977/SLICE_469/usb_l1/i15977/GATE_H0 ));
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \usb_l1/i15977/SLICE_469_K0K1MUX ( 
    .D0(\usb_l1/i15977/SLICE_469/usb_l1/i15977/GATE_H0 ), 
    .D1(\usb_l1/i15977/SLICE_469/usb_l1/i15977/SLICE_469_K1_H1 ), .SD(M0), 
    .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40374 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0300) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_l1_i15975_SLICE_470 ( input D1, C1, B1, A1, D0, C0, B0, A0, M0, 
    output OFX0 );
  wire   \usb_l1/i15975/SLICE_470/usb_l1/i15975/SLICE_470_K1_H1 , 
         \usb_l1/i15975/SLICE_470/usb_l1/i15975/GATE_H0 ;

  lut40375 \usb_l1/i15975/SLICE_470_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\usb_l1/i15975/SLICE_470/usb_l1/i15975/SLICE_470_K1_H1 ));
  lut40376 \usb_l1/i15975/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\usb_l1/i15975/SLICE_470/usb_l1/i15975/GATE_H0 ));
  selmux2 \usb_l1/i15975/SLICE_470_K0K1MUX ( 
    .D0(\usb_l1/i15975/SLICE_470/usb_l1/i15975/GATE_H0 ), 
    .D1(\usb_l1/i15975/SLICE_470/usb_l1/i15975/SLICE_470_K1_H1 ), .SD(M0), 
    .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40375 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0002) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40376 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0102) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_l1_i15973_SLICE_471 ( input D1, C1, A1, D0, C0, B0, A0, M0, output 
    OFX0 );
  wire   GNDI, \usb_l1/i15973/SLICE_471/usb_l1/i15973/SLICE_471_K1_H1 , 
         \usb_l1/i15973/SLICE_471/usb_l1/i15973/GATE_H0 ;

  lut40377 \usb_l1/i15973/SLICE_471_K1 ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(\usb_l1/i15973/SLICE_471/usb_l1/i15973/SLICE_471_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40288 \usb_l1/i15973/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\usb_l1/i15973/SLICE_471/usb_l1/i15973/GATE_H0 ));
  selmux2 \usb_l1/i15973/SLICE_471_K0K1MUX ( 
    .D0(\usb_l1/i15973/SLICE_471/usb_l1/i15973/GATE_H0 ), 
    .D1(\usb_l1/i15973/SLICE_471/usb_l1/i15973/SLICE_471_K1_H1 ), .SD(M0), 
    .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40377 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0005) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_l1_i15969_SLICE_472 ( input C1, B1, A1, D0, C0, B0, A0, M0, output 
    OFX0 );
  wire   GNDI, \usb_l1/i15969/SLICE_472/usb_l1/i15969/SLICE_472_K1_H1 , 
         \usb_l1/i15969/SLICE_472/usb_l1/i15969/GATE_H0 ;

  lut40378 \usb_l1/i15969/SLICE_472_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\usb_l1/i15969/SLICE_472/usb_l1/i15969/SLICE_472_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40379 \usb_l1/i15969/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\usb_l1/i15969/SLICE_472/usb_l1/i15969/GATE_H0 ));
  selmux2 \usb_l1/i15969/SLICE_472_K0K1MUX ( 
    .D0(\usb_l1/i15969/SLICE_472/usb_l1/i15969/GATE_H0 ), 
    .D1(\usb_l1/i15969/SLICE_472/usb_l1/i15969/SLICE_472_K1_H1 ), .SD(M0), 
    .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40378 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0101) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40379 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0002) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_l1_i15945_SLICE_473 ( input C1, B1, A1, D0, C0, B0, A0, M0, output 
    OFX0 );
  wire   GNDI, \usb_l1/i15945/SLICE_473/usb_l1/i15945/SLICE_473_K1_H1 , 
         \usb_l1/i15945/SLICE_473/usb_l1/i15945/GATE_H0 ;

  lut40355 \usb_l1/i15945/SLICE_473_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\usb_l1/i15945/SLICE_473/usb_l1/i15945/SLICE_473_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40365 \usb_l1/i15945/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\usb_l1/i15945/SLICE_473/usb_l1/i15945/GATE_H0 ));
  selmux2 \usb_l1/i15945/SLICE_473_K0K1MUX ( 
    .D0(\usb_l1/i15945/SLICE_473/usb_l1/i15945/GATE_H0 ), 
    .D1(\usb_l1/i15945/SLICE_473/usb_l1/i15945/SLICE_473_K1_H1 ), .SD(M0), 
    .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module usb_l3_i15949_SLICE_474 ( input D1, C1, B1, A1, D0, C0, B0, A0, M0, 
    output OFX0 );
  wire   \usb_l3/i15949/SLICE_474/usb_l3/i15949/SLICE_474_K1_H1 , 
         \usb_l3/i15949/SLICE_474/usb_l3/i15949/GATE_H0 ;

  lut40380 \usb_l3/i15949/SLICE_474_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\usb_l3/i15949/SLICE_474/usb_l3/i15949/SLICE_474_K1_H1 ));
  lut40381 \usb_l3/i15949/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\usb_l3/i15949/SLICE_474/usb_l3/i15949/GATE_H0 ));
  selmux2 \usb_l3/i15949/SLICE_474_K0K1MUX ( 
    .D0(\usb_l3/i15949/SLICE_474/usb_l3/i15949/GATE_H0 ), 
    .D1(\usb_l3/i15949/SLICE_474/usb_l3/i15949/SLICE_474_K1_H1 ), .SD(M0), 
    .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40380 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0020) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40381 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0021) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_475 ( input D1, C1, D0, C0, M1, M0, CE, CLK, output F0, Q0, F1, 
    Q1 );
  wire   GNDI, VCCI, CE_NOTIN, CLK_NOTIN, M1_dly, CLK_dly, M0_dly, CE_dly;

  lut40382 \rng1/r2_c1/mem_0_0 ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40383 \rng1/r2_c2/mem_0_0 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0005 \ps4/rnd_reg_i0_i3 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_NOTIN), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CE_INVERTERIN( .I(CE_dly), .Z(CE_NOTIN));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  vmuxregsre0005 \ps4/rnd_reg_i0_i2 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_NOTIN), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (negedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (negedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40382 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFF0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40383 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0FFF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_476 ( input B1, A1, D0, B0, M1, M0, CE, CLK, output F0, Q0, F1, 
    Q1 );
  wire   GNDI, VCCI, CE_NOTIN, CLK_NOTIN, M1_dly, CLK_dly, M0_dly, CE_dly;

  lut40384 \rng1/r1_c1/mem_0_0 ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40385 \rng1/r1_c2/mem_0_0 ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  vmuxregsre0005 \ps4/rnd_reg_i0_i1 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_NOTIN), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CE_INVERTERIN( .I(CE_dly), .Z(CE_NOTIN));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  vmuxregsre0005 \ps4/rnd_reg_i0_i0 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_NOTIN), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (negedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (negedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40384 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hEEEE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40385 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h33FF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_l4_SLICE_477 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40386 \usb_l4/i15748_4_lut_rep_251 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40387 \usb_l4/i1_2_lut_rep_162_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40386 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0001) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40387 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFFE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_f2_SLICE_478 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40388 \usb_f2/i13487_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40075 \usb_f2/i4_4_lut_rep_213 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40388 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h00EF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_l2_SLICE_479 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40389 \usb_l2/i3_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40390 \usb_l2/i1_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40389 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFFD) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40390 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h3332) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_l1_SLICE_480 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40343 \usb_l1/i4_4_lut_rep_257 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40391 \usb_l1/i1_3_lut_4_lut_adj_64 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40391 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hA600) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_l1_SLICE_481 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40392 \usb_l1/i1_2_lut_3_lut_4_lut_adj_76 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40393 \usb_l1/i2_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40392 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h5554) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40393 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFFB) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_l4_SLICE_482 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40394 \usb_l4/i3_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40390 \usb_l4/i1_2_lut_3_lut_4_lut_adj_122 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40394 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFEF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_l4_SLICE_483 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40221 \usb_l4/i2_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40395 \usb_l4/i2_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40395 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8088) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_f2_SLICE_484 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40396 \usb_f2/i1_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40397 \usb_f2/i22_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40396 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFF03) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40397 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h3A1A) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_f2_SLICE_485 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40398 \usb_f2/i2_3_lut_rep_164_3_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40399 \usb_f2/i15641_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40398 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0032) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40399 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h00CE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_l2_SLICE_486 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40400 \usb_l2/i15770_3_lut_rep_175_4_lut_4_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40401 \usb_l2/i9650_2_lut_rep_211_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40400 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hC501) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40401 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h00A0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_l2_SLICE_487 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40402 \usb_l2/i1_2_lut_rep_220_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40403 \usb_l2/i1_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40402 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0202) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40403 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h4445) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_l1_SLICE_488 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40404 \usb_l1/i1_4_lut_adj_67 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40405 \usb_l1/i15268_2_lut_3_lut_4_lut_4_lut_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40404 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFF10) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40405 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFFE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_l1_SLICE_489 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40406 \usb_l1/debug1_1__N_234_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40407 \usb_l1/i1_4_lut_4_lut_adj_57 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40406 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0510) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40407 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h3032) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_l1_SLICE_490 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40408 \usb_l1/i1_4_lut_adj_74 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40409 \usb_l1/i1_2_lut_rep_231_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40408 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h3222) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40409 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0404) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_l1_SLICE_491 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40410 \usb_l1/i13351_2_lut_rep_203_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40411 \usb_l1/i1_3_lut_4_lut_adj_66 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40410 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF0F1) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40411 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hA802) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_l3_SLICE_492 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40412 \usb_l3/i13318_2_lut_rep_165_3_lut ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40060 \usb_l3/i4_4_lut_rep_233 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40412 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFDFD) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_f1_SLICE_493 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40413 \usb_f1/i2_2_lut_rep_182_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40414 \usb_f1/i1_4_lut_adj_34 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40413 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFFB) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40414 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h1F00) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_f1_SLICE_494 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40405 \usb_f1/i1_2_lut_rep_254_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40415 \usb_f1/i21_3_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40415 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hEAEE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_f1_SLICE_495 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40416 \usb_f1/i10172_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40417 \usb_f1/i1_2_lut_rep_245_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40416 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF0E0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40417 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFFE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_f1_SLICE_496 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40418 \usb_f1/i1_2_lut_3_lut_4_lut_adj_40 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40419 \usb_f1/i3_4_lut_rep_319 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40418 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFAFB) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40419 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0200) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_f1_SLICE_497 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40420 \usb_f1/i4_4_lut_rep_248 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40421 \usb_f1/i13256_2_lut_rep_167_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40420 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFFE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40421 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFAF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_498 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40420 \usb_f1/i4_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40422 i1363_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40422 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF0CC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_499 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40423 \usb_l1/i7127_2_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40424 \usb_l4/n66_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40423 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hDCDF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40424 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFB8) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_l4_SLICE_500 ( input D1, C1, B1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40425 \usb_l4/i2_3_lut_rep_304 ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40426 \usb_l4/i1_2_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40425 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFFC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40426 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h1100) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_l4_SLICE_501 ( input D1, C1, B1, A1, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40427 \usb_l4/i15791_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40102 \usb_l4/i9840_2_lut_rep_322 ( .A(GNDI), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40427 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF2F7) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_502 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40428 \usb_l2/i15602_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40429 \usb_l4/i9620_2_lut ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40428 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCDFD) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40429 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hEEEE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_l4_SLICE_503 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40430 \usb_l4/i1_2_lut_3_lut_adj_131 ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40431 \usb_l4/i15843_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40430 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h00FA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40431 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0F02) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_l4_SLICE_504 ( input B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40429 \usb_l4/equal_1690_i4_2_lut_rep_305 ( .A(A1), .B(B1), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40432 \usb_l4/i1_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40432 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFC54) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_l4_SLICE_505 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40343 \usb_l4/i1_2_lut_rep_253_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40433 \usb_l4/i1_4_lut_adj_123 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40433 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h00DC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_l4_SLICE_506 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40434 \usb_l4/i1_2_lut_rep_183_4_lut_4_lut_4_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40435 \usb_l4/i1_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40434 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFDFE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40435 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0D0F) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_l4_SLICE_507 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40436 \usb_l4/i15778_2_lut_rep_250_3_lut ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40437 \usb_l4/i15760_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40436 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0101) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40437 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h070F) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_l4_SLICE_508 ( input D1, C1, B1, A1, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40438 \usb_l4/i15695_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40439 \usb_l4/i1_2_lut_adj_127 ( .A(GNDI), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40438 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hD000) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40439 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF3F3) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_l4_SLICE_509 ( input B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40062 \usb_l4/i1_2_lut_adj_137 ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40440 \usb_l4/i1_2_lut_rep_230_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40440 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFEF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_l4_SLICE_510 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40060 \usb_l4/i4_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40441 \usb_l4/i15570_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40441 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0051) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_l4_SLICE_511 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40442 \usb_l4/i13570_2_lut_rep_198_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40331 \usb_l4/i1_2_lut_adj_135 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40442 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCCCD) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_l4_SLICE_512 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40443 \usb_l4/i4_4_lut_adj_136 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40444 \usb_l4/i5_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40443 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFFE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40444 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFFC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_l4_SLICE_513 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40445 \usb_l4/i15558_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40446 \usb_l4/i39_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40445 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF0FB) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40446 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h5C5C) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_514 ( input D1, C1, B1, C0, B0, A0, M1, M0, CE, CLK, output F0, 
    Q0, F1, Q1 );
  wire   GNDI, VCCI, CE_NOTIN, CLK_NOTIN, M1_dly, CLK_dly, M0_dly, CE_dly;

  lut40425 \ps4/i2_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40447 \ps4/i15630_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  vmuxregsre0005 \ps3/rnd_reg_i0_i1 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_NOTIN), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CE_INVERTERIN( .I(CE_dly), .Z(CE_NOTIN));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  vmuxregsre0005 \ps3/rnd_reg_i0_i0 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_NOTIN), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (negedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (negedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40447 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h1515) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module ps4_SLICE_515 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40448 \ps4/i15417_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40449 \ps4/i23_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40448 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFFE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40449 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF1F0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module ps4_SLICE_516 ( input C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40058 \ps4/i1_2_lut_rep_262 ( .A(GNDI), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40276 \ps4/i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ps4_SLICE_517 ( input C1, A1, D0, C0, B0, A0, M0, CE, CLK, output F0, 
    Q0, F1 );
  wire   GNDI, VCCI, CLK_NOTIN, M0_dly, CLK_dly, CE_dly;

  lut40054 \ps4/n21155_bdd_2_lut ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40450 \ps4/reset_c_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0005 \ps4/l_out_59 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (negedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40450 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0081) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module ps4_SLICE_518 ( input D1, C1, A1, D0, C0, B0, A0, M0, CE, CLK, output 
    F0, Q0, F1 );
  wire   GNDI, VCCI, CLK_NOTIN, M0_dly, CLK_dly, CE_dly;

  lut40451 \ps4/i2_2_lut_rep_209_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40452 \ps4/i15789_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0005 \ps4/answer_60 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (negedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40451 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0A00) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40452 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFF7F) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_519 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40139 i4_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40453 i528_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40453 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hAEAA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_520 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40454 i5_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40455 i530_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40454 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFEFE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40455 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hBAAA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_521 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40443 i4_4_lut_adj_149( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40456 i532_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40456 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFF40) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module dis2_SLICE_522 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40457 \dis2/i2_4_lut_adj_118 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40458 \dis2/i603_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40457 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFF7F) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40458 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hAAAB) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module dis2_SLICE_523 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40420 \dis2/i14_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40343 \dis2/i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module dis2_SLICE_524 ( input C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40054 \dis2/i5_2_lut ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40417 \dis2/i13_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module dis2_SLICE_525 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40265 \dis2/i2_2_lut_adj_121 ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40110 \dis2/i10_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_526 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40417 i4_4_lut_adj_156( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40459 i526_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40459 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFF08) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module ps3_SLICE_527 ( input C1, A1, D0, C0, B0, A0, M0, CE, LSR, CLK, output 
    F0, Q0, F1 );
  wire   GNDI, VCCI, CLK_NOTIN, M0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40460 \ps3/i5952_2_lut_rep_185 ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40461 \ps3/i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0082 \ps3/clk_dis_54 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_NOTIN), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (negedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40460 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hAFAF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40461 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFFE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_528 ( input D1, C1, A1, D0, C0, B0, M0, CE, CLK, output F0, Q0, 
    F1 );
  wire   GNDI, VCCI, CE_NOTIN, CLK_NOTIN, M0_dly, CLK_dly, CE_dly;

  lut40462 \ps3/i2_3_lut_rep_294 ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40463 \ps3/i15678_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0005 \ps2/rnd_reg_i0_i4 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_NOTIN), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CE_INVERTERIN( .I(CE_dly), .Z(CE_NOTIN));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (negedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40462 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFFA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40463 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h003F) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_529 ( input D1, B1, D0, C0, B0, A0, M1, M0, CE, CLK, output F0, 
    Q0, F1, Q1 );
  wire   GNDI, VCCI, CE_NOTIN, CLK_NOTIN, M1_dly, CLK_dly, M0_dly, CE_dly;

  lut40057 \ps3/i15664_2_lut ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40464 \ps3/i15660_2_lut_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre0005 \ps2/rnd_reg_i0_i3 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_NOTIN), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CE_INVERTERIN( .I(CE_dly), .Z(CE_NOTIN));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  vmuxregsre0005 \ps2/rnd_reg_i0_i2 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_NOTIN), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (negedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (negedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40464 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0010) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module ps3_SLICE_530 ( input D1, C1, B1, A1, D0, A0, output F0, F1 );
  wire   GNDI;

  lut40465 \ps3/i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40063 \ps3/i570_2_lut_rep_310 ( .A(A0), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40465 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hAAEA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module ps3_SLICE_531 ( input B1, A1, D0, C0, B0, A0, M0, CE, CLK, output F0, 
    Q0, F1 );
  wire   GNDI, VCCI, CLK_NOTIN, M0_dly, CLK_dly, CE_dly;

  lut40429 \ps3/n21153_bdd_2_lut ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40466 \ps3/reset_c_bdd_4_lut_15889 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre0005 \ps3/l_out_59 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (negedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40466 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h2001) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_532 ( input C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40467 \usb_l1/i1_2_lut ( .A(GNDI), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40468 \dis1/i15735_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40467 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCFCF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40468 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0007) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_533 ( input D1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40469 \usb_l3/i15726_2_lut_rep_308 ( .A(A1), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40470 \dis1/i1_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40469 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0055) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40470 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFCEC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module dis1_SLICE_534 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40471 \dis1/i2_4_lut_adj_109 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40472 \dis1/i599_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40471 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF7FF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40472 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF0F1) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module dis1_SLICE_535 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40473 \dis1/i1_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40474 \dis1/i41_3_lut_rep_177 ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40473 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCCFD) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40474 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hB8B8) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_536 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40475 \usb_f1/i1_4_lut_adj_33 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40085 \dis1/i1_2_lut_rep_295 ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40475 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFF0E) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_537 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40476 \usb_f1/i15639_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40477 \dis1/i1_2_lut_rep_255_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40476 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h00F2) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40477 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h00FC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_538 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40478 \usb_f1/i2_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40075 \dis1/i2_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40478 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFBF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module dis1_SLICE_539 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40275 \dis1/i14_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40420 \dis1/i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module dis1_SLICE_540 ( input D1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40085 \dis1/i5_2_lut ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40228 \dis1/i13_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_541 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40479 \usb_f1/i42_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40480 \dis1/i15819_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40479 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hAAFC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40480 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hAFBB) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_542 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40481 \usb_f2/i15832_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40085 \dis1/i1_2_lut_rep_321 ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40481 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF1FB) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module dis1_SLICE_543 ( input C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40102 \dis1/i2_2_lut ( .A(GNDI), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40275 \dis1/i10_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_544 ( input D1, B1, A1, D0, C0, B0, M0, CE, CLK, output F0, Q0, 
    F1 );
  wire   GNDI, VCCI, CE_NOTIN, CLK_NOTIN, M0_dly, CLK_dly, CE_dly;

  lut40482 \ps2/i2_3_lut ( .A(A1), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40483 \ps2/i15681_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0005 \ps1/rnd_reg_i0_i4 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_NOTIN), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CE_INVERTERIN( .I(CE_dly), .Z(CE_NOTIN));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (negedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40482 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFEE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40483 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0333) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module ps2_SLICE_545 ( input D1, C1, B1, A1, D0, C0, M0, CE, CLK, output F0, 
    Q0, F1 );
  wire   GNDI, VCCI, CLK_NOTIN, M0_dly, CLK_dly, CE_dly;

  lut40484 \ps2/reset_c_bdd_4_lut_15888 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40265 \ps2/n21151_bdd_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0005 \ps2/l_out_59 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (negedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40484 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h4001) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module ps2_SLICE_546 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40485 \ps2/i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40267 \ps2/i588_2_lut_rep_270 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40485 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCCEC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_f2_SLICE_547 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40486 \usb_f2/i1_2_lut_4_lut_4_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40487 \usb_f2/i1_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40486 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0002) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40487 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCF8A) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_f2_SLICE_548 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40488 \usb_f2/i2_3_lut_4_lut_adj_100 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40331 \usb_f2/i1_2_lut_rep_289 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40488 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0100) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_f2_SLICE_549 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40489 \usb_f2/i1_4_lut_adj_103 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40490 \usb_f2/i1_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40489 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF544) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40490 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0010) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_f2_SLICE_550 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40491 \usb_f2/i1_4_lut_adj_104 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40492 \usb_f2/i1_2_lut_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40491 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0E0A) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40492 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h00FA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_f2_SLICE_551 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40493 \usb_f2/i4_4_lut_adj_97 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40441 \usb_f2/i1_4_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40493 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFFE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_f2_SLICE_552 ( input D1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40085 \usb_f2/i1_2_lut_rep_266 ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40075 \usb_f2/i15397_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module usb_f2_SLICE_553 ( input C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40058 \usb_f2/equal_25_i7_2_lut_rep_268 ( .A(GNDI), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40494 \usb_f2/i1_3_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40494 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h33FB) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_f2_SLICE_554 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40105 \usb_f2/i15303_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40495 \usb_f2/i15627_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40495 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF351) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_f2_SLICE_555 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40338 \usb_f2/i4_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40496 \usb_f2/i5_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40496 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFFA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_f2_SLICE_556 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40497 \usb_f2/i9197_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40339 \usb_f2/i1_2_lut_rep_267 ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40497 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFE32) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_557 ( input D1, C1, B1, A1, D0, A0, output F0, F1 );
  wire   GNDI;

  lut40498 \usb_l1/i1_3_lut_rep_163_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40499 \usb_f2/i1_2_lut_rep_187 ( .A(A0), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40498 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h00FD) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40499 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFF55) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_f2_SLICE_558 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40500 \usb_f2/i15560_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40501 \usb_f2/i6701_4_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40500 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCCFD) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40501 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hAFA0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_559 ( input D1, C1, A1, D0, C0, A0, M1, M0, LSR, CLK, output F0, 
    Q0, F1, Q1 );
  wire   GNDI, VCCI, M1_dly, CLK_dly, M0_dly, LSR_dly;

  lut40253 \ps1/i2_3_lut_rep_311 ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40502 \ps1/i15670_2_lut_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre0503 leds_i4( .D0(M1_dly), .D1(VCCI), .SD(GNDI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0503 leds_i3( .D0(M0_dly), .D1(VCCI), .SD(GNDI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40502 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0005) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module vmuxregsre0503 ( input D0, D1, SD, SP, CK, LSR, output Q );

  FL1P3JY INST01( .D0(D0), .D1(D1), .SP(SP), .CK(CK), .SD(SD), .PD(LSR), .Q(Q));
  defparam INST01.GSR = "ENABLED";
endmodule

module ps1_SLICE_560 ( input D1, C1, B1, A1, C0, A0, M0, CE, CLK, output F0, 
    Q0, F1 );
  wire   GNDI, VCCI, CLK_NOTIN, M0_dly, CLK_dly, CE_dly;

  lut40504 \ps1/reset_c_bdd_4_lut_15887 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40054 \ps1/n21146_bdd_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0005 \ps1/l_out_59 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (negedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40504 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0081) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module ps1_SLICE_561 ( input D1, C1, B1, A1, C0, A0, M0, CE, LSR, CLK, output 
    F0, Q0, F1 );
  wire   GNDI, VCCI, CLK_NOTIN, M0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40505 \ps1/i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40076 \ps1/i557_2_lut_rep_275 ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0082 \ps1/clk_dis_54 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_NOTIN), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (negedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40505 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hDCCC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module ps1_SLICE_562 ( input C1, B1, D0, C0, B0, A0, M0, CE, CLK, output F0, 
    Q0, F1 );
  wire   GNDI, VCCI, CLK_NOTIN, M0_dly, CLK_dly, CE_dly;

  lut40467 \ps1/i5948_2_lut_rep_193 ( .A(GNDI), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40086 \ps1/i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0005 \ps1/answer_60 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (negedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module usb_l2_SLICE_563 ( input D1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40073 \usb_l2/i1_2_lut_rep_272 ( .A(A1), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40461 \usb_l2/i10192_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module usb_l2_SLICE_564 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40443 \usb_l2/i4_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40506 \usb_l2/i15545_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40506 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0203) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_l2_SLICE_565 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40507 \usb_l2/i1_2_lut_rep_191_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40508 \usb_l2/i15702_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40507 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFFE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40508 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h00BA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_l2_SLICE_566 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40509 \usb_l2/i1_3_lut_4_lut_adj_89 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40125 \usb_l2/i21_3_lut_rep_166 ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40509 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFF31) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_l2_SLICE_567 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40510 \usb_l2/i1_4_lut_adj_91 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40085 \usb_l2/i1_2_lut_rep_313 ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40510 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hAFAE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_l2_SLICE_568 ( input D1, C1, B1, A1, D0, A0, output F0, F1 );
  wire   GNDI;

  lut40511 \usb_l2/i1_2_lut_rep_168_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40073 \usb_l2/i1_2_lut ( .A(A0), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40511 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFCD) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_l2_SLICE_569 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40512 \usb_l2/i15714_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40513 \usb_l2/i1_2_lut_2_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40512 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h00CE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40513 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h3322) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_570 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40514 \usb_l1/i1_4_lut_4_lut_adj_56 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40515 \usb_l2/i1_2_lut_rep_226_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40514 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h5510) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40515 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0044) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_l2_SLICE_571 ( input B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40429 \usb_l2/equal_30_i7_2_lut_rep_271 ( .A(A1), .B(B1), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40516 \usb_l2/i20_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40516 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFE02) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_l2_SLICE_572 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40517 \usb_l2/i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40518 \usb_l2/i4433_3_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40517 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hA8FC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40518 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0040) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_573 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40519 \usb_l1/i1_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40520 \usb_l2/i15732_4_lut_rep_218 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40519 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h1333) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40520 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0001) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_l2_SLICE_574 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40521 \usb_l2/i30_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40387 \usb_l2/i1_2_lut_rep_217_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40521 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hDDD8) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_l2_SLICE_575 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40338 \usb_l2/i4_4_lut_adj_87 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40462 \usb_l2/i5_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module usb_l2_SLICE_576 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40522 \usb_l2/i16071/GATE ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40523 \usb_l2/i15959_then_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40522 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hE4E4) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40523 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h1010) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_l2_SLICE_577 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40524 \usb_l2/i2_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40525 \usb_l2/i15959_else_3_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40524 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFDF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40525 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0001) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_l1_SLICE_578 ( input D1, C1, B1, A1, D0, A0, output F0, F1 );
  wire   GNDI;

  lut40526 \usb_l1/i13358_2_lut_rep_180_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40117 \usb_l1/i1_2_lut_adj_54 ( .A(A0), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40526 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hEEEF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_l1_SLICE_579 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40527 \usb_l1/i15708_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40521 \usb_l1/i12478_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40527 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0105) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_l1_SLICE_580 ( input D1, C1, B1, A1, D0, A0, output F0, F1 );
  wire   GNDI;

  lut40275 \usb_l1/i1_2_lut_3_lut_4_lut_adj_73 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40073 \usb_l1/i1_2_lut_rep_282 ( .A(A0), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module usb_l1_SLICE_581 ( input C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40102 \usb_l1/i1_2_lut_rep_283 ( .A(GNDI), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40528 \usb_l1/i1_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40528 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0002) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_582 ( input C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40467 \usb_l3/state_2__I_0_i4_2_lut_rep_288 ( .A(GNDI), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40529 \usb_l1/i1_3_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40529 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h00FB) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_583 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40530 \usb_f1/i3_4_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40531 \usb_l1/i15675_3_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40530 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0010) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40531 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hE0EE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_l1_SLICE_584 ( input C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40467 \usb_l1/i1_2_lut_rep_303 ( .A(GNDI), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40532 \usb_l1/i1_3_lut_4_lut_4_lut_adj_55 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40532 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h5455) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_l1_SLICE_585 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40533 \usb_l1/i3_4_lut_adj_75 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40474 \usb_l1/i7104_3_lut_rep_200 ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40533 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFFE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_586 ( input C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40534 \usb_f1/i1_2_lut_rep_300 ( .A(GNDI), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40535 \usb_l1/i1_4_lut_4_lut_adj_58 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40534 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0C0C) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40535 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h4405) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_l1_SLICE_587 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40536 \usb_l1/i106_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40537 \usb_l1/i1_2_lut_rep_286 ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40536 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hA8FC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40537 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFCC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_l1_SLICE_588 ( input D1, C1, B1, A1, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40538 \usb_l1/state_0__bdd_4_lut_15909 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40102 \usb_l1/i1_2_lut_adj_65 ( .A(GNDI), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40538 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0411) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_l1_SLICE_589 ( input D1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40537 \usb_l1/i1_2_lut_adj_82 ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40152 \usb_l1/i1_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module usb_l1_SLICE_590 ( input C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40054 \usb_l1/i15344_2_lut ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40539 \usb_l1/i3_4_lut_adj_72 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40539 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h000B) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_l3_SLICE_591 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40540 \usb_l3/i41_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40293 \usb_l3/i3020_2_lut_rep_276 ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40540 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCCFA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_l3_SLICE_592 ( input D1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40117 \usb_l3/equal_25_i7_2_lut_rep_274 ( .A(A1), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40541 \usb_l3/i1_2_lut_3_lut_3_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40541 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0100) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_l3_SLICE_593 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40542 \usb_l3/i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40543 \usb_l3/n9_bdd_3_lut_3_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40542 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFCA8) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40543 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0002) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_l3_SLICE_594 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40544 \usb_l3/n21593_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40054 \usb_l3/equal_1869_i3_2_lut_rep_277 ( .A(A0), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40544 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCCFA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_l3_SLICE_595 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40461 \usb_l3/i4_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40545 \usb_l3/i15567_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40545 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h3100) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_l3_SLICE_596 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40101 \usb_l3/i4_4_lut_adj_45 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40546 \usb_l3/i5_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40546 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFEFE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_l3_SLICE_597 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40338 \usb_l3/i1_2_lut_rep_202_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40547 \usb_l3/i15542_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40547 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h00AE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_l3_SLICE_598 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40548 \usb_l3/i15810_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40549 \usb_l3/i1_2_lut_2_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40548 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h5504) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40549 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h5544) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_l3_SLICE_599 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40550 \usb_l3/i10971_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40551 \usb_l3/i1_4_lut_adj_48 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40550 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hAFA0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40551 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF531) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_l3_SLICE_600 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40552 \usb_l3/i15643_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40537 \usb_l3/i15320_2_lut_rep_323 ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40552 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFF27) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_l3_SLICE_601 ( input B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40047 \usb_l3/i15796_2_lut ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40553 \usb_l3/i15591_4_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40553 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0109) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_l3_SLICE_602 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40220 \usb_l3/i9151_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40533 \usb_l3/i1_2_lut_rep_194_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module usb_f1_SLICE_603 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40554 \usb_f1/i1_2_lut_3_lut_4_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40555 \usb_f1/i1_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40554 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0002) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40555 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFA32) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_f1_SLICE_604 ( input B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40429 \usb_f1/i1_2_lut_rep_312 ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40528 \usb_f1/i1_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module usb_f1_SLICE_605 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40158 \usb_f1/i1_2_lut_3_lut_4_lut_4_lut_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40496 \usb_f1/equal_1902_i8_2_lut_rep_244_3_lut ( .A(A0), .B(GNDI), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module usb_f1_SLICE_606 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40276 \usb_f1/i4_4_lut_adj_37 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40444 \usb_f1/i5_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module usb_f1_SLICE_607 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40265 \usb_f1/i1_2_lut_adj_38 ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40556 \usb_f1/i15574_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40556 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h000B) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_f2_SLICE_608 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40448 \usb_f2/i1_2_lut_rep_188_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40557 \usb_f2/i1_2_lut_3_lut_4_lut_adj_93 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40557 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0004) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_f2_SLICE_609 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40558 \usb_f2/i1_2_lut_rep_159_4_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40559 \usb_f2/i2_3_lut_4_lut_adj_94 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40558 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0100) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40559 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFF7) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_l2_SLICE_610 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40560 \usb_l2/i1_2_lut_rep_161_3_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40442 \usb_l2/i13435_2_lut_rep_195_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40560 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFFB) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_l1_SLICE_611 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40561 \usb_l1/i1_3_lut_4_lut_adj_63 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40562 \usb_l1/i15617_3_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40561 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCDCC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40562 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCD00) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_l1_SLICE_612 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40563 \usb_l1/i1_3_lut_4_lut_4_lut_adj_70 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40564 \usb_l1/i120_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40563 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFF0D) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40564 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCF45) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_l1_SLICE_613 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40565 \usb_l1/i3_4_lut_adj_81 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40566 \usb_l1/i2_3_lut_4_lut_adj_80 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40565 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFDF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40566 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0002) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_l3_SLICE_614 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40567 \usb_l3/i2_4_lut_adj_52 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40568 \usb_l3/i1_2_lut_3_lut_4_lut_adj_49 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40567 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFF7) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40568 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0002) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_l4_SLICE_615 ( input D1, C1, B1, A1, D0, B0, A0, CE, CLK, output F0, 
    Q0, F1 );
  wire   GNDI, VCCI, CE_dly, CLK_dly;

  lut40569 \usb_l4/i15584_3_lut_rep_181_3_lut_4_lut_4_lut_4_lut_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40570 \usb_l4/state_2__I_0_116_i5_2_lut_rep_249_3_lut ( .A(A0), .B(B0), 
    .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0005 \usb_l4/state_2461__i2 ( .D0(GNDI), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40569 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0901) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40570 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hBBFF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_l4_SLICE_616 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40557 \usb_l4/i1_2_lut_3_lut_4_lut_adj_132 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40571 \usb_l4/i1_2_lut_3_lut_4_lut_adj_129 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40571 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0002) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module ps2_SLICE_617 ( input D1, C1, B1, A1, D0, C0, A0, M0, CE, LSR, CLK, 
    output F0, Q0, F1 );
  wire   GNDI, VCCI, CLK_NOTIN, M0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40228 \ps2/i3196_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40253 \ps2/i3188_2_lut_rep_219_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0082 \ps2/clk_dis_54 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_NOTIN), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (negedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module usb_f2_SLICE_618 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40572 \usb_f2/i1_2_lut_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40557 \usb_f2/i1_2_lut_3_lut_4_lut_adj_92 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40572 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFF5F) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_l2_SLICE_619 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40573 \usb_l2/i1_2_lut_4_lut_adj_83 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40574 \usb_l2/i1_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40573 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0002) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40574 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0010) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_l1_SLICE_620 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40575 \usb_l1/i1_2_lut_rep_229_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40576 \usb_l1/i2_3_lut_rep_281 ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40575 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0010) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40576 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0050) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_l1_SLICE_621 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40577 \usb_l1/i1_2_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40578 \usb_l1/i15619_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40577 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCFFF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40578 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0BB0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_l3_SLICE_622 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40444 \usb_l3/i1_2_lut_rep_221_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40275 \usb_l3/st_cnt_1__bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module usb_f1_SLICE_623 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40579 \usb_f1/i1_2_lut_3_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40580 \usb_f1/i15830_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40579 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0019) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40580 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF3FF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_624 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40581 \usb_l1/i1_4_lut_4_lut_adj_59 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40383 \usb_l4/i1_2_lut_adj_130 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40581 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h5515) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_l4_SLICE_625 ( input D1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40582 \usb_l4/i124_3_lut ( .A(A1), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40582 \usb_l4/i125_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40582 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hAA66) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_626 ( input D1, B1, A1, D0, C0, B0, M1, M0, CE, CLK, output F0, 
    Q0, F1, Q1 );
  wire   GNDI, VCCI, CE_NOTIN, CLK_NOTIN, M1_dly, CLK_dly, M0_dly, CE_dly;

  lut40583 \ps4/i1_3_lut ( .A(A1), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40483 \ps4/i15633_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0005 \ps3/rnd_reg_i0_i3 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_NOTIN), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CE_INVERTERIN( .I(CE_dly), .Z(CE_NOTIN));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  vmuxregsre0005 \ps3/rnd_reg_i0_i2 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_NOTIN), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (negedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (negedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40583 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hEECC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module ps4_SLICE_627 ( input D1, C1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40584 \ps4/i3268_2_lut_rep_237_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40265 \ps4/i3260_2_lut_rep_292 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40584 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFFA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_628 ( input C1, B1, A1, B0, A0, M0, CE, CLK, output F0, Q0, F1 );
  wire   GNDI, VCCI, CE_NOTIN, CLK_NOTIN, M0_dly, CLK_dly, CE_dly;

  lut40585 \ps4/i15654_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40586 \ps4/i15657_2_lut ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  vmuxregsre0005 \ps3/rnd_reg_i0_i4 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_NOTIN), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CE_INVERTERIN( .I(CE_dly), .Z(CE_NOTIN));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (negedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40585 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0101) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40586 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h1111) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_629 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40587 \dis1/i2_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40588 i2_3_lut_adj_154( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40587 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0880) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40588 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hA55A) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module ps3_SLICE_630 ( input C1, B1, A1, D0, C0, M0, CE, CLK, output F0, Q0, 
    F1 );
  wire   GNDI, VCCI, CLK_NOTIN, M0_dly, CLK_dly, CE_dly;

  lut40334 \ps3/i3228_2_lut_rep_239_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40265 \ps3/i3220_2_lut_rep_293 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre0005 \ps3/answer_60 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (negedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module dis1_SLICE_631 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40589 \dis1/i2_3_lut_4_lut_adj_115 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40429 \dis1/i15378_2_lut ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40589 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hDD0D) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_632 ( input D1, C1, B1, A1, D0, C0, A0, M1, M0, CE, CLK, output 
    F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, CE_NOTIN, CLK_NOTIN, M1_dly, CLK_dly, M0_dly, CE_dly;

  lut40590 \ps2/i3991_4_lut_4_lut_rep_223 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40591 \ps2/i15622_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0005 \ps1/rnd_reg_i0_i1 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_NOTIN), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CE_INVERTERIN( .I(CE_dly), .Z(CE_NOTIN));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  vmuxregsre0005 \ps1/rnd_reg_i0_i0 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_NOTIN), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (negedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (negedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40590 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hA2A0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40591 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0555) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_633 ( input D1, C1, B1, D0, B0, M1, M0, CE, CLK, output F0, Q0, 
    F1, Q1 );
  wire   GNDI, VCCI, CE_NOTIN, CLK_NOTIN, M1_dly, CLK_dly, M0_dly, CE_dly;

  lut40592 \ps2/i15687_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40057 \ps2/i15673_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  vmuxregsre0005 \ps1/rnd_reg_i0_i3 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_NOTIN), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CE_INVERTERIN( .I(CE_dly), .Z(CE_NOTIN));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  vmuxregsre0005 \ps1/rnd_reg_i0_i2 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_NOTIN), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (negedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (negedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40592 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0003) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_f2_SLICE_634 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40405 \usb_f2/i2_3_lut_4_lut_adj_96 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40429 \usb_f2/i2768_2_lut_rep_260 ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module usb_f2_SLICE_635 ( input D1, C1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40593 \usb_f2/i124_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40594 \usb_f2/i125_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40593 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hA5F0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40594 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hBB44) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_636 ( input D1, C1, A1, D0, B0, A0, M1, M0, LSR, CLK, output F0, 
    Q0, F1, Q1 );
  wire   GNDI, VCCI, M1_dly, CLK_dly, M0_dly, LSR_dly;

  lut40595 \ps1/i15684_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40596 \ps1/i15615_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  vmuxregsre0503 leds_i2( .D0(M1_dly), .D1(VCCI), .SD(GNDI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0503 leds_i1( .D0(M0_dly), .D1(VCCI), .SD(GNDI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40595 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h005F) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40596 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0077) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_637 ( input D1, B1, A1, D0, A0, M1, M0, LSR, CLK, output F0, Q0, 
    F1, Q1 );
  wire   GNDI, VCCI, M1_dly, CLK_dly, M0_dly, LSR_dly;

  lut40309 \ps1/i3148_2_lut_rep_238_3_lut ( .A(A1), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40117 \ps1/i3140_2_lut_rep_291 ( .A(A0), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  vmuxregsre0503 leds_i6( .D0(M1_dly), .D1(VCCI), .SD(GNDI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0503 leds_i5( .D0(M0_dly), .D1(VCCI), .SD(GNDI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module usb_l2_SLICE_638 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40597 \usb_l2/i91_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40454 \usb_l2/i1_2_lut_rep_258_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40597 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF531) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_l2_SLICE_639 ( input C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40598 \usb_l2/i124_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40599 \usb_l2/i125_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40598 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hD2D2) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40599 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hDD22) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_l1_SLICE_640 ( input D1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40600 \usb_l1/i1_2_lut_rep_227_3_lut ( .A(A1), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40201 \usb_l1/i15336_2_lut_rep_241_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40600 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFEE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_l1_SLICE_641 ( input D1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40601 \usb_l1/i124_3_lut ( .A(A1), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40602 \usb_l1/i125_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40601 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCC66) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40602 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF05A) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_l3_SLICE_642 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40603 \usb_l3/i2_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40604 \usb_l3/i13687_2_lut_rep_232_3_lut ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40603 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0020) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40604 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hDFDF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_l3_SLICE_643 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40605 \usb_l3/i124_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40606 \usb_l3/i125_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40605 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hC6C6) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40606 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hA6A6) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_f1_SLICE_644 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40607 \usb_f1/i13264_2_lut_rep_160_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40265 \usb_f1/i1_2_lut_adj_36 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40607 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFEFF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_f1_SLICE_645 ( input C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40606 \usb_f1/i125_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40608 \usb_f1/i124_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40608 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF30C) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_646 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40609 i2_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40610 i3_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40609 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hA55A) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40610 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h6996) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_l4_SLICE_647 ( input D1, B1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40085 \usb_l4/i1_2_lut_rep_307 ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40067 \usb_l4/i1_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module usb_l4_SLICE_648 ( input D1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40117 \usb_l4/i1_2_lut_rep_306 ( .A(A1), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40611 \usb_l4/i1_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40611 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0100) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_649 ( input C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40144 \brain3/invert_I_0_2_lut ( .A(GNDI), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40612 i3_4_lut_adj_148( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40612 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h6996) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_650 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40613 \dis2/i2_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40614 i3_4_lut_adj_155( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40613 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h4080) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40614 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h6996) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_651 ( input B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40586 \usb_f1/i15536_2_lut_rep_324 ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40429 \dis2/i1_2_lut ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_652 ( input D1, C1, B1, C0, B0, A0, M1, M0, CE, CLK, output F0, 
    Q0, F1, Q1 );
  wire   GNDI, VCCI, CE_NOTIN, CLK_NOTIN, M1_dly, CLK_dly, M0_dly, CE_dly;

  lut40615 \ps3/i15625_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40616 \ps3/i13008_4_lut_else_1_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  vmuxregsre0005 \ps2/rnd_reg_i0_i1 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_NOTIN), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CE_INVERTERIN( .I(CE_dly), .Z(CE_NOTIN));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  vmuxregsre0005 \ps2/rnd_reg_i0_i0 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_NOTIN), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (negedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (negedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40615 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h003F) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40616 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8080) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_653 ( input C1, B1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40617 \usb_l1/i15705_2_lut_rep_285 ( .A(GNDI), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40085 \dis1/i1_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40617 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0303) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module dis1_SLICE_654 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40303 \dis1/i15409_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40537 \dis1/i2641_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ps2_SLICE_655 ( input D1, A1, D0, C0, M0, CE, CLK, output F0, Q0, F1 );
  wire   GNDI, VCCI, CLK_NOTIN, M0_dly, CLK_dly, CE_dly;

  lut40117 \ps2/i3180_2_lut_rep_269 ( .A(A1), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40331 \ps2/i1_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0005 \ps2/answer_60 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (negedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module usb_f2_SLICE_656 ( input D1, B1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40085 \usb_f2/i1_2_lut_adj_98 ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40047 \usb_f2/i3_2_lut ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_657 ( input C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40618 \ps1/i15668_2_lut_rep_302 ( .A(GNDI), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40619 \usb_f2/i1_4_lut_adj_99 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40618 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0303) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40619 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF3F2) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_l2_SLICE_658 ( input D1, C1, B1, A1, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40620 \usb_l2/i3781_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40058 \usb_l2/i3060_2_lut_rep_296 ( .A(GNDI), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40620 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0010) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_l2_SLICE_659 ( input B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40429 \usb_l2/i1_2_lut_adj_86 ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40429 \usb_l2/i4_2_lut ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module usb_l3_SLICE_660 ( input B1, A1, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40047 \usb_l3/i3_2_lut ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40102 \usb_l3/i1_2_lut ( .A(GNDI), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module usb_f1_SLICE_661 ( input C1, B1, A1, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40621 \usb_f1/i2_2_lut_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40058 \usb_f1/equal_25_i7_2_lut_rep_297 ( .A(GNDI), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40621 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFEFE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_f1_SLICE_662 ( input D1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40117 \usb_f1/i4_2_lut ( .A(A1), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40047 \usb_f1/i3_2_lut ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module usb_l1_SLICE_663 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40139 \usb_l1/i3_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40110 \usb_l1/i3_4_lut_adj_71 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module dis1_SLICE_664 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40448 \dis1/i9_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40537 \dis1/i1_2_lut_adj_110 ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module dis2_SLICE_665 ( input D1, B1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40537 \dis2/i1_2_lut_rep_173 ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40265 \dis2/i6_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module dis2_SLICE_666 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40228 \dis2/i9_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40293 \dis2/i1_2_lut_adj_119 ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module usb_l4_SLICE_667 ( input D1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40117 \usb_l4/i4_2_lut ( .A(A1), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40085 \usb_l4/i3_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_668 ( input C1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40293 \ps1/clk_in_I_0_2_lut ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40062 i15338_2_lut( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_669 ( input D1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40073 \ps4/clk_in_I_0_2_lut ( .A(A1), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40068 i15308_2_lut( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_670 ( input C1, B1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40102 \ps2/clk_in_I_0_2_lut ( .A(GNDI), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40266 i15284_2_lut( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module usb_l2_SLICE_671 ( input C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40622 \usb_l2/i16067/GATE ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40429 \usb_l2/equal_1847_i3_2_lut_rep_273 ( .A(A0), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40622 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCACA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_f1_SLICE_672 ( input D1, C1, B1, A1, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40623 \usb_f1/i1_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40058 \usb_f1/i2918_2_lut_rep_298 ( .A(GNDI), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40623 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hE100) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module usb_l4_SLICE_673 ( input D1, C1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40624 \usb_l4/i1_2_lut_rep_204_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40238 \usb_l4/i2_3_lut_2_lut ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40624 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFAF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_674 ( input C1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40625 \brain1/invert_I_0_2_lut ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40178 \brain2/invert_I_0_2_lut ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40625 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h5A5A) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module xor_out_5_ ( input PADDO, output xorout5 );

  xo2iobuf xor_out_pad_5( .I(PADDO), .PAD(xorout5));

  specify
    (PADDO => xorout5) = (0:0:0,0:0:0);
  endspecify

endmodule

module xo2iobuf ( input I, output PAD );

  OB INST5( .I(I), .O(PAD));
endmodule

module xor_out_6_ ( input PADDO, output xorout6 );

  xo2iobuf xor_out_pad_6( .I(PADDO), .PAD(xorout6));

  specify
    (PADDO => xorout6) = (0:0:0,0:0:0);
  endspecify

endmodule

module xor_out_7_ ( input PADDO, output xorout7 );

  xo2iobuf xor_out_pad_7( .I(PADDO), .PAD(xorout7));

  specify
    (PADDO => xorout7) = (0:0:0,0:0:0);
  endspecify

endmodule

module dis2_sync ( input PADDO, output dis2_sync );

  xo2iobuf0626 dis2_sync_pad( .I(PADDO), .PAD(dis2_sync));

  specify
    (PADDO => dis2_sync) = (0:0:0,0:0:0);
  endspecify

endmodule

module xo2iobuf0626 ( input I, output PAD );

  OB INST5( .I(I), .O(PAD));
endmodule

module dis2_pix ( input PADDO, output dis2_pix );

  xo2iobuf0627 dis2_pix_pad( .I(PADDO), .PAD(dis2_pix));

  specify
    (PADDO => dis2_pix) = (0:0:0,0:0:0);
  endspecify

endmodule

module xo2iobuf0627 ( input I, output PAD );

  OB INST5( .I(I), .O(PAD));
endmodule

module dis1_sync ( input PADDO, output dis1_sync );

  xo2iobuf0626 dis1_sync_pad( .I(PADDO), .PAD(dis1_sync));

  specify
    (PADDO => dis1_sync) = (0:0:0,0:0:0);
  endspecify

endmodule

module dis1_pix ( input PADDO, output dis1_pix );

  xo2iobuf0627 dis1_pix_pad( .I(PADDO), .PAD(dis1_pix));

  specify
    (PADDO => dis1_pix) = (0:0:0,0:0:0);
  endspecify

endmodule

module led7 ( input PADDO, output led7 );

  xo2iobuf0628 led7_pad( .I(PADDO), .PAD(led7));

  specify
    (PADDO => led7) = (0:0:0,0:0:0);
  endspecify

endmodule

module xo2iobuf0628 ( input I, output PAD );

  OB INST5( .I(I), .O(PAD));
endmodule

module leds_0_ ( input PADDO, output leds0 );

  xo2iobuf0629 leds_pad_0( .I(PADDO), .PAD(leds0));

  specify
    (PADDO => leds0) = (0:0:0,0:0:0);
  endspecify

endmodule

module xo2iobuf0629 ( input I, output PAD );

  OB INST5( .I(I), .O(PAD));
endmodule

module leds_1_ ( input PADDO, output leds1 );

  xo2iobuf0629 leds_pad_1( .I(PADDO), .PAD(leds1));

  specify
    (PADDO => leds1) = (0:0:0,0:0:0);
  endspecify

endmodule

module leds_2_ ( input PADDO, output leds2 );

  xo2iobuf0629 leds_pad_2( .I(PADDO), .PAD(leds2));

  specify
    (PADDO => leds2) = (0:0:0,0:0:0);
  endspecify

endmodule

module leds_3_ ( input PADDO, output leds3 );

  xo2iobuf0629 leds_pad_3( .I(PADDO), .PAD(leds3));

  specify
    (PADDO => leds3) = (0:0:0,0:0:0);
  endspecify

endmodule

module leds_4_ ( input PADDO, output leds4 );

  xo2iobuf0629 leds_pad_4( .I(PADDO), .PAD(leds4));

  specify
    (PADDO => leds4) = (0:0:0,0:0:0);
  endspecify

endmodule

module leds_5_ ( input PADDO, output leds5 );

  xo2iobuf0629 leds_pad_5( .I(PADDO), .PAD(leds5));

  specify
    (PADDO => leds5) = (0:0:0,0:0:0);
  endspecify

endmodule

module leds_6_ ( input PADDO, output leds6 );

  xo2iobuf0629 leds_pad_6( .I(PADDO), .PAD(leds6));

  specify
    (PADDO => leds6) = (0:0:0,0:0:0);
  endspecify

endmodule

module ps4_c ( input PADDO, output ps4_c );

  xo2iobuf0629 ps4_c_pad( .I(PADDO), .PAD(ps4_c));

  specify
    (PADDO => ps4_c) = (0:0:0,0:0:0);
  endspecify

endmodule

module ps4_d ( input PADDO, output ps4_d );

  xo2iobuf0629 ps4_d_pad( .I(PADDO), .PAD(ps4_d));

  specify
    (PADDO => ps4_d) = (0:0:0,0:0:0);
  endspecify

endmodule

module ps3_c ( input PADDO, output ps3_c );

  xo2iobuf0629 ps3_c_pad( .I(PADDO), .PAD(ps3_c));

  specify
    (PADDO => ps3_c) = (0:0:0,0:0:0);
  endspecify

endmodule

module ps3_d ( input PADDO, output ps3_d );

  xo2iobuf0629 ps3_d_pad( .I(PADDO), .PAD(ps3_d));

  specify
    (PADDO => ps3_d) = (0:0:0,0:0:0);
  endspecify

endmodule

module ps2_c ( input PADDO, output ps2_c );

  xo2iobuf0629 ps2_c_pad( .I(PADDO), .PAD(ps2_c));

  specify
    (PADDO => ps2_c) = (0:0:0,0:0:0);
  endspecify

endmodule

module ps2_d ( input PADDO, output ps2_d );

  xo2iobuf0629 ps2_d_pad( .I(PADDO), .PAD(ps2_d));

  specify
    (PADDO => ps2_d) = (0:0:0,0:0:0);
  endspecify

endmodule

module ps1_c ( input PADDO, output ps1_c );

  xo2iobuf0629 ps1_c_pad( .I(PADDO), .PAD(ps1_c));

  specify
    (PADDO => ps1_c) = (0:0:0,0:0:0);
  endspecify

endmodule

module ps1_d ( input PADDO, output ps1_d );

  xo2iobuf0629 ps1_d_pad( .I(PADDO), .PAD(ps1_d));

  specify
    (PADDO => ps1_d) = (0:0:0,0:0:0);
  endspecify

endmodule

module usb6_nout ( input PADDO, output usb6_nout );

  xo2iobuf0630 usb6_nout_pad( .I(PADDO), .PAD(usb6_nout));

  specify
    (PADDO => usb6_nout) = (0:0:0,0:0:0);
  endspecify

endmodule

module xo2iobuf0630 ( input I, output PAD );

  OB INST5( .I(I), .O(PAD));
endmodule

module usb6_pout ( input PADDO, output usb6_pout );

  xo2iobuf0630 usb6_pout_pad( .I(PADDO), .PAD(usb6_pout));

  specify
    (PADDO => usb6_pout) = (0:0:0,0:0:0);
  endspecify

endmodule

module usb5_nout ( input PADDO, output usb5_nout );

  xo2iobuf0630 usb5_nout_pad( .I(PADDO), .PAD(usb5_nout));

  specify
    (PADDO => usb5_nout) = (0:0:0,0:0:0);
  endspecify

endmodule

module usb5_pout ( input PADDO, output usb5_pout );

  xo2iobuf0630 usb5_pout_pad( .I(PADDO), .PAD(usb5_pout));

  specify
    (PADDO => usb5_pout) = (0:0:0,0:0:0);
  endspecify

endmodule

module usb4_nout ( input PADDO, output usb4_nout );

  xo2iobuf0629 usb4_nout_pad( .I(PADDO), .PAD(usb4_nout));

  specify
    (PADDO => usb4_nout) = (0:0:0,0:0:0);
  endspecify

endmodule

module usb4_pout ( input PADDO, output usb4_pout );

  xo2iobuf0629 usb4_pout_pad( .I(PADDO), .PAD(usb4_pout));

  specify
    (PADDO => usb4_pout) = (0:0:0,0:0:0);
  endspecify

endmodule

module xor_out_4_ ( input PADDO, output xorout4 );

  xo2iobuf0631 xor_out_pad_4( .I(PADDO), .PAD(xorout4));

  specify
    (PADDO => xorout4) = (0:0:0,0:0:0);
  endspecify

endmodule

module xo2iobuf0631 ( input I, output PAD );

  OB INST5( .I(I), .O(PAD));
endmodule

module usb3_nout ( input PADDO, output usb3_nout );

  xo2iobuf0629 usb3_nout_pad( .I(PADDO), .PAD(usb3_nout));

  specify
    (PADDO => usb3_nout) = (0:0:0,0:0:0);
  endspecify

endmodule

module usb3_pout ( input PADDO, output usb3_pout );

  xo2iobuf0629 usb3_pout_pad( .I(PADDO), .PAD(usb3_pout));

  specify
    (PADDO => usb3_pout) = (0:0:0,0:0:0);
  endspecify

endmodule

module usb2_nout ( input PADDO, output usb2_nout );

  xo2iobuf0629 usb2_nout_pad( .I(PADDO), .PAD(usb2_nout));

  specify
    (PADDO => usb2_nout) = (0:0:0,0:0:0);
  endspecify

endmodule

module usb2_pout ( input PADDO, output usb2_pout );

  xo2iobuf0629 usb2_pout_pad( .I(PADDO), .PAD(usb2_pout));

  specify
    (PADDO => usb2_pout) = (0:0:0,0:0:0);
  endspecify

endmodule

module usb1_nout ( input PADDO, output usb1_nout );

  xo2iobuf0629 usb1_nout_pad( .I(PADDO), .PAD(usb1_nout));

  specify
    (PADDO => usb1_nout) = (0:0:0,0:0:0);
  endspecify

endmodule

module usb1_pout ( input PADDO, output usb1_pout );

  xo2iobuf0629 usb1_pout_pad( .I(PADDO), .PAD(usb1_pout));

  specify
    (PADDO => usb1_pout) = (0:0:0,0:0:0);
  endspecify

endmodule

module xor_out_3_ ( input PADDO, output xorout3 );

  xo2iobuf0631 xor_out_pad_3( .I(PADDO), .PAD(xorout3));

  specify
    (PADDO => xorout3) = (0:0:0,0:0:0);
  endspecify

endmodule

module xor_out_2_ ( input PADDO, output xorout2 );

  xo2iobuf0631 xor_out_pad_2( .I(PADDO), .PAD(xorout2));

  specify
    (PADDO => xorout2) = (0:0:0,0:0:0);
  endspecify

endmodule

module xor_out_1_ ( input PADDO, output xorout1 );

  xo2iobuf0631 xor_out_pad_1( .I(PADDO), .PAD(xorout1));

  specify
    (PADDO => xorout1) = (0:0:0,0:0:0);
  endspecify

endmodule

module xor_out_0_ ( input PADDO, output xorout0 );

  xo2iobuf0631 xor_out_pad_0( .I(PADDO), .PAD(xorout0));

  specify
    (PADDO => xorout0) = (0:0:0,0:0:0);
  endspecify

endmodule

module iot_out_400 ( input PADDO, output iot_out_400 );

  xo2iobuf0631 iot_out_400_pad( .I(PADDO), .PAD(iot_out_400));

  specify
    (PADDO => iot_out_400) = (0:0:0,0:0:0);
  endspecify

endmodule

module iot_out_266 ( input PADDO, output iot_out_266 );

  xo2iobuf0631 iot_out_266_pad( .I(PADDO), .PAD(iot_out_266));

  specify
    (PADDO => iot_out_266) = (0:0:0,0:0:0);
  endspecify

endmodule

module iot_out_240 ( input PADDO, output iot_out_240 );

  xo2iobuf0631 iot_out_240_pad( .I(PADDO), .PAD(iot_out_240));

  specify
    (PADDO => iot_out_240) = (0:0:0,0:0:0);
  endspecify

endmodule

module iot_out_200 ( input PADDO, output iot_out_200 );

  xo2iobuf0631 iot_out_200_pad( .I(PADDO), .PAD(iot_out_200));

  specify
    (PADDO => iot_out_200) = (0:0:0,0:0:0);
  endspecify

endmodule

module iot_out_133 ( input PADDO, output iot_out_133 );

  xo2iobuf0631 iot_out_133_pad( .I(PADDO), .PAD(iot_out_133));

  specify
    (PADDO => iot_out_133) = (0:0:0,0:0:0);
  endspecify

endmodule

module iot_out_120 ( input PADDO, output iot_out_120 );

  xo2iobuf0631 iot_out_120_pad( .I(PADDO), .PAD(iot_out_120));

  specify
    (PADDO => iot_out_120) = (0:0:0,0:0:0);
  endspecify

endmodule

module iot_out_114 ( input PADDO, output iot_out_114 );

  xo2iobuf0631 iot_out_114_pad( .I(PADDO), .PAD(iot_out_114));

  specify
    (PADDO => iot_out_114) = (0:0:0,0:0:0);
  endspecify

endmodule

module iot_out_100 ( input PADDO, output iot_out_100 );

  xo2iobuf0631 iot_out_100_pad( .I(PADDO), .PAD(iot_out_100));

  specify
    (PADDO => iot_out_100) = (0:0:0,0:0:0);
  endspecify

endmodule

module br1_shout ( input PADDO, output br1_shout );

  xo2iobuf0631 br1_shout_pad( .I(PADDO), .PAD(br1_shout));

  specify
    (PADDO => br1_shout) = (0:0:0,0:0:0);
  endspecify

endmodule

module br2_shout ( input PADDO, output br2_shout );

  xo2iobuf0631 br2_shout_pad( .I(PADDO), .PAD(br2_shout));

  specify
    (PADDO => br2_shout) = (0:0:0,0:0:0);
  endspecify

endmodule

module br3_shout ( input PADDO, output br3_shout );

  xo2iobuf0631 br3_shout_pad( .I(PADDO), .PAD(br3_shout));

  specify
    (PADDO => br3_shout) = (0:0:0,0:0:0);
  endspecify

endmodule

module br4_shout ( input PADDO, output br4_shout );

  xo2iobuf0626 br4_shout_pad( .I(PADDO), .PAD(br4_shout));

  specify
    (PADDO => br4_shout) = (0:0:0,0:0:0);
  endspecify

endmodule

module br5_shout ( input PADDO, output br5_shout );

  xo2iobuf0626 br5_shout_pad( .I(PADDO), .PAD(br5_shout));

  specify
    (PADDO => br5_shout) = (0:0:0,0:0:0);
  endspecify

endmodule

module br6_shout ( input PADDO, output br6_shout );

  xo2iobuf0626 br6_shout_pad( .I(PADDO), .PAD(br6_shout));

  specify
    (PADDO => br6_shout) = (0:0:0,0:0:0);
  endspecify

endmodule

module debug1 ( input PADDO, output debug1 );

  xo2iobuf0626 debug1_pad( .I(PADDO), .PAD(debug1));

  specify
    (PADDO => debug1) = (0:0:0,0:0:0);
  endspecify

endmodule

module debug2 ( input PADDO, output debug2 );

  xo2iobuf0626 debug2_pad( .I(PADDO), .PAD(debug2));

  specify
    (PADDO => debug2) = (0:0:0,0:0:0);
  endspecify

endmodule

module debug3 ( input PADDO, output debug3 );

  xo2iobuf0626 debug3_pad( .I(PADDO), .PAD(debug3));

  specify
    (PADDO => debug3) = (0:0:0,0:0:0);
  endspecify

endmodule

module debug4 ( input PADDO, output debug4 );

  xo2iobuf0626 debug4_pad( .I(PADDO), .PAD(debug4));

  specify
    (PADDO => debug4) = (0:0:0,0:0:0);
  endspecify

endmodule

module debug5 ( input PADDO, output debug5 );

  xo2iobuf0632 debug5_pad( .I(PADDO), .PAD(debug5));

  specify
    (PADDO => debug5) = (0:0:0,0:0:0);
  endspecify

endmodule

module xo2iobuf0632 ( input I, output PAD );

  OB INST5( .I(I), .O(PAD));
endmodule

module debug6 ( input PADDO, output debug6 );

  xo2iobuf0627 debug6_pad( .I(PADDO), .PAD(debug6));

  specify
    (PADDO => debug6) = (0:0:0,0:0:0);
  endspecify

endmodule

module reset ( output PADDI, input reset );

  xo2iobuf0633 reset_pad( .Z(PADDI), .PAD(reset));

  specify
    (reset => PADDI) = (0:0:0,0:0:0);
    $width (posedge reset, 0:0:0);
    $width (negedge reset, 0:0:0);
  endspecify

endmodule

module xo2iobuf0633 ( output Z, input PAD );

  IBPD INST1( .I(PAD), .O(Z));
endmodule

module br4_shin ( output PADDI, input br4_shin );

  xo2iobuf0634 br4_shin_pad( .Z(PADDI), .PAD(br4_shin));

  specify
    (br4_shin => PADDI) = (0:0:0,0:0:0);
    $width (posedge br4_shin, 0:0:0);
    $width (negedge br4_shin, 0:0:0);
  endspecify

endmodule

module xo2iobuf0634 ( output Z, input PAD );

  IB INST1( .I(PAD), .O(Z));
endmodule

module br5_shin ( output PADDI, input br5_shin );

  xo2iobuf0634 br5_shin_pad( .Z(PADDI), .PAD(br5_shin));

  specify
    (br5_shin => PADDI) = (0:0:0,0:0:0);
    $width (posedge br5_shin, 0:0:0);
    $width (negedge br5_shin, 0:0:0);
  endspecify

endmodule

module br6_shin ( output PADDI, input br6_shin );

  xo2iobuf0634 br6_shin_pad( .Z(PADDI), .PAD(br6_shin));

  specify
    (br6_shin => PADDI) = (0:0:0,0:0:0);
    $width (posedge br6_shin, 0:0:0);
    $width (negedge br6_shin, 0:0:0);
  endspecify

endmodule

module clk_in ( output PADDI, input clk_in );

  xo2iobuf0635 clk_in_pad( .Z(PADDI), .PAD(clk_in));

  specify
    (clk_in => PADDI) = (0:0:0,0:0:0);
    $width (posedge clk_in, 0:0:0);
    $width (negedge clk_in, 0:0:0);
  endspecify

endmodule

module xo2iobuf0635 ( output Z, input PAD );

  IB INST1( .I(PAD), .O(Z));
endmodule

module int_osc ( output OSC );
  wire   GNDI;

  OSCH_B int_osc_OSCH( .STDBY(GNDI), .OSC(OSC), .SEDSTDBY());
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module OSCH_B ( input STDBY, output OSC, SEDSTDBY );

  OSCH INST10( .STDBY(STDBY), .SEDSTDBY(SEDSTDBY), .OSC(OSC));
  defparam INST10.NOM_FREQ = "2.08";
endmodule

module GSR_INST ( input GSRNET );

  GSR5MODE GSR_INST_GSRMODE( .GSR(GSRNET));

  specify
  endspecify

endmodule

module GSR5MODE ( input GSR );
  wire   GSRMODE;

  INV INST10( .A(GSR), .Z(GSRMODE));
  GSR INST20( .GSR(GSRMODE));
endmodule

module main_pll_PLLInst_0 ( input CLKI, CLKFB, output CLKOS3, CLKOS2, CLKOS, 
    CLKOP );
  wire   GNDI;

  EHXPLLJ_B \main_pll/PLLInst_0_EHXPLLJ ( .CLKI(CLKI), .CLKFB(CLKFB), 
    .PHASESEL1(GNDI), .PHASESEL0(GNDI), .PHASEDIR(GNDI), .PHASESTEP(GNDI), 
    .LOADREG(GNDI), .STDBY(GNDI), .PLLWAKESYNC(GNDI), .RST(GNDI), 
    .RESETM(GNDI), .RESETC(GNDI), .RESETD(GNDI), .ENCLKOP(GNDI), 
    .ENCLKOS(GNDI), .ENCLKOS2(GNDI), .ENCLKOS3(GNDI), .PLLCLK(GNDI), 
    .PLLRST(GNDI), .PLLSTB(GNDI), .PLLWE(GNDI), .PLLDATI7(GNDI), 
    .PLLDATI6(GNDI), .PLLDATI5(GNDI), .PLLDATI4(GNDI), .PLLDATI3(GNDI), 
    .PLLDATI2(GNDI), .PLLDATI1(GNDI), .PLLDATI0(GNDI), .PLLADDR4(GNDI), 
    .PLLADDR3(GNDI), .PLLADDR2(GNDI), .PLLADDR1(GNDI), .PLLADDR0(GNDI), 
    .CLKOP(CLKOP), .CLKOS(CLKOS), .CLKOS2(CLKOS2), .CLKOS3(CLKOS3), .LOCK(), 
    .INTLOCK(), .REFCLK(), .CLKINTFB(), .DPHSRC(), .PLLDATO7(), .PLLDATO6(), 
    .PLLDATO5(), .PLLDATO4(), .PLLDATO3(), .PLLDATO2(), .PLLDATO1(), 
    .PLLDATO0(), .PLLACK());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (CLKI => CLKOS3) = (0:0:0,0:0:0);
    (CLKI => CLKOS2) = (0:0:0,0:0:0);
    (CLKI => CLKOS) = (0:0:0,0:0:0);
    (CLKI => CLKOP) = (0:0:0,0:0:0);
    (CLKFB => CLKOS3) = (0:0:0,0:0:0);
    (CLKFB => CLKOS2) = (0:0:0,0:0:0);
    (CLKFB => CLKOS) = (0:0:0,0:0:0);
    (CLKFB => CLKOP) = (0:0:0,0:0:0);
  endspecify

endmodule

module EHXPLLJ_B ( input CLKI, CLKFB, PHASESEL1, PHASESEL0, PHASEDIR, 
    PHASESTEP, LOADREG, STDBY, PLLWAKESYNC, RST, RESETM, RESETC, RESETD, 
    ENCLKOP, ENCLKOS, ENCLKOS2, ENCLKOS3, PLLCLK, PLLRST, PLLSTB, PLLWE, 
    PLLDATI7, PLLDATI6, PLLDATI5, PLLDATI4, PLLDATI3, PLLDATI2, PLLDATI1, 
    PLLDATI0, PLLADDR4, PLLADDR3, PLLADDR2, PLLADDR1, PLLADDR0, output CLKOP, 
    CLKOS, CLKOS2, CLKOS3, LOCK, INTLOCK, REFCLK, CLKINTFB, DPHSRC, PLLDATO7, 
    PLLDATO6, PLLDATO5, PLLDATO4, PLLDATO3, PLLDATO2, PLLDATO1, PLLDATO0, 
    PLLACK );

  EHXPLLJ INST10( .CLKI(CLKI), .CLKFB(CLKFB), .PHASESEL1(PHASESEL1), 
    .PHASESEL0(PHASESEL0), .PHASEDIR(PHASEDIR), .PHASESTEP(PHASESTEP), 
    .LOADREG(LOADREG), .STDBY(STDBY), .PLLWAKESYNC(PLLWAKESYNC), .RST(RST), 
    .RESETM(RESETM), .RESETC(RESETC), .RESETD(RESETD), .ENCLKOP(ENCLKOP), 
    .ENCLKOS(ENCLKOS), .ENCLKOS2(ENCLKOS2), .ENCLKOS3(ENCLKOS3), 
    .PLLCLK(PLLCLK), .PLLRST(PLLRST), .PLLSTB(PLLSTB), .PLLWE(PLLWE), 
    .PLLADDR4(PLLADDR4), .PLLADDR3(PLLADDR3), .PLLADDR2(PLLADDR2), 
    .PLLADDR1(PLLADDR1), .PLLADDR0(PLLADDR0), .PLLDATI7(PLLDATI7), 
    .PLLDATI6(PLLDATI6), .PLLDATI5(PLLDATI5), .PLLDATI4(PLLDATI4), 
    .PLLDATI3(PLLDATI3), .PLLDATI2(PLLDATI2), .PLLDATI1(PLLDATI1), 
    .PLLDATI0(PLLDATI0), .CLKOP(CLKOP), .CLKOS(CLKOS), .CLKOS2(CLKOS2), 
    .CLKOS3(CLKOS3), .LOCK(LOCK), .REFCLK(REFCLK), .INTLOCK(INTLOCK), 
    .PLLDATO7(PLLDATO7), .PLLDATO6(PLLDATO6), .PLLDATO5(PLLDATO5), 
    .PLLDATO4(PLLDATO4), .PLLDATO3(PLLDATO3), .PLLDATO2(PLLDATO2), 
    .PLLDATO1(PLLDATO1), .PLLDATO0(PLLDATO0), .PLLACK(PLLACK), .DPHSRC(DPHSRC), 
    .CLKINTFB(CLKINTFB));
  defparam INST10.CLKFB_DIV = 20;
  defparam INST10.CLKI_DIV = 1;
  defparam INST10.CLKOP_CPHASE = 1;
  defparam INST10.CLKOP_DIV = 2;
  defparam INST10.CLKOP_ENABLE = "ENABLED";
  defparam INST10.CLKOP_FPHASE = 0;
  defparam INST10.CLKOP_TRIM_DELAY = 0;
  defparam INST10.CLKOP_TRIM_POL = "RISING";
  defparam INST10.CLKOS2_CPHASE = 2;
  defparam INST10.CLKOS2_DIV = 3;
  defparam INST10.CLKOS2_ENABLE = "ENABLED";
  defparam INST10.CLKOS2_FPHASE = 0;
  defparam INST10.CLKOS3_CPHASE = 6;
  defparam INST10.CLKOS3_DIV = 7;
  defparam INST10.CLKOS3_ENABLE = "ENABLED";
  defparam INST10.CLKOS3_FPHASE = 0;
  defparam INST10.CLKOS_CPHASE = 2;
  defparam INST10.CLKOS_DIV = 3;
  defparam INST10.CLKOS_ENABLE = "ENABLED";
  defparam INST10.CLKOS_FPHASE = 6;
  defparam INST10.CLKOS_TRIM_DELAY = 0;
  defparam INST10.CLKOS_TRIM_POL = "RISING";
  defparam INST10.DCRST_ENA = "DISABLED";
  defparam INST10.DDRST_ENA = "DISABLED";
  defparam INST10.DPHASE_SOURCE = "DISABLED";
  defparam INST10.FEEDBK_PATH = "CLKOP";
  defparam INST10.FRACN_DIV = 0;
  defparam INST10.FRACN_ENABLE = "DISABLED";
  defparam INST10.INTFB_WAKE = "DISABLED";
  defparam INST10.MRST_ENA = "DISABLED";
  defparam INST10.OUTDIVIDER_MUXA2 = "DIVA";
  defparam INST10.OUTDIVIDER_MUXB2 = "DIVB";
  defparam INST10.OUTDIVIDER_MUXC2 = "DIVC";
  defparam INST10.OUTDIVIDER_MUXD2 = "DIVD";
  defparam INST10.PLLRST_ENA = "DISABLED";
  defparam INST10.PLL_LOCK_MODE = 2;
  defparam INST10.PLL_USE_WB = "DISABLED";
  defparam INST10.PREDIVIDER_MUXA1 = 0;
  defparam INST10.PREDIVIDER_MUXB1 = 0;
  defparam INST10.PREDIVIDER_MUXC1 = 0;
  defparam INST10.PREDIVIDER_MUXD1 = 0;
  defparam INST10.STDBY_ENABLE = "DISABLED";
  defparam INST10.VCO_BYPASS_A0 = "DISABLED";
  defparam INST10.VCO_BYPASS_B0 = "DISABLED";
  defparam INST10.VCO_BYPASS_C0 = "DISABLED";
  defparam INST10.VCO_BYPASS_D0 = "DISABLED";
endmodule

module sec_pll_PLLInst_0 ( input CLKI, CLKFB, output CLKOS2, CLKOP );
  wire   GNDI;

  EHXPLLJ0636 \sec_pll/PLLInst_0_EHXPLLJ ( .CLKI(CLKI), .CLKFB(CLKFB), 
    .PHASESEL1(GNDI), .PHASESEL0(GNDI), .PHASEDIR(GNDI), .PHASESTEP(GNDI), 
    .LOADREG(GNDI), .STDBY(GNDI), .PLLWAKESYNC(GNDI), .RST(GNDI), 
    .RESETM(GNDI), .RESETC(GNDI), .RESETD(GNDI), .ENCLKOP(GNDI), 
    .ENCLKOS(GNDI), .ENCLKOS2(GNDI), .ENCLKOS3(GNDI), .PLLCLK(GNDI), 
    .PLLRST(GNDI), .PLLSTB(GNDI), .PLLWE(GNDI), .PLLDATI7(GNDI), 
    .PLLDATI6(GNDI), .PLLDATI5(GNDI), .PLLDATI4(GNDI), .PLLDATI3(GNDI), 
    .PLLDATI2(GNDI), .PLLDATI1(GNDI), .PLLDATI0(GNDI), .PLLADDR4(GNDI), 
    .PLLADDR3(GNDI), .PLLADDR2(GNDI), .PLLADDR1(GNDI), .PLLADDR0(GNDI), 
    .CLKOP(CLKOP), .CLKOS(), .CLKOS2(CLKOS2), .CLKOS3(), .LOCK(), .INTLOCK(), 
    .REFCLK(), .CLKINTFB(), .DPHSRC(), .PLLDATO7(), .PLLDATO6(), .PLLDATO5(), 
    .PLLDATO4(), .PLLDATO3(), .PLLDATO2(), .PLLDATO1(), .PLLDATO0(), .PLLACK());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (CLKI => CLKOS2) = (0:0:0,0:0:0);
    (CLKI => CLKOP) = (0:0:0,0:0:0);
    (CLKFB => CLKOS2) = (0:0:0,0:0:0);
    (CLKFB => CLKOP) = (0:0:0,0:0:0);
  endspecify

endmodule

module EHXPLLJ0636 ( input CLKI, CLKFB, PHASESEL1, PHASESEL0, PHASEDIR, 
    PHASESTEP, LOADREG, STDBY, PLLWAKESYNC, RST, RESETM, RESETC, RESETD, 
    ENCLKOP, ENCLKOS, ENCLKOS2, ENCLKOS3, PLLCLK, PLLRST, PLLSTB, PLLWE, 
    PLLDATI7, PLLDATI6, PLLDATI5, PLLDATI4, PLLDATI3, PLLDATI2, PLLDATI1, 
    PLLDATI0, PLLADDR4, PLLADDR3, PLLADDR2, PLLADDR1, PLLADDR0, output CLKOP, 
    CLKOS, CLKOS2, CLKOS3, LOCK, INTLOCK, REFCLK, CLKINTFB, DPHSRC, PLLDATO7, 
    PLLDATO6, PLLDATO5, PLLDATO4, PLLDATO3, PLLDATO2, PLLDATO1, PLLDATO0, 
    PLLACK );

  EHXPLLJ INST10( .CLKI(CLKI), .CLKFB(CLKFB), .PHASESEL1(PHASESEL1), 
    .PHASESEL0(PHASESEL0), .PHASEDIR(PHASEDIR), .PHASESTEP(PHASESTEP), 
    .LOADREG(LOADREG), .STDBY(STDBY), .PLLWAKESYNC(PLLWAKESYNC), .RST(RST), 
    .RESETM(RESETM), .RESETC(RESETC), .RESETD(RESETD), .ENCLKOP(ENCLKOP), 
    .ENCLKOS(ENCLKOS), .ENCLKOS2(ENCLKOS2), .ENCLKOS3(ENCLKOS3), 
    .PLLCLK(PLLCLK), .PLLRST(PLLRST), .PLLSTB(PLLSTB), .PLLWE(PLLWE), 
    .PLLADDR4(PLLADDR4), .PLLADDR3(PLLADDR3), .PLLADDR2(PLLADDR2), 
    .PLLADDR1(PLLADDR1), .PLLADDR0(PLLADDR0), .PLLDATI7(PLLDATI7), 
    .PLLDATI6(PLLDATI6), .PLLDATI5(PLLDATI5), .PLLDATI4(PLLDATI4), 
    .PLLDATI3(PLLDATI3), .PLLDATI2(PLLDATI2), .PLLDATI1(PLLDATI1), 
    .PLLDATI0(PLLDATI0), .CLKOP(CLKOP), .CLKOS(CLKOS), .CLKOS2(CLKOS2), 
    .CLKOS3(CLKOS3), .LOCK(LOCK), .REFCLK(REFCLK), .INTLOCK(INTLOCK), 
    .PLLDATO7(PLLDATO7), .PLLDATO6(PLLDATO6), .PLLDATO5(PLLDATO5), 
    .PLLDATO4(PLLDATO4), .PLLDATO3(PLLDATO3), .PLLDATO2(PLLDATO2), 
    .PLLDATO1(PLLDATO1), .PLLDATO0(PLLDATO0), .PLLACK(PLLACK), .DPHSRC(DPHSRC), 
    .CLKINTFB(CLKINTFB));
  defparam INST10.CLKFB_DIV = 12;
  defparam INST10.CLKI_DIV = 1;
  defparam INST10.CLKOP_CPHASE = 1;
  defparam INST10.CLKOP_DIV = 2;
  defparam INST10.CLKOP_ENABLE = "ENABLED";
  defparam INST10.CLKOP_FPHASE = 0;
  defparam INST10.CLKOP_TRIM_DELAY = 0;
  defparam INST10.CLKOP_TRIM_POL = "RISING";
  defparam INST10.CLKOS2_CPHASE = 1;
  defparam INST10.CLKOS2_DIV = 2;
  defparam INST10.CLKOS2_ENABLE = "ENABLED";
  defparam INST10.CLKOS2_FPHASE = 4;
  defparam INST10.CLKOS3_CPHASE = 1;
  defparam INST10.CLKOS3_DIV = 2;
  defparam INST10.CLKOS3_ENABLE = "ENABLED";
  defparam INST10.CLKOS3_FPHASE = 6;
  defparam INST10.CLKOS_CPHASE = 1;
  defparam INST10.CLKOS_DIV = 2;
  defparam INST10.CLKOS_ENABLE = "ENABLED";
  defparam INST10.CLKOS_FPHASE = 2;
  defparam INST10.CLKOS_TRIM_DELAY = 0;
  defparam INST10.CLKOS_TRIM_POL = "RISING";
  defparam INST10.DCRST_ENA = "DISABLED";
  defparam INST10.DDRST_ENA = "DISABLED";
  defparam INST10.DPHASE_SOURCE = "DISABLED";
  defparam INST10.FEEDBK_PATH = "CLKOP";
  defparam INST10.FRACN_DIV = 0;
  defparam INST10.FRACN_ENABLE = "DISABLED";
  defparam INST10.INTFB_WAKE = "DISABLED";
  defparam INST10.MRST_ENA = "DISABLED";
  defparam INST10.OUTDIVIDER_MUXA2 = "DIVA";
  defparam INST10.OUTDIVIDER_MUXB2 = "DIVB";
  defparam INST10.OUTDIVIDER_MUXC2 = "DIVC";
  defparam INST10.OUTDIVIDER_MUXD2 = "DIVD";
  defparam INST10.PLLRST_ENA = "DISABLED";
  defparam INST10.PLL_LOCK_MODE = 2;
  defparam INST10.PLL_USE_WB = "DISABLED";
  defparam INST10.PREDIVIDER_MUXA1 = 0;
  defparam INST10.PREDIVIDER_MUXB1 = 0;
  defparam INST10.PREDIVIDER_MUXC1 = 0;
  defparam INST10.PREDIVIDER_MUXD1 = 0;
  defparam INST10.STDBY_ENABLE = "DISABLED";
  defparam INST10.VCO_BYPASS_A0 = "DISABLED";
  defparam INST10.VCO_BYPASS_B0 = "DISABLED";
  defparam INST10.VCO_BYPASS_C0 = "DISABLED";
  defparam INST10.VCO_BYPASS_D0 = "DISABLED";
endmodule
